TimeQuest Timing Analyzer report for top
Thu Feb 03 16:06:24 2022
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'spi_clk'
 14. Slow 1200mV 85C Model Setup: 'cpu_clk'
 15. Slow 1200mV 85C Model Setup: 'clk'
 16. Slow 1200mV 85C Model Setup: 'altera_reserved_tck'
 17. Slow 1200mV 85C Model Hold: 'cpu_clk'
 18. Slow 1200mV 85C Model Hold: 'spi_clk'
 19. Slow 1200mV 85C Model Hold: 'altera_reserved_tck'
 20. Slow 1200mV 85C Model Hold: 'clk'
 21. Slow 1200mV 85C Model Recovery: 'cpu_clk'
 22. Slow 1200mV 85C Model Recovery: 'spi_clk'
 23. Slow 1200mV 85C Model Recovery: 'clk'
 24. Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'
 25. Slow 1200mV 85C Model Removal: 'altera_reserved_tck'
 26. Slow 1200mV 85C Model Removal: 'clk'
 27. Slow 1200mV 85C Model Removal: 'cpu_clk'
 28. Slow 1200mV 85C Model Removal: 'spi_clk'
 29. Slow 1200mV 85C Model Minimum Pulse Width: 'spi_clk'
 30. Slow 1200mV 85C Model Minimum Pulse Width: 'cpu_clk'
 31. Slow 1200mV 85C Model Minimum Pulse Width: 'clk'
 32. Slow 1200mV 85C Model Minimum Pulse Width: 'altera_reserved_tck'
 33. Setup Times
 34. Hold Times
 35. Clock to Output Times
 36. Minimum Clock to Output Times
 37. Slow 1200mV 85C Model Metastability Report
 38. Slow 1200mV 0C Model Fmax Summary
 39. Slow 1200mV 0C Model Setup Summary
 40. Slow 1200mV 0C Model Hold Summary
 41. Slow 1200mV 0C Model Recovery Summary
 42. Slow 1200mV 0C Model Removal Summary
 43. Slow 1200mV 0C Model Minimum Pulse Width Summary
 44. Slow 1200mV 0C Model Setup: 'spi_clk'
 45. Slow 1200mV 0C Model Setup: 'cpu_clk'
 46. Slow 1200mV 0C Model Setup: 'clk'
 47. Slow 1200mV 0C Model Setup: 'altera_reserved_tck'
 48. Slow 1200mV 0C Model Hold: 'cpu_clk'
 49. Slow 1200mV 0C Model Hold: 'spi_clk'
 50. Slow 1200mV 0C Model Hold: 'altera_reserved_tck'
 51. Slow 1200mV 0C Model Hold: 'clk'
 52. Slow 1200mV 0C Model Recovery: 'cpu_clk'
 53. Slow 1200mV 0C Model Recovery: 'spi_clk'
 54. Slow 1200mV 0C Model Recovery: 'clk'
 55. Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'
 56. Slow 1200mV 0C Model Removal: 'altera_reserved_tck'
 57. Slow 1200mV 0C Model Removal: 'clk'
 58. Slow 1200mV 0C Model Removal: 'cpu_clk'
 59. Slow 1200mV 0C Model Removal: 'spi_clk'
 60. Slow 1200mV 0C Model Minimum Pulse Width: 'spi_clk'
 61. Slow 1200mV 0C Model Minimum Pulse Width: 'cpu_clk'
 62. Slow 1200mV 0C Model Minimum Pulse Width: 'clk'
 63. Slow 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'
 64. Setup Times
 65. Hold Times
 66. Clock to Output Times
 67. Minimum Clock to Output Times
 68. Slow 1200mV 0C Model Metastability Report
 69. Fast 1200mV 0C Model Setup Summary
 70. Fast 1200mV 0C Model Hold Summary
 71. Fast 1200mV 0C Model Recovery Summary
 72. Fast 1200mV 0C Model Removal Summary
 73. Fast 1200mV 0C Model Minimum Pulse Width Summary
 74. Fast 1200mV 0C Model Setup: 'spi_clk'
 75. Fast 1200mV 0C Model Setup: 'cpu_clk'
 76. Fast 1200mV 0C Model Setup: 'clk'
 77. Fast 1200mV 0C Model Setup: 'altera_reserved_tck'
 78. Fast 1200mV 0C Model Hold: 'cpu_clk'
 79. Fast 1200mV 0C Model Hold: 'spi_clk'
 80. Fast 1200mV 0C Model Hold: 'altera_reserved_tck'
 81. Fast 1200mV 0C Model Hold: 'clk'
 82. Fast 1200mV 0C Model Recovery: 'cpu_clk'
 83. Fast 1200mV 0C Model Recovery: 'spi_clk'
 84. Fast 1200mV 0C Model Recovery: 'clk'
 85. Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'
 86. Fast 1200mV 0C Model Removal: 'altera_reserved_tck'
 87. Fast 1200mV 0C Model Removal: 'clk'
 88. Fast 1200mV 0C Model Removal: 'cpu_clk'
 89. Fast 1200mV 0C Model Removal: 'spi_clk'
 90. Fast 1200mV 0C Model Minimum Pulse Width: 'spi_clk'
 91. Fast 1200mV 0C Model Minimum Pulse Width: 'clk'
 92. Fast 1200mV 0C Model Minimum Pulse Width: 'cpu_clk'
 93. Fast 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'
 94. Setup Times
 95. Hold Times
 96. Clock to Output Times
 97. Minimum Clock to Output Times
 98. Fast 1200mV 0C Model Metastability Report
 99. Multicorner Timing Analysis Summary
100. Setup Times
101. Hold Times
102. Clock to Output Times
103. Minimum Clock to Output Times
104. Board Trace Model Assignments
105. Input Transition Times
106. Signal Integrity Metrics (Slow 1200mv 0c Model)
107. Signal Integrity Metrics (Slow 1200mv 85c Model)
108. Signal Integrity Metrics (Fast 1200mv 0c Model)
109. Setup Transfers
110. Hold Transfers
111. Recovery Transfers
112. Removal Transfers
113. Report TCCS
114. Report RSKM
115. Unconstrained Paths
116. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                        ;
+--------------------+-----------------------------------------------------+
; Quartus II Version ; Version 13.1.0 Build 162 10/23/2013 SJ Full Version ;
; Revision Name      ; top                                                 ;
; Device Family      ; Cyclone IV E                                        ;
; Device Name        ; EP4CE15F23C8                                        ;
; Timing Models      ; Final                                               ;
; Delay Model        ; Combined                                            ;
; Rise/Fall Delays   ; Enabled                                             ;
+--------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ; < 0.1%      ;
;     Processors 3-4         ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------+
; SDC File List                                      ;
+----------------+--------+--------------------------+
; SDC File Path  ; Status ; Read at                  ;
+----------------+--------+--------------------------+
; ../src/top.sdc ; OK     ; Thu Feb 03 16:06:20 2022 ;
; af_prepare.sdc ; OK     ; Thu Feb 03 16:06:20 2022 ;
+----------------+--------+--------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                          ;
+---------------------+-----------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------------------------------------------------------+
; Clock Name          ; Type      ; Period  ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                                  ;
+---------------------+-----------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------------------------------------------------------+
; altera_reserved_tck ; Base      ; 100.000 ; 10.0 MHz  ; 0.000 ; 50.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { altera_reserved_tck }                                  ;
; clk                 ; Base      ; 20.000  ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLK }                                                  ;
; cpu_clk             ; Generated ; 20.000  ; 50.0 MHz  ; 0.000 ; 10.000 ;            ; 1         ; 1           ;       ;        ;           ;            ; false    ; clk    ; CLK    ; { pll_inst|altpll_component|auto_generated|pll1|clk[0] } ;
; spi_clk             ; Generated ; 20.000  ; 50.0 MHz  ; 0.000 ; 10.000 ;            ; 1         ; 1           ;       ;        ;           ;            ; false    ; clk    ; CLK    ; { pll_inst|altpll_component|auto_generated|pll1|clk[3] } ;
+---------------------+-----------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                  ;
+------------+-----------------+---------------------+------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name          ; Note                                           ;
+------------+-----------------+---------------------+------------------------------------------------+
; 57.16 MHz  ; 40.0 MHz        ; spi_clk             ; limit due to minimum period restriction (tmin) ;
; 58.8 MHz   ; 58.8 MHz        ; altera_reserved_tck ;                                                ;
; 129.52 MHz ; 129.52 MHz      ; cpu_clk             ;                                                ;
; 229.2 MHz  ; 229.2 MHz       ; clk                 ;                                                ;
+------------+-----------------+---------------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+----------------------------------------------+
; Slow 1200mV 85C Model Setup Summary          ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; spi_clk             ; 1.253  ; 0.000         ;
; cpu_clk             ; 12.279 ; 0.000         ;
; clk                 ; 15.637 ; 0.000         ;
; altera_reserved_tck ; 41.496 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1200mV 85C Model Hold Summary          ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; cpu_clk             ; 0.356 ; 0.000         ;
; spi_clk             ; 0.419 ; 0.000         ;
; altera_reserved_tck ; 0.455 ; 0.000         ;
; clk                 ; 0.455 ; 0.000         ;
+---------------------+-------+---------------+


+----------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary       ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; cpu_clk             ; 12.595 ; 0.000         ;
; spi_clk             ; 12.825 ; 0.000         ;
; clk                 ; 15.643 ; 0.000         ;
; altera_reserved_tck ; 47.544 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1200mV 85C Model Removal Summary       ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 1.377 ; 0.000         ;
; clk                 ; 3.727 ; 0.000         ;
; cpu_clk             ; 6.116 ; 0.000         ;
; spi_clk             ; 6.131 ; 0.000         ;
+---------------------+-------+---------------+


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+---------------------+--------+--------------------+
; Clock               ; Slack  ; End Point TNS      ;
+---------------------+--------+--------------------+
; spi_clk             ; -5.000 ; -5.606             ;
; cpu_clk             ; 9.699  ; 0.000              ;
; clk                 ; 9.757  ; 0.000              ;
; altera_reserved_tck ; 49.416 ; 0.000              ;
+---------------------+--------+--------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'spi_clk'                                                                                                                                                                                                                                                                                                                            ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                   ; To Node                                                                                                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.253  ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe9a[6]                                                    ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|wire_sd4_regout       ; spi_clk      ; spi_clk     ; 10.000       ; 0.533      ; 6.499      ;
; 1.494  ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe9a[3]                                                    ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|wire_sd4_regout       ; spi_clk      ; spi_clk     ; 10.000       ; 0.533      ; 6.258      ;
; 1.653  ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe9a[4]                                                    ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|wire_sd4_regout       ; spi_clk      ; spi_clk     ; 10.000       ; 0.533      ; 6.099      ;
; 1.656  ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe9a[0]                                                    ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|wire_sd4_regout       ; spi_clk      ; spi_clk     ; 10.000       ; 0.532      ; 6.095      ;
; 1.828  ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe9a[1]                                                    ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|wire_sd4_regout       ; spi_clk      ; spi_clk     ; 10.000       ; 0.533      ; 5.924      ;
; 1.969  ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe9a[2]                                                    ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|wire_sd4_regout       ; spi_clk      ; spi_clk     ; 10.000       ; 0.533      ; 5.783      ;
; 1.996  ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe9a[5]                                                    ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|wire_sd4_regout       ; spi_clk      ; spi_clk     ; 10.000       ; 0.533      ; 5.756      ;
; 3.408  ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|lpm_counter:cntr6|cntr_oaj:auto_generated|counter_reg_bit[4] ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|wire_sd4_regout       ; spi_clk      ; spi_clk     ; 10.000       ; 0.532      ; 4.343      ;
; 3.459  ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|lpm_counter:cntr6|cntr_oaj:auto_generated|counter_reg_bit[2] ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|wire_sd4_regout       ; spi_clk      ; spi_clk     ; 10.000       ; 0.532      ; 4.292      ;
; 3.566  ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|lpm_counter:cntr6|cntr_oaj:auto_generated|counter_reg_bit[0] ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|wire_sd4_regout       ; spi_clk      ; spi_clk     ; 10.000       ; 0.532      ; 4.185      ;
; 3.625  ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|lpm_counter:cntr6|cntr_oaj:auto_generated|counter_reg_bit[3] ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|wire_sd4_regout       ; spi_clk      ; spi_clk     ; 10.000       ; 0.532      ; 4.126      ;
; 3.633  ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|lpm_counter:cntr6|cntr_oaj:auto_generated|counter_reg_bit[1] ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|wire_sd4_regout       ; spi_clk      ; spi_clk     ; 10.000       ; 0.532      ; 4.118      ;
; 4.070  ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|wire_sd4_regout                                              ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe8                 ; spi_clk      ; spi_clk     ; 10.000       ; -0.690     ; 5.261      ;
; 4.307  ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|read_source_update_state                                     ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|wire_sd4_regout       ; spi_clk      ; spi_clk     ; 10.000       ; 0.530      ; 3.442      ;
; 4.355  ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|read_data_state                                              ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|wire_sd4_regout       ; spi_clk      ; spi_clk     ; 10.000       ; 0.533      ; 3.397      ;
; 4.478  ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|write_source_update_state                                    ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|wire_sd4_regout       ; spi_clk      ; spi_clk     ; 10.000       ; 0.532      ; 3.273      ;
; 4.597  ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|write_data_state                                             ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|wire_sd4_regout       ; spi_clk      ; spi_clk     ; 10.000       ; 0.533      ; 3.155      ;
; 5.128  ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[0]                                                    ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|wire_sd4_regout       ; spi_clk      ; spi_clk     ; 10.000       ; 0.531      ; 2.622      ;
; 5.476  ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|read_post_state                                              ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|wire_sd4_regout       ; spi_clk      ; spi_clk     ; 10.000       ; 0.533      ; 2.276      ;
; 5.483  ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|write_post_data_state                                        ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|wire_sd4_regout       ; spi_clk      ; spi_clk     ; 10.000       ; 0.533      ; 2.269      ;
; 6.017  ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|read_pre_data_state                                          ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|wire_sd4_regout       ; spi_clk      ; spi_clk     ; 10.000       ; 0.533      ; 1.735      ;
; 6.020  ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|write_pre_data_state                                         ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|wire_sd4_regout       ; spi_clk      ; spi_clk     ; 10.000       ; 0.533      ; 1.732      ;
; 6.152  ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe8                                                        ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|wire_sd4_regout       ; spi_clk      ; spi_clk     ; 10.000       ; 0.532      ; 1.599      ;
; 6.173  ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe1a0[0]                                                   ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|wire_sd4_regout       ; spi_clk      ; spi_clk     ; 10.000       ; 0.532      ; 1.578      ;
; 6.699  ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|write_load_state                                             ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|wire_sd4_regout       ; spi_clk      ; spi_clk     ; 10.000       ; 0.533      ; 1.053      ;
; 10.361 ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe9a[4]                                                    ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|write_data_state      ; spi_clk      ; spi_clk     ; 20.000       ; -0.078     ; 9.582      ;
; 10.488 ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe9a[1]                                                    ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|write_data_state      ; spi_clk      ; spi_clk     ; 20.000       ; -0.078     ; 9.455      ;
; 10.733 ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe9a[4]                                                    ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|read_data_state       ; spi_clk      ; spi_clk     ; 20.000       ; -0.078     ; 9.210      ;
; 10.744 ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe9a[4]                                                    ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|write_pre_data_state  ; spi_clk      ; spi_clk     ; 20.000       ; -0.078     ; 9.199      ;
; 10.747 ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe9a[4]                                                    ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|read_pre_data_state   ; spi_clk      ; spi_clk     ; 20.000       ; -0.078     ; 9.196      ;
; 10.860 ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe9a[1]                                                    ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|read_data_state       ; spi_clk      ; spi_clk     ; 20.000       ; -0.078     ; 9.083      ;
; 10.871 ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe9a[1]                                                    ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|write_pre_data_state  ; spi_clk      ; spi_clk     ; 20.000       ; -0.078     ; 9.072      ;
; 10.874 ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe9a[1]                                                    ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|read_pre_data_state   ; spi_clk      ; spi_clk     ; 20.000       ; -0.078     ; 9.069      ;
; 11.000 ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe9a[2]                                                    ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|write_data_state      ; spi_clk      ; spi_clk     ; 20.000       ; -0.078     ; 8.943      ;
; 11.132 ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe9a[3]                                                    ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|write_data_state      ; spi_clk      ; spi_clk     ; 20.000       ; -0.078     ; 8.811      ;
; 11.372 ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe9a[2]                                                    ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|read_data_state       ; spi_clk      ; spi_clk     ; 20.000       ; -0.078     ; 8.571      ;
; 11.383 ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe9a[2]                                                    ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|write_pre_data_state  ; spi_clk      ; spi_clk     ; 20.000       ; -0.078     ; 8.560      ;
; 11.386 ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe9a[2]                                                    ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|read_pre_data_state   ; spi_clk      ; spi_clk     ; 20.000       ; -0.078     ; 8.557      ;
; 11.504 ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe9a[3]                                                    ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|read_data_state       ; spi_clk      ; spi_clk     ; 20.000       ; -0.078     ; 8.439      ;
; 11.515 ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe9a[3]                                                    ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|write_pre_data_state  ; spi_clk      ; spi_clk     ; 20.000       ; -0.078     ; 8.428      ;
; 11.518 ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe9a[3]                                                    ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|read_pre_data_state   ; spi_clk      ; spi_clk     ; 20.000       ; -0.078     ; 8.425      ;
; 11.702 ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe9a[0]                                                    ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|write_data_state      ; spi_clk      ; spi_clk     ; 20.000       ; -0.079     ; 8.240      ;
; 12.074 ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe9a[0]                                                    ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|read_data_state       ; spi_clk      ; spi_clk     ; 20.000       ; -0.079     ; 7.868      ;
; 12.085 ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe9a[0]                                                    ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|write_pre_data_state  ; spi_clk      ; spi_clk     ; 20.000       ; -0.079     ; 7.857      ;
; 12.088 ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe9a[0]                                                    ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|read_pre_data_state   ; spi_clk      ; spi_clk     ; 20.000       ; -0.079     ; 7.854      ;
; 12.775 ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe9a[6]                                                    ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|write_data_state      ; spi_clk      ; spi_clk     ; 20.000       ; -0.078     ; 7.168      ;
; 13.165 ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe9a[6]                                                    ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|write_pre_data_state  ; spi_clk      ; spi_clk     ; 20.000       ; -0.078     ; 6.778      ;
; 13.168 ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe9a[6]                                                    ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|read_pre_data_state   ; spi_clk      ; spi_clk     ; 20.000       ; -0.078     ; 6.775      ;
; 13.173 ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe9a[6]                                                    ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|read_data_state       ; spi_clk      ; spi_clk     ; 20.000       ; -0.078     ; 6.770      ;
; 13.639 ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe9a[5]                                                    ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|write_data_state      ; spi_clk      ; spi_clk     ; 20.000       ; -0.078     ; 6.304      ;
; 14.029 ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe9a[5]                                                    ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|write_pre_data_state  ; spi_clk      ; spi_clk     ; 20.000       ; -0.078     ; 5.914      ;
; 14.032 ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe9a[5]                                                    ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|read_pre_data_state   ; spi_clk      ; spi_clk     ; 20.000       ; -0.078     ; 5.911      ;
; 14.037 ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe9a[5]                                                    ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|read_data_state       ; spi_clk      ; spi_clk     ; 20.000       ; -0.078     ; 5.906      ;
; 14.110 ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe9a[6]                                                    ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|write_post_data_state ; spi_clk      ; spi_clk     ; 20.000       ; -0.078     ; 5.833      ;
; 14.110 ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe9a[6]                                                    ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|read_post_state       ; spi_clk      ; spi_clk     ; 20.000       ; -0.078     ; 5.833      ;
; 14.177 ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe9a[6]                                                    ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[28]            ; spi_clk      ; spi_clk     ; 20.000       ; -0.078     ; 5.766      ;
; 14.351 ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe9a[3]                                                    ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|write_post_data_state ; spi_clk      ; spi_clk     ; 20.000       ; -0.078     ; 5.592      ;
; 14.351 ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe9a[3]                                                    ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|read_post_state       ; spi_clk      ; spi_clk     ; 20.000       ; -0.078     ; 5.592      ;
; 14.418 ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe9a[3]                                                    ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[28]            ; spi_clk      ; spi_clk     ; 20.000       ; -0.078     ; 5.525      ;
; 14.462 ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe9a[0]                                                    ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|write_post_data_state ; spi_clk      ; spi_clk     ; 20.000       ; -0.079     ; 5.480      ;
; 14.462 ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe9a[0]                                                    ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|read_post_state       ; spi_clk      ; spi_clk     ; 20.000       ; -0.079     ; 5.480      ;
; 14.510 ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe9a[4]                                                    ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|write_post_data_state ; spi_clk      ; spi_clk     ; 20.000       ; -0.078     ; 5.433      ;
; 14.510 ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe9a[4]                                                    ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|read_post_state       ; spi_clk      ; spi_clk     ; 20.000       ; -0.078     ; 5.433      ;
; 14.529 ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe9a[0]                                                    ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[28]            ; spi_clk      ; spi_clk     ; 20.000       ; -0.079     ; 5.413      ;
; 14.577 ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe9a[4]                                                    ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[28]            ; spi_clk      ; spi_clk     ; 20.000       ; -0.078     ; 5.366      ;
; 14.669 ; read_param                                                                                                                                                  ; param[2]                                                                                                             ; spi_clk      ; spi_clk     ; 20.000       ; -0.078     ; 5.274      ;
; 14.669 ; read_param                                                                                                                                                  ; param[0]                                                                                                             ; spi_clk      ; spi_clk     ; 20.000       ; -0.078     ; 5.274      ;
; 14.669 ; read_param                                                                                                                                                  ; param[1]                                                                                                             ; spi_clk      ; spi_clk     ; 20.000       ; -0.078     ; 5.274      ;
; 14.685 ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe9a[1]                                                    ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|write_post_data_state ; spi_clk      ; spi_clk     ; 20.000       ; -0.078     ; 5.258      ;
; 14.685 ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe9a[1]                                                    ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|read_post_state       ; spi_clk      ; spi_clk     ; 20.000       ; -0.078     ; 5.258      ;
; 14.752 ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe9a[1]                                                    ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[28]            ; spi_clk      ; spi_clk     ; 20.000       ; -0.078     ; 5.191      ;
; 14.802 ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe9a[5]                                                    ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|write_post_data_state ; spi_clk      ; spi_clk     ; 20.000       ; -0.078     ; 5.141      ;
; 14.802 ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe9a[5]                                                    ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|read_post_state       ; spi_clk      ; spi_clk     ; 20.000       ; -0.078     ; 5.141      ;
; 14.826 ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe9a[2]                                                    ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|write_post_data_state ; spi_clk      ; spi_clk     ; 20.000       ; -0.078     ; 5.117      ;
; 14.826 ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe9a[2]                                                    ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|read_post_state       ; spi_clk      ; spi_clk     ; 20.000       ; -0.078     ; 5.117      ;
; 14.869 ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe9a[5]                                                    ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[28]            ; spi_clk      ; spi_clk     ; 20.000       ; -0.078     ; 5.074      ;
; 14.880 ; write_param                                                                                                                                                 ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[8]             ; spi_clk      ; spi_clk     ; 20.000       ; -0.078     ; 5.063      ;
; 14.880 ; write_param                                                                                                                                                 ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[9]             ; spi_clk      ; spi_clk     ; 20.000       ; -0.078     ; 5.063      ;
; 14.880 ; write_param                                                                                                                                                 ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[10]            ; spi_clk      ; spi_clk     ; 20.000       ; -0.078     ; 5.063      ;
; 14.880 ; write_param                                                                                                                                                 ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[11]            ; spi_clk      ; spi_clk     ; 20.000       ; -0.078     ; 5.063      ;
; 14.880 ; write_param                                                                                                                                                 ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[12]            ; spi_clk      ; spi_clk     ; 20.000       ; -0.078     ; 5.063      ;
; 14.880 ; write_param                                                                                                                                                 ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[13]            ; spi_clk      ; spi_clk     ; 20.000       ; -0.078     ; 5.063      ;
; 14.880 ; write_param                                                                                                                                                 ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[14]            ; spi_clk      ; spi_clk     ; 20.000       ; -0.078     ; 5.063      ;
; 14.880 ; write_param                                                                                                                                                 ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[15]            ; spi_clk      ; spi_clk     ; 20.000       ; -0.078     ; 5.063      ;
; 14.880 ; write_param                                                                                                                                                 ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[16]            ; spi_clk      ; spi_clk     ; 20.000       ; -0.078     ; 5.063      ;
; 14.880 ; write_param                                                                                                                                                 ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[17]            ; spi_clk      ; spi_clk     ; 20.000       ; -0.078     ; 5.063      ;
; 14.880 ; write_param                                                                                                                                                 ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[18]            ; spi_clk      ; spi_clk     ; 20.000       ; -0.078     ; 5.063      ;
; 14.880 ; write_param                                                                                                                                                 ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[19]            ; spi_clk      ; spi_clk     ; 20.000       ; -0.078     ; 5.063      ;
; 14.893 ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe9a[2]                                                    ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[28]            ; spi_clk      ; spi_clk     ; 20.000       ; -0.078     ; 5.050      ;
; 15.050 ; read_param                                                                                                                                                  ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe9a[1]             ; spi_clk      ; spi_clk     ; 20.000       ; -0.064     ; 4.907      ;
; 15.050 ; read_param                                                                                                                                                  ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe9a[5]             ; spi_clk      ; spi_clk     ; 20.000       ; -0.064     ; 4.907      ;
; 15.050 ; read_param                                                                                                                                                  ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe9a[6]             ; spi_clk      ; spi_clk     ; 20.000       ; -0.064     ; 4.907      ;
; 15.050 ; read_param                                                                                                                                                  ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe9a[3]             ; spi_clk      ; spi_clk     ; 20.000       ; -0.064     ; 4.907      ;
; 15.050 ; read_param                                                                                                                                                  ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe9a[4]             ; spi_clk      ; spi_clk     ; 20.000       ; -0.064     ; 4.907      ;
; 15.050 ; read_param                                                                                                                                                  ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe9a[2]             ; spi_clk      ; spi_clk     ; 20.000       ; -0.064     ; 4.907      ;
; 15.070 ; read_param                                                                                                                                                  ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe9a[0]             ; spi_clk      ; spi_clk     ; 20.000       ; -0.064     ; 4.887      ;
; 15.235 ; read_param                                                                                                                                                  ; counter[1]                                                                                                           ; spi_clk      ; spi_clk     ; 20.000       ; -0.078     ; 4.708      ;
; 15.236 ; read_param                                                                                                                                                  ; counter[2]                                                                                                           ; spi_clk      ; spi_clk     ; 20.000       ; -0.078     ; 4.707      ;
; 15.236 ; read_param                                                                                                                                                  ; counter[3]                                                                                                           ; spi_clk      ; spi_clk     ; 20.000       ; -0.078     ; 4.707      ;
; 15.259 ; write_param                                                                                                                                                 ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[0]             ; spi_clk      ; spi_clk     ; 20.000       ; -0.078     ; 4.684      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'cpu_clk'                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                ; To Node                                                                                                                                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 12.279 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[4] ; cpu_clk      ; cpu_clk     ; 20.000       ; -0.079     ; 7.663      ;
; 12.675 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[2] ; cpu_clk      ; cpu_clk     ; 20.000       ; -0.079     ; 7.267      ;
; 12.676 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[4]  ; cpu_clk      ; cpu_clk     ; 20.000       ; -0.079     ; 7.266      ;
; 12.712 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]  ; cpu_clk      ; cpu_clk     ; 20.000       ; -0.079     ; 7.230      ;
; 12.731 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2]  ; cpu_clk      ; cpu_clk     ; 20.000       ; -0.079     ; 7.211      ;
; 12.733 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[3]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[4] ; cpu_clk      ; cpu_clk     ; 20.000       ; -0.079     ; 7.209      ;
; 12.882 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[4] ; cpu_clk      ; cpu_clk     ; 20.000       ; -0.079     ; 7.060      ;
; 12.883 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[0] ; cpu_clk      ; cpu_clk     ; 20.000       ; -0.080     ; 7.058      ;
; 12.925 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[2]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[4] ; cpu_clk      ; cpu_clk     ; 20.000       ; -0.079     ; 7.017      ;
; 12.968 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[8]  ; cpu_clk      ; cpu_clk     ; 20.000       ; -0.079     ; 6.974      ;
; 12.976 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[9]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[4] ; cpu_clk      ; cpu_clk     ; 20.000       ; -0.079     ; 6.966      ;
; 13.000 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[7] ; cpu_clk      ; cpu_clk     ; 20.000       ; -0.079     ; 6.942      ;
; 13.008 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1]  ; cpu_clk      ; cpu_clk     ; 20.000       ; -0.079     ; 6.934      ;
; 13.010 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[5] ; cpu_clk      ; cpu_clk     ; 20.000       ; -0.079     ; 6.932      ;
; 13.022 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[8]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[4] ; cpu_clk      ; cpu_clk     ; 20.000       ; -0.079     ; 6.920      ;
; 13.023 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[3]  ; cpu_clk      ; cpu_clk     ; 20.000       ; -0.079     ; 6.919      ;
; 13.023 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[4] ; cpu_clk      ; cpu_clk     ; 20.000       ; -0.077     ; 6.921      ;
; 13.050 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[9]  ; cpu_clk      ; cpu_clk     ; 20.000       ; -0.079     ; 6.892      ;
; 13.096 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[9] ; cpu_clk      ; cpu_clk     ; 20.000       ; -0.080     ; 6.845      ;
; 13.100 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[4] ; cpu_clk      ; cpu_clk     ; 20.000       ; -0.079     ; 6.842      ;
; 13.119 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[4] ; cpu_clk      ; cpu_clk     ; 20.000       ; -0.079     ; 6.823      ;
; 13.129 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[3]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[2] ; cpu_clk      ; cpu_clk     ; 20.000       ; -0.079     ; 6.813      ;
; 13.130 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[3]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[4]  ; cpu_clk      ; cpu_clk     ; 20.000       ; -0.079     ; 6.812      ;
; 13.166 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[3]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]  ; cpu_clk      ; cpu_clk     ; 20.000       ; -0.079     ; 6.776      ;
; 13.174 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[5]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[4] ; cpu_clk      ; cpu_clk     ; 20.000       ; -0.079     ; 6.768      ;
; 13.175 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[7]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[4] ; cpu_clk      ; cpu_clk     ; 20.000       ; -0.079     ; 6.767      ;
; 13.176 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[4] ; cpu_clk      ; cpu_clk     ; 20.000       ; -0.079     ; 6.766      ;
; 13.176 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[4] ; cpu_clk      ; cpu_clk     ; 20.000       ; -0.079     ; 6.766      ;
; 13.184 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[6]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[4] ; cpu_clk      ; cpu_clk     ; 20.000       ; -0.079     ; 6.758      ;
; 13.185 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[3]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2]  ; cpu_clk      ; cpu_clk     ; 20.000       ; -0.079     ; 6.757      ;
; 13.192 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[10]                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[4] ; cpu_clk      ; cpu_clk     ; 20.000       ; -0.079     ; 6.750      ;
; 13.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[1] ; cpu_clk      ; cpu_clk     ; 20.000       ; -0.079     ; 6.749      ;
; 13.204 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[8] ; cpu_clk      ; cpu_clk     ; 20.000       ; -0.079     ; 6.738      ;
; 13.215 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[3] ; cpu_clk      ; cpu_clk     ; 20.000       ; -0.079     ; 6.727      ;
; 13.243 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[4] ; cpu_clk      ; cpu_clk     ; 20.000       ; -0.072     ; 6.706      ;
; 13.245 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[2] ; cpu_clk      ; cpu_clk     ; 20.000       ; -0.079     ; 6.697      ;
; 13.273 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]  ; cpu_clk      ; cpu_clk     ; 20.000       ; -0.079     ; 6.669      ;
; 13.279 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[4]  ; cpu_clk      ; cpu_clk     ; 20.000       ; -0.079     ; 6.663      ;
; 13.290 ; reset_module:rst_mod|rst_n                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[67]                                                                                                                                   ; clk          ; cpu_clk     ; 20.000       ; -2.921     ; 3.810      ;
; 13.292 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2]  ; cpu_clk      ; cpu_clk     ; 20.000       ; -0.079     ; 6.650      ;
; 13.301 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[4]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[4] ; cpu_clk      ; cpu_clk     ; 20.000       ; -0.079     ; 6.641      ;
; 13.305 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[6]  ; cpu_clk      ; cpu_clk     ; 20.000       ; -0.079     ; 6.637      ;
; 13.321 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[2]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[2] ; cpu_clk      ; cpu_clk     ; 20.000       ; -0.079     ; 6.621      ;
; 13.322 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[2]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[4]  ; cpu_clk      ; cpu_clk     ; 20.000       ; -0.079     ; 6.620      ;
; 13.337 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[3]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[0] ; cpu_clk      ; cpu_clk     ; 20.000       ; -0.080     ; 6.604      ;
; 13.340 ; reset_module:rst_mod|rst_n                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[67]                                                                                                                                      ; clk          ; cpu_clk     ; 20.000       ; -2.920     ; 3.761      ;
; 13.358 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[2]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]  ; cpu_clk      ; cpu_clk     ; 20.000       ; -0.079     ; 6.584      ;
; 13.372 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[9]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[2] ; cpu_clk      ; cpu_clk     ; 20.000       ; -0.079     ; 6.570      ;
; 13.373 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[9]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[4]  ; cpu_clk      ; cpu_clk     ; 20.000       ; -0.079     ; 6.569      ;
; 13.377 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[2]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2]  ; cpu_clk      ; cpu_clk     ; 20.000       ; -0.079     ; 6.565      ;
; 13.409 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[9]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]  ; cpu_clk      ; cpu_clk     ; 20.000       ; -0.079     ; 6.533      ;
; 13.418 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[8]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[2] ; cpu_clk      ; cpu_clk     ; 20.000       ; -0.079     ; 6.524      ;
; 13.419 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[2] ; cpu_clk      ; cpu_clk     ; 20.000       ; -0.077     ; 6.525      ;
; 13.419 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[8]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[4]  ; cpu_clk      ; cpu_clk     ; 20.000       ; -0.079     ; 6.523      ;
; 13.420 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[4]  ; cpu_clk      ; cpu_clk     ; 20.000       ; -0.077     ; 6.524      ;
; 13.422 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[3]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[8]  ; cpu_clk      ; cpu_clk     ; 20.000       ; -0.079     ; 6.520      ;
; 13.428 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[9]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2]  ; cpu_clk      ; cpu_clk     ; 20.000       ; -0.079     ; 6.514      ;
; 13.433 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[0] ; cpu_clk      ; cpu_clk     ; 20.000       ; -0.080     ; 6.508      ;
; 13.438 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[4] ; cpu_clk      ; cpu_clk     ; 20.000       ; -0.079     ; 6.504      ;
; 13.447 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]  ; cpu_clk      ; cpu_clk     ; 20.000       ; -0.077     ; 6.497      ;
; 13.454 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[3]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[7] ; cpu_clk      ; cpu_clk     ; 20.000       ; -0.079     ; 6.488      ;
; 13.455 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[8]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]  ; cpu_clk      ; cpu_clk     ; 20.000       ; -0.079     ; 6.487      ;
; 13.462 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[3]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1]  ; cpu_clk      ; cpu_clk     ; 20.000       ; -0.079     ; 6.480      ;
; 13.464 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[3]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[5] ; cpu_clk      ; cpu_clk     ; 20.000       ; -0.079     ; 6.478      ;
; 13.466 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2]  ; cpu_clk      ; cpu_clk     ; 20.000       ; -0.077     ; 6.478      ;
; 13.474 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[8]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2]  ; cpu_clk      ; cpu_clk     ; 20.000       ; -0.079     ; 6.468      ;
; 13.477 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[3]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[3]  ; cpu_clk      ; cpu_clk     ; 20.000       ; -0.079     ; 6.465      ;
; 13.485 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[4] ; cpu_clk      ; cpu_clk     ; 20.000       ; -0.079     ; 6.457      ;
; 13.496 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[6] ; cpu_clk      ; cpu_clk     ; 20.000       ; -0.079     ; 6.446      ;
; 13.496 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[2] ; cpu_clk      ; cpu_clk     ; 20.000       ; -0.079     ; 6.446      ;
; 13.497 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[4]  ; cpu_clk      ; cpu_clk     ; 20.000       ; -0.079     ; 6.445      ;
; 13.503 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[5]  ; cpu_clk      ; cpu_clk     ; 20.000       ; -0.079     ; 6.439      ;
; 13.504 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[7]  ; cpu_clk      ; cpu_clk     ; 20.000       ; -0.079     ; 6.438      ;
; 13.504 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[3]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[9]  ; cpu_clk      ; cpu_clk     ; 20.000       ; -0.079     ; 6.438      ;
; 13.515 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[2] ; cpu_clk      ; cpu_clk     ; 20.000       ; -0.079     ; 6.427      ;
; 13.516 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[4]  ; cpu_clk      ; cpu_clk     ; 20.000       ; -0.079     ; 6.426      ;
; 13.529 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[2]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[0] ; cpu_clk      ; cpu_clk     ; 20.000       ; -0.080     ; 6.412      ;
; 13.533 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]  ; cpu_clk      ; cpu_clk     ; 20.000       ; -0.079     ; 6.409      ;
; 13.550 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[3]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[9] ; cpu_clk      ; cpu_clk     ; 20.000       ; -0.080     ; 6.391      ;
; 13.552 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]  ; cpu_clk      ; cpu_clk     ; 20.000       ; -0.079     ; 6.390      ;
; 13.552 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2]  ; cpu_clk      ; cpu_clk     ; 20.000       ; -0.079     ; 6.390      ;
; 13.570 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[5]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[2] ; cpu_clk      ; cpu_clk     ; 20.000       ; -0.079     ; 6.372      ;
; 13.571 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2]  ; cpu_clk      ; cpu_clk     ; 20.000       ; -0.079     ; 6.371      ;
; 13.571 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[8]  ; cpu_clk      ; cpu_clk     ; 20.000       ; -0.079     ; 6.371      ;
; 13.571 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[5]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[4]  ; cpu_clk      ; cpu_clk     ; 20.000       ; -0.079     ; 6.371      ;
; 13.571 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[7]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[2] ; cpu_clk      ; cpu_clk     ; 20.000       ; -0.079     ; 6.371      ;
; 13.572 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[2] ; cpu_clk      ; cpu_clk     ; 20.000       ; -0.079     ; 6.370      ;
; 13.572 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[2] ; cpu_clk      ; cpu_clk     ; 20.000       ; -0.079     ; 6.370      ;
; 13.572 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[7]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[4]  ; cpu_clk      ; cpu_clk     ; 20.000       ; -0.079     ; 6.370      ;
; 13.573 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[4]  ; cpu_clk      ; cpu_clk     ; 20.000       ; -0.079     ; 6.369      ;
; 13.573 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[4]  ; cpu_clk      ; cpu_clk     ; 20.000       ; -0.079     ; 6.369      ;
; 13.580 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[9]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[0] ; cpu_clk      ; cpu_clk     ; 20.000       ; -0.080     ; 6.361      ;
; 13.580 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[6]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[2] ; cpu_clk      ; cpu_clk     ; 20.000       ; -0.079     ; 6.362      ;
; 13.581 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[6]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[4]  ; cpu_clk      ; cpu_clk     ; 20.000       ; -0.079     ; 6.361      ;
; 13.588 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[10]                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[2] ; cpu_clk      ; cpu_clk     ; 20.000       ; -0.079     ; 6.354      ;
; 13.589 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[10]                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[4]  ; cpu_clk      ; cpu_clk     ; 20.000       ; -0.079     ; 6.353      ;
; 13.607 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[0] ; cpu_clk      ; cpu_clk     ; 20.000       ; -0.078     ; 6.336      ;
; 13.607 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[5]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]  ; cpu_clk      ; cpu_clk     ; 20.000       ; -0.079     ; 6.335      ;
; 13.608 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[7]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]  ; cpu_clk      ; cpu_clk     ; 20.000       ; -0.079     ; 6.334      ;
; 13.609 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]  ; cpu_clk      ; cpu_clk     ; 20.000       ; -0.079     ; 6.333      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk'                                                                           ;
+--------+---------------+---------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node     ; To Node       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------+---------------+--------------+-------------+--------------+------------+------------+
; 15.637 ; heart_cnt[0]  ; heart_cnt[28] ; clk          ; clk         ; 20.000       ; -0.078     ; 4.306      ;
; 15.667 ; heart_cnt[0]  ; heart_cnt[29] ; clk          ; clk         ; 20.000       ; -0.078     ; 4.276      ;
; 15.783 ; heart_cnt[0]  ; heart_cnt[26] ; clk          ; clk         ; 20.000       ; -0.078     ; 4.160      ;
; 15.813 ; heart_cnt[0]  ; heart_cnt[27] ; clk          ; clk         ; 20.000       ; -0.078     ; 4.130      ;
; 15.929 ; heart_cnt[0]  ; heart_cnt[24] ; clk          ; clk         ; 20.000       ; -0.078     ; 4.014      ;
; 15.959 ; heart_cnt[0]  ; heart_cnt[25] ; clk          ; clk         ; 20.000       ; -0.078     ; 3.984      ;
; 16.075 ; heart_cnt[0]  ; heart_cnt[22] ; clk          ; clk         ; 20.000       ; -0.078     ; 3.868      ;
; 16.081 ; heart_cnt[2]  ; heart_cnt[29] ; clk          ; clk         ; 20.000       ; -0.079     ; 3.861      ;
; 16.105 ; heart_cnt[0]  ; heart_cnt[23] ; clk          ; clk         ; 20.000       ; -0.078     ; 3.838      ;
; 16.176 ; heart_cnt[1]  ; heart_cnt[29] ; clk          ; clk         ; 20.000       ; -0.079     ; 3.766      ;
; 16.192 ; heart_cnt[1]  ; heart_cnt[28] ; clk          ; clk         ; 20.000       ; -0.079     ; 3.750      ;
; 16.221 ; heart_cnt[0]  ; heart_cnt[20] ; clk          ; clk         ; 20.000       ; -0.078     ; 3.722      ;
; 16.226 ; heart_cnt[4]  ; heart_cnt[29] ; clk          ; clk         ; 20.000       ; -0.079     ; 3.716      ;
; 16.227 ; heart_cnt[2]  ; heart_cnt[27] ; clk          ; clk         ; 20.000       ; -0.079     ; 3.715      ;
; 16.251 ; heart_cnt[0]  ; heart_cnt[21] ; clk          ; clk         ; 20.000       ; -0.078     ; 3.692      ;
; 16.257 ; heart_cnt[2]  ; heart_cnt[28] ; clk          ; clk         ; 20.000       ; -0.079     ; 3.685      ;
; 16.321 ; heart_cnt[3]  ; heart_cnt[29] ; clk          ; clk         ; 20.000       ; -0.079     ; 3.621      ;
; 16.322 ; heart_cnt[1]  ; heart_cnt[27] ; clk          ; clk         ; 20.000       ; -0.079     ; 3.620      ;
; 16.337 ; heart_cnt[3]  ; heart_cnt[28] ; clk          ; clk         ; 20.000       ; -0.079     ; 3.605      ;
; 16.338 ; heart_cnt[1]  ; heart_cnt[26] ; clk          ; clk         ; 20.000       ; -0.079     ; 3.604      ;
; 16.367 ; heart_cnt[0]  ; heart_cnt[18] ; clk          ; clk         ; 20.000       ; -0.078     ; 3.576      ;
; 16.372 ; heart_cnt[4]  ; heart_cnt[27] ; clk          ; clk         ; 20.000       ; -0.079     ; 3.570      ;
; 16.373 ; heart_cnt[2]  ; heart_cnt[25] ; clk          ; clk         ; 20.000       ; -0.079     ; 3.569      ;
; 16.382 ; heart_cnt[6]  ; heart_cnt[29] ; clk          ; clk         ; 20.000       ; -0.079     ; 3.560      ;
; 16.397 ; heart_cnt[0]  ; heart_cnt[19] ; clk          ; clk         ; 20.000       ; -0.078     ; 3.546      ;
; 16.402 ; heart_cnt[4]  ; heart_cnt[28] ; clk          ; clk         ; 20.000       ; -0.079     ; 3.540      ;
; 16.403 ; heart_cnt[2]  ; heart_cnt[26] ; clk          ; clk         ; 20.000       ; -0.079     ; 3.539      ;
; 16.467 ; heart_cnt[3]  ; heart_cnt[27] ; clk          ; clk         ; 20.000       ; -0.079     ; 3.475      ;
; 16.468 ; heart_cnt[1]  ; heart_cnt[25] ; clk          ; clk         ; 20.000       ; -0.079     ; 3.474      ;
; 16.474 ; heart_cnt[5]  ; heart_cnt[29] ; clk          ; clk         ; 20.000       ; -0.079     ; 3.468      ;
; 16.483 ; heart_cnt[3]  ; heart_cnt[26] ; clk          ; clk         ; 20.000       ; -0.079     ; 3.459      ;
; 16.484 ; heart_cnt[1]  ; heart_cnt[24] ; clk          ; clk         ; 20.000       ; -0.079     ; 3.458      ;
; 16.504 ; heart_cnt[5]  ; heart_cnt[28] ; clk          ; clk         ; 20.000       ; -0.079     ; 3.438      ;
; 16.513 ; heart_cnt[0]  ; heart_cnt[16] ; clk          ; clk         ; 20.000       ; -0.078     ; 3.430      ;
; 16.515 ; heart_cnt[8]  ; heart_cnt[29] ; clk          ; clk         ; 20.000       ; -0.079     ; 3.427      ;
; 16.518 ; heart_cnt[4]  ; heart_cnt[25] ; clk          ; clk         ; 20.000       ; -0.079     ; 3.424      ;
; 16.519 ; heart_cnt[2]  ; heart_cnt[23] ; clk          ; clk         ; 20.000       ; -0.079     ; 3.423      ;
; 16.528 ; heart_cnt[6]  ; heart_cnt[27] ; clk          ; clk         ; 20.000       ; -0.079     ; 3.414      ;
; 16.543 ; heart_cnt[0]  ; heart_cnt[17] ; clk          ; clk         ; 20.000       ; -0.078     ; 3.400      ;
; 16.548 ; heart_cnt[4]  ; heart_cnt[26] ; clk          ; clk         ; 20.000       ; -0.079     ; 3.394      ;
; 16.549 ; heart_cnt[2]  ; heart_cnt[24] ; clk          ; clk         ; 20.000       ; -0.079     ; 3.393      ;
; 16.558 ; heart_cnt[6]  ; heart_cnt[28] ; clk          ; clk         ; 20.000       ; -0.079     ; 3.384      ;
; 16.612 ; heart_cnt[7]  ; heart_cnt[29] ; clk          ; clk         ; 20.000       ; -0.079     ; 3.330      ;
; 16.613 ; heart_cnt[3]  ; heart_cnt[25] ; clk          ; clk         ; 20.000       ; -0.079     ; 3.329      ;
; 16.614 ; heart_cnt[1]  ; heart_cnt[23] ; clk          ; clk         ; 20.000       ; -0.079     ; 3.328      ;
; 16.620 ; heart_cnt[5]  ; heart_cnt[27] ; clk          ; clk         ; 20.000       ; -0.079     ; 3.322      ;
; 16.629 ; heart_cnt[7]  ; heart_cnt[28] ; clk          ; clk         ; 20.000       ; -0.079     ; 3.313      ;
; 16.629 ; heart_cnt[3]  ; heart_cnt[24] ; clk          ; clk         ; 20.000       ; -0.079     ; 3.313      ;
; 16.630 ; heart_cnt[1]  ; heart_cnt[22] ; clk          ; clk         ; 20.000       ; -0.079     ; 3.312      ;
; 16.650 ; heart_cnt[5]  ; heart_cnt[26] ; clk          ; clk         ; 20.000       ; -0.079     ; 3.292      ;
; 16.660 ; heart_cnt[0]  ; heart_cnt[14] ; clk          ; clk         ; 20.000       ; -0.077     ; 3.284      ;
; 16.661 ; heart_cnt[8]  ; heart_cnt[27] ; clk          ; clk         ; 20.000       ; -0.079     ; 3.281      ;
; 16.664 ; heart_cnt[10] ; heart_cnt[29] ; clk          ; clk         ; 20.000       ; -0.079     ; 3.278      ;
; 16.664 ; heart_cnt[4]  ; heart_cnt[23] ; clk          ; clk         ; 20.000       ; -0.079     ; 3.278      ;
; 16.665 ; heart_cnt[2]  ; heart_cnt[21] ; clk          ; clk         ; 20.000       ; -0.079     ; 3.277      ;
; 16.674 ; heart_cnt[6]  ; heart_cnt[25] ; clk          ; clk         ; 20.000       ; -0.079     ; 3.268      ;
; 16.689 ; heart_cnt[0]  ; heart_cnt[15] ; clk          ; clk         ; 20.000       ; -0.078     ; 3.254      ;
; 16.691 ; heart_cnt[8]  ; heart_cnt[28] ; clk          ; clk         ; 20.000       ; -0.079     ; 3.251      ;
; 16.694 ; heart_cnt[4]  ; heart_cnt[24] ; clk          ; clk         ; 20.000       ; -0.079     ; 3.248      ;
; 16.695 ; heart_cnt[2]  ; heart_cnt[22] ; clk          ; clk         ; 20.000       ; -0.079     ; 3.247      ;
; 16.704 ; heart_cnt[6]  ; heart_cnt[26] ; clk          ; clk         ; 20.000       ; -0.079     ; 3.238      ;
; 16.758 ; heart_cnt[7]  ; heart_cnt[27] ; clk          ; clk         ; 20.000       ; -0.079     ; 3.184      ;
; 16.759 ; heart_cnt[9]  ; heart_cnt[29] ; clk          ; clk         ; 20.000       ; -0.079     ; 3.183      ;
; 16.759 ; heart_cnt[3]  ; heart_cnt[23] ; clk          ; clk         ; 20.000       ; -0.079     ; 3.183      ;
; 16.760 ; heart_cnt[1]  ; heart_cnt[21] ; clk          ; clk         ; 20.000       ; -0.079     ; 3.182      ;
; 16.766 ; heart_cnt[5]  ; heart_cnt[25] ; clk          ; clk         ; 20.000       ; -0.079     ; 3.176      ;
; 16.775 ; heart_cnt[9]  ; heart_cnt[28] ; clk          ; clk         ; 20.000       ; -0.079     ; 3.167      ;
; 16.775 ; heart_cnt[7]  ; heart_cnt[26] ; clk          ; clk         ; 20.000       ; -0.079     ; 3.167      ;
; 16.775 ; heart_cnt[3]  ; heart_cnt[22] ; clk          ; clk         ; 20.000       ; -0.079     ; 3.167      ;
; 16.776 ; heart_cnt[1]  ; heart_cnt[20] ; clk          ; clk         ; 20.000       ; -0.079     ; 3.166      ;
; 16.796 ; heart_cnt[5]  ; heart_cnt[24] ; clk          ; clk         ; 20.000       ; -0.079     ; 3.146      ;
; 16.806 ; heart_cnt[0]  ; heart_cnt[12] ; clk          ; clk         ; 20.000       ; -0.077     ; 3.138      ;
; 16.807 ; heart_cnt[8]  ; heart_cnt[25] ; clk          ; clk         ; 20.000       ; -0.079     ; 3.135      ;
; 16.810 ; heart_cnt[12] ; heart_cnt[29] ; clk          ; clk         ; 20.000       ; -0.079     ; 3.132      ;
; 16.810 ; heart_cnt[10] ; heart_cnt[27] ; clk          ; clk         ; 20.000       ; -0.079     ; 3.132      ;
; 16.810 ; heart_cnt[4]  ; heart_cnt[21] ; clk          ; clk         ; 20.000       ; -0.079     ; 3.132      ;
; 16.811 ; heart_cnt[2]  ; heart_cnt[19] ; clk          ; clk         ; 20.000       ; -0.079     ; 3.131      ;
; 16.820 ; heart_cnt[6]  ; heart_cnt[23] ; clk          ; clk         ; 20.000       ; -0.079     ; 3.122      ;
; 16.836 ; heart_cnt[0]  ; heart_cnt[13] ; clk          ; clk         ; 20.000       ; -0.077     ; 3.108      ;
; 16.837 ; heart_cnt[8]  ; heart_cnt[26] ; clk          ; clk         ; 20.000       ; -0.079     ; 3.105      ;
; 16.840 ; heart_cnt[10] ; heart_cnt[28] ; clk          ; clk         ; 20.000       ; -0.079     ; 3.102      ;
; 16.840 ; heart_cnt[4]  ; heart_cnt[22] ; clk          ; clk         ; 20.000       ; -0.079     ; 3.102      ;
; 16.841 ; heart_cnt[2]  ; heart_cnt[20] ; clk          ; clk         ; 20.000       ; -0.079     ; 3.101      ;
; 16.850 ; heart_cnt[6]  ; heart_cnt[24] ; clk          ; clk         ; 20.000       ; -0.079     ; 3.092      ;
; 16.904 ; heart_cnt[7]  ; heart_cnt[25] ; clk          ; clk         ; 20.000       ; -0.079     ; 3.038      ;
; 16.905 ; heart_cnt[11] ; heart_cnt[29] ; clk          ; clk         ; 20.000       ; -0.079     ; 3.037      ;
; 16.905 ; heart_cnt[9]  ; heart_cnt[27] ; clk          ; clk         ; 20.000       ; -0.079     ; 3.037      ;
; 16.905 ; heart_cnt[3]  ; heart_cnt[21] ; clk          ; clk         ; 20.000       ; -0.079     ; 3.037      ;
; 16.906 ; heart_cnt[1]  ; heart_cnt[19] ; clk          ; clk         ; 20.000       ; -0.079     ; 3.036      ;
; 16.912 ; heart_cnt[5]  ; heart_cnt[23] ; clk          ; clk         ; 20.000       ; -0.079     ; 3.030      ;
; 16.921 ; heart_cnt[11] ; heart_cnt[28] ; clk          ; clk         ; 20.000       ; -0.079     ; 3.021      ;
; 16.921 ; heart_cnt[9]  ; heart_cnt[26] ; clk          ; clk         ; 20.000       ; -0.079     ; 3.021      ;
; 16.921 ; heart_cnt[7]  ; heart_cnt[24] ; clk          ; clk         ; 20.000       ; -0.079     ; 3.021      ;
; 16.921 ; heart_cnt[3]  ; heart_cnt[20] ; clk          ; clk         ; 20.000       ; -0.079     ; 3.021      ;
; 16.922 ; heart_cnt[1]  ; heart_cnt[18] ; clk          ; clk         ; 20.000       ; -0.079     ; 3.020      ;
; 16.942 ; heart_cnt[5]  ; heart_cnt[22] ; clk          ; clk         ; 20.000       ; -0.079     ; 3.000      ;
; 16.952 ; heart_cnt[0]  ; heart_cnt[10] ; clk          ; clk         ; 20.000       ; -0.077     ; 2.992      ;
; 16.953 ; heart_cnt[8]  ; heart_cnt[23] ; clk          ; clk         ; 20.000       ; -0.079     ; 2.989      ;
; 16.956 ; heart_cnt[12] ; heart_cnt[27] ; clk          ; clk         ; 20.000       ; -0.079     ; 2.986      ;
; 16.956 ; heart_cnt[10] ; heart_cnt[25] ; clk          ; clk         ; 20.000       ; -0.079     ; 2.986      ;
+--------+---------------+---------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                               ; To Node                                                                                                                         ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 41.496 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.226      ; 8.751      ;
; 41.696 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.226      ; 8.551      ;
; 41.727 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.226      ; 8.520      ;
; 42.183 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.227      ; 8.065      ;
; 42.197 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.226      ; 8.050      ;
; 42.258 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.221      ; 7.984      ;
; 42.425 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.226      ; 7.822      ;
; 42.433 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.224      ; 7.812      ;
; 42.459 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.222      ; 7.784      ;
; 42.467 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.224      ; 7.778      ;
; 42.574 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][8]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.226      ; 7.673      ;
; 42.671 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.227      ; 7.577      ;
; 42.781 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.203      ; 7.443      ;
; 42.804 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][9]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.226      ; 7.443      ;
; 43.109 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.226      ; 7.138      ;
; 43.424 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.216      ; 6.813      ;
; 43.445 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.223      ; 6.799      ;
; 43.795 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.224      ; 6.450      ;
; 44.205 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.220      ; 6.036      ;
; 44.475 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.223      ; 5.769      ;
; 46.539 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10]                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.223      ; 3.705      ;
; 46.629 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.226      ; 3.618      ;
; 46.742 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.225      ; 3.504      ;
; 46.747 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.226      ; 3.500      ;
; 46.929 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.227      ; 3.319      ;
; 47.115 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.226      ; 3.132      ;
; 47.451 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.224      ; 2.794      ;
; 49.213 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.221      ; 1.029      ;
; 90.383 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[3]                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 9.559      ;
; 90.383 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[3]                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 9.559      ;
; 90.383 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[3]                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 9.559      ;
; 90.383 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[3]                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[31] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 9.559      ;
; 90.383 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[3]                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 9.559      ;
; 90.383 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[3]                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 9.559      ;
; 90.383 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[3]                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 9.559      ;
; 90.383 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[3]                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 9.559      ;
; 90.383 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[3]                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 9.559      ;
; 90.383 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[3]                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 9.559      ;
; 90.383 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[3]                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 9.559      ;
; 90.383 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[3]                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 9.559      ;
; 90.383 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[3]                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 9.559      ;
; 90.383 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[3]                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 9.559      ;
; 90.383 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[3]                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 9.559      ;
; 90.383 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[3]                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 9.559      ;
; 90.550 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[6]                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 9.392      ;
; 90.550 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[6]                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 9.392      ;
; 90.550 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[6]                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 9.392      ;
; 90.550 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[6]                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[31] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 9.392      ;
; 90.550 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[6]                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 9.392      ;
; 90.550 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[6]                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 9.392      ;
; 90.550 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[6]                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 9.392      ;
; 90.550 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[6]                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 9.392      ;
; 90.550 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[6]                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 9.392      ;
; 90.550 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[6]                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 9.392      ;
; 90.550 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[6]                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 9.392      ;
; 90.550 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[6]                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 9.392      ;
; 90.550 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[6]                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 9.392      ;
; 90.550 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[6]                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 9.392      ;
; 90.550 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[6]                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 9.392      ;
; 90.550 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[6]                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 9.392      ;
; 90.555 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[9]                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 9.387      ;
; 90.555 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[9]                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 9.387      ;
; 90.555 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[9]                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 9.387      ;
; 90.555 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[9]                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[31] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 9.387      ;
; 90.555 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[9]                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 9.387      ;
; 90.555 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[9]                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 9.387      ;
; 90.555 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[9]                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 9.387      ;
; 90.555 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[9]                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 9.387      ;
; 90.555 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[9]                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 9.387      ;
; 90.555 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[9]                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 9.387      ;
; 90.555 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[9]                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 9.387      ;
; 90.555 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[9]                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 9.387      ;
; 90.555 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[9]                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 9.387      ;
; 90.555 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[9]                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 9.387      ;
; 90.555 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[9]                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 9.387      ;
; 90.555 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[9]                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 9.387      ;
; 90.569 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[2]                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 9.373      ;
; 90.569 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[2]                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 9.373      ;
; 90.569 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[2]                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 9.373      ;
; 90.569 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[2]                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[31] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 9.373      ;
; 90.569 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[2]                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 9.373      ;
; 90.569 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[2]                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 9.373      ;
; 90.569 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[2]                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 9.373      ;
; 90.569 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[2]                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 9.373      ;
; 90.569 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[2]                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 9.373      ;
; 90.569 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[2]                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 9.373      ;
; 90.569 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[2]                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 9.373      ;
; 90.569 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[2]                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 9.373      ;
; 90.569 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[2]                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 9.373      ;
; 90.569 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[2]                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 9.373      ;
; 90.569 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[2]                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 9.373      ;
; 90.569 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[2]                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 9.373      ;
; 90.649 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[3]                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 9.294      ;
; 90.649 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[3]                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 9.294      ;
; 90.649 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[3]                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 9.294      ;
; 90.649 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[3]                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[3]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 9.294      ;
; 90.649 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[3]                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[4]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 9.294      ;
; 90.649 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[3]                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[5]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 9.294      ;
; 90.649 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[3]                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[6]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 9.294      ;
; 90.649 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[3]                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[7]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 9.294      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'cpu_clk'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                   ; To Node                                                                                                                                                                                                                                                                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.356 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][60]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sr14:auto_generated|ram_block1a54~porta_datain_reg0                                                                                                                    ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.471      ; 1.081      ;
; 0.362 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][63]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sr14:auto_generated|ram_block1a63~porta_datain_reg0                                                                                                                    ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.471      ; 1.087      ;
; 0.406 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][21]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sr14:auto_generated|ram_block1a18~porta_datain_reg0                                                                                                                    ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.478      ; 1.138      ;
; 0.408 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][18]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sr14:auto_generated|ram_block1a18~porta_datain_reg0                                                                                                                    ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.478      ; 1.140      ;
; 0.416 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][20]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sr14:auto_generated|ram_block1a18~porta_datain_reg0                                                                                                                    ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.479      ; 1.149      ;
; 0.418 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][12]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sr14:auto_generated|ram_block1a9~porta_datain_reg0                                                                                                                     ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.478      ; 1.150      ;
; 0.419 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][0]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sr14:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                     ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.479      ; 1.152      ;
; 0.422 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][3]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sr14:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                     ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.478      ; 1.154      ;
; 0.422 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][7]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sr14:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                     ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.478      ; 1.154      ;
; 0.427 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[2]                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sr14:auto_generated|ram_block1a27~porta_address_reg0                                                                                                                   ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.472      ; 1.153      ;
; 0.432 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][23]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sr14:auto_generated|ram_block1a18~porta_datain_reg0                                                                                                                    ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.479      ; 1.165      ;
; 0.436 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][14]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sr14:auto_generated|ram_block1a9~porta_datain_reg0                                                                                                                     ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.478      ; 1.168      ;
; 0.444 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][1]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sr14:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                     ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.479      ; 1.177      ;
; 0.447 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][25]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sr14:auto_generated|ram_block1a18~porta_datain_reg0                                                                                                                    ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.478      ; 1.179      ;
; 0.447 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[6]                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sr14:auto_generated|ram_block1a27~porta_address_reg0                                                                                                                   ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.472      ; 1.173      ;
; 0.448 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][4]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sr14:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                     ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.478      ; 1.180      ;
; 0.449 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][9]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sr14:auto_generated|ram_block1a9~porta_datain_reg0                                                                                                                     ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.478      ; 1.181      ;
; 0.449 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[5]                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sr14:auto_generated|ram_block1a27~porta_address_reg0                                                                                                                   ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.472      ; 1.175      ;
; 0.451 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[1]                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sr14:auto_generated|ram_block1a27~porta_address_reg0                                                                                                                   ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.472      ; 1.177      ;
; 0.451 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[9]                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sr14:auto_generated|ram_block1a27~porta_address_reg0                                                                                                                   ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.472      ; 1.177      ;
; 0.452 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][40]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sr14:auto_generated|ram_block1a36~porta_datain_reg0                                                                                                                    ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.475      ; 1.181      ;
; 0.455 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                                                                                                                                             ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                                                                                                                                        ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                                                                                                                                   ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                                                                                                                                      ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.079      ; 0.746      ;
; 0.456 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff                                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff                                                                                                                                                                                                                    ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                                                                                                                                               ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.078      ; 0.746      ;
; 0.459 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][70]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sr14:auto_generated|ram_block1a63~porta_datain_reg0                                                                                                                    ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.472      ; 1.185      ;
; 0.459 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][22]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sr14:auto_generated|ram_block1a18~porta_datain_reg0                                                                                                                    ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.478      ; 1.191      ;
; 0.459 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][24]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sr14:auto_generated|ram_block1a18~porta_datain_reg0                                                                                                                    ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.478      ; 1.191      ;
; 0.464 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][26]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sr14:auto_generated|ram_block1a18~porta_datain_reg0                                                                                                                    ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.478      ; 1.196      ;
; 0.465 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][62]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sr14:auto_generated|ram_block1a54~porta_datain_reg0                                                                                                                    ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.472      ; 1.191      ;
; 0.465 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][13]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sr14:auto_generated|ram_block1a9~porta_datain_reg0                                                                                                                     ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.478      ; 1.197      ;
; 0.468 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][10]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sr14:auto_generated|ram_block1a9~porta_datain_reg0                                                                                                                     ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.479      ; 1.201      ;
; 0.475 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][2]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sr14:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                     ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.478      ; 1.207      ;
; 0.481 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][61]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sr14:auto_generated|ram_block1a54~porta_datain_reg0                                                                                                                    ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.472      ; 1.207      ;
; 0.485 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][56]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sr14:auto_generated|ram_block1a54~porta_datain_reg0                                                                                                                    ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.472      ; 1.211      ;
; 0.486 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][58]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sr14:auto_generated|ram_block1a54~porta_datain_reg0                                                                                                                    ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.472      ; 1.212      ;
; 0.486 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|holdff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|regoutff ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.079      ; 0.777      ;
; 0.486 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|holdff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|regoutff ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.078      ; 0.776      ;
; 0.487 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][68]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sr14:auto_generated|ram_block1a63~porta_datain_reg0                                                                                                                    ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.473      ; 1.214      ;
; 0.487 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1|holdff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1|regoutff ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.079      ; 0.778      ;
; 0.487 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1|holdff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1|regoutff ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.078      ; 0.777      ;
; 0.487 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1|holdff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1|regoutff ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.079      ; 0.778      ;
; 0.487 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|holdff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|regoutff ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.079      ; 0.778      ;
; 0.488 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|holdff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|regoutff ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.078      ; 0.778      ;
; 0.488 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|holdff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|regoutff ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.078      ; 0.778      ;
; 0.489 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1|holdff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1|regoutff ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.078      ; 0.779      ;
; 0.489 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][11]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sr14:auto_generated|ram_block1a9~porta_datain_reg0                                                                                                                     ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.479      ; 1.222      ;
; 0.489 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|holdff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|regoutff ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.078      ; 0.779      ;
; 0.493 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[15]                                                                                                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|regoutff ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.079      ; 0.784      ;
; 0.494 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[57]                                                                                                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|regoutff ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.078      ; 0.784      ;
; 0.495 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[56]                                                                                                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|regoutff ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.078      ; 0.785      ;
; 0.495 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[58]                                                                                                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1|regoutff ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.079      ; 0.786      ;
; 0.495 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[8]                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sr14:auto_generated|ram_block1a27~porta_address_reg0                                                                                                                   ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.472      ; 1.221      ;
; 0.495 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[31]                                                                                                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|regoutff ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.079      ; 0.786      ;
; 0.495 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[34]                                                                                                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|regoutff ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.079      ; 0.786      ;
; 0.495 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[37]                                                                                                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|regoutff ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.078      ; 0.785      ;
; 0.498 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[60]                                                                                                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1|regoutff ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.078      ; 0.788      ;
; 0.498 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[19]                                                                                                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|regoutff ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.078      ; 0.788      ;
; 0.500 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][69]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sr14:auto_generated|ram_block1a63~porta_datain_reg0                                                                                                                    ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.472      ; 1.226      ;
; 0.502 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][63]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][63]                                                                                                                                                                                                       ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.079      ; 0.793      ;
; 0.502 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][68]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][68]                                                                                                                                                                                                       ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.079      ; 0.793      ;
; 0.502 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][70]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][70]                                                                                                                                                                                                       ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.079      ; 0.793      ;
; 0.502 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][51]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][51]                                                                                                                                                                                                       ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.079      ; 0.793      ;
; 0.502 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][43]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][43]                                                                                                                                                                                                       ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.079      ; 0.793      ;
; 0.502 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][6]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][6]                                                                                                                                                                                                        ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.079      ; 0.793      ;
; 0.502 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][39]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][39]                                                                                                                                                                                                       ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.079      ; 0.793      ;
; 0.502 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][27]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][27]                                                                                                                                                                                                       ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.079      ; 0.793      ;
; 0.502 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][1]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][1]                                                                                                                                                                                                        ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.079      ; 0.793      ;
; 0.502 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[0]                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[1]                                                                                                                                                                                                            ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.079      ; 0.793      ;
; 0.503 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][63]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][63]                                                                                                                                                                                                       ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.079      ; 0.794      ;
; 0.503 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][64]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][64]                                                                                                                                                                                                       ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.079      ; 0.794      ;
; 0.503 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][64]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][64]                                                                                                                                                                                                       ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.079      ; 0.794      ;
; 0.503 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][64]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][64]                                                                                                                                                                                                       ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.079      ; 0.794      ;
; 0.503 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][66]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][66]                                                                                                                                                                                                       ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.079      ; 0.794      ;
; 0.503 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[66]                                                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][66]                                                                                                                                                                                                       ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.079      ; 0.794      ;
; 0.503 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][67]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][67]                                                                                                                                                                                                       ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.079      ; 0.794      ;
; 0.503 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][70]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][70]                                                                                                                                                                                                       ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.079      ; 0.794      ;
; 0.503 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][55]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sr14:auto_generated|ram_block1a54~porta_datain_reg0                                                                                                                    ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.472      ; 1.229      ;
; 0.503 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][54]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][54]                                                                                                                                                                                                       ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.078      ; 0.793      ;
; 0.503 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][56]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][56]                                                                                                                                                                                                       ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.078      ; 0.793      ;
; 0.503 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[58]                                                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][58]                                                                                                                                                                                                       ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.079      ; 0.794      ;
; 0.503 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][59]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][59]                                                                                                                                                                                                       ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.079      ; 0.794      ;
; 0.503 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][60]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][60]                                                                                                                                                                                                       ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.079      ; 0.794      ;
; 0.503 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][60]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][60]                                                                                                                                                                                                       ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.079      ; 0.794      ;
; 0.503 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][61]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][61]                                                                                                                                                                                                       ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.079      ; 0.794      ;
; 0.503 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][61]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][61]                                                                                                                                                                                                       ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.079      ; 0.794      ;
; 0.503 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[62]                                                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][62]                                                                                                                                                                                                       ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.079      ; 0.794      ;
; 0.503 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][45]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][45]                                                                                                                                                                                                       ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.079      ; 0.794      ;
; 0.503 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][45]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][45]                                                                                                                                                                                                       ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.079      ; 0.794      ;
; 0.503 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[45]                                                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][45]                                                                                                                                                                                                       ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.079      ; 0.794      ;
; 0.503 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][46]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][46]                                                                                                                                                                                                       ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.079      ; 0.794      ;
; 0.503 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][49]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][49]                                                                                                                                                                                                       ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.078      ; 0.793      ;
; 0.503 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][50]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][50]                                                                                                                                                                                                       ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.079      ; 0.794      ;
; 0.503 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][53]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][53]                                                                                                                                                                                                       ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.078      ; 0.793      ;
; 0.503 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][43]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][43]                                                                                                                                                                                                       ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.079      ; 0.794      ;
; 0.503 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][43]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][43]                                                                                                                                                                                                       ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.079      ; 0.794      ;
; 0.503 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][28]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][28]                                                                                                                                                                                                       ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.078      ; 0.793      ;
; 0.503 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][29]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][29]                                                                                                                                                                                                       ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.078      ; 0.793      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'spi_clk'                                                                                                                                                                                                                                                                                                                                                                   ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                   ; To Node                                                                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.419 ; ahb2ram:u_ahb2ram|ram_addr[0]                                                                                                                               ; ahb2ram:u_ahb2ram|usr_address_tmp1[0]                                                                                                                       ; cpu_clk      ; spi_clk     ; 0.000        ; 0.187      ; 0.818      ;
; 0.420 ; ahb2ram:u_ahb2ram|ram_addr[1]                                                                                                                               ; ahb2ram:u_ahb2ram|usr_address_tmp1[1]                                                                                                                       ; cpu_clk      ; spi_clk     ; 0.000        ; 0.187      ; 0.819      ;
; 0.455 ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|read_source_update_state                                     ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|read_source_update_state                                     ; spi_clk      ; spi_clk     ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|write_source_update_state                                    ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|write_source_update_state                                    ; spi_clk      ; spi_clk     ; 0.000        ; 0.079      ; 0.746      ;
; 0.456 ; reconfig_lock                                                                                                                                               ; reconfig_lock                                                                                                                                               ; spi_clk      ; spi_clk     ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; reconfig_cnt[0]                                                                                                                                             ; reconfig_cnt[0]                                                                                                                                             ; spi_clk      ; spi_clk     ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; reconfig_cnt[1]                                                                                                                                             ; reconfig_cnt[1]                                                                                                                                             ; spi_clk      ; spi_clk     ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; reconfig_cnt[2]                                                                                                                                             ; reconfig_cnt[2]                                                                                                                                             ; spi_clk      ; spi_clk     ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; reconfig_cnt[3]                                                                                                                                             ; reconfig_cnt[3]                                                                                                                                             ; spi_clk      ; spi_clk     ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; data_in[16]                                                                                                                                                 ; data_in[16]                                                                                                                                                 ; spi_clk      ; spi_clk     ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|write_post_data_state                                        ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|write_post_data_state                                        ; spi_clk      ; spi_clk     ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|read_post_state                                              ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|read_post_state                                              ; spi_clk      ; spi_clk     ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|write_pre_data_state                                         ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|write_pre_data_state                                         ; spi_clk      ; spi_clk     ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|read_pre_data_state                                          ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|read_pre_data_state                                          ; spi_clk      ; spi_clk     ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; counter[1]                                                                                                                                                  ; counter[1]                                                                                                                                                  ; spi_clk      ; spi_clk     ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; counter[2]                                                                                                                                                  ; counter[2]                                                                                                                                                  ; spi_clk      ; spi_clk     ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; counter[3]                                                                                                                                                  ; counter[3]                                                                                                                                                  ; spi_clk      ; spi_clk     ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; counter[0]                                                                                                                                                  ; counter[0]                                                                                                                                                  ; spi_clk      ; spi_clk     ; 0.000        ; 0.078      ; 0.746      ;
; 0.502 ; ahb2ram:u_ahb2ram|usr_address_tmp1[10]                                                                                                                      ; ahb2ram:u_ahb2ram|usr_address[10]                                                                                                                           ; spi_clk      ; spi_clk     ; 0.000        ; 0.079      ; 0.793      ;
; 0.502 ; ahb2ram:u_ahb2ram|usr_address_tmp1[9]                                                                                                                       ; ahb2ram:u_ahb2ram|usr_address[9]                                                                                                                            ; spi_clk      ; spi_clk     ; 0.000        ; 0.079      ; 0.793      ;
; 0.504 ; ahb2ram:u_ahb2ram|usr_address_tmp1[2]                                                                                                                       ; ahb2ram:u_ahb2ram|usr_address[2]                                                                                                                            ; spi_clk      ; spi_clk     ; 0.000        ; 0.077      ; 0.793      ;
; 0.504 ; ahb2ram:u_ahb2ram|usr_address_tmp1[1]                                                                                                                       ; ahb2ram:u_ahb2ram|usr_address[1]                                                                                                                            ; spi_clk      ; spi_clk     ; 0.000        ; 0.078      ; 0.794      ;
; 0.505 ; ahb2ram:u_ahb2ram|usr_address_tmp1[8]                                                                                                                       ; ahb2ram:u_ahb2ram|usr_address[8]                                                                                                                            ; spi_clk      ; spi_clk     ; 0.000        ; 0.078      ; 0.795      ;
; 0.505 ; ahb2ram:u_ahb2ram|usr_address_tmp1[3]                                                                                                                       ; ahb2ram:u_ahb2ram|usr_address[3]                                                                                                                            ; spi_clk      ; spi_clk     ; 0.000        ; 0.078      ; 0.795      ;
; 0.506 ; ahb2ram:u_ahb2ram|usr_address_tmp1[7]                                                                                                                       ; ahb2ram:u_ahb2ram|usr_address[7]                                                                                                                            ; spi_clk      ; spi_clk     ; 0.000        ; 0.078      ; 0.796      ;
; 0.506 ; ahb2ram:u_ahb2ram|usr_address_tmp1[6]                                                                                                                       ; ahb2ram:u_ahb2ram|usr_address[6]                                                                                                                            ; spi_clk      ; spi_clk     ; 0.000        ; 0.078      ; 0.796      ;
; 0.506 ; ahb2ram:u_ahb2ram|usr_address_tmp1[5]                                                                                                                       ; ahb2ram:u_ahb2ram|usr_address[5]                                                                                                                            ; spi_clk      ; spi_clk     ; 0.000        ; 0.078      ; 0.796      ;
; 0.506 ; ahb2ram:u_ahb2ram|usr_address_tmp1[4]                                                                                                                       ; ahb2ram:u_ahb2ram|usr_address[4]                                                                                                                            ; spi_clk      ; spi_clk     ; 0.000        ; 0.078      ; 0.796      ;
; 0.513 ; reconfig_d1                                                                                                                                                 ; reconfig_d2                                                                                                                                                 ; spi_clk      ; spi_clk     ; 0.000        ; 0.078      ; 0.803      ;
; 0.520 ; ahb2ram:u_ahb2ram|usr_address[8]                                                                                                                            ; ahb2ram:u_ahb2ram|ram_two_port:u1_ram_two_port|altsyncram:altsyncram_component|altsyncram_1mf2:auto_generated|ram_block1a24~portb_address_reg0              ; spi_clk      ; spi_clk     ; 0.000        ; 0.393      ; 1.167      ;
; 0.521 ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe3a0[0]                                                   ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|write_source_update_state                                    ; spi_clk      ; spi_clk     ; 0.000        ; 0.079      ; 0.812      ;
; 0.530 ; data_in[20]                                                                                                                                                 ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[20]                                                   ; spi_clk      ; spi_clk     ; 0.000        ; 0.079      ; 0.821      ;
; 0.584 ; counter[3]                                                                                                                                                  ; param[0]                                                                                                                                                    ; spi_clk      ; spi_clk     ; 0.000        ; 0.078      ; 0.874      ;
; 0.584 ; counter[3]                                                                                                                                                  ; param[1]                                                                                                                                                    ; spi_clk      ; spi_clk     ; 0.000        ; 0.078      ; 0.874      ;
; 0.601 ; counter[3]                                                                                                                                                  ; read_param                                                                                                                                                  ; spi_clk      ; spi_clk     ; 0.000        ; 0.078      ; 0.891      ;
; 0.604 ; ahb2ram:u_ahb2ram|usr_address[10]                                                                                                                           ; ahb2ram:u_ahb2ram|ram_two_port:u1_ram_two_port|altsyncram:altsyncram_component|altsyncram_1mf2:auto_generated|ram_block1a4~portb_address_reg0               ; spi_clk      ; spi_clk     ; 0.000        ; 0.377      ; 1.235      ;
; 0.634 ; ahb2ram:u_ahb2ram|usr_address_tmp1[0]                                                                                                                       ; ahb2ram:u_ahb2ram|usr_wren                                                                                                                                  ; spi_clk      ; spi_clk     ; 0.000        ; 0.078      ; 0.924      ;
; 0.644 ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[23]                                                   ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[22]                                                   ; spi_clk      ; spi_clk     ; 0.000        ; 0.079      ; 0.935      ;
; 0.644 ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[27]                                                   ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[26]                                                   ; spi_clk      ; spi_clk     ; 0.000        ; 0.079      ; 0.935      ;
; 0.645 ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[24]                                                   ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[23]                                                   ; spi_clk      ; spi_clk     ; 0.000        ; 0.079      ; 0.936      ;
; 0.645 ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[26]                                                   ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[25]                                                   ; spi_clk      ; spi_clk     ; 0.000        ; 0.079      ; 0.936      ;
; 0.645 ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe2a1[0]                                                   ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe2a0[0]                                                   ; spi_clk      ; spi_clk     ; 0.000        ; 0.078      ; 0.935      ;
; 0.649 ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[3]                                                    ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[2]                                                    ; spi_clk      ; spi_clk     ; 0.000        ; 0.079      ; 0.940      ;
; 0.650 ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[6]                                                    ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[5]                                                    ; spi_clk      ; spi_clk     ; 0.000        ; 0.079      ; 0.941      ;
; 0.650 ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|write_post_data_state                                        ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|write_load_state                                             ; spi_clk      ; spi_clk     ; 0.000        ; 0.078      ; 0.940      ;
; 0.650 ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[21]                                                   ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[20]                                                   ; spi_clk      ; spi_clk     ; 0.000        ; 0.079      ; 0.941      ;
; 0.651 ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[1]                                                    ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[0]                                                    ; spi_clk      ; spi_clk     ; 0.000        ; 0.079      ; 0.942      ;
; 0.651 ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[15]                                                   ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[14]                                                   ; spi_clk      ; spi_clk     ; 0.000        ; 0.079      ; 0.942      ;
; 0.651 ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[16]                                                   ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[15]                                                   ; spi_clk      ; spi_clk     ; 0.000        ; 0.079      ; 0.942      ;
; 0.653 ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[7]                                                    ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[6]                                                    ; spi_clk      ; spi_clk     ; 0.000        ; 0.079      ; 0.944      ;
; 0.653 ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[14]                                                   ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[13]                                                   ; spi_clk      ; spi_clk     ; 0.000        ; 0.079      ; 0.944      ;
; 0.654 ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[4]                                                    ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[3]                                                    ; spi_clk      ; spi_clk     ; 0.000        ; 0.079      ; 0.945      ;
; 0.654 ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[13]                                                   ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[12]                                                   ; spi_clk      ; spi_clk     ; 0.000        ; 0.079      ; 0.945      ;
; 0.661 ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|write_init_state                                             ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|idle_state                                                   ; spi_clk      ; spi_clk     ; 0.000        ; 0.079      ; 0.952      ;
; 0.668 ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[19]                                                   ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[18]                                                   ; spi_clk      ; spi_clk     ; 0.000        ; 0.079      ; 0.959      ;
; 0.669 ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[11]                                                   ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[10]                                                   ; spi_clk      ; spi_clk     ; 0.000        ; 0.079      ; 0.960      ;
; 0.677 ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|read_init_state                                              ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe2a1[0]                                                   ; spi_clk      ; spi_clk     ; 0.000        ; 0.078      ; 0.967      ;
; 0.689 ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[22]                                                   ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[21]                                                   ; spi_clk      ; spi_clk     ; 0.000        ; 0.079      ; 0.980      ;
; 0.692 ; counter[2]                                                                                                                                                  ; param[1]                                                                                                                                                    ; spi_clk      ; spi_clk     ; 0.000        ; 0.078      ; 0.982      ;
; 0.693 ; counter[2]                                                                                                                                                  ; read_param                                                                                                                                                  ; spi_clk      ; spi_clk     ; 0.000        ; 0.078      ; 0.983      ;
; 0.694 ; counter[2]                                                                                                                                                  ; param[0]                                                                                                                                                    ; spi_clk      ; spi_clk     ; 0.000        ; 0.078      ; 0.984      ;
; 0.697 ; read_source[1]                                                                                                                                              ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe1a1[0]                                                   ; spi_clk      ; spi_clk     ; 0.000        ; 0.078      ; 0.987      ;
; 0.697 ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|idle_state                                                   ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|write_init_state                                             ; spi_clk      ; spi_clk     ; 0.000        ; 0.079      ; 0.988      ;
; 0.700 ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[2]                                                    ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[1]                                                    ; spi_clk      ; spi_clk     ; 0.000        ; 0.079      ; 0.991      ;
; 0.711 ; ahb2ram:u_ahb2ram|usr_address_tmp1[0]                                                                                                                       ; ahb2ram:u_ahb2ram|usr_address[0]                                                                                                                            ; spi_clk      ; spi_clk     ; 0.000        ; 0.078      ; 1.001      ;
; 0.711 ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[10]                                                   ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[9]                                                    ; spi_clk      ; spi_clk     ; 0.000        ; 0.079      ; 1.002      ;
; 0.714 ; reconfig_cnt[3]                                                                                                                                             ; reconfig_cnt[0]                                                                                                                                             ; spi_clk      ; spi_clk     ; 0.000        ; 0.078      ; 1.004      ;
; 0.714 ; counter[2]                                                                                                                                                  ; counter[3]                                                                                                                                                  ; spi_clk      ; spi_clk     ; 0.000        ; 0.078      ; 1.004      ;
; 0.716 ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|idle_state                                                   ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe3a0[0]                                                   ; spi_clk      ; spi_clk     ; 0.000        ; 0.079      ; 1.007      ;
; 0.717 ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|idle_state                                                   ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe3a1[0]                                                   ; spi_clk      ; spi_clk     ; 0.000        ; 0.079      ; 1.008      ;
; 0.717 ; reconfig_cnt[3]                                                                                                                                             ; reconfig_cnt[1]                                                                                                                                             ; spi_clk      ; spi_clk     ; 0.000        ; 0.078      ; 1.007      ;
; 0.724 ; data_in[10]                                                                                                                                                 ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[10]                                                   ; spi_clk      ; spi_clk     ; 0.000        ; 0.079      ; 1.015      ;
; 0.734 ; write_param                                                                                                                                                 ; write_param_d                                                                                                                                               ; spi_clk      ; spi_clk     ; 0.000        ; 0.078      ; 1.024      ;
; 0.743 ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[28]                                                   ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[27]                                                   ; spi_clk      ; spi_clk     ; 0.000        ; 0.079      ; 1.034      ;
; 0.744 ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[25]                                                   ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[24]                                                   ; spi_clk      ; spi_clk     ; 0.000        ; 0.079      ; 1.035      ;
; 0.745 ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe3a1[0]                                                   ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe3a0[0]                                                   ; spi_clk      ; spi_clk     ; 0.000        ; 0.079      ; 1.036      ;
; 0.750 ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[5]                                                    ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[4]                                                    ; spi_clk      ; spi_clk     ; 0.000        ; 0.079      ; 1.041      ;
; 0.756 ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|lpm_counter:cntr5|cntr_paj:auto_generated|counter_reg_bit[2] ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|lpm_counter:cntr5|cntr_paj:auto_generated|counter_reg_bit[2] ; spi_clk      ; spi_clk     ; 0.000        ; 0.079      ; 1.047      ;
; 0.756 ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|lpm_counter:cntr5|cntr_paj:auto_generated|counter_reg_bit[3] ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|lpm_counter:cntr5|cntr_paj:auto_generated|counter_reg_bit[3] ; spi_clk      ; spi_clk     ; 0.000        ; 0.079      ; 1.047      ;
; 0.757 ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|lpm_counter:cntr5|cntr_paj:auto_generated|counter_reg_bit[4] ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|lpm_counter:cntr5|cntr_paj:auto_generated|counter_reg_bit[4] ; spi_clk      ; spi_clk     ; 0.000        ; 0.079      ; 1.048      ;
; 0.760 ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|write_init_state                                             ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe3a1[0]                                                   ; spi_clk      ; spi_clk     ; 0.000        ; 0.079      ; 1.051      ;
; 0.763 ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|lpm_counter:cntr5|cntr_paj:auto_generated|counter_reg_bit[1] ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|lpm_counter:cntr5|cntr_paj:auto_generated|counter_reg_bit[1] ; spi_clk      ; spi_clk     ; 0.000        ; 0.079      ; 1.054      ;
; 0.767 ; counter[0]                                                                                                                                                  ; counter[2]                                                                                                                                                  ; spi_clk      ; spi_clk     ; 0.000        ; 0.078      ; 1.057      ;
; 0.768 ; counter[0]                                                                                                                                                  ; counter[1]                                                                                                                                                  ; spi_clk      ; spi_clk     ; 0.000        ; 0.078      ; 1.058      ;
; 0.769 ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[9]                                                    ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[8]                                                    ; spi_clk      ; spi_clk     ; 0.000        ; 0.079      ; 1.060      ;
; 0.769 ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[17]                                                   ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[16]                                                   ; spi_clk      ; spi_clk     ; 0.000        ; 0.079      ; 1.060      ;
; 0.770 ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[12]                                                   ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[11]                                                   ; spi_clk      ; spi_clk     ; 0.000        ; 0.079      ; 1.061      ;
; 0.771 ; reconfig_d1                                                                                                                                                 ; reconfig                                                                                                                                                    ; spi_clk      ; spi_clk     ; 0.000        ; 0.078      ; 1.061      ;
; 0.772 ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|lpm_counter:cntr6|cntr_oaj:auto_generated|counter_reg_bit[1] ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|lpm_counter:cntr6|cntr_oaj:auto_generated|counter_reg_bit[1] ; spi_clk      ; spi_clk     ; 0.000        ; 0.079      ; 1.063      ;
; 0.774 ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|lpm_counter:cntr5|cntr_paj:auto_generated|counter_reg_bit[5] ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|lpm_counter:cntr5|cntr_paj:auto_generated|counter_reg_bit[5] ; spi_clk      ; spi_clk     ; 0.000        ; 0.079      ; 1.065      ;
; 0.774 ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|lpm_counter:cntr6|cntr_oaj:auto_generated|counter_reg_bit[3] ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|lpm_counter:cntr6|cntr_oaj:auto_generated|counter_reg_bit[3] ; spi_clk      ; spi_clk     ; 0.000        ; 0.079      ; 1.065      ;
; 0.776 ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|lpm_counter:cntr6|cntr_oaj:auto_generated|counter_reg_bit[2] ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|lpm_counter:cntr6|cntr_oaj:auto_generated|counter_reg_bit[2] ; spi_clk      ; spi_clk     ; 0.000        ; 0.079      ; 1.067      ;
; 0.778 ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|lpm_counter:cntr6|cntr_oaj:auto_generated|counter_reg_bit[4] ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|lpm_counter:cntr6|cntr_oaj:auto_generated|counter_reg_bit[4] ; spi_clk      ; spi_clk     ; 0.000        ; 0.079      ; 1.069      ;
; 0.781 ; counter[0]                                                                                                                                                  ; data_in[16]                                                                                                                                                 ; spi_clk      ; spi_clk     ; 0.000        ; 0.078      ; 1.071      ;
; 0.783 ; reconfig_d2                                                                                                                                                 ; reconfig                                                                                                                                                    ; spi_clk      ; spi_clk     ; 0.000        ; 0.078      ; 1.073      ;
; 0.783 ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|lpm_counter:cntr6|cntr_oaj:auto_generated|counter_reg_bit[0] ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|lpm_counter:cntr6|cntr_oaj:auto_generated|counter_reg_bit[0] ; spi_clk      ; spi_clk     ; 0.000        ; 0.079      ; 1.074      ;
; 0.786 ; ahb2ram:u_ahb2ram|usr_address[0]                                                                                                                            ; ahb2ram:u_ahb2ram|ram_two_port:u1_ram_two_port|altsyncram:altsyncram_component|altsyncram_1mf2:auto_generated|ram_block1a24~portb_address_reg0              ; spi_clk      ; spi_clk     ; 0.000        ; 0.407      ; 1.447      ;
; 0.786 ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|lpm_counter:cntr5|cntr_paj:auto_generated|counter_reg_bit[0] ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|lpm_counter:cntr5|cntr_paj:auto_generated|counter_reg_bit[0] ; spi_clk      ; spi_clk     ; 0.000        ; 0.079      ; 1.077      ;
; 0.790 ; data_in[21]                                                                                                                                                 ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[21]                                                   ; spi_clk      ; spi_clk     ; 0.000        ; 0.079      ; 1.081      ;
; 0.795 ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|write_data_state                                             ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|write_load_state                                             ; spi_clk      ; spi_clk     ; 0.000        ; 0.078      ; 1.085      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                             ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.455 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.746      ;
; 0.456 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.746      ;
; 0.468 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.758      ;
; 0.468 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.758      ;
; 0.468 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.758      ;
; 0.486 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.776      ;
; 0.487 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.777      ;
; 0.495 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.785      ;
; 0.495 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.785      ;
; 0.495 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.785      ;
; 0.502 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[17]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[16]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.793      ;
; 0.502 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[33]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[32]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.793      ;
; 0.502 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[14]                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[14]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.793      ;
; 0.502 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.792      ;
; 0.502 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.792      ;
; 0.503 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[11]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.794      ;
; 0.503 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[12]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[11]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.794      ;
; 0.503 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[16]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[15]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.794      ;
; 0.503 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[18]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[17]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.794      ;
; 0.503 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[19]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[18]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.794      ;
; 0.503 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.794      ;
; 0.503 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.794      ;
; 0.503 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.794      ;
; 0.503 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.794      ;
; 0.504 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[70]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[69]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.794      ;
; 0.504 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.794      ;
; 0.504 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[1]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.794      ;
; 0.504 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[15]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[14]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.795      ;
; 0.504 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[19]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[18]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.795      ;
; 0.504 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[12]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[11]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.794      ;
; 0.504 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[15]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[14]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.794      ;
; 0.504 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[25]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[24]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.795      ;
; 0.504 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[42]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[41]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.795      ;
; 0.504 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[9]                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[8]                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.794      ;
; 0.504 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.795      ;
; 0.504 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[9]                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.795      ;
; 0.505 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[56]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[55]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.795      ;
; 0.505 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[58]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[57]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.795      ;
; 0.505 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 0.794      ;
; 0.505 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 0.794      ;
; 0.505 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[14]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[13]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.795      ;
; 0.505 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[4]                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[3]                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.795      ;
; 0.505 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.795      ;
; 0.506 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[51]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[50]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.796      ;
; 0.506 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[68]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[67]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.796      ;
; 0.506 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[13]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[12]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.797      ;
; 0.506 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.796      ;
; 0.506 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[8]                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[7]                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.796      ;
; 0.507 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[7]                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[6]                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.797      ;
; 0.509 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[4]                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[3]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.800      ;
; 0.509 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[109] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[108] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.800      ;
; 0.510 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[123] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[122] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.801      ;
; 0.510 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[183] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[182] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.801      ;
; 0.510 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[196] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[195] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.801      ;
; 0.510 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[207] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[206] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.801      ;
; 0.510 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1]   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[0]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.801      ;
; 0.510 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[49]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[48]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.801      ;
; 0.510 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[82]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[81]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.801      ;
; 0.510 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[85]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[84]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.801      ;
; 0.510 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[96]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[95]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.801      ;
; 0.510 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[100] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[99]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.800      ;
; 0.510 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8]                                                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.800      ;
; 0.511 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[121] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[120] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.802      ;
; 0.511 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[124] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[123] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.802      ;
; 0.511 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[130] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[129] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.802      ;
; 0.511 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[139] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[138] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.801      ;
; 0.511 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[142] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[141] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.801      ;
; 0.511 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[151] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[150] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.801      ;
; 0.511 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[189] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[188] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.801      ;
; 0.511 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[208] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[207] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.802      ;
; 0.511 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.801      ;
; 0.511 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.801      ;
; 0.511 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[2]                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[1]                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.801      ;
; 0.511 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[51]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[50]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.802      ;
; 0.511 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[75]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[74]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.802      ;
; 0.511 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[79]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[78]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.802      ;
; 0.511 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[111] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[110] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.802      ;
; 0.511 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[117] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[116] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.802      ;
; 0.511 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[118] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[117] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.802      ;
; 0.511 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.802      ;
; 0.512 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[21]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[20]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.802      ;
; 0.512 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[22]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[21]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.802      ;
; 0.512 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[25]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[24]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.802      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk'                                                                                                                     ;
+-------+------------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                          ; To Node                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.455 ; reset_module:rst_mod|reset_init[5] ; reset_module:rst_mod|reset_init[5] ; clk          ; clk         ; 0.000        ; 0.079      ; 0.746      ;
; 0.467 ; heart_cnt[0]                       ; heart_cnt[0]                       ; clk          ; clk         ; 0.000        ; 0.079      ; 0.758      ;
; 0.467 ; reset_module:rst_mod|reset_init[0] ; reset_module:rst_mod|reset_init[0] ; clk          ; clk         ; 0.000        ; 0.079      ; 0.758      ;
; 0.510 ; heart_cnt[29]                      ; heart_cnt[29]                      ; clk          ; clk         ; 0.000        ; 0.079      ; 0.801      ;
; 0.739 ; reset_module:rst_mod|reset_init[2] ; reset_module:rst_mod|reset_init[2] ; clk          ; clk         ; 0.000        ; 0.079      ; 1.030      ;
; 0.741 ; reset_module:rst_mod|reset_init[4] ; reset_module:rst_mod|reset_init[4] ; clk          ; clk         ; 0.000        ; 0.079      ; 1.032      ;
; 0.743 ; reset_module:rst_mod|reset_init[3] ; reset_module:rst_mod|reset_init[3] ; clk          ; clk         ; 0.000        ; 0.079      ; 1.034      ;
; 0.747 ; heart_cnt[28]                      ; heart_cnt[28]                      ; clk          ; clk         ; 0.000        ; 0.079      ; 1.038      ;
; 0.747 ; reset_module:rst_mod|reset_init[5] ; reset_module:rst_mod|rst_n         ; clk          ; clk         ; 0.000        ; 0.079      ; 1.038      ;
; 0.749 ; heart_cnt[6]                       ; heart_cnt[6]                       ; clk          ; clk         ; 0.000        ; 0.078      ; 1.039      ;
; 0.749 ; heart_cnt[5]                       ; heart_cnt[5]                       ; clk          ; clk         ; 0.000        ; 0.078      ; 1.039      ;
; 0.760 ; reset_module:rst_mod|reset_init[1] ; reset_module:rst_mod|reset_init[1] ; clk          ; clk         ; 0.000        ; 0.079      ; 1.051      ;
; 0.760 ; reset_module:rst_mod|reset_init[0] ; reset_module:rst_mod|reset_init[1] ; clk          ; clk         ; 0.000        ; 0.079      ; 1.051      ;
; 0.763 ; heart_cnt[18]                      ; heart_cnt[18]                      ; clk          ; clk         ; 0.000        ; 0.079      ; 1.054      ;
; 0.763 ; heart_cnt[14]                      ; heart_cnt[14]                      ; clk          ; clk         ; 0.000        ; 0.078      ; 1.053      ;
; 0.764 ; heart_cnt[26]                      ; heart_cnt[26]                      ; clk          ; clk         ; 0.000        ; 0.079      ; 1.055      ;
; 0.764 ; heart_cnt[20]                      ; heart_cnt[20]                      ; clk          ; clk         ; 0.000        ; 0.079      ; 1.055      ;
; 0.764 ; heart_cnt[16]                      ; heart_cnt[16]                      ; clk          ; clk         ; 0.000        ; 0.079      ; 1.055      ;
; 0.764 ; heart_cnt[12]                      ; heart_cnt[12]                      ; clk          ; clk         ; 0.000        ; 0.078      ; 1.054      ;
; 0.764 ; heart_cnt[10]                      ; heart_cnt[10]                      ; clk          ; clk         ; 0.000        ; 0.078      ; 1.054      ;
; 0.764 ; heart_cnt[4]                       ; heart_cnt[4]                       ; clk          ; clk         ; 0.000        ; 0.078      ; 1.054      ;
; 0.764 ; heart_cnt[2]                       ; heart_cnt[2]                       ; clk          ; clk         ; 0.000        ; 0.078      ; 1.054      ;
; 0.766 ; heart_cnt[24]                      ; heart_cnt[24]                      ; clk          ; clk         ; 0.000        ; 0.079      ; 1.057      ;
; 0.766 ; heart_cnt[22]                      ; heart_cnt[22]                      ; clk          ; clk         ; 0.000        ; 0.079      ; 1.057      ;
; 0.766 ; heart_cnt[21]                      ; heart_cnt[21]                      ; clk          ; clk         ; 0.000        ; 0.079      ; 1.057      ;
; 0.766 ; heart_cnt[17]                      ; heart_cnt[17]                      ; clk          ; clk         ; 0.000        ; 0.079      ; 1.057      ;
; 0.766 ; heart_cnt[15]                      ; heart_cnt[15]                      ; clk          ; clk         ; 0.000        ; 0.079      ; 1.057      ;
; 0.766 ; heart_cnt[8]                       ; heart_cnt[8]                       ; clk          ; clk         ; 0.000        ; 0.078      ; 1.056      ;
; 0.767 ; heart_cnt[19]                      ; heart_cnt[19]                      ; clk          ; clk         ; 0.000        ; 0.079      ; 1.058      ;
; 0.767 ; heart_cnt[13]                      ; heart_cnt[13]                      ; clk          ; clk         ; 0.000        ; 0.078      ; 1.057      ;
; 0.767 ; heart_cnt[11]                      ; heart_cnt[11]                      ; clk          ; clk         ; 0.000        ; 0.078      ; 1.057      ;
; 0.767 ; heart_cnt[3]                       ; heart_cnt[3]                       ; clk          ; clk         ; 0.000        ; 0.078      ; 1.057      ;
; 0.768 ; heart_cnt[27]                      ; heart_cnt[27]                      ; clk          ; clk         ; 0.000        ; 0.079      ; 1.059      ;
; 0.768 ; heart_cnt[25]                      ; heart_cnt[25]                      ; clk          ; clk         ; 0.000        ; 0.079      ; 1.059      ;
; 0.768 ; heart_cnt[23]                      ; heart_cnt[23]                      ; clk          ; clk         ; 0.000        ; 0.079      ; 1.059      ;
; 0.768 ; heart_cnt[9]                       ; heart_cnt[9]                       ; clk          ; clk         ; 0.000        ; 0.078      ; 1.058      ;
; 0.768 ; heart_cnt[7]                       ; heart_cnt[7]                       ; clk          ; clk         ; 0.000        ; 0.078      ; 1.058      ;
; 0.784 ; heart_cnt[1]                       ; heart_cnt[1]                       ; clk          ; clk         ; 0.000        ; 0.078      ; 1.074      ;
; 1.094 ; reset_module:rst_mod|reset_init[2] ; reset_module:rst_mod|reset_init[3] ; clk          ; clk         ; 0.000        ; 0.079      ; 1.385      ;
; 1.102 ; heart_cnt[28]                      ; heart_cnt[29]                      ; clk          ; clk         ; 0.000        ; 0.079      ; 1.393      ;
; 1.102 ; reset_module:rst_mod|reset_init[1] ; reset_module:rst_mod|reset_init[2] ; clk          ; clk         ; 0.000        ; 0.079      ; 1.393      ;
; 1.103 ; heart_cnt[6]                       ; heart_cnt[7]                       ; clk          ; clk         ; 0.000        ; 0.078      ; 1.393      ;
; 1.103 ; reset_module:rst_mod|reset_init[0] ; reset_module:rst_mod|reset_init[2] ; clk          ; clk         ; 0.000        ; 0.079      ; 1.394      ;
; 1.104 ; reset_module:rst_mod|reset_init[3] ; reset_module:rst_mod|reset_init[4] ; clk          ; clk         ; 0.000        ; 0.079      ; 1.395      ;
; 1.110 ; heart_cnt[5]                       ; heart_cnt[6]                       ; clk          ; clk         ; 0.000        ; 0.078      ; 1.400      ;
; 1.111 ; reset_module:rst_mod|reset_init[1] ; reset_module:rst_mod|reset_init[3] ; clk          ; clk         ; 0.000        ; 0.079      ; 1.402      ;
; 1.112 ; reset_module:rst_mod|reset_init[0] ; reset_module:rst_mod|reset_init[3] ; clk          ; clk         ; 0.000        ; 0.079      ; 1.403      ;
; 1.118 ; heart_cnt[16]                      ; heart_cnt[17]                      ; clk          ; clk         ; 0.000        ; 0.079      ; 1.409      ;
; 1.118 ; heart_cnt[14]                      ; heart_cnt[15]                      ; clk          ; clk         ; 0.000        ; 0.078      ; 1.408      ;
; 1.118 ; heart_cnt[18]                      ; heart_cnt[19]                      ; clk          ; clk         ; 0.000        ; 0.079      ; 1.409      ;
; 1.119 ; heart_cnt[4]                       ; heart_cnt[5]                       ; clk          ; clk         ; 0.000        ; 0.078      ; 1.409      ;
; 1.119 ; heart_cnt[20]                      ; heart_cnt[21]                      ; clk          ; clk         ; 0.000        ; 0.079      ; 1.410      ;
; 1.119 ; heart_cnt[12]                      ; heart_cnt[13]                      ; clk          ; clk         ; 0.000        ; 0.078      ; 1.409      ;
; 1.119 ; heart_cnt[10]                      ; heart_cnt[11]                      ; clk          ; clk         ; 0.000        ; 0.078      ; 1.409      ;
; 1.119 ; heart_cnt[2]                       ; heart_cnt[3]                       ; clk          ; clk         ; 0.000        ; 0.078      ; 1.409      ;
; 1.119 ; heart_cnt[26]                      ; heart_cnt[27]                      ; clk          ; clk         ; 0.000        ; 0.079      ; 1.410      ;
; 1.119 ; heart_cnt[5]                       ; heart_cnt[7]                       ; clk          ; clk         ; 0.000        ; 0.078      ; 1.409      ;
; 1.120 ; heart_cnt[24]                      ; heart_cnt[25]                      ; clk          ; clk         ; 0.000        ; 0.079      ; 1.411      ;
; 1.120 ; heart_cnt[22]                      ; heart_cnt[23]                      ; clk          ; clk         ; 0.000        ; 0.079      ; 1.411      ;
; 1.120 ; heart_cnt[8]                       ; heart_cnt[9]                       ; clk          ; clk         ; 0.000        ; 0.078      ; 1.410      ;
; 1.127 ; heart_cnt[17]                      ; heart_cnt[18]                      ; clk          ; clk         ; 0.000        ; 0.079      ; 1.418      ;
; 1.127 ; heart_cnt[1]                       ; heart_cnt[2]                       ; clk          ; clk         ; 0.000        ; 0.078      ; 1.417      ;
; 1.127 ; heart_cnt[15]                      ; heart_cnt[16]                      ; clk          ; clk         ; 0.000        ; 0.079      ; 1.418      ;
; 1.127 ; heart_cnt[21]                      ; heart_cnt[22]                      ; clk          ; clk         ; 0.000        ; 0.079      ; 1.418      ;
; 1.128 ; heart_cnt[13]                      ; heart_cnt[14]                      ; clk          ; clk         ; 0.000        ; 0.078      ; 1.418      ;
; 1.128 ; heart_cnt[19]                      ; heart_cnt[20]                      ; clk          ; clk         ; 0.000        ; 0.079      ; 1.419      ;
; 1.128 ; heart_cnt[11]                      ; heart_cnt[12]                      ; clk          ; clk         ; 0.000        ; 0.078      ; 1.418      ;
; 1.128 ; heart_cnt[3]                       ; heart_cnt[4]                       ; clk          ; clk         ; 0.000        ; 0.078      ; 1.418      ;
; 1.129 ; heart_cnt[27]                      ; heart_cnt[28]                      ; clk          ; clk         ; 0.000        ; 0.079      ; 1.420      ;
; 1.129 ; heart_cnt[25]                      ; heart_cnt[26]                      ; clk          ; clk         ; 0.000        ; 0.079      ; 1.420      ;
; 1.129 ; heart_cnt[9]                       ; heart_cnt[10]                      ; clk          ; clk         ; 0.000        ; 0.078      ; 1.419      ;
; 1.129 ; heart_cnt[23]                      ; heart_cnt[24]                      ; clk          ; clk         ; 0.000        ; 0.079      ; 1.420      ;
; 1.129 ; heart_cnt[7]                       ; heart_cnt[8]                       ; clk          ; clk         ; 0.000        ; 0.078      ; 1.419      ;
; 1.136 ; heart_cnt[15]                      ; heart_cnt[17]                      ; clk          ; clk         ; 0.000        ; 0.079      ; 1.427      ;
; 1.136 ; heart_cnt[17]                      ; heart_cnt[19]                      ; clk          ; clk         ; 0.000        ; 0.079      ; 1.427      ;
; 1.136 ; heart_cnt[1]                       ; heart_cnt[3]                       ; clk          ; clk         ; 0.000        ; 0.078      ; 1.426      ;
; 1.136 ; heart_cnt[21]                      ; heart_cnt[23]                      ; clk          ; clk         ; 0.000        ; 0.079      ; 1.427      ;
; 1.137 ; heart_cnt[13]                      ; heart_cnt[15]                      ; clk          ; clk         ; 0.000        ; 0.078      ; 1.427      ;
; 1.137 ; heart_cnt[3]                       ; heart_cnt[5]                       ; clk          ; clk         ; 0.000        ; 0.078      ; 1.427      ;
; 1.137 ; heart_cnt[19]                      ; heart_cnt[21]                      ; clk          ; clk         ; 0.000        ; 0.079      ; 1.428      ;
; 1.137 ; heart_cnt[11]                      ; heart_cnt[13]                      ; clk          ; clk         ; 0.000        ; 0.078      ; 1.427      ;
; 1.138 ; heart_cnt[27]                      ; heart_cnt[29]                      ; clk          ; clk         ; 0.000        ; 0.079      ; 1.429      ;
; 1.138 ; heart_cnt[9]                       ; heart_cnt[11]                      ; clk          ; clk         ; 0.000        ; 0.078      ; 1.428      ;
; 1.138 ; heart_cnt[25]                      ; heart_cnt[27]                      ; clk          ; clk         ; 0.000        ; 0.079      ; 1.429      ;
; 1.138 ; heart_cnt[23]                      ; heart_cnt[25]                      ; clk          ; clk         ; 0.000        ; 0.079      ; 1.429      ;
; 1.138 ; heart_cnt[7]                       ; heart_cnt[9]                       ; clk          ; clk         ; 0.000        ; 0.078      ; 1.428      ;
; 1.210 ; reset_module:rst_mod|reset_init[5] ; reset_module:rst_mod|reset_init[4] ; clk          ; clk         ; 0.000        ; 0.079      ; 1.501      ;
; 1.210 ; reset_module:rst_mod|reset_init[5] ; reset_module:rst_mod|reset_init[3] ; clk          ; clk         ; 0.000        ; 0.079      ; 1.501      ;
; 1.210 ; reset_module:rst_mod|reset_init[5] ; reset_module:rst_mod|reset_init[2] ; clk          ; clk         ; 0.000        ; 0.079      ; 1.501      ;
; 1.210 ; reset_module:rst_mod|reset_init[5] ; reset_module:rst_mod|reset_init[1] ; clk          ; clk         ; 0.000        ; 0.079      ; 1.501      ;
; 1.210 ; reset_module:rst_mod|reset_init[5] ; reset_module:rst_mod|reset_init[0] ; clk          ; clk         ; 0.000        ; 0.079      ; 1.501      ;
; 1.225 ; reset_module:rst_mod|reset_init[2] ; reset_module:rst_mod|reset_init[4] ; clk          ; clk         ; 0.000        ; 0.079      ; 1.516      ;
; 1.234 ; heart_cnt[6]                       ; heart_cnt[8]                       ; clk          ; clk         ; 0.000        ; 0.078      ; 1.524      ;
; 1.237 ; heart_cnt[0]                       ; heart_cnt[1]                       ; clk          ; clk         ; 0.000        ; 0.080      ; 1.529      ;
; 1.242 ; reset_module:rst_mod|reset_init[1] ; reset_module:rst_mod|reset_init[4] ; clk          ; clk         ; 0.000        ; 0.079      ; 1.533      ;
; 1.243 ; heart_cnt[6]                       ; heart_cnt[9]                       ; clk          ; clk         ; 0.000        ; 0.078      ; 1.533      ;
; 1.243 ; reset_module:rst_mod|reset_init[0] ; reset_module:rst_mod|reset_init[4] ; clk          ; clk         ; 0.000        ; 0.079      ; 1.534      ;
; 1.249 ; heart_cnt[16]                      ; heart_cnt[18]                      ; clk          ; clk         ; 0.000        ; 0.079      ; 1.540      ;
; 1.249 ; heart_cnt[14]                      ; heart_cnt[16]                      ; clk          ; clk         ; 0.000        ; 0.078      ; 1.539      ;
; 1.249 ; heart_cnt[18]                      ; heart_cnt[20]                      ; clk          ; clk         ; 0.000        ; 0.079      ; 1.540      ;
+-------+------------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'cpu_clk'                                                                                                    ;
+--------+----------------------------+----------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                  ; To Node                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------+----------------------------------+--------------+-------------+--------------+------------+------------+
; 12.595 ; reset_module:rst_mod|rst_n ; ahb2ram:u_ahb2ram|hrdata[12]     ; clk          ; cpu_clk     ; 20.000       ; -2.582     ; 4.759      ;
; 12.595 ; reset_module:rst_mod|rst_n ; ahb2ram:u_ahb2ram|hrdata[13]     ; clk          ; cpu_clk     ; 20.000       ; -2.582     ; 4.759      ;
; 12.595 ; reset_module:rst_mod|rst_n ; ahb2ram:u_ahb2ram|hrdata[14]     ; clk          ; cpu_clk     ; 20.000       ; -2.582     ; 4.759      ;
; 12.595 ; reset_module:rst_mod|rst_n ; ahb2ram:u_ahb2ram|hrdata[15]     ; clk          ; cpu_clk     ; 20.000       ; -2.582     ; 4.759      ;
; 12.596 ; reset_module:rst_mod|rst_n ; ahb2ram:u_ahb2ram|hrdata[8]      ; clk          ; cpu_clk     ; 20.000       ; -2.581     ; 4.759      ;
; 12.596 ; reset_module:rst_mod|rst_n ; ahb2ram:u_ahb2ram|hrdata[9]      ; clk          ; cpu_clk     ; 20.000       ; -2.581     ; 4.759      ;
; 12.596 ; reset_module:rst_mod|rst_n ; ahb2ram:u_ahb2ram|hrdata[10]     ; clk          ; cpu_clk     ; 20.000       ; -2.581     ; 4.759      ;
; 12.596 ; reset_module:rst_mod|rst_n ; ahb2ram:u_ahb2ram|hrdata[11]     ; clk          ; cpu_clk     ; 20.000       ; -2.581     ; 4.759      ;
; 12.598 ; reset_module:rst_mod|rst_n ; ahb2ram:u_ahb2ram|hrdata[16]     ; clk          ; cpu_clk     ; 20.000       ; -2.580     ; 4.758      ;
; 12.598 ; reset_module:rst_mod|rst_n ; ahb2ram:u_ahb2ram|hrdata[17]     ; clk          ; cpu_clk     ; 20.000       ; -2.580     ; 4.758      ;
; 12.598 ; reset_module:rst_mod|rst_n ; ahb2ram:u_ahb2ram|hrdata[18]     ; clk          ; cpu_clk     ; 20.000       ; -2.580     ; 4.758      ;
; 12.598 ; reset_module:rst_mod|rst_n ; ahb2ram:u_ahb2ram|hrdata[19]     ; clk          ; cpu_clk     ; 20.000       ; -2.580     ; 4.758      ;
; 12.610 ; reset_module:rst_mod|rst_n ; ahb2ram:u_ahb2ram|hrdata[20]     ; clk          ; cpu_clk     ; 20.000       ; -2.569     ; 4.757      ;
; 12.610 ; reset_module:rst_mod|rst_n ; ahb2ram:u_ahb2ram|hrdata[21]     ; clk          ; cpu_clk     ; 20.000       ; -2.569     ; 4.757      ;
; 12.610 ; reset_module:rst_mod|rst_n ; ahb2ram:u_ahb2ram|hrdata[22]     ; clk          ; cpu_clk     ; 20.000       ; -2.569     ; 4.757      ;
; 12.610 ; reset_module:rst_mod|rst_n ; ahb2ram:u_ahb2ram|hrdata[23]     ; clk          ; cpu_clk     ; 20.000       ; -2.569     ; 4.757      ;
; 12.611 ; reset_module:rst_mod|rst_n ; ahb2ram:u_ahb2ram|hrdata[24]     ; clk          ; cpu_clk     ; 20.000       ; -2.570     ; 4.755      ;
; 12.611 ; reset_module:rst_mod|rst_n ; ahb2ram:u_ahb2ram|hrdata[25]     ; clk          ; cpu_clk     ; 20.000       ; -2.570     ; 4.755      ;
; 12.611 ; reset_module:rst_mod|rst_n ; ahb2ram:u_ahb2ram|hrdata[26]     ; clk          ; cpu_clk     ; 20.000       ; -2.570     ; 4.755      ;
; 12.611 ; reset_module:rst_mod|rst_n ; ahb2ram:u_ahb2ram|hrdata[27]     ; clk          ; cpu_clk     ; 20.000       ; -2.570     ; 4.755      ;
; 12.612 ; reset_module:rst_mod|rst_n ; ahb2ram:u_ahb2ram|hrdata[0]      ; clk          ; cpu_clk     ; 20.000       ; -2.568     ; 4.756      ;
; 12.612 ; reset_module:rst_mod|rst_n ; ahb2ram:u_ahb2ram|hrdata[1]      ; clk          ; cpu_clk     ; 20.000       ; -2.568     ; 4.756      ;
; 12.612 ; reset_module:rst_mod|rst_n ; ahb2ram:u_ahb2ram|hrdata[2]      ; clk          ; cpu_clk     ; 20.000       ; -2.568     ; 4.756      ;
; 12.612 ; reset_module:rst_mod|rst_n ; ahb2ram:u_ahb2ram|hrdata[3]      ; clk          ; cpu_clk     ; 20.000       ; -2.568     ; 4.756      ;
; 12.613 ; reset_module:rst_mod|rst_n ; ahb2ram:u_ahb2ram|hrdata[28]     ; clk          ; cpu_clk     ; 20.000       ; -2.572     ; 4.751      ;
; 12.613 ; reset_module:rst_mod|rst_n ; ahb2ram:u_ahb2ram|hrdata[29]     ; clk          ; cpu_clk     ; 20.000       ; -2.572     ; 4.751      ;
; 12.613 ; reset_module:rst_mod|rst_n ; ahb2ram:u_ahb2ram|hrdata[30]     ; clk          ; cpu_clk     ; 20.000       ; -2.572     ; 4.751      ;
; 12.613 ; reset_module:rst_mod|rst_n ; ahb2ram:u_ahb2ram|hrdata[31]     ; clk          ; cpu_clk     ; 20.000       ; -2.572     ; 4.751      ;
; 12.626 ; reset_module:rst_mod|rst_n ; ahb2ram:u_ahb2ram|hrdata[4]      ; clk          ; cpu_clk     ; 20.000       ; -2.571     ; 4.739      ;
; 12.626 ; reset_module:rst_mod|rst_n ; ahb2ram:u_ahb2ram|hrdata[5]      ; clk          ; cpu_clk     ; 20.000       ; -2.571     ; 4.739      ;
; 12.626 ; reset_module:rst_mod|rst_n ; ahb2ram:u_ahb2ram|hrdata[6]      ; clk          ; cpu_clk     ; 20.000       ; -2.571     ; 4.739      ;
; 12.626 ; reset_module:rst_mod|rst_n ; ahb2ram:u_ahb2ram|hrdata[7]      ; clk          ; cpu_clk     ; 20.000       ; -2.571     ; 4.739      ;
; 12.818 ; reset_module:rst_mod|rst_n ; ahb2ram:u_ahb2ram|rd_en_d1       ; clk          ; cpu_clk     ; 20.000       ; -2.931     ; 4.272      ;
; 12.818 ; reset_module:rst_mod|rst_n ; ahb2ram:u_ahb2ram|rd_en_d2       ; clk          ; cpu_clk     ; 20.000       ; -2.931     ; 4.272      ;
; 12.818 ; reset_module:rst_mod|rst_n ; ahb2ram:u_ahb2ram|rd_en_d3       ; clk          ; cpu_clk     ; 20.000       ; -2.931     ; 4.272      ;
; 12.818 ; reset_module:rst_mod|rst_n ; ahb2ram:u_ahb2ram|hready_out     ; clk          ; cpu_clk     ; 20.000       ; -2.931     ; 4.272      ;
; 12.818 ; reset_module:rst_mod|rst_n ; ahb2ram:u_ahb2ram|ram_wren       ; clk          ; cpu_clk     ; 20.000       ; -2.931     ; 4.272      ;
; 12.818 ; reset_module:rst_mod|rst_n ; ahb2ram:u_ahb2ram|byteena[0]     ; clk          ; cpu_clk     ; 20.000       ; -2.931     ; 4.272      ;
; 12.818 ; reset_module:rst_mod|rst_n ; ahb2ram:u_ahb2ram|byteena[1]     ; clk          ; cpu_clk     ; 20.000       ; -2.931     ; 4.272      ;
; 12.818 ; reset_module:rst_mod|rst_n ; ahb2ram:u_ahb2ram|byteena[2]     ; clk          ; cpu_clk     ; 20.000       ; -2.931     ; 4.272      ;
; 12.818 ; reset_module:rst_mod|rst_n ; ahb2ram:u_ahb2ram|byteena[3]     ; clk          ; cpu_clk     ; 20.000       ; -2.931     ; 4.272      ;
; 12.827 ; reset_module:rst_mod|rst_n ; printer_io:printer_io|io_reg[0]  ; clk          ; cpu_clk     ; 20.000       ; -2.927     ; 4.267      ;
; 12.827 ; reset_module:rst_mod|rst_n ; printer_io:printer_io|io_reg[3]  ; clk          ; cpu_clk     ; 20.000       ; -2.926     ; 4.268      ;
; 12.827 ; reset_module:rst_mod|rst_n ; printer_io:printer_io|io_reg[4]  ; clk          ; cpu_clk     ; 20.000       ; -2.926     ; 4.268      ;
; 12.827 ; reset_module:rst_mod|rst_n ; printer_io:printer_io|io_reg[7]  ; clk          ; cpu_clk     ; 20.000       ; -2.925     ; 4.269      ;
; 12.827 ; reset_module:rst_mod|rst_n ; printer_io:printer_io|io_reg[8]  ; clk          ; cpu_clk     ; 20.000       ; -2.925     ; 4.269      ;
; 12.827 ; reset_module:rst_mod|rst_n ; printer_io:printer_io|io_reg[10] ; clk          ; cpu_clk     ; 20.000       ; -2.925     ; 4.269      ;
; 12.827 ; reset_module:rst_mod|rst_n ; printer_io:printer_io|io_reg[12] ; clk          ; cpu_clk     ; 20.000       ; -2.925     ; 4.269      ;
; 12.827 ; reset_module:rst_mod|rst_n ; printer_io:printer_io|io_reg[14] ; clk          ; cpu_clk     ; 20.000       ; -2.926     ; 4.268      ;
; 12.827 ; reset_module:rst_mod|rst_n ; printer_io:printer_io|io_reg[16] ; clk          ; cpu_clk     ; 20.000       ; -2.927     ; 4.267      ;
; 12.827 ; reset_module:rst_mod|rst_n ; printer_io:printer_io|io_reg[28] ; clk          ; cpu_clk     ; 20.000       ; -2.926     ; 4.268      ;
; 12.828 ; reset_module:rst_mod|rst_n ; printer_io:printer_io|io_reg[5]  ; clk          ; cpu_clk     ; 20.000       ; -2.925     ; 4.268      ;
; 12.828 ; reset_module:rst_mod|rst_n ; printer_io:printer_io|io_reg[6]  ; clk          ; cpu_clk     ; 20.000       ; -2.925     ; 4.268      ;
; 12.828 ; reset_module:rst_mod|rst_n ; printer_io:printer_io|io_reg[15] ; clk          ; cpu_clk     ; 20.000       ; -2.925     ; 4.268      ;
; 12.828 ; reset_module:rst_mod|rst_n ; printer_io:printer_io|io_reg[17] ; clk          ; cpu_clk     ; 20.000       ; -2.926     ; 4.267      ;
; 12.828 ; reset_module:rst_mod|rst_n ; printer_io:printer_io|io_reg[18] ; clk          ; cpu_clk     ; 20.000       ; -2.925     ; 4.268      ;
; 12.828 ; reset_module:rst_mod|rst_n ; printer_io:printer_io|io_reg[19] ; clk          ; cpu_clk     ; 20.000       ; -2.925     ; 4.268      ;
; 12.828 ; reset_module:rst_mod|rst_n ; printer_io:printer_io|io_reg[20] ; clk          ; cpu_clk     ; 20.000       ; -2.926     ; 4.267      ;
; 12.828 ; reset_module:rst_mod|rst_n ; printer_io:printer_io|io_reg[21] ; clk          ; cpu_clk     ; 20.000       ; -2.926     ; 4.267      ;
; 12.828 ; reset_module:rst_mod|rst_n ; printer_io:printer_io|io_reg[22] ; clk          ; cpu_clk     ; 20.000       ; -2.926     ; 4.267      ;
; 12.828 ; reset_module:rst_mod|rst_n ; printer_io:printer_io|io_reg[23] ; clk          ; cpu_clk     ; 20.000       ; -2.926     ; 4.267      ;
; 12.828 ; reset_module:rst_mod|rst_n ; printer_io:printer_io|io_reg[24] ; clk          ; cpu_clk     ; 20.000       ; -2.925     ; 4.268      ;
; 12.828 ; reset_module:rst_mod|rst_n ; printer_io:printer_io|io_reg[25] ; clk          ; cpu_clk     ; 20.000       ; -2.925     ; 4.268      ;
; 12.828 ; reset_module:rst_mod|rst_n ; printer_io:printer_io|io_reg[26] ; clk          ; cpu_clk     ; 20.000       ; -2.925     ; 4.268      ;
; 12.828 ; reset_module:rst_mod|rst_n ; printer_io:printer_io|io_reg[27] ; clk          ; cpu_clk     ; 20.000       ; -2.926     ; 4.267      ;
; 12.828 ; reset_module:rst_mod|rst_n ; printer_io:printer_io|io_reg[29] ; clk          ; cpu_clk     ; 20.000       ; -2.926     ; 4.267      ;
; 12.828 ; reset_module:rst_mod|rst_n ; printer_io:printer_io|io_reg[30] ; clk          ; cpu_clk     ; 20.000       ; -2.925     ; 4.268      ;
; 12.832 ; reset_module:rst_mod|rst_n ; ahb2ram:u_ahb2ram|ram_addr[0]    ; clk          ; cpu_clk     ; 20.000       ; -2.918     ; 4.271      ;
; 12.832 ; reset_module:rst_mod|rst_n ; ahb2ram:u_ahb2ram|ram_addr[1]    ; clk          ; cpu_clk     ; 20.000       ; -2.918     ; 4.271      ;
; 12.832 ; reset_module:rst_mod|rst_n ; ahb2ram:u_ahb2ram|ram_addr[2]    ; clk          ; cpu_clk     ; 20.000       ; -2.918     ; 4.271      ;
; 12.832 ; reset_module:rst_mod|rst_n ; ahb2ram:u_ahb2ram|ram_addr[3]    ; clk          ; cpu_clk     ; 20.000       ; -2.918     ; 4.271      ;
; 12.832 ; reset_module:rst_mod|rst_n ; ahb2ram:u_ahb2ram|ram_addr[4]    ; clk          ; cpu_clk     ; 20.000       ; -2.918     ; 4.271      ;
; 12.832 ; reset_module:rst_mod|rst_n ; ahb2ram:u_ahb2ram|ram_addr[5]    ; clk          ; cpu_clk     ; 20.000       ; -2.918     ; 4.271      ;
; 12.832 ; reset_module:rst_mod|rst_n ; ahb2ram:u_ahb2ram|ram_addr[6]    ; clk          ; cpu_clk     ; 20.000       ; -2.918     ; 4.271      ;
; 12.832 ; reset_module:rst_mod|rst_n ; ahb2ram:u_ahb2ram|ram_addr[7]    ; clk          ; cpu_clk     ; 20.000       ; -2.918     ; 4.271      ;
; 12.832 ; reset_module:rst_mod|rst_n ; ahb2ram:u_ahb2ram|ram_addr[8]    ; clk          ; cpu_clk     ; 20.000       ; -2.918     ; 4.271      ;
; 12.832 ; reset_module:rst_mod|rst_n ; ahb2ram:u_ahb2ram|ram_addr[9]    ; clk          ; cpu_clk     ; 20.000       ; -2.918     ; 4.271      ;
; 12.832 ; reset_module:rst_mod|rst_n ; ahb2ram:u_ahb2ram|ram_addr[10]   ; clk          ; cpu_clk     ; 20.000       ; -2.918     ; 4.271      ;
; 12.841 ; reset_module:rst_mod|rst_n ; printer_io:printer_io|io_reg[1]  ; clk          ; cpu_clk     ; 20.000       ; -2.915     ; 4.265      ;
; 12.841 ; reset_module:rst_mod|rst_n ; printer_io:printer_io|io_reg[2]  ; clk          ; cpu_clk     ; 20.000       ; -2.915     ; 4.265      ;
; 12.841 ; reset_module:rst_mod|rst_n ; printer_io:printer_io|io_reg[9]  ; clk          ; cpu_clk     ; 20.000       ; -2.913     ; 4.267      ;
; 12.841 ; reset_module:rst_mod|rst_n ; printer_io:printer_io|io_reg[11] ; clk          ; cpu_clk     ; 20.000       ; -2.915     ; 4.265      ;
; 12.846 ; reset_module:rst_mod|rst_n ; printer_io:printer_io|io_reg[13] ; clk          ; cpu_clk     ; 20.000       ; -2.916     ; 4.259      ;
+--------+----------------------------+----------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'spi_clk'                                                                                                                                                                                                                               ;
+--------+----------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                  ; To Node                                                                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 12.825 ; reset_module:rst_mod|rst_n ; data_in[18]                                                                                                                                                 ; clk          ; spi_clk     ; 20.000       ; -2.938     ; 4.258      ;
; 12.826 ; reset_module:rst_mod|rst_n ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|write_wait_state                                             ; clk          ; spi_clk     ; 20.000       ; -2.923     ; 4.272      ;
; 12.826 ; reset_module:rst_mod|rst_n ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|write_init_state                                             ; clk          ; spi_clk     ; 20.000       ; -2.923     ; 4.272      ;
; 12.826 ; reset_module:rst_mod|rst_n ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe3a1[0]                                                   ; clk          ; spi_clk     ; 20.000       ; -2.923     ; 4.272      ;
; 12.826 ; reset_module:rst_mod|rst_n ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe3a0[0]                                                   ; clk          ; spi_clk     ; 20.000       ; -2.923     ; 4.272      ;
; 12.826 ; reset_module:rst_mod|rst_n ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|lpm_counter:cntr5|cntr_paj:auto_generated|counter_reg_bit[0] ; clk          ; spi_clk     ; 20.000       ; -2.924     ; 4.271      ;
; 12.826 ; reset_module:rst_mod|rst_n ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|lpm_counter:cntr5|cntr_paj:auto_generated|counter_reg_bit[2] ; clk          ; spi_clk     ; 20.000       ; -2.924     ; 4.271      ;
; 12.826 ; reset_module:rst_mod|rst_n ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|lpm_counter:cntr5|cntr_paj:auto_generated|counter_reg_bit[3] ; clk          ; spi_clk     ; 20.000       ; -2.924     ; 4.271      ;
; 12.826 ; reset_module:rst_mod|rst_n ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|lpm_counter:cntr5|cntr_paj:auto_generated|counter_reg_bit[4] ; clk          ; spi_clk     ; 20.000       ; -2.924     ; 4.271      ;
; 12.826 ; reset_module:rst_mod|rst_n ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|lpm_counter:cntr5|cntr_paj:auto_generated|counter_reg_bit[5] ; clk          ; spi_clk     ; 20.000       ; -2.924     ; 4.271      ;
; 12.826 ; reset_module:rst_mod|rst_n ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|write_init_counter_state                                     ; clk          ; spi_clk     ; 20.000       ; -2.923     ; 4.272      ;
; 12.826 ; reset_module:rst_mod|rst_n ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|read_init_counter_state                                      ; clk          ; spi_clk     ; 20.000       ; -2.923     ; 4.272      ;
; 12.826 ; reset_module:rst_mod|rst_n ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|lpm_counter:cntr5|cntr_paj:auto_generated|counter_reg_bit[1] ; clk          ; spi_clk     ; 20.000       ; -2.924     ; 4.271      ;
; 12.826 ; reset_module:rst_mod|rst_n ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|lpm_counter:cntr6|cntr_oaj:auto_generated|counter_reg_bit[1] ; clk          ; spi_clk     ; 20.000       ; -2.923     ; 4.272      ;
; 12.826 ; reset_module:rst_mod|rst_n ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|lpm_counter:cntr6|cntr_oaj:auto_generated|counter_reg_bit[2] ; clk          ; spi_clk     ; 20.000       ; -2.923     ; 4.272      ;
; 12.826 ; reset_module:rst_mod|rst_n ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|lpm_counter:cntr6|cntr_oaj:auto_generated|counter_reg_bit[3] ; clk          ; spi_clk     ; 20.000       ; -2.923     ; 4.272      ;
; 12.826 ; reset_module:rst_mod|rst_n ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|lpm_counter:cntr6|cntr_oaj:auto_generated|counter_reg_bit[4] ; clk          ; spi_clk     ; 20.000       ; -2.923     ; 4.272      ;
; 12.826 ; reset_module:rst_mod|rst_n ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|lpm_counter:cntr6|cntr_oaj:auto_generated|counter_reg_bit[0] ; clk          ; spi_clk     ; 20.000       ; -2.923     ; 4.272      ;
; 12.826 ; reset_module:rst_mod|rst_n ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|write_source_update_state                                    ; clk          ; spi_clk     ; 20.000       ; -2.923     ; 4.272      ;
; 12.826 ; reset_module:rst_mod|rst_n ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|idle_state                                                   ; clk          ; spi_clk     ; 20.000       ; -2.923     ; 4.272      ;
; 12.826 ; reset_module:rst_mod|rst_n ; read_param_d                                                                                                                                                ; clk          ; spi_clk     ; 20.000       ; -2.923     ; 4.272      ;
; 12.826 ; reset_module:rst_mod|rst_n ; data_in[7]                                                                                                                                                  ; clk          ; spi_clk     ; 20.000       ; -2.923     ; 4.272      ;
; 12.826 ; reset_module:rst_mod|rst_n ; data_in[10]                                                                                                                                                 ; clk          ; spi_clk     ; 20.000       ; -2.922     ; 4.273      ;
; 12.826 ; reset_module:rst_mod|rst_n ; data_in[11]                                                                                                                                                 ; clk          ; spi_clk     ; 20.000       ; -2.921     ; 4.274      ;
; 12.826 ; reset_module:rst_mod|rst_n ; data_in[12]                                                                                                                                                 ; clk          ; spi_clk     ; 20.000       ; -2.923     ; 4.272      ;
; 12.826 ; reset_module:rst_mod|rst_n ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[19]                                                   ; clk          ; spi_clk     ; 20.000       ; -2.922     ; 4.273      ;
; 12.826 ; reset_module:rst_mod|rst_n ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[18]                                                   ; clk          ; spi_clk     ; 20.000       ; -2.922     ; 4.273      ;
; 12.826 ; reset_module:rst_mod|rst_n ; data_in[17]                                                                                                                                                 ; clk          ; spi_clk     ; 20.000       ; -2.922     ; 4.273      ;
; 12.826 ; reset_module:rst_mod|rst_n ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[17]                                                   ; clk          ; spi_clk     ; 20.000       ; -2.922     ; 4.273      ;
; 12.826 ; reset_module:rst_mod|rst_n ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[16]                                                   ; clk          ; spi_clk     ; 20.000       ; -2.922     ; 4.273      ;
; 12.826 ; reset_module:rst_mod|rst_n ; data_in[15]                                                                                                                                                 ; clk          ; spi_clk     ; 20.000       ; -2.921     ; 4.274      ;
; 12.826 ; reset_module:rst_mod|rst_n ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[15]                                                   ; clk          ; spi_clk     ; 20.000       ; -2.922     ; 4.273      ;
; 12.826 ; reset_module:rst_mod|rst_n ; data_in[14]                                                                                                                                                 ; clk          ; spi_clk     ; 20.000       ; -2.922     ; 4.273      ;
; 12.826 ; reset_module:rst_mod|rst_n ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[14]                                                   ; clk          ; spi_clk     ; 20.000       ; -2.922     ; 4.273      ;
; 12.826 ; reset_module:rst_mod|rst_n ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[13]                                                   ; clk          ; spi_clk     ; 20.000       ; -2.922     ; 4.273      ;
; 12.826 ; reset_module:rst_mod|rst_n ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[12]                                                   ; clk          ; spi_clk     ; 20.000       ; -2.922     ; 4.273      ;
; 12.826 ; reset_module:rst_mod|rst_n ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[11]                                                   ; clk          ; spi_clk     ; 20.000       ; -2.922     ; 4.273      ;
; 12.826 ; reset_module:rst_mod|rst_n ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[10]                                                   ; clk          ; spi_clk     ; 20.000       ; -2.922     ; 4.273      ;
; 12.826 ; reset_module:rst_mod|rst_n ; data_in[9]                                                                                                                                                  ; clk          ; spi_clk     ; 20.000       ; -2.921     ; 4.274      ;
; 12.826 ; reset_module:rst_mod|rst_n ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[9]                                                    ; clk          ; spi_clk     ; 20.000       ; -2.922     ; 4.273      ;
; 12.826 ; reset_module:rst_mod|rst_n ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[8]                                                    ; clk          ; spi_clk     ; 20.000       ; -2.922     ; 4.273      ;
; 12.826 ; reset_module:rst_mod|rst_n ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|idle_write_wait                                              ; clk          ; spi_clk     ; 20.000       ; -2.923     ; 4.272      ;
; 12.826 ; reset_module:rst_mod|rst_n ; ahb2ram:u_ahb2ram|usr_address_tmp1[9]                                                                                                                       ; clk          ; spi_clk     ; 20.000       ; -2.921     ; 4.274      ;
; 12.826 ; reset_module:rst_mod|rst_n ; ahb2ram:u_ahb2ram|usr_address[9]                                                                                                                            ; clk          ; spi_clk     ; 20.000       ; -2.921     ; 4.274      ;
; 12.827 ; reset_module:rst_mod|rst_n ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|write_pre_data_state                                         ; clk          ; spi_clk     ; 20.000       ; -2.923     ; 4.271      ;
; 12.827 ; reset_module:rst_mod|rst_n ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|write_data_state                                             ; clk          ; spi_clk     ; 20.000       ; -2.923     ; 4.271      ;
; 12.827 ; reset_module:rst_mod|rst_n ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|read_pre_data_state                                          ; clk          ; spi_clk     ; 20.000       ; -2.923     ; 4.271      ;
; 12.827 ; reset_module:rst_mod|rst_n ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|read_data_state                                              ; clk          ; spi_clk     ; 20.000       ; -2.923     ; 4.271      ;
; 12.827 ; reset_module:rst_mod|rst_n ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|read_post_state                                              ; clk          ; spi_clk     ; 20.000       ; -2.923     ; 4.271      ;
; 12.827 ; reset_module:rst_mod|rst_n ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|read_source_update_state                                     ; clk          ; spi_clk     ; 20.000       ; -2.921     ; 4.273      ;
; 12.827 ; reset_module:rst_mod|rst_n ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|write_post_data_state                                        ; clk          ; spi_clk     ; 20.000       ; -2.923     ; 4.271      ;
; 12.827 ; reset_module:rst_mod|rst_n ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|write_load_state                                             ; clk          ; spi_clk     ; 20.000       ; -2.923     ; 4.271      ;
; 12.827 ; reset_module:rst_mod|rst_n ; ahb2ram:u_ahb2ram|usr_address_tmp1[6]                                                                                                                       ; clk          ; spi_clk     ; 20.000       ; -2.921     ; 4.273      ;
; 12.827 ; reset_module:rst_mod|rst_n ; ahb2ram:u_ahb2ram|usr_address[6]                                                                                                                            ; clk          ; spi_clk     ; 20.000       ; -2.921     ; 4.273      ;
; 12.828 ; reset_module:rst_mod|rst_n ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe9a[5]                                                    ; clk          ; spi_clk     ; 20.000       ; -2.923     ; 4.270      ;
; 12.828 ; reset_module:rst_mod|rst_n ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe9a[6]                                                    ; clk          ; spi_clk     ; 20.000       ; -2.923     ; 4.270      ;
; 12.828 ; reset_module:rst_mod|rst_n ; read_source[0]                                                                                                                                              ; clk          ; spi_clk     ; 20.000       ; -2.922     ; 4.271      ;
; 12.828 ; reset_module:rst_mod|rst_n ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe9a[3]                                                    ; clk          ; spi_clk     ; 20.000       ; -2.923     ; 4.270      ;
; 12.828 ; reset_module:rst_mod|rst_n ; read_source[1]                                                                                                                                              ; clk          ; spi_clk     ; 20.000       ; -2.922     ; 4.271      ;
; 12.828 ; reset_module:rst_mod|rst_n ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe9a[4]                                                    ; clk          ; spi_clk     ; 20.000       ; -2.923     ; 4.270      ;
; 12.828 ; reset_module:rst_mod|rst_n ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe9a[2]                                                    ; clk          ; spi_clk     ; 20.000       ; -2.923     ; 4.270      ;
; 12.828 ; reset_module:rst_mod|rst_n ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe9a[0]                                                    ; clk          ; spi_clk     ; 20.000       ; -2.923     ; 4.270      ;
; 12.828 ; reset_module:rst_mod|rst_n ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|read_init_state                                              ; clk          ; spi_clk     ; 20.000       ; -2.922     ; 4.271      ;
; 12.828 ; reset_module:rst_mod|rst_n ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe2a1[0]                                                   ; clk          ; spi_clk     ; 20.000       ; -2.922     ; 4.271      ;
; 12.828 ; reset_module:rst_mod|rst_n ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe2a0[0]                                                   ; clk          ; spi_clk     ; 20.000       ; -2.922     ; 4.271      ;
; 12.828 ; reset_module:rst_mod|rst_n ; write_param                                                                                                                                                 ; clk          ; spi_clk     ; 20.000       ; -2.922     ; 4.271      ;
; 12.828 ; reset_module:rst_mod|rst_n ; write_param_d                                                                                                                                               ; clk          ; spi_clk     ; 20.000       ; -2.922     ; 4.271      ;
; 12.828 ; reset_module:rst_mod|rst_n ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe9a[1]                                                    ; clk          ; spi_clk     ; 20.000       ; -2.923     ; 4.270      ;
; 12.828 ; reset_module:rst_mod|rst_n ; data_in[8]                                                                                                                                                  ; clk          ; spi_clk     ; 20.000       ; -2.921     ; 4.272      ;
; 12.828 ; reset_module:rst_mod|rst_n ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe8                                                        ; clk          ; spi_clk     ; 20.000       ; -2.922     ; 4.271      ;
; 12.828 ; reset_module:rst_mod|rst_n ; data_in[19]                                                                                                                                                 ; clk          ; spi_clk     ; 20.000       ; -2.920     ; 4.273      ;
; 12.828 ; reset_module:rst_mod|rst_n ; data_in[13]                                                                                                                                                 ; clk          ; spi_clk     ; 20.000       ; -2.922     ; 4.271      ;
; 12.828 ; reset_module:rst_mod|rst_n ; data_in[0]                                                                                                                                                  ; clk          ; spi_clk     ; 20.000       ; -2.920     ; 4.273      ;
; 12.828 ; reset_module:rst_mod|rst_n ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe1a1[0]                                                   ; clk          ; spi_clk     ; 20.000       ; -2.922     ; 4.271      ;
; 12.828 ; reset_module:rst_mod|rst_n ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe1a0[0]                                                   ; clk          ; spi_clk     ; 20.000       ; -2.922     ; 4.271      ;
; 12.829 ; reset_module:rst_mod|rst_n ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[7]                                                    ; clk          ; spi_clk     ; 20.000       ; -2.922     ; 4.270      ;
; 12.829 ; reset_module:rst_mod|rst_n ; data_in[6]                                                                                                                                                  ; clk          ; spi_clk     ; 20.000       ; -2.924     ; 4.268      ;
; 12.829 ; reset_module:rst_mod|rst_n ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[6]                                                    ; clk          ; spi_clk     ; 20.000       ; -2.922     ; 4.270      ;
; 12.829 ; reset_module:rst_mod|rst_n ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[5]                                                    ; clk          ; spi_clk     ; 20.000       ; -2.922     ; 4.270      ;
; 12.829 ; reset_module:rst_mod|rst_n ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[4]                                                    ; clk          ; spi_clk     ; 20.000       ; -2.922     ; 4.270      ;
; 12.829 ; reset_module:rst_mod|rst_n ; data_in[3]                                                                                                                                                  ; clk          ; spi_clk     ; 20.000       ; -2.924     ; 4.268      ;
; 12.829 ; reset_module:rst_mod|rst_n ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[3]                                                    ; clk          ; spi_clk     ; 20.000       ; -2.922     ; 4.270      ;
; 12.829 ; reset_module:rst_mod|rst_n ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[2]                                                    ; clk          ; spi_clk     ; 20.000       ; -2.922     ; 4.270      ;
; 12.829 ; reset_module:rst_mod|rst_n ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[1]                                                    ; clk          ; spi_clk     ; 20.000       ; -2.922     ; 4.270      ;
; 12.829 ; reset_module:rst_mod|rst_n ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[0]                                                    ; clk          ; spi_clk     ; 20.000       ; -2.922     ; 4.270      ;
; 12.829 ; reset_module:rst_mod|rst_n ; ahb2ram:u_ahb2ram|usr_address_tmp1[8]                                                                                                                       ; clk          ; spi_clk     ; 20.000       ; -2.923     ; 4.269      ;
; 12.829 ; reset_module:rst_mod|rst_n ; ahb2ram:u_ahb2ram|usr_address[8]                                                                                                                            ; clk          ; spi_clk     ; 20.000       ; -2.923     ; 4.269      ;
; 12.830 ; reset_module:rst_mod|rst_n ; data_in[20]                                                                                                                                                 ; clk          ; spi_clk     ; 20.000       ; -2.923     ; 4.268      ;
; 12.830 ; reset_module:rst_mod|rst_n ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[28]                                                   ; clk          ; spi_clk     ; 20.000       ; -2.923     ; 4.268      ;
; 12.830 ; reset_module:rst_mod|rst_n ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[27]                                                   ; clk          ; spi_clk     ; 20.000       ; -2.923     ; 4.268      ;
; 12.830 ; reset_module:rst_mod|rst_n ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[26]                                                   ; clk          ; spi_clk     ; 20.000       ; -2.923     ; 4.268      ;
; 12.830 ; reset_module:rst_mod|rst_n ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[25]                                                   ; clk          ; spi_clk     ; 20.000       ; -2.923     ; 4.268      ;
; 12.830 ; reset_module:rst_mod|rst_n ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[24]                                                   ; clk          ; spi_clk     ; 20.000       ; -2.923     ; 4.268      ;
; 12.830 ; reset_module:rst_mod|rst_n ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[23]                                                   ; clk          ; spi_clk     ; 20.000       ; -2.923     ; 4.268      ;
; 12.830 ; reset_module:rst_mod|rst_n ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[22]                                                   ; clk          ; spi_clk     ; 20.000       ; -2.923     ; 4.268      ;
; 12.830 ; reset_module:rst_mod|rst_n ; data_in[21]                                                                                                                                                 ; clk          ; spi_clk     ; 20.000       ; -2.923     ; 4.268      ;
; 12.830 ; reset_module:rst_mod|rst_n ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[21]                                                   ; clk          ; spi_clk     ; 20.000       ; -2.923     ; 4.268      ;
; 12.830 ; reset_module:rst_mod|rst_n ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[20]                                                   ; clk          ; spi_clk     ; 20.000       ; -2.923     ; 4.268      ;
; 12.830 ; reset_module:rst_mod|rst_n ; data_in[5]                                                                                                                                                  ; clk          ; spi_clk     ; 20.000       ; -2.921     ; 4.270      ;
; 12.830 ; reset_module:rst_mod|rst_n ; data_in[4]                                                                                                                                                  ; clk          ; spi_clk     ; 20.000       ; -2.921     ; 4.270      ;
+--------+----------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'clk'                                                                                     ;
+--------+----------------------------+---------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                  ; To Node       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------+---------------+--------------+-------------+--------------+------------+------------+
; 15.643 ; reset_module:rst_mod|rst_n ; heart_cnt[0]  ; clk          ; clk         ; 20.000       ; -0.111     ; 4.267      ;
; 15.643 ; reset_module:rst_mod|rst_n ; heart_cnt[15] ; clk          ; clk         ; 20.000       ; -0.110     ; 4.268      ;
; 15.643 ; reset_module:rst_mod|rst_n ; heart_cnt[16] ; clk          ; clk         ; 20.000       ; -0.110     ; 4.268      ;
; 15.643 ; reset_module:rst_mod|rst_n ; heart_cnt[17] ; clk          ; clk         ; 20.000       ; -0.110     ; 4.268      ;
; 15.643 ; reset_module:rst_mod|rst_n ; heart_cnt[18] ; clk          ; clk         ; 20.000       ; -0.110     ; 4.268      ;
; 15.643 ; reset_module:rst_mod|rst_n ; heart_cnt[19] ; clk          ; clk         ; 20.000       ; -0.110     ; 4.268      ;
; 15.643 ; reset_module:rst_mod|rst_n ; heart_cnt[20] ; clk          ; clk         ; 20.000       ; -0.110     ; 4.268      ;
; 15.643 ; reset_module:rst_mod|rst_n ; heart_cnt[21] ; clk          ; clk         ; 20.000       ; -0.110     ; 4.268      ;
; 15.643 ; reset_module:rst_mod|rst_n ; heart_cnt[22] ; clk          ; clk         ; 20.000       ; -0.110     ; 4.268      ;
; 15.643 ; reset_module:rst_mod|rst_n ; heart_cnt[23] ; clk          ; clk         ; 20.000       ; -0.110     ; 4.268      ;
; 15.643 ; reset_module:rst_mod|rst_n ; heart_cnt[24] ; clk          ; clk         ; 20.000       ; -0.110     ; 4.268      ;
; 15.643 ; reset_module:rst_mod|rst_n ; heart_cnt[25] ; clk          ; clk         ; 20.000       ; -0.110     ; 4.268      ;
; 15.643 ; reset_module:rst_mod|rst_n ; heart_cnt[26] ; clk          ; clk         ; 20.000       ; -0.110     ; 4.268      ;
; 15.643 ; reset_module:rst_mod|rst_n ; heart_cnt[27] ; clk          ; clk         ; 20.000       ; -0.110     ; 4.268      ;
; 15.643 ; reset_module:rst_mod|rst_n ; heart_cnt[28] ; clk          ; clk         ; 20.000       ; -0.110     ; 4.268      ;
; 15.643 ; reset_module:rst_mod|rst_n ; heart_cnt[29] ; clk          ; clk         ; 20.000       ; -0.110     ; 4.268      ;
; 15.644 ; reset_module:rst_mod|rst_n ; heart_cnt[1]  ; clk          ; clk         ; 20.000       ; -0.109     ; 4.268      ;
; 15.644 ; reset_module:rst_mod|rst_n ; heart_cnt[2]  ; clk          ; clk         ; 20.000       ; -0.109     ; 4.268      ;
; 15.644 ; reset_module:rst_mod|rst_n ; heart_cnt[3]  ; clk          ; clk         ; 20.000       ; -0.109     ; 4.268      ;
; 15.644 ; reset_module:rst_mod|rst_n ; heart_cnt[4]  ; clk          ; clk         ; 20.000       ; -0.109     ; 4.268      ;
; 15.644 ; reset_module:rst_mod|rst_n ; heart_cnt[5]  ; clk          ; clk         ; 20.000       ; -0.109     ; 4.268      ;
; 15.644 ; reset_module:rst_mod|rst_n ; heart_cnt[6]  ; clk          ; clk         ; 20.000       ; -0.109     ; 4.268      ;
; 15.644 ; reset_module:rst_mod|rst_n ; heart_cnt[7]  ; clk          ; clk         ; 20.000       ; -0.109     ; 4.268      ;
; 15.644 ; reset_module:rst_mod|rst_n ; heart_cnt[8]  ; clk          ; clk         ; 20.000       ; -0.109     ; 4.268      ;
; 15.644 ; reset_module:rst_mod|rst_n ; heart_cnt[9]  ; clk          ; clk         ; 20.000       ; -0.109     ; 4.268      ;
; 15.644 ; reset_module:rst_mod|rst_n ; heart_cnt[10] ; clk          ; clk         ; 20.000       ; -0.109     ; 4.268      ;
; 15.644 ; reset_module:rst_mod|rst_n ; heart_cnt[11] ; clk          ; clk         ; 20.000       ; -0.109     ; 4.268      ;
; 15.644 ; reset_module:rst_mod|rst_n ; heart_cnt[12] ; clk          ; clk         ; 20.000       ; -0.109     ; 4.268      ;
; 15.644 ; reset_module:rst_mod|rst_n ; heart_cnt[13] ; clk          ; clk         ; 20.000       ; -0.109     ; 4.268      ;
; 15.644 ; reset_module:rst_mod|rst_n ; heart_cnt[14] ; clk          ; clk         ; 20.000       ; -0.109     ; 4.268      ;
+--------+----------------------------+---------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------+-----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                             ; To Node                                                                                                                                                                                                                                                                             ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 47.544 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.227      ; 2.704      ;
; 95.458 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[69]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 4.462      ;
; 95.458 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[68]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 4.462      ;
; 95.458 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[67]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 4.462      ;
; 95.458 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[66]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 4.462      ;
; 95.458 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[65]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 4.462      ;
; 95.458 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[64]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 4.462      ;
; 95.458 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[70]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 4.462      ;
; 95.458 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[6]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 4.474      ;
; 95.458 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[212] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 4.479      ;
; 95.458 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[211] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 4.479      ;
; 95.458 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[210] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 4.479      ;
; 95.458 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[209] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 4.479      ;
; 95.458 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[208] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 4.479      ;
; 95.458 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[207] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 4.479      ;
; 95.458 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[206] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 4.479      ;
; 95.458 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[205] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 4.479      ;
; 95.458 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[204] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 4.479      ;
; 95.458 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[203] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 4.479      ;
; 95.458 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[202] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 4.479      ;
; 95.458 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[201] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 4.479      ;
; 95.458 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[200] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 4.479      ;
; 95.458 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[199] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 4.479      ;
; 95.458 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[198] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 4.479      ;
; 95.458 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[197] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 4.478      ;
; 95.458 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[196] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 4.478      ;
; 95.458 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[195] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 4.478      ;
; 95.458 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[194] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 4.478      ;
; 95.458 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[193] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 4.478      ;
; 95.458 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[192] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 4.478      ;
; 95.458 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[191] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 4.474      ;
; 95.458 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[190] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 4.474      ;
; 95.458 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[189] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 4.474      ;
; 95.458 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[188] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 4.474      ;
; 95.458 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[187] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 4.474      ;
; 95.458 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[186] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 4.474      ;
; 95.458 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[185] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 4.473      ;
; 95.458 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[184] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 4.473      ;
; 95.458 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[183] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 4.473      ;
; 95.458 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[182] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 4.473      ;
; 95.458 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[181] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 4.473      ;
; 95.458 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[180] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 4.473      ;
; 95.458 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[179] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 4.468      ;
; 95.458 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[178] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 4.468      ;
; 95.458 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[177] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 4.468      ;
; 95.458 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[176] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 4.468      ;
; 95.458 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[175] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 4.468      ;
; 95.458 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[174] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 4.468      ;
; 95.458 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[164] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 4.467      ;
; 95.458 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[163] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 4.467      ;
; 95.458 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[162] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 4.467      ;
; 95.458 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[161] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 4.467      ;
; 95.458 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[160] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 4.467      ;
; 95.458 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[159] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 4.467      ;
; 95.458 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[151] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 4.473      ;
; 95.458 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[150] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 4.473      ;
; 95.458 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[149] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 4.473      ;
; 95.458 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[148] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 4.473      ;
; 95.458 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[147] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 4.473      ;
; 95.458 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[146] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 4.473      ;
; 95.458 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[145] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 4.473      ;
; 95.458 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[144] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 4.474      ;
; 95.458 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[131] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 4.474      ;
; 95.458 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[130] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 4.474      ;
; 95.458 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[129] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 4.474      ;
; 95.458 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[128] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 4.474      ;
; 95.458 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[127] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 4.474      ;
; 95.458 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[126] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 4.474      ;
; 95.458 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[125] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 4.474      ;
; 95.458 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[124] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 4.474      ;
; 95.458 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[123] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 4.474      ;
; 95.458 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[122] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 4.474      ;
; 95.458 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[121] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 4.474      ;
; 95.458 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[120] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 4.474      ;
; 95.458 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[30]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 4.465      ;
; 95.458 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[29]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 4.465      ;
; 95.458 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[28]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 4.465      ;
; 95.458 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[27]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 4.465      ;
; 95.458 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[26]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 4.465      ;
; 95.458 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[25]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 4.465      ;
; 95.458 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[24]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 4.465      ;
; 95.458 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[23]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 4.474      ;
; 95.458 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[22]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 4.463      ;
; 95.458 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[21]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 4.463      ;
; 95.458 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[20]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 4.463      ;
; 95.458 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[19]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 4.463      ;
; 95.458 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[18]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 4.463      ;
; 95.458 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[17]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 4.463      ;
; 95.458 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[16]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 4.463      ;
; 95.458 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[15]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 4.463      ;
; 95.458 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[14]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 4.463      ;
; 95.459 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[48]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 4.466      ;
; 95.459 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[49]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 4.466      ;
; 95.459 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[52]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 4.466      ;
; 95.459 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[54]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 4.466      ;
; 95.459 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[56]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 4.466      ;
; 95.459 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[58]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 4.466      ;
; 95.459 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[59]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 4.466      ;
; 95.459 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[60]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 4.466      ;
; 95.459 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[61]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 4.466      ;
+--------+-----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+-----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                             ; To Node                                                                                                                                                                                                                                                                             ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 1.377 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.668      ;
; 1.377 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.668      ;
; 1.377 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.668      ;
; 1.377 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.668      ;
; 1.377 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.668      ;
; 1.377 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.668      ;
; 1.663 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.954      ;
; 1.663 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.954      ;
; 1.663 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.954      ;
; 1.663 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.954      ;
; 1.663 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.954      ;
; 1.663 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.954      ;
; 1.663 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.954      ;
; 1.663 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.954      ;
; 1.663 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.954      ;
; 1.663 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[9]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.954      ;
; 1.663 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.954      ;
; 1.663 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.954      ;
; 1.663 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.954      ;
; 1.663 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][8]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.954      ;
; 1.663 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][9]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.954      ;
; 1.663 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.954      ;
; 1.696 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.989      ;
; 1.817 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 2.101      ;
; 1.926 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 2.217      ;
; 1.926 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 2.217      ;
; 1.926 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 2.217      ;
; 1.926 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 2.217      ;
; 1.926 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 2.217      ;
; 1.926 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 2.217      ;
; 1.926 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 2.217      ;
; 1.926 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 2.217      ;
; 1.926 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 2.217      ;
; 1.926 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 2.217      ;
; 1.926 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 2.217      ;
; 1.926 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 2.217      ;
; 1.968 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 2.262      ;
; 3.905 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[48]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 4.211      ;
; 3.905 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[49]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 4.211      ;
; 3.905 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[52]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 4.211      ;
; 3.905 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[54]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 4.211      ;
; 3.905 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[56]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 4.211      ;
; 3.905 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[58]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 4.211      ;
; 3.905 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[59]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 4.211      ;
; 3.905 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[60]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 4.211      ;
; 3.905 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[61]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 4.211      ;
; 3.905 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[63]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 4.211      ;
; 3.905 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[62]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 4.211      ;
; 3.905 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[57]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 4.211      ;
; 3.905 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[55]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 4.211      ;
; 3.905 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[53]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 4.211      ;
; 3.905 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[51]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 4.211      ;
; 3.905 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[50]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 4.211      ;
; 3.906 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[173] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.095      ; 4.213      ;
; 3.906 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[172] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.095      ; 4.213      ;
; 3.906 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[171] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.095      ; 4.213      ;
; 3.906 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[170] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.095      ; 4.213      ;
; 3.906 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[169] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.095      ; 4.213      ;
; 3.906 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[168] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.095      ; 4.213      ;
; 3.906 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[167] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.095      ; 4.213      ;
; 3.906 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[166] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.095      ; 4.213      ;
; 3.906 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[165] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.095      ; 4.213      ;
; 3.906 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[164] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 4.212      ;
; 3.906 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[163] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 4.212      ;
; 3.906 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[162] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 4.212      ;
; 3.906 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[161] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 4.212      ;
; 3.906 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[160] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 4.212      ;
; 3.906 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[159] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 4.212      ;
; 3.906 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[143] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 4.208      ;
; 3.906 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[142] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 4.208      ;
; 3.906 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[141] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 4.208      ;
; 3.906 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[140] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 4.208      ;
; 3.906 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[139] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 4.208      ;
; 3.906 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[138] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 4.208      ;
; 3.906 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[137] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 4.208      ;
; 3.906 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[136] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 4.208      ;
; 3.906 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[135] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 4.208      ;
; 3.906 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[134] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 4.208      ;
; 3.906 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[133] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 4.208      ;
; 3.906 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[132] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 4.208      ;
; 3.906 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[38]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 4.210      ;
; 3.906 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[37]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 4.210      ;
; 3.906 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[36]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 4.210      ;
; 3.906 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[35]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 4.210      ;
; 3.906 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[34]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 4.210      ;
; 3.906 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[33]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 4.210      ;
; 3.906 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[32]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 4.210      ;
; 3.906 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[31]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 4.210      ;
; 3.906 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[30]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 4.210      ;
; 3.906 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[29]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 4.210      ;
; 3.906 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[28]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 4.210      ;
; 3.906 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[27]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 4.210      ;
; 3.906 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[26]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 4.210      ;
; 3.906 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[25]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 4.210      ;
; 3.906 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[24]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 4.210      ;
; 3.906 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[13]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 4.208      ;
; 3.906 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[12]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 4.208      ;
; 3.907 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[69]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 4.208      ;
; 3.907 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[68]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 4.208      ;
; 3.907 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[67]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 4.208      ;
+-------+-----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'clk'                                                                                     ;
+-------+----------------------------+---------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                  ; To Node       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------+---------------+--------------+-------------+--------------+------------+------------+
; 3.727 ; reset_module:rst_mod|rst_n ; heart_cnt[0]  ; clk          ; clk         ; 0.000        ; 0.081      ; 4.020      ;
; 3.727 ; reset_module:rst_mod|rst_n ; heart_cnt[1]  ; clk          ; clk         ; 0.000        ; 0.082      ; 4.021      ;
; 3.727 ; reset_module:rst_mod|rst_n ; heart_cnt[2]  ; clk          ; clk         ; 0.000        ; 0.082      ; 4.021      ;
; 3.727 ; reset_module:rst_mod|rst_n ; heart_cnt[3]  ; clk          ; clk         ; 0.000        ; 0.082      ; 4.021      ;
; 3.727 ; reset_module:rst_mod|rst_n ; heart_cnt[4]  ; clk          ; clk         ; 0.000        ; 0.082      ; 4.021      ;
; 3.727 ; reset_module:rst_mod|rst_n ; heart_cnt[5]  ; clk          ; clk         ; 0.000        ; 0.082      ; 4.021      ;
; 3.727 ; reset_module:rst_mod|rst_n ; heart_cnt[6]  ; clk          ; clk         ; 0.000        ; 0.082      ; 4.021      ;
; 3.727 ; reset_module:rst_mod|rst_n ; heart_cnt[7]  ; clk          ; clk         ; 0.000        ; 0.082      ; 4.021      ;
; 3.727 ; reset_module:rst_mod|rst_n ; heart_cnt[8]  ; clk          ; clk         ; 0.000        ; 0.082      ; 4.021      ;
; 3.727 ; reset_module:rst_mod|rst_n ; heart_cnt[9]  ; clk          ; clk         ; 0.000        ; 0.082      ; 4.021      ;
; 3.727 ; reset_module:rst_mod|rst_n ; heart_cnt[10] ; clk          ; clk         ; 0.000        ; 0.082      ; 4.021      ;
; 3.727 ; reset_module:rst_mod|rst_n ; heart_cnt[11] ; clk          ; clk         ; 0.000        ; 0.082      ; 4.021      ;
; 3.727 ; reset_module:rst_mod|rst_n ; heart_cnt[12] ; clk          ; clk         ; 0.000        ; 0.082      ; 4.021      ;
; 3.727 ; reset_module:rst_mod|rst_n ; heart_cnt[13] ; clk          ; clk         ; 0.000        ; 0.082      ; 4.021      ;
; 3.727 ; reset_module:rst_mod|rst_n ; heart_cnt[14] ; clk          ; clk         ; 0.000        ; 0.082      ; 4.021      ;
; 3.727 ; reset_module:rst_mod|rst_n ; heart_cnt[15] ; clk          ; clk         ; 0.000        ; 0.082      ; 4.021      ;
; 3.727 ; reset_module:rst_mod|rst_n ; heart_cnt[16] ; clk          ; clk         ; 0.000        ; 0.082      ; 4.021      ;
; 3.727 ; reset_module:rst_mod|rst_n ; heart_cnt[17] ; clk          ; clk         ; 0.000        ; 0.082      ; 4.021      ;
; 3.727 ; reset_module:rst_mod|rst_n ; heart_cnt[18] ; clk          ; clk         ; 0.000        ; 0.082      ; 4.021      ;
; 3.727 ; reset_module:rst_mod|rst_n ; heart_cnt[19] ; clk          ; clk         ; 0.000        ; 0.082      ; 4.021      ;
; 3.727 ; reset_module:rst_mod|rst_n ; heart_cnt[20] ; clk          ; clk         ; 0.000        ; 0.082      ; 4.021      ;
; 3.727 ; reset_module:rst_mod|rst_n ; heart_cnt[21] ; clk          ; clk         ; 0.000        ; 0.082      ; 4.021      ;
; 3.727 ; reset_module:rst_mod|rst_n ; heart_cnt[22] ; clk          ; clk         ; 0.000        ; 0.082      ; 4.021      ;
; 3.727 ; reset_module:rst_mod|rst_n ; heart_cnt[23] ; clk          ; clk         ; 0.000        ; 0.082      ; 4.021      ;
; 3.727 ; reset_module:rst_mod|rst_n ; heart_cnt[24] ; clk          ; clk         ; 0.000        ; 0.082      ; 4.021      ;
; 3.727 ; reset_module:rst_mod|rst_n ; heart_cnt[25] ; clk          ; clk         ; 0.000        ; 0.082      ; 4.021      ;
; 3.727 ; reset_module:rst_mod|rst_n ; heart_cnt[26] ; clk          ; clk         ; 0.000        ; 0.082      ; 4.021      ;
; 3.727 ; reset_module:rst_mod|rst_n ; heart_cnt[27] ; clk          ; clk         ; 0.000        ; 0.082      ; 4.021      ;
; 3.727 ; reset_module:rst_mod|rst_n ; heart_cnt[28] ; clk          ; clk         ; 0.000        ; 0.082      ; 4.021      ;
; 3.727 ; reset_module:rst_mod|rst_n ; heart_cnt[29] ; clk          ; clk         ; 0.000        ; 0.082      ; 4.021      ;
+-------+----------------------------+---------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'cpu_clk'                                                                                                    ;
+-------+----------------------------+----------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                  ; To Node                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------+----------------------------------+--------------+-------------+--------------+------------+------------+
; 6.116 ; reset_module:rst_mod|rst_n ; printer_io:printer_io|io_reg[13] ; clk          ; cpu_clk     ; 0.000        ; -2.317     ; 4.011      ;
; 6.119 ; reset_module:rst_mod|rst_n ; printer_io:printer_io|io_reg[1]  ; clk          ; cpu_clk     ; 0.000        ; -2.315     ; 4.016      ;
; 6.119 ; reset_module:rst_mod|rst_n ; printer_io:printer_io|io_reg[2]  ; clk          ; cpu_clk     ; 0.000        ; -2.315     ; 4.016      ;
; 6.119 ; reset_module:rst_mod|rst_n ; printer_io:printer_io|io_reg[9]  ; clk          ; cpu_clk     ; 0.000        ; -2.313     ; 4.018      ;
; 6.119 ; reset_module:rst_mod|rst_n ; printer_io:printer_io|io_reg[11] ; clk          ; cpu_clk     ; 0.000        ; -2.315     ; 4.016      ;
; 6.131 ; reset_module:rst_mod|rst_n ; ahb2ram:u_ahb2ram|ram_addr[0]    ; clk          ; cpu_clk     ; 0.000        ; -2.319     ; 4.024      ;
; 6.131 ; reset_module:rst_mod|rst_n ; ahb2ram:u_ahb2ram|ram_addr[1]    ; clk          ; cpu_clk     ; 0.000        ; -2.319     ; 4.024      ;
; 6.131 ; reset_module:rst_mod|rst_n ; ahb2ram:u_ahb2ram|ram_addr[2]    ; clk          ; cpu_clk     ; 0.000        ; -2.319     ; 4.024      ;
; 6.131 ; reset_module:rst_mod|rst_n ; ahb2ram:u_ahb2ram|ram_addr[3]    ; clk          ; cpu_clk     ; 0.000        ; -2.319     ; 4.024      ;
; 6.131 ; reset_module:rst_mod|rst_n ; ahb2ram:u_ahb2ram|ram_addr[4]    ; clk          ; cpu_clk     ; 0.000        ; -2.319     ; 4.024      ;
; 6.131 ; reset_module:rst_mod|rst_n ; ahb2ram:u_ahb2ram|ram_addr[5]    ; clk          ; cpu_clk     ; 0.000        ; -2.319     ; 4.024      ;
; 6.131 ; reset_module:rst_mod|rst_n ; ahb2ram:u_ahb2ram|ram_addr[6]    ; clk          ; cpu_clk     ; 0.000        ; -2.319     ; 4.024      ;
; 6.131 ; reset_module:rst_mod|rst_n ; ahb2ram:u_ahb2ram|ram_addr[7]    ; clk          ; cpu_clk     ; 0.000        ; -2.319     ; 4.024      ;
; 6.131 ; reset_module:rst_mod|rst_n ; ahb2ram:u_ahb2ram|ram_addr[8]    ; clk          ; cpu_clk     ; 0.000        ; -2.319     ; 4.024      ;
; 6.131 ; reset_module:rst_mod|rst_n ; ahb2ram:u_ahb2ram|ram_addr[9]    ; clk          ; cpu_clk     ; 0.000        ; -2.319     ; 4.024      ;
; 6.131 ; reset_module:rst_mod|rst_n ; ahb2ram:u_ahb2ram|ram_addr[10]   ; clk          ; cpu_clk     ; 0.000        ; -2.319     ; 4.024      ;
; 6.135 ; reset_module:rst_mod|rst_n ; printer_io:printer_io|io_reg[0]  ; clk          ; cpu_clk     ; 0.000        ; -2.327     ; 4.020      ;
; 6.135 ; reset_module:rst_mod|rst_n ; printer_io:printer_io|io_reg[3]  ; clk          ; cpu_clk     ; 0.000        ; -2.326     ; 4.021      ;
; 6.135 ; reset_module:rst_mod|rst_n ; printer_io:printer_io|io_reg[4]  ; clk          ; cpu_clk     ; 0.000        ; -2.326     ; 4.021      ;
; 6.135 ; reset_module:rst_mod|rst_n ; printer_io:printer_io|io_reg[5]  ; clk          ; cpu_clk     ; 0.000        ; -2.326     ; 4.021      ;
; 6.135 ; reset_module:rst_mod|rst_n ; printer_io:printer_io|io_reg[6]  ; clk          ; cpu_clk     ; 0.000        ; -2.326     ; 4.021      ;
; 6.135 ; reset_module:rst_mod|rst_n ; printer_io:printer_io|io_reg[7]  ; clk          ; cpu_clk     ; 0.000        ; -2.325     ; 4.022      ;
; 6.135 ; reset_module:rst_mod|rst_n ; printer_io:printer_io|io_reg[8]  ; clk          ; cpu_clk     ; 0.000        ; -2.325     ; 4.022      ;
; 6.135 ; reset_module:rst_mod|rst_n ; printer_io:printer_io|io_reg[10] ; clk          ; cpu_clk     ; 0.000        ; -2.325     ; 4.022      ;
; 6.135 ; reset_module:rst_mod|rst_n ; printer_io:printer_io|io_reg[12] ; clk          ; cpu_clk     ; 0.000        ; -2.325     ; 4.022      ;
; 6.135 ; reset_module:rst_mod|rst_n ; printer_io:printer_io|io_reg[14] ; clk          ; cpu_clk     ; 0.000        ; -2.326     ; 4.021      ;
; 6.135 ; reset_module:rst_mod|rst_n ; printer_io:printer_io|io_reg[15] ; clk          ; cpu_clk     ; 0.000        ; -2.326     ; 4.021      ;
; 6.135 ; reset_module:rst_mod|rst_n ; printer_io:printer_io|io_reg[17] ; clk          ; cpu_clk     ; 0.000        ; -2.327     ; 4.020      ;
; 6.135 ; reset_module:rst_mod|rst_n ; printer_io:printer_io|io_reg[18] ; clk          ; cpu_clk     ; 0.000        ; -2.326     ; 4.021      ;
; 6.135 ; reset_module:rst_mod|rst_n ; printer_io:printer_io|io_reg[19] ; clk          ; cpu_clk     ; 0.000        ; -2.326     ; 4.021      ;
; 6.135 ; reset_module:rst_mod|rst_n ; printer_io:printer_io|io_reg[20] ; clk          ; cpu_clk     ; 0.000        ; -2.327     ; 4.020      ;
; 6.135 ; reset_module:rst_mod|rst_n ; printer_io:printer_io|io_reg[21] ; clk          ; cpu_clk     ; 0.000        ; -2.327     ; 4.020      ;
; 6.135 ; reset_module:rst_mod|rst_n ; printer_io:printer_io|io_reg[22] ; clk          ; cpu_clk     ; 0.000        ; -2.327     ; 4.020      ;
; 6.135 ; reset_module:rst_mod|rst_n ; printer_io:printer_io|io_reg[23] ; clk          ; cpu_clk     ; 0.000        ; -2.327     ; 4.020      ;
; 6.135 ; reset_module:rst_mod|rst_n ; printer_io:printer_io|io_reg[24] ; clk          ; cpu_clk     ; 0.000        ; -2.326     ; 4.021      ;
; 6.135 ; reset_module:rst_mod|rst_n ; printer_io:printer_io|io_reg[25] ; clk          ; cpu_clk     ; 0.000        ; -2.326     ; 4.021      ;
; 6.135 ; reset_module:rst_mod|rst_n ; printer_io:printer_io|io_reg[26] ; clk          ; cpu_clk     ; 0.000        ; -2.326     ; 4.021      ;
; 6.135 ; reset_module:rst_mod|rst_n ; printer_io:printer_io|io_reg[27] ; clk          ; cpu_clk     ; 0.000        ; -2.327     ; 4.020      ;
; 6.135 ; reset_module:rst_mod|rst_n ; printer_io:printer_io|io_reg[28] ; clk          ; cpu_clk     ; 0.000        ; -2.326     ; 4.021      ;
; 6.135 ; reset_module:rst_mod|rst_n ; printer_io:printer_io|io_reg[29] ; clk          ; cpu_clk     ; 0.000        ; -2.327     ; 4.020      ;
; 6.135 ; reset_module:rst_mod|rst_n ; printer_io:printer_io|io_reg[30] ; clk          ; cpu_clk     ; 0.000        ; -2.326     ; 4.021      ;
; 6.136 ; reset_module:rst_mod|rst_n ; printer_io:printer_io|io_reg[16] ; clk          ; cpu_clk     ; 0.000        ; -2.328     ; 4.020      ;
; 6.145 ; reset_module:rst_mod|rst_n ; ahb2ram:u_ahb2ram|rd_en_d1       ; clk          ; cpu_clk     ; 0.000        ; -2.332     ; 4.025      ;
; 6.145 ; reset_module:rst_mod|rst_n ; ahb2ram:u_ahb2ram|rd_en_d2       ; clk          ; cpu_clk     ; 0.000        ; -2.332     ; 4.025      ;
; 6.145 ; reset_module:rst_mod|rst_n ; ahb2ram:u_ahb2ram|rd_en_d3       ; clk          ; cpu_clk     ; 0.000        ; -2.332     ; 4.025      ;
; 6.145 ; reset_module:rst_mod|rst_n ; ahb2ram:u_ahb2ram|hready_out     ; clk          ; cpu_clk     ; 0.000        ; -2.332     ; 4.025      ;
; 6.145 ; reset_module:rst_mod|rst_n ; ahb2ram:u_ahb2ram|ram_wren       ; clk          ; cpu_clk     ; 0.000        ; -2.332     ; 4.025      ;
; 6.145 ; reset_module:rst_mod|rst_n ; ahb2ram:u_ahb2ram|byteena[0]     ; clk          ; cpu_clk     ; 0.000        ; -2.332     ; 4.025      ;
; 6.145 ; reset_module:rst_mod|rst_n ; ahb2ram:u_ahb2ram|byteena[1]     ; clk          ; cpu_clk     ; 0.000        ; -2.332     ; 4.025      ;
; 6.145 ; reset_module:rst_mod|rst_n ; ahb2ram:u_ahb2ram|byteena[2]     ; clk          ; cpu_clk     ; 0.000        ; -2.332     ; 4.025      ;
; 6.145 ; reset_module:rst_mod|rst_n ; ahb2ram:u_ahb2ram|byteena[3]     ; clk          ; cpu_clk     ; 0.000        ; -2.332     ; 4.025      ;
; 6.238 ; reset_module:rst_mod|rst_n ; ahb2ram:u_ahb2ram|hrdata[4]      ; clk          ; cpu_clk     ; 0.000        ; -1.976     ; 4.473      ;
; 6.238 ; reset_module:rst_mod|rst_n ; ahb2ram:u_ahb2ram|hrdata[5]      ; clk          ; cpu_clk     ; 0.000        ; -1.976     ; 4.473      ;
; 6.238 ; reset_module:rst_mod|rst_n ; ahb2ram:u_ahb2ram|hrdata[6]      ; clk          ; cpu_clk     ; 0.000        ; -1.976     ; 4.473      ;
; 6.238 ; reset_module:rst_mod|rst_n ; ahb2ram:u_ahb2ram|hrdata[7]      ; clk          ; cpu_clk     ; 0.000        ; -1.976     ; 4.473      ;
; 6.250 ; reset_module:rst_mod|rst_n ; ahb2ram:u_ahb2ram|hrdata[28]     ; clk          ; cpu_clk     ; 0.000        ; -1.977     ; 4.484      ;
; 6.250 ; reset_module:rst_mod|rst_n ; ahb2ram:u_ahb2ram|hrdata[29]     ; clk          ; cpu_clk     ; 0.000        ; -1.977     ; 4.484      ;
; 6.250 ; reset_module:rst_mod|rst_n ; ahb2ram:u_ahb2ram|hrdata[30]     ; clk          ; cpu_clk     ; 0.000        ; -1.977     ; 4.484      ;
; 6.250 ; reset_module:rst_mod|rst_n ; ahb2ram:u_ahb2ram|hrdata[31]     ; clk          ; cpu_clk     ; 0.000        ; -1.977     ; 4.484      ;
; 6.251 ; reset_module:rst_mod|rst_n ; ahb2ram:u_ahb2ram|hrdata[20]     ; clk          ; cpu_clk     ; 0.000        ; -1.974     ; 4.488      ;
; 6.251 ; reset_module:rst_mod|rst_n ; ahb2ram:u_ahb2ram|hrdata[21]     ; clk          ; cpu_clk     ; 0.000        ; -1.974     ; 4.488      ;
; 6.251 ; reset_module:rst_mod|rst_n ; ahb2ram:u_ahb2ram|hrdata[22]     ; clk          ; cpu_clk     ; 0.000        ; -1.974     ; 4.488      ;
; 6.251 ; reset_module:rst_mod|rst_n ; ahb2ram:u_ahb2ram|hrdata[23]     ; clk          ; cpu_clk     ; 0.000        ; -1.974     ; 4.488      ;
; 6.251 ; reset_module:rst_mod|rst_n ; ahb2ram:u_ahb2ram|hrdata[24]     ; clk          ; cpu_clk     ; 0.000        ; -1.975     ; 4.487      ;
; 6.251 ; reset_module:rst_mod|rst_n ; ahb2ram:u_ahb2ram|hrdata[25]     ; clk          ; cpu_clk     ; 0.000        ; -1.975     ; 4.487      ;
; 6.251 ; reset_module:rst_mod|rst_n ; ahb2ram:u_ahb2ram|hrdata[26]     ; clk          ; cpu_clk     ; 0.000        ; -1.975     ; 4.487      ;
; 6.251 ; reset_module:rst_mod|rst_n ; ahb2ram:u_ahb2ram|hrdata[27]     ; clk          ; cpu_clk     ; 0.000        ; -1.975     ; 4.487      ;
; 6.253 ; reset_module:rst_mod|rst_n ; ahb2ram:u_ahb2ram|hrdata[0]      ; clk          ; cpu_clk     ; 0.000        ; -1.974     ; 4.490      ;
; 6.253 ; reset_module:rst_mod|rst_n ; ahb2ram:u_ahb2ram|hrdata[1]      ; clk          ; cpu_clk     ; 0.000        ; -1.974     ; 4.490      ;
; 6.253 ; reset_module:rst_mod|rst_n ; ahb2ram:u_ahb2ram|hrdata[2]      ; clk          ; cpu_clk     ; 0.000        ; -1.974     ; 4.490      ;
; 6.253 ; reset_module:rst_mod|rst_n ; ahb2ram:u_ahb2ram|hrdata[3]      ; clk          ; cpu_clk     ; 0.000        ; -1.974     ; 4.490      ;
; 6.267 ; reset_module:rst_mod|rst_n ; ahb2ram:u_ahb2ram|hrdata[16]     ; clk          ; cpu_clk     ; 0.000        ; -1.986     ; 4.492      ;
; 6.267 ; reset_module:rst_mod|rst_n ; ahb2ram:u_ahb2ram|hrdata[17]     ; clk          ; cpu_clk     ; 0.000        ; -1.986     ; 4.492      ;
; 6.267 ; reset_module:rst_mod|rst_n ; ahb2ram:u_ahb2ram|hrdata[18]     ; clk          ; cpu_clk     ; 0.000        ; -1.986     ; 4.492      ;
; 6.267 ; reset_module:rst_mod|rst_n ; ahb2ram:u_ahb2ram|hrdata[19]     ; clk          ; cpu_clk     ; 0.000        ; -1.986     ; 4.492      ;
; 6.272 ; reset_module:rst_mod|rst_n ; ahb2ram:u_ahb2ram|hrdata[8]      ; clk          ; cpu_clk     ; 0.000        ; -1.987     ; 4.496      ;
; 6.272 ; reset_module:rst_mod|rst_n ; ahb2ram:u_ahb2ram|hrdata[9]      ; clk          ; cpu_clk     ; 0.000        ; -1.987     ; 4.496      ;
; 6.272 ; reset_module:rst_mod|rst_n ; ahb2ram:u_ahb2ram|hrdata[10]     ; clk          ; cpu_clk     ; 0.000        ; -1.987     ; 4.496      ;
; 6.272 ; reset_module:rst_mod|rst_n ; ahb2ram:u_ahb2ram|hrdata[11]     ; clk          ; cpu_clk     ; 0.000        ; -1.987     ; 4.496      ;
; 6.272 ; reset_module:rst_mod|rst_n ; ahb2ram:u_ahb2ram|hrdata[12]     ; clk          ; cpu_clk     ; 0.000        ; -1.988     ; 4.495      ;
; 6.272 ; reset_module:rst_mod|rst_n ; ahb2ram:u_ahb2ram|hrdata[13]     ; clk          ; cpu_clk     ; 0.000        ; -1.988     ; 4.495      ;
; 6.272 ; reset_module:rst_mod|rst_n ; ahb2ram:u_ahb2ram|hrdata[14]     ; clk          ; cpu_clk     ; 0.000        ; -1.988     ; 4.495      ;
; 6.272 ; reset_module:rst_mod|rst_n ; ahb2ram:u_ahb2ram|hrdata[15]     ; clk          ; cpu_clk     ; 0.000        ; -1.988     ; 4.495      ;
+-------+----------------------------+----------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'spi_clk'                                                                                                                                                                                                                               ;
+-------+----------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                  ; To Node                                                                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 6.131 ; reset_module:rst_mod|rst_n ; counter[1]                                                                                                                                                  ; clk          ; spi_clk     ; 0.000        ; -2.338     ; 4.005      ;
; 6.131 ; reset_module:rst_mod|rst_n ; param[2]                                                                                                                                                    ; clk          ; spi_clk     ; 0.000        ; -2.338     ; 4.005      ;
; 6.131 ; reset_module:rst_mod|rst_n ; param[0]                                                                                                                                                    ; clk          ; spi_clk     ; 0.000        ; -2.338     ; 4.005      ;
; 6.131 ; reset_module:rst_mod|rst_n ; counter[0]                                                                                                                                                  ; clk          ; spi_clk     ; 0.000        ; -2.338     ; 4.005      ;
; 6.131 ; reset_module:rst_mod|rst_n ; counter[2]                                                                                                                                                  ; clk          ; spi_clk     ; 0.000        ; -2.338     ; 4.005      ;
; 6.131 ; reset_module:rst_mod|rst_n ; counter[3]                                                                                                                                                  ; clk          ; spi_clk     ; 0.000        ; -2.338     ; 4.005      ;
; 6.131 ; reset_module:rst_mod|rst_n ; read_param                                                                                                                                                  ; clk          ; spi_clk     ; 0.000        ; -2.338     ; 4.005      ;
; 6.131 ; reset_module:rst_mod|rst_n ; param[1]                                                                                                                                                    ; clk          ; spi_clk     ; 0.000        ; -2.338     ; 4.005      ;
; 6.131 ; reset_module:rst_mod|rst_n ; data_in[16]                                                                                                                                                 ; clk          ; spi_clk     ; 0.000        ; -2.338     ; 4.005      ;
; 6.131 ; reset_module:rst_mod|rst_n ; data_in[6]                                                                                                                                                  ; clk          ; spi_clk     ; 0.000        ; -2.324     ; 4.019      ;
; 6.131 ; reset_module:rst_mod|rst_n ; data_in[3]                                                                                                                                                  ; clk          ; spi_clk     ; 0.000        ; -2.324     ; 4.019      ;
; 6.131 ; reset_module:rst_mod|rst_n ; data_in[2]                                                                                                                                                  ; clk          ; spi_clk     ; 0.000        ; -2.330     ; 4.013      ;
; 6.131 ; reset_module:rst_mod|rst_n ; ahb2ram:u_ahb2ram|usr_address_tmp1[3]                                                                                                                       ; clk          ; spi_clk     ; 0.000        ; -2.326     ; 4.017      ;
; 6.131 ; reset_module:rst_mod|rst_n ; ahb2ram:u_ahb2ram|usr_address[3]                                                                                                                            ; clk          ; spi_clk     ; 0.000        ; -2.326     ; 4.017      ;
; 6.131 ; reset_module:rst_mod|rst_n ; ahb2ram:u_ahb2ram|usr_address_tmp1[5]                                                                                                                       ; clk          ; spi_clk     ; 0.000        ; -2.337     ; 4.006      ;
; 6.131 ; reset_module:rst_mod|rst_n ; ahb2ram:u_ahb2ram|usr_address[5]                                                                                                                            ; clk          ; spi_clk     ; 0.000        ; -2.337     ; 4.006      ;
; 6.131 ; reset_module:rst_mod|rst_n ; ahb2ram:u_ahb2ram|usr_address_tmp1[7]                                                                                                                       ; clk          ; spi_clk     ; 0.000        ; -2.338     ; 4.005      ;
; 6.131 ; reset_module:rst_mod|rst_n ; ahb2ram:u_ahb2ram|usr_address[7]                                                                                                                            ; clk          ; spi_clk     ; 0.000        ; -2.338     ; 4.005      ;
; 6.131 ; reset_module:rst_mod|rst_n ; ahb2ram:u_ahb2ram|usr_address_tmp1[8]                                                                                                                       ; clk          ; spi_clk     ; 0.000        ; -2.324     ; 4.019      ;
; 6.131 ; reset_module:rst_mod|rst_n ; ahb2ram:u_ahb2ram|usr_address[8]                                                                                                                            ; clk          ; spi_clk     ; 0.000        ; -2.324     ; 4.019      ;
; 6.132 ; reset_module:rst_mod|rst_n ; ahb2ram:u_ahb2ram|usr_address_tmp1[2]                                                                                                                       ; clk          ; spi_clk     ; 0.000        ; -2.338     ; 4.006      ;
; 6.132 ; reset_module:rst_mod|rst_n ; ahb2ram:u_ahb2ram|usr_address[2]                                                                                                                            ; clk          ; spi_clk     ; 0.000        ; -2.338     ; 4.006      ;
; 6.132 ; reset_module:rst_mod|rst_n ; ahb2ram:u_ahb2ram|usr_address_tmp1[4]                                                                                                                       ; clk          ; spi_clk     ; 0.000        ; -2.337     ; 4.007      ;
; 6.132 ; reset_module:rst_mod|rst_n ; ahb2ram:u_ahb2ram|usr_address[4]                                                                                                                            ; clk          ; spi_clk     ; 0.000        ; -2.337     ; 4.007      ;
; 6.133 ; reset_module:rst_mod|rst_n ; data_in[20]                                                                                                                                                 ; clk          ; spi_clk     ; 0.000        ; -2.323     ; 4.022      ;
; 6.133 ; reset_module:rst_mod|rst_n ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[28]                                                   ; clk          ; spi_clk     ; 0.000        ; -2.323     ; 4.022      ;
; 6.133 ; reset_module:rst_mod|rst_n ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[27]                                                   ; clk          ; spi_clk     ; 0.000        ; -2.323     ; 4.022      ;
; 6.133 ; reset_module:rst_mod|rst_n ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[26]                                                   ; clk          ; spi_clk     ; 0.000        ; -2.323     ; 4.022      ;
; 6.133 ; reset_module:rst_mod|rst_n ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[25]                                                   ; clk          ; spi_clk     ; 0.000        ; -2.323     ; 4.022      ;
; 6.133 ; reset_module:rst_mod|rst_n ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[24]                                                   ; clk          ; spi_clk     ; 0.000        ; -2.323     ; 4.022      ;
; 6.133 ; reset_module:rst_mod|rst_n ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[23]                                                   ; clk          ; spi_clk     ; 0.000        ; -2.323     ; 4.022      ;
; 6.133 ; reset_module:rst_mod|rst_n ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[22]                                                   ; clk          ; spi_clk     ; 0.000        ; -2.323     ; 4.022      ;
; 6.133 ; reset_module:rst_mod|rst_n ; data_in[21]                                                                                                                                                 ; clk          ; spi_clk     ; 0.000        ; -2.323     ; 4.022      ;
; 6.133 ; reset_module:rst_mod|rst_n ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[21]                                                   ; clk          ; spi_clk     ; 0.000        ; -2.323     ; 4.022      ;
; 6.133 ; reset_module:rst_mod|rst_n ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[20]                                                   ; clk          ; spi_clk     ; 0.000        ; -2.323     ; 4.022      ;
; 6.133 ; reset_module:rst_mod|rst_n ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[7]                                                    ; clk          ; spi_clk     ; 0.000        ; -2.322     ; 4.023      ;
; 6.133 ; reset_module:rst_mod|rst_n ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[6]                                                    ; clk          ; spi_clk     ; 0.000        ; -2.322     ; 4.023      ;
; 6.133 ; reset_module:rst_mod|rst_n ; data_in[5]                                                                                                                                                  ; clk          ; spi_clk     ; 0.000        ; -2.321     ; 4.024      ;
; 6.133 ; reset_module:rst_mod|rst_n ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[5]                                                    ; clk          ; spi_clk     ; 0.000        ; -2.322     ; 4.023      ;
; 6.133 ; reset_module:rst_mod|rst_n ; data_in[4]                                                                                                                                                  ; clk          ; spi_clk     ; 0.000        ; -2.321     ; 4.024      ;
; 6.133 ; reset_module:rst_mod|rst_n ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[4]                                                    ; clk          ; spi_clk     ; 0.000        ; -2.322     ; 4.023      ;
; 6.133 ; reset_module:rst_mod|rst_n ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[3]                                                    ; clk          ; spi_clk     ; 0.000        ; -2.322     ; 4.023      ;
; 6.133 ; reset_module:rst_mod|rst_n ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[2]                                                    ; clk          ; spi_clk     ; 0.000        ; -2.322     ; 4.023      ;
; 6.133 ; reset_module:rst_mod|rst_n ; data_in[1]                                                                                                                                                  ; clk          ; spi_clk     ; 0.000        ; -2.321     ; 4.024      ;
; 6.133 ; reset_module:rst_mod|rst_n ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[1]                                                    ; clk          ; spi_clk     ; 0.000        ; -2.322     ; 4.023      ;
; 6.133 ; reset_module:rst_mod|rst_n ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[0]                                                    ; clk          ; spi_clk     ; 0.000        ; -2.322     ; 4.023      ;
; 6.133 ; reset_module:rst_mod|rst_n ; ahb2ram:u_ahb2ram|usr_address_tmp1[0]                                                                                                                       ; clk          ; spi_clk     ; 0.000        ; -2.321     ; 4.024      ;
; 6.133 ; reset_module:rst_mod|rst_n ; ahb2ram:u_ahb2ram|usr_wren                                                                                                                                  ; clk          ; spi_clk     ; 0.000        ; -2.321     ; 4.024      ;
; 6.133 ; reset_module:rst_mod|rst_n ; ahb2ram:u_ahb2ram|usr_address[0]                                                                                                                            ; clk          ; spi_clk     ; 0.000        ; -2.321     ; 4.024      ;
; 6.133 ; reset_module:rst_mod|rst_n ; ahb2ram:u_ahb2ram|usr_address_tmp1[1]                                                                                                                       ; clk          ; spi_clk     ; 0.000        ; -2.321     ; 4.024      ;
; 6.133 ; reset_module:rst_mod|rst_n ; ahb2ram:u_ahb2ram|usr_address[1]                                                                                                                            ; clk          ; spi_clk     ; 0.000        ; -2.321     ; 4.024      ;
; 6.133 ; reset_module:rst_mod|rst_n ; ahb2ram:u_ahb2ram|usr_address_tmp1[10]                                                                                                                      ; clk          ; spi_clk     ; 0.000        ; -2.322     ; 4.023      ;
; 6.133 ; reset_module:rst_mod|rst_n ; ahb2ram:u_ahb2ram|usr_address[10]                                                                                                                           ; clk          ; spi_clk     ; 0.000        ; -2.322     ; 4.023      ;
; 6.134 ; reset_module:rst_mod|rst_n ; data_in[8]                                                                                                                                                  ; clk          ; spi_clk     ; 0.000        ; -2.321     ; 4.025      ;
; 6.134 ; reset_module:rst_mod|rst_n ; data_in[0]                                                                                                                                                  ; clk          ; spi_clk     ; 0.000        ; -2.320     ; 4.026      ;
; 6.134 ; reset_module:rst_mod|rst_n ; reconfig_d1                                                                                                                                                 ; clk          ; spi_clk     ; 0.000        ; -2.323     ; 4.023      ;
; 6.134 ; reset_module:rst_mod|rst_n ; reconfig_d2                                                                                                                                                 ; clk          ; spi_clk     ; 0.000        ; -2.323     ; 4.023      ;
; 6.134 ; reset_module:rst_mod|rst_n ; reconfig                                                                                                                                                    ; clk          ; spi_clk     ; 0.000        ; -2.323     ; 4.023      ;
; 6.134 ; reset_module:rst_mod|rst_n ; reconfig_cnt[0]                                                                                                                                             ; clk          ; spi_clk     ; 0.000        ; -2.323     ; 4.023      ;
; 6.134 ; reset_module:rst_mod|rst_n ; reconfig_cnt[1]                                                                                                                                             ; clk          ; spi_clk     ; 0.000        ; -2.323     ; 4.023      ;
; 6.134 ; reset_module:rst_mod|rst_n ; reconfig_cnt[2]                                                                                                                                             ; clk          ; spi_clk     ; 0.000        ; -2.323     ; 4.023      ;
; 6.134 ; reset_module:rst_mod|rst_n ; reconfig_cnt[3]                                                                                                                                             ; clk          ; spi_clk     ; 0.000        ; -2.323     ; 4.023      ;
; 6.134 ; reset_module:rst_mod|rst_n ; reconfig_lock                                                                                                                                               ; clk          ; spi_clk     ; 0.000        ; -2.323     ; 4.023      ;
; 6.135 ; reset_module:rst_mod|rst_n ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe9a[5]                                                    ; clk          ; spi_clk     ; 0.000        ; -2.324     ; 4.023      ;
; 6.135 ; reset_module:rst_mod|rst_n ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe9a[6]                                                    ; clk          ; spi_clk     ; 0.000        ; -2.324     ; 4.023      ;
; 6.135 ; reset_module:rst_mod|rst_n ; read_source[0]                                                                                                                                              ; clk          ; spi_clk     ; 0.000        ; -2.323     ; 4.024      ;
; 6.135 ; reset_module:rst_mod|rst_n ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe9a[3]                                                    ; clk          ; spi_clk     ; 0.000        ; -2.324     ; 4.023      ;
; 6.135 ; reset_module:rst_mod|rst_n ; read_source[1]                                                                                                                                              ; clk          ; spi_clk     ; 0.000        ; -2.323     ; 4.024      ;
; 6.135 ; reset_module:rst_mod|rst_n ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe9a[4]                                                    ; clk          ; spi_clk     ; 0.000        ; -2.324     ; 4.023      ;
; 6.135 ; reset_module:rst_mod|rst_n ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe9a[2]                                                    ; clk          ; spi_clk     ; 0.000        ; -2.324     ; 4.023      ;
; 6.135 ; reset_module:rst_mod|rst_n ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe9a[0]                                                    ; clk          ; spi_clk     ; 0.000        ; -2.323     ; 4.024      ;
; 6.135 ; reset_module:rst_mod|rst_n ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|read_init_state                                              ; clk          ; spi_clk     ; 0.000        ; -2.323     ; 4.024      ;
; 6.135 ; reset_module:rst_mod|rst_n ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe2a1[0]                                                   ; clk          ; spi_clk     ; 0.000        ; -2.323     ; 4.024      ;
; 6.135 ; reset_module:rst_mod|rst_n ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe2a0[0]                                                   ; clk          ; spi_clk     ; 0.000        ; -2.323     ; 4.024      ;
; 6.135 ; reset_module:rst_mod|rst_n ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|read_source_update_state                                     ; clk          ; spi_clk     ; 0.000        ; -2.321     ; 4.026      ;
; 6.135 ; reset_module:rst_mod|rst_n ; write_param                                                                                                                                                 ; clk          ; spi_clk     ; 0.000        ; -2.323     ; 4.024      ;
; 6.135 ; reset_module:rst_mod|rst_n ; write_param_d                                                                                                                                               ; clk          ; spi_clk     ; 0.000        ; -2.323     ; 4.024      ;
; 6.135 ; reset_module:rst_mod|rst_n ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe9a[1]                                                    ; clk          ; spi_clk     ; 0.000        ; -2.324     ; 4.023      ;
; 6.135 ; reset_module:rst_mod|rst_n ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe8                                                        ; clk          ; spi_clk     ; 0.000        ; -2.323     ; 4.024      ;
; 6.135 ; reset_module:rst_mod|rst_n ; data_in[19]                                                                                                                                                 ; clk          ; spi_clk     ; 0.000        ; -2.321     ; 4.026      ;
; 6.135 ; reset_module:rst_mod|rst_n ; data_in[13]                                                                                                                                                 ; clk          ; spi_clk     ; 0.000        ; -2.322     ; 4.025      ;
; 6.135 ; reset_module:rst_mod|rst_n ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe1a1[0]                                                   ; clk          ; spi_clk     ; 0.000        ; -2.323     ; 4.024      ;
; 6.135 ; reset_module:rst_mod|rst_n ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe1a0[0]                                                   ; clk          ; spi_clk     ; 0.000        ; -2.323     ; 4.024      ;
; 6.136 ; reset_module:rst_mod|rst_n ; data_in[18]                                                                                                                                                 ; clk          ; spi_clk     ; 0.000        ; -2.340     ; 4.008      ;
; 6.138 ; reset_module:rst_mod|rst_n ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|write_wait_state                                             ; clk          ; spi_clk     ; 0.000        ; -2.323     ; 4.027      ;
; 6.138 ; reset_module:rst_mod|rst_n ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|write_init_state                                             ; clk          ; spi_clk     ; 0.000        ; -2.323     ; 4.027      ;
; 6.138 ; reset_module:rst_mod|rst_n ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe3a1[0]                                                   ; clk          ; spi_clk     ; 0.000        ; -2.323     ; 4.027      ;
; 6.138 ; reset_module:rst_mod|rst_n ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe3a0[0]                                                   ; clk          ; spi_clk     ; 0.000        ; -2.323     ; 4.027      ;
; 6.138 ; reset_module:rst_mod|rst_n ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|lpm_counter:cntr5|cntr_paj:auto_generated|counter_reg_bit[0] ; clk          ; spi_clk     ; 0.000        ; -2.324     ; 4.026      ;
; 6.138 ; reset_module:rst_mod|rst_n ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|lpm_counter:cntr5|cntr_paj:auto_generated|counter_reg_bit[2] ; clk          ; spi_clk     ; 0.000        ; -2.324     ; 4.026      ;
; 6.138 ; reset_module:rst_mod|rst_n ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|lpm_counter:cntr5|cntr_paj:auto_generated|counter_reg_bit[3] ; clk          ; spi_clk     ; 0.000        ; -2.324     ; 4.026      ;
; 6.138 ; reset_module:rst_mod|rst_n ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|lpm_counter:cntr5|cntr_paj:auto_generated|counter_reg_bit[4] ; clk          ; spi_clk     ; 0.000        ; -2.324     ; 4.026      ;
; 6.138 ; reset_module:rst_mod|rst_n ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|lpm_counter:cntr5|cntr_paj:auto_generated|counter_reg_bit[5] ; clk          ; spi_clk     ; 0.000        ; -2.324     ; 4.026      ;
; 6.138 ; reset_module:rst_mod|rst_n ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|write_init_counter_state                                     ; clk          ; spi_clk     ; 0.000        ; -2.323     ; 4.027      ;
; 6.138 ; reset_module:rst_mod|rst_n ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|write_pre_data_state                                         ; clk          ; spi_clk     ; 0.000        ; -2.324     ; 4.026      ;
; 6.138 ; reset_module:rst_mod|rst_n ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|write_data_state                                             ; clk          ; spi_clk     ; 0.000        ; -2.324     ; 4.026      ;
; 6.138 ; reset_module:rst_mod|rst_n ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|read_init_counter_state                                      ; clk          ; spi_clk     ; 0.000        ; -2.323     ; 4.027      ;
; 6.138 ; reset_module:rst_mod|rst_n ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|read_pre_data_state                                          ; clk          ; spi_clk     ; 0.000        ; -2.324     ; 4.026      ;
; 6.138 ; reset_module:rst_mod|rst_n ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|lpm_counter:cntr5|cntr_paj:auto_generated|counter_reg_bit[1] ; clk          ; spi_clk     ; 0.000        ; -2.324     ; 4.026      ;
; 6.138 ; reset_module:rst_mod|rst_n ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|read_data_state                                              ; clk          ; spi_clk     ; 0.000        ; -2.324     ; 4.026      ;
+-------+----------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'spi_clk'                                                                                                                                                       ;
+--------+--------------+----------------+------------------+---------+------------+-------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                                                                                                  ;
+--------+--------------+----------------+------------------+---------+------------+-------------------------------------------------------------------------------------------------------------------------+
; -5.000 ; 20.000       ; 25.000         ; Min Period       ; spi_clk ; Fall       ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|wire_sd4_regout          ;
; -0.364 ; 9.938        ; 10.302         ; High Pulse Width ; spi_clk ; Fall       ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|wire_sd4_regout          ;
; -0.242 ; 10.060       ; 10.302         ; Low Pulse Width  ; spi_clk ; Fall       ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|wire_sd4_regout          ;
; 9.700  ; 9.920        ; 0.220          ; High Pulse Width ; spi_clk ; Rise       ; ahb2ram:u_ahb2ram|usr_address[3]                                                                                        ;
; 9.700  ; 9.920        ; 0.220          ; High Pulse Width ; spi_clk ; Rise       ; ahb2ram:u_ahb2ram|usr_address[4]                                                                                        ;
; 9.700  ; 9.920        ; 0.220          ; High Pulse Width ; spi_clk ; Rise       ; ahb2ram:u_ahb2ram|usr_address[5]                                                                                        ;
; 9.700  ; 9.920        ; 0.220          ; High Pulse Width ; spi_clk ; Rise       ; ahb2ram:u_ahb2ram|usr_address[7]                                                                                        ;
; 9.700  ; 9.920        ; 0.220          ; High Pulse Width ; spi_clk ; Rise       ; ahb2ram:u_ahb2ram|usr_address[8]                                                                                        ;
; 9.700  ; 9.920        ; 0.220          ; High Pulse Width ; spi_clk ; Rise       ; ahb2ram:u_ahb2ram|usr_address_tmp1[3]                                                                                   ;
; 9.700  ; 9.920        ; 0.220          ; High Pulse Width ; spi_clk ; Rise       ; ahb2ram:u_ahb2ram|usr_address_tmp1[4]                                                                                   ;
; 9.700  ; 9.920        ; 0.220          ; High Pulse Width ; spi_clk ; Rise       ; ahb2ram:u_ahb2ram|usr_address_tmp1[5]                                                                                   ;
; 9.700  ; 9.920        ; 0.220          ; High Pulse Width ; spi_clk ; Rise       ; ahb2ram:u_ahb2ram|usr_address_tmp1[7]                                                                                   ;
; 9.700  ; 9.920        ; 0.220          ; High Pulse Width ; spi_clk ; Rise       ; ahb2ram:u_ahb2ram|usr_address_tmp1[8]                                                                                   ;
; 9.700  ; 9.920        ; 0.220          ; High Pulse Width ; spi_clk ; Rise       ; counter[0]                                                                                                              ;
; 9.700  ; 9.920        ; 0.220          ; High Pulse Width ; spi_clk ; Rise       ; counter[1]                                                                                                              ;
; 9.700  ; 9.920        ; 0.220          ; High Pulse Width ; spi_clk ; Rise       ; counter[2]                                                                                                              ;
; 9.700  ; 9.920        ; 0.220          ; High Pulse Width ; spi_clk ; Rise       ; counter[3]                                                                                                              ;
; 9.700  ; 9.920        ; 0.220          ; High Pulse Width ; spi_clk ; Rise       ; data_in[16]                                                                                                             ;
; 9.700  ; 9.920        ; 0.220          ; High Pulse Width ; spi_clk ; Rise       ; data_in[2]                                                                                                              ;
; 9.700  ; 9.920        ; 0.220          ; High Pulse Width ; spi_clk ; Rise       ; data_in[3]                                                                                                              ;
; 9.700  ; 9.920        ; 0.220          ; High Pulse Width ; spi_clk ; Rise       ; data_in[6]                                                                                                              ;
; 9.700  ; 9.920        ; 0.220          ; High Pulse Width ; spi_clk ; Rise       ; param[0]                                                                                                                ;
; 9.700  ; 9.920        ; 0.220          ; High Pulse Width ; spi_clk ; Rise       ; param[1]                                                                                                                ;
; 9.700  ; 9.920        ; 0.220          ; High Pulse Width ; spi_clk ; Rise       ; param[2]                                                                                                                ;
; 9.700  ; 9.920        ; 0.220          ; High Pulse Width ; spi_clk ; Rise       ; read_param                                                                                                              ;
; 9.701  ; 9.921        ; 0.220          ; High Pulse Width ; spi_clk ; Rise       ; ahb2ram:u_ahb2ram|usr_address[2]                                                                                        ;
; 9.701  ; 9.921        ; 0.220          ; High Pulse Width ; spi_clk ; Rise       ; ahb2ram:u_ahb2ram|usr_address_tmp1[2]                                                                                   ;
; 9.701  ; 9.921        ; 0.220          ; High Pulse Width ; spi_clk ; Rise       ; data_in[18]                                                                                                             ;
; 9.701  ; 9.921        ; 0.220          ; High Pulse Width ; spi_clk ; Rise       ; data_in[4]                                                                                                              ;
; 9.701  ; 9.921        ; 0.220          ; High Pulse Width ; spi_clk ; Rise       ; data_in[5]                                                                                                              ;
; 9.702  ; 9.922        ; 0.220          ; High Pulse Width ; spi_clk ; Rise       ; ahb2ram:u_ahb2ram|usr_address[10]                                                                                       ;
; 9.702  ; 9.922        ; 0.220          ; High Pulse Width ; spi_clk ; Rise       ; ahb2ram:u_ahb2ram|usr_address_tmp1[10]                                                                                  ;
; 9.702  ; 9.922        ; 0.220          ; High Pulse Width ; spi_clk ; Rise       ; data_in[20]                                                                                                             ;
; 9.702  ; 9.922        ; 0.220          ; High Pulse Width ; spi_clk ; Rise       ; data_in[21]                                                                                                             ;
; 9.702  ; 9.922        ; 0.220          ; High Pulse Width ; spi_clk ; Rise       ; reconfig                                                                                                                ;
; 9.702  ; 9.922        ; 0.220          ; High Pulse Width ; spi_clk ; Rise       ; reconfig_cnt[0]                                                                                                         ;
; 9.702  ; 9.922        ; 0.220          ; High Pulse Width ; spi_clk ; Rise       ; reconfig_cnt[1]                                                                                                         ;
; 9.702  ; 9.922        ; 0.220          ; High Pulse Width ; spi_clk ; Rise       ; reconfig_cnt[2]                                                                                                         ;
; 9.702  ; 9.922        ; 0.220          ; High Pulse Width ; spi_clk ; Rise       ; reconfig_cnt[3]                                                                                                         ;
; 9.702  ; 9.922        ; 0.220          ; High Pulse Width ; spi_clk ; Rise       ; reconfig_d1                                                                                                             ;
; 9.702  ; 9.922        ; 0.220          ; High Pulse Width ; spi_clk ; Rise       ; reconfig_d2                                                                                                             ;
; 9.702  ; 9.922        ; 0.220          ; High Pulse Width ; spi_clk ; Rise       ; reconfig_lock                                                                                                           ;
; 9.702  ; 9.922        ; 0.220          ; High Pulse Width ; spi_clk ; Rise       ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[0]                ;
; 9.702  ; 9.922        ; 0.220          ; High Pulse Width ; spi_clk ; Rise       ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[1]                ;
; 9.702  ; 9.922        ; 0.220          ; High Pulse Width ; spi_clk ; Rise       ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[20]               ;
; 9.702  ; 9.922        ; 0.220          ; High Pulse Width ; spi_clk ; Rise       ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[21]               ;
; 9.702  ; 9.922        ; 0.220          ; High Pulse Width ; spi_clk ; Rise       ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[22]               ;
; 9.702  ; 9.922        ; 0.220          ; High Pulse Width ; spi_clk ; Rise       ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[23]               ;
; 9.702  ; 9.922        ; 0.220          ; High Pulse Width ; spi_clk ; Rise       ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[24]               ;
; 9.702  ; 9.922        ; 0.220          ; High Pulse Width ; spi_clk ; Rise       ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[25]               ;
; 9.702  ; 9.922        ; 0.220          ; High Pulse Width ; spi_clk ; Rise       ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[26]               ;
; 9.702  ; 9.922        ; 0.220          ; High Pulse Width ; spi_clk ; Rise       ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[27]               ;
; 9.702  ; 9.922        ; 0.220          ; High Pulse Width ; spi_clk ; Rise       ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[28]               ;
; 9.702  ; 9.922        ; 0.220          ; High Pulse Width ; spi_clk ; Rise       ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[2]                ;
; 9.702  ; 9.922        ; 0.220          ; High Pulse Width ; spi_clk ; Rise       ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[3]                ;
; 9.702  ; 9.922        ; 0.220          ; High Pulse Width ; spi_clk ; Rise       ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[4]                ;
; 9.702  ; 9.922        ; 0.220          ; High Pulse Width ; spi_clk ; Rise       ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[5]                ;
; 9.702  ; 9.922        ; 0.220          ; High Pulse Width ; spi_clk ; Rise       ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[6]                ;
; 9.702  ; 9.922        ; 0.220          ; High Pulse Width ; spi_clk ; Rise       ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[7]                ;
; 9.703  ; 9.923        ; 0.220          ; High Pulse Width ; spi_clk ; Rise       ; ahb2ram:u_ahb2ram|usr_address[0]                                                                                        ;
; 9.703  ; 9.923        ; 0.220          ; High Pulse Width ; spi_clk ; Rise       ; ahb2ram:u_ahb2ram|usr_address[1]                                                                                        ;
; 9.703  ; 9.923        ; 0.220          ; High Pulse Width ; spi_clk ; Rise       ; ahb2ram:u_ahb2ram|usr_address_tmp1[0]                                                                                   ;
; 9.703  ; 9.923        ; 0.220          ; High Pulse Width ; spi_clk ; Rise       ; ahb2ram:u_ahb2ram|usr_address_tmp1[1]                                                                                   ;
; 9.703  ; 9.923        ; 0.220          ; High Pulse Width ; spi_clk ; Rise       ; ahb2ram:u_ahb2ram|usr_wren                                                                                              ;
; 9.703  ; 9.923        ; 0.220          ; High Pulse Width ; spi_clk ; Rise       ; data_in[0]                                                                                                              ;
; 9.703  ; 9.923        ; 0.220          ; High Pulse Width ; spi_clk ; Rise       ; data_in[13]                                                                                                             ;
; 9.703  ; 9.923        ; 0.220          ; High Pulse Width ; spi_clk ; Rise       ; data_in[1]                                                                                                              ;
; 9.703  ; 9.923        ; 0.220          ; High Pulse Width ; spi_clk ; Rise       ; data_in[8]                                                                                                              ;
; 9.703  ; 9.923        ; 0.220          ; High Pulse Width ; spi_clk ; Rise       ; read_source[0]                                                                                                          ;
; 9.703  ; 9.923        ; 0.220          ; High Pulse Width ; spi_clk ; Rise       ; read_source[1]                                                                                                          ;
; 9.703  ; 9.923        ; 0.220          ; High Pulse Width ; spi_clk ; Rise       ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe1a0[0]               ;
; 9.703  ; 9.923        ; 0.220          ; High Pulse Width ; spi_clk ; Rise       ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe1a1[0]               ;
; 9.703  ; 9.923        ; 0.220          ; High Pulse Width ; spi_clk ; Rise       ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe2a0[0]               ;
; 9.703  ; 9.923        ; 0.220          ; High Pulse Width ; spi_clk ; Rise       ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe2a1[0]               ;
; 9.703  ; 9.923        ; 0.220          ; High Pulse Width ; spi_clk ; Rise       ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe8                    ;
; 9.703  ; 9.923        ; 0.220          ; High Pulse Width ; spi_clk ; Rise       ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe9a[0]                ;
; 9.703  ; 9.923        ; 0.220          ; High Pulse Width ; spi_clk ; Rise       ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe9a[1]                ;
; 9.703  ; 9.923        ; 0.220          ; High Pulse Width ; spi_clk ; Rise       ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe9a[2]                ;
; 9.703  ; 9.923        ; 0.220          ; High Pulse Width ; spi_clk ; Rise       ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe9a[3]                ;
; 9.703  ; 9.923        ; 0.220          ; High Pulse Width ; spi_clk ; Rise       ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe9a[4]                ;
; 9.703  ; 9.923        ; 0.220          ; High Pulse Width ; spi_clk ; Rise       ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe9a[5]                ;
; 9.703  ; 9.923        ; 0.220          ; High Pulse Width ; spi_clk ; Rise       ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe9a[6]                ;
; 9.703  ; 9.923        ; 0.220          ; High Pulse Width ; spi_clk ; Rise       ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|read_init_state          ;
; 9.703  ; 9.923        ; 0.220          ; High Pulse Width ; spi_clk ; Rise       ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|read_source_update_state ;
; 9.703  ; 9.923        ; 0.220          ; High Pulse Width ; spi_clk ; Rise       ; write_param                                                                                                             ;
; 9.703  ; 9.923        ; 0.220          ; High Pulse Width ; spi_clk ; Rise       ; write_param_d                                                                                                           ;
; 9.704  ; 9.924        ; 0.220          ; High Pulse Width ; spi_clk ; Rise       ; data_in[19]                                                                                                             ;
; 9.705  ; 9.925        ; 0.220          ; High Pulse Width ; spi_clk ; Rise       ; data_in[7]                                                                                                              ;
; 9.705  ; 9.925        ; 0.220          ; High Pulse Width ; spi_clk ; Rise       ; read_param_d                                                                                                            ;
; 9.705  ; 9.925        ; 0.220          ; High Pulse Width ; spi_clk ; Rise       ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe3a0[0]               ;
; 9.705  ; 9.925        ; 0.220          ; High Pulse Width ; spi_clk ; Rise       ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe3a1[0]               ;
; 9.705  ; 9.925        ; 0.220          ; High Pulse Width ; spi_clk ; Rise       ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[10]               ;
; 9.705  ; 9.925        ; 0.220          ; High Pulse Width ; spi_clk ; Rise       ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[11]               ;
; 9.705  ; 9.925        ; 0.220          ; High Pulse Width ; spi_clk ; Rise       ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[12]               ;
; 9.705  ; 9.925        ; 0.220          ; High Pulse Width ; spi_clk ; Rise       ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[13]               ;
; 9.705  ; 9.925        ; 0.220          ; High Pulse Width ; spi_clk ; Rise       ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[14]               ;
; 9.705  ; 9.925        ; 0.220          ; High Pulse Width ; spi_clk ; Rise       ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[15]               ;
; 9.705  ; 9.925        ; 0.220          ; High Pulse Width ; spi_clk ; Rise       ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[16]               ;
; 9.705  ; 9.925        ; 0.220          ; High Pulse Width ; spi_clk ; Rise       ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[17]               ;
; 9.705  ; 9.925        ; 0.220          ; High Pulse Width ; spi_clk ; Rise       ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[18]               ;
+--------+--------------+----------------+------------------+---------+------------+-------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'cpu_clk'                                                                                                                                                                                                                                                                                                                                                                            ;
+-------+--------------+----------------+------------------+---------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                                                                                                                                                                                                                                                                                                                        ;
+-------+--------------+----------------+------------------+---------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.699 ; 9.919        ; 0.220          ; High Pulse Width ; cpu_clk ; Rise       ; ahb2ram:u_ahb2ram|byteena[0]                                                                                                                                                                                                                                                                                                                  ;
; 9.699 ; 9.919        ; 0.220          ; High Pulse Width ; cpu_clk ; Rise       ; ahb2ram:u_ahb2ram|byteena[1]                                                                                                                                                                                                                                                                                                                  ;
; 9.699 ; 9.919        ; 0.220          ; High Pulse Width ; cpu_clk ; Rise       ; ahb2ram:u_ahb2ram|byteena[2]                                                                                                                                                                                                                                                                                                                  ;
; 9.699 ; 9.919        ; 0.220          ; High Pulse Width ; cpu_clk ; Rise       ; ahb2ram:u_ahb2ram|byteena[3]                                                                                                                                                                                                                                                                                                                  ;
; 9.699 ; 9.919        ; 0.220          ; High Pulse Width ; cpu_clk ; Rise       ; ahb2ram:u_ahb2ram|hready_out                                                                                                                                                                                                                                                                                                                  ;
; 9.699 ; 9.919        ; 0.220          ; High Pulse Width ; cpu_clk ; Rise       ; ahb2ram:u_ahb2ram|ram_wren                                                                                                                                                                                                                                                                                                                    ;
; 9.699 ; 9.919        ; 0.220          ; High Pulse Width ; cpu_clk ; Rise       ; ahb2ram:u_ahb2ram|rd_en_d1                                                                                                                                                                                                                                                                                                                    ;
; 9.699 ; 9.919        ; 0.220          ; High Pulse Width ; cpu_clk ; Rise       ; ahb2ram:u_ahb2ram|rd_en_d2                                                                                                                                                                                                                                                                                                                    ;
; 9.699 ; 9.919        ; 0.220          ; High Pulse Width ; cpu_clk ; Rise       ; ahb2ram:u_ahb2ram|rd_en_d3                                                                                                                                                                                                                                                                                                                    ;
; 9.699 ; 9.919        ; 0.220          ; High Pulse Width ; cpu_clk ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[39]                                                                                                                                                                                                                                                                                            ;
; 9.699 ; 9.919        ; 0.220          ; High Pulse Width ; cpu_clk ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[27]                                                                                                                                                                                                                                                                                         ;
; 9.699 ; 9.919        ; 0.220          ; High Pulse Width ; cpu_clk ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[28]                                                                                                                                                                                                                                                                                         ;
; 9.699 ; 9.919        ; 0.220          ; High Pulse Width ; cpu_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][39]                                                                                                                                                                                                       ;
; 9.699 ; 9.919        ; 0.220          ; High Pulse Width ; cpu_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][39]                                                                                                                                                                                                       ;
; 9.699 ; 9.919        ; 0.220          ; High Pulse Width ; cpu_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][39]                                                                                                                                                                                                       ;
; 9.699 ; 9.919        ; 0.220          ; High Pulse Width ; cpu_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][39]                                                                                                                                                                                                       ;
; 9.699 ; 9.919        ; 0.220          ; High Pulse Width ; cpu_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][0]                                                                                                                                                        ;
; 9.699 ; 9.919        ; 0.220          ; High Pulse Width ; cpu_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][1]                                                                                                                                                        ;
; 9.699 ; 9.919        ; 0.220          ; High Pulse Width ; cpu_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][2]                                                                                                                                                        ;
; 9.699 ; 9.919        ; 0.220          ; High Pulse Width ; cpu_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][3]                                                                                                                                                        ;
; 9.699 ; 9.919        ; 0.220          ; High Pulse Width ; cpu_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][4]                                                                                                                                                        ;
; 9.699 ; 9.919        ; 0.220          ; High Pulse Width ; cpu_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][5]                                                                                                                                                        ;
; 9.699 ; 9.919        ; 0.220          ; High Pulse Width ; cpu_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][6]                                                                                                                                                        ;
; 9.699 ; 9.919        ; 0.220          ; High Pulse Width ; cpu_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][0]                                                                                                                                                        ;
; 9.699 ; 9.919        ; 0.220          ; High Pulse Width ; cpu_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][12]                                                                                                                                                       ;
; 9.699 ; 9.919        ; 0.220          ; High Pulse Width ; cpu_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][1]                                                                                                                                                        ;
; 9.699 ; 9.919        ; 0.220          ; High Pulse Width ; cpu_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][2]                                                                                                                                                        ;
; 9.699 ; 9.919        ; 0.220          ; High Pulse Width ; cpu_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][3]                                                                                                                                                        ;
; 9.699 ; 9.919        ; 0.220          ; High Pulse Width ; cpu_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][4]                                                                                                                                                        ;
; 9.699 ; 9.919        ; 0.220          ; High Pulse Width ; cpu_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5]                                                                                                                                                        ;
; 9.699 ; 9.919        ; 0.220          ; High Pulse Width ; cpu_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][6]                                                                                                                                                        ;
; 9.699 ; 9.919        ; 0.220          ; High Pulse Width ; cpu_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[1]                                                                                                                                                                                                   ;
; 9.699 ; 9.919        ; 0.220          ; High Pulse Width ; cpu_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[5]                                                                                                                                                                                                   ;
; 9.699 ; 9.919        ; 0.220          ; High Pulse Width ; cpu_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[6]                                                                                                                                                                                                   ;
; 9.699 ; 9.919        ; 0.220          ; High Pulse Width ; cpu_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[7]                                                                                                                                                                                                   ;
; 9.699 ; 9.919        ; 0.220          ; High Pulse Width ; cpu_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[9]                                                                                                                                                                                                   ;
; 9.699 ; 9.919        ; 0.220          ; High Pulse Width ; cpu_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|run                                                                                                                                                                                                                               ;
; 9.699 ; 9.919        ; 0.220          ; High Pulse Width ; cpu_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                                                                                                                                        ;
; 9.699 ; 9.919        ; 0.220          ; High Pulse Width ; cpu_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:collecting_post_data_var                                                                                                                                               ;
; 9.699 ; 9.919        ; 0.220          ; High Pulse Width ; cpu_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                                                                                                                                   ;
; 9.699 ; 9.919        ; 0.220          ; High Pulse Width ; cpu_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                                                                                                                                      ;
; 9.699 ; 9.919        ; 0.220          ; High Pulse Width ; cpu_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:segment_shift_var                                                                                                                                                      ;
; 9.699 ; 9.919        ; 0.220          ; High Pulse Width ; cpu_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]                                                                                                                                                                             ;
; 9.699 ; 9.919        ; 0.220          ; High Pulse Width ; cpu_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|holdff   ;
; 9.699 ; 9.919        ; 0.220          ; High Pulse Width ; cpu_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|regoutff ;
; 9.699 ; 9.919        ; 0.220          ; High Pulse Width ; cpu_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|holdff   ;
; 9.699 ; 9.919        ; 0.220          ; High Pulse Width ; cpu_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|regoutff ;
; 9.699 ; 9.919        ; 0.220          ; High Pulse Width ; cpu_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff                                                                                                                                                                                                                    ;
; 9.699 ; 9.919        ; 0.220          ; High Pulse Width ; cpu_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                                                                                                                                               ;
; 9.700 ; 9.920        ; 0.220          ; High Pulse Width ; cpu_clk ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[0]                                                                                                                                                                                                                                                                                             ;
; 9.700 ; 9.920        ; 0.220          ; High Pulse Width ; cpu_clk ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[10]                                                                                                                                                                                                                                                                                            ;
; 9.700 ; 9.920        ; 0.220          ; High Pulse Width ; cpu_clk ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[11]                                                                                                                                                                                                                                                                                            ;
; 9.700 ; 9.920        ; 0.220          ; High Pulse Width ; cpu_clk ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[12]                                                                                                                                                                                                                                                                                            ;
; 9.700 ; 9.920        ; 0.220          ; High Pulse Width ; cpu_clk ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[13]                                                                                                                                                                                                                                                                                            ;
; 9.700 ; 9.920        ; 0.220          ; High Pulse Width ; cpu_clk ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[14]                                                                                                                                                                                                                                                                                            ;
; 9.700 ; 9.920        ; 0.220          ; High Pulse Width ; cpu_clk ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[17]                                                                                                                                                                                                                                                                                            ;
; 9.700 ; 9.920        ; 0.220          ; High Pulse Width ; cpu_clk ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[18]                                                                                                                                                                                                                                                                                            ;
; 9.700 ; 9.920        ; 0.220          ; High Pulse Width ; cpu_clk ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[19]                                                                                                                                                                                                                                                                                            ;
; 9.700 ; 9.920        ; 0.220          ; High Pulse Width ; cpu_clk ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[1]                                                                                                                                                                                                                                                                                             ;
; 9.700 ; 9.920        ; 0.220          ; High Pulse Width ; cpu_clk ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[20]                                                                                                                                                                                                                                                                                            ;
; 9.700 ; 9.920        ; 0.220          ; High Pulse Width ; cpu_clk ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[21]                                                                                                                                                                                                                                                                                            ;
; 9.700 ; 9.920        ; 0.220          ; High Pulse Width ; cpu_clk ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[22]                                                                                                                                                                                                                                                                                            ;
; 9.700 ; 9.920        ; 0.220          ; High Pulse Width ; cpu_clk ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[23]                                                                                                                                                                                                                                                                                            ;
; 9.700 ; 9.920        ; 0.220          ; High Pulse Width ; cpu_clk ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[24]                                                                                                                                                                                                                                                                                            ;
; 9.700 ; 9.920        ; 0.220          ; High Pulse Width ; cpu_clk ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[25]                                                                                                                                                                                                                                                                                            ;
; 9.700 ; 9.920        ; 0.220          ; High Pulse Width ; cpu_clk ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[26]                                                                                                                                                                                                                                                                                            ;
; 9.700 ; 9.920        ; 0.220          ; High Pulse Width ; cpu_clk ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[2]                                                                                                                                                                                                                                                                                             ;
; 9.700 ; 9.920        ; 0.220          ; High Pulse Width ; cpu_clk ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[36]                                                                                                                                                                                                                                                                                            ;
; 9.700 ; 9.920        ; 0.220          ; High Pulse Width ; cpu_clk ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[37]                                                                                                                                                                                                                                                                                            ;
; 9.700 ; 9.920        ; 0.220          ; High Pulse Width ; cpu_clk ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[38]                                                                                                                                                                                                                                                                                            ;
; 9.700 ; 9.920        ; 0.220          ; High Pulse Width ; cpu_clk ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[3]                                                                                                                                                                                                                                                                                             ;
; 9.700 ; 9.920        ; 0.220          ; High Pulse Width ; cpu_clk ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[40]                                                                                                                                                                                                                                                                                            ;
; 9.700 ; 9.920        ; 0.220          ; High Pulse Width ; cpu_clk ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[41]                                                                                                                                                                                                                                                                                            ;
; 9.700 ; 9.920        ; 0.220          ; High Pulse Width ; cpu_clk ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[42]                                                                                                                                                                                                                                                                                            ;
; 9.700 ; 9.920        ; 0.220          ; High Pulse Width ; cpu_clk ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[44]                                                                                                                                                                                                                                                                                            ;
; 9.700 ; 9.920        ; 0.220          ; High Pulse Width ; cpu_clk ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[4]                                                                                                                                                                                                                                                                                             ;
; 9.700 ; 9.920        ; 0.220          ; High Pulse Width ; cpu_clk ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[54]                                                                                                                                                                                                                                                                                            ;
; 9.700 ; 9.920        ; 0.220          ; High Pulse Width ; cpu_clk ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[57]                                                                                                                                                                                                                                                                                            ;
; 9.700 ; 9.920        ; 0.220          ; High Pulse Width ; cpu_clk ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[7]                                                                                                                                                                                                                                                                                             ;
; 9.700 ; 9.920        ; 0.220          ; High Pulse Width ; cpu_clk ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[9]                                                                                                                                                                                                                                                                                             ;
; 9.700 ; 9.920        ; 0.220          ; High Pulse Width ; cpu_clk ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[0]                                                                                                                                                                                                                                                                                          ;
; 9.700 ; 9.920        ; 0.220          ; High Pulse Width ; cpu_clk ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[16]                                                                                                                                                                                                                                                                                         ;
; 9.700 ; 9.920        ; 0.220          ; High Pulse Width ; cpu_clk ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[17]                                                                                                                                                                                                                                                                                         ;
; 9.700 ; 9.920        ; 0.220          ; High Pulse Width ; cpu_clk ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[18]                                                                                                                                                                                                                                                                                         ;
; 9.700 ; 9.920        ; 0.220          ; High Pulse Width ; cpu_clk ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[19]                                                                                                                                                                                                                                                                                         ;
; 9.700 ; 9.920        ; 0.220          ; High Pulse Width ; cpu_clk ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[25]                                                                                                                                                                                                                                                                                         ;
; 9.700 ; 9.920        ; 0.220          ; High Pulse Width ; cpu_clk ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[26]                                                                                                                                                                                                                                                                                         ;
; 9.700 ; 9.920        ; 0.220          ; High Pulse Width ; cpu_clk ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[2]                                                                                                                                                                                                                                                                                          ;
; 9.700 ; 9.920        ; 0.220          ; High Pulse Width ; cpu_clk ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[36]                                                                                                                                                                                                                                                                                         ;
; 9.700 ; 9.920        ; 0.220          ; High Pulse Width ; cpu_clk ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[37]                                                                                                                                                                                                                                                                                         ;
; 9.700 ; 9.920        ; 0.220          ; High Pulse Width ; cpu_clk ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[38]                                                                                                                                                                                                                                                                                         ;
; 9.700 ; 9.920        ; 0.220          ; High Pulse Width ; cpu_clk ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[39]                                                                                                                                                                                                                                                                                         ;
; 9.700 ; 9.920        ; 0.220          ; High Pulse Width ; cpu_clk ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[3]                                                                                                                                                                                                                                                                                          ;
; 9.700 ; 9.920        ; 0.220          ; High Pulse Width ; cpu_clk ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[8]                                                                                                                                                                                                                                                                                          ;
; 9.700 ; 9.920        ; 0.220          ; High Pulse Width ; cpu_clk ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[9]                                                                                                                                                                                                                                                                                          ;
; 9.700 ; 9.920        ; 0.220          ; High Pulse Width ; cpu_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][0]                                                                                                                                                                                                        ;
; 9.700 ; 9.920        ; 0.220          ; High Pulse Width ; cpu_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][10]                                                                                                                                                                                                       ;
; 9.700 ; 9.920        ; 0.220          ; High Pulse Width ; cpu_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][11]                                                                                                                                                                                                       ;
; 9.700 ; 9.920        ; 0.220          ; High Pulse Width ; cpu_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][12]                                                                                                                                                                                                       ;
; 9.700 ; 9.920        ; 0.220          ; High Pulse Width ; cpu_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][13]                                                                                                                                                                                                       ;
+-------+--------------+----------------+------------------+---------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clk'                                                                                               ;
+-------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                         ;
+-------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------+
; 9.757 ; 9.945        ; 0.188          ; Low Pulse Width  ; clk   ; Rise       ; heart_cnt[0]                                                   ;
; 9.758 ; 9.946        ; 0.188          ; Low Pulse Width  ; clk   ; Rise       ; heart_cnt[10]                                                  ;
; 9.758 ; 9.946        ; 0.188          ; Low Pulse Width  ; clk   ; Rise       ; heart_cnt[11]                                                  ;
; 9.758 ; 9.946        ; 0.188          ; Low Pulse Width  ; clk   ; Rise       ; heart_cnt[12]                                                  ;
; 9.758 ; 9.946        ; 0.188          ; Low Pulse Width  ; clk   ; Rise       ; heart_cnt[13]                                                  ;
; 9.758 ; 9.946        ; 0.188          ; Low Pulse Width  ; clk   ; Rise       ; heart_cnt[14]                                                  ;
; 9.758 ; 9.946        ; 0.188          ; Low Pulse Width  ; clk   ; Rise       ; heart_cnt[1]                                                   ;
; 9.758 ; 9.946        ; 0.188          ; Low Pulse Width  ; clk   ; Rise       ; heart_cnt[2]                                                   ;
; 9.758 ; 9.946        ; 0.188          ; Low Pulse Width  ; clk   ; Rise       ; heart_cnt[3]                                                   ;
; 9.758 ; 9.946        ; 0.188          ; Low Pulse Width  ; clk   ; Rise       ; heart_cnt[4]                                                   ;
; 9.758 ; 9.946        ; 0.188          ; Low Pulse Width  ; clk   ; Rise       ; heart_cnt[5]                                                   ;
; 9.758 ; 9.946        ; 0.188          ; Low Pulse Width  ; clk   ; Rise       ; heart_cnt[6]                                                   ;
; 9.758 ; 9.946        ; 0.188          ; Low Pulse Width  ; clk   ; Rise       ; heart_cnt[7]                                                   ;
; 9.758 ; 9.946        ; 0.188          ; Low Pulse Width  ; clk   ; Rise       ; heart_cnt[8]                                                   ;
; 9.758 ; 9.946        ; 0.188          ; Low Pulse Width  ; clk   ; Rise       ; heart_cnt[9]                                                   ;
; 9.760 ; 9.948        ; 0.188          ; Low Pulse Width  ; clk   ; Rise       ; heart_cnt[15]                                                  ;
; 9.760 ; 9.948        ; 0.188          ; Low Pulse Width  ; clk   ; Rise       ; heart_cnt[16]                                                  ;
; 9.760 ; 9.948        ; 0.188          ; Low Pulse Width  ; clk   ; Rise       ; heart_cnt[17]                                                  ;
; 9.760 ; 9.948        ; 0.188          ; Low Pulse Width  ; clk   ; Rise       ; heart_cnt[18]                                                  ;
; 9.760 ; 9.948        ; 0.188          ; Low Pulse Width  ; clk   ; Rise       ; heart_cnt[19]                                                  ;
; 9.760 ; 9.948        ; 0.188          ; Low Pulse Width  ; clk   ; Rise       ; heart_cnt[20]                                                  ;
; 9.760 ; 9.948        ; 0.188          ; Low Pulse Width  ; clk   ; Rise       ; heart_cnt[21]                                                  ;
; 9.760 ; 9.948        ; 0.188          ; Low Pulse Width  ; clk   ; Rise       ; heart_cnt[22]                                                  ;
; 9.760 ; 9.948        ; 0.188          ; Low Pulse Width  ; clk   ; Rise       ; heart_cnt[23]                                                  ;
; 9.760 ; 9.948        ; 0.188          ; Low Pulse Width  ; clk   ; Rise       ; heart_cnt[24]                                                  ;
; 9.760 ; 9.948        ; 0.188          ; Low Pulse Width  ; clk   ; Rise       ; heart_cnt[25]                                                  ;
; 9.760 ; 9.948        ; 0.188          ; Low Pulse Width  ; clk   ; Rise       ; heart_cnt[26]                                                  ;
; 9.760 ; 9.948        ; 0.188          ; Low Pulse Width  ; clk   ; Rise       ; heart_cnt[27]                                                  ;
; 9.760 ; 9.948        ; 0.188          ; Low Pulse Width  ; clk   ; Rise       ; heart_cnt[28]                                                  ;
; 9.760 ; 9.948        ; 0.188          ; Low Pulse Width  ; clk   ; Rise       ; heart_cnt[29]                                                  ;
; 9.763 ; 9.951        ; 0.188          ; Low Pulse Width  ; clk   ; Rise       ; reset_module:rst_mod|reset_init[0]                             ;
; 9.763 ; 9.951        ; 0.188          ; Low Pulse Width  ; clk   ; Rise       ; reset_module:rst_mod|reset_init[1]                             ;
; 9.763 ; 9.951        ; 0.188          ; Low Pulse Width  ; clk   ; Rise       ; reset_module:rst_mod|reset_init[2]                             ;
; 9.763 ; 9.951        ; 0.188          ; Low Pulse Width  ; clk   ; Rise       ; reset_module:rst_mod|reset_init[3]                             ;
; 9.763 ; 9.951        ; 0.188          ; Low Pulse Width  ; clk   ; Rise       ; reset_module:rst_mod|reset_init[4]                             ;
; 9.763 ; 9.951        ; 0.188          ; Low Pulse Width  ; clk   ; Rise       ; reset_module:rst_mod|reset_init[5]                             ;
; 9.763 ; 9.951        ; 0.188          ; Low Pulse Width  ; clk   ; Rise       ; reset_module:rst_mod|rst_n                                     ;
; 9.829 ; 10.049       ; 0.220          ; High Pulse Width ; clk   ; Rise       ; reset_module:rst_mod|reset_init[0]                             ;
; 9.829 ; 10.049       ; 0.220          ; High Pulse Width ; clk   ; Rise       ; reset_module:rst_mod|reset_init[1]                             ;
; 9.829 ; 10.049       ; 0.220          ; High Pulse Width ; clk   ; Rise       ; reset_module:rst_mod|reset_init[2]                             ;
; 9.829 ; 10.049       ; 0.220          ; High Pulse Width ; clk   ; Rise       ; reset_module:rst_mod|reset_init[3]                             ;
; 9.829 ; 10.049       ; 0.220          ; High Pulse Width ; clk   ; Rise       ; reset_module:rst_mod|reset_init[4]                             ;
; 9.829 ; 10.049       ; 0.220          ; High Pulse Width ; clk   ; Rise       ; reset_module:rst_mod|reset_init[5]                             ;
; 9.829 ; 10.049       ; 0.220          ; High Pulse Width ; clk   ; Rise       ; reset_module:rst_mod|rst_n                                     ;
; 9.831 ; 10.051       ; 0.220          ; High Pulse Width ; clk   ; Rise       ; heart_cnt[15]                                                  ;
; 9.831 ; 10.051       ; 0.220          ; High Pulse Width ; clk   ; Rise       ; heart_cnt[16]                                                  ;
; 9.831 ; 10.051       ; 0.220          ; High Pulse Width ; clk   ; Rise       ; heart_cnt[17]                                                  ;
; 9.831 ; 10.051       ; 0.220          ; High Pulse Width ; clk   ; Rise       ; heart_cnt[18]                                                  ;
; 9.831 ; 10.051       ; 0.220          ; High Pulse Width ; clk   ; Rise       ; heart_cnt[19]                                                  ;
; 9.831 ; 10.051       ; 0.220          ; High Pulse Width ; clk   ; Rise       ; heart_cnt[20]                                                  ;
; 9.831 ; 10.051       ; 0.220          ; High Pulse Width ; clk   ; Rise       ; heart_cnt[21]                                                  ;
; 9.831 ; 10.051       ; 0.220          ; High Pulse Width ; clk   ; Rise       ; heart_cnt[22]                                                  ;
; 9.831 ; 10.051       ; 0.220          ; High Pulse Width ; clk   ; Rise       ; heart_cnt[23]                                                  ;
; 9.831 ; 10.051       ; 0.220          ; High Pulse Width ; clk   ; Rise       ; heart_cnt[24]                                                  ;
; 9.831 ; 10.051       ; 0.220          ; High Pulse Width ; clk   ; Rise       ; heart_cnt[25]                                                  ;
; 9.831 ; 10.051       ; 0.220          ; High Pulse Width ; clk   ; Rise       ; heart_cnt[26]                                                  ;
; 9.831 ; 10.051       ; 0.220          ; High Pulse Width ; clk   ; Rise       ; heart_cnt[27]                                                  ;
; 9.831 ; 10.051       ; 0.220          ; High Pulse Width ; clk   ; Rise       ; heart_cnt[28]                                                  ;
; 9.831 ; 10.051       ; 0.220          ; High Pulse Width ; clk   ; Rise       ; heart_cnt[29]                                                  ;
; 9.834 ; 10.054       ; 0.220          ; High Pulse Width ; clk   ; Rise       ; heart_cnt[0]                                                   ;
; 9.834 ; 10.054       ; 0.220          ; High Pulse Width ; clk   ; Rise       ; heart_cnt[10]                                                  ;
; 9.834 ; 10.054       ; 0.220          ; High Pulse Width ; clk   ; Rise       ; heart_cnt[11]                                                  ;
; 9.834 ; 10.054       ; 0.220          ; High Pulse Width ; clk   ; Rise       ; heart_cnt[12]                                                  ;
; 9.834 ; 10.054       ; 0.220          ; High Pulse Width ; clk   ; Rise       ; heart_cnt[13]                                                  ;
; 9.834 ; 10.054       ; 0.220          ; High Pulse Width ; clk   ; Rise       ; heart_cnt[14]                                                  ;
; 9.834 ; 10.054       ; 0.220          ; High Pulse Width ; clk   ; Rise       ; heart_cnt[1]                                                   ;
; 9.834 ; 10.054       ; 0.220          ; High Pulse Width ; clk   ; Rise       ; heart_cnt[2]                                                   ;
; 9.834 ; 10.054       ; 0.220          ; High Pulse Width ; clk   ; Rise       ; heart_cnt[3]                                                   ;
; 9.834 ; 10.054       ; 0.220          ; High Pulse Width ; clk   ; Rise       ; heart_cnt[4]                                                   ;
; 9.834 ; 10.054       ; 0.220          ; High Pulse Width ; clk   ; Rise       ; heart_cnt[5]                                                   ;
; 9.834 ; 10.054       ; 0.220          ; High Pulse Width ; clk   ; Rise       ; heart_cnt[6]                                                   ;
; 9.834 ; 10.054       ; 0.220          ; High Pulse Width ; clk   ; Rise       ; heart_cnt[7]                                                   ;
; 9.834 ; 10.054       ; 0.220          ; High Pulse Width ; clk   ; Rise       ; heart_cnt[8]                                                   ;
; 9.834 ; 10.054       ; 0.220          ; High Pulse Width ; clk   ; Rise       ; heart_cnt[9]                                                   ;
; 9.856 ; 9.856        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.856 ; 9.856        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[3]           ;
; 9.856 ; 9.856        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.891 ; 9.891        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; CLK~input|o                                                    ;
; 9.897 ; 9.897        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; heart_cnt[0]|clk                                               ;
; 9.897 ; 9.897        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; heart_cnt[10]|clk                                              ;
; 9.897 ; 9.897        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; heart_cnt[11]|clk                                              ;
; 9.897 ; 9.897        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; heart_cnt[12]|clk                                              ;
; 9.897 ; 9.897        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; heart_cnt[13]|clk                                              ;
; 9.897 ; 9.897        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; heart_cnt[14]|clk                                              ;
; 9.897 ; 9.897        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; heart_cnt[1]|clk                                               ;
; 9.897 ; 9.897        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; heart_cnt[2]|clk                                               ;
; 9.897 ; 9.897        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; heart_cnt[3]|clk                                               ;
; 9.897 ; 9.897        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; heart_cnt[4]|clk                                               ;
; 9.897 ; 9.897        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; heart_cnt[5]|clk                                               ;
; 9.897 ; 9.897        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; heart_cnt[6]|clk                                               ;
; 9.897 ; 9.897        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; heart_cnt[7]|clk                                               ;
; 9.897 ; 9.897        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; heart_cnt[8]|clk                                               ;
; 9.897 ; 9.897        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; heart_cnt[9]|clk                                               ;
; 9.900 ; 9.900        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; heart_cnt[15]|clk                                              ;
; 9.900 ; 9.900        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; heart_cnt[16]|clk                                              ;
; 9.900 ; 9.900        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; heart_cnt[17]|clk                                              ;
; 9.900 ; 9.900        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; heart_cnt[18]|clk                                              ;
; 9.900 ; 9.900        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; heart_cnt[19]|clk                                              ;
; 9.900 ; 9.900        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; heart_cnt[20]|clk                                              ;
; 9.900 ; 9.900        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; heart_cnt[21]|clk                                              ;
+-------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                   ;
+--------+--------------+----------------+------------------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                                                                                                                              ;
+--------+--------------+----------------+------------------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.416 ; 49.651       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sr14:auto_generated|ram_block1a45~portb_address_reg0                                                         ;
; 49.417 ; 49.652       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sr14:auto_generated|ram_block1a18~portb_address_reg0                                                         ;
; 49.418 ; 49.653       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sr14:auto_generated|ram_block1a27~portb_address_reg0                                                         ;
; 49.419 ; 49.654       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sr14:auto_generated|ram_block1a36~portb_address_reg0                                                         ;
; 49.420 ; 49.655       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sr14:auto_generated|ram_block1a0~portb_address_reg0                                                          ;
; 49.420 ; 49.655       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sr14:auto_generated|ram_block1a54~portb_address_reg0                                                         ;
; 49.420 ; 49.655       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sr14:auto_generated|ram_block1a63~portb_address_reg0                                                         ;
; 49.420 ; 49.655       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sr14:auto_generated|ram_block1a9~portb_address_reg0                                                          ;
; 49.485 ; 49.705       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Fall       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                   ;
; 49.539 ; 49.727       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                                                                        ;
; 49.539 ; 49.727       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[1]                                                                                                                                        ;
; 49.539 ; 49.727       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[2]                                                                                                                                        ;
; 49.539 ; 49.727       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[3]                                                                                                                                        ;
; 49.539 ; 49.727       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                   ;
; 49.539 ; 49.727       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                   ;
; 49.539 ; 49.727       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                   ;
; 49.539 ; 49.727       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                   ;
; 49.540 ; 49.728       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[14]                                                                                                   ;
; 49.540 ; 49.728       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[15]                                                                                                   ;
; 49.540 ; 49.728       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[16]                                                                                                   ;
; 49.540 ; 49.728       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[17]                                                                                                   ;
; 49.540 ; 49.728       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[18]                                                                                                   ;
; 49.540 ; 49.728       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[19]                                                                                                   ;
; 49.540 ; 49.728       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[20]                                                                                                   ;
; 49.540 ; 49.728       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr[0]                                                                                                ;
; 49.540 ; 49.728       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[145] ;
; 49.540 ; 49.728       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[146] ;
; 49.540 ; 49.728       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[147] ;
; 49.540 ; 49.728       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[148] ;
; 49.540 ; 49.728       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[149] ;
; 49.540 ; 49.728       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[150] ;
; 49.540 ; 49.728       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[151] ;
; 49.540 ; 49.728       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[152] ;
; 49.540 ; 49.728       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[153] ;
; 49.540 ; 49.728       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[154] ;
; 49.540 ; 49.728       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[155] ;
; 49.540 ; 49.728       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[156] ;
; 49.540 ; 49.728       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[157] ;
; 49.540 ; 49.728       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[158] ;
; 49.540 ; 49.728       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[186] ;
; 49.540 ; 49.728       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[187] ;
; 49.540 ; 49.728       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[188] ;
; 49.540 ; 49.728       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[189] ;
; 49.540 ; 49.728       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[190] ;
; 49.540 ; 49.728       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[191] ;
; 49.540 ; 49.728       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[23]  ;
; 49.540 ; 49.728       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[16]                                               ;
; 49.540 ; 49.728       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[17]                                               ;
; 49.540 ; 49.728       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[18]                                               ;
; 49.540 ; 49.728       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[19]                                               ;
; 49.540 ; 49.728       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[20]                                               ;
; 49.540 ; 49.728       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[21]                                               ;
; 49.540 ; 49.728       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[22]                                               ;
; 49.540 ; 49.728       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[23]                                               ;
; 49.540 ; 49.728       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[24]                                               ;
; 49.540 ; 49.728       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[25]                                               ;
; 49.540 ; 49.728       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[26]                                               ;
; 49.540 ; 49.728       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[27]                                               ;
; 49.540 ; 49.728       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[28]                                               ;
; 49.540 ; 49.728       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[29]                                               ;
; 49.540 ; 49.728       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[30]                                               ;
; 49.540 ; 49.728       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[31]                                               ;
; 49.540 ; 49.728       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[14]                                            ;
; 49.540 ; 49.728       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[15]                                            ;
; 49.540 ; 49.728       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[16]                                            ;
; 49.540 ; 49.728       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[17]                                            ;
; 49.540 ; 49.728       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[18]                                            ;
; 49.540 ; 49.728       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[19]                                            ;
; 49.540 ; 49.728       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[20]                                            ;
; 49.541 ; 49.729       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[0]                                                                                                    ;
; 49.541 ; 49.729       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[1]                                                                                                    ;
; 49.541 ; 49.729       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[2]                                                                                                    ;
; 49.541 ; 49.729       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[3]                                                                                                    ;
; 49.541 ; 49.729       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[4]                                                                                                    ;
; 49.541 ; 49.729       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[5]                                                                                                    ;
; 49.541 ; 49.729       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[6]                                                                                                                  ;
; 49.541 ; 49.729       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[120] ;
; 49.541 ; 49.729       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[121] ;
; 49.541 ; 49.729       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[122] ;
; 49.541 ; 49.729       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[123] ;
; 49.541 ; 49.729       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[124] ;
; 49.541 ; 49.729       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[125] ;
; 49.541 ; 49.729       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[126] ;
; 49.541 ; 49.729       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[127] ;
; 49.541 ; 49.729       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[128] ;
; 49.541 ; 49.729       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[129] ;
; 49.541 ; 49.729       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[130] ;
; 49.541 ; 49.729       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[131] ;
; 49.541 ; 49.729       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[144] ;
; 49.541 ; 49.729       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[180] ;
; 49.541 ; 49.729       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[181] ;
; 49.541 ; 49.729       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[182] ;
; 49.541 ; 49.729       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[183] ;
; 49.541 ; 49.729       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[184] ;
; 49.541 ; 49.729       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[185] ;
; 49.541 ; 49.729       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[192] ;
; 49.541 ; 49.729       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[193] ;
; 49.541 ; 49.729       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[194] ;
; 49.541 ; 49.729       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[195] ;
; 49.541 ; 49.729       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[196] ;
+--------+--------------+----------------+------------------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Setup Times                                                                                  ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 5.173 ; 5.767 ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; 7.366 ; 7.818 ; Rise       ; altera_reserved_tck ;
; SWITCH              ; clk                 ; 4.873 ; 5.142 ; Rise       ; spi_clk             ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Hold Times                                                                                     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 1.331  ; 1.178  ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; -2.125 ; -2.483 ; Rise       ; altera_reserved_tck ;
; SWITCH              ; clk                 ; -4.020 ; -4.278 ; Rise       ; spi_clk             ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                            ;
+-------------------------------------------------------+---------------------+--------+--------+------------+---------------------+
; Data Port                                             ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+-------------------------------------------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdo                                   ; altera_reserved_tck ; 14.511 ; 15.724 ; Fall       ; altera_reserved_tck ;
; IO_PRINT[*]                                           ; clk                 ; 7.655  ; 7.976  ; Rise       ; cpu_clk             ;
;  IO_PRINT[0]                                          ; clk                 ; 5.373  ; 5.133  ; Rise       ; cpu_clk             ;
;  IO_PRINT[1]                                          ; clk                 ; 4.878  ; 4.762  ; Rise       ; cpu_clk             ;
;  IO_PRINT[2]                                          ; clk                 ; 5.243  ; 5.094  ; Rise       ; cpu_clk             ;
;  IO_PRINT[3]                                          ; clk                 ; 5.383  ; 5.140  ; Rise       ; cpu_clk             ;
;  IO_PRINT[4]                                          ; clk                 ; 4.979  ; 4.777  ; Rise       ; cpu_clk             ;
;  IO_PRINT[5]                                          ; clk                 ; 5.318  ; 5.078  ; Rise       ; cpu_clk             ;
;  IO_PRINT[6]                                          ; clk                 ; 5.446  ; 5.233  ; Rise       ; cpu_clk             ;
;  IO_PRINT[7]                                          ; clk                 ; 4.688  ; 4.548  ; Rise       ; cpu_clk             ;
;  IO_PRINT[8]                                          ; clk                 ; 4.989  ; 4.784  ; Rise       ; cpu_clk             ;
;  IO_PRINT[9]                                          ; clk                 ; 5.727  ; 5.606  ; Rise       ; cpu_clk             ;
;  IO_PRINT[10]                                         ; clk                 ; 4.980  ; 4.791  ; Rise       ; cpu_clk             ;
;  IO_PRINT[11]                                         ; clk                 ; 4.843  ; 4.718  ; Rise       ; cpu_clk             ;
;  IO_PRINT[12]                                         ; clk                 ; 4.732  ; 4.577  ; Rise       ; cpu_clk             ;
;  IO_PRINT[13]                                         ; clk                 ; 7.655  ; 7.976  ; Rise       ; cpu_clk             ;
;  IO_PRINT[14]                                         ; clk                 ; 5.488  ; 5.341  ; Rise       ; cpu_clk             ;
;  IO_PRINT[15]                                         ; clk                 ; 4.726  ; 4.594  ; Rise       ; cpu_clk             ;
;  IO_PRINT[16]                                         ; clk                 ; 4.738  ; 4.593  ; Rise       ; cpu_clk             ;
;  IO_PRINT[17]                                         ; clk                 ; 4.750  ; 4.598  ; Rise       ; cpu_clk             ;
;  IO_PRINT[18]                                         ; clk                 ; 4.677  ; 4.536  ; Rise       ; cpu_clk             ;
;  IO_PRINT[19]                                         ; clk                 ; 4.946  ; 4.762  ; Rise       ; cpu_clk             ;
;  IO_PRINT[20]                                         ; clk                 ; 5.009  ; 4.823  ; Rise       ; cpu_clk             ;
;  IO_PRINT[21]                                         ; clk                 ; 4.778  ; 4.630  ; Rise       ; cpu_clk             ;
;  IO_PRINT[22]                                         ; clk                 ; 4.677  ; 4.537  ; Rise       ; cpu_clk             ;
;  IO_PRINT[23]                                         ; clk                 ; 5.242  ; 5.011  ; Rise       ; cpu_clk             ;
;  IO_PRINT[24]                                         ; clk                 ; 5.152  ; 5.014  ; Rise       ; cpu_clk             ;
;  IO_PRINT[25]                                         ; clk                 ; 5.375  ; 5.131  ; Rise       ; cpu_clk             ;
;  IO_PRINT[26]                                         ; clk                 ; 4.757  ; 4.609  ; Rise       ; cpu_clk             ;
;  IO_PRINT[27]                                         ; clk                 ; 4.734  ; 4.595  ; Rise       ; cpu_clk             ;
;  IO_PRINT[28]                                         ; clk                 ; 4.754  ; 4.620  ; Rise       ; cpu_clk             ;
;  IO_PRINT[29]                                         ; clk                 ; 5.260  ; 5.049  ; Rise       ; cpu_clk             ;
;  IO_PRINT[30]                                         ; clk                 ; 5.697  ; 5.550  ; Rise       ; cpu_clk             ;
; alta_mcu_m3:mcu_inst|HRDATA_EXT[0]~QIC_DANGLING_PORT  ; clk                 ; 2.568  ; 2.494  ; Rise       ; cpu_clk             ;
; alta_mcu_m3:mcu_inst|HRDATA_EXT[1]~QIC_DANGLING_PORT  ; clk                 ; 2.783  ; 2.728  ; Rise       ; cpu_clk             ;
; alta_mcu_m3:mcu_inst|HRDATA_EXT[2]~QIC_DANGLING_PORT  ; clk                 ; 2.537  ; 2.471  ; Rise       ; cpu_clk             ;
; alta_mcu_m3:mcu_inst|HRDATA_EXT[3]~QIC_DANGLING_PORT  ; clk                 ; 2.893  ; 2.835  ; Rise       ; cpu_clk             ;
; alta_mcu_m3:mcu_inst|HRDATA_EXT[4]~QIC_DANGLING_PORT  ; clk                 ; 2.254  ; 2.218  ; Rise       ; cpu_clk             ;
; alta_mcu_m3:mcu_inst|HRDATA_EXT[5]~QIC_DANGLING_PORT  ; clk                 ; 2.288  ; 2.253  ; Rise       ; cpu_clk             ;
; alta_mcu_m3:mcu_inst|HRDATA_EXT[6]~QIC_DANGLING_PORT  ; clk                 ; 2.218  ; 2.194  ; Rise       ; cpu_clk             ;
; alta_mcu_m3:mcu_inst|HRDATA_EXT[7]~QIC_DANGLING_PORT  ; clk                 ; 2.249  ; 2.212  ; Rise       ; cpu_clk             ;
; alta_mcu_m3:mcu_inst|HRDATA_EXT[8]~QIC_DANGLING_PORT  ; clk                 ; 2.761  ; 2.707  ; Rise       ; cpu_clk             ;
; alta_mcu_m3:mcu_inst|HRDATA_EXT[9]~QIC_DANGLING_PORT  ; clk                 ; 2.890  ; 2.791  ; Rise       ; cpu_clk             ;
; alta_mcu_m3:mcu_inst|HRDATA_EXT[10]~QIC_DANGLING_PORT ; clk                 ; 3.403  ; 3.273  ; Rise       ; cpu_clk             ;
; alta_mcu_m3:mcu_inst|HRDATA_EXT[11]~QIC_DANGLING_PORT ; clk                 ; 2.940  ; 2.844  ; Rise       ; cpu_clk             ;
; alta_mcu_m3:mcu_inst|HRDATA_EXT[12]~QIC_DANGLING_PORT ; clk                 ; 2.762  ; 2.704  ; Rise       ; cpu_clk             ;
; alta_mcu_m3:mcu_inst|HRDATA_EXT[13]~QIC_DANGLING_PORT ; clk                 ; 2.837  ; 2.739  ; Rise       ; cpu_clk             ;
; alta_mcu_m3:mcu_inst|HRDATA_EXT[14]~QIC_DANGLING_PORT ; clk                 ; 2.780  ; 2.726  ; Rise       ; cpu_clk             ;
; alta_mcu_m3:mcu_inst|HRDATA_EXT[15]~QIC_DANGLING_PORT ; clk                 ; 2.761  ; 2.714  ; Rise       ; cpu_clk             ;
; alta_mcu_m3:mcu_inst|HRDATA_EXT[16]~QIC_DANGLING_PORT ; clk                 ; 3.485  ; 3.273  ; Rise       ; cpu_clk             ;
; alta_mcu_m3:mcu_inst|HRDATA_EXT[17]~QIC_DANGLING_PORT ; clk                 ; 3.398  ; 3.197  ; Rise       ; cpu_clk             ;
; alta_mcu_m3:mcu_inst|HRDATA_EXT[18]~QIC_DANGLING_PORT ; clk                 ; 3.356  ; 3.166  ; Rise       ; cpu_clk             ;
; alta_mcu_m3:mcu_inst|HRDATA_EXT[19]~QIC_DANGLING_PORT ; clk                 ; 3.481  ; 3.261  ; Rise       ; cpu_clk             ;
; alta_mcu_m3:mcu_inst|HRDATA_EXT[20]~QIC_DANGLING_PORT ; clk                 ; 2.461  ; 2.371  ; Rise       ; cpu_clk             ;
; alta_mcu_m3:mcu_inst|HRDATA_EXT[21]~QIC_DANGLING_PORT ; clk                 ; 2.461  ; 2.351  ; Rise       ; cpu_clk             ;
; alta_mcu_m3:mcu_inst|HRDATA_EXT[22]~QIC_DANGLING_PORT ; clk                 ; 2.381  ; 2.294  ; Rise       ; cpu_clk             ;
; alta_mcu_m3:mcu_inst|HRDATA_EXT[23]~QIC_DANGLING_PORT ; clk                 ; 2.466  ; 2.359  ; Rise       ; cpu_clk             ;
; alta_mcu_m3:mcu_inst|HRDATA_EXT[24]~QIC_DANGLING_PORT ; clk                 ; 2.385  ; 2.297  ; Rise       ; cpu_clk             ;
; alta_mcu_m3:mcu_inst|HRDATA_EXT[25]~QIC_DANGLING_PORT ; clk                 ; 2.419  ; 2.331  ; Rise       ; cpu_clk             ;
; alta_mcu_m3:mcu_inst|HRDATA_EXT[26]~QIC_DANGLING_PORT ; clk                 ; 2.429  ; 2.340  ; Rise       ; cpu_clk             ;
; alta_mcu_m3:mcu_inst|HRDATA_EXT[27]~QIC_DANGLING_PORT ; clk                 ; 2.397  ; 2.309  ; Rise       ; cpu_clk             ;
; alta_mcu_m3:mcu_inst|HRDATA_EXT[28]~QIC_DANGLING_PORT ; clk                 ; 2.396  ; 2.300  ; Rise       ; cpu_clk             ;
; alta_mcu_m3:mcu_inst|HRDATA_EXT[29]~QIC_DANGLING_PORT ; clk                 ; 2.384  ; 2.300  ; Rise       ; cpu_clk             ;
; alta_mcu_m3:mcu_inst|HRDATA_EXT[30]~QIC_DANGLING_PORT ; clk                 ; 2.393  ; 2.309  ; Rise       ; cpu_clk             ;
; alta_mcu_m3:mcu_inst|HRDATA_EXT[31]~QIC_DANGLING_PORT ; clk                 ; 2.390  ; 2.303  ; Rise       ; cpu_clk             ;
+-------------------------------------------------------+---------------------+--------+--------+------------+---------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                    ;
+-------------------------------------------------------+---------------------+--------+--------+------------+---------------------+
; Data Port                                             ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+-------------------------------------------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdo                                   ; altera_reserved_tck ; 12.104 ; 13.311 ; Fall       ; altera_reserved_tck ;
; IO_PRINT[*]                                           ; clk                 ; 4.049  ; 3.910  ; Rise       ; cpu_clk             ;
;  IO_PRINT[0]                                          ; clk                 ; 4.718  ; 4.482  ; Rise       ; cpu_clk             ;
;  IO_PRINT[1]                                          ; clk                 ; 4.244  ; 4.129  ; Rise       ; cpu_clk             ;
;  IO_PRINT[2]                                          ; clk                 ; 4.592  ; 4.445  ; Rise       ; cpu_clk             ;
;  IO_PRINT[3]                                          ; clk                 ; 4.727  ; 4.490  ; Rise       ; cpu_clk             ;
;  IO_PRINT[4]                                          ; clk                 ; 4.339  ; 4.141  ; Rise       ; cpu_clk             ;
;  IO_PRINT[5]                                          ; clk                 ; 4.667  ; 4.432  ; Rise       ; cpu_clk             ;
;  IO_PRINT[6]                                          ; clk                 ; 4.789  ; 4.581  ; Rise       ; cpu_clk             ;
;  IO_PRINT[7]                                          ; clk                 ; 4.060  ; 3.921  ; Rise       ; cpu_clk             ;
;  IO_PRINT[8]                                          ; clk                 ; 4.349  ; 4.148  ; Rise       ; cpu_clk             ;
;  IO_PRINT[9]                                          ; clk                 ; 5.068  ; 4.951  ; Rise       ; cpu_clk             ;
;  IO_PRINT[10]                                         ; clk                 ; 4.342  ; 4.156  ; Rise       ; cpu_clk             ;
;  IO_PRINT[11]                                         ; clk                 ; 4.210  ; 4.085  ; Rise       ; cpu_clk             ;
;  IO_PRINT[12]                                         ; clk                 ; 4.104  ; 3.950  ; Rise       ; cpu_clk             ;
;  IO_PRINT[13]                                         ; clk                 ; 7.022  ; 7.345  ; Rise       ; cpu_clk             ;
;  IO_PRINT[14]                                         ; clk                 ; 4.830  ; 4.686  ; Rise       ; cpu_clk             ;
;  IO_PRINT[15]                                         ; clk                 ; 4.098  ; 3.966  ; Rise       ; cpu_clk             ;
;  IO_PRINT[16]                                         ; clk                 ; 4.109  ; 3.966  ; Rise       ; cpu_clk             ;
;  IO_PRINT[17]                                         ; clk                 ; 4.119  ; 3.969  ; Rise       ; cpu_clk             ;
;  IO_PRINT[18]                                         ; clk                 ; 4.049  ; 3.910  ; Rise       ; cpu_clk             ;
;  IO_PRINT[19]                                         ; clk                 ; 4.308  ; 4.127  ; Rise       ; cpu_clk             ;
;  IO_PRINT[20]                                         ; clk                 ; 4.368  ; 4.186  ; Rise       ; cpu_clk             ;
;  IO_PRINT[21]                                         ; clk                 ; 4.149  ; 4.003  ; Rise       ; cpu_clk             ;
;  IO_PRINT[22]                                         ; clk                 ; 4.049  ; 3.911  ; Rise       ; cpu_clk             ;
;  IO_PRINT[23]                                         ; clk                 ; 4.593  ; 4.368  ; Rise       ; cpu_clk             ;
;  IO_PRINT[24]                                         ; clk                 ; 4.508  ; 4.374  ; Rise       ; cpu_clk             ;
;  IO_PRINT[25]                                         ; clk                 ; 4.721  ; 4.483  ; Rise       ; cpu_clk             ;
;  IO_PRINT[26]                                         ; clk                 ; 4.128  ; 3.982  ; Rise       ; cpu_clk             ;
;  IO_PRINT[27]                                         ; clk                 ; 4.105  ; 3.968  ; Rise       ; cpu_clk             ;
;  IO_PRINT[28]                                         ; clk                 ; 4.124  ; 3.990  ; Rise       ; cpu_clk             ;
;  IO_PRINT[29]                                         ; clk                 ; 4.610  ; 4.403  ; Rise       ; cpu_clk             ;
;  IO_PRINT[30]                                         ; clk                 ; 5.039  ; 4.897  ; Rise       ; cpu_clk             ;
; alta_mcu_m3:mcu_inst|HRDATA_EXT[0]~QIC_DANGLING_PORT  ; clk                 ; 2.021  ; 1.950  ; Rise       ; cpu_clk             ;
; alta_mcu_m3:mcu_inst|HRDATA_EXT[1]~QIC_DANGLING_PORT  ; clk                 ; 2.227  ; 2.175  ; Rise       ; cpu_clk             ;
; alta_mcu_m3:mcu_inst|HRDATA_EXT[2]~QIC_DANGLING_PORT  ; clk                 ; 1.992  ; 1.928  ; Rise       ; cpu_clk             ;
; alta_mcu_m3:mcu_inst|HRDATA_EXT[3]~QIC_DANGLING_PORT  ; clk                 ; 2.333  ; 2.278  ; Rise       ; cpu_clk             ;
; alta_mcu_m3:mcu_inst|HRDATA_EXT[4]~QIC_DANGLING_PORT  ; clk                 ; 1.719  ; 1.684  ; Rise       ; cpu_clk             ;
; alta_mcu_m3:mcu_inst|HRDATA_EXT[5]~QIC_DANGLING_PORT  ; clk                 ; 1.751  ; 1.718  ; Rise       ; cpu_clk             ;
; alta_mcu_m3:mcu_inst|HRDATA_EXT[6]~QIC_DANGLING_PORT  ; clk                 ; 1.684  ; 1.661  ; Rise       ; cpu_clk             ;
; alta_mcu_m3:mcu_inst|HRDATA_EXT[7]~QIC_DANGLING_PORT  ; clk                 ; 1.713  ; 1.678  ; Rise       ; cpu_clk             ;
; alta_mcu_m3:mcu_inst|HRDATA_EXT[8]~QIC_DANGLING_PORT  ; clk                 ; 2.206  ; 2.154  ; Rise       ; cpu_clk             ;
; alta_mcu_m3:mcu_inst|HRDATA_EXT[9]~QIC_DANGLING_PORT  ; clk                 ; 2.330  ; 2.235  ; Rise       ; cpu_clk             ;
; alta_mcu_m3:mcu_inst|HRDATA_EXT[10]~QIC_DANGLING_PORT ; clk                 ; 2.823  ; 2.698  ; Rise       ; cpu_clk             ;
; alta_mcu_m3:mcu_inst|HRDATA_EXT[11]~QIC_DANGLING_PORT ; clk                 ; 2.377  ; 2.285  ; Rise       ; cpu_clk             ;
; alta_mcu_m3:mcu_inst|HRDATA_EXT[12]~QIC_DANGLING_PORT ; clk                 ; 2.206  ; 2.151  ; Rise       ; cpu_clk             ;
; alta_mcu_m3:mcu_inst|HRDATA_EXT[13]~QIC_DANGLING_PORT ; clk                 ; 2.278  ; 2.184  ; Rise       ; cpu_clk             ;
; alta_mcu_m3:mcu_inst|HRDATA_EXT[14]~QIC_DANGLING_PORT ; clk                 ; 2.224  ; 2.173  ; Rise       ; cpu_clk             ;
; alta_mcu_m3:mcu_inst|HRDATA_EXT[15]~QIC_DANGLING_PORT ; clk                 ; 2.206  ; 2.160  ; Rise       ; cpu_clk             ;
; alta_mcu_m3:mcu_inst|HRDATA_EXT[16]~QIC_DANGLING_PORT ; clk                 ; 2.901  ; 2.697  ; Rise       ; cpu_clk             ;
; alta_mcu_m3:mcu_inst|HRDATA_EXT[17]~QIC_DANGLING_PORT ; clk                 ; 2.818  ; 2.624  ; Rise       ; cpu_clk             ;
; alta_mcu_m3:mcu_inst|HRDATA_EXT[18]~QIC_DANGLING_PORT ; clk                 ; 2.777  ; 2.595  ; Rise       ; cpu_clk             ;
; alta_mcu_m3:mcu_inst|HRDATA_EXT[19]~QIC_DANGLING_PORT ; clk                 ; 2.897  ; 2.686  ; Rise       ; cpu_clk             ;
; alta_mcu_m3:mcu_inst|HRDATA_EXT[20]~QIC_DANGLING_PORT ; clk                 ; 1.917  ; 1.831  ; Rise       ; cpu_clk             ;
; alta_mcu_m3:mcu_inst|HRDATA_EXT[21]~QIC_DANGLING_PORT ; clk                 ; 1.917  ; 1.812  ; Rise       ; cpu_clk             ;
; alta_mcu_m3:mcu_inst|HRDATA_EXT[22]~QIC_DANGLING_PORT ; clk                 ; 1.841  ; 1.757  ; Rise       ; cpu_clk             ;
; alta_mcu_m3:mcu_inst|HRDATA_EXT[23]~QIC_DANGLING_PORT ; clk                 ; 1.922  ; 1.820  ; Rise       ; cpu_clk             ;
; alta_mcu_m3:mcu_inst|HRDATA_EXT[24]~QIC_DANGLING_PORT ; clk                 ; 1.844  ; 1.760  ; Rise       ; cpu_clk             ;
; alta_mcu_m3:mcu_inst|HRDATA_EXT[25]~QIC_DANGLING_PORT ; clk                 ; 1.877  ; 1.792  ; Rise       ; cpu_clk             ;
; alta_mcu_m3:mcu_inst|HRDATA_EXT[26]~QIC_DANGLING_PORT ; clk                 ; 1.886  ; 1.801  ; Rise       ; cpu_clk             ;
; alta_mcu_m3:mcu_inst|HRDATA_EXT[27]~QIC_DANGLING_PORT ; clk                 ; 1.856  ; 1.771  ; Rise       ; cpu_clk             ;
; alta_mcu_m3:mcu_inst|HRDATA_EXT[28]~QIC_DANGLING_PORT ; clk                 ; 1.855  ; 1.763  ; Rise       ; cpu_clk             ;
; alta_mcu_m3:mcu_inst|HRDATA_EXT[29]~QIC_DANGLING_PORT ; clk                 ; 1.844  ; 1.763  ; Rise       ; cpu_clk             ;
; alta_mcu_m3:mcu_inst|HRDATA_EXT[30]~QIC_DANGLING_PORT ; clk                 ; 1.852  ; 1.771  ; Rise       ; cpu_clk             ;
; alta_mcu_m3:mcu_inst|HRDATA_EXT[31]~QIC_DANGLING_PORT ; clk                 ; 1.849  ; 1.766  ; Rise       ; cpu_clk             ;
+-------------------------------------------------------+---------------------+--------+--------+------------+---------------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                  ;
+------------+-----------------+---------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name          ; Note                                                          ;
+------------+-----------------+---------------------+---------------------------------------------------------------+
; 60.81 MHz  ; 40.0 MHz        ; spi_clk             ; limit due to minimum period restriction (tmin)                ;
; 63.02 MHz  ; 63.02 MHz       ; altera_reserved_tck ;                                                               ;
; 134.63 MHz ; 134.63 MHz      ; cpu_clk             ;                                                               ;
; 254.13 MHz ; 250.0 MHz       ; clk                 ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+---------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------+
; Slow 1200mV 0C Model Setup Summary           ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; spi_clk             ; 1.778  ; 0.000         ;
; cpu_clk             ; 12.572 ; 0.000         ;
; clk                 ; 16.065 ; 0.000         ;
; altera_reserved_tck ; 42.066 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1200mV 0C Model Hold Summary           ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; cpu_clk             ; 0.341 ; 0.000         ;
; spi_clk             ; 0.398 ; 0.000         ;
; altera_reserved_tck ; 0.403 ; 0.000         ;
; clk                 ; 0.403 ; 0.000         ;
+---------------------+-------+---------------+


+----------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary        ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; cpu_clk             ; 13.352 ; 0.000         ;
; spi_clk             ; 13.552 ; 0.000         ;
; clk                 ; 15.990 ; 0.000         ;
; altera_reserved_tck ; 47.845 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1200mV 0C Model Removal Summary        ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 1.278 ; 0.000         ;
; clk                 ; 3.332 ; 0.000         ;
; cpu_clk             ; 5.397 ; 0.000         ;
; spi_clk             ; 5.411 ; 0.000         ;
+---------------------+-------+---------------+


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+---------------------+--------+-------------------+
; Clock               ; Slack  ; End Point TNS     ;
+---------------------+--------+-------------------+
; spi_clk             ; -5.000 ; -5.205            ;
; cpu_clk             ; 9.697  ; 0.000             ;
; clk                 ; 9.772  ; 0.000             ;
; altera_reserved_tck ; 49.262 ; 0.000             ;
+---------------------+--------+-------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'spi_clk'                                                                                                                                                                                                                                                                                                                             ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                   ; To Node                                                                                                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.778  ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe9a[6]                                                    ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|wire_sd4_regout       ; spi_clk      ; spi_clk     ; 10.000       ; 0.521      ; 6.016      ;
; 1.993  ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe9a[0]                                                    ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|wire_sd4_regout       ; spi_clk      ; spi_clk     ; 10.000       ; 0.521      ; 5.801      ;
; 2.019  ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe9a[3]                                                    ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|wire_sd4_regout       ; spi_clk      ; spi_clk     ; 10.000       ; 0.521      ; 5.775      ;
; 2.159  ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe9a[4]                                                    ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|wire_sd4_regout       ; spi_clk      ; spi_clk     ; 10.000       ; 0.521      ; 5.635      ;
; 2.287  ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe9a[1]                                                    ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|wire_sd4_regout       ; spi_clk      ; spi_clk     ; 10.000       ; 0.521      ; 5.507      ;
; 2.373  ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe9a[5]                                                    ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|wire_sd4_regout       ; spi_clk      ; spi_clk     ; 10.000       ; 0.521      ; 5.421      ;
; 2.377  ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe9a[2]                                                    ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|wire_sd4_regout       ; spi_clk      ; spi_clk     ; 10.000       ; 0.521      ; 5.417      ;
; 3.634  ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|lpm_counter:cntr6|cntr_oaj:auto_generated|counter_reg_bit[4] ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|wire_sd4_regout       ; spi_clk      ; spi_clk     ; 10.000       ; 0.522      ; 4.161      ;
; 3.752  ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|lpm_counter:cntr6|cntr_oaj:auto_generated|counter_reg_bit[2] ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|wire_sd4_regout       ; spi_clk      ; spi_clk     ; 10.000       ; 0.522      ; 4.043      ;
; 3.850  ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|lpm_counter:cntr6|cntr_oaj:auto_generated|counter_reg_bit[3] ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|wire_sd4_regout       ; spi_clk      ; spi_clk     ; 10.000       ; 0.522      ; 3.945      ;
; 3.886  ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|lpm_counter:cntr6|cntr_oaj:auto_generated|counter_reg_bit[0] ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|wire_sd4_regout       ; spi_clk      ; spi_clk     ; 10.000       ; 0.522      ; 3.909      ;
; 3.892  ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|lpm_counter:cntr6|cntr_oaj:auto_generated|counter_reg_bit[1] ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|wire_sd4_regout       ; spi_clk      ; spi_clk     ; 10.000       ; 0.522      ; 3.903      ;
; 4.279  ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|wire_sd4_regout                                              ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe8                 ; spi_clk      ; spi_clk     ; 10.000       ; -0.667     ; 5.076      ;
; 4.507  ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|read_source_update_state                                     ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|wire_sd4_regout       ; spi_clk      ; spi_clk     ; 10.000       ; 0.519      ; 3.285      ;
; 4.615  ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|read_data_state                                              ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|wire_sd4_regout       ; spi_clk      ; spi_clk     ; 10.000       ; 0.523      ; 3.181      ;
; 4.697  ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|write_source_update_state                                    ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|wire_sd4_regout       ; spi_clk      ; spi_clk     ; 10.000       ; 0.523      ; 3.099      ;
; 4.817  ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|write_data_state                                             ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|wire_sd4_regout       ; spi_clk      ; spi_clk     ; 10.000       ; 0.523      ; 2.979      ;
; 5.276  ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[0]                                                    ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|wire_sd4_regout       ; spi_clk      ; spi_clk     ; 10.000       ; 0.522      ; 2.519      ;
; 5.635  ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|read_post_state                                              ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|wire_sd4_regout       ; spi_clk      ; spi_clk     ; 10.000       ; 0.523      ; 2.161      ;
; 5.643  ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|write_post_data_state                                        ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|wire_sd4_regout       ; spi_clk      ; spi_clk     ; 10.000       ; 0.523      ; 2.153      ;
; 6.127  ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|read_pre_data_state                                          ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|wire_sd4_regout       ; spi_clk      ; spi_clk     ; 10.000       ; 0.523      ; 1.669      ;
; 6.128  ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|write_pre_data_state                                         ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|wire_sd4_regout       ; spi_clk      ; spi_clk     ; 10.000       ; 0.523      ; 1.668      ;
; 6.292  ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe8                                                        ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|wire_sd4_regout       ; spi_clk      ; spi_clk     ; 10.000       ; 0.520      ; 1.501      ;
; 6.357  ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe1a0[0]                                                   ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|wire_sd4_regout       ; spi_clk      ; spi_clk     ; 10.000       ; 0.520      ; 1.436      ;
; 6.773  ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|write_load_state                                             ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|wire_sd4_regout       ; spi_clk      ; spi_clk     ; 10.000       ; 0.523      ; 1.023      ;
; 10.858 ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe9a[4]                                                    ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|write_data_state      ; spi_clk      ; spi_clk     ; 20.000       ; -0.073     ; 9.091      ;
; 10.987 ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe9a[1]                                                    ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|write_data_state      ; spi_clk      ; spi_clk     ; 20.000       ; -0.073     ; 8.962      ;
; 11.214 ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe9a[4]                                                    ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|write_pre_data_state  ; spi_clk      ; spi_clk     ; 20.000       ; -0.073     ; 8.735      ;
; 11.217 ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe9a[4]                                                    ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|read_pre_data_state   ; spi_clk      ; spi_clk     ; 20.000       ; -0.073     ; 8.732      ;
; 11.228 ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe9a[4]                                                    ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|read_data_state       ; spi_clk      ; spi_clk     ; 20.000       ; -0.073     ; 8.721      ;
; 11.343 ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe9a[1]                                                    ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|write_pre_data_state  ; spi_clk      ; spi_clk     ; 20.000       ; -0.073     ; 8.606      ;
; 11.346 ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe9a[1]                                                    ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|read_pre_data_state   ; spi_clk      ; spi_clk     ; 20.000       ; -0.073     ; 8.603      ;
; 11.357 ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe9a[1]                                                    ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|read_data_state       ; spi_clk      ; spi_clk     ; 20.000       ; -0.073     ; 8.592      ;
; 11.561 ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe9a[2]                                                    ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|write_data_state      ; spi_clk      ; spi_clk     ; 20.000       ; -0.073     ; 8.388      ;
; 11.596 ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe9a[3]                                                    ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|write_data_state      ; spi_clk      ; spi_clk     ; 20.000       ; -0.073     ; 8.353      ;
; 11.917 ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe9a[2]                                                    ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|write_pre_data_state  ; spi_clk      ; spi_clk     ; 20.000       ; -0.073     ; 8.032      ;
; 11.920 ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe9a[2]                                                    ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|read_pre_data_state   ; spi_clk      ; spi_clk     ; 20.000       ; -0.073     ; 8.029      ;
; 11.931 ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe9a[2]                                                    ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|read_data_state       ; spi_clk      ; spi_clk     ; 20.000       ; -0.073     ; 8.018      ;
; 11.952 ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe9a[3]                                                    ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|write_pre_data_state  ; spi_clk      ; spi_clk     ; 20.000       ; -0.073     ; 7.997      ;
; 11.955 ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe9a[3]                                                    ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|read_pre_data_state   ; spi_clk      ; spi_clk     ; 20.000       ; -0.073     ; 7.994      ;
; 11.966 ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe9a[3]                                                    ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|read_data_state       ; spi_clk      ; spi_clk     ; 20.000       ; -0.073     ; 7.983      ;
; 12.167 ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe9a[0]                                                    ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|write_data_state      ; spi_clk      ; spi_clk     ; 20.000       ; -0.073     ; 7.782      ;
; 12.523 ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe9a[0]                                                    ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|write_pre_data_state  ; spi_clk      ; spi_clk     ; 20.000       ; -0.073     ; 7.426      ;
; 12.526 ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe9a[0]                                                    ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|read_pre_data_state   ; spi_clk      ; spi_clk     ; 20.000       ; -0.073     ; 7.423      ;
; 12.537 ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe9a[0]                                                    ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|read_data_state       ; spi_clk      ; spi_clk     ; 20.000       ; -0.073     ; 7.412      ;
; 13.213 ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe9a[6]                                                    ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|write_data_state      ; spi_clk      ; spi_clk     ; 20.000       ; -0.073     ; 6.736      ;
; 13.569 ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe9a[6]                                                    ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|write_pre_data_state  ; spi_clk      ; spi_clk     ; 20.000       ; -0.073     ; 6.380      ;
; 13.572 ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe9a[6]                                                    ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|read_pre_data_state   ; spi_clk      ; spi_clk     ; 20.000       ; -0.073     ; 6.377      ;
; 13.583 ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe9a[6]                                                    ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|read_data_state       ; spi_clk      ; spi_clk     ; 20.000       ; -0.073     ; 6.366      ;
; 14.023 ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe9a[5]                                                    ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|write_data_state      ; spi_clk      ; spi_clk     ; 20.000       ; -0.073     ; 5.926      ;
; 14.379 ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe9a[5]                                                    ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|write_pre_data_state  ; spi_clk      ; spi_clk     ; 20.000       ; -0.073     ; 5.570      ;
; 14.382 ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe9a[5]                                                    ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|read_pre_data_state   ; spi_clk      ; spi_clk     ; 20.000       ; -0.073     ; 5.567      ;
; 14.393 ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe9a[5]                                                    ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|read_data_state       ; spi_clk      ; spi_clk     ; 20.000       ; -0.073     ; 5.556      ;
; 14.518 ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe9a[6]                                                    ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|write_post_data_state ; spi_clk      ; spi_clk     ; 20.000       ; -0.073     ; 5.431      ;
; 14.519 ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe9a[6]                                                    ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|read_post_state       ; spi_clk      ; spi_clk     ; 20.000       ; -0.073     ; 5.430      ;
; 14.572 ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe9a[6]                                                    ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[28]            ; spi_clk      ; spi_clk     ; 20.000       ; -0.074     ; 5.376      ;
; 14.733 ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe9a[0]                                                    ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|write_post_data_state ; spi_clk      ; spi_clk     ; 20.000       ; -0.073     ; 5.216      ;
; 14.734 ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe9a[0]                                                    ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|read_post_state       ; spi_clk      ; spi_clk     ; 20.000       ; -0.073     ; 5.215      ;
; 14.759 ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe9a[3]                                                    ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|write_post_data_state ; spi_clk      ; spi_clk     ; 20.000       ; -0.073     ; 5.190      ;
; 14.760 ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe9a[3]                                                    ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|read_post_state       ; spi_clk      ; spi_clk     ; 20.000       ; -0.073     ; 5.189      ;
; 14.787 ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe9a[0]                                                    ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[28]            ; spi_clk      ; spi_clk     ; 20.000       ; -0.074     ; 5.161      ;
; 14.813 ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe9a[3]                                                    ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[28]            ; spi_clk      ; spi_clk     ; 20.000       ; -0.074     ; 5.135      ;
; 14.899 ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe9a[4]                                                    ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|write_post_data_state ; spi_clk      ; spi_clk     ; 20.000       ; -0.073     ; 5.050      ;
; 14.900 ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe9a[4]                                                    ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|read_post_state       ; spi_clk      ; spi_clk     ; 20.000       ; -0.073     ; 5.049      ;
; 14.953 ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe9a[4]                                                    ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[28]            ; spi_clk      ; spi_clk     ; 20.000       ; -0.074     ; 4.995      ;
; 14.959 ; read_param                                                                                                                                                  ; param[2]                                                                                                             ; spi_clk      ; spi_clk     ; 20.000       ; -0.070     ; 4.993      ;
; 14.959 ; read_param                                                                                                                                                  ; param[0]                                                                                                             ; spi_clk      ; spi_clk     ; 20.000       ; -0.070     ; 4.993      ;
; 14.959 ; read_param                                                                                                                                                  ; param[1]                                                                                                             ; spi_clk      ; spi_clk     ; 20.000       ; -0.070     ; 4.993      ;
; 15.027 ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe9a[1]                                                    ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|write_post_data_state ; spi_clk      ; spi_clk     ; 20.000       ; -0.073     ; 4.922      ;
; 15.028 ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe9a[1]                                                    ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|read_post_state       ; spi_clk      ; spi_clk     ; 20.000       ; -0.073     ; 4.921      ;
; 15.081 ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe9a[1]                                                    ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[28]            ; spi_clk      ; spi_clk     ; 20.000       ; -0.074     ; 4.867      ;
; 15.113 ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe9a[5]                                                    ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|write_post_data_state ; spi_clk      ; spi_clk     ; 20.000       ; -0.073     ; 4.836      ;
; 15.114 ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe9a[5]                                                    ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|read_post_state       ; spi_clk      ; spi_clk     ; 20.000       ; -0.073     ; 4.835      ;
; 15.117 ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe9a[2]                                                    ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|write_post_data_state ; spi_clk      ; spi_clk     ; 20.000       ; -0.073     ; 4.832      ;
; 15.118 ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe9a[2]                                                    ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|read_post_state       ; spi_clk      ; spi_clk     ; 20.000       ; -0.073     ; 4.831      ;
; 15.162 ; write_param                                                                                                                                                 ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[8]             ; spi_clk      ; spi_clk     ; 20.000       ; -0.072     ; 4.788      ;
; 15.162 ; write_param                                                                                                                                                 ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[9]             ; spi_clk      ; spi_clk     ; 20.000       ; -0.072     ; 4.788      ;
; 15.162 ; write_param                                                                                                                                                 ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[10]            ; spi_clk      ; spi_clk     ; 20.000       ; -0.072     ; 4.788      ;
; 15.162 ; write_param                                                                                                                                                 ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[11]            ; spi_clk      ; spi_clk     ; 20.000       ; -0.072     ; 4.788      ;
; 15.162 ; write_param                                                                                                                                                 ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[12]            ; spi_clk      ; spi_clk     ; 20.000       ; -0.072     ; 4.788      ;
; 15.162 ; write_param                                                                                                                                                 ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[13]            ; spi_clk      ; spi_clk     ; 20.000       ; -0.072     ; 4.788      ;
; 15.162 ; write_param                                                                                                                                                 ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[14]            ; spi_clk      ; spi_clk     ; 20.000       ; -0.072     ; 4.788      ;
; 15.162 ; write_param                                                                                                                                                 ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[15]            ; spi_clk      ; spi_clk     ; 20.000       ; -0.072     ; 4.788      ;
; 15.162 ; write_param                                                                                                                                                 ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[16]            ; spi_clk      ; spi_clk     ; 20.000       ; -0.072     ; 4.788      ;
; 15.162 ; write_param                                                                                                                                                 ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[17]            ; spi_clk      ; spi_clk     ; 20.000       ; -0.072     ; 4.788      ;
; 15.162 ; write_param                                                                                                                                                 ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[18]            ; spi_clk      ; spi_clk     ; 20.000       ; -0.072     ; 4.788      ;
; 15.162 ; write_param                                                                                                                                                 ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[19]            ; spi_clk      ; spi_clk     ; 20.000       ; -0.072     ; 4.788      ;
; 15.167 ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe9a[5]                                                    ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[28]            ; spi_clk      ; spi_clk     ; 20.000       ; -0.074     ; 4.781      ;
; 15.171 ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe9a[2]                                                    ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[28]            ; spi_clk      ; spi_clk     ; 20.000       ; -0.074     ; 4.777      ;
; 15.295 ; read_param                                                                                                                                                  ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe9a[1]             ; spi_clk      ; spi_clk     ; 20.000       ; -0.056     ; 4.671      ;
; 15.295 ; read_param                                                                                                                                                  ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe9a[5]             ; spi_clk      ; spi_clk     ; 20.000       ; -0.056     ; 4.671      ;
; 15.295 ; read_param                                                                                                                                                  ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe9a[6]             ; spi_clk      ; spi_clk     ; 20.000       ; -0.056     ; 4.671      ;
; 15.295 ; read_param                                                                                                                                                  ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe9a[3]             ; spi_clk      ; spi_clk     ; 20.000       ; -0.056     ; 4.671      ;
; 15.295 ; read_param                                                                                                                                                  ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe9a[4]             ; spi_clk      ; spi_clk     ; 20.000       ; -0.056     ; 4.671      ;
; 15.295 ; read_param                                                                                                                                                  ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe9a[2]             ; spi_clk      ; spi_clk     ; 20.000       ; -0.056     ; 4.671      ;
; 15.314 ; read_param                                                                                                                                                  ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe9a[0]             ; spi_clk      ; spi_clk     ; 20.000       ; -0.056     ; 4.652      ;
; 15.459 ; read_param                                                                                                                                                  ; counter[1]                                                                                                           ; spi_clk      ; spi_clk     ; 20.000       ; -0.070     ; 4.493      ;
; 15.459 ; read_param                                                                                                                                                  ; counter[2]                                                                                                           ; spi_clk      ; spi_clk     ; 20.000       ; -0.070     ; 4.493      ;
; 15.460 ; read_param                                                                                                                                                  ; counter[3]                                                                                                           ; spi_clk      ; spi_clk     ; 20.000       ; -0.070     ; 4.492      ;
; 15.525 ; write_param                                                                                                                                                 ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[0]             ; spi_clk      ; spi_clk     ; 20.000       ; -0.073     ; 4.424      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'cpu_clk'                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                ; To Node                                                                                                                                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 12.572 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[4] ; cpu_clk      ; cpu_clk     ; 20.000       ; -0.073     ; 7.377      ;
; 12.963 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[4]  ; cpu_clk      ; cpu_clk     ; 20.000       ; -0.073     ; 6.986      ;
; 13.024 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[2] ; cpu_clk      ; cpu_clk     ; 20.000       ; -0.073     ; 6.925      ;
; 13.068 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]  ; cpu_clk      ; cpu_clk     ; 20.000       ; -0.073     ; 6.881      ;
; 13.074 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[3]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[4] ; cpu_clk      ; cpu_clk     ; 20.000       ; -0.073     ; 6.875      ;
; 13.083 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2]  ; cpu_clk      ; cpu_clk     ; 20.000       ; -0.073     ; 6.866      ;
; 13.203 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[0] ; cpu_clk      ; cpu_clk     ; 20.000       ; -0.073     ; 6.746      ;
; 13.213 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[2]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[4] ; cpu_clk      ; cpu_clk     ; 20.000       ; -0.073     ; 6.736      ;
; 13.238 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[8]  ; cpu_clk      ; cpu_clk     ; 20.000       ; -0.073     ; 6.711      ;
; 13.261 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[7] ; cpu_clk      ; cpu_clk     ; 20.000       ; -0.073     ; 6.688      ;
; 13.271 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[5] ; cpu_clk      ; cpu_clk     ; 20.000       ; -0.073     ; 6.678      ;
; 13.283 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1]  ; cpu_clk      ; cpu_clk     ; 20.000       ; -0.073     ; 6.666      ;
; 13.291 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[3]  ; cpu_clk      ; cpu_clk     ; 20.000       ; -0.073     ; 6.658      ;
; 13.299 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[9]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[4] ; cpu_clk      ; cpu_clk     ; 20.000       ; -0.073     ; 6.650      ;
; 13.305 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[4] ; cpu_clk      ; cpu_clk     ; 20.000       ; -0.070     ; 6.647      ;
; 13.324 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[9]  ; cpu_clk      ; cpu_clk     ; 20.000       ; -0.073     ; 6.625      ;
; 13.328 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[4] ; cpu_clk      ; cpu_clk     ; 20.000       ; -0.073     ; 6.621      ;
; 13.344 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[8]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[4] ; cpu_clk      ; cpu_clk     ; 20.000       ; -0.073     ; 6.605      ;
; 13.360 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[9] ; cpu_clk      ; cpu_clk     ; 20.000       ; -0.073     ; 6.589      ;
; 13.391 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[4] ; cpu_clk      ; cpu_clk     ; 20.000       ; -0.073     ; 6.558      ;
; 13.438 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[4] ; cpu_clk      ; cpu_clk     ; 20.000       ; -0.073     ; 6.511      ;
; 13.445 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[1] ; cpu_clk      ; cpu_clk     ; 20.000       ; -0.073     ; 6.504      ;
; 13.455 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[4] ; cpu_clk      ; cpu_clk     ; 20.000       ; -0.073     ; 6.494      ;
; 13.461 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[8] ; cpu_clk      ; cpu_clk     ; 20.000       ; -0.073     ; 6.488      ;
; 13.465 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[3]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[4]  ; cpu_clk      ; cpu_clk     ; 20.000       ; -0.073     ; 6.484      ;
; 13.466 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[3] ; cpu_clk      ; cpu_clk     ; 20.000       ; -0.073     ; 6.483      ;
; 13.471 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[4] ; cpu_clk      ; cpu_clk     ; 20.000       ; -0.073     ; 6.478      ;
; 13.526 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[3]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[2] ; cpu_clk      ; cpu_clk     ; 20.000       ; -0.073     ; 6.423      ;
; 13.534 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[4] ; cpu_clk      ; cpu_clk     ; 20.000       ; -0.064     ; 6.424      ;
; 13.570 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[3]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]  ; cpu_clk      ; cpu_clk     ; 20.000       ; -0.073     ; 6.379      ;
; 13.571 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[6]  ; cpu_clk      ; cpu_clk     ; 20.000       ; -0.073     ; 6.378      ;
; 13.575 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[5]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[4] ; cpu_clk      ; cpu_clk     ; 20.000       ; -0.073     ; 6.374      ;
; 13.576 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[6]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[4] ; cpu_clk      ; cpu_clk     ; 20.000       ; -0.073     ; 6.373      ;
; 13.579 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[7]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[4] ; cpu_clk      ; cpu_clk     ; 20.000       ; -0.073     ; 6.370      ;
; 13.585 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[3]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2]  ; cpu_clk      ; cpu_clk     ; 20.000       ; -0.073     ; 6.364      ;
; 13.594 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[10]                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[4] ; cpu_clk      ; cpu_clk     ; 20.000       ; -0.073     ; 6.355      ;
; 13.604 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[2]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[4]  ; cpu_clk      ; cpu_clk     ; 20.000       ; -0.073     ; 6.345      ;
; 13.641 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[4]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[4] ; cpu_clk      ; cpu_clk     ; 20.000       ; -0.073     ; 6.308      ;
; 13.665 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[2]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[2] ; cpu_clk      ; cpu_clk     ; 20.000       ; -0.073     ; 6.284      ;
; 13.690 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[9]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[4]  ; cpu_clk      ; cpu_clk     ; 20.000       ; -0.073     ; 6.259      ;
; 13.696 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[4]  ; cpu_clk      ; cpu_clk     ; 20.000       ; -0.070     ; 6.256      ;
; 13.705 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[3]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[0] ; cpu_clk      ; cpu_clk     ; 20.000       ; -0.073     ; 6.244      ;
; 13.709 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[2]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]  ; cpu_clk      ; cpu_clk     ; 20.000       ; -0.073     ; 6.240      ;
; 13.713 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[4] ; cpu_clk      ; cpu_clk     ; 20.000       ; -0.073     ; 6.236      ;
; 13.719 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[4]  ; cpu_clk      ; cpu_clk     ; 20.000       ; -0.073     ; 6.230      ;
; 13.724 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[2]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2]  ; cpu_clk      ; cpu_clk     ; 20.000       ; -0.073     ; 6.225      ;
; 13.735 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[8]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[4]  ; cpu_clk      ; cpu_clk     ; 20.000       ; -0.073     ; 6.214      ;
; 13.739 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[2] ; cpu_clk      ; cpu_clk     ; 20.000       ; -0.073     ; 6.210      ;
; 13.740 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[3]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[8]  ; cpu_clk      ; cpu_clk     ; 20.000       ; -0.073     ; 6.209      ;
; 13.741 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[6] ; cpu_clk      ; cpu_clk     ; 20.000       ; -0.073     ; 6.208      ;
; 13.751 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[9]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[2] ; cpu_clk      ; cpu_clk     ; 20.000       ; -0.073     ; 6.198      ;
; 13.757 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[2] ; cpu_clk      ; cpu_clk     ; 20.000       ; -0.070     ; 6.195      ;
; 13.763 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[3]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[7] ; cpu_clk      ; cpu_clk     ; 20.000       ; -0.073     ; 6.186      ;
; 13.771 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[4] ; cpu_clk      ; cpu_clk     ; 20.000       ; -0.073     ; 6.178      ;
; 13.773 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[3]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[5] ; cpu_clk      ; cpu_clk     ; 20.000       ; -0.073     ; 6.176      ;
; 13.777 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[5]  ; cpu_clk      ; cpu_clk     ; 20.000       ; -0.073     ; 6.172      ;
; 13.778 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[7]  ; cpu_clk      ; cpu_clk     ; 20.000       ; -0.073     ; 6.171      ;
; 13.782 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[4]  ; cpu_clk      ; cpu_clk     ; 20.000       ; -0.073     ; 6.167      ;
; 13.783 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]  ; cpu_clk      ; cpu_clk     ; 20.000       ; -0.073     ; 6.166      ;
; 13.785 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[3]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1]  ; cpu_clk      ; cpu_clk     ; 20.000       ; -0.073     ; 6.164      ;
; 13.793 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[3]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[3]  ; cpu_clk      ; cpu_clk     ; 20.000       ; -0.073     ; 6.156      ;
; 13.795 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[9]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]  ; cpu_clk      ; cpu_clk     ; 20.000       ; -0.073     ; 6.154      ;
; 13.796 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[8]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[2] ; cpu_clk      ; cpu_clk     ; 20.000       ; -0.073     ; 6.153      ;
; 13.798 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2]  ; cpu_clk      ; cpu_clk     ; 20.000       ; -0.073     ; 6.151      ;
; 13.801 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]  ; cpu_clk      ; cpu_clk     ; 20.000       ; -0.070     ; 6.151      ;
; 13.810 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[9]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2]  ; cpu_clk      ; cpu_clk     ; 20.000       ; -0.073     ; 6.139      ;
; 13.816 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2]  ; cpu_clk      ; cpu_clk     ; 20.000       ; -0.070     ; 6.136      ;
; 13.826 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[3]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[9]  ; cpu_clk      ; cpu_clk     ; 20.000       ; -0.073     ; 6.123      ;
; 13.829 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[4]  ; cpu_clk      ; cpu_clk     ; 20.000       ; -0.073     ; 6.120      ;
; 13.840 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[8]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]  ; cpu_clk      ; cpu_clk     ; 20.000       ; -0.073     ; 6.109      ;
; 13.843 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[2] ; cpu_clk      ; cpu_clk     ; 20.000       ; -0.073     ; 6.106      ;
; 13.844 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[2]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[0] ; cpu_clk      ; cpu_clk     ; 20.000       ; -0.073     ; 6.105      ;
; 13.846 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[4]  ; cpu_clk      ; cpu_clk     ; 20.000       ; -0.073     ; 6.103      ;
; 13.855 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[8]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2]  ; cpu_clk      ; cpu_clk     ; 20.000       ; -0.073     ; 6.094      ;
; 13.862 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[4]  ; cpu_clk      ; cpu_clk     ; 20.000       ; -0.073     ; 6.087      ;
; 13.862 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[3]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[9] ; cpu_clk      ; cpu_clk     ; 20.000       ; -0.073     ; 6.087      ;
; 13.873 ; reset_module:rst_mod|rst_n                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[67]                                                                                                                                   ; clk          ; cpu_clk     ; 20.000       ; -2.531     ; 3.618      ;
; 13.879 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[2]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[8]  ; cpu_clk      ; cpu_clk     ; 20.000       ; -0.073     ; 6.070      ;
; 13.887 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]  ; cpu_clk      ; cpu_clk     ; 20.000       ; -0.073     ; 6.062      ;
; 13.890 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[2] ; cpu_clk      ; cpu_clk     ; 20.000       ; -0.073     ; 6.059      ;
; 13.902 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[2]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[7] ; cpu_clk      ; cpu_clk     ; 20.000       ; -0.073     ; 6.047      ;
; 13.902 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2]  ; cpu_clk      ; cpu_clk     ; 20.000       ; -0.073     ; 6.047      ;
; 13.907 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[2] ; cpu_clk      ; cpu_clk     ; 20.000       ; -0.073     ; 6.042      ;
; 13.911 ; reset_module:rst_mod|rst_n                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[67]                                                                                                                                      ; clk          ; cpu_clk     ; 20.000       ; -2.530     ; 3.581      ;
; 13.912 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[2]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[5] ; cpu_clk      ; cpu_clk     ; 20.000       ; -0.073     ; 6.037      ;
; 13.918 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[0] ; cpu_clk      ; cpu_clk     ; 20.000       ; -0.073     ; 6.031      ;
; 13.923 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[2] ; cpu_clk      ; cpu_clk     ; 20.000       ; -0.073     ; 6.026      ;
; 13.924 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[2]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1]  ; cpu_clk      ; cpu_clk     ; 20.000       ; -0.073     ; 6.025      ;
; 13.925 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[4]  ; cpu_clk      ; cpu_clk     ; 20.000       ; -0.064     ; 6.033      ;
; 13.930 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[9]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[0] ; cpu_clk      ; cpu_clk     ; 20.000       ; -0.073     ; 6.019      ;
; 13.932 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[2]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[3]  ; cpu_clk      ; cpu_clk     ; 20.000       ; -0.073     ; 6.017      ;
; 13.934 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]  ; cpu_clk      ; cpu_clk     ; 20.000       ; -0.073     ; 6.015      ;
; 13.936 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[0] ; cpu_clk      ; cpu_clk     ; 20.000       ; -0.070     ; 6.016      ;
; 13.947 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[3]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[1] ; cpu_clk      ; cpu_clk     ; 20.000       ; -0.073     ; 6.002      ;
; 13.949 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2]  ; cpu_clk      ; cpu_clk     ; 20.000       ; -0.073     ; 6.000      ;
; 13.951 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]  ; cpu_clk      ; cpu_clk     ; 20.000       ; -0.073     ; 5.998      ;
; 13.963 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[3]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[8] ; cpu_clk      ; cpu_clk     ; 20.000       ; -0.073     ; 5.986      ;
; 13.965 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[9]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[8]  ; cpu_clk      ; cpu_clk     ; 20.000       ; -0.073     ; 5.984      ;
; 13.965 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[2]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[9]  ; cpu_clk      ; cpu_clk     ; 20.000       ; -0.073     ; 5.984      ;
; 13.966 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2]  ; cpu_clk      ; cpu_clk     ; 20.000       ; -0.073     ; 5.983      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk'                                                                            ;
+--------+---------------+---------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node     ; To Node       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------+---------------+--------------+-------------+--------------+------------+------------+
; 16.065 ; heart_cnt[0]  ; heart_cnt[28] ; clk          ; clk         ; 20.000       ; -0.070     ; 3.887      ;
; 16.104 ; heart_cnt[0]  ; heart_cnt[29] ; clk          ; clk         ; 20.000       ; -0.070     ; 3.848      ;
; 16.191 ; heart_cnt[0]  ; heart_cnt[26] ; clk          ; clk         ; 20.000       ; -0.070     ; 3.761      ;
; 16.230 ; heart_cnt[0]  ; heart_cnt[27] ; clk          ; clk         ; 20.000       ; -0.070     ; 3.722      ;
; 16.317 ; heart_cnt[0]  ; heart_cnt[24] ; clk          ; clk         ; 20.000       ; -0.070     ; 3.635      ;
; 16.356 ; heart_cnt[0]  ; heart_cnt[25] ; clk          ; clk         ; 20.000       ; -0.070     ; 3.596      ;
; 16.443 ; heart_cnt[0]  ; heart_cnt[22] ; clk          ; clk         ; 20.000       ; -0.070     ; 3.509      ;
; 16.482 ; heart_cnt[0]  ; heart_cnt[23] ; clk          ; clk         ; 20.000       ; -0.070     ; 3.470      ;
; 16.548 ; heart_cnt[2]  ; heart_cnt[29] ; clk          ; clk         ; 20.000       ; -0.071     ; 3.403      ;
; 16.569 ; heart_cnt[0]  ; heart_cnt[20] ; clk          ; clk         ; 20.000       ; -0.070     ; 3.383      ;
; 16.608 ; heart_cnt[0]  ; heart_cnt[21] ; clk          ; clk         ; 20.000       ; -0.070     ; 3.344      ;
; 16.623 ; heart_cnt[1]  ; heart_cnt[28] ; clk          ; clk         ; 20.000       ; -0.071     ; 3.328      ;
; 16.634 ; heart_cnt[1]  ; heart_cnt[29] ; clk          ; clk         ; 20.000       ; -0.071     ; 3.317      ;
; 16.673 ; heart_cnt[4]  ; heart_cnt[29] ; clk          ; clk         ; 20.000       ; -0.071     ; 3.278      ;
; 16.674 ; heart_cnt[2]  ; heart_cnt[27] ; clk          ; clk         ; 20.000       ; -0.071     ; 3.277      ;
; 16.695 ; heart_cnt[0]  ; heart_cnt[18] ; clk          ; clk         ; 20.000       ; -0.070     ; 3.257      ;
; 16.713 ; heart_cnt[2]  ; heart_cnt[28] ; clk          ; clk         ; 20.000       ; -0.071     ; 3.238      ;
; 16.734 ; heart_cnt[0]  ; heart_cnt[19] ; clk          ; clk         ; 20.000       ; -0.070     ; 3.218      ;
; 16.749 ; heart_cnt[3]  ; heart_cnt[28] ; clk          ; clk         ; 20.000       ; -0.071     ; 3.202      ;
; 16.749 ; heart_cnt[1]  ; heart_cnt[26] ; clk          ; clk         ; 20.000       ; -0.071     ; 3.202      ;
; 16.760 ; heart_cnt[3]  ; heart_cnt[29] ; clk          ; clk         ; 20.000       ; -0.071     ; 3.191      ;
; 16.760 ; heart_cnt[1]  ; heart_cnt[27] ; clk          ; clk         ; 20.000       ; -0.071     ; 3.191      ;
; 16.799 ; heart_cnt[4]  ; heart_cnt[27] ; clk          ; clk         ; 20.000       ; -0.071     ; 3.152      ;
; 16.800 ; heart_cnt[2]  ; heart_cnt[25] ; clk          ; clk         ; 20.000       ; -0.071     ; 3.151      ;
; 16.807 ; heart_cnt[6]  ; heart_cnt[29] ; clk          ; clk         ; 20.000       ; -0.071     ; 3.144      ;
; 16.821 ; heart_cnt[0]  ; heart_cnt[16] ; clk          ; clk         ; 20.000       ; -0.070     ; 3.131      ;
; 16.838 ; heart_cnt[4]  ; heart_cnt[28] ; clk          ; clk         ; 20.000       ; -0.071     ; 3.113      ;
; 16.839 ; heart_cnt[2]  ; heart_cnt[26] ; clk          ; clk         ; 20.000       ; -0.071     ; 3.112      ;
; 16.860 ; heart_cnt[0]  ; heart_cnt[17] ; clk          ; clk         ; 20.000       ; -0.070     ; 3.092      ;
; 16.875 ; heart_cnt[3]  ; heart_cnt[26] ; clk          ; clk         ; 20.000       ; -0.071     ; 3.076      ;
; 16.875 ; heart_cnt[1]  ; heart_cnt[24] ; clk          ; clk         ; 20.000       ; -0.071     ; 3.076      ;
; 16.886 ; heart_cnt[3]  ; heart_cnt[27] ; clk          ; clk         ; 20.000       ; -0.071     ; 3.065      ;
; 16.886 ; heart_cnt[1]  ; heart_cnt[25] ; clk          ; clk         ; 20.000       ; -0.071     ; 3.065      ;
; 16.891 ; heart_cnt[5]  ; heart_cnt[29] ; clk          ; clk         ; 20.000       ; -0.071     ; 3.060      ;
; 16.893 ; heart_cnt[5]  ; heart_cnt[28] ; clk          ; clk         ; 20.000       ; -0.071     ; 3.058      ;
; 16.921 ; heart_cnt[8]  ; heart_cnt[29] ; clk          ; clk         ; 20.000       ; -0.071     ; 3.030      ;
; 16.925 ; heart_cnt[4]  ; heart_cnt[25] ; clk          ; clk         ; 20.000       ; -0.071     ; 3.026      ;
; 16.926 ; heart_cnt[2]  ; heart_cnt[23] ; clk          ; clk         ; 20.000       ; -0.071     ; 3.025      ;
; 16.933 ; heart_cnt[6]  ; heart_cnt[27] ; clk          ; clk         ; 20.000       ; -0.071     ; 3.018      ;
; 16.947 ; heart_cnt[0]  ; heart_cnt[14] ; clk          ; clk         ; 20.000       ; -0.070     ; 3.005      ;
; 16.964 ; heart_cnt[4]  ; heart_cnt[26] ; clk          ; clk         ; 20.000       ; -0.071     ; 2.987      ;
; 16.965 ; heart_cnt[2]  ; heart_cnt[24] ; clk          ; clk         ; 20.000       ; -0.071     ; 2.986      ;
; 16.972 ; heart_cnt[6]  ; heart_cnt[28] ; clk          ; clk         ; 20.000       ; -0.071     ; 2.979      ;
; 16.986 ; heart_cnt[0]  ; heart_cnt[15] ; clk          ; clk         ; 20.000       ; -0.070     ; 2.966      ;
; 17.000 ; heart_cnt[7]  ; heart_cnt[28] ; clk          ; clk         ; 20.000       ; -0.071     ; 2.951      ;
; 17.001 ; heart_cnt[3]  ; heart_cnt[24] ; clk          ; clk         ; 20.000       ; -0.071     ; 2.950      ;
; 17.001 ; heart_cnt[1]  ; heart_cnt[22] ; clk          ; clk         ; 20.000       ; -0.071     ; 2.950      ;
; 17.011 ; heart_cnt[7]  ; heart_cnt[29] ; clk          ; clk         ; 20.000       ; -0.071     ; 2.940      ;
; 17.012 ; heart_cnt[3]  ; heart_cnt[25] ; clk          ; clk         ; 20.000       ; -0.071     ; 2.939      ;
; 17.012 ; heart_cnt[1]  ; heart_cnt[23] ; clk          ; clk         ; 20.000       ; -0.071     ; 2.939      ;
; 17.017 ; heart_cnt[5]  ; heart_cnt[27] ; clk          ; clk         ; 20.000       ; -0.071     ; 2.934      ;
; 17.019 ; heart_cnt[5]  ; heart_cnt[26] ; clk          ; clk         ; 20.000       ; -0.071     ; 2.932      ;
; 17.047 ; heart_cnt[8]  ; heart_cnt[27] ; clk          ; clk         ; 20.000       ; -0.071     ; 2.904      ;
; 17.051 ; heart_cnt[10] ; heart_cnt[29] ; clk          ; clk         ; 20.000       ; -0.071     ; 2.900      ;
; 17.051 ; heart_cnt[4]  ; heart_cnt[23] ; clk          ; clk         ; 20.000       ; -0.071     ; 2.900      ;
; 17.052 ; heart_cnt[2]  ; heart_cnt[21] ; clk          ; clk         ; 20.000       ; -0.071     ; 2.899      ;
; 17.059 ; heart_cnt[6]  ; heart_cnt[25] ; clk          ; clk         ; 20.000       ; -0.071     ; 2.892      ;
; 17.073 ; heart_cnt[0]  ; heart_cnt[12] ; clk          ; clk         ; 20.000       ; -0.070     ; 2.879      ;
; 17.086 ; heart_cnt[8]  ; heart_cnt[28] ; clk          ; clk         ; 20.000       ; -0.071     ; 2.865      ;
; 17.090 ; heart_cnt[4]  ; heart_cnt[24] ; clk          ; clk         ; 20.000       ; -0.071     ; 2.861      ;
; 17.091 ; heart_cnt[2]  ; heart_cnt[22] ; clk          ; clk         ; 20.000       ; -0.071     ; 2.860      ;
; 17.098 ; heart_cnt[6]  ; heart_cnt[26] ; clk          ; clk         ; 20.000       ; -0.071     ; 2.853      ;
; 17.112 ; heart_cnt[0]  ; heart_cnt[13] ; clk          ; clk         ; 20.000       ; -0.070     ; 2.840      ;
; 17.126 ; heart_cnt[9]  ; heart_cnt[28] ; clk          ; clk         ; 20.000       ; -0.071     ; 2.825      ;
; 17.126 ; heart_cnt[7]  ; heart_cnt[26] ; clk          ; clk         ; 20.000       ; -0.071     ; 2.825      ;
; 17.127 ; heart_cnt[3]  ; heart_cnt[22] ; clk          ; clk         ; 20.000       ; -0.071     ; 2.824      ;
; 17.127 ; heart_cnt[1]  ; heart_cnt[20] ; clk          ; clk         ; 20.000       ; -0.071     ; 2.824      ;
; 17.137 ; heart_cnt[9]  ; heart_cnt[29] ; clk          ; clk         ; 20.000       ; -0.071     ; 2.814      ;
; 17.137 ; heart_cnt[7]  ; heart_cnt[27] ; clk          ; clk         ; 20.000       ; -0.071     ; 2.814      ;
; 17.138 ; heart_cnt[3]  ; heart_cnt[23] ; clk          ; clk         ; 20.000       ; -0.071     ; 2.813      ;
; 17.138 ; heart_cnt[1]  ; heart_cnt[21] ; clk          ; clk         ; 20.000       ; -0.071     ; 2.813      ;
; 17.143 ; heart_cnt[5]  ; heart_cnt[25] ; clk          ; clk         ; 20.000       ; -0.071     ; 2.808      ;
; 17.145 ; heart_cnt[5]  ; heart_cnt[24] ; clk          ; clk         ; 20.000       ; -0.071     ; 2.806      ;
; 17.173 ; heart_cnt[8]  ; heart_cnt[25] ; clk          ; clk         ; 20.000       ; -0.071     ; 2.778      ;
; 17.177 ; heart_cnt[10] ; heart_cnt[27] ; clk          ; clk         ; 20.000       ; -0.071     ; 2.774      ;
; 17.177 ; heart_cnt[4]  ; heart_cnt[21] ; clk          ; clk         ; 20.000       ; -0.071     ; 2.774      ;
; 17.178 ; heart_cnt[12] ; heart_cnt[29] ; clk          ; clk         ; 20.000       ; -0.071     ; 2.773      ;
; 17.178 ; heart_cnt[2]  ; heart_cnt[19] ; clk          ; clk         ; 20.000       ; -0.071     ; 2.773      ;
; 17.185 ; heart_cnt[6]  ; heart_cnt[23] ; clk          ; clk         ; 20.000       ; -0.071     ; 2.766      ;
; 17.199 ; heart_cnt[0]  ; heart_cnt[10] ; clk          ; clk         ; 20.000       ; -0.070     ; 2.753      ;
; 17.212 ; heart_cnt[8]  ; heart_cnt[26] ; clk          ; clk         ; 20.000       ; -0.071     ; 2.739      ;
; 17.216 ; heart_cnt[10] ; heart_cnt[28] ; clk          ; clk         ; 20.000       ; -0.071     ; 2.735      ;
; 17.216 ; heart_cnt[4]  ; heart_cnt[22] ; clk          ; clk         ; 20.000       ; -0.071     ; 2.735      ;
; 17.217 ; heart_cnt[2]  ; heart_cnt[20] ; clk          ; clk         ; 20.000       ; -0.071     ; 2.734      ;
; 17.224 ; heart_cnt[6]  ; heart_cnt[24] ; clk          ; clk         ; 20.000       ; -0.071     ; 2.727      ;
; 17.238 ; heart_cnt[0]  ; heart_cnt[11] ; clk          ; clk         ; 20.000       ; -0.070     ; 2.714      ;
; 17.252 ; heart_cnt[11] ; heart_cnt[28] ; clk          ; clk         ; 20.000       ; -0.071     ; 2.699      ;
; 17.252 ; heart_cnt[9]  ; heart_cnt[26] ; clk          ; clk         ; 20.000       ; -0.071     ; 2.699      ;
; 17.252 ; heart_cnt[7]  ; heart_cnt[24] ; clk          ; clk         ; 20.000       ; -0.071     ; 2.699      ;
; 17.253 ; heart_cnt[3]  ; heart_cnt[20] ; clk          ; clk         ; 20.000       ; -0.071     ; 2.698      ;
; 17.253 ; heart_cnt[1]  ; heart_cnt[18] ; clk          ; clk         ; 20.000       ; -0.071     ; 2.698      ;
; 17.263 ; heart_cnt[11] ; heart_cnt[29] ; clk          ; clk         ; 20.000       ; -0.071     ; 2.688      ;
; 17.263 ; heart_cnt[9]  ; heart_cnt[27] ; clk          ; clk         ; 20.000       ; -0.071     ; 2.688      ;
; 17.263 ; heart_cnt[7]  ; heart_cnt[25] ; clk          ; clk         ; 20.000       ; -0.071     ; 2.688      ;
; 17.264 ; heart_cnt[3]  ; heart_cnt[21] ; clk          ; clk         ; 20.000       ; -0.071     ; 2.687      ;
; 17.264 ; heart_cnt[1]  ; heart_cnt[19] ; clk          ; clk         ; 20.000       ; -0.071     ; 2.687      ;
; 17.269 ; heart_cnt[5]  ; heart_cnt[23] ; clk          ; clk         ; 20.000       ; -0.071     ; 2.682      ;
; 17.271 ; heart_cnt[5]  ; heart_cnt[22] ; clk          ; clk         ; 20.000       ; -0.071     ; 2.680      ;
; 17.299 ; heart_cnt[8]  ; heart_cnt[23] ; clk          ; clk         ; 20.000       ; -0.071     ; 2.652      ;
; 17.303 ; heart_cnt[10] ; heart_cnt[25] ; clk          ; clk         ; 20.000       ; -0.071     ; 2.648      ;
+--------+---------------+---------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                               ; To Node                                                                                                                         ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 42.066 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.365      ; 8.321      ;
; 42.246 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.365      ; 8.141      ;
; 42.277 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.365      ; 8.110      ;
; 42.708 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.366      ; 7.680      ;
; 42.711 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.365      ; 7.676      ;
; 42.883 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.359      ; 7.498      ;
; 42.952 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.363      ; 7.433      ;
; 42.957 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.363      ; 7.428      ;
; 42.962 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.365      ; 7.425      ;
; 42.980 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.363      ; 7.405      ;
; 43.183 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.367      ; 7.206      ;
; 43.201 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][8]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.365      ; 7.186      ;
; 43.282 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.343      ; 7.083      ;
; 43.397 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][9]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.365      ; 6.990      ;
; 43.607 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.365      ; 6.780      ;
; 43.932 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.355      ; 6.445      ;
; 43.957 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.362      ; 6.427      ;
; 44.248 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.363      ; 6.137      ;
; 44.652 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.358      ; 5.728      ;
; 44.939 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.362      ; 5.445      ;
; 46.909 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10]                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.362      ; 3.475      ;
; 47.013 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.365      ; 3.374      ;
; 47.106 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.365      ; 3.281      ;
; 47.113 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.364      ; 3.273      ;
; 47.302 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.366      ; 3.086      ;
; 47.452 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.365      ; 2.935      ;
; 47.745 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.363      ; 2.640      ;
; 49.444 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.361      ; 0.939      ;
; 90.870 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[3]                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 9.079      ;
; 90.870 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[3]                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 9.079      ;
; 90.870 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[3]                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 9.079      ;
; 90.870 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[3]                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[31] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 9.079      ;
; 90.870 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[3]                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 9.079      ;
; 90.870 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[3]                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 9.079      ;
; 90.870 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[3]                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 9.079      ;
; 90.870 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[3]                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 9.079      ;
; 90.870 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[3]                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 9.079      ;
; 90.870 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[3]                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 9.079      ;
; 90.870 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[3]                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 9.079      ;
; 90.870 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[3]                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 9.079      ;
; 90.870 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[3]                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 9.079      ;
; 90.870 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[3]                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 9.079      ;
; 90.870 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[3]                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 9.079      ;
; 90.870 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[3]                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 9.079      ;
; 91.031 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[2]                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 8.918      ;
; 91.031 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[2]                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 8.918      ;
; 91.031 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[2]                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 8.918      ;
; 91.031 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[2]                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[31] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 8.918      ;
; 91.031 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[2]                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 8.918      ;
; 91.031 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[2]                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 8.918      ;
; 91.031 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[2]                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 8.918      ;
; 91.031 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[2]                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 8.918      ;
; 91.031 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[2]                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 8.918      ;
; 91.031 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[2]                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 8.918      ;
; 91.031 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[2]                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 8.918      ;
; 91.031 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[2]                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 8.918      ;
; 91.031 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[2]                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 8.918      ;
; 91.031 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[2]                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 8.918      ;
; 91.031 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[2]                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 8.918      ;
; 91.031 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[2]                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 8.918      ;
; 91.052 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[6]                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 8.897      ;
; 91.052 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[6]                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 8.897      ;
; 91.052 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[6]                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 8.897      ;
; 91.052 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[6]                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[31] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 8.897      ;
; 91.052 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[6]                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 8.897      ;
; 91.052 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[6]                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 8.897      ;
; 91.052 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[6]                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 8.897      ;
; 91.052 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[6]                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 8.897      ;
; 91.052 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[6]                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 8.897      ;
; 91.052 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[6]                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 8.897      ;
; 91.052 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[6]                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 8.897      ;
; 91.052 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[6]                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 8.897      ;
; 91.052 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[6]                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 8.897      ;
; 91.052 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[6]                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 8.897      ;
; 91.052 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[6]                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 8.897      ;
; 91.052 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[6]                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 8.897      ;
; 91.059 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[9]                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 8.890      ;
; 91.059 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[9]                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 8.890      ;
; 91.059 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[9]                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 8.890      ;
; 91.059 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[9]                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[31] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 8.890      ;
; 91.059 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[9]                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 8.890      ;
; 91.059 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[9]                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 8.890      ;
; 91.059 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[9]                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 8.890      ;
; 91.059 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[9]                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 8.890      ;
; 91.059 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[9]                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 8.890      ;
; 91.059 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[9]                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 8.890      ;
; 91.059 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[9]                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 8.890      ;
; 91.059 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[9]                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 8.890      ;
; 91.059 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[9]                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 8.890      ;
; 91.059 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[9]                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 8.890      ;
; 91.059 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[9]                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 8.890      ;
; 91.059 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[9]                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 8.890      ;
; 91.115 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[3]                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 8.836      ;
; 91.115 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[3]                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 8.836      ;
; 91.115 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[3]                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 8.836      ;
; 91.115 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[3]                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[3]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 8.836      ;
; 91.115 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[3]                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[4]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 8.836      ;
; 91.115 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[3]                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[5]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 8.836      ;
; 91.115 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[3]                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[6]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 8.836      ;
; 91.115 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[3]                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[7]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 8.836      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'cpu_clk'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                   ; To Node                                                                                                                                                                                                                                                                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.341 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][60]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sr14:auto_generated|ram_block1a54~porta_datain_reg0                                                                                                                    ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.415      ; 0.986      ;
; 0.349 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][63]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sr14:auto_generated|ram_block1a63~porta_datain_reg0                                                                                                                    ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.415      ; 0.994      ;
; 0.391 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][21]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sr14:auto_generated|ram_block1a18~porta_datain_reg0                                                                                                                    ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.422      ; 1.043      ;
; 0.392 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][18]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sr14:auto_generated|ram_block1a18~porta_datain_reg0                                                                                                                    ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.422      ; 1.044      ;
; 0.400 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][20]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sr14:auto_generated|ram_block1a18~porta_datain_reg0                                                                                                                    ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.422      ; 1.052      ;
; 0.402 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][12]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sr14:auto_generated|ram_block1a9~porta_datain_reg0                                                                                                                     ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.422      ; 1.054      ;
; 0.403 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff                                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff                                                                                                                                                                                                                    ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                                                                                                                                               ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                                                                                                                                             ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.071      ; 0.669      ;
; 0.404 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][0]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sr14:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                     ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.422      ; 1.056      ;
; 0.404 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                                                                                                                                        ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                                                                                                                                   ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                                                                                                                                      ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.070      ; 0.669      ;
; 0.405 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][3]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sr14:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                     ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.422      ; 1.057      ;
; 0.405 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[2]                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sr14:auto_generated|ram_block1a27~porta_address_reg0                                                                                                                   ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.416      ; 1.051      ;
; 0.406 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][7]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sr14:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                     ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.422      ; 1.058      ;
; 0.414 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][14]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sr14:auto_generated|ram_block1a9~porta_datain_reg0                                                                                                                     ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.422      ; 1.066      ;
; 0.415 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][23]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sr14:auto_generated|ram_block1a18~porta_datain_reg0                                                                                                                    ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.422      ; 1.067      ;
; 0.422 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[6]                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sr14:auto_generated|ram_block1a27~porta_address_reg0                                                                                                                   ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.416      ; 1.068      ;
; 0.424 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][25]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sr14:auto_generated|ram_block1a18~porta_datain_reg0                                                                                                                    ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.422      ; 1.076      ;
; 0.425 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][1]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sr14:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                     ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.422      ; 1.077      ;
; 0.425 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[5]                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sr14:auto_generated|ram_block1a27~porta_address_reg0                                                                                                                   ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.416      ; 1.071      ;
; 0.426 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[1]                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sr14:auto_generated|ram_block1a27~porta_address_reg0                                                                                                                   ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.416      ; 1.072      ;
; 0.428 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][9]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sr14:auto_generated|ram_block1a9~porta_datain_reg0                                                                                                                     ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.422      ; 1.080      ;
; 0.428 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][4]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sr14:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                     ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.422      ; 1.080      ;
; 0.429 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[9]                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sr14:auto_generated|ram_block1a27~porta_address_reg0                                                                                                                   ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.416      ; 1.075      ;
; 0.432 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][40]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sr14:auto_generated|ram_block1a36~porta_datain_reg0                                                                                                                    ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.420      ; 1.082      ;
; 0.437 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][22]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sr14:auto_generated|ram_block1a18~porta_datain_reg0                                                                                                                    ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.422      ; 1.089      ;
; 0.437 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][24]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sr14:auto_generated|ram_block1a18~porta_datain_reg0                                                                                                                    ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.422      ; 1.089      ;
; 0.440 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][70]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sr14:auto_generated|ram_block1a63~porta_datain_reg0                                                                                                                    ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.415      ; 1.085      ;
; 0.441 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][26]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sr14:auto_generated|ram_block1a18~porta_datain_reg0                                                                                                                    ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.422      ; 1.093      ;
; 0.442 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][13]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sr14:auto_generated|ram_block1a9~porta_datain_reg0                                                                                                                     ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.422      ; 1.094      ;
; 0.445 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][62]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sr14:auto_generated|ram_block1a54~porta_datain_reg0                                                                                                                    ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.416      ; 1.091      ;
; 0.445 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][10]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sr14:auto_generated|ram_block1a9~porta_datain_reg0                                                                                                                     ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.422      ; 1.097      ;
; 0.450 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|holdff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|regoutff ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.071      ; 0.716      ;
; 0.450 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|holdff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|regoutff ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.071      ; 0.716      ;
; 0.450 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1|holdff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1|regoutff ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.071      ; 0.716      ;
; 0.450 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|holdff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|regoutff ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.070      ; 0.715      ;
; 0.451 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1|holdff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1|regoutff ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.071      ; 0.717      ;
; 0.451 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1|holdff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1|regoutff ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.070      ; 0.716      ;
; 0.451 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|holdff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|regoutff ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.071      ; 0.717      ;
; 0.451 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|holdff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|regoutff ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.070      ; 0.716      ;
; 0.452 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1|holdff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1|regoutff ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.070      ; 0.717      ;
; 0.452 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][2]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sr14:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                     ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.422      ; 1.104      ;
; 0.452 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|holdff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|regoutff ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.071      ; 0.718      ;
; 0.455 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[15]                                                                                                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|regoutff ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.071      ; 0.721      ;
; 0.456 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[57]                                                                                                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|regoutff ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.071      ; 0.722      ;
; 0.456 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[37]                                                                                                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|regoutff ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.071      ; 0.722      ;
; 0.457 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[56]                                                                                                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|regoutff ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.071      ; 0.723      ;
; 0.457 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[58]                                                                                                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1|regoutff ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.071      ; 0.723      ;
; 0.457 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[31]                                                                                                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|regoutff ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.071      ; 0.723      ;
; 0.458 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[34]                                                                                                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|regoutff ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.071      ; 0.724      ;
; 0.459 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[19]                                                                                                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|regoutff ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.071      ; 0.725      ;
; 0.460 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[60]                                                                                                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1|regoutff ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.070      ; 0.725      ;
; 0.461 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][61]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sr14:auto_generated|ram_block1a54~porta_datain_reg0                                                                                                                    ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.416      ; 1.107      ;
; 0.463 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][56]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sr14:auto_generated|ram_block1a54~porta_datain_reg0                                                                                                                    ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.417      ; 1.110      ;
; 0.463 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][11]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sr14:auto_generated|ram_block1a9~porta_datain_reg0                                                                                                                     ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.422      ; 1.115      ;
; 0.464 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][58]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sr14:auto_generated|ram_block1a54~porta_datain_reg0                                                                                                                    ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.416      ; 1.110      ;
; 0.466 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[8]                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sr14:auto_generated|ram_block1a27~porta_address_reg0                                                                                                                   ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.416      ; 1.112      ;
; 0.467 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][68]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sr14:auto_generated|ram_block1a63~porta_datain_reg0                                                                                                                    ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.417      ; 1.114      ;
; 0.470 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][24]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][24]                                                                                                                                                                                                       ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.071      ; 0.736      ;
; 0.471 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][63]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][63]                                                                                                                                                                                                       ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.071      ; 0.737      ;
; 0.471 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][68]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][68]                                                                                                                                                                                                       ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.071      ; 0.737      ;
; 0.471 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][70]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][70]                                                                                                                                                                                                       ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.071      ; 0.737      ;
; 0.471 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][56]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][56]                                                                                                                                                                                                       ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.071      ; 0.737      ;
; 0.471 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[62]                                                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][62]                                                                                                                                                                                                       ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.071      ; 0.737      ;
; 0.471 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][43]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][43]                                                                                                                                                                                                       ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.071      ; 0.737      ;
; 0.471 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[48]                                                                                                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|regoutff ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.071      ; 0.737      ;
; 0.471 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][36]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][36]                                                                                                                                                                                                       ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.071      ; 0.737      ;
; 0.471 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][38]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][38]                                                                                                                                                                                                       ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.071      ; 0.737      ;
; 0.471 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][38]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][38]                                                                                                                                                                                                       ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.071      ; 0.737      ;
; 0.471 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[42]                                                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][42]                                                                                                                                                                                                       ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.071      ; 0.737      ;
; 0.471 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][27]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][27]                                                                                                                                                                                                       ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.071      ; 0.737      ;
; 0.471 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][31]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][31]                                                                                                                                                                                                       ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.071      ; 0.737      ;
; 0.471 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][31]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][31]                                                                                                                                                                                                       ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.071      ; 0.737      ;
; 0.471 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][33]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][33]                                                                                                                                                                                                       ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.071      ; 0.737      ;
; 0.471 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][26]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][26]                                                                                                                                                                                                       ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.071      ; 0.737      ;
; 0.471 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][12]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][12]                                                                                                                                                                                                       ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.071      ; 0.737      ;
; 0.471 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][14]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][14]                                                                                                                                                                                                       ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.071      ; 0.737      ;
; 0.472 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][63]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][63]                                                                                                                                                                                                       ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.071      ; 0.738      ;
; 0.472 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][63]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][63]                                                                                                                                                                                                       ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.071      ; 0.738      ;
; 0.472 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][64]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][64]                                                                                                                                                                                                       ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.071      ; 0.738      ;
; 0.472 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][64]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][64]                                                                                                                                                                                                       ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.071      ; 0.738      ;
; 0.472 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][64]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][64]                                                                                                                                                                                                       ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.071      ; 0.738      ;
; 0.472 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][66]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][66]                                                                                                                                                                                                       ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.071      ; 0.738      ;
; 0.472 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[66]                                                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][66]                                                                                                                                                                                                       ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.071      ; 0.738      ;
; 0.472 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][67]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][67]                                                                                                                                                                                                       ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.071      ; 0.738      ;
; 0.472 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[68]                                                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][68]                                                                                                                                                                                                       ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.071      ; 0.738      ;
; 0.472 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][69]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][69]                                                                                                                                                                                                       ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.071      ; 0.738      ;
; 0.472 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[69]                                                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][69]                                                                                                                                                                                                       ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.071      ; 0.738      ;
; 0.472 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][70]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][70]                                                                                                                                                                                                       ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.071      ; 0.738      ;
; 0.472 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][54]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][54]                                                                                                                                                                                                       ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.070      ; 0.737      ;
; 0.472 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][55]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][55]                                                                                                                                                                                                       ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.071      ; 0.738      ;
; 0.472 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][55]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][55]                                                                                                                                                                                                       ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.071      ; 0.738      ;
; 0.472 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[55]                                                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][55]                                                                                                                                                                                                       ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.071      ; 0.738      ;
; 0.472 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[56]                                                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][56]                                                                                                                                                                                                       ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.071      ; 0.738      ;
; 0.472 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][58]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][58]                                                                                                                                                                                                       ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.071      ; 0.738      ;
; 0.472 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[58]                                                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][58]                                                                                                                                                                                                       ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.071      ; 0.738      ;
; 0.472 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][59]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][59]                                                                                                                                                                                                       ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.071      ; 0.738      ;
; 0.472 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][59]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][59]                                                                                                                                                                                                       ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.071      ; 0.738      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'spi_clk'                                                                                                                                                                                                                                                                                                                                                                    ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                   ; To Node                                                                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.398 ; ahb2ram:u_ahb2ram|ram_addr[0]                                                                                                                               ; ahb2ram:u_ahb2ram|usr_address_tmp1[0]                                                                                                                       ; cpu_clk      ; spi_clk     ; 0.000        ; 0.165      ; 0.758      ;
; 0.399 ; ahb2ram:u_ahb2ram|ram_addr[1]                                                                                                                               ; ahb2ram:u_ahb2ram|usr_address_tmp1[1]                                                                                                                       ; cpu_clk      ; spi_clk     ; 0.000        ; 0.165      ; 0.759      ;
; 0.403 ; reconfig_lock                                                                                                                                               ; reconfig_lock                                                                                                                                               ; spi_clk      ; spi_clk     ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; reconfig_cnt[0]                                                                                                                                             ; reconfig_cnt[0]                                                                                                                                             ; spi_clk      ; spi_clk     ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; reconfig_cnt[1]                                                                                                                                             ; reconfig_cnt[1]                                                                                                                                             ; spi_clk      ; spi_clk     ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; reconfig_cnt[2]                                                                                                                                             ; reconfig_cnt[2]                                                                                                                                             ; spi_clk      ; spi_clk     ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; reconfig_cnt[3]                                                                                                                                             ; reconfig_cnt[3]                                                                                                                                             ; spi_clk      ; spi_clk     ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|write_post_data_state                                        ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|write_post_data_state                                        ; spi_clk      ; spi_clk     ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|read_post_state                                              ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|read_post_state                                              ; spi_clk      ; spi_clk     ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|write_pre_data_state                                         ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|write_pre_data_state                                         ; spi_clk      ; spi_clk     ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|read_pre_data_state                                          ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|read_pre_data_state                                          ; spi_clk      ; spi_clk     ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|read_source_update_state                                     ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|read_source_update_state                                     ; spi_clk      ; spi_clk     ; 0.000        ; 0.071      ; 0.669      ;
; 0.404 ; data_in[16]                                                                                                                                                 ; data_in[16]                                                                                                                                                 ; spi_clk      ; spi_clk     ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; counter[1]                                                                                                                                                  ; counter[1]                                                                                                                                                  ; spi_clk      ; spi_clk     ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; counter[2]                                                                                                                                                  ; counter[2]                                                                                                                                                  ; spi_clk      ; spi_clk     ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; counter[3]                                                                                                                                                  ; counter[3]                                                                                                                                                  ; spi_clk      ; spi_clk     ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; counter[0]                                                                                                                                                  ; counter[0]                                                                                                                                                  ; spi_clk      ; spi_clk     ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|write_source_update_state                                    ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|write_source_update_state                                    ; spi_clk      ; spi_clk     ; 0.000        ; 0.070      ; 0.669      ;
; 0.471 ; ahb2ram:u_ahb2ram|usr_address_tmp1[10]                                                                                                                      ; ahb2ram:u_ahb2ram|usr_address[10]                                                                                                                           ; spi_clk      ; spi_clk     ; 0.000        ; 0.071      ; 0.737      ;
; 0.471 ; ahb2ram:u_ahb2ram|usr_address_tmp1[9]                                                                                                                       ; ahb2ram:u_ahb2ram|usr_address[9]                                                                                                                            ; spi_clk      ; spi_clk     ; 0.000        ; 0.071      ; 0.737      ;
; 0.472 ; ahb2ram:u_ahb2ram|usr_address_tmp1[2]                                                                                                                       ; ahb2ram:u_ahb2ram|usr_address[2]                                                                                                                            ; spi_clk      ; spi_clk     ; 0.000        ; 0.070      ; 0.737      ;
; 0.472 ; ahb2ram:u_ahb2ram|usr_address_tmp1[1]                                                                                                                       ; ahb2ram:u_ahb2ram|usr_address[1]                                                                                                                            ; spi_clk      ; spi_clk     ; 0.000        ; 0.071      ; 0.738      ;
; 0.473 ; ahb2ram:u_ahb2ram|usr_address_tmp1[3]                                                                                                                       ; ahb2ram:u_ahb2ram|usr_address[3]                                                                                                                            ; spi_clk      ; spi_clk     ; 0.000        ; 0.071      ; 0.739      ;
; 0.474 ; ahb2ram:u_ahb2ram|usr_address_tmp1[8]                                                                                                                       ; ahb2ram:u_ahb2ram|usr_address[8]                                                                                                                            ; spi_clk      ; spi_clk     ; 0.000        ; 0.070      ; 0.739      ;
; 0.474 ; ahb2ram:u_ahb2ram|usr_address_tmp1[6]                                                                                                                       ; ahb2ram:u_ahb2ram|usr_address[6]                                                                                                                            ; spi_clk      ; spi_clk     ; 0.000        ; 0.071      ; 0.740      ;
; 0.475 ; ahb2ram:u_ahb2ram|usr_address_tmp1[7]                                                                                                                       ; ahb2ram:u_ahb2ram|usr_address[7]                                                                                                                            ; spi_clk      ; spi_clk     ; 0.000        ; 0.070      ; 0.740      ;
; 0.475 ; ahb2ram:u_ahb2ram|usr_address_tmp1[5]                                                                                                                       ; ahb2ram:u_ahb2ram|usr_address[5]                                                                                                                            ; spi_clk      ; spi_clk     ; 0.000        ; 0.070      ; 0.740      ;
; 0.475 ; ahb2ram:u_ahb2ram|usr_address_tmp1[4]                                                                                                                       ; ahb2ram:u_ahb2ram|usr_address[4]                                                                                                                            ; spi_clk      ; spi_clk     ; 0.000        ; 0.070      ; 0.740      ;
; 0.481 ; reconfig_d1                                                                                                                                                 ; reconfig_d2                                                                                                                                                 ; spi_clk      ; spi_clk     ; 0.000        ; 0.071      ; 0.747      ;
; 0.481 ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe3a0[0]                                                   ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|write_source_update_state                                    ; spi_clk      ; spi_clk     ; 0.000        ; 0.070      ; 0.746      ;
; 0.489 ; ahb2ram:u_ahb2ram|usr_address[8]                                                                                                                            ; ahb2ram:u_ahb2ram|ram_two_port:u1_ram_two_port|altsyncram:altsyncram_component|altsyncram_1mf2:auto_generated|ram_block1a24~portb_address_reg0              ; spi_clk      ; spi_clk     ; 0.000        ; 0.345      ; 1.064      ;
; 0.494 ; data_in[20]                                                                                                                                                 ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[20]                                                   ; spi_clk      ; spi_clk     ; 0.000        ; 0.071      ; 0.760      ;
; 0.538 ; counter[3]                                                                                                                                                  ; param[0]                                                                                                                                                    ; spi_clk      ; spi_clk     ; 0.000        ; 0.070      ; 0.803      ;
; 0.538 ; counter[3]                                                                                                                                                  ; param[1]                                                                                                                                                    ; spi_clk      ; spi_clk     ; 0.000        ; 0.070      ; 0.803      ;
; 0.560 ; counter[3]                                                                                                                                                  ; read_param                                                                                                                                                  ; spi_clk      ; spi_clk     ; 0.000        ; 0.070      ; 0.825      ;
; 0.565 ; ahb2ram:u_ahb2ram|usr_address[10]                                                                                                                           ; ahb2ram:u_ahb2ram|ram_two_port:u1_ram_two_port|altsyncram:altsyncram_component|altsyncram_1mf2:auto_generated|ram_block1a4~portb_address_reg0               ; spi_clk      ; spi_clk     ; 0.000        ; 0.332      ; 1.127      ;
; 0.586 ; ahb2ram:u_ahb2ram|usr_address_tmp1[0]                                                                                                                       ; ahb2ram:u_ahb2ram|usr_wren                                                                                                                                  ; spi_clk      ; spi_clk     ; 0.000        ; 0.071      ; 0.852      ;
; 0.600 ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[23]                                                   ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[22]                                                   ; spi_clk      ; spi_clk     ; 0.000        ; 0.071      ; 0.866      ;
; 0.601 ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[24]                                                   ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[23]                                                   ; spi_clk      ; spi_clk     ; 0.000        ; 0.071      ; 0.867      ;
; 0.601 ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[26]                                                   ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[25]                                                   ; spi_clk      ; spi_clk     ; 0.000        ; 0.071      ; 0.867      ;
; 0.601 ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[27]                                                   ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[26]                                                   ; spi_clk      ; spi_clk     ; 0.000        ; 0.071      ; 0.867      ;
; 0.601 ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe2a1[0]                                                   ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe2a0[0]                                                   ; spi_clk      ; spi_clk     ; 0.000        ; 0.071      ; 0.867      ;
; 0.605 ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[3]                                                    ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[2]                                                    ; spi_clk      ; spi_clk     ; 0.000        ; 0.071      ; 0.871      ;
; 0.606 ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[6]                                                    ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[5]                                                    ; spi_clk      ; spi_clk     ; 0.000        ; 0.071      ; 0.872      ;
; 0.606 ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|write_post_data_state                                        ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|write_load_state                                             ; spi_clk      ; spi_clk     ; 0.000        ; 0.071      ; 0.872      ;
; 0.607 ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[21]                                                   ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[20]                                                   ; spi_clk      ; spi_clk     ; 0.000        ; 0.071      ; 0.873      ;
; 0.608 ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[1]                                                    ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[0]                                                    ; spi_clk      ; spi_clk     ; 0.000        ; 0.071      ; 0.874      ;
; 0.608 ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[15]                                                   ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[14]                                                   ; spi_clk      ; spi_clk     ; 0.000        ; 0.071      ; 0.874      ;
; 0.608 ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[16]                                                   ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[15]                                                   ; spi_clk      ; spi_clk     ; 0.000        ; 0.071      ; 0.874      ;
; 0.610 ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[7]                                                    ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[6]                                                    ; spi_clk      ; spi_clk     ; 0.000        ; 0.071      ; 0.876      ;
; 0.610 ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[13]                                                   ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[12]                                                   ; spi_clk      ; spi_clk     ; 0.000        ; 0.071      ; 0.876      ;
; 0.610 ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[14]                                                   ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[13]                                                   ; spi_clk      ; spi_clk     ; 0.000        ; 0.071      ; 0.876      ;
; 0.611 ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[4]                                                    ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[3]                                                    ; spi_clk      ; spi_clk     ; 0.000        ; 0.071      ; 0.877      ;
; 0.612 ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[22]                                                   ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[21]                                                   ; spi_clk      ; spi_clk     ; 0.000        ; 0.071      ; 0.878      ;
; 0.619 ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|write_init_state                                             ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|idle_state                                                   ; spi_clk      ; spi_clk     ; 0.000        ; 0.070      ; 0.884      ;
; 0.621 ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[2]                                                    ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[1]                                                    ; spi_clk      ; spi_clk     ; 0.000        ; 0.071      ; 0.887      ;
; 0.621 ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[11]                                                   ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[10]                                                   ; spi_clk      ; spi_clk     ; 0.000        ; 0.071      ; 0.887      ;
; 0.621 ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[19]                                                   ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[18]                                                   ; spi_clk      ; spi_clk     ; 0.000        ; 0.071      ; 0.887      ;
; 0.629 ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|read_init_state                                              ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe2a1[0]                                                   ; spi_clk      ; spi_clk     ; 0.000        ; 0.071      ; 0.895      ;
; 0.631 ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[10]                                                   ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[9]                                                    ; spi_clk      ; spi_clk     ; 0.000        ; 0.071      ; 0.897      ;
; 0.639 ; data_in[10]                                                                                                                                                 ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[10]                                                   ; spi_clk      ; spi_clk     ; 0.000        ; 0.071      ; 0.905      ;
; 0.642 ; counter[2]                                                                                                                                                  ; param[1]                                                                                                                                                    ; spi_clk      ; spi_clk     ; 0.000        ; 0.070      ; 0.907      ;
; 0.643 ; counter[2]                                                                                                                                                  ; read_param                                                                                                                                                  ; spi_clk      ; spi_clk     ; 0.000        ; 0.070      ; 0.908      ;
; 0.644 ; counter[2]                                                                                                                                                  ; param[0]                                                                                                                                                    ; spi_clk      ; spi_clk     ; 0.000        ; 0.070      ; 0.909      ;
; 0.645 ; counter[2]                                                                                                                                                  ; counter[3]                                                                                                                                                  ; spi_clk      ; spi_clk     ; 0.000        ; 0.070      ; 0.910      ;
; 0.647 ; read_source[1]                                                                                                                                              ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe1a1[0]                                                   ; spi_clk      ; spi_clk     ; 0.000        ; 0.071      ; 0.913      ;
; 0.647 ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|idle_state                                                   ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|write_init_state                                             ; spi_clk      ; spi_clk     ; 0.000        ; 0.070      ; 0.912      ;
; 0.647 ; reconfig_cnt[3]                                                                                                                                             ; reconfig_cnt[0]                                                                                                                                             ; spi_clk      ; spi_clk     ; 0.000        ; 0.071      ; 0.913      ;
; 0.650 ; reconfig_cnt[3]                                                                                                                                             ; reconfig_cnt[1]                                                                                                                                             ; spi_clk      ; spi_clk     ; 0.000        ; 0.071      ; 0.916      ;
; 0.657 ; ahb2ram:u_ahb2ram|usr_address_tmp1[0]                                                                                                                       ; ahb2ram:u_ahb2ram|usr_address[0]                                                                                                                            ; spi_clk      ; spi_clk     ; 0.000        ; 0.071      ; 0.923      ;
; 0.669 ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|idle_state                                                   ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe3a0[0]                                                   ; spi_clk      ; spi_clk     ; 0.000        ; 0.070      ; 0.934      ;
; 0.671 ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|idle_state                                                   ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe3a1[0]                                                   ; spi_clk      ; spi_clk     ; 0.000        ; 0.070      ; 0.936      ;
; 0.677 ; write_param                                                                                                                                                 ; write_param_d                                                                                                                                               ; spi_clk      ; spi_clk     ; 0.000        ; 0.071      ; 0.943      ;
; 0.692 ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[25]                                                   ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[24]                                                   ; spi_clk      ; spi_clk     ; 0.000        ; 0.071      ; 0.958      ;
; 0.692 ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[28]                                                   ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[27]                                                   ; spi_clk      ; spi_clk     ; 0.000        ; 0.071      ; 0.958      ;
; 0.692 ; counter[0]                                                                                                                                                  ; data_in[16]                                                                                                                                                 ; spi_clk      ; spi_clk     ; 0.000        ; 0.070      ; 0.957      ;
; 0.693 ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe3a1[0]                                                   ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe3a0[0]                                                   ; spi_clk      ; spi_clk     ; 0.000        ; 0.070      ; 0.958      ;
; 0.695 ; counter[0]                                                                                                                                                  ; counter[2]                                                                                                                                                  ; spi_clk      ; spi_clk     ; 0.000        ; 0.070      ; 0.960      ;
; 0.696 ; counter[0]                                                                                                                                                  ; counter[1]                                                                                                                                                  ; spi_clk      ; spi_clk     ; 0.000        ; 0.070      ; 0.961      ;
; 0.698 ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[5]                                                    ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[4]                                                    ; spi_clk      ; spi_clk     ; 0.000        ; 0.071      ; 0.964      ;
; 0.705 ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|lpm_counter:cntr5|cntr_paj:auto_generated|counter_reg_bit[4] ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|lpm_counter:cntr5|cntr_paj:auto_generated|counter_reg_bit[4] ; spi_clk      ; spi_clk     ; 0.000        ; 0.070      ; 0.970      ;
; 0.705 ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|lpm_counter:cntr5|cntr_paj:auto_generated|counter_reg_bit[3] ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|lpm_counter:cntr5|cntr_paj:auto_generated|counter_reg_bit[3] ; spi_clk      ; spi_clk     ; 0.000        ; 0.070      ; 0.970      ;
; 0.706 ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|lpm_counter:cntr5|cntr_paj:auto_generated|counter_reg_bit[2] ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|lpm_counter:cntr5|cntr_paj:auto_generated|counter_reg_bit[2] ; spi_clk      ; spi_clk     ; 0.000        ; 0.070      ; 0.971      ;
; 0.709 ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|write_init_state                                             ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe3a1[0]                                                   ; spi_clk      ; spi_clk     ; 0.000        ; 0.070      ; 0.974      ;
; 0.712 ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[17]                                                   ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[16]                                                   ; spi_clk      ; spi_clk     ; 0.000        ; 0.071      ; 0.978      ;
; 0.713 ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[9]                                                    ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[8]                                                    ; spi_clk      ; spi_clk     ; 0.000        ; 0.071      ; 0.979      ;
; 0.713 ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|lpm_counter:cntr5|cntr_paj:auto_generated|counter_reg_bit[1] ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|lpm_counter:cntr5|cntr_paj:auto_generated|counter_reg_bit[1] ; spi_clk      ; spi_clk     ; 0.000        ; 0.070      ; 0.978      ;
; 0.715 ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[12]                                                   ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[11]                                                   ; spi_clk      ; spi_clk     ; 0.000        ; 0.071      ; 0.981      ;
; 0.717 ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|lpm_counter:cntr6|cntr_oaj:auto_generated|counter_reg_bit[1] ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|lpm_counter:cntr6|cntr_oaj:auto_generated|counter_reg_bit[1] ; spi_clk      ; spi_clk     ; 0.000        ; 0.071      ; 0.983      ;
; 0.719 ; reconfig_d1                                                                                                                                                 ; reconfig                                                                                                                                                    ; spi_clk      ; spi_clk     ; 0.000        ; 0.071      ; 0.985      ;
; 0.719 ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|lpm_counter:cntr6|cntr_oaj:auto_generated|counter_reg_bit[3] ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|lpm_counter:cntr6|cntr_oaj:auto_generated|counter_reg_bit[3] ; spi_clk      ; spi_clk     ; 0.000        ; 0.071      ; 0.985      ;
; 0.720 ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|lpm_counter:cntr5|cntr_paj:auto_generated|counter_reg_bit[5] ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|lpm_counter:cntr5|cntr_paj:auto_generated|counter_reg_bit[5] ; spi_clk      ; spi_clk     ; 0.000        ; 0.070      ; 0.985      ;
; 0.722 ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|lpm_counter:cntr6|cntr_oaj:auto_generated|counter_reg_bit[4] ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|lpm_counter:cntr6|cntr_oaj:auto_generated|counter_reg_bit[4] ; spi_clk      ; spi_clk     ; 0.000        ; 0.071      ; 0.988      ;
; 0.722 ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|lpm_counter:cntr6|cntr_oaj:auto_generated|counter_reg_bit[2] ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|lpm_counter:cntr6|cntr_oaj:auto_generated|counter_reg_bit[2] ; spi_clk      ; spi_clk     ; 0.000        ; 0.071      ; 0.988      ;
; 0.723 ; reconfig_d2                                                                                                                                                 ; reconfig                                                                                                                                                    ; spi_clk      ; spi_clk     ; 0.000        ; 0.071      ; 0.989      ;
; 0.724 ; ahb2ram:u_ahb2ram|usr_address[0]                                                                                                                            ; ahb2ram:u_ahb2ram|ram_two_port:u1_ram_two_port|altsyncram:altsyncram_component|altsyncram_1mf2:auto_generated|ram_block1a24~portb_address_reg0              ; spi_clk      ; spi_clk     ; 0.000        ; 0.359      ; 1.313      ;
; 0.731 ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|lpm_counter:cntr6|cntr_oaj:auto_generated|counter_reg_bit[0] ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|lpm_counter:cntr6|cntr_oaj:auto_generated|counter_reg_bit[0] ; spi_clk      ; spi_clk     ; 0.000        ; 0.071      ; 0.997      ;
; 0.738 ; ahb2ram:u_ahb2ram|usr_address[10]                                                                                                                           ; ahb2ram:u_ahb2ram|ram_two_port:u1_ram_two_port|altsyncram:altsyncram_component|altsyncram_1mf2:auto_generated|ram_block1a0~portb_address_reg0               ; spi_clk      ; spi_clk     ; 0.000        ; 0.345      ; 1.313      ;
; 0.738 ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|write_data_state                                             ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|write_load_state                                             ; spi_clk      ; spi_clk     ; 0.000        ; 0.071      ; 1.004      ;
; 0.738 ; data_in[21]                                                                                                                                                 ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[21]                                                   ; spi_clk      ; spi_clk     ; 0.000        ; 0.071      ; 1.004      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                             ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.403 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.669      ;
; 0.404 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.669      ;
; 0.418 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.684      ;
; 0.418 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.684      ;
; 0.419 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.684      ;
; 0.450 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.715      ;
; 0.450 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.715      ;
; 0.458 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.723      ;
; 0.458 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.723      ;
; 0.459 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.725      ;
; 0.462 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.728      ;
; 0.462 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.728      ;
; 0.470 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.736      ;
; 0.471 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[17]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[16]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.737      ;
; 0.471 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[14]                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[14]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.737      ;
; 0.472 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[11]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.738      ;
; 0.472 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[12]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[11]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.738      ;
; 0.472 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[16]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[15]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.738      ;
; 0.472 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[18]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[17]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.738      ;
; 0.472 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[19]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[18]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.738      ;
; 0.472 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[33]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[32]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.737      ;
; 0.472 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.738      ;
; 0.472 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.738      ;
; 0.472 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.738      ;
; 0.472 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.738      ;
; 0.472 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.738      ;
; 0.473 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[56]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[55]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.738      ;
; 0.473 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[70]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[69]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.738      ;
; 0.473 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.738      ;
; 0.473 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.738      ;
; 0.473 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.738      ;
; 0.473 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[1]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.738      ;
; 0.473 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[15]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[14]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.739      ;
; 0.473 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[19]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[18]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.739      ;
; 0.473 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[12]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[11]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.738      ;
; 0.473 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[14]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[13]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.738      ;
; 0.473 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[15]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[14]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.738      ;
; 0.473 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[25]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[24]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.739      ;
; 0.473 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[9]                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[8]                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.738      ;
; 0.473 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.739      ;
; 0.473 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[9]                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.739      ;
; 0.474 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[58]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[57]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.739      ;
; 0.474 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[42]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[41]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.739      ;
; 0.474 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[4]                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[3]                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.739      ;
; 0.475 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[51]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[50]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.740      ;
; 0.475 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[68]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[67]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.740      ;
; 0.475 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[13]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[12]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.741      ;
; 0.475 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.740      ;
; 0.475 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[8]                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[7]                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.740      ;
; 0.476 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[7]                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[6]                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.741      ;
; 0.476 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[109] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[108] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.742      ;
; 0.478 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[141] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[140] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.744      ;
; 0.478 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[172] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[171] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.744      ;
; 0.478 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[189] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[188] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.743      ;
; 0.478 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.743      ;
; 0.478 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[51]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[50]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.744      ;
; 0.478 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8]                                                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.743      ;
; 0.479 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[123] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[122] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.745      ;
; 0.479 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[142] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[141] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.745      ;
; 0.479 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[196] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[195] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.745      ;
; 0.479 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.744      ;
; 0.479 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.744      ;
; 0.479 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[11]                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[10]                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.744      ;
; 0.479 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[4]                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[3]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.744      ;
; 0.479 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[9]   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[8]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.745      ;
; 0.479 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[79]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[78]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.744      ;
; 0.479 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[82]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[81]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.745      ;
; 0.479 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[85]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[84]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.745      ;
; 0.479 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[96]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[95]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.745      ;
; 0.479 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[100] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[99]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.744      ;
; 0.479 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.745      ;
; 0.480 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[13]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[12]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.745      ;
; 0.480 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[21]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[20]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.745      ;
; 0.480 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[28]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[27]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.745      ;
; 0.480 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[124] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[123] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.746      ;
; 0.480 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[130] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[129] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.746      ;
; 0.480 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[138] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[137] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.746      ;
; 0.480 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[139] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[138] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.746      ;
; 0.480 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[151] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[150] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.745      ;
; 0.480 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[156] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[155] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.746      ;
; 0.480 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[168] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[167] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.746      ;
; 0.480 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[171] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[170] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.746      ;
; 0.480 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[195] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[194] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.746      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk'                                                                                                                      ;
+-------+------------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                          ; To Node                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.403 ; reset_module:rst_mod|reset_init[5] ; reset_module:rst_mod|reset_init[5] ; clk          ; clk         ; 0.000        ; 0.071      ; 0.669      ;
; 0.418 ; reset_module:rst_mod|reset_init[0] ; reset_module:rst_mod|reset_init[0] ; clk          ; clk         ; 0.000        ; 0.071      ; 0.684      ;
; 0.418 ; heart_cnt[0]                       ; heart_cnt[0]                       ; clk          ; clk         ; 0.000        ; 0.071      ; 0.684      ;
; 0.470 ; heart_cnt[29]                      ; heart_cnt[29]                      ; clk          ; clk         ; 0.000        ; 0.071      ; 0.736      ;
; 0.686 ; reset_module:rst_mod|reset_init[2] ; reset_module:rst_mod|reset_init[2] ; clk          ; clk         ; 0.000        ; 0.071      ; 0.952      ;
; 0.689 ; reset_module:rst_mod|reset_init[4] ; reset_module:rst_mod|reset_init[4] ; clk          ; clk         ; 0.000        ; 0.071      ; 0.955      ;
; 0.690 ; reset_module:rst_mod|reset_init[5] ; reset_module:rst_mod|rst_n         ; clk          ; clk         ; 0.000        ; 0.071      ; 0.956      ;
; 0.692 ; reset_module:rst_mod|reset_init[3] ; reset_module:rst_mod|reset_init[3] ; clk          ; clk         ; 0.000        ; 0.071      ; 0.958      ;
; 0.695 ; heart_cnt[28]                      ; heart_cnt[28]                      ; clk          ; clk         ; 0.000        ; 0.071      ; 0.961      ;
; 0.695 ; heart_cnt[5]                       ; heart_cnt[5]                       ; clk          ; clk         ; 0.000        ; 0.071      ; 0.961      ;
; 0.696 ; heart_cnt[6]                       ; heart_cnt[6]                       ; clk          ; clk         ; 0.000        ; 0.071      ; 0.962      ;
; 0.706 ; heart_cnt[14]                      ; heart_cnt[14]                      ; clk          ; clk         ; 0.000        ; 0.071      ; 0.972      ;
; 0.706 ; heart_cnt[12]                      ; heart_cnt[12]                      ; clk          ; clk         ; 0.000        ; 0.071      ; 0.972      ;
; 0.706 ; heart_cnt[4]                       ; heart_cnt[4]                       ; clk          ; clk         ; 0.000        ; 0.071      ; 0.972      ;
; 0.706 ; heart_cnt[2]                       ; heart_cnt[2]                       ; clk          ; clk         ; 0.000        ; 0.071      ; 0.972      ;
; 0.707 ; heart_cnt[20]                      ; heart_cnt[20]                      ; clk          ; clk         ; 0.000        ; 0.071      ; 0.973      ;
; 0.707 ; heart_cnt[18]                      ; heart_cnt[18]                      ; clk          ; clk         ; 0.000        ; 0.071      ; 0.973      ;
; 0.707 ; heart_cnt[10]                      ; heart_cnt[10]                      ; clk          ; clk         ; 0.000        ; 0.071      ; 0.973      ;
; 0.708 ; heart_cnt[26]                      ; heart_cnt[26]                      ; clk          ; clk         ; 0.000        ; 0.071      ; 0.974      ;
; 0.709 ; heart_cnt[16]                      ; heart_cnt[16]                      ; clk          ; clk         ; 0.000        ; 0.071      ; 0.975      ;
; 0.709 ; heart_cnt[8]                       ; heart_cnt[8]                       ; clk          ; clk         ; 0.000        ; 0.071      ; 0.975      ;
; 0.710 ; reset_module:rst_mod|reset_init[0] ; reset_module:rst_mod|reset_init[1] ; clk          ; clk         ; 0.000        ; 0.071      ; 0.976      ;
; 0.710 ; heart_cnt[21]                      ; heart_cnt[21]                      ; clk          ; clk         ; 0.000        ; 0.071      ; 0.976      ;
; 0.711 ; reset_module:rst_mod|reset_init[1] ; reset_module:rst_mod|reset_init[1] ; clk          ; clk         ; 0.000        ; 0.071      ; 0.977      ;
; 0.711 ; heart_cnt[24]                      ; heart_cnt[24]                      ; clk          ; clk         ; 0.000        ; 0.071      ; 0.977      ;
; 0.711 ; heart_cnt[22]                      ; heart_cnt[22]                      ; clk          ; clk         ; 0.000        ; 0.071      ; 0.977      ;
; 0.711 ; heart_cnt[15]                      ; heart_cnt[15]                      ; clk          ; clk         ; 0.000        ; 0.071      ; 0.977      ;
; 0.712 ; heart_cnt[17]                      ; heart_cnt[17]                      ; clk          ; clk         ; 0.000        ; 0.071      ; 0.978      ;
; 0.712 ; heart_cnt[13]                      ; heart_cnt[13]                      ; clk          ; clk         ; 0.000        ; 0.071      ; 0.978      ;
; 0.712 ; heart_cnt[11]                      ; heart_cnt[11]                      ; clk          ; clk         ; 0.000        ; 0.071      ; 0.978      ;
; 0.712 ; heart_cnt[9]                       ; heart_cnt[9]                       ; clk          ; clk         ; 0.000        ; 0.071      ; 0.978      ;
; 0.712 ; heart_cnt[3]                       ; heart_cnt[3]                       ; clk          ; clk         ; 0.000        ; 0.071      ; 0.978      ;
; 0.713 ; heart_cnt[27]                      ; heart_cnt[27]                      ; clk          ; clk         ; 0.000        ; 0.071      ; 0.979      ;
; 0.713 ; heart_cnt[19]                      ; heart_cnt[19]                      ; clk          ; clk         ; 0.000        ; 0.071      ; 0.979      ;
; 0.713 ; heart_cnt[7]                       ; heart_cnt[7]                       ; clk          ; clk         ; 0.000        ; 0.071      ; 0.979      ;
; 0.714 ; heart_cnt[25]                      ; heart_cnt[25]                      ; clk          ; clk         ; 0.000        ; 0.071      ; 0.980      ;
; 0.714 ; heart_cnt[23]                      ; heart_cnt[23]                      ; clk          ; clk         ; 0.000        ; 0.071      ; 0.980      ;
; 0.730 ; heart_cnt[1]                       ; heart_cnt[1]                       ; clk          ; clk         ; 0.000        ; 0.071      ; 0.996      ;
; 1.007 ; reset_module:rst_mod|reset_init[1] ; reset_module:rst_mod|reset_init[2] ; clk          ; clk         ; 0.000        ; 0.071      ; 1.273      ;
; 1.008 ; reset_module:rst_mod|reset_init[2] ; reset_module:rst_mod|reset_init[3] ; clk          ; clk         ; 0.000        ; 0.071      ; 1.274      ;
; 1.009 ; reset_module:rst_mod|reset_init[0] ; reset_module:rst_mod|reset_init[2] ; clk          ; clk         ; 0.000        ; 0.071      ; 1.275      ;
; 1.009 ; reset_module:rst_mod|reset_init[3] ; reset_module:rst_mod|reset_init[4] ; clk          ; clk         ; 0.000        ; 0.071      ; 1.275      ;
; 1.014 ; heart_cnt[5]                       ; heart_cnt[6]                       ; clk          ; clk         ; 0.000        ; 0.071      ; 1.280      ;
; 1.017 ; heart_cnt[28]                      ; heart_cnt[29]                      ; clk          ; clk         ; 0.000        ; 0.071      ; 1.283      ;
; 1.020 ; heart_cnt[6]                       ; heart_cnt[7]                       ; clk          ; clk         ; 0.000        ; 0.071      ; 1.286      ;
; 1.022 ; reset_module:rst_mod|reset_init[1] ; reset_module:rst_mod|reset_init[3] ; clk          ; clk         ; 0.000        ; 0.071      ; 1.288      ;
; 1.025 ; reset_module:rst_mod|reset_init[0] ; reset_module:rst_mod|reset_init[3] ; clk          ; clk         ; 0.000        ; 0.071      ; 1.291      ;
; 1.028 ; heart_cnt[4]                       ; heart_cnt[5]                       ; clk          ; clk         ; 0.000        ; 0.071      ; 1.294      ;
; 1.028 ; heart_cnt[14]                      ; heart_cnt[15]                      ; clk          ; clk         ; 0.000        ; 0.071      ; 1.294      ;
; 1.028 ; heart_cnt[12]                      ; heart_cnt[13]                      ; clk          ; clk         ; 0.000        ; 0.071      ; 1.294      ;
; 1.028 ; heart_cnt[2]                       ; heart_cnt[3]                       ; clk          ; clk         ; 0.000        ; 0.071      ; 1.294      ;
; 1.029 ; heart_cnt[13]                      ; heart_cnt[14]                      ; clk          ; clk         ; 0.000        ; 0.071      ; 1.295      ;
; 1.029 ; heart_cnt[1]                       ; heart_cnt[2]                       ; clk          ; clk         ; 0.000        ; 0.071      ; 1.295      ;
; 1.029 ; heart_cnt[15]                      ; heart_cnt[16]                      ; clk          ; clk         ; 0.000        ; 0.071      ; 1.295      ;
; 1.029 ; heart_cnt[20]                      ; heart_cnt[21]                      ; clk          ; clk         ; 0.000        ; 0.071      ; 1.295      ;
; 1.029 ; heart_cnt[10]                      ; heart_cnt[11]                      ; clk          ; clk         ; 0.000        ; 0.071      ; 1.295      ;
; 1.029 ; heart_cnt[18]                      ; heart_cnt[19]                      ; clk          ; clk         ; 0.000        ; 0.071      ; 1.295      ;
; 1.029 ; heart_cnt[21]                      ; heart_cnt[22]                      ; clk          ; clk         ; 0.000        ; 0.071      ; 1.295      ;
; 1.029 ; heart_cnt[5]                       ; heart_cnt[7]                       ; clk          ; clk         ; 0.000        ; 0.071      ; 1.295      ;
; 1.030 ; heart_cnt[11]                      ; heart_cnt[12]                      ; clk          ; clk         ; 0.000        ; 0.071      ; 1.296      ;
; 1.030 ; heart_cnt[3]                       ; heart_cnt[4]                       ; clk          ; clk         ; 0.000        ; 0.071      ; 1.296      ;
; 1.030 ; heart_cnt[17]                      ; heart_cnt[18]                      ; clk          ; clk         ; 0.000        ; 0.071      ; 1.296      ;
; 1.030 ; heart_cnt[9]                       ; heart_cnt[10]                      ; clk          ; clk         ; 0.000        ; 0.071      ; 1.296      ;
; 1.030 ; heart_cnt[26]                      ; heart_cnt[27]                      ; clk          ; clk         ; 0.000        ; 0.071      ; 1.296      ;
; 1.031 ; heart_cnt[27]                      ; heart_cnt[28]                      ; clk          ; clk         ; 0.000        ; 0.071      ; 1.297      ;
; 1.031 ; heart_cnt[19]                      ; heart_cnt[20]                      ; clk          ; clk         ; 0.000        ; 0.071      ; 1.297      ;
; 1.031 ; heart_cnt[7]                       ; heart_cnt[8]                       ; clk          ; clk         ; 0.000        ; 0.071      ; 1.297      ;
; 1.032 ; heart_cnt[25]                      ; heart_cnt[26]                      ; clk          ; clk         ; 0.000        ; 0.071      ; 1.298      ;
; 1.032 ; heart_cnt[23]                      ; heart_cnt[24]                      ; clk          ; clk         ; 0.000        ; 0.071      ; 1.298      ;
; 1.033 ; heart_cnt[16]                      ; heart_cnt[17]                      ; clk          ; clk         ; 0.000        ; 0.071      ; 1.299      ;
; 1.033 ; heart_cnt[8]                       ; heart_cnt[9]                       ; clk          ; clk         ; 0.000        ; 0.071      ; 1.299      ;
; 1.035 ; heart_cnt[24]                      ; heart_cnt[25]                      ; clk          ; clk         ; 0.000        ; 0.071      ; 1.301      ;
; 1.035 ; heart_cnt[22]                      ; heart_cnt[23]                      ; clk          ; clk         ; 0.000        ; 0.071      ; 1.301      ;
; 1.044 ; heart_cnt[21]                      ; heart_cnt[23]                      ; clk          ; clk         ; 0.000        ; 0.071      ; 1.310      ;
; 1.045 ; heart_cnt[1]                       ; heart_cnt[3]                       ; clk          ; clk         ; 0.000        ; 0.071      ; 1.311      ;
; 1.045 ; heart_cnt[15]                      ; heart_cnt[17]                      ; clk          ; clk         ; 0.000        ; 0.071      ; 1.311      ;
; 1.046 ; heart_cnt[3]                       ; heart_cnt[5]                       ; clk          ; clk         ; 0.000        ; 0.071      ; 1.312      ;
; 1.046 ; heart_cnt[13]                      ; heart_cnt[15]                      ; clk          ; clk         ; 0.000        ; 0.071      ; 1.312      ;
; 1.046 ; heart_cnt[11]                      ; heart_cnt[13]                      ; clk          ; clk         ; 0.000        ; 0.071      ; 1.312      ;
; 1.046 ; heart_cnt[9]                       ; heart_cnt[11]                      ; clk          ; clk         ; 0.000        ; 0.071      ; 1.312      ;
; 1.046 ; heart_cnt[17]                      ; heart_cnt[19]                      ; clk          ; clk         ; 0.000        ; 0.071      ; 1.312      ;
; 1.047 ; heart_cnt[27]                      ; heart_cnt[29]                      ; clk          ; clk         ; 0.000        ; 0.071      ; 1.313      ;
; 1.047 ; heart_cnt[19]                      ; heart_cnt[21]                      ; clk          ; clk         ; 0.000        ; 0.071      ; 1.313      ;
; 1.047 ; heart_cnt[7]                       ; heart_cnt[9]                       ; clk          ; clk         ; 0.000        ; 0.071      ; 1.313      ;
; 1.048 ; heart_cnt[25]                      ; heart_cnt[27]                      ; clk          ; clk         ; 0.000        ; 0.071      ; 1.314      ;
; 1.048 ; heart_cnt[23]                      ; heart_cnt[25]                      ; clk          ; clk         ; 0.000        ; 0.071      ; 1.314      ;
; 1.096 ; heart_cnt[0]                       ; heart_cnt[1]                       ; clk          ; clk         ; 0.000        ; 0.072      ; 1.363      ;
; 1.101 ; reset_module:rst_mod|reset_init[2] ; reset_module:rst_mod|reset_init[4] ; clk          ; clk         ; 0.000        ; 0.071      ; 1.367      ;
; 1.117 ; heart_cnt[6]                       ; heart_cnt[8]                       ; clk          ; clk         ; 0.000        ; 0.071      ; 1.383      ;
; 1.121 ; heart_cnt[12]                      ; heart_cnt[14]                      ; clk          ; clk         ; 0.000        ; 0.071      ; 1.387      ;
; 1.121 ; heart_cnt[14]                      ; heart_cnt[16]                      ; clk          ; clk         ; 0.000        ; 0.071      ; 1.387      ;
; 1.121 ; heart_cnt[2]                       ; heart_cnt[4]                       ; clk          ; clk         ; 0.000        ; 0.071      ; 1.387      ;
; 1.122 ; heart_cnt[10]                      ; heart_cnt[12]                      ; clk          ; clk         ; 0.000        ; 0.071      ; 1.388      ;
; 1.122 ; heart_cnt[18]                      ; heart_cnt[20]                      ; clk          ; clk         ; 0.000        ; 0.071      ; 1.388      ;
; 1.122 ; heart_cnt[4]                       ; heart_cnt[6]                       ; clk          ; clk         ; 0.000        ; 0.071      ; 1.388      ;
; 1.123 ; heart_cnt[26]                      ; heart_cnt[28]                      ; clk          ; clk         ; 0.000        ; 0.071      ; 1.389      ;
; 1.123 ; heart_cnt[20]                      ; heart_cnt[22]                      ; clk          ; clk         ; 0.000        ; 0.071      ; 1.389      ;
; 1.127 ; heart_cnt[16]                      ; heart_cnt[18]                      ; clk          ; clk         ; 0.000        ; 0.071      ; 1.393      ;
; 1.128 ; heart_cnt[8]                       ; heart_cnt[10]                      ; clk          ; clk         ; 0.000        ; 0.071      ; 1.394      ;
; 1.129 ; reset_module:rst_mod|reset_init[1] ; reset_module:rst_mod|reset_init[4] ; clk          ; clk         ; 0.000        ; 0.071      ; 1.395      ;
+-------+------------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'cpu_clk'                                                                                                     ;
+--------+----------------------------+----------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                  ; To Node                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------+----------------------------------+--------------+-------------+--------------+------------+------------+
; 13.352 ; reset_module:rst_mod|rst_n ; ahb2ram:u_ahb2ram|hrdata[8]      ; clk          ; cpu_clk     ; 20.000       ; -2.228     ; 4.364      ;
; 13.352 ; reset_module:rst_mod|rst_n ; ahb2ram:u_ahb2ram|hrdata[9]      ; clk          ; cpu_clk     ; 20.000       ; -2.228     ; 4.364      ;
; 13.352 ; reset_module:rst_mod|rst_n ; ahb2ram:u_ahb2ram|hrdata[10]     ; clk          ; cpu_clk     ; 20.000       ; -2.228     ; 4.364      ;
; 13.352 ; reset_module:rst_mod|rst_n ; ahb2ram:u_ahb2ram|hrdata[11]     ; clk          ; cpu_clk     ; 20.000       ; -2.228     ; 4.364      ;
; 13.353 ; reset_module:rst_mod|rst_n ; ahb2ram:u_ahb2ram|hrdata[12]     ; clk          ; cpu_clk     ; 20.000       ; -2.228     ; 4.363      ;
; 13.353 ; reset_module:rst_mod|rst_n ; ahb2ram:u_ahb2ram|hrdata[13]     ; clk          ; cpu_clk     ; 20.000       ; -2.228     ; 4.363      ;
; 13.353 ; reset_module:rst_mod|rst_n ; ahb2ram:u_ahb2ram|hrdata[14]     ; clk          ; cpu_clk     ; 20.000       ; -2.228     ; 4.363      ;
; 13.353 ; reset_module:rst_mod|rst_n ; ahb2ram:u_ahb2ram|hrdata[15]     ; clk          ; cpu_clk     ; 20.000       ; -2.228     ; 4.363      ;
; 13.354 ; reset_module:rst_mod|rst_n ; ahb2ram:u_ahb2ram|hrdata[16]     ; clk          ; cpu_clk     ; 20.000       ; -2.230     ; 4.360      ;
; 13.354 ; reset_module:rst_mod|rst_n ; ahb2ram:u_ahb2ram|hrdata[17]     ; clk          ; cpu_clk     ; 20.000       ; -2.230     ; 4.360      ;
; 13.354 ; reset_module:rst_mod|rst_n ; ahb2ram:u_ahb2ram|hrdata[18]     ; clk          ; cpu_clk     ; 20.000       ; -2.230     ; 4.360      ;
; 13.354 ; reset_module:rst_mod|rst_n ; ahb2ram:u_ahb2ram|hrdata[19]     ; clk          ; cpu_clk     ; 20.000       ; -2.230     ; 4.360      ;
; 13.363 ; reset_module:rst_mod|rst_n ; ahb2ram:u_ahb2ram|hrdata[24]     ; clk          ; cpu_clk     ; 20.000       ; -2.221     ; 4.360      ;
; 13.363 ; reset_module:rst_mod|rst_n ; ahb2ram:u_ahb2ram|hrdata[25]     ; clk          ; cpu_clk     ; 20.000       ; -2.221     ; 4.360      ;
; 13.363 ; reset_module:rst_mod|rst_n ; ahb2ram:u_ahb2ram|hrdata[26]     ; clk          ; cpu_clk     ; 20.000       ; -2.221     ; 4.360      ;
; 13.363 ; reset_module:rst_mod|rst_n ; ahb2ram:u_ahb2ram|hrdata[27]     ; clk          ; cpu_clk     ; 20.000       ; -2.221     ; 4.360      ;
; 13.364 ; reset_module:rst_mod|rst_n ; ahb2ram:u_ahb2ram|hrdata[0]      ; clk          ; cpu_clk     ; 20.000       ; -2.221     ; 4.359      ;
; 13.364 ; reset_module:rst_mod|rst_n ; ahb2ram:u_ahb2ram|hrdata[1]      ; clk          ; cpu_clk     ; 20.000       ; -2.221     ; 4.359      ;
; 13.364 ; reset_module:rst_mod|rst_n ; ahb2ram:u_ahb2ram|hrdata[2]      ; clk          ; cpu_clk     ; 20.000       ; -2.221     ; 4.359      ;
; 13.364 ; reset_module:rst_mod|rst_n ; ahb2ram:u_ahb2ram|hrdata[3]      ; clk          ; cpu_clk     ; 20.000       ; -2.221     ; 4.359      ;
; 13.364 ; reset_module:rst_mod|rst_n ; ahb2ram:u_ahb2ram|hrdata[20]     ; clk          ; cpu_clk     ; 20.000       ; -2.218     ; 4.362      ;
; 13.364 ; reset_module:rst_mod|rst_n ; ahb2ram:u_ahb2ram|hrdata[21]     ; clk          ; cpu_clk     ; 20.000       ; -2.218     ; 4.362      ;
; 13.364 ; reset_module:rst_mod|rst_n ; ahb2ram:u_ahb2ram|hrdata[22]     ; clk          ; cpu_clk     ; 20.000       ; -2.218     ; 4.362      ;
; 13.364 ; reset_module:rst_mod|rst_n ; ahb2ram:u_ahb2ram|hrdata[23]     ; clk          ; cpu_clk     ; 20.000       ; -2.218     ; 4.362      ;
; 13.365 ; reset_module:rst_mod|rst_n ; ahb2ram:u_ahb2ram|hrdata[28]     ; clk          ; cpu_clk     ; 20.000       ; -2.222     ; 4.357      ;
; 13.365 ; reset_module:rst_mod|rst_n ; ahb2ram:u_ahb2ram|hrdata[29]     ; clk          ; cpu_clk     ; 20.000       ; -2.222     ; 4.357      ;
; 13.365 ; reset_module:rst_mod|rst_n ; ahb2ram:u_ahb2ram|hrdata[30]     ; clk          ; cpu_clk     ; 20.000       ; -2.222     ; 4.357      ;
; 13.365 ; reset_module:rst_mod|rst_n ; ahb2ram:u_ahb2ram|hrdata[31]     ; clk          ; cpu_clk     ; 20.000       ; -2.222     ; 4.357      ;
; 13.376 ; reset_module:rst_mod|rst_n ; ahb2ram:u_ahb2ram|hrdata[4]      ; clk          ; cpu_clk     ; 20.000       ; -2.223     ; 4.345      ;
; 13.376 ; reset_module:rst_mod|rst_n ; ahb2ram:u_ahb2ram|hrdata[5]      ; clk          ; cpu_clk     ; 20.000       ; -2.223     ; 4.345      ;
; 13.376 ; reset_module:rst_mod|rst_n ; ahb2ram:u_ahb2ram|hrdata[6]      ; clk          ; cpu_clk     ; 20.000       ; -2.223     ; 4.345      ;
; 13.376 ; reset_module:rst_mod|rst_n ; ahb2ram:u_ahb2ram|hrdata[7]      ; clk          ; cpu_clk     ; 20.000       ; -2.223     ; 4.345      ;
; 13.547 ; reset_module:rst_mod|rst_n ; ahb2ram:u_ahb2ram|rd_en_d1       ; clk          ; cpu_clk     ; 20.000       ; -2.539     ; 3.936      ;
; 13.547 ; reset_module:rst_mod|rst_n ; ahb2ram:u_ahb2ram|rd_en_d2       ; clk          ; cpu_clk     ; 20.000       ; -2.539     ; 3.936      ;
; 13.547 ; reset_module:rst_mod|rst_n ; ahb2ram:u_ahb2ram|rd_en_d3       ; clk          ; cpu_clk     ; 20.000       ; -2.539     ; 3.936      ;
; 13.547 ; reset_module:rst_mod|rst_n ; ahb2ram:u_ahb2ram|hready_out     ; clk          ; cpu_clk     ; 20.000       ; -2.539     ; 3.936      ;
; 13.547 ; reset_module:rst_mod|rst_n ; ahb2ram:u_ahb2ram|ram_wren       ; clk          ; cpu_clk     ; 20.000       ; -2.539     ; 3.936      ;
; 13.547 ; reset_module:rst_mod|rst_n ; ahb2ram:u_ahb2ram|byteena[0]     ; clk          ; cpu_clk     ; 20.000       ; -2.539     ; 3.936      ;
; 13.547 ; reset_module:rst_mod|rst_n ; ahb2ram:u_ahb2ram|byteena[1]     ; clk          ; cpu_clk     ; 20.000       ; -2.539     ; 3.936      ;
; 13.547 ; reset_module:rst_mod|rst_n ; ahb2ram:u_ahb2ram|byteena[2]     ; clk          ; cpu_clk     ; 20.000       ; -2.539     ; 3.936      ;
; 13.547 ; reset_module:rst_mod|rst_n ; ahb2ram:u_ahb2ram|byteena[3]     ; clk          ; cpu_clk     ; 20.000       ; -2.539     ; 3.936      ;
; 13.555 ; reset_module:rst_mod|rst_n ; printer_io:printer_io|io_reg[0]  ; clk          ; cpu_clk     ; 20.000       ; -2.532     ; 3.935      ;
; 13.555 ; reset_module:rst_mod|rst_n ; printer_io:printer_io|io_reg[3]  ; clk          ; cpu_clk     ; 20.000       ; -2.531     ; 3.936      ;
; 13.555 ; reset_module:rst_mod|rst_n ; printer_io:printer_io|io_reg[4]  ; clk          ; cpu_clk     ; 20.000       ; -2.531     ; 3.936      ;
; 13.555 ; reset_module:rst_mod|rst_n ; printer_io:printer_io|io_reg[5]  ; clk          ; cpu_clk     ; 20.000       ; -2.531     ; 3.936      ;
; 13.555 ; reset_module:rst_mod|rst_n ; printer_io:printer_io|io_reg[6]  ; clk          ; cpu_clk     ; 20.000       ; -2.531     ; 3.936      ;
; 13.555 ; reset_module:rst_mod|rst_n ; printer_io:printer_io|io_reg[7]  ; clk          ; cpu_clk     ; 20.000       ; -2.530     ; 3.937      ;
; 13.555 ; reset_module:rst_mod|rst_n ; printer_io:printer_io|io_reg[8]  ; clk          ; cpu_clk     ; 20.000       ; -2.530     ; 3.937      ;
; 13.555 ; reset_module:rst_mod|rst_n ; printer_io:printer_io|io_reg[10] ; clk          ; cpu_clk     ; 20.000       ; -2.530     ; 3.937      ;
; 13.555 ; reset_module:rst_mod|rst_n ; printer_io:printer_io|io_reg[12] ; clk          ; cpu_clk     ; 20.000       ; -2.530     ; 3.937      ;
; 13.555 ; reset_module:rst_mod|rst_n ; printer_io:printer_io|io_reg[14] ; clk          ; cpu_clk     ; 20.000       ; -2.531     ; 3.936      ;
; 13.555 ; reset_module:rst_mod|rst_n ; printer_io:printer_io|io_reg[15] ; clk          ; cpu_clk     ; 20.000       ; -2.531     ; 3.936      ;
; 13.555 ; reset_module:rst_mod|rst_n ; printer_io:printer_io|io_reg[16] ; clk          ; cpu_clk     ; 20.000       ; -2.532     ; 3.935      ;
; 13.555 ; reset_module:rst_mod|rst_n ; printer_io:printer_io|io_reg[18] ; clk          ; cpu_clk     ; 20.000       ; -2.531     ; 3.936      ;
; 13.555 ; reset_module:rst_mod|rst_n ; printer_io:printer_io|io_reg[19] ; clk          ; cpu_clk     ; 20.000       ; -2.531     ; 3.936      ;
; 13.555 ; reset_module:rst_mod|rst_n ; printer_io:printer_io|io_reg[24] ; clk          ; cpu_clk     ; 20.000       ; -2.531     ; 3.936      ;
; 13.555 ; reset_module:rst_mod|rst_n ; printer_io:printer_io|io_reg[25] ; clk          ; cpu_clk     ; 20.000       ; -2.531     ; 3.936      ;
; 13.555 ; reset_module:rst_mod|rst_n ; printer_io:printer_io|io_reg[26] ; clk          ; cpu_clk     ; 20.000       ; -2.531     ; 3.936      ;
; 13.555 ; reset_module:rst_mod|rst_n ; printer_io:printer_io|io_reg[28] ; clk          ; cpu_clk     ; 20.000       ; -2.531     ; 3.936      ;
; 13.555 ; reset_module:rst_mod|rst_n ; printer_io:printer_io|io_reg[30] ; clk          ; cpu_clk     ; 20.000       ; -2.531     ; 3.936      ;
; 13.556 ; reset_module:rst_mod|rst_n ; printer_io:printer_io|io_reg[17] ; clk          ; cpu_clk     ; 20.000       ; -2.531     ; 3.935      ;
; 13.556 ; reset_module:rst_mod|rst_n ; printer_io:printer_io|io_reg[20] ; clk          ; cpu_clk     ; 20.000       ; -2.531     ; 3.935      ;
; 13.556 ; reset_module:rst_mod|rst_n ; printer_io:printer_io|io_reg[21] ; clk          ; cpu_clk     ; 20.000       ; -2.531     ; 3.935      ;
; 13.556 ; reset_module:rst_mod|rst_n ; printer_io:printer_io|io_reg[22] ; clk          ; cpu_clk     ; 20.000       ; -2.531     ; 3.935      ;
; 13.556 ; reset_module:rst_mod|rst_n ; printer_io:printer_io|io_reg[23] ; clk          ; cpu_clk     ; 20.000       ; -2.531     ; 3.935      ;
; 13.556 ; reset_module:rst_mod|rst_n ; printer_io:printer_io|io_reg[27] ; clk          ; cpu_clk     ; 20.000       ; -2.531     ; 3.935      ;
; 13.556 ; reset_module:rst_mod|rst_n ; printer_io:printer_io|io_reg[29] ; clk          ; cpu_clk     ; 20.000       ; -2.531     ; 3.935      ;
; 13.558 ; reset_module:rst_mod|rst_n ; ahb2ram:u_ahb2ram|ram_addr[0]    ; clk          ; cpu_clk     ; 20.000       ; -2.529     ; 3.935      ;
; 13.558 ; reset_module:rst_mod|rst_n ; ahb2ram:u_ahb2ram|ram_addr[1]    ; clk          ; cpu_clk     ; 20.000       ; -2.529     ; 3.935      ;
; 13.558 ; reset_module:rst_mod|rst_n ; ahb2ram:u_ahb2ram|ram_addr[2]    ; clk          ; cpu_clk     ; 20.000       ; -2.529     ; 3.935      ;
; 13.558 ; reset_module:rst_mod|rst_n ; ahb2ram:u_ahb2ram|ram_addr[3]    ; clk          ; cpu_clk     ; 20.000       ; -2.529     ; 3.935      ;
; 13.558 ; reset_module:rst_mod|rst_n ; ahb2ram:u_ahb2ram|ram_addr[4]    ; clk          ; cpu_clk     ; 20.000       ; -2.529     ; 3.935      ;
; 13.558 ; reset_module:rst_mod|rst_n ; ahb2ram:u_ahb2ram|ram_addr[5]    ; clk          ; cpu_clk     ; 20.000       ; -2.529     ; 3.935      ;
; 13.558 ; reset_module:rst_mod|rst_n ; ahb2ram:u_ahb2ram|ram_addr[6]    ; clk          ; cpu_clk     ; 20.000       ; -2.529     ; 3.935      ;
; 13.558 ; reset_module:rst_mod|rst_n ; ahb2ram:u_ahb2ram|ram_addr[7]    ; clk          ; cpu_clk     ; 20.000       ; -2.529     ; 3.935      ;
; 13.558 ; reset_module:rst_mod|rst_n ; ahb2ram:u_ahb2ram|ram_addr[8]    ; clk          ; cpu_clk     ; 20.000       ; -2.529     ; 3.935      ;
; 13.558 ; reset_module:rst_mod|rst_n ; ahb2ram:u_ahb2ram|ram_addr[9]    ; clk          ; cpu_clk     ; 20.000       ; -2.529     ; 3.935      ;
; 13.558 ; reset_module:rst_mod|rst_n ; ahb2ram:u_ahb2ram|ram_addr[10]   ; clk          ; cpu_clk     ; 20.000       ; -2.529     ; 3.935      ;
; 13.565 ; reset_module:rst_mod|rst_n ; printer_io:printer_io|io_reg[1]  ; clk          ; cpu_clk     ; 20.000       ; -2.526     ; 3.931      ;
; 13.565 ; reset_module:rst_mod|rst_n ; printer_io:printer_io|io_reg[2]  ; clk          ; cpu_clk     ; 20.000       ; -2.526     ; 3.931      ;
; 13.565 ; reset_module:rst_mod|rst_n ; printer_io:printer_io|io_reg[11] ; clk          ; cpu_clk     ; 20.000       ; -2.526     ; 3.931      ;
; 13.566 ; reset_module:rst_mod|rst_n ; printer_io:printer_io|io_reg[9]  ; clk          ; cpu_clk     ; 20.000       ; -2.523     ; 3.933      ;
; 13.571 ; reset_module:rst_mod|rst_n ; printer_io:printer_io|io_reg[13] ; clk          ; cpu_clk     ; 20.000       ; -2.526     ; 3.925      ;
+--------+----------------------------+----------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'spi_clk'                                                                                                                                                                                                                                ;
+--------+----------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                  ; To Node                                                                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 13.552 ; reset_module:rst_mod|rst_n ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|write_wait_state                                             ; clk          ; spi_clk     ; 20.000       ; -2.532     ; 3.938      ;
; 13.552 ; reset_module:rst_mod|rst_n ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|write_init_state                                             ; clk          ; spi_clk     ; 20.000       ; -2.532     ; 3.938      ;
; 13.552 ; reset_module:rst_mod|rst_n ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe3a1[0]                                                   ; clk          ; spi_clk     ; 20.000       ; -2.532     ; 3.938      ;
; 13.552 ; reset_module:rst_mod|rst_n ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe3a0[0]                                                   ; clk          ; spi_clk     ; 20.000       ; -2.532     ; 3.938      ;
; 13.552 ; reset_module:rst_mod|rst_n ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|lpm_counter:cntr5|cntr_paj:auto_generated|counter_reg_bit[0] ; clk          ; spi_clk     ; 20.000       ; -2.533     ; 3.937      ;
; 13.552 ; reset_module:rst_mod|rst_n ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|lpm_counter:cntr5|cntr_paj:auto_generated|counter_reg_bit[2] ; clk          ; spi_clk     ; 20.000       ; -2.533     ; 3.937      ;
; 13.552 ; reset_module:rst_mod|rst_n ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|lpm_counter:cntr5|cntr_paj:auto_generated|counter_reg_bit[3] ; clk          ; spi_clk     ; 20.000       ; -2.533     ; 3.937      ;
; 13.552 ; reset_module:rst_mod|rst_n ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|lpm_counter:cntr5|cntr_paj:auto_generated|counter_reg_bit[4] ; clk          ; spi_clk     ; 20.000       ; -2.533     ; 3.937      ;
; 13.552 ; reset_module:rst_mod|rst_n ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|lpm_counter:cntr5|cntr_paj:auto_generated|counter_reg_bit[5] ; clk          ; spi_clk     ; 20.000       ; -2.533     ; 3.937      ;
; 13.552 ; reset_module:rst_mod|rst_n ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|write_init_counter_state                                     ; clk          ; spi_clk     ; 20.000       ; -2.532     ; 3.938      ;
; 13.552 ; reset_module:rst_mod|rst_n ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|write_pre_data_state                                         ; clk          ; spi_clk     ; 20.000       ; -2.533     ; 3.937      ;
; 13.552 ; reset_module:rst_mod|rst_n ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|write_data_state                                             ; clk          ; spi_clk     ; 20.000       ; -2.533     ; 3.937      ;
; 13.552 ; reset_module:rst_mod|rst_n ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|read_init_counter_state                                      ; clk          ; spi_clk     ; 20.000       ; -2.532     ; 3.938      ;
; 13.552 ; reset_module:rst_mod|rst_n ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|read_pre_data_state                                          ; clk          ; spi_clk     ; 20.000       ; -2.533     ; 3.937      ;
; 13.552 ; reset_module:rst_mod|rst_n ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|lpm_counter:cntr5|cntr_paj:auto_generated|counter_reg_bit[1] ; clk          ; spi_clk     ; 20.000       ; -2.533     ; 3.937      ;
; 13.552 ; reset_module:rst_mod|rst_n ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|lpm_counter:cntr6|cntr_oaj:auto_generated|counter_reg_bit[1] ; clk          ; spi_clk     ; 20.000       ; -2.532     ; 3.938      ;
; 13.552 ; reset_module:rst_mod|rst_n ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|lpm_counter:cntr6|cntr_oaj:auto_generated|counter_reg_bit[2] ; clk          ; spi_clk     ; 20.000       ; -2.532     ; 3.938      ;
; 13.552 ; reset_module:rst_mod|rst_n ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|lpm_counter:cntr6|cntr_oaj:auto_generated|counter_reg_bit[3] ; clk          ; spi_clk     ; 20.000       ; -2.532     ; 3.938      ;
; 13.552 ; reset_module:rst_mod|rst_n ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|lpm_counter:cntr6|cntr_oaj:auto_generated|counter_reg_bit[4] ; clk          ; spi_clk     ; 20.000       ; -2.532     ; 3.938      ;
; 13.552 ; reset_module:rst_mod|rst_n ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|read_data_state                                              ; clk          ; spi_clk     ; 20.000       ; -2.533     ; 3.937      ;
; 13.552 ; reset_module:rst_mod|rst_n ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|read_post_state                                              ; clk          ; spi_clk     ; 20.000       ; -2.533     ; 3.937      ;
; 13.552 ; reset_module:rst_mod|rst_n ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|lpm_counter:cntr6|cntr_oaj:auto_generated|counter_reg_bit[0] ; clk          ; spi_clk     ; 20.000       ; -2.532     ; 3.938      ;
; 13.552 ; reset_module:rst_mod|rst_n ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|write_source_update_state                                    ; clk          ; spi_clk     ; 20.000       ; -2.532     ; 3.938      ;
; 13.552 ; reset_module:rst_mod|rst_n ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|idle_state                                                   ; clk          ; spi_clk     ; 20.000       ; -2.532     ; 3.938      ;
; 13.552 ; reset_module:rst_mod|rst_n ; read_param_d                                                                                                                                                ; clk          ; spi_clk     ; 20.000       ; -2.532     ; 3.938      ;
; 13.552 ; reset_module:rst_mod|rst_n ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|write_post_data_state                                        ; clk          ; spi_clk     ; 20.000       ; -2.533     ; 3.937      ;
; 13.552 ; reset_module:rst_mod|rst_n ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|write_load_state                                             ; clk          ; spi_clk     ; 20.000       ; -2.533     ; 3.937      ;
; 13.552 ; reset_module:rst_mod|rst_n ; data_in[7]                                                                                                                                                  ; clk          ; spi_clk     ; 20.000       ; -2.532     ; 3.938      ;
; 13.552 ; reset_module:rst_mod|rst_n ; data_in[12]                                                                                                                                                 ; clk          ; spi_clk     ; 20.000       ; -2.532     ; 3.938      ;
; 13.552 ; reset_module:rst_mod|rst_n ; data_in[18]                                                                                                                                                 ; clk          ; spi_clk     ; 20.000       ; -2.547     ; 3.923      ;
; 13.552 ; reset_module:rst_mod|rst_n ; data_in[14]                                                                                                                                                 ; clk          ; spi_clk     ; 20.000       ; -2.531     ; 3.939      ;
; 13.552 ; reset_module:rst_mod|rst_n ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|idle_write_wait                                              ; clk          ; spi_clk     ; 20.000       ; -2.532     ; 3.938      ;
; 13.553 ; reset_module:rst_mod|rst_n ; data_in[10]                                                                                                                                                 ; clk          ; spi_clk     ; 20.000       ; -2.531     ; 3.938      ;
; 13.553 ; reset_module:rst_mod|rst_n ; data_in[11]                                                                                                                                                 ; clk          ; spi_clk     ; 20.000       ; -2.530     ; 3.939      ;
; 13.553 ; reset_module:rst_mod|rst_n ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[19]                                                   ; clk          ; spi_clk     ; 20.000       ; -2.531     ; 3.938      ;
; 13.553 ; reset_module:rst_mod|rst_n ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[18]                                                   ; clk          ; spi_clk     ; 20.000       ; -2.531     ; 3.938      ;
; 13.553 ; reset_module:rst_mod|rst_n ; data_in[17]                                                                                                                                                 ; clk          ; spi_clk     ; 20.000       ; -2.530     ; 3.939      ;
; 13.553 ; reset_module:rst_mod|rst_n ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[17]                                                   ; clk          ; spi_clk     ; 20.000       ; -2.531     ; 3.938      ;
; 13.553 ; reset_module:rst_mod|rst_n ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[16]                                                   ; clk          ; spi_clk     ; 20.000       ; -2.531     ; 3.938      ;
; 13.553 ; reset_module:rst_mod|rst_n ; data_in[15]                                                                                                                                                 ; clk          ; spi_clk     ; 20.000       ; -2.530     ; 3.939      ;
; 13.553 ; reset_module:rst_mod|rst_n ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[15]                                                   ; clk          ; spi_clk     ; 20.000       ; -2.531     ; 3.938      ;
; 13.553 ; reset_module:rst_mod|rst_n ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[14]                                                   ; clk          ; spi_clk     ; 20.000       ; -2.531     ; 3.938      ;
; 13.553 ; reset_module:rst_mod|rst_n ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[13]                                                   ; clk          ; spi_clk     ; 20.000       ; -2.531     ; 3.938      ;
; 13.553 ; reset_module:rst_mod|rst_n ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[12]                                                   ; clk          ; spi_clk     ; 20.000       ; -2.531     ; 3.938      ;
; 13.553 ; reset_module:rst_mod|rst_n ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[11]                                                   ; clk          ; spi_clk     ; 20.000       ; -2.531     ; 3.938      ;
; 13.553 ; reset_module:rst_mod|rst_n ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[10]                                                   ; clk          ; spi_clk     ; 20.000       ; -2.531     ; 3.938      ;
; 13.553 ; reset_module:rst_mod|rst_n ; data_in[9]                                                                                                                                                  ; clk          ; spi_clk     ; 20.000       ; -2.529     ; 3.940      ;
; 13.553 ; reset_module:rst_mod|rst_n ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[9]                                                    ; clk          ; spi_clk     ; 20.000       ; -2.531     ; 3.938      ;
; 13.553 ; reset_module:rst_mod|rst_n ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[8]                                                    ; clk          ; spi_clk     ; 20.000       ; -2.531     ; 3.938      ;
; 13.553 ; reset_module:rst_mod|rst_n ; ahb2ram:u_ahb2ram|usr_address_tmp1[6]                                                                                                                       ; clk          ; spi_clk     ; 20.000       ; -2.530     ; 3.939      ;
; 13.553 ; reset_module:rst_mod|rst_n ; ahb2ram:u_ahb2ram|usr_address[6]                                                                                                                            ; clk          ; spi_clk     ; 20.000       ; -2.530     ; 3.939      ;
; 13.553 ; reset_module:rst_mod|rst_n ; ahb2ram:u_ahb2ram|usr_address_tmp1[9]                                                                                                                       ; clk          ; spi_clk     ; 20.000       ; -2.529     ; 3.940      ;
; 13.553 ; reset_module:rst_mod|rst_n ; ahb2ram:u_ahb2ram|usr_address[9]                                                                                                                            ; clk          ; spi_clk     ; 20.000       ; -2.529     ; 3.940      ;
; 13.555 ; reset_module:rst_mod|rst_n ; data_in[20]                                                                                                                                                 ; clk          ; spi_clk     ; 20.000       ; -2.534     ; 3.933      ;
; 13.555 ; reset_module:rst_mod|rst_n ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[28]                                                   ; clk          ; spi_clk     ; 20.000       ; -2.534     ; 3.933      ;
; 13.555 ; reset_module:rst_mod|rst_n ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[27]                                                   ; clk          ; spi_clk     ; 20.000       ; -2.534     ; 3.933      ;
; 13.555 ; reset_module:rst_mod|rst_n ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[26]                                                   ; clk          ; spi_clk     ; 20.000       ; -2.534     ; 3.933      ;
; 13.555 ; reset_module:rst_mod|rst_n ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[25]                                                   ; clk          ; spi_clk     ; 20.000       ; -2.534     ; 3.933      ;
; 13.555 ; reset_module:rst_mod|rst_n ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[24]                                                   ; clk          ; spi_clk     ; 20.000       ; -2.534     ; 3.933      ;
; 13.555 ; reset_module:rst_mod|rst_n ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[23]                                                   ; clk          ; spi_clk     ; 20.000       ; -2.534     ; 3.933      ;
; 13.555 ; reset_module:rst_mod|rst_n ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[22]                                                   ; clk          ; spi_clk     ; 20.000       ; -2.534     ; 3.933      ;
; 13.555 ; reset_module:rst_mod|rst_n ; data_in[21]                                                                                                                                                 ; clk          ; spi_clk     ; 20.000       ; -2.534     ; 3.933      ;
; 13.555 ; reset_module:rst_mod|rst_n ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[21]                                                   ; clk          ; spi_clk     ; 20.000       ; -2.534     ; 3.933      ;
; 13.555 ; reset_module:rst_mod|rst_n ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[20]                                                   ; clk          ; spi_clk     ; 20.000       ; -2.534     ; 3.933      ;
; 13.556 ; reset_module:rst_mod|rst_n ; data_in[19]                                                                                                                                                 ; clk          ; spi_clk     ; 20.000       ; -2.529     ; 3.937      ;
; 13.556 ; reset_module:rst_mod|rst_n ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[7]                                                    ; clk          ; spi_clk     ; 20.000       ; -2.532     ; 3.934      ;
; 13.556 ; reset_module:rst_mod|rst_n ; data_in[6]                                                                                                                                                  ; clk          ; spi_clk     ; 20.000       ; -2.532     ; 3.934      ;
; 13.556 ; reset_module:rst_mod|rst_n ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[6]                                                    ; clk          ; spi_clk     ; 20.000       ; -2.532     ; 3.934      ;
; 13.556 ; reset_module:rst_mod|rst_n ; data_in[5]                                                                                                                                                  ; clk          ; spi_clk     ; 20.000       ; -2.531     ; 3.935      ;
; 13.556 ; reset_module:rst_mod|rst_n ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[5]                                                    ; clk          ; spi_clk     ; 20.000       ; -2.532     ; 3.934      ;
; 13.556 ; reset_module:rst_mod|rst_n ; data_in[4]                                                                                                                                                  ; clk          ; spi_clk     ; 20.000       ; -2.531     ; 3.935      ;
; 13.556 ; reset_module:rst_mod|rst_n ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[4]                                                    ; clk          ; spi_clk     ; 20.000       ; -2.532     ; 3.934      ;
; 13.556 ; reset_module:rst_mod|rst_n ; data_in[3]                                                                                                                                                  ; clk          ; spi_clk     ; 20.000       ; -2.532     ; 3.934      ;
; 13.556 ; reset_module:rst_mod|rst_n ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[3]                                                    ; clk          ; spi_clk     ; 20.000       ; -2.532     ; 3.934      ;
; 13.556 ; reset_module:rst_mod|rst_n ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[2]                                                    ; clk          ; spi_clk     ; 20.000       ; -2.532     ; 3.934      ;
; 13.556 ; reset_module:rst_mod|rst_n ; data_in[1]                                                                                                                                                  ; clk          ; spi_clk     ; 20.000       ; -2.531     ; 3.935      ;
; 13.556 ; reset_module:rst_mod|rst_n ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[1]                                                    ; clk          ; spi_clk     ; 20.000       ; -2.532     ; 3.934      ;
; 13.556 ; reset_module:rst_mod|rst_n ; data_in[0]                                                                                                                                                  ; clk          ; spi_clk     ; 20.000       ; -2.529     ; 3.937      ;
; 13.556 ; reset_module:rst_mod|rst_n ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[0]                                                    ; clk          ; spi_clk     ; 20.000       ; -2.532     ; 3.934      ;
; 13.556 ; reset_module:rst_mod|rst_n ; reconfig_d1                                                                                                                                                 ; clk          ; spi_clk     ; 20.000       ; -2.533     ; 3.933      ;
; 13.556 ; reset_module:rst_mod|rst_n ; reconfig_d2                                                                                                                                                 ; clk          ; spi_clk     ; 20.000       ; -2.533     ; 3.933      ;
; 13.556 ; reset_module:rst_mod|rst_n ; reconfig                                                                                                                                                    ; clk          ; spi_clk     ; 20.000       ; -2.533     ; 3.933      ;
; 13.556 ; reset_module:rst_mod|rst_n ; reconfig_cnt[0]                                                                                                                                             ; clk          ; spi_clk     ; 20.000       ; -2.533     ; 3.933      ;
; 13.556 ; reset_module:rst_mod|rst_n ; reconfig_cnt[1]                                                                                                                                             ; clk          ; spi_clk     ; 20.000       ; -2.533     ; 3.933      ;
; 13.556 ; reset_module:rst_mod|rst_n ; reconfig_cnt[2]                                                                                                                                             ; clk          ; spi_clk     ; 20.000       ; -2.533     ; 3.933      ;
; 13.556 ; reset_module:rst_mod|rst_n ; reconfig_cnt[3]                                                                                                                                             ; clk          ; spi_clk     ; 20.000       ; -2.533     ; 3.933      ;
; 13.556 ; reset_module:rst_mod|rst_n ; reconfig_lock                                                                                                                                               ; clk          ; spi_clk     ; 20.000       ; -2.533     ; 3.933      ;
; 13.556 ; reset_module:rst_mod|rst_n ; ahb2ram:u_ahb2ram|usr_address_tmp1[0]                                                                                                                       ; clk          ; spi_clk     ; 20.000       ; -2.531     ; 3.935      ;
; 13.556 ; reset_module:rst_mod|rst_n ; ahb2ram:u_ahb2ram|usr_wren                                                                                                                                  ; clk          ; spi_clk     ; 20.000       ; -2.531     ; 3.935      ;
; 13.556 ; reset_module:rst_mod|rst_n ; ahb2ram:u_ahb2ram|usr_address[0]                                                                                                                            ; clk          ; spi_clk     ; 20.000       ; -2.531     ; 3.935      ;
; 13.556 ; reset_module:rst_mod|rst_n ; ahb2ram:u_ahb2ram|usr_address_tmp1[1]                                                                                                                       ; clk          ; spi_clk     ; 20.000       ; -2.531     ; 3.935      ;
; 13.556 ; reset_module:rst_mod|rst_n ; ahb2ram:u_ahb2ram|usr_address[1]                                                                                                                            ; clk          ; spi_clk     ; 20.000       ; -2.531     ; 3.935      ;
; 13.556 ; reset_module:rst_mod|rst_n ; ahb2ram:u_ahb2ram|usr_address_tmp1[8]                                                                                                                       ; clk          ; spi_clk     ; 20.000       ; -2.532     ; 3.934      ;
; 13.556 ; reset_module:rst_mod|rst_n ; ahb2ram:u_ahb2ram|usr_address[8]                                                                                                                            ; clk          ; spi_clk     ; 20.000       ; -2.532     ; 3.934      ;
; 13.556 ; reset_module:rst_mod|rst_n ; ahb2ram:u_ahb2ram|usr_address_tmp1[10]                                                                                                                      ; clk          ; spi_clk     ; 20.000       ; -2.533     ; 3.933      ;
; 13.556 ; reset_module:rst_mod|rst_n ; ahb2ram:u_ahb2ram|usr_address[10]                                                                                                                           ; clk          ; spi_clk     ; 20.000       ; -2.533     ; 3.933      ;
; 13.557 ; reset_module:rst_mod|rst_n ; counter[1]                                                                                                                                                  ; clk          ; spi_clk     ; 20.000       ; -2.545     ; 3.920      ;
; 13.557 ; reset_module:rst_mod|rst_n ; param[2]                                                                                                                                                    ; clk          ; spi_clk     ; 20.000       ; -2.545     ; 3.920      ;
; 13.557 ; reset_module:rst_mod|rst_n ; param[0]                                                                                                                                                    ; clk          ; spi_clk     ; 20.000       ; -2.545     ; 3.920      ;
; 13.557 ; reset_module:rst_mod|rst_n ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe9a[0]                                                    ; clk          ; spi_clk     ; 20.000       ; -2.531     ; 3.934      ;
+--------+----------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'clk'                                                                                      ;
+--------+----------------------------+---------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                  ; To Node       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------+---------------+--------------+-------------+--------------+------------+------------+
; 15.990 ; reset_module:rst_mod|rst_n ; heart_cnt[0]  ; clk          ; clk         ; 20.000       ; -0.097     ; 3.935      ;
; 15.990 ; reset_module:rst_mod|rst_n ; heart_cnt[1]  ; clk          ; clk         ; 20.000       ; -0.096     ; 3.936      ;
; 15.990 ; reset_module:rst_mod|rst_n ; heart_cnt[2]  ; clk          ; clk         ; 20.000       ; -0.096     ; 3.936      ;
; 15.990 ; reset_module:rst_mod|rst_n ; heart_cnt[3]  ; clk          ; clk         ; 20.000       ; -0.096     ; 3.936      ;
; 15.990 ; reset_module:rst_mod|rst_n ; heart_cnt[4]  ; clk          ; clk         ; 20.000       ; -0.096     ; 3.936      ;
; 15.990 ; reset_module:rst_mod|rst_n ; heart_cnt[5]  ; clk          ; clk         ; 20.000       ; -0.096     ; 3.936      ;
; 15.990 ; reset_module:rst_mod|rst_n ; heart_cnt[6]  ; clk          ; clk         ; 20.000       ; -0.096     ; 3.936      ;
; 15.990 ; reset_module:rst_mod|rst_n ; heart_cnt[7]  ; clk          ; clk         ; 20.000       ; -0.096     ; 3.936      ;
; 15.990 ; reset_module:rst_mod|rst_n ; heart_cnt[8]  ; clk          ; clk         ; 20.000       ; -0.096     ; 3.936      ;
; 15.990 ; reset_module:rst_mod|rst_n ; heart_cnt[9]  ; clk          ; clk         ; 20.000       ; -0.096     ; 3.936      ;
; 15.990 ; reset_module:rst_mod|rst_n ; heart_cnt[10] ; clk          ; clk         ; 20.000       ; -0.096     ; 3.936      ;
; 15.990 ; reset_module:rst_mod|rst_n ; heart_cnt[11] ; clk          ; clk         ; 20.000       ; -0.096     ; 3.936      ;
; 15.990 ; reset_module:rst_mod|rst_n ; heart_cnt[12] ; clk          ; clk         ; 20.000       ; -0.096     ; 3.936      ;
; 15.990 ; reset_module:rst_mod|rst_n ; heart_cnt[13] ; clk          ; clk         ; 20.000       ; -0.096     ; 3.936      ;
; 15.990 ; reset_module:rst_mod|rst_n ; heart_cnt[14] ; clk          ; clk         ; 20.000       ; -0.096     ; 3.936      ;
; 15.990 ; reset_module:rst_mod|rst_n ; heart_cnt[15] ; clk          ; clk         ; 20.000       ; -0.096     ; 3.936      ;
; 15.990 ; reset_module:rst_mod|rst_n ; heart_cnt[16] ; clk          ; clk         ; 20.000       ; -0.096     ; 3.936      ;
; 15.990 ; reset_module:rst_mod|rst_n ; heart_cnt[17] ; clk          ; clk         ; 20.000       ; -0.096     ; 3.936      ;
; 15.990 ; reset_module:rst_mod|rst_n ; heart_cnt[18] ; clk          ; clk         ; 20.000       ; -0.096     ; 3.936      ;
; 15.990 ; reset_module:rst_mod|rst_n ; heart_cnt[19] ; clk          ; clk         ; 20.000       ; -0.096     ; 3.936      ;
; 15.990 ; reset_module:rst_mod|rst_n ; heart_cnt[20] ; clk          ; clk         ; 20.000       ; -0.096     ; 3.936      ;
; 15.990 ; reset_module:rst_mod|rst_n ; heart_cnt[21] ; clk          ; clk         ; 20.000       ; -0.096     ; 3.936      ;
; 15.990 ; reset_module:rst_mod|rst_n ; heart_cnt[22] ; clk          ; clk         ; 20.000       ; -0.096     ; 3.936      ;
; 15.990 ; reset_module:rst_mod|rst_n ; heart_cnt[23] ; clk          ; clk         ; 20.000       ; -0.096     ; 3.936      ;
; 15.990 ; reset_module:rst_mod|rst_n ; heart_cnt[24] ; clk          ; clk         ; 20.000       ; -0.096     ; 3.936      ;
; 15.990 ; reset_module:rst_mod|rst_n ; heart_cnt[25] ; clk          ; clk         ; 20.000       ; -0.096     ; 3.936      ;
; 15.990 ; reset_module:rst_mod|rst_n ; heart_cnt[26] ; clk          ; clk         ; 20.000       ; -0.096     ; 3.936      ;
; 15.990 ; reset_module:rst_mod|rst_n ; heart_cnt[27] ; clk          ; clk         ; 20.000       ; -0.096     ; 3.936      ;
; 15.990 ; reset_module:rst_mod|rst_n ; heart_cnt[28] ; clk          ; clk         ; 20.000       ; -0.096     ; 3.936      ;
; 15.990 ; reset_module:rst_mod|rst_n ; heart_cnt[29] ; clk          ; clk         ; 20.000       ; -0.096     ; 3.936      ;
+--------+----------------------------+---------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+--------+-----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                             ; To Node                                                                                                                                                                                                                                                                             ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 47.845 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.366      ; 2.543      ;
; 95.804 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[48]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 4.131      ;
; 95.804 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[49]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 4.131      ;
; 95.804 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[52]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 4.131      ;
; 95.804 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[54]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 4.131      ;
; 95.804 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[56]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 4.131      ;
; 95.804 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[58]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 4.131      ;
; 95.804 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[59]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 4.131      ;
; 95.804 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[60]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 4.131      ;
; 95.804 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[61]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 4.131      ;
; 95.804 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[69]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 4.127      ;
; 95.804 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[68]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 4.127      ;
; 95.804 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[67]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 4.127      ;
; 95.804 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[66]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 4.127      ;
; 95.804 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[65]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 4.127      ;
; 95.804 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[64]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 4.127      ;
; 95.804 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[63]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 4.131      ;
; 95.804 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[62]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 4.131      ;
; 95.804 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[57]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 4.131      ;
; 95.804 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[55]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 4.131      ;
; 95.804 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[53]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 4.131      ;
; 95.804 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[51]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 4.131      ;
; 95.804 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[50]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 4.131      ;
; 95.804 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[70]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 4.127      ;
; 95.804 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[6]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 4.137      ;
; 95.804 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[212] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 4.142      ;
; 95.804 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[211] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 4.142      ;
; 95.804 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[210] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 4.142      ;
; 95.804 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[209] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 4.142      ;
; 95.804 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[208] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 4.142      ;
; 95.804 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[207] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 4.142      ;
; 95.804 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[206] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 4.142      ;
; 95.804 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[205] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 4.142      ;
; 95.804 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[204] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 4.142      ;
; 95.804 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[203] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 4.142      ;
; 95.804 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[202] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 4.142      ;
; 95.804 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[201] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 4.142      ;
; 95.804 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[200] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 4.142      ;
; 95.804 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[199] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 4.142      ;
; 95.804 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[198] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 4.142      ;
; 95.804 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[197] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.141      ;
; 95.804 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[196] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.141      ;
; 95.804 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[195] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.141      ;
; 95.804 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[194] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.141      ;
; 95.804 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[193] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.141      ;
; 95.804 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[192] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.141      ;
; 95.804 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[191] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 4.137      ;
; 95.804 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[190] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 4.137      ;
; 95.804 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[189] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 4.137      ;
; 95.804 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[188] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 4.137      ;
; 95.804 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[187] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 4.137      ;
; 95.804 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[186] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 4.137      ;
; 95.804 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[179] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 4.133      ;
; 95.804 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[178] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 4.133      ;
; 95.804 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[177] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 4.133      ;
; 95.804 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[176] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 4.133      ;
; 95.804 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[175] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 4.133      ;
; 95.804 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[174] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 4.133      ;
; 95.804 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[173] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 4.132      ;
; 95.804 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[172] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 4.132      ;
; 95.804 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[171] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 4.132      ;
; 95.804 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[170] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 4.132      ;
; 95.804 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[169] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 4.132      ;
; 95.804 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[168] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 4.132      ;
; 95.804 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[167] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 4.132      ;
; 95.804 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[166] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 4.132      ;
; 95.804 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[165] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 4.132      ;
; 95.804 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[158] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 4.135      ;
; 95.804 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[157] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 4.135      ;
; 95.804 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[156] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 4.135      ;
; 95.804 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[155] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 4.135      ;
; 95.804 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[154] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 4.135      ;
; 95.804 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[153] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 4.135      ;
; 95.804 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[152] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 4.135      ;
; 95.804 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[144] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 4.137      ;
; 95.804 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[143] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 4.127      ;
; 95.804 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[142] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 4.127      ;
; 95.804 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[141] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 4.127      ;
; 95.804 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[140] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 4.127      ;
; 95.804 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[139] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 4.127      ;
; 95.804 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[138] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 4.127      ;
; 95.804 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[137] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 4.127      ;
; 95.804 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[131] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 4.137      ;
; 95.804 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[130] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 4.137      ;
; 95.804 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[129] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 4.137      ;
; 95.804 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[128] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 4.137      ;
; 95.804 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[127] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 4.137      ;
; 95.804 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[126] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 4.137      ;
; 95.804 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[125] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 4.137      ;
; 95.804 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[124] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 4.137      ;
; 95.804 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[123] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 4.137      ;
; 95.804 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[122] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 4.137      ;
; 95.804 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[121] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 4.137      ;
; 95.804 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[120] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 4.137      ;
; 95.804 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[30]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 4.130      ;
; 95.804 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[29]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 4.130      ;
; 95.804 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[28]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 4.130      ;
; 95.804 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[27]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 4.130      ;
; 95.804 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[26]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 4.130      ;
; 95.804 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[25]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 4.130      ;
+--------+-----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+-----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                             ; To Node                                                                                                                                                                                                                                                                             ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 1.278 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.544      ;
; 1.278 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.544      ;
; 1.278 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.544      ;
; 1.278 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.544      ;
; 1.278 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.544      ;
; 1.278 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.544      ;
; 1.500 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.766      ;
; 1.500 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.766      ;
; 1.500 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.766      ;
; 1.500 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.766      ;
; 1.500 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.766      ;
; 1.500 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.766      ;
; 1.500 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.766      ;
; 1.500 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.766      ;
; 1.500 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.766      ;
; 1.500 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[9]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.766      ;
; 1.500 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.766      ;
; 1.500 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.766      ;
; 1.500 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.766      ;
; 1.500 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][8]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.766      ;
; 1.500 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][9]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.766      ;
; 1.500 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.766      ;
; 1.537 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.805      ;
; 1.627 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.886      ;
; 1.720 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.984      ;
; 1.720 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.984      ;
; 1.720 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.984      ;
; 1.720 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.984      ;
; 1.720 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.984      ;
; 1.720 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.984      ;
; 1.720 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.984      ;
; 1.720 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.984      ;
; 1.720 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.984      ;
; 1.720 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.984      ;
; 1.720 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.984      ;
; 1.720 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.984      ;
; 1.765 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 2.034      ;
; 3.503 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[179] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 3.783      ;
; 3.503 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[178] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 3.783      ;
; 3.503 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[177] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 3.783      ;
; 3.503 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[176] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 3.783      ;
; 3.503 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[175] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 3.783      ;
; 3.503 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[174] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 3.783      ;
; 3.503 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[173] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 3.783      ;
; 3.503 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[172] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 3.783      ;
; 3.503 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[171] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 3.783      ;
; 3.503 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[170] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 3.783      ;
; 3.503 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[169] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 3.783      ;
; 3.503 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[168] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 3.783      ;
; 3.503 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[167] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 3.783      ;
; 3.503 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[166] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 3.783      ;
; 3.503 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[165] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 3.783      ;
; 3.503 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[164] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 3.782      ;
; 3.503 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[163] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 3.782      ;
; 3.503 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[162] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 3.782      ;
; 3.503 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[161] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 3.782      ;
; 3.503 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[160] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 3.782      ;
; 3.503 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[159] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 3.782      ;
; 3.504 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[143] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 3.779      ;
; 3.504 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[142] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 3.779      ;
; 3.504 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[141] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 3.779      ;
; 3.504 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[140] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 3.779      ;
; 3.504 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[139] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 3.779      ;
; 3.504 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[138] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 3.779      ;
; 3.504 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[137] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 3.779      ;
; 3.504 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[38]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 3.781      ;
; 3.504 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[37]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 3.781      ;
; 3.504 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[36]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 3.781      ;
; 3.504 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[35]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 3.781      ;
; 3.504 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[34]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 3.781      ;
; 3.504 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[33]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 3.781      ;
; 3.504 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[32]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 3.781      ;
; 3.504 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[31]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 3.781      ;
; 3.504 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[30]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 3.781      ;
; 3.504 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[29]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 3.781      ;
; 3.504 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[28]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 3.781      ;
; 3.504 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[27]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 3.781      ;
; 3.504 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[26]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 3.781      ;
; 3.504 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[25]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 3.781      ;
; 3.504 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[24]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 3.781      ;
; 3.505 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[48]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 3.783      ;
; 3.505 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[49]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 3.783      ;
; 3.505 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[52]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 3.783      ;
; 3.505 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[54]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 3.783      ;
; 3.505 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[56]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 3.783      ;
; 3.505 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[58]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 3.783      ;
; 3.505 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[59]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 3.783      ;
; 3.505 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[60]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 3.783      ;
; 3.505 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[61]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 3.783      ;
; 3.505 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[69]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 3.779      ;
; 3.505 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[68]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 3.779      ;
; 3.505 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[67]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 3.779      ;
; 3.505 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[66]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 3.779      ;
; 3.505 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[65]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 3.779      ;
; 3.505 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[64]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 3.779      ;
; 3.505 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[63]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 3.783      ;
; 3.505 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[62]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 3.783      ;
; 3.505 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[57]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 3.783      ;
; 3.505 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[55]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 3.783      ;
; 3.505 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[53]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 3.783      ;
+-------+-----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'clk'                                                                                      ;
+-------+----------------------------+---------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                  ; To Node       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------+---------------+--------------+-------------+--------------+------------+------------+
; 3.332 ; reset_module:rst_mod|rst_n ; heart_cnt[0]  ; clk          ; clk         ; 0.000        ; 0.075      ; 3.602      ;
; 3.332 ; reset_module:rst_mod|rst_n ; heart_cnt[1]  ; clk          ; clk         ; 0.000        ; 0.076      ; 3.603      ;
; 3.332 ; reset_module:rst_mod|rst_n ; heart_cnt[2]  ; clk          ; clk         ; 0.000        ; 0.076      ; 3.603      ;
; 3.332 ; reset_module:rst_mod|rst_n ; heart_cnt[3]  ; clk          ; clk         ; 0.000        ; 0.076      ; 3.603      ;
; 3.332 ; reset_module:rst_mod|rst_n ; heart_cnt[4]  ; clk          ; clk         ; 0.000        ; 0.076      ; 3.603      ;
; 3.332 ; reset_module:rst_mod|rst_n ; heart_cnt[5]  ; clk          ; clk         ; 0.000        ; 0.076      ; 3.603      ;
; 3.332 ; reset_module:rst_mod|rst_n ; heart_cnt[6]  ; clk          ; clk         ; 0.000        ; 0.076      ; 3.603      ;
; 3.332 ; reset_module:rst_mod|rst_n ; heart_cnt[7]  ; clk          ; clk         ; 0.000        ; 0.076      ; 3.603      ;
; 3.332 ; reset_module:rst_mod|rst_n ; heart_cnt[8]  ; clk          ; clk         ; 0.000        ; 0.076      ; 3.603      ;
; 3.332 ; reset_module:rst_mod|rst_n ; heart_cnt[9]  ; clk          ; clk         ; 0.000        ; 0.076      ; 3.603      ;
; 3.332 ; reset_module:rst_mod|rst_n ; heart_cnt[10] ; clk          ; clk         ; 0.000        ; 0.076      ; 3.603      ;
; 3.332 ; reset_module:rst_mod|rst_n ; heart_cnt[11] ; clk          ; clk         ; 0.000        ; 0.076      ; 3.603      ;
; 3.332 ; reset_module:rst_mod|rst_n ; heart_cnt[12] ; clk          ; clk         ; 0.000        ; 0.076      ; 3.603      ;
; 3.332 ; reset_module:rst_mod|rst_n ; heart_cnt[13] ; clk          ; clk         ; 0.000        ; 0.076      ; 3.603      ;
; 3.332 ; reset_module:rst_mod|rst_n ; heart_cnt[14] ; clk          ; clk         ; 0.000        ; 0.076      ; 3.603      ;
; 3.332 ; reset_module:rst_mod|rst_n ; heart_cnt[15] ; clk          ; clk         ; 0.000        ; 0.076      ; 3.603      ;
; 3.332 ; reset_module:rst_mod|rst_n ; heart_cnt[16] ; clk          ; clk         ; 0.000        ; 0.076      ; 3.603      ;
; 3.332 ; reset_module:rst_mod|rst_n ; heart_cnt[17] ; clk          ; clk         ; 0.000        ; 0.076      ; 3.603      ;
; 3.332 ; reset_module:rst_mod|rst_n ; heart_cnt[18] ; clk          ; clk         ; 0.000        ; 0.076      ; 3.603      ;
; 3.332 ; reset_module:rst_mod|rst_n ; heart_cnt[19] ; clk          ; clk         ; 0.000        ; 0.076      ; 3.603      ;
; 3.332 ; reset_module:rst_mod|rst_n ; heart_cnt[20] ; clk          ; clk         ; 0.000        ; 0.076      ; 3.603      ;
; 3.332 ; reset_module:rst_mod|rst_n ; heart_cnt[21] ; clk          ; clk         ; 0.000        ; 0.076      ; 3.603      ;
; 3.332 ; reset_module:rst_mod|rst_n ; heart_cnt[22] ; clk          ; clk         ; 0.000        ; 0.076      ; 3.603      ;
; 3.332 ; reset_module:rst_mod|rst_n ; heart_cnt[23] ; clk          ; clk         ; 0.000        ; 0.076      ; 3.603      ;
; 3.332 ; reset_module:rst_mod|rst_n ; heart_cnt[24] ; clk          ; clk         ; 0.000        ; 0.076      ; 3.603      ;
; 3.332 ; reset_module:rst_mod|rst_n ; heart_cnt[25] ; clk          ; clk         ; 0.000        ; 0.076      ; 3.603      ;
; 3.332 ; reset_module:rst_mod|rst_n ; heart_cnt[26] ; clk          ; clk         ; 0.000        ; 0.076      ; 3.603      ;
; 3.332 ; reset_module:rst_mod|rst_n ; heart_cnt[27] ; clk          ; clk         ; 0.000        ; 0.076      ; 3.603      ;
; 3.332 ; reset_module:rst_mod|rst_n ; heart_cnt[28] ; clk          ; clk         ; 0.000        ; 0.076      ; 3.603      ;
; 3.332 ; reset_module:rst_mod|rst_n ; heart_cnt[29] ; clk          ; clk         ; 0.000        ; 0.076      ; 3.603      ;
+-------+----------------------------+---------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'cpu_clk'                                                                                                     ;
+-------+----------------------------+----------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                  ; To Node                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------+----------------------------------+--------------+-------------+--------------+------------+------------+
; 5.397 ; reset_module:rst_mod|rst_n ; printer_io:printer_io|io_reg[13] ; clk          ; cpu_clk     ; 0.000        ; -1.999     ; 3.593      ;
; 5.402 ; reset_module:rst_mod|rst_n ; printer_io:printer_io|io_reg[9]  ; clk          ; cpu_clk     ; 0.000        ; -1.997     ; 3.600      ;
; 5.403 ; reset_module:rst_mod|rst_n ; printer_io:printer_io|io_reg[1]  ; clk          ; cpu_clk     ; 0.000        ; -1.999     ; 3.599      ;
; 5.403 ; reset_module:rst_mod|rst_n ; printer_io:printer_io|io_reg[2]  ; clk          ; cpu_clk     ; 0.000        ; -1.999     ; 3.599      ;
; 5.403 ; reset_module:rst_mod|rst_n ; printer_io:printer_io|io_reg[11] ; clk          ; cpu_clk     ; 0.000        ; -1.999     ; 3.599      ;
; 5.412 ; reset_module:rst_mod|rst_n ; printer_io:printer_io|io_reg[0]  ; clk          ; cpu_clk     ; 0.000        ; -2.005     ; 3.602      ;
; 5.412 ; reset_module:rst_mod|rst_n ; printer_io:printer_io|io_reg[3]  ; clk          ; cpu_clk     ; 0.000        ; -2.004     ; 3.603      ;
; 5.412 ; reset_module:rst_mod|rst_n ; printer_io:printer_io|io_reg[4]  ; clk          ; cpu_clk     ; 0.000        ; -2.004     ; 3.603      ;
; 5.412 ; reset_module:rst_mod|rst_n ; printer_io:printer_io|io_reg[5]  ; clk          ; cpu_clk     ; 0.000        ; -2.004     ; 3.603      ;
; 5.412 ; reset_module:rst_mod|rst_n ; printer_io:printer_io|io_reg[6]  ; clk          ; cpu_clk     ; 0.000        ; -2.004     ; 3.603      ;
; 5.412 ; reset_module:rst_mod|rst_n ; printer_io:printer_io|io_reg[7]  ; clk          ; cpu_clk     ; 0.000        ; -2.003     ; 3.604      ;
; 5.412 ; reset_module:rst_mod|rst_n ; printer_io:printer_io|io_reg[8]  ; clk          ; cpu_clk     ; 0.000        ; -2.003     ; 3.604      ;
; 5.412 ; reset_module:rst_mod|rst_n ; printer_io:printer_io|io_reg[10] ; clk          ; cpu_clk     ; 0.000        ; -2.003     ; 3.604      ;
; 5.412 ; reset_module:rst_mod|rst_n ; printer_io:printer_io|io_reg[12] ; clk          ; cpu_clk     ; 0.000        ; -2.003     ; 3.604      ;
; 5.412 ; reset_module:rst_mod|rst_n ; printer_io:printer_io|io_reg[14] ; clk          ; cpu_clk     ; 0.000        ; -2.004     ; 3.603      ;
; 5.412 ; reset_module:rst_mod|rst_n ; printer_io:printer_io|io_reg[15] ; clk          ; cpu_clk     ; 0.000        ; -2.004     ; 3.603      ;
; 5.412 ; reset_module:rst_mod|rst_n ; printer_io:printer_io|io_reg[16] ; clk          ; cpu_clk     ; 0.000        ; -2.005     ; 3.602      ;
; 5.412 ; reset_module:rst_mod|rst_n ; printer_io:printer_io|io_reg[17] ; clk          ; cpu_clk     ; 0.000        ; -2.005     ; 3.602      ;
; 5.412 ; reset_module:rst_mod|rst_n ; printer_io:printer_io|io_reg[18] ; clk          ; cpu_clk     ; 0.000        ; -2.004     ; 3.603      ;
; 5.412 ; reset_module:rst_mod|rst_n ; printer_io:printer_io|io_reg[19] ; clk          ; cpu_clk     ; 0.000        ; -2.004     ; 3.603      ;
; 5.412 ; reset_module:rst_mod|rst_n ; printer_io:printer_io|io_reg[20] ; clk          ; cpu_clk     ; 0.000        ; -2.005     ; 3.602      ;
; 5.412 ; reset_module:rst_mod|rst_n ; printer_io:printer_io|io_reg[21] ; clk          ; cpu_clk     ; 0.000        ; -2.005     ; 3.602      ;
; 5.412 ; reset_module:rst_mod|rst_n ; printer_io:printer_io|io_reg[22] ; clk          ; cpu_clk     ; 0.000        ; -2.005     ; 3.602      ;
; 5.412 ; reset_module:rst_mod|rst_n ; printer_io:printer_io|io_reg[23] ; clk          ; cpu_clk     ; 0.000        ; -2.005     ; 3.602      ;
; 5.412 ; reset_module:rst_mod|rst_n ; printer_io:printer_io|io_reg[24] ; clk          ; cpu_clk     ; 0.000        ; -2.004     ; 3.603      ;
; 5.412 ; reset_module:rst_mod|rst_n ; printer_io:printer_io|io_reg[25] ; clk          ; cpu_clk     ; 0.000        ; -2.004     ; 3.603      ;
; 5.412 ; reset_module:rst_mod|rst_n ; printer_io:printer_io|io_reg[26] ; clk          ; cpu_clk     ; 0.000        ; -2.004     ; 3.603      ;
; 5.412 ; reset_module:rst_mod|rst_n ; printer_io:printer_io|io_reg[27] ; clk          ; cpu_clk     ; 0.000        ; -2.005     ; 3.602      ;
; 5.412 ; reset_module:rst_mod|rst_n ; printer_io:printer_io|io_reg[28] ; clk          ; cpu_clk     ; 0.000        ; -2.004     ; 3.603      ;
; 5.412 ; reset_module:rst_mod|rst_n ; printer_io:printer_io|io_reg[29] ; clk          ; cpu_clk     ; 0.000        ; -2.005     ; 3.602      ;
; 5.412 ; reset_module:rst_mod|rst_n ; printer_io:printer_io|io_reg[30] ; clk          ; cpu_clk     ; 0.000        ; -2.004     ; 3.603      ;
; 5.412 ; reset_module:rst_mod|rst_n ; ahb2ram:u_ahb2ram|ram_addr[0]    ; clk          ; cpu_clk     ; 0.000        ; -2.002     ; 3.605      ;
; 5.412 ; reset_module:rst_mod|rst_n ; ahb2ram:u_ahb2ram|ram_addr[1]    ; clk          ; cpu_clk     ; 0.000        ; -2.002     ; 3.605      ;
; 5.412 ; reset_module:rst_mod|rst_n ; ahb2ram:u_ahb2ram|ram_addr[2]    ; clk          ; cpu_clk     ; 0.000        ; -2.002     ; 3.605      ;
; 5.412 ; reset_module:rst_mod|rst_n ; ahb2ram:u_ahb2ram|ram_addr[3]    ; clk          ; cpu_clk     ; 0.000        ; -2.002     ; 3.605      ;
; 5.412 ; reset_module:rst_mod|rst_n ; ahb2ram:u_ahb2ram|ram_addr[4]    ; clk          ; cpu_clk     ; 0.000        ; -2.002     ; 3.605      ;
; 5.412 ; reset_module:rst_mod|rst_n ; ahb2ram:u_ahb2ram|ram_addr[5]    ; clk          ; cpu_clk     ; 0.000        ; -2.002     ; 3.605      ;
; 5.412 ; reset_module:rst_mod|rst_n ; ahb2ram:u_ahb2ram|ram_addr[6]    ; clk          ; cpu_clk     ; 0.000        ; -2.002     ; 3.605      ;
; 5.412 ; reset_module:rst_mod|rst_n ; ahb2ram:u_ahb2ram|ram_addr[7]    ; clk          ; cpu_clk     ; 0.000        ; -2.002     ; 3.605      ;
; 5.412 ; reset_module:rst_mod|rst_n ; ahb2ram:u_ahb2ram|ram_addr[8]    ; clk          ; cpu_clk     ; 0.000        ; -2.002     ; 3.605      ;
; 5.412 ; reset_module:rst_mod|rst_n ; ahb2ram:u_ahb2ram|ram_addr[9]    ; clk          ; cpu_clk     ; 0.000        ; -2.002     ; 3.605      ;
; 5.412 ; reset_module:rst_mod|rst_n ; ahb2ram:u_ahb2ram|ram_addr[10]   ; clk          ; cpu_clk     ; 0.000        ; -2.002     ; 3.605      ;
; 5.424 ; reset_module:rst_mod|rst_n ; ahb2ram:u_ahb2ram|rd_en_d1       ; clk          ; cpu_clk     ; 0.000        ; -2.013     ; 3.606      ;
; 5.424 ; reset_module:rst_mod|rst_n ; ahb2ram:u_ahb2ram|rd_en_d2       ; clk          ; cpu_clk     ; 0.000        ; -2.013     ; 3.606      ;
; 5.424 ; reset_module:rst_mod|rst_n ; ahb2ram:u_ahb2ram|rd_en_d3       ; clk          ; cpu_clk     ; 0.000        ; -2.013     ; 3.606      ;
; 5.424 ; reset_module:rst_mod|rst_n ; ahb2ram:u_ahb2ram|hready_out     ; clk          ; cpu_clk     ; 0.000        ; -2.013     ; 3.606      ;
; 5.424 ; reset_module:rst_mod|rst_n ; ahb2ram:u_ahb2ram|ram_wren       ; clk          ; cpu_clk     ; 0.000        ; -2.013     ; 3.606      ;
; 5.424 ; reset_module:rst_mod|rst_n ; ahb2ram:u_ahb2ram|byteena[0]     ; clk          ; cpu_clk     ; 0.000        ; -2.013     ; 3.606      ;
; 5.424 ; reset_module:rst_mod|rst_n ; ahb2ram:u_ahb2ram|byteena[1]     ; clk          ; cpu_clk     ; 0.000        ; -2.013     ; 3.606      ;
; 5.424 ; reset_module:rst_mod|rst_n ; ahb2ram:u_ahb2ram|byteena[2]     ; clk          ; cpu_clk     ; 0.000        ; -2.013     ; 3.606      ;
; 5.424 ; reset_module:rst_mod|rst_n ; ahb2ram:u_ahb2ram|byteena[3]     ; clk          ; cpu_clk     ; 0.000        ; -2.013     ; 3.606      ;
; 5.528 ; reset_module:rst_mod|rst_n ; ahb2ram:u_ahb2ram|hrdata[4]      ; clk          ; cpu_clk     ; 0.000        ; -1.700     ; 4.018      ;
; 5.528 ; reset_module:rst_mod|rst_n ; ahb2ram:u_ahb2ram|hrdata[5]      ; clk          ; cpu_clk     ; 0.000        ; -1.700     ; 4.018      ;
; 5.528 ; reset_module:rst_mod|rst_n ; ahb2ram:u_ahb2ram|hrdata[6]      ; clk          ; cpu_clk     ; 0.000        ; -1.700     ; 4.018      ;
; 5.528 ; reset_module:rst_mod|rst_n ; ahb2ram:u_ahb2ram|hrdata[7]      ; clk          ; cpu_clk     ; 0.000        ; -1.700     ; 4.018      ;
; 5.537 ; reset_module:rst_mod|rst_n ; ahb2ram:u_ahb2ram|hrdata[20]     ; clk          ; cpu_clk     ; 0.000        ; -1.695     ; 4.032      ;
; 5.537 ; reset_module:rst_mod|rst_n ; ahb2ram:u_ahb2ram|hrdata[21]     ; clk          ; cpu_clk     ; 0.000        ; -1.695     ; 4.032      ;
; 5.537 ; reset_module:rst_mod|rst_n ; ahb2ram:u_ahb2ram|hrdata[22]     ; clk          ; cpu_clk     ; 0.000        ; -1.695     ; 4.032      ;
; 5.537 ; reset_module:rst_mod|rst_n ; ahb2ram:u_ahb2ram|hrdata[23]     ; clk          ; cpu_clk     ; 0.000        ; -1.695     ; 4.032      ;
; 5.538 ; reset_module:rst_mod|rst_n ; ahb2ram:u_ahb2ram|hrdata[28]     ; clk          ; cpu_clk     ; 0.000        ; -1.700     ; 4.028      ;
; 5.538 ; reset_module:rst_mod|rst_n ; ahb2ram:u_ahb2ram|hrdata[29]     ; clk          ; cpu_clk     ; 0.000        ; -1.700     ; 4.028      ;
; 5.538 ; reset_module:rst_mod|rst_n ; ahb2ram:u_ahb2ram|hrdata[30]     ; clk          ; cpu_clk     ; 0.000        ; -1.700     ; 4.028      ;
; 5.538 ; reset_module:rst_mod|rst_n ; ahb2ram:u_ahb2ram|hrdata[31]     ; clk          ; cpu_clk     ; 0.000        ; -1.700     ; 4.028      ;
; 5.539 ; reset_module:rst_mod|rst_n ; ahb2ram:u_ahb2ram|hrdata[24]     ; clk          ; cpu_clk     ; 0.000        ; -1.698     ; 4.031      ;
; 5.539 ; reset_module:rst_mod|rst_n ; ahb2ram:u_ahb2ram|hrdata[25]     ; clk          ; cpu_clk     ; 0.000        ; -1.698     ; 4.031      ;
; 5.539 ; reset_module:rst_mod|rst_n ; ahb2ram:u_ahb2ram|hrdata[26]     ; clk          ; cpu_clk     ; 0.000        ; -1.698     ; 4.031      ;
; 5.539 ; reset_module:rst_mod|rst_n ; ahb2ram:u_ahb2ram|hrdata[27]     ; clk          ; cpu_clk     ; 0.000        ; -1.698     ; 4.031      ;
; 5.540 ; reset_module:rst_mod|rst_n ; ahb2ram:u_ahb2ram|hrdata[0]      ; clk          ; cpu_clk     ; 0.000        ; -1.698     ; 4.032      ;
; 5.540 ; reset_module:rst_mod|rst_n ; ahb2ram:u_ahb2ram|hrdata[1]      ; clk          ; cpu_clk     ; 0.000        ; -1.698     ; 4.032      ;
; 5.540 ; reset_module:rst_mod|rst_n ; ahb2ram:u_ahb2ram|hrdata[2]      ; clk          ; cpu_clk     ; 0.000        ; -1.698     ; 4.032      ;
; 5.540 ; reset_module:rst_mod|rst_n ; ahb2ram:u_ahb2ram|hrdata[3]      ; clk          ; cpu_clk     ; 0.000        ; -1.698     ; 4.032      ;
; 5.552 ; reset_module:rst_mod|rst_n ; ahb2ram:u_ahb2ram|hrdata[12]     ; clk          ; cpu_clk     ; 0.000        ; -1.706     ; 4.036      ;
; 5.552 ; reset_module:rst_mod|rst_n ; ahb2ram:u_ahb2ram|hrdata[13]     ; clk          ; cpu_clk     ; 0.000        ; -1.706     ; 4.036      ;
; 5.552 ; reset_module:rst_mod|rst_n ; ahb2ram:u_ahb2ram|hrdata[14]     ; clk          ; cpu_clk     ; 0.000        ; -1.706     ; 4.036      ;
; 5.552 ; reset_module:rst_mod|rst_n ; ahb2ram:u_ahb2ram|hrdata[15]     ; clk          ; cpu_clk     ; 0.000        ; -1.706     ; 4.036      ;
; 5.553 ; reset_module:rst_mod|rst_n ; ahb2ram:u_ahb2ram|hrdata[16]     ; clk          ; cpu_clk     ; 0.000        ; -1.708     ; 4.035      ;
; 5.553 ; reset_module:rst_mod|rst_n ; ahb2ram:u_ahb2ram|hrdata[17]     ; clk          ; cpu_clk     ; 0.000        ; -1.708     ; 4.035      ;
; 5.553 ; reset_module:rst_mod|rst_n ; ahb2ram:u_ahb2ram|hrdata[18]     ; clk          ; cpu_clk     ; 0.000        ; -1.708     ; 4.035      ;
; 5.553 ; reset_module:rst_mod|rst_n ; ahb2ram:u_ahb2ram|hrdata[19]     ; clk          ; cpu_clk     ; 0.000        ; -1.708     ; 4.035      ;
; 5.554 ; reset_module:rst_mod|rst_n ; ahb2ram:u_ahb2ram|hrdata[8]      ; clk          ; cpu_clk     ; 0.000        ; -1.706     ; 4.038      ;
; 5.554 ; reset_module:rst_mod|rst_n ; ahb2ram:u_ahb2ram|hrdata[9]      ; clk          ; cpu_clk     ; 0.000        ; -1.706     ; 4.038      ;
; 5.554 ; reset_module:rst_mod|rst_n ; ahb2ram:u_ahb2ram|hrdata[10]     ; clk          ; cpu_clk     ; 0.000        ; -1.706     ; 4.038      ;
; 5.554 ; reset_module:rst_mod|rst_n ; ahb2ram:u_ahb2ram|hrdata[11]     ; clk          ; cpu_clk     ; 0.000        ; -1.706     ; 4.038      ;
+-------+----------------------------+----------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'spi_clk'                                                                                                                                                                                            ;
+-------+----------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                  ; To Node                                                                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 5.411 ; reset_module:rst_mod|rst_n ; ahb2ram:u_ahb2ram|usr_address_tmp1[3]                                                                                   ; clk          ; spi_clk     ; 0.000        ; -2.007     ; 3.599      ;
; 5.411 ; reset_module:rst_mod|rst_n ; ahb2ram:u_ahb2ram|usr_address[3]                                                                                        ; clk          ; spi_clk     ; 0.000        ; -2.007     ; 3.599      ;
; 5.412 ; reset_module:rst_mod|rst_n ; data_in[2]                                                                                                              ; clk          ; spi_clk     ; 0.000        ; -2.011     ; 3.596      ;
; 5.413 ; reset_module:rst_mod|rst_n ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe9a[5]                ; clk          ; spi_clk     ; 0.000        ; -2.004     ; 3.604      ;
; 5.413 ; reset_module:rst_mod|rst_n ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe9a[6]                ; clk          ; spi_clk     ; 0.000        ; -2.004     ; 3.604      ;
; 5.413 ; reset_module:rst_mod|rst_n ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe9a[3]                ; clk          ; spi_clk     ; 0.000        ; -2.004     ; 3.604      ;
; 5.413 ; reset_module:rst_mod|rst_n ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe9a[4]                ; clk          ; spi_clk     ; 0.000        ; -2.004     ; 3.604      ;
; 5.413 ; reset_module:rst_mod|rst_n ; counter[1]                                                                                                              ; clk          ; spi_clk     ; 0.000        ; -2.019     ; 3.589      ;
; 5.413 ; reset_module:rst_mod|rst_n ; param[2]                                                                                                                ; clk          ; spi_clk     ; 0.000        ; -2.019     ; 3.589      ;
; 5.413 ; reset_module:rst_mod|rst_n ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe9a[2]                ; clk          ; spi_clk     ; 0.000        ; -2.004     ; 3.604      ;
; 5.413 ; reset_module:rst_mod|rst_n ; param[0]                                                                                                                ; clk          ; spi_clk     ; 0.000        ; -2.019     ; 3.589      ;
; 5.413 ; reset_module:rst_mod|rst_n ; counter[0]                                                                                                              ; clk          ; spi_clk     ; 0.000        ; -2.019     ; 3.589      ;
; 5.413 ; reset_module:rst_mod|rst_n ; counter[2]                                                                                                              ; clk          ; spi_clk     ; 0.000        ; -2.019     ; 3.589      ;
; 5.413 ; reset_module:rst_mod|rst_n ; counter[3]                                                                                                              ; clk          ; spi_clk     ; 0.000        ; -2.019     ; 3.589      ;
; 5.413 ; reset_module:rst_mod|rst_n ; read_param                                                                                                              ; clk          ; spi_clk     ; 0.000        ; -2.019     ; 3.589      ;
; 5.413 ; reset_module:rst_mod|rst_n ; param[1]                                                                                                                ; clk          ; spi_clk     ; 0.000        ; -2.019     ; 3.589      ;
; 5.413 ; reset_module:rst_mod|rst_n ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe9a[1]                ; clk          ; spi_clk     ; 0.000        ; -2.004     ; 3.604      ;
; 5.413 ; reset_module:rst_mod|rst_n ; data_in[16]                                                                                                             ; clk          ; spi_clk     ; 0.000        ; -2.019     ; 3.589      ;
; 5.413 ; reset_module:rst_mod|rst_n ; data_in[6]                                                                                                              ; clk          ; spi_clk     ; 0.000        ; -2.006     ; 3.602      ;
; 5.413 ; reset_module:rst_mod|rst_n ; data_in[3]                                                                                                              ; clk          ; spi_clk     ; 0.000        ; -2.006     ; 3.602      ;
; 5.413 ; reset_module:rst_mod|rst_n ; ahb2ram:u_ahb2ram|usr_address_tmp1[2]                                                                                   ; clk          ; spi_clk     ; 0.000        ; -2.018     ; 3.590      ;
; 5.413 ; reset_module:rst_mod|rst_n ; ahb2ram:u_ahb2ram|usr_address[2]                                                                                        ; clk          ; spi_clk     ; 0.000        ; -2.018     ; 3.590      ;
; 5.413 ; reset_module:rst_mod|rst_n ; ahb2ram:u_ahb2ram|usr_address_tmp1[8]                                                                                   ; clk          ; spi_clk     ; 0.000        ; -2.006     ; 3.602      ;
; 5.413 ; reset_module:rst_mod|rst_n ; ahb2ram:u_ahb2ram|usr_address[8]                                                                                        ; clk          ; spi_clk     ; 0.000        ; -2.006     ; 3.602      ;
; 5.414 ; reset_module:rst_mod|rst_n ; read_source[0]                                                                                                          ; clk          ; spi_clk     ; 0.000        ; -2.003     ; 3.606      ;
; 5.414 ; reset_module:rst_mod|rst_n ; read_source[1]                                                                                                          ; clk          ; spi_clk     ; 0.000        ; -2.003     ; 3.606      ;
; 5.414 ; reset_module:rst_mod|rst_n ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe9a[0]                ; clk          ; spi_clk     ; 0.000        ; -2.004     ; 3.605      ;
; 5.414 ; reset_module:rst_mod|rst_n ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|read_init_state          ; clk          ; spi_clk     ; 0.000        ; -2.003     ; 3.606      ;
; 5.414 ; reset_module:rst_mod|rst_n ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe2a1[0]               ; clk          ; spi_clk     ; 0.000        ; -2.003     ; 3.606      ;
; 5.414 ; reset_module:rst_mod|rst_n ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe2a0[0]               ; clk          ; spi_clk     ; 0.000        ; -2.003     ; 3.606      ;
; 5.414 ; reset_module:rst_mod|rst_n ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|read_source_update_state ; clk          ; spi_clk     ; 0.000        ; -2.002     ; 3.607      ;
; 5.414 ; reset_module:rst_mod|rst_n ; write_param                                                                                                             ; clk          ; spi_clk     ; 0.000        ; -2.003     ; 3.606      ;
; 5.414 ; reset_module:rst_mod|rst_n ; write_param_d                                                                                                           ; clk          ; spi_clk     ; 0.000        ; -2.003     ; 3.606      ;
; 5.414 ; reset_module:rst_mod|rst_n ; data_in[8]                                                                                                              ; clk          ; spi_clk     ; 0.000        ; -2.003     ; 3.606      ;
; 5.414 ; reset_module:rst_mod|rst_n ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe8                    ; clk          ; spi_clk     ; 0.000        ; -2.003     ; 3.606      ;
; 5.414 ; reset_module:rst_mod|rst_n ; data_in[19]                                                                                                             ; clk          ; spi_clk     ; 0.000        ; -2.002     ; 3.607      ;
; 5.414 ; reset_module:rst_mod|rst_n ; data_in[13]                                                                                                             ; clk          ; spi_clk     ; 0.000        ; -2.003     ; 3.606      ;
; 5.414 ; reset_module:rst_mod|rst_n ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[7]                ; clk          ; spi_clk     ; 0.000        ; -2.005     ; 3.604      ;
; 5.414 ; reset_module:rst_mod|rst_n ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[6]                ; clk          ; spi_clk     ; 0.000        ; -2.005     ; 3.604      ;
; 5.414 ; reset_module:rst_mod|rst_n ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[5]                ; clk          ; spi_clk     ; 0.000        ; -2.005     ; 3.604      ;
; 5.414 ; reset_module:rst_mod|rst_n ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[4]                ; clk          ; spi_clk     ; 0.000        ; -2.005     ; 3.604      ;
; 5.414 ; reset_module:rst_mod|rst_n ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[3]                ; clk          ; spi_clk     ; 0.000        ; -2.005     ; 3.604      ;
; 5.414 ; reset_module:rst_mod|rst_n ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[2]                ; clk          ; spi_clk     ; 0.000        ; -2.005     ; 3.604      ;
; 5.414 ; reset_module:rst_mod|rst_n ; data_in[1]                                                                                                              ; clk          ; spi_clk     ; 0.000        ; -2.004     ; 3.605      ;
; 5.414 ; reset_module:rst_mod|rst_n ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[1]                ; clk          ; spi_clk     ; 0.000        ; -2.005     ; 3.604      ;
; 5.414 ; reset_module:rst_mod|rst_n ; data_in[0]                                                                                                              ; clk          ; spi_clk     ; 0.000        ; -2.002     ; 3.607      ;
; 5.414 ; reset_module:rst_mod|rst_n ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[0]                ; clk          ; spi_clk     ; 0.000        ; -2.005     ; 3.604      ;
; 5.414 ; reset_module:rst_mod|rst_n ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe1a1[0]               ; clk          ; spi_clk     ; 0.000        ; -2.003     ; 3.606      ;
; 5.414 ; reset_module:rst_mod|rst_n ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe1a0[0]               ; clk          ; spi_clk     ; 0.000        ; -2.003     ; 3.606      ;
; 5.414 ; reset_module:rst_mod|rst_n ; ahb2ram:u_ahb2ram|usr_address_tmp1[0]                                                                                   ; clk          ; spi_clk     ; 0.000        ; -2.004     ; 3.605      ;
; 5.414 ; reset_module:rst_mod|rst_n ; ahb2ram:u_ahb2ram|usr_wren                                                                                              ; clk          ; spi_clk     ; 0.000        ; -2.004     ; 3.605      ;
; 5.414 ; reset_module:rst_mod|rst_n ; ahb2ram:u_ahb2ram|usr_address[0]                                                                                        ; clk          ; spi_clk     ; 0.000        ; -2.004     ; 3.605      ;
; 5.414 ; reset_module:rst_mod|rst_n ; ahb2ram:u_ahb2ram|usr_address_tmp1[1]                                                                                   ; clk          ; spi_clk     ; 0.000        ; -2.004     ; 3.605      ;
; 5.414 ; reset_module:rst_mod|rst_n ; ahb2ram:u_ahb2ram|usr_address[1]                                                                                        ; clk          ; spi_clk     ; 0.000        ; -2.004     ; 3.605      ;
; 5.414 ; reset_module:rst_mod|rst_n ; ahb2ram:u_ahb2ram|usr_address_tmp1[4]                                                                                   ; clk          ; spi_clk     ; 0.000        ; -2.018     ; 3.591      ;
; 5.414 ; reset_module:rst_mod|rst_n ; ahb2ram:u_ahb2ram|usr_address[4]                                                                                        ; clk          ; spi_clk     ; 0.000        ; -2.018     ; 3.591      ;
; 5.414 ; reset_module:rst_mod|rst_n ; ahb2ram:u_ahb2ram|usr_address_tmp1[5]                                                                                   ; clk          ; spi_clk     ; 0.000        ; -2.018     ; 3.591      ;
; 5.414 ; reset_module:rst_mod|rst_n ; ahb2ram:u_ahb2ram|usr_address[5]                                                                                        ; clk          ; spi_clk     ; 0.000        ; -2.018     ; 3.591      ;
; 5.414 ; reset_module:rst_mod|rst_n ; ahb2ram:u_ahb2ram|usr_address_tmp1[7]                                                                                   ; clk          ; spi_clk     ; 0.000        ; -2.019     ; 3.590      ;
; 5.414 ; reset_module:rst_mod|rst_n ; ahb2ram:u_ahb2ram|usr_address[7]                                                                                        ; clk          ; spi_clk     ; 0.000        ; -2.019     ; 3.590      ;
; 5.415 ; reset_module:rst_mod|rst_n ; data_in[20]                                                                                                             ; clk          ; spi_clk     ; 0.000        ; -2.007     ; 3.603      ;
; 5.415 ; reset_module:rst_mod|rst_n ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[28]               ; clk          ; spi_clk     ; 0.000        ; -2.007     ; 3.603      ;
; 5.415 ; reset_module:rst_mod|rst_n ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[27]               ; clk          ; spi_clk     ; 0.000        ; -2.007     ; 3.603      ;
; 5.415 ; reset_module:rst_mod|rst_n ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[26]               ; clk          ; spi_clk     ; 0.000        ; -2.007     ; 3.603      ;
; 5.415 ; reset_module:rst_mod|rst_n ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[25]               ; clk          ; spi_clk     ; 0.000        ; -2.007     ; 3.603      ;
; 5.415 ; reset_module:rst_mod|rst_n ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[24]               ; clk          ; spi_clk     ; 0.000        ; -2.007     ; 3.603      ;
; 5.415 ; reset_module:rst_mod|rst_n ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[23]               ; clk          ; spi_clk     ; 0.000        ; -2.007     ; 3.603      ;
; 5.415 ; reset_module:rst_mod|rst_n ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[22]               ; clk          ; spi_clk     ; 0.000        ; -2.007     ; 3.603      ;
; 5.415 ; reset_module:rst_mod|rst_n ; data_in[21]                                                                                                             ; clk          ; spi_clk     ; 0.000        ; -2.007     ; 3.603      ;
; 5.415 ; reset_module:rst_mod|rst_n ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[21]               ; clk          ; spi_clk     ; 0.000        ; -2.007     ; 3.603      ;
; 5.415 ; reset_module:rst_mod|rst_n ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[20]               ; clk          ; spi_clk     ; 0.000        ; -2.007     ; 3.603      ;
; 5.415 ; reset_module:rst_mod|rst_n ; data_in[5]                                                                                                              ; clk          ; spi_clk     ; 0.000        ; -2.005     ; 3.605      ;
; 5.415 ; reset_module:rst_mod|rst_n ; data_in[4]                                                                                                              ; clk          ; spi_clk     ; 0.000        ; -2.005     ; 3.605      ;
; 5.415 ; reset_module:rst_mod|rst_n ; reconfig_d1                                                                                                             ; clk          ; spi_clk     ; 0.000        ; -2.006     ; 3.604      ;
; 5.415 ; reset_module:rst_mod|rst_n ; reconfig_d2                                                                                                             ; clk          ; spi_clk     ; 0.000        ; -2.006     ; 3.604      ;
; 5.415 ; reset_module:rst_mod|rst_n ; reconfig                                                                                                                ; clk          ; spi_clk     ; 0.000        ; -2.006     ; 3.604      ;
; 5.415 ; reset_module:rst_mod|rst_n ; reconfig_cnt[0]                                                                                                         ; clk          ; spi_clk     ; 0.000        ; -2.006     ; 3.604      ;
; 5.415 ; reset_module:rst_mod|rst_n ; reconfig_cnt[1]                                                                                                         ; clk          ; spi_clk     ; 0.000        ; -2.006     ; 3.604      ;
; 5.415 ; reset_module:rst_mod|rst_n ; reconfig_cnt[2]                                                                                                         ; clk          ; spi_clk     ; 0.000        ; -2.006     ; 3.604      ;
; 5.415 ; reset_module:rst_mod|rst_n ; reconfig_cnt[3]                                                                                                         ; clk          ; spi_clk     ; 0.000        ; -2.006     ; 3.604      ;
; 5.415 ; reset_module:rst_mod|rst_n ; reconfig_lock                                                                                                           ; clk          ; spi_clk     ; 0.000        ; -2.006     ; 3.604      ;
; 5.415 ; reset_module:rst_mod|rst_n ; ahb2ram:u_ahb2ram|usr_address_tmp1[10]                                                                                  ; clk          ; spi_clk     ; 0.000        ; -2.006     ; 3.604      ;
; 5.415 ; reset_module:rst_mod|rst_n ; ahb2ram:u_ahb2ram|usr_address[10]                                                                                       ; clk          ; spi_clk     ; 0.000        ; -2.006     ; 3.604      ;
; 5.417 ; reset_module:rst_mod|rst_n ; data_in[11]                                                                                                             ; clk          ; spi_clk     ; 0.000        ; -2.003     ; 3.609      ;
; 5.417 ; reset_module:rst_mod|rst_n ; data_in[12]                                                                                                             ; clk          ; spi_clk     ; 0.000        ; -2.005     ; 3.607      ;
; 5.417 ; reset_module:rst_mod|rst_n ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[19]               ; clk          ; spi_clk     ; 0.000        ; -2.004     ; 3.608      ;
; 5.417 ; reset_module:rst_mod|rst_n ; data_in[18]                                                                                                             ; clk          ; spi_clk     ; 0.000        ; -2.020     ; 3.592      ;
; 5.417 ; reset_module:rst_mod|rst_n ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[18]               ; clk          ; spi_clk     ; 0.000        ; -2.004     ; 3.608      ;
; 5.417 ; reset_module:rst_mod|rst_n ; data_in[17]                                                                                                             ; clk          ; spi_clk     ; 0.000        ; -2.004     ; 3.608      ;
; 5.417 ; reset_module:rst_mod|rst_n ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[17]               ; clk          ; spi_clk     ; 0.000        ; -2.004     ; 3.608      ;
; 5.417 ; reset_module:rst_mod|rst_n ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[16]               ; clk          ; spi_clk     ; 0.000        ; -2.004     ; 3.608      ;
; 5.417 ; reset_module:rst_mod|rst_n ; data_in[15]                                                                                                             ; clk          ; spi_clk     ; 0.000        ; -2.003     ; 3.609      ;
; 5.417 ; reset_module:rst_mod|rst_n ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[15]               ; clk          ; spi_clk     ; 0.000        ; -2.004     ; 3.608      ;
; 5.417 ; reset_module:rst_mod|rst_n ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[14]               ; clk          ; spi_clk     ; 0.000        ; -2.004     ; 3.608      ;
; 5.417 ; reset_module:rst_mod|rst_n ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[13]               ; clk          ; spi_clk     ; 0.000        ; -2.004     ; 3.608      ;
; 5.417 ; reset_module:rst_mod|rst_n ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[12]               ; clk          ; spi_clk     ; 0.000        ; -2.004     ; 3.608      ;
; 5.417 ; reset_module:rst_mod|rst_n ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[11]               ; clk          ; spi_clk     ; 0.000        ; -2.004     ; 3.608      ;
; 5.417 ; reset_module:rst_mod|rst_n ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[10]               ; clk          ; spi_clk     ; 0.000        ; -2.004     ; 3.608      ;
; 5.417 ; reset_module:rst_mod|rst_n ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[9]                ; clk          ; spi_clk     ; 0.000        ; -2.004     ; 3.608      ;
; 5.417 ; reset_module:rst_mod|rst_n ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[8]                ; clk          ; spi_clk     ; 0.000        ; -2.004     ; 3.608      ;
+-------+----------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'spi_clk'                                                                                                                                                        ;
+--------+--------------+----------------+------------------+---------+------------+-------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                                                                                                  ;
+--------+--------------+----------------+------------------+---------+------------+-------------------------------------------------------------------------------------------------------------------------+
; -5.000 ; 20.000       ; 25.000         ; Min Period       ; spi_clk ; Fall       ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|wire_sd4_regout          ;
; -0.199 ; 9.901        ; 10.100         ; High Pulse Width ; spi_clk ; Fall       ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|wire_sd4_regout          ;
; -0.006 ; 10.094       ; 10.100         ; Low Pulse Width  ; spi_clk ; Fall       ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|wire_sd4_regout          ;
; 9.700  ; 9.916        ; 0.216          ; High Pulse Width ; spi_clk ; Rise       ; ahb2ram:u_ahb2ram|usr_address[2]                                                                                        ;
; 9.700  ; 9.916        ; 0.216          ; High Pulse Width ; spi_clk ; Rise       ; ahb2ram:u_ahb2ram|usr_address[3]                                                                                        ;
; 9.700  ; 9.916        ; 0.216          ; High Pulse Width ; spi_clk ; Rise       ; ahb2ram:u_ahb2ram|usr_address_tmp1[2]                                                                                   ;
; 9.700  ; 9.916        ; 0.216          ; High Pulse Width ; spi_clk ; Rise       ; ahb2ram:u_ahb2ram|usr_address_tmp1[3]                                                                                   ;
; 9.700  ; 9.916        ; 0.216          ; High Pulse Width ; spi_clk ; Rise       ; data_in[2]                                                                                                              ;
; 9.701  ; 9.917        ; 0.216          ; High Pulse Width ; spi_clk ; Rise       ; ahb2ram:u_ahb2ram|usr_address[4]                                                                                        ;
; 9.701  ; 9.917        ; 0.216          ; High Pulse Width ; spi_clk ; Rise       ; ahb2ram:u_ahb2ram|usr_address[5]                                                                                        ;
; 9.701  ; 9.917        ; 0.216          ; High Pulse Width ; spi_clk ; Rise       ; ahb2ram:u_ahb2ram|usr_address[7]                                                                                        ;
; 9.701  ; 9.917        ; 0.216          ; High Pulse Width ; spi_clk ; Rise       ; ahb2ram:u_ahb2ram|usr_address[8]                                                                                        ;
; 9.701  ; 9.917        ; 0.216          ; High Pulse Width ; spi_clk ; Rise       ; ahb2ram:u_ahb2ram|usr_address_tmp1[4]                                                                                   ;
; 9.701  ; 9.917        ; 0.216          ; High Pulse Width ; spi_clk ; Rise       ; ahb2ram:u_ahb2ram|usr_address_tmp1[5]                                                                                   ;
; 9.701  ; 9.917        ; 0.216          ; High Pulse Width ; spi_clk ; Rise       ; ahb2ram:u_ahb2ram|usr_address_tmp1[7]                                                                                   ;
; 9.701  ; 9.917        ; 0.216          ; High Pulse Width ; spi_clk ; Rise       ; ahb2ram:u_ahb2ram|usr_address_tmp1[8]                                                                                   ;
; 9.701  ; 9.917        ; 0.216          ; High Pulse Width ; spi_clk ; Rise       ; counter[0]                                                                                                              ;
; 9.701  ; 9.917        ; 0.216          ; High Pulse Width ; spi_clk ; Rise       ; counter[1]                                                                                                              ;
; 9.701  ; 9.917        ; 0.216          ; High Pulse Width ; spi_clk ; Rise       ; counter[2]                                                                                                              ;
; 9.701  ; 9.917        ; 0.216          ; High Pulse Width ; spi_clk ; Rise       ; counter[3]                                                                                                              ;
; 9.701  ; 9.917        ; 0.216          ; High Pulse Width ; spi_clk ; Rise       ; data_in[0]                                                                                                              ;
; 9.701  ; 9.917        ; 0.216          ; High Pulse Width ; spi_clk ; Rise       ; data_in[13]                                                                                                             ;
; 9.701  ; 9.917        ; 0.216          ; High Pulse Width ; spi_clk ; Rise       ; data_in[16]                                                                                                             ;
; 9.701  ; 9.917        ; 0.216          ; High Pulse Width ; spi_clk ; Rise       ; data_in[18]                                                                                                             ;
; 9.701  ; 9.917        ; 0.216          ; High Pulse Width ; spi_clk ; Rise       ; data_in[19]                                                                                                             ;
; 9.701  ; 9.917        ; 0.216          ; High Pulse Width ; spi_clk ; Rise       ; data_in[3]                                                                                                              ;
; 9.701  ; 9.917        ; 0.216          ; High Pulse Width ; spi_clk ; Rise       ; data_in[6]                                                                                                              ;
; 9.701  ; 9.917        ; 0.216          ; High Pulse Width ; spi_clk ; Rise       ; param[0]                                                                                                                ;
; 9.701  ; 9.917        ; 0.216          ; High Pulse Width ; spi_clk ; Rise       ; param[1]                                                                                                                ;
; 9.701  ; 9.917        ; 0.216          ; High Pulse Width ; spi_clk ; Rise       ; param[2]                                                                                                                ;
; 9.701  ; 9.917        ; 0.216          ; High Pulse Width ; spi_clk ; Rise       ; read_param                                                                                                              ;
; 9.701  ; 9.917        ; 0.216          ; High Pulse Width ; spi_clk ; Rise       ; read_source[0]                                                                                                          ;
; 9.701  ; 9.917        ; 0.216          ; High Pulse Width ; spi_clk ; Rise       ; read_source[1]                                                                                                          ;
; 9.701  ; 9.917        ; 0.216          ; High Pulse Width ; spi_clk ; Rise       ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe1a0[0]               ;
; 9.701  ; 9.917        ; 0.216          ; High Pulse Width ; spi_clk ; Rise       ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe1a1[0]               ;
; 9.701  ; 9.917        ; 0.216          ; High Pulse Width ; spi_clk ; Rise       ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe2a0[0]               ;
; 9.701  ; 9.917        ; 0.216          ; High Pulse Width ; spi_clk ; Rise       ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe2a1[0]               ;
; 9.701  ; 9.917        ; 0.216          ; High Pulse Width ; spi_clk ; Rise       ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe8                    ;
; 9.701  ; 9.917        ; 0.216          ; High Pulse Width ; spi_clk ; Rise       ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe9a[1]                ;
; 9.701  ; 9.917        ; 0.216          ; High Pulse Width ; spi_clk ; Rise       ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe9a[2]                ;
; 9.701  ; 9.917        ; 0.216          ; High Pulse Width ; spi_clk ; Rise       ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe9a[3]                ;
; 9.701  ; 9.917        ; 0.216          ; High Pulse Width ; spi_clk ; Rise       ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe9a[4]                ;
; 9.701  ; 9.917        ; 0.216          ; High Pulse Width ; spi_clk ; Rise       ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe9a[5]                ;
; 9.701  ; 9.917        ; 0.216          ; High Pulse Width ; spi_clk ; Rise       ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe9a[6]                ;
; 9.701  ; 9.917        ; 0.216          ; High Pulse Width ; spi_clk ; Rise       ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|read_init_state          ;
; 9.701  ; 9.917        ; 0.216          ; High Pulse Width ; spi_clk ; Rise       ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|read_source_update_state ;
; 9.701  ; 9.917        ; 0.216          ; High Pulse Width ; spi_clk ; Rise       ; write_param                                                                                                             ;
; 9.701  ; 9.917        ; 0.216          ; High Pulse Width ; spi_clk ; Rise       ; write_param_d                                                                                                           ;
; 9.702  ; 9.918        ; 0.216          ; High Pulse Width ; spi_clk ; Rise       ; ahb2ram:u_ahb2ram|usr_address[0]                                                                                        ;
; 9.702  ; 9.918        ; 0.216          ; High Pulse Width ; spi_clk ; Rise       ; ahb2ram:u_ahb2ram|usr_address[1]                                                                                        ;
; 9.702  ; 9.918        ; 0.216          ; High Pulse Width ; spi_clk ; Rise       ; ahb2ram:u_ahb2ram|usr_address_tmp1[0]                                                                                   ;
; 9.702  ; 9.918        ; 0.216          ; High Pulse Width ; spi_clk ; Rise       ; ahb2ram:u_ahb2ram|usr_address_tmp1[1]                                                                                   ;
; 9.702  ; 9.918        ; 0.216          ; High Pulse Width ; spi_clk ; Rise       ; ahb2ram:u_ahb2ram|usr_wren                                                                                              ;
; 9.702  ; 9.918        ; 0.216          ; High Pulse Width ; spi_clk ; Rise       ; data_in[1]                                                                                                              ;
; 9.702  ; 9.918        ; 0.216          ; High Pulse Width ; spi_clk ; Rise       ; data_in[8]                                                                                                              ;
; 9.702  ; 9.918        ; 0.216          ; High Pulse Width ; spi_clk ; Rise       ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe9a[0]                ;
; 9.703  ; 9.919        ; 0.216          ; High Pulse Width ; spi_clk ; Rise       ; ahb2ram:u_ahb2ram|usr_address[10]                                                                                       ;
; 9.703  ; 9.919        ; 0.216          ; High Pulse Width ; spi_clk ; Rise       ; ahb2ram:u_ahb2ram|usr_address[6]                                                                                        ;
; 9.703  ; 9.919        ; 0.216          ; High Pulse Width ; spi_clk ; Rise       ; ahb2ram:u_ahb2ram|usr_address[9]                                                                                        ;
; 9.703  ; 9.919        ; 0.216          ; High Pulse Width ; spi_clk ; Rise       ; ahb2ram:u_ahb2ram|usr_address_tmp1[10]                                                                                  ;
; 9.703  ; 9.919        ; 0.216          ; High Pulse Width ; spi_clk ; Rise       ; ahb2ram:u_ahb2ram|usr_address_tmp1[6]                                                                                   ;
; 9.703  ; 9.919        ; 0.216          ; High Pulse Width ; spi_clk ; Rise       ; ahb2ram:u_ahb2ram|usr_address_tmp1[9]                                                                                   ;
; 9.703  ; 9.919        ; 0.216          ; High Pulse Width ; spi_clk ; Rise       ; data_in[20]                                                                                                             ;
; 9.703  ; 9.919        ; 0.216          ; High Pulse Width ; spi_clk ; Rise       ; data_in[21]                                                                                                             ;
; 9.703  ; 9.919        ; 0.216          ; High Pulse Width ; spi_clk ; Rise       ; data_in[4]                                                                                                              ;
; 9.703  ; 9.919        ; 0.216          ; High Pulse Width ; spi_clk ; Rise       ; data_in[5]                                                                                                              ;
; 9.703  ; 9.919        ; 0.216          ; High Pulse Width ; spi_clk ; Rise       ; reconfig                                                                                                                ;
; 9.703  ; 9.919        ; 0.216          ; High Pulse Width ; spi_clk ; Rise       ; reconfig_cnt[0]                                                                                                         ;
; 9.703  ; 9.919        ; 0.216          ; High Pulse Width ; spi_clk ; Rise       ; reconfig_cnt[1]                                                                                                         ;
; 9.703  ; 9.919        ; 0.216          ; High Pulse Width ; spi_clk ; Rise       ; reconfig_cnt[2]                                                                                                         ;
; 9.703  ; 9.919        ; 0.216          ; High Pulse Width ; spi_clk ; Rise       ; reconfig_cnt[3]                                                                                                         ;
; 9.703  ; 9.919        ; 0.216          ; High Pulse Width ; spi_clk ; Rise       ; reconfig_d1                                                                                                             ;
; 9.703  ; 9.919        ; 0.216          ; High Pulse Width ; spi_clk ; Rise       ; reconfig_d2                                                                                                             ;
; 9.703  ; 9.919        ; 0.216          ; High Pulse Width ; spi_clk ; Rise       ; reconfig_lock                                                                                                           ;
; 9.703  ; 9.919        ; 0.216          ; High Pulse Width ; spi_clk ; Rise       ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[0]                ;
; 9.703  ; 9.919        ; 0.216          ; High Pulse Width ; spi_clk ; Rise       ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[1]                ;
; 9.703  ; 9.919        ; 0.216          ; High Pulse Width ; spi_clk ; Rise       ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[20]               ;
; 9.703  ; 9.919        ; 0.216          ; High Pulse Width ; spi_clk ; Rise       ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[21]               ;
; 9.703  ; 9.919        ; 0.216          ; High Pulse Width ; spi_clk ; Rise       ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[22]               ;
; 9.703  ; 9.919        ; 0.216          ; High Pulse Width ; spi_clk ; Rise       ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[23]               ;
; 9.703  ; 9.919        ; 0.216          ; High Pulse Width ; spi_clk ; Rise       ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[24]               ;
; 9.703  ; 9.919        ; 0.216          ; High Pulse Width ; spi_clk ; Rise       ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[25]               ;
; 9.703  ; 9.919        ; 0.216          ; High Pulse Width ; spi_clk ; Rise       ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[26]               ;
; 9.703  ; 9.919        ; 0.216          ; High Pulse Width ; spi_clk ; Rise       ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[27]               ;
; 9.703  ; 9.919        ; 0.216          ; High Pulse Width ; spi_clk ; Rise       ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[28]               ;
; 9.703  ; 9.919        ; 0.216          ; High Pulse Width ; spi_clk ; Rise       ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[2]                ;
; 9.703  ; 9.919        ; 0.216          ; High Pulse Width ; spi_clk ; Rise       ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[3]                ;
; 9.703  ; 9.919        ; 0.216          ; High Pulse Width ; spi_clk ; Rise       ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[4]                ;
; 9.703  ; 9.919        ; 0.216          ; High Pulse Width ; spi_clk ; Rise       ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[5]                ;
; 9.703  ; 9.919        ; 0.216          ; High Pulse Width ; spi_clk ; Rise       ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[6]                ;
; 9.703  ; 9.919        ; 0.216          ; High Pulse Width ; spi_clk ; Rise       ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[7]                ;
; 9.704  ; 9.920        ; 0.216          ; High Pulse Width ; spi_clk ; Rise       ; data_in[10]                                                                                                             ;
; 9.704  ; 9.920        ; 0.216          ; High Pulse Width ; spi_clk ; Rise       ; data_in[11]                                                                                                             ;
; 9.704  ; 9.920        ; 0.216          ; High Pulse Width ; spi_clk ; Rise       ; data_in[12]                                                                                                             ;
; 9.704  ; 9.920        ; 0.216          ; High Pulse Width ; spi_clk ; Rise       ; data_in[15]                                                                                                             ;
; 9.704  ; 9.920        ; 0.216          ; High Pulse Width ; spi_clk ; Rise       ; data_in[17]                                                                                                             ;
; 9.704  ; 9.920        ; 0.216          ; High Pulse Width ; spi_clk ; Rise       ; data_in[9]                                                                                                              ;
; 9.704  ; 9.920        ; 0.216          ; High Pulse Width ; spi_clk ; Rise       ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[10]               ;
; 9.704  ; 9.920        ; 0.216          ; High Pulse Width ; spi_clk ; Rise       ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[11]               ;
; 9.704  ; 9.920        ; 0.216          ; High Pulse Width ; spi_clk ; Rise       ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[12]               ;
+--------+--------------+----------------+------------------+---------+------------+-------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'cpu_clk'                                                                                                                                                                       ;
+-------+--------------+----------------+------------------+---------+------------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                                                                                                                  ;
+-------+--------------+----------------+------------------+---------+------------+-----------------------------------------------------------------------------------------------------------------------------------------+
; 9.697 ; 9.913        ; 0.216          ; High Pulse Width ; cpu_clk ; Rise       ; printer_io:printer_io|io_reg[10]                                                                                                        ;
; 9.697 ; 9.913        ; 0.216          ; High Pulse Width ; cpu_clk ; Rise       ; printer_io:printer_io|io_reg[12]                                                                                                        ;
; 9.697 ; 9.913        ; 0.216          ; High Pulse Width ; cpu_clk ; Rise       ; printer_io:printer_io|io_reg[14]                                                                                                        ;
; 9.697 ; 9.913        ; 0.216          ; High Pulse Width ; cpu_clk ; Rise       ; printer_io:printer_io|io_reg[16]                                                                                                        ;
; 9.697 ; 9.913        ; 0.216          ; High Pulse Width ; cpu_clk ; Rise       ; printer_io:printer_io|io_reg[28]                                                                                                        ;
; 9.697 ; 9.913        ; 0.216          ; High Pulse Width ; cpu_clk ; Rise       ; printer_io:printer_io|io_reg[3]                                                                                                         ;
; 9.697 ; 9.913        ; 0.216          ; High Pulse Width ; cpu_clk ; Rise       ; printer_io:printer_io|io_reg[4]                                                                                                         ;
; 9.697 ; 9.913        ; 0.216          ; High Pulse Width ; cpu_clk ; Rise       ; printer_io:printer_io|io_reg[7]                                                                                                         ;
; 9.697 ; 9.913        ; 0.216          ; High Pulse Width ; cpu_clk ; Rise       ; printer_io:printer_io|io_reg[8]                                                                                                         ;
; 9.697 ; 9.913        ; 0.216          ; High Pulse Width ; cpu_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|run                         ;
; 9.697 ; 9.913        ; 0.216          ; High Pulse Width ; cpu_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff              ;
; 9.697 ; 9.913        ; 0.216          ; High Pulse Width ; cpu_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff         ;
; 9.698 ; 9.914        ; 0.216          ; High Pulse Width ; cpu_clk ; Rise       ; printer_io:printer_io|io_reg[0]                                                                                                         ;
; 9.698 ; 9.914        ; 0.216          ; High Pulse Width ; cpu_clk ; Rise       ; printer_io:printer_io|io_reg[15]                                                                                                        ;
; 9.698 ; 9.914        ; 0.216          ; High Pulse Width ; cpu_clk ; Rise       ; printer_io:printer_io|io_reg[17]                                                                                                        ;
; 9.698 ; 9.914        ; 0.216          ; High Pulse Width ; cpu_clk ; Rise       ; printer_io:printer_io|io_reg[18]                                                                                                        ;
; 9.698 ; 9.914        ; 0.216          ; High Pulse Width ; cpu_clk ; Rise       ; printer_io:printer_io|io_reg[19]                                                                                                        ;
; 9.698 ; 9.914        ; 0.216          ; High Pulse Width ; cpu_clk ; Rise       ; printer_io:printer_io|io_reg[20]                                                                                                        ;
; 9.698 ; 9.914        ; 0.216          ; High Pulse Width ; cpu_clk ; Rise       ; printer_io:printer_io|io_reg[21]                                                                                                        ;
; 9.698 ; 9.914        ; 0.216          ; High Pulse Width ; cpu_clk ; Rise       ; printer_io:printer_io|io_reg[22]                                                                                                        ;
; 9.698 ; 9.914        ; 0.216          ; High Pulse Width ; cpu_clk ; Rise       ; printer_io:printer_io|io_reg[23]                                                                                                        ;
; 9.698 ; 9.914        ; 0.216          ; High Pulse Width ; cpu_clk ; Rise       ; printer_io:printer_io|io_reg[24]                                                                                                        ;
; 9.698 ; 9.914        ; 0.216          ; High Pulse Width ; cpu_clk ; Rise       ; printer_io:printer_io|io_reg[25]                                                                                                        ;
; 9.698 ; 9.914        ; 0.216          ; High Pulse Width ; cpu_clk ; Rise       ; printer_io:printer_io|io_reg[26]                                                                                                        ;
; 9.698 ; 9.914        ; 0.216          ; High Pulse Width ; cpu_clk ; Rise       ; printer_io:printer_io|io_reg[27]                                                                                                        ;
; 9.698 ; 9.914        ; 0.216          ; High Pulse Width ; cpu_clk ; Rise       ; printer_io:printer_io|io_reg[29]                                                                                                        ;
; 9.698 ; 9.914        ; 0.216          ; High Pulse Width ; cpu_clk ; Rise       ; printer_io:printer_io|io_reg[30]                                                                                                        ;
; 9.698 ; 9.914        ; 0.216          ; High Pulse Width ; cpu_clk ; Rise       ; printer_io:printer_io|io_reg[5]                                                                                                         ;
; 9.698 ; 9.914        ; 0.216          ; High Pulse Width ; cpu_clk ; Rise       ; printer_io:printer_io|io_reg[6]                                                                                                         ;
; 9.698 ; 9.914        ; 0.216          ; High Pulse Width ; cpu_clk ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[19]                                                                                      ;
; 9.698 ; 9.914        ; 0.216          ; High Pulse Width ; cpu_clk ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[24]                                                                                      ;
; 9.698 ; 9.914        ; 0.216          ; High Pulse Width ; cpu_clk ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[25]                                                                                      ;
; 9.698 ; 9.914        ; 0.216          ; High Pulse Width ; cpu_clk ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[26]                                                                                      ;
; 9.698 ; 9.914        ; 0.216          ; High Pulse Width ; cpu_clk ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[27]                                                                                      ;
; 9.698 ; 9.914        ; 0.216          ; High Pulse Width ; cpu_clk ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[30]                                                                                      ;
; 9.698 ; 9.914        ; 0.216          ; High Pulse Width ; cpu_clk ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[31]                                                                                      ;
; 9.698 ; 9.914        ; 0.216          ; High Pulse Width ; cpu_clk ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[32]                                                                                      ;
; 9.698 ; 9.914        ; 0.216          ; High Pulse Width ; cpu_clk ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[33]                                                                                      ;
; 9.698 ; 9.914        ; 0.216          ; High Pulse Width ; cpu_clk ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[34]                                                                                      ;
; 9.698 ; 9.914        ; 0.216          ; High Pulse Width ; cpu_clk ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[35]                                                                                      ;
; 9.698 ; 9.914        ; 0.216          ; High Pulse Width ; cpu_clk ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[39]                                                                                      ;
; 9.698 ; 9.914        ; 0.216          ; High Pulse Width ; cpu_clk ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[52]                                                                                      ;
; 9.698 ; 9.914        ; 0.216          ; High Pulse Width ; cpu_clk ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[53]                                                                                      ;
; 9.698 ; 9.914        ; 0.216          ; High Pulse Width ; cpu_clk ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[8]                                                                                       ;
; 9.698 ; 9.914        ; 0.216          ; High Pulse Width ; cpu_clk ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[16]                                                                                   ;
; 9.698 ; 9.914        ; 0.216          ; High Pulse Width ; cpu_clk ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[17]                                                                                   ;
; 9.698 ; 9.914        ; 0.216          ; High Pulse Width ; cpu_clk ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[18]                                                                                   ;
; 9.698 ; 9.914        ; 0.216          ; High Pulse Width ; cpu_clk ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[19]                                                                                   ;
; 9.698 ; 9.914        ; 0.216          ; High Pulse Width ; cpu_clk ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[27]                                                                                   ;
; 9.698 ; 9.914        ; 0.216          ; High Pulse Width ; cpu_clk ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[28]                                                                                   ;
; 9.698 ; 9.914        ; 0.216          ; High Pulse Width ; cpu_clk ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[29]                                                                                   ;
; 9.698 ; 9.914        ; 0.216          ; High Pulse Width ; cpu_clk ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[2]                                                                                    ;
; 9.698 ; 9.914        ; 0.216          ; High Pulse Width ; cpu_clk ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[30]                                                                                   ;
; 9.698 ; 9.914        ; 0.216          ; High Pulse Width ; cpu_clk ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[31]                                                                                   ;
; 9.698 ; 9.914        ; 0.216          ; High Pulse Width ; cpu_clk ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[32]                                                                                   ;
; 9.698 ; 9.914        ; 0.216          ; High Pulse Width ; cpu_clk ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[33]                                                                                   ;
; 9.698 ; 9.914        ; 0.216          ; High Pulse Width ; cpu_clk ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[34]                                                                                   ;
; 9.698 ; 9.914        ; 0.216          ; High Pulse Width ; cpu_clk ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[35]                                                                                   ;
; 9.698 ; 9.914        ; 0.216          ; High Pulse Width ; cpu_clk ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[3]                                                                                    ;
; 9.698 ; 9.914        ; 0.216          ; High Pulse Width ; cpu_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][19] ;
; 9.698 ; 9.914        ; 0.216          ; High Pulse Width ; cpu_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][24] ;
; 9.698 ; 9.914        ; 0.216          ; High Pulse Width ; cpu_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][25] ;
; 9.698 ; 9.914        ; 0.216          ; High Pulse Width ; cpu_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][26] ;
; 9.698 ; 9.914        ; 0.216          ; High Pulse Width ; cpu_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][27] ;
; 9.698 ; 9.914        ; 0.216          ; High Pulse Width ; cpu_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][30] ;
; 9.698 ; 9.914        ; 0.216          ; High Pulse Width ; cpu_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][31] ;
; 9.698 ; 9.914        ; 0.216          ; High Pulse Width ; cpu_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][32] ;
; 9.698 ; 9.914        ; 0.216          ; High Pulse Width ; cpu_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][33] ;
; 9.698 ; 9.914        ; 0.216          ; High Pulse Width ; cpu_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][34] ;
; 9.698 ; 9.914        ; 0.216          ; High Pulse Width ; cpu_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][35] ;
; 9.698 ; 9.914        ; 0.216          ; High Pulse Width ; cpu_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][39] ;
; 9.698 ; 9.914        ; 0.216          ; High Pulse Width ; cpu_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][52] ;
; 9.698 ; 9.914        ; 0.216          ; High Pulse Width ; cpu_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][53] ;
; 9.698 ; 9.914        ; 0.216          ; High Pulse Width ; cpu_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][8]  ;
; 9.698 ; 9.914        ; 0.216          ; High Pulse Width ; cpu_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][19] ;
; 9.698 ; 9.914        ; 0.216          ; High Pulse Width ; cpu_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][24] ;
; 9.698 ; 9.914        ; 0.216          ; High Pulse Width ; cpu_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][25] ;
; 9.698 ; 9.914        ; 0.216          ; High Pulse Width ; cpu_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][26] ;
; 9.698 ; 9.914        ; 0.216          ; High Pulse Width ; cpu_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][27] ;
; 9.698 ; 9.914        ; 0.216          ; High Pulse Width ; cpu_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][30] ;
; 9.698 ; 9.914        ; 0.216          ; High Pulse Width ; cpu_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][31] ;
; 9.698 ; 9.914        ; 0.216          ; High Pulse Width ; cpu_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][32] ;
; 9.698 ; 9.914        ; 0.216          ; High Pulse Width ; cpu_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][33] ;
; 9.698 ; 9.914        ; 0.216          ; High Pulse Width ; cpu_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][34] ;
; 9.698 ; 9.914        ; 0.216          ; High Pulse Width ; cpu_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][35] ;
; 9.698 ; 9.914        ; 0.216          ; High Pulse Width ; cpu_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][39] ;
; 9.698 ; 9.914        ; 0.216          ; High Pulse Width ; cpu_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][52] ;
; 9.698 ; 9.914        ; 0.216          ; High Pulse Width ; cpu_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][53] ;
; 9.698 ; 9.914        ; 0.216          ; High Pulse Width ; cpu_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][8]  ;
; 9.698 ; 9.914        ; 0.216          ; High Pulse Width ; cpu_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][19] ;
; 9.698 ; 9.914        ; 0.216          ; High Pulse Width ; cpu_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][24] ;
; 9.698 ; 9.914        ; 0.216          ; High Pulse Width ; cpu_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][25] ;
; 9.698 ; 9.914        ; 0.216          ; High Pulse Width ; cpu_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][26] ;
; 9.698 ; 9.914        ; 0.216          ; High Pulse Width ; cpu_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][27] ;
; 9.698 ; 9.914        ; 0.216          ; High Pulse Width ; cpu_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][30] ;
; 9.698 ; 9.914        ; 0.216          ; High Pulse Width ; cpu_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][31] ;
; 9.698 ; 9.914        ; 0.216          ; High Pulse Width ; cpu_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][32] ;
; 9.698 ; 9.914        ; 0.216          ; High Pulse Width ; cpu_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][33] ;
; 9.698 ; 9.914        ; 0.216          ; High Pulse Width ; cpu_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][34] ;
; 9.698 ; 9.914        ; 0.216          ; High Pulse Width ; cpu_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][35] ;
+-------+--------------+----------------+------------------+---------+------------+-----------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clk'                                                                                                ;
+-------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                         ;
+-------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------+
; 9.772 ; 9.956        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; heart_cnt[0]                                                   ;
; 9.772 ; 9.956        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; heart_cnt[10]                                                  ;
; 9.772 ; 9.956        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; heart_cnt[11]                                                  ;
; 9.772 ; 9.956        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; heart_cnt[12]                                                  ;
; 9.772 ; 9.956        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; heart_cnt[13]                                                  ;
; 9.772 ; 9.956        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; heart_cnt[14]                                                  ;
; 9.772 ; 9.956        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; heart_cnt[1]                                                   ;
; 9.772 ; 9.956        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; heart_cnt[2]                                                   ;
; 9.772 ; 9.956        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; heart_cnt[3]                                                   ;
; 9.772 ; 9.956        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; heart_cnt[4]                                                   ;
; 9.772 ; 9.956        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; heart_cnt[5]                                                   ;
; 9.772 ; 9.956        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; heart_cnt[6]                                                   ;
; 9.772 ; 9.956        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; heart_cnt[7]                                                   ;
; 9.772 ; 9.956        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; heart_cnt[8]                                                   ;
; 9.772 ; 9.956        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; heart_cnt[9]                                                   ;
; 9.772 ; 9.956        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; reset_module:rst_mod|reset_init[0]                             ;
; 9.772 ; 9.956        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; reset_module:rst_mod|reset_init[1]                             ;
; 9.772 ; 9.956        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; reset_module:rst_mod|reset_init[2]                             ;
; 9.772 ; 9.956        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; reset_module:rst_mod|reset_init[3]                             ;
; 9.772 ; 9.956        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; reset_module:rst_mod|reset_init[4]                             ;
; 9.772 ; 9.956        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; reset_module:rst_mod|reset_init[5]                             ;
; 9.772 ; 9.956        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; reset_module:rst_mod|rst_n                                     ;
; 9.773 ; 9.957        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; heart_cnt[15]                                                  ;
; 9.773 ; 9.957        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; heart_cnt[16]                                                  ;
; 9.773 ; 9.957        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; heart_cnt[17]                                                  ;
; 9.773 ; 9.957        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; heart_cnt[18]                                                  ;
; 9.773 ; 9.957        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; heart_cnt[19]                                                  ;
; 9.773 ; 9.957        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; heart_cnt[20]                                                  ;
; 9.773 ; 9.957        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; heart_cnt[21]                                                  ;
; 9.773 ; 9.957        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; heart_cnt[22]                                                  ;
; 9.773 ; 9.957        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; heart_cnt[23]                                                  ;
; 9.773 ; 9.957        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; heart_cnt[24]                                                  ;
; 9.773 ; 9.957        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; heart_cnt[25]                                                  ;
; 9.773 ; 9.957        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; heart_cnt[26]                                                  ;
; 9.773 ; 9.957        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; heart_cnt[27]                                                  ;
; 9.773 ; 9.957        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; heart_cnt[28]                                                  ;
; 9.773 ; 9.957        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; heart_cnt[29]                                                  ;
; 9.824 ; 10.040       ; 0.216          ; High Pulse Width ; clk   ; Rise       ; heart_cnt[15]                                                  ;
; 9.824 ; 10.040       ; 0.216          ; High Pulse Width ; clk   ; Rise       ; heart_cnt[16]                                                  ;
; 9.824 ; 10.040       ; 0.216          ; High Pulse Width ; clk   ; Rise       ; heart_cnt[17]                                                  ;
; 9.824 ; 10.040       ; 0.216          ; High Pulse Width ; clk   ; Rise       ; heart_cnt[18]                                                  ;
; 9.824 ; 10.040       ; 0.216          ; High Pulse Width ; clk   ; Rise       ; heart_cnt[19]                                                  ;
; 9.824 ; 10.040       ; 0.216          ; High Pulse Width ; clk   ; Rise       ; heart_cnt[20]                                                  ;
; 9.824 ; 10.040       ; 0.216          ; High Pulse Width ; clk   ; Rise       ; heart_cnt[21]                                                  ;
; 9.824 ; 10.040       ; 0.216          ; High Pulse Width ; clk   ; Rise       ; heart_cnt[22]                                                  ;
; 9.824 ; 10.040       ; 0.216          ; High Pulse Width ; clk   ; Rise       ; heart_cnt[23]                                                  ;
; 9.824 ; 10.040       ; 0.216          ; High Pulse Width ; clk   ; Rise       ; heart_cnt[24]                                                  ;
; 9.824 ; 10.040       ; 0.216          ; High Pulse Width ; clk   ; Rise       ; heart_cnt[25]                                                  ;
; 9.824 ; 10.040       ; 0.216          ; High Pulse Width ; clk   ; Rise       ; heart_cnt[26]                                                  ;
; 9.824 ; 10.040       ; 0.216          ; High Pulse Width ; clk   ; Rise       ; heart_cnt[27]                                                  ;
; 9.824 ; 10.040       ; 0.216          ; High Pulse Width ; clk   ; Rise       ; heart_cnt[28]                                                  ;
; 9.824 ; 10.040       ; 0.216          ; High Pulse Width ; clk   ; Rise       ; heart_cnt[29]                                                  ;
; 9.825 ; 10.041       ; 0.216          ; High Pulse Width ; clk   ; Rise       ; heart_cnt[0]                                                   ;
; 9.825 ; 10.041       ; 0.216          ; High Pulse Width ; clk   ; Rise       ; heart_cnt[10]                                                  ;
; 9.825 ; 10.041       ; 0.216          ; High Pulse Width ; clk   ; Rise       ; heart_cnt[11]                                                  ;
; 9.825 ; 10.041       ; 0.216          ; High Pulse Width ; clk   ; Rise       ; heart_cnt[12]                                                  ;
; 9.825 ; 10.041       ; 0.216          ; High Pulse Width ; clk   ; Rise       ; heart_cnt[13]                                                  ;
; 9.825 ; 10.041       ; 0.216          ; High Pulse Width ; clk   ; Rise       ; heart_cnt[14]                                                  ;
; 9.825 ; 10.041       ; 0.216          ; High Pulse Width ; clk   ; Rise       ; heart_cnt[1]                                                   ;
; 9.825 ; 10.041       ; 0.216          ; High Pulse Width ; clk   ; Rise       ; heart_cnt[2]                                                   ;
; 9.825 ; 10.041       ; 0.216          ; High Pulse Width ; clk   ; Rise       ; heart_cnt[3]                                                   ;
; 9.825 ; 10.041       ; 0.216          ; High Pulse Width ; clk   ; Rise       ; heart_cnt[4]                                                   ;
; 9.825 ; 10.041       ; 0.216          ; High Pulse Width ; clk   ; Rise       ; heart_cnt[5]                                                   ;
; 9.825 ; 10.041       ; 0.216          ; High Pulse Width ; clk   ; Rise       ; heart_cnt[6]                                                   ;
; 9.825 ; 10.041       ; 0.216          ; High Pulse Width ; clk   ; Rise       ; heart_cnt[7]                                                   ;
; 9.825 ; 10.041       ; 0.216          ; High Pulse Width ; clk   ; Rise       ; heart_cnt[8]                                                   ;
; 9.825 ; 10.041       ; 0.216          ; High Pulse Width ; clk   ; Rise       ; heart_cnt[9]                                                   ;
; 9.825 ; 10.041       ; 0.216          ; High Pulse Width ; clk   ; Rise       ; reset_module:rst_mod|reset_init[0]                             ;
; 9.825 ; 10.041       ; 0.216          ; High Pulse Width ; clk   ; Rise       ; reset_module:rst_mod|reset_init[1]                             ;
; 9.825 ; 10.041       ; 0.216          ; High Pulse Width ; clk   ; Rise       ; reset_module:rst_mod|reset_init[2]                             ;
; 9.825 ; 10.041       ; 0.216          ; High Pulse Width ; clk   ; Rise       ; reset_module:rst_mod|reset_init[3]                             ;
; 9.825 ; 10.041       ; 0.216          ; High Pulse Width ; clk   ; Rise       ; reset_module:rst_mod|reset_init[4]                             ;
; 9.825 ; 10.041       ; 0.216          ; High Pulse Width ; clk   ; Rise       ; reset_module:rst_mod|reset_init[5]                             ;
; 9.825 ; 10.041       ; 0.216          ; High Pulse Width ; clk   ; Rise       ; reset_module:rst_mod|rst_n                                     ;
; 9.846 ; 9.846        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.846 ; 9.846        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[3]           ;
; 9.846 ; 9.846        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.904 ; 9.904        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; CLK~input|o                                                    ;
; 9.905 ; 9.905        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; heart_cnt[0]|clk                                               ;
; 9.905 ; 9.905        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; heart_cnt[10]|clk                                              ;
; 9.905 ; 9.905        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; heart_cnt[11]|clk                                              ;
; 9.905 ; 9.905        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; heart_cnt[12]|clk                                              ;
; 9.905 ; 9.905        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; heart_cnt[13]|clk                                              ;
; 9.905 ; 9.905        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; heart_cnt[14]|clk                                              ;
; 9.905 ; 9.905        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; heart_cnt[1]|clk                                               ;
; 9.905 ; 9.905        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; heart_cnt[2]|clk                                               ;
; 9.905 ; 9.905        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; heart_cnt[3]|clk                                               ;
; 9.905 ; 9.905        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; heart_cnt[4]|clk                                               ;
; 9.905 ; 9.905        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; heart_cnt[5]|clk                                               ;
; 9.905 ; 9.905        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; heart_cnt[6]|clk                                               ;
; 9.905 ; 9.905        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; heart_cnt[7]|clk                                               ;
; 9.905 ; 9.905        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; heart_cnt[8]|clk                                               ;
; 9.905 ; 9.905        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; heart_cnt[9]|clk                                               ;
; 9.905 ; 9.905        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; rst_mod|reset_init[0]|clk                                      ;
; 9.905 ; 9.905        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; rst_mod|reset_init[1]|clk                                      ;
; 9.905 ; 9.905        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; rst_mod|reset_init[2]|clk                                      ;
; 9.905 ; 9.905        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; rst_mod|reset_init[3]|clk                                      ;
; 9.905 ; 9.905        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; rst_mod|reset_init[4]|clk                                      ;
; 9.905 ; 9.905        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; rst_mod|reset_init[5]|clk                                      ;
; 9.905 ; 9.905        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; rst_mod|rst_n|clk                                              ;
+-------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                    ;
+--------+--------------+----------------+------------------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                                                                                                                              ;
+--------+--------------+----------------+------------------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.262 ; 49.492       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sr14:auto_generated|ram_block1a45~portb_address_reg0                                                         ;
; 49.264 ; 49.494       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sr14:auto_generated|ram_block1a18~portb_address_reg0                                                         ;
; 49.264 ; 49.494       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sr14:auto_generated|ram_block1a27~portb_address_reg0                                                         ;
; 49.264 ; 49.494       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sr14:auto_generated|ram_block1a54~portb_address_reg0                                                         ;
; 49.264 ; 49.494       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sr14:auto_generated|ram_block1a63~portb_address_reg0                                                         ;
; 49.266 ; 49.496       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sr14:auto_generated|ram_block1a0~portb_address_reg0                                                          ;
; 49.266 ; 49.496       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sr14:auto_generated|ram_block1a36~portb_address_reg0                                                         ;
; 49.266 ; 49.496       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sr14:auto_generated|ram_block1a9~portb_address_reg0                                                          ;
; 49.357 ; 49.573       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                   ;
; 49.399 ; 49.583       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[0]                                                                                                    ;
; 49.399 ; 49.583       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[1]                                                                                                    ;
; 49.399 ; 49.583       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[2]                                                                                                    ;
; 49.399 ; 49.583       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[3]                                                                                                    ;
; 49.399 ; 49.583       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[4]                                                                                                    ;
; 49.399 ; 49.583       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[5]                                                                                                    ;
; 49.399 ; 49.583       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[145] ;
; 49.399 ; 49.583       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[146] ;
; 49.399 ; 49.583       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[147] ;
; 49.399 ; 49.583       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[148] ;
; 49.399 ; 49.583       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[149] ;
; 49.399 ; 49.583       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[150] ;
; 49.399 ; 49.583       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[151] ;
; 49.399 ; 49.583       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                             ;
; 49.399 ; 49.583       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]                                             ;
; 49.399 ; 49.583       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2]                                             ;
; 49.399 ; 49.583       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3]                                             ;
; 49.399 ; 49.583       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[4]                                             ;
; 49.399 ; 49.583       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5]                                             ;
; 49.399 ; 49.583       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                                                                        ;
; 49.399 ; 49.583       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[1]                                                                                                                                        ;
; 49.399 ; 49.583       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[2]                                                                                                                                        ;
; 49.399 ; 49.583       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[3]                                                                                                                                        ;
; 49.399 ; 49.583       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                   ;
; 49.399 ; 49.583       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                   ;
; 49.399 ; 49.583       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                   ;
; 49.399 ; 49.583       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                   ;
; 49.400 ; 49.584       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[6]                                                                                                                  ;
; 49.400 ; 49.584       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[120] ;
; 49.400 ; 49.584       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[121] ;
; 49.400 ; 49.584       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[122] ;
; 49.400 ; 49.584       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[123] ;
; 49.400 ; 49.584       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[124] ;
; 49.400 ; 49.584       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[125] ;
; 49.400 ; 49.584       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[126] ;
; 49.400 ; 49.584       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[127] ;
; 49.400 ; 49.584       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[128] ;
; 49.400 ; 49.584       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[129] ;
; 49.400 ; 49.584       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[130] ;
; 49.400 ; 49.584       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[131] ;
; 49.400 ; 49.584       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[144] ;
; 49.400 ; 49.584       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[152] ;
; 49.400 ; 49.584       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[153] ;
; 49.400 ; 49.584       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[154] ;
; 49.400 ; 49.584       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[155] ;
; 49.400 ; 49.584       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[156] ;
; 49.400 ; 49.584       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[157] ;
; 49.400 ; 49.584       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[158] ;
; 49.400 ; 49.584       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[180] ;
; 49.400 ; 49.584       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[181] ;
; 49.400 ; 49.584       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[182] ;
; 49.400 ; 49.584       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[183] ;
; 49.400 ; 49.584       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[184] ;
; 49.400 ; 49.584       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[185] ;
; 49.400 ; 49.584       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[186] ;
; 49.400 ; 49.584       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[187] ;
; 49.400 ; 49.584       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[188] ;
; 49.400 ; 49.584       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[189] ;
; 49.400 ; 49.584       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[190] ;
; 49.400 ; 49.584       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[191] ;
; 49.400 ; 49.584       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[23]  ;
; 49.401 ; 49.585       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[0]   ;
; 49.401 ; 49.585       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[14]  ;
; 49.401 ; 49.585       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[15]  ;
; 49.401 ; 49.585       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[16]  ;
; 49.401 ; 49.585       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[17]  ;
; 49.401 ; 49.585       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[18]  ;
; 49.401 ; 49.585       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[192] ;
; 49.401 ; 49.585       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[193] ;
; 49.401 ; 49.585       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[194] ;
; 49.401 ; 49.585       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[195] ;
; 49.401 ; 49.585       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[196] ;
; 49.401 ; 49.585       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[197] ;
; 49.401 ; 49.585       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[198] ;
; 49.401 ; 49.585       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[199] ;
; 49.401 ; 49.585       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[19]  ;
; 49.401 ; 49.585       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1]   ;
; 49.401 ; 49.585       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[200] ;
; 49.401 ; 49.585       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[201] ;
; 49.401 ; 49.585       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[202] ;
; 49.401 ; 49.585       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[203] ;
; 49.401 ; 49.585       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[204] ;
; 49.401 ; 49.585       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[205] ;
; 49.401 ; 49.585       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[206] ;
; 49.401 ; 49.585       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[207] ;
; 49.401 ; 49.585       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[208] ;
; 49.401 ; 49.585       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[209] ;
; 49.401 ; 49.585       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[20]  ;
; 49.401 ; 49.585       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[210] ;
; 49.401 ; 49.585       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[211] ;
; 49.401 ; 49.585       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[212] ;
+--------+--------------+----------------+------------------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Setup Times                                                                                  ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 4.922 ; 5.697 ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; 7.101 ; 7.748 ; Rise       ; altera_reserved_tck ;
; SWITCH              ; clk                 ; 4.261 ; 4.404 ; Rise       ; spi_clk             ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Hold Times                                                                                     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 1.092  ; 0.859  ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; -2.187 ; -2.683 ; Rise       ; altera_reserved_tck ;
; SWITCH              ; clk                 ; -3.505 ; -3.642 ; Rise       ; spi_clk             ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                            ;
+-------------------------------------------------------+---------------------+--------+--------+------------+---------------------+
; Data Port                                             ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+-------------------------------------------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdo                                   ; altera_reserved_tck ; 13.503 ; 14.668 ; Fall       ; altera_reserved_tck ;
; IO_PRINT[*]                                           ; clk                 ; 6.886  ; 7.023  ; Rise       ; cpu_clk             ;
;  IO_PRINT[0]                                          ; clk                 ; 5.012  ; 4.716  ; Rise       ; cpu_clk             ;
;  IO_PRINT[1]                                          ; clk                 ; 4.527  ; 4.387  ; Rise       ; cpu_clk             ;
;  IO_PRINT[2]                                          ; clk                 ; 4.865  ; 4.685  ; Rise       ; cpu_clk             ;
;  IO_PRINT[3]                                          ; clk                 ; 5.024  ; 4.727  ; Rise       ; cpu_clk             ;
;  IO_PRINT[4]                                          ; clk                 ; 4.641  ; 4.394  ; Rise       ; cpu_clk             ;
;  IO_PRINT[5]                                          ; clk                 ; 4.962  ; 4.664  ; Rise       ; cpu_clk             ;
;  IO_PRINT[6]                                          ; clk                 ; 5.097  ; 4.806  ; Rise       ; cpu_clk             ;
;  IO_PRINT[7]                                          ; clk                 ; 4.357  ; 4.190  ; Rise       ; cpu_clk             ;
;  IO_PRINT[8]                                          ; clk                 ; 4.644  ; 4.400  ; Rise       ; cpu_clk             ;
;  IO_PRINT[9]                                          ; clk                 ; 5.333  ; 5.103  ; Rise       ; cpu_clk             ;
;  IO_PRINT[10]                                         ; clk                 ; 4.650  ; 4.411  ; Rise       ; cpu_clk             ;
;  IO_PRINT[11]                                         ; clk                 ; 4.496  ; 4.345  ; Rise       ; cpu_clk             ;
;  IO_PRINT[12]                                         ; clk                 ; 4.403  ; 4.222  ; Rise       ; cpu_clk             ;
;  IO_PRINT[13]                                         ; clk                 ; 6.886  ; 7.023  ; Rise       ; cpu_clk             ;
;  IO_PRINT[14]                                         ; clk                 ; 5.149  ; 4.860  ; Rise       ; cpu_clk             ;
;  IO_PRINT[15]                                         ; clk                 ; 4.391  ; 4.235  ; Rise       ; cpu_clk             ;
;  IO_PRINT[16]                                         ; clk                 ; 4.401  ; 4.234  ; Rise       ; cpu_clk             ;
;  IO_PRINT[17]                                         ; clk                 ; 4.414  ; 4.233  ; Rise       ; cpu_clk             ;
;  IO_PRINT[18]                                         ; clk                 ; 4.343  ; 4.177  ; Rise       ; cpu_clk             ;
;  IO_PRINT[19]                                         ; clk                 ; 4.611  ; 4.379  ; Rise       ; cpu_clk             ;
;  IO_PRINT[20]                                         ; clk                 ; 4.675  ; 4.435  ; Rise       ; cpu_clk             ;
;  IO_PRINT[21]                                         ; clk                 ; 4.444  ; 4.270  ; Rise       ; cpu_clk             ;
;  IO_PRINT[22]                                         ; clk                 ; 4.342  ; 4.178  ; Rise       ; cpu_clk             ;
;  IO_PRINT[23]                                         ; clk                 ; 4.911  ; 4.599  ; Rise       ; cpu_clk             ;
;  IO_PRINT[24]                                         ; clk                 ; 4.838  ; 4.572  ; Rise       ; cpu_clk             ;
;  IO_PRINT[25]                                         ; clk                 ; 5.014  ; 4.707  ; Rise       ; cpu_clk             ;
;  IO_PRINT[26]                                         ; clk                 ; 4.423  ; 4.250  ; Rise       ; cpu_clk             ;
;  IO_PRINT[27]                                         ; clk                 ; 4.397  ; 4.237  ; Rise       ; cpu_clk             ;
;  IO_PRINT[28]                                         ; clk                 ; 4.416  ; 4.258  ; Rise       ; cpu_clk             ;
;  IO_PRINT[29]                                         ; clk                 ; 4.925  ; 4.631  ; Rise       ; cpu_clk             ;
;  IO_PRINT[30]                                         ; clk                 ; 5.302  ; 5.059  ; Rise       ; cpu_clk             ;
; alta_mcu_m3:mcu_inst|HRDATA_EXT[0]~QIC_DANGLING_PORT  ; clk                 ; 2.513  ; 2.359  ; Rise       ; cpu_clk             ;
; alta_mcu_m3:mcu_inst|HRDATA_EXT[1]~QIC_DANGLING_PORT  ; clk                 ; 2.707  ; 2.574  ; Rise       ; cpu_clk             ;
; alta_mcu_m3:mcu_inst|HRDATA_EXT[2]~QIC_DANGLING_PORT  ; clk                 ; 2.491  ; 2.334  ; Rise       ; cpu_clk             ;
; alta_mcu_m3:mcu_inst|HRDATA_EXT[3]~QIC_DANGLING_PORT  ; clk                 ; 2.802  ; 2.676  ; Rise       ; cpu_clk             ;
; alta_mcu_m3:mcu_inst|HRDATA_EXT[4]~QIC_DANGLING_PORT  ; clk                 ; 2.210  ; 2.110  ; Rise       ; cpu_clk             ;
; alta_mcu_m3:mcu_inst|HRDATA_EXT[5]~QIC_DANGLING_PORT  ; clk                 ; 2.240  ; 2.141  ; Rise       ; cpu_clk             ;
; alta_mcu_m3:mcu_inst|HRDATA_EXT[6]~QIC_DANGLING_PORT  ; clk                 ; 2.172  ; 2.093  ; Rise       ; cpu_clk             ;
; alta_mcu_m3:mcu_inst|HRDATA_EXT[7]~QIC_DANGLING_PORT  ; clk                 ; 2.202  ; 2.105  ; Rise       ; cpu_clk             ;
; alta_mcu_m3:mcu_inst|HRDATA_EXT[8]~QIC_DANGLING_PORT  ; clk                 ; 2.692  ; 2.560  ; Rise       ; cpu_clk             ;
; alta_mcu_m3:mcu_inst|HRDATA_EXT[9]~QIC_DANGLING_PORT  ; clk                 ; 2.838  ; 2.632  ; Rise       ; cpu_clk             ;
; alta_mcu_m3:mcu_inst|HRDATA_EXT[10]~QIC_DANGLING_PORT ; clk                 ; 3.320  ; 3.075  ; Rise       ; cpu_clk             ;
; alta_mcu_m3:mcu_inst|HRDATA_EXT[11]~QIC_DANGLING_PORT ; clk                 ; 2.880  ; 2.683  ; Rise       ; cpu_clk             ;
; alta_mcu_m3:mcu_inst|HRDATA_EXT[12]~QIC_DANGLING_PORT ; clk                 ; 2.691  ; 2.557  ; Rise       ; cpu_clk             ;
; alta_mcu_m3:mcu_inst|HRDATA_EXT[13]~QIC_DANGLING_PORT ; clk                 ; 2.782  ; 2.582  ; Rise       ; cpu_clk             ;
; alta_mcu_m3:mcu_inst|HRDATA_EXT[14]~QIC_DANGLING_PORT ; clk                 ; 2.712  ; 2.580  ; Rise       ; cpu_clk             ;
; alta_mcu_m3:mcu_inst|HRDATA_EXT[15]~QIC_DANGLING_PORT ; clk                 ; 2.687  ; 2.573  ; Rise       ; cpu_clk             ;
; alta_mcu_m3:mcu_inst|HRDATA_EXT[16]~QIC_DANGLING_PORT ; clk                 ; 3.402  ; 3.052  ; Rise       ; cpu_clk             ;
; alta_mcu_m3:mcu_inst|HRDATA_EXT[17]~QIC_DANGLING_PORT ; clk                 ; 3.308  ; 2.991  ; Rise       ; cpu_clk             ;
; alta_mcu_m3:mcu_inst|HRDATA_EXT[18]~QIC_DANGLING_PORT ; clk                 ; 3.275  ; 2.958  ; Rise       ; cpu_clk             ;
; alta_mcu_m3:mcu_inst|HRDATA_EXT[19]~QIC_DANGLING_PORT ; clk                 ; 3.394  ; 3.053  ; Rise       ; cpu_clk             ;
; alta_mcu_m3:mcu_inst|HRDATA_EXT[20]~QIC_DANGLING_PORT ; clk                 ; 2.424  ; 2.245  ; Rise       ; cpu_clk             ;
; alta_mcu_m3:mcu_inst|HRDATA_EXT[21]~QIC_DANGLING_PORT ; clk                 ; 2.416  ; 2.232  ; Rise       ; cpu_clk             ;
; alta_mcu_m3:mcu_inst|HRDATA_EXT[22]~QIC_DANGLING_PORT ; clk                 ; 2.340  ; 2.180  ; Rise       ; cpu_clk             ;
; alta_mcu_m3:mcu_inst|HRDATA_EXT[23]~QIC_DANGLING_PORT ; clk                 ; 2.420  ; 2.238  ; Rise       ; cpu_clk             ;
; alta_mcu_m3:mcu_inst|HRDATA_EXT[24]~QIC_DANGLING_PORT ; clk                 ; 2.339  ; 2.183  ; Rise       ; cpu_clk             ;
; alta_mcu_m3:mcu_inst|HRDATA_EXT[25]~QIC_DANGLING_PORT ; clk                 ; 2.376  ; 2.210  ; Rise       ; cpu_clk             ;
; alta_mcu_m3:mcu_inst|HRDATA_EXT[26]~QIC_DANGLING_PORT ; clk                 ; 2.391  ; 2.214  ; Rise       ; cpu_clk             ;
; alta_mcu_m3:mcu_inst|HRDATA_EXT[27]~QIC_DANGLING_PORT ; clk                 ; 2.353  ; 2.188  ; Rise       ; cpu_clk             ;
; alta_mcu_m3:mcu_inst|HRDATA_EXT[28]~QIC_DANGLING_PORT ; clk                 ; 2.358  ; 2.183  ; Rise       ; cpu_clk             ;
; alta_mcu_m3:mcu_inst|HRDATA_EXT[29]~QIC_DANGLING_PORT ; clk                 ; 2.342  ; 2.179  ; Rise       ; cpu_clk             ;
; alta_mcu_m3:mcu_inst|HRDATA_EXT[30]~QIC_DANGLING_PORT ; clk                 ; 2.352  ; 2.187  ; Rise       ; cpu_clk             ;
; alta_mcu_m3:mcu_inst|HRDATA_EXT[31]~QIC_DANGLING_PORT ; clk                 ; 2.345  ; 2.185  ; Rise       ; cpu_clk             ;
+-------------------------------------------------------+---------------------+--------+--------+------------+---------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                    ;
+-------------------------------------------------------+---------------------+--------+--------+------------+---------------------+
; Data Port                                             ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+-------------------------------------------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdo                                   ; altera_reserved_tck ; 11.149 ; 12.303 ; Fall       ; altera_reserved_tck ;
; IO_PRINT[*]                                           ; clk                 ; 3.766  ; 3.604  ; Rise       ; cpu_clk             ;
;  IO_PRINT[0]                                          ; clk                 ; 4.409  ; 4.122  ; Rise       ; cpu_clk             ;
;  IO_PRINT[1]                                          ; clk                 ; 3.945  ; 3.808  ; Rise       ; cpu_clk             ;
;  IO_PRINT[2]                                          ; clk                 ; 4.268  ; 4.092  ; Rise       ; cpu_clk             ;
;  IO_PRINT[3]                                          ; clk                 ; 4.422  ; 4.134  ; Rise       ; cpu_clk             ;
;  IO_PRINT[4]                                          ; clk                 ; 4.052  ; 3.812  ; Rise       ; cpu_clk             ;
;  IO_PRINT[5]                                          ; clk                 ; 4.362  ; 4.073  ; Rise       ; cpu_clk             ;
;  IO_PRINT[6]                                          ; clk                 ; 4.492  ; 4.210  ; Rise       ; cpu_clk             ;
;  IO_PRINT[7]                                          ; clk                 ; 3.780  ; 3.617  ; Rise       ; cpu_clk             ;
;  IO_PRINT[8]                                          ; clk                 ; 4.057  ; 3.819  ; Rise       ; cpu_clk             ;
;  IO_PRINT[9]                                          ; clk                 ; 4.730  ; 4.508  ; Rise       ; cpu_clk             ;
;  IO_PRINT[10]                                         ; clk                 ; 4.063  ; 3.831  ; Rise       ; cpu_clk             ;
;  IO_PRINT[11]                                         ; clk                 ; 3.915  ; 3.767  ; Rise       ; cpu_clk             ;
;  IO_PRINT[12]                                         ; clk                 ; 3.826  ; 3.649  ; Rise       ; cpu_clk             ;
;  IO_PRINT[13]                                         ; clk                 ; 6.306  ; 6.447  ; Rise       ; cpu_clk             ;
;  IO_PRINT[14]                                         ; clk                 ; 4.545  ; 4.265  ; Rise       ; cpu_clk             ;
;  IO_PRINT[15]                                         ; clk                 ; 3.813  ; 3.661  ; Rise       ; cpu_clk             ;
;  IO_PRINT[16]                                         ; clk                 ; 3.823  ; 3.659  ; Rise       ; cpu_clk             ;
;  IO_PRINT[17]                                         ; clk                 ; 3.835  ; 3.659  ; Rise       ; cpu_clk             ;
;  IO_PRINT[18]                                         ; clk                 ; 3.767  ; 3.604  ; Rise       ; cpu_clk             ;
;  IO_PRINT[19]                                         ; clk                 ; 4.024  ; 3.798  ; Rise       ; cpu_clk             ;
;  IO_PRINT[20]                                         ; clk                 ; 4.086  ; 3.853  ; Rise       ; cpu_clk             ;
;  IO_PRINT[21]                                         ; clk                 ; 3.867  ; 3.697  ; Rise       ; cpu_clk             ;
;  IO_PRINT[22]                                         ; clk                 ; 3.766  ; 3.606  ; Rise       ; cpu_clk             ;
;  IO_PRINT[23]                                         ; clk                 ; 4.314  ; 4.012  ; Rise       ; cpu_clk             ;
;  IO_PRINT[24]                                         ; clk                 ; 4.246  ; 3.989  ; Rise       ; cpu_clk             ;
;  IO_PRINT[25]                                         ; clk                 ; 4.412  ; 4.114  ; Rise       ; cpu_clk             ;
;  IO_PRINT[26]                                         ; clk                 ; 3.845  ; 3.675  ; Rise       ; cpu_clk             ;
;  IO_PRINT[27]                                         ; clk                 ; 3.821  ; 3.665  ; Rise       ; cpu_clk             ;
;  IO_PRINT[28]                                         ; clk                 ; 3.837  ; 3.682  ; Rise       ; cpu_clk             ;
;  IO_PRINT[29]                                         ; clk                 ; 4.327  ; 4.041  ; Rise       ; cpu_clk             ;
;  IO_PRINT[30]                                         ; clk                 ; 4.698  ; 4.464  ; Rise       ; cpu_clk             ;
; alta_mcu_m3:mcu_inst|HRDATA_EXT[0]~QIC_DANGLING_PORT  ; clk                 ; 2.027  ; 1.880  ; Rise       ; cpu_clk             ;
; alta_mcu_m3:mcu_inst|HRDATA_EXT[1]~QIC_DANGLING_PORT  ; clk                 ; 2.214  ; 2.086  ; Rise       ; cpu_clk             ;
; alta_mcu_m3:mcu_inst|HRDATA_EXT[2]~QIC_DANGLING_PORT  ; clk                 ; 2.006  ; 1.856  ; Rise       ; cpu_clk             ;
; alta_mcu_m3:mcu_inst|HRDATA_EXT[3]~QIC_DANGLING_PORT  ; clk                 ; 2.305  ; 2.185  ; Rise       ; cpu_clk             ;
; alta_mcu_m3:mcu_inst|HRDATA_EXT[4]~QIC_DANGLING_PORT  ; clk                 ; 1.736  ; 1.640  ; Rise       ; cpu_clk             ;
; alta_mcu_m3:mcu_inst|HRDATA_EXT[5]~QIC_DANGLING_PORT  ; clk                 ; 1.765  ; 1.670  ; Rise       ; cpu_clk             ;
; alta_mcu_m3:mcu_inst|HRDATA_EXT[6]~QIC_DANGLING_PORT  ; clk                 ; 1.700  ; 1.624  ; Rise       ; cpu_clk             ;
; alta_mcu_m3:mcu_inst|HRDATA_EXT[7]~QIC_DANGLING_PORT  ; clk                 ; 1.729  ; 1.636  ; Rise       ; cpu_clk             ;
; alta_mcu_m3:mcu_inst|HRDATA_EXT[8]~QIC_DANGLING_PORT  ; clk                 ; 2.200  ; 2.074  ; Rise       ; cpu_clk             ;
; alta_mcu_m3:mcu_inst|HRDATA_EXT[9]~QIC_DANGLING_PORT  ; clk                 ; 2.341  ; 2.142  ; Rise       ; cpu_clk             ;
; alta_mcu_m3:mcu_inst|HRDATA_EXT[10]~QIC_DANGLING_PORT ; clk                 ; 2.803  ; 2.568  ; Rise       ; cpu_clk             ;
; alta_mcu_m3:mcu_inst|HRDATA_EXT[11]~QIC_DANGLING_PORT ; clk                 ; 2.381  ; 2.192  ; Rise       ; cpu_clk             ;
; alta_mcu_m3:mcu_inst|HRDATA_EXT[12]~QIC_DANGLING_PORT ; clk                 ; 2.199  ; 2.070  ; Rise       ; cpu_clk             ;
; alta_mcu_m3:mcu_inst|HRDATA_EXT[13]~QIC_DANGLING_PORT ; clk                 ; 2.286  ; 2.094  ; Rise       ; cpu_clk             ;
; alta_mcu_m3:mcu_inst|HRDATA_EXT[14]~QIC_DANGLING_PORT ; clk                 ; 2.220  ; 2.093  ; Rise       ; cpu_clk             ;
; alta_mcu_m3:mcu_inst|HRDATA_EXT[15]~QIC_DANGLING_PORT ; clk                 ; 2.196  ; 2.086  ; Rise       ; cpu_clk             ;
; alta_mcu_m3:mcu_inst|HRDATA_EXT[16]~QIC_DANGLING_PORT ; clk                 ; 2.882  ; 2.545  ; Rise       ; cpu_clk             ;
; alta_mcu_m3:mcu_inst|HRDATA_EXT[17]~QIC_DANGLING_PORT ; clk                 ; 2.791  ; 2.487  ; Rise       ; cpu_clk             ;
; alta_mcu_m3:mcu_inst|HRDATA_EXT[18]~QIC_DANGLING_PORT ; clk                 ; 2.760  ; 2.456  ; Rise       ; cpu_clk             ;
; alta_mcu_m3:mcu_inst|HRDATA_EXT[19]~QIC_DANGLING_PORT ; clk                 ; 2.874  ; 2.546  ; Rise       ; cpu_clk             ;
; alta_mcu_m3:mcu_inst|HRDATA_EXT[20]~QIC_DANGLING_PORT ; clk                 ; 1.942  ; 1.770  ; Rise       ; cpu_clk             ;
; alta_mcu_m3:mcu_inst|HRDATA_EXT[21]~QIC_DANGLING_PORT ; clk                 ; 1.934  ; 1.758  ; Rise       ; cpu_clk             ;
; alta_mcu_m3:mcu_inst|HRDATA_EXT[22]~QIC_DANGLING_PORT ; clk                 ; 1.862  ; 1.708  ; Rise       ; cpu_clk             ;
; alta_mcu_m3:mcu_inst|HRDATA_EXT[23]~QIC_DANGLING_PORT ; clk                 ; 1.938  ; 1.764  ; Rise       ; cpu_clk             ;
; alta_mcu_m3:mcu_inst|HRDATA_EXT[24]~QIC_DANGLING_PORT ; clk                 ; 1.860  ; 1.711  ; Rise       ; cpu_clk             ;
; alta_mcu_m3:mcu_inst|HRDATA_EXT[25]~QIC_DANGLING_PORT ; clk                 ; 1.896  ; 1.736  ; Rise       ; cpu_clk             ;
; alta_mcu_m3:mcu_inst|HRDATA_EXT[26]~QIC_DANGLING_PORT ; clk                 ; 1.910  ; 1.740  ; Rise       ; cpu_clk             ;
; alta_mcu_m3:mcu_inst|HRDATA_EXT[27]~QIC_DANGLING_PORT ; clk                 ; 1.874  ; 1.716  ; Rise       ; cpu_clk             ;
; alta_mcu_m3:mcu_inst|HRDATA_EXT[28]~QIC_DANGLING_PORT ; clk                 ; 1.880  ; 1.712  ; Rise       ; cpu_clk             ;
; alta_mcu_m3:mcu_inst|HRDATA_EXT[29]~QIC_DANGLING_PORT ; clk                 ; 1.864  ; 1.708  ; Rise       ; cpu_clk             ;
; alta_mcu_m3:mcu_inst|HRDATA_EXT[30]~QIC_DANGLING_PORT ; clk                 ; 1.874  ; 1.715  ; Rise       ; cpu_clk             ;
; alta_mcu_m3:mcu_inst|HRDATA_EXT[31]~QIC_DANGLING_PORT ; clk                 ; 1.867  ; 1.714  ; Rise       ; cpu_clk             ;
+-------------------------------------------------------+---------------------+--------+--------+------------+---------------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+----------------------------------------------+
; Fast 1200mV 0C Model Setup Summary           ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; spi_clk             ; 6.321  ; 0.000         ;
; cpu_clk             ; 16.637 ; 0.000         ;
; clk                 ; 18.093 ; 0.000         ;
; altera_reserved_tck ; 46.559 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Fast 1200mV 0C Model Hold Summary           ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; cpu_clk             ; 0.113 ; 0.000         ;
; spi_clk             ; 0.151 ; 0.000         ;
; altera_reserved_tck ; 0.187 ; 0.000         ;
; clk                 ; 0.187 ; 0.000         ;
+---------------------+-------+---------------+


+----------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary        ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; cpu_clk             ; 16.462 ; 0.000         ;
; spi_clk             ; 16.527 ; 0.000         ;
; clk                 ; 17.936 ; 0.000         ;
; altera_reserved_tck ; 49.216 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Fast 1200mV 0C Model Removal Summary        ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 0.577 ; 0.000         ;
; clk                 ; 1.668 ; 0.000         ;
; cpu_clk             ; 2.866 ; 0.000         ;
; spi_clk             ; 2.874 ; 0.000         ;
+---------------------+-------+---------------+


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+---------------------+--------+-------------------+
; Clock               ; Slack  ; End Point TNS     ;
+---------------------+--------+-------------------+
; spi_clk             ; -5.000 ; -5.201            ;
; clk                 ; 9.273  ; 0.000             ;
; cpu_clk             ; 9.744  ; 0.000             ;
; altera_reserved_tck ; 49.293 ; 0.000             ;
+---------------------+--------+-------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'spi_clk'                                                                                                                                                                                                                                                                                                                             ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                   ; To Node                                                                                                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 6.321  ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe9a[6]                                                    ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|wire_sd4_regout       ; spi_clk      ; spi_clk     ; 10.000       ; 0.202      ; 2.770      ;
; 6.457  ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe9a[3]                                                    ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|wire_sd4_regout       ; spi_clk      ; spi_clk     ; 10.000       ; 0.202      ; 2.634      ;
; 6.480  ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe9a[0]                                                    ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|wire_sd4_regout       ; spi_clk      ; spi_clk     ; 10.000       ; 0.202      ; 2.611      ;
; 6.536  ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe9a[4]                                                    ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|wire_sd4_regout       ; spi_clk      ; spi_clk     ; 10.000       ; 0.202      ; 2.555      ;
; 6.603  ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe9a[1]                                                    ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|wire_sd4_regout       ; spi_clk      ; spi_clk     ; 10.000       ; 0.202      ; 2.488      ;
; 6.674  ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe9a[2]                                                    ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|wire_sd4_regout       ; spi_clk      ; spi_clk     ; 10.000       ; 0.202      ; 2.417      ;
; 6.686  ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe9a[5]                                                    ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|wire_sd4_regout       ; spi_clk      ; spi_clk     ; 10.000       ; 0.202      ; 2.405      ;
; 7.238  ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|lpm_counter:cntr6|cntr_oaj:auto_generated|counter_reg_bit[4] ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|wire_sd4_regout       ; spi_clk      ; spi_clk     ; 10.000       ; 0.200      ; 1.851      ;
; 7.249  ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|lpm_counter:cntr6|cntr_oaj:auto_generated|counter_reg_bit[2] ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|wire_sd4_regout       ; spi_clk      ; spi_clk     ; 10.000       ; 0.200      ; 1.840      ;
; 7.317  ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|lpm_counter:cntr6|cntr_oaj:auto_generated|counter_reg_bit[1] ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|wire_sd4_regout       ; spi_clk      ; spi_clk     ; 10.000       ; 0.200      ; 1.772      ;
; 7.325  ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|lpm_counter:cntr6|cntr_oaj:auto_generated|counter_reg_bit[3] ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|wire_sd4_regout       ; spi_clk      ; spi_clk     ; 10.000       ; 0.200      ; 1.764      ;
; 7.333  ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|lpm_counter:cntr6|cntr_oaj:auto_generated|counter_reg_bit[0] ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|wire_sd4_regout       ; spi_clk      ; spi_clk     ; 10.000       ; 0.200      ; 1.756      ;
; 7.469  ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|wire_sd4_regout                                              ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe8                 ; spi_clk      ; spi_clk     ; 10.000       ; -0.272     ; 2.266      ;
; 7.603  ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|read_source_update_state                                     ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|wire_sd4_regout       ; spi_clk      ; spi_clk     ; 10.000       ; 0.200      ; 1.486      ;
; 7.679  ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|read_data_state                                              ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|wire_sd4_regout       ; spi_clk      ; spi_clk     ; 10.000       ; 0.201      ; 1.411      ;
; 7.707  ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|write_source_update_state                                    ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|wire_sd4_regout       ; spi_clk      ; spi_clk     ; 10.000       ; 0.201      ; 1.383      ;
; 7.775  ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|write_data_state                                             ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|wire_sd4_regout       ; spi_clk      ; spi_clk     ; 10.000       ; 0.201      ; 1.315      ;
; 7.937  ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[0]                                                    ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|wire_sd4_regout       ; spi_clk      ; spi_clk     ; 10.000       ; 0.202      ; 1.154      ;
; 8.135  ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|read_post_state                                              ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|wire_sd4_regout       ; spi_clk      ; spi_clk     ; 10.000       ; 0.201      ; 0.955      ;
; 8.147  ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|write_post_data_state                                        ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|wire_sd4_regout       ; spi_clk      ; spi_clk     ; 10.000       ; 0.201      ; 0.943      ;
; 8.353  ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|write_pre_data_state                                         ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|wire_sd4_regout       ; spi_clk      ; spi_clk     ; 10.000       ; 0.201      ; 0.737      ;
; 8.356  ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|read_pre_data_state                                          ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|wire_sd4_regout       ; spi_clk      ; spi_clk     ; 10.000       ; 0.201      ; 0.734      ;
; 8.406  ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe1a0[0]                                                   ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|wire_sd4_regout       ; spi_clk      ; spi_clk     ; 10.000       ; 0.201      ; 0.684      ;
; 8.429  ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe8                                                        ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|wire_sd4_regout       ; spi_clk      ; spi_clk     ; 10.000       ; 0.201      ; 0.661      ;
; 8.644  ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|write_load_state                                             ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|wire_sd4_regout       ; spi_clk      ; spi_clk     ; 10.000       ; 0.201      ; 0.446      ;
; 15.706 ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe9a[4]                                                    ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|write_data_state      ; spi_clk      ; spi_clk     ; 20.000       ; -0.035     ; 4.266      ;
; 15.736 ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe9a[1]                                                    ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|write_data_state      ; spi_clk      ; spi_clk     ; 20.000       ; -0.035     ; 4.236      ;
; 15.870 ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe9a[4]                                                    ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|write_pre_data_state  ; spi_clk      ; spi_clk     ; 20.000       ; -0.035     ; 4.102      ;
; 15.873 ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe9a[4]                                                    ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|read_pre_data_state   ; spi_clk      ; spi_clk     ; 20.000       ; -0.035     ; 4.099      ;
; 15.875 ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe9a[4]                                                    ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|read_data_state       ; spi_clk      ; spi_clk     ; 20.000       ; -0.035     ; 4.097      ;
; 15.900 ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe9a[1]                                                    ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|write_pre_data_state  ; spi_clk      ; spi_clk     ; 20.000       ; -0.035     ; 4.072      ;
; 15.903 ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe9a[1]                                                    ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|read_pre_data_state   ; spi_clk      ; spi_clk     ; 20.000       ; -0.035     ; 4.069      ;
; 15.905 ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe9a[1]                                                    ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|read_data_state       ; spi_clk      ; spi_clk     ; 20.000       ; -0.035     ; 4.067      ;
; 16.020 ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe9a[3]                                                    ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|write_data_state      ; spi_clk      ; spi_clk     ; 20.000       ; -0.035     ; 3.952      ;
; 16.029 ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe9a[2]                                                    ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|write_data_state      ; spi_clk      ; spi_clk     ; 20.000       ; -0.035     ; 3.943      ;
; 16.184 ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe9a[3]                                                    ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|write_pre_data_state  ; spi_clk      ; spi_clk     ; 20.000       ; -0.035     ; 3.788      ;
; 16.187 ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe9a[3]                                                    ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|read_pre_data_state   ; spi_clk      ; spi_clk     ; 20.000       ; -0.035     ; 3.785      ;
; 16.189 ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe9a[3]                                                    ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|read_data_state       ; spi_clk      ; spi_clk     ; 20.000       ; -0.035     ; 3.783      ;
; 16.193 ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe9a[2]                                                    ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|write_pre_data_state  ; spi_clk      ; spi_clk     ; 20.000       ; -0.035     ; 3.779      ;
; 16.196 ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe9a[2]                                                    ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|read_pre_data_state   ; spi_clk      ; spi_clk     ; 20.000       ; -0.035     ; 3.776      ;
; 16.198 ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe9a[2]                                                    ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|read_data_state       ; spi_clk      ; spi_clk     ; 20.000       ; -0.035     ; 3.774      ;
; 16.293 ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe9a[0]                                                    ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|write_data_state      ; spi_clk      ; spi_clk     ; 20.000       ; -0.035     ; 3.679      ;
; 16.457 ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe9a[0]                                                    ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|write_pre_data_state  ; spi_clk      ; spi_clk     ; 20.000       ; -0.035     ; 3.515      ;
; 16.460 ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe9a[0]                                                    ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|read_pre_data_state   ; spi_clk      ; spi_clk     ; 20.000       ; -0.035     ; 3.512      ;
; 16.462 ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe9a[0]                                                    ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|read_data_state       ; spi_clk      ; spi_clk     ; 20.000       ; -0.035     ; 3.510      ;
; 16.857 ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe9a[6]                                                    ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|write_data_state      ; spi_clk      ; spi_clk     ; 20.000       ; -0.035     ; 3.115      ;
; 17.021 ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe9a[6]                                                    ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|write_pre_data_state  ; spi_clk      ; spi_clk     ; 20.000       ; -0.035     ; 2.951      ;
; 17.024 ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe9a[6]                                                    ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|read_pre_data_state   ; spi_clk      ; spi_clk     ; 20.000       ; -0.035     ; 2.948      ;
; 17.026 ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe9a[6]                                                    ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|read_data_state       ; spi_clk      ; spi_clk     ; 20.000       ; -0.035     ; 2.946      ;
; 17.248 ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe9a[5]                                                    ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|write_data_state      ; spi_clk      ; spi_clk     ; 20.000       ; -0.035     ; 2.724      ;
; 17.412 ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe9a[5]                                                    ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|write_pre_data_state  ; spi_clk      ; spi_clk     ; 20.000       ; -0.035     ; 2.560      ;
; 17.415 ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe9a[5]                                                    ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|read_pre_data_state   ; spi_clk      ; spi_clk     ; 20.000       ; -0.035     ; 2.557      ;
; 17.417 ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe9a[5]                                                    ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|read_data_state       ; spi_clk      ; spi_clk     ; 20.000       ; -0.035     ; 2.555      ;
; 17.422 ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe9a[6]                                                    ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|write_post_data_state ; spi_clk      ; spi_clk     ; 20.000       ; -0.035     ; 2.550      ;
; 17.422 ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe9a[6]                                                    ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|read_post_state       ; spi_clk      ; spi_clk     ; 20.000       ; -0.035     ; 2.550      ;
; 17.459 ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe9a[6]                                                    ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[28]            ; spi_clk      ; spi_clk     ; 20.000       ; -0.037     ; 2.511      ;
; 17.558 ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe9a[3]                                                    ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|write_post_data_state ; spi_clk      ; spi_clk     ; 20.000       ; -0.035     ; 2.414      ;
; 17.558 ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe9a[3]                                                    ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|read_post_state       ; spi_clk      ; spi_clk     ; 20.000       ; -0.035     ; 2.414      ;
; 17.581 ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe9a[0]                                                    ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|write_post_data_state ; spi_clk      ; spi_clk     ; 20.000       ; -0.035     ; 2.391      ;
; 17.581 ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe9a[0]                                                    ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|read_post_state       ; spi_clk      ; spi_clk     ; 20.000       ; -0.035     ; 2.391      ;
; 17.595 ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe9a[3]                                                    ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[28]            ; spi_clk      ; spi_clk     ; 20.000       ; -0.037     ; 2.375      ;
; 17.618 ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe9a[0]                                                    ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[28]            ; spi_clk      ; spi_clk     ; 20.000       ; -0.037     ; 2.352      ;
; 17.620 ; read_param                                                                                                                                                  ; param[2]                                                                                                             ; spi_clk      ; spi_clk     ; 20.000       ; -0.035     ; 2.352      ;
; 17.620 ; read_param                                                                                                                                                  ; param[0]                                                                                                             ; spi_clk      ; spi_clk     ; 20.000       ; -0.035     ; 2.352      ;
; 17.620 ; read_param                                                                                                                                                  ; param[1]                                                                                                             ; spi_clk      ; spi_clk     ; 20.000       ; -0.035     ; 2.352      ;
; 17.637 ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe9a[4]                                                    ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|write_post_data_state ; spi_clk      ; spi_clk     ; 20.000       ; -0.035     ; 2.335      ;
; 17.637 ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe9a[4]                                                    ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|read_post_state       ; spi_clk      ; spi_clk     ; 20.000       ; -0.035     ; 2.335      ;
; 17.674 ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe9a[4]                                                    ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[28]            ; spi_clk      ; spi_clk     ; 20.000       ; -0.037     ; 2.296      ;
; 17.694 ; write_param                                                                                                                                                 ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[8]             ; spi_clk      ; spi_clk     ; 20.000       ; -0.034     ; 2.279      ;
; 17.694 ; write_param                                                                                                                                                 ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[9]             ; spi_clk      ; spi_clk     ; 20.000       ; -0.034     ; 2.279      ;
; 17.694 ; write_param                                                                                                                                                 ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[10]            ; spi_clk      ; spi_clk     ; 20.000       ; -0.034     ; 2.279      ;
; 17.694 ; write_param                                                                                                                                                 ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[11]            ; spi_clk      ; spi_clk     ; 20.000       ; -0.034     ; 2.279      ;
; 17.694 ; write_param                                                                                                                                                 ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[12]            ; spi_clk      ; spi_clk     ; 20.000       ; -0.034     ; 2.279      ;
; 17.694 ; write_param                                                                                                                                                 ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[13]            ; spi_clk      ; spi_clk     ; 20.000       ; -0.034     ; 2.279      ;
; 17.694 ; write_param                                                                                                                                                 ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[14]            ; spi_clk      ; spi_clk     ; 20.000       ; -0.034     ; 2.279      ;
; 17.694 ; write_param                                                                                                                                                 ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[15]            ; spi_clk      ; spi_clk     ; 20.000       ; -0.034     ; 2.279      ;
; 17.694 ; write_param                                                                                                                                                 ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[16]            ; spi_clk      ; spi_clk     ; 20.000       ; -0.034     ; 2.279      ;
; 17.694 ; write_param                                                                                                                                                 ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[17]            ; spi_clk      ; spi_clk     ; 20.000       ; -0.034     ; 2.279      ;
; 17.694 ; write_param                                                                                                                                                 ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[18]            ; spi_clk      ; spi_clk     ; 20.000       ; -0.034     ; 2.279      ;
; 17.694 ; write_param                                                                                                                                                 ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[19]            ; spi_clk      ; spi_clk     ; 20.000       ; -0.034     ; 2.279      ;
; 17.704 ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe9a[1]                                                    ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|write_post_data_state ; spi_clk      ; spi_clk     ; 20.000       ; -0.035     ; 2.268      ;
; 17.704 ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe9a[1]                                                    ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|read_post_state       ; spi_clk      ; spi_clk     ; 20.000       ; -0.035     ; 2.268      ;
; 17.741 ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe9a[1]                                                    ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[28]            ; spi_clk      ; spi_clk     ; 20.000       ; -0.037     ; 2.229      ;
; 17.775 ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe9a[2]                                                    ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|write_post_data_state ; spi_clk      ; spi_clk     ; 20.000       ; -0.035     ; 2.197      ;
; 17.775 ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe9a[2]                                                    ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|read_post_state       ; spi_clk      ; spi_clk     ; 20.000       ; -0.035     ; 2.197      ;
; 17.787 ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe9a[5]                                                    ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|write_post_data_state ; spi_clk      ; spi_clk     ; 20.000       ; -0.035     ; 2.185      ;
; 17.787 ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe9a[5]                                                    ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|read_post_state       ; spi_clk      ; spi_clk     ; 20.000       ; -0.035     ; 2.185      ;
; 17.800 ; read_param                                                                                                                                                  ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe9a[1]             ; spi_clk      ; spi_clk     ; 20.000       ; -0.027     ; 2.180      ;
; 17.800 ; read_param                                                                                                                                                  ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe9a[5]             ; spi_clk      ; spi_clk     ; 20.000       ; -0.027     ; 2.180      ;
; 17.800 ; read_param                                                                                                                                                  ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe9a[6]             ; spi_clk      ; spi_clk     ; 20.000       ; -0.027     ; 2.180      ;
; 17.800 ; read_param                                                                                                                                                  ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe9a[3]             ; spi_clk      ; spi_clk     ; 20.000       ; -0.027     ; 2.180      ;
; 17.800 ; read_param                                                                                                                                                  ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe9a[4]             ; spi_clk      ; spi_clk     ; 20.000       ; -0.027     ; 2.180      ;
; 17.800 ; read_param                                                                                                                                                  ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe9a[2]             ; spi_clk      ; spi_clk     ; 20.000       ; -0.027     ; 2.180      ;
; 17.812 ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe9a[2]                                                    ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[28]            ; spi_clk      ; spi_clk     ; 20.000       ; -0.037     ; 2.158      ;
; 17.818 ; read_param                                                                                                                                                  ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe9a[0]             ; spi_clk      ; spi_clk     ; 20.000       ; -0.026     ; 2.163      ;
; 17.824 ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe9a[5]                                                    ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[28]            ; spi_clk      ; spi_clk     ; 20.000       ; -0.037     ; 2.146      ;
; 17.830 ; read_param                                                                                                                                                  ; counter[1]                                                                                                           ; spi_clk      ; spi_clk     ; 20.000       ; -0.035     ; 2.142      ;
; 17.831 ; read_param                                                                                                                                                  ; counter[2]                                                                                                           ; spi_clk      ; spi_clk     ; 20.000       ; -0.035     ; 2.141      ;
; 17.832 ; read_param                                                                                                                                                  ; counter[3]                                                                                                           ; spi_clk      ; spi_clk     ; 20.000       ; -0.035     ; 2.140      ;
; 17.875 ; write_param                                                                                                                                                 ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[0]             ; spi_clk      ; spi_clk     ; 20.000       ; -0.036     ; 2.096      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'cpu_clk'                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                ; To Node                                                                                                                                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 16.637 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[4] ; cpu_clk      ; cpu_clk     ; 20.000       ; -0.036     ; 3.334      ;
; 16.678 ; reset_module:rst_mod|rst_n                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[67]                                                                                                                                   ; clk          ; cpu_clk     ; 20.000       ; -1.462     ; 1.867      ;
; 16.690 ; reset_module:rst_mod|rst_n                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[67]                                                                                                                                      ; clk          ; cpu_clk     ; 20.000       ; -1.461     ; 1.856      ;
; 16.850 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[3]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[4] ; cpu_clk      ; cpu_clk     ; 20.000       ; -0.037     ; 3.120      ;
; 16.857 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[2] ; cpu_clk      ; cpu_clk     ; 20.000       ; -0.036     ; 3.114      ;
; 16.863 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[4] ; cpu_clk      ; cpu_clk     ; 20.000       ; -0.037     ; 3.107      ;
; 16.881 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[4]  ; cpu_clk      ; cpu_clk     ; 20.000       ; -0.036     ; 3.090      ;
; 16.888 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[4] ; cpu_clk      ; cpu_clk     ; 20.000       ; -0.034     ; 3.085      ;
; 16.897 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]  ; cpu_clk      ; cpu_clk     ; 20.000       ; -0.036     ; 3.074      ;
; 16.904 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[9]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[4] ; cpu_clk      ; cpu_clk     ; 20.000       ; -0.037     ; 3.066      ;
; 16.905 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2]  ; cpu_clk      ; cpu_clk     ; 20.000       ; -0.036     ; 3.066      ;
; 16.906 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[8]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[4] ; cpu_clk      ; cpu_clk     ; 20.000       ; -0.037     ; 3.064      ;
; 16.911 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[2]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[4] ; cpu_clk      ; cpu_clk     ; 20.000       ; -0.037     ; 3.059      ;
; 16.940 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[4] ; cpu_clk      ; cpu_clk     ; 20.000       ; -0.037     ; 3.030      ;
; 16.944 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[0] ; cpu_clk      ; cpu_clk     ; 20.000       ; -0.036     ; 3.027      ;
; 16.958 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[4] ; cpu_clk      ; cpu_clk     ; 20.000       ; -0.029     ; 3.020      ;
; 16.964 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[4] ; cpu_clk      ; cpu_clk     ; 20.000       ; -0.036     ; 3.007      ;
; 16.990 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[5] ; cpu_clk      ; cpu_clk     ; 20.000       ; -0.036     ; 2.981      ;
; 16.993 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[7] ; cpu_clk      ; cpu_clk     ; 20.000       ; -0.036     ; 2.978      ;
; 16.999 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[4] ; cpu_clk      ; cpu_clk     ; 20.000       ; -0.036     ; 2.972      ;
; 17.002 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[8]  ; cpu_clk      ; cpu_clk     ; 20.000       ; -0.036     ; 2.969      ;
; 17.005 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[5]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[4] ; cpu_clk      ; cpu_clk     ; 20.000       ; -0.037     ; 2.965      ;
; 17.007 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[4]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[4] ; cpu_clk      ; cpu_clk     ; 20.000       ; -0.037     ; 2.963      ;
; 17.012 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[4] ; cpu_clk      ; cpu_clk     ; 20.000       ; -0.037     ; 2.958      ;
; 17.020 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1]  ; cpu_clk      ; cpu_clk     ; 20.000       ; -0.036     ; 2.951      ;
; 17.025 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[7]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[4] ; cpu_clk      ; cpu_clk     ; 20.000       ; -0.037     ; 2.945      ;
; 17.026 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[3]  ; cpu_clk      ; cpu_clk     ; 20.000       ; -0.036     ; 2.945      ;
; 17.032 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[10]                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[4] ; cpu_clk      ; cpu_clk     ; 20.000       ; -0.037     ; 2.938      ;
; 17.034 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[6]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[4] ; cpu_clk      ; cpu_clk     ; 20.000       ; -0.037     ; 2.936      ;
; 17.038 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[9] ; cpu_clk      ; cpu_clk     ; 20.000       ; -0.036     ; 2.933      ;
; 17.042 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[9]  ; cpu_clk      ; cpu_clk     ; 20.000       ; -0.036     ; 2.929      ;
; 17.059 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[2] ; cpu_clk      ; cpu_clk     ; 20.000       ; -0.037     ; 2.911      ;
; 17.070 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[3]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[2] ; cpu_clk      ; cpu_clk     ; 20.000       ; -0.037     ; 2.900      ;
; 17.080 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[1] ; cpu_clk      ; cpu_clk     ; 20.000       ; -0.036     ; 2.891      ;
; 17.084 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[8] ; cpu_clk      ; cpu_clk     ; 20.000       ; -0.036     ; 2.887      ;
; 17.091 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[3] ; cpu_clk      ; cpu_clk     ; 20.000       ; -0.036     ; 2.880      ;
; 17.094 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[3]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[4]  ; cpu_clk      ; cpu_clk     ; 20.000       ; -0.037     ; 2.876      ;
; 17.098 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]  ; cpu_clk      ; cpu_clk     ; 20.000       ; -0.037     ; 2.872      ;
; 17.105 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[4] ; cpu_clk      ; cpu_clk     ; 20.000       ; -0.037     ; 2.865      ;
; 17.107 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[4]  ; cpu_clk      ; cpu_clk     ; 20.000       ; -0.037     ; 2.863      ;
; 17.107 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2]  ; cpu_clk      ; cpu_clk     ; 20.000       ; -0.037     ; 2.863      ;
; 17.108 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[2] ; cpu_clk      ; cpu_clk     ; 20.000       ; -0.034     ; 2.865      ;
; 17.110 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[3]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]  ; cpu_clk      ; cpu_clk     ; 20.000       ; -0.037     ; 2.860      ;
; 17.115 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[4] ; cpu_clk      ; cpu_clk     ; 20.000       ; -0.036     ; 2.856      ;
; 17.118 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[3]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2]  ; cpu_clk      ; cpu_clk     ; 20.000       ; -0.037     ; 2.852      ;
; 17.124 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[9]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[2] ; cpu_clk      ; cpu_clk     ; 20.000       ; -0.037     ; 2.846      ;
; 17.126 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[8]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[2] ; cpu_clk      ; cpu_clk     ; 20.000       ; -0.037     ; 2.844      ;
; 17.131 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[2]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[2] ; cpu_clk      ; cpu_clk     ; 20.000       ; -0.037     ; 2.839      ;
; 17.132 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[4]  ; cpu_clk      ; cpu_clk     ; 20.000       ; -0.034     ; 2.841      ;
; 17.141 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[6]  ; cpu_clk      ; cpu_clk     ; 20.000       ; -0.036     ; 2.830      ;
; 17.145 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[0] ; cpu_clk      ; cpu_clk     ; 20.000       ; -0.037     ; 2.825      ;
; 17.148 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[9]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[4]  ; cpu_clk      ; cpu_clk     ; 20.000       ; -0.037     ; 2.822      ;
; 17.148 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]  ; cpu_clk      ; cpu_clk     ; 20.000       ; -0.034     ; 2.825      ;
; 17.150 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[8]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[4]  ; cpu_clk      ; cpu_clk     ; 20.000       ; -0.037     ; 2.820      ;
; 17.155 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[2]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[4]  ; cpu_clk      ; cpu_clk     ; 20.000       ; -0.037     ; 2.815      ;
; 17.156 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2]  ; cpu_clk      ; cpu_clk     ; 20.000       ; -0.034     ; 2.817      ;
; 17.157 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[3]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[0] ; cpu_clk      ; cpu_clk     ; 20.000       ; -0.037     ; 2.813      ;
; 17.160 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[2] ; cpu_clk      ; cpu_clk     ; 20.000       ; -0.037     ; 2.810      ;
; 17.164 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[9]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]  ; cpu_clk      ; cpu_clk     ; 20.000       ; -0.037     ; 2.806      ;
; 17.166 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[8]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]  ; cpu_clk      ; cpu_clk     ; 20.000       ; -0.037     ; 2.804      ;
; 17.171 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[2]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]  ; cpu_clk      ; cpu_clk     ; 20.000       ; -0.037     ; 2.799      ;
; 17.172 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[9]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2]  ; cpu_clk      ; cpu_clk     ; 20.000       ; -0.037     ; 2.798      ;
; 17.174 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[8]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2]  ; cpu_clk      ; cpu_clk     ; 20.000       ; -0.037     ; 2.796      ;
; 17.178 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[2] ; cpu_clk      ; cpu_clk     ; 20.000       ; -0.029     ; 2.800      ;
; 17.179 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[2]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2]  ; cpu_clk      ; cpu_clk     ; 20.000       ; -0.037     ; 2.791      ;
; 17.184 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[2] ; cpu_clk      ; cpu_clk     ; 20.000       ; -0.036     ; 2.787      ;
; 17.184 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[4]  ; cpu_clk      ; cpu_clk     ; 20.000       ; -0.037     ; 2.786      ;
; 17.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[0] ; cpu_clk      ; cpu_clk     ; 20.000       ; -0.034     ; 2.778      ;
; 17.200 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[4] ; cpu_clk      ; cpu_clk     ; 20.000       ; -0.037     ; 2.770      ;
; 17.200 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]  ; cpu_clk      ; cpu_clk     ; 20.000       ; -0.037     ; 2.770      ;
; 17.202 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[6] ; cpu_clk      ; cpu_clk     ; 20.000       ; -0.036     ; 2.769      ;
; 17.202 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[4]  ; cpu_clk      ; cpu_clk     ; 20.000       ; -0.029     ; 2.776      ;
; 17.203 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[3]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[5] ; cpu_clk      ; cpu_clk     ; 20.000       ; -0.037     ; 2.767      ;
; 17.206 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[3]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[7] ; cpu_clk      ; cpu_clk     ; 20.000       ; -0.037     ; 2.764      ;
; 17.207 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[4] ; cpu_clk      ; cpu_clk     ; 20.000       ; -0.037     ; 2.763      ;
; 17.208 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[4]  ; cpu_clk      ; cpu_clk     ; 20.000       ; -0.036     ; 2.763      ;
; 17.208 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2]  ; cpu_clk      ; cpu_clk     ; 20.000       ; -0.037     ; 2.762      ;
; 17.211 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[9]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[0] ; cpu_clk      ; cpu_clk     ; 20.000       ; -0.037     ; 2.759      ;
; 17.213 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[5]  ; cpu_clk      ; cpu_clk     ; 20.000       ; -0.036     ; 2.758      ;
; 17.213 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[8]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[0] ; cpu_clk      ; cpu_clk     ; 20.000       ; -0.037     ; 2.757      ;
; 17.215 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[3]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[8]  ; cpu_clk      ; cpu_clk     ; 20.000       ; -0.037     ; 2.755      ;
; 17.216 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[7]  ; cpu_clk      ; cpu_clk     ; 20.000       ; -0.036     ; 2.755      ;
; 17.218 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[10]                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[4] ; cpu_clk      ; cpu_clk     ; 20.000       ; -0.036     ; 2.753      ;
; 17.218 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[2]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[0] ; cpu_clk      ; cpu_clk     ; 20.000       ; -0.037     ; 2.752      ;
; 17.218 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]  ; cpu_clk      ; cpu_clk     ; 20.000       ; -0.029     ; 2.760      ;
; 17.219 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[2] ; cpu_clk      ; cpu_clk     ; 20.000       ; -0.036     ; 2.752      ;
; 17.224 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]  ; cpu_clk      ; cpu_clk     ; 20.000       ; -0.036     ; 2.747      ;
; 17.225 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[5]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[2] ; cpu_clk      ; cpu_clk     ; 20.000       ; -0.037     ; 2.745      ;
; 17.226 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2]  ; cpu_clk      ; cpu_clk     ; 20.000       ; -0.029     ; 2.752      ;
; 17.227 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[4]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[2] ; cpu_clk      ; cpu_clk     ; 20.000       ; -0.037     ; 2.743      ;
; 17.228 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[8]  ; cpu_clk      ; cpu_clk     ; 20.000       ; -0.037     ; 2.742      ;
; 17.232 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[2] ; cpu_clk      ; cpu_clk     ; 20.000       ; -0.037     ; 2.738      ;
; 17.232 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2]  ; cpu_clk      ; cpu_clk     ; 20.000       ; -0.036     ; 2.739      ;
; 17.233 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[3]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1]  ; cpu_clk      ; cpu_clk     ; 20.000       ; -0.037     ; 2.737      ;
; 17.239 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[3]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[3]  ; cpu_clk      ; cpu_clk     ; 20.000       ; -0.037     ; 2.731      ;
; 17.241 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[5] ; cpu_clk      ; cpu_clk     ; 20.000       ; -0.034     ; 2.732      ;
; 17.243 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[4]  ; cpu_clk      ; cpu_clk     ; 20.000       ; -0.036     ; 2.728      ;
; 17.244 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[7] ; cpu_clk      ; cpu_clk     ; 20.000       ; -0.034     ; 2.729      ;
; 17.245 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[7]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[2] ; cpu_clk      ; cpu_clk     ; 20.000       ; -0.037     ; 2.725      ;
; 17.246 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1]  ; cpu_clk      ; cpu_clk     ; 20.000       ; -0.037     ; 2.724      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk'                                                                            ;
+--------+---------------+---------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node     ; To Node       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------+---------------+--------------+-------------+--------------+------------+------------+
; 18.093 ; heart_cnt[0]  ; heart_cnt[29] ; clk          ; clk         ; 20.000       ; -0.035     ; 1.879      ;
; 18.138 ; heart_cnt[0]  ; heart_cnt[28] ; clk          ; clk         ; 20.000       ; -0.035     ; 1.834      ;
; 18.161 ; heart_cnt[0]  ; heart_cnt[27] ; clk          ; clk         ; 20.000       ; -0.035     ; 1.811      ;
; 18.206 ; heart_cnt[0]  ; heart_cnt[26] ; clk          ; clk         ; 20.000       ; -0.035     ; 1.766      ;
; 18.229 ; heart_cnt[0]  ; heart_cnt[25] ; clk          ; clk         ; 20.000       ; -0.035     ; 1.743      ;
; 18.256 ; heart_cnt[2]  ; heart_cnt[29] ; clk          ; clk         ; 20.000       ; -0.036     ; 1.715      ;
; 18.274 ; heart_cnt[0]  ; heart_cnt[24] ; clk          ; clk         ; 20.000       ; -0.035     ; 1.698      ;
; 18.297 ; heart_cnt[0]  ; heart_cnt[23] ; clk          ; clk         ; 20.000       ; -0.035     ; 1.675      ;
; 18.300 ; heart_cnt[1]  ; heart_cnt[29] ; clk          ; clk         ; 20.000       ; -0.036     ; 1.671      ;
; 18.320 ; heart_cnt[2]  ; heart_cnt[28] ; clk          ; clk         ; 20.000       ; -0.036     ; 1.651      ;
; 18.324 ; heart_cnt[4]  ; heart_cnt[29] ; clk          ; clk         ; 20.000       ; -0.036     ; 1.647      ;
; 18.324 ; heart_cnt[2]  ; heart_cnt[27] ; clk          ; clk         ; 20.000       ; -0.036     ; 1.647      ;
; 18.330 ; heart_cnt[1]  ; heart_cnt[28] ; clk          ; clk         ; 20.000       ; -0.036     ; 1.641      ;
; 18.342 ; heart_cnt[0]  ; heart_cnt[22] ; clk          ; clk         ; 20.000       ; -0.035     ; 1.630      ;
; 18.365 ; heart_cnt[0]  ; heart_cnt[21] ; clk          ; clk         ; 20.000       ; -0.035     ; 1.607      ;
; 18.368 ; heart_cnt[3]  ; heart_cnt[29] ; clk          ; clk         ; 20.000       ; -0.036     ; 1.603      ;
; 18.368 ; heart_cnt[1]  ; heart_cnt[27] ; clk          ; clk         ; 20.000       ; -0.036     ; 1.603      ;
; 18.388 ; heart_cnt[4]  ; heart_cnt[28] ; clk          ; clk         ; 20.000       ; -0.036     ; 1.583      ;
; 18.388 ; heart_cnt[2]  ; heart_cnt[26] ; clk          ; clk         ; 20.000       ; -0.036     ; 1.583      ;
; 18.392 ; heart_cnt[4]  ; heart_cnt[27] ; clk          ; clk         ; 20.000       ; -0.036     ; 1.579      ;
; 18.392 ; heart_cnt[2]  ; heart_cnt[25] ; clk          ; clk         ; 20.000       ; -0.036     ; 1.579      ;
; 18.393 ; heart_cnt[6]  ; heart_cnt[29] ; clk          ; clk         ; 20.000       ; -0.036     ; 1.578      ;
; 18.398 ; heart_cnt[3]  ; heart_cnt[28] ; clk          ; clk         ; 20.000       ; -0.036     ; 1.573      ;
; 18.398 ; heart_cnt[1]  ; heart_cnt[26] ; clk          ; clk         ; 20.000       ; -0.036     ; 1.573      ;
; 18.410 ; heart_cnt[0]  ; heart_cnt[20] ; clk          ; clk         ; 20.000       ; -0.035     ; 1.562      ;
; 18.433 ; heart_cnt[0]  ; heart_cnt[19] ; clk          ; clk         ; 20.000       ; -0.035     ; 1.539      ;
; 18.436 ; heart_cnt[3]  ; heart_cnt[27] ; clk          ; clk         ; 20.000       ; -0.036     ; 1.535      ;
; 18.436 ; heart_cnt[1]  ; heart_cnt[25] ; clk          ; clk         ; 20.000       ; -0.036     ; 1.535      ;
; 18.444 ; heart_cnt[5]  ; heart_cnt[29] ; clk          ; clk         ; 20.000       ; -0.036     ; 1.527      ;
; 18.456 ; heart_cnt[8]  ; heart_cnt[29] ; clk          ; clk         ; 20.000       ; -0.036     ; 1.515      ;
; 18.456 ; heart_cnt[4]  ; heart_cnt[26] ; clk          ; clk         ; 20.000       ; -0.036     ; 1.515      ;
; 18.456 ; heart_cnt[2]  ; heart_cnt[24] ; clk          ; clk         ; 20.000       ; -0.036     ; 1.515      ;
; 18.457 ; heart_cnt[6]  ; heart_cnt[28] ; clk          ; clk         ; 20.000       ; -0.036     ; 1.514      ;
; 18.460 ; heart_cnt[4]  ; heart_cnt[25] ; clk          ; clk         ; 20.000       ; -0.036     ; 1.511      ;
; 18.460 ; heart_cnt[2]  ; heart_cnt[23] ; clk          ; clk         ; 20.000       ; -0.036     ; 1.511      ;
; 18.461 ; heart_cnt[6]  ; heart_cnt[27] ; clk          ; clk         ; 20.000       ; -0.036     ; 1.510      ;
; 18.466 ; heart_cnt[3]  ; heart_cnt[26] ; clk          ; clk         ; 20.000       ; -0.036     ; 1.505      ;
; 18.466 ; heart_cnt[1]  ; heart_cnt[24] ; clk          ; clk         ; 20.000       ; -0.036     ; 1.505      ;
; 18.473 ; heart_cnt[5]  ; heart_cnt[28] ; clk          ; clk         ; 20.000       ; -0.036     ; 1.498      ;
; 18.478 ; heart_cnt[0]  ; heart_cnt[18] ; clk          ; clk         ; 20.000       ; -0.035     ; 1.494      ;
; 18.501 ; heart_cnt[0]  ; heart_cnt[17] ; clk          ; clk         ; 20.000       ; -0.035     ; 1.471      ;
; 18.504 ; heart_cnt[7]  ; heart_cnt[29] ; clk          ; clk         ; 20.000       ; -0.036     ; 1.467      ;
; 18.504 ; heart_cnt[3]  ; heart_cnt[25] ; clk          ; clk         ; 20.000       ; -0.036     ; 1.467      ;
; 18.504 ; heart_cnt[1]  ; heart_cnt[23] ; clk          ; clk         ; 20.000       ; -0.036     ; 1.467      ;
; 18.512 ; heart_cnt[5]  ; heart_cnt[27] ; clk          ; clk         ; 20.000       ; -0.036     ; 1.459      ;
; 18.520 ; heart_cnt[8]  ; heart_cnt[28] ; clk          ; clk         ; 20.000       ; -0.036     ; 1.451      ;
; 18.524 ; heart_cnt[8]  ; heart_cnt[27] ; clk          ; clk         ; 20.000       ; -0.036     ; 1.447      ;
; 18.524 ; heart_cnt[4]  ; heart_cnt[24] ; clk          ; clk         ; 20.000       ; -0.036     ; 1.447      ;
; 18.524 ; heart_cnt[2]  ; heart_cnt[22] ; clk          ; clk         ; 20.000       ; -0.036     ; 1.447      ;
; 18.525 ; heart_cnt[6]  ; heart_cnt[26] ; clk          ; clk         ; 20.000       ; -0.036     ; 1.446      ;
; 18.528 ; heart_cnt[10] ; heart_cnt[29] ; clk          ; clk         ; 20.000       ; -0.036     ; 1.443      ;
; 18.528 ; heart_cnt[4]  ; heart_cnt[23] ; clk          ; clk         ; 20.000       ; -0.036     ; 1.443      ;
; 18.528 ; heart_cnt[2]  ; heart_cnt[21] ; clk          ; clk         ; 20.000       ; -0.036     ; 1.443      ;
; 18.529 ; heart_cnt[6]  ; heart_cnt[25] ; clk          ; clk         ; 20.000       ; -0.036     ; 1.442      ;
; 18.534 ; heart_cnt[7]  ; heart_cnt[28] ; clk          ; clk         ; 20.000       ; -0.036     ; 1.437      ;
; 18.534 ; heart_cnt[3]  ; heart_cnt[24] ; clk          ; clk         ; 20.000       ; -0.036     ; 1.437      ;
; 18.534 ; heart_cnt[1]  ; heart_cnt[22] ; clk          ; clk         ; 20.000       ; -0.036     ; 1.437      ;
; 18.541 ; heart_cnt[5]  ; heart_cnt[26] ; clk          ; clk         ; 20.000       ; -0.036     ; 1.430      ;
; 18.546 ; heart_cnt[0]  ; heart_cnt[16] ; clk          ; clk         ; 20.000       ; -0.035     ; 1.426      ;
; 18.569 ; heart_cnt[0]  ; heart_cnt[15] ; clk          ; clk         ; 20.000       ; -0.035     ; 1.403      ;
; 18.572 ; heart_cnt[9]  ; heart_cnt[29] ; clk          ; clk         ; 20.000       ; -0.036     ; 1.399      ;
; 18.572 ; heart_cnt[7]  ; heart_cnt[27] ; clk          ; clk         ; 20.000       ; -0.036     ; 1.399      ;
; 18.572 ; heart_cnt[3]  ; heart_cnt[23] ; clk          ; clk         ; 20.000       ; -0.036     ; 1.399      ;
; 18.572 ; heart_cnt[1]  ; heart_cnt[21] ; clk          ; clk         ; 20.000       ; -0.036     ; 1.399      ;
; 18.580 ; heart_cnt[5]  ; heart_cnt[25] ; clk          ; clk         ; 20.000       ; -0.036     ; 1.391      ;
; 18.588 ; heart_cnt[8]  ; heart_cnt[26] ; clk          ; clk         ; 20.000       ; -0.036     ; 1.383      ;
; 18.592 ; heart_cnt[10] ; heart_cnt[28] ; clk          ; clk         ; 20.000       ; -0.036     ; 1.379      ;
; 18.592 ; heart_cnt[8]  ; heart_cnt[25] ; clk          ; clk         ; 20.000       ; -0.036     ; 1.379      ;
; 18.592 ; heart_cnt[4]  ; heart_cnt[22] ; clk          ; clk         ; 20.000       ; -0.036     ; 1.379      ;
; 18.592 ; heart_cnt[2]  ; heart_cnt[20] ; clk          ; clk         ; 20.000       ; -0.036     ; 1.379      ;
; 18.593 ; heart_cnt[6]  ; heart_cnt[24] ; clk          ; clk         ; 20.000       ; -0.036     ; 1.378      ;
; 18.595 ; heart_cnt[12] ; heart_cnt[29] ; clk          ; clk         ; 20.000       ; -0.036     ; 1.376      ;
; 18.596 ; heart_cnt[10] ; heart_cnt[27] ; clk          ; clk         ; 20.000       ; -0.036     ; 1.375      ;
; 18.596 ; heart_cnt[4]  ; heart_cnt[21] ; clk          ; clk         ; 20.000       ; -0.036     ; 1.375      ;
; 18.596 ; heart_cnt[2]  ; heart_cnt[19] ; clk          ; clk         ; 20.000       ; -0.036     ; 1.375      ;
; 18.597 ; heart_cnt[6]  ; heart_cnt[23] ; clk          ; clk         ; 20.000       ; -0.036     ; 1.374      ;
; 18.601 ; heart_cnt[9]  ; heart_cnt[28] ; clk          ; clk         ; 20.000       ; -0.036     ; 1.370      ;
; 18.602 ; heart_cnt[7]  ; heart_cnt[26] ; clk          ; clk         ; 20.000       ; -0.036     ; 1.369      ;
; 18.602 ; heart_cnt[3]  ; heart_cnt[22] ; clk          ; clk         ; 20.000       ; -0.036     ; 1.369      ;
; 18.602 ; heart_cnt[1]  ; heart_cnt[20] ; clk          ; clk         ; 20.000       ; -0.036     ; 1.369      ;
; 18.609 ; heart_cnt[5]  ; heart_cnt[24] ; clk          ; clk         ; 20.000       ; -0.036     ; 1.362      ;
; 18.615 ; heart_cnt[0]  ; heart_cnt[14] ; clk          ; clk         ; 20.000       ; -0.034     ; 1.358      ;
; 18.638 ; heart_cnt[0]  ; heart_cnt[13] ; clk          ; clk         ; 20.000       ; -0.034     ; 1.335      ;
; 18.640 ; heart_cnt[11] ; heart_cnt[29] ; clk          ; clk         ; 20.000       ; -0.036     ; 1.331      ;
; 18.640 ; heart_cnt[9]  ; heart_cnt[27] ; clk          ; clk         ; 20.000       ; -0.036     ; 1.331      ;
; 18.640 ; heart_cnt[7]  ; heart_cnt[25] ; clk          ; clk         ; 20.000       ; -0.036     ; 1.331      ;
; 18.640 ; heart_cnt[3]  ; heart_cnt[21] ; clk          ; clk         ; 20.000       ; -0.036     ; 1.331      ;
; 18.640 ; heart_cnt[1]  ; heart_cnt[19] ; clk          ; clk         ; 20.000       ; -0.036     ; 1.331      ;
; 18.648 ; heart_cnt[5]  ; heart_cnt[23] ; clk          ; clk         ; 20.000       ; -0.036     ; 1.323      ;
; 18.656 ; heart_cnt[8]  ; heart_cnt[24] ; clk          ; clk         ; 20.000       ; -0.036     ; 1.315      ;
; 18.659 ; heart_cnt[12] ; heart_cnt[28] ; clk          ; clk         ; 20.000       ; -0.036     ; 1.312      ;
; 18.660 ; heart_cnt[10] ; heart_cnt[26] ; clk          ; clk         ; 20.000       ; -0.036     ; 1.311      ;
; 18.660 ; heart_cnt[8]  ; heart_cnt[23] ; clk          ; clk         ; 20.000       ; -0.036     ; 1.311      ;
; 18.660 ; heart_cnt[4]  ; heart_cnt[20] ; clk          ; clk         ; 20.000       ; -0.036     ; 1.311      ;
; 18.660 ; heart_cnt[2]  ; heart_cnt[18] ; clk          ; clk         ; 20.000       ; -0.036     ; 1.311      ;
; 18.661 ; heart_cnt[6]  ; heart_cnt[22] ; clk          ; clk         ; 20.000       ; -0.036     ; 1.310      ;
; 18.663 ; heart_cnt[12] ; heart_cnt[27] ; clk          ; clk         ; 20.000       ; -0.036     ; 1.308      ;
; 18.664 ; heart_cnt[14] ; heart_cnt[29] ; clk          ; clk         ; 20.000       ; -0.036     ; 1.307      ;
; 18.664 ; heart_cnt[10] ; heart_cnt[25] ; clk          ; clk         ; 20.000       ; -0.036     ; 1.307      ;
; 18.664 ; heart_cnt[4]  ; heart_cnt[19] ; clk          ; clk         ; 20.000       ; -0.036     ; 1.307      ;
+--------+---------------+---------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                               ; To Node                                                                                                                         ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 46.559 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.443      ; 3.891      ;
; 46.632 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.443      ; 3.818      ;
; 46.638 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.443      ; 3.812      ;
; 46.844 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.443      ; 3.606      ;
; 46.886 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.444      ; 3.565      ;
; 46.891 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.439      ; 3.555      ;
; 46.954 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.443      ; 3.496      ;
; 46.993 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.441      ; 3.455      ;
; 47.002 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.440      ; 3.445      ;
; 47.008 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.441      ; 3.440      ;
; 47.110 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.443      ; 3.340      ;
; 47.121 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][8]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.443      ; 3.329      ;
; 47.123 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.426      ; 3.310      ;
; 47.218 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][9]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.443      ; 3.232      ;
; 47.302 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.443      ; 3.148      ;
; 47.423 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.440      ; 3.024      ;
; 47.446 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.434      ; 2.995      ;
; 47.613 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.441      ; 2.835      ;
; 47.770 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.437      ; 2.674      ;
; 47.876 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.440      ; 2.571      ;
; 48.836 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10]                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.440      ; 1.611      ;
; 48.852 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.443      ; 1.598      ;
; 48.926 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.443      ; 1.524      ;
; 48.931 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.442      ; 1.518      ;
; 49.028 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.444      ; 1.423      ;
; 49.087 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.443      ; 1.363      ;
; 49.230 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.441      ; 1.218      ;
; 50.025 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.439      ; 0.421      ;
; 95.746 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[3]                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 4.225      ;
; 95.746 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[3]                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 4.225      ;
; 95.746 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[3]                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 4.225      ;
; 95.746 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[3]                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[31] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 4.225      ;
; 95.746 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[3]                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 4.225      ;
; 95.746 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[3]                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 4.225      ;
; 95.746 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[3]                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 4.225      ;
; 95.746 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[3]                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 4.225      ;
; 95.746 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[3]                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 4.225      ;
; 95.746 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[3]                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 4.225      ;
; 95.746 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[3]                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 4.225      ;
; 95.746 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[3]                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 4.225      ;
; 95.746 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[3]                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 4.225      ;
; 95.746 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[3]                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 4.225      ;
; 95.746 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[3]                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 4.225      ;
; 95.746 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[3]                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 4.225      ;
; 95.789 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[9]                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 4.182      ;
; 95.789 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[9]                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 4.182      ;
; 95.789 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[9]                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 4.182      ;
; 95.789 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[9]                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[31] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 4.182      ;
; 95.789 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[9]                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 4.182      ;
; 95.789 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[9]                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 4.182      ;
; 95.789 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[9]                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 4.182      ;
; 95.789 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[9]                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 4.182      ;
; 95.789 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[9]                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 4.182      ;
; 95.789 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[9]                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 4.182      ;
; 95.789 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[9]                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 4.182      ;
; 95.789 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[9]                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 4.182      ;
; 95.789 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[9]                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 4.182      ;
; 95.789 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[9]                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 4.182      ;
; 95.789 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[9]                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 4.182      ;
; 95.789 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[9]                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 4.182      ;
; 95.794 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[6]                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 4.177      ;
; 95.794 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[6]                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 4.177      ;
; 95.794 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[6]                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 4.177      ;
; 95.794 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[6]                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[31] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 4.177      ;
; 95.794 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[6]                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 4.177      ;
; 95.794 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[6]                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 4.177      ;
; 95.794 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[6]                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 4.177      ;
; 95.794 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[6]                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 4.177      ;
; 95.794 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[6]                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 4.177      ;
; 95.794 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[6]                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 4.177      ;
; 95.794 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[6]                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 4.177      ;
; 95.794 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[6]                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 4.177      ;
; 95.794 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[6]                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 4.177      ;
; 95.794 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[6]                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 4.177      ;
; 95.794 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[6]                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 4.177      ;
; 95.794 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[6]                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 4.177      ;
; 95.831 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[2]                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 4.140      ;
; 95.831 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[2]                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 4.140      ;
; 95.831 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[2]                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 4.140      ;
; 95.831 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[2]                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[31] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 4.140      ;
; 95.831 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[2]                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 4.140      ;
; 95.831 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[2]                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 4.140      ;
; 95.831 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[2]                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 4.140      ;
; 95.831 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[2]                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 4.140      ;
; 95.831 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[2]                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 4.140      ;
; 95.831 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[2]                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 4.140      ;
; 95.831 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[2]                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 4.140      ;
; 95.831 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[2]                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 4.140      ;
; 95.831 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[2]                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 4.140      ;
; 95.831 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[2]                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 4.140      ;
; 95.831 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[2]                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 4.140      ;
; 95.831 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[2]                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 4.140      ;
; 95.833 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[21]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 4.139      ;
; 95.833 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[21]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 4.139      ;
; 95.833 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[21]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 4.139      ;
; 95.833 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[21]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[31] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 4.139      ;
; 95.833 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[21]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 4.139      ;
; 95.833 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[21]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 4.139      ;
; 95.833 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[21]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 4.139      ;
; 95.833 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[21]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 4.139      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'cpu_clk'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                   ; To Node                                                                                                                                                                                                                                                                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.113 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][60]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sr14:auto_generated|ram_block1a54~porta_datain_reg0                                                                                                                    ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.216      ; 0.433      ;
; 0.116 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][63]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sr14:auto_generated|ram_block1a63~porta_datain_reg0                                                                                                                    ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.216      ; 0.436      ;
; 0.141 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][21]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sr14:auto_generated|ram_block1a18~porta_datain_reg0                                                                                                                    ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.220      ; 0.465      ;
; 0.146 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][20]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sr14:auto_generated|ram_block1a18~porta_datain_reg0                                                                                                                    ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.220      ; 0.470      ;
; 0.149 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][18]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sr14:auto_generated|ram_block1a18~porta_datain_reg0                                                                                                                    ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.220      ; 0.473      ;
; 0.149 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][3]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sr14:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                     ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.220      ; 0.473      ;
; 0.149 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][7]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sr14:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                     ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.220      ; 0.473      ;
; 0.149 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[2]                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sr14:auto_generated|ram_block1a27~porta_address_reg0                                                                                                                   ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.218      ; 0.471      ;
; 0.151 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][14]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sr14:auto_generated|ram_block1a9~porta_datain_reg0                                                                                                                     ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.220      ; 0.475      ;
; 0.154 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][12]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sr14:auto_generated|ram_block1a9~porta_datain_reg0                                                                                                                     ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.220      ; 0.478      ;
; 0.154 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][0]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sr14:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                     ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.220      ; 0.478      ;
; 0.157 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][23]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sr14:auto_generated|ram_block1a18~porta_datain_reg0                                                                                                                    ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.220      ; 0.481      ;
; 0.157 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][25]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sr14:auto_generated|ram_block1a18~porta_datain_reg0                                                                                                                    ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.220      ; 0.481      ;
; 0.157 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][9]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sr14:auto_generated|ram_block1a9~porta_datain_reg0                                                                                                                     ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.220      ; 0.481      ;
; 0.159 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[5]                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sr14:auto_generated|ram_block1a27~porta_address_reg0                                                                                                                   ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.218      ; 0.481      ;
; 0.159 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[9]                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sr14:auto_generated|ram_block1a27~porta_address_reg0                                                                                                                   ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.218      ; 0.481      ;
; 0.160 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[6]                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sr14:auto_generated|ram_block1a27~porta_address_reg0                                                                                                                   ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.218      ; 0.482      ;
; 0.161 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][40]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sr14:auto_generated|ram_block1a36~porta_datain_reg0                                                                                                                    ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.218      ; 0.483      ;
; 0.161 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][24]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sr14:auto_generated|ram_block1a18~porta_datain_reg0                                                                                                                    ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.220      ; 0.485      ;
; 0.163 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][26]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sr14:auto_generated|ram_block1a18~porta_datain_reg0                                                                                                                    ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.220      ; 0.487      ;
; 0.163 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][1]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sr14:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                     ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.220      ; 0.487      ;
; 0.164 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][13]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sr14:auto_generated|ram_block1a9~porta_datain_reg0                                                                                                                     ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.220      ; 0.488      ;
; 0.164 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][4]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sr14:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                     ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.220      ; 0.488      ;
; 0.165 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[1]                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sr14:auto_generated|ram_block1a27~porta_address_reg0                                                                                                                   ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.218      ; 0.487      ;
; 0.166 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][10]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sr14:auto_generated|ram_block1a9~porta_datain_reg0                                                                                                                     ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.220      ; 0.490      ;
; 0.168 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][2]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sr14:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                     ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.220      ; 0.492      ;
; 0.171 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][22]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sr14:auto_generated|ram_block1a18~porta_datain_reg0                                                                                                                    ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.220      ; 0.495      ;
; 0.172 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][11]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sr14:auto_generated|ram_block1a9~porta_datain_reg0                                                                                                                     ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.220      ; 0.496      ;
; 0.173 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][62]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sr14:auto_generated|ram_block1a54~porta_datain_reg0                                                                                                                    ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.217      ; 0.494      ;
; 0.177 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][70]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sr14:auto_generated|ram_block1a63~porta_datain_reg0                                                                                                                    ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.217      ; 0.498      ;
; 0.177 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[8]                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sr14:auto_generated|ram_block1a27~porta_address_reg0                                                                                                                   ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.218      ; 0.499      ;
; 0.178 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][68]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sr14:auto_generated|ram_block1a63~porta_datain_reg0                                                                                                                    ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.218      ; 0.500      ;
; 0.181 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][58]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sr14:auto_generated|ram_block1a54~porta_datain_reg0                                                                                                                    ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.217      ; 0.502      ;
; 0.181 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][61]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sr14:auto_generated|ram_block1a54~porta_datain_reg0                                                                                                                    ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.217      ; 0.502      ;
; 0.186 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][56]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sr14:auto_generated|ram_block1a54~porta_datain_reg0                                                                                                                    ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.218      ; 0.508      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                                                                                                                                        ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                                                                                                                                   ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                                                                                                                                      ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.036      ; 0.307      ;
; 0.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff                                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff                                                                                                                                                                                                                    ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                                                                                                                                               ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                                                                                                                                             ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.035      ; 0.307      ;
; 0.189 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][67]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sr14:auto_generated|ram_block1a63~porta_datain_reg0                                                                                                                    ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.218      ; 0.511      ;
; 0.192 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[1]                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sr14:auto_generated|ram_block1a9~porta_address_reg0                                                                                                                    ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.216      ; 0.512      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][69]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sr14:auto_generated|ram_block1a63~porta_datain_reg0                                                                                                                    ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.218      ; 0.515      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][56]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][56]                                                                                                                                                                                                       ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][49]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][49]                                                                                                                                                                                                       ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][52]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][52]                                                                                                                                                                                                       ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][53]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][53]                                                                                                                                                                                                       ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][43]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][43]                                                                                                                                                                                                       ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][28]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][28]                                                                                                                                                                                                       ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][6]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][6]                                                                                                                                                                                                        ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][39]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][39]                                                                                                                                                                                                       ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][31]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][31]                                                                                                                                                                                                       ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][31]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][31]                                                                                                                                                                                                       ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.036      ; 0.313      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][64]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sr14:auto_generated|ram_block1a63~porta_datain_reg0                                                                                                                    ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.217      ; 0.515      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][66]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sr14:auto_generated|ram_block1a63~porta_datain_reg0                                                                                                                    ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.217      ; 0.515      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][63]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][63]                                                                                                                                                                                                       ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.035      ; 0.313      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][68]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][68]                                                                                                                                                                                                       ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.035      ; 0.313      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][69]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][69]                                                                                                                                                                                                       ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[69]                                                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][69]                                                                                                                                                                                                       ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][70]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][70]                                                                                                                                                                                                       ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.035      ; 0.313      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][54]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][54]                                                                                                                                                                                                       ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.035      ; 0.313      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][55]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][55]                                                                                                                                                                                                       ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][55]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][55]                                                                                                                                                                                                       ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[55]                                                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][55]                                                                                                                                                                                                       ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[56]                                                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][56]                                                                                                                                                                                                       ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][58]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][58]                                                                                                                                                                                                       ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][58]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][58]                                                                                                                                                                                                       ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][59]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][59]                                                                                                                                                                                                       ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][59]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][59]                                                                                                                                                                                                       ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][60]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][60]                                                                                                                                                                                                       ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][60]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][60]                                                                                                                                                                                                       ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][61]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][61]                                                                                                                                                                                                       ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][61]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][61]                                                                                                                                                                                                       ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[62]                                                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][62]                                                                                                                                                                                                       ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][45]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][45]                                                                                                                                                                                                       ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][45]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][45]                                                                                                                                                                                                       ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[45]                                                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][45]                                                                                                                                                                                                       ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][46]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][46]                                                                                                                                                                                                       ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][48]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][48]                                                                                                                                                                                                       ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][48]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][48]                                                                                                                                                                                                       ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[48]                                                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][48]                                                                                                                                                                                                       ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][51]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][51]                                                                                                                                                                                                       ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.035      ; 0.313      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[52]                                                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][52]                                                                                                                                                                                                       ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[53]                                                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][53]                                                                                                                                                                                                       ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][43]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][43]                                                                                                                                                                                                       ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][43]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][43]                                                                                                                                                                                                       ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][28]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][28]                                                                                                                                                                                                       ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][29]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][29]                                                                                                                                                                                                       ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.035      ; 0.313      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][5]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][5]                                                                                                                                                                                                        ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][5]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][5]                                                                                                                                                                                                        ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1|holdff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1|regoutff ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][36]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][36]                                                                                                                                                                                                       ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.035      ; 0.313      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][38]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][38]                                                                                                                                                                                                       ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.035      ; 0.313      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][38]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][38]                                                                                                                                                                                                       ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.035      ; 0.313      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][39]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][39]                                                                                                                                                                                                       ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][39]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][39]                                                                                                                                                                                                       ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][40]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][40]                                                                                                                                                                                                       ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.035      ; 0.313      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][27]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][27]                                                                                                                                                                                                       ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.035      ; 0.313      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][31]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][31]                                                                                                                                                                                                       ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.036      ; 0.314      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'spi_clk'                                                                                                                                                                                                                                                                                                                                                                    ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                   ; To Node                                                                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.151 ; ahb2ram:u_ahb2ram|ram_addr[1]                                                                                                                               ; ahb2ram:u_ahb2ram|usr_address_tmp1[1]                                                                                                                       ; cpu_clk      ; spi_clk     ; 0.000        ; 0.090      ; 0.325      ;
; 0.151 ; ahb2ram:u_ahb2ram|ram_addr[0]                                                                                                                               ; ahb2ram:u_ahb2ram|usr_address_tmp1[0]                                                                                                                       ; cpu_clk      ; spi_clk     ; 0.000        ; 0.090      ; 0.325      ;
; 0.187 ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|write_post_data_state                                        ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|write_post_data_state                                        ; spi_clk      ; spi_clk     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|read_post_state                                              ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|read_post_state                                              ; spi_clk      ; spi_clk     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|write_pre_data_state                                         ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|write_pre_data_state                                         ; spi_clk      ; spi_clk     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|read_pre_data_state                                          ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|read_pre_data_state                                          ; spi_clk      ; spi_clk     ; 0.000        ; 0.036      ; 0.307      ;
; 0.188 ; reconfig_lock                                                                                                                                               ; reconfig_lock                                                                                                                                               ; spi_clk      ; spi_clk     ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; reconfig_cnt[0]                                                                                                                                             ; reconfig_cnt[0]                                                                                                                                             ; spi_clk      ; spi_clk     ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; reconfig_cnt[1]                                                                                                                                             ; reconfig_cnt[1]                                                                                                                                             ; spi_clk      ; spi_clk     ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; reconfig_cnt[2]                                                                                                                                             ; reconfig_cnt[2]                                                                                                                                             ; spi_clk      ; spi_clk     ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; reconfig_cnt[3]                                                                                                                                             ; reconfig_cnt[3]                                                                                                                                             ; spi_clk      ; spi_clk     ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; data_in[16]                                                                                                                                                 ; data_in[16]                                                                                                                                                 ; spi_clk      ; spi_clk     ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; counter[1]                                                                                                                                                  ; counter[1]                                                                                                                                                  ; spi_clk      ; spi_clk     ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; counter[2]                                                                                                                                                  ; counter[2]                                                                                                                                                  ; spi_clk      ; spi_clk     ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; counter[3]                                                                                                                                                  ; counter[3]                                                                                                                                                  ; spi_clk      ; spi_clk     ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; counter[0]                                                                                                                                                  ; counter[0]                                                                                                                                                  ; spi_clk      ; spi_clk     ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|read_source_update_state                                     ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|read_source_update_state                                     ; spi_clk      ; spi_clk     ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|write_source_update_state                                    ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|write_source_update_state                                    ; spi_clk      ; spi_clk     ; 0.000        ; 0.035      ; 0.307      ;
; 0.193 ; ahb2ram:u_ahb2ram|usr_address_tmp1[10]                                                                                                                      ; ahb2ram:u_ahb2ram|usr_address[10]                                                                                                                           ; spi_clk      ; spi_clk     ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; ahb2ram:u_ahb2ram|usr_address_tmp1[9]                                                                                                                       ; ahb2ram:u_ahb2ram|usr_address[9]                                                                                                                            ; spi_clk      ; spi_clk     ; 0.000        ; 0.036      ; 0.313      ;
; 0.195 ; ahb2ram:u_ahb2ram|usr_address_tmp1[2]                                                                                                                       ; ahb2ram:u_ahb2ram|usr_address[2]                                                                                                                            ; spi_clk      ; spi_clk     ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; ahb2ram:u_ahb2ram|usr_address_tmp1[1]                                                                                                                       ; ahb2ram:u_ahb2ram|usr_address[1]                                                                                                                            ; spi_clk      ; spi_clk     ; 0.000        ; 0.035      ; 0.314      ;
; 0.196 ; ahb2ram:u_ahb2ram|usr_address_tmp1[8]                                                                                                                       ; ahb2ram:u_ahb2ram|usr_address[8]                                                                                                                            ; spi_clk      ; spi_clk     ; 0.000        ; 0.035      ; 0.315      ;
; 0.196 ; ahb2ram:u_ahb2ram|usr_address_tmp1[3]                                                                                                                       ; ahb2ram:u_ahb2ram|usr_address[3]                                                                                                                            ; spi_clk      ; spi_clk     ; 0.000        ; 0.035      ; 0.315      ;
; 0.196 ; ahb2ram:u_ahb2ram|usr_address_tmp1[6]                                                                                                                       ; ahb2ram:u_ahb2ram|usr_address[6]                                                                                                                            ; spi_clk      ; spi_clk     ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; ahb2ram:u_ahb2ram|usr_address_tmp1[5]                                                                                                                       ; ahb2ram:u_ahb2ram|usr_address[5]                                                                                                                            ; spi_clk      ; spi_clk     ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; ahb2ram:u_ahb2ram|usr_address_tmp1[4]                                                                                                                       ; ahb2ram:u_ahb2ram|usr_address[4]                                                                                                                            ; spi_clk      ; spi_clk     ; 0.000        ; 0.036      ; 0.316      ;
; 0.197 ; ahb2ram:u_ahb2ram|usr_address[8]                                                                                                                            ; ahb2ram:u_ahb2ram|ram_two_port:u1_ram_two_port|altsyncram:altsyncram_component|altsyncram_1mf2:auto_generated|ram_block1a24~portb_address_reg0              ; spi_clk      ; spi_clk     ; 0.000        ; 0.177      ; 0.478      ;
; 0.197 ; ahb2ram:u_ahb2ram|usr_address_tmp1[7]                                                                                                                       ; ahb2ram:u_ahb2ram|usr_address[7]                                                                                                                            ; spi_clk      ; spi_clk     ; 0.000        ; 0.035      ; 0.316      ;
; 0.200 ; reconfig_d1                                                                                                                                                 ; reconfig_d2                                                                                                                                                 ; spi_clk      ; spi_clk     ; 0.000        ; 0.035      ; 0.319      ;
; 0.207 ; data_in[20]                                                                                                                                                 ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[20]                                                   ; spi_clk      ; spi_clk     ; 0.000        ; 0.035      ; 0.326      ;
; 0.216 ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe3a0[0]                                                   ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|write_source_update_state                                    ; spi_clk      ; spi_clk     ; 0.000        ; 0.035      ; 0.335      ;
; 0.223 ; ahb2ram:u_ahb2ram|usr_address[10]                                                                                                                           ; ahb2ram:u_ahb2ram|ram_two_port:u1_ram_two_port|altsyncram:altsyncram_component|altsyncram_1mf2:auto_generated|ram_block1a4~portb_address_reg0               ; spi_clk      ; spi_clk     ; 0.000        ; 0.169      ; 0.496      ;
; 0.242 ; counter[3]                                                                                                                                                  ; read_param                                                                                                                                                  ; spi_clk      ; spi_clk     ; 0.000        ; 0.035      ; 0.361      ;
; 0.243 ; counter[3]                                                                                                                                                  ; param[0]                                                                                                                                                    ; spi_clk      ; spi_clk     ; 0.000        ; 0.035      ; 0.362      ;
; 0.245 ; counter[3]                                                                                                                                                  ; param[1]                                                                                                                                                    ; spi_clk      ; spi_clk     ; 0.000        ; 0.035      ; 0.364      ;
; 0.254 ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[23]                                                   ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[22]                                                   ; spi_clk      ; spi_clk     ; 0.000        ; 0.035      ; 0.373      ;
; 0.254 ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[27]                                                   ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[26]                                                   ; spi_clk      ; spi_clk     ; 0.000        ; 0.035      ; 0.373      ;
; 0.254 ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe2a1[0]                                                   ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe2a0[0]                                                   ; spi_clk      ; spi_clk     ; 0.000        ; 0.036      ; 0.374      ;
; 0.255 ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[24]                                                   ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[23]                                                   ; spi_clk      ; spi_clk     ; 0.000        ; 0.035      ; 0.374      ;
; 0.255 ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[26]                                                   ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[25]                                                   ; spi_clk      ; spi_clk     ; 0.000        ; 0.035      ; 0.374      ;
; 0.256 ; ahb2ram:u_ahb2ram|usr_address_tmp1[0]                                                                                                                       ; ahb2ram:u_ahb2ram|usr_wren                                                                                                                                  ; spi_clk      ; spi_clk     ; 0.000        ; 0.035      ; 0.375      ;
; 0.256 ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|write_post_data_state                                        ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|write_load_state                                             ; spi_clk      ; spi_clk     ; 0.000        ; 0.036      ; 0.376      ;
; 0.257 ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[3]                                                    ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[2]                                                    ; spi_clk      ; spi_clk     ; 0.000        ; 0.035      ; 0.376      ;
; 0.258 ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[6]                                                    ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[5]                                                    ; spi_clk      ; spi_clk     ; 0.000        ; 0.035      ; 0.377      ;
; 0.258 ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[15]                                                   ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[14]                                                   ; spi_clk      ; spi_clk     ; 0.000        ; 0.036      ; 0.378      ;
; 0.258 ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[16]                                                   ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[15]                                                   ; spi_clk      ; spi_clk     ; 0.000        ; 0.036      ; 0.378      ;
; 0.258 ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[21]                                                   ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[20]                                                   ; spi_clk      ; spi_clk     ; 0.000        ; 0.035      ; 0.377      ;
; 0.259 ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[1]                                                    ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[0]                                                    ; spi_clk      ; spi_clk     ; 0.000        ; 0.035      ; 0.378      ;
; 0.260 ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[13]                                                   ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[12]                                                   ; spi_clk      ; spi_clk     ; 0.000        ; 0.036      ; 0.380      ;
; 0.260 ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[14]                                                   ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[13]                                                   ; spi_clk      ; spi_clk     ; 0.000        ; 0.036      ; 0.380      ;
; 0.261 ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[4]                                                    ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[3]                                                    ; spi_clk      ; spi_clk     ; 0.000        ; 0.035      ; 0.380      ;
; 0.261 ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[7]                                                    ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[6]                                                    ; spi_clk      ; spi_clk     ; 0.000        ; 0.035      ; 0.380      ;
; 0.261 ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[22]                                                   ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[21]                                                   ; spi_clk      ; spi_clk     ; 0.000        ; 0.035      ; 0.380      ;
; 0.263 ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|write_init_state                                             ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|idle_state                                                   ; spi_clk      ; spi_clk     ; 0.000        ; 0.035      ; 0.382      ;
; 0.264 ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[11]                                                   ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[10]                                                   ; spi_clk      ; spi_clk     ; 0.000        ; 0.036      ; 0.384      ;
; 0.265 ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[2]                                                    ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[1]                                                    ; spi_clk      ; spi_clk     ; 0.000        ; 0.035      ; 0.384      ;
; 0.265 ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[19]                                                   ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[18]                                                   ; spi_clk      ; spi_clk     ; 0.000        ; 0.036      ; 0.385      ;
; 0.269 ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|read_init_state                                              ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe2a1[0]                                                   ; spi_clk      ; spi_clk     ; 0.000        ; 0.036      ; 0.389      ;
; 0.270 ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[10]                                                   ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[9]                                                    ; spi_clk      ; spi_clk     ; 0.000        ; 0.036      ; 0.390      ;
; 0.272 ; data_in[10]                                                                                                                                                 ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[10]                                                   ; spi_clk      ; spi_clk     ; 0.000        ; 0.036      ; 0.392      ;
; 0.275 ; ahb2ram:u_ahb2ram|usr_address_tmp1[0]                                                                                                                       ; ahb2ram:u_ahb2ram|usr_address[0]                                                                                                                            ; spi_clk      ; spi_clk     ; 0.000        ; 0.035      ; 0.394      ;
; 0.277 ; counter[2]                                                                                                                                                  ; counter[3]                                                                                                                                                  ; spi_clk      ; spi_clk     ; 0.000        ; 0.035      ; 0.396      ;
; 0.278 ; reconfig_cnt[3]                                                                                                                                             ; reconfig_cnt[0]                                                                                                                                             ; spi_clk      ; spi_clk     ; 0.000        ; 0.035      ; 0.397      ;
; 0.279 ; read_source[1]                                                                                                                                              ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe1a1[0]                                                   ; spi_clk      ; spi_clk     ; 0.000        ; 0.036      ; 0.399      ;
; 0.280 ; reconfig_cnt[3]                                                                                                                                             ; reconfig_cnt[1]                                                                                                                                             ; spi_clk      ; spi_clk     ; 0.000        ; 0.035      ; 0.399      ;
; 0.283 ; write_param                                                                                                                                                 ; write_param_d                                                                                                                                               ; spi_clk      ; spi_clk     ; 0.000        ; 0.036      ; 0.403      ;
; 0.286 ; counter[2]                                                                                                                                                  ; read_param                                                                                                                                                  ; spi_clk      ; spi_clk     ; 0.000        ; 0.035      ; 0.405      ;
; 0.286 ; counter[2]                                                                                                                                                  ; param[1]                                                                                                                                                    ; spi_clk      ; spi_clk     ; 0.000        ; 0.035      ; 0.405      ;
; 0.289 ; counter[2]                                                                                                                                                  ; param[0]                                                                                                                                                    ; spi_clk      ; spi_clk     ; 0.000        ; 0.035      ; 0.408      ;
; 0.290 ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|idle_state                                                   ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|write_init_state                                             ; spi_clk      ; spi_clk     ; 0.000        ; 0.035      ; 0.409      ;
; 0.291 ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|idle_state                                                   ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe3a0[0]                                                   ; spi_clk      ; spi_clk     ; 0.000        ; 0.035      ; 0.410      ;
; 0.292 ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|idle_state                                                   ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe3a1[0]                                                   ; spi_clk      ; spi_clk     ; 0.000        ; 0.035      ; 0.411      ;
; 0.296 ; counter[0]                                                                                                                                                  ; data_in[16]                                                                                                                                                 ; spi_clk      ; spi_clk     ; 0.000        ; 0.035      ; 0.415      ;
; 0.297 ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[25]                                                   ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[24]                                                   ; spi_clk      ; spi_clk     ; 0.000        ; 0.035      ; 0.416      ;
; 0.297 ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[28]                                                   ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[27]                                                   ; spi_clk      ; spi_clk     ; 0.000        ; 0.035      ; 0.416      ;
; 0.298 ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe3a1[0]                                                   ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe3a0[0]                                                   ; spi_clk      ; spi_clk     ; 0.000        ; 0.035      ; 0.417      ;
; 0.299 ; counter[0]                                                                                                                                                  ; counter[2]                                                                                                                                                  ; spi_clk      ; spi_clk     ; 0.000        ; 0.035      ; 0.418      ;
; 0.300 ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[5]                                                    ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[4]                                                    ; spi_clk      ; spi_clk     ; 0.000        ; 0.035      ; 0.419      ;
; 0.300 ; counter[0]                                                                                                                                                  ; counter[1]                                                                                                                                                  ; spi_clk      ; spi_clk     ; 0.000        ; 0.035      ; 0.419      ;
; 0.305 ; reconfig_d1                                                                                                                                                 ; reconfig                                                                                                                                                    ; spi_clk      ; spi_clk     ; 0.000        ; 0.035      ; 0.424      ;
; 0.305 ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|lpm_counter:cntr5|cntr_paj:auto_generated|counter_reg_bit[4] ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|lpm_counter:cntr5|cntr_paj:auto_generated|counter_reg_bit[4] ; spi_clk      ; spi_clk     ; 0.000        ; 0.035      ; 0.424      ;
; 0.305 ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|lpm_counter:cntr5|cntr_paj:auto_generated|counter_reg_bit[2] ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|lpm_counter:cntr5|cntr_paj:auto_generated|counter_reg_bit[2] ; spi_clk      ; spi_clk     ; 0.000        ; 0.035      ; 0.424      ;
; 0.306 ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[17]                                                   ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[16]                                                   ; spi_clk      ; spi_clk     ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|lpm_counter:cntr5|cntr_paj:auto_generated|counter_reg_bit[3] ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|lpm_counter:cntr5|cntr_paj:auto_generated|counter_reg_bit[3] ; spi_clk      ; spi_clk     ; 0.000        ; 0.035      ; 0.425      ;
; 0.308 ; ahb2ram:u_ahb2ram|usr_address[10]                                                                                                                           ; ahb2ram:u_ahb2ram|ram_two_port:u1_ram_two_port|altsyncram:altsyncram_component|altsyncram_1mf2:auto_generated|ram_block1a0~portb_address_reg0               ; spi_clk      ; spi_clk     ; 0.000        ; 0.177      ; 0.589      ;
; 0.308 ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[9]                                                    ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[8]                                                    ; spi_clk      ; spi_clk     ; 0.000        ; 0.036      ; 0.428      ;
; 0.308 ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|write_init_state                                             ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe3a1[0]                                                   ; spi_clk      ; spi_clk     ; 0.000        ; 0.035      ; 0.427      ;
; 0.309 ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[12]                                                   ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[11]                                                   ; spi_clk      ; spi_clk     ; 0.000        ; 0.036      ; 0.429      ;
; 0.310 ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|lpm_counter:cntr5|cntr_paj:auto_generated|counter_reg_bit[1] ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|lpm_counter:cntr5|cntr_paj:auto_generated|counter_reg_bit[1] ; spi_clk      ; spi_clk     ; 0.000        ; 0.035      ; 0.429      ;
; 0.310 ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|lpm_counter:cntr6|cntr_oaj:auto_generated|counter_reg_bit[1] ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|lpm_counter:cntr6|cntr_oaj:auto_generated|counter_reg_bit[1] ; spi_clk      ; spi_clk     ; 0.000        ; 0.036      ; 0.430      ;
; 0.311 ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|lpm_counter:cntr5|cntr_paj:auto_generated|counter_reg_bit[5] ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|lpm_counter:cntr5|cntr_paj:auto_generated|counter_reg_bit[5] ; spi_clk      ; spi_clk     ; 0.000        ; 0.035      ; 0.430      ;
; 0.311 ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|lpm_counter:cntr6|cntr_oaj:auto_generated|counter_reg_bit[4] ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|lpm_counter:cntr6|cntr_oaj:auto_generated|counter_reg_bit[4] ; spi_clk      ; spi_clk     ; 0.000        ; 0.036      ; 0.431      ;
; 0.311 ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|lpm_counter:cntr6|cntr_oaj:auto_generated|counter_reg_bit[3] ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|lpm_counter:cntr6|cntr_oaj:auto_generated|counter_reg_bit[3] ; spi_clk      ; spi_clk     ; 0.000        ; 0.036      ; 0.431      ;
; 0.312 ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|lpm_counter:cntr6|cntr_oaj:auto_generated|counter_reg_bit[2] ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|lpm_counter:cntr6|cntr_oaj:auto_generated|counter_reg_bit[2] ; spi_clk      ; spi_clk     ; 0.000        ; 0.036      ; 0.432      ;
; 0.315 ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|lpm_counter:cntr6|cntr_oaj:auto_generated|counter_reg_bit[0] ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|lpm_counter:cntr6|cntr_oaj:auto_generated|counter_reg_bit[0] ; spi_clk      ; spi_clk     ; 0.000        ; 0.036      ; 0.435      ;
; 0.315 ; data_in[21]                                                                                                                                                 ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[21]                                                   ; spi_clk      ; spi_clk     ; 0.000        ; 0.035      ; 0.434      ;
; 0.317 ; ahb2ram:u_ahb2ram|usr_address[10]                                                                                                                           ; ahb2ram:u_ahb2ram|ram_two_port:u1_ram_two_port|altsyncram:altsyncram_component|altsyncram_1mf2:auto_generated|ram_block1a16~portb_address_reg0              ; spi_clk      ; spi_clk     ; 0.000        ; 0.179      ; 0.600      ;
; 0.318 ; reconfig_d2                                                                                                                                                 ; reconfig                                                                                                                                                    ; spi_clk      ; spi_clk     ; 0.000        ; 0.035      ; 0.437      ;
; 0.320 ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|lpm_counter:cntr5|cntr_paj:auto_generated|counter_reg_bit[0] ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|lpm_counter:cntr5|cntr_paj:auto_generated|counter_reg_bit[0] ; spi_clk      ; spi_clk     ; 0.000        ; 0.035      ; 0.439      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                             ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[33]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[32]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.313      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[11]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[12]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[11]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[16]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[15]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[14]                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[14]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.313      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[56]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[55]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[58]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[57]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[70]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[69]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[1]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[15]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[14]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[19]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[18]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[14]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[13]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[15]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[14]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[17]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[16]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[18]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[17]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[19]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[18]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[9]                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[8]                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.196 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[51]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[50]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[189] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[188] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[12]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[11]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.315      ;
; 0.196 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[25]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[24]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.315      ;
; 0.196 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[42]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[41]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[4]                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[3]                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.315      ;
; 0.196 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[9]                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.315      ;
; 0.197 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[68]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[67]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.316      ;
; 0.197 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[13]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[12]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.317      ;
; 0.197 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.316      ;
; 0.197 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[8]                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[7]                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.316      ;
; 0.197 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[109] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[108] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.316      ;
; 0.197 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8]                                                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.316      ;
; 0.198 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[34]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[33]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[123] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[122] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.317      ;
; 0.198 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[141] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[140] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.317      ;
; 0.198 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[172] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[171] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.317      ;
; 0.198 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.317      ;
; 0.198 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[7]                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[6]                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.317      ;
; 0.198 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[2]                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[1]                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[11]                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[10]                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.317      ;
; 0.198 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[4]                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[3]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.317      ;
; 0.198 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[79]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[78]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.317      ;
; 0.198 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.317      ;
; 0.199 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[13]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[12]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.318      ;
; 0.199 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[21]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[20]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.318      ;
; 0.199 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[28]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[27]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.318      ;
; 0.199 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[121] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[120] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.318      ;
; 0.199 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[139] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[138] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.318      ;
; 0.199 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[142] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[141] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.318      ;
; 0.199 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[151] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[150] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.318      ;
; 0.199 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[156] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[155] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.318      ;
; 0.199 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[183] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[182] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.318      ;
; 0.199 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[207] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[206] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.318      ;
; 0.199 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.318      ;
; 0.199 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.318      ;
; 0.199 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[11]                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[11]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.318      ;
; 0.199 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1]   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[0]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.318      ;
; 0.199 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[10]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[9]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.318      ;
; 0.199 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[49]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[48]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.318      ;
; 0.199 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[51]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[50]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.318      ;
; 0.199 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[61]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[60]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.318      ;
; 0.199 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[82]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[81]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.318      ;
; 0.199 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[85]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[84]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.318      ;
; 0.199 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[100] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[99]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.318      ;
; 0.199 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[117] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[116] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.318      ;
; 0.199 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[118] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[117] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.318      ;
; 0.199 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.318      ;
; 0.199 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.318      ;
; 0.199 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.318      ;
; 0.199 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.318      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk'                                                                                                                      ;
+-------+------------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                          ; To Node                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.187 ; reset_module:rst_mod|reset_init[5] ; reset_module:rst_mod|reset_init[5] ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.194 ; reset_module:rst_mod|reset_init[0] ; reset_module:rst_mod|reset_init[0] ; clk          ; clk         ; 0.000        ; 0.036      ; 0.314      ;
; 0.195 ; heart_cnt[0]                       ; heart_cnt[0]                       ; clk          ; clk         ; 0.000        ; 0.035      ; 0.314      ;
; 0.204 ; heart_cnt[29]                      ; heart_cnt[29]                      ; clk          ; clk         ; 0.000        ; 0.036      ; 0.324      ;
; 0.292 ; reset_module:rst_mod|reset_init[5] ; reset_module:rst_mod|rst_n         ; clk          ; clk         ; 0.000        ; 0.036      ; 0.412      ;
; 0.294 ; reset_module:rst_mod|reset_init[2] ; reset_module:rst_mod|reset_init[2] ; clk          ; clk         ; 0.000        ; 0.036      ; 0.414      ;
; 0.295 ; reset_module:rst_mod|reset_init[4] ; reset_module:rst_mod|reset_init[4] ; clk          ; clk         ; 0.000        ; 0.036      ; 0.415      ;
; 0.296 ; reset_module:rst_mod|reset_init[3] ; reset_module:rst_mod|reset_init[3] ; clk          ; clk         ; 0.000        ; 0.036      ; 0.416      ;
; 0.299 ; heart_cnt[28]                      ; heart_cnt[28]                      ; clk          ; clk         ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; heart_cnt[5]                       ; heart_cnt[5]                       ; clk          ; clk         ; 0.000        ; 0.035      ; 0.418      ;
; 0.300 ; heart_cnt[6]                       ; heart_cnt[6]                       ; clk          ; clk         ; 0.000        ; 0.035      ; 0.419      ;
; 0.301 ; reset_module:rst_mod|reset_init[1] ; reset_module:rst_mod|reset_init[1] ; clk          ; clk         ; 0.000        ; 0.036      ; 0.421      ;
; 0.301 ; reset_module:rst_mod|reset_init[0] ; reset_module:rst_mod|reset_init[1] ; clk          ; clk         ; 0.000        ; 0.036      ; 0.421      ;
; 0.304 ; heart_cnt[14]                      ; heart_cnt[14]                      ; clk          ; clk         ; 0.000        ; 0.035      ; 0.423      ;
; 0.305 ; heart_cnt[26]                      ; heart_cnt[26]                      ; clk          ; clk         ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; heart_cnt[20]                      ; heart_cnt[20]                      ; clk          ; clk         ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; heart_cnt[18]                      ; heart_cnt[18]                      ; clk          ; clk         ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; heart_cnt[16]                      ; heart_cnt[16]                      ; clk          ; clk         ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; heart_cnt[12]                      ; heart_cnt[12]                      ; clk          ; clk         ; 0.000        ; 0.035      ; 0.424      ;
; 0.305 ; heart_cnt[4]                       ; heart_cnt[4]                       ; clk          ; clk         ; 0.000        ; 0.035      ; 0.424      ;
; 0.305 ; heart_cnt[2]                       ; heart_cnt[2]                       ; clk          ; clk         ; 0.000        ; 0.035      ; 0.424      ;
; 0.306 ; heart_cnt[24]                      ; heart_cnt[24]                      ; clk          ; clk         ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; heart_cnt[22]                      ; heart_cnt[22]                      ; clk          ; clk         ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; heart_cnt[21]                      ; heart_cnt[21]                      ; clk          ; clk         ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; heart_cnt[15]                      ; heart_cnt[15]                      ; clk          ; clk         ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; heart_cnt[10]                      ; heart_cnt[10]                      ; clk          ; clk         ; 0.000        ; 0.035      ; 0.425      ;
; 0.307 ; heart_cnt[23]                      ; heart_cnt[23]                      ; clk          ; clk         ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; heart_cnt[19]                      ; heart_cnt[19]                      ; clk          ; clk         ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; heart_cnt[17]                      ; heart_cnt[17]                      ; clk          ; clk         ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; heart_cnt[13]                      ; heart_cnt[13]                      ; clk          ; clk         ; 0.000        ; 0.035      ; 0.426      ;
; 0.307 ; heart_cnt[8]                       ; heart_cnt[8]                       ; clk          ; clk         ; 0.000        ; 0.035      ; 0.426      ;
; 0.307 ; heart_cnt[7]                       ; heart_cnt[7]                       ; clk          ; clk         ; 0.000        ; 0.035      ; 0.426      ;
; 0.308 ; heart_cnt[27]                      ; heart_cnt[27]                      ; clk          ; clk         ; 0.000        ; 0.036      ; 0.428      ;
; 0.308 ; heart_cnt[25]                      ; heart_cnt[25]                      ; clk          ; clk         ; 0.000        ; 0.036      ; 0.428      ;
; 0.308 ; heart_cnt[11]                      ; heart_cnt[11]                      ; clk          ; clk         ; 0.000        ; 0.035      ; 0.427      ;
; 0.308 ; heart_cnt[9]                       ; heart_cnt[9]                       ; clk          ; clk         ; 0.000        ; 0.035      ; 0.427      ;
; 0.308 ; heart_cnt[3]                       ; heart_cnt[3]                       ; clk          ; clk         ; 0.000        ; 0.035      ; 0.427      ;
; 0.312 ; heart_cnt[1]                       ; heart_cnt[1]                       ; clk          ; clk         ; 0.000        ; 0.035      ; 0.431      ;
; 0.443 ; reset_module:rst_mod|reset_init[2] ; reset_module:rst_mod|reset_init[3] ; clk          ; clk         ; 0.000        ; 0.036      ; 0.563      ;
; 0.448 ; heart_cnt[28]                      ; heart_cnt[29]                      ; clk          ; clk         ; 0.000        ; 0.036      ; 0.568      ;
; 0.449 ; heart_cnt[6]                       ; heart_cnt[7]                       ; clk          ; clk         ; 0.000        ; 0.035      ; 0.568      ;
; 0.453 ; heart_cnt[14]                      ; heart_cnt[15]                      ; clk          ; clk         ; 0.000        ; 0.035      ; 0.572      ;
; 0.453 ; reset_module:rst_mod|reset_init[1] ; reset_module:rst_mod|reset_init[2] ; clk          ; clk         ; 0.000        ; 0.036      ; 0.573      ;
; 0.454 ; heart_cnt[4]                       ; heart_cnt[5]                       ; clk          ; clk         ; 0.000        ; 0.035      ; 0.573      ;
; 0.454 ; heart_cnt[20]                      ; heart_cnt[21]                      ; clk          ; clk         ; 0.000        ; 0.036      ; 0.574      ;
; 0.454 ; heart_cnt[18]                      ; heart_cnt[19]                      ; clk          ; clk         ; 0.000        ; 0.036      ; 0.574      ;
; 0.454 ; heart_cnt[16]                      ; heart_cnt[17]                      ; clk          ; clk         ; 0.000        ; 0.036      ; 0.574      ;
; 0.454 ; heart_cnt[12]                      ; heart_cnt[13]                      ; clk          ; clk         ; 0.000        ; 0.035      ; 0.573      ;
; 0.454 ; heart_cnt[26]                      ; heart_cnt[27]                      ; clk          ; clk         ; 0.000        ; 0.036      ; 0.574      ;
; 0.454 ; heart_cnt[2]                       ; heart_cnt[3]                       ; clk          ; clk         ; 0.000        ; 0.035      ; 0.573      ;
; 0.454 ; reset_module:rst_mod|reset_init[3] ; reset_module:rst_mod|reset_init[4] ; clk          ; clk         ; 0.000        ; 0.036      ; 0.574      ;
; 0.454 ; reset_module:rst_mod|reset_init[0] ; reset_module:rst_mod|reset_init[2] ; clk          ; clk         ; 0.000        ; 0.036      ; 0.574      ;
; 0.455 ; heart_cnt[22]                      ; heart_cnt[23]                      ; clk          ; clk         ; 0.000        ; 0.036      ; 0.575      ;
; 0.455 ; heart_cnt[24]                      ; heart_cnt[25]                      ; clk          ; clk         ; 0.000        ; 0.036      ; 0.575      ;
; 0.455 ; heart_cnt[10]                      ; heart_cnt[11]                      ; clk          ; clk         ; 0.000        ; 0.035      ; 0.574      ;
; 0.456 ; heart_cnt[8]                       ; heart_cnt[9]                       ; clk          ; clk         ; 0.000        ; 0.035      ; 0.575      ;
; 0.456 ; reset_module:rst_mod|reset_init[1] ; reset_module:rst_mod|reset_init[3] ; clk          ; clk         ; 0.000        ; 0.036      ; 0.576      ;
; 0.457 ; heart_cnt[5]                       ; heart_cnt[6]                       ; clk          ; clk         ; 0.000        ; 0.035      ; 0.576      ;
; 0.457 ; reset_module:rst_mod|reset_init[0] ; reset_module:rst_mod|reset_init[3] ; clk          ; clk         ; 0.000        ; 0.036      ; 0.577      ;
; 0.460 ; heart_cnt[5]                       ; heart_cnt[7]                       ; clk          ; clk         ; 0.000        ; 0.035      ; 0.579      ;
; 0.464 ; heart_cnt[15]                      ; heart_cnt[16]                      ; clk          ; clk         ; 0.000        ; 0.036      ; 0.584      ;
; 0.464 ; heart_cnt[21]                      ; heart_cnt[22]                      ; clk          ; clk         ; 0.000        ; 0.036      ; 0.584      ;
; 0.465 ; heart_cnt[13]                      ; heart_cnt[14]                      ; clk          ; clk         ; 0.000        ; 0.035      ; 0.584      ;
; 0.465 ; heart_cnt[19]                      ; heart_cnt[20]                      ; clk          ; clk         ; 0.000        ; 0.036      ; 0.585      ;
; 0.465 ; heart_cnt[17]                      ; heart_cnt[18]                      ; clk          ; clk         ; 0.000        ; 0.036      ; 0.585      ;
; 0.465 ; heart_cnt[1]                       ; heart_cnt[2]                       ; clk          ; clk         ; 0.000        ; 0.035      ; 0.584      ;
; 0.465 ; heart_cnt[23]                      ; heart_cnt[24]                      ; clk          ; clk         ; 0.000        ; 0.036      ; 0.585      ;
; 0.465 ; heart_cnt[7]                       ; heart_cnt[8]                       ; clk          ; clk         ; 0.000        ; 0.035      ; 0.584      ;
; 0.466 ; heart_cnt[27]                      ; heart_cnt[28]                      ; clk          ; clk         ; 0.000        ; 0.036      ; 0.586      ;
; 0.466 ; heart_cnt[25]                      ; heart_cnt[26]                      ; clk          ; clk         ; 0.000        ; 0.036      ; 0.586      ;
; 0.466 ; heart_cnt[11]                      ; heart_cnt[12]                      ; clk          ; clk         ; 0.000        ; 0.035      ; 0.585      ;
; 0.466 ; heart_cnt[3]                       ; heart_cnt[4]                       ; clk          ; clk         ; 0.000        ; 0.035      ; 0.585      ;
; 0.466 ; heart_cnt[9]                       ; heart_cnt[10]                      ; clk          ; clk         ; 0.000        ; 0.035      ; 0.585      ;
; 0.467 ; heart_cnt[15]                      ; heart_cnt[17]                      ; clk          ; clk         ; 0.000        ; 0.036      ; 0.587      ;
; 0.467 ; heart_cnt[21]                      ; heart_cnt[23]                      ; clk          ; clk         ; 0.000        ; 0.036      ; 0.587      ;
; 0.468 ; heart_cnt[13]                      ; heart_cnt[15]                      ; clk          ; clk         ; 0.000        ; 0.035      ; 0.587      ;
; 0.468 ; heart_cnt[19]                      ; heart_cnt[21]                      ; clk          ; clk         ; 0.000        ; 0.036      ; 0.588      ;
; 0.468 ; heart_cnt[17]                      ; heart_cnt[19]                      ; clk          ; clk         ; 0.000        ; 0.036      ; 0.588      ;
; 0.468 ; heart_cnt[1]                       ; heart_cnt[3]                       ; clk          ; clk         ; 0.000        ; 0.035      ; 0.587      ;
; 0.468 ; heart_cnt[23]                      ; heart_cnt[25]                      ; clk          ; clk         ; 0.000        ; 0.036      ; 0.588      ;
; 0.468 ; heart_cnt[7]                       ; heart_cnt[9]                       ; clk          ; clk         ; 0.000        ; 0.035      ; 0.587      ;
; 0.469 ; heart_cnt[27]                      ; heart_cnt[29]                      ; clk          ; clk         ; 0.000        ; 0.036      ; 0.589      ;
; 0.469 ; heart_cnt[3]                       ; heart_cnt[5]                       ; clk          ; clk         ; 0.000        ; 0.035      ; 0.588      ;
; 0.469 ; heart_cnt[11]                      ; heart_cnt[13]                      ; clk          ; clk         ; 0.000        ; 0.035      ; 0.588      ;
; 0.469 ; heart_cnt[25]                      ; heart_cnt[27]                      ; clk          ; clk         ; 0.000        ; 0.036      ; 0.589      ;
; 0.469 ; heart_cnt[9]                       ; heart_cnt[11]                      ; clk          ; clk         ; 0.000        ; 0.035      ; 0.588      ;
; 0.497 ; heart_cnt[0]                       ; heart_cnt[1]                       ; clk          ; clk         ; 0.000        ; 0.036      ; 0.617      ;
; 0.502 ; reset_module:rst_mod|reset_init[5] ; reset_module:rst_mod|reset_init[4] ; clk          ; clk         ; 0.000        ; 0.036      ; 0.622      ;
; 0.502 ; reset_module:rst_mod|reset_init[5] ; reset_module:rst_mod|reset_init[3] ; clk          ; clk         ; 0.000        ; 0.036      ; 0.622      ;
; 0.502 ; reset_module:rst_mod|reset_init[5] ; reset_module:rst_mod|reset_init[2] ; clk          ; clk         ; 0.000        ; 0.036      ; 0.622      ;
; 0.502 ; reset_module:rst_mod|reset_init[5] ; reset_module:rst_mod|reset_init[1] ; clk          ; clk         ; 0.000        ; 0.036      ; 0.622      ;
; 0.502 ; reset_module:rst_mod|reset_init[5] ; reset_module:rst_mod|reset_init[0] ; clk          ; clk         ; 0.000        ; 0.036      ; 0.622      ;
; 0.506 ; reset_module:rst_mod|reset_init[2] ; reset_module:rst_mod|reset_init[4] ; clk          ; clk         ; 0.000        ; 0.036      ; 0.626      ;
; 0.512 ; heart_cnt[6]                       ; heart_cnt[8]                       ; clk          ; clk         ; 0.000        ; 0.035      ; 0.631      ;
; 0.515 ; heart_cnt[6]                       ; heart_cnt[9]                       ; clk          ; clk         ; 0.000        ; 0.035      ; 0.634      ;
; 0.516 ; heart_cnt[14]                      ; heart_cnt[16]                      ; clk          ; clk         ; 0.000        ; 0.035      ; 0.635      ;
; 0.517 ; heart_cnt[4]                       ; heart_cnt[6]                       ; clk          ; clk         ; 0.000        ; 0.035      ; 0.636      ;
; 0.517 ; heart_cnt[20]                      ; heart_cnt[22]                      ; clk          ; clk         ; 0.000        ; 0.036      ; 0.637      ;
; 0.517 ; heart_cnt[12]                      ; heart_cnt[14]                      ; clk          ; clk         ; 0.000        ; 0.035      ; 0.636      ;
; 0.517 ; heart_cnt[18]                      ; heart_cnt[20]                      ; clk          ; clk         ; 0.000        ; 0.036      ; 0.637      ;
+-------+------------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'cpu_clk'                                                                                                     ;
+--------+----------------------------+----------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                  ; To Node                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------+----------------------------------+--------------+-------------+--------------+------------+------------+
; 16.462 ; reset_module:rst_mod|rst_n ; ahb2ram:u_ahb2ram|hrdata[8]      ; clk          ; cpu_clk     ; 20.000       ; -1.305     ; 2.208      ;
; 16.462 ; reset_module:rst_mod|rst_n ; ahb2ram:u_ahb2ram|hrdata[9]      ; clk          ; cpu_clk     ; 20.000       ; -1.305     ; 2.208      ;
; 16.462 ; reset_module:rst_mod|rst_n ; ahb2ram:u_ahb2ram|hrdata[10]     ; clk          ; cpu_clk     ; 20.000       ; -1.305     ; 2.208      ;
; 16.462 ; reset_module:rst_mod|rst_n ; ahb2ram:u_ahb2ram|hrdata[11]     ; clk          ; cpu_clk     ; 20.000       ; -1.305     ; 2.208      ;
; 16.463 ; reset_module:rst_mod|rst_n ; ahb2ram:u_ahb2ram|hrdata[12]     ; clk          ; cpu_clk     ; 20.000       ; -1.305     ; 2.207      ;
; 16.463 ; reset_module:rst_mod|rst_n ; ahb2ram:u_ahb2ram|hrdata[13]     ; clk          ; cpu_clk     ; 20.000       ; -1.305     ; 2.207      ;
; 16.463 ; reset_module:rst_mod|rst_n ; ahb2ram:u_ahb2ram|hrdata[14]     ; clk          ; cpu_clk     ; 20.000       ; -1.305     ; 2.207      ;
; 16.463 ; reset_module:rst_mod|rst_n ; ahb2ram:u_ahb2ram|hrdata[15]     ; clk          ; cpu_clk     ; 20.000       ; -1.305     ; 2.207      ;
; 16.464 ; reset_module:rst_mod|rst_n ; ahb2ram:u_ahb2ram|hrdata[16]     ; clk          ; cpu_clk     ; 20.000       ; -1.306     ; 2.205      ;
; 16.464 ; reset_module:rst_mod|rst_n ; ahb2ram:u_ahb2ram|hrdata[17]     ; clk          ; cpu_clk     ; 20.000       ; -1.306     ; 2.205      ;
; 16.464 ; reset_module:rst_mod|rst_n ; ahb2ram:u_ahb2ram|hrdata[18]     ; clk          ; cpu_clk     ; 20.000       ; -1.306     ; 2.205      ;
; 16.464 ; reset_module:rst_mod|rst_n ; ahb2ram:u_ahb2ram|hrdata[19]     ; clk          ; cpu_clk     ; 20.000       ; -1.306     ; 2.205      ;
; 16.472 ; reset_module:rst_mod|rst_n ; ahb2ram:u_ahb2ram|hrdata[0]      ; clk          ; cpu_clk     ; 20.000       ; -1.301     ; 2.202      ;
; 16.472 ; reset_module:rst_mod|rst_n ; ahb2ram:u_ahb2ram|hrdata[1]      ; clk          ; cpu_clk     ; 20.000       ; -1.301     ; 2.202      ;
; 16.472 ; reset_module:rst_mod|rst_n ; ahb2ram:u_ahb2ram|hrdata[2]      ; clk          ; cpu_clk     ; 20.000       ; -1.301     ; 2.202      ;
; 16.472 ; reset_module:rst_mod|rst_n ; ahb2ram:u_ahb2ram|hrdata[3]      ; clk          ; cpu_clk     ; 20.000       ; -1.301     ; 2.202      ;
; 16.472 ; reset_module:rst_mod|rst_n ; ahb2ram:u_ahb2ram|hrdata[20]     ; clk          ; cpu_clk     ; 20.000       ; -1.299     ; 2.204      ;
; 16.472 ; reset_module:rst_mod|rst_n ; ahb2ram:u_ahb2ram|hrdata[21]     ; clk          ; cpu_clk     ; 20.000       ; -1.299     ; 2.204      ;
; 16.472 ; reset_module:rst_mod|rst_n ; ahb2ram:u_ahb2ram|hrdata[22]     ; clk          ; cpu_clk     ; 20.000       ; -1.299     ; 2.204      ;
; 16.472 ; reset_module:rst_mod|rst_n ; ahb2ram:u_ahb2ram|hrdata[23]     ; clk          ; cpu_clk     ; 20.000       ; -1.299     ; 2.204      ;
; 16.474 ; reset_module:rst_mod|rst_n ; ahb2ram:u_ahb2ram|hrdata[24]     ; clk          ; cpu_clk     ; 20.000       ; -1.301     ; 2.200      ;
; 16.474 ; reset_module:rst_mod|rst_n ; ahb2ram:u_ahb2ram|hrdata[25]     ; clk          ; cpu_clk     ; 20.000       ; -1.301     ; 2.200      ;
; 16.474 ; reset_module:rst_mod|rst_n ; ahb2ram:u_ahb2ram|hrdata[26]     ; clk          ; cpu_clk     ; 20.000       ; -1.301     ; 2.200      ;
; 16.474 ; reset_module:rst_mod|rst_n ; ahb2ram:u_ahb2ram|hrdata[27]     ; clk          ; cpu_clk     ; 20.000       ; -1.301     ; 2.200      ;
; 16.474 ; reset_module:rst_mod|rst_n ; ahb2ram:u_ahb2ram|hrdata[28]     ; clk          ; cpu_clk     ; 20.000       ; -1.303     ; 2.198      ;
; 16.474 ; reset_module:rst_mod|rst_n ; ahb2ram:u_ahb2ram|hrdata[29]     ; clk          ; cpu_clk     ; 20.000       ; -1.303     ; 2.198      ;
; 16.474 ; reset_module:rst_mod|rst_n ; ahb2ram:u_ahb2ram|hrdata[30]     ; clk          ; cpu_clk     ; 20.000       ; -1.303     ; 2.198      ;
; 16.474 ; reset_module:rst_mod|rst_n ; ahb2ram:u_ahb2ram|hrdata[31]     ; clk          ; cpu_clk     ; 20.000       ; -1.303     ; 2.198      ;
; 16.481 ; reset_module:rst_mod|rst_n ; ahb2ram:u_ahb2ram|hrdata[4]      ; clk          ; cpu_clk     ; 20.000       ; -1.303     ; 2.191      ;
; 16.481 ; reset_module:rst_mod|rst_n ; ahb2ram:u_ahb2ram|hrdata[5]      ; clk          ; cpu_clk     ; 20.000       ; -1.303     ; 2.191      ;
; 16.481 ; reset_module:rst_mod|rst_n ; ahb2ram:u_ahb2ram|hrdata[6]      ; clk          ; cpu_clk     ; 20.000       ; -1.303     ; 2.191      ;
; 16.481 ; reset_module:rst_mod|rst_n ; ahb2ram:u_ahb2ram|hrdata[7]      ; clk          ; cpu_clk     ; 20.000       ; -1.303     ; 2.191      ;
; 16.523 ; reset_module:rst_mod|rst_n ; ahb2ram:u_ahb2ram|rd_en_d1       ; clk          ; cpu_clk     ; 20.000       ; -1.463     ; 2.021      ;
; 16.523 ; reset_module:rst_mod|rst_n ; ahb2ram:u_ahb2ram|rd_en_d2       ; clk          ; cpu_clk     ; 20.000       ; -1.463     ; 2.021      ;
; 16.523 ; reset_module:rst_mod|rst_n ; ahb2ram:u_ahb2ram|rd_en_d3       ; clk          ; cpu_clk     ; 20.000       ; -1.463     ; 2.021      ;
; 16.523 ; reset_module:rst_mod|rst_n ; ahb2ram:u_ahb2ram|hready_out     ; clk          ; cpu_clk     ; 20.000       ; -1.463     ; 2.021      ;
; 16.523 ; reset_module:rst_mod|rst_n ; ahb2ram:u_ahb2ram|ram_wren       ; clk          ; cpu_clk     ; 20.000       ; -1.463     ; 2.021      ;
; 16.523 ; reset_module:rst_mod|rst_n ; ahb2ram:u_ahb2ram|byteena[0]     ; clk          ; cpu_clk     ; 20.000       ; -1.463     ; 2.021      ;
; 16.523 ; reset_module:rst_mod|rst_n ; ahb2ram:u_ahb2ram|byteena[1]     ; clk          ; cpu_clk     ; 20.000       ; -1.463     ; 2.021      ;
; 16.523 ; reset_module:rst_mod|rst_n ; ahb2ram:u_ahb2ram|byteena[2]     ; clk          ; cpu_clk     ; 20.000       ; -1.463     ; 2.021      ;
; 16.523 ; reset_module:rst_mod|rst_n ; ahb2ram:u_ahb2ram|byteena[3]     ; clk          ; cpu_clk     ; 20.000       ; -1.463     ; 2.021      ;
; 16.528 ; reset_module:rst_mod|rst_n ; printer_io:printer_io|io_reg[0]  ; clk          ; cpu_clk     ; 20.000       ; -1.460     ; 2.019      ;
; 16.528 ; reset_module:rst_mod|rst_n ; printer_io:printer_io|io_reg[3]  ; clk          ; cpu_clk     ; 20.000       ; -1.459     ; 2.020      ;
; 16.528 ; reset_module:rst_mod|rst_n ; printer_io:printer_io|io_reg[4]  ; clk          ; cpu_clk     ; 20.000       ; -1.459     ; 2.020      ;
; 16.528 ; reset_module:rst_mod|rst_n ; printer_io:printer_io|io_reg[5]  ; clk          ; cpu_clk     ; 20.000       ; -1.459     ; 2.020      ;
; 16.528 ; reset_module:rst_mod|rst_n ; printer_io:printer_io|io_reg[6]  ; clk          ; cpu_clk     ; 20.000       ; -1.459     ; 2.020      ;
; 16.528 ; reset_module:rst_mod|rst_n ; printer_io:printer_io|io_reg[14] ; clk          ; cpu_clk     ; 20.000       ; -1.459     ; 2.020      ;
; 16.528 ; reset_module:rst_mod|rst_n ; printer_io:printer_io|io_reg[15] ; clk          ; cpu_clk     ; 20.000       ; -1.459     ; 2.020      ;
; 16.528 ; reset_module:rst_mod|rst_n ; printer_io:printer_io|io_reg[16] ; clk          ; cpu_clk     ; 20.000       ; -1.460     ; 2.019      ;
; 16.528 ; reset_module:rst_mod|rst_n ; printer_io:printer_io|io_reg[17] ; clk          ; cpu_clk     ; 20.000       ; -1.460     ; 2.019      ;
; 16.528 ; reset_module:rst_mod|rst_n ; printer_io:printer_io|io_reg[18] ; clk          ; cpu_clk     ; 20.000       ; -1.459     ; 2.020      ;
; 16.528 ; reset_module:rst_mod|rst_n ; printer_io:printer_io|io_reg[19] ; clk          ; cpu_clk     ; 20.000       ; -1.459     ; 2.020      ;
; 16.528 ; reset_module:rst_mod|rst_n ; printer_io:printer_io|io_reg[20] ; clk          ; cpu_clk     ; 20.000       ; -1.460     ; 2.019      ;
; 16.528 ; reset_module:rst_mod|rst_n ; printer_io:printer_io|io_reg[21] ; clk          ; cpu_clk     ; 20.000       ; -1.460     ; 2.019      ;
; 16.528 ; reset_module:rst_mod|rst_n ; printer_io:printer_io|io_reg[22] ; clk          ; cpu_clk     ; 20.000       ; -1.460     ; 2.019      ;
; 16.528 ; reset_module:rst_mod|rst_n ; printer_io:printer_io|io_reg[23] ; clk          ; cpu_clk     ; 20.000       ; -1.460     ; 2.019      ;
; 16.528 ; reset_module:rst_mod|rst_n ; printer_io:printer_io|io_reg[24] ; clk          ; cpu_clk     ; 20.000       ; -1.459     ; 2.020      ;
; 16.528 ; reset_module:rst_mod|rst_n ; printer_io:printer_io|io_reg[25] ; clk          ; cpu_clk     ; 20.000       ; -1.459     ; 2.020      ;
; 16.528 ; reset_module:rst_mod|rst_n ; printer_io:printer_io|io_reg[26] ; clk          ; cpu_clk     ; 20.000       ; -1.459     ; 2.020      ;
; 16.528 ; reset_module:rst_mod|rst_n ; printer_io:printer_io|io_reg[27] ; clk          ; cpu_clk     ; 20.000       ; -1.460     ; 2.019      ;
; 16.528 ; reset_module:rst_mod|rst_n ; printer_io:printer_io|io_reg[29] ; clk          ; cpu_clk     ; 20.000       ; -1.460     ; 2.019      ;
; 16.528 ; reset_module:rst_mod|rst_n ; printer_io:printer_io|io_reg[30] ; clk          ; cpu_clk     ; 20.000       ; -1.459     ; 2.020      ;
; 16.529 ; reset_module:rst_mod|rst_n ; printer_io:printer_io|io_reg[7]  ; clk          ; cpu_clk     ; 20.000       ; -1.458     ; 2.020      ;
; 16.529 ; reset_module:rst_mod|rst_n ; printer_io:printer_io|io_reg[8]  ; clk          ; cpu_clk     ; 20.000       ; -1.458     ; 2.020      ;
; 16.529 ; reset_module:rst_mod|rst_n ; printer_io:printer_io|io_reg[10] ; clk          ; cpu_clk     ; 20.000       ; -1.458     ; 2.020      ;
; 16.529 ; reset_module:rst_mod|rst_n ; printer_io:printer_io|io_reg[12] ; clk          ; cpu_clk     ; 20.000       ; -1.458     ; 2.020      ;
; 16.529 ; reset_module:rst_mod|rst_n ; printer_io:printer_io|io_reg[28] ; clk          ; cpu_clk     ; 20.000       ; -1.459     ; 2.019      ;
; 16.531 ; reset_module:rst_mod|rst_n ; ahb2ram:u_ahb2ram|ram_addr[0]    ; clk          ; cpu_clk     ; 20.000       ; -1.457     ; 2.019      ;
; 16.531 ; reset_module:rst_mod|rst_n ; ahb2ram:u_ahb2ram|ram_addr[1]    ; clk          ; cpu_clk     ; 20.000       ; -1.457     ; 2.019      ;
; 16.531 ; reset_module:rst_mod|rst_n ; ahb2ram:u_ahb2ram|ram_addr[2]    ; clk          ; cpu_clk     ; 20.000       ; -1.457     ; 2.019      ;
; 16.531 ; reset_module:rst_mod|rst_n ; ahb2ram:u_ahb2ram|ram_addr[3]    ; clk          ; cpu_clk     ; 20.000       ; -1.457     ; 2.019      ;
; 16.531 ; reset_module:rst_mod|rst_n ; ahb2ram:u_ahb2ram|ram_addr[4]    ; clk          ; cpu_clk     ; 20.000       ; -1.457     ; 2.019      ;
; 16.531 ; reset_module:rst_mod|rst_n ; ahb2ram:u_ahb2ram|ram_addr[5]    ; clk          ; cpu_clk     ; 20.000       ; -1.457     ; 2.019      ;
; 16.531 ; reset_module:rst_mod|rst_n ; ahb2ram:u_ahb2ram|ram_addr[6]    ; clk          ; cpu_clk     ; 20.000       ; -1.457     ; 2.019      ;
; 16.531 ; reset_module:rst_mod|rst_n ; ahb2ram:u_ahb2ram|ram_addr[7]    ; clk          ; cpu_clk     ; 20.000       ; -1.457     ; 2.019      ;
; 16.531 ; reset_module:rst_mod|rst_n ; ahb2ram:u_ahb2ram|ram_addr[8]    ; clk          ; cpu_clk     ; 20.000       ; -1.457     ; 2.019      ;
; 16.531 ; reset_module:rst_mod|rst_n ; ahb2ram:u_ahb2ram|ram_addr[9]    ; clk          ; cpu_clk     ; 20.000       ; -1.457     ; 2.019      ;
; 16.531 ; reset_module:rst_mod|rst_n ; ahb2ram:u_ahb2ram|ram_addr[10]   ; clk          ; cpu_clk     ; 20.000       ; -1.457     ; 2.019      ;
; 16.535 ; reset_module:rst_mod|rst_n ; printer_io:printer_io|io_reg[1]  ; clk          ; cpu_clk     ; 20.000       ; -1.457     ; 2.015      ;
; 16.535 ; reset_module:rst_mod|rst_n ; printer_io:printer_io|io_reg[2]  ; clk          ; cpu_clk     ; 20.000       ; -1.457     ; 2.015      ;
; 16.535 ; reset_module:rst_mod|rst_n ; printer_io:printer_io|io_reg[9]  ; clk          ; cpu_clk     ; 20.000       ; -1.455     ; 2.017      ;
; 16.535 ; reset_module:rst_mod|rst_n ; printer_io:printer_io|io_reg[11] ; clk          ; cpu_clk     ; 20.000       ; -1.457     ; 2.015      ;
; 16.540 ; reset_module:rst_mod|rst_n ; printer_io:printer_io|io_reg[13] ; clk          ; cpu_clk     ; 20.000       ; -1.458     ; 2.009      ;
+--------+----------------------------+----------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'spi_clk'                                                                                                                                                                                                                                ;
+--------+----------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                  ; To Node                                                                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 16.527 ; reset_module:rst_mod|rst_n ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|lpm_counter:cntr6|cntr_oaj:auto_generated|counter_reg_bit[1] ; clk          ; spi_clk     ; 20.000       ; -1.457     ; 2.023      ;
; 16.527 ; reset_module:rst_mod|rst_n ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|lpm_counter:cntr6|cntr_oaj:auto_generated|counter_reg_bit[2] ; clk          ; spi_clk     ; 20.000       ; -1.457     ; 2.023      ;
; 16.527 ; reset_module:rst_mod|rst_n ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|lpm_counter:cntr6|cntr_oaj:auto_generated|counter_reg_bit[3] ; clk          ; spi_clk     ; 20.000       ; -1.457     ; 2.023      ;
; 16.527 ; reset_module:rst_mod|rst_n ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|lpm_counter:cntr6|cntr_oaj:auto_generated|counter_reg_bit[4] ; clk          ; spi_clk     ; 20.000       ; -1.457     ; 2.023      ;
; 16.527 ; reset_module:rst_mod|rst_n ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|lpm_counter:cntr6|cntr_oaj:auto_generated|counter_reg_bit[0] ; clk          ; spi_clk     ; 20.000       ; -1.457     ; 2.023      ;
; 16.527 ; reset_module:rst_mod|rst_n ; data_in[14]                                                                                                                                                 ; clk          ; spi_clk     ; 20.000       ; -1.456     ; 2.024      ;
; 16.527 ; reset_module:rst_mod|rst_n ; ahb2ram:u_ahb2ram|usr_address_tmp1[6]                                                                                                                       ; clk          ; spi_clk     ; 20.000       ; -1.455     ; 2.025      ;
; 16.527 ; reset_module:rst_mod|rst_n ; ahb2ram:u_ahb2ram|usr_address[6]                                                                                                                            ; clk          ; spi_clk     ; 20.000       ; -1.455     ; 2.025      ;
; 16.527 ; reset_module:rst_mod|rst_n ; ahb2ram:u_ahb2ram|usr_address_tmp1[9]                                                                                                                       ; clk          ; spi_clk     ; 20.000       ; -1.454     ; 2.026      ;
; 16.527 ; reset_module:rst_mod|rst_n ; ahb2ram:u_ahb2ram|usr_address[9]                                                                                                                            ; clk          ; spi_clk     ; 20.000       ; -1.454     ; 2.026      ;
; 16.528 ; reset_module:rst_mod|rst_n ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|write_wait_state                                             ; clk          ; spi_clk     ; 20.000       ; -1.457     ; 2.022      ;
; 16.528 ; reset_module:rst_mod|rst_n ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|write_init_state                                             ; clk          ; spi_clk     ; 20.000       ; -1.457     ; 2.022      ;
; 16.528 ; reset_module:rst_mod|rst_n ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe3a1[0]                                                   ; clk          ; spi_clk     ; 20.000       ; -1.457     ; 2.022      ;
; 16.528 ; reset_module:rst_mod|rst_n ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe3a0[0]                                                   ; clk          ; spi_clk     ; 20.000       ; -1.457     ; 2.022      ;
; 16.528 ; reset_module:rst_mod|rst_n ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|lpm_counter:cntr5|cntr_paj:auto_generated|counter_reg_bit[0] ; clk          ; spi_clk     ; 20.000       ; -1.458     ; 2.021      ;
; 16.528 ; reset_module:rst_mod|rst_n ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|lpm_counter:cntr5|cntr_paj:auto_generated|counter_reg_bit[2] ; clk          ; spi_clk     ; 20.000       ; -1.458     ; 2.021      ;
; 16.528 ; reset_module:rst_mod|rst_n ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|lpm_counter:cntr5|cntr_paj:auto_generated|counter_reg_bit[3] ; clk          ; spi_clk     ; 20.000       ; -1.458     ; 2.021      ;
; 16.528 ; reset_module:rst_mod|rst_n ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|lpm_counter:cntr5|cntr_paj:auto_generated|counter_reg_bit[4] ; clk          ; spi_clk     ; 20.000       ; -1.458     ; 2.021      ;
; 16.528 ; reset_module:rst_mod|rst_n ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|lpm_counter:cntr5|cntr_paj:auto_generated|counter_reg_bit[5] ; clk          ; spi_clk     ; 20.000       ; -1.458     ; 2.021      ;
; 16.528 ; reset_module:rst_mod|rst_n ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|write_init_counter_state                                     ; clk          ; spi_clk     ; 20.000       ; -1.457     ; 2.022      ;
; 16.528 ; reset_module:rst_mod|rst_n ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|write_pre_data_state                                         ; clk          ; spi_clk     ; 20.000       ; -1.458     ; 2.021      ;
; 16.528 ; reset_module:rst_mod|rst_n ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|write_data_state                                             ; clk          ; spi_clk     ; 20.000       ; -1.458     ; 2.021      ;
; 16.528 ; reset_module:rst_mod|rst_n ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|read_init_counter_state                                      ; clk          ; spi_clk     ; 20.000       ; -1.457     ; 2.022      ;
; 16.528 ; reset_module:rst_mod|rst_n ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|read_pre_data_state                                          ; clk          ; spi_clk     ; 20.000       ; -1.458     ; 2.021      ;
; 16.528 ; reset_module:rst_mod|rst_n ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|lpm_counter:cntr5|cntr_paj:auto_generated|counter_reg_bit[1] ; clk          ; spi_clk     ; 20.000       ; -1.458     ; 2.021      ;
; 16.528 ; reset_module:rst_mod|rst_n ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|read_data_state                                              ; clk          ; spi_clk     ; 20.000       ; -1.458     ; 2.021      ;
; 16.528 ; reset_module:rst_mod|rst_n ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|read_post_state                                              ; clk          ; spi_clk     ; 20.000       ; -1.458     ; 2.021      ;
; 16.528 ; reset_module:rst_mod|rst_n ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|write_source_update_state                                    ; clk          ; spi_clk     ; 20.000       ; -1.457     ; 2.022      ;
; 16.528 ; reset_module:rst_mod|rst_n ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|idle_state                                                   ; clk          ; spi_clk     ; 20.000       ; -1.457     ; 2.022      ;
; 16.528 ; reset_module:rst_mod|rst_n ; read_param_d                                                                                                                                                ; clk          ; spi_clk     ; 20.000       ; -1.457     ; 2.022      ;
; 16.528 ; reset_module:rst_mod|rst_n ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|write_post_data_state                                        ; clk          ; spi_clk     ; 20.000       ; -1.458     ; 2.021      ;
; 16.528 ; reset_module:rst_mod|rst_n ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|write_load_state                                             ; clk          ; spi_clk     ; 20.000       ; -1.458     ; 2.021      ;
; 16.528 ; reset_module:rst_mod|rst_n ; data_in[7]                                                                                                                                                  ; clk          ; spi_clk     ; 20.000       ; -1.457     ; 2.022      ;
; 16.528 ; reset_module:rst_mod|rst_n ; data_in[10]                                                                                                                                                 ; clk          ; spi_clk     ; 20.000       ; -1.456     ; 2.023      ;
; 16.528 ; reset_module:rst_mod|rst_n ; data_in[11]                                                                                                                                                 ; clk          ; spi_clk     ; 20.000       ; -1.455     ; 2.024      ;
; 16.528 ; reset_module:rst_mod|rst_n ; data_in[12]                                                                                                                                                 ; clk          ; spi_clk     ; 20.000       ; -1.456     ; 2.023      ;
; 16.528 ; reset_module:rst_mod|rst_n ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[19]                                                   ; clk          ; spi_clk     ; 20.000       ; -1.456     ; 2.023      ;
; 16.528 ; reset_module:rst_mod|rst_n ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[18]                                                   ; clk          ; spi_clk     ; 20.000       ; -1.456     ; 2.023      ;
; 16.528 ; reset_module:rst_mod|rst_n ; data_in[17]                                                                                                                                                 ; clk          ; spi_clk     ; 20.000       ; -1.455     ; 2.024      ;
; 16.528 ; reset_module:rst_mod|rst_n ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[17]                                                   ; clk          ; spi_clk     ; 20.000       ; -1.456     ; 2.023      ;
; 16.528 ; reset_module:rst_mod|rst_n ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[16]                                                   ; clk          ; spi_clk     ; 20.000       ; -1.456     ; 2.023      ;
; 16.528 ; reset_module:rst_mod|rst_n ; data_in[15]                                                                                                                                                 ; clk          ; spi_clk     ; 20.000       ; -1.455     ; 2.024      ;
; 16.528 ; reset_module:rst_mod|rst_n ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[15]                                                   ; clk          ; spi_clk     ; 20.000       ; -1.456     ; 2.023      ;
; 16.528 ; reset_module:rst_mod|rst_n ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[14]                                                   ; clk          ; spi_clk     ; 20.000       ; -1.456     ; 2.023      ;
; 16.528 ; reset_module:rst_mod|rst_n ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[13]                                                   ; clk          ; spi_clk     ; 20.000       ; -1.456     ; 2.023      ;
; 16.528 ; reset_module:rst_mod|rst_n ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[12]                                                   ; clk          ; spi_clk     ; 20.000       ; -1.456     ; 2.023      ;
; 16.528 ; reset_module:rst_mod|rst_n ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[11]                                                   ; clk          ; spi_clk     ; 20.000       ; -1.456     ; 2.023      ;
; 16.528 ; reset_module:rst_mod|rst_n ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[10]                                                   ; clk          ; spi_clk     ; 20.000       ; -1.456     ; 2.023      ;
; 16.528 ; reset_module:rst_mod|rst_n ; data_in[9]                                                                                                                                                  ; clk          ; spi_clk     ; 20.000       ; -1.454     ; 2.025      ;
; 16.528 ; reset_module:rst_mod|rst_n ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[9]                                                    ; clk          ; spi_clk     ; 20.000       ; -1.456     ; 2.023      ;
; 16.528 ; reset_module:rst_mod|rst_n ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[8]                                                    ; clk          ; spi_clk     ; 20.000       ; -1.456     ; 2.023      ;
; 16.528 ; reset_module:rst_mod|rst_n ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|idle_write_wait                                              ; clk          ; spi_clk     ; 20.000       ; -1.457     ; 2.022      ;
; 16.529 ; reset_module:rst_mod|rst_n ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe9a[5]                                                    ; clk          ; spi_clk     ; 20.000       ; -1.459     ; 2.019      ;
; 16.529 ; reset_module:rst_mod|rst_n ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe9a[6]                                                    ; clk          ; spi_clk     ; 20.000       ; -1.459     ; 2.019      ;
; 16.529 ; reset_module:rst_mod|rst_n ; read_source[0]                                                                                                                                              ; clk          ; spi_clk     ; 20.000       ; -1.458     ; 2.020      ;
; 16.529 ; reset_module:rst_mod|rst_n ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe9a[3]                                                    ; clk          ; spi_clk     ; 20.000       ; -1.459     ; 2.019      ;
; 16.529 ; reset_module:rst_mod|rst_n ; read_source[1]                                                                                                                                              ; clk          ; spi_clk     ; 20.000       ; -1.458     ; 2.020      ;
; 16.529 ; reset_module:rst_mod|rst_n ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe9a[4]                                                    ; clk          ; spi_clk     ; 20.000       ; -1.459     ; 2.019      ;
; 16.529 ; reset_module:rst_mod|rst_n ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe9a[2]                                                    ; clk          ; spi_clk     ; 20.000       ; -1.459     ; 2.019      ;
; 16.529 ; reset_module:rst_mod|rst_n ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|read_init_state                                              ; clk          ; spi_clk     ; 20.000       ; -1.458     ; 2.020      ;
; 16.529 ; reset_module:rst_mod|rst_n ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe2a1[0]                                                   ; clk          ; spi_clk     ; 20.000       ; -1.458     ; 2.020      ;
; 16.529 ; reset_module:rst_mod|rst_n ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe2a0[0]                                                   ; clk          ; spi_clk     ; 20.000       ; -1.458     ; 2.020      ;
; 16.529 ; reset_module:rst_mod|rst_n ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|read_source_update_state                                     ; clk          ; spi_clk     ; 20.000       ; -1.456     ; 2.022      ;
; 16.529 ; reset_module:rst_mod|rst_n ; write_param                                                                                                                                                 ; clk          ; spi_clk     ; 20.000       ; -1.458     ; 2.020      ;
; 16.529 ; reset_module:rst_mod|rst_n ; write_param_d                                                                                                                                               ; clk          ; spi_clk     ; 20.000       ; -1.458     ; 2.020      ;
; 16.529 ; reset_module:rst_mod|rst_n ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe9a[1]                                                    ; clk          ; spi_clk     ; 20.000       ; -1.459     ; 2.019      ;
; 16.529 ; reset_module:rst_mod|rst_n ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe8                                                        ; clk          ; spi_clk     ; 20.000       ; -1.458     ; 2.020      ;
; 16.529 ; reset_module:rst_mod|rst_n ; data_in[19]                                                                                                                                                 ; clk          ; spi_clk     ; 20.000       ; -1.456     ; 2.022      ;
; 16.529 ; reset_module:rst_mod|rst_n ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe1a1[0]                                                   ; clk          ; spi_clk     ; 20.000       ; -1.458     ; 2.020      ;
; 16.529 ; reset_module:rst_mod|rst_n ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe1a0[0]                                                   ; clk          ; spi_clk     ; 20.000       ; -1.458     ; 2.020      ;
; 16.530 ; reset_module:rst_mod|rst_n ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe9a[0]                                                    ; clk          ; spi_clk     ; 20.000       ; -1.458     ; 2.019      ;
; 16.530 ; reset_module:rst_mod|rst_n ; data_in[8]                                                                                                                                                  ; clk          ; spi_clk     ; 20.000       ; -1.456     ; 2.021      ;
; 16.530 ; reset_module:rst_mod|rst_n ; data_in[20]                                                                                                                                                 ; clk          ; spi_clk     ; 20.000       ; -1.460     ; 2.017      ;
; 16.530 ; reset_module:rst_mod|rst_n ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[28]                                                   ; clk          ; spi_clk     ; 20.000       ; -1.460     ; 2.017      ;
; 16.530 ; reset_module:rst_mod|rst_n ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[27]                                                   ; clk          ; spi_clk     ; 20.000       ; -1.460     ; 2.017      ;
; 16.530 ; reset_module:rst_mod|rst_n ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[26]                                                   ; clk          ; spi_clk     ; 20.000       ; -1.460     ; 2.017      ;
; 16.530 ; reset_module:rst_mod|rst_n ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[25]                                                   ; clk          ; spi_clk     ; 20.000       ; -1.460     ; 2.017      ;
; 16.530 ; reset_module:rst_mod|rst_n ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[24]                                                   ; clk          ; spi_clk     ; 20.000       ; -1.460     ; 2.017      ;
; 16.530 ; reset_module:rst_mod|rst_n ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[23]                                                   ; clk          ; spi_clk     ; 20.000       ; -1.460     ; 2.017      ;
; 16.530 ; reset_module:rst_mod|rst_n ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[22]                                                   ; clk          ; spi_clk     ; 20.000       ; -1.460     ; 2.017      ;
; 16.530 ; reset_module:rst_mod|rst_n ; data_in[21]                                                                                                                                                 ; clk          ; spi_clk     ; 20.000       ; -1.460     ; 2.017      ;
; 16.530 ; reset_module:rst_mod|rst_n ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[21]                                                   ; clk          ; spi_clk     ; 20.000       ; -1.460     ; 2.017      ;
; 16.530 ; reset_module:rst_mod|rst_n ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[20]                                                   ; clk          ; spi_clk     ; 20.000       ; -1.460     ; 2.017      ;
; 16.530 ; reset_module:rst_mod|rst_n ; data_in[18]                                                                                                                                                 ; clk          ; spi_clk     ; 20.000       ; -1.468     ; 2.009      ;
; 16.530 ; reset_module:rst_mod|rst_n ; data_in[13]                                                                                                                                                 ; clk          ; spi_clk     ; 20.000       ; -1.457     ; 2.020      ;
; 16.530 ; reset_module:rst_mod|rst_n ; data_in[5]                                                                                                                                                  ; clk          ; spi_clk     ; 20.000       ; -1.458     ; 2.019      ;
; 16.530 ; reset_module:rst_mod|rst_n ; data_in[4]                                                                                                                                                  ; clk          ; spi_clk     ; 20.000       ; -1.458     ; 2.019      ;
; 16.530 ; reset_module:rst_mod|rst_n ; data_in[0]                                                                                                                                                  ; clk          ; spi_clk     ; 20.000       ; -1.455     ; 2.022      ;
; 16.530 ; reset_module:rst_mod|rst_n ; ahb2ram:u_ahb2ram|usr_address_tmp1[10]                                                                                                                      ; clk          ; spi_clk     ; 20.000       ; -1.459     ; 2.018      ;
; 16.530 ; reset_module:rst_mod|rst_n ; ahb2ram:u_ahb2ram|usr_address[10]                                                                                                                           ; clk          ; spi_clk     ; 20.000       ; -1.459     ; 2.018      ;
; 16.531 ; reset_module:rst_mod|rst_n ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[7]                                                    ; clk          ; spi_clk     ; 20.000       ; -1.458     ; 2.018      ;
; 16.531 ; reset_module:rst_mod|rst_n ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[6]                                                    ; clk          ; spi_clk     ; 20.000       ; -1.458     ; 2.018      ;
; 16.531 ; reset_module:rst_mod|rst_n ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[5]                                                    ; clk          ; spi_clk     ; 20.000       ; -1.458     ; 2.018      ;
; 16.531 ; reset_module:rst_mod|rst_n ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[4]                                                    ; clk          ; spi_clk     ; 20.000       ; -1.458     ; 2.018      ;
; 16.531 ; reset_module:rst_mod|rst_n ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[3]                                                    ; clk          ; spi_clk     ; 20.000       ; -1.458     ; 2.018      ;
; 16.531 ; reset_module:rst_mod|rst_n ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[2]                                                    ; clk          ; spi_clk     ; 20.000       ; -1.458     ; 2.018      ;
; 16.531 ; reset_module:rst_mod|rst_n ; data_in[1]                                                                                                                                                  ; clk          ; spi_clk     ; 20.000       ; -1.457     ; 2.019      ;
; 16.531 ; reset_module:rst_mod|rst_n ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[1]                                                    ; clk          ; spi_clk     ; 20.000       ; -1.458     ; 2.018      ;
; 16.531 ; reset_module:rst_mod|rst_n ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[0]                                                    ; clk          ; spi_clk     ; 20.000       ; -1.458     ; 2.018      ;
; 16.531 ; reset_module:rst_mod|rst_n ; reconfig_d1                                                                                                                                                 ; clk          ; spi_clk     ; 20.000       ; -1.459     ; 2.017      ;
+--------+----------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'clk'                                                                                      ;
+--------+----------------------------+---------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                  ; To Node       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------+---------------+--------------+-------------+--------------+------------+------------+
; 17.936 ; reset_module:rst_mod|rst_n ; heart_cnt[0]  ; clk          ; clk         ; 20.000       ; -0.052     ; 2.019      ;
; 17.936 ; reset_module:rst_mod|rst_n ; heart_cnt[1]  ; clk          ; clk         ; 20.000       ; -0.051     ; 2.020      ;
; 17.936 ; reset_module:rst_mod|rst_n ; heart_cnt[2]  ; clk          ; clk         ; 20.000       ; -0.051     ; 2.020      ;
; 17.936 ; reset_module:rst_mod|rst_n ; heart_cnt[3]  ; clk          ; clk         ; 20.000       ; -0.051     ; 2.020      ;
; 17.936 ; reset_module:rst_mod|rst_n ; heart_cnt[4]  ; clk          ; clk         ; 20.000       ; -0.051     ; 2.020      ;
; 17.936 ; reset_module:rst_mod|rst_n ; heart_cnt[5]  ; clk          ; clk         ; 20.000       ; -0.051     ; 2.020      ;
; 17.936 ; reset_module:rst_mod|rst_n ; heart_cnt[6]  ; clk          ; clk         ; 20.000       ; -0.051     ; 2.020      ;
; 17.936 ; reset_module:rst_mod|rst_n ; heart_cnt[7]  ; clk          ; clk         ; 20.000       ; -0.051     ; 2.020      ;
; 17.936 ; reset_module:rst_mod|rst_n ; heart_cnt[8]  ; clk          ; clk         ; 20.000       ; -0.051     ; 2.020      ;
; 17.936 ; reset_module:rst_mod|rst_n ; heart_cnt[9]  ; clk          ; clk         ; 20.000       ; -0.051     ; 2.020      ;
; 17.936 ; reset_module:rst_mod|rst_n ; heart_cnt[10] ; clk          ; clk         ; 20.000       ; -0.051     ; 2.020      ;
; 17.936 ; reset_module:rst_mod|rst_n ; heart_cnt[11] ; clk          ; clk         ; 20.000       ; -0.051     ; 2.020      ;
; 17.936 ; reset_module:rst_mod|rst_n ; heart_cnt[12] ; clk          ; clk         ; 20.000       ; -0.051     ; 2.020      ;
; 17.936 ; reset_module:rst_mod|rst_n ; heart_cnt[13] ; clk          ; clk         ; 20.000       ; -0.051     ; 2.020      ;
; 17.936 ; reset_module:rst_mod|rst_n ; heart_cnt[14] ; clk          ; clk         ; 20.000       ; -0.051     ; 2.020      ;
; 17.936 ; reset_module:rst_mod|rst_n ; heart_cnt[15] ; clk          ; clk         ; 20.000       ; -0.052     ; 2.019      ;
; 17.936 ; reset_module:rst_mod|rst_n ; heart_cnt[16] ; clk          ; clk         ; 20.000       ; -0.052     ; 2.019      ;
; 17.936 ; reset_module:rst_mod|rst_n ; heart_cnt[17] ; clk          ; clk         ; 20.000       ; -0.052     ; 2.019      ;
; 17.936 ; reset_module:rst_mod|rst_n ; heart_cnt[18] ; clk          ; clk         ; 20.000       ; -0.052     ; 2.019      ;
; 17.936 ; reset_module:rst_mod|rst_n ; heart_cnt[19] ; clk          ; clk         ; 20.000       ; -0.052     ; 2.019      ;
; 17.936 ; reset_module:rst_mod|rst_n ; heart_cnt[20] ; clk          ; clk         ; 20.000       ; -0.052     ; 2.019      ;
; 17.936 ; reset_module:rst_mod|rst_n ; heart_cnt[21] ; clk          ; clk         ; 20.000       ; -0.052     ; 2.019      ;
; 17.936 ; reset_module:rst_mod|rst_n ; heart_cnt[22] ; clk          ; clk         ; 20.000       ; -0.052     ; 2.019      ;
; 17.936 ; reset_module:rst_mod|rst_n ; heart_cnt[23] ; clk          ; clk         ; 20.000       ; -0.052     ; 2.019      ;
; 17.936 ; reset_module:rst_mod|rst_n ; heart_cnt[24] ; clk          ; clk         ; 20.000       ; -0.052     ; 2.019      ;
; 17.936 ; reset_module:rst_mod|rst_n ; heart_cnt[25] ; clk          ; clk         ; 20.000       ; -0.052     ; 2.019      ;
; 17.936 ; reset_module:rst_mod|rst_n ; heart_cnt[26] ; clk          ; clk         ; 20.000       ; -0.052     ; 2.019      ;
; 17.936 ; reset_module:rst_mod|rst_n ; heart_cnt[27] ; clk          ; clk         ; 20.000       ; -0.052     ; 2.019      ;
; 17.936 ; reset_module:rst_mod|rst_n ; heart_cnt[28] ; clk          ; clk         ; 20.000       ; -0.052     ; 2.019      ;
; 17.936 ; reset_module:rst_mod|rst_n ; heart_cnt[29] ; clk          ; clk         ; 20.000       ; -0.052     ; 2.019      ;
+--------+----------------------------+---------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+--------+-----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                             ; To Node                                                                                                                                                                                                                                                                             ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 49.216 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.444      ; 1.235      ;
; 97.859 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[6]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.107      ;
; 97.859 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[212] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.109      ;
; 97.859 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[211] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.109      ;
; 97.859 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[210] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.109      ;
; 97.859 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[209] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.109      ;
; 97.859 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[208] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.109      ;
; 97.859 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[207] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.109      ;
; 97.859 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[206] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.109      ;
; 97.859 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[205] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.109      ;
; 97.859 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[204] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.108      ;
; 97.859 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[203] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.108      ;
; 97.859 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[202] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.108      ;
; 97.859 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[201] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.108      ;
; 97.859 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[200] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.108      ;
; 97.859 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[199] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.108      ;
; 97.859 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[198] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.108      ;
; 97.859 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[197] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.108      ;
; 97.859 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[196] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.108      ;
; 97.859 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[195] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.108      ;
; 97.859 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[194] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.108      ;
; 97.859 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[193] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.108      ;
; 97.859 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[192] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.108      ;
; 97.859 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[191] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.106      ;
; 97.859 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[190] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.106      ;
; 97.859 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[189] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.106      ;
; 97.859 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[188] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.106      ;
; 97.859 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[187] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.106      ;
; 97.859 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[186] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.106      ;
; 97.859 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[185] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.106      ;
; 97.859 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[184] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.106      ;
; 97.859 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[183] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.106      ;
; 97.859 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[182] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.106      ;
; 97.859 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[181] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.106      ;
; 97.859 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[180] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.106      ;
; 97.859 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[151] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.106      ;
; 97.859 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[150] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.106      ;
; 97.859 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[149] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.106      ;
; 97.859 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[148] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.106      ;
; 97.859 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[147] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.106      ;
; 97.859 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[146] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.106      ;
; 97.859 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[145] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.106      ;
; 97.859 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[144] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.107      ;
; 97.859 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[131] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.107      ;
; 97.859 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[130] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.107      ;
; 97.859 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[129] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.107      ;
; 97.859 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[128] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.107      ;
; 97.859 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[127] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.107      ;
; 97.859 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[126] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.107      ;
; 97.859 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[125] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.107      ;
; 97.859 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[124] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.107      ;
; 97.859 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[123] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.107      ;
; 97.859 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[122] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.107      ;
; 97.859 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[121] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.107      ;
; 97.859 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[120] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.107      ;
; 97.859 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[23]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.106      ;
; 97.860 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[158] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.105      ;
; 97.860 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[157] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.105      ;
; 97.860 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[156] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.105      ;
; 97.860 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[155] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.105      ;
; 97.860 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[154] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.105      ;
; 97.860 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[153] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.105      ;
; 97.860 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[152] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.105      ;
; 97.860 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[38]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.103      ;
; 97.860 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[37]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.103      ;
; 97.860 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[36]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.103      ;
; 97.860 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[35]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.103      ;
; 97.860 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[34]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.103      ;
; 97.860 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[33]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.103      ;
; 97.860 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[32]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.103      ;
; 97.860 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[31]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.103      ;
; 97.861 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.101      ;
; 97.861 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[5]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.101      ;
; 97.861 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[47]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.101      ;
; 97.861 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[179] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.102      ;
; 97.861 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[178] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.102      ;
; 97.861 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[177] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.102      ;
; 97.861 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[176] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.102      ;
; 97.861 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[175] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.102      ;
; 97.861 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[174] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.102      ;
; 97.861 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[143] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.100      ;
; 97.861 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[142] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.100      ;
; 97.861 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[141] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.100      ;
; 97.861 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[140] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.100      ;
; 97.861 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[139] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.100      ;
; 97.861 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[138] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.100      ;
; 97.861 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[137] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.100      ;
; 97.861 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[46]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.101      ;
; 97.861 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[45]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.101      ;
; 97.861 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[44]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.101      ;
; 97.861 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[43]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.101      ;
; 97.861 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[42]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.101      ;
; 97.861 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[41]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.101      ;
; 97.861 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[40]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.101      ;
; 97.861 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[39]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.101      ;
; 97.861 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[30]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 2.103      ;
; 97.861 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[29]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 2.103      ;
; 97.861 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[28]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 2.103      ;
; 97.861 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[27]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 2.103      ;
; 97.861 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[26]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 2.103      ;
+--------+-----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+-----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                             ; To Node                                                                                                                                                                                                                                                                             ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.577 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.697      ;
; 0.577 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.697      ;
; 0.577 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.697      ;
; 0.577 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.697      ;
; 0.577 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.697      ;
; 0.577 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.697      ;
; 0.687 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.807      ;
; 0.687 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.807      ;
; 0.687 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.807      ;
; 0.687 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.807      ;
; 0.687 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.807      ;
; 0.687 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.807      ;
; 0.687 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.807      ;
; 0.687 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.807      ;
; 0.687 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.807      ;
; 0.687 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[9]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.807      ;
; 0.687 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.807      ;
; 0.687 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.807      ;
; 0.687 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.807      ;
; 0.687 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][8]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.807      ;
; 0.687 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][9]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.807      ;
; 0.687 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.807      ;
; 0.706 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.828      ;
; 0.762 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.030      ; 0.876      ;
; 0.811 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.928      ;
; 0.811 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.928      ;
; 0.811 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.928      ;
; 0.811 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.928      ;
; 0.811 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.928      ;
; 0.811 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.928      ;
; 0.811 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.928      ;
; 0.811 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.928      ;
; 0.811 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.928      ;
; 0.811 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.928      ;
; 0.811 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.928      ;
; 0.811 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.928      ;
; 0.828 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.951      ;
; 1.770 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[48]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 1.903      ;
; 1.770 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[49]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 1.903      ;
; 1.770 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[52]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 1.903      ;
; 1.770 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[54]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 1.903      ;
; 1.770 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[56]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 1.903      ;
; 1.770 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[58]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 1.903      ;
; 1.770 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[59]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 1.903      ;
; 1.770 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[60]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 1.903      ;
; 1.770 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[61]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 1.903      ;
; 1.770 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[69]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 1.898      ;
; 1.770 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[68]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 1.898      ;
; 1.770 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[67]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 1.898      ;
; 1.770 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[66]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 1.898      ;
; 1.770 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[65]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 1.898      ;
; 1.770 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[64]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 1.898      ;
; 1.770 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[63]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 1.903      ;
; 1.770 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[62]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 1.903      ;
; 1.770 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[57]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 1.903      ;
; 1.770 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[55]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 1.903      ;
; 1.770 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[53]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 1.903      ;
; 1.770 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[51]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 1.903      ;
; 1.770 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[50]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 1.903      ;
; 1.770 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[70]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 1.898      ;
; 1.770 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[6]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 1.903      ;
; 1.770 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[212] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 1.905      ;
; 1.770 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[211] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 1.905      ;
; 1.770 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[210] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 1.905      ;
; 1.770 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[209] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 1.905      ;
; 1.770 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[208] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 1.905      ;
; 1.770 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[207] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 1.905      ;
; 1.770 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[206] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 1.905      ;
; 1.770 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[205] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 1.905      ;
; 1.770 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[204] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 1.905      ;
; 1.770 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[203] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 1.905      ;
; 1.770 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[202] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 1.905      ;
; 1.770 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[201] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 1.905      ;
; 1.770 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[200] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 1.905      ;
; 1.770 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[199] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 1.905      ;
; 1.770 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[198] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 1.905      ;
; 1.770 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[197] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 1.904      ;
; 1.770 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[196] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 1.904      ;
; 1.770 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[195] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 1.904      ;
; 1.770 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[194] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 1.904      ;
; 1.770 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[193] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 1.904      ;
; 1.770 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[192] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 1.904      ;
; 1.770 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[191] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 1.903      ;
; 1.770 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[190] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 1.903      ;
; 1.770 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[189] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 1.903      ;
; 1.770 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[188] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 1.903      ;
; 1.770 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[187] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 1.903      ;
; 1.770 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[186] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 1.903      ;
; 1.770 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[179] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 1.901      ;
; 1.770 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[178] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 1.901      ;
; 1.770 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[177] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 1.901      ;
; 1.770 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[176] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 1.901      ;
; 1.770 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[175] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 1.901      ;
; 1.770 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[174] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 1.901      ;
; 1.770 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[173] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 1.900      ;
; 1.770 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[172] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 1.900      ;
; 1.770 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[171] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 1.900      ;
; 1.770 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[170] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 1.900      ;
; 1.770 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[169] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 1.900      ;
; 1.770 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[168] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 1.900      ;
+-------+-----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'clk'                                                                                      ;
+-------+----------------------------+---------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                  ; To Node       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------+---------------+--------------+-------------+--------------+------------+------------+
; 1.668 ; reset_module:rst_mod|rst_n ; heart_cnt[15] ; clk          ; clk         ; 0.000        ; 0.040      ; 1.792      ;
; 1.668 ; reset_module:rst_mod|rst_n ; heart_cnt[16] ; clk          ; clk         ; 0.000        ; 0.040      ; 1.792      ;
; 1.668 ; reset_module:rst_mod|rst_n ; heart_cnt[17] ; clk          ; clk         ; 0.000        ; 0.040      ; 1.792      ;
; 1.668 ; reset_module:rst_mod|rst_n ; heart_cnt[18] ; clk          ; clk         ; 0.000        ; 0.040      ; 1.792      ;
; 1.668 ; reset_module:rst_mod|rst_n ; heart_cnt[19] ; clk          ; clk         ; 0.000        ; 0.040      ; 1.792      ;
; 1.668 ; reset_module:rst_mod|rst_n ; heart_cnt[20] ; clk          ; clk         ; 0.000        ; 0.040      ; 1.792      ;
; 1.668 ; reset_module:rst_mod|rst_n ; heart_cnt[21] ; clk          ; clk         ; 0.000        ; 0.040      ; 1.792      ;
; 1.668 ; reset_module:rst_mod|rst_n ; heart_cnt[22] ; clk          ; clk         ; 0.000        ; 0.040      ; 1.792      ;
; 1.668 ; reset_module:rst_mod|rst_n ; heart_cnt[23] ; clk          ; clk         ; 0.000        ; 0.040      ; 1.792      ;
; 1.668 ; reset_module:rst_mod|rst_n ; heart_cnt[24] ; clk          ; clk         ; 0.000        ; 0.040      ; 1.792      ;
; 1.668 ; reset_module:rst_mod|rst_n ; heart_cnt[25] ; clk          ; clk         ; 0.000        ; 0.040      ; 1.792      ;
; 1.668 ; reset_module:rst_mod|rst_n ; heart_cnt[26] ; clk          ; clk         ; 0.000        ; 0.040      ; 1.792      ;
; 1.668 ; reset_module:rst_mod|rst_n ; heart_cnt[27] ; clk          ; clk         ; 0.000        ; 0.040      ; 1.792      ;
; 1.668 ; reset_module:rst_mod|rst_n ; heart_cnt[28] ; clk          ; clk         ; 0.000        ; 0.040      ; 1.792      ;
; 1.668 ; reset_module:rst_mod|rst_n ; heart_cnt[29] ; clk          ; clk         ; 0.000        ; 0.040      ; 1.792      ;
; 1.669 ; reset_module:rst_mod|rst_n ; heart_cnt[0]  ; clk          ; clk         ; 0.000        ; 0.039      ; 1.792      ;
; 1.669 ; reset_module:rst_mod|rst_n ; heart_cnt[1]  ; clk          ; clk         ; 0.000        ; 0.040      ; 1.793      ;
; 1.669 ; reset_module:rst_mod|rst_n ; heart_cnt[2]  ; clk          ; clk         ; 0.000        ; 0.040      ; 1.793      ;
; 1.669 ; reset_module:rst_mod|rst_n ; heart_cnt[3]  ; clk          ; clk         ; 0.000        ; 0.040      ; 1.793      ;
; 1.669 ; reset_module:rst_mod|rst_n ; heart_cnt[4]  ; clk          ; clk         ; 0.000        ; 0.040      ; 1.793      ;
; 1.669 ; reset_module:rst_mod|rst_n ; heart_cnt[5]  ; clk          ; clk         ; 0.000        ; 0.040      ; 1.793      ;
; 1.669 ; reset_module:rst_mod|rst_n ; heart_cnt[6]  ; clk          ; clk         ; 0.000        ; 0.040      ; 1.793      ;
; 1.669 ; reset_module:rst_mod|rst_n ; heart_cnt[7]  ; clk          ; clk         ; 0.000        ; 0.040      ; 1.793      ;
; 1.669 ; reset_module:rst_mod|rst_n ; heart_cnt[8]  ; clk          ; clk         ; 0.000        ; 0.040      ; 1.793      ;
; 1.669 ; reset_module:rst_mod|rst_n ; heart_cnt[9]  ; clk          ; clk         ; 0.000        ; 0.040      ; 1.793      ;
; 1.669 ; reset_module:rst_mod|rst_n ; heart_cnt[10] ; clk          ; clk         ; 0.000        ; 0.040      ; 1.793      ;
; 1.669 ; reset_module:rst_mod|rst_n ; heart_cnt[11] ; clk          ; clk         ; 0.000        ; 0.040      ; 1.793      ;
; 1.669 ; reset_module:rst_mod|rst_n ; heart_cnt[12] ; clk          ; clk         ; 0.000        ; 0.040      ; 1.793      ;
; 1.669 ; reset_module:rst_mod|rst_n ; heart_cnt[13] ; clk          ; clk         ; 0.000        ; 0.040      ; 1.793      ;
; 1.669 ; reset_module:rst_mod|rst_n ; heart_cnt[14] ; clk          ; clk         ; 0.000        ; 0.040      ; 1.793      ;
+-------+----------------------------+---------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'cpu_clk'                                                                                                     ;
+-------+----------------------------+----------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                  ; To Node                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------+----------------------------------+--------------+-------------+--------------+------------+------------+
; 2.866 ; reset_module:rst_mod|rst_n ; printer_io:printer_io|io_reg[13] ; clk          ; cpu_clk     ; 0.000        ; -1.168     ; 1.782      ;
; 2.872 ; reset_module:rst_mod|rst_n ; printer_io:printer_io|io_reg[1]  ; clk          ; cpu_clk     ; 0.000        ; -1.168     ; 1.788      ;
; 2.872 ; reset_module:rst_mod|rst_n ; printer_io:printer_io|io_reg[2]  ; clk          ; cpu_clk     ; 0.000        ; -1.168     ; 1.788      ;
; 2.872 ; reset_module:rst_mod|rst_n ; printer_io:printer_io|io_reg[9]  ; clk          ; cpu_clk     ; 0.000        ; -1.166     ; 1.790      ;
; 2.872 ; reset_module:rst_mod|rst_n ; printer_io:printer_io|io_reg[11] ; clk          ; cpu_clk     ; 0.000        ; -1.168     ; 1.788      ;
; 2.875 ; reset_module:rst_mod|rst_n ; ahb2ram:u_ahb2ram|ram_addr[0]    ; clk          ; cpu_clk     ; 0.000        ; -1.168     ; 1.791      ;
; 2.875 ; reset_module:rst_mod|rst_n ; ahb2ram:u_ahb2ram|ram_addr[1]    ; clk          ; cpu_clk     ; 0.000        ; -1.168     ; 1.791      ;
; 2.875 ; reset_module:rst_mod|rst_n ; ahb2ram:u_ahb2ram|ram_addr[2]    ; clk          ; cpu_clk     ; 0.000        ; -1.168     ; 1.791      ;
; 2.875 ; reset_module:rst_mod|rst_n ; ahb2ram:u_ahb2ram|ram_addr[3]    ; clk          ; cpu_clk     ; 0.000        ; -1.168     ; 1.791      ;
; 2.875 ; reset_module:rst_mod|rst_n ; ahb2ram:u_ahb2ram|ram_addr[4]    ; clk          ; cpu_clk     ; 0.000        ; -1.168     ; 1.791      ;
; 2.875 ; reset_module:rst_mod|rst_n ; ahb2ram:u_ahb2ram|ram_addr[5]    ; clk          ; cpu_clk     ; 0.000        ; -1.168     ; 1.791      ;
; 2.875 ; reset_module:rst_mod|rst_n ; ahb2ram:u_ahb2ram|ram_addr[6]    ; clk          ; cpu_clk     ; 0.000        ; -1.168     ; 1.791      ;
; 2.875 ; reset_module:rst_mod|rst_n ; ahb2ram:u_ahb2ram|ram_addr[7]    ; clk          ; cpu_clk     ; 0.000        ; -1.168     ; 1.791      ;
; 2.875 ; reset_module:rst_mod|rst_n ; ahb2ram:u_ahb2ram|ram_addr[8]    ; clk          ; cpu_clk     ; 0.000        ; -1.168     ; 1.791      ;
; 2.875 ; reset_module:rst_mod|rst_n ; ahb2ram:u_ahb2ram|ram_addr[9]    ; clk          ; cpu_clk     ; 0.000        ; -1.168     ; 1.791      ;
; 2.875 ; reset_module:rst_mod|rst_n ; ahb2ram:u_ahb2ram|ram_addr[10]   ; clk          ; cpu_clk     ; 0.000        ; -1.168     ; 1.791      ;
; 2.877 ; reset_module:rst_mod|rst_n ; printer_io:printer_io|io_reg[15] ; clk          ; cpu_clk     ; 0.000        ; -1.169     ; 1.792      ;
; 2.877 ; reset_module:rst_mod|rst_n ; printer_io:printer_io|io_reg[18] ; clk          ; cpu_clk     ; 0.000        ; -1.169     ; 1.792      ;
; 2.877 ; reset_module:rst_mod|rst_n ; printer_io:printer_io|io_reg[19] ; clk          ; cpu_clk     ; 0.000        ; -1.169     ; 1.792      ;
; 2.877 ; reset_module:rst_mod|rst_n ; printer_io:printer_io|io_reg[24] ; clk          ; cpu_clk     ; 0.000        ; -1.169     ; 1.792      ;
; 2.877 ; reset_module:rst_mod|rst_n ; printer_io:printer_io|io_reg[25] ; clk          ; cpu_clk     ; 0.000        ; -1.169     ; 1.792      ;
; 2.877 ; reset_module:rst_mod|rst_n ; printer_io:printer_io|io_reg[26] ; clk          ; cpu_clk     ; 0.000        ; -1.169     ; 1.792      ;
; 2.877 ; reset_module:rst_mod|rst_n ; printer_io:printer_io|io_reg[30] ; clk          ; cpu_clk     ; 0.000        ; -1.169     ; 1.792      ;
; 2.878 ; reset_module:rst_mod|rst_n ; printer_io:printer_io|io_reg[0]  ; clk          ; cpu_clk     ; 0.000        ; -1.170     ; 1.792      ;
; 2.878 ; reset_module:rst_mod|rst_n ; printer_io:printer_io|io_reg[3]  ; clk          ; cpu_clk     ; 0.000        ; -1.170     ; 1.792      ;
; 2.878 ; reset_module:rst_mod|rst_n ; printer_io:printer_io|io_reg[4]  ; clk          ; cpu_clk     ; 0.000        ; -1.170     ; 1.792      ;
; 2.878 ; reset_module:rst_mod|rst_n ; printer_io:printer_io|io_reg[5]  ; clk          ; cpu_clk     ; 0.000        ; -1.169     ; 1.793      ;
; 2.878 ; reset_module:rst_mod|rst_n ; printer_io:printer_io|io_reg[6]  ; clk          ; cpu_clk     ; 0.000        ; -1.169     ; 1.793      ;
; 2.878 ; reset_module:rst_mod|rst_n ; printer_io:printer_io|io_reg[7]  ; clk          ; cpu_clk     ; 0.000        ; -1.169     ; 1.793      ;
; 2.878 ; reset_module:rst_mod|rst_n ; printer_io:printer_io|io_reg[8]  ; clk          ; cpu_clk     ; 0.000        ; -1.169     ; 1.793      ;
; 2.878 ; reset_module:rst_mod|rst_n ; printer_io:printer_io|io_reg[10] ; clk          ; cpu_clk     ; 0.000        ; -1.169     ; 1.793      ;
; 2.878 ; reset_module:rst_mod|rst_n ; printer_io:printer_io|io_reg[12] ; clk          ; cpu_clk     ; 0.000        ; -1.169     ; 1.793      ;
; 2.878 ; reset_module:rst_mod|rst_n ; printer_io:printer_io|io_reg[14] ; clk          ; cpu_clk     ; 0.000        ; -1.170     ; 1.792      ;
; 2.878 ; reset_module:rst_mod|rst_n ; printer_io:printer_io|io_reg[16] ; clk          ; cpu_clk     ; 0.000        ; -1.171     ; 1.791      ;
; 2.878 ; reset_module:rst_mod|rst_n ; printer_io:printer_io|io_reg[17] ; clk          ; cpu_clk     ; 0.000        ; -1.170     ; 1.792      ;
; 2.878 ; reset_module:rst_mod|rst_n ; printer_io:printer_io|io_reg[20] ; clk          ; cpu_clk     ; 0.000        ; -1.170     ; 1.792      ;
; 2.878 ; reset_module:rst_mod|rst_n ; printer_io:printer_io|io_reg[21] ; clk          ; cpu_clk     ; 0.000        ; -1.170     ; 1.792      ;
; 2.878 ; reset_module:rst_mod|rst_n ; printer_io:printer_io|io_reg[22] ; clk          ; cpu_clk     ; 0.000        ; -1.170     ; 1.792      ;
; 2.878 ; reset_module:rst_mod|rst_n ; printer_io:printer_io|io_reg[23] ; clk          ; cpu_clk     ; 0.000        ; -1.170     ; 1.792      ;
; 2.878 ; reset_module:rst_mod|rst_n ; printer_io:printer_io|io_reg[27] ; clk          ; cpu_clk     ; 0.000        ; -1.170     ; 1.792      ;
; 2.878 ; reset_module:rst_mod|rst_n ; printer_io:printer_io|io_reg[28] ; clk          ; cpu_clk     ; 0.000        ; -1.170     ; 1.792      ;
; 2.878 ; reset_module:rst_mod|rst_n ; printer_io:printer_io|io_reg[29] ; clk          ; cpu_clk     ; 0.000        ; -1.170     ; 1.792      ;
; 2.882 ; reset_module:rst_mod|rst_n ; ahb2ram:u_ahb2ram|rd_en_d1       ; clk          ; cpu_clk     ; 0.000        ; -1.174     ; 1.792      ;
; 2.882 ; reset_module:rst_mod|rst_n ; ahb2ram:u_ahb2ram|rd_en_d2       ; clk          ; cpu_clk     ; 0.000        ; -1.174     ; 1.792      ;
; 2.882 ; reset_module:rst_mod|rst_n ; ahb2ram:u_ahb2ram|rd_en_d3       ; clk          ; cpu_clk     ; 0.000        ; -1.174     ; 1.792      ;
; 2.882 ; reset_module:rst_mod|rst_n ; ahb2ram:u_ahb2ram|hready_out     ; clk          ; cpu_clk     ; 0.000        ; -1.174     ; 1.792      ;
; 2.882 ; reset_module:rst_mod|rst_n ; ahb2ram:u_ahb2ram|ram_wren       ; clk          ; cpu_clk     ; 0.000        ; -1.174     ; 1.792      ;
; 2.882 ; reset_module:rst_mod|rst_n ; ahb2ram:u_ahb2ram|byteena[0]     ; clk          ; cpu_clk     ; 0.000        ; -1.174     ; 1.792      ;
; 2.882 ; reset_module:rst_mod|rst_n ; ahb2ram:u_ahb2ram|byteena[1]     ; clk          ; cpu_clk     ; 0.000        ; -1.174     ; 1.792      ;
; 2.882 ; reset_module:rst_mod|rst_n ; ahb2ram:u_ahb2ram|byteena[2]     ; clk          ; cpu_clk     ; 0.000        ; -1.174     ; 1.792      ;
; 2.882 ; reset_module:rst_mod|rst_n ; ahb2ram:u_ahb2ram|byteena[3]     ; clk          ; cpu_clk     ; 0.000        ; -1.174     ; 1.792      ;
; 2.907 ; reset_module:rst_mod|rst_n ; ahb2ram:u_ahb2ram|hrdata[4]      ; clk          ; cpu_clk     ; 0.000        ; -1.007     ; 1.990      ;
; 2.907 ; reset_module:rst_mod|rst_n ; ahb2ram:u_ahb2ram|hrdata[5]      ; clk          ; cpu_clk     ; 0.000        ; -1.007     ; 1.990      ;
; 2.907 ; reset_module:rst_mod|rst_n ; ahb2ram:u_ahb2ram|hrdata[6]      ; clk          ; cpu_clk     ; 0.000        ; -1.007     ; 1.990      ;
; 2.907 ; reset_module:rst_mod|rst_n ; ahb2ram:u_ahb2ram|hrdata[7]      ; clk          ; cpu_clk     ; 0.000        ; -1.007     ; 1.990      ;
; 2.913 ; reset_module:rst_mod|rst_n ; ahb2ram:u_ahb2ram|hrdata[0]      ; clk          ; cpu_clk     ; 0.000        ; -1.005     ; 1.998      ;
; 2.913 ; reset_module:rst_mod|rst_n ; ahb2ram:u_ahb2ram|hrdata[1]      ; clk          ; cpu_clk     ; 0.000        ; -1.005     ; 1.998      ;
; 2.913 ; reset_module:rst_mod|rst_n ; ahb2ram:u_ahb2ram|hrdata[2]      ; clk          ; cpu_clk     ; 0.000        ; -1.005     ; 1.998      ;
; 2.913 ; reset_module:rst_mod|rst_n ; ahb2ram:u_ahb2ram|hrdata[3]      ; clk          ; cpu_clk     ; 0.000        ; -1.005     ; 1.998      ;
; 2.913 ; reset_module:rst_mod|rst_n ; ahb2ram:u_ahb2ram|hrdata[24]     ; clk          ; cpu_clk     ; 0.000        ; -1.004     ; 1.999      ;
; 2.913 ; reset_module:rst_mod|rst_n ; ahb2ram:u_ahb2ram|hrdata[25]     ; clk          ; cpu_clk     ; 0.000        ; -1.004     ; 1.999      ;
; 2.913 ; reset_module:rst_mod|rst_n ; ahb2ram:u_ahb2ram|hrdata[26]     ; clk          ; cpu_clk     ; 0.000        ; -1.004     ; 1.999      ;
; 2.913 ; reset_module:rst_mod|rst_n ; ahb2ram:u_ahb2ram|hrdata[27]     ; clk          ; cpu_clk     ; 0.000        ; -1.004     ; 1.999      ;
; 2.913 ; reset_module:rst_mod|rst_n ; ahb2ram:u_ahb2ram|hrdata[28]     ; clk          ; cpu_clk     ; 0.000        ; -1.006     ; 1.997      ;
; 2.913 ; reset_module:rst_mod|rst_n ; ahb2ram:u_ahb2ram|hrdata[29]     ; clk          ; cpu_clk     ; 0.000        ; -1.006     ; 1.997      ;
; 2.913 ; reset_module:rst_mod|rst_n ; ahb2ram:u_ahb2ram|hrdata[30]     ; clk          ; cpu_clk     ; 0.000        ; -1.006     ; 1.997      ;
; 2.913 ; reset_module:rst_mod|rst_n ; ahb2ram:u_ahb2ram|hrdata[31]     ; clk          ; cpu_clk     ; 0.000        ; -1.006     ; 1.997      ;
; 2.914 ; reset_module:rst_mod|rst_n ; ahb2ram:u_ahb2ram|hrdata[20]     ; clk          ; cpu_clk     ; 0.000        ; -1.003     ; 2.001      ;
; 2.914 ; reset_module:rst_mod|rst_n ; ahb2ram:u_ahb2ram|hrdata[21]     ; clk          ; cpu_clk     ; 0.000        ; -1.003     ; 2.001      ;
; 2.914 ; reset_module:rst_mod|rst_n ; ahb2ram:u_ahb2ram|hrdata[22]     ; clk          ; cpu_clk     ; 0.000        ; -1.003     ; 2.001      ;
; 2.914 ; reset_module:rst_mod|rst_n ; ahb2ram:u_ahb2ram|hrdata[23]     ; clk          ; cpu_clk     ; 0.000        ; -1.003     ; 2.001      ;
; 2.921 ; reset_module:rst_mod|rst_n ; ahb2ram:u_ahb2ram|hrdata[8]      ; clk          ; cpu_clk     ; 0.000        ; -1.008     ; 2.003      ;
; 2.921 ; reset_module:rst_mod|rst_n ; ahb2ram:u_ahb2ram|hrdata[9]      ; clk          ; cpu_clk     ; 0.000        ; -1.008     ; 2.003      ;
; 2.921 ; reset_module:rst_mod|rst_n ; ahb2ram:u_ahb2ram|hrdata[10]     ; clk          ; cpu_clk     ; 0.000        ; -1.008     ; 2.003      ;
; 2.921 ; reset_module:rst_mod|rst_n ; ahb2ram:u_ahb2ram|hrdata[11]     ; clk          ; cpu_clk     ; 0.000        ; -1.008     ; 2.003      ;
; 2.921 ; reset_module:rst_mod|rst_n ; ahb2ram:u_ahb2ram|hrdata[12]     ; clk          ; cpu_clk     ; 0.000        ; -1.009     ; 2.002      ;
; 2.921 ; reset_module:rst_mod|rst_n ; ahb2ram:u_ahb2ram|hrdata[13]     ; clk          ; cpu_clk     ; 0.000        ; -1.009     ; 2.002      ;
; 2.921 ; reset_module:rst_mod|rst_n ; ahb2ram:u_ahb2ram|hrdata[14]     ; clk          ; cpu_clk     ; 0.000        ; -1.009     ; 2.002      ;
; 2.921 ; reset_module:rst_mod|rst_n ; ahb2ram:u_ahb2ram|hrdata[15]     ; clk          ; cpu_clk     ; 0.000        ; -1.009     ; 2.002      ;
; 2.921 ; reset_module:rst_mod|rst_n ; ahb2ram:u_ahb2ram|hrdata[16]     ; clk          ; cpu_clk     ; 0.000        ; -1.010     ; 2.001      ;
; 2.921 ; reset_module:rst_mod|rst_n ; ahb2ram:u_ahb2ram|hrdata[17]     ; clk          ; cpu_clk     ; 0.000        ; -1.010     ; 2.001      ;
; 2.921 ; reset_module:rst_mod|rst_n ; ahb2ram:u_ahb2ram|hrdata[18]     ; clk          ; cpu_clk     ; 0.000        ; -1.010     ; 2.001      ;
; 2.921 ; reset_module:rst_mod|rst_n ; ahb2ram:u_ahb2ram|hrdata[19]     ; clk          ; cpu_clk     ; 0.000        ; -1.010     ; 2.001      ;
+-------+----------------------------+----------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'spi_clk'                                                                                                                                                                                                                                ;
+-------+----------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                  ; To Node                                                                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 2.874 ; reset_module:rst_mod|rst_n ; counter[1]                                                                                                                                                  ; clk          ; spi_clk     ; 0.000        ; -1.178     ; 1.780      ;
; 2.874 ; reset_module:rst_mod|rst_n ; param[2]                                                                                                                                                    ; clk          ; spi_clk     ; 0.000        ; -1.178     ; 1.780      ;
; 2.874 ; reset_module:rst_mod|rst_n ; param[0]                                                                                                                                                    ; clk          ; spi_clk     ; 0.000        ; -1.178     ; 1.780      ;
; 2.874 ; reset_module:rst_mod|rst_n ; counter[0]                                                                                                                                                  ; clk          ; spi_clk     ; 0.000        ; -1.178     ; 1.780      ;
; 2.874 ; reset_module:rst_mod|rst_n ; counter[2]                                                                                                                                                  ; clk          ; spi_clk     ; 0.000        ; -1.178     ; 1.780      ;
; 2.874 ; reset_module:rst_mod|rst_n ; counter[3]                                                                                                                                                  ; clk          ; spi_clk     ; 0.000        ; -1.178     ; 1.780      ;
; 2.874 ; reset_module:rst_mod|rst_n ; read_param                                                                                                                                                  ; clk          ; spi_clk     ; 0.000        ; -1.178     ; 1.780      ;
; 2.874 ; reset_module:rst_mod|rst_n ; param[1]                                                                                                                                                    ; clk          ; spi_clk     ; 0.000        ; -1.178     ; 1.780      ;
; 2.874 ; reset_module:rst_mod|rst_n ; data_in[16]                                                                                                                                                 ; clk          ; spi_clk     ; 0.000        ; -1.178     ; 1.780      ;
; 2.874 ; reset_module:rst_mod|rst_n ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[7]                                                    ; clk          ; spi_clk     ; 0.000        ; -1.169     ; 1.789      ;
; 2.874 ; reset_module:rst_mod|rst_n ; data_in[6]                                                                                                                                                  ; clk          ; spi_clk     ; 0.000        ; -1.169     ; 1.789      ;
; 2.874 ; reset_module:rst_mod|rst_n ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[6]                                                    ; clk          ; spi_clk     ; 0.000        ; -1.169     ; 1.789      ;
; 2.874 ; reset_module:rst_mod|rst_n ; data_in[5]                                                                                                                                                  ; clk          ; spi_clk     ; 0.000        ; -1.168     ; 1.790      ;
; 2.874 ; reset_module:rst_mod|rst_n ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[5]                                                    ; clk          ; spi_clk     ; 0.000        ; -1.169     ; 1.789      ;
; 2.874 ; reset_module:rst_mod|rst_n ; data_in[4]                                                                                                                                                  ; clk          ; spi_clk     ; 0.000        ; -1.168     ; 1.790      ;
; 2.874 ; reset_module:rst_mod|rst_n ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[4]                                                    ; clk          ; spi_clk     ; 0.000        ; -1.169     ; 1.789      ;
; 2.874 ; reset_module:rst_mod|rst_n ; data_in[3]                                                                                                                                                  ; clk          ; spi_clk     ; 0.000        ; -1.169     ; 1.789      ;
; 2.874 ; reset_module:rst_mod|rst_n ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[3]                                                    ; clk          ; spi_clk     ; 0.000        ; -1.169     ; 1.789      ;
; 2.874 ; reset_module:rst_mod|rst_n ; data_in[2]                                                                                                                                                  ; clk          ; spi_clk     ; 0.000        ; -1.174     ; 1.784      ;
; 2.874 ; reset_module:rst_mod|rst_n ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[2]                                                    ; clk          ; spi_clk     ; 0.000        ; -1.169     ; 1.789      ;
; 2.874 ; reset_module:rst_mod|rst_n ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[1]                                                    ; clk          ; spi_clk     ; 0.000        ; -1.169     ; 1.789      ;
; 2.874 ; reset_module:rst_mod|rst_n ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[0]                                                    ; clk          ; spi_clk     ; 0.000        ; -1.169     ; 1.789      ;
; 2.874 ; reset_module:rst_mod|rst_n ; reconfig_d1                                                                                                                                                 ; clk          ; spi_clk     ; 0.000        ; -1.170     ; 1.788      ;
; 2.874 ; reset_module:rst_mod|rst_n ; reconfig_d2                                                                                                                                                 ; clk          ; spi_clk     ; 0.000        ; -1.170     ; 1.788      ;
; 2.874 ; reset_module:rst_mod|rst_n ; reconfig                                                                                                                                                    ; clk          ; spi_clk     ; 0.000        ; -1.170     ; 1.788      ;
; 2.874 ; reset_module:rst_mod|rst_n ; reconfig_cnt[0]                                                                                                                                             ; clk          ; spi_clk     ; 0.000        ; -1.170     ; 1.788      ;
; 2.874 ; reset_module:rst_mod|rst_n ; reconfig_cnt[1]                                                                                                                                             ; clk          ; spi_clk     ; 0.000        ; -1.170     ; 1.788      ;
; 2.874 ; reset_module:rst_mod|rst_n ; reconfig_cnt[2]                                                                                                                                             ; clk          ; spi_clk     ; 0.000        ; -1.170     ; 1.788      ;
; 2.874 ; reset_module:rst_mod|rst_n ; reconfig_cnt[3]                                                                                                                                             ; clk          ; spi_clk     ; 0.000        ; -1.170     ; 1.788      ;
; 2.874 ; reset_module:rst_mod|rst_n ; reconfig_lock                                                                                                                                               ; clk          ; spi_clk     ; 0.000        ; -1.170     ; 1.788      ;
; 2.874 ; reset_module:rst_mod|rst_n ; ahb2ram:u_ahb2ram|usr_address_tmp1[2]                                                                                                                       ; clk          ; spi_clk     ; 0.000        ; -1.177     ; 1.781      ;
; 2.874 ; reset_module:rst_mod|rst_n ; ahb2ram:u_ahb2ram|usr_address[2]                                                                                                                            ; clk          ; spi_clk     ; 0.000        ; -1.177     ; 1.781      ;
; 2.874 ; reset_module:rst_mod|rst_n ; ahb2ram:u_ahb2ram|usr_address_tmp1[3]                                                                                                                       ; clk          ; spi_clk     ; 0.000        ; -1.171     ; 1.787      ;
; 2.874 ; reset_module:rst_mod|rst_n ; ahb2ram:u_ahb2ram|usr_address[3]                                                                                                                            ; clk          ; spi_clk     ; 0.000        ; -1.171     ; 1.787      ;
; 2.874 ; reset_module:rst_mod|rst_n ; ahb2ram:u_ahb2ram|usr_address_tmp1[4]                                                                                                                       ; clk          ; spi_clk     ; 0.000        ; -1.176     ; 1.782      ;
; 2.874 ; reset_module:rst_mod|rst_n ; ahb2ram:u_ahb2ram|usr_address[4]                                                                                                                            ; clk          ; spi_clk     ; 0.000        ; -1.176     ; 1.782      ;
; 2.874 ; reset_module:rst_mod|rst_n ; ahb2ram:u_ahb2ram|usr_address_tmp1[5]                                                                                                                       ; clk          ; spi_clk     ; 0.000        ; -1.176     ; 1.782      ;
; 2.874 ; reset_module:rst_mod|rst_n ; ahb2ram:u_ahb2ram|usr_address[5]                                                                                                                            ; clk          ; spi_clk     ; 0.000        ; -1.176     ; 1.782      ;
; 2.874 ; reset_module:rst_mod|rst_n ; ahb2ram:u_ahb2ram|usr_address_tmp1[8]                                                                                                                       ; clk          ; spi_clk     ; 0.000        ; -1.169     ; 1.789      ;
; 2.874 ; reset_module:rst_mod|rst_n ; ahb2ram:u_ahb2ram|usr_address[8]                                                                                                                            ; clk          ; spi_clk     ; 0.000        ; -1.169     ; 1.789      ;
; 2.874 ; reset_module:rst_mod|rst_n ; ahb2ram:u_ahb2ram|usr_address_tmp1[10]                                                                                                                      ; clk          ; spi_clk     ; 0.000        ; -1.169     ; 1.789      ;
; 2.874 ; reset_module:rst_mod|rst_n ; ahb2ram:u_ahb2ram|usr_address[10]                                                                                                                           ; clk          ; spi_clk     ; 0.000        ; -1.169     ; 1.789      ;
; 2.875 ; reset_module:rst_mod|rst_n ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe9a[5]                                                    ; clk          ; spi_clk     ; 0.000        ; -1.169     ; 1.790      ;
; 2.875 ; reset_module:rst_mod|rst_n ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe9a[6]                                                    ; clk          ; spi_clk     ; 0.000        ; -1.169     ; 1.790      ;
; 2.875 ; reset_module:rst_mod|rst_n ; read_source[0]                                                                                                                                              ; clk          ; spi_clk     ; 0.000        ; -1.168     ; 1.791      ;
; 2.875 ; reset_module:rst_mod|rst_n ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe9a[3]                                                    ; clk          ; spi_clk     ; 0.000        ; -1.169     ; 1.790      ;
; 2.875 ; reset_module:rst_mod|rst_n ; read_source[1]                                                                                                                                              ; clk          ; spi_clk     ; 0.000        ; -1.168     ; 1.791      ;
; 2.875 ; reset_module:rst_mod|rst_n ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe9a[4]                                                    ; clk          ; spi_clk     ; 0.000        ; -1.169     ; 1.790      ;
; 2.875 ; reset_module:rst_mod|rst_n ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe9a[2]                                                    ; clk          ; spi_clk     ; 0.000        ; -1.169     ; 1.790      ;
; 2.875 ; reset_module:rst_mod|rst_n ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe9a[0]                                                    ; clk          ; spi_clk     ; 0.000        ; -1.169     ; 1.790      ;
; 2.875 ; reset_module:rst_mod|rst_n ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|read_init_state                                              ; clk          ; spi_clk     ; 0.000        ; -1.168     ; 1.791      ;
; 2.875 ; reset_module:rst_mod|rst_n ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe2a1[0]                                                   ; clk          ; spi_clk     ; 0.000        ; -1.168     ; 1.791      ;
; 2.875 ; reset_module:rst_mod|rst_n ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe2a0[0]                                                   ; clk          ; spi_clk     ; 0.000        ; -1.168     ; 1.791      ;
; 2.875 ; reset_module:rst_mod|rst_n ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|write_pre_data_state                                         ; clk          ; spi_clk     ; 0.000        ; -1.168     ; 1.791      ;
; 2.875 ; reset_module:rst_mod|rst_n ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|write_data_state                                             ; clk          ; spi_clk     ; 0.000        ; -1.168     ; 1.791      ;
; 2.875 ; reset_module:rst_mod|rst_n ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|read_pre_data_state                                          ; clk          ; spi_clk     ; 0.000        ; -1.168     ; 1.791      ;
; 2.875 ; reset_module:rst_mod|rst_n ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|lpm_counter:cntr6|cntr_oaj:auto_generated|counter_reg_bit[1] ; clk          ; spi_clk     ; 0.000        ; -1.167     ; 1.792      ;
; 2.875 ; reset_module:rst_mod|rst_n ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|lpm_counter:cntr6|cntr_oaj:auto_generated|counter_reg_bit[2] ; clk          ; spi_clk     ; 0.000        ; -1.167     ; 1.792      ;
; 2.875 ; reset_module:rst_mod|rst_n ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|lpm_counter:cntr6|cntr_oaj:auto_generated|counter_reg_bit[3] ; clk          ; spi_clk     ; 0.000        ; -1.167     ; 1.792      ;
; 2.875 ; reset_module:rst_mod|rst_n ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|lpm_counter:cntr6|cntr_oaj:auto_generated|counter_reg_bit[4] ; clk          ; spi_clk     ; 0.000        ; -1.167     ; 1.792      ;
; 2.875 ; reset_module:rst_mod|rst_n ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|read_data_state                                              ; clk          ; spi_clk     ; 0.000        ; -1.168     ; 1.791      ;
; 2.875 ; reset_module:rst_mod|rst_n ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|read_post_state                                              ; clk          ; spi_clk     ; 0.000        ; -1.168     ; 1.791      ;
; 2.875 ; reset_module:rst_mod|rst_n ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|lpm_counter:cntr6|cntr_oaj:auto_generated|counter_reg_bit[0] ; clk          ; spi_clk     ; 0.000        ; -1.167     ; 1.792      ;
; 2.875 ; reset_module:rst_mod|rst_n ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|read_source_update_state                                     ; clk          ; spi_clk     ; 0.000        ; -1.167     ; 1.792      ;
; 2.875 ; reset_module:rst_mod|rst_n ; write_param                                                                                                                                                 ; clk          ; spi_clk     ; 0.000        ; -1.168     ; 1.791      ;
; 2.875 ; reset_module:rst_mod|rst_n ; write_param_d                                                                                                                                               ; clk          ; spi_clk     ; 0.000        ; -1.168     ; 1.791      ;
; 2.875 ; reset_module:rst_mod|rst_n ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe9a[1]                                                    ; clk          ; spi_clk     ; 0.000        ; -1.169     ; 1.790      ;
; 2.875 ; reset_module:rst_mod|rst_n ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|write_post_data_state                                        ; clk          ; spi_clk     ; 0.000        ; -1.168     ; 1.791      ;
; 2.875 ; reset_module:rst_mod|rst_n ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|write_load_state                                             ; clk          ; spi_clk     ; 0.000        ; -1.168     ; 1.791      ;
; 2.875 ; reset_module:rst_mod|rst_n ; data_in[8]                                                                                                                                                  ; clk          ; spi_clk     ; 0.000        ; -1.167     ; 1.792      ;
; 2.875 ; reset_module:rst_mod|rst_n ; data_in[10]                                                                                                                                                 ; clk          ; spi_clk     ; 0.000        ; -1.166     ; 1.793      ;
; 2.875 ; reset_module:rst_mod|rst_n ; data_in[11]                                                                                                                                                 ; clk          ; spi_clk     ; 0.000        ; -1.165     ; 1.794      ;
; 2.875 ; reset_module:rst_mod|rst_n ; data_in[20]                                                                                                                                                 ; clk          ; spi_clk     ; 0.000        ; -1.171     ; 1.788      ;
; 2.875 ; reset_module:rst_mod|rst_n ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe8                                                        ; clk          ; spi_clk     ; 0.000        ; -1.168     ; 1.791      ;
; 2.875 ; reset_module:rst_mod|rst_n ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[28]                                                   ; clk          ; spi_clk     ; 0.000        ; -1.171     ; 1.788      ;
; 2.875 ; reset_module:rst_mod|rst_n ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[27]                                                   ; clk          ; spi_clk     ; 0.000        ; -1.171     ; 1.788      ;
; 2.875 ; reset_module:rst_mod|rst_n ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[26]                                                   ; clk          ; spi_clk     ; 0.000        ; -1.171     ; 1.788      ;
; 2.875 ; reset_module:rst_mod|rst_n ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[25]                                                   ; clk          ; spi_clk     ; 0.000        ; -1.171     ; 1.788      ;
; 2.875 ; reset_module:rst_mod|rst_n ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[24]                                                   ; clk          ; spi_clk     ; 0.000        ; -1.171     ; 1.788      ;
; 2.875 ; reset_module:rst_mod|rst_n ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[23]                                                   ; clk          ; spi_clk     ; 0.000        ; -1.171     ; 1.788      ;
; 2.875 ; reset_module:rst_mod|rst_n ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[22]                                                   ; clk          ; spi_clk     ; 0.000        ; -1.171     ; 1.788      ;
; 2.875 ; reset_module:rst_mod|rst_n ; data_in[21]                                                                                                                                                 ; clk          ; spi_clk     ; 0.000        ; -1.171     ; 1.788      ;
; 2.875 ; reset_module:rst_mod|rst_n ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[21]                                                   ; clk          ; spi_clk     ; 0.000        ; -1.171     ; 1.788      ;
; 2.875 ; reset_module:rst_mod|rst_n ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[20]                                                   ; clk          ; spi_clk     ; 0.000        ; -1.171     ; 1.788      ;
; 2.875 ; reset_module:rst_mod|rst_n ; data_in[19]                                                                                                                                                 ; clk          ; spi_clk     ; 0.000        ; -1.166     ; 1.793      ;
; 2.875 ; reset_module:rst_mod|rst_n ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[19]                                                   ; clk          ; spi_clk     ; 0.000        ; -1.166     ; 1.793      ;
; 2.875 ; reset_module:rst_mod|rst_n ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[18]                                                   ; clk          ; spi_clk     ; 0.000        ; -1.166     ; 1.793      ;
; 2.875 ; reset_module:rst_mod|rst_n ; data_in[17]                                                                                                                                                 ; clk          ; spi_clk     ; 0.000        ; -1.166     ; 1.793      ;
; 2.875 ; reset_module:rst_mod|rst_n ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[17]                                                   ; clk          ; spi_clk     ; 0.000        ; -1.166     ; 1.793      ;
; 2.875 ; reset_module:rst_mod|rst_n ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[16]                                                   ; clk          ; spi_clk     ; 0.000        ; -1.166     ; 1.793      ;
; 2.875 ; reset_module:rst_mod|rst_n ; data_in[15]                                                                                                                                                 ; clk          ; spi_clk     ; 0.000        ; -1.165     ; 1.794      ;
; 2.875 ; reset_module:rst_mod|rst_n ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[15]                                                   ; clk          ; spi_clk     ; 0.000        ; -1.166     ; 1.793      ;
; 2.875 ; reset_module:rst_mod|rst_n ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[14]                                                   ; clk          ; spi_clk     ; 0.000        ; -1.166     ; 1.793      ;
; 2.875 ; reset_module:rst_mod|rst_n ; data_in[13]                                                                                                                                                 ; clk          ; spi_clk     ; 0.000        ; -1.168     ; 1.791      ;
; 2.875 ; reset_module:rst_mod|rst_n ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[13]                                                   ; clk          ; spi_clk     ; 0.000        ; -1.166     ; 1.793      ;
; 2.875 ; reset_module:rst_mod|rst_n ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[12]                                                   ; clk          ; spi_clk     ; 0.000        ; -1.166     ; 1.793      ;
; 2.875 ; reset_module:rst_mod|rst_n ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[11]                                                   ; clk          ; spi_clk     ; 0.000        ; -1.166     ; 1.793      ;
; 2.875 ; reset_module:rst_mod|rst_n ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[10]                                                   ; clk          ; spi_clk     ; 0.000        ; -1.166     ; 1.793      ;
; 2.875 ; reset_module:rst_mod|rst_n ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[9]                                                    ; clk          ; spi_clk     ; 0.000        ; -1.166     ; 1.793      ;
; 2.875 ; reset_module:rst_mod|rst_n ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|dffe7a[8]                                                    ; clk          ; spi_clk     ; 0.000        ; -1.166     ; 1.793      ;
+-------+----------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'spi_clk'                                                                                                                                                                               ;
+--------+--------------+----------------+------------------+---------+------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                                                                                                                         ;
+--------+--------------+----------------+------------------+---------+------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; -5.000 ; 20.000       ; 25.000         ; Min Period       ; spi_clk ; Fall       ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|wire_sd4_regout                                 ;
; -0.106 ; 9.994        ; 10.100         ; High Pulse Width ; spi_clk ; Fall       ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|wire_sd4_regout                                 ;
; -0.095 ; 10.005       ; 10.100         ; Low Pulse Width  ; spi_clk ; Fall       ; remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|wire_sd4_regout                                 ;
; 9.748  ; 9.978        ; 0.230          ; Low Pulse Width  ; spi_clk ; Rise       ; ahb2ram:u_ahb2ram|ram_two_port:u1_ram_two_port|altsyncram:altsyncram_component|altsyncram_1mf2:auto_generated|ram_block1a8~portb_address_reg0  ;
; 9.748  ; 9.978        ; 0.230          ; Low Pulse Width  ; spi_clk ; Rise       ; ahb2ram:u_ahb2ram|ram_two_port:u1_ram_two_port|altsyncram:altsyncram_component|altsyncram_1mf2:auto_generated|ram_block1a8~portb_we_reg        ;
; 9.749  ; 9.979        ; 0.230          ; Low Pulse Width  ; spi_clk ; Rise       ; ahb2ram:u_ahb2ram|ram_two_port:u1_ram_two_port|altsyncram:altsyncram_component|altsyncram_1mf2:auto_generated|ram_block1a0~portb_address_reg0  ;
; 9.749  ; 9.979        ; 0.230          ; Low Pulse Width  ; spi_clk ; Rise       ; ahb2ram:u_ahb2ram|ram_two_port:u1_ram_two_port|altsyncram:altsyncram_component|altsyncram_1mf2:auto_generated|ram_block1a0~portb_we_reg        ;
; 9.749  ; 9.979        ; 0.230          ; Low Pulse Width  ; spi_clk ; Rise       ; ahb2ram:u_ahb2ram|ram_two_port:u1_ram_two_port|altsyncram:altsyncram_component|altsyncram_1mf2:auto_generated|ram_block1a12~portb_address_reg0 ;
; 9.749  ; 9.979        ; 0.230          ; Low Pulse Width  ; spi_clk ; Rise       ; ahb2ram:u_ahb2ram|ram_two_port:u1_ram_two_port|altsyncram:altsyncram_component|altsyncram_1mf2:auto_generated|ram_block1a12~portb_we_reg       ;
; 9.749  ; 9.979        ; 0.230          ; Low Pulse Width  ; spi_clk ; Rise       ; ahb2ram:u_ahb2ram|ram_two_port:u1_ram_two_port|altsyncram:altsyncram_component|altsyncram_1mf2:auto_generated|ram_block1a16~portb_address_reg0 ;
; 9.749  ; 9.979        ; 0.230          ; Low Pulse Width  ; spi_clk ; Rise       ; ahb2ram:u_ahb2ram|ram_two_port:u1_ram_two_port|altsyncram:altsyncram_component|altsyncram_1mf2:auto_generated|ram_block1a16~portb_we_reg       ;
; 9.750  ; 9.980        ; 0.230          ; Low Pulse Width  ; spi_clk ; Rise       ; ahb2ram:u_ahb2ram|ram_two_port:u1_ram_two_port|altsyncram:altsyncram_component|altsyncram_1mf2:auto_generated|ram_block1a28~portb_address_reg0 ;
; 9.750  ; 9.980        ; 0.230          ; Low Pulse Width  ; spi_clk ; Rise       ; ahb2ram:u_ahb2ram|ram_two_port:u1_ram_two_port|altsyncram:altsyncram_component|altsyncram_1mf2:auto_generated|ram_block1a28~portb_we_reg       ;
; 9.750  ; 9.980        ; 0.230          ; Low Pulse Width  ; spi_clk ; Rise       ; ahb2ram:u_ahb2ram|ram_two_port:u1_ram_two_port|altsyncram:altsyncram_component|altsyncram_1mf2:auto_generated|ram_block1a4~portb_address_reg0  ;
; 9.750  ; 9.980        ; 0.230          ; Low Pulse Width  ; spi_clk ; Rise       ; ahb2ram:u_ahb2ram|ram_two_port:u1_ram_two_port|altsyncram:altsyncram_component|altsyncram_1mf2:auto_generated|ram_block1a4~portb_we_reg        ;
; 9.750  ; 9.980        ; 0.230          ; Low Pulse Width  ; spi_clk ; Rise       ; ahb2ram:u_ahb2ram|ram_two_port:u1_ram_two_port|altsyncram:altsyncram_component|altsyncram_1mf2:auto_generated|ram_block1a8~portb_datain_reg0   ;
; 9.751  ; 9.981        ; 0.230          ; Low Pulse Width  ; spi_clk ; Rise       ; ahb2ram:u_ahb2ram|ram_two_port:u1_ram_two_port|altsyncram:altsyncram_component|altsyncram_1mf2:auto_generated|ram_block1a0~portb_datain_reg0   ;
; 9.751  ; 9.981        ; 0.230          ; Low Pulse Width  ; spi_clk ; Rise       ; ahb2ram:u_ahb2ram|ram_two_port:u1_ram_two_port|altsyncram:altsyncram_component|altsyncram_1mf2:auto_generated|ram_block1a12~portb_datain_reg0  ;
; 9.751  ; 9.981        ; 0.230          ; Low Pulse Width  ; spi_clk ; Rise       ; ahb2ram:u_ahb2ram|ram_two_port:u1_ram_two_port|altsyncram:altsyncram_component|altsyncram_1mf2:auto_generated|ram_block1a16~portb_datain_reg0  ;
; 9.751  ; 9.981        ; 0.230          ; Low Pulse Width  ; spi_clk ; Rise       ; ahb2ram:u_ahb2ram|ram_two_port:u1_ram_two_port|altsyncram:altsyncram_component|altsyncram_1mf2:auto_generated|ram_block1a20~portb_address_reg0 ;
; 9.751  ; 9.981        ; 0.230          ; Low Pulse Width  ; spi_clk ; Rise       ; ahb2ram:u_ahb2ram|ram_two_port:u1_ram_two_port|altsyncram:altsyncram_component|altsyncram_1mf2:auto_generated|ram_block1a20~portb_we_reg       ;
; 9.751  ; 9.981        ; 0.230          ; Low Pulse Width  ; spi_clk ; Rise       ; ahb2ram:u_ahb2ram|ram_two_port:u1_ram_two_port|altsyncram:altsyncram_component|altsyncram_1mf2:auto_generated|ram_block1a24~portb_address_reg0 ;
; 9.751  ; 9.981        ; 0.230          ; Low Pulse Width  ; spi_clk ; Rise       ; ahb2ram:u_ahb2ram|ram_two_port:u1_ram_two_port|altsyncram:altsyncram_component|altsyncram_1mf2:auto_generated|ram_block1a24~portb_we_reg       ;
; 9.752  ; 9.982        ; 0.230          ; Low Pulse Width  ; spi_clk ; Rise       ; ahb2ram:u_ahb2ram|ram_two_port:u1_ram_two_port|altsyncram:altsyncram_component|altsyncram_1mf2:auto_generated|ram_block1a28~portb_datain_reg0  ;
; 9.752  ; 9.982        ; 0.230          ; Low Pulse Width  ; spi_clk ; Rise       ; ahb2ram:u_ahb2ram|ram_two_port:u1_ram_two_port|altsyncram:altsyncram_component|altsyncram_1mf2:auto_generated|ram_block1a4~portb_datain_reg0   ;
; 9.753  ; 9.983        ; 0.230          ; Low Pulse Width  ; spi_clk ; Rise       ; ahb2ram:u_ahb2ram|ram_two_port:u1_ram_two_port|altsyncram:altsyncram_component|altsyncram_1mf2:auto_generated|ram_block1a20~portb_datain_reg0  ;
; 9.753  ; 9.983        ; 0.230          ; Low Pulse Width  ; spi_clk ; Rise       ; ahb2ram:u_ahb2ram|ram_two_port:u1_ram_two_port|altsyncram:altsyncram_component|altsyncram_1mf2:auto_generated|ram_block1a24~portb_datain_reg0  ;
; 9.782  ; 10.012       ; 0.230          ; High Pulse Width ; spi_clk ; Rise       ; ahb2ram:u_ahb2ram|ram_two_port:u1_ram_two_port|altsyncram:altsyncram_component|altsyncram_1mf2:auto_generated|ram_block1a20~portb_datain_reg0  ;
; 9.783  ; 10.013       ; 0.230          ; High Pulse Width ; spi_clk ; Rise       ; ahb2ram:u_ahb2ram|ram_two_port:u1_ram_two_port|altsyncram:altsyncram_component|altsyncram_1mf2:auto_generated|ram_block1a24~portb_datain_reg0  ;
; 9.783  ; 10.013       ; 0.230          ; High Pulse Width ; spi_clk ; Rise       ; ahb2ram:u_ahb2ram|ram_two_port:u1_ram_two_port|altsyncram:altsyncram_component|altsyncram_1mf2:auto_generated|ram_block1a4~portb_datain_reg0   ;
; 9.784  ; 10.014       ; 0.230          ; High Pulse Width ; spi_clk ; Rise       ; ahb2ram:u_ahb2ram|ram_two_port:u1_ram_two_port|altsyncram:altsyncram_component|altsyncram_1mf2:auto_generated|ram_block1a0~portb_datain_reg0   ;
; 9.784  ; 10.014       ; 0.230          ; High Pulse Width ; spi_clk ; Rise       ; ahb2ram:u_ahb2ram|ram_two_port:u1_ram_two_port|altsyncram:altsyncram_component|altsyncram_1mf2:auto_generated|ram_block1a20~portb_address_reg0 ;
; 9.784  ; 10.014       ; 0.230          ; High Pulse Width ; spi_clk ; Rise       ; ahb2ram:u_ahb2ram|ram_two_port:u1_ram_two_port|altsyncram:altsyncram_component|altsyncram_1mf2:auto_generated|ram_block1a20~portb_we_reg       ;
; 9.784  ; 10.014       ; 0.230          ; High Pulse Width ; spi_clk ; Rise       ; ahb2ram:u_ahb2ram|ram_two_port:u1_ram_two_port|altsyncram:altsyncram_component|altsyncram_1mf2:auto_generated|ram_block1a28~portb_datain_reg0  ;
; 9.785  ; 10.015       ; 0.230          ; High Pulse Width ; spi_clk ; Rise       ; ahb2ram:u_ahb2ram|ram_two_port:u1_ram_two_port|altsyncram:altsyncram_component|altsyncram_1mf2:auto_generated|ram_block1a12~portb_datain_reg0  ;
; 9.785  ; 10.015       ; 0.230          ; High Pulse Width ; spi_clk ; Rise       ; ahb2ram:u_ahb2ram|ram_two_port:u1_ram_two_port|altsyncram:altsyncram_component|altsyncram_1mf2:auto_generated|ram_block1a16~portb_datain_reg0  ;
; 9.785  ; 10.015       ; 0.230          ; High Pulse Width ; spi_clk ; Rise       ; ahb2ram:u_ahb2ram|ram_two_port:u1_ram_two_port|altsyncram:altsyncram_component|altsyncram_1mf2:auto_generated|ram_block1a24~portb_address_reg0 ;
; 9.785  ; 10.015       ; 0.230          ; High Pulse Width ; spi_clk ; Rise       ; ahb2ram:u_ahb2ram|ram_two_port:u1_ram_two_port|altsyncram:altsyncram_component|altsyncram_1mf2:auto_generated|ram_block1a24~portb_we_reg       ;
; 9.785  ; 10.015       ; 0.230          ; High Pulse Width ; spi_clk ; Rise       ; ahb2ram:u_ahb2ram|ram_two_port:u1_ram_two_port|altsyncram:altsyncram_component|altsyncram_1mf2:auto_generated|ram_block1a4~portb_address_reg0  ;
; 9.785  ; 10.015       ; 0.230          ; High Pulse Width ; spi_clk ; Rise       ; ahb2ram:u_ahb2ram|ram_two_port:u1_ram_two_port|altsyncram:altsyncram_component|altsyncram_1mf2:auto_generated|ram_block1a4~portb_we_reg        ;
; 9.785  ; 10.015       ; 0.230          ; High Pulse Width ; spi_clk ; Rise       ; ahb2ram:u_ahb2ram|ram_two_port:u1_ram_two_port|altsyncram:altsyncram_component|altsyncram_1mf2:auto_generated|ram_block1a8~portb_datain_reg0   ;
; 9.786  ; 10.016       ; 0.230          ; High Pulse Width ; spi_clk ; Rise       ; ahb2ram:u_ahb2ram|ram_two_port:u1_ram_two_port|altsyncram:altsyncram_component|altsyncram_1mf2:auto_generated|ram_block1a0~portb_address_reg0  ;
; 9.786  ; 10.016       ; 0.230          ; High Pulse Width ; spi_clk ; Rise       ; ahb2ram:u_ahb2ram|ram_two_port:u1_ram_two_port|altsyncram:altsyncram_component|altsyncram_1mf2:auto_generated|ram_block1a0~portb_we_reg        ;
; 9.786  ; 10.016       ; 0.230          ; High Pulse Width ; spi_clk ; Rise       ; ahb2ram:u_ahb2ram|ram_two_port:u1_ram_two_port|altsyncram:altsyncram_component|altsyncram_1mf2:auto_generated|ram_block1a28~portb_address_reg0 ;
; 9.786  ; 10.016       ; 0.230          ; High Pulse Width ; spi_clk ; Rise       ; ahb2ram:u_ahb2ram|ram_two_port:u1_ram_two_port|altsyncram:altsyncram_component|altsyncram_1mf2:auto_generated|ram_block1a28~portb_we_reg       ;
; 9.786  ; 10.002       ; 0.216          ; High Pulse Width ; spi_clk ; Rise       ; ahb2ram:u_ahb2ram|usr_address[2]                                                                                                               ;
; 9.786  ; 10.002       ; 0.216          ; High Pulse Width ; spi_clk ; Rise       ; ahb2ram:u_ahb2ram|usr_address[3]                                                                                                               ;
; 9.786  ; 10.002       ; 0.216          ; High Pulse Width ; spi_clk ; Rise       ; ahb2ram:u_ahb2ram|usr_address[8]                                                                                                               ;
; 9.786  ; 10.002       ; 0.216          ; High Pulse Width ; spi_clk ; Rise       ; ahb2ram:u_ahb2ram|usr_address_tmp1[2]                                                                                                          ;
; 9.786  ; 10.002       ; 0.216          ; High Pulse Width ; spi_clk ; Rise       ; ahb2ram:u_ahb2ram|usr_address_tmp1[3]                                                                                                          ;
; 9.786  ; 10.002       ; 0.216          ; High Pulse Width ; spi_clk ; Rise       ; ahb2ram:u_ahb2ram|usr_address_tmp1[8]                                                                                                          ;
; 9.786  ; 10.002       ; 0.216          ; High Pulse Width ; spi_clk ; Rise       ; counter[0]                                                                                                                                     ;
; 9.786  ; 10.002       ; 0.216          ; High Pulse Width ; spi_clk ; Rise       ; counter[1]                                                                                                                                     ;
; 9.786  ; 10.002       ; 0.216          ; High Pulse Width ; spi_clk ; Rise       ; counter[2]                                                                                                                                     ;
; 9.786  ; 10.002       ; 0.216          ; High Pulse Width ; spi_clk ; Rise       ; counter[3]                                                                                                                                     ;
; 9.786  ; 10.002       ; 0.216          ; High Pulse Width ; spi_clk ; Rise       ; data_in[16]                                                                                                                                    ;
; 9.786  ; 10.002       ; 0.216          ; High Pulse Width ; spi_clk ; Rise       ; data_in[18]                                                                                                                                    ;
; 9.786  ; 10.002       ; 0.216          ; High Pulse Width ; spi_clk ; Rise       ; data_in[3]                                                                                                                                     ;
; 9.786  ; 10.002       ; 0.216          ; High Pulse Width ; spi_clk ; Rise       ; data_in[6]                                                                                                                                     ;
; 9.786  ; 10.002       ; 0.216          ; High Pulse Width ; spi_clk ; Rise       ; param[0]                                                                                                                                       ;
; 9.786  ; 10.002       ; 0.216          ; High Pulse Width ; spi_clk ; Rise       ; param[1]                                                                                                                                       ;
; 9.786  ; 10.002       ; 0.216          ; High Pulse Width ; spi_clk ; Rise       ; param[2]                                                                                                                                       ;
; 9.786  ; 10.002       ; 0.216          ; High Pulse Width ; spi_clk ; Rise       ; read_param                                                                                                                                     ;
; 9.787  ; 10.017       ; 0.230          ; High Pulse Width ; spi_clk ; Rise       ; ahb2ram:u_ahb2ram|ram_two_port:u1_ram_two_port|altsyncram:altsyncram_component|altsyncram_1mf2:auto_generated|ram_block1a12~portb_address_reg0 ;
; 9.787  ; 10.017       ; 0.230          ; High Pulse Width ; spi_clk ; Rise       ; ahb2ram:u_ahb2ram|ram_two_port:u1_ram_two_port|altsyncram:altsyncram_component|altsyncram_1mf2:auto_generated|ram_block1a12~portb_we_reg       ;
; 9.787  ; 10.017       ; 0.230          ; High Pulse Width ; spi_clk ; Rise       ; ahb2ram:u_ahb2ram|ram_two_port:u1_ram_two_port|altsyncram:altsyncram_component|altsyncram_1mf2:auto_generated|ram_block1a16~portb_address_reg0 ;
; 9.787  ; 10.017       ; 0.230          ; High Pulse Width ; spi_clk ; Rise       ; ahb2ram:u_ahb2ram|ram_two_port:u1_ram_two_port|altsyncram:altsyncram_component|altsyncram_1mf2:auto_generated|ram_block1a16~portb_we_reg       ;
; 9.787  ; 10.017       ; 0.230          ; High Pulse Width ; spi_clk ; Rise       ; ahb2ram:u_ahb2ram|ram_two_port:u1_ram_two_port|altsyncram:altsyncram_component|altsyncram_1mf2:auto_generated|ram_block1a8~portb_address_reg0  ;
; 9.787  ; 10.017       ; 0.230          ; High Pulse Width ; spi_clk ; Rise       ; ahb2ram:u_ahb2ram|ram_two_port:u1_ram_two_port|altsyncram:altsyncram_component|altsyncram_1mf2:auto_generated|ram_block1a8~portb_we_reg        ;
; 9.787  ; 10.003       ; 0.216          ; High Pulse Width ; spi_clk ; Rise       ; ahb2ram:u_ahb2ram|usr_address[0]                                                                                                               ;
; 9.787  ; 10.003       ; 0.216          ; High Pulse Width ; spi_clk ; Rise       ; ahb2ram:u_ahb2ram|usr_address[1]                                                                                                               ;
; 9.787  ; 10.003       ; 0.216          ; High Pulse Width ; spi_clk ; Rise       ; ahb2ram:u_ahb2ram|usr_address[4]                                                                                                               ;
; 9.787  ; 10.003       ; 0.216          ; High Pulse Width ; spi_clk ; Rise       ; ahb2ram:u_ahb2ram|usr_address[5]                                                                                                               ;
; 9.787  ; 10.003       ; 0.216          ; High Pulse Width ; spi_clk ; Rise       ; ahb2ram:u_ahb2ram|usr_address[7]                                                                                                               ;
; 9.787  ; 10.003       ; 0.216          ; High Pulse Width ; spi_clk ; Rise       ; ahb2ram:u_ahb2ram|usr_address[9]                                                                                                               ;
; 9.787  ; 10.003       ; 0.216          ; High Pulse Width ; spi_clk ; Rise       ; ahb2ram:u_ahb2ram|usr_address_tmp1[0]                                                                                                          ;
; 9.787  ; 10.003       ; 0.216          ; High Pulse Width ; spi_clk ; Rise       ; ahb2ram:u_ahb2ram|usr_address_tmp1[1]                                                                                                          ;
; 9.787  ; 10.003       ; 0.216          ; High Pulse Width ; spi_clk ; Rise       ; ahb2ram:u_ahb2ram|usr_address_tmp1[4]                                                                                                          ;
; 9.787  ; 10.003       ; 0.216          ; High Pulse Width ; spi_clk ; Rise       ; ahb2ram:u_ahb2ram|usr_address_tmp1[5]                                                                                                          ;
; 9.787  ; 10.003       ; 0.216          ; High Pulse Width ; spi_clk ; Rise       ; ahb2ram:u_ahb2ram|usr_address_tmp1[7]                                                                                                          ;
; 9.787  ; 10.003       ; 0.216          ; High Pulse Width ; spi_clk ; Rise       ; ahb2ram:u_ahb2ram|usr_address_tmp1[9]                                                                                                          ;
; 9.787  ; 10.003       ; 0.216          ; High Pulse Width ; spi_clk ; Rise       ; ahb2ram:u_ahb2ram|usr_wren                                                                                                                     ;
; 9.787  ; 10.003       ; 0.216          ; High Pulse Width ; spi_clk ; Rise       ; data_in[0]                                                                                                                                     ;
; 9.787  ; 10.003       ; 0.216          ; High Pulse Width ; spi_clk ; Rise       ; data_in[10]                                                                                                                                    ;
; 9.787  ; 10.003       ; 0.216          ; High Pulse Width ; spi_clk ; Rise       ; data_in[11]                                                                                                                                    ;
; 9.787  ; 10.003       ; 0.216          ; High Pulse Width ; spi_clk ; Rise       ; data_in[12]                                                                                                                                    ;
; 9.787  ; 10.003       ; 0.216          ; High Pulse Width ; spi_clk ; Rise       ; data_in[13]                                                                                                                                    ;
; 9.787  ; 10.003       ; 0.216          ; High Pulse Width ; spi_clk ; Rise       ; data_in[15]                                                                                                                                    ;
; 9.787  ; 10.003       ; 0.216          ; High Pulse Width ; spi_clk ; Rise       ; data_in[17]                                                                                                                                    ;
; 9.787  ; 10.003       ; 0.216          ; High Pulse Width ; spi_clk ; Rise       ; data_in[1]                                                                                                                                     ;
; 9.787  ; 10.003       ; 0.216          ; High Pulse Width ; spi_clk ; Rise       ; data_in[2]                                                                                                                                     ;
; 9.787  ; 10.003       ; 0.216          ; High Pulse Width ; spi_clk ; Rise       ; data_in[7]                                                                                                                                     ;
; 9.787  ; 10.003       ; 0.216          ; High Pulse Width ; spi_clk ; Rise       ; data_in[8]                                                                                                                                     ;
; 9.787  ; 10.003       ; 0.216          ; High Pulse Width ; spi_clk ; Rise       ; data_in[9]                                                                                                                                     ;
; 9.787  ; 10.003       ; 0.216          ; High Pulse Width ; spi_clk ; Rise       ; read_param_d                                                                                                                                   ;
; 9.787  ; 10.003       ; 0.216          ; High Pulse Width ; spi_clk ; Rise       ; reconfig                                                                                                                                       ;
; 9.787  ; 10.003       ; 0.216          ; High Pulse Width ; spi_clk ; Rise       ; reconfig_cnt[0]                                                                                                                                ;
; 9.787  ; 10.003       ; 0.216          ; High Pulse Width ; spi_clk ; Rise       ; reconfig_cnt[1]                                                                                                                                ;
; 9.787  ; 10.003       ; 0.216          ; High Pulse Width ; spi_clk ; Rise       ; reconfig_cnt[2]                                                                                                                                ;
; 9.787  ; 10.003       ; 0.216          ; High Pulse Width ; spi_clk ; Rise       ; reconfig_cnt[3]                                                                                                                                ;
+--------+--------------+----------------+------------------+---------+------------+------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clk'                                                                                                 ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                         ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------+
; 9.273  ; 9.457        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; heart_cnt[0]                                                   ;
; 9.273  ; 9.457        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; heart_cnt[10]                                                  ;
; 9.273  ; 9.457        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; heart_cnt[11]                                                  ;
; 9.273  ; 9.457        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; heart_cnt[12]                                                  ;
; 9.273  ; 9.457        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; heart_cnt[13]                                                  ;
; 9.273  ; 9.457        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; heart_cnt[14]                                                  ;
; 9.273  ; 9.457        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; heart_cnt[1]                                                   ;
; 9.273  ; 9.457        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; heart_cnt[2]                                                   ;
; 9.273  ; 9.457        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; heart_cnt[3]                                                   ;
; 9.273  ; 9.457        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; heart_cnt[4]                                                   ;
; 9.273  ; 9.457        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; heart_cnt[5]                                                   ;
; 9.273  ; 9.457        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; heart_cnt[6]                                                   ;
; 9.273  ; 9.457        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; heart_cnt[7]                                                   ;
; 9.273  ; 9.457        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; heart_cnt[8]                                                   ;
; 9.273  ; 9.457        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; heart_cnt[9]                                                   ;
; 9.274  ; 9.458        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; heart_cnt[15]                                                  ;
; 9.274  ; 9.458        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; heart_cnt[16]                                                  ;
; 9.274  ; 9.458        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; heart_cnt[17]                                                  ;
; 9.274  ; 9.458        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; heart_cnt[18]                                                  ;
; 9.274  ; 9.458        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; heart_cnt[19]                                                  ;
; 9.274  ; 9.458        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; heart_cnt[20]                                                  ;
; 9.274  ; 9.458        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; heart_cnt[21]                                                  ;
; 9.274  ; 9.458        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; heart_cnt[22]                                                  ;
; 9.274  ; 9.458        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; heart_cnt[23]                                                  ;
; 9.274  ; 9.458        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; heart_cnt[24]                                                  ;
; 9.274  ; 9.458        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; heart_cnt[25]                                                  ;
; 9.274  ; 9.458        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; heart_cnt[26]                                                  ;
; 9.274  ; 9.458        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; heart_cnt[27]                                                  ;
; 9.274  ; 9.458        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; heart_cnt[28]                                                  ;
; 9.274  ; 9.458        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; heart_cnt[29]                                                  ;
; 9.274  ; 9.458        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; reset_module:rst_mod|reset_init[0]                             ;
; 9.274  ; 9.458        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; reset_module:rst_mod|reset_init[1]                             ;
; 9.274  ; 9.458        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; reset_module:rst_mod|reset_init[2]                             ;
; 9.274  ; 9.458        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; reset_module:rst_mod|reset_init[3]                             ;
; 9.274  ; 9.458        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; reset_module:rst_mod|reset_init[4]                             ;
; 9.274  ; 9.458        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; reset_module:rst_mod|reset_init[5]                             ;
; 9.274  ; 9.458        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; reset_module:rst_mod|rst_n                                     ;
; 9.412  ; 9.412        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.412  ; 9.412        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[3]           ;
; 9.412  ; 9.412        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.448  ; 9.448        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; CLK~input|o                                                    ;
; 9.453  ; 9.453        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; heart_cnt[0]|clk                                               ;
; 9.453  ; 9.453        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; heart_cnt[10]|clk                                              ;
; 9.453  ; 9.453        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; heart_cnt[11]|clk                                              ;
; 9.453  ; 9.453        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; heart_cnt[12]|clk                                              ;
; 9.453  ; 9.453        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; heart_cnt[13]|clk                                              ;
; 9.453  ; 9.453        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; heart_cnt[14]|clk                                              ;
; 9.453  ; 9.453        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; heart_cnt[15]|clk                                              ;
; 9.453  ; 9.453        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; heart_cnt[16]|clk                                              ;
; 9.453  ; 9.453        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; heart_cnt[17]|clk                                              ;
; 9.453  ; 9.453        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; heart_cnt[18]|clk                                              ;
; 9.453  ; 9.453        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; heart_cnt[19]|clk                                              ;
; 9.453  ; 9.453        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; heart_cnt[1]|clk                                               ;
; 9.453  ; 9.453        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; heart_cnt[20]|clk                                              ;
; 9.453  ; 9.453        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; heart_cnt[21]|clk                                              ;
; 9.453  ; 9.453        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; heart_cnt[22]|clk                                              ;
; 9.453  ; 9.453        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; heart_cnt[23]|clk                                              ;
; 9.453  ; 9.453        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; heart_cnt[24]|clk                                              ;
; 9.453  ; 9.453        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; heart_cnt[25]|clk                                              ;
; 9.453  ; 9.453        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; heart_cnt[26]|clk                                              ;
; 9.453  ; 9.453        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; heart_cnt[27]|clk                                              ;
; 9.453  ; 9.453        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; heart_cnt[28]|clk                                              ;
; 9.453  ; 9.453        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; heart_cnt[29]|clk                                              ;
; 9.453  ; 9.453        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; heart_cnt[2]|clk                                               ;
; 9.453  ; 9.453        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; heart_cnt[3]|clk                                               ;
; 9.453  ; 9.453        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; heart_cnt[4]|clk                                               ;
; 9.453  ; 9.453        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; heart_cnt[5]|clk                                               ;
; 9.453  ; 9.453        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; heart_cnt[6]|clk                                               ;
; 9.453  ; 9.453        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; heart_cnt[7]|clk                                               ;
; 9.453  ; 9.453        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; heart_cnt[8]|clk                                               ;
; 9.453  ; 9.453        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; heart_cnt[9]|clk                                               ;
; 9.453  ; 9.453        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; rst_mod|reset_init[0]|clk                                      ;
; 9.453  ; 9.453        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; rst_mod|reset_init[1]|clk                                      ;
; 9.453  ; 9.453        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; rst_mod|reset_init[2]|clk                                      ;
; 9.453  ; 9.453        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; rst_mod|reset_init[3]|clk                                      ;
; 9.453  ; 9.453        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; rst_mod|reset_init[4]|clk                                      ;
; 9.453  ; 9.453        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; rst_mod|reset_init[5]|clk                                      ;
; 9.453  ; 9.453        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; rst_mod|rst_n|clk                                              ;
; 9.457  ; 9.457        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 9.462  ; 9.462        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; CLK~inputclkctrl|inclk[0]                                      ;
; 9.462  ; 9.462        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; CLK~inputclkctrl|outclk                                        ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; CLK~input|i                                                    ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; CLK~input|i                                                    ;
; 10.325 ; 10.541       ; 0.216          ; High Pulse Width ; clk   ; Rise       ; heart_cnt[0]                                                   ;
; 10.325 ; 10.541       ; 0.216          ; High Pulse Width ; clk   ; Rise       ; heart_cnt[10]                                                  ;
; 10.325 ; 10.541       ; 0.216          ; High Pulse Width ; clk   ; Rise       ; heart_cnt[11]                                                  ;
; 10.325 ; 10.541       ; 0.216          ; High Pulse Width ; clk   ; Rise       ; heart_cnt[12]                                                  ;
; 10.325 ; 10.541       ; 0.216          ; High Pulse Width ; clk   ; Rise       ; heart_cnt[13]                                                  ;
; 10.325 ; 10.541       ; 0.216          ; High Pulse Width ; clk   ; Rise       ; heart_cnt[14]                                                  ;
; 10.325 ; 10.541       ; 0.216          ; High Pulse Width ; clk   ; Rise       ; heart_cnt[15]                                                  ;
; 10.325 ; 10.541       ; 0.216          ; High Pulse Width ; clk   ; Rise       ; heart_cnt[16]                                                  ;
; 10.325 ; 10.541       ; 0.216          ; High Pulse Width ; clk   ; Rise       ; heart_cnt[17]                                                  ;
; 10.325 ; 10.541       ; 0.216          ; High Pulse Width ; clk   ; Rise       ; heart_cnt[18]                                                  ;
; 10.325 ; 10.541       ; 0.216          ; High Pulse Width ; clk   ; Rise       ; heart_cnt[19]                                                  ;
; 10.325 ; 10.541       ; 0.216          ; High Pulse Width ; clk   ; Rise       ; heart_cnt[1]                                                   ;
; 10.325 ; 10.541       ; 0.216          ; High Pulse Width ; clk   ; Rise       ; heart_cnt[20]                                                  ;
; 10.325 ; 10.541       ; 0.216          ; High Pulse Width ; clk   ; Rise       ; heart_cnt[21]                                                  ;
; 10.325 ; 10.541       ; 0.216          ; High Pulse Width ; clk   ; Rise       ; heart_cnt[22]                                                  ;
; 10.325 ; 10.541       ; 0.216          ; High Pulse Width ; clk   ; Rise       ; heart_cnt[23]                                                  ;
; 10.325 ; 10.541       ; 0.216          ; High Pulse Width ; clk   ; Rise       ; heart_cnt[24]                                                  ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'cpu_clk'                                                                                                                                                                                                                                                           ;
+-------+--------------+----------------+------------------+---------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                                                                                                                                                                                                      ;
+-------+--------------+----------------+------------------+---------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.744 ; 9.974        ; 0.230          ; Low Pulse Width  ; cpu_clk ; Rise       ; ahb2ram:u_ahb2ram|ram_two_port:u1_ram_two_port|altsyncram:altsyncram_component|altsyncram_1mf2:auto_generated|ram_block1a4~porta_address_reg0                                                                               ;
; 9.744 ; 9.974        ; 0.230          ; Low Pulse Width  ; cpu_clk ; Rise       ; ahb2ram:u_ahb2ram|ram_two_port:u1_ram_two_port|altsyncram:altsyncram_component|altsyncram_1mf2:auto_generated|ram_block1a4~porta_we_reg                                                                                     ;
; 9.744 ; 9.974        ; 0.230          ; Low Pulse Width  ; cpu_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sr14:auto_generated|ram_block1a45~porta_address_reg0 ;
; 9.744 ; 9.974        ; 0.230          ; Low Pulse Width  ; cpu_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sr14:auto_generated|ram_block1a45~porta_we_reg       ;
; 9.744 ; 9.974        ; 0.230          ; Low Pulse Width  ; cpu_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sr14:auto_generated|ram_block1a63~porta_address_reg0 ;
; 9.744 ; 9.974        ; 0.230          ; Low Pulse Width  ; cpu_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sr14:auto_generated|ram_block1a63~porta_we_reg       ;
; 9.745 ; 9.975        ; 0.230          ; Low Pulse Width  ; cpu_clk ; Rise       ; ahb2ram:u_ahb2ram|hrdata[4]                                                                                                                                                                                                 ;
; 9.745 ; 9.975        ; 0.230          ; Low Pulse Width  ; cpu_clk ; Rise       ; ahb2ram:u_ahb2ram|hrdata[5]                                                                                                                                                                                                 ;
; 9.745 ; 9.975        ; 0.230          ; Low Pulse Width  ; cpu_clk ; Rise       ; ahb2ram:u_ahb2ram|hrdata[6]                                                                                                                                                                                                 ;
; 9.745 ; 9.975        ; 0.230          ; Low Pulse Width  ; cpu_clk ; Rise       ; ahb2ram:u_ahb2ram|hrdata[7]                                                                                                                                                                                                 ;
; 9.745 ; 9.975        ; 0.230          ; Low Pulse Width  ; cpu_clk ; Rise       ; ahb2ram:u_ahb2ram|ram_two_port:u1_ram_two_port|altsyncram:altsyncram_component|altsyncram_1mf2:auto_generated|ram_block1a0~porta_address_reg0                                                                               ;
; 9.745 ; 9.975        ; 0.230          ; Low Pulse Width  ; cpu_clk ; Rise       ; ahb2ram:u_ahb2ram|ram_two_port:u1_ram_two_port|altsyncram:altsyncram_component|altsyncram_1mf2:auto_generated|ram_block1a0~porta_we_reg                                                                                     ;
; 9.745 ; 9.975        ; 0.230          ; Low Pulse Width  ; cpu_clk ; Rise       ; ahb2ram:u_ahb2ram|ram_two_port:u1_ram_two_port|altsyncram:altsyncram_component|altsyncram_1mf2:auto_generated|ram_block1a28~porta_address_reg0                                                                              ;
; 9.745 ; 9.975        ; 0.230          ; Low Pulse Width  ; cpu_clk ; Rise       ; ahb2ram:u_ahb2ram|ram_two_port:u1_ram_two_port|altsyncram:altsyncram_component|altsyncram_1mf2:auto_generated|ram_block1a28~porta_we_reg                                                                                    ;
; 9.745 ; 9.975        ; 0.230          ; Low Pulse Width  ; cpu_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sr14:auto_generated|ram_block1a54~porta_address_reg0 ;
; 9.745 ; 9.975        ; 0.230          ; Low Pulse Width  ; cpu_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sr14:auto_generated|ram_block1a54~porta_we_reg       ;
; 9.745 ; 9.975        ; 0.230          ; Low Pulse Width  ; cpu_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sr14:auto_generated|ram_block1a9~porta_address_reg0  ;
; 9.745 ; 9.975        ; 0.230          ; Low Pulse Width  ; cpu_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sr14:auto_generated|ram_block1a9~porta_we_reg        ;
; 9.746 ; 9.976        ; 0.230          ; Low Pulse Width  ; cpu_clk ; Rise       ; ahb2ram:u_ahb2ram|hrdata[0]                                                                                                                                                                                                 ;
; 9.746 ; 9.976        ; 0.230          ; Low Pulse Width  ; cpu_clk ; Rise       ; ahb2ram:u_ahb2ram|hrdata[1]                                                                                                                                                                                                 ;
; 9.746 ; 9.976        ; 0.230          ; Low Pulse Width  ; cpu_clk ; Rise       ; ahb2ram:u_ahb2ram|hrdata[28]                                                                                                                                                                                                ;
; 9.746 ; 9.976        ; 0.230          ; Low Pulse Width  ; cpu_clk ; Rise       ; ahb2ram:u_ahb2ram|hrdata[29]                                                                                                                                                                                                ;
; 9.746 ; 9.976        ; 0.230          ; Low Pulse Width  ; cpu_clk ; Rise       ; ahb2ram:u_ahb2ram|hrdata[2]                                                                                                                                                                                                 ;
; 9.746 ; 9.976        ; 0.230          ; Low Pulse Width  ; cpu_clk ; Rise       ; ahb2ram:u_ahb2ram|hrdata[30]                                                                                                                                                                                                ;
; 9.746 ; 9.976        ; 0.230          ; Low Pulse Width  ; cpu_clk ; Rise       ; ahb2ram:u_ahb2ram|hrdata[31]                                                                                                                                                                                                ;
; 9.746 ; 9.976        ; 0.230          ; Low Pulse Width  ; cpu_clk ; Rise       ; ahb2ram:u_ahb2ram|hrdata[3]                                                                                                                                                                                                 ;
; 9.746 ; 9.976        ; 0.230          ; Low Pulse Width  ; cpu_clk ; Rise       ; ahb2ram:u_ahb2ram|ram_two_port:u1_ram_two_port|altsyncram:altsyncram_component|altsyncram_1mf2:auto_generated|ram_block1a24~porta_address_reg0                                                                              ;
; 9.746 ; 9.976        ; 0.230          ; Low Pulse Width  ; cpu_clk ; Rise       ; ahb2ram:u_ahb2ram|ram_two_port:u1_ram_two_port|altsyncram:altsyncram_component|altsyncram_1mf2:auto_generated|ram_block1a24~porta_we_reg                                                                                    ;
; 9.746 ; 9.976        ; 0.230          ; Low Pulse Width  ; cpu_clk ; Rise       ; ahb2ram:u_ahb2ram|ram_two_port:u1_ram_two_port|altsyncram:altsyncram_component|altsyncram_1mf2:auto_generated|ram_block1a4~porta_bytena_reg0                                                                                ;
; 9.746 ; 9.976        ; 0.230          ; Low Pulse Width  ; cpu_clk ; Rise       ; ahb2ram:u_ahb2ram|ram_two_port:u1_ram_two_port|altsyncram:altsyncram_component|altsyncram_1mf2:auto_generated|ram_block1a4~porta_datain_reg0                                                                                ;
; 9.746 ; 9.976        ; 0.230          ; Low Pulse Width  ; cpu_clk ; Rise       ; ahb2ram:u_ahb2ram|ram_two_port:u1_ram_two_port|altsyncram:altsyncram_component|altsyncram_1mf2:auto_generated|ram_block1a8~porta_address_reg0                                                                               ;
; 9.746 ; 9.976        ; 0.230          ; Low Pulse Width  ; cpu_clk ; Rise       ; ahb2ram:u_ahb2ram|ram_two_port:u1_ram_two_port|altsyncram:altsyncram_component|altsyncram_1mf2:auto_generated|ram_block1a8~porta_we_reg                                                                                     ;
; 9.746 ; 9.976        ; 0.230          ; Low Pulse Width  ; cpu_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sr14:auto_generated|ram_block1a0~porta_address_reg0  ;
; 9.746 ; 9.976        ; 0.230          ; Low Pulse Width  ; cpu_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sr14:auto_generated|ram_block1a0~porta_we_reg        ;
; 9.746 ; 9.976        ; 0.230          ; Low Pulse Width  ; cpu_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sr14:auto_generated|ram_block1a18~porta_address_reg0 ;
; 9.746 ; 9.976        ; 0.230          ; Low Pulse Width  ; cpu_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sr14:auto_generated|ram_block1a18~porta_we_reg       ;
; 9.746 ; 9.976        ; 0.230          ; Low Pulse Width  ; cpu_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sr14:auto_generated|ram_block1a27~porta_address_reg0 ;
; 9.746 ; 9.976        ; 0.230          ; Low Pulse Width  ; cpu_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sr14:auto_generated|ram_block1a27~porta_we_reg       ;
; 9.746 ; 9.976        ; 0.230          ; Low Pulse Width  ; cpu_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sr14:auto_generated|ram_block1a45~porta_datain_reg0  ;
; 9.746 ; 9.976        ; 0.230          ; Low Pulse Width  ; cpu_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sr14:auto_generated|ram_block1a63~porta_datain_reg0  ;
; 9.747 ; 9.977        ; 0.230          ; Low Pulse Width  ; cpu_clk ; Rise       ; ahb2ram:u_ahb2ram|hrdata[10]                                                                                                                                                                                                ;
; 9.747 ; 9.977        ; 0.230          ; Low Pulse Width  ; cpu_clk ; Rise       ; ahb2ram:u_ahb2ram|hrdata[11]                                                                                                                                                                                                ;
; 9.747 ; 9.977        ; 0.230          ; Low Pulse Width  ; cpu_clk ; Rise       ; ahb2ram:u_ahb2ram|hrdata[24]                                                                                                                                                                                                ;
; 9.747 ; 9.977        ; 0.230          ; Low Pulse Width  ; cpu_clk ; Rise       ; ahb2ram:u_ahb2ram|hrdata[25]                                                                                                                                                                                                ;
; 9.747 ; 9.977        ; 0.230          ; Low Pulse Width  ; cpu_clk ; Rise       ; ahb2ram:u_ahb2ram|hrdata[26]                                                                                                                                                                                                ;
; 9.747 ; 9.977        ; 0.230          ; Low Pulse Width  ; cpu_clk ; Rise       ; ahb2ram:u_ahb2ram|hrdata[27]                                                                                                                                                                                                ;
; 9.747 ; 9.977        ; 0.230          ; Low Pulse Width  ; cpu_clk ; Rise       ; ahb2ram:u_ahb2ram|hrdata[8]                                                                                                                                                                                                 ;
; 9.747 ; 9.977        ; 0.230          ; Low Pulse Width  ; cpu_clk ; Rise       ; ahb2ram:u_ahb2ram|hrdata[9]                                                                                                                                                                                                 ;
; 9.747 ; 9.977        ; 0.230          ; Low Pulse Width  ; cpu_clk ; Rise       ; ahb2ram:u_ahb2ram|ram_two_port:u1_ram_two_port|altsyncram:altsyncram_component|altsyncram_1mf2:auto_generated|ram_block1a0~porta_bytena_reg0                                                                                ;
; 9.747 ; 9.977        ; 0.230          ; Low Pulse Width  ; cpu_clk ; Rise       ; ahb2ram:u_ahb2ram|ram_two_port:u1_ram_two_port|altsyncram:altsyncram_component|altsyncram_1mf2:auto_generated|ram_block1a0~porta_datain_reg0                                                                                ;
; 9.747 ; 9.977        ; 0.230          ; Low Pulse Width  ; cpu_clk ; Rise       ; ahb2ram:u_ahb2ram|ram_two_port:u1_ram_two_port|altsyncram:altsyncram_component|altsyncram_1mf2:auto_generated|ram_block1a12~porta_address_reg0                                                                              ;
; 9.747 ; 9.977        ; 0.230          ; Low Pulse Width  ; cpu_clk ; Rise       ; ahb2ram:u_ahb2ram|ram_two_port:u1_ram_two_port|altsyncram:altsyncram_component|altsyncram_1mf2:auto_generated|ram_block1a12~porta_we_reg                                                                                    ;
; 9.747 ; 9.977        ; 0.230          ; Low Pulse Width  ; cpu_clk ; Rise       ; ahb2ram:u_ahb2ram|ram_two_port:u1_ram_two_port|altsyncram:altsyncram_component|altsyncram_1mf2:auto_generated|ram_block1a16~porta_address_reg0                                                                              ;
; 9.747 ; 9.977        ; 0.230          ; Low Pulse Width  ; cpu_clk ; Rise       ; ahb2ram:u_ahb2ram|ram_two_port:u1_ram_two_port|altsyncram:altsyncram_component|altsyncram_1mf2:auto_generated|ram_block1a16~porta_we_reg                                                                                    ;
; 9.747 ; 9.977        ; 0.230          ; Low Pulse Width  ; cpu_clk ; Rise       ; ahb2ram:u_ahb2ram|ram_two_port:u1_ram_two_port|altsyncram:altsyncram_component|altsyncram_1mf2:auto_generated|ram_block1a20~porta_address_reg0                                                                              ;
; 9.747 ; 9.977        ; 0.230          ; Low Pulse Width  ; cpu_clk ; Rise       ; ahb2ram:u_ahb2ram|ram_two_port:u1_ram_two_port|altsyncram:altsyncram_component|altsyncram_1mf2:auto_generated|ram_block1a20~porta_we_reg                                                                                    ;
; 9.747 ; 9.977        ; 0.230          ; Low Pulse Width  ; cpu_clk ; Rise       ; ahb2ram:u_ahb2ram|ram_two_port:u1_ram_two_port|altsyncram:altsyncram_component|altsyncram_1mf2:auto_generated|ram_block1a28~porta_bytena_reg0                                                                               ;
; 9.747 ; 9.977        ; 0.230          ; Low Pulse Width  ; cpu_clk ; Rise       ; ahb2ram:u_ahb2ram|ram_two_port:u1_ram_two_port|altsyncram:altsyncram_component|altsyncram_1mf2:auto_generated|ram_block1a28~porta_datain_reg0                                                                               ;
; 9.747 ; 9.977        ; 0.230          ; Low Pulse Width  ; cpu_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sr14:auto_generated|ram_block1a36~porta_address_reg0 ;
; 9.747 ; 9.977        ; 0.230          ; Low Pulse Width  ; cpu_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sr14:auto_generated|ram_block1a36~porta_we_reg       ;
; 9.747 ; 9.977        ; 0.230          ; Low Pulse Width  ; cpu_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sr14:auto_generated|ram_block1a54~porta_datain_reg0  ;
; 9.747 ; 9.977        ; 0.230          ; Low Pulse Width  ; cpu_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sr14:auto_generated|ram_block1a9~porta_datain_reg0   ;
; 9.748 ; 9.978        ; 0.230          ; Low Pulse Width  ; cpu_clk ; Rise       ; ahb2ram:u_ahb2ram|hrdata[12]                                                                                                                                                                                                ;
; 9.748 ; 9.978        ; 0.230          ; Low Pulse Width  ; cpu_clk ; Rise       ; ahb2ram:u_ahb2ram|hrdata[13]                                                                                                                                                                                                ;
; 9.748 ; 9.978        ; 0.230          ; Low Pulse Width  ; cpu_clk ; Rise       ; ahb2ram:u_ahb2ram|hrdata[14]                                                                                                                                                                                                ;
; 9.748 ; 9.978        ; 0.230          ; Low Pulse Width  ; cpu_clk ; Rise       ; ahb2ram:u_ahb2ram|hrdata[15]                                                                                                                                                                                                ;
; 9.748 ; 9.978        ; 0.230          ; Low Pulse Width  ; cpu_clk ; Rise       ; ahb2ram:u_ahb2ram|hrdata[16]                                                                                                                                                                                                ;
; 9.748 ; 9.978        ; 0.230          ; Low Pulse Width  ; cpu_clk ; Rise       ; ahb2ram:u_ahb2ram|hrdata[17]                                                                                                                                                                                                ;
; 9.748 ; 9.978        ; 0.230          ; Low Pulse Width  ; cpu_clk ; Rise       ; ahb2ram:u_ahb2ram|hrdata[18]                                                                                                                                                                                                ;
; 9.748 ; 9.978        ; 0.230          ; Low Pulse Width  ; cpu_clk ; Rise       ; ahb2ram:u_ahb2ram|hrdata[19]                                                                                                                                                                                                ;
; 9.748 ; 9.978        ; 0.230          ; Low Pulse Width  ; cpu_clk ; Rise       ; ahb2ram:u_ahb2ram|hrdata[20]                                                                                                                                                                                                ;
; 9.748 ; 9.978        ; 0.230          ; Low Pulse Width  ; cpu_clk ; Rise       ; ahb2ram:u_ahb2ram|hrdata[21]                                                                                                                                                                                                ;
; 9.748 ; 9.978        ; 0.230          ; Low Pulse Width  ; cpu_clk ; Rise       ; ahb2ram:u_ahb2ram|hrdata[22]                                                                                                                                                                                                ;
; 9.748 ; 9.978        ; 0.230          ; Low Pulse Width  ; cpu_clk ; Rise       ; ahb2ram:u_ahb2ram|hrdata[23]                                                                                                                                                                                                ;
; 9.748 ; 9.978        ; 0.230          ; Low Pulse Width  ; cpu_clk ; Rise       ; ahb2ram:u_ahb2ram|ram_two_port:u1_ram_two_port|altsyncram:altsyncram_component|altsyncram_1mf2:auto_generated|ram_block1a24~porta_bytena_reg0                                                                               ;
; 9.748 ; 9.978        ; 0.230          ; Low Pulse Width  ; cpu_clk ; Rise       ; ahb2ram:u_ahb2ram|ram_two_port:u1_ram_two_port|altsyncram:altsyncram_component|altsyncram_1mf2:auto_generated|ram_block1a24~porta_datain_reg0                                                                               ;
; 9.748 ; 9.978        ; 0.230          ; Low Pulse Width  ; cpu_clk ; Rise       ; ahb2ram:u_ahb2ram|ram_two_port:u1_ram_two_port|altsyncram:altsyncram_component|altsyncram_1mf2:auto_generated|ram_block1a8~porta_bytena_reg0                                                                                ;
; 9.748 ; 9.978        ; 0.230          ; Low Pulse Width  ; cpu_clk ; Rise       ; ahb2ram:u_ahb2ram|ram_two_port:u1_ram_two_port|altsyncram:altsyncram_component|altsyncram_1mf2:auto_generated|ram_block1a8~porta_datain_reg0                                                                                ;
; 9.748 ; 9.978        ; 0.230          ; Low Pulse Width  ; cpu_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sr14:auto_generated|ram_block1a0~porta_datain_reg0   ;
; 9.748 ; 9.978        ; 0.230          ; Low Pulse Width  ; cpu_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sr14:auto_generated|ram_block1a18~porta_datain_reg0  ;
; 9.748 ; 9.978        ; 0.230          ; Low Pulse Width  ; cpu_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sr14:auto_generated|ram_block1a27~porta_datain_reg0  ;
; 9.749 ; 9.979        ; 0.230          ; Low Pulse Width  ; cpu_clk ; Rise       ; ahb2ram:u_ahb2ram|ram_two_port:u1_ram_two_port|altsyncram:altsyncram_component|altsyncram_1mf2:auto_generated|ram_block1a12~porta_bytena_reg0                                                                               ;
; 9.749 ; 9.979        ; 0.230          ; Low Pulse Width  ; cpu_clk ; Rise       ; ahb2ram:u_ahb2ram|ram_two_port:u1_ram_two_port|altsyncram:altsyncram_component|altsyncram_1mf2:auto_generated|ram_block1a12~porta_datain_reg0                                                                               ;
; 9.749 ; 9.979        ; 0.230          ; Low Pulse Width  ; cpu_clk ; Rise       ; ahb2ram:u_ahb2ram|ram_two_port:u1_ram_two_port|altsyncram:altsyncram_component|altsyncram_1mf2:auto_generated|ram_block1a16~porta_bytena_reg0                                                                               ;
; 9.749 ; 9.979        ; 0.230          ; Low Pulse Width  ; cpu_clk ; Rise       ; ahb2ram:u_ahb2ram|ram_two_port:u1_ram_two_port|altsyncram:altsyncram_component|altsyncram_1mf2:auto_generated|ram_block1a16~porta_datain_reg0                                                                               ;
; 9.749 ; 9.979        ; 0.230          ; Low Pulse Width  ; cpu_clk ; Rise       ; ahb2ram:u_ahb2ram|ram_two_port:u1_ram_two_port|altsyncram:altsyncram_component|altsyncram_1mf2:auto_generated|ram_block1a20~porta_bytena_reg0                                                                               ;
; 9.749 ; 9.979        ; 0.230          ; Low Pulse Width  ; cpu_clk ; Rise       ; ahb2ram:u_ahb2ram|ram_two_port:u1_ram_two_port|altsyncram:altsyncram_component|altsyncram_1mf2:auto_generated|ram_block1a20~porta_datain_reg0                                                                               ;
; 9.749 ; 9.979        ; 0.230          ; Low Pulse Width  ; cpu_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sr14:auto_generated|ram_block1a36~porta_datain_reg0  ;
; 9.787 ; 10.003       ; 0.216          ; High Pulse Width ; cpu_clk ; Rise       ; ahb2ram:u_ahb2ram|byteena[0]                                                                                                                                                                                                ;
; 9.787 ; 10.003       ; 0.216          ; High Pulse Width ; cpu_clk ; Rise       ; ahb2ram:u_ahb2ram|byteena[1]                                                                                                                                                                                                ;
; 9.787 ; 10.003       ; 0.216          ; High Pulse Width ; cpu_clk ; Rise       ; ahb2ram:u_ahb2ram|byteena[2]                                                                                                                                                                                                ;
; 9.787 ; 10.003       ; 0.216          ; High Pulse Width ; cpu_clk ; Rise       ; ahb2ram:u_ahb2ram|byteena[3]                                                                                                                                                                                                ;
; 9.787 ; 10.017       ; 0.230          ; High Pulse Width ; cpu_clk ; Rise       ; ahb2ram:u_ahb2ram|hrdata[10]                                                                                                                                                                                                ;
; 9.787 ; 10.017       ; 0.230          ; High Pulse Width ; cpu_clk ; Rise       ; ahb2ram:u_ahb2ram|hrdata[11]                                                                                                                                                                                                ;
; 9.787 ; 10.017       ; 0.230          ; High Pulse Width ; cpu_clk ; Rise       ; ahb2ram:u_ahb2ram|hrdata[12]                                                                                                                                                                                                ;
; 9.787 ; 10.017       ; 0.230          ; High Pulse Width ; cpu_clk ; Rise       ; ahb2ram:u_ahb2ram|hrdata[13]                                                                                                                                                                                                ;
; 9.787 ; 10.017       ; 0.230          ; High Pulse Width ; cpu_clk ; Rise       ; ahb2ram:u_ahb2ram|hrdata[14]                                                                                                                                                                                                ;
; 9.787 ; 10.017       ; 0.230          ; High Pulse Width ; cpu_clk ; Rise       ; ahb2ram:u_ahb2ram|hrdata[15]                                                                                                                                                                                                ;
; 9.787 ; 10.017       ; 0.230          ; High Pulse Width ; cpu_clk ; Rise       ; ahb2ram:u_ahb2ram|hrdata[16]                                                                                                                                                                                                ;
; 9.787 ; 10.017       ; 0.230          ; High Pulse Width ; cpu_clk ; Rise       ; ahb2ram:u_ahb2ram|hrdata[17]                                                                                                                                                                                                ;
+-------+--------------+----------------+------------------+---------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                    ;
+--------+--------------+----------------+------------------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                                                                                                                              ;
+--------+--------------+----------------+------------------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.293 ; 49.523       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sr14:auto_generated|ram_block1a45~portb_address_reg0                                                         ;
; 49.294 ; 49.524       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sr14:auto_generated|ram_block1a18~portb_address_reg0                                                         ;
; 49.294 ; 49.524       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sr14:auto_generated|ram_block1a27~portb_address_reg0                                                         ;
; 49.294 ; 49.524       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sr14:auto_generated|ram_block1a9~portb_address_reg0                                                          ;
; 49.295 ; 49.525       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sr14:auto_generated|ram_block1a0~portb_address_reg0                                                          ;
; 49.295 ; 49.525       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sr14:auto_generated|ram_block1a63~portb_address_reg0                                                         ;
; 49.296 ; 49.526       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sr14:auto_generated|ram_block1a36~portb_address_reg0                                                         ;
; 49.296 ; 49.526       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sr14:auto_generated|ram_block1a54~portb_address_reg0                                                         ;
; 49.311 ; 49.527       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                   ;
; 49.351 ; 49.535       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[186] ;
; 49.351 ; 49.535       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[187] ;
; 49.351 ; 49.535       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[188] ;
; 49.351 ; 49.535       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[189] ;
; 49.351 ; 49.535       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[190] ;
; 49.351 ; 49.535       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[191] ;
; 49.351 ; 49.535       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[23]  ;
; 49.351 ; 49.535       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                                                                        ;
; 49.351 ; 49.535       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[1]                                                                                                                                        ;
; 49.351 ; 49.535       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[2]                                                                                                                                        ;
; 49.351 ; 49.535       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[3]                                                                                                                                        ;
; 49.351 ; 49.535       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                   ;
; 49.351 ; 49.535       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                   ;
; 49.351 ; 49.535       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                   ;
; 49.351 ; 49.535       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                   ;
; 49.352 ; 49.536       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[14]                                                                                                   ;
; 49.352 ; 49.536       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[15]                                                                                                   ;
; 49.352 ; 49.536       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[16]                                                                                                   ;
; 49.352 ; 49.536       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[17]                                                                                                   ;
; 49.352 ; 49.536       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[18]                                                                                                   ;
; 49.352 ; 49.536       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[19]                                                                                                   ;
; 49.352 ; 49.536       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[20]                                                                                                   ;
; 49.352 ; 49.536       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr[0]                                                                                                ;
; 49.352 ; 49.536       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[6]                                                                                                                  ;
; 49.352 ; 49.536       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[120] ;
; 49.352 ; 49.536       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[121] ;
; 49.352 ; 49.536       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[122] ;
; 49.352 ; 49.536       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[123] ;
; 49.352 ; 49.536       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[124] ;
; 49.352 ; 49.536       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[125] ;
; 49.352 ; 49.536       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[126] ;
; 49.352 ; 49.536       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[127] ;
; 49.352 ; 49.536       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[128] ;
; 49.352 ; 49.536       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[129] ;
; 49.352 ; 49.536       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[130] ;
; 49.352 ; 49.536       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[131] ;
; 49.352 ; 49.536       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[144] ;
; 49.352 ; 49.536       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[145] ;
; 49.352 ; 49.536       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[146] ;
; 49.352 ; 49.536       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[147] ;
; 49.352 ; 49.536       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[148] ;
; 49.352 ; 49.536       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[149] ;
; 49.352 ; 49.536       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[150] ;
; 49.352 ; 49.536       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[151] ;
; 49.352 ; 49.536       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[152] ;
; 49.352 ; 49.536       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[153] ;
; 49.352 ; 49.536       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[154] ;
; 49.352 ; 49.536       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[155] ;
; 49.352 ; 49.536       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[156] ;
; 49.352 ; 49.536       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[157] ;
; 49.352 ; 49.536       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[158] ;
; 49.352 ; 49.536       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[180] ;
; 49.352 ; 49.536       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[181] ;
; 49.352 ; 49.536       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[182] ;
; 49.352 ; 49.536       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[183] ;
; 49.352 ; 49.536       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[184] ;
; 49.352 ; 49.536       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[185] ;
; 49.352 ; 49.536       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[192] ;
; 49.352 ; 49.536       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[193] ;
; 49.352 ; 49.536       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[194] ;
; 49.352 ; 49.536       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[195] ;
; 49.352 ; 49.536       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[196] ;
; 49.352 ; 49.536       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[197] ;
; 49.352 ; 49.536       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[198] ;
; 49.352 ; 49.536       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[199] ;
; 49.352 ; 49.536       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[200] ;
; 49.352 ; 49.536       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[201] ;
; 49.352 ; 49.536       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[202] ;
; 49.352 ; 49.536       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[203] ;
; 49.352 ; 49.536       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[204] ;
; 49.352 ; 49.536       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[205] ;
; 49.352 ; 49.536       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[206] ;
; 49.352 ; 49.536       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[207] ;
; 49.352 ; 49.536       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[208] ;
; 49.352 ; 49.536       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[209] ;
; 49.352 ; 49.536       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[210] ;
; 49.352 ; 49.536       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[211] ;
; 49.352 ; 49.536       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[212] ;
; 49.352 ; 49.536       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10]                                              ;
; 49.352 ; 49.536       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[11]                                              ;
; 49.352 ; 49.536       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[12]                                              ;
; 49.352 ; 49.536       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[13]                                              ;
; 49.352 ; 49.536       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[14]                                              ;
; 49.352 ; 49.536       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[15]                                              ;
; 49.352 ; 49.536       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[16]                                              ;
; 49.352 ; 49.536       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[17]                                              ;
; 49.352 ; 49.536       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[18]                                              ;
; 49.352 ; 49.536       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[19]                                              ;
; 49.352 ; 49.536       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[20]                                              ;
; 49.352 ; 49.536       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[16]                                               ;
; 49.352 ; 49.536       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[17]                                               ;
+--------+--------------+----------------+------------------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Setup Times                                                                                  ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 2.224 ; 2.606 ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; 3.031 ; 3.401 ; Rise       ; altera_reserved_tck ;
; SWITCH              ; clk                 ; 2.315 ; 3.053 ; Rise       ; spi_clk             ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Hold Times                                                                                     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 0.849  ; 0.393  ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; -0.776 ; -1.180 ; Rise       ; altera_reserved_tck ;
; SWITCH              ; clk                 ; -1.918 ; -2.651 ; Rise       ; spi_clk             ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                          ;
+-------------------------------------------------------+---------------------+-------+-------+------------+---------------------+
; Data Port                                             ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+-------------------------------------------------------+---------------------+-------+-------+------------+---------------------+
; altera_reserved_tdo                                   ; altera_reserved_tck ; 7.254 ; 7.923 ; Fall       ; altera_reserved_tck ;
; IO_PRINT[*]                                           ; clk                 ; 4.006 ; 4.539 ; Rise       ; cpu_clk             ;
;  IO_PRINT[0]                                          ; clk                 ; 2.428 ; 2.470 ; Rise       ; cpu_clk             ;
;  IO_PRINT[1]                                          ; clk                 ; 2.260 ; 2.299 ; Rise       ; cpu_clk             ;
;  IO_PRINT[2]                                          ; clk                 ; 2.394 ; 2.455 ; Rise       ; cpu_clk             ;
;  IO_PRINT[3]                                          ; clk                 ; 2.448 ; 2.486 ; Rise       ; cpu_clk             ;
;  IO_PRINT[4]                                          ; clk                 ; 2.240 ; 2.267 ; Rise       ; cpu_clk             ;
;  IO_PRINT[5]                                          ; clk                 ; 2.392 ; 2.423 ; Rise       ; cpu_clk             ;
;  IO_PRINT[6]                                          ; clk                 ; 2.472 ; 2.532 ; Rise       ; cpu_clk             ;
;  IO_PRINT[7]                                          ; clk                 ; 2.144 ; 2.164 ; Rise       ; cpu_clk             ;
;  IO_PRINT[8]                                          ; clk                 ; 2.258 ; 2.282 ; Rise       ; cpu_clk             ;
;  IO_PRINT[9]                                          ; clk                 ; 2.658 ; 2.774 ; Rise       ; cpu_clk             ;
;  IO_PRINT[10]                                         ; clk                 ; 2.284 ; 2.310 ; Rise       ; cpu_clk             ;
;  IO_PRINT[11]                                         ; clk                 ; 2.238 ; 2.271 ; Rise       ; cpu_clk             ;
;  IO_PRINT[12]                                         ; clk                 ; 2.180 ; 2.195 ; Rise       ; cpu_clk             ;
;  IO_PRINT[13]                                         ; clk                 ; 4.006 ; 4.539 ; Rise       ; cpu_clk             ;
;  IO_PRINT[14]                                         ; clk                 ; 2.470 ; 2.625 ; Rise       ; cpu_clk             ;
;  IO_PRINT[15]                                         ; clk                 ; 2.178 ; 2.199 ; Rise       ; cpu_clk             ;
;  IO_PRINT[16]                                         ; clk                 ; 2.172 ; 2.193 ; Rise       ; cpu_clk             ;
;  IO_PRINT[17]                                         ; clk                 ; 2.163 ; 2.186 ; Rise       ; cpu_clk             ;
;  IO_PRINT[18]                                         ; clk                 ; 2.138 ; 2.156 ; Rise       ; cpu_clk             ;
;  IO_PRINT[19]                                         ; clk                 ; 2.241 ; 2.268 ; Rise       ; cpu_clk             ;
;  IO_PRINT[20]                                         ; clk                 ; 2.274 ; 2.304 ; Rise       ; cpu_clk             ;
;  IO_PRINT[21]                                         ; clk                 ; 2.210 ; 2.231 ; Rise       ; cpu_clk             ;
;  IO_PRINT[22]                                         ; clk                 ; 2.137 ; 2.156 ; Rise       ; cpu_clk             ;
;  IO_PRINT[23]                                         ; clk                 ; 2.376 ; 2.409 ; Rise       ; cpu_clk             ;
;  IO_PRINT[24]                                         ; clk                 ; 2.327 ; 2.454 ; Rise       ; cpu_clk             ;
;  IO_PRINT[25]                                         ; clk                 ; 2.416 ; 2.453 ; Rise       ; cpu_clk             ;
;  IO_PRINT[26]                                         ; clk                 ; 2.191 ; 2.211 ; Rise       ; cpu_clk             ;
;  IO_PRINT[27]                                         ; clk                 ; 2.184 ; 2.205 ; Rise       ; cpu_clk             ;
;  IO_PRINT[28]                                         ; clk                 ; 2.183 ; 2.206 ; Rise       ; cpu_clk             ;
;  IO_PRINT[29]                                         ; clk                 ; 2.377 ; 2.416 ; Rise       ; cpu_clk             ;
;  IO_PRINT[30]                                         ; clk                 ; 2.628 ; 2.737 ; Rise       ; cpu_clk             ;
; alta_mcu_m3:mcu_inst|HRDATA_EXT[0]~QIC_DANGLING_PORT  ; clk                 ; 0.958 ; 1.059 ; Rise       ; cpu_clk             ;
; alta_mcu_m3:mcu_inst|HRDATA_EXT[1]~QIC_DANGLING_PORT  ; clk                 ; 1.074 ; 1.200 ; Rise       ; cpu_clk             ;
; alta_mcu_m3:mcu_inst|HRDATA_EXT[2]~QIC_DANGLING_PORT  ; clk                 ; 0.953 ; 1.047 ; Rise       ; cpu_clk             ;
; alta_mcu_m3:mcu_inst|HRDATA_EXT[3]~QIC_DANGLING_PORT  ; clk                 ; 1.121 ; 1.263 ; Rise       ; cpu_clk             ;
; alta_mcu_m3:mcu_inst|HRDATA_EXT[4]~QIC_DANGLING_PORT  ; clk                 ; 0.831 ; 0.918 ; Rise       ; cpu_clk             ;
; alta_mcu_m3:mcu_inst|HRDATA_EXT[5]~QIC_DANGLING_PORT  ; clk                 ; 0.840 ; 0.934 ; Rise       ; cpu_clk             ;
; alta_mcu_m3:mcu_inst|HRDATA_EXT[6]~QIC_DANGLING_PORT  ; clk                 ; 0.827 ; 0.912 ; Rise       ; cpu_clk             ;
; alta_mcu_m3:mcu_inst|HRDATA_EXT[7]~QIC_DANGLING_PORT  ; clk                 ; 0.831 ; 0.914 ; Rise       ; cpu_clk             ;
; alta_mcu_m3:mcu_inst|HRDATA_EXT[8]~QIC_DANGLING_PORT  ; clk                 ; 1.078 ; 1.200 ; Rise       ; cpu_clk             ;
; alta_mcu_m3:mcu_inst|HRDATA_EXT[9]~QIC_DANGLING_PORT  ; clk                 ; 1.108 ; 1.219 ; Rise       ; cpu_clk             ;
; alta_mcu_m3:mcu_inst|HRDATA_EXT[10]~QIC_DANGLING_PORT ; clk                 ; 1.342 ; 1.488 ; Rise       ; cpu_clk             ;
; alta_mcu_m3:mcu_inst|HRDATA_EXT[11]~QIC_DANGLING_PORT ; clk                 ; 1.127 ; 1.253 ; Rise       ; cpu_clk             ;
; alta_mcu_m3:mcu_inst|HRDATA_EXT[12]~QIC_DANGLING_PORT ; clk                 ; 1.069 ; 1.191 ; Rise       ; cpu_clk             ;
; alta_mcu_m3:mcu_inst|HRDATA_EXT[13]~QIC_DANGLING_PORT ; clk                 ; 1.081 ; 1.188 ; Rise       ; cpu_clk             ;
; alta_mcu_m3:mcu_inst|HRDATA_EXT[14]~QIC_DANGLING_PORT ; clk                 ; 1.085 ; 1.213 ; Rise       ; cpu_clk             ;
; alta_mcu_m3:mcu_inst|HRDATA_EXT[15]~QIC_DANGLING_PORT ; clk                 ; 1.087 ; 1.210 ; Rise       ; cpu_clk             ;
; alta_mcu_m3:mcu_inst|HRDATA_EXT[16]~QIC_DANGLING_PORT ; clk                 ; 1.327 ; 1.453 ; Rise       ; cpu_clk             ;
; alta_mcu_m3:mcu_inst|HRDATA_EXT[17]~QIC_DANGLING_PORT ; clk                 ; 1.310 ; 1.420 ; Rise       ; cpu_clk             ;
; alta_mcu_m3:mcu_inst|HRDATA_EXT[18]~QIC_DANGLING_PORT ; clk                 ; 1.288 ; 1.403 ; Rise       ; cpu_clk             ;
; alta_mcu_m3:mcu_inst|HRDATA_EXT[19]~QIC_DANGLING_PORT ; clk                 ; 1.335 ; 1.455 ; Rise       ; cpu_clk             ;
; alta_mcu_m3:mcu_inst|HRDATA_EXT[20]~QIC_DANGLING_PORT ; clk                 ; 0.899 ; 0.982 ; Rise       ; cpu_clk             ;
; alta_mcu_m3:mcu_inst|HRDATA_EXT[21]~QIC_DANGLING_PORT ; clk                 ; 0.896 ; 0.974 ; Rise       ; cpu_clk             ;
; alta_mcu_m3:mcu_inst|HRDATA_EXT[22]~QIC_DANGLING_PORT ; clk                 ; 0.876 ; 0.943 ; Rise       ; cpu_clk             ;
; alta_mcu_m3:mcu_inst|HRDATA_EXT[23]~QIC_DANGLING_PORT ; clk                 ; 0.899 ; 0.978 ; Rise       ; cpu_clk             ;
; alta_mcu_m3:mcu_inst|HRDATA_EXT[24]~QIC_DANGLING_PORT ; clk                 ; 0.871 ; 0.946 ; Rise       ; cpu_clk             ;
; alta_mcu_m3:mcu_inst|HRDATA_EXT[25]~QIC_DANGLING_PORT ; clk                 ; 0.887 ; 0.960 ; Rise       ; cpu_clk             ;
; alta_mcu_m3:mcu_inst|HRDATA_EXT[26]~QIC_DANGLING_PORT ; clk                 ; 0.890 ; 0.964 ; Rise       ; cpu_clk             ;
; alta_mcu_m3:mcu_inst|HRDATA_EXT[27]~QIC_DANGLING_PORT ; clk                 ; 0.879 ; 0.949 ; Rise       ; cpu_clk             ;
; alta_mcu_m3:mcu_inst|HRDATA_EXT[28]~QIC_DANGLING_PORT ; clk                 ; 0.872 ; 0.941 ; Rise       ; cpu_clk             ;
; alta_mcu_m3:mcu_inst|HRDATA_EXT[29]~QIC_DANGLING_PORT ; clk                 ; 0.871 ; 0.943 ; Rise       ; cpu_clk             ;
; alta_mcu_m3:mcu_inst|HRDATA_EXT[30]~QIC_DANGLING_PORT ; clk                 ; 0.873 ; 0.948 ; Rise       ; cpu_clk             ;
; alta_mcu_m3:mcu_inst|HRDATA_EXT[31]~QIC_DANGLING_PORT ; clk                 ; 0.877 ; 0.946 ; Rise       ; cpu_clk             ;
+-------------------------------------------------------+---------------------+-------+-------+------------+---------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                  ;
+-------------------------------------------------------+---------------------+-------+-------+------------+---------------------+
; Data Port                                             ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+-------------------------------------------------------+---------------------+-------+-------+------------+---------------------+
; altera_reserved_tdo                                   ; altera_reserved_tck ; 6.048 ; 6.723 ; Fall       ; altera_reserved_tck ;
; IO_PRINT[*]                                           ; clk                 ; 1.841 ; 1.858 ; Rise       ; cpu_clk             ;
;  IO_PRINT[0]                                          ; clk                 ; 2.121 ; 2.160 ; Rise       ; cpu_clk             ;
;  IO_PRINT[1]                                          ; clk                 ; 1.962 ; 1.998 ; Rise       ; cpu_clk             ;
;  IO_PRINT[2]                                          ; clk                 ; 2.088 ; 2.146 ; Rise       ; cpu_clk             ;
;  IO_PRINT[3]                                          ; clk                 ; 2.142 ; 2.177 ; Rise       ; cpu_clk             ;
;  IO_PRINT[4]                                          ; clk                 ; 1.941 ; 1.965 ; Rise       ; cpu_clk             ;
;  IO_PRINT[5]                                          ; clk                 ; 2.088 ; 2.116 ; Rise       ; cpu_clk             ;
;  IO_PRINT[6]                                          ; clk                 ; 2.164 ; 2.221 ; Rise       ; cpu_clk             ;
;  IO_PRINT[7]                                          ; clk                 ; 1.849 ; 1.867 ; Rise       ; cpu_clk             ;
;  IO_PRINT[8]                                          ; clk                 ; 1.959 ; 1.981 ; Rise       ; cpu_clk             ;
;  IO_PRINT[9]                                          ; clk                 ; 2.355 ; 2.467 ; Rise       ; cpu_clk             ;
;  IO_PRINT[10]                                         ; clk                 ; 1.986 ; 2.009 ; Rise       ; cpu_clk             ;
;  IO_PRINT[11]                                         ; clk                 ; 1.940 ; 1.971 ; Rise       ; cpu_clk             ;
;  IO_PRINT[12]                                         ; clk                 ; 1.885 ; 1.899 ; Rise       ; cpu_clk             ;
;  IO_PRINT[13]                                         ; clk                 ; 3.712 ; 4.243 ; Rise       ; cpu_clk             ;
;  IO_PRINT[14]                                         ; clk                 ; 2.167 ; 2.318 ; Rise       ; cpu_clk             ;
;  IO_PRINT[15]                                         ; clk                 ; 1.881 ; 1.901 ; Rise       ; cpu_clk             ;
;  IO_PRINT[16]                                         ; clk                 ; 1.876 ; 1.896 ; Rise       ; cpu_clk             ;
;  IO_PRINT[17]                                         ; clk                 ; 1.866 ; 1.887 ; Rise       ; cpu_clk             ;
;  IO_PRINT[18]                                         ; clk                 ; 1.842 ; 1.859 ; Rise       ; cpu_clk             ;
;  IO_PRINT[19]                                         ; clk                 ; 1.941 ; 1.965 ; Rise       ; cpu_clk             ;
;  IO_PRINT[20]                                         ; clk                 ; 1.972 ; 2.000 ; Rise       ; cpu_clk             ;
;  IO_PRINT[21]                                         ; clk                 ; 1.914 ; 1.933 ; Rise       ; cpu_clk             ;
;  IO_PRINT[22]                                         ; clk                 ; 1.841 ; 1.858 ; Rise       ; cpu_clk             ;
;  IO_PRINT[23]                                         ; clk                 ; 2.072 ; 2.103 ; Rise       ; cpu_clk             ;
;  IO_PRINT[24]                                         ; clk                 ; 2.029 ; 2.154 ; Rise       ; cpu_clk             ;
;  IO_PRINT[25]                                         ; clk                 ; 2.110 ; 2.145 ; Rise       ; cpu_clk             ;
;  IO_PRINT[26]                                         ; clk                 ; 1.894 ; 1.913 ; Rise       ; cpu_clk             ;
;  IO_PRINT[27]                                         ; clk                 ; 1.888 ; 1.906 ; Rise       ; cpu_clk             ;
;  IO_PRINT[28]                                         ; clk                 ; 1.886 ; 1.908 ; Rise       ; cpu_clk             ;
;  IO_PRINT[29]                                         ; clk                 ; 2.072 ; 2.108 ; Rise       ; cpu_clk             ;
;  IO_PRINT[30]                                         ; clk                 ; 2.324 ; 2.430 ; Rise       ; cpu_clk             ;
; alta_mcu_m3:mcu_inst|HRDATA_EXT[0]~QIC_DANGLING_PORT  ; clk                 ; 0.687 ; 0.784 ; Rise       ; cpu_clk             ;
; alta_mcu_m3:mcu_inst|HRDATA_EXT[1]~QIC_DANGLING_PORT  ; clk                 ; 0.799 ; 0.919 ; Rise       ; cpu_clk             ;
; alta_mcu_m3:mcu_inst|HRDATA_EXT[2]~QIC_DANGLING_PORT  ; clk                 ; 0.683 ; 0.773 ; Rise       ; cpu_clk             ;
; alta_mcu_m3:mcu_inst|HRDATA_EXT[3]~QIC_DANGLING_PORT  ; clk                 ; 0.844 ; 0.981 ; Rise       ; cpu_clk             ;
; alta_mcu_m3:mcu_inst|HRDATA_EXT[4]~QIC_DANGLING_PORT  ; clk                 ; 0.566 ; 0.649 ; Rise       ; cpu_clk             ;
; alta_mcu_m3:mcu_inst|HRDATA_EXT[5]~QIC_DANGLING_PORT  ; clk                 ; 0.575 ; 0.665 ; Rise       ; cpu_clk             ;
; alta_mcu_m3:mcu_inst|HRDATA_EXT[6]~QIC_DANGLING_PORT  ; clk                 ; 0.561 ; 0.643 ; Rise       ; cpu_clk             ;
; alta_mcu_m3:mcu_inst|HRDATA_EXT[7]~QIC_DANGLING_PORT  ; clk                 ; 0.566 ; 0.646 ; Rise       ; cpu_clk             ;
; alta_mcu_m3:mcu_inst|HRDATA_EXT[8]~QIC_DANGLING_PORT  ; clk                 ; 0.802 ; 0.919 ; Rise       ; cpu_clk             ;
; alta_mcu_m3:mcu_inst|HRDATA_EXT[9]~QIC_DANGLING_PORT  ; clk                 ; 0.830 ; 0.937 ; Rise       ; cpu_clk             ;
; alta_mcu_m3:mcu_inst|HRDATA_EXT[10]~QIC_DANGLING_PORT ; clk                 ; 1.055 ; 1.195 ; Rise       ; cpu_clk             ;
; alta_mcu_m3:mcu_inst|HRDATA_EXT[11]~QIC_DANGLING_PORT ; clk                 ; 0.848 ; 0.970 ; Rise       ; cpu_clk             ;
; alta_mcu_m3:mcu_inst|HRDATA_EXT[12]~QIC_DANGLING_PORT ; clk                 ; 0.794 ; 0.911 ; Rise       ; cpu_clk             ;
; alta_mcu_m3:mcu_inst|HRDATA_EXT[13]~QIC_DANGLING_PORT ; clk                 ; 0.805 ; 0.908 ; Rise       ; cpu_clk             ;
; alta_mcu_m3:mcu_inst|HRDATA_EXT[14]~QIC_DANGLING_PORT ; clk                 ; 0.809 ; 0.932 ; Rise       ; cpu_clk             ;
; alta_mcu_m3:mcu_inst|HRDATA_EXT[15]~QIC_DANGLING_PORT ; clk                 ; 0.811 ; 0.930 ; Rise       ; cpu_clk             ;
; alta_mcu_m3:mcu_inst|HRDATA_EXT[16]~QIC_DANGLING_PORT ; clk                 ; 1.041 ; 1.163 ; Rise       ; cpu_clk             ;
; alta_mcu_m3:mcu_inst|HRDATA_EXT[17]~QIC_DANGLING_PORT ; clk                 ; 1.025 ; 1.131 ; Rise       ; cpu_clk             ;
; alta_mcu_m3:mcu_inst|HRDATA_EXT[18]~QIC_DANGLING_PORT ; clk                 ; 1.004 ; 1.115 ; Rise       ; cpu_clk             ;
; alta_mcu_m3:mcu_inst|HRDATA_EXT[19]~QIC_DANGLING_PORT ; clk                 ; 1.049 ; 1.164 ; Rise       ; cpu_clk             ;
; alta_mcu_m3:mcu_inst|HRDATA_EXT[20]~QIC_DANGLING_PORT ; clk                 ; 0.630 ; 0.711 ; Rise       ; cpu_clk             ;
; alta_mcu_m3:mcu_inst|HRDATA_EXT[21]~QIC_DANGLING_PORT ; clk                 ; 0.628 ; 0.703 ; Rise       ; cpu_clk             ;
; alta_mcu_m3:mcu_inst|HRDATA_EXT[22]~QIC_DANGLING_PORT ; clk                 ; 0.609 ; 0.673 ; Rise       ; cpu_clk             ;
; alta_mcu_m3:mcu_inst|HRDATA_EXT[23]~QIC_DANGLING_PORT ; clk                 ; 0.631 ; 0.707 ; Rise       ; cpu_clk             ;
; alta_mcu_m3:mcu_inst|HRDATA_EXT[24]~QIC_DANGLING_PORT ; clk                 ; 0.603 ; 0.675 ; Rise       ; cpu_clk             ;
; alta_mcu_m3:mcu_inst|HRDATA_EXT[25]~QIC_DANGLING_PORT ; clk                 ; 0.618 ; 0.689 ; Rise       ; cpu_clk             ;
; alta_mcu_m3:mcu_inst|HRDATA_EXT[26]~QIC_DANGLING_PORT ; clk                 ; 0.621 ; 0.693 ; Rise       ; cpu_clk             ;
; alta_mcu_m3:mcu_inst|HRDATA_EXT[27]~QIC_DANGLING_PORT ; clk                 ; 0.610 ; 0.678 ; Rise       ; cpu_clk             ;
; alta_mcu_m3:mcu_inst|HRDATA_EXT[28]~QIC_DANGLING_PORT ; clk                 ; 0.604 ; 0.670 ; Rise       ; cpu_clk             ;
; alta_mcu_m3:mcu_inst|HRDATA_EXT[29]~QIC_DANGLING_PORT ; clk                 ; 0.602 ; 0.673 ; Rise       ; cpu_clk             ;
; alta_mcu_m3:mcu_inst|HRDATA_EXT[30]~QIC_DANGLING_PORT ; clk                 ; 0.605 ; 0.677 ; Rise       ; cpu_clk             ;
; alta_mcu_m3:mcu_inst|HRDATA_EXT[31]~QIC_DANGLING_PORT ; clk                 ; 0.609 ; 0.675 ; Rise       ; cpu_clk             ;
+-------------------------------------------------------+---------------------+-------+-------+------------+---------------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                              ;
+----------------------+--------+-------+----------+---------+---------------------+
; Clock                ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack     ; 1.253  ; 0.113 ; 12.595   ; 0.577   ; -5.000              ;
;  altera_reserved_tck ; 41.496 ; 0.187 ; 47.544   ; 0.577   ; 49.262              ;
;  clk                 ; 15.637 ; 0.187 ; 15.643   ; 1.668   ; 9.273               ;
;  cpu_clk             ; 12.279 ; 0.113 ; 12.595   ; 2.866   ; 9.697               ;
;  spi_clk             ; 1.253  ; 0.151 ; 12.825   ; 2.874   ; -5.000              ;
; Design-wide TNS      ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; -5.606              ;
;  altera_reserved_tck ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  clk                 ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  cpu_clk             ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  spi_clk             ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; -5.606              ;
+----------------------+--------+-------+----------+---------+---------------------+


+----------------------------------------------------------------------------------------------+
; Setup Times                                                                                  ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 5.173 ; 5.767 ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; 7.366 ; 7.818 ; Rise       ; altera_reserved_tck ;
; SWITCH              ; clk                 ; 4.873 ; 5.142 ; Rise       ; spi_clk             ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Hold Times                                                                                     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 1.331  ; 1.178  ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; -0.776 ; -1.180 ; Rise       ; altera_reserved_tck ;
; SWITCH              ; clk                 ; -1.918 ; -2.651 ; Rise       ; spi_clk             ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                            ;
+-------------------------------------------------------+---------------------+--------+--------+------------+---------------------+
; Data Port                                             ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+-------------------------------------------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdo                                   ; altera_reserved_tck ; 14.511 ; 15.724 ; Fall       ; altera_reserved_tck ;
; IO_PRINT[*]                                           ; clk                 ; 7.655  ; 7.976  ; Rise       ; cpu_clk             ;
;  IO_PRINT[0]                                          ; clk                 ; 5.373  ; 5.133  ; Rise       ; cpu_clk             ;
;  IO_PRINT[1]                                          ; clk                 ; 4.878  ; 4.762  ; Rise       ; cpu_clk             ;
;  IO_PRINT[2]                                          ; clk                 ; 5.243  ; 5.094  ; Rise       ; cpu_clk             ;
;  IO_PRINT[3]                                          ; clk                 ; 5.383  ; 5.140  ; Rise       ; cpu_clk             ;
;  IO_PRINT[4]                                          ; clk                 ; 4.979  ; 4.777  ; Rise       ; cpu_clk             ;
;  IO_PRINT[5]                                          ; clk                 ; 5.318  ; 5.078  ; Rise       ; cpu_clk             ;
;  IO_PRINT[6]                                          ; clk                 ; 5.446  ; 5.233  ; Rise       ; cpu_clk             ;
;  IO_PRINT[7]                                          ; clk                 ; 4.688  ; 4.548  ; Rise       ; cpu_clk             ;
;  IO_PRINT[8]                                          ; clk                 ; 4.989  ; 4.784  ; Rise       ; cpu_clk             ;
;  IO_PRINT[9]                                          ; clk                 ; 5.727  ; 5.606  ; Rise       ; cpu_clk             ;
;  IO_PRINT[10]                                         ; clk                 ; 4.980  ; 4.791  ; Rise       ; cpu_clk             ;
;  IO_PRINT[11]                                         ; clk                 ; 4.843  ; 4.718  ; Rise       ; cpu_clk             ;
;  IO_PRINT[12]                                         ; clk                 ; 4.732  ; 4.577  ; Rise       ; cpu_clk             ;
;  IO_PRINT[13]                                         ; clk                 ; 7.655  ; 7.976  ; Rise       ; cpu_clk             ;
;  IO_PRINT[14]                                         ; clk                 ; 5.488  ; 5.341  ; Rise       ; cpu_clk             ;
;  IO_PRINT[15]                                         ; clk                 ; 4.726  ; 4.594  ; Rise       ; cpu_clk             ;
;  IO_PRINT[16]                                         ; clk                 ; 4.738  ; 4.593  ; Rise       ; cpu_clk             ;
;  IO_PRINT[17]                                         ; clk                 ; 4.750  ; 4.598  ; Rise       ; cpu_clk             ;
;  IO_PRINT[18]                                         ; clk                 ; 4.677  ; 4.536  ; Rise       ; cpu_clk             ;
;  IO_PRINT[19]                                         ; clk                 ; 4.946  ; 4.762  ; Rise       ; cpu_clk             ;
;  IO_PRINT[20]                                         ; clk                 ; 5.009  ; 4.823  ; Rise       ; cpu_clk             ;
;  IO_PRINT[21]                                         ; clk                 ; 4.778  ; 4.630  ; Rise       ; cpu_clk             ;
;  IO_PRINT[22]                                         ; clk                 ; 4.677  ; 4.537  ; Rise       ; cpu_clk             ;
;  IO_PRINT[23]                                         ; clk                 ; 5.242  ; 5.011  ; Rise       ; cpu_clk             ;
;  IO_PRINT[24]                                         ; clk                 ; 5.152  ; 5.014  ; Rise       ; cpu_clk             ;
;  IO_PRINT[25]                                         ; clk                 ; 5.375  ; 5.131  ; Rise       ; cpu_clk             ;
;  IO_PRINT[26]                                         ; clk                 ; 4.757  ; 4.609  ; Rise       ; cpu_clk             ;
;  IO_PRINT[27]                                         ; clk                 ; 4.734  ; 4.595  ; Rise       ; cpu_clk             ;
;  IO_PRINT[28]                                         ; clk                 ; 4.754  ; 4.620  ; Rise       ; cpu_clk             ;
;  IO_PRINT[29]                                         ; clk                 ; 5.260  ; 5.049  ; Rise       ; cpu_clk             ;
;  IO_PRINT[30]                                         ; clk                 ; 5.697  ; 5.550  ; Rise       ; cpu_clk             ;
; alta_mcu_m3:mcu_inst|HRDATA_EXT[0]~QIC_DANGLING_PORT  ; clk                 ; 2.568  ; 2.494  ; Rise       ; cpu_clk             ;
; alta_mcu_m3:mcu_inst|HRDATA_EXT[1]~QIC_DANGLING_PORT  ; clk                 ; 2.783  ; 2.728  ; Rise       ; cpu_clk             ;
; alta_mcu_m3:mcu_inst|HRDATA_EXT[2]~QIC_DANGLING_PORT  ; clk                 ; 2.537  ; 2.471  ; Rise       ; cpu_clk             ;
; alta_mcu_m3:mcu_inst|HRDATA_EXT[3]~QIC_DANGLING_PORT  ; clk                 ; 2.893  ; 2.835  ; Rise       ; cpu_clk             ;
; alta_mcu_m3:mcu_inst|HRDATA_EXT[4]~QIC_DANGLING_PORT  ; clk                 ; 2.254  ; 2.218  ; Rise       ; cpu_clk             ;
; alta_mcu_m3:mcu_inst|HRDATA_EXT[5]~QIC_DANGLING_PORT  ; clk                 ; 2.288  ; 2.253  ; Rise       ; cpu_clk             ;
; alta_mcu_m3:mcu_inst|HRDATA_EXT[6]~QIC_DANGLING_PORT  ; clk                 ; 2.218  ; 2.194  ; Rise       ; cpu_clk             ;
; alta_mcu_m3:mcu_inst|HRDATA_EXT[7]~QIC_DANGLING_PORT  ; clk                 ; 2.249  ; 2.212  ; Rise       ; cpu_clk             ;
; alta_mcu_m3:mcu_inst|HRDATA_EXT[8]~QIC_DANGLING_PORT  ; clk                 ; 2.761  ; 2.707  ; Rise       ; cpu_clk             ;
; alta_mcu_m3:mcu_inst|HRDATA_EXT[9]~QIC_DANGLING_PORT  ; clk                 ; 2.890  ; 2.791  ; Rise       ; cpu_clk             ;
; alta_mcu_m3:mcu_inst|HRDATA_EXT[10]~QIC_DANGLING_PORT ; clk                 ; 3.403  ; 3.273  ; Rise       ; cpu_clk             ;
; alta_mcu_m3:mcu_inst|HRDATA_EXT[11]~QIC_DANGLING_PORT ; clk                 ; 2.940  ; 2.844  ; Rise       ; cpu_clk             ;
; alta_mcu_m3:mcu_inst|HRDATA_EXT[12]~QIC_DANGLING_PORT ; clk                 ; 2.762  ; 2.704  ; Rise       ; cpu_clk             ;
; alta_mcu_m3:mcu_inst|HRDATA_EXT[13]~QIC_DANGLING_PORT ; clk                 ; 2.837  ; 2.739  ; Rise       ; cpu_clk             ;
; alta_mcu_m3:mcu_inst|HRDATA_EXT[14]~QIC_DANGLING_PORT ; clk                 ; 2.780  ; 2.726  ; Rise       ; cpu_clk             ;
; alta_mcu_m3:mcu_inst|HRDATA_EXT[15]~QIC_DANGLING_PORT ; clk                 ; 2.761  ; 2.714  ; Rise       ; cpu_clk             ;
; alta_mcu_m3:mcu_inst|HRDATA_EXT[16]~QIC_DANGLING_PORT ; clk                 ; 3.485  ; 3.273  ; Rise       ; cpu_clk             ;
; alta_mcu_m3:mcu_inst|HRDATA_EXT[17]~QIC_DANGLING_PORT ; clk                 ; 3.398  ; 3.197  ; Rise       ; cpu_clk             ;
; alta_mcu_m3:mcu_inst|HRDATA_EXT[18]~QIC_DANGLING_PORT ; clk                 ; 3.356  ; 3.166  ; Rise       ; cpu_clk             ;
; alta_mcu_m3:mcu_inst|HRDATA_EXT[19]~QIC_DANGLING_PORT ; clk                 ; 3.481  ; 3.261  ; Rise       ; cpu_clk             ;
; alta_mcu_m3:mcu_inst|HRDATA_EXT[20]~QIC_DANGLING_PORT ; clk                 ; 2.461  ; 2.371  ; Rise       ; cpu_clk             ;
; alta_mcu_m3:mcu_inst|HRDATA_EXT[21]~QIC_DANGLING_PORT ; clk                 ; 2.461  ; 2.351  ; Rise       ; cpu_clk             ;
; alta_mcu_m3:mcu_inst|HRDATA_EXT[22]~QIC_DANGLING_PORT ; clk                 ; 2.381  ; 2.294  ; Rise       ; cpu_clk             ;
; alta_mcu_m3:mcu_inst|HRDATA_EXT[23]~QIC_DANGLING_PORT ; clk                 ; 2.466  ; 2.359  ; Rise       ; cpu_clk             ;
; alta_mcu_m3:mcu_inst|HRDATA_EXT[24]~QIC_DANGLING_PORT ; clk                 ; 2.385  ; 2.297  ; Rise       ; cpu_clk             ;
; alta_mcu_m3:mcu_inst|HRDATA_EXT[25]~QIC_DANGLING_PORT ; clk                 ; 2.419  ; 2.331  ; Rise       ; cpu_clk             ;
; alta_mcu_m3:mcu_inst|HRDATA_EXT[26]~QIC_DANGLING_PORT ; clk                 ; 2.429  ; 2.340  ; Rise       ; cpu_clk             ;
; alta_mcu_m3:mcu_inst|HRDATA_EXT[27]~QIC_DANGLING_PORT ; clk                 ; 2.397  ; 2.309  ; Rise       ; cpu_clk             ;
; alta_mcu_m3:mcu_inst|HRDATA_EXT[28]~QIC_DANGLING_PORT ; clk                 ; 2.396  ; 2.300  ; Rise       ; cpu_clk             ;
; alta_mcu_m3:mcu_inst|HRDATA_EXT[29]~QIC_DANGLING_PORT ; clk                 ; 2.384  ; 2.300  ; Rise       ; cpu_clk             ;
; alta_mcu_m3:mcu_inst|HRDATA_EXT[30]~QIC_DANGLING_PORT ; clk                 ; 2.393  ; 2.309  ; Rise       ; cpu_clk             ;
; alta_mcu_m3:mcu_inst|HRDATA_EXT[31]~QIC_DANGLING_PORT ; clk                 ; 2.390  ; 2.303  ; Rise       ; cpu_clk             ;
+-------------------------------------------------------+---------------------+--------+--------+------------+---------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                  ;
+-------------------------------------------------------+---------------------+-------+-------+------------+---------------------+
; Data Port                                             ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+-------------------------------------------------------+---------------------+-------+-------+------------+---------------------+
; altera_reserved_tdo                                   ; altera_reserved_tck ; 6.048 ; 6.723 ; Fall       ; altera_reserved_tck ;
; IO_PRINT[*]                                           ; clk                 ; 1.841 ; 1.858 ; Rise       ; cpu_clk             ;
;  IO_PRINT[0]                                          ; clk                 ; 2.121 ; 2.160 ; Rise       ; cpu_clk             ;
;  IO_PRINT[1]                                          ; clk                 ; 1.962 ; 1.998 ; Rise       ; cpu_clk             ;
;  IO_PRINT[2]                                          ; clk                 ; 2.088 ; 2.146 ; Rise       ; cpu_clk             ;
;  IO_PRINT[3]                                          ; clk                 ; 2.142 ; 2.177 ; Rise       ; cpu_clk             ;
;  IO_PRINT[4]                                          ; clk                 ; 1.941 ; 1.965 ; Rise       ; cpu_clk             ;
;  IO_PRINT[5]                                          ; clk                 ; 2.088 ; 2.116 ; Rise       ; cpu_clk             ;
;  IO_PRINT[6]                                          ; clk                 ; 2.164 ; 2.221 ; Rise       ; cpu_clk             ;
;  IO_PRINT[7]                                          ; clk                 ; 1.849 ; 1.867 ; Rise       ; cpu_clk             ;
;  IO_PRINT[8]                                          ; clk                 ; 1.959 ; 1.981 ; Rise       ; cpu_clk             ;
;  IO_PRINT[9]                                          ; clk                 ; 2.355 ; 2.467 ; Rise       ; cpu_clk             ;
;  IO_PRINT[10]                                         ; clk                 ; 1.986 ; 2.009 ; Rise       ; cpu_clk             ;
;  IO_PRINT[11]                                         ; clk                 ; 1.940 ; 1.971 ; Rise       ; cpu_clk             ;
;  IO_PRINT[12]                                         ; clk                 ; 1.885 ; 1.899 ; Rise       ; cpu_clk             ;
;  IO_PRINT[13]                                         ; clk                 ; 3.712 ; 4.243 ; Rise       ; cpu_clk             ;
;  IO_PRINT[14]                                         ; clk                 ; 2.167 ; 2.318 ; Rise       ; cpu_clk             ;
;  IO_PRINT[15]                                         ; clk                 ; 1.881 ; 1.901 ; Rise       ; cpu_clk             ;
;  IO_PRINT[16]                                         ; clk                 ; 1.876 ; 1.896 ; Rise       ; cpu_clk             ;
;  IO_PRINT[17]                                         ; clk                 ; 1.866 ; 1.887 ; Rise       ; cpu_clk             ;
;  IO_PRINT[18]                                         ; clk                 ; 1.842 ; 1.859 ; Rise       ; cpu_clk             ;
;  IO_PRINT[19]                                         ; clk                 ; 1.941 ; 1.965 ; Rise       ; cpu_clk             ;
;  IO_PRINT[20]                                         ; clk                 ; 1.972 ; 2.000 ; Rise       ; cpu_clk             ;
;  IO_PRINT[21]                                         ; clk                 ; 1.914 ; 1.933 ; Rise       ; cpu_clk             ;
;  IO_PRINT[22]                                         ; clk                 ; 1.841 ; 1.858 ; Rise       ; cpu_clk             ;
;  IO_PRINT[23]                                         ; clk                 ; 2.072 ; 2.103 ; Rise       ; cpu_clk             ;
;  IO_PRINT[24]                                         ; clk                 ; 2.029 ; 2.154 ; Rise       ; cpu_clk             ;
;  IO_PRINT[25]                                         ; clk                 ; 2.110 ; 2.145 ; Rise       ; cpu_clk             ;
;  IO_PRINT[26]                                         ; clk                 ; 1.894 ; 1.913 ; Rise       ; cpu_clk             ;
;  IO_PRINT[27]                                         ; clk                 ; 1.888 ; 1.906 ; Rise       ; cpu_clk             ;
;  IO_PRINT[28]                                         ; clk                 ; 1.886 ; 1.908 ; Rise       ; cpu_clk             ;
;  IO_PRINT[29]                                         ; clk                 ; 2.072 ; 2.108 ; Rise       ; cpu_clk             ;
;  IO_PRINT[30]                                         ; clk                 ; 2.324 ; 2.430 ; Rise       ; cpu_clk             ;
; alta_mcu_m3:mcu_inst|HRDATA_EXT[0]~QIC_DANGLING_PORT  ; clk                 ; 0.687 ; 0.784 ; Rise       ; cpu_clk             ;
; alta_mcu_m3:mcu_inst|HRDATA_EXT[1]~QIC_DANGLING_PORT  ; clk                 ; 0.799 ; 0.919 ; Rise       ; cpu_clk             ;
; alta_mcu_m3:mcu_inst|HRDATA_EXT[2]~QIC_DANGLING_PORT  ; clk                 ; 0.683 ; 0.773 ; Rise       ; cpu_clk             ;
; alta_mcu_m3:mcu_inst|HRDATA_EXT[3]~QIC_DANGLING_PORT  ; clk                 ; 0.844 ; 0.981 ; Rise       ; cpu_clk             ;
; alta_mcu_m3:mcu_inst|HRDATA_EXT[4]~QIC_DANGLING_PORT  ; clk                 ; 0.566 ; 0.649 ; Rise       ; cpu_clk             ;
; alta_mcu_m3:mcu_inst|HRDATA_EXT[5]~QIC_DANGLING_PORT  ; clk                 ; 0.575 ; 0.665 ; Rise       ; cpu_clk             ;
; alta_mcu_m3:mcu_inst|HRDATA_EXT[6]~QIC_DANGLING_PORT  ; clk                 ; 0.561 ; 0.643 ; Rise       ; cpu_clk             ;
; alta_mcu_m3:mcu_inst|HRDATA_EXT[7]~QIC_DANGLING_PORT  ; clk                 ; 0.566 ; 0.646 ; Rise       ; cpu_clk             ;
; alta_mcu_m3:mcu_inst|HRDATA_EXT[8]~QIC_DANGLING_PORT  ; clk                 ; 0.802 ; 0.919 ; Rise       ; cpu_clk             ;
; alta_mcu_m3:mcu_inst|HRDATA_EXT[9]~QIC_DANGLING_PORT  ; clk                 ; 0.830 ; 0.937 ; Rise       ; cpu_clk             ;
; alta_mcu_m3:mcu_inst|HRDATA_EXT[10]~QIC_DANGLING_PORT ; clk                 ; 1.055 ; 1.195 ; Rise       ; cpu_clk             ;
; alta_mcu_m3:mcu_inst|HRDATA_EXT[11]~QIC_DANGLING_PORT ; clk                 ; 0.848 ; 0.970 ; Rise       ; cpu_clk             ;
; alta_mcu_m3:mcu_inst|HRDATA_EXT[12]~QIC_DANGLING_PORT ; clk                 ; 0.794 ; 0.911 ; Rise       ; cpu_clk             ;
; alta_mcu_m3:mcu_inst|HRDATA_EXT[13]~QIC_DANGLING_PORT ; clk                 ; 0.805 ; 0.908 ; Rise       ; cpu_clk             ;
; alta_mcu_m3:mcu_inst|HRDATA_EXT[14]~QIC_DANGLING_PORT ; clk                 ; 0.809 ; 0.932 ; Rise       ; cpu_clk             ;
; alta_mcu_m3:mcu_inst|HRDATA_EXT[15]~QIC_DANGLING_PORT ; clk                 ; 0.811 ; 0.930 ; Rise       ; cpu_clk             ;
; alta_mcu_m3:mcu_inst|HRDATA_EXT[16]~QIC_DANGLING_PORT ; clk                 ; 1.041 ; 1.163 ; Rise       ; cpu_clk             ;
; alta_mcu_m3:mcu_inst|HRDATA_EXT[17]~QIC_DANGLING_PORT ; clk                 ; 1.025 ; 1.131 ; Rise       ; cpu_clk             ;
; alta_mcu_m3:mcu_inst|HRDATA_EXT[18]~QIC_DANGLING_PORT ; clk                 ; 1.004 ; 1.115 ; Rise       ; cpu_clk             ;
; alta_mcu_m3:mcu_inst|HRDATA_EXT[19]~QIC_DANGLING_PORT ; clk                 ; 1.049 ; 1.164 ; Rise       ; cpu_clk             ;
; alta_mcu_m3:mcu_inst|HRDATA_EXT[20]~QIC_DANGLING_PORT ; clk                 ; 0.630 ; 0.711 ; Rise       ; cpu_clk             ;
; alta_mcu_m3:mcu_inst|HRDATA_EXT[21]~QIC_DANGLING_PORT ; clk                 ; 0.628 ; 0.703 ; Rise       ; cpu_clk             ;
; alta_mcu_m3:mcu_inst|HRDATA_EXT[22]~QIC_DANGLING_PORT ; clk                 ; 0.609 ; 0.673 ; Rise       ; cpu_clk             ;
; alta_mcu_m3:mcu_inst|HRDATA_EXT[23]~QIC_DANGLING_PORT ; clk                 ; 0.631 ; 0.707 ; Rise       ; cpu_clk             ;
; alta_mcu_m3:mcu_inst|HRDATA_EXT[24]~QIC_DANGLING_PORT ; clk                 ; 0.603 ; 0.675 ; Rise       ; cpu_clk             ;
; alta_mcu_m3:mcu_inst|HRDATA_EXT[25]~QIC_DANGLING_PORT ; clk                 ; 0.618 ; 0.689 ; Rise       ; cpu_clk             ;
; alta_mcu_m3:mcu_inst|HRDATA_EXT[26]~QIC_DANGLING_PORT ; clk                 ; 0.621 ; 0.693 ; Rise       ; cpu_clk             ;
; alta_mcu_m3:mcu_inst|HRDATA_EXT[27]~QIC_DANGLING_PORT ; clk                 ; 0.610 ; 0.678 ; Rise       ; cpu_clk             ;
; alta_mcu_m3:mcu_inst|HRDATA_EXT[28]~QIC_DANGLING_PORT ; clk                 ; 0.604 ; 0.670 ; Rise       ; cpu_clk             ;
; alta_mcu_m3:mcu_inst|HRDATA_EXT[29]~QIC_DANGLING_PORT ; clk                 ; 0.602 ; 0.673 ; Rise       ; cpu_clk             ;
; alta_mcu_m3:mcu_inst|HRDATA_EXT[30]~QIC_DANGLING_PORT ; clk                 ; 0.605 ; 0.677 ; Rise       ; cpu_clk             ;
; alta_mcu_m3:mcu_inst|HRDATA_EXT[31]~QIC_DANGLING_PORT ; clk                 ; 0.609 ; 0.675 ; Rise       ; cpu_clk             ;
+-------------------------------------------------------+---------------------+-------+-------+------------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin                 ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; SPI1_SCK            ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SPI1_CS_N           ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SPI1_MOSI           ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; UART0_TXD           ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; JTDO                ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IO_KEYOUT[0]        ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IO_KEYOUT[1]        ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IO_KEYOUT[2]        ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IO_KEYOUT[3]        ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IO_KEYOUT[4]        ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IO_KEYOUT[5]        ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IO_KEYOUT[6]        ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IO_KEYOUT[7]        ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; BEEP                ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IO_PRINT[0]         ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IO_PRINT[1]         ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IO_PRINT[2]         ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IO_PRINT[3]         ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IO_PRINT[4]         ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IO_PRINT[5]         ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IO_PRINT[6]         ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IO_PRINT[7]         ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IO_PRINT[8]         ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IO_PRINT[9]         ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IO_PRINT[10]        ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IO_PRINT[11]        ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IO_PRINT[12]        ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IO_PRINT[13]        ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IO_PRINT[14]        ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IO_PRINT[15]        ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IO_PRINT[16]        ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IO_PRINT[17]        ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IO_PRINT[18]        ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IO_PRINT[19]        ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IO_PRINT[20]        ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IO_PRINT[21]        ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IO_PRINT[22]        ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IO_PRINT[23]        ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IO_PRINT[24]        ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IO_PRINT[25]        ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IO_PRINT[26]        ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IO_PRINT[27]        ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IO_PRINT[28]        ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IO_PRINT[29]        ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IO_PRINT[30]        ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IO_PRINT[31]        ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SPI1_MISO           ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; JTMS                ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; altera_reserved_tdo ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+------------------------------------------------------------------------+
; Input Transition Times                                                 ;
+---------------------+--------------+-----------------+-----------------+
; Pin                 ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+---------------------+--------------+-----------------+-----------------+
; IO_KEYIN[0]         ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; IO_KEYIN[1]         ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; IO_KEYIN[2]         ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; IO_KEYIN[3]         ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; IO_KEYIN[4]         ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; IO_KEYIN[5]         ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; IO_KEYIN[6]         ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; IO_KEYIN[7]         ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; SPI1_MISO           ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; JTMS                ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; JTCK                ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; JTDI                ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; UART0_RXD           ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; CLK                 ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; SWITCH              ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tms ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tck ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tdi ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
+---------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; SPI1_SCK            ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.53e-08 V                   ; 3.1 V               ; -0.0308 V           ; 0.145 V                              ; 0.155 V                              ; 7.86e-10 s                  ; 8.11e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.53e-08 V                  ; 3.1 V              ; -0.0308 V          ; 0.145 V                             ; 0.155 V                             ; 7.86e-10 s                 ; 8.11e-10 s                 ; Yes                       ; Yes                       ;
; SPI1_CS_N           ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.53e-08 V                   ; 3.1 V               ; -0.0308 V           ; 0.145 V                              ; 0.155 V                              ; 7.86e-10 s                  ; 8.11e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.53e-08 V                  ; 3.1 V              ; -0.0308 V          ; 0.145 V                             ; 0.155 V                             ; 7.86e-10 s                 ; 8.11e-10 s                 ; Yes                       ; Yes                       ;
; SPI1_MOSI           ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.53e-08 V                   ; 3.1 V               ; -0.0308 V           ; 0.145 V                              ; 0.155 V                              ; 7.86e-10 s                  ; 8.11e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.53e-08 V                  ; 3.1 V              ; -0.0308 V          ; 0.145 V                             ; 0.155 V                             ; 7.86e-10 s                 ; 8.11e-10 s                 ; Yes                       ; Yes                       ;
; UART0_TXD           ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.53e-08 V                   ; 3.1 V               ; -0.0308 V           ; 0.145 V                              ; 0.155 V                              ; 7.86e-10 s                  ; 8.11e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.53e-08 V                  ; 3.1 V              ; -0.0308 V          ; 0.145 V                             ; 0.155 V                             ; 7.86e-10 s                 ; 8.11e-10 s                 ; Yes                       ; Yes                       ;
; JTDO                ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.53e-08 V                   ; 3.1 V               ; -0.0308 V           ; 0.145 V                              ; 0.155 V                              ; 7.86e-10 s                  ; 8.11e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.53e-08 V                  ; 3.1 V              ; -0.0308 V          ; 0.145 V                             ; 0.155 V                             ; 7.86e-10 s                 ; 8.11e-10 s                 ; Yes                       ; Yes                       ;
; IO_KEYOUT[0]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.1 V               ; -0.0225 V           ; 0.178 V                              ; 0.202 V                              ; 1.41e-09 s                  ; 1.49e-09 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.1 V              ; -0.0225 V          ; 0.178 V                             ; 0.202 V                             ; 1.41e-09 s                 ; 1.49e-09 s                 ; Yes                       ; No                        ;
; IO_KEYOUT[1]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.53e-08 V                   ; 3.1 V               ; -0.0308 V           ; 0.145 V                              ; 0.155 V                              ; 7.86e-10 s                  ; 8.11e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.53e-08 V                  ; 3.1 V              ; -0.0308 V          ; 0.145 V                             ; 0.155 V                             ; 7.86e-10 s                 ; 8.11e-10 s                 ; Yes                       ; Yes                       ;
; IO_KEYOUT[2]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.53e-08 V                   ; 3.1 V               ; -0.0308 V           ; 0.145 V                              ; 0.155 V                              ; 7.86e-10 s                  ; 8.11e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.53e-08 V                  ; 3.1 V              ; -0.0308 V          ; 0.145 V                             ; 0.155 V                             ; 7.86e-10 s                 ; 8.11e-10 s                 ; Yes                       ; Yes                       ;
; IO_KEYOUT[3]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.1 V               ; -0.0225 V           ; 0.178 V                              ; 0.202 V                              ; 1.41e-09 s                  ; 1.49e-09 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.1 V              ; -0.0225 V          ; 0.178 V                             ; 0.202 V                             ; 1.41e-09 s                 ; 1.49e-09 s                 ; Yes                       ; No                        ;
; IO_KEYOUT[4]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.53e-08 V                   ; 3.1 V               ; -0.0308 V           ; 0.145 V                              ; 0.155 V                              ; 7.86e-10 s                  ; 8.11e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.53e-08 V                  ; 3.1 V              ; -0.0308 V          ; 0.145 V                             ; 0.155 V                             ; 7.86e-10 s                 ; 8.11e-10 s                 ; Yes                       ; Yes                       ;
; IO_KEYOUT[5]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.53e-08 V                   ; 3.1 V               ; -0.0308 V           ; 0.145 V                              ; 0.155 V                              ; 7.86e-10 s                  ; 8.11e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.53e-08 V                  ; 3.1 V              ; -0.0308 V          ; 0.145 V                             ; 0.155 V                             ; 7.86e-10 s                 ; 8.11e-10 s                 ; Yes                       ; Yes                       ;
; IO_KEYOUT[6]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.1 V               ; -0.0274 V           ; 0.217 V                              ; 0.244 V                              ; 1.1e-09 s                   ; 1.09e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.11e-08 V                  ; 3.1 V              ; -0.0274 V          ; 0.217 V                             ; 0.244 V                             ; 1.1e-09 s                  ; 1.09e-09 s                 ; Yes                       ; Yes                       ;
; IO_KEYOUT[7]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.53e-08 V                   ; 3.1 V               ; -0.0308 V           ; 0.145 V                              ; 0.155 V                              ; 7.86e-10 s                  ; 8.11e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.53e-08 V                  ; 3.1 V              ; -0.0308 V          ; 0.145 V                             ; 0.155 V                             ; 7.86e-10 s                 ; 8.11e-10 s                 ; Yes                       ; Yes                       ;
; BEEP                ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.1 V               ; -0.0225 V           ; 0.178 V                              ; 0.202 V                              ; 1.41e-09 s                  ; 1.49e-09 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.1 V              ; -0.0225 V          ; 0.178 V                             ; 0.202 V                             ; 1.41e-09 s                 ; 1.49e-09 s                 ; Yes                       ; No                        ;
; IO_PRINT[0]         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.53e-08 V                   ; 3.1 V               ; -0.0308 V           ; 0.145 V                              ; 0.155 V                              ; 7.86e-10 s                  ; 8.11e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.53e-08 V                  ; 3.1 V              ; -0.0308 V          ; 0.145 V                             ; 0.155 V                             ; 7.86e-10 s                 ; 8.11e-10 s                 ; Yes                       ; Yes                       ;
; IO_PRINT[1]         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.53e-08 V                   ; 3.1 V               ; -0.0308 V           ; 0.145 V                              ; 0.155 V                              ; 7.86e-10 s                  ; 8.11e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.53e-08 V                  ; 3.1 V              ; -0.0308 V          ; 0.145 V                             ; 0.155 V                             ; 7.86e-10 s                 ; 8.11e-10 s                 ; Yes                       ; Yes                       ;
; IO_PRINT[2]         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.53e-08 V                   ; 3.1 V               ; -0.0308 V           ; 0.145 V                              ; 0.155 V                              ; 7.86e-10 s                  ; 8.11e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.53e-08 V                  ; 3.1 V              ; -0.0308 V          ; 0.145 V                             ; 0.155 V                             ; 7.86e-10 s                 ; 8.11e-10 s                 ; Yes                       ; Yes                       ;
; IO_PRINT[3]         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.53e-08 V                   ; 3.1 V               ; -0.0308 V           ; 0.145 V                              ; 0.155 V                              ; 7.86e-10 s                  ; 8.11e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.53e-08 V                  ; 3.1 V              ; -0.0308 V          ; 0.145 V                             ; 0.155 V                             ; 7.86e-10 s                 ; 8.11e-10 s                 ; Yes                       ; Yes                       ;
; IO_PRINT[4]         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.53e-08 V                   ; 3.1 V               ; -0.0308 V           ; 0.145 V                              ; 0.155 V                              ; 7.86e-10 s                  ; 8.11e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.53e-08 V                  ; 3.1 V              ; -0.0308 V          ; 0.145 V                             ; 0.155 V                             ; 7.86e-10 s                 ; 8.11e-10 s                 ; Yes                       ; Yes                       ;
; IO_PRINT[5]         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.53e-08 V                   ; 3.1 V               ; -0.0308 V           ; 0.145 V                              ; 0.155 V                              ; 7.86e-10 s                  ; 8.11e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.53e-08 V                  ; 3.1 V              ; -0.0308 V          ; 0.145 V                             ; 0.155 V                             ; 7.86e-10 s                 ; 8.11e-10 s                 ; Yes                       ; Yes                       ;
; IO_PRINT[6]         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.53e-08 V                   ; 3.1 V               ; -0.0308 V           ; 0.145 V                              ; 0.155 V                              ; 7.86e-10 s                  ; 8.11e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.53e-08 V                  ; 3.1 V              ; -0.0308 V          ; 0.145 V                             ; 0.155 V                             ; 7.86e-10 s                 ; 8.11e-10 s                 ; Yes                       ; Yes                       ;
; IO_PRINT[7]         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.53e-08 V                   ; 3.1 V               ; -0.0308 V           ; 0.145 V                              ; 0.155 V                              ; 7.86e-10 s                  ; 8.11e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.53e-08 V                  ; 3.1 V              ; -0.0308 V          ; 0.145 V                             ; 0.155 V                             ; 7.86e-10 s                 ; 8.11e-10 s                 ; Yes                       ; Yes                       ;
; IO_PRINT[8]         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.53e-08 V                   ; 3.1 V               ; -0.0308 V           ; 0.145 V                              ; 0.155 V                              ; 7.86e-10 s                  ; 8.11e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.53e-08 V                  ; 3.1 V              ; -0.0308 V          ; 0.145 V                             ; 0.155 V                             ; 7.86e-10 s                 ; 8.11e-10 s                 ; Yes                       ; Yes                       ;
; IO_PRINT[9]         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.1 V               ; -0.0225 V           ; 0.178 V                              ; 0.202 V                              ; 1.41e-09 s                  ; 1.49e-09 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.1 V              ; -0.0225 V          ; 0.178 V                             ; 0.202 V                             ; 1.41e-09 s                 ; 1.49e-09 s                 ; Yes                       ; No                        ;
; IO_PRINT[10]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.53e-08 V                   ; 3.1 V               ; -0.0308 V           ; 0.145 V                              ; 0.155 V                              ; 7.86e-10 s                  ; 8.11e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.53e-08 V                  ; 3.1 V              ; -0.0308 V          ; 0.145 V                             ; 0.155 V                             ; 7.86e-10 s                 ; 8.11e-10 s                 ; Yes                       ; Yes                       ;
; IO_PRINT[11]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.53e-08 V                   ; 3.1 V               ; -0.0308 V           ; 0.145 V                              ; 0.155 V                              ; 7.86e-10 s                  ; 8.11e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.53e-08 V                  ; 3.1 V              ; -0.0308 V          ; 0.145 V                             ; 0.155 V                             ; 7.86e-10 s                 ; 8.11e-10 s                 ; Yes                       ; Yes                       ;
; IO_PRINT[12]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.53e-08 V                   ; 3.1 V               ; -0.0308 V           ; 0.145 V                              ; 0.155 V                              ; 7.86e-10 s                  ; 8.11e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.53e-08 V                  ; 3.1 V              ; -0.0308 V          ; 0.145 V                             ; 0.155 V                             ; 7.86e-10 s                 ; 8.11e-10 s                 ; Yes                       ; Yes                       ;
; IO_PRINT[13]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.00345 V          ; 0.157 V                              ; 0.259 V                              ; 6.35e-09 s                  ; 6.34e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.00345 V         ; 0.157 V                             ; 0.259 V                             ; 6.35e-09 s                 ; 6.34e-09 s                 ; Yes                       ; Yes                       ;
; IO_PRINT[14]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.1 V               ; -0.0274 V           ; 0.217 V                              ; 0.244 V                              ; 1.1e-09 s                   ; 1.09e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.11e-08 V                  ; 3.1 V              ; -0.0274 V          ; 0.217 V                             ; 0.244 V                             ; 1.1e-09 s                  ; 1.09e-09 s                 ; Yes                       ; Yes                       ;
; IO_PRINT[15]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.53e-08 V                   ; 3.1 V               ; -0.0308 V           ; 0.145 V                              ; 0.155 V                              ; 7.86e-10 s                  ; 8.11e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.53e-08 V                  ; 3.1 V              ; -0.0308 V          ; 0.145 V                             ; 0.155 V                             ; 7.86e-10 s                 ; 8.11e-10 s                 ; Yes                       ; Yes                       ;
; IO_PRINT[16]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.53e-08 V                   ; 3.1 V               ; -0.0308 V           ; 0.145 V                              ; 0.155 V                              ; 7.86e-10 s                  ; 8.11e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.53e-08 V                  ; 3.1 V              ; -0.0308 V          ; 0.145 V                             ; 0.155 V                             ; 7.86e-10 s                 ; 8.11e-10 s                 ; Yes                       ; Yes                       ;
; IO_PRINT[17]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.53e-08 V                   ; 3.1 V               ; -0.0308 V           ; 0.145 V                              ; 0.155 V                              ; 7.86e-10 s                  ; 8.11e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.53e-08 V                  ; 3.1 V              ; -0.0308 V          ; 0.145 V                             ; 0.155 V                             ; 7.86e-10 s                 ; 8.11e-10 s                 ; Yes                       ; Yes                       ;
; IO_PRINT[18]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.53e-08 V                   ; 3.1 V               ; -0.0308 V           ; 0.145 V                              ; 0.155 V                              ; 7.86e-10 s                  ; 8.11e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.53e-08 V                  ; 3.1 V              ; -0.0308 V          ; 0.145 V                             ; 0.155 V                             ; 7.86e-10 s                 ; 8.11e-10 s                 ; Yes                       ; Yes                       ;
; IO_PRINT[19]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.53e-08 V                   ; 3.1 V               ; -0.0308 V           ; 0.145 V                              ; 0.155 V                              ; 7.86e-10 s                  ; 8.11e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.53e-08 V                  ; 3.1 V              ; -0.0308 V          ; 0.145 V                             ; 0.155 V                             ; 7.86e-10 s                 ; 8.11e-10 s                 ; Yes                       ; Yes                       ;
; IO_PRINT[20]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.53e-08 V                   ; 3.1 V               ; -0.0308 V           ; 0.145 V                              ; 0.155 V                              ; 7.86e-10 s                  ; 8.11e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.53e-08 V                  ; 3.1 V              ; -0.0308 V          ; 0.145 V                             ; 0.155 V                             ; 7.86e-10 s                 ; 8.11e-10 s                 ; Yes                       ; Yes                       ;
; IO_PRINT[21]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.53e-08 V                   ; 3.1 V               ; -0.0308 V           ; 0.145 V                              ; 0.155 V                              ; 7.86e-10 s                  ; 8.11e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.53e-08 V                  ; 3.1 V              ; -0.0308 V          ; 0.145 V                             ; 0.155 V                             ; 7.86e-10 s                 ; 8.11e-10 s                 ; Yes                       ; Yes                       ;
; IO_PRINT[22]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.53e-08 V                   ; 3.1 V               ; -0.0308 V           ; 0.145 V                              ; 0.155 V                              ; 7.86e-10 s                  ; 8.11e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.53e-08 V                  ; 3.1 V              ; -0.0308 V          ; 0.145 V                             ; 0.155 V                             ; 7.86e-10 s                 ; 8.11e-10 s                 ; Yes                       ; Yes                       ;
; IO_PRINT[23]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.53e-08 V                   ; 3.1 V               ; -0.0308 V           ; 0.145 V                              ; 0.155 V                              ; 7.86e-10 s                  ; 8.11e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.53e-08 V                  ; 3.1 V              ; -0.0308 V          ; 0.145 V                             ; 0.155 V                             ; 7.86e-10 s                 ; 8.11e-10 s                 ; Yes                       ; Yes                       ;
; IO_PRINT[24]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.1 V               ; -0.0274 V           ; 0.217 V                              ; 0.244 V                              ; 1.1e-09 s                   ; 1.09e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.11e-08 V                  ; 3.1 V              ; -0.0274 V          ; 0.217 V                             ; 0.244 V                             ; 1.1e-09 s                  ; 1.09e-09 s                 ; Yes                       ; Yes                       ;
; IO_PRINT[25]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.53e-08 V                   ; 3.1 V               ; -0.0308 V           ; 0.145 V                              ; 0.155 V                              ; 7.86e-10 s                  ; 8.11e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.53e-08 V                  ; 3.1 V              ; -0.0308 V          ; 0.145 V                             ; 0.155 V                             ; 7.86e-10 s                 ; 8.11e-10 s                 ; Yes                       ; Yes                       ;
; IO_PRINT[26]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.53e-08 V                   ; 3.1 V               ; -0.0308 V           ; 0.145 V                              ; 0.155 V                              ; 7.86e-10 s                  ; 8.11e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.53e-08 V                  ; 3.1 V              ; -0.0308 V          ; 0.145 V                             ; 0.155 V                             ; 7.86e-10 s                 ; 8.11e-10 s                 ; Yes                       ; Yes                       ;
; IO_PRINT[27]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.53e-08 V                   ; 3.1 V               ; -0.0308 V           ; 0.145 V                              ; 0.155 V                              ; 7.86e-10 s                  ; 8.11e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.53e-08 V                  ; 3.1 V              ; -0.0308 V          ; 0.145 V                             ; 0.155 V                             ; 7.86e-10 s                 ; 8.11e-10 s                 ; Yes                       ; Yes                       ;
; IO_PRINT[28]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.53e-08 V                   ; 3.1 V               ; -0.0308 V           ; 0.145 V                              ; 0.155 V                              ; 7.86e-10 s                  ; 8.11e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.53e-08 V                  ; 3.1 V              ; -0.0308 V          ; 0.145 V                             ; 0.155 V                             ; 7.86e-10 s                 ; 8.11e-10 s                 ; Yes                       ; Yes                       ;
; IO_PRINT[29]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.53e-08 V                   ; 3.1 V               ; -0.0308 V           ; 0.145 V                              ; 0.155 V                              ; 7.86e-10 s                  ; 8.11e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.53e-08 V                  ; 3.1 V              ; -0.0308 V          ; 0.145 V                             ; 0.155 V                             ; 7.86e-10 s                 ; 8.11e-10 s                 ; Yes                       ; Yes                       ;
; IO_PRINT[30]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.1 V               ; -0.0225 V           ; 0.178 V                              ; 0.202 V                              ; 1.41e-09 s                  ; 1.49e-09 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.1 V              ; -0.0225 V          ; 0.178 V                             ; 0.202 V                             ; 1.41e-09 s                 ; 1.49e-09 s                 ; Yes                       ; No                        ;
; IO_PRINT[31]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.53e-08 V                   ; 3.1 V               ; -0.0308 V           ; 0.145 V                              ; 0.155 V                              ; 7.86e-10 s                  ; 8.11e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.53e-08 V                  ; 3.1 V              ; -0.0308 V          ; 0.145 V                             ; 0.155 V                             ; 7.86e-10 s                 ; 8.11e-10 s                 ; Yes                       ; Yes                       ;
; SPI1_MISO           ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.53e-08 V                   ; 3.1 V               ; -0.0308 V           ; 0.145 V                              ; 0.155 V                              ; 7.86e-10 s                  ; 8.11e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.53e-08 V                  ; 3.1 V              ; -0.0308 V          ; 0.145 V                             ; 0.155 V                             ; 7.86e-10 s                 ; 8.11e-10 s                 ; Yes                       ; Yes                       ;
; JTMS                ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.53e-08 V                   ; 3.1 V               ; -0.0308 V           ; 0.145 V                              ; 0.155 V                              ; 7.86e-10 s                  ; 8.11e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.53e-08 V                  ; 3.1 V              ; -0.0308 V          ; 0.145 V                             ; 0.155 V                             ; 7.86e-10 s                 ; 8.11e-10 s                 ; Yes                       ; Yes                       ;
; altera_reserved_tdo ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.98e-08 V                   ; 3.1 V               ; 2.98e-08 V          ; 0.219 V                              ; 0.23 V                               ; 1.1e-09 s                   ; 2.83e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.98e-08 V                  ; 3.1 V              ; 2.98e-08 V         ; 0.219 V                             ; 0.23 V                              ; 1.1e-09 s                  ; 2.83e-09 s                 ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; SPI1_SCK            ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-06 V                   ; 3.09 V              ; -0.0127 V           ; 0.071 V                              ; 0.092 V                              ; 9.47e-10 s                  ; 1.01e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-06 V                  ; 3.09 V             ; -0.0127 V          ; 0.071 V                             ; 0.092 V                             ; 9.47e-10 s                 ; 1.01e-09 s                 ; Yes                       ; Yes                       ;
; SPI1_CS_N           ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-06 V                   ; 3.09 V              ; -0.0127 V           ; 0.071 V                              ; 0.092 V                              ; 9.47e-10 s                  ; 1.01e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-06 V                  ; 3.09 V             ; -0.0127 V          ; 0.071 V                             ; 0.092 V                             ; 9.47e-10 s                 ; 1.01e-09 s                 ; Yes                       ; Yes                       ;
; SPI1_MOSI           ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-06 V                   ; 3.09 V              ; -0.0127 V           ; 0.071 V                              ; 0.092 V                              ; 9.47e-10 s                  ; 1.01e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-06 V                  ; 3.09 V             ; -0.0127 V          ; 0.071 V                             ; 0.092 V                             ; 9.47e-10 s                 ; 1.01e-09 s                 ; Yes                       ; Yes                       ;
; UART0_TXD           ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-06 V                   ; 3.09 V              ; -0.0127 V           ; 0.071 V                              ; 0.092 V                              ; 9.47e-10 s                  ; 1.01e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-06 V                  ; 3.09 V             ; -0.0127 V          ; 0.071 V                             ; 0.092 V                             ; 9.47e-10 s                 ; 1.01e-09 s                 ; Yes                       ; Yes                       ;
; JTDO                ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-06 V                   ; 3.09 V              ; -0.0127 V           ; 0.071 V                              ; 0.092 V                              ; 9.47e-10 s                  ; 1.01e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-06 V                  ; 3.09 V             ; -0.0127 V          ; 0.071 V                             ; 0.092 V                             ; 9.47e-10 s                 ; 1.01e-09 s                 ; Yes                       ; Yes                       ;
; IO_KEYOUT[0]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.49e-07 V                   ; 3.09 V              ; -0.0106 V           ; 0.096 V                              ; 0.184 V                              ; 1.76e-09 s                  ; 1.78e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.49e-07 V                  ; 3.09 V             ; -0.0106 V          ; 0.096 V                             ; 0.184 V                             ; 1.76e-09 s                 ; 1.78e-09 s                 ; Yes                       ; Yes                       ;
; IO_KEYOUT[1]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-06 V                   ; 3.09 V              ; -0.0127 V           ; 0.071 V                              ; 0.092 V                              ; 9.47e-10 s                  ; 1.01e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-06 V                  ; 3.09 V             ; -0.0127 V          ; 0.071 V                             ; 0.092 V                             ; 9.47e-10 s                 ; 1.01e-09 s                 ; Yes                       ; Yes                       ;
; IO_KEYOUT[2]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-06 V                   ; 3.09 V              ; -0.0127 V           ; 0.071 V                              ; 0.092 V                              ; 9.47e-10 s                  ; 1.01e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-06 V                  ; 3.09 V             ; -0.0127 V          ; 0.071 V                             ; 0.092 V                             ; 9.47e-10 s                 ; 1.01e-09 s                 ; Yes                       ; Yes                       ;
; IO_KEYOUT[3]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.49e-07 V                   ; 3.09 V              ; -0.0106 V           ; 0.096 V                              ; 0.184 V                              ; 1.76e-09 s                  ; 1.78e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.49e-07 V                  ; 3.09 V             ; -0.0106 V          ; 0.096 V                             ; 0.184 V                             ; 1.76e-09 s                 ; 1.78e-09 s                 ; Yes                       ; Yes                       ;
; IO_KEYOUT[4]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-06 V                   ; 3.09 V              ; -0.0127 V           ; 0.071 V                              ; 0.092 V                              ; 9.47e-10 s                  ; 1.01e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-06 V                  ; 3.09 V             ; -0.0127 V          ; 0.071 V                             ; 0.092 V                             ; 9.47e-10 s                 ; 1.01e-09 s                 ; Yes                       ; Yes                       ;
; IO_KEYOUT[5]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-06 V                   ; 3.09 V              ; -0.0127 V           ; 0.071 V                              ; 0.092 V                              ; 9.47e-10 s                  ; 1.01e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-06 V                  ; 3.09 V             ; -0.0127 V          ; 0.071 V                             ; 0.092 V                             ; 9.47e-10 s                 ; 1.01e-09 s                 ; Yes                       ; Yes                       ;
; IO_KEYOUT[6]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.49e-07 V                   ; 3.09 V              ; -0.0127 V           ; 0.088 V                              ; 0.179 V                              ; 1.33e-09 s                  ; 1.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.49e-07 V                  ; 3.09 V             ; -0.0127 V          ; 0.088 V                             ; 0.179 V                             ; 1.33e-09 s                 ; 1.36e-09 s                 ; Yes                       ; Yes                       ;
; IO_KEYOUT[7]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-06 V                   ; 3.09 V              ; -0.0127 V           ; 0.071 V                              ; 0.092 V                              ; 9.47e-10 s                  ; 1.01e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-06 V                  ; 3.09 V             ; -0.0127 V          ; 0.071 V                             ; 0.092 V                             ; 9.47e-10 s                 ; 1.01e-09 s                 ; Yes                       ; Yes                       ;
; BEEP                ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.49e-07 V                   ; 3.09 V              ; -0.0106 V           ; 0.096 V                              ; 0.184 V                              ; 1.76e-09 s                  ; 1.78e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.49e-07 V                  ; 3.09 V             ; -0.0106 V          ; 0.096 V                             ; 0.184 V                             ; 1.76e-09 s                 ; 1.78e-09 s                 ; Yes                       ; Yes                       ;
; IO_PRINT[0]         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-06 V                   ; 3.09 V              ; -0.0127 V           ; 0.071 V                              ; 0.092 V                              ; 9.47e-10 s                  ; 1.01e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-06 V                  ; 3.09 V             ; -0.0127 V          ; 0.071 V                             ; 0.092 V                             ; 9.47e-10 s                 ; 1.01e-09 s                 ; Yes                       ; Yes                       ;
; IO_PRINT[1]         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-06 V                   ; 3.09 V              ; -0.0127 V           ; 0.071 V                              ; 0.092 V                              ; 9.47e-10 s                  ; 1.01e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-06 V                  ; 3.09 V             ; -0.0127 V          ; 0.071 V                             ; 0.092 V                             ; 9.47e-10 s                 ; 1.01e-09 s                 ; Yes                       ; Yes                       ;
; IO_PRINT[2]         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-06 V                   ; 3.09 V              ; -0.0127 V           ; 0.071 V                              ; 0.092 V                              ; 9.47e-10 s                  ; 1.01e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-06 V                  ; 3.09 V             ; -0.0127 V          ; 0.071 V                             ; 0.092 V                             ; 9.47e-10 s                 ; 1.01e-09 s                 ; Yes                       ; Yes                       ;
; IO_PRINT[3]         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-06 V                   ; 3.09 V              ; -0.0127 V           ; 0.071 V                              ; 0.092 V                              ; 9.47e-10 s                  ; 1.01e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-06 V                  ; 3.09 V             ; -0.0127 V          ; 0.071 V                             ; 0.092 V                             ; 9.47e-10 s                 ; 1.01e-09 s                 ; Yes                       ; Yes                       ;
; IO_PRINT[4]         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-06 V                   ; 3.09 V              ; -0.0127 V           ; 0.071 V                              ; 0.092 V                              ; 9.47e-10 s                  ; 1.01e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-06 V                  ; 3.09 V             ; -0.0127 V          ; 0.071 V                             ; 0.092 V                             ; 9.47e-10 s                 ; 1.01e-09 s                 ; Yes                       ; Yes                       ;
; IO_PRINT[5]         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-06 V                   ; 3.09 V              ; -0.0127 V           ; 0.071 V                              ; 0.092 V                              ; 9.47e-10 s                  ; 1.01e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-06 V                  ; 3.09 V             ; -0.0127 V          ; 0.071 V                             ; 0.092 V                             ; 9.47e-10 s                 ; 1.01e-09 s                 ; Yes                       ; Yes                       ;
; IO_PRINT[6]         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-06 V                   ; 3.09 V              ; -0.0127 V           ; 0.071 V                              ; 0.092 V                              ; 9.47e-10 s                  ; 1.01e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-06 V                  ; 3.09 V             ; -0.0127 V          ; 0.071 V                             ; 0.092 V                             ; 9.47e-10 s                 ; 1.01e-09 s                 ; Yes                       ; Yes                       ;
; IO_PRINT[7]         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-06 V                   ; 3.09 V              ; -0.0127 V           ; 0.071 V                              ; 0.092 V                              ; 9.47e-10 s                  ; 1.01e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-06 V                  ; 3.09 V             ; -0.0127 V          ; 0.071 V                             ; 0.092 V                             ; 9.47e-10 s                 ; 1.01e-09 s                 ; Yes                       ; Yes                       ;
; IO_PRINT[8]         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-06 V                   ; 3.09 V              ; -0.0127 V           ; 0.071 V                              ; 0.092 V                              ; 9.47e-10 s                  ; 1.01e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-06 V                  ; 3.09 V             ; -0.0127 V          ; 0.071 V                             ; 0.092 V                             ; 9.47e-10 s                 ; 1.01e-09 s                 ; Yes                       ; Yes                       ;
; IO_PRINT[9]         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.49e-07 V                   ; 3.09 V              ; -0.0106 V           ; 0.096 V                              ; 0.184 V                              ; 1.76e-09 s                  ; 1.78e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.49e-07 V                  ; 3.09 V             ; -0.0106 V          ; 0.096 V                             ; 0.184 V                             ; 1.76e-09 s                 ; 1.78e-09 s                 ; Yes                       ; Yes                       ;
; IO_PRINT[10]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-06 V                   ; 3.09 V              ; -0.0127 V           ; 0.071 V                              ; 0.092 V                              ; 9.47e-10 s                  ; 1.01e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-06 V                  ; 3.09 V             ; -0.0127 V          ; 0.071 V                             ; 0.092 V                             ; 9.47e-10 s                 ; 1.01e-09 s                 ; Yes                       ; Yes                       ;
; IO_PRINT[11]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-06 V                   ; 3.09 V              ; -0.0127 V           ; 0.071 V                              ; 0.092 V                              ; 9.47e-10 s                  ; 1.01e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-06 V                  ; 3.09 V             ; -0.0127 V          ; 0.071 V                             ; 0.092 V                             ; 9.47e-10 s                 ; 1.01e-09 s                 ; Yes                       ; Yes                       ;
; IO_PRINT[12]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-06 V                   ; 3.09 V              ; -0.0127 V           ; 0.071 V                              ; 0.092 V                              ; 9.47e-10 s                  ; 1.01e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-06 V                  ; 3.09 V             ; -0.0127 V          ; 0.071 V                             ; 0.092 V                             ; 9.47e-10 s                 ; 1.01e-09 s                 ; Yes                       ; Yes                       ;
; IO_PRINT[13]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.49e-07 V                   ; 3.08 V              ; -0.000946 V         ; 0.09 V                               ; 0.163 V                              ; 7.68e-09 s                  ; 7.98e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.49e-07 V                  ; 3.08 V             ; -0.000946 V        ; 0.09 V                              ; 0.163 V                             ; 7.68e-09 s                 ; 7.98e-09 s                 ; Yes                       ; Yes                       ;
; IO_PRINT[14]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.49e-07 V                   ; 3.09 V              ; -0.0127 V           ; 0.088 V                              ; 0.179 V                              ; 1.33e-09 s                  ; 1.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.49e-07 V                  ; 3.09 V             ; -0.0127 V          ; 0.088 V                             ; 0.179 V                             ; 1.33e-09 s                 ; 1.36e-09 s                 ; Yes                       ; Yes                       ;
; IO_PRINT[15]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-06 V                   ; 3.09 V              ; -0.0127 V           ; 0.071 V                              ; 0.092 V                              ; 9.47e-10 s                  ; 1.01e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-06 V                  ; 3.09 V             ; -0.0127 V          ; 0.071 V                             ; 0.092 V                             ; 9.47e-10 s                 ; 1.01e-09 s                 ; Yes                       ; Yes                       ;
; IO_PRINT[16]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-06 V                   ; 3.09 V              ; -0.0127 V           ; 0.071 V                              ; 0.092 V                              ; 9.47e-10 s                  ; 1.01e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-06 V                  ; 3.09 V             ; -0.0127 V          ; 0.071 V                             ; 0.092 V                             ; 9.47e-10 s                 ; 1.01e-09 s                 ; Yes                       ; Yes                       ;
; IO_PRINT[17]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-06 V                   ; 3.09 V              ; -0.0127 V           ; 0.071 V                              ; 0.092 V                              ; 9.47e-10 s                  ; 1.01e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-06 V                  ; 3.09 V             ; -0.0127 V          ; 0.071 V                             ; 0.092 V                             ; 9.47e-10 s                 ; 1.01e-09 s                 ; Yes                       ; Yes                       ;
; IO_PRINT[18]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-06 V                   ; 3.09 V              ; -0.0127 V           ; 0.071 V                              ; 0.092 V                              ; 9.47e-10 s                  ; 1.01e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-06 V                  ; 3.09 V             ; -0.0127 V          ; 0.071 V                             ; 0.092 V                             ; 9.47e-10 s                 ; 1.01e-09 s                 ; Yes                       ; Yes                       ;
; IO_PRINT[19]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-06 V                   ; 3.09 V              ; -0.0127 V           ; 0.071 V                              ; 0.092 V                              ; 9.47e-10 s                  ; 1.01e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-06 V                  ; 3.09 V             ; -0.0127 V          ; 0.071 V                             ; 0.092 V                             ; 9.47e-10 s                 ; 1.01e-09 s                 ; Yes                       ; Yes                       ;
; IO_PRINT[20]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-06 V                   ; 3.09 V              ; -0.0127 V           ; 0.071 V                              ; 0.092 V                              ; 9.47e-10 s                  ; 1.01e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-06 V                  ; 3.09 V             ; -0.0127 V          ; 0.071 V                             ; 0.092 V                             ; 9.47e-10 s                 ; 1.01e-09 s                 ; Yes                       ; Yes                       ;
; IO_PRINT[21]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-06 V                   ; 3.09 V              ; -0.0127 V           ; 0.071 V                              ; 0.092 V                              ; 9.47e-10 s                  ; 1.01e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-06 V                  ; 3.09 V             ; -0.0127 V          ; 0.071 V                             ; 0.092 V                             ; 9.47e-10 s                 ; 1.01e-09 s                 ; Yes                       ; Yes                       ;
; IO_PRINT[22]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-06 V                   ; 3.09 V              ; -0.0127 V           ; 0.071 V                              ; 0.092 V                              ; 9.47e-10 s                  ; 1.01e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-06 V                  ; 3.09 V             ; -0.0127 V          ; 0.071 V                             ; 0.092 V                             ; 9.47e-10 s                 ; 1.01e-09 s                 ; Yes                       ; Yes                       ;
; IO_PRINT[23]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-06 V                   ; 3.09 V              ; -0.0127 V           ; 0.071 V                              ; 0.092 V                              ; 9.47e-10 s                  ; 1.01e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-06 V                  ; 3.09 V             ; -0.0127 V          ; 0.071 V                             ; 0.092 V                             ; 9.47e-10 s                 ; 1.01e-09 s                 ; Yes                       ; Yes                       ;
; IO_PRINT[24]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.49e-07 V                   ; 3.09 V              ; -0.0127 V           ; 0.088 V                              ; 0.179 V                              ; 1.33e-09 s                  ; 1.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.49e-07 V                  ; 3.09 V             ; -0.0127 V          ; 0.088 V                             ; 0.179 V                             ; 1.33e-09 s                 ; 1.36e-09 s                 ; Yes                       ; Yes                       ;
; IO_PRINT[25]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-06 V                   ; 3.09 V              ; -0.0127 V           ; 0.071 V                              ; 0.092 V                              ; 9.47e-10 s                  ; 1.01e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-06 V                  ; 3.09 V             ; -0.0127 V          ; 0.071 V                             ; 0.092 V                             ; 9.47e-10 s                 ; 1.01e-09 s                 ; Yes                       ; Yes                       ;
; IO_PRINT[26]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-06 V                   ; 3.09 V              ; -0.0127 V           ; 0.071 V                              ; 0.092 V                              ; 9.47e-10 s                  ; 1.01e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-06 V                  ; 3.09 V             ; -0.0127 V          ; 0.071 V                             ; 0.092 V                             ; 9.47e-10 s                 ; 1.01e-09 s                 ; Yes                       ; Yes                       ;
; IO_PRINT[27]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-06 V                   ; 3.09 V              ; -0.0127 V           ; 0.071 V                              ; 0.092 V                              ; 9.47e-10 s                  ; 1.01e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-06 V                  ; 3.09 V             ; -0.0127 V          ; 0.071 V                             ; 0.092 V                             ; 9.47e-10 s                 ; 1.01e-09 s                 ; Yes                       ; Yes                       ;
; IO_PRINT[28]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-06 V                   ; 3.09 V              ; -0.0127 V           ; 0.071 V                              ; 0.092 V                              ; 9.47e-10 s                  ; 1.01e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-06 V                  ; 3.09 V             ; -0.0127 V          ; 0.071 V                             ; 0.092 V                             ; 9.47e-10 s                 ; 1.01e-09 s                 ; Yes                       ; Yes                       ;
; IO_PRINT[29]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-06 V                   ; 3.09 V              ; -0.0127 V           ; 0.071 V                              ; 0.092 V                              ; 9.47e-10 s                  ; 1.01e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-06 V                  ; 3.09 V             ; -0.0127 V          ; 0.071 V                             ; 0.092 V                             ; 9.47e-10 s                 ; 1.01e-09 s                 ; Yes                       ; Yes                       ;
; IO_PRINT[30]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.49e-07 V                   ; 3.09 V              ; -0.0106 V           ; 0.096 V                              ; 0.184 V                              ; 1.76e-09 s                  ; 1.78e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.49e-07 V                  ; 3.09 V             ; -0.0106 V          ; 0.096 V                             ; 0.184 V                             ; 1.76e-09 s                 ; 1.78e-09 s                 ; Yes                       ; Yes                       ;
; IO_PRINT[31]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-06 V                   ; 3.09 V              ; -0.0127 V           ; 0.071 V                              ; 0.092 V                              ; 9.47e-10 s                  ; 1.01e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-06 V                  ; 3.09 V             ; -0.0127 V          ; 0.071 V                             ; 0.092 V                             ; 9.47e-10 s                 ; 1.01e-09 s                 ; Yes                       ; Yes                       ;
; SPI1_MISO           ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-06 V                   ; 3.09 V              ; -0.0127 V           ; 0.071 V                              ; 0.092 V                              ; 9.47e-10 s                  ; 1.01e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-06 V                  ; 3.09 V             ; -0.0127 V          ; 0.071 V                             ; 0.092 V                             ; 9.47e-10 s                 ; 1.01e-09 s                 ; Yes                       ; Yes                       ;
; JTMS                ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-06 V                   ; 3.09 V              ; -0.0127 V           ; 0.071 V                              ; 0.092 V                              ; 9.47e-10 s                  ; 1.01e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-06 V                  ; 3.09 V             ; -0.0127 V          ; 0.071 V                             ; 0.092 V                             ; 9.47e-10 s                 ; 1.01e-09 s                 ; Yes                       ; Yes                       ;
; altera_reserved_tdo ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.29e-06 V                   ; 3.09 V              ; 2.29e-06 V          ; 0.086 V                              ; 0.101 V                              ; 1.33e-09 s                  ; 3.62e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.29e-06 V                  ; 3.09 V             ; 2.29e-06 V         ; 0.086 V                             ; 0.101 V                             ; 1.33e-09 s                 ; 3.62e-09 s                 ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; SPI1_SCK            ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.12e-07 V                   ; 3.51 V              ; -0.0531 V           ; 0.196 V                              ; 0.245 V                              ; 6.35e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.12e-07 V                  ; 3.51 V             ; -0.0531 V          ; 0.196 V                             ; 0.245 V                             ; 6.35e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; SPI1_CS_N           ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.12e-07 V                   ; 3.51 V              ; -0.0531 V           ; 0.196 V                              ; 0.245 V                              ; 6.35e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.12e-07 V                  ; 3.51 V             ; -0.0531 V          ; 0.196 V                             ; 0.245 V                             ; 6.35e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; SPI1_MOSI           ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.12e-07 V                   ; 3.51 V              ; -0.0531 V           ; 0.196 V                              ; 0.245 V                              ; 6.35e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.12e-07 V                  ; 3.51 V             ; -0.0531 V          ; 0.196 V                             ; 0.245 V                             ; 6.35e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; UART0_TXD           ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.12e-07 V                   ; 3.51 V              ; -0.0531 V           ; 0.196 V                              ; 0.245 V                              ; 6.35e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.12e-07 V                  ; 3.51 V             ; -0.0531 V          ; 0.196 V                             ; 0.245 V                             ; 6.35e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; JTDO                ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.12e-07 V                   ; 3.51 V              ; -0.0531 V           ; 0.196 V                              ; 0.245 V                              ; 6.35e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.12e-07 V                  ; 3.51 V             ; -0.0531 V          ; 0.196 V                             ; 0.245 V                             ; 6.35e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; IO_KEYOUT[0]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.11e-07 V                   ; 3.5 V               ; -0.041 V            ; 0.29 V                               ; 0.24 V                               ; 1.12e-09 s                  ; 1.29e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.11e-07 V                  ; 3.5 V              ; -0.041 V           ; 0.29 V                              ; 0.24 V                              ; 1.12e-09 s                 ; 1.29e-09 s                 ; No                        ; No                        ;
; IO_KEYOUT[1]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.12e-07 V                   ; 3.51 V              ; -0.0531 V           ; 0.196 V                              ; 0.245 V                              ; 6.35e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.12e-07 V                  ; 3.51 V             ; -0.0531 V          ; 0.196 V                             ; 0.245 V                             ; 6.35e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; IO_KEYOUT[2]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.12e-07 V                   ; 3.51 V              ; -0.0531 V           ; 0.196 V                              ; 0.245 V                              ; 6.35e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.12e-07 V                  ; 3.51 V             ; -0.0531 V          ; 0.196 V                             ; 0.245 V                             ; 6.35e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; IO_KEYOUT[3]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.11e-07 V                   ; 3.5 V               ; -0.041 V            ; 0.29 V                               ; 0.24 V                               ; 1.12e-09 s                  ; 1.29e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.11e-07 V                  ; 3.5 V              ; -0.041 V           ; 0.29 V                              ; 0.24 V                              ; 1.12e-09 s                 ; 1.29e-09 s                 ; No                        ; No                        ;
; IO_KEYOUT[4]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.12e-07 V                   ; 3.51 V              ; -0.0531 V           ; 0.196 V                              ; 0.245 V                              ; 6.35e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.12e-07 V                  ; 3.51 V             ; -0.0531 V          ; 0.196 V                             ; 0.245 V                             ; 6.35e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; IO_KEYOUT[5]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.12e-07 V                   ; 3.51 V              ; -0.0531 V           ; 0.196 V                              ; 0.245 V                              ; 6.35e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.12e-07 V                  ; 3.51 V             ; -0.0531 V          ; 0.196 V                             ; 0.245 V                             ; 6.35e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; IO_KEYOUT[6]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.11e-07 V                   ; 3.51 V              ; -0.0513 V           ; 0.246 V                              ; 0.327 V                              ; 8.76e-10 s                  ; 8.99e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.11e-07 V                  ; 3.51 V             ; -0.0513 V          ; 0.246 V                             ; 0.327 V                             ; 8.76e-10 s                 ; 8.99e-10 s                 ; No                        ; No                        ;
; IO_KEYOUT[7]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.12e-07 V                   ; 3.51 V              ; -0.0531 V           ; 0.196 V                              ; 0.245 V                              ; 6.35e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.12e-07 V                  ; 3.51 V             ; -0.0531 V          ; 0.196 V                             ; 0.245 V                             ; 6.35e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; BEEP                ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.11e-07 V                   ; 3.5 V               ; -0.041 V            ; 0.29 V                               ; 0.24 V                               ; 1.12e-09 s                  ; 1.29e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.11e-07 V                  ; 3.5 V              ; -0.041 V           ; 0.29 V                              ; 0.24 V                              ; 1.12e-09 s                 ; 1.29e-09 s                 ; No                        ; No                        ;
; IO_PRINT[0]         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.12e-07 V                   ; 3.51 V              ; -0.0531 V           ; 0.196 V                              ; 0.245 V                              ; 6.35e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.12e-07 V                  ; 3.51 V             ; -0.0531 V          ; 0.196 V                             ; 0.245 V                             ; 6.35e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; IO_PRINT[1]         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.12e-07 V                   ; 3.51 V              ; -0.0531 V           ; 0.196 V                              ; 0.245 V                              ; 6.35e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.12e-07 V                  ; 3.51 V             ; -0.0531 V          ; 0.196 V                             ; 0.245 V                             ; 6.35e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; IO_PRINT[2]         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.12e-07 V                   ; 3.51 V              ; -0.0531 V           ; 0.196 V                              ; 0.245 V                              ; 6.35e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.12e-07 V                  ; 3.51 V             ; -0.0531 V          ; 0.196 V                             ; 0.245 V                             ; 6.35e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; IO_PRINT[3]         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.12e-07 V                   ; 3.51 V              ; -0.0531 V           ; 0.196 V                              ; 0.245 V                              ; 6.35e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.12e-07 V                  ; 3.51 V             ; -0.0531 V          ; 0.196 V                             ; 0.245 V                             ; 6.35e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; IO_PRINT[4]         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.12e-07 V                   ; 3.51 V              ; -0.0531 V           ; 0.196 V                              ; 0.245 V                              ; 6.35e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.12e-07 V                  ; 3.51 V             ; -0.0531 V          ; 0.196 V                             ; 0.245 V                             ; 6.35e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; IO_PRINT[5]         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.12e-07 V                   ; 3.51 V              ; -0.0531 V           ; 0.196 V                              ; 0.245 V                              ; 6.35e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.12e-07 V                  ; 3.51 V             ; -0.0531 V          ; 0.196 V                             ; 0.245 V                             ; 6.35e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; IO_PRINT[6]         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.12e-07 V                   ; 3.51 V              ; -0.0531 V           ; 0.196 V                              ; 0.245 V                              ; 6.35e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.12e-07 V                  ; 3.51 V             ; -0.0531 V          ; 0.196 V                             ; 0.245 V                             ; 6.35e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; IO_PRINT[7]         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.12e-07 V                   ; 3.51 V              ; -0.0531 V           ; 0.196 V                              ; 0.245 V                              ; 6.35e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.12e-07 V                  ; 3.51 V             ; -0.0531 V          ; 0.196 V                             ; 0.245 V                             ; 6.35e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; IO_PRINT[8]         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.12e-07 V                   ; 3.51 V              ; -0.0531 V           ; 0.196 V                              ; 0.245 V                              ; 6.35e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.12e-07 V                  ; 3.51 V             ; -0.0531 V          ; 0.196 V                             ; 0.245 V                             ; 6.35e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; IO_PRINT[9]         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.11e-07 V                   ; 3.5 V               ; -0.041 V            ; 0.29 V                               ; 0.24 V                               ; 1.12e-09 s                  ; 1.29e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.11e-07 V                  ; 3.5 V              ; -0.041 V           ; 0.29 V                              ; 0.24 V                              ; 1.12e-09 s                 ; 1.29e-09 s                 ; No                        ; No                        ;
; IO_PRINT[10]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.12e-07 V                   ; 3.51 V              ; -0.0531 V           ; 0.196 V                              ; 0.245 V                              ; 6.35e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.12e-07 V                  ; 3.51 V             ; -0.0531 V          ; 0.196 V                             ; 0.245 V                             ; 6.35e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; IO_PRINT[11]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.12e-07 V                   ; 3.51 V              ; -0.0531 V           ; 0.196 V                              ; 0.245 V                              ; 6.35e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.12e-07 V                  ; 3.51 V             ; -0.0531 V          ; 0.196 V                             ; 0.245 V                             ; 6.35e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; IO_PRINT[12]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.12e-07 V                   ; 3.51 V              ; -0.0531 V           ; 0.196 V                              ; 0.245 V                              ; 6.35e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.12e-07 V                  ; 3.51 V             ; -0.0531 V          ; 0.196 V                             ; 0.245 V                             ; 6.35e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; IO_PRINT[13]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.11e-07 V                   ; 3.47 V              ; -0.00704 V          ; 0.325 V                              ; 0.344 V                              ; 5.02e-09 s                  ; 5.44e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.11e-07 V                  ; 3.47 V             ; -0.00704 V         ; 0.325 V                             ; 0.344 V                             ; 5.02e-09 s                 ; 5.44e-09 s                 ; No                        ; No                        ;
; IO_PRINT[14]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.11e-07 V                   ; 3.51 V              ; -0.0513 V           ; 0.246 V                              ; 0.327 V                              ; 8.76e-10 s                  ; 8.99e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.11e-07 V                  ; 3.51 V             ; -0.0513 V          ; 0.246 V                             ; 0.327 V                             ; 8.76e-10 s                 ; 8.99e-10 s                 ; No                        ; No                        ;
; IO_PRINT[15]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.12e-07 V                   ; 3.51 V              ; -0.0531 V           ; 0.196 V                              ; 0.245 V                              ; 6.35e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.12e-07 V                  ; 3.51 V             ; -0.0531 V          ; 0.196 V                             ; 0.245 V                             ; 6.35e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; IO_PRINT[16]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.12e-07 V                   ; 3.51 V              ; -0.0531 V           ; 0.196 V                              ; 0.245 V                              ; 6.35e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.12e-07 V                  ; 3.51 V             ; -0.0531 V          ; 0.196 V                             ; 0.245 V                             ; 6.35e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; IO_PRINT[17]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.12e-07 V                   ; 3.51 V              ; -0.0531 V           ; 0.196 V                              ; 0.245 V                              ; 6.35e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.12e-07 V                  ; 3.51 V             ; -0.0531 V          ; 0.196 V                             ; 0.245 V                             ; 6.35e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; IO_PRINT[18]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.12e-07 V                   ; 3.51 V              ; -0.0531 V           ; 0.196 V                              ; 0.245 V                              ; 6.35e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.12e-07 V                  ; 3.51 V             ; -0.0531 V          ; 0.196 V                             ; 0.245 V                             ; 6.35e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; IO_PRINT[19]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.12e-07 V                   ; 3.51 V              ; -0.0531 V           ; 0.196 V                              ; 0.245 V                              ; 6.35e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.12e-07 V                  ; 3.51 V             ; -0.0531 V          ; 0.196 V                             ; 0.245 V                             ; 6.35e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; IO_PRINT[20]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.12e-07 V                   ; 3.51 V              ; -0.0531 V           ; 0.196 V                              ; 0.245 V                              ; 6.35e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.12e-07 V                  ; 3.51 V             ; -0.0531 V          ; 0.196 V                             ; 0.245 V                             ; 6.35e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; IO_PRINT[21]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.12e-07 V                   ; 3.51 V              ; -0.0531 V           ; 0.196 V                              ; 0.245 V                              ; 6.35e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.12e-07 V                  ; 3.51 V             ; -0.0531 V          ; 0.196 V                             ; 0.245 V                             ; 6.35e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; IO_PRINT[22]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.12e-07 V                   ; 3.51 V              ; -0.0531 V           ; 0.196 V                              ; 0.245 V                              ; 6.35e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.12e-07 V                  ; 3.51 V             ; -0.0531 V          ; 0.196 V                             ; 0.245 V                             ; 6.35e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; IO_PRINT[23]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.12e-07 V                   ; 3.51 V              ; -0.0531 V           ; 0.196 V                              ; 0.245 V                              ; 6.35e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.12e-07 V                  ; 3.51 V             ; -0.0531 V          ; 0.196 V                             ; 0.245 V                             ; 6.35e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; IO_PRINT[24]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.11e-07 V                   ; 3.51 V              ; -0.0513 V           ; 0.246 V                              ; 0.327 V                              ; 8.76e-10 s                  ; 8.99e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.11e-07 V                  ; 3.51 V             ; -0.0513 V          ; 0.246 V                             ; 0.327 V                             ; 8.76e-10 s                 ; 8.99e-10 s                 ; No                        ; No                        ;
; IO_PRINT[25]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.12e-07 V                   ; 3.51 V              ; -0.0531 V           ; 0.196 V                              ; 0.245 V                              ; 6.35e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.12e-07 V                  ; 3.51 V             ; -0.0531 V          ; 0.196 V                             ; 0.245 V                             ; 6.35e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; IO_PRINT[26]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.12e-07 V                   ; 3.51 V              ; -0.0531 V           ; 0.196 V                              ; 0.245 V                              ; 6.35e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.12e-07 V                  ; 3.51 V             ; -0.0531 V          ; 0.196 V                             ; 0.245 V                             ; 6.35e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; IO_PRINT[27]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.12e-07 V                   ; 3.51 V              ; -0.0531 V           ; 0.196 V                              ; 0.245 V                              ; 6.35e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.12e-07 V                  ; 3.51 V             ; -0.0531 V          ; 0.196 V                             ; 0.245 V                             ; 6.35e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; IO_PRINT[28]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.12e-07 V                   ; 3.51 V              ; -0.0531 V           ; 0.196 V                              ; 0.245 V                              ; 6.35e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.12e-07 V                  ; 3.51 V             ; -0.0531 V          ; 0.196 V                             ; 0.245 V                             ; 6.35e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; IO_PRINT[29]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.12e-07 V                   ; 3.51 V              ; -0.0531 V           ; 0.196 V                              ; 0.245 V                              ; 6.35e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.12e-07 V                  ; 3.51 V             ; -0.0531 V          ; 0.196 V                             ; 0.245 V                             ; 6.35e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; IO_PRINT[30]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.11e-07 V                   ; 3.5 V               ; -0.041 V            ; 0.29 V                               ; 0.24 V                               ; 1.12e-09 s                  ; 1.29e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.11e-07 V                  ; 3.5 V              ; -0.041 V           ; 0.29 V                              ; 0.24 V                              ; 1.12e-09 s                 ; 1.29e-09 s                 ; No                        ; No                        ;
; IO_PRINT[31]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.12e-07 V                   ; 3.51 V              ; -0.0531 V           ; 0.196 V                              ; 0.245 V                              ; 6.35e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.12e-07 V                  ; 3.51 V             ; -0.0531 V          ; 0.196 V                             ; 0.245 V                             ; 6.35e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; SPI1_MISO           ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.12e-07 V                   ; 3.51 V              ; -0.0531 V           ; 0.196 V                              ; 0.245 V                              ; 6.35e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.12e-07 V                  ; 3.51 V             ; -0.0531 V          ; 0.196 V                             ; 0.245 V                             ; 6.35e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; JTMS                ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.12e-07 V                   ; 3.51 V              ; -0.0531 V           ; 0.196 V                              ; 0.245 V                              ; 6.35e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.12e-07 V                  ; 3.51 V             ; -0.0531 V          ; 0.196 V                             ; 0.245 V                             ; 6.35e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; altera_reserved_tdo ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 5.7e-07 V                    ; 3.51 V              ; -0.00915 V          ; 0.24 V                               ; 0.283 V                              ; 8.78e-10 s                  ; 2.48e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 5.7e-07 V                   ; 3.51 V             ; -0.00915 V         ; 0.24 V                              ; 0.283 V                             ; 8.78e-10 s                 ; 2.48e-09 s                 ; No                        ; No                        ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------+
; Setup Transfers                                                                         ;
+---------------------+---------------------+------------+----------+----------+----------+
; From Clock          ; To Clock            ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+---------------------+------------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 6949       ; 0        ; 84       ; 0        ;
; cpu_clk             ; altera_reserved_tck ; false path ; 0        ; 0        ; 0        ;
; clk                 ; clk                 ; 493        ; 0        ; 0        ; 0        ;
; altera_reserved_tck ; cpu_clk             ; false path ; 0        ; 0        ; 0        ;
; clk                 ; cpu_clk             ; 33         ; 0        ; 0        ; 0        ;
; cpu_clk             ; cpu_clk             ; 4106       ; 0        ; 0        ; 0        ;
; spi_clk             ; cpu_clk             ; 124        ; 0        ; 0        ; 0        ;
; cpu_clk             ; spi_clk             ; 11         ; 0        ; 0        ; 0        ;
; spi_clk             ; spi_clk             ; 2182       ; 1        ; 140      ; 0        ;
+---------------------+---------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------+
; Hold Transfers                                                                          ;
+---------------------+---------------------+------------+----------+----------+----------+
; From Clock          ; To Clock            ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+---------------------+------------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 6949       ; 0        ; 84       ; 0        ;
; cpu_clk             ; altera_reserved_tck ; false path ; 0        ; 0        ; 0        ;
; clk                 ; clk                 ; 493        ; 0        ; 0        ; 0        ;
; altera_reserved_tck ; cpu_clk             ; false path ; 0        ; 0        ; 0        ;
; clk                 ; cpu_clk             ; 33         ; 0        ; 0        ; 0        ;
; cpu_clk             ; cpu_clk             ; 4106       ; 0        ; 0        ; 0        ;
; spi_clk             ; cpu_clk             ; 124        ; 0        ; 0        ; 0        ;
; cpu_clk             ; spi_clk             ; 11         ; 0        ; 0        ; 0        ;
; spi_clk             ; spi_clk             ; 2182       ; 1        ; 140      ; 0        ;
+---------------------+---------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------+
; Recovery Transfers                                                                      ;
+---------------------+---------------------+------------+----------+----------+----------+
; From Clock          ; To Clock            ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+---------------------+------------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 388        ; 0        ; 1        ; 0        ;
; clk                 ; clk                 ; 30         ; 0        ; 0        ; 0        ;
; altera_reserved_tck ; cpu_clk             ; false path ; 0        ; 0        ; 0        ;
; clk                 ; cpu_clk             ; 83         ; 0        ; 0        ; 0        ;
; clk                 ; spi_clk             ; 136        ; 0        ; 0        ; 0        ;
+---------------------+---------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------+
; Removal Transfers                                                                       ;
+---------------------+---------------------+------------+----------+----------+----------+
; From Clock          ; To Clock            ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+---------------------+------------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 388        ; 0        ; 1        ; 0        ;
; clk                 ; clk                 ; 30         ; 0        ; 0        ; 0        ;
; altera_reserved_tck ; cpu_clk             ; false path ; 0        ; 0        ; 0        ;
; clk                 ; cpu_clk             ; 83         ; 0        ; 0        ; 0        ;
; clk                 ; spi_clk             ; 136        ; 0        ; 0        ; 0        ;
+---------------------+---------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 3     ; 3    ;
; Unconstrained Input Port Paths  ; 50    ; 50   ;
; Unconstrained Output Ports      ; 64    ; 64   ;
; Unconstrained Output Port Paths ; 64    ; 64   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Full Version
    Info: Processing started: Thu Feb 03 16:06:18 2022
Info: Command: quartus_sta top -c top
Info: qsta_default_script.tcl version: #1
Info (11104): Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead.
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity sld_jtag_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: '../src/top.sdc'
Warning (332043): Overwriting existing clock: altera_reserved_tck
Warning (332174): Ignored filter at top.sdc(50): pll_inst|altpll_component|auto_generated|pll1|clk[1] could not be matched with a pin
Warning (332049): Ignored create_generated_clock at top.sdc(50): Argument <targets> is an empty collection
    Info (332050): create_generated_clock -name {clk_100M} -source [get_ports {CLK}] -master_clock {clk} [get_pins {pll_inst|altpll_component|auto_generated|pll1|clk[1]}] 
Info (332104): Reading SDC File: 'af_prepare.sdc'
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Clock: cpu_clk was found on node: pll_inst|altpll_component|auto_generated|pll1|clk[0] with settings that do not match the following PLL specifications:
        Warning (332056): -multiply_by (expected: 4, found: 1), -divide_by (expected: 1, found: 1)
    Warning (332056): Clock: spi_clk was found on node: pll_inst|altpll_component|auto_generated|pll1|clk[3] with settings that do not match the following PLL specifications:
        Warning (332056): -multiply_by (expected: 1, found: 1), -divide_by (expected: 2, found: 1)
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From clk (Rise) to clk (Rise) (setup and hold)
    Critical Warning (332169): From clk (Rise) to cpu_clk (Rise) (setup and hold)
    Critical Warning (332169): From cpu_clk (Rise) to cpu_clk (Rise) (setup and hold)
    Critical Warning (332169): From spi_clk (Rise) to cpu_clk (Rise) (setup and hold)
    Critical Warning (332169): From clk (Rise) to spi_clk (Rise) (setup and hold)
    Critical Warning (332169): From cpu_clk (Rise) to spi_clk (Rise) (setup and hold)
    Critical Warning (332169): From spi_clk (Rise) to spi_clk (Rise) (setup and hold)
    Critical Warning (332169): From spi_clk (Fall) to spi_clk (Rise) (setup and hold)
    Critical Warning (332169): From spi_clk (Rise) to spi_clk (Fall) (setup and hold)
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 1.253
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.253               0.000 spi_clk 
    Info (332119):    12.279               0.000 cpu_clk 
    Info (332119):    15.637               0.000 clk 
    Info (332119):    41.496               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.356
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.356               0.000 cpu_clk 
    Info (332119):     0.419               0.000 spi_clk 
    Info (332119):     0.455               0.000 altera_reserved_tck 
    Info (332119):     0.455               0.000 clk 
Info (332146): Worst-case recovery slack is 12.595
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    12.595               0.000 cpu_clk 
    Info (332119):    12.825               0.000 spi_clk 
    Info (332119):    15.643               0.000 clk 
    Info (332119):    47.544               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 1.377
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.377               0.000 altera_reserved_tck 
    Info (332119):     3.727               0.000 clk 
    Info (332119):     6.116               0.000 cpu_clk 
    Info (332119):     6.131               0.000 spi_clk 
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case minimum pulse width slack is -5.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -5.000              -5.606 spi_clk 
    Info (332119):     9.699               0.000 cpu_clk 
    Info (332119):     9.757               0.000 clk 
    Info (332119):    49.416               0.000 altera_reserved_tck 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Clock: cpu_clk was found on node: pll_inst|altpll_component|auto_generated|pll1|clk[0] with settings that do not match the following PLL specifications:
        Warning (332056): -multiply_by (expected: 4, found: 1), -divide_by (expected: 1, found: 1)
    Warning (332056): Clock: spi_clk was found on node: pll_inst|altpll_component|auto_generated|pll1|clk[3] with settings that do not match the following PLL specifications:
        Warning (332056): -multiply_by (expected: 1, found: 1), -divide_by (expected: 2, found: 1)
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From clk (Rise) to clk (Rise) (setup and hold)
    Critical Warning (332169): From clk (Rise) to cpu_clk (Rise) (setup and hold)
    Critical Warning (332169): From cpu_clk (Rise) to cpu_clk (Rise) (setup and hold)
    Critical Warning (332169): From spi_clk (Rise) to cpu_clk (Rise) (setup and hold)
    Critical Warning (332169): From clk (Rise) to spi_clk (Rise) (setup and hold)
    Critical Warning (332169): From cpu_clk (Rise) to spi_clk (Rise) (setup and hold)
    Critical Warning (332169): From spi_clk (Rise) to spi_clk (Rise) (setup and hold)
    Critical Warning (332169): From spi_clk (Fall) to spi_clk (Rise) (setup and hold)
    Critical Warning (332169): From spi_clk (Rise) to spi_clk (Fall) (setup and hold)
Info (332146): Worst-case setup slack is 1.778
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.778               0.000 spi_clk 
    Info (332119):    12.572               0.000 cpu_clk 
    Info (332119):    16.065               0.000 clk 
    Info (332119):    42.066               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.341
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.341               0.000 cpu_clk 
    Info (332119):     0.398               0.000 spi_clk 
    Info (332119):     0.403               0.000 altera_reserved_tck 
    Info (332119):     0.403               0.000 clk 
Info (332146): Worst-case recovery slack is 13.352
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    13.352               0.000 cpu_clk 
    Info (332119):    13.552               0.000 spi_clk 
    Info (332119):    15.990               0.000 clk 
    Info (332119):    47.845               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 1.278
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.278               0.000 altera_reserved_tck 
    Info (332119):     3.332               0.000 clk 
    Info (332119):     5.397               0.000 cpu_clk 
    Info (332119):     5.411               0.000 spi_clk 
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case minimum pulse width slack is -5.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -5.000              -5.205 spi_clk 
    Info (332119):     9.697               0.000 cpu_clk 
    Info (332119):     9.772               0.000 clk 
    Info (332119):    49.262               0.000 altera_reserved_tck 
Info: Analyzing Fast 1200mV 0C Model
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Clock: cpu_clk was found on node: pll_inst|altpll_component|auto_generated|pll1|clk[0] with settings that do not match the following PLL specifications:
        Warning (332056): -multiply_by (expected: 4, found: 1), -divide_by (expected: 1, found: 1)
    Warning (332056): Clock: spi_clk was found on node: pll_inst|altpll_component|auto_generated|pll1|clk[3] with settings that do not match the following PLL specifications:
        Warning (332056): -multiply_by (expected: 1, found: 1), -divide_by (expected: 2, found: 1)
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From clk (Rise) to clk (Rise) (setup and hold)
    Critical Warning (332169): From clk (Rise) to cpu_clk (Rise) (setup and hold)
    Critical Warning (332169): From cpu_clk (Rise) to cpu_clk (Rise) (setup and hold)
    Critical Warning (332169): From spi_clk (Rise) to cpu_clk (Rise) (setup and hold)
    Critical Warning (332169): From clk (Rise) to spi_clk (Rise) (setup and hold)
    Critical Warning (332169): From cpu_clk (Rise) to spi_clk (Rise) (setup and hold)
    Critical Warning (332169): From spi_clk (Rise) to spi_clk (Rise) (setup and hold)
    Critical Warning (332169): From spi_clk (Fall) to spi_clk (Rise) (setup and hold)
    Critical Warning (332169): From spi_clk (Rise) to spi_clk (Fall) (setup and hold)
Info (332146): Worst-case setup slack is 6.321
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     6.321               0.000 spi_clk 
    Info (332119):    16.637               0.000 cpu_clk 
    Info (332119):    18.093               0.000 clk 
    Info (332119):    46.559               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.113
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.113               0.000 cpu_clk 
    Info (332119):     0.151               0.000 spi_clk 
    Info (332119):     0.187               0.000 altera_reserved_tck 
    Info (332119):     0.187               0.000 clk 
Info (332146): Worst-case recovery slack is 16.462
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    16.462               0.000 cpu_clk 
    Info (332119):    16.527               0.000 spi_clk 
    Info (332119):    17.936               0.000 clk 
    Info (332119):    49.216               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.577
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.577               0.000 altera_reserved_tck 
    Info (332119):     1.668               0.000 clk 
    Info (332119):     2.866               0.000 cpu_clk 
    Info (332119):     2.874               0.000 spi_clk 
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case minimum pulse width slack is -5.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -5.000              -5.201 spi_clk 
    Info (332119):     9.273               0.000 clk 
    Info (332119):     9.744               0.000 cpu_clk 
    Info (332119):    49.293               0.000 altera_reserved_tck 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 57 warnings
    Info: Peak virtual memory: 634 megabytes
    Info: Processing ended: Thu Feb 03 16:06:24 2022
    Info: Elapsed time: 00:00:06
    Info: Total CPU time (on all processors): 00:00:06


