Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1.1 (lin64) Build 3900603 Fri Jun 16 19:30:25 MDT 2023
| Date         : Sun Sep 10 02:25:36 2023
| Host         : kanish-G3-3500 running 64-bit Ubuntu 22.04.3 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file mac_timing_summary_routed.rpt -pb mac_timing_summary_routed.pb -rpx mac_timing_summary_routed.rpx -warn_on_violation
| Design       : mac
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (1)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (99)
5. checking no_input_delay (44)
6. checking no_output_delay (48)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (1)
------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (99)
-------------------------------------------------
 There are 99 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (44)
-------------------------------
 There are 44 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (48)
--------------------------------
 There are 48 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  147          inf        0.000                      0                  147           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           147 Endpoints
Min Delay           147 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MACC_MACRO_inst/dsp_bl.DSP48E_BL/CLK
                            (rising edge-triggered cell DSP48E1)
  Destination:            out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.252ns  (logic 3.028ns (48.430%)  route 3.224ns (51.570%))
  Logic Levels:           2  (DSP48E1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y12          DSP48E1                      0.000     0.000 r  MACC_MACRO_inst/dsp_bl.DSP48E_BL/CLK
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      0.434     0.434 r  MACC_MACRO_inst/dsp_bl.DSP48E_BL/P[0]
                         net (fo=2, routed)           3.224     3.658    out_OBUF[0]
    V14                  OBUF (Prop_obuf_I_O)         2.594     6.252 r  out_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.252    out[0]
    V14                                                               r  out[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MACC_MACRO_inst/dsp_bl.DSP48E_BL/CLK
                            (rising edge-triggered cell DSP48E1)
  Destination:            out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.210ns  (logic 3.032ns (48.822%)  route 3.178ns (51.178%))
  Logic Levels:           2  (DSP48E1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y12          DSP48E1                      0.000     0.000 r  MACC_MACRO_inst/dsp_bl.DSP48E_BL/CLK
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_CLK_P[2])
                                                      0.434     0.434 r  MACC_MACRO_inst/dsp_bl.DSP48E_BL/P[2]
                         net (fo=2, routed)           3.178     3.612    out_OBUF[2]
    U16                  OBUF (Prop_obuf_I_O)         2.598     6.210 r  out_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.210    out[2]
    U16                                                               r  out[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MACC_MACRO_inst/dsp_bl.DSP48E_BL/CLK
                            (rising edge-triggered cell DSP48E1)
  Destination:            out[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.197ns  (logic 3.032ns (48.917%)  route 3.166ns (51.083%))
  Logic Levels:           2  (DSP48E1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y12          DSP48E1                      0.000     0.000 r  MACC_MACRO_inst/dsp_bl.DSP48E_BL/CLK
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_CLK_P[4])
                                                      0.434     0.434 r  MACC_MACRO_inst/dsp_bl.DSP48E_BL/P[4]
                         net (fo=2, routed)           3.166     3.600    out_OBUF[4]
    W14                  OBUF (Prop_obuf_I_O)         2.598     6.197 r  out_OBUF[4]_inst/O
                         net (fo=0)                   0.000     6.197    out[4]
    W14                                                               r  out[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MACC_MACRO_inst/dsp_bl.DSP48E_BL/CLK
                            (rising edge-triggered cell DSP48E1)
  Destination:            out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.085ns  (logic 3.031ns (49.816%)  route 3.053ns (50.184%))
  Logic Levels:           2  (DSP48E1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y12          DSP48E1                      0.000     0.000 r  MACC_MACRO_inst/dsp_bl.DSP48E_BL/CLK
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_CLK_P[1])
                                                      0.434     0.434 r  MACC_MACRO_inst/dsp_bl.DSP48E_BL/P[1]
                         net (fo=2, routed)           3.053     3.487    out_OBUF[1]
    V13                  OBUF (Prop_obuf_I_O)         2.597     6.085 r  out_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.085    out[1]
    V13                                                               r  out[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MACC_MACRO_inst/dsp_bl.DSP48E_BL/CLK
                            (rising edge-triggered cell DSP48E1)
  Destination:            out[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.034ns  (logic 3.041ns (50.389%)  route 2.994ns (49.611%))
  Logic Levels:           2  (DSP48E1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y12          DSP48E1                      0.000     0.000 r  MACC_MACRO_inst/dsp_bl.DSP48E_BL/CLK
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_CLK_P[5])
                                                      0.434     0.434 r  MACC_MACRO_inst/dsp_bl.DSP48E_BL/P[5]
                         net (fo=2, routed)           2.994     3.428    out_OBUF[5]
    W13                  OBUF (Prop_obuf_I_O)         2.607     6.034 r  out_OBUF[5]_inst/O
                         net (fo=0)                   0.000     6.034    out[5]
    W13                                                               r  out[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MACC_MACRO_inst/dsp_bl.DSP48E_BL/CLK
                            (rising edge-triggered cell DSP48E1)
  Destination:            out[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.025ns  (logic 3.033ns (50.333%)  route 2.992ns (49.667%))
  Logic Levels:           2  (DSP48E1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y12          DSP48E1                      0.000     0.000 r  MACC_MACRO_inst/dsp_bl.DSP48E_BL/CLK
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_CLK_P[6])
                                                      0.434     0.434 r  MACC_MACRO_inst/dsp_bl.DSP48E_BL/P[6]
                         net (fo=2, routed)           2.992     3.426    out_OBUF[6]
    W15                  OBUF (Prop_obuf_I_O)         2.599     6.025 r  out_OBUF[6]_inst/O
                         net (fo=0)                   0.000     6.025    out[6]
    W15                                                               r  out[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MACC_MACRO_inst/dsp_bl.DSP48E_BL/CLK
                            (rising edge-triggered cell DSP48E1)
  Destination:            out[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.021ns  (logic 3.030ns (50.328%)  route 2.991ns (49.672%))
  Logic Levels:           2  (DSP48E1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y12          DSP48E1                      0.000     0.000 r  MACC_MACRO_inst/dsp_bl.DSP48E_BL/CLK
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_CLK_P[8])
                                                      0.434     0.434 r  MACC_MACRO_inst/dsp_bl.DSP48E_BL/P[8]
                         net (fo=2, routed)           2.991     3.425    out_OBUF[8]
    W17                  OBUF (Prop_obuf_I_O)         2.596     6.021 r  out_OBUF[8]_inst/O
                         net (fo=0)                   0.000     6.021    out[8]
    W17                                                               r  out[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MACC_MACRO_inst/dsp_bl.DSP48E_BL/CLK
                            (rising edge-triggered cell DSP48E1)
  Destination:            out[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.017ns  (logic 3.043ns (50.576%)  route 2.974ns (49.424%))
  Logic Levels:           2  (DSP48E1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y12          DSP48E1                      0.000     0.000 r  MACC_MACRO_inst/dsp_bl.DSP48E_BL/CLK
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_CLK_P[11])
                                                      0.434     0.434 r  MACC_MACRO_inst/dsp_bl.DSP48E_BL/P[11]
                         net (fo=2, routed)           2.974     3.408    out_OBUF[11]
    V16                  OBUF (Prop_obuf_I_O)         2.609     6.017 r  out_OBUF[11]_inst/O
                         net (fo=0)                   0.000     6.017    out[11]
    V16                                                               r  out[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MACC_MACRO_inst/dsp_bl.DSP48E_BL/CLK
                            (rising edge-triggered cell DSP48E1)
  Destination:            out[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.013ns  (logic 3.048ns (50.685%)  route 2.965ns (49.315%))
  Logic Levels:           2  (DSP48E1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y12          DSP48E1                      0.000     0.000 r  MACC_MACRO_inst/dsp_bl.DSP48E_BL/CLK
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_CLK_P[7])
                                                      0.434     0.434 r  MACC_MACRO_inst/dsp_bl.DSP48E_BL/P[7]
                         net (fo=2, routed)           2.965     3.399    out_OBUF[7]
    V15                  OBUF (Prop_obuf_I_O)         2.614     6.013 r  out_OBUF[7]_inst/O
                         net (fo=0)                   0.000     6.013    out[7]
    V15                                                               r  out[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MACC_MACRO_inst/dsp_bl.DSP48E_BL/CLK
                            (rising edge-triggered cell DSP48E1)
  Destination:            out[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.001ns  (logic 3.035ns (50.571%)  route 2.966ns (49.429%))
  Logic Levels:           2  (DSP48E1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y12          DSP48E1                      0.000     0.000 r  MACC_MACRO_inst/dsp_bl.DSP48E_BL/CLK
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_CLK_P[10])
                                                      0.434     0.434 r  MACC_MACRO_inst/dsp_bl.DSP48E_BL/P[10]
                         net (fo=2, routed)           2.966     3.400    out_OBUF[10]
    V17                  OBUF (Prop_obuf_I_O)         2.601     6.001 r  out_OBUF[10]_inst/O
                         net (fo=0)                   0.000     6.001    out[10]
    V17                                                               r  out[10] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MACC_MACRO_inst/dsp_bl.DSP48E_BL/CLK
                            (rising edge-triggered cell DSP48E1)
  Destination:            MACC_MACRO_inst/dsp_bl.DSP48E_BL/C[37]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.346ns  (logic 0.126ns (36.394%)  route 0.220ns (63.606%))
  Logic Levels:           1  (DSP48E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y12          DSP48E1                      0.000     0.000 r  MACC_MACRO_inst/dsp_bl.DSP48E_BL/CLK
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_CLK_P[37])
                                                      0.126     0.126 r  MACC_MACRO_inst/dsp_bl.DSP48E_BL/P[37]
                         net (fo=2, routed)           0.220     0.346    MACC_MACRO_inst/P[37]
    DSP48_X0Y12          DSP48E1                                      r  MACC_MACRO_inst/dsp_bl.DSP48E_BL/C[37]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MACC_MACRO_inst/dsp_bl.DSP48E_BL/CLK
                            (rising edge-triggered cell DSP48E1)
  Destination:            MACC_MACRO_inst/dsp_bl.DSP48E_BL/C[40]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.346ns  (logic 0.126ns (36.394%)  route 0.220ns (63.606%))
  Logic Levels:           1  (DSP48E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y12          DSP48E1                      0.000     0.000 r  MACC_MACRO_inst/dsp_bl.DSP48E_BL/CLK
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_CLK_P[40])
                                                      0.126     0.126 r  MACC_MACRO_inst/dsp_bl.DSP48E_BL/P[40]
                         net (fo=2, routed)           0.220     0.346    MACC_MACRO_inst/P[40]
    DSP48_X0Y12          DSP48E1                                      r  MACC_MACRO_inst/dsp_bl.DSP48E_BL/C[40]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MACC_MACRO_inst/dsp_bl.DSP48E_BL/CLK
                            (rising edge-triggered cell DSP48E1)
  Destination:            MACC_MACRO_inst/dsp_bl.DSP48E_BL/C[41]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.346ns  (logic 0.126ns (36.394%)  route 0.220ns (63.606%))
  Logic Levels:           1  (DSP48E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y12          DSP48E1                      0.000     0.000 r  MACC_MACRO_inst/dsp_bl.DSP48E_BL/CLK
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_CLK_P[41])
                                                      0.126     0.126 r  MACC_MACRO_inst/dsp_bl.DSP48E_BL/P[41]
                         net (fo=2, routed)           0.220     0.346    MACC_MACRO_inst/P[41]
    DSP48_X0Y12          DSP48E1                                      r  MACC_MACRO_inst/dsp_bl.DSP48E_BL/C[41]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MACC_MACRO_inst/dsp_bl.DSP48E_BL/CLK
                            (rising edge-triggered cell DSP48E1)
  Destination:            MACC_MACRO_inst/dsp_bl.DSP48E_BL/C[44]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.346ns  (logic 0.126ns (36.394%)  route 0.220ns (63.606%))
  Logic Levels:           1  (DSP48E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y12          DSP48E1                      0.000     0.000 r  MACC_MACRO_inst/dsp_bl.DSP48E_BL/CLK
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_CLK_P[44])
                                                      0.126     0.126 r  MACC_MACRO_inst/dsp_bl.DSP48E_BL/P[44]
                         net (fo=2, routed)           0.220     0.346    MACC_MACRO_inst/P[44]
    DSP48_X0Y12          DSP48E1                                      r  MACC_MACRO_inst/dsp_bl.DSP48E_BL/C[44]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MACC_MACRO_inst/dsp_bl.DSP48E_BL/CLK
                            (rising edge-triggered cell DSP48E1)
  Destination:            MACC_MACRO_inst/dsp_bl.DSP48E_BL/C[20]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.347ns  (logic 0.126ns (36.264%)  route 0.221ns (63.736%))
  Logic Levels:           1  (DSP48E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y12          DSP48E1                      0.000     0.000 r  MACC_MACRO_inst/dsp_bl.DSP48E_BL/CLK
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_CLK_P[20])
                                                      0.126     0.126 r  MACC_MACRO_inst/dsp_bl.DSP48E_BL/P[20]
                         net (fo=2, routed)           0.221     0.347    MACC_MACRO_inst/P[20]
    DSP48_X0Y12          DSP48E1                                      r  MACC_MACRO_inst/dsp_bl.DSP48E_BL/C[20]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MACC_MACRO_inst/dsp_bl.DSP48E_BL/CLK
                            (rising edge-triggered cell DSP48E1)
  Destination:            MACC_MACRO_inst/dsp_bl.DSP48E_BL/C[22]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.347ns  (logic 0.126ns (36.264%)  route 0.221ns (63.736%))
  Logic Levels:           1  (DSP48E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y12          DSP48E1                      0.000     0.000 r  MACC_MACRO_inst/dsp_bl.DSP48E_BL/CLK
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_CLK_P[22])
                                                      0.126     0.126 r  MACC_MACRO_inst/dsp_bl.DSP48E_BL/P[22]
                         net (fo=2, routed)           0.221     0.347    MACC_MACRO_inst/P[22]
    DSP48_X0Y12          DSP48E1                                      r  MACC_MACRO_inst/dsp_bl.DSP48E_BL/C[22]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MACC_MACRO_inst/dsp_bl.DSP48E_BL/CLK
                            (rising edge-triggered cell DSP48E1)
  Destination:            MACC_MACRO_inst/dsp_bl.DSP48E_BL/C[23]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.347ns  (logic 0.126ns (36.264%)  route 0.221ns (63.736%))
  Logic Levels:           1  (DSP48E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y12          DSP48E1                      0.000     0.000 r  MACC_MACRO_inst/dsp_bl.DSP48E_BL/CLK
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_CLK_P[23])
                                                      0.126     0.126 r  MACC_MACRO_inst/dsp_bl.DSP48E_BL/P[23]
                         net (fo=2, routed)           0.221     0.347    MACC_MACRO_inst/P[23]
    DSP48_X0Y12          DSP48E1                                      r  MACC_MACRO_inst/dsp_bl.DSP48E_BL/C[23]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MACC_MACRO_inst/dsp_bl.DSP48E_BL/CLK
                            (rising edge-triggered cell DSP48E1)
  Destination:            MACC_MACRO_inst/dsp_bl.DSP48E_BL/C[24]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.347ns  (logic 0.126ns (36.264%)  route 0.221ns (63.736%))
  Logic Levels:           1  (DSP48E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y12          DSP48E1                      0.000     0.000 r  MACC_MACRO_inst/dsp_bl.DSP48E_BL/CLK
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_CLK_P[24])
                                                      0.126     0.126 r  MACC_MACRO_inst/dsp_bl.DSP48E_BL/P[24]
                         net (fo=2, routed)           0.221     0.347    MACC_MACRO_inst/P[24]
    DSP48_X0Y12          DSP48E1                                      r  MACC_MACRO_inst/dsp_bl.DSP48E_BL/C[24]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MACC_MACRO_inst/dsp_bl.DSP48E_BL/CLK
                            (rising edge-triggered cell DSP48E1)
  Destination:            MACC_MACRO_inst/dsp_bl.DSP48E_BL/C[27]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.347ns  (logic 0.126ns (36.264%)  route 0.221ns (63.736%))
  Logic Levels:           1  (DSP48E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y12          DSP48E1                      0.000     0.000 r  MACC_MACRO_inst/dsp_bl.DSP48E_BL/CLK
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_CLK_P[27])
                                                      0.126     0.126 r  MACC_MACRO_inst/dsp_bl.DSP48E_BL/P[27]
                         net (fo=2, routed)           0.221     0.347    MACC_MACRO_inst/P[27]
    DSP48_X0Y12          DSP48E1                                      r  MACC_MACRO_inst/dsp_bl.DSP48E_BL/C[27]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MACC_MACRO_inst/dsp_bl.DSP48E_BL/CLK
                            (rising edge-triggered cell DSP48E1)
  Destination:            MACC_MACRO_inst/dsp_bl.DSP48E_BL/C[28]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.347ns  (logic 0.126ns (36.264%)  route 0.221ns (63.736%))
  Logic Levels:           1  (DSP48E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y12          DSP48E1                      0.000     0.000 r  MACC_MACRO_inst/dsp_bl.DSP48E_BL/CLK
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_CLK_P[28])
                                                      0.126     0.126 r  MACC_MACRO_inst/dsp_bl.DSP48E_BL/P[28]
                         net (fo=2, routed)           0.221     0.347    MACC_MACRO_inst/P[28]
    DSP48_X0Y12          DSP48E1                                      r  MACC_MACRO_inst/dsp_bl.DSP48E_BL/C[28]
  -------------------------------------------------------------------    -------------------





