
*** Running vivado
    with args -log design_1_wrapper.vds -m64 -mode batch -messageDb vivado.pb -notrace -source design_1_wrapper.tcl


****** Vivado v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_HLS/OV7670_INTERFACE'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/HLS_COMMON/FILTERS/Configurable_Convolution_Filter'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/HLS_COMMON/FILTERS/Sep_Convolution_Filter'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_HLS/OV7670_LUMA_CHROMA'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/HLS_COMMON/VIDEO_STREAM_MUX'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_HLS/OV7670_GRAYSCALE'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/HLS_COMMON/LF_VALID_TO_AXIS'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/HLS_COMMON/DDR/AXIS_TO_DDR_WRITER_AXILITE'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/HLS_COMMON/DDR/DDR_TO_AXIS_READER_AXILITE'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/HLS_COMMON/DDR/DDR_TO_AXIS_READER_AXILITE_SD'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/HLS_COMMON/FILTERS/FILTER_CONVOLUTION'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/HLS_COMMON/VGA/AXI_STREAM_TO_VGA'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'F:/Vivado_old/Vivado/2016.2/data/ip'.
add_files: Time (s): cpu = 00:00:17 ; elapsed = 00:00:22 . Memory (MB): peak = 343.000 ; gain = 119.219
Command: synth_design -top design_1_wrapper -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 11660 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:38 ; elapsed = 00:00:46 . Memory (MB): peak = 443.801 ; gain = 236.402
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_wrapper' [F:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
INFO: [Synth 8-638] synthesizing module 'design_1' [F:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/hdl/design_1.v:2294]
INFO: [Synth 8-638] synthesizing module 'Convolution_Filter_imp_K5C8OI' [F:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/hdl/design_1.v:12]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_interconnect_0_1' [F:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/hdl/design_1.v:4065]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_KH61KD' [F:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/hdl/design_1.v:8130]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_KH61KD' (1#1) [F:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/hdl/design_1.v:8130]
INFO: [Synth 8-638] synthesizing module 'm01_couplers_imp_1A8B72K' [F:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/hdl/design_1.v:8394]
INFO: [Synth 8-256] done synthesizing module 'm01_couplers_imp_1A8B72K' (2#1) [F:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/hdl/design_1.v:8394]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_1D3GPWV' [F:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/hdl/design_1.v:9839]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_1D3GPWV' (3#1) [F:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/hdl/design_1.v:9839]
INFO: [Synth 8-638] synthesizing module 'design_1_xbar_3' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ip/design_1_xbar_3/synth/design_1_xbar_3.v:59]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_10_axi_crossbar' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_axi_crossbar.v:54]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_10_crossbar_sasd' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_crossbar_sasd.v:79]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_10_addr_decoder' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_carry_and' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_carry_and.v:62]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_carry_and' (4#1) [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_carry_and.v:62]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static' (5#1) [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized0' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized0' (5#1) [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_10_addr_decoder' (6#1) [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_10_decerr_slave' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_decerr_slave.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_10_decerr_slave' (7#1) [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_decerr_slave.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_10_addr_arbiter_sasd' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_addr_arbiter_sasd.v:65]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_10_addr_arbiter_sasd' (8#1) [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_addr_arbiter_sasd.v:65]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_10_splitter' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_splitter.v:72]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_10_splitter' (9#1) [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_splitter.v:72]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_10_splitter__parameterized0' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_splitter.v:72]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_10_splitter__parameterized0' (9#1) [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_splitter.v:72]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc' (10#1) [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized0' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized0' (10#1) [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized1' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized1' (10#1) [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized2' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized2' (10#1) [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_9_axic_register_slice' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_9_axic_register_slice' (11#1) [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:85]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized3' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized3' (11#1) [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_10_crossbar_sasd' (12#1) [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_crossbar_sasd.v:79]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_10_axi_crossbar' (13#1) [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_axi_crossbar.v:54]
INFO: [Synth 8-256] done synthesizing module 'design_1_xbar_3' (14#1) [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ip/design_1_xbar_3/synth/design_1_xbar_3.v:59]
WARNING: [Synth 8-350] instance 'xbar' of module 'design_1_xbar_3' requires 40 connections, but only 38 given [F:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/hdl/design_1.v:4474]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_interconnect_0_1' (15#1) [F:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/hdl/design_1.v:4065]
INFO: [Synth 8-638] synthesizing module 'design_1_convolution_filter_0_0' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ip/design_1_convolution_filter_0_0/synth/design_1_convolution_filter_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'convolution_filter' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/convolution_filter_v1_0/hdl/verilog/convolution_filter.v:12]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/convolution_filter_v1_0/hdl/verilog/convolution_filter.v:121]
INFO: [Synth 8-638] synthesizing module 'convolution_filter_line_buffer_V_0' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/convolution_filter_v1_0/hdl/verilog/convolution_filter_line_buffer_V_0.v:57]
INFO: [Synth 8-638] synthesizing module 'convolution_filter_line_buffer_V_0_ram' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/convolution_filter_v1_0/hdl/verilog/convolution_filter_line_buffer_V_0.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/convolution_filter_v1_0/hdl/verilog/convolution_filter_line_buffer_V_0.v:24]
INFO: [Synth 8-3876] $readmem data file './convolution_filter_line_buffer_V_0_ram.dat' is read successfully [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/convolution_filter_v1_0/hdl/verilog/convolution_filter_line_buffer_V_0.v:27]
INFO: [Synth 8-256] done synthesizing module 'convolution_filter_line_buffer_V_0_ram' (16#1) [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/convolution_filter_v1_0/hdl/verilog/convolution_filter_line_buffer_V_0.v:9]
INFO: [Synth 8-256] done synthesizing module 'convolution_filter_line_buffer_V_0' (17#1) [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/convolution_filter_v1_0/hdl/verilog/convolution_filter_line_buffer_V_0.v:57]
INFO: [Synth 8-638] synthesizing module 'convolution_filter_AXILiteS_s_axi' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/convolution_filter_v1_0/hdl/verilog/convolution_filter_AXILiteS_s_axi.v:9]
INFO: [Synth 8-638] synthesizing module 'convolution_filter_AXILiteS_s_axi_ram' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/convolution_filter_v1_0/hdl/verilog/convolution_filter_AXILiteS_s_axi.v:259]
INFO: [Synth 8-256] done synthesizing module 'convolution_filter_AXILiteS_s_axi_ram' (18#1) [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/convolution_filter_v1_0/hdl/verilog/convolution_filter_AXILiteS_s_axi.v:259]
INFO: [Synth 8-256] done synthesizing module 'convolution_filter_AXILiteS_s_axi' (19#1) [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/convolution_filter_v1_0/hdl/verilog/convolution_filter_AXILiteS_s_axi.v:9]
INFO: [Synth 8-638] synthesizing module 'convolution_filter_mul_8s_8ns_16_1' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/convolution_filter_v1_0/hdl/verilog/convolution_filter_mul_8s_8ns_16_1.v:20]
INFO: [Synth 8-638] synthesizing module 'convolution_filter_mul_8s_8ns_16_1_Mul_LUT_0' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/convolution_filter_v1_0/hdl/verilog/convolution_filter_mul_8s_8ns_16_1.v:11]
INFO: [Synth 8-256] done synthesizing module 'convolution_filter_mul_8s_8ns_16_1_Mul_LUT_0' (20#1) [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/convolution_filter_v1_0/hdl/verilog/convolution_filter_mul_8s_8ns_16_1.v:11]
INFO: [Synth 8-256] done synthesizing module 'convolution_filter_mul_8s_8ns_16_1' (21#1) [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/convolution_filter_v1_0/hdl/verilog/convolution_filter_mul_8s_8ns_16_1.v:20]
INFO: [Synth 8-638] synthesizing module 'convolution_filter_sdiv_23s_8s_23_27' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/convolution_filter_v1_0/hdl/verilog/convolution_filter_sdiv_23s_8s_23_27.v:154]
INFO: [Synth 8-638] synthesizing module 'convolution_filter_sdiv_23s_8s_23_27_div' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/convolution_filter_v1_0/hdl/verilog/convolution_filter_sdiv_23s_8s_23_27.v:74]
INFO: [Synth 8-638] synthesizing module 'convolution_filter_sdiv_23s_8s_23_27_div_u' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/convolution_filter_v1_0/hdl/verilog/convolution_filter_sdiv_23s_8s_23_27.v:10]
INFO: [Synth 8-256] done synthesizing module 'convolution_filter_sdiv_23s_8s_23_27_div_u' (22#1) [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/convolution_filter_v1_0/hdl/verilog/convolution_filter_sdiv_23s_8s_23_27.v:10]
INFO: [Synth 8-256] done synthesizing module 'convolution_filter_sdiv_23s_8s_23_27_div' (23#1) [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/convolution_filter_v1_0/hdl/verilog/convolution_filter_sdiv_23s_8s_23_27.v:74]
INFO: [Synth 8-256] done synthesizing module 'convolution_filter_sdiv_23s_8s_23_27' (24#1) [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/convolution_filter_v1_0/hdl/verilog/convolution_filter_sdiv_23s_8s_23_27.v:154]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/convolution_filter_v1_0/hdl/verilog/convolution_filter.v:2822]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/convolution_filter_v1_0/hdl/verilog/convolution_filter.v:2824]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/convolution_filter_v1_0/hdl/verilog/convolution_filter.v:2826]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/convolution_filter_v1_0/hdl/verilog/convolution_filter.v:3054]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/convolution_filter_v1_0/hdl/verilog/convolution_filter.v:3058]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/convolution_filter_v1_0/hdl/verilog/convolution_filter.v:3060]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/convolution_filter_v1_0/hdl/verilog/convolution_filter.v:3262]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/convolution_filter_v1_0/hdl/verilog/convolution_filter.v:3388]
INFO: [Synth 8-256] done synthesizing module 'convolution_filter' (25#1) [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/convolution_filter_v1_0/hdl/verilog/convolution_filter.v:12]
INFO: [Synth 8-256] done synthesizing module 'design_1_convolution_filter_0_0' (26#1) [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ip/design_1_convolution_filter_0_0/synth/design_1_convolution_filter_0_0.v:57]
WARNING: [Synth 8-350] instance 'convolution_filter_0' of module 'design_1_convolution_filter_0_0' requires 29 connections, but only 26 given [F:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/hdl/design_1.v:226]
INFO: [Synth 8-638] synthesizing module 'design_1_sep_convolution_filter_0_0' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ip/design_1_sep_convolution_filter_0_0/synth/design_1_sep_convolution_filter_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'sep_convolution_filter' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/sep_convolution_filter_v1_0/hdl/verilog/sep_convolution_filter.v:12]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/sep_convolution_filter_v1_0/hdl/verilog/sep_convolution_filter.v:125]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/sep_convolution_filter_v1_0/hdl/verilog/sep_convolution_filter.v:416]
INFO: [Synth 8-638] synthesizing module 'sep_convolution_filter_line_buffer_V_0' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/sep_convolution_filter_v1_0/hdl/verilog/sep_convolution_filter_line_buffer_V_0.v:57]
INFO: [Synth 8-638] synthesizing module 'sep_convolution_filter_line_buffer_V_0_ram' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/sep_convolution_filter_v1_0/hdl/verilog/sep_convolution_filter_line_buffer_V_0.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/sep_convolution_filter_v1_0/hdl/verilog/sep_convolution_filter_line_buffer_V_0.v:24]
INFO: [Synth 8-3876] $readmem data file './sep_convolution_filter_line_buffer_V_0_ram.dat' is read successfully [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/sep_convolution_filter_v1_0/hdl/verilog/sep_convolution_filter_line_buffer_V_0.v:27]
INFO: [Synth 8-256] done synthesizing module 'sep_convolution_filter_line_buffer_V_0_ram' (27#1) [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/sep_convolution_filter_v1_0/hdl/verilog/sep_convolution_filter_line_buffer_V_0.v:9]
INFO: [Synth 8-256] done synthesizing module 'sep_convolution_filter_line_buffer_V_0' (28#1) [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/sep_convolution_filter_v1_0/hdl/verilog/sep_convolution_filter_line_buffer_V_0.v:57]
INFO: [Synth 8-638] synthesizing module 'sep_convolution_filter_AXILiteS_s_axi' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/sep_convolution_filter_v1_0/hdl/verilog/sep_convolution_filter_AXILiteS_s_axi.v:9]
INFO: [Synth 8-638] synthesizing module 'sep_convolution_filter_AXILiteS_s_axi_ram' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/sep_convolution_filter_v1_0/hdl/verilog/sep_convolution_filter_AXILiteS_s_axi.v:259]
INFO: [Synth 8-256] done synthesizing module 'sep_convolution_filter_AXILiteS_s_axi_ram' (29#1) [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/sep_convolution_filter_v1_0/hdl/verilog/sep_convolution_filter_AXILiteS_s_axi.v:259]
INFO: [Synth 8-256] done synthesizing module 'sep_convolution_filter_AXILiteS_s_axi' (30#1) [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/sep_convolution_filter_v1_0/hdl/verilog/sep_convolution_filter_AXILiteS_s_axi.v:9]
INFO: [Synth 8-638] synthesizing module 'sep_convolution_filter_sdiv_30s_8s_30_34' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/sep_convolution_filter_v1_0/hdl/verilog/sep_convolution_filter_sdiv_30s_8s_30_34.v:154]
INFO: [Synth 8-638] synthesizing module 'sep_convolution_filter_sdiv_30s_8s_30_34_div' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/sep_convolution_filter_v1_0/hdl/verilog/sep_convolution_filter_sdiv_30s_8s_30_34.v:74]
INFO: [Synth 8-638] synthesizing module 'sep_convolution_filter_sdiv_30s_8s_30_34_div_u' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/sep_convolution_filter_v1_0/hdl/verilog/sep_convolution_filter_sdiv_30s_8s_30_34.v:10]
INFO: [Synth 8-256] done synthesizing module 'sep_convolution_filter_sdiv_30s_8s_30_34_div_u' (31#1) [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/sep_convolution_filter_v1_0/hdl/verilog/sep_convolution_filter_sdiv_30s_8s_30_34.v:10]
INFO: [Synth 8-256] done synthesizing module 'sep_convolution_filter_sdiv_30s_8s_30_34_div' (32#1) [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/sep_convolution_filter_v1_0/hdl/verilog/sep_convolution_filter_sdiv_30s_8s_30_34.v:74]
INFO: [Synth 8-256] done synthesizing module 'sep_convolution_filter_sdiv_30s_8s_30_34' (33#1) [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/sep_convolution_filter_v1_0/hdl/verilog/sep_convolution_filter_sdiv_30s_8s_30_34.v:154]
INFO: [Synth 8-638] synthesizing module 'sep_convolution_filter_mac_muladd_8s_8ns_17s_18_1' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/sep_convolution_filter_v1_0/hdl/verilog/sep_convolution_filter_mac_muladd_8s_8ns_17s_18_1.v:34]
INFO: [Synth 8-638] synthesizing module 'sep_convolution_filter_mac_muladd_8s_8ns_17s_18_1_DSP48_0' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/sep_convolution_filter_v1_0/hdl/verilog/sep_convolution_filter_mac_muladd_8s_8ns_17s_18_1.v:10]
INFO: [Synth 8-256] done synthesizing module 'sep_convolution_filter_mac_muladd_8s_8ns_17s_18_1_DSP48_0' (34#1) [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/sep_convolution_filter_v1_0/hdl/verilog/sep_convolution_filter_mac_muladd_8s_8ns_17s_18_1.v:10]
INFO: [Synth 8-256] done synthesizing module 'sep_convolution_filter_mac_muladd_8s_8ns_17s_18_1' (35#1) [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/sep_convolution_filter_v1_0/hdl/verilog/sep_convolution_filter_mac_muladd_8s_8ns_17s_18_1.v:34]
INFO: [Synth 8-638] synthesizing module 'sep_convolution_filter_mac_muladd_8s_8ns_16s_17_1' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/sep_convolution_filter_v1_0/hdl/verilog/sep_convolution_filter_mac_muladd_8s_8ns_16s_17_1.v:34]
INFO: [Synth 8-638] synthesizing module 'sep_convolution_filter_mac_muladd_8s_8ns_16s_17_1_DSP48_1' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/sep_convolution_filter_v1_0/hdl/verilog/sep_convolution_filter_mac_muladd_8s_8ns_16s_17_1.v:10]
INFO: [Synth 8-256] done synthesizing module 'sep_convolution_filter_mac_muladd_8s_8ns_16s_17_1_DSP48_1' (36#1) [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/sep_convolution_filter_v1_0/hdl/verilog/sep_convolution_filter_mac_muladd_8s_8ns_16s_17_1.v:10]
INFO: [Synth 8-256] done synthesizing module 'sep_convolution_filter_mac_muladd_8s_8ns_16s_17_1' (37#1) [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/sep_convolution_filter_v1_0/hdl/verilog/sep_convolution_filter_mac_muladd_8s_8ns_16s_17_1.v:34]
INFO: [Synth 8-638] synthesizing module 'sep_convolution_filter_mac_muladd_19s_8s_27s_27_1' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/sep_convolution_filter_v1_0/hdl/verilog/sep_convolution_filter_mac_muladd_19s_8s_27s_27_1.v:34]
INFO: [Synth 8-638] synthesizing module 'sep_convolution_filter_mac_muladd_19s_8s_27s_27_1_DSP48_2' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/sep_convolution_filter_v1_0/hdl/verilog/sep_convolution_filter_mac_muladd_19s_8s_27s_27_1.v:10]
INFO: [Synth 8-256] done synthesizing module 'sep_convolution_filter_mac_muladd_19s_8s_27s_27_1_DSP48_2' (38#1) [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/sep_convolution_filter_v1_0/hdl/verilog/sep_convolution_filter_mac_muladd_19s_8s_27s_27_1.v:10]
INFO: [Synth 8-256] done synthesizing module 'sep_convolution_filter_mac_muladd_19s_8s_27s_27_1' (39#1) [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/sep_convolution_filter_v1_0/hdl/verilog/sep_convolution_filter_mac_muladd_19s_8s_27s_27_1.v:34]
INFO: [Synth 8-638] synthesizing module 'sep_convolution_filter_mac_muladd_19s_8s_27s_28_1' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/sep_convolution_filter_v1_0/hdl/verilog/sep_convolution_filter_mac_muladd_19s_8s_27s_28_1.v:34]
INFO: [Synth 8-638] synthesizing module 'sep_convolution_filter_mac_muladd_19s_8s_27s_28_1_DSP48_3' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/sep_convolution_filter_v1_0/hdl/verilog/sep_convolution_filter_mac_muladd_19s_8s_27s_28_1.v:10]
INFO: [Synth 8-256] done synthesizing module 'sep_convolution_filter_mac_muladd_19s_8s_27s_28_1_DSP48_3' (40#1) [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/sep_convolution_filter_v1_0/hdl/verilog/sep_convolution_filter_mac_muladd_19s_8s_27s_28_1.v:10]
INFO: [Synth 8-256] done synthesizing module 'sep_convolution_filter_mac_muladd_19s_8s_27s_28_1' (41#1) [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/sep_convolution_filter_v1_0/hdl/verilog/sep_convolution_filter_mac_muladd_19s_8s_27s_28_1.v:34]
INFO: [Synth 8-638] synthesizing module 'sep_convolution_filter_mul_mul_19s_8s_27_1' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/sep_convolution_filter_v1_0/hdl/verilog/sep_convolution_filter_mul_mul_19s_8s_27_1.v:14]
INFO: [Synth 8-638] synthesizing module 'sep_convolution_filter_mul_mul_19s_8s_27_1_DSP48_4' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/sep_convolution_filter_v1_0/hdl/verilog/sep_convolution_filter_mul_mul_19s_8s_27_1.v:4]
INFO: [Synth 8-256] done synthesizing module 'sep_convolution_filter_mul_mul_19s_8s_27_1_DSP48_4' (42#1) [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/sep_convolution_filter_v1_0/hdl/verilog/sep_convolution_filter_mul_mul_19s_8s_27_1.v:4]
INFO: [Synth 8-256] done synthesizing module 'sep_convolution_filter_mul_mul_19s_8s_27_1' (43#1) [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/sep_convolution_filter_v1_0/hdl/verilog/sep_convolution_filter_mul_mul_19s_8s_27_1.v:14]
INFO: [Synth 8-638] synthesizing module 'sep_convolution_filter_mac_muladd_19s_8s_28s_28_1' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/sep_convolution_filter_v1_0/hdl/verilog/sep_convolution_filter_mac_muladd_19s_8s_28s_28_1.v:34]
INFO: [Synth 8-638] synthesizing module 'sep_convolution_filter_mac_muladd_19s_8s_28s_28_1_DSP48_5' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/sep_convolution_filter_v1_0/hdl/verilog/sep_convolution_filter_mac_muladd_19s_8s_28s_28_1.v:10]
INFO: [Synth 8-256] done synthesizing module 'sep_convolution_filter_mac_muladd_19s_8s_28s_28_1_DSP48_5' (44#1) [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/sep_convolution_filter_v1_0/hdl/verilog/sep_convolution_filter_mac_muladd_19s_8s_28s_28_1.v:10]
INFO: [Synth 8-256] done synthesizing module 'sep_convolution_filter_mac_muladd_19s_8s_28s_28_1' (45#1) [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/sep_convolution_filter_v1_0/hdl/verilog/sep_convolution_filter_mac_muladd_19s_8s_28s_28_1.v:34]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/sep_convolution_filter_v1_0/hdl/verilog/sep_convolution_filter.v:1946]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/sep_convolution_filter_v1_0/hdl/verilog/sep_convolution_filter.v:1994]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/sep_convolution_filter_v1_0/hdl/verilog/sep_convolution_filter.v:2020]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/sep_convolution_filter_v1_0/hdl/verilog/sep_convolution_filter.v:2024]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/sep_convolution_filter_v1_0/hdl/verilog/sep_convolution_filter.v:2026]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/sep_convolution_filter_v1_0/hdl/verilog/sep_convolution_filter.v:2028]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/sep_convolution_filter_v1_0/hdl/verilog/sep_convolution_filter.v:2030]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/sep_convolution_filter_v1_0/hdl/verilog/sep_convolution_filter.v:2096]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/sep_convolution_filter_v1_0/hdl/verilog/sep_convolution_filter.v:2116]
INFO: [Synth 8-256] done synthesizing module 'sep_convolution_filter' (46#1) [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/sep_convolution_filter_v1_0/hdl/verilog/sep_convolution_filter.v:12]
INFO: [Synth 8-256] done synthesizing module 'design_1_sep_convolution_filter_0_0' (47#1) [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ip/design_1_sep_convolution_filter_0_0/synth/design_1_sep_convolution_filter_0_0.v:57]
WARNING: [Synth 8-350] instance 'sep_convolution_filter_0' of module 'design_1_sep_convolution_filter_0_0' requires 29 connections, but only 26 given [F:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/hdl/design_1.v:253]
INFO: [Synth 8-256] done synthesizing module 'Convolution_Filter_imp_K5C8OI' (48#1) [F:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/hdl/design_1.v:12]
INFO: [Synth 8-638] synthesizing module 'design_1_xlconstant_0_2' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_0_2/sim/design_1_xlconstant_0_2.v:56]
INFO: [Synth 8-638] synthesizing module 'xlconstant' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xlconstant_v1_1/xlconstant.v:23]
INFO: [Synth 8-256] done synthesizing module 'xlconstant' (49#1) [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xlconstant_v1_1/xlconstant.v:23]
INFO: [Synth 8-256] done synthesizing module 'design_1_xlconstant_0_2' (50#1) [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_0_2/sim/design_1_xlconstant_0_2.v:56]
INFO: [Synth 8-638] synthesizing module 'OV7670_GRAYSCALE_TO_AXIS_imp_1400ZLF' [F:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/hdl/design_1.v:282]
INFO: [Synth 8-638] synthesizing module 'design_1_LF_valid_to_AXIS_0_0' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ip/design_1_LF_valid_to_AXIS_0_0/synth/design_1_LF_valid_to_AXIS_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'LF_valid_to_AXIS' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lf_valid_to_axis_v1_0/hdl/verilog/LF_valid_to_AXIS.v:12]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lf_valid_to_axis_v1_0/hdl/verilog/LF_valid_to_AXIS.v:49]
INFO: [Synth 8-256] done synthesizing module 'LF_valid_to_AXIS' (51#1) [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lf_valid_to_axis_v1_0/hdl/verilog/LF_valid_to_AXIS.v:12]
INFO: [Synth 8-256] done synthesizing module 'design_1_LF_valid_to_AXIS_0_0' (52#1) [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ip/design_1_LF_valid_to_AXIS_0_0/synth/design_1_LF_valid_to_AXIS_0_0.v:57]
WARNING: [Synth 8-350] instance 'LF_valid_to_AXIS' of module 'design_1_LF_valid_to_AXIS_0_0' requires 12 connections, but only 9 given [F:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/hdl/design_1.v:722]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_interconnect_0_0' [F:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/hdl/design_1.v:3520]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_AQR2Z5' [F:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/hdl/design_1.v:7998]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_AQR2Z5' (53#1) [F:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/hdl/design_1.v:7998]
INFO: [Synth 8-638] synthesizing module 'm01_couplers_imp_1K0W4KW' [F:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/hdl/design_1.v:8658]
INFO: [Synth 8-256] done synthesizing module 'm01_couplers_imp_1K0W4KW' (54#1) [F:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/hdl/design_1.v:8658]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_1Q0QYKZ' [F:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/hdl/design_1.v:10345]
INFO: [Synth 8-638] synthesizing module 'design_1_auto_pc_3' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_3/synth/design_1_auto_pc_3.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_9_axi_protocol_converter' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_axi_protocol_converter.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_9_b2s' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s.v:39]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_9_b2s_aw_channel' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_aw_channel.v:5]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_9_b2s_cmd_translator' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_cmd_translator.v:17]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_9_b2s_incr_cmd' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_incr_cmd.v:11]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_9_b2s_incr_cmd' (55#1) [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_incr_cmd.v:11]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_9_b2s_wrap_cmd' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_wrap_cmd.v:11]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_9_b2s_wrap_cmd' (56#1) [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_wrap_cmd.v:11]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_9_b2s_cmd_translator' (57#1) [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_cmd_translator.v:17]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_9_b2s_wr_cmd_fsm' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_wr_cmd_fsm.v:10]
INFO: [Synth 8-226] default block is never used [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_wr_cmd_fsm.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_9_b2s_wr_cmd_fsm' (58#1) [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_wr_cmd_fsm.v:10]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_9_b2s_aw_channel' (59#1) [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_aw_channel.v:5]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_9_b2s_b_channel' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_b_channel.v:10]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_9_b2s_simple_fifo' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_9_b2s_simple_fifo' (60#1) [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_9_b2s_simple_fifo__parameterized0' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_9_b2s_simple_fifo__parameterized0' (60#1) [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_9_b2s_b_channel' (61#1) [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_b_channel.v:10]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_9_b2s_ar_channel' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_ar_channel.v:5]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_9_b2s_rd_cmd_fsm' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_rd_cmd_fsm.v:10]
INFO: [Synth 8-226] default block is never used [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_rd_cmd_fsm.v:72]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_9_b2s_rd_cmd_fsm' (62#1) [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_rd_cmd_fsm.v:10]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_9_b2s_ar_channel' (63#1) [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_ar_channel.v:5]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_9_b2s_r_channel' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_r_channel.v:21]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_9_b2s_simple_fifo__parameterized1' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_9_b2s_simple_fifo__parameterized1' (63#1) [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_9_b2s_simple_fifo__parameterized2' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_9_b2s_simple_fifo__parameterized2' (63#1) [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_9_b2s_r_channel' (64#1) [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_r_channel.v:21]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_9_axi_register_slice' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' (65#1) [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_9_axic_register_slice__parameterized0' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_9_axic_register_slice__parameterized0' (65#1) [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_9_axic_register_slice__parameterized1' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_9_axic_register_slice__parameterized1' (65#1) [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_9_axic_register_slice__parameterized2' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_9_axic_register_slice__parameterized2' (65#1) [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_9_axic_register_slice__parameterized3' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_9_axic_register_slice__parameterized3' (65#1) [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_9_axic_register_slice__parameterized4' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_9_axic_register_slice__parameterized4' (65#1) [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' (66#1) [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_9_axi_register_slice' (67#1) [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_9_axi_register_slice__parameterized0' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized0' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized0' (67#1) [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_9_axic_register_slice__parameterized5' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_9_axic_register_slice__parameterized5' (67#1) [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_9_axic_register_slice__parameterized6' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_9_axic_register_slice__parameterized6' (67#1) [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_9_axic_register_slice__parameterized7' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_9_axic_register_slice__parameterized7' (67#1) [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_9_axic_register_slice__parameterized8' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_9_axic_register_slice__parameterized8' (67#1) [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_9_axic_register_slice__parameterized9' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_9_axic_register_slice__parameterized9' (67#1) [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized0' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized0' (67#1) [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_9_axi_register_slice__parameterized0' (67#1) [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_9_b2s' (68#1) [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s.v:39]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_9_axi_protocol_converter' (69#1) [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_axi_protocol_converter.v:62]
INFO: [Synth 8-256] done synthesizing module 'design_1_auto_pc_3' (70#1) [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_3/synth/design_1_auto_pc_3.v:58]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_1Q0QYKZ' (71#1) [F:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/hdl/design_1.v:10345]
INFO: [Synth 8-638] synthesizing module 'design_1_xbar_2' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ip/design_1_xbar_2/synth/design_1_xbar_2.v:59]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_10_axi_crossbar__parameterized0' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_axi_crossbar.v:54]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_10_crossbar_sasd__parameterized0' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_crossbar_sasd.v:79]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_10_addr_decoder__parameterized0' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized1' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized1' (71#1) [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized2' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized2' (71#1) [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_10_addr_decoder__parameterized0' (71#1) [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_10_splitter__parameterized1' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_splitter.v:72]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_10_splitter__parameterized1' (71#1) [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_splitter.v:72]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized4' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized4' (71#1) [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized5' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized5' (71#1) [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized6' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized6' (71#1) [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized7' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized7' (71#1) [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_10_crossbar_sasd__parameterized0' (71#1) [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_crossbar_sasd.v:79]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_10_axi_crossbar__parameterized0' (71#1) [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_axi_crossbar.v:54]
INFO: [Synth 8-256] done synthesizing module 'design_1_xbar_2' (72#1) [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ip/design_1_xbar_2/synth/design_1_xbar_2.v:59]
WARNING: [Synth 8-350] instance 'xbar' of module 'design_1_xbar_2' requires 40 connections, but only 38 given [F:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/hdl/design_1.v:4024]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_interconnect_0_0' (73#1) [F:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/hdl/design_1.v:3520]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_interconnect_1_0' [F:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/hdl/design_1.v:4515]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_1JOJZ9V' [F:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/hdl/design_1.v:9985]
INFO: [Synth 8-638] synthesizing module 'design_1_auto_pc_2' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_2/synth/design_1_auto_pc_2.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_9_axi_protocol_converter__parameterized0' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_axi_protocol_converter.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_9_axi3_conv' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_axi3_conv.v:69]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_9_b_downsizer' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b_downsizer.v:65]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_9_b_downsizer' (74#1) [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b_downsizer.v:65]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_9_a_axi3_conv' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_a_axi3_conv.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_8_axic_fifo' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axic_fifo.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_8_fifo_gen' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_fifo_gen.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_8_fifo_gen' (92#1) [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_fifo_gen.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_8_axic_fifo' (93#1) [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axic_fifo.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_9_a_axi3_conv' (94#1) [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_a_axi3_conv.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_9_w_axi3_conv' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_w_axi3_conv.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_9_w_axi3_conv' (95#1) [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_w_axi3_conv.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_9_a_axi3_conv__parameterized0' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_a_axi3_conv.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_8_axic_fifo__parameterized0' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axic_fifo.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_8_fifo_gen__parameterized0' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_fifo_gen.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_8_fifo_gen__parameterized0' (95#1) [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_fifo_gen.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_8_axic_fifo__parameterized0' (95#1) [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axic_fifo.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_9_a_axi3_conv__parameterized0' (95#1) [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_a_axi3_conv.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_9_r_axi3_conv' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_r_axi3_conv.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_9_r_axi3_conv' (96#1) [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_r_axi3_conv.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_9_axi3_conv' (97#1) [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_axi3_conv.v:69]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_9_axi_protocol_converter__parameterized0' (97#1) [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_axi_protocol_converter.v:62]
INFO: [Synth 8-256] done synthesizing module 'design_1_auto_pc_2' (98#1) [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_2/synth/design_1_auto_pc_2.v:58]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_1JOJZ9V' (99#1) [F:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/hdl/design_1.v:9985]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_interconnect_1_0' (100#1) [F:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/hdl/design_1.v:4515]
INFO: [Synth 8-638] synthesizing module 'design_1_c_counter_binary_0_0' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ip/design_1_c_counter_binary_0_0/synth/design_1_c_counter_binary_0_0.vhd:67]
INFO: [Synth 8-3491] module 'c_counter_binary_v12_0_9' declared at 'f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/c_counter_binary_v12_0/hdl/c_counter_binary_v12_0.vhd:54' bound to instance 'U0' of component 'c_counter_binary_v12_0_9' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ip/design_1_c_counter_binary_0_0/synth/design_1_c_counter_binary_0_0.vhd:120]
INFO: [Synth 8-256] done synthesizing module 'design_1_c_counter_binary_0_0' (108#1) [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ip/design_1_c_counter_binary_0_0/synth/design_1_c_counter_binary_0_0.vhd:67]
WARNING: [Synth 8-350] instance 'c_counter_binary_0' of module 'design_1_c_counter_binary_0_0' requires 3 connections, but only 2 given [F:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/hdl/design_1.v:888]
INFO: [Synth 8-638] synthesizing module 'design_1_ddr_to_axis_reader_SD_0_0' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ip/design_1_ddr_to_axis_reader_SD_0_0/synth/design_1_ddr_to_axis_reader_SD_0_0.v:58]
INFO: [Synth 8-638] synthesizing module 'ddr_to_axis_reader_SD' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/ddr_to_axis_reader_sd_v1_0/hdl/verilog/ddr_to_axis_reader_SD.v:12]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/ddr_to_axis_reader_sd_v1_0/hdl/verilog/ddr_to_axis_reader_SD.v:238]
INFO: [Synth 8-638] synthesizing module 'ddr_to_axis_reader_SD_AXILiteS_s_axi' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/ddr_to_axis_reader_sd_v1_0/hdl/verilog/ddr_to_axis_reader_SD_AXILiteS_s_axi.v:9]
INFO: [Synth 8-155] case statement is not full and has no default [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/ddr_to_axis_reader_sd_v1_0/hdl/verilog/ddr_to_axis_reader_SD_AXILiteS_s_axi.v:232]
INFO: [Synth 8-256] done synthesizing module 'ddr_to_axis_reader_SD_AXILiteS_s_axi' (109#1) [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/ddr_to_axis_reader_sd_v1_0/hdl/verilog/ddr_to_axis_reader_SD_AXILiteS_s_axi.v:9]
INFO: [Synth 8-638] synthesizing module 'ddr_to_axis_reader_SD_base_ddr_addr_m_axi' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/ddr_to_axis_reader_sd_v1_0/hdl/verilog/ddr_to_axis_reader_SD_base_ddr_addr_m_axi.v:10]
INFO: [Synth 8-638] synthesizing module 'ddr_to_axis_reader_SD_base_ddr_addr_m_axi_throttl' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/ddr_to_axis_reader_sd_v1_0/hdl/verilog/ddr_to_axis_reader_SD_base_ddr_addr_m_axi.v:712]
INFO: [Synth 8-256] done synthesizing module 'ddr_to_axis_reader_SD_base_ddr_addr_m_axi_throttl' (110#1) [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/ddr_to_axis_reader_sd_v1_0/hdl/verilog/ddr_to_axis_reader_SD_base_ddr_addr_m_axi.v:712]
INFO: [Synth 8-638] synthesizing module 'ddr_to_axis_reader_SD_base_ddr_addr_m_axi_throttl__parameterized0' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/ddr_to_axis_reader_sd_v1_0/hdl/verilog/ddr_to_axis_reader_SD_base_ddr_addr_m_axi.v:712]
INFO: [Synth 8-256] done synthesizing module 'ddr_to_axis_reader_SD_base_ddr_addr_m_axi_throttl__parameterized0' (110#1) [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/ddr_to_axis_reader_sd_v1_0/hdl/verilog/ddr_to_axis_reader_SD_base_ddr_addr_m_axi.v:712]
INFO: [Synth 8-638] synthesizing module 'ddr_to_axis_reader_SD_base_ddr_addr_m_axi_write' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/ddr_to_axis_reader_sd_v1_0/hdl/verilog/ddr_to_axis_reader_SD_base_ddr_addr_m_axi.v:1516]
INFO: [Synth 8-638] synthesizing module 'ddr_to_axis_reader_SD_base_ddr_addr_m_axi_fifo' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/ddr_to_axis_reader_sd_v1_0/hdl/verilog/ddr_to_axis_reader_SD_base_ddr_addr_m_axi.v:422]
INFO: [Synth 8-256] done synthesizing module 'ddr_to_axis_reader_SD_base_ddr_addr_m_axi_fifo' (111#1) [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/ddr_to_axis_reader_sd_v1_0/hdl/verilog/ddr_to_axis_reader_SD_base_ddr_addr_m_axi.v:422]
INFO: [Synth 8-638] synthesizing module 'ddr_to_axis_reader_SD_base_ddr_addr_m_axi_fifo__parameterized0' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/ddr_to_axis_reader_sd_v1_0/hdl/verilog/ddr_to_axis_reader_SD_base_ddr_addr_m_axi.v:422]
INFO: [Synth 8-256] done synthesizing module 'ddr_to_axis_reader_SD_base_ddr_addr_m_axi_fifo__parameterized0' (111#1) [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/ddr_to_axis_reader_sd_v1_0/hdl/verilog/ddr_to_axis_reader_SD_base_ddr_addr_m_axi.v:422]
INFO: [Synth 8-638] synthesizing module 'ddr_to_axis_reader_SD_base_ddr_addr_m_axi_buffer' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/ddr_to_axis_reader_sd_v1_0/hdl/verilog/ddr_to_axis_reader_SD_base_ddr_addr_m_axi.v:531]
INFO: [Synth 8-256] done synthesizing module 'ddr_to_axis_reader_SD_base_ddr_addr_m_axi_buffer' (112#1) [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/ddr_to_axis_reader_sd_v1_0/hdl/verilog/ddr_to_axis_reader_SD_base_ddr_addr_m_axi.v:531]
INFO: [Synth 8-638] synthesizing module 'ddr_to_axis_reader_SD_base_ddr_addr_m_axi_fifo__parameterized1' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/ddr_to_axis_reader_sd_v1_0/hdl/verilog/ddr_to_axis_reader_SD_base_ddr_addr_m_axi.v:422]
INFO: [Synth 8-256] done synthesizing module 'ddr_to_axis_reader_SD_base_ddr_addr_m_axi_fifo__parameterized1' (112#1) [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/ddr_to_axis_reader_sd_v1_0/hdl/verilog/ddr_to_axis_reader_SD_base_ddr_addr_m_axi.v:422]
INFO: [Synth 8-638] synthesizing module 'ddr_to_axis_reader_SD_base_ddr_addr_m_axi_fifo__parameterized2' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/ddr_to_axis_reader_sd_v1_0/hdl/verilog/ddr_to_axis_reader_SD_base_ddr_addr_m_axi.v:422]
INFO: [Synth 8-256] done synthesizing module 'ddr_to_axis_reader_SD_base_ddr_addr_m_axi_fifo__parameterized2' (112#1) [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/ddr_to_axis_reader_sd_v1_0/hdl/verilog/ddr_to_axis_reader_SD_base_ddr_addr_m_axi.v:422]
WARNING: [Synth 8-3848] Net AWREGION in module/entity ddr_to_axis_reader_SD_base_ddr_addr_m_axi_write does not have driver. [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/ddr_to_axis_reader_sd_v1_0/hdl/verilog/ddr_to_axis_reader_SD_base_ddr_addr_m_axi.v:1548]
WARNING: [Synth 8-3848] Net WID in module/entity ddr_to_axis_reader_SD_base_ddr_addr_m_axi_write does not have driver. [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/ddr_to_axis_reader_sd_v1_0/hdl/verilog/ddr_to_axis_reader_SD_base_ddr_addr_m_axi.v:1553]
WARNING: [Synth 8-3848] Net WUSER in module/entity ddr_to_axis_reader_SD_base_ddr_addr_m_axi_write does not have driver. [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/ddr_to_axis_reader_sd_v1_0/hdl/verilog/ddr_to_axis_reader_SD_base_ddr_addr_m_axi.v:1557]
INFO: [Synth 8-256] done synthesizing module 'ddr_to_axis_reader_SD_base_ddr_addr_m_axi_write' (113#1) [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/ddr_to_axis_reader_sd_v1_0/hdl/verilog/ddr_to_axis_reader_SD_base_ddr_addr_m_axi.v:1516]
INFO: [Synth 8-638] synthesizing module 'ddr_to_axis_reader_SD_base_ddr_addr_m_axi_read' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/ddr_to_axis_reader_sd_v1_0/hdl/verilog/ddr_to_axis_reader_SD_base_ddr_addr_m_axi.v:764]
INFO: [Synth 8-638] synthesizing module 'ddr_to_axis_reader_SD_base_ddr_addr_m_axi_fifo__parameterized3' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/ddr_to_axis_reader_sd_v1_0/hdl/verilog/ddr_to_axis_reader_SD_base_ddr_addr_m_axi.v:422]
INFO: [Synth 8-256] done synthesizing module 'ddr_to_axis_reader_SD_base_ddr_addr_m_axi_fifo__parameterized3' (113#1) [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/ddr_to_axis_reader_sd_v1_0/hdl/verilog/ddr_to_axis_reader_SD_base_ddr_addr_m_axi.v:422]
INFO: [Synth 8-638] synthesizing module 'ddr_to_axis_reader_SD_base_ddr_addr_m_axi_buffer__parameterized0' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/ddr_to_axis_reader_sd_v1_0/hdl/verilog/ddr_to_axis_reader_SD_base_ddr_addr_m_axi.v:531]
INFO: [Synth 8-256] done synthesizing module 'ddr_to_axis_reader_SD_base_ddr_addr_m_axi_buffer__parameterized0' (113#1) [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/ddr_to_axis_reader_sd_v1_0/hdl/verilog/ddr_to_axis_reader_SD_base_ddr_addr_m_axi.v:531]
INFO: [Synth 8-638] synthesizing module 'ddr_to_axis_reader_SD_base_ddr_addr_m_axi_reg_slice' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/ddr_to_axis_reader_sd_v1_0/hdl/verilog/ddr_to_axis_reader_SD_base_ddr_addr_m_axi.v:318]
INFO: [Synth 8-256] done synthesizing module 'ddr_to_axis_reader_SD_base_ddr_addr_m_axi_reg_slice' (114#1) [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/ddr_to_axis_reader_sd_v1_0/hdl/verilog/ddr_to_axis_reader_SD_base_ddr_addr_m_axi.v:318]
INFO: [Synth 8-638] synthesizing module 'ddr_to_axis_reader_SD_base_ddr_addr_m_axi_fifo__parameterized4' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/ddr_to_axis_reader_sd_v1_0/hdl/verilog/ddr_to_axis_reader_SD_base_ddr_addr_m_axi.v:422]
INFO: [Synth 8-256] done synthesizing module 'ddr_to_axis_reader_SD_base_ddr_addr_m_axi_fifo__parameterized4' (114#1) [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/ddr_to_axis_reader_sd_v1_0/hdl/verilog/ddr_to_axis_reader_SD_base_ddr_addr_m_axi.v:422]
WARNING: [Synth 8-3848] Net ARREGION in module/entity ddr_to_axis_reader_SD_base_ddr_addr_m_axi_read does not have driver. [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/ddr_to_axis_reader_sd_v1_0/hdl/verilog/ddr_to_axis_reader_SD_base_ddr_addr_m_axi.v:795]
INFO: [Synth 8-256] done synthesizing module 'ddr_to_axis_reader_SD_base_ddr_addr_m_axi_read' (115#1) [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/ddr_to_axis_reader_sd_v1_0/hdl/verilog/ddr_to_axis_reader_SD_base_ddr_addr_m_axi.v:764]
INFO: [Synth 8-256] done synthesizing module 'ddr_to_axis_reader_SD_base_ddr_addr_m_axi' (116#1) [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/ddr_to_axis_reader_sd_v1_0/hdl/verilog/ddr_to_axis_reader_SD_base_ddr_addr_m_axi.v:10]
INFO: [Synth 8-638] synthesizing module 'ddr_to_axis_reader_SD_buffer' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/ddr_to_axis_reader_sd_v1_0/hdl/verilog/ddr_to_axis_reader_SD_buffer.v:58]
INFO: [Synth 8-638] synthesizing module 'ddr_to_axis_reader_SD_buffer_ram' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/ddr_to_axis_reader_sd_v1_0/hdl/verilog/ddr_to_axis_reader_SD_buffer.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/ddr_to_axis_reader_sd_v1_0/hdl/verilog/ddr_to_axis_reader_SD_buffer.v:25]
INFO: [Synth 8-256] done synthesizing module 'ddr_to_axis_reader_SD_buffer_ram' (117#1) [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/ddr_to_axis_reader_sd_v1_0/hdl/verilog/ddr_to_axis_reader_SD_buffer.v:9]
INFO: [Synth 8-256] done synthesizing module 'ddr_to_axis_reader_SD_buffer' (118#1) [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/ddr_to_axis_reader_sd_v1_0/hdl/verilog/ddr_to_axis_reader_SD_buffer.v:58]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/ddr_to_axis_reader_sd_v1_0/hdl/verilog/ddr_to_axis_reader_SD.v:1546]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/ddr_to_axis_reader_sd_v1_0/hdl/verilog/ddr_to_axis_reader_SD.v:1550]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/ddr_to_axis_reader_sd_v1_0/hdl/verilog/ddr_to_axis_reader_SD.v:1552]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/ddr_to_axis_reader_sd_v1_0/hdl/verilog/ddr_to_axis_reader_SD.v:1560]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/ddr_to_axis_reader_sd_v1_0/hdl/verilog/ddr_to_axis_reader_SD.v:1630]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/ddr_to_axis_reader_sd_v1_0/hdl/verilog/ddr_to_axis_reader_SD.v:1648]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/ddr_to_axis_reader_sd_v1_0/hdl/verilog/ddr_to_axis_reader_SD.v:1662]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/ddr_to_axis_reader_sd_v1_0/hdl/verilog/ddr_to_axis_reader_SD.v:1664]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/ddr_to_axis_reader_sd_v1_0/hdl/verilog/ddr_to_axis_reader_SD.v:1666]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/ddr_to_axis_reader_sd_v1_0/hdl/verilog/ddr_to_axis_reader_SD.v:1710]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/ddr_to_axis_reader_sd_v1_0/hdl/verilog/ddr_to_axis_reader_SD.v:1712]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/ddr_to_axis_reader_sd_v1_0/hdl/verilog/ddr_to_axis_reader_SD.v:1714]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/ddr_to_axis_reader_sd_v1_0/hdl/verilog/ddr_to_axis_reader_SD.v:1746]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/ddr_to_axis_reader_sd_v1_0/hdl/verilog/ddr_to_axis_reader_SD.v:1748]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/ddr_to_axis_reader_sd_v1_0/hdl/verilog/ddr_to_axis_reader_SD.v:1750]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/ddr_to_axis_reader_sd_v1_0/hdl/verilog/ddr_to_axis_reader_SD.v:1782]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/ddr_to_axis_reader_sd_v1_0/hdl/verilog/ddr_to_axis_reader_SD.v:1786]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/ddr_to_axis_reader_sd_v1_0/hdl/verilog/ddr_to_axis_reader_SD.v:1790]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/ddr_to_axis_reader_sd_v1_0/hdl/verilog/ddr_to_axis_reader_SD.v:1794]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/ddr_to_axis_reader_sd_v1_0/hdl/verilog/ddr_to_axis_reader_SD.v:1796]
INFO: [Synth 8-256] done synthesizing module 'ddr_to_axis_reader_SD' (119#1) [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/ddr_to_axis_reader_sd_v1_0/hdl/verilog/ddr_to_axis_reader_SD.v:12]
INFO: [Synth 8-256] done synthesizing module 'design_1_ddr_to_axis_reader_SD_0_0' (120#1) [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ip/design_1_ddr_to_axis_reader_SD_0_0/synth/design_1_ddr_to_axis_reader_SD_0_0.v:58]
WARNING: [Synth 8-350] instance 'ddr_to_axis_reader_SD_0' of module 'design_1_ddr_to_axis_reader_SD_0_0' requires 61 connections, but only 58 given [F:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/hdl/design_1.v:891]
INFO: [Synth 8-638] synthesizing module 'design_1_mux_sd_ov_1_0' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ip/design_1_mux_sd_ov_1_0/synth/design_1_mux_sd_ov_1_0.v:57]
INFO: [Synth 8-638] synthesizing module 'mux_sd_ov' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/mux_sd_ov_v1_0/hdl/verilog/mux_sd_ov.v:12]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/mux_sd_ov_v1_0/hdl/verilog/mux_sd_ov.v:99]
INFO: [Synth 8-638] synthesizing module 'mux_sd_ov_AXILiteS_s_axi' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/mux_sd_ov_v1_0/hdl/verilog/mux_sd_ov_AXILiteS_s_axi.v:9]
INFO: [Synth 8-155] case statement is not full and has no default [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/mux_sd_ov_v1_0/hdl/verilog/mux_sd_ov_AXILiteS_s_axi.v:164]
INFO: [Synth 8-256] done synthesizing module 'mux_sd_ov_AXILiteS_s_axi' (121#1) [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/mux_sd_ov_v1_0/hdl/verilog/mux_sd_ov_AXILiteS_s_axi.v:9]
INFO: [Synth 8-256] done synthesizing module 'mux_sd_ov' (122#1) [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/mux_sd_ov_v1_0/hdl/verilog/mux_sd_ov.v:12]
INFO: [Synth 8-256] done synthesizing module 'design_1_mux_sd_ov_1_0' (123#1) [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ip/design_1_mux_sd_ov_1_0/synth/design_1_mux_sd_ov_1_0.v:57]
WARNING: [Synth 8-350] instance 'mux_sd_ov_1' of module 'design_1_mux_sd_ov_1_0' requires 32 connections, but only 29 given [F:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/hdl/design_1.v:950]
INFO: [Synth 8-638] synthesizing module 'design_1_ov7670_LUMA_CHROMA_0_0' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ip/design_1_ov7670_LUMA_CHROMA_0_0/synth/design_1_ov7670_LUMA_CHROMA_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'ov7670_LUMA_CHROMA' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/ov7670_luma_chroma_v1_0/hdl/verilog/ov7670_LUMA_CHROMA.v:12]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/ov7670_luma_chroma_v1_0/hdl/verilog/ov7670_LUMA_CHROMA.v:66]
INFO: [Synth 8-256] done synthesizing module 'ov7670_LUMA_CHROMA' (124#1) [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/ov7670_luma_chroma_v1_0/hdl/verilog/ov7670_LUMA_CHROMA.v:12]
INFO: [Synth 8-256] done synthesizing module 'design_1_ov7670_LUMA_CHROMA_0_0' (125#1) [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ip/design_1_ov7670_LUMA_CHROMA_0_0/synth/design_1_ov7670_LUMA_CHROMA_0_0.v:57]
WARNING: [Synth 8-350] instance 'ov7670_LUMA_CHROMA_0' of module 'design_1_ov7670_LUMA_CHROMA_0_0' requires 19 connections, but only 16 given [F:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/hdl/design_1.v:980]
INFO: [Synth 8-638] synthesizing module 'design_1_ov7670_interface_0_1' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ip/design_1_ov7670_interface_0_1/synth/design_1_ov7670_interface_0_1.v:57]
INFO: [Synth 8-638] synthesizing module 'ov7670_interface' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/ov7670_interface_v1_0/hdl/verilog/ov7670_interface.v:12]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/ov7670_interface_v1_0/hdl/verilog/ov7670_interface.v:54]
INFO: [Synth 8-256] done synthesizing module 'ov7670_interface' (126#1) [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/ov7670_interface_v1_0/hdl/verilog/ov7670_interface.v:12]
INFO: [Synth 8-256] done synthesizing module 'design_1_ov7670_interface_0_1' (127#1) [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ip/design_1_ov7670_interface_0_1/synth/design_1_ov7670_interface_0_1.v:57]
WARNING: [Synth 8-350] instance 'ov7670_interface_0' of module 'design_1_ov7670_interface_0_1' requires 12 connections, but only 9 given [F:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/hdl/design_1.v:997]
INFO: [Synth 8-256] done synthesizing module 'OV7670_GRAYSCALE_TO_AXIS_imp_1400ZLF' (128#1) [F:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/hdl/design_1.v:282]
INFO: [Synth 8-638] synthesizing module 'VDMA_imp_148AGHI' [F:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/hdl/design_1.v:1009]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_mem_intercon_1_0' [F:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/hdl/design_1.v:5988]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_XWSS1N' [F:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/hdl/design_1.v:10894]
INFO: [Synth 8-638] synthesizing module 'design_1_auto_pc_1' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/synth/design_1_auto_pc_1.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_9_axi_protocol_converter__parameterized1' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_axi_protocol_converter.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_9_axi_protocol_converter__parameterized1' (128#1) [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_axi_protocol_converter.v:62]
INFO: [Synth 8-256] done synthesizing module 'design_1_auto_pc_1' (129#1) [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/synth/design_1_auto_pc_1.v:58]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_XWSS1N' (130#1) [F:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/hdl/design_1.v:10894]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_mem_intercon_1_0' (131#1) [F:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/hdl/design_1.v:5988]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_mem_intercon_0' [F:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/hdl/design_1.v:4885]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_1C2527D' [F:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/hdl/design_1.v:7593]
INFO: [Synth 8-638] synthesizing module 'design_1_auto_pc_0' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/synth/design_1_auto_pc_0.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_9_axi_protocol_converter__parameterized2' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_axi_protocol_converter.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_9_axi3_conv__parameterized0' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_axi3_conv.v:69]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_9_b_downsizer__parameterized0' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b_downsizer.v:65]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_9_b_downsizer__parameterized0' (131#1) [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b_downsizer.v:65]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_9_a_axi3_conv__parameterized1' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_a_axi3_conv.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_8_axic_fifo__parameterized1' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axic_fifo.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_8_fifo_gen__parameterized1' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_fifo_gen.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_8_fifo_gen__parameterized1' (131#1) [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_fifo_gen.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_8_axic_fifo__parameterized1' (131#1) [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axic_fifo.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_9_a_axi3_conv__parameterized1' (131#1) [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_a_axi3_conv.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_9_w_axi3_conv__parameterized0' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_w_axi3_conv.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_9_w_axi3_conv__parameterized0' (131#1) [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_w_axi3_conv.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_9_a_axi3_conv__parameterized2' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_a_axi3_conv.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_8_axic_fifo__parameterized2' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axic_fifo.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_8_fifo_gen__parameterized2' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_fifo_gen.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_8_fifo_gen__parameterized2' (131#1) [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_fifo_gen.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_8_axic_fifo__parameterized2' (131#1) [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axic_fifo.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_9_a_axi3_conv__parameterized2' (131#1) [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_a_axi3_conv.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_9_r_axi3_conv__parameterized0' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_r_axi3_conv.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_9_r_axi3_conv__parameterized0' (131#1) [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_r_axi3_conv.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_9_axi3_conv__parameterized0' (131#1) [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_axi3_conv.v:69]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_9_axi_protocol_converter__parameterized2' (131#1) [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_axi_protocol_converter.v:62]
INFO: [Synth 8-256] done synthesizing module 'design_1_auto_pc_0' (132#1) [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/synth/design_1_auto_pc_0.v:58]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_1C2527D' (133#1) [F:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/hdl/design_1.v:7593]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_NBI0X7' [F:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/hdl/design_1.v:10650]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_NBI0X7' (134#1) [F:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/hdl/design_1.v:10650]
INFO: [Synth 8-638] synthesizing module 's01_couplers_imp_1FZE762' [F:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/hdl/design_1.v:11254]
INFO: [Synth 8-256] done synthesizing module 's01_couplers_imp_1FZE762' (135#1) [F:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/hdl/design_1.v:11254]
INFO: [Synth 8-638] synthesizing module 's02_couplers_imp_MPSHBC' [F:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/hdl/design_1.v:11498]
INFO: [Synth 8-256] done synthesizing module 's02_couplers_imp_MPSHBC' (136#1) [F:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/hdl/design_1.v:11498]
INFO: [Synth 8-638] synthesizing module 'design_1_xbar_1' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ip/design_1_xbar_1/synth/design_1_xbar_1.v:59]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_10_axi_crossbar__parameterized1' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_axi_crossbar.v:54]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_10_crossbar' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_crossbar.v:90]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_10_si_transactor' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:81]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_10_addr_decoder__parameterized1' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized3' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized3' (136#1) [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_10_addr_decoder__parameterized1' (136#1) [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_8_axic_srl_fifo' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_8_ndeep_srl' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'SRLC32E' [F:/Vivado_old/Vivado/2016.2/scripts/rt/data/unisim_comp.v:43460]
INFO: [Synth 8-256] done synthesizing module 'SRLC32E' (137#1) [F:/Vivado_old/Vivado/2016.2/scripts/rt/data/unisim_comp.v:43460]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_8_ndeep_srl' (138#1) [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_8_axic_srl_fifo' (139#1) [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized8' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized8' (139#1) [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_10_si_transactor' (140#1) [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:81]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_10_si_transactor__parameterized0' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:81]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_10_addr_decoder__parameterized2' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized4' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized4' (140#1) [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_10_addr_decoder__parameterized2' (140#1) [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized9' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized9' (140#1) [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_10_si_transactor__parameterized0' (140#1) [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:81]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_10_splitter__parameterized2' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_splitter.v:72]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_10_splitter__parameterized2' (140#1) [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_splitter.v:72]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_10_wdata_router' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_wdata_router.v:67]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_8_axic_reg_srl_fifo' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:61]
INFO: [Synth 8-155] case statement is not full and has no default [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:157]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_8_axic_reg_srl_fifo' (141#1) [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_10_wdata_router' (142#1) [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_wdata_router.v:67]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_10_si_transactor__parameterized1' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:81]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_10_addr_decoder__parameterized3' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized5' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized5' (142#1) [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_10_addr_decoder__parameterized3' (142#1) [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized10' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized10' (142#1) [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_10_si_transactor__parameterized1' (142#1) [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:81]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_10_si_transactor__parameterized2' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:81]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_10_addr_decoder__parameterized4' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized6' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized6' (142#1) [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_10_addr_decoder__parameterized4' (142#1) [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized11' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized11' (142#1) [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_10_si_transactor__parameterized2' (142#1) [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:81]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_10_splitter__parameterized3' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_splitter.v:72]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_10_splitter__parameterized3' (142#1) [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_splitter.v:72]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_10_si_transactor__parameterized3' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:81]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_10_addr_decoder__parameterized5' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized7' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized7' (142#1) [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_10_addr_decoder__parameterized5' (142#1) [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized12' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized12' (142#1) [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_10_si_transactor__parameterized3' (142#1) [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:81]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_10_si_transactor__parameterized4' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:81]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_10_addr_decoder__parameterized6' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized8' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized8' (142#1) [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_10_addr_decoder__parameterized6' (142#1) [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized13' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized13' (142#1) [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_10_si_transactor__parameterized4' (142#1) [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:81]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_10_splitter__parameterized4' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_splitter.v:72]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_10_splitter__parameterized4' (142#1) [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_splitter.v:72]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_10_addr_decoder__parameterized7' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_10_addr_decoder__parameterized7' (142#1) [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_10_addr_decoder__parameterized8' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_10_addr_decoder__parameterized8' (142#1) [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_8_axic_srl_fifo__parameterized0' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_8_ndeep_srl__parameterized0' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_8_ndeep_srl__parameterized0' (142#1) [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_8_ndeep_srl__parameterized1' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_8_ndeep_srl__parameterized1' (142#1) [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_8_ndeep_srl__parameterized2' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_8_ndeep_srl__parameterized2' (142#1) [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_8_ndeep_srl__parameterized3' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_8_ndeep_srl__parameterized3' (142#1) [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_8_ndeep_srl__parameterized4' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_8_ndeep_srl__parameterized4' (142#1) [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_8_ndeep_srl__parameterized5' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_8_ndeep_srl__parameterized5' (142#1) [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_8_ndeep_srl__parameterized6' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_8_ndeep_srl__parameterized6' (142#1) [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_8_ndeep_srl__parameterized7' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_8_ndeep_srl__parameterized7' (142#1) [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_8_axic_srl_fifo__parameterized0' (142#1) [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_10_wdata_mux' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_wdata_mux.v:68]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_8_axic_reg_srl_fifo__parameterized0' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_8_ndeep_srl__parameterized8' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_8_ndeep_srl__parameterized8' (142#1) [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_8_ndeep_srl__parameterized9' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_8_ndeep_srl__parameterized9' (142#1) [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-155] case statement is not full and has no default [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:157]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_8_axic_reg_srl_fifo__parameterized0' (142#1) [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized14' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized14' (142#1) [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_10_wdata_mux' (143#1) [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_wdata_mux.v:68]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_9_axi_register_slice__parameterized1' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized1' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized1' (143#1) [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_9_axic_register_slice__parameterized10' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_9_axic_register_slice__parameterized10' (143#1) [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_9_axic_register_slice__parameterized11' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_9_axic_register_slice__parameterized11' (143#1) [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_9_axic_register_slice__parameterized12' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_9_axic_register_slice__parameterized12' (143#1) [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_9_axic_register_slice__parameterized13' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_9_axic_register_slice__parameterized13' (143#1) [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_9_axic_register_slice__parameterized14' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_9_axic_register_slice__parameterized14' (143#1) [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized1' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized1' (143#1) [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_9_axi_register_slice__parameterized1' (143#1) [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_10_addr_decoder__parameterized9' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_10_addr_decoder__parameterized9' (143#1) [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_10_addr_decoder__parameterized10' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_10_addr_decoder__parameterized10' (143#1) [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_8_axic_srl_fifo__parameterized1' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_8_axic_srl_fifo__parameterized1' (143#1) [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_10_wdata_mux__parameterized0' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_wdata_mux.v:68]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_8_axic_reg_srl_fifo__parameterized1' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:61]
INFO: [Synth 8-155] case statement is not full and has no default [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:157]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_8_axic_reg_srl_fifo__parameterized1' (143#1) [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized15' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized15' (143#1) [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_10_wdata_mux__parameterized0' (143#1) [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_wdata_mux.v:68]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_9_axi_register_slice__parameterized2' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized2' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized2' (143#1) [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_9_axic_register_slice__parameterized15' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_9_axic_register_slice__parameterized15' (143#1) [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_9_axic_register_slice__parameterized16' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_9_axic_register_slice__parameterized16' (143#1) [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_9_axic_register_slice__parameterized17' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_9_axic_register_slice__parameterized17' (143#1) [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_9_axic_register_slice__parameterized18' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_9_axic_register_slice__parameterized18' (143#1) [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_9_axic_register_slice__parameterized19' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_9_axic_register_slice__parameterized19' (143#1) [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized2' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized2' (143#1) [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_9_axi_register_slice__parameterized2' (143#1) [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_10_decerr_slave__parameterized0' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_decerr_slave.v:64]
INFO: [Synth 8-155] case statement is not full and has no default [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_decerr_slave.v:195]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_10_decerr_slave__parameterized0' (143#1) [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_decerr_slave.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_10_addr_arbiter' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_addr_arbiter.v:65]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized16' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized16' (143#1) [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized17' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized17' (143#1) [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-3936] Found unconnected internal register 'gen_arbiter.next_rr_hot_reg' and it is trimmed from '16' to '3' bits. [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_addr_arbiter.v:276]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_10_addr_arbiter' (144#1) [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_addr_arbiter.v:65]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_10_splitter__parameterized5' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_splitter.v:72]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_10_splitter__parameterized5' (144#1) [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_splitter.v:72]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_10_crossbar' (145#1) [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_crossbar.v:90]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_10_axi_crossbar__parameterized1' (145#1) [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_axi_crossbar.v:54]
INFO: [Synth 8-256] done synthesizing module 'design_1_xbar_1' (146#1) [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ip/design_1_xbar_1/synth/design_1_xbar_1.v:59]
WARNING: [Synth 8-350] instance 'xbar' of module 'design_1_xbar_1' requires 78 connections, but only 76 given [F:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/hdl/design_1.v:5909]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_mem_intercon_0' (147#1) [F:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/hdl/design_1.v:4885]
INFO: [Synth 8-638] synthesizing module 'design_1_axis_data_fifo_1_0' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ip/design_1_axis_data_fifo_1_0/synth/design_1_axis_data_fifo_1_0.v:57]
INFO: [Synth 8-638] synthesizing module 'axis_data_fifo_v1_1_10_axis_data_fifo' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axis_data_fifo_v1_1/hdl/verilog/axis_data_fifo_v1_1_axis_data_fifo.v:62]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axis_data_fifo_v1_1/hdl/verilog/axis_data_fifo_v1_1_axis_data_fifo.v:181]
INFO: [Synth 8-638] synthesizing module 'axis_infrastructure_v1_1_0_util_aclken_converter_wrapper' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axis_infrastructure_v1_1/hdl/verilog/axis_infrastructure_v1_1_util_aclken_converter_wrapper.v:65]
INFO: [Synth 8-638] synthesizing module 'axis_infrastructure_v1_1_0_util_axis2vector' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axis_infrastructure_v1_1/hdl/verilog/axis_infrastructure_v1_1_util_axis2vector.v:66]
INFO: [Synth 8-256] done synthesizing module 'axis_infrastructure_v1_1_0_util_axis2vector' (148#1) [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axis_infrastructure_v1_1/hdl/verilog/axis_infrastructure_v1_1_util_axis2vector.v:66]
INFO: [Synth 8-638] synthesizing module 'axis_infrastructure_v1_1_0_util_vector2axis' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axis_infrastructure_v1_1/hdl/verilog/axis_infrastructure_v1_1_util_vector2axis.v:66]
INFO: [Synth 8-256] done synthesizing module 'axis_infrastructure_v1_1_0_util_vector2axis' (149#1) [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axis_infrastructure_v1_1/hdl/verilog/axis_infrastructure_v1_1_util_vector2axis.v:66]
INFO: [Synth 8-256] done synthesizing module 'axis_infrastructure_v1_1_0_util_aclken_converter_wrapper' (150#1) [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axis_infrastructure_v1_1/hdl/verilog/axis_infrastructure_v1_1_util_aclken_converter_wrapper.v:65]
INFO: [Synth 8-256] done synthesizing module 'axis_data_fifo_v1_1_10_axis_data_fifo' (165#1) [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axis_data_fifo_v1_1/hdl/verilog/axis_data_fifo_v1_1_axis_data_fifo.v:62]
INFO: [Synth 8-256] done synthesizing module 'design_1_axis_data_fifo_1_0' (166#1) [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ip/design_1_axis_data_fifo_1_0/synth/design_1_axis_data_fifo_1_0.v:57]
WARNING: [Synth 8-350] instance 'axis_data_fifo_pipeline_to_writer' of module 'design_1_axis_data_fifo_1_0' requires 13 connections, but only 10 given [F:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/hdl/design_1.v:2019]
INFO: [Synth 8-638] synthesizing module 'design_1_axis_data_fifo_1_2' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ip/design_1_axis_data_fifo_1_2/synth/design_1_axis_data_fifo_1_2.v:57]
INFO: [Synth 8-256] done synthesizing module 'design_1_axis_data_fifo_1_2' (167#1) [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ip/design_1_axis_data_fifo_1_2/synth/design_1_axis_data_fifo_1_2.v:57]
WARNING: [Synth 8-350] instance 'axis_data_fifo_raw_CHROMA' of module 'design_1_axis_data_fifo_1_2' requires 13 connections, but only 10 given [F:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/hdl/design_1.v:2030]
INFO: [Synth 8-638] synthesizing module 'design_1_axis_data_fifo_0_2' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ip/design_1_axis_data_fifo_0_2/synth/design_1_axis_data_fifo_0_2.v:57]
INFO: [Synth 8-256] done synthesizing module 'design_1_axis_data_fifo_0_2' (168#1) [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ip/design_1_axis_data_fifo_0_2/synth/design_1_axis_data_fifo_0_2.v:57]
WARNING: [Synth 8-350] instance 'axis_data_fifo_raw_LUMA' of module 'design_1_axis_data_fifo_0_2' requires 13 connections, but only 10 given [F:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/hdl/design_1.v:2041]
INFO: [Synth 8-638] synthesizing module 'design_1_axis_data_fifo_0_0' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ip/design_1_axis_data_fifo_0_0/synth/design_1_axis_data_fifo_0_0.v:57]
INFO: [Synth 8-256] done synthesizing module 'design_1_axis_data_fifo_0_0' (169#1) [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ip/design_1_axis_data_fifo_0_0/synth/design_1_axis_data_fifo_0_0.v:57]
WARNING: [Synth 8-350] instance 'axis_data_fifo_reader_to_vga' of module 'design_1_axis_data_fifo_0_0' requires 13 connections, but only 10 given [F:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/hdl/design_1.v:2052]
INFO: [Synth 8-638] synthesizing module 'design_1_axis_to_ddr_writer_0_0' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ip/design_1_axis_to_ddr_writer_0_0/synth/design_1_axis_to_ddr_writer_0_0.v:58]
INFO: [Synth 8-638] synthesizing module 'axis_to_ddr_writer' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axis_to_ddr_writer_v1_0/hdl/verilog/axis_to_ddr_writer.v:12]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axis_to_ddr_writer_v1_0/hdl/verilog/axis_to_ddr_writer.v:235]
INFO: [Synth 8-638] synthesizing module 'axis_to_ddr_writer_AXILiteS_s_axi' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axis_to_ddr_writer_v1_0/hdl/verilog/axis_to_ddr_writer_AXILiteS_s_axi.v:9]
INFO: [Synth 8-155] case statement is not full and has no default [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axis_to_ddr_writer_v1_0/hdl/verilog/axis_to_ddr_writer_AXILiteS_s_axi.v:224]
INFO: [Synth 8-256] done synthesizing module 'axis_to_ddr_writer_AXILiteS_s_axi' (170#1) [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axis_to_ddr_writer_v1_0/hdl/verilog/axis_to_ddr_writer_AXILiteS_s_axi.v:9]
INFO: [Synth 8-638] synthesizing module 'axis_to_ddr_writer_base_ddr_addr_m_axi' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axis_to_ddr_writer_v1_0/hdl/verilog/axis_to_ddr_writer_base_ddr_addr_m_axi.v:10]
INFO: [Synth 8-638] synthesizing module 'axis_to_ddr_writer_base_ddr_addr_m_axi_throttl' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axis_to_ddr_writer_v1_0/hdl/verilog/axis_to_ddr_writer_base_ddr_addr_m_axi.v:431]
INFO: [Synth 8-256] done synthesizing module 'axis_to_ddr_writer_base_ddr_addr_m_axi_throttl' (171#1) [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axis_to_ddr_writer_v1_0/hdl/verilog/axis_to_ddr_writer_base_ddr_addr_m_axi.v:431]
INFO: [Synth 8-638] synthesizing module 'axis_to_ddr_writer_base_ddr_addr_m_axi_throttl__parameterized0' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axis_to_ddr_writer_v1_0/hdl/verilog/axis_to_ddr_writer_base_ddr_addr_m_axi.v:431]
INFO: [Synth 8-256] done synthesizing module 'axis_to_ddr_writer_base_ddr_addr_m_axi_throttl__parameterized0' (171#1) [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axis_to_ddr_writer_v1_0/hdl/verilog/axis_to_ddr_writer_base_ddr_addr_m_axi.v:431]
INFO: [Synth 8-638] synthesizing module 'axis_to_ddr_writer_base_ddr_addr_m_axi_write' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axis_to_ddr_writer_v1_0/hdl/verilog/axis_to_ddr_writer_base_ddr_addr_m_axi.v:1189]
INFO: [Synth 8-638] synthesizing module 'axis_to_ddr_writer_base_ddr_addr_m_axi_fifo' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axis_to_ddr_writer_v1_0/hdl/verilog/axis_to_ddr_writer_base_ddr_addr_m_axi.v:310]
INFO: [Synth 8-256] done synthesizing module 'axis_to_ddr_writer_base_ddr_addr_m_axi_fifo' (172#1) [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axis_to_ddr_writer_v1_0/hdl/verilog/axis_to_ddr_writer_base_ddr_addr_m_axi.v:310]
INFO: [Synth 8-638] synthesizing module 'axis_to_ddr_writer_base_ddr_addr_m_axi_fifo__parameterized0' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axis_to_ddr_writer_v1_0/hdl/verilog/axis_to_ddr_writer_base_ddr_addr_m_axi.v:310]
INFO: [Synth 8-256] done synthesizing module 'axis_to_ddr_writer_base_ddr_addr_m_axi_fifo__parameterized0' (172#1) [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axis_to_ddr_writer_v1_0/hdl/verilog/axis_to_ddr_writer_base_ddr_addr_m_axi.v:310]
INFO: [Synth 8-638] synthesizing module 'axis_to_ddr_writer_base_ddr_addr_m_axi_fifo__parameterized1' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axis_to_ddr_writer_v1_0/hdl/verilog/axis_to_ddr_writer_base_ddr_addr_m_axi.v:310]
INFO: [Synth 8-256] done synthesizing module 'axis_to_ddr_writer_base_ddr_addr_m_axi_fifo__parameterized1' (172#1) [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axis_to_ddr_writer_v1_0/hdl/verilog/axis_to_ddr_writer_base_ddr_addr_m_axi.v:310]
INFO: [Synth 8-638] synthesizing module 'axis_to_ddr_writer_base_ddr_addr_m_axi_fifo__parameterized2' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axis_to_ddr_writer_v1_0/hdl/verilog/axis_to_ddr_writer_base_ddr_addr_m_axi.v:310]
INFO: [Synth 8-256] done synthesizing module 'axis_to_ddr_writer_base_ddr_addr_m_axi_fifo__parameterized2' (172#1) [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axis_to_ddr_writer_v1_0/hdl/verilog/axis_to_ddr_writer_base_ddr_addr_m_axi.v:310]
INFO: [Synth 8-638] synthesizing module 'axis_to_ddr_writer_base_ddr_addr_m_axi_fifo__parameterized3' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axis_to_ddr_writer_v1_0/hdl/verilog/axis_to_ddr_writer_base_ddr_addr_m_axi.v:310]
INFO: [Synth 8-256] done synthesizing module 'axis_to_ddr_writer_base_ddr_addr_m_axi_fifo__parameterized3' (172#1) [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axis_to_ddr_writer_v1_0/hdl/verilog/axis_to_ddr_writer_base_ddr_addr_m_axi.v:310]
WARNING: [Synth 8-3848] Net AWREGION in module/entity axis_to_ddr_writer_base_ddr_addr_m_axi_write does not have driver. [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axis_to_ddr_writer_v1_0/hdl/verilog/axis_to_ddr_writer_base_ddr_addr_m_axi.v:1219]
WARNING: [Synth 8-3848] Net WID in module/entity axis_to_ddr_writer_base_ddr_addr_m_axi_write does not have driver. [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axis_to_ddr_writer_v1_0/hdl/verilog/axis_to_ddr_writer_base_ddr_addr_m_axi.v:1224]
WARNING: [Synth 8-3848] Net WUSER in module/entity axis_to_ddr_writer_base_ddr_addr_m_axi_write does not have driver. [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axis_to_ddr_writer_v1_0/hdl/verilog/axis_to_ddr_writer_base_ddr_addr_m_axi.v:1228]
INFO: [Synth 8-256] done synthesizing module 'axis_to_ddr_writer_base_ddr_addr_m_axi_write' (173#1) [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axis_to_ddr_writer_v1_0/hdl/verilog/axis_to_ddr_writer_base_ddr_addr_m_axi.v:1189]
INFO: [Synth 8-638] synthesizing module 'axis_to_ddr_writer_base_ddr_addr_m_axi_read' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axis_to_ddr_writer_v1_0/hdl/verilog/axis_to_ddr_writer_base_ddr_addr_m_axi.v:483]
INFO: [Synth 8-638] synthesizing module 'axis_to_ddr_writer_base_ddr_addr_m_axi_fifo__parameterized4' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axis_to_ddr_writer_v1_0/hdl/verilog/axis_to_ddr_writer_base_ddr_addr_m_axi.v:310]
INFO: [Synth 8-256] done synthesizing module 'axis_to_ddr_writer_base_ddr_addr_m_axi_fifo__parameterized4' (173#1) [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axis_to_ddr_writer_v1_0/hdl/verilog/axis_to_ddr_writer_base_ddr_addr_m_axi.v:310]
INFO: [Synth 8-638] synthesizing module 'axis_to_ddr_writer_base_ddr_addr_m_axi_fifo__parameterized5' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axis_to_ddr_writer_v1_0/hdl/verilog/axis_to_ddr_writer_base_ddr_addr_m_axi.v:310]
INFO: [Synth 8-256] done synthesizing module 'axis_to_ddr_writer_base_ddr_addr_m_axi_fifo__parameterized5' (173#1) [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axis_to_ddr_writer_v1_0/hdl/verilog/axis_to_ddr_writer_base_ddr_addr_m_axi.v:310]
WARNING: [Synth 8-3848] Net ARREGION in module/entity axis_to_ddr_writer_base_ddr_addr_m_axi_read does not have driver. [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axis_to_ddr_writer_v1_0/hdl/verilog/axis_to_ddr_writer_base_ddr_addr_m_axi.v:512]
INFO: [Synth 8-256] done synthesizing module 'axis_to_ddr_writer_base_ddr_addr_m_axi_read' (174#1) [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axis_to_ddr_writer_v1_0/hdl/verilog/axis_to_ddr_writer_base_ddr_addr_m_axi.v:483]
INFO: [Synth 8-256] done synthesizing module 'axis_to_ddr_writer_base_ddr_addr_m_axi' (175#1) [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axis_to_ddr_writer_v1_0/hdl/verilog/axis_to_ddr_writer_base_ddr_addr_m_axi.v:10]
INFO: [Synth 8-638] synthesizing module 'axis_to_ddr_writer_buffer' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axis_to_ddr_writer_v1_0/hdl/verilog/axis_to_ddr_writer_buffer.v:54]
INFO: [Synth 8-638] synthesizing module 'axis_to_ddr_writer_buffer_ram' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axis_to_ddr_writer_v1_0/hdl/verilog/axis_to_ddr_writer_buffer.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axis_to_ddr_writer_v1_0/hdl/verilog/axis_to_ddr_writer_buffer.v:24]
INFO: [Synth 8-256] done synthesizing module 'axis_to_ddr_writer_buffer_ram' (176#1) [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axis_to_ddr_writer_v1_0/hdl/verilog/axis_to_ddr_writer_buffer.v:9]
INFO: [Synth 8-256] done synthesizing module 'axis_to_ddr_writer_buffer' (177#1) [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axis_to_ddr_writer_v1_0/hdl/verilog/axis_to_ddr_writer_buffer.v:54]
INFO: [Synth 8-638] synthesizing module 'axis_to_ddr_writer_mul_32ns_8ns_40_3' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axis_to_ddr_writer_v1_0/hdl/verilog/axis_to_ddr_writer_mul_32ns_8ns_40_3.v:35]
INFO: [Synth 8-638] synthesizing module 'axis_to_ddr_writer_mul_32ns_8ns_40_3_Mul3S_0' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axis_to_ddr_writer_v1_0/hdl/verilog/axis_to_ddr_writer_mul_32ns_8ns_40_3.v:11]
INFO: [Synth 8-256] done synthesizing module 'axis_to_ddr_writer_mul_32ns_8ns_40_3_Mul3S_0' (178#1) [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axis_to_ddr_writer_v1_0/hdl/verilog/axis_to_ddr_writer_mul_32ns_8ns_40_3.v:11]
INFO: [Synth 8-256] done synthesizing module 'axis_to_ddr_writer_mul_32ns_8ns_40_3' (179#1) [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axis_to_ddr_writer_v1_0/hdl/verilog/axis_to_ddr_writer_mul_32ns_8ns_40_3.v:35]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axis_to_ddr_writer_v1_0/hdl/verilog/axis_to_ddr_writer.v:1227]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axis_to_ddr_writer_v1_0/hdl/verilog/axis_to_ddr_writer.v:1241]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axis_to_ddr_writer_v1_0/hdl/verilog/axis_to_ddr_writer.v:1251]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axis_to_ddr_writer_v1_0/hdl/verilog/axis_to_ddr_writer.v:1253]
INFO: [Synth 8-256] done synthesizing module 'axis_to_ddr_writer' (180#1) [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axis_to_ddr_writer_v1_0/hdl/verilog/axis_to_ddr_writer.v:12]
INFO: [Synth 8-256] done synthesizing module 'design_1_axis_to_ddr_writer_0_0' (181#1) [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ip/design_1_axis_to_ddr_writer_0_0/synth/design_1_axis_to_ddr_writer_0_0.v:58]
WARNING: [Synth 8-350] instance 'axis_to_ddr_writer_0' of module 'design_1_axis_to_ddr_writer_0_0' requires 60 connections, but only 56 given [F:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/hdl/design_1.v:2063]
INFO: [Synth 8-638] synthesizing module 'design_1_axis_to_ddr_writer_1_0' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ip/design_1_axis_to_ddr_writer_1_0/synth/design_1_axis_to_ddr_writer_1_0.v:58]
INFO: [Synth 8-256] done synthesizing module 'design_1_axis_to_ddr_writer_1_0' (182#1) [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ip/design_1_axis_to_ddr_writer_1_0/synth/design_1_axis_to_ddr_writer_1_0.v:58]
WARNING: [Synth 8-350] instance 'axis_to_ddr_writer_CHROMA' of module 'design_1_axis_to_ddr_writer_1_0' requires 60 connections, but only 55 given [F:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/hdl/design_1.v:2120]
INFO: [Synth 8-638] synthesizing module 'design_1_axis_to_ddr_writer_2_0' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ip/design_1_axis_to_ddr_writer_2_0/synth/design_1_axis_to_ddr_writer_2_0.v:58]
INFO: [Synth 8-256] done synthesizing module 'design_1_axis_to_ddr_writer_2_0' (183#1) [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ip/design_1_axis_to_ddr_writer_2_0/synth/design_1_axis_to_ddr_writer_2_0.v:58]
WARNING: [Synth 8-350] instance 'axis_to_ddr_writer_LUMA' of module 'design_1_axis_to_ddr_writer_2_0' requires 60 connections, but only 55 given [F:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/hdl/design_1.v:2176]
INFO: [Synth 8-638] synthesizing module 'design_1_ddr_to_axis_reader_0_1' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ip/design_1_ddr_to_axis_reader_0_1/synth/design_1_ddr_to_axis_reader_0_1.v:58]
INFO: [Synth 8-638] synthesizing module 'ddr_to_axis_reader' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/ddr_to_axis_reader_v1_0/hdl/verilog/ddr_to_axis_reader.v:12]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/ddr_to_axis_reader_v1_0/hdl/verilog/ddr_to_axis_reader.v:229]
INFO: [Synth 8-638] synthesizing module 'ddr_to_axis_reader_AXILiteS_s_axi' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/ddr_to_axis_reader_v1_0/hdl/verilog/ddr_to_axis_reader_AXILiteS_s_axi.v:9]
INFO: [Synth 8-155] case statement is not full and has no default [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/ddr_to_axis_reader_v1_0/hdl/verilog/ddr_to_axis_reader_AXILiteS_s_axi.v:224]
INFO: [Synth 8-256] done synthesizing module 'ddr_to_axis_reader_AXILiteS_s_axi' (184#1) [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/ddr_to_axis_reader_v1_0/hdl/verilog/ddr_to_axis_reader_AXILiteS_s_axi.v:9]
INFO: [Synth 8-638] synthesizing module 'ddr_to_axis_reader_base_ddr_addr_m_axi' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/ddr_to_axis_reader_v1_0/hdl/verilog/ddr_to_axis_reader_base_ddr_addr_m_axi.v:10]
INFO: [Synth 8-638] synthesizing module 'ddr_to_axis_reader_base_ddr_addr_m_axi_throttl' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/ddr_to_axis_reader_v1_0/hdl/verilog/ddr_to_axis_reader_base_ddr_addr_m_axi.v:431]
INFO: [Synth 8-256] done synthesizing module 'ddr_to_axis_reader_base_ddr_addr_m_axi_throttl' (185#1) [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/ddr_to_axis_reader_v1_0/hdl/verilog/ddr_to_axis_reader_base_ddr_addr_m_axi.v:431]
INFO: [Synth 8-638] synthesizing module 'ddr_to_axis_reader_base_ddr_addr_m_axi_throttl__parameterized0' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/ddr_to_axis_reader_v1_0/hdl/verilog/ddr_to_axis_reader_base_ddr_addr_m_axi.v:431]
INFO: [Synth 8-256] done synthesizing module 'ddr_to_axis_reader_base_ddr_addr_m_axi_throttl__parameterized0' (185#1) [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/ddr_to_axis_reader_v1_0/hdl/verilog/ddr_to_axis_reader_base_ddr_addr_m_axi.v:431]
INFO: [Synth 8-638] synthesizing module 'ddr_to_axis_reader_base_ddr_addr_m_axi_write' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/ddr_to_axis_reader_v1_0/hdl/verilog/ddr_to_axis_reader_base_ddr_addr_m_axi.v:1189]
INFO: [Synth 8-638] synthesizing module 'ddr_to_axis_reader_base_ddr_addr_m_axi_fifo' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/ddr_to_axis_reader_v1_0/hdl/verilog/ddr_to_axis_reader_base_ddr_addr_m_axi.v:310]
INFO: [Synth 8-256] done synthesizing module 'ddr_to_axis_reader_base_ddr_addr_m_axi_fifo' (186#1) [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/ddr_to_axis_reader_v1_0/hdl/verilog/ddr_to_axis_reader_base_ddr_addr_m_axi.v:310]
INFO: [Synth 8-638] synthesizing module 'ddr_to_axis_reader_base_ddr_addr_m_axi_fifo__parameterized0' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/ddr_to_axis_reader_v1_0/hdl/verilog/ddr_to_axis_reader_base_ddr_addr_m_axi.v:310]
INFO: [Synth 8-256] done synthesizing module 'ddr_to_axis_reader_base_ddr_addr_m_axi_fifo__parameterized0' (186#1) [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/ddr_to_axis_reader_v1_0/hdl/verilog/ddr_to_axis_reader_base_ddr_addr_m_axi.v:310]
INFO: [Synth 8-638] synthesizing module 'ddr_to_axis_reader_base_ddr_addr_m_axi_fifo__parameterized1' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/ddr_to_axis_reader_v1_0/hdl/verilog/ddr_to_axis_reader_base_ddr_addr_m_axi.v:310]
INFO: [Synth 8-256] done synthesizing module 'ddr_to_axis_reader_base_ddr_addr_m_axi_fifo__parameterized1' (186#1) [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/ddr_to_axis_reader_v1_0/hdl/verilog/ddr_to_axis_reader_base_ddr_addr_m_axi.v:310]
INFO: [Synth 8-638] synthesizing module 'ddr_to_axis_reader_base_ddr_addr_m_axi_fifo__parameterized2' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/ddr_to_axis_reader_v1_0/hdl/verilog/ddr_to_axis_reader_base_ddr_addr_m_axi.v:310]
INFO: [Synth 8-256] done synthesizing module 'ddr_to_axis_reader_base_ddr_addr_m_axi_fifo__parameterized2' (186#1) [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/ddr_to_axis_reader_v1_0/hdl/verilog/ddr_to_axis_reader_base_ddr_addr_m_axi.v:310]
INFO: [Synth 8-638] synthesizing module 'ddr_to_axis_reader_base_ddr_addr_m_axi_fifo__parameterized3' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/ddr_to_axis_reader_v1_0/hdl/verilog/ddr_to_axis_reader_base_ddr_addr_m_axi.v:310]
INFO: [Synth 8-256] done synthesizing module 'ddr_to_axis_reader_base_ddr_addr_m_axi_fifo__parameterized3' (186#1) [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/ddr_to_axis_reader_v1_0/hdl/verilog/ddr_to_axis_reader_base_ddr_addr_m_axi.v:310]
WARNING: [Synth 8-3848] Net AWREGION in module/entity ddr_to_axis_reader_base_ddr_addr_m_axi_write does not have driver. [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/ddr_to_axis_reader_v1_0/hdl/verilog/ddr_to_axis_reader_base_ddr_addr_m_axi.v:1219]
WARNING: [Synth 8-3848] Net WID in module/entity ddr_to_axis_reader_base_ddr_addr_m_axi_write does not have driver. [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/ddr_to_axis_reader_v1_0/hdl/verilog/ddr_to_axis_reader_base_ddr_addr_m_axi.v:1224]
WARNING: [Synth 8-3848] Net WUSER in module/entity ddr_to_axis_reader_base_ddr_addr_m_axi_write does not have driver. [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/ddr_to_axis_reader_v1_0/hdl/verilog/ddr_to_axis_reader_base_ddr_addr_m_axi.v:1228]
INFO: [Synth 8-256] done synthesizing module 'ddr_to_axis_reader_base_ddr_addr_m_axi_write' (187#1) [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/ddr_to_axis_reader_v1_0/hdl/verilog/ddr_to_axis_reader_base_ddr_addr_m_axi.v:1189]
INFO: [Synth 8-638] synthesizing module 'ddr_to_axis_reader_base_ddr_addr_m_axi_read' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/ddr_to_axis_reader_v1_0/hdl/verilog/ddr_to_axis_reader_base_ddr_addr_m_axi.v:483]
INFO: [Synth 8-638] synthesizing module 'ddr_to_axis_reader_base_ddr_addr_m_axi_fifo__parameterized4' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/ddr_to_axis_reader_v1_0/hdl/verilog/ddr_to_axis_reader_base_ddr_addr_m_axi.v:310]
INFO: [Synth 8-256] done synthesizing module 'ddr_to_axis_reader_base_ddr_addr_m_axi_fifo__parameterized4' (187#1) [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/ddr_to_axis_reader_v1_0/hdl/verilog/ddr_to_axis_reader_base_ddr_addr_m_axi.v:310]
INFO: [Synth 8-638] synthesizing module 'ddr_to_axis_reader_base_ddr_addr_m_axi_fifo__parameterized5' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/ddr_to_axis_reader_v1_0/hdl/verilog/ddr_to_axis_reader_base_ddr_addr_m_axi.v:310]
INFO: [Synth 8-256] done synthesizing module 'ddr_to_axis_reader_base_ddr_addr_m_axi_fifo__parameterized5' (187#1) [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/ddr_to_axis_reader_v1_0/hdl/verilog/ddr_to_axis_reader_base_ddr_addr_m_axi.v:310]
WARNING: [Synth 8-3848] Net ARREGION in module/entity ddr_to_axis_reader_base_ddr_addr_m_axi_read does not have driver. [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/ddr_to_axis_reader_v1_0/hdl/verilog/ddr_to_axis_reader_base_ddr_addr_m_axi.v:512]
INFO: [Synth 8-256] done synthesizing module 'ddr_to_axis_reader_base_ddr_addr_m_axi_read' (188#1) [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/ddr_to_axis_reader_v1_0/hdl/verilog/ddr_to_axis_reader_base_ddr_addr_m_axi.v:483]
INFO: [Synth 8-256] done synthesizing module 'ddr_to_axis_reader_base_ddr_addr_m_axi' (189#1) [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/ddr_to_axis_reader_v1_0/hdl/verilog/ddr_to_axis_reader_base_ddr_addr_m_axi.v:10]
INFO: [Synth 8-638] synthesizing module 'ddr_to_axis_reader_buffer' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/ddr_to_axis_reader_v1_0/hdl/verilog/ddr_to_axis_reader_buffer.v:54]
INFO: [Synth 8-638] synthesizing module 'ddr_to_axis_reader_buffer_ram' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/ddr_to_axis_reader_v1_0/hdl/verilog/ddr_to_axis_reader_buffer.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/ddr_to_axis_reader_v1_0/hdl/verilog/ddr_to_axis_reader_buffer.v:24]
INFO: [Synth 8-256] done synthesizing module 'ddr_to_axis_reader_buffer_ram' (190#1) [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/ddr_to_axis_reader_v1_0/hdl/verilog/ddr_to_axis_reader_buffer.v:9]
INFO: [Synth 8-256] done synthesizing module 'ddr_to_axis_reader_buffer' (191#1) [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/ddr_to_axis_reader_v1_0/hdl/verilog/ddr_to_axis_reader_buffer.v:54]
INFO: [Synth 8-638] synthesizing module 'ddr_to_axis_reader_mul_8ns_32ns_40_3' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/ddr_to_axis_reader_v1_0/hdl/verilog/ddr_to_axis_reader_mul_8ns_32ns_40_3.v:35]
INFO: [Synth 8-638] synthesizing module 'ddr_to_axis_reader_mul_8ns_32ns_40_3_Mul3S_0' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/ddr_to_axis_reader_v1_0/hdl/verilog/ddr_to_axis_reader_mul_8ns_32ns_40_3.v:11]
INFO: [Synth 8-256] done synthesizing module 'ddr_to_axis_reader_mul_8ns_32ns_40_3_Mul3S_0' (192#1) [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/ddr_to_axis_reader_v1_0/hdl/verilog/ddr_to_axis_reader_mul_8ns_32ns_40_3.v:11]
INFO: [Synth 8-256] done synthesizing module 'ddr_to_axis_reader_mul_8ns_32ns_40_3' (193#1) [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/ddr_to_axis_reader_v1_0/hdl/verilog/ddr_to_axis_reader_mul_8ns_32ns_40_3.v:35]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/ddr_to_axis_reader_v1_0/hdl/verilog/ddr_to_axis_reader.v:1256]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/ddr_to_axis_reader_v1_0/hdl/verilog/ddr_to_axis_reader.v:1291]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/ddr_to_axis_reader_v1_0/hdl/verilog/ddr_to_axis_reader.v:1293]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/ddr_to_axis_reader_v1_0/hdl/verilog/ddr_to_axis_reader.v:1295]
INFO: [Synth 8-256] done synthesizing module 'ddr_to_axis_reader' (194#1) [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/ddr_to_axis_reader_v1_0/hdl/verilog/ddr_to_axis_reader.v:12]
INFO: [Synth 8-256] done synthesizing module 'design_1_ddr_to_axis_reader_0_1' (195#1) [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ip/design_1_ddr_to_axis_reader_0_1/synth/design_1_ddr_to_axis_reader_0_1.v:58]
WARNING: [Synth 8-350] instance 'ddr_to_axis_reader_0' of module 'design_1_ddr_to_axis_reader_0_1' requires 59 connections, but only 58 given [F:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/hdl/design_1.v:2232]
INFO: [Synth 8-256] done synthesizing module 'VDMA_imp_148AGHI' (196#1) [F:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/hdl/design_1.v:1009]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_gpio_0_0' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/synth/design_1_axi_gpio_0_0.vhd:85]
INFO: [Synth 8-3491] module 'axi_gpio' declared at 'f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_gpio_v2_0/hdl/src/vhdl/axi_gpio.vhd:189' bound to instance 'U0' of component 'axi_gpio' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/synth/design_1_axi_gpio_0_0.vhd:164]
INFO: [Synth 8-638] synthesizing module 'axi_gpio' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_gpio_v2_0/hdl/src/vhdl/axi_gpio.vhd:282]
INFO: [Synth 8-5534] Detected attribute (* max_fanout = "10000" *) [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_gpio_v2_0/hdl/src/vhdl/axi_gpio.vhd:219]
INFO: [Synth 8-5534] Detected attribute (* max_fanout = "10000" *) [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_gpio_v2_0/hdl/src/vhdl/axi_gpio.vhd:220]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/axi_lite_ipif.vhd:249]
INFO: [Synth 8-638] synthesizing module 'slave_attachment' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/slave_attachment.vhd:239]
INFO: [Synth 8-638] synthesizing module 'address_decoder' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/address_decoder.vhd:190]
INFO: [Synth 8-638] synthesizing module 'pselect_f' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f' (197#1) [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
WARNING: [Synth 8-5827] expecting unsigned expression [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/address_decoder.vhd:438]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized0' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized0' (197#1) [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
WARNING: [Synth 8-5827] expecting unsigned expression [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/address_decoder.vhd:438]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized1' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized1' (197#1) [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
WARNING: [Synth 8-5827] expecting unsigned expression [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/address_decoder.vhd:438]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized2' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized2' (197#1) [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
WARNING: [Synth 8-5827] expecting unsigned expression [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/address_decoder.vhd:438]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized3' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized3' (197#1) [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized4' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized4' (197#1) [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
WARNING: [Synth 8-5827] expecting unsigned expression [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/address_decoder.vhd:438]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized5' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized5' (197#1) [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
WARNING: [Synth 8-5827] expecting unsigned expression [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/address_decoder.vhd:438]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized6' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized6' (197#1) [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
WARNING: [Synth 8-5827] expecting unsigned expression [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/address_decoder.vhd:438]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized7' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized7' (197#1) [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
WARNING: [Synth 8-5827] expecting unsigned expression [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/address_decoder.vhd:438]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized8' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized8' (197#1) [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
WARNING: [Synth 8-5827] expecting unsigned expression [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/address_decoder.vhd:438]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized9' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized9' (197#1) [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
WARNING: [Synth 8-5827] expecting unsigned expression [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/address_decoder.vhd:438]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized10' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized10' (197#1) [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
WARNING: [Synth 8-5827] expecting unsigned expression [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/address_decoder.vhd:438]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized11' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized11' (197#1) [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
WARNING: [Synth 8-5827] expecting unsigned expression [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/address_decoder.vhd:438]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized12' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized12' (197#1) [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
WARNING: [Synth 8-5827] expecting unsigned expression [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/address_decoder.vhd:438]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized13' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized13' (197#1) [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
WARNING: [Synth 8-5827] expecting unsigned expression [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/address_decoder.vhd:438]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized14' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized14' (197#1) [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
WARNING: [Synth 8-5827] expecting unsigned expression [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/address_decoder.vhd:438]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized15' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized15' (197#1) [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
WARNING: [Synth 8-5827] expecting unsigned expression [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/address_decoder.vhd:438]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized16' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized16' (197#1) [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
WARNING: [Synth 8-5827] expecting unsigned expression [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/address_decoder.vhd:438]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized17' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized17' (197#1) [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
WARNING: [Synth 8-5827] expecting unsigned expression [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/address_decoder.vhd:438]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized18' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized18' (197#1) [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
WARNING: [Synth 8-5827] expecting unsigned expression [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/address_decoder.vhd:438]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized19' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized19' (197#1) [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
WARNING: [Synth 8-5827] expecting unsigned expression [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/address_decoder.vhd:438]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized20' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized20' (197#1) [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'address_decoder' (198#1) [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/address_decoder.vhd:190]
INFO: [Synth 8-226] default block is never used [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/slave_attachment.vhd:448]
INFO: [Synth 8-256] done synthesizing module 'slave_attachment' (199#1) [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/slave_attachment.vhd:239]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif' (200#1) [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/axi_lite_ipif.vhd:249]
INFO: [Synth 8-638] synthesizing module 'interrupt_control' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/interrupt_control_v3_1/hdl/src/vhdl/interrupt_control.vhd:259]
WARNING: [Synth 8-5827] expecting unsigned expression [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/interrupt_control_v3_1/hdl/src/vhdl/interrupt_control.vhd:342]
WARNING: [Synth 8-5827] expecting unsigned expression [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/interrupt_control_v3_1/hdl/src/vhdl/interrupt_control.vhd:342]
WARNING: [Synth 8-5827] expecting unsigned expression [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/interrupt_control_v3_1/hdl/src/vhdl/interrupt_control.vhd:342]
WARNING: [Synth 8-5827] expecting unsigned expression [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/interrupt_control_v3_1/hdl/src/vhdl/interrupt_control.vhd:342]
WARNING: [Synth 8-5827] expecting unsigned expression [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/interrupt_control_v3_1/hdl/src/vhdl/interrupt_control.vhd:342]
WARNING: [Synth 8-5827] expecting unsigned expression [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/interrupt_control_v3_1/hdl/src/vhdl/interrupt_control.vhd:342]
WARNING: [Synth 8-5827] expecting unsigned expression [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/interrupt_control_v3_1/hdl/src/vhdl/interrupt_control.vhd:342]
WARNING: [Synth 8-5827] expecting unsigned expression [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/interrupt_control_v3_1/hdl/src/vhdl/interrupt_control.vhd:342]
WARNING: [Synth 8-5827] expecting unsigned expression [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/interrupt_control_v3_1/hdl/src/vhdl/interrupt_control.vhd:342]
WARNING: [Synth 8-5827] expecting unsigned expression [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/interrupt_control_v3_1/hdl/src/vhdl/interrupt_control.vhd:342]
WARNING: [Synth 8-5827] expecting unsigned expression [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/interrupt_control_v3_1/hdl/src/vhdl/interrupt_control.vhd:342]
WARNING: [Synth 8-5827] expecting unsigned expression [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/interrupt_control_v3_1/hdl/src/vhdl/interrupt_control.vhd:342]
WARNING: [Synth 8-5827] expecting unsigned expression [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/interrupt_control_v3_1/hdl/src/vhdl/interrupt_control.vhd:342]
WARNING: [Synth 8-5827] expecting unsigned expression [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/interrupt_control_v3_1/hdl/src/vhdl/interrupt_control.vhd:342]
WARNING: [Synth 8-5827] expecting unsigned expression [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/interrupt_control_v3_1/hdl/src/vhdl/interrupt_control.vhd:342]
WARNING: [Synth 8-5827] expecting unsigned expression [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/interrupt_control_v3_1/hdl/src/vhdl/interrupt_control.vhd:342]
INFO: [Synth 8-256] done synthesizing module 'interrupt_control' (201#1) [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/interrupt_control_v3_1/hdl/src/vhdl/interrupt_control.vhd:259]
INFO: [Synth 8-638] synthesizing module 'GPIO_Core' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_gpio_v2_0/hdl/src/vhdl/gpio_core.vhd:173]
INFO: [Synth 8-226] default block is never used [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_gpio_v2_0/hdl/src/vhdl/gpio_core.vhd:346]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:736]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:736]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:736]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:736]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:736]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:736]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:736]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:736]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:772]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:772]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:772]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:772]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:772]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:772]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:772]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:772]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:788]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:788]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:788]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:788]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:788]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:788]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:788]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:788]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:804]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:804]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:804]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:804]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:804]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:804]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:804]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:804]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:821]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:821]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:821]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:821]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:821]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:821]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:821]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:821]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:837]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:837]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:837]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:837]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:837]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:837]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:837]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:837]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (202#1) [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'GPIO_Core' (203#1) [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_gpio_v2_0/hdl/src/vhdl/gpio_core.vhd:173]
INFO: [Synth 8-256] done synthesizing module 'axi_gpio' (204#1) [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_gpio_v2_0/hdl/src/vhdl/axi_gpio.vhd:282]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_gpio_0_0' (205#1) [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/synth/design_1_axi_gpio_0_0.vhd:85]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_gpio_1_0' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_1_0/synth/design_1_axi_gpio_1_0.vhd:84]
INFO: [Synth 8-3491] module 'axi_gpio' declared at 'f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_gpio_v2_0/hdl/src/vhdl/axi_gpio.vhd:189' bound to instance 'U0' of component 'axi_gpio' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_1_0/synth/design_1_axi_gpio_1_0.vhd:162]
INFO: [Synth 8-638] synthesizing module 'axi_gpio__parameterized1' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_gpio_v2_0/hdl/src/vhdl/axi_gpio.vhd:282]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif__parameterized0' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/axi_lite_ipif.vhd:249]
INFO: [Synth 8-638] synthesizing module 'slave_attachment__parameterized0' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/slave_attachment.vhd:239]
INFO: [Synth 8-638] synthesizing module 'address_decoder__parameterized0' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/address_decoder.vhd:190]
WARNING: [Synth 8-5827] expecting unsigned expression [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/address_decoder.vhd:438]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized21' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized21' (205#1) [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
WARNING: [Synth 8-5827] expecting unsigned expression [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/address_decoder.vhd:438]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized22' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized22' (205#1) [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
WARNING: [Synth 8-5827] expecting unsigned expression [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/address_decoder.vhd:438]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized23' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized23' (205#1) [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
WARNING: [Synth 8-5827] expecting unsigned expression [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/address_decoder.vhd:438]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized24' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized24' (205#1) [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'address_decoder__parameterized0' (205#1) [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/address_decoder.vhd:190]
INFO: [Synth 8-226] default block is never used [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/slave_attachment.vhd:448]
INFO: [Synth 8-256] done synthesizing module 'slave_attachment__parameterized0' (205#1) [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/slave_attachment.vhd:239]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif__parameterized0' (205#1) [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/axi_lite_ipif.vhd:249]
INFO: [Synth 8-638] synthesizing module 'GPIO_Core__parameterized0' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_gpio_v2_0/hdl/src/vhdl/gpio_core.vhd:173]
INFO: [Synth 8-226] default block is never used [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_gpio_v2_0/hdl/src/vhdl/gpio_core.vhd:346]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized0' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:736]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:772]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:788]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:804]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:821]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:837]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized0' (205#1) [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'GPIO_Core__parameterized0' (205#1) [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_gpio_v2_0/hdl/src/vhdl/gpio_core.vhd:173]
INFO: [Synth 8-256] done synthesizing module 'axi_gpio__parameterized1' (205#1) [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_gpio_v2_0/hdl/src/vhdl/axi_gpio.vhd:282]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_gpio_1_0' (206#1) [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_1_0/synth/design_1_axi_gpio_1_0.vhd:84]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_stream_to_vga_0_1' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ip/design_1_axi_stream_to_vga_0_1/synth/design_1_axi_stream_to_vga_0_1.v:57]
INFO: [Synth 8-638] synthesizing module 'axi_stream_to_vga' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_stream_to_vga_v1_0/hdl/verilog/axi_stream_to_vga.v:12]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_stream_to_vga_v1_0/hdl/verilog/axi_stream_to_vga.v:94]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_stream_to_vga_v1_0/hdl/verilog/axi_stream_to_vga.v:574]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_stream_to_vga_v1_0/hdl/verilog/axi_stream_to_vga.v:576]
INFO: [Synth 8-256] done synthesizing module 'axi_stream_to_vga' (207#1) [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_stream_to_vga_v1_0/hdl/verilog/axi_stream_to_vga.v:12]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_stream_to_vga_0_1' (208#1) [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ip/design_1_axi_stream_to_vga_0_1/synth/design_1_axi_stream_to_vga_0_1.v:57]
WARNING: [Synth 8-350] instance 'axi_stream_to_vga_0' of module 'design_1_axi_stream_to_vga_0_1' requires 15 connections, but only 12 given [F:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/hdl/design_1.v:3070]
INFO: [Synth 8-638] synthesizing module 'design_1_clk_wiz_0_0' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.v:71]
INFO: [Synth 8-638] synthesizing module 'design_1_clk_wiz_0_0_clk_wiz' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_clk_wiz.v:69]
INFO: [Synth 8-638] synthesizing module 'IBUF' [F:/Vivado_old/Vivado/2016.2/scripts/rt/data/unisim_comp.v:14145]
INFO: [Synth 8-256] done synthesizing module 'IBUF' (209#1) [F:/Vivado_old/Vivado/2016.2/scripts/rt/data/unisim_comp.v:14145]
INFO: [Synth 8-638] synthesizing module 'MMCME2_ADV' [F:/Vivado_old/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20396]
INFO: [Synth 8-256] done synthesizing module 'MMCME2_ADV' (210#1) [F:/Vivado_old/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20396]
INFO: [Synth 8-638] synthesizing module 'BUFG' [F:/Vivado_old/Vivado/2016.2/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'BUFG' (211#1) [F:/Vivado_old/Vivado/2016.2/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'design_1_clk_wiz_0_0_clk_wiz' (212#1) [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_clk_wiz.v:69]
INFO: [Synth 8-256] done synthesizing module 'design_1_clk_wiz_0_0' (213#1) [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.v:71]
INFO: [Synth 8-638] synthesizing module 'design_1_xlconstant_0_1' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_0_1/sim/design_1_xlconstant_0_1.v:56]
INFO: [Synth 8-256] done synthesizing module 'design_1_xlconstant_0_1' (214#1) [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_0_1/sim/design_1_xlconstant_0_1.v:56]
INFO: [Synth 8-638] synthesizing module 'design_1_xlconstant_0_0' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_0_0/sim/design_1_xlconstant_0_0.v:56]
INFO: [Synth 8-256] done synthesizing module 'design_1_xlconstant_0_0' (215#1) [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_0_0/sim/design_1_xlconstant_0_0.v:56]
INFO: [Synth 8-638] synthesizing module 'design_1_processing_system7_0_0' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/synth/design_1_processing_system7_0_0.v:59]
INFO: [Synth 8-638] synthesizing module 'processing_system7_v5_5_processing_system7' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:156]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1338]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1339]
INFO: [Synth 8-638] synthesizing module 'BIBUF' [F:/Vivado_old/Vivado/2016.2/scripts/rt/data/unisim_comp.v:268]
INFO: [Synth 8-256] done synthesizing module 'BIBUF' (216#1) [F:/Vivado_old/Vivado/2016.2/scripts/rt/data/unisim_comp.v:268]
INFO: [Synth 8-638] synthesizing module 'PS7' [F:/Vivado_old/Vivado/2016.2/scripts/rt/data/unisim_comp.v:33164]
INFO: [Synth 8-256] done synthesizing module 'PS7' (217#1) [F:/Vivado_old/Vivado/2016.2/scripts/rt/data/unisim_comp.v:33164]
INFO: [Synth 8-256] done synthesizing module 'processing_system7_v5_5_processing_system7' (218#1) [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:156]
WARNING: [Synth 8-350] instance 'inst' of module 'processing_system7_v5_5_processing_system7' requires 685 connections, but only 672 given [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/synth/design_1_processing_system7_0_0.v:843]
INFO: [Synth 8-256] done synthesizing module 'design_1_processing_system7_0_0' (219#1) [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/synth/design_1_processing_system7_0_0.v:59]
WARNING: [Synth 8-350] instance 'processing_system7_0' of module 'design_1_processing_system7_0_0' requires 243 connections, but only 221 given [F:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/hdl/design_1.v:3091]
INFO: [Synth 8-638] synthesizing module 'design_1_processing_system7_0_axi_periph_1' [F:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/hdl/design_1.v:6358]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_OBU1DD' [F:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/hdl/design_1.v:8262]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_OBU1DD' (220#1) [F:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/hdl/design_1.v:8262]
INFO: [Synth 8-638] synthesizing module 'm01_couplers_imp_1FBREZ4' [F:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/hdl/design_1.v:8526]
INFO: [Synth 8-256] done synthesizing module 'm01_couplers_imp_1FBREZ4' (221#1) [F:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/hdl/design_1.v:8526]
INFO: [Synth 8-638] synthesizing module 'm02_couplers_imp_MVV5YQ' [F:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/hdl/design_1.v:8790]
INFO: [Synth 8-256] done synthesizing module 'm02_couplers_imp_MVV5YQ' (222#1) [F:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/hdl/design_1.v:8790]
INFO: [Synth 8-638] synthesizing module 'm03_couplers_imp_1GHG26R' [F:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/hdl/design_1.v:8922]
INFO: [Synth 8-256] done synthesizing module 'm03_couplers_imp_1GHG26R' (223#1) [F:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/hdl/design_1.v:8922]
INFO: [Synth 8-638] synthesizing module 'm04_couplers_imp_PJ7QT3' [F:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/hdl/design_1.v:9054]
INFO: [Synth 8-256] done synthesizing module 'm04_couplers_imp_PJ7QT3' (224#1) [F:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/hdl/design_1.v:9054]
INFO: [Synth 8-638] synthesizing module 'm05_couplers_imp_1DRAFME' [F:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/hdl/design_1.v:9186]
INFO: [Synth 8-256] done synthesizing module 'm05_couplers_imp_1DRAFME' (225#1) [F:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/hdl/design_1.v:9186]
INFO: [Synth 8-638] synthesizing module 'm06_couplers_imp_OX6XV8' [F:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/hdl/design_1.v:9318]
INFO: [Synth 8-638] synthesizing module 'design_1_auto_cc_0' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ip/design_1_auto_cc_0/synth/design_1_auto_cc_0.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_clock_converter_v2_1_8_axi_clock_converter' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_clock_converter_v2_1/hdl/verilog/axi_clock_converter_v2_1_axi_clock_converter.v:71]
INFO: [Synth 8-256] done synthesizing module 'axi_clock_converter_v2_1_8_axi_clock_converter' (226#1) [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_clock_converter_v2_1/hdl/verilog/axi_clock_converter_v2_1_axi_clock_converter.v:71]
INFO: [Synth 8-256] done synthesizing module 'design_1_auto_cc_0' (227#1) [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ip/design_1_auto_cc_0/synth/design_1_auto_cc_0.v:58]
INFO: [Synth 8-256] done synthesizing module 'm06_couplers_imp_OX6XV8' (228#1) [F:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/hdl/design_1.v:9318]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_1CFO1MB' [F:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/hdl/design_1.v:9534]
INFO: [Synth 8-638] synthesizing module 'design_1_auto_pc_4' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_4/synth/design_1_auto_pc_4.v:58]
INFO: [Synth 8-256] done synthesizing module 'design_1_auto_pc_4' (229#1) [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_4/synth/design_1_auto_pc_4.v:58]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_1CFO1MB' (230#1) [F:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/hdl/design_1.v:9534]
INFO: [Synth 8-638] synthesizing module 'design_1_xbar_0' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/synth/design_1_xbar_0.v:59]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_10_axi_crossbar__parameterized2' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_axi_crossbar.v:54]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_10_crossbar_sasd__parameterized1' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_crossbar_sasd.v:79]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_10_addr_decoder__parameterized11' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized9' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized9' (230#1) [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized10' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized10' (230#1) [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized11' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized11' (230#1) [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized12' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized12' (230#1) [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized13' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized13' (230#1) [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized14' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized14' (230#1) [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized15' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized15' (230#1) [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_10_addr_decoder__parameterized11' (230#1) [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_10_splitter__parameterized6' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_splitter.v:72]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_10_splitter__parameterized6' (230#1) [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_splitter.v:72]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized18' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized18' (230#1) [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized19' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized19' (230#1) [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized20' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized20' (230#1) [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized21' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized21' (230#1) [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized22' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized22' (230#1) [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized23' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized23' (230#1) [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized24' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized24' (230#1) [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized25' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized25' (230#1) [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized26' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized26' (230#1) [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_10_crossbar_sasd__parameterized1' (230#1) [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_crossbar_sasd.v:79]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_10_axi_crossbar__parameterized2' (230#1) [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_axi_crossbar.v:54]
INFO: [Synth 8-256] done synthesizing module 'design_1_xbar_0' (231#1) [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/synth/design_1_xbar_0.v:59]
INFO: [Synth 8-256] done synthesizing module 'design_1_processing_system7_0_axi_periph_1' (232#1) [F:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/hdl/design_1.v:6358]
INFO: [Synth 8-638] synthesizing module 'design_1_rst_processing_system7_0_100M_0' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_100M_0/synth/design_1_rst_processing_system7_0_100M_0.vhd:71]
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at 'f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/proc_sys_reset.vhd:140' bound to instance 'U0' of component 'proc_sys_reset' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_100M_0/synth/design_1_rst_processing_system7_0_100M_0.vhd:116]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/proc_sys_reset.vhd:199]
INFO: [Synth 8-638] synthesizing module 'lpf' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/lpf.vhd:138]
INFO: [Synth 8-3491] module 'SRL16' declared at 'F:/Vivado_old/Vivado/2016.2/scripts/rt/data/unisim_comp.v:43294' bound to instance 'POR_SRL_I' of component 'SRL16' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/lpf.vhd:190]
INFO: [Synth 8-638] synthesizing module 'SRL16' [F:/Vivado_old/Vivado/2016.2/scripts/rt/data/unisim_comp.v:43294]
INFO: [Synth 8-256] done synthesizing module 'SRL16' (233#1) [F:/Vivado_old/Vivado/2016.2/scripts/rt/data/unisim_comp.v:43294]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized1' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:514]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:545]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:554]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:564]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:574]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized1' (233#1) [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized2' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:514]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:545]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:554]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:564]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:574]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized2' (233#1) [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'lpf' (234#1) [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/lpf.vhd:138]
INFO: [Synth 8-638] synthesizing module 'sequence_psr' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/sequence_psr.vhd:146]
INFO: [Synth 8-638] synthesizing module 'upcnt_n' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/upcnt_n.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'upcnt_n' (235#1) [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/upcnt_n.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'sequence_psr' (236#1) [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/sequence_psr.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset' (237#1) [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/proc_sys_reset.vhd:199]
INFO: [Synth 8-256] done synthesizing module 'design_1_rst_processing_system7_0_100M_0' (238#1) [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_100M_0/synth/design_1_rst_processing_system7_0_100M_0.vhd:71]
WARNING: [Synth 8-350] instance 'reset_100M' of module 'design_1_rst_processing_system7_0_100M_0' requires 10 connections, but only 7 given [F:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/hdl/design_1.v:3491]
INFO: [Synth 8-638] synthesizing module 'design_1_proc_sys_reset_0_1' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_1/synth/design_1_proc_sys_reset_0_1.vhd:71]
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at 'f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/proc_sys_reset.vhd:140' bound to instance 'U0' of component 'proc_sys_reset' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_1/synth/design_1_proc_sys_reset_0_1.vhd:116]
INFO: [Synth 8-256] done synthesizing module 'design_1_proc_sys_reset_0_1' (239#1) [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_1/synth/design_1_proc_sys_reset_0_1.vhd:71]
WARNING: [Synth 8-350] instance 'reset_24M' of module 'design_1_proc_sys_reset_0_1' requires 10 connections, but only 7 given [F:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/hdl/design_1.v:3499]
INFO: [Synth 8-638] synthesizing module 'design_1_proc_sys_reset_0_0' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/synth/design_1_proc_sys_reset_0_0.vhd:71]
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at 'f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/proc_sys_reset.vhd:140' bound to instance 'U0' of component 'proc_sys_reset' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/synth/design_1_proc_sys_reset_0_0.vhd:116]
INFO: [Synth 8-256] done synthesizing module 'design_1_proc_sys_reset_0_0' (240#1) [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/synth/design_1_proc_sys_reset_0_0.vhd:71]
WARNING: [Synth 8-350] instance 'reset_25M' of module 'design_1_proc_sys_reset_0_0' requires 10 connections, but only 6 given [F:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/hdl/design_1.v:3507]
INFO: [Synth 8-638] synthesizing module 'design_1_xlconcat_0_1' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ip/design_1_xlconcat_0_1/synth/design_1_xlconcat_0_1.v:58]
INFO: [Synth 8-638] synthesizing module 'xlconcat' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xlconcat_v2_1/xlconcat.v:14]
INFO: [Synth 8-256] done synthesizing module 'xlconcat' (241#1) [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xlconcat_v2_1/xlconcat.v:14]
INFO: [Synth 8-256] done synthesizing module 'design_1_xlconcat_0_1' (242#1) [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ip/design_1_xlconcat_0_1/synth/design_1_xlconcat_0_1.v:58]
INFO: [Synth 8-256] done synthesizing module 'design_1' (243#1) [F:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/hdl/design_1.v:2294]
INFO: [Synth 8-256] done synthesizing module 'design_1_wrapper' (244#1) [F:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
WARNING: [Synth 8-3331] design xlconcat has unconnected port In2[0]
WARNING: [Synth 8-3331] design xlconcat has unconnected port In3[0]
WARNING: [Synth 8-3331] design xlconcat has unconnected port In4[0]
WARNING: [Synth 8-3331] design xlconcat has unconnected port In5[0]
WARNING: [Synth 8-3331] design xlconcat has unconnected port In6[0]
WARNING: [Synth 8-3331] design xlconcat has unconnected port In7[0]
WARNING: [Synth 8-3331] design xlconcat has unconnected port In8[0]
WARNING: [Synth 8-3331] design xlconcat has unconnected port In9[0]
WARNING: [Synth 8-3331] design xlconcat has unconnected port In10[0]
WARNING: [Synth 8-3331] design xlconcat has unconnected port In11[0]
WARNING: [Synth 8-3331] design xlconcat has unconnected port In12[0]
WARNING: [Synth 8-3331] design xlconcat has unconnected port In13[0]
WARNING: [Synth 8-3331] design xlconcat has unconnected port In14[0]
WARNING: [Synth 8-3331] design xlconcat has unconnected port In15[0]
WARNING: [Synth 8-3331] design xlconcat has unconnected port In16[0]
WARNING: [Synth 8-3331] design xlconcat has unconnected port In17[0]
WARNING: [Synth 8-3331] design xlconcat has unconnected port In18[0]
WARNING: [Synth 8-3331] design xlconcat has unconnected port In19[0]
WARNING: [Synth 8-3331] design xlconcat has unconnected port In20[0]
WARNING: [Synth 8-3331] design xlconcat has unconnected port In21[0]
WARNING: [Synth 8-3331] design xlconcat has unconnected port In22[0]
WARNING: [Synth 8-3331] design xlconcat has unconnected port In23[0]
WARNING: [Synth 8-3331] design xlconcat has unconnected port In24[0]
WARNING: [Synth 8-3331] design xlconcat has unconnected port In25[0]
WARNING: [Synth 8-3331] design xlconcat has unconnected port In26[0]
WARNING: [Synth 8-3331] design xlconcat has unconnected port In27[0]
WARNING: [Synth 8-3331] design xlconcat has unconnected port In28[0]
WARNING: [Synth 8-3331] design xlconcat has unconnected port In29[0]
WARNING: [Synth 8-3331] design xlconcat has unconnected port In30[0]
WARNING: [Synth 8-3331] design xlconcat has unconnected port In31[0]
WARNING: [Synth 8-3331] design cdc_sync__parameterized2 has unconnected port prmry_aclk
WARNING: [Synth 8-3331] design cdc_sync__parameterized2 has unconnected port prmry_resetn
WARNING: [Synth 8-3331] design cdc_sync__parameterized2 has unconnected port prmry_vect_in[1]
WARNING: [Synth 8-3331] design cdc_sync__parameterized2 has unconnected port prmry_vect_in[0]
WARNING: [Synth 8-3331] design cdc_sync__parameterized2 has unconnected port scndry_resetn
WARNING: [Synth 8-3331] design cdc_sync__parameterized1 has unconnected port prmry_aclk
WARNING: [Synth 8-3331] design cdc_sync__parameterized1 has unconnected port prmry_resetn
WARNING: [Synth 8-3331] design cdc_sync__parameterized1 has unconnected port prmry_vect_in[1]
WARNING: [Synth 8-3331] design cdc_sync__parameterized1 has unconnected port prmry_vect_in[0]
WARNING: [Synth 8-3331] design cdc_sync__parameterized1 has unconnected port scndry_resetn
WARNING: [Synth 8-3331] design generic_baseblocks_v2_1_0_mux_enc__parameterized22 has unconnected port S[0]
WARNING: [Synth 8-3331] design generic_baseblocks_v2_1_0_mux_enc__parameterized21 has unconnected port S[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_10_decerr_slave has unconnected port S_AXI_AWID[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_10_decerr_slave has unconnected port S_AXI_WLAST
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_10_decerr_slave has unconnected port S_AXI_ARID[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_10_decerr_slave has unconnected port S_AXI_ARLEN[7]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_10_decerr_slave has unconnected port S_AXI_ARLEN[6]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_10_decerr_slave has unconnected port S_AXI_ARLEN[5]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_10_decerr_slave has unconnected port S_AXI_ARLEN[4]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_10_decerr_slave has unconnected port S_AXI_ARLEN[3]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_10_decerr_slave has unconnected port S_AXI_ARLEN[2]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_10_decerr_slave has unconnected port S_AXI_ARLEN[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_10_decerr_slave has unconnected port S_AXI_ARLEN[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_10_addr_decoder__parameterized11 has unconnected port ADDR[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_10_addr_decoder__parameterized11 has unconnected port ADDR[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_10_crossbar_sasd__parameterized1 has unconnected port S_AXI_AWID[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_10_crossbar_sasd__parameterized1 has unconnected port S_AXI_ARID[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_10_crossbar_sasd__parameterized1 has unconnected port M_AXI_BID[6]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_10_crossbar_sasd__parameterized1 has unconnected port M_AXI_BID[5]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_10_crossbar_sasd__parameterized1 has unconnected port M_AXI_BID[4]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_10_crossbar_sasd__parameterized1 has unconnected port M_AXI_BID[3]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_10_crossbar_sasd__parameterized1 has unconnected port M_AXI_BID[2]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_10_crossbar_sasd__parameterized1 has unconnected port M_AXI_BID[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_10_crossbar_sasd__parameterized1 has unconnected port M_AXI_BID[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_10_crossbar_sasd__parameterized1 has unconnected port M_AXI_RID[6]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_10_crossbar_sasd__parameterized1 has unconnected port M_AXI_RID[5]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_10_crossbar_sasd__parameterized1 has unconnected port M_AXI_RID[4]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_10_crossbar_sasd__parameterized1 has unconnected port M_AXI_RID[3]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_10_crossbar_sasd__parameterized1 has unconnected port M_AXI_RID[2]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_10_crossbar_sasd__parameterized1 has unconnected port M_AXI_RID[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_10_crossbar_sasd__parameterized1 has unconnected port M_AXI_RID[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_10_axi_crossbar__parameterized2 has unconnected port s_axi_awid[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_10_axi_crossbar__parameterized2 has unconnected port s_axi_awlen[7]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_10_axi_crossbar__parameterized2 has unconnected port s_axi_awlen[6]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_10_axi_crossbar__parameterized2 has unconnected port s_axi_awlen[5]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_10_axi_crossbar__parameterized2 has unconnected port s_axi_awlen[4]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_10_axi_crossbar__parameterized2 has unconnected port s_axi_awlen[3]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_10_axi_crossbar__parameterized2 has unconnected port s_axi_awlen[2]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_10_axi_crossbar__parameterized2 has unconnected port s_axi_awlen[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_10_axi_crossbar__parameterized2 has unconnected port s_axi_awlen[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_10_axi_crossbar__parameterized2 has unconnected port s_axi_awsize[2]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_10_axi_crossbar__parameterized2 has unconnected port s_axi_awsize[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_10_axi_crossbar__parameterized2 has unconnected port s_axi_awsize[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_10_axi_crossbar__parameterized2 has unconnected port s_axi_awburst[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_10_axi_crossbar__parameterized2 has unconnected port s_axi_awburst[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_10_axi_crossbar__parameterized2 has unconnected port s_axi_awlock[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_10_axi_crossbar__parameterized2 has unconnected port s_axi_awcache[3]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_10_axi_crossbar__parameterized2 has unconnected port s_axi_awcache[2]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_10_axi_crossbar__parameterized2 has unconnected port s_axi_awcache[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_10_axi_crossbar__parameterized2 has unconnected port s_axi_awcache[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_10_axi_crossbar__parameterized2 has unconnected port s_axi_awqos[3]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_10_axi_crossbar__parameterized2 has unconnected port s_axi_awqos[2]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_10_axi_crossbar__parameterized2 has unconnected port s_axi_awqos[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_10_axi_crossbar__parameterized2 has unconnected port s_axi_awqos[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_10_axi_crossbar__parameterized2 has unconnected port s_axi_awuser[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_10_axi_crossbar__parameterized2 has unconnected port s_axi_wid[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_10_axi_crossbar__parameterized2 has unconnected port s_axi_wlast[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_10_axi_crossbar__parameterized2 has unconnected port s_axi_wuser[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_10_axi_crossbar__parameterized2 has unconnected port s_axi_arid[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_10_axi_crossbar__parameterized2 has unconnected port s_axi_arlen[7]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:04:53 ; elapsed = 00:05:24 . Memory (MB): peak = 766.109 ; gain = 558.711
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:04:58 ; elapsed = 00:05:30 . Memory (MB): peak = 766.109 ; gain = 558.711
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 186 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ip/design_1_axis_data_fifo_0_0/design_1_axis_data_fifo_0_0/design_1_axis_data_fifo_0_0.xdc] for cell 'design_1_i/VDMA/axis_data_fifo_reader_to_vga/inst'
Finished Parsing XDC File [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ip/design_1_axis_data_fifo_0_0/design_1_axis_data_fifo_0_0/design_1_axis_data_fifo_0_0.xdc] for cell 'design_1_i/VDMA/axis_data_fifo_reader_to_vga/inst'
Parsing XDC File [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_100M_0/design_1_rst_processing_system7_0_100M_0_board.xdc] for cell 'design_1_i/reset_100M/U0'
Finished Parsing XDC File [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_100M_0/design_1_rst_processing_system7_0_100M_0_board.xdc] for cell 'design_1_i/reset_100M/U0'
Parsing XDC File [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_100M_0/design_1_rst_processing_system7_0_100M_0.xdc] for cell 'design_1_i/reset_100M/U0'
Finished Parsing XDC File [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_100M_0/design_1_rst_processing_system7_0_100M_0.xdc] for cell 'design_1_i/reset_100M/U0'
Parsing XDC File [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_board.xdc] for cell 'design_1_i/clk_gen_25M_24M/inst'
Finished Parsing XDC File [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_board.xdc] for cell 'design_1_i/clk_gen_25M_24M/inst'
Parsing XDC File [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc] for cell 'design_1_i/clk_gen_25M_24M/inst'
Finished Parsing XDC File [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc] for cell 'design_1_i/clk_gen_25M_24M/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0_board.xdc] for cell 'design_1_i/reset_25M/U0'
Finished Parsing XDC File [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0_board.xdc] for cell 'design_1_i/reset_25M/U0'
Parsing XDC File [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0.xdc] for cell 'design_1_i/reset_25M/U0'
Finished Parsing XDC File [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0.xdc] for cell 'design_1_i/reset_25M/U0'
Parsing XDC File [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_1/design_1_proc_sys_reset_0_1_board.xdc] for cell 'design_1_i/reset_24M/U0'
Finished Parsing XDC File [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_1/design_1_proc_sys_reset_0_1_board.xdc] for cell 'design_1_i/reset_24M/U0'
Parsing XDC File [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_1/design_1_proc_sys_reset_0_1.xdc] for cell 'design_1_i/reset_24M/U0'
Finished Parsing XDC File [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_1/design_1_proc_sys_reset_0_1.xdc] for cell 'design_1_i/reset_24M/U0'
Parsing XDC File [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ip/design_1_axis_data_fifo_1_0/design_1_axis_data_fifo_1_0/design_1_axis_data_fifo_1_0.xdc] for cell 'design_1_i/VDMA/axis_data_fifo_pipeline_to_writer/inst'
Finished Parsing XDC File [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ip/design_1_axis_data_fifo_1_0/design_1_axis_data_fifo_1_0/design_1_axis_data_fifo_1_0.xdc] for cell 'design_1_i/VDMA/axis_data_fifo_pipeline_to_writer/inst'
Parsing XDC File [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_board.xdc] for cell 'design_1_i/axi_gpio_frame_intr/U0'
Finished Parsing XDC File [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_board.xdc] for cell 'design_1_i/axi_gpio_frame_intr/U0'
Parsing XDC File [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.xdc] for cell 'design_1_i/axi_gpio_frame_intr/U0'
Finished Parsing XDC File [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.xdc] for cell 'design_1_i/axi_gpio_frame_intr/U0'
Parsing XDC File [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_1_0/design_1_axi_gpio_1_0_board.xdc] for cell 'design_1_i/axi_gpio_pl_reset/U0'
Finished Parsing XDC File [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_1_0/design_1_axi_gpio_1_0_board.xdc] for cell 'design_1_i/axi_gpio_pl_reset/U0'
Parsing XDC File [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_1_0/design_1_axi_gpio_1_0.xdc] for cell 'design_1_i/axi_gpio_pl_reset/U0'
Finished Parsing XDC File [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_1_0/design_1_axi_gpio_1_0.xdc] for cell 'design_1_i/axi_gpio_pl_reset/U0'
Parsing XDC File [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ip/design_1_axis_data_fifo_0_2/design_1_axis_data_fifo_0_2/design_1_axis_data_fifo_0_2.xdc] for cell 'design_1_i/VDMA/axis_data_fifo_raw_LUMA/inst'
Finished Parsing XDC File [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ip/design_1_axis_data_fifo_0_2/design_1_axis_data_fifo_0_2/design_1_axis_data_fifo_0_2.xdc] for cell 'design_1_i/VDMA/axis_data_fifo_raw_LUMA/inst'
Parsing XDC File [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ip/design_1_axis_data_fifo_1_2/design_1_axis_data_fifo_1_2/design_1_axis_data_fifo_1_2.xdc] for cell 'design_1_i/VDMA/axis_data_fifo_raw_CHROMA/inst'
Finished Parsing XDC File [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ip/design_1_axis_data_fifo_1_2/design_1_axis_data_fifo_1_2/design_1_axis_data_fifo_1_2.xdc] for cell 'design_1_i/VDMA/axis_data_fifo_raw_CHROMA/inst'
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [F:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/constrs_1/new/constraints.xdc]
WARNING: [Vivado 12-584] No ports matched 'ext_reset_in'. [F:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/constrs_1/new/constraints.xdc:9]
WARNING: [Vivado 12-584] No ports matched 'ext_reset_in'. [F:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/constrs_1/new/constraints.xdc:10]
WARNING: [Vivado 12-584] No ports matched 'ext_reset_in'. [F:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/constrs_1/new/constraints.xdc:11]
WARNING: [Vivado 12-507] No nets matched 'PCLK_IBUF'. [F:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/constrs_1/new/constraints.xdc:34]
WARNING: [Vivado 12-584] No ports matched 'id_filter[2]'. [F:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/constrs_1/new/constraints.xdc:62]
WARNING: [Vivado 12-584] No ports matched 'id_filter[1]'. [F:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/constrs_1/new/constraints.xdc:63]
WARNING: [Vivado 12-584] No ports matched 'id_filter[0]'. [F:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/constrs_1/new/constraints.xdc:64]
WARNING: [Vivado 12-584] No ports matched 'id_filter[2]'. [F:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/constrs_1/new/constraints.xdc:65]
WARNING: [Vivado 12-584] No ports matched 'id_filter[1]'. [F:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/constrs_1/new/constraints.xdc:66]
WARNING: [Vivado 12-584] No ports matched 'id_filter[0]'. [F:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/constrs_1/new/constraints.xdc:67]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/OV7670_GRAYSCALE_TO_AXIS/ddr_to_axis_reader_SD_0_outStream_V_TDATA[0]'. [F:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/constrs_1/new/constraints.xdc:76]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/OV7670_GRAYSCALE_TO_AXIS/ddr_to_axis_reader_SD_0_outStream_V_TDATA[1]'. [F:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/constrs_1/new/constraints.xdc:77]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/OV7670_GRAYSCALE_TO_AXIS/ddr_to_axis_reader_SD_0_outStream_V_TDATA[2]'. [F:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/constrs_1/new/constraints.xdc:78]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/OV7670_GRAYSCALE_TO_AXIS/ddr_to_axis_reader_SD_0_outStream_V_TDATA[3]'. [F:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/constrs_1/new/constraints.xdc:79]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/OV7670_GRAYSCALE_TO_AXIS/ddr_to_axis_reader_SD_0_outStream_V_TDATA[4]'. [F:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/constrs_1/new/constraints.xdc:80]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/OV7670_GRAYSCALE_TO_AXIS/ddr_to_axis_reader_SD_0_outStream_V_TDATA[5]'. [F:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/constrs_1/new/constraints.xdc:81]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/OV7670_GRAYSCALE_TO_AXIS/ddr_to_axis_reader_SD_0_outStream_V_TDATA[6]'. [F:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/constrs_1/new/constraints.xdc:82]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/OV7670_GRAYSCALE_TO_AXIS/ddr_to_axis_reader_SD_0_outStream_V_TDATA[7]'. [F:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/constrs_1/new/constraints.xdc:83]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/OV7670_GRAYSCALE_TO_AXIS/ddr_to_axis_reader_SD_0_outStream_V_TREADY'. [F:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/constrs_1/new/constraints.xdc:84]
WARNING: [Vivado 12-584] No ports matched 'SWITCH_SD_STREAM[0]'. [F:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/constrs_1/new/constraints.xdc:92]
WARNING: [Vivado 12-584] No ports matched 'SWITCH_SD_STREAM[0]'. [F:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/constrs_1/new/constraints.xdc:93]
Finished Parsing XDC File [F:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/constrs_1/new/constraints.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [F:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/constrs_1/new/constraints.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/design_1_wrapper_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [F:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/constrs_1/new/constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [F:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [F:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.runs/synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [F:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.runs/synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ip/design_1_axis_data_fifo_0_0/design_1_axis_data_fifo_0_0/design_1_axis_data_fifo_0_0_clocks.xdc] for cell 'design_1_i/VDMA/axis_data_fifo_reader_to_vga/inst'
Finished Parsing XDC File [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ip/design_1_axis_data_fifo_0_0/design_1_axis_data_fifo_0_0/design_1_axis_data_fifo_0_0_clocks.xdc] for cell 'design_1_i/VDMA/axis_data_fifo_reader_to_vga/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ip/design_1_axis_data_fifo_0_0/design_1_axis_data_fifo_0_0/design_1_axis_data_fifo_0_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ip/design_1_axis_data_fifo_1_0/design_1_axis_data_fifo_1_0/design_1_axis_data_fifo_1_0_clocks.xdc] for cell 'design_1_i/VDMA/axis_data_fifo_pipeline_to_writer/inst'
WARNING: [Vivado 12-1008] No clocks found for command 'get_clocks -of_objects [get_ports PCLK]'. [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ip/design_1_axis_data_fifo_1_0/design_1_axis_data_fifo_1_0/design_1_axis_data_fifo_1_0_clocks.xdc:53]
Resolution: Verify the create_clock command was called to create the clock object before it is referenced.
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ip/design_1_axis_data_fifo_1_0/design_1_axis_data_fifo_1_0/design_1_axis_data_fifo_1_0_clocks.xdc:53]
Finished Parsing XDC File [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ip/design_1_axis_data_fifo_1_0/design_1_axis_data_fifo_1_0/design_1_axis_data_fifo_1_0_clocks.xdc] for cell 'design_1_i/VDMA/axis_data_fifo_pipeline_to_writer/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ip/design_1_axis_data_fifo_1_0/design_1_axis_data_fifo_1_0/design_1_axis_data_fifo_1_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ip/design_1_axis_data_fifo_0_2/design_1_axis_data_fifo_0_2/design_1_axis_data_fifo_0_2_clocks.xdc] for cell 'design_1_i/VDMA/axis_data_fifo_raw_LUMA/inst'
WARNING: [Vivado 12-1008] No clocks found for command 'get_clocks -of_objects [get_ports PCLK]'. [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ip/design_1_axis_data_fifo_0_2/design_1_axis_data_fifo_0_2/design_1_axis_data_fifo_0_2_clocks.xdc:53]
Resolution: Verify the create_clock command was called to create the clock object before it is referenced.
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ip/design_1_axis_data_fifo_0_2/design_1_axis_data_fifo_0_2/design_1_axis_data_fifo_0_2_clocks.xdc:53]
Finished Parsing XDC File [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ip/design_1_axis_data_fifo_0_2/design_1_axis_data_fifo_0_2/design_1_axis_data_fifo_0_2_clocks.xdc] for cell 'design_1_i/VDMA/axis_data_fifo_raw_LUMA/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ip/design_1_axis_data_fifo_0_2/design_1_axis_data_fifo_0_2/design_1_axis_data_fifo_0_2_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ip/design_1_axis_data_fifo_1_2/design_1_axis_data_fifo_1_2/design_1_axis_data_fifo_1_2_clocks.xdc] for cell 'design_1_i/VDMA/axis_data_fifo_raw_CHROMA/inst'
WARNING: [Vivado 12-1008] No clocks found for command 'get_clocks -of_objects [get_ports PCLK]'. [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ip/design_1_axis_data_fifo_1_2/design_1_axis_data_fifo_1_2/design_1_axis_data_fifo_1_2_clocks.xdc:53]
Resolution: Verify the create_clock command was called to create the clock object before it is referenced.
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ip/design_1_axis_data_fifo_1_2/design_1_axis_data_fifo_1_2/design_1_axis_data_fifo_1_2_clocks.xdc:53]
Finished Parsing XDC File [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ip/design_1_axis_data_fifo_1_2/design_1_axis_data_fifo_1_2/design_1_axis_data_fifo_1_2_clocks.xdc] for cell 'design_1_i/VDMA/axis_data_fifo_raw_CHROMA/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ip/design_1_axis_data_fifo_1_2/design_1_axis_data_fifo_1_2/design_1_axis_data_fifo_1_2_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ip/design_1_auto_cc_0/design_1_auto_cc_0_clocks.xdc] for cell 'design_1_i/processing_system7_0_axi_periph/m06_couplers/auto_cc/inst'
WARNING: [Vivado 12-1008] No clocks found for command 'get_clocks -of_objects [get_ports PCLK]'. [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ip/design_1_auto_cc_0/design_1_auto_cc_0_clocks.xdc:17]
Resolution: Verify the create_clock command was called to create the clock object before it is referenced.
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ip/design_1_auto_cc_0/design_1_auto_cc_0_clocks.xdc:17]
Finished Parsing XDC File [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ip/design_1_auto_cc_0/design_1_auto_cc_0_clocks.xdc] for cell 'design_1_i/processing_system7_0_axi_periph/m06_couplers/auto_cc/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ip/design_1_auto_cc_0/design_1_auto_cc_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 93 instances were transformed.
  FDR => FDRE: 90 instances
  SRL16 => SRL16E: 3 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.270 . Memory (MB): peak = 1036.172 ; gain = 0.043
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:06:08 ; elapsed = 00:06:40 . Memory (MB): peak = 1036.961 ; gain = 829.563
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:06:08 ; elapsed = 00:06:41 . Memory (MB): peak = 1036.961 ; gain = 829.563
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for design_1_i/processing_system7_0/inst. (constraint file  F:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.runs/synth_1/dont_touch.xdc, line 142).
Applied set_property DONT_TOUCH = true for design_1_i/VDMA/axis_data_fifo_reader_to_vga/inst. (constraint file  F:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.runs/synth_1/dont_touch.xdc, line 147).
Applied set_property DONT_TOUCH = true for design_1_i/reset_100M/U0. (constraint file  F:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.runs/synth_1/dont_touch.xdc, line 153).
Applied set_property DONT_TOUCH = true for design_1_i/clk_gen_25M_24M/inst. (constraint file  F:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.runs/synth_1/dont_touch.xdc, line 161).
Applied set_property DONT_TOUCH = true for design_1_i/reset_25M/U0. (constraint file  F:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.runs/synth_1/dont_touch.xdc, line 169).
Applied set_property DONT_TOUCH = true for design_1_i/reset_24M/U0. (constraint file  F:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.runs/synth_1/dont_touch.xdc, line 177).
Applied set_property DONT_TOUCH = true for design_1_i/VDMA/axis_data_fifo_pipeline_to_writer/inst. (constraint file  F:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.runs/synth_1/dont_touch.xdc, line 187).
Applied set_property DONT_TOUCH = true for design_1_i/axi_gpio_frame_intr/U0. (constraint file  F:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.runs/synth_1/dont_touch.xdc, line 193).
Applied set_property DONT_TOUCH = true for design_1_i/axi_gpio_pl_reset/U0. (constraint file  F:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.runs/synth_1/dont_touch.xdc, line 207).
Applied set_property DONT_TOUCH = true for design_1_i/VDMA/axis_data_fifo_raw_LUMA/inst. (constraint file  F:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.runs/synth_1/dont_touch.xdc, line 233).
Applied set_property DONT_TOUCH = true for design_1_i/VDMA/axis_data_fifo_raw_CHROMA/inst. (constraint file  F:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.runs/synth_1/dont_touch.xdc, line 241).
Applied set_property DONT_TOUCH = true for design_1_i/processing_system7_0_axi_periph/m06_couplers/auto_cc/inst. (constraint file  F:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.runs/synth_1/dont_touch.xdc, line 269).
Applied set_property DONT_TOUCH = true for design_1_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/Convolution_Filter/axi_interconnect_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/Convolution_Filter/axi_interconnect_0/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/Convolution_Filter/convolution_filter_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/Convolution_Filter/sep_convolution_filter_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/ENABLE_RAW_STREAM. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/OV7670_GRAYSCALE_TO_AXIS/LF_valid_to_AXIS. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/OV7670_GRAYSCALE_TO_AXIS/axi_interconnect_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/OV7670_GRAYSCALE_TO_AXIS/axi_interconnect_0/s00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/OV7670_GRAYSCALE_TO_AXIS/axi_interconnect_0/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/OV7670_GRAYSCALE_TO_AXIS/axi_interconnect_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/OV7670_GRAYSCALE_TO_AXIS/axi_interconnect_1/s00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/OV7670_GRAYSCALE_TO_AXIS/c_counter_binary_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/OV7670_GRAYSCALE_TO_AXIS/ddr_to_axis_reader_SD_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/OV7670_GRAYSCALE_TO_AXIS/mux_sd_ov_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/OV7670_GRAYSCALE_TO_AXIS/ov7670_LUMA_CHROMA_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/OV7670_GRAYSCALE_TO_AXIS/ov7670_interface_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/VDMA/axi_mem_intercon_reader. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/VDMA/axi_mem_intercon_reader/s00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/VDMA/axi_mem_intercon_writer. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/VDMA/axi_mem_intercon_writer/m00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/VDMA/axi_mem_intercon_writer/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/VDMA/axis_data_fifo_pipeline_to_writer. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/VDMA/axis_data_fifo_raw_CHROMA. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/VDMA/axis_data_fifo_raw_LUMA. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/VDMA/axis_data_fifo_reader_to_vga. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/VDMA/axis_to_ddr_writer_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/VDMA/axis_to_ddr_writer_CHROMA. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/VDMA/axis_to_ddr_writer_LUMA. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/VDMA/ddr_to_axis_reader_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_gpio_frame_intr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_gpio_pl_reset. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_stream_to_vga_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/clk_gen_25M_24M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/const_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/const_true. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/processing_system7_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/processing_system7_0_axi_periph. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/processing_system7_0_axi_periph/m06_couplers/auto_cc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/processing_system7_0_axi_periph/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/reset_100M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/reset_24M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/reset_25M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/xlconcat. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:06:10 ; elapsed = 00:06:42 . Memory (MB): peak = 1036.961 ; gain = 829.563
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'gen_axilite.s_axi_wready_i_reg' into 'gen_axilite.s_axi_awready_i_reg' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_decerr_slave.v:136]
INFO: [Synth 8-5544] ROM "p_2_out0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in1" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_2_out0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in1" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_2_out0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in1" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
WARNING: [Synth 8-3936] Found unconnected internal register 'waddr_reg' and it is trimmed from '7' to '6' bits. [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/convolution_filter_v1_0/hdl/verilog/convolution_filter_AXILiteS_s_axi.v:155]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[21].remd_tmp_reg[22]' and it is trimmed from '23' to '22' bits. [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/convolution_filter_v1_0/hdl/verilog/convolution_filter_sdiv_23s_8s_23_27.v:57]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[20].remd_tmp_reg[21]' and it is trimmed from '23' to '22' bits. [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/convolution_filter_v1_0/hdl/verilog/convolution_filter_sdiv_23s_8s_23_27.v:57]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[19].remd_tmp_reg[20]' and it is trimmed from '23' to '22' bits. [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/convolution_filter_v1_0/hdl/verilog/convolution_filter_sdiv_23s_8s_23_27.v:57]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[18].remd_tmp_reg[19]' and it is trimmed from '23' to '22' bits. [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/convolution_filter_v1_0/hdl/verilog/convolution_filter_sdiv_23s_8s_23_27.v:57]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[17].remd_tmp_reg[18]' and it is trimmed from '23' to '22' bits. [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/convolution_filter_v1_0/hdl/verilog/convolution_filter_sdiv_23s_8s_23_27.v:57]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[16].remd_tmp_reg[17]' and it is trimmed from '23' to '22' bits. [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/convolution_filter_v1_0/hdl/verilog/convolution_filter_sdiv_23s_8s_23_27.v:57]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[15].remd_tmp_reg[16]' and it is trimmed from '23' to '22' bits. [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/convolution_filter_v1_0/hdl/verilog/convolution_filter_sdiv_23s_8s_23_27.v:57]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[14].remd_tmp_reg[15]' and it is trimmed from '23' to '22' bits. [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/convolution_filter_v1_0/hdl/verilog/convolution_filter_sdiv_23s_8s_23_27.v:57]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[13].remd_tmp_reg[14]' and it is trimmed from '23' to '22' bits. [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/convolution_filter_v1_0/hdl/verilog/convolution_filter_sdiv_23s_8s_23_27.v:57]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[12].remd_tmp_reg[13]' and it is trimmed from '23' to '22' bits. [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/convolution_filter_v1_0/hdl/verilog/convolution_filter_sdiv_23s_8s_23_27.v:57]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[11].remd_tmp_reg[12]' and it is trimmed from '23' to '22' bits. [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/convolution_filter_v1_0/hdl/verilog/convolution_filter_sdiv_23s_8s_23_27.v:57]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[10].remd_tmp_reg[11]' and it is trimmed from '23' to '22' bits. [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/convolution_filter_v1_0/hdl/verilog/convolution_filter_sdiv_23s_8s_23_27.v:57]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[9].remd_tmp_reg[10]' and it is trimmed from '23' to '22' bits. [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/convolution_filter_v1_0/hdl/verilog/convolution_filter_sdiv_23s_8s_23_27.v:57]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[8].remd_tmp_reg[9]' and it is trimmed from '23' to '22' bits. [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/convolution_filter_v1_0/hdl/verilog/convolution_filter_sdiv_23s_8s_23_27.v:57]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[7].remd_tmp_reg[8]' and it is trimmed from '23' to '22' bits. [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/convolution_filter_v1_0/hdl/verilog/convolution_filter_sdiv_23s_8s_23_27.v:57]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[6].remd_tmp_reg[7]' and it is trimmed from '23' to '22' bits. [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/convolution_filter_v1_0/hdl/verilog/convolution_filter_sdiv_23s_8s_23_27.v:57]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[5].remd_tmp_reg[6]' and it is trimmed from '23' to '22' bits. [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/convolution_filter_v1_0/hdl/verilog/convolution_filter_sdiv_23s_8s_23_27.v:57]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[4].remd_tmp_reg[5]' and it is trimmed from '23' to '22' bits. [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/convolution_filter_v1_0/hdl/verilog/convolution_filter_sdiv_23s_8s_23_27.v:57]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[3].remd_tmp_reg[4]' and it is trimmed from '23' to '22' bits. [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/convolution_filter_v1_0/hdl/verilog/convolution_filter_sdiv_23s_8s_23_27.v:57]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[2].remd_tmp_reg[3]' and it is trimmed from '23' to '22' bits. [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/convolution_filter_v1_0/hdl/verilog/convolution_filter_sdiv_23s_8s_23_27.v:57]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[1].remd_tmp_reg[2]' and it is trimmed from '23' to '22' bits. [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/convolution_filter_v1_0/hdl/verilog/convolution_filter_sdiv_23s_8s_23_27.v:57]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[0].remd_tmp_reg[1]' and it is trimmed from '23' to '22' bits. [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/convolution_filter_v1_0/hdl/verilog/convolution_filter_sdiv_23s_8s_23_27.v:57]
INFO: [Synth 8-4471] merging register 'line_buffer_V_1_addr_reg_3330_reg[9:0]' into 'line_buffer_V_0_addr_reg_3324_reg[9:0]' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/convolution_filter_v1_0/hdl/verilog/convolution_filter.v:869]
INFO: [Synth 8-4471] merging register 'line_buffer_V_2_addr_reg_3336_reg[9:0]' into 'line_buffer_V_0_addr_reg_3324_reg[9:0]' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/convolution_filter_v1_0/hdl/verilog/convolution_filter.v:885]
INFO: [Synth 8-4471] merging register 'line_buffer_V_3_addr_reg_3342_reg[9:0]' into 'line_buffer_V_0_addr_reg_3324_reg[9:0]' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/convolution_filter_v1_0/hdl/verilog/convolution_filter.v:901]
INFO: [Synth 8-4471] merging register 'line_buffer_V_4_addr_reg_3348_reg[9:0]' into 'line_buffer_V_0_addr_reg_3324_reg[9:0]' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/convolution_filter_v1_0/hdl/verilog/convolution_filter.v:917]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/convolution_filter_v1_0/hdl/verilog/convolution_filter.v:2856]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/convolution_filter_v1_0/hdl/verilog/convolution_filter.v:3104]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/convolution_filter_v1_0/hdl/verilog/convolution_filter.v:3148]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/convolution_filter_v1_0/hdl/verilog/convolution_filter.v:3192]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/convolution_filter_v1_0/hdl/verilog/convolution_filter.v:3236]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/convolution_filter_v1_0/hdl/verilog/convolution_filter.v:3192]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/convolution_filter_v1_0/hdl/verilog/convolution_filter.v:3228]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/convolution_filter_v1_0/hdl/verilog/convolution_filter.v:3148]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/convolution_filter_v1_0/hdl/verilog/convolution_filter.v:3244]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/convolution_filter_v1_0/hdl/verilog/convolution_filter.v:3068]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/convolution_filter_v1_0/hdl/verilog/convolution_filter.v:3068]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/convolution_filter_v1_0/hdl/verilog/convolution_filter.v:3064]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/convolution_filter_v1_0/hdl/verilog/convolution_filter.v:3076]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/convolution_filter_v1_0/hdl/verilog/convolution_filter.v:3076]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/convolution_filter_v1_0/hdl/verilog/convolution_filter.v:3080]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/convolution_filter_v1_0/hdl/verilog/convolution_filter.v:3084]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/convolution_filter_v1_0/hdl/verilog/convolution_filter.v:3076]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/convolution_filter_v1_0/hdl/verilog/convolution_filter.v:3100]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/convolution_filter_v1_0/hdl/verilog/convolution_filter.v:3080]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/convolution_filter_v1_0/hdl/verilog/convolution_filter.v:3092]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/convolution_filter_v1_0/hdl/verilog/convolution_filter.v:3108]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/convolution_filter_v1_0/hdl/verilog/convolution_filter.v:2856]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/convolution_filter_v1_0/hdl/verilog/convolution_filter.v:3124]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/convolution_filter_v1_0/hdl/verilog/convolution_filter.v:3128]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/convolution_filter_v1_0/hdl/verilog/convolution_filter.v:3132]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/convolution_filter_v1_0/hdl/verilog/convolution_filter.v:3136]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/convolution_filter_v1_0/hdl/verilog/convolution_filter.v:3100]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/convolution_filter_v1_0/hdl/verilog/convolution_filter.v:3116]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/convolution_filter_v1_0/hdl/verilog/convolution_filter.v:3132]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/convolution_filter_v1_0/hdl/verilog/convolution_filter.v:3128]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/convolution_filter_v1_0/hdl/verilog/convolution_filter.v:3156]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/convolution_filter_v1_0/hdl/verilog/convolution_filter.v:3160]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/convolution_filter_v1_0/hdl/verilog/convolution_filter.v:3144]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/convolution_filter_v1_0/hdl/verilog/convolution_filter.v:3156]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/convolution_filter_v1_0/hdl/verilog/convolution_filter.v:3168]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/convolution_filter_v1_0/hdl/verilog/convolution_filter.v:3124]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/convolution_filter_v1_0/hdl/verilog/convolution_filter.v:3176]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/convolution_filter_v1_0/hdl/verilog/convolution_filter.v:3180]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/convolution_filter_v1_0/hdl/verilog/convolution_filter.v:3180]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/convolution_filter_v1_0/hdl/verilog/convolution_filter.v:3184]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/convolution_filter_v1_0/hdl/verilog/convolution_filter.v:3196]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/convolution_filter_v1_0/hdl/verilog/convolution_filter.v:3176]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/convolution_filter_v1_0/hdl/verilog/convolution_filter.v:3204]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/convolution_filter_v1_0/hdl/verilog/convolution_filter.v:3216]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/convolution_filter_v1_0/hdl/verilog/convolution_filter.v:3216]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/convolution_filter_v1_0/hdl/verilog/convolution_filter.v:3204]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/convolution_filter_v1_0/hdl/verilog/convolution_filter.v:3208]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/convolution_filter_v1_0/hdl/verilog/convolution_filter.v:2856]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/convolution_filter_v1_0/hdl/verilog/convolution_filter.v:3104]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/convolution_filter_v1_0/hdl/verilog/convolution_filter.v:3148]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/convolution_filter_v1_0/hdl/verilog/convolution_filter.v:3192]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/convolution_filter_v1_0/hdl/verilog/convolution_filter.v:3236]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/convolution_filter_v1_0/hdl/verilog/convolution_filter.v:3192]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/convolution_filter_v1_0/hdl/verilog/convolution_filter.v:3228]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/convolution_filter_v1_0/hdl/verilog/convolution_filter.v:3148]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/convolution_filter_v1_0/hdl/verilog/convolution_filter.v:3244]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/convolution_filter_v1_0/hdl/verilog/convolution_filter.v:3068]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/convolution_filter_v1_0/hdl/verilog/convolution_filter.v:3068]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/convolution_filter_v1_0/hdl/verilog/convolution_filter.v:3064]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/convolution_filter_v1_0/hdl/verilog/convolution_filter.v:3076]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/convolution_filter_v1_0/hdl/verilog/convolution_filter.v:3076]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/convolution_filter_v1_0/hdl/verilog/convolution_filter.v:3080]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/convolution_filter_v1_0/hdl/verilog/convolution_filter.v:3084]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/convolution_filter_v1_0/hdl/verilog/convolution_filter.v:3076]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/convolution_filter_v1_0/hdl/verilog/convolution_filter.v:3100]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/convolution_filter_v1_0/hdl/verilog/convolution_filter.v:3080]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/convolution_filter_v1_0/hdl/verilog/convolution_filter.v:3092]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/convolution_filter_v1_0/hdl/verilog/convolution_filter.v:3108]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/convolution_filter_v1_0/hdl/verilog/convolution_filter.v:2856]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/convolution_filter_v1_0/hdl/verilog/convolution_filter.v:3124]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/convolution_filter_v1_0/hdl/verilog/convolution_filter.v:3128]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/convolution_filter_v1_0/hdl/verilog/convolution_filter.v:3132]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/convolution_filter_v1_0/hdl/verilog/convolution_filter.v:3136]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/convolution_filter_v1_0/hdl/verilog/convolution_filter.v:3100]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/convolution_filter_v1_0/hdl/verilog/convolution_filter.v:3116]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/convolution_filter_v1_0/hdl/verilog/convolution_filter.v:3132]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/convolution_filter_v1_0/hdl/verilog/convolution_filter.v:3128]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/convolution_filter_v1_0/hdl/verilog/convolution_filter.v:3156]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/convolution_filter_v1_0/hdl/verilog/convolution_filter.v:3160]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/convolution_filter_v1_0/hdl/verilog/convolution_filter.v:3144]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/convolution_filter_v1_0/hdl/verilog/convolution_filter.v:3156]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/convolution_filter_v1_0/hdl/verilog/convolution_filter.v:3168]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/convolution_filter_v1_0/hdl/verilog/convolution_filter.v:3124]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/convolution_filter_v1_0/hdl/verilog/convolution_filter.v:3176]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/convolution_filter_v1_0/hdl/verilog/convolution_filter.v:3180]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/convolution_filter_v1_0/hdl/verilog/convolution_filter.v:3180]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/convolution_filter_v1_0/hdl/verilog/convolution_filter.v:3184]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/convolution_filter_v1_0/hdl/verilog/convolution_filter.v:3196]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/convolution_filter_v1_0/hdl/verilog/convolution_filter.v:3176]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/convolution_filter_v1_0/hdl/verilog/convolution_filter.v:3204]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/convolution_filter_v1_0/hdl/verilog/convolution_filter.v:3216]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/convolution_filter_v1_0/hdl/verilog/convolution_filter.v:3216]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/convolution_filter_v1_0/hdl/verilog/convolution_filter.v:3204]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/convolution_filter_v1_0/hdl/verilog/convolution_filter.v:3208]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/convolution_filter_v1_0/hdl/verilog/convolution_filter.v:2856]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/convolution_filter_v1_0/hdl/verilog/convolution_filter.v:3104]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/convolution_filter_v1_0/hdl/verilog/convolution_filter.v:3148]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/convolution_filter_v1_0/hdl/verilog/convolution_filter.v:3192]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/convolution_filter_v1_0/hdl/verilog/convolution_filter.v:3236]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/convolution_filter_v1_0/hdl/verilog/convolution_filter.v:3192]
INFO: [Common 17-14] Message 'Synth 8-41' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_612_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_fu_630_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_6_fu_720_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_8_fu_726_p2" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3936] Found unconnected internal register 'waddr_reg' and it is trimmed from '7' to '6' bits. [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/sep_convolution_filter_v1_0/hdl/verilog/sep_convolution_filter_AXILiteS_s_axi.v:155]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[28].remd_tmp_reg[29]' and it is trimmed from '30' to '29' bits. [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/sep_convolution_filter_v1_0/hdl/verilog/sep_convolution_filter_sdiv_30s_8s_30_34.v:57]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[27].remd_tmp_reg[28]' and it is trimmed from '30' to '29' bits. [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/sep_convolution_filter_v1_0/hdl/verilog/sep_convolution_filter_sdiv_30s_8s_30_34.v:57]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[26].remd_tmp_reg[27]' and it is trimmed from '30' to '29' bits. [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/sep_convolution_filter_v1_0/hdl/verilog/sep_convolution_filter_sdiv_30s_8s_30_34.v:57]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[25].remd_tmp_reg[26]' and it is trimmed from '30' to '29' bits. [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/sep_convolution_filter_v1_0/hdl/verilog/sep_convolution_filter_sdiv_30s_8s_30_34.v:57]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[24].remd_tmp_reg[25]' and it is trimmed from '30' to '29' bits. [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/sep_convolution_filter_v1_0/hdl/verilog/sep_convolution_filter_sdiv_30s_8s_30_34.v:57]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[23].remd_tmp_reg[24]' and it is trimmed from '30' to '29' bits. [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/sep_convolution_filter_v1_0/hdl/verilog/sep_convolution_filter_sdiv_30s_8s_30_34.v:57]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[22].remd_tmp_reg[23]' and it is trimmed from '30' to '29' bits. [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/sep_convolution_filter_v1_0/hdl/verilog/sep_convolution_filter_sdiv_30s_8s_30_34.v:57]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[21].remd_tmp_reg[22]' and it is trimmed from '30' to '29' bits. [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/sep_convolution_filter_v1_0/hdl/verilog/sep_convolution_filter_sdiv_30s_8s_30_34.v:57]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[20].remd_tmp_reg[21]' and it is trimmed from '30' to '29' bits. [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/sep_convolution_filter_v1_0/hdl/verilog/sep_convolution_filter_sdiv_30s_8s_30_34.v:57]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[19].remd_tmp_reg[20]' and it is trimmed from '30' to '29' bits. [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/sep_convolution_filter_v1_0/hdl/verilog/sep_convolution_filter_sdiv_30s_8s_30_34.v:57]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[18].remd_tmp_reg[19]' and it is trimmed from '30' to '29' bits. [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/sep_convolution_filter_v1_0/hdl/verilog/sep_convolution_filter_sdiv_30s_8s_30_34.v:57]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[17].remd_tmp_reg[18]' and it is trimmed from '30' to '29' bits. [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/sep_convolution_filter_v1_0/hdl/verilog/sep_convolution_filter_sdiv_30s_8s_30_34.v:57]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[16].remd_tmp_reg[17]' and it is trimmed from '30' to '29' bits. [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/sep_convolution_filter_v1_0/hdl/verilog/sep_convolution_filter_sdiv_30s_8s_30_34.v:57]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[15].remd_tmp_reg[16]' and it is trimmed from '30' to '29' bits. [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/sep_convolution_filter_v1_0/hdl/verilog/sep_convolution_filter_sdiv_30s_8s_30_34.v:57]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[14].remd_tmp_reg[15]' and it is trimmed from '30' to '29' bits. [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/sep_convolution_filter_v1_0/hdl/verilog/sep_convolution_filter_sdiv_30s_8s_30_34.v:57]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[13].remd_tmp_reg[14]' and it is trimmed from '30' to '29' bits. [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/sep_convolution_filter_v1_0/hdl/verilog/sep_convolution_filter_sdiv_30s_8s_30_34.v:57]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[12].remd_tmp_reg[13]' and it is trimmed from '30' to '29' bits. [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/sep_convolution_filter_v1_0/hdl/verilog/sep_convolution_filter_sdiv_30s_8s_30_34.v:57]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[11].remd_tmp_reg[12]' and it is trimmed from '30' to '29' bits. [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/sep_convolution_filter_v1_0/hdl/verilog/sep_convolution_filter_sdiv_30s_8s_30_34.v:57]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[10].remd_tmp_reg[11]' and it is trimmed from '30' to '29' bits. [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/sep_convolution_filter_v1_0/hdl/verilog/sep_convolution_filter_sdiv_30s_8s_30_34.v:57]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[9].remd_tmp_reg[10]' and it is trimmed from '30' to '29' bits. [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/sep_convolution_filter_v1_0/hdl/verilog/sep_convolution_filter_sdiv_30s_8s_30_34.v:57]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[8].remd_tmp_reg[9]' and it is trimmed from '30' to '29' bits. [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/sep_convolution_filter_v1_0/hdl/verilog/sep_convolution_filter_sdiv_30s_8s_30_34.v:57]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[7].remd_tmp_reg[8]' and it is trimmed from '30' to '29' bits. [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/sep_convolution_filter_v1_0/hdl/verilog/sep_convolution_filter_sdiv_30s_8s_30_34.v:57]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[6].remd_tmp_reg[7]' and it is trimmed from '30' to '29' bits. [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/sep_convolution_filter_v1_0/hdl/verilog/sep_convolution_filter_sdiv_30s_8s_30_34.v:57]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[5].remd_tmp_reg[6]' and it is trimmed from '30' to '29' bits. [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/sep_convolution_filter_v1_0/hdl/verilog/sep_convolution_filter_sdiv_30s_8s_30_34.v:57]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[4].remd_tmp_reg[5]' and it is trimmed from '30' to '29' bits. [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/sep_convolution_filter_v1_0/hdl/verilog/sep_convolution_filter_sdiv_30s_8s_30_34.v:57]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[3].remd_tmp_reg[4]' and it is trimmed from '30' to '29' bits. [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/sep_convolution_filter_v1_0/hdl/verilog/sep_convolution_filter_sdiv_30s_8s_30_34.v:57]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[2].remd_tmp_reg[3]' and it is trimmed from '30' to '29' bits. [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/sep_convolution_filter_v1_0/hdl/verilog/sep_convolution_filter_sdiv_30s_8s_30_34.v:57]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[1].remd_tmp_reg[2]' and it is trimmed from '30' to '29' bits. [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/sep_convolution_filter_v1_0/hdl/verilog/sep_convolution_filter_sdiv_30s_8s_30_34.v:57]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[0].remd_tmp_reg[1]' and it is trimmed from '30' to '29' bits. [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/sep_convolution_filter_v1_0/hdl/verilog/sep_convolution_filter_sdiv_30s_8s_30_34.v:57]
INFO: [Synth 8-4471] merging register 'line_buffer_V_1_addr_reg_1497_reg[9:0]' into 'line_buffer_V_0_addr_reg_1491_reg[9:0]' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/sep_convolution_filter_v1_0/hdl/verilog/sep_convolution_filter.v:551]
INFO: [Synth 8-4471] merging register 'line_buffer_V_2_addr_reg_1503_reg[9:0]' into 'line_buffer_V_0_addr_reg_1491_reg[9:0]' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/sep_convolution_filter_v1_0/hdl/verilog/sep_convolution_filter.v:567]
INFO: [Synth 8-4471] merging register 'line_buffer_V_3_addr_reg_1509_reg[9:0]' into 'line_buffer_V_0_addr_reg_1491_reg[9:0]' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/sep_convolution_filter_v1_0/hdl/verilog/sep_convolution_filter.v:583]
INFO: [Synth 8-4471] merging register 'line_buffer_V_4_addr_reg_1515_reg[9:0]' into 'line_buffer_V_0_addr_reg_1491_reg[9:0]' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/sep_convolution_filter_v1_0/hdl/verilog/sep_convolution_filter.v:599]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_437_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_fu_455_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "tmp_8_fu_598_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "grp_fu_409_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "tmp_6_fu_545_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_9_fu_551_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_12_fu_557_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_437_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_fu_455_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "tmp_8_fu_598_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "grp_fu_409_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "tmp_6_fu_545_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_9_fu_551_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_12_fu_557_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_2_out0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in1" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_2_out0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in1" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "leaving_empty_fwft" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_a_axi3_conv.v:823]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_a_axi3_conv.v:763]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_a_axi3_conv.v:763]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/ddr_to_axis_reader_sd_v1_0/hdl/verilog/ddr_to_axis_reader_SD_base_ddr_addr_m_axi.v:614]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/ddr_to_axis_reader_sd_v1_0/hdl/verilog/ddr_to_axis_reader_SD_base_ddr_addr_m_axi.v:510]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/ddr_to_axis_reader_sd_v1_0/hdl/verilog/ddr_to_axis_reader_SD_base_ddr_addr_m_axi.v:614]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/ddr_to_axis_reader_sd_v1_0/hdl/verilog/ddr_to_axis_reader_SD_base_ddr_addr_m_axi.v:510]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/ddr_to_axis_reader_sd_v1_0/hdl/verilog/ddr_to_axis_reader_SD.v:1782]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/ddr_to_axis_reader_sd_v1_0/hdl/verilog/ddr_to_axis_reader_SD.v:1746]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/ddr_to_axis_reader_sd_v1_0/hdl/verilog/ddr_to_axis_reader_SD.v:1662]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/ddr_to_axis_reader_sd_v1_0/hdl/verilog/ddr_to_axis_reader_SD.v:1710]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_ppstg_indvar_reg_395_pp0_iter1_reg' and it is trimmed from '10' to '9' bits. [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/ddr_to_axis_reader_sd_v1_0/hdl/verilog/ddr_to_axis_reader_SD.v:924]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5545] ROM "tmp_18_fu_729_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "exitcond_fu_700_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rdata" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "tmp_4_fu_165_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_2_fu_143_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_a_axi3_conv.v:823]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_a_axi3_conv.v:763]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_a_axi3_conv.v:763]
INFO: [Synth 8-4471] merging register 'gen_axi.s_axi_rvalid_i_reg' into 'gen_axi.read_cs_reg[0:0]' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_decerr_slave.v:231]
INFO: [Synth 8-5546] ROM "read_cs" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_axi_rlast_i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_axi_rlast_i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "p_2_out0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in1" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_2_out0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in1" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_data_fifo_v2_1_8_axic_reg_srl_fifo'
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "decode_address" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "decode_address0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "decode_address1" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "decode_address" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "decode_address2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "decode_address3" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_data_fifo_v2_1_8_axic_reg_srl_fifo__parameterized0'
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_2_out0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in1" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "decode_address" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "decode_address4" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "decode_address5" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "decode_address" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "decode_address6" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "decode_address7" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_data_fifo_v2_1_8_axic_reg_srl_fifo__parameterized1'
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_2_out0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in1" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_crossbar.v:942]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_crossbar.v:937]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_507_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond2_fu_602_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond5_fu_525_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ifzero_fu_580_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'i_op_assign_1_reg_244_reg[31:29]' into 'BASE_ADDRESS_r_reg[31:29]' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/ddr_to_axis_reader_v1_0/hdl/verilog/ddr_to_axis_reader.v:1250]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/ddr_to_axis_reader_v1_0/hdl/verilog/ddr_to_axis_reader.v:1291]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_ppstg_indvar_reg_275_pp0_it1_reg' and it is trimmed from '10' to '9' bits. [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/ddr_to_axis_reader_v1_0/hdl/verilog/ddr_to_axis_reader.v:751]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exitcond1_fu_447_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_fu_464_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_4_fu_354_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "s_axi_rresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_rresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_bresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_bresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_rresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_rresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_bresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_bresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_270_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond4_fu_282_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "p_2_out0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in7" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in6" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in5" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in4" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in3" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_2_out0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in7" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in6" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in5" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in4" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in3" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_2_out0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in7" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in6" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in5" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in4" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in3" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_2_out0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in7" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in6" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in5" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in4" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in3" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_2_out0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in7" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in6" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in5" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in4" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in3" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_2_out0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in7" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in6" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in5" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in4" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Common 17-14] Message 'Synth 8-5544' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-4471] merging register 'seq_cnt_en_reg' into 'from_sys_reg' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/sequence_psr.vhd:222]
INFO: [Synth 8-3971] The signal gen_write[1].mem_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal gen_write[1].mem_reg was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                             0001 |                               10
                     ONE |                             0010 |                               11
                     TWO |                             1000 |                               01
                  iSTATE |                             0100 |                               00
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_data_fifo_v2_1_8_axic_reg_srl_fifo'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                             0001 |                               10
                     ONE |                             0010 |                               11
                     TWO |                             1000 |                               01
                  iSTATE |                             0100 |                               00
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_data_fifo_v2_1_8_axic_reg_srl_fifo__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                             0001 |                               10
                     ONE |                             0010 |                               11
                     TWO |                             1000 |                               01
                  iSTATE |                             0100 |                               00
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_data_fifo_v2_1_8_axic_reg_srl_fifo__parameterized1'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:06:50 ; elapsed = 00:07:27 . Memory (MB): peak = 1036.961 ; gain = 829.563
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-----------------------------------+------------+----------+
|      |RTL Partition                      |Replication |Instances |
+------+-----------------------------------+------------+----------+
|1     |convolution_filter__GB0            |           1|     26839|
|2     |convolution_filter__GB1            |           1|      5837|
|3     |Convolution_Filter_imp_K5C8OI__GC0 |           1|     10340|
|4     |VDMA_imp_148AGHI__GB0              |           1|     28867|
|5     |VDMA_imp_148AGHI__GB1              |           1|      8390|
|6     |design_1_clk_wiz_0_0_clk_wiz__GC0  |           1|         4|
|7     |design_1__GC0                      |           1|     21815|
+------+-----------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:06:53 ; elapsed = 00:07:31 . Memory (MB): peak = 1036.961 ; gain = 829.563
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "exitcond_fu_630_p2" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3936] Found unconnected internal register 'convolution_filter_sdiv_23s_8s_23_27_U49/convolution_filter_sdiv_23s_8s_23_27_div_U/quot_reg' and it is trimmed from '23' to '8' bits. [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/convolution_filter_v1_0/hdl/verilog/convolution_filter_sdiv_23s_8s_23_27.v:133]
WARNING: [Synth 8-3936] Found unconnected internal register 'convolution_filter_sdiv_23s_8s_23_27_U49/convolution_filter_sdiv_23s_8s_23_27_div_U/convolution_filter_sdiv_23s_8s_23_27_div_u_0/loop[22].dividend_tmp_reg[23]' and it is trimmed from '23' to '8' bits. [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/convolution_filter_v1_0/hdl/verilog/convolution_filter_sdiv_23s_8s_23_27.v:57]
INFO: [Synth 8-5546] ROM "tmp_8_fu_726_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_6_fu_720_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_612_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg' and it is trimmed from '36' to '35' bits. [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:318]
INFO: [Synth 8-4471] merging register 'reg_414_reg[7:0]' into 'reg_414_reg[7:0]' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/sep_convolution_filter_v1_0/hdl/verilog/sep_convolution_filter.v:1516]
INFO: [Synth 8-4471] merging register 'reg_414_reg[7:0]' into 'reg_414_reg[7:0]' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/sep_convolution_filter_v1_0/hdl/verilog/sep_convolution_filter.v:1516]
INFO: [Synth 8-5546] ROM "exitcond_fu_455_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_6_fu_545_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_9_fu_551_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "grp_fu_409_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_8_fu_598_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "tmp_12_fu_557_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_axi_rlast_i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "read_cs" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3936] Found unconnected internal register 'ddr_to_axis_reader_mul_8ns_32ns_40_3_U0/ddr_to_axis_reader_mul_8ns_32ns_40_3_Mul3S_0_U/buff0_reg' and it is trimmed from '40' to '35' bits. [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/ddr_to_axis_reader_v1_0/hdl/verilog/ddr_to_axis_reader_mul_8ns_32ns_40_3.v:23]
INFO: [Synth 8-5546] ROM "tmp_4_fu_354_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond1_fu_447_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_fu_464_p2" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3936] Found unconnected internal register 'axis_to_ddr_writer_mul_32ns_8ns_40_3_U0/axis_to_ddr_writer_mul_32ns_8ns_40_3_Mul3S_0_U/buff0_reg' and it is trimmed from '40' to '35' bits. [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axis_to_ddr_writer_v1_0/hdl/verilog/axis_to_ddr_writer_mul_32ns_8ns_40_3.v:23]
INFO: [Synth 8-5546] ROM "exitcond2_fu_602_p2" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3936] Found unconnected internal register 'axis_to_ddr_writer_mul_32ns_8ns_40_3_U0/axis_to_ddr_writer_mul_32ns_8ns_40_3_Mul3S_0_U/buff0_reg' and it is trimmed from '40' to '35' bits. [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axis_to_ddr_writer_v1_0/hdl/verilog/axis_to_ddr_writer_mul_32ns_8ns_40_3.v:23]
INFO: [Synth 8-5546] ROM "exitcond2_fu_602_p2" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3936] Found unconnected internal register 'axis_to_ddr_writer_mul_32ns_8ns_40_3_U0/axis_to_ddr_writer_mul_32ns_8ns_40_3_Mul3S_0_U/buff0_reg' and it is trimmed from '40' to '35' bits. [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axis_to_ddr_writer_v1_0/hdl/verilog/axis_to_ddr_writer_mul_32ns_8ns_40_3.v:23]
INFO: [Synth 8-5546] ROM "exitcond2_fu_602_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg' and it is trimmed from '66' to '62' bits. [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:318]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg' and it is trimmed from '66' to '62' bits. [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:318]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg' and it is trimmed from '36' to '35' bits. [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:318]
INFO: [Synth 8-5546] ROM "exitcond_fu_700_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "tmp_18_fu_729_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "inst/mux_sd_ov_AXILiteS_s_axi_U/rdata" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "inst/tmp_4_fu_165_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "inst/tmp_2_fu_143_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-4471] merging register 'AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg' into 'bus2ip_reset_reg' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/slave_attachment.vhd:391]
INFO: [Synth 8-4471] merging register 'bus2ip_reset_reg' into 'AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg' [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_gpio_v2_0/hdl/src/vhdl/axi_gpio.vhd:608]
INFO: [Synth 8-5546] ROM "inst/exitcond4_fu_282_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst/exitcond_flatten_fu_270_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg' and it is trimmed from '66' to '62' bits. [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:318]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg' and it is trimmed from '66' to '62' bits. [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:318]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg' and it is trimmed from '36' to '35' bits. [f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:318]
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:07:22 ; elapsed = 00:08:02 . Memory (MB): peak = 1036.961 ; gain = 829.563
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:07:22 ; elapsed = 00:08:02 . Memory (MB): peak = 1036.961 ; gain = 829.563

Report RTL Partitions: 
+------+-----------------------------------+------------+----------+
|      |RTL Partition                      |Replication |Instances |
+------+-----------------------------------+------------+----------+
|1     |convolution_filter__GB0            |           1|     28323|
|2     |convolution_filter__GB1            |           1|      6591|
|3     |Convolution_Filter_imp_K5C8OI__GC0 |           1|     11787|
|4     |VDMA_imp_148AGHI__GB0              |           1|     31005|
|5     |VDMA_imp_148AGHI__GB1              |           1|      8886|
|6     |design_1_clk_wiz_0_0_clk_wiz__GC0  |           1|         4|
|7     |design_1__GC0                      |           1|     24102|
+------+-----------------------------------+------------+----------+
INFO: [Synth 8-3971] The signal convolution_filter_AXILiteS_s_axi_U/int_kernel_config_V/gen_write[1].mem_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal inst/sep_convolution_filter_AXILiteS_s_axi_U/int_kernel_config_V/gen_write[1].mem_reg was recognized as a true dual port RAM template.
warning: Removed RAM bus_write/buff_wdata/mem_reg due to inactive write enable
WARNING: [Synth 8-5730] RAM bus_write/buff_wdata/mem_reg got removed due to cross hierarchy optimization. 
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/\Convolution_Filter/convolution_filter_0 /insti_2_1/\convolution_filter_sdiv_23s_8s_23_27_U49/convolution_filter_sdiv_23s_8s_23_27_div_U/convolution_filter_sdiv_23s_8s_23_27_div_u_0/remd_tmp_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/\Convolution_Filter/convolution_filter_0 /insti_2_1/\convolution_filter_sdiv_23s_8s_23_27_U49/convolution_filter_sdiv_23s_8s_23_27_div_U/convolution_filter_sdiv_23s_8s_23_27_div_u_0/remd_tmp_reg[0][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/\Convolution_Filter/convolution_filter_0 /insti_2_1/\convolution_filter_sdiv_23s_8s_23_27_U49/convolution_filter_sdiv_23s_8s_23_27_div_U/convolution_filter_sdiv_23s_8s_23_27_div_u_0/remd_tmp_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/\Convolution_Filter/convolution_filter_0 /insti_2_1/\convolution_filter_sdiv_23s_8s_23_27_U49/convolution_filter_sdiv_23s_8s_23_27_div_U/convolution_filter_sdiv_23s_8s_23_27_div_u_0/remd_tmp_reg[0][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/\Convolution_Filter/convolution_filter_0 /insti_2_1/\convolution_filter_sdiv_23s_8s_23_27_U49/convolution_filter_sdiv_23s_8s_23_27_div_U/convolution_filter_sdiv_23s_8s_23_27_div_u_0/remd_tmp_reg[0][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/\Convolution_Filter/convolution_filter_0 /insti_2_1/\convolution_filter_sdiv_23s_8s_23_27_U49/convolution_filter_sdiv_23s_8s_23_27_div_U/convolution_filter_sdiv_23s_8s_23_27_div_u_0/remd_tmp_reg[0][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/\Convolution_Filter/convolution_filter_0 /insti_2_1/\convolution_filter_sdiv_23s_8s_23_27_U49/convolution_filter_sdiv_23s_8s_23_27_div_U/convolution_filter_sdiv_23s_8s_23_27_div_u_0/remd_tmp_reg[0][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/\Convolution_Filter/convolution_filter_0 /insti_2_1/\convolution_filter_sdiv_23s_8s_23_27_U49/convolution_filter_sdiv_23s_8s_23_27_div_U/convolution_filter_sdiv_23s_8s_23_27_div_u_0/remd_tmp_reg[0][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/\Convolution_Filter/convolution_filter_0 /insti_2_1/\convolution_filter_sdiv_23s_8s_23_27_U49/convolution_filter_sdiv_23s_8s_23_27_div_U/convolution_filter_sdiv_23s_8s_23_27_div_u_0/remd_tmp_reg[0][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/\Convolution_Filter/convolution_filter_0 /insti_2_1/\convolution_filter_sdiv_23s_8s_23_27_U49/convolution_filter_sdiv_23s_8s_23_27_div_U/convolution_filter_sdiv_23s_8s_23_27_div_u_0/remd_tmp_reg[0][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/\Convolution_Filter/convolution_filter_0 /insti_2_1/\convolution_filter_sdiv_23s_8s_23_27_U49/convolution_filter_sdiv_23s_8s_23_27_div_U/convolution_filter_sdiv_23s_8s_23_27_div_u_0/remd_tmp_reg[0][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/\Convolution_Filter/convolution_filter_0 /insti_2_1/\convolution_filter_sdiv_23s_8s_23_27_U49/convolution_filter_sdiv_23s_8s_23_27_div_U/convolution_filter_sdiv_23s_8s_23_27_div_u_0/remd_tmp_reg[0][18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/\Convolution_Filter/convolution_filter_0 /insti_2_1/\convolution_filter_sdiv_23s_8s_23_27_U49/convolution_filter_sdiv_23s_8s_23_27_div_U/convolution_filter_sdiv_23s_8s_23_27_div_u_0/remd_tmp_reg[0][19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/\Convolution_Filter/convolution_filter_0 /insti_2_1/\convolution_filter_sdiv_23s_8s_23_27_U49/convolution_filter_sdiv_23s_8s_23_27_div_U/convolution_filter_sdiv_23s_8s_23_27_div_u_0/remd_tmp_reg[0][20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/\Convolution_Filter/convolution_filter_0 /insti_2_1/\convolution_filter_sdiv_23s_8s_23_27_U49/convolution_filter_sdiv_23s_8s_23_27_div_U/convolution_filter_sdiv_23s_8s_23_27_div_u_0/remd_tmp_reg[0][21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/\Convolution_Filter/convolution_filter_0 /insti_2_1/\convolution_filter_sdiv_23s_8s_23_27_U49/convolution_filter_sdiv_23s_8s_23_27_div_U/convolution_filter_sdiv_23s_8s_23_27_div_u_0/remd_tmp_reg[0][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/\Convolution_Filter/convolution_filter_0 /insti_2_1/\convolution_filter_sdiv_23s_8s_23_27_U49/convolution_filter_sdiv_23s_8s_23_27_div_U/convolution_filter_sdiv_23s_8s_23_27_div_u_0/remd_tmp_reg[0][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/\Convolution_Filter/convolution_filter_0 /insti_2_1/\convolution_filter_sdiv_23s_8s_23_27_U49/convolution_filter_sdiv_23s_8s_23_27_div_U/convolution_filter_sdiv_23s_8s_23_27_div_u_0/remd_tmp_reg[0][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/\Convolution_Filter/convolution_filter_0 /insti_2_1/\convolution_filter_sdiv_23s_8s_23_27_U49/convolution_filter_sdiv_23s_8s_23_27_div_U/convolution_filter_sdiv_23s_8s_23_27_div_u_0/remd_tmp_reg[0][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/\Convolution_Filter/convolution_filter_0 /insti_2_1/\convolution_filter_sdiv_23s_8s_23_27_U49/convolution_filter_sdiv_23s_8s_23_27_div_U/convolution_filter_sdiv_23s_8s_23_27_div_u_0/remd_tmp_reg[0][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/\Convolution_Filter/convolution_filter_0 /insti_2_1/\convolution_filter_sdiv_23s_8s_23_27_U49/convolution_filter_sdiv_23s_8s_23_27_div_U/convolution_filter_sdiv_23s_8s_23_27_div_u_0/remd_tmp_reg[0][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/\Convolution_Filter/convolution_filter_0 /insti_2_1/\convolution_filter_sdiv_23s_8s_23_27_U49/convolution_filter_sdiv_23s_8s_23_27_div_U/convolution_filter_sdiv_23s_8s_23_27_div_u_0/remd_tmp_reg[0][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/\Convolution_Filter/convolution_filter_0 /insti_2_1/\convolution_filter_sdiv_23s_8s_23_27_U49/convolution_filter_sdiv_23s_8s_23_27_div_U/convolution_filter_sdiv_23s_8s_23_27_div_u_0/loop[0].remd_tmp_reg[1][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/\Convolution_Filter/convolution_filter_0 /insti_2_1/\convolution_filter_sdiv_23s_8s_23_27_U49/convolution_filter_sdiv_23s_8s_23_27_div_U/convolution_filter_sdiv_23s_8s_23_27_div_u_0/loop[0].remd_tmp_reg[1][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/\Convolution_Filter/convolution_filter_0 /insti_2_1/\convolution_filter_sdiv_23s_8s_23_27_U49/convolution_filter_sdiv_23s_8s_23_27_div_U/convolution_filter_sdiv_23s_8s_23_27_div_u_0/loop[0].remd_tmp_reg[1][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/\Convolution_Filter/convolution_filter_0 /insti_2_1/\convolution_filter_sdiv_23s_8s_23_27_U49/convolution_filter_sdiv_23s_8s_23_27_div_U/convolution_filter_sdiv_23s_8s_23_27_div_u_0/loop[0].remd_tmp_reg[1][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/\Convolution_Filter/convolution_filter_0 /insti_2_1/\convolution_filter_sdiv_23s_8s_23_27_U49/convolution_filter_sdiv_23s_8s_23_27_div_U/convolution_filter_sdiv_23s_8s_23_27_div_u_0/loop[0].remd_tmp_reg[1][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/\Convolution_Filter/convolution_filter_0 /insti_2_1/\convolution_filter_sdiv_23s_8s_23_27_U49/convolution_filter_sdiv_23s_8s_23_27_div_U/convolution_filter_sdiv_23s_8s_23_27_div_u_0/loop[0].remd_tmp_reg[1][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/\Convolution_Filter/convolution_filter_0 /insti_2_1/\convolution_filter_sdiv_23s_8s_23_27_U49/convolution_filter_sdiv_23s_8s_23_27_div_U/convolution_filter_sdiv_23s_8s_23_27_div_u_0/loop[0].remd_tmp_reg[1][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/\Convolution_Filter/convolution_filter_0 /insti_2_1/\convolution_filter_sdiv_23s_8s_23_27_U49/convolution_filter_sdiv_23s_8s_23_27_div_U/convolution_filter_sdiv_23s_8s_23_27_div_u_0/loop[0].remd_tmp_reg[1][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/\Convolution_Filter/convolution_filter_0 /insti_2_1/\convolution_filter_sdiv_23s_8s_23_27_U49/convolution_filter_sdiv_23s_8s_23_27_div_U/convolution_filter_sdiv_23s_8s_23_27_div_u_0/loop[0].remd_tmp_reg[1][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/\Convolution_Filter/convolution_filter_0 /insti_2_1/\convolution_filter_sdiv_23s_8s_23_27_U49/convolution_filter_sdiv_23s_8s_23_27_div_U/convolution_filter_sdiv_23s_8s_23_27_div_u_0/loop[0].remd_tmp_reg[1][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/\Convolution_Filter/convolution_filter_0 /insti_2_1/\convolution_filter_sdiv_23s_8s_23_27_U49/convolution_filter_sdiv_23s_8s_23_27_div_U/convolution_filter_sdiv_23s_8s_23_27_div_u_0/loop[0].remd_tmp_reg[1][18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/\Convolution_Filter/convolution_filter_0 /insti_2_1/\convolution_filter_sdiv_23s_8s_23_27_U49/convolution_filter_sdiv_23s_8s_23_27_div_U/convolution_filter_sdiv_23s_8s_23_27_div_u_0/loop[0].remd_tmp_reg[1][19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/\Convolution_Filter/convolution_filter_0 /insti_2_1/\convolution_filter_sdiv_23s_8s_23_27_U49/convolution_filter_sdiv_23s_8s_23_27_div_U/convolution_filter_sdiv_23s_8s_23_27_div_u_0/loop[0].remd_tmp_reg[1][20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/\Convolution_Filter/convolution_filter_0 /insti_2_1/\convolution_filter_sdiv_23s_8s_23_27_U49/convolution_filter_sdiv_23s_8s_23_27_div_U/convolution_filter_sdiv_23s_8s_23_27_div_u_0/loop[0].remd_tmp_reg[1][21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/\Convolution_Filter/convolution_filter_0 /insti_2_1/\convolution_filter_sdiv_23s_8s_23_27_U49/convolution_filter_sdiv_23s_8s_23_27_div_U/convolution_filter_sdiv_23s_8s_23_27_div_u_0/loop[1].remd_tmp_reg[2][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/\Convolution_Filter/convolution_filter_0 /insti_2_1/\convolution_filter_sdiv_23s_8s_23_27_U49/convolution_filter_sdiv_23s_8s_23_27_div_U/convolution_filter_sdiv_23s_8s_23_27_div_u_0/loop[1].remd_tmp_reg[2][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/\Convolution_Filter/convolution_filter_0 /insti_2_1/\convolution_filter_sdiv_23s_8s_23_27_U49/convolution_filter_sdiv_23s_8s_23_27_div_U/convolution_filter_sdiv_23s_8s_23_27_div_u_0/loop[1].remd_tmp_reg[2][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/\Convolution_Filter/convolution_filter_0 /insti_2_1/\convolution_filter_sdiv_23s_8s_23_27_U49/convolution_filter_sdiv_23s_8s_23_27_div_U/convolution_filter_sdiv_23s_8s_23_27_div_u_0/loop[1].remd_tmp_reg[2][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/\Convolution_Filter/convolution_filter_0 /insti_2_1/\convolution_filter_sdiv_23s_8s_23_27_U49/convolution_filter_sdiv_23s_8s_23_27_div_U/convolution_filter_sdiv_23s_8s_23_27_div_u_0/loop[1].remd_tmp_reg[2][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/\Convolution_Filter/convolution_filter_0 /insti_2_1/\convolution_filter_sdiv_23s_8s_23_27_U49/convolution_filter_sdiv_23s_8s_23_27_div_U/convolution_filter_sdiv_23s_8s_23_27_div_u_0/loop[1].remd_tmp_reg[2][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/\Convolution_Filter/convolution_filter_0 /insti_2_1/\convolution_filter_sdiv_23s_8s_23_27_U49/convolution_filter_sdiv_23s_8s_23_27_div_U/convolution_filter_sdiv_23s_8s_23_27_div_u_0/loop[1].remd_tmp_reg[2][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/\Convolution_Filter/convolution_filter_0 /insti_2_1/\convolution_filter_sdiv_23s_8s_23_27_U49/convolution_filter_sdiv_23s_8s_23_27_div_U/convolution_filter_sdiv_23s_8s_23_27_div_u_0/loop[1].remd_tmp_reg[2][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/\Convolution_Filter/convolution_filter_0 /insti_2_1/\convolution_filter_sdiv_23s_8s_23_27_U49/convolution_filter_sdiv_23s_8s_23_27_div_U/convolution_filter_sdiv_23s_8s_23_27_div_u_0/loop[1].remd_tmp_reg[2][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/\Convolution_Filter/convolution_filter_0 /insti_2_1/\convolution_filter_sdiv_23s_8s_23_27_U49/convolution_filter_sdiv_23s_8s_23_27_div_U/convolution_filter_sdiv_23s_8s_23_27_div_u_0/loop[1].remd_tmp_reg[2][18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/\Convolution_Filter/convolution_filter_0 /insti_2_1/\convolution_filter_sdiv_23s_8s_23_27_U49/convolution_filter_sdiv_23s_8s_23_27_div_U/convolution_filter_sdiv_23s_8s_23_27_div_u_0/loop[1].remd_tmp_reg[2][19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/\Convolution_Filter/convolution_filter_0 /insti_2_1/\convolution_filter_sdiv_23s_8s_23_27_U49/convolution_filter_sdiv_23s_8s_23_27_div_U/convolution_filter_sdiv_23s_8s_23_27_div_u_0/loop[1].remd_tmp_reg[2][20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/\Convolution_Filter/convolution_filter_0 /insti_2_1/\convolution_filter_sdiv_23s_8s_23_27_U49/convolution_filter_sdiv_23s_8s_23_27_div_U/convolution_filter_sdiv_23s_8s_23_27_div_u_0/loop[1].remd_tmp_reg[2][21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/\Convolution_Filter/convolution_filter_0 /insti_2_1/\convolution_filter_sdiv_23s_8s_23_27_U49/convolution_filter_sdiv_23s_8s_23_27_div_U/convolution_filter_sdiv_23s_8s_23_27_div_u_0/loop[2].remd_tmp_reg[3][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/\Convolution_Filter/convolution_filter_0 /insti_2_1/\convolution_filter_sdiv_23s_8s_23_27_U49/convolution_filter_sdiv_23s_8s_23_27_div_U/convolution_filter_sdiv_23s_8s_23_27_div_u_0/loop[2].remd_tmp_reg[3][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/\Convolution_Filter/convolution_filter_0 /insti_2_1/\convolution_filter_sdiv_23s_8s_23_27_U49/convolution_filter_sdiv_23s_8s_23_27_div_U/convolution_filter_sdiv_23s_8s_23_27_div_u_0/loop[2].remd_tmp_reg[3][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/\Convolution_Filter/convolution_filter_0 /insti_2_1/\convolution_filter_sdiv_23s_8s_23_27_U49/convolution_filter_sdiv_23s_8s_23_27_div_U/convolution_filter_sdiv_23s_8s_23_27_div_u_0/loop[2].remd_tmp_reg[3][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/\Convolution_Filter/convolution_filter_0 /insti_2_1/\convolution_filter_sdiv_23s_8s_23_27_U49/convolution_filter_sdiv_23s_8s_23_27_div_U/convolution_filter_sdiv_23s_8s_23_27_div_u_0/loop[2].remd_tmp_reg[3][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/\Convolution_Filter/convolution_filter_0 /insti_2_1/\convolution_filter_sdiv_23s_8s_23_27_U49/convolution_filter_sdiv_23s_8s_23_27_div_U/convolution_filter_sdiv_23s_8s_23_27_div_u_0/loop[2].remd_tmp_reg[3][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/\Convolution_Filter/convolution_filter_0 /insti_2_1/\convolution_filter_sdiv_23s_8s_23_27_U49/convolution_filter_sdiv_23s_8s_23_27_div_U/convolution_filter_sdiv_23s_8s_23_27_div_u_0/loop[2].remd_tmp_reg[3][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/\Convolution_Filter/convolution_filter_0 /insti_2_1/\convolution_filter_sdiv_23s_8s_23_27_U49/convolution_filter_sdiv_23s_8s_23_27_div_U/convolution_filter_sdiv_23s_8s_23_27_div_u_0/loop[2].remd_tmp_reg[3][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/\Convolution_Filter/convolution_filter_0 /insti_2_1/\convolution_filter_sdiv_23s_8s_23_27_U49/convolution_filter_sdiv_23s_8s_23_27_div_U/convolution_filter_sdiv_23s_8s_23_27_div_u_0/loop[2].remd_tmp_reg[3][18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/\Convolution_Filter/convolution_filter_0 /insti_2_1/\convolution_filter_sdiv_23s_8s_23_27_U49/convolution_filter_sdiv_23s_8s_23_27_div_U/convolution_filter_sdiv_23s_8s_23_27_div_u_0/loop[2].remd_tmp_reg[3][19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/\Convolution_Filter/convolution_filter_0 /insti_2_1/\convolution_filter_sdiv_23s_8s_23_27_U49/convolution_filter_sdiv_23s_8s_23_27_div_U/convolution_filter_sdiv_23s_8s_23_27_div_u_0/loop[2].remd_tmp_reg[3][20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/\Convolution_Filter/convolution_filter_0 /insti_2_1/\convolution_filter_sdiv_23s_8s_23_27_U49/convolution_filter_sdiv_23s_8s_23_27_div_U/convolution_filter_sdiv_23s_8s_23_27_div_u_0/loop[2].remd_tmp_reg[3][21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/\Convolution_Filter/convolution_filter_0 /insti_2_1/\convolution_filter_sdiv_23s_8s_23_27_U49/convolution_filter_sdiv_23s_8s_23_27_div_U/convolution_filter_sdiv_23s_8s_23_27_div_u_0/loop[3].remd_tmp_reg[4][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/\Convolution_Filter/convolution_filter_0 /insti_2_1/\convolution_filter_sdiv_23s_8s_23_27_U49/convolution_filter_sdiv_23s_8s_23_27_div_U/convolution_filter_sdiv_23s_8s_23_27_div_u_0/loop[3].remd_tmp_reg[4][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/\Convolution_Filter/convolution_filter_0 /insti_2_1/\convolution_filter_sdiv_23s_8s_23_27_U49/convolution_filter_sdiv_23s_8s_23_27_div_U/convolution_filter_sdiv_23s_8s_23_27_div_u_0/loop[3].remd_tmp_reg[4][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/\Convolution_Filter/convolution_filter_0 /insti_2_1/\convolution_filter_sdiv_23s_8s_23_27_U49/convolution_filter_sdiv_23s_8s_23_27_div_U/convolution_filter_sdiv_23s_8s_23_27_div_u_0/loop[3].remd_tmp_reg[4][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/\Convolution_Filter/convolution_filter_0 /insti_2_1/\convolution_filter_sdiv_23s_8s_23_27_U49/convolution_filter_sdiv_23s_8s_23_27_div_U/convolution_filter_sdiv_23s_8s_23_27_div_u_0/loop[3].remd_tmp_reg[4][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/\Convolution_Filter/convolution_filter_0 /insti_2_1/\convolution_filter_sdiv_23s_8s_23_27_U49/convolution_filter_sdiv_23s_8s_23_27_div_U/convolution_filter_sdiv_23s_8s_23_27_div_u_0/loop[3].remd_tmp_reg[4][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/\Convolution_Filter/convolution_filter_0 /insti_2_1/\convolution_filter_sdiv_23s_8s_23_27_U49/convolution_filter_sdiv_23s_8s_23_27_div_U/convolution_filter_sdiv_23s_8s_23_27_div_u_0/loop[3].remd_tmp_reg[4][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/\Convolution_Filter/convolution_filter_0 /insti_2_1/\convolution_filter_sdiv_23s_8s_23_27_U49/convolution_filter_sdiv_23s_8s_23_27_div_U/convolution_filter_sdiv_23s_8s_23_27_div_u_0/loop[3].remd_tmp_reg[4][18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/\Convolution_Filter/convolution_filter_0 /insti_2_1/\convolution_filter_sdiv_23s_8s_23_27_U49/convolution_filter_sdiv_23s_8s_23_27_div_U/convolution_filter_sdiv_23s_8s_23_27_div_u_0/loop[3].remd_tmp_reg[4][19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/\Convolution_Filter/convolution_filter_0 /insti_2_1/\convolution_filter_sdiv_23s_8s_23_27_U49/convolution_filter_sdiv_23s_8s_23_27_div_U/convolution_filter_sdiv_23s_8s_23_27_div_u_0/loop[3].remd_tmp_reg[4][20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/\Convolution_Filter/convolution_filter_0 /insti_2_1/\convolution_filter_sdiv_23s_8s_23_27_U49/convolution_filter_sdiv_23s_8s_23_27_div_U/convolution_filter_sdiv_23s_8s_23_27_div_u_0/loop[3].remd_tmp_reg[4][21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/\Convolution_Filter/convolution_filter_0 /insti_2_1/\convolution_filter_sdiv_23s_8s_23_27_U49/convolution_filter_sdiv_23s_8s_23_27_div_U/convolution_filter_sdiv_23s_8s_23_27_div_u_0/loop[4].remd_tmp_reg[5][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/\Convolution_Filter/convolution_filter_0 /insti_2_1/\convolution_filter_sdiv_23s_8s_23_27_U49/convolution_filter_sdiv_23s_8s_23_27_div_U/convolution_filter_sdiv_23s_8s_23_27_div_u_0/loop[4].remd_tmp_reg[5][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/\Convolution_Filter/convolution_filter_0 /insti_2_1/\convolution_filter_sdiv_23s_8s_23_27_U49/convolution_filter_sdiv_23s_8s_23_27_div_U/convolution_filter_sdiv_23s_8s_23_27_div_u_0/loop[4].remd_tmp_reg[5][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/\Convolution_Filter/convolution_filter_0 /insti_2_1/\convolution_filter_sdiv_23s_8s_23_27_U49/convolution_filter_sdiv_23s_8s_23_27_div_U/convolution_filter_sdiv_23s_8s_23_27_div_u_0/loop[4].remd_tmp_reg[5][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/\Convolution_Filter/convolution_filter_0 /insti_2_1/\convolution_filter_sdiv_23s_8s_23_27_U49/convolution_filter_sdiv_23s_8s_23_27_div_U/convolution_filter_sdiv_23s_8s_23_27_div_u_0/loop[4].remd_tmp_reg[5][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/\Convolution_Filter/convolution_filter_0 /insti_2_1/\convolution_filter_sdiv_23s_8s_23_27_U49/convolution_filter_sdiv_23s_8s_23_27_div_U/convolution_filter_sdiv_23s_8s_23_27_div_u_0/loop[4].remd_tmp_reg[5][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/\Convolution_Filter/convolution_filter_0 /insti_2_1/\convolution_filter_sdiv_23s_8s_23_27_U49/convolution_filter_sdiv_23s_8s_23_27_div_U/convolution_filter_sdiv_23s_8s_23_27_div_u_0/loop[4].remd_tmp_reg[5][18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/\Convolution_Filter/convolution_filter_0 /insti_2_1/\convolution_filter_sdiv_23s_8s_23_27_U49/convolution_filter_sdiv_23s_8s_23_27_div_U/convolution_filter_sdiv_23s_8s_23_27_div_u_0/loop[4].remd_tmp_reg[5][19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/\Convolution_Filter/convolution_filter_0 /insti_2_1/\convolution_filter_sdiv_23s_8s_23_27_U49/convolution_filter_sdiv_23s_8s_23_27_div_U/convolution_filter_sdiv_23s_8s_23_27_div_u_0/loop[4].remd_tmp_reg[5][20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/\Convolution_Filter/convolution_filter_0 /insti_2_1/\convolution_filter_sdiv_23s_8s_23_27_U49/convolution_filter_sdiv_23s_8s_23_27_div_U/convolution_filter_sdiv_23s_8s_23_27_div_u_0/loop[4].remd_tmp_reg[5][21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/\Convolution_Filter/convolution_filter_0 /insti_2_1/\convolution_filter_sdiv_23s_8s_23_27_U49/convolution_filter_sdiv_23s_8s_23_27_div_U/convolution_filter_sdiv_23s_8s_23_27_div_u_0/loop[5].remd_tmp_reg[6][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/\Convolution_Filter/convolution_filter_0 /insti_2_1/\convolution_filter_sdiv_23s_8s_23_27_U49/convolution_filter_sdiv_23s_8s_23_27_div_U/convolution_filter_sdiv_23s_8s_23_27_div_u_0/loop[5].remd_tmp_reg[6][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/\Convolution_Filter/convolution_filter_0 /insti_2_1/\convolution_filter_sdiv_23s_8s_23_27_U49/convolution_filter_sdiv_23s_8s_23_27_div_U/convolution_filter_sdiv_23s_8s_23_27_div_u_0/loop[5].remd_tmp_reg[6][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/\Convolution_Filter/convolution_filter_0 /insti_2_1/\convolution_filter_sdiv_23s_8s_23_27_U49/convolution_filter_sdiv_23s_8s_23_27_div_U/convolution_filter_sdiv_23s_8s_23_27_div_u_0/loop[5].remd_tmp_reg[6][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/\Convolution_Filter/convolution_filter_0 /insti_2_1/\convolution_filter_sdiv_23s_8s_23_27_U49/convolution_filter_sdiv_23s_8s_23_27_div_U/convolution_filter_sdiv_23s_8s_23_27_div_u_0/loop[5].remd_tmp_reg[6][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/\Convolution_Filter/convolution_filter_0 /insti_2_1/\convolution_filter_sdiv_23s_8s_23_27_U49/convolution_filter_sdiv_23s_8s_23_27_div_U/convolution_filter_sdiv_23s_8s_23_27_div_u_0/loop[5].remd_tmp_reg[6][18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/\Convolution_Filter/convolution_filter_0 /insti_2_1/\convolution_filter_sdiv_23s_8s_23_27_U49/convolution_filter_sdiv_23s_8s_23_27_div_U/convolution_filter_sdiv_23s_8s_23_27_div_u_0/loop[5].remd_tmp_reg[6][19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/\Convolution_Filter/convolution_filter_0 /insti_2_1/\convolution_filter_sdiv_23s_8s_23_27_U49/convolution_filter_sdiv_23s_8s_23_27_div_U/convolution_filter_sdiv_23s_8s_23_27_div_u_0/loop[5].remd_tmp_reg[6][20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/\Convolution_Filter/convolution_filter_0 /insti_2_1/\convolution_filter_sdiv_23s_8s_23_27_U49/convolution_filter_sdiv_23s_8s_23_27_div_U/convolution_filter_sdiv_23s_8s_23_27_div_u_0/loop[5].remd_tmp_reg[6][21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/\Convolution_Filter/convolution_filter_0 /insti_2_1/\convolution_filter_sdiv_23s_8s_23_27_U49/convolution_filter_sdiv_23s_8s_23_27_div_U/convolution_filter_sdiv_23s_8s_23_27_div_u_0/loop[6].remd_tmp_reg[7][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/\Convolution_Filter/convolution_filter_0 /insti_2_1/\convolution_filter_sdiv_23s_8s_23_27_U49/convolution_filter_sdiv_23s_8s_23_27_div_U/convolution_filter_sdiv_23s_8s_23_27_div_u_0/loop[6].remd_tmp_reg[7][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/\Convolution_Filter/convolution_filter_0 /insti_2_1/\convolution_filter_sdiv_23s_8s_23_27_U49/convolution_filter_sdiv_23s_8s_23_27_div_U/convolution_filter_sdiv_23s_8s_23_27_div_u_0/loop[6].remd_tmp_reg[7][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/\Convolution_Filter/convolution_filter_0 /insti_2_1/\convolution_filter_sdiv_23s_8s_23_27_U49/convolution_filter_sdiv_23s_8s_23_27_div_U/convolution_filter_sdiv_23s_8s_23_27_div_u_0/loop[6].remd_tmp_reg[7][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/\Convolution_Filter/convolution_filter_0 /insti_2_1/\convolution_filter_sdiv_23s_8s_23_27_U49/convolution_filter_sdiv_23s_8s_23_27_div_U/convolution_filter_sdiv_23s_8s_23_27_div_u_0/loop[6].remd_tmp_reg[7][18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/\Convolution_Filter/convolution_filter_0 /insti_2_1/\convolution_filter_sdiv_23s_8s_23_27_U49/convolution_filter_sdiv_23s_8s_23_27_div_U/convolution_filter_sdiv_23s_8s_23_27_div_u_0/loop[6].remd_tmp_reg[7][19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/\Convolution_Filter/convolution_filter_0 /insti_2_1/\convolution_filter_sdiv_23s_8s_23_27_U49/convolution_filter_sdiv_23s_8s_23_27_div_U/convolution_filter_sdiv_23s_8s_23_27_div_u_0/loop[6].remd_tmp_reg[7][20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/\Convolution_Filter/convolution_filter_0 /insti_2_1/\convolution_filter_sdiv_23s_8s_23_27_U49/convolution_filter_sdiv_23s_8s_23_27_div_U/convolution_filter_sdiv_23s_8s_23_27_div_u_0/loop[6].remd_tmp_reg[7][21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/\Convolution_Filter/convolution_filter_0 /insti_2_1/\convolution_filter_sdiv_23s_8s_23_27_U49/convolution_filter_sdiv_23s_8s_23_27_div_U/convolution_filter_sdiv_23s_8s_23_27_div_u_0/loop[7].remd_tmp_reg[8][15] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3332] Sequential element (inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[63]) is unused and will be removed from module design_1_xbar_3.
INFO: [Synth 8-3332] Sequential element (inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[62]) is unused and will be removed from module design_1_xbar_3.
INFO: [Synth 8-3332] Sequential element (inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[61]) is unused and will be removed from module design_1_xbar_3.
INFO: [Synth 8-3332] Sequential element (inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[60]) is unused and will be removed from module design_1_xbar_3.
INFO: [Synth 8-3332] Sequential element (inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[59]) is unused and will be removed from module design_1_xbar_3.
INFO: [Synth 8-3332] Sequential element (inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[58]) is unused and will be removed from module design_1_xbar_3.
INFO: [Synth 8-3332] Sequential element (inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[57]) is unused and will be removed from module design_1_xbar_3.
INFO: [Synth 8-3332] Sequential element (inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[56]) is unused and will be removed from module design_1_xbar_3.
INFO: [Synth 8-3332] Sequential element (inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[55]) is unused and will be removed from module design_1_xbar_3.
INFO: [Synth 8-3332] Sequential element (inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[54]) is unused and will be removed from module design_1_xbar_3.
INFO: [Synth 8-3332] Sequential element (inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[53]) is unused and will be removed from module design_1_xbar_3.
INFO: [Synth 8-3332] Sequential element (inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[52]) is unused and will be removed from module design_1_xbar_3.
INFO: [Synth 8-3332] Sequential element (inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[51]) is unused and will be removed from module design_1_xbar_3.
INFO: [Synth 8-3332] Sequential element (inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[50]) is unused and will be removed from module design_1_xbar_3.
INFO: [Synth 8-3332] Sequential element (inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[49]) is unused and will be removed from module design_1_xbar_3.
INFO: [Synth 8-3332] Sequential element (inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[45]) is unused and will be removed from module design_1_xbar_3.
INFO: [Synth 8-3332] Sequential element (inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[44]) is unused and will be removed from module design_1_xbar_3.
INFO: [Synth 8-3332] Sequential element (inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[43]) is unused and will be removed from module design_1_xbar_3.
INFO: [Synth 8-3332] Sequential element (inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[42]) is unused and will be removed from module design_1_xbar_3.
INFO: [Synth 8-3332] Sequential element (inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[41]) is unused and will be removed from module design_1_xbar_3.
INFO: [Synth 8-3332] Sequential element (inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[40]) is unused and will be removed from module design_1_xbar_3.
INFO: [Synth 8-3332] Sequential element (inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[39]) is unused and will be removed from module design_1_xbar_3.
INFO: [Synth 8-3332] Sequential element (inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[38]) is unused and will be removed from module design_1_xbar_3.
INFO: [Synth 8-3332] Sequential element (inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[37]) is unused and will be removed from module design_1_xbar_3.
INFO: [Synth 8-3332] Sequential element (inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[36]) is unused and will be removed from module design_1_xbar_3.
INFO: [Synth 8-3332] Sequential element (inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[35]) is unused and will be removed from module design_1_xbar_3.
INFO: [Synth 8-3332] Sequential element (inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[34]) is unused and will be removed from module design_1_xbar_3.
INFO: [Synth 8-3332] Sequential element (inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[33]) is unused and will be removed from module design_1_xbar_3.
INFO: [Synth 8-3332] Sequential element (inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[0]) is unused and will be removed from module design_1_xbar_3.
INFO: [Synth 8-3332] Sequential element (inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[35]) is unused and will be removed from module design_1_xbar_3.
INFO: [Synth 8-3886] merging instance 'design_1_i/Convolution_Filteri_2_0/sep_convolution_filter_0/inst/sep_convolution_filter_sdiv_30s_8s_30_34_U0/sep_convolution_filter_sdiv_30s_8s_30_34_div_U/dividend0_reg[28]' (FDE) to 'design_1_i/Convolution_Filteri_2_0/sep_convolution_filter_0/inst/sep_convolution_filter_sdiv_30s_8s_30_34_U0/sep_convolution_filter_sdiv_30s_8s_30_34_div_U/dividend0_reg[29]'
INFO: [Synth 8-3332] Sequential element (inst/sep_convolution_filter_AXILiteS_s_axi_U/waddr_reg[1]) is unused and will be removed from module design_1_sep_convolution_filter_0_0.
INFO: [Synth 8-3332] Sequential element (inst/sep_convolution_filter_AXILiteS_s_axi_U/waddr_reg[0]) is unused and will be removed from module design_1_sep_convolution_filter_0_0.
INFO: [Synth 8-3332] Sequential element (inst/sep_convolution_filter_sdiv_30s_8s_30_34_U0/sep_convolution_filter_sdiv_30s_8s_30_34_div_U/dividend0_reg[28]) is unused and will be removed from module design_1_sep_convolution_filter_0_0.
INFO: [Synth 8-3332] Sequential element (inst/sep_convolution_filter_sdiv_30s_8s_30_34_U0/sep_convolution_filter_sdiv_30s_8s_30_34_div_U/sep_convolution_filter_sdiv_30s_8s_30_34_div_u_0/remd_tmp_reg[0][29]) is unused and will be removed from module design_1_sep_convolution_filter_0_0.
INFO: [Synth 8-3332] Sequential element (inst/sep_convolution_filter_sdiv_30s_8s_30_34_U0/sep_convolution_filter_sdiv_30s_8s_30_34_div_U/sep_convolution_filter_sdiv_30s_8s_30_34_div_u_0/remd_tmp_reg[0][28]) is unused and will be removed from module design_1_sep_convolution_filter_0_0.
INFO: [Synth 8-3332] Sequential element (inst/sep_convolution_filter_sdiv_30s_8s_30_34_U0/sep_convolution_filter_sdiv_30s_8s_30_34_div_U/sep_convolution_filter_sdiv_30s_8s_30_34_div_u_0/remd_tmp_reg[0][27]) is unused and will be removed from module design_1_sep_convolution_filter_0_0.
INFO: [Synth 8-3332] Sequential element (inst/sep_convolution_filter_sdiv_30s_8s_30_34_U0/sep_convolution_filter_sdiv_30s_8s_30_34_div_U/sep_convolution_filter_sdiv_30s_8s_30_34_div_u_0/remd_tmp_reg[0][26]) is unused and will be removed from module design_1_sep_convolution_filter_0_0.
INFO: [Synth 8-3332] Sequential element (inst/sep_convolution_filter_sdiv_30s_8s_30_34_U0/sep_convolution_filter_sdiv_30s_8s_30_34_div_U/sep_convolution_filter_sdiv_30s_8s_30_34_div_u_0/remd_tmp_reg[0][25]) is unused and will be removed from module design_1_sep_convolution_filter_0_0.
INFO: [Synth 8-3332] Sequential element (inst/sep_convolution_filter_sdiv_30s_8s_30_34_U0/sep_convolution_filter_sdiv_30s_8s_30_34_div_U/sep_convolution_filter_sdiv_30s_8s_30_34_div_u_0/remd_tmp_reg[0][24]) is unused and will be removed from module design_1_sep_convolution_filter_0_0.
INFO: [Synth 8-3332] Sequential element (inst/sep_convolution_filter_sdiv_30s_8s_30_34_U0/sep_convolution_filter_sdiv_30s_8s_30_34_div_U/sep_convolution_filter_sdiv_30s_8s_30_34_div_u_0/remd_tmp_reg[0][23]) is unused and will be removed from module design_1_sep_convolution_filter_0_0.
INFO: [Synth 8-3332] Sequential element (inst/sep_convolution_filter_sdiv_30s_8s_30_34_U0/sep_convolution_filter_sdiv_30s_8s_30_34_div_U/sep_convolution_filter_sdiv_30s_8s_30_34_div_u_0/remd_tmp_reg[0][22]) is unused and will be removed from module design_1_sep_convolution_filter_0_0.
INFO: [Synth 8-3332] Sequential element (inst/sep_convolution_filter_sdiv_30s_8s_30_34_U0/sep_convolution_filter_sdiv_30s_8s_30_34_div_U/sep_convolution_filter_sdiv_30s_8s_30_34_div_u_0/remd_tmp_reg[0][21]) is unused and will be removed from module design_1_sep_convolution_filter_0_0.
INFO: [Synth 8-3332] Sequential element (inst/sep_convolution_filter_sdiv_30s_8s_30_34_U0/sep_convolution_filter_sdiv_30s_8s_30_34_div_U/sep_convolution_filter_sdiv_30s_8s_30_34_div_u_0/remd_tmp_reg[0][20]) is unused and will be removed from module design_1_sep_convolution_filter_0_0.
INFO: [Synth 8-3332] Sequential element (inst/sep_convolution_filter_sdiv_30s_8s_30_34_U0/sep_convolution_filter_sdiv_30s_8s_30_34_div_U/sep_convolution_filter_sdiv_30s_8s_30_34_div_u_0/remd_tmp_reg[0][19]) is unused and will be removed from module design_1_sep_convolution_filter_0_0.
INFO: [Synth 8-3332] Sequential element (inst/sep_convolution_filter_sdiv_30s_8s_30_34_U0/sep_convolution_filter_sdiv_30s_8s_30_34_div_U/sep_convolution_filter_sdiv_30s_8s_30_34_div_u_0/remd_tmp_reg[0][18]) is unused and will be removed from module design_1_sep_convolution_filter_0_0.
INFO: [Synth 8-3332] Sequential element (inst/sep_convolution_filter_sdiv_30s_8s_30_34_U0/sep_convolution_filter_sdiv_30s_8s_30_34_div_U/sep_convolution_filter_sdiv_30s_8s_30_34_div_u_0/remd_tmp_reg[0][17]) is unused and will be removed from module design_1_sep_convolution_filter_0_0.
INFO: [Synth 8-3332] Sequential element (inst/sep_convolution_filter_sdiv_30s_8s_30_34_U0/sep_convolution_filter_sdiv_30s_8s_30_34_div_U/sep_convolution_filter_sdiv_30s_8s_30_34_div_u_0/remd_tmp_reg[0][16]) is unused and will be removed from module design_1_sep_convolution_filter_0_0.
INFO: [Synth 8-3332] Sequential element (inst/sep_convolution_filter_sdiv_30s_8s_30_34_U0/sep_convolution_filter_sdiv_30s_8s_30_34_div_U/sep_convolution_filter_sdiv_30s_8s_30_34_div_u_0/remd_tmp_reg[0][15]) is unused and will be removed from module design_1_sep_convolution_filter_0_0.
INFO: [Synth 8-3332] Sequential element (inst/sep_convolution_filter_sdiv_30s_8s_30_34_U0/sep_convolution_filter_sdiv_30s_8s_30_34_div_U/sep_convolution_filter_sdiv_30s_8s_30_34_div_u_0/remd_tmp_reg[0][14]) is unused and will be removed from module design_1_sep_convolution_filter_0_0.
INFO: [Synth 8-3332] Sequential element (inst/sep_convolution_filter_sdiv_30s_8s_30_34_U0/sep_convolution_filter_sdiv_30s_8s_30_34_div_U/sep_convolution_filter_sdiv_30s_8s_30_34_div_u_0/remd_tmp_reg[0][13]) is unused and will be removed from module design_1_sep_convolution_filter_0_0.
INFO: [Synth 8-3332] Sequential element (inst/sep_convolution_filter_sdiv_30s_8s_30_34_U0/sep_convolution_filter_sdiv_30s_8s_30_34_div_U/sep_convolution_filter_sdiv_30s_8s_30_34_div_u_0/remd_tmp_reg[0][12]) is unused and will be removed from module design_1_sep_convolution_filter_0_0.
INFO: [Synth 8-3332] Sequential element (inst/sep_convolution_filter_sdiv_30s_8s_30_34_U0/sep_convolution_filter_sdiv_30s_8s_30_34_div_U/sep_convolution_filter_sdiv_30s_8s_30_34_div_u_0/remd_tmp_reg[0][11]) is unused and will be removed from module design_1_sep_convolution_filter_0_0.
INFO: [Synth 8-3332] Sequential element (inst/sep_convolution_filter_sdiv_30s_8s_30_34_U0/sep_convolution_filter_sdiv_30s_8s_30_34_div_U/sep_convolution_filter_sdiv_30s_8s_30_34_div_u_0/remd_tmp_reg[0][10]) is unused and will be removed from module design_1_sep_convolution_filter_0_0.
INFO: [Synth 8-3332] Sequential element (inst/sep_convolution_filter_sdiv_30s_8s_30_34_U0/sep_convolution_filter_sdiv_30s_8s_30_34_div_U/sep_convolution_filter_sdiv_30s_8s_30_34_div_u_0/remd_tmp_reg[0][9]) is unused and will be removed from module design_1_sep_convolution_filter_0_0.
INFO: [Synth 8-3332] Sequential element (inst/sep_convolution_filter_sdiv_30s_8s_30_34_U0/sep_convolution_filter_sdiv_30s_8s_30_34_div_U/sep_convolution_filter_sdiv_30s_8s_30_34_div_u_0/remd_tmp_reg[0][8]) is unused and will be removed from module design_1_sep_convolution_filter_0_0.
INFO: [Synth 8-3332] Sequential element (inst/sep_convolution_filter_sdiv_30s_8s_30_34_U0/sep_convolution_filter_sdiv_30s_8s_30_34_div_U/sep_convolution_filter_sdiv_30s_8s_30_34_div_u_0/remd_tmp_reg[0][7]) is unused and will be removed from module design_1_sep_convolution_filter_0_0.
INFO: [Synth 8-3332] Sequential element (inst/sep_convolution_filter_sdiv_30s_8s_30_34_U0/sep_convolution_filter_sdiv_30s_8s_30_34_div_U/sep_convolution_filter_sdiv_30s_8s_30_34_div_u_0/remd_tmp_reg[0][6]) is unused and will be removed from module design_1_sep_convolution_filter_0_0.
INFO: [Synth 8-3332] Sequential element (inst/sep_convolution_filter_sdiv_30s_8s_30_34_U0/sep_convolution_filter_sdiv_30s_8s_30_34_div_U/sep_convolution_filter_sdiv_30s_8s_30_34_div_u_0/remd_tmp_reg[0][5]) is unused and will be removed from module design_1_sep_convolution_filter_0_0.
INFO: [Synth 8-3332] Sequential element (inst/sep_convolution_filter_sdiv_30s_8s_30_34_U0/sep_convolution_filter_sdiv_30s_8s_30_34_div_U/sep_convolution_filter_sdiv_30s_8s_30_34_div_u_0/remd_tmp_reg[0][4]) is unused and will be removed from module design_1_sep_convolution_filter_0_0.
INFO: [Synth 8-3332] Sequential element (inst/sep_convolution_filter_sdiv_30s_8s_30_34_U0/sep_convolution_filter_sdiv_30s_8s_30_34_div_U/sep_convolution_filter_sdiv_30s_8s_30_34_div_u_0/remd_tmp_reg[0][3]) is unused and will be removed from module design_1_sep_convolution_filter_0_0.
INFO: [Synth 8-3332] Sequential element (inst/sep_convolution_filter_sdiv_30s_8s_30_34_U0/sep_convolution_filter_sdiv_30s_8s_30_34_div_U/sep_convolution_filter_sdiv_30s_8s_30_34_div_u_0/remd_tmp_reg[0][2]) is unused and will be removed from module design_1_sep_convolution_filter_0_0.
INFO: [Synth 8-3332] Sequential element (inst/sep_convolution_filter_sdiv_30s_8s_30_34_U0/sep_convolution_filter_sdiv_30s_8s_30_34_div_U/sep_convolution_filter_sdiv_30s_8s_30_34_div_u_0/remd_tmp_reg[0][1]) is unused and will be removed from module design_1_sep_convolution_filter_0_0.
INFO: [Synth 8-3332] Sequential element (inst/sep_convolution_filter_sdiv_30s_8s_30_34_U0/sep_convolution_filter_sdiv_30s_8s_30_34_div_U/sep_convolution_filter_sdiv_30s_8s_30_34_div_u_0/remd_tmp_reg[0][0]) is unused and will be removed from module design_1_sep_convolution_filter_0_0.
INFO: [Synth 8-3332] Sequential element (inst/sep_convolution_filter_sdiv_30s_8s_30_34_U0/sep_convolution_filter_sdiv_30s_8s_30_34_div_U/sep_convolution_filter_sdiv_30s_8s_30_34_div_u_0/loop[0].dividend_tmp_reg[1][0]) is unused and will be removed from module design_1_sep_convolution_filter_0_0.
INFO: [Synth 8-3332] Sequential element (inst/sep_convolution_filter_sdiv_30s_8s_30_34_U0/sep_convolution_filter_sdiv_30s_8s_30_34_div_U/sep_convolution_filter_sdiv_30s_8s_30_34_div_u_0/loop[0].remd_tmp_reg[1][28]) is unused and will be removed from module design_1_sep_convolution_filter_0_0.
INFO: [Synth 8-3332] Sequential element (inst/sep_convolution_filter_sdiv_30s_8s_30_34_U0/sep_convolution_filter_sdiv_30s_8s_30_34_div_U/sep_convolution_filter_sdiv_30s_8s_30_34_div_u_0/loop[0].remd_tmp_reg[1][27]) is unused and will be removed from module design_1_sep_convolution_filter_0_0.
INFO: [Synth 8-3332] Sequential element (inst/sep_convolution_filter_sdiv_30s_8s_30_34_U0/sep_convolution_filter_sdiv_30s_8s_30_34_div_U/sep_convolution_filter_sdiv_30s_8s_30_34_div_u_0/loop[0].remd_tmp_reg[1][26]) is unused and will be removed from module design_1_sep_convolution_filter_0_0.
INFO: [Synth 8-3332] Sequential element (inst/sep_convolution_filter_sdiv_30s_8s_30_34_U0/sep_convolution_filter_sdiv_30s_8s_30_34_div_U/sep_convolution_filter_sdiv_30s_8s_30_34_div_u_0/loop[0].remd_tmp_reg[1][25]) is unused and will be removed from module design_1_sep_convolution_filter_0_0.
INFO: [Synth 8-3332] Sequential element (inst/sep_convolution_filter_sdiv_30s_8s_30_34_U0/sep_convolution_filter_sdiv_30s_8s_30_34_div_U/sep_convolution_filter_sdiv_30s_8s_30_34_div_u_0/loop[0].remd_tmp_reg[1][24]) is unused and will be removed from module design_1_sep_convolution_filter_0_0.
INFO: [Synth 8-3332] Sequential element (inst/sep_convolution_filter_sdiv_30s_8s_30_34_U0/sep_convolution_filter_sdiv_30s_8s_30_34_div_U/sep_convolution_filter_sdiv_30s_8s_30_34_div_u_0/loop[0].remd_tmp_reg[1][23]) is unused and will be removed from module design_1_sep_convolution_filter_0_0.
INFO: [Synth 8-3332] Sequential element (inst/sep_convolution_filter_sdiv_30s_8s_30_34_U0/sep_convolution_filter_sdiv_30s_8s_30_34_div_U/sep_convolution_filter_sdiv_30s_8s_30_34_div_u_0/loop[0].remd_tmp_reg[1][22]) is unused and will be removed from module design_1_sep_convolution_filter_0_0.
INFO: [Synth 8-3332] Sequential element (inst/sep_convolution_filter_sdiv_30s_8s_30_34_U0/sep_convolution_filter_sdiv_30s_8s_30_34_div_U/sep_convolution_filter_sdiv_30s_8s_30_34_div_u_0/loop[0].remd_tmp_reg[1][21]) is unused and will be removed from module design_1_sep_convolution_filter_0_0.
INFO: [Synth 8-3332] Sequential element (inst/sep_convolution_filter_sdiv_30s_8s_30_34_U0/sep_convolution_filter_sdiv_30s_8s_30_34_div_U/sep_convolution_filter_sdiv_30s_8s_30_34_div_u_0/loop[0].remd_tmp_reg[1][20]) is unused and will be removed from module design_1_sep_convolution_filter_0_0.
INFO: [Synth 8-3332] Sequential element (inst/sep_convolution_filter_sdiv_30s_8s_30_34_U0/sep_convolution_filter_sdiv_30s_8s_30_34_div_U/sep_convolution_filter_sdiv_30s_8s_30_34_div_u_0/loop[0].remd_tmp_reg[1][19]) is unused and will be removed from module design_1_sep_convolution_filter_0_0.
INFO: [Synth 8-3332] Sequential element (inst/sep_convolution_filter_sdiv_30s_8s_30_34_U0/sep_convolution_filter_sdiv_30s_8s_30_34_div_U/sep_convolution_filter_sdiv_30s_8s_30_34_div_u_0/loop[0].remd_tmp_reg[1][18]) is unused and will be removed from module design_1_sep_convolution_filter_0_0.
INFO: [Synth 8-3332] Sequential element (inst/sep_convolution_filter_sdiv_30s_8s_30_34_U0/sep_convolution_filter_sdiv_30s_8s_30_34_div_U/sep_convolution_filter_sdiv_30s_8s_30_34_div_u_0/loop[0].remd_tmp_reg[1][17]) is unused and will be removed from module design_1_sep_convolution_filter_0_0.
INFO: [Synth 8-3332] Sequential element (inst/sep_convolution_filter_sdiv_30s_8s_30_34_U0/sep_convolution_filter_sdiv_30s_8s_30_34_div_U/sep_convolution_filter_sdiv_30s_8s_30_34_div_u_0/loop[0].remd_tmp_reg[1][16]) is unused and will be removed from module design_1_sep_convolution_filter_0_0.
INFO: [Synth 8-3332] Sequential element (inst/sep_convolution_filter_sdiv_30s_8s_30_34_U0/sep_convolution_filter_sdiv_30s_8s_30_34_div_U/sep_convolution_filter_sdiv_30s_8s_30_34_div_u_0/loop[0].remd_tmp_reg[1][15]) is unused and will be removed from module design_1_sep_convolution_filter_0_0.
INFO: [Synth 8-3332] Sequential element (inst/sep_convolution_filter_sdiv_30s_8s_30_34_U0/sep_convolution_filter_sdiv_30s_8s_30_34_div_U/sep_convolution_filter_sdiv_30s_8s_30_34_div_u_0/loop[0].remd_tmp_reg[1][14]) is unused and will be removed from module design_1_sep_convolution_filter_0_0.
INFO: [Synth 8-3332] Sequential element (inst/sep_convolution_filter_sdiv_30s_8s_30_34_U0/sep_convolution_filter_sdiv_30s_8s_30_34_div_U/sep_convolution_filter_sdiv_30s_8s_30_34_div_u_0/loop[0].remd_tmp_reg[1][13]) is unused and will be removed from module design_1_sep_convolution_filter_0_0.
INFO: [Synth 8-3332] Sequential element (inst/sep_convolution_filter_sdiv_30s_8s_30_34_U0/sep_convolution_filter_sdiv_30s_8s_30_34_div_U/sep_convolution_filter_sdiv_30s_8s_30_34_div_u_0/loop[0].remd_tmp_reg[1][12]) is unused and will be removed from module design_1_sep_convolution_filter_0_0.
INFO: [Synth 8-3332] Sequential element (inst/sep_convolution_filter_sdiv_30s_8s_30_34_U0/sep_convolution_filter_sdiv_30s_8s_30_34_div_U/sep_convolution_filter_sdiv_30s_8s_30_34_div_u_0/loop[0].remd_tmp_reg[1][11]) is unused and will be removed from module design_1_sep_convolution_filter_0_0.
INFO: [Synth 8-3332] Sequential element (inst/sep_convolution_filter_sdiv_30s_8s_30_34_U0/sep_convolution_filter_sdiv_30s_8s_30_34_div_U/sep_convolution_filter_sdiv_30s_8s_30_34_div_u_0/loop[0].remd_tmp_reg[1][10]) is unused and will be removed from module design_1_sep_convolution_filter_0_0.
INFO: [Synth 8-3332] Sequential element (inst/sep_convolution_filter_sdiv_30s_8s_30_34_U0/sep_convolution_filter_sdiv_30s_8s_30_34_div_U/sep_convolution_filter_sdiv_30s_8s_30_34_div_u_0/loop[0].remd_tmp_reg[1][9]) is unused and will be removed from module design_1_sep_convolution_filter_0_0.
INFO: [Synth 8-3332] Sequential element (inst/sep_convolution_filter_sdiv_30s_8s_30_34_U0/sep_convolution_filter_sdiv_30s_8s_30_34_div_U/sep_convolution_filter_sdiv_30s_8s_30_34_div_u_0/loop[0].remd_tmp_reg[1][8]) is unused and will be removed from module design_1_sep_convolution_filter_0_0.
INFO: [Synth 8-3332] Sequential element (inst/sep_convolution_filter_sdiv_30s_8s_30_34_U0/sep_convolution_filter_sdiv_30s_8s_30_34_div_U/sep_convolution_filter_sdiv_30s_8s_30_34_div_u_0/loop[1].dividend_tmp_reg[2][1]) is unused and will be removed from module design_1_sep_convolution_filter_0_0.
INFO: [Synth 8-3332] Sequential element (inst/sep_convolution_filter_sdiv_30s_8s_30_34_U0/sep_convolution_filter_sdiv_30s_8s_30_34_div_U/sep_convolution_filter_sdiv_30s_8s_30_34_div_u_0/loop[1].dividend_tmp_reg[2][0]) is unused and will be removed from module design_1_sep_convolution_filter_0_0.
INFO: [Synth 8-3332] Sequential element (inst/sep_convolution_filter_sdiv_30s_8s_30_34_U0/sep_convolution_filter_sdiv_30s_8s_30_34_div_U/sep_convolution_filter_sdiv_30s_8s_30_34_div_u_0/loop[1].remd_tmp_reg[2][28]) is unused and will be removed from module design_1_sep_convolution_filter_0_0.
INFO: [Synth 8-3332] Sequential element (inst/sep_convolution_filter_sdiv_30s_8s_30_34_U0/sep_convolution_filter_sdiv_30s_8s_30_34_div_U/sep_convolution_filter_sdiv_30s_8s_30_34_div_u_0/loop[1].remd_tmp_reg[2][27]) is unused and will be removed from module design_1_sep_convolution_filter_0_0.
INFO: [Synth 8-3332] Sequential element (inst/sep_convolution_filter_sdiv_30s_8s_30_34_U0/sep_convolution_filter_sdiv_30s_8s_30_34_div_U/sep_convolution_filter_sdiv_30s_8s_30_34_div_u_0/loop[1].remd_tmp_reg[2][26]) is unused and will be removed from module design_1_sep_convolution_filter_0_0.
INFO: [Synth 8-3332] Sequential element (inst/sep_convolution_filter_sdiv_30s_8s_30_34_U0/sep_convolution_filter_sdiv_30s_8s_30_34_div_U/sep_convolution_filter_sdiv_30s_8s_30_34_div_u_0/loop[1].remd_tmp_reg[2][25]) is unused and will be removed from module design_1_sep_convolution_filter_0_0.
INFO: [Synth 8-3332] Sequential element (inst/sep_convolution_filter_sdiv_30s_8s_30_34_U0/sep_convolution_filter_sdiv_30s_8s_30_34_div_U/sep_convolution_filter_sdiv_30s_8s_30_34_div_u_0/loop[1].remd_tmp_reg[2][24]) is unused and will be removed from module design_1_sep_convolution_filter_0_0.
INFO: [Synth 8-3332] Sequential element (inst/sep_convolution_filter_sdiv_30s_8s_30_34_U0/sep_convolution_filter_sdiv_30s_8s_30_34_div_U/sep_convolution_filter_sdiv_30s_8s_30_34_div_u_0/loop[1].remd_tmp_reg[2][23]) is unused and will be removed from module design_1_sep_convolution_filter_0_0.
INFO: [Synth 8-3332] Sequential element (inst/sep_convolution_filter_sdiv_30s_8s_30_34_U0/sep_convolution_filter_sdiv_30s_8s_30_34_div_U/sep_convolution_filter_sdiv_30s_8s_30_34_div_u_0/loop[1].remd_tmp_reg[2][22]) is unused and will be removed from module design_1_sep_convolution_filter_0_0.
INFO: [Synth 8-3332] Sequential element (inst/sep_convolution_filter_sdiv_30s_8s_30_34_U0/sep_convolution_filter_sdiv_30s_8s_30_34_div_U/sep_convolution_filter_sdiv_30s_8s_30_34_div_u_0/loop[1].remd_tmp_reg[2][21]) is unused and will be removed from module design_1_sep_convolution_filter_0_0.
INFO: [Synth 8-3332] Sequential element (inst/sep_convolution_filter_sdiv_30s_8s_30_34_U0/sep_convolution_filter_sdiv_30s_8s_30_34_div_U/sep_convolution_filter_sdiv_30s_8s_30_34_div_u_0/loop[1].remd_tmp_reg[2][20]) is unused and will be removed from module design_1_sep_convolution_filter_0_0.
INFO: [Synth 8-3332] Sequential element (inst/sep_convolution_filter_sdiv_30s_8s_30_34_U0/sep_convolution_filter_sdiv_30s_8s_30_34_div_U/sep_convolution_filter_sdiv_30s_8s_30_34_div_u_0/loop[1].remd_tmp_reg[2][19]) is unused and will be removed from module design_1_sep_convolution_filter_0_0.
INFO: [Synth 8-3332] Sequential element (inst/sep_convolution_filter_sdiv_30s_8s_30_34_U0/sep_convolution_filter_sdiv_30s_8s_30_34_div_U/sep_convolution_filter_sdiv_30s_8s_30_34_div_u_0/loop[1].remd_tmp_reg[2][18]) is unused and will be removed from module design_1_sep_convolution_filter_0_0.
INFO: [Synth 8-3332] Sequential element (inst/sep_convolution_filter_sdiv_30s_8s_30_34_U0/sep_convolution_filter_sdiv_30s_8s_30_34_div_U/sep_convolution_filter_sdiv_30s_8s_30_34_div_u_0/loop[1].remd_tmp_reg[2][17]) is unused and will be removed from module design_1_sep_convolution_filter_0_0.
INFO: [Synth 8-3332] Sequential element (inst/sep_convolution_filter_sdiv_30s_8s_30_34_U0/sep_convolution_filter_sdiv_30s_8s_30_34_div_U/sep_convolution_filter_sdiv_30s_8s_30_34_div_u_0/loop[1].remd_tmp_reg[2][16]) is unused and will be removed from module design_1_sep_convolution_filter_0_0.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'design_1_i/VDMA/i_2_0/axi_mem_intercon_reader/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/addr_step_q_reg[0]' (FDRE) to 'design_1_i/VDMA/i_2_0/axi_mem_intercon_reader/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/first_step_q_reg[12]'
INFO: [Synth 8-3886] merging instance 'design_1_i/VDMA/i_2_0/axi_mem_intercon_reader/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/addr_step_q_reg[1]' (FDRE) to 'design_1_i/VDMA/i_2_0/axi_mem_intercon_reader/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/first_step_q_reg[12]'
INFO: [Synth 8-3886] merging instance 'design_1_i/VDMA/i_2_0/axi_mem_intercon_reader/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/addr_step_q_reg[2]' (FDRE) to 'design_1_i/VDMA/i_2_0/axi_mem_intercon_reader/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/first_step_q_reg[12]'
INFO: [Synth 8-3886] merging instance 'design_1_i/VDMA/i_2_0/axi_mem_intercon_reader/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/addr_step_q_reg[3]' (FDRE) to 'design_1_i/VDMA/i_2_0/axi_mem_intercon_reader/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/first_step_q_reg[12]'
INFO: [Synth 8-3886] merging instance 'design_1_i/VDMA/i_2_0/axi_mem_intercon_reader/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/first_step_q_reg[12]' (FDRE) to 'design_1_i/VDMA/i_2_0/axi_mem_intercon_reader/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/first_step_q_reg[13]'
INFO: [Synth 8-3886] merging instance 'design_1_i/VDMA/i_2_0/axi_mem_intercon_reader/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/first_step_q_reg[13]' (FDRE) to 'design_1_i/VDMA/i_2_0/axi_mem_intercon_reader/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/first_step_q_reg[14]'
INFO: [Synth 8-3886] merging instance 'design_1_i/VDMA/i_2_0/axi_mem_intercon_reader/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/first_step_q_reg[14]' (FDRE) to 'design_1_i/VDMA/i_2_0/axi_mem_intercon_reader/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AID_Q_reg[0]'
INFO: [Synth 8-3886] merging instance 'design_1_i/VDMA/i_2_0/axi_mem_intercon_reader/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/addr_step_q_reg[0]' (FDRE) to 'design_1_i/VDMA/i_2_0/axi_mem_intercon_reader/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/first_step_q_reg[12]'
INFO: [Synth 8-3886] merging instance 'design_1_i/VDMA/i_2_0/axi_mem_intercon_reader/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/addr_step_q_reg[1]' (FDRE) to 'design_1_i/VDMA/i_2_0/axi_mem_intercon_reader/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/first_step_q_reg[12]'
INFO: [Synth 8-3886] merging instance 'design_1_i/VDMA/i_2_0/axi_mem_intercon_reader/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/addr_step_q_reg[2]' (FDRE) to 'design_1_i/VDMA/i_2_0/axi_mem_intercon_reader/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/first_step_q_reg[12]'
INFO: [Synth 8-3886] merging instance 'design_1_i/VDMA/i_2_0/axi_mem_intercon_reader/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/addr_step_q_reg[3]' (FDRE) to 'design_1_i/VDMA/i_2_0/axi_mem_intercon_reader/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/first_step_q_reg[12]'
INFO: [Synth 8-3886] merging instance 'design_1_i/VDMA/i_2_0/axi_mem_intercon_reader/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/first_step_q_reg[12]' (FDRE) to 'design_1_i/VDMA/i_2_0/axi_mem_intercon_reader/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/first_step_q_reg[13]'
INFO: [Synth 8-3886] merging instance 'design_1_i/VDMA/i_2_0/axi_mem_intercon_reader/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/first_step_q_reg[13]' (FDRE) to 'design_1_i/VDMA/i_2_0/axi_mem_intercon_reader/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/first_step_q_reg[14]'
INFO: [Synth 8-3886] merging instance 'design_1_i/VDMA/i_2_0/axi_mem_intercon_reader/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/first_step_q_reg[14]' (FDRE) to 'design_1_i/VDMA/i_2_0/axi_mem_intercon_reader/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AID_Q_reg[0]'
INFO: [Synth 8-3886] merging instance 'design_1_i/VDMA/i_2_0/axi_mem_intercon_reader/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_ALEN_Q_reg[7]' (FDRE) to 'design_1_i/VDMA/i_2_0/axi_mem_intercon_reader/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/num_transactions_q_reg[3]'
INFO: [Synth 8-3886] merging instance 'design_1_i/VDMA/i_2_0/axi_mem_intercon_reader/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_ALEN_Q_reg[4]' (FDRE) to 'design_1_i/VDMA/i_2_0/axi_mem_intercon_reader/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/num_transactions_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'design_1_i/VDMA/i_2_0/axi_mem_intercon_reader/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_ALEN_Q_reg[5]' (FDRE) to 'design_1_i/VDMA/i_2_0/axi_mem_intercon_reader/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/num_transactions_q_reg[1]'
INFO: [Synth 8-3886] merging instance 'design_1_i/VDMA/i_2_0/axi_mem_intercon_reader/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_ALEN_Q_reg[6]' (FDRE) to 'design_1_i/VDMA/i_2_0/axi_mem_intercon_reader/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/num_transactions_q_reg[2]'
INFO: [Synth 8-3886] merging instance 'design_1_i/VDMA/i_2_0/axi_mem_intercon_reader/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/areset_d_reg[0]' (FD) to 'design_1_i/VDMA/i_2_0/axi_mem_intercon_reader/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/areset_d_reg[0]'
INFO: [Synth 8-3886] merging instance 'design_1_i/VDMA/i_2_0/axi_mem_intercon_reader/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/areset_d_reg[1]' (FD) to 'design_1_i/VDMA/i_2_0/axi_mem_intercon_reader/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/areset_d_reg[1]'
INFO: [Synth 8-3886] merging instance 'design_1_i/VDMA/i_2_0/axi_mem_intercon_reader/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_ALEN_Q_reg[7]' (FDRE) to 'design_1_i/VDMA/i_2_0/axi_mem_intercon_reader/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/num_transactions_q_reg[3]'
INFO: [Synth 8-3886] merging instance 'design_1_i/VDMA/i_2_0/axi_mem_intercon_reader/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_ALEN_Q_reg[4]' (FDRE) to 'design_1_i/VDMA/i_2_0/axi_mem_intercon_reader/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/num_transactions_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'design_1_i/VDMA/i_2_0/axi_mem_intercon_reader/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_ALEN_Q_reg[5]' (FDRE) to 'design_1_i/VDMA/i_2_0/axi_mem_intercon_reader/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/num_transactions_q_reg[1]'
INFO: [Synth 8-3886] merging instance 'design_1_i/VDMA/i_2_0/axi_mem_intercon_reader/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_ALEN_Q_reg[6]' (FDRE) to 'design_1_i/VDMA/i_2_0/axi_mem_intercon_reader/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/num_transactions_q_reg[2]'
INFO: [Synth 8-3886] merging instance 'design_1_i/VDMA/i_2_0/axi_mem_intercon_reader/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/size_mask_q_reg[7]' (FDRE) to 'design_1_i/VDMA/i_2_0/axi_mem_intercon_reader/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/size_mask_q_reg[8]'
INFO: [Synth 8-3886] merging instance 'design_1_i/VDMA/i_2_0/axi_mem_intercon_reader/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/size_mask_q_reg[8]' (FDRE) to 'design_1_i/VDMA/i_2_0/axi_mem_intercon_reader/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/size_mask_q_reg[9]'
INFO: [Synth 8-3886] merging instance 'design_1_i/VDMA/i_2_0/axi_mem_intercon_reader/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/size_mask_q_reg[9]' (FDRE) to 'design_1_i/VDMA/i_2_0/axi_mem_intercon_reader/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/size_mask_q_reg[10]'
INFO: [Synth 8-3886] merging instance 'design_1_i/VDMA/i_2_0/axi_mem_intercon_reader/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/size_mask_q_reg[10]' (FDRE) to 'design_1_i/VDMA/i_2_0/axi_mem_intercon_reader/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/size_mask_q_reg[11]'
INFO: [Synth 8-3886] merging instance 'design_1_i/VDMA/i_2_0/axi_mem_intercon_reader/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/size_mask_q_reg[11]' (FDRE) to 'design_1_i/VDMA/i_2_0/axi_mem_intercon_reader/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/size_mask_q_reg[12]'
INFO: [Synth 8-3886] merging instance 'design_1_i/VDMA/i_2_0/axi_mem_intercon_reader/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/size_mask_q_reg[12]' (FDRE) to 'design_1_i/VDMA/i_2_0/axi_mem_intercon_reader/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/size_mask_q_reg[13]'
INFO: [Synth 8-3886] merging instance 'design_1_i/VDMA/i_2_0/axi_mem_intercon_reader/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/size_mask_q_reg[13]' (FDRE) to 'design_1_i/VDMA/i_2_0/axi_mem_intercon_reader/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/size_mask_q_reg[14]'
INFO: [Synth 8-3886] merging instance 'design_1_i/VDMA/i_2_0/axi_mem_intercon_reader/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/size_mask_q_reg[14]' (FDRE) to 'design_1_i/VDMA/i_2_0/axi_mem_intercon_reader/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/size_mask_q_reg[15]'
INFO: [Synth 8-3886] merging instance 'design_1_i/VDMA/i_2_0/axi_mem_intercon_reader/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/size_mask_q_reg[15]' (FDRE) to 'design_1_i/VDMA/i_2_0/axi_mem_intercon_reader/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/size_mask_q_reg[16]'
INFO: [Synth 8-3886] merging instance 'design_1_i/VDMA/i_2_0/axi_mem_intercon_reader/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/size_mask_q_reg[16]' (FDRE) to 'design_1_i/VDMA/i_2_0/axi_mem_intercon_reader/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/size_mask_q_reg[17]'
INFO: [Synth 8-3886] merging instance 'design_1_i/VDMA/i_2_0/axi_mem_intercon_reader/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/size_mask_q_reg[17]' (FDRE) to 'design_1_i/VDMA/i_2_0/axi_mem_intercon_reader/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/size_mask_q_reg[18]'
INFO: [Synth 8-3886] merging instance 'design_1_i/VDMA/i_2_0/axi_mem_intercon_reader/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/size_mask_q_reg[18]' (FDRE) to 'design_1_i/VDMA/i_2_0/axi_mem_intercon_reader/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/size_mask_q_reg[19]'
INFO: [Synth 8-3886] merging instance 'design_1_i/VDMA/i_2_0/axi_mem_intercon_reader/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/size_mask_q_reg[19]' (FDRE) to 'design_1_i/VDMA/i_2_0/axi_mem_intercon_reader/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/size_mask_q_reg[20]'
INFO: [Synth 8-3886] merging instance 'design_1_i/VDMA/i_2_0/axi_mem_intercon_reader/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/size_mask_q_reg[20]' (FDRE) to 'design_1_i/VDMA/i_2_0/axi_mem_intercon_reader/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/size_mask_q_reg[21]'
INFO: [Synth 8-3886] merging instance 'design_1_i/VDMA/i_2_0/axi_mem_intercon_reader/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/size_mask_q_reg[21]' (FDRE) to 'design_1_i/VDMA/i_2_0/axi_mem_intercon_reader/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/size_mask_q_reg[22]'
INFO: [Synth 8-3886] merging instance 'design_1_i/VDMA/i_2_0/axi_mem_intercon_reader/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/size_mask_q_reg[22]' (FDRE) to 'design_1_i/VDMA/i_2_0/axi_mem_intercon_reader/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/size_mask_q_reg[23]'
INFO: [Synth 8-3886] merging instance 'design_1_i/VDMA/i_2_0/axi_mem_intercon_reader/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/size_mask_q_reg[23]' (FDRE) to 'design_1_i/VDMA/i_2_0/axi_mem_intercon_reader/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/size_mask_q_reg[24]'
INFO: [Synth 8-3886] merging instance 'design_1_i/VDMA/i_2_0/axi_mem_intercon_reader/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/size_mask_q_reg[24]' (FDRE) to 'design_1_i/VDMA/i_2_0/axi_mem_intercon_reader/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/size_mask_q_reg[25]'
INFO: [Synth 8-3886] merging instance 'design_1_i/VDMA/i_2_0/axi_mem_intercon_reader/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/size_mask_q_reg[25]' (FDRE) to 'design_1_i/VDMA/i_2_0/axi_mem_intercon_reader/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/size_mask_q_reg[26]'
INFO: [Synth 8-3886] merging instance 'design_1_i/VDMA/i_2_0/axi_mem_intercon_reader/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/size_mask_q_reg[26]' (FDRE) to 'design_1_i/VDMA/i_2_0/axi_mem_intercon_reader/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/size_mask_q_reg[27]'
INFO: [Synth 8-3886] merging instance 'design_1_i/VDMA/i_2_0/axi_mem_intercon_reader/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/size_mask_q_reg[27]' (FDRE) to 'design_1_i/VDMA/i_2_0/axi_mem_intercon_reader/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/size_mask_q_reg[28]'
INFO: [Synth 8-3886] merging instance 'design_1_i/VDMA/i_2_0/axi_mem_intercon_reader/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/size_mask_q_reg[28]' (FDRE) to 'design_1_i/VDMA/i_2_0/axi_mem_intercon_reader/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/size_mask_q_reg[29]'
INFO: [Synth 8-3886] merging instance 'design_1_i/VDMA/i_2_0/axi_mem_intercon_reader/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/size_mask_q_reg[29]' (FDRE) to 'design_1_i/VDMA/i_2_0/axi_mem_intercon_reader/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/size_mask_q_reg[30]'
INFO: [Synth 8-3886] merging instance 'design_1_i/VDMA/i_2_0/axi_mem_intercon_reader/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/size_mask_q_reg[30]' (FDRE) to 'design_1_i/VDMA/i_2_0/axi_mem_intercon_reader/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/size_mask_q_reg[31]'
INFO: [Synth 8-3886] merging instance 'design_1_i/VDMA/i_2_0/axi_mem_intercon_reader/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/size_mask_q_reg[7]' (FDRE) to 'design_1_i/VDMA/i_2_0/axi_mem_intercon_reader/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/size_mask_q_reg[31]'
INFO: [Synth 8-3886] merging instance 'design_1_i/VDMA/i_2_0/axi_mem_intercon_reader/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/size_mask_q_reg[8]' (FDRE) to 'design_1_i/VDMA/i_2_0/axi_mem_intercon_reader/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/size_mask_q_reg[31]'
INFO: [Synth 8-3886] merging instance 'design_1_i/VDMA/i_2_0/axi_mem_intercon_reader/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/size_mask_q_reg[9]' (FDRE) to 'design_1_i/VDMA/i_2_0/axi_mem_intercon_reader/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/size_mask_q_reg[31]'
INFO: [Synth 8-3886] merging instance 'design_1_i/VDMA/i_2_0/axi_mem_intercon_reader/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/size_mask_q_reg[10]' (FDRE) to 'design_1_i/VDMA/i_2_0/axi_mem_intercon_reader/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/size_mask_q_reg[31]'
INFO: [Synth 8-3886] merging instance 'design_1_i/VDMA/i_2_0/axi_mem_intercon_reader/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/size_mask_q_reg[11]' (FDRE) to 'design_1_i/VDMA/i_2_0/axi_mem_intercon_reader/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/size_mask_q_reg[31]'
INFO: [Synth 8-3886] merging instance 'design_1_i/VDMA/i_2_0/axi_mem_intercon_reader/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/size_mask_q_reg[12]' (FDRE) to 'design_1_i/VDMA/i_2_0/axi_mem_intercon_reader/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/size_mask_q_reg[31]'
INFO: [Synth 8-3886] merging instance 'design_1_i/VDMA/i_2_0/axi_mem_intercon_reader/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/size_mask_q_reg[13]' (FDRE) to 'design_1_i/VDMA/i_2_0/axi_mem_intercon_reader/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/size_mask_q_reg[31]'
INFO: [Synth 8-3886] merging instance 'design_1_i/VDMA/i_2_0/axi_mem_intercon_reader/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/size_mask_q_reg[14]' (FDRE) to 'design_1_i/VDMA/i_2_0/axi_mem_intercon_reader/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/size_mask_q_reg[31]'
INFO: [Synth 8-3886] merging instance 'design_1_i/VDMA/i_2_0/axi_mem_intercon_reader/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/size_mask_q_reg[15]' (FDRE) to 'design_1_i/VDMA/i_2_0/axi_mem_intercon_reader/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/size_mask_q_reg[31]'
INFO: [Synth 8-3886] merging instance 'design_1_i/VDMA/i_2_0/axi_mem_intercon_reader/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/size_mask_q_reg[16]' (FDRE) to 'design_1_i/VDMA/i_2_0/axi_mem_intercon_reader/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/size_mask_q_reg[31]'
INFO: [Synth 8-3886] merging instance 'design_1_i/VDMA/i_2_0/axi_mem_intercon_reader/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/size_mask_q_reg[17]' (FDRE) to 'design_1_i/VDMA/i_2_0/axi_mem_intercon_reader/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/size_mask_q_reg[31]'
INFO: [Synth 8-3886] merging instance 'design_1_i/VDMA/i_2_0/axi_mem_intercon_reader/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/size_mask_q_reg[18]' (FDRE) to 'design_1_i/VDMA/i_2_0/axi_mem_intercon_reader/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/size_mask_q_reg[31]'
INFO: [Synth 8-3886] merging instance 'design_1_i/VDMA/i_2_0/axi_mem_intercon_reader/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/size_mask_q_reg[19]' (FDRE) to 'design_1_i/VDMA/i_2_0/axi_mem_intercon_reader/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/size_mask_q_reg[31]'
INFO: [Synth 8-3886] merging instance 'design_1_i/VDMA/i_2_0/axi_mem_intercon_reader/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/size_mask_q_reg[20]' (FDRE) to 'design_1_i/VDMA/i_2_0/axi_mem_intercon_reader/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/size_mask_q_reg[31]'
INFO: [Synth 8-3886] merging instance 'design_1_i/VDMA/i_2_0/axi_mem_intercon_reader/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/size_mask_q_reg[21]' (FDRE) to 'design_1_i/VDMA/i_2_0/axi_mem_intercon_reader/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/size_mask_q_reg[31]'
INFO: [Synth 8-3886] merging instance 'design_1_i/VDMA/i_2_0/axi_mem_intercon_reader/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/size_mask_q_reg[22]' (FDRE) to 'design_1_i/VDMA/i_2_0/axi_mem_intercon_reader/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/size_mask_q_reg[31]'
INFO: [Synth 8-3886] merging instance 'design_1_i/VDMA/i_2_0/axi_mem_intercon_reader/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/size_mask_q_reg[23]' (FDRE) to 'design_1_i/VDMA/i_2_0/axi_mem_intercon_reader/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/size_mask_q_reg[31]'
INFO: [Synth 8-3886] merging instance 'design_1_i/VDMA/i_2_0/axi_mem_intercon_reader/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/size_mask_q_reg[24]' (FDRE) to 'design_1_i/VDMA/i_2_0/axi_mem_intercon_reader/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/size_mask_q_reg[31]'
INFO: [Synth 8-3886] merging instance 'design_1_i/VDMA/i_2_0/axi_mem_intercon_reader/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/size_mask_q_reg[25]' (FDRE) to 'design_1_i/VDMA/i_2_0/axi_mem_intercon_reader/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/size_mask_q_reg[31]'
INFO: [Synth 8-3886] merging instance 'design_1_i/VDMA/i_2_0/axi_mem_intercon_reader/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/size_mask_q_reg[26]' (FDRE) to 'design_1_i/VDMA/i_2_0/axi_mem_intercon_reader/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/size_mask_q_reg[31]'
INFO: [Synth 8-3886] merging instance 'design_1_i/VDMA/i_2_0/axi_mem_intercon_reader/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/size_mask_q_reg[27]' (FDRE) to 'design_1_i/VDMA/i_2_0/axi_mem_intercon_reader/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/size_mask_q_reg[31]'
INFO: [Synth 8-3886] merging instance 'design_1_i/VDMA/i_2_0/axi_mem_intercon_reader/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/size_mask_q_reg[28]' (FDRE) to 'design_1_i/VDMA/i_2_0/axi_mem_intercon_reader/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/size_mask_q_reg[31]'
INFO: [Synth 8-3886] merging instance 'design_1_i/VDMA/i_2_0/axi_mem_intercon_reader/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/size_mask_q_reg[29]' (FDRE) to 'design_1_i/VDMA/i_2_0/axi_mem_intercon_reader/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/size_mask_q_reg[31]'
INFO: [Synth 8-3886] merging instance 'design_1_i/VDMA/i_2_0/axi_mem_intercon_reader/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/size_mask_q_reg[30]' (FDRE) to 'design_1_i/VDMA/i_2_0/axi_mem_intercon_reader/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/size_mask_q_reg[31]'
INFO: [Synth 8-3886] merging instance 'design_1_i/VDMA/i_2_0/axi_mem_intercon_writer/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/addr_step_q_reg[0]' (FDRE) to 'design_1_i/VDMA/i_2_0/axi_mem_intercon_writer/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/first_step_q_reg[12]'
INFO: [Synth 8-3886] merging instance 'design_1_i/VDMA/i_2_0/axi_mem_intercon_writer/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/addr_step_q_reg[1]' (FDRE) to 'design_1_i/VDMA/i_2_0/axi_mem_intercon_writer/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/first_step_q_reg[12]'
INFO: [Synth 8-3886] merging instance 'design_1_i/VDMA/i_2_0/axi_mem_intercon_writer/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/addr_step_q_reg[2]' (FDRE) to 'design_1_i/VDMA/i_2_0/axi_mem_intercon_writer/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/first_step_q_reg[12]'
INFO: [Synth 8-3886] merging instance 'design_1_i/VDMA/i_2_0/axi_mem_intercon_writer/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/addr_step_q_reg[3]' (FDRE) to 'design_1_i/VDMA/i_2_0/axi_mem_intercon_writer/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/first_step_q_reg[12]'
INFO: [Synth 8-3886] merging instance 'design_1_i/VDMA/i_2_0/axi_mem_intercon_writer/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/first_step_q_reg[12]' (FDRE) to 'design_1_i/VDMA/i_2_0/axi_mem_intercon_writer/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/first_step_q_reg[13]'
INFO: [Synth 8-3886] merging instance 'design_1_i/VDMA/i_2_0/axi_mem_intercon_writer/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/first_step_q_reg[13]' (FDRE) to 'design_1_i/VDMA/i_2_0/axi_mem_intercon_writer/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/first_step_q_reg[14]'
INFO: [Synth 8-3886] merging instance 'design_1_i/VDMA/i_2_0/axi_mem_intercon_writer/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/addr_step_q_reg[0]' (FDRE) to 'design_1_i/VDMA/i_2_0/axi_mem_intercon_writer/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/first_step_q_reg[12]'
INFO: [Synth 8-3886] merging instance 'design_1_i/VDMA/i_2_0/axi_mem_intercon_writer/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/addr_step_q_reg[1]' (FDRE) to 'design_1_i/VDMA/i_2_0/axi_mem_intercon_writer/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/first_step_q_reg[12]'
INFO: [Synth 8-3886] merging instance 'design_1_i/VDMA/i_2_0/axi_mem_intercon_writer/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/addr_step_q_reg[2]' (FDRE) to 'design_1_i/VDMA/i_2_0/axi_mem_intercon_writer/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/first_step_q_reg[12]'
INFO: [Synth 8-3886] merging instance 'design_1_i/VDMA/i_2_0/axi_mem_intercon_writer/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/addr_step_q_reg[3]' (FDRE) to 'design_1_i/VDMA/i_2_0/axi_mem_intercon_writer/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/first_step_q_reg[12]'
INFO: [Synth 8-3886] merging instance 'design_1_i/VDMA/i_2_0/axi_mem_intercon_writer/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/first_step_q_reg[12]' (FDRE) to 'design_1_i/VDMA/i_2_0/axi_mem_intercon_writer/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/first_step_q_reg[13]'
INFO: [Synth 8-3886] merging instance 'design_1_i/VDMA/i_2_0/axi_mem_intercon_writer/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/first_step_q_reg[13]' (FDRE) to 'design_1_i/VDMA/i_2_0/axi_mem_intercon_writer/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/first_step_q_reg[14]'
INFO: [Synth 8-3886] merging instance 'design_1_i/VDMA/i_2_0/axi_mem_intercon_writer/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_ALEN_Q_reg[7]' (FDRE) to 'design_1_i/VDMA/i_2_0/axi_mem_intercon_writer/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/num_transactions_q_reg[3]'
INFO: [Synth 8-3886] merging instance 'design_1_i/VDMA/i_2_0/axi_mem_intercon_writer/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_ALEN_Q_reg[4]' (FDRE) to 'design_1_i/VDMA/i_2_0/axi_mem_intercon_writer/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/num_transactions_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'design_1_i/VDMA/i_2_0/axi_mem_intercon_writer/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_ALEN_Q_reg[5]' (FDRE) to 'design_1_i/VDMA/i_2_0/axi_mem_intercon_writer/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/num_transactions_q_reg[1]'
INFO: [Synth 8-3886] merging instance 'design_1_i/VDMA/i_2_0/axi_mem_intercon_writer/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_ALEN_Q_reg[6]' (FDRE) to 'design_1_i/VDMA/i_2_0/axi_mem_intercon_writer/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/num_transactions_q_reg[2]'
INFO: [Synth 8-3886] merging instance 'design_1_i/VDMA/i_2_0/axi_mem_intercon_writer/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/areset_d_reg[0]' (FD) to 'design_1_i/VDMA/i_2_0/axi_mem_intercon_writer/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/areset_d_reg[0]'
INFO: [Synth 8-3886] merging instance 'design_1_i/VDMA/i_2_0/axi_mem_intercon_writer/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/areset_d_reg[1]' (FD) to 'design_1_i/VDMA/i_2_0/axi_mem_intercon_writer/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/areset_d_reg[1]'
INFO: [Synth 8-3886] merging instance 'design_1_i/VDMA/i_2_0/axi_mem_intercon_writer/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_ALEN_Q_reg[7]' (FDRE) to 'design_1_i/VDMA/i_2_0/axi_mem_intercon_writer/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/num_transactions_q_reg[3]'
INFO: [Synth 8-3886] merging instance 'design_1_i/VDMA/i_2_0/axi_mem_intercon_writer/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_ALEN_Q_reg[4]' (FDRE) to 'design_1_i/VDMA/i_2_0/axi_mem_intercon_writer/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/num_transactions_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'design_1_i/VDMA/i_2_0/axi_mem_intercon_writer/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_ALEN_Q_reg[5]' (FDRE) to 'design_1_i/VDMA/i_2_0/axi_mem_intercon_writer/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/num_transactions_q_reg[1]'
INFO: [Synth 8-3886] merging instance 'design_1_i/VDMA/i_2_0/axi_mem_intercon_writer/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_ALEN_Q_reg[6]' (FDRE) to 'design_1_i/VDMA/i_2_0/axi_mem_intercon_writer/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/num_transactions_q_reg[2]'
INFO: [Synth 8-3886] merging instance 'design_1_i/VDMA/i_2_0/axi_mem_intercon_writer/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/size_mask_q_reg[7]' (FDRE) to 'design_1_i/VDMA/i_2_0/axi_mem_intercon_writer/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/size_mask_q_reg[8]'
INFO: [Synth 8-3886] merging instance 'design_1_i/VDMA/i_2_0/axi_mem_intercon_writer/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/size_mask_q_reg[8]' (FDRE) to 'design_1_i/VDMA/i_2_0/axi_mem_intercon_writer/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/size_mask_q_reg[9]'
INFO: [Synth 8-3886] merging instance 'design_1_i/VDMA/i_2_0/axi_mem_intercon_writer/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/size_mask_q_reg[9]' (FDRE) to 'design_1_i/VDMA/i_2_0/axi_mem_intercon_writer/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/size_mask_q_reg[10]'
INFO: [Synth 8-3886] merging instance 'design_1_i/VDMA/i_2_0/axi_mem_intercon_writer/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/size_mask_q_reg[10]' (FDRE) to 'design_1_i/VDMA/i_2_0/axi_mem_intercon_writer/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/size_mask_q_reg[11]'
INFO: [Synth 8-3886] merging instance 'design_1_i/VDMA/i_2_0/axi_mem_intercon_writer/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/size_mask_q_reg[11]' (FDRE) to 'design_1_i/VDMA/i_2_0/axi_mem_intercon_writer/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/size_mask_q_reg[12]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:09:24 ; elapsed = 00:10:36 . Memory (MB): peak = 1036.961 ; gain = 829.563
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:09:24 ; elapsed = 00:10:36 . Memory (MB): peak = 1036.961 ; gain = 829.563

Report RTL Partitions: 
+------+-----------------------------------+------------+----------+
|      |RTL Partition                      |Replication |Instances |
+------+-----------------------------------+------------+----------+
|1     |convolution_filter__GB0            |           1|     17629|
|2     |convolution_filter__GB1            |           1|      3962|
|3     |Convolution_Filter_imp_K5C8OI__GC0 |           1|      6772|
|4     |VDMA_imp_148AGHI__GB0              |           1|     16579|
|5     |VDMA_imp_148AGHI__GB1              |           1|      5386|
|6     |design_1_clk_wiz_0_0_clk_wiz__GC0  |           1|         4|
|7     |design_1__GC0                      |           1|     12759|
+------+-----------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'axis_data_fifo_reader_to_vga/inst/gen_fifo_generator.fifo_generator_inst/s_aresetn' to pin 'axis_data_fifo_reader_to_vga/inst/in00_inferred/i_2_0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/clk_gen_25M_24M/inst/clk_in1' to pin 'processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'axis_data_fifo_pipeline_to_writer/inst/gen_fifo_generator.fifo_generator_inst/s_aresetn' to pin 'axis_data_fifo_pipeline_to_writer/inst/in00_inferred/i_2_0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'axis_data_fifo_raw_LUMA/inst/gen_fifo_generator.fifo_generator_inst/s_aresetn' to pin 'axis_data_fifo_raw_LUMA/inst/in00_inferred/i_2_0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'axis_data_fifo_raw_CHROMA/inst/gen_fifo_generator.fifo_generator_inst/s_aresetn' to pin 'axis_data_fifo_raw_CHROMA/inst/in00_inferred/i_2_0/O'
INFO: [Synth 8-5820] Moved 5 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:10:08 ; elapsed = 00:11:30 . Memory (MB): peak = 1273.156 ; gain = 1065.758
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:10:24 ; elapsed = 00:11:48 . Memory (MB): peak = 1313.445 ; gain = 1106.047
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-----------------------------------+------------+----------+
|      |RTL Partition                      |Replication |Instances |
+------+-----------------------------------+------------+----------+
|1     |convolution_filter__GB0            |           1|     17629|
|2     |convolution_filter__GB1            |           1|      3962|
|3     |Convolution_Filter_imp_K5C8OI__GC0 |           1|      6772|
|4     |VDMA_imp_148AGHI__GB0              |           1|     16579|
|5     |VDMA_imp_148AGHI__GB1              |           1|      5386|
|6     |design_1_clk_wiz_0_0_clk_wiz__GC0  |           1|         4|
|7     |design_1__GC0                      |           1|     12759|
+------+-----------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance inst/line_buffer_V_0_U/convolution_filter_line_buffer_V_0_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/line_buffer_V_1_U/convolution_filter_line_buffer_V_0_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/line_buffer_V_2_U/convolution_filter_line_buffer_V_0_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/line_buffer_V_3_U/convolution_filter_line_buffer_V_0_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/line_buffer_V_4_U/convolution_filter_line_buffer_V_0_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/line_buffer_V_5_U/convolution_filter_line_buffer_V_0_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/convolution_filter_AXILiteS_s_axi_U/int_kernel_config_V/gen_write[1].mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/convolution_filter_AXILiteS_s_axi_U/int_kernel_config_V/gen_write[1].mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/line_buffer_V_0_U/sep_convolution_filter_line_buffer_V_0_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/line_buffer_V_1_U/sep_convolution_filter_line_buffer_V_0_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/line_buffer_V_2_U/sep_convolution_filter_line_buffer_V_0_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/line_buffer_V_3_U/sep_convolution_filter_line_buffer_V_0_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/line_buffer_V_4_U/sep_convolution_filter_line_buffer_V_0_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/line_buffer_V_5_U/sep_convolution_filter_line_buffer_V_0_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/sep_convolution_filter_AXILiteS_s_axi_U/int_kernel_config_V/gen_write[1].mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/sep_convolution_filter_AXILiteS_s_axi_U/int_kernel_config_V/gen_write[1].mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/ddr_to_axis_reader_SD_base_ddr_addr_m_axi_U/bus_read/buff_rdata/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/buffer_U/ddr_to_axis_reader_SD_buffer_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/buffer_U/ddr_to_axis_reader_SD_buffer_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/buffer_U/ddr_to_axis_reader_SD_buffer_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/buffer_U/ddr_to_axis_reader_SD_buffer_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:11:07 ; elapsed = 00:12:37 . Memory (MB): peak = 1371.441 ; gain = 1164.043
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:11:07 ; elapsed = 00:12:37 . Memory (MB): peak = 1371.441 ; gain = 1164.043

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:11:07 ; elapsed = 00:12:37 . Memory (MB): peak = 1371.441 ; gain = 1164.043
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-5365] Flop inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/aresetn_d_reg[1] is being inverted and renamed to inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/aresetn_d_reg[1]_inv.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [0]. Fanout reduced from 20 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [1]. Fanout reduced from 19 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [2]. Fanout reduced from 19 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [3]. Fanout reduced from 17 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [4]. Fanout reduced from 16 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read [1]. Fanout reduced from 27 to 7 by creating 3 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read [0]. Fanout reduced from 28 to 10 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [0]. Fanout reduced from 43 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [2]. Fanout reduced from 42 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [1]. Fanout reduced from 42 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [3]. Fanout reduced from 40 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [4]. Fanout reduced from 39 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state [1]. Fanout reduced from 25 to 13 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state [0]. Fanout reduced from 25 to 13 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state [1]. Fanout reduced from 24 to 12 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state [0]. Fanout reduced from 24 to 12 by creating 1 replicas.
INFO: [Synth 8-5365] Flop inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/aresetn_d_reg[1] is being inverted and renamed to inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/aresetn_d_reg[1]_inv.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [0]. Fanout reduced from 20 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [1]. Fanout reduced from 19 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [2]. Fanout reduced from 19 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [3]. Fanout reduced from 17 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [4]. Fanout reduced from 16 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read [1]. Fanout reduced from 27 to 7 by creating 3 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read [0]. Fanout reduced from 28 to 10 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [0]. Fanout reduced from 43 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [2]. Fanout reduced from 42 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [1]. Fanout reduced from 42 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [3]. Fanout reduced from 40 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [4]. Fanout reduced from 39 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state [1]. Fanout reduced from 25 to 13 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state [0]. Fanout reduced from 25 to 13 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state [1]. Fanout reduced from 24 to 12 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state [0]. Fanout reduced from 24 to 12 by creating 1 replicas.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:11:15 ; elapsed = 00:12:45 . Memory (MB): peak = 1371.441 ; gain = 1164.043
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:11:16 ; elapsed = 00:12:46 . Memory (MB): peak = 1371.441 ; gain = 1164.043
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:11:26 ; elapsed = 00:12:58 . Memory (MB): peak = 1371.441 ; gain = 1164.043
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:11:27 ; elapsed = 00:12:59 . Memory (MB): peak = 1371.441 ; gain = 1164.043
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:11:29 ; elapsed = 00:13:01 . Memory (MB): peak = 1371.441 ; gain = 1164.043
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:11:30 ; elapsed = 00:13:02 . Memory (MB): peak = 1371.441 ; gain = 1164.043
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BIBUF      |   130|
|2     |BUFG       |     5|
|3     |CARRY4     |  1858|
|4     |DSP48E1    |     5|
|5     |DSP48E1_1  |     3|
|6     |DSP48E1_10 |     1|
|7     |DSP48E1_11 |     2|
|8     |DSP48E1_12 |     4|
|9     |DSP48E1_2  |     4|
|10    |DSP48E1_3  |     1|
|11    |DSP48E1_5  |     1|
|12    |DSP48E1_6  |     1|
|13    |DSP48E1_7  |     2|
|14    |DSP48E1_8  |     1|
|15    |LUT1       |  2229|
|16    |LUT2       |  3947|
|17    |LUT3       |  3769|
|18    |LUT4       |  2550|
|19    |LUT5       |  2348|
|20    |LUT6       |  3612|
|21    |MMCME2_ADV |     1|
|22    |MUXCY      |    83|
|23    |MUXF7      |    54|
|24    |MUXF8      |     8|
|25    |PS7        |     1|
|26    |RAM16X1D   |     2|
|27    |RAM32M     |    30|
|28    |RAM32X1D   |     3|
|29    |RAMB18E1   |    12|
|30    |RAMB18E1_1 |     4|
|31    |RAMB36E1   |     2|
|32    |RAMB36E1_1 |     5|
|33    |RAMB36E1_2 |     2|
|34    |SRL16      |     3|
|35    |SRL16E     |   755|
|36    |SRLC32E    |   141|
|37    |XORCY      |     4|
|38    |FDCE       |   913|
|39    |FDPE       |   368|
|40    |FDR        |    60|
|41    |FDRE       | 12878|
|42    |FDSE       |   169|
|43    |IBUF       |    14|
|44    |OBUF       |    17|
+------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:11:30 ; elapsed = 00:13:02 . Memory (MB): peak = 1371.441 ; gain = 1164.043
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1127 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:05:34 ; elapsed = 00:11:34 . Memory (MB): peak = 1371.441 ; gain = 757.590
Synthesis Optimization Complete : Time (s): cpu = 00:11:30 ; elapsed = 00:13:02 . Memory (MB): peak = 1371.441 ; gain = 1164.043
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 2108 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. design_1_i/clk_gen_25M_24M/inst/clkin1_ibufg 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 138 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 33 instances
  FDR => FDRE: 60 instances
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 2 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 30 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 3 instances
  SRL16 => SRL16E: 3 instances
  SRLC32E => SRL16E: 7 instances

INFO: [Common 17-83] Releasing license: Synthesis
1626 Infos, 313 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:11:40 ; elapsed = 00:13:04 . Memory (MB): peak = 1371.441 ; gain = 1028.441
write_checkpoint: Time (s): cpu = 00:00:25 ; elapsed = 00:00:15 . Memory (MB): peak = 1371.441 ; gain = 0.000
report_utilization: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.474 . Memory (MB): peak = 1371.441 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon Sep 25 21:12:57 2017...
