# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Num 12.srcs/sources_1/new/data_delay.vhd" \
"../../../../Num 12.srcs/sim_1/new/tb_data_delay.vhd" \

# Do not sort compile order
nosort
