{
  "constraints__clocks__count": 1,
  "constraints__clocks__details": [
    "clk: 650.0000"
  ],
  "cts__clock__skew__hold": -45.5568,
  "cts__clock__skew__hold__post_repair": -45.625,
  "cts__clock__skew__hold__pre_repair": -45.625,
  "cts__clock__skew__setup": -45.5568,
  "cts__clock__skew__setup__post_repair": -45.625,
  "cts__clock__skew__setup__pre_repair": -45.625,
  "cts__design__instance__area": 2245.8594,
  "cts__design__instance__area__macros": 0.0,
  "cts__design__instance__area__macros__post_repair": 0.0,
  "cts__design__instance__area__macros__pre_repair": 0.0,
  "cts__design__instance__area__post_repair": 2182.4365,
  "cts__design__instance__area__pre_repair": 2182.4365,
  "cts__design__instance__area__stdcell": 2245.8594,
  "cts__design__instance__area__stdcell__post_repair": 2182.4365,
  "cts__design__instance__area__stdcell__pre_repair": 2182.4365,
  "cts__design__instance__count": 17297,
  "cts__design__instance__count__hold_buffer": 134.0,
  "cts__design__instance__count__macros": 0,
  "cts__design__instance__count__macros__post_repair": 0,
  "cts__design__instance__count__macros__pre_repair": 0,
  "cts__design__instance__count__post_repair": 17133,
  "cts__design__instance__count__pre_repair": 17133,
  "cts__design__instance__count__setup_buffer": 30.0,
  "cts__design__instance__count__stdcell": 17297,
  "cts__design__instance__count__stdcell__post_repair": 17133,
  "cts__design__instance__count__stdcell__pre_repair": 17133,
  "cts__design__instance__displacement__max": 6.48,
  "cts__design__instance__displacement__mean": 0.042,
  "cts__design__instance__displacement__total": 733.613,
  "cts__design__instance__utilization": 0.4013,
  "cts__design__instance__utilization__post_repair": 0.3899,
  "cts__design__instance__utilization__pre_repair": 0.3899,
  "cts__design__instance__utilization__stdcell": 0.4013,
  "cts__design__instance__utilization__stdcell__post_repair": 0.3899,
  "cts__design__instance__utilization__stdcell__pre_repair": 0.3899,
  "cts__design__io": 76,
  "cts__design__io__post_repair": 76,
  "cts__design__io__pre_repair": 76,
  "cts__design__violations": 0,
  "cts__power__internal__total": 0.008,
  "cts__power__internal__total__post_repair": 0.0079,
  "cts__power__internal__total__pre_repair": 0.0079,
  "cts__power__leakage__total": 0.0,
  "cts__power__leakage__total__post_repair": 0.0,
  "cts__power__leakage__total__pre_repair": 0.0,
  "cts__power__switching__total": 0.0041,
  "cts__power__switching__total__post_repair": 0.0041,
  "cts__power__switching__total__pre_repair": 0.0041,
  "cts__power__total": 0.0121,
  "cts__power__total__post_repair": 0.0119,
  "cts__power__total__pre_repair": 0.0119,
  "cts__route__wirelength__estimated": 47436.508,
  "cts__timing__drv__hold_violation_count": 0,
  "cts__timing__drv__hold_violation_count__post_repair": 2,
  "cts__timing__drv__hold_violation_count__pre_repair": 2,
  "cts__timing__drv__max_cap": 0,
  "cts__timing__drv__max_cap__post_repair": 0,
  "cts__timing__drv__max_cap__pre_repair": 0,
  "cts__timing__drv__max_cap_limit": 0.4214,
  "cts__timing__drv__max_cap_limit__post_repair": 0.4151,
  "cts__timing__drv__max_cap_limit__pre_repair": 0.4151,
  "cts__timing__drv__max_fanout": 0,
  "cts__timing__drv__max_fanout__post_repair": 0,
  "cts__timing__drv__max_fanout__pre_repair": 0,
  "cts__timing__drv__max_fanout_limit": 1.0000000150474662e+30,
  "cts__timing__drv__max_fanout_limit__post_repair": 1.0000000150474662e+30,
  "cts__timing__drv__max_fanout_limit__pre_repair": 1.0000000150474662e+30,
  "cts__timing__drv__max_slew": 0,
  "cts__timing__drv__max_slew__post_repair": 0,
  "cts__timing__drv__max_slew__pre_repair": 0,
  "cts__timing__drv__max_slew_limit": 0.4683,
  "cts__timing__drv__max_slew_limit__post_repair": 0.1847,
  "cts__timing__drv__max_slew_limit__pre_repair": 0.1847,
  "cts__timing__drv__setup_violation_count": 0,
  "cts__timing__drv__setup_violation_count__post_repair": 1,
  "cts__timing__drv__setup_violation_count__pre_repair": 1,
  "cts__timing__setup__tns": 0.0,
  "cts__timing__setup__tns__post_repair": -6954.1899,
  "cts__timing__setup__tns__pre_repair": -6954.1899,
  "cts__timing__setup__ws": 0.19,
  "cts__timing__setup__ws__post_repair": -237.34,
  "cts__timing__setup__ws__pre_repair": -237.34,
  "detailedplace__cpu__total": 5.99,
  "detailedplace__design__instance__area": 2172.1284,
  "detailedplace__design__instance__area__macros": 0.0,
  "detailedplace__design__instance__area__stdcell": 2172.1284,
  "detailedplace__design__instance__count": 17032,
  "detailedplace__design__instance__count__macros": 0,
  "detailedplace__design__instance__count__stdcell": 17032,
  "detailedplace__design__instance__displacement__max": 2.538,
  "detailedplace__design__instance__displacement__mean": 0.226,
  "detailedplace__design__instance__displacement__total": 3863.365,
  "detailedplace__design__instance__utilization": 0.3881,
  "detailedplace__design__instance__utilization__stdcell": 0.3881,
  "detailedplace__design__io": 76,
  "detailedplace__design__violations": 0,
  "detailedplace__mem__peak": 276564.0,
  "detailedplace__power__internal__total": 0.0077,
  "detailedplace__power__leakage__total": 0.0,
  "detailedplace__power__switching__total": 0.0023,
  "detailedplace__power__total": 0.0099,
  "detailedplace__route__wirelength__estimated": 44331.748,
  "detailedplace__runtime__total": "0:06.05",
  "detailedplace__timing__drv__hold_violation_count": 0,
  "detailedplace__timing__drv__max_cap": 0,
  "detailedplace__timing__drv__max_cap_limit": 0.4151,
  "detailedplace__timing__drv__max_fanout": 0,
  "detailedplace__timing__drv__max_fanout_limit": 1.0000000150474662e+30,
  "detailedplace__timing__drv__max_slew": 0,
  "detailedplace__timing__drv__max_slew_limit": 0.1847,
  "detailedplace__timing__drv__setup_violation_count": 1,
  "detailedplace__timing__setup__tns": -6954.1899,
  "detailedplace__timing__setup__ws": -237.34,
  "detailedroute__route__drc_errors": 0,
  "detailedroute__route__drc_errors__iter:1": 15472,
  "detailedroute__route__drc_errors__iter:2": 4699,
  "detailedroute__route__drc_errors__iter:3": 4557,
  "detailedroute__route__drc_errors__iter:4": 36,
  "detailedroute__route__drc_errors__iter:5": 0,
  "detailedroute__route__net": 17262,
  "detailedroute__route__net__special": 2,
  "detailedroute__route__vias": 153366,
  "detailedroute__route__vias__multicut": 0,
  "detailedroute__route__vias__singlecut": 153366,
  "detailedroute__route__wirelength": 64322,
  "detailedroute__route__wirelength__iter:1": 65045,
  "detailedroute__route__wirelength__iter:2": 64577,
  "detailedroute__route__wirelength__iter:3": 64343,
  "detailedroute__route__wirelength__iter:4": 64324,
  "detailedroute__route__wirelength__iter:5": 64322,
  "finish__clock__skew__hold": -45.2843,
  "finish__clock__skew__setup": -44.7626,
  "finish__cpu__total": 19.07,
  "finish__design__instance__area": 2245.8594,
  "finish__design__instance__area__macros": 0.0,
  "finish__design__instance__area__stdcell": 2245.8594,
  "finish__design__instance__count": 17297,
  "finish__design__instance__count__macros": 0,
  "finish__design__instance__count__stdcell": 17297,
  "finish__design__instance__utilization": 0.4013,
  "finish__design__instance__utilization__stdcell": 0.4013,
  "finish__design__io": 76,
  "finish__mem__peak": 1192656.0,
  "finish__power__internal__total": 0.008,
  "finish__power__leakage__total": 0.0,
  "finish__power__switching__total": 0.0042,
  "finish__power__total": 0.0122,
  "finish__runtime__total": "0:19.34",
  "finish__timing__drv__hold_violation_count": 1.0,
  "finish__timing__drv__max_cap": 0,
  "finish__timing__drv__max_cap_limit": 0.3969,
  "finish__timing__drv__max_fanout": 0,
  "finish__timing__drv__max_fanout_limit": 1.0000000150474662e+30,
  "finish__timing__drv__max_slew": 0,
  "finish__timing__drv__max_slew_limit": 0.1383,
  "finish__timing__drv__setup_violation_count": 0.0,
  "finish__timing__setup__tns": -705.77,
  "finish__timing__setup__ws": -50.75,
  "finish__timing__wns_percent_delay": -7.982596,
  "floorplan__cpu__total": 0.86,
  "floorplan__design__instance__area": 1988.6682,
  "floorplan__design__instance__area__macros": 0.0,
  "floorplan__design__instance__area__stdcell": 1988.6682,
  "floorplan__design__instance__count": 14839,
  "floorplan__design__instance__count__macros": 0,
  "floorplan__design__instance__count__stdcell": 14839,
  "floorplan__design__instance__utilization": 0.3553,
  "floorplan__design__instance__utilization__stdcell": 0.3553,
  "floorplan__design__io": 76,
  "floorplan__mem__peak": 203960.0,
  "floorplan__power__internal__total": 0.0084,
  "floorplan__power__leakage__total": 0.0,
  "floorplan__power__switching__total": 0.0015,
  "floorplan__power__total": 0.01,
  "floorplan__runtime__total": "0:00.91",
  "floorplan__timing__setup__tns": -6569287.0,
  "floorplan__timing__setup__ws": -7875.5698,
  "globalplace__design__instance__area": 2012.9585,
  "globalplace__design__instance__area__macros": 0.0,
  "globalplace__design__instance__area__stdcell": 2012.9585,
  "globalplace__design__instance__count": 15672,
  "globalplace__design__instance__count__macros": 0,
  "globalplace__design__instance__count__stdcell": 15672,
  "globalplace__design__instance__utilization": 0.3596,
  "globalplace__design__instance__utilization__stdcell": 0.3596,
  "globalplace__design__io": 76,
  "globalplace__power__internal__total": 0.0098,
  "globalplace__power__leakage__total": 0.0,
  "globalplace__power__switching__total": 0.0019,
  "globalplace__power__total": 0.0117,
  "globalplace__timing__setup__tns": -13703065.0,
  "globalplace__timing__setup__ws": -14923.96,
  "globalroute__clock__skew__hold": -46.806,
  "globalroute__clock__skew__setup": -46.806,
  "globalroute__design__instance__area": 2245.8594,
  "globalroute__design__instance__area__macros": 0.0,
  "globalroute__design__instance__area__stdcell": 2245.8594,
  "globalroute__design__instance__count": 17297,
  "globalroute__design__instance__count__macros": 0,
  "globalroute__design__instance__count__stdcell": 17297,
  "globalroute__design__instance__utilization": 0.4013,
  "globalroute__design__instance__utilization__stdcell": 0.4013,
  "globalroute__design__io": 76,
  "globalroute__power__internal__total": 0.008,
  "globalroute__power__leakage__total": 0.0,
  "globalroute__power__switching__total": 0.0043,
  "globalroute__power__total": 0.0123,
  "globalroute__timing__clock__slack": -27.974,
  "globalroute__timing__drv__hold_violation_count": 0,
  "globalroute__timing__drv__max_cap": 0,
  "globalroute__timing__drv__max_cap_limit": 0.4041,
  "globalroute__timing__drv__max_fanout": 0,
  "globalroute__timing__drv__max_fanout_limit": 1.0000000150474662e+30,
  "globalroute__timing__drv__max_slew": 0,
  "globalroute__timing__drv__max_slew_limit": 0.4049,
  "globalroute__timing__drv__setup_violation_count": 1,
  "globalroute__timing__setup__tns": -270.8,
  "globalroute__timing__setup__ws": -27.97,
  "placeopt__cpu__total": 8.78,
  "placeopt__design__instance__area": 2172.1284,
  "placeopt__design__instance__area__macros": 0.0,
  "placeopt__design__instance__area__macros__pre_opt": 0.0,
  "placeopt__design__instance__area__pre_opt": 2012.9585,
  "placeopt__design__instance__area__stdcell": 2172.1284,
  "placeopt__design__instance__area__stdcell__pre_opt": 2012.9585,
  "placeopt__design__instance__count": 17032,
  "placeopt__design__instance__count__macros": 0,
  "placeopt__design__instance__count__macros__pre_opt": 0,
  "placeopt__design__instance__count__pre_opt": 15672,
  "placeopt__design__instance__count__stdcell": 17032,
  "placeopt__design__instance__count__stdcell__pre_opt": 15672,
  "placeopt__design__instance__utilization": 0.3881,
  "placeopt__design__instance__utilization__pre_opt": 0.3596,
  "placeopt__design__instance__utilization__stdcell": 0.3881,
  "placeopt__design__instance__utilization__stdcell__pre_opt": 0.3596,
  "placeopt__design__io": 76,
  "placeopt__design__io__pre_opt": 76,
  "placeopt__mem__peak": 300012.0,
  "placeopt__power__internal__total": 0.0077,
  "placeopt__power__internal__total__pre_opt": 0.0098,
  "placeopt__power__leakage__total": 0.0,
  "placeopt__power__leakage__total__pre_opt": 0.0,
  "placeopt__power__switching__total": 0.0023,
  "placeopt__power__switching__total__pre_opt": 0.0019,
  "placeopt__power__total": 0.0101,
  "placeopt__power__total__pre_opt": 0.0117,
  "placeopt__runtime__total": "0:08.87",
  "placeopt__timing__drv__hold_violation_count": 0,
  "placeopt__timing__drv__max_cap": 0,
  "placeopt__timing__drv__max_cap_limit": 0.4168,
  "placeopt__timing__drv__max_fanout": 0,
  "placeopt__timing__drv__max_fanout_limit": 1.0000000150474662e+30,
  "placeopt__timing__drv__max_slew": 0,
  "placeopt__timing__drv__max_slew_limit": 0.1883,
  "placeopt__timing__drv__setup_violation_count": 1,
  "placeopt__timing__setup__tns": -6856.3701,
  "placeopt__timing__setup__tns__pre_opt": -13703065.0,
  "placeopt__timing__setup__ws": -232.01,
  "placeopt__timing__setup__ws__pre_opt": -14923.96,
  "run__flow__design": "sha3",
  "run__flow__generate_date": "2022-11-07 15:03",
  "run__flow__metrics_version": "Metrics_2.1.2",
  "run__flow__openroad_commit": "N/A",
  "run__flow__openroad_version": "35f7ef618ef7cde8db2d25912028d236e0991c4a",
  "run__flow__platform": "asap7",
  "run__flow__platform__capacitance_units": "1fF",
  "run__flow__platform__current_units": "1mA",
  "run__flow__platform__distance_units": "1um",
  "run__flow__platform__power_units": "1pW",
  "run__flow__platform__resistance_units": "1kohm",
  "run__flow__platform__time_units": "1ps",
  "run__flow__platform__voltage_units": "1v",
  "run__flow__platform_commit": "6e3a49239d33a0dc8139d4f0293a3bee376345d6",
  "run__flow__scripts_commit": "6e3a49239d33a0dc8139d4f0293a3bee376345d6",
  "run__flow__uuid": "a67066ff-ded3-4695-aef2-cce0a92ec7a3",
  "run__flow__variant": "base",
  "synth__cpu__total": 14.98,
  "synth__design__instance__area__stdcell": 2084.96916,
  "synth__design__instance__count__stdcell": 16159.0,
  "synth__mem__peak": 136176.0,
  "synth__runtime__total": "0:15.31",
  "total_time": "0:00:50.480000"
}