
BMSv1.0_Unit_Tests.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00011530  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000140c  080116c0  080116c0  000216c0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08012acc  08012acc  000301fc  2**0
                  CONTENTS
  4 .ARM          00000000  08012acc  08012acc  000301fc  2**0
                  CONTENTS
  5 .preinit_array 00000000  08012acc  08012acc  000301fc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08012acc  08012acc  00022acc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08012ad0  08012ad0  00022ad0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001fc  20000000  08012ad4  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000301fc  2**0
                  CONTENTS
 10 .bss          00004b78  200001fc  200001fc  000301fc  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  20004d74  20004d74  000301fc  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000301fc  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001de65  00000000  00000000  0003022c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000040f7  00000000  00000000  0004e091  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000013f0  00000000  00000000  00052188  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00001248  00000000  00000000  00053578  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000220ab  00000000  00000000  000547c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001c3dc  00000000  00000000  0007686b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000bcf8e  00000000  00000000  00092c47  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000053  00000000  00000000  0014fbd5  2**0
                  CONTENTS, READONLY
 21 .debug_frame  0000649c  00000000  00000000  0014fc28  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001fc 	.word	0x200001fc
 80001ac:	00000000 	.word	0x00000000
 80001b0:	080116a8 	.word	0x080116a8

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000200 	.word	0x20000200
 80001cc:	080116a8 	.word	0x080116a8

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2uiz>:
 8000ba8:	004a      	lsls	r2, r1, #1
 8000baa:	d211      	bcs.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bb0:	d211      	bcs.n	8000bd6 <__aeabi_d2uiz+0x2e>
 8000bb2:	d50d      	bpl.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d40e      	bmi.n	8000bdc <__aeabi_d2uiz+0x34>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	fa23 f002 	lsr.w	r0, r3, r2
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bda:	d102      	bne.n	8000be2 <__aeabi_d2uiz+0x3a>
 8000bdc:	f04f 30ff 	mov.w	r0, #4294967295
 8000be0:	4770      	bx	lr
 8000be2:	f04f 0000 	mov.w	r0, #0
 8000be6:	4770      	bx	lr

08000be8 <__aeabi_d2f>:
 8000be8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bec:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bf0:	bf24      	itt	cs
 8000bf2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bf6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bfa:	d90d      	bls.n	8000c18 <__aeabi_d2f+0x30>
 8000bfc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c00:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c04:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c08:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c0c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c10:	bf08      	it	eq
 8000c12:	f020 0001 	biceq.w	r0, r0, #1
 8000c16:	4770      	bx	lr
 8000c18:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c1c:	d121      	bne.n	8000c62 <__aeabi_d2f+0x7a>
 8000c1e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c22:	bfbc      	itt	lt
 8000c24:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c28:	4770      	bxlt	lr
 8000c2a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c2e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c32:	f1c2 0218 	rsb	r2, r2, #24
 8000c36:	f1c2 0c20 	rsb	ip, r2, #32
 8000c3a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c3e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c42:	bf18      	it	ne
 8000c44:	f040 0001 	orrne.w	r0, r0, #1
 8000c48:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c4c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c50:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c54:	ea40 000c 	orr.w	r0, r0, ip
 8000c58:	fa23 f302 	lsr.w	r3, r3, r2
 8000c5c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c60:	e7cc      	b.n	8000bfc <__aeabi_d2f+0x14>
 8000c62:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c66:	d107      	bne.n	8000c78 <__aeabi_d2f+0x90>
 8000c68:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c6c:	bf1e      	ittt	ne
 8000c6e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c72:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c76:	4770      	bxne	lr
 8000c78:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c7c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c80:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c84:	4770      	bx	lr
 8000c86:	bf00      	nop

08000c88 <driverHWSPI1Init>:

#include "driverHWSPI1.h"

SPI_HandleTypeDef driverHWSPI1Handle;

void driverHWSPI1Init(GPIO_TypeDef* GPIOCSPort, uint16_t GPIO_CSPin) {
 8000c88:	b580      	push	{r7, lr}
 8000c8a:	b082      	sub	sp, #8
 8000c8c:	af00      	add	r7, sp, #0
 8000c8e:	6078      	str	r0, [r7, #4]
 8000c90:	460b      	mov	r3, r1
 8000c92:	807b      	strh	r3, [r7, #2]
  driverHWSPI1Handle.Instance = SPI1;
 8000c94:	4b1e      	ldr	r3, [pc, #120]	; (8000d10 <driverHWSPI1Init+0x88>)
 8000c96:	4a1f      	ldr	r2, [pc, #124]	; (8000d14 <driverHWSPI1Init+0x8c>)
 8000c98:	601a      	str	r2, [r3, #0]
  driverHWSPI1Handle.Init.Mode = SPI_MODE_MASTER;
 8000c9a:	4b1d      	ldr	r3, [pc, #116]	; (8000d10 <driverHWSPI1Init+0x88>)
 8000c9c:	f44f 7282 	mov.w	r2, #260	; 0x104
 8000ca0:	605a      	str	r2, [r3, #4]
  driverHWSPI1Handle.Init.Direction = SPI_DIRECTION_2LINES;
 8000ca2:	4b1b      	ldr	r3, [pc, #108]	; (8000d10 <driverHWSPI1Init+0x88>)
 8000ca4:	2200      	movs	r2, #0
 8000ca6:	609a      	str	r2, [r3, #8]
  driverHWSPI1Handle.Init.DataSize = SPI_DATASIZE_8BIT;
 8000ca8:	4b19      	ldr	r3, [pc, #100]	; (8000d10 <driverHWSPI1Init+0x88>)
 8000caa:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8000cae:	60da      	str	r2, [r3, #12]
  driverHWSPI1Handle.Init.CLKPolarity = SPI_POLARITY_HIGH;
 8000cb0:	4b17      	ldr	r3, [pc, #92]	; (8000d10 <driverHWSPI1Init+0x88>)
 8000cb2:	2202      	movs	r2, #2
 8000cb4:	611a      	str	r2, [r3, #16]
  driverHWSPI1Handle.Init.CLKPhase = SPI_PHASE_2EDGE;
 8000cb6:	4b16      	ldr	r3, [pc, #88]	; (8000d10 <driverHWSPI1Init+0x88>)
 8000cb8:	2201      	movs	r2, #1
 8000cba:	615a      	str	r2, [r3, #20]
  driverHWSPI1Handle.Init.NSS = SPI_NSS_HARD_OUTPUT;
 8000cbc:	4b14      	ldr	r3, [pc, #80]	; (8000d10 <driverHWSPI1Init+0x88>)
 8000cbe:	f44f 2280 	mov.w	r2, #262144	; 0x40000
 8000cc2:	619a      	str	r2, [r3, #24]
  driverHWSPI1Handle.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_256;
 8000cc4:	4b12      	ldr	r3, [pc, #72]	; (8000d10 <driverHWSPI1Init+0x88>)
 8000cc6:	2238      	movs	r2, #56	; 0x38
 8000cc8:	61da      	str	r2, [r3, #28]
  driverHWSPI1Handle.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000cca:	4b11      	ldr	r3, [pc, #68]	; (8000d10 <driverHWSPI1Init+0x88>)
 8000ccc:	2200      	movs	r2, #0
 8000cce:	621a      	str	r2, [r3, #32]
  driverHWSPI1Handle.Init.TIMode = SPI_TIMODE_DISABLE;
 8000cd0:	4b0f      	ldr	r3, [pc, #60]	; (8000d10 <driverHWSPI1Init+0x88>)
 8000cd2:	2200      	movs	r2, #0
 8000cd4:	625a      	str	r2, [r3, #36]	; 0x24
  driverHWSPI1Handle.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000cd6:	4b0e      	ldr	r3, [pc, #56]	; (8000d10 <driverHWSPI1Init+0x88>)
 8000cd8:	2200      	movs	r2, #0
 8000cda:	629a      	str	r2, [r3, #40]	; 0x28
  driverHWSPI1Handle.Init.CRCPolynomial = 7;
 8000cdc:	4b0c      	ldr	r3, [pc, #48]	; (8000d10 <driverHWSPI1Init+0x88>)
 8000cde:	2207      	movs	r2, #7
 8000ce0:	62da      	str	r2, [r3, #44]	; 0x2c
  driverHWSPI1Handle.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8000ce2:	4b0b      	ldr	r3, [pc, #44]	; (8000d10 <driverHWSPI1Init+0x88>)
 8000ce4:	2200      	movs	r2, #0
 8000ce6:	631a      	str	r2, [r3, #48]	; 0x30
  driverHWSPI1Handle.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 8000ce8:	4b09      	ldr	r3, [pc, #36]	; (8000d10 <driverHWSPI1Init+0x88>)
 8000cea:	2200      	movs	r2, #0
 8000cec:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&driverHWSPI1Handle) != HAL_OK)
 8000cee:	4808      	ldr	r0, [pc, #32]	; (8000d10 <driverHWSPI1Init+0x88>)
 8000cf0:	f006 ffd4 	bl	8007c9c <HAL_SPI_Init>
 8000cf4:	4603      	mov	r3, r0
 8000cf6:	2b00      	cmp	r3, #0
 8000cf8:	d000      	beq.n	8000cfc <driverHWSPI1Init+0x74>
  {
    while(true);
 8000cfa:	e7fe      	b.n	8000cfa <driverHWSPI1Init+0x72>
  }

	HAL_GPIO_WritePin(GPIOCSPort,GPIO_CSPin,GPIO_PIN_SET);
 8000cfc:	887b      	ldrh	r3, [r7, #2]
 8000cfe:	2201      	movs	r2, #1
 8000d00:	4619      	mov	r1, r3
 8000d02:	6878      	ldr	r0, [r7, #4]
 8000d04:	f005 f91e 	bl	8005f44 <HAL_GPIO_WritePin>
};
 8000d08:	bf00      	nop
 8000d0a:	3708      	adds	r7, #8
 8000d0c:	46bd      	mov	sp, r7
 8000d0e:	bd80      	pop	{r7, pc}
 8000d10:	2000046c 	.word	0x2000046c
 8000d14:	40013000 	.word	0x40013000

08000d18 <driverHWSPI1Write>:

bool driverHWSPI1Write(uint8_t *writeBuffer, uint8_t noOfBytesToWrite, GPIO_TypeDef* GPIOCSPort, uint16_t GPIO_CSPin) {
 8000d18:	b580      	push	{r7, lr}
 8000d1a:	b088      	sub	sp, #32
 8000d1c:	af02      	add	r7, sp, #8
 8000d1e:	60f8      	str	r0, [r7, #12]
 8000d20:	607a      	str	r2, [r7, #4]
 8000d22:	461a      	mov	r2, r3
 8000d24:	460b      	mov	r3, r1
 8000d26:	72fb      	strb	r3, [r7, #11]
 8000d28:	4613      	mov	r3, r2
 8000d2a:	813b      	strh	r3, [r7, #8]
	uint8_t *readBuffer;																																					// Make fake buffer holder
	HAL_StatusTypeDef halReturnStatus;																														// Make holder for HAL state
	readBuffer = malloc(noOfBytesToWrite);																												// Make fake buffer for
 8000d2c:	7afb      	ldrb	r3, [r7, #11]
 8000d2e:	4618      	mov	r0, r3
 8000d30:	f00d fe18 	bl	800e964 <malloc>
 8000d34:	4603      	mov	r3, r0
 8000d36:	617b      	str	r3, [r7, #20]

	HAL_GPIO_WritePin(GPIOCSPort,GPIO_CSPin,GPIO_PIN_RESET);																      // Make CS low
 8000d38:	893b      	ldrh	r3, [r7, #8]
 8000d3a:	2200      	movs	r2, #0
 8000d3c:	4619      	mov	r1, r3
 8000d3e:	6878      	ldr	r0, [r7, #4]
 8000d40:	f005 f900 	bl	8005f44 <HAL_GPIO_WritePin>
	halReturnStatus = HAL_SPI_TransmitReceive(&driverHWSPI1Handle,writeBuffer,readBuffer,noOfBytesToWrite,driverHWSPI1DefaultTimeout);	// Write desired data to slave and store the received data in readBuffer
 8000d44:	7afb      	ldrb	r3, [r7, #11]
 8000d46:	b29b      	uxth	r3, r3
 8000d48:	2264      	movs	r2, #100	; 0x64
 8000d4a:	9200      	str	r2, [sp, #0]
 8000d4c:	697a      	ldr	r2, [r7, #20]
 8000d4e:	68f9      	ldr	r1, [r7, #12]
 8000d50:	480f      	ldr	r0, [pc, #60]	; (8000d90 <driverHWSPI1Write+0x78>)
 8000d52:	f007 f9bc 	bl	80080ce <HAL_SPI_TransmitReceive>
 8000d56:	4603      	mov	r3, r0
 8000d58:	74fb      	strb	r3, [r7, #19]
	while( driverHWSPI1Handle.State == HAL_SPI_STATE_BUSY );  																		// Wait until transmission is complete
 8000d5a:	bf00      	nop
 8000d5c:	4b0c      	ldr	r3, [pc, #48]	; (8000d90 <driverHWSPI1Write+0x78>)
 8000d5e:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8000d62:	b2db      	uxtb	r3, r3
 8000d64:	2b02      	cmp	r3, #2
 8000d66:	d0f9      	beq.n	8000d5c <driverHWSPI1Write+0x44>
	HAL_GPIO_WritePin(GPIOCSPort,GPIO_CSPin,GPIO_PIN_SET);																	      // Make CS High
 8000d68:	893b      	ldrh	r3, [r7, #8]
 8000d6a:	2201      	movs	r2, #1
 8000d6c:	4619      	mov	r1, r3
 8000d6e:	6878      	ldr	r0, [r7, #4]
 8000d70:	f005 f8e8 	bl	8005f44 <HAL_GPIO_WritePin>

	free(readBuffer);																																							// Dump de fake buffer
 8000d74:	6978      	ldr	r0, [r7, #20]
 8000d76:	f00d fdfd 	bl	800e974 <free>

	return (halReturnStatus == HAL_OK);																														// Return true if all went OK
 8000d7a:	7cfb      	ldrb	r3, [r7, #19]
 8000d7c:	2b00      	cmp	r3, #0
 8000d7e:	bf0c      	ite	eq
 8000d80:	2301      	moveq	r3, #1
 8000d82:	2300      	movne	r3, #0
 8000d84:	b2db      	uxtb	r3, r3
};
 8000d86:	4618      	mov	r0, r3
 8000d88:	3718      	adds	r7, #24
 8000d8a:	46bd      	mov	sp, r7
 8000d8c:	bd80      	pop	{r7, pc}
 8000d8e:	bf00      	nop
 8000d90:	2000046c 	.word	0x2000046c

08000d94 <driverHWSPI1WriteRead>:

bool driverHWSPI1WriteRead(uint8_t *writeBuffer, uint8_t noOfBytesToWrite, uint8_t *readBuffer, uint8_t noOfBytesToRead, GPIO_TypeDef* GPIOCSPort, uint16_t GPIO_CSPin) {
 8000d94:	b580      	push	{r7, lr}
 8000d96:	b08a      	sub	sp, #40	; 0x28
 8000d98:	af02      	add	r7, sp, #8
 8000d9a:	60f8      	str	r0, [r7, #12]
 8000d9c:	607a      	str	r2, [r7, #4]
 8000d9e:	461a      	mov	r2, r3
 8000da0:	460b      	mov	r3, r1
 8000da2:	72fb      	strb	r3, [r7, #11]
 8000da4:	4613      	mov	r3, r2
 8000da6:	72bb      	strb	r3, [r7, #10]
	uint8_t *writeArray, *readArray;
	HAL_StatusTypeDef halReturnStatus;																														// Make holder for HAL state

	writeArray = malloc(sizeof(uint8_t)*(noOfBytesToWrite+noOfBytesToRead));
 8000da8:	7afa      	ldrb	r2, [r7, #11]
 8000daa:	7abb      	ldrb	r3, [r7, #10]
 8000dac:	4413      	add	r3, r2
 8000dae:	4618      	mov	r0, r3
 8000db0:	f00d fdd8 	bl	800e964 <malloc>
 8000db4:	4603      	mov	r3, r0
 8000db6:	61fb      	str	r3, [r7, #28]
	readArray = malloc(sizeof(uint8_t)*(noOfBytesToWrite+noOfBytesToRead));
 8000db8:	7afa      	ldrb	r2, [r7, #11]
 8000dba:	7abb      	ldrb	r3, [r7, #10]
 8000dbc:	4413      	add	r3, r2
 8000dbe:	4618      	mov	r0, r3
 8000dc0:	f00d fdd0 	bl	800e964 <malloc>
 8000dc4:	4603      	mov	r3, r0
 8000dc6:	61bb      	str	r3, [r7, #24]

	memset(writeArray,0xFF,noOfBytesToWrite+noOfBytesToRead);
 8000dc8:	7afa      	ldrb	r2, [r7, #11]
 8000dca:	7abb      	ldrb	r3, [r7, #10]
 8000dcc:	4413      	add	r3, r2
 8000dce:	461a      	mov	r2, r3
 8000dd0:	21ff      	movs	r1, #255	; 0xff
 8000dd2:	69f8      	ldr	r0, [r7, #28]
 8000dd4:	f00d fde4 	bl	800e9a0 <memset>
	memcpy(writeArray,writeBuffer,noOfBytesToWrite);
 8000dd8:	7afb      	ldrb	r3, [r7, #11]
 8000dda:	461a      	mov	r2, r3
 8000ddc:	68f9      	ldr	r1, [r7, #12]
 8000dde:	69f8      	ldr	r0, [r7, #28]
 8000de0:	f00d fdd0 	bl	800e984 <memcpy>

	HAL_GPIO_WritePin(GPIOCSPort,GPIO_CSPin,GPIO_PIN_RESET);
 8000de4:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8000de6:	2200      	movs	r2, #0
 8000de8:	4619      	mov	r1, r3
 8000dea:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8000dec:	f005 f8aa 	bl	8005f44 <HAL_GPIO_WritePin>
	halReturnStatus = HAL_SPI_TransmitReceive(&driverHWSPI1Handle,writeArray,readArray,noOfBytesToWrite+noOfBytesToRead,driverHWSPI1DefaultTimeout);
 8000df0:	7afb      	ldrb	r3, [r7, #11]
 8000df2:	b29a      	uxth	r2, r3
 8000df4:	7abb      	ldrb	r3, [r7, #10]
 8000df6:	b29b      	uxth	r3, r3
 8000df8:	4413      	add	r3, r2
 8000dfa:	b29b      	uxth	r3, r3
 8000dfc:	2264      	movs	r2, #100	; 0x64
 8000dfe:	9200      	str	r2, [sp, #0]
 8000e00:	69ba      	ldr	r2, [r7, #24]
 8000e02:	69f9      	ldr	r1, [r7, #28]
 8000e04:	4814      	ldr	r0, [pc, #80]	; (8000e58 <driverHWSPI1WriteRead+0xc4>)
 8000e06:	f007 f962 	bl	80080ce <HAL_SPI_TransmitReceive>
 8000e0a:	4603      	mov	r3, r0
 8000e0c:	75fb      	strb	r3, [r7, #23]
	while( driverHWSPI1Handle.State == HAL_SPI_STATE_BUSY );  // wait xmission complete
 8000e0e:	bf00      	nop
 8000e10:	4b11      	ldr	r3, [pc, #68]	; (8000e58 <driverHWSPI1WriteRead+0xc4>)
 8000e12:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8000e16:	b2db      	uxtb	r3, r3
 8000e18:	2b02      	cmp	r3, #2
 8000e1a:	d0f9      	beq.n	8000e10 <driverHWSPI1WriteRead+0x7c>
	HAL_GPIO_WritePin(GPIOCSPort,GPIO_CSPin,GPIO_PIN_SET);
 8000e1c:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8000e1e:	2201      	movs	r2, #1
 8000e20:	4619      	mov	r1, r3
 8000e22:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8000e24:	f005 f88e 	bl	8005f44 <HAL_GPIO_WritePin>

	memcpy(readBuffer,readArray+noOfBytesToWrite,noOfBytesToRead);
 8000e28:	7afb      	ldrb	r3, [r7, #11]
 8000e2a:	69ba      	ldr	r2, [r7, #24]
 8000e2c:	4413      	add	r3, r2
 8000e2e:	7aba      	ldrb	r2, [r7, #10]
 8000e30:	4619      	mov	r1, r3
 8000e32:	6878      	ldr	r0, [r7, #4]
 8000e34:	f00d fda6 	bl	800e984 <memcpy>

	free(writeArray);
 8000e38:	69f8      	ldr	r0, [r7, #28]
 8000e3a:	f00d fd9b 	bl	800e974 <free>
	free(readArray);
 8000e3e:	69b8      	ldr	r0, [r7, #24]
 8000e40:	f00d fd98 	bl	800e974 <free>

	return (halReturnStatus == HAL_OK);																														// Return true if all went OK
 8000e44:	7dfb      	ldrb	r3, [r7, #23]
 8000e46:	2b00      	cmp	r3, #0
 8000e48:	bf0c      	ite	eq
 8000e4a:	2301      	moveq	r3, #1
 8000e4c:	2300      	movne	r3, #0
 8000e4e:	b2db      	uxtb	r3, r3
};
 8000e50:	4618      	mov	r0, r3
 8000e52:	3720      	adds	r7, #32
 8000e54:	46bd      	mov	sp, r7
 8000e56:	bd80      	pop	{r7, pc}
 8000e58:	2000046c 	.word	0x2000046c

08000e5c <driverSWLTC6804DelayMS>:
uint8_t driverSWLTC6804MaxNoOfCellPerModule = 0;
uint8_t driverSWLTC6804MaxNoOfTempSensorPerModule = 0;

driverLTC6804ConfigStructTypedef driverSWLTC6804ConfigStruct;

void driverSWLTC6804DelayMS(uint32_t delayMS) {
 8000e5c:	b580      	push	{r7, lr}
 8000e5e:	b084      	sub	sp, #16
 8000e60:	af00      	add	r7, sp, #0
 8000e62:	6078      	str	r0, [r7, #4]
	uint32_t currentTick = HAL_GetTick();
 8000e64:	f003 fed8 	bl	8004c18 <HAL_GetTick>
 8000e68:	4603      	mov	r3, r0
 8000e6a:	60fb      	str	r3, [r7, #12]
	while(!modDelayTick1ms(&currentTick,delayMS)){};
 8000e6c:	bf00      	nop
 8000e6e:	f107 030c 	add.w	r3, r7, #12
 8000e72:	6879      	ldr	r1, [r7, #4]
 8000e74:	4618      	mov	r0, r3
 8000e76:	f003 fb84 	bl	8004582 <modDelayTick1ms>
 8000e7a:	4603      	mov	r3, r0
 8000e7c:	2b00      	cmp	r3, #0
 8000e7e:	d0f6      	beq.n	8000e6e <driverSWLTC6804DelayMS+0x12>
}
 8000e80:	bf00      	nop
 8000e82:	bf00      	nop
 8000e84:	3710      	adds	r7, #16
 8000e86:	46bd      	mov	sp, r7
 8000e88:	bd80      	pop	{r7, pc}
	...

08000e8c <driverSWLTC6804Init>:

void driverSWLTC6804Init(driverLTC6804ConfigStructTypedef configStruct, uint8_t totalNumberOfLTCs, uint8_t noOfCellPerModule, uint8_t noOfTempSensorPerModule, uint8_t cellMonitorType) {
 8000e8c:	b084      	sub	sp, #16
 8000e8e:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000e90:	b085      	sub	sp, #20
 8000e92:	af00      	add	r7, sp, #0
 8000e94:	f107 0428 	add.w	r4, r7, #40	; 0x28
 8000e98:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 8000e9c:	466b      	mov	r3, sp
 8000e9e:	461e      	mov	r6, r3
	driverSWLTC6804ConfigStruct = configStruct;
 8000ea0:	4b3e      	ldr	r3, [pc, #248]	; (8000f9c <driverSWLTC6804Init+0x110>)
 8000ea2:	461d      	mov	r5, r3
 8000ea4:	f107 0428 	add.w	r4, r7, #40	; 0x28
 8000ea8:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000eaa:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000eac:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8000eb0:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
	driverSWLTC6804TotalNumberOfICs = totalNumberOfLTCs;
 8000eb4:	4a3a      	ldr	r2, [pc, #232]	; (8000fa0 <driverSWLTC6804Init+0x114>)
 8000eb6:	f897 3048 	ldrb.w	r3, [r7, #72]	; 0x48
 8000eba:	7013      	strb	r3, [r2, #0]
	driverSWLTC6804MaxNoOfCellPerModule = noOfCellPerModule;
 8000ebc:	4a39      	ldr	r2, [pc, #228]	; (8000fa4 <driverSWLTC6804Init+0x118>)
 8000ebe:	f897 304c 	ldrb.w	r3, [r7, #76]	; 0x4c
 8000ec2:	7013      	strb	r3, [r2, #0]
	driverSWLTC6804MaxNoOfTempSensorPerModule = noOfTempSensorPerModule;
 8000ec4:	4a38      	ldr	r2, [pc, #224]	; (8000fa8 <driverSWLTC6804Init+0x11c>)
 8000ec6:	f897 3050 	ldrb.w	r3, [r7, #80]	; 0x50
 8000eca:	7013      	strb	r3, [r2, #0]

	uint8_t rxConfig [driverSWLTC6804TotalNumberOfICs][8];
 8000ecc:	4b34      	ldr	r3, [pc, #208]	; (8000fa0 <driverSWLTC6804Init+0x114>)
 8000ece:	781c      	ldrb	r4, [r3, #0]
 8000ed0:	4623      	mov	r3, r4
 8000ed2:	3b01      	subs	r3, #1
 8000ed4:	60bb      	str	r3, [r7, #8]
 8000ed6:	b2e0      	uxtb	r0, r4
 8000ed8:	f04f 0100 	mov.w	r1, #0
 8000edc:	f04f 0200 	mov.w	r2, #0
 8000ee0:	f04f 0300 	mov.w	r3, #0
 8000ee4:	018b      	lsls	r3, r1, #6
 8000ee6:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8000eea:	0182      	lsls	r2, r0, #6
 8000eec:	b2e0      	uxtb	r0, r4
 8000eee:	f04f 0100 	mov.w	r1, #0
 8000ef2:	f04f 0200 	mov.w	r2, #0
 8000ef6:	f04f 0300 	mov.w	r3, #0
 8000efa:	018b      	lsls	r3, r1, #6
 8000efc:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8000f00:	0182      	lsls	r2, r0, #6
 8000f02:	4623      	mov	r3, r4
 8000f04:	00db      	lsls	r3, r3, #3
 8000f06:	3307      	adds	r3, #7
 8000f08:	08db      	lsrs	r3, r3, #3
 8000f0a:	00db      	lsls	r3, r3, #3
 8000f0c:	ebad 0d03 	sub.w	sp, sp, r3
 8000f10:	466b      	mov	r3, sp
 8000f12:	3300      	adds	r3, #0
 8000f14:	607b      	str	r3, [r7, #4]
	uint8_t LTCScanCount = 0;
 8000f16:	2300      	movs	r3, #0
 8000f18:	73bb      	strb	r3, [r7, #14]
	int8_t returnPEC = -1;
 8000f1a:	23ff      	movs	r3, #255	; 0xff
 8000f1c:	73fb      	strb	r3, [r7, #15]

	driverHWSPI1Init(GPIOA,GPIO_PIN_4);
 8000f1e:	2110      	movs	r1, #16
 8000f20:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000f24:	f7ff feb0 	bl	8000c88 <driverHWSPI1Init>
	driverSWLTC6804WakeIC();
 8000f28:	f001 f9c9 	bl	80022be <driverSWLTC6804WakeIC>

	while((LTCScanCount < 5) && (returnPEC == -1)){
 8000f2c:	e025      	b.n	8000f7a <driverSWLTC6804Init+0xee>
	  returnPEC =	driverSWLTC6804ReadConfigRegister(driverSWLTC6804TotalNumberOfICs,rxConfig);
 8000f2e:	4b1c      	ldr	r3, [pc, #112]	; (8000fa0 <driverSWLTC6804Init+0x114>)
 8000f30:	781b      	ldrb	r3, [r3, #0]
 8000f32:	687a      	ldr	r2, [r7, #4]
 8000f34:	4611      	mov	r1, r2
 8000f36:	4618      	mov	r0, r3
 8000f38:	f001 f926 	bl	8002188 <driverSWLTC6804ReadConfigRegister>
 8000f3c:	4603      	mov	r3, r0
 8000f3e:	73fb      	strb	r3, [r7, #15]
		driverSWLTC6804WakeIC();
 8000f40:	f001 f9bd 	bl	80022be <driverSWLTC6804WakeIC>
		driverSWLTC6804WriteConfigRegister(driverSWLTC6804TotalNumberOfICs,0,false);
 8000f44:	4b16      	ldr	r3, [pc, #88]	; (8000fa0 <driverSWLTC6804Init+0x114>)
 8000f46:	781b      	ldrb	r3, [r3, #0]
 8000f48:	2200      	movs	r2, #0
 8000f4a:	2100      	movs	r1, #0
 8000f4c:	4618      	mov	r0, r3
 8000f4e:	f000 fdd7 	bl	8001b00 <driverSWLTC6804WriteConfigRegister>
		if(cellMonitorType==CELL_MON_LTC6812_1 || cellMonitorType == CELL_MON_LTC6813_1){
 8000f52:	f897 3054 	ldrb.w	r3, [r7, #84]	; 0x54
 8000f56:	2b02      	cmp	r3, #2
 8000f58:	d003      	beq.n	8000f62 <driverSWLTC6804Init+0xd6>
 8000f5a:	f897 3054 	ldrb.w	r3, [r7, #84]	; 0x54
 8000f5e:	2b03      	cmp	r3, #3
 8000f60:	d106      	bne.n	8000f70 <driverSWLTC6804Init+0xe4>
			driverSWLTC6804WriteConfigRegisterB(driverSWLTC6804TotalNumberOfICs,0,false);
 8000f62:	4b0f      	ldr	r3, [pc, #60]	; (8000fa0 <driverSWLTC6804Init+0x114>)
 8000f64:	781b      	ldrb	r3, [r3, #0]
 8000f66:	2200      	movs	r2, #0
 8000f68:	2100      	movs	r1, #0
 8000f6a:	4618      	mov	r0, r3
 8000f6c:	f000 ff6a 	bl	8001e44 <driverSWLTC6804WriteConfigRegisterB>
	}
		driverSWLTC6804WakeIC();
 8000f70:	f001 f9a5 	bl	80022be <driverSWLTC6804WakeIC>
		LTCScanCount++;
 8000f74:	7bbb      	ldrb	r3, [r7, #14]
 8000f76:	3301      	adds	r3, #1
 8000f78:	73bb      	strb	r3, [r7, #14]
	while((LTCScanCount < 5) && (returnPEC == -1)){
 8000f7a:	7bbb      	ldrb	r3, [r7, #14]
 8000f7c:	2b04      	cmp	r3, #4
 8000f7e:	d804      	bhi.n	8000f8a <driverSWLTC6804Init+0xfe>
 8000f80:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000f84:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000f88:	d0d1      	beq.n	8000f2e <driverSWLTC6804Init+0xa2>
 8000f8a:	46b5      	mov	sp, r6
	}
}
 8000f8c:	bf00      	nop
 8000f8e:	3714      	adds	r7, #20
 8000f90:	46bd      	mov	sp, r7
 8000f92:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
 8000f96:	b004      	add	sp, #16
 8000f98:	4770      	bx	lr
 8000f9a:	bf00      	nop
 8000f9c:	200004d0 	.word	0x200004d0
 8000fa0:	20000218 	.word	0x20000218
 8000fa4:	20000219 	.word	0x20000219
 8000fa8:	2000021a 	.word	0x2000021a

08000fac <driverSWLTC6804ResetCellVoltageRegisters>:

void driverSWLTC6804ResetCellVoltageRegisters(void) {
 8000fac:	b580      	push	{r7, lr}
 8000fae:	b082      	sub	sp, #8
 8000fb0:	af00      	add	r7, sp, #0
  uint8_t cmd[4];
  uint16_t cmd_pec;

  cmd[0] = 0x07;
 8000fb2:	2307      	movs	r3, #7
 8000fb4:	703b      	strb	r3, [r7, #0]
  cmd[1] = 0x11;
 8000fb6:	2311      	movs	r3, #17
 8000fb8:	707b      	strb	r3, [r7, #1]
  cmd_pec = driverSWLTC6804CalcPEC15(2, cmd);
 8000fba:	463b      	mov	r3, r7
 8000fbc:	4619      	mov	r1, r3
 8000fbe:	2002      	movs	r0, #2
 8000fc0:	f001 f8ae 	bl	8002120 <driverSWLTC6804CalcPEC15>
 8000fc4:	4603      	mov	r3, r0
 8000fc6:	80fb      	strh	r3, [r7, #6]
  cmd[2] = (uint8_t)(cmd_pec >> 8);
 8000fc8:	88fb      	ldrh	r3, [r7, #6]
 8000fca:	0a1b      	lsrs	r3, r3, #8
 8000fcc:	b29b      	uxth	r3, r3
 8000fce:	b2db      	uxtb	r3, r3
 8000fd0:	70bb      	strb	r3, [r7, #2]
  cmd[3] = (uint8_t)(cmd_pec );
 8000fd2:	88fb      	ldrh	r3, [r7, #6]
 8000fd4:	b2db      	uxtb	r3, r3
 8000fd6:	70fb      	strb	r3, [r7, #3]

	driverSWLTC6804WakeIC();
 8000fd8:	f001 f971 	bl	80022be <driverSWLTC6804WakeIC>
  driverSWLTC6804Write(cmd,4);
 8000fdc:	463b      	mov	r3, r7
 8000fde:	2104      	movs	r1, #4
 8000fe0:	4618      	mov	r0, r3
 8000fe2:	f001 f942 	bl	800226a <driverSWLTC6804Write>
}
 8000fe6:	bf00      	nop
 8000fe8:	3708      	adds	r7, #8
 8000fea:	46bd      	mov	sp, r7
 8000fec:	bd80      	pop	{r7, pc}

08000fee <driverSWLTC6804ResetAuxRegisters>:

void driverSWLTC6804ResetAuxRegisters(void) {
 8000fee:	b580      	push	{r7, lr}
 8000ff0:	b082      	sub	sp, #8
 8000ff2:	af00      	add	r7, sp, #0
  uint8_t cmd[4];
  uint16_t cmd_pec;

  cmd[0] = 0x07;
 8000ff4:	2307      	movs	r3, #7
 8000ff6:	703b      	strb	r3, [r7, #0]
  cmd[1] = 0x12;
 8000ff8:	2312      	movs	r3, #18
 8000ffa:	707b      	strb	r3, [r7, #1]
  cmd_pec = driverSWLTC6804CalcPEC15(2, cmd);
 8000ffc:	463b      	mov	r3, r7
 8000ffe:	4619      	mov	r1, r3
 8001000:	2002      	movs	r0, #2
 8001002:	f001 f88d 	bl	8002120 <driverSWLTC6804CalcPEC15>
 8001006:	4603      	mov	r3, r0
 8001008:	80fb      	strh	r3, [r7, #6]
  cmd[2] = (uint8_t)(cmd_pec >> 8);
 800100a:	88fb      	ldrh	r3, [r7, #6]
 800100c:	0a1b      	lsrs	r3, r3, #8
 800100e:	b29b      	uxth	r3, r3
 8001010:	b2db      	uxtb	r3, r3
 8001012:	70bb      	strb	r3, [r7, #2]
  cmd[3] = (uint8_t)(cmd_pec );
 8001014:	88fb      	ldrh	r3, [r7, #6]
 8001016:	b2db      	uxtb	r3, r3
 8001018:	70fb      	strb	r3, [r7, #3]

	driverSWLTC6804WakeIC();
 800101a:	f001 f950 	bl	80022be <driverSWLTC6804WakeIC>
  driverSWLTC6804Write(cmd,4);
 800101e:	463b      	mov	r3, r7
 8001020:	2104      	movs	r1, #4
 8001022:	4618      	mov	r0, r3
 8001024:	f001 f921 	bl	800226a <driverSWLTC6804Write>
}
 8001028:	bf00      	nop
 800102a:	3708      	adds	r7, #8
 800102c:	46bd      	mov	sp, r7
 800102e:	bd80      	pop	{r7, pc}

08001030 <driverSWLTC6804StartCellVoltageConversion>:

  driverSWLTC6804WakeIC();
  driverSWLTC6804Write(cmd,4);
}

void driverSWLTC6804StartCellVoltageConversion(uint8_t MD,uint8_t DCP, uint8_t CH) {
 8001030:	b580      	push	{r7, lr}
 8001032:	b086      	sub	sp, #24
 8001034:	af00      	add	r7, sp, #0
 8001036:	4603      	mov	r3, r0
 8001038:	71fb      	strb	r3, [r7, #7]
 800103a:	460b      	mov	r3, r1
 800103c:	71bb      	strb	r3, [r7, #6]
 800103e:	4613      	mov	r3, r2
 8001040:	717b      	strb	r3, [r7, #5]
  uint8_t cmd[4];
  uint16_t cmd_pec;
	uint8_t ADCV[2]; //!< Cell Voltage conversion command.

  ADCV[0] = ((MD & 0x02) >> 1) + 0x02;
 8001042:	79fb      	ldrb	r3, [r7, #7]
 8001044:	105b      	asrs	r3, r3, #1
 8001046:	b2db      	uxtb	r3, r3
 8001048:	f003 0301 	and.w	r3, r3, #1
 800104c:	b2db      	uxtb	r3, r3
 800104e:	3302      	adds	r3, #2
 8001050:	b2db      	uxtb	r3, r3
 8001052:	733b      	strb	r3, [r7, #12]
  ADCV[1] = ((MD & 0x01) << 7) + 0x60 + (DCP<<4) + CH;
 8001054:	79fb      	ldrb	r3, [r7, #7]
 8001056:	01db      	lsls	r3, r3, #7
 8001058:	b2da      	uxtb	r2, r3
 800105a:	79bb      	ldrb	r3, [r7, #6]
 800105c:	011b      	lsls	r3, r3, #4
 800105e:	b2db      	uxtb	r3, r3
 8001060:	4413      	add	r3, r2
 8001062:	b2da      	uxtb	r2, r3
 8001064:	797b      	ldrb	r3, [r7, #5]
 8001066:	4413      	add	r3, r2
 8001068:	b2db      	uxtb	r3, r3
 800106a:	3360      	adds	r3, #96	; 0x60
 800106c:	b2db      	uxtb	r3, r3
 800106e:	737b      	strb	r3, [r7, #13]

  cmd[0] = ADCV[0];
 8001070:	7b3b      	ldrb	r3, [r7, #12]
 8001072:	743b      	strb	r3, [r7, #16]
  cmd[1] = ADCV[1];
 8001074:	7b7b      	ldrb	r3, [r7, #13]
 8001076:	747b      	strb	r3, [r7, #17]
  cmd_pec = driverSWLTC6804CalcPEC15(2, ADCV);
 8001078:	f107 030c 	add.w	r3, r7, #12
 800107c:	4619      	mov	r1, r3
 800107e:	2002      	movs	r0, #2
 8001080:	f001 f84e 	bl	8002120 <driverSWLTC6804CalcPEC15>
 8001084:	4603      	mov	r3, r0
 8001086:	82fb      	strh	r3, [r7, #22]
  cmd[2] = (uint8_t)(cmd_pec >> 8);
 8001088:	8afb      	ldrh	r3, [r7, #22]
 800108a:	0a1b      	lsrs	r3, r3, #8
 800108c:	b29b      	uxth	r3, r3
 800108e:	b2db      	uxtb	r3, r3
 8001090:	74bb      	strb	r3, [r7, #18]
  cmd[3] = (uint8_t)(cmd_pec);
 8001092:	8afb      	ldrh	r3, [r7, #22]
 8001094:	b2db      	uxtb	r3, r3
 8001096:	74fb      	strb	r3, [r7, #19]

	driverSWLTC6804WakeIC();
 8001098:	f001 f911 	bl	80022be <driverSWLTC6804WakeIC>
  driverSWLTC6804Write(cmd,4);
 800109c:	f107 0310 	add.w	r3, r7, #16
 80010a0:	2104      	movs	r1, #4
 80010a2:	4618      	mov	r0, r3
 80010a4:	f001 f8e1 	bl	800226a <driverSWLTC6804Write>
}
 80010a8:	bf00      	nop
 80010aa:	3718      	adds	r7, #24
 80010ac:	46bd      	mov	sp, r7
 80010ae:	bd80      	pop	{r7, pc}

080010b0 <driverSWLTC6804StartAuxVoltageConversion>:

	driverSWLTC6804WakeIC();
  driverSWLTC6804Write(cmd,4);
}

void driverSWLTC6804StartAuxVoltageConversion(uint8_t MD, uint8_t CHG) {
 80010b0:	b580      	push	{r7, lr}
 80010b2:	b086      	sub	sp, #24
 80010b4:	af00      	add	r7, sp, #0
 80010b6:	4603      	mov	r3, r0
 80010b8:	460a      	mov	r2, r1
 80010ba:	71fb      	strb	r3, [r7, #7]
 80010bc:	4613      	mov	r3, r2
 80010be:	71bb      	strb	r3, [r7, #6]
  uint8_t cmd[4];
  uint16_t cmd_pec;
	uint8_t ADAX[2]; //!< GPIO conversion command.

  ADAX[0] = ((MD & 0x02) >> 1) + 0x04;
 80010c0:	79fb      	ldrb	r3, [r7, #7]
 80010c2:	105b      	asrs	r3, r3, #1
 80010c4:	b2db      	uxtb	r3, r3
 80010c6:	f003 0301 	and.w	r3, r3, #1
 80010ca:	b2db      	uxtb	r3, r3
 80010cc:	3304      	adds	r3, #4
 80010ce:	b2db      	uxtb	r3, r3
 80010d0:	733b      	strb	r3, [r7, #12]
  ADAX[1] = ((MD & 0x01) << 7) + 0x60 + CHG ;
 80010d2:	79fb      	ldrb	r3, [r7, #7]
 80010d4:	01db      	lsls	r3, r3, #7
 80010d6:	b2da      	uxtb	r2, r3
 80010d8:	79bb      	ldrb	r3, [r7, #6]
 80010da:	4413      	add	r3, r2
 80010dc:	b2db      	uxtb	r3, r3
 80010de:	3360      	adds	r3, #96	; 0x60
 80010e0:	b2db      	uxtb	r3, r3
 80010e2:	737b      	strb	r3, [r7, #13]

  cmd[0] = ADAX[0];
 80010e4:	7b3b      	ldrb	r3, [r7, #12]
 80010e6:	743b      	strb	r3, [r7, #16]
  cmd[1] = ADAX[1];
 80010e8:	7b7b      	ldrb	r3, [r7, #13]
 80010ea:	747b      	strb	r3, [r7, #17]
  cmd_pec = driverSWLTC6804CalcPEC15(2, ADAX);
 80010ec:	f107 030c 	add.w	r3, r7, #12
 80010f0:	4619      	mov	r1, r3
 80010f2:	2002      	movs	r0, #2
 80010f4:	f001 f814 	bl	8002120 <driverSWLTC6804CalcPEC15>
 80010f8:	4603      	mov	r3, r0
 80010fa:	82fb      	strh	r3, [r7, #22]
  cmd[2] = (uint8_t)(cmd_pec >> 8);
 80010fc:	8afb      	ldrh	r3, [r7, #22]
 80010fe:	0a1b      	lsrs	r3, r3, #8
 8001100:	b29b      	uxth	r3, r3
 8001102:	b2db      	uxtb	r3, r3
 8001104:	74bb      	strb	r3, [r7, #18]
  cmd[3] = (uint8_t)(cmd_pec);
 8001106:	8afb      	ldrh	r3, [r7, #22]
 8001108:	b2db      	uxtb	r3, r3
 800110a:	74fb      	strb	r3, [r7, #19]

	driverSWLTC6804WakeIC();
 800110c:	f001 f8d7 	bl	80022be <driverSWLTC6804WakeIC>
  driverSWLTC6804Write(cmd,4);
 8001110:	f107 0310 	add.w	r3, r7, #16
 8001114:	2104      	movs	r1, #4
 8001116:	4618      	mov	r0, r3
 8001118:	f001 f8a7 	bl	800226a <driverSWLTC6804Write>
}
 800111c:	bf00      	nop
 800111e:	3718      	adds	r7, #24
 8001120:	46bd      	mov	sp, r7
 8001122:	bd80      	pop	{r7, pc}

08001124 <driverSWLTC6804ReadCellVoltagesArray>:


bool driverSWLTC6804ReadCellVoltagesArray(float cellVoltagesArray[][driverSWLTC6804MaxNoOfCellPerModule]) {
 8001124:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8001128:	b089      	sub	sp, #36	; 0x24
 800112a:	af00      	add	r7, sp, #0
 800112c:	6078      	str	r0, [r7, #4]
 800112e:	4b64      	ldr	r3, [pc, #400]	; (80012c0 <driverSWLTC6804ReadCellVoltagesArray+0x19c>)
 8001130:	781e      	ldrb	r6, [r3, #0]
 8001132:	4633      	mov	r3, r6
 8001134:	3b01      	subs	r3, #1
 8001136:	61fb      	str	r3, [r7, #28]
 8001138:	b2f0      	uxtb	r0, r6
 800113a:	f04f 0100 	mov.w	r1, #0
 800113e:	f04f 0200 	mov.w	r2, #0
 8001142:	f04f 0300 	mov.w	r3, #0
 8001146:	014b      	lsls	r3, r1, #5
 8001148:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 800114c:	0142      	lsls	r2, r0, #5
 800114e:	466b      	mov	r3, sp
 8001150:	4699      	mov	r9, r3
	bool dataValid = true;
 8001152:	2301      	movs	r3, #1
 8001154:	767b      	strb	r3, [r7, #25]
	uint16_t cellVoltageArrayCodes[driverSWLTC6804TotalNumberOfICs][driverSWLTC6804MaxNoOfCellPerModule];
 8001156:	4b5a      	ldr	r3, [pc, #360]	; (80012c0 <driverSWLTC6804ReadCellVoltagesArray+0x19c>)
 8001158:	781c      	ldrb	r4, [r3, #0]
 800115a:	4b5a      	ldr	r3, [pc, #360]	; (80012c4 <driverSWLTC6804ReadCellVoltagesArray+0x1a0>)
 800115c:	781d      	ldrb	r5, [r3, #0]
 800115e:	4623      	mov	r3, r4
 8001160:	3b01      	subs	r3, #1
 8001162:	617b      	str	r3, [r7, #20]
 8001164:	b2e0      	uxtb	r0, r4
 8001166:	f04f 0100 	mov.w	r1, #0
 800116a:	f04f 0200 	mov.w	r2, #0
 800116e:	f04f 0300 	mov.w	r3, #0
 8001172:	010b      	lsls	r3, r1, #4
 8001174:	ea43 7310 	orr.w	r3, r3, r0, lsr #28
 8001178:	0102      	lsls	r2, r0, #4
 800117a:	4623      	mov	r3, r4
 800117c:	ea4f 0843 	mov.w	r8, r3, lsl #1
 8001180:	462b      	mov	r3, r5
 8001182:	3b01      	subs	r3, #1
 8001184:	613b      	str	r3, [r7, #16]
 8001186:	b2e0      	uxtb	r0, r4
 8001188:	f04f 0100 	mov.w	r1, #0
 800118c:	b2ea      	uxtb	r2, r5
 800118e:	f04f 0300 	mov.w	r3, #0
 8001192:	fb02 fe01 	mul.w	lr, r2, r1
 8001196:	fb00 fc03 	mul.w	ip, r0, r3
 800119a:	44f4      	add	ip, lr
 800119c:	fba0 2302 	umull	r2, r3, r0, r2
 80011a0:	eb0c 0103 	add.w	r1, ip, r3
 80011a4:	460b      	mov	r3, r1
 80011a6:	f04f 0000 	mov.w	r0, #0
 80011aa:	f04f 0100 	mov.w	r1, #0
 80011ae:	0119      	lsls	r1, r3, #4
 80011b0:	ea41 7112 	orr.w	r1, r1, r2, lsr #28
 80011b4:	0110      	lsls	r0, r2, #4
 80011b6:	b2e0      	uxtb	r0, r4
 80011b8:	f04f 0100 	mov.w	r1, #0
 80011bc:	b2ea      	uxtb	r2, r5
 80011be:	f04f 0300 	mov.w	r3, #0
 80011c2:	fb02 fe01 	mul.w	lr, r2, r1
 80011c6:	fb00 fc03 	mul.w	ip, r0, r3
 80011ca:	44f4      	add	ip, lr
 80011cc:	fba0 2302 	umull	r2, r3, r0, r2
 80011d0:	eb0c 0103 	add.w	r1, ip, r3
 80011d4:	460b      	mov	r3, r1
 80011d6:	f04f 0000 	mov.w	r0, #0
 80011da:	f04f 0100 	mov.w	r1, #0
 80011de:	0119      	lsls	r1, r3, #4
 80011e0:	ea41 7112 	orr.w	r1, r1, r2, lsr #28
 80011e4:	0110      	lsls	r0, r2, #4
 80011e6:	4623      	mov	r3, r4
 80011e8:	462a      	mov	r2, r5
 80011ea:	fb02 f303 	mul.w	r3, r2, r3
 80011ee:	005b      	lsls	r3, r3, #1
 80011f0:	3307      	adds	r3, #7
 80011f2:	08db      	lsrs	r3, r3, #3
 80011f4:	00db      	lsls	r3, r3, #3
 80011f6:	ebad 0d03 	sub.w	sp, sp, r3
 80011fa:	466b      	mov	r3, sp
 80011fc:	3301      	adds	r3, #1
 80011fe:	085b      	lsrs	r3, r3, #1
 8001200:	005b      	lsls	r3, r3, #1
 8001202:	60fb      	str	r3, [r7, #12]

	driverSWLTC6804ReadCellVoltageRegisters(CELL_CH_ALL,driverSWLTC6804TotalNumberOfICs,cellVoltageArrayCodes);
 8001204:	4b2f      	ldr	r3, [pc, #188]	; (80012c4 <driverSWLTC6804ReadCellVoltagesArray+0x1a0>)
 8001206:	781b      	ldrb	r3, [r3, #0]
 8001208:	68fa      	ldr	r2, [r7, #12]
 800120a:	4619      	mov	r1, r3
 800120c:	2000      	movs	r0, #0
 800120e:	f000 f85d 	bl	80012cc <driverSWLTC6804ReadCellVoltageRegisters>

  for(uint8_t modulePointer = 0; modulePointer < driverSWLTC6804TotalNumberOfICs; modulePointer++) {
 8001212:	2300      	movs	r3, #0
 8001214:	76bb      	strb	r3, [r7, #26]
 8001216:	e047      	b.n	80012a8 <driverSWLTC6804ReadCellVoltagesArray+0x184>
		for(uint8_t cellPointer = 0; cellPointer < driverSWLTC6804MaxNoOfCellPerModule; cellPointer++){
 8001218:	2300      	movs	r3, #0
 800121a:	76fb      	strb	r3, [r7, #27]
 800121c:	e03c      	b.n	8001298 <driverSWLTC6804ReadCellVoltagesArray+0x174>
			if(cellVoltageArrayCodes[modulePointer][cellPointer]*0.0001f < 10.0f)
 800121e:	ea4f 0158 	mov.w	r1, r8, lsr #1
 8001222:	7eb8      	ldrb	r0, [r7, #26]
 8001224:	7efa      	ldrb	r2, [r7, #27]
 8001226:	68fb      	ldr	r3, [r7, #12]
 8001228:	fb00 f101 	mul.w	r1, r0, r1
 800122c:	440a      	add	r2, r1
 800122e:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8001232:	ee07 3a90 	vmov	s15, r3
 8001236:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800123a:	ed9f 7a23 	vldr	s14, [pc, #140]	; 80012c8 <driverSWLTC6804ReadCellVoltagesArray+0x1a4>
 800123e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001242:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8001246:	eef4 7ac7 	vcmpe.f32	s15, s14
 800124a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800124e:	d51e      	bpl.n	800128e <driverSWLTC6804ReadCellVoltagesArray+0x16a>
			  cellVoltagesArray[modulePointer][cellPointer] = cellVoltageArrayCodes[modulePointer][cellPointer]*0.0001f;
 8001250:	ea4f 0158 	mov.w	r1, r8, lsr #1
 8001254:	7eb8      	ldrb	r0, [r7, #26]
 8001256:	7efa      	ldrb	r2, [r7, #27]
 8001258:	68fb      	ldr	r3, [r7, #12]
 800125a:	fb00 f101 	mul.w	r1, r0, r1
 800125e:	440a      	add	r2, r1
 8001260:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8001264:	ee07 3a90 	vmov	s15, r3
 8001268:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800126c:	7ebb      	ldrb	r3, [r7, #26]
 800126e:	4632      	mov	r2, r6
 8001270:	fb02 f303 	mul.w	r3, r2, r3
 8001274:	009b      	lsls	r3, r3, #2
 8001276:	687a      	ldr	r2, [r7, #4]
 8001278:	441a      	add	r2, r3
 800127a:	7efb      	ldrb	r3, [r7, #27]
 800127c:	ed9f 7a12 	vldr	s14, [pc, #72]	; 80012c8 <driverSWLTC6804ReadCellVoltagesArray+0x1a4>
 8001280:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001284:	009b      	lsls	r3, r3, #2
 8001286:	4413      	add	r3, r2
 8001288:	edc3 7a00 	vstr	s15, [r3]
 800128c:	e001      	b.n	8001292 <driverSWLTC6804ReadCellVoltagesArray+0x16e>
			else
				dataValid = false;
 800128e:	2300      	movs	r3, #0
 8001290:	767b      	strb	r3, [r7, #25]
		for(uint8_t cellPointer = 0; cellPointer < driverSWLTC6804MaxNoOfCellPerModule; cellPointer++){
 8001292:	7efb      	ldrb	r3, [r7, #27]
 8001294:	3301      	adds	r3, #1
 8001296:	76fb      	strb	r3, [r7, #27]
 8001298:	4b09      	ldr	r3, [pc, #36]	; (80012c0 <driverSWLTC6804ReadCellVoltagesArray+0x19c>)
 800129a:	781b      	ldrb	r3, [r3, #0]
 800129c:	7efa      	ldrb	r2, [r7, #27]
 800129e:	429a      	cmp	r2, r3
 80012a0:	d3bd      	bcc.n	800121e <driverSWLTC6804ReadCellVoltagesArray+0xfa>
  for(uint8_t modulePointer = 0; modulePointer < driverSWLTC6804TotalNumberOfICs; modulePointer++) {
 80012a2:	7ebb      	ldrb	r3, [r7, #26]
 80012a4:	3301      	adds	r3, #1
 80012a6:	76bb      	strb	r3, [r7, #26]
 80012a8:	4b06      	ldr	r3, [pc, #24]	; (80012c4 <driverSWLTC6804ReadCellVoltagesArray+0x1a0>)
 80012aa:	781b      	ldrb	r3, [r3, #0]
 80012ac:	7eba      	ldrb	r2, [r7, #26]
 80012ae:	429a      	cmp	r2, r3
 80012b0:	d3b2      	bcc.n	8001218 <driverSWLTC6804ReadCellVoltagesArray+0xf4>
		}
  }

	return dataValid;
 80012b2:	7e7b      	ldrb	r3, [r7, #25]
 80012b4:	46cd      	mov	sp, r9
}
 80012b6:	4618      	mov	r0, r3
 80012b8:	3724      	adds	r7, #36	; 0x24
 80012ba:	46bd      	mov	sp, r7
 80012bc:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80012c0:	20000219 	.word	0x20000219
 80012c4:	20000218 	.word	0x20000218
 80012c8:	38d1b717 	.word	0x38d1b717

080012cc <driverSWLTC6804ReadCellVoltageRegisters>:

uint8_t driverSWLTC6804ReadCellVoltageRegisters(uint8_t reg, uint8_t total_ic, uint16_t cell_codes[][driverSWLTC6804MaxNoOfCellPerModule]) {
 80012cc:	b590      	push	{r4, r7, lr}
 80012ce:	b08b      	sub	sp, #44	; 0x2c
 80012d0:	af00      	add	r7, sp, #0
 80012d2:	4603      	mov	r3, r0
 80012d4:	603a      	str	r2, [r7, #0]
 80012d6:	71fb      	strb	r3, [r7, #7]
 80012d8:	460b      	mov	r3, r1
 80012da:	71bb      	strb	r3, [r7, #6]
 80012dc:	4b9d      	ldr	r3, [pc, #628]	; (8001554 <driverSWLTC6804ReadCellVoltageRegisters+0x288>)
 80012de:	781c      	ldrb	r4, [r3, #0]
 80012e0:	4623      	mov	r3, r4
 80012e2:	3b01      	subs	r3, #1
 80012e4:	61fb      	str	r3, [r7, #28]
 80012e6:	b2e0      	uxtb	r0, r4
 80012e8:	f04f 0100 	mov.w	r1, #0
 80012ec:	f04f 0200 	mov.w	r2, #0
 80012f0:	f04f 0300 	mov.w	r3, #0
 80012f4:	010b      	lsls	r3, r1, #4
 80012f6:	ea43 7310 	orr.w	r3, r3, r0, lsr #28
 80012fa:	0102      	lsls	r2, r0, #4
  const uint8_t NUM_RX_BYT = 8;
 80012fc:	2308      	movs	r3, #8
 80012fe:	76fb      	strb	r3, [r7, #27]
  const uint8_t BYT_IN_REG = 6;
 8001300:	2306      	movs	r3, #6
 8001302:	76bb      	strb	r3, [r7, #26]
  const uint8_t CELL_IN_REG = 3;
 8001304:	2303      	movs	r3, #3
 8001306:	767b      	strb	r3, [r7, #25]

  uint8_t  *cell_data;
  int8_t  pec_error = 0;
 8001308:	2300      	movs	r3, #0
 800130a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  uint16_t parsed_cell;
  uint16_t received_pec;
  uint16_t data_pec;
  uint8_t data_counter=0; //data counter
 800130e:	2300      	movs	r3, #0
 8001310:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
  cell_data = (uint8_t *) malloc((NUM_RX_BYT*total_ic)*sizeof(uint8_t));
 8001314:	7efb      	ldrb	r3, [r7, #27]
 8001316:	79ba      	ldrb	r2, [r7, #6]
 8001318:	fb02 f303 	mul.w	r3, r2, r3
 800131c:	4618      	mov	r0, r3
 800131e:	f00d fb21 	bl	800e964 <malloc>
 8001322:	4603      	mov	r3, r0
 8001324:	617b      	str	r3, [r7, #20]

  if (reg == 0) {
 8001326:	79fb      	ldrb	r3, [r7, #7]
 8001328:	2b00      	cmp	r3, #0
 800132a:	f040 8092 	bne.w	8001452 <driverSWLTC6804ReadCellVoltageRegisters+0x186>
    for(uint8_t cell_reg = 1; cell_reg<((driverSWLTC6804MaxNoOfCellPerModule/3)+1); cell_reg++) {        			 			                 //executes once for each of the LTC6804 cell voltage registers
 800132e:	2301      	movs	r3, #1
 8001330:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
 8001334:	e080      	b.n	8001438 <driverSWLTC6804ReadCellVoltageRegisters+0x16c>
      data_counter = 0;
 8001336:	2300      	movs	r3, #0
 8001338:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
      driverSWLTC6804ReadCellVoltageGroups(cell_reg, total_ic,cell_data );								                     //Reads a single Cell voltage register
 800133c:	79b9      	ldrb	r1, [r7, #6]
 800133e:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 8001342:	697a      	ldr	r2, [r7, #20]
 8001344:	4618      	mov	r0, r3
 8001346:	f000 f909 	bl	800155c <driverSWLTC6804ReadCellVoltageGroups>
      for (uint8_t current_ic = 0 ; current_ic < total_ic; current_ic++) { 			           // executes for every LTC6804 in the daisy chain current_ic is used as the IC counter
 800134a:	2300      	movs	r3, #0
 800134c:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
 8001350:	e068      	b.n	8001424 <driverSWLTC6804ReadCellVoltageRegisters+0x158>
		    for(uint8_t current_cell = 0; current_cell<CELL_IN_REG; current_cell++) {	 	       // This loop parses the read back data into cell voltages, it loops once for each of the 3 cell voltage codes in the register
 8001352:	2300      	movs	r3, #0
 8001354:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8001358:	e02e      	b.n	80013b8 <driverSWLTC6804ReadCellVoltageRegisters+0xec>
          parsed_cell = cell_data[data_counter] + (cell_data[data_counter + 1] << 8);      //Each cell code is received as two bytes and is combined to create the parsed cell voltage code
 800135a:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800135e:	697a      	ldr	r2, [r7, #20]
 8001360:	4413      	add	r3, r2
 8001362:	781b      	ldrb	r3, [r3, #0]
 8001364:	b29a      	uxth	r2, r3
 8001366:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800136a:	3301      	adds	r3, #1
 800136c:	6979      	ldr	r1, [r7, #20]
 800136e:	440b      	add	r3, r1
 8001370:	781b      	ldrb	r3, [r3, #0]
 8001372:	b29b      	uxth	r3, r3
 8001374:	021b      	lsls	r3, r3, #8
 8001376:	b29b      	uxth	r3, r3
 8001378:	4413      	add	r3, r2
 800137a:	81fb      	strh	r3, [r7, #14]
          cell_codes[current_ic][current_cell  + ((cell_reg - 1) * CELL_IN_REG)] = parsed_cell;
 800137c:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8001380:	4622      	mov	r2, r4
 8001382:	fb02 f303 	mul.w	r3, r2, r3
 8001386:	005b      	lsls	r3, r3, #1
 8001388:	683a      	ldr	r2, [r7, #0]
 800138a:	4413      	add	r3, r2
 800138c:	f897 1023 	ldrb.w	r1, [r7, #35]	; 0x23
 8001390:	f897 2025 	ldrb.w	r2, [r7, #37]	; 0x25
 8001394:	3a01      	subs	r2, #1
 8001396:	7e78      	ldrb	r0, [r7, #25]
 8001398:	fb00 f202 	mul.w	r2, r0, r2
 800139c:	440a      	add	r2, r1
 800139e:	89f9      	ldrh	r1, [r7, #14]
 80013a0:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
          data_counter = data_counter + 2;											                           //Because cell voltage codes are two bytes the data counter must increment by two for each parsed cell code
 80013a4:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 80013a8:	3302      	adds	r3, #2
 80013aa:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
		    for(uint8_t current_cell = 0; current_cell<CELL_IN_REG; current_cell++) {	 	       // This loop parses the read back data into cell voltages, it loops once for each of the 3 cell voltage codes in the register
 80013ae:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80013b2:	3301      	adds	r3, #1
 80013b4:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80013b8:	f897 2023 	ldrb.w	r2, [r7, #35]	; 0x23
 80013bc:	7e7b      	ldrb	r3, [r7, #25]
 80013be:	429a      	cmp	r2, r3
 80013c0:	d3cb      	bcc.n	800135a <driverSWLTC6804ReadCellVoltageRegisters+0x8e>
        }
        received_pec = (cell_data[data_counter] << 8) + cell_data[data_counter+1];         //The received PEC for the current_ic is transmitted as the 7th and 8th after the 6 cell voltage data bytes
 80013c2:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 80013c6:	697a      	ldr	r2, [r7, #20]
 80013c8:	4413      	add	r3, r2
 80013ca:	781b      	ldrb	r3, [r3, #0]
 80013cc:	b29b      	uxth	r3, r3
 80013ce:	021b      	lsls	r3, r3, #8
 80013d0:	b29a      	uxth	r2, r3
 80013d2:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 80013d6:	3301      	adds	r3, #1
 80013d8:	6979      	ldr	r1, [r7, #20]
 80013da:	440b      	add	r3, r1
 80013dc:	781b      	ldrb	r3, [r3, #0]
 80013de:	b29b      	uxth	r3, r3
 80013e0:	4413      	add	r3, r2
 80013e2:	827b      	strh	r3, [r7, #18]
        data_pec = driverSWLTC6804CalcPEC15(BYT_IN_REG, &cell_data[current_ic * NUM_RX_BYT]);
 80013e4:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 80013e8:	7efa      	ldrb	r2, [r7, #27]
 80013ea:	fb02 f303 	mul.w	r3, r2, r3
 80013ee:	461a      	mov	r2, r3
 80013f0:	697b      	ldr	r3, [r7, #20]
 80013f2:	441a      	add	r2, r3
 80013f4:	7ebb      	ldrb	r3, [r7, #26]
 80013f6:	4611      	mov	r1, r2
 80013f8:	4618      	mov	r0, r3
 80013fa:	f000 fe91 	bl	8002120 <driverSWLTC6804CalcPEC15>
 80013fe:	4603      	mov	r3, r0
 8001400:	823b      	strh	r3, [r7, #16]
        if(received_pec != data_pec) {
 8001402:	8a7a      	ldrh	r2, [r7, #18]
 8001404:	8a3b      	ldrh	r3, [r7, #16]
 8001406:	429a      	cmp	r2, r3
 8001408:	d002      	beq.n	8001410 <driverSWLTC6804ReadCellVoltageRegisters+0x144>
          pec_error = -1;															                                     //The pec_error variable is simply set negative if any PEC errors are detected in the serial data
 800140a:	23ff      	movs	r3, #255	; 0xff
 800140c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
        }
        data_counter=data_counter+2;												                               //Because the transmitted PEC code is 2 bytes long the data_counter must be incremented by 2 bytes to point to the next ICs cell voltage data
 8001410:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8001414:	3302      	adds	r3, #2
 8001416:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
      for (uint8_t current_ic = 0 ; current_ic < total_ic; current_ic++) { 			           // executes for every LTC6804 in the daisy chain current_ic is used as the IC counter
 800141a:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 800141e:	3301      	adds	r3, #1
 8001420:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
 8001424:	f897 2024 	ldrb.w	r2, [r7, #36]	; 0x24
 8001428:	79bb      	ldrb	r3, [r7, #6]
 800142a:	429a      	cmp	r2, r3
 800142c:	d391      	bcc.n	8001352 <driverSWLTC6804ReadCellVoltageRegisters+0x86>
    for(uint8_t cell_reg = 1; cell_reg<((driverSWLTC6804MaxNoOfCellPerModule/3)+1); cell_reg++) {        			 			                 //executes once for each of the LTC6804 cell voltage registers
 800142e:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 8001432:	3301      	adds	r3, #1
 8001434:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
 8001438:	4b46      	ldr	r3, [pc, #280]	; (8001554 <driverSWLTC6804ReadCellVoltageRegisters+0x288>)
 800143a:	781b      	ldrb	r3, [r3, #0]
 800143c:	4a46      	ldr	r2, [pc, #280]	; (8001558 <driverSWLTC6804ReadCellVoltageRegisters+0x28c>)
 800143e:	fba2 2303 	umull	r2, r3, r2, r3
 8001442:	085b      	lsrs	r3, r3, #1
 8001444:	b2db      	uxtb	r3, r3
 8001446:	f897 2025 	ldrb.w	r2, [r7, #37]	; 0x25
 800144a:	429a      	cmp	r2, r3
 800144c:	f67f af73 	bls.w	8001336 <driverSWLTC6804ReadCellVoltageRegisters+0x6a>
 8001450:	e076      	b.n	8001540 <driverSWLTC6804ReadCellVoltageRegisters+0x274>
      }
    }
  }else{
    driverSWLTC6804ReadCellVoltageGroups(reg, total_ic,cell_data);
 8001452:	79b9      	ldrb	r1, [r7, #6]
 8001454:	79fb      	ldrb	r3, [r7, #7]
 8001456:	697a      	ldr	r2, [r7, #20]
 8001458:	4618      	mov	r0, r3
 800145a:	f000 f87f 	bl	800155c <driverSWLTC6804ReadCellVoltageGroups>
    for (uint8_t current_ic = 0 ; current_ic < total_ic; current_ic++) { 				           // executes for every LTC6804 in the daisy chain current_ic is used as the IC counter
 800145e:	2300      	movs	r3, #0
 8001460:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8001464:	e067      	b.n	8001536 <driverSWLTC6804ReadCellVoltageRegisters+0x26a>
		  for(uint8_t current_cell = 0; current_cell < CELL_IN_REG; current_cell++) {          // This loop parses the read back data into cell voltages, it loops once for each of the 3 cell voltage codes in the register
 8001466:	2300      	movs	r3, #0
 8001468:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
 800146c:	e02d      	b.n	80014ca <driverSWLTC6804ReadCellVoltageRegisters+0x1fe>
			  parsed_cell = cell_data[data_counter] + (cell_data[data_counter+1]<<8);            //Each cell code is received as two bytes and is combined to create the parsed cell voltage code
 800146e:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8001472:	697a      	ldr	r2, [r7, #20]
 8001474:	4413      	add	r3, r2
 8001476:	781b      	ldrb	r3, [r3, #0]
 8001478:	b29a      	uxth	r2, r3
 800147a:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800147e:	3301      	adds	r3, #1
 8001480:	6979      	ldr	r1, [r7, #20]
 8001482:	440b      	add	r3, r1
 8001484:	781b      	ldrb	r3, [r3, #0]
 8001486:	b29b      	uxth	r3, r3
 8001488:	021b      	lsls	r3, r3, #8
 800148a:	b29b      	uxth	r3, r3
 800148c:	4413      	add	r3, r2
 800148e:	81fb      	strh	r3, [r7, #14]
			  cell_codes[current_ic][current_cell + ((reg - 1) * CELL_IN_REG)] = 0x0000FFFF & parsed_cell;
 8001490:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 8001494:	4622      	mov	r2, r4
 8001496:	fb02 f303 	mul.w	r3, r2, r3
 800149a:	005b      	lsls	r3, r3, #1
 800149c:	683a      	ldr	r2, [r7, #0]
 800149e:	4413      	add	r3, r2
 80014a0:	f897 1021 	ldrb.w	r1, [r7, #33]	; 0x21
 80014a4:	79fa      	ldrb	r2, [r7, #7]
 80014a6:	3a01      	subs	r2, #1
 80014a8:	7e78      	ldrb	r0, [r7, #25]
 80014aa:	fb00 f202 	mul.w	r2, r0, r2
 80014ae:	440a      	add	r2, r1
 80014b0:	89f9      	ldrh	r1, [r7, #14]
 80014b2:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
			  data_counter= data_counter + 2;     									                             //Because cell voltage codes are two bytes the data counter must increment by two for each parsed cell code
 80014b6:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 80014ba:	3302      	adds	r3, #2
 80014bc:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
		  for(uint8_t current_cell = 0; current_cell < CELL_IN_REG; current_cell++) {          // This loop parses the read back data into cell voltages, it loops once for each of the 3 cell voltage codes in the register
 80014c0:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 80014c4:	3301      	adds	r3, #1
 80014c6:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
 80014ca:	f897 2021 	ldrb.w	r2, [r7, #33]	; 0x21
 80014ce:	7e7b      	ldrb	r3, [r7, #25]
 80014d0:	429a      	cmp	r2, r3
 80014d2:	d3cc      	bcc.n	800146e <driverSWLTC6804ReadCellVoltageRegisters+0x1a2>
		  }
	    received_pec = (cell_data[data_counter] << 8 )+ cell_data[data_counter + 1];         //The received PEC for the current_ic is transmitted as the 7th and 8th after the 6 cell voltage data bytes
 80014d4:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 80014d8:	697a      	ldr	r2, [r7, #20]
 80014da:	4413      	add	r3, r2
 80014dc:	781b      	ldrb	r3, [r3, #0]
 80014de:	b29b      	uxth	r3, r3
 80014e0:	021b      	lsls	r3, r3, #8
 80014e2:	b29a      	uxth	r2, r3
 80014e4:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 80014e8:	3301      	adds	r3, #1
 80014ea:	6979      	ldr	r1, [r7, #20]
 80014ec:	440b      	add	r3, r1
 80014ee:	781b      	ldrb	r3, [r3, #0]
 80014f0:	b29b      	uxth	r3, r3
 80014f2:	4413      	add	r3, r2
 80014f4:	827b      	strh	r3, [r7, #18]
      data_pec = driverSWLTC6804CalcPEC15(BYT_IN_REG, &cell_data[current_ic * NUM_RX_BYT]);
 80014f6:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 80014fa:	7efa      	ldrb	r2, [r7, #27]
 80014fc:	fb02 f303 	mul.w	r3, r2, r3
 8001500:	461a      	mov	r2, r3
 8001502:	697b      	ldr	r3, [r7, #20]
 8001504:	441a      	add	r2, r3
 8001506:	7ebb      	ldrb	r3, [r7, #26]
 8001508:	4611      	mov	r1, r2
 800150a:	4618      	mov	r0, r3
 800150c:	f000 fe08 	bl	8002120 <driverSWLTC6804CalcPEC15>
 8001510:	4603      	mov	r3, r0
 8001512:	823b      	strh	r3, [r7, #16]

			if(received_pec != data_pec) {
 8001514:	8a7a      	ldrh	r2, [r7, #18]
 8001516:	8a3b      	ldrh	r3, [r7, #16]
 8001518:	429a      	cmp	r2, r3
 800151a:	d002      	beq.n	8001522 <driverSWLTC6804ReadCellVoltageRegisters+0x256>
			  pec_error = -1;															                                       //The pec_error variable is simply set negative if any PEC errors are detected in the serial data
 800151c:	23ff      	movs	r3, #255	; 0xff
 800151e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
		  }
		  data_counter= data_counter + 2; 											                               //Because the transmitted PEC code is 2 bytes long the data_counter must be incremented by 2 bytes to point to the next ICs cell voltage data
 8001522:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8001526:	3302      	adds	r3, #2
 8001528:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
    for (uint8_t current_ic = 0 ; current_ic < total_ic; current_ic++) { 				           // executes for every LTC6804 in the daisy chain current_ic is used as the IC counter
 800152c:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 8001530:	3301      	adds	r3, #1
 8001532:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8001536:	f897 2022 	ldrb.w	r2, [r7, #34]	; 0x22
 800153a:	79bb      	ldrb	r3, [r7, #6]
 800153c:	429a      	cmp	r2, r3
 800153e:	d392      	bcc.n	8001466 <driverSWLTC6804ReadCellVoltageRegisters+0x19a>
	  }
  }

  free(cell_data);
 8001540:	6978      	ldr	r0, [r7, #20]
 8001542:	f00d fa17 	bl	800e974 <free>
  return(pec_error);
 8001546:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 800154a:	4618      	mov	r0, r3
 800154c:	372c      	adds	r7, #44	; 0x2c
 800154e:	46bd      	mov	sp, r7
 8001550:	bd90      	pop	{r4, r7, pc}
 8001552:	bf00      	nop
 8001554:	20000219 	.word	0x20000219
 8001558:	aaaaaaab 	.word	0xaaaaaaab

0800155c <driverSWLTC6804ReadCellVoltageGroups>:

void driverSWLTC6804ReadCellVoltageGroups(uint8_t reg, uint8_t total_ic, uint8_t *data ) {
 800155c:	b580      	push	{r7, lr}
 800155e:	b084      	sub	sp, #16
 8001560:	af00      	add	r7, sp, #0
 8001562:	4603      	mov	r3, r0
 8001564:	603a      	str	r2, [r7, #0]
 8001566:	71fb      	strb	r3, [r7, #7]
 8001568:	460b      	mov	r3, r1
 800156a:	71bb      	strb	r3, [r7, #6]
  const uint8_t REG_LEN = 8; //number of bytes in each ICs register + 2 bytes for the PEC
 800156c:	2308      	movs	r3, #8
 800156e:	73fb      	strb	r3, [r7, #15]
  uint8_t cmd[4];
  uint16_t cmd_pec;

  if (reg == 1) {      //1: RDCVA
 8001570:	79fb      	ldrb	r3, [r7, #7]
 8001572:	2b01      	cmp	r3, #1
 8001574:	d104      	bne.n	8001580 <driverSWLTC6804ReadCellVoltageGroups+0x24>
    cmd[1] = 0x04;
 8001576:	2304      	movs	r3, #4
 8001578:	727b      	strb	r3, [r7, #9]
    cmd[0] = 0x00;
 800157a:	2300      	movs	r3, #0
 800157c:	723b      	strb	r3, [r7, #8]
 800157e:	e026      	b.n	80015ce <driverSWLTC6804ReadCellVoltageGroups+0x72>
  }else if(reg == 2) { //2: RDCVB
 8001580:	79fb      	ldrb	r3, [r7, #7]
 8001582:	2b02      	cmp	r3, #2
 8001584:	d104      	bne.n	8001590 <driverSWLTC6804ReadCellVoltageGroups+0x34>
    cmd[1] = 0x06;
 8001586:	2306      	movs	r3, #6
 8001588:	727b      	strb	r3, [r7, #9]
    cmd[0] = 0x00;
 800158a:	2300      	movs	r3, #0
 800158c:	723b      	strb	r3, [r7, #8]
 800158e:	e01e      	b.n	80015ce <driverSWLTC6804ReadCellVoltageGroups+0x72>
  }else if(reg == 3) { //3: RDCVC
 8001590:	79fb      	ldrb	r3, [r7, #7]
 8001592:	2b03      	cmp	r3, #3
 8001594:	d104      	bne.n	80015a0 <driverSWLTC6804ReadCellVoltageGroups+0x44>
    cmd[1] = 0x08;
 8001596:	2308      	movs	r3, #8
 8001598:	727b      	strb	r3, [r7, #9]
    cmd[0] = 0x00;
 800159a:	2300      	movs	r3, #0
 800159c:	723b      	strb	r3, [r7, #8]
 800159e:	e016      	b.n	80015ce <driverSWLTC6804ReadCellVoltageGroups+0x72>
  }else if(reg == 4) { //4: RDCVD
 80015a0:	79fb      	ldrb	r3, [r7, #7]
 80015a2:	2b04      	cmp	r3, #4
 80015a4:	d104      	bne.n	80015b0 <driverSWLTC6804ReadCellVoltageGroups+0x54>
    cmd[1] = 0x0A;
 80015a6:	230a      	movs	r3, #10
 80015a8:	727b      	strb	r3, [r7, #9]
    cmd[0] = 0x00;
 80015aa:	2300      	movs	r3, #0
 80015ac:	723b      	strb	r3, [r7, #8]
 80015ae:	e00e      	b.n	80015ce <driverSWLTC6804ReadCellVoltageGroups+0x72>
  }else if(reg == 5) { //5: RDCVE - LTC6812 & LTC6813 only
 80015b0:	79fb      	ldrb	r3, [r7, #7]
 80015b2:	2b05      	cmp	r3, #5
 80015b4:	d104      	bne.n	80015c0 <driverSWLTC6804ReadCellVoltageGroups+0x64>
    cmd[1] = 0x09;
 80015b6:	2309      	movs	r3, #9
 80015b8:	727b      	strb	r3, [r7, #9]
    cmd[0] = 0x00;
 80015ba:	2300      	movs	r3, #0
 80015bc:	723b      	strb	r3, [r7, #8]
 80015be:	e006      	b.n	80015ce <driverSWLTC6804ReadCellVoltageGroups+0x72>
  }else if(reg == 6) { //6: RDCVF -  LTC6813 only
 80015c0:	79fb      	ldrb	r3, [r7, #7]
 80015c2:	2b06      	cmp	r3, #6
 80015c4:	d103      	bne.n	80015ce <driverSWLTC6804ReadCellVoltageGroups+0x72>
    cmd[1] = 0x0B;
 80015c6:	230b      	movs	r3, #11
 80015c8:	727b      	strb	r3, [r7, #9]
    cmd[0] = 0x00;
 80015ca:	2300      	movs	r3, #0
 80015cc:	723b      	strb	r3, [r7, #8]
  }

  cmd_pec = driverSWLTC6804CalcPEC15(2, cmd);
 80015ce:	f107 0308 	add.w	r3, r7, #8
 80015d2:	4619      	mov	r1, r3
 80015d4:	2002      	movs	r0, #2
 80015d6:	f000 fda3 	bl	8002120 <driverSWLTC6804CalcPEC15>
 80015da:	4603      	mov	r3, r0
 80015dc:	81bb      	strh	r3, [r7, #12]
  cmd[2] = (uint8_t)(cmd_pec >> 8);
 80015de:	89bb      	ldrh	r3, [r7, #12]
 80015e0:	0a1b      	lsrs	r3, r3, #8
 80015e2:	b29b      	uxth	r3, r3
 80015e4:	b2db      	uxtb	r3, r3
 80015e6:	72bb      	strb	r3, [r7, #10]
  cmd[3] = (uint8_t)(cmd_pec);
 80015e8:	89bb      	ldrh	r3, [r7, #12]
 80015ea:	b2db      	uxtb	r3, r3
 80015ec:	72fb      	strb	r3, [r7, #11]

  driverSWLTC6804WakeIC(); //This will guarantee that the LTC6804 isoSPI port is awake. This command can be removed.
 80015ee:	f000 fe66 	bl	80022be <driverSWLTC6804WakeIC>
	driverSWLTC6804WriteRead(cmd,4,data,(REG_LEN*total_ic));
 80015f2:	7bfa      	ldrb	r2, [r7, #15]
 80015f4:	79bb      	ldrb	r3, [r7, #6]
 80015f6:	fb12 f303 	smulbb	r3, r2, r3
 80015fa:	b2db      	uxtb	r3, r3
 80015fc:	f107 0008 	add.w	r0, r7, #8
 8001600:	683a      	ldr	r2, [r7, #0]
 8001602:	2104      	movs	r1, #4
 8001604:	f000 fe42 	bl	800228c <driverSWLTC6804WriteRead>
}
 8001608:	bf00      	nop
 800160a:	3710      	adds	r7, #16
 800160c:	46bd      	mov	sp, r7
 800160e:	bd80      	pop	{r7, pc}

08001610 <driverSWLTC6804ReadAuxVoltagesArray>:
  cmd[3] = (uint8_t)(cmd_pec);

	driverSWLTC6804WriteRead(cmd,4,data,(REG_LEN*total_ic));
}

bool driverSWLTC6804ReadAuxVoltagesArray(float auxVoltagesArray[][driverSWLTC6804MaxNoOfTempSensorPerModule],uint32_t ntcNominal,uint32_t ntcSeriesResistance, uint16_t ntcBetaFactor,float ntcNominalTemp) {
 8001610:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8001614:	b08d      	sub	sp, #52	; 0x34
 8001616:	af00      	add	r7, sp, #0
 8001618:	6178      	str	r0, [r7, #20]
 800161a:	6139      	str	r1, [r7, #16]
 800161c:	60fa      	str	r2, [r7, #12]
 800161e:	ed87 0a01 	vstr	s0, [r7, #4]
 8001622:	817b      	strh	r3, [r7, #10]
 8001624:	4b6d      	ldr	r3, [pc, #436]	; (80017dc <driverSWLTC6804ReadAuxVoltagesArray+0x1cc>)
 8001626:	781e      	ldrb	r6, [r3, #0]
 8001628:	4633      	mov	r3, r6
 800162a:	3b01      	subs	r3, #1
 800162c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800162e:	b2f0      	uxtb	r0, r6
 8001630:	f04f 0100 	mov.w	r1, #0
 8001634:	f04f 0200 	mov.w	r2, #0
 8001638:	f04f 0300 	mov.w	r3, #0
 800163c:	014b      	lsls	r3, r1, #5
 800163e:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8001642:	0142      	lsls	r2, r0, #5
 8001644:	466b      	mov	r3, sp
 8001646:	4699      	mov	r9, r3
	bool dataValid = true;
 8001648:	2301      	movs	r3, #1
 800164a:	f887 3029 	strb.w	r3, [r7, #41]	; 0x29
	uint16_t auxVoltageArrayCodes[driverSWLTC6804TotalNumberOfICs][driverSWLTC6804MaxNoOfTempSensorPerModule];
 800164e:	4b63      	ldr	r3, [pc, #396]	; (80017dc <driverSWLTC6804ReadAuxVoltagesArray+0x1cc>)
 8001650:	781c      	ldrb	r4, [r3, #0]
 8001652:	4b63      	ldr	r3, [pc, #396]	; (80017e0 <driverSWLTC6804ReadAuxVoltagesArray+0x1d0>)
 8001654:	781d      	ldrb	r5, [r3, #0]
 8001656:	4623      	mov	r3, r4
 8001658:	3b01      	subs	r3, #1
 800165a:	627b      	str	r3, [r7, #36]	; 0x24
 800165c:	b2e0      	uxtb	r0, r4
 800165e:	f04f 0100 	mov.w	r1, #0
 8001662:	f04f 0200 	mov.w	r2, #0
 8001666:	f04f 0300 	mov.w	r3, #0
 800166a:	010b      	lsls	r3, r1, #4
 800166c:	ea43 7310 	orr.w	r3, r3, r0, lsr #28
 8001670:	0102      	lsls	r2, r0, #4
 8001672:	4623      	mov	r3, r4
 8001674:	ea4f 0843 	mov.w	r8, r3, lsl #1
 8001678:	462b      	mov	r3, r5
 800167a:	3b01      	subs	r3, #1
 800167c:	623b      	str	r3, [r7, #32]
 800167e:	b2e0      	uxtb	r0, r4
 8001680:	f04f 0100 	mov.w	r1, #0
 8001684:	b2ea      	uxtb	r2, r5
 8001686:	f04f 0300 	mov.w	r3, #0
 800168a:	fb02 fe01 	mul.w	lr, r2, r1
 800168e:	fb00 fc03 	mul.w	ip, r0, r3
 8001692:	44f4      	add	ip, lr
 8001694:	fba0 2302 	umull	r2, r3, r0, r2
 8001698:	eb0c 0103 	add.w	r1, ip, r3
 800169c:	460b      	mov	r3, r1
 800169e:	f04f 0000 	mov.w	r0, #0
 80016a2:	f04f 0100 	mov.w	r1, #0
 80016a6:	0119      	lsls	r1, r3, #4
 80016a8:	ea41 7112 	orr.w	r1, r1, r2, lsr #28
 80016ac:	0110      	lsls	r0, r2, #4
 80016ae:	b2e0      	uxtb	r0, r4
 80016b0:	f04f 0100 	mov.w	r1, #0
 80016b4:	b2ea      	uxtb	r2, r5
 80016b6:	f04f 0300 	mov.w	r3, #0
 80016ba:	fb02 fe01 	mul.w	lr, r2, r1
 80016be:	fb00 fc03 	mul.w	ip, r0, r3
 80016c2:	44f4      	add	ip, lr
 80016c4:	fba0 2302 	umull	r2, r3, r0, r2
 80016c8:	eb0c 0103 	add.w	r1, ip, r3
 80016cc:	460b      	mov	r3, r1
 80016ce:	f04f 0000 	mov.w	r0, #0
 80016d2:	f04f 0100 	mov.w	r1, #0
 80016d6:	0119      	lsls	r1, r3, #4
 80016d8:	ea41 7112 	orr.w	r1, r1, r2, lsr #28
 80016dc:	0110      	lsls	r0, r2, #4
 80016de:	4623      	mov	r3, r4
 80016e0:	462a      	mov	r2, r5
 80016e2:	fb02 f303 	mul.w	r3, r2, r3
 80016e6:	005b      	lsls	r3, r3, #1
 80016e8:	3307      	adds	r3, #7
 80016ea:	08db      	lsrs	r3, r3, #3
 80016ec:	00db      	lsls	r3, r3, #3
 80016ee:	ebad 0d03 	sub.w	sp, sp, r3
 80016f2:	466b      	mov	r3, sp
 80016f4:	3301      	adds	r3, #1
 80016f6:	085b      	lsrs	r3, r3, #1
 80016f8:	005b      	lsls	r3, r3, #1
 80016fa:	61fb      	str	r3, [r7, #28]

	driverSWLTC6804ReadAuxVoltageRegisters(AUX_CH_ALL,driverSWLTC6804TotalNumberOfICs,auxVoltageArrayCodes);
 80016fc:	4b38      	ldr	r3, [pc, #224]	; (80017e0 <driverSWLTC6804ReadAuxVoltagesArray+0x1d0>)
 80016fe:	781b      	ldrb	r3, [r3, #0]
 8001700:	69fa      	ldr	r2, [r7, #28]
 8001702:	4619      	mov	r1, r3
 8001704:	2000      	movs	r0, #0
 8001706:	f000 f86f 	bl	80017e8 <driverSWLTC6804ReadAuxVoltageRegisters>

  for(uint8_t modulePointer = 0; modulePointer < driverSWLTC6804TotalNumberOfICs; modulePointer++) {
 800170a:	2300      	movs	r3, #0
 800170c:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 8001710:	e055      	b.n	80017be <driverSWLTC6804ReadAuxVoltagesArray+0x1ae>
		for(uint8_t auxPointer = 0; auxPointer < driverSWLTC6804MaxNoOfTempSensorPerModule; auxPointer++){
 8001712:	2300      	movs	r3, #0
 8001714:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8001718:	e046      	b.n	80017a8 <driverSWLTC6804ReadAuxVoltagesArray+0x198>
			if(auxVoltageArrayCodes[modulePointer][auxPointer]*0.0001f < 10.0f)
 800171a:	ea4f 0158 	mov.w	r1, r8, lsr #1
 800171e:	f897 002a 	ldrb.w	r0, [r7, #42]	; 0x2a
 8001722:	f897 202b 	ldrb.w	r2, [r7, #43]	; 0x2b
 8001726:	69fb      	ldr	r3, [r7, #28]
 8001728:	fb00 f101 	mul.w	r1, r0, r1
 800172c:	440a      	add	r2, r1
 800172e:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8001732:	ee07 3a90 	vmov	s15, r3
 8001736:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800173a:	ed9f 7a2a 	vldr	s14, [pc, #168]	; 80017e4 <driverSWLTC6804ReadAuxVoltagesArray+0x1d4>
 800173e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001742:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8001746:	eef4 7ac7 	vcmpe.f32	s15, s14
 800174a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800174e:	d523      	bpl.n	8001798 <driverSWLTC6804ReadAuxVoltagesArray+0x188>
			  auxVoltagesArray[modulePointer][auxPointer] = driverSWLTC6804ConvertTemperatureExt(auxVoltageArrayCodes[modulePointer][auxPointer], ntcNominal, ntcSeriesResistance, ntcBetaFactor, ntcNominalTemp);
 8001750:	ea4f 0158 	mov.w	r1, r8, lsr #1
 8001754:	f897 002a 	ldrb.w	r0, [r7, #42]	; 0x2a
 8001758:	f897 202b 	ldrb.w	r2, [r7, #43]	; 0x2b
 800175c:	69fb      	ldr	r3, [r7, #28]
 800175e:	fb00 f101 	mul.w	r1, r0, r1
 8001762:	440a      	add	r2, r1
 8001764:	f833 0012 	ldrh.w	r0, [r3, r2, lsl #1]
 8001768:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
 800176c:	4632      	mov	r2, r6
 800176e:	fb02 f303 	mul.w	r3, r2, r3
 8001772:	009b      	lsls	r3, r3, #2
 8001774:	697a      	ldr	r2, [r7, #20]
 8001776:	18d4      	adds	r4, r2, r3
 8001778:	f897 502b 	ldrb.w	r5, [r7, #43]	; 0x2b
 800177c:	897b      	ldrh	r3, [r7, #10]
 800177e:	ed97 0a01 	vldr	s0, [r7, #4]
 8001782:	68fa      	ldr	r2, [r7, #12]
 8001784:	6939      	ldr	r1, [r7, #16]
 8001786:	f000 fdb3 	bl	80022f0 <driverSWLTC6804ConvertTemperatureExt>
 800178a:	eef0 7a40 	vmov.f32	s15, s0
 800178e:	00ab      	lsls	r3, r5, #2
 8001790:	4423      	add	r3, r4
 8001792:	edc3 7a00 	vstr	s15, [r3]
 8001796:	e002      	b.n	800179e <driverSWLTC6804ReadAuxVoltagesArray+0x18e>
			else
				dataValid = false;
 8001798:	2300      	movs	r3, #0
 800179a:	f887 3029 	strb.w	r3, [r7, #41]	; 0x29
		for(uint8_t auxPointer = 0; auxPointer < driverSWLTC6804MaxNoOfTempSensorPerModule; auxPointer++){
 800179e:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 80017a2:	3301      	adds	r3, #1
 80017a4:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80017a8:	4b0c      	ldr	r3, [pc, #48]	; (80017dc <driverSWLTC6804ReadAuxVoltagesArray+0x1cc>)
 80017aa:	781b      	ldrb	r3, [r3, #0]
 80017ac:	f897 202b 	ldrb.w	r2, [r7, #43]	; 0x2b
 80017b0:	429a      	cmp	r2, r3
 80017b2:	d3b2      	bcc.n	800171a <driverSWLTC6804ReadAuxVoltagesArray+0x10a>
  for(uint8_t modulePointer = 0; modulePointer < driverSWLTC6804TotalNumberOfICs; modulePointer++) {
 80017b4:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
 80017b8:	3301      	adds	r3, #1
 80017ba:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 80017be:	4b08      	ldr	r3, [pc, #32]	; (80017e0 <driverSWLTC6804ReadAuxVoltagesArray+0x1d0>)
 80017c0:	781b      	ldrb	r3, [r3, #0]
 80017c2:	f897 202a 	ldrb.w	r2, [r7, #42]	; 0x2a
 80017c6:	429a      	cmp	r2, r3
 80017c8:	d3a3      	bcc.n	8001712 <driverSWLTC6804ReadAuxVoltagesArray+0x102>
		}
  }

	return dataValid;
 80017ca:	f897 3029 	ldrb.w	r3, [r7, #41]	; 0x29
 80017ce:	46cd      	mov	sp, r9
}
 80017d0:	4618      	mov	r0, r3
 80017d2:	3734      	adds	r7, #52	; 0x34
 80017d4:	46bd      	mov	sp, r7
 80017d6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80017da:	bf00      	nop
 80017dc:	2000021a 	.word	0x2000021a
 80017e0:	20000218 	.word	0x20000218
 80017e4:	38d1b717 	.word	0x38d1b717

080017e8 <driverSWLTC6804ReadAuxVoltageRegisters>:

int8_t driverSWLTC6804ReadAuxVoltageRegisters(uint8_t reg, uint8_t total_ic, uint16_t aux_codes[][driverSWLTC6804MaxNoOfTempSensorPerModule]) {
 80017e8:	b590      	push	{r4, r7, lr}
 80017ea:	b08d      	sub	sp, #52	; 0x34
 80017ec:	af00      	add	r7, sp, #0
 80017ee:	4603      	mov	r3, r0
 80017f0:	603a      	str	r2, [r7, #0]
 80017f2:	71fb      	strb	r3, [r7, #7]
 80017f4:	460b      	mov	r3, r1
 80017f6:	71bb      	strb	r3, [r7, #6]
 80017f8:	4b97      	ldr	r3, [pc, #604]	; (8001a58 <driverSWLTC6804ReadAuxVoltageRegisters+0x270>)
 80017fa:	781c      	ldrb	r4, [r3, #0]
 80017fc:	4623      	mov	r3, r4
 80017fe:	3b01      	subs	r3, #1
 8001800:	61fb      	str	r3, [r7, #28]
 8001802:	b2e0      	uxtb	r0, r4
 8001804:	f04f 0100 	mov.w	r1, #0
 8001808:	f04f 0200 	mov.w	r2, #0
 800180c:	f04f 0300 	mov.w	r3, #0
 8001810:	010b      	lsls	r3, r1, #4
 8001812:	ea43 7310 	orr.w	r3, r3, r0, lsr #28
 8001816:	0102      	lsls	r2, r0, #4
  const uint8_t NUM_RX_BYT = 8;
 8001818:	2308      	movs	r3, #8
 800181a:	76fb      	strb	r3, [r7, #27]
  const uint8_t BYT_IN_REG = 6;
 800181c:	2306      	movs	r3, #6
 800181e:	76bb      	strb	r3, [r7, #26]
  const uint8_t GPIO_IN_REG = 3;
 8001820:	2303      	movs	r3, #3
 8001822:	767b      	strb	r3, [r7, #25]

  uint8_t *data;
  uint8_t data_counter = 0;
 8001824:	2300      	movs	r3, #0
 8001826:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  int8_t pec_error = 0;
 800182a:	2300      	movs	r3, #0
 800182c:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
  uint16_t parsed_aux;
  uint16_t received_pec;
  uint16_t data_pec;
  data = (uint8_t *) malloc((NUM_RX_BYT*total_ic)*sizeof(uint8_t));
 8001830:	7efb      	ldrb	r3, [r7, #27]
 8001832:	79ba      	ldrb	r2, [r7, #6]
 8001834:	fb02 f303 	mul.w	r3, r2, r3
 8001838:	4618      	mov	r0, r3
 800183a:	f00d f893 	bl	800e964 <malloc>
 800183e:	4603      	mov	r3, r0
 8001840:	617b      	str	r3, [r7, #20]
  //1.a
  if (reg == 0) {
 8001842:	79fb      	ldrb	r3, [r7, #7]
 8001844:	2b00      	cmp	r3, #0
 8001846:	f040 8092 	bne.w	800196e <driverSWLTC6804ReadAuxVoltageRegisters+0x186>
    for(uint8_t gpio_reg = 1; gpio_reg<((driverSWLTC6804MaxNoOfTempSensorPerModule/3)+1); gpio_reg++) {		 	   		 			                   //executes once for each of the LTC6804 aux voltage registers
 800184a:	2301      	movs	r3, #1
 800184c:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
 8001850:	e080      	b.n	8001954 <driverSWLTC6804ReadAuxVoltageRegisters+0x16c>
      data_counter = 0;
 8001852:	2300      	movs	r3, #0
 8001854:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
      driverSWLTC6804ReadAuxGroups(gpio_reg, total_ic,data);									             //Reads the raw auxiliary register data into the data[] array
 8001858:	79b9      	ldrb	r1, [r7, #6]
 800185a:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 800185e:	697a      	ldr	r2, [r7, #20]
 8001860:	4618      	mov	r0, r3
 8001862:	f000 f8fd 	bl	8001a60 <driverSWLTC6804ReadAuxGroups>
      for (uint8_t current_ic = 0 ; current_ic < total_ic; current_ic++) { 			           // executes for every LTC6804 in the daisy chain current_ic is used as the IC counter
 8001866:	2300      	movs	r3, #0
 8001868:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
 800186c:	e068      	b.n	8001940 <driverSWLTC6804ReadAuxVoltageRegisters+0x158>
		    for(uint8_t current_gpio = 0; current_gpio< GPIO_IN_REG; current_gpio++) {	       // This loop parses the read back data into GPIO voltages, it loops once for each of the 3 gpio voltage codes in the register
 800186e:	2300      	movs	r3, #0
 8001870:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8001874:	e02e      	b.n	80018d4 <driverSWLTC6804ReadAuxVoltageRegisters+0xec>
		      parsed_aux = data[data_counter] + (data[data_counter+1]<<8);                     //Each gpio codes is received as two bytes and is combined to create the parsed gpio voltage code
 8001876:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800187a:	697a      	ldr	r2, [r7, #20]
 800187c:	4413      	add	r3, r2
 800187e:	781b      	ldrb	r3, [r3, #0]
 8001880:	b29a      	uxth	r2, r3
 8001882:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8001886:	3301      	adds	r3, #1
 8001888:	6979      	ldr	r1, [r7, #20]
 800188a:	440b      	add	r3, r1
 800188c:	781b      	ldrb	r3, [r3, #0]
 800188e:	b29b      	uxth	r3, r3
 8001890:	021b      	lsls	r3, r3, #8
 8001892:	b29b      	uxth	r3, r3
 8001894:	4413      	add	r3, r2
 8001896:	81fb      	strh	r3, [r7, #14]
          aux_codes[current_ic][current_gpio +((gpio_reg-1)*GPIO_IN_REG)] = parsed_aux;
 8001898:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 800189c:	4622      	mov	r2, r4
 800189e:	fb02 f303 	mul.w	r3, r2, r3
 80018a2:	005b      	lsls	r3, r3, #1
 80018a4:	683a      	ldr	r2, [r7, #0]
 80018a6:	4413      	add	r3, r2
 80018a8:	f897 102b 	ldrb.w	r1, [r7, #43]	; 0x2b
 80018ac:	f897 202d 	ldrb.w	r2, [r7, #45]	; 0x2d
 80018b0:	3a01      	subs	r2, #1
 80018b2:	7e78      	ldrb	r0, [r7, #25]
 80018b4:	fb00 f202 	mul.w	r2, r0, r2
 80018b8:	440a      	add	r2, r1
 80018ba:	89f9      	ldrh	r1, [r7, #14]
 80018bc:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
          data_counter=data_counter+2;												                             //Because gpio voltage codes are two bytes the data counter must increment by two for each parsed gpio voltage code
 80018c0:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80018c4:	3302      	adds	r3, #2
 80018c6:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		    for(uint8_t current_gpio = 0; current_gpio< GPIO_IN_REG; current_gpio++) {	       // This loop parses the read back data into GPIO voltages, it loops once for each of the 3 gpio voltage codes in the register
 80018ca:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 80018ce:	3301      	adds	r3, #1
 80018d0:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80018d4:	f897 202b 	ldrb.w	r2, [r7, #43]	; 0x2b
 80018d8:	7e7b      	ldrb	r3, [r7, #25]
 80018da:	429a      	cmp	r2, r3
 80018dc:	d3cb      	bcc.n	8001876 <driverSWLTC6804ReadAuxVoltageRegisters+0x8e>
        }

        received_pec = (data[data_counter]<<8)+ data[data_counter+1]; 				             //The received PEC for the current_ic is transmitted as the 7th and 8th after the 6 gpio voltage data bytes
 80018de:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80018e2:	697a      	ldr	r2, [r7, #20]
 80018e4:	4413      	add	r3, r2
 80018e6:	781b      	ldrb	r3, [r3, #0]
 80018e8:	b29b      	uxth	r3, r3
 80018ea:	021b      	lsls	r3, r3, #8
 80018ec:	b29a      	uxth	r2, r3
 80018ee:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80018f2:	3301      	adds	r3, #1
 80018f4:	6979      	ldr	r1, [r7, #20]
 80018f6:	440b      	add	r3, r1
 80018f8:	781b      	ldrb	r3, [r3, #0]
 80018fa:	b29b      	uxth	r3, r3
 80018fc:	4413      	add	r3, r2
 80018fe:	827b      	strh	r3, [r7, #18]
        data_pec = driverSWLTC6804CalcPEC15(BYT_IN_REG, &data[current_ic*NUM_RX_BYT]);
 8001900:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8001904:	7efa      	ldrb	r2, [r7, #27]
 8001906:	fb02 f303 	mul.w	r3, r2, r3
 800190a:	461a      	mov	r2, r3
 800190c:	697b      	ldr	r3, [r7, #20]
 800190e:	441a      	add	r2, r3
 8001910:	7ebb      	ldrb	r3, [r7, #26]
 8001912:	4611      	mov	r1, r2
 8001914:	4618      	mov	r0, r3
 8001916:	f000 fc03 	bl	8002120 <driverSWLTC6804CalcPEC15>
 800191a:	4603      	mov	r3, r0
 800191c:	823b      	strh	r3, [r7, #16]
        if(received_pec != data_pec) {
 800191e:	8a7a      	ldrh	r2, [r7, #18]
 8001920:	8a3b      	ldrh	r3, [r7, #16]
 8001922:	429a      	cmp	r2, r3
 8001924:	d002      	beq.n	800192c <driverSWLTC6804ReadAuxVoltageRegisters+0x144>
          pec_error = -1;															                                     //The pec_error variable is simply set negative if any PEC errors are detected in the received serial data
 8001926:	23ff      	movs	r3, #255	; 0xff
 8001928:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
        }
        data_counter=data_counter+2;												                               //Because the transmitted PEC code is 2 bytes long the data_counter must be incremented by 2 bytes to point to the next ICs gpio voltage data
 800192c:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8001930:	3302      	adds	r3, #2
 8001932:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
      for (uint8_t current_ic = 0 ; current_ic < total_ic; current_ic++) { 			           // executes for every LTC6804 in the daisy chain current_ic is used as the IC counter
 8001936:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 800193a:	3301      	adds	r3, #1
 800193c:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
 8001940:	f897 202c 	ldrb.w	r2, [r7, #44]	; 0x2c
 8001944:	79bb      	ldrb	r3, [r7, #6]
 8001946:	429a      	cmp	r2, r3
 8001948:	d391      	bcc.n	800186e <driverSWLTC6804ReadAuxVoltageRegisters+0x86>
    for(uint8_t gpio_reg = 1; gpio_reg<((driverSWLTC6804MaxNoOfTempSensorPerModule/3)+1); gpio_reg++) {		 	   		 			                   //executes once for each of the LTC6804 aux voltage registers
 800194a:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 800194e:	3301      	adds	r3, #1
 8001950:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
 8001954:	4b40      	ldr	r3, [pc, #256]	; (8001a58 <driverSWLTC6804ReadAuxVoltageRegisters+0x270>)
 8001956:	781b      	ldrb	r3, [r3, #0]
 8001958:	4a40      	ldr	r2, [pc, #256]	; (8001a5c <driverSWLTC6804ReadAuxVoltageRegisters+0x274>)
 800195a:	fba2 2303 	umull	r2, r3, r2, r3
 800195e:	085b      	lsrs	r3, r3, #1
 8001960:	b2db      	uxtb	r3, r3
 8001962:	f897 202d 	ldrb.w	r2, [r7, #45]	; 0x2d
 8001966:	429a      	cmp	r2, r3
 8001968:	f67f af73 	bls.w	8001852 <driverSWLTC6804ReadAuxVoltageRegisters+0x6a>
 800196c:	e06b      	b.n	8001a46 <driverSWLTC6804ReadAuxVoltageRegisters+0x25e>
      }
    }
  }else{
    driverSWLTC6804ReadAuxGroups(reg, total_ic, data);
 800196e:	79b9      	ldrb	r1, [r7, #6]
 8001970:	79fb      	ldrb	r3, [r7, #7]
 8001972:	697a      	ldr	r2, [r7, #20]
 8001974:	4618      	mov	r0, r3
 8001976:	f000 f873 	bl	8001a60 <driverSWLTC6804ReadAuxGroups>
    for (int current_ic = 0 ; current_ic < total_ic; current_ic++) { 			  		           // executes for every LTC6804 in the daisy chain current_ic is used as an IC counter
 800197a:	2300      	movs	r3, #0
 800197c:	627b      	str	r3, [r7, #36]	; 0x24
 800197e:	e05e      	b.n	8001a3e <driverSWLTC6804ReadAuxVoltageRegisters+0x256>

		  for(int current_gpio = 0; current_gpio<GPIO_IN_REG; current_gpio++) {  	 	           // This loop parses the read back data. Loops once for each aux voltage in the register
 8001980:	2300      	movs	r3, #0
 8001982:	623b      	str	r3, [r7, #32]
 8001984:	e029      	b.n	80019da <driverSWLTC6804ReadAuxVoltageRegisters+0x1f2>
			  parsed_aux = (data[data_counter] + (data[data_counter+1]<<8));    		             //Each gpio codes is received as two bytes and is combined to create the parsed gpio voltage code
 8001986:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800198a:	697a      	ldr	r2, [r7, #20]
 800198c:	4413      	add	r3, r2
 800198e:	781b      	ldrb	r3, [r3, #0]
 8001990:	b29a      	uxth	r2, r3
 8001992:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8001996:	3301      	adds	r3, #1
 8001998:	6979      	ldr	r1, [r7, #20]
 800199a:	440b      	add	r3, r1
 800199c:	781b      	ldrb	r3, [r3, #0]
 800199e:	b29b      	uxth	r3, r3
 80019a0:	021b      	lsls	r3, r3, #8
 80019a2:	b29b      	uxth	r3, r3
 80019a4:	4413      	add	r3, r2
 80019a6:	81fb      	strh	r3, [r7, #14]
			  aux_codes[current_ic][current_gpio +((reg-1)*GPIO_IN_REG)] = parsed_aux;
 80019a8:	4622      	mov	r2, r4
 80019aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80019ac:	fb03 f302 	mul.w	r3, r3, r2
 80019b0:	005b      	lsls	r3, r3, #1
 80019b2:	683a      	ldr	r2, [r7, #0]
 80019b4:	4413      	add	r3, r2
 80019b6:	79fa      	ldrb	r2, [r7, #7]
 80019b8:	3a01      	subs	r2, #1
 80019ba:	7e79      	ldrb	r1, [r7, #25]
 80019bc:	fb01 f102 	mul.w	r1, r1, r2
 80019c0:	6a3a      	ldr	r2, [r7, #32]
 80019c2:	440a      	add	r2, r1
 80019c4:	89f9      	ldrh	r1, [r7, #14]
 80019c6:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
			  data_counter=data_counter+2;									 		                                 //Because gpio voltage codes are two bytes the data counter must increment by two for each parsed gpio voltage code
 80019ca:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80019ce:	3302      	adds	r3, #2
 80019d0:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		  for(int current_gpio = 0; current_gpio<GPIO_IN_REG; current_gpio++) {  	 	           // This loop parses the read back data. Loops once for each aux voltage in the register
 80019d4:	6a3b      	ldr	r3, [r7, #32]
 80019d6:	3301      	adds	r3, #1
 80019d8:	623b      	str	r3, [r7, #32]
 80019da:	7e7b      	ldrb	r3, [r7, #25]
 80019dc:	6a3a      	ldr	r2, [r7, #32]
 80019de:	429a      	cmp	r2, r3
 80019e0:	dbd1      	blt.n	8001986 <driverSWLTC6804ReadAuxVoltageRegisters+0x19e>
		  }
		  received_pec = (data[data_counter]<<8) + data[data_counter+1]; 				               //The received PEC for the current_ic is transmitted as the 7th and 8th after the 6 gpio voltage data bytes
 80019e2:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80019e6:	697a      	ldr	r2, [r7, #20]
 80019e8:	4413      	add	r3, r2
 80019ea:	781b      	ldrb	r3, [r3, #0]
 80019ec:	b29b      	uxth	r3, r3
 80019ee:	021b      	lsls	r3, r3, #8
 80019f0:	b29a      	uxth	r2, r3
 80019f2:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80019f6:	3301      	adds	r3, #1
 80019f8:	6979      	ldr	r1, [r7, #20]
 80019fa:	440b      	add	r3, r1
 80019fc:	781b      	ldrb	r3, [r3, #0]
 80019fe:	b29b      	uxth	r3, r3
 8001a00:	4413      	add	r3, r2
 8001a02:	827b      	strh	r3, [r7, #18]
      data_pec = driverSWLTC6804CalcPEC15(BYT_IN_REG, &data[current_ic*NUM_RX_BYT]);
 8001a04:	7efb      	ldrb	r3, [r7, #27]
 8001a06:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001a08:	fb02 f303 	mul.w	r3, r2, r3
 8001a0c:	461a      	mov	r2, r3
 8001a0e:	697b      	ldr	r3, [r7, #20]
 8001a10:	441a      	add	r2, r3
 8001a12:	7ebb      	ldrb	r3, [r7, #26]
 8001a14:	4611      	mov	r1, r2
 8001a16:	4618      	mov	r0, r3
 8001a18:	f000 fb82 	bl	8002120 <driverSWLTC6804CalcPEC15>
 8001a1c:	4603      	mov	r3, r0
 8001a1e:	823b      	strh	r3, [r7, #16]

			if(received_pec != data_pec) {
 8001a20:	8a7a      	ldrh	r2, [r7, #18]
 8001a22:	8a3b      	ldrh	r3, [r7, #16]
 8001a24:	429a      	cmp	r2, r3
 8001a26:	d002      	beq.n	8001a2e <driverSWLTC6804ReadAuxVoltageRegisters+0x246>
        pec_error = -1;													   		                                     //The pec_error variable is simply set negative if any PEC errors  are detected in the received serial data
 8001a28:	23ff      	movs	r3, #255	; 0xff
 8001a2a:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
      }

			data_counter=data_counter+2;												                                 //Because the transmitted PEC code is 2 bytes long the data_counter must be incremented by 2 bytes to point to the next ICs gpio voltage data
 8001a2e:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8001a32:	3302      	adds	r3, #2
 8001a34:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    for (int current_ic = 0 ; current_ic < total_ic; current_ic++) { 			  		           // executes for every LTC6804 in the daisy chain current_ic is used as an IC counter
 8001a38:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001a3a:	3301      	adds	r3, #1
 8001a3c:	627b      	str	r3, [r7, #36]	; 0x24
 8001a3e:	79bb      	ldrb	r3, [r7, #6]
 8001a40:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001a42:	429a      	cmp	r2, r3
 8001a44:	db9c      	blt.n	8001980 <driverSWLTC6804ReadAuxVoltageRegisters+0x198>
	  }
  }
  free(data);
 8001a46:	6978      	ldr	r0, [r7, #20]
 8001a48:	f00c ff94 	bl	800e974 <free>
  return (pec_error);
 8001a4c:	f997 302e 	ldrsb.w	r3, [r7, #46]	; 0x2e
}
 8001a50:	4618      	mov	r0, r3
 8001a52:	3734      	adds	r7, #52	; 0x34
 8001a54:	46bd      	mov	sp, r7
 8001a56:	bd90      	pop	{r4, r7, pc}
 8001a58:	2000021a 	.word	0x2000021a
 8001a5c:	aaaaaaab 	.word	0xaaaaaaab

08001a60 <driverSWLTC6804ReadAuxGroups>:

void driverSWLTC6804ReadAuxGroups(uint8_t reg, uint8_t total_ic, uint8_t *data) {
 8001a60:	b580      	push	{r7, lr}
 8001a62:	b084      	sub	sp, #16
 8001a64:	af00      	add	r7, sp, #0
 8001a66:	4603      	mov	r3, r0
 8001a68:	603a      	str	r2, [r7, #0]
 8001a6a:	71fb      	strb	r3, [r7, #7]
 8001a6c:	460b      	mov	r3, r1
 8001a6e:	71bb      	strb	r3, [r7, #6]
  const uint8_t REG_LEN = 8; // number of bytes in the register + 2 bytes for the PEC
 8001a70:	2308      	movs	r3, #8
 8001a72:	73fb      	strb	r3, [r7, #15]
  uint8_t cmd[4];
  uint16_t cmd_pec;

  //1
  if (reg == 1) {			//Read back auxiliary group A
 8001a74:	79fb      	ldrb	r3, [r7, #7]
 8001a76:	2b01      	cmp	r3, #1
 8001a78:	d104      	bne.n	8001a84 <driverSWLTC6804ReadAuxGroups+0x24>
    cmd[1] = 0x0C;
 8001a7a:	230c      	movs	r3, #12
 8001a7c:	727b      	strb	r3, [r7, #9]
    cmd[0] = 0x00;
 8001a7e:	2300      	movs	r3, #0
 8001a80:	723b      	strb	r3, [r7, #8]
 8001a82:	e01b      	b.n	8001abc <driverSWLTC6804ReadAuxGroups+0x5c>
  }else if(reg == 2) {		//Read back auxiliary group B
 8001a84:	79fb      	ldrb	r3, [r7, #7]
 8001a86:	2b02      	cmp	r3, #2
 8001a88:	d104      	bne.n	8001a94 <driverSWLTC6804ReadAuxGroups+0x34>
    cmd[1] = 0x0E;
 8001a8a:	230e      	movs	r3, #14
 8001a8c:	727b      	strb	r3, [r7, #9]
    cmd[0] = 0x00;
 8001a8e:	2300      	movs	r3, #0
 8001a90:	723b      	strb	r3, [r7, #8]
 8001a92:	e013      	b.n	8001abc <driverSWLTC6804ReadAuxGroups+0x5c>
  }else if(reg == 3) {		//Read auxiliary group C LTC6812 & LTC6813 only
 8001a94:	79fb      	ldrb	r3, [r7, #7]
 8001a96:	2b03      	cmp	r3, #3
 8001a98:	d104      	bne.n	8001aa4 <driverSWLTC6804ReadAuxGroups+0x44>
    cmd[1] = 0x0D;
 8001a9a:	230d      	movs	r3, #13
 8001a9c:	727b      	strb	r3, [r7, #9]
    cmd[0] = 0x00;
 8001a9e:	2300      	movs	r3, #0
 8001aa0:	723b      	strb	r3, [r7, #8]
 8001aa2:	e00b      	b.n	8001abc <driverSWLTC6804ReadAuxGroups+0x5c>
  }else if(reg == 4) {		//Read auxiliary group D LTC6812 & LTC6813 only
 8001aa4:	79fb      	ldrb	r3, [r7, #7]
 8001aa6:	2b04      	cmp	r3, #4
 8001aa8:	d104      	bne.n	8001ab4 <driverSWLTC6804ReadAuxGroups+0x54>
    cmd[1] = 0x0F;
 8001aaa:	230f      	movs	r3, #15
 8001aac:	727b      	strb	r3, [r7, #9]
    cmd[0] = 0x00;
 8001aae:	2300      	movs	r3, #0
 8001ab0:	723b      	strb	r3, [r7, #8]
 8001ab2:	e003      	b.n	8001abc <driverSWLTC6804ReadAuxGroups+0x5c>
  }else{					     //Read back auxiliary group A
     cmd[1] = 0x0C;
 8001ab4:	230c      	movs	r3, #12
 8001ab6:	727b      	strb	r3, [r7, #9]
     cmd[0] = 0x00;
 8001ab8:	2300      	movs	r3, #0
 8001aba:	723b      	strb	r3, [r7, #8]
  }

  cmd_pec = driverSWLTC6804CalcPEC15(2, cmd);
 8001abc:	f107 0308 	add.w	r3, r7, #8
 8001ac0:	4619      	mov	r1, r3
 8001ac2:	2002      	movs	r0, #2
 8001ac4:	f000 fb2c 	bl	8002120 <driverSWLTC6804CalcPEC15>
 8001ac8:	4603      	mov	r3, r0
 8001aca:	81bb      	strh	r3, [r7, #12]
  cmd[2] = (uint8_t)(cmd_pec >> 8);
 8001acc:	89bb      	ldrh	r3, [r7, #12]
 8001ace:	0a1b      	lsrs	r3, r3, #8
 8001ad0:	b29b      	uxth	r3, r3
 8001ad2:	b2db      	uxtb	r3, r3
 8001ad4:	72bb      	strb	r3, [r7, #10]
  cmd[3] = (uint8_t)(cmd_pec);
 8001ad6:	89bb      	ldrh	r3, [r7, #12]
 8001ad8:	b2db      	uxtb	r3, r3
 8001ada:	72fb      	strb	r3, [r7, #11]

  driverSWLTC6804WakeIC(); //This will guarantee that the LTC6804 isoSPI port is awake, this command can be removed.
 8001adc:	f000 fbef 	bl	80022be <driverSWLTC6804WakeIC>
	driverSWLTC6804WriteRead(cmd,4,data,(REG_LEN*total_ic));
 8001ae0:	7bfa      	ldrb	r2, [r7, #15]
 8001ae2:	79bb      	ldrb	r3, [r7, #6]
 8001ae4:	fb12 f303 	smulbb	r3, r2, r3
 8001ae8:	b2db      	uxtb	r3, r3
 8001aea:	f107 0008 	add.w	r0, r7, #8
 8001aee:	683a      	ldr	r2, [r7, #0]
 8001af0:	2104      	movs	r1, #4
 8001af2:	f000 fbcb 	bl	800228c <driverSWLTC6804WriteRead>
}
 8001af6:	bf00      	nop
 8001af8:	3710      	adds	r7, #16
 8001afa:	46bd      	mov	sp, r7
 8001afc:	bd80      	pop	{r7, pc}
	...

08001b00 <driverSWLTC6804WriteConfigRegister>:

void driverSWLTC6804WriteConfigRegister(uint8_t totalNumberOfLTCs, uint32_t *balanceEnableMaskArray, bool useArray) {
 8001b00:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001b04:	b08c      	sub	sp, #48	; 0x30
 8001b06:	af00      	add	r7, sp, #0
 8001b08:	4603      	mov	r3, r0
 8001b0a:	6039      	str	r1, [r7, #0]
 8001b0c:	71fb      	strb	r3, [r7, #7]
 8001b0e:	4613      	mov	r3, r2
 8001b10:	71bb      	strb	r3, [r7, #6]
 8001b12:	466b      	mov	r3, sp
 8001b14:	461d      	mov	r5, r3
  const uint8_t BYTES_IN_REG = 6;
 8001b16:	2306      	movs	r3, #6
 8001b18:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
  const uint8_t CMD_LEN = 4+(8*totalNumberOfLTCs);
 8001b1c:	79fb      	ldrb	r3, [r7, #7]
 8001b1e:	00db      	lsls	r3, r3, #3
 8001b20:	b2db      	uxtb	r3, r3
 8001b22:	3304      	adds	r3, #4
 8001b24:	f887 3020 	strb.w	r3, [r7, #32]
  uint8_t *cmd;
  uint16_t cfg_pec;
  uint8_t cmd_index; //command counter
	uint8_t tx_cfg[totalNumberOfLTCs][6];
 8001b28:	79fc      	ldrb	r4, [r7, #7]
 8001b2a:	4623      	mov	r3, r4
 8001b2c:	3b01      	subs	r3, #1
 8001b2e:	61fb      	str	r3, [r7, #28]
 8001b30:	b2e0      	uxtb	r0, r4
 8001b32:	f04f 0100 	mov.w	r1, #0
 8001b36:	4602      	mov	r2, r0
 8001b38:	460b      	mov	r3, r1
 8001b3a:	eb12 0a02 	adds.w	sl, r2, r2
 8001b3e:	eb43 0b03 	adc.w	fp, r3, r3
 8001b42:	4652      	mov	r2, sl
 8001b44:	465b      	mov	r3, fp
 8001b46:	1812      	adds	r2, r2, r0
 8001b48:	eb41 0303 	adc.w	r3, r1, r3
 8001b4c:	f04f 0000 	mov.w	r0, #0
 8001b50:	f04f 0100 	mov.w	r1, #0
 8001b54:	0119      	lsls	r1, r3, #4
 8001b56:	ea41 7112 	orr.w	r1, r1, r2, lsr #28
 8001b5a:	0110      	lsls	r0, r2, #4
 8001b5c:	4602      	mov	r2, r0
 8001b5e:	460b      	mov	r3, r1
 8001b60:	4622      	mov	r2, r4
 8001b62:	4613      	mov	r3, r2
 8001b64:	005b      	lsls	r3, r3, #1
 8001b66:	4413      	add	r3, r2
 8001b68:	005b      	lsls	r3, r3, #1
 8001b6a:	b2e0      	uxtb	r0, r4
 8001b6c:	f04f 0100 	mov.w	r1, #0
 8001b70:	4602      	mov	r2, r0
 8001b72:	460b      	mov	r3, r1
 8001b74:	eb12 0802 	adds.w	r8, r2, r2
 8001b78:	eb43 0903 	adc.w	r9, r3, r3
 8001b7c:	4642      	mov	r2, r8
 8001b7e:	464b      	mov	r3, r9
 8001b80:	1812      	adds	r2, r2, r0
 8001b82:	eb41 0303 	adc.w	r3, r1, r3
 8001b86:	f04f 0000 	mov.w	r0, #0
 8001b8a:	f04f 0100 	mov.w	r1, #0
 8001b8e:	0119      	lsls	r1, r3, #4
 8001b90:	ea41 7112 	orr.w	r1, r1, r2, lsr #28
 8001b94:	0110      	lsls	r0, r2, #4
 8001b96:	4602      	mov	r2, r0
 8001b98:	460b      	mov	r3, r1
 8001b9a:	4622      	mov	r2, r4
 8001b9c:	4613      	mov	r3, r2
 8001b9e:	005b      	lsls	r3, r3, #1
 8001ba0:	4413      	add	r3, r2
 8001ba2:	005b      	lsls	r3, r3, #1
 8001ba4:	3307      	adds	r3, #7
 8001ba6:	08db      	lsrs	r3, r3, #3
 8001ba8:	00db      	lsls	r3, r3, #3
 8001baa:	ebad 0d03 	sub.w	sp, sp, r3
 8001bae:	466b      	mov	r3, sp
 8001bb0:	3300      	adds	r3, #0
 8001bb2:	61bb      	str	r3, [r7, #24]
	uint16_t VuV = driverSWLTC6804ConfigStruct.CellUnderVoltageLimit/(16*0.0001);
 8001bb4:	4ba2      	ldr	r3, [pc, #648]	; (8001e40 <driverSWLTC6804WriteConfigRegister+0x340>)
 8001bb6:	699b      	ldr	r3, [r3, #24]
 8001bb8:	4618      	mov	r0, r3
 8001bba:	f7fe fcc5 	bl	8000548 <__aeabi_f2d>
 8001bbe:	a39e      	add	r3, pc, #632	; (adr r3, 8001e38 <driverSWLTC6804WriteConfigRegister+0x338>)
 8001bc0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001bc4:	f7fe fe42 	bl	800084c <__aeabi_ddiv>
 8001bc8:	4602      	mov	r2, r0
 8001bca:	460b      	mov	r3, r1
 8001bcc:	4610      	mov	r0, r2
 8001bce:	4619      	mov	r1, r3
 8001bd0:	f7fe ffea 	bl	8000ba8 <__aeabi_d2uiz>
 8001bd4:	4603      	mov	r3, r0
 8001bd6:	82fb      	strh	r3, [r7, #22]
	uint16_t VoV = driverSWLTC6804ConfigStruct.CellOverVoltageLimit/(16*0.0001);
 8001bd8:	4b99      	ldr	r3, [pc, #612]	; (8001e40 <driverSWLTC6804WriteConfigRegister+0x340>)
 8001bda:	69db      	ldr	r3, [r3, #28]
 8001bdc:	4618      	mov	r0, r3
 8001bde:	f7fe fcb3 	bl	8000548 <__aeabi_f2d>
 8001be2:	a395      	add	r3, pc, #596	; (adr r3, 8001e38 <driverSWLTC6804WriteConfigRegister+0x338>)
 8001be4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001be8:	f7fe fe30 	bl	800084c <__aeabi_ddiv>
 8001bec:	4602      	mov	r2, r0
 8001bee:	460b      	mov	r3, r1
 8001bf0:	4610      	mov	r0, r2
 8001bf2:	4619      	mov	r1, r3
 8001bf4:	f7fe ffd8 	bl	8000ba8 <__aeabi_d2uiz>
 8001bf8:	4603      	mov	r3, r0
 8001bfa:	82bb      	strh	r3, [r7, #20]
	uint32_t activeBalanceMask=0;
 8001bfc:	2300      	movs	r3, #0
 8001bfe:	627b      	str	r3, [r7, #36]	; 0x24

  for(int i = 0; i<totalNumberOfLTCs;i++) {
 8001c00:	2300      	movs	r3, #0
 8001c02:	62bb      	str	r3, [r7, #40]	; 0x28
 8001c04:	e08d      	b.n	8001d22 <driverSWLTC6804WriteConfigRegister+0x222>
		if(useArray)
 8001c06:	79bb      	ldrb	r3, [r7, #6]
 8001c08:	2b00      	cmp	r3, #0
 8001c0a:	d006      	beq.n	8001c1a <driverSWLTC6804WriteConfigRegister+0x11a>
			activeBalanceMask = balanceEnableMaskArray[i];
 8001c0c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001c0e:	009b      	lsls	r3, r3, #2
 8001c10:	683a      	ldr	r2, [r7, #0]
 8001c12:	4413      	add	r3, r2
 8001c14:	681b      	ldr	r3, [r3, #0]
 8001c16:	627b      	str	r3, [r7, #36]	; 0x24
 8001c18:	e002      	b.n	8001c20 <driverSWLTC6804WriteConfigRegister+0x120>
		else
			activeBalanceMask = driverSWLTC6804ConfigStruct.DisChargeEnableMask;
 8001c1a:	4b89      	ldr	r3, [pc, #548]	; (8001e40 <driverSWLTC6804WriteConfigRegister+0x340>)
 8001c1c:	691b      	ldr	r3, [r3, #16]
 8001c1e:	627b      	str	r3, [r7, #36]	; 0x24

    tx_cfg[i][0] = (driverSWLTC6804ConfigStruct.GPIO5 << 7) | (driverSWLTC6804ConfigStruct.GPIO4 << 6) | (driverSWLTC6804ConfigStruct.GPIO3 << 5) | (driverSWLTC6804ConfigStruct.GPIO2 << 4) | (driverSWLTC6804ConfigStruct.GPIO1 << 3) | (driverSWLTC6804ConfigStruct.ReferenceON << 2) | (driverSWLTC6804ConfigStruct.ADCOption);
 8001c20:	4b87      	ldr	r3, [pc, #540]	; (8001e40 <driverSWLTC6804WriteConfigRegister+0x340>)
 8001c22:	791b      	ldrb	r3, [r3, #4]
 8001c24:	01db      	lsls	r3, r3, #7
 8001c26:	b25a      	sxtb	r2, r3
 8001c28:	4b85      	ldr	r3, [pc, #532]	; (8001e40 <driverSWLTC6804WriteConfigRegister+0x340>)
 8001c2a:	78db      	ldrb	r3, [r3, #3]
 8001c2c:	019b      	lsls	r3, r3, #6
 8001c2e:	b25b      	sxtb	r3, r3
 8001c30:	4313      	orrs	r3, r2
 8001c32:	b25a      	sxtb	r2, r3
 8001c34:	4b82      	ldr	r3, [pc, #520]	; (8001e40 <driverSWLTC6804WriteConfigRegister+0x340>)
 8001c36:	789b      	ldrb	r3, [r3, #2]
 8001c38:	015b      	lsls	r3, r3, #5
 8001c3a:	b25b      	sxtb	r3, r3
 8001c3c:	4313      	orrs	r3, r2
 8001c3e:	b25a      	sxtb	r2, r3
 8001c40:	4b7f      	ldr	r3, [pc, #508]	; (8001e40 <driverSWLTC6804WriteConfigRegister+0x340>)
 8001c42:	785b      	ldrb	r3, [r3, #1]
 8001c44:	011b      	lsls	r3, r3, #4
 8001c46:	b25b      	sxtb	r3, r3
 8001c48:	4313      	orrs	r3, r2
 8001c4a:	b25a      	sxtb	r2, r3
 8001c4c:	4b7c      	ldr	r3, [pc, #496]	; (8001e40 <driverSWLTC6804WriteConfigRegister+0x340>)
 8001c4e:	781b      	ldrb	r3, [r3, #0]
 8001c50:	00db      	lsls	r3, r3, #3
 8001c52:	b25b      	sxtb	r3, r3
 8001c54:	4313      	orrs	r3, r2
 8001c56:	b25a      	sxtb	r2, r3
 8001c58:	4b79      	ldr	r3, [pc, #484]	; (8001e40 <driverSWLTC6804WriteConfigRegister+0x340>)
 8001c5a:	7a5b      	ldrb	r3, [r3, #9]
 8001c5c:	009b      	lsls	r3, r3, #2
 8001c5e:	b25b      	sxtb	r3, r3
 8001c60:	4313      	orrs	r3, r2
 8001c62:	b25a      	sxtb	r2, r3
 8001c64:	4b76      	ldr	r3, [pc, #472]	; (8001e40 <driverSWLTC6804WriteConfigRegister+0x340>)
 8001c66:	7adb      	ldrb	r3, [r3, #11]
 8001c68:	b25b      	sxtb	r3, r3
 8001c6a:	4313      	orrs	r3, r2
 8001c6c:	b25b      	sxtb	r3, r3
 8001c6e:	b2d8      	uxtb	r0, r3
 8001c70:	69b9      	ldr	r1, [r7, #24]
 8001c72:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8001c74:	4613      	mov	r3, r2
 8001c76:	005b      	lsls	r3, r3, #1
 8001c78:	4413      	add	r3, r2
 8001c7a:	005b      	lsls	r3, r3, #1
 8001c7c:	440b      	add	r3, r1
 8001c7e:	4602      	mov	r2, r0
 8001c80:	701a      	strb	r2, [r3, #0]
    tx_cfg[i][1] = (VuV & 0xFF) ;
 8001c82:	8afb      	ldrh	r3, [r7, #22]
 8001c84:	b2d8      	uxtb	r0, r3
 8001c86:	69b9      	ldr	r1, [r7, #24]
 8001c88:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8001c8a:	4613      	mov	r3, r2
 8001c8c:	005b      	lsls	r3, r3, #1
 8001c8e:	4413      	add	r3, r2
 8001c90:	005b      	lsls	r3, r3, #1
 8001c92:	440b      	add	r3, r1
 8001c94:	3301      	adds	r3, #1
 8001c96:	4602      	mov	r2, r0
 8001c98:	701a      	strb	r2, [r3, #0]
    tx_cfg[i][2] = ((VoV & 0x0F) << 4) | (VuV >> 8) ;
 8001c9a:	8abb      	ldrh	r3, [r7, #20]
 8001c9c:	011b      	lsls	r3, r3, #4
 8001c9e:	b25a      	sxtb	r2, r3
 8001ca0:	8afb      	ldrh	r3, [r7, #22]
 8001ca2:	0a1b      	lsrs	r3, r3, #8
 8001ca4:	b29b      	uxth	r3, r3
 8001ca6:	b25b      	sxtb	r3, r3
 8001ca8:	4313      	orrs	r3, r2
 8001caa:	b25b      	sxtb	r3, r3
 8001cac:	b2d8      	uxtb	r0, r3
 8001cae:	69b9      	ldr	r1, [r7, #24]
 8001cb0:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8001cb2:	4613      	mov	r3, r2
 8001cb4:	005b      	lsls	r3, r3, #1
 8001cb6:	4413      	add	r3, r2
 8001cb8:	005b      	lsls	r3, r3, #1
 8001cba:	440b      	add	r3, r1
 8001cbc:	3302      	adds	r3, #2
 8001cbe:	4602      	mov	r2, r0
 8001cc0:	701a      	strb	r2, [r3, #0]
    tx_cfg[i][3] = (VoV >> 4) ;
 8001cc2:	8abb      	ldrh	r3, [r7, #20]
 8001cc4:	091b      	lsrs	r3, r3, #4
 8001cc6:	b29b      	uxth	r3, r3
 8001cc8:	b2d8      	uxtb	r0, r3
 8001cca:	69b9      	ldr	r1, [r7, #24]
 8001ccc:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8001cce:	4613      	mov	r3, r2
 8001cd0:	005b      	lsls	r3, r3, #1
 8001cd2:	4413      	add	r3, r2
 8001cd4:	005b      	lsls	r3, r3, #1
 8001cd6:	440b      	add	r3, r1
 8001cd8:	3303      	adds	r3, #3
 8001cda:	4602      	mov	r2, r0
 8001cdc:	701a      	strb	r2, [r3, #0]
    tx_cfg[i][4] = (activeBalanceMask & 0xFF) ;
 8001cde:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ce0:	b2d8      	uxtb	r0, r3
 8001ce2:	69b9      	ldr	r1, [r7, #24]
 8001ce4:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8001ce6:	4613      	mov	r3, r2
 8001ce8:	005b      	lsls	r3, r3, #1
 8001cea:	4413      	add	r3, r2
 8001cec:	005b      	lsls	r3, r3, #1
 8001cee:	440b      	add	r3, r1
 8001cf0:	3304      	adds	r3, #4
 8001cf2:	4602      	mov	r2, r0
 8001cf4:	701a      	strb	r2, [r3, #0]
    tx_cfg[i][5] = ((driverSWLTC6804ConfigStruct.DischargeTimout & 0x0F) << 4) | (activeBalanceMask >> 8) ;
 8001cf6:	4b52      	ldr	r3, [pc, #328]	; (8001e40 <driverSWLTC6804WriteConfigRegister+0x340>)
 8001cf8:	7d1b      	ldrb	r3, [r3, #20]
 8001cfa:	011b      	lsls	r3, r3, #4
 8001cfc:	b2da      	uxtb	r2, r3
 8001cfe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d00:	0a1b      	lsrs	r3, r3, #8
 8001d02:	b2db      	uxtb	r3, r3
 8001d04:	4313      	orrs	r3, r2
 8001d06:	b2d8      	uxtb	r0, r3
 8001d08:	69b9      	ldr	r1, [r7, #24]
 8001d0a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8001d0c:	4613      	mov	r3, r2
 8001d0e:	005b      	lsls	r3, r3, #1
 8001d10:	4413      	add	r3, r2
 8001d12:	005b      	lsls	r3, r3, #1
 8001d14:	440b      	add	r3, r1
 8001d16:	3305      	adds	r3, #5
 8001d18:	4602      	mov	r2, r0
 8001d1a:	701a      	strb	r2, [r3, #0]
  for(int i = 0; i<totalNumberOfLTCs;i++) {
 8001d1c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001d1e:	3301      	adds	r3, #1
 8001d20:	62bb      	str	r3, [r7, #40]	; 0x28
 8001d22:	79fb      	ldrb	r3, [r7, #7]
 8001d24:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8001d26:	429a      	cmp	r2, r3
 8001d28:	f6ff af6d 	blt.w	8001c06 <driverSWLTC6804WriteConfigRegister+0x106>
  }

  cmd = (uint8_t *)malloc(CMD_LEN*sizeof(uint8_t));
 8001d2c:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001d30:	4618      	mov	r0, r3
 8001d32:	f00c fe17 	bl	800e964 <malloc>
 8001d36:	4603      	mov	r3, r0
 8001d38:	613b      	str	r3, [r7, #16]
  cmd[0] = 0x00; // config register command
 8001d3a:	693b      	ldr	r3, [r7, #16]
 8001d3c:	2200      	movs	r2, #0
 8001d3e:	701a      	strb	r2, [r3, #0]
  cmd[1] = 0x01; // config register command
 8001d40:	693b      	ldr	r3, [r7, #16]
 8001d42:	3301      	adds	r3, #1
 8001d44:	2201      	movs	r2, #1
 8001d46:	701a      	strb	r2, [r3, #0]
  cmd[2] = 0x3d; // PEC
 8001d48:	693b      	ldr	r3, [r7, #16]
 8001d4a:	3302      	adds	r3, #2
 8001d4c:	223d      	movs	r2, #61	; 0x3d
 8001d4e:	701a      	strb	r2, [r3, #0]
  cmd[3] = 0x6e; // PEC
 8001d50:	693b      	ldr	r3, [r7, #16]
 8001d52:	3303      	adds	r3, #3
 8001d54:	226e      	movs	r2, #110	; 0x6e
 8001d56:	701a      	strb	r2, [r3, #0]
  cmd_index = 4;
 8001d58:	2304      	movs	r3, #4
 8001d5a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  for (uint8_t current_ic = totalNumberOfLTCs; current_ic > 0; current_ic--) { 			// executes for each LTC6804 in daisy chain, this loops starts with the last IC on the stack. The first configuration written is received by the last IC in the daisy chain
 8001d5e:	79fb      	ldrb	r3, [r7, #7]
 8001d60:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 8001d64:	e051      	b.n	8001e0a <driverSWLTC6804WriteConfigRegister+0x30a>
    for (uint8_t current_byte = 0; current_byte < BYTES_IN_REG; current_byte++) { // executes for each of the 6 bytes in the CFGR register current_byte is the byte counter
 8001d66:	2300      	movs	r3, #0
 8001d68:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8001d6c:	e01b      	b.n	8001da6 <driverSWLTC6804WriteConfigRegister+0x2a6>
      cmd[cmd_index] = tx_cfg[current_ic-1][current_byte]; 						//adding the config data to the array to be sent
 8001d6e:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8001d72:	1e5a      	subs	r2, r3, #1
 8001d74:	f897 0022 	ldrb.w	r0, [r7, #34]	; 0x22
 8001d78:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8001d7c:	6939      	ldr	r1, [r7, #16]
 8001d7e:	4419      	add	r1, r3
 8001d80:	69bc      	ldr	r4, [r7, #24]
 8001d82:	4613      	mov	r3, r2
 8001d84:	005b      	lsls	r3, r3, #1
 8001d86:	4413      	add	r3, r2
 8001d88:	005b      	lsls	r3, r3, #1
 8001d8a:	4423      	add	r3, r4
 8001d8c:	4403      	add	r3, r0
 8001d8e:	781b      	ldrb	r3, [r3, #0]
 8001d90:	700b      	strb	r3, [r1, #0]
      cmd_index = cmd_index + 1;
 8001d92:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8001d96:	3301      	adds	r3, #1
 8001d98:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    for (uint8_t current_byte = 0; current_byte < BYTES_IN_REG; current_byte++) { // executes for each of the 6 bytes in the CFGR register current_byte is the byte counter
 8001d9c:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 8001da0:	3301      	adds	r3, #1
 8001da2:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8001da6:	f897 2022 	ldrb.w	r2, [r7, #34]	; 0x22
 8001daa:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 8001dae:	429a      	cmp	r2, r3
 8001db0:	d3dd      	bcc.n	8001d6e <driverSWLTC6804WriteConfigRegister+0x26e>
    }
    cfg_pec = (uint16_t)driverSWLTC6804CalcPEC15(BYTES_IN_REG, &tx_cfg[current_ic-1][0]);		// calculating the PEC for each ICs configuration register data
 8001db2:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8001db6:	1e5a      	subs	r2, r3, #1
 8001db8:	4613      	mov	r3, r2
 8001dba:	005b      	lsls	r3, r3, #1
 8001dbc:	4413      	add	r3, r2
 8001dbe:	005b      	lsls	r3, r3, #1
 8001dc0:	69ba      	ldr	r2, [r7, #24]
 8001dc2:	441a      	add	r2, r3
 8001dc4:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 8001dc8:	4611      	mov	r1, r2
 8001dca:	4618      	mov	r0, r3
 8001dcc:	f000 f9a8 	bl	8002120 <driverSWLTC6804CalcPEC15>
 8001dd0:	4603      	mov	r3, r0
 8001dd2:	81fb      	strh	r3, [r7, #14]
    cmd[cmd_index] = (uint8_t)(cfg_pec >> 8);
 8001dd4:	89fb      	ldrh	r3, [r7, #14]
 8001dd6:	0a1b      	lsrs	r3, r3, #8
 8001dd8:	b299      	uxth	r1, r3
 8001dda:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8001dde:	693a      	ldr	r2, [r7, #16]
 8001de0:	4413      	add	r3, r2
 8001de2:	b2ca      	uxtb	r2, r1
 8001de4:	701a      	strb	r2, [r3, #0]
    cmd[cmd_index + 1] = (uint8_t)cfg_pec;
 8001de6:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8001dea:	3301      	adds	r3, #1
 8001dec:	693a      	ldr	r2, [r7, #16]
 8001dee:	4413      	add	r3, r2
 8001df0:	89fa      	ldrh	r2, [r7, #14]
 8001df2:	b2d2      	uxtb	r2, r2
 8001df4:	701a      	strb	r2, [r3, #0]
    cmd_index = cmd_index + 2;
 8001df6:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8001dfa:	3302      	adds	r3, #2
 8001dfc:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  for (uint8_t current_ic = totalNumberOfLTCs; current_ic > 0; current_ic--) { 			// executes for each LTC6804 in daisy chain, this loops starts with the last IC on the stack. The first configuration written is received by the last IC in the daisy chain
 8001e00:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8001e04:	3b01      	subs	r3, #1
 8001e06:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 8001e0a:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8001e0e:	2b00      	cmp	r3, #0
 8001e10:	d1a9      	bne.n	8001d66 <driverSWLTC6804WriteConfigRegister+0x266>
  }

	driverSWLTC6804WakeIC();
 8001e12:	f000 fa54 	bl	80022be <driverSWLTC6804WakeIC>
	driverSWLTC6804Write(cmd,CMD_LEN);
 8001e16:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001e1a:	4619      	mov	r1, r3
 8001e1c:	6938      	ldr	r0, [r7, #16]
 8001e1e:	f000 fa24 	bl	800226a <driverSWLTC6804Write>
  free(cmd);
 8001e22:	6938      	ldr	r0, [r7, #16]
 8001e24:	f00c fda6 	bl	800e974 <free>
 8001e28:	46ad      	mov	sp, r5
}
 8001e2a:	bf00      	nop
 8001e2c:	3730      	adds	r7, #48	; 0x30
 8001e2e:	46bd      	mov	sp, r7
 8001e30:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001e34:	f3af 8000 	nop.w
 8001e38:	eb1c432d 	.word	0xeb1c432d
 8001e3c:	3f5a36e2 	.word	0x3f5a36e2
 8001e40:	200004d0 	.word	0x200004d0

08001e44 <driverSWLTC6804WriteConfigRegisterB>:

void driverSWLTC6804WriteConfigRegisterB(uint8_t totalNumberOfLTCs, uint32_t *balanceEnableMaskArray, bool useArray) {
 8001e44:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001e48:	b08a      	sub	sp, #40	; 0x28
 8001e4a:	af00      	add	r7, sp, #0
 8001e4c:	4603      	mov	r3, r0
 8001e4e:	6039      	str	r1, [r7, #0]
 8001e50:	71fb      	strb	r3, [r7, #7]
 8001e52:	4613      	mov	r3, r2
 8001e54:	71bb      	strb	r3, [r7, #6]
 8001e56:	466b      	mov	r3, sp
 8001e58:	461d      	mov	r5, r3
  const uint8_t BYTES_IN_REG = 6;
 8001e5a:	2306      	movs	r3, #6
 8001e5c:	767b      	strb	r3, [r7, #25]
  const uint8_t CMD_LEN = 4+(8*totalNumberOfLTCs);
 8001e5e:	79fb      	ldrb	r3, [r7, #7]
 8001e60:	00db      	lsls	r3, r3, #3
 8001e62:	b2db      	uxtb	r3, r3
 8001e64:	3304      	adds	r3, #4
 8001e66:	763b      	strb	r3, [r7, #24]
  uint8_t *cmd;
  uint16_t cfg_pec;
  uint8_t cmd_index; //command counter
	uint8_t tx_cfg[totalNumberOfLTCs][6];
 8001e68:	79fc      	ldrb	r4, [r7, #7]
 8001e6a:	4623      	mov	r3, r4
 8001e6c:	3b01      	subs	r3, #1
 8001e6e:	617b      	str	r3, [r7, #20]
 8001e70:	b2e0      	uxtb	r0, r4
 8001e72:	f04f 0100 	mov.w	r1, #0
 8001e76:	4602      	mov	r2, r0
 8001e78:	460b      	mov	r3, r1
 8001e7a:	eb12 0a02 	adds.w	sl, r2, r2
 8001e7e:	eb43 0b03 	adc.w	fp, r3, r3
 8001e82:	4652      	mov	r2, sl
 8001e84:	465b      	mov	r3, fp
 8001e86:	1812      	adds	r2, r2, r0
 8001e88:	eb41 0303 	adc.w	r3, r1, r3
 8001e8c:	f04f 0000 	mov.w	r0, #0
 8001e90:	f04f 0100 	mov.w	r1, #0
 8001e94:	0119      	lsls	r1, r3, #4
 8001e96:	ea41 7112 	orr.w	r1, r1, r2, lsr #28
 8001e9a:	0110      	lsls	r0, r2, #4
 8001e9c:	4602      	mov	r2, r0
 8001e9e:	460b      	mov	r3, r1
 8001ea0:	4622      	mov	r2, r4
 8001ea2:	4613      	mov	r3, r2
 8001ea4:	005b      	lsls	r3, r3, #1
 8001ea6:	4413      	add	r3, r2
 8001ea8:	005b      	lsls	r3, r3, #1
 8001eaa:	b2e0      	uxtb	r0, r4
 8001eac:	f04f 0100 	mov.w	r1, #0
 8001eb0:	4602      	mov	r2, r0
 8001eb2:	460b      	mov	r3, r1
 8001eb4:	eb12 0802 	adds.w	r8, r2, r2
 8001eb8:	eb43 0903 	adc.w	r9, r3, r3
 8001ebc:	4642      	mov	r2, r8
 8001ebe:	464b      	mov	r3, r9
 8001ec0:	1812      	adds	r2, r2, r0
 8001ec2:	eb41 0303 	adc.w	r3, r1, r3
 8001ec6:	f04f 0000 	mov.w	r0, #0
 8001eca:	f04f 0100 	mov.w	r1, #0
 8001ece:	0119      	lsls	r1, r3, #4
 8001ed0:	ea41 7112 	orr.w	r1, r1, r2, lsr #28
 8001ed4:	0110      	lsls	r0, r2, #4
 8001ed6:	4602      	mov	r2, r0
 8001ed8:	460b      	mov	r3, r1
 8001eda:	4622      	mov	r2, r4
 8001edc:	4613      	mov	r3, r2
 8001ede:	005b      	lsls	r3, r3, #1
 8001ee0:	4413      	add	r3, r2
 8001ee2:	005b      	lsls	r3, r3, #1
 8001ee4:	3307      	adds	r3, #7
 8001ee6:	08db      	lsrs	r3, r3, #3
 8001ee8:	00db      	lsls	r3, r3, #3
 8001eea:	ebad 0d03 	sub.w	sp, sp, r3
 8001eee:	466b      	mov	r3, sp
 8001ef0:	3300      	adds	r3, #0
 8001ef2:	613b      	str	r3, [r7, #16]
	uint32_t activeBalanceMask=0;
 8001ef4:	2300      	movs	r3, #0
 8001ef6:	61fb      	str	r3, [r7, #28]
	uint16_t cmd_pec;

  for(int i = 0; i<totalNumberOfLTCs;i++) {
 8001ef8:	2300      	movs	r3, #0
 8001efa:	623b      	str	r3, [r7, #32]
 8001efc:	e06c      	b.n	8001fd8 <driverSWLTC6804WriteConfigRegisterB+0x194>
		if(useArray)
 8001efe:	79bb      	ldrb	r3, [r7, #6]
 8001f00:	2b00      	cmp	r3, #0
 8001f02:	d006      	beq.n	8001f12 <driverSWLTC6804WriteConfigRegisterB+0xce>
			activeBalanceMask = balanceEnableMaskArray[i];
 8001f04:	6a3b      	ldr	r3, [r7, #32]
 8001f06:	009b      	lsls	r3, r3, #2
 8001f08:	683a      	ldr	r2, [r7, #0]
 8001f0a:	4413      	add	r3, r2
 8001f0c:	681b      	ldr	r3, [r3, #0]
 8001f0e:	61fb      	str	r3, [r7, #28]
 8001f10:	e002      	b.n	8001f18 <driverSWLTC6804WriteConfigRegisterB+0xd4>
		else
			activeBalanceMask = driverSWLTC6804ConfigStruct.DisChargeEnableMask;
 8001f12:	4b72      	ldr	r3, [pc, #456]	; (80020dc <driverSWLTC6804WriteConfigRegisterB+0x298>)
 8001f14:	691b      	ldr	r3, [r3, #16]
 8001f16:	61fb      	str	r3, [r7, #28]


    tx_cfg[i][0] = ((activeBalanceMask >> 8 ) & 0x000000F0) | (driverSWLTC6804ConfigStruct.GPIO9 << 3) | (driverSWLTC6804ConfigStruct.GPIO8 << 2) | (driverSWLTC6804ConfigStruct.GPIO7 << 1) | (driverSWLTC6804ConfigStruct.GPIO6) ;
 8001f18:	69fb      	ldr	r3, [r7, #28]
 8001f1a:	0a1b      	lsrs	r3, r3, #8
 8001f1c:	b2db      	uxtb	r3, r3
 8001f1e:	f023 030f 	bic.w	r3, r3, #15
 8001f22:	b2da      	uxtb	r2, r3
 8001f24:	4b6d      	ldr	r3, [pc, #436]	; (80020dc <driverSWLTC6804WriteConfigRegisterB+0x298>)
 8001f26:	7a1b      	ldrb	r3, [r3, #8]
 8001f28:	00db      	lsls	r3, r3, #3
 8001f2a:	b2db      	uxtb	r3, r3
 8001f2c:	4313      	orrs	r3, r2
 8001f2e:	b2da      	uxtb	r2, r3
 8001f30:	4b6a      	ldr	r3, [pc, #424]	; (80020dc <driverSWLTC6804WriteConfigRegisterB+0x298>)
 8001f32:	79db      	ldrb	r3, [r3, #7]
 8001f34:	009b      	lsls	r3, r3, #2
 8001f36:	b2db      	uxtb	r3, r3
 8001f38:	4313      	orrs	r3, r2
 8001f3a:	b2da      	uxtb	r2, r3
 8001f3c:	4b67      	ldr	r3, [pc, #412]	; (80020dc <driverSWLTC6804WriteConfigRegisterB+0x298>)
 8001f3e:	799b      	ldrb	r3, [r3, #6]
 8001f40:	005b      	lsls	r3, r3, #1
 8001f42:	b2db      	uxtb	r3, r3
 8001f44:	4313      	orrs	r3, r2
 8001f46:	b2db      	uxtb	r3, r3
 8001f48:	4a64      	ldr	r2, [pc, #400]	; (80020dc <driverSWLTC6804WriteConfigRegisterB+0x298>)
 8001f4a:	7952      	ldrb	r2, [r2, #5]
 8001f4c:	4313      	orrs	r3, r2
 8001f4e:	b2d8      	uxtb	r0, r3
 8001f50:	6939      	ldr	r1, [r7, #16]
 8001f52:	6a3a      	ldr	r2, [r7, #32]
 8001f54:	4613      	mov	r3, r2
 8001f56:	005b      	lsls	r3, r3, #1
 8001f58:	4413      	add	r3, r2
 8001f5a:	005b      	lsls	r3, r3, #1
 8001f5c:	440b      	add	r3, r1
 8001f5e:	4602      	mov	r2, r0
 8001f60:	701a      	strb	r2, [r3, #0]
    tx_cfg[i][1] = ((activeBalanceMask >> 16 ) & 0x00000003) ;
 8001f62:	69fb      	ldr	r3, [r7, #28]
 8001f64:	0c1b      	lsrs	r3, r3, #16
 8001f66:	b2db      	uxtb	r3, r3
 8001f68:	f003 0303 	and.w	r3, r3, #3
 8001f6c:	b2d8      	uxtb	r0, r3
 8001f6e:	6939      	ldr	r1, [r7, #16]
 8001f70:	6a3a      	ldr	r2, [r7, #32]
 8001f72:	4613      	mov	r3, r2
 8001f74:	005b      	lsls	r3, r3, #1
 8001f76:	4413      	add	r3, r2
 8001f78:	005b      	lsls	r3, r3, #1
 8001f7a:	440b      	add	r3, r1
 8001f7c:	3301      	adds	r3, #1
 8001f7e:	4602      	mov	r2, r0
 8001f80:	701a      	strb	r2, [r3, #0]
		tx_cfg[i][2] = 0;
 8001f82:	6939      	ldr	r1, [r7, #16]
 8001f84:	6a3a      	ldr	r2, [r7, #32]
 8001f86:	4613      	mov	r3, r2
 8001f88:	005b      	lsls	r3, r3, #1
 8001f8a:	4413      	add	r3, r2
 8001f8c:	005b      	lsls	r3, r3, #1
 8001f8e:	440b      	add	r3, r1
 8001f90:	3302      	adds	r3, #2
 8001f92:	2200      	movs	r2, #0
 8001f94:	701a      	strb	r2, [r3, #0]
		tx_cfg[i][3] = 0;
 8001f96:	6939      	ldr	r1, [r7, #16]
 8001f98:	6a3a      	ldr	r2, [r7, #32]
 8001f9a:	4613      	mov	r3, r2
 8001f9c:	005b      	lsls	r3, r3, #1
 8001f9e:	4413      	add	r3, r2
 8001fa0:	005b      	lsls	r3, r3, #1
 8001fa2:	440b      	add	r3, r1
 8001fa4:	3303      	adds	r3, #3
 8001fa6:	2200      	movs	r2, #0
 8001fa8:	701a      	strb	r2, [r3, #0]
		tx_cfg[i][4] = 0;
 8001faa:	6939      	ldr	r1, [r7, #16]
 8001fac:	6a3a      	ldr	r2, [r7, #32]
 8001fae:	4613      	mov	r3, r2
 8001fb0:	005b      	lsls	r3, r3, #1
 8001fb2:	4413      	add	r3, r2
 8001fb4:	005b      	lsls	r3, r3, #1
 8001fb6:	440b      	add	r3, r1
 8001fb8:	3304      	adds	r3, #4
 8001fba:	2200      	movs	r2, #0
 8001fbc:	701a      	strb	r2, [r3, #0]
		tx_cfg[i][5] = 0;
 8001fbe:	6939      	ldr	r1, [r7, #16]
 8001fc0:	6a3a      	ldr	r2, [r7, #32]
 8001fc2:	4613      	mov	r3, r2
 8001fc4:	005b      	lsls	r3, r3, #1
 8001fc6:	4413      	add	r3, r2
 8001fc8:	005b      	lsls	r3, r3, #1
 8001fca:	440b      	add	r3, r1
 8001fcc:	3305      	adds	r3, #5
 8001fce:	2200      	movs	r2, #0
 8001fd0:	701a      	strb	r2, [r3, #0]
  for(int i = 0; i<totalNumberOfLTCs;i++) {
 8001fd2:	6a3b      	ldr	r3, [r7, #32]
 8001fd4:	3301      	adds	r3, #1
 8001fd6:	623b      	str	r3, [r7, #32]
 8001fd8:	79fb      	ldrb	r3, [r7, #7]
 8001fda:	6a3a      	ldr	r2, [r7, #32]
 8001fdc:	429a      	cmp	r2, r3
 8001fde:	db8e      	blt.n	8001efe <driverSWLTC6804WriteConfigRegisterB+0xba>
  }

  cmd = (uint8_t *)malloc(CMD_LEN*sizeof(uint8_t));
 8001fe0:	7e3b      	ldrb	r3, [r7, #24]
 8001fe2:	4618      	mov	r0, r3
 8001fe4:	f00c fcbe 	bl	800e964 <malloc>
 8001fe8:	4603      	mov	r3, r0
 8001fea:	60fb      	str	r3, [r7, #12]
  cmd[0] = 0x00; // config register B command
 8001fec:	68fb      	ldr	r3, [r7, #12]
 8001fee:	2200      	movs	r2, #0
 8001ff0:	701a      	strb	r2, [r3, #0]
  cmd[1] = 0x24; // config register B command
 8001ff2:	68fb      	ldr	r3, [r7, #12]
 8001ff4:	3301      	adds	r3, #1
 8001ff6:	2224      	movs	r2, #36	; 0x24
 8001ff8:	701a      	strb	r2, [r3, #0]
  cmd_pec = driverSWLTC6804CalcPEC15(2, cmd);
 8001ffa:	68f9      	ldr	r1, [r7, #12]
 8001ffc:	2002      	movs	r0, #2
 8001ffe:	f000 f88f 	bl	8002120 <driverSWLTC6804CalcPEC15>
 8002002:	4603      	mov	r3, r0
 8002004:	817b      	strh	r3, [r7, #10]
  cmd[2] = (uint8_t)(cmd_pec >> 8);
 8002006:	897b      	ldrh	r3, [r7, #10]
 8002008:	0a1b      	lsrs	r3, r3, #8
 800200a:	b29a      	uxth	r2, r3
 800200c:	68fb      	ldr	r3, [r7, #12]
 800200e:	3302      	adds	r3, #2
 8002010:	b2d2      	uxtb	r2, r2
 8002012:	701a      	strb	r2, [r3, #0]
  cmd[3] = (uint8_t)(cmd_pec);
 8002014:	68fb      	ldr	r3, [r7, #12]
 8002016:	3303      	adds	r3, #3
 8002018:	897a      	ldrh	r2, [r7, #10]
 800201a:	b2d2      	uxtb	r2, r2
 800201c:	701a      	strb	r2, [r3, #0]
  cmd_index = 4;
 800201e:	2304      	movs	r3, #4
 8002020:	76fb      	strb	r3, [r7, #27]

  for (uint8_t current_ic = totalNumberOfLTCs; current_ic > 0; current_ic--) { 			// executes for each LTC6804 in daisy chain, this loops starts with the last IC on the stack. The first configuration written is received by the last IC in the daisy chain
 8002022:	79fb      	ldrb	r3, [r7, #7]
 8002024:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8002028:	e043      	b.n	80020b2 <driverSWLTC6804WriteConfigRegisterB+0x26e>
    for (uint8_t current_byte = 0; current_byte < BYTES_IN_REG; current_byte++) { // executes for each of the 6 bytes in the CFGR register current_byte is the byte counter
 800202a:	2300      	movs	r3, #0
 800202c:	76bb      	strb	r3, [r7, #26]
 800202e:	e015      	b.n	800205c <driverSWLTC6804WriteConfigRegisterB+0x218>
      cmd[cmd_index] = tx_cfg[current_ic-1][current_byte]; 						//adding the config data to the array to be sent
 8002030:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8002034:	1e5a      	subs	r2, r3, #1
 8002036:	7eb8      	ldrb	r0, [r7, #26]
 8002038:	7efb      	ldrb	r3, [r7, #27]
 800203a:	68f9      	ldr	r1, [r7, #12]
 800203c:	4419      	add	r1, r3
 800203e:	693c      	ldr	r4, [r7, #16]
 8002040:	4613      	mov	r3, r2
 8002042:	005b      	lsls	r3, r3, #1
 8002044:	4413      	add	r3, r2
 8002046:	005b      	lsls	r3, r3, #1
 8002048:	4423      	add	r3, r4
 800204a:	4403      	add	r3, r0
 800204c:	781b      	ldrb	r3, [r3, #0]
 800204e:	700b      	strb	r3, [r1, #0]
      cmd_index = cmd_index + 1;
 8002050:	7efb      	ldrb	r3, [r7, #27]
 8002052:	3301      	adds	r3, #1
 8002054:	76fb      	strb	r3, [r7, #27]
    for (uint8_t current_byte = 0; current_byte < BYTES_IN_REG; current_byte++) { // executes for each of the 6 bytes in the CFGR register current_byte is the byte counter
 8002056:	7ebb      	ldrb	r3, [r7, #26]
 8002058:	3301      	adds	r3, #1
 800205a:	76bb      	strb	r3, [r7, #26]
 800205c:	7eba      	ldrb	r2, [r7, #26]
 800205e:	7e7b      	ldrb	r3, [r7, #25]
 8002060:	429a      	cmp	r2, r3
 8002062:	d3e5      	bcc.n	8002030 <driverSWLTC6804WriteConfigRegisterB+0x1ec>
    }
    cfg_pec = (uint16_t)driverSWLTC6804CalcPEC15(BYTES_IN_REG, &tx_cfg[current_ic-1][0]);		// calculating the PEC for each ICs configuration register data
 8002064:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8002068:	1e5a      	subs	r2, r3, #1
 800206a:	4613      	mov	r3, r2
 800206c:	005b      	lsls	r3, r3, #1
 800206e:	4413      	add	r3, r2
 8002070:	005b      	lsls	r3, r3, #1
 8002072:	693a      	ldr	r2, [r7, #16]
 8002074:	441a      	add	r2, r3
 8002076:	7e7b      	ldrb	r3, [r7, #25]
 8002078:	4611      	mov	r1, r2
 800207a:	4618      	mov	r0, r3
 800207c:	f000 f850 	bl	8002120 <driverSWLTC6804CalcPEC15>
 8002080:	4603      	mov	r3, r0
 8002082:	813b      	strh	r3, [r7, #8]
    cmd[cmd_index] = (uint8_t)(cfg_pec >> 8);
 8002084:	893b      	ldrh	r3, [r7, #8]
 8002086:	0a1b      	lsrs	r3, r3, #8
 8002088:	b299      	uxth	r1, r3
 800208a:	7efb      	ldrb	r3, [r7, #27]
 800208c:	68fa      	ldr	r2, [r7, #12]
 800208e:	4413      	add	r3, r2
 8002090:	b2ca      	uxtb	r2, r1
 8002092:	701a      	strb	r2, [r3, #0]
    cmd[cmd_index + 1] = (uint8_t)cfg_pec;
 8002094:	7efb      	ldrb	r3, [r7, #27]
 8002096:	3301      	adds	r3, #1
 8002098:	68fa      	ldr	r2, [r7, #12]
 800209a:	4413      	add	r3, r2
 800209c:	893a      	ldrh	r2, [r7, #8]
 800209e:	b2d2      	uxtb	r2, r2
 80020a0:	701a      	strb	r2, [r3, #0]
    cmd_index = cmd_index + 2;
 80020a2:	7efb      	ldrb	r3, [r7, #27]
 80020a4:	3302      	adds	r3, #2
 80020a6:	76fb      	strb	r3, [r7, #27]
  for (uint8_t current_ic = totalNumberOfLTCs; current_ic > 0; current_ic--) { 			// executes for each LTC6804 in daisy chain, this loops starts with the last IC on the stack. The first configuration written is received by the last IC in the daisy chain
 80020a8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80020ac:	3b01      	subs	r3, #1
 80020ae:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 80020b2:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80020b6:	2b00      	cmp	r3, #0
 80020b8:	d1b7      	bne.n	800202a <driverSWLTC6804WriteConfigRegisterB+0x1e6>
  }

	driverSWLTC6804WakeIC();
 80020ba:	f000 f900 	bl	80022be <driverSWLTC6804WakeIC>
	driverSWLTC6804Write(cmd,CMD_LEN);
 80020be:	7e3b      	ldrb	r3, [r7, #24]
 80020c0:	4619      	mov	r1, r3
 80020c2:	68f8      	ldr	r0, [r7, #12]
 80020c4:	f000 f8d1 	bl	800226a <driverSWLTC6804Write>
  free(cmd);
 80020c8:	68f8      	ldr	r0, [r7, #12]
 80020ca:	f00c fc53 	bl	800e974 <free>
 80020ce:	46ad      	mov	sp, r5
}
 80020d0:	bf00      	nop
 80020d2:	3728      	adds	r7, #40	; 0x28
 80020d4:	46bd      	mov	sp, r7
 80020d6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80020da:	bf00      	nop
 80020dc:	200004d0 	.word	0x200004d0

080020e0 <driverSWLTC6804EnableBalanceResistorsArray>:
	if(cellMonitorType==CELL_MON_LTC6812_1 || cellMonitorType == CELL_MON_LTC6813_1){
		driverSWLTC6804WriteConfigRegisterB(driverSWLTC6804TotalNumberOfICs,0,false);
	}
}

void driverSWLTC6804EnableBalanceResistorsArray(uint32_t *enableMask, uint8_t cellMonitorType) {
 80020e0:	b580      	push	{r7, lr}
 80020e2:	b082      	sub	sp, #8
 80020e4:	af00      	add	r7, sp, #0
 80020e6:	6078      	str	r0, [r7, #4]
 80020e8:	460b      	mov	r3, r1
 80020ea:	70fb      	strb	r3, [r7, #3]
	driverSWLTC6804WriteConfigRegister(driverSWLTC6804TotalNumberOfICs,enableMask,true);
 80020ec:	4b0b      	ldr	r3, [pc, #44]	; (800211c <driverSWLTC6804EnableBalanceResistorsArray+0x3c>)
 80020ee:	781b      	ldrb	r3, [r3, #0]
 80020f0:	2201      	movs	r2, #1
 80020f2:	6879      	ldr	r1, [r7, #4]
 80020f4:	4618      	mov	r0, r3
 80020f6:	f7ff fd03 	bl	8001b00 <driverSWLTC6804WriteConfigRegister>
	if(cellMonitorType==CELL_MON_LTC6812_1 || cellMonitorType == CELL_MON_LTC6813_1){
 80020fa:	78fb      	ldrb	r3, [r7, #3]
 80020fc:	2b02      	cmp	r3, #2
 80020fe:	d002      	beq.n	8002106 <driverSWLTC6804EnableBalanceResistorsArray+0x26>
 8002100:	78fb      	ldrb	r3, [r7, #3]
 8002102:	2b03      	cmp	r3, #3
 8002104:	d106      	bne.n	8002114 <driverSWLTC6804EnableBalanceResistorsArray+0x34>
		driverSWLTC6804WriteConfigRegisterB(driverSWLTC6804TotalNumberOfICs,enableMask,true);
 8002106:	4b05      	ldr	r3, [pc, #20]	; (800211c <driverSWLTC6804EnableBalanceResistorsArray+0x3c>)
 8002108:	781b      	ldrb	r3, [r3, #0]
 800210a:	2201      	movs	r2, #1
 800210c:	6879      	ldr	r1, [r7, #4]
 800210e:	4618      	mov	r0, r3
 8002110:	f7ff fe98 	bl	8001e44 <driverSWLTC6804WriteConfigRegisterB>
	}
}
 8002114:	bf00      	nop
 8002116:	3708      	adds	r7, #8
 8002118:	46bd      	mov	sp, r7
 800211a:	bd80      	pop	{r7, pc}
 800211c:	20000218 	.word	0x20000218

08002120 <driverSWLTC6804CalcPEC15>:

uint16_t driverSWLTC6804CalcPEC15(uint8_t len, uint8_t *data) {
 8002120:	b480      	push	{r7}
 8002122:	b085      	sub	sp, #20
 8002124:	af00      	add	r7, sp, #0
 8002126:	4603      	mov	r3, r0
 8002128:	6039      	str	r1, [r7, #0]
 800212a:	71fb      	strb	r3, [r7, #7]
	uint16_t remainder,addr;

	remainder = 16;//initialize the PEC
 800212c:	2310      	movs	r3, #16
 800212e:	81fb      	strh	r3, [r7, #14]
	for(uint8_t i = 0; i<len;i++) // loops for each byte in data array
 8002130:	2300      	movs	r3, #0
 8002132:	737b      	strb	r3, [r7, #13]
 8002134:	e018      	b.n	8002168 <driverSWLTC6804CalcPEC15+0x48>
	{
		addr = ((remainder>>7)^data[i])&0xff;//calculate PEC table address
 8002136:	89fb      	ldrh	r3, [r7, #14]
 8002138:	09db      	lsrs	r3, r3, #7
 800213a:	b29a      	uxth	r2, r3
 800213c:	7b7b      	ldrb	r3, [r7, #13]
 800213e:	6839      	ldr	r1, [r7, #0]
 8002140:	440b      	add	r3, r1
 8002142:	781b      	ldrb	r3, [r3, #0]
 8002144:	b29b      	uxth	r3, r3
 8002146:	4053      	eors	r3, r2
 8002148:	b29b      	uxth	r3, r3
 800214a:	b2db      	uxtb	r3, r3
 800214c:	817b      	strh	r3, [r7, #10]
		remainder = (remainder<<8)^crc15Table[addr];
 800214e:	89fb      	ldrh	r3, [r7, #14]
 8002150:	021b      	lsls	r3, r3, #8
 8002152:	b29a      	uxth	r2, r3
 8002154:	897b      	ldrh	r3, [r7, #10]
 8002156:	490b      	ldr	r1, [pc, #44]	; (8002184 <driverSWLTC6804CalcPEC15+0x64>)
 8002158:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 800215c:	b29b      	uxth	r3, r3
 800215e:	4053      	eors	r3, r2
 8002160:	81fb      	strh	r3, [r7, #14]
	for(uint8_t i = 0; i<len;i++) // loops for each byte in data array
 8002162:	7b7b      	ldrb	r3, [r7, #13]
 8002164:	3301      	adds	r3, #1
 8002166:	737b      	strb	r3, [r7, #13]
 8002168:	7b7a      	ldrb	r2, [r7, #13]
 800216a:	79fb      	ldrb	r3, [r7, #7]
 800216c:	429a      	cmp	r2, r3
 800216e:	d3e2      	bcc.n	8002136 <driverSWLTC6804CalcPEC15+0x16>
	}
	return(remainder*2);//The CRC15 has a 0 in the LSB so the remainder must be multiplied by 2
 8002170:	89fb      	ldrh	r3, [r7, #14]
 8002172:	005b      	lsls	r3, r3, #1
 8002174:	b29b      	uxth	r3, r3
}
 8002176:	4618      	mov	r0, r3
 8002178:	3714      	adds	r7, #20
 800217a:	46bd      	mov	sp, r7
 800217c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002180:	4770      	bx	lr
 8002182:	bf00      	nop
 8002184:	08011d60 	.word	0x08011d60

08002188 <driverSWLTC6804ReadConfigRegister>:

int8_t driverSWLTC6804ReadConfigRegister(uint8_t total_ic, uint8_t r_config[][8]) {
 8002188:	b580      	push	{r7, lr}
 800218a:	b086      	sub	sp, #24
 800218c:	af00      	add	r7, sp, #0
 800218e:	4603      	mov	r3, r0
 8002190:	6039      	str	r1, [r7, #0]
 8002192:	71fb      	strb	r3, [r7, #7]
  const uint8_t BYTES_IN_REG = 8;
 8002194:	2308      	movs	r3, #8
 8002196:	753b      	strb	r3, [r7, #20]

  uint8_t cmd[4];
  uint8_t *rx_data;
  int8_t pec_error = 0;
 8002198:	2300      	movs	r3, #0
 800219a:	75fb      	strb	r3, [r7, #23]
  uint16_t data_pec;
  uint16_t received_pec;

  rx_data = (uint8_t *) malloc((8*total_ic)*sizeof(uint8_t));
 800219c:	79fb      	ldrb	r3, [r7, #7]
 800219e:	00db      	lsls	r3, r3, #3
 80021a0:	4618      	mov	r0, r3
 80021a2:	f00c fbdf 	bl	800e964 <malloc>
 80021a6:	4603      	mov	r3, r0
 80021a8:	613b      	str	r3, [r7, #16]

  cmd[0] = 0x00;
 80021aa:	2300      	movs	r3, #0
 80021ac:	723b      	strb	r3, [r7, #8]
  cmd[1] = 0x02;
 80021ae:	2302      	movs	r3, #2
 80021b0:	727b      	strb	r3, [r7, #9]
  cmd[2] = 0x2b;
 80021b2:	232b      	movs	r3, #43	; 0x2b
 80021b4:	72bb      	strb	r3, [r7, #10]
  cmd[3] = 0x0A;
 80021b6:	230a      	movs	r3, #10
 80021b8:	72fb      	strb	r3, [r7, #11]

	driverSWLTC6804WriteRead(cmd, 4, rx_data, (BYTES_IN_REG*total_ic));
 80021ba:	7d3a      	ldrb	r2, [r7, #20]
 80021bc:	79fb      	ldrb	r3, [r7, #7]
 80021be:	fb12 f303 	smulbb	r3, r2, r3
 80021c2:	b2db      	uxtb	r3, r3
 80021c4:	f107 0008 	add.w	r0, r7, #8
 80021c8:	693a      	ldr	r2, [r7, #16]
 80021ca:	2104      	movs	r1, #4
 80021cc:	f000 f85e 	bl	800228c <driverSWLTC6804WriteRead>

  for (uint8_t current_ic = 0; current_ic < total_ic; current_ic++) { 			//executes for each LTC6804 in the daisy chain and packs the data into the r_config array as well as check the received Config data for any bit errors
 80021d0:	2300      	movs	r3, #0
 80021d2:	75bb      	strb	r3, [r7, #22]
 80021d4:	e03c      	b.n	8002250 <driverSWLTC6804ReadConfigRegister+0xc8>
    for (uint8_t current_byte = 0; current_byte < BYTES_IN_REG; current_byte++)	{
 80021d6:	2300      	movs	r3, #0
 80021d8:	757b      	strb	r3, [r7, #21]
 80021da:	e012      	b.n	8002202 <driverSWLTC6804ReadConfigRegister+0x7a>
      r_config[current_ic][current_byte] = rx_data[current_byte + (current_ic*BYTES_IN_REG)];
 80021dc:	7d7a      	ldrb	r2, [r7, #21]
 80021de:	7dbb      	ldrb	r3, [r7, #22]
 80021e0:	7d39      	ldrb	r1, [r7, #20]
 80021e2:	fb01 f303 	mul.w	r3, r1, r3
 80021e6:	4413      	add	r3, r2
 80021e8:	461a      	mov	r2, r3
 80021ea:	693b      	ldr	r3, [r7, #16]
 80021ec:	1899      	adds	r1, r3, r2
 80021ee:	7dbb      	ldrb	r3, [r7, #22]
 80021f0:	00db      	lsls	r3, r3, #3
 80021f2:	683a      	ldr	r2, [r7, #0]
 80021f4:	441a      	add	r2, r3
 80021f6:	7d7b      	ldrb	r3, [r7, #21]
 80021f8:	7809      	ldrb	r1, [r1, #0]
 80021fa:	54d1      	strb	r1, [r2, r3]
    for (uint8_t current_byte = 0; current_byte < BYTES_IN_REG; current_byte++)	{
 80021fc:	7d7b      	ldrb	r3, [r7, #21]
 80021fe:	3301      	adds	r3, #1
 8002200:	757b      	strb	r3, [r7, #21]
 8002202:	7d7a      	ldrb	r2, [r7, #21]
 8002204:	7d3b      	ldrb	r3, [r7, #20]
 8002206:	429a      	cmp	r2, r3
 8002208:	d3e8      	bcc.n	80021dc <driverSWLTC6804ReadConfigRegister+0x54>
    }
    received_pec = (r_config[current_ic][6]<<8) + r_config[current_ic][7];
 800220a:	7dbb      	ldrb	r3, [r7, #22]
 800220c:	00db      	lsls	r3, r3, #3
 800220e:	683a      	ldr	r2, [r7, #0]
 8002210:	4413      	add	r3, r2
 8002212:	799b      	ldrb	r3, [r3, #6]
 8002214:	b29b      	uxth	r3, r3
 8002216:	021b      	lsls	r3, r3, #8
 8002218:	b29a      	uxth	r2, r3
 800221a:	7dbb      	ldrb	r3, [r7, #22]
 800221c:	00db      	lsls	r3, r3, #3
 800221e:	6839      	ldr	r1, [r7, #0]
 8002220:	440b      	add	r3, r1
 8002222:	79db      	ldrb	r3, [r3, #7]
 8002224:	b29b      	uxth	r3, r3
 8002226:	4413      	add	r3, r2
 8002228:	81fb      	strh	r3, [r7, #14]
    data_pec = driverSWLTC6804CalcPEC15(6, &r_config[current_ic][0]);
 800222a:	7dbb      	ldrb	r3, [r7, #22]
 800222c:	00db      	lsls	r3, r3, #3
 800222e:	683a      	ldr	r2, [r7, #0]
 8002230:	4413      	add	r3, r2
 8002232:	4619      	mov	r1, r3
 8002234:	2006      	movs	r0, #6
 8002236:	f7ff ff73 	bl	8002120 <driverSWLTC6804CalcPEC15>
 800223a:	4603      	mov	r3, r0
 800223c:	81bb      	strh	r3, [r7, #12]
    if(received_pec != data_pec) {
 800223e:	89fa      	ldrh	r2, [r7, #14]
 8002240:	89bb      	ldrh	r3, [r7, #12]
 8002242:	429a      	cmp	r2, r3
 8002244:	d001      	beq.n	800224a <driverSWLTC6804ReadConfigRegister+0xc2>
      pec_error = -1;
 8002246:	23ff      	movs	r3, #255	; 0xff
 8002248:	75fb      	strb	r3, [r7, #23]
  for (uint8_t current_ic = 0; current_ic < total_ic; current_ic++) { 			//executes for each LTC6804 in the daisy chain and packs the data into the r_config array as well as check the received Config data for any bit errors
 800224a:	7dbb      	ldrb	r3, [r7, #22]
 800224c:	3301      	adds	r3, #1
 800224e:	75bb      	strb	r3, [r7, #22]
 8002250:	7dba      	ldrb	r2, [r7, #22]
 8002252:	79fb      	ldrb	r3, [r7, #7]
 8002254:	429a      	cmp	r2, r3
 8002256:	d3be      	bcc.n	80021d6 <driverSWLTC6804ReadConfigRegister+0x4e>
    }
  }
  free(rx_data);
 8002258:	6938      	ldr	r0, [r7, #16]
 800225a:	f00c fb8b 	bl	800e974 <free>
  return(pec_error);
 800225e:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8002262:	4618      	mov	r0, r3
 8002264:	3718      	adds	r7, #24
 8002266:	46bd      	mov	sp, r7
 8002268:	bd80      	pop	{r7, pc}

0800226a <driverSWLTC6804Write>:

// Coupling of drivers
void driverSWLTC6804Write(uint8_t *writeBytes, uint8_t writeLength) {
 800226a:	b580      	push	{r7, lr}
 800226c:	b082      	sub	sp, #8
 800226e:	af00      	add	r7, sp, #0
 8002270:	6078      	str	r0, [r7, #4]
 8002272:	460b      	mov	r3, r1
 8002274:	70fb      	strb	r3, [r7, #3]
	driverHWSPI1Write(writeBytes,writeLength,GPIOA,GPIO_PIN_4);
 8002276:	78f9      	ldrb	r1, [r7, #3]
 8002278:	2310      	movs	r3, #16
 800227a:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 800227e:	6878      	ldr	r0, [r7, #4]
 8002280:	f7fe fd4a 	bl	8000d18 <driverHWSPI1Write>
};
 8002284:	bf00      	nop
 8002286:	3708      	adds	r7, #8
 8002288:	46bd      	mov	sp, r7
 800228a:	bd80      	pop	{r7, pc}

0800228c <driverSWLTC6804WriteRead>:

// Coupling of drivers
void driverSWLTC6804WriteRead(uint8_t *writeBytes, uint8_t writeLength, uint8_t *readBytes, uint8_t readLength) {
 800228c:	b580      	push	{r7, lr}
 800228e:	b086      	sub	sp, #24
 8002290:	af02      	add	r7, sp, #8
 8002292:	60f8      	str	r0, [r7, #12]
 8002294:	607a      	str	r2, [r7, #4]
 8002296:	461a      	mov	r2, r3
 8002298:	460b      	mov	r3, r1
 800229a:	72fb      	strb	r3, [r7, #11]
 800229c:	4613      	mov	r3, r2
 800229e:	72bb      	strb	r3, [r7, #10]
	driverHWSPI1WriteRead(writeBytes,writeLength,readBytes,readLength,GPIOA,GPIO_PIN_4);
 80022a0:	7abb      	ldrb	r3, [r7, #10]
 80022a2:	7af9      	ldrb	r1, [r7, #11]
 80022a4:	2210      	movs	r2, #16
 80022a6:	9201      	str	r2, [sp, #4]
 80022a8:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 80022ac:	9200      	str	r2, [sp, #0]
 80022ae:	687a      	ldr	r2, [r7, #4]
 80022b0:	68f8      	ldr	r0, [r7, #12]
 80022b2:	f7fe fd6f 	bl	8000d94 <driverHWSPI1WriteRead>
};
 80022b6:	bf00      	nop
 80022b8:	3710      	adds	r7, #16
 80022ba:	46bd      	mov	sp, r7
 80022bc:	bd80      	pop	{r7, pc}

080022be <driverSWLTC6804WakeIC>:

void driverSWLTC6804WakeIC(void){
 80022be:	b580      	push	{r7, lr}
 80022c0:	af00      	add	r7, sp, #0
	driverSWLTC6804DelayMS(1);
 80022c2:	2001      	movs	r0, #1
 80022c4:	f7fe fdca 	bl	8000e5c <driverSWLTC6804DelayMS>
	HAL_GPIO_WritePin(GPIOA,GPIO_PIN_4,GPIO_PIN_RESET);
 80022c8:	2200      	movs	r2, #0
 80022ca:	2110      	movs	r1, #16
 80022cc:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80022d0:	f003 fe38 	bl	8005f44 <HAL_GPIO_WritePin>
	driverSWLTC6804DelayMS(1);
 80022d4:	2001      	movs	r0, #1
 80022d6:	f7fe fdc1 	bl	8000e5c <driverSWLTC6804DelayMS>
	HAL_GPIO_WritePin(GPIOA,GPIO_PIN_4,GPIO_PIN_SET);
 80022da:	2201      	movs	r2, #1
 80022dc:	2110      	movs	r1, #16
 80022de:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80022e2:	f003 fe2f 	bl	8005f44 <HAL_GPIO_WritePin>
	driverSWLTC6804DelayMS(1);
 80022e6:	2001      	movs	r0, #1
 80022e8:	f7fe fdb8 	bl	8000e5c <driverSWLTC6804DelayMS>
}
 80022ec:	bf00      	nop
 80022ee:	bd80      	pop	{r7, pc}

080022f0 <driverSWLTC6804ConvertTemperatureExt>:

float driverSWLTC6804ConvertTemperatureExt(uint16_t inputValue,uint32_t ntcNominal,uint32_t ntcSeriesResistance,uint16_t ntcBetaFactor, float ntcNominalTemp) {
 80022f0:	b580      	push	{r7, lr}
 80022f2:	b084      	sub	sp, #16
 80022f4:	af00      	add	r7, sp, #0
 80022f6:	60b9      	str	r1, [r7, #8]
 80022f8:	607a      	str	r2, [r7, #4]
 80022fa:	461a      	mov	r2, r3
 80022fc:	ed87 0a00 	vstr	s0, [r7]
 8002300:	4603      	mov	r3, r0
 8002302:	81fb      	strh	r3, [r7, #14]
 8002304:	4613      	mov	r3, r2
 8002306:	81bb      	strh	r3, [r7, #12]
	static float scalar;
	static float steinhart;

  scalar = 30000.0f / (float)inputValue - 1.0f;
 8002308:	89fb      	ldrh	r3, [r7, #14]
 800230a:	ee07 3a90 	vmov	s15, r3
 800230e:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8002312:	eddf 6a43 	vldr	s13, [pc, #268]	; 8002420 <driverSWLTC6804ConvertTemperatureExt+0x130>
 8002316:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800231a:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800231e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8002322:	4b40      	ldr	r3, [pc, #256]	; (8002424 <driverSWLTC6804ConvertTemperatureExt+0x134>)
 8002324:	edc3 7a00 	vstr	s15, [r3]
  scalar = (float)ntcSeriesResistance / scalar;
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	ee07 3a90 	vmov	s15, r3
 800232e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002332:	4b3c      	ldr	r3, [pc, #240]	; (8002424 <driverSWLTC6804ConvertTemperatureExt+0x134>)
 8002334:	ed93 7a00 	vldr	s14, [r3]
 8002338:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800233c:	4b39      	ldr	r3, [pc, #228]	; (8002424 <driverSWLTC6804ConvertTemperatureExt+0x134>)
 800233e:	edc3 7a00 	vstr	s15, [r3]
  steinhart = scalar / (float)ntcNominal;               // (R/Ro)
 8002342:	4b38      	ldr	r3, [pc, #224]	; (8002424 <driverSWLTC6804ConvertTemperatureExt+0x134>)
 8002344:	edd3 6a00 	vldr	s13, [r3]
 8002348:	68bb      	ldr	r3, [r7, #8]
 800234a:	ee07 3a90 	vmov	s15, r3
 800234e:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8002352:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002356:	4b34      	ldr	r3, [pc, #208]	; (8002428 <driverSWLTC6804ConvertTemperatureExt+0x138>)
 8002358:	edc3 7a00 	vstr	s15, [r3]
  steinhart = log(steinhart);                           // ln(R/Ro)
 800235c:	4b32      	ldr	r3, [pc, #200]	; (8002428 <driverSWLTC6804ConvertTemperatureExt+0x138>)
 800235e:	681b      	ldr	r3, [r3, #0]
 8002360:	4618      	mov	r0, r3
 8002362:	f7fe f8f1 	bl	8000548 <__aeabi_f2d>
 8002366:	4602      	mov	r2, r0
 8002368:	460b      	mov	r3, r1
 800236a:	ec43 2b10 	vmov	d0, r2, r3
 800236e:	f00c f8c3 	bl	800e4f8 <log>
 8002372:	ec53 2b10 	vmov	r2, r3, d0
 8002376:	4610      	mov	r0, r2
 8002378:	4619      	mov	r1, r3
 800237a:	f7fe fc35 	bl	8000be8 <__aeabi_d2f>
 800237e:	4603      	mov	r3, r0
 8002380:	4a29      	ldr	r2, [pc, #164]	; (8002428 <driverSWLTC6804ConvertTemperatureExt+0x138>)
 8002382:	6013      	str	r3, [r2, #0]
  steinhart /= (float)ntcBetaFactor;                    // 1/B * ln(R/Ro)
 8002384:	4b28      	ldr	r3, [pc, #160]	; (8002428 <driverSWLTC6804ConvertTemperatureExt+0x138>)
 8002386:	edd3 6a00 	vldr	s13, [r3]
 800238a:	89bb      	ldrh	r3, [r7, #12]
 800238c:	ee07 3a90 	vmov	s15, r3
 8002390:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8002394:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002398:	4b23      	ldr	r3, [pc, #140]	; (8002428 <driverSWLTC6804ConvertTemperatureExt+0x138>)
 800239a:	edc3 7a00 	vstr	s15, [r3]
  steinhart += 1.0f / ((float)ntcNominalTemp + 273.15f);       // + (1/To)
 800239e:	edd7 7a00 	vldr	s15, [r7]
 80023a2:	ed9f 7a22 	vldr	s14, [pc, #136]	; 800242c <driverSWLTC6804ConvertTemperatureExt+0x13c>
 80023a6:	ee77 7a87 	vadd.f32	s15, s15, s14
 80023aa:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80023ae:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80023b2:	4b1d      	ldr	r3, [pc, #116]	; (8002428 <driverSWLTC6804ConvertTemperatureExt+0x138>)
 80023b4:	edd3 7a00 	vldr	s15, [r3]
 80023b8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80023bc:	4b1a      	ldr	r3, [pc, #104]	; (8002428 <driverSWLTC6804ConvertTemperatureExt+0x138>)
 80023be:	edc3 7a00 	vstr	s15, [r3]
  steinhart = 1.0f / steinhart;                         // Invert
 80023c2:	4b19      	ldr	r3, [pc, #100]	; (8002428 <driverSWLTC6804ConvertTemperatureExt+0x138>)
 80023c4:	ed93 7a00 	vldr	s14, [r3]
 80023c8:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80023cc:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80023d0:	4b15      	ldr	r3, [pc, #84]	; (8002428 <driverSWLTC6804ConvertTemperatureExt+0x138>)
 80023d2:	edc3 7a00 	vstr	s15, [r3]
  steinhart -= 273.15f;                                 // convert to degree
 80023d6:	4b14      	ldr	r3, [pc, #80]	; (8002428 <driverSWLTC6804ConvertTemperatureExt+0x138>)
 80023d8:	edd3 7a00 	vldr	s15, [r3]
 80023dc:	ed9f 7a13 	vldr	s14, [pc, #76]	; 800242c <driverSWLTC6804ConvertTemperatureExt+0x13c>
 80023e0:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80023e4:	4b10      	ldr	r3, [pc, #64]	; (8002428 <driverSWLTC6804ConvertTemperatureExt+0x138>)
 80023e6:	edc3 7a00 	vstr	s15, [r3]

	if(steinhart < -50.0f || (float)inputValue >= 30000.0f)
 80023ea:	4b0f      	ldr	r3, [pc, #60]	; (8002428 <driverSWLTC6804ConvertTemperatureExt+0x138>)
 80023ec:	edd3 7a00 	vldr	s15, [r3]
 80023f0:	ed9f 7a0f 	vldr	s14, [pc, #60]	; 8002430 <driverSWLTC6804ConvertTemperatureExt+0x140>
 80023f4:	eef4 7ac7 	vcmpe.f32	s15, s14
 80023f8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80023fc:	d404      	bmi.n	8002408 <driverSWLTC6804ConvertTemperatureExt+0x118>
 80023fe:	89fb      	ldrh	r3, [r7, #14]
 8002400:	f247 522f 	movw	r2, #29999	; 0x752f
 8002404:	4293      	cmp	r3, r2
 8002406:	d902      	bls.n	800240e <driverSWLTC6804ConvertTemperatureExt+0x11e>
		steinhart = 100.0f;
 8002408:	4b07      	ldr	r3, [pc, #28]	; (8002428 <driverSWLTC6804ConvertTemperatureExt+0x138>)
 800240a:	4a0a      	ldr	r2, [pc, #40]	; (8002434 <driverSWLTC6804ConvertTemperatureExt+0x144>)
 800240c:	601a      	str	r2, [r3, #0]

  return steinhart;
 800240e:	4b06      	ldr	r3, [pc, #24]	; (8002428 <driverSWLTC6804ConvertTemperatureExt+0x138>)
 8002410:	681b      	ldr	r3, [r3, #0]
 8002412:	ee07 3a90 	vmov	s15, r3
}
 8002416:	eeb0 0a67 	vmov.f32	s0, s15
 800241a:	3710      	adds	r7, #16
 800241c:	46bd      	mov	sp, r7
 800241e:	bd80      	pop	{r7, pc}
 8002420:	46ea6000 	.word	0x46ea6000
 8002424:	2000021c 	.word	0x2000021c
 8002428:	20000220 	.word	0x20000220
 800242c:	43889333 	.word	0x43889333
 8002430:	c2480000 	.word	0xc2480000
 8002434:	42c80000 	.word	0x42c80000

08002438 <SELECT>:
 * SPI functions
 **************************************/

/* slave select */
static void SELECT(void)
{
 8002438:	b580      	push	{r7, lr}
 800243a:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(SD_CS_PORT, SD_CS_PIN, GPIO_PIN_RESET);
 800243c:	2200      	movs	r2, #0
 800243e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002442:	4804      	ldr	r0, [pc, #16]	; (8002454 <SELECT+0x1c>)
 8002444:	f003 fd7e 	bl	8005f44 <HAL_GPIO_WritePin>
	HAL_Delay(1);
 8002448:	2001      	movs	r0, #1
 800244a:	f002 fbf1 	bl	8004c30 <HAL_Delay>
}
 800244e:	bf00      	nop
 8002450:	bd80      	pop	{r7, pc}
 8002452:	bf00      	nop
 8002454:	48000400 	.word	0x48000400

08002458 <DESELECT>:

/* slave deselect */
static void DESELECT(void)
{
 8002458:	b580      	push	{r7, lr}
 800245a:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(SD_CS_PORT, SD_CS_PIN, GPIO_PIN_SET);
 800245c:	2201      	movs	r2, #1
 800245e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002462:	4804      	ldr	r0, [pc, #16]	; (8002474 <DESELECT+0x1c>)
 8002464:	f003 fd6e 	bl	8005f44 <HAL_GPIO_WritePin>
	HAL_Delay(1);
 8002468:	2001      	movs	r0, #1
 800246a:	f002 fbe1 	bl	8004c30 <HAL_Delay>
}
 800246e:	bf00      	nop
 8002470:	bd80      	pop	{r7, pc}
 8002472:	bf00      	nop
 8002474:	48000400 	.word	0x48000400

08002478 <SPI_TxByte>:

/* SPI transmit a byte */
static void SPI_TxByte(uint8_t data)
{
 8002478:	b580      	push	{r7, lr}
 800247a:	b082      	sub	sp, #8
 800247c:	af00      	add	r7, sp, #0
 800247e:	4603      	mov	r3, r0
 8002480:	71fb      	strb	r3, [r7, #7]
	while(!__HAL_SPI_GET_FLAG(HSPI_SDCARD, SPI_FLAG_TXE));
 8002482:	bf00      	nop
 8002484:	4b08      	ldr	r3, [pc, #32]	; (80024a8 <SPI_TxByte+0x30>)
 8002486:	681b      	ldr	r3, [r3, #0]
 8002488:	689b      	ldr	r3, [r3, #8]
 800248a:	f003 0302 	and.w	r3, r3, #2
 800248e:	2b02      	cmp	r3, #2
 8002490:	d1f8      	bne.n	8002484 <SPI_TxByte+0xc>
	HAL_SPI_Transmit(HSPI_SDCARD, &data, 1, SPI_TIMEOUT);
 8002492:	1df9      	adds	r1, r7, #7
 8002494:	2364      	movs	r3, #100	; 0x64
 8002496:	2201      	movs	r2, #1
 8002498:	4803      	ldr	r0, [pc, #12]	; (80024a8 <SPI_TxByte+0x30>)
 800249a:	f005 fcaa 	bl	8007df2 <HAL_SPI_Transmit>
}
 800249e:	bf00      	nop
 80024a0:	3708      	adds	r7, #8
 80024a2:	46bd      	mov	sp, r7
 80024a4:	bd80      	pop	{r7, pc}
 80024a6:	bf00      	nop
 80024a8:	20000544 	.word	0x20000544

080024ac <SPI_TxBuffer>:

/* SPI transmit buffer */
static void SPI_TxBuffer(uint8_t *buffer, uint16_t len)
{
 80024ac:	b580      	push	{r7, lr}
 80024ae:	b082      	sub	sp, #8
 80024b0:	af00      	add	r7, sp, #0
 80024b2:	6078      	str	r0, [r7, #4]
 80024b4:	460b      	mov	r3, r1
 80024b6:	807b      	strh	r3, [r7, #2]
	while(!__HAL_SPI_GET_FLAG(HSPI_SDCARD, SPI_FLAG_TXE));
 80024b8:	bf00      	nop
 80024ba:	4b08      	ldr	r3, [pc, #32]	; (80024dc <SPI_TxBuffer+0x30>)
 80024bc:	681b      	ldr	r3, [r3, #0]
 80024be:	689b      	ldr	r3, [r3, #8]
 80024c0:	f003 0302 	and.w	r3, r3, #2
 80024c4:	2b02      	cmp	r3, #2
 80024c6:	d1f8      	bne.n	80024ba <SPI_TxBuffer+0xe>
	HAL_SPI_Transmit(HSPI_SDCARD, buffer, len, SPI_TIMEOUT);
 80024c8:	887a      	ldrh	r2, [r7, #2]
 80024ca:	2364      	movs	r3, #100	; 0x64
 80024cc:	6879      	ldr	r1, [r7, #4]
 80024ce:	4803      	ldr	r0, [pc, #12]	; (80024dc <SPI_TxBuffer+0x30>)
 80024d0:	f005 fc8f 	bl	8007df2 <HAL_SPI_Transmit>
}
 80024d4:	bf00      	nop
 80024d6:	3708      	adds	r7, #8
 80024d8:	46bd      	mov	sp, r7
 80024da:	bd80      	pop	{r7, pc}
 80024dc:	20000544 	.word	0x20000544

080024e0 <SPI_RxByte>:

/* SPI receive a byte */
static uint8_t SPI_RxByte(void)
{
 80024e0:	b580      	push	{r7, lr}
 80024e2:	b084      	sub	sp, #16
 80024e4:	af02      	add	r7, sp, #8
	uint8_t dummy, data;
	dummy = 0xFF;
 80024e6:	23ff      	movs	r3, #255	; 0xff
 80024e8:	71fb      	strb	r3, [r7, #7]

	while(!__HAL_SPI_GET_FLAG(HSPI_SDCARD, SPI_FLAG_TXE));
 80024ea:	bf00      	nop
 80024ec:	4b09      	ldr	r3, [pc, #36]	; (8002514 <SPI_RxByte+0x34>)
 80024ee:	681b      	ldr	r3, [r3, #0]
 80024f0:	689b      	ldr	r3, [r3, #8]
 80024f2:	f003 0302 	and.w	r3, r3, #2
 80024f6:	2b02      	cmp	r3, #2
 80024f8:	d1f8      	bne.n	80024ec <SPI_RxByte+0xc>
	HAL_SPI_TransmitReceive(HSPI_SDCARD, &dummy, &data, 1, SPI_TIMEOUT);
 80024fa:	1dba      	adds	r2, r7, #6
 80024fc:	1df9      	adds	r1, r7, #7
 80024fe:	2364      	movs	r3, #100	; 0x64
 8002500:	9300      	str	r3, [sp, #0]
 8002502:	2301      	movs	r3, #1
 8002504:	4803      	ldr	r0, [pc, #12]	; (8002514 <SPI_RxByte+0x34>)
 8002506:	f005 fde2 	bl	80080ce <HAL_SPI_TransmitReceive>

	return data;
 800250a:	79bb      	ldrb	r3, [r7, #6]
}
 800250c:	4618      	mov	r0, r3
 800250e:	3708      	adds	r7, #8
 8002510:	46bd      	mov	sp, r7
 8002512:	bd80      	pop	{r7, pc}
 8002514:	20000544 	.word	0x20000544

08002518 <SPI_RxBytePtr>:

/* SPI receive a byte via pointer */
static void SPI_RxBytePtr(uint8_t *buff)
{
 8002518:	b580      	push	{r7, lr}
 800251a:	b082      	sub	sp, #8
 800251c:	af00      	add	r7, sp, #0
 800251e:	6078      	str	r0, [r7, #4]
	*buff = SPI_RxByte();
 8002520:	f7ff ffde 	bl	80024e0 <SPI_RxByte>
 8002524:	4603      	mov	r3, r0
 8002526:	461a      	mov	r2, r3
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	701a      	strb	r2, [r3, #0]
}
 800252c:	bf00      	nop
 800252e:	3708      	adds	r7, #8
 8002530:	46bd      	mov	sp, r7
 8002532:	bd80      	pop	{r7, pc}

08002534 <SD_ReadyWait>:
 * SD functions
 **************************************/

/* wait SD ready */
static uint8_t SD_ReadyWait(void)
{
 8002534:	b580      	push	{r7, lr}
 8002536:	b082      	sub	sp, #8
 8002538:	af00      	add	r7, sp, #0
	uint8_t res;

	/* timeout 500ms */
	Timer2 = 500;
 800253a:	4b0a      	ldr	r3, [pc, #40]	; (8002564 <SD_ReadyWait+0x30>)
 800253c:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8002540:	801a      	strh	r2, [r3, #0]

	/* if SD goes ready, receives 0xFF */
	do {
		res = SPI_RxByte();
 8002542:	f7ff ffcd 	bl	80024e0 <SPI_RxByte>
 8002546:	4603      	mov	r3, r0
 8002548:	71fb      	strb	r3, [r7, #7]
	} while ((res != 0xFF) && Timer2);
 800254a:	79fb      	ldrb	r3, [r7, #7]
 800254c:	2bff      	cmp	r3, #255	; 0xff
 800254e:	d004      	beq.n	800255a <SD_ReadyWait+0x26>
 8002550:	4b04      	ldr	r3, [pc, #16]	; (8002564 <SD_ReadyWait+0x30>)
 8002552:	881b      	ldrh	r3, [r3, #0]
 8002554:	b29b      	uxth	r3, r3
 8002556:	2b00      	cmp	r3, #0
 8002558:	d1f3      	bne.n	8002542 <SD_ReadyWait+0xe>

	return res;
 800255a:	79fb      	ldrb	r3, [r7, #7]
}
 800255c:	4618      	mov	r0, r3
 800255e:	3708      	adds	r7, #8
 8002560:	46bd      	mov	sp, r7
 8002562:	bd80      	pop	{r7, pc}
 8002564:	20002cf6 	.word	0x20002cf6

08002568 <SD_PowerOn>:

/* power on */
static void SD_PowerOn(void)
{
 8002568:	b580      	push	{r7, lr}
 800256a:	b084      	sub	sp, #16
 800256c:	af00      	add	r7, sp, #0
	uint8_t args[6];
	uint32_t cnt = 0x1FFF;
 800256e:	f641 73ff 	movw	r3, #8191	; 0x1fff
 8002572:	60fb      	str	r3, [r7, #12]

	/* transmit bytes to wake up */
	DESELECT();
 8002574:	f7ff ff70 	bl	8002458 <DESELECT>
	for(int i = 0; i < 10; i++)
 8002578:	2300      	movs	r3, #0
 800257a:	60bb      	str	r3, [r7, #8]
 800257c:	e005      	b.n	800258a <SD_PowerOn+0x22>
	{
		SPI_TxByte(0xFF);
 800257e:	20ff      	movs	r0, #255	; 0xff
 8002580:	f7ff ff7a 	bl	8002478 <SPI_TxByte>
	for(int i = 0; i < 10; i++)
 8002584:	68bb      	ldr	r3, [r7, #8]
 8002586:	3301      	adds	r3, #1
 8002588:	60bb      	str	r3, [r7, #8]
 800258a:	68bb      	ldr	r3, [r7, #8]
 800258c:	2b09      	cmp	r3, #9
 800258e:	ddf6      	ble.n	800257e <SD_PowerOn+0x16>
	}

	/* slave select */
	SELECT();
 8002590:	f7ff ff52 	bl	8002438 <SELECT>

	/* make idle state */
	args[0] = CMD0;		/* CMD0:GO_IDLE_STATE */
 8002594:	2340      	movs	r3, #64	; 0x40
 8002596:	703b      	strb	r3, [r7, #0]
	args[1] = 0;
 8002598:	2300      	movs	r3, #0
 800259a:	707b      	strb	r3, [r7, #1]
	args[2] = 0;
 800259c:	2300      	movs	r3, #0
 800259e:	70bb      	strb	r3, [r7, #2]
	args[3] = 0;
 80025a0:	2300      	movs	r3, #0
 80025a2:	70fb      	strb	r3, [r7, #3]
	args[4] = 0;
 80025a4:	2300      	movs	r3, #0
 80025a6:	713b      	strb	r3, [r7, #4]
	args[5] = 0x95;		/* CRC */
 80025a8:	2395      	movs	r3, #149	; 0x95
 80025aa:	717b      	strb	r3, [r7, #5]

	SPI_TxBuffer(args, sizeof(args));
 80025ac:	463b      	mov	r3, r7
 80025ae:	2106      	movs	r1, #6
 80025b0:	4618      	mov	r0, r3
 80025b2:	f7ff ff7b 	bl	80024ac <SPI_TxBuffer>

	/* wait response */
	while ((SPI_RxByte() != 0x01) && cnt)
 80025b6:	e002      	b.n	80025be <SD_PowerOn+0x56>
	{
		cnt--;
 80025b8:	68fb      	ldr	r3, [r7, #12]
 80025ba:	3b01      	subs	r3, #1
 80025bc:	60fb      	str	r3, [r7, #12]
	while ((SPI_RxByte() != 0x01) && cnt)
 80025be:	f7ff ff8f 	bl	80024e0 <SPI_RxByte>
 80025c2:	4603      	mov	r3, r0
 80025c4:	2b01      	cmp	r3, #1
 80025c6:	d002      	beq.n	80025ce <SD_PowerOn+0x66>
 80025c8:	68fb      	ldr	r3, [r7, #12]
 80025ca:	2b00      	cmp	r3, #0
 80025cc:	d1f4      	bne.n	80025b8 <SD_PowerOn+0x50>
	}

	DESELECT();
 80025ce:	f7ff ff43 	bl	8002458 <DESELECT>
	SPI_TxByte(0XFF);
 80025d2:	20ff      	movs	r0, #255	; 0xff
 80025d4:	f7ff ff50 	bl	8002478 <SPI_TxByte>

	PowerFlag = 1;
 80025d8:	4b03      	ldr	r3, [pc, #12]	; (80025e8 <SD_PowerOn+0x80>)
 80025da:	2201      	movs	r2, #1
 80025dc:	701a      	strb	r2, [r3, #0]
}
 80025de:	bf00      	nop
 80025e0:	3710      	adds	r7, #16
 80025e2:	46bd      	mov	sp, r7
 80025e4:	bd80      	pop	{r7, pc}
 80025e6:	bf00      	nop
 80025e8:	20000225 	.word	0x20000225

080025ec <SD_PowerOff>:

/* power off */
static void SD_PowerOff(void)
{
 80025ec:	b480      	push	{r7}
 80025ee:	af00      	add	r7, sp, #0
	PowerFlag = 0;
 80025f0:	4b03      	ldr	r3, [pc, #12]	; (8002600 <SD_PowerOff+0x14>)
 80025f2:	2200      	movs	r2, #0
 80025f4:	701a      	strb	r2, [r3, #0]
}
 80025f6:	bf00      	nop
 80025f8:	46bd      	mov	sp, r7
 80025fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025fe:	4770      	bx	lr
 8002600:	20000225 	.word	0x20000225

08002604 <SD_CheckPower>:

/* check power flag */
static uint8_t SD_CheckPower(void)
{
 8002604:	b480      	push	{r7}
 8002606:	af00      	add	r7, sp, #0
	return PowerFlag;
 8002608:	4b03      	ldr	r3, [pc, #12]	; (8002618 <SD_CheckPower+0x14>)
 800260a:	781b      	ldrb	r3, [r3, #0]
}
 800260c:	4618      	mov	r0, r3
 800260e:	46bd      	mov	sp, r7
 8002610:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002614:	4770      	bx	lr
 8002616:	bf00      	nop
 8002618:	20000225 	.word	0x20000225

0800261c <SD_RxDataBlock>:

/* receive data block */
static bool SD_RxDataBlock(BYTE *buff, UINT len)
{
 800261c:	b580      	push	{r7, lr}
 800261e:	b084      	sub	sp, #16
 8002620:	af00      	add	r7, sp, #0
 8002622:	6078      	str	r0, [r7, #4]
 8002624:	6039      	str	r1, [r7, #0]
	uint8_t token;

	/* timeout 200ms */
	Timer1 = 200;
 8002626:	4b14      	ldr	r3, [pc, #80]	; (8002678 <SD_RxDataBlock+0x5c>)
 8002628:	22c8      	movs	r2, #200	; 0xc8
 800262a:	801a      	strh	r2, [r3, #0]

	/* loop until receive a response or timeout */
	do {
		token = SPI_RxByte();
 800262c:	f7ff ff58 	bl	80024e0 <SPI_RxByte>
 8002630:	4603      	mov	r3, r0
 8002632:	73fb      	strb	r3, [r7, #15]
	} while((token == 0xFF) && Timer1);
 8002634:	7bfb      	ldrb	r3, [r7, #15]
 8002636:	2bff      	cmp	r3, #255	; 0xff
 8002638:	d104      	bne.n	8002644 <SD_RxDataBlock+0x28>
 800263a:	4b0f      	ldr	r3, [pc, #60]	; (8002678 <SD_RxDataBlock+0x5c>)
 800263c:	881b      	ldrh	r3, [r3, #0]
 800263e:	b29b      	uxth	r3, r3
 8002640:	2b00      	cmp	r3, #0
 8002642:	d1f3      	bne.n	800262c <SD_RxDataBlock+0x10>

	/* invalid response */
	if(token != 0xFE) return FALSE;
 8002644:	7bfb      	ldrb	r3, [r7, #15]
 8002646:	2bfe      	cmp	r3, #254	; 0xfe
 8002648:	d001      	beq.n	800264e <SD_RxDataBlock+0x32>
 800264a:	2300      	movs	r3, #0
 800264c:	e00f      	b.n	800266e <SD_RxDataBlock+0x52>

	/* receive data */
	do {
		SPI_RxBytePtr(buff++);
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	1c5a      	adds	r2, r3, #1
 8002652:	607a      	str	r2, [r7, #4]
 8002654:	4618      	mov	r0, r3
 8002656:	f7ff ff5f 	bl	8002518 <SPI_RxBytePtr>
	} while(len--);
 800265a:	683b      	ldr	r3, [r7, #0]
 800265c:	1e5a      	subs	r2, r3, #1
 800265e:	603a      	str	r2, [r7, #0]
 8002660:	2b00      	cmp	r3, #0
 8002662:	d1f4      	bne.n	800264e <SD_RxDataBlock+0x32>

	/* discard CRC */
	SPI_RxByte();
 8002664:	f7ff ff3c 	bl	80024e0 <SPI_RxByte>
	SPI_RxByte();
 8002668:	f7ff ff3a 	bl	80024e0 <SPI_RxByte>

	return TRUE;
 800266c:	2301      	movs	r3, #1
}
 800266e:	4618      	mov	r0, r3
 8002670:	3710      	adds	r7, #16
 8002672:	46bd      	mov	sp, r7
 8002674:	bd80      	pop	{r7, pc}
 8002676:	bf00      	nop
 8002678:	20002cf8 	.word	0x20002cf8

0800267c <SD_TxDataBlock>:

/* transmit data block */
#if _USE_WRITE == 1
static bool SD_TxDataBlock(const uint8_t *buff, BYTE token)
{
 800267c:	b580      	push	{r7, lr}
 800267e:	b084      	sub	sp, #16
 8002680:	af00      	add	r7, sp, #0
 8002682:	6078      	str	r0, [r7, #4]
 8002684:	460b      	mov	r3, r1
 8002686:	70fb      	strb	r3, [r7, #3]
	uint8_t resp;
	uint8_t i = 0;
 8002688:	2300      	movs	r3, #0
 800268a:	73bb      	strb	r3, [r7, #14]

	/* wait SD ready */
	if (SD_ReadyWait() != 0xFF) return FALSE;
 800268c:	f7ff ff52 	bl	8002534 <SD_ReadyWait>
 8002690:	4603      	mov	r3, r0
 8002692:	2bff      	cmp	r3, #255	; 0xff
 8002694:	d001      	beq.n	800269a <SD_TxDataBlock+0x1e>
 8002696:	2300      	movs	r3, #0
 8002698:	e02f      	b.n	80026fa <SD_TxDataBlock+0x7e>

	/* transmit token */
	SPI_TxByte(token);
 800269a:	78fb      	ldrb	r3, [r7, #3]
 800269c:	4618      	mov	r0, r3
 800269e:	f7ff feeb 	bl	8002478 <SPI_TxByte>

	/* if it's not STOP token, transmit data */
	if (token != 0xFD)
 80026a2:	78fb      	ldrb	r3, [r7, #3]
 80026a4:	2bfd      	cmp	r3, #253	; 0xfd
 80026a6:	d020      	beq.n	80026ea <SD_TxDataBlock+0x6e>
	{
		SPI_TxBuffer((uint8_t*)buff, 512);
 80026a8:	f44f 7100 	mov.w	r1, #512	; 0x200
 80026ac:	6878      	ldr	r0, [r7, #4]
 80026ae:	f7ff fefd 	bl	80024ac <SPI_TxBuffer>

		/* discard CRC */
		SPI_RxByte();
 80026b2:	f7ff ff15 	bl	80024e0 <SPI_RxByte>
		SPI_RxByte();
 80026b6:	f7ff ff13 	bl	80024e0 <SPI_RxByte>

		/* receive response */
		while (i <= 64)
 80026ba:	e00b      	b.n	80026d4 <SD_TxDataBlock+0x58>
		{
			resp = SPI_RxByte();
 80026bc:	f7ff ff10 	bl	80024e0 <SPI_RxByte>
 80026c0:	4603      	mov	r3, r0
 80026c2:	73fb      	strb	r3, [r7, #15]

			/* transmit 0x05 accepted */
			if ((resp & 0x1F) == 0x05) break;
 80026c4:	7bfb      	ldrb	r3, [r7, #15]
 80026c6:	f003 031f 	and.w	r3, r3, #31
 80026ca:	2b05      	cmp	r3, #5
 80026cc:	d006      	beq.n	80026dc <SD_TxDataBlock+0x60>
			i++;
 80026ce:	7bbb      	ldrb	r3, [r7, #14]
 80026d0:	3301      	adds	r3, #1
 80026d2:	73bb      	strb	r3, [r7, #14]
		while (i <= 64)
 80026d4:	7bbb      	ldrb	r3, [r7, #14]
 80026d6:	2b40      	cmp	r3, #64	; 0x40
 80026d8:	d9f0      	bls.n	80026bc <SD_TxDataBlock+0x40>
 80026da:	e000      	b.n	80026de <SD_TxDataBlock+0x62>
			if ((resp & 0x1F) == 0x05) break;
 80026dc:	bf00      	nop
		}

		/* recv buffer clear */
		while (SPI_RxByte() == 0);
 80026de:	bf00      	nop
 80026e0:	f7ff fefe 	bl	80024e0 <SPI_RxByte>
 80026e4:	4603      	mov	r3, r0
 80026e6:	2b00      	cmp	r3, #0
 80026e8:	d0fa      	beq.n	80026e0 <SD_TxDataBlock+0x64>
	}

	/* transmit 0x05 accepted */
	if ((resp & 0x1F) == 0x05) return TRUE;
 80026ea:	7bfb      	ldrb	r3, [r7, #15]
 80026ec:	f003 031f 	and.w	r3, r3, #31
 80026f0:	2b05      	cmp	r3, #5
 80026f2:	d101      	bne.n	80026f8 <SD_TxDataBlock+0x7c>
 80026f4:	2301      	movs	r3, #1
 80026f6:	e000      	b.n	80026fa <SD_TxDataBlock+0x7e>

	return FALSE;
 80026f8:	2300      	movs	r3, #0
}
 80026fa:	4618      	mov	r0, r3
 80026fc:	3710      	adds	r7, #16
 80026fe:	46bd      	mov	sp, r7
 8002700:	bd80      	pop	{r7, pc}

08002702 <SD_SendCmd>:
#endif /* _USE_WRITE */

/* transmit command */
static BYTE SD_SendCmd(BYTE cmd, uint32_t arg)
{
 8002702:	b580      	push	{r7, lr}
 8002704:	b084      	sub	sp, #16
 8002706:	af00      	add	r7, sp, #0
 8002708:	4603      	mov	r3, r0
 800270a:	6039      	str	r1, [r7, #0]
 800270c:	71fb      	strb	r3, [r7, #7]
	uint8_t crc, res;

	/* wait SD ready */
	if (SD_ReadyWait() != 0xFF) return 0xFF;
 800270e:	f7ff ff11 	bl	8002534 <SD_ReadyWait>
 8002712:	4603      	mov	r3, r0
 8002714:	2bff      	cmp	r3, #255	; 0xff
 8002716:	d001      	beq.n	800271c <SD_SendCmd+0x1a>
 8002718:	23ff      	movs	r3, #255	; 0xff
 800271a:	e042      	b.n	80027a2 <SD_SendCmd+0xa0>

	/* transmit command */
	SPI_TxByte(cmd); 					/* Command */
 800271c:	79fb      	ldrb	r3, [r7, #7]
 800271e:	4618      	mov	r0, r3
 8002720:	f7ff feaa 	bl	8002478 <SPI_TxByte>
	SPI_TxByte((uint8_t)(arg >> 24)); 	/* Argument[31..24] */
 8002724:	683b      	ldr	r3, [r7, #0]
 8002726:	0e1b      	lsrs	r3, r3, #24
 8002728:	b2db      	uxtb	r3, r3
 800272a:	4618      	mov	r0, r3
 800272c:	f7ff fea4 	bl	8002478 <SPI_TxByte>
	SPI_TxByte((uint8_t)(arg >> 16)); 	/* Argument[23..16] */
 8002730:	683b      	ldr	r3, [r7, #0]
 8002732:	0c1b      	lsrs	r3, r3, #16
 8002734:	b2db      	uxtb	r3, r3
 8002736:	4618      	mov	r0, r3
 8002738:	f7ff fe9e 	bl	8002478 <SPI_TxByte>
	SPI_TxByte((uint8_t)(arg >> 8)); 	/* Argument[15..8] */
 800273c:	683b      	ldr	r3, [r7, #0]
 800273e:	0a1b      	lsrs	r3, r3, #8
 8002740:	b2db      	uxtb	r3, r3
 8002742:	4618      	mov	r0, r3
 8002744:	f7ff fe98 	bl	8002478 <SPI_TxByte>
	SPI_TxByte((uint8_t)arg); 			/* Argument[7..0] */
 8002748:	683b      	ldr	r3, [r7, #0]
 800274a:	b2db      	uxtb	r3, r3
 800274c:	4618      	mov	r0, r3
 800274e:	f7ff fe93 	bl	8002478 <SPI_TxByte>

	/* prepare CRC */
	if(cmd == CMD0) crc = 0x95;	/* CRC for CMD0(0) */
 8002752:	79fb      	ldrb	r3, [r7, #7]
 8002754:	2b40      	cmp	r3, #64	; 0x40
 8002756:	d102      	bne.n	800275e <SD_SendCmd+0x5c>
 8002758:	2395      	movs	r3, #149	; 0x95
 800275a:	73fb      	strb	r3, [r7, #15]
 800275c:	e007      	b.n	800276e <SD_SendCmd+0x6c>
	else if(cmd == CMD8) crc = 0x87;	/* CRC for CMD8(0x1AA) */
 800275e:	79fb      	ldrb	r3, [r7, #7]
 8002760:	2b48      	cmp	r3, #72	; 0x48
 8002762:	d102      	bne.n	800276a <SD_SendCmd+0x68>
 8002764:	2387      	movs	r3, #135	; 0x87
 8002766:	73fb      	strb	r3, [r7, #15]
 8002768:	e001      	b.n	800276e <SD_SendCmd+0x6c>
	else crc = 1;
 800276a:	2301      	movs	r3, #1
 800276c:	73fb      	strb	r3, [r7, #15]

	/* transmit CRC */
	SPI_TxByte(crc);
 800276e:	7bfb      	ldrb	r3, [r7, #15]
 8002770:	4618      	mov	r0, r3
 8002772:	f7ff fe81 	bl	8002478 <SPI_TxByte>

	/* Skip a stuff byte when STOP_TRANSMISSION */
	if (cmd == CMD12) SPI_RxByte();
 8002776:	79fb      	ldrb	r3, [r7, #7]
 8002778:	2b4c      	cmp	r3, #76	; 0x4c
 800277a:	d101      	bne.n	8002780 <SD_SendCmd+0x7e>
 800277c:	f7ff feb0 	bl	80024e0 <SPI_RxByte>

	/* receive response */
	uint8_t n = 10;
 8002780:	230a      	movs	r3, #10
 8002782:	73bb      	strb	r3, [r7, #14]
	do {
		res = SPI_RxByte();
 8002784:	f7ff feac 	bl	80024e0 <SPI_RxByte>
 8002788:	4603      	mov	r3, r0
 800278a:	737b      	strb	r3, [r7, #13]
	} while ((res & 0x80) && --n);
 800278c:	f997 300d 	ldrsb.w	r3, [r7, #13]
 8002790:	2b00      	cmp	r3, #0
 8002792:	da05      	bge.n	80027a0 <SD_SendCmd+0x9e>
 8002794:	7bbb      	ldrb	r3, [r7, #14]
 8002796:	3b01      	subs	r3, #1
 8002798:	73bb      	strb	r3, [r7, #14]
 800279a:	7bbb      	ldrb	r3, [r7, #14]
 800279c:	2b00      	cmp	r3, #0
 800279e:	d1f1      	bne.n	8002784 <SD_SendCmd+0x82>

	return res;
 80027a0:	7b7b      	ldrb	r3, [r7, #13]
}
 80027a2:	4618      	mov	r0, r3
 80027a4:	3710      	adds	r7, #16
 80027a6:	46bd      	mov	sp, r7
 80027a8:	bd80      	pop	{r7, pc}
	...

080027ac <SD_disk_initialize>:
 * user_diskio.c functions
 **************************************/

/* initialize SD */
DSTATUS SD_disk_initialize(BYTE drv)
{
 80027ac:	b590      	push	{r4, r7, lr}
 80027ae:	b085      	sub	sp, #20
 80027b0:	af00      	add	r7, sp, #0
 80027b2:	4603      	mov	r3, r0
 80027b4:	71fb      	strb	r3, [r7, #7]
	uint8_t n, type, ocr[4];

	/* single drive, drv should be 0 */
	if(drv) return STA_NOINIT;
 80027b6:	79fb      	ldrb	r3, [r7, #7]
 80027b8:	2b00      	cmp	r3, #0
 80027ba:	d001      	beq.n	80027c0 <SD_disk_initialize+0x14>
 80027bc:	2301      	movs	r3, #1
 80027be:	e0d6      	b.n	800296e <SD_disk_initialize+0x1c2>

	/* no disk */
	if(Stat & STA_NODISK) return Stat;
 80027c0:	4b6d      	ldr	r3, [pc, #436]	; (8002978 <SD_disk_initialize+0x1cc>)
 80027c2:	781b      	ldrb	r3, [r3, #0]
 80027c4:	b2db      	uxtb	r3, r3
 80027c6:	f003 0302 	and.w	r3, r3, #2
 80027ca:	2b00      	cmp	r3, #0
 80027cc:	d003      	beq.n	80027d6 <SD_disk_initialize+0x2a>
 80027ce:	4b6a      	ldr	r3, [pc, #424]	; (8002978 <SD_disk_initialize+0x1cc>)
 80027d0:	781b      	ldrb	r3, [r3, #0]
 80027d2:	b2db      	uxtb	r3, r3
 80027d4:	e0cb      	b.n	800296e <SD_disk_initialize+0x1c2>

	/* power on */
	SD_PowerOn();
 80027d6:	f7ff fec7 	bl	8002568 <SD_PowerOn>

	/* slave select */
	SELECT();
 80027da:	f7ff fe2d 	bl	8002438 <SELECT>

	/* check disk type */
	type = 0;
 80027de:	2300      	movs	r3, #0
 80027e0:	73bb      	strb	r3, [r7, #14]

	/* send GO_IDLE_STATE command */
	if (SD_SendCmd(CMD0, 0) == 1)
 80027e2:	2100      	movs	r1, #0
 80027e4:	2040      	movs	r0, #64	; 0x40
 80027e6:	f7ff ff8c 	bl	8002702 <SD_SendCmd>
 80027ea:	4603      	mov	r3, r0
 80027ec:	2b01      	cmp	r3, #1
 80027ee:	f040 80a6 	bne.w	800293e <SD_disk_initialize+0x192>
	{
		/* timeout 1 sec */
		Timer1 = 1000;
 80027f2:	4b62      	ldr	r3, [pc, #392]	; (800297c <SD_disk_initialize+0x1d0>)
 80027f4:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80027f8:	801a      	strh	r2, [r3, #0]

		/* SDC V2+ accept CMD8 command, http://elm-chan.org/docs/mmc/mmc_e.html */
		if (SD_SendCmd(CMD8, 0x1AA) == 1)
 80027fa:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 80027fe:	2048      	movs	r0, #72	; 0x48
 8002800:	f7ff ff7f 	bl	8002702 <SD_SendCmd>
 8002804:	4603      	mov	r3, r0
 8002806:	2b01      	cmp	r3, #1
 8002808:	d158      	bne.n	80028bc <SD_disk_initialize+0x110>
		{
			/* operation condition register */
			for (n = 0; n < 4; n++)
 800280a:	2300      	movs	r3, #0
 800280c:	73fb      	strb	r3, [r7, #15]
 800280e:	e00c      	b.n	800282a <SD_disk_initialize+0x7e>
			{
				ocr[n] = SPI_RxByte();
 8002810:	7bfc      	ldrb	r4, [r7, #15]
 8002812:	f7ff fe65 	bl	80024e0 <SPI_RxByte>
 8002816:	4603      	mov	r3, r0
 8002818:	461a      	mov	r2, r3
 800281a:	f107 0310 	add.w	r3, r7, #16
 800281e:	4423      	add	r3, r4
 8002820:	f803 2c08 	strb.w	r2, [r3, #-8]
			for (n = 0; n < 4; n++)
 8002824:	7bfb      	ldrb	r3, [r7, #15]
 8002826:	3301      	adds	r3, #1
 8002828:	73fb      	strb	r3, [r7, #15]
 800282a:	7bfb      	ldrb	r3, [r7, #15]
 800282c:	2b03      	cmp	r3, #3
 800282e:	d9ef      	bls.n	8002810 <SD_disk_initialize+0x64>
			}

			/* voltage range 2.7-3.6V */
			if (ocr[2] == 0x01 && ocr[3] == 0xAA)
 8002830:	7abb      	ldrb	r3, [r7, #10]
 8002832:	2b01      	cmp	r3, #1
 8002834:	f040 8083 	bne.w	800293e <SD_disk_initialize+0x192>
 8002838:	7afb      	ldrb	r3, [r7, #11]
 800283a:	2baa      	cmp	r3, #170	; 0xaa
 800283c:	d17f      	bne.n	800293e <SD_disk_initialize+0x192>
			{
				/* ACMD41 with HCS bit */
				do {
					if (SD_SendCmd(CMD55, 0) <= 1 && SD_SendCmd(CMD41, 1UL << 30) == 0) break;
 800283e:	2100      	movs	r1, #0
 8002840:	2077      	movs	r0, #119	; 0x77
 8002842:	f7ff ff5e 	bl	8002702 <SD_SendCmd>
 8002846:	4603      	mov	r3, r0
 8002848:	2b01      	cmp	r3, #1
 800284a:	d807      	bhi.n	800285c <SD_disk_initialize+0xb0>
 800284c:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 8002850:	2069      	movs	r0, #105	; 0x69
 8002852:	f7ff ff56 	bl	8002702 <SD_SendCmd>
 8002856:	4603      	mov	r3, r0
 8002858:	2b00      	cmp	r3, #0
 800285a:	d005      	beq.n	8002868 <SD_disk_initialize+0xbc>
				} while (Timer1);
 800285c:	4b47      	ldr	r3, [pc, #284]	; (800297c <SD_disk_initialize+0x1d0>)
 800285e:	881b      	ldrh	r3, [r3, #0]
 8002860:	b29b      	uxth	r3, r3
 8002862:	2b00      	cmp	r3, #0
 8002864:	d1eb      	bne.n	800283e <SD_disk_initialize+0x92>
 8002866:	e000      	b.n	800286a <SD_disk_initialize+0xbe>
					if (SD_SendCmd(CMD55, 0) <= 1 && SD_SendCmd(CMD41, 1UL << 30) == 0) break;
 8002868:	bf00      	nop

				/* READ_OCR */
				if (Timer1 && SD_SendCmd(CMD58, 0) == 0)
 800286a:	4b44      	ldr	r3, [pc, #272]	; (800297c <SD_disk_initialize+0x1d0>)
 800286c:	881b      	ldrh	r3, [r3, #0]
 800286e:	b29b      	uxth	r3, r3
 8002870:	2b00      	cmp	r3, #0
 8002872:	d064      	beq.n	800293e <SD_disk_initialize+0x192>
 8002874:	2100      	movs	r1, #0
 8002876:	207a      	movs	r0, #122	; 0x7a
 8002878:	f7ff ff43 	bl	8002702 <SD_SendCmd>
 800287c:	4603      	mov	r3, r0
 800287e:	2b00      	cmp	r3, #0
 8002880:	d15d      	bne.n	800293e <SD_disk_initialize+0x192>
				{
					/* Check CCS bit */
					for (n = 0; n < 4; n++)
 8002882:	2300      	movs	r3, #0
 8002884:	73fb      	strb	r3, [r7, #15]
 8002886:	e00c      	b.n	80028a2 <SD_disk_initialize+0xf6>
					{
						ocr[n] = SPI_RxByte();
 8002888:	7bfc      	ldrb	r4, [r7, #15]
 800288a:	f7ff fe29 	bl	80024e0 <SPI_RxByte>
 800288e:	4603      	mov	r3, r0
 8002890:	461a      	mov	r2, r3
 8002892:	f107 0310 	add.w	r3, r7, #16
 8002896:	4423      	add	r3, r4
 8002898:	f803 2c08 	strb.w	r2, [r3, #-8]
					for (n = 0; n < 4; n++)
 800289c:	7bfb      	ldrb	r3, [r7, #15]
 800289e:	3301      	adds	r3, #1
 80028a0:	73fb      	strb	r3, [r7, #15]
 80028a2:	7bfb      	ldrb	r3, [r7, #15]
 80028a4:	2b03      	cmp	r3, #3
 80028a6:	d9ef      	bls.n	8002888 <SD_disk_initialize+0xdc>
					}

					/* SDv2 (HC or SC) */
					type = (ocr[0] & 0x40) ? CT_SD2 | CT_BLOCK : CT_SD2;
 80028a8:	7a3b      	ldrb	r3, [r7, #8]
 80028aa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80028ae:	2b00      	cmp	r3, #0
 80028b0:	d001      	beq.n	80028b6 <SD_disk_initialize+0x10a>
 80028b2:	230c      	movs	r3, #12
 80028b4:	e000      	b.n	80028b8 <SD_disk_initialize+0x10c>
 80028b6:	2304      	movs	r3, #4
 80028b8:	73bb      	strb	r3, [r7, #14]
 80028ba:	e040      	b.n	800293e <SD_disk_initialize+0x192>
			}
		}
		else
		{
			/* SDC V1 or MMC */
			type = (SD_SendCmd(CMD55, 0) <= 1 && SD_SendCmd(CMD41, 0) <= 1) ? CT_SD1 : CT_MMC;
 80028bc:	2100      	movs	r1, #0
 80028be:	2077      	movs	r0, #119	; 0x77
 80028c0:	f7ff ff1f 	bl	8002702 <SD_SendCmd>
 80028c4:	4603      	mov	r3, r0
 80028c6:	2b01      	cmp	r3, #1
 80028c8:	d808      	bhi.n	80028dc <SD_disk_initialize+0x130>
 80028ca:	2100      	movs	r1, #0
 80028cc:	2069      	movs	r0, #105	; 0x69
 80028ce:	f7ff ff18 	bl	8002702 <SD_SendCmd>
 80028d2:	4603      	mov	r3, r0
 80028d4:	2b01      	cmp	r3, #1
 80028d6:	d801      	bhi.n	80028dc <SD_disk_initialize+0x130>
 80028d8:	2302      	movs	r3, #2
 80028da:	e000      	b.n	80028de <SD_disk_initialize+0x132>
 80028dc:	2301      	movs	r3, #1
 80028de:	73bb      	strb	r3, [r7, #14]

			do
			{
				if (type == CT_SD1)
 80028e0:	7bbb      	ldrb	r3, [r7, #14]
 80028e2:	2b02      	cmp	r3, #2
 80028e4:	d10e      	bne.n	8002904 <SD_disk_initialize+0x158>
				{
					if (SD_SendCmd(CMD55, 0) <= 1 && SD_SendCmd(CMD41, 0) == 0) break; /* ACMD41 */
 80028e6:	2100      	movs	r1, #0
 80028e8:	2077      	movs	r0, #119	; 0x77
 80028ea:	f7ff ff0a 	bl	8002702 <SD_SendCmd>
 80028ee:	4603      	mov	r3, r0
 80028f0:	2b01      	cmp	r3, #1
 80028f2:	d80e      	bhi.n	8002912 <SD_disk_initialize+0x166>
 80028f4:	2100      	movs	r1, #0
 80028f6:	2069      	movs	r0, #105	; 0x69
 80028f8:	f7ff ff03 	bl	8002702 <SD_SendCmd>
 80028fc:	4603      	mov	r3, r0
 80028fe:	2b00      	cmp	r3, #0
 8002900:	d107      	bne.n	8002912 <SD_disk_initialize+0x166>
 8002902:	e00d      	b.n	8002920 <SD_disk_initialize+0x174>
				}
				else
				{
					if (SD_SendCmd(CMD1, 0) == 0) break; /* CMD1 */
 8002904:	2100      	movs	r1, #0
 8002906:	2041      	movs	r0, #65	; 0x41
 8002908:	f7ff fefb 	bl	8002702 <SD_SendCmd>
 800290c:	4603      	mov	r3, r0
 800290e:	2b00      	cmp	r3, #0
 8002910:	d005      	beq.n	800291e <SD_disk_initialize+0x172>
				}

			} while (Timer1);
 8002912:	4b1a      	ldr	r3, [pc, #104]	; (800297c <SD_disk_initialize+0x1d0>)
 8002914:	881b      	ldrh	r3, [r3, #0]
 8002916:	b29b      	uxth	r3, r3
 8002918:	2b00      	cmp	r3, #0
 800291a:	d1e1      	bne.n	80028e0 <SD_disk_initialize+0x134>
 800291c:	e000      	b.n	8002920 <SD_disk_initialize+0x174>
					if (SD_SendCmd(CMD1, 0) == 0) break; /* CMD1 */
 800291e:	bf00      	nop

			/* SET_BLOCKLEN */
			if (!Timer1 || SD_SendCmd(CMD16, 512) != 0) type = 0;
 8002920:	4b16      	ldr	r3, [pc, #88]	; (800297c <SD_disk_initialize+0x1d0>)
 8002922:	881b      	ldrh	r3, [r3, #0]
 8002924:	b29b      	uxth	r3, r3
 8002926:	2b00      	cmp	r3, #0
 8002928:	d007      	beq.n	800293a <SD_disk_initialize+0x18e>
 800292a:	f44f 7100 	mov.w	r1, #512	; 0x200
 800292e:	2050      	movs	r0, #80	; 0x50
 8002930:	f7ff fee7 	bl	8002702 <SD_SendCmd>
 8002934:	4603      	mov	r3, r0
 8002936:	2b00      	cmp	r3, #0
 8002938:	d001      	beq.n	800293e <SD_disk_initialize+0x192>
 800293a:	2300      	movs	r3, #0
 800293c:	73bb      	strb	r3, [r7, #14]
		}
	}

	CardType = type;
 800293e:	4a10      	ldr	r2, [pc, #64]	; (8002980 <SD_disk_initialize+0x1d4>)
 8002940:	7bbb      	ldrb	r3, [r7, #14]
 8002942:	7013      	strb	r3, [r2, #0]

	/* Idle */
	DESELECT();
 8002944:	f7ff fd88 	bl	8002458 <DESELECT>
	SPI_RxByte();
 8002948:	f7ff fdca 	bl	80024e0 <SPI_RxByte>

	/* Clear STA_NOINIT */
	if (type)
 800294c:	7bbb      	ldrb	r3, [r7, #14]
 800294e:	2b00      	cmp	r3, #0
 8002950:	d008      	beq.n	8002964 <SD_disk_initialize+0x1b8>
	{
		Stat &= ~STA_NOINIT;
 8002952:	4b09      	ldr	r3, [pc, #36]	; (8002978 <SD_disk_initialize+0x1cc>)
 8002954:	781b      	ldrb	r3, [r3, #0]
 8002956:	b2db      	uxtb	r3, r3
 8002958:	f023 0301 	bic.w	r3, r3, #1
 800295c:	b2da      	uxtb	r2, r3
 800295e:	4b06      	ldr	r3, [pc, #24]	; (8002978 <SD_disk_initialize+0x1cc>)
 8002960:	701a      	strb	r2, [r3, #0]
 8002962:	e001      	b.n	8002968 <SD_disk_initialize+0x1bc>
	}
	else
	{
		/* Initialization failed */
		SD_PowerOff();
 8002964:	f7ff fe42 	bl	80025ec <SD_PowerOff>
	}

	return Stat;
 8002968:	4b03      	ldr	r3, [pc, #12]	; (8002978 <SD_disk_initialize+0x1cc>)
 800296a:	781b      	ldrb	r3, [r3, #0]
 800296c:	b2db      	uxtb	r3, r3
}
 800296e:	4618      	mov	r0, r3
 8002970:	3714      	adds	r7, #20
 8002972:	46bd      	mov	sp, r7
 8002974:	bd90      	pop	{r4, r7, pc}
 8002976:	bf00      	nop
 8002978:	20000000 	.word	0x20000000
 800297c:	20002cf8 	.word	0x20002cf8
 8002980:	20000224 	.word	0x20000224

08002984 <SD_disk_status>:

/* return disk status */
DSTATUS SD_disk_status(BYTE drv)
{
 8002984:	b480      	push	{r7}
 8002986:	b083      	sub	sp, #12
 8002988:	af00      	add	r7, sp, #0
 800298a:	4603      	mov	r3, r0
 800298c:	71fb      	strb	r3, [r7, #7]
	if (drv) return STA_NOINIT;
 800298e:	79fb      	ldrb	r3, [r7, #7]
 8002990:	2b00      	cmp	r3, #0
 8002992:	d001      	beq.n	8002998 <SD_disk_status+0x14>
 8002994:	2301      	movs	r3, #1
 8002996:	e002      	b.n	800299e <SD_disk_status+0x1a>
	return Stat;
 8002998:	4b04      	ldr	r3, [pc, #16]	; (80029ac <SD_disk_status+0x28>)
 800299a:	781b      	ldrb	r3, [r3, #0]
 800299c:	b2db      	uxtb	r3, r3
}
 800299e:	4618      	mov	r0, r3
 80029a0:	370c      	adds	r7, #12
 80029a2:	46bd      	mov	sp, r7
 80029a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029a8:	4770      	bx	lr
 80029aa:	bf00      	nop
 80029ac:	20000000 	.word	0x20000000

080029b0 <SD_disk_read>:

/* read sector */
DRESULT SD_disk_read(BYTE pdrv, BYTE* buff, DWORD sector, UINT count)
{
 80029b0:	b580      	push	{r7, lr}
 80029b2:	b084      	sub	sp, #16
 80029b4:	af00      	add	r7, sp, #0
 80029b6:	60b9      	str	r1, [r7, #8]
 80029b8:	607a      	str	r2, [r7, #4]
 80029ba:	603b      	str	r3, [r7, #0]
 80029bc:	4603      	mov	r3, r0
 80029be:	73fb      	strb	r3, [r7, #15]
	/* pdrv should be 0 */
	if (pdrv || !count) return RES_PARERR;
 80029c0:	7bfb      	ldrb	r3, [r7, #15]
 80029c2:	2b00      	cmp	r3, #0
 80029c4:	d102      	bne.n	80029cc <SD_disk_read+0x1c>
 80029c6:	683b      	ldr	r3, [r7, #0]
 80029c8:	2b00      	cmp	r3, #0
 80029ca:	d101      	bne.n	80029d0 <SD_disk_read+0x20>
 80029cc:	2304      	movs	r3, #4
 80029ce:	e051      	b.n	8002a74 <SD_disk_read+0xc4>

	/* no disk */
	if (Stat & STA_NOINIT) return RES_NOTRDY;
 80029d0:	4b2a      	ldr	r3, [pc, #168]	; (8002a7c <SD_disk_read+0xcc>)
 80029d2:	781b      	ldrb	r3, [r3, #0]
 80029d4:	b2db      	uxtb	r3, r3
 80029d6:	f003 0301 	and.w	r3, r3, #1
 80029da:	2b00      	cmp	r3, #0
 80029dc:	d001      	beq.n	80029e2 <SD_disk_read+0x32>
 80029de:	2303      	movs	r3, #3
 80029e0:	e048      	b.n	8002a74 <SD_disk_read+0xc4>

	/* convert to byte address */
	if (!(CardType & CT_SD2)) sector *= 512;
 80029e2:	4b27      	ldr	r3, [pc, #156]	; (8002a80 <SD_disk_read+0xd0>)
 80029e4:	781b      	ldrb	r3, [r3, #0]
 80029e6:	f003 0304 	and.w	r3, r3, #4
 80029ea:	2b00      	cmp	r3, #0
 80029ec:	d102      	bne.n	80029f4 <SD_disk_read+0x44>
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	025b      	lsls	r3, r3, #9
 80029f2:	607b      	str	r3, [r7, #4]

	SELECT();
 80029f4:	f7ff fd20 	bl	8002438 <SELECT>

	if (count == 1)
 80029f8:	683b      	ldr	r3, [r7, #0]
 80029fa:	2b01      	cmp	r3, #1
 80029fc:	d111      	bne.n	8002a22 <SD_disk_read+0x72>
	{
		/* READ_SINGLE_BLOCK */
		if ((SD_SendCmd(CMD17, sector) == 0) && SD_RxDataBlock(buff, 512)) count = 0;
 80029fe:	6879      	ldr	r1, [r7, #4]
 8002a00:	2051      	movs	r0, #81	; 0x51
 8002a02:	f7ff fe7e 	bl	8002702 <SD_SendCmd>
 8002a06:	4603      	mov	r3, r0
 8002a08:	2b00      	cmp	r3, #0
 8002a0a:	d129      	bne.n	8002a60 <SD_disk_read+0xb0>
 8002a0c:	f44f 7100 	mov.w	r1, #512	; 0x200
 8002a10:	68b8      	ldr	r0, [r7, #8]
 8002a12:	f7ff fe03 	bl	800261c <SD_RxDataBlock>
 8002a16:	4603      	mov	r3, r0
 8002a18:	2b00      	cmp	r3, #0
 8002a1a:	d021      	beq.n	8002a60 <SD_disk_read+0xb0>
 8002a1c:	2300      	movs	r3, #0
 8002a1e:	603b      	str	r3, [r7, #0]
 8002a20:	e01e      	b.n	8002a60 <SD_disk_read+0xb0>
	}
	else
	{
		/* READ_MULTIPLE_BLOCK */
		if (SD_SendCmd(CMD18, sector) == 0)
 8002a22:	6879      	ldr	r1, [r7, #4]
 8002a24:	2052      	movs	r0, #82	; 0x52
 8002a26:	f7ff fe6c 	bl	8002702 <SD_SendCmd>
 8002a2a:	4603      	mov	r3, r0
 8002a2c:	2b00      	cmp	r3, #0
 8002a2e:	d117      	bne.n	8002a60 <SD_disk_read+0xb0>
		{
			do {
				if (!SD_RxDataBlock(buff, 512)) break;
 8002a30:	f44f 7100 	mov.w	r1, #512	; 0x200
 8002a34:	68b8      	ldr	r0, [r7, #8]
 8002a36:	f7ff fdf1 	bl	800261c <SD_RxDataBlock>
 8002a3a:	4603      	mov	r3, r0
 8002a3c:	2b00      	cmp	r3, #0
 8002a3e:	d00a      	beq.n	8002a56 <SD_disk_read+0xa6>
				buff += 512;
 8002a40:	68bb      	ldr	r3, [r7, #8]
 8002a42:	f503 7300 	add.w	r3, r3, #512	; 0x200
 8002a46:	60bb      	str	r3, [r7, #8]
			} while (--count);
 8002a48:	683b      	ldr	r3, [r7, #0]
 8002a4a:	3b01      	subs	r3, #1
 8002a4c:	603b      	str	r3, [r7, #0]
 8002a4e:	683b      	ldr	r3, [r7, #0]
 8002a50:	2b00      	cmp	r3, #0
 8002a52:	d1ed      	bne.n	8002a30 <SD_disk_read+0x80>
 8002a54:	e000      	b.n	8002a58 <SD_disk_read+0xa8>
				if (!SD_RxDataBlock(buff, 512)) break;
 8002a56:	bf00      	nop

			/* STOP_TRANSMISSION */
			SD_SendCmd(CMD12, 0);
 8002a58:	2100      	movs	r1, #0
 8002a5a:	204c      	movs	r0, #76	; 0x4c
 8002a5c:	f7ff fe51 	bl	8002702 <SD_SendCmd>
		}
	}

	/* Idle */
	DESELECT();
 8002a60:	f7ff fcfa 	bl	8002458 <DESELECT>
	SPI_RxByte();
 8002a64:	f7ff fd3c 	bl	80024e0 <SPI_RxByte>

	return count ? RES_ERROR : RES_OK;
 8002a68:	683b      	ldr	r3, [r7, #0]
 8002a6a:	2b00      	cmp	r3, #0
 8002a6c:	bf14      	ite	ne
 8002a6e:	2301      	movne	r3, #1
 8002a70:	2300      	moveq	r3, #0
 8002a72:	b2db      	uxtb	r3, r3
}
 8002a74:	4618      	mov	r0, r3
 8002a76:	3710      	adds	r7, #16
 8002a78:	46bd      	mov	sp, r7
 8002a7a:	bd80      	pop	{r7, pc}
 8002a7c:	20000000 	.word	0x20000000
 8002a80:	20000224 	.word	0x20000224

08002a84 <SD_disk_write>:

/* write sector */
#if _USE_WRITE == 1
DRESULT SD_disk_write(BYTE pdrv, const BYTE* buff, DWORD sector, UINT count)
{
 8002a84:	b580      	push	{r7, lr}
 8002a86:	b084      	sub	sp, #16
 8002a88:	af00      	add	r7, sp, #0
 8002a8a:	60b9      	str	r1, [r7, #8]
 8002a8c:	607a      	str	r2, [r7, #4]
 8002a8e:	603b      	str	r3, [r7, #0]
 8002a90:	4603      	mov	r3, r0
 8002a92:	73fb      	strb	r3, [r7, #15]
	/* pdrv should be 0 */
	if (pdrv || !count) return RES_PARERR;
 8002a94:	7bfb      	ldrb	r3, [r7, #15]
 8002a96:	2b00      	cmp	r3, #0
 8002a98:	d102      	bne.n	8002aa0 <SD_disk_write+0x1c>
 8002a9a:	683b      	ldr	r3, [r7, #0]
 8002a9c:	2b00      	cmp	r3, #0
 8002a9e:	d101      	bne.n	8002aa4 <SD_disk_write+0x20>
 8002aa0:	2304      	movs	r3, #4
 8002aa2:	e06b      	b.n	8002b7c <SD_disk_write+0xf8>

	/* no disk */
	if (Stat & STA_NOINIT) return RES_NOTRDY;
 8002aa4:	4b37      	ldr	r3, [pc, #220]	; (8002b84 <SD_disk_write+0x100>)
 8002aa6:	781b      	ldrb	r3, [r3, #0]
 8002aa8:	b2db      	uxtb	r3, r3
 8002aaa:	f003 0301 	and.w	r3, r3, #1
 8002aae:	2b00      	cmp	r3, #0
 8002ab0:	d001      	beq.n	8002ab6 <SD_disk_write+0x32>
 8002ab2:	2303      	movs	r3, #3
 8002ab4:	e062      	b.n	8002b7c <SD_disk_write+0xf8>

	/* write protection */
	if (Stat & STA_PROTECT) return RES_WRPRT;
 8002ab6:	4b33      	ldr	r3, [pc, #204]	; (8002b84 <SD_disk_write+0x100>)
 8002ab8:	781b      	ldrb	r3, [r3, #0]
 8002aba:	b2db      	uxtb	r3, r3
 8002abc:	f003 0304 	and.w	r3, r3, #4
 8002ac0:	2b00      	cmp	r3, #0
 8002ac2:	d001      	beq.n	8002ac8 <SD_disk_write+0x44>
 8002ac4:	2302      	movs	r3, #2
 8002ac6:	e059      	b.n	8002b7c <SD_disk_write+0xf8>

	/* convert to byte address */
	if (!(CardType & CT_SD2)) sector *= 512;
 8002ac8:	4b2f      	ldr	r3, [pc, #188]	; (8002b88 <SD_disk_write+0x104>)
 8002aca:	781b      	ldrb	r3, [r3, #0]
 8002acc:	f003 0304 	and.w	r3, r3, #4
 8002ad0:	2b00      	cmp	r3, #0
 8002ad2:	d102      	bne.n	8002ada <SD_disk_write+0x56>
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	025b      	lsls	r3, r3, #9
 8002ad8:	607b      	str	r3, [r7, #4]

	SELECT();
 8002ada:	f7ff fcad 	bl	8002438 <SELECT>

	if (count == 1)
 8002ade:	683b      	ldr	r3, [r7, #0]
 8002ae0:	2b01      	cmp	r3, #1
 8002ae2:	d110      	bne.n	8002b06 <SD_disk_write+0x82>
	{
		/* WRITE_BLOCK */
		if ((SD_SendCmd(CMD24, sector) == 0) && SD_TxDataBlock(buff, 0xFE))
 8002ae4:	6879      	ldr	r1, [r7, #4]
 8002ae6:	2058      	movs	r0, #88	; 0x58
 8002ae8:	f7ff fe0b 	bl	8002702 <SD_SendCmd>
 8002aec:	4603      	mov	r3, r0
 8002aee:	2b00      	cmp	r3, #0
 8002af0:	d13a      	bne.n	8002b68 <SD_disk_write+0xe4>
 8002af2:	21fe      	movs	r1, #254	; 0xfe
 8002af4:	68b8      	ldr	r0, [r7, #8]
 8002af6:	f7ff fdc1 	bl	800267c <SD_TxDataBlock>
 8002afa:	4603      	mov	r3, r0
 8002afc:	2b00      	cmp	r3, #0
 8002afe:	d033      	beq.n	8002b68 <SD_disk_write+0xe4>
			count = 0;
 8002b00:	2300      	movs	r3, #0
 8002b02:	603b      	str	r3, [r7, #0]
 8002b04:	e030      	b.n	8002b68 <SD_disk_write+0xe4>
	}
	else
	{
		/* WRITE_MULTIPLE_BLOCK */
		if (CardType & CT_SD1)
 8002b06:	4b20      	ldr	r3, [pc, #128]	; (8002b88 <SD_disk_write+0x104>)
 8002b08:	781b      	ldrb	r3, [r3, #0]
 8002b0a:	f003 0302 	and.w	r3, r3, #2
 8002b0e:	2b00      	cmp	r3, #0
 8002b10:	d007      	beq.n	8002b22 <SD_disk_write+0x9e>
		{
			SD_SendCmd(CMD55, 0);
 8002b12:	2100      	movs	r1, #0
 8002b14:	2077      	movs	r0, #119	; 0x77
 8002b16:	f7ff fdf4 	bl	8002702 <SD_SendCmd>
			SD_SendCmd(CMD23, count); /* ACMD23 */
 8002b1a:	6839      	ldr	r1, [r7, #0]
 8002b1c:	2057      	movs	r0, #87	; 0x57
 8002b1e:	f7ff fdf0 	bl	8002702 <SD_SendCmd>
		}

		if (SD_SendCmd(CMD25, sector) == 0)
 8002b22:	6879      	ldr	r1, [r7, #4]
 8002b24:	2059      	movs	r0, #89	; 0x59
 8002b26:	f7ff fdec 	bl	8002702 <SD_SendCmd>
 8002b2a:	4603      	mov	r3, r0
 8002b2c:	2b00      	cmp	r3, #0
 8002b2e:	d11b      	bne.n	8002b68 <SD_disk_write+0xe4>
		{
			do {
				if(!SD_TxDataBlock(buff, 0xFC)) break;
 8002b30:	21fc      	movs	r1, #252	; 0xfc
 8002b32:	68b8      	ldr	r0, [r7, #8]
 8002b34:	f7ff fda2 	bl	800267c <SD_TxDataBlock>
 8002b38:	4603      	mov	r3, r0
 8002b3a:	2b00      	cmp	r3, #0
 8002b3c:	d00a      	beq.n	8002b54 <SD_disk_write+0xd0>
				buff += 512;
 8002b3e:	68bb      	ldr	r3, [r7, #8]
 8002b40:	f503 7300 	add.w	r3, r3, #512	; 0x200
 8002b44:	60bb      	str	r3, [r7, #8]
			} while (--count);
 8002b46:	683b      	ldr	r3, [r7, #0]
 8002b48:	3b01      	subs	r3, #1
 8002b4a:	603b      	str	r3, [r7, #0]
 8002b4c:	683b      	ldr	r3, [r7, #0]
 8002b4e:	2b00      	cmp	r3, #0
 8002b50:	d1ee      	bne.n	8002b30 <SD_disk_write+0xac>
 8002b52:	e000      	b.n	8002b56 <SD_disk_write+0xd2>
				if(!SD_TxDataBlock(buff, 0xFC)) break;
 8002b54:	bf00      	nop

			/* STOP_TRAN token */
			if(!SD_TxDataBlock(0, 0xFD))
 8002b56:	21fd      	movs	r1, #253	; 0xfd
 8002b58:	2000      	movs	r0, #0
 8002b5a:	f7ff fd8f 	bl	800267c <SD_TxDataBlock>
 8002b5e:	4603      	mov	r3, r0
 8002b60:	2b00      	cmp	r3, #0
 8002b62:	d101      	bne.n	8002b68 <SD_disk_write+0xe4>
			{
				count = 1;
 8002b64:	2301      	movs	r3, #1
 8002b66:	603b      	str	r3, [r7, #0]
			}
		}
	}

	/* Idle */
	DESELECT();
 8002b68:	f7ff fc76 	bl	8002458 <DESELECT>
	SPI_RxByte();
 8002b6c:	f7ff fcb8 	bl	80024e0 <SPI_RxByte>

	return count ? RES_ERROR : RES_OK;
 8002b70:	683b      	ldr	r3, [r7, #0]
 8002b72:	2b00      	cmp	r3, #0
 8002b74:	bf14      	ite	ne
 8002b76:	2301      	movne	r3, #1
 8002b78:	2300      	moveq	r3, #0
 8002b7a:	b2db      	uxtb	r3, r3
}
 8002b7c:	4618      	mov	r0, r3
 8002b7e:	3710      	adds	r7, #16
 8002b80:	46bd      	mov	sp, r7
 8002b82:	bd80      	pop	{r7, pc}
 8002b84:	20000000 	.word	0x20000000
 8002b88:	20000224 	.word	0x20000224

08002b8c <SD_disk_ioctl>:
#endif /* _USE_WRITE */

/* ioctl */
DRESULT SD_disk_ioctl(BYTE drv, BYTE ctrl, void *buff)
{
 8002b8c:	b590      	push	{r4, r7, lr}
 8002b8e:	b08b      	sub	sp, #44	; 0x2c
 8002b90:	af00      	add	r7, sp, #0
 8002b92:	4603      	mov	r3, r0
 8002b94:	603a      	str	r2, [r7, #0]
 8002b96:	71fb      	strb	r3, [r7, #7]
 8002b98:	460b      	mov	r3, r1
 8002b9a:	71bb      	strb	r3, [r7, #6]
	DRESULT res;
	uint8_t n, csd[16], *ptr = buff;
 8002b9c:	683b      	ldr	r3, [r7, #0]
 8002b9e:	623b      	str	r3, [r7, #32]
	WORD csize;

	/* pdrv should be 0 */
	if (drv) return RES_PARERR;
 8002ba0:	79fb      	ldrb	r3, [r7, #7]
 8002ba2:	2b00      	cmp	r3, #0
 8002ba4:	d001      	beq.n	8002baa <SD_disk_ioctl+0x1e>
 8002ba6:	2304      	movs	r3, #4
 8002ba8:	e115      	b.n	8002dd6 <SD_disk_ioctl+0x24a>
	res = RES_ERROR;
 8002baa:	2301      	movs	r3, #1
 8002bac:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

	if (ctrl == CTRL_POWER)
 8002bb0:	79bb      	ldrb	r3, [r7, #6]
 8002bb2:	2b05      	cmp	r3, #5
 8002bb4:	d124      	bne.n	8002c00 <SD_disk_ioctl+0x74>
	{
		switch (*ptr)
 8002bb6:	6a3b      	ldr	r3, [r7, #32]
 8002bb8:	781b      	ldrb	r3, [r3, #0]
 8002bba:	2b02      	cmp	r3, #2
 8002bbc:	d012      	beq.n	8002be4 <SD_disk_ioctl+0x58>
 8002bbe:	2b02      	cmp	r3, #2
 8002bc0:	dc1a      	bgt.n	8002bf8 <SD_disk_ioctl+0x6c>
 8002bc2:	2b00      	cmp	r3, #0
 8002bc4:	d002      	beq.n	8002bcc <SD_disk_ioctl+0x40>
 8002bc6:	2b01      	cmp	r3, #1
 8002bc8:	d006      	beq.n	8002bd8 <SD_disk_ioctl+0x4c>
 8002bca:	e015      	b.n	8002bf8 <SD_disk_ioctl+0x6c>
		{
		case 0:
			SD_PowerOff();		/* Power Off */
 8002bcc:	f7ff fd0e 	bl	80025ec <SD_PowerOff>
			res = RES_OK;
 8002bd0:	2300      	movs	r3, #0
 8002bd2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			break;
 8002bd6:	e0fc      	b.n	8002dd2 <SD_disk_ioctl+0x246>
		case 1:
			SD_PowerOn();		/* Power On */
 8002bd8:	f7ff fcc6 	bl	8002568 <SD_PowerOn>
			res = RES_OK;
 8002bdc:	2300      	movs	r3, #0
 8002bde:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			break;
 8002be2:	e0f6      	b.n	8002dd2 <SD_disk_ioctl+0x246>
		case 2:
			*(ptr + 1) = SD_CheckPower();
 8002be4:	6a3b      	ldr	r3, [r7, #32]
 8002be6:	1c5c      	adds	r4, r3, #1
 8002be8:	f7ff fd0c 	bl	8002604 <SD_CheckPower>
 8002bec:	4603      	mov	r3, r0
 8002bee:	7023      	strb	r3, [r4, #0]
			res = RES_OK;		/* Power Check */
 8002bf0:	2300      	movs	r3, #0
 8002bf2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			break;
 8002bf6:	e0ec      	b.n	8002dd2 <SD_disk_ioctl+0x246>
		default:
			res = RES_PARERR;
 8002bf8:	2304      	movs	r3, #4
 8002bfa:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8002bfe:	e0e8      	b.n	8002dd2 <SD_disk_ioctl+0x246>
		}
	}
	else
	{
		/* no disk */
		if (Stat & STA_NOINIT) return RES_NOTRDY;
 8002c00:	4b77      	ldr	r3, [pc, #476]	; (8002de0 <SD_disk_ioctl+0x254>)
 8002c02:	781b      	ldrb	r3, [r3, #0]
 8002c04:	b2db      	uxtb	r3, r3
 8002c06:	f003 0301 	and.w	r3, r3, #1
 8002c0a:	2b00      	cmp	r3, #0
 8002c0c:	d001      	beq.n	8002c12 <SD_disk_ioctl+0x86>
 8002c0e:	2303      	movs	r3, #3
 8002c10:	e0e1      	b.n	8002dd6 <SD_disk_ioctl+0x24a>

		SELECT();
 8002c12:	f7ff fc11 	bl	8002438 <SELECT>

		switch (ctrl)
 8002c16:	79bb      	ldrb	r3, [r7, #6]
 8002c18:	2b0d      	cmp	r3, #13
 8002c1a:	f200 80cb 	bhi.w	8002db4 <SD_disk_ioctl+0x228>
 8002c1e:	a201      	add	r2, pc, #4	; (adr r2, 8002c24 <SD_disk_ioctl+0x98>)
 8002c20:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002c24:	08002d1f 	.word	0x08002d1f
 8002c28:	08002c5d 	.word	0x08002c5d
 8002c2c:	08002d0f 	.word	0x08002d0f
 8002c30:	08002db5 	.word	0x08002db5
 8002c34:	08002db5 	.word	0x08002db5
 8002c38:	08002db5 	.word	0x08002db5
 8002c3c:	08002db5 	.word	0x08002db5
 8002c40:	08002db5 	.word	0x08002db5
 8002c44:	08002db5 	.word	0x08002db5
 8002c48:	08002db5 	.word	0x08002db5
 8002c4c:	08002db5 	.word	0x08002db5
 8002c50:	08002d31 	.word	0x08002d31
 8002c54:	08002d55 	.word	0x08002d55
 8002c58:	08002d79 	.word	0x08002d79
		{
		case GET_SECTOR_COUNT:
			/* SEND_CSD */
			if ((SD_SendCmd(CMD9, 0) == 0) && SD_RxDataBlock(csd, 16))
 8002c5c:	2100      	movs	r1, #0
 8002c5e:	2049      	movs	r0, #73	; 0x49
 8002c60:	f7ff fd4f 	bl	8002702 <SD_SendCmd>
 8002c64:	4603      	mov	r3, r0
 8002c66:	2b00      	cmp	r3, #0
 8002c68:	f040 80a8 	bne.w	8002dbc <SD_disk_ioctl+0x230>
 8002c6c:	f107 030c 	add.w	r3, r7, #12
 8002c70:	2110      	movs	r1, #16
 8002c72:	4618      	mov	r0, r3
 8002c74:	f7ff fcd2 	bl	800261c <SD_RxDataBlock>
 8002c78:	4603      	mov	r3, r0
 8002c7a:	2b00      	cmp	r3, #0
 8002c7c:	f000 809e 	beq.w	8002dbc <SD_disk_ioctl+0x230>
			{
				if ((csd[0] >> 6) == 1)
 8002c80:	7b3b      	ldrb	r3, [r7, #12]
 8002c82:	099b      	lsrs	r3, r3, #6
 8002c84:	b2db      	uxtb	r3, r3
 8002c86:	2b01      	cmp	r3, #1
 8002c88:	d10e      	bne.n	8002ca8 <SD_disk_ioctl+0x11c>
				{
					/* SDC V2 */
					csize = csd[9] + ((WORD) csd[8] << 8) + 1;
 8002c8a:	7d7b      	ldrb	r3, [r7, #21]
 8002c8c:	b29a      	uxth	r2, r3
 8002c8e:	7d3b      	ldrb	r3, [r7, #20]
 8002c90:	b29b      	uxth	r3, r3
 8002c92:	021b      	lsls	r3, r3, #8
 8002c94:	b29b      	uxth	r3, r3
 8002c96:	4413      	add	r3, r2
 8002c98:	b29b      	uxth	r3, r3
 8002c9a:	3301      	adds	r3, #1
 8002c9c:	83fb      	strh	r3, [r7, #30]
					*(DWORD*) buff = (DWORD) csize << 10;
 8002c9e:	8bfb      	ldrh	r3, [r7, #30]
 8002ca0:	029a      	lsls	r2, r3, #10
 8002ca2:	683b      	ldr	r3, [r7, #0]
 8002ca4:	601a      	str	r2, [r3, #0]
 8002ca6:	e02e      	b.n	8002d06 <SD_disk_ioctl+0x17a>
				}
				else
				{
					/* MMC or SDC V1 */
					n = (csd[5] & 15) + ((csd[10] & 128) >> 7) + ((csd[9] & 3) << 1) + 2;
 8002ca8:	7c7b      	ldrb	r3, [r7, #17]
 8002caa:	f003 030f 	and.w	r3, r3, #15
 8002cae:	b2da      	uxtb	r2, r3
 8002cb0:	7dbb      	ldrb	r3, [r7, #22]
 8002cb2:	09db      	lsrs	r3, r3, #7
 8002cb4:	b2db      	uxtb	r3, r3
 8002cb6:	4413      	add	r3, r2
 8002cb8:	b2da      	uxtb	r2, r3
 8002cba:	7d7b      	ldrb	r3, [r7, #21]
 8002cbc:	005b      	lsls	r3, r3, #1
 8002cbe:	b2db      	uxtb	r3, r3
 8002cc0:	f003 0306 	and.w	r3, r3, #6
 8002cc4:	b2db      	uxtb	r3, r3
 8002cc6:	4413      	add	r3, r2
 8002cc8:	b2db      	uxtb	r3, r3
 8002cca:	3302      	adds	r3, #2
 8002ccc:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
					csize = (csd[8] >> 6) + ((WORD) csd[7] << 2) + ((WORD) (csd[6] & 3) << 10) + 1;
 8002cd0:	7d3b      	ldrb	r3, [r7, #20]
 8002cd2:	099b      	lsrs	r3, r3, #6
 8002cd4:	b2db      	uxtb	r3, r3
 8002cd6:	b29a      	uxth	r2, r3
 8002cd8:	7cfb      	ldrb	r3, [r7, #19]
 8002cda:	b29b      	uxth	r3, r3
 8002cdc:	009b      	lsls	r3, r3, #2
 8002cde:	b29b      	uxth	r3, r3
 8002ce0:	4413      	add	r3, r2
 8002ce2:	b29a      	uxth	r2, r3
 8002ce4:	7cbb      	ldrb	r3, [r7, #18]
 8002ce6:	029b      	lsls	r3, r3, #10
 8002ce8:	b29b      	uxth	r3, r3
 8002cea:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8002cee:	b29b      	uxth	r3, r3
 8002cf0:	4413      	add	r3, r2
 8002cf2:	b29b      	uxth	r3, r3
 8002cf4:	3301      	adds	r3, #1
 8002cf6:	83fb      	strh	r3, [r7, #30]
					*(DWORD*) buff = (DWORD) csize << (n - 9);
 8002cf8:	8bfa      	ldrh	r2, [r7, #30]
 8002cfa:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8002cfe:	3b09      	subs	r3, #9
 8002d00:	409a      	lsls	r2, r3
 8002d02:	683b      	ldr	r3, [r7, #0]
 8002d04:	601a      	str	r2, [r3, #0]
				}
				res = RES_OK;
 8002d06:	2300      	movs	r3, #0
 8002d08:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			}
			break;
 8002d0c:	e056      	b.n	8002dbc <SD_disk_ioctl+0x230>
		case GET_SECTOR_SIZE:
			*(WORD*) buff = 512;
 8002d0e:	683b      	ldr	r3, [r7, #0]
 8002d10:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002d14:	801a      	strh	r2, [r3, #0]
			res = RES_OK;
 8002d16:	2300      	movs	r3, #0
 8002d18:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			break;
 8002d1c:	e055      	b.n	8002dca <SD_disk_ioctl+0x23e>
		case CTRL_SYNC:
			if (SD_ReadyWait() == 0xFF) res = RES_OK;
 8002d1e:	f7ff fc09 	bl	8002534 <SD_ReadyWait>
 8002d22:	4603      	mov	r3, r0
 8002d24:	2bff      	cmp	r3, #255	; 0xff
 8002d26:	d14b      	bne.n	8002dc0 <SD_disk_ioctl+0x234>
 8002d28:	2300      	movs	r3, #0
 8002d2a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			break;
 8002d2e:	e047      	b.n	8002dc0 <SD_disk_ioctl+0x234>
		case MMC_GET_CSD:
			/* SEND_CSD */
			if (SD_SendCmd(CMD9, 0) == 0 && SD_RxDataBlock(ptr, 16)) res = RES_OK;
 8002d30:	2100      	movs	r1, #0
 8002d32:	2049      	movs	r0, #73	; 0x49
 8002d34:	f7ff fce5 	bl	8002702 <SD_SendCmd>
 8002d38:	4603      	mov	r3, r0
 8002d3a:	2b00      	cmp	r3, #0
 8002d3c:	d142      	bne.n	8002dc4 <SD_disk_ioctl+0x238>
 8002d3e:	2110      	movs	r1, #16
 8002d40:	6a38      	ldr	r0, [r7, #32]
 8002d42:	f7ff fc6b 	bl	800261c <SD_RxDataBlock>
 8002d46:	4603      	mov	r3, r0
 8002d48:	2b00      	cmp	r3, #0
 8002d4a:	d03b      	beq.n	8002dc4 <SD_disk_ioctl+0x238>
 8002d4c:	2300      	movs	r3, #0
 8002d4e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			break;
 8002d52:	e037      	b.n	8002dc4 <SD_disk_ioctl+0x238>
		case MMC_GET_CID:
			/* SEND_CID */
			if (SD_SendCmd(CMD10, 0) == 0 && SD_RxDataBlock(ptr, 16)) res = RES_OK;
 8002d54:	2100      	movs	r1, #0
 8002d56:	204a      	movs	r0, #74	; 0x4a
 8002d58:	f7ff fcd3 	bl	8002702 <SD_SendCmd>
 8002d5c:	4603      	mov	r3, r0
 8002d5e:	2b00      	cmp	r3, #0
 8002d60:	d132      	bne.n	8002dc8 <SD_disk_ioctl+0x23c>
 8002d62:	2110      	movs	r1, #16
 8002d64:	6a38      	ldr	r0, [r7, #32]
 8002d66:	f7ff fc59 	bl	800261c <SD_RxDataBlock>
 8002d6a:	4603      	mov	r3, r0
 8002d6c:	2b00      	cmp	r3, #0
 8002d6e:	d02b      	beq.n	8002dc8 <SD_disk_ioctl+0x23c>
 8002d70:	2300      	movs	r3, #0
 8002d72:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			break;
 8002d76:	e027      	b.n	8002dc8 <SD_disk_ioctl+0x23c>
		case MMC_GET_OCR:
			/* READ_OCR */
			if (SD_SendCmd(CMD58, 0) == 0)
 8002d78:	2100      	movs	r1, #0
 8002d7a:	207a      	movs	r0, #122	; 0x7a
 8002d7c:	f7ff fcc1 	bl	8002702 <SD_SendCmd>
 8002d80:	4603      	mov	r3, r0
 8002d82:	2b00      	cmp	r3, #0
 8002d84:	d116      	bne.n	8002db4 <SD_disk_ioctl+0x228>
			{
				for (n = 0; n < 4; n++)
 8002d86:	2300      	movs	r3, #0
 8002d88:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 8002d8c:	e00b      	b.n	8002da6 <SD_disk_ioctl+0x21a>
				{
					*ptr++ = SPI_RxByte();
 8002d8e:	6a3c      	ldr	r4, [r7, #32]
 8002d90:	1c63      	adds	r3, r4, #1
 8002d92:	623b      	str	r3, [r7, #32]
 8002d94:	f7ff fba4 	bl	80024e0 <SPI_RxByte>
 8002d98:	4603      	mov	r3, r0
 8002d9a:	7023      	strb	r3, [r4, #0]
				for (n = 0; n < 4; n++)
 8002d9c:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8002da0:	3301      	adds	r3, #1
 8002da2:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 8002da6:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8002daa:	2b03      	cmp	r3, #3
 8002dac:	d9ef      	bls.n	8002d8e <SD_disk_ioctl+0x202>
				}
				res = RES_OK;
 8002dae:	2300      	movs	r3, #0
 8002db0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			}
		default:
			res = RES_PARERR;
 8002db4:	2304      	movs	r3, #4
 8002db6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8002dba:	e006      	b.n	8002dca <SD_disk_ioctl+0x23e>
			break;
 8002dbc:	bf00      	nop
 8002dbe:	e004      	b.n	8002dca <SD_disk_ioctl+0x23e>
			break;
 8002dc0:	bf00      	nop
 8002dc2:	e002      	b.n	8002dca <SD_disk_ioctl+0x23e>
			break;
 8002dc4:	bf00      	nop
 8002dc6:	e000      	b.n	8002dca <SD_disk_ioctl+0x23e>
			break;
 8002dc8:	bf00      	nop
		}

		DESELECT();
 8002dca:	f7ff fb45 	bl	8002458 <DESELECT>
		SPI_RxByte();
 8002dce:	f7ff fb87 	bl	80024e0 <SPI_RxByte>
	}

	return res;
 8002dd2:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 8002dd6:	4618      	mov	r0, r3
 8002dd8:	372c      	adds	r7, #44	; 0x2c
 8002dda:	46bd      	mov	sp, r7
 8002ddc:	bd90      	pop	{r4, r7, pc}
 8002dde:	bf00      	nop
 8002de0:	20000000 	.word	0x20000000

08002de4 <bufsize>:
float packVoltage, packCurrent, cellVoltageHigh, cellVoltageLow, maxImbalanceVoltage;


/*******************************************************************************/
int bufsize (char *buf)
{
 8002de4:	b480      	push	{r7}
 8002de6:	b085      	sub	sp, #20
 8002de8:	af00      	add	r7, sp, #0
 8002dea:	6078      	str	r0, [r7, #4]
	int i=0;
 8002dec:	2300      	movs	r3, #0
 8002dee:	60fb      	str	r3, [r7, #12]
	while (*buf++ != '\0') i++;
 8002df0:	e002      	b.n	8002df8 <bufsize+0x14>
 8002df2:	68fb      	ldr	r3, [r7, #12]
 8002df4:	3301      	adds	r3, #1
 8002df6:	60fb      	str	r3, [r7, #12]
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	1c5a      	adds	r2, r3, #1
 8002dfc:	607a      	str	r2, [r7, #4]
 8002dfe:	781b      	ldrb	r3, [r3, #0]
 8002e00:	2b00      	cmp	r3, #0
 8002e02:	d1f6      	bne.n	8002df2 <bufsize+0xe>
	return i;
 8002e04:	68fb      	ldr	r3, [r7, #12]
}
 8002e06:	4618      	mov	r0, r3
 8002e08:	3714      	adds	r7, #20
 8002e0a:	46bd      	mov	sp, r7
 8002e0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e10:	4770      	bx	lr
	...

08002e14 <clear_buffer>:

void clear_buffer (void)
{
 8002e14:	b480      	push	{r7}
 8002e16:	b083      	sub	sp, #12
 8002e18:	af00      	add	r7, sp, #0
	for (int i=0; i<BUFFER_SIZE; i++) buffer[i] = '\0';
 8002e1a:	2300      	movs	r3, #0
 8002e1c:	607b      	str	r3, [r7, #4]
 8002e1e:	e007      	b.n	8002e30 <clear_buffer+0x1c>
 8002e20:	4a09      	ldr	r2, [pc, #36]	; (8002e48 <clear_buffer+0x34>)
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	4413      	add	r3, r2
 8002e26:	2200      	movs	r2, #0
 8002e28:	701a      	strb	r2, [r3, #0]
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	3301      	adds	r3, #1
 8002e2e:	607b      	str	r3, [r7, #4]
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002e36:	dbf3      	blt.n	8002e20 <clear_buffer+0xc>
}
 8002e38:	bf00      	nop
 8002e3a:	bf00      	nop
 8002e3c:	370c      	adds	r7, #12
 8002e3e:	46bd      	mov	sp, r7
 8002e40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e44:	4770      	bx	lr
 8002e46:	bf00      	nop
 8002e48:	20001648 	.word	0x20001648

08002e4c <send_uart>:

void send_uart (char *string)
{
 8002e4c:	b580      	push	{r7, lr}
 8002e4e:	b084      	sub	sp, #16
 8002e50:	af00      	add	r7, sp, #0
 8002e52:	6078      	str	r0, [r7, #4]
	uint8_t len = strlen (string);
 8002e54:	6878      	ldr	r0, [r7, #4]
 8002e56:	f7fd f9bb 	bl	80001d0 <strlen>
 8002e5a:	4603      	mov	r3, r0
 8002e5c:	73fb      	strb	r3, [r7, #15]
	HAL_UART_Transmit(&huart2, (uint8_t *) string, len, HAL_MAX_DELAY);  // transmit in blocking mode
 8002e5e:	7bfb      	ldrb	r3, [r7, #15]
 8002e60:	b29a      	uxth	r2, r3
 8002e62:	f04f 33ff 	mov.w	r3, #4294967295
 8002e66:	6879      	ldr	r1, [r7, #4]
 8002e68:	4803      	ldr	r0, [pc, #12]	; (8002e78 <send_uart+0x2c>)
 8002e6a:	f005 fcf5 	bl	8008858 <HAL_UART_Transmit>
}
 8002e6e:	bf00      	nop
 8002e70:	3710      	adds	r7, #16
 8002e72:	46bd      	mov	sp, r7
 8002e74:	bd80      	pop	{r7, pc}
 8002e76:	bf00      	nop
 8002e78:	20001b14 	.word	0x20001b14
 8002e7c:	00000000 	.word	0x00000000

08002e80 <write_to_csvfile>:

void write_to_csvfile (void)
{
 8002e80:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002e84:	b0ce      	sub	sp, #312	; 0x138
 8002e86:	af2a      	add	r7, sp, #168	; 0xa8

		  //dummy_timer += 1;
		  //dummy_cell_votlages += 1;
		  //dummy_pack_voltage += 11;

		  dummy_pack_current += 0.1;
 8002e88:	4ba1      	ldr	r3, [pc, #644]	; (8003110 <write_to_csvfile+0x290>)
 8002e8a:	681b      	ldr	r3, [r3, #0]
 8002e8c:	4618      	mov	r0, r3
 8002e8e:	f7fd fb5b 	bl	8000548 <__aeabi_f2d>
 8002e92:	a39d      	add	r3, pc, #628	; (adr r3, 8003108 <write_to_csvfile+0x288>)
 8002e94:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002e98:	f7fd f9f8 	bl	800028c <__adddf3>
 8002e9c:	4602      	mov	r2, r0
 8002e9e:	460b      	mov	r3, r1
 8002ea0:	4610      	mov	r0, r2
 8002ea2:	4619      	mov	r1, r3
 8002ea4:	f7fd fea0 	bl	8000be8 <__aeabi_d2f>
 8002ea8:	4603      	mov	r3, r0
 8002eaa:	4a99      	ldr	r2, [pc, #612]	; (8003110 <write_to_csvfile+0x290>)
 8002eac:	6013      	str	r3, [r2, #0]
		  dummy_temperature += 1.0;
 8002eae:	4b99      	ldr	r3, [pc, #612]	; (8003114 <write_to_csvfile+0x294>)
 8002eb0:	edd3 7a00 	vldr	s15, [r3]
 8002eb4:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8002eb8:	ee77 7a87 	vadd.f32	s15, s15, s14
 8002ebc:	4b95      	ldr	r3, [pc, #596]	; (8003114 <write_to_csvfile+0x294>)
 8002ebe:	edc3 7a00 	vstr	s15, [r3]

		  fresult = f_open(&fil, "file3.csv", FA_OPEN_EXISTING | FA_READ | FA_WRITE);
 8002ec2:	2203      	movs	r2, #3
 8002ec4:	4994      	ldr	r1, [pc, #592]	; (8003118 <write_to_csvfile+0x298>)
 8002ec6:	4895      	ldr	r0, [pc, #596]	; (800311c <write_to_csvfile+0x29c>)
 8002ec8:	f009 fcb8 	bl	800c83c <f_open>
 8002ecc:	4603      	mov	r3, r0
 8002ece:	461a      	mov	r2, r3
 8002ed0:	4b93      	ldr	r3, [pc, #588]	; (8003120 <write_to_csvfile+0x2a0>)
 8002ed2:	701a      	strb	r2, [r3, #0]
		  /* Move to offset to the end of the file */
		  fresult = f_lseek(&fil, f_size(&fil));
 8002ed4:	4b91      	ldr	r3, [pc, #580]	; (800311c <write_to_csvfile+0x29c>)
 8002ed6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8002eda:	330c      	adds	r3, #12
 8002edc:	681b      	ldr	r3, [r3, #0]
 8002ede:	4619      	mov	r1, r3
 8002ee0:	488e      	ldr	r0, [pc, #568]	; (800311c <write_to_csvfile+0x29c>)
 8002ee2:	f00a fd77 	bl	800d9d4 <f_lseek>
 8002ee6:	4603      	mov	r3, r0
 8002ee8:	461a      	mov	r2, r3
 8002eea:	4b8d      	ldr	r3, [pc, #564]	; (8003120 <write_to_csvfile+0x2a0>)
 8002eec:	701a      	strb	r2, [r3, #0]
		  sprintf(buffer, "%.3f,%.3f,%.3f,%.3f,%.3f,%.3f,%.3f,%.3f,%.3f,%.3f,%.3f,%.3f,%.3f,%.3f,%.3f,%.3f,%.3f,%.3f,%.3f,%.3f,%.3f,%.3f \r\n",
				  	(HAL_GetTick()/ 1000.0),cellModuleVoltages[0][0],cellModuleVoltages[0][1],cellModuleVoltages[0][2],cellModuleVoltages[0][3],cellModuleVoltages[0][4],cellModuleVoltages[0][5],cellModuleVoltages[0][6],
 8002eee:	f001 fe93 	bl	8004c18 <HAL_GetTick>
 8002ef2:	4603      	mov	r3, r0
		  sprintf(buffer, "%.3f,%.3f,%.3f,%.3f,%.3f,%.3f,%.3f,%.3f,%.3f,%.3f,%.3f,%.3f,%.3f,%.3f,%.3f,%.3f,%.3f,%.3f,%.3f,%.3f,%.3f,%.3f \r\n",
 8002ef4:	4618      	mov	r0, r3
 8002ef6:	f7fd fb05 	bl	8000504 <__aeabi_ui2d>
 8002efa:	f04f 0200 	mov.w	r2, #0
 8002efe:	4b89      	ldr	r3, [pc, #548]	; (8003124 <write_to_csvfile+0x2a4>)
 8002f00:	f7fd fca4 	bl	800084c <__aeabi_ddiv>
 8002f04:	4602      	mov	r2, r0
 8002f06:	460b      	mov	r3, r1
 8002f08:	e9c7 2322 	strd	r2, r3, [r7, #136]	; 0x88
				  	(HAL_GetTick()/ 1000.0),cellModuleVoltages[0][0],cellModuleVoltages[0][1],cellModuleVoltages[0][2],cellModuleVoltages[0][3],cellModuleVoltages[0][4],cellModuleVoltages[0][5],cellModuleVoltages[0][6],
 8002f0c:	4b86      	ldr	r3, [pc, #536]	; (8003128 <write_to_csvfile+0x2a8>)
 8002f0e:	681b      	ldr	r3, [r3, #0]
		  sprintf(buffer, "%.3f,%.3f,%.3f,%.3f,%.3f,%.3f,%.3f,%.3f,%.3f,%.3f,%.3f,%.3f,%.3f,%.3f,%.3f,%.3f,%.3f,%.3f,%.3f,%.3f,%.3f,%.3f \r\n",
 8002f10:	4618      	mov	r0, r3
 8002f12:	f7fd fb19 	bl	8000548 <__aeabi_f2d>
 8002f16:	e9c7 0120 	strd	r0, r1, [r7, #128]	; 0x80
				  	(HAL_GetTick()/ 1000.0),cellModuleVoltages[0][0],cellModuleVoltages[0][1],cellModuleVoltages[0][2],cellModuleVoltages[0][3],cellModuleVoltages[0][4],cellModuleVoltages[0][5],cellModuleVoltages[0][6],
 8002f1a:	4b83      	ldr	r3, [pc, #524]	; (8003128 <write_to_csvfile+0x2a8>)
 8002f1c:	685b      	ldr	r3, [r3, #4]
		  sprintf(buffer, "%.3f,%.3f,%.3f,%.3f,%.3f,%.3f,%.3f,%.3f,%.3f,%.3f,%.3f,%.3f,%.3f,%.3f,%.3f,%.3f,%.3f,%.3f,%.3f,%.3f,%.3f,%.3f \r\n",
 8002f1e:	4618      	mov	r0, r3
 8002f20:	f7fd fb12 	bl	8000548 <__aeabi_f2d>
 8002f24:	e9c7 011e 	strd	r0, r1, [r7, #120]	; 0x78
				  	(HAL_GetTick()/ 1000.0),cellModuleVoltages[0][0],cellModuleVoltages[0][1],cellModuleVoltages[0][2],cellModuleVoltages[0][3],cellModuleVoltages[0][4],cellModuleVoltages[0][5],cellModuleVoltages[0][6],
 8002f28:	4b7f      	ldr	r3, [pc, #508]	; (8003128 <write_to_csvfile+0x2a8>)
 8002f2a:	689b      	ldr	r3, [r3, #8]
		  sprintf(buffer, "%.3f,%.3f,%.3f,%.3f,%.3f,%.3f,%.3f,%.3f,%.3f,%.3f,%.3f,%.3f,%.3f,%.3f,%.3f,%.3f,%.3f,%.3f,%.3f,%.3f,%.3f,%.3f \r\n",
 8002f2c:	4618      	mov	r0, r3
 8002f2e:	f7fd fb0b 	bl	8000548 <__aeabi_f2d>
 8002f32:	e9c7 011c 	strd	r0, r1, [r7, #112]	; 0x70
				  	(HAL_GetTick()/ 1000.0),cellModuleVoltages[0][0],cellModuleVoltages[0][1],cellModuleVoltages[0][2],cellModuleVoltages[0][3],cellModuleVoltages[0][4],cellModuleVoltages[0][5],cellModuleVoltages[0][6],
 8002f36:	4b7c      	ldr	r3, [pc, #496]	; (8003128 <write_to_csvfile+0x2a8>)
 8002f38:	68db      	ldr	r3, [r3, #12]
		  sprintf(buffer, "%.3f,%.3f,%.3f,%.3f,%.3f,%.3f,%.3f,%.3f,%.3f,%.3f,%.3f,%.3f,%.3f,%.3f,%.3f,%.3f,%.3f,%.3f,%.3f,%.3f,%.3f,%.3f \r\n",
 8002f3a:	4618      	mov	r0, r3
 8002f3c:	f7fd fb04 	bl	8000548 <__aeabi_f2d>
 8002f40:	e9c7 011a 	strd	r0, r1, [r7, #104]	; 0x68
				  	(HAL_GetTick()/ 1000.0),cellModuleVoltages[0][0],cellModuleVoltages[0][1],cellModuleVoltages[0][2],cellModuleVoltages[0][3],cellModuleVoltages[0][4],cellModuleVoltages[0][5],cellModuleVoltages[0][6],
 8002f44:	4b78      	ldr	r3, [pc, #480]	; (8003128 <write_to_csvfile+0x2a8>)
 8002f46:	691b      	ldr	r3, [r3, #16]
		  sprintf(buffer, "%.3f,%.3f,%.3f,%.3f,%.3f,%.3f,%.3f,%.3f,%.3f,%.3f,%.3f,%.3f,%.3f,%.3f,%.3f,%.3f,%.3f,%.3f,%.3f,%.3f,%.3f,%.3f \r\n",
 8002f48:	4618      	mov	r0, r3
 8002f4a:	f7fd fafd 	bl	8000548 <__aeabi_f2d>
 8002f4e:	e9c7 0118 	strd	r0, r1, [r7, #96]	; 0x60
				  	(HAL_GetTick()/ 1000.0),cellModuleVoltages[0][0],cellModuleVoltages[0][1],cellModuleVoltages[0][2],cellModuleVoltages[0][3],cellModuleVoltages[0][4],cellModuleVoltages[0][5],cellModuleVoltages[0][6],
 8002f52:	4b75      	ldr	r3, [pc, #468]	; (8003128 <write_to_csvfile+0x2a8>)
 8002f54:	695b      	ldr	r3, [r3, #20]
		  sprintf(buffer, "%.3f,%.3f,%.3f,%.3f,%.3f,%.3f,%.3f,%.3f,%.3f,%.3f,%.3f,%.3f,%.3f,%.3f,%.3f,%.3f,%.3f,%.3f,%.3f,%.3f,%.3f,%.3f \r\n",
 8002f56:	4618      	mov	r0, r3
 8002f58:	f7fd faf6 	bl	8000548 <__aeabi_f2d>
 8002f5c:	e9c7 0116 	strd	r0, r1, [r7, #88]	; 0x58
				  	(HAL_GetTick()/ 1000.0),cellModuleVoltages[0][0],cellModuleVoltages[0][1],cellModuleVoltages[0][2],cellModuleVoltages[0][3],cellModuleVoltages[0][4],cellModuleVoltages[0][5],cellModuleVoltages[0][6],
 8002f60:	4b71      	ldr	r3, [pc, #452]	; (8003128 <write_to_csvfile+0x2a8>)
 8002f62:	699b      	ldr	r3, [r3, #24]
		  sprintf(buffer, "%.3f,%.3f,%.3f,%.3f,%.3f,%.3f,%.3f,%.3f,%.3f,%.3f,%.3f,%.3f,%.3f,%.3f,%.3f,%.3f,%.3f,%.3f,%.3f,%.3f,%.3f,%.3f \r\n",
 8002f64:	4618      	mov	r0, r3
 8002f66:	f7fd faef 	bl	8000548 <__aeabi_f2d>
 8002f6a:	e9c7 0114 	strd	r0, r1, [r7, #80]	; 0x50
					cellModuleVoltages[0][7],cellModuleVoltages[0][8],cellModuleVoltages[0][9],cellModuleVoltages[0][10],cellModuleVoltages[0][11],cellModuleVoltages[0][12],
 8002f6e:	4b6e      	ldr	r3, [pc, #440]	; (8003128 <write_to_csvfile+0x2a8>)
 8002f70:	69db      	ldr	r3, [r3, #28]
		  sprintf(buffer, "%.3f,%.3f,%.3f,%.3f,%.3f,%.3f,%.3f,%.3f,%.3f,%.3f,%.3f,%.3f,%.3f,%.3f,%.3f,%.3f,%.3f,%.3f,%.3f,%.3f,%.3f,%.3f \r\n",
 8002f72:	4618      	mov	r0, r3
 8002f74:	f7fd fae8 	bl	8000548 <__aeabi_f2d>
 8002f78:	e9c7 0112 	strd	r0, r1, [r7, #72]	; 0x48
					cellModuleVoltages[0][7],cellModuleVoltages[0][8],cellModuleVoltages[0][9],cellModuleVoltages[0][10],cellModuleVoltages[0][11],cellModuleVoltages[0][12],
 8002f7c:	4b6a      	ldr	r3, [pc, #424]	; (8003128 <write_to_csvfile+0x2a8>)
 8002f7e:	6a1b      	ldr	r3, [r3, #32]
		  sprintf(buffer, "%.3f,%.3f,%.3f,%.3f,%.3f,%.3f,%.3f,%.3f,%.3f,%.3f,%.3f,%.3f,%.3f,%.3f,%.3f,%.3f,%.3f,%.3f,%.3f,%.3f,%.3f,%.3f \r\n",
 8002f80:	4618      	mov	r0, r3
 8002f82:	f7fd fae1 	bl	8000548 <__aeabi_f2d>
 8002f86:	e9c7 0110 	strd	r0, r1, [r7, #64]	; 0x40
					cellModuleVoltages[0][7],cellModuleVoltages[0][8],cellModuleVoltages[0][9],cellModuleVoltages[0][10],cellModuleVoltages[0][11],cellModuleVoltages[0][12],
 8002f8a:	4b67      	ldr	r3, [pc, #412]	; (8003128 <write_to_csvfile+0x2a8>)
 8002f8c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
		  sprintf(buffer, "%.3f,%.3f,%.3f,%.3f,%.3f,%.3f,%.3f,%.3f,%.3f,%.3f,%.3f,%.3f,%.3f,%.3f,%.3f,%.3f,%.3f,%.3f,%.3f,%.3f,%.3f,%.3f \r\n",
 8002f8e:	4618      	mov	r0, r3
 8002f90:	f7fd fada 	bl	8000548 <__aeabi_f2d>
 8002f94:	e9c7 010e 	strd	r0, r1, [r7, #56]	; 0x38
					cellModuleVoltages[0][7],cellModuleVoltages[0][8],cellModuleVoltages[0][9],cellModuleVoltages[0][10],cellModuleVoltages[0][11],cellModuleVoltages[0][12],
 8002f98:	4b63      	ldr	r3, [pc, #396]	; (8003128 <write_to_csvfile+0x2a8>)
 8002f9a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
		  sprintf(buffer, "%.3f,%.3f,%.3f,%.3f,%.3f,%.3f,%.3f,%.3f,%.3f,%.3f,%.3f,%.3f,%.3f,%.3f,%.3f,%.3f,%.3f,%.3f,%.3f,%.3f,%.3f,%.3f \r\n",
 8002f9c:	4618      	mov	r0, r3
 8002f9e:	f7fd fad3 	bl	8000548 <__aeabi_f2d>
 8002fa2:	e9c7 010c 	strd	r0, r1, [r7, #48]	; 0x30
					cellModuleVoltages[0][7],cellModuleVoltages[0][8],cellModuleVoltages[0][9],cellModuleVoltages[0][10],cellModuleVoltages[0][11],cellModuleVoltages[0][12],
 8002fa6:	4b60      	ldr	r3, [pc, #384]	; (8003128 <write_to_csvfile+0x2a8>)
 8002fa8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
		  sprintf(buffer, "%.3f,%.3f,%.3f,%.3f,%.3f,%.3f,%.3f,%.3f,%.3f,%.3f,%.3f,%.3f,%.3f,%.3f,%.3f,%.3f,%.3f,%.3f,%.3f,%.3f,%.3f,%.3f \r\n",
 8002faa:	4618      	mov	r0, r3
 8002fac:	f7fd facc 	bl	8000548 <__aeabi_f2d>
 8002fb0:	e9c7 010a 	strd	r0, r1, [r7, #40]	; 0x28
					cellModuleVoltages[0][7],cellModuleVoltages[0][8],cellModuleVoltages[0][9],cellModuleVoltages[0][10],cellModuleVoltages[0][11],cellModuleVoltages[0][12],
 8002fb4:	4b5c      	ldr	r3, [pc, #368]	; (8003128 <write_to_csvfile+0x2a8>)
 8002fb6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
		  sprintf(buffer, "%.3f,%.3f,%.3f,%.3f,%.3f,%.3f,%.3f,%.3f,%.3f,%.3f,%.3f,%.3f,%.3f,%.3f,%.3f,%.3f,%.3f,%.3f,%.3f,%.3f,%.3f,%.3f \r\n",
 8002fb8:	4618      	mov	r0, r3
 8002fba:	f7fd fac5 	bl	8000548 <__aeabi_f2d>
 8002fbe:	e9c7 0108 	strd	r0, r1, [r7, #32]
					cellModuleVoltages[0][13],cellModuleVoltages[0][14],cellModuleVoltages[0][15],cellModuleVoltages[0][16],cellModuleVoltages[0][17], packVoltage, dummy_pack_current, dummy_temperature);
 8002fc2:	4b59      	ldr	r3, [pc, #356]	; (8003128 <write_to_csvfile+0x2a8>)
 8002fc4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
		  sprintf(buffer, "%.3f,%.3f,%.3f,%.3f,%.3f,%.3f,%.3f,%.3f,%.3f,%.3f,%.3f,%.3f,%.3f,%.3f,%.3f,%.3f,%.3f,%.3f,%.3f,%.3f,%.3f,%.3f \r\n",
 8002fc6:	4618      	mov	r0, r3
 8002fc8:	f7fd fabe 	bl	8000548 <__aeabi_f2d>
 8002fcc:	e9c7 0106 	strd	r0, r1, [r7, #24]
					cellModuleVoltages[0][13],cellModuleVoltages[0][14],cellModuleVoltages[0][15],cellModuleVoltages[0][16],cellModuleVoltages[0][17], packVoltage, dummy_pack_current, dummy_temperature);
 8002fd0:	4b55      	ldr	r3, [pc, #340]	; (8003128 <write_to_csvfile+0x2a8>)
 8002fd2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
		  sprintf(buffer, "%.3f,%.3f,%.3f,%.3f,%.3f,%.3f,%.3f,%.3f,%.3f,%.3f,%.3f,%.3f,%.3f,%.3f,%.3f,%.3f,%.3f,%.3f,%.3f,%.3f,%.3f,%.3f \r\n",
 8002fd4:	4618      	mov	r0, r3
 8002fd6:	f7fd fab7 	bl	8000548 <__aeabi_f2d>
 8002fda:	e9c7 0104 	strd	r0, r1, [r7, #16]
					cellModuleVoltages[0][13],cellModuleVoltages[0][14],cellModuleVoltages[0][15],cellModuleVoltages[0][16],cellModuleVoltages[0][17], packVoltage, dummy_pack_current, dummy_temperature);
 8002fde:	4b52      	ldr	r3, [pc, #328]	; (8003128 <write_to_csvfile+0x2a8>)
 8002fe0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
		  sprintf(buffer, "%.3f,%.3f,%.3f,%.3f,%.3f,%.3f,%.3f,%.3f,%.3f,%.3f,%.3f,%.3f,%.3f,%.3f,%.3f,%.3f,%.3f,%.3f,%.3f,%.3f,%.3f,%.3f \r\n",
 8002fe2:	4618      	mov	r0, r3
 8002fe4:	f7fd fab0 	bl	8000548 <__aeabi_f2d>
 8002fe8:	e9c7 0102 	strd	r0, r1, [r7, #8]
					cellModuleVoltages[0][13],cellModuleVoltages[0][14],cellModuleVoltages[0][15],cellModuleVoltages[0][16],cellModuleVoltages[0][17], packVoltage, dummy_pack_current, dummy_temperature);
 8002fec:	4b4e      	ldr	r3, [pc, #312]	; (8003128 <write_to_csvfile+0x2a8>)
 8002fee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
		  sprintf(buffer, "%.3f,%.3f,%.3f,%.3f,%.3f,%.3f,%.3f,%.3f,%.3f,%.3f,%.3f,%.3f,%.3f,%.3f,%.3f,%.3f,%.3f,%.3f,%.3f,%.3f,%.3f,%.3f \r\n",
 8002ff0:	4618      	mov	r0, r3
 8002ff2:	f7fd faa9 	bl	8000548 <__aeabi_f2d>
 8002ff6:	e9c7 0100 	strd	r0, r1, [r7]
					cellModuleVoltages[0][13],cellModuleVoltages[0][14],cellModuleVoltages[0][15],cellModuleVoltages[0][16],cellModuleVoltages[0][17], packVoltage, dummy_pack_current, dummy_temperature);
 8002ffa:	4b4b      	ldr	r3, [pc, #300]	; (8003128 <write_to_csvfile+0x2a8>)
 8002ffc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
		  sprintf(buffer, "%.3f,%.3f,%.3f,%.3f,%.3f,%.3f,%.3f,%.3f,%.3f,%.3f,%.3f,%.3f,%.3f,%.3f,%.3f,%.3f,%.3f,%.3f,%.3f,%.3f,%.3f,%.3f \r\n",
 8002ffe:	4618      	mov	r0, r3
 8003000:	f7fd faa2 	bl	8000548 <__aeabi_f2d>
 8003004:	4682      	mov	sl, r0
 8003006:	468b      	mov	fp, r1
 8003008:	4b48      	ldr	r3, [pc, #288]	; (800312c <write_to_csvfile+0x2ac>)
 800300a:	681b      	ldr	r3, [r3, #0]
 800300c:	4618      	mov	r0, r3
 800300e:	f7fd fa9b 	bl	8000548 <__aeabi_f2d>
 8003012:	4680      	mov	r8, r0
 8003014:	4689      	mov	r9, r1
 8003016:	4b3e      	ldr	r3, [pc, #248]	; (8003110 <write_to_csvfile+0x290>)
 8003018:	681b      	ldr	r3, [r3, #0]
 800301a:	4618      	mov	r0, r3
 800301c:	f7fd fa94 	bl	8000548 <__aeabi_f2d>
 8003020:	4604      	mov	r4, r0
 8003022:	460d      	mov	r5, r1
 8003024:	4b3b      	ldr	r3, [pc, #236]	; (8003114 <write_to_csvfile+0x294>)
 8003026:	681b      	ldr	r3, [r3, #0]
 8003028:	4618      	mov	r0, r3
 800302a:	f7fd fa8d 	bl	8000548 <__aeabi_f2d>
 800302e:	4602      	mov	r2, r0
 8003030:	460b      	mov	r3, r1
 8003032:	e9cd 2328 	strd	r2, r3, [sp, #160]	; 0xa0
 8003036:	e9cd 4526 	strd	r4, r5, [sp, #152]	; 0x98
 800303a:	e9cd 8924 	strd	r8, r9, [sp, #144]	; 0x90
 800303e:	e9cd ab22 	strd	sl, fp, [sp, #136]	; 0x88
 8003042:	ed97 7b00 	vldr	d7, [r7]
 8003046:	ed8d 7b20 	vstr	d7, [sp, #128]	; 0x80
 800304a:	ed97 7b02 	vldr	d7, [r7, #8]
 800304e:	ed8d 7b1e 	vstr	d7, [sp, #120]	; 0x78
 8003052:	ed97 7b04 	vldr	d7, [r7, #16]
 8003056:	ed8d 7b1c 	vstr	d7, [sp, #112]	; 0x70
 800305a:	ed97 7b06 	vldr	d7, [r7, #24]
 800305e:	ed8d 7b1a 	vstr	d7, [sp, #104]	; 0x68
 8003062:	ed97 7b08 	vldr	d7, [r7, #32]
 8003066:	ed8d 7b18 	vstr	d7, [sp, #96]	; 0x60
 800306a:	ed97 7b0a 	vldr	d7, [r7, #40]	; 0x28
 800306e:	ed8d 7b16 	vstr	d7, [sp, #88]	; 0x58
 8003072:	ed97 7b0c 	vldr	d7, [r7, #48]	; 0x30
 8003076:	ed8d 7b14 	vstr	d7, [sp, #80]	; 0x50
 800307a:	ed97 7b0e 	vldr	d7, [r7, #56]	; 0x38
 800307e:	ed8d 7b12 	vstr	d7, [sp, #72]	; 0x48
 8003082:	ed97 7b10 	vldr	d7, [r7, #64]	; 0x40
 8003086:	ed8d 7b10 	vstr	d7, [sp, #64]	; 0x40
 800308a:	ed97 7b12 	vldr	d7, [r7, #72]	; 0x48
 800308e:	ed8d 7b0e 	vstr	d7, [sp, #56]	; 0x38
 8003092:	ed97 7b14 	vldr	d7, [r7, #80]	; 0x50
 8003096:	ed8d 7b0c 	vstr	d7, [sp, #48]	; 0x30
 800309a:	ed97 7b16 	vldr	d7, [r7, #88]	; 0x58
 800309e:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
 80030a2:	ed97 7b18 	vldr	d7, [r7, #96]	; 0x60
 80030a6:	ed8d 7b08 	vstr	d7, [sp, #32]
 80030aa:	ed97 7b1a 	vldr	d7, [r7, #104]	; 0x68
 80030ae:	ed8d 7b06 	vstr	d7, [sp, #24]
 80030b2:	ed97 7b1c 	vldr	d7, [r7, #112]	; 0x70
 80030b6:	ed8d 7b04 	vstr	d7, [sp, #16]
 80030ba:	ed97 7b1e 	vldr	d7, [r7, #120]	; 0x78
 80030be:	ed8d 7b02 	vstr	d7, [sp, #8]
 80030c2:	ed97 7b20 	vldr	d7, [r7, #128]	; 0x80
 80030c6:	ed8d 7b00 	vstr	d7, [sp]
 80030ca:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	; 0x88
 80030ce:	4918      	ldr	r1, [pc, #96]	; (8003130 <write_to_csvfile+0x2b0>)
 80030d0:	4818      	ldr	r0, [pc, #96]	; (8003134 <write_to_csvfile+0x2b4>)
 80030d2:	f00c f991 	bl	800f3f8 <siprintf>
		  fresult = f_write(&fil, buffer, bufsize(buffer), &bw);
 80030d6:	4817      	ldr	r0, [pc, #92]	; (8003134 <write_to_csvfile+0x2b4>)
 80030d8:	f7ff fe84 	bl	8002de4 <bufsize>
 80030dc:	4603      	mov	r3, r0
 80030de:	461a      	mov	r2, r3
 80030e0:	4b15      	ldr	r3, [pc, #84]	; (8003138 <write_to_csvfile+0x2b8>)
 80030e2:	4914      	ldr	r1, [pc, #80]	; (8003134 <write_to_csvfile+0x2b4>)
 80030e4:	480d      	ldr	r0, [pc, #52]	; (800311c <write_to_csvfile+0x29c>)
 80030e6:	f00a f8f9 	bl	800d2dc <f_write>
 80030ea:	4603      	mov	r3, r0
 80030ec:	461a      	mov	r2, r3
 80030ee:	4b0c      	ldr	r3, [pc, #48]	; (8003120 <write_to_csvfile+0x2a0>)
 80030f0:	701a      	strb	r2, [r3, #0]
		  //send_uart(buffer);
		  f_close (&fil);
 80030f2:	480a      	ldr	r0, [pc, #40]	; (800311c <write_to_csvfile+0x29c>)
 80030f4:	f00a fc43 	bl	800d97e <f_close>

		  clear_buffer();
 80030f8:	f7ff fe8c 	bl	8002e14 <clear_buffer>
}
 80030fc:	bf00      	nop
 80030fe:	3790      	adds	r7, #144	; 0x90
 8003100:	46bd      	mov	sp, r7
 8003102:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003106:	bf00      	nop
 8003108:	9999999a 	.word	0x9999999a
 800310c:	3fb99999 	.word	0x3fb99999
 8003110:	20001cb4 	.word	0x20001cb4
 8003114:	20001a74 	.word	0x20001a74
 8003118:	080116c0 	.word	0x080116c0
 800311c:	20001cc4 	.word	0x20001cc4
 8003120:	20001aa4 	.word	0x20001aa4
 8003124:	408f4000 	.word	0x408f4000
 8003128:	200004fc 	.word	0x200004fc
 800312c:	20002cf0 	.word	0x20002cf0
 8003130:	080116cc 	.word	0x080116cc
 8003134:	20001648 	.word	0x20001648
 8003138:	20001a70 	.word	0x20001a70

0800313c <HAL_CAN_RxFifo0MsgPendingCallback>:

void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 800313c:	b580      	push	{r7, lr}
 800313e:	b082      	sub	sp, #8
 8003140:	af00      	add	r7, sp, #0
 8003142:	6078      	str	r0, [r7, #4]
	HAL_CAN_GetRxMessage(hcan, CAN_RX_FIFO0, &RxHeader, RxData);
 8003144:	4b08      	ldr	r3, [pc, #32]	; (8003168 <HAL_CAN_RxFifo0MsgPendingCallback+0x2c>)
 8003146:	4a09      	ldr	r2, [pc, #36]	; (800316c <HAL_CAN_RxFifo0MsgPendingCallback+0x30>)
 8003148:	2100      	movs	r1, #0
 800314a:	6878      	ldr	r0, [r7, #4]
 800314c:	f002 f878 	bl	8005240 <HAL_CAN_GetRxMessage>
	if(RxHeader.DLC == 2 )
 8003150:	4b06      	ldr	r3, [pc, #24]	; (800316c <HAL_CAN_RxFifo0MsgPendingCallback+0x30>)
 8003152:	691b      	ldr	r3, [r3, #16]
 8003154:	2b02      	cmp	r3, #2
 8003156:	d102      	bne.n	800315e <HAL_CAN_RxFifo0MsgPendingCallback+0x22>
	{
		CAN_data_checkFlag = 1;
 8003158:	4b05      	ldr	r3, [pc, #20]	; (8003170 <HAL_CAN_RxFifo0MsgPendingCallback+0x34>)
 800315a:	2201      	movs	r2, #1
 800315c:	601a      	str	r2, [r3, #0]
	}
}
 800315e:	bf00      	nop
 8003160:	3708      	adds	r7, #8
 8003162:	46bd      	mov	sp, r7
 8003164:	bd80      	pop	{r7, pc}
 8003166:	bf00      	nop
 8003168:	20001b0c 	.word	0x20001b0c
 800316c:	20001c98 	.word	0x20001c98
 8003170:	2000022c 	.word	0x2000022c

08003174 <HAL_UART_RxCpltCallback>:


void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8003174:	b580      	push	{r7, lr}
 8003176:	b082      	sub	sp, #8
 8003178:	af00      	add	r7, sp, #0
 800317a:	6078      	str	r0, [r7, #4]
  HAL_UART_Receive_IT(&huart2, uart_rx_data, 4);
 800317c:	2204      	movs	r2, #4
 800317e:	4905      	ldr	r1, [pc, #20]	; (8003194 <HAL_UART_RxCpltCallback+0x20>)
 8003180:	4805      	ldr	r0, [pc, #20]	; (8003198 <HAL_UART_RxCpltCallback+0x24>)
 8003182:	f005 fbfd 	bl	8008980 <HAL_UART_Receive_IT>
  uart_rx_flag = 1;
 8003186:	4b05      	ldr	r3, [pc, #20]	; (800319c <HAL_UART_RxCpltCallback+0x28>)
 8003188:	2201      	movs	r2, #1
 800318a:	601a      	str	r2, [r3, #0]

}
 800318c:	bf00      	nop
 800318e:	3708      	adds	r7, #8
 8003190:	46bd      	mov	sp, r7
 8003192:	bd80      	pop	{r7, pc}
 8003194:	20001cb8 	.word	0x20001cb8
 8003198:	20001b14 	.word	0x20001b14
 800319c:	20000228 	.word	0x20000228

080031a0 <set_time>:



void set_time(void)
{
 80031a0:	b580      	push	{r7, lr}
 80031a2:	b086      	sub	sp, #24
 80031a4:	af00      	add	r7, sp, #0
	  RTC_TimeTypeDef sTime = {0};
 80031a6:	1d3b      	adds	r3, r7, #4
 80031a8:	2200      	movs	r2, #0
 80031aa:	601a      	str	r2, [r3, #0]
 80031ac:	605a      	str	r2, [r3, #4]
 80031ae:	609a      	str	r2, [r3, #8]
 80031b0:	60da      	str	r2, [r3, #12]
 80031b2:	611a      	str	r2, [r3, #16]
	  RTC_DateTypeDef sDate = {0};
 80031b4:	2300      	movs	r3, #0
 80031b6:	603b      	str	r3, [r7, #0]
	  /** Initialize RTC and set the Time and Date
	  */
	  sTime.Hours = 0x0;
 80031b8:	2300      	movs	r3, #0
 80031ba:	713b      	strb	r3, [r7, #4]
	  sTime.Minutes = 0x53;
 80031bc:	2353      	movs	r3, #83	; 0x53
 80031be:	717b      	strb	r3, [r7, #5]
	  sTime.Seconds = 0x0;
 80031c0:	2300      	movs	r3, #0
 80031c2:	71bb      	strb	r3, [r7, #6]
	  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 80031c4:	2300      	movs	r3, #0
 80031c6:	613b      	str	r3, [r7, #16]
	  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 80031c8:	2300      	movs	r3, #0
 80031ca:	617b      	str	r3, [r7, #20]
	  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 80031cc:	1d3b      	adds	r3, r7, #4
 80031ce:	2201      	movs	r2, #1
 80031d0:	4619      	mov	r1, r3
 80031d2:	4812      	ldr	r0, [pc, #72]	; (800321c <set_time+0x7c>)
 80031d4:	f004 fa8f 	bl	80076f6 <HAL_RTC_SetTime>
 80031d8:	4603      	mov	r3, r0
 80031da:	2b00      	cmp	r3, #0
 80031dc:	d001      	beq.n	80031e2 <set_time+0x42>
	  {
	    Error_Handler();
 80031de:	f001 f9cb 	bl	8004578 <Error_Handler>
	  }
	  sDate.WeekDay = RTC_WEEKDAY_WEDNESDAY;
 80031e2:	2303      	movs	r3, #3
 80031e4:	703b      	strb	r3, [r7, #0]
	  sDate.Month = RTC_MONTH_JUNE;
 80031e6:	2306      	movs	r3, #6
 80031e8:	707b      	strb	r3, [r7, #1]
	  sDate.Date = 0x22;
 80031ea:	2322      	movs	r3, #34	; 0x22
 80031ec:	70bb      	strb	r3, [r7, #2]
	  sDate.Year = 0x22;
 80031ee:	2322      	movs	r3, #34	; 0x22
 80031f0:	70fb      	strb	r3, [r7, #3]

	  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 80031f2:	463b      	mov	r3, r7
 80031f4:	2201      	movs	r2, #1
 80031f6:	4619      	mov	r1, r3
 80031f8:	4808      	ldr	r0, [pc, #32]	; (800321c <set_time+0x7c>)
 80031fa:	f004 fb97 	bl	800792c <HAL_RTC_SetDate>
 80031fe:	4603      	mov	r3, r0
 8003200:	2b00      	cmp	r3, #0
 8003202:	d001      	beq.n	8003208 <set_time+0x68>
	  {
	    Error_Handler();
 8003204:	f001 f9b8 	bl	8004578 <Error_Handler>
	  }
	  /* USER CODE BEGIN RTC_Init 2 */
	  HAL_RTCEx_BKUPWrite(&hrtc,RTC_BKP_DR1, 0x32F2);
 8003208:	f243 22f2 	movw	r2, #13042	; 0x32f2
 800320c:	2101      	movs	r1, #1
 800320e:	4803      	ldr	r0, [pc, #12]	; (800321c <set_time+0x7c>)
 8003210:	f004 fd12 	bl	8007c38 <HAL_RTCEx_BKUPWrite>

	  /* USER CODE END RTC_Init 2 */
}
 8003214:	bf00      	nop
 8003216:	3718      	adds	r7, #24
 8003218:	46bd      	mov	sp, r7
 800321a:	bd80      	pop	{r7, pc}
 800321c:	20001a48 	.word	0x20001a48

08003220 <get_time>:


void get_time(void)
{
 8003220:	b580      	push	{r7, lr}
 8003222:	b088      	sub	sp, #32
 8003224:	af02      	add	r7, sp, #8
 RTC_DateTypeDef gDate;
 RTC_TimeTypeDef gTime;
/* Get the RTC current Time */
 HAL_RTC_GetTime(&hrtc, &gTime, RTC_FORMAT_BIN);
 8003226:	463b      	mov	r3, r7
 8003228:	2200      	movs	r2, #0
 800322a:	4619      	mov	r1, r3
 800322c:	4817      	ldr	r0, [pc, #92]	; (800328c <get_time+0x6c>)
 800322e:	f004 fb1f 	bl	8007870 <HAL_RTC_GetTime>
/* Get the RTC current Date */
 HAL_RTC_GetDate(&hrtc, &gDate, RTC_FORMAT_BIN);
 8003232:	f107 0314 	add.w	r3, r7, #20
 8003236:	2200      	movs	r2, #0
 8003238:	4619      	mov	r1, r3
 800323a:	4814      	ldr	r0, [pc, #80]	; (800328c <get_time+0x6c>)
 800323c:	f004 fc1d 	bl	8007a7a <HAL_RTC_GetDate>
/* Display time Format: hh:mm:ss */
 sprintf(buffer,"Time is: %02d:%02d:%02d\r\n",gTime.Hours, gTime.Minutes, gTime.Seconds);
 8003240:	783b      	ldrb	r3, [r7, #0]
 8003242:	461a      	mov	r2, r3
 8003244:	787b      	ldrb	r3, [r7, #1]
 8003246:	4619      	mov	r1, r3
 8003248:	78bb      	ldrb	r3, [r7, #2]
 800324a:	9300      	str	r3, [sp, #0]
 800324c:	460b      	mov	r3, r1
 800324e:	4910      	ldr	r1, [pc, #64]	; (8003290 <get_time+0x70>)
 8003250:	4810      	ldr	r0, [pc, #64]	; (8003294 <get_time+0x74>)
 8003252:	f00c f8d1 	bl	800f3f8 <siprintf>
 send_uart(buffer);
 8003256:	480f      	ldr	r0, [pc, #60]	; (8003294 <get_time+0x74>)
 8003258:	f7ff fdf8 	bl	8002e4c <send_uart>
 clear_buffer();
 800325c:	f7ff fdda 	bl	8002e14 <clear_buffer>
/* Display date Format: dd-mm-yy */
 sprintf(buffer,"Date is : %02d-%02d-%2d\r\n",gDate.Date, gDate.Month, 2000 + gDate.Year);
 8003260:	7dbb      	ldrb	r3, [r7, #22]
 8003262:	461a      	mov	r2, r3
 8003264:	7d7b      	ldrb	r3, [r7, #21]
 8003266:	4619      	mov	r1, r3
 8003268:	7dfb      	ldrb	r3, [r7, #23]
 800326a:	f503 63fa 	add.w	r3, r3, #2000	; 0x7d0
 800326e:	9300      	str	r3, [sp, #0]
 8003270:	460b      	mov	r3, r1
 8003272:	4909      	ldr	r1, [pc, #36]	; (8003298 <get_time+0x78>)
 8003274:	4807      	ldr	r0, [pc, #28]	; (8003294 <get_time+0x74>)
 8003276:	f00c f8bf 	bl	800f3f8 <siprintf>
 send_uart(buffer);
 800327a:	4806      	ldr	r0, [pc, #24]	; (8003294 <get_time+0x74>)
 800327c:	f7ff fde6 	bl	8002e4c <send_uart>
 clear_buffer();
 8003280:	f7ff fdc8 	bl	8002e14 <clear_buffer>
}
 8003284:	bf00      	nop
 8003286:	3718      	adds	r7, #24
 8003288:	46bd      	mov	sp, r7
 800328a:	bd80      	pop	{r7, pc}
 800328c:	20001a48 	.word	0x20001a48
 8003290:	08011740 	.word	0x08011740
 8003294:	20001648 	.word	0x20001648
 8003298:	0801175c 	.word	0x0801175c

0800329c <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)  //interrupt callback function for Charger detect
{
 800329c:	b580      	push	{r7, lr}
 800329e:	b082      	sub	sp, #8
 80032a0:	af00      	add	r7, sp, #0
 80032a2:	4603      	mov	r3, r0
 80032a4:	80fb      	strh	r3, [r7, #6]
    if(GPIO_Pin == GPIO_PIN_5) // If The INT Source Is EXTI5 (PB5 Pin)
 80032a6:	88fb      	ldrh	r3, [r7, #6]
 80032a8:	2b20      	cmp	r3, #32
 80032aa:	d119      	bne.n	80032e0 <HAL_GPIO_EXTI_Callback+0x44>
    {
    	if(HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_5))
 80032ac:	2120      	movs	r1, #32
 80032ae:	480e      	ldr	r0, [pc, #56]	; (80032e8 <HAL_GPIO_EXTI_Callback+0x4c>)
 80032b0:	f002 fe30 	bl	8005f14 <HAL_GPIO_ReadPin>
 80032b4:	4603      	mov	r3, r0
 80032b6:	2b00      	cmp	r3, #0
 80032b8:	d009      	beq.n	80032ce <HAL_GPIO_EXTI_Callback+0x32>
    	{
    		sprintf(buffer, "Charger detected\r\n");
 80032ba:	490c      	ldr	r1, [pc, #48]	; (80032ec <HAL_GPIO_EXTI_Callback+0x50>)
 80032bc:	480c      	ldr	r0, [pc, #48]	; (80032f0 <HAL_GPIO_EXTI_Callback+0x54>)
 80032be:	f00c f89b 	bl	800f3f8 <siprintf>
    		send_uart(buffer);
 80032c2:	480b      	ldr	r0, [pc, #44]	; (80032f0 <HAL_GPIO_EXTI_Callback+0x54>)
 80032c4:	f7ff fdc2 	bl	8002e4c <send_uart>
    		clear_buffer();
 80032c8:	f7ff fda4 	bl	8002e14 <clear_buffer>
    		sprintf(buffer, "Charger has been disconnected\r\n");
    		send_uart(buffer);
    		clear_buffer();
    	}
    }
}
 80032cc:	e008      	b.n	80032e0 <HAL_GPIO_EXTI_Callback+0x44>
    		sprintf(buffer, "Charger has been disconnected\r\n");
 80032ce:	4909      	ldr	r1, [pc, #36]	; (80032f4 <HAL_GPIO_EXTI_Callback+0x58>)
 80032d0:	4807      	ldr	r0, [pc, #28]	; (80032f0 <HAL_GPIO_EXTI_Callback+0x54>)
 80032d2:	f00c f891 	bl	800f3f8 <siprintf>
    		send_uart(buffer);
 80032d6:	4806      	ldr	r0, [pc, #24]	; (80032f0 <HAL_GPIO_EXTI_Callback+0x54>)
 80032d8:	f7ff fdb8 	bl	8002e4c <send_uart>
    		clear_buffer();
 80032dc:	f7ff fd9a 	bl	8002e14 <clear_buffer>
}
 80032e0:	bf00      	nop
 80032e2:	3708      	adds	r7, #8
 80032e4:	46bd      	mov	sp, r7
 80032e6:	bd80      	pop	{r7, pc}
 80032e8:	48000400 	.word	0x48000400
 80032ec:	08011778 	.word	0x08011778
 80032f0:	20001648 	.word	0x20001648
 80032f4:	0801178c 	.word	0x0801178c

080032f8 <sd_init>:
		HAL_Delay(0.01);
	}
}

void sd_init(void)
{
 80032f8:	b580      	push	{r7, lr}
 80032fa:	af00      	add	r7, sp, #0
	  //mount SD card and check SD card mounting status
	  fresult = f_mount(&fs, "/", 1);
 80032fc:	2201      	movs	r2, #1
 80032fe:	49b4      	ldr	r1, [pc, #720]	; (80035d0 <sd_init+0x2d8>)
 8003300:	48b4      	ldr	r0, [pc, #720]	; (80035d4 <sd_init+0x2dc>)
 8003302:	f009 fa51 	bl	800c7a8 <f_mount>
 8003306:	4603      	mov	r3, r0
 8003308:	461a      	mov	r2, r3
 800330a:	4bb3      	ldr	r3, [pc, #716]	; (80035d8 <sd_init+0x2e0>)
 800330c:	701a      	strb	r2, [r3, #0]
	  	if (fresult != FR_OK)
 800330e:	4bb2      	ldr	r3, [pc, #712]	; (80035d8 <sd_init+0x2e0>)
 8003310:	781b      	ldrb	r3, [r3, #0]
 8003312:	2b00      	cmp	r3, #0
 8003314:	d003      	beq.n	800331e <sd_init+0x26>
	  	{
	  		send_uart ("ERROR!!! in mounting SD CARD...\n\n");
 8003316:	48b1      	ldr	r0, [pc, #708]	; (80035dc <sd_init+0x2e4>)
 8003318:	f7ff fd98 	bl	8002e4c <send_uart>
 800331c:	e002      	b.n	8003324 <sd_init+0x2c>

	  	}
	  	else
	  	{
	  		send_uart("SD CARD mounted successfully...\r\n");
 800331e:	48b0      	ldr	r0, [pc, #704]	; (80035e0 <sd_init+0x2e8>)
 8003320:	f7ff fd94 	bl	8002e4c <send_uart>
	  	}

	  	/*************** Card capacity details ********************/

	  	/* Check free space */
	  	f_getfree("", &fre_clust, &pfs);
 8003324:	4aaf      	ldr	r2, [pc, #700]	; (80035e4 <sd_init+0x2ec>)
 8003326:	49b0      	ldr	r1, [pc, #704]	; (80035e8 <sd_init+0x2f0>)
 8003328:	48b0      	ldr	r0, [pc, #704]	; (80035ec <sd_init+0x2f4>)
 800332a:	f00a fe87 	bl	800e03c <f_getfree>

	  	total = (uint32_t)((pfs->n_fatent - 2) * pfs->csize * 0.5);
 800332e:	4bad      	ldr	r3, [pc, #692]	; (80035e4 <sd_init+0x2ec>)
 8003330:	681b      	ldr	r3, [r3, #0]
 8003332:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003336:	3314      	adds	r3, #20
 8003338:	681b      	ldr	r3, [r3, #0]
 800333a:	1e9a      	subs	r2, r3, #2
 800333c:	4ba9      	ldr	r3, [pc, #676]	; (80035e4 <sd_init+0x2ec>)
 800333e:	681b      	ldr	r3, [r3, #0]
 8003340:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003344:	3302      	adds	r3, #2
 8003346:	781b      	ldrb	r3, [r3, #0]
 8003348:	fb03 f302 	mul.w	r3, r3, r2
 800334c:	4618      	mov	r0, r3
 800334e:	f7fd f8d9 	bl	8000504 <__aeabi_ui2d>
 8003352:	f04f 0200 	mov.w	r2, #0
 8003356:	4ba6      	ldr	r3, [pc, #664]	; (80035f0 <sd_init+0x2f8>)
 8003358:	f7fd f94e 	bl	80005f8 <__aeabi_dmul>
 800335c:	4602      	mov	r2, r0
 800335e:	460b      	mov	r3, r1
 8003360:	4610      	mov	r0, r2
 8003362:	4619      	mov	r1, r3
 8003364:	f7fd fc20 	bl	8000ba8 <__aeabi_d2uiz>
 8003368:	4603      	mov	r3, r0
 800336a:	4aa2      	ldr	r2, [pc, #648]	; (80035f4 <sd_init+0x2fc>)
 800336c:	6013      	str	r3, [r2, #0]
	  	sprintf (buffer, "SD CARD Total Size: \t%lu\r\n",total);
 800336e:	4ba1      	ldr	r3, [pc, #644]	; (80035f4 <sd_init+0x2fc>)
 8003370:	681b      	ldr	r3, [r3, #0]
 8003372:	461a      	mov	r2, r3
 8003374:	49a0      	ldr	r1, [pc, #640]	; (80035f8 <sd_init+0x300>)
 8003376:	48a1      	ldr	r0, [pc, #644]	; (80035fc <sd_init+0x304>)
 8003378:	f00c f83e 	bl	800f3f8 <siprintf>
	  	send_uart(buffer);
 800337c:	489f      	ldr	r0, [pc, #636]	; (80035fc <sd_init+0x304>)
 800337e:	f7ff fd65 	bl	8002e4c <send_uart>
	  	clear_buffer();
 8003382:	f7ff fd47 	bl	8002e14 <clear_buffer>
	  	free_space = (uint32_t)(fre_clust * pfs->csize * 0.5);
 8003386:	4b97      	ldr	r3, [pc, #604]	; (80035e4 <sd_init+0x2ec>)
 8003388:	681b      	ldr	r3, [r3, #0]
 800338a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800338e:	3302      	adds	r3, #2
 8003390:	781b      	ldrb	r3, [r3, #0]
 8003392:	461a      	mov	r2, r3
 8003394:	4b94      	ldr	r3, [pc, #592]	; (80035e8 <sd_init+0x2f0>)
 8003396:	681b      	ldr	r3, [r3, #0]
 8003398:	fb03 f302 	mul.w	r3, r3, r2
 800339c:	4618      	mov	r0, r3
 800339e:	f7fd f8b1 	bl	8000504 <__aeabi_ui2d>
 80033a2:	f04f 0200 	mov.w	r2, #0
 80033a6:	4b92      	ldr	r3, [pc, #584]	; (80035f0 <sd_init+0x2f8>)
 80033a8:	f7fd f926 	bl	80005f8 <__aeabi_dmul>
 80033ac:	4602      	mov	r2, r0
 80033ae:	460b      	mov	r3, r1
 80033b0:	4610      	mov	r0, r2
 80033b2:	4619      	mov	r1, r3
 80033b4:	f7fd fbf8 	bl	8000ba8 <__aeabi_d2uiz>
 80033b8:	4603      	mov	r3, r0
 80033ba:	4a91      	ldr	r2, [pc, #580]	; (8003600 <sd_init+0x308>)
 80033bc:	6013      	str	r3, [r2, #0]
	  	sprintf (buffer, "SD CARD Free Space: \t%lu\r\n",free_space);
 80033be:	4b90      	ldr	r3, [pc, #576]	; (8003600 <sd_init+0x308>)
 80033c0:	681b      	ldr	r3, [r3, #0]
 80033c2:	461a      	mov	r2, r3
 80033c4:	498f      	ldr	r1, [pc, #572]	; (8003604 <sd_init+0x30c>)
 80033c6:	488d      	ldr	r0, [pc, #564]	; (80035fc <sd_init+0x304>)
 80033c8:	f00c f816 	bl	800f3f8 <siprintf>
	  	send_uart(buffer);
 80033cc:	488b      	ldr	r0, [pc, #556]	; (80035fc <sd_init+0x304>)
 80033ce:	f7ff fd3d 	bl	8002e4c <send_uart>
	  	clear_buffer();
 80033d2:	f7ff fd1f 	bl	8002e14 <clear_buffer>


	  	/************* The following operation is using PUTS and GETS *********************/

	  	/* Open file to write/ create a file if it doesn't exist */
	    fresult = f_open(&fil, "file1.txt", FA_OPEN_ALWAYS | FA_READ | FA_WRITE);
 80033d6:	2213      	movs	r2, #19
 80033d8:	498b      	ldr	r1, [pc, #556]	; (8003608 <sd_init+0x310>)
 80033da:	488c      	ldr	r0, [pc, #560]	; (800360c <sd_init+0x314>)
 80033dc:	f009 fa2e 	bl	800c83c <f_open>
 80033e0:	4603      	mov	r3, r0
 80033e2:	461a      	mov	r2, r3
 80033e4:	4b7c      	ldr	r3, [pc, #496]	; (80035d8 <sd_init+0x2e0>)
 80033e6:	701a      	strb	r2, [r3, #0]
	  	/* Writing text */
	  	f_puts("This data is written to FILE1.txt and it was written using f_puts ", &fil);
 80033e8:	4988      	ldr	r1, [pc, #544]	; (800360c <sd_init+0x314>)
 80033ea:	4889      	ldr	r0, [pc, #548]	; (8003610 <sd_init+0x318>)
 80033ec:	f00a ff82 	bl	800e2f4 <f_puts>
	  	/* Close file */
	  	fresult = f_close(&fil);
 80033f0:	4886      	ldr	r0, [pc, #536]	; (800360c <sd_init+0x314>)
 80033f2:	f00a fac4 	bl	800d97e <f_close>
 80033f6:	4603      	mov	r3, r0
 80033f8:	461a      	mov	r2, r3
 80033fa:	4b77      	ldr	r3, [pc, #476]	; (80035d8 <sd_init+0x2e0>)
 80033fc:	701a      	strb	r2, [r3, #0]

	  	if (fresult == FR_OK)
 80033fe:	4b76      	ldr	r3, [pc, #472]	; (80035d8 <sd_init+0x2e0>)
 8003400:	781b      	ldrb	r3, [r3, #0]
 8003402:	2b00      	cmp	r3, #0
 8003404:	d102      	bne.n	800340c <sd_init+0x114>
	  	{
	  		send_uart ("File1.txt created and the data is written \r\n");
 8003406:	4883      	ldr	r0, [pc, #524]	; (8003614 <sd_init+0x31c>)
 8003408:	f7ff fd20 	bl	8002e4c <send_uart>
	  	}

	  	/* Open file to read */
	  	fresult = f_open(&fil, "file1.txt", FA_READ);
 800340c:	2201      	movs	r2, #1
 800340e:	497e      	ldr	r1, [pc, #504]	; (8003608 <sd_init+0x310>)
 8003410:	487e      	ldr	r0, [pc, #504]	; (800360c <sd_init+0x314>)
 8003412:	f009 fa13 	bl	800c83c <f_open>
 8003416:	4603      	mov	r3, r0
 8003418:	461a      	mov	r2, r3
 800341a:	4b6f      	ldr	r3, [pc, #444]	; (80035d8 <sd_init+0x2e0>)
 800341c:	701a      	strb	r2, [r3, #0]

	  	/* Read string from the file */
	  	f_gets(buffer, f_size(&fil), &fil);
 800341e:	4b7b      	ldr	r3, [pc, #492]	; (800360c <sd_init+0x314>)
 8003420:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003424:	330c      	adds	r3, #12
 8003426:	681b      	ldr	r3, [r3, #0]
 8003428:	4a78      	ldr	r2, [pc, #480]	; (800360c <sd_init+0x314>)
 800342a:	4619      	mov	r1, r3
 800342c:	4873      	ldr	r0, [pc, #460]	; (80035fc <sd_init+0x304>)
 800342e:	f00a fee7 	bl	800e200 <f_gets>

	  	send_uart("File1.txt is opened and it contains the data as shown below\r\n");
 8003432:	4879      	ldr	r0, [pc, #484]	; (8003618 <sd_init+0x320>)
 8003434:	f7ff fd0a 	bl	8002e4c <send_uart>
	  	send_uart(buffer);
 8003438:	4870      	ldr	r0, [pc, #448]	; (80035fc <sd_init+0x304>)
 800343a:	f7ff fd07 	bl	8002e4c <send_uart>
	  	send_uart("\r\n");
 800343e:	4877      	ldr	r0, [pc, #476]	; (800361c <sd_init+0x324>)
 8003440:	f7ff fd04 	bl	8002e4c <send_uart>
	  	/* Close file */
	  	f_close(&fil);
 8003444:	4871      	ldr	r0, [pc, #452]	; (800360c <sd_init+0x314>)
 8003446:	f00a fa9a 	bl	800d97e <f_close>
	  	clear_buffer();
 800344a:	f7ff fce3 	bl	8002e14 <clear_buffer>
	  	/**************** The following operation is using f_write and f_read **************************/

	  	/* Create second file with read write access and open it */
	  	fresult = f_open(&fil, "file2.txt", FA_CREATE_ALWAYS | FA_WRITE);
 800344e:	220a      	movs	r2, #10
 8003450:	4973      	ldr	r1, [pc, #460]	; (8003620 <sd_init+0x328>)
 8003452:	486e      	ldr	r0, [pc, #440]	; (800360c <sd_init+0x314>)
 8003454:	f009 f9f2 	bl	800c83c <f_open>
 8003458:	4603      	mov	r3, r0
 800345a:	461a      	mov	r2, r3
 800345c:	4b5e      	ldr	r3, [pc, #376]	; (80035d8 <sd_init+0x2e0>)
 800345e:	701a      	strb	r2, [r3, #0]

	  	/* Writing text */
	  	strcpy (buffer, "This is File2.txt, written using f_write and it says SD card unit test for BMS\r\n");
 8003460:	4a66      	ldr	r2, [pc, #408]	; (80035fc <sd_init+0x304>)
 8003462:	4b70      	ldr	r3, [pc, #448]	; (8003624 <sd_init+0x32c>)
 8003464:	4610      	mov	r0, r2
 8003466:	4619      	mov	r1, r3
 8003468:	2351      	movs	r3, #81	; 0x51
 800346a:	461a      	mov	r2, r3
 800346c:	f00b fa8a 	bl	800e984 <memcpy>

	  	fresult = f_write(&fil, buffer, bufsize(buffer), &bw);
 8003470:	4862      	ldr	r0, [pc, #392]	; (80035fc <sd_init+0x304>)
 8003472:	f7ff fcb7 	bl	8002de4 <bufsize>
 8003476:	4603      	mov	r3, r0
 8003478:	461a      	mov	r2, r3
 800347a:	4b6b      	ldr	r3, [pc, #428]	; (8003628 <sd_init+0x330>)
 800347c:	495f      	ldr	r1, [pc, #380]	; (80035fc <sd_init+0x304>)
 800347e:	4863      	ldr	r0, [pc, #396]	; (800360c <sd_init+0x314>)
 8003480:	f009 ff2c 	bl	800d2dc <f_write>
 8003484:	4603      	mov	r3, r0
 8003486:	461a      	mov	r2, r3
 8003488:	4b53      	ldr	r3, [pc, #332]	; (80035d8 <sd_init+0x2e0>)
 800348a:	701a      	strb	r2, [r3, #0]
	  	if (fresult == FR_OK)
 800348c:	4b52      	ldr	r3, [pc, #328]	; (80035d8 <sd_init+0x2e0>)
 800348e:	781b      	ldrb	r3, [r3, #0]
 8003490:	2b00      	cmp	r3, #0
 8003492:	d102      	bne.n	800349a <sd_init+0x1a2>
	  	{
	  		send_uart ("File2.txt created and the data is written \r\n");
 8003494:	4865      	ldr	r0, [pc, #404]	; (800362c <sd_init+0x334>)
 8003496:	f7ff fcd9 	bl	8002e4c <send_uart>
	  	}

	  	/* Close file */
	  	f_close(&fil);
 800349a:	485c      	ldr	r0, [pc, #368]	; (800360c <sd_init+0x314>)
 800349c:	f00a fa6f 	bl	800d97e <f_close>
	  	// clearing buffer to show that result obtained is from the file
	  	clear_buffer();
 80034a0:	f7ff fcb8 	bl	8002e14 <clear_buffer>
	  	/* Open second file to read */
	  	fresult = f_open(&fil, "file2.txt", FA_READ);
 80034a4:	2201      	movs	r2, #1
 80034a6:	495e      	ldr	r1, [pc, #376]	; (8003620 <sd_init+0x328>)
 80034a8:	4858      	ldr	r0, [pc, #352]	; (800360c <sd_init+0x314>)
 80034aa:	f009 f9c7 	bl	800c83c <f_open>
 80034ae:	4603      	mov	r3, r0
 80034b0:	461a      	mov	r2, r3
 80034b2:	4b49      	ldr	r3, [pc, #292]	; (80035d8 <sd_init+0x2e0>)
 80034b4:	701a      	strb	r2, [r3, #0]
	  	if (fresult == FR_OK){
 80034b6:	4b48      	ldr	r3, [pc, #288]	; (80035d8 <sd_init+0x2e0>)
 80034b8:	781b      	ldrb	r3, [r3, #0]
 80034ba:	2b00      	cmp	r3, #0
 80034bc:	d102      	bne.n	80034c4 <sd_init+0x1cc>
	  		send_uart ("file2.txt is open and the data is shown below\r\n");
 80034be:	485c      	ldr	r0, [pc, #368]	; (8003630 <sd_init+0x338>)
 80034c0:	f7ff fcc4 	bl	8002e4c <send_uart>
	  	}

	  	/* Read data from the file
	  	 * Please see the function details for the arguments */
	  	f_read (&fil, buffer, f_size(&fil), &br);
 80034c4:	4b51      	ldr	r3, [pc, #324]	; (800360c <sd_init+0x314>)
 80034c6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80034ca:	330c      	adds	r3, #12
 80034cc:	681a      	ldr	r2, [r3, #0]
 80034ce:	4b59      	ldr	r3, [pc, #356]	; (8003634 <sd_init+0x33c>)
 80034d0:	494a      	ldr	r1, [pc, #296]	; (80035fc <sd_init+0x304>)
 80034d2:	484e      	ldr	r0, [pc, #312]	; (800360c <sd_init+0x314>)
 80034d4:	f009 fcec 	bl	800ceb0 <f_read>
	  	send_uart(buffer);
 80034d8:	4848      	ldr	r0, [pc, #288]	; (80035fc <sd_init+0x304>)
 80034da:	f7ff fcb7 	bl	8002e4c <send_uart>
	  	send_uart("\r\n");
 80034de:	484f      	ldr	r0, [pc, #316]	; (800361c <sd_init+0x324>)
 80034e0:	f7ff fcb4 	bl	8002e4c <send_uart>

	  	/* Close file */
	  	f_close(&fil);
 80034e4:	4849      	ldr	r0, [pc, #292]	; (800360c <sd_init+0x314>)
 80034e6:	f00a fa4a 	bl	800d97e <f_close>

	  	clear_buffer();
 80034ea:	f7ff fc93 	bl	8002e14 <clear_buffer>


	  	/*********************UPDATING an existing file ***************************/

	  	/* Open the file with write access */
	  	fresult = f_open(&fil, "file2.txt", FA_OPEN_EXISTING | FA_READ | FA_WRITE);
 80034ee:	2203      	movs	r2, #3
 80034f0:	494b      	ldr	r1, [pc, #300]	; (8003620 <sd_init+0x328>)
 80034f2:	4846      	ldr	r0, [pc, #280]	; (800360c <sd_init+0x314>)
 80034f4:	f009 f9a2 	bl	800c83c <f_open>
 80034f8:	4603      	mov	r3, r0
 80034fa:	461a      	mov	r2, r3
 80034fc:	4b36      	ldr	r3, [pc, #216]	; (80035d8 <sd_init+0x2e0>)
 80034fe:	701a      	strb	r2, [r3, #0]

	  	/* Move to offset to the end of the file */
	  	fresult = f_lseek(&fil, f_size(&fil));
 8003500:	4b42      	ldr	r3, [pc, #264]	; (800360c <sd_init+0x314>)
 8003502:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003506:	330c      	adds	r3, #12
 8003508:	681b      	ldr	r3, [r3, #0]
 800350a:	4619      	mov	r1, r3
 800350c:	483f      	ldr	r0, [pc, #252]	; (800360c <sd_init+0x314>)
 800350e:	f00a fa61 	bl	800d9d4 <f_lseek>
 8003512:	4603      	mov	r3, r0
 8003514:	461a      	mov	r2, r3
 8003516:	4b30      	ldr	r3, [pc, #192]	; (80035d8 <sd_init+0x2e0>)
 8003518:	701a      	strb	r2, [r3, #0]

	  	if (fresult == FR_OK)
 800351a:	4b2f      	ldr	r3, [pc, #188]	; (80035d8 <sd_init+0x2e0>)
 800351c:	781b      	ldrb	r3, [r3, #0]
 800351e:	2b00      	cmp	r3, #0
 8003520:	d102      	bne.n	8003528 <sd_init+0x230>
	  	{
	  		send_uart ("About to update the file2.txt\r\n");
 8003522:	4845      	ldr	r0, [pc, #276]	; (8003638 <sd_init+0x340>)
 8003524:	f7ff fc92 	bl	8002e4c <send_uart>
	  	}

	  	/* write the string to the file */
	  	fresult = f_puts("This is updated data and it should be in the end", &fil);
 8003528:	4938      	ldr	r1, [pc, #224]	; (800360c <sd_init+0x314>)
 800352a:	4844      	ldr	r0, [pc, #272]	; (800363c <sd_init+0x344>)
 800352c:	f00a fee2 	bl	800e2f4 <f_puts>
 8003530:	4603      	mov	r3, r0
 8003532:	b2da      	uxtb	r2, r3
 8003534:	4b28      	ldr	r3, [pc, #160]	; (80035d8 <sd_init+0x2e0>)
 8003536:	701a      	strb	r2, [r3, #0]
	  	f_close (&fil);
 8003538:	4834      	ldr	r0, [pc, #208]	; (800360c <sd_init+0x314>)
 800353a:	f00a fa20 	bl	800d97e <f_close>
	  	clear_buffer();
 800353e:	f7ff fc69 	bl	8002e14 <clear_buffer>

	  	/* Open to read the file */
	  	fresult = f_open (&fil, "file2.txt", FA_READ);
 8003542:	2201      	movs	r2, #1
 8003544:	4936      	ldr	r1, [pc, #216]	; (8003620 <sd_init+0x328>)
 8003546:	4831      	ldr	r0, [pc, #196]	; (800360c <sd_init+0x314>)
 8003548:	f009 f978 	bl	800c83c <f_open>
 800354c:	4603      	mov	r3, r0
 800354e:	461a      	mov	r2, r3
 8003550:	4b21      	ldr	r3, [pc, #132]	; (80035d8 <sd_init+0x2e0>)
 8003552:	701a      	strb	r2, [r3, #0]

	  	/* Read string from the file */
	  	fresult = f_read (&fil, buffer, f_size(&fil), &br);
 8003554:	4b2d      	ldr	r3, [pc, #180]	; (800360c <sd_init+0x314>)
 8003556:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800355a:	330c      	adds	r3, #12
 800355c:	681a      	ldr	r2, [r3, #0]
 800355e:	4b35      	ldr	r3, [pc, #212]	; (8003634 <sd_init+0x33c>)
 8003560:	4926      	ldr	r1, [pc, #152]	; (80035fc <sd_init+0x304>)
 8003562:	482a      	ldr	r0, [pc, #168]	; (800360c <sd_init+0x314>)
 8003564:	f009 fca4 	bl	800ceb0 <f_read>
 8003568:	4603      	mov	r3, r0
 800356a:	461a      	mov	r2, r3
 800356c:	4b1a      	ldr	r3, [pc, #104]	; (80035d8 <sd_init+0x2e0>)
 800356e:	701a      	strb	r2, [r3, #0]
	  	if (fresult == FR_OK)
 8003570:	4b19      	ldr	r3, [pc, #100]	; (80035d8 <sd_init+0x2e0>)
 8003572:	781b      	ldrb	r3, [r3, #0]
 8003574:	2b00      	cmp	r3, #0
 8003576:	d108      	bne.n	800358a <sd_init+0x292>
	  	{
	  		send_uart ("Below is the data from updated file2.txt\r\n");
 8003578:	4831      	ldr	r0, [pc, #196]	; (8003640 <sd_init+0x348>)
 800357a:	f7ff fc67 	bl	8002e4c <send_uart>
	  		send_uart(buffer);
 800357e:	481f      	ldr	r0, [pc, #124]	; (80035fc <sd_init+0x304>)
 8003580:	f7ff fc64 	bl	8002e4c <send_uart>
	  		send_uart("\r\n");
 8003584:	4825      	ldr	r0, [pc, #148]	; (800361c <sd_init+0x324>)
 8003586:	f7ff fc61 	bl	8002e4c <send_uart>
	  	}

	  	/* Close file */
	  	f_close(&fil);
 800358a:	4820      	ldr	r0, [pc, #128]	; (800360c <sd_init+0x314>)
 800358c:	f00a f9f7 	bl	800d97e <f_close>

	  	clear_buffer();
 8003590:	f7ff fc40 	bl	8002e14 <clear_buffer>


	  	/*Create csv file to log random data*/
	  	fresult = f_open(&fil, "file3.csv", FA_OPEN_ALWAYS | FA_READ | FA_WRITE);
 8003594:	2213      	movs	r2, #19
 8003596:	492b      	ldr	r1, [pc, #172]	; (8003644 <sd_init+0x34c>)
 8003598:	481c      	ldr	r0, [pc, #112]	; (800360c <sd_init+0x314>)
 800359a:	f009 f94f 	bl	800c83c <f_open>
 800359e:	4603      	mov	r3, r0
 80035a0:	461a      	mov	r2, r3
 80035a2:	4b0d      	ldr	r3, [pc, #52]	; (80035d8 <sd_init+0x2e0>)
 80035a4:	701a      	strb	r2, [r3, #0]
	  	/* Writing text */
	  	f_puts("Timer(s), Cell_Voltage_1,Cell_Voltage_2,Cell_Voltage_3,Cell_Voltage_4,Cell_Voltage_5,Cell_Voltage_6,Cell_Voltage_7,Cell_Voltage_8,Cell_Voltage_9,Cell_Voltage_10,Cell_Voltage_11,Cell_Voltage_12,Cell_Voltage_13,Cell_Voltage_14,Cell_Voltage_15,Cell_Voltage_16,Cell_Voltage_17,Cell_Voltage_18, Pack_Voltage, Pack_Current, Temperature\r\n ", &fil);
 80035a6:	4919      	ldr	r1, [pc, #100]	; (800360c <sd_init+0x314>)
 80035a8:	4827      	ldr	r0, [pc, #156]	; (8003648 <sd_init+0x350>)
 80035aa:	f00a fea3 	bl	800e2f4 <f_puts>
	  	/* Close file */
	  	fresult = f_close(&fil);
 80035ae:	4817      	ldr	r0, [pc, #92]	; (800360c <sd_init+0x314>)
 80035b0:	f00a f9e5 	bl	800d97e <f_close>
 80035b4:	4603      	mov	r3, r0
 80035b6:	461a      	mov	r2, r3
 80035b8:	4b07      	ldr	r3, [pc, #28]	; (80035d8 <sd_init+0x2e0>)
 80035ba:	701a      	strb	r2, [r3, #0]
	  	if (fresult == FR_OK)
 80035bc:	4b06      	ldr	r3, [pc, #24]	; (80035d8 <sd_init+0x2e0>)
 80035be:	781b      	ldrb	r3, [r3, #0]
 80035c0:	2b00      	cmp	r3, #0
 80035c2:	d102      	bne.n	80035ca <sd_init+0x2d2>
	  	{
	  		send_uart ("File3.csv created and header is written \r\n");
 80035c4:	4821      	ldr	r0, [pc, #132]	; (800364c <sd_init+0x354>)
 80035c6:	f7ff fc41 	bl	8002e4c <send_uart>
	//  	if (fresult == FR_OK)
	//  	{
	//  		send_uart ("SD CARD UNMOUNTED successfully...\r\n");
	//  	}

}
 80035ca:	bf00      	nop
 80035cc:	bd80      	pop	{r7, pc}
 80035ce:	bf00      	nop
 80035d0:	080117ac 	.word	0x080117ac
 80035d4:	200005c8 	.word	0x200005c8
 80035d8:	20001aa4 	.word	0x20001aa4
 80035dc:	080117b0 	.word	0x080117b0
 80035e0:	080117d4 	.word	0x080117d4
 80035e4:	20001aa0 	.word	0x20001aa0
 80035e8:	200004f0 	.word	0x200004f0
 80035ec:	080117f8 	.word	0x080117f8
 80035f0:	3fe00000 	.word	0x3fe00000
 80035f4:	20001b98 	.word	0x20001b98
 80035f8:	080117fc 	.word	0x080117fc
 80035fc:	20001648 	.word	0x20001648
 8003600:	20001640 	.word	0x20001640
 8003604:	08011818 	.word	0x08011818
 8003608:	08011834 	.word	0x08011834
 800360c:	20001cc4 	.word	0x20001cc4
 8003610:	08011840 	.word	0x08011840
 8003614:	08011884 	.word	0x08011884
 8003618:	080118b4 	.word	0x080118b4
 800361c:	080118f4 	.word	0x080118f4
 8003620:	080118f8 	.word	0x080118f8
 8003624:	08011904 	.word	0x08011904
 8003628:	20001a70 	.word	0x20001a70
 800362c:	08011958 	.word	0x08011958
 8003630:	08011988 	.word	0x08011988
 8003634:	20001630 	.word	0x20001630
 8003638:	080119b8 	.word	0x080119b8
 800363c:	080119d8 	.word	0x080119d8
 8003640:	08011a0c 	.word	0x08011a0c
 8003644:	080116c0 	.word	0x080116c0
 8003648:	08011a38 	.word	0x08011a38
 800364c:	08011b88 	.word	0x08011b88

08003650 <CellMonitorsArrayTranslate>:

void CellMonitorsArrayTranslate(void)
{
 8003650:	b490      	push	{r4, r7}
 8003652:	b082      	sub	sp, #8
 8003654:	af00      	add	r7, sp, #0
	uint8_t individualCellPointer = 0;
 8003656:	2300      	movs	r3, #0
 8003658:	71fb      	strb	r3, [r7, #7]

  for(uint8_t modulePointer = 0; modulePointer < cellMonitorICCount; modulePointer++) {
 800365a:	2300      	movs	r3, #0
 800365c:	71bb      	strb	r3, [r7, #6]
 800365e:	e048      	b.n	80036f2 <CellMonitorsArrayTranslate+0xa2>
		if((modulePointer+1) % (cellMonitorICCount/1)==0 && modulePointer != 0)
 8003660:	79bb      	ldrb	r3, [r7, #6]
 8003662:	2b00      	cmp	r3, #0
 8003664:	d021      	beq.n	80036aa <CellMonitorsArrayTranslate+0x5a>
		{ // If end of series string, use lastICNoOfCells instead of noOfCellsPerModule
			for(uint8_t modulePointerCell = 0; modulePointerCell < noOfTotalCells; modulePointerCell++)
 8003666:	2300      	movs	r3, #0
 8003668:	717b      	strb	r3, [r7, #5]
 800366a:	e01a      	b.n	80036a2 <CellMonitorsArrayTranslate+0x52>
			{
				cellVoltagesIndividual[individualCellPointer].cellVoltage = cellModuleVoltages[modulePointer][modulePointerCell];
 800366c:	79ba      	ldrb	r2, [r7, #6]
 800366e:	7978      	ldrb	r0, [r7, #5]
 8003670:	79f9      	ldrb	r1, [r7, #7]
 8003672:	4c24      	ldr	r4, [pc, #144]	; (8003704 <CellMonitorsArrayTranslate+0xb4>)
 8003674:	4613      	mov	r3, r2
 8003676:	00db      	lsls	r3, r3, #3
 8003678:	4413      	add	r3, r2
 800367a:	005b      	lsls	r3, r3, #1
 800367c:	4403      	add	r3, r0
 800367e:	009b      	lsls	r3, r3, #2
 8003680:	4423      	add	r3, r4
 8003682:	681a      	ldr	r2, [r3, #0]
 8003684:	4820      	ldr	r0, [pc, #128]	; (8003708 <CellMonitorsArrayTranslate+0xb8>)
 8003686:	00cb      	lsls	r3, r1, #3
 8003688:	4403      	add	r3, r0
 800368a:	601a      	str	r2, [r3, #0]
				cellVoltagesIndividual[individualCellPointer].cellNumber = individualCellPointer++;
 800368c:	79fa      	ldrb	r2, [r7, #7]
 800368e:	1c53      	adds	r3, r2, #1
 8003690:	71fb      	strb	r3, [r7, #7]
 8003692:	79fb      	ldrb	r3, [r7, #7]
 8003694:	491c      	ldr	r1, [pc, #112]	; (8003708 <CellMonitorsArrayTranslate+0xb8>)
 8003696:	00db      	lsls	r3, r3, #3
 8003698:	440b      	add	r3, r1
 800369a:	711a      	strb	r2, [r3, #4]
			for(uint8_t modulePointerCell = 0; modulePointerCell < noOfTotalCells; modulePointerCell++)
 800369c:	797b      	ldrb	r3, [r7, #5]
 800369e:	3301      	adds	r3, #1
 80036a0:	717b      	strb	r3, [r7, #5]
 80036a2:	797b      	ldrb	r3, [r7, #5]
 80036a4:	2b11      	cmp	r3, #17
 80036a6:	d9e1      	bls.n	800366c <CellMonitorsArrayTranslate+0x1c>
 80036a8:	e020      	b.n	80036ec <CellMonitorsArrayTranslate+0x9c>
			}
		}
		else
		{ // use noOfCellsPerModule as usually
			for(uint8_t modulePointerCell = 0; modulePointerCell < noOfTotalCells; modulePointerCell++) {
 80036aa:	2300      	movs	r3, #0
 80036ac:	713b      	strb	r3, [r7, #4]
 80036ae:	e01a      	b.n	80036e6 <CellMonitorsArrayTranslate+0x96>
				cellVoltagesIndividual[individualCellPointer].cellVoltage = cellModuleVoltages[modulePointer][modulePointerCell];
 80036b0:	79ba      	ldrb	r2, [r7, #6]
 80036b2:	7938      	ldrb	r0, [r7, #4]
 80036b4:	79f9      	ldrb	r1, [r7, #7]
 80036b6:	4c13      	ldr	r4, [pc, #76]	; (8003704 <CellMonitorsArrayTranslate+0xb4>)
 80036b8:	4613      	mov	r3, r2
 80036ba:	00db      	lsls	r3, r3, #3
 80036bc:	4413      	add	r3, r2
 80036be:	005b      	lsls	r3, r3, #1
 80036c0:	4403      	add	r3, r0
 80036c2:	009b      	lsls	r3, r3, #2
 80036c4:	4423      	add	r3, r4
 80036c6:	681a      	ldr	r2, [r3, #0]
 80036c8:	480f      	ldr	r0, [pc, #60]	; (8003708 <CellMonitorsArrayTranslate+0xb8>)
 80036ca:	00cb      	lsls	r3, r1, #3
 80036cc:	4403      	add	r3, r0
 80036ce:	601a      	str	r2, [r3, #0]
				cellVoltagesIndividual[individualCellPointer].cellNumber = individualCellPointer++;
 80036d0:	79fa      	ldrb	r2, [r7, #7]
 80036d2:	1c53      	adds	r3, r2, #1
 80036d4:	71fb      	strb	r3, [r7, #7]
 80036d6:	79fb      	ldrb	r3, [r7, #7]
 80036d8:	490b      	ldr	r1, [pc, #44]	; (8003708 <CellMonitorsArrayTranslate+0xb8>)
 80036da:	00db      	lsls	r3, r3, #3
 80036dc:	440b      	add	r3, r1
 80036de:	711a      	strb	r2, [r3, #4]
			for(uint8_t modulePointerCell = 0; modulePointerCell < noOfTotalCells; modulePointerCell++) {
 80036e0:	793b      	ldrb	r3, [r7, #4]
 80036e2:	3301      	adds	r3, #1
 80036e4:	713b      	strb	r3, [r7, #4]
 80036e6:	793b      	ldrb	r3, [r7, #4]
 80036e8:	2b11      	cmp	r3, #17
 80036ea:	d9e1      	bls.n	80036b0 <CellMonitorsArrayTranslate+0x60>
  for(uint8_t modulePointer = 0; modulePointer < cellMonitorICCount; modulePointer++) {
 80036ec:	79bb      	ldrb	r3, [r7, #6]
 80036ee:	3301      	adds	r3, #1
 80036f0:	71bb      	strb	r3, [r7, #6]
 80036f2:	79bb      	ldrb	r3, [r7, #6]
 80036f4:	2b00      	cmp	r3, #0
 80036f6:	d0b3      	beq.n	8003660 <CellMonitorsArrayTranslate+0x10>
			}
		};
	}
}
 80036f8:	bf00      	nop
 80036fa:	bf00      	nop
 80036fc:	3708      	adds	r7, #8
 80036fe:	46bd      	mov	sp, r7
 8003700:	bc90      	pop	{r4, r7}
 8003702:	4770      	bx	lr
 8003704:	200004fc 	.word	0x200004fc
 8003708:	20001c04 	.word	0x20001c04

0800370c <AuxMonitorsArrayTranslate>:

void AuxMonitorsArrayTranslate(void) {
 800370c:	b490      	push	{r4, r7}
 800370e:	b082      	sub	sp, #8
 8003710:	af00      	add	r7, sp, #0
	uint8_t individualAuxPointer = 0;
 8003712:	2300      	movs	r3, #0
 8003714:	71fb      	strb	r3, [r7, #7]

  for(uint8_t modulePointer = 0; modulePointer < cellMonitorICCount; modulePointer++) {
 8003716:	2300      	movs	r3, #0
 8003718:	71bb      	strb	r3, [r7, #6]
 800371a:	e03e      	b.n	800379a <AuxMonitorsArrayTranslate+0x8e>
	  for(uint8_t modulePointerAux = 0;modulePointerAux < noOfTempSensorPerModule; modulePointerAux++) {
 800371c:	2300      	movs	r3, #0
 800371e:	717b      	strb	r3, [r7, #5]
 8003720:	e035      	b.n	800378e <AuxMonitorsArrayTranslate+0x82>
			if(modulePointerAux < 5)
 8003722:	797b      	ldrb	r3, [r7, #5]
 8003724:	2b04      	cmp	r3, #4
 8003726:	d817      	bhi.n	8003758 <AuxMonitorsArrayTranslate+0x4c>
			{
				auxVoltagesIndividual[individualAuxPointer].auxVoltage = auxModuleVoltages[modulePointer][modulePointerAux];
 8003728:	79ba      	ldrb	r2, [r7, #6]
 800372a:	7978      	ldrb	r0, [r7, #5]
 800372c:	79f9      	ldrb	r1, [r7, #7]
 800372e:	4c1f      	ldr	r4, [pc, #124]	; (80037ac <AuxMonitorsArrayTranslate+0xa0>)
 8003730:	4613      	mov	r3, r2
 8003732:	00db      	lsls	r3, r3, #3
 8003734:	4413      	add	r3, r2
 8003736:	4403      	add	r3, r0
 8003738:	009b      	lsls	r3, r3, #2
 800373a:	4423      	add	r3, r4
 800373c:	681a      	ldr	r2, [r3, #0]
 800373e:	481c      	ldr	r0, [pc, #112]	; (80037b0 <AuxMonitorsArrayTranslate+0xa4>)
 8003740:	00cb      	lsls	r3, r1, #3
 8003742:	4403      	add	r3, r0
 8003744:	601a      	str	r2, [r3, #0]
				auxVoltagesIndividual[individualAuxPointer].auxNumber = individualAuxPointer++;
 8003746:	79fa      	ldrb	r2, [r7, #7]
 8003748:	1c53      	adds	r3, r2, #1
 800374a:	71fb      	strb	r3, [r7, #7]
 800374c:	79fb      	ldrb	r3, [r7, #7]
 800374e:	4918      	ldr	r1, [pc, #96]	; (80037b0 <AuxMonitorsArrayTranslate+0xa4>)
 8003750:	00db      	lsls	r3, r3, #3
 8003752:	440b      	add	r3, r1
 8003754:	711a      	strb	r2, [r3, #4]
 8003756:	e017      	b.n	8003788 <AuxMonitorsArrayTranslate+0x7c>
			}
			else
			{ // when above 5, remove reference voltage measurement from Aux register group B : AVBR4 & AVBR5 for LTC6812 & LTC6813
				auxVoltagesIndividual[individualAuxPointer].auxVoltage = auxModuleVoltages[modulePointer][modulePointerAux+1];
 8003758:	79ba      	ldrb	r2, [r7, #6]
 800375a:	797b      	ldrb	r3, [r7, #5]
 800375c:	1c58      	adds	r0, r3, #1
 800375e:	79f9      	ldrb	r1, [r7, #7]
 8003760:	4c12      	ldr	r4, [pc, #72]	; (80037ac <AuxMonitorsArrayTranslate+0xa0>)
 8003762:	4613      	mov	r3, r2
 8003764:	00db      	lsls	r3, r3, #3
 8003766:	4413      	add	r3, r2
 8003768:	4403      	add	r3, r0
 800376a:	009b      	lsls	r3, r3, #2
 800376c:	4423      	add	r3, r4
 800376e:	681a      	ldr	r2, [r3, #0]
 8003770:	480f      	ldr	r0, [pc, #60]	; (80037b0 <AuxMonitorsArrayTranslate+0xa4>)
 8003772:	00cb      	lsls	r3, r1, #3
 8003774:	4403      	add	r3, r0
 8003776:	601a      	str	r2, [r3, #0]
				auxVoltagesIndividual[individualAuxPointer].auxNumber = individualAuxPointer++;
 8003778:	79fa      	ldrb	r2, [r7, #7]
 800377a:	1c53      	adds	r3, r2, #1
 800377c:	71fb      	strb	r3, [r7, #7]
 800377e:	79fb      	ldrb	r3, [r7, #7]
 8003780:	490b      	ldr	r1, [pc, #44]	; (80037b0 <AuxMonitorsArrayTranslate+0xa4>)
 8003782:	00db      	lsls	r3, r3, #3
 8003784:	440b      	add	r3, r1
 8003786:	711a      	strb	r2, [r3, #4]
	  for(uint8_t modulePointerAux = 0;modulePointerAux < noOfTempSensorPerModule; modulePointerAux++) {
 8003788:	797b      	ldrb	r3, [r7, #5]
 800378a:	3301      	adds	r3, #1
 800378c:	717b      	strb	r3, [r7, #5]
 800378e:	797b      	ldrb	r3, [r7, #5]
 8003790:	2b09      	cmp	r3, #9
 8003792:	d9c6      	bls.n	8003722 <AuxMonitorsArrayTranslate+0x16>
  for(uint8_t modulePointer = 0; modulePointer < cellMonitorICCount; modulePointer++) {
 8003794:	79bb      	ldrb	r3, [r7, #6]
 8003796:	3301      	adds	r3, #1
 8003798:	71bb      	strb	r3, [r7, #6]
 800379a:	79bb      	ldrb	r3, [r7, #6]
 800379c:	2b00      	cmp	r3, #0
 800379e:	d0bd      	beq.n	800371c <AuxMonitorsArrayTranslate+0x10>
			}
		}
	}
}
 80037a0:	bf00      	nop
 80037a2:	bf00      	nop
 80037a4:	3708      	adds	r7, #8
 80037a6:	46bd      	mov	sp, r7
 80037a8:	bc90      	pop	{r4, r7}
 80037aa:	4770      	bx	lr
 80037ac:	20001a78 	.word	0x20001a78
 80037b0:	20001ba4 	.word	0x20001ba4

080037b4 <calculateMaxandMinCellVoltages>:

void calculateMaxandMinCellVoltages(void)
{
 80037b4:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 80037b8:	b086      	sub	sp, #24
 80037ba:	af04      	add	r7, sp, #16
	cellVoltageHigh = 0.0f;
 80037bc:	4b3d      	ldr	r3, [pc, #244]	; (80038b4 <calculateMaxandMinCellVoltages+0x100>)
 80037be:	f04f 0200 	mov.w	r2, #0
 80037c2:	601a      	str	r2, [r3, #0]
	cellVoltageLow = 10.0f;
 80037c4:	4b3c      	ldr	r3, [pc, #240]	; (80038b8 <calculateMaxandMinCellVoltages+0x104>)
 80037c6:	4a3d      	ldr	r2, [pc, #244]	; (80038bc <calculateMaxandMinCellVoltages+0x108>)
 80037c8:	601a      	str	r2, [r3, #0]
	for(uint8_t cellPointer = 0; cellPointer < noOfTotalCells; cellPointer++)
 80037ca:	2300      	movs	r3, #0
 80037cc:	71fb      	strb	r3, [r7, #7]
 80037ce:	e039      	b.n	8003844 <calculateMaxandMinCellVoltages+0x90>
	{
		if(cellVoltagesIndividual[cellPointer].cellVoltage > cellVoltageHigh)
 80037d0:	79fb      	ldrb	r3, [r7, #7]
 80037d2:	4a3b      	ldr	r2, [pc, #236]	; (80038c0 <calculateMaxandMinCellVoltages+0x10c>)
 80037d4:	00db      	lsls	r3, r3, #3
 80037d6:	4413      	add	r3, r2
 80037d8:	ed93 7a00 	vldr	s14, [r3]
 80037dc:	4b35      	ldr	r3, [pc, #212]	; (80038b4 <calculateMaxandMinCellVoltages+0x100>)
 80037de:	edd3 7a00 	vldr	s15, [r3]
 80037e2:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80037e6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80037ea:	dd06      	ble.n	80037fa <calculateMaxandMinCellVoltages+0x46>
		{
			cellVoltageHigh = cellVoltagesIndividual[cellPointer].cellVoltage;
 80037ec:	79fb      	ldrb	r3, [r7, #7]
 80037ee:	4a34      	ldr	r2, [pc, #208]	; (80038c0 <calculateMaxandMinCellVoltages+0x10c>)
 80037f0:	00db      	lsls	r3, r3, #3
 80037f2:	4413      	add	r3, r2
 80037f4:	681b      	ldr	r3, [r3, #0]
 80037f6:	4a2f      	ldr	r2, [pc, #188]	; (80038b4 <calculateMaxandMinCellVoltages+0x100>)
 80037f8:	6013      	str	r3, [r2, #0]
		}
		if(cellVoltagesIndividual[cellPointer].cellVoltage < cellVoltageLow && cellVoltagesIndividual[cellPointer].cellVoltage > 0.5f)
 80037fa:	79fb      	ldrb	r3, [r7, #7]
 80037fc:	4a30      	ldr	r2, [pc, #192]	; (80038c0 <calculateMaxandMinCellVoltages+0x10c>)
 80037fe:	00db      	lsls	r3, r3, #3
 8003800:	4413      	add	r3, r2
 8003802:	ed93 7a00 	vldr	s14, [r3]
 8003806:	4b2c      	ldr	r3, [pc, #176]	; (80038b8 <calculateMaxandMinCellVoltages+0x104>)
 8003808:	edd3 7a00 	vldr	s15, [r3]
 800380c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003810:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003814:	d513      	bpl.n	800383e <calculateMaxandMinCellVoltages+0x8a>
 8003816:	79fb      	ldrb	r3, [r7, #7]
 8003818:	4a29      	ldr	r2, [pc, #164]	; (80038c0 <calculateMaxandMinCellVoltages+0x10c>)
 800381a:	00db      	lsls	r3, r3, #3
 800381c:	4413      	add	r3, r2
 800381e:	edd3 7a00 	vldr	s15, [r3]
 8003822:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8003826:	eef4 7ac7 	vcmpe.f32	s15, s14
 800382a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800382e:	dd06      	ble.n	800383e <calculateMaxandMinCellVoltages+0x8a>
		{
			cellVoltageLow = cellVoltagesIndividual[cellPointer].cellVoltage;
 8003830:	79fb      	ldrb	r3, [r7, #7]
 8003832:	4a23      	ldr	r2, [pc, #140]	; (80038c0 <calculateMaxandMinCellVoltages+0x10c>)
 8003834:	00db      	lsls	r3, r3, #3
 8003836:	4413      	add	r3, r2
 8003838:	681b      	ldr	r3, [r3, #0]
 800383a:	4a1f      	ldr	r2, [pc, #124]	; (80038b8 <calculateMaxandMinCellVoltages+0x104>)
 800383c:	6013      	str	r3, [r2, #0]
	for(uint8_t cellPointer = 0; cellPointer < noOfTotalCells; cellPointer++)
 800383e:	79fb      	ldrb	r3, [r7, #7]
 8003840:	3301      	adds	r3, #1
 8003842:	71fb      	strb	r3, [r7, #7]
 8003844:	79fb      	ldrb	r3, [r7, #7]
 8003846:	2b11      	cmp	r3, #17
 8003848:	d9c2      	bls.n	80037d0 <calculateMaxandMinCellVoltages+0x1c>
		}
	}
	maxImbalanceVoltage = cellVoltageHigh - cellVoltageLow;
 800384a:	4b1a      	ldr	r3, [pc, #104]	; (80038b4 <calculateMaxandMinCellVoltages+0x100>)
 800384c:	ed93 7a00 	vldr	s14, [r3]
 8003850:	4b19      	ldr	r3, [pc, #100]	; (80038b8 <calculateMaxandMinCellVoltages+0x104>)
 8003852:	edd3 7a00 	vldr	s15, [r3]
 8003856:	ee77 7a67 	vsub.f32	s15, s14, s15
 800385a:	4b1a      	ldr	r3, [pc, #104]	; (80038c4 <calculateMaxandMinCellVoltages+0x110>)
 800385c:	edc3 7a00 	vstr	s15, [r3]
	sprintf(buffer, "Max Cell Voltage = %.3f, Min Cell Voltage = %.3f , Max Imbalance Voltage = %.3f\r\n",cellVoltageHigh, cellVoltageLow, maxImbalanceVoltage);
 8003860:	4b14      	ldr	r3, [pc, #80]	; (80038b4 <calculateMaxandMinCellVoltages+0x100>)
 8003862:	681b      	ldr	r3, [r3, #0]
 8003864:	4618      	mov	r0, r3
 8003866:	f7fc fe6f 	bl	8000548 <__aeabi_f2d>
 800386a:	4680      	mov	r8, r0
 800386c:	4689      	mov	r9, r1
 800386e:	4b12      	ldr	r3, [pc, #72]	; (80038b8 <calculateMaxandMinCellVoltages+0x104>)
 8003870:	681b      	ldr	r3, [r3, #0]
 8003872:	4618      	mov	r0, r3
 8003874:	f7fc fe68 	bl	8000548 <__aeabi_f2d>
 8003878:	4604      	mov	r4, r0
 800387a:	460d      	mov	r5, r1
 800387c:	4b11      	ldr	r3, [pc, #68]	; (80038c4 <calculateMaxandMinCellVoltages+0x110>)
 800387e:	681b      	ldr	r3, [r3, #0]
 8003880:	4618      	mov	r0, r3
 8003882:	f7fc fe61 	bl	8000548 <__aeabi_f2d>
 8003886:	4602      	mov	r2, r0
 8003888:	460b      	mov	r3, r1
 800388a:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800388e:	e9cd 4500 	strd	r4, r5, [sp]
 8003892:	4642      	mov	r2, r8
 8003894:	464b      	mov	r3, r9
 8003896:	490c      	ldr	r1, [pc, #48]	; (80038c8 <calculateMaxandMinCellVoltages+0x114>)
 8003898:	480c      	ldr	r0, [pc, #48]	; (80038cc <calculateMaxandMinCellVoltages+0x118>)
 800389a:	f00b fdad 	bl	800f3f8 <siprintf>
	send_uart(buffer);
 800389e:	480b      	ldr	r0, [pc, #44]	; (80038cc <calculateMaxandMinCellVoltages+0x118>)
 80038a0:	f7ff fad4 	bl	8002e4c <send_uart>
	clear_buffer();
 80038a4:	f7ff fab6 	bl	8002e14 <clear_buffer>

}
 80038a8:	bf00      	nop
 80038aa:	3708      	adds	r7, #8
 80038ac:	46bd      	mov	sp, r7
 80038ae:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 80038b2:	bf00      	nop
 80038b4:	200004f4 	.word	0x200004f4
 80038b8:	200015f8 	.word	0x200015f8
 80038bc:	41200000 	.word	0x41200000
 80038c0:	20001c04 	.word	0x20001c04
 80038c4:	20001c94 	.word	0x20001c94
 80038c8:	08011bb4 	.word	0x08011bb4
 80038cc:	20001648 	.word	0x20001648

080038d0 <cellBalancingTask>:

void cellBalancingTask(void)
{
 80038d0:	b580      	push	{r7, lr}
 80038d2:	b082      	sub	sp, #8
 80038d4:	af00      	add	r7, sp, #0
	static uint32_t delayTimeHolder = 100;
	static bool     delaytoggle = false;
	uint8_t modulePointer = 0;
 80038d6:	2300      	movs	r3, #0
 80038d8:	713b      	strb	r3, [r7, #4]
	uint8_t cellInMaskPointer = 0;
 80038da:	2300      	movs	r3, #0
 80038dc:	70fb      	strb	r3, [r7, #3]
	uint8_t seriesCount = 0;
 80038de:	2300      	movs	r3, #0
 80038e0:	70bb      	strb	r3, [r7, #2]
	uint8_t moduleCount = 0;
 80038e2:	2300      	movs	r3, #0
 80038e4:	707b      	strb	r3, [r7, #1]

	if(modDelayTick1ms(&CellBalanceUpdateLastTick,delayTimeHolder))
 80038e6:	4b5f      	ldr	r3, [pc, #380]	; (8003a64 <cellBalancingTask+0x194>)
 80038e8:	681b      	ldr	r3, [r3, #0]
 80038ea:	4619      	mov	r1, r3
 80038ec:	485e      	ldr	r0, [pc, #376]	; (8003a68 <cellBalancingTask+0x198>)
 80038ee:	f000 fe48 	bl	8004582 <modDelayTick1ms>
 80038f2:	4603      	mov	r3, r0
 80038f4:	2b00      	cmp	r3, #0
 80038f6:	d041      	beq.n	800397c <cellBalancingTask+0xac>
	{
		delaytoggle ^= true;
 80038f8:	4b5c      	ldr	r3, [pc, #368]	; (8003a6c <cellBalancingTask+0x19c>)
 80038fa:	781b      	ldrb	r3, [r3, #0]
 80038fc:	f083 0301 	eor.w	r3, r3, #1
 8003900:	b2db      	uxtb	r3, r3
 8003902:	2b00      	cmp	r3, #0
 8003904:	bf14      	ite	ne
 8003906:	2301      	movne	r3, #1
 8003908:	2300      	moveq	r3, #0
 800390a:	b2da      	uxtb	r2, r3
 800390c:	4b57      	ldr	r3, [pc, #348]	; (8003a6c <cellBalancingTask+0x19c>)
 800390e:	701a      	strb	r2, [r3, #0]
		delayTimeHolder = delaytoggle ? cellBalanceUpdateTime : 200;
 8003910:	4b56      	ldr	r3, [pc, #344]	; (8003a6c <cellBalancingTask+0x19c>)
 8003912:	781b      	ldrb	r3, [r3, #0]
 8003914:	2b00      	cmp	r3, #0
 8003916:	d002      	beq.n	800391e <cellBalancingTask+0x4e>
 8003918:	f44f 637a 	mov.w	r3, #4000	; 0xfa0
 800391c:	e000      	b.n	8003920 <cellBalancingTask+0x50>
 800391e:	23c8      	movs	r3, #200	; 0xc8
 8003920:	4a50      	ldr	r2, [pc, #320]	; (8003a64 <cellBalancingTask+0x194>)
 8003922:	6013      	str	r3, [r2, #0]

		if(delaytoggle)
 8003924:	4b51      	ldr	r3, [pc, #324]	; (8003a6c <cellBalancingTask+0x19c>)
 8003926:	781b      	ldrb	r3, [r3, #0]
 8003928:	2b00      	cmp	r3, #0
 800392a:	d027      	beq.n	800397c <cellBalancingTask+0xac>
		{

			for(uint8_t cellPointer = 0; cellPointer< noOfTotalCells ; cellPointer += 2)
 800392c:	2300      	movs	r3, #0
 800392e:	71fb      	strb	r3, [r7, #7]
 8003930:	e021      	b.n	8003976 <cellBalancingTask+0xa6>
			{
				if(cellVoltagesIndividual[cellPointer].cellVoltage > (cellVoltageLow + cellBalanceThreshold))
 8003932:	79fb      	ldrb	r3, [r7, #7]
 8003934:	4a4e      	ldr	r2, [pc, #312]	; (8003a70 <cellBalancingTask+0x1a0>)
 8003936:	00db      	lsls	r3, r3, #3
 8003938:	4413      	add	r3, r2
 800393a:	ed93 7a00 	vldr	s14, [r3]
 800393e:	4b4d      	ldr	r3, [pc, #308]	; (8003a74 <cellBalancingTask+0x1a4>)
 8003940:	edd3 7a00 	vldr	s15, [r3]
 8003944:	eddf 6a4c 	vldr	s13, [pc, #304]	; 8003a78 <cellBalancingTask+0x1a8>
 8003948:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800394c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003950:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003954:	dd06      	ble.n	8003964 <cellBalancingTask+0x94>
				{
					cellVoltagesIndividual[cellPointer].cellBleedActive = true;
 8003956:	79fb      	ldrb	r3, [r7, #7]
 8003958:	4a45      	ldr	r2, [pc, #276]	; (8003a70 <cellBalancingTask+0x1a0>)
 800395a:	00db      	lsls	r3, r3, #3
 800395c:	4413      	add	r3, r2
 800395e:	2201      	movs	r2, #1
 8003960:	715a      	strb	r2, [r3, #5]
 8003962:	e005      	b.n	8003970 <cellBalancingTask+0xa0>
				}
				else
				{
					cellVoltagesIndividual[cellPointer].cellBleedActive = false;
 8003964:	79fb      	ldrb	r3, [r7, #7]
 8003966:	4a42      	ldr	r2, [pc, #264]	; (8003a70 <cellBalancingTask+0x1a0>)
 8003968:	00db      	lsls	r3, r3, #3
 800396a:	4413      	add	r3, r2
 800396c:	2200      	movs	r2, #0
 800396e:	715a      	strb	r2, [r3, #5]
			for(uint8_t cellPointer = 0; cellPointer< noOfTotalCells ; cellPointer += 2)
 8003970:	79fb      	ldrb	r3, [r7, #7]
 8003972:	3302      	adds	r3, #2
 8003974:	71fb      	strb	r3, [r7, #7]
 8003976:	79fb      	ldrb	r3, [r7, #7]
 8003978:	2b11      	cmp	r3, #17
 800397a:	d9da      	bls.n	8003932 <cellBalancingTask+0x62>
			}
		}
	}

	// Clear array
	for(uint8_t moduleClearPointer = 0; moduleClearPointer < NoOfCellMonitorsPossibleOnBMS; moduleClearPointer++)
 800397c:	2300      	movs	r3, #0
 800397e:	71bb      	strb	r3, [r7, #6]
 8003980:	e007      	b.n	8003992 <cellBalancingTask+0xc2>
	{
		cellModuleBalanceResistorEnableMask[moduleClearPointer] = 0;
 8003982:	79bb      	ldrb	r3, [r7, #6]
 8003984:	4a3d      	ldr	r2, [pc, #244]	; (8003a7c <cellBalancingTask+0x1ac>)
 8003986:	2100      	movs	r1, #0
 8003988:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	for(uint8_t moduleClearPointer = 0; moduleClearPointer < NoOfCellMonitorsPossibleOnBMS; moduleClearPointer++)
 800398c:	79bb      	ldrb	r3, [r7, #6]
 800398e:	3301      	adds	r3, #1
 8003990:	71bb      	strb	r3, [r7, #6]
 8003992:	79bb      	ldrb	r3, [r7, #6]
 8003994:	2b00      	cmp	r3, #0
 8003996:	d0f4      	beq.n	8003982 <cellBalancingTask+0xb2>
	}
	for(uint8_t cellPointer = 0; cellPointer < noOfCellsSeries*noOfParallelModules; cellPointer++)
 8003998:	2300      	movs	r3, #0
 800399a:	717b      	strb	r3, [r7, #5]
 800399c:	e056      	b.n	8003a4c <cellBalancingTask+0x17c>
	{
		seriesCount = cellPointer/noOfCellsSeries;
 800399e:	797b      	ldrb	r3, [r7, #5]
 80039a0:	4a37      	ldr	r2, [pc, #220]	; (8003a80 <cellBalancingTask+0x1b0>)
 80039a2:	fba2 2303 	umull	r2, r3, r2, r3
 80039a6:	089b      	lsrs	r3, r3, #2
 80039a8:	70bb      	strb	r3, [r7, #2]
		moduleCount = seriesCount*(cellMonitorICCount/noOfParallelModules);
 80039aa:	78bb      	ldrb	r3, [r7, #2]
 80039ac:	707b      	strb	r3, [r7, #1]
		modulePointer = moduleCount + (cellPointer % noOfCellsSeries)/noOfCellsPerModule;
 80039ae:	797a      	ldrb	r2, [r7, #5]
 80039b0:	4b33      	ldr	r3, [pc, #204]	; (8003a80 <cellBalancingTask+0x1b0>)
 80039b2:	fba3 1302 	umull	r1, r3, r3, r2
 80039b6:	0899      	lsrs	r1, r3, #2
 80039b8:	460b      	mov	r3, r1
 80039ba:	00db      	lsls	r3, r3, #3
 80039bc:	440b      	add	r3, r1
 80039be:	005b      	lsls	r3, r3, #1
 80039c0:	1ad3      	subs	r3, r2, r3
 80039c2:	b2db      	uxtb	r3, r3
 80039c4:	4a2e      	ldr	r2, [pc, #184]	; (8003a80 <cellBalancingTask+0x1b0>)
 80039c6:	fba2 2303 	umull	r2, r3, r2, r3
 80039ca:	089b      	lsrs	r3, r3, #2
 80039cc:	b2da      	uxtb	r2, r3
 80039ce:	787b      	ldrb	r3, [r7, #1]
 80039d0:	4413      	add	r3, r2
 80039d2:	713b      	strb	r3, [r7, #4]
		cellInMaskPointer = (cellPointer - (seriesCount*noOfCellsSeries)) % noOfCellsPerModule;
 80039d4:	797a      	ldrb	r2, [r7, #5]
 80039d6:	78bb      	ldrb	r3, [r7, #2]
 80039d8:	f06f 0111 	mvn.w	r1, #17
 80039dc:	fb01 f303 	mul.w	r3, r1, r3
 80039e0:	441a      	add	r2, r3
 80039e2:	4b27      	ldr	r3, [pc, #156]	; (8003a80 <cellBalancingTask+0x1b0>)
 80039e4:	fb83 1302 	smull	r1, r3, r3, r2
 80039e8:	1099      	asrs	r1, r3, #2
 80039ea:	17d3      	asrs	r3, r2, #31
 80039ec:	1ac9      	subs	r1, r1, r3
 80039ee:	460b      	mov	r3, r1
 80039f0:	00db      	lsls	r3, r3, #3
 80039f2:	440b      	add	r3, r1
 80039f4:	005b      	lsls	r3, r3, #1
 80039f6:	1ad1      	subs	r1, r2, r3
 80039f8:	460b      	mov	r3, r1
 80039fa:	70fb      	strb	r3, [r7, #3]

		if(cellVoltagesIndividual[cellPointer].cellBleedActive)
 80039fc:	797b      	ldrb	r3, [r7, #5]
 80039fe:	4a1c      	ldr	r2, [pc, #112]	; (8003a70 <cellBalancingTask+0x1a0>)
 8003a00:	00db      	lsls	r3, r3, #3
 8003a02:	4413      	add	r3, r2
 8003a04:	795b      	ldrb	r3, [r3, #5]
 8003a06:	2b00      	cmp	r3, #0
 8003a08:	d00e      	beq.n	8003a28 <cellBalancingTask+0x158>
			cellModuleBalanceResistorEnableMask[modulePointer] |= (1 << cellInMaskPointer);
 8003a0a:	793b      	ldrb	r3, [r7, #4]
 8003a0c:	4a1b      	ldr	r2, [pc, #108]	; (8003a7c <cellBalancingTask+0x1ac>)
 8003a0e:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8003a12:	78fb      	ldrb	r3, [r7, #3]
 8003a14:	2101      	movs	r1, #1
 8003a16:	fa01 f303 	lsl.w	r3, r1, r3
 8003a1a:	4619      	mov	r1, r3
 8003a1c:	793b      	ldrb	r3, [r7, #4]
 8003a1e:	430a      	orrs	r2, r1
 8003a20:	4916      	ldr	r1, [pc, #88]	; (8003a7c <cellBalancingTask+0x1ac>)
 8003a22:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 8003a26:	e00e      	b.n	8003a46 <cellBalancingTask+0x176>
		else
			cellModuleBalanceResistorEnableMask[modulePointer] &= ~(1 << cellInMaskPointer);
 8003a28:	793b      	ldrb	r3, [r7, #4]
 8003a2a:	4a14      	ldr	r2, [pc, #80]	; (8003a7c <cellBalancingTask+0x1ac>)
 8003a2c:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8003a30:	78fb      	ldrb	r3, [r7, #3]
 8003a32:	2101      	movs	r1, #1
 8003a34:	fa01 f303 	lsl.w	r3, r1, r3
 8003a38:	43db      	mvns	r3, r3
 8003a3a:	4619      	mov	r1, r3
 8003a3c:	793b      	ldrb	r3, [r7, #4]
 8003a3e:	400a      	ands	r2, r1
 8003a40:	490e      	ldr	r1, [pc, #56]	; (8003a7c <cellBalancingTask+0x1ac>)
 8003a42:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	for(uint8_t cellPointer = 0; cellPointer < noOfCellsSeries*noOfParallelModules; cellPointer++)
 8003a46:	797b      	ldrb	r3, [r7, #5]
 8003a48:	3301      	adds	r3, #1
 8003a4a:	717b      	strb	r3, [r7, #5]
 8003a4c:	797b      	ldrb	r3, [r7, #5]
 8003a4e:	2b11      	cmp	r3, #17
 8003a50:	d9a5      	bls.n	800399e <cellBalancingTask+0xce>
	}

	driverSWLTC6804EnableBalanceResistorsArray(cellModuleBalanceResistorEnableMask, CELL_MON_LTC6811_1);
 8003a52:	2101      	movs	r1, #1
 8003a54:	4809      	ldr	r0, [pc, #36]	; (8003a7c <cellBalancingTask+0x1ac>)
 8003a56:	f7fe fb43 	bl	80020e0 <driverSWLTC6804EnableBalanceResistorsArray>
}
 8003a5a:	bf00      	nop
 8003a5c:	3708      	adds	r7, #8
 8003a5e:	46bd      	mov	sp, r7
 8003a60:	bd80      	pop	{r7, pc}
 8003a62:	bf00      	nop
 8003a64:	20000004 	.word	0x20000004
 8003a68:	20001600 	.word	0x20001600
 8003a6c:	20000230 	.word	0x20000230
 8003a70:	20001c04 	.word	0x20001c04
 8003a74:	200015f8 	.word	0x200015f8
 8003a78:	3c23d70a 	.word	0x3c23d70a
 8003a7c:	200015fc 	.word	0x200015fc
 8003a80:	38e38e39 	.word	0x38e38e39

08003a84 <init_LTC6813>:

void init_LTC6813(void)
{
 8003a84:	b590      	push	{r4, r7, lr}
 8003a86:	b093      	sub	sp, #76	; 0x4c
 8003a88:	af08      	add	r7, sp, #32
	driverLTC6804ConfigStructTypedef configStruct;
	configStruct.GPIO1                    = true;																														// Do not pull down this pin (false = pull down)
 8003a8a:	2301      	movs	r3, #1
 8003a8c:	713b      	strb	r3, [r7, #4]
	configStruct.GPIO2                    = true;																														//
 8003a8e:	2301      	movs	r3, #1
 8003a90:	717b      	strb	r3, [r7, #5]
	configStruct.GPIO3                    = true;																														//
 8003a92:	2301      	movs	r3, #1
 8003a94:	71bb      	strb	r3, [r7, #6]
	configStruct.GPIO4                    = true;																														//
 8003a96:	2301      	movs	r3, #1
 8003a98:	71fb      	strb	r3, [r7, #7]
	configStruct.GPIO5                    = true;																														//
 8003a9a:	2301      	movs	r3, #1
 8003a9c:	723b      	strb	r3, [r7, #8]
	configStruct.GPIO6                    = true;																														//
 8003a9e:	2301      	movs	r3, #1
 8003aa0:	727b      	strb	r3, [r7, #9]
	configStruct.GPIO7                    = true;																														//
 8003aa2:	2301      	movs	r3, #1
 8003aa4:	72bb      	strb	r3, [r7, #10]
	configStruct.GPIO8                    = true;																														//
 8003aa6:	2301      	movs	r3, #1
 8003aa8:	72fb      	strb	r3, [r7, #11]
	configStruct.GPIO9                    = true;																														//
 8003aaa:	2301      	movs	r3, #1
 8003aac:	733b      	strb	r3, [r7, #12]
	configStruct.ReferenceON              = true;																														// Reference ON
 8003aae:	2301      	movs	r3, #1
 8003ab0:	737b      	strb	r3, [r7, #13]
	configStruct.ADCOption                = true;																											  		// ADC Option register for configuration of over sampling ratio
 8003ab2:	2301      	movs	r3, #1
 8003ab4:	73fb      	strb	r3, [r7, #15]
	configStruct.noOfCells                = 18;			// Number of cells to monitor (that can cause interrupt)
 8003ab6:	2312      	movs	r3, #18
 8003ab8:	743b      	strb	r3, [r7, #16]
	configStruct.DisChargeEnableMask      = 0x00000000;	// Set enable state of discharge, 1=EnableDischarge, 0=DisableDischarge
 8003aba:	2300      	movs	r3, #0
 8003abc:	617b      	str	r3, [r7, #20]
	configStruct.DischargeTimout          = 0;		// Discharge timout value / limit
 8003abe:	2300      	movs	r3, #0
 8003ac0:	763b      	strb	r3, [r7, #24]
	configStruct.CellUnderVoltageLimit    = 2.80f; // Undervoltage level, cell voltages under this limit will cause interrupt
 8003ac2:	4b42      	ldr	r3, [pc, #264]	; (8003bcc <init_LTC6813+0x148>)
 8003ac4:	61fb      	str	r3, [r7, #28]
	configStruct.CellOverVoltageLimit     = 4.20f;
 8003ac6:	4b42      	ldr	r3, [pc, #264]	; (8003bd0 <init_LTC6813+0x14c>)
 8003ac8:	623b      	str	r3, [r7, #32]

	driverSWLTC6804Init(configStruct, NoOfCellMonitorsPossibleOnBMS, noOfTotalCells, noOfTempSensorPerModule,CELL_MON_LTC6811_1);
 8003aca:	2301      	movs	r3, #1
 8003acc:	9307      	str	r3, [sp, #28]
 8003ace:	230a      	movs	r3, #10
 8003ad0:	9306      	str	r3, [sp, #24]
 8003ad2:	2312      	movs	r3, #18
 8003ad4:	9305      	str	r3, [sp, #20]
 8003ad6:	2301      	movs	r3, #1
 8003ad8:	9304      	str	r3, [sp, #16]
 8003ada:	466c      	mov	r4, sp
 8003adc:	f107 0314 	add.w	r3, r7, #20
 8003ae0:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8003ae2:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 8003ae6:	1d3b      	adds	r3, r7, #4
 8003ae8:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8003aea:	f7fd f9cf 	bl	8000e8c <driverSWLTC6804Init>

	for( uint8_t modulePointer = 0; modulePointer < NoOfCellMonitorsPossibleOnBMS; modulePointer++)
 8003aee:	2300      	movs	r3, #0
 8003af0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8003af4:	e02c      	b.n	8003b50 <init_LTC6813+0xcc>
	{
		for(uint8_t cellPointer = 0; cellPointer < noOfTotalCells; cellPointer++)
 8003af6:	2300      	movs	r3, #0
 8003af8:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 8003afc:	e013      	b.n	8003b26 <init_LTC6813+0xa2>
			cellModuleVoltages[modulePointer][cellPointer] = 0.0f;
 8003afe:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 8003b02:	f897 1026 	ldrb.w	r1, [r7, #38]	; 0x26
 8003b06:	4833      	ldr	r0, [pc, #204]	; (8003bd4 <init_LTC6813+0x150>)
 8003b08:	4613      	mov	r3, r2
 8003b0a:	00db      	lsls	r3, r3, #3
 8003b0c:	4413      	add	r3, r2
 8003b0e:	005b      	lsls	r3, r3, #1
 8003b10:	440b      	add	r3, r1
 8003b12:	009b      	lsls	r3, r3, #2
 8003b14:	4403      	add	r3, r0
 8003b16:	f04f 0200 	mov.w	r2, #0
 8003b1a:	601a      	str	r2, [r3, #0]
		for(uint8_t cellPointer = 0; cellPointer < noOfTotalCells; cellPointer++)
 8003b1c:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8003b20:	3301      	adds	r3, #1
 8003b22:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 8003b26:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8003b2a:	2b11      	cmp	r3, #17
 8003b2c:	d9e7      	bls.n	8003afe <init_LTC6813+0x7a>

		cellModuleBalanceResistorEnableMask[modulePointer] = 0;
 8003b2e:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8003b32:	4a29      	ldr	r2, [pc, #164]	; (8003bd8 <init_LTC6813+0x154>)
 8003b34:	2100      	movs	r1, #0
 8003b36:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		cellModuleBalanceResistorEnableMaskTest[modulePointer] = 0;
 8003b3a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8003b3e:	4a27      	ldr	r2, [pc, #156]	; (8003bdc <init_LTC6813+0x158>)
 8003b40:	2100      	movs	r1, #0
 8003b42:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	for( uint8_t modulePointer = 0; modulePointer < NoOfCellMonitorsPossibleOnBMS; modulePointer++)
 8003b46:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8003b4a:	3301      	adds	r3, #1
 8003b4c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8003b50:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8003b54:	2b00      	cmp	r3, #0
 8003b56:	d0ce      	beq.n	8003af6 <init_LTC6813+0x72>
	}
	for( uint8_t modulePointer = 0; modulePointer < NoOfCellMonitorsPossibleOnBMS; modulePointer++)
 8003b58:	2300      	movs	r3, #0
 8003b5a:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
 8003b5e:	e01f      	b.n	8003ba0 <init_LTC6813+0x11c>
	{
		for(uint8_t auxPointer = 0; auxPointer < noOfTempSensorPerModule; auxPointer++)
 8003b60:	2300      	movs	r3, #0
 8003b62:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
 8003b66:	e012      	b.n	8003b8e <init_LTC6813+0x10a>
			auxModuleVoltages[modulePointer][auxPointer] = 0.0f;
 8003b68:	f897 2025 	ldrb.w	r2, [r7, #37]	; 0x25
 8003b6c:	f897 1024 	ldrb.w	r1, [r7, #36]	; 0x24
 8003b70:	481b      	ldr	r0, [pc, #108]	; (8003be0 <init_LTC6813+0x15c>)
 8003b72:	4613      	mov	r3, r2
 8003b74:	00db      	lsls	r3, r3, #3
 8003b76:	4413      	add	r3, r2
 8003b78:	440b      	add	r3, r1
 8003b7a:	009b      	lsls	r3, r3, #2
 8003b7c:	4403      	add	r3, r0
 8003b7e:	f04f 0200 	mov.w	r2, #0
 8003b82:	601a      	str	r2, [r3, #0]
		for(uint8_t auxPointer = 0; auxPointer < noOfTempSensorPerModule; auxPointer++)
 8003b84:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8003b88:	3301      	adds	r3, #1
 8003b8a:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
 8003b8e:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8003b92:	2b09      	cmp	r3, #9
 8003b94:	d9e8      	bls.n	8003b68 <init_LTC6813+0xe4>
	for( uint8_t modulePointer = 0; modulePointer < NoOfCellMonitorsPossibleOnBMS; modulePointer++)
 8003b96:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 8003b9a:	3301      	adds	r3, #1
 8003b9c:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
 8003ba0:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 8003ba4:	2b00      	cmp	r3, #0
 8003ba6:	d0db      	beq.n	8003b60 <init_LTC6813+0xdc>
	}

	driverSWLTC6804ResetCellVoltageRegisters();
 8003ba8:	f7fd fa00 	bl	8000fac <driverSWLTC6804ResetCellVoltageRegisters>
	driverSWLTC6804StartCellVoltageConversion(MD_FILTERED,DCP_DISABLED,CELL_CH_ALL);
 8003bac:	2200      	movs	r2, #0
 8003bae:	2100      	movs	r1, #0
 8003bb0:	2003      	movs	r0, #3
 8003bb2:	f7fd fa3d 	bl	8001030 <driverSWLTC6804StartCellVoltageConversion>
	//driverSWLTC6804StartCellVoltageConversion(MD_FILTERED,DCP_ENABLED,CELL_CH_ALL);
	driverSWLTC6804ResetAuxRegisters();
 8003bb6:	f7fd fa1a 	bl	8000fee <driverSWLTC6804ResetAuxRegisters>
	driverSWLTC6804StartAuxVoltageConversion(MD_FILTERED, AUX_CH_ALL);
 8003bba:	2100      	movs	r1, #0
 8003bbc:	2003      	movs	r0, #3
 8003bbe:	f7fd fa77 	bl	80010b0 <driverSWLTC6804StartAuxVoltageConversion>
	//driverSWLTC6804StartLoadedCellVoltageConversion(MD_FILTERED,DCP_ENABLED,CELL_CH_ALL,true);
	//driverSWLTC6804ResetAuxRegisters();
	//driverSWLTC6804StartCellAndAuxVoltageConversion(MD_FILTERED, DCP_DISABLED);

}
 8003bc2:	bf00      	nop
 8003bc4:	372c      	adds	r7, #44	; 0x2c
 8003bc6:	46bd      	mov	sp, r7
 8003bc8:	bd90      	pop	{r4, r7, pc}
 8003bca:	bf00      	nop
 8003bcc:	40333333 	.word	0x40333333
 8003bd0:	40866666 	.word	0x40866666
 8003bd4:	200004fc 	.word	0x200004fc
 8003bd8:	200015fc 	.word	0x200015fc
 8003bdc:	2000162c 	.word	0x2000162c
 8003be0:	20001a78 	.word	0x20001a78

08003be4 <unit_test_LTC6813>:
void unit_test_LTC6813(void)
{
 8003be4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003be8:	b0be      	sub	sp, #248	; 0xf8
 8003bea:	af22      	add	r7, sp, #136	; 0x88

	//driverSWLTC6804StartCellAndAuxVoltageConversion(MD_FILTERED, DCP_DISABLED);
	//HAL_Delay(300);
	if(driverSWLTC6804ReadCellVoltagesArray(cellModuleVoltages))
 8003bec:	48b5      	ldr	r0, [pc, #724]	; (8003ec4 <unit_test_LTC6813+0x2e0>)
 8003bee:	f7fd fa99 	bl	8001124 <driverSWLTC6804ReadCellVoltagesArray>
 8003bf2:	4603      	mov	r3, r0
 8003bf4:	2b00      	cmp	r3, #0
 8003bf6:	f000 8122 	beq.w	8003e3e <unit_test_LTC6813+0x25a>
	{
		CellMonitorsArrayTranslate();
 8003bfa:	f7ff fd29 	bl	8003650 <CellMonitorsArrayTranslate>
		sprintf(buffer,"C1:%f,C2:%f,C3:%f,C4:%f,C5:%f,C6:%f,C7:%f,C8:%f,C9:%f,C10:%f,C11:%f,C12:%f,C13:%f,C14:%f,C15:%f,C16:%f,C17:%f,C18:%f,\r\n",
				cellModuleVoltages[0][0],cellModuleVoltages[0][1],cellModuleVoltages[0][2],cellModuleVoltages[0][3],cellModuleVoltages[0][4],cellModuleVoltages[0][5],cellModuleVoltages[0][6],
 8003bfe:	4bb1      	ldr	r3, [pc, #708]	; (8003ec4 <unit_test_LTC6813+0x2e0>)
 8003c00:	681b      	ldr	r3, [r3, #0]
		sprintf(buffer,"C1:%f,C2:%f,C3:%f,C4:%f,C5:%f,C6:%f,C7:%f,C8:%f,C9:%f,C10:%f,C11:%f,C12:%f,C13:%f,C14:%f,C15:%f,C16:%f,C17:%f,C18:%f,\r\n",
 8003c02:	4618      	mov	r0, r3
 8003c04:	f7fc fca0 	bl	8000548 <__aeabi_f2d>
 8003c08:	e9c7 011a 	strd	r0, r1, [r7, #104]	; 0x68
				cellModuleVoltages[0][0],cellModuleVoltages[0][1],cellModuleVoltages[0][2],cellModuleVoltages[0][3],cellModuleVoltages[0][4],cellModuleVoltages[0][5],cellModuleVoltages[0][6],
 8003c0c:	4bad      	ldr	r3, [pc, #692]	; (8003ec4 <unit_test_LTC6813+0x2e0>)
 8003c0e:	685b      	ldr	r3, [r3, #4]
		sprintf(buffer,"C1:%f,C2:%f,C3:%f,C4:%f,C5:%f,C6:%f,C7:%f,C8:%f,C9:%f,C10:%f,C11:%f,C12:%f,C13:%f,C14:%f,C15:%f,C16:%f,C17:%f,C18:%f,\r\n",
 8003c10:	4618      	mov	r0, r3
 8003c12:	f7fc fc99 	bl	8000548 <__aeabi_f2d>
 8003c16:	e9c7 0118 	strd	r0, r1, [r7, #96]	; 0x60
				cellModuleVoltages[0][0],cellModuleVoltages[0][1],cellModuleVoltages[0][2],cellModuleVoltages[0][3],cellModuleVoltages[0][4],cellModuleVoltages[0][5],cellModuleVoltages[0][6],
 8003c1a:	4baa      	ldr	r3, [pc, #680]	; (8003ec4 <unit_test_LTC6813+0x2e0>)
 8003c1c:	689b      	ldr	r3, [r3, #8]
		sprintf(buffer,"C1:%f,C2:%f,C3:%f,C4:%f,C5:%f,C6:%f,C7:%f,C8:%f,C9:%f,C10:%f,C11:%f,C12:%f,C13:%f,C14:%f,C15:%f,C16:%f,C17:%f,C18:%f,\r\n",
 8003c1e:	4618      	mov	r0, r3
 8003c20:	f7fc fc92 	bl	8000548 <__aeabi_f2d>
 8003c24:	e9c7 0116 	strd	r0, r1, [r7, #88]	; 0x58
				cellModuleVoltages[0][0],cellModuleVoltages[0][1],cellModuleVoltages[0][2],cellModuleVoltages[0][3],cellModuleVoltages[0][4],cellModuleVoltages[0][5],cellModuleVoltages[0][6],
 8003c28:	4ba6      	ldr	r3, [pc, #664]	; (8003ec4 <unit_test_LTC6813+0x2e0>)
 8003c2a:	68db      	ldr	r3, [r3, #12]
		sprintf(buffer,"C1:%f,C2:%f,C3:%f,C4:%f,C5:%f,C6:%f,C7:%f,C8:%f,C9:%f,C10:%f,C11:%f,C12:%f,C13:%f,C14:%f,C15:%f,C16:%f,C17:%f,C18:%f,\r\n",
 8003c2c:	4618      	mov	r0, r3
 8003c2e:	f7fc fc8b 	bl	8000548 <__aeabi_f2d>
 8003c32:	e9c7 0114 	strd	r0, r1, [r7, #80]	; 0x50
				cellModuleVoltages[0][0],cellModuleVoltages[0][1],cellModuleVoltages[0][2],cellModuleVoltages[0][3],cellModuleVoltages[0][4],cellModuleVoltages[0][5],cellModuleVoltages[0][6],
 8003c36:	4ba3      	ldr	r3, [pc, #652]	; (8003ec4 <unit_test_LTC6813+0x2e0>)
 8003c38:	691b      	ldr	r3, [r3, #16]
		sprintf(buffer,"C1:%f,C2:%f,C3:%f,C4:%f,C5:%f,C6:%f,C7:%f,C8:%f,C9:%f,C10:%f,C11:%f,C12:%f,C13:%f,C14:%f,C15:%f,C16:%f,C17:%f,C18:%f,\r\n",
 8003c3a:	4618      	mov	r0, r3
 8003c3c:	f7fc fc84 	bl	8000548 <__aeabi_f2d>
 8003c40:	e9c7 0112 	strd	r0, r1, [r7, #72]	; 0x48
				cellModuleVoltages[0][0],cellModuleVoltages[0][1],cellModuleVoltages[0][2],cellModuleVoltages[0][3],cellModuleVoltages[0][4],cellModuleVoltages[0][5],cellModuleVoltages[0][6],
 8003c44:	4b9f      	ldr	r3, [pc, #636]	; (8003ec4 <unit_test_LTC6813+0x2e0>)
 8003c46:	695b      	ldr	r3, [r3, #20]
		sprintf(buffer,"C1:%f,C2:%f,C3:%f,C4:%f,C5:%f,C6:%f,C7:%f,C8:%f,C9:%f,C10:%f,C11:%f,C12:%f,C13:%f,C14:%f,C15:%f,C16:%f,C17:%f,C18:%f,\r\n",
 8003c48:	4618      	mov	r0, r3
 8003c4a:	f7fc fc7d 	bl	8000548 <__aeabi_f2d>
 8003c4e:	e9c7 0110 	strd	r0, r1, [r7, #64]	; 0x40
				cellModuleVoltages[0][0],cellModuleVoltages[0][1],cellModuleVoltages[0][2],cellModuleVoltages[0][3],cellModuleVoltages[0][4],cellModuleVoltages[0][5],cellModuleVoltages[0][6],
 8003c52:	4b9c      	ldr	r3, [pc, #624]	; (8003ec4 <unit_test_LTC6813+0x2e0>)
 8003c54:	699b      	ldr	r3, [r3, #24]
		sprintf(buffer,"C1:%f,C2:%f,C3:%f,C4:%f,C5:%f,C6:%f,C7:%f,C8:%f,C9:%f,C10:%f,C11:%f,C12:%f,C13:%f,C14:%f,C15:%f,C16:%f,C17:%f,C18:%f,\r\n",
 8003c56:	4618      	mov	r0, r3
 8003c58:	f7fc fc76 	bl	8000548 <__aeabi_f2d>
 8003c5c:	e9c7 010e 	strd	r0, r1, [r7, #56]	; 0x38
				cellModuleVoltages[0][7],cellModuleVoltages[0][8],cellModuleVoltages[0][9],cellModuleVoltages[0][10],cellModuleVoltages[0][11],cellModuleVoltages[0][12],
 8003c60:	4b98      	ldr	r3, [pc, #608]	; (8003ec4 <unit_test_LTC6813+0x2e0>)
 8003c62:	69db      	ldr	r3, [r3, #28]
		sprintf(buffer,"C1:%f,C2:%f,C3:%f,C4:%f,C5:%f,C6:%f,C7:%f,C8:%f,C9:%f,C10:%f,C11:%f,C12:%f,C13:%f,C14:%f,C15:%f,C16:%f,C17:%f,C18:%f,\r\n",
 8003c64:	4618      	mov	r0, r3
 8003c66:	f7fc fc6f 	bl	8000548 <__aeabi_f2d>
 8003c6a:	e9c7 010c 	strd	r0, r1, [r7, #48]	; 0x30
				cellModuleVoltages[0][7],cellModuleVoltages[0][8],cellModuleVoltages[0][9],cellModuleVoltages[0][10],cellModuleVoltages[0][11],cellModuleVoltages[0][12],
 8003c6e:	4b95      	ldr	r3, [pc, #596]	; (8003ec4 <unit_test_LTC6813+0x2e0>)
 8003c70:	6a1b      	ldr	r3, [r3, #32]
		sprintf(buffer,"C1:%f,C2:%f,C3:%f,C4:%f,C5:%f,C6:%f,C7:%f,C8:%f,C9:%f,C10:%f,C11:%f,C12:%f,C13:%f,C14:%f,C15:%f,C16:%f,C17:%f,C18:%f,\r\n",
 8003c72:	4618      	mov	r0, r3
 8003c74:	f7fc fc68 	bl	8000548 <__aeabi_f2d>
 8003c78:	e9c7 010a 	strd	r0, r1, [r7, #40]	; 0x28
				cellModuleVoltages[0][7],cellModuleVoltages[0][8],cellModuleVoltages[0][9],cellModuleVoltages[0][10],cellModuleVoltages[0][11],cellModuleVoltages[0][12],
 8003c7c:	4b91      	ldr	r3, [pc, #580]	; (8003ec4 <unit_test_LTC6813+0x2e0>)
 8003c7e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
		sprintf(buffer,"C1:%f,C2:%f,C3:%f,C4:%f,C5:%f,C6:%f,C7:%f,C8:%f,C9:%f,C10:%f,C11:%f,C12:%f,C13:%f,C14:%f,C15:%f,C16:%f,C17:%f,C18:%f,\r\n",
 8003c80:	4618      	mov	r0, r3
 8003c82:	f7fc fc61 	bl	8000548 <__aeabi_f2d>
 8003c86:	e9c7 0108 	strd	r0, r1, [r7, #32]
				cellModuleVoltages[0][7],cellModuleVoltages[0][8],cellModuleVoltages[0][9],cellModuleVoltages[0][10],cellModuleVoltages[0][11],cellModuleVoltages[0][12],
 8003c8a:	4b8e      	ldr	r3, [pc, #568]	; (8003ec4 <unit_test_LTC6813+0x2e0>)
 8003c8c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
		sprintf(buffer,"C1:%f,C2:%f,C3:%f,C4:%f,C5:%f,C6:%f,C7:%f,C8:%f,C9:%f,C10:%f,C11:%f,C12:%f,C13:%f,C14:%f,C15:%f,C16:%f,C17:%f,C18:%f,\r\n",
 8003c8e:	4618      	mov	r0, r3
 8003c90:	f7fc fc5a 	bl	8000548 <__aeabi_f2d>
 8003c94:	e9c7 0106 	strd	r0, r1, [r7, #24]
				cellModuleVoltages[0][7],cellModuleVoltages[0][8],cellModuleVoltages[0][9],cellModuleVoltages[0][10],cellModuleVoltages[0][11],cellModuleVoltages[0][12],
 8003c98:	4b8a      	ldr	r3, [pc, #552]	; (8003ec4 <unit_test_LTC6813+0x2e0>)
 8003c9a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
		sprintf(buffer,"C1:%f,C2:%f,C3:%f,C4:%f,C5:%f,C6:%f,C7:%f,C8:%f,C9:%f,C10:%f,C11:%f,C12:%f,C13:%f,C14:%f,C15:%f,C16:%f,C17:%f,C18:%f,\r\n",
 8003c9c:	4618      	mov	r0, r3
 8003c9e:	f7fc fc53 	bl	8000548 <__aeabi_f2d>
 8003ca2:	e9c7 0104 	strd	r0, r1, [r7, #16]
				cellModuleVoltages[0][7],cellModuleVoltages[0][8],cellModuleVoltages[0][9],cellModuleVoltages[0][10],cellModuleVoltages[0][11],cellModuleVoltages[0][12],
 8003ca6:	4b87      	ldr	r3, [pc, #540]	; (8003ec4 <unit_test_LTC6813+0x2e0>)
 8003ca8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
		sprintf(buffer,"C1:%f,C2:%f,C3:%f,C4:%f,C5:%f,C6:%f,C7:%f,C8:%f,C9:%f,C10:%f,C11:%f,C12:%f,C13:%f,C14:%f,C15:%f,C16:%f,C17:%f,C18:%f,\r\n",
 8003caa:	4618      	mov	r0, r3
 8003cac:	f7fc fc4c 	bl	8000548 <__aeabi_f2d>
 8003cb0:	e9c7 0102 	strd	r0, r1, [r7, #8]
				cellModuleVoltages[0][13],cellModuleVoltages[0][14],cellModuleVoltages[0][15],cellModuleVoltages[0][16],cellModuleVoltages[0][17]);
 8003cb4:	4b83      	ldr	r3, [pc, #524]	; (8003ec4 <unit_test_LTC6813+0x2e0>)
 8003cb6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
		sprintf(buffer,"C1:%f,C2:%f,C3:%f,C4:%f,C5:%f,C6:%f,C7:%f,C8:%f,C9:%f,C10:%f,C11:%f,C12:%f,C13:%f,C14:%f,C15:%f,C16:%f,C17:%f,C18:%f,\r\n",
 8003cb8:	4618      	mov	r0, r3
 8003cba:	f7fc fc45 	bl	8000548 <__aeabi_f2d>
 8003cbe:	e9c7 0100 	strd	r0, r1, [r7]
				cellModuleVoltages[0][13],cellModuleVoltages[0][14],cellModuleVoltages[0][15],cellModuleVoltages[0][16],cellModuleVoltages[0][17]);
 8003cc2:	4b80      	ldr	r3, [pc, #512]	; (8003ec4 <unit_test_LTC6813+0x2e0>)
 8003cc4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
		sprintf(buffer,"C1:%f,C2:%f,C3:%f,C4:%f,C5:%f,C6:%f,C7:%f,C8:%f,C9:%f,C10:%f,C11:%f,C12:%f,C13:%f,C14:%f,C15:%f,C16:%f,C17:%f,C18:%f,\r\n",
 8003cc6:	4618      	mov	r0, r3
 8003cc8:	f7fc fc3e 	bl	8000548 <__aeabi_f2d>
 8003ccc:	4682      	mov	sl, r0
 8003cce:	468b      	mov	fp, r1
				cellModuleVoltages[0][13],cellModuleVoltages[0][14],cellModuleVoltages[0][15],cellModuleVoltages[0][16],cellModuleVoltages[0][17]);
 8003cd0:	4b7c      	ldr	r3, [pc, #496]	; (8003ec4 <unit_test_LTC6813+0x2e0>)
 8003cd2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
		sprintf(buffer,"C1:%f,C2:%f,C3:%f,C4:%f,C5:%f,C6:%f,C7:%f,C8:%f,C9:%f,C10:%f,C11:%f,C12:%f,C13:%f,C14:%f,C15:%f,C16:%f,C17:%f,C18:%f,\r\n",
 8003cd4:	4618      	mov	r0, r3
 8003cd6:	f7fc fc37 	bl	8000548 <__aeabi_f2d>
 8003cda:	4680      	mov	r8, r0
 8003cdc:	4689      	mov	r9, r1
				cellModuleVoltages[0][13],cellModuleVoltages[0][14],cellModuleVoltages[0][15],cellModuleVoltages[0][16],cellModuleVoltages[0][17]);
 8003cde:	4b79      	ldr	r3, [pc, #484]	; (8003ec4 <unit_test_LTC6813+0x2e0>)
 8003ce0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
		sprintf(buffer,"C1:%f,C2:%f,C3:%f,C4:%f,C5:%f,C6:%f,C7:%f,C8:%f,C9:%f,C10:%f,C11:%f,C12:%f,C13:%f,C14:%f,C15:%f,C16:%f,C17:%f,C18:%f,\r\n",
 8003ce2:	4618      	mov	r0, r3
 8003ce4:	f7fc fc30 	bl	8000548 <__aeabi_f2d>
 8003ce8:	4604      	mov	r4, r0
 8003cea:	460d      	mov	r5, r1
				cellModuleVoltages[0][13],cellModuleVoltages[0][14],cellModuleVoltages[0][15],cellModuleVoltages[0][16],cellModuleVoltages[0][17]);
 8003cec:	4b75      	ldr	r3, [pc, #468]	; (8003ec4 <unit_test_LTC6813+0x2e0>)
 8003cee:	6c5b      	ldr	r3, [r3, #68]	; 0x44
		sprintf(buffer,"C1:%f,C2:%f,C3:%f,C4:%f,C5:%f,C6:%f,C7:%f,C8:%f,C9:%f,C10:%f,C11:%f,C12:%f,C13:%f,C14:%f,C15:%f,C16:%f,C17:%f,C18:%f,\r\n",
 8003cf0:	4618      	mov	r0, r3
 8003cf2:	f7fc fc29 	bl	8000548 <__aeabi_f2d>
 8003cf6:	4602      	mov	r2, r0
 8003cf8:	460b      	mov	r3, r1
 8003cfa:	e9cd 2320 	strd	r2, r3, [sp, #128]	; 0x80
 8003cfe:	e9cd 451e 	strd	r4, r5, [sp, #120]	; 0x78
 8003d02:	e9cd 891c 	strd	r8, r9, [sp, #112]	; 0x70
 8003d06:	e9cd ab1a 	strd	sl, fp, [sp, #104]	; 0x68
 8003d0a:	ed97 7b00 	vldr	d7, [r7]
 8003d0e:	ed8d 7b18 	vstr	d7, [sp, #96]	; 0x60
 8003d12:	ed97 7b02 	vldr	d7, [r7, #8]
 8003d16:	ed8d 7b16 	vstr	d7, [sp, #88]	; 0x58
 8003d1a:	ed97 7b04 	vldr	d7, [r7, #16]
 8003d1e:	ed8d 7b14 	vstr	d7, [sp, #80]	; 0x50
 8003d22:	ed97 7b06 	vldr	d7, [r7, #24]
 8003d26:	ed8d 7b12 	vstr	d7, [sp, #72]	; 0x48
 8003d2a:	ed97 7b08 	vldr	d7, [r7, #32]
 8003d2e:	ed8d 7b10 	vstr	d7, [sp, #64]	; 0x40
 8003d32:	ed97 7b0a 	vldr	d7, [r7, #40]	; 0x28
 8003d36:	ed8d 7b0e 	vstr	d7, [sp, #56]	; 0x38
 8003d3a:	ed97 7b0c 	vldr	d7, [r7, #48]	; 0x30
 8003d3e:	ed8d 7b0c 	vstr	d7, [sp, #48]	; 0x30
 8003d42:	ed97 7b0e 	vldr	d7, [r7, #56]	; 0x38
 8003d46:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
 8003d4a:	ed97 7b10 	vldr	d7, [r7, #64]	; 0x40
 8003d4e:	ed8d 7b08 	vstr	d7, [sp, #32]
 8003d52:	ed97 7b12 	vldr	d7, [r7, #72]	; 0x48
 8003d56:	ed8d 7b06 	vstr	d7, [sp, #24]
 8003d5a:	ed97 7b14 	vldr	d7, [r7, #80]	; 0x50
 8003d5e:	ed8d 7b04 	vstr	d7, [sp, #16]
 8003d62:	ed97 7b16 	vldr	d7, [r7, #88]	; 0x58
 8003d66:	ed8d 7b02 	vstr	d7, [sp, #8]
 8003d6a:	ed97 7b18 	vldr	d7, [r7, #96]	; 0x60
 8003d6e:	ed8d 7b00 	vstr	d7, [sp]
 8003d72:	e9d7 231a 	ldrd	r2, r3, [r7, #104]	; 0x68
 8003d76:	4954      	ldr	r1, [pc, #336]	; (8003ec8 <unit_test_LTC6813+0x2e4>)
 8003d78:	4854      	ldr	r0, [pc, #336]	; (8003ecc <unit_test_LTC6813+0x2e8>)
 8003d7a:	f00b fb3d 	bl	800f3f8 <siprintf>
		send_uart(buffer);
 8003d7e:	4853      	ldr	r0, [pc, #332]	; (8003ecc <unit_test_LTC6813+0x2e8>)
 8003d80:	f7ff f864 	bl	8002e4c <send_uart>
		clear_buffer();
 8003d84:	f7ff f846 	bl	8002e14 <clear_buffer>
		packVoltage = cellModuleVoltages[0][0] + cellModuleVoltages[0][1] + cellModuleVoltages[0][2] + cellModuleVoltages[0][3] + cellModuleVoltages[0][4] + cellModuleVoltages[0][5] + cellModuleVoltages[0][6] +
 8003d88:	4b4e      	ldr	r3, [pc, #312]	; (8003ec4 <unit_test_LTC6813+0x2e0>)
 8003d8a:	ed93 7a00 	vldr	s14, [r3]
 8003d8e:	4b4d      	ldr	r3, [pc, #308]	; (8003ec4 <unit_test_LTC6813+0x2e0>)
 8003d90:	edd3 7a01 	vldr	s15, [r3, #4]
 8003d94:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003d98:	4b4a      	ldr	r3, [pc, #296]	; (8003ec4 <unit_test_LTC6813+0x2e0>)
 8003d9a:	edd3 7a02 	vldr	s15, [r3, #8]
 8003d9e:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003da2:	4b48      	ldr	r3, [pc, #288]	; (8003ec4 <unit_test_LTC6813+0x2e0>)
 8003da4:	edd3 7a03 	vldr	s15, [r3, #12]
 8003da8:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003dac:	4b45      	ldr	r3, [pc, #276]	; (8003ec4 <unit_test_LTC6813+0x2e0>)
 8003dae:	edd3 7a04 	vldr	s15, [r3, #16]
 8003db2:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003db6:	4b43      	ldr	r3, [pc, #268]	; (8003ec4 <unit_test_LTC6813+0x2e0>)
 8003db8:	edd3 7a05 	vldr	s15, [r3, #20]
 8003dbc:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003dc0:	4b40      	ldr	r3, [pc, #256]	; (8003ec4 <unit_test_LTC6813+0x2e0>)
 8003dc2:	edd3 7a06 	vldr	s15, [r3, #24]
 8003dc6:	ee37 7a27 	vadd.f32	s14, s14, s15
				cellModuleVoltages[0][7] + cellModuleVoltages[0][8] + cellModuleVoltages[0][9] + cellModuleVoltages[0][10] + cellModuleVoltages[0][11] + cellModuleVoltages[0][12] +
 8003dca:	4b3e      	ldr	r3, [pc, #248]	; (8003ec4 <unit_test_LTC6813+0x2e0>)
 8003dcc:	edd3 7a07 	vldr	s15, [r3, #28]
		packVoltage = cellModuleVoltages[0][0] + cellModuleVoltages[0][1] + cellModuleVoltages[0][2] + cellModuleVoltages[0][3] + cellModuleVoltages[0][4] + cellModuleVoltages[0][5] + cellModuleVoltages[0][6] +
 8003dd0:	ee37 7a27 	vadd.f32	s14, s14, s15
				cellModuleVoltages[0][7] + cellModuleVoltages[0][8] + cellModuleVoltages[0][9] + cellModuleVoltages[0][10] + cellModuleVoltages[0][11] + cellModuleVoltages[0][12] +
 8003dd4:	4b3b      	ldr	r3, [pc, #236]	; (8003ec4 <unit_test_LTC6813+0x2e0>)
 8003dd6:	edd3 7a08 	vldr	s15, [r3, #32]
 8003dda:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003dde:	4b39      	ldr	r3, [pc, #228]	; (8003ec4 <unit_test_LTC6813+0x2e0>)
 8003de0:	edd3 7a09 	vldr	s15, [r3, #36]	; 0x24
 8003de4:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003de8:	4b36      	ldr	r3, [pc, #216]	; (8003ec4 <unit_test_LTC6813+0x2e0>)
 8003dea:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 8003dee:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003df2:	4b34      	ldr	r3, [pc, #208]	; (8003ec4 <unit_test_LTC6813+0x2e0>)
 8003df4:	edd3 7a0b 	vldr	s15, [r3, #44]	; 0x2c
 8003df8:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003dfc:	4b31      	ldr	r3, [pc, #196]	; (8003ec4 <unit_test_LTC6813+0x2e0>)
 8003dfe:	edd3 7a0c 	vldr	s15, [r3, #48]	; 0x30
 8003e02:	ee37 7a27 	vadd.f32	s14, s14, s15
				cellModuleVoltages[0][13] + cellModuleVoltages[0][14] + cellModuleVoltages[0][15] + cellModuleVoltages[0][16] + cellModuleVoltages[0][17] ;
 8003e06:	4b2f      	ldr	r3, [pc, #188]	; (8003ec4 <unit_test_LTC6813+0x2e0>)
 8003e08:	edd3 7a0d 	vldr	s15, [r3, #52]	; 0x34
				cellModuleVoltages[0][7] + cellModuleVoltages[0][8] + cellModuleVoltages[0][9] + cellModuleVoltages[0][10] + cellModuleVoltages[0][11] + cellModuleVoltages[0][12] +
 8003e0c:	ee37 7a27 	vadd.f32	s14, s14, s15
				cellModuleVoltages[0][13] + cellModuleVoltages[0][14] + cellModuleVoltages[0][15] + cellModuleVoltages[0][16] + cellModuleVoltages[0][17] ;
 8003e10:	4b2c      	ldr	r3, [pc, #176]	; (8003ec4 <unit_test_LTC6813+0x2e0>)
 8003e12:	edd3 7a0e 	vldr	s15, [r3, #56]	; 0x38
 8003e16:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003e1a:	4b2a      	ldr	r3, [pc, #168]	; (8003ec4 <unit_test_LTC6813+0x2e0>)
 8003e1c:	edd3 7a0f 	vldr	s15, [r3, #60]	; 0x3c
 8003e20:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003e24:	4b27      	ldr	r3, [pc, #156]	; (8003ec4 <unit_test_LTC6813+0x2e0>)
 8003e26:	edd3 7a10 	vldr	s15, [r3, #64]	; 0x40
 8003e2a:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003e2e:	4b25      	ldr	r3, [pc, #148]	; (8003ec4 <unit_test_LTC6813+0x2e0>)
 8003e30:	edd3 7a11 	vldr	s15, [r3, #68]	; 0x44
 8003e34:	ee77 7a27 	vadd.f32	s15, s14, s15
		packVoltage = cellModuleVoltages[0][0] + cellModuleVoltages[0][1] + cellModuleVoltages[0][2] + cellModuleVoltages[0][3] + cellModuleVoltages[0][4] + cellModuleVoltages[0][5] + cellModuleVoltages[0][6] +
 8003e38:	4b25      	ldr	r3, [pc, #148]	; (8003ed0 <unit_test_LTC6813+0x2ec>)
 8003e3a:	edc3 7a00 	vstr	s15, [r3]
	}

	if(driverSWLTC6804ReadAuxVoltagesArray(auxModuleVoltages,NTCnominalResistance, NTCseriesResistor, NTCbetaFactor, 25.0f))
 8003e3e:	eeb3 0a09 	vmov.f32	s0, #57	; 0x41c80000  25.0
 8003e42:	f640 536b 	movw	r3, #3435	; 0xd6b
 8003e46:	f242 7210 	movw	r2, #10000	; 0x2710
 8003e4a:	f242 7110 	movw	r1, #10000	; 0x2710
 8003e4e:	4821      	ldr	r0, [pc, #132]	; (8003ed4 <unit_test_LTC6813+0x2f0>)
 8003e50:	f7fd fbde 	bl	8001610 <driverSWLTC6804ReadAuxVoltagesArray>
 8003e54:	4603      	mov	r3, r0
 8003e56:	2b00      	cmp	r3, #0
 8003e58:	d05b      	beq.n	8003f12 <unit_test_LTC6813+0x32e>
	{
		AuxMonitorsArrayTranslate();
 8003e5a:	f7ff fc57 	bl	800370c <AuxMonitorsArrayTranslate>
		sprintf(buffer,"T1:%f,T2:%f,T3:%f,T4:%f,T5:%f,T6:%f,T7:%f\r\n",
				auxVoltagesIndividual[2].auxVoltage,auxVoltagesIndividual[3].auxVoltage,auxVoltagesIndividual[4].auxVoltage,
 8003e5e:	4b1e      	ldr	r3, [pc, #120]	; (8003ed8 <unit_test_LTC6813+0x2f4>)
 8003e60:	691b      	ldr	r3, [r3, #16]
		sprintf(buffer,"T1:%f,T2:%f,T3:%f,T4:%f,T5:%f,T6:%f,T7:%f\r\n",
 8003e62:	4618      	mov	r0, r3
 8003e64:	f7fc fb70 	bl	8000548 <__aeabi_f2d>
 8003e68:	e9c7 011a 	strd	r0, r1, [r7, #104]	; 0x68
				auxVoltagesIndividual[2].auxVoltage,auxVoltagesIndividual[3].auxVoltage,auxVoltagesIndividual[4].auxVoltage,
 8003e6c:	4b1a      	ldr	r3, [pc, #104]	; (8003ed8 <unit_test_LTC6813+0x2f4>)
 8003e6e:	699b      	ldr	r3, [r3, #24]
		sprintf(buffer,"T1:%f,T2:%f,T3:%f,T4:%f,T5:%f,T6:%f,T7:%f\r\n",
 8003e70:	4618      	mov	r0, r3
 8003e72:	f7fc fb69 	bl	8000548 <__aeabi_f2d>
 8003e76:	4680      	mov	r8, r0
 8003e78:	4689      	mov	r9, r1
				auxVoltagesIndividual[2].auxVoltage,auxVoltagesIndividual[3].auxVoltage,auxVoltagesIndividual[4].auxVoltage,
 8003e7a:	4b17      	ldr	r3, [pc, #92]	; (8003ed8 <unit_test_LTC6813+0x2f4>)
 8003e7c:	6a1b      	ldr	r3, [r3, #32]
		sprintf(buffer,"T1:%f,T2:%f,T3:%f,T4:%f,T5:%f,T6:%f,T7:%f\r\n",
 8003e7e:	4618      	mov	r0, r3
 8003e80:	f7fc fb62 	bl	8000548 <__aeabi_f2d>
 8003e84:	4682      	mov	sl, r0
 8003e86:	468b      	mov	fp, r1
				auxVoltagesIndividual[5].auxVoltage,auxVoltagesIndividual[6].auxVoltage,auxVoltagesIndividual[7].auxVoltage,
 8003e88:	4b13      	ldr	r3, [pc, #76]	; (8003ed8 <unit_test_LTC6813+0x2f4>)
 8003e8a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
		sprintf(buffer,"T1:%f,T2:%f,T3:%f,T4:%f,T5:%f,T6:%f,T7:%f\r\n",
 8003e8c:	4618      	mov	r0, r3
 8003e8e:	f7fc fb5b 	bl	8000548 <__aeabi_f2d>
 8003e92:	e9c7 0118 	strd	r0, r1, [r7, #96]	; 0x60
				auxVoltagesIndividual[5].auxVoltage,auxVoltagesIndividual[6].auxVoltage,auxVoltagesIndividual[7].auxVoltage,
 8003e96:	4b10      	ldr	r3, [pc, #64]	; (8003ed8 <unit_test_LTC6813+0x2f4>)
 8003e98:	6b1b      	ldr	r3, [r3, #48]	; 0x30
		sprintf(buffer,"T1:%f,T2:%f,T3:%f,T4:%f,T5:%f,T6:%f,T7:%f\r\n",
 8003e9a:	4618      	mov	r0, r3
 8003e9c:	f7fc fb54 	bl	8000548 <__aeabi_f2d>
 8003ea0:	e9c7 0116 	strd	r0, r1, [r7, #88]	; 0x58
				auxVoltagesIndividual[5].auxVoltage,auxVoltagesIndividual[6].auxVoltage,auxVoltagesIndividual[7].auxVoltage,
 8003ea4:	4b0c      	ldr	r3, [pc, #48]	; (8003ed8 <unit_test_LTC6813+0x2f4>)
 8003ea6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
		sprintf(buffer,"T1:%f,T2:%f,T3:%f,T4:%f,T5:%f,T6:%f,T7:%f\r\n",
 8003ea8:	4618      	mov	r0, r3
 8003eaa:	f7fc fb4d 	bl	8000548 <__aeabi_f2d>
 8003eae:	4604      	mov	r4, r0
 8003eb0:	460d      	mov	r5, r1
				auxVoltagesIndividual[8].auxVoltage);
 8003eb2:	4b09      	ldr	r3, [pc, #36]	; (8003ed8 <unit_test_LTC6813+0x2f4>)
 8003eb4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
		sprintf(buffer,"T1:%f,T2:%f,T3:%f,T4:%f,T5:%f,T6:%f,T7:%f\r\n",
 8003eb6:	4618      	mov	r0, r3
 8003eb8:	f7fc fb46 	bl	8000548 <__aeabi_f2d>
 8003ebc:	4602      	mov	r2, r0
 8003ebe:	460b      	mov	r3, r1
 8003ec0:	e00c      	b.n	8003edc <unit_test_LTC6813+0x2f8>
 8003ec2:	bf00      	nop
 8003ec4:	200004fc 	.word	0x200004fc
 8003ec8:	08011c08 	.word	0x08011c08
 8003ecc:	20001648 	.word	0x20001648
 8003ed0:	20002cf0 	.word	0x20002cf0
 8003ed4:	20001a78 	.word	0x20001a78
 8003ed8:	20001ba4 	.word	0x20001ba4
 8003edc:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 8003ee0:	e9cd 4508 	strd	r4, r5, [sp, #32]
 8003ee4:	ed97 7b16 	vldr	d7, [r7, #88]	; 0x58
 8003ee8:	ed8d 7b06 	vstr	d7, [sp, #24]
 8003eec:	ed97 7b18 	vldr	d7, [r7, #96]	; 0x60
 8003ef0:	ed8d 7b04 	vstr	d7, [sp, #16]
 8003ef4:	e9cd ab02 	strd	sl, fp, [sp, #8]
 8003ef8:	e9cd 8900 	strd	r8, r9, [sp]
 8003efc:	e9d7 231a 	ldrd	r2, r3, [r7, #104]	; 0x68
 8003f00:	490d      	ldr	r1, [pc, #52]	; (8003f38 <unit_test_LTC6813+0x354>)
 8003f02:	480e      	ldr	r0, [pc, #56]	; (8003f3c <unit_test_LTC6813+0x358>)
 8003f04:	f00b fa78 	bl	800f3f8 <siprintf>
				send_uart(buffer);
 8003f08:	480c      	ldr	r0, [pc, #48]	; (8003f3c <unit_test_LTC6813+0x358>)
 8003f0a:	f7fe ff9f 	bl	8002e4c <send_uart>
				clear_buffer();
 8003f0e:	f7fe ff81 	bl	8002e14 <clear_buffer>
	}

	driverSWLTC6804ResetCellVoltageRegisters();
 8003f12:	f7fd f84b 	bl	8000fac <driverSWLTC6804ResetCellVoltageRegisters>
	driverSWLTC6804StartCellVoltageConversion(MD_FILTERED,DCP_DISABLED,CELL_CH_ALL);
 8003f16:	2200      	movs	r2, #0
 8003f18:	2100      	movs	r1, #0
 8003f1a:	2003      	movs	r0, #3
 8003f1c:	f7fd f888 	bl	8001030 <driverSWLTC6804StartCellVoltageConversion>
	//driverSWLTC6804StartCellVoltageConversion(MD_FILTERED,DCP_ENABLED,CELL_CH_ALL);
	driverSWLTC6804ResetAuxRegisters();
 8003f20:	f7fd f865 	bl	8000fee <driverSWLTC6804ResetAuxRegisters>
	driverSWLTC6804StartAuxVoltageConversion(MD_FILTERED, AUX_CH_ALL);
 8003f24:	2100      	movs	r1, #0
 8003f26:	2003      	movs	r0, #3
 8003f28:	f7fd f8c2 	bl	80010b0 <driverSWLTC6804StartAuxVoltageConversion>
}
 8003f2c:	bf00      	nop
 8003f2e:	3770      	adds	r7, #112	; 0x70
 8003f30:	46bd      	mov	sp, r7
 8003f32:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003f36:	bf00      	nop
 8003f38:	08011c80 	.word	0x08011c80
 8003f3c:	20001648 	.word	0x20001648

08003f40 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8003f40:	b580      	push	{r7, lr}
 8003f42:	b082      	sub	sp, #8
 8003f44:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8003f46:	f000 fe0d 	bl	8004b64 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8003f4a:	f000 f8c7 	bl	80040dc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8003f4e:	f000 fa91 	bl	8004474 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8003f52:	f000 fa5f 	bl	8004414 <MX_USART2_UART_Init>
  MX_SPI2_Init();
 8003f56:	f000 fa1f 	bl	8004398 <MX_SPI2_Init>
  MX_FATFS_Init();
 8003f5a:	f005 fe83 	bl	8009c64 <MX_FATFS_Init>
  MX_CAN_Init();
 8003f5e:	f000 f929 	bl	80041b4 <MX_CAN_Init>
  MX_RTC_Init();
 8003f62:	f000 f97b 	bl	800425c <MX_RTC_Init>
  MX_SPI1_Init();
 8003f66:	f000 f9d9 	bl	800431c <MX_SPI1_Init>
  /* USER CODE BEGIN 2 */
  //char buf[100];
  //HAL_Delay(250);

  sprintf(buffer, "Xanadu BMS v1.0 Unit Test in Progress\r\n");
 8003f6a:	494d      	ldr	r1, [pc, #308]	; (80040a0 <main+0x160>)
 8003f6c:	484d      	ldr	r0, [pc, #308]	; (80040a4 <main+0x164>)
 8003f6e:	f00b fa43 	bl	800f3f8 <siprintf>
  send_uart(buffer);
 8003f72:	484c      	ldr	r0, [pc, #304]	; (80040a4 <main+0x164>)
 8003f74:	f7fe ff6a 	bl	8002e4c <send_uart>
  clear_buffer();
 8003f78:	f7fe ff4c 	bl	8002e14 <clear_buffer>

  if(HAL_RTCEx_BKUPRead(&hrtc,RTC_BKP_DR1) != 0x32F2)
 8003f7c:	2101      	movs	r1, #1
 8003f7e:	484a      	ldr	r0, [pc, #296]	; (80040a8 <main+0x168>)
 8003f80:	f003 fe74 	bl	8007c6c <HAL_RTCEx_BKUPRead>
 8003f84:	4603      	mov	r3, r0
 8003f86:	f243 22f2 	movw	r2, #13042	; 0x32f2
 8003f8a:	4293      	cmp	r3, r2
 8003f8c:	d001      	beq.n	8003f92 <main+0x52>
  	  {
	  	  set_time(); //set RTC init value
 8003f8e:	f7ff f907 	bl	80031a0 <set_time>
  	  }

  sd_init();
 8003f92:	f7ff f9b1 	bl	80032f8 <sd_init>

  /*CAN Initializations*/
  HAL_CAN_Start(&hcan);
 8003f96:	4845      	ldr	r0, [pc, #276]	; (80040ac <main+0x16c>)
 8003f98:	f001 f833 	bl	8005002 <HAL_CAN_Start>
  HAL_CAN_ActivateNotification(&hcan, CAN_IT_RX_FIFO0_MSG_PENDING); //using FIFO0 for RX callback reception
 8003f9c:	2102      	movs	r1, #2
 8003f9e:	4843      	ldr	r0, [pc, #268]	; (80040ac <main+0x16c>)
 8003fa0:	f001 fa60 	bl	8005464 <HAL_CAN_ActivateNotification>
  TxHeader.DLC = 2; //data
 8003fa4:	4b42      	ldr	r3, [pc, #264]	; (80040b0 <main+0x170>)
 8003fa6:	2202      	movs	r2, #2
 8003fa8:	611a      	str	r2, [r3, #16]
  TxHeader.IDE = CAN_ID_STD;
 8003faa:	4b41      	ldr	r3, [pc, #260]	; (80040b0 <main+0x170>)
 8003fac:	2200      	movs	r2, #0
 8003fae:	609a      	str	r2, [r3, #8]
  TxHeader.RTR = CAN_RTR_DATA;
 8003fb0:	4b3f      	ldr	r3, [pc, #252]	; (80040b0 <main+0x170>)
 8003fb2:	2200      	movs	r2, #0
 8003fb4:	60da      	str	r2, [r3, #12]
  TxHeader.StdId = 0x446;  //id
 8003fb6:	4b3e      	ldr	r3, [pc, #248]	; (80040b0 <main+0x170>)
 8003fb8:	f240 4246 	movw	r2, #1094	; 0x446
 8003fbc:	601a      	str	r2, [r3, #0]
  //populate data to Txdata bytes
  TxData[0] = 11;
 8003fbe:	4b3d      	ldr	r3, [pc, #244]	; (80040b4 <main+0x174>)
 8003fc0:	220b      	movs	r2, #11
 8003fc2:	701a      	strb	r2, [r3, #0]
  TxData[1] = 100;
 8003fc4:	4b3b      	ldr	r3, [pc, #236]	; (80040b4 <main+0x174>)
 8003fc6:	2264      	movs	r2, #100	; 0x64
 8003fc8:	705a      	strb	r2, [r3, #1]
  //send CAN message // TO DO:check CAN message reception on BluePill
  //HAL_CAN_AddTxMessage(&hcan, &TxHeader, TxData, &TxMailbox);

  /*UART2 Interrupt*/
  HAL_UART_Receive_IT (&huart2, uart_rx_data, 4); //set interrupt for uart rx
 8003fca:	2204      	movs	r2, #4
 8003fcc:	493a      	ldr	r1, [pc, #232]	; (80040b8 <main+0x178>)
 8003fce:	483b      	ldr	r0, [pc, #236]	; (80040bc <main+0x17c>)
 8003fd0:	f004 fcd6 	bl	8008980 <HAL_UART_Receive_IT>

  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_11, SET); //turn ON precharge relay
 8003fd4:	2201      	movs	r2, #1
 8003fd6:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8003fda:	4839      	ldr	r0, [pc, #228]	; (80040c0 <main+0x180>)
 8003fdc:	f001 ffb2 	bl	8005f44 <HAL_GPIO_WritePin>
  HAL_Delay(1000);
 8003fe0:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8003fe4:	f000 fe24 	bl	8004c30 <HAL_Delay>
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_11, RESET); //turn OFF precharge relay
 8003fe8:	2200      	movs	r2, #0
 8003fea:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8003fee:	4834      	ldr	r0, [pc, #208]	; (80040c0 <main+0x180>)
 8003ff0:	f001 ffa8 	bl	8005f44 <HAL_GPIO_WritePin>
  HAL_Delay(250);
 8003ff4:	20fa      	movs	r0, #250	; 0xfa
 8003ff6:	f000 fe1b 	bl	8004c30 <HAL_Delay>
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, SET); //turn ON HV+ contactor
 8003ffa:	2201      	movs	r2, #1
 8003ffc:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8004000:	482f      	ldr	r0, [pc, #188]	; (80040c0 <main+0x180>)
 8004002:	f001 ff9f 	bl	8005f44 <HAL_GPIO_WritePin>

  	//TO DO:add LTC6811 library files/use driverSWLTC6804 functions
  //wakeup_sleep(1);
  //wakeup_idle(1);
  init_LTC6813();
 8004006:	f7ff fd3d 	bl	8003a84 <init_LTC6813>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  //HAL_UART_Receive (&huart2, Rx_data, 4, 1000);
	  HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_3); //toggle status LED
 800400a:	2108      	movs	r1, #8
 800400c:	482c      	ldr	r0, [pc, #176]	; (80040c0 <main+0x180>)
 800400e:	f001 ffb1 	bl	8005f74 <HAL_GPIO_TogglePin>
	  HAL_Delay(250);
 8004012:	20fa      	movs	r0, #250	; 0xfa
 8004014:	f000 fe0c 	bl	8004c30 <HAL_Delay>
	  //send CAN message // TO DO:check CAN message reception on BluePill
	  HAL_CAN_AddTxMessage(&hcan, &TxHeader, TxData, &TxMailbox);
 8004018:	4b2a      	ldr	r3, [pc, #168]	; (80040c4 <main+0x184>)
 800401a:	4a26      	ldr	r2, [pc, #152]	; (80040b4 <main+0x174>)
 800401c:	4924      	ldr	r1, [pc, #144]	; (80040b0 <main+0x170>)
 800401e:	4823      	ldr	r0, [pc, #140]	; (80040ac <main+0x16c>)
 8004020:	f001 f833 	bl	800508a <HAL_CAN_AddTxMessage>

	  //wakeup_idle(1);
	  unit_test_LTC6813();
 8004024:	f7ff fdde 	bl	8003be4 <unit_test_LTC6813>
	  calculateMaxandMinCellVoltages();
 8004028:	f7ff fbc4 	bl	80037b4 <calculateMaxandMinCellVoltages>
	  cellBalancingTask();
 800402c:	f7ff fc50 	bl	80038d0 <cellBalancingTask>

	  if(CAN_data_checkFlag) //check if CAN RX flag is set in HAL_CAN_RxFifo0MsgPendingCallback
 8004030:	4b25      	ldr	r3, [pc, #148]	; (80040c8 <main+0x188>)
 8004032:	681b      	ldr	r3, [r3, #0]
 8004034:	2b00      	cmp	r3, #0
 8004036:	d010      	beq.n	800405a <main+0x11a>
	  {
		  sprintf(buffer, "CAN Message values received is:%d, %d\r\n", RxData[0], RxData[1]);
 8004038:	4b24      	ldr	r3, [pc, #144]	; (80040cc <main+0x18c>)
 800403a:	781b      	ldrb	r3, [r3, #0]
 800403c:	461a      	mov	r2, r3
 800403e:	4b23      	ldr	r3, [pc, #140]	; (80040cc <main+0x18c>)
 8004040:	785b      	ldrb	r3, [r3, #1]
 8004042:	4923      	ldr	r1, [pc, #140]	; (80040d0 <main+0x190>)
 8004044:	4817      	ldr	r0, [pc, #92]	; (80040a4 <main+0x164>)
 8004046:	f00b f9d7 	bl	800f3f8 <siprintf>
		  send_uart(buffer);
 800404a:	4816      	ldr	r0, [pc, #88]	; (80040a4 <main+0x164>)
 800404c:	f7fe fefe 	bl	8002e4c <send_uart>
		  clear_buffer();
 8004050:	f7fe fee0 	bl	8002e14 <clear_buffer>
		  CAN_data_checkFlag = 0;
 8004054:	4b1c      	ldr	r3, [pc, #112]	; (80040c8 <main+0x188>)
 8004056:	2200      	movs	r2, #0
 8004058:	601a      	str	r2, [r3, #0]
		  //HAL_CAN_AddTxMessage(&hcan, &TxHeader, TxData, &TxMailbox);
	  }

	  if(uart_rx_flag)
 800405a:	4b1e      	ldr	r3, [pc, #120]	; (80040d4 <main+0x194>)
 800405c:	681b      	ldr	r3, [r3, #0]
 800405e:	2b00      	cmp	r3, #0
 8004060:	d015      	beq.n	800408e <main+0x14e>
	  {
		  sprintf(buffer, "RX Message is: %c, %c, %c\r\n", uart_rx_data[0], uart_rx_data[1], uart_rx_data[2]);
 8004062:	4b15      	ldr	r3, [pc, #84]	; (80040b8 <main+0x178>)
 8004064:	781b      	ldrb	r3, [r3, #0]
 8004066:	461a      	mov	r2, r3
 8004068:	4b13      	ldr	r3, [pc, #76]	; (80040b8 <main+0x178>)
 800406a:	785b      	ldrb	r3, [r3, #1]
 800406c:	4619      	mov	r1, r3
 800406e:	4b12      	ldr	r3, [pc, #72]	; (80040b8 <main+0x178>)
 8004070:	789b      	ldrb	r3, [r3, #2]
 8004072:	9300      	str	r3, [sp, #0]
 8004074:	460b      	mov	r3, r1
 8004076:	4918      	ldr	r1, [pc, #96]	; (80040d8 <main+0x198>)
 8004078:	480a      	ldr	r0, [pc, #40]	; (80040a4 <main+0x164>)
 800407a:	f00b f9bd 	bl	800f3f8 <siprintf>
		  send_uart(buffer);
 800407e:	4809      	ldr	r0, [pc, #36]	; (80040a4 <main+0x164>)
 8004080:	f7fe fee4 	bl	8002e4c <send_uart>
		  clear_buffer();
 8004084:	f7fe fec6 	bl	8002e14 <clear_buffer>
		  uart_rx_flag = 0;
 8004088:	4b12      	ldr	r3, [pc, #72]	; (80040d4 <main+0x194>)
 800408a:	2200      	movs	r2, #0
 800408c:	601a      	str	r2, [r3, #0]

	  }

	  get_time();  //print RTC
 800408e:	f7ff f8c7 	bl	8003220 <get_time>
	  write_to_csvfile();
 8004092:	f7fe fef5 	bl	8002e80 <write_to_csvfile>
	  HAL_Delay(250);
 8004096:	20fa      	movs	r0, #250	; 0xfa
 8004098:	f000 fdca 	bl	8004c30 <HAL_Delay>
	  HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_3); //toggle status LED
 800409c:	e7b5      	b.n	800400a <main+0xca>
 800409e:	bf00      	nop
 80040a0:	08011cac 	.word	0x08011cac
 80040a4:	20001648 	.word	0x20001648
 80040a8:	20001a48 	.word	0x20001a48
 80040ac:	20001604 	.word	0x20001604
 80040b0:	20001bec 	.word	0x20001bec
 80040b4:	20001a68 	.word	0x20001a68
 80040b8:	20001cb8 	.word	0x20001cb8
 80040bc:	20001b14 	.word	0x20001b14
 80040c0:	48000400 	.word	0x48000400
 80040c4:	20001a9c 	.word	0x20001a9c
 80040c8:	2000022c 	.word	0x2000022c
 80040cc:	20001b0c 	.word	0x20001b0c
 80040d0:	08011cd4 	.word	0x08011cd4
 80040d4:	20000228 	.word	0x20000228
 80040d8:	08011cfc 	.word	0x08011cfc

080040dc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80040dc:	b580      	push	{r7, lr}
 80040de:	b09e      	sub	sp, #120	; 0x78
 80040e0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80040e2:	f107 0350 	add.w	r3, r7, #80	; 0x50
 80040e6:	2228      	movs	r2, #40	; 0x28
 80040e8:	2100      	movs	r1, #0
 80040ea:	4618      	mov	r0, r3
 80040ec:	f00a fc58 	bl	800e9a0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80040f0:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 80040f4:	2200      	movs	r2, #0
 80040f6:	601a      	str	r2, [r3, #0]
 80040f8:	605a      	str	r2, [r3, #4]
 80040fa:	609a      	str	r2, [r3, #8]
 80040fc:	60da      	str	r2, [r3, #12]
 80040fe:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8004100:	463b      	mov	r3, r7
 8004102:	223c      	movs	r2, #60	; 0x3c
 8004104:	2100      	movs	r1, #0
 8004106:	4618      	mov	r0, r3
 8004108:	f00a fc4a 	bl	800e9a0 <memset>

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 800410c:	f001 ff64 	bl	8005fd8 <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 8004110:	4b26      	ldr	r3, [pc, #152]	; (80041ac <SystemClock_Config+0xd0>)
 8004112:	6a1b      	ldr	r3, [r3, #32]
 8004114:	4a25      	ldr	r2, [pc, #148]	; (80041ac <SystemClock_Config+0xd0>)
 8004116:	f023 0318 	bic.w	r3, r3, #24
 800411a:	6213      	str	r3, [r2, #32]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE|RCC_OSCILLATORTYPE_LSE;
 800411c:	2305      	movs	r3, #5
 800411e:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8004120:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8004124:	657b      	str	r3, [r7, #84]	; 0x54
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8004126:	2300      	movs	r3, #0
 8004128:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 800412a:	2301      	movs	r3, #1
 800412c:	65fb      	str	r3, [r7, #92]	; 0x5c
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800412e:	2301      	movs	r3, #1
 8004130:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8004132:	2302      	movs	r3, #2
 8004134:	66fb      	str	r3, [r7, #108]	; 0x6c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8004136:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800413a:	673b      	str	r3, [r7, #112]	; 0x70
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 800413c:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 8004140:	677b      	str	r3, [r7, #116]	; 0x74
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8004142:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8004146:	4618      	mov	r0, r3
 8004148:	f001 ff56 	bl	8005ff8 <HAL_RCC_OscConfig>
 800414c:	4603      	mov	r3, r0
 800414e:	2b00      	cmp	r3, #0
 8004150:	d001      	beq.n	8004156 <SystemClock_Config+0x7a>
  {
    Error_Handler();
 8004152:	f000 fa11 	bl	8004578 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8004156:	230f      	movs	r3, #15
 8004158:	63fb      	str	r3, [r7, #60]	; 0x3c
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800415a:	2302      	movs	r3, #2
 800415c:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800415e:	2300      	movs	r3, #0
 8004160:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8004162:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004166:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8004168:	2300      	movs	r3, #0
 800416a:	64fb      	str	r3, [r7, #76]	; 0x4c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800416c:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8004170:	2102      	movs	r1, #2
 8004172:	4618      	mov	r0, r3
 8004174:	f002 fe48 	bl	8006e08 <HAL_RCC_ClockConfig>
 8004178:	4603      	mov	r3, r0
 800417a:	2b00      	cmp	r3, #0
 800417c:	d001      	beq.n	8004182 <SystemClock_Config+0xa6>
  {
    Error_Handler();
 800417e:	f000 f9fb 	bl	8004578 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2|RCC_PERIPHCLK_RTC;
 8004182:	4b0b      	ldr	r3, [pc, #44]	; (80041b0 <SystemClock_Config+0xd4>)
 8004184:	603b      	str	r3, [r7, #0]
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8004186:	2300      	movs	r3, #0
 8004188:	60fb      	str	r3, [r7, #12]
  PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 800418a:	f44f 7380 	mov.w	r3, #256	; 0x100
 800418e:	607b      	str	r3, [r7, #4]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8004190:	463b      	mov	r3, r7
 8004192:	4618      	mov	r0, r3
 8004194:	f003 f86e 	bl	8007274 <HAL_RCCEx_PeriphCLKConfig>
 8004198:	4603      	mov	r3, r0
 800419a:	2b00      	cmp	r3, #0
 800419c:	d001      	beq.n	80041a2 <SystemClock_Config+0xc6>
  {
    Error_Handler();
 800419e:	f000 f9eb 	bl	8004578 <Error_Handler>
  }
}
 80041a2:	bf00      	nop
 80041a4:	3778      	adds	r7, #120	; 0x78
 80041a6:	46bd      	mov	sp, r7
 80041a8:	bd80      	pop	{r7, pc}
 80041aa:	bf00      	nop
 80041ac:	40021000 	.word	0x40021000
 80041b0:	00010002 	.word	0x00010002

080041b4 <MX_CAN_Init>:
  * @brief CAN Initialization Function
  * @param None
  * @retval None
  */
static void MX_CAN_Init(void)
{
 80041b4:	b580      	push	{r7, lr}
 80041b6:	b08a      	sub	sp, #40	; 0x28
 80041b8:	af00      	add	r7, sp, #0
  /* USER CODE END CAN_Init 0 */

  /* USER CODE BEGIN CAN_Init 1 */

  /* USER CODE END CAN_Init 1 */
  hcan.Instance = CAN;
 80041ba:	4b26      	ldr	r3, [pc, #152]	; (8004254 <MX_CAN_Init+0xa0>)
 80041bc:	4a26      	ldr	r2, [pc, #152]	; (8004258 <MX_CAN_Init+0xa4>)
 80041be:	601a      	str	r2, [r3, #0]
  hcan.Init.Prescaler = 18;
 80041c0:	4b24      	ldr	r3, [pc, #144]	; (8004254 <MX_CAN_Init+0xa0>)
 80041c2:	2212      	movs	r2, #18
 80041c4:	605a      	str	r2, [r3, #4]
  hcan.Init.Mode = CAN_MODE_NORMAL;
 80041c6:	4b23      	ldr	r3, [pc, #140]	; (8004254 <MX_CAN_Init+0xa0>)
 80041c8:	2200      	movs	r2, #0
 80041ca:	609a      	str	r2, [r3, #8]
  hcan.Init.SyncJumpWidth = CAN_SJW_1TQ;
 80041cc:	4b21      	ldr	r3, [pc, #132]	; (8004254 <MX_CAN_Init+0xa0>)
 80041ce:	2200      	movs	r2, #0
 80041d0:	60da      	str	r2, [r3, #12]
  hcan.Init.TimeSeg1 = CAN_BS1_2TQ;
 80041d2:	4b20      	ldr	r3, [pc, #128]	; (8004254 <MX_CAN_Init+0xa0>)
 80041d4:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 80041d8:	611a      	str	r2, [r3, #16]
  hcan.Init.TimeSeg2 = CAN_BS2_1TQ;
 80041da:	4b1e      	ldr	r3, [pc, #120]	; (8004254 <MX_CAN_Init+0xa0>)
 80041dc:	2200      	movs	r2, #0
 80041de:	615a      	str	r2, [r3, #20]
  hcan.Init.TimeTriggeredMode = DISABLE;
 80041e0:	4b1c      	ldr	r3, [pc, #112]	; (8004254 <MX_CAN_Init+0xa0>)
 80041e2:	2200      	movs	r2, #0
 80041e4:	761a      	strb	r2, [r3, #24]
  hcan.Init.AutoBusOff = DISABLE;
 80041e6:	4b1b      	ldr	r3, [pc, #108]	; (8004254 <MX_CAN_Init+0xa0>)
 80041e8:	2200      	movs	r2, #0
 80041ea:	765a      	strb	r2, [r3, #25]
  hcan.Init.AutoWakeUp = DISABLE;
 80041ec:	4b19      	ldr	r3, [pc, #100]	; (8004254 <MX_CAN_Init+0xa0>)
 80041ee:	2200      	movs	r2, #0
 80041f0:	769a      	strb	r2, [r3, #26]
  hcan.Init.AutoRetransmission = DISABLE;
 80041f2:	4b18      	ldr	r3, [pc, #96]	; (8004254 <MX_CAN_Init+0xa0>)
 80041f4:	2200      	movs	r2, #0
 80041f6:	76da      	strb	r2, [r3, #27]
  hcan.Init.ReceiveFifoLocked = DISABLE;
 80041f8:	4b16      	ldr	r3, [pc, #88]	; (8004254 <MX_CAN_Init+0xa0>)
 80041fa:	2200      	movs	r2, #0
 80041fc:	771a      	strb	r2, [r3, #28]
  hcan.Init.TransmitFifoPriority = DISABLE;
 80041fe:	4b15      	ldr	r3, [pc, #84]	; (8004254 <MX_CAN_Init+0xa0>)
 8004200:	2200      	movs	r2, #0
 8004202:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan) != HAL_OK)
 8004204:	4813      	ldr	r0, [pc, #76]	; (8004254 <MX_CAN_Init+0xa0>)
 8004206:	f000 fd37 	bl	8004c78 <HAL_CAN_Init>
 800420a:	4603      	mov	r3, r0
 800420c:	2b00      	cmp	r3, #0
 800420e:	d001      	beq.n	8004214 <MX_CAN_Init+0x60>
  {
    Error_Handler();
 8004210:	f000 f9b2 	bl	8004578 <Error_Handler>
  }
  /* USER CODE BEGIN CAN_Init 2 */
  //CAN filter settings
  CAN_FilterTypeDef canfilterConfig;

  canfilterConfig.FilterActivation = CAN_FILTER_ENABLE;
 8004214:	2301      	movs	r3, #1
 8004216:	623b      	str	r3, [r7, #32]
  canfilterConfig.FilterBank = 11;
 8004218:	230b      	movs	r3, #11
 800421a:	617b      	str	r3, [r7, #20]
  canfilterConfig.FilterFIFOAssignment = CAN_FILTER_FIFO0;
 800421c:	2300      	movs	r3, #0
 800421e:	613b      	str	r3, [r7, #16]
  canfilterConfig.FilterIdHigh = 0x103<<5;
 8004220:	f242 0360 	movw	r3, #8288	; 0x2060
 8004224:	603b      	str	r3, [r7, #0]
  canfilterConfig.FilterIdLow = 0;
 8004226:	2300      	movs	r3, #0
 8004228:	607b      	str	r3, [r7, #4]
  canfilterConfig.FilterMaskIdHigh = 0x103<<5;
 800422a:	f242 0360 	movw	r3, #8288	; 0x2060
 800422e:	60bb      	str	r3, [r7, #8]
  canfilterConfig.FilterMaskIdLow = 0x0000;
 8004230:	2300      	movs	r3, #0
 8004232:	60fb      	str	r3, [r7, #12]
  canfilterConfig.FilterMode = CAN_FILTERMODE_IDMASK;
 8004234:	2300      	movs	r3, #0
 8004236:	61bb      	str	r3, [r7, #24]
  canfilterConfig.FilterScale = CAN_FILTERSCALE_32BIT;
 8004238:	2301      	movs	r3, #1
 800423a:	61fb      	str	r3, [r7, #28]
  canfilterConfig.SlaveStartFilterBank = 0;
 800423c:	2300      	movs	r3, #0
 800423e:	627b      	str	r3, [r7, #36]	; 0x24

  HAL_CAN_ConfigFilter(&hcan, &canfilterConfig);
 8004240:	463b      	mov	r3, r7
 8004242:	4619      	mov	r1, r3
 8004244:	4803      	ldr	r0, [pc, #12]	; (8004254 <MX_CAN_Init+0xa0>)
 8004246:	f000 fe12 	bl	8004e6e <HAL_CAN_ConfigFilter>

  /* USER CODE END CAN_Init 2 */

}
 800424a:	bf00      	nop
 800424c:	3728      	adds	r7, #40	; 0x28
 800424e:	46bd      	mov	sp, r7
 8004250:	bd80      	pop	{r7, pc}
 8004252:	bf00      	nop
 8004254:	20001604 	.word	0x20001604
 8004258:	40006400 	.word	0x40006400

0800425c <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 800425c:	b580      	push	{r7, lr}
 800425e:	b086      	sub	sp, #24
 8004260:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 8004262:	1d3b      	adds	r3, r7, #4
 8004264:	2200      	movs	r2, #0
 8004266:	601a      	str	r2, [r3, #0]
 8004268:	605a      	str	r2, [r3, #4]
 800426a:	609a      	str	r2, [r3, #8]
 800426c:	60da      	str	r2, [r3, #12]
 800426e:	611a      	str	r2, [r3, #16]
  RTC_DateTypeDef sDate = {0};
 8004270:	2300      	movs	r3, #0
 8004272:	603b      	str	r3, [r7, #0]
  /* USER CODE BEGIN RTC_Init 1 */

  /* USER CODE END RTC_Init 1 */
  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8004274:	4b27      	ldr	r3, [pc, #156]	; (8004314 <MX_RTC_Init+0xb8>)
 8004276:	4a28      	ldr	r2, [pc, #160]	; (8004318 <MX_RTC_Init+0xbc>)
 8004278:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 800427a:	4b26      	ldr	r3, [pc, #152]	; (8004314 <MX_RTC_Init+0xb8>)
 800427c:	2200      	movs	r2, #0
 800427e:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 8004280:	4b24      	ldr	r3, [pc, #144]	; (8004314 <MX_RTC_Init+0xb8>)
 8004282:	227f      	movs	r2, #127	; 0x7f
 8004284:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 8004286:	4b23      	ldr	r3, [pc, #140]	; (8004314 <MX_RTC_Init+0xb8>)
 8004288:	22ff      	movs	r2, #255	; 0xff
 800428a:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 800428c:	4b21      	ldr	r3, [pc, #132]	; (8004314 <MX_RTC_Init+0xb8>)
 800428e:	2200      	movs	r2, #0
 8004290:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8004292:	4b20      	ldr	r3, [pc, #128]	; (8004314 <MX_RTC_Init+0xb8>)
 8004294:	2200      	movs	r2, #0
 8004296:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8004298:	4b1e      	ldr	r3, [pc, #120]	; (8004314 <MX_RTC_Init+0xb8>)
 800429a:	2200      	movs	r2, #0
 800429c:	619a      	str	r2, [r3, #24]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 800429e:	481d      	ldr	r0, [pc, #116]	; (8004314 <MX_RTC_Init+0xb8>)
 80042a0:	f003 f998 	bl	80075d4 <HAL_RTC_Init>
 80042a4:	4603      	mov	r3, r0
 80042a6:	2b00      	cmp	r3, #0
 80042a8:	d001      	beq.n	80042ae <MX_RTC_Init+0x52>
  {
    Error_Handler();
 80042aa:	f000 f965 	bl	8004578 <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0x02;
 80042ae:	2302      	movs	r3, #2
 80042b0:	713b      	strb	r3, [r7, #4]
  sTime.Minutes = 0x03;
 80042b2:	2303      	movs	r3, #3
 80042b4:	717b      	strb	r3, [r7, #5]
  sTime.Seconds = 0x0;
 80042b6:	2300      	movs	r3, #0
 80042b8:	71bb      	strb	r3, [r7, #6]
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 80042ba:	2300      	movs	r3, #0
 80042bc:	613b      	str	r3, [r7, #16]
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 80042be:	2300      	movs	r3, #0
 80042c0:	617b      	str	r3, [r7, #20]
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 80042c2:	1d3b      	adds	r3, r7, #4
 80042c4:	2201      	movs	r2, #1
 80042c6:	4619      	mov	r1, r3
 80042c8:	4812      	ldr	r0, [pc, #72]	; (8004314 <MX_RTC_Init+0xb8>)
 80042ca:	f003 fa14 	bl	80076f6 <HAL_RTC_SetTime>
 80042ce:	4603      	mov	r3, r0
 80042d0:	2b00      	cmp	r3, #0
 80042d2:	d001      	beq.n	80042d8 <MX_RTC_Init+0x7c>
  {
    Error_Handler();
 80042d4:	f000 f950 	bl	8004578 <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_SUNDAY;
 80042d8:	2307      	movs	r3, #7
 80042da:	703b      	strb	r3, [r7, #0]
  sDate.Month = RTC_MONTH_JULY;
 80042dc:	2307      	movs	r3, #7
 80042de:	707b      	strb	r3, [r7, #1]
  sDate.Date = 0x10;
 80042e0:	2310      	movs	r3, #16
 80042e2:	70bb      	strb	r3, [r7, #2]
  sDate.Year = 0x22;
 80042e4:	2322      	movs	r3, #34	; 0x22
 80042e6:	70fb      	strb	r3, [r7, #3]

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 80042e8:	463b      	mov	r3, r7
 80042ea:	2201      	movs	r2, #1
 80042ec:	4619      	mov	r1, r3
 80042ee:	4809      	ldr	r0, [pc, #36]	; (8004314 <MX_RTC_Init+0xb8>)
 80042f0:	f003 fb1c 	bl	800792c <HAL_RTC_SetDate>
 80042f4:	4603      	mov	r3, r0
 80042f6:	2b00      	cmp	r3, #0
 80042f8:	d001      	beq.n	80042fe <MX_RTC_Init+0xa2>
  {
    Error_Handler();
 80042fa:	f000 f93d 	bl	8004578 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */
	  HAL_RTCEx_BKUPWrite(&hrtc,RTC_BKP_DR1, 0x32F2);
 80042fe:	f243 22f2 	movw	r2, #13042	; 0x32f2
 8004302:	2101      	movs	r1, #1
 8004304:	4803      	ldr	r0, [pc, #12]	; (8004314 <MX_RTC_Init+0xb8>)
 8004306:	f003 fc97 	bl	8007c38 <HAL_RTCEx_BKUPWrite>

  /* USER CODE END RTC_Init 2 */

}
 800430a:	bf00      	nop
 800430c:	3718      	adds	r7, #24
 800430e:	46bd      	mov	sp, r7
 8004310:	bd80      	pop	{r7, pc}
 8004312:	bf00      	nop
 8004314:	20001a48 	.word	0x20001a48
 8004318:	40002800 	.word	0x40002800

0800431c <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 800431c:	b580      	push	{r7, lr}
 800431e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8004320:	4b1b      	ldr	r3, [pc, #108]	; (8004390 <MX_SPI1_Init+0x74>)
 8004322:	4a1c      	ldr	r2, [pc, #112]	; (8004394 <MX_SPI1_Init+0x78>)
 8004324:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8004326:	4b1a      	ldr	r3, [pc, #104]	; (8004390 <MX_SPI1_Init+0x74>)
 8004328:	f44f 7282 	mov.w	r2, #260	; 0x104
 800432c:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800432e:	4b18      	ldr	r3, [pc, #96]	; (8004390 <MX_SPI1_Init+0x74>)
 8004330:	2200      	movs	r2, #0
 8004332:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8004334:	4b16      	ldr	r3, [pc, #88]	; (8004390 <MX_SPI1_Init+0x74>)
 8004336:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 800433a:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_HIGH;
 800433c:	4b14      	ldr	r3, [pc, #80]	; (8004390 <MX_SPI1_Init+0x74>)
 800433e:	2202      	movs	r2, #2
 8004340:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_2EDGE;
 8004342:	4b13      	ldr	r3, [pc, #76]	; (8004390 <MX_SPI1_Init+0x74>)
 8004344:	2201      	movs	r2, #1
 8004346:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8004348:	4b11      	ldr	r3, [pc, #68]	; (8004390 <MX_SPI1_Init+0x74>)
 800434a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800434e:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_256;
 8004350:	4b0f      	ldr	r3, [pc, #60]	; (8004390 <MX_SPI1_Init+0x74>)
 8004352:	2238      	movs	r2, #56	; 0x38
 8004354:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8004356:	4b0e      	ldr	r3, [pc, #56]	; (8004390 <MX_SPI1_Init+0x74>)
 8004358:	2200      	movs	r2, #0
 800435a:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 800435c:	4b0c      	ldr	r3, [pc, #48]	; (8004390 <MX_SPI1_Init+0x74>)
 800435e:	2200      	movs	r2, #0
 8004360:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004362:	4b0b      	ldr	r3, [pc, #44]	; (8004390 <MX_SPI1_Init+0x74>)
 8004364:	2200      	movs	r2, #0
 8004366:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 8004368:	4b09      	ldr	r3, [pc, #36]	; (8004390 <MX_SPI1_Init+0x74>)
 800436a:	2207      	movs	r2, #7
 800436c:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 800436e:	4b08      	ldr	r3, [pc, #32]	; (8004390 <MX_SPI1_Init+0x74>)
 8004370:	2200      	movs	r2, #0
 8004372:	631a      	str	r2, [r3, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 8004374:	4b06      	ldr	r3, [pc, #24]	; (8004390 <MX_SPI1_Init+0x74>)
 8004376:	2200      	movs	r2, #0
 8004378:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 800437a:	4805      	ldr	r0, [pc, #20]	; (8004390 <MX_SPI1_Init+0x74>)
 800437c:	f003 fc8e 	bl	8007c9c <HAL_SPI_Init>
 8004380:	4603      	mov	r3, r0
 8004382:	2b00      	cmp	r3, #0
 8004384:	d001      	beq.n	800438a <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 8004386:	f000 f8f7 	bl	8004578 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 800438a:	bf00      	nop
 800438c:	bd80      	pop	{r7, pc}
 800438e:	bf00      	nop
 8004390:	20001aa8 	.word	0x20001aa8
 8004394:	40013000 	.word	0x40013000

08004398 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8004398:	b580      	push	{r7, lr}
 800439a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 800439c:	4b1b      	ldr	r3, [pc, #108]	; (800440c <MX_SPI2_Init+0x74>)
 800439e:	4a1c      	ldr	r2, [pc, #112]	; (8004410 <MX_SPI2_Init+0x78>)
 80043a0:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 80043a2:	4b1a      	ldr	r3, [pc, #104]	; (800440c <MX_SPI2_Init+0x74>)
 80043a4:	f44f 7282 	mov.w	r2, #260	; 0x104
 80043a8:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 80043aa:	4b18      	ldr	r3, [pc, #96]	; (800440c <MX_SPI2_Init+0x74>)
 80043ac:	2200      	movs	r2, #0
 80043ae:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 80043b0:	4b16      	ldr	r3, [pc, #88]	; (800440c <MX_SPI2_Init+0x74>)
 80043b2:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 80043b6:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 80043b8:	4b14      	ldr	r3, [pc, #80]	; (800440c <MX_SPI2_Init+0x74>)
 80043ba:	2200      	movs	r2, #0
 80043bc:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 80043be:	4b13      	ldr	r3, [pc, #76]	; (800440c <MX_SPI2_Init+0x74>)
 80043c0:	2200      	movs	r2, #0
 80043c2:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 80043c4:	4b11      	ldr	r3, [pc, #68]	; (800440c <MX_SPI2_Init+0x74>)
 80043c6:	f44f 7200 	mov.w	r2, #512	; 0x200
 80043ca:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 80043cc:	4b0f      	ldr	r3, [pc, #60]	; (800440c <MX_SPI2_Init+0x74>)
 80043ce:	2208      	movs	r2, #8
 80043d0:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80043d2:	4b0e      	ldr	r3, [pc, #56]	; (800440c <MX_SPI2_Init+0x74>)
 80043d4:	2200      	movs	r2, #0
 80043d6:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 80043d8:	4b0c      	ldr	r3, [pc, #48]	; (800440c <MX_SPI2_Init+0x74>)
 80043da:	2200      	movs	r2, #0
 80043dc:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80043de:	4b0b      	ldr	r3, [pc, #44]	; (800440c <MX_SPI2_Init+0x74>)
 80043e0:	2200      	movs	r2, #0
 80043e2:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 7;
 80043e4:	4b09      	ldr	r3, [pc, #36]	; (800440c <MX_SPI2_Init+0x74>)
 80043e6:	2207      	movs	r2, #7
 80043e8:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 80043ea:	4b08      	ldr	r3, [pc, #32]	; (800440c <MX_SPI2_Init+0x74>)
 80043ec:	2200      	movs	r2, #0
 80043ee:	631a      	str	r2, [r3, #48]	; 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 80043f0:	4b06      	ldr	r3, [pc, #24]	; (800440c <MX_SPI2_Init+0x74>)
 80043f2:	2208      	movs	r2, #8
 80043f4:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 80043f6:	4805      	ldr	r0, [pc, #20]	; (800440c <MX_SPI2_Init+0x74>)
 80043f8:	f003 fc50 	bl	8007c9c <HAL_SPI_Init>
 80043fc:	4603      	mov	r3, r0
 80043fe:	2b00      	cmp	r3, #0
 8004400:	d001      	beq.n	8004406 <MX_SPI2_Init+0x6e>
  {
    Error_Handler();
 8004402:	f000 f8b9 	bl	8004578 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8004406:	bf00      	nop
 8004408:	bd80      	pop	{r7, pc}
 800440a:	bf00      	nop
 800440c:	20000544 	.word	0x20000544
 8004410:	40003800 	.word	0x40003800

08004414 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8004414:	b580      	push	{r7, lr}
 8004416:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8004418:	4b14      	ldr	r3, [pc, #80]	; (800446c <MX_USART2_UART_Init+0x58>)
 800441a:	4a15      	ldr	r2, [pc, #84]	; (8004470 <MX_USART2_UART_Init+0x5c>)
 800441c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800441e:	4b13      	ldr	r3, [pc, #76]	; (800446c <MX_USART2_UART_Init+0x58>)
 8004420:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8004424:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8004426:	4b11      	ldr	r3, [pc, #68]	; (800446c <MX_USART2_UART_Init+0x58>)
 8004428:	2200      	movs	r2, #0
 800442a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800442c:	4b0f      	ldr	r3, [pc, #60]	; (800446c <MX_USART2_UART_Init+0x58>)
 800442e:	2200      	movs	r2, #0
 8004430:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8004432:	4b0e      	ldr	r3, [pc, #56]	; (800446c <MX_USART2_UART_Init+0x58>)
 8004434:	2200      	movs	r2, #0
 8004436:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8004438:	4b0c      	ldr	r3, [pc, #48]	; (800446c <MX_USART2_UART_Init+0x58>)
 800443a:	220c      	movs	r2, #12
 800443c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800443e:	4b0b      	ldr	r3, [pc, #44]	; (800446c <MX_USART2_UART_Init+0x58>)
 8004440:	2200      	movs	r2, #0
 8004442:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8004444:	4b09      	ldr	r3, [pc, #36]	; (800446c <MX_USART2_UART_Init+0x58>)
 8004446:	2200      	movs	r2, #0
 8004448:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800444a:	4b08      	ldr	r3, [pc, #32]	; (800446c <MX_USART2_UART_Init+0x58>)
 800444c:	2200      	movs	r2, #0
 800444e:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8004450:	4b06      	ldr	r3, [pc, #24]	; (800446c <MX_USART2_UART_Init+0x58>)
 8004452:	2200      	movs	r2, #0
 8004454:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8004456:	4805      	ldr	r0, [pc, #20]	; (800446c <MX_USART2_UART_Init+0x58>)
 8004458:	f004 f9b0 	bl	80087bc <HAL_UART_Init>
 800445c:	4603      	mov	r3, r0
 800445e:	2b00      	cmp	r3, #0
 8004460:	d001      	beq.n	8004466 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8004462:	f000 f889 	bl	8004578 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8004466:	bf00      	nop
 8004468:	bd80      	pop	{r7, pc}
 800446a:	bf00      	nop
 800446c:	20001b14 	.word	0x20001b14
 8004470:	40004400 	.word	0x40004400

08004474 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8004474:	b580      	push	{r7, lr}
 8004476:	b08a      	sub	sp, #40	; 0x28
 8004478:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800447a:	f107 0314 	add.w	r3, r7, #20
 800447e:	2200      	movs	r2, #0
 8004480:	601a      	str	r2, [r3, #0]
 8004482:	605a      	str	r2, [r3, #4]
 8004484:	609a      	str	r2, [r3, #8]
 8004486:	60da      	str	r2, [r3, #12]
 8004488:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800448a:	4b39      	ldr	r3, [pc, #228]	; (8004570 <MX_GPIO_Init+0xfc>)
 800448c:	695b      	ldr	r3, [r3, #20]
 800448e:	4a38      	ldr	r2, [pc, #224]	; (8004570 <MX_GPIO_Init+0xfc>)
 8004490:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8004494:	6153      	str	r3, [r2, #20]
 8004496:	4b36      	ldr	r3, [pc, #216]	; (8004570 <MX_GPIO_Init+0xfc>)
 8004498:	695b      	ldr	r3, [r3, #20]
 800449a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800449e:	613b      	str	r3, [r7, #16]
 80044a0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80044a2:	4b33      	ldr	r3, [pc, #204]	; (8004570 <MX_GPIO_Init+0xfc>)
 80044a4:	695b      	ldr	r3, [r3, #20]
 80044a6:	4a32      	ldr	r2, [pc, #200]	; (8004570 <MX_GPIO_Init+0xfc>)
 80044a8:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80044ac:	6153      	str	r3, [r2, #20]
 80044ae:	4b30      	ldr	r3, [pc, #192]	; (8004570 <MX_GPIO_Init+0xfc>)
 80044b0:	695b      	ldr	r3, [r3, #20]
 80044b2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80044b6:	60fb      	str	r3, [r7, #12]
 80044b8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80044ba:	4b2d      	ldr	r3, [pc, #180]	; (8004570 <MX_GPIO_Init+0xfc>)
 80044bc:	695b      	ldr	r3, [r3, #20]
 80044be:	4a2c      	ldr	r2, [pc, #176]	; (8004570 <MX_GPIO_Init+0xfc>)
 80044c0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80044c4:	6153      	str	r3, [r2, #20]
 80044c6:	4b2a      	ldr	r3, [pc, #168]	; (8004570 <MX_GPIO_Init+0xfc>)
 80044c8:	695b      	ldr	r3, [r3, #20]
 80044ca:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80044ce:	60bb      	str	r3, [r7, #8]
 80044d0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80044d2:	4b27      	ldr	r3, [pc, #156]	; (8004570 <MX_GPIO_Init+0xfc>)
 80044d4:	695b      	ldr	r3, [r3, #20]
 80044d6:	4a26      	ldr	r2, [pc, #152]	; (8004570 <MX_GPIO_Init+0xfc>)
 80044d8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80044dc:	6153      	str	r3, [r2, #20]
 80044de:	4b24      	ldr	r3, [pc, #144]	; (8004570 <MX_GPIO_Init+0xfc>)
 80044e0:	695b      	ldr	r3, [r3, #20]
 80044e2:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80044e6:	607b      	str	r3, [r7, #4]
 80044e8:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_RESET);
 80044ea:	2200      	movs	r2, #0
 80044ec:	2110      	movs	r1, #16
 80044ee:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80044f2:	f001 fd27 	bl	8005f44 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_3, GPIO_PIN_RESET);
 80044f6:	2200      	movs	r2, #0
 80044f8:	f641 4108 	movw	r1, #7176	; 0x1c08
 80044fc:	481d      	ldr	r0, [pc, #116]	; (8004574 <MX_GPIO_Init+0x100>)
 80044fe:	f001 fd21 	bl	8005f44 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PA4 */
  GPIO_InitStruct.Pin = GPIO_PIN_4;
 8004502:	2310      	movs	r3, #16
 8004504:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004506:	2301      	movs	r3, #1
 8004508:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800450a:	2300      	movs	r3, #0
 800450c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800450e:	2300      	movs	r3, #0
 8004510:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004512:	f107 0314 	add.w	r3, r7, #20
 8004516:	4619      	mov	r1, r3
 8004518:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800451c:	f001 fb80 	bl	8005c20 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB10 PB11 PB12 PB3 */
  GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_3;
 8004520:	f641 4308 	movw	r3, #7176	; 0x1c08
 8004524:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004526:	2301      	movs	r3, #1
 8004528:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800452a:	2300      	movs	r3, #0
 800452c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800452e:	2300      	movs	r3, #0
 8004530:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004532:	f107 0314 	add.w	r3, r7, #20
 8004536:	4619      	mov	r1, r3
 8004538:	480e      	ldr	r0, [pc, #56]	; (8004574 <MX_GPIO_Init+0x100>)
 800453a:	f001 fb71 	bl	8005c20 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB5 */
  GPIO_InitStruct.Pin = GPIO_PIN_5;
 800453e:	2320      	movs	r3, #32
 8004540:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 8004542:	f44f 1344 	mov.w	r3, #3211264	; 0x310000
 8004546:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004548:	2300      	movs	r3, #0
 800454a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800454c:	f107 0314 	add.w	r3, r7, #20
 8004550:	4619      	mov	r1, r3
 8004552:	4808      	ldr	r0, [pc, #32]	; (8004574 <MX_GPIO_Init+0x100>)
 8004554:	f001 fb64 	bl	8005c20 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 8004558:	2200      	movs	r2, #0
 800455a:	2100      	movs	r1, #0
 800455c:	2017      	movs	r0, #23
 800455e:	f001 fab2 	bl	8005ac6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8004562:	2017      	movs	r0, #23
 8004564:	f001 facb 	bl	8005afe <HAL_NVIC_EnableIRQ>

}
 8004568:	bf00      	nop
 800456a:	3728      	adds	r7, #40	; 0x28
 800456c:	46bd      	mov	sp, r7
 800456e:	bd80      	pop	{r7, pc}
 8004570:	40021000 	.word	0x40021000
 8004574:	48000400 	.word	0x48000400

08004578 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8004578:	b480      	push	{r7}
 800457a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800457c:	b672      	cpsid	i
}
 800457e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8004580:	e7fe      	b.n	8004580 <Error_Handler+0x8>

08004582 <modDelayTick1ms>:
	if(SysTick_Config(72000)){
		while(1); //Error setting SysTick.
	}
}

uint8_t modDelayTick1ms(uint32_t *last, uint32_t ticks) {
 8004582:	b580      	push	{r7, lr}
 8004584:	b082      	sub	sp, #8
 8004586:	af00      	add	r7, sp, #0
 8004588:	6078      	str	r0, [r7, #4]
 800458a:	6039      	str	r1, [r7, #0]
	if((uint32_t)(HAL_GetTick() - *last) >= ticks)
 800458c:	f000 fb44 	bl	8004c18 <HAL_GetTick>
 8004590:	4602      	mov	r2, r0
 8004592:	687b      	ldr	r3, [r7, #4]
 8004594:	681b      	ldr	r3, [r3, #0]
 8004596:	1ad3      	subs	r3, r2, r3
 8004598:	683a      	ldr	r2, [r7, #0]
 800459a:	429a      	cmp	r2, r3
 800459c:	d806      	bhi.n	80045ac <modDelayTick1ms+0x2a>
	{
		*last = HAL_GetTick();
 800459e:	f000 fb3b 	bl	8004c18 <HAL_GetTick>
 80045a2:	4602      	mov	r2, r0
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	601a      	str	r2, [r3, #0]
		return true;
 80045a8:	2301      	movs	r3, #1
 80045aa:	e000      	b.n	80045ae <modDelayTick1ms+0x2c>
	}

	return false;
 80045ac:	2300      	movs	r3, #0
}
 80045ae:	4618      	mov	r0, r3
 80045b0:	3708      	adds	r7, #8
 80045b2:	46bd      	mov	sp, r7
 80045b4:	bd80      	pop	{r7, pc}
	...

080045b8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80045b8:	b480      	push	{r7}
 80045ba:	b083      	sub	sp, #12
 80045bc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80045be:	4b0f      	ldr	r3, [pc, #60]	; (80045fc <HAL_MspInit+0x44>)
 80045c0:	699b      	ldr	r3, [r3, #24]
 80045c2:	4a0e      	ldr	r2, [pc, #56]	; (80045fc <HAL_MspInit+0x44>)
 80045c4:	f043 0301 	orr.w	r3, r3, #1
 80045c8:	6193      	str	r3, [r2, #24]
 80045ca:	4b0c      	ldr	r3, [pc, #48]	; (80045fc <HAL_MspInit+0x44>)
 80045cc:	699b      	ldr	r3, [r3, #24]
 80045ce:	f003 0301 	and.w	r3, r3, #1
 80045d2:	607b      	str	r3, [r7, #4]
 80045d4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80045d6:	4b09      	ldr	r3, [pc, #36]	; (80045fc <HAL_MspInit+0x44>)
 80045d8:	69db      	ldr	r3, [r3, #28]
 80045da:	4a08      	ldr	r2, [pc, #32]	; (80045fc <HAL_MspInit+0x44>)
 80045dc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80045e0:	61d3      	str	r3, [r2, #28]
 80045e2:	4b06      	ldr	r3, [pc, #24]	; (80045fc <HAL_MspInit+0x44>)
 80045e4:	69db      	ldr	r3, [r3, #28]
 80045e6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80045ea:	603b      	str	r3, [r7, #0]
 80045ec:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80045ee:	bf00      	nop
 80045f0:	370c      	adds	r7, #12
 80045f2:	46bd      	mov	sp, r7
 80045f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045f8:	4770      	bx	lr
 80045fa:	bf00      	nop
 80045fc:	40021000 	.word	0x40021000

08004600 <HAL_CAN_MspInit>:
* This function configures the hardware resources used in this example
* @param hcan: CAN handle pointer
* @retval None
*/
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 8004600:	b580      	push	{r7, lr}
 8004602:	b08a      	sub	sp, #40	; 0x28
 8004604:	af00      	add	r7, sp, #0
 8004606:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004608:	f107 0314 	add.w	r3, r7, #20
 800460c:	2200      	movs	r2, #0
 800460e:	601a      	str	r2, [r3, #0]
 8004610:	605a      	str	r2, [r3, #4]
 8004612:	609a      	str	r2, [r3, #8]
 8004614:	60da      	str	r2, [r3, #12]
 8004616:	611a      	str	r2, [r3, #16]
  if(hcan->Instance==CAN)
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	681b      	ldr	r3, [r3, #0]
 800461c:	4a1c      	ldr	r2, [pc, #112]	; (8004690 <HAL_CAN_MspInit+0x90>)
 800461e:	4293      	cmp	r3, r2
 8004620:	d131      	bne.n	8004686 <HAL_CAN_MspInit+0x86>
  {
  /* USER CODE BEGIN CAN_MspInit 0 */

  /* USER CODE END CAN_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 8004622:	4b1c      	ldr	r3, [pc, #112]	; (8004694 <HAL_CAN_MspInit+0x94>)
 8004624:	69db      	ldr	r3, [r3, #28]
 8004626:	4a1b      	ldr	r2, [pc, #108]	; (8004694 <HAL_CAN_MspInit+0x94>)
 8004628:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800462c:	61d3      	str	r3, [r2, #28]
 800462e:	4b19      	ldr	r3, [pc, #100]	; (8004694 <HAL_CAN_MspInit+0x94>)
 8004630:	69db      	ldr	r3, [r3, #28]
 8004632:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004636:	613b      	str	r3, [r7, #16]
 8004638:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800463a:	4b16      	ldr	r3, [pc, #88]	; (8004694 <HAL_CAN_MspInit+0x94>)
 800463c:	695b      	ldr	r3, [r3, #20]
 800463e:	4a15      	ldr	r2, [pc, #84]	; (8004694 <HAL_CAN_MspInit+0x94>)
 8004640:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004644:	6153      	str	r3, [r2, #20]
 8004646:	4b13      	ldr	r3, [pc, #76]	; (8004694 <HAL_CAN_MspInit+0x94>)
 8004648:	695b      	ldr	r3, [r3, #20]
 800464a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800464e:	60fb      	str	r3, [r7, #12]
 8004650:	68fb      	ldr	r3, [r7, #12]
    /**CAN GPIO Configuration
    PA11     ------> CAN_RX
    PA12     ------> CAN_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8004652:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8004656:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004658:	2302      	movs	r3, #2
 800465a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800465c:	2300      	movs	r3, #0
 800465e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8004660:	2303      	movs	r3, #3
 8004662:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN;
 8004664:	2309      	movs	r3, #9
 8004666:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004668:	f107 0314 	add.w	r3, r7, #20
 800466c:	4619      	mov	r1, r3
 800466e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8004672:	f001 fad5 	bl	8005c20 <HAL_GPIO_Init>

    /* CAN interrupt Init */
    HAL_NVIC_SetPriority(USB_LP_CAN_RX0_IRQn, 0, 0);
 8004676:	2200      	movs	r2, #0
 8004678:	2100      	movs	r1, #0
 800467a:	2014      	movs	r0, #20
 800467c:	f001 fa23 	bl	8005ac6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_LP_CAN_RX0_IRQn);
 8004680:	2014      	movs	r0, #20
 8004682:	f001 fa3c 	bl	8005afe <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN CAN_MspInit 1 */

  /* USER CODE END CAN_MspInit 1 */
  }

}
 8004686:	bf00      	nop
 8004688:	3728      	adds	r7, #40	; 0x28
 800468a:	46bd      	mov	sp, r7
 800468c:	bd80      	pop	{r7, pc}
 800468e:	bf00      	nop
 8004690:	40006400 	.word	0x40006400
 8004694:	40021000 	.word	0x40021000

08004698 <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8004698:	b480      	push	{r7}
 800469a:	b085      	sub	sp, #20
 800469c:	af00      	add	r7, sp, #0
 800469e:	6078      	str	r0, [r7, #4]
  if(hrtc->Instance==RTC)
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	681b      	ldr	r3, [r3, #0]
 80046a4:	4a0d      	ldr	r2, [pc, #52]	; (80046dc <HAL_RTC_MspInit+0x44>)
 80046a6:	4293      	cmp	r3, r2
 80046a8:	d111      	bne.n	80046ce <HAL_RTC_MspInit+0x36>
 80046aa:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80046ae:	60fb      	str	r3, [r7, #12]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80046b0:	68fb      	ldr	r3, [r7, #12]
 80046b2:	fa93 f3a3 	rbit	r3, r3
 80046b6:	60bb      	str	r3, [r7, #8]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 80046b8:	68bb      	ldr	r3, [r7, #8]
  {
  /* USER CODE BEGIN RTC_MspInit 0 */

  /* USER CODE END RTC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 80046ba:	fab3 f383 	clz	r3, r3
 80046be:	b2db      	uxtb	r3, r3
 80046c0:	461a      	mov	r2, r3
 80046c2:	4b07      	ldr	r3, [pc, #28]	; (80046e0 <HAL_RTC_MspInit+0x48>)
 80046c4:	4413      	add	r3, r2
 80046c6:	009b      	lsls	r3, r3, #2
 80046c8:	461a      	mov	r2, r3
 80046ca:	2301      	movs	r3, #1
 80046cc:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 80046ce:	bf00      	nop
 80046d0:	3714      	adds	r7, #20
 80046d2:	46bd      	mov	sp, r7
 80046d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046d8:	4770      	bx	lr
 80046da:	bf00      	nop
 80046dc:	40002800 	.word	0x40002800
 80046e0:	10908100 	.word	0x10908100

080046e4 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80046e4:	b580      	push	{r7, lr}
 80046e6:	b08c      	sub	sp, #48	; 0x30
 80046e8:	af00      	add	r7, sp, #0
 80046ea:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80046ec:	f107 031c 	add.w	r3, r7, #28
 80046f0:	2200      	movs	r2, #0
 80046f2:	601a      	str	r2, [r3, #0]
 80046f4:	605a      	str	r2, [r3, #4]
 80046f6:	609a      	str	r2, [r3, #8]
 80046f8:	60da      	str	r2, [r3, #12]
 80046fa:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	681b      	ldr	r3, [r3, #0]
 8004700:	4a2f      	ldr	r2, [pc, #188]	; (80047c0 <HAL_SPI_MspInit+0xdc>)
 8004702:	4293      	cmp	r3, r2
 8004704:	d129      	bne.n	800475a <HAL_SPI_MspInit+0x76>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8004706:	4b2f      	ldr	r3, [pc, #188]	; (80047c4 <HAL_SPI_MspInit+0xe0>)
 8004708:	699b      	ldr	r3, [r3, #24]
 800470a:	4a2e      	ldr	r2, [pc, #184]	; (80047c4 <HAL_SPI_MspInit+0xe0>)
 800470c:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8004710:	6193      	str	r3, [r2, #24]
 8004712:	4b2c      	ldr	r3, [pc, #176]	; (80047c4 <HAL_SPI_MspInit+0xe0>)
 8004714:	699b      	ldr	r3, [r3, #24]
 8004716:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800471a:	61bb      	str	r3, [r7, #24]
 800471c:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800471e:	4b29      	ldr	r3, [pc, #164]	; (80047c4 <HAL_SPI_MspInit+0xe0>)
 8004720:	695b      	ldr	r3, [r3, #20]
 8004722:	4a28      	ldr	r2, [pc, #160]	; (80047c4 <HAL_SPI_MspInit+0xe0>)
 8004724:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004728:	6153      	str	r3, [r2, #20]
 800472a:	4b26      	ldr	r3, [pc, #152]	; (80047c4 <HAL_SPI_MspInit+0xe0>)
 800472c:	695b      	ldr	r3, [r3, #20]
 800472e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004732:	617b      	str	r3, [r7, #20]
 8004734:	697b      	ldr	r3, [r7, #20]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8004736:	23e0      	movs	r3, #224	; 0xe0
 8004738:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800473a:	2302      	movs	r3, #2
 800473c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800473e:	2300      	movs	r3, #0
 8004740:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8004742:	2303      	movs	r3, #3
 8004744:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8004746:	2305      	movs	r3, #5
 8004748:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800474a:	f107 031c 	add.w	r3, r7, #28
 800474e:	4619      	mov	r1, r3
 8004750:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8004754:	f001 fa64 	bl	8005c20 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 8004758:	e02d      	b.n	80047b6 <HAL_SPI_MspInit+0xd2>
  else if(hspi->Instance==SPI2)
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	681b      	ldr	r3, [r3, #0]
 800475e:	4a1a      	ldr	r2, [pc, #104]	; (80047c8 <HAL_SPI_MspInit+0xe4>)
 8004760:	4293      	cmp	r3, r2
 8004762:	d128      	bne.n	80047b6 <HAL_SPI_MspInit+0xd2>
    __HAL_RCC_SPI2_CLK_ENABLE();
 8004764:	4b17      	ldr	r3, [pc, #92]	; (80047c4 <HAL_SPI_MspInit+0xe0>)
 8004766:	69db      	ldr	r3, [r3, #28]
 8004768:	4a16      	ldr	r2, [pc, #88]	; (80047c4 <HAL_SPI_MspInit+0xe0>)
 800476a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800476e:	61d3      	str	r3, [r2, #28]
 8004770:	4b14      	ldr	r3, [pc, #80]	; (80047c4 <HAL_SPI_MspInit+0xe0>)
 8004772:	69db      	ldr	r3, [r3, #28]
 8004774:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004778:	613b      	str	r3, [r7, #16]
 800477a:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800477c:	4b11      	ldr	r3, [pc, #68]	; (80047c4 <HAL_SPI_MspInit+0xe0>)
 800477e:	695b      	ldr	r3, [r3, #20]
 8004780:	4a10      	ldr	r2, [pc, #64]	; (80047c4 <HAL_SPI_MspInit+0xe0>)
 8004782:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004786:	6153      	str	r3, [r2, #20]
 8004788:	4b0e      	ldr	r3, [pc, #56]	; (80047c4 <HAL_SPI_MspInit+0xe0>)
 800478a:	695b      	ldr	r3, [r3, #20]
 800478c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004790:	60fb      	str	r3, [r7, #12]
 8004792:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 8004794:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 8004798:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800479a:	2302      	movs	r3, #2
 800479c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800479e:	2300      	movs	r3, #0
 80047a0:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80047a2:	2303      	movs	r3, #3
 80047a4:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80047a6:	2305      	movs	r3, #5
 80047a8:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80047aa:	f107 031c 	add.w	r3, r7, #28
 80047ae:	4619      	mov	r1, r3
 80047b0:	4806      	ldr	r0, [pc, #24]	; (80047cc <HAL_SPI_MspInit+0xe8>)
 80047b2:	f001 fa35 	bl	8005c20 <HAL_GPIO_Init>
}
 80047b6:	bf00      	nop
 80047b8:	3730      	adds	r7, #48	; 0x30
 80047ba:	46bd      	mov	sp, r7
 80047bc:	bd80      	pop	{r7, pc}
 80047be:	bf00      	nop
 80047c0:	40013000 	.word	0x40013000
 80047c4:	40021000 	.word	0x40021000
 80047c8:	40003800 	.word	0x40003800
 80047cc:	48000400 	.word	0x48000400

080047d0 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80047d0:	b580      	push	{r7, lr}
 80047d2:	b08a      	sub	sp, #40	; 0x28
 80047d4:	af00      	add	r7, sp, #0
 80047d6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80047d8:	f107 0314 	add.w	r3, r7, #20
 80047dc:	2200      	movs	r2, #0
 80047de:	601a      	str	r2, [r3, #0]
 80047e0:	605a      	str	r2, [r3, #4]
 80047e2:	609a      	str	r2, [r3, #8]
 80047e4:	60da      	str	r2, [r3, #12]
 80047e6:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	681b      	ldr	r3, [r3, #0]
 80047ec:	4a1b      	ldr	r2, [pc, #108]	; (800485c <HAL_UART_MspInit+0x8c>)
 80047ee:	4293      	cmp	r3, r2
 80047f0:	d130      	bne.n	8004854 <HAL_UART_MspInit+0x84>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80047f2:	4b1b      	ldr	r3, [pc, #108]	; (8004860 <HAL_UART_MspInit+0x90>)
 80047f4:	69db      	ldr	r3, [r3, #28]
 80047f6:	4a1a      	ldr	r2, [pc, #104]	; (8004860 <HAL_UART_MspInit+0x90>)
 80047f8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80047fc:	61d3      	str	r3, [r2, #28]
 80047fe:	4b18      	ldr	r3, [pc, #96]	; (8004860 <HAL_UART_MspInit+0x90>)
 8004800:	69db      	ldr	r3, [r3, #28]
 8004802:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004806:	613b      	str	r3, [r7, #16]
 8004808:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800480a:	4b15      	ldr	r3, [pc, #84]	; (8004860 <HAL_UART_MspInit+0x90>)
 800480c:	695b      	ldr	r3, [r3, #20]
 800480e:	4a14      	ldr	r2, [pc, #80]	; (8004860 <HAL_UART_MspInit+0x90>)
 8004810:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004814:	6153      	str	r3, [r2, #20]
 8004816:	4b12      	ldr	r3, [pc, #72]	; (8004860 <HAL_UART_MspInit+0x90>)
 8004818:	695b      	ldr	r3, [r3, #20]
 800481a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800481e:	60fb      	str	r3, [r7, #12]
 8004820:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8004822:	230c      	movs	r3, #12
 8004824:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004826:	2302      	movs	r3, #2
 8004828:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800482a:	2300      	movs	r3, #0
 800482c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800482e:	2303      	movs	r3, #3
 8004830:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8004832:	2307      	movs	r3, #7
 8004834:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004836:	f107 0314 	add.w	r3, r7, #20
 800483a:	4619      	mov	r1, r3
 800483c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8004840:	f001 f9ee 	bl	8005c20 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8004844:	2200      	movs	r2, #0
 8004846:	2100      	movs	r1, #0
 8004848:	2026      	movs	r0, #38	; 0x26
 800484a:	f001 f93c 	bl	8005ac6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 800484e:	2026      	movs	r0, #38	; 0x26
 8004850:	f001 f955 	bl	8005afe <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8004854:	bf00      	nop
 8004856:	3728      	adds	r7, #40	; 0x28
 8004858:	46bd      	mov	sp, r7
 800485a:	bd80      	pop	{r7, pc}
 800485c:	40004400 	.word	0x40004400
 8004860:	40021000 	.word	0x40021000

08004864 <SDTimer_Handler>:
/* USER CODE BEGIN 0 */
volatile uint8_t FatFsCnt = 0;
volatile uint16_t Timer1, Timer2;

void SDTimer_Handler(void)
{
 8004864:	b480      	push	{r7}
 8004866:	af00      	add	r7, sp, #0
  if(Timer1 > 0)
 8004868:	4b0e      	ldr	r3, [pc, #56]	; (80048a4 <SDTimer_Handler+0x40>)
 800486a:	881b      	ldrh	r3, [r3, #0]
 800486c:	b29b      	uxth	r3, r3
 800486e:	2b00      	cmp	r3, #0
 8004870:	d006      	beq.n	8004880 <SDTimer_Handler+0x1c>
    Timer1--;
 8004872:	4b0c      	ldr	r3, [pc, #48]	; (80048a4 <SDTimer_Handler+0x40>)
 8004874:	881b      	ldrh	r3, [r3, #0]
 8004876:	b29b      	uxth	r3, r3
 8004878:	3b01      	subs	r3, #1
 800487a:	b29a      	uxth	r2, r3
 800487c:	4b09      	ldr	r3, [pc, #36]	; (80048a4 <SDTimer_Handler+0x40>)
 800487e:	801a      	strh	r2, [r3, #0]

  if(Timer2 > 0)
 8004880:	4b09      	ldr	r3, [pc, #36]	; (80048a8 <SDTimer_Handler+0x44>)
 8004882:	881b      	ldrh	r3, [r3, #0]
 8004884:	b29b      	uxth	r3, r3
 8004886:	2b00      	cmp	r3, #0
 8004888:	d006      	beq.n	8004898 <SDTimer_Handler+0x34>
    Timer2--;
 800488a:	4b07      	ldr	r3, [pc, #28]	; (80048a8 <SDTimer_Handler+0x44>)
 800488c:	881b      	ldrh	r3, [r3, #0]
 800488e:	b29b      	uxth	r3, r3
 8004890:	3b01      	subs	r3, #1
 8004892:	b29a      	uxth	r2, r3
 8004894:	4b04      	ldr	r3, [pc, #16]	; (80048a8 <SDTimer_Handler+0x44>)
 8004896:	801a      	strh	r2, [r3, #0]
}
 8004898:	bf00      	nop
 800489a:	46bd      	mov	sp, r7
 800489c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048a0:	4770      	bx	lr
 80048a2:	bf00      	nop
 80048a4:	20002cf8 	.word	0x20002cf8
 80048a8:	20002cf6 	.word	0x20002cf6

080048ac <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80048ac:	b480      	push	{r7}
 80048ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80048b0:	e7fe      	b.n	80048b0 <NMI_Handler+0x4>

080048b2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80048b2:	b480      	push	{r7}
 80048b4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80048b6:	e7fe      	b.n	80048b6 <HardFault_Handler+0x4>

080048b8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80048b8:	b480      	push	{r7}
 80048ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80048bc:	e7fe      	b.n	80048bc <MemManage_Handler+0x4>

080048be <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80048be:	b480      	push	{r7}
 80048c0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80048c2:	e7fe      	b.n	80048c2 <BusFault_Handler+0x4>

080048c4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80048c4:	b480      	push	{r7}
 80048c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80048c8:	e7fe      	b.n	80048c8 <UsageFault_Handler+0x4>

080048ca <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80048ca:	b480      	push	{r7}
 80048cc:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80048ce:	bf00      	nop
 80048d0:	46bd      	mov	sp, r7
 80048d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048d6:	4770      	bx	lr

080048d8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80048d8:	b480      	push	{r7}
 80048da:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80048dc:	bf00      	nop
 80048de:	46bd      	mov	sp, r7
 80048e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048e4:	4770      	bx	lr

080048e6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80048e6:	b480      	push	{r7}
 80048e8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80048ea:	bf00      	nop
 80048ec:	46bd      	mov	sp, r7
 80048ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048f2:	4770      	bx	lr

080048f4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80048f4:	b580      	push	{r7, lr}
 80048f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */
	FatFsCnt++;
 80048f8:	4b0a      	ldr	r3, [pc, #40]	; (8004924 <SysTick_Handler+0x30>)
 80048fa:	781b      	ldrb	r3, [r3, #0]
 80048fc:	b2db      	uxtb	r3, r3
 80048fe:	3301      	adds	r3, #1
 8004900:	b2da      	uxtb	r2, r3
 8004902:	4b08      	ldr	r3, [pc, #32]	; (8004924 <SysTick_Handler+0x30>)
 8004904:	701a      	strb	r2, [r3, #0]
	if(FatFsCnt >=10)
 8004906:	4b07      	ldr	r3, [pc, #28]	; (8004924 <SysTick_Handler+0x30>)
 8004908:	781b      	ldrb	r3, [r3, #0]
 800490a:	b2db      	uxtb	r3, r3
 800490c:	2b09      	cmp	r3, #9
 800490e:	d904      	bls.n	800491a <SysTick_Handler+0x26>
	{
		FatFsCnt = 0;
 8004910:	4b04      	ldr	r3, [pc, #16]	; (8004924 <SysTick_Handler+0x30>)
 8004912:	2200      	movs	r2, #0
 8004914:	701a      	strb	r2, [r3, #0]
		SDTimer_Handler();
 8004916:	f7ff ffa5 	bl	8004864 <SDTimer_Handler>
	}

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800491a:	f000 f969 	bl	8004bf0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800491e:	bf00      	nop
 8004920:	bd80      	pop	{r7, pc}
 8004922:	bf00      	nop
 8004924:	20000231 	.word	0x20000231

08004928 <USB_LP_CAN_RX0_IRQHandler>:

/**
  * @brief This function handles USB low priority or CAN_RX0 interrupts.
  */
void USB_LP_CAN_RX0_IRQHandler(void)
{
 8004928:	b580      	push	{r7, lr}
 800492a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_LP_CAN_RX0_IRQn 0 */

  /* USER CODE END USB_LP_CAN_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan);
 800492c:	4802      	ldr	r0, [pc, #8]	; (8004938 <USB_LP_CAN_RX0_IRQHandler+0x10>)
 800492e:	f000 fdbf 	bl	80054b0 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN USB_LP_CAN_RX0_IRQn 1 */

  /* USER CODE END USB_LP_CAN_RX0_IRQn 1 */
}
 8004932:	bf00      	nop
 8004934:	bd80      	pop	{r7, pc}
 8004936:	bf00      	nop
 8004938:	20001604 	.word	0x20001604

0800493c <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 800493c:	b580      	push	{r7, lr}
 800493e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_5);
 8004940:	2020      	movs	r0, #32
 8004942:	f001 fb31 	bl	8005fa8 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8004946:	bf00      	nop
 8004948:	bd80      	pop	{r7, pc}
	...

0800494c <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt / USART2 wake-up interrupt through EXTI line 26.
  */
void USART2_IRQHandler(void)
{
 800494c:	b580      	push	{r7, lr}
 800494e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8004950:	4802      	ldr	r0, [pc, #8]	; (800495c <USART2_IRQHandler+0x10>)
 8004952:	f004 f863 	bl	8008a1c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8004956:	bf00      	nop
 8004958:	bd80      	pop	{r7, pc}
 800495a:	bf00      	nop
 800495c:	20001b14 	.word	0x20001b14

08004960 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8004960:	b480      	push	{r7}
 8004962:	af00      	add	r7, sp, #0
	return 1;
 8004964:	2301      	movs	r3, #1
}
 8004966:	4618      	mov	r0, r3
 8004968:	46bd      	mov	sp, r7
 800496a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800496e:	4770      	bx	lr

08004970 <_kill>:

int _kill(int pid, int sig)
{
 8004970:	b580      	push	{r7, lr}
 8004972:	b082      	sub	sp, #8
 8004974:	af00      	add	r7, sp, #0
 8004976:	6078      	str	r0, [r7, #4]
 8004978:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 800497a:	f009 ffc9 	bl	800e910 <__errno>
 800497e:	4603      	mov	r3, r0
 8004980:	2216      	movs	r2, #22
 8004982:	601a      	str	r2, [r3, #0]
	return -1;
 8004984:	f04f 33ff 	mov.w	r3, #4294967295
}
 8004988:	4618      	mov	r0, r3
 800498a:	3708      	adds	r7, #8
 800498c:	46bd      	mov	sp, r7
 800498e:	bd80      	pop	{r7, pc}

08004990 <_exit>:

void _exit (int status)
{
 8004990:	b580      	push	{r7, lr}
 8004992:	b082      	sub	sp, #8
 8004994:	af00      	add	r7, sp, #0
 8004996:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8004998:	f04f 31ff 	mov.w	r1, #4294967295
 800499c:	6878      	ldr	r0, [r7, #4]
 800499e:	f7ff ffe7 	bl	8004970 <_kill>
	while (1) {}		/* Make sure we hang here */
 80049a2:	e7fe      	b.n	80049a2 <_exit+0x12>

080049a4 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80049a4:	b580      	push	{r7, lr}
 80049a6:	b086      	sub	sp, #24
 80049a8:	af00      	add	r7, sp, #0
 80049aa:	60f8      	str	r0, [r7, #12]
 80049ac:	60b9      	str	r1, [r7, #8]
 80049ae:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80049b0:	2300      	movs	r3, #0
 80049b2:	617b      	str	r3, [r7, #20]
 80049b4:	e00a      	b.n	80049cc <_read+0x28>
	{
		*ptr++ = __io_getchar();
 80049b6:	f3af 8000 	nop.w
 80049ba:	4601      	mov	r1, r0
 80049bc:	68bb      	ldr	r3, [r7, #8]
 80049be:	1c5a      	adds	r2, r3, #1
 80049c0:	60ba      	str	r2, [r7, #8]
 80049c2:	b2ca      	uxtb	r2, r1
 80049c4:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80049c6:	697b      	ldr	r3, [r7, #20]
 80049c8:	3301      	adds	r3, #1
 80049ca:	617b      	str	r3, [r7, #20]
 80049cc:	697a      	ldr	r2, [r7, #20]
 80049ce:	687b      	ldr	r3, [r7, #4]
 80049d0:	429a      	cmp	r2, r3
 80049d2:	dbf0      	blt.n	80049b6 <_read+0x12>
	}

return len;
 80049d4:	687b      	ldr	r3, [r7, #4]
}
 80049d6:	4618      	mov	r0, r3
 80049d8:	3718      	adds	r7, #24
 80049da:	46bd      	mov	sp, r7
 80049dc:	bd80      	pop	{r7, pc}

080049de <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80049de:	b580      	push	{r7, lr}
 80049e0:	b086      	sub	sp, #24
 80049e2:	af00      	add	r7, sp, #0
 80049e4:	60f8      	str	r0, [r7, #12]
 80049e6:	60b9      	str	r1, [r7, #8]
 80049e8:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80049ea:	2300      	movs	r3, #0
 80049ec:	617b      	str	r3, [r7, #20]
 80049ee:	e009      	b.n	8004a04 <_write+0x26>
	{
		__io_putchar(*ptr++);
 80049f0:	68bb      	ldr	r3, [r7, #8]
 80049f2:	1c5a      	adds	r2, r3, #1
 80049f4:	60ba      	str	r2, [r7, #8]
 80049f6:	781b      	ldrb	r3, [r3, #0]
 80049f8:	4618      	mov	r0, r3
 80049fa:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80049fe:	697b      	ldr	r3, [r7, #20]
 8004a00:	3301      	adds	r3, #1
 8004a02:	617b      	str	r3, [r7, #20]
 8004a04:	697a      	ldr	r2, [r7, #20]
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	429a      	cmp	r2, r3
 8004a0a:	dbf1      	blt.n	80049f0 <_write+0x12>
	}
	return len;
 8004a0c:	687b      	ldr	r3, [r7, #4]
}
 8004a0e:	4618      	mov	r0, r3
 8004a10:	3718      	adds	r7, #24
 8004a12:	46bd      	mov	sp, r7
 8004a14:	bd80      	pop	{r7, pc}

08004a16 <_close>:

int _close(int file)
{
 8004a16:	b480      	push	{r7}
 8004a18:	b083      	sub	sp, #12
 8004a1a:	af00      	add	r7, sp, #0
 8004a1c:	6078      	str	r0, [r7, #4]
	return -1;
 8004a1e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8004a22:	4618      	mov	r0, r3
 8004a24:	370c      	adds	r7, #12
 8004a26:	46bd      	mov	sp, r7
 8004a28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a2c:	4770      	bx	lr

08004a2e <_fstat>:


int _fstat(int file, struct stat *st)
{
 8004a2e:	b480      	push	{r7}
 8004a30:	b083      	sub	sp, #12
 8004a32:	af00      	add	r7, sp, #0
 8004a34:	6078      	str	r0, [r7, #4]
 8004a36:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8004a38:	683b      	ldr	r3, [r7, #0]
 8004a3a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8004a3e:	605a      	str	r2, [r3, #4]
	return 0;
 8004a40:	2300      	movs	r3, #0
}
 8004a42:	4618      	mov	r0, r3
 8004a44:	370c      	adds	r7, #12
 8004a46:	46bd      	mov	sp, r7
 8004a48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a4c:	4770      	bx	lr

08004a4e <_isatty>:

int _isatty(int file)
{
 8004a4e:	b480      	push	{r7}
 8004a50:	b083      	sub	sp, #12
 8004a52:	af00      	add	r7, sp, #0
 8004a54:	6078      	str	r0, [r7, #4]
	return 1;
 8004a56:	2301      	movs	r3, #1
}
 8004a58:	4618      	mov	r0, r3
 8004a5a:	370c      	adds	r7, #12
 8004a5c:	46bd      	mov	sp, r7
 8004a5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a62:	4770      	bx	lr

08004a64 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8004a64:	b480      	push	{r7}
 8004a66:	b085      	sub	sp, #20
 8004a68:	af00      	add	r7, sp, #0
 8004a6a:	60f8      	str	r0, [r7, #12]
 8004a6c:	60b9      	str	r1, [r7, #8]
 8004a6e:	607a      	str	r2, [r7, #4]
	return 0;
 8004a70:	2300      	movs	r3, #0
}
 8004a72:	4618      	mov	r0, r3
 8004a74:	3714      	adds	r7, #20
 8004a76:	46bd      	mov	sp, r7
 8004a78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a7c:	4770      	bx	lr
	...

08004a80 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8004a80:	b580      	push	{r7, lr}
 8004a82:	b086      	sub	sp, #24
 8004a84:	af00      	add	r7, sp, #0
 8004a86:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8004a88:	4a14      	ldr	r2, [pc, #80]	; (8004adc <_sbrk+0x5c>)
 8004a8a:	4b15      	ldr	r3, [pc, #84]	; (8004ae0 <_sbrk+0x60>)
 8004a8c:	1ad3      	subs	r3, r2, r3
 8004a8e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8004a90:	697b      	ldr	r3, [r7, #20]
 8004a92:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8004a94:	4b13      	ldr	r3, [pc, #76]	; (8004ae4 <_sbrk+0x64>)
 8004a96:	681b      	ldr	r3, [r3, #0]
 8004a98:	2b00      	cmp	r3, #0
 8004a9a:	d102      	bne.n	8004aa2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8004a9c:	4b11      	ldr	r3, [pc, #68]	; (8004ae4 <_sbrk+0x64>)
 8004a9e:	4a12      	ldr	r2, [pc, #72]	; (8004ae8 <_sbrk+0x68>)
 8004aa0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8004aa2:	4b10      	ldr	r3, [pc, #64]	; (8004ae4 <_sbrk+0x64>)
 8004aa4:	681a      	ldr	r2, [r3, #0]
 8004aa6:	687b      	ldr	r3, [r7, #4]
 8004aa8:	4413      	add	r3, r2
 8004aaa:	693a      	ldr	r2, [r7, #16]
 8004aac:	429a      	cmp	r2, r3
 8004aae:	d207      	bcs.n	8004ac0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8004ab0:	f009 ff2e 	bl	800e910 <__errno>
 8004ab4:	4603      	mov	r3, r0
 8004ab6:	220c      	movs	r2, #12
 8004ab8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8004aba:	f04f 33ff 	mov.w	r3, #4294967295
 8004abe:	e009      	b.n	8004ad4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8004ac0:	4b08      	ldr	r3, [pc, #32]	; (8004ae4 <_sbrk+0x64>)
 8004ac2:	681b      	ldr	r3, [r3, #0]
 8004ac4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8004ac6:	4b07      	ldr	r3, [pc, #28]	; (8004ae4 <_sbrk+0x64>)
 8004ac8:	681a      	ldr	r2, [r3, #0]
 8004aca:	687b      	ldr	r3, [r7, #4]
 8004acc:	4413      	add	r3, r2
 8004ace:	4a05      	ldr	r2, [pc, #20]	; (8004ae4 <_sbrk+0x64>)
 8004ad0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8004ad2:	68fb      	ldr	r3, [r7, #12]
}
 8004ad4:	4618      	mov	r0, r3
 8004ad6:	3718      	adds	r7, #24
 8004ad8:	46bd      	mov	sp, r7
 8004ada:	bd80      	pop	{r7, pc}
 8004adc:	2000a000 	.word	0x2000a000
 8004ae0:	00000400 	.word	0x00000400
 8004ae4:	20000234 	.word	0x20000234
 8004ae8:	20004d78 	.word	0x20004d78

08004aec <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8004aec:	b480      	push	{r7}
 8004aee:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8004af0:	4b06      	ldr	r3, [pc, #24]	; (8004b0c <SystemInit+0x20>)
 8004af2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004af6:	4a05      	ldr	r2, [pc, #20]	; (8004b0c <SystemInit+0x20>)
 8004af8:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8004afc:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8004b00:	bf00      	nop
 8004b02:	46bd      	mov	sp, r7
 8004b04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b08:	4770      	bx	lr
 8004b0a:	bf00      	nop
 8004b0c:	e000ed00 	.word	0xe000ed00

08004b10 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8004b10:	f8df d034 	ldr.w	sp, [pc, #52]	; 8004b48 <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8004b14:	480d      	ldr	r0, [pc, #52]	; (8004b4c <LoopForever+0x6>)
  ldr r1, =_edata
 8004b16:	490e      	ldr	r1, [pc, #56]	; (8004b50 <LoopForever+0xa>)
  ldr r2, =_sidata
 8004b18:	4a0e      	ldr	r2, [pc, #56]	; (8004b54 <LoopForever+0xe>)
  movs r3, #0
 8004b1a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8004b1c:	e002      	b.n	8004b24 <LoopCopyDataInit>

08004b1e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8004b1e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8004b20:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8004b22:	3304      	adds	r3, #4

08004b24 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8004b24:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8004b26:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8004b28:	d3f9      	bcc.n	8004b1e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8004b2a:	4a0b      	ldr	r2, [pc, #44]	; (8004b58 <LoopForever+0x12>)
  ldr r4, =_ebss
 8004b2c:	4c0b      	ldr	r4, [pc, #44]	; (8004b5c <LoopForever+0x16>)
  movs r3, #0
 8004b2e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8004b30:	e001      	b.n	8004b36 <LoopFillZerobss>

08004b32 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8004b32:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8004b34:	3204      	adds	r2, #4

08004b36 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8004b36:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8004b38:	d3fb      	bcc.n	8004b32 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8004b3a:	f7ff ffd7 	bl	8004aec <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8004b3e:	f009 feed 	bl	800e91c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8004b42:	f7ff f9fd 	bl	8003f40 <main>

08004b46 <LoopForever>:

LoopForever:
    b LoopForever
 8004b46:	e7fe      	b.n	8004b46 <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8004b48:	2000a000 	.word	0x2000a000
  ldr r0, =_sdata
 8004b4c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8004b50:	200001fc 	.word	0x200001fc
  ldr r2, =_sidata
 8004b54:	08012ad4 	.word	0x08012ad4
  ldr r2, =_sbss
 8004b58:	200001fc 	.word	0x200001fc
  ldr r4, =_ebss
 8004b5c:	20004d74 	.word	0x20004d74

08004b60 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8004b60:	e7fe      	b.n	8004b60 <ADC1_2_IRQHandler>
	...

08004b64 <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8004b64:	b580      	push	{r7, lr}
 8004b66:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8004b68:	4b08      	ldr	r3, [pc, #32]	; (8004b8c <HAL_Init+0x28>)
 8004b6a:	681b      	ldr	r3, [r3, #0]
 8004b6c:	4a07      	ldr	r2, [pc, #28]	; (8004b8c <HAL_Init+0x28>)
 8004b6e:	f043 0310 	orr.w	r3, r3, #16
 8004b72:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8004b74:	2003      	movs	r0, #3
 8004b76:	f000 ff9b 	bl	8005ab0 <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8004b7a:	200f      	movs	r0, #15
 8004b7c:	f000 f808 	bl	8004b90 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8004b80:	f7ff fd1a 	bl	80045b8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8004b84:	2300      	movs	r3, #0
}
 8004b86:	4618      	mov	r0, r3
 8004b88:	bd80      	pop	{r7, pc}
 8004b8a:	bf00      	nop
 8004b8c:	40022000 	.word	0x40022000

08004b90 <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8004b90:	b580      	push	{r7, lr}
 8004b92:	b082      	sub	sp, #8
 8004b94:	af00      	add	r7, sp, #0
 8004b96:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8004b98:	4b12      	ldr	r3, [pc, #72]	; (8004be4 <HAL_InitTick+0x54>)
 8004b9a:	681a      	ldr	r2, [r3, #0]
 8004b9c:	4b12      	ldr	r3, [pc, #72]	; (8004be8 <HAL_InitTick+0x58>)
 8004b9e:	781b      	ldrb	r3, [r3, #0]
 8004ba0:	4619      	mov	r1, r3
 8004ba2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8004ba6:	fbb3 f3f1 	udiv	r3, r3, r1
 8004baa:	fbb2 f3f3 	udiv	r3, r2, r3
 8004bae:	4618      	mov	r0, r3
 8004bb0:	f000 ffb3 	bl	8005b1a <HAL_SYSTICK_Config>
 8004bb4:	4603      	mov	r3, r0
 8004bb6:	2b00      	cmp	r3, #0
 8004bb8:	d001      	beq.n	8004bbe <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8004bba:	2301      	movs	r3, #1
 8004bbc:	e00e      	b.n	8004bdc <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8004bbe:	687b      	ldr	r3, [r7, #4]
 8004bc0:	2b0f      	cmp	r3, #15
 8004bc2:	d80a      	bhi.n	8004bda <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8004bc4:	2200      	movs	r2, #0
 8004bc6:	6879      	ldr	r1, [r7, #4]
 8004bc8:	f04f 30ff 	mov.w	r0, #4294967295
 8004bcc:	f000 ff7b 	bl	8005ac6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8004bd0:	4a06      	ldr	r2, [pc, #24]	; (8004bec <HAL_InitTick+0x5c>)
 8004bd2:	687b      	ldr	r3, [r7, #4]
 8004bd4:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 8004bd6:	2300      	movs	r3, #0
 8004bd8:	e000      	b.n	8004bdc <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8004bda:	2301      	movs	r3, #1
}
 8004bdc:	4618      	mov	r0, r3
 8004bde:	3708      	adds	r7, #8
 8004be0:	46bd      	mov	sp, r7
 8004be2:	bd80      	pop	{r7, pc}
 8004be4:	20000008 	.word	0x20000008
 8004be8:	20000010 	.word	0x20000010
 8004bec:	2000000c 	.word	0x2000000c

08004bf0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8004bf0:	b480      	push	{r7}
 8004bf2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8004bf4:	4b06      	ldr	r3, [pc, #24]	; (8004c10 <HAL_IncTick+0x20>)
 8004bf6:	781b      	ldrb	r3, [r3, #0]
 8004bf8:	461a      	mov	r2, r3
 8004bfa:	4b06      	ldr	r3, [pc, #24]	; (8004c14 <HAL_IncTick+0x24>)
 8004bfc:	681b      	ldr	r3, [r3, #0]
 8004bfe:	4413      	add	r3, r2
 8004c00:	4a04      	ldr	r2, [pc, #16]	; (8004c14 <HAL_IncTick+0x24>)
 8004c02:	6013      	str	r3, [r2, #0]
}
 8004c04:	bf00      	nop
 8004c06:	46bd      	mov	sp, r7
 8004c08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c0c:	4770      	bx	lr
 8004c0e:	bf00      	nop
 8004c10:	20000010 	.word	0x20000010
 8004c14:	20002cfc 	.word	0x20002cfc

08004c18 <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8004c18:	b480      	push	{r7}
 8004c1a:	af00      	add	r7, sp, #0
  return uwTick;  
 8004c1c:	4b03      	ldr	r3, [pc, #12]	; (8004c2c <HAL_GetTick+0x14>)
 8004c1e:	681b      	ldr	r3, [r3, #0]
}
 8004c20:	4618      	mov	r0, r3
 8004c22:	46bd      	mov	sp, r7
 8004c24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c28:	4770      	bx	lr
 8004c2a:	bf00      	nop
 8004c2c:	20002cfc 	.word	0x20002cfc

08004c30 <HAL_Delay>:
  *         implementations  in user file.
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8004c30:	b580      	push	{r7, lr}
 8004c32:	b084      	sub	sp, #16
 8004c34:	af00      	add	r7, sp, #0
 8004c36:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8004c38:	f7ff ffee 	bl	8004c18 <HAL_GetTick>
 8004c3c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8004c3e:	687b      	ldr	r3, [r7, #4]
 8004c40:	60fb      	str	r3, [r7, #12]
  
  /* Add freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8004c42:	68fb      	ldr	r3, [r7, #12]
 8004c44:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004c48:	d005      	beq.n	8004c56 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8004c4a:	4b0a      	ldr	r3, [pc, #40]	; (8004c74 <HAL_Delay+0x44>)
 8004c4c:	781b      	ldrb	r3, [r3, #0]
 8004c4e:	461a      	mov	r2, r3
 8004c50:	68fb      	ldr	r3, [r7, #12]
 8004c52:	4413      	add	r3, r2
 8004c54:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 8004c56:	bf00      	nop
 8004c58:	f7ff ffde 	bl	8004c18 <HAL_GetTick>
 8004c5c:	4602      	mov	r2, r0
 8004c5e:	68bb      	ldr	r3, [r7, #8]
 8004c60:	1ad3      	subs	r3, r2, r3
 8004c62:	68fa      	ldr	r2, [r7, #12]
 8004c64:	429a      	cmp	r2, r3
 8004c66:	d8f7      	bhi.n	8004c58 <HAL_Delay+0x28>
  {
  }
}
 8004c68:	bf00      	nop
 8004c6a:	bf00      	nop
 8004c6c:	3710      	adds	r7, #16
 8004c6e:	46bd      	mov	sp, r7
 8004c70:	bd80      	pop	{r7, pc}
 8004c72:	bf00      	nop
 8004c74:	20000010 	.word	0x20000010

08004c78 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8004c78:	b580      	push	{r7, lr}
 8004c7a:	b084      	sub	sp, #16
 8004c7c:	af00      	add	r7, sp, #0
 8004c7e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	2b00      	cmp	r3, #0
 8004c84:	d101      	bne.n	8004c8a <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 8004c86:	2301      	movs	r3, #1
 8004c88:	e0ed      	b.n	8004e66 <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 8004c8a:	687b      	ldr	r3, [r7, #4]
 8004c8c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004c90:	b2db      	uxtb	r3, r3
 8004c92:	2b00      	cmp	r3, #0
 8004c94:	d102      	bne.n	8004c9c <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 8004c96:	6878      	ldr	r0, [r7, #4]
 8004c98:	f7ff fcb2 	bl	8004600 <HAL_CAN_MspInit>
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	681b      	ldr	r3, [r3, #0]
 8004ca0:	681a      	ldr	r2, [r3, #0]
 8004ca2:	687b      	ldr	r3, [r7, #4]
 8004ca4:	681b      	ldr	r3, [r3, #0]
 8004ca6:	f042 0201 	orr.w	r2, r2, #1
 8004caa:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8004cac:	f7ff ffb4 	bl	8004c18 <HAL_GetTick>
 8004cb0:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8004cb2:	e012      	b.n	8004cda <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8004cb4:	f7ff ffb0 	bl	8004c18 <HAL_GetTick>
 8004cb8:	4602      	mov	r2, r0
 8004cba:	68fb      	ldr	r3, [r7, #12]
 8004cbc:	1ad3      	subs	r3, r2, r3
 8004cbe:	2b0a      	cmp	r3, #10
 8004cc0:	d90b      	bls.n	8004cda <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8004cc2:	687b      	ldr	r3, [r7, #4]
 8004cc4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004cc6:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8004cce:	687b      	ldr	r3, [r7, #4]
 8004cd0:	2205      	movs	r2, #5
 8004cd2:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8004cd6:	2301      	movs	r3, #1
 8004cd8:	e0c5      	b.n	8004e66 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	681b      	ldr	r3, [r3, #0]
 8004cde:	685b      	ldr	r3, [r3, #4]
 8004ce0:	f003 0301 	and.w	r3, r3, #1
 8004ce4:	2b00      	cmp	r3, #0
 8004ce6:	d0e5      	beq.n	8004cb4 <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	681b      	ldr	r3, [r3, #0]
 8004cec:	681a      	ldr	r2, [r3, #0]
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	681b      	ldr	r3, [r3, #0]
 8004cf2:	f022 0202 	bic.w	r2, r2, #2
 8004cf6:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8004cf8:	f7ff ff8e 	bl	8004c18 <HAL_GetTick>
 8004cfc:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8004cfe:	e012      	b.n	8004d26 <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8004d00:	f7ff ff8a 	bl	8004c18 <HAL_GetTick>
 8004d04:	4602      	mov	r2, r0
 8004d06:	68fb      	ldr	r3, [r7, #12]
 8004d08:	1ad3      	subs	r3, r2, r3
 8004d0a:	2b0a      	cmp	r3, #10
 8004d0c:	d90b      	bls.n	8004d26 <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8004d0e:	687b      	ldr	r3, [r7, #4]
 8004d10:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d12:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8004d16:	687b      	ldr	r3, [r7, #4]
 8004d18:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8004d1a:	687b      	ldr	r3, [r7, #4]
 8004d1c:	2205      	movs	r2, #5
 8004d1e:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8004d22:	2301      	movs	r3, #1
 8004d24:	e09f      	b.n	8004e66 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8004d26:	687b      	ldr	r3, [r7, #4]
 8004d28:	681b      	ldr	r3, [r3, #0]
 8004d2a:	685b      	ldr	r3, [r3, #4]
 8004d2c:	f003 0302 	and.w	r3, r3, #2
 8004d30:	2b00      	cmp	r3, #0
 8004d32:	d1e5      	bne.n	8004d00 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8004d34:	687b      	ldr	r3, [r7, #4]
 8004d36:	7e1b      	ldrb	r3, [r3, #24]
 8004d38:	2b01      	cmp	r3, #1
 8004d3a:	d108      	bne.n	8004d4e <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8004d3c:	687b      	ldr	r3, [r7, #4]
 8004d3e:	681b      	ldr	r3, [r3, #0]
 8004d40:	681a      	ldr	r2, [r3, #0]
 8004d42:	687b      	ldr	r3, [r7, #4]
 8004d44:	681b      	ldr	r3, [r3, #0]
 8004d46:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8004d4a:	601a      	str	r2, [r3, #0]
 8004d4c:	e007      	b.n	8004d5e <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8004d4e:	687b      	ldr	r3, [r7, #4]
 8004d50:	681b      	ldr	r3, [r3, #0]
 8004d52:	681a      	ldr	r2, [r3, #0]
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	681b      	ldr	r3, [r3, #0]
 8004d58:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004d5c:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	7e5b      	ldrb	r3, [r3, #25]
 8004d62:	2b01      	cmp	r3, #1
 8004d64:	d108      	bne.n	8004d78 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	681b      	ldr	r3, [r3, #0]
 8004d6a:	681a      	ldr	r2, [r3, #0]
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	681b      	ldr	r3, [r3, #0]
 8004d70:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004d74:	601a      	str	r2, [r3, #0]
 8004d76:	e007      	b.n	8004d88 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8004d78:	687b      	ldr	r3, [r7, #4]
 8004d7a:	681b      	ldr	r3, [r3, #0]
 8004d7c:	681a      	ldr	r2, [r3, #0]
 8004d7e:	687b      	ldr	r3, [r7, #4]
 8004d80:	681b      	ldr	r3, [r3, #0]
 8004d82:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004d86:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	7e9b      	ldrb	r3, [r3, #26]
 8004d8c:	2b01      	cmp	r3, #1
 8004d8e:	d108      	bne.n	8004da2 <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8004d90:	687b      	ldr	r3, [r7, #4]
 8004d92:	681b      	ldr	r3, [r3, #0]
 8004d94:	681a      	ldr	r2, [r3, #0]
 8004d96:	687b      	ldr	r3, [r7, #4]
 8004d98:	681b      	ldr	r3, [r3, #0]
 8004d9a:	f042 0220 	orr.w	r2, r2, #32
 8004d9e:	601a      	str	r2, [r3, #0]
 8004da0:	e007      	b.n	8004db2 <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8004da2:	687b      	ldr	r3, [r7, #4]
 8004da4:	681b      	ldr	r3, [r3, #0]
 8004da6:	681a      	ldr	r2, [r3, #0]
 8004da8:	687b      	ldr	r3, [r7, #4]
 8004daa:	681b      	ldr	r3, [r3, #0]
 8004dac:	f022 0220 	bic.w	r2, r2, #32
 8004db0:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 8004db2:	687b      	ldr	r3, [r7, #4]
 8004db4:	7edb      	ldrb	r3, [r3, #27]
 8004db6:	2b01      	cmp	r3, #1
 8004db8:	d108      	bne.n	8004dcc <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8004dba:	687b      	ldr	r3, [r7, #4]
 8004dbc:	681b      	ldr	r3, [r3, #0]
 8004dbe:	681a      	ldr	r2, [r3, #0]
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	681b      	ldr	r3, [r3, #0]
 8004dc4:	f022 0210 	bic.w	r2, r2, #16
 8004dc8:	601a      	str	r2, [r3, #0]
 8004dca:	e007      	b.n	8004ddc <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8004dcc:	687b      	ldr	r3, [r7, #4]
 8004dce:	681b      	ldr	r3, [r3, #0]
 8004dd0:	681a      	ldr	r2, [r3, #0]
 8004dd2:	687b      	ldr	r3, [r7, #4]
 8004dd4:	681b      	ldr	r3, [r3, #0]
 8004dd6:	f042 0210 	orr.w	r2, r2, #16
 8004dda:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8004ddc:	687b      	ldr	r3, [r7, #4]
 8004dde:	7f1b      	ldrb	r3, [r3, #28]
 8004de0:	2b01      	cmp	r3, #1
 8004de2:	d108      	bne.n	8004df6 <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	681b      	ldr	r3, [r3, #0]
 8004de8:	681a      	ldr	r2, [r3, #0]
 8004dea:	687b      	ldr	r3, [r7, #4]
 8004dec:	681b      	ldr	r3, [r3, #0]
 8004dee:	f042 0208 	orr.w	r2, r2, #8
 8004df2:	601a      	str	r2, [r3, #0]
 8004df4:	e007      	b.n	8004e06 <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8004df6:	687b      	ldr	r3, [r7, #4]
 8004df8:	681b      	ldr	r3, [r3, #0]
 8004dfa:	681a      	ldr	r2, [r3, #0]
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	681b      	ldr	r3, [r3, #0]
 8004e00:	f022 0208 	bic.w	r2, r2, #8
 8004e04:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8004e06:	687b      	ldr	r3, [r7, #4]
 8004e08:	7f5b      	ldrb	r3, [r3, #29]
 8004e0a:	2b01      	cmp	r3, #1
 8004e0c:	d108      	bne.n	8004e20 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8004e0e:	687b      	ldr	r3, [r7, #4]
 8004e10:	681b      	ldr	r3, [r3, #0]
 8004e12:	681a      	ldr	r2, [r3, #0]
 8004e14:	687b      	ldr	r3, [r7, #4]
 8004e16:	681b      	ldr	r3, [r3, #0]
 8004e18:	f042 0204 	orr.w	r2, r2, #4
 8004e1c:	601a      	str	r2, [r3, #0]
 8004e1e:	e007      	b.n	8004e30 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8004e20:	687b      	ldr	r3, [r7, #4]
 8004e22:	681b      	ldr	r3, [r3, #0]
 8004e24:	681a      	ldr	r2, [r3, #0]
 8004e26:	687b      	ldr	r3, [r7, #4]
 8004e28:	681b      	ldr	r3, [r3, #0]
 8004e2a:	f022 0204 	bic.w	r2, r2, #4
 8004e2e:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8004e30:	687b      	ldr	r3, [r7, #4]
 8004e32:	689a      	ldr	r2, [r3, #8]
 8004e34:	687b      	ldr	r3, [r7, #4]
 8004e36:	68db      	ldr	r3, [r3, #12]
 8004e38:	431a      	orrs	r2, r3
 8004e3a:	687b      	ldr	r3, [r7, #4]
 8004e3c:	691b      	ldr	r3, [r3, #16]
 8004e3e:	431a      	orrs	r2, r3
 8004e40:	687b      	ldr	r3, [r7, #4]
 8004e42:	695b      	ldr	r3, [r3, #20]
 8004e44:	ea42 0103 	orr.w	r1, r2, r3
 8004e48:	687b      	ldr	r3, [r7, #4]
 8004e4a:	685b      	ldr	r3, [r3, #4]
 8004e4c:	1e5a      	subs	r2, r3, #1
 8004e4e:	687b      	ldr	r3, [r7, #4]
 8004e50:	681b      	ldr	r3, [r3, #0]
 8004e52:	430a      	orrs	r2, r1
 8004e54:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8004e56:	687b      	ldr	r3, [r7, #4]
 8004e58:	2200      	movs	r2, #0
 8004e5a:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	2201      	movs	r2, #1
 8004e60:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8004e64:	2300      	movs	r3, #0
}
 8004e66:	4618      	mov	r0, r3
 8004e68:	3710      	adds	r7, #16
 8004e6a:	46bd      	mov	sp, r7
 8004e6c:	bd80      	pop	{r7, pc}

08004e6e <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, CAN_FilterTypeDef *sFilterConfig)
{
 8004e6e:	b480      	push	{r7}
 8004e70:	b087      	sub	sp, #28
 8004e72:	af00      	add	r7, sp, #0
 8004e74:	6078      	str	r0, [r7, #4]
 8004e76:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 8004e78:	687b      	ldr	r3, [r7, #4]
 8004e7a:	681b      	ldr	r3, [r3, #0]
 8004e7c:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 8004e7e:	687b      	ldr	r3, [r7, #4]
 8004e80:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004e84:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 8004e86:	7cfb      	ldrb	r3, [r7, #19]
 8004e88:	2b01      	cmp	r3, #1
 8004e8a:	d003      	beq.n	8004e94 <HAL_CAN_ConfigFilter+0x26>
 8004e8c:	7cfb      	ldrb	r3, [r7, #19]
 8004e8e:	2b02      	cmp	r3, #2
 8004e90:	f040 80aa 	bne.w	8004fe8 <HAL_CAN_ConfigFilter+0x17a>

    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8004e94:	697b      	ldr	r3, [r7, #20]
 8004e96:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8004e9a:	f043 0201 	orr.w	r2, r3, #1
 8004e9e:	697b      	ldr	r3, [r7, #20]
 8004ea0:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 8004ea4:	683b      	ldr	r3, [r7, #0]
 8004ea6:	695b      	ldr	r3, [r3, #20]
 8004ea8:	f003 031f 	and.w	r3, r3, #31
 8004eac:	2201      	movs	r2, #1
 8004eae:	fa02 f303 	lsl.w	r3, r2, r3
 8004eb2:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 8004eb4:	697b      	ldr	r3, [r7, #20]
 8004eb6:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 8004eba:	68fb      	ldr	r3, [r7, #12]
 8004ebc:	43db      	mvns	r3, r3
 8004ebe:	401a      	ands	r2, r3
 8004ec0:	697b      	ldr	r3, [r7, #20]
 8004ec2:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 8004ec6:	683b      	ldr	r3, [r7, #0]
 8004ec8:	69db      	ldr	r3, [r3, #28]
 8004eca:	2b00      	cmp	r3, #0
 8004ecc:	d123      	bne.n	8004f16 <HAL_CAN_ConfigFilter+0xa8>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 8004ece:	697b      	ldr	r3, [r7, #20]
 8004ed0:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 8004ed4:	68fb      	ldr	r3, [r7, #12]
 8004ed6:	43db      	mvns	r3, r3
 8004ed8:	401a      	ands	r2, r3
 8004eda:	697b      	ldr	r3, [r7, #20]
 8004edc:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8004ee0:	683b      	ldr	r3, [r7, #0]
 8004ee2:	68db      	ldr	r3, [r3, #12]
 8004ee4:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8004ee6:	683b      	ldr	r3, [r7, #0]
 8004ee8:	685b      	ldr	r3, [r3, #4]
 8004eea:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8004eec:	683a      	ldr	r2, [r7, #0]
 8004eee:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8004ef0:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8004ef2:	697b      	ldr	r3, [r7, #20]
 8004ef4:	3248      	adds	r2, #72	; 0x48
 8004ef6:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8004efa:	683b      	ldr	r3, [r7, #0]
 8004efc:	689b      	ldr	r3, [r3, #8]
 8004efe:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 8004f00:	683b      	ldr	r3, [r7, #0]
 8004f02:	681b      	ldr	r3, [r3, #0]
 8004f04:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8004f06:	683b      	ldr	r3, [r7, #0]
 8004f08:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8004f0a:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8004f0c:	6979      	ldr	r1, [r7, #20]
 8004f0e:	3348      	adds	r3, #72	; 0x48
 8004f10:	00db      	lsls	r3, r3, #3
 8004f12:	440b      	add	r3, r1
 8004f14:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 8004f16:	683b      	ldr	r3, [r7, #0]
 8004f18:	69db      	ldr	r3, [r3, #28]
 8004f1a:	2b01      	cmp	r3, #1
 8004f1c:	d122      	bne.n	8004f64 <HAL_CAN_ConfigFilter+0xf6>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 8004f1e:	697b      	ldr	r3, [r7, #20]
 8004f20:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 8004f24:	68fb      	ldr	r3, [r7, #12]
 8004f26:	431a      	orrs	r2, r3
 8004f28:	697b      	ldr	r3, [r7, #20]
 8004f2a:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8004f2e:	683b      	ldr	r3, [r7, #0]
 8004f30:	681b      	ldr	r3, [r3, #0]
 8004f32:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8004f34:	683b      	ldr	r3, [r7, #0]
 8004f36:	685b      	ldr	r3, [r3, #4]
 8004f38:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8004f3a:	683a      	ldr	r2, [r7, #0]
 8004f3c:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8004f3e:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8004f40:	697b      	ldr	r3, [r7, #20]
 8004f42:	3248      	adds	r2, #72	; 0x48
 8004f44:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8004f48:	683b      	ldr	r3, [r7, #0]
 8004f4a:	689b      	ldr	r3, [r3, #8]
 8004f4c:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 8004f4e:	683b      	ldr	r3, [r7, #0]
 8004f50:	68db      	ldr	r3, [r3, #12]
 8004f52:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8004f54:	683b      	ldr	r3, [r7, #0]
 8004f56:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8004f58:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8004f5a:	6979      	ldr	r1, [r7, #20]
 8004f5c:	3348      	adds	r3, #72	; 0x48
 8004f5e:	00db      	lsls	r3, r3, #3
 8004f60:	440b      	add	r3, r1
 8004f62:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 8004f64:	683b      	ldr	r3, [r7, #0]
 8004f66:	699b      	ldr	r3, [r3, #24]
 8004f68:	2b00      	cmp	r3, #0
 8004f6a:	d109      	bne.n	8004f80 <HAL_CAN_ConfigFilter+0x112>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 8004f6c:	697b      	ldr	r3, [r7, #20]
 8004f6e:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8004f72:	68fb      	ldr	r3, [r7, #12]
 8004f74:	43db      	mvns	r3, r3
 8004f76:	401a      	ands	r2, r3
 8004f78:	697b      	ldr	r3, [r7, #20]
 8004f7a:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
 8004f7e:	e007      	b.n	8004f90 <HAL_CAN_ConfigFilter+0x122>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 8004f80:	697b      	ldr	r3, [r7, #20]
 8004f82:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8004f86:	68fb      	ldr	r3, [r7, #12]
 8004f88:	431a      	orrs	r2, r3
 8004f8a:	697b      	ldr	r3, [r7, #20]
 8004f8c:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 8004f90:	683b      	ldr	r3, [r7, #0]
 8004f92:	691b      	ldr	r3, [r3, #16]
 8004f94:	2b00      	cmp	r3, #0
 8004f96:	d109      	bne.n	8004fac <HAL_CAN_ConfigFilter+0x13e>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 8004f98:	697b      	ldr	r3, [r7, #20]
 8004f9a:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 8004f9e:	68fb      	ldr	r3, [r7, #12]
 8004fa0:	43db      	mvns	r3, r3
 8004fa2:	401a      	ands	r2, r3
 8004fa4:	697b      	ldr	r3, [r7, #20]
 8004fa6:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
 8004faa:	e007      	b.n	8004fbc <HAL_CAN_ConfigFilter+0x14e>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 8004fac:	697b      	ldr	r3, [r7, #20]
 8004fae:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 8004fb2:	68fb      	ldr	r3, [r7, #12]
 8004fb4:	431a      	orrs	r2, r3
 8004fb6:	697b      	ldr	r3, [r7, #20]
 8004fb8:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 8004fbc:	683b      	ldr	r3, [r7, #0]
 8004fbe:	6a1b      	ldr	r3, [r3, #32]
 8004fc0:	2b01      	cmp	r3, #1
 8004fc2:	d107      	bne.n	8004fd4 <HAL_CAN_ConfigFilter+0x166>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 8004fc4:	697b      	ldr	r3, [r7, #20]
 8004fc6:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 8004fca:	68fb      	ldr	r3, [r7, #12]
 8004fcc:	431a      	orrs	r2, r3
 8004fce:	697b      	ldr	r3, [r7, #20]
 8004fd0:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8004fd4:	697b      	ldr	r3, [r7, #20]
 8004fd6:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8004fda:	f023 0201 	bic.w	r2, r3, #1
 8004fde:	697b      	ldr	r3, [r7, #20]
 8004fe0:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

    /* Return function status */
    return HAL_OK;
 8004fe4:	2300      	movs	r3, #0
 8004fe6:	e006      	b.n	8004ff6 <HAL_CAN_ConfigFilter+0x188>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8004fe8:	687b      	ldr	r3, [r7, #4]
 8004fea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004fec:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8004ff0:	687b      	ldr	r3, [r7, #4]
 8004ff2:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8004ff4:	2301      	movs	r3, #1
  }
}
 8004ff6:	4618      	mov	r0, r3
 8004ff8:	371c      	adds	r7, #28
 8004ffa:	46bd      	mov	sp, r7
 8004ffc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005000:	4770      	bx	lr

08005002 <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 8005002:	b580      	push	{r7, lr}
 8005004:	b084      	sub	sp, #16
 8005006:	af00      	add	r7, sp, #0
 8005008:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 800500a:	687b      	ldr	r3, [r7, #4]
 800500c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005010:	b2db      	uxtb	r3, r3
 8005012:	2b01      	cmp	r3, #1
 8005014:	d12e      	bne.n	8005074 <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 8005016:	687b      	ldr	r3, [r7, #4]
 8005018:	2202      	movs	r2, #2
 800501a:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 800501e:	687b      	ldr	r3, [r7, #4]
 8005020:	681b      	ldr	r3, [r3, #0]
 8005022:	681a      	ldr	r2, [r3, #0]
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	681b      	ldr	r3, [r3, #0]
 8005028:	f022 0201 	bic.w	r2, r2, #1
 800502c:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 800502e:	f7ff fdf3 	bl	8004c18 <HAL_GetTick>
 8005032:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8005034:	e012      	b.n	800505c <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8005036:	f7ff fdef 	bl	8004c18 <HAL_GetTick>
 800503a:	4602      	mov	r2, r0
 800503c:	68fb      	ldr	r3, [r7, #12]
 800503e:	1ad3      	subs	r3, r2, r3
 8005040:	2b0a      	cmp	r3, #10
 8005042:	d90b      	bls.n	800505c <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8005044:	687b      	ldr	r3, [r7, #4]
 8005046:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005048:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 800504c:	687b      	ldr	r3, [r7, #4]
 800504e:	625a      	str	r2, [r3, #36]	; 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 8005050:	687b      	ldr	r3, [r7, #4]
 8005052:	2205      	movs	r2, #5
 8005054:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 8005058:	2301      	movs	r3, #1
 800505a:	e012      	b.n	8005082 <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 800505c:	687b      	ldr	r3, [r7, #4]
 800505e:	681b      	ldr	r3, [r3, #0]
 8005060:	685b      	ldr	r3, [r3, #4]
 8005062:	f003 0301 	and.w	r3, r3, #1
 8005066:	2b00      	cmp	r3, #0
 8005068:	d1e5      	bne.n	8005036 <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 800506a:	687b      	ldr	r3, [r7, #4]
 800506c:	2200      	movs	r2, #0
 800506e:	625a      	str	r2, [r3, #36]	; 0x24

    /* Return function status */
    return HAL_OK;
 8005070:	2300      	movs	r3, #0
 8005072:	e006      	b.n	8005082 <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 8005074:	687b      	ldr	r3, [r7, #4]
 8005076:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005078:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 800507c:	687b      	ldr	r3, [r7, #4]
 800507e:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8005080:	2301      	movs	r3, #1
  }
}
 8005082:	4618      	mov	r0, r3
 8005084:	3710      	adds	r7, #16
 8005086:	46bd      	mov	sp, r7
 8005088:	bd80      	pop	{r7, pc}

0800508a <HAL_CAN_AddTxMessage>:
  *         the TxMailbox used to store the Tx message.
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, CAN_TxHeaderTypeDef *pHeader, uint8_t aData[], uint32_t *pTxMailbox)
{
 800508a:	b480      	push	{r7}
 800508c:	b089      	sub	sp, #36	; 0x24
 800508e:	af00      	add	r7, sp, #0
 8005090:	60f8      	str	r0, [r7, #12]
 8005092:	60b9      	str	r1, [r7, #8]
 8005094:	607a      	str	r2, [r7, #4]
 8005096:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 8005098:	68fb      	ldr	r3, [r7, #12]
 800509a:	f893 3020 	ldrb.w	r3, [r3, #32]
 800509e:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 80050a0:	68fb      	ldr	r3, [r7, #12]
 80050a2:	681b      	ldr	r3, [r3, #0]
 80050a4:	689b      	ldr	r3, [r3, #8]
 80050a6:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 80050a8:	7ffb      	ldrb	r3, [r7, #31]
 80050aa:	2b01      	cmp	r3, #1
 80050ac:	d003      	beq.n	80050b6 <HAL_CAN_AddTxMessage+0x2c>
 80050ae:	7ffb      	ldrb	r3, [r7, #31]
 80050b0:	2b02      	cmp	r3, #2
 80050b2:	f040 80b8 	bne.w	8005226 <HAL_CAN_AddTxMessage+0x19c>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 80050b6:	69bb      	ldr	r3, [r7, #24]
 80050b8:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80050bc:	2b00      	cmp	r3, #0
 80050be:	d10a      	bne.n	80050d6 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 80050c0:	69bb      	ldr	r3, [r7, #24]
 80050c2:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 80050c6:	2b00      	cmp	r3, #0
 80050c8:	d105      	bne.n	80050d6 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 80050ca:	69bb      	ldr	r3, [r7, #24]
 80050cc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 80050d0:	2b00      	cmp	r3, #0
 80050d2:	f000 80a0 	beq.w	8005216 <HAL_CAN_AddTxMessage+0x18c>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 80050d6:	69bb      	ldr	r3, [r7, #24]
 80050d8:	0e1b      	lsrs	r3, r3, #24
 80050da:	f003 0303 	and.w	r3, r3, #3
 80050de:	617b      	str	r3, [r7, #20]

      /* Check transmit mailbox value */
      if (transmitmailbox > 2U)
 80050e0:	697b      	ldr	r3, [r7, #20]
 80050e2:	2b02      	cmp	r3, #2
 80050e4:	d907      	bls.n	80050f6 <HAL_CAN_AddTxMessage+0x6c>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_INTERNAL;
 80050e6:	68fb      	ldr	r3, [r7, #12]
 80050e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80050ea:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 80050ee:	68fb      	ldr	r3, [r7, #12]
 80050f0:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 80050f2:	2301      	movs	r3, #1
 80050f4:	e09e      	b.n	8005234 <HAL_CAN_AddTxMessage+0x1aa>
      }

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 80050f6:	2201      	movs	r2, #1
 80050f8:	697b      	ldr	r3, [r7, #20]
 80050fa:	409a      	lsls	r2, r3
 80050fc:	683b      	ldr	r3, [r7, #0]
 80050fe:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 8005100:	68bb      	ldr	r3, [r7, #8]
 8005102:	689b      	ldr	r3, [r3, #8]
 8005104:	2b00      	cmp	r3, #0
 8005106:	d10d      	bne.n	8005124 <HAL_CAN_AddTxMessage+0x9a>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8005108:	68bb      	ldr	r3, [r7, #8]
 800510a:	681b      	ldr	r3, [r3, #0]
 800510c:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 800510e:	68bb      	ldr	r3, [r7, #8]
 8005110:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8005112:	68f9      	ldr	r1, [r7, #12]
 8005114:	6809      	ldr	r1, [r1, #0]
 8005116:	431a      	orrs	r2, r3
 8005118:	697b      	ldr	r3, [r7, #20]
 800511a:	3318      	adds	r3, #24
 800511c:	011b      	lsls	r3, r3, #4
 800511e:	440b      	add	r3, r1
 8005120:	601a      	str	r2, [r3, #0]
 8005122:	e00f      	b.n	8005144 <HAL_CAN_AddTxMessage+0xba>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8005124:	68bb      	ldr	r3, [r7, #8]
 8005126:	685b      	ldr	r3, [r3, #4]
 8005128:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 800512a:	68bb      	ldr	r3, [r7, #8]
 800512c:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 800512e:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 8005130:	68bb      	ldr	r3, [r7, #8]
 8005132:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8005134:	68f9      	ldr	r1, [r7, #12]
 8005136:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 8005138:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 800513a:	697b      	ldr	r3, [r7, #20]
 800513c:	3318      	adds	r3, #24
 800513e:	011b      	lsls	r3, r3, #4
 8005140:	440b      	add	r3, r1
 8005142:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 8005144:	68fb      	ldr	r3, [r7, #12]
 8005146:	6819      	ldr	r1, [r3, #0]
 8005148:	68bb      	ldr	r3, [r7, #8]
 800514a:	691a      	ldr	r2, [r3, #16]
 800514c:	697b      	ldr	r3, [r7, #20]
 800514e:	3318      	adds	r3, #24
 8005150:	011b      	lsls	r3, r3, #4
 8005152:	440b      	add	r3, r1
 8005154:	3304      	adds	r3, #4
 8005156:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 8005158:	68bb      	ldr	r3, [r7, #8]
 800515a:	7d1b      	ldrb	r3, [r3, #20]
 800515c:	2b01      	cmp	r3, #1
 800515e:	d111      	bne.n	8005184 <HAL_CAN_AddTxMessage+0xfa>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 8005160:	68fb      	ldr	r3, [r7, #12]
 8005162:	681a      	ldr	r2, [r3, #0]
 8005164:	697b      	ldr	r3, [r7, #20]
 8005166:	3318      	adds	r3, #24
 8005168:	011b      	lsls	r3, r3, #4
 800516a:	4413      	add	r3, r2
 800516c:	3304      	adds	r3, #4
 800516e:	681b      	ldr	r3, [r3, #0]
 8005170:	68fa      	ldr	r2, [r7, #12]
 8005172:	6811      	ldr	r1, [r2, #0]
 8005174:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8005178:	697b      	ldr	r3, [r7, #20]
 800517a:	3318      	adds	r3, #24
 800517c:	011b      	lsls	r3, r3, #4
 800517e:	440b      	add	r3, r1
 8005180:	3304      	adds	r3, #4
 8005182:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 8005184:	687b      	ldr	r3, [r7, #4]
 8005186:	3307      	adds	r3, #7
 8005188:	781b      	ldrb	r3, [r3, #0]
 800518a:	061a      	lsls	r2, r3, #24
 800518c:	687b      	ldr	r3, [r7, #4]
 800518e:	3306      	adds	r3, #6
 8005190:	781b      	ldrb	r3, [r3, #0]
 8005192:	041b      	lsls	r3, r3, #16
 8005194:	431a      	orrs	r2, r3
 8005196:	687b      	ldr	r3, [r7, #4]
 8005198:	3305      	adds	r3, #5
 800519a:	781b      	ldrb	r3, [r3, #0]
 800519c:	021b      	lsls	r3, r3, #8
 800519e:	4313      	orrs	r3, r2
 80051a0:	687a      	ldr	r2, [r7, #4]
 80051a2:	3204      	adds	r2, #4
 80051a4:	7812      	ldrb	r2, [r2, #0]
 80051a6:	4610      	mov	r0, r2
 80051a8:	68fa      	ldr	r2, [r7, #12]
 80051aa:	6811      	ldr	r1, [r2, #0]
 80051ac:	ea43 0200 	orr.w	r2, r3, r0
 80051b0:	697b      	ldr	r3, [r7, #20]
 80051b2:	011b      	lsls	r3, r3, #4
 80051b4:	440b      	add	r3, r1
 80051b6:	f503 73c6 	add.w	r3, r3, #396	; 0x18c
 80051ba:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	3303      	adds	r3, #3
 80051c0:	781b      	ldrb	r3, [r3, #0]
 80051c2:	061a      	lsls	r2, r3, #24
 80051c4:	687b      	ldr	r3, [r7, #4]
 80051c6:	3302      	adds	r3, #2
 80051c8:	781b      	ldrb	r3, [r3, #0]
 80051ca:	041b      	lsls	r3, r3, #16
 80051cc:	431a      	orrs	r2, r3
 80051ce:	687b      	ldr	r3, [r7, #4]
 80051d0:	3301      	adds	r3, #1
 80051d2:	781b      	ldrb	r3, [r3, #0]
 80051d4:	021b      	lsls	r3, r3, #8
 80051d6:	4313      	orrs	r3, r2
 80051d8:	687a      	ldr	r2, [r7, #4]
 80051da:	7812      	ldrb	r2, [r2, #0]
 80051dc:	4610      	mov	r0, r2
 80051de:	68fa      	ldr	r2, [r7, #12]
 80051e0:	6811      	ldr	r1, [r2, #0]
 80051e2:	ea43 0200 	orr.w	r2, r3, r0
 80051e6:	697b      	ldr	r3, [r7, #20]
 80051e8:	011b      	lsls	r3, r3, #4
 80051ea:	440b      	add	r3, r1
 80051ec:	f503 73c4 	add.w	r3, r3, #392	; 0x188
 80051f0:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 80051f2:	68fb      	ldr	r3, [r7, #12]
 80051f4:	681a      	ldr	r2, [r3, #0]
 80051f6:	697b      	ldr	r3, [r7, #20]
 80051f8:	3318      	adds	r3, #24
 80051fa:	011b      	lsls	r3, r3, #4
 80051fc:	4413      	add	r3, r2
 80051fe:	681b      	ldr	r3, [r3, #0]
 8005200:	68fa      	ldr	r2, [r7, #12]
 8005202:	6811      	ldr	r1, [r2, #0]
 8005204:	f043 0201 	orr.w	r2, r3, #1
 8005208:	697b      	ldr	r3, [r7, #20]
 800520a:	3318      	adds	r3, #24
 800520c:	011b      	lsls	r3, r3, #4
 800520e:	440b      	add	r3, r1
 8005210:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 8005212:	2300      	movs	r3, #0
 8005214:	e00e      	b.n	8005234 <HAL_CAN_AddTxMessage+0x1aa>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8005216:	68fb      	ldr	r3, [r7, #12]
 8005218:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800521a:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 800521e:	68fb      	ldr	r3, [r7, #12]
 8005220:	625a      	str	r2, [r3, #36]	; 0x24

      return HAL_ERROR;
 8005222:	2301      	movs	r3, #1
 8005224:	e006      	b.n	8005234 <HAL_CAN_AddTxMessage+0x1aa>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8005226:	68fb      	ldr	r3, [r7, #12]
 8005228:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800522a:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 800522e:	68fb      	ldr	r3, [r7, #12]
 8005230:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8005232:	2301      	movs	r3, #1
  }
}
 8005234:	4618      	mov	r0, r3
 8005236:	3724      	adds	r7, #36	; 0x24
 8005238:	46bd      	mov	sp, r7
 800523a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800523e:	4770      	bx	lr

08005240 <HAL_CAN_GetRxMessage>:
  *         of the Rx frame will be stored.
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo, CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 8005240:	b480      	push	{r7}
 8005242:	b087      	sub	sp, #28
 8005244:	af00      	add	r7, sp, #0
 8005246:	60f8      	str	r0, [r7, #12]
 8005248:	60b9      	str	r1, [r7, #8]
 800524a:	607a      	str	r2, [r7, #4]
 800524c:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 800524e:	68fb      	ldr	r3, [r7, #12]
 8005250:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005254:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 8005256:	7dfb      	ldrb	r3, [r7, #23]
 8005258:	2b01      	cmp	r3, #1
 800525a:	d003      	beq.n	8005264 <HAL_CAN_GetRxMessage+0x24>
 800525c:	7dfb      	ldrb	r3, [r7, #23]
 800525e:	2b02      	cmp	r3, #2
 8005260:	f040 80f3 	bne.w	800544a <HAL_CAN_GetRxMessage+0x20a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8005264:	68bb      	ldr	r3, [r7, #8]
 8005266:	2b00      	cmp	r3, #0
 8005268:	d10e      	bne.n	8005288 <HAL_CAN_GetRxMessage+0x48>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 800526a:	68fb      	ldr	r3, [r7, #12]
 800526c:	681b      	ldr	r3, [r3, #0]
 800526e:	68db      	ldr	r3, [r3, #12]
 8005270:	f003 0303 	and.w	r3, r3, #3
 8005274:	2b00      	cmp	r3, #0
 8005276:	d116      	bne.n	80052a6 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8005278:	68fb      	ldr	r3, [r7, #12]
 800527a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800527c:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8005280:	68fb      	ldr	r3, [r7, #12]
 8005282:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8005284:	2301      	movs	r3, #1
 8005286:	e0e7      	b.n	8005458 <HAL_CAN_GetRxMessage+0x218>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 8005288:	68fb      	ldr	r3, [r7, #12]
 800528a:	681b      	ldr	r3, [r3, #0]
 800528c:	691b      	ldr	r3, [r3, #16]
 800528e:	f003 0303 	and.w	r3, r3, #3
 8005292:	2b00      	cmp	r3, #0
 8005294:	d107      	bne.n	80052a6 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8005296:	68fb      	ldr	r3, [r7, #12]
 8005298:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800529a:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 800529e:	68fb      	ldr	r3, [r7, #12]
 80052a0:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 80052a2:	2301      	movs	r3, #1
 80052a4:	e0d8      	b.n	8005458 <HAL_CAN_GetRxMessage+0x218>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 80052a6:	68fb      	ldr	r3, [r7, #12]
 80052a8:	681a      	ldr	r2, [r3, #0]
 80052aa:	68bb      	ldr	r3, [r7, #8]
 80052ac:	331b      	adds	r3, #27
 80052ae:	011b      	lsls	r3, r3, #4
 80052b0:	4413      	add	r3, r2
 80052b2:	681b      	ldr	r3, [r3, #0]
 80052b4:	f003 0204 	and.w	r2, r3, #4
 80052b8:	687b      	ldr	r3, [r7, #4]
 80052ba:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 80052bc:	687b      	ldr	r3, [r7, #4]
 80052be:	689b      	ldr	r3, [r3, #8]
 80052c0:	2b00      	cmp	r3, #0
 80052c2:	d10c      	bne.n	80052de <HAL_CAN_GetRxMessage+0x9e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 80052c4:	68fb      	ldr	r3, [r7, #12]
 80052c6:	681a      	ldr	r2, [r3, #0]
 80052c8:	68bb      	ldr	r3, [r7, #8]
 80052ca:	331b      	adds	r3, #27
 80052cc:	011b      	lsls	r3, r3, #4
 80052ce:	4413      	add	r3, r2
 80052d0:	681b      	ldr	r3, [r3, #0]
 80052d2:	0d5b      	lsrs	r3, r3, #21
 80052d4:	f3c3 020a 	ubfx	r2, r3, #0, #11
 80052d8:	687b      	ldr	r3, [r7, #4]
 80052da:	601a      	str	r2, [r3, #0]
 80052dc:	e00b      	b.n	80052f6 <HAL_CAN_GetRxMessage+0xb6>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 80052de:	68fb      	ldr	r3, [r7, #12]
 80052e0:	681a      	ldr	r2, [r3, #0]
 80052e2:	68bb      	ldr	r3, [r7, #8]
 80052e4:	331b      	adds	r3, #27
 80052e6:	011b      	lsls	r3, r3, #4
 80052e8:	4413      	add	r3, r2
 80052ea:	681b      	ldr	r3, [r3, #0]
 80052ec:	08db      	lsrs	r3, r3, #3
 80052ee:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
 80052f2:	687b      	ldr	r3, [r7, #4]
 80052f4:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 80052f6:	68fb      	ldr	r3, [r7, #12]
 80052f8:	681a      	ldr	r2, [r3, #0]
 80052fa:	68bb      	ldr	r3, [r7, #8]
 80052fc:	331b      	adds	r3, #27
 80052fe:	011b      	lsls	r3, r3, #4
 8005300:	4413      	add	r3, r2
 8005302:	681b      	ldr	r3, [r3, #0]
 8005304:	f003 0202 	and.w	r2, r3, #2
 8005308:	687b      	ldr	r3, [r7, #4]
 800530a:	60da      	str	r2, [r3, #12]
    pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 800530c:	68fb      	ldr	r3, [r7, #12]
 800530e:	681a      	ldr	r2, [r3, #0]
 8005310:	68bb      	ldr	r3, [r7, #8]
 8005312:	331b      	adds	r3, #27
 8005314:	011b      	lsls	r3, r3, #4
 8005316:	4413      	add	r3, r2
 8005318:	3304      	adds	r3, #4
 800531a:	681b      	ldr	r3, [r3, #0]
 800531c:	f003 020f 	and.w	r2, r3, #15
 8005320:	687b      	ldr	r3, [r7, #4]
 8005322:	611a      	str	r2, [r3, #16]
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 8005324:	68fb      	ldr	r3, [r7, #12]
 8005326:	681a      	ldr	r2, [r3, #0]
 8005328:	68bb      	ldr	r3, [r7, #8]
 800532a:	331b      	adds	r3, #27
 800532c:	011b      	lsls	r3, r3, #4
 800532e:	4413      	add	r3, r2
 8005330:	3304      	adds	r3, #4
 8005332:	681b      	ldr	r3, [r3, #0]
 8005334:	0a1b      	lsrs	r3, r3, #8
 8005336:	b2da      	uxtb	r2, r3
 8005338:	687b      	ldr	r3, [r7, #4]
 800533a:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 800533c:	68fb      	ldr	r3, [r7, #12]
 800533e:	681a      	ldr	r2, [r3, #0]
 8005340:	68bb      	ldr	r3, [r7, #8]
 8005342:	331b      	adds	r3, #27
 8005344:	011b      	lsls	r3, r3, #4
 8005346:	4413      	add	r3, r2
 8005348:	3304      	adds	r3, #4
 800534a:	681b      	ldr	r3, [r3, #0]
 800534c:	0c1b      	lsrs	r3, r3, #16
 800534e:	b29a      	uxth	r2, r3
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 8005354:	68fb      	ldr	r3, [r7, #12]
 8005356:	681a      	ldr	r2, [r3, #0]
 8005358:	68bb      	ldr	r3, [r7, #8]
 800535a:	011b      	lsls	r3, r3, #4
 800535c:	4413      	add	r3, r2
 800535e:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8005362:	681b      	ldr	r3, [r3, #0]
 8005364:	b2da      	uxtb	r2, r3
 8005366:	683b      	ldr	r3, [r7, #0]
 8005368:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 800536a:	68fb      	ldr	r3, [r7, #12]
 800536c:	681a      	ldr	r2, [r3, #0]
 800536e:	68bb      	ldr	r3, [r7, #8]
 8005370:	011b      	lsls	r3, r3, #4
 8005372:	4413      	add	r3, r2
 8005374:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8005378:	681b      	ldr	r3, [r3, #0]
 800537a:	0a1a      	lsrs	r2, r3, #8
 800537c:	683b      	ldr	r3, [r7, #0]
 800537e:	3301      	adds	r3, #1
 8005380:	b2d2      	uxtb	r2, r2
 8005382:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 8005384:	68fb      	ldr	r3, [r7, #12]
 8005386:	681a      	ldr	r2, [r3, #0]
 8005388:	68bb      	ldr	r3, [r7, #8]
 800538a:	011b      	lsls	r3, r3, #4
 800538c:	4413      	add	r3, r2
 800538e:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8005392:	681b      	ldr	r3, [r3, #0]
 8005394:	0c1a      	lsrs	r2, r3, #16
 8005396:	683b      	ldr	r3, [r7, #0]
 8005398:	3302      	adds	r3, #2
 800539a:	b2d2      	uxtb	r2, r2
 800539c:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 800539e:	68fb      	ldr	r3, [r7, #12]
 80053a0:	681a      	ldr	r2, [r3, #0]
 80053a2:	68bb      	ldr	r3, [r7, #8]
 80053a4:	011b      	lsls	r3, r3, #4
 80053a6:	4413      	add	r3, r2
 80053a8:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 80053ac:	681b      	ldr	r3, [r3, #0]
 80053ae:	0e1a      	lsrs	r2, r3, #24
 80053b0:	683b      	ldr	r3, [r7, #0]
 80053b2:	3303      	adds	r3, #3
 80053b4:	b2d2      	uxtb	r2, r2
 80053b6:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 80053b8:	68fb      	ldr	r3, [r7, #12]
 80053ba:	681a      	ldr	r2, [r3, #0]
 80053bc:	68bb      	ldr	r3, [r7, #8]
 80053be:	011b      	lsls	r3, r3, #4
 80053c0:	4413      	add	r3, r2
 80053c2:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 80053c6:	681a      	ldr	r2, [r3, #0]
 80053c8:	683b      	ldr	r3, [r7, #0]
 80053ca:	3304      	adds	r3, #4
 80053cc:	b2d2      	uxtb	r2, r2
 80053ce:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 80053d0:	68fb      	ldr	r3, [r7, #12]
 80053d2:	681a      	ldr	r2, [r3, #0]
 80053d4:	68bb      	ldr	r3, [r7, #8]
 80053d6:	011b      	lsls	r3, r3, #4
 80053d8:	4413      	add	r3, r2
 80053da:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 80053de:	681b      	ldr	r3, [r3, #0]
 80053e0:	0a1a      	lsrs	r2, r3, #8
 80053e2:	683b      	ldr	r3, [r7, #0]
 80053e4:	3305      	adds	r3, #5
 80053e6:	b2d2      	uxtb	r2, r2
 80053e8:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 80053ea:	68fb      	ldr	r3, [r7, #12]
 80053ec:	681a      	ldr	r2, [r3, #0]
 80053ee:	68bb      	ldr	r3, [r7, #8]
 80053f0:	011b      	lsls	r3, r3, #4
 80053f2:	4413      	add	r3, r2
 80053f4:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 80053f8:	681b      	ldr	r3, [r3, #0]
 80053fa:	0c1a      	lsrs	r2, r3, #16
 80053fc:	683b      	ldr	r3, [r7, #0]
 80053fe:	3306      	adds	r3, #6
 8005400:	b2d2      	uxtb	r2, r2
 8005402:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 8005404:	68fb      	ldr	r3, [r7, #12]
 8005406:	681a      	ldr	r2, [r3, #0]
 8005408:	68bb      	ldr	r3, [r7, #8]
 800540a:	011b      	lsls	r3, r3, #4
 800540c:	4413      	add	r3, r2
 800540e:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8005412:	681b      	ldr	r3, [r3, #0]
 8005414:	0e1a      	lsrs	r2, r3, #24
 8005416:	683b      	ldr	r3, [r7, #0]
 8005418:	3307      	adds	r3, #7
 800541a:	b2d2      	uxtb	r2, r2
 800541c:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 800541e:	68bb      	ldr	r3, [r7, #8]
 8005420:	2b00      	cmp	r3, #0
 8005422:	d108      	bne.n	8005436 <HAL_CAN_GetRxMessage+0x1f6>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 8005424:	68fb      	ldr	r3, [r7, #12]
 8005426:	681b      	ldr	r3, [r3, #0]
 8005428:	68da      	ldr	r2, [r3, #12]
 800542a:	68fb      	ldr	r3, [r7, #12]
 800542c:	681b      	ldr	r3, [r3, #0]
 800542e:	f042 0220 	orr.w	r2, r2, #32
 8005432:	60da      	str	r2, [r3, #12]
 8005434:	e007      	b.n	8005446 <HAL_CAN_GetRxMessage+0x206>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 8005436:	68fb      	ldr	r3, [r7, #12]
 8005438:	681b      	ldr	r3, [r3, #0]
 800543a:	691a      	ldr	r2, [r3, #16]
 800543c:	68fb      	ldr	r3, [r7, #12]
 800543e:	681b      	ldr	r3, [r3, #0]
 8005440:	f042 0220 	orr.w	r2, r2, #32
 8005444:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 8005446:	2300      	movs	r3, #0
 8005448:	e006      	b.n	8005458 <HAL_CAN_GetRxMessage+0x218>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 800544a:	68fb      	ldr	r3, [r7, #12]
 800544c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800544e:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8005452:	68fb      	ldr	r3, [r7, #12]
 8005454:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8005456:	2301      	movs	r3, #1
  }
}
 8005458:	4618      	mov	r0, r3
 800545a:	371c      	adds	r7, #28
 800545c:	46bd      	mov	sp, r7
 800545e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005462:	4770      	bx	lr

08005464 <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 8005464:	b480      	push	{r7}
 8005466:	b085      	sub	sp, #20
 8005468:	af00      	add	r7, sp, #0
 800546a:	6078      	str	r0, [r7, #4]
 800546c:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 800546e:	687b      	ldr	r3, [r7, #4]
 8005470:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005474:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 8005476:	7bfb      	ldrb	r3, [r7, #15]
 8005478:	2b01      	cmp	r3, #1
 800547a:	d002      	beq.n	8005482 <HAL_CAN_ActivateNotification+0x1e>
 800547c:	7bfb      	ldrb	r3, [r7, #15]
 800547e:	2b02      	cmp	r3, #2
 8005480:	d109      	bne.n	8005496 <HAL_CAN_ActivateNotification+0x32>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 8005482:	687b      	ldr	r3, [r7, #4]
 8005484:	681b      	ldr	r3, [r3, #0]
 8005486:	6959      	ldr	r1, [r3, #20]
 8005488:	687b      	ldr	r3, [r7, #4]
 800548a:	681b      	ldr	r3, [r3, #0]
 800548c:	683a      	ldr	r2, [r7, #0]
 800548e:	430a      	orrs	r2, r1
 8005490:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 8005492:	2300      	movs	r3, #0
 8005494:	e006      	b.n	80054a4 <HAL_CAN_ActivateNotification+0x40>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8005496:	687b      	ldr	r3, [r7, #4]
 8005498:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800549a:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 800549e:	687b      	ldr	r3, [r7, #4]
 80054a0:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 80054a2:	2301      	movs	r3, #1
  }
}
 80054a4:	4618      	mov	r0, r3
 80054a6:	3714      	adds	r7, #20
 80054a8:	46bd      	mov	sp, r7
 80054aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054ae:	4770      	bx	lr

080054b0 <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 80054b0:	b580      	push	{r7, lr}
 80054b2:	b08a      	sub	sp, #40	; 0x28
 80054b4:	af00      	add	r7, sp, #0
 80054b6:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 80054b8:	2300      	movs	r3, #0
 80054ba:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 80054bc:	687b      	ldr	r3, [r7, #4]
 80054be:	681b      	ldr	r3, [r3, #0]
 80054c0:	695b      	ldr	r3, [r3, #20]
 80054c2:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 80054c4:	687b      	ldr	r3, [r7, #4]
 80054c6:	681b      	ldr	r3, [r3, #0]
 80054c8:	685b      	ldr	r3, [r3, #4]
 80054ca:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 80054cc:	687b      	ldr	r3, [r7, #4]
 80054ce:	681b      	ldr	r3, [r3, #0]
 80054d0:	689b      	ldr	r3, [r3, #8]
 80054d2:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 80054d4:	687b      	ldr	r3, [r7, #4]
 80054d6:	681b      	ldr	r3, [r3, #0]
 80054d8:	68db      	ldr	r3, [r3, #12]
 80054da:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 80054dc:	687b      	ldr	r3, [r7, #4]
 80054de:	681b      	ldr	r3, [r3, #0]
 80054e0:	691b      	ldr	r3, [r3, #16]
 80054e2:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 80054e4:	687b      	ldr	r3, [r7, #4]
 80054e6:	681b      	ldr	r3, [r3, #0]
 80054e8:	699b      	ldr	r3, [r3, #24]
 80054ea:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 80054ec:	6a3b      	ldr	r3, [r7, #32]
 80054ee:	f003 0301 	and.w	r3, r3, #1
 80054f2:	2b00      	cmp	r3, #0
 80054f4:	d07c      	beq.n	80055f0 <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 80054f6:	69bb      	ldr	r3, [r7, #24]
 80054f8:	f003 0301 	and.w	r3, r3, #1
 80054fc:	2b00      	cmp	r3, #0
 80054fe:	d023      	beq.n	8005548 <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 8005500:	687b      	ldr	r3, [r7, #4]
 8005502:	681b      	ldr	r3, [r3, #0]
 8005504:	2201      	movs	r2, #1
 8005506:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 8005508:	69bb      	ldr	r3, [r7, #24]
 800550a:	f003 0302 	and.w	r3, r3, #2
 800550e:	2b00      	cmp	r3, #0
 8005510:	d003      	beq.n	800551a <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 8005512:	6878      	ldr	r0, [r7, #4]
 8005514:	f000 f983 	bl	800581e <HAL_CAN_TxMailbox0CompleteCallback>
 8005518:	e016      	b.n	8005548 <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 800551a:	69bb      	ldr	r3, [r7, #24]
 800551c:	f003 0304 	and.w	r3, r3, #4
 8005520:	2b00      	cmp	r3, #0
 8005522:	d004      	beq.n	800552e <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 8005524:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005526:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800552a:	627b      	str	r3, [r7, #36]	; 0x24
 800552c:	e00c      	b.n	8005548 <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 800552e:	69bb      	ldr	r3, [r7, #24]
 8005530:	f003 0308 	and.w	r3, r3, #8
 8005534:	2b00      	cmp	r3, #0
 8005536:	d004      	beq.n	8005542 <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 8005538:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800553a:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800553e:	627b      	str	r3, [r7, #36]	; 0x24
 8005540:	e002      	b.n	8005548 <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 8005542:	6878      	ldr	r0, [r7, #4]
 8005544:	f000 f989 	bl	800585a <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 8005548:	69bb      	ldr	r3, [r7, #24]
 800554a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800554e:	2b00      	cmp	r3, #0
 8005550:	d024      	beq.n	800559c <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 8005552:	687b      	ldr	r3, [r7, #4]
 8005554:	681b      	ldr	r3, [r3, #0]
 8005556:	f44f 7280 	mov.w	r2, #256	; 0x100
 800555a:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 800555c:	69bb      	ldr	r3, [r7, #24]
 800555e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005562:	2b00      	cmp	r3, #0
 8005564:	d003      	beq.n	800556e <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 8005566:	6878      	ldr	r0, [r7, #4]
 8005568:	f000 f963 	bl	8005832 <HAL_CAN_TxMailbox1CompleteCallback>
 800556c:	e016      	b.n	800559c <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 800556e:	69bb      	ldr	r3, [r7, #24]
 8005570:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005574:	2b00      	cmp	r3, #0
 8005576:	d004      	beq.n	8005582 <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 8005578:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800557a:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800557e:	627b      	str	r3, [r7, #36]	; 0x24
 8005580:	e00c      	b.n	800559c <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 8005582:	69bb      	ldr	r3, [r7, #24]
 8005584:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005588:	2b00      	cmp	r3, #0
 800558a:	d004      	beq.n	8005596 <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 800558c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800558e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8005592:	627b      	str	r3, [r7, #36]	; 0x24
 8005594:	e002      	b.n	800559c <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 8005596:	6878      	ldr	r0, [r7, #4]
 8005598:	f000 f969 	bl	800586e <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 800559c:	69bb      	ldr	r3, [r7, #24]
 800559e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80055a2:	2b00      	cmp	r3, #0
 80055a4:	d024      	beq.n	80055f0 <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 80055a6:	687b      	ldr	r3, [r7, #4]
 80055a8:	681b      	ldr	r3, [r3, #0]
 80055aa:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 80055ae:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 80055b0:	69bb      	ldr	r3, [r7, #24]
 80055b2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80055b6:	2b00      	cmp	r3, #0
 80055b8:	d003      	beq.n	80055c2 <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 80055ba:	6878      	ldr	r0, [r7, #4]
 80055bc:	f000 f943 	bl	8005846 <HAL_CAN_TxMailbox2CompleteCallback>
 80055c0:	e016      	b.n	80055f0 <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 80055c2:	69bb      	ldr	r3, [r7, #24]
 80055c4:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80055c8:	2b00      	cmp	r3, #0
 80055ca:	d004      	beq.n	80055d6 <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 80055cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80055ce:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80055d2:	627b      	str	r3, [r7, #36]	; 0x24
 80055d4:	e00c      	b.n	80055f0 <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 80055d6:	69bb      	ldr	r3, [r7, #24]
 80055d8:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80055dc:	2b00      	cmp	r3, #0
 80055de:	d004      	beq.n	80055ea <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 80055e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80055e2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80055e6:	627b      	str	r3, [r7, #36]	; 0x24
 80055e8:	e002      	b.n	80055f0 <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 80055ea:	6878      	ldr	r0, [r7, #4]
 80055ec:	f000 f949 	bl	8005882 <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 80055f0:	6a3b      	ldr	r3, [r7, #32]
 80055f2:	f003 0308 	and.w	r3, r3, #8
 80055f6:	2b00      	cmp	r3, #0
 80055f8:	d00c      	beq.n	8005614 <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 80055fa:	697b      	ldr	r3, [r7, #20]
 80055fc:	f003 0310 	and.w	r3, r3, #16
 8005600:	2b00      	cmp	r3, #0
 8005602:	d007      	beq.n	8005614 <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 8005604:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005606:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800560a:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 800560c:	687b      	ldr	r3, [r7, #4]
 800560e:	681b      	ldr	r3, [r3, #0]
 8005610:	2210      	movs	r2, #16
 8005612:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 8005614:	6a3b      	ldr	r3, [r7, #32]
 8005616:	f003 0304 	and.w	r3, r3, #4
 800561a:	2b00      	cmp	r3, #0
 800561c:	d00b      	beq.n	8005636 <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 800561e:	697b      	ldr	r3, [r7, #20]
 8005620:	f003 0308 	and.w	r3, r3, #8
 8005624:	2b00      	cmp	r3, #0
 8005626:	d006      	beq.n	8005636 <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 8005628:	687b      	ldr	r3, [r7, #4]
 800562a:	681b      	ldr	r3, [r3, #0]
 800562c:	2208      	movs	r2, #8
 800562e:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 8005630:	6878      	ldr	r0, [r7, #4]
 8005632:	f000 f930 	bl	8005896 <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 8005636:	6a3b      	ldr	r3, [r7, #32]
 8005638:	f003 0302 	and.w	r3, r3, #2
 800563c:	2b00      	cmp	r3, #0
 800563e:	d009      	beq.n	8005654 <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 8005640:	687b      	ldr	r3, [r7, #4]
 8005642:	681b      	ldr	r3, [r3, #0]
 8005644:	68db      	ldr	r3, [r3, #12]
 8005646:	f003 0303 	and.w	r3, r3, #3
 800564a:	2b00      	cmp	r3, #0
 800564c:	d002      	beq.n	8005654 <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 800564e:	6878      	ldr	r0, [r7, #4]
 8005650:	f7fd fd74 	bl	800313c <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 8005654:	6a3b      	ldr	r3, [r7, #32]
 8005656:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800565a:	2b00      	cmp	r3, #0
 800565c:	d00c      	beq.n	8005678 <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 800565e:	693b      	ldr	r3, [r7, #16]
 8005660:	f003 0310 	and.w	r3, r3, #16
 8005664:	2b00      	cmp	r3, #0
 8005666:	d007      	beq.n	8005678 <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 8005668:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800566a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800566e:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 8005670:	687b      	ldr	r3, [r7, #4]
 8005672:	681b      	ldr	r3, [r3, #0]
 8005674:	2210      	movs	r2, #16
 8005676:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 8005678:	6a3b      	ldr	r3, [r7, #32]
 800567a:	f003 0320 	and.w	r3, r3, #32
 800567e:	2b00      	cmp	r3, #0
 8005680:	d00b      	beq.n	800569a <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 8005682:	693b      	ldr	r3, [r7, #16]
 8005684:	f003 0308 	and.w	r3, r3, #8
 8005688:	2b00      	cmp	r3, #0
 800568a:	d006      	beq.n	800569a <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 800568c:	687b      	ldr	r3, [r7, #4]
 800568e:	681b      	ldr	r3, [r3, #0]
 8005690:	2208      	movs	r2, #8
 8005692:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 8005694:	6878      	ldr	r0, [r7, #4]
 8005696:	f000 f912 	bl	80058be <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 800569a:	6a3b      	ldr	r3, [r7, #32]
 800569c:	f003 0310 	and.w	r3, r3, #16
 80056a0:	2b00      	cmp	r3, #0
 80056a2:	d009      	beq.n	80056b8 <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 80056a4:	687b      	ldr	r3, [r7, #4]
 80056a6:	681b      	ldr	r3, [r3, #0]
 80056a8:	691b      	ldr	r3, [r3, #16]
 80056aa:	f003 0303 	and.w	r3, r3, #3
 80056ae:	2b00      	cmp	r3, #0
 80056b0:	d002      	beq.n	80056b8 <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 80056b2:	6878      	ldr	r0, [r7, #4]
 80056b4:	f000 f8f9 	bl	80058aa <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 80056b8:	6a3b      	ldr	r3, [r7, #32]
 80056ba:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80056be:	2b00      	cmp	r3, #0
 80056c0:	d00b      	beq.n	80056da <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 80056c2:	69fb      	ldr	r3, [r7, #28]
 80056c4:	f003 0310 	and.w	r3, r3, #16
 80056c8:	2b00      	cmp	r3, #0
 80056ca:	d006      	beq.n	80056da <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 80056cc:	687b      	ldr	r3, [r7, #4]
 80056ce:	681b      	ldr	r3, [r3, #0]
 80056d0:	2210      	movs	r2, #16
 80056d2:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 80056d4:	6878      	ldr	r0, [r7, #4]
 80056d6:	f000 f8fc 	bl	80058d2 <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 80056da:	6a3b      	ldr	r3, [r7, #32]
 80056dc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80056e0:	2b00      	cmp	r3, #0
 80056e2:	d00b      	beq.n	80056fc <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 80056e4:	69fb      	ldr	r3, [r7, #28]
 80056e6:	f003 0308 	and.w	r3, r3, #8
 80056ea:	2b00      	cmp	r3, #0
 80056ec:	d006      	beq.n	80056fc <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 80056ee:	687b      	ldr	r3, [r7, #4]
 80056f0:	681b      	ldr	r3, [r3, #0]
 80056f2:	2208      	movs	r2, #8
 80056f4:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 80056f6:	6878      	ldr	r0, [r7, #4]
 80056f8:	f000 f8f5 	bl	80058e6 <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 80056fc:	6a3b      	ldr	r3, [r7, #32]
 80056fe:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8005702:	2b00      	cmp	r3, #0
 8005704:	d07b      	beq.n	80057fe <HAL_CAN_IRQHandler+0x34e>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 8005706:	69fb      	ldr	r3, [r7, #28]
 8005708:	f003 0304 	and.w	r3, r3, #4
 800570c:	2b00      	cmp	r3, #0
 800570e:	d072      	beq.n	80057f6 <HAL_CAN_IRQHandler+0x346>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8005710:	6a3b      	ldr	r3, [r7, #32]
 8005712:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005716:	2b00      	cmp	r3, #0
 8005718:	d008      	beq.n	800572c <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 800571a:	68fb      	ldr	r3, [r7, #12]
 800571c:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8005720:	2b00      	cmp	r3, #0
 8005722:	d003      	beq.n	800572c <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 8005724:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005726:	f043 0301 	orr.w	r3, r3, #1
 800572a:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 800572c:	6a3b      	ldr	r3, [r7, #32]
 800572e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005732:	2b00      	cmp	r3, #0
 8005734:	d008      	beq.n	8005748 <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 8005736:	68fb      	ldr	r3, [r7, #12]
 8005738:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 800573c:	2b00      	cmp	r3, #0
 800573e:	d003      	beq.n	8005748 <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 8005740:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005742:	f043 0302 	orr.w	r3, r3, #2
 8005746:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8005748:	6a3b      	ldr	r3, [r7, #32]
 800574a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800574e:	2b00      	cmp	r3, #0
 8005750:	d008      	beq.n	8005764 <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 8005752:	68fb      	ldr	r3, [r7, #12]
 8005754:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8005758:	2b00      	cmp	r3, #0
 800575a:	d003      	beq.n	8005764 <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 800575c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800575e:	f043 0304 	orr.w	r3, r3, #4
 8005762:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8005764:	6a3b      	ldr	r3, [r7, #32]
 8005766:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800576a:	2b00      	cmp	r3, #0
 800576c:	d043      	beq.n	80057f6 <HAL_CAN_IRQHandler+0x346>
          ((esrflags & CAN_ESR_LEC) != 0U))
 800576e:	68fb      	ldr	r3, [r7, #12]
 8005770:	f003 0370 	and.w	r3, r3, #112	; 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8005774:	2b00      	cmp	r3, #0
 8005776:	d03e      	beq.n	80057f6 <HAL_CAN_IRQHandler+0x346>
      {
        switch (esrflags & CAN_ESR_LEC)
 8005778:	68fb      	ldr	r3, [r7, #12]
 800577a:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800577e:	2b60      	cmp	r3, #96	; 0x60
 8005780:	d02b      	beq.n	80057da <HAL_CAN_IRQHandler+0x32a>
 8005782:	2b60      	cmp	r3, #96	; 0x60
 8005784:	d82e      	bhi.n	80057e4 <HAL_CAN_IRQHandler+0x334>
 8005786:	2b50      	cmp	r3, #80	; 0x50
 8005788:	d022      	beq.n	80057d0 <HAL_CAN_IRQHandler+0x320>
 800578a:	2b50      	cmp	r3, #80	; 0x50
 800578c:	d82a      	bhi.n	80057e4 <HAL_CAN_IRQHandler+0x334>
 800578e:	2b40      	cmp	r3, #64	; 0x40
 8005790:	d019      	beq.n	80057c6 <HAL_CAN_IRQHandler+0x316>
 8005792:	2b40      	cmp	r3, #64	; 0x40
 8005794:	d826      	bhi.n	80057e4 <HAL_CAN_IRQHandler+0x334>
 8005796:	2b30      	cmp	r3, #48	; 0x30
 8005798:	d010      	beq.n	80057bc <HAL_CAN_IRQHandler+0x30c>
 800579a:	2b30      	cmp	r3, #48	; 0x30
 800579c:	d822      	bhi.n	80057e4 <HAL_CAN_IRQHandler+0x334>
 800579e:	2b10      	cmp	r3, #16
 80057a0:	d002      	beq.n	80057a8 <HAL_CAN_IRQHandler+0x2f8>
 80057a2:	2b20      	cmp	r3, #32
 80057a4:	d005      	beq.n	80057b2 <HAL_CAN_IRQHandler+0x302>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 80057a6:	e01d      	b.n	80057e4 <HAL_CAN_IRQHandler+0x334>
            errorcode |= HAL_CAN_ERROR_STF;
 80057a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80057aa:	f043 0308 	orr.w	r3, r3, #8
 80057ae:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 80057b0:	e019      	b.n	80057e6 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_FOR;
 80057b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80057b4:	f043 0310 	orr.w	r3, r3, #16
 80057b8:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 80057ba:	e014      	b.n	80057e6 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_ACK;
 80057bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80057be:	f043 0320 	orr.w	r3, r3, #32
 80057c2:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 80057c4:	e00f      	b.n	80057e6 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BR;
 80057c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80057c8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80057cc:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 80057ce:	e00a      	b.n	80057e6 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BD;
 80057d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80057d2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80057d6:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 80057d8:	e005      	b.n	80057e6 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_CRC;
 80057da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80057dc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80057e0:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 80057e2:	e000      	b.n	80057e6 <HAL_CAN_IRQHandler+0x336>
            break;
 80057e4:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 80057e6:	687b      	ldr	r3, [r7, #4]
 80057e8:	681b      	ldr	r3, [r3, #0]
 80057ea:	699a      	ldr	r2, [r3, #24]
 80057ec:	687b      	ldr	r3, [r7, #4]
 80057ee:	681b      	ldr	r3, [r3, #0]
 80057f0:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 80057f4:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 80057f6:	687b      	ldr	r3, [r7, #4]
 80057f8:	681b      	ldr	r3, [r3, #0]
 80057fa:	2204      	movs	r2, #4
 80057fc:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 80057fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005800:	2b00      	cmp	r3, #0
 8005802:	d008      	beq.n	8005816 <HAL_CAN_IRQHandler+0x366>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 8005804:	687b      	ldr	r3, [r7, #4]
 8005806:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8005808:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800580a:	431a      	orrs	r2, r3
 800580c:	687b      	ldr	r3, [r7, #4]
 800580e:	625a      	str	r2, [r3, #36]	; 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 8005810:	6878      	ldr	r0, [r7, #4]
 8005812:	f000 f872 	bl	80058fa <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 8005816:	bf00      	nop
 8005818:	3728      	adds	r7, #40	; 0x28
 800581a:	46bd      	mov	sp, r7
 800581c:	bd80      	pop	{r7, pc}

0800581e <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 800581e:	b480      	push	{r7}
 8005820:	b083      	sub	sp, #12
 8005822:	af00      	add	r7, sp, #0
 8005824:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 8005826:	bf00      	nop
 8005828:	370c      	adds	r7, #12
 800582a:	46bd      	mov	sp, r7
 800582c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005830:	4770      	bx	lr

08005832 <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8005832:	b480      	push	{r7}
 8005834:	b083      	sub	sp, #12
 8005836:	af00      	add	r7, sp, #0
 8005838:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 800583a:	bf00      	nop
 800583c:	370c      	adds	r7, #12
 800583e:	46bd      	mov	sp, r7
 8005840:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005844:	4770      	bx	lr

08005846 <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8005846:	b480      	push	{r7}
 8005848:	b083      	sub	sp, #12
 800584a:	af00      	add	r7, sp, #0
 800584c:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 800584e:	bf00      	nop
 8005850:	370c      	adds	r7, #12
 8005852:	46bd      	mov	sp, r7
 8005854:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005858:	4770      	bx	lr

0800585a <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 800585a:	b480      	push	{r7}
 800585c:	b083      	sub	sp, #12
 800585e:	af00      	add	r7, sp, #0
 8005860:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 8005862:	bf00      	nop
 8005864:	370c      	adds	r7, #12
 8005866:	46bd      	mov	sp, r7
 8005868:	f85d 7b04 	ldr.w	r7, [sp], #4
 800586c:	4770      	bx	lr

0800586e <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 800586e:	b480      	push	{r7}
 8005870:	b083      	sub	sp, #12
 8005872:	af00      	add	r7, sp, #0
 8005874:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 8005876:	bf00      	nop
 8005878:	370c      	adds	r7, #12
 800587a:	46bd      	mov	sp, r7
 800587c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005880:	4770      	bx	lr

08005882 <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 8005882:	b480      	push	{r7}
 8005884:	b083      	sub	sp, #12
 8005886:	af00      	add	r7, sp, #0
 8005888:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 800588a:	bf00      	nop
 800588c:	370c      	adds	r7, #12
 800588e:	46bd      	mov	sp, r7
 8005890:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005894:	4770      	bx	lr

08005896 <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 8005896:	b480      	push	{r7}
 8005898:	b083      	sub	sp, #12
 800589a:	af00      	add	r7, sp, #0
 800589c:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 800589e:	bf00      	nop
 80058a0:	370c      	adds	r7, #12
 80058a2:	46bd      	mov	sp, r7
 80058a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058a8:	4770      	bx	lr

080058aa <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 80058aa:	b480      	push	{r7}
 80058ac:	b083      	sub	sp, #12
 80058ae:	af00      	add	r7, sp, #0
 80058b0:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 80058b2:	bf00      	nop
 80058b4:	370c      	adds	r7, #12
 80058b6:	46bd      	mov	sp, r7
 80058b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058bc:	4770      	bx	lr

080058be <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 80058be:	b480      	push	{r7}
 80058c0:	b083      	sub	sp, #12
 80058c2:	af00      	add	r7, sp, #0
 80058c4:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 80058c6:	bf00      	nop
 80058c8:	370c      	adds	r7, #12
 80058ca:	46bd      	mov	sp, r7
 80058cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058d0:	4770      	bx	lr

080058d2 <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 80058d2:	b480      	push	{r7}
 80058d4:	b083      	sub	sp, #12
 80058d6:	af00      	add	r7, sp, #0
 80058d8:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 80058da:	bf00      	nop
 80058dc:	370c      	adds	r7, #12
 80058de:	46bd      	mov	sp, r7
 80058e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058e4:	4770      	bx	lr

080058e6 <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 80058e6:	b480      	push	{r7}
 80058e8:	b083      	sub	sp, #12
 80058ea:	af00      	add	r7, sp, #0
 80058ec:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 80058ee:	bf00      	nop
 80058f0:	370c      	adds	r7, #12
 80058f2:	46bd      	mov	sp, r7
 80058f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058f8:	4770      	bx	lr

080058fa <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 80058fa:	b480      	push	{r7}
 80058fc:	b083      	sub	sp, #12
 80058fe:	af00      	add	r7, sp, #0
 8005900:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 8005902:	bf00      	nop
 8005904:	370c      	adds	r7, #12
 8005906:	46bd      	mov	sp, r7
 8005908:	f85d 7b04 	ldr.w	r7, [sp], #4
 800590c:	4770      	bx	lr
	...

08005910 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005910:	b480      	push	{r7}
 8005912:	b085      	sub	sp, #20
 8005914:	af00      	add	r7, sp, #0
 8005916:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8005918:	687b      	ldr	r3, [r7, #4]
 800591a:	f003 0307 	and.w	r3, r3, #7
 800591e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8005920:	4b0c      	ldr	r3, [pc, #48]	; (8005954 <__NVIC_SetPriorityGrouping+0x44>)
 8005922:	68db      	ldr	r3, [r3, #12]
 8005924:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8005926:	68ba      	ldr	r2, [r7, #8]
 8005928:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800592c:	4013      	ands	r3, r2
 800592e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8005930:	68fb      	ldr	r3, [r7, #12]
 8005932:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8005934:	68bb      	ldr	r3, [r7, #8]
 8005936:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8005938:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800593c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005940:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8005942:	4a04      	ldr	r2, [pc, #16]	; (8005954 <__NVIC_SetPriorityGrouping+0x44>)
 8005944:	68bb      	ldr	r3, [r7, #8]
 8005946:	60d3      	str	r3, [r2, #12]
}
 8005948:	bf00      	nop
 800594a:	3714      	adds	r7, #20
 800594c:	46bd      	mov	sp, r7
 800594e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005952:	4770      	bx	lr
 8005954:	e000ed00 	.word	0xe000ed00

08005958 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8005958:	b480      	push	{r7}
 800595a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800595c:	4b04      	ldr	r3, [pc, #16]	; (8005970 <__NVIC_GetPriorityGrouping+0x18>)
 800595e:	68db      	ldr	r3, [r3, #12]
 8005960:	0a1b      	lsrs	r3, r3, #8
 8005962:	f003 0307 	and.w	r3, r3, #7
}
 8005966:	4618      	mov	r0, r3
 8005968:	46bd      	mov	sp, r7
 800596a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800596e:	4770      	bx	lr
 8005970:	e000ed00 	.word	0xe000ed00

08005974 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005974:	b480      	push	{r7}
 8005976:	b083      	sub	sp, #12
 8005978:	af00      	add	r7, sp, #0
 800597a:	4603      	mov	r3, r0
 800597c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800597e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005982:	2b00      	cmp	r3, #0
 8005984:	db0b      	blt.n	800599e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8005986:	79fb      	ldrb	r3, [r7, #7]
 8005988:	f003 021f 	and.w	r2, r3, #31
 800598c:	4907      	ldr	r1, [pc, #28]	; (80059ac <__NVIC_EnableIRQ+0x38>)
 800598e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005992:	095b      	lsrs	r3, r3, #5
 8005994:	2001      	movs	r0, #1
 8005996:	fa00 f202 	lsl.w	r2, r0, r2
 800599a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800599e:	bf00      	nop
 80059a0:	370c      	adds	r7, #12
 80059a2:	46bd      	mov	sp, r7
 80059a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059a8:	4770      	bx	lr
 80059aa:	bf00      	nop
 80059ac:	e000e100 	.word	0xe000e100

080059b0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80059b0:	b480      	push	{r7}
 80059b2:	b083      	sub	sp, #12
 80059b4:	af00      	add	r7, sp, #0
 80059b6:	4603      	mov	r3, r0
 80059b8:	6039      	str	r1, [r7, #0]
 80059ba:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80059bc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80059c0:	2b00      	cmp	r3, #0
 80059c2:	db0a      	blt.n	80059da <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80059c4:	683b      	ldr	r3, [r7, #0]
 80059c6:	b2da      	uxtb	r2, r3
 80059c8:	490c      	ldr	r1, [pc, #48]	; (80059fc <__NVIC_SetPriority+0x4c>)
 80059ca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80059ce:	0112      	lsls	r2, r2, #4
 80059d0:	b2d2      	uxtb	r2, r2
 80059d2:	440b      	add	r3, r1
 80059d4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80059d8:	e00a      	b.n	80059f0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80059da:	683b      	ldr	r3, [r7, #0]
 80059dc:	b2da      	uxtb	r2, r3
 80059de:	4908      	ldr	r1, [pc, #32]	; (8005a00 <__NVIC_SetPriority+0x50>)
 80059e0:	79fb      	ldrb	r3, [r7, #7]
 80059e2:	f003 030f 	and.w	r3, r3, #15
 80059e6:	3b04      	subs	r3, #4
 80059e8:	0112      	lsls	r2, r2, #4
 80059ea:	b2d2      	uxtb	r2, r2
 80059ec:	440b      	add	r3, r1
 80059ee:	761a      	strb	r2, [r3, #24]
}
 80059f0:	bf00      	nop
 80059f2:	370c      	adds	r7, #12
 80059f4:	46bd      	mov	sp, r7
 80059f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059fa:	4770      	bx	lr
 80059fc:	e000e100 	.word	0xe000e100
 8005a00:	e000ed00 	.word	0xe000ed00

08005a04 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8005a04:	b480      	push	{r7}
 8005a06:	b089      	sub	sp, #36	; 0x24
 8005a08:	af00      	add	r7, sp, #0
 8005a0a:	60f8      	str	r0, [r7, #12]
 8005a0c:	60b9      	str	r1, [r7, #8]
 8005a0e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8005a10:	68fb      	ldr	r3, [r7, #12]
 8005a12:	f003 0307 	and.w	r3, r3, #7
 8005a16:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8005a18:	69fb      	ldr	r3, [r7, #28]
 8005a1a:	f1c3 0307 	rsb	r3, r3, #7
 8005a1e:	2b04      	cmp	r3, #4
 8005a20:	bf28      	it	cs
 8005a22:	2304      	movcs	r3, #4
 8005a24:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8005a26:	69fb      	ldr	r3, [r7, #28]
 8005a28:	3304      	adds	r3, #4
 8005a2a:	2b06      	cmp	r3, #6
 8005a2c:	d902      	bls.n	8005a34 <NVIC_EncodePriority+0x30>
 8005a2e:	69fb      	ldr	r3, [r7, #28]
 8005a30:	3b03      	subs	r3, #3
 8005a32:	e000      	b.n	8005a36 <NVIC_EncodePriority+0x32>
 8005a34:	2300      	movs	r3, #0
 8005a36:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005a38:	f04f 32ff 	mov.w	r2, #4294967295
 8005a3c:	69bb      	ldr	r3, [r7, #24]
 8005a3e:	fa02 f303 	lsl.w	r3, r2, r3
 8005a42:	43da      	mvns	r2, r3
 8005a44:	68bb      	ldr	r3, [r7, #8]
 8005a46:	401a      	ands	r2, r3
 8005a48:	697b      	ldr	r3, [r7, #20]
 8005a4a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8005a4c:	f04f 31ff 	mov.w	r1, #4294967295
 8005a50:	697b      	ldr	r3, [r7, #20]
 8005a52:	fa01 f303 	lsl.w	r3, r1, r3
 8005a56:	43d9      	mvns	r1, r3
 8005a58:	687b      	ldr	r3, [r7, #4]
 8005a5a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005a5c:	4313      	orrs	r3, r2
         );
}
 8005a5e:	4618      	mov	r0, r3
 8005a60:	3724      	adds	r7, #36	; 0x24
 8005a62:	46bd      	mov	sp, r7
 8005a64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a68:	4770      	bx	lr
	...

08005a6c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8005a6c:	b580      	push	{r7, lr}
 8005a6e:	b082      	sub	sp, #8
 8005a70:	af00      	add	r7, sp, #0
 8005a72:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8005a74:	687b      	ldr	r3, [r7, #4]
 8005a76:	3b01      	subs	r3, #1
 8005a78:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8005a7c:	d301      	bcc.n	8005a82 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8005a7e:	2301      	movs	r3, #1
 8005a80:	e00f      	b.n	8005aa2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8005a82:	4a0a      	ldr	r2, [pc, #40]	; (8005aac <SysTick_Config+0x40>)
 8005a84:	687b      	ldr	r3, [r7, #4]
 8005a86:	3b01      	subs	r3, #1
 8005a88:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8005a8a:	210f      	movs	r1, #15
 8005a8c:	f04f 30ff 	mov.w	r0, #4294967295
 8005a90:	f7ff ff8e 	bl	80059b0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8005a94:	4b05      	ldr	r3, [pc, #20]	; (8005aac <SysTick_Config+0x40>)
 8005a96:	2200      	movs	r2, #0
 8005a98:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8005a9a:	4b04      	ldr	r3, [pc, #16]	; (8005aac <SysTick_Config+0x40>)
 8005a9c:	2207      	movs	r2, #7
 8005a9e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8005aa0:	2300      	movs	r3, #0
}
 8005aa2:	4618      	mov	r0, r3
 8005aa4:	3708      	adds	r7, #8
 8005aa6:	46bd      	mov	sp, r7
 8005aa8:	bd80      	pop	{r7, pc}
 8005aaa:	bf00      	nop
 8005aac:	e000e010 	.word	0xe000e010

08005ab0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005ab0:	b580      	push	{r7, lr}
 8005ab2:	b082      	sub	sp, #8
 8005ab4:	af00      	add	r7, sp, #0
 8005ab6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8005ab8:	6878      	ldr	r0, [r7, #4]
 8005aba:	f7ff ff29 	bl	8005910 <__NVIC_SetPriorityGrouping>
}
 8005abe:	bf00      	nop
 8005ac0:	3708      	adds	r7, #8
 8005ac2:	46bd      	mov	sp, r7
 8005ac4:	bd80      	pop	{r7, pc}

08005ac6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8005ac6:	b580      	push	{r7, lr}
 8005ac8:	b086      	sub	sp, #24
 8005aca:	af00      	add	r7, sp, #0
 8005acc:	4603      	mov	r3, r0
 8005ace:	60b9      	str	r1, [r7, #8]
 8005ad0:	607a      	str	r2, [r7, #4]
 8005ad2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8005ad4:	2300      	movs	r3, #0
 8005ad6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8005ad8:	f7ff ff3e 	bl	8005958 <__NVIC_GetPriorityGrouping>
 8005adc:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8005ade:	687a      	ldr	r2, [r7, #4]
 8005ae0:	68b9      	ldr	r1, [r7, #8]
 8005ae2:	6978      	ldr	r0, [r7, #20]
 8005ae4:	f7ff ff8e 	bl	8005a04 <NVIC_EncodePriority>
 8005ae8:	4602      	mov	r2, r0
 8005aea:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005aee:	4611      	mov	r1, r2
 8005af0:	4618      	mov	r0, r3
 8005af2:	f7ff ff5d 	bl	80059b0 <__NVIC_SetPriority>
}
 8005af6:	bf00      	nop
 8005af8:	3718      	adds	r7, #24
 8005afa:	46bd      	mov	sp, r7
 8005afc:	bd80      	pop	{r7, pc}

08005afe <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f3xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005afe:	b580      	push	{r7, lr}
 8005b00:	b082      	sub	sp, #8
 8005b02:	af00      	add	r7, sp, #0
 8005b04:	4603      	mov	r3, r0
 8005b06:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8005b08:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005b0c:	4618      	mov	r0, r3
 8005b0e:	f7ff ff31 	bl	8005974 <__NVIC_EnableIRQ>
}
 8005b12:	bf00      	nop
 8005b14:	3708      	adds	r7, #8
 8005b16:	46bd      	mov	sp, r7
 8005b18:	bd80      	pop	{r7, pc}

08005b1a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8005b1a:	b580      	push	{r7, lr}
 8005b1c:	b082      	sub	sp, #8
 8005b1e:	af00      	add	r7, sp, #0
 8005b20:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8005b22:	6878      	ldr	r0, [r7, #4]
 8005b24:	f7ff ffa2 	bl	8005a6c <SysTick_Config>
 8005b28:	4603      	mov	r3, r0
}
 8005b2a:	4618      	mov	r0, r3
 8005b2c:	3708      	adds	r7, #8
 8005b2e:	46bd      	mov	sp, r7
 8005b30:	bd80      	pop	{r7, pc}

08005b32 <HAL_DMA_Abort>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8005b32:	b480      	push	{r7}
 8005b34:	b083      	sub	sp, #12
 8005b36:	af00      	add	r7, sp, #0
 8005b38:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8005b3a:	687b      	ldr	r3, [r7, #4]
 8005b3c:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8005b40:	2b02      	cmp	r3, #2
 8005b42:	d008      	beq.n	8005b56 <HAL_DMA_Abort+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005b44:	687b      	ldr	r3, [r7, #4]
 8005b46:	2204      	movs	r2, #4
 8005b48:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005b4a:	687b      	ldr	r3, [r7, #4]
 8005b4c:	2200      	movs	r2, #0
 8005b4e:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 8005b52:	2301      	movs	r3, #1
 8005b54:	e020      	b.n	8005b98 <HAL_DMA_Abort+0x66>
  }
  else
  {
    /* Disable DMA IT */
     hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8005b56:	687b      	ldr	r3, [r7, #4]
 8005b58:	681b      	ldr	r3, [r3, #0]
 8005b5a:	681a      	ldr	r2, [r3, #0]
 8005b5c:	687b      	ldr	r3, [r7, #4]
 8005b5e:	681b      	ldr	r3, [r3, #0]
 8005b60:	f022 020e 	bic.w	r2, r2, #14
 8005b64:	601a      	str	r2, [r3, #0]
    
    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8005b66:	687b      	ldr	r3, [r7, #4]
 8005b68:	681b      	ldr	r3, [r3, #0]
 8005b6a:	681a      	ldr	r2, [r3, #0]
 8005b6c:	687b      	ldr	r3, [r7, #4]
 8005b6e:	681b      	ldr	r3, [r3, #0]
 8005b70:	f022 0201 	bic.w	r2, r2, #1
 8005b74:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8005b76:	687b      	ldr	r3, [r7, #4]
 8005b78:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005b7a:	687b      	ldr	r3, [r7, #4]
 8005b7c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005b7e:	2101      	movs	r1, #1
 8005b80:	fa01 f202 	lsl.w	r2, r1, r2
 8005b84:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state*/
  hdma->State = HAL_DMA_STATE_READY; 
 8005b86:	687b      	ldr	r3, [r7, #4]
 8005b88:	2201      	movs	r2, #1
 8005b8a:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  
  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 8005b8e:	687b      	ldr	r3, [r7, #4]
 8005b90:	2200      	movs	r2, #0
 8005b92:	f883 2020 	strb.w	r2, [r3, #32]
  
  return HAL_OK;
 8005b96:	2300      	movs	r3, #0
}
 8005b98:	4618      	mov	r0, r3
 8005b9a:	370c      	adds	r7, #12
 8005b9c:	46bd      	mov	sp, r7
 8005b9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ba2:	4770      	bx	lr

08005ba4 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8005ba4:	b580      	push	{r7, lr}
 8005ba6:	b084      	sub	sp, #16
 8005ba8:	af00      	add	r7, sp, #0
 8005baa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005bac:	2300      	movs	r3, #0
 8005bae:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8005bb0:	687b      	ldr	r3, [r7, #4]
 8005bb2:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8005bb6:	2b02      	cmp	r3, #2
 8005bb8:	d005      	beq.n	8005bc6 <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005bba:	687b      	ldr	r3, [r7, #4]
 8005bbc:	2204      	movs	r2, #4
 8005bbe:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 8005bc0:	2301      	movs	r3, #1
 8005bc2:	73fb      	strb	r3, [r7, #15]
 8005bc4:	e027      	b.n	8005c16 <HAL_DMA_Abort_IT+0x72>
  }
  else
  { 
  
    /* Disable DMA IT */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8005bc6:	687b      	ldr	r3, [r7, #4]
 8005bc8:	681b      	ldr	r3, [r3, #0]
 8005bca:	681a      	ldr	r2, [r3, #0]
 8005bcc:	687b      	ldr	r3, [r7, #4]
 8005bce:	681b      	ldr	r3, [r3, #0]
 8005bd0:	f022 020e 	bic.w	r2, r2, #14
 8005bd4:	601a      	str	r2, [r3, #0]
    
    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8005bd6:	687b      	ldr	r3, [r7, #4]
 8005bd8:	681b      	ldr	r3, [r3, #0]
 8005bda:	681a      	ldr	r2, [r3, #0]
 8005bdc:	687b      	ldr	r3, [r7, #4]
 8005bde:	681b      	ldr	r3, [r3, #0]
 8005be0:	f022 0201 	bic.w	r2, r2, #1
 8005be4:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8005be6:	687b      	ldr	r3, [r7, #4]
 8005be8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005bea:	687b      	ldr	r3, [r7, #4]
 8005bec:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005bee:	2101      	movs	r1, #1
 8005bf0:	fa01 f202 	lsl.w	r2, r1, r2
 8005bf4:	605a      	str	r2, [r3, #4]
    
    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8005bf6:	687b      	ldr	r3, [r7, #4]
 8005bf8:	2201      	movs	r2, #1
 8005bfa:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005bfe:	687b      	ldr	r3, [r7, #4]
 8005c00:	2200      	movs	r2, #0
 8005c02:	f883 2020 	strb.w	r2, [r3, #32]
    
    /* Call User Abort callback */ 
    if(hdma->XferAbortCallback != NULL)
 8005c06:	687b      	ldr	r3, [r7, #4]
 8005c08:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005c0a:	2b00      	cmp	r3, #0
 8005c0c:	d003      	beq.n	8005c16 <HAL_DMA_Abort_IT+0x72>
    {
      hdma->XferAbortCallback(hdma);
 8005c0e:	687b      	ldr	r3, [r7, #4]
 8005c10:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005c12:	6878      	ldr	r0, [r7, #4]
 8005c14:	4798      	blx	r3
    } 
  }
  return status;
 8005c16:	7bfb      	ldrb	r3, [r7, #15]
}
 8005c18:	4618      	mov	r0, r3
 8005c1a:	3710      	adds	r7, #16
 8005c1c:	46bd      	mov	sp, r7
 8005c1e:	bd80      	pop	{r7, pc}

08005c20 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8005c20:	b480      	push	{r7}
 8005c22:	b087      	sub	sp, #28
 8005c24:	af00      	add	r7, sp, #0
 8005c26:	6078      	str	r0, [r7, #4]
 8005c28:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8005c2a:	2300      	movs	r3, #0
 8005c2c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8005c2e:	e154      	b.n	8005eda <HAL_GPIO_Init+0x2ba>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8005c30:	683b      	ldr	r3, [r7, #0]
 8005c32:	681a      	ldr	r2, [r3, #0]
 8005c34:	2101      	movs	r1, #1
 8005c36:	697b      	ldr	r3, [r7, #20]
 8005c38:	fa01 f303 	lsl.w	r3, r1, r3
 8005c3c:	4013      	ands	r3, r2
 8005c3e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8005c40:	68fb      	ldr	r3, [r7, #12]
 8005c42:	2b00      	cmp	r3, #0
 8005c44:	f000 8146 	beq.w	8005ed4 <HAL_GPIO_Init+0x2b4>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8005c48:	683b      	ldr	r3, [r7, #0]
 8005c4a:	685b      	ldr	r3, [r3, #4]
 8005c4c:	f003 0303 	and.w	r3, r3, #3
 8005c50:	2b01      	cmp	r3, #1
 8005c52:	d005      	beq.n	8005c60 <HAL_GPIO_Init+0x40>
 8005c54:	683b      	ldr	r3, [r7, #0]
 8005c56:	685b      	ldr	r3, [r3, #4]
 8005c58:	f003 0303 	and.w	r3, r3, #3
 8005c5c:	2b02      	cmp	r3, #2
 8005c5e:	d130      	bne.n	8005cc2 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8005c60:	687b      	ldr	r3, [r7, #4]
 8005c62:	689b      	ldr	r3, [r3, #8]
 8005c64:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8005c66:	697b      	ldr	r3, [r7, #20]
 8005c68:	005b      	lsls	r3, r3, #1
 8005c6a:	2203      	movs	r2, #3
 8005c6c:	fa02 f303 	lsl.w	r3, r2, r3
 8005c70:	43db      	mvns	r3, r3
 8005c72:	693a      	ldr	r2, [r7, #16]
 8005c74:	4013      	ands	r3, r2
 8005c76:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8005c78:	683b      	ldr	r3, [r7, #0]
 8005c7a:	68da      	ldr	r2, [r3, #12]
 8005c7c:	697b      	ldr	r3, [r7, #20]
 8005c7e:	005b      	lsls	r3, r3, #1
 8005c80:	fa02 f303 	lsl.w	r3, r2, r3
 8005c84:	693a      	ldr	r2, [r7, #16]
 8005c86:	4313      	orrs	r3, r2
 8005c88:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8005c8a:	687b      	ldr	r3, [r7, #4]
 8005c8c:	693a      	ldr	r2, [r7, #16]
 8005c8e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8005c90:	687b      	ldr	r3, [r7, #4]
 8005c92:	685b      	ldr	r3, [r3, #4]
 8005c94:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8005c96:	2201      	movs	r2, #1
 8005c98:	697b      	ldr	r3, [r7, #20]
 8005c9a:	fa02 f303 	lsl.w	r3, r2, r3
 8005c9e:	43db      	mvns	r3, r3
 8005ca0:	693a      	ldr	r2, [r7, #16]
 8005ca2:	4013      	ands	r3, r2
 8005ca4:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8005ca6:	683b      	ldr	r3, [r7, #0]
 8005ca8:	685b      	ldr	r3, [r3, #4]
 8005caa:	091b      	lsrs	r3, r3, #4
 8005cac:	f003 0201 	and.w	r2, r3, #1
 8005cb0:	697b      	ldr	r3, [r7, #20]
 8005cb2:	fa02 f303 	lsl.w	r3, r2, r3
 8005cb6:	693a      	ldr	r2, [r7, #16]
 8005cb8:	4313      	orrs	r3, r2
 8005cba:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8005cbc:	687b      	ldr	r3, [r7, #4]
 8005cbe:	693a      	ldr	r2, [r7, #16]
 8005cc0:	605a      	str	r2, [r3, #4]
      }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8005cc2:	683b      	ldr	r3, [r7, #0]
 8005cc4:	685b      	ldr	r3, [r3, #4]
 8005cc6:	f003 0303 	and.w	r3, r3, #3
 8005cca:	2b03      	cmp	r3, #3
 8005ccc:	d017      	beq.n	8005cfe <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8005cce:	687b      	ldr	r3, [r7, #4]
 8005cd0:	68db      	ldr	r3, [r3, #12]
 8005cd2:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8005cd4:	697b      	ldr	r3, [r7, #20]
 8005cd6:	005b      	lsls	r3, r3, #1
 8005cd8:	2203      	movs	r2, #3
 8005cda:	fa02 f303 	lsl.w	r3, r2, r3
 8005cde:	43db      	mvns	r3, r3
 8005ce0:	693a      	ldr	r2, [r7, #16]
 8005ce2:	4013      	ands	r3, r2
 8005ce4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8005ce6:	683b      	ldr	r3, [r7, #0]
 8005ce8:	689a      	ldr	r2, [r3, #8]
 8005cea:	697b      	ldr	r3, [r7, #20]
 8005cec:	005b      	lsls	r3, r3, #1
 8005cee:	fa02 f303 	lsl.w	r3, r2, r3
 8005cf2:	693a      	ldr	r2, [r7, #16]
 8005cf4:	4313      	orrs	r3, r2
 8005cf6:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8005cf8:	687b      	ldr	r3, [r7, #4]
 8005cfa:	693a      	ldr	r2, [r7, #16]
 8005cfc:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8005cfe:	683b      	ldr	r3, [r7, #0]
 8005d00:	685b      	ldr	r3, [r3, #4]
 8005d02:	f003 0303 	and.w	r3, r3, #3
 8005d06:	2b02      	cmp	r3, #2
 8005d08:	d123      	bne.n	8005d52 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8005d0a:	697b      	ldr	r3, [r7, #20]
 8005d0c:	08da      	lsrs	r2, r3, #3
 8005d0e:	687b      	ldr	r3, [r7, #4]
 8005d10:	3208      	adds	r2, #8
 8005d12:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005d16:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8005d18:	697b      	ldr	r3, [r7, #20]
 8005d1a:	f003 0307 	and.w	r3, r3, #7
 8005d1e:	009b      	lsls	r3, r3, #2
 8005d20:	220f      	movs	r2, #15
 8005d22:	fa02 f303 	lsl.w	r3, r2, r3
 8005d26:	43db      	mvns	r3, r3
 8005d28:	693a      	ldr	r2, [r7, #16]
 8005d2a:	4013      	ands	r3, r2
 8005d2c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8005d2e:	683b      	ldr	r3, [r7, #0]
 8005d30:	691a      	ldr	r2, [r3, #16]
 8005d32:	697b      	ldr	r3, [r7, #20]
 8005d34:	f003 0307 	and.w	r3, r3, #7
 8005d38:	009b      	lsls	r3, r3, #2
 8005d3a:	fa02 f303 	lsl.w	r3, r2, r3
 8005d3e:	693a      	ldr	r2, [r7, #16]
 8005d40:	4313      	orrs	r3, r2
 8005d42:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8005d44:	697b      	ldr	r3, [r7, #20]
 8005d46:	08da      	lsrs	r2, r3, #3
 8005d48:	687b      	ldr	r3, [r7, #4]
 8005d4a:	3208      	adds	r2, #8
 8005d4c:	6939      	ldr	r1, [r7, #16]
 8005d4e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8005d52:	687b      	ldr	r3, [r7, #4]
 8005d54:	681b      	ldr	r3, [r3, #0]
 8005d56:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8005d58:	697b      	ldr	r3, [r7, #20]
 8005d5a:	005b      	lsls	r3, r3, #1
 8005d5c:	2203      	movs	r2, #3
 8005d5e:	fa02 f303 	lsl.w	r3, r2, r3
 8005d62:	43db      	mvns	r3, r3
 8005d64:	693a      	ldr	r2, [r7, #16]
 8005d66:	4013      	ands	r3, r2
 8005d68:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8005d6a:	683b      	ldr	r3, [r7, #0]
 8005d6c:	685b      	ldr	r3, [r3, #4]
 8005d6e:	f003 0203 	and.w	r2, r3, #3
 8005d72:	697b      	ldr	r3, [r7, #20]
 8005d74:	005b      	lsls	r3, r3, #1
 8005d76:	fa02 f303 	lsl.w	r3, r2, r3
 8005d7a:	693a      	ldr	r2, [r7, #16]
 8005d7c:	4313      	orrs	r3, r2
 8005d7e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8005d80:	687b      	ldr	r3, [r7, #4]
 8005d82:	693a      	ldr	r2, [r7, #16]
 8005d84:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8005d86:	683b      	ldr	r3, [r7, #0]
 8005d88:	685b      	ldr	r3, [r3, #4]
 8005d8a:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8005d8e:	2b00      	cmp	r3, #0
 8005d90:	f000 80a0 	beq.w	8005ed4 <HAL_GPIO_Init+0x2b4>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005d94:	4b58      	ldr	r3, [pc, #352]	; (8005ef8 <HAL_GPIO_Init+0x2d8>)
 8005d96:	699b      	ldr	r3, [r3, #24]
 8005d98:	4a57      	ldr	r2, [pc, #348]	; (8005ef8 <HAL_GPIO_Init+0x2d8>)
 8005d9a:	f043 0301 	orr.w	r3, r3, #1
 8005d9e:	6193      	str	r3, [r2, #24]
 8005da0:	4b55      	ldr	r3, [pc, #340]	; (8005ef8 <HAL_GPIO_Init+0x2d8>)
 8005da2:	699b      	ldr	r3, [r3, #24]
 8005da4:	f003 0301 	and.w	r3, r3, #1
 8005da8:	60bb      	str	r3, [r7, #8]
 8005daa:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8005dac:	4a53      	ldr	r2, [pc, #332]	; (8005efc <HAL_GPIO_Init+0x2dc>)
 8005dae:	697b      	ldr	r3, [r7, #20]
 8005db0:	089b      	lsrs	r3, r3, #2
 8005db2:	3302      	adds	r3, #2
 8005db4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005db8:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8005dba:	697b      	ldr	r3, [r7, #20]
 8005dbc:	f003 0303 	and.w	r3, r3, #3
 8005dc0:	009b      	lsls	r3, r3, #2
 8005dc2:	220f      	movs	r2, #15
 8005dc4:	fa02 f303 	lsl.w	r3, r2, r3
 8005dc8:	43db      	mvns	r3, r3
 8005dca:	693a      	ldr	r2, [r7, #16]
 8005dcc:	4013      	ands	r3, r2
 8005dce:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8005dd0:	687b      	ldr	r3, [r7, #4]
 8005dd2:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8005dd6:	d019      	beq.n	8005e0c <HAL_GPIO_Init+0x1ec>
 8005dd8:	687b      	ldr	r3, [r7, #4]
 8005dda:	4a49      	ldr	r2, [pc, #292]	; (8005f00 <HAL_GPIO_Init+0x2e0>)
 8005ddc:	4293      	cmp	r3, r2
 8005dde:	d013      	beq.n	8005e08 <HAL_GPIO_Init+0x1e8>
 8005de0:	687b      	ldr	r3, [r7, #4]
 8005de2:	4a48      	ldr	r2, [pc, #288]	; (8005f04 <HAL_GPIO_Init+0x2e4>)
 8005de4:	4293      	cmp	r3, r2
 8005de6:	d00d      	beq.n	8005e04 <HAL_GPIO_Init+0x1e4>
 8005de8:	687b      	ldr	r3, [r7, #4]
 8005dea:	4a47      	ldr	r2, [pc, #284]	; (8005f08 <HAL_GPIO_Init+0x2e8>)
 8005dec:	4293      	cmp	r3, r2
 8005dee:	d007      	beq.n	8005e00 <HAL_GPIO_Init+0x1e0>
 8005df0:	687b      	ldr	r3, [r7, #4]
 8005df2:	4a46      	ldr	r2, [pc, #280]	; (8005f0c <HAL_GPIO_Init+0x2ec>)
 8005df4:	4293      	cmp	r3, r2
 8005df6:	d101      	bne.n	8005dfc <HAL_GPIO_Init+0x1dc>
 8005df8:	2304      	movs	r3, #4
 8005dfa:	e008      	b.n	8005e0e <HAL_GPIO_Init+0x1ee>
 8005dfc:	2305      	movs	r3, #5
 8005dfe:	e006      	b.n	8005e0e <HAL_GPIO_Init+0x1ee>
 8005e00:	2303      	movs	r3, #3
 8005e02:	e004      	b.n	8005e0e <HAL_GPIO_Init+0x1ee>
 8005e04:	2302      	movs	r3, #2
 8005e06:	e002      	b.n	8005e0e <HAL_GPIO_Init+0x1ee>
 8005e08:	2301      	movs	r3, #1
 8005e0a:	e000      	b.n	8005e0e <HAL_GPIO_Init+0x1ee>
 8005e0c:	2300      	movs	r3, #0
 8005e0e:	697a      	ldr	r2, [r7, #20]
 8005e10:	f002 0203 	and.w	r2, r2, #3
 8005e14:	0092      	lsls	r2, r2, #2
 8005e16:	4093      	lsls	r3, r2
 8005e18:	693a      	ldr	r2, [r7, #16]
 8005e1a:	4313      	orrs	r3, r2
 8005e1c:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8005e1e:	4937      	ldr	r1, [pc, #220]	; (8005efc <HAL_GPIO_Init+0x2dc>)
 8005e20:	697b      	ldr	r3, [r7, #20]
 8005e22:	089b      	lsrs	r3, r3, #2
 8005e24:	3302      	adds	r3, #2
 8005e26:	693a      	ldr	r2, [r7, #16]
 8005e28:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8005e2c:	4b38      	ldr	r3, [pc, #224]	; (8005f10 <HAL_GPIO_Init+0x2f0>)
 8005e2e:	681b      	ldr	r3, [r3, #0]
 8005e30:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005e32:	68fb      	ldr	r3, [r7, #12]
 8005e34:	43db      	mvns	r3, r3
 8005e36:	693a      	ldr	r2, [r7, #16]
 8005e38:	4013      	ands	r3, r2
 8005e3a:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8005e3c:	683b      	ldr	r3, [r7, #0]
 8005e3e:	685b      	ldr	r3, [r3, #4]
 8005e40:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005e44:	2b00      	cmp	r3, #0
 8005e46:	d003      	beq.n	8005e50 <HAL_GPIO_Init+0x230>
        {
          temp |= iocurrent;
 8005e48:	693a      	ldr	r2, [r7, #16]
 8005e4a:	68fb      	ldr	r3, [r7, #12]
 8005e4c:	4313      	orrs	r3, r2
 8005e4e:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8005e50:	4a2f      	ldr	r2, [pc, #188]	; (8005f10 <HAL_GPIO_Init+0x2f0>)
 8005e52:	693b      	ldr	r3, [r7, #16]
 8005e54:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8005e56:	4b2e      	ldr	r3, [pc, #184]	; (8005f10 <HAL_GPIO_Init+0x2f0>)
 8005e58:	685b      	ldr	r3, [r3, #4]
 8005e5a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005e5c:	68fb      	ldr	r3, [r7, #12]
 8005e5e:	43db      	mvns	r3, r3
 8005e60:	693a      	ldr	r2, [r7, #16]
 8005e62:	4013      	ands	r3, r2
 8005e64:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8005e66:	683b      	ldr	r3, [r7, #0]
 8005e68:	685b      	ldr	r3, [r3, #4]
 8005e6a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005e6e:	2b00      	cmp	r3, #0
 8005e70:	d003      	beq.n	8005e7a <HAL_GPIO_Init+0x25a>
        {
          temp |= iocurrent;
 8005e72:	693a      	ldr	r2, [r7, #16]
 8005e74:	68fb      	ldr	r3, [r7, #12]
 8005e76:	4313      	orrs	r3, r2
 8005e78:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8005e7a:	4a25      	ldr	r2, [pc, #148]	; (8005f10 <HAL_GPIO_Init+0x2f0>)
 8005e7c:	693b      	ldr	r3, [r7, #16]
 8005e7e:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8005e80:	4b23      	ldr	r3, [pc, #140]	; (8005f10 <HAL_GPIO_Init+0x2f0>)
 8005e82:	689b      	ldr	r3, [r3, #8]
 8005e84:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005e86:	68fb      	ldr	r3, [r7, #12]
 8005e88:	43db      	mvns	r3, r3
 8005e8a:	693a      	ldr	r2, [r7, #16]
 8005e8c:	4013      	ands	r3, r2
 8005e8e:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8005e90:	683b      	ldr	r3, [r7, #0]
 8005e92:	685b      	ldr	r3, [r3, #4]
 8005e94:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8005e98:	2b00      	cmp	r3, #0
 8005e9a:	d003      	beq.n	8005ea4 <HAL_GPIO_Init+0x284>
        {
          temp |= iocurrent;
 8005e9c:	693a      	ldr	r2, [r7, #16]
 8005e9e:	68fb      	ldr	r3, [r7, #12]
 8005ea0:	4313      	orrs	r3, r2
 8005ea2:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8005ea4:	4a1a      	ldr	r2, [pc, #104]	; (8005f10 <HAL_GPIO_Init+0x2f0>)
 8005ea6:	693b      	ldr	r3, [r7, #16]
 8005ea8:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8005eaa:	4b19      	ldr	r3, [pc, #100]	; (8005f10 <HAL_GPIO_Init+0x2f0>)
 8005eac:	68db      	ldr	r3, [r3, #12]
 8005eae:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005eb0:	68fb      	ldr	r3, [r7, #12]
 8005eb2:	43db      	mvns	r3, r3
 8005eb4:	693a      	ldr	r2, [r7, #16]
 8005eb6:	4013      	ands	r3, r2
 8005eb8:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8005eba:	683b      	ldr	r3, [r7, #0]
 8005ebc:	685b      	ldr	r3, [r3, #4]
 8005ebe:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005ec2:	2b00      	cmp	r3, #0
 8005ec4:	d003      	beq.n	8005ece <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 8005ec6:	693a      	ldr	r2, [r7, #16]
 8005ec8:	68fb      	ldr	r3, [r7, #12]
 8005eca:	4313      	orrs	r3, r2
 8005ecc:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8005ece:	4a10      	ldr	r2, [pc, #64]	; (8005f10 <HAL_GPIO_Init+0x2f0>)
 8005ed0:	693b      	ldr	r3, [r7, #16]
 8005ed2:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 8005ed4:	697b      	ldr	r3, [r7, #20]
 8005ed6:	3301      	adds	r3, #1
 8005ed8:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8005eda:	683b      	ldr	r3, [r7, #0]
 8005edc:	681a      	ldr	r2, [r3, #0]
 8005ede:	697b      	ldr	r3, [r7, #20]
 8005ee0:	fa22 f303 	lsr.w	r3, r2, r3
 8005ee4:	2b00      	cmp	r3, #0
 8005ee6:	f47f aea3 	bne.w	8005c30 <HAL_GPIO_Init+0x10>
  }
}
 8005eea:	bf00      	nop
 8005eec:	bf00      	nop
 8005eee:	371c      	adds	r7, #28
 8005ef0:	46bd      	mov	sp, r7
 8005ef2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ef6:	4770      	bx	lr
 8005ef8:	40021000 	.word	0x40021000
 8005efc:	40010000 	.word	0x40010000
 8005f00:	48000400 	.word	0x48000400
 8005f04:	48000800 	.word	0x48000800
 8005f08:	48000c00 	.word	0x48000c00
 8005f0c:	48001000 	.word	0x48001000
 8005f10:	40010400 	.word	0x40010400

08005f14 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8005f14:	b480      	push	{r7}
 8005f16:	b085      	sub	sp, #20
 8005f18:	af00      	add	r7, sp, #0
 8005f1a:	6078      	str	r0, [r7, #4]
 8005f1c:	460b      	mov	r3, r1
 8005f1e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8005f20:	687b      	ldr	r3, [r7, #4]
 8005f22:	691a      	ldr	r2, [r3, #16]
 8005f24:	887b      	ldrh	r3, [r7, #2]
 8005f26:	4013      	ands	r3, r2
 8005f28:	2b00      	cmp	r3, #0
 8005f2a:	d002      	beq.n	8005f32 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8005f2c:	2301      	movs	r3, #1
 8005f2e:	73fb      	strb	r3, [r7, #15]
 8005f30:	e001      	b.n	8005f36 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8005f32:	2300      	movs	r3, #0
 8005f34:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8005f36:	7bfb      	ldrb	r3, [r7, #15]
}
 8005f38:	4618      	mov	r0, r3
 8005f3a:	3714      	adds	r7, #20
 8005f3c:	46bd      	mov	sp, r7
 8005f3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f42:	4770      	bx	lr

08005f44 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8005f44:	b480      	push	{r7}
 8005f46:	b083      	sub	sp, #12
 8005f48:	af00      	add	r7, sp, #0
 8005f4a:	6078      	str	r0, [r7, #4]
 8005f4c:	460b      	mov	r3, r1
 8005f4e:	807b      	strh	r3, [r7, #2]
 8005f50:	4613      	mov	r3, r2
 8005f52:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8005f54:	787b      	ldrb	r3, [r7, #1]
 8005f56:	2b00      	cmp	r3, #0
 8005f58:	d003      	beq.n	8005f62 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8005f5a:	887a      	ldrh	r2, [r7, #2]
 8005f5c:	687b      	ldr	r3, [r7, #4]
 8005f5e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8005f60:	e002      	b.n	8005f68 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8005f62:	887a      	ldrh	r2, [r7, #2]
 8005f64:	687b      	ldr	r3, [r7, #4]
 8005f66:	629a      	str	r2, [r3, #40]	; 0x28
}
 8005f68:	bf00      	nop
 8005f6a:	370c      	adds	r7, #12
 8005f6c:	46bd      	mov	sp, r7
 8005f6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f72:	4770      	bx	lr

08005f74 <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..F) to select the GPIO peripheral for STM32F3 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8005f74:	b480      	push	{r7}
 8005f76:	b085      	sub	sp, #20
 8005f78:	af00      	add	r7, sp, #0
 8005f7a:	6078      	str	r0, [r7, #4]
 8005f7c:	460b      	mov	r3, r1
 8005f7e:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 8005f80:	687b      	ldr	r3, [r7, #4]
 8005f82:	695b      	ldr	r3, [r3, #20]
 8005f84:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8005f86:	887a      	ldrh	r2, [r7, #2]
 8005f88:	68fb      	ldr	r3, [r7, #12]
 8005f8a:	4013      	ands	r3, r2
 8005f8c:	041a      	lsls	r2, r3, #16
 8005f8e:	68fb      	ldr	r3, [r7, #12]
 8005f90:	43d9      	mvns	r1, r3
 8005f92:	887b      	ldrh	r3, [r7, #2]
 8005f94:	400b      	ands	r3, r1
 8005f96:	431a      	orrs	r2, r3
 8005f98:	687b      	ldr	r3, [r7, #4]
 8005f9a:	619a      	str	r2, [r3, #24]
}
 8005f9c:	bf00      	nop
 8005f9e:	3714      	adds	r7, #20
 8005fa0:	46bd      	mov	sp, r7
 8005fa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fa6:	4770      	bx	lr

08005fa8 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8005fa8:	b580      	push	{r7, lr}
 8005faa:	b082      	sub	sp, #8
 8005fac:	af00      	add	r7, sp, #0
 8005fae:	4603      	mov	r3, r0
 8005fb0:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8005fb2:	4b08      	ldr	r3, [pc, #32]	; (8005fd4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8005fb4:	695a      	ldr	r2, [r3, #20]
 8005fb6:	88fb      	ldrh	r3, [r7, #6]
 8005fb8:	4013      	ands	r3, r2
 8005fba:	2b00      	cmp	r3, #0
 8005fbc:	d006      	beq.n	8005fcc <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8005fbe:	4a05      	ldr	r2, [pc, #20]	; (8005fd4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8005fc0:	88fb      	ldrh	r3, [r7, #6]
 8005fc2:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8005fc4:	88fb      	ldrh	r3, [r7, #6]
 8005fc6:	4618      	mov	r0, r3
 8005fc8:	f7fd f968 	bl	800329c <HAL_GPIO_EXTI_Callback>
  }
}
 8005fcc:	bf00      	nop
 8005fce:	3708      	adds	r7, #8
 8005fd0:	46bd      	mov	sp, r7
 8005fd2:	bd80      	pop	{r7, pc}
 8005fd4:	40010400 	.word	0x40010400

08005fd8 <HAL_PWR_EnableBkUpAccess>:
  * @note  If the HSE divided by 32 is used as the RTC clock, the
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8005fd8:	b480      	push	{r7}
 8005fda:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR, PWR_CR_DBP);  
 8005fdc:	4b05      	ldr	r3, [pc, #20]	; (8005ff4 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8005fde:	681b      	ldr	r3, [r3, #0]
 8005fe0:	4a04      	ldr	r2, [pc, #16]	; (8005ff4 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8005fe2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005fe6:	6013      	str	r3, [r2, #0]
}
 8005fe8:	bf00      	nop
 8005fea:	46bd      	mov	sp, r7
 8005fec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ff0:	4770      	bx	lr
 8005ff2:	bf00      	nop
 8005ff4:	40007000 	.word	0x40007000

08005ff8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005ff8:	b580      	push	{r7, lr}
 8005ffa:	f5ad 7d00 	sub.w	sp, sp, #512	; 0x200
 8005ffe:	af00      	add	r7, sp, #0
 8006000:	1d3b      	adds	r3, r7, #4
 8006002:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8006004:	1d3b      	adds	r3, r7, #4
 8006006:	681b      	ldr	r3, [r3, #0]
 8006008:	2b00      	cmp	r3, #0
 800600a:	d102      	bne.n	8006012 <HAL_RCC_OscConfig+0x1a>
  {
    return HAL_ERROR;
 800600c:	2301      	movs	r3, #1
 800600e:	f000 bef4 	b.w	8006dfa <HAL_RCC_OscConfig+0xe02>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8006012:	1d3b      	adds	r3, r7, #4
 8006014:	681b      	ldr	r3, [r3, #0]
 8006016:	681b      	ldr	r3, [r3, #0]
 8006018:	f003 0301 	and.w	r3, r3, #1
 800601c:	2b00      	cmp	r3, #0
 800601e:	f000 816a 	beq.w	80062f6 <HAL_RCC_OscConfig+0x2fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8006022:	4bb3      	ldr	r3, [pc, #716]	; (80062f0 <HAL_RCC_OscConfig+0x2f8>)
 8006024:	685b      	ldr	r3, [r3, #4]
 8006026:	f003 030c 	and.w	r3, r3, #12
 800602a:	2b04      	cmp	r3, #4
 800602c:	d00c      	beq.n	8006048 <HAL_RCC_OscConfig+0x50>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 800602e:	4bb0      	ldr	r3, [pc, #704]	; (80062f0 <HAL_RCC_OscConfig+0x2f8>)
 8006030:	685b      	ldr	r3, [r3, #4]
 8006032:	f003 030c 	and.w	r3, r3, #12
 8006036:	2b08      	cmp	r3, #8
 8006038:	d159      	bne.n	80060ee <HAL_RCC_OscConfig+0xf6>
 800603a:	4bad      	ldr	r3, [pc, #692]	; (80062f0 <HAL_RCC_OscConfig+0x2f8>)
 800603c:	685b      	ldr	r3, [r3, #4]
 800603e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006042:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006046:	d152      	bne.n	80060ee <HAL_RCC_OscConfig+0xf6>
 8006048:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800604c:	f8c7 31f0 	str.w	r3, [r7, #496]	; 0x1f0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006050:	f8d7 31f0 	ldr.w	r3, [r7, #496]	; 0x1f0
 8006054:	fa93 f3a3 	rbit	r3, r3
 8006058:	f8c7 31ec 	str.w	r3, [r7, #492]	; 0x1ec
  return result;
 800605c:	f8d7 31ec 	ldr.w	r3, [r7, #492]	; 0x1ec
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006060:	fab3 f383 	clz	r3, r3
 8006064:	b2db      	uxtb	r3, r3
 8006066:	095b      	lsrs	r3, r3, #5
 8006068:	b2db      	uxtb	r3, r3
 800606a:	f043 0301 	orr.w	r3, r3, #1
 800606e:	b2db      	uxtb	r3, r3
 8006070:	2b01      	cmp	r3, #1
 8006072:	d102      	bne.n	800607a <HAL_RCC_OscConfig+0x82>
 8006074:	4b9e      	ldr	r3, [pc, #632]	; (80062f0 <HAL_RCC_OscConfig+0x2f8>)
 8006076:	681b      	ldr	r3, [r3, #0]
 8006078:	e015      	b.n	80060a6 <HAL_RCC_OscConfig+0xae>
 800607a:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800607e:	f8c7 31e8 	str.w	r3, [r7, #488]	; 0x1e8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006082:	f8d7 31e8 	ldr.w	r3, [r7, #488]	; 0x1e8
 8006086:	fa93 f3a3 	rbit	r3, r3
 800608a:	f8c7 31e4 	str.w	r3, [r7, #484]	; 0x1e4
 800608e:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8006092:	f8c7 31e0 	str.w	r3, [r7, #480]	; 0x1e0
 8006096:	f8d7 31e0 	ldr.w	r3, [r7, #480]	; 0x1e0
 800609a:	fa93 f3a3 	rbit	r3, r3
 800609e:	f8c7 31dc 	str.w	r3, [r7, #476]	; 0x1dc
 80060a2:	4b93      	ldr	r3, [pc, #588]	; (80062f0 <HAL_RCC_OscConfig+0x2f8>)
 80060a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80060a6:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80060aa:	f8c7 21d8 	str.w	r2, [r7, #472]	; 0x1d8
 80060ae:	f8d7 21d8 	ldr.w	r2, [r7, #472]	; 0x1d8
 80060b2:	fa92 f2a2 	rbit	r2, r2
 80060b6:	f8c7 21d4 	str.w	r2, [r7, #468]	; 0x1d4
  return result;
 80060ba:	f8d7 21d4 	ldr.w	r2, [r7, #468]	; 0x1d4
 80060be:	fab2 f282 	clz	r2, r2
 80060c2:	b2d2      	uxtb	r2, r2
 80060c4:	f042 0220 	orr.w	r2, r2, #32
 80060c8:	b2d2      	uxtb	r2, r2
 80060ca:	f002 021f 	and.w	r2, r2, #31
 80060ce:	2101      	movs	r1, #1
 80060d0:	fa01 f202 	lsl.w	r2, r1, r2
 80060d4:	4013      	ands	r3, r2
 80060d6:	2b00      	cmp	r3, #0
 80060d8:	f000 810c 	beq.w	80062f4 <HAL_RCC_OscConfig+0x2fc>
 80060dc:	1d3b      	adds	r3, r7, #4
 80060de:	681b      	ldr	r3, [r3, #0]
 80060e0:	685b      	ldr	r3, [r3, #4]
 80060e2:	2b00      	cmp	r3, #0
 80060e4:	f040 8106 	bne.w	80062f4 <HAL_RCC_OscConfig+0x2fc>
      {
        return HAL_ERROR;
 80060e8:	2301      	movs	r3, #1
 80060ea:	f000 be86 	b.w	8006dfa <HAL_RCC_OscConfig+0xe02>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80060ee:	1d3b      	adds	r3, r7, #4
 80060f0:	681b      	ldr	r3, [r3, #0]
 80060f2:	685b      	ldr	r3, [r3, #4]
 80060f4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80060f8:	d106      	bne.n	8006108 <HAL_RCC_OscConfig+0x110>
 80060fa:	4b7d      	ldr	r3, [pc, #500]	; (80062f0 <HAL_RCC_OscConfig+0x2f8>)
 80060fc:	681b      	ldr	r3, [r3, #0]
 80060fe:	4a7c      	ldr	r2, [pc, #496]	; (80062f0 <HAL_RCC_OscConfig+0x2f8>)
 8006100:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006104:	6013      	str	r3, [r2, #0]
 8006106:	e030      	b.n	800616a <HAL_RCC_OscConfig+0x172>
 8006108:	1d3b      	adds	r3, r7, #4
 800610a:	681b      	ldr	r3, [r3, #0]
 800610c:	685b      	ldr	r3, [r3, #4]
 800610e:	2b00      	cmp	r3, #0
 8006110:	d10c      	bne.n	800612c <HAL_RCC_OscConfig+0x134>
 8006112:	4b77      	ldr	r3, [pc, #476]	; (80062f0 <HAL_RCC_OscConfig+0x2f8>)
 8006114:	681b      	ldr	r3, [r3, #0]
 8006116:	4a76      	ldr	r2, [pc, #472]	; (80062f0 <HAL_RCC_OscConfig+0x2f8>)
 8006118:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800611c:	6013      	str	r3, [r2, #0]
 800611e:	4b74      	ldr	r3, [pc, #464]	; (80062f0 <HAL_RCC_OscConfig+0x2f8>)
 8006120:	681b      	ldr	r3, [r3, #0]
 8006122:	4a73      	ldr	r2, [pc, #460]	; (80062f0 <HAL_RCC_OscConfig+0x2f8>)
 8006124:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8006128:	6013      	str	r3, [r2, #0]
 800612a:	e01e      	b.n	800616a <HAL_RCC_OscConfig+0x172>
 800612c:	1d3b      	adds	r3, r7, #4
 800612e:	681b      	ldr	r3, [r3, #0]
 8006130:	685b      	ldr	r3, [r3, #4]
 8006132:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8006136:	d10c      	bne.n	8006152 <HAL_RCC_OscConfig+0x15a>
 8006138:	4b6d      	ldr	r3, [pc, #436]	; (80062f0 <HAL_RCC_OscConfig+0x2f8>)
 800613a:	681b      	ldr	r3, [r3, #0]
 800613c:	4a6c      	ldr	r2, [pc, #432]	; (80062f0 <HAL_RCC_OscConfig+0x2f8>)
 800613e:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8006142:	6013      	str	r3, [r2, #0]
 8006144:	4b6a      	ldr	r3, [pc, #424]	; (80062f0 <HAL_RCC_OscConfig+0x2f8>)
 8006146:	681b      	ldr	r3, [r3, #0]
 8006148:	4a69      	ldr	r2, [pc, #420]	; (80062f0 <HAL_RCC_OscConfig+0x2f8>)
 800614a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800614e:	6013      	str	r3, [r2, #0]
 8006150:	e00b      	b.n	800616a <HAL_RCC_OscConfig+0x172>
 8006152:	4b67      	ldr	r3, [pc, #412]	; (80062f0 <HAL_RCC_OscConfig+0x2f8>)
 8006154:	681b      	ldr	r3, [r3, #0]
 8006156:	4a66      	ldr	r2, [pc, #408]	; (80062f0 <HAL_RCC_OscConfig+0x2f8>)
 8006158:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800615c:	6013      	str	r3, [r2, #0]
 800615e:	4b64      	ldr	r3, [pc, #400]	; (80062f0 <HAL_RCC_OscConfig+0x2f8>)
 8006160:	681b      	ldr	r3, [r3, #0]
 8006162:	4a63      	ldr	r2, [pc, #396]	; (80062f0 <HAL_RCC_OscConfig+0x2f8>)
 8006164:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8006168:	6013      	str	r3, [r2, #0]
      
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800616a:	4b61      	ldr	r3, [pc, #388]	; (80062f0 <HAL_RCC_OscConfig+0x2f8>)
 800616c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800616e:	f023 020f 	bic.w	r2, r3, #15
 8006172:	1d3b      	adds	r3, r7, #4
 8006174:	681b      	ldr	r3, [r3, #0]
 8006176:	689b      	ldr	r3, [r3, #8]
 8006178:	495d      	ldr	r1, [pc, #372]	; (80062f0 <HAL_RCC_OscConfig+0x2f8>)
 800617a:	4313      	orrs	r3, r2
 800617c:	62cb      	str	r3, [r1, #44]	; 0x2c
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800617e:	1d3b      	adds	r3, r7, #4
 8006180:	681b      	ldr	r3, [r3, #0]
 8006182:	685b      	ldr	r3, [r3, #4]
 8006184:	2b00      	cmp	r3, #0
 8006186:	d059      	beq.n	800623c <HAL_RCC_OscConfig+0x244>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006188:	f7fe fd46 	bl	8004c18 <HAL_GetTick>
 800618c:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006190:	e00a      	b.n	80061a8 <HAL_RCC_OscConfig+0x1b0>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8006192:	f7fe fd41 	bl	8004c18 <HAL_GetTick>
 8006196:	4602      	mov	r2, r0
 8006198:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 800619c:	1ad3      	subs	r3, r2, r3
 800619e:	2b64      	cmp	r3, #100	; 0x64
 80061a0:	d902      	bls.n	80061a8 <HAL_RCC_OscConfig+0x1b0>
          {
            return HAL_TIMEOUT;
 80061a2:	2303      	movs	r3, #3
 80061a4:	f000 be29 	b.w	8006dfa <HAL_RCC_OscConfig+0xe02>
 80061a8:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80061ac:	f8c7 31d0 	str.w	r3, [r7, #464]	; 0x1d0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80061b0:	f8d7 31d0 	ldr.w	r3, [r7, #464]	; 0x1d0
 80061b4:	fa93 f3a3 	rbit	r3, r3
 80061b8:	f8c7 31cc 	str.w	r3, [r7, #460]	; 0x1cc
  return result;
 80061bc:	f8d7 31cc 	ldr.w	r3, [r7, #460]	; 0x1cc
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80061c0:	fab3 f383 	clz	r3, r3
 80061c4:	b2db      	uxtb	r3, r3
 80061c6:	095b      	lsrs	r3, r3, #5
 80061c8:	b2db      	uxtb	r3, r3
 80061ca:	f043 0301 	orr.w	r3, r3, #1
 80061ce:	b2db      	uxtb	r3, r3
 80061d0:	2b01      	cmp	r3, #1
 80061d2:	d102      	bne.n	80061da <HAL_RCC_OscConfig+0x1e2>
 80061d4:	4b46      	ldr	r3, [pc, #280]	; (80062f0 <HAL_RCC_OscConfig+0x2f8>)
 80061d6:	681b      	ldr	r3, [r3, #0]
 80061d8:	e015      	b.n	8006206 <HAL_RCC_OscConfig+0x20e>
 80061da:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80061de:	f8c7 31c8 	str.w	r3, [r7, #456]	; 0x1c8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80061e2:	f8d7 31c8 	ldr.w	r3, [r7, #456]	; 0x1c8
 80061e6:	fa93 f3a3 	rbit	r3, r3
 80061ea:	f8c7 31c4 	str.w	r3, [r7, #452]	; 0x1c4
 80061ee:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80061f2:	f8c7 31c0 	str.w	r3, [r7, #448]	; 0x1c0
 80061f6:	f8d7 31c0 	ldr.w	r3, [r7, #448]	; 0x1c0
 80061fa:	fa93 f3a3 	rbit	r3, r3
 80061fe:	f8c7 31bc 	str.w	r3, [r7, #444]	; 0x1bc
 8006202:	4b3b      	ldr	r3, [pc, #236]	; (80062f0 <HAL_RCC_OscConfig+0x2f8>)
 8006204:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006206:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800620a:	f8c7 21b8 	str.w	r2, [r7, #440]	; 0x1b8
 800620e:	f8d7 21b8 	ldr.w	r2, [r7, #440]	; 0x1b8
 8006212:	fa92 f2a2 	rbit	r2, r2
 8006216:	f8c7 21b4 	str.w	r2, [r7, #436]	; 0x1b4
  return result;
 800621a:	f8d7 21b4 	ldr.w	r2, [r7, #436]	; 0x1b4
 800621e:	fab2 f282 	clz	r2, r2
 8006222:	b2d2      	uxtb	r2, r2
 8006224:	f042 0220 	orr.w	r2, r2, #32
 8006228:	b2d2      	uxtb	r2, r2
 800622a:	f002 021f 	and.w	r2, r2, #31
 800622e:	2101      	movs	r1, #1
 8006230:	fa01 f202 	lsl.w	r2, r1, r2
 8006234:	4013      	ands	r3, r2
 8006236:	2b00      	cmp	r3, #0
 8006238:	d0ab      	beq.n	8006192 <HAL_RCC_OscConfig+0x19a>
 800623a:	e05c      	b.n	80062f6 <HAL_RCC_OscConfig+0x2fe>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800623c:	f7fe fcec 	bl	8004c18 <HAL_GetTick>
 8006240:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006244:	e00a      	b.n	800625c <HAL_RCC_OscConfig+0x264>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8006246:	f7fe fce7 	bl	8004c18 <HAL_GetTick>
 800624a:	4602      	mov	r2, r0
 800624c:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8006250:	1ad3      	subs	r3, r2, r3
 8006252:	2b64      	cmp	r3, #100	; 0x64
 8006254:	d902      	bls.n	800625c <HAL_RCC_OscConfig+0x264>
          {
            return HAL_TIMEOUT;
 8006256:	2303      	movs	r3, #3
 8006258:	f000 bdcf 	b.w	8006dfa <HAL_RCC_OscConfig+0xe02>
 800625c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8006260:	f8c7 31b0 	str.w	r3, [r7, #432]	; 0x1b0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006264:	f8d7 31b0 	ldr.w	r3, [r7, #432]	; 0x1b0
 8006268:	fa93 f3a3 	rbit	r3, r3
 800626c:	f8c7 31ac 	str.w	r3, [r7, #428]	; 0x1ac
  return result;
 8006270:	f8d7 31ac 	ldr.w	r3, [r7, #428]	; 0x1ac
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006274:	fab3 f383 	clz	r3, r3
 8006278:	b2db      	uxtb	r3, r3
 800627a:	095b      	lsrs	r3, r3, #5
 800627c:	b2db      	uxtb	r3, r3
 800627e:	f043 0301 	orr.w	r3, r3, #1
 8006282:	b2db      	uxtb	r3, r3
 8006284:	2b01      	cmp	r3, #1
 8006286:	d102      	bne.n	800628e <HAL_RCC_OscConfig+0x296>
 8006288:	4b19      	ldr	r3, [pc, #100]	; (80062f0 <HAL_RCC_OscConfig+0x2f8>)
 800628a:	681b      	ldr	r3, [r3, #0]
 800628c:	e015      	b.n	80062ba <HAL_RCC_OscConfig+0x2c2>
 800628e:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8006292:	f8c7 31a8 	str.w	r3, [r7, #424]	; 0x1a8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006296:	f8d7 31a8 	ldr.w	r3, [r7, #424]	; 0x1a8
 800629a:	fa93 f3a3 	rbit	r3, r3
 800629e:	f8c7 31a4 	str.w	r3, [r7, #420]	; 0x1a4
 80062a2:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80062a6:	f8c7 31a0 	str.w	r3, [r7, #416]	; 0x1a0
 80062aa:	f8d7 31a0 	ldr.w	r3, [r7, #416]	; 0x1a0
 80062ae:	fa93 f3a3 	rbit	r3, r3
 80062b2:	f8c7 319c 	str.w	r3, [r7, #412]	; 0x19c
 80062b6:	4b0e      	ldr	r3, [pc, #56]	; (80062f0 <HAL_RCC_OscConfig+0x2f8>)
 80062b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80062ba:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80062be:	f8c7 2198 	str.w	r2, [r7, #408]	; 0x198
 80062c2:	f8d7 2198 	ldr.w	r2, [r7, #408]	; 0x198
 80062c6:	fa92 f2a2 	rbit	r2, r2
 80062ca:	f8c7 2194 	str.w	r2, [r7, #404]	; 0x194
  return result;
 80062ce:	f8d7 2194 	ldr.w	r2, [r7, #404]	; 0x194
 80062d2:	fab2 f282 	clz	r2, r2
 80062d6:	b2d2      	uxtb	r2, r2
 80062d8:	f042 0220 	orr.w	r2, r2, #32
 80062dc:	b2d2      	uxtb	r2, r2
 80062de:	f002 021f 	and.w	r2, r2, #31
 80062e2:	2101      	movs	r1, #1
 80062e4:	fa01 f202 	lsl.w	r2, r1, r2
 80062e8:	4013      	ands	r3, r2
 80062ea:	2b00      	cmp	r3, #0
 80062ec:	d1ab      	bne.n	8006246 <HAL_RCC_OscConfig+0x24e>
 80062ee:	e002      	b.n	80062f6 <HAL_RCC_OscConfig+0x2fe>
 80062f0:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80062f4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80062f6:	1d3b      	adds	r3, r7, #4
 80062f8:	681b      	ldr	r3, [r3, #0]
 80062fa:	681b      	ldr	r3, [r3, #0]
 80062fc:	f003 0302 	and.w	r3, r3, #2
 8006300:	2b00      	cmp	r3, #0
 8006302:	f000 816f 	beq.w	80065e4 <HAL_RCC_OscConfig+0x5ec>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8006306:	4bd0      	ldr	r3, [pc, #832]	; (8006648 <HAL_RCC_OscConfig+0x650>)
 8006308:	685b      	ldr	r3, [r3, #4]
 800630a:	f003 030c 	and.w	r3, r3, #12
 800630e:	2b00      	cmp	r3, #0
 8006310:	d00b      	beq.n	800632a <HAL_RCC_OscConfig+0x332>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8006312:	4bcd      	ldr	r3, [pc, #820]	; (8006648 <HAL_RCC_OscConfig+0x650>)
 8006314:	685b      	ldr	r3, [r3, #4]
 8006316:	f003 030c 	and.w	r3, r3, #12
 800631a:	2b08      	cmp	r3, #8
 800631c:	d16c      	bne.n	80063f8 <HAL_RCC_OscConfig+0x400>
 800631e:	4bca      	ldr	r3, [pc, #808]	; (8006648 <HAL_RCC_OscConfig+0x650>)
 8006320:	685b      	ldr	r3, [r3, #4]
 8006322:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006326:	2b00      	cmp	r3, #0
 8006328:	d166      	bne.n	80063f8 <HAL_RCC_OscConfig+0x400>
 800632a:	2302      	movs	r3, #2
 800632c:	f8c7 3190 	str.w	r3, [r7, #400]	; 0x190
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006330:	f8d7 3190 	ldr.w	r3, [r7, #400]	; 0x190
 8006334:	fa93 f3a3 	rbit	r3, r3
 8006338:	f8c7 318c 	str.w	r3, [r7, #396]	; 0x18c
  return result;
 800633c:	f8d7 318c 	ldr.w	r3, [r7, #396]	; 0x18c
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8006340:	fab3 f383 	clz	r3, r3
 8006344:	b2db      	uxtb	r3, r3
 8006346:	095b      	lsrs	r3, r3, #5
 8006348:	b2db      	uxtb	r3, r3
 800634a:	f043 0301 	orr.w	r3, r3, #1
 800634e:	b2db      	uxtb	r3, r3
 8006350:	2b01      	cmp	r3, #1
 8006352:	d102      	bne.n	800635a <HAL_RCC_OscConfig+0x362>
 8006354:	4bbc      	ldr	r3, [pc, #752]	; (8006648 <HAL_RCC_OscConfig+0x650>)
 8006356:	681b      	ldr	r3, [r3, #0]
 8006358:	e013      	b.n	8006382 <HAL_RCC_OscConfig+0x38a>
 800635a:	2302      	movs	r3, #2
 800635c:	f8c7 3188 	str.w	r3, [r7, #392]	; 0x188
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006360:	f8d7 3188 	ldr.w	r3, [r7, #392]	; 0x188
 8006364:	fa93 f3a3 	rbit	r3, r3
 8006368:	f8c7 3184 	str.w	r3, [r7, #388]	; 0x184
 800636c:	2302      	movs	r3, #2
 800636e:	f8c7 3180 	str.w	r3, [r7, #384]	; 0x180
 8006372:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 8006376:	fa93 f3a3 	rbit	r3, r3
 800637a:	f8c7 317c 	str.w	r3, [r7, #380]	; 0x17c
 800637e:	4bb2      	ldr	r3, [pc, #712]	; (8006648 <HAL_RCC_OscConfig+0x650>)
 8006380:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006382:	2202      	movs	r2, #2
 8006384:	f8c7 2178 	str.w	r2, [r7, #376]	; 0x178
 8006388:	f8d7 2178 	ldr.w	r2, [r7, #376]	; 0x178
 800638c:	fa92 f2a2 	rbit	r2, r2
 8006390:	f8c7 2174 	str.w	r2, [r7, #372]	; 0x174
  return result;
 8006394:	f8d7 2174 	ldr.w	r2, [r7, #372]	; 0x174
 8006398:	fab2 f282 	clz	r2, r2
 800639c:	b2d2      	uxtb	r2, r2
 800639e:	f042 0220 	orr.w	r2, r2, #32
 80063a2:	b2d2      	uxtb	r2, r2
 80063a4:	f002 021f 	and.w	r2, r2, #31
 80063a8:	2101      	movs	r1, #1
 80063aa:	fa01 f202 	lsl.w	r2, r1, r2
 80063ae:	4013      	ands	r3, r2
 80063b0:	2b00      	cmp	r3, #0
 80063b2:	d007      	beq.n	80063c4 <HAL_RCC_OscConfig+0x3cc>
 80063b4:	1d3b      	adds	r3, r7, #4
 80063b6:	681b      	ldr	r3, [r3, #0]
 80063b8:	691b      	ldr	r3, [r3, #16]
 80063ba:	2b01      	cmp	r3, #1
 80063bc:	d002      	beq.n	80063c4 <HAL_RCC_OscConfig+0x3cc>
      {
        return HAL_ERROR;
 80063be:	2301      	movs	r3, #1
 80063c0:	f000 bd1b 	b.w	8006dfa <HAL_RCC_OscConfig+0xe02>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80063c4:	4ba0      	ldr	r3, [pc, #640]	; (8006648 <HAL_RCC_OscConfig+0x650>)
 80063c6:	681b      	ldr	r3, [r3, #0]
 80063c8:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80063cc:	1d3b      	adds	r3, r7, #4
 80063ce:	681b      	ldr	r3, [r3, #0]
 80063d0:	695b      	ldr	r3, [r3, #20]
 80063d2:	21f8      	movs	r1, #248	; 0xf8
 80063d4:	f8c7 1170 	str.w	r1, [r7, #368]	; 0x170
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80063d8:	f8d7 1170 	ldr.w	r1, [r7, #368]	; 0x170
 80063dc:	fa91 f1a1 	rbit	r1, r1
 80063e0:	f8c7 116c 	str.w	r1, [r7, #364]	; 0x16c
  return result;
 80063e4:	f8d7 116c 	ldr.w	r1, [r7, #364]	; 0x16c
 80063e8:	fab1 f181 	clz	r1, r1
 80063ec:	b2c9      	uxtb	r1, r1
 80063ee:	408b      	lsls	r3, r1
 80063f0:	4995      	ldr	r1, [pc, #596]	; (8006648 <HAL_RCC_OscConfig+0x650>)
 80063f2:	4313      	orrs	r3, r2
 80063f4:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80063f6:	e0f5      	b.n	80065e4 <HAL_RCC_OscConfig+0x5ec>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80063f8:	1d3b      	adds	r3, r7, #4
 80063fa:	681b      	ldr	r3, [r3, #0]
 80063fc:	691b      	ldr	r3, [r3, #16]
 80063fe:	2b00      	cmp	r3, #0
 8006400:	f000 8085 	beq.w	800650e <HAL_RCC_OscConfig+0x516>
 8006404:	2301      	movs	r3, #1
 8006406:	f8c7 3168 	str.w	r3, [r7, #360]	; 0x168
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800640a:	f8d7 3168 	ldr.w	r3, [r7, #360]	; 0x168
 800640e:	fa93 f3a3 	rbit	r3, r3
 8006412:	f8c7 3164 	str.w	r3, [r7, #356]	; 0x164
  return result;
 8006416:	f8d7 3164 	ldr.w	r3, [r7, #356]	; 0x164
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800641a:	fab3 f383 	clz	r3, r3
 800641e:	b2db      	uxtb	r3, r3
 8006420:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8006424:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8006428:	009b      	lsls	r3, r3, #2
 800642a:	461a      	mov	r2, r3
 800642c:	2301      	movs	r3, #1
 800642e:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006430:	f7fe fbf2 	bl	8004c18 <HAL_GetTick>
 8006434:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006438:	e00a      	b.n	8006450 <HAL_RCC_OscConfig+0x458>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800643a:	f7fe fbed 	bl	8004c18 <HAL_GetTick>
 800643e:	4602      	mov	r2, r0
 8006440:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8006444:	1ad3      	subs	r3, r2, r3
 8006446:	2b02      	cmp	r3, #2
 8006448:	d902      	bls.n	8006450 <HAL_RCC_OscConfig+0x458>
          {
            return HAL_TIMEOUT;
 800644a:	2303      	movs	r3, #3
 800644c:	f000 bcd5 	b.w	8006dfa <HAL_RCC_OscConfig+0xe02>
 8006450:	2302      	movs	r3, #2
 8006452:	f8c7 3160 	str.w	r3, [r7, #352]	; 0x160
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006456:	f8d7 3160 	ldr.w	r3, [r7, #352]	; 0x160
 800645a:	fa93 f3a3 	rbit	r3, r3
 800645e:	f8c7 315c 	str.w	r3, [r7, #348]	; 0x15c
  return result;
 8006462:	f8d7 315c 	ldr.w	r3, [r7, #348]	; 0x15c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006466:	fab3 f383 	clz	r3, r3
 800646a:	b2db      	uxtb	r3, r3
 800646c:	095b      	lsrs	r3, r3, #5
 800646e:	b2db      	uxtb	r3, r3
 8006470:	f043 0301 	orr.w	r3, r3, #1
 8006474:	b2db      	uxtb	r3, r3
 8006476:	2b01      	cmp	r3, #1
 8006478:	d102      	bne.n	8006480 <HAL_RCC_OscConfig+0x488>
 800647a:	4b73      	ldr	r3, [pc, #460]	; (8006648 <HAL_RCC_OscConfig+0x650>)
 800647c:	681b      	ldr	r3, [r3, #0]
 800647e:	e013      	b.n	80064a8 <HAL_RCC_OscConfig+0x4b0>
 8006480:	2302      	movs	r3, #2
 8006482:	f8c7 3158 	str.w	r3, [r7, #344]	; 0x158
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006486:	f8d7 3158 	ldr.w	r3, [r7, #344]	; 0x158
 800648a:	fa93 f3a3 	rbit	r3, r3
 800648e:	f8c7 3154 	str.w	r3, [r7, #340]	; 0x154
 8006492:	2302      	movs	r3, #2
 8006494:	f8c7 3150 	str.w	r3, [r7, #336]	; 0x150
 8006498:	f8d7 3150 	ldr.w	r3, [r7, #336]	; 0x150
 800649c:	fa93 f3a3 	rbit	r3, r3
 80064a0:	f8c7 314c 	str.w	r3, [r7, #332]	; 0x14c
 80064a4:	4b68      	ldr	r3, [pc, #416]	; (8006648 <HAL_RCC_OscConfig+0x650>)
 80064a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80064a8:	2202      	movs	r2, #2
 80064aa:	f8c7 2148 	str.w	r2, [r7, #328]	; 0x148
 80064ae:	f8d7 2148 	ldr.w	r2, [r7, #328]	; 0x148
 80064b2:	fa92 f2a2 	rbit	r2, r2
 80064b6:	f8c7 2144 	str.w	r2, [r7, #324]	; 0x144
  return result;
 80064ba:	f8d7 2144 	ldr.w	r2, [r7, #324]	; 0x144
 80064be:	fab2 f282 	clz	r2, r2
 80064c2:	b2d2      	uxtb	r2, r2
 80064c4:	f042 0220 	orr.w	r2, r2, #32
 80064c8:	b2d2      	uxtb	r2, r2
 80064ca:	f002 021f 	and.w	r2, r2, #31
 80064ce:	2101      	movs	r1, #1
 80064d0:	fa01 f202 	lsl.w	r2, r1, r2
 80064d4:	4013      	ands	r3, r2
 80064d6:	2b00      	cmp	r3, #0
 80064d8:	d0af      	beq.n	800643a <HAL_RCC_OscConfig+0x442>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80064da:	4b5b      	ldr	r3, [pc, #364]	; (8006648 <HAL_RCC_OscConfig+0x650>)
 80064dc:	681b      	ldr	r3, [r3, #0]
 80064de:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80064e2:	1d3b      	adds	r3, r7, #4
 80064e4:	681b      	ldr	r3, [r3, #0]
 80064e6:	695b      	ldr	r3, [r3, #20]
 80064e8:	21f8      	movs	r1, #248	; 0xf8
 80064ea:	f8c7 1140 	str.w	r1, [r7, #320]	; 0x140
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80064ee:	f8d7 1140 	ldr.w	r1, [r7, #320]	; 0x140
 80064f2:	fa91 f1a1 	rbit	r1, r1
 80064f6:	f8c7 113c 	str.w	r1, [r7, #316]	; 0x13c
  return result;
 80064fa:	f8d7 113c 	ldr.w	r1, [r7, #316]	; 0x13c
 80064fe:	fab1 f181 	clz	r1, r1
 8006502:	b2c9      	uxtb	r1, r1
 8006504:	408b      	lsls	r3, r1
 8006506:	4950      	ldr	r1, [pc, #320]	; (8006648 <HAL_RCC_OscConfig+0x650>)
 8006508:	4313      	orrs	r3, r2
 800650a:	600b      	str	r3, [r1, #0]
 800650c:	e06a      	b.n	80065e4 <HAL_RCC_OscConfig+0x5ec>
 800650e:	2301      	movs	r3, #1
 8006510:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006514:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
 8006518:	fa93 f3a3 	rbit	r3, r3
 800651c:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
  return result;
 8006520:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8006524:	fab3 f383 	clz	r3, r3
 8006528:	b2db      	uxtb	r3, r3
 800652a:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 800652e:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8006532:	009b      	lsls	r3, r3, #2
 8006534:	461a      	mov	r2, r3
 8006536:	2300      	movs	r3, #0
 8006538:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800653a:	f7fe fb6d 	bl	8004c18 <HAL_GetTick>
 800653e:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006542:	e00a      	b.n	800655a <HAL_RCC_OscConfig+0x562>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8006544:	f7fe fb68 	bl	8004c18 <HAL_GetTick>
 8006548:	4602      	mov	r2, r0
 800654a:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 800654e:	1ad3      	subs	r3, r2, r3
 8006550:	2b02      	cmp	r3, #2
 8006552:	d902      	bls.n	800655a <HAL_RCC_OscConfig+0x562>
          {
            return HAL_TIMEOUT;
 8006554:	2303      	movs	r3, #3
 8006556:	f000 bc50 	b.w	8006dfa <HAL_RCC_OscConfig+0xe02>
 800655a:	2302      	movs	r3, #2
 800655c:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006560:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 8006564:	fa93 f3a3 	rbit	r3, r3
 8006568:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  return result;
 800656c:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006570:	fab3 f383 	clz	r3, r3
 8006574:	b2db      	uxtb	r3, r3
 8006576:	095b      	lsrs	r3, r3, #5
 8006578:	b2db      	uxtb	r3, r3
 800657a:	f043 0301 	orr.w	r3, r3, #1
 800657e:	b2db      	uxtb	r3, r3
 8006580:	2b01      	cmp	r3, #1
 8006582:	d102      	bne.n	800658a <HAL_RCC_OscConfig+0x592>
 8006584:	4b30      	ldr	r3, [pc, #192]	; (8006648 <HAL_RCC_OscConfig+0x650>)
 8006586:	681b      	ldr	r3, [r3, #0]
 8006588:	e013      	b.n	80065b2 <HAL_RCC_OscConfig+0x5ba>
 800658a:	2302      	movs	r3, #2
 800658c:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006590:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8006594:	fa93 f3a3 	rbit	r3, r3
 8006598:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 800659c:	2302      	movs	r3, #2
 800659e:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 80065a2:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 80065a6:	fa93 f3a3 	rbit	r3, r3
 80065aa:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
 80065ae:	4b26      	ldr	r3, [pc, #152]	; (8006648 <HAL_RCC_OscConfig+0x650>)
 80065b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80065b2:	2202      	movs	r2, #2
 80065b4:	f8c7 2118 	str.w	r2, [r7, #280]	; 0x118
 80065b8:	f8d7 2118 	ldr.w	r2, [r7, #280]	; 0x118
 80065bc:	fa92 f2a2 	rbit	r2, r2
 80065c0:	f8c7 2114 	str.w	r2, [r7, #276]	; 0x114
  return result;
 80065c4:	f8d7 2114 	ldr.w	r2, [r7, #276]	; 0x114
 80065c8:	fab2 f282 	clz	r2, r2
 80065cc:	b2d2      	uxtb	r2, r2
 80065ce:	f042 0220 	orr.w	r2, r2, #32
 80065d2:	b2d2      	uxtb	r2, r2
 80065d4:	f002 021f 	and.w	r2, r2, #31
 80065d8:	2101      	movs	r1, #1
 80065da:	fa01 f202 	lsl.w	r2, r1, r2
 80065de:	4013      	ands	r3, r2
 80065e0:	2b00      	cmp	r3, #0
 80065e2:	d1af      	bne.n	8006544 <HAL_RCC_OscConfig+0x54c>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80065e4:	1d3b      	adds	r3, r7, #4
 80065e6:	681b      	ldr	r3, [r3, #0]
 80065e8:	681b      	ldr	r3, [r3, #0]
 80065ea:	f003 0308 	and.w	r3, r3, #8
 80065ee:	2b00      	cmp	r3, #0
 80065f0:	f000 80da 	beq.w	80067a8 <HAL_RCC_OscConfig+0x7b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80065f4:	1d3b      	adds	r3, r7, #4
 80065f6:	681b      	ldr	r3, [r3, #0]
 80065f8:	699b      	ldr	r3, [r3, #24]
 80065fa:	2b00      	cmp	r3, #0
 80065fc:	d069      	beq.n	80066d2 <HAL_RCC_OscConfig+0x6da>
 80065fe:	2301      	movs	r3, #1
 8006600:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006604:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8006608:	fa93 f3a3 	rbit	r3, r3
 800660c:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
  return result;
 8006610:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8006614:	fab3 f383 	clz	r3, r3
 8006618:	b2db      	uxtb	r3, r3
 800661a:	461a      	mov	r2, r3
 800661c:	4b0b      	ldr	r3, [pc, #44]	; (800664c <HAL_RCC_OscConfig+0x654>)
 800661e:	4413      	add	r3, r2
 8006620:	009b      	lsls	r3, r3, #2
 8006622:	461a      	mov	r2, r3
 8006624:	2301      	movs	r3, #1
 8006626:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006628:	f7fe faf6 	bl	8004c18 <HAL_GetTick>
 800662c:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006630:	e00e      	b.n	8006650 <HAL_RCC_OscConfig+0x658>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8006632:	f7fe faf1 	bl	8004c18 <HAL_GetTick>
 8006636:	4602      	mov	r2, r0
 8006638:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 800663c:	1ad3      	subs	r3, r2, r3
 800663e:	2b02      	cmp	r3, #2
 8006640:	d906      	bls.n	8006650 <HAL_RCC_OscConfig+0x658>
        {
          return HAL_TIMEOUT;
 8006642:	2303      	movs	r3, #3
 8006644:	e3d9      	b.n	8006dfa <HAL_RCC_OscConfig+0xe02>
 8006646:	bf00      	nop
 8006648:	40021000 	.word	0x40021000
 800664c:	10908120 	.word	0x10908120
 8006650:	2302      	movs	r3, #2
 8006652:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006656:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 800665a:	fa93 f3a3 	rbit	r3, r3
 800665e:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 8006662:	f507 7380 	add.w	r3, r7, #256	; 0x100
 8006666:	2202      	movs	r2, #2
 8006668:	601a      	str	r2, [r3, #0]
 800666a:	f507 7380 	add.w	r3, r7, #256	; 0x100
 800666e:	681b      	ldr	r3, [r3, #0]
 8006670:	fa93 f2a3 	rbit	r2, r3
 8006674:	f107 03fc 	add.w	r3, r7, #252	; 0xfc
 8006678:	601a      	str	r2, [r3, #0]
 800667a:	f107 03f8 	add.w	r3, r7, #248	; 0xf8
 800667e:	2202      	movs	r2, #2
 8006680:	601a      	str	r2, [r3, #0]
 8006682:	f107 03f8 	add.w	r3, r7, #248	; 0xf8
 8006686:	681b      	ldr	r3, [r3, #0]
 8006688:	fa93 f2a3 	rbit	r2, r3
 800668c:	f107 03f4 	add.w	r3, r7, #244	; 0xf4
 8006690:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006692:	4ba5      	ldr	r3, [pc, #660]	; (8006928 <HAL_RCC_OscConfig+0x930>)
 8006694:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8006696:	f107 03f0 	add.w	r3, r7, #240	; 0xf0
 800669a:	2102      	movs	r1, #2
 800669c:	6019      	str	r1, [r3, #0]
 800669e:	f107 03f0 	add.w	r3, r7, #240	; 0xf0
 80066a2:	681b      	ldr	r3, [r3, #0]
 80066a4:	fa93 f1a3 	rbit	r1, r3
 80066a8:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 80066ac:	6019      	str	r1, [r3, #0]
  return result;
 80066ae:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 80066b2:	681b      	ldr	r3, [r3, #0]
 80066b4:	fab3 f383 	clz	r3, r3
 80066b8:	b2db      	uxtb	r3, r3
 80066ba:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 80066be:	b2db      	uxtb	r3, r3
 80066c0:	f003 031f 	and.w	r3, r3, #31
 80066c4:	2101      	movs	r1, #1
 80066c6:	fa01 f303 	lsl.w	r3, r1, r3
 80066ca:	4013      	ands	r3, r2
 80066cc:	2b00      	cmp	r3, #0
 80066ce:	d0b0      	beq.n	8006632 <HAL_RCC_OscConfig+0x63a>
 80066d0:	e06a      	b.n	80067a8 <HAL_RCC_OscConfig+0x7b0>
 80066d2:	f107 03e8 	add.w	r3, r7, #232	; 0xe8
 80066d6:	2201      	movs	r2, #1
 80066d8:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80066da:	f107 03e8 	add.w	r3, r7, #232	; 0xe8
 80066de:	681b      	ldr	r3, [r3, #0]
 80066e0:	fa93 f2a3 	rbit	r2, r3
 80066e4:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 80066e8:	601a      	str	r2, [r3, #0]
  return result;
 80066ea:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 80066ee:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80066f0:	fab3 f383 	clz	r3, r3
 80066f4:	b2db      	uxtb	r3, r3
 80066f6:	461a      	mov	r2, r3
 80066f8:	4b8c      	ldr	r3, [pc, #560]	; (800692c <HAL_RCC_OscConfig+0x934>)
 80066fa:	4413      	add	r3, r2
 80066fc:	009b      	lsls	r3, r3, #2
 80066fe:	461a      	mov	r2, r3
 8006700:	2300      	movs	r3, #0
 8006702:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006704:	f7fe fa88 	bl	8004c18 <HAL_GetTick>
 8006708:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800670c:	e009      	b.n	8006722 <HAL_RCC_OscConfig+0x72a>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800670e:	f7fe fa83 	bl	8004c18 <HAL_GetTick>
 8006712:	4602      	mov	r2, r0
 8006714:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8006718:	1ad3      	subs	r3, r2, r3
 800671a:	2b02      	cmp	r3, #2
 800671c:	d901      	bls.n	8006722 <HAL_RCC_OscConfig+0x72a>
        {
          return HAL_TIMEOUT;
 800671e:	2303      	movs	r3, #3
 8006720:	e36b      	b.n	8006dfa <HAL_RCC_OscConfig+0xe02>
 8006722:	f107 03e0 	add.w	r3, r7, #224	; 0xe0
 8006726:	2202      	movs	r2, #2
 8006728:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800672a:	f107 03e0 	add.w	r3, r7, #224	; 0xe0
 800672e:	681b      	ldr	r3, [r3, #0]
 8006730:	fa93 f2a3 	rbit	r2, r3
 8006734:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 8006738:	601a      	str	r2, [r3, #0]
 800673a:	f107 03d8 	add.w	r3, r7, #216	; 0xd8
 800673e:	2202      	movs	r2, #2
 8006740:	601a      	str	r2, [r3, #0]
 8006742:	f107 03d8 	add.w	r3, r7, #216	; 0xd8
 8006746:	681b      	ldr	r3, [r3, #0]
 8006748:	fa93 f2a3 	rbit	r2, r3
 800674c:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 8006750:	601a      	str	r2, [r3, #0]
 8006752:	f107 03d0 	add.w	r3, r7, #208	; 0xd0
 8006756:	2202      	movs	r2, #2
 8006758:	601a      	str	r2, [r3, #0]
 800675a:	f107 03d0 	add.w	r3, r7, #208	; 0xd0
 800675e:	681b      	ldr	r3, [r3, #0]
 8006760:	fa93 f2a3 	rbit	r2, r3
 8006764:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8006768:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800676a:	4b6f      	ldr	r3, [pc, #444]	; (8006928 <HAL_RCC_OscConfig+0x930>)
 800676c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800676e:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 8006772:	2102      	movs	r1, #2
 8006774:	6019      	str	r1, [r3, #0]
 8006776:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 800677a:	681b      	ldr	r3, [r3, #0]
 800677c:	fa93 f1a3 	rbit	r1, r3
 8006780:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 8006784:	6019      	str	r1, [r3, #0]
  return result;
 8006786:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 800678a:	681b      	ldr	r3, [r3, #0]
 800678c:	fab3 f383 	clz	r3, r3
 8006790:	b2db      	uxtb	r3, r3
 8006792:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8006796:	b2db      	uxtb	r3, r3
 8006798:	f003 031f 	and.w	r3, r3, #31
 800679c:	2101      	movs	r1, #1
 800679e:	fa01 f303 	lsl.w	r3, r1, r3
 80067a2:	4013      	ands	r3, r2
 80067a4:	2b00      	cmp	r3, #0
 80067a6:	d1b2      	bne.n	800670e <HAL_RCC_OscConfig+0x716>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80067a8:	1d3b      	adds	r3, r7, #4
 80067aa:	681b      	ldr	r3, [r3, #0]
 80067ac:	681b      	ldr	r3, [r3, #0]
 80067ae:	f003 0304 	and.w	r3, r3, #4
 80067b2:	2b00      	cmp	r3, #0
 80067b4:	f000 8158 	beq.w	8006a68 <HAL_RCC_OscConfig+0xa70>
  {
    FlagStatus       pwrclkchanged = RESET;
 80067b8:	2300      	movs	r3, #0
 80067ba:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80067be:	4b5a      	ldr	r3, [pc, #360]	; (8006928 <HAL_RCC_OscConfig+0x930>)
 80067c0:	69db      	ldr	r3, [r3, #28]
 80067c2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80067c6:	2b00      	cmp	r3, #0
 80067c8:	d112      	bne.n	80067f0 <HAL_RCC_OscConfig+0x7f8>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80067ca:	4b57      	ldr	r3, [pc, #348]	; (8006928 <HAL_RCC_OscConfig+0x930>)
 80067cc:	69db      	ldr	r3, [r3, #28]
 80067ce:	4a56      	ldr	r2, [pc, #344]	; (8006928 <HAL_RCC_OscConfig+0x930>)
 80067d0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80067d4:	61d3      	str	r3, [r2, #28]
 80067d6:	4b54      	ldr	r3, [pc, #336]	; (8006928 <HAL_RCC_OscConfig+0x930>)
 80067d8:	69db      	ldr	r3, [r3, #28]
 80067da:	f003 5280 	and.w	r2, r3, #268435456	; 0x10000000
 80067de:	f107 0308 	add.w	r3, r7, #8
 80067e2:	601a      	str	r2, [r3, #0]
 80067e4:	f107 0308 	add.w	r3, r7, #8
 80067e8:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 80067ea:	2301      	movs	r3, #1
 80067ec:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80067f0:	4b4f      	ldr	r3, [pc, #316]	; (8006930 <HAL_RCC_OscConfig+0x938>)
 80067f2:	681b      	ldr	r3, [r3, #0]
 80067f4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80067f8:	2b00      	cmp	r3, #0
 80067fa:	d11a      	bne.n	8006832 <HAL_RCC_OscConfig+0x83a>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80067fc:	4b4c      	ldr	r3, [pc, #304]	; (8006930 <HAL_RCC_OscConfig+0x938>)
 80067fe:	681b      	ldr	r3, [r3, #0]
 8006800:	4a4b      	ldr	r2, [pc, #300]	; (8006930 <HAL_RCC_OscConfig+0x938>)
 8006802:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006806:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8006808:	f7fe fa06 	bl	8004c18 <HAL_GetTick>
 800680c:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006810:	e009      	b.n	8006826 <HAL_RCC_OscConfig+0x82e>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006812:	f7fe fa01 	bl	8004c18 <HAL_GetTick>
 8006816:	4602      	mov	r2, r0
 8006818:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 800681c:	1ad3      	subs	r3, r2, r3
 800681e:	2b64      	cmp	r3, #100	; 0x64
 8006820:	d901      	bls.n	8006826 <HAL_RCC_OscConfig+0x82e>
        {
          return HAL_TIMEOUT;
 8006822:	2303      	movs	r3, #3
 8006824:	e2e9      	b.n	8006dfa <HAL_RCC_OscConfig+0xe02>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006826:	4b42      	ldr	r3, [pc, #264]	; (8006930 <HAL_RCC_OscConfig+0x938>)
 8006828:	681b      	ldr	r3, [r3, #0]
 800682a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800682e:	2b00      	cmp	r3, #0
 8006830:	d0ef      	beq.n	8006812 <HAL_RCC_OscConfig+0x81a>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006832:	1d3b      	adds	r3, r7, #4
 8006834:	681b      	ldr	r3, [r3, #0]
 8006836:	68db      	ldr	r3, [r3, #12]
 8006838:	2b01      	cmp	r3, #1
 800683a:	d106      	bne.n	800684a <HAL_RCC_OscConfig+0x852>
 800683c:	4b3a      	ldr	r3, [pc, #232]	; (8006928 <HAL_RCC_OscConfig+0x930>)
 800683e:	6a1b      	ldr	r3, [r3, #32]
 8006840:	4a39      	ldr	r2, [pc, #228]	; (8006928 <HAL_RCC_OscConfig+0x930>)
 8006842:	f043 0301 	orr.w	r3, r3, #1
 8006846:	6213      	str	r3, [r2, #32]
 8006848:	e02f      	b.n	80068aa <HAL_RCC_OscConfig+0x8b2>
 800684a:	1d3b      	adds	r3, r7, #4
 800684c:	681b      	ldr	r3, [r3, #0]
 800684e:	68db      	ldr	r3, [r3, #12]
 8006850:	2b00      	cmp	r3, #0
 8006852:	d10c      	bne.n	800686e <HAL_RCC_OscConfig+0x876>
 8006854:	4b34      	ldr	r3, [pc, #208]	; (8006928 <HAL_RCC_OscConfig+0x930>)
 8006856:	6a1b      	ldr	r3, [r3, #32]
 8006858:	4a33      	ldr	r2, [pc, #204]	; (8006928 <HAL_RCC_OscConfig+0x930>)
 800685a:	f023 0301 	bic.w	r3, r3, #1
 800685e:	6213      	str	r3, [r2, #32]
 8006860:	4b31      	ldr	r3, [pc, #196]	; (8006928 <HAL_RCC_OscConfig+0x930>)
 8006862:	6a1b      	ldr	r3, [r3, #32]
 8006864:	4a30      	ldr	r2, [pc, #192]	; (8006928 <HAL_RCC_OscConfig+0x930>)
 8006866:	f023 0304 	bic.w	r3, r3, #4
 800686a:	6213      	str	r3, [r2, #32]
 800686c:	e01d      	b.n	80068aa <HAL_RCC_OscConfig+0x8b2>
 800686e:	1d3b      	adds	r3, r7, #4
 8006870:	681b      	ldr	r3, [r3, #0]
 8006872:	68db      	ldr	r3, [r3, #12]
 8006874:	2b05      	cmp	r3, #5
 8006876:	d10c      	bne.n	8006892 <HAL_RCC_OscConfig+0x89a>
 8006878:	4b2b      	ldr	r3, [pc, #172]	; (8006928 <HAL_RCC_OscConfig+0x930>)
 800687a:	6a1b      	ldr	r3, [r3, #32]
 800687c:	4a2a      	ldr	r2, [pc, #168]	; (8006928 <HAL_RCC_OscConfig+0x930>)
 800687e:	f043 0304 	orr.w	r3, r3, #4
 8006882:	6213      	str	r3, [r2, #32]
 8006884:	4b28      	ldr	r3, [pc, #160]	; (8006928 <HAL_RCC_OscConfig+0x930>)
 8006886:	6a1b      	ldr	r3, [r3, #32]
 8006888:	4a27      	ldr	r2, [pc, #156]	; (8006928 <HAL_RCC_OscConfig+0x930>)
 800688a:	f043 0301 	orr.w	r3, r3, #1
 800688e:	6213      	str	r3, [r2, #32]
 8006890:	e00b      	b.n	80068aa <HAL_RCC_OscConfig+0x8b2>
 8006892:	4b25      	ldr	r3, [pc, #148]	; (8006928 <HAL_RCC_OscConfig+0x930>)
 8006894:	6a1b      	ldr	r3, [r3, #32]
 8006896:	4a24      	ldr	r2, [pc, #144]	; (8006928 <HAL_RCC_OscConfig+0x930>)
 8006898:	f023 0301 	bic.w	r3, r3, #1
 800689c:	6213      	str	r3, [r2, #32]
 800689e:	4b22      	ldr	r3, [pc, #136]	; (8006928 <HAL_RCC_OscConfig+0x930>)
 80068a0:	6a1b      	ldr	r3, [r3, #32]
 80068a2:	4a21      	ldr	r2, [pc, #132]	; (8006928 <HAL_RCC_OscConfig+0x930>)
 80068a4:	f023 0304 	bic.w	r3, r3, #4
 80068a8:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80068aa:	1d3b      	adds	r3, r7, #4
 80068ac:	681b      	ldr	r3, [r3, #0]
 80068ae:	68db      	ldr	r3, [r3, #12]
 80068b0:	2b00      	cmp	r3, #0
 80068b2:	d06b      	beq.n	800698c <HAL_RCC_OscConfig+0x994>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80068b4:	f7fe f9b0 	bl	8004c18 <HAL_GetTick>
 80068b8:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80068bc:	e00b      	b.n	80068d6 <HAL_RCC_OscConfig+0x8de>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80068be:	f7fe f9ab 	bl	8004c18 <HAL_GetTick>
 80068c2:	4602      	mov	r2, r0
 80068c4:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80068c8:	1ad3      	subs	r3, r2, r3
 80068ca:	f241 3288 	movw	r2, #5000	; 0x1388
 80068ce:	4293      	cmp	r3, r2
 80068d0:	d901      	bls.n	80068d6 <HAL_RCC_OscConfig+0x8de>
        {
          return HAL_TIMEOUT;
 80068d2:	2303      	movs	r3, #3
 80068d4:	e291      	b.n	8006dfa <HAL_RCC_OscConfig+0xe02>
 80068d6:	f107 03c0 	add.w	r3, r7, #192	; 0xc0
 80068da:	2202      	movs	r2, #2
 80068dc:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80068de:	f107 03c0 	add.w	r3, r7, #192	; 0xc0
 80068e2:	681b      	ldr	r3, [r3, #0]
 80068e4:	fa93 f2a3 	rbit	r2, r3
 80068e8:	f107 03bc 	add.w	r3, r7, #188	; 0xbc
 80068ec:	601a      	str	r2, [r3, #0]
 80068ee:	f107 03b8 	add.w	r3, r7, #184	; 0xb8
 80068f2:	2202      	movs	r2, #2
 80068f4:	601a      	str	r2, [r3, #0]
 80068f6:	f107 03b8 	add.w	r3, r7, #184	; 0xb8
 80068fa:	681b      	ldr	r3, [r3, #0]
 80068fc:	fa93 f2a3 	rbit	r2, r3
 8006900:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 8006904:	601a      	str	r2, [r3, #0]
  return result;
 8006906:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 800690a:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800690c:	fab3 f383 	clz	r3, r3
 8006910:	b2db      	uxtb	r3, r3
 8006912:	095b      	lsrs	r3, r3, #5
 8006914:	b2db      	uxtb	r3, r3
 8006916:	f043 0302 	orr.w	r3, r3, #2
 800691a:	b2db      	uxtb	r3, r3
 800691c:	2b02      	cmp	r3, #2
 800691e:	d109      	bne.n	8006934 <HAL_RCC_OscConfig+0x93c>
 8006920:	4b01      	ldr	r3, [pc, #4]	; (8006928 <HAL_RCC_OscConfig+0x930>)
 8006922:	6a1b      	ldr	r3, [r3, #32]
 8006924:	e014      	b.n	8006950 <HAL_RCC_OscConfig+0x958>
 8006926:	bf00      	nop
 8006928:	40021000 	.word	0x40021000
 800692c:	10908120 	.word	0x10908120
 8006930:	40007000 	.word	0x40007000
 8006934:	f107 03b0 	add.w	r3, r7, #176	; 0xb0
 8006938:	2202      	movs	r2, #2
 800693a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800693c:	f107 03b0 	add.w	r3, r7, #176	; 0xb0
 8006940:	681b      	ldr	r3, [r3, #0]
 8006942:	fa93 f2a3 	rbit	r2, r3
 8006946:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 800694a:	601a      	str	r2, [r3, #0]
 800694c:	4bbb      	ldr	r3, [pc, #748]	; (8006c3c <HAL_RCC_OscConfig+0xc44>)
 800694e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006950:	f107 02a8 	add.w	r2, r7, #168	; 0xa8
 8006954:	2102      	movs	r1, #2
 8006956:	6011      	str	r1, [r2, #0]
 8006958:	f107 02a8 	add.w	r2, r7, #168	; 0xa8
 800695c:	6812      	ldr	r2, [r2, #0]
 800695e:	fa92 f1a2 	rbit	r1, r2
 8006962:	f107 02a4 	add.w	r2, r7, #164	; 0xa4
 8006966:	6011      	str	r1, [r2, #0]
  return result;
 8006968:	f107 02a4 	add.w	r2, r7, #164	; 0xa4
 800696c:	6812      	ldr	r2, [r2, #0]
 800696e:	fab2 f282 	clz	r2, r2
 8006972:	b2d2      	uxtb	r2, r2
 8006974:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8006978:	b2d2      	uxtb	r2, r2
 800697a:	f002 021f 	and.w	r2, r2, #31
 800697e:	2101      	movs	r1, #1
 8006980:	fa01 f202 	lsl.w	r2, r1, r2
 8006984:	4013      	ands	r3, r2
 8006986:	2b00      	cmp	r3, #0
 8006988:	d099      	beq.n	80068be <HAL_RCC_OscConfig+0x8c6>
 800698a:	e063      	b.n	8006a54 <HAL_RCC_OscConfig+0xa5c>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800698c:	f7fe f944 	bl	8004c18 <HAL_GetTick>
 8006990:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006994:	e00b      	b.n	80069ae <HAL_RCC_OscConfig+0x9b6>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8006996:	f7fe f93f 	bl	8004c18 <HAL_GetTick>
 800699a:	4602      	mov	r2, r0
 800699c:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80069a0:	1ad3      	subs	r3, r2, r3
 80069a2:	f241 3288 	movw	r2, #5000	; 0x1388
 80069a6:	4293      	cmp	r3, r2
 80069a8:	d901      	bls.n	80069ae <HAL_RCC_OscConfig+0x9b6>
        {
          return HAL_TIMEOUT;
 80069aa:	2303      	movs	r3, #3
 80069ac:	e225      	b.n	8006dfa <HAL_RCC_OscConfig+0xe02>
 80069ae:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 80069b2:	2202      	movs	r2, #2
 80069b4:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80069b6:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 80069ba:	681b      	ldr	r3, [r3, #0]
 80069bc:	fa93 f2a3 	rbit	r2, r3
 80069c0:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 80069c4:	601a      	str	r2, [r3, #0]
 80069c6:	f107 0398 	add.w	r3, r7, #152	; 0x98
 80069ca:	2202      	movs	r2, #2
 80069cc:	601a      	str	r2, [r3, #0]
 80069ce:	f107 0398 	add.w	r3, r7, #152	; 0x98
 80069d2:	681b      	ldr	r3, [r3, #0]
 80069d4:	fa93 f2a3 	rbit	r2, r3
 80069d8:	f107 0394 	add.w	r3, r7, #148	; 0x94
 80069dc:	601a      	str	r2, [r3, #0]
  return result;
 80069de:	f107 0394 	add.w	r3, r7, #148	; 0x94
 80069e2:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80069e4:	fab3 f383 	clz	r3, r3
 80069e8:	b2db      	uxtb	r3, r3
 80069ea:	095b      	lsrs	r3, r3, #5
 80069ec:	b2db      	uxtb	r3, r3
 80069ee:	f043 0302 	orr.w	r3, r3, #2
 80069f2:	b2db      	uxtb	r3, r3
 80069f4:	2b02      	cmp	r3, #2
 80069f6:	d102      	bne.n	80069fe <HAL_RCC_OscConfig+0xa06>
 80069f8:	4b90      	ldr	r3, [pc, #576]	; (8006c3c <HAL_RCC_OscConfig+0xc44>)
 80069fa:	6a1b      	ldr	r3, [r3, #32]
 80069fc:	e00d      	b.n	8006a1a <HAL_RCC_OscConfig+0xa22>
 80069fe:	f107 0390 	add.w	r3, r7, #144	; 0x90
 8006a02:	2202      	movs	r2, #2
 8006a04:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006a06:	f107 0390 	add.w	r3, r7, #144	; 0x90
 8006a0a:	681b      	ldr	r3, [r3, #0]
 8006a0c:	fa93 f2a3 	rbit	r2, r3
 8006a10:	f107 038c 	add.w	r3, r7, #140	; 0x8c
 8006a14:	601a      	str	r2, [r3, #0]
 8006a16:	4b89      	ldr	r3, [pc, #548]	; (8006c3c <HAL_RCC_OscConfig+0xc44>)
 8006a18:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006a1a:	f107 0288 	add.w	r2, r7, #136	; 0x88
 8006a1e:	2102      	movs	r1, #2
 8006a20:	6011      	str	r1, [r2, #0]
 8006a22:	f107 0288 	add.w	r2, r7, #136	; 0x88
 8006a26:	6812      	ldr	r2, [r2, #0]
 8006a28:	fa92 f1a2 	rbit	r1, r2
 8006a2c:	f107 0284 	add.w	r2, r7, #132	; 0x84
 8006a30:	6011      	str	r1, [r2, #0]
  return result;
 8006a32:	f107 0284 	add.w	r2, r7, #132	; 0x84
 8006a36:	6812      	ldr	r2, [r2, #0]
 8006a38:	fab2 f282 	clz	r2, r2
 8006a3c:	b2d2      	uxtb	r2, r2
 8006a3e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8006a42:	b2d2      	uxtb	r2, r2
 8006a44:	f002 021f 	and.w	r2, r2, #31
 8006a48:	2101      	movs	r1, #1
 8006a4a:	fa01 f202 	lsl.w	r2, r1, r2
 8006a4e:	4013      	ands	r3, r2
 8006a50:	2b00      	cmp	r3, #0
 8006a52:	d1a0      	bne.n	8006996 <HAL_RCC_OscConfig+0x99e>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8006a54:	f897 31ff 	ldrb.w	r3, [r7, #511]	; 0x1ff
 8006a58:	2b01      	cmp	r3, #1
 8006a5a:	d105      	bne.n	8006a68 <HAL_RCC_OscConfig+0xa70>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006a5c:	4b77      	ldr	r3, [pc, #476]	; (8006c3c <HAL_RCC_OscConfig+0xc44>)
 8006a5e:	69db      	ldr	r3, [r3, #28]
 8006a60:	4a76      	ldr	r2, [pc, #472]	; (8006c3c <HAL_RCC_OscConfig+0xc44>)
 8006a62:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8006a66:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8006a68:	1d3b      	adds	r3, r7, #4
 8006a6a:	681b      	ldr	r3, [r3, #0]
 8006a6c:	69db      	ldr	r3, [r3, #28]
 8006a6e:	2b00      	cmp	r3, #0
 8006a70:	f000 81c2 	beq.w	8006df8 <HAL_RCC_OscConfig+0xe00>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8006a74:	4b71      	ldr	r3, [pc, #452]	; (8006c3c <HAL_RCC_OscConfig+0xc44>)
 8006a76:	685b      	ldr	r3, [r3, #4]
 8006a78:	f003 030c 	and.w	r3, r3, #12
 8006a7c:	2b08      	cmp	r3, #8
 8006a7e:	f000 819c 	beq.w	8006dba <HAL_RCC_OscConfig+0xdc2>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8006a82:	1d3b      	adds	r3, r7, #4
 8006a84:	681b      	ldr	r3, [r3, #0]
 8006a86:	69db      	ldr	r3, [r3, #28]
 8006a88:	2b02      	cmp	r3, #2
 8006a8a:	f040 8114 	bne.w	8006cb6 <HAL_RCC_OscConfig+0xcbe>
 8006a8e:	f107 0380 	add.w	r3, r7, #128	; 0x80
 8006a92:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8006a96:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006a98:	f107 0380 	add.w	r3, r7, #128	; 0x80
 8006a9c:	681b      	ldr	r3, [r3, #0]
 8006a9e:	fa93 f2a3 	rbit	r2, r3
 8006aa2:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 8006aa6:	601a      	str	r2, [r3, #0]
  return result;
 8006aa8:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 8006aac:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006aae:	fab3 f383 	clz	r3, r3
 8006ab2:	b2db      	uxtb	r3, r3
 8006ab4:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8006ab8:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8006abc:	009b      	lsls	r3, r3, #2
 8006abe:	461a      	mov	r2, r3
 8006ac0:	2300      	movs	r3, #0
 8006ac2:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006ac4:	f7fe f8a8 	bl	8004c18 <HAL_GetTick>
 8006ac8:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8006acc:	e009      	b.n	8006ae2 <HAL_RCC_OscConfig+0xaea>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006ace:	f7fe f8a3 	bl	8004c18 <HAL_GetTick>
 8006ad2:	4602      	mov	r2, r0
 8006ad4:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8006ad8:	1ad3      	subs	r3, r2, r3
 8006ada:	2b02      	cmp	r3, #2
 8006adc:	d901      	bls.n	8006ae2 <HAL_RCC_OscConfig+0xaea>
          {
            return HAL_TIMEOUT;
 8006ade:	2303      	movs	r3, #3
 8006ae0:	e18b      	b.n	8006dfa <HAL_RCC_OscConfig+0xe02>
 8006ae2:	f107 0378 	add.w	r3, r7, #120	; 0x78
 8006ae6:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8006aea:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006aec:	f107 0378 	add.w	r3, r7, #120	; 0x78
 8006af0:	681b      	ldr	r3, [r3, #0]
 8006af2:	fa93 f2a3 	rbit	r2, r3
 8006af6:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8006afa:	601a      	str	r2, [r3, #0]
  return result;
 8006afc:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8006b00:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8006b02:	fab3 f383 	clz	r3, r3
 8006b06:	b2db      	uxtb	r3, r3
 8006b08:	095b      	lsrs	r3, r3, #5
 8006b0a:	b2db      	uxtb	r3, r3
 8006b0c:	f043 0301 	orr.w	r3, r3, #1
 8006b10:	b2db      	uxtb	r3, r3
 8006b12:	2b01      	cmp	r3, #1
 8006b14:	d102      	bne.n	8006b1c <HAL_RCC_OscConfig+0xb24>
 8006b16:	4b49      	ldr	r3, [pc, #292]	; (8006c3c <HAL_RCC_OscConfig+0xc44>)
 8006b18:	681b      	ldr	r3, [r3, #0]
 8006b1a:	e01b      	b.n	8006b54 <HAL_RCC_OscConfig+0xb5c>
 8006b1c:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8006b20:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8006b24:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006b26:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8006b2a:	681b      	ldr	r3, [r3, #0]
 8006b2c:	fa93 f2a3 	rbit	r2, r3
 8006b30:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8006b34:	601a      	str	r2, [r3, #0]
 8006b36:	f107 0368 	add.w	r3, r7, #104	; 0x68
 8006b3a:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8006b3e:	601a      	str	r2, [r3, #0]
 8006b40:	f107 0368 	add.w	r3, r7, #104	; 0x68
 8006b44:	681b      	ldr	r3, [r3, #0]
 8006b46:	fa93 f2a3 	rbit	r2, r3
 8006b4a:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8006b4e:	601a      	str	r2, [r3, #0]
 8006b50:	4b3a      	ldr	r3, [pc, #232]	; (8006c3c <HAL_RCC_OscConfig+0xc44>)
 8006b52:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006b54:	f107 0260 	add.w	r2, r7, #96	; 0x60
 8006b58:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8006b5c:	6011      	str	r1, [r2, #0]
 8006b5e:	f107 0260 	add.w	r2, r7, #96	; 0x60
 8006b62:	6812      	ldr	r2, [r2, #0]
 8006b64:	fa92 f1a2 	rbit	r1, r2
 8006b68:	f107 025c 	add.w	r2, r7, #92	; 0x5c
 8006b6c:	6011      	str	r1, [r2, #0]
  return result;
 8006b6e:	f107 025c 	add.w	r2, r7, #92	; 0x5c
 8006b72:	6812      	ldr	r2, [r2, #0]
 8006b74:	fab2 f282 	clz	r2, r2
 8006b78:	b2d2      	uxtb	r2, r2
 8006b7a:	f042 0220 	orr.w	r2, r2, #32
 8006b7e:	b2d2      	uxtb	r2, r2
 8006b80:	f002 021f 	and.w	r2, r2, #31
 8006b84:	2101      	movs	r1, #1
 8006b86:	fa01 f202 	lsl.w	r2, r1, r2
 8006b8a:	4013      	ands	r3, r2
 8006b8c:	2b00      	cmp	r3, #0
 8006b8e:	d19e      	bne.n	8006ace <HAL_RCC_OscConfig+0xad6>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
#else
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8006b90:	4b2a      	ldr	r3, [pc, #168]	; (8006c3c <HAL_RCC_OscConfig+0xc44>)
 8006b92:	685b      	ldr	r3, [r3, #4]
 8006b94:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8006b98:	1d3b      	adds	r3, r7, #4
 8006b9a:	681b      	ldr	r3, [r3, #0]
 8006b9c:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8006b9e:	1d3b      	adds	r3, r7, #4
 8006ba0:	681b      	ldr	r3, [r3, #0]
 8006ba2:	6a1b      	ldr	r3, [r3, #32]
 8006ba4:	430b      	orrs	r3, r1
 8006ba6:	4925      	ldr	r1, [pc, #148]	; (8006c3c <HAL_RCC_OscConfig+0xc44>)
 8006ba8:	4313      	orrs	r3, r2
 8006baa:	604b      	str	r3, [r1, #4]
 8006bac:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8006bb0:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8006bb4:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006bb6:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8006bba:	681b      	ldr	r3, [r3, #0]
 8006bbc:	fa93 f2a3 	rbit	r2, r3
 8006bc0:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8006bc4:	601a      	str	r2, [r3, #0]
  return result;
 8006bc6:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8006bca:	681b      	ldr	r3, [r3, #0]
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8006bcc:	fab3 f383 	clz	r3, r3
 8006bd0:	b2db      	uxtb	r3, r3
 8006bd2:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8006bd6:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8006bda:	009b      	lsls	r3, r3, #2
 8006bdc:	461a      	mov	r2, r3
 8006bde:	2301      	movs	r3, #1
 8006be0:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006be2:	f7fe f819 	bl	8004c18 <HAL_GetTick>
 8006be6:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8006bea:	e009      	b.n	8006c00 <HAL_RCC_OscConfig+0xc08>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006bec:	f7fe f814 	bl	8004c18 <HAL_GetTick>
 8006bf0:	4602      	mov	r2, r0
 8006bf2:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8006bf6:	1ad3      	subs	r3, r2, r3
 8006bf8:	2b02      	cmp	r3, #2
 8006bfa:	d901      	bls.n	8006c00 <HAL_RCC_OscConfig+0xc08>
          {
            return HAL_TIMEOUT;
 8006bfc:	2303      	movs	r3, #3
 8006bfe:	e0fc      	b.n	8006dfa <HAL_RCC_OscConfig+0xe02>
 8006c00:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8006c04:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8006c08:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006c0a:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8006c0e:	681b      	ldr	r3, [r3, #0]
 8006c10:	fa93 f2a3 	rbit	r2, r3
 8006c14:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8006c18:	601a      	str	r2, [r3, #0]
  return result;
 8006c1a:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8006c1e:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8006c20:	fab3 f383 	clz	r3, r3
 8006c24:	b2db      	uxtb	r3, r3
 8006c26:	095b      	lsrs	r3, r3, #5
 8006c28:	b2db      	uxtb	r3, r3
 8006c2a:	f043 0301 	orr.w	r3, r3, #1
 8006c2e:	b2db      	uxtb	r3, r3
 8006c30:	2b01      	cmp	r3, #1
 8006c32:	d105      	bne.n	8006c40 <HAL_RCC_OscConfig+0xc48>
 8006c34:	4b01      	ldr	r3, [pc, #4]	; (8006c3c <HAL_RCC_OscConfig+0xc44>)
 8006c36:	681b      	ldr	r3, [r3, #0]
 8006c38:	e01e      	b.n	8006c78 <HAL_RCC_OscConfig+0xc80>
 8006c3a:	bf00      	nop
 8006c3c:	40021000 	.word	0x40021000
 8006c40:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8006c44:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8006c48:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006c4a:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8006c4e:	681b      	ldr	r3, [r3, #0]
 8006c50:	fa93 f2a3 	rbit	r2, r3
 8006c54:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8006c58:	601a      	str	r2, [r3, #0]
 8006c5a:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8006c5e:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8006c62:	601a      	str	r2, [r3, #0]
 8006c64:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8006c68:	681b      	ldr	r3, [r3, #0]
 8006c6a:	fa93 f2a3 	rbit	r2, r3
 8006c6e:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8006c72:	601a      	str	r2, [r3, #0]
 8006c74:	4b63      	ldr	r3, [pc, #396]	; (8006e04 <HAL_RCC_OscConfig+0xe0c>)
 8006c76:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006c78:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8006c7c:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8006c80:	6011      	str	r1, [r2, #0]
 8006c82:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8006c86:	6812      	ldr	r2, [r2, #0]
 8006c88:	fa92 f1a2 	rbit	r1, r2
 8006c8c:	f107 0234 	add.w	r2, r7, #52	; 0x34
 8006c90:	6011      	str	r1, [r2, #0]
  return result;
 8006c92:	f107 0234 	add.w	r2, r7, #52	; 0x34
 8006c96:	6812      	ldr	r2, [r2, #0]
 8006c98:	fab2 f282 	clz	r2, r2
 8006c9c:	b2d2      	uxtb	r2, r2
 8006c9e:	f042 0220 	orr.w	r2, r2, #32
 8006ca2:	b2d2      	uxtb	r2, r2
 8006ca4:	f002 021f 	and.w	r2, r2, #31
 8006ca8:	2101      	movs	r1, #1
 8006caa:	fa01 f202 	lsl.w	r2, r1, r2
 8006cae:	4013      	ands	r3, r2
 8006cb0:	2b00      	cmp	r3, #0
 8006cb2:	d09b      	beq.n	8006bec <HAL_RCC_OscConfig+0xbf4>
 8006cb4:	e0a0      	b.n	8006df8 <HAL_RCC_OscConfig+0xe00>
 8006cb6:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8006cba:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8006cbe:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006cc0:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8006cc4:	681b      	ldr	r3, [r3, #0]
 8006cc6:	fa93 f2a3 	rbit	r2, r3
 8006cca:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8006cce:	601a      	str	r2, [r3, #0]
  return result;
 8006cd0:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8006cd4:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006cd6:	fab3 f383 	clz	r3, r3
 8006cda:	b2db      	uxtb	r3, r3
 8006cdc:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8006ce0:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8006ce4:	009b      	lsls	r3, r3, #2
 8006ce6:	461a      	mov	r2, r3
 8006ce8:	2300      	movs	r3, #0
 8006cea:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006cec:	f7fd ff94 	bl	8004c18 <HAL_GetTick>
 8006cf0:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8006cf4:	e009      	b.n	8006d0a <HAL_RCC_OscConfig+0xd12>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006cf6:	f7fd ff8f 	bl	8004c18 <HAL_GetTick>
 8006cfa:	4602      	mov	r2, r0
 8006cfc:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8006d00:	1ad3      	subs	r3, r2, r3
 8006d02:	2b02      	cmp	r3, #2
 8006d04:	d901      	bls.n	8006d0a <HAL_RCC_OscConfig+0xd12>
          {
            return HAL_TIMEOUT;
 8006d06:	2303      	movs	r3, #3
 8006d08:	e077      	b.n	8006dfa <HAL_RCC_OscConfig+0xe02>
 8006d0a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8006d0e:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8006d12:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006d14:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8006d18:	681b      	ldr	r3, [r3, #0]
 8006d1a:	fa93 f2a3 	rbit	r2, r3
 8006d1e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8006d22:	601a      	str	r2, [r3, #0]
  return result;
 8006d24:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8006d28:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8006d2a:	fab3 f383 	clz	r3, r3
 8006d2e:	b2db      	uxtb	r3, r3
 8006d30:	095b      	lsrs	r3, r3, #5
 8006d32:	b2db      	uxtb	r3, r3
 8006d34:	f043 0301 	orr.w	r3, r3, #1
 8006d38:	b2db      	uxtb	r3, r3
 8006d3a:	2b01      	cmp	r3, #1
 8006d3c:	d102      	bne.n	8006d44 <HAL_RCC_OscConfig+0xd4c>
 8006d3e:	4b31      	ldr	r3, [pc, #196]	; (8006e04 <HAL_RCC_OscConfig+0xe0c>)
 8006d40:	681b      	ldr	r3, [r3, #0]
 8006d42:	e01b      	b.n	8006d7c <HAL_RCC_OscConfig+0xd84>
 8006d44:	f107 0320 	add.w	r3, r7, #32
 8006d48:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8006d4c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006d4e:	f107 0320 	add.w	r3, r7, #32
 8006d52:	681b      	ldr	r3, [r3, #0]
 8006d54:	fa93 f2a3 	rbit	r2, r3
 8006d58:	f107 031c 	add.w	r3, r7, #28
 8006d5c:	601a      	str	r2, [r3, #0]
 8006d5e:	f107 0318 	add.w	r3, r7, #24
 8006d62:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8006d66:	601a      	str	r2, [r3, #0]
 8006d68:	f107 0318 	add.w	r3, r7, #24
 8006d6c:	681b      	ldr	r3, [r3, #0]
 8006d6e:	fa93 f2a3 	rbit	r2, r3
 8006d72:	f107 0314 	add.w	r3, r7, #20
 8006d76:	601a      	str	r2, [r3, #0]
 8006d78:	4b22      	ldr	r3, [pc, #136]	; (8006e04 <HAL_RCC_OscConfig+0xe0c>)
 8006d7a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006d7c:	f107 0210 	add.w	r2, r7, #16
 8006d80:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8006d84:	6011      	str	r1, [r2, #0]
 8006d86:	f107 0210 	add.w	r2, r7, #16
 8006d8a:	6812      	ldr	r2, [r2, #0]
 8006d8c:	fa92 f1a2 	rbit	r1, r2
 8006d90:	f107 020c 	add.w	r2, r7, #12
 8006d94:	6011      	str	r1, [r2, #0]
  return result;
 8006d96:	f107 020c 	add.w	r2, r7, #12
 8006d9a:	6812      	ldr	r2, [r2, #0]
 8006d9c:	fab2 f282 	clz	r2, r2
 8006da0:	b2d2      	uxtb	r2, r2
 8006da2:	f042 0220 	orr.w	r2, r2, #32
 8006da6:	b2d2      	uxtb	r2, r2
 8006da8:	f002 021f 	and.w	r2, r2, #31
 8006dac:	2101      	movs	r1, #1
 8006dae:	fa01 f202 	lsl.w	r2, r1, r2
 8006db2:	4013      	ands	r3, r2
 8006db4:	2b00      	cmp	r3, #0
 8006db6:	d19e      	bne.n	8006cf6 <HAL_RCC_OscConfig+0xcfe>
 8006db8:	e01e      	b.n	8006df8 <HAL_RCC_OscConfig+0xe00>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8006dba:	1d3b      	adds	r3, r7, #4
 8006dbc:	681b      	ldr	r3, [r3, #0]
 8006dbe:	69db      	ldr	r3, [r3, #28]
 8006dc0:	2b01      	cmp	r3, #1
 8006dc2:	d101      	bne.n	8006dc8 <HAL_RCC_OscConfig+0xdd0>
      {
        return HAL_ERROR;
 8006dc4:	2301      	movs	r3, #1
 8006dc6:	e018      	b.n	8006dfa <HAL_RCC_OscConfig+0xe02>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8006dc8:	4b0e      	ldr	r3, [pc, #56]	; (8006e04 <HAL_RCC_OscConfig+0xe0c>)
 8006dca:	685b      	ldr	r3, [r3, #4]
 8006dcc:	f8c7 31f4 	str.w	r3, [r7, #500]	; 0x1f4
        pll_config2 = RCC->CFGR2;
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8006dd0:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 8006dd4:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8006dd8:	1d3b      	adds	r3, r7, #4
 8006dda:	681b      	ldr	r3, [r3, #0]
 8006ddc:	6a1b      	ldr	r3, [r3, #32]
 8006dde:	429a      	cmp	r2, r3
 8006de0:	d108      	bne.n	8006df4 <HAL_RCC_OscConfig+0xdfc>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
 8006de2:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 8006de6:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8006dea:	1d3b      	adds	r3, r7, #4
 8006dec:	681b      	ldr	r3, [r3, #0]
 8006dee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8006df0:	429a      	cmp	r2, r3
 8006df2:	d001      	beq.n	8006df8 <HAL_RCC_OscConfig+0xe00>
#endif
        {
          return HAL_ERROR;
 8006df4:	2301      	movs	r3, #1
 8006df6:	e000      	b.n	8006dfa <HAL_RCC_OscConfig+0xe02>
        }
      }
    }
  }

  return HAL_OK;
 8006df8:	2300      	movs	r3, #0
}
 8006dfa:	4618      	mov	r0, r3
 8006dfc:	f507 7700 	add.w	r7, r7, #512	; 0x200
 8006e00:	46bd      	mov	sp, r7
 8006e02:	bd80      	pop	{r7, pc}
 8006e04:	40021000 	.word	0x40021000

08006e08 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006e08:	b580      	push	{r7, lr}
 8006e0a:	b09e      	sub	sp, #120	; 0x78
 8006e0c:	af00      	add	r7, sp, #0
 8006e0e:	6078      	str	r0, [r7, #4]
 8006e10:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8006e12:	2300      	movs	r3, #0
 8006e14:	677b      	str	r3, [r7, #116]	; 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8006e16:	687b      	ldr	r3, [r7, #4]
 8006e18:	2b00      	cmp	r3, #0
 8006e1a:	d101      	bne.n	8006e20 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8006e1c:	2301      	movs	r3, #1
 8006e1e:	e162      	b.n	80070e6 <HAL_RCC_ClockConfig+0x2de>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8006e20:	4b90      	ldr	r3, [pc, #576]	; (8007064 <HAL_RCC_ClockConfig+0x25c>)
 8006e22:	681b      	ldr	r3, [r3, #0]
 8006e24:	f003 0307 	and.w	r3, r3, #7
 8006e28:	683a      	ldr	r2, [r7, #0]
 8006e2a:	429a      	cmp	r2, r3
 8006e2c:	d910      	bls.n	8006e50 <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006e2e:	4b8d      	ldr	r3, [pc, #564]	; (8007064 <HAL_RCC_ClockConfig+0x25c>)
 8006e30:	681b      	ldr	r3, [r3, #0]
 8006e32:	f023 0207 	bic.w	r2, r3, #7
 8006e36:	498b      	ldr	r1, [pc, #556]	; (8007064 <HAL_RCC_ClockConfig+0x25c>)
 8006e38:	683b      	ldr	r3, [r7, #0]
 8006e3a:	4313      	orrs	r3, r2
 8006e3c:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8006e3e:	4b89      	ldr	r3, [pc, #548]	; (8007064 <HAL_RCC_ClockConfig+0x25c>)
 8006e40:	681b      	ldr	r3, [r3, #0]
 8006e42:	f003 0307 	and.w	r3, r3, #7
 8006e46:	683a      	ldr	r2, [r7, #0]
 8006e48:	429a      	cmp	r2, r3
 8006e4a:	d001      	beq.n	8006e50 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8006e4c:	2301      	movs	r3, #1
 8006e4e:	e14a      	b.n	80070e6 <HAL_RCC_ClockConfig+0x2de>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006e50:	687b      	ldr	r3, [r7, #4]
 8006e52:	681b      	ldr	r3, [r3, #0]
 8006e54:	f003 0302 	and.w	r3, r3, #2
 8006e58:	2b00      	cmp	r3, #0
 8006e5a:	d008      	beq.n	8006e6e <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006e5c:	4b82      	ldr	r3, [pc, #520]	; (8007068 <HAL_RCC_ClockConfig+0x260>)
 8006e5e:	685b      	ldr	r3, [r3, #4]
 8006e60:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8006e64:	687b      	ldr	r3, [r7, #4]
 8006e66:	689b      	ldr	r3, [r3, #8]
 8006e68:	497f      	ldr	r1, [pc, #508]	; (8007068 <HAL_RCC_ClockConfig+0x260>)
 8006e6a:	4313      	orrs	r3, r2
 8006e6c:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006e6e:	687b      	ldr	r3, [r7, #4]
 8006e70:	681b      	ldr	r3, [r3, #0]
 8006e72:	f003 0301 	and.w	r3, r3, #1
 8006e76:	2b00      	cmp	r3, #0
 8006e78:	f000 80dc 	beq.w	8007034 <HAL_RCC_ClockConfig+0x22c>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006e7c:	687b      	ldr	r3, [r7, #4]
 8006e7e:	685b      	ldr	r3, [r3, #4]
 8006e80:	2b01      	cmp	r3, #1
 8006e82:	d13c      	bne.n	8006efe <HAL_RCC_ClockConfig+0xf6>
 8006e84:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8006e88:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006e8a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8006e8c:	fa93 f3a3 	rbit	r3, r3
 8006e90:	66fb      	str	r3, [r7, #108]	; 0x6c
  return result;
 8006e92:	6efb      	ldr	r3, [r7, #108]	; 0x6c
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006e94:	fab3 f383 	clz	r3, r3
 8006e98:	b2db      	uxtb	r3, r3
 8006e9a:	095b      	lsrs	r3, r3, #5
 8006e9c:	b2db      	uxtb	r3, r3
 8006e9e:	f043 0301 	orr.w	r3, r3, #1
 8006ea2:	b2db      	uxtb	r3, r3
 8006ea4:	2b01      	cmp	r3, #1
 8006ea6:	d102      	bne.n	8006eae <HAL_RCC_ClockConfig+0xa6>
 8006ea8:	4b6f      	ldr	r3, [pc, #444]	; (8007068 <HAL_RCC_ClockConfig+0x260>)
 8006eaa:	681b      	ldr	r3, [r3, #0]
 8006eac:	e00f      	b.n	8006ece <HAL_RCC_ClockConfig+0xc6>
 8006eae:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8006eb2:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006eb4:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8006eb6:	fa93 f3a3 	rbit	r3, r3
 8006eba:	667b      	str	r3, [r7, #100]	; 0x64
 8006ebc:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8006ec0:	663b      	str	r3, [r7, #96]	; 0x60
 8006ec2:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8006ec4:	fa93 f3a3 	rbit	r3, r3
 8006ec8:	65fb      	str	r3, [r7, #92]	; 0x5c
 8006eca:	4b67      	ldr	r3, [pc, #412]	; (8007068 <HAL_RCC_ClockConfig+0x260>)
 8006ecc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006ece:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8006ed2:	65ba      	str	r2, [r7, #88]	; 0x58
 8006ed4:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8006ed6:	fa92 f2a2 	rbit	r2, r2
 8006eda:	657a      	str	r2, [r7, #84]	; 0x54
  return result;
 8006edc:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8006ede:	fab2 f282 	clz	r2, r2
 8006ee2:	b2d2      	uxtb	r2, r2
 8006ee4:	f042 0220 	orr.w	r2, r2, #32
 8006ee8:	b2d2      	uxtb	r2, r2
 8006eea:	f002 021f 	and.w	r2, r2, #31
 8006eee:	2101      	movs	r1, #1
 8006ef0:	fa01 f202 	lsl.w	r2, r1, r2
 8006ef4:	4013      	ands	r3, r2
 8006ef6:	2b00      	cmp	r3, #0
 8006ef8:	d17b      	bne.n	8006ff2 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8006efa:	2301      	movs	r3, #1
 8006efc:	e0f3      	b.n	80070e6 <HAL_RCC_ClockConfig+0x2de>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8006efe:	687b      	ldr	r3, [r7, #4]
 8006f00:	685b      	ldr	r3, [r3, #4]
 8006f02:	2b02      	cmp	r3, #2
 8006f04:	d13c      	bne.n	8006f80 <HAL_RCC_ClockConfig+0x178>
 8006f06:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8006f0a:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006f0c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006f0e:	fa93 f3a3 	rbit	r3, r3
 8006f12:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 8006f14:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006f16:	fab3 f383 	clz	r3, r3
 8006f1a:	b2db      	uxtb	r3, r3
 8006f1c:	095b      	lsrs	r3, r3, #5
 8006f1e:	b2db      	uxtb	r3, r3
 8006f20:	f043 0301 	orr.w	r3, r3, #1
 8006f24:	b2db      	uxtb	r3, r3
 8006f26:	2b01      	cmp	r3, #1
 8006f28:	d102      	bne.n	8006f30 <HAL_RCC_ClockConfig+0x128>
 8006f2a:	4b4f      	ldr	r3, [pc, #316]	; (8007068 <HAL_RCC_ClockConfig+0x260>)
 8006f2c:	681b      	ldr	r3, [r3, #0]
 8006f2e:	e00f      	b.n	8006f50 <HAL_RCC_ClockConfig+0x148>
 8006f30:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8006f34:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006f36:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006f38:	fa93 f3a3 	rbit	r3, r3
 8006f3c:	647b      	str	r3, [r7, #68]	; 0x44
 8006f3e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8006f42:	643b      	str	r3, [r7, #64]	; 0x40
 8006f44:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006f46:	fa93 f3a3 	rbit	r3, r3
 8006f4a:	63fb      	str	r3, [r7, #60]	; 0x3c
 8006f4c:	4b46      	ldr	r3, [pc, #280]	; (8007068 <HAL_RCC_ClockConfig+0x260>)
 8006f4e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006f50:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8006f54:	63ba      	str	r2, [r7, #56]	; 0x38
 8006f56:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8006f58:	fa92 f2a2 	rbit	r2, r2
 8006f5c:	637a      	str	r2, [r7, #52]	; 0x34
  return result;
 8006f5e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8006f60:	fab2 f282 	clz	r2, r2
 8006f64:	b2d2      	uxtb	r2, r2
 8006f66:	f042 0220 	orr.w	r2, r2, #32
 8006f6a:	b2d2      	uxtb	r2, r2
 8006f6c:	f002 021f 	and.w	r2, r2, #31
 8006f70:	2101      	movs	r1, #1
 8006f72:	fa01 f202 	lsl.w	r2, r1, r2
 8006f76:	4013      	ands	r3, r2
 8006f78:	2b00      	cmp	r3, #0
 8006f7a:	d13a      	bne.n	8006ff2 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8006f7c:	2301      	movs	r3, #1
 8006f7e:	e0b2      	b.n	80070e6 <HAL_RCC_ClockConfig+0x2de>
 8006f80:	2302      	movs	r3, #2
 8006f82:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006f84:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006f86:	fa93 f3a3 	rbit	r3, r3
 8006f8a:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 8006f8c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006f8e:	fab3 f383 	clz	r3, r3
 8006f92:	b2db      	uxtb	r3, r3
 8006f94:	095b      	lsrs	r3, r3, #5
 8006f96:	b2db      	uxtb	r3, r3
 8006f98:	f043 0301 	orr.w	r3, r3, #1
 8006f9c:	b2db      	uxtb	r3, r3
 8006f9e:	2b01      	cmp	r3, #1
 8006fa0:	d102      	bne.n	8006fa8 <HAL_RCC_ClockConfig+0x1a0>
 8006fa2:	4b31      	ldr	r3, [pc, #196]	; (8007068 <HAL_RCC_ClockConfig+0x260>)
 8006fa4:	681b      	ldr	r3, [r3, #0]
 8006fa6:	e00d      	b.n	8006fc4 <HAL_RCC_ClockConfig+0x1bc>
 8006fa8:	2302      	movs	r3, #2
 8006faa:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006fac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006fae:	fa93 f3a3 	rbit	r3, r3
 8006fb2:	627b      	str	r3, [r7, #36]	; 0x24
 8006fb4:	2302      	movs	r3, #2
 8006fb6:	623b      	str	r3, [r7, #32]
 8006fb8:	6a3b      	ldr	r3, [r7, #32]
 8006fba:	fa93 f3a3 	rbit	r3, r3
 8006fbe:	61fb      	str	r3, [r7, #28]
 8006fc0:	4b29      	ldr	r3, [pc, #164]	; (8007068 <HAL_RCC_ClockConfig+0x260>)
 8006fc2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006fc4:	2202      	movs	r2, #2
 8006fc6:	61ba      	str	r2, [r7, #24]
 8006fc8:	69ba      	ldr	r2, [r7, #24]
 8006fca:	fa92 f2a2 	rbit	r2, r2
 8006fce:	617a      	str	r2, [r7, #20]
  return result;
 8006fd0:	697a      	ldr	r2, [r7, #20]
 8006fd2:	fab2 f282 	clz	r2, r2
 8006fd6:	b2d2      	uxtb	r2, r2
 8006fd8:	f042 0220 	orr.w	r2, r2, #32
 8006fdc:	b2d2      	uxtb	r2, r2
 8006fde:	f002 021f 	and.w	r2, r2, #31
 8006fe2:	2101      	movs	r1, #1
 8006fe4:	fa01 f202 	lsl.w	r2, r1, r2
 8006fe8:	4013      	ands	r3, r2
 8006fea:	2b00      	cmp	r3, #0
 8006fec:	d101      	bne.n	8006ff2 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8006fee:	2301      	movs	r3, #1
 8006ff0:	e079      	b.n	80070e6 <HAL_RCC_ClockConfig+0x2de>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8006ff2:	4b1d      	ldr	r3, [pc, #116]	; (8007068 <HAL_RCC_ClockConfig+0x260>)
 8006ff4:	685b      	ldr	r3, [r3, #4]
 8006ff6:	f023 0203 	bic.w	r2, r3, #3
 8006ffa:	687b      	ldr	r3, [r7, #4]
 8006ffc:	685b      	ldr	r3, [r3, #4]
 8006ffe:	491a      	ldr	r1, [pc, #104]	; (8007068 <HAL_RCC_ClockConfig+0x260>)
 8007000:	4313      	orrs	r3, r2
 8007002:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8007004:	f7fd fe08 	bl	8004c18 <HAL_GetTick>
 8007008:	6778      	str	r0, [r7, #116]	; 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800700a:	e00a      	b.n	8007022 <HAL_RCC_ClockConfig+0x21a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800700c:	f7fd fe04 	bl	8004c18 <HAL_GetTick>
 8007010:	4602      	mov	r2, r0
 8007012:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8007014:	1ad3      	subs	r3, r2, r3
 8007016:	f241 3288 	movw	r2, #5000	; 0x1388
 800701a:	4293      	cmp	r3, r2
 800701c:	d901      	bls.n	8007022 <HAL_RCC_ClockConfig+0x21a>
      {
        return HAL_TIMEOUT;
 800701e:	2303      	movs	r3, #3
 8007020:	e061      	b.n	80070e6 <HAL_RCC_ClockConfig+0x2de>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007022:	4b11      	ldr	r3, [pc, #68]	; (8007068 <HAL_RCC_ClockConfig+0x260>)
 8007024:	685b      	ldr	r3, [r3, #4]
 8007026:	f003 020c 	and.w	r2, r3, #12
 800702a:	687b      	ldr	r3, [r7, #4]
 800702c:	685b      	ldr	r3, [r3, #4]
 800702e:	009b      	lsls	r3, r3, #2
 8007030:	429a      	cmp	r2, r3
 8007032:	d1eb      	bne.n	800700c <HAL_RCC_ClockConfig+0x204>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8007034:	4b0b      	ldr	r3, [pc, #44]	; (8007064 <HAL_RCC_ClockConfig+0x25c>)
 8007036:	681b      	ldr	r3, [r3, #0]
 8007038:	f003 0307 	and.w	r3, r3, #7
 800703c:	683a      	ldr	r2, [r7, #0]
 800703e:	429a      	cmp	r2, r3
 8007040:	d214      	bcs.n	800706c <HAL_RCC_ClockConfig+0x264>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007042:	4b08      	ldr	r3, [pc, #32]	; (8007064 <HAL_RCC_ClockConfig+0x25c>)
 8007044:	681b      	ldr	r3, [r3, #0]
 8007046:	f023 0207 	bic.w	r2, r3, #7
 800704a:	4906      	ldr	r1, [pc, #24]	; (8007064 <HAL_RCC_ClockConfig+0x25c>)
 800704c:	683b      	ldr	r3, [r7, #0]
 800704e:	4313      	orrs	r3, r2
 8007050:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8007052:	4b04      	ldr	r3, [pc, #16]	; (8007064 <HAL_RCC_ClockConfig+0x25c>)
 8007054:	681b      	ldr	r3, [r3, #0]
 8007056:	f003 0307 	and.w	r3, r3, #7
 800705a:	683a      	ldr	r2, [r7, #0]
 800705c:	429a      	cmp	r2, r3
 800705e:	d005      	beq.n	800706c <HAL_RCC_ClockConfig+0x264>
    {
      return HAL_ERROR;
 8007060:	2301      	movs	r3, #1
 8007062:	e040      	b.n	80070e6 <HAL_RCC_ClockConfig+0x2de>
 8007064:	40022000 	.word	0x40022000
 8007068:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800706c:	687b      	ldr	r3, [r7, #4]
 800706e:	681b      	ldr	r3, [r3, #0]
 8007070:	f003 0304 	and.w	r3, r3, #4
 8007074:	2b00      	cmp	r3, #0
 8007076:	d008      	beq.n	800708a <HAL_RCC_ClockConfig+0x282>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8007078:	4b1d      	ldr	r3, [pc, #116]	; (80070f0 <HAL_RCC_ClockConfig+0x2e8>)
 800707a:	685b      	ldr	r3, [r3, #4]
 800707c:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8007080:	687b      	ldr	r3, [r7, #4]
 8007082:	68db      	ldr	r3, [r3, #12]
 8007084:	491a      	ldr	r1, [pc, #104]	; (80070f0 <HAL_RCC_ClockConfig+0x2e8>)
 8007086:	4313      	orrs	r3, r2
 8007088:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800708a:	687b      	ldr	r3, [r7, #4]
 800708c:	681b      	ldr	r3, [r3, #0]
 800708e:	f003 0308 	and.w	r3, r3, #8
 8007092:	2b00      	cmp	r3, #0
 8007094:	d009      	beq.n	80070aa <HAL_RCC_ClockConfig+0x2a2>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8007096:	4b16      	ldr	r3, [pc, #88]	; (80070f0 <HAL_RCC_ClockConfig+0x2e8>)
 8007098:	685b      	ldr	r3, [r3, #4]
 800709a:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800709e:	687b      	ldr	r3, [r7, #4]
 80070a0:	691b      	ldr	r3, [r3, #16]
 80070a2:	00db      	lsls	r3, r3, #3
 80070a4:	4912      	ldr	r1, [pc, #72]	; (80070f0 <HAL_RCC_ClockConfig+0x2e8>)
 80070a6:	4313      	orrs	r3, r2
 80070a8:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 80070aa:	f000 f829 	bl	8007100 <HAL_RCC_GetSysClockFreq>
 80070ae:	4601      	mov	r1, r0
 80070b0:	4b0f      	ldr	r3, [pc, #60]	; (80070f0 <HAL_RCC_ClockConfig+0x2e8>)
 80070b2:	685b      	ldr	r3, [r3, #4]
 80070b4:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80070b8:	22f0      	movs	r2, #240	; 0xf0
 80070ba:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80070bc:	693a      	ldr	r2, [r7, #16]
 80070be:	fa92 f2a2 	rbit	r2, r2
 80070c2:	60fa      	str	r2, [r7, #12]
  return result;
 80070c4:	68fa      	ldr	r2, [r7, #12]
 80070c6:	fab2 f282 	clz	r2, r2
 80070ca:	b2d2      	uxtb	r2, r2
 80070cc:	40d3      	lsrs	r3, r2
 80070ce:	4a09      	ldr	r2, [pc, #36]	; (80070f4 <HAL_RCC_ClockConfig+0x2ec>)
 80070d0:	5cd3      	ldrb	r3, [r2, r3]
 80070d2:	fa21 f303 	lsr.w	r3, r1, r3
 80070d6:	4a08      	ldr	r2, [pc, #32]	; (80070f8 <HAL_RCC_ClockConfig+0x2f0>)
 80070d8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 80070da:	4b08      	ldr	r3, [pc, #32]	; (80070fc <HAL_RCC_ClockConfig+0x2f4>)
 80070dc:	681b      	ldr	r3, [r3, #0]
 80070de:	4618      	mov	r0, r3
 80070e0:	f7fd fd56 	bl	8004b90 <HAL_InitTick>
  
  return HAL_OK;
 80070e4:	2300      	movs	r3, #0
}
 80070e6:	4618      	mov	r0, r3
 80070e8:	3778      	adds	r7, #120	; 0x78
 80070ea:	46bd      	mov	sp, r7
 80070ec:	bd80      	pop	{r7, pc}
 80070ee:	bf00      	nop
 80070f0:	40021000 	.word	0x40021000
 80070f4:	08012160 	.word	0x08012160
 80070f8:	20000008 	.word	0x20000008
 80070fc:	2000000c 	.word	0x2000000c

08007100 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8007100:	b480      	push	{r7}
 8007102:	b08b      	sub	sp, #44	; 0x2c
 8007104:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8007106:	2300      	movs	r3, #0
 8007108:	61fb      	str	r3, [r7, #28]
 800710a:	2300      	movs	r3, #0
 800710c:	61bb      	str	r3, [r7, #24]
 800710e:	2300      	movs	r3, #0
 8007110:	627b      	str	r3, [r7, #36]	; 0x24
 8007112:	2300      	movs	r3, #0
 8007114:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8007116:	2300      	movs	r3, #0
 8007118:	623b      	str	r3, [r7, #32]
  
  tmpreg = RCC->CFGR;
 800711a:	4b29      	ldr	r3, [pc, #164]	; (80071c0 <HAL_RCC_GetSysClockFreq+0xc0>)
 800711c:	685b      	ldr	r3, [r3, #4]
 800711e:	61fb      	str	r3, [r7, #28]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8007120:	69fb      	ldr	r3, [r7, #28]
 8007122:	f003 030c 	and.w	r3, r3, #12
 8007126:	2b04      	cmp	r3, #4
 8007128:	d002      	beq.n	8007130 <HAL_RCC_GetSysClockFreq+0x30>
 800712a:	2b08      	cmp	r3, #8
 800712c:	d003      	beq.n	8007136 <HAL_RCC_GetSysClockFreq+0x36>
 800712e:	e03c      	b.n	80071aa <HAL_RCC_GetSysClockFreq+0xaa>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8007130:	4b24      	ldr	r3, [pc, #144]	; (80071c4 <HAL_RCC_GetSysClockFreq+0xc4>)
 8007132:	623b      	str	r3, [r7, #32]
      break;
 8007134:	e03c      	b.n	80071b0 <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 8007136:	69fb      	ldr	r3, [r7, #28]
 8007138:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 800713c:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 8007140:	60ba      	str	r2, [r7, #8]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007142:	68ba      	ldr	r2, [r7, #8]
 8007144:	fa92 f2a2 	rbit	r2, r2
 8007148:	607a      	str	r2, [r7, #4]
  return result;
 800714a:	687a      	ldr	r2, [r7, #4]
 800714c:	fab2 f282 	clz	r2, r2
 8007150:	b2d2      	uxtb	r2, r2
 8007152:	40d3      	lsrs	r3, r2
 8007154:	4a1c      	ldr	r2, [pc, #112]	; (80071c8 <HAL_RCC_GetSysClockFreq+0xc8>)
 8007156:	5cd3      	ldrb	r3, [r2, r3]
 8007158:	617b      	str	r3, [r7, #20]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 800715a:	4b19      	ldr	r3, [pc, #100]	; (80071c0 <HAL_RCC_GetSysClockFreq+0xc0>)
 800715c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800715e:	f003 030f 	and.w	r3, r3, #15
 8007162:	220f      	movs	r2, #15
 8007164:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007166:	693a      	ldr	r2, [r7, #16]
 8007168:	fa92 f2a2 	rbit	r2, r2
 800716c:	60fa      	str	r2, [r7, #12]
  return result;
 800716e:	68fa      	ldr	r2, [r7, #12]
 8007170:	fab2 f282 	clz	r2, r2
 8007174:	b2d2      	uxtb	r2, r2
 8007176:	40d3      	lsrs	r3, r2
 8007178:	4a14      	ldr	r2, [pc, #80]	; (80071cc <HAL_RCC_GetSysClockFreq+0xcc>)
 800717a:	5cd3      	ldrb	r3, [r2, r3]
 800717c:	61bb      	str	r3, [r7, #24]
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI)
 800717e:	69fb      	ldr	r3, [r7, #28]
 8007180:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8007184:	2b00      	cmp	r3, #0
 8007186:	d008      	beq.n	800719a <HAL_RCC_GetSysClockFreq+0x9a>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8007188:	4a0e      	ldr	r2, [pc, #56]	; (80071c4 <HAL_RCC_GetSysClockFreq+0xc4>)
 800718a:	69bb      	ldr	r3, [r7, #24]
 800718c:	fbb2 f2f3 	udiv	r2, r2, r3
 8007190:	697b      	ldr	r3, [r7, #20]
 8007192:	fb02 f303 	mul.w	r3, r2, r3
 8007196:	627b      	str	r3, [r7, #36]	; 0x24
 8007198:	e004      	b.n	80071a4 <HAL_RCC_GetSysClockFreq+0xa4>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 800719a:	697b      	ldr	r3, [r7, #20]
 800719c:	4a0c      	ldr	r2, [pc, #48]	; (80071d0 <HAL_RCC_GetSysClockFreq+0xd0>)
 800719e:	fb02 f303 	mul.w	r3, r2, r3
 80071a2:	627b      	str	r3, [r7, #36]	; 0x24
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 80071a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80071a6:	623b      	str	r3, [r7, #32]
      break;
 80071a8:	e002      	b.n	80071b0 <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80071aa:	4b06      	ldr	r3, [pc, #24]	; (80071c4 <HAL_RCC_GetSysClockFreq+0xc4>)
 80071ac:	623b      	str	r3, [r7, #32]
      break;
 80071ae:	bf00      	nop
    }
  }
  return sysclockfreq;
 80071b0:	6a3b      	ldr	r3, [r7, #32]
}
 80071b2:	4618      	mov	r0, r3
 80071b4:	372c      	adds	r7, #44	; 0x2c
 80071b6:	46bd      	mov	sp, r7
 80071b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071bc:	4770      	bx	lr
 80071be:	bf00      	nop
 80071c0:	40021000 	.word	0x40021000
 80071c4:	007a1200 	.word	0x007a1200
 80071c8:	08012178 	.word	0x08012178
 80071cc:	08012188 	.word	0x08012188
 80071d0:	003d0900 	.word	0x003d0900

080071d4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80071d4:	b480      	push	{r7}
 80071d6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80071d8:	4b03      	ldr	r3, [pc, #12]	; (80071e8 <HAL_RCC_GetHCLKFreq+0x14>)
 80071da:	681b      	ldr	r3, [r3, #0]
}
 80071dc:	4618      	mov	r0, r3
 80071de:	46bd      	mov	sp, r7
 80071e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071e4:	4770      	bx	lr
 80071e6:	bf00      	nop
 80071e8:	20000008 	.word	0x20000008

080071ec <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80071ec:	b580      	push	{r7, lr}
 80071ee:	b082      	sub	sp, #8
 80071f0:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 80071f2:	f7ff ffef 	bl	80071d4 <HAL_RCC_GetHCLKFreq>
 80071f6:	4601      	mov	r1, r0
 80071f8:	4b0b      	ldr	r3, [pc, #44]	; (8007228 <HAL_RCC_GetPCLK1Freq+0x3c>)
 80071fa:	685b      	ldr	r3, [r3, #4]
 80071fc:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8007200:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8007204:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007206:	687a      	ldr	r2, [r7, #4]
 8007208:	fa92 f2a2 	rbit	r2, r2
 800720c:	603a      	str	r2, [r7, #0]
  return result;
 800720e:	683a      	ldr	r2, [r7, #0]
 8007210:	fab2 f282 	clz	r2, r2
 8007214:	b2d2      	uxtb	r2, r2
 8007216:	40d3      	lsrs	r3, r2
 8007218:	4a04      	ldr	r2, [pc, #16]	; (800722c <HAL_RCC_GetPCLK1Freq+0x40>)
 800721a:	5cd3      	ldrb	r3, [r2, r3]
 800721c:	fa21 f303 	lsr.w	r3, r1, r3
}    
 8007220:	4618      	mov	r0, r3
 8007222:	3708      	adds	r7, #8
 8007224:	46bd      	mov	sp, r7
 8007226:	bd80      	pop	{r7, pc}
 8007228:	40021000 	.word	0x40021000
 800722c:	08012170 	.word	0x08012170

08007230 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8007230:	b580      	push	{r7, lr}
 8007232:	b082      	sub	sp, #8
 8007234:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 8007236:	f7ff ffcd 	bl	80071d4 <HAL_RCC_GetHCLKFreq>
 800723a:	4601      	mov	r1, r0
 800723c:	4b0b      	ldr	r3, [pc, #44]	; (800726c <HAL_RCC_GetPCLK2Freq+0x3c>)
 800723e:	685b      	ldr	r3, [r3, #4]
 8007240:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
 8007244:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 8007248:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800724a:	687a      	ldr	r2, [r7, #4]
 800724c:	fa92 f2a2 	rbit	r2, r2
 8007250:	603a      	str	r2, [r7, #0]
  return result;
 8007252:	683a      	ldr	r2, [r7, #0]
 8007254:	fab2 f282 	clz	r2, r2
 8007258:	b2d2      	uxtb	r2, r2
 800725a:	40d3      	lsrs	r3, r2
 800725c:	4a04      	ldr	r2, [pc, #16]	; (8007270 <HAL_RCC_GetPCLK2Freq+0x40>)
 800725e:	5cd3      	ldrb	r3, [r2, r3]
 8007260:	fa21 f303 	lsr.w	r3, r1, r3
} 
 8007264:	4618      	mov	r0, r3
 8007266:	3708      	adds	r7, #8
 8007268:	46bd      	mov	sp, r7
 800726a:	bd80      	pop	{r7, pc}
 800726c:	40021000 	.word	0x40021000
 8007270:	08012170 	.word	0x08012170

08007274 <HAL_RCCEx_PeriphCLKConfig>:
  *         When the TIMx clock source is PLL clock, so the TIMx clock is PLL clock x 2.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8007274:	b580      	push	{r7, lr}
 8007276:	b092      	sub	sp, #72	; 0x48
 8007278:	af00      	add	r7, sp, #0
 800727a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800727c:	2300      	movs	r3, #0
 800727e:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t temp_reg = 0U;
 8007280:	2300      	movs	r3, #0
 8007282:	63fb      	str	r3, [r7, #60]	; 0x3c
  FlagStatus       pwrclkchanged = RESET;
 8007284:	2300      	movs	r3, #0
 8007286:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800728a:	687b      	ldr	r3, [r7, #4]
 800728c:	681b      	ldr	r3, [r3, #0]
 800728e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8007292:	2b00      	cmp	r3, #0
 8007294:	f000 80d4 	beq.w	8007440 <HAL_RCCEx_PeriphCLKConfig+0x1cc>


    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8007298:	4b4e      	ldr	r3, [pc, #312]	; (80073d4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800729a:	69db      	ldr	r3, [r3, #28]
 800729c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80072a0:	2b00      	cmp	r3, #0
 80072a2:	d10e      	bne.n	80072c2 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80072a4:	4b4b      	ldr	r3, [pc, #300]	; (80073d4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80072a6:	69db      	ldr	r3, [r3, #28]
 80072a8:	4a4a      	ldr	r2, [pc, #296]	; (80073d4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80072aa:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80072ae:	61d3      	str	r3, [r2, #28]
 80072b0:	4b48      	ldr	r3, [pc, #288]	; (80073d4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80072b2:	69db      	ldr	r3, [r3, #28]
 80072b4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80072b8:	60bb      	str	r3, [r7, #8]
 80072ba:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80072bc:	2301      	movs	r3, #1
 80072be:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80072c2:	4b45      	ldr	r3, [pc, #276]	; (80073d8 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80072c4:	681b      	ldr	r3, [r3, #0]
 80072c6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80072ca:	2b00      	cmp	r3, #0
 80072cc:	d118      	bne.n	8007300 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80072ce:	4b42      	ldr	r3, [pc, #264]	; (80073d8 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80072d0:	681b      	ldr	r3, [r3, #0]
 80072d2:	4a41      	ldr	r2, [pc, #260]	; (80073d8 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80072d4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80072d8:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80072da:	f7fd fc9d 	bl	8004c18 <HAL_GetTick>
 80072de:	6438      	str	r0, [r7, #64]	; 0x40
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80072e0:	e008      	b.n	80072f4 <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80072e2:	f7fd fc99 	bl	8004c18 <HAL_GetTick>
 80072e6:	4602      	mov	r2, r0
 80072e8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80072ea:	1ad3      	subs	r3, r2, r3
 80072ec:	2b64      	cmp	r3, #100	; 0x64
 80072ee:	d901      	bls.n	80072f4 <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 80072f0:	2303      	movs	r3, #3
 80072f2:	e169      	b.n	80075c8 <HAL_RCCEx_PeriphCLKConfig+0x354>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80072f4:	4b38      	ldr	r3, [pc, #224]	; (80073d8 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80072f6:	681b      	ldr	r3, [r3, #0]
 80072f8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80072fc:	2b00      	cmp	r3, #0
 80072fe:	d0f0      	beq.n	80072e2 <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8007300:	4b34      	ldr	r3, [pc, #208]	; (80073d4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8007302:	6a1b      	ldr	r3, [r3, #32]
 8007304:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007308:	63fb      	str	r3, [r7, #60]	; 0x3c
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800730a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800730c:	2b00      	cmp	r3, #0
 800730e:	f000 8084 	beq.w	800741a <HAL_RCCEx_PeriphCLKConfig+0x1a6>
 8007312:	687b      	ldr	r3, [r7, #4]
 8007314:	685b      	ldr	r3, [r3, #4]
 8007316:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800731a:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800731c:	429a      	cmp	r2, r3
 800731e:	d07c      	beq.n	800741a <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8007320:	4b2c      	ldr	r3, [pc, #176]	; (80073d4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8007322:	6a1b      	ldr	r3, [r3, #32]
 8007324:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007328:	63fb      	str	r3, [r7, #60]	; 0x3c
 800732a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800732e:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007330:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007332:	fa93 f3a3 	rbit	r3, r3
 8007336:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 8007338:	6afb      	ldr	r3, [r7, #44]	; 0x2c
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800733a:	fab3 f383 	clz	r3, r3
 800733e:	b2db      	uxtb	r3, r3
 8007340:	461a      	mov	r2, r3
 8007342:	4b26      	ldr	r3, [pc, #152]	; (80073dc <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8007344:	4413      	add	r3, r2
 8007346:	009b      	lsls	r3, r3, #2
 8007348:	461a      	mov	r2, r3
 800734a:	2301      	movs	r3, #1
 800734c:	6013      	str	r3, [r2, #0]
 800734e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8007352:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007354:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007356:	fa93 f3a3 	rbit	r3, r3
 800735a:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 800735c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
      __HAL_RCC_BACKUPRESET_RELEASE();
 800735e:	fab3 f383 	clz	r3, r3
 8007362:	b2db      	uxtb	r3, r3
 8007364:	461a      	mov	r2, r3
 8007366:	4b1d      	ldr	r3, [pc, #116]	; (80073dc <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8007368:	4413      	add	r3, r2
 800736a:	009b      	lsls	r3, r3, #2
 800736c:	461a      	mov	r2, r3
 800736e:	2300      	movs	r3, #0
 8007370:	6013      	str	r3, [r2, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8007372:	4a18      	ldr	r2, [pc, #96]	; (80073d4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8007374:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007376:	6213      	str	r3, [r2, #32]
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8007378:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800737a:	f003 0301 	and.w	r3, r3, #1
 800737e:	2b00      	cmp	r3, #0
 8007380:	d04b      	beq.n	800741a <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007382:	f7fd fc49 	bl	8004c18 <HAL_GetTick>
 8007386:	6438      	str	r0, [r7, #64]	; 0x40
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007388:	e00a      	b.n	80073a0 <HAL_RCCEx_PeriphCLKConfig+0x12c>
        {
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800738a:	f7fd fc45 	bl	8004c18 <HAL_GetTick>
 800738e:	4602      	mov	r2, r0
 8007390:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007392:	1ad3      	subs	r3, r2, r3
 8007394:	f241 3288 	movw	r2, #5000	; 0x1388
 8007398:	4293      	cmp	r3, r2
 800739a:	d901      	bls.n	80073a0 <HAL_RCCEx_PeriphCLKConfig+0x12c>
          {
            return HAL_TIMEOUT;
 800739c:	2303      	movs	r3, #3
 800739e:	e113      	b.n	80075c8 <HAL_RCCEx_PeriphCLKConfig+0x354>
 80073a0:	2302      	movs	r3, #2
 80073a2:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80073a4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80073a6:	fa93 f3a3 	rbit	r3, r3
 80073aa:	627b      	str	r3, [r7, #36]	; 0x24
 80073ac:	2302      	movs	r3, #2
 80073ae:	623b      	str	r3, [r7, #32]
 80073b0:	6a3b      	ldr	r3, [r7, #32]
 80073b2:	fa93 f3a3 	rbit	r3, r3
 80073b6:	61fb      	str	r3, [r7, #28]
  return result;
 80073b8:	69fb      	ldr	r3, [r7, #28]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80073ba:	fab3 f383 	clz	r3, r3
 80073be:	b2db      	uxtb	r3, r3
 80073c0:	095b      	lsrs	r3, r3, #5
 80073c2:	b2db      	uxtb	r3, r3
 80073c4:	f043 0302 	orr.w	r3, r3, #2
 80073c8:	b2db      	uxtb	r3, r3
 80073ca:	2b02      	cmp	r3, #2
 80073cc:	d108      	bne.n	80073e0 <HAL_RCCEx_PeriphCLKConfig+0x16c>
 80073ce:	4b01      	ldr	r3, [pc, #4]	; (80073d4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80073d0:	6a1b      	ldr	r3, [r3, #32]
 80073d2:	e00d      	b.n	80073f0 <HAL_RCCEx_PeriphCLKConfig+0x17c>
 80073d4:	40021000 	.word	0x40021000
 80073d8:	40007000 	.word	0x40007000
 80073dc:	10908100 	.word	0x10908100
 80073e0:	2302      	movs	r3, #2
 80073e2:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80073e4:	69bb      	ldr	r3, [r7, #24]
 80073e6:	fa93 f3a3 	rbit	r3, r3
 80073ea:	617b      	str	r3, [r7, #20]
 80073ec:	4b78      	ldr	r3, [pc, #480]	; (80075d0 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80073ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80073f0:	2202      	movs	r2, #2
 80073f2:	613a      	str	r2, [r7, #16]
 80073f4:	693a      	ldr	r2, [r7, #16]
 80073f6:	fa92 f2a2 	rbit	r2, r2
 80073fa:	60fa      	str	r2, [r7, #12]
  return result;
 80073fc:	68fa      	ldr	r2, [r7, #12]
 80073fe:	fab2 f282 	clz	r2, r2
 8007402:	b2d2      	uxtb	r2, r2
 8007404:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8007408:	b2d2      	uxtb	r2, r2
 800740a:	f002 021f 	and.w	r2, r2, #31
 800740e:	2101      	movs	r1, #1
 8007410:	fa01 f202 	lsl.w	r2, r1, r2
 8007414:	4013      	ands	r3, r2
 8007416:	2b00      	cmp	r3, #0
 8007418:	d0b7      	beq.n	800738a <HAL_RCCEx_PeriphCLKConfig+0x116>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 800741a:	4b6d      	ldr	r3, [pc, #436]	; (80075d0 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800741c:	6a1b      	ldr	r3, [r3, #32]
 800741e:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8007422:	687b      	ldr	r3, [r7, #4]
 8007424:	685b      	ldr	r3, [r3, #4]
 8007426:	496a      	ldr	r1, [pc, #424]	; (80075d0 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8007428:	4313      	orrs	r3, r2
 800742a:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 800742c:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8007430:	2b01      	cmp	r3, #1
 8007432:	d105      	bne.n	8007440 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8007434:	4b66      	ldr	r3, [pc, #408]	; (80075d0 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8007436:	69db      	ldr	r3, [r3, #28]
 8007438:	4a65      	ldr	r2, [pc, #404]	; (80075d0 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800743a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800743e:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8007440:	687b      	ldr	r3, [r7, #4]
 8007442:	681b      	ldr	r3, [r3, #0]
 8007444:	f003 0301 	and.w	r3, r3, #1
 8007448:	2b00      	cmp	r3, #0
 800744a:	d008      	beq.n	800745e <HAL_RCCEx_PeriphCLKConfig+0x1ea>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800744c:	4b60      	ldr	r3, [pc, #384]	; (80075d0 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800744e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007450:	f023 0203 	bic.w	r2, r3, #3
 8007454:	687b      	ldr	r3, [r7, #4]
 8007456:	689b      	ldr	r3, [r3, #8]
 8007458:	495d      	ldr	r1, [pc, #372]	; (80075d0 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800745a:	4313      	orrs	r3, r2
 800745c:	630b      	str	r3, [r1, #48]	; 0x30
  }

#if defined(RCC_CFGR3_USART2SW)
  /*----------------------------- USART2 Configuration --------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800745e:	687b      	ldr	r3, [r7, #4]
 8007460:	681b      	ldr	r3, [r3, #0]
 8007462:	f003 0302 	and.w	r3, r3, #2
 8007466:	2b00      	cmp	r3, #0
 8007468:	d008      	beq.n	800747c <HAL_RCCEx_PeriphCLKConfig+0x208>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
    
    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800746a:	4b59      	ldr	r3, [pc, #356]	; (80075d0 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800746c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800746e:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8007472:	687b      	ldr	r3, [r7, #4]
 8007474:	68db      	ldr	r3, [r3, #12]
 8007476:	4956      	ldr	r1, [pc, #344]	; (80075d0 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8007478:	4313      	orrs	r3, r2
 800747a:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* RCC_CFGR3_USART2SW */

#if defined(RCC_CFGR3_USART3SW)
  /*------------------------------ USART3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800747c:	687b      	ldr	r3, [r7, #4]
 800747e:	681b      	ldr	r3, [r3, #0]
 8007480:	f003 0304 	and.w	r3, r3, #4
 8007484:	2b00      	cmp	r3, #0
 8007486:	d008      	beq.n	800749a <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));
    
    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8007488:	4b51      	ldr	r3, [pc, #324]	; (80075d0 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800748a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800748c:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8007490:	687b      	ldr	r3, [r7, #4]
 8007492:	691b      	ldr	r3, [r3, #16]
 8007494:	494e      	ldr	r1, [pc, #312]	; (80075d0 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8007496:	4313      	orrs	r3, r2
 8007498:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800749a:	687b      	ldr	r3, [r7, #4]
 800749c:	681b      	ldr	r3, [r3, #0]
 800749e:	f003 0320 	and.w	r3, r3, #32
 80074a2:	2b00      	cmp	r3, #0
 80074a4:	d008      	beq.n	80074b8 <HAL_RCCEx_PeriphCLKConfig+0x244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80074a6:	4b4a      	ldr	r3, [pc, #296]	; (80075d0 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80074a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80074aa:	f023 0210 	bic.w	r2, r3, #16
 80074ae:	687b      	ldr	r3, [r7, #4]
 80074b0:	69db      	ldr	r3, [r3, #28]
 80074b2:	4947      	ldr	r1, [pc, #284]	; (80075d0 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80074b4:	4313      	orrs	r3, r2
 80074b6:	630b      	str	r3, [r1, #48]	; 0x30
#if defined(STM32F302xE) || defined(STM32F303xE)\
 || defined(STM32F302xC) || defined(STM32F303xC)\
 || defined(STM32F302x8)                        \
 || defined(STM32F373xC)
  /*------------------------------ USB Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80074b8:	687b      	ldr	r3, [r7, #4]
 80074ba:	681b      	ldr	r3, [r3, #0]
 80074bc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80074c0:	2b00      	cmp	r3, #0
 80074c2:	d008      	beq.n	80074d6 <HAL_RCCEx_PeriphCLKConfig+0x262>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->USBClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->USBClockSelection);
 80074c4:	4b42      	ldr	r3, [pc, #264]	; (80075d0 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80074c6:	685b      	ldr	r3, [r3, #4]
 80074c8:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 80074cc:	687b      	ldr	r3, [r7, #4]
 80074ce:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80074d0:	493f      	ldr	r1, [pc, #252]	; (80075d0 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80074d2:	4313      	orrs	r3, r2
 80074d4:	604b      	str	r3, [r1, #4]
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)\
 || defined(STM32F373xC) || defined(STM32F378xx)

  /*------------------------------ I2C2 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80074d6:	687b      	ldr	r3, [r7, #4]
 80074d8:	681b      	ldr	r3, [r3, #0]
 80074da:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80074de:	2b00      	cmp	r3, #0
 80074e0:	d008      	beq.n	80074f4 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));
    
    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80074e2:	4b3b      	ldr	r3, [pc, #236]	; (80075d0 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80074e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80074e6:	f023 0220 	bic.w	r2, r3, #32
 80074ea:	687b      	ldr	r3, [r7, #4]
 80074ec:	6a1b      	ldr	r3, [r3, #32]
 80074ee:	4938      	ldr	r1, [pc, #224]	; (80075d0 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80074f0:	4313      	orrs	r3, r2
 80074f2:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ UART4 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80074f4:	687b      	ldr	r3, [r7, #4]
 80074f6:	681b      	ldr	r3, [r3, #0]
 80074f8:	f003 0308 	and.w	r3, r3, #8
 80074fc:	2b00      	cmp	r3, #0
 80074fe:	d008      	beq.n	8007512 <HAL_RCCEx_PeriphCLKConfig+0x29e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));
    
    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8007500:	4b33      	ldr	r3, [pc, #204]	; (80075d0 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8007502:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007504:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8007508:	687b      	ldr	r3, [r7, #4]
 800750a:	695b      	ldr	r3, [r3, #20]
 800750c:	4930      	ldr	r1, [pc, #192]	; (80075d0 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800750e:	4313      	orrs	r3, r2
 8007510:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ UART5 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8007512:	687b      	ldr	r3, [r7, #4]
 8007514:	681b      	ldr	r3, [r3, #0]
 8007516:	f003 0310 	and.w	r3, r3, #16
 800751a:	2b00      	cmp	r3, #0
 800751c:	d008      	beq.n	8007530 <HAL_RCCEx_PeriphCLKConfig+0x2bc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));
    
    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800751e:	4b2c      	ldr	r3, [pc, #176]	; (80075d0 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8007520:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007522:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8007526:	687b      	ldr	r3, [r7, #4]
 8007528:	699b      	ldr	r3, [r3, #24]
 800752a:	4929      	ldr	r1, [pc, #164]	; (80075d0 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800752c:	4313      	orrs	r3, r2
 800752e:	630b      	str	r3, [r1, #48]	; 0x30

#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)
  /*------------------------------ I2S Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8007530:	687b      	ldr	r3, [r7, #4]
 8007532:	681b      	ldr	r3, [r3, #0]
 8007534:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8007538:	2b00      	cmp	r3, #0
 800753a:	d008      	beq.n	800754e <HAL_RCCEx_PeriphCLKConfig+0x2da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));
    
    /* Configure the I2S clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 800753c:	4b24      	ldr	r3, [pc, #144]	; (80075d0 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800753e:	685b      	ldr	r3, [r3, #4]
 8007540:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 8007544:	687b      	ldr	r3, [r7, #4]
 8007546:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007548:	4921      	ldr	r1, [pc, #132]	; (80075d0 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800754a:	4313      	orrs	r3, r2
 800754c:	604b      	str	r3, [r1, #4]
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)
      
  /*------------------------------ ADC1 & ADC2 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 800754e:	687b      	ldr	r3, [r7, #4]
 8007550:	681b      	ldr	r3, [r3, #0]
 8007552:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007556:	2b00      	cmp	r3, #0
 8007558:	d008      	beq.n	800756c <HAL_RCCEx_PeriphCLKConfig+0x2f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12PLLCLK_DIV(PeriphClkInit->Adc12ClockSelection));
    
    /* Configure the ADC12 clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 800755a:	4b1d      	ldr	r3, [pc, #116]	; (80075d0 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800755c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800755e:	f423 72f8 	bic.w	r2, r3, #496	; 0x1f0
 8007562:	687b      	ldr	r3, [r7, #4]
 8007564:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007566:	491a      	ldr	r1, [pc, #104]	; (80075d0 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8007568:	4313      	orrs	r3, r2
 800756a:	62cb      	str	r3, [r1, #44]	; 0x2c
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ ADC3 & ADC4 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC34) == RCC_PERIPHCLK_ADC34)
 800756c:	687b      	ldr	r3, [r7, #4]
 800756e:	681b      	ldr	r3, [r3, #0]
 8007570:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007574:	2b00      	cmp	r3, #0
 8007576:	d008      	beq.n	800758a <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC34PLLCLK_DIV(PeriphClkInit->Adc34ClockSelection));
    
    /* Configure the ADC34 clock source */
    __HAL_RCC_ADC34_CONFIG(PeriphClkInit->Adc34ClockSelection);
 8007578:	4b15      	ldr	r3, [pc, #84]	; (80075d0 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800757a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800757c:	f423 5278 	bic.w	r2, r3, #15872	; 0x3e00
 8007580:	687b      	ldr	r3, [r7, #4]
 8007582:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007584:	4912      	ldr	r1, [pc, #72]	; (80075d0 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8007586:	4313      	orrs	r3, r2
 8007588:	62cb      	str	r3, [r1, #44]	; 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 800758a:	687b      	ldr	r3, [r7, #4]
 800758c:	681b      	ldr	r3, [r3, #0]
 800758e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8007592:	2b00      	cmp	r3, #0
 8007594:	d008      	beq.n	80075a8 <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 8007596:	4b0e      	ldr	r3, [pc, #56]	; (80075d0 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8007598:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800759a:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800759e:	687b      	ldr	r3, [r7, #4]
 80075a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80075a2:	490b      	ldr	r1, [pc, #44]	; (80075d0 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80075a4:	4313      	orrs	r3, r2
 80075a6:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ TIM8 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM8) == RCC_PERIPHCLK_TIM8)
 80075a8:	687b      	ldr	r3, [r7, #4]
 80075aa:	681b      	ldr	r3, [r3, #0]
 80075ac:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80075b0:	2b00      	cmp	r3, #0
 80075b2:	d008      	beq.n	80075c6 <HAL_RCCEx_PeriphCLKConfig+0x352>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM8CLKSOURCE(PeriphClkInit->Tim8ClockSelection));
    
    /* Configure the TIM8 clock source */
    __HAL_RCC_TIM8_CONFIG(PeriphClkInit->Tim8ClockSelection);
 80075b4:	4b06      	ldr	r3, [pc, #24]	; (80075d0 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80075b6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80075b8:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 80075bc:	687b      	ldr	r3, [r7, #4]
 80075be:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80075c0:	4903      	ldr	r1, [pc, #12]	; (80075d0 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80075c2:	4313      	orrs	r3, r2
 80075c4:	630b      	str	r3, [r1, #48]	; 0x30
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 80075c6:	2300      	movs	r3, #0
}
 80075c8:	4618      	mov	r0, r3
 80075ca:	3748      	adds	r7, #72	; 0x48
 80075cc:	46bd      	mov	sp, r7
 80075ce:	bd80      	pop	{r7, pc}
 80075d0:	40021000 	.word	0x40021000

080075d4 <HAL_RTC_Init>:
  *         in the RTC_InitTypeDef structure and initialize the associated handle.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 80075d4:	b580      	push	{r7, lr}
 80075d6:	b082      	sub	sp, #8
 80075d8:	af00      	add	r7, sp, #0
 80075da:	6078      	str	r0, [r7, #4]
  /* Check the RTC peripheral state */
  if (hrtc == NULL)
 80075dc:	687b      	ldr	r3, [r7, #4]
 80075de:	2b00      	cmp	r3, #0
 80075e0:	d101      	bne.n	80075e6 <HAL_RTC_Init+0x12>
  {
    return HAL_ERROR;
 80075e2:	2301      	movs	r3, #1
 80075e4:	e083      	b.n	80076ee <HAL_RTC_Init+0x11a>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else
  if (hrtc->State == HAL_RTC_STATE_RESET)
 80075e6:	687b      	ldr	r3, [r7, #4]
 80075e8:	7f5b      	ldrb	r3, [r3, #29]
 80075ea:	b2db      	uxtb	r3, r3
 80075ec:	2b00      	cmp	r3, #0
 80075ee:	d105      	bne.n	80075fc <HAL_RTC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 80075f0:	687b      	ldr	r3, [r7, #4]
 80075f2:	2200      	movs	r2, #0
 80075f4:	771a      	strb	r2, [r3, #28]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 80075f6:	6878      	ldr	r0, [r7, #4]
 80075f8:	f7fd f84e 	bl	8004698 <HAL_RTC_MspInit>
  }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 80075fc:	687b      	ldr	r3, [r7, #4]
 80075fe:	2202      	movs	r2, #2
 8007600:	775a      	strb	r2, [r3, #29]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8007602:	687b      	ldr	r3, [r7, #4]
 8007604:	681b      	ldr	r3, [r3, #0]
 8007606:	22ca      	movs	r2, #202	; 0xca
 8007608:	625a      	str	r2, [r3, #36]	; 0x24
 800760a:	687b      	ldr	r3, [r7, #4]
 800760c:	681b      	ldr	r3, [r3, #0]
 800760e:	2253      	movs	r2, #83	; 0x53
 8007610:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 8007612:	6878      	ldr	r0, [r7, #4]
 8007614:	f000 faa8 	bl	8007b68 <RTC_EnterInitMode>
 8007618:	4603      	mov	r3, r0
 800761a:	2b00      	cmp	r3, #0
 800761c:	d008      	beq.n	8007630 <HAL_RTC_Init+0x5c>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800761e:	687b      	ldr	r3, [r7, #4]
 8007620:	681b      	ldr	r3, [r3, #0]
 8007622:	22ff      	movs	r2, #255	; 0xff
 8007624:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 8007626:	687b      	ldr	r3, [r7, #4]
 8007628:	2204      	movs	r2, #4
 800762a:	775a      	strb	r2, [r3, #29]

    return HAL_ERROR;
 800762c:	2301      	movs	r3, #1
 800762e:	e05e      	b.n	80076ee <HAL_RTC_Init+0x11a>
  }
  else
  {
    /* Clear RTC_CR FMT, OSEL and POL Bits */
    hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 8007630:	687b      	ldr	r3, [r7, #4]
 8007632:	681b      	ldr	r3, [r3, #0]
 8007634:	689b      	ldr	r3, [r3, #8]
 8007636:	687a      	ldr	r2, [r7, #4]
 8007638:	6812      	ldr	r2, [r2, #0]
 800763a:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800763e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007642:	6093      	str	r3, [r2, #8]
    /* Set RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8007644:	687b      	ldr	r3, [r7, #4]
 8007646:	681b      	ldr	r3, [r3, #0]
 8007648:	6899      	ldr	r1, [r3, #8]
 800764a:	687b      	ldr	r3, [r7, #4]
 800764c:	685a      	ldr	r2, [r3, #4]
 800764e:	687b      	ldr	r3, [r7, #4]
 8007650:	691b      	ldr	r3, [r3, #16]
 8007652:	431a      	orrs	r2, r3
 8007654:	687b      	ldr	r3, [r7, #4]
 8007656:	695b      	ldr	r3, [r3, #20]
 8007658:	431a      	orrs	r2, r3
 800765a:	687b      	ldr	r3, [r7, #4]
 800765c:	681b      	ldr	r3, [r3, #0]
 800765e:	430a      	orrs	r2, r1
 8007660:	609a      	str	r2, [r3, #8]

    /* Configure the RTC PRER */
    hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 8007662:	687b      	ldr	r3, [r7, #4]
 8007664:	681b      	ldr	r3, [r3, #0]
 8007666:	687a      	ldr	r2, [r7, #4]
 8007668:	68d2      	ldr	r2, [r2, #12]
 800766a:	611a      	str	r2, [r3, #16]
    hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << 16U);
 800766c:	687b      	ldr	r3, [r7, #4]
 800766e:	681b      	ldr	r3, [r3, #0]
 8007670:	6919      	ldr	r1, [r3, #16]
 8007672:	687b      	ldr	r3, [r7, #4]
 8007674:	689b      	ldr	r3, [r3, #8]
 8007676:	041a      	lsls	r2, r3, #16
 8007678:	687b      	ldr	r3, [r7, #4]
 800767a:	681b      	ldr	r3, [r3, #0]
 800767c:	430a      	orrs	r2, r1
 800767e:	611a      	str	r2, [r3, #16]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 8007680:	687b      	ldr	r3, [r7, #4]
 8007682:	681b      	ldr	r3, [r3, #0]
 8007684:	68da      	ldr	r2, [r3, #12]
 8007686:	687b      	ldr	r3, [r7, #4]
 8007688:	681b      	ldr	r3, [r3, #0]
 800768a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800768e:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if ((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 8007690:	687b      	ldr	r3, [r7, #4]
 8007692:	681b      	ldr	r3, [r3, #0]
 8007694:	689b      	ldr	r3, [r3, #8]
 8007696:	f003 0320 	and.w	r3, r3, #32
 800769a:	2b00      	cmp	r3, #0
 800769c:	d10e      	bne.n	80076bc <HAL_RTC_Init+0xe8>
    {
      if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800769e:	6878      	ldr	r0, [r7, #4]
 80076a0:	f000 fa3a 	bl	8007b18 <HAL_RTC_WaitForSynchro>
 80076a4:	4603      	mov	r3, r0
 80076a6:	2b00      	cmp	r3, #0
 80076a8:	d008      	beq.n	80076bc <HAL_RTC_Init+0xe8>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80076aa:	687b      	ldr	r3, [r7, #4]
 80076ac:	681b      	ldr	r3, [r3, #0]
 80076ae:	22ff      	movs	r2, #255	; 0xff
 80076b0:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 80076b2:	687b      	ldr	r3, [r7, #4]
 80076b4:	2204      	movs	r2, #4
 80076b6:	775a      	strb	r2, [r3, #29]

        return HAL_ERROR;
 80076b8:	2301      	movs	r3, #1
 80076ba:	e018      	b.n	80076ee <HAL_RTC_Init+0x11a>
      }
    }

    hrtc->Instance->TAFCR &= (uint32_t)~RTC_TAFCR_ALARMOUTTYPE;
 80076bc:	687b      	ldr	r3, [r7, #4]
 80076be:	681b      	ldr	r3, [r3, #0]
 80076c0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80076c2:	687b      	ldr	r3, [r7, #4]
 80076c4:	681b      	ldr	r3, [r3, #0]
 80076c6:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80076ca:	641a      	str	r2, [r3, #64]	; 0x40
    hrtc->Instance->TAFCR |= (uint32_t)(hrtc->Init.OutPutType);
 80076cc:	687b      	ldr	r3, [r7, #4]
 80076ce:	681b      	ldr	r3, [r3, #0]
 80076d0:	6c19      	ldr	r1, [r3, #64]	; 0x40
 80076d2:	687b      	ldr	r3, [r7, #4]
 80076d4:	699a      	ldr	r2, [r3, #24]
 80076d6:	687b      	ldr	r3, [r7, #4]
 80076d8:	681b      	ldr	r3, [r3, #0]
 80076da:	430a      	orrs	r2, r1
 80076dc:	641a      	str	r2, [r3, #64]	; 0x40

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80076de:	687b      	ldr	r3, [r7, #4]
 80076e0:	681b      	ldr	r3, [r3, #0]
 80076e2:	22ff      	movs	r2, #255	; 0xff
 80076e4:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_READY;
 80076e6:	687b      	ldr	r3, [r7, #4]
 80076e8:	2201      	movs	r2, #1
 80076ea:	775a      	strb	r2, [r3, #29]

    return HAL_OK;
 80076ec:	2300      	movs	r3, #0
  }
}
 80076ee:	4618      	mov	r0, r3
 80076f0:	3708      	adds	r7, #8
 80076f2:	46bd      	mov	sp, r7
 80076f4:	bd80      	pop	{r7, pc}

080076f6 <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 80076f6:	b590      	push	{r4, r7, lr}
 80076f8:	b087      	sub	sp, #28
 80076fa:	af00      	add	r7, sp, #0
 80076fc:	60f8      	str	r0, [r7, #12]
 80076fe:	60b9      	str	r1, [r7, #8]
 8007700:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 8007702:	2300      	movs	r3, #0
 8007704:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8007706:	68fb      	ldr	r3, [r7, #12]
 8007708:	7f1b      	ldrb	r3, [r3, #28]
 800770a:	2b01      	cmp	r3, #1
 800770c:	d101      	bne.n	8007712 <HAL_RTC_SetTime+0x1c>
 800770e:	2302      	movs	r3, #2
 8007710:	e0aa      	b.n	8007868 <HAL_RTC_SetTime+0x172>
 8007712:	68fb      	ldr	r3, [r7, #12]
 8007714:	2201      	movs	r2, #1
 8007716:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8007718:	68fb      	ldr	r3, [r7, #12]
 800771a:	2202      	movs	r2, #2
 800771c:	775a      	strb	r2, [r3, #29]

  if (Format == RTC_FORMAT_BIN)
 800771e:	687b      	ldr	r3, [r7, #4]
 8007720:	2b00      	cmp	r3, #0
 8007722:	d126      	bne.n	8007772 <HAL_RTC_SetTime+0x7c>
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 8007724:	68fb      	ldr	r3, [r7, #12]
 8007726:	681b      	ldr	r3, [r3, #0]
 8007728:	689b      	ldr	r3, [r3, #8]
 800772a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800772e:	2b00      	cmp	r3, #0
 8007730:	d102      	bne.n	8007738 <HAL_RTC_SetTime+0x42>
      assert_param(IS_RTC_HOUR12(sTime->Hours));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 8007732:	68bb      	ldr	r3, [r7, #8]
 8007734:	2200      	movs	r2, #0
 8007736:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(sTime->Hours));
    }
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 8007738:	68bb      	ldr	r3, [r7, #8]
 800773a:	781b      	ldrb	r3, [r3, #0]
 800773c:	4618      	mov	r0, r3
 800773e:	f000 fa3f 	bl	8007bc0 <RTC_ByteToBcd2>
 8007742:	4603      	mov	r3, r0
 8007744:	041c      	lsls	r4, r3, #16
                        ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << 8U) | \
 8007746:	68bb      	ldr	r3, [r7, #8]
 8007748:	785b      	ldrb	r3, [r3, #1]
 800774a:	4618      	mov	r0, r3
 800774c:	f000 fa38 	bl	8007bc0 <RTC_ByteToBcd2>
 8007750:	4603      	mov	r3, r0
 8007752:	021b      	lsls	r3, r3, #8
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 8007754:	431c      	orrs	r4, r3
                        ((uint32_t)RTC_ByteToBcd2(sTime->Seconds)) | \
 8007756:	68bb      	ldr	r3, [r7, #8]
 8007758:	789b      	ldrb	r3, [r3, #2]
 800775a:	4618      	mov	r0, r3
 800775c:	f000 fa30 	bl	8007bc0 <RTC_ByteToBcd2>
 8007760:	4603      	mov	r3, r0
                        ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << 8U) | \
 8007762:	ea44 0203 	orr.w	r2, r4, r3
                        (((uint32_t)sTime->TimeFormat) << 16U));
 8007766:	68bb      	ldr	r3, [r7, #8]
 8007768:	78db      	ldrb	r3, [r3, #3]
 800776a:	041b      	lsls	r3, r3, #16
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 800776c:	4313      	orrs	r3, r2
 800776e:	617b      	str	r3, [r7, #20]
 8007770:	e018      	b.n	80077a4 <HAL_RTC_SetTime+0xae>
  }
  else
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 8007772:	68fb      	ldr	r3, [r7, #12]
 8007774:	681b      	ldr	r3, [r3, #0]
 8007776:	689b      	ldr	r3, [r3, #8]
 8007778:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800777c:	2b00      	cmp	r3, #0
 800777e:	d102      	bne.n	8007786 <HAL_RTC_SetTime+0x90>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 8007780:	68bb      	ldr	r3, [r7, #8]
 8007782:	2200      	movs	r2, #0
 8007784:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    }
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 8007786:	68bb      	ldr	r3, [r7, #8]
 8007788:	781b      	ldrb	r3, [r3, #0]
 800778a:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sTime->Minutes) << 8U) | \
 800778c:	68bb      	ldr	r3, [r7, #8]
 800778e:	785b      	ldrb	r3, [r3, #1]
 8007790:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 8007792:	4313      	orrs	r3, r2
              ((uint32_t)sTime->Seconds) | \
 8007794:	68ba      	ldr	r2, [r7, #8]
 8007796:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sTime->Minutes) << 8U) | \
 8007798:	431a      	orrs	r2, r3
              ((uint32_t)(sTime->TimeFormat) << 16U));
 800779a:	68bb      	ldr	r3, [r7, #8]
 800779c:	78db      	ldrb	r3, [r3, #3]
 800779e:	041b      	lsls	r3, r3, #16
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 80077a0:	4313      	orrs	r3, r2
 80077a2:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80077a4:	68fb      	ldr	r3, [r7, #12]
 80077a6:	681b      	ldr	r3, [r3, #0]
 80077a8:	22ca      	movs	r2, #202	; 0xca
 80077aa:	625a      	str	r2, [r3, #36]	; 0x24
 80077ac:	68fb      	ldr	r3, [r7, #12]
 80077ae:	681b      	ldr	r3, [r3, #0]
 80077b0:	2253      	movs	r2, #83	; 0x53
 80077b2:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 80077b4:	68f8      	ldr	r0, [r7, #12]
 80077b6:	f000 f9d7 	bl	8007b68 <RTC_EnterInitMode>
 80077ba:	4603      	mov	r3, r0
 80077bc:	2b00      	cmp	r3, #0
 80077be:	d00b      	beq.n	80077d8 <HAL_RTC_SetTime+0xe2>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80077c0:	68fb      	ldr	r3, [r7, #12]
 80077c2:	681b      	ldr	r3, [r3, #0]
 80077c4:	22ff      	movs	r2, #255	; 0xff
 80077c6:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 80077c8:	68fb      	ldr	r3, [r7, #12]
 80077ca:	2204      	movs	r2, #4
 80077cc:	775a      	strb	r2, [r3, #29]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 80077ce:	68fb      	ldr	r3, [r7, #12]
 80077d0:	2200      	movs	r2, #0
 80077d2:	771a      	strb	r2, [r3, #28]

    return HAL_ERROR;
 80077d4:	2301      	movs	r3, #1
 80077d6:	e047      	b.n	8007868 <HAL_RTC_SetTime+0x172>
  }
  else
  {
    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 80077d8:	68fb      	ldr	r3, [r7, #12]
 80077da:	681a      	ldr	r2, [r3, #0]
 80077dc:	697b      	ldr	r3, [r7, #20]
 80077de:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 80077e2:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 80077e6:	6013      	str	r3, [r2, #0]

    /* Clear the bits to be configured (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR &= ((uint32_t)~RTC_CR_BCK);
 80077e8:	68fb      	ldr	r3, [r7, #12]
 80077ea:	681b      	ldr	r3, [r3, #0]
 80077ec:	689a      	ldr	r2, [r3, #8]
 80077ee:	68fb      	ldr	r3, [r7, #12]
 80077f0:	681b      	ldr	r3, [r3, #0]
 80077f2:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80077f6:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 80077f8:	68fb      	ldr	r3, [r7, #12]
 80077fa:	681b      	ldr	r3, [r3, #0]
 80077fc:	6899      	ldr	r1, [r3, #8]
 80077fe:	68bb      	ldr	r3, [r7, #8]
 8007800:	68da      	ldr	r2, [r3, #12]
 8007802:	68bb      	ldr	r3, [r7, #8]
 8007804:	691b      	ldr	r3, [r3, #16]
 8007806:	431a      	orrs	r2, r3
 8007808:	68fb      	ldr	r3, [r7, #12]
 800780a:	681b      	ldr	r3, [r3, #0]
 800780c:	430a      	orrs	r2, r1
 800780e:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= ((uint32_t)~RTC_ISR_INIT);
 8007810:	68fb      	ldr	r3, [r7, #12]
 8007812:	681b      	ldr	r3, [r3, #0]
 8007814:	68da      	ldr	r2, [r3, #12]
 8007816:	68fb      	ldr	r3, [r7, #12]
 8007818:	681b      	ldr	r3, [r3, #0]
 800781a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800781e:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0U, wait for synchro else this check is not needed */
    if ((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 8007820:	68fb      	ldr	r3, [r7, #12]
 8007822:	681b      	ldr	r3, [r3, #0]
 8007824:	689b      	ldr	r3, [r3, #8]
 8007826:	f003 0320 	and.w	r3, r3, #32
 800782a:	2b00      	cmp	r3, #0
 800782c:	d111      	bne.n	8007852 <HAL_RTC_SetTime+0x15c>
    {
      if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800782e:	68f8      	ldr	r0, [r7, #12]
 8007830:	f000 f972 	bl	8007b18 <HAL_RTC_WaitForSynchro>
 8007834:	4603      	mov	r3, r0
 8007836:	2b00      	cmp	r3, #0
 8007838:	d00b      	beq.n	8007852 <HAL_RTC_SetTime+0x15c>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800783a:	68fb      	ldr	r3, [r7, #12]
 800783c:	681b      	ldr	r3, [r3, #0]
 800783e:	22ff      	movs	r2, #255	; 0xff
 8007840:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 8007842:	68fb      	ldr	r3, [r7, #12]
 8007844:	2204      	movs	r2, #4
 8007846:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8007848:	68fb      	ldr	r3, [r7, #12]
 800784a:	2200      	movs	r2, #0
 800784c:	771a      	strb	r2, [r3, #28]

        return HAL_ERROR;
 800784e:	2301      	movs	r3, #1
 8007850:	e00a      	b.n	8007868 <HAL_RTC_SetTime+0x172>
      }
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8007852:	68fb      	ldr	r3, [r7, #12]
 8007854:	681b      	ldr	r3, [r3, #0]
 8007856:	22ff      	movs	r2, #255	; 0xff
 8007858:	625a      	str	r2, [r3, #36]	; 0x24

    hrtc->State = HAL_RTC_STATE_READY;
 800785a:	68fb      	ldr	r3, [r7, #12]
 800785c:	2201      	movs	r2, #1
 800785e:	775a      	strb	r2, [r3, #29]

    __HAL_UNLOCK(hrtc);
 8007860:	68fb      	ldr	r3, [r7, #12]
 8007862:	2200      	movs	r2, #0
 8007864:	771a      	strb	r2, [r3, #28]

    return HAL_OK;
 8007866:	2300      	movs	r3, #0
  }
}
 8007868:	4618      	mov	r0, r3
 800786a:	371c      	adds	r7, #28
 800786c:	46bd      	mov	sp, r7
 800786e:	bd90      	pop	{r4, r7, pc}

08007870 <HAL_RTC_GetTime>:
  * @note   Call HAL_RTC_GetDate() after HAL_RTC_GetTime() to unlock the values
  *         in the higher-order calendar shadow registers.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8007870:	b580      	push	{r7, lr}
 8007872:	b086      	sub	sp, #24
 8007874:	af00      	add	r7, sp, #0
 8007876:	60f8      	str	r0, [r7, #12]
 8007878:	60b9      	str	r1, [r7, #8]
 800787a:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 800787c:	2300      	movs	r3, #0
 800787e:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get subseconds structure field from the corresponding register*/
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 8007880:	68fb      	ldr	r3, [r7, #12]
 8007882:	681b      	ldr	r3, [r3, #0]
 8007884:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8007886:	68bb      	ldr	r3, [r7, #8]
 8007888:	605a      	str	r2, [r3, #4]

  /* Get SecondFraction structure field from the corresponding register field*/
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 800788a:	68fb      	ldr	r3, [r7, #12]
 800788c:	681b      	ldr	r3, [r3, #0]
 800788e:	691b      	ldr	r3, [r3, #16]
 8007890:	f3c3 020e 	ubfx	r2, r3, #0, #15
 8007894:	68bb      	ldr	r3, [r7, #8]
 8007896:	609a      	str	r2, [r3, #8]

  /* Get the TR register */
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK);
 8007898:	68fb      	ldr	r3, [r7, #12]
 800789a:	681b      	ldr	r3, [r3, #0]
 800789c:	681b      	ldr	r3, [r3, #0]
 800789e:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 80078a2:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 80078a6:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sTime->Hours = (uint8_t)((tmpreg & (RTC_TR_HT | RTC_TR_HU)) >> 16U);
 80078a8:	697b      	ldr	r3, [r7, #20]
 80078aa:	0c1b      	lsrs	r3, r3, #16
 80078ac:	b2db      	uxtb	r3, r3
 80078ae:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80078b2:	b2da      	uxtb	r2, r3
 80078b4:	68bb      	ldr	r3, [r7, #8]
 80078b6:	701a      	strb	r2, [r3, #0]
  sTime->Minutes = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> 8U);
 80078b8:	697b      	ldr	r3, [r7, #20]
 80078ba:	0a1b      	lsrs	r3, r3, #8
 80078bc:	b2db      	uxtb	r3, r3
 80078be:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80078c2:	b2da      	uxtb	r2, r3
 80078c4:	68bb      	ldr	r3, [r7, #8]
 80078c6:	705a      	strb	r2, [r3, #1]
  sTime->Seconds = (uint8_t)(tmpreg & (RTC_TR_ST | RTC_TR_SU));
 80078c8:	697b      	ldr	r3, [r7, #20]
 80078ca:	b2db      	uxtb	r3, r3
 80078cc:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80078d0:	b2da      	uxtb	r2, r3
 80078d2:	68bb      	ldr	r3, [r7, #8]
 80078d4:	709a      	strb	r2, [r3, #2]
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM)) >> 16U);
 80078d6:	697b      	ldr	r3, [r7, #20]
 80078d8:	0c1b      	lsrs	r3, r3, #16
 80078da:	b2db      	uxtb	r3, r3
 80078dc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80078e0:	b2da      	uxtb	r2, r3
 80078e2:	68bb      	ldr	r3, [r7, #8]
 80078e4:	70da      	strb	r2, [r3, #3]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 80078e6:	687b      	ldr	r3, [r7, #4]
 80078e8:	2b00      	cmp	r3, #0
 80078ea:	d11a      	bne.n	8007922 <HAL_RTC_GetTime+0xb2>
  {
    /* Convert the time structure parameters to Binary format */
    sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 80078ec:	68bb      	ldr	r3, [r7, #8]
 80078ee:	781b      	ldrb	r3, [r3, #0]
 80078f0:	4618      	mov	r0, r3
 80078f2:	f000 f983 	bl	8007bfc <RTC_Bcd2ToByte>
 80078f6:	4603      	mov	r3, r0
 80078f8:	461a      	mov	r2, r3
 80078fa:	68bb      	ldr	r3, [r7, #8]
 80078fc:	701a      	strb	r2, [r3, #0]
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 80078fe:	68bb      	ldr	r3, [r7, #8]
 8007900:	785b      	ldrb	r3, [r3, #1]
 8007902:	4618      	mov	r0, r3
 8007904:	f000 f97a 	bl	8007bfc <RTC_Bcd2ToByte>
 8007908:	4603      	mov	r3, r0
 800790a:	461a      	mov	r2, r3
 800790c:	68bb      	ldr	r3, [r7, #8]
 800790e:	705a      	strb	r2, [r3, #1]
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 8007910:	68bb      	ldr	r3, [r7, #8]
 8007912:	789b      	ldrb	r3, [r3, #2]
 8007914:	4618      	mov	r0, r3
 8007916:	f000 f971 	bl	8007bfc <RTC_Bcd2ToByte>
 800791a:	4603      	mov	r3, r0
 800791c:	461a      	mov	r2, r3
 800791e:	68bb      	ldr	r3, [r7, #8]
 8007920:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 8007922:	2300      	movs	r3, #0
}
 8007924:	4618      	mov	r0, r3
 8007926:	3718      	adds	r7, #24
 8007928:	46bd      	mov	sp, r7
 800792a:	bd80      	pop	{r7, pc}

0800792c <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 800792c:	b590      	push	{r4, r7, lr}
 800792e:	b087      	sub	sp, #28
 8007930:	af00      	add	r7, sp, #0
 8007932:	60f8      	str	r0, [r7, #12]
 8007934:	60b9      	str	r1, [r7, #8]
 8007936:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 8007938:	2300      	movs	r3, #0
 800793a:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 800793c:	68fb      	ldr	r3, [r7, #12]
 800793e:	7f1b      	ldrb	r3, [r3, #28]
 8007940:	2b01      	cmp	r3, #1
 8007942:	d101      	bne.n	8007948 <HAL_RTC_SetDate+0x1c>
 8007944:	2302      	movs	r3, #2
 8007946:	e094      	b.n	8007a72 <HAL_RTC_SetDate+0x146>
 8007948:	68fb      	ldr	r3, [r7, #12]
 800794a:	2201      	movs	r2, #1
 800794c:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800794e:	68fb      	ldr	r3, [r7, #12]
 8007950:	2202      	movs	r2, #2
 8007952:	775a      	strb	r2, [r3, #29]

  if ((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 8007954:	687b      	ldr	r3, [r7, #4]
 8007956:	2b00      	cmp	r3, #0
 8007958:	d10e      	bne.n	8007978 <HAL_RTC_SetDate+0x4c>
 800795a:	68bb      	ldr	r3, [r7, #8]
 800795c:	785b      	ldrb	r3, [r3, #1]
 800795e:	f003 0310 	and.w	r3, r3, #16
 8007962:	2b00      	cmp	r3, #0
 8007964:	d008      	beq.n	8007978 <HAL_RTC_SetDate+0x4c>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 8007966:	68bb      	ldr	r3, [r7, #8]
 8007968:	785b      	ldrb	r3, [r3, #1]
 800796a:	f023 0310 	bic.w	r3, r3, #16
 800796e:	b2db      	uxtb	r3, r3
 8007970:	330a      	adds	r3, #10
 8007972:	b2da      	uxtb	r2, r3
 8007974:	68bb      	ldr	r3, [r7, #8]
 8007976:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if (Format == RTC_FORMAT_BIN)
 8007978:	687b      	ldr	r3, [r7, #4]
 800797a:	2b00      	cmp	r3, #0
 800797c:	d11c      	bne.n	80079b8 <HAL_RTC_SetDate+0x8c>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 800797e:	68bb      	ldr	r3, [r7, #8]
 8007980:	78db      	ldrb	r3, [r3, #3]
 8007982:	4618      	mov	r0, r3
 8007984:	f000 f91c 	bl	8007bc0 <RTC_ByteToBcd2>
 8007988:	4603      	mov	r3, r0
 800798a:	041c      	lsls	r4, r3, #16
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << 8U) | \
 800798c:	68bb      	ldr	r3, [r7, #8]
 800798e:	785b      	ldrb	r3, [r3, #1]
 8007990:	4618      	mov	r0, r3
 8007992:	f000 f915 	bl	8007bc0 <RTC_ByteToBcd2>
 8007996:	4603      	mov	r3, r0
 8007998:	021b      	lsls	r3, r3, #8
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 800799a:	431c      	orrs	r4, r3
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date)) | \
 800799c:	68bb      	ldr	r3, [r7, #8]
 800799e:	789b      	ldrb	r3, [r3, #2]
 80079a0:	4618      	mov	r0, r3
 80079a2:	f000 f90d 	bl	8007bc0 <RTC_ByteToBcd2>
 80079a6:	4603      	mov	r3, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << 8U) | \
 80079a8:	ea44 0203 	orr.w	r2, r4, r3
                  ((uint32_t)sDate->WeekDay << 13U));
 80079ac:	68bb      	ldr	r3, [r7, #8]
 80079ae:	781b      	ldrb	r3, [r3, #0]
 80079b0:	035b      	lsls	r3, r3, #13
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 80079b2:	4313      	orrs	r3, r2
 80079b4:	617b      	str	r3, [r7, #20]
 80079b6:	e00e      	b.n	80079d6 <HAL_RTC_SetDate+0xaa>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 80079b8:	68bb      	ldr	r3, [r7, #8]
 80079ba:	78db      	ldrb	r3, [r3, #3]
 80079bc:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month) << 8U) | \
 80079be:	68bb      	ldr	r3, [r7, #8]
 80079c0:	785b      	ldrb	r3, [r3, #1]
 80079c2:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 80079c4:	4313      	orrs	r3, r2
                  ((uint32_t)sDate->Date) | \
 80079c6:	68ba      	ldr	r2, [r7, #8]
 80079c8:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month) << 8U) | \
 80079ca:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << 13U));
 80079cc:	68bb      	ldr	r3, [r7, #8]
 80079ce:	781b      	ldrb	r3, [r3, #0]
 80079d0:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 80079d2:	4313      	orrs	r3, r2
 80079d4:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80079d6:	68fb      	ldr	r3, [r7, #12]
 80079d8:	681b      	ldr	r3, [r3, #0]
 80079da:	22ca      	movs	r2, #202	; 0xca
 80079dc:	625a      	str	r2, [r3, #36]	; 0x24
 80079de:	68fb      	ldr	r3, [r7, #12]
 80079e0:	681b      	ldr	r3, [r3, #0]
 80079e2:	2253      	movs	r2, #83	; 0x53
 80079e4:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 80079e6:	68f8      	ldr	r0, [r7, #12]
 80079e8:	f000 f8be 	bl	8007b68 <RTC_EnterInitMode>
 80079ec:	4603      	mov	r3, r0
 80079ee:	2b00      	cmp	r3, #0
 80079f0:	d00b      	beq.n	8007a0a <HAL_RTC_SetDate+0xde>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80079f2:	68fb      	ldr	r3, [r7, #12]
 80079f4:	681b      	ldr	r3, [r3, #0]
 80079f6:	22ff      	movs	r2, #255	; 0xff
 80079f8:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state*/
    hrtc->State = HAL_RTC_STATE_ERROR;
 80079fa:	68fb      	ldr	r3, [r7, #12]
 80079fc:	2204      	movs	r2, #4
 80079fe:	775a      	strb	r2, [r3, #29]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 8007a00:	68fb      	ldr	r3, [r7, #12]
 8007a02:	2200      	movs	r2, #0
 8007a04:	771a      	strb	r2, [r3, #28]

    return HAL_ERROR;
 8007a06:	2301      	movs	r3, #1
 8007a08:	e033      	b.n	8007a72 <HAL_RTC_SetDate+0x146>
  }
  else
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 8007a0a:	68fb      	ldr	r3, [r7, #12]
 8007a0c:	681a      	ldr	r2, [r3, #0]
 8007a0e:	697b      	ldr	r3, [r7, #20]
 8007a10:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8007a14:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8007a18:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= ((uint32_t)~RTC_ISR_INIT);
 8007a1a:	68fb      	ldr	r3, [r7, #12]
 8007a1c:	681b      	ldr	r3, [r3, #0]
 8007a1e:	68da      	ldr	r2, [r3, #12]
 8007a20:	68fb      	ldr	r3, [r7, #12]
 8007a22:	681b      	ldr	r3, [r3, #0]
 8007a24:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8007a28:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0U, wait for synchro else this check is not needed */
    if ((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 8007a2a:	68fb      	ldr	r3, [r7, #12]
 8007a2c:	681b      	ldr	r3, [r3, #0]
 8007a2e:	689b      	ldr	r3, [r3, #8]
 8007a30:	f003 0320 	and.w	r3, r3, #32
 8007a34:	2b00      	cmp	r3, #0
 8007a36:	d111      	bne.n	8007a5c <HAL_RTC_SetDate+0x130>
    {
      if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8007a38:	68f8      	ldr	r0, [r7, #12]
 8007a3a:	f000 f86d 	bl	8007b18 <HAL_RTC_WaitForSynchro>
 8007a3e:	4603      	mov	r3, r0
 8007a40:	2b00      	cmp	r3, #0
 8007a42:	d00b      	beq.n	8007a5c <HAL_RTC_SetDate+0x130>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8007a44:	68fb      	ldr	r3, [r7, #12]
 8007a46:	681b      	ldr	r3, [r3, #0]
 8007a48:	22ff      	movs	r2, #255	; 0xff
 8007a4a:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 8007a4c:	68fb      	ldr	r3, [r7, #12]
 8007a4e:	2204      	movs	r2, #4
 8007a50:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8007a52:	68fb      	ldr	r3, [r7, #12]
 8007a54:	2200      	movs	r2, #0
 8007a56:	771a      	strb	r2, [r3, #28]

        return HAL_ERROR;
 8007a58:	2301      	movs	r3, #1
 8007a5a:	e00a      	b.n	8007a72 <HAL_RTC_SetDate+0x146>
      }
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8007a5c:	68fb      	ldr	r3, [r7, #12]
 8007a5e:	681b      	ldr	r3, [r3, #0]
 8007a60:	22ff      	movs	r2, #255	; 0xff
 8007a62:	625a      	str	r2, [r3, #36]	; 0x24

    hrtc->State = HAL_RTC_STATE_READY ;
 8007a64:	68fb      	ldr	r3, [r7, #12]
 8007a66:	2201      	movs	r2, #1
 8007a68:	775a      	strb	r2, [r3, #29]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 8007a6a:	68fb      	ldr	r3, [r7, #12]
 8007a6c:	2200      	movs	r2, #0
 8007a6e:	771a      	strb	r2, [r3, #28]

    return HAL_OK;
 8007a70:	2300      	movs	r3, #0
  }
}
 8007a72:	4618      	mov	r0, r3
 8007a74:	371c      	adds	r7, #28
 8007a76:	46bd      	mov	sp, r7
 8007a78:	bd90      	pop	{r4, r7, pc}

08007a7a <HAL_RTC_GetDate>:
  *            @arg RTC_FORMAT_BIN :  Binary data format
  *            @arg RTC_FORMAT_BCD :  BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8007a7a:	b580      	push	{r7, lr}
 8007a7c:	b086      	sub	sp, #24
 8007a7e:	af00      	add	r7, sp, #0
 8007a80:	60f8      	str	r0, [r7, #12]
 8007a82:	60b9      	str	r1, [r7, #8]
 8007a84:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 8007a86:	2300      	movs	r3, #0
 8007a88:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get the DR register */
  datetmpreg = (uint32_t)(hrtc->Instance->DR & RTC_DR_RESERVED_MASK);
 8007a8a:	68fb      	ldr	r3, [r7, #12]
 8007a8c:	681b      	ldr	r3, [r3, #0]
 8007a8e:	685b      	ldr	r3, [r3, #4]
 8007a90:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8007a94:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8007a98:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sDate->Year = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> 16U);
 8007a9a:	697b      	ldr	r3, [r7, #20]
 8007a9c:	0c1b      	lsrs	r3, r3, #16
 8007a9e:	b2da      	uxtb	r2, r3
 8007aa0:	68bb      	ldr	r3, [r7, #8]
 8007aa2:	70da      	strb	r2, [r3, #3]
  sDate->Month = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> 8U);
 8007aa4:	697b      	ldr	r3, [r7, #20]
 8007aa6:	0a1b      	lsrs	r3, r3, #8
 8007aa8:	b2db      	uxtb	r3, r3
 8007aaa:	f003 031f 	and.w	r3, r3, #31
 8007aae:	b2da      	uxtb	r2, r3
 8007ab0:	68bb      	ldr	r3, [r7, #8]
 8007ab2:	705a      	strb	r2, [r3, #1]
  sDate->Date = (uint8_t)(datetmpreg & (RTC_DR_DT | RTC_DR_DU));
 8007ab4:	697b      	ldr	r3, [r7, #20]
 8007ab6:	b2db      	uxtb	r3, r3
 8007ab8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8007abc:	b2da      	uxtb	r2, r3
 8007abe:	68bb      	ldr	r3, [r7, #8]
 8007ac0:	709a      	strb	r2, [r3, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU)) >> 13U);
 8007ac2:	697b      	ldr	r3, [r7, #20]
 8007ac4:	0b5b      	lsrs	r3, r3, #13
 8007ac6:	b2db      	uxtb	r3, r3
 8007ac8:	f003 0307 	and.w	r3, r3, #7
 8007acc:	b2da      	uxtb	r2, r3
 8007ace:	68bb      	ldr	r3, [r7, #8]
 8007ad0:	701a      	strb	r2, [r3, #0]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 8007ad2:	687b      	ldr	r3, [r7, #4]
 8007ad4:	2b00      	cmp	r3, #0
 8007ad6:	d11a      	bne.n	8007b0e <HAL_RTC_GetDate+0x94>
  {
    /* Convert the date structure parameters to Binary format */
    sDate->Year = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 8007ad8:	68bb      	ldr	r3, [r7, #8]
 8007ada:	78db      	ldrb	r3, [r3, #3]
 8007adc:	4618      	mov	r0, r3
 8007ade:	f000 f88d 	bl	8007bfc <RTC_Bcd2ToByte>
 8007ae2:	4603      	mov	r3, r0
 8007ae4:	461a      	mov	r2, r3
 8007ae6:	68bb      	ldr	r3, [r7, #8]
 8007ae8:	70da      	strb	r2, [r3, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 8007aea:	68bb      	ldr	r3, [r7, #8]
 8007aec:	785b      	ldrb	r3, [r3, #1]
 8007aee:	4618      	mov	r0, r3
 8007af0:	f000 f884 	bl	8007bfc <RTC_Bcd2ToByte>
 8007af4:	4603      	mov	r3, r0
 8007af6:	461a      	mov	r2, r3
 8007af8:	68bb      	ldr	r3, [r7, #8]
 8007afa:	705a      	strb	r2, [r3, #1]
    sDate->Date = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 8007afc:	68bb      	ldr	r3, [r7, #8]
 8007afe:	789b      	ldrb	r3, [r3, #2]
 8007b00:	4618      	mov	r0, r3
 8007b02:	f000 f87b 	bl	8007bfc <RTC_Bcd2ToByte>
 8007b06:	4603      	mov	r3, r0
 8007b08:	461a      	mov	r2, r3
 8007b0a:	68bb      	ldr	r3, [r7, #8]
 8007b0c:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 8007b0e:	2300      	movs	r3, #0
}
 8007b10:	4618      	mov	r0, r3
 8007b12:	3718      	adds	r7, #24
 8007b14:	46bd      	mov	sp, r7
 8007b16:	bd80      	pop	{r7, pc}

08007b18 <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 8007b18:	b580      	push	{r7, lr}
 8007b1a:	b084      	sub	sp, #16
 8007b1c:	af00      	add	r7, sp, #0
 8007b1e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8007b20:	2300      	movs	r3, #0
 8007b22:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag */
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 8007b24:	687b      	ldr	r3, [r7, #4]
 8007b26:	681b      	ldr	r3, [r3, #0]
 8007b28:	68da      	ldr	r2, [r3, #12]
 8007b2a:	687b      	ldr	r3, [r7, #4]
 8007b2c:	681b      	ldr	r3, [r3, #0]
 8007b2e:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8007b32:	60da      	str	r2, [r3, #12]

  tickstart = HAL_GetTick();
 8007b34:	f7fd f870 	bl	8004c18 <HAL_GetTick>
 8007b38:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == (uint32_t)RESET)
 8007b3a:	e009      	b.n	8007b50 <HAL_RTC_WaitForSynchro+0x38>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8007b3c:	f7fd f86c 	bl	8004c18 <HAL_GetTick>
 8007b40:	4602      	mov	r2, r0
 8007b42:	68fb      	ldr	r3, [r7, #12]
 8007b44:	1ad3      	subs	r3, r2, r3
 8007b46:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8007b4a:	d901      	bls.n	8007b50 <HAL_RTC_WaitForSynchro+0x38>
    {
      return HAL_TIMEOUT;
 8007b4c:	2303      	movs	r3, #3
 8007b4e:	e007      	b.n	8007b60 <HAL_RTC_WaitForSynchro+0x48>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == (uint32_t)RESET)
 8007b50:	687b      	ldr	r3, [r7, #4]
 8007b52:	681b      	ldr	r3, [r3, #0]
 8007b54:	68db      	ldr	r3, [r3, #12]
 8007b56:	f003 0320 	and.w	r3, r3, #32
 8007b5a:	2b00      	cmp	r3, #0
 8007b5c:	d0ee      	beq.n	8007b3c <HAL_RTC_WaitForSynchro+0x24>
    }
  }

  return HAL_OK;
 8007b5e:	2300      	movs	r3, #0
}
 8007b60:	4618      	mov	r0, r3
 8007b62:	3710      	adds	r7, #16
 8007b64:	46bd      	mov	sp, r7
 8007b66:	bd80      	pop	{r7, pc}

08007b68 <RTC_EnterInitMode>:
  * @retval An ErrorStatus enumeration value:
  *          - HAL_OK : RTC is in Init mode
  *          - HAL_TIMEOUT : RTC is not in Init mode and in Timeout
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 8007b68:	b580      	push	{r7, lr}
 8007b6a:	b084      	sub	sp, #16
 8007b6c:	af00      	add	r7, sp, #0
 8007b6e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8007b70:	2300      	movs	r3, #0
 8007b72:	60fb      	str	r3, [r7, #12]

  /* Check if the Initialization mode is set */
  if ((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 8007b74:	687b      	ldr	r3, [r7, #4]
 8007b76:	681b      	ldr	r3, [r3, #0]
 8007b78:	68db      	ldr	r3, [r3, #12]
 8007b7a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007b7e:	2b00      	cmp	r3, #0
 8007b80:	d119      	bne.n	8007bb6 <RTC_EnterInitMode+0x4e>
  {
    /* Set the Initialization mode */
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 8007b82:	687b      	ldr	r3, [r7, #4]
 8007b84:	681b      	ldr	r3, [r3, #0]
 8007b86:	f04f 32ff 	mov.w	r2, #4294967295
 8007b8a:	60da      	str	r2, [r3, #12]

    tickstart = HAL_GetTick();
 8007b8c:	f7fd f844 	bl	8004c18 <HAL_GetTick>
 8007b90:	60f8      	str	r0, [r7, #12]
    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while ((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 8007b92:	e009      	b.n	8007ba8 <RTC_EnterInitMode+0x40>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8007b94:	f7fd f840 	bl	8004c18 <HAL_GetTick>
 8007b98:	4602      	mov	r2, r0
 8007b9a:	68fb      	ldr	r3, [r7, #12]
 8007b9c:	1ad3      	subs	r3, r2, r3
 8007b9e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8007ba2:	d901      	bls.n	8007ba8 <RTC_EnterInitMode+0x40>
      {
        return HAL_TIMEOUT;
 8007ba4:	2303      	movs	r3, #3
 8007ba6:	e007      	b.n	8007bb8 <RTC_EnterInitMode+0x50>
    while ((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 8007ba8:	687b      	ldr	r3, [r7, #4]
 8007baa:	681b      	ldr	r3, [r3, #0]
 8007bac:	68db      	ldr	r3, [r3, #12]
 8007bae:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007bb2:	2b00      	cmp	r3, #0
 8007bb4:	d0ee      	beq.n	8007b94 <RTC_EnterInitMode+0x2c>
      }
    }
  }

  return HAL_OK;
 8007bb6:	2300      	movs	r3, #0
}
 8007bb8:	4618      	mov	r0, r3
 8007bba:	3710      	adds	r7, #16
 8007bbc:	46bd      	mov	sp, r7
 8007bbe:	bd80      	pop	{r7, pc}

08007bc0 <RTC_ByteToBcd2>:
  * @brief  Convert a 2 digit decimal to BCD format.
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 8007bc0:	b480      	push	{r7}
 8007bc2:	b085      	sub	sp, #20
 8007bc4:	af00      	add	r7, sp, #0
 8007bc6:	4603      	mov	r3, r0
 8007bc8:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 8007bca:	2300      	movs	r3, #0
 8007bcc:	60fb      	str	r3, [r7, #12]

  while (Value >= 10U)
 8007bce:	e005      	b.n	8007bdc <RTC_ByteToBcd2+0x1c>
  {
    bcdhigh++;
 8007bd0:	68fb      	ldr	r3, [r7, #12]
 8007bd2:	3301      	adds	r3, #1
 8007bd4:	60fb      	str	r3, [r7, #12]
    Value -= 10U;
 8007bd6:	79fb      	ldrb	r3, [r7, #7]
 8007bd8:	3b0a      	subs	r3, #10
 8007bda:	71fb      	strb	r3, [r7, #7]
  while (Value >= 10U)
 8007bdc:	79fb      	ldrb	r3, [r7, #7]
 8007bde:	2b09      	cmp	r3, #9
 8007be0:	d8f6      	bhi.n	8007bd0 <RTC_ByteToBcd2+0x10>
  }

  return ((uint8_t)(bcdhigh << 4U) | Value);
 8007be2:	68fb      	ldr	r3, [r7, #12]
 8007be4:	b2db      	uxtb	r3, r3
 8007be6:	011b      	lsls	r3, r3, #4
 8007be8:	b2da      	uxtb	r2, r3
 8007bea:	79fb      	ldrb	r3, [r7, #7]
 8007bec:	4313      	orrs	r3, r2
 8007bee:	b2db      	uxtb	r3, r3
}
 8007bf0:	4618      	mov	r0, r3
 8007bf2:	3714      	adds	r7, #20
 8007bf4:	46bd      	mov	sp, r7
 8007bf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bfa:	4770      	bx	lr

08007bfc <RTC_Bcd2ToByte>:
  * @brief  Convert from 2 digit BCD to Binary.
  * @param  Value BCD value to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t Value)
{
 8007bfc:	b480      	push	{r7}
 8007bfe:	b085      	sub	sp, #20
 8007c00:	af00      	add	r7, sp, #0
 8007c02:	4603      	mov	r3, r0
 8007c04:	71fb      	strb	r3, [r7, #7]
  uint32_t tmp = 0U;
 8007c06:	2300      	movs	r3, #0
 8007c08:	60fb      	str	r3, [r7, #12]
  tmp = ((uint8_t)(Value & (uint8_t)0xF0U) >> (uint8_t)0x4U) * 10U;
 8007c0a:	79fb      	ldrb	r3, [r7, #7]
 8007c0c:	091b      	lsrs	r3, r3, #4
 8007c0e:	b2db      	uxtb	r3, r3
 8007c10:	461a      	mov	r2, r3
 8007c12:	4613      	mov	r3, r2
 8007c14:	009b      	lsls	r3, r3, #2
 8007c16:	4413      	add	r3, r2
 8007c18:	005b      	lsls	r3, r3, #1
 8007c1a:	60fb      	str	r3, [r7, #12]
  return (tmp + (Value & (uint8_t)0x0FU));
 8007c1c:	79fb      	ldrb	r3, [r7, #7]
 8007c1e:	f003 030f 	and.w	r3, r3, #15
 8007c22:	b2da      	uxtb	r2, r3
 8007c24:	68fb      	ldr	r3, [r7, #12]
 8007c26:	b2db      	uxtb	r3, r3
 8007c28:	4413      	add	r3, r2
 8007c2a:	b2db      	uxtb	r3, r3
}
 8007c2c:	4618      	mov	r0, r3
 8007c2e:	3714      	adds	r7, #20
 8007c30:	46bd      	mov	sp, r7
 8007c32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c36:	4770      	bx	lr

08007c38 <HAL_RTCEx_BKUPWrite>:
  *                                 specify the register.
  * @param  Data Data to be written in the specified RTC Backup data register.
  * @retval None
  */
void HAL_RTCEx_BKUPWrite(RTC_HandleTypeDef *hrtc, uint32_t BackupRegister, uint32_t Data)
{
 8007c38:	b480      	push	{r7}
 8007c3a:	b087      	sub	sp, #28
 8007c3c:	af00      	add	r7, sp, #0
 8007c3e:	60f8      	str	r0, [r7, #12]
 8007c40:	60b9      	str	r1, [r7, #8]
 8007c42:	607a      	str	r2, [r7, #4]
  uint32_t tmp = 0U;
 8007c44:	2300      	movs	r3, #0
 8007c46:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_BKP(BackupRegister));

  tmp = (uint32_t) & (hrtc->Instance->BKP0R);
 8007c48:	68fb      	ldr	r3, [r7, #12]
 8007c4a:	681b      	ldr	r3, [r3, #0]
 8007c4c:	3350      	adds	r3, #80	; 0x50
 8007c4e:	617b      	str	r3, [r7, #20]
  tmp += (BackupRegister * 4U);
 8007c50:	68bb      	ldr	r3, [r7, #8]
 8007c52:	009b      	lsls	r3, r3, #2
 8007c54:	697a      	ldr	r2, [r7, #20]
 8007c56:	4413      	add	r3, r2
 8007c58:	617b      	str	r3, [r7, #20]

  /* Write the specified register */
  *(__IO uint32_t *)tmp = (uint32_t)Data;
 8007c5a:	697b      	ldr	r3, [r7, #20]
 8007c5c:	687a      	ldr	r2, [r7, #4]
 8007c5e:	601a      	str	r2, [r3, #0]
}
 8007c60:	bf00      	nop
 8007c62:	371c      	adds	r7, #28
 8007c64:	46bd      	mov	sp, r7
 8007c66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c6a:	4770      	bx	lr

08007c6c <HAL_RTCEx_BKUPRead>:
  *          This parameter can be: RTC_BKP_DRx where x can be from 0 to 19 to
  *                                 specify the register.
  * @retval Read value
  */
uint32_t HAL_RTCEx_BKUPRead(RTC_HandleTypeDef *hrtc, uint32_t BackupRegister)
{
 8007c6c:	b480      	push	{r7}
 8007c6e:	b085      	sub	sp, #20
 8007c70:	af00      	add	r7, sp, #0
 8007c72:	6078      	str	r0, [r7, #4]
 8007c74:	6039      	str	r1, [r7, #0]
  uint32_t tmp = 0U;
 8007c76:	2300      	movs	r3, #0
 8007c78:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RTC_BKP(BackupRegister));

  tmp = (uint32_t) & (hrtc->Instance->BKP0R);
 8007c7a:	687b      	ldr	r3, [r7, #4]
 8007c7c:	681b      	ldr	r3, [r3, #0]
 8007c7e:	3350      	adds	r3, #80	; 0x50
 8007c80:	60fb      	str	r3, [r7, #12]
  tmp += (BackupRegister * 4U);
 8007c82:	683b      	ldr	r3, [r7, #0]
 8007c84:	009b      	lsls	r3, r3, #2
 8007c86:	68fa      	ldr	r2, [r7, #12]
 8007c88:	4413      	add	r3, r2
 8007c8a:	60fb      	str	r3, [r7, #12]

  /* Read the specified register */
  return (*(__IO uint32_t *)tmp);
 8007c8c:	68fb      	ldr	r3, [r7, #12]
 8007c8e:	681b      	ldr	r3, [r3, #0]
}
 8007c90:	4618      	mov	r0, r3
 8007c92:	3714      	adds	r7, #20
 8007c94:	46bd      	mov	sp, r7
 8007c96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c9a:	4770      	bx	lr

08007c9c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8007c9c:	b580      	push	{r7, lr}
 8007c9e:	b084      	sub	sp, #16
 8007ca0:	af00      	add	r7, sp, #0
 8007ca2:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8007ca4:	687b      	ldr	r3, [r7, #4]
 8007ca6:	2b00      	cmp	r3, #0
 8007ca8:	d101      	bne.n	8007cae <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8007caa:	2301      	movs	r3, #1
 8007cac:	e09d      	b.n	8007dea <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8007cae:	687b      	ldr	r3, [r7, #4]
 8007cb0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007cb2:	2b00      	cmp	r3, #0
 8007cb4:	d108      	bne.n	8007cc8 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8007cb6:	687b      	ldr	r3, [r7, #4]
 8007cb8:	685b      	ldr	r3, [r3, #4]
 8007cba:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8007cbe:	d009      	beq.n	8007cd4 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8007cc0:	687b      	ldr	r3, [r7, #4]
 8007cc2:	2200      	movs	r2, #0
 8007cc4:	61da      	str	r2, [r3, #28]
 8007cc6:	e005      	b.n	8007cd4 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8007cc8:	687b      	ldr	r3, [r7, #4]
 8007cca:	2200      	movs	r2, #0
 8007ccc:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8007cce:	687b      	ldr	r3, [r7, #4]
 8007cd0:	2200      	movs	r2, #0
 8007cd2:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8007cd4:	687b      	ldr	r3, [r7, #4]
 8007cd6:	2200      	movs	r2, #0
 8007cd8:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8007cda:	687b      	ldr	r3, [r7, #4]
 8007cdc:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8007ce0:	b2db      	uxtb	r3, r3
 8007ce2:	2b00      	cmp	r3, #0
 8007ce4:	d106      	bne.n	8007cf4 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8007ce6:	687b      	ldr	r3, [r7, #4]
 8007ce8:	2200      	movs	r2, #0
 8007cea:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8007cee:	6878      	ldr	r0, [r7, #4]
 8007cf0:	f7fc fcf8 	bl	80046e4 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8007cf4:	687b      	ldr	r3, [r7, #4]
 8007cf6:	2202      	movs	r2, #2
 8007cf8:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8007cfc:	687b      	ldr	r3, [r7, #4]
 8007cfe:	681b      	ldr	r3, [r3, #0]
 8007d00:	681a      	ldr	r2, [r3, #0]
 8007d02:	687b      	ldr	r3, [r7, #4]
 8007d04:	681b      	ldr	r3, [r3, #0]
 8007d06:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007d0a:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8007d0c:	687b      	ldr	r3, [r7, #4]
 8007d0e:	68db      	ldr	r3, [r3, #12]
 8007d10:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8007d14:	d902      	bls.n	8007d1c <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8007d16:	2300      	movs	r3, #0
 8007d18:	60fb      	str	r3, [r7, #12]
 8007d1a:	e002      	b.n	8007d22 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8007d1c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8007d20:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8007d22:	687b      	ldr	r3, [r7, #4]
 8007d24:	68db      	ldr	r3, [r3, #12]
 8007d26:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 8007d2a:	d007      	beq.n	8007d3c <HAL_SPI_Init+0xa0>
 8007d2c:	687b      	ldr	r3, [r7, #4]
 8007d2e:	68db      	ldr	r3, [r3, #12]
 8007d30:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8007d34:	d002      	beq.n	8007d3c <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8007d36:	687b      	ldr	r3, [r7, #4]
 8007d38:	2200      	movs	r2, #0
 8007d3a:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8007d3c:	687b      	ldr	r3, [r7, #4]
 8007d3e:	685b      	ldr	r3, [r3, #4]
 8007d40:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8007d44:	687b      	ldr	r3, [r7, #4]
 8007d46:	689b      	ldr	r3, [r3, #8]
 8007d48:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8007d4c:	431a      	orrs	r2, r3
 8007d4e:	687b      	ldr	r3, [r7, #4]
 8007d50:	691b      	ldr	r3, [r3, #16]
 8007d52:	f003 0302 	and.w	r3, r3, #2
 8007d56:	431a      	orrs	r2, r3
 8007d58:	687b      	ldr	r3, [r7, #4]
 8007d5a:	695b      	ldr	r3, [r3, #20]
 8007d5c:	f003 0301 	and.w	r3, r3, #1
 8007d60:	431a      	orrs	r2, r3
 8007d62:	687b      	ldr	r3, [r7, #4]
 8007d64:	699b      	ldr	r3, [r3, #24]
 8007d66:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8007d6a:	431a      	orrs	r2, r3
 8007d6c:	687b      	ldr	r3, [r7, #4]
 8007d6e:	69db      	ldr	r3, [r3, #28]
 8007d70:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8007d74:	431a      	orrs	r2, r3
 8007d76:	687b      	ldr	r3, [r7, #4]
 8007d78:	6a1b      	ldr	r3, [r3, #32]
 8007d7a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007d7e:	ea42 0103 	orr.w	r1, r2, r3
 8007d82:	687b      	ldr	r3, [r7, #4]
 8007d84:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007d86:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8007d8a:	687b      	ldr	r3, [r7, #4]
 8007d8c:	681b      	ldr	r3, [r3, #0]
 8007d8e:	430a      	orrs	r2, r1
 8007d90:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8007d92:	687b      	ldr	r3, [r7, #4]
 8007d94:	699b      	ldr	r3, [r3, #24]
 8007d96:	0c1b      	lsrs	r3, r3, #16
 8007d98:	f003 0204 	and.w	r2, r3, #4
 8007d9c:	687b      	ldr	r3, [r7, #4]
 8007d9e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007da0:	f003 0310 	and.w	r3, r3, #16
 8007da4:	431a      	orrs	r2, r3
 8007da6:	687b      	ldr	r3, [r7, #4]
 8007da8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007daa:	f003 0308 	and.w	r3, r3, #8
 8007dae:	431a      	orrs	r2, r3
 8007db0:	687b      	ldr	r3, [r7, #4]
 8007db2:	68db      	ldr	r3, [r3, #12]
 8007db4:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 8007db8:	ea42 0103 	orr.w	r1, r2, r3
 8007dbc:	68fb      	ldr	r3, [r7, #12]
 8007dbe:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 8007dc2:	687b      	ldr	r3, [r7, #4]
 8007dc4:	681b      	ldr	r3, [r3, #0]
 8007dc6:	430a      	orrs	r2, r1
 8007dc8:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8007dca:	687b      	ldr	r3, [r7, #4]
 8007dcc:	681b      	ldr	r3, [r3, #0]
 8007dce:	69da      	ldr	r2, [r3, #28]
 8007dd0:	687b      	ldr	r3, [r7, #4]
 8007dd2:	681b      	ldr	r3, [r3, #0]
 8007dd4:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8007dd8:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8007dda:	687b      	ldr	r3, [r7, #4]
 8007ddc:	2200      	movs	r2, #0
 8007dde:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8007de0:	687b      	ldr	r3, [r7, #4]
 8007de2:	2201      	movs	r2, #1
 8007de4:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 8007de8:	2300      	movs	r3, #0
}
 8007dea:	4618      	mov	r0, r3
 8007dec:	3710      	adds	r7, #16
 8007dee:	46bd      	mov	sp, r7
 8007df0:	bd80      	pop	{r7, pc}

08007df2 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007df2:	b580      	push	{r7, lr}
 8007df4:	b088      	sub	sp, #32
 8007df6:	af00      	add	r7, sp, #0
 8007df8:	60f8      	str	r0, [r7, #12]
 8007dfa:	60b9      	str	r1, [r7, #8]
 8007dfc:	603b      	str	r3, [r7, #0]
 8007dfe:	4613      	mov	r3, r2
 8007e00:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8007e02:	2300      	movs	r3, #0
 8007e04:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8007e06:	68fb      	ldr	r3, [r7, #12]
 8007e08:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8007e0c:	2b01      	cmp	r3, #1
 8007e0e:	d101      	bne.n	8007e14 <HAL_SPI_Transmit+0x22>
 8007e10:	2302      	movs	r3, #2
 8007e12:	e158      	b.n	80080c6 <HAL_SPI_Transmit+0x2d4>
 8007e14:	68fb      	ldr	r3, [r7, #12]
 8007e16:	2201      	movs	r2, #1
 8007e18:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8007e1c:	f7fc fefc 	bl	8004c18 <HAL_GetTick>
 8007e20:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8007e22:	88fb      	ldrh	r3, [r7, #6]
 8007e24:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8007e26:	68fb      	ldr	r3, [r7, #12]
 8007e28:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8007e2c:	b2db      	uxtb	r3, r3
 8007e2e:	2b01      	cmp	r3, #1
 8007e30:	d002      	beq.n	8007e38 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8007e32:	2302      	movs	r3, #2
 8007e34:	77fb      	strb	r3, [r7, #31]
    goto error;
 8007e36:	e13d      	b.n	80080b4 <HAL_SPI_Transmit+0x2c2>
  }

  if ((pData == NULL) || (Size == 0U))
 8007e38:	68bb      	ldr	r3, [r7, #8]
 8007e3a:	2b00      	cmp	r3, #0
 8007e3c:	d002      	beq.n	8007e44 <HAL_SPI_Transmit+0x52>
 8007e3e:	88fb      	ldrh	r3, [r7, #6]
 8007e40:	2b00      	cmp	r3, #0
 8007e42:	d102      	bne.n	8007e4a <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8007e44:	2301      	movs	r3, #1
 8007e46:	77fb      	strb	r3, [r7, #31]
    goto error;
 8007e48:	e134      	b.n	80080b4 <HAL_SPI_Transmit+0x2c2>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8007e4a:	68fb      	ldr	r3, [r7, #12]
 8007e4c:	2203      	movs	r2, #3
 8007e4e:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8007e52:	68fb      	ldr	r3, [r7, #12]
 8007e54:	2200      	movs	r2, #0
 8007e56:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8007e58:	68fb      	ldr	r3, [r7, #12]
 8007e5a:	68ba      	ldr	r2, [r7, #8]
 8007e5c:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = Size;
 8007e5e:	68fb      	ldr	r3, [r7, #12]
 8007e60:	88fa      	ldrh	r2, [r7, #6]
 8007e62:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = Size;
 8007e64:	68fb      	ldr	r3, [r7, #12]
 8007e66:	88fa      	ldrh	r2, [r7, #6]
 8007e68:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8007e6a:	68fb      	ldr	r3, [r7, #12]
 8007e6c:	2200      	movs	r2, #0
 8007e6e:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = 0U;
 8007e70:	68fb      	ldr	r3, [r7, #12]
 8007e72:	2200      	movs	r2, #0
 8007e74:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = 0U;
 8007e78:	68fb      	ldr	r3, [r7, #12]
 8007e7a:	2200      	movs	r2, #0
 8007e7c:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->TxISR       = NULL;
 8007e80:	68fb      	ldr	r3, [r7, #12]
 8007e82:	2200      	movs	r2, #0
 8007e84:	651a      	str	r2, [r3, #80]	; 0x50
  hspi->RxISR       = NULL;
 8007e86:	68fb      	ldr	r3, [r7, #12]
 8007e88:	2200      	movs	r2, #0
 8007e8a:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007e8c:	68fb      	ldr	r3, [r7, #12]
 8007e8e:	689b      	ldr	r3, [r3, #8]
 8007e90:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007e94:	d10f      	bne.n	8007eb6 <HAL_SPI_Transmit+0xc4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8007e96:	68fb      	ldr	r3, [r7, #12]
 8007e98:	681b      	ldr	r3, [r3, #0]
 8007e9a:	681a      	ldr	r2, [r3, #0]
 8007e9c:	68fb      	ldr	r3, [r7, #12]
 8007e9e:	681b      	ldr	r3, [r3, #0]
 8007ea0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007ea4:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8007ea6:	68fb      	ldr	r3, [r7, #12]
 8007ea8:	681b      	ldr	r3, [r3, #0]
 8007eaa:	681a      	ldr	r2, [r3, #0]
 8007eac:	68fb      	ldr	r3, [r7, #12]
 8007eae:	681b      	ldr	r3, [r3, #0]
 8007eb0:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8007eb4:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8007eb6:	68fb      	ldr	r3, [r7, #12]
 8007eb8:	681b      	ldr	r3, [r3, #0]
 8007eba:	681b      	ldr	r3, [r3, #0]
 8007ebc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007ec0:	2b40      	cmp	r3, #64	; 0x40
 8007ec2:	d007      	beq.n	8007ed4 <HAL_SPI_Transmit+0xe2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8007ec4:	68fb      	ldr	r3, [r7, #12]
 8007ec6:	681b      	ldr	r3, [r3, #0]
 8007ec8:	681a      	ldr	r2, [r3, #0]
 8007eca:	68fb      	ldr	r3, [r7, #12]
 8007ecc:	681b      	ldr	r3, [r3, #0]
 8007ece:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8007ed2:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8007ed4:	68fb      	ldr	r3, [r7, #12]
 8007ed6:	68db      	ldr	r3, [r3, #12]
 8007ed8:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8007edc:	d94b      	bls.n	8007f76 <HAL_SPI_Transmit+0x184>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8007ede:	68fb      	ldr	r3, [r7, #12]
 8007ee0:	685b      	ldr	r3, [r3, #4]
 8007ee2:	2b00      	cmp	r3, #0
 8007ee4:	d002      	beq.n	8007eec <HAL_SPI_Transmit+0xfa>
 8007ee6:	8afb      	ldrh	r3, [r7, #22]
 8007ee8:	2b01      	cmp	r3, #1
 8007eea:	d13e      	bne.n	8007f6a <HAL_SPI_Transmit+0x178>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8007eec:	68fb      	ldr	r3, [r7, #12]
 8007eee:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007ef0:	881a      	ldrh	r2, [r3, #0]
 8007ef2:	68fb      	ldr	r3, [r7, #12]
 8007ef4:	681b      	ldr	r3, [r3, #0]
 8007ef6:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8007ef8:	68fb      	ldr	r3, [r7, #12]
 8007efa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007efc:	1c9a      	adds	r2, r3, #2
 8007efe:	68fb      	ldr	r3, [r7, #12]
 8007f00:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 8007f02:	68fb      	ldr	r3, [r7, #12]
 8007f04:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007f06:	b29b      	uxth	r3, r3
 8007f08:	3b01      	subs	r3, #1
 8007f0a:	b29a      	uxth	r2, r3
 8007f0c:	68fb      	ldr	r3, [r7, #12]
 8007f0e:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8007f10:	e02b      	b.n	8007f6a <HAL_SPI_Transmit+0x178>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8007f12:	68fb      	ldr	r3, [r7, #12]
 8007f14:	681b      	ldr	r3, [r3, #0]
 8007f16:	689b      	ldr	r3, [r3, #8]
 8007f18:	f003 0302 	and.w	r3, r3, #2
 8007f1c:	2b02      	cmp	r3, #2
 8007f1e:	d112      	bne.n	8007f46 <HAL_SPI_Transmit+0x154>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8007f20:	68fb      	ldr	r3, [r7, #12]
 8007f22:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007f24:	881a      	ldrh	r2, [r3, #0]
 8007f26:	68fb      	ldr	r3, [r7, #12]
 8007f28:	681b      	ldr	r3, [r3, #0]
 8007f2a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8007f2c:	68fb      	ldr	r3, [r7, #12]
 8007f2e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007f30:	1c9a      	adds	r2, r3, #2
 8007f32:	68fb      	ldr	r3, [r7, #12]
 8007f34:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8007f36:	68fb      	ldr	r3, [r7, #12]
 8007f38:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007f3a:	b29b      	uxth	r3, r3
 8007f3c:	3b01      	subs	r3, #1
 8007f3e:	b29a      	uxth	r2, r3
 8007f40:	68fb      	ldr	r3, [r7, #12]
 8007f42:	87da      	strh	r2, [r3, #62]	; 0x3e
 8007f44:	e011      	b.n	8007f6a <HAL_SPI_Transmit+0x178>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8007f46:	f7fc fe67 	bl	8004c18 <HAL_GetTick>
 8007f4a:	4602      	mov	r2, r0
 8007f4c:	69bb      	ldr	r3, [r7, #24]
 8007f4e:	1ad3      	subs	r3, r2, r3
 8007f50:	683a      	ldr	r2, [r7, #0]
 8007f52:	429a      	cmp	r2, r3
 8007f54:	d803      	bhi.n	8007f5e <HAL_SPI_Transmit+0x16c>
 8007f56:	683b      	ldr	r3, [r7, #0]
 8007f58:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007f5c:	d102      	bne.n	8007f64 <HAL_SPI_Transmit+0x172>
 8007f5e:	683b      	ldr	r3, [r7, #0]
 8007f60:	2b00      	cmp	r3, #0
 8007f62:	d102      	bne.n	8007f6a <HAL_SPI_Transmit+0x178>
        {
          errorcode = HAL_TIMEOUT;
 8007f64:	2303      	movs	r3, #3
 8007f66:	77fb      	strb	r3, [r7, #31]
          goto error;
 8007f68:	e0a4      	b.n	80080b4 <HAL_SPI_Transmit+0x2c2>
    while (hspi->TxXferCount > 0U)
 8007f6a:	68fb      	ldr	r3, [r7, #12]
 8007f6c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007f6e:	b29b      	uxth	r3, r3
 8007f70:	2b00      	cmp	r3, #0
 8007f72:	d1ce      	bne.n	8007f12 <HAL_SPI_Transmit+0x120>
 8007f74:	e07c      	b.n	8008070 <HAL_SPI_Transmit+0x27e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8007f76:	68fb      	ldr	r3, [r7, #12]
 8007f78:	685b      	ldr	r3, [r3, #4]
 8007f7a:	2b00      	cmp	r3, #0
 8007f7c:	d002      	beq.n	8007f84 <HAL_SPI_Transmit+0x192>
 8007f7e:	8afb      	ldrh	r3, [r7, #22]
 8007f80:	2b01      	cmp	r3, #1
 8007f82:	d170      	bne.n	8008066 <HAL_SPI_Transmit+0x274>
    {
      if (hspi->TxXferCount > 1U)
 8007f84:	68fb      	ldr	r3, [r7, #12]
 8007f86:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007f88:	b29b      	uxth	r3, r3
 8007f8a:	2b01      	cmp	r3, #1
 8007f8c:	d912      	bls.n	8007fb4 <HAL_SPI_Transmit+0x1c2>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8007f8e:	68fb      	ldr	r3, [r7, #12]
 8007f90:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007f92:	881a      	ldrh	r2, [r3, #0]
 8007f94:	68fb      	ldr	r3, [r7, #12]
 8007f96:	681b      	ldr	r3, [r3, #0]
 8007f98:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8007f9a:	68fb      	ldr	r3, [r7, #12]
 8007f9c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007f9e:	1c9a      	adds	r2, r3, #2
 8007fa0:	68fb      	ldr	r3, [r7, #12]
 8007fa2:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 8007fa4:	68fb      	ldr	r3, [r7, #12]
 8007fa6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007fa8:	b29b      	uxth	r3, r3
 8007faa:	3b02      	subs	r3, #2
 8007fac:	b29a      	uxth	r2, r3
 8007fae:	68fb      	ldr	r3, [r7, #12]
 8007fb0:	87da      	strh	r2, [r3, #62]	; 0x3e
 8007fb2:	e058      	b.n	8008066 <HAL_SPI_Transmit+0x274>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8007fb4:	68fb      	ldr	r3, [r7, #12]
 8007fb6:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007fb8:	68fb      	ldr	r3, [r7, #12]
 8007fba:	681b      	ldr	r3, [r3, #0]
 8007fbc:	330c      	adds	r3, #12
 8007fbe:	7812      	ldrb	r2, [r2, #0]
 8007fc0:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 8007fc2:	68fb      	ldr	r3, [r7, #12]
 8007fc4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007fc6:	1c5a      	adds	r2, r3, #1
 8007fc8:	68fb      	ldr	r3, [r7, #12]
 8007fca:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8007fcc:	68fb      	ldr	r3, [r7, #12]
 8007fce:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007fd0:	b29b      	uxth	r3, r3
 8007fd2:	3b01      	subs	r3, #1
 8007fd4:	b29a      	uxth	r2, r3
 8007fd6:	68fb      	ldr	r3, [r7, #12]
 8007fd8:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 8007fda:	e044      	b.n	8008066 <HAL_SPI_Transmit+0x274>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8007fdc:	68fb      	ldr	r3, [r7, #12]
 8007fde:	681b      	ldr	r3, [r3, #0]
 8007fe0:	689b      	ldr	r3, [r3, #8]
 8007fe2:	f003 0302 	and.w	r3, r3, #2
 8007fe6:	2b02      	cmp	r3, #2
 8007fe8:	d12b      	bne.n	8008042 <HAL_SPI_Transmit+0x250>
      {
        if (hspi->TxXferCount > 1U)
 8007fea:	68fb      	ldr	r3, [r7, #12]
 8007fec:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007fee:	b29b      	uxth	r3, r3
 8007ff0:	2b01      	cmp	r3, #1
 8007ff2:	d912      	bls.n	800801a <HAL_SPI_Transmit+0x228>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8007ff4:	68fb      	ldr	r3, [r7, #12]
 8007ff6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007ff8:	881a      	ldrh	r2, [r3, #0]
 8007ffa:	68fb      	ldr	r3, [r7, #12]
 8007ffc:	681b      	ldr	r3, [r3, #0]
 8007ffe:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8008000:	68fb      	ldr	r3, [r7, #12]
 8008002:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008004:	1c9a      	adds	r2, r3, #2
 8008006:	68fb      	ldr	r3, [r7, #12]
 8008008:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 800800a:	68fb      	ldr	r3, [r7, #12]
 800800c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800800e:	b29b      	uxth	r3, r3
 8008010:	3b02      	subs	r3, #2
 8008012:	b29a      	uxth	r2, r3
 8008014:	68fb      	ldr	r3, [r7, #12]
 8008016:	87da      	strh	r2, [r3, #62]	; 0x3e
 8008018:	e025      	b.n	8008066 <HAL_SPI_Transmit+0x274>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800801a:	68fb      	ldr	r3, [r7, #12]
 800801c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800801e:	68fb      	ldr	r3, [r7, #12]
 8008020:	681b      	ldr	r3, [r3, #0]
 8008022:	330c      	adds	r3, #12
 8008024:	7812      	ldrb	r2, [r2, #0]
 8008026:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8008028:	68fb      	ldr	r3, [r7, #12]
 800802a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800802c:	1c5a      	adds	r2, r3, #1
 800802e:	68fb      	ldr	r3, [r7, #12]
 8008030:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 8008032:	68fb      	ldr	r3, [r7, #12]
 8008034:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008036:	b29b      	uxth	r3, r3
 8008038:	3b01      	subs	r3, #1
 800803a:	b29a      	uxth	r2, r3
 800803c:	68fb      	ldr	r3, [r7, #12]
 800803e:	87da      	strh	r2, [r3, #62]	; 0x3e
 8008040:	e011      	b.n	8008066 <HAL_SPI_Transmit+0x274>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8008042:	f7fc fde9 	bl	8004c18 <HAL_GetTick>
 8008046:	4602      	mov	r2, r0
 8008048:	69bb      	ldr	r3, [r7, #24]
 800804a:	1ad3      	subs	r3, r2, r3
 800804c:	683a      	ldr	r2, [r7, #0]
 800804e:	429a      	cmp	r2, r3
 8008050:	d803      	bhi.n	800805a <HAL_SPI_Transmit+0x268>
 8008052:	683b      	ldr	r3, [r7, #0]
 8008054:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008058:	d102      	bne.n	8008060 <HAL_SPI_Transmit+0x26e>
 800805a:	683b      	ldr	r3, [r7, #0]
 800805c:	2b00      	cmp	r3, #0
 800805e:	d102      	bne.n	8008066 <HAL_SPI_Transmit+0x274>
        {
          errorcode = HAL_TIMEOUT;
 8008060:	2303      	movs	r3, #3
 8008062:	77fb      	strb	r3, [r7, #31]
          goto error;
 8008064:	e026      	b.n	80080b4 <HAL_SPI_Transmit+0x2c2>
    while (hspi->TxXferCount > 0U)
 8008066:	68fb      	ldr	r3, [r7, #12]
 8008068:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800806a:	b29b      	uxth	r3, r3
 800806c:	2b00      	cmp	r3, #0
 800806e:	d1b5      	bne.n	8007fdc <HAL_SPI_Transmit+0x1ea>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8008070:	69ba      	ldr	r2, [r7, #24]
 8008072:	6839      	ldr	r1, [r7, #0]
 8008074:	68f8      	ldr	r0, [r7, #12]
 8008076:	f000 fb5b 	bl	8008730 <SPI_EndRxTxTransaction>
 800807a:	4603      	mov	r3, r0
 800807c:	2b00      	cmp	r3, #0
 800807e:	d002      	beq.n	8008086 <HAL_SPI_Transmit+0x294>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8008080:	68fb      	ldr	r3, [r7, #12]
 8008082:	2220      	movs	r2, #32
 8008084:	661a      	str	r2, [r3, #96]	; 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8008086:	68fb      	ldr	r3, [r7, #12]
 8008088:	689b      	ldr	r3, [r3, #8]
 800808a:	2b00      	cmp	r3, #0
 800808c:	d10a      	bne.n	80080a4 <HAL_SPI_Transmit+0x2b2>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800808e:	2300      	movs	r3, #0
 8008090:	613b      	str	r3, [r7, #16]
 8008092:	68fb      	ldr	r3, [r7, #12]
 8008094:	681b      	ldr	r3, [r3, #0]
 8008096:	68db      	ldr	r3, [r3, #12]
 8008098:	613b      	str	r3, [r7, #16]
 800809a:	68fb      	ldr	r3, [r7, #12]
 800809c:	681b      	ldr	r3, [r3, #0]
 800809e:	689b      	ldr	r3, [r3, #8]
 80080a0:	613b      	str	r3, [r7, #16]
 80080a2:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80080a4:	68fb      	ldr	r3, [r7, #12]
 80080a6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80080a8:	2b00      	cmp	r3, #0
 80080aa:	d002      	beq.n	80080b2 <HAL_SPI_Transmit+0x2c0>
  {
    errorcode = HAL_ERROR;
 80080ac:	2301      	movs	r3, #1
 80080ae:	77fb      	strb	r3, [r7, #31]
 80080b0:	e000      	b.n	80080b4 <HAL_SPI_Transmit+0x2c2>
  }

error:
 80080b2:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 80080b4:	68fb      	ldr	r3, [r7, #12]
 80080b6:	2201      	movs	r2, #1
 80080b8:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80080bc:	68fb      	ldr	r3, [r7, #12]
 80080be:	2200      	movs	r2, #0
 80080c0:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 80080c4:	7ffb      	ldrb	r3, [r7, #31]
}
 80080c6:	4618      	mov	r0, r3
 80080c8:	3720      	adds	r7, #32
 80080ca:	46bd      	mov	sp, r7
 80080cc:	bd80      	pop	{r7, pc}

080080ce <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 80080ce:	b580      	push	{r7, lr}
 80080d0:	b08a      	sub	sp, #40	; 0x28
 80080d2:	af00      	add	r7, sp, #0
 80080d4:	60f8      	str	r0, [r7, #12]
 80080d6:	60b9      	str	r1, [r7, #8]
 80080d8:	607a      	str	r2, [r7, #4]
 80080da:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  * ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 80080dc:	2301      	movs	r3, #1
 80080de:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_StatusTypeDef    errorcode = HAL_OK;
 80080e0:	2300      	movs	r3, #0
 80080e2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80080e6:	68fb      	ldr	r3, [r7, #12]
 80080e8:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 80080ec:	2b01      	cmp	r3, #1
 80080ee:	d101      	bne.n	80080f4 <HAL_SPI_TransmitReceive+0x26>
 80080f0:	2302      	movs	r3, #2
 80080f2:	e1fb      	b.n	80084ec <HAL_SPI_TransmitReceive+0x41e>
 80080f4:	68fb      	ldr	r3, [r7, #12]
 80080f6:	2201      	movs	r2, #1
 80080f8:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80080fc:	f7fc fd8c 	bl	8004c18 <HAL_GetTick>
 8008100:	61f8      	str	r0, [r7, #28]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8008102:	68fb      	ldr	r3, [r7, #12]
 8008104:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8008108:	76fb      	strb	r3, [r7, #27]
  tmp_mode            = hspi->Init.Mode;
 800810a:	68fb      	ldr	r3, [r7, #12]
 800810c:	685b      	ldr	r3, [r3, #4]
 800810e:	617b      	str	r3, [r7, #20]
  initial_TxXferCount = Size;
 8008110:	887b      	ldrh	r3, [r7, #2]
 8008112:	827b      	strh	r3, [r7, #18]
  initial_RxXferCount = Size;
 8008114:	887b      	ldrh	r3, [r7, #2]
 8008116:	823b      	strh	r3, [r7, #16]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8008118:	7efb      	ldrb	r3, [r7, #27]
 800811a:	2b01      	cmp	r3, #1
 800811c:	d00e      	beq.n	800813c <HAL_SPI_TransmitReceive+0x6e>
 800811e:	697b      	ldr	r3, [r7, #20]
 8008120:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8008124:	d106      	bne.n	8008134 <HAL_SPI_TransmitReceive+0x66>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8008126:	68fb      	ldr	r3, [r7, #12]
 8008128:	689b      	ldr	r3, [r3, #8]
 800812a:	2b00      	cmp	r3, #0
 800812c:	d102      	bne.n	8008134 <HAL_SPI_TransmitReceive+0x66>
 800812e:	7efb      	ldrb	r3, [r7, #27]
 8008130:	2b04      	cmp	r3, #4
 8008132:	d003      	beq.n	800813c <HAL_SPI_TransmitReceive+0x6e>
  {
    errorcode = HAL_BUSY;
 8008134:	2302      	movs	r3, #2
 8008136:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 800813a:	e1cd      	b.n	80084d8 <HAL_SPI_TransmitReceive+0x40a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800813c:	68bb      	ldr	r3, [r7, #8]
 800813e:	2b00      	cmp	r3, #0
 8008140:	d005      	beq.n	800814e <HAL_SPI_TransmitReceive+0x80>
 8008142:	687b      	ldr	r3, [r7, #4]
 8008144:	2b00      	cmp	r3, #0
 8008146:	d002      	beq.n	800814e <HAL_SPI_TransmitReceive+0x80>
 8008148:	887b      	ldrh	r3, [r7, #2]
 800814a:	2b00      	cmp	r3, #0
 800814c:	d103      	bne.n	8008156 <HAL_SPI_TransmitReceive+0x88>
  {
    errorcode = HAL_ERROR;
 800814e:	2301      	movs	r3, #1
 8008150:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 8008154:	e1c0      	b.n	80084d8 <HAL_SPI_TransmitReceive+0x40a>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8008156:	68fb      	ldr	r3, [r7, #12]
 8008158:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800815c:	b2db      	uxtb	r3, r3
 800815e:	2b04      	cmp	r3, #4
 8008160:	d003      	beq.n	800816a <HAL_SPI_TransmitReceive+0x9c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8008162:	68fb      	ldr	r3, [r7, #12]
 8008164:	2205      	movs	r2, #5
 8008166:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800816a:	68fb      	ldr	r3, [r7, #12]
 800816c:	2200      	movs	r2, #0
 800816e:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8008170:	68fb      	ldr	r3, [r7, #12]
 8008172:	687a      	ldr	r2, [r7, #4]
 8008174:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferCount = Size;
 8008176:	68fb      	ldr	r3, [r7, #12]
 8008178:	887a      	ldrh	r2, [r7, #2]
 800817a:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->RxXferSize  = Size;
 800817e:	68fb      	ldr	r3, [r7, #12]
 8008180:	887a      	ldrh	r2, [r7, #2]
 8008182:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8008186:	68fb      	ldr	r3, [r7, #12]
 8008188:	68ba      	ldr	r2, [r7, #8]
 800818a:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferCount = Size;
 800818c:	68fb      	ldr	r3, [r7, #12]
 800818e:	887a      	ldrh	r2, [r7, #2]
 8008190:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferSize  = Size;
 8008192:	68fb      	ldr	r3, [r7, #12]
 8008194:	887a      	ldrh	r2, [r7, #2]
 8008196:	879a      	strh	r2, [r3, #60]	; 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8008198:	68fb      	ldr	r3, [r7, #12]
 800819a:	2200      	movs	r2, #0
 800819c:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 800819e:	68fb      	ldr	r3, [r7, #12]
 80081a0:	2200      	movs	r2, #0
 80081a2:	651a      	str	r2, [r3, #80]	; 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 80081a4:	68fb      	ldr	r3, [r7, #12]
 80081a6:	68db      	ldr	r3, [r3, #12]
 80081a8:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80081ac:	d802      	bhi.n	80081b4 <HAL_SPI_TransmitReceive+0xe6>
 80081ae:	8a3b      	ldrh	r3, [r7, #16]
 80081b0:	2b01      	cmp	r3, #1
 80081b2:	d908      	bls.n	80081c6 <HAL_SPI_TransmitReceive+0xf8>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80081b4:	68fb      	ldr	r3, [r7, #12]
 80081b6:	681b      	ldr	r3, [r3, #0]
 80081b8:	685a      	ldr	r2, [r3, #4]
 80081ba:	68fb      	ldr	r3, [r7, #12]
 80081bc:	681b      	ldr	r3, [r3, #0]
 80081be:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80081c2:	605a      	str	r2, [r3, #4]
 80081c4:	e007      	b.n	80081d6 <HAL_SPI_TransmitReceive+0x108>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80081c6:	68fb      	ldr	r3, [r7, #12]
 80081c8:	681b      	ldr	r3, [r3, #0]
 80081ca:	685a      	ldr	r2, [r3, #4]
 80081cc:	68fb      	ldr	r3, [r7, #12]
 80081ce:	681b      	ldr	r3, [r3, #0]
 80081d0:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80081d4:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80081d6:	68fb      	ldr	r3, [r7, #12]
 80081d8:	681b      	ldr	r3, [r3, #0]
 80081da:	681b      	ldr	r3, [r3, #0]
 80081dc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80081e0:	2b40      	cmp	r3, #64	; 0x40
 80081e2:	d007      	beq.n	80081f4 <HAL_SPI_TransmitReceive+0x126>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80081e4:	68fb      	ldr	r3, [r7, #12]
 80081e6:	681b      	ldr	r3, [r3, #0]
 80081e8:	681a      	ldr	r2, [r3, #0]
 80081ea:	68fb      	ldr	r3, [r7, #12]
 80081ec:	681b      	ldr	r3, [r3, #0]
 80081ee:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80081f2:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80081f4:	68fb      	ldr	r3, [r7, #12]
 80081f6:	68db      	ldr	r3, [r3, #12]
 80081f8:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80081fc:	d97c      	bls.n	80082f8 <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80081fe:	68fb      	ldr	r3, [r7, #12]
 8008200:	685b      	ldr	r3, [r3, #4]
 8008202:	2b00      	cmp	r3, #0
 8008204:	d002      	beq.n	800820c <HAL_SPI_TransmitReceive+0x13e>
 8008206:	8a7b      	ldrh	r3, [r7, #18]
 8008208:	2b01      	cmp	r3, #1
 800820a:	d169      	bne.n	80082e0 <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800820c:	68fb      	ldr	r3, [r7, #12]
 800820e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008210:	881a      	ldrh	r2, [r3, #0]
 8008212:	68fb      	ldr	r3, [r7, #12]
 8008214:	681b      	ldr	r3, [r3, #0]
 8008216:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8008218:	68fb      	ldr	r3, [r7, #12]
 800821a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800821c:	1c9a      	adds	r2, r3, #2
 800821e:	68fb      	ldr	r3, [r7, #12]
 8008220:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 8008222:	68fb      	ldr	r3, [r7, #12]
 8008224:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008226:	b29b      	uxth	r3, r3
 8008228:	3b01      	subs	r3, #1
 800822a:	b29a      	uxth	r2, r3
 800822c:	68fb      	ldr	r3, [r7, #12]
 800822e:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8008230:	e056      	b.n	80082e0 <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8008232:	68fb      	ldr	r3, [r7, #12]
 8008234:	681b      	ldr	r3, [r3, #0]
 8008236:	689b      	ldr	r3, [r3, #8]
 8008238:	f003 0302 	and.w	r3, r3, #2
 800823c:	2b02      	cmp	r3, #2
 800823e:	d11b      	bne.n	8008278 <HAL_SPI_TransmitReceive+0x1aa>
 8008240:	68fb      	ldr	r3, [r7, #12]
 8008242:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008244:	b29b      	uxth	r3, r3
 8008246:	2b00      	cmp	r3, #0
 8008248:	d016      	beq.n	8008278 <HAL_SPI_TransmitReceive+0x1aa>
 800824a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800824c:	2b01      	cmp	r3, #1
 800824e:	d113      	bne.n	8008278 <HAL_SPI_TransmitReceive+0x1aa>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8008250:	68fb      	ldr	r3, [r7, #12]
 8008252:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008254:	881a      	ldrh	r2, [r3, #0]
 8008256:	68fb      	ldr	r3, [r7, #12]
 8008258:	681b      	ldr	r3, [r3, #0]
 800825a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800825c:	68fb      	ldr	r3, [r7, #12]
 800825e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008260:	1c9a      	adds	r2, r3, #2
 8008262:	68fb      	ldr	r3, [r7, #12]
 8008264:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8008266:	68fb      	ldr	r3, [r7, #12]
 8008268:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800826a:	b29b      	uxth	r3, r3
 800826c:	3b01      	subs	r3, #1
 800826e:	b29a      	uxth	r2, r3
 8008270:	68fb      	ldr	r3, [r7, #12]
 8008272:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8008274:	2300      	movs	r3, #0
 8008276:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8008278:	68fb      	ldr	r3, [r7, #12]
 800827a:	681b      	ldr	r3, [r3, #0]
 800827c:	689b      	ldr	r3, [r3, #8]
 800827e:	f003 0301 	and.w	r3, r3, #1
 8008282:	2b01      	cmp	r3, #1
 8008284:	d11c      	bne.n	80082c0 <HAL_SPI_TransmitReceive+0x1f2>
 8008286:	68fb      	ldr	r3, [r7, #12]
 8008288:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800828c:	b29b      	uxth	r3, r3
 800828e:	2b00      	cmp	r3, #0
 8008290:	d016      	beq.n	80082c0 <HAL_SPI_TransmitReceive+0x1f2>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8008292:	68fb      	ldr	r3, [r7, #12]
 8008294:	681b      	ldr	r3, [r3, #0]
 8008296:	68da      	ldr	r2, [r3, #12]
 8008298:	68fb      	ldr	r3, [r7, #12]
 800829a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800829c:	b292      	uxth	r2, r2
 800829e:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80082a0:	68fb      	ldr	r3, [r7, #12]
 80082a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80082a4:	1c9a      	adds	r2, r3, #2
 80082a6:	68fb      	ldr	r3, [r7, #12]
 80082a8:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 80082aa:	68fb      	ldr	r3, [r7, #12]
 80082ac:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80082b0:	b29b      	uxth	r3, r3
 80082b2:	3b01      	subs	r3, #1
 80082b4:	b29a      	uxth	r2, r3
 80082b6:	68fb      	ldr	r3, [r7, #12]
 80082b8:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80082bc:	2301      	movs	r3, #1
 80082be:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 80082c0:	f7fc fcaa 	bl	8004c18 <HAL_GetTick>
 80082c4:	4602      	mov	r2, r0
 80082c6:	69fb      	ldr	r3, [r7, #28]
 80082c8:	1ad3      	subs	r3, r2, r3
 80082ca:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80082cc:	429a      	cmp	r2, r3
 80082ce:	d807      	bhi.n	80082e0 <HAL_SPI_TransmitReceive+0x212>
 80082d0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80082d2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80082d6:	d003      	beq.n	80082e0 <HAL_SPI_TransmitReceive+0x212>
      {
        errorcode = HAL_TIMEOUT;
 80082d8:	2303      	movs	r3, #3
 80082da:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 80082de:	e0fb      	b.n	80084d8 <HAL_SPI_TransmitReceive+0x40a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80082e0:	68fb      	ldr	r3, [r7, #12]
 80082e2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80082e4:	b29b      	uxth	r3, r3
 80082e6:	2b00      	cmp	r3, #0
 80082e8:	d1a3      	bne.n	8008232 <HAL_SPI_TransmitReceive+0x164>
 80082ea:	68fb      	ldr	r3, [r7, #12]
 80082ec:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80082f0:	b29b      	uxth	r3, r3
 80082f2:	2b00      	cmp	r3, #0
 80082f4:	d19d      	bne.n	8008232 <HAL_SPI_TransmitReceive+0x164>
 80082f6:	e0df      	b.n	80084b8 <HAL_SPI_TransmitReceive+0x3ea>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80082f8:	68fb      	ldr	r3, [r7, #12]
 80082fa:	685b      	ldr	r3, [r3, #4]
 80082fc:	2b00      	cmp	r3, #0
 80082fe:	d003      	beq.n	8008308 <HAL_SPI_TransmitReceive+0x23a>
 8008300:	8a7b      	ldrh	r3, [r7, #18]
 8008302:	2b01      	cmp	r3, #1
 8008304:	f040 80cb 	bne.w	800849e <HAL_SPI_TransmitReceive+0x3d0>
    {
      if (hspi->TxXferCount > 1U)
 8008308:	68fb      	ldr	r3, [r7, #12]
 800830a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800830c:	b29b      	uxth	r3, r3
 800830e:	2b01      	cmp	r3, #1
 8008310:	d912      	bls.n	8008338 <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8008312:	68fb      	ldr	r3, [r7, #12]
 8008314:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008316:	881a      	ldrh	r2, [r3, #0]
 8008318:	68fb      	ldr	r3, [r7, #12]
 800831a:	681b      	ldr	r3, [r3, #0]
 800831c:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800831e:	68fb      	ldr	r3, [r7, #12]
 8008320:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008322:	1c9a      	adds	r2, r3, #2
 8008324:	68fb      	ldr	r3, [r7, #12]
 8008326:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 8008328:	68fb      	ldr	r3, [r7, #12]
 800832a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800832c:	b29b      	uxth	r3, r3
 800832e:	3b02      	subs	r3, #2
 8008330:	b29a      	uxth	r2, r3
 8008332:	68fb      	ldr	r3, [r7, #12]
 8008334:	87da      	strh	r2, [r3, #62]	; 0x3e
 8008336:	e0b2      	b.n	800849e <HAL_SPI_TransmitReceive+0x3d0>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8008338:	68fb      	ldr	r3, [r7, #12]
 800833a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800833c:	68fb      	ldr	r3, [r7, #12]
 800833e:	681b      	ldr	r3, [r3, #0]
 8008340:	330c      	adds	r3, #12
 8008342:	7812      	ldrb	r2, [r2, #0]
 8008344:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8008346:	68fb      	ldr	r3, [r7, #12]
 8008348:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800834a:	1c5a      	adds	r2, r3, #1
 800834c:	68fb      	ldr	r3, [r7, #12]
 800834e:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8008350:	68fb      	ldr	r3, [r7, #12]
 8008352:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008354:	b29b      	uxth	r3, r3
 8008356:	3b01      	subs	r3, #1
 8008358:	b29a      	uxth	r2, r3
 800835a:	68fb      	ldr	r3, [r7, #12]
 800835c:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800835e:	e09e      	b.n	800849e <HAL_SPI_TransmitReceive+0x3d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8008360:	68fb      	ldr	r3, [r7, #12]
 8008362:	681b      	ldr	r3, [r3, #0]
 8008364:	689b      	ldr	r3, [r3, #8]
 8008366:	f003 0302 	and.w	r3, r3, #2
 800836a:	2b02      	cmp	r3, #2
 800836c:	d134      	bne.n	80083d8 <HAL_SPI_TransmitReceive+0x30a>
 800836e:	68fb      	ldr	r3, [r7, #12]
 8008370:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008372:	b29b      	uxth	r3, r3
 8008374:	2b00      	cmp	r3, #0
 8008376:	d02f      	beq.n	80083d8 <HAL_SPI_TransmitReceive+0x30a>
 8008378:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800837a:	2b01      	cmp	r3, #1
 800837c:	d12c      	bne.n	80083d8 <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 800837e:	68fb      	ldr	r3, [r7, #12]
 8008380:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008382:	b29b      	uxth	r3, r3
 8008384:	2b01      	cmp	r3, #1
 8008386:	d912      	bls.n	80083ae <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8008388:	68fb      	ldr	r3, [r7, #12]
 800838a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800838c:	881a      	ldrh	r2, [r3, #0]
 800838e:	68fb      	ldr	r3, [r7, #12]
 8008390:	681b      	ldr	r3, [r3, #0]
 8008392:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8008394:	68fb      	ldr	r3, [r7, #12]
 8008396:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008398:	1c9a      	adds	r2, r3, #2
 800839a:	68fb      	ldr	r3, [r7, #12]
 800839c:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 800839e:	68fb      	ldr	r3, [r7, #12]
 80083a0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80083a2:	b29b      	uxth	r3, r3
 80083a4:	3b02      	subs	r3, #2
 80083a6:	b29a      	uxth	r2, r3
 80083a8:	68fb      	ldr	r3, [r7, #12]
 80083aa:	87da      	strh	r2, [r3, #62]	; 0x3e
 80083ac:	e012      	b.n	80083d4 <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 80083ae:	68fb      	ldr	r3, [r7, #12]
 80083b0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80083b2:	68fb      	ldr	r3, [r7, #12]
 80083b4:	681b      	ldr	r3, [r3, #0]
 80083b6:	330c      	adds	r3, #12
 80083b8:	7812      	ldrb	r2, [r2, #0]
 80083ba:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 80083bc:	68fb      	ldr	r3, [r7, #12]
 80083be:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80083c0:	1c5a      	adds	r2, r3, #1
 80083c2:	68fb      	ldr	r3, [r7, #12]
 80083c4:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 80083c6:	68fb      	ldr	r3, [r7, #12]
 80083c8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80083ca:	b29b      	uxth	r3, r3
 80083cc:	3b01      	subs	r3, #1
 80083ce:	b29a      	uxth	r2, r3
 80083d0:	68fb      	ldr	r3, [r7, #12]
 80083d2:	87da      	strh	r2, [r3, #62]	; 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80083d4:	2300      	movs	r3, #0
 80083d6:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80083d8:	68fb      	ldr	r3, [r7, #12]
 80083da:	681b      	ldr	r3, [r3, #0]
 80083dc:	689b      	ldr	r3, [r3, #8]
 80083de:	f003 0301 	and.w	r3, r3, #1
 80083e2:	2b01      	cmp	r3, #1
 80083e4:	d148      	bne.n	8008478 <HAL_SPI_TransmitReceive+0x3aa>
 80083e6:	68fb      	ldr	r3, [r7, #12]
 80083e8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80083ec:	b29b      	uxth	r3, r3
 80083ee:	2b00      	cmp	r3, #0
 80083f0:	d042      	beq.n	8008478 <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 80083f2:	68fb      	ldr	r3, [r7, #12]
 80083f4:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80083f8:	b29b      	uxth	r3, r3
 80083fa:	2b01      	cmp	r3, #1
 80083fc:	d923      	bls.n	8008446 <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80083fe:	68fb      	ldr	r3, [r7, #12]
 8008400:	681b      	ldr	r3, [r3, #0]
 8008402:	68da      	ldr	r2, [r3, #12]
 8008404:	68fb      	ldr	r3, [r7, #12]
 8008406:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008408:	b292      	uxth	r2, r2
 800840a:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 800840c:	68fb      	ldr	r3, [r7, #12]
 800840e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008410:	1c9a      	adds	r2, r3, #2
 8008412:	68fb      	ldr	r3, [r7, #12]
 8008414:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount -= 2U;
 8008416:	68fb      	ldr	r3, [r7, #12]
 8008418:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800841c:	b29b      	uxth	r3, r3
 800841e:	3b02      	subs	r3, #2
 8008420:	b29a      	uxth	r2, r3
 8008422:	68fb      	ldr	r3, [r7, #12]
 8008424:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
          if (hspi->RxXferCount <= 1U)
 8008428:	68fb      	ldr	r3, [r7, #12]
 800842a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800842e:	b29b      	uxth	r3, r3
 8008430:	2b01      	cmp	r3, #1
 8008432:	d81f      	bhi.n	8008474 <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8008434:	68fb      	ldr	r3, [r7, #12]
 8008436:	681b      	ldr	r3, [r3, #0]
 8008438:	685a      	ldr	r2, [r3, #4]
 800843a:	68fb      	ldr	r3, [r7, #12]
 800843c:	681b      	ldr	r3, [r3, #0]
 800843e:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8008442:	605a      	str	r2, [r3, #4]
 8008444:	e016      	b.n	8008474 <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8008446:	68fb      	ldr	r3, [r7, #12]
 8008448:	681b      	ldr	r3, [r3, #0]
 800844a:	f103 020c 	add.w	r2, r3, #12
 800844e:	68fb      	ldr	r3, [r7, #12]
 8008450:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008452:	7812      	ldrb	r2, [r2, #0]
 8008454:	b2d2      	uxtb	r2, r2
 8008456:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 8008458:	68fb      	ldr	r3, [r7, #12]
 800845a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800845c:	1c5a      	adds	r2, r3, #1
 800845e:	68fb      	ldr	r3, [r7, #12]
 8008460:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount--;
 8008462:	68fb      	ldr	r3, [r7, #12]
 8008464:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8008468:	b29b      	uxth	r3, r3
 800846a:	3b01      	subs	r3, #1
 800846c:	b29a      	uxth	r2, r3
 800846e:	68fb      	ldr	r3, [r7, #12]
 8008470:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8008474:	2301      	movs	r3, #1
 8008476:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8008478:	f7fc fbce 	bl	8004c18 <HAL_GetTick>
 800847c:	4602      	mov	r2, r0
 800847e:	69fb      	ldr	r3, [r7, #28]
 8008480:	1ad3      	subs	r3, r2, r3
 8008482:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008484:	429a      	cmp	r2, r3
 8008486:	d803      	bhi.n	8008490 <HAL_SPI_TransmitReceive+0x3c2>
 8008488:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800848a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800848e:	d102      	bne.n	8008496 <HAL_SPI_TransmitReceive+0x3c8>
 8008490:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008492:	2b00      	cmp	r3, #0
 8008494:	d103      	bne.n	800849e <HAL_SPI_TransmitReceive+0x3d0>
      {
        errorcode = HAL_TIMEOUT;
 8008496:	2303      	movs	r3, #3
 8008498:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 800849c:	e01c      	b.n	80084d8 <HAL_SPI_TransmitReceive+0x40a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800849e:	68fb      	ldr	r3, [r7, #12]
 80084a0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80084a2:	b29b      	uxth	r3, r3
 80084a4:	2b00      	cmp	r3, #0
 80084a6:	f47f af5b 	bne.w	8008360 <HAL_SPI_TransmitReceive+0x292>
 80084aa:	68fb      	ldr	r3, [r7, #12]
 80084ac:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80084b0:	b29b      	uxth	r3, r3
 80084b2:	2b00      	cmp	r3, #0
 80084b4:	f47f af54 	bne.w	8008360 <HAL_SPI_TransmitReceive+0x292>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80084b8:	69fa      	ldr	r2, [r7, #28]
 80084ba:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80084bc:	68f8      	ldr	r0, [r7, #12]
 80084be:	f000 f937 	bl	8008730 <SPI_EndRxTxTransaction>
 80084c2:	4603      	mov	r3, r0
 80084c4:	2b00      	cmp	r3, #0
 80084c6:	d006      	beq.n	80084d6 <HAL_SPI_TransmitReceive+0x408>
  {
    errorcode = HAL_ERROR;
 80084c8:	2301      	movs	r3, #1
 80084ca:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80084ce:	68fb      	ldr	r3, [r7, #12]
 80084d0:	2220      	movs	r2, #32
 80084d2:	661a      	str	r2, [r3, #96]	; 0x60
 80084d4:	e000      	b.n	80084d8 <HAL_SPI_TransmitReceive+0x40a>
  }

error :
 80084d6:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 80084d8:	68fb      	ldr	r3, [r7, #12]
 80084da:	2201      	movs	r2, #1
 80084dc:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  __HAL_UNLOCK(hspi);
 80084e0:	68fb      	ldr	r3, [r7, #12]
 80084e2:	2200      	movs	r2, #0
 80084e4:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 80084e8:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
}
 80084ec:	4618      	mov	r0, r3
 80084ee:	3728      	adds	r7, #40	; 0x28
 80084f0:	46bd      	mov	sp, r7
 80084f2:	bd80      	pop	{r7, pc}

080084f4 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80084f4:	b580      	push	{r7, lr}
 80084f6:	b088      	sub	sp, #32
 80084f8:	af00      	add	r7, sp, #0
 80084fa:	60f8      	str	r0, [r7, #12]
 80084fc:	60b9      	str	r1, [r7, #8]
 80084fe:	603b      	str	r3, [r7, #0]
 8008500:	4613      	mov	r3, r2
 8008502:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8008504:	f7fc fb88 	bl	8004c18 <HAL_GetTick>
 8008508:	4602      	mov	r2, r0
 800850a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800850c:	1a9b      	subs	r3, r3, r2
 800850e:	683a      	ldr	r2, [r7, #0]
 8008510:	4413      	add	r3, r2
 8008512:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8008514:	f7fc fb80 	bl	8004c18 <HAL_GetTick>
 8008518:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800851a:	4b39      	ldr	r3, [pc, #228]	; (8008600 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 800851c:	681b      	ldr	r3, [r3, #0]
 800851e:	015b      	lsls	r3, r3, #5
 8008520:	0d1b      	lsrs	r3, r3, #20
 8008522:	69fa      	ldr	r2, [r7, #28]
 8008524:	fb02 f303 	mul.w	r3, r2, r3
 8008528:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800852a:	e054      	b.n	80085d6 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 800852c:	683b      	ldr	r3, [r7, #0]
 800852e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008532:	d050      	beq.n	80085d6 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8008534:	f7fc fb70 	bl	8004c18 <HAL_GetTick>
 8008538:	4602      	mov	r2, r0
 800853a:	69bb      	ldr	r3, [r7, #24]
 800853c:	1ad3      	subs	r3, r2, r3
 800853e:	69fa      	ldr	r2, [r7, #28]
 8008540:	429a      	cmp	r2, r3
 8008542:	d902      	bls.n	800854a <SPI_WaitFlagStateUntilTimeout+0x56>
 8008544:	69fb      	ldr	r3, [r7, #28]
 8008546:	2b00      	cmp	r3, #0
 8008548:	d13d      	bne.n	80085c6 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800854a:	68fb      	ldr	r3, [r7, #12]
 800854c:	681b      	ldr	r3, [r3, #0]
 800854e:	685a      	ldr	r2, [r3, #4]
 8008550:	68fb      	ldr	r3, [r7, #12]
 8008552:	681b      	ldr	r3, [r3, #0]
 8008554:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8008558:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800855a:	68fb      	ldr	r3, [r7, #12]
 800855c:	685b      	ldr	r3, [r3, #4]
 800855e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8008562:	d111      	bne.n	8008588 <SPI_WaitFlagStateUntilTimeout+0x94>
 8008564:	68fb      	ldr	r3, [r7, #12]
 8008566:	689b      	ldr	r3, [r3, #8]
 8008568:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800856c:	d004      	beq.n	8008578 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800856e:	68fb      	ldr	r3, [r7, #12]
 8008570:	689b      	ldr	r3, [r3, #8]
 8008572:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008576:	d107      	bne.n	8008588 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8008578:	68fb      	ldr	r3, [r7, #12]
 800857a:	681b      	ldr	r3, [r3, #0]
 800857c:	681a      	ldr	r2, [r3, #0]
 800857e:	68fb      	ldr	r3, [r7, #12]
 8008580:	681b      	ldr	r3, [r3, #0]
 8008582:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8008586:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8008588:	68fb      	ldr	r3, [r7, #12]
 800858a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800858c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8008590:	d10f      	bne.n	80085b2 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8008592:	68fb      	ldr	r3, [r7, #12]
 8008594:	681b      	ldr	r3, [r3, #0]
 8008596:	681a      	ldr	r2, [r3, #0]
 8008598:	68fb      	ldr	r3, [r7, #12]
 800859a:	681b      	ldr	r3, [r3, #0]
 800859c:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80085a0:	601a      	str	r2, [r3, #0]
 80085a2:	68fb      	ldr	r3, [r7, #12]
 80085a4:	681b      	ldr	r3, [r3, #0]
 80085a6:	681a      	ldr	r2, [r3, #0]
 80085a8:	68fb      	ldr	r3, [r7, #12]
 80085aa:	681b      	ldr	r3, [r3, #0]
 80085ac:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80085b0:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80085b2:	68fb      	ldr	r3, [r7, #12]
 80085b4:	2201      	movs	r2, #1
 80085b6:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80085ba:	68fb      	ldr	r3, [r7, #12]
 80085bc:	2200      	movs	r2, #0
 80085be:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 80085c2:	2303      	movs	r3, #3
 80085c4:	e017      	b.n	80085f6 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 80085c6:	697b      	ldr	r3, [r7, #20]
 80085c8:	2b00      	cmp	r3, #0
 80085ca:	d101      	bne.n	80085d0 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 80085cc:	2300      	movs	r3, #0
 80085ce:	61fb      	str	r3, [r7, #28]
      }
      count--;
 80085d0:	697b      	ldr	r3, [r7, #20]
 80085d2:	3b01      	subs	r3, #1
 80085d4:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80085d6:	68fb      	ldr	r3, [r7, #12]
 80085d8:	681b      	ldr	r3, [r3, #0]
 80085da:	689a      	ldr	r2, [r3, #8]
 80085dc:	68bb      	ldr	r3, [r7, #8]
 80085de:	4013      	ands	r3, r2
 80085e0:	68ba      	ldr	r2, [r7, #8]
 80085e2:	429a      	cmp	r2, r3
 80085e4:	bf0c      	ite	eq
 80085e6:	2301      	moveq	r3, #1
 80085e8:	2300      	movne	r3, #0
 80085ea:	b2db      	uxtb	r3, r3
 80085ec:	461a      	mov	r2, r3
 80085ee:	79fb      	ldrb	r3, [r7, #7]
 80085f0:	429a      	cmp	r2, r3
 80085f2:	d19b      	bne.n	800852c <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 80085f4:	2300      	movs	r3, #0
}
 80085f6:	4618      	mov	r0, r3
 80085f8:	3720      	adds	r7, #32
 80085fa:	46bd      	mov	sp, r7
 80085fc:	bd80      	pop	{r7, pc}
 80085fe:	bf00      	nop
 8008600:	20000008 	.word	0x20000008

08008604 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8008604:	b580      	push	{r7, lr}
 8008606:	b08a      	sub	sp, #40	; 0x28
 8008608:	af00      	add	r7, sp, #0
 800860a:	60f8      	str	r0, [r7, #12]
 800860c:	60b9      	str	r1, [r7, #8]
 800860e:	607a      	str	r2, [r7, #4]
 8008610:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  * ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8008612:	2300      	movs	r3, #0
 8008614:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8008616:	f7fc faff 	bl	8004c18 <HAL_GetTick>
 800861a:	4602      	mov	r2, r0
 800861c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800861e:	1a9b      	subs	r3, r3, r2
 8008620:	683a      	ldr	r2, [r7, #0]
 8008622:	4413      	add	r3, r2
 8008624:	627b      	str	r3, [r7, #36]	; 0x24
  tmp_tickstart = HAL_GetTick();
 8008626:	f7fc faf7 	bl	8004c18 <HAL_GetTick>
 800862a:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 800862c:	68fb      	ldr	r3, [r7, #12]
 800862e:	681b      	ldr	r3, [r3, #0]
 8008630:	330c      	adds	r3, #12
 8008632:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8008634:	4b3d      	ldr	r3, [pc, #244]	; (800872c <SPI_WaitFifoStateUntilTimeout+0x128>)
 8008636:	681a      	ldr	r2, [r3, #0]
 8008638:	4613      	mov	r3, r2
 800863a:	009b      	lsls	r3, r3, #2
 800863c:	4413      	add	r3, r2
 800863e:	00da      	lsls	r2, r3, #3
 8008640:	1ad3      	subs	r3, r2, r3
 8008642:	0d1b      	lsrs	r3, r3, #20
 8008644:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008646:	fb02 f303 	mul.w	r3, r2, r3
 800864a:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 800864c:	e060      	b.n	8008710 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 800864e:	68bb      	ldr	r3, [r7, #8]
 8008650:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 8008654:	d107      	bne.n	8008666 <SPI_WaitFifoStateUntilTimeout+0x62>
 8008656:	687b      	ldr	r3, [r7, #4]
 8008658:	2b00      	cmp	r3, #0
 800865a:	d104      	bne.n	8008666 <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 800865c:	69fb      	ldr	r3, [r7, #28]
 800865e:	781b      	ldrb	r3, [r3, #0]
 8008660:	b2db      	uxtb	r3, r3
 8008662:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8008664:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 8008666:	683b      	ldr	r3, [r7, #0]
 8008668:	f1b3 3fff 	cmp.w	r3, #4294967295
 800866c:	d050      	beq.n	8008710 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800866e:	f7fc fad3 	bl	8004c18 <HAL_GetTick>
 8008672:	4602      	mov	r2, r0
 8008674:	6a3b      	ldr	r3, [r7, #32]
 8008676:	1ad3      	subs	r3, r2, r3
 8008678:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800867a:	429a      	cmp	r2, r3
 800867c:	d902      	bls.n	8008684 <SPI_WaitFifoStateUntilTimeout+0x80>
 800867e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008680:	2b00      	cmp	r3, #0
 8008682:	d13d      	bne.n	8008700 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8008684:	68fb      	ldr	r3, [r7, #12]
 8008686:	681b      	ldr	r3, [r3, #0]
 8008688:	685a      	ldr	r2, [r3, #4]
 800868a:	68fb      	ldr	r3, [r7, #12]
 800868c:	681b      	ldr	r3, [r3, #0]
 800868e:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8008692:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8008694:	68fb      	ldr	r3, [r7, #12]
 8008696:	685b      	ldr	r3, [r3, #4]
 8008698:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800869c:	d111      	bne.n	80086c2 <SPI_WaitFifoStateUntilTimeout+0xbe>
 800869e:	68fb      	ldr	r3, [r7, #12]
 80086a0:	689b      	ldr	r3, [r3, #8]
 80086a2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80086a6:	d004      	beq.n	80086b2 <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80086a8:	68fb      	ldr	r3, [r7, #12]
 80086aa:	689b      	ldr	r3, [r3, #8]
 80086ac:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80086b0:	d107      	bne.n	80086c2 <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80086b2:	68fb      	ldr	r3, [r7, #12]
 80086b4:	681b      	ldr	r3, [r3, #0]
 80086b6:	681a      	ldr	r2, [r3, #0]
 80086b8:	68fb      	ldr	r3, [r7, #12]
 80086ba:	681b      	ldr	r3, [r3, #0]
 80086bc:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80086c0:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80086c2:	68fb      	ldr	r3, [r7, #12]
 80086c4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80086c6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80086ca:	d10f      	bne.n	80086ec <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 80086cc:	68fb      	ldr	r3, [r7, #12]
 80086ce:	681b      	ldr	r3, [r3, #0]
 80086d0:	681a      	ldr	r2, [r3, #0]
 80086d2:	68fb      	ldr	r3, [r7, #12]
 80086d4:	681b      	ldr	r3, [r3, #0]
 80086d6:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80086da:	601a      	str	r2, [r3, #0]
 80086dc:	68fb      	ldr	r3, [r7, #12]
 80086de:	681b      	ldr	r3, [r3, #0]
 80086e0:	681a      	ldr	r2, [r3, #0]
 80086e2:	68fb      	ldr	r3, [r7, #12]
 80086e4:	681b      	ldr	r3, [r3, #0]
 80086e6:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80086ea:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80086ec:	68fb      	ldr	r3, [r7, #12]
 80086ee:	2201      	movs	r2, #1
 80086f0:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80086f4:	68fb      	ldr	r3, [r7, #12]
 80086f6:	2200      	movs	r2, #0
 80086f8:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 80086fc:	2303      	movs	r3, #3
 80086fe:	e010      	b.n	8008722 <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 8008700:	69bb      	ldr	r3, [r7, #24]
 8008702:	2b00      	cmp	r3, #0
 8008704:	d101      	bne.n	800870a <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 8008706:	2300      	movs	r3, #0
 8008708:	627b      	str	r3, [r7, #36]	; 0x24
      }      
      count--;
 800870a:	69bb      	ldr	r3, [r7, #24]
 800870c:	3b01      	subs	r3, #1
 800870e:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8008710:	68fb      	ldr	r3, [r7, #12]
 8008712:	681b      	ldr	r3, [r3, #0]
 8008714:	689a      	ldr	r2, [r3, #8]
 8008716:	68bb      	ldr	r3, [r7, #8]
 8008718:	4013      	ands	r3, r2
 800871a:	687a      	ldr	r2, [r7, #4]
 800871c:	429a      	cmp	r2, r3
 800871e:	d196      	bne.n	800864e <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 8008720:	2300      	movs	r3, #0
}
 8008722:	4618      	mov	r0, r3
 8008724:	3728      	adds	r7, #40	; 0x28
 8008726:	46bd      	mov	sp, r7
 8008728:	bd80      	pop	{r7, pc}
 800872a:	bf00      	nop
 800872c:	20000008 	.word	0x20000008

08008730 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8008730:	b580      	push	{r7, lr}
 8008732:	b086      	sub	sp, #24
 8008734:	af02      	add	r7, sp, #8
 8008736:	60f8      	str	r0, [r7, #12]
 8008738:	60b9      	str	r1, [r7, #8]
 800873a:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800873c:	687b      	ldr	r3, [r7, #4]
 800873e:	9300      	str	r3, [sp, #0]
 8008740:	68bb      	ldr	r3, [r7, #8]
 8008742:	2200      	movs	r2, #0
 8008744:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 8008748:	68f8      	ldr	r0, [r7, #12]
 800874a:	f7ff ff5b 	bl	8008604 <SPI_WaitFifoStateUntilTimeout>
 800874e:	4603      	mov	r3, r0
 8008750:	2b00      	cmp	r3, #0
 8008752:	d007      	beq.n	8008764 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8008754:	68fb      	ldr	r3, [r7, #12]
 8008756:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008758:	f043 0220 	orr.w	r2, r3, #32
 800875c:	68fb      	ldr	r3, [r7, #12]
 800875e:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8008760:	2303      	movs	r3, #3
 8008762:	e027      	b.n	80087b4 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8008764:	687b      	ldr	r3, [r7, #4]
 8008766:	9300      	str	r3, [sp, #0]
 8008768:	68bb      	ldr	r3, [r7, #8]
 800876a:	2200      	movs	r2, #0
 800876c:	2180      	movs	r1, #128	; 0x80
 800876e:	68f8      	ldr	r0, [r7, #12]
 8008770:	f7ff fec0 	bl	80084f4 <SPI_WaitFlagStateUntilTimeout>
 8008774:	4603      	mov	r3, r0
 8008776:	2b00      	cmp	r3, #0
 8008778:	d007      	beq.n	800878a <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800877a:	68fb      	ldr	r3, [r7, #12]
 800877c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800877e:	f043 0220 	orr.w	r2, r3, #32
 8008782:	68fb      	ldr	r3, [r7, #12]
 8008784:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8008786:	2303      	movs	r3, #3
 8008788:	e014      	b.n	80087b4 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800878a:	687b      	ldr	r3, [r7, #4]
 800878c:	9300      	str	r3, [sp, #0]
 800878e:	68bb      	ldr	r3, [r7, #8]
 8008790:	2200      	movs	r2, #0
 8008792:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 8008796:	68f8      	ldr	r0, [r7, #12]
 8008798:	f7ff ff34 	bl	8008604 <SPI_WaitFifoStateUntilTimeout>
 800879c:	4603      	mov	r3, r0
 800879e:	2b00      	cmp	r3, #0
 80087a0:	d007      	beq.n	80087b2 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80087a2:	68fb      	ldr	r3, [r7, #12]
 80087a4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80087a6:	f043 0220 	orr.w	r2, r3, #32
 80087aa:	68fb      	ldr	r3, [r7, #12]
 80087ac:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 80087ae:	2303      	movs	r3, #3
 80087b0:	e000      	b.n	80087b4 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 80087b2:	2300      	movs	r3, #0
}
 80087b4:	4618      	mov	r0, r3
 80087b6:	3710      	adds	r7, #16
 80087b8:	46bd      	mov	sp, r7
 80087ba:	bd80      	pop	{r7, pc}

080087bc <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80087bc:	b580      	push	{r7, lr}
 80087be:	b082      	sub	sp, #8
 80087c0:	af00      	add	r7, sp, #0
 80087c2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80087c4:	687b      	ldr	r3, [r7, #4]
 80087c6:	2b00      	cmp	r3, #0
 80087c8:	d101      	bne.n	80087ce <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80087ca:	2301      	movs	r3, #1
 80087cc:	e040      	b.n	8008850 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80087ce:	687b      	ldr	r3, [r7, #4]
 80087d0:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80087d2:	2b00      	cmp	r3, #0
 80087d4:	d106      	bne.n	80087e4 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80087d6:	687b      	ldr	r3, [r7, #4]
 80087d8:	2200      	movs	r2, #0
 80087da:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80087de:	6878      	ldr	r0, [r7, #4]
 80087e0:	f7fb fff6 	bl	80047d0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80087e4:	687b      	ldr	r3, [r7, #4]
 80087e6:	2224      	movs	r2, #36	; 0x24
 80087e8:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 80087ea:	687b      	ldr	r3, [r7, #4]
 80087ec:	681b      	ldr	r3, [r3, #0]
 80087ee:	681a      	ldr	r2, [r3, #0]
 80087f0:	687b      	ldr	r3, [r7, #4]
 80087f2:	681b      	ldr	r3, [r3, #0]
 80087f4:	f022 0201 	bic.w	r2, r2, #1
 80087f8:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80087fa:	6878      	ldr	r0, [r7, #4]
 80087fc:	f000 fc0c 	bl	8009018 <UART_SetConfig>
 8008800:	4603      	mov	r3, r0
 8008802:	2b01      	cmp	r3, #1
 8008804:	d101      	bne.n	800880a <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8008806:	2301      	movs	r3, #1
 8008808:	e022      	b.n	8008850 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800880a:	687b      	ldr	r3, [r7, #4]
 800880c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800880e:	2b00      	cmp	r3, #0
 8008810:	d002      	beq.n	8008818 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8008812:	6878      	ldr	r0, [r7, #4]
 8008814:	f000 fdd4 	bl	80093c0 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8008818:	687b      	ldr	r3, [r7, #4]
 800881a:	681b      	ldr	r3, [r3, #0]
 800881c:	685a      	ldr	r2, [r3, #4]
 800881e:	687b      	ldr	r3, [r7, #4]
 8008820:	681b      	ldr	r3, [r3, #0]
 8008822:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8008826:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8008828:	687b      	ldr	r3, [r7, #4]
 800882a:	681b      	ldr	r3, [r3, #0]
 800882c:	689a      	ldr	r2, [r3, #8]
 800882e:	687b      	ldr	r3, [r7, #4]
 8008830:	681b      	ldr	r3, [r3, #0]
 8008832:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8008836:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8008838:	687b      	ldr	r3, [r7, #4]
 800883a:	681b      	ldr	r3, [r3, #0]
 800883c:	681a      	ldr	r2, [r3, #0]
 800883e:	687b      	ldr	r3, [r7, #4]
 8008840:	681b      	ldr	r3, [r3, #0]
 8008842:	f042 0201 	orr.w	r2, r2, #1
 8008846:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8008848:	6878      	ldr	r0, [r7, #4]
 800884a:	f000 fe5b 	bl	8009504 <UART_CheckIdleState>
 800884e:	4603      	mov	r3, r0
}
 8008850:	4618      	mov	r0, r3
 8008852:	3708      	adds	r7, #8
 8008854:	46bd      	mov	sp, r7
 8008856:	bd80      	pop	{r7, pc}

08008858 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8008858:	b580      	push	{r7, lr}
 800885a:	b08a      	sub	sp, #40	; 0x28
 800885c:	af02      	add	r7, sp, #8
 800885e:	60f8      	str	r0, [r7, #12]
 8008860:	60b9      	str	r1, [r7, #8]
 8008862:	603b      	str	r3, [r7, #0]
 8008864:	4613      	mov	r3, r2
 8008866:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8008868:	68fb      	ldr	r3, [r7, #12]
 800886a:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800886c:	2b20      	cmp	r3, #32
 800886e:	f040 8082 	bne.w	8008976 <HAL_UART_Transmit+0x11e>
  {
    if ((pData == NULL) || (Size == 0U))
 8008872:	68bb      	ldr	r3, [r7, #8]
 8008874:	2b00      	cmp	r3, #0
 8008876:	d002      	beq.n	800887e <HAL_UART_Transmit+0x26>
 8008878:	88fb      	ldrh	r3, [r7, #6]
 800887a:	2b00      	cmp	r3, #0
 800887c:	d101      	bne.n	8008882 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 800887e:	2301      	movs	r3, #1
 8008880:	e07a      	b.n	8008978 <HAL_UART_Transmit+0x120>
    }

    __HAL_LOCK(huart);
 8008882:	68fb      	ldr	r3, [r7, #12]
 8008884:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 8008888:	2b01      	cmp	r3, #1
 800888a:	d101      	bne.n	8008890 <HAL_UART_Transmit+0x38>
 800888c:	2302      	movs	r3, #2
 800888e:	e073      	b.n	8008978 <HAL_UART_Transmit+0x120>
 8008890:	68fb      	ldr	r3, [r7, #12]
 8008892:	2201      	movs	r2, #1
 8008894:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008898:	68fb      	ldr	r3, [r7, #12]
 800889a:	2200      	movs	r2, #0
 800889c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80088a0:	68fb      	ldr	r3, [r7, #12]
 80088a2:	2221      	movs	r2, #33	; 0x21
 80088a4:	679a      	str	r2, [r3, #120]	; 0x78

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80088a6:	f7fc f9b7 	bl	8004c18 <HAL_GetTick>
 80088aa:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 80088ac:	68fb      	ldr	r3, [r7, #12]
 80088ae:	88fa      	ldrh	r2, [r7, #6]
 80088b0:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 80088b4:	68fb      	ldr	r3, [r7, #12]
 80088b6:	88fa      	ldrh	r2, [r7, #6]
 80088b8:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80088bc:	68fb      	ldr	r3, [r7, #12]
 80088be:	689b      	ldr	r3, [r3, #8]
 80088c0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80088c4:	d108      	bne.n	80088d8 <HAL_UART_Transmit+0x80>
 80088c6:	68fb      	ldr	r3, [r7, #12]
 80088c8:	691b      	ldr	r3, [r3, #16]
 80088ca:	2b00      	cmp	r3, #0
 80088cc:	d104      	bne.n	80088d8 <HAL_UART_Transmit+0x80>
    {
      pdata8bits  = NULL;
 80088ce:	2300      	movs	r3, #0
 80088d0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 80088d2:	68bb      	ldr	r3, [r7, #8]
 80088d4:	61bb      	str	r3, [r7, #24]
 80088d6:	e003      	b.n	80088e0 <HAL_UART_Transmit+0x88>
    }
    else
    {
      pdata8bits  = pData;
 80088d8:	68bb      	ldr	r3, [r7, #8]
 80088da:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80088dc:	2300      	movs	r3, #0
 80088de:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 80088e0:	68fb      	ldr	r3, [r7, #12]
 80088e2:	2200      	movs	r2, #0
 80088e4:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    while (huart->TxXferCount > 0U)
 80088e8:	e02d      	b.n	8008946 <HAL_UART_Transmit+0xee>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80088ea:	683b      	ldr	r3, [r7, #0]
 80088ec:	9300      	str	r3, [sp, #0]
 80088ee:	697b      	ldr	r3, [r7, #20]
 80088f0:	2200      	movs	r2, #0
 80088f2:	2180      	movs	r1, #128	; 0x80
 80088f4:	68f8      	ldr	r0, [r7, #12]
 80088f6:	f000 fe4e 	bl	8009596 <UART_WaitOnFlagUntilTimeout>
 80088fa:	4603      	mov	r3, r0
 80088fc:	2b00      	cmp	r3, #0
 80088fe:	d001      	beq.n	8008904 <HAL_UART_Transmit+0xac>
      {
        return HAL_TIMEOUT;
 8008900:	2303      	movs	r3, #3
 8008902:	e039      	b.n	8008978 <HAL_UART_Transmit+0x120>
      }
      if (pdata8bits == NULL)
 8008904:	69fb      	ldr	r3, [r7, #28]
 8008906:	2b00      	cmp	r3, #0
 8008908:	d10b      	bne.n	8008922 <HAL_UART_Transmit+0xca>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800890a:	69bb      	ldr	r3, [r7, #24]
 800890c:	881a      	ldrh	r2, [r3, #0]
 800890e:	68fb      	ldr	r3, [r7, #12]
 8008910:	681b      	ldr	r3, [r3, #0]
 8008912:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8008916:	b292      	uxth	r2, r2
 8008918:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 800891a:	69bb      	ldr	r3, [r7, #24]
 800891c:	3302      	adds	r3, #2
 800891e:	61bb      	str	r3, [r7, #24]
 8008920:	e008      	b.n	8008934 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8008922:	69fb      	ldr	r3, [r7, #28]
 8008924:	781a      	ldrb	r2, [r3, #0]
 8008926:	68fb      	ldr	r3, [r7, #12]
 8008928:	681b      	ldr	r3, [r3, #0]
 800892a:	b292      	uxth	r2, r2
 800892c:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 800892e:	69fb      	ldr	r3, [r7, #28]
 8008930:	3301      	adds	r3, #1
 8008932:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8008934:	68fb      	ldr	r3, [r7, #12]
 8008936:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 800893a:	b29b      	uxth	r3, r3
 800893c:	3b01      	subs	r3, #1
 800893e:	b29a      	uxth	r2, r3
 8008940:	68fb      	ldr	r3, [r7, #12]
 8008942:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 8008946:	68fb      	ldr	r3, [r7, #12]
 8008948:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 800894c:	b29b      	uxth	r3, r3
 800894e:	2b00      	cmp	r3, #0
 8008950:	d1cb      	bne.n	80088ea <HAL_UART_Transmit+0x92>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8008952:	683b      	ldr	r3, [r7, #0]
 8008954:	9300      	str	r3, [sp, #0]
 8008956:	697b      	ldr	r3, [r7, #20]
 8008958:	2200      	movs	r2, #0
 800895a:	2140      	movs	r1, #64	; 0x40
 800895c:	68f8      	ldr	r0, [r7, #12]
 800895e:	f000 fe1a 	bl	8009596 <UART_WaitOnFlagUntilTimeout>
 8008962:	4603      	mov	r3, r0
 8008964:	2b00      	cmp	r3, #0
 8008966:	d001      	beq.n	800896c <HAL_UART_Transmit+0x114>
    {
      return HAL_TIMEOUT;
 8008968:	2303      	movs	r3, #3
 800896a:	e005      	b.n	8008978 <HAL_UART_Transmit+0x120>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800896c:	68fb      	ldr	r3, [r7, #12]
 800896e:	2220      	movs	r2, #32
 8008970:	679a      	str	r2, [r3, #120]	; 0x78

    return HAL_OK;
 8008972:	2300      	movs	r3, #0
 8008974:	e000      	b.n	8008978 <HAL_UART_Transmit+0x120>
  }
  else
  {
    return HAL_BUSY;
 8008976:	2302      	movs	r3, #2
  }
}
 8008978:	4618      	mov	r0, r3
 800897a:	3720      	adds	r7, #32
 800897c:	46bd      	mov	sp, r7
 800897e:	bd80      	pop	{r7, pc}

08008980 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8008980:	b580      	push	{r7, lr}
 8008982:	b08a      	sub	sp, #40	; 0x28
 8008984:	af00      	add	r7, sp, #0
 8008986:	60f8      	str	r0, [r7, #12]
 8008988:	60b9      	str	r1, [r7, #8]
 800898a:	4613      	mov	r3, r2
 800898c:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800898e:	68fb      	ldr	r3, [r7, #12]
 8008990:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8008992:	2b20      	cmp	r3, #32
 8008994:	d13d      	bne.n	8008a12 <HAL_UART_Receive_IT+0x92>
  {
    if ((pData == NULL) || (Size == 0U))
 8008996:	68bb      	ldr	r3, [r7, #8]
 8008998:	2b00      	cmp	r3, #0
 800899a:	d002      	beq.n	80089a2 <HAL_UART_Receive_IT+0x22>
 800899c:	88fb      	ldrh	r3, [r7, #6]
 800899e:	2b00      	cmp	r3, #0
 80089a0:	d101      	bne.n	80089a6 <HAL_UART_Receive_IT+0x26>
    {
      return HAL_ERROR;
 80089a2:	2301      	movs	r3, #1
 80089a4:	e036      	b.n	8008a14 <HAL_UART_Receive_IT+0x94>
    }

    __HAL_LOCK(huart);
 80089a6:	68fb      	ldr	r3, [r7, #12]
 80089a8:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 80089ac:	2b01      	cmp	r3, #1
 80089ae:	d101      	bne.n	80089b4 <HAL_UART_Receive_IT+0x34>
 80089b0:	2302      	movs	r3, #2
 80089b2:	e02f      	b.n	8008a14 <HAL_UART_Receive_IT+0x94>
 80089b4:	68fb      	ldr	r3, [r7, #12]
 80089b6:	2201      	movs	r2, #1
 80089b8:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80089bc:	68fb      	ldr	r3, [r7, #12]
 80089be:	2200      	movs	r2, #0
 80089c0:	661a      	str	r2, [r3, #96]	; 0x60

    /* Check that USART RTOEN bit is set */
    if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80089c2:	68fb      	ldr	r3, [r7, #12]
 80089c4:	681b      	ldr	r3, [r3, #0]
 80089c6:	685b      	ldr	r3, [r3, #4]
 80089c8:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80089cc:	2b00      	cmp	r3, #0
 80089ce:	d018      	beq.n	8008a02 <HAL_UART_Receive_IT+0x82>
    {
      /* Enable the UART Receiver Timeout Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80089d0:	68fb      	ldr	r3, [r7, #12]
 80089d2:	681b      	ldr	r3, [r3, #0]
 80089d4:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80089d6:	697b      	ldr	r3, [r7, #20]
 80089d8:	e853 3f00 	ldrex	r3, [r3]
 80089dc:	613b      	str	r3, [r7, #16]
   return(result);
 80089de:	693b      	ldr	r3, [r7, #16]
 80089e0:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80089e4:	627b      	str	r3, [r7, #36]	; 0x24
 80089e6:	68fb      	ldr	r3, [r7, #12]
 80089e8:	681b      	ldr	r3, [r3, #0]
 80089ea:	461a      	mov	r2, r3
 80089ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80089ee:	623b      	str	r3, [r7, #32]
 80089f0:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80089f2:	69f9      	ldr	r1, [r7, #28]
 80089f4:	6a3a      	ldr	r2, [r7, #32]
 80089f6:	e841 2300 	strex	r3, r2, [r1]
 80089fa:	61bb      	str	r3, [r7, #24]
   return(result);
 80089fc:	69bb      	ldr	r3, [r7, #24]
 80089fe:	2b00      	cmp	r3, #0
 8008a00:	d1e6      	bne.n	80089d0 <HAL_UART_Receive_IT+0x50>
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 8008a02:	88fb      	ldrh	r3, [r7, #6]
 8008a04:	461a      	mov	r2, r3
 8008a06:	68b9      	ldr	r1, [r7, #8]
 8008a08:	68f8      	ldr	r0, [r7, #12]
 8008a0a:	f000 fe89 	bl	8009720 <UART_Start_Receive_IT>
 8008a0e:	4603      	mov	r3, r0
 8008a10:	e000      	b.n	8008a14 <HAL_UART_Receive_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8008a12:	2302      	movs	r3, #2
  }
}
 8008a14:	4618      	mov	r0, r3
 8008a16:	3728      	adds	r7, #40	; 0x28
 8008a18:	46bd      	mov	sp, r7
 8008a1a:	bd80      	pop	{r7, pc}

08008a1c <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8008a1c:	b580      	push	{r7, lr}
 8008a1e:	b0ba      	sub	sp, #232	; 0xe8
 8008a20:	af00      	add	r7, sp, #0
 8008a22:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8008a24:	687b      	ldr	r3, [r7, #4]
 8008a26:	681b      	ldr	r3, [r3, #0]
 8008a28:	69db      	ldr	r3, [r3, #28]
 8008a2a:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8008a2e:	687b      	ldr	r3, [r7, #4]
 8008a30:	681b      	ldr	r3, [r3, #0]
 8008a32:	681b      	ldr	r3, [r3, #0]
 8008a34:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8008a38:	687b      	ldr	r3, [r7, #4]
 8008a3a:	681b      	ldr	r3, [r3, #0]
 8008a3c:	689b      	ldr	r3, [r3, #8]
 8008a3e:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8008a42:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 8008a46:	f640 030f 	movw	r3, #2063	; 0x80f
 8008a4a:	4013      	ands	r3, r2
 8008a4c:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == 0U)
 8008a50:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8008a54:	2b00      	cmp	r3, #0
 8008a56:	d115      	bne.n	8008a84 <HAL_UART_IRQHandler+0x68>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8008a58:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008a5c:	f003 0320 	and.w	r3, r3, #32
 8008a60:	2b00      	cmp	r3, #0
 8008a62:	d00f      	beq.n	8008a84 <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8008a64:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008a68:	f003 0320 	and.w	r3, r3, #32
 8008a6c:	2b00      	cmp	r3, #0
 8008a6e:	d009      	beq.n	8008a84 <HAL_UART_IRQHandler+0x68>
    {
      if (huart->RxISR != NULL)
 8008a70:	687b      	ldr	r3, [r7, #4]
 8008a72:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8008a74:	2b00      	cmp	r3, #0
 8008a76:	f000 82a3 	beq.w	8008fc0 <HAL_UART_IRQHandler+0x5a4>
      {
        huart->RxISR(huart);
 8008a7a:	687b      	ldr	r3, [r7, #4]
 8008a7c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8008a7e:	6878      	ldr	r0, [r7, #4]
 8008a80:	4798      	blx	r3
      }
      return;
 8008a82:	e29d      	b.n	8008fc0 <HAL_UART_IRQHandler+0x5a4>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8008a84:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8008a88:	2b00      	cmp	r3, #0
 8008a8a:	f000 8117 	beq.w	8008cbc <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8008a8e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8008a92:	f003 0301 	and.w	r3, r3, #1
 8008a96:	2b00      	cmp	r3, #0
 8008a98:	d106      	bne.n	8008aa8 <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8008a9a:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 8008a9e:	4b85      	ldr	r3, [pc, #532]	; (8008cb4 <HAL_UART_IRQHandler+0x298>)
 8008aa0:	4013      	ands	r3, r2
 8008aa2:	2b00      	cmp	r3, #0
 8008aa4:	f000 810a 	beq.w	8008cbc <HAL_UART_IRQHandler+0x2a0>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8008aa8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008aac:	f003 0301 	and.w	r3, r3, #1
 8008ab0:	2b00      	cmp	r3, #0
 8008ab2:	d011      	beq.n	8008ad8 <HAL_UART_IRQHandler+0xbc>
 8008ab4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008ab8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008abc:	2b00      	cmp	r3, #0
 8008abe:	d00b      	beq.n	8008ad8 <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8008ac0:	687b      	ldr	r3, [r7, #4]
 8008ac2:	681b      	ldr	r3, [r3, #0]
 8008ac4:	2201      	movs	r2, #1
 8008ac6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8008ac8:	687b      	ldr	r3, [r7, #4]
 8008aca:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8008ace:	f043 0201 	orr.w	r2, r3, #1
 8008ad2:	687b      	ldr	r3, [r7, #4]
 8008ad4:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8008ad8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008adc:	f003 0302 	and.w	r3, r3, #2
 8008ae0:	2b00      	cmp	r3, #0
 8008ae2:	d011      	beq.n	8008b08 <HAL_UART_IRQHandler+0xec>
 8008ae4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8008ae8:	f003 0301 	and.w	r3, r3, #1
 8008aec:	2b00      	cmp	r3, #0
 8008aee:	d00b      	beq.n	8008b08 <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8008af0:	687b      	ldr	r3, [r7, #4]
 8008af2:	681b      	ldr	r3, [r3, #0]
 8008af4:	2202      	movs	r2, #2
 8008af6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8008af8:	687b      	ldr	r3, [r7, #4]
 8008afa:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8008afe:	f043 0204 	orr.w	r2, r3, #4
 8008b02:	687b      	ldr	r3, [r7, #4]
 8008b04:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8008b08:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008b0c:	f003 0304 	and.w	r3, r3, #4
 8008b10:	2b00      	cmp	r3, #0
 8008b12:	d011      	beq.n	8008b38 <HAL_UART_IRQHandler+0x11c>
 8008b14:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8008b18:	f003 0301 	and.w	r3, r3, #1
 8008b1c:	2b00      	cmp	r3, #0
 8008b1e:	d00b      	beq.n	8008b38 <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8008b20:	687b      	ldr	r3, [r7, #4]
 8008b22:	681b      	ldr	r3, [r3, #0]
 8008b24:	2204      	movs	r2, #4
 8008b26:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8008b28:	687b      	ldr	r3, [r7, #4]
 8008b2a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8008b2e:	f043 0202 	orr.w	r2, r3, #2
 8008b32:	687b      	ldr	r3, [r7, #4]
 8008b34:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8008b38:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008b3c:	f003 0308 	and.w	r3, r3, #8
 8008b40:	2b00      	cmp	r3, #0
 8008b42:	d017      	beq.n	8008b74 <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8008b44:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008b48:	f003 0320 	and.w	r3, r3, #32
 8008b4c:	2b00      	cmp	r3, #0
 8008b4e:	d105      	bne.n	8008b5c <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8008b50:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8008b54:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8008b58:	2b00      	cmp	r3, #0
 8008b5a:	d00b      	beq.n	8008b74 <HAL_UART_IRQHandler+0x158>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8008b5c:	687b      	ldr	r3, [r7, #4]
 8008b5e:	681b      	ldr	r3, [r3, #0]
 8008b60:	2208      	movs	r2, #8
 8008b62:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8008b64:	687b      	ldr	r3, [r7, #4]
 8008b66:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8008b6a:	f043 0208 	orr.w	r2, r3, #8
 8008b6e:	687b      	ldr	r3, [r7, #4]
 8008b70:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8008b74:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008b78:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8008b7c:	2b00      	cmp	r3, #0
 8008b7e:	d012      	beq.n	8008ba6 <HAL_UART_IRQHandler+0x18a>
 8008b80:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008b84:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8008b88:	2b00      	cmp	r3, #0
 8008b8a:	d00c      	beq.n	8008ba6 <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8008b8c:	687b      	ldr	r3, [r7, #4]
 8008b8e:	681b      	ldr	r3, [r3, #0]
 8008b90:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8008b94:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8008b96:	687b      	ldr	r3, [r7, #4]
 8008b98:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8008b9c:	f043 0220 	orr.w	r2, r3, #32
 8008ba0:	687b      	ldr	r3, [r7, #4]
 8008ba2:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8008ba6:	687b      	ldr	r3, [r7, #4]
 8008ba8:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8008bac:	2b00      	cmp	r3, #0
 8008bae:	f000 8209 	beq.w	8008fc4 <HAL_UART_IRQHandler+0x5a8>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8008bb2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008bb6:	f003 0320 	and.w	r3, r3, #32
 8008bba:	2b00      	cmp	r3, #0
 8008bbc:	d00d      	beq.n	8008bda <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8008bbe:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008bc2:	f003 0320 	and.w	r3, r3, #32
 8008bc6:	2b00      	cmp	r3, #0
 8008bc8:	d007      	beq.n	8008bda <HAL_UART_IRQHandler+0x1be>
      {
        if (huart->RxISR != NULL)
 8008bca:	687b      	ldr	r3, [r7, #4]
 8008bcc:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8008bce:	2b00      	cmp	r3, #0
 8008bd0:	d003      	beq.n	8008bda <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 8008bd2:	687b      	ldr	r3, [r7, #4]
 8008bd4:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8008bd6:	6878      	ldr	r0, [r7, #4]
 8008bd8:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8008bda:	687b      	ldr	r3, [r7, #4]
 8008bdc:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8008be0:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8008be4:	687b      	ldr	r3, [r7, #4]
 8008be6:	681b      	ldr	r3, [r3, #0]
 8008be8:	689b      	ldr	r3, [r3, #8]
 8008bea:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008bee:	2b40      	cmp	r3, #64	; 0x40
 8008bf0:	d005      	beq.n	8008bfe <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8008bf2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8008bf6:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8008bfa:	2b00      	cmp	r3, #0
 8008bfc:	d04f      	beq.n	8008c9e <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8008bfe:	6878      	ldr	r0, [r7, #4]
 8008c00:	f000 fe26 	bl	8009850 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008c04:	687b      	ldr	r3, [r7, #4]
 8008c06:	681b      	ldr	r3, [r3, #0]
 8008c08:	689b      	ldr	r3, [r3, #8]
 8008c0a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008c0e:	2b40      	cmp	r3, #64	; 0x40
 8008c10:	d141      	bne.n	8008c96 <HAL_UART_IRQHandler+0x27a>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008c12:	687b      	ldr	r3, [r7, #4]
 8008c14:	681b      	ldr	r3, [r3, #0]
 8008c16:	3308      	adds	r3, #8
 8008c18:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008c1c:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8008c20:	e853 3f00 	ldrex	r3, [r3]
 8008c24:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8008c28:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8008c2c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008c30:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8008c34:	687b      	ldr	r3, [r7, #4]
 8008c36:	681b      	ldr	r3, [r3, #0]
 8008c38:	3308      	adds	r3, #8
 8008c3a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8008c3e:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8008c42:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008c46:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8008c4a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8008c4e:	e841 2300 	strex	r3, r2, [r1]
 8008c52:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8008c56:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8008c5a:	2b00      	cmp	r3, #0
 8008c5c:	d1d9      	bne.n	8008c12 <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8008c5e:	687b      	ldr	r3, [r7, #4]
 8008c60:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008c62:	2b00      	cmp	r3, #0
 8008c64:	d013      	beq.n	8008c8e <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8008c66:	687b      	ldr	r3, [r7, #4]
 8008c68:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008c6a:	4a13      	ldr	r2, [pc, #76]	; (8008cb8 <HAL_UART_IRQHandler+0x29c>)
 8008c6c:	635a      	str	r2, [r3, #52]	; 0x34

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8008c6e:	687b      	ldr	r3, [r7, #4]
 8008c70:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008c72:	4618      	mov	r0, r3
 8008c74:	f7fc ff96 	bl	8005ba4 <HAL_DMA_Abort_IT>
 8008c78:	4603      	mov	r3, r0
 8008c7a:	2b00      	cmp	r3, #0
 8008c7c:	d017      	beq.n	8008cae <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8008c7e:	687b      	ldr	r3, [r7, #4]
 8008c80:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008c82:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008c84:	687a      	ldr	r2, [r7, #4]
 8008c86:	6f12      	ldr	r2, [r2, #112]	; 0x70
 8008c88:	4610      	mov	r0, r2
 8008c8a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008c8c:	e00f      	b.n	8008cae <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8008c8e:	6878      	ldr	r0, [r7, #4]
 8008c90:	f000 f9ac 	bl	8008fec <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008c94:	e00b      	b.n	8008cae <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8008c96:	6878      	ldr	r0, [r7, #4]
 8008c98:	f000 f9a8 	bl	8008fec <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008c9c:	e007      	b.n	8008cae <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8008c9e:	6878      	ldr	r0, [r7, #4]
 8008ca0:	f000 f9a4 	bl	8008fec <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008ca4:	687b      	ldr	r3, [r7, #4]
 8008ca6:	2200      	movs	r2, #0
 8008ca8:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
      }
    }
    return;
 8008cac:	e18a      	b.n	8008fc4 <HAL_UART_IRQHandler+0x5a8>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008cae:	bf00      	nop
    return;
 8008cb0:	e188      	b.n	8008fc4 <HAL_UART_IRQHandler+0x5a8>
 8008cb2:	bf00      	nop
 8008cb4:	04000120 	.word	0x04000120
 8008cb8:	08009917 	.word	0x08009917

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008cbc:	687b      	ldr	r3, [r7, #4]
 8008cbe:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008cc0:	2b01      	cmp	r3, #1
 8008cc2:	f040 8143 	bne.w	8008f4c <HAL_UART_IRQHandler+0x530>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8008cc6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008cca:	f003 0310 	and.w	r3, r3, #16
 8008cce:	2b00      	cmp	r3, #0
 8008cd0:	f000 813c 	beq.w	8008f4c <HAL_UART_IRQHandler+0x530>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8008cd4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008cd8:	f003 0310 	and.w	r3, r3, #16
 8008cdc:	2b00      	cmp	r3, #0
 8008cde:	f000 8135 	beq.w	8008f4c <HAL_UART_IRQHandler+0x530>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8008ce2:	687b      	ldr	r3, [r7, #4]
 8008ce4:	681b      	ldr	r3, [r3, #0]
 8008ce6:	2210      	movs	r2, #16
 8008ce8:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008cea:	687b      	ldr	r3, [r7, #4]
 8008cec:	681b      	ldr	r3, [r3, #0]
 8008cee:	689b      	ldr	r3, [r3, #8]
 8008cf0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008cf4:	2b40      	cmp	r3, #64	; 0x40
 8008cf6:	f040 80b1 	bne.w	8008e5c <HAL_UART_IRQHandler+0x440>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8008cfa:	687b      	ldr	r3, [r7, #4]
 8008cfc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008cfe:	681b      	ldr	r3, [r3, #0]
 8008d00:	685b      	ldr	r3, [r3, #4]
 8008d02:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8008d06:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8008d0a:	2b00      	cmp	r3, #0
 8008d0c:	f000 815c 	beq.w	8008fc8 <HAL_UART_IRQHandler+0x5ac>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8008d10:	687b      	ldr	r3, [r7, #4]
 8008d12:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8008d16:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8008d1a:	429a      	cmp	r2, r3
 8008d1c:	f080 8154 	bcs.w	8008fc8 <HAL_UART_IRQHandler+0x5ac>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8008d20:	687b      	ldr	r3, [r7, #4]
 8008d22:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8008d26:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8008d2a:	687b      	ldr	r3, [r7, #4]
 8008d2c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008d2e:	699b      	ldr	r3, [r3, #24]
 8008d30:	2b20      	cmp	r3, #32
 8008d32:	f000 8085 	beq.w	8008e40 <HAL_UART_IRQHandler+0x424>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008d36:	687b      	ldr	r3, [r7, #4]
 8008d38:	681b      	ldr	r3, [r3, #0]
 8008d3a:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008d3e:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8008d42:	e853 3f00 	ldrex	r3, [r3]
 8008d46:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8008d4a:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8008d4e:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8008d52:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8008d56:	687b      	ldr	r3, [r7, #4]
 8008d58:	681b      	ldr	r3, [r3, #0]
 8008d5a:	461a      	mov	r2, r3
 8008d5c:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8008d60:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8008d64:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008d68:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8008d6c:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8008d70:	e841 2300 	strex	r3, r2, [r1]
 8008d74:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8008d78:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8008d7c:	2b00      	cmp	r3, #0
 8008d7e:	d1da      	bne.n	8008d36 <HAL_UART_IRQHandler+0x31a>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008d80:	687b      	ldr	r3, [r7, #4]
 8008d82:	681b      	ldr	r3, [r3, #0]
 8008d84:	3308      	adds	r3, #8
 8008d86:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008d88:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8008d8a:	e853 3f00 	ldrex	r3, [r3]
 8008d8e:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8008d90:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8008d92:	f023 0301 	bic.w	r3, r3, #1
 8008d96:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8008d9a:	687b      	ldr	r3, [r7, #4]
 8008d9c:	681b      	ldr	r3, [r3, #0]
 8008d9e:	3308      	adds	r3, #8
 8008da0:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8008da4:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8008da8:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008daa:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8008dac:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8008db0:	e841 2300 	strex	r3, r2, [r1]
 8008db4:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8008db6:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8008db8:	2b00      	cmp	r3, #0
 8008dba:	d1e1      	bne.n	8008d80 <HAL_UART_IRQHandler+0x364>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008dbc:	687b      	ldr	r3, [r7, #4]
 8008dbe:	681b      	ldr	r3, [r3, #0]
 8008dc0:	3308      	adds	r3, #8
 8008dc2:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008dc4:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8008dc6:	e853 3f00 	ldrex	r3, [r3]
 8008dca:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8008dcc:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8008dce:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008dd2:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8008dd6:	687b      	ldr	r3, [r7, #4]
 8008dd8:	681b      	ldr	r3, [r3, #0]
 8008dda:	3308      	adds	r3, #8
 8008ddc:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8008de0:	66fa      	str	r2, [r7, #108]	; 0x6c
 8008de2:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008de4:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8008de6:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8008de8:	e841 2300 	strex	r3, r2, [r1]
 8008dec:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8008dee:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8008df0:	2b00      	cmp	r3, #0
 8008df2:	d1e3      	bne.n	8008dbc <HAL_UART_IRQHandler+0x3a0>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8008df4:	687b      	ldr	r3, [r7, #4]
 8008df6:	2220      	movs	r2, #32
 8008df8:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008dfa:	687b      	ldr	r3, [r7, #4]
 8008dfc:	2200      	movs	r2, #0
 8008dfe:	661a      	str	r2, [r3, #96]	; 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008e00:	687b      	ldr	r3, [r7, #4]
 8008e02:	681b      	ldr	r3, [r3, #0]
 8008e04:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008e06:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008e08:	e853 3f00 	ldrex	r3, [r3]
 8008e0c:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8008e0e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8008e10:	f023 0310 	bic.w	r3, r3, #16
 8008e14:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8008e18:	687b      	ldr	r3, [r7, #4]
 8008e1a:	681b      	ldr	r3, [r3, #0]
 8008e1c:	461a      	mov	r2, r3
 8008e1e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8008e22:	65bb      	str	r3, [r7, #88]	; 0x58
 8008e24:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008e26:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8008e28:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8008e2a:	e841 2300 	strex	r3, r2, [r1]
 8008e2e:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8008e30:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8008e32:	2b00      	cmp	r3, #0
 8008e34:	d1e4      	bne.n	8008e00 <HAL_UART_IRQHandler+0x3e4>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8008e36:	687b      	ldr	r3, [r7, #4]
 8008e38:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008e3a:	4618      	mov	r0, r3
 8008e3c:	f7fc fe79 	bl	8005b32 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8008e40:	687b      	ldr	r3, [r7, #4]
 8008e42:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 8008e46:	687b      	ldr	r3, [r7, #4]
 8008e48:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8008e4c:	b29b      	uxth	r3, r3
 8008e4e:	1ad3      	subs	r3, r2, r3
 8008e50:	b29b      	uxth	r3, r3
 8008e52:	4619      	mov	r1, r3
 8008e54:	6878      	ldr	r0, [r7, #4]
 8008e56:	f000 f8d3 	bl	8009000 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8008e5a:	e0b5      	b.n	8008fc8 <HAL_UART_IRQHandler+0x5ac>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8008e5c:	687b      	ldr	r3, [r7, #4]
 8008e5e:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 8008e62:	687b      	ldr	r3, [r7, #4]
 8008e64:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8008e68:	b29b      	uxth	r3, r3
 8008e6a:	1ad3      	subs	r3, r2, r3
 8008e6c:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8008e70:	687b      	ldr	r3, [r7, #4]
 8008e72:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8008e76:	b29b      	uxth	r3, r3
 8008e78:	2b00      	cmp	r3, #0
 8008e7a:	f000 80a7 	beq.w	8008fcc <HAL_UART_IRQHandler+0x5b0>
          && (nb_rx_data > 0U))
 8008e7e:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8008e82:	2b00      	cmp	r3, #0
 8008e84:	f000 80a2 	beq.w	8008fcc <HAL_UART_IRQHandler+0x5b0>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008e88:	687b      	ldr	r3, [r7, #4]
 8008e8a:	681b      	ldr	r3, [r3, #0]
 8008e8c:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008e8e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008e90:	e853 3f00 	ldrex	r3, [r3]
 8008e94:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8008e96:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008e98:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8008e9c:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8008ea0:	687b      	ldr	r3, [r7, #4]
 8008ea2:	681b      	ldr	r3, [r3, #0]
 8008ea4:	461a      	mov	r2, r3
 8008ea6:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8008eaa:	647b      	str	r3, [r7, #68]	; 0x44
 8008eac:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008eae:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8008eb0:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8008eb2:	e841 2300 	strex	r3, r2, [r1]
 8008eb6:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8008eb8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008eba:	2b00      	cmp	r3, #0
 8008ebc:	d1e4      	bne.n	8008e88 <HAL_UART_IRQHandler+0x46c>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008ebe:	687b      	ldr	r3, [r7, #4]
 8008ec0:	681b      	ldr	r3, [r3, #0]
 8008ec2:	3308      	adds	r3, #8
 8008ec4:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008ec6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008ec8:	e853 3f00 	ldrex	r3, [r3]
 8008ecc:	623b      	str	r3, [r7, #32]
   return(result);
 8008ece:	6a3b      	ldr	r3, [r7, #32]
 8008ed0:	f023 0301 	bic.w	r3, r3, #1
 8008ed4:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8008ed8:	687b      	ldr	r3, [r7, #4]
 8008eda:	681b      	ldr	r3, [r3, #0]
 8008edc:	3308      	adds	r3, #8
 8008ede:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8008ee2:	633a      	str	r2, [r7, #48]	; 0x30
 8008ee4:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008ee6:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8008ee8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008eea:	e841 2300 	strex	r3, r2, [r1]
 8008eee:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8008ef0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008ef2:	2b00      	cmp	r3, #0
 8008ef4:	d1e3      	bne.n	8008ebe <HAL_UART_IRQHandler+0x4a2>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8008ef6:	687b      	ldr	r3, [r7, #4]
 8008ef8:	2220      	movs	r2, #32
 8008efa:	67da      	str	r2, [r3, #124]	; 0x7c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008efc:	687b      	ldr	r3, [r7, #4]
 8008efe:	2200      	movs	r2, #0
 8008f00:	661a      	str	r2, [r3, #96]	; 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8008f02:	687b      	ldr	r3, [r7, #4]
 8008f04:	2200      	movs	r2, #0
 8008f06:	665a      	str	r2, [r3, #100]	; 0x64

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008f08:	687b      	ldr	r3, [r7, #4]
 8008f0a:	681b      	ldr	r3, [r3, #0]
 8008f0c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008f0e:	693b      	ldr	r3, [r7, #16]
 8008f10:	e853 3f00 	ldrex	r3, [r3]
 8008f14:	60fb      	str	r3, [r7, #12]
   return(result);
 8008f16:	68fb      	ldr	r3, [r7, #12]
 8008f18:	f023 0310 	bic.w	r3, r3, #16
 8008f1c:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8008f20:	687b      	ldr	r3, [r7, #4]
 8008f22:	681b      	ldr	r3, [r3, #0]
 8008f24:	461a      	mov	r2, r3
 8008f26:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8008f2a:	61fb      	str	r3, [r7, #28]
 8008f2c:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008f2e:	69b9      	ldr	r1, [r7, #24]
 8008f30:	69fa      	ldr	r2, [r7, #28]
 8008f32:	e841 2300 	strex	r3, r2, [r1]
 8008f36:	617b      	str	r3, [r7, #20]
   return(result);
 8008f38:	697b      	ldr	r3, [r7, #20]
 8008f3a:	2b00      	cmp	r3, #0
 8008f3c:	d1e4      	bne.n	8008f08 <HAL_UART_IRQHandler+0x4ec>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8008f3e:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8008f42:	4619      	mov	r1, r3
 8008f44:	6878      	ldr	r0, [r7, #4]
 8008f46:	f000 f85b 	bl	8009000 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8008f4a:	e03f      	b.n	8008fcc <HAL_UART_IRQHandler+0x5b0>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8008f4c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008f50:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8008f54:	2b00      	cmp	r3, #0
 8008f56:	d00e      	beq.n	8008f76 <HAL_UART_IRQHandler+0x55a>
 8008f58:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8008f5c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8008f60:	2b00      	cmp	r3, #0
 8008f62:	d008      	beq.n	8008f76 <HAL_UART_IRQHandler+0x55a>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8008f64:	687b      	ldr	r3, [r7, #4]
 8008f66:	681b      	ldr	r3, [r3, #0]
 8008f68:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8008f6c:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8008f6e:	6878      	ldr	r0, [r7, #4]
 8008f70:	f000 fe6d 	bl	8009c4e <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8008f74:	e02d      	b.n	8008fd2 <HAL_UART_IRQHandler+0x5b6>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 8008f76:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008f7a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008f7e:	2b00      	cmp	r3, #0
 8008f80:	d00e      	beq.n	8008fa0 <HAL_UART_IRQHandler+0x584>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8008f82:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008f86:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008f8a:	2b00      	cmp	r3, #0
 8008f8c:	d008      	beq.n	8008fa0 <HAL_UART_IRQHandler+0x584>
  {
    if (huart->TxISR != NULL)
 8008f8e:	687b      	ldr	r3, [r7, #4]
 8008f90:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8008f92:	2b00      	cmp	r3, #0
 8008f94:	d01c      	beq.n	8008fd0 <HAL_UART_IRQHandler+0x5b4>
    {
      huart->TxISR(huart);
 8008f96:	687b      	ldr	r3, [r7, #4]
 8008f98:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8008f9a:	6878      	ldr	r0, [r7, #4]
 8008f9c:	4798      	blx	r3
    }
    return;
 8008f9e:	e017      	b.n	8008fd0 <HAL_UART_IRQHandler+0x5b4>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8008fa0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008fa4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008fa8:	2b00      	cmp	r3, #0
 8008faa:	d012      	beq.n	8008fd2 <HAL_UART_IRQHandler+0x5b6>
 8008fac:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008fb0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008fb4:	2b00      	cmp	r3, #0
 8008fb6:	d00c      	beq.n	8008fd2 <HAL_UART_IRQHandler+0x5b6>
  {
    UART_EndTransmit_IT(huart);
 8008fb8:	6878      	ldr	r0, [r7, #4]
 8008fba:	f000 fcc2 	bl	8009942 <UART_EndTransmit_IT>
    return;
 8008fbe:	e008      	b.n	8008fd2 <HAL_UART_IRQHandler+0x5b6>
      return;
 8008fc0:	bf00      	nop
 8008fc2:	e006      	b.n	8008fd2 <HAL_UART_IRQHandler+0x5b6>
    return;
 8008fc4:	bf00      	nop
 8008fc6:	e004      	b.n	8008fd2 <HAL_UART_IRQHandler+0x5b6>
      return;
 8008fc8:	bf00      	nop
 8008fca:	e002      	b.n	8008fd2 <HAL_UART_IRQHandler+0x5b6>
      return;
 8008fcc:	bf00      	nop
 8008fce:	e000      	b.n	8008fd2 <HAL_UART_IRQHandler+0x5b6>
    return;
 8008fd0:	bf00      	nop
  }

}
 8008fd2:	37e8      	adds	r7, #232	; 0xe8
 8008fd4:	46bd      	mov	sp, r7
 8008fd6:	bd80      	pop	{r7, pc}

08008fd8 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8008fd8:	b480      	push	{r7}
 8008fda:	b083      	sub	sp, #12
 8008fdc:	af00      	add	r7, sp, #0
 8008fde:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8008fe0:	bf00      	nop
 8008fe2:	370c      	adds	r7, #12
 8008fe4:	46bd      	mov	sp, r7
 8008fe6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fea:	4770      	bx	lr

08008fec <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8008fec:	b480      	push	{r7}
 8008fee:	b083      	sub	sp, #12
 8008ff0:	af00      	add	r7, sp, #0
 8008ff2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8008ff4:	bf00      	nop
 8008ff6:	370c      	adds	r7, #12
 8008ff8:	46bd      	mov	sp, r7
 8008ffa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ffe:	4770      	bx	lr

08009000 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8009000:	b480      	push	{r7}
 8009002:	b083      	sub	sp, #12
 8009004:	af00      	add	r7, sp, #0
 8009006:	6078      	str	r0, [r7, #4]
 8009008:	460b      	mov	r3, r1
 800900a:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800900c:	bf00      	nop
 800900e:	370c      	adds	r7, #12
 8009010:	46bd      	mov	sp, r7
 8009012:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009016:	4770      	bx	lr

08009018 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8009018:	b580      	push	{r7, lr}
 800901a:	b088      	sub	sp, #32
 800901c:	af00      	add	r7, sp, #0
 800901e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8009020:	2300      	movs	r3, #0
 8009022:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8009024:	687b      	ldr	r3, [r7, #4]
 8009026:	689a      	ldr	r2, [r3, #8]
 8009028:	687b      	ldr	r3, [r7, #4]
 800902a:	691b      	ldr	r3, [r3, #16]
 800902c:	431a      	orrs	r2, r3
 800902e:	687b      	ldr	r3, [r7, #4]
 8009030:	695b      	ldr	r3, [r3, #20]
 8009032:	431a      	orrs	r2, r3
 8009034:	687b      	ldr	r3, [r7, #4]
 8009036:	69db      	ldr	r3, [r3, #28]
 8009038:	4313      	orrs	r3, r2
 800903a:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800903c:	687b      	ldr	r3, [r7, #4]
 800903e:	681b      	ldr	r3, [r3, #0]
 8009040:	681b      	ldr	r3, [r3, #0]
 8009042:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 8009046:	f023 030c 	bic.w	r3, r3, #12
 800904a:	687a      	ldr	r2, [r7, #4]
 800904c:	6812      	ldr	r2, [r2, #0]
 800904e:	6979      	ldr	r1, [r7, #20]
 8009050:	430b      	orrs	r3, r1
 8009052:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8009054:	687b      	ldr	r3, [r7, #4]
 8009056:	681b      	ldr	r3, [r3, #0]
 8009058:	685b      	ldr	r3, [r3, #4]
 800905a:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800905e:	687b      	ldr	r3, [r7, #4]
 8009060:	68da      	ldr	r2, [r3, #12]
 8009062:	687b      	ldr	r3, [r7, #4]
 8009064:	681b      	ldr	r3, [r3, #0]
 8009066:	430a      	orrs	r2, r1
 8009068:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800906a:	687b      	ldr	r3, [r7, #4]
 800906c:	699b      	ldr	r3, [r3, #24]
 800906e:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8009070:	687b      	ldr	r3, [r7, #4]
 8009072:	6a1b      	ldr	r3, [r3, #32]
 8009074:	697a      	ldr	r2, [r7, #20]
 8009076:	4313      	orrs	r3, r2
 8009078:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800907a:	687b      	ldr	r3, [r7, #4]
 800907c:	681b      	ldr	r3, [r3, #0]
 800907e:	689b      	ldr	r3, [r3, #8]
 8009080:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8009084:	687b      	ldr	r3, [r7, #4]
 8009086:	681b      	ldr	r3, [r3, #0]
 8009088:	697a      	ldr	r2, [r7, #20]
 800908a:	430a      	orrs	r2, r1
 800908c:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800908e:	687b      	ldr	r3, [r7, #4]
 8009090:	681b      	ldr	r3, [r3, #0]
 8009092:	4aae      	ldr	r2, [pc, #696]	; (800934c <UART_SetConfig+0x334>)
 8009094:	4293      	cmp	r3, r2
 8009096:	d120      	bne.n	80090da <UART_SetConfig+0xc2>
 8009098:	4bad      	ldr	r3, [pc, #692]	; (8009350 <UART_SetConfig+0x338>)
 800909a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800909c:	f003 0303 	and.w	r3, r3, #3
 80090a0:	2b03      	cmp	r3, #3
 80090a2:	d817      	bhi.n	80090d4 <UART_SetConfig+0xbc>
 80090a4:	a201      	add	r2, pc, #4	; (adr r2, 80090ac <UART_SetConfig+0x94>)
 80090a6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80090aa:	bf00      	nop
 80090ac:	080090bd 	.word	0x080090bd
 80090b0:	080090c9 	.word	0x080090c9
 80090b4:	080090cf 	.word	0x080090cf
 80090b8:	080090c3 	.word	0x080090c3
 80090bc:	2301      	movs	r3, #1
 80090be:	77fb      	strb	r3, [r7, #31]
 80090c0:	e0b5      	b.n	800922e <UART_SetConfig+0x216>
 80090c2:	2302      	movs	r3, #2
 80090c4:	77fb      	strb	r3, [r7, #31]
 80090c6:	e0b2      	b.n	800922e <UART_SetConfig+0x216>
 80090c8:	2304      	movs	r3, #4
 80090ca:	77fb      	strb	r3, [r7, #31]
 80090cc:	e0af      	b.n	800922e <UART_SetConfig+0x216>
 80090ce:	2308      	movs	r3, #8
 80090d0:	77fb      	strb	r3, [r7, #31]
 80090d2:	e0ac      	b.n	800922e <UART_SetConfig+0x216>
 80090d4:	2310      	movs	r3, #16
 80090d6:	77fb      	strb	r3, [r7, #31]
 80090d8:	e0a9      	b.n	800922e <UART_SetConfig+0x216>
 80090da:	687b      	ldr	r3, [r7, #4]
 80090dc:	681b      	ldr	r3, [r3, #0]
 80090de:	4a9d      	ldr	r2, [pc, #628]	; (8009354 <UART_SetConfig+0x33c>)
 80090e0:	4293      	cmp	r3, r2
 80090e2:	d124      	bne.n	800912e <UART_SetConfig+0x116>
 80090e4:	4b9a      	ldr	r3, [pc, #616]	; (8009350 <UART_SetConfig+0x338>)
 80090e6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80090e8:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80090ec:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 80090f0:	d011      	beq.n	8009116 <UART_SetConfig+0xfe>
 80090f2:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 80090f6:	d817      	bhi.n	8009128 <UART_SetConfig+0x110>
 80090f8:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80090fc:	d011      	beq.n	8009122 <UART_SetConfig+0x10a>
 80090fe:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8009102:	d811      	bhi.n	8009128 <UART_SetConfig+0x110>
 8009104:	2b00      	cmp	r3, #0
 8009106:	d003      	beq.n	8009110 <UART_SetConfig+0xf8>
 8009108:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800910c:	d006      	beq.n	800911c <UART_SetConfig+0x104>
 800910e:	e00b      	b.n	8009128 <UART_SetConfig+0x110>
 8009110:	2300      	movs	r3, #0
 8009112:	77fb      	strb	r3, [r7, #31]
 8009114:	e08b      	b.n	800922e <UART_SetConfig+0x216>
 8009116:	2302      	movs	r3, #2
 8009118:	77fb      	strb	r3, [r7, #31]
 800911a:	e088      	b.n	800922e <UART_SetConfig+0x216>
 800911c:	2304      	movs	r3, #4
 800911e:	77fb      	strb	r3, [r7, #31]
 8009120:	e085      	b.n	800922e <UART_SetConfig+0x216>
 8009122:	2308      	movs	r3, #8
 8009124:	77fb      	strb	r3, [r7, #31]
 8009126:	e082      	b.n	800922e <UART_SetConfig+0x216>
 8009128:	2310      	movs	r3, #16
 800912a:	77fb      	strb	r3, [r7, #31]
 800912c:	e07f      	b.n	800922e <UART_SetConfig+0x216>
 800912e:	687b      	ldr	r3, [r7, #4]
 8009130:	681b      	ldr	r3, [r3, #0]
 8009132:	4a89      	ldr	r2, [pc, #548]	; (8009358 <UART_SetConfig+0x340>)
 8009134:	4293      	cmp	r3, r2
 8009136:	d124      	bne.n	8009182 <UART_SetConfig+0x16a>
 8009138:	4b85      	ldr	r3, [pc, #532]	; (8009350 <UART_SetConfig+0x338>)
 800913a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800913c:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
 8009140:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 8009144:	d011      	beq.n	800916a <UART_SetConfig+0x152>
 8009146:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 800914a:	d817      	bhi.n	800917c <UART_SetConfig+0x164>
 800914c:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8009150:	d011      	beq.n	8009176 <UART_SetConfig+0x15e>
 8009152:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8009156:	d811      	bhi.n	800917c <UART_SetConfig+0x164>
 8009158:	2b00      	cmp	r3, #0
 800915a:	d003      	beq.n	8009164 <UART_SetConfig+0x14c>
 800915c:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8009160:	d006      	beq.n	8009170 <UART_SetConfig+0x158>
 8009162:	e00b      	b.n	800917c <UART_SetConfig+0x164>
 8009164:	2300      	movs	r3, #0
 8009166:	77fb      	strb	r3, [r7, #31]
 8009168:	e061      	b.n	800922e <UART_SetConfig+0x216>
 800916a:	2302      	movs	r3, #2
 800916c:	77fb      	strb	r3, [r7, #31]
 800916e:	e05e      	b.n	800922e <UART_SetConfig+0x216>
 8009170:	2304      	movs	r3, #4
 8009172:	77fb      	strb	r3, [r7, #31]
 8009174:	e05b      	b.n	800922e <UART_SetConfig+0x216>
 8009176:	2308      	movs	r3, #8
 8009178:	77fb      	strb	r3, [r7, #31]
 800917a:	e058      	b.n	800922e <UART_SetConfig+0x216>
 800917c:	2310      	movs	r3, #16
 800917e:	77fb      	strb	r3, [r7, #31]
 8009180:	e055      	b.n	800922e <UART_SetConfig+0x216>
 8009182:	687b      	ldr	r3, [r7, #4]
 8009184:	681b      	ldr	r3, [r3, #0]
 8009186:	4a75      	ldr	r2, [pc, #468]	; (800935c <UART_SetConfig+0x344>)
 8009188:	4293      	cmp	r3, r2
 800918a:	d124      	bne.n	80091d6 <UART_SetConfig+0x1be>
 800918c:	4b70      	ldr	r3, [pc, #448]	; (8009350 <UART_SetConfig+0x338>)
 800918e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009190:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 8009194:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8009198:	d011      	beq.n	80091be <UART_SetConfig+0x1a6>
 800919a:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 800919e:	d817      	bhi.n	80091d0 <UART_SetConfig+0x1b8>
 80091a0:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80091a4:	d011      	beq.n	80091ca <UART_SetConfig+0x1b2>
 80091a6:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80091aa:	d811      	bhi.n	80091d0 <UART_SetConfig+0x1b8>
 80091ac:	2b00      	cmp	r3, #0
 80091ae:	d003      	beq.n	80091b8 <UART_SetConfig+0x1a0>
 80091b0:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80091b4:	d006      	beq.n	80091c4 <UART_SetConfig+0x1ac>
 80091b6:	e00b      	b.n	80091d0 <UART_SetConfig+0x1b8>
 80091b8:	2300      	movs	r3, #0
 80091ba:	77fb      	strb	r3, [r7, #31]
 80091bc:	e037      	b.n	800922e <UART_SetConfig+0x216>
 80091be:	2302      	movs	r3, #2
 80091c0:	77fb      	strb	r3, [r7, #31]
 80091c2:	e034      	b.n	800922e <UART_SetConfig+0x216>
 80091c4:	2304      	movs	r3, #4
 80091c6:	77fb      	strb	r3, [r7, #31]
 80091c8:	e031      	b.n	800922e <UART_SetConfig+0x216>
 80091ca:	2308      	movs	r3, #8
 80091cc:	77fb      	strb	r3, [r7, #31]
 80091ce:	e02e      	b.n	800922e <UART_SetConfig+0x216>
 80091d0:	2310      	movs	r3, #16
 80091d2:	77fb      	strb	r3, [r7, #31]
 80091d4:	e02b      	b.n	800922e <UART_SetConfig+0x216>
 80091d6:	687b      	ldr	r3, [r7, #4]
 80091d8:	681b      	ldr	r3, [r3, #0]
 80091da:	4a61      	ldr	r2, [pc, #388]	; (8009360 <UART_SetConfig+0x348>)
 80091dc:	4293      	cmp	r3, r2
 80091de:	d124      	bne.n	800922a <UART_SetConfig+0x212>
 80091e0:	4b5b      	ldr	r3, [pc, #364]	; (8009350 <UART_SetConfig+0x338>)
 80091e2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80091e4:	f403 0340 	and.w	r3, r3, #12582912	; 0xc00000
 80091e8:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 80091ec:	d011      	beq.n	8009212 <UART_SetConfig+0x1fa>
 80091ee:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 80091f2:	d817      	bhi.n	8009224 <UART_SetConfig+0x20c>
 80091f4:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80091f8:	d011      	beq.n	800921e <UART_SetConfig+0x206>
 80091fa:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80091fe:	d811      	bhi.n	8009224 <UART_SetConfig+0x20c>
 8009200:	2b00      	cmp	r3, #0
 8009202:	d003      	beq.n	800920c <UART_SetConfig+0x1f4>
 8009204:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8009208:	d006      	beq.n	8009218 <UART_SetConfig+0x200>
 800920a:	e00b      	b.n	8009224 <UART_SetConfig+0x20c>
 800920c:	2300      	movs	r3, #0
 800920e:	77fb      	strb	r3, [r7, #31]
 8009210:	e00d      	b.n	800922e <UART_SetConfig+0x216>
 8009212:	2302      	movs	r3, #2
 8009214:	77fb      	strb	r3, [r7, #31]
 8009216:	e00a      	b.n	800922e <UART_SetConfig+0x216>
 8009218:	2304      	movs	r3, #4
 800921a:	77fb      	strb	r3, [r7, #31]
 800921c:	e007      	b.n	800922e <UART_SetConfig+0x216>
 800921e:	2308      	movs	r3, #8
 8009220:	77fb      	strb	r3, [r7, #31]
 8009222:	e004      	b.n	800922e <UART_SetConfig+0x216>
 8009224:	2310      	movs	r3, #16
 8009226:	77fb      	strb	r3, [r7, #31]
 8009228:	e001      	b.n	800922e <UART_SetConfig+0x216>
 800922a:	2310      	movs	r3, #16
 800922c:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800922e:	687b      	ldr	r3, [r7, #4]
 8009230:	69db      	ldr	r3, [r3, #28]
 8009232:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8009236:	d15c      	bne.n	80092f2 <UART_SetConfig+0x2da>
  {
    switch (clocksource)
 8009238:	7ffb      	ldrb	r3, [r7, #31]
 800923a:	2b08      	cmp	r3, #8
 800923c:	d827      	bhi.n	800928e <UART_SetConfig+0x276>
 800923e:	a201      	add	r2, pc, #4	; (adr r2, 8009244 <UART_SetConfig+0x22c>)
 8009240:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009244:	08009269 	.word	0x08009269
 8009248:	08009271 	.word	0x08009271
 800924c:	08009279 	.word	0x08009279
 8009250:	0800928f 	.word	0x0800928f
 8009254:	0800927f 	.word	0x0800927f
 8009258:	0800928f 	.word	0x0800928f
 800925c:	0800928f 	.word	0x0800928f
 8009260:	0800928f 	.word	0x0800928f
 8009264:	08009287 	.word	0x08009287
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8009268:	f7fd ffc0 	bl	80071ec <HAL_RCC_GetPCLK1Freq>
 800926c:	61b8      	str	r0, [r7, #24]
        break;
 800926e:	e013      	b.n	8009298 <UART_SetConfig+0x280>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8009270:	f7fd ffde 	bl	8007230 <HAL_RCC_GetPCLK2Freq>
 8009274:	61b8      	str	r0, [r7, #24]
        break;
 8009276:	e00f      	b.n	8009298 <UART_SetConfig+0x280>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8009278:	4b3a      	ldr	r3, [pc, #232]	; (8009364 <UART_SetConfig+0x34c>)
 800927a:	61bb      	str	r3, [r7, #24]
        break;
 800927c:	e00c      	b.n	8009298 <UART_SetConfig+0x280>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800927e:	f7fd ff3f 	bl	8007100 <HAL_RCC_GetSysClockFreq>
 8009282:	61b8      	str	r0, [r7, #24]
        break;
 8009284:	e008      	b.n	8009298 <UART_SetConfig+0x280>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8009286:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800928a:	61bb      	str	r3, [r7, #24]
        break;
 800928c:	e004      	b.n	8009298 <UART_SetConfig+0x280>
      default:
        pclk = 0U;
 800928e:	2300      	movs	r3, #0
 8009290:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8009292:	2301      	movs	r3, #1
 8009294:	77bb      	strb	r3, [r7, #30]
        break;
 8009296:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8009298:	69bb      	ldr	r3, [r7, #24]
 800929a:	2b00      	cmp	r3, #0
 800929c:	f000 8085 	beq.w	80093aa <UART_SetConfig+0x392>
    {
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80092a0:	69bb      	ldr	r3, [r7, #24]
 80092a2:	005a      	lsls	r2, r3, #1
 80092a4:	687b      	ldr	r3, [r7, #4]
 80092a6:	685b      	ldr	r3, [r3, #4]
 80092a8:	085b      	lsrs	r3, r3, #1
 80092aa:	441a      	add	r2, r3
 80092ac:	687b      	ldr	r3, [r7, #4]
 80092ae:	685b      	ldr	r3, [r3, #4]
 80092b0:	fbb2 f3f3 	udiv	r3, r2, r3
 80092b4:	b29b      	uxth	r3, r3
 80092b6:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80092b8:	693b      	ldr	r3, [r7, #16]
 80092ba:	2b0f      	cmp	r3, #15
 80092bc:	d916      	bls.n	80092ec <UART_SetConfig+0x2d4>
 80092be:	693b      	ldr	r3, [r7, #16]
 80092c0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80092c4:	d212      	bcs.n	80092ec <UART_SetConfig+0x2d4>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80092c6:	693b      	ldr	r3, [r7, #16]
 80092c8:	b29b      	uxth	r3, r3
 80092ca:	f023 030f 	bic.w	r3, r3, #15
 80092ce:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80092d0:	693b      	ldr	r3, [r7, #16]
 80092d2:	085b      	lsrs	r3, r3, #1
 80092d4:	b29b      	uxth	r3, r3
 80092d6:	f003 0307 	and.w	r3, r3, #7
 80092da:	b29a      	uxth	r2, r3
 80092dc:	89fb      	ldrh	r3, [r7, #14]
 80092de:	4313      	orrs	r3, r2
 80092e0:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 80092e2:	687b      	ldr	r3, [r7, #4]
 80092e4:	681b      	ldr	r3, [r3, #0]
 80092e6:	89fa      	ldrh	r2, [r7, #14]
 80092e8:	60da      	str	r2, [r3, #12]
 80092ea:	e05e      	b.n	80093aa <UART_SetConfig+0x392>
      }
      else
      {
        ret = HAL_ERROR;
 80092ec:	2301      	movs	r3, #1
 80092ee:	77bb      	strb	r3, [r7, #30]
 80092f0:	e05b      	b.n	80093aa <UART_SetConfig+0x392>
      }
    }
  }
  else
  {
    switch (clocksource)
 80092f2:	7ffb      	ldrb	r3, [r7, #31]
 80092f4:	2b08      	cmp	r3, #8
 80092f6:	d837      	bhi.n	8009368 <UART_SetConfig+0x350>
 80092f8:	a201      	add	r2, pc, #4	; (adr r2, 8009300 <UART_SetConfig+0x2e8>)
 80092fa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80092fe:	bf00      	nop
 8009300:	08009325 	.word	0x08009325
 8009304:	0800932d 	.word	0x0800932d
 8009308:	08009335 	.word	0x08009335
 800930c:	08009369 	.word	0x08009369
 8009310:	0800933b 	.word	0x0800933b
 8009314:	08009369 	.word	0x08009369
 8009318:	08009369 	.word	0x08009369
 800931c:	08009369 	.word	0x08009369
 8009320:	08009343 	.word	0x08009343
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8009324:	f7fd ff62 	bl	80071ec <HAL_RCC_GetPCLK1Freq>
 8009328:	61b8      	str	r0, [r7, #24]
        break;
 800932a:	e022      	b.n	8009372 <UART_SetConfig+0x35a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800932c:	f7fd ff80 	bl	8007230 <HAL_RCC_GetPCLK2Freq>
 8009330:	61b8      	str	r0, [r7, #24]
        break;
 8009332:	e01e      	b.n	8009372 <UART_SetConfig+0x35a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8009334:	4b0b      	ldr	r3, [pc, #44]	; (8009364 <UART_SetConfig+0x34c>)
 8009336:	61bb      	str	r3, [r7, #24]
        break;
 8009338:	e01b      	b.n	8009372 <UART_SetConfig+0x35a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800933a:	f7fd fee1 	bl	8007100 <HAL_RCC_GetSysClockFreq>
 800933e:	61b8      	str	r0, [r7, #24]
        break;
 8009340:	e017      	b.n	8009372 <UART_SetConfig+0x35a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8009342:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8009346:	61bb      	str	r3, [r7, #24]
        break;
 8009348:	e013      	b.n	8009372 <UART_SetConfig+0x35a>
 800934a:	bf00      	nop
 800934c:	40013800 	.word	0x40013800
 8009350:	40021000 	.word	0x40021000
 8009354:	40004400 	.word	0x40004400
 8009358:	40004800 	.word	0x40004800
 800935c:	40004c00 	.word	0x40004c00
 8009360:	40005000 	.word	0x40005000
 8009364:	007a1200 	.word	0x007a1200
      default:
        pclk = 0U;
 8009368:	2300      	movs	r3, #0
 800936a:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800936c:	2301      	movs	r3, #1
 800936e:	77bb      	strb	r3, [r7, #30]
        break;
 8009370:	bf00      	nop
    }

    if (pclk != 0U)
 8009372:	69bb      	ldr	r3, [r7, #24]
 8009374:	2b00      	cmp	r3, #0
 8009376:	d018      	beq.n	80093aa <UART_SetConfig+0x392>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8009378:	687b      	ldr	r3, [r7, #4]
 800937a:	685b      	ldr	r3, [r3, #4]
 800937c:	085a      	lsrs	r2, r3, #1
 800937e:	69bb      	ldr	r3, [r7, #24]
 8009380:	441a      	add	r2, r3
 8009382:	687b      	ldr	r3, [r7, #4]
 8009384:	685b      	ldr	r3, [r3, #4]
 8009386:	fbb2 f3f3 	udiv	r3, r2, r3
 800938a:	b29b      	uxth	r3, r3
 800938c:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800938e:	693b      	ldr	r3, [r7, #16]
 8009390:	2b0f      	cmp	r3, #15
 8009392:	d908      	bls.n	80093a6 <UART_SetConfig+0x38e>
 8009394:	693b      	ldr	r3, [r7, #16]
 8009396:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800939a:	d204      	bcs.n	80093a6 <UART_SetConfig+0x38e>
      {
        huart->Instance->BRR = usartdiv;
 800939c:	687b      	ldr	r3, [r7, #4]
 800939e:	681b      	ldr	r3, [r3, #0]
 80093a0:	693a      	ldr	r2, [r7, #16]
 80093a2:	60da      	str	r2, [r3, #12]
 80093a4:	e001      	b.n	80093aa <UART_SetConfig+0x392>
      }
      else
      {
        ret = HAL_ERROR;
 80093a6:	2301      	movs	r3, #1
 80093a8:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80093aa:	687b      	ldr	r3, [r7, #4]
 80093ac:	2200      	movs	r2, #0
 80093ae:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 80093b0:	687b      	ldr	r3, [r7, #4]
 80093b2:	2200      	movs	r2, #0
 80093b4:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 80093b6:	7fbb      	ldrb	r3, [r7, #30]
}
 80093b8:	4618      	mov	r0, r3
 80093ba:	3720      	adds	r7, #32
 80093bc:	46bd      	mov	sp, r7
 80093be:	bd80      	pop	{r7, pc}

080093c0 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80093c0:	b480      	push	{r7}
 80093c2:	b083      	sub	sp, #12
 80093c4:	af00      	add	r7, sp, #0
 80093c6:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80093c8:	687b      	ldr	r3, [r7, #4]
 80093ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80093cc:	f003 0301 	and.w	r3, r3, #1
 80093d0:	2b00      	cmp	r3, #0
 80093d2:	d00a      	beq.n	80093ea <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80093d4:	687b      	ldr	r3, [r7, #4]
 80093d6:	681b      	ldr	r3, [r3, #0]
 80093d8:	685b      	ldr	r3, [r3, #4]
 80093da:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 80093de:	687b      	ldr	r3, [r7, #4]
 80093e0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80093e2:	687b      	ldr	r3, [r7, #4]
 80093e4:	681b      	ldr	r3, [r3, #0]
 80093e6:	430a      	orrs	r2, r1
 80093e8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80093ea:	687b      	ldr	r3, [r7, #4]
 80093ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80093ee:	f003 0302 	and.w	r3, r3, #2
 80093f2:	2b00      	cmp	r3, #0
 80093f4:	d00a      	beq.n	800940c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80093f6:	687b      	ldr	r3, [r7, #4]
 80093f8:	681b      	ldr	r3, [r3, #0]
 80093fa:	685b      	ldr	r3, [r3, #4]
 80093fc:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8009400:	687b      	ldr	r3, [r7, #4]
 8009402:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009404:	687b      	ldr	r3, [r7, #4]
 8009406:	681b      	ldr	r3, [r3, #0]
 8009408:	430a      	orrs	r2, r1
 800940a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800940c:	687b      	ldr	r3, [r7, #4]
 800940e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009410:	f003 0304 	and.w	r3, r3, #4
 8009414:	2b00      	cmp	r3, #0
 8009416:	d00a      	beq.n	800942e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8009418:	687b      	ldr	r3, [r7, #4]
 800941a:	681b      	ldr	r3, [r3, #0]
 800941c:	685b      	ldr	r3, [r3, #4]
 800941e:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8009422:	687b      	ldr	r3, [r7, #4]
 8009424:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8009426:	687b      	ldr	r3, [r7, #4]
 8009428:	681b      	ldr	r3, [r3, #0]
 800942a:	430a      	orrs	r2, r1
 800942c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800942e:	687b      	ldr	r3, [r7, #4]
 8009430:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009432:	f003 0308 	and.w	r3, r3, #8
 8009436:	2b00      	cmp	r3, #0
 8009438:	d00a      	beq.n	8009450 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800943a:	687b      	ldr	r3, [r7, #4]
 800943c:	681b      	ldr	r3, [r3, #0]
 800943e:	685b      	ldr	r3, [r3, #4]
 8009440:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8009444:	687b      	ldr	r3, [r7, #4]
 8009446:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8009448:	687b      	ldr	r3, [r7, #4]
 800944a:	681b      	ldr	r3, [r3, #0]
 800944c:	430a      	orrs	r2, r1
 800944e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8009450:	687b      	ldr	r3, [r7, #4]
 8009452:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009454:	f003 0310 	and.w	r3, r3, #16
 8009458:	2b00      	cmp	r3, #0
 800945a:	d00a      	beq.n	8009472 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800945c:	687b      	ldr	r3, [r7, #4]
 800945e:	681b      	ldr	r3, [r3, #0]
 8009460:	689b      	ldr	r3, [r3, #8]
 8009462:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8009466:	687b      	ldr	r3, [r7, #4]
 8009468:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800946a:	687b      	ldr	r3, [r7, #4]
 800946c:	681b      	ldr	r3, [r3, #0]
 800946e:	430a      	orrs	r2, r1
 8009470:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8009472:	687b      	ldr	r3, [r7, #4]
 8009474:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009476:	f003 0320 	and.w	r3, r3, #32
 800947a:	2b00      	cmp	r3, #0
 800947c:	d00a      	beq.n	8009494 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800947e:	687b      	ldr	r3, [r7, #4]
 8009480:	681b      	ldr	r3, [r3, #0]
 8009482:	689b      	ldr	r3, [r3, #8]
 8009484:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8009488:	687b      	ldr	r3, [r7, #4]
 800948a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800948c:	687b      	ldr	r3, [r7, #4]
 800948e:	681b      	ldr	r3, [r3, #0]
 8009490:	430a      	orrs	r2, r1
 8009492:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8009494:	687b      	ldr	r3, [r7, #4]
 8009496:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009498:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800949c:	2b00      	cmp	r3, #0
 800949e:	d01a      	beq.n	80094d6 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80094a0:	687b      	ldr	r3, [r7, #4]
 80094a2:	681b      	ldr	r3, [r3, #0]
 80094a4:	685b      	ldr	r3, [r3, #4]
 80094a6:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 80094aa:	687b      	ldr	r3, [r7, #4]
 80094ac:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80094ae:	687b      	ldr	r3, [r7, #4]
 80094b0:	681b      	ldr	r3, [r3, #0]
 80094b2:	430a      	orrs	r2, r1
 80094b4:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80094b6:	687b      	ldr	r3, [r7, #4]
 80094b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80094ba:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80094be:	d10a      	bne.n	80094d6 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80094c0:	687b      	ldr	r3, [r7, #4]
 80094c2:	681b      	ldr	r3, [r3, #0]
 80094c4:	685b      	ldr	r3, [r3, #4]
 80094c6:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 80094ca:	687b      	ldr	r3, [r7, #4]
 80094cc:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80094ce:	687b      	ldr	r3, [r7, #4]
 80094d0:	681b      	ldr	r3, [r3, #0]
 80094d2:	430a      	orrs	r2, r1
 80094d4:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80094d6:	687b      	ldr	r3, [r7, #4]
 80094d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80094da:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80094de:	2b00      	cmp	r3, #0
 80094e0:	d00a      	beq.n	80094f8 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80094e2:	687b      	ldr	r3, [r7, #4]
 80094e4:	681b      	ldr	r3, [r3, #0]
 80094e6:	685b      	ldr	r3, [r3, #4]
 80094e8:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 80094ec:	687b      	ldr	r3, [r7, #4]
 80094ee:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80094f0:	687b      	ldr	r3, [r7, #4]
 80094f2:	681b      	ldr	r3, [r3, #0]
 80094f4:	430a      	orrs	r2, r1
 80094f6:	605a      	str	r2, [r3, #4]
  }
}
 80094f8:	bf00      	nop
 80094fa:	370c      	adds	r7, #12
 80094fc:	46bd      	mov	sp, r7
 80094fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009502:	4770      	bx	lr

08009504 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8009504:	b580      	push	{r7, lr}
 8009506:	b086      	sub	sp, #24
 8009508:	af02      	add	r7, sp, #8
 800950a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800950c:	687b      	ldr	r3, [r7, #4]
 800950e:	2200      	movs	r2, #0
 8009510:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8009514:	f7fb fb80 	bl	8004c18 <HAL_GetTick>
 8009518:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800951a:	687b      	ldr	r3, [r7, #4]
 800951c:	681b      	ldr	r3, [r3, #0]
 800951e:	681b      	ldr	r3, [r3, #0]
 8009520:	f003 0308 	and.w	r3, r3, #8
 8009524:	2b08      	cmp	r3, #8
 8009526:	d10e      	bne.n	8009546 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8009528:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800952c:	9300      	str	r3, [sp, #0]
 800952e:	68fb      	ldr	r3, [r7, #12]
 8009530:	2200      	movs	r2, #0
 8009532:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8009536:	6878      	ldr	r0, [r7, #4]
 8009538:	f000 f82d 	bl	8009596 <UART_WaitOnFlagUntilTimeout>
 800953c:	4603      	mov	r3, r0
 800953e:	2b00      	cmp	r3, #0
 8009540:	d001      	beq.n	8009546 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8009542:	2303      	movs	r3, #3
 8009544:	e023      	b.n	800958e <UART_CheckIdleState+0x8a>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8009546:	687b      	ldr	r3, [r7, #4]
 8009548:	681b      	ldr	r3, [r3, #0]
 800954a:	681b      	ldr	r3, [r3, #0]
 800954c:	f003 0304 	and.w	r3, r3, #4
 8009550:	2b04      	cmp	r3, #4
 8009552:	d10e      	bne.n	8009572 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8009554:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8009558:	9300      	str	r3, [sp, #0]
 800955a:	68fb      	ldr	r3, [r7, #12]
 800955c:	2200      	movs	r2, #0
 800955e:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8009562:	6878      	ldr	r0, [r7, #4]
 8009564:	f000 f817 	bl	8009596 <UART_WaitOnFlagUntilTimeout>
 8009568:	4603      	mov	r3, r0
 800956a:	2b00      	cmp	r3, #0
 800956c:	d001      	beq.n	8009572 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800956e:	2303      	movs	r3, #3
 8009570:	e00d      	b.n	800958e <UART_CheckIdleState+0x8a>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8009572:	687b      	ldr	r3, [r7, #4]
 8009574:	2220      	movs	r2, #32
 8009576:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 8009578:	687b      	ldr	r3, [r7, #4]
 800957a:	2220      	movs	r2, #32
 800957c:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800957e:	687b      	ldr	r3, [r7, #4]
 8009580:	2200      	movs	r2, #0
 8009582:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 8009584:	687b      	ldr	r3, [r7, #4]
 8009586:	2200      	movs	r2, #0
 8009588:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 800958c:	2300      	movs	r3, #0
}
 800958e:	4618      	mov	r0, r3
 8009590:	3710      	adds	r7, #16
 8009592:	46bd      	mov	sp, r7
 8009594:	bd80      	pop	{r7, pc}

08009596 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8009596:	b580      	push	{r7, lr}
 8009598:	b09c      	sub	sp, #112	; 0x70
 800959a:	af00      	add	r7, sp, #0
 800959c:	60f8      	str	r0, [r7, #12]
 800959e:	60b9      	str	r1, [r7, #8]
 80095a0:	603b      	str	r3, [r7, #0]
 80095a2:	4613      	mov	r3, r2
 80095a4:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80095a6:	e0a5      	b.n	80096f4 <UART_WaitOnFlagUntilTimeout+0x15e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80095a8:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80095aa:	f1b3 3fff 	cmp.w	r3, #4294967295
 80095ae:	f000 80a1 	beq.w	80096f4 <UART_WaitOnFlagUntilTimeout+0x15e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80095b2:	f7fb fb31 	bl	8004c18 <HAL_GetTick>
 80095b6:	4602      	mov	r2, r0
 80095b8:	683b      	ldr	r3, [r7, #0]
 80095ba:	1ad3      	subs	r3, r2, r3
 80095bc:	6fba      	ldr	r2, [r7, #120]	; 0x78
 80095be:	429a      	cmp	r2, r3
 80095c0:	d302      	bcc.n	80095c8 <UART_WaitOnFlagUntilTimeout+0x32>
 80095c2:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80095c4:	2b00      	cmp	r3, #0
 80095c6:	d13e      	bne.n	8009646 <UART_WaitOnFlagUntilTimeout+0xb0>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80095c8:	68fb      	ldr	r3, [r7, #12]
 80095ca:	681b      	ldr	r3, [r3, #0]
 80095cc:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80095ce:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80095d0:	e853 3f00 	ldrex	r3, [r3]
 80095d4:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 80095d6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80095d8:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80095dc:	667b      	str	r3, [r7, #100]	; 0x64
 80095de:	68fb      	ldr	r3, [r7, #12]
 80095e0:	681b      	ldr	r3, [r3, #0]
 80095e2:	461a      	mov	r2, r3
 80095e4:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80095e6:	65fb      	str	r3, [r7, #92]	; 0x5c
 80095e8:	65ba      	str	r2, [r7, #88]	; 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80095ea:	6db9      	ldr	r1, [r7, #88]	; 0x58
 80095ec:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 80095ee:	e841 2300 	strex	r3, r2, [r1]
 80095f2:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 80095f4:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80095f6:	2b00      	cmp	r3, #0
 80095f8:	d1e6      	bne.n	80095c8 <UART_WaitOnFlagUntilTimeout+0x32>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80095fa:	68fb      	ldr	r3, [r7, #12]
 80095fc:	681b      	ldr	r3, [r3, #0]
 80095fe:	3308      	adds	r3, #8
 8009600:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009602:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009604:	e853 3f00 	ldrex	r3, [r3]
 8009608:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800960a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800960c:	f023 0301 	bic.w	r3, r3, #1
 8009610:	663b      	str	r3, [r7, #96]	; 0x60
 8009612:	68fb      	ldr	r3, [r7, #12]
 8009614:	681b      	ldr	r3, [r3, #0]
 8009616:	3308      	adds	r3, #8
 8009618:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800961a:	64ba      	str	r2, [r7, #72]	; 0x48
 800961c:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800961e:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8009620:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8009622:	e841 2300 	strex	r3, r2, [r1]
 8009626:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8009628:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800962a:	2b00      	cmp	r3, #0
 800962c:	d1e5      	bne.n	80095fa <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 800962e:	68fb      	ldr	r3, [r7, #12]
 8009630:	2220      	movs	r2, #32
 8009632:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 8009634:	68fb      	ldr	r3, [r7, #12]
 8009636:	2220      	movs	r2, #32
 8009638:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 800963a:	68fb      	ldr	r3, [r7, #12]
 800963c:	2200      	movs	r2, #0
 800963e:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 8009642:	2303      	movs	r3, #3
 8009644:	e067      	b.n	8009716 <UART_WaitOnFlagUntilTimeout+0x180>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8009646:	68fb      	ldr	r3, [r7, #12]
 8009648:	681b      	ldr	r3, [r3, #0]
 800964a:	681b      	ldr	r3, [r3, #0]
 800964c:	f003 0304 	and.w	r3, r3, #4
 8009650:	2b00      	cmp	r3, #0
 8009652:	d04f      	beq.n	80096f4 <UART_WaitOnFlagUntilTimeout+0x15e>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8009654:	68fb      	ldr	r3, [r7, #12]
 8009656:	681b      	ldr	r3, [r3, #0]
 8009658:	69db      	ldr	r3, [r3, #28]
 800965a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800965e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8009662:	d147      	bne.n	80096f4 <UART_WaitOnFlagUntilTimeout+0x15e>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8009664:	68fb      	ldr	r3, [r7, #12]
 8009666:	681b      	ldr	r3, [r3, #0]
 8009668:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800966c:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800966e:	68fb      	ldr	r3, [r7, #12]
 8009670:	681b      	ldr	r3, [r3, #0]
 8009672:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009674:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009676:	e853 3f00 	ldrex	r3, [r3]
 800967a:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800967c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800967e:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8009682:	66fb      	str	r3, [r7, #108]	; 0x6c
 8009684:	68fb      	ldr	r3, [r7, #12]
 8009686:	681b      	ldr	r3, [r3, #0]
 8009688:	461a      	mov	r2, r3
 800968a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800968c:	637b      	str	r3, [r7, #52]	; 0x34
 800968e:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009690:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8009692:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8009694:	e841 2300 	strex	r3, r2, [r1]
 8009698:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800969a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800969c:	2b00      	cmp	r3, #0
 800969e:	d1e6      	bne.n	800966e <UART_WaitOnFlagUntilTimeout+0xd8>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80096a0:	68fb      	ldr	r3, [r7, #12]
 80096a2:	681b      	ldr	r3, [r3, #0]
 80096a4:	3308      	adds	r3, #8
 80096a6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80096a8:	697b      	ldr	r3, [r7, #20]
 80096aa:	e853 3f00 	ldrex	r3, [r3]
 80096ae:	613b      	str	r3, [r7, #16]
   return(result);
 80096b0:	693b      	ldr	r3, [r7, #16]
 80096b2:	f023 0301 	bic.w	r3, r3, #1
 80096b6:	66bb      	str	r3, [r7, #104]	; 0x68
 80096b8:	68fb      	ldr	r3, [r7, #12]
 80096ba:	681b      	ldr	r3, [r3, #0]
 80096bc:	3308      	adds	r3, #8
 80096be:	6eba      	ldr	r2, [r7, #104]	; 0x68
 80096c0:	623a      	str	r2, [r7, #32]
 80096c2:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80096c4:	69f9      	ldr	r1, [r7, #28]
 80096c6:	6a3a      	ldr	r2, [r7, #32]
 80096c8:	e841 2300 	strex	r3, r2, [r1]
 80096cc:	61bb      	str	r3, [r7, #24]
   return(result);
 80096ce:	69bb      	ldr	r3, [r7, #24]
 80096d0:	2b00      	cmp	r3, #0
 80096d2:	d1e5      	bne.n	80096a0 <UART_WaitOnFlagUntilTimeout+0x10a>

          huart->gState = HAL_UART_STATE_READY;
 80096d4:	68fb      	ldr	r3, [r7, #12]
 80096d6:	2220      	movs	r2, #32
 80096d8:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 80096da:	68fb      	ldr	r3, [r7, #12]
 80096dc:	2220      	movs	r2, #32
 80096de:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80096e0:	68fb      	ldr	r3, [r7, #12]
 80096e2:	2220      	movs	r2, #32
 80096e4:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80096e8:	68fb      	ldr	r3, [r7, #12]
 80096ea:	2200      	movs	r2, #0
 80096ec:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 80096f0:	2303      	movs	r3, #3
 80096f2:	e010      	b.n	8009716 <UART_WaitOnFlagUntilTimeout+0x180>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80096f4:	68fb      	ldr	r3, [r7, #12]
 80096f6:	681b      	ldr	r3, [r3, #0]
 80096f8:	69da      	ldr	r2, [r3, #28]
 80096fa:	68bb      	ldr	r3, [r7, #8]
 80096fc:	4013      	ands	r3, r2
 80096fe:	68ba      	ldr	r2, [r7, #8]
 8009700:	429a      	cmp	r2, r3
 8009702:	bf0c      	ite	eq
 8009704:	2301      	moveq	r3, #1
 8009706:	2300      	movne	r3, #0
 8009708:	b2db      	uxtb	r3, r3
 800970a:	461a      	mov	r2, r3
 800970c:	79fb      	ldrb	r3, [r7, #7]
 800970e:	429a      	cmp	r2, r3
 8009710:	f43f af4a 	beq.w	80095a8 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8009714:	2300      	movs	r3, #0
}
 8009716:	4618      	mov	r0, r3
 8009718:	3770      	adds	r7, #112	; 0x70
 800971a:	46bd      	mov	sp, r7
 800971c:	bd80      	pop	{r7, pc}
	...

08009720 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8009720:	b480      	push	{r7}
 8009722:	b091      	sub	sp, #68	; 0x44
 8009724:	af00      	add	r7, sp, #0
 8009726:	60f8      	str	r0, [r7, #12]
 8009728:	60b9      	str	r1, [r7, #8]
 800972a:	4613      	mov	r3, r2
 800972c:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 800972e:	68fb      	ldr	r3, [r7, #12]
 8009730:	68ba      	ldr	r2, [r7, #8]
 8009732:	655a      	str	r2, [r3, #84]	; 0x54
  huart->RxXferSize  = Size;
 8009734:	68fb      	ldr	r3, [r7, #12]
 8009736:	88fa      	ldrh	r2, [r7, #6]
 8009738:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58
  huart->RxXferCount = Size;
 800973c:	68fb      	ldr	r3, [r7, #12]
 800973e:	88fa      	ldrh	r2, [r7, #6]
 8009740:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->RxISR       = NULL;
 8009744:	68fb      	ldr	r3, [r7, #12]
 8009746:	2200      	movs	r2, #0
 8009748:	665a      	str	r2, [r3, #100]	; 0x64

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 800974a:	68fb      	ldr	r3, [r7, #12]
 800974c:	689b      	ldr	r3, [r3, #8]
 800974e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009752:	d10e      	bne.n	8009772 <UART_Start_Receive_IT+0x52>
 8009754:	68fb      	ldr	r3, [r7, #12]
 8009756:	691b      	ldr	r3, [r3, #16]
 8009758:	2b00      	cmp	r3, #0
 800975a:	d105      	bne.n	8009768 <UART_Start_Receive_IT+0x48>
 800975c:	68fb      	ldr	r3, [r7, #12]
 800975e:	f240 12ff 	movw	r2, #511	; 0x1ff
 8009762:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8009766:	e01a      	b.n	800979e <UART_Start_Receive_IT+0x7e>
 8009768:	68fb      	ldr	r3, [r7, #12]
 800976a:	22ff      	movs	r2, #255	; 0xff
 800976c:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8009770:	e015      	b.n	800979e <UART_Start_Receive_IT+0x7e>
 8009772:	68fb      	ldr	r3, [r7, #12]
 8009774:	689b      	ldr	r3, [r3, #8]
 8009776:	2b00      	cmp	r3, #0
 8009778:	d10d      	bne.n	8009796 <UART_Start_Receive_IT+0x76>
 800977a:	68fb      	ldr	r3, [r7, #12]
 800977c:	691b      	ldr	r3, [r3, #16]
 800977e:	2b00      	cmp	r3, #0
 8009780:	d104      	bne.n	800978c <UART_Start_Receive_IT+0x6c>
 8009782:	68fb      	ldr	r3, [r7, #12]
 8009784:	22ff      	movs	r2, #255	; 0xff
 8009786:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800978a:	e008      	b.n	800979e <UART_Start_Receive_IT+0x7e>
 800978c:	68fb      	ldr	r3, [r7, #12]
 800978e:	227f      	movs	r2, #127	; 0x7f
 8009790:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8009794:	e003      	b.n	800979e <UART_Start_Receive_IT+0x7e>
 8009796:	68fb      	ldr	r3, [r7, #12]
 8009798:	2200      	movs	r2, #0
 800979a:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800979e:	68fb      	ldr	r3, [r7, #12]
 80097a0:	2200      	movs	r2, #0
 80097a2:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80097a6:	68fb      	ldr	r3, [r7, #12]
 80097a8:	2222      	movs	r2, #34	; 0x22
 80097aa:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80097ac:	68fb      	ldr	r3, [r7, #12]
 80097ae:	681b      	ldr	r3, [r3, #0]
 80097b0:	3308      	adds	r3, #8
 80097b2:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80097b4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80097b6:	e853 3f00 	ldrex	r3, [r3]
 80097ba:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80097bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80097be:	f043 0301 	orr.w	r3, r3, #1
 80097c2:	63fb      	str	r3, [r7, #60]	; 0x3c
 80097c4:	68fb      	ldr	r3, [r7, #12]
 80097c6:	681b      	ldr	r3, [r3, #0]
 80097c8:	3308      	adds	r3, #8
 80097ca:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80097cc:	637a      	str	r2, [r7, #52]	; 0x34
 80097ce:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80097d0:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80097d2:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80097d4:	e841 2300 	strex	r3, r2, [r1]
 80097d8:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 80097da:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80097dc:	2b00      	cmp	r3, #0
 80097de:	d1e5      	bne.n	80097ac <UART_Start_Receive_IT+0x8c>

  /* Set the Rx ISR function pointer according to the data word length */
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80097e0:	68fb      	ldr	r3, [r7, #12]
 80097e2:	689b      	ldr	r3, [r3, #8]
 80097e4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80097e8:	d107      	bne.n	80097fa <UART_Start_Receive_IT+0xda>
 80097ea:	68fb      	ldr	r3, [r7, #12]
 80097ec:	691b      	ldr	r3, [r3, #16]
 80097ee:	2b00      	cmp	r3, #0
 80097f0:	d103      	bne.n	80097fa <UART_Start_Receive_IT+0xda>
  {
    huart->RxISR = UART_RxISR_16BIT;
 80097f2:	68fb      	ldr	r3, [r7, #12]
 80097f4:	4a14      	ldr	r2, [pc, #80]	; (8009848 <UART_Start_Receive_IT+0x128>)
 80097f6:	665a      	str	r2, [r3, #100]	; 0x64
 80097f8:	e002      	b.n	8009800 <UART_Start_Receive_IT+0xe0>
  }
  else
  {
    huart->RxISR = UART_RxISR_8BIT;
 80097fa:	68fb      	ldr	r3, [r7, #12]
 80097fc:	4a13      	ldr	r2, [pc, #76]	; (800984c <UART_Start_Receive_IT+0x12c>)
 80097fe:	665a      	str	r2, [r3, #100]	; 0x64
  }

  __HAL_UNLOCK(huart);
 8009800:	68fb      	ldr	r3, [r7, #12]
 8009802:	2200      	movs	r2, #0
 8009804:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
  ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 8009808:	68fb      	ldr	r3, [r7, #12]
 800980a:	681b      	ldr	r3, [r3, #0]
 800980c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800980e:	697b      	ldr	r3, [r7, #20]
 8009810:	e853 3f00 	ldrex	r3, [r3]
 8009814:	613b      	str	r3, [r7, #16]
   return(result);
 8009816:	693b      	ldr	r3, [r7, #16]
 8009818:	f443 7390 	orr.w	r3, r3, #288	; 0x120
 800981c:	63bb      	str	r3, [r7, #56]	; 0x38
 800981e:	68fb      	ldr	r3, [r7, #12]
 8009820:	681b      	ldr	r3, [r3, #0]
 8009822:	461a      	mov	r2, r3
 8009824:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009826:	623b      	str	r3, [r7, #32]
 8009828:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800982a:	69f9      	ldr	r1, [r7, #28]
 800982c:	6a3a      	ldr	r2, [r7, #32]
 800982e:	e841 2300 	strex	r3, r2, [r1]
 8009832:	61bb      	str	r3, [r7, #24]
   return(result);
 8009834:	69bb      	ldr	r3, [r7, #24]
 8009836:	2b00      	cmp	r3, #0
 8009838:	d1e6      	bne.n	8009808 <UART_Start_Receive_IT+0xe8>
  return HAL_OK;
 800983a:	2300      	movs	r3, #0
}
 800983c:	4618      	mov	r0, r3
 800983e:	3744      	adds	r7, #68	; 0x44
 8009840:	46bd      	mov	sp, r7
 8009842:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009846:	4770      	bx	lr
 8009848:	08009af3 	.word	0x08009af3
 800984c:	08009997 	.word	0x08009997

08009850 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8009850:	b480      	push	{r7}
 8009852:	b095      	sub	sp, #84	; 0x54
 8009854:	af00      	add	r7, sp, #0
 8009856:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8009858:	687b      	ldr	r3, [r7, #4]
 800985a:	681b      	ldr	r3, [r3, #0]
 800985c:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800985e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009860:	e853 3f00 	ldrex	r3, [r3]
 8009864:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8009866:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009868:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800986c:	64fb      	str	r3, [r7, #76]	; 0x4c
 800986e:	687b      	ldr	r3, [r7, #4]
 8009870:	681b      	ldr	r3, [r3, #0]
 8009872:	461a      	mov	r2, r3
 8009874:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8009876:	643b      	str	r3, [r7, #64]	; 0x40
 8009878:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800987a:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800987c:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800987e:	e841 2300 	strex	r3, r2, [r1]
 8009882:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8009884:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009886:	2b00      	cmp	r3, #0
 8009888:	d1e6      	bne.n	8009858 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800988a:	687b      	ldr	r3, [r7, #4]
 800988c:	681b      	ldr	r3, [r3, #0]
 800988e:	3308      	adds	r3, #8
 8009890:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009892:	6a3b      	ldr	r3, [r7, #32]
 8009894:	e853 3f00 	ldrex	r3, [r3]
 8009898:	61fb      	str	r3, [r7, #28]
   return(result);
 800989a:	69fb      	ldr	r3, [r7, #28]
 800989c:	f023 0301 	bic.w	r3, r3, #1
 80098a0:	64bb      	str	r3, [r7, #72]	; 0x48
 80098a2:	687b      	ldr	r3, [r7, #4]
 80098a4:	681b      	ldr	r3, [r3, #0]
 80098a6:	3308      	adds	r3, #8
 80098a8:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80098aa:	62fa      	str	r2, [r7, #44]	; 0x2c
 80098ac:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80098ae:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80098b0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80098b2:	e841 2300 	strex	r3, r2, [r1]
 80098b6:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80098b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80098ba:	2b00      	cmp	r3, #0
 80098bc:	d1e5      	bne.n	800988a <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80098be:	687b      	ldr	r3, [r7, #4]
 80098c0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80098c2:	2b01      	cmp	r3, #1
 80098c4:	d118      	bne.n	80098f8 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80098c6:	687b      	ldr	r3, [r7, #4]
 80098c8:	681b      	ldr	r3, [r3, #0]
 80098ca:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80098cc:	68fb      	ldr	r3, [r7, #12]
 80098ce:	e853 3f00 	ldrex	r3, [r3]
 80098d2:	60bb      	str	r3, [r7, #8]
   return(result);
 80098d4:	68bb      	ldr	r3, [r7, #8]
 80098d6:	f023 0310 	bic.w	r3, r3, #16
 80098da:	647b      	str	r3, [r7, #68]	; 0x44
 80098dc:	687b      	ldr	r3, [r7, #4]
 80098de:	681b      	ldr	r3, [r3, #0]
 80098e0:	461a      	mov	r2, r3
 80098e2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80098e4:	61bb      	str	r3, [r7, #24]
 80098e6:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80098e8:	6979      	ldr	r1, [r7, #20]
 80098ea:	69ba      	ldr	r2, [r7, #24]
 80098ec:	e841 2300 	strex	r3, r2, [r1]
 80098f0:	613b      	str	r3, [r7, #16]
   return(result);
 80098f2:	693b      	ldr	r3, [r7, #16]
 80098f4:	2b00      	cmp	r3, #0
 80098f6:	d1e6      	bne.n	80098c6 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80098f8:	687b      	ldr	r3, [r7, #4]
 80098fa:	2220      	movs	r2, #32
 80098fc:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80098fe:	687b      	ldr	r3, [r7, #4]
 8009900:	2200      	movs	r2, #0
 8009902:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8009904:	687b      	ldr	r3, [r7, #4]
 8009906:	2200      	movs	r2, #0
 8009908:	665a      	str	r2, [r3, #100]	; 0x64
}
 800990a:	bf00      	nop
 800990c:	3754      	adds	r7, #84	; 0x54
 800990e:	46bd      	mov	sp, r7
 8009910:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009914:	4770      	bx	lr

08009916 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8009916:	b580      	push	{r7, lr}
 8009918:	b084      	sub	sp, #16
 800991a:	af00      	add	r7, sp, #0
 800991c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800991e:	687b      	ldr	r3, [r7, #4]
 8009920:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009922:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8009924:	68fb      	ldr	r3, [r7, #12]
 8009926:	2200      	movs	r2, #0
 8009928:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->TxXferCount = 0U;
 800992c:	68fb      	ldr	r3, [r7, #12]
 800992e:	2200      	movs	r2, #0
 8009930:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8009934:	68f8      	ldr	r0, [r7, #12]
 8009936:	f7ff fb59 	bl	8008fec <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800993a:	bf00      	nop
 800993c:	3710      	adds	r7, #16
 800993e:	46bd      	mov	sp, r7
 8009940:	bd80      	pop	{r7, pc}

08009942 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8009942:	b580      	push	{r7, lr}
 8009944:	b088      	sub	sp, #32
 8009946:	af00      	add	r7, sp, #0
 8009948:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800994a:	687b      	ldr	r3, [r7, #4]
 800994c:	681b      	ldr	r3, [r3, #0]
 800994e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009950:	68fb      	ldr	r3, [r7, #12]
 8009952:	e853 3f00 	ldrex	r3, [r3]
 8009956:	60bb      	str	r3, [r7, #8]
   return(result);
 8009958:	68bb      	ldr	r3, [r7, #8]
 800995a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800995e:	61fb      	str	r3, [r7, #28]
 8009960:	687b      	ldr	r3, [r7, #4]
 8009962:	681b      	ldr	r3, [r3, #0]
 8009964:	461a      	mov	r2, r3
 8009966:	69fb      	ldr	r3, [r7, #28]
 8009968:	61bb      	str	r3, [r7, #24]
 800996a:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800996c:	6979      	ldr	r1, [r7, #20]
 800996e:	69ba      	ldr	r2, [r7, #24]
 8009970:	e841 2300 	strex	r3, r2, [r1]
 8009974:	613b      	str	r3, [r7, #16]
   return(result);
 8009976:	693b      	ldr	r3, [r7, #16]
 8009978:	2b00      	cmp	r3, #0
 800997a:	d1e6      	bne.n	800994a <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800997c:	687b      	ldr	r3, [r7, #4]
 800997e:	2220      	movs	r2, #32
 8009980:	679a      	str	r2, [r3, #120]	; 0x78

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8009982:	687b      	ldr	r3, [r7, #4]
 8009984:	2200      	movs	r2, #0
 8009986:	669a      	str	r2, [r3, #104]	; 0x68
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8009988:	6878      	ldr	r0, [r7, #4]
 800998a:	f7ff fb25 	bl	8008fd8 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800998e:	bf00      	nop
 8009990:	3720      	adds	r7, #32
 8009992:	46bd      	mov	sp, r7
 8009994:	bd80      	pop	{r7, pc}

08009996 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8009996:	b580      	push	{r7, lr}
 8009998:	b096      	sub	sp, #88	; 0x58
 800999a:	af00      	add	r7, sp, #0
 800999c:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 800999e:	687b      	ldr	r3, [r7, #4]
 80099a0:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 80099a4:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80099a8:	687b      	ldr	r3, [r7, #4]
 80099aa:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80099ac:	2b22      	cmp	r3, #34	; 0x22
 80099ae:	f040 8094 	bne.w	8009ada <UART_RxISR_8BIT+0x144>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80099b2:	687b      	ldr	r3, [r7, #4]
 80099b4:	681b      	ldr	r3, [r3, #0]
 80099b6:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 80099b8:	f8a7 3054 	strh.w	r3, [r7, #84]	; 0x54
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 80099bc:	f8b7 3054 	ldrh.w	r3, [r7, #84]	; 0x54
 80099c0:	b2d9      	uxtb	r1, r3
 80099c2:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 80099c6:	b2da      	uxtb	r2, r3
 80099c8:	687b      	ldr	r3, [r7, #4]
 80099ca:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80099cc:	400a      	ands	r2, r1
 80099ce:	b2d2      	uxtb	r2, r2
 80099d0:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 80099d2:	687b      	ldr	r3, [r7, #4]
 80099d4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80099d6:	1c5a      	adds	r2, r3, #1
 80099d8:	687b      	ldr	r3, [r7, #4]
 80099da:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 80099dc:	687b      	ldr	r3, [r7, #4]
 80099de:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80099e2:	b29b      	uxth	r3, r3
 80099e4:	3b01      	subs	r3, #1
 80099e6:	b29a      	uxth	r2, r3
 80099e8:	687b      	ldr	r3, [r7, #4]
 80099ea:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 80099ee:	687b      	ldr	r3, [r7, #4]
 80099f0:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80099f4:	b29b      	uxth	r3, r3
 80099f6:	2b00      	cmp	r3, #0
 80099f8:	d177      	bne.n	8009aea <UART_RxISR_8BIT+0x154>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80099fa:	687b      	ldr	r3, [r7, #4]
 80099fc:	681b      	ldr	r3, [r3, #0]
 80099fe:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009a00:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009a02:	e853 3f00 	ldrex	r3, [r3]
 8009a06:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8009a08:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009a0a:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8009a0e:	653b      	str	r3, [r7, #80]	; 0x50
 8009a10:	687b      	ldr	r3, [r7, #4]
 8009a12:	681b      	ldr	r3, [r3, #0]
 8009a14:	461a      	mov	r2, r3
 8009a16:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8009a18:	647b      	str	r3, [r7, #68]	; 0x44
 8009a1a:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009a1c:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8009a1e:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8009a20:	e841 2300 	strex	r3, r2, [r1]
 8009a24:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8009a26:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009a28:	2b00      	cmp	r3, #0
 8009a2a:	d1e6      	bne.n	80099fa <UART_RxISR_8BIT+0x64>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009a2c:	687b      	ldr	r3, [r7, #4]
 8009a2e:	681b      	ldr	r3, [r3, #0]
 8009a30:	3308      	adds	r3, #8
 8009a32:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009a34:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009a36:	e853 3f00 	ldrex	r3, [r3]
 8009a3a:	623b      	str	r3, [r7, #32]
   return(result);
 8009a3c:	6a3b      	ldr	r3, [r7, #32]
 8009a3e:	f023 0301 	bic.w	r3, r3, #1
 8009a42:	64fb      	str	r3, [r7, #76]	; 0x4c
 8009a44:	687b      	ldr	r3, [r7, #4]
 8009a46:	681b      	ldr	r3, [r3, #0]
 8009a48:	3308      	adds	r3, #8
 8009a4a:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8009a4c:	633a      	str	r2, [r7, #48]	; 0x30
 8009a4e:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009a50:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8009a52:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8009a54:	e841 2300 	strex	r3, r2, [r1]
 8009a58:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8009a5a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009a5c:	2b00      	cmp	r3, #0
 8009a5e:	d1e5      	bne.n	8009a2c <UART_RxISR_8BIT+0x96>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8009a60:	687b      	ldr	r3, [r7, #4]
 8009a62:	2220      	movs	r2, #32
 8009a64:	67da      	str	r2, [r3, #124]	; 0x7c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8009a66:	687b      	ldr	r3, [r7, #4]
 8009a68:	2200      	movs	r2, #0
 8009a6a:	665a      	str	r2, [r3, #100]	; 0x64

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009a6c:	687b      	ldr	r3, [r7, #4]
 8009a6e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8009a70:	2b01      	cmp	r3, #1
 8009a72:	d12e      	bne.n	8009ad2 <UART_RxISR_8BIT+0x13c>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009a74:	687b      	ldr	r3, [r7, #4]
 8009a76:	2200      	movs	r2, #0
 8009a78:	661a      	str	r2, [r3, #96]	; 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009a7a:	687b      	ldr	r3, [r7, #4]
 8009a7c:	681b      	ldr	r3, [r3, #0]
 8009a7e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009a80:	693b      	ldr	r3, [r7, #16]
 8009a82:	e853 3f00 	ldrex	r3, [r3]
 8009a86:	60fb      	str	r3, [r7, #12]
   return(result);
 8009a88:	68fb      	ldr	r3, [r7, #12]
 8009a8a:	f023 0310 	bic.w	r3, r3, #16
 8009a8e:	64bb      	str	r3, [r7, #72]	; 0x48
 8009a90:	687b      	ldr	r3, [r7, #4]
 8009a92:	681b      	ldr	r3, [r3, #0]
 8009a94:	461a      	mov	r2, r3
 8009a96:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8009a98:	61fb      	str	r3, [r7, #28]
 8009a9a:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009a9c:	69b9      	ldr	r1, [r7, #24]
 8009a9e:	69fa      	ldr	r2, [r7, #28]
 8009aa0:	e841 2300 	strex	r3, r2, [r1]
 8009aa4:	617b      	str	r3, [r7, #20]
   return(result);
 8009aa6:	697b      	ldr	r3, [r7, #20]
 8009aa8:	2b00      	cmp	r3, #0
 8009aaa:	d1e6      	bne.n	8009a7a <UART_RxISR_8BIT+0xe4>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8009aac:	687b      	ldr	r3, [r7, #4]
 8009aae:	681b      	ldr	r3, [r3, #0]
 8009ab0:	69db      	ldr	r3, [r3, #28]
 8009ab2:	f003 0310 	and.w	r3, r3, #16
 8009ab6:	2b10      	cmp	r3, #16
 8009ab8:	d103      	bne.n	8009ac2 <UART_RxISR_8BIT+0x12c>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8009aba:	687b      	ldr	r3, [r7, #4]
 8009abc:	681b      	ldr	r3, [r3, #0]
 8009abe:	2210      	movs	r2, #16
 8009ac0:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8009ac2:	687b      	ldr	r3, [r7, #4]
 8009ac4:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8009ac8:	4619      	mov	r1, r3
 8009aca:	6878      	ldr	r0, [r7, #4]
 8009acc:	f7ff fa98 	bl	8009000 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8009ad0:	e00b      	b.n	8009aea <UART_RxISR_8BIT+0x154>
        HAL_UART_RxCpltCallback(huart);
 8009ad2:	6878      	ldr	r0, [r7, #4]
 8009ad4:	f7f9 fb4e 	bl	8003174 <HAL_UART_RxCpltCallback>
}
 8009ad8:	e007      	b.n	8009aea <UART_RxISR_8BIT+0x154>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8009ada:	687b      	ldr	r3, [r7, #4]
 8009adc:	681b      	ldr	r3, [r3, #0]
 8009ade:	699a      	ldr	r2, [r3, #24]
 8009ae0:	687b      	ldr	r3, [r7, #4]
 8009ae2:	681b      	ldr	r3, [r3, #0]
 8009ae4:	f042 0208 	orr.w	r2, r2, #8
 8009ae8:	619a      	str	r2, [r3, #24]
}
 8009aea:	bf00      	nop
 8009aec:	3758      	adds	r7, #88	; 0x58
 8009aee:	46bd      	mov	sp, r7
 8009af0:	bd80      	pop	{r7, pc}

08009af2 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8009af2:	b580      	push	{r7, lr}
 8009af4:	b096      	sub	sp, #88	; 0x58
 8009af6:	af00      	add	r7, sp, #0
 8009af8:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8009afa:	687b      	ldr	r3, [r7, #4]
 8009afc:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8009b00:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8009b04:	687b      	ldr	r3, [r7, #4]
 8009b06:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8009b08:	2b22      	cmp	r3, #34	; 0x22
 8009b0a:	f040 8094 	bne.w	8009c36 <UART_RxISR_16BIT+0x144>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8009b0e:	687b      	ldr	r3, [r7, #4]
 8009b10:	681b      	ldr	r3, [r3, #0]
 8009b12:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8009b14:	f8a7 3054 	strh.w	r3, [r7, #84]	; 0x54
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8009b18:	687b      	ldr	r3, [r7, #4]
 8009b1a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009b1c:	653b      	str	r3, [r7, #80]	; 0x50
    *tmp = (uint16_t)(uhdata & uhMask);
 8009b1e:	f8b7 2054 	ldrh.w	r2, [r7, #84]	; 0x54
 8009b22:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 8009b26:	4013      	ands	r3, r2
 8009b28:	b29a      	uxth	r2, r3
 8009b2a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8009b2c:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 8009b2e:	687b      	ldr	r3, [r7, #4]
 8009b30:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009b32:	1c9a      	adds	r2, r3, #2
 8009b34:	687b      	ldr	r3, [r7, #4]
 8009b36:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 8009b38:	687b      	ldr	r3, [r7, #4]
 8009b3a:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8009b3e:	b29b      	uxth	r3, r3
 8009b40:	3b01      	subs	r3, #1
 8009b42:	b29a      	uxth	r2, r3
 8009b44:	687b      	ldr	r3, [r7, #4]
 8009b46:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 8009b4a:	687b      	ldr	r3, [r7, #4]
 8009b4c:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8009b50:	b29b      	uxth	r3, r3
 8009b52:	2b00      	cmp	r3, #0
 8009b54:	d177      	bne.n	8009c46 <UART_RxISR_16BIT+0x154>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8009b56:	687b      	ldr	r3, [r7, #4]
 8009b58:	681b      	ldr	r3, [r3, #0]
 8009b5a:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009b5c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009b5e:	e853 3f00 	ldrex	r3, [r3]
 8009b62:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8009b64:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009b66:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8009b6a:	64fb      	str	r3, [r7, #76]	; 0x4c
 8009b6c:	687b      	ldr	r3, [r7, #4]
 8009b6e:	681b      	ldr	r3, [r3, #0]
 8009b70:	461a      	mov	r2, r3
 8009b72:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8009b74:	643b      	str	r3, [r7, #64]	; 0x40
 8009b76:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009b78:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8009b7a:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8009b7c:	e841 2300 	strex	r3, r2, [r1]
 8009b80:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8009b82:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009b84:	2b00      	cmp	r3, #0
 8009b86:	d1e6      	bne.n	8009b56 <UART_RxISR_16BIT+0x64>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009b88:	687b      	ldr	r3, [r7, #4]
 8009b8a:	681b      	ldr	r3, [r3, #0]
 8009b8c:	3308      	adds	r3, #8
 8009b8e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009b90:	6a3b      	ldr	r3, [r7, #32]
 8009b92:	e853 3f00 	ldrex	r3, [r3]
 8009b96:	61fb      	str	r3, [r7, #28]
   return(result);
 8009b98:	69fb      	ldr	r3, [r7, #28]
 8009b9a:	f023 0301 	bic.w	r3, r3, #1
 8009b9e:	64bb      	str	r3, [r7, #72]	; 0x48
 8009ba0:	687b      	ldr	r3, [r7, #4]
 8009ba2:	681b      	ldr	r3, [r3, #0]
 8009ba4:	3308      	adds	r3, #8
 8009ba6:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8009ba8:	62fa      	str	r2, [r7, #44]	; 0x2c
 8009baa:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009bac:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8009bae:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8009bb0:	e841 2300 	strex	r3, r2, [r1]
 8009bb4:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8009bb6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009bb8:	2b00      	cmp	r3, #0
 8009bba:	d1e5      	bne.n	8009b88 <UART_RxISR_16BIT+0x96>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8009bbc:	687b      	ldr	r3, [r7, #4]
 8009bbe:	2220      	movs	r2, #32
 8009bc0:	67da      	str	r2, [r3, #124]	; 0x7c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8009bc2:	687b      	ldr	r3, [r7, #4]
 8009bc4:	2200      	movs	r2, #0
 8009bc6:	665a      	str	r2, [r3, #100]	; 0x64

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009bc8:	687b      	ldr	r3, [r7, #4]
 8009bca:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8009bcc:	2b01      	cmp	r3, #1
 8009bce:	d12e      	bne.n	8009c2e <UART_RxISR_16BIT+0x13c>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009bd0:	687b      	ldr	r3, [r7, #4]
 8009bd2:	2200      	movs	r2, #0
 8009bd4:	661a      	str	r2, [r3, #96]	; 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009bd6:	687b      	ldr	r3, [r7, #4]
 8009bd8:	681b      	ldr	r3, [r3, #0]
 8009bda:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009bdc:	68fb      	ldr	r3, [r7, #12]
 8009bde:	e853 3f00 	ldrex	r3, [r3]
 8009be2:	60bb      	str	r3, [r7, #8]
   return(result);
 8009be4:	68bb      	ldr	r3, [r7, #8]
 8009be6:	f023 0310 	bic.w	r3, r3, #16
 8009bea:	647b      	str	r3, [r7, #68]	; 0x44
 8009bec:	687b      	ldr	r3, [r7, #4]
 8009bee:	681b      	ldr	r3, [r3, #0]
 8009bf0:	461a      	mov	r2, r3
 8009bf2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8009bf4:	61bb      	str	r3, [r7, #24]
 8009bf6:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009bf8:	6979      	ldr	r1, [r7, #20]
 8009bfa:	69ba      	ldr	r2, [r7, #24]
 8009bfc:	e841 2300 	strex	r3, r2, [r1]
 8009c00:	613b      	str	r3, [r7, #16]
   return(result);
 8009c02:	693b      	ldr	r3, [r7, #16]
 8009c04:	2b00      	cmp	r3, #0
 8009c06:	d1e6      	bne.n	8009bd6 <UART_RxISR_16BIT+0xe4>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8009c08:	687b      	ldr	r3, [r7, #4]
 8009c0a:	681b      	ldr	r3, [r3, #0]
 8009c0c:	69db      	ldr	r3, [r3, #28]
 8009c0e:	f003 0310 	and.w	r3, r3, #16
 8009c12:	2b10      	cmp	r3, #16
 8009c14:	d103      	bne.n	8009c1e <UART_RxISR_16BIT+0x12c>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8009c16:	687b      	ldr	r3, [r7, #4]
 8009c18:	681b      	ldr	r3, [r3, #0]
 8009c1a:	2210      	movs	r2, #16
 8009c1c:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8009c1e:	687b      	ldr	r3, [r7, #4]
 8009c20:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8009c24:	4619      	mov	r1, r3
 8009c26:	6878      	ldr	r0, [r7, #4]
 8009c28:	f7ff f9ea 	bl	8009000 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8009c2c:	e00b      	b.n	8009c46 <UART_RxISR_16BIT+0x154>
        HAL_UART_RxCpltCallback(huart);
 8009c2e:	6878      	ldr	r0, [r7, #4]
 8009c30:	f7f9 faa0 	bl	8003174 <HAL_UART_RxCpltCallback>
}
 8009c34:	e007      	b.n	8009c46 <UART_RxISR_16BIT+0x154>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8009c36:	687b      	ldr	r3, [r7, #4]
 8009c38:	681b      	ldr	r3, [r3, #0]
 8009c3a:	699a      	ldr	r2, [r3, #24]
 8009c3c:	687b      	ldr	r3, [r7, #4]
 8009c3e:	681b      	ldr	r3, [r3, #0]
 8009c40:	f042 0208 	orr.w	r2, r2, #8
 8009c44:	619a      	str	r2, [r3, #24]
}
 8009c46:	bf00      	nop
 8009c48:	3758      	adds	r7, #88	; 0x58
 8009c4a:	46bd      	mov	sp, r7
 8009c4c:	bd80      	pop	{r7, pc}

08009c4e <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8009c4e:	b480      	push	{r7}
 8009c50:	b083      	sub	sp, #12
 8009c52:	af00      	add	r7, sp, #0
 8009c54:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8009c56:	bf00      	nop
 8009c58:	370c      	adds	r7, #12
 8009c5a:	46bd      	mov	sp, r7
 8009c5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c60:	4770      	bx	lr
	...

08009c64 <MX_FATFS_Init>:
extern SPI_HandleTypeDef hspi2;

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 8009c64:	b580      	push	{r7, lr}
 8009c66:	af00      	add	r7, sp, #0
  /*## FatFS: Link the USER driver ###########################*/
  retUSER = FATFS_LinkDriver(&USER_Driver, USERPath);
 8009c68:	4904      	ldr	r1, [pc, #16]	; (8009c7c <MX_FATFS_Init+0x18>)
 8009c6a:	4805      	ldr	r0, [pc, #20]	; (8009c80 <MX_FATFS_Init+0x1c>)
 8009c6c:	f004 fbc8 	bl	800e400 <FATFS_LinkDriver>
 8009c70:	4603      	mov	r3, r0
 8009c72:	461a      	mov	r2, r3
 8009c74:	4b03      	ldr	r3, [pc, #12]	; (8009c84 <MX_FATFS_Init+0x20>)
 8009c76:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 8009c78:	bf00      	nop
 8009c7a:	bd80      	pop	{r7, pc}
 8009c7c:	20002d00 	.word	0x20002d00
 8009c80:	20000014 	.word	0x20000014
 8009c84:	20002d04 	.word	0x20002d04

08009c88 <get_fattime>:
  * @brief  Gets Time from RTC
  * @param  None
  * @retval Time in DWORD
  */
DWORD get_fattime(void)
{
 8009c88:	b480      	push	{r7}
 8009c8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN get_fattime */
  return 0;
 8009c8c:	2300      	movs	r3, #0
  /* USER CODE END get_fattime */
}
 8009c8e:	4618      	mov	r0, r3
 8009c90:	46bd      	mov	sp, r7
 8009c92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c96:	4770      	bx	lr

08009c98 <USER_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_initialize (
	BYTE pdrv           /* Physical drive nmuber to identify the drive */
)
{
 8009c98:	b580      	push	{r7, lr}
 8009c9a:	b082      	sub	sp, #8
 8009c9c:	af00      	add	r7, sp, #0
 8009c9e:	4603      	mov	r3, r0
 8009ca0:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN INIT */
	return SD_disk_initialize (pdrv);
 8009ca2:	79fb      	ldrb	r3, [r7, #7]
 8009ca4:	4618      	mov	r0, r3
 8009ca6:	f7f8 fd81 	bl	80027ac <SD_disk_initialize>
 8009caa:	4603      	mov	r3, r0
 8009cac:	b2db      	uxtb	r3, r3
  /* USER CODE END INIT */
}
 8009cae:	4618      	mov	r0, r3
 8009cb0:	3708      	adds	r7, #8
 8009cb2:	46bd      	mov	sp, r7
 8009cb4:	bd80      	pop	{r7, pc}

08009cb6 <USER_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_status (
	BYTE pdrv       /* Physical drive number to identify the drive */
)
{
 8009cb6:	b580      	push	{r7, lr}
 8009cb8:	b082      	sub	sp, #8
 8009cba:	af00      	add	r7, sp, #0
 8009cbc:	4603      	mov	r3, r0
 8009cbe:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN STATUS */
	return SD_disk_status (pdrv);
 8009cc0:	79fb      	ldrb	r3, [r7, #7]
 8009cc2:	4618      	mov	r0, r3
 8009cc4:	f7f8 fe5e 	bl	8002984 <SD_disk_status>
 8009cc8:	4603      	mov	r3, r0
 8009cca:	b2db      	uxtb	r3, r3
  /* USER CODE END STATUS */
}
 8009ccc:	4618      	mov	r0, r3
 8009cce:	3708      	adds	r7, #8
 8009cd0:	46bd      	mov	sp, r7
 8009cd2:	bd80      	pop	{r7, pc}

08009cd4 <USER_read>:
	BYTE pdrv,      /* Physical drive nmuber to identify the drive */
	BYTE *buff,     /* Data buffer to store read data */
	DWORD sector,   /* Sector address in LBA */
	UINT count      /* Number of sectors to read */
)
{
 8009cd4:	b580      	push	{r7, lr}
 8009cd6:	b084      	sub	sp, #16
 8009cd8:	af00      	add	r7, sp, #0
 8009cda:	60b9      	str	r1, [r7, #8]
 8009cdc:	607a      	str	r2, [r7, #4]
 8009cde:	603b      	str	r3, [r7, #0]
 8009ce0:	4603      	mov	r3, r0
 8009ce2:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN READ */
	return SD_disk_read (pdrv, buff, sector, count);
 8009ce4:	7bf8      	ldrb	r0, [r7, #15]
 8009ce6:	683b      	ldr	r3, [r7, #0]
 8009ce8:	687a      	ldr	r2, [r7, #4]
 8009cea:	68b9      	ldr	r1, [r7, #8]
 8009cec:	f7f8 fe60 	bl	80029b0 <SD_disk_read>
 8009cf0:	4603      	mov	r3, r0
 8009cf2:	b2db      	uxtb	r3, r3
  /* USER CODE END READ */
}
 8009cf4:	4618      	mov	r0, r3
 8009cf6:	3710      	adds	r7, #16
 8009cf8:	46bd      	mov	sp, r7
 8009cfa:	bd80      	pop	{r7, pc}

08009cfc <USER_write>:
	BYTE pdrv,          /* Physical drive nmuber to identify the drive */
	const BYTE *buff,   /* Data to be written */
	DWORD sector,       /* Sector address in LBA */
	UINT count          /* Number of sectors to write */
)
{
 8009cfc:	b580      	push	{r7, lr}
 8009cfe:	b084      	sub	sp, #16
 8009d00:	af00      	add	r7, sp, #0
 8009d02:	60b9      	str	r1, [r7, #8]
 8009d04:	607a      	str	r2, [r7, #4]
 8009d06:	603b      	str	r3, [r7, #0]
 8009d08:	4603      	mov	r3, r0
 8009d0a:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN WRITE */
  /* USER CODE HERE */
	return SD_disk_write (pdrv, buff, sector, count);
 8009d0c:	7bf8      	ldrb	r0, [r7, #15]
 8009d0e:	683b      	ldr	r3, [r7, #0]
 8009d10:	687a      	ldr	r2, [r7, #4]
 8009d12:	68b9      	ldr	r1, [r7, #8]
 8009d14:	f7f8 feb6 	bl	8002a84 <SD_disk_write>
 8009d18:	4603      	mov	r3, r0
 8009d1a:	b2db      	uxtb	r3, r3
  /* USER CODE END WRITE */
}
 8009d1c:	4618      	mov	r0, r3
 8009d1e:	3710      	adds	r7, #16
 8009d20:	46bd      	mov	sp, r7
 8009d22:	bd80      	pop	{r7, pc}

08009d24 <USER_ioctl>:
DRESULT USER_ioctl (
	BYTE pdrv,      /* Physical drive nmuber (0..) */
	BYTE cmd,       /* Control code */
	void *buff      /* Buffer to send/receive control data */
)
{
 8009d24:	b580      	push	{r7, lr}
 8009d26:	b082      	sub	sp, #8
 8009d28:	af00      	add	r7, sp, #0
 8009d2a:	4603      	mov	r3, r0
 8009d2c:	603a      	str	r2, [r7, #0]
 8009d2e:	71fb      	strb	r3, [r7, #7]
 8009d30:	460b      	mov	r3, r1
 8009d32:	71bb      	strb	r3, [r7, #6]
  /* USER CODE BEGIN IOCTL */
	return SD_disk_ioctl (pdrv, cmd, buff);
 8009d34:	79fb      	ldrb	r3, [r7, #7]
 8009d36:	79b9      	ldrb	r1, [r7, #6]
 8009d38:	683a      	ldr	r2, [r7, #0]
 8009d3a:	4618      	mov	r0, r3
 8009d3c:	f7f8 ff26 	bl	8002b8c <SD_disk_ioctl>
 8009d40:	4603      	mov	r3, r0
 8009d42:	b2db      	uxtb	r3, r3
  /* USER CODE END IOCTL */
}
 8009d44:	4618      	mov	r0, r3
 8009d46:	3708      	adds	r7, #8
 8009d48:	46bd      	mov	sp, r7
 8009d4a:	bd80      	pop	{r7, pc}

08009d4c <disk_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_status (
	BYTE pdrv		/* Physical drive nmuber to identify the drive */
)
{
 8009d4c:	b580      	push	{r7, lr}
 8009d4e:	b084      	sub	sp, #16
 8009d50:	af00      	add	r7, sp, #0
 8009d52:	4603      	mov	r3, r0
 8009d54:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat;
  
  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 8009d56:	79fb      	ldrb	r3, [r7, #7]
 8009d58:	4a08      	ldr	r2, [pc, #32]	; (8009d7c <disk_status+0x30>)
 8009d5a:	009b      	lsls	r3, r3, #2
 8009d5c:	4413      	add	r3, r2
 8009d5e:	685b      	ldr	r3, [r3, #4]
 8009d60:	685b      	ldr	r3, [r3, #4]
 8009d62:	79fa      	ldrb	r2, [r7, #7]
 8009d64:	4905      	ldr	r1, [pc, #20]	; (8009d7c <disk_status+0x30>)
 8009d66:	440a      	add	r2, r1
 8009d68:	7a12      	ldrb	r2, [r2, #8]
 8009d6a:	4610      	mov	r0, r2
 8009d6c:	4798      	blx	r3
 8009d6e:	4603      	mov	r3, r0
 8009d70:	73fb      	strb	r3, [r7, #15]
  return stat;
 8009d72:	7bfb      	ldrb	r3, [r7, #15]
}
 8009d74:	4618      	mov	r0, r3
 8009d76:	3710      	adds	r7, #16
 8009d78:	46bd      	mov	sp, r7
 8009d7a:	bd80      	pop	{r7, pc}
 8009d7c:	20000458 	.word	0x20000458

08009d80 <disk_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
 8009d80:	b580      	push	{r7, lr}
 8009d82:	b084      	sub	sp, #16
 8009d84:	af00      	add	r7, sp, #0
 8009d86:	4603      	mov	r3, r0
 8009d88:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat = RES_OK;
 8009d8a:	2300      	movs	r3, #0
 8009d8c:	73fb      	strb	r3, [r7, #15]
  
  if(disk.is_initialized[pdrv] == 0)
 8009d8e:	79fb      	ldrb	r3, [r7, #7]
 8009d90:	4a0d      	ldr	r2, [pc, #52]	; (8009dc8 <disk_initialize+0x48>)
 8009d92:	5cd3      	ldrb	r3, [r2, r3]
 8009d94:	2b00      	cmp	r3, #0
 8009d96:	d111      	bne.n	8009dbc <disk_initialize+0x3c>
  { 
    disk.is_initialized[pdrv] = 1;
 8009d98:	79fb      	ldrb	r3, [r7, #7]
 8009d9a:	4a0b      	ldr	r2, [pc, #44]	; (8009dc8 <disk_initialize+0x48>)
 8009d9c:	2101      	movs	r1, #1
 8009d9e:	54d1      	strb	r1, [r2, r3]
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 8009da0:	79fb      	ldrb	r3, [r7, #7]
 8009da2:	4a09      	ldr	r2, [pc, #36]	; (8009dc8 <disk_initialize+0x48>)
 8009da4:	009b      	lsls	r3, r3, #2
 8009da6:	4413      	add	r3, r2
 8009da8:	685b      	ldr	r3, [r3, #4]
 8009daa:	681b      	ldr	r3, [r3, #0]
 8009dac:	79fa      	ldrb	r2, [r7, #7]
 8009dae:	4906      	ldr	r1, [pc, #24]	; (8009dc8 <disk_initialize+0x48>)
 8009db0:	440a      	add	r2, r1
 8009db2:	7a12      	ldrb	r2, [r2, #8]
 8009db4:	4610      	mov	r0, r2
 8009db6:	4798      	blx	r3
 8009db8:	4603      	mov	r3, r0
 8009dba:	73fb      	strb	r3, [r7, #15]
  }
  return stat;
 8009dbc:	7bfb      	ldrb	r3, [r7, #15]
}
 8009dbe:	4618      	mov	r0, r3
 8009dc0:	3710      	adds	r7, #16
 8009dc2:	46bd      	mov	sp, r7
 8009dc4:	bd80      	pop	{r7, pc}
 8009dc6:	bf00      	nop
 8009dc8:	20000458 	.word	0x20000458

08009dcc <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 8009dcc:	b590      	push	{r4, r7, lr}
 8009dce:	b087      	sub	sp, #28
 8009dd0:	af00      	add	r7, sp, #0
 8009dd2:	60b9      	str	r1, [r7, #8]
 8009dd4:	607a      	str	r2, [r7, #4]
 8009dd6:	603b      	str	r3, [r7, #0]
 8009dd8:	4603      	mov	r3, r0
 8009dda:	73fb      	strb	r3, [r7, #15]
  DRESULT res;
 
  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 8009ddc:	7bfb      	ldrb	r3, [r7, #15]
 8009dde:	4a0a      	ldr	r2, [pc, #40]	; (8009e08 <disk_read+0x3c>)
 8009de0:	009b      	lsls	r3, r3, #2
 8009de2:	4413      	add	r3, r2
 8009de4:	685b      	ldr	r3, [r3, #4]
 8009de6:	689c      	ldr	r4, [r3, #8]
 8009de8:	7bfb      	ldrb	r3, [r7, #15]
 8009dea:	4a07      	ldr	r2, [pc, #28]	; (8009e08 <disk_read+0x3c>)
 8009dec:	4413      	add	r3, r2
 8009dee:	7a18      	ldrb	r0, [r3, #8]
 8009df0:	683b      	ldr	r3, [r7, #0]
 8009df2:	687a      	ldr	r2, [r7, #4]
 8009df4:	68b9      	ldr	r1, [r7, #8]
 8009df6:	47a0      	blx	r4
 8009df8:	4603      	mov	r3, r0
 8009dfa:	75fb      	strb	r3, [r7, #23]
  return res;
 8009dfc:	7dfb      	ldrb	r3, [r7, #23]
}
 8009dfe:	4618      	mov	r0, r3
 8009e00:	371c      	adds	r7, #28
 8009e02:	46bd      	mov	sp, r7
 8009e04:	bd90      	pop	{r4, r7, pc}
 8009e06:	bf00      	nop
 8009e08:	20000458 	.word	0x20000458

08009e0c <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 8009e0c:	b590      	push	{r4, r7, lr}
 8009e0e:	b087      	sub	sp, #28
 8009e10:	af00      	add	r7, sp, #0
 8009e12:	60b9      	str	r1, [r7, #8]
 8009e14:	607a      	str	r2, [r7, #4]
 8009e16:	603b      	str	r3, [r7, #0]
 8009e18:	4603      	mov	r3, r0
 8009e1a:	73fb      	strb	r3, [r7, #15]
  DRESULT res;
  
  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 8009e1c:	7bfb      	ldrb	r3, [r7, #15]
 8009e1e:	4a0a      	ldr	r2, [pc, #40]	; (8009e48 <disk_write+0x3c>)
 8009e20:	009b      	lsls	r3, r3, #2
 8009e22:	4413      	add	r3, r2
 8009e24:	685b      	ldr	r3, [r3, #4]
 8009e26:	68dc      	ldr	r4, [r3, #12]
 8009e28:	7bfb      	ldrb	r3, [r7, #15]
 8009e2a:	4a07      	ldr	r2, [pc, #28]	; (8009e48 <disk_write+0x3c>)
 8009e2c:	4413      	add	r3, r2
 8009e2e:	7a18      	ldrb	r0, [r3, #8]
 8009e30:	683b      	ldr	r3, [r7, #0]
 8009e32:	687a      	ldr	r2, [r7, #4]
 8009e34:	68b9      	ldr	r1, [r7, #8]
 8009e36:	47a0      	blx	r4
 8009e38:	4603      	mov	r3, r0
 8009e3a:	75fb      	strb	r3, [r7, #23]
  return res;
 8009e3c:	7dfb      	ldrb	r3, [r7, #23]
}
 8009e3e:	4618      	mov	r0, r3
 8009e40:	371c      	adds	r7, #28
 8009e42:	46bd      	mov	sp, r7
 8009e44:	bd90      	pop	{r4, r7, pc}
 8009e46:	bf00      	nop
 8009e48:	20000458 	.word	0x20000458

08009e4c <disk_ioctl>:
DRESULT disk_ioctl (
	BYTE pdrv,		/* Physical drive nmuber (0..) */
	BYTE cmd,		/* Control code */
	void *buff		/* Buffer to send/receive control data */
)
{
 8009e4c:	b580      	push	{r7, lr}
 8009e4e:	b084      	sub	sp, #16
 8009e50:	af00      	add	r7, sp, #0
 8009e52:	4603      	mov	r3, r0
 8009e54:	603a      	str	r2, [r7, #0]
 8009e56:	71fb      	strb	r3, [r7, #7]
 8009e58:	460b      	mov	r3, r1
 8009e5a:	71bb      	strb	r3, [r7, #6]
  DRESULT res;

  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 8009e5c:	79fb      	ldrb	r3, [r7, #7]
 8009e5e:	4a09      	ldr	r2, [pc, #36]	; (8009e84 <disk_ioctl+0x38>)
 8009e60:	009b      	lsls	r3, r3, #2
 8009e62:	4413      	add	r3, r2
 8009e64:	685b      	ldr	r3, [r3, #4]
 8009e66:	691b      	ldr	r3, [r3, #16]
 8009e68:	79fa      	ldrb	r2, [r7, #7]
 8009e6a:	4906      	ldr	r1, [pc, #24]	; (8009e84 <disk_ioctl+0x38>)
 8009e6c:	440a      	add	r2, r1
 8009e6e:	7a10      	ldrb	r0, [r2, #8]
 8009e70:	79b9      	ldrb	r1, [r7, #6]
 8009e72:	683a      	ldr	r2, [r7, #0]
 8009e74:	4798      	blx	r3
 8009e76:	4603      	mov	r3, r0
 8009e78:	73fb      	strb	r3, [r7, #15]
  return res;
 8009e7a:	7bfb      	ldrb	r3, [r7, #15]
}
 8009e7c:	4618      	mov	r0, r3
 8009e7e:	3710      	adds	r7, #16
 8009e80:	46bd      	mov	sp, r7
 8009e82:	bd80      	pop	{r7, pc}
 8009e84:	20000458 	.word	0x20000458

08009e88 <mem_cpy>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Copy memory to memory */
static
void mem_cpy (void* dst, const void* src, UINT cnt) {
 8009e88:	b480      	push	{r7}
 8009e8a:	b087      	sub	sp, #28
 8009e8c:	af00      	add	r7, sp, #0
 8009e8e:	60f8      	str	r0, [r7, #12]
 8009e90:	60b9      	str	r1, [r7, #8]
 8009e92:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 8009e94:	68fb      	ldr	r3, [r7, #12]
 8009e96:	617b      	str	r3, [r7, #20]
	const BYTE *s = (const BYTE*)src;
 8009e98:	68bb      	ldr	r3, [r7, #8]
 8009e9a:	613b      	str	r3, [r7, #16]
		*(int*)d = *(int*)s;
		d += sizeof (int); s += sizeof (int);
		cnt -= sizeof (int);
	}
#endif
	while (cnt--)
 8009e9c:	e007      	b.n	8009eae <mem_cpy+0x26>
		*d++ = *s++;
 8009e9e:	693a      	ldr	r2, [r7, #16]
 8009ea0:	1c53      	adds	r3, r2, #1
 8009ea2:	613b      	str	r3, [r7, #16]
 8009ea4:	697b      	ldr	r3, [r7, #20]
 8009ea6:	1c59      	adds	r1, r3, #1
 8009ea8:	6179      	str	r1, [r7, #20]
 8009eaa:	7812      	ldrb	r2, [r2, #0]
 8009eac:	701a      	strb	r2, [r3, #0]
	while (cnt--)
 8009eae:	687b      	ldr	r3, [r7, #4]
 8009eb0:	1e5a      	subs	r2, r3, #1
 8009eb2:	607a      	str	r2, [r7, #4]
 8009eb4:	2b00      	cmp	r3, #0
 8009eb6:	d1f2      	bne.n	8009e9e <mem_cpy+0x16>
}
 8009eb8:	bf00      	nop
 8009eba:	bf00      	nop
 8009ebc:	371c      	adds	r7, #28
 8009ebe:	46bd      	mov	sp, r7
 8009ec0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ec4:	4770      	bx	lr

08009ec6 <mem_set>:

/* Fill memory */
static
void mem_set (void* dst, int val, UINT cnt) {
 8009ec6:	b480      	push	{r7}
 8009ec8:	b087      	sub	sp, #28
 8009eca:	af00      	add	r7, sp, #0
 8009ecc:	60f8      	str	r0, [r7, #12]
 8009ece:	60b9      	str	r1, [r7, #8]
 8009ed0:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 8009ed2:	68fb      	ldr	r3, [r7, #12]
 8009ed4:	617b      	str	r3, [r7, #20]

	while (cnt--)
 8009ed6:	e005      	b.n	8009ee4 <mem_set+0x1e>
		*d++ = (BYTE)val;
 8009ed8:	697b      	ldr	r3, [r7, #20]
 8009eda:	1c5a      	adds	r2, r3, #1
 8009edc:	617a      	str	r2, [r7, #20]
 8009ede:	68ba      	ldr	r2, [r7, #8]
 8009ee0:	b2d2      	uxtb	r2, r2
 8009ee2:	701a      	strb	r2, [r3, #0]
	while (cnt--)
 8009ee4:	687b      	ldr	r3, [r7, #4]
 8009ee6:	1e5a      	subs	r2, r3, #1
 8009ee8:	607a      	str	r2, [r7, #4]
 8009eea:	2b00      	cmp	r3, #0
 8009eec:	d1f4      	bne.n	8009ed8 <mem_set+0x12>
}
 8009eee:	bf00      	nop
 8009ef0:	bf00      	nop
 8009ef2:	371c      	adds	r7, #28
 8009ef4:	46bd      	mov	sp, r7
 8009ef6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009efa:	4770      	bx	lr

08009efc <mem_cmp>:

/* Compare memory to memory */
static
int mem_cmp (const void* dst, const void* src, UINT cnt) {
 8009efc:	b480      	push	{r7}
 8009efe:	b089      	sub	sp, #36	; 0x24
 8009f00:	af00      	add	r7, sp, #0
 8009f02:	60f8      	str	r0, [r7, #12]
 8009f04:	60b9      	str	r1, [r7, #8]
 8009f06:	607a      	str	r2, [r7, #4]
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
 8009f08:	68fb      	ldr	r3, [r7, #12]
 8009f0a:	61fb      	str	r3, [r7, #28]
 8009f0c:	68bb      	ldr	r3, [r7, #8]
 8009f0e:	61bb      	str	r3, [r7, #24]
	int r = 0;
 8009f10:	2300      	movs	r3, #0
 8009f12:	617b      	str	r3, [r7, #20]

	while (cnt-- && (r = *d++ - *s++) == 0) ;
 8009f14:	bf00      	nop
 8009f16:	687b      	ldr	r3, [r7, #4]
 8009f18:	1e5a      	subs	r2, r3, #1
 8009f1a:	607a      	str	r2, [r7, #4]
 8009f1c:	2b00      	cmp	r3, #0
 8009f1e:	d00d      	beq.n	8009f3c <mem_cmp+0x40>
 8009f20:	69fb      	ldr	r3, [r7, #28]
 8009f22:	1c5a      	adds	r2, r3, #1
 8009f24:	61fa      	str	r2, [r7, #28]
 8009f26:	781b      	ldrb	r3, [r3, #0]
 8009f28:	4619      	mov	r1, r3
 8009f2a:	69bb      	ldr	r3, [r7, #24]
 8009f2c:	1c5a      	adds	r2, r3, #1
 8009f2e:	61ba      	str	r2, [r7, #24]
 8009f30:	781b      	ldrb	r3, [r3, #0]
 8009f32:	1acb      	subs	r3, r1, r3
 8009f34:	617b      	str	r3, [r7, #20]
 8009f36:	697b      	ldr	r3, [r7, #20]
 8009f38:	2b00      	cmp	r3, #0
 8009f3a:	d0ec      	beq.n	8009f16 <mem_cmp+0x1a>
	return r;
 8009f3c:	697b      	ldr	r3, [r7, #20]
}
 8009f3e:	4618      	mov	r0, r3
 8009f40:	3724      	adds	r7, #36	; 0x24
 8009f42:	46bd      	mov	sp, r7
 8009f44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f48:	4770      	bx	lr

08009f4a <chk_chr>:

/* Check if chr is contained in the string */
static
int chk_chr (const char* str, int chr) {
 8009f4a:	b480      	push	{r7}
 8009f4c:	b083      	sub	sp, #12
 8009f4e:	af00      	add	r7, sp, #0
 8009f50:	6078      	str	r0, [r7, #4]
 8009f52:	6039      	str	r1, [r7, #0]
	while (*str && *str != chr) str++;
 8009f54:	e002      	b.n	8009f5c <chk_chr+0x12>
 8009f56:	687b      	ldr	r3, [r7, #4]
 8009f58:	3301      	adds	r3, #1
 8009f5a:	607b      	str	r3, [r7, #4]
 8009f5c:	687b      	ldr	r3, [r7, #4]
 8009f5e:	781b      	ldrb	r3, [r3, #0]
 8009f60:	2b00      	cmp	r3, #0
 8009f62:	d005      	beq.n	8009f70 <chk_chr+0x26>
 8009f64:	687b      	ldr	r3, [r7, #4]
 8009f66:	781b      	ldrb	r3, [r3, #0]
 8009f68:	461a      	mov	r2, r3
 8009f6a:	683b      	ldr	r3, [r7, #0]
 8009f6c:	4293      	cmp	r3, r2
 8009f6e:	d1f2      	bne.n	8009f56 <chk_chr+0xc>
	return *str;
 8009f70:	687b      	ldr	r3, [r7, #4]
 8009f72:	781b      	ldrb	r3, [r3, #0]
}
 8009f74:	4618      	mov	r0, r3
 8009f76:	370c      	adds	r7, #12
 8009f78:	46bd      	mov	sp, r7
 8009f7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f7e:	4770      	bx	lr

08009f80 <chk_lock>:
static
FRESULT chk_lock (	/* Check if the file can be accessed */
	DIR* dp,		/* Directory object pointing the file to be checked */
	int acc			/* Desired access type (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 8009f80:	b480      	push	{r7}
 8009f82:	b085      	sub	sp, #20
 8009f84:	af00      	add	r7, sp, #0
 8009f86:	6078      	str	r0, [r7, #4]
 8009f88:	6039      	str	r1, [r7, #0]
	UINT i, be;

	/* Search file semaphore table */
	for (i = be = 0; i < _FS_LOCK; i++) {
 8009f8a:	2300      	movs	r3, #0
 8009f8c:	60bb      	str	r3, [r7, #8]
 8009f8e:	68bb      	ldr	r3, [r7, #8]
 8009f90:	60fb      	str	r3, [r7, #12]
 8009f92:	e03d      	b.n	800a010 <chk_lock+0x90>
		if (Files[i].fs) {	/* Existing entry */
 8009f94:	4932      	ldr	r1, [pc, #200]	; (800a060 <chk_lock+0xe0>)
 8009f96:	68fa      	ldr	r2, [r7, #12]
 8009f98:	4613      	mov	r3, r2
 8009f9a:	005b      	lsls	r3, r3, #1
 8009f9c:	4413      	add	r3, r2
 8009f9e:	009b      	lsls	r3, r3, #2
 8009fa0:	440b      	add	r3, r1
 8009fa2:	681b      	ldr	r3, [r3, #0]
 8009fa4:	2b00      	cmp	r3, #0
 8009fa6:	d02e      	beq.n	800a006 <chk_lock+0x86>
			if (Files[i].fs == dp->fs &&	 	/* Check if the object matched with an open object */
 8009fa8:	492d      	ldr	r1, [pc, #180]	; (800a060 <chk_lock+0xe0>)
 8009faa:	68fa      	ldr	r2, [r7, #12]
 8009fac:	4613      	mov	r3, r2
 8009fae:	005b      	lsls	r3, r3, #1
 8009fb0:	4413      	add	r3, r2
 8009fb2:	009b      	lsls	r3, r3, #2
 8009fb4:	440b      	add	r3, r1
 8009fb6:	681a      	ldr	r2, [r3, #0]
 8009fb8:	687b      	ldr	r3, [r7, #4]
 8009fba:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8009fbe:	681b      	ldr	r3, [r3, #0]
 8009fc0:	429a      	cmp	r2, r3
 8009fc2:	d122      	bne.n	800a00a <chk_lock+0x8a>
				Files[i].clu == dp->sclust &&
 8009fc4:	4926      	ldr	r1, [pc, #152]	; (800a060 <chk_lock+0xe0>)
 8009fc6:	68fa      	ldr	r2, [r7, #12]
 8009fc8:	4613      	mov	r3, r2
 8009fca:	005b      	lsls	r3, r3, #1
 8009fcc:	4413      	add	r3, r2
 8009fce:	009b      	lsls	r3, r3, #2
 8009fd0:	440b      	add	r3, r1
 8009fd2:	3304      	adds	r3, #4
 8009fd4:	681a      	ldr	r2, [r3, #0]
 8009fd6:	687b      	ldr	r3, [r7, #4]
 8009fd8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8009fdc:	3308      	adds	r3, #8
 8009fde:	681b      	ldr	r3, [r3, #0]
			if (Files[i].fs == dp->fs &&	 	/* Check if the object matched with an open object */
 8009fe0:	429a      	cmp	r2, r3
 8009fe2:	d112      	bne.n	800a00a <chk_lock+0x8a>
				Files[i].idx == dp->index) break;
 8009fe4:	491e      	ldr	r1, [pc, #120]	; (800a060 <chk_lock+0xe0>)
 8009fe6:	68fa      	ldr	r2, [r7, #12]
 8009fe8:	4613      	mov	r3, r2
 8009fea:	005b      	lsls	r3, r3, #1
 8009fec:	4413      	add	r3, r2
 8009fee:	009b      	lsls	r3, r3, #2
 8009ff0:	440b      	add	r3, r1
 8009ff2:	3308      	adds	r3, #8
 8009ff4:	881a      	ldrh	r2, [r3, #0]
 8009ff6:	687b      	ldr	r3, [r7, #4]
 8009ff8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8009ffc:	3306      	adds	r3, #6
 8009ffe:	881b      	ldrh	r3, [r3, #0]
				Files[i].clu == dp->sclust &&
 800a000:	429a      	cmp	r2, r3
 800a002:	d102      	bne.n	800a00a <chk_lock+0x8a>
				Files[i].idx == dp->index) break;
 800a004:	e007      	b.n	800a016 <chk_lock+0x96>
		} else {			/* Blank entry */
			be = 1;
 800a006:	2301      	movs	r3, #1
 800a008:	60bb      	str	r3, [r7, #8]
	for (i = be = 0; i < _FS_LOCK; i++) {
 800a00a:	68fb      	ldr	r3, [r7, #12]
 800a00c:	3301      	adds	r3, #1
 800a00e:	60fb      	str	r3, [r7, #12]
 800a010:	68fb      	ldr	r3, [r7, #12]
 800a012:	2b01      	cmp	r3, #1
 800a014:	d9be      	bls.n	8009f94 <chk_lock+0x14>
		}
	}
	if (i == _FS_LOCK)	/* The object is not opened */
 800a016:	68fb      	ldr	r3, [r7, #12]
 800a018:	2b02      	cmp	r3, #2
 800a01a:	d109      	bne.n	800a030 <chk_lock+0xb0>
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 800a01c:	68bb      	ldr	r3, [r7, #8]
 800a01e:	2b00      	cmp	r3, #0
 800a020:	d102      	bne.n	800a028 <chk_lock+0xa8>
 800a022:	683b      	ldr	r3, [r7, #0]
 800a024:	2b02      	cmp	r3, #2
 800a026:	d101      	bne.n	800a02c <chk_lock+0xac>
 800a028:	2300      	movs	r3, #0
 800a02a:	e013      	b.n	800a054 <chk_lock+0xd4>
 800a02c:	2312      	movs	r3, #18
 800a02e:	e011      	b.n	800a054 <chk_lock+0xd4>

	/* The object has been opened. Reject any open against writing file and all write mode open */
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 800a030:	683b      	ldr	r3, [r7, #0]
 800a032:	2b00      	cmp	r3, #0
 800a034:	d10b      	bne.n	800a04e <chk_lock+0xce>
 800a036:	490a      	ldr	r1, [pc, #40]	; (800a060 <chk_lock+0xe0>)
 800a038:	68fa      	ldr	r2, [r7, #12]
 800a03a:	4613      	mov	r3, r2
 800a03c:	005b      	lsls	r3, r3, #1
 800a03e:	4413      	add	r3, r2
 800a040:	009b      	lsls	r3, r3, #2
 800a042:	440b      	add	r3, r1
 800a044:	330a      	adds	r3, #10
 800a046:	881b      	ldrh	r3, [r3, #0]
 800a048:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800a04c:	d101      	bne.n	800a052 <chk_lock+0xd2>
 800a04e:	2310      	movs	r3, #16
 800a050:	e000      	b.n	800a054 <chk_lock+0xd4>
 800a052:	2300      	movs	r3, #0
}
 800a054:	4618      	mov	r0, r3
 800a056:	3714      	adds	r7, #20
 800a058:	46bd      	mov	sp, r7
 800a05a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a05e:	4770      	bx	lr
 800a060:	20000240 	.word	0x20000240

0800a064 <enq_lock>:


static
int enq_lock (void)	/* Check if an entry is available for a new object */
{
 800a064:	b480      	push	{r7}
 800a066:	b083      	sub	sp, #12
 800a068:	af00      	add	r7, sp, #0
	UINT i;

	for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 800a06a:	2300      	movs	r3, #0
 800a06c:	607b      	str	r3, [r7, #4]
 800a06e:	e002      	b.n	800a076 <enq_lock+0x12>
 800a070:	687b      	ldr	r3, [r7, #4]
 800a072:	3301      	adds	r3, #1
 800a074:	607b      	str	r3, [r7, #4]
 800a076:	687b      	ldr	r3, [r7, #4]
 800a078:	2b01      	cmp	r3, #1
 800a07a:	d809      	bhi.n	800a090 <enq_lock+0x2c>
 800a07c:	490a      	ldr	r1, [pc, #40]	; (800a0a8 <enq_lock+0x44>)
 800a07e:	687a      	ldr	r2, [r7, #4]
 800a080:	4613      	mov	r3, r2
 800a082:	005b      	lsls	r3, r3, #1
 800a084:	4413      	add	r3, r2
 800a086:	009b      	lsls	r3, r3, #2
 800a088:	440b      	add	r3, r1
 800a08a:	681b      	ldr	r3, [r3, #0]
 800a08c:	2b00      	cmp	r3, #0
 800a08e:	d1ef      	bne.n	800a070 <enq_lock+0xc>
	return (i == _FS_LOCK) ? 0 : 1;
 800a090:	687b      	ldr	r3, [r7, #4]
 800a092:	2b02      	cmp	r3, #2
 800a094:	bf14      	ite	ne
 800a096:	2301      	movne	r3, #1
 800a098:	2300      	moveq	r3, #0
 800a09a:	b2db      	uxtb	r3, r3
}
 800a09c:	4618      	mov	r0, r3
 800a09e:	370c      	adds	r7, #12
 800a0a0:	46bd      	mov	sp, r7
 800a0a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0a6:	4770      	bx	lr
 800a0a8:	20000240 	.word	0x20000240

0800a0ac <inc_lock>:
static
UINT inc_lock (	/* Increment object open counter and returns its index (0:Internal error) */
	DIR* dp,	/* Directory object pointing the file to register or increment */
	int acc		/* Desired access (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 800a0ac:	b480      	push	{r7}
 800a0ae:	b085      	sub	sp, #20
 800a0b0:	af00      	add	r7, sp, #0
 800a0b2:	6078      	str	r0, [r7, #4]
 800a0b4:	6039      	str	r1, [r7, #0]
	UINT i;


	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 800a0b6:	2300      	movs	r3, #0
 800a0b8:	60fb      	str	r3, [r7, #12]
 800a0ba:	e030      	b.n	800a11e <inc_lock+0x72>
		if (Files[i].fs == dp->fs &&
 800a0bc:	495b      	ldr	r1, [pc, #364]	; (800a22c <inc_lock+0x180>)
 800a0be:	68fa      	ldr	r2, [r7, #12]
 800a0c0:	4613      	mov	r3, r2
 800a0c2:	005b      	lsls	r3, r3, #1
 800a0c4:	4413      	add	r3, r2
 800a0c6:	009b      	lsls	r3, r3, #2
 800a0c8:	440b      	add	r3, r1
 800a0ca:	681a      	ldr	r2, [r3, #0]
 800a0cc:	687b      	ldr	r3, [r7, #4]
 800a0ce:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800a0d2:	681b      	ldr	r3, [r3, #0]
 800a0d4:	429a      	cmp	r2, r3
 800a0d6:	d11f      	bne.n	800a118 <inc_lock+0x6c>
			Files[i].clu == dp->sclust &&
 800a0d8:	4954      	ldr	r1, [pc, #336]	; (800a22c <inc_lock+0x180>)
 800a0da:	68fa      	ldr	r2, [r7, #12]
 800a0dc:	4613      	mov	r3, r2
 800a0de:	005b      	lsls	r3, r3, #1
 800a0e0:	4413      	add	r3, r2
 800a0e2:	009b      	lsls	r3, r3, #2
 800a0e4:	440b      	add	r3, r1
 800a0e6:	3304      	adds	r3, #4
 800a0e8:	681a      	ldr	r2, [r3, #0]
 800a0ea:	687b      	ldr	r3, [r7, #4]
 800a0ec:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800a0f0:	3308      	adds	r3, #8
 800a0f2:	681b      	ldr	r3, [r3, #0]
		if (Files[i].fs == dp->fs &&
 800a0f4:	429a      	cmp	r2, r3
 800a0f6:	d10f      	bne.n	800a118 <inc_lock+0x6c>
			Files[i].idx == dp->index) break;
 800a0f8:	494c      	ldr	r1, [pc, #304]	; (800a22c <inc_lock+0x180>)
 800a0fa:	68fa      	ldr	r2, [r7, #12]
 800a0fc:	4613      	mov	r3, r2
 800a0fe:	005b      	lsls	r3, r3, #1
 800a100:	4413      	add	r3, r2
 800a102:	009b      	lsls	r3, r3, #2
 800a104:	440b      	add	r3, r1
 800a106:	3308      	adds	r3, #8
 800a108:	881a      	ldrh	r2, [r3, #0]
 800a10a:	687b      	ldr	r3, [r7, #4]
 800a10c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800a110:	3306      	adds	r3, #6
 800a112:	881b      	ldrh	r3, [r3, #0]
			Files[i].clu == dp->sclust &&
 800a114:	429a      	cmp	r2, r3
 800a116:	d006      	beq.n	800a126 <inc_lock+0x7a>
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 800a118:	68fb      	ldr	r3, [r7, #12]
 800a11a:	3301      	adds	r3, #1
 800a11c:	60fb      	str	r3, [r7, #12]
 800a11e:	68fb      	ldr	r3, [r7, #12]
 800a120:	2b01      	cmp	r3, #1
 800a122:	d9cb      	bls.n	800a0bc <inc_lock+0x10>
 800a124:	e000      	b.n	800a128 <inc_lock+0x7c>
			Files[i].idx == dp->index) break;
 800a126:	bf00      	nop
	}

	if (i == _FS_LOCK) {				/* Not opened. Register it as new. */
 800a128:	68fb      	ldr	r3, [r7, #12]
 800a12a:	2b02      	cmp	r3, #2
 800a12c:	d14a      	bne.n	800a1c4 <inc_lock+0x118>
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 800a12e:	2300      	movs	r3, #0
 800a130:	60fb      	str	r3, [r7, #12]
 800a132:	e002      	b.n	800a13a <inc_lock+0x8e>
 800a134:	68fb      	ldr	r3, [r7, #12]
 800a136:	3301      	adds	r3, #1
 800a138:	60fb      	str	r3, [r7, #12]
 800a13a:	68fb      	ldr	r3, [r7, #12]
 800a13c:	2b01      	cmp	r3, #1
 800a13e:	d809      	bhi.n	800a154 <inc_lock+0xa8>
 800a140:	493a      	ldr	r1, [pc, #232]	; (800a22c <inc_lock+0x180>)
 800a142:	68fa      	ldr	r2, [r7, #12]
 800a144:	4613      	mov	r3, r2
 800a146:	005b      	lsls	r3, r3, #1
 800a148:	4413      	add	r3, r2
 800a14a:	009b      	lsls	r3, r3, #2
 800a14c:	440b      	add	r3, r1
 800a14e:	681b      	ldr	r3, [r3, #0]
 800a150:	2b00      	cmp	r3, #0
 800a152:	d1ef      	bne.n	800a134 <inc_lock+0x88>
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 800a154:	68fb      	ldr	r3, [r7, #12]
 800a156:	2b02      	cmp	r3, #2
 800a158:	d101      	bne.n	800a15e <inc_lock+0xb2>
 800a15a:	2300      	movs	r3, #0
 800a15c:	e05f      	b.n	800a21e <inc_lock+0x172>
		Files[i].fs = dp->fs;
 800a15e:	687b      	ldr	r3, [r7, #4]
 800a160:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800a164:	6819      	ldr	r1, [r3, #0]
 800a166:	4831      	ldr	r0, [pc, #196]	; (800a22c <inc_lock+0x180>)
 800a168:	68fa      	ldr	r2, [r7, #12]
 800a16a:	4613      	mov	r3, r2
 800a16c:	005b      	lsls	r3, r3, #1
 800a16e:	4413      	add	r3, r2
 800a170:	009b      	lsls	r3, r3, #2
 800a172:	4403      	add	r3, r0
 800a174:	6019      	str	r1, [r3, #0]
		Files[i].clu = dp->sclust;
 800a176:	687b      	ldr	r3, [r7, #4]
 800a178:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800a17c:	3308      	adds	r3, #8
 800a17e:	6819      	ldr	r1, [r3, #0]
 800a180:	482a      	ldr	r0, [pc, #168]	; (800a22c <inc_lock+0x180>)
 800a182:	68fa      	ldr	r2, [r7, #12]
 800a184:	4613      	mov	r3, r2
 800a186:	005b      	lsls	r3, r3, #1
 800a188:	4413      	add	r3, r2
 800a18a:	009b      	lsls	r3, r3, #2
 800a18c:	4403      	add	r3, r0
 800a18e:	3304      	adds	r3, #4
 800a190:	6019      	str	r1, [r3, #0]
		Files[i].idx = dp->index;
 800a192:	687b      	ldr	r3, [r7, #4]
 800a194:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800a198:	3306      	adds	r3, #6
 800a19a:	8818      	ldrh	r0, [r3, #0]
 800a19c:	4923      	ldr	r1, [pc, #140]	; (800a22c <inc_lock+0x180>)
 800a19e:	68fa      	ldr	r2, [r7, #12]
 800a1a0:	4613      	mov	r3, r2
 800a1a2:	005b      	lsls	r3, r3, #1
 800a1a4:	4413      	add	r3, r2
 800a1a6:	009b      	lsls	r3, r3, #2
 800a1a8:	440b      	add	r3, r1
 800a1aa:	3308      	adds	r3, #8
 800a1ac:	4602      	mov	r2, r0
 800a1ae:	801a      	strh	r2, [r3, #0]
		Files[i].ctr = 0;
 800a1b0:	491e      	ldr	r1, [pc, #120]	; (800a22c <inc_lock+0x180>)
 800a1b2:	68fa      	ldr	r2, [r7, #12]
 800a1b4:	4613      	mov	r3, r2
 800a1b6:	005b      	lsls	r3, r3, #1
 800a1b8:	4413      	add	r3, r2
 800a1ba:	009b      	lsls	r3, r3, #2
 800a1bc:	440b      	add	r3, r1
 800a1be:	330a      	adds	r3, #10
 800a1c0:	2200      	movs	r2, #0
 800a1c2:	801a      	strh	r2, [r3, #0]
	}

	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 800a1c4:	683b      	ldr	r3, [r7, #0]
 800a1c6:	2b00      	cmp	r3, #0
 800a1c8:	d00c      	beq.n	800a1e4 <inc_lock+0x138>
 800a1ca:	4918      	ldr	r1, [pc, #96]	; (800a22c <inc_lock+0x180>)
 800a1cc:	68fa      	ldr	r2, [r7, #12]
 800a1ce:	4613      	mov	r3, r2
 800a1d0:	005b      	lsls	r3, r3, #1
 800a1d2:	4413      	add	r3, r2
 800a1d4:	009b      	lsls	r3, r3, #2
 800a1d6:	440b      	add	r3, r1
 800a1d8:	330a      	adds	r3, #10
 800a1da:	881b      	ldrh	r3, [r3, #0]
 800a1dc:	2b00      	cmp	r3, #0
 800a1de:	d001      	beq.n	800a1e4 <inc_lock+0x138>
 800a1e0:	2300      	movs	r3, #0
 800a1e2:	e01c      	b.n	800a21e <inc_lock+0x172>

	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 800a1e4:	683b      	ldr	r3, [r7, #0]
 800a1e6:	2b00      	cmp	r3, #0
 800a1e8:	d10b      	bne.n	800a202 <inc_lock+0x156>
 800a1ea:	4910      	ldr	r1, [pc, #64]	; (800a22c <inc_lock+0x180>)
 800a1ec:	68fa      	ldr	r2, [r7, #12]
 800a1ee:	4613      	mov	r3, r2
 800a1f0:	005b      	lsls	r3, r3, #1
 800a1f2:	4413      	add	r3, r2
 800a1f4:	009b      	lsls	r3, r3, #2
 800a1f6:	440b      	add	r3, r1
 800a1f8:	330a      	adds	r3, #10
 800a1fa:	881b      	ldrh	r3, [r3, #0]
 800a1fc:	3301      	adds	r3, #1
 800a1fe:	b299      	uxth	r1, r3
 800a200:	e001      	b.n	800a206 <inc_lock+0x15a>
 800a202:	f44f 7180 	mov.w	r1, #256	; 0x100
 800a206:	4809      	ldr	r0, [pc, #36]	; (800a22c <inc_lock+0x180>)
 800a208:	68fa      	ldr	r2, [r7, #12]
 800a20a:	4613      	mov	r3, r2
 800a20c:	005b      	lsls	r3, r3, #1
 800a20e:	4413      	add	r3, r2
 800a210:	009b      	lsls	r3, r3, #2
 800a212:	4403      	add	r3, r0
 800a214:	330a      	adds	r3, #10
 800a216:	460a      	mov	r2, r1
 800a218:	801a      	strh	r2, [r3, #0]

	return i + 1;
 800a21a:	68fb      	ldr	r3, [r7, #12]
 800a21c:	3301      	adds	r3, #1
}
 800a21e:	4618      	mov	r0, r3
 800a220:	3714      	adds	r7, #20
 800a222:	46bd      	mov	sp, r7
 800a224:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a228:	4770      	bx	lr
 800a22a:	bf00      	nop
 800a22c:	20000240 	.word	0x20000240

0800a230 <dec_lock>:

static
FRESULT dec_lock (	/* Decrement object open counter */
	UINT i			/* Semaphore index (1..) */
)
{
 800a230:	b480      	push	{r7}
 800a232:	b085      	sub	sp, #20
 800a234:	af00      	add	r7, sp, #0
 800a236:	6078      	str	r0, [r7, #4]
	WORD n;
	FRESULT res;


	if (--i < _FS_LOCK) {	/* Shift index number origin from 0 */
 800a238:	687b      	ldr	r3, [r7, #4]
 800a23a:	3b01      	subs	r3, #1
 800a23c:	607b      	str	r3, [r7, #4]
 800a23e:	687b      	ldr	r3, [r7, #4]
 800a240:	2b01      	cmp	r3, #1
 800a242:	d82e      	bhi.n	800a2a2 <dec_lock+0x72>
		n = Files[i].ctr;
 800a244:	491b      	ldr	r1, [pc, #108]	; (800a2b4 <dec_lock+0x84>)
 800a246:	687a      	ldr	r2, [r7, #4]
 800a248:	4613      	mov	r3, r2
 800a24a:	005b      	lsls	r3, r3, #1
 800a24c:	4413      	add	r3, r2
 800a24e:	009b      	lsls	r3, r3, #2
 800a250:	440b      	add	r3, r1
 800a252:	330a      	adds	r3, #10
 800a254:	881b      	ldrh	r3, [r3, #0]
 800a256:	81fb      	strh	r3, [r7, #14]
		if (n == 0x100) n = 0;		/* If write mode open, delete the entry */
 800a258:	89fb      	ldrh	r3, [r7, #14]
 800a25a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800a25e:	d101      	bne.n	800a264 <dec_lock+0x34>
 800a260:	2300      	movs	r3, #0
 800a262:	81fb      	strh	r3, [r7, #14]
		if (n) n--;					/* Decrement read mode open count */
 800a264:	89fb      	ldrh	r3, [r7, #14]
 800a266:	2b00      	cmp	r3, #0
 800a268:	d002      	beq.n	800a270 <dec_lock+0x40>
 800a26a:	89fb      	ldrh	r3, [r7, #14]
 800a26c:	3b01      	subs	r3, #1
 800a26e:	81fb      	strh	r3, [r7, #14]
		Files[i].ctr = n;
 800a270:	4910      	ldr	r1, [pc, #64]	; (800a2b4 <dec_lock+0x84>)
 800a272:	687a      	ldr	r2, [r7, #4]
 800a274:	4613      	mov	r3, r2
 800a276:	005b      	lsls	r3, r3, #1
 800a278:	4413      	add	r3, r2
 800a27a:	009b      	lsls	r3, r3, #2
 800a27c:	440b      	add	r3, r1
 800a27e:	330a      	adds	r3, #10
 800a280:	89fa      	ldrh	r2, [r7, #14]
 800a282:	801a      	strh	r2, [r3, #0]
		if (!n) Files[i].fs = 0;	/* Delete the entry if open count gets zero */
 800a284:	89fb      	ldrh	r3, [r7, #14]
 800a286:	2b00      	cmp	r3, #0
 800a288:	d108      	bne.n	800a29c <dec_lock+0x6c>
 800a28a:	490a      	ldr	r1, [pc, #40]	; (800a2b4 <dec_lock+0x84>)
 800a28c:	687a      	ldr	r2, [r7, #4]
 800a28e:	4613      	mov	r3, r2
 800a290:	005b      	lsls	r3, r3, #1
 800a292:	4413      	add	r3, r2
 800a294:	009b      	lsls	r3, r3, #2
 800a296:	440b      	add	r3, r1
 800a298:	2200      	movs	r2, #0
 800a29a:	601a      	str	r2, [r3, #0]
		res = FR_OK;
 800a29c:	2300      	movs	r3, #0
 800a29e:	737b      	strb	r3, [r7, #13]
 800a2a0:	e001      	b.n	800a2a6 <dec_lock+0x76>
	} else {
		res = FR_INT_ERR;			/* Invalid index nunber */
 800a2a2:	2302      	movs	r3, #2
 800a2a4:	737b      	strb	r3, [r7, #13]
	}
	return res;
 800a2a6:	7b7b      	ldrb	r3, [r7, #13]
}
 800a2a8:	4618      	mov	r0, r3
 800a2aa:	3714      	adds	r7, #20
 800a2ac:	46bd      	mov	sp, r7
 800a2ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2b2:	4770      	bx	lr
 800a2b4:	20000240 	.word	0x20000240

0800a2b8 <clear_lock>:

static
void clear_lock (	/* Clear lock entries of the volume */
	FATFS *fs
)
{
 800a2b8:	b480      	push	{r7}
 800a2ba:	b085      	sub	sp, #20
 800a2bc:	af00      	add	r7, sp, #0
 800a2be:	6078      	str	r0, [r7, #4]
	UINT i;

	for (i = 0; i < _FS_LOCK; i++) {
 800a2c0:	2300      	movs	r3, #0
 800a2c2:	60fb      	str	r3, [r7, #12]
 800a2c4:	e016      	b.n	800a2f4 <clear_lock+0x3c>
		if (Files[i].fs == fs) Files[i].fs = 0;
 800a2c6:	4910      	ldr	r1, [pc, #64]	; (800a308 <clear_lock+0x50>)
 800a2c8:	68fa      	ldr	r2, [r7, #12]
 800a2ca:	4613      	mov	r3, r2
 800a2cc:	005b      	lsls	r3, r3, #1
 800a2ce:	4413      	add	r3, r2
 800a2d0:	009b      	lsls	r3, r3, #2
 800a2d2:	440b      	add	r3, r1
 800a2d4:	681b      	ldr	r3, [r3, #0]
 800a2d6:	687a      	ldr	r2, [r7, #4]
 800a2d8:	429a      	cmp	r2, r3
 800a2da:	d108      	bne.n	800a2ee <clear_lock+0x36>
 800a2dc:	490a      	ldr	r1, [pc, #40]	; (800a308 <clear_lock+0x50>)
 800a2de:	68fa      	ldr	r2, [r7, #12]
 800a2e0:	4613      	mov	r3, r2
 800a2e2:	005b      	lsls	r3, r3, #1
 800a2e4:	4413      	add	r3, r2
 800a2e6:	009b      	lsls	r3, r3, #2
 800a2e8:	440b      	add	r3, r1
 800a2ea:	2200      	movs	r2, #0
 800a2ec:	601a      	str	r2, [r3, #0]
	for (i = 0; i < _FS_LOCK; i++) {
 800a2ee:	68fb      	ldr	r3, [r7, #12]
 800a2f0:	3301      	adds	r3, #1
 800a2f2:	60fb      	str	r3, [r7, #12]
 800a2f4:	68fb      	ldr	r3, [r7, #12]
 800a2f6:	2b01      	cmp	r3, #1
 800a2f8:	d9e5      	bls.n	800a2c6 <clear_lock+0xe>
	}
}
 800a2fa:	bf00      	nop
 800a2fc:	bf00      	nop
 800a2fe:	3714      	adds	r7, #20
 800a300:	46bd      	mov	sp, r7
 800a302:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a306:	4770      	bx	lr
 800a308:	20000240 	.word	0x20000240

0800a30c <sync_window>:
#if !_FS_READONLY
static
FRESULT sync_window (
	FATFS* fs		/* File system object */
)
{
 800a30c:	b580      	push	{r7, lr}
 800a30e:	b086      	sub	sp, #24
 800a310:	af00      	add	r7, sp, #0
 800a312:	6078      	str	r0, [r7, #4]
	DWORD wsect;
	UINT nf;
	FRESULT res = FR_OK;
 800a314:	2300      	movs	r3, #0
 800a316:	73fb      	strb	r3, [r7, #15]


	if (fs->wflag) {	/* Write back the sector if it is dirty */
 800a318:	687b      	ldr	r3, [r7, #4]
 800a31a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800a31e:	3304      	adds	r3, #4
 800a320:	781b      	ldrb	r3, [r3, #0]
 800a322:	2b00      	cmp	r3, #0
 800a324:	d047      	beq.n	800a3b6 <sync_window+0xaa>
		wsect = fs->winsect;	/* Current sector number */
 800a326:	687b      	ldr	r3, [r7, #4]
 800a328:	f503 5381 	add.w	r3, r3, #4128	; 0x1020
 800a32c:	330c      	adds	r3, #12
 800a32e:	681b      	ldr	r3, [r3, #0]
 800a330:	617b      	str	r3, [r7, #20]
		if (disk_write(fs->drv, fs->win.d8, wsect, 1) != RES_OK) {
 800a332:	687b      	ldr	r3, [r7, #4]
 800a334:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800a338:	3301      	adds	r3, #1
 800a33a:	7818      	ldrb	r0, [r3, #0]
 800a33c:	6879      	ldr	r1, [r7, #4]
 800a33e:	2301      	movs	r3, #1
 800a340:	697a      	ldr	r2, [r7, #20]
 800a342:	f7ff fd63 	bl	8009e0c <disk_write>
 800a346:	4603      	mov	r3, r0
 800a348:	2b00      	cmp	r3, #0
 800a34a:	d002      	beq.n	800a352 <sync_window+0x46>
			res = FR_DISK_ERR;
 800a34c:	2301      	movs	r3, #1
 800a34e:	73fb      	strb	r3, [r7, #15]
 800a350:	e031      	b.n	800a3b6 <sync_window+0xaa>
		} else {
			fs->wflag = 0;
 800a352:	687b      	ldr	r3, [r7, #4]
 800a354:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800a358:	3304      	adds	r3, #4
 800a35a:	2200      	movs	r2, #0
 800a35c:	701a      	strb	r2, [r3, #0]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 800a35e:	687b      	ldr	r3, [r7, #4]
 800a360:	f503 5381 	add.w	r3, r3, #4128	; 0x1020
 800a364:	681b      	ldr	r3, [r3, #0]
 800a366:	697a      	ldr	r2, [r7, #20]
 800a368:	1ad2      	subs	r2, r2, r3
 800a36a:	687b      	ldr	r3, [r7, #4]
 800a36c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800a370:	3318      	adds	r3, #24
 800a372:	681b      	ldr	r3, [r3, #0]
 800a374:	429a      	cmp	r2, r3
 800a376:	d21e      	bcs.n	800a3b6 <sync_window+0xaa>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800a378:	687b      	ldr	r3, [r7, #4]
 800a37a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800a37e:	3303      	adds	r3, #3
 800a380:	781b      	ldrb	r3, [r3, #0]
 800a382:	613b      	str	r3, [r7, #16]
 800a384:	e014      	b.n	800a3b0 <sync_window+0xa4>
					wsect += fs->fsize;
 800a386:	687b      	ldr	r3, [r7, #4]
 800a388:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800a38c:	3318      	adds	r3, #24
 800a38e:	681b      	ldr	r3, [r3, #0]
 800a390:	697a      	ldr	r2, [r7, #20]
 800a392:	4413      	add	r3, r2
 800a394:	617b      	str	r3, [r7, #20]
					disk_write(fs->drv, fs->win.d8, wsect, 1);
 800a396:	687b      	ldr	r3, [r7, #4]
 800a398:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800a39c:	3301      	adds	r3, #1
 800a39e:	7818      	ldrb	r0, [r3, #0]
 800a3a0:	6879      	ldr	r1, [r7, #4]
 800a3a2:	2301      	movs	r3, #1
 800a3a4:	697a      	ldr	r2, [r7, #20]
 800a3a6:	f7ff fd31 	bl	8009e0c <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800a3aa:	693b      	ldr	r3, [r7, #16]
 800a3ac:	3b01      	subs	r3, #1
 800a3ae:	613b      	str	r3, [r7, #16]
 800a3b0:	693b      	ldr	r3, [r7, #16]
 800a3b2:	2b01      	cmp	r3, #1
 800a3b4:	d8e7      	bhi.n	800a386 <sync_window+0x7a>
				}
			}
		}
	}
	return res;
 800a3b6:	7bfb      	ldrb	r3, [r7, #15]
}
 800a3b8:	4618      	mov	r0, r3
 800a3ba:	3718      	adds	r7, #24
 800a3bc:	46bd      	mov	sp, r7
 800a3be:	bd80      	pop	{r7, pc}

0800a3c0 <move_window>:
static
FRESULT move_window (
	FATFS* fs,		/* File system object */
	DWORD sector	/* Sector number to make appearance in the fs->win[].d8 */
)
{
 800a3c0:	b580      	push	{r7, lr}
 800a3c2:	b084      	sub	sp, #16
 800a3c4:	af00      	add	r7, sp, #0
 800a3c6:	6078      	str	r0, [r7, #4]
 800a3c8:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 800a3ca:	2300      	movs	r3, #0
 800a3cc:	73fb      	strb	r3, [r7, #15]


	if (sector != fs->winsect) {	/* Window offset changed? */
 800a3ce:	687b      	ldr	r3, [r7, #4]
 800a3d0:	f503 5381 	add.w	r3, r3, #4128	; 0x1020
 800a3d4:	330c      	adds	r3, #12
 800a3d6:	681b      	ldr	r3, [r3, #0]
 800a3d8:	683a      	ldr	r2, [r7, #0]
 800a3da:	429a      	cmp	r2, r3
 800a3dc:	d01f      	beq.n	800a41e <move_window+0x5e>
#if !_FS_READONLY
		res = sync_window(fs);		/* Write-back changes */
 800a3de:	6878      	ldr	r0, [r7, #4]
 800a3e0:	f7ff ff94 	bl	800a30c <sync_window>
 800a3e4:	4603      	mov	r3, r0
 800a3e6:	73fb      	strb	r3, [r7, #15]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 800a3e8:	7bfb      	ldrb	r3, [r7, #15]
 800a3ea:	2b00      	cmp	r3, #0
 800a3ec:	d117      	bne.n	800a41e <move_window+0x5e>
			if (disk_read(fs->drv, fs->win.d8, sector, 1) != RES_OK) {
 800a3ee:	687b      	ldr	r3, [r7, #4]
 800a3f0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800a3f4:	3301      	adds	r3, #1
 800a3f6:	7818      	ldrb	r0, [r3, #0]
 800a3f8:	6879      	ldr	r1, [r7, #4]
 800a3fa:	2301      	movs	r3, #1
 800a3fc:	683a      	ldr	r2, [r7, #0]
 800a3fe:	f7ff fce5 	bl	8009dcc <disk_read>
 800a402:	4603      	mov	r3, r0
 800a404:	2b00      	cmp	r3, #0
 800a406:	d004      	beq.n	800a412 <move_window+0x52>
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 800a408:	f04f 33ff 	mov.w	r3, #4294967295
 800a40c:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 800a40e:	2301      	movs	r3, #1
 800a410:	73fb      	strb	r3, [r7, #15]
			}
			fs->winsect = sector;
 800a412:	687b      	ldr	r3, [r7, #4]
 800a414:	f503 5381 	add.w	r3, r3, #4128	; 0x1020
 800a418:	330c      	adds	r3, #12
 800a41a:	683a      	ldr	r2, [r7, #0]
 800a41c:	601a      	str	r2, [r3, #0]
		}
	}
	return res;
 800a41e:	7bfb      	ldrb	r3, [r7, #15]
}
 800a420:	4618      	mov	r0, r3
 800a422:	3710      	adds	r7, #16
 800a424:	46bd      	mov	sp, r7
 800a426:	bd80      	pop	{r7, pc}

0800a428 <sync_fs>:
#if !_FS_READONLY
static
FRESULT sync_fs (	/* FR_OK: successful, FR_DISK_ERR: failed */
	FATFS* fs		/* File system object */
)
{
 800a428:	b580      	push	{r7, lr}
 800a42a:	b084      	sub	sp, #16
 800a42c:	af00      	add	r7, sp, #0
 800a42e:	6078      	str	r0, [r7, #4]
	FRESULT res;


	res = sync_window(fs);
 800a430:	6878      	ldr	r0, [r7, #4]
 800a432:	f7ff ff6b 	bl	800a30c <sync_window>
 800a436:	4603      	mov	r3, r0
 800a438:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 800a43a:	7bfb      	ldrb	r3, [r7, #15]
 800a43c:	2b00      	cmp	r3, #0
 800a43e:	f040 80bd 	bne.w	800a5bc <sync_fs+0x194>
		/* Update FSINFO sector if needed */
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {
 800a442:	687b      	ldr	r3, [r7, #4]
 800a444:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800a448:	781b      	ldrb	r3, [r3, #0]
 800a44a:	2b03      	cmp	r3, #3
 800a44c:	f040 80a7 	bne.w	800a59e <sync_fs+0x176>
 800a450:	687b      	ldr	r3, [r7, #4]
 800a452:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800a456:	3305      	adds	r3, #5
 800a458:	781b      	ldrb	r3, [r3, #0]
 800a45a:	2b01      	cmp	r3, #1
 800a45c:	f040 809f 	bne.w	800a59e <sync_fs+0x176>
			/* Create FSINFO structure */
			mem_set(fs->win.d8, 0, SS(fs));
 800a460:	6878      	ldr	r0, [r7, #4]
 800a462:	687b      	ldr	r3, [r7, #4]
 800a464:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800a468:	330a      	adds	r3, #10
 800a46a:	881b      	ldrh	r3, [r3, #0]
 800a46c:	461a      	mov	r2, r3
 800a46e:	2100      	movs	r1, #0
 800a470:	f7ff fd29 	bl	8009ec6 <mem_set>
			ST_WORD(fs->win.d8 + BS_55AA, 0xAA55);
 800a474:	687b      	ldr	r3, [r7, #4]
 800a476:	2255      	movs	r2, #85	; 0x55
 800a478:	f883 21fe 	strb.w	r2, [r3, #510]	; 0x1fe
 800a47c:	687b      	ldr	r3, [r7, #4]
 800a47e:	22aa      	movs	r2, #170	; 0xaa
 800a480:	f883 21ff 	strb.w	r2, [r3, #511]	; 0x1ff
			ST_DWORD(fs->win.d8 + FSI_LeadSig, 0x41615252);
 800a484:	687b      	ldr	r3, [r7, #4]
 800a486:	2252      	movs	r2, #82	; 0x52
 800a488:	701a      	strb	r2, [r3, #0]
 800a48a:	687b      	ldr	r3, [r7, #4]
 800a48c:	2252      	movs	r2, #82	; 0x52
 800a48e:	705a      	strb	r2, [r3, #1]
 800a490:	687b      	ldr	r3, [r7, #4]
 800a492:	2261      	movs	r2, #97	; 0x61
 800a494:	709a      	strb	r2, [r3, #2]
 800a496:	687b      	ldr	r3, [r7, #4]
 800a498:	2241      	movs	r2, #65	; 0x41
 800a49a:	70da      	strb	r2, [r3, #3]
			ST_DWORD(fs->win.d8 + FSI_StrucSig, 0x61417272);
 800a49c:	687b      	ldr	r3, [r7, #4]
 800a49e:	2272      	movs	r2, #114	; 0x72
 800a4a0:	f883 21e4 	strb.w	r2, [r3, #484]	; 0x1e4
 800a4a4:	687b      	ldr	r3, [r7, #4]
 800a4a6:	2272      	movs	r2, #114	; 0x72
 800a4a8:	f883 21e5 	strb.w	r2, [r3, #485]	; 0x1e5
 800a4ac:	687b      	ldr	r3, [r7, #4]
 800a4ae:	2241      	movs	r2, #65	; 0x41
 800a4b0:	f883 21e6 	strb.w	r2, [r3, #486]	; 0x1e6
 800a4b4:	687b      	ldr	r3, [r7, #4]
 800a4b6:	2261      	movs	r2, #97	; 0x61
 800a4b8:	f883 21e7 	strb.w	r2, [r3, #487]	; 0x1e7
			ST_DWORD(fs->win.d8 + FSI_Free_Count, fs->free_clust);
 800a4bc:	687b      	ldr	r3, [r7, #4]
 800a4be:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800a4c2:	3310      	adds	r3, #16
 800a4c4:	681b      	ldr	r3, [r3, #0]
 800a4c6:	b2da      	uxtb	r2, r3
 800a4c8:	687b      	ldr	r3, [r7, #4]
 800a4ca:	f883 21e8 	strb.w	r2, [r3, #488]	; 0x1e8
 800a4ce:	687b      	ldr	r3, [r7, #4]
 800a4d0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800a4d4:	3310      	adds	r3, #16
 800a4d6:	681b      	ldr	r3, [r3, #0]
 800a4d8:	b29b      	uxth	r3, r3
 800a4da:	0a1b      	lsrs	r3, r3, #8
 800a4dc:	b29b      	uxth	r3, r3
 800a4de:	b2da      	uxtb	r2, r3
 800a4e0:	687b      	ldr	r3, [r7, #4]
 800a4e2:	f883 21e9 	strb.w	r2, [r3, #489]	; 0x1e9
 800a4e6:	687b      	ldr	r3, [r7, #4]
 800a4e8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800a4ec:	3310      	adds	r3, #16
 800a4ee:	681b      	ldr	r3, [r3, #0]
 800a4f0:	0c1b      	lsrs	r3, r3, #16
 800a4f2:	b2da      	uxtb	r2, r3
 800a4f4:	687b      	ldr	r3, [r7, #4]
 800a4f6:	f883 21ea 	strb.w	r2, [r3, #490]	; 0x1ea
 800a4fa:	687b      	ldr	r3, [r7, #4]
 800a4fc:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800a500:	3310      	adds	r3, #16
 800a502:	681b      	ldr	r3, [r3, #0]
 800a504:	0e1b      	lsrs	r3, r3, #24
 800a506:	b2da      	uxtb	r2, r3
 800a508:	687b      	ldr	r3, [r7, #4]
 800a50a:	f883 21eb 	strb.w	r2, [r3, #491]	; 0x1eb
			ST_DWORD(fs->win.d8 + FSI_Nxt_Free, fs->last_clust);
 800a50e:	687b      	ldr	r3, [r7, #4]
 800a510:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800a514:	330c      	adds	r3, #12
 800a516:	681b      	ldr	r3, [r3, #0]
 800a518:	b2da      	uxtb	r2, r3
 800a51a:	687b      	ldr	r3, [r7, #4]
 800a51c:	f883 21ec 	strb.w	r2, [r3, #492]	; 0x1ec
 800a520:	687b      	ldr	r3, [r7, #4]
 800a522:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800a526:	330c      	adds	r3, #12
 800a528:	681b      	ldr	r3, [r3, #0]
 800a52a:	b29b      	uxth	r3, r3
 800a52c:	0a1b      	lsrs	r3, r3, #8
 800a52e:	b29b      	uxth	r3, r3
 800a530:	b2da      	uxtb	r2, r3
 800a532:	687b      	ldr	r3, [r7, #4]
 800a534:	f883 21ed 	strb.w	r2, [r3, #493]	; 0x1ed
 800a538:	687b      	ldr	r3, [r7, #4]
 800a53a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800a53e:	330c      	adds	r3, #12
 800a540:	681b      	ldr	r3, [r3, #0]
 800a542:	0c1b      	lsrs	r3, r3, #16
 800a544:	b2da      	uxtb	r2, r3
 800a546:	687b      	ldr	r3, [r7, #4]
 800a548:	f883 21ee 	strb.w	r2, [r3, #494]	; 0x1ee
 800a54c:	687b      	ldr	r3, [r7, #4]
 800a54e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800a552:	330c      	adds	r3, #12
 800a554:	681b      	ldr	r3, [r3, #0]
 800a556:	0e1b      	lsrs	r3, r3, #24
 800a558:	b2da      	uxtb	r2, r3
 800a55a:	687b      	ldr	r3, [r7, #4]
 800a55c:	f883 21ef 	strb.w	r2, [r3, #495]	; 0x1ef
			/* Write it into the FSINFO sector */
			fs->winsect = fs->volbase + 1;
 800a560:	687b      	ldr	r3, [r7, #4]
 800a562:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800a566:	331c      	adds	r3, #28
 800a568:	681b      	ldr	r3, [r3, #0]
 800a56a:	1c5a      	adds	r2, r3, #1
 800a56c:	687b      	ldr	r3, [r7, #4]
 800a56e:	f503 5381 	add.w	r3, r3, #4128	; 0x1020
 800a572:	330c      	adds	r3, #12
 800a574:	601a      	str	r2, [r3, #0]
			disk_write(fs->drv, fs->win.d8, fs->winsect, 1);
 800a576:	687b      	ldr	r3, [r7, #4]
 800a578:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800a57c:	3301      	adds	r3, #1
 800a57e:	7818      	ldrb	r0, [r3, #0]
 800a580:	6879      	ldr	r1, [r7, #4]
 800a582:	687b      	ldr	r3, [r7, #4]
 800a584:	f503 5381 	add.w	r3, r3, #4128	; 0x1020
 800a588:	330c      	adds	r3, #12
 800a58a:	681a      	ldr	r2, [r3, #0]
 800a58c:	2301      	movs	r3, #1
 800a58e:	f7ff fc3d 	bl	8009e0c <disk_write>
			fs->fsi_flag = 0;
 800a592:	687b      	ldr	r3, [r7, #4]
 800a594:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800a598:	3305      	adds	r3, #5
 800a59a:	2200      	movs	r2, #0
 800a59c:	701a      	strb	r2, [r3, #0]
		}
		/* Make sure that no pending write process in the physical drive */
		if (disk_ioctl(fs->drv, CTRL_SYNC, 0) != RES_OK)
 800a59e:	687b      	ldr	r3, [r7, #4]
 800a5a0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800a5a4:	3301      	adds	r3, #1
 800a5a6:	781b      	ldrb	r3, [r3, #0]
 800a5a8:	2200      	movs	r2, #0
 800a5aa:	2100      	movs	r1, #0
 800a5ac:	4618      	mov	r0, r3
 800a5ae:	f7ff fc4d 	bl	8009e4c <disk_ioctl>
 800a5b2:	4603      	mov	r3, r0
 800a5b4:	2b00      	cmp	r3, #0
 800a5b6:	d001      	beq.n	800a5bc <sync_fs+0x194>
			res = FR_DISK_ERR;
 800a5b8:	2301      	movs	r3, #1
 800a5ba:	73fb      	strb	r3, [r7, #15]
	}

	return res;
 800a5bc:	7bfb      	ldrb	r3, [r7, #15]
}
 800a5be:	4618      	mov	r0, r3
 800a5c0:	3710      	adds	r7, #16
 800a5c2:	46bd      	mov	sp, r7
 800a5c4:	bd80      	pop	{r7, pc}

0800a5c6 <clust2sect>:

DWORD clust2sect (	/* !=0: Sector number, 0: Failed - invalid cluster# */
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
 800a5c6:	b480      	push	{r7}
 800a5c8:	b083      	sub	sp, #12
 800a5ca:	af00      	add	r7, sp, #0
 800a5cc:	6078      	str	r0, [r7, #4]
 800a5ce:	6039      	str	r1, [r7, #0]
	clst -= 2;
 800a5d0:	683b      	ldr	r3, [r7, #0]
 800a5d2:	3b02      	subs	r3, #2
 800a5d4:	603b      	str	r3, [r7, #0]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 800a5d6:	687b      	ldr	r3, [r7, #4]
 800a5d8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800a5dc:	3314      	adds	r3, #20
 800a5de:	681b      	ldr	r3, [r3, #0]
 800a5e0:	3b02      	subs	r3, #2
 800a5e2:	683a      	ldr	r2, [r7, #0]
 800a5e4:	429a      	cmp	r2, r3
 800a5e6:	d301      	bcc.n	800a5ec <clust2sect+0x26>
 800a5e8:	2300      	movs	r3, #0
 800a5ea:	e00e      	b.n	800a60a <clust2sect+0x44>
	return clst * fs->csize + fs->database;
 800a5ec:	687b      	ldr	r3, [r7, #4]
 800a5ee:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800a5f2:	3302      	adds	r3, #2
 800a5f4:	781b      	ldrb	r3, [r3, #0]
 800a5f6:	461a      	mov	r2, r3
 800a5f8:	683b      	ldr	r3, [r7, #0]
 800a5fa:	fb03 f202 	mul.w	r2, r3, r2
 800a5fe:	687b      	ldr	r3, [r7, #4]
 800a600:	f503 5381 	add.w	r3, r3, #4128	; 0x1020
 800a604:	3308      	adds	r3, #8
 800a606:	681b      	ldr	r3, [r3, #0]
 800a608:	4413      	add	r3, r2
}
 800a60a:	4618      	mov	r0, r3
 800a60c:	370c      	adds	r7, #12
 800a60e:	46bd      	mov	sp, r7
 800a610:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a614:	4770      	bx	lr

0800a616 <get_fat>:

DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x0FFFFFFF:Cluster status */
	FATFS* fs,	/* File system object */
	DWORD clst	/* FAT index number (cluster number) to get the value */
)
{
 800a616:	b580      	push	{r7, lr}
 800a618:	b086      	sub	sp, #24
 800a61a:	af00      	add	r7, sp, #0
 800a61c:	6078      	str	r0, [r7, #4]
 800a61e:	6039      	str	r1, [r7, #0]
	UINT wc, bc;
	BYTE *p;
	DWORD val;


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check range */
 800a620:	683b      	ldr	r3, [r7, #0]
 800a622:	2b01      	cmp	r3, #1
 800a624:	d907      	bls.n	800a636 <get_fat+0x20>
 800a626:	687b      	ldr	r3, [r7, #4]
 800a628:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800a62c:	3314      	adds	r3, #20
 800a62e:	681b      	ldr	r3, [r3, #0]
 800a630:	683a      	ldr	r2, [r7, #0]
 800a632:	429a      	cmp	r2, r3
 800a634:	d302      	bcc.n	800a63c <get_fat+0x26>
		val = 1;	/* Internal error */
 800a636:	2301      	movs	r3, #1
 800a638:	617b      	str	r3, [r7, #20]
 800a63a:	e0ec      	b.n	800a816 <get_fat+0x200>

	} else {
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 800a63c:	f04f 33ff 	mov.w	r3, #4294967295
 800a640:	617b      	str	r3, [r7, #20]

		switch (fs->fs_type) {
 800a642:	687b      	ldr	r3, [r7, #4]
 800a644:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800a648:	781b      	ldrb	r3, [r3, #0]
 800a64a:	2b03      	cmp	r3, #3
 800a64c:	f000 809e 	beq.w	800a78c <get_fat+0x176>
 800a650:	2b03      	cmp	r3, #3
 800a652:	f300 80d6 	bgt.w	800a802 <get_fat+0x1ec>
 800a656:	2b01      	cmp	r3, #1
 800a658:	d002      	beq.n	800a660 <get_fat+0x4a>
 800a65a:	2b02      	cmp	r3, #2
 800a65c:	d063      	beq.n	800a726 <get_fat+0x110>
 800a65e:	e0d0      	b.n	800a802 <get_fat+0x1ec>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 800a660:	683b      	ldr	r3, [r7, #0]
 800a662:	60fb      	str	r3, [r7, #12]
 800a664:	68fb      	ldr	r3, [r7, #12]
 800a666:	085b      	lsrs	r3, r3, #1
 800a668:	68fa      	ldr	r2, [r7, #12]
 800a66a:	4413      	add	r3, r2
 800a66c:	60fb      	str	r3, [r7, #12]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800a66e:	687b      	ldr	r3, [r7, #4]
 800a670:	f503 5381 	add.w	r3, r3, #4128	; 0x1020
 800a674:	681a      	ldr	r2, [r3, #0]
 800a676:	687b      	ldr	r3, [r7, #4]
 800a678:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800a67c:	330a      	adds	r3, #10
 800a67e:	881b      	ldrh	r3, [r3, #0]
 800a680:	4619      	mov	r1, r3
 800a682:	68fb      	ldr	r3, [r7, #12]
 800a684:	fbb3 f3f1 	udiv	r3, r3, r1
 800a688:	4413      	add	r3, r2
 800a68a:	4619      	mov	r1, r3
 800a68c:	6878      	ldr	r0, [r7, #4]
 800a68e:	f7ff fe97 	bl	800a3c0 <move_window>
 800a692:	4603      	mov	r3, r0
 800a694:	2b00      	cmp	r3, #0
 800a696:	f040 80b7 	bne.w	800a808 <get_fat+0x1f2>
			wc = fs->win.d8[bc++ % SS(fs)];
 800a69a:	68fb      	ldr	r3, [r7, #12]
 800a69c:	1c5a      	adds	r2, r3, #1
 800a69e:	60fa      	str	r2, [r7, #12]
 800a6a0:	687a      	ldr	r2, [r7, #4]
 800a6a2:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 800a6a6:	320a      	adds	r2, #10
 800a6a8:	8812      	ldrh	r2, [r2, #0]
 800a6aa:	fbb3 f1f2 	udiv	r1, r3, r2
 800a6ae:	fb02 f201 	mul.w	r2, r2, r1
 800a6b2:	1a9b      	subs	r3, r3, r2
 800a6b4:	687a      	ldr	r2, [r7, #4]
 800a6b6:	5cd3      	ldrb	r3, [r2, r3]
 800a6b8:	60bb      	str	r3, [r7, #8]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800a6ba:	687b      	ldr	r3, [r7, #4]
 800a6bc:	f503 5381 	add.w	r3, r3, #4128	; 0x1020
 800a6c0:	681a      	ldr	r2, [r3, #0]
 800a6c2:	687b      	ldr	r3, [r7, #4]
 800a6c4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800a6c8:	330a      	adds	r3, #10
 800a6ca:	881b      	ldrh	r3, [r3, #0]
 800a6cc:	4619      	mov	r1, r3
 800a6ce:	68fb      	ldr	r3, [r7, #12]
 800a6d0:	fbb3 f3f1 	udiv	r3, r3, r1
 800a6d4:	4413      	add	r3, r2
 800a6d6:	4619      	mov	r1, r3
 800a6d8:	6878      	ldr	r0, [r7, #4]
 800a6da:	f7ff fe71 	bl	800a3c0 <move_window>
 800a6de:	4603      	mov	r3, r0
 800a6e0:	2b00      	cmp	r3, #0
 800a6e2:	f040 8093 	bne.w	800a80c <get_fat+0x1f6>
			wc |= fs->win.d8[bc % SS(fs)] << 8;
 800a6e6:	687b      	ldr	r3, [r7, #4]
 800a6e8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800a6ec:	330a      	adds	r3, #10
 800a6ee:	881b      	ldrh	r3, [r3, #0]
 800a6f0:	461a      	mov	r2, r3
 800a6f2:	68fb      	ldr	r3, [r7, #12]
 800a6f4:	fbb3 f1f2 	udiv	r1, r3, r2
 800a6f8:	fb02 f201 	mul.w	r2, r2, r1
 800a6fc:	1a9b      	subs	r3, r3, r2
 800a6fe:	687a      	ldr	r2, [r7, #4]
 800a700:	5cd3      	ldrb	r3, [r2, r3]
 800a702:	021b      	lsls	r3, r3, #8
 800a704:	461a      	mov	r2, r3
 800a706:	68bb      	ldr	r3, [r7, #8]
 800a708:	4313      	orrs	r3, r2
 800a70a:	60bb      	str	r3, [r7, #8]
			val = clst & 1 ? wc >> 4 : (wc & 0xFFF);
 800a70c:	683b      	ldr	r3, [r7, #0]
 800a70e:	f003 0301 	and.w	r3, r3, #1
 800a712:	2b00      	cmp	r3, #0
 800a714:	d002      	beq.n	800a71c <get_fat+0x106>
 800a716:	68bb      	ldr	r3, [r7, #8]
 800a718:	091b      	lsrs	r3, r3, #4
 800a71a:	e002      	b.n	800a722 <get_fat+0x10c>
 800a71c:	68bb      	ldr	r3, [r7, #8]
 800a71e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800a722:	617b      	str	r3, [r7, #20]
			break;
 800a724:	e077      	b.n	800a816 <get_fat+0x200>

		case FS_FAT16 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 800a726:	687b      	ldr	r3, [r7, #4]
 800a728:	f503 5381 	add.w	r3, r3, #4128	; 0x1020
 800a72c:	681a      	ldr	r2, [r3, #0]
 800a72e:	687b      	ldr	r3, [r7, #4]
 800a730:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800a734:	330a      	adds	r3, #10
 800a736:	881b      	ldrh	r3, [r3, #0]
 800a738:	085b      	lsrs	r3, r3, #1
 800a73a:	b29b      	uxth	r3, r3
 800a73c:	4619      	mov	r1, r3
 800a73e:	683b      	ldr	r3, [r7, #0]
 800a740:	fbb3 f3f1 	udiv	r3, r3, r1
 800a744:	4413      	add	r3, r2
 800a746:	4619      	mov	r1, r3
 800a748:	6878      	ldr	r0, [r7, #4]
 800a74a:	f7ff fe39 	bl	800a3c0 <move_window>
 800a74e:	4603      	mov	r3, r0
 800a750:	2b00      	cmp	r3, #0
 800a752:	d15d      	bne.n	800a810 <get_fat+0x1fa>
			p = &fs->win.d8[clst * 2 % SS(fs)];
 800a754:	683b      	ldr	r3, [r7, #0]
 800a756:	005a      	lsls	r2, r3, #1
 800a758:	687b      	ldr	r3, [r7, #4]
 800a75a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800a75e:	330a      	adds	r3, #10
 800a760:	881b      	ldrh	r3, [r3, #0]
 800a762:	fbb2 f1f3 	udiv	r1, r2, r3
 800a766:	fb03 f301 	mul.w	r3, r3, r1
 800a76a:	1ad3      	subs	r3, r2, r3
 800a76c:	687a      	ldr	r2, [r7, #4]
 800a76e:	4413      	add	r3, r2
 800a770:	613b      	str	r3, [r7, #16]
			val = LD_WORD(p);
 800a772:	693b      	ldr	r3, [r7, #16]
 800a774:	3301      	adds	r3, #1
 800a776:	781b      	ldrb	r3, [r3, #0]
 800a778:	021b      	lsls	r3, r3, #8
 800a77a:	b21a      	sxth	r2, r3
 800a77c:	693b      	ldr	r3, [r7, #16]
 800a77e:	781b      	ldrb	r3, [r3, #0]
 800a780:	b21b      	sxth	r3, r3
 800a782:	4313      	orrs	r3, r2
 800a784:	b21b      	sxth	r3, r3
 800a786:	b29b      	uxth	r3, r3
 800a788:	617b      	str	r3, [r7, #20]
			break;
 800a78a:	e044      	b.n	800a816 <get_fat+0x200>

		case FS_FAT32 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 800a78c:	687b      	ldr	r3, [r7, #4]
 800a78e:	f503 5381 	add.w	r3, r3, #4128	; 0x1020
 800a792:	681a      	ldr	r2, [r3, #0]
 800a794:	687b      	ldr	r3, [r7, #4]
 800a796:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800a79a:	330a      	adds	r3, #10
 800a79c:	881b      	ldrh	r3, [r3, #0]
 800a79e:	089b      	lsrs	r3, r3, #2
 800a7a0:	b29b      	uxth	r3, r3
 800a7a2:	4619      	mov	r1, r3
 800a7a4:	683b      	ldr	r3, [r7, #0]
 800a7a6:	fbb3 f3f1 	udiv	r3, r3, r1
 800a7aa:	4413      	add	r3, r2
 800a7ac:	4619      	mov	r1, r3
 800a7ae:	6878      	ldr	r0, [r7, #4]
 800a7b0:	f7ff fe06 	bl	800a3c0 <move_window>
 800a7b4:	4603      	mov	r3, r0
 800a7b6:	2b00      	cmp	r3, #0
 800a7b8:	d12c      	bne.n	800a814 <get_fat+0x1fe>
			p = &fs->win.d8[clst * 4 % SS(fs)];
 800a7ba:	683b      	ldr	r3, [r7, #0]
 800a7bc:	009a      	lsls	r2, r3, #2
 800a7be:	687b      	ldr	r3, [r7, #4]
 800a7c0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800a7c4:	330a      	adds	r3, #10
 800a7c6:	881b      	ldrh	r3, [r3, #0]
 800a7c8:	fbb2 f1f3 	udiv	r1, r2, r3
 800a7cc:	fb03 f301 	mul.w	r3, r3, r1
 800a7d0:	1ad3      	subs	r3, r2, r3
 800a7d2:	687a      	ldr	r2, [r7, #4]
 800a7d4:	4413      	add	r3, r2
 800a7d6:	613b      	str	r3, [r7, #16]
			val = LD_DWORD(p) & 0x0FFFFFFF;
 800a7d8:	693b      	ldr	r3, [r7, #16]
 800a7da:	3303      	adds	r3, #3
 800a7dc:	781b      	ldrb	r3, [r3, #0]
 800a7de:	061a      	lsls	r2, r3, #24
 800a7e0:	693b      	ldr	r3, [r7, #16]
 800a7e2:	3302      	adds	r3, #2
 800a7e4:	781b      	ldrb	r3, [r3, #0]
 800a7e6:	041b      	lsls	r3, r3, #16
 800a7e8:	4313      	orrs	r3, r2
 800a7ea:	693a      	ldr	r2, [r7, #16]
 800a7ec:	3201      	adds	r2, #1
 800a7ee:	7812      	ldrb	r2, [r2, #0]
 800a7f0:	0212      	lsls	r2, r2, #8
 800a7f2:	4313      	orrs	r3, r2
 800a7f4:	693a      	ldr	r2, [r7, #16]
 800a7f6:	7812      	ldrb	r2, [r2, #0]
 800a7f8:	4313      	orrs	r3, r2
 800a7fa:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 800a7fe:	617b      	str	r3, [r7, #20]
			break;
 800a800:	e009      	b.n	800a816 <get_fat+0x200>

		default:
			val = 1;	/* Internal error */
 800a802:	2301      	movs	r3, #1
 800a804:	617b      	str	r3, [r7, #20]
 800a806:	e006      	b.n	800a816 <get_fat+0x200>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800a808:	bf00      	nop
 800a80a:	e004      	b.n	800a816 <get_fat+0x200>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800a80c:	bf00      	nop
 800a80e:	e002      	b.n	800a816 <get_fat+0x200>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 800a810:	bf00      	nop
 800a812:	e000      	b.n	800a816 <get_fat+0x200>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 800a814:	bf00      	nop
		}
	}

	return val;
 800a816:	697b      	ldr	r3, [r7, #20]
}
 800a818:	4618      	mov	r0, r3
 800a81a:	3718      	adds	r7, #24
 800a81c:	46bd      	mov	sp, r7
 800a81e:	bd80      	pop	{r7, pc}

0800a820 <put_fat>:
FRESULT put_fat (
	FATFS* fs,	/* File system object */
	DWORD clst,	/* FAT index number (cluster number) to be changed */
	DWORD val	/* New value to be set to the entry */
)
{
 800a820:	b580      	push	{r7, lr}
 800a822:	b088      	sub	sp, #32
 800a824:	af00      	add	r7, sp, #0
 800a826:	60f8      	str	r0, [r7, #12]
 800a828:	60b9      	str	r1, [r7, #8]
 800a82a:	607a      	str	r2, [r7, #4]
	UINT bc;
	BYTE *p;
	FRESULT res;


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check range */
 800a82c:	68bb      	ldr	r3, [r7, #8]
 800a82e:	2b01      	cmp	r3, #1
 800a830:	d907      	bls.n	800a842 <put_fat+0x22>
 800a832:	68fb      	ldr	r3, [r7, #12]
 800a834:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800a838:	3314      	adds	r3, #20
 800a83a:	681b      	ldr	r3, [r3, #0]
 800a83c:	68ba      	ldr	r2, [r7, #8]
 800a83e:	429a      	cmp	r2, r3
 800a840:	d302      	bcc.n	800a848 <put_fat+0x28>
		res = FR_INT_ERR;
 800a842:	2302      	movs	r3, #2
 800a844:	77fb      	strb	r3, [r7, #31]
 800a846:	e146      	b.n	800aad6 <put_fat+0x2b6>

	} else {
		switch (fs->fs_type) {
 800a848:	68fb      	ldr	r3, [r7, #12]
 800a84a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800a84e:	781b      	ldrb	r3, [r3, #0]
 800a850:	2b03      	cmp	r3, #3
 800a852:	f000 80d9 	beq.w	800aa08 <put_fat+0x1e8>
 800a856:	2b03      	cmp	r3, #3
 800a858:	f300 8133 	bgt.w	800aac2 <put_fat+0x2a2>
 800a85c:	2b01      	cmp	r3, #1
 800a85e:	d003      	beq.n	800a868 <put_fat+0x48>
 800a860:	2b02      	cmp	r3, #2
 800a862:	f000 8095 	beq.w	800a990 <put_fat+0x170>
 800a866:	e12c      	b.n	800aac2 <put_fat+0x2a2>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 800a868:	68bb      	ldr	r3, [r7, #8]
 800a86a:	617b      	str	r3, [r7, #20]
 800a86c:	697b      	ldr	r3, [r7, #20]
 800a86e:	085b      	lsrs	r3, r3, #1
 800a870:	697a      	ldr	r2, [r7, #20]
 800a872:	4413      	add	r3, r2
 800a874:	617b      	str	r3, [r7, #20]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800a876:	68fb      	ldr	r3, [r7, #12]
 800a878:	f503 5381 	add.w	r3, r3, #4128	; 0x1020
 800a87c:	681a      	ldr	r2, [r3, #0]
 800a87e:	68fb      	ldr	r3, [r7, #12]
 800a880:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800a884:	330a      	adds	r3, #10
 800a886:	881b      	ldrh	r3, [r3, #0]
 800a888:	4619      	mov	r1, r3
 800a88a:	697b      	ldr	r3, [r7, #20]
 800a88c:	fbb3 f3f1 	udiv	r3, r3, r1
 800a890:	4413      	add	r3, r2
 800a892:	4619      	mov	r1, r3
 800a894:	68f8      	ldr	r0, [r7, #12]
 800a896:	f7ff fd93 	bl	800a3c0 <move_window>
 800a89a:	4603      	mov	r3, r0
 800a89c:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800a89e:	7ffb      	ldrb	r3, [r7, #31]
 800a8a0:	2b00      	cmp	r3, #0
 800a8a2:	f040 8111 	bne.w	800aac8 <put_fat+0x2a8>
			p = &fs->win.d8[bc++ % SS(fs)];
 800a8a6:	697b      	ldr	r3, [r7, #20]
 800a8a8:	1c5a      	adds	r2, r3, #1
 800a8aa:	617a      	str	r2, [r7, #20]
 800a8ac:	68fa      	ldr	r2, [r7, #12]
 800a8ae:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 800a8b2:	320a      	adds	r2, #10
 800a8b4:	8812      	ldrh	r2, [r2, #0]
 800a8b6:	fbb3 f1f2 	udiv	r1, r3, r2
 800a8ba:	fb02 f201 	mul.w	r2, r2, r1
 800a8be:	1a9b      	subs	r3, r3, r2
 800a8c0:	68fa      	ldr	r2, [r7, #12]
 800a8c2:	4413      	add	r3, r2
 800a8c4:	61bb      	str	r3, [r7, #24]
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 800a8c6:	68bb      	ldr	r3, [r7, #8]
 800a8c8:	f003 0301 	and.w	r3, r3, #1
 800a8cc:	2b00      	cmp	r3, #0
 800a8ce:	d00d      	beq.n	800a8ec <put_fat+0xcc>
 800a8d0:	69bb      	ldr	r3, [r7, #24]
 800a8d2:	781b      	ldrb	r3, [r3, #0]
 800a8d4:	b25b      	sxtb	r3, r3
 800a8d6:	f003 030f 	and.w	r3, r3, #15
 800a8da:	b25a      	sxtb	r2, r3
 800a8dc:	687b      	ldr	r3, [r7, #4]
 800a8de:	b2db      	uxtb	r3, r3
 800a8e0:	011b      	lsls	r3, r3, #4
 800a8e2:	b25b      	sxtb	r3, r3
 800a8e4:	4313      	orrs	r3, r2
 800a8e6:	b25b      	sxtb	r3, r3
 800a8e8:	b2db      	uxtb	r3, r3
 800a8ea:	e001      	b.n	800a8f0 <put_fat+0xd0>
 800a8ec:	687b      	ldr	r3, [r7, #4]
 800a8ee:	b2db      	uxtb	r3, r3
 800a8f0:	69ba      	ldr	r2, [r7, #24]
 800a8f2:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 800a8f4:	68fb      	ldr	r3, [r7, #12]
 800a8f6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800a8fa:	3304      	adds	r3, #4
 800a8fc:	2201      	movs	r2, #1
 800a8fe:	701a      	strb	r2, [r3, #0]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800a900:	68fb      	ldr	r3, [r7, #12]
 800a902:	f503 5381 	add.w	r3, r3, #4128	; 0x1020
 800a906:	681a      	ldr	r2, [r3, #0]
 800a908:	68fb      	ldr	r3, [r7, #12]
 800a90a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800a90e:	330a      	adds	r3, #10
 800a910:	881b      	ldrh	r3, [r3, #0]
 800a912:	4619      	mov	r1, r3
 800a914:	697b      	ldr	r3, [r7, #20]
 800a916:	fbb3 f3f1 	udiv	r3, r3, r1
 800a91a:	4413      	add	r3, r2
 800a91c:	4619      	mov	r1, r3
 800a91e:	68f8      	ldr	r0, [r7, #12]
 800a920:	f7ff fd4e 	bl	800a3c0 <move_window>
 800a924:	4603      	mov	r3, r0
 800a926:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800a928:	7ffb      	ldrb	r3, [r7, #31]
 800a92a:	2b00      	cmp	r3, #0
 800a92c:	f040 80ce 	bne.w	800aacc <put_fat+0x2ac>
			p = &fs->win.d8[bc % SS(fs)];
 800a930:	68fb      	ldr	r3, [r7, #12]
 800a932:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800a936:	330a      	adds	r3, #10
 800a938:	881b      	ldrh	r3, [r3, #0]
 800a93a:	461a      	mov	r2, r3
 800a93c:	697b      	ldr	r3, [r7, #20]
 800a93e:	fbb3 f1f2 	udiv	r1, r3, r2
 800a942:	fb02 f201 	mul.w	r2, r2, r1
 800a946:	1a9b      	subs	r3, r3, r2
 800a948:	68fa      	ldr	r2, [r7, #12]
 800a94a:	4413      	add	r3, r2
 800a94c:	61bb      	str	r3, [r7, #24]
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 800a94e:	68bb      	ldr	r3, [r7, #8]
 800a950:	f003 0301 	and.w	r3, r3, #1
 800a954:	2b00      	cmp	r3, #0
 800a956:	d003      	beq.n	800a960 <put_fat+0x140>
 800a958:	687b      	ldr	r3, [r7, #4]
 800a95a:	091b      	lsrs	r3, r3, #4
 800a95c:	b2db      	uxtb	r3, r3
 800a95e:	e00e      	b.n	800a97e <put_fat+0x15e>
 800a960:	69bb      	ldr	r3, [r7, #24]
 800a962:	781b      	ldrb	r3, [r3, #0]
 800a964:	b25b      	sxtb	r3, r3
 800a966:	f023 030f 	bic.w	r3, r3, #15
 800a96a:	b25a      	sxtb	r2, r3
 800a96c:	687b      	ldr	r3, [r7, #4]
 800a96e:	0a1b      	lsrs	r3, r3, #8
 800a970:	b25b      	sxtb	r3, r3
 800a972:	f003 030f 	and.w	r3, r3, #15
 800a976:	b25b      	sxtb	r3, r3
 800a978:	4313      	orrs	r3, r2
 800a97a:	b25b      	sxtb	r3, r3
 800a97c:	b2db      	uxtb	r3, r3
 800a97e:	69ba      	ldr	r2, [r7, #24]
 800a980:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 800a982:	68fb      	ldr	r3, [r7, #12]
 800a984:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800a988:	3304      	adds	r3, #4
 800a98a:	2201      	movs	r2, #1
 800a98c:	701a      	strb	r2, [r3, #0]
			break;
 800a98e:	e0a2      	b.n	800aad6 <put_fat+0x2b6>

		case FS_FAT16 :
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 800a990:	68fb      	ldr	r3, [r7, #12]
 800a992:	f503 5381 	add.w	r3, r3, #4128	; 0x1020
 800a996:	681a      	ldr	r2, [r3, #0]
 800a998:	68fb      	ldr	r3, [r7, #12]
 800a99a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800a99e:	330a      	adds	r3, #10
 800a9a0:	881b      	ldrh	r3, [r3, #0]
 800a9a2:	085b      	lsrs	r3, r3, #1
 800a9a4:	b29b      	uxth	r3, r3
 800a9a6:	4619      	mov	r1, r3
 800a9a8:	68bb      	ldr	r3, [r7, #8]
 800a9aa:	fbb3 f3f1 	udiv	r3, r3, r1
 800a9ae:	4413      	add	r3, r2
 800a9b0:	4619      	mov	r1, r3
 800a9b2:	68f8      	ldr	r0, [r7, #12]
 800a9b4:	f7ff fd04 	bl	800a3c0 <move_window>
 800a9b8:	4603      	mov	r3, r0
 800a9ba:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800a9bc:	7ffb      	ldrb	r3, [r7, #31]
 800a9be:	2b00      	cmp	r3, #0
 800a9c0:	f040 8086 	bne.w	800aad0 <put_fat+0x2b0>
			p = &fs->win.d8[clst * 2 % SS(fs)];
 800a9c4:	68bb      	ldr	r3, [r7, #8]
 800a9c6:	005a      	lsls	r2, r3, #1
 800a9c8:	68fb      	ldr	r3, [r7, #12]
 800a9ca:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800a9ce:	330a      	adds	r3, #10
 800a9d0:	881b      	ldrh	r3, [r3, #0]
 800a9d2:	fbb2 f1f3 	udiv	r1, r2, r3
 800a9d6:	fb03 f301 	mul.w	r3, r3, r1
 800a9da:	1ad3      	subs	r3, r2, r3
 800a9dc:	68fa      	ldr	r2, [r7, #12]
 800a9de:	4413      	add	r3, r2
 800a9e0:	61bb      	str	r3, [r7, #24]
			ST_WORD(p, (WORD)val);
 800a9e2:	687b      	ldr	r3, [r7, #4]
 800a9e4:	b2da      	uxtb	r2, r3
 800a9e6:	69bb      	ldr	r3, [r7, #24]
 800a9e8:	701a      	strb	r2, [r3, #0]
 800a9ea:	687b      	ldr	r3, [r7, #4]
 800a9ec:	b29b      	uxth	r3, r3
 800a9ee:	0a1b      	lsrs	r3, r3, #8
 800a9f0:	b29a      	uxth	r2, r3
 800a9f2:	69bb      	ldr	r3, [r7, #24]
 800a9f4:	3301      	adds	r3, #1
 800a9f6:	b2d2      	uxtb	r2, r2
 800a9f8:	701a      	strb	r2, [r3, #0]
			fs->wflag = 1;
 800a9fa:	68fb      	ldr	r3, [r7, #12]
 800a9fc:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800aa00:	3304      	adds	r3, #4
 800aa02:	2201      	movs	r2, #1
 800aa04:	701a      	strb	r2, [r3, #0]
			break;
 800aa06:	e066      	b.n	800aad6 <put_fat+0x2b6>

		case FS_FAT32 :
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 800aa08:	68fb      	ldr	r3, [r7, #12]
 800aa0a:	f503 5381 	add.w	r3, r3, #4128	; 0x1020
 800aa0e:	681a      	ldr	r2, [r3, #0]
 800aa10:	68fb      	ldr	r3, [r7, #12]
 800aa12:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800aa16:	330a      	adds	r3, #10
 800aa18:	881b      	ldrh	r3, [r3, #0]
 800aa1a:	089b      	lsrs	r3, r3, #2
 800aa1c:	b29b      	uxth	r3, r3
 800aa1e:	4619      	mov	r1, r3
 800aa20:	68bb      	ldr	r3, [r7, #8]
 800aa22:	fbb3 f3f1 	udiv	r3, r3, r1
 800aa26:	4413      	add	r3, r2
 800aa28:	4619      	mov	r1, r3
 800aa2a:	68f8      	ldr	r0, [r7, #12]
 800aa2c:	f7ff fcc8 	bl	800a3c0 <move_window>
 800aa30:	4603      	mov	r3, r0
 800aa32:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800aa34:	7ffb      	ldrb	r3, [r7, #31]
 800aa36:	2b00      	cmp	r3, #0
 800aa38:	d14c      	bne.n	800aad4 <put_fat+0x2b4>
			p = &fs->win.d8[clst * 4 % SS(fs)];
 800aa3a:	68bb      	ldr	r3, [r7, #8]
 800aa3c:	009a      	lsls	r2, r3, #2
 800aa3e:	68fb      	ldr	r3, [r7, #12]
 800aa40:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800aa44:	330a      	adds	r3, #10
 800aa46:	881b      	ldrh	r3, [r3, #0]
 800aa48:	fbb2 f1f3 	udiv	r1, r2, r3
 800aa4c:	fb03 f301 	mul.w	r3, r3, r1
 800aa50:	1ad3      	subs	r3, r2, r3
 800aa52:	68fa      	ldr	r2, [r7, #12]
 800aa54:	4413      	add	r3, r2
 800aa56:	61bb      	str	r3, [r7, #24]
			val |= LD_DWORD(p) & 0xF0000000;
 800aa58:	69bb      	ldr	r3, [r7, #24]
 800aa5a:	3303      	adds	r3, #3
 800aa5c:	781b      	ldrb	r3, [r3, #0]
 800aa5e:	061a      	lsls	r2, r3, #24
 800aa60:	69bb      	ldr	r3, [r7, #24]
 800aa62:	3302      	adds	r3, #2
 800aa64:	781b      	ldrb	r3, [r3, #0]
 800aa66:	041b      	lsls	r3, r3, #16
 800aa68:	4313      	orrs	r3, r2
 800aa6a:	69ba      	ldr	r2, [r7, #24]
 800aa6c:	3201      	adds	r2, #1
 800aa6e:	7812      	ldrb	r2, [r2, #0]
 800aa70:	0212      	lsls	r2, r2, #8
 800aa72:	4313      	orrs	r3, r2
 800aa74:	69ba      	ldr	r2, [r7, #24]
 800aa76:	7812      	ldrb	r2, [r2, #0]
 800aa78:	4313      	orrs	r3, r2
 800aa7a:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 800aa7e:	687a      	ldr	r2, [r7, #4]
 800aa80:	4313      	orrs	r3, r2
 800aa82:	607b      	str	r3, [r7, #4]
			ST_DWORD(p, val);
 800aa84:	687b      	ldr	r3, [r7, #4]
 800aa86:	b2da      	uxtb	r2, r3
 800aa88:	69bb      	ldr	r3, [r7, #24]
 800aa8a:	701a      	strb	r2, [r3, #0]
 800aa8c:	687b      	ldr	r3, [r7, #4]
 800aa8e:	b29b      	uxth	r3, r3
 800aa90:	0a1b      	lsrs	r3, r3, #8
 800aa92:	b29a      	uxth	r2, r3
 800aa94:	69bb      	ldr	r3, [r7, #24]
 800aa96:	3301      	adds	r3, #1
 800aa98:	b2d2      	uxtb	r2, r2
 800aa9a:	701a      	strb	r2, [r3, #0]
 800aa9c:	687b      	ldr	r3, [r7, #4]
 800aa9e:	0c1a      	lsrs	r2, r3, #16
 800aaa0:	69bb      	ldr	r3, [r7, #24]
 800aaa2:	3302      	adds	r3, #2
 800aaa4:	b2d2      	uxtb	r2, r2
 800aaa6:	701a      	strb	r2, [r3, #0]
 800aaa8:	687b      	ldr	r3, [r7, #4]
 800aaaa:	0e1a      	lsrs	r2, r3, #24
 800aaac:	69bb      	ldr	r3, [r7, #24]
 800aaae:	3303      	adds	r3, #3
 800aab0:	b2d2      	uxtb	r2, r2
 800aab2:	701a      	strb	r2, [r3, #0]
			fs->wflag = 1;
 800aab4:	68fb      	ldr	r3, [r7, #12]
 800aab6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800aaba:	3304      	adds	r3, #4
 800aabc:	2201      	movs	r2, #1
 800aabe:	701a      	strb	r2, [r3, #0]
			break;
 800aac0:	e009      	b.n	800aad6 <put_fat+0x2b6>

		default :
			res = FR_INT_ERR;
 800aac2:	2302      	movs	r3, #2
 800aac4:	77fb      	strb	r3, [r7, #31]
 800aac6:	e006      	b.n	800aad6 <put_fat+0x2b6>
			if (res != FR_OK) break;
 800aac8:	bf00      	nop
 800aaca:	e004      	b.n	800aad6 <put_fat+0x2b6>
			if (res != FR_OK) break;
 800aacc:	bf00      	nop
 800aace:	e002      	b.n	800aad6 <put_fat+0x2b6>
			if (res != FR_OK) break;
 800aad0:	bf00      	nop
 800aad2:	e000      	b.n	800aad6 <put_fat+0x2b6>
			if (res != FR_OK) break;
 800aad4:	bf00      	nop
		}
	}

	return res;
 800aad6:	7ffb      	ldrb	r3, [r7, #31]
}
 800aad8:	4618      	mov	r0, r3
 800aada:	3720      	adds	r7, #32
 800aadc:	46bd      	mov	sp, r7
 800aade:	bd80      	pop	{r7, pc}

0800aae0 <remove_chain>:
static
FRESULT remove_chain (
	FATFS* fs,			/* File system object */
	DWORD clst			/* Cluster# to remove a chain from */
)
{
 800aae0:	b580      	push	{r7, lr}
 800aae2:	b084      	sub	sp, #16
 800aae4:	af00      	add	r7, sp, #0
 800aae6:	6078      	str	r0, [r7, #4]
 800aae8:	6039      	str	r1, [r7, #0]
	DWORD nxt;
#if _USE_TRIM
	DWORD scl = clst, ecl = clst, rt[2];
#endif

	if (clst < 2 || clst >= fs->n_fatent) {	/* Check range */
 800aaea:	683b      	ldr	r3, [r7, #0]
 800aaec:	2b01      	cmp	r3, #1
 800aaee:	d907      	bls.n	800ab00 <remove_chain+0x20>
 800aaf0:	687b      	ldr	r3, [r7, #4]
 800aaf2:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800aaf6:	3314      	adds	r3, #20
 800aaf8:	681b      	ldr	r3, [r3, #0]
 800aafa:	683a      	ldr	r2, [r7, #0]
 800aafc:	429a      	cmp	r2, r3
 800aafe:	d302      	bcc.n	800ab06 <remove_chain+0x26>
		res = FR_INT_ERR;
 800ab00:	2302      	movs	r3, #2
 800ab02:	73fb      	strb	r3, [r7, #15]
 800ab04:	e04f      	b.n	800aba6 <remove_chain+0xc6>

	} else {
		res = FR_OK;
 800ab06:	2300      	movs	r3, #0
 800ab08:	73fb      	strb	r3, [r7, #15]
		while (clst < fs->n_fatent) {			/* Not a last link? */
 800ab0a:	e040      	b.n	800ab8e <remove_chain+0xae>
			nxt = get_fat(fs, clst);			/* Get cluster status */
 800ab0c:	6839      	ldr	r1, [r7, #0]
 800ab0e:	6878      	ldr	r0, [r7, #4]
 800ab10:	f7ff fd81 	bl	800a616 <get_fat>
 800ab14:	60b8      	str	r0, [r7, #8]
			if (nxt == 0) break;				/* Empty cluster? */
 800ab16:	68bb      	ldr	r3, [r7, #8]
 800ab18:	2b00      	cmp	r3, #0
 800ab1a:	d041      	beq.n	800aba0 <remove_chain+0xc0>
			if (nxt == 1) { res = FR_INT_ERR; break; }	/* Internal error? */
 800ab1c:	68bb      	ldr	r3, [r7, #8]
 800ab1e:	2b01      	cmp	r3, #1
 800ab20:	d102      	bne.n	800ab28 <remove_chain+0x48>
 800ab22:	2302      	movs	r3, #2
 800ab24:	73fb      	strb	r3, [r7, #15]
 800ab26:	e03e      	b.n	800aba6 <remove_chain+0xc6>
			if (nxt == 0xFFFFFFFF) { res = FR_DISK_ERR; break; }	/* Disk error? */
 800ab28:	68bb      	ldr	r3, [r7, #8]
 800ab2a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ab2e:	d102      	bne.n	800ab36 <remove_chain+0x56>
 800ab30:	2301      	movs	r3, #1
 800ab32:	73fb      	strb	r3, [r7, #15]
 800ab34:	e037      	b.n	800aba6 <remove_chain+0xc6>
			res = put_fat(fs, clst, 0);			/* Mark the cluster "empty" */
 800ab36:	2200      	movs	r2, #0
 800ab38:	6839      	ldr	r1, [r7, #0]
 800ab3a:	6878      	ldr	r0, [r7, #4]
 800ab3c:	f7ff fe70 	bl	800a820 <put_fat>
 800ab40:	4603      	mov	r3, r0
 800ab42:	73fb      	strb	r3, [r7, #15]
			if (res != FR_OK) break;
 800ab44:	7bfb      	ldrb	r3, [r7, #15]
 800ab46:	2b00      	cmp	r3, #0
 800ab48:	d12c      	bne.n	800aba4 <remove_chain+0xc4>
			if (fs->free_clust != 0xFFFFFFFF) {	/* Update FSINFO */
 800ab4a:	687b      	ldr	r3, [r7, #4]
 800ab4c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800ab50:	3310      	adds	r3, #16
 800ab52:	681b      	ldr	r3, [r3, #0]
 800ab54:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ab58:	d017      	beq.n	800ab8a <remove_chain+0xaa>
				fs->free_clust++;
 800ab5a:	687b      	ldr	r3, [r7, #4]
 800ab5c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800ab60:	3310      	adds	r3, #16
 800ab62:	681b      	ldr	r3, [r3, #0]
 800ab64:	1c5a      	adds	r2, r3, #1
 800ab66:	687b      	ldr	r3, [r7, #4]
 800ab68:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800ab6c:	3310      	adds	r3, #16
 800ab6e:	601a      	str	r2, [r3, #0]
				fs->fsi_flag |= 1;
 800ab70:	687b      	ldr	r3, [r7, #4]
 800ab72:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800ab76:	3305      	adds	r3, #5
 800ab78:	781b      	ldrb	r3, [r3, #0]
 800ab7a:	f043 0301 	orr.w	r3, r3, #1
 800ab7e:	b2da      	uxtb	r2, r3
 800ab80:	687b      	ldr	r3, [r7, #4]
 800ab82:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800ab86:	3305      	adds	r3, #5
 800ab88:	701a      	strb	r2, [r3, #0]
				rt[1] = clust2sect(fs, ecl) + fs->csize - 1;	/* End sector */
				disk_ioctl(fs->drv, CTRL_TRIM, rt);				/* Erase the block */
				scl = ecl = nxt;
			}
#endif
			clst = nxt;	/* Next cluster */
 800ab8a:	68bb      	ldr	r3, [r7, #8]
 800ab8c:	603b      	str	r3, [r7, #0]
		while (clst < fs->n_fatent) {			/* Not a last link? */
 800ab8e:	687b      	ldr	r3, [r7, #4]
 800ab90:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800ab94:	3314      	adds	r3, #20
 800ab96:	681b      	ldr	r3, [r3, #0]
 800ab98:	683a      	ldr	r2, [r7, #0]
 800ab9a:	429a      	cmp	r2, r3
 800ab9c:	d3b6      	bcc.n	800ab0c <remove_chain+0x2c>
 800ab9e:	e002      	b.n	800aba6 <remove_chain+0xc6>
			if (nxt == 0) break;				/* Empty cluster? */
 800aba0:	bf00      	nop
 800aba2:	e000      	b.n	800aba6 <remove_chain+0xc6>
			if (res != FR_OK) break;
 800aba4:	bf00      	nop
		}
	}

	return res;
 800aba6:	7bfb      	ldrb	r3, [r7, #15]
}
 800aba8:	4618      	mov	r0, r3
 800abaa:	3710      	adds	r7, #16
 800abac:	46bd      	mov	sp, r7
 800abae:	bd80      	pop	{r7, pc}

0800abb0 <create_chain>:
static
DWORD create_chain (	/* 0:No free cluster, 1:Internal error, 0xFFFFFFFF:Disk error, >=2:New cluster# */
	FATFS* fs,			/* File system object */
	DWORD clst			/* Cluster# to stretch. 0 means create a new chain. */
)
{
 800abb0:	b580      	push	{r7, lr}
 800abb2:	b086      	sub	sp, #24
 800abb4:	af00      	add	r7, sp, #0
 800abb6:	6078      	str	r0, [r7, #4]
 800abb8:	6039      	str	r1, [r7, #0]
	DWORD cs, ncl, scl;
	FRESULT res;


	if (clst == 0) {		/* Create a new chain */
 800abba:	683b      	ldr	r3, [r7, #0]
 800abbc:	2b00      	cmp	r3, #0
 800abbe:	d113      	bne.n	800abe8 <create_chain+0x38>
		scl = fs->last_clust;			/* Get suggested start point */
 800abc0:	687b      	ldr	r3, [r7, #4]
 800abc2:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800abc6:	330c      	adds	r3, #12
 800abc8:	681b      	ldr	r3, [r3, #0]
 800abca:	613b      	str	r3, [r7, #16]
		if (!scl || scl >= fs->n_fatent) scl = 1;
 800abcc:	693b      	ldr	r3, [r7, #16]
 800abce:	2b00      	cmp	r3, #0
 800abd0:	d007      	beq.n	800abe2 <create_chain+0x32>
 800abd2:	687b      	ldr	r3, [r7, #4]
 800abd4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800abd8:	3314      	adds	r3, #20
 800abda:	681b      	ldr	r3, [r3, #0]
 800abdc:	693a      	ldr	r2, [r7, #16]
 800abde:	429a      	cmp	r2, r3
 800abe0:	d31e      	bcc.n	800ac20 <create_chain+0x70>
 800abe2:	2301      	movs	r3, #1
 800abe4:	613b      	str	r3, [r7, #16]
 800abe6:	e01b      	b.n	800ac20 <create_chain+0x70>
	}
	else {					/* Stretch the current chain */
		cs = get_fat(fs, clst);			/* Check the cluster status */
 800abe8:	6839      	ldr	r1, [r7, #0]
 800abea:	6878      	ldr	r0, [r7, #4]
 800abec:	f7ff fd13 	bl	800a616 <get_fat>
 800abf0:	60b8      	str	r0, [r7, #8]
		if (cs < 2) return 1;			/* Invalid value */
 800abf2:	68bb      	ldr	r3, [r7, #8]
 800abf4:	2b01      	cmp	r3, #1
 800abf6:	d801      	bhi.n	800abfc <create_chain+0x4c>
 800abf8:	2301      	movs	r3, #1
 800abfa:	e086      	b.n	800ad0a <create_chain+0x15a>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 800abfc:	68bb      	ldr	r3, [r7, #8]
 800abfe:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ac02:	d101      	bne.n	800ac08 <create_chain+0x58>
 800ac04:	68bb      	ldr	r3, [r7, #8]
 800ac06:	e080      	b.n	800ad0a <create_chain+0x15a>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 800ac08:	687b      	ldr	r3, [r7, #4]
 800ac0a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800ac0e:	3314      	adds	r3, #20
 800ac10:	681b      	ldr	r3, [r3, #0]
 800ac12:	68ba      	ldr	r2, [r7, #8]
 800ac14:	429a      	cmp	r2, r3
 800ac16:	d201      	bcs.n	800ac1c <create_chain+0x6c>
 800ac18:	68bb      	ldr	r3, [r7, #8]
 800ac1a:	e076      	b.n	800ad0a <create_chain+0x15a>
		scl = clst;
 800ac1c:	683b      	ldr	r3, [r7, #0]
 800ac1e:	613b      	str	r3, [r7, #16]
	}

	ncl = scl;				/* Start cluster */
 800ac20:	693b      	ldr	r3, [r7, #16]
 800ac22:	617b      	str	r3, [r7, #20]
	for (;;) {
		ncl++;							/* Next cluster */
 800ac24:	697b      	ldr	r3, [r7, #20]
 800ac26:	3301      	adds	r3, #1
 800ac28:	617b      	str	r3, [r7, #20]
		if (ncl >= fs->n_fatent) {		/* Check wrap around */
 800ac2a:	687b      	ldr	r3, [r7, #4]
 800ac2c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800ac30:	3314      	adds	r3, #20
 800ac32:	681b      	ldr	r3, [r3, #0]
 800ac34:	697a      	ldr	r2, [r7, #20]
 800ac36:	429a      	cmp	r2, r3
 800ac38:	d307      	bcc.n	800ac4a <create_chain+0x9a>
			ncl = 2;
 800ac3a:	2302      	movs	r3, #2
 800ac3c:	617b      	str	r3, [r7, #20]
			if (ncl > scl) return 0;	/* No free cluster */
 800ac3e:	697a      	ldr	r2, [r7, #20]
 800ac40:	693b      	ldr	r3, [r7, #16]
 800ac42:	429a      	cmp	r2, r3
 800ac44:	d901      	bls.n	800ac4a <create_chain+0x9a>
 800ac46:	2300      	movs	r3, #0
 800ac48:	e05f      	b.n	800ad0a <create_chain+0x15a>
		}
		cs = get_fat(fs, ncl);			/* Get the cluster status */
 800ac4a:	6979      	ldr	r1, [r7, #20]
 800ac4c:	6878      	ldr	r0, [r7, #4]
 800ac4e:	f7ff fce2 	bl	800a616 <get_fat>
 800ac52:	60b8      	str	r0, [r7, #8]
		if (cs == 0) break;				/* Found a free cluster */
 800ac54:	68bb      	ldr	r3, [r7, #8]
 800ac56:	2b00      	cmp	r3, #0
 800ac58:	d00e      	beq.n	800ac78 <create_chain+0xc8>
		if (cs == 0xFFFFFFFF || cs == 1)/* An error occurred */
 800ac5a:	68bb      	ldr	r3, [r7, #8]
 800ac5c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ac60:	d002      	beq.n	800ac68 <create_chain+0xb8>
 800ac62:	68bb      	ldr	r3, [r7, #8]
 800ac64:	2b01      	cmp	r3, #1
 800ac66:	d101      	bne.n	800ac6c <create_chain+0xbc>
			return cs;
 800ac68:	68bb      	ldr	r3, [r7, #8]
 800ac6a:	e04e      	b.n	800ad0a <create_chain+0x15a>
		if (ncl == scl) return 0;		/* No free cluster */
 800ac6c:	697a      	ldr	r2, [r7, #20]
 800ac6e:	693b      	ldr	r3, [r7, #16]
 800ac70:	429a      	cmp	r2, r3
 800ac72:	d1d7      	bne.n	800ac24 <create_chain+0x74>
 800ac74:	2300      	movs	r3, #0
 800ac76:	e048      	b.n	800ad0a <create_chain+0x15a>
		if (cs == 0) break;				/* Found a free cluster */
 800ac78:	bf00      	nop
	}

	res = put_fat(fs, ncl, 0x0FFFFFFF);	/* Mark the new cluster "last link" */
 800ac7a:	f06f 4270 	mvn.w	r2, #4026531840	; 0xf0000000
 800ac7e:	6979      	ldr	r1, [r7, #20]
 800ac80:	6878      	ldr	r0, [r7, #4]
 800ac82:	f7ff fdcd 	bl	800a820 <put_fat>
 800ac86:	4603      	mov	r3, r0
 800ac88:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK && clst != 0) {
 800ac8a:	7bfb      	ldrb	r3, [r7, #15]
 800ac8c:	2b00      	cmp	r3, #0
 800ac8e:	d109      	bne.n	800aca4 <create_chain+0xf4>
 800ac90:	683b      	ldr	r3, [r7, #0]
 800ac92:	2b00      	cmp	r3, #0
 800ac94:	d006      	beq.n	800aca4 <create_chain+0xf4>
		res = put_fat(fs, clst, ncl);	/* Link it to the previous one if needed */
 800ac96:	697a      	ldr	r2, [r7, #20]
 800ac98:	6839      	ldr	r1, [r7, #0]
 800ac9a:	6878      	ldr	r0, [r7, #4]
 800ac9c:	f7ff fdc0 	bl	800a820 <put_fat>
 800aca0:	4603      	mov	r3, r0
 800aca2:	73fb      	strb	r3, [r7, #15]
	}
	if (res == FR_OK) {
 800aca4:	7bfb      	ldrb	r3, [r7, #15]
 800aca6:	2b00      	cmp	r3, #0
 800aca8:	d126      	bne.n	800acf8 <create_chain+0x148>
		fs->last_clust = ncl;			/* Update FSINFO */
 800acaa:	687b      	ldr	r3, [r7, #4]
 800acac:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800acb0:	330c      	adds	r3, #12
 800acb2:	697a      	ldr	r2, [r7, #20]
 800acb4:	601a      	str	r2, [r3, #0]
		if (fs->free_clust != 0xFFFFFFFF) {
 800acb6:	687b      	ldr	r3, [r7, #4]
 800acb8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800acbc:	3310      	adds	r3, #16
 800acbe:	681b      	ldr	r3, [r3, #0]
 800acc0:	f1b3 3fff 	cmp.w	r3, #4294967295
 800acc4:	d020      	beq.n	800ad08 <create_chain+0x158>
			fs->free_clust--;
 800acc6:	687b      	ldr	r3, [r7, #4]
 800acc8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800accc:	3310      	adds	r3, #16
 800acce:	681b      	ldr	r3, [r3, #0]
 800acd0:	1e5a      	subs	r2, r3, #1
 800acd2:	687b      	ldr	r3, [r7, #4]
 800acd4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800acd8:	3310      	adds	r3, #16
 800acda:	601a      	str	r2, [r3, #0]
			fs->fsi_flag |= 1;
 800acdc:	687b      	ldr	r3, [r7, #4]
 800acde:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800ace2:	3305      	adds	r3, #5
 800ace4:	781b      	ldrb	r3, [r3, #0]
 800ace6:	f043 0301 	orr.w	r3, r3, #1
 800acea:	b2da      	uxtb	r2, r3
 800acec:	687b      	ldr	r3, [r7, #4]
 800acee:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800acf2:	3305      	adds	r3, #5
 800acf4:	701a      	strb	r2, [r3, #0]
 800acf6:	e007      	b.n	800ad08 <create_chain+0x158>
		}
	} else {
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;
 800acf8:	7bfb      	ldrb	r3, [r7, #15]
 800acfa:	2b01      	cmp	r3, #1
 800acfc:	d102      	bne.n	800ad04 <create_chain+0x154>
 800acfe:	f04f 33ff 	mov.w	r3, #4294967295
 800ad02:	e000      	b.n	800ad06 <create_chain+0x156>
 800ad04:	2301      	movs	r3, #1
 800ad06:	617b      	str	r3, [r7, #20]
	}

	return ncl;		/* Return new cluster number or error code */
 800ad08:	697b      	ldr	r3, [r7, #20]
}
 800ad0a:	4618      	mov	r0, r3
 800ad0c:	3718      	adds	r7, #24
 800ad0e:	46bd      	mov	sp, r7
 800ad10:	bd80      	pop	{r7, pc}

0800ad12 <clmt_clust>:
static
DWORD clmt_clust (	/* <2:Error, >=2:Cluster number */
	FIL* fp,		/* Pointer to the file object */
	DWORD ofs		/* File offset to be converted to cluster# */
)
{
 800ad12:	b480      	push	{r7}
 800ad14:	b087      	sub	sp, #28
 800ad16:	af00      	add	r7, sp, #0
 800ad18:	6078      	str	r0, [r7, #4]
 800ad1a:	6039      	str	r1, [r7, #0]
	DWORD cl, ncl, *tbl;


	tbl = fp->cltbl + 1;	/* Top of CLMT */
 800ad1c:	687b      	ldr	r3, [r7, #4]
 800ad1e:	f503 5381 	add.w	r3, r3, #4128	; 0x1020
 800ad22:	3304      	adds	r3, #4
 800ad24:	681b      	ldr	r3, [r3, #0]
 800ad26:	3304      	adds	r3, #4
 800ad28:	613b      	str	r3, [r7, #16]
	cl = ofs / SS(fp->fs) / fp->fs->csize;	/* Cluster order from top of the file */
 800ad2a:	687b      	ldr	r3, [r7, #4]
 800ad2c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800ad30:	681b      	ldr	r3, [r3, #0]
 800ad32:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800ad36:	330a      	adds	r3, #10
 800ad38:	881b      	ldrh	r3, [r3, #0]
 800ad3a:	461a      	mov	r2, r3
 800ad3c:	683b      	ldr	r3, [r7, #0]
 800ad3e:	fbb3 f2f2 	udiv	r2, r3, r2
 800ad42:	687b      	ldr	r3, [r7, #4]
 800ad44:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800ad48:	681b      	ldr	r3, [r3, #0]
 800ad4a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800ad4e:	3302      	adds	r3, #2
 800ad50:	781b      	ldrb	r3, [r3, #0]
 800ad52:	fbb2 f3f3 	udiv	r3, r2, r3
 800ad56:	617b      	str	r3, [r7, #20]
	for (;;) {
		ncl = *tbl++;			/* Number of cluters in the fragment */
 800ad58:	693b      	ldr	r3, [r7, #16]
 800ad5a:	1d1a      	adds	r2, r3, #4
 800ad5c:	613a      	str	r2, [r7, #16]
 800ad5e:	681b      	ldr	r3, [r3, #0]
 800ad60:	60fb      	str	r3, [r7, #12]
		if (!ncl) return 0;		/* End of table? (error) */
 800ad62:	68fb      	ldr	r3, [r7, #12]
 800ad64:	2b00      	cmp	r3, #0
 800ad66:	d101      	bne.n	800ad6c <clmt_clust+0x5a>
 800ad68:	2300      	movs	r3, #0
 800ad6a:	e010      	b.n	800ad8e <clmt_clust+0x7c>
		if (cl < ncl) break;	/* In this fragment? */
 800ad6c:	697a      	ldr	r2, [r7, #20]
 800ad6e:	68fb      	ldr	r3, [r7, #12]
 800ad70:	429a      	cmp	r2, r3
 800ad72:	d307      	bcc.n	800ad84 <clmt_clust+0x72>
		cl -= ncl; tbl++;		/* Next fragment */
 800ad74:	697a      	ldr	r2, [r7, #20]
 800ad76:	68fb      	ldr	r3, [r7, #12]
 800ad78:	1ad3      	subs	r3, r2, r3
 800ad7a:	617b      	str	r3, [r7, #20]
 800ad7c:	693b      	ldr	r3, [r7, #16]
 800ad7e:	3304      	adds	r3, #4
 800ad80:	613b      	str	r3, [r7, #16]
		ncl = *tbl++;			/* Number of cluters in the fragment */
 800ad82:	e7e9      	b.n	800ad58 <clmt_clust+0x46>
		if (cl < ncl) break;	/* In this fragment? */
 800ad84:	bf00      	nop
	}
	return cl + *tbl;	/* Return the cluster number */
 800ad86:	693b      	ldr	r3, [r7, #16]
 800ad88:	681a      	ldr	r2, [r3, #0]
 800ad8a:	697b      	ldr	r3, [r7, #20]
 800ad8c:	4413      	add	r3, r2
}
 800ad8e:	4618      	mov	r0, r3
 800ad90:	371c      	adds	r7, #28
 800ad92:	46bd      	mov	sp, r7
 800ad94:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad98:	4770      	bx	lr

0800ad9a <dir_sdi>:
static
FRESULT dir_sdi (
	DIR* dp,		/* Pointer to directory object */
	UINT idx		/* Index of directory table */
)
{
 800ad9a:	b580      	push	{r7, lr}
 800ad9c:	b086      	sub	sp, #24
 800ad9e:	af00      	add	r7, sp, #0
 800ada0:	6078      	str	r0, [r7, #4]
 800ada2:	6039      	str	r1, [r7, #0]
	DWORD clst, sect;
	UINT ic;


	dp->index = (WORD)idx;	/* Current index */
 800ada4:	683b      	ldr	r3, [r7, #0]
 800ada6:	b29a      	uxth	r2, r3
 800ada8:	687b      	ldr	r3, [r7, #4]
 800adaa:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800adae:	3306      	adds	r3, #6
 800adb0:	801a      	strh	r2, [r3, #0]
	clst = dp->sclust;		/* Table start cluster (0:root) */
 800adb2:	687b      	ldr	r3, [r7, #4]
 800adb4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800adb8:	3308      	adds	r3, #8
 800adba:	681b      	ldr	r3, [r3, #0]
 800adbc:	617b      	str	r3, [r7, #20]
	if (clst == 1 || clst >= dp->fs->n_fatent)	/* Check start cluster range */
 800adbe:	697b      	ldr	r3, [r7, #20]
 800adc0:	2b01      	cmp	r3, #1
 800adc2:	d00a      	beq.n	800adda <dir_sdi+0x40>
 800adc4:	687b      	ldr	r3, [r7, #4]
 800adc6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800adca:	681b      	ldr	r3, [r3, #0]
 800adcc:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800add0:	3314      	adds	r3, #20
 800add2:	681b      	ldr	r3, [r3, #0]
 800add4:	697a      	ldr	r2, [r7, #20]
 800add6:	429a      	cmp	r2, r3
 800add8:	d301      	bcc.n	800adde <dir_sdi+0x44>
		return FR_INT_ERR;
 800adda:	2302      	movs	r3, #2
 800addc:	e0b4      	b.n	800af48 <dir_sdi+0x1ae>
	if (!clst && dp->fs->fs_type == FS_FAT32)	/* Replace cluster# 0 with root cluster# if in FAT32 */
 800adde:	697b      	ldr	r3, [r7, #20]
 800ade0:	2b00      	cmp	r3, #0
 800ade2:	d111      	bne.n	800ae08 <dir_sdi+0x6e>
 800ade4:	687b      	ldr	r3, [r7, #4]
 800ade6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800adea:	681b      	ldr	r3, [r3, #0]
 800adec:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800adf0:	781b      	ldrb	r3, [r3, #0]
 800adf2:	2b03      	cmp	r3, #3
 800adf4:	d108      	bne.n	800ae08 <dir_sdi+0x6e>
		clst = dp->fs->dirbase;
 800adf6:	687b      	ldr	r3, [r7, #4]
 800adf8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800adfc:	681b      	ldr	r3, [r3, #0]
 800adfe:	f503 5381 	add.w	r3, r3, #4128	; 0x1020
 800ae02:	3304      	adds	r3, #4
 800ae04:	681b      	ldr	r3, [r3, #0]
 800ae06:	617b      	str	r3, [r7, #20]

	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 800ae08:	697b      	ldr	r3, [r7, #20]
 800ae0a:	2b00      	cmp	r3, #0
 800ae0c:	d117      	bne.n	800ae3e <dir_sdi+0xa4>
		if (idx >= dp->fs->n_rootdir)	/* Is index out of range? */
 800ae0e:	687b      	ldr	r3, [r7, #4]
 800ae10:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800ae14:	681b      	ldr	r3, [r3, #0]
 800ae16:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800ae1a:	3308      	adds	r3, #8
 800ae1c:	881b      	ldrh	r3, [r3, #0]
 800ae1e:	461a      	mov	r2, r3
 800ae20:	683b      	ldr	r3, [r7, #0]
 800ae22:	4293      	cmp	r3, r2
 800ae24:	d301      	bcc.n	800ae2a <dir_sdi+0x90>
			return FR_INT_ERR;
 800ae26:	2302      	movs	r3, #2
 800ae28:	e08e      	b.n	800af48 <dir_sdi+0x1ae>
		sect = dp->fs->dirbase;
 800ae2a:	687b      	ldr	r3, [r7, #4]
 800ae2c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800ae30:	681b      	ldr	r3, [r3, #0]
 800ae32:	f503 5381 	add.w	r3, r3, #4128	; 0x1020
 800ae36:	3304      	adds	r3, #4
 800ae38:	681b      	ldr	r3, [r3, #0]
 800ae3a:	613b      	str	r3, [r7, #16]
 800ae3c:	e046      	b.n	800aecc <dir_sdi+0x132>
	}
	else {				/* Dynamic table (root-directory in FAT32 or sub-directory) */
		ic = SS(dp->fs) / SZ_DIRE * dp->fs->csize;	/* Entries per cluster */
 800ae3e:	687b      	ldr	r3, [r7, #4]
 800ae40:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800ae44:	681b      	ldr	r3, [r3, #0]
 800ae46:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800ae4a:	330a      	adds	r3, #10
 800ae4c:	881b      	ldrh	r3, [r3, #0]
 800ae4e:	095b      	lsrs	r3, r3, #5
 800ae50:	b29b      	uxth	r3, r3
 800ae52:	461a      	mov	r2, r3
 800ae54:	687b      	ldr	r3, [r7, #4]
 800ae56:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800ae5a:	681b      	ldr	r3, [r3, #0]
 800ae5c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800ae60:	3302      	adds	r3, #2
 800ae62:	781b      	ldrb	r3, [r3, #0]
 800ae64:	fb03 f302 	mul.w	r3, r3, r2
 800ae68:	60fb      	str	r3, [r7, #12]
		while (idx >= ic) {	/* Follow cluster chain */
 800ae6a:	e022      	b.n	800aeb2 <dir_sdi+0x118>
			clst = get_fat(dp->fs, clst);				/* Get next cluster */
 800ae6c:	687b      	ldr	r3, [r7, #4]
 800ae6e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800ae72:	681b      	ldr	r3, [r3, #0]
 800ae74:	6979      	ldr	r1, [r7, #20]
 800ae76:	4618      	mov	r0, r3
 800ae78:	f7ff fbcd 	bl	800a616 <get_fat>
 800ae7c:	6178      	str	r0, [r7, #20]
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 800ae7e:	697b      	ldr	r3, [r7, #20]
 800ae80:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ae84:	d101      	bne.n	800ae8a <dir_sdi+0xf0>
 800ae86:	2301      	movs	r3, #1
 800ae88:	e05e      	b.n	800af48 <dir_sdi+0x1ae>
			if (clst < 2 || clst >= dp->fs->n_fatent)	/* Reached to end of table or internal error */
 800ae8a:	697b      	ldr	r3, [r7, #20]
 800ae8c:	2b01      	cmp	r3, #1
 800ae8e:	d90a      	bls.n	800aea6 <dir_sdi+0x10c>
 800ae90:	687b      	ldr	r3, [r7, #4]
 800ae92:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800ae96:	681b      	ldr	r3, [r3, #0]
 800ae98:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800ae9c:	3314      	adds	r3, #20
 800ae9e:	681b      	ldr	r3, [r3, #0]
 800aea0:	697a      	ldr	r2, [r7, #20]
 800aea2:	429a      	cmp	r2, r3
 800aea4:	d301      	bcc.n	800aeaa <dir_sdi+0x110>
				return FR_INT_ERR;
 800aea6:	2302      	movs	r3, #2
 800aea8:	e04e      	b.n	800af48 <dir_sdi+0x1ae>
			idx -= ic;
 800aeaa:	683a      	ldr	r2, [r7, #0]
 800aeac:	68fb      	ldr	r3, [r7, #12]
 800aeae:	1ad3      	subs	r3, r2, r3
 800aeb0:	603b      	str	r3, [r7, #0]
		while (idx >= ic) {	/* Follow cluster chain */
 800aeb2:	683a      	ldr	r2, [r7, #0]
 800aeb4:	68fb      	ldr	r3, [r7, #12]
 800aeb6:	429a      	cmp	r2, r3
 800aeb8:	d2d8      	bcs.n	800ae6c <dir_sdi+0xd2>
		}
		sect = clust2sect(dp->fs, clst);
 800aeba:	687b      	ldr	r3, [r7, #4]
 800aebc:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800aec0:	681b      	ldr	r3, [r3, #0]
 800aec2:	6979      	ldr	r1, [r7, #20]
 800aec4:	4618      	mov	r0, r3
 800aec6:	f7ff fb7e 	bl	800a5c6 <clust2sect>
 800aeca:	6138      	str	r0, [r7, #16]
	}
	dp->clust = clst;	/* Current cluster# */
 800aecc:	687b      	ldr	r3, [r7, #4]
 800aece:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800aed2:	330c      	adds	r3, #12
 800aed4:	697a      	ldr	r2, [r7, #20]
 800aed6:	601a      	str	r2, [r3, #0]
	if (!sect) return FR_INT_ERR;
 800aed8:	693b      	ldr	r3, [r7, #16]
 800aeda:	2b00      	cmp	r3, #0
 800aedc:	d101      	bne.n	800aee2 <dir_sdi+0x148>
 800aede:	2302      	movs	r3, #2
 800aee0:	e032      	b.n	800af48 <dir_sdi+0x1ae>
	dp->sect = sect + idx / (SS(dp->fs) / SZ_DIRE);					/* Sector# of the directory entry */
 800aee2:	687b      	ldr	r3, [r7, #4]
 800aee4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800aee8:	681b      	ldr	r3, [r3, #0]
 800aeea:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800aeee:	330a      	adds	r3, #10
 800aef0:	881b      	ldrh	r3, [r3, #0]
 800aef2:	095b      	lsrs	r3, r3, #5
 800aef4:	b29b      	uxth	r3, r3
 800aef6:	461a      	mov	r2, r3
 800aef8:	683b      	ldr	r3, [r7, #0]
 800aefa:	fbb3 f2f2 	udiv	r2, r3, r2
 800aefe:	693b      	ldr	r3, [r7, #16]
 800af00:	441a      	add	r2, r3
 800af02:	687b      	ldr	r3, [r7, #4]
 800af04:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800af08:	3310      	adds	r3, #16
 800af0a:	601a      	str	r2, [r3, #0]
	dp->dir = dp->fs->win.d8 + (idx % (SS(dp->fs) / SZ_DIRE)) * SZ_DIRE;	/* Ptr to the entry in the sector */
 800af0c:	687b      	ldr	r3, [r7, #4]
 800af0e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800af12:	681b      	ldr	r3, [r3, #0]
 800af14:	4618      	mov	r0, r3
 800af16:	687b      	ldr	r3, [r7, #4]
 800af18:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800af1c:	681b      	ldr	r3, [r3, #0]
 800af1e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800af22:	330a      	adds	r3, #10
 800af24:	881b      	ldrh	r3, [r3, #0]
 800af26:	095b      	lsrs	r3, r3, #5
 800af28:	b29b      	uxth	r3, r3
 800af2a:	461a      	mov	r2, r3
 800af2c:	683b      	ldr	r3, [r7, #0]
 800af2e:	fbb3 f1f2 	udiv	r1, r3, r2
 800af32:	fb02 f201 	mul.w	r2, r2, r1
 800af36:	1a9b      	subs	r3, r3, r2
 800af38:	015b      	lsls	r3, r3, #5
 800af3a:	18c2      	adds	r2, r0, r3
 800af3c:	687b      	ldr	r3, [r7, #4]
 800af3e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800af42:	3314      	adds	r3, #20
 800af44:	601a      	str	r2, [r3, #0]

	return FR_OK;
 800af46:	2300      	movs	r3, #0
}
 800af48:	4618      	mov	r0, r3
 800af4a:	3718      	adds	r7, #24
 800af4c:	46bd      	mov	sp, r7
 800af4e:	bd80      	pop	{r7, pc}

0800af50 <dir_next>:
static
FRESULT dir_next (	/* FR_OK:Succeeded, FR_NO_FILE:End of table, FR_DENIED:Could not stretch */
	DIR* dp,		/* Pointer to the directory object */
	int stretch		/* 0: Do not stretch table, 1: Stretch table if needed */
)
{
 800af50:	b590      	push	{r4, r7, lr}
 800af52:	b087      	sub	sp, #28
 800af54:	af00      	add	r7, sp, #0
 800af56:	6078      	str	r0, [r7, #4]
 800af58:	6039      	str	r1, [r7, #0]
#if !_FS_READONLY
	UINT c;
#endif


	i = dp->index + 1;
 800af5a:	687b      	ldr	r3, [r7, #4]
 800af5c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800af60:	3306      	adds	r3, #6
 800af62:	881b      	ldrh	r3, [r3, #0]
 800af64:	3301      	adds	r3, #1
 800af66:	60fb      	str	r3, [r7, #12]
	if (!(i & 0xFFFF) || !dp->sect)	/* Report EOT when index has reached 65535 */
 800af68:	68fb      	ldr	r3, [r7, #12]
 800af6a:	b29b      	uxth	r3, r3
 800af6c:	2b00      	cmp	r3, #0
 800af6e:	d006      	beq.n	800af7e <dir_next+0x2e>
 800af70:	687b      	ldr	r3, [r7, #4]
 800af72:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800af76:	3310      	adds	r3, #16
 800af78:	681b      	ldr	r3, [r3, #0]
 800af7a:	2b00      	cmp	r3, #0
 800af7c:	d101      	bne.n	800af82 <dir_next+0x32>
		return FR_NO_FILE;
 800af7e:	2304      	movs	r3, #4
 800af80:	e144      	b.n	800b20c <dir_next+0x2bc>

	if (!(i % (SS(dp->fs) / SZ_DIRE))) {	/* Sector changed? */
 800af82:	687b      	ldr	r3, [r7, #4]
 800af84:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800af88:	681b      	ldr	r3, [r3, #0]
 800af8a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800af8e:	330a      	adds	r3, #10
 800af90:	881b      	ldrh	r3, [r3, #0]
 800af92:	095b      	lsrs	r3, r3, #5
 800af94:	b29b      	uxth	r3, r3
 800af96:	461a      	mov	r2, r3
 800af98:	68fb      	ldr	r3, [r7, #12]
 800af9a:	fbb3 f1f2 	udiv	r1, r3, r2
 800af9e:	fb02 f201 	mul.w	r2, r2, r1
 800afa2:	1a9b      	subs	r3, r3, r2
 800afa4:	2b00      	cmp	r3, #0
 800afa6:	f040 810c 	bne.w	800b1c2 <dir_next+0x272>
		dp->sect++;					/* Next sector */
 800afaa:	687b      	ldr	r3, [r7, #4]
 800afac:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800afb0:	3310      	adds	r3, #16
 800afb2:	681b      	ldr	r3, [r3, #0]
 800afb4:	1c5a      	adds	r2, r3, #1
 800afb6:	687b      	ldr	r3, [r7, #4]
 800afb8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800afbc:	3310      	adds	r3, #16
 800afbe:	601a      	str	r2, [r3, #0]

		if (!dp->clust) {		/* Static table */
 800afc0:	687b      	ldr	r3, [r7, #4]
 800afc2:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800afc6:	330c      	adds	r3, #12
 800afc8:	681b      	ldr	r3, [r3, #0]
 800afca:	2b00      	cmp	r3, #0
 800afcc:	d10e      	bne.n	800afec <dir_next+0x9c>
			if (i >= dp->fs->n_rootdir)	/* Report EOT if it reached end of static table */
 800afce:	687b      	ldr	r3, [r7, #4]
 800afd0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800afd4:	681b      	ldr	r3, [r3, #0]
 800afd6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800afda:	3308      	adds	r3, #8
 800afdc:	881b      	ldrh	r3, [r3, #0]
 800afde:	461a      	mov	r2, r3
 800afe0:	68fb      	ldr	r3, [r7, #12]
 800afe2:	4293      	cmp	r3, r2
 800afe4:	f0c0 80ed 	bcc.w	800b1c2 <dir_next+0x272>
				return FR_NO_FILE;
 800afe8:	2304      	movs	r3, #4
 800afea:	e10f      	b.n	800b20c <dir_next+0x2bc>
		}
		else {					/* Dynamic table */
			if (((i / (SS(dp->fs) / SZ_DIRE)) & (dp->fs->csize - 1)) == 0) {	/* Cluster changed? */
 800afec:	687b      	ldr	r3, [r7, #4]
 800afee:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800aff2:	681b      	ldr	r3, [r3, #0]
 800aff4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800aff8:	330a      	adds	r3, #10
 800affa:	881b      	ldrh	r3, [r3, #0]
 800affc:	095b      	lsrs	r3, r3, #5
 800affe:	b29b      	uxth	r3, r3
 800b000:	461a      	mov	r2, r3
 800b002:	68fb      	ldr	r3, [r7, #12]
 800b004:	fbb3 f2f2 	udiv	r2, r3, r2
 800b008:	687b      	ldr	r3, [r7, #4]
 800b00a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800b00e:	681b      	ldr	r3, [r3, #0]
 800b010:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800b014:	3302      	adds	r3, #2
 800b016:	781b      	ldrb	r3, [r3, #0]
 800b018:	3b01      	subs	r3, #1
 800b01a:	4013      	ands	r3, r2
 800b01c:	2b00      	cmp	r3, #0
 800b01e:	f040 80d0 	bne.w	800b1c2 <dir_next+0x272>
				clst = get_fat(dp->fs, dp->clust);				/* Get next cluster */
 800b022:	687b      	ldr	r3, [r7, #4]
 800b024:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800b028:	681a      	ldr	r2, [r3, #0]
 800b02a:	687b      	ldr	r3, [r7, #4]
 800b02c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800b030:	330c      	adds	r3, #12
 800b032:	681b      	ldr	r3, [r3, #0]
 800b034:	4619      	mov	r1, r3
 800b036:	4610      	mov	r0, r2
 800b038:	f7ff faed 	bl	800a616 <get_fat>
 800b03c:	6178      	str	r0, [r7, #20]
				if (clst <= 1) return FR_INT_ERR;
 800b03e:	697b      	ldr	r3, [r7, #20]
 800b040:	2b01      	cmp	r3, #1
 800b042:	d801      	bhi.n	800b048 <dir_next+0xf8>
 800b044:	2302      	movs	r3, #2
 800b046:	e0e1      	b.n	800b20c <dir_next+0x2bc>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;
 800b048:	697b      	ldr	r3, [r7, #20]
 800b04a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b04e:	d101      	bne.n	800b054 <dir_next+0x104>
 800b050:	2301      	movs	r3, #1
 800b052:	e0db      	b.n	800b20c <dir_next+0x2bc>
				if (clst >= dp->fs->n_fatent) {					/* If it reached end of dynamic table, */
 800b054:	687b      	ldr	r3, [r7, #4]
 800b056:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800b05a:	681b      	ldr	r3, [r3, #0]
 800b05c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800b060:	3314      	adds	r3, #20
 800b062:	681b      	ldr	r3, [r3, #0]
 800b064:	697a      	ldr	r2, [r7, #20]
 800b066:	429a      	cmp	r2, r3
 800b068:	f0c0 8097 	bcc.w	800b19a <dir_next+0x24a>
#if !_FS_READONLY
					if (!stretch) return FR_NO_FILE;			/* If do not stretch, report EOT */
 800b06c:	683b      	ldr	r3, [r7, #0]
 800b06e:	2b00      	cmp	r3, #0
 800b070:	d101      	bne.n	800b076 <dir_next+0x126>
 800b072:	2304      	movs	r3, #4
 800b074:	e0ca      	b.n	800b20c <dir_next+0x2bc>
					clst = create_chain(dp->fs, dp->clust);		/* Stretch cluster chain */
 800b076:	687b      	ldr	r3, [r7, #4]
 800b078:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800b07c:	681a      	ldr	r2, [r3, #0]
 800b07e:	687b      	ldr	r3, [r7, #4]
 800b080:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800b084:	330c      	adds	r3, #12
 800b086:	681b      	ldr	r3, [r3, #0]
 800b088:	4619      	mov	r1, r3
 800b08a:	4610      	mov	r0, r2
 800b08c:	f7ff fd90 	bl	800abb0 <create_chain>
 800b090:	6178      	str	r0, [r7, #20]
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 800b092:	697b      	ldr	r3, [r7, #20]
 800b094:	2b00      	cmp	r3, #0
 800b096:	d101      	bne.n	800b09c <dir_next+0x14c>
 800b098:	2307      	movs	r3, #7
 800b09a:	e0b7      	b.n	800b20c <dir_next+0x2bc>
					if (clst == 1) return FR_INT_ERR;
 800b09c:	697b      	ldr	r3, [r7, #20]
 800b09e:	2b01      	cmp	r3, #1
 800b0a0:	d101      	bne.n	800b0a6 <dir_next+0x156>
 800b0a2:	2302      	movs	r3, #2
 800b0a4:	e0b2      	b.n	800b20c <dir_next+0x2bc>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;
 800b0a6:	697b      	ldr	r3, [r7, #20]
 800b0a8:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b0ac:	d101      	bne.n	800b0b2 <dir_next+0x162>
 800b0ae:	2301      	movs	r3, #1
 800b0b0:	e0ac      	b.n	800b20c <dir_next+0x2bc>
					/* Clean-up stretched table */
					if (sync_window(dp->fs)) return FR_DISK_ERR;/* Flush disk access window */
 800b0b2:	687b      	ldr	r3, [r7, #4]
 800b0b4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800b0b8:	681b      	ldr	r3, [r3, #0]
 800b0ba:	4618      	mov	r0, r3
 800b0bc:	f7ff f926 	bl	800a30c <sync_window>
 800b0c0:	4603      	mov	r3, r0
 800b0c2:	2b00      	cmp	r3, #0
 800b0c4:	d001      	beq.n	800b0ca <dir_next+0x17a>
 800b0c6:	2301      	movs	r3, #1
 800b0c8:	e0a0      	b.n	800b20c <dir_next+0x2bc>
					mem_set(dp->fs->win.d8, 0, SS(dp->fs));		/* Clear window buffer */
 800b0ca:	687b      	ldr	r3, [r7, #4]
 800b0cc:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800b0d0:	681b      	ldr	r3, [r3, #0]
 800b0d2:	4618      	mov	r0, r3
 800b0d4:	687b      	ldr	r3, [r7, #4]
 800b0d6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800b0da:	681b      	ldr	r3, [r3, #0]
 800b0dc:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800b0e0:	330a      	adds	r3, #10
 800b0e2:	881b      	ldrh	r3, [r3, #0]
 800b0e4:	461a      	mov	r2, r3
 800b0e6:	2100      	movs	r1, #0
 800b0e8:	f7fe feed 	bl	8009ec6 <mem_set>
					dp->fs->winsect = clust2sect(dp->fs, clst);	/* Cluster start sector */
 800b0ec:	687b      	ldr	r3, [r7, #4]
 800b0ee:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800b0f2:	681a      	ldr	r2, [r3, #0]
 800b0f4:	687b      	ldr	r3, [r7, #4]
 800b0f6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800b0fa:	681c      	ldr	r4, [r3, #0]
 800b0fc:	6979      	ldr	r1, [r7, #20]
 800b0fe:	4610      	mov	r0, r2
 800b100:	f7ff fa61 	bl	800a5c6 <clust2sect>
 800b104:	4602      	mov	r2, r0
 800b106:	f504 5381 	add.w	r3, r4, #4128	; 0x1020
 800b10a:	330c      	adds	r3, #12
 800b10c:	601a      	str	r2, [r3, #0]
					for (c = 0; c < dp->fs->csize; c++) {		/* Fill the new cluster with 0 */
 800b10e:	2300      	movs	r3, #0
 800b110:	613b      	str	r3, [r7, #16]
 800b112:	e024      	b.n	800b15e <dir_next+0x20e>
						dp->fs->wflag = 1;
 800b114:	687b      	ldr	r3, [r7, #4]
 800b116:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800b11a:	681b      	ldr	r3, [r3, #0]
 800b11c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800b120:	3304      	adds	r3, #4
 800b122:	2201      	movs	r2, #1
 800b124:	701a      	strb	r2, [r3, #0]
						if (sync_window(dp->fs)) return FR_DISK_ERR;
 800b126:	687b      	ldr	r3, [r7, #4]
 800b128:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800b12c:	681b      	ldr	r3, [r3, #0]
 800b12e:	4618      	mov	r0, r3
 800b130:	f7ff f8ec 	bl	800a30c <sync_window>
 800b134:	4603      	mov	r3, r0
 800b136:	2b00      	cmp	r3, #0
 800b138:	d001      	beq.n	800b13e <dir_next+0x1ee>
 800b13a:	2301      	movs	r3, #1
 800b13c:	e066      	b.n	800b20c <dir_next+0x2bc>
						dp->fs->winsect++;
 800b13e:	687b      	ldr	r3, [r7, #4]
 800b140:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800b144:	681a      	ldr	r2, [r3, #0]
 800b146:	f502 5381 	add.w	r3, r2, #4128	; 0x1020
 800b14a:	330c      	adds	r3, #12
 800b14c:	681b      	ldr	r3, [r3, #0]
 800b14e:	1c59      	adds	r1, r3, #1
 800b150:	f502 5381 	add.w	r3, r2, #4128	; 0x1020
 800b154:	330c      	adds	r3, #12
 800b156:	6019      	str	r1, [r3, #0]
					for (c = 0; c < dp->fs->csize; c++) {		/* Fill the new cluster with 0 */
 800b158:	693b      	ldr	r3, [r7, #16]
 800b15a:	3301      	adds	r3, #1
 800b15c:	613b      	str	r3, [r7, #16]
 800b15e:	687b      	ldr	r3, [r7, #4]
 800b160:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800b164:	681b      	ldr	r3, [r3, #0]
 800b166:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800b16a:	3302      	adds	r3, #2
 800b16c:	781b      	ldrb	r3, [r3, #0]
 800b16e:	461a      	mov	r2, r3
 800b170:	693b      	ldr	r3, [r7, #16]
 800b172:	4293      	cmp	r3, r2
 800b174:	d3ce      	bcc.n	800b114 <dir_next+0x1c4>
					}
					dp->fs->winsect -= c;						/* Rewind window offset */
 800b176:	687b      	ldr	r3, [r7, #4]
 800b178:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800b17c:	681b      	ldr	r3, [r3, #0]
 800b17e:	f503 5381 	add.w	r3, r3, #4128	; 0x1020
 800b182:	330c      	adds	r3, #12
 800b184:	6819      	ldr	r1, [r3, #0]
 800b186:	687b      	ldr	r3, [r7, #4]
 800b188:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800b18c:	681b      	ldr	r3, [r3, #0]
 800b18e:	693a      	ldr	r2, [r7, #16]
 800b190:	1a8a      	subs	r2, r1, r2
 800b192:	f503 5381 	add.w	r3, r3, #4128	; 0x1020
 800b196:	330c      	adds	r3, #12
 800b198:	601a      	str	r2, [r3, #0]
#else
					if (!stretch) return FR_NO_FILE;			/* If do not stretch, report EOT (this is to suppress warning) */
					return FR_NO_FILE;							/* Report EOT */
#endif
				}
				dp->clust = clst;				/* Initialize data for new cluster */
 800b19a:	687b      	ldr	r3, [r7, #4]
 800b19c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800b1a0:	330c      	adds	r3, #12
 800b1a2:	697a      	ldr	r2, [r7, #20]
 800b1a4:	601a      	str	r2, [r3, #0]
				dp->sect = clust2sect(dp->fs, clst);
 800b1a6:	687b      	ldr	r3, [r7, #4]
 800b1a8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800b1ac:	681b      	ldr	r3, [r3, #0]
 800b1ae:	6979      	ldr	r1, [r7, #20]
 800b1b0:	4618      	mov	r0, r3
 800b1b2:	f7ff fa08 	bl	800a5c6 <clust2sect>
 800b1b6:	4602      	mov	r2, r0
 800b1b8:	687b      	ldr	r3, [r7, #4]
 800b1ba:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800b1be:	3310      	adds	r3, #16
 800b1c0:	601a      	str	r2, [r3, #0]
			}
		}
	}

	dp->index = (WORD)i;	/* Current index */
 800b1c2:	68fb      	ldr	r3, [r7, #12]
 800b1c4:	b29a      	uxth	r2, r3
 800b1c6:	687b      	ldr	r3, [r7, #4]
 800b1c8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800b1cc:	3306      	adds	r3, #6
 800b1ce:	801a      	strh	r2, [r3, #0]
	dp->dir = dp->fs->win.d8 + (i % (SS(dp->fs) / SZ_DIRE)) * SZ_DIRE;	/* Current entry in the window */
 800b1d0:	687b      	ldr	r3, [r7, #4]
 800b1d2:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800b1d6:	681b      	ldr	r3, [r3, #0]
 800b1d8:	4618      	mov	r0, r3
 800b1da:	687b      	ldr	r3, [r7, #4]
 800b1dc:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800b1e0:	681b      	ldr	r3, [r3, #0]
 800b1e2:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800b1e6:	330a      	adds	r3, #10
 800b1e8:	881b      	ldrh	r3, [r3, #0]
 800b1ea:	095b      	lsrs	r3, r3, #5
 800b1ec:	b29b      	uxth	r3, r3
 800b1ee:	461a      	mov	r2, r3
 800b1f0:	68fb      	ldr	r3, [r7, #12]
 800b1f2:	fbb3 f1f2 	udiv	r1, r3, r2
 800b1f6:	fb02 f201 	mul.w	r2, r2, r1
 800b1fa:	1a9b      	subs	r3, r3, r2
 800b1fc:	015b      	lsls	r3, r3, #5
 800b1fe:	18c2      	adds	r2, r0, r3
 800b200:	687b      	ldr	r3, [r7, #4]
 800b202:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800b206:	3314      	adds	r3, #20
 800b208:	601a      	str	r2, [r3, #0]

	return FR_OK;
 800b20a:	2300      	movs	r3, #0
}
 800b20c:	4618      	mov	r0, r3
 800b20e:	371c      	adds	r7, #28
 800b210:	46bd      	mov	sp, r7
 800b212:	bd90      	pop	{r4, r7, pc}

0800b214 <dir_alloc>:
static
FRESULT dir_alloc (
	DIR* dp,	/* Pointer to the directory object */
	UINT nent	/* Number of contiguous entries to allocate (1-21) */
)
{
 800b214:	b580      	push	{r7, lr}
 800b216:	b084      	sub	sp, #16
 800b218:	af00      	add	r7, sp, #0
 800b21a:	6078      	str	r0, [r7, #4]
 800b21c:	6039      	str	r1, [r7, #0]
	FRESULT res;
	UINT n;


	res = dir_sdi(dp, 0);
 800b21e:	2100      	movs	r1, #0
 800b220:	6878      	ldr	r0, [r7, #4]
 800b222:	f7ff fdba 	bl	800ad9a <dir_sdi>
 800b226:	4603      	mov	r3, r0
 800b228:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 800b22a:	7bfb      	ldrb	r3, [r7, #15]
 800b22c:	2b00      	cmp	r3, #0
 800b22e:	d138      	bne.n	800b2a2 <dir_alloc+0x8e>
		n = 0;
 800b230:	2300      	movs	r3, #0
 800b232:	60bb      	str	r3, [r7, #8]
		do {
			res = move_window(dp->fs, dp->sect);
 800b234:	687b      	ldr	r3, [r7, #4]
 800b236:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800b23a:	681a      	ldr	r2, [r3, #0]
 800b23c:	687b      	ldr	r3, [r7, #4]
 800b23e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800b242:	3310      	adds	r3, #16
 800b244:	681b      	ldr	r3, [r3, #0]
 800b246:	4619      	mov	r1, r3
 800b248:	4610      	mov	r0, r2
 800b24a:	f7ff f8b9 	bl	800a3c0 <move_window>
 800b24e:	4603      	mov	r3, r0
 800b250:	73fb      	strb	r3, [r7, #15]
			if (res != FR_OK) break;
 800b252:	7bfb      	ldrb	r3, [r7, #15]
 800b254:	2b00      	cmp	r3, #0
 800b256:	d123      	bne.n	800b2a0 <dir_alloc+0x8c>
			if (dp->dir[0] == DDEM || dp->dir[0] == 0) {	/* Is it a free entry? */
 800b258:	687b      	ldr	r3, [r7, #4]
 800b25a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800b25e:	3314      	adds	r3, #20
 800b260:	681b      	ldr	r3, [r3, #0]
 800b262:	781b      	ldrb	r3, [r3, #0]
 800b264:	2be5      	cmp	r3, #229	; 0xe5
 800b266:	d007      	beq.n	800b278 <dir_alloc+0x64>
 800b268:	687b      	ldr	r3, [r7, #4]
 800b26a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800b26e:	3314      	adds	r3, #20
 800b270:	681b      	ldr	r3, [r3, #0]
 800b272:	781b      	ldrb	r3, [r3, #0]
 800b274:	2b00      	cmp	r3, #0
 800b276:	d107      	bne.n	800b288 <dir_alloc+0x74>
				if (++n == nent) break;	/* A block of contiguous free entries is found */
 800b278:	68bb      	ldr	r3, [r7, #8]
 800b27a:	3301      	adds	r3, #1
 800b27c:	60bb      	str	r3, [r7, #8]
 800b27e:	68ba      	ldr	r2, [r7, #8]
 800b280:	683b      	ldr	r3, [r7, #0]
 800b282:	429a      	cmp	r2, r3
 800b284:	d102      	bne.n	800b28c <dir_alloc+0x78>
 800b286:	e00c      	b.n	800b2a2 <dir_alloc+0x8e>
			} else {
				n = 0;					/* Not a blank entry. Restart to search */
 800b288:	2300      	movs	r3, #0
 800b28a:	60bb      	str	r3, [r7, #8]
			}
			res = dir_next(dp, 1);		/* Next entry with table stretch enabled */
 800b28c:	2101      	movs	r1, #1
 800b28e:	6878      	ldr	r0, [r7, #4]
 800b290:	f7ff fe5e 	bl	800af50 <dir_next>
 800b294:	4603      	mov	r3, r0
 800b296:	73fb      	strb	r3, [r7, #15]
		} while (res == FR_OK);
 800b298:	7bfb      	ldrb	r3, [r7, #15]
 800b29a:	2b00      	cmp	r3, #0
 800b29c:	d0ca      	beq.n	800b234 <dir_alloc+0x20>
 800b29e:	e000      	b.n	800b2a2 <dir_alloc+0x8e>
			if (res != FR_OK) break;
 800b2a0:	bf00      	nop
	}
	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 800b2a2:	7bfb      	ldrb	r3, [r7, #15]
 800b2a4:	2b04      	cmp	r3, #4
 800b2a6:	d101      	bne.n	800b2ac <dir_alloc+0x98>
 800b2a8:	2307      	movs	r3, #7
 800b2aa:	73fb      	strb	r3, [r7, #15]
	return res;
 800b2ac:	7bfb      	ldrb	r3, [r7, #15]
}
 800b2ae:	4618      	mov	r0, r3
 800b2b0:	3710      	adds	r7, #16
 800b2b2:	46bd      	mov	sp, r7
 800b2b4:	bd80      	pop	{r7, pc}

0800b2b6 <ld_clust>:
static
DWORD ld_clust (
	FATFS* fs,	/* Pointer to the fs object */
	BYTE* dir	/* Pointer to the directory entry */
)
{
 800b2b6:	b480      	push	{r7}
 800b2b8:	b085      	sub	sp, #20
 800b2ba:	af00      	add	r7, sp, #0
 800b2bc:	6078      	str	r0, [r7, #4]
 800b2be:	6039      	str	r1, [r7, #0]
	DWORD cl;

	cl = LD_WORD(dir + DIR_FstClusLO);
 800b2c0:	683b      	ldr	r3, [r7, #0]
 800b2c2:	331b      	adds	r3, #27
 800b2c4:	781b      	ldrb	r3, [r3, #0]
 800b2c6:	021b      	lsls	r3, r3, #8
 800b2c8:	b21a      	sxth	r2, r3
 800b2ca:	683b      	ldr	r3, [r7, #0]
 800b2cc:	331a      	adds	r3, #26
 800b2ce:	781b      	ldrb	r3, [r3, #0]
 800b2d0:	b21b      	sxth	r3, r3
 800b2d2:	4313      	orrs	r3, r2
 800b2d4:	b21b      	sxth	r3, r3
 800b2d6:	b29b      	uxth	r3, r3
 800b2d8:	60fb      	str	r3, [r7, #12]
	if (fs->fs_type == FS_FAT32)
 800b2da:	687b      	ldr	r3, [r7, #4]
 800b2dc:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800b2e0:	781b      	ldrb	r3, [r3, #0]
 800b2e2:	2b03      	cmp	r3, #3
 800b2e4:	d10f      	bne.n	800b306 <ld_clust+0x50>
		cl |= (DWORD)LD_WORD(dir + DIR_FstClusHI) << 16;
 800b2e6:	683b      	ldr	r3, [r7, #0]
 800b2e8:	3315      	adds	r3, #21
 800b2ea:	781b      	ldrb	r3, [r3, #0]
 800b2ec:	021b      	lsls	r3, r3, #8
 800b2ee:	b21a      	sxth	r2, r3
 800b2f0:	683b      	ldr	r3, [r7, #0]
 800b2f2:	3314      	adds	r3, #20
 800b2f4:	781b      	ldrb	r3, [r3, #0]
 800b2f6:	b21b      	sxth	r3, r3
 800b2f8:	4313      	orrs	r3, r2
 800b2fa:	b21b      	sxth	r3, r3
 800b2fc:	b29b      	uxth	r3, r3
 800b2fe:	041b      	lsls	r3, r3, #16
 800b300:	68fa      	ldr	r2, [r7, #12]
 800b302:	4313      	orrs	r3, r2
 800b304:	60fb      	str	r3, [r7, #12]

	return cl;
 800b306:	68fb      	ldr	r3, [r7, #12]
}
 800b308:	4618      	mov	r0, r3
 800b30a:	3714      	adds	r7, #20
 800b30c:	46bd      	mov	sp, r7
 800b30e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b312:	4770      	bx	lr

0800b314 <st_clust>:
static
void st_clust (
	BYTE* dir,	/* Pointer to the directory entry */
	DWORD cl	/* Value to be set */
)
{
 800b314:	b480      	push	{r7}
 800b316:	b083      	sub	sp, #12
 800b318:	af00      	add	r7, sp, #0
 800b31a:	6078      	str	r0, [r7, #4]
 800b31c:	6039      	str	r1, [r7, #0]
	ST_WORD(dir + DIR_FstClusLO, cl);
 800b31e:	687b      	ldr	r3, [r7, #4]
 800b320:	331a      	adds	r3, #26
 800b322:	683a      	ldr	r2, [r7, #0]
 800b324:	b2d2      	uxtb	r2, r2
 800b326:	701a      	strb	r2, [r3, #0]
 800b328:	683b      	ldr	r3, [r7, #0]
 800b32a:	b29b      	uxth	r3, r3
 800b32c:	0a1b      	lsrs	r3, r3, #8
 800b32e:	b29a      	uxth	r2, r3
 800b330:	687b      	ldr	r3, [r7, #4]
 800b332:	331b      	adds	r3, #27
 800b334:	b2d2      	uxtb	r2, r2
 800b336:	701a      	strb	r2, [r3, #0]
	ST_WORD(dir + DIR_FstClusHI, cl >> 16);
 800b338:	683b      	ldr	r3, [r7, #0]
 800b33a:	0c1a      	lsrs	r2, r3, #16
 800b33c:	687b      	ldr	r3, [r7, #4]
 800b33e:	3314      	adds	r3, #20
 800b340:	b2d2      	uxtb	r2, r2
 800b342:	701a      	strb	r2, [r3, #0]
 800b344:	683b      	ldr	r3, [r7, #0]
 800b346:	0c1b      	lsrs	r3, r3, #16
 800b348:	b29b      	uxth	r3, r3
 800b34a:	0a1b      	lsrs	r3, r3, #8
 800b34c:	b29a      	uxth	r2, r3
 800b34e:	687b      	ldr	r3, [r7, #4]
 800b350:	3315      	adds	r3, #21
 800b352:	b2d2      	uxtb	r2, r2
 800b354:	701a      	strb	r2, [r3, #0]
}
 800b356:	bf00      	nop
 800b358:	370c      	adds	r7, #12
 800b35a:	46bd      	mov	sp, r7
 800b35c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b360:	4770      	bx	lr
	...

0800b364 <cmp_lfn>:
static
int cmp_lfn (			/* 1:Matched, 0:Not matched */
	WCHAR* lfnbuf,		/* Pointer to the LFN to be compared */
	BYTE* dir			/* Pointer to the directory entry containing a part of LFN */
)
{
 800b364:	b580      	push	{r7, lr}
 800b366:	b086      	sub	sp, #24
 800b368:	af00      	add	r7, sp, #0
 800b36a:	6078      	str	r0, [r7, #4]
 800b36c:	6039      	str	r1, [r7, #0]
	UINT i, s;
	WCHAR wc, uc;


	i = ((dir[LDIR_Ord] & ~LLEF) - 1) * 13;	/* Get offset in the LFN buffer */
 800b36e:	683b      	ldr	r3, [r7, #0]
 800b370:	781b      	ldrb	r3, [r3, #0]
 800b372:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800b376:	1e5a      	subs	r2, r3, #1
 800b378:	4613      	mov	r3, r2
 800b37a:	005b      	lsls	r3, r3, #1
 800b37c:	4413      	add	r3, r2
 800b37e:	009b      	lsls	r3, r3, #2
 800b380:	4413      	add	r3, r2
 800b382:	617b      	str	r3, [r7, #20]
	s = 0; wc = 1;
 800b384:	2300      	movs	r3, #0
 800b386:	613b      	str	r3, [r7, #16]
 800b388:	2301      	movs	r3, #1
 800b38a:	81fb      	strh	r3, [r7, #14]
	do {
		uc = LD_WORD(dir + LfnOfs[s]);	/* Pick an LFN character from the entry */
 800b38c:	4a2b      	ldr	r2, [pc, #172]	; (800b43c <cmp_lfn+0xd8>)
 800b38e:	693b      	ldr	r3, [r7, #16]
 800b390:	4413      	add	r3, r2
 800b392:	781b      	ldrb	r3, [r3, #0]
 800b394:	3301      	adds	r3, #1
 800b396:	683a      	ldr	r2, [r7, #0]
 800b398:	4413      	add	r3, r2
 800b39a:	781b      	ldrb	r3, [r3, #0]
 800b39c:	021b      	lsls	r3, r3, #8
 800b39e:	b21a      	sxth	r2, r3
 800b3a0:	4926      	ldr	r1, [pc, #152]	; (800b43c <cmp_lfn+0xd8>)
 800b3a2:	693b      	ldr	r3, [r7, #16]
 800b3a4:	440b      	add	r3, r1
 800b3a6:	781b      	ldrb	r3, [r3, #0]
 800b3a8:	4619      	mov	r1, r3
 800b3aa:	683b      	ldr	r3, [r7, #0]
 800b3ac:	440b      	add	r3, r1
 800b3ae:	781b      	ldrb	r3, [r3, #0]
 800b3b0:	b21b      	sxth	r3, r3
 800b3b2:	4313      	orrs	r3, r2
 800b3b4:	b21b      	sxth	r3, r3
 800b3b6:	81bb      	strh	r3, [r7, #12]
		if (wc) {	/* Last character has not been processed */
 800b3b8:	89fb      	ldrh	r3, [r7, #14]
 800b3ba:	2b00      	cmp	r3, #0
 800b3bc:	d019      	beq.n	800b3f2 <cmp_lfn+0x8e>
			wc = ff_wtoupper(uc);		/* Convert it to upper case */
 800b3be:	89bb      	ldrh	r3, [r7, #12]
 800b3c0:	4618      	mov	r0, r3
 800b3c2:	f003 f869 	bl	800e498 <ff_wtoupper>
 800b3c6:	4603      	mov	r3, r0
 800b3c8:	81fb      	strh	r3, [r7, #14]
			if (i >= _MAX_LFN || wc != ff_wtoupper(lfnbuf[i++]))	/* Compare it */
 800b3ca:	697b      	ldr	r3, [r7, #20]
 800b3cc:	2bfe      	cmp	r3, #254	; 0xfe
 800b3ce:	d80e      	bhi.n	800b3ee <cmp_lfn+0x8a>
 800b3d0:	697b      	ldr	r3, [r7, #20]
 800b3d2:	1c5a      	adds	r2, r3, #1
 800b3d4:	617a      	str	r2, [r7, #20]
 800b3d6:	005b      	lsls	r3, r3, #1
 800b3d8:	687a      	ldr	r2, [r7, #4]
 800b3da:	4413      	add	r3, r2
 800b3dc:	881b      	ldrh	r3, [r3, #0]
 800b3de:	4618      	mov	r0, r3
 800b3e0:	f003 f85a 	bl	800e498 <ff_wtoupper>
 800b3e4:	4603      	mov	r3, r0
 800b3e6:	461a      	mov	r2, r3
 800b3e8:	89fb      	ldrh	r3, [r7, #14]
 800b3ea:	4293      	cmp	r3, r2
 800b3ec:	d008      	beq.n	800b400 <cmp_lfn+0x9c>
				return 0;				/* Not matched */
 800b3ee:	2300      	movs	r3, #0
 800b3f0:	e01f      	b.n	800b432 <cmp_lfn+0xce>
		} else {
			if (uc != 0xFFFF) return 0;	/* Check filler */
 800b3f2:	89bb      	ldrh	r3, [r7, #12]
 800b3f4:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800b3f8:	4293      	cmp	r3, r2
 800b3fa:	d001      	beq.n	800b400 <cmp_lfn+0x9c>
 800b3fc:	2300      	movs	r3, #0
 800b3fe:	e018      	b.n	800b432 <cmp_lfn+0xce>
		}
	} while (++s < 13);				/* Repeat until all characters in the entry are checked */
 800b400:	693b      	ldr	r3, [r7, #16]
 800b402:	3301      	adds	r3, #1
 800b404:	613b      	str	r3, [r7, #16]
 800b406:	693b      	ldr	r3, [r7, #16]
 800b408:	2b0c      	cmp	r3, #12
 800b40a:	d9bf      	bls.n	800b38c <cmp_lfn+0x28>

	if ((dir[LDIR_Ord] & LLEF) && wc && lfnbuf[i])	/* Last segment matched but different length */
 800b40c:	683b      	ldr	r3, [r7, #0]
 800b40e:	781b      	ldrb	r3, [r3, #0]
 800b410:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b414:	2b00      	cmp	r3, #0
 800b416:	d00b      	beq.n	800b430 <cmp_lfn+0xcc>
 800b418:	89fb      	ldrh	r3, [r7, #14]
 800b41a:	2b00      	cmp	r3, #0
 800b41c:	d008      	beq.n	800b430 <cmp_lfn+0xcc>
 800b41e:	697b      	ldr	r3, [r7, #20]
 800b420:	005b      	lsls	r3, r3, #1
 800b422:	687a      	ldr	r2, [r7, #4]
 800b424:	4413      	add	r3, r2
 800b426:	881b      	ldrh	r3, [r3, #0]
 800b428:	2b00      	cmp	r3, #0
 800b42a:	d001      	beq.n	800b430 <cmp_lfn+0xcc>
		return 0;
 800b42c:	2300      	movs	r3, #0
 800b42e:	e000      	b.n	800b432 <cmp_lfn+0xce>

	return 1;						/* The part of LFN matched */
 800b430:	2301      	movs	r3, #1
}
 800b432:	4618      	mov	r0, r3
 800b434:	3718      	adds	r7, #24
 800b436:	46bd      	mov	sp, r7
 800b438:	bd80      	pop	{r7, pc}
 800b43a:	bf00      	nop
 800b43c:	08012218 	.word	0x08012218

0800b440 <fit_lfn>:
	const WCHAR* lfnbuf,	/* Pointer to the LFN buffer */
	BYTE* dir,				/* Pointer to the directory entry */
	BYTE ord,				/* LFN order (1-20) */
	BYTE sum				/* SFN sum */
)
{
 800b440:	b480      	push	{r7}
 800b442:	b089      	sub	sp, #36	; 0x24
 800b444:	af00      	add	r7, sp, #0
 800b446:	60f8      	str	r0, [r7, #12]
 800b448:	60b9      	str	r1, [r7, #8]
 800b44a:	4611      	mov	r1, r2
 800b44c:	461a      	mov	r2, r3
 800b44e:	460b      	mov	r3, r1
 800b450:	71fb      	strb	r3, [r7, #7]
 800b452:	4613      	mov	r3, r2
 800b454:	71bb      	strb	r3, [r7, #6]
	UINT i, s;
	WCHAR wc;


	dir[LDIR_Chksum] = sum;			/* Set check sum */
 800b456:	68bb      	ldr	r3, [r7, #8]
 800b458:	330d      	adds	r3, #13
 800b45a:	79ba      	ldrb	r2, [r7, #6]
 800b45c:	701a      	strb	r2, [r3, #0]
	dir[LDIR_Attr] = AM_LFN;		/* Set attribute. LFN entry */
 800b45e:	68bb      	ldr	r3, [r7, #8]
 800b460:	330b      	adds	r3, #11
 800b462:	220f      	movs	r2, #15
 800b464:	701a      	strb	r2, [r3, #0]
	dir[LDIR_Type] = 0;
 800b466:	68bb      	ldr	r3, [r7, #8]
 800b468:	330c      	adds	r3, #12
 800b46a:	2200      	movs	r2, #0
 800b46c:	701a      	strb	r2, [r3, #0]
	ST_WORD(dir + LDIR_FstClusLO, 0);
 800b46e:	68bb      	ldr	r3, [r7, #8]
 800b470:	331a      	adds	r3, #26
 800b472:	2200      	movs	r2, #0
 800b474:	701a      	strb	r2, [r3, #0]
 800b476:	68bb      	ldr	r3, [r7, #8]
 800b478:	331b      	adds	r3, #27
 800b47a:	2200      	movs	r2, #0
 800b47c:	701a      	strb	r2, [r3, #0]

	i = (ord - 1) * 13;				/* Get offset in the LFN buffer */
 800b47e:	79fb      	ldrb	r3, [r7, #7]
 800b480:	1e5a      	subs	r2, r3, #1
 800b482:	4613      	mov	r3, r2
 800b484:	005b      	lsls	r3, r3, #1
 800b486:	4413      	add	r3, r2
 800b488:	009b      	lsls	r3, r3, #2
 800b48a:	4413      	add	r3, r2
 800b48c:	61fb      	str	r3, [r7, #28]
	s = wc = 0;
 800b48e:	2300      	movs	r3, #0
 800b490:	82fb      	strh	r3, [r7, #22]
 800b492:	2300      	movs	r3, #0
 800b494:	61bb      	str	r3, [r7, #24]
	do {
		if (wc != 0xFFFF) wc = lfnbuf[i++];	/* Get an effective character */
 800b496:	8afb      	ldrh	r3, [r7, #22]
 800b498:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800b49c:	4293      	cmp	r3, r2
 800b49e:	d007      	beq.n	800b4b0 <fit_lfn+0x70>
 800b4a0:	69fb      	ldr	r3, [r7, #28]
 800b4a2:	1c5a      	adds	r2, r3, #1
 800b4a4:	61fa      	str	r2, [r7, #28]
 800b4a6:	005b      	lsls	r3, r3, #1
 800b4a8:	68fa      	ldr	r2, [r7, #12]
 800b4aa:	4413      	add	r3, r2
 800b4ac:	881b      	ldrh	r3, [r3, #0]
 800b4ae:	82fb      	strh	r3, [r7, #22]
		ST_WORD(dir+LfnOfs[s], wc);	/* Put it */
 800b4b0:	4a1d      	ldr	r2, [pc, #116]	; (800b528 <fit_lfn+0xe8>)
 800b4b2:	69bb      	ldr	r3, [r7, #24]
 800b4b4:	4413      	add	r3, r2
 800b4b6:	781b      	ldrb	r3, [r3, #0]
 800b4b8:	461a      	mov	r2, r3
 800b4ba:	68bb      	ldr	r3, [r7, #8]
 800b4bc:	4413      	add	r3, r2
 800b4be:	8afa      	ldrh	r2, [r7, #22]
 800b4c0:	b2d2      	uxtb	r2, r2
 800b4c2:	701a      	strb	r2, [r3, #0]
 800b4c4:	8afb      	ldrh	r3, [r7, #22]
 800b4c6:	0a1b      	lsrs	r3, r3, #8
 800b4c8:	b299      	uxth	r1, r3
 800b4ca:	4a17      	ldr	r2, [pc, #92]	; (800b528 <fit_lfn+0xe8>)
 800b4cc:	69bb      	ldr	r3, [r7, #24]
 800b4ce:	4413      	add	r3, r2
 800b4d0:	781b      	ldrb	r3, [r3, #0]
 800b4d2:	3301      	adds	r3, #1
 800b4d4:	68ba      	ldr	r2, [r7, #8]
 800b4d6:	4413      	add	r3, r2
 800b4d8:	b2ca      	uxtb	r2, r1
 800b4da:	701a      	strb	r2, [r3, #0]
		if (!wc) wc = 0xFFFF;		/* Padding characters following last character */
 800b4dc:	8afb      	ldrh	r3, [r7, #22]
 800b4de:	2b00      	cmp	r3, #0
 800b4e0:	d102      	bne.n	800b4e8 <fit_lfn+0xa8>
 800b4e2:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800b4e6:	82fb      	strh	r3, [r7, #22]
	} while (++s < 13);
 800b4e8:	69bb      	ldr	r3, [r7, #24]
 800b4ea:	3301      	adds	r3, #1
 800b4ec:	61bb      	str	r3, [r7, #24]
 800b4ee:	69bb      	ldr	r3, [r7, #24]
 800b4f0:	2b0c      	cmp	r3, #12
 800b4f2:	d9d0      	bls.n	800b496 <fit_lfn+0x56>
	if (wc == 0xFFFF || !lfnbuf[i]) ord |= LLEF;	/* Bottom LFN part is the start of LFN sequence */
 800b4f4:	8afb      	ldrh	r3, [r7, #22]
 800b4f6:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800b4fa:	4293      	cmp	r3, r2
 800b4fc:	d006      	beq.n	800b50c <fit_lfn+0xcc>
 800b4fe:	69fb      	ldr	r3, [r7, #28]
 800b500:	005b      	lsls	r3, r3, #1
 800b502:	68fa      	ldr	r2, [r7, #12]
 800b504:	4413      	add	r3, r2
 800b506:	881b      	ldrh	r3, [r3, #0]
 800b508:	2b00      	cmp	r3, #0
 800b50a:	d103      	bne.n	800b514 <fit_lfn+0xd4>
 800b50c:	79fb      	ldrb	r3, [r7, #7]
 800b50e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b512:	71fb      	strb	r3, [r7, #7]
	dir[LDIR_Ord] = ord;			/* Set the LFN order */
 800b514:	68bb      	ldr	r3, [r7, #8]
 800b516:	79fa      	ldrb	r2, [r7, #7]
 800b518:	701a      	strb	r2, [r3, #0]
}
 800b51a:	bf00      	nop
 800b51c:	3724      	adds	r7, #36	; 0x24
 800b51e:	46bd      	mov	sp, r7
 800b520:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b524:	4770      	bx	lr
 800b526:	bf00      	nop
 800b528:	08012218 	.word	0x08012218

0800b52c <gen_numname>:
	BYTE* dst,			/* Pointer to the buffer to store numbered SFN */
	const BYTE* src,	/* Pointer to SFN */
	const WCHAR* lfn,	/* Pointer to LFN */
	UINT seq			/* Sequence number */
)
{
 800b52c:	b580      	push	{r7, lr}
 800b52e:	b08c      	sub	sp, #48	; 0x30
 800b530:	af00      	add	r7, sp, #0
 800b532:	60f8      	str	r0, [r7, #12]
 800b534:	60b9      	str	r1, [r7, #8]
 800b536:	607a      	str	r2, [r7, #4]
 800b538:	603b      	str	r3, [r7, #0]
	UINT i, j;
	WCHAR wc;
	DWORD sr;


	mem_cpy(dst, src, 11);
 800b53a:	220b      	movs	r2, #11
 800b53c:	68b9      	ldr	r1, [r7, #8]
 800b53e:	68f8      	ldr	r0, [r7, #12]
 800b540:	f7fe fca2 	bl	8009e88 <mem_cpy>

	if (seq > 5) {	/* On many collisions, generate a hash number instead of sequential number */
 800b544:	683b      	ldr	r3, [r7, #0]
 800b546:	2b05      	cmp	r3, #5
 800b548:	d92b      	bls.n	800b5a2 <gen_numname+0x76>
		sr = seq;
 800b54a:	683b      	ldr	r3, [r7, #0]
 800b54c:	61fb      	str	r3, [r7, #28]
		while (*lfn) {	/* Create a CRC */
 800b54e:	e022      	b.n	800b596 <gen_numname+0x6a>
			wc = *lfn++;
 800b550:	687b      	ldr	r3, [r7, #4]
 800b552:	1c9a      	adds	r2, r3, #2
 800b554:	607a      	str	r2, [r7, #4]
 800b556:	881b      	ldrh	r3, [r3, #0]
 800b558:	847b      	strh	r3, [r7, #34]	; 0x22
			for (i = 0; i < 16; i++) {
 800b55a:	2300      	movs	r3, #0
 800b55c:	62bb      	str	r3, [r7, #40]	; 0x28
 800b55e:	e017      	b.n	800b590 <gen_numname+0x64>
				sr = (sr << 1) + (wc & 1);
 800b560:	69fb      	ldr	r3, [r7, #28]
 800b562:	005a      	lsls	r2, r3, #1
 800b564:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800b566:	f003 0301 	and.w	r3, r3, #1
 800b56a:	4413      	add	r3, r2
 800b56c:	61fb      	str	r3, [r7, #28]
				wc >>= 1;
 800b56e:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800b570:	085b      	lsrs	r3, r3, #1
 800b572:	847b      	strh	r3, [r7, #34]	; 0x22
				if (sr & 0x10000) sr ^= 0x11021;
 800b574:	69fb      	ldr	r3, [r7, #28]
 800b576:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800b57a:	2b00      	cmp	r3, #0
 800b57c:	d005      	beq.n	800b58a <gen_numname+0x5e>
 800b57e:	69fb      	ldr	r3, [r7, #28]
 800b580:	f483 3388 	eor.w	r3, r3, #69632	; 0x11000
 800b584:	f083 0321 	eor.w	r3, r3, #33	; 0x21
 800b588:	61fb      	str	r3, [r7, #28]
			for (i = 0; i < 16; i++) {
 800b58a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b58c:	3301      	adds	r3, #1
 800b58e:	62bb      	str	r3, [r7, #40]	; 0x28
 800b590:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b592:	2b0f      	cmp	r3, #15
 800b594:	d9e4      	bls.n	800b560 <gen_numname+0x34>
		while (*lfn) {	/* Create a CRC */
 800b596:	687b      	ldr	r3, [r7, #4]
 800b598:	881b      	ldrh	r3, [r3, #0]
 800b59a:	2b00      	cmp	r3, #0
 800b59c:	d1d8      	bne.n	800b550 <gen_numname+0x24>
			}
		}
		seq = (UINT)sr;
 800b59e:	69fb      	ldr	r3, [r7, #28]
 800b5a0:	603b      	str	r3, [r7, #0]
	}

	/* itoa (hexdecimal) */
	i = 7;
 800b5a2:	2307      	movs	r3, #7
 800b5a4:	62bb      	str	r3, [r7, #40]	; 0x28
	do {
		c = (seq % 16) + '0';
 800b5a6:	683b      	ldr	r3, [r7, #0]
 800b5a8:	b2db      	uxtb	r3, r3
 800b5aa:	f003 030f 	and.w	r3, r3, #15
 800b5ae:	b2db      	uxtb	r3, r3
 800b5b0:	3330      	adds	r3, #48	; 0x30
 800b5b2:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		if (c > '9') c += 7;
 800b5b6:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800b5ba:	2b39      	cmp	r3, #57	; 0x39
 800b5bc:	d904      	bls.n	800b5c8 <gen_numname+0x9c>
 800b5be:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800b5c2:	3307      	adds	r3, #7
 800b5c4:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		ns[i--] = c;
 800b5c8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b5ca:	1e5a      	subs	r2, r3, #1
 800b5cc:	62ba      	str	r2, [r7, #40]	; 0x28
 800b5ce:	f107 0230 	add.w	r2, r7, #48	; 0x30
 800b5d2:	4413      	add	r3, r2
 800b5d4:	f897 202f 	ldrb.w	r2, [r7, #47]	; 0x2f
 800b5d8:	f803 2c1c 	strb.w	r2, [r3, #-28]
		seq /= 16;
 800b5dc:	683b      	ldr	r3, [r7, #0]
 800b5de:	091b      	lsrs	r3, r3, #4
 800b5e0:	603b      	str	r3, [r7, #0]
	} while (seq);
 800b5e2:	683b      	ldr	r3, [r7, #0]
 800b5e4:	2b00      	cmp	r3, #0
 800b5e6:	d1de      	bne.n	800b5a6 <gen_numname+0x7a>
	ns[i] = '~';
 800b5e8:	f107 0214 	add.w	r2, r7, #20
 800b5ec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b5ee:	4413      	add	r3, r2
 800b5f0:	227e      	movs	r2, #126	; 0x7e
 800b5f2:	701a      	strb	r2, [r3, #0]

	/* Append the number */
	for (j = 0; j < i && dst[j] != ' '; j++) {
 800b5f4:	2300      	movs	r3, #0
 800b5f6:	627b      	str	r3, [r7, #36]	; 0x24
 800b5f8:	e002      	b.n	800b600 <gen_numname+0xd4>
 800b5fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b5fc:	3301      	adds	r3, #1
 800b5fe:	627b      	str	r3, [r7, #36]	; 0x24
 800b600:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800b602:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b604:	429a      	cmp	r2, r3
 800b606:	d205      	bcs.n	800b614 <gen_numname+0xe8>
 800b608:	68fa      	ldr	r2, [r7, #12]
 800b60a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b60c:	4413      	add	r3, r2
 800b60e:	781b      	ldrb	r3, [r3, #0]
 800b610:	2b20      	cmp	r3, #32
 800b612:	d1f2      	bne.n	800b5fa <gen_numname+0xce>
			if (j == i - 1) break;
			j++;
		}
	}
	do {
		dst[j++] = (i < 8) ? ns[i++] : ' ';
 800b614:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b616:	2b07      	cmp	r3, #7
 800b618:	d808      	bhi.n	800b62c <gen_numname+0x100>
 800b61a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b61c:	1c5a      	adds	r2, r3, #1
 800b61e:	62ba      	str	r2, [r7, #40]	; 0x28
 800b620:	f107 0230 	add.w	r2, r7, #48	; 0x30
 800b624:	4413      	add	r3, r2
 800b626:	f813 1c1c 	ldrb.w	r1, [r3, #-28]
 800b62a:	e000      	b.n	800b62e <gen_numname+0x102>
 800b62c:	2120      	movs	r1, #32
 800b62e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b630:	1c5a      	adds	r2, r3, #1
 800b632:	627a      	str	r2, [r7, #36]	; 0x24
 800b634:	68fa      	ldr	r2, [r7, #12]
 800b636:	4413      	add	r3, r2
 800b638:	460a      	mov	r2, r1
 800b63a:	701a      	strb	r2, [r3, #0]
	} while (j < 8);
 800b63c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b63e:	2b07      	cmp	r3, #7
 800b640:	d9e8      	bls.n	800b614 <gen_numname+0xe8>
}
 800b642:	bf00      	nop
 800b644:	bf00      	nop
 800b646:	3730      	adds	r7, #48	; 0x30
 800b648:	46bd      	mov	sp, r7
 800b64a:	bd80      	pop	{r7, pc}

0800b64c <sum_sfn>:
#if _USE_LFN
static
BYTE sum_sfn (
	const BYTE* dir		/* Pointer to the SFN entry */
)
{
 800b64c:	b480      	push	{r7}
 800b64e:	b085      	sub	sp, #20
 800b650:	af00      	add	r7, sp, #0
 800b652:	6078      	str	r0, [r7, #4]
	BYTE sum = 0;
 800b654:	2300      	movs	r3, #0
 800b656:	73fb      	strb	r3, [r7, #15]
	UINT n = 11;
 800b658:	230b      	movs	r3, #11
 800b65a:	60bb      	str	r3, [r7, #8]

	do sum = (sum >> 1) + (sum << 7) + *dir++; while (--n);
 800b65c:	7bfb      	ldrb	r3, [r7, #15]
 800b65e:	b2da      	uxtb	r2, r3
 800b660:	0852      	lsrs	r2, r2, #1
 800b662:	01db      	lsls	r3, r3, #7
 800b664:	4313      	orrs	r3, r2
 800b666:	b2da      	uxtb	r2, r3
 800b668:	687b      	ldr	r3, [r7, #4]
 800b66a:	1c59      	adds	r1, r3, #1
 800b66c:	6079      	str	r1, [r7, #4]
 800b66e:	781b      	ldrb	r3, [r3, #0]
 800b670:	4413      	add	r3, r2
 800b672:	73fb      	strb	r3, [r7, #15]
 800b674:	68bb      	ldr	r3, [r7, #8]
 800b676:	3b01      	subs	r3, #1
 800b678:	60bb      	str	r3, [r7, #8]
 800b67a:	68bb      	ldr	r3, [r7, #8]
 800b67c:	2b00      	cmp	r3, #0
 800b67e:	d1ed      	bne.n	800b65c <sum_sfn+0x10>
	return sum;
 800b680:	7bfb      	ldrb	r3, [r7, #15]
}
 800b682:	4618      	mov	r0, r3
 800b684:	3714      	adds	r7, #20
 800b686:	46bd      	mov	sp, r7
 800b688:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b68c:	4770      	bx	lr

0800b68e <dir_find>:

static
FRESULT dir_find (
	DIR* dp			/* Pointer to the directory object linked to the file name */
)
{
 800b68e:	b580      	push	{r7, lr}
 800b690:	b086      	sub	sp, #24
 800b692:	af00      	add	r7, sp, #0
 800b694:	6078      	str	r0, [r7, #4]
	BYTE c, *dir;
#if _USE_LFN
	BYTE a, ord, sum;
#endif

	res = dir_sdi(dp, 0);			/* Rewind directory object */
 800b696:	2100      	movs	r1, #0
 800b698:	6878      	ldr	r0, [r7, #4]
 800b69a:	f7ff fb7e 	bl	800ad9a <dir_sdi>
 800b69e:	4603      	mov	r3, r0
 800b6a0:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) return res;
 800b6a2:	7dfb      	ldrb	r3, [r7, #23]
 800b6a4:	2b00      	cmp	r3, #0
 800b6a6:	d001      	beq.n	800b6ac <dir_find+0x1e>
 800b6a8:	7dfb      	ldrb	r3, [r7, #23]
 800b6aa:	e0c1      	b.n	800b830 <dir_find+0x1a2>

#if _USE_LFN
	ord = sum = 0xFF; dp->lfn_idx = 0xFFFF;	/* Reset LFN sequence */
 800b6ac:	23ff      	movs	r3, #255	; 0xff
 800b6ae:	753b      	strb	r3, [r7, #20]
 800b6b0:	7d3b      	ldrb	r3, [r7, #20]
 800b6b2:	757b      	strb	r3, [r7, #21]
 800b6b4:	687b      	ldr	r3, [r7, #4]
 800b6b6:	f503 5381 	add.w	r3, r3, #4128	; 0x1020
 800b6ba:	3304      	adds	r3, #4
 800b6bc:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800b6c0:	801a      	strh	r2, [r3, #0]
#endif
	do {
		res = move_window(dp->fs, dp->sect);
 800b6c2:	687b      	ldr	r3, [r7, #4]
 800b6c4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800b6c8:	681a      	ldr	r2, [r3, #0]
 800b6ca:	687b      	ldr	r3, [r7, #4]
 800b6cc:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800b6d0:	3310      	adds	r3, #16
 800b6d2:	681b      	ldr	r3, [r3, #0]
 800b6d4:	4619      	mov	r1, r3
 800b6d6:	4610      	mov	r0, r2
 800b6d8:	f7fe fe72 	bl	800a3c0 <move_window>
 800b6dc:	4603      	mov	r3, r0
 800b6de:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 800b6e0:	7dfb      	ldrb	r3, [r7, #23]
 800b6e2:	2b00      	cmp	r3, #0
 800b6e4:	f040 809e 	bne.w	800b824 <dir_find+0x196>
		dir = dp->dir;					/* Ptr to the directory entry of current index */
 800b6e8:	687b      	ldr	r3, [r7, #4]
 800b6ea:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800b6ee:	3314      	adds	r3, #20
 800b6f0:	681b      	ldr	r3, [r3, #0]
 800b6f2:	613b      	str	r3, [r7, #16]
		c = dir[DIR_Name];
 800b6f4:	693b      	ldr	r3, [r7, #16]
 800b6f6:	781b      	ldrb	r3, [r3, #0]
 800b6f8:	75bb      	strb	r3, [r7, #22]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 800b6fa:	7dbb      	ldrb	r3, [r7, #22]
 800b6fc:	2b00      	cmp	r3, #0
 800b6fe:	d102      	bne.n	800b706 <dir_find+0x78>
 800b700:	2304      	movs	r3, #4
 800b702:	75fb      	strb	r3, [r7, #23]
 800b704:	e093      	b.n	800b82e <dir_find+0x1a0>
#if _USE_LFN	/* LFN configuration */
		a = dir[DIR_Attr] & AM_MASK;
 800b706:	693b      	ldr	r3, [r7, #16]
 800b708:	330b      	adds	r3, #11
 800b70a:	781b      	ldrb	r3, [r3, #0]
 800b70c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800b710:	73fb      	strb	r3, [r7, #15]
		if (c == DDEM || ((a & AM_VOL) && a != AM_LFN)) {	/* An entry without valid data */
 800b712:	7dbb      	ldrb	r3, [r7, #22]
 800b714:	2be5      	cmp	r3, #229	; 0xe5
 800b716:	d007      	beq.n	800b728 <dir_find+0x9a>
 800b718:	7bfb      	ldrb	r3, [r7, #15]
 800b71a:	f003 0308 	and.w	r3, r3, #8
 800b71e:	2b00      	cmp	r3, #0
 800b720:	d00c      	beq.n	800b73c <dir_find+0xae>
 800b722:	7bfb      	ldrb	r3, [r7, #15]
 800b724:	2b0f      	cmp	r3, #15
 800b726:	d009      	beq.n	800b73c <dir_find+0xae>
			ord = 0xFF; dp->lfn_idx = 0xFFFF;	/* Reset LFN sequence */
 800b728:	23ff      	movs	r3, #255	; 0xff
 800b72a:	757b      	strb	r3, [r7, #21]
 800b72c:	687b      	ldr	r3, [r7, #4]
 800b72e:	f503 5381 	add.w	r3, r3, #4128	; 0x1020
 800b732:	3304      	adds	r3, #4
 800b734:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800b738:	801a      	strh	r2, [r3, #0]
 800b73a:	e068      	b.n	800b80e <dir_find+0x180>
		} else {
			if (a == AM_LFN) {			/* An LFN entry is found */
 800b73c:	7bfb      	ldrb	r3, [r7, #15]
 800b73e:	2b0f      	cmp	r3, #15
 800b740:	d139      	bne.n	800b7b6 <dir_find+0x128>
				if (dp->lfn) {
 800b742:	687b      	ldr	r3, [r7, #4]
 800b744:	f503 5381 	add.w	r3, r3, #4128	; 0x1020
 800b748:	681b      	ldr	r3, [r3, #0]
 800b74a:	2b00      	cmp	r3, #0
 800b74c:	d05f      	beq.n	800b80e <dir_find+0x180>
					if (c & LLEF) {		/* Is it start of LFN sequence? */
 800b74e:	7dbb      	ldrb	r3, [r7, #22]
 800b750:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b754:	2b00      	cmp	r3, #0
 800b756:	d012      	beq.n	800b77e <dir_find+0xf0>
						sum = dir[LDIR_Chksum];
 800b758:	693b      	ldr	r3, [r7, #16]
 800b75a:	7b5b      	ldrb	r3, [r3, #13]
 800b75c:	753b      	strb	r3, [r7, #20]
						c &= ~LLEF; ord = c;	/* LFN start order */
 800b75e:	7dbb      	ldrb	r3, [r7, #22]
 800b760:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800b764:	75bb      	strb	r3, [r7, #22]
 800b766:	7dbb      	ldrb	r3, [r7, #22]
 800b768:	757b      	strb	r3, [r7, #21]
						dp->lfn_idx = dp->index;	/* Start index of LFN */
 800b76a:	687b      	ldr	r3, [r7, #4]
 800b76c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800b770:	3306      	adds	r3, #6
 800b772:	881a      	ldrh	r2, [r3, #0]
 800b774:	687b      	ldr	r3, [r7, #4]
 800b776:	f503 5381 	add.w	r3, r3, #4128	; 0x1020
 800b77a:	3304      	adds	r3, #4
 800b77c:	801a      	strh	r2, [r3, #0]
					}
					/* Check validity of the LFN entry and compare it with given name */
					ord = (c == ord && sum == dir[LDIR_Chksum] && cmp_lfn(dp->lfn, dir)) ? ord - 1 : 0xFF;
 800b77e:	7dba      	ldrb	r2, [r7, #22]
 800b780:	7d7b      	ldrb	r3, [r7, #21]
 800b782:	429a      	cmp	r2, r3
 800b784:	d114      	bne.n	800b7b0 <dir_find+0x122>
 800b786:	693b      	ldr	r3, [r7, #16]
 800b788:	330d      	adds	r3, #13
 800b78a:	781b      	ldrb	r3, [r3, #0]
 800b78c:	7d3a      	ldrb	r2, [r7, #20]
 800b78e:	429a      	cmp	r2, r3
 800b790:	d10e      	bne.n	800b7b0 <dir_find+0x122>
 800b792:	687b      	ldr	r3, [r7, #4]
 800b794:	f503 5381 	add.w	r3, r3, #4128	; 0x1020
 800b798:	681b      	ldr	r3, [r3, #0]
 800b79a:	6939      	ldr	r1, [r7, #16]
 800b79c:	4618      	mov	r0, r3
 800b79e:	f7ff fde1 	bl	800b364 <cmp_lfn>
 800b7a2:	4603      	mov	r3, r0
 800b7a4:	2b00      	cmp	r3, #0
 800b7a6:	d003      	beq.n	800b7b0 <dir_find+0x122>
 800b7a8:	7d7b      	ldrb	r3, [r7, #21]
 800b7aa:	3b01      	subs	r3, #1
 800b7ac:	b2db      	uxtb	r3, r3
 800b7ae:	e000      	b.n	800b7b2 <dir_find+0x124>
 800b7b0:	23ff      	movs	r3, #255	; 0xff
 800b7b2:	757b      	strb	r3, [r7, #21]
 800b7b4:	e02b      	b.n	800b80e <dir_find+0x180>
				}
			} else {					/* An SFN entry is found */
				if (!ord && sum == sum_sfn(dir)) break;	/* LFN matched? */
 800b7b6:	7d7b      	ldrb	r3, [r7, #21]
 800b7b8:	2b00      	cmp	r3, #0
 800b7ba:	d107      	bne.n	800b7cc <dir_find+0x13e>
 800b7bc:	6938      	ldr	r0, [r7, #16]
 800b7be:	f7ff ff45 	bl	800b64c <sum_sfn>
 800b7c2:	4603      	mov	r3, r0
 800b7c4:	461a      	mov	r2, r3
 800b7c6:	7d3b      	ldrb	r3, [r7, #20]
 800b7c8:	4293      	cmp	r3, r2
 800b7ca:	d02d      	beq.n	800b828 <dir_find+0x19a>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dir, dp->fn, 11)) break;	/* SFN matched? */
 800b7cc:	687b      	ldr	r3, [r7, #4]
 800b7ce:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800b7d2:	3318      	adds	r3, #24
 800b7d4:	681b      	ldr	r3, [r3, #0]
 800b7d6:	330b      	adds	r3, #11
 800b7d8:	781b      	ldrb	r3, [r3, #0]
 800b7da:	f003 0301 	and.w	r3, r3, #1
 800b7de:	2b00      	cmp	r3, #0
 800b7e0:	d10c      	bne.n	800b7fc <dir_find+0x16e>
 800b7e2:	687b      	ldr	r3, [r7, #4]
 800b7e4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800b7e8:	3318      	adds	r3, #24
 800b7ea:	681b      	ldr	r3, [r3, #0]
 800b7ec:	220b      	movs	r2, #11
 800b7ee:	4619      	mov	r1, r3
 800b7f0:	6938      	ldr	r0, [r7, #16]
 800b7f2:	f7fe fb83 	bl	8009efc <mem_cmp>
 800b7f6:	4603      	mov	r3, r0
 800b7f8:	2b00      	cmp	r3, #0
 800b7fa:	d017      	beq.n	800b82c <dir_find+0x19e>
				ord = 0xFF; dp->lfn_idx = 0xFFFF;	/* Reset LFN sequence */
 800b7fc:	23ff      	movs	r3, #255	; 0xff
 800b7fe:	757b      	strb	r3, [r7, #21]
 800b800:	687b      	ldr	r3, [r7, #4]
 800b802:	f503 5381 	add.w	r3, r3, #4128	; 0x1020
 800b806:	3304      	adds	r3, #4
 800b808:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800b80c:	801a      	strh	r2, [r3, #0]
		}
#else		/* Non LFN configuration */
		if (!(dir[DIR_Attr] & AM_VOL) && !mem_cmp(dir, dp->fn, 11)) /* Is it a valid entry? */
			break;
#endif
		res = dir_next(dp, 0);		/* Next entry */
 800b80e:	2100      	movs	r1, #0
 800b810:	6878      	ldr	r0, [r7, #4]
 800b812:	f7ff fb9d 	bl	800af50 <dir_next>
 800b816:	4603      	mov	r3, r0
 800b818:	75fb      	strb	r3, [r7, #23]
	} while (res == FR_OK);
 800b81a:	7dfb      	ldrb	r3, [r7, #23]
 800b81c:	2b00      	cmp	r3, #0
 800b81e:	f43f af50 	beq.w	800b6c2 <dir_find+0x34>
 800b822:	e004      	b.n	800b82e <dir_find+0x1a0>
		if (res != FR_OK) break;
 800b824:	bf00      	nop
 800b826:	e002      	b.n	800b82e <dir_find+0x1a0>
				if (!ord && sum == sum_sfn(dir)) break;	/* LFN matched? */
 800b828:	bf00      	nop
 800b82a:	e000      	b.n	800b82e <dir_find+0x1a0>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dir, dp->fn, 11)) break;	/* SFN matched? */
 800b82c:	bf00      	nop

	return res;
 800b82e:	7dfb      	ldrb	r3, [r7, #23]
}
 800b830:	4618      	mov	r0, r3
 800b832:	3718      	adds	r7, #24
 800b834:	46bd      	mov	sp, r7
 800b836:	bd80      	pop	{r7, pc}

0800b838 <dir_register>:
#if !_FS_READONLY
static
FRESULT dir_register (	/* FR_OK:Successful, FR_DENIED:No free entry or too many SFN collision, FR_DISK_ERR:Disk error */
	DIR* dp				/* Target directory with object name to be created */
)
{
 800b838:	b580      	push	{r7, lr}
 800b83a:	b08c      	sub	sp, #48	; 0x30
 800b83c:	af00      	add	r7, sp, #0
 800b83e:	6078      	str	r0, [r7, #4]
	UINT n, nent;
	BYTE sn[12], *fn, sum;
	WCHAR *lfn;


	fn = dp->fn; lfn = dp->lfn;
 800b840:	687b      	ldr	r3, [r7, #4]
 800b842:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800b846:	3318      	adds	r3, #24
 800b848:	681b      	ldr	r3, [r3, #0]
 800b84a:	623b      	str	r3, [r7, #32]
 800b84c:	687b      	ldr	r3, [r7, #4]
 800b84e:	f503 5381 	add.w	r3, r3, #4128	; 0x1020
 800b852:	681b      	ldr	r3, [r3, #0]
 800b854:	61fb      	str	r3, [r7, #28]
	mem_cpy(sn, fn, 12);
 800b856:	f107 030c 	add.w	r3, r7, #12
 800b85a:	220c      	movs	r2, #12
 800b85c:	6a39      	ldr	r1, [r7, #32]
 800b85e:	4618      	mov	r0, r3
 800b860:	f7fe fb12 	bl	8009e88 <mem_cpy>

	if (_FS_RPATH && (sn[NSFLAG] & NS_DOT))		/* Cannot create dot entry */
		return FR_INVALID_NAME;

	if (sn[NSFLAG] & NS_LOSS) {			/* When LFN is out of 8.3 format, generate a numbered name */
 800b864:	7dfb      	ldrb	r3, [r7, #23]
 800b866:	f003 0301 	and.w	r3, r3, #1
 800b86a:	2b00      	cmp	r3, #0
 800b86c:	d039      	beq.n	800b8e2 <dir_register+0xaa>
		fn[NSFLAG] = 0; dp->lfn = 0;			/* Find only SFN */
 800b86e:	6a3b      	ldr	r3, [r7, #32]
 800b870:	330b      	adds	r3, #11
 800b872:	2200      	movs	r2, #0
 800b874:	701a      	strb	r2, [r3, #0]
 800b876:	687b      	ldr	r3, [r7, #4]
 800b878:	f503 5381 	add.w	r3, r3, #4128	; 0x1020
 800b87c:	2200      	movs	r2, #0
 800b87e:	601a      	str	r2, [r3, #0]
		for (n = 1; n < 100; n++) {
 800b880:	2301      	movs	r3, #1
 800b882:	62bb      	str	r3, [r7, #40]	; 0x28
 800b884:	e013      	b.n	800b8ae <dir_register+0x76>
			gen_numname(fn, sn, lfn, n);	/* Generate a numbered name */
 800b886:	f107 010c 	add.w	r1, r7, #12
 800b88a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b88c:	69fa      	ldr	r2, [r7, #28]
 800b88e:	6a38      	ldr	r0, [r7, #32]
 800b890:	f7ff fe4c 	bl	800b52c <gen_numname>
			res = dir_find(dp);				/* Check if the name collides with existing SFN */
 800b894:	6878      	ldr	r0, [r7, #4]
 800b896:	f7ff fefa 	bl	800b68e <dir_find>
 800b89a:	4603      	mov	r3, r0
 800b89c:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			if (res != FR_OK) break;
 800b8a0:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800b8a4:	2b00      	cmp	r3, #0
 800b8a6:	d106      	bne.n	800b8b6 <dir_register+0x7e>
		for (n = 1; n < 100; n++) {
 800b8a8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b8aa:	3301      	adds	r3, #1
 800b8ac:	62bb      	str	r3, [r7, #40]	; 0x28
 800b8ae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b8b0:	2b63      	cmp	r3, #99	; 0x63
 800b8b2:	d9e8      	bls.n	800b886 <dir_register+0x4e>
 800b8b4:	e000      	b.n	800b8b8 <dir_register+0x80>
			if (res != FR_OK) break;
 800b8b6:	bf00      	nop
		}
		if (n == 100) return FR_DENIED;		/* Abort if too many collisions */
 800b8b8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b8ba:	2b64      	cmp	r3, #100	; 0x64
 800b8bc:	d101      	bne.n	800b8c2 <dir_register+0x8a>
 800b8be:	2307      	movs	r3, #7
 800b8c0:	e0e3      	b.n	800ba8a <dir_register+0x252>
		if (res != FR_NO_FILE) return res;	/* Abort if the result is other than 'not collided' */
 800b8c2:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800b8c6:	2b04      	cmp	r3, #4
 800b8c8:	d002      	beq.n	800b8d0 <dir_register+0x98>
 800b8ca:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800b8ce:	e0dc      	b.n	800ba8a <dir_register+0x252>
		fn[NSFLAG] = sn[NSFLAG]; dp->lfn = lfn;
 800b8d0:	6a3b      	ldr	r3, [r7, #32]
 800b8d2:	330b      	adds	r3, #11
 800b8d4:	7dfa      	ldrb	r2, [r7, #23]
 800b8d6:	701a      	strb	r2, [r3, #0]
 800b8d8:	687b      	ldr	r3, [r7, #4]
 800b8da:	f503 5381 	add.w	r3, r3, #4128	; 0x1020
 800b8de:	69fa      	ldr	r2, [r7, #28]
 800b8e0:	601a      	str	r2, [r3, #0]
	}

	if (sn[NSFLAG] & NS_LFN) {			/* When LFN is to be created, allocate entries for an SFN + LFNs. */
 800b8e2:	7dfb      	ldrb	r3, [r7, #23]
 800b8e4:	f003 0302 	and.w	r3, r3, #2
 800b8e8:	2b00      	cmp	r3, #0
 800b8ea:	d014      	beq.n	800b916 <dir_register+0xde>
		for (n = 0; lfn[n]; n++) ;
 800b8ec:	2300      	movs	r3, #0
 800b8ee:	62bb      	str	r3, [r7, #40]	; 0x28
 800b8f0:	e002      	b.n	800b8f8 <dir_register+0xc0>
 800b8f2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b8f4:	3301      	adds	r3, #1
 800b8f6:	62bb      	str	r3, [r7, #40]	; 0x28
 800b8f8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b8fa:	005b      	lsls	r3, r3, #1
 800b8fc:	69fa      	ldr	r2, [r7, #28]
 800b8fe:	4413      	add	r3, r2
 800b900:	881b      	ldrh	r3, [r3, #0]
 800b902:	2b00      	cmp	r3, #0
 800b904:	d1f5      	bne.n	800b8f2 <dir_register+0xba>
		nent = (n + 25) / 13;
 800b906:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b908:	3319      	adds	r3, #25
 800b90a:	4a62      	ldr	r2, [pc, #392]	; (800ba94 <dir_register+0x25c>)
 800b90c:	fba2 2303 	umull	r2, r3, r2, r3
 800b910:	089b      	lsrs	r3, r3, #2
 800b912:	627b      	str	r3, [r7, #36]	; 0x24
 800b914:	e001      	b.n	800b91a <dir_register+0xe2>
	} else {						/* Otherwise allocate an entry for an SFN  */
		nent = 1;
 800b916:	2301      	movs	r3, #1
 800b918:	627b      	str	r3, [r7, #36]	; 0x24
	}
	res = dir_alloc(dp, nent);		/* Allocate entries */
 800b91a:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800b91c:	6878      	ldr	r0, [r7, #4]
 800b91e:	f7ff fc79 	bl	800b214 <dir_alloc>
 800b922:	4603      	mov	r3, r0
 800b924:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

	if (res == FR_OK && --nent) {	/* Set LFN entry if needed */
 800b928:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800b92c:	2b00      	cmp	r3, #0
 800b92e:	d160      	bne.n	800b9f2 <dir_register+0x1ba>
 800b930:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b932:	3b01      	subs	r3, #1
 800b934:	627b      	str	r3, [r7, #36]	; 0x24
 800b936:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b938:	2b00      	cmp	r3, #0
 800b93a:	d05a      	beq.n	800b9f2 <dir_register+0x1ba>
		res = dir_sdi(dp, dp->index - nent);
 800b93c:	687b      	ldr	r3, [r7, #4]
 800b93e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800b942:	3306      	adds	r3, #6
 800b944:	881b      	ldrh	r3, [r3, #0]
 800b946:	461a      	mov	r2, r3
 800b948:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b94a:	1ad3      	subs	r3, r2, r3
 800b94c:	4619      	mov	r1, r3
 800b94e:	6878      	ldr	r0, [r7, #4]
 800b950:	f7ff fa23 	bl	800ad9a <dir_sdi>
 800b954:	4603      	mov	r3, r0
 800b956:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		if (res == FR_OK) {
 800b95a:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800b95e:	2b00      	cmp	r3, #0
 800b960:	d147      	bne.n	800b9f2 <dir_register+0x1ba>
			sum = sum_sfn(dp->fn);	/* Sum value of the SFN tied to the LFN */
 800b962:	687b      	ldr	r3, [r7, #4]
 800b964:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800b968:	3318      	adds	r3, #24
 800b96a:	681b      	ldr	r3, [r3, #0]
 800b96c:	4618      	mov	r0, r3
 800b96e:	f7ff fe6d 	bl	800b64c <sum_sfn>
 800b972:	4603      	mov	r3, r0
 800b974:	76fb      	strb	r3, [r7, #27]
			do {					/* Store LFN entries in bottom first */
				res = move_window(dp->fs, dp->sect);
 800b976:	687b      	ldr	r3, [r7, #4]
 800b978:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800b97c:	681a      	ldr	r2, [r3, #0]
 800b97e:	687b      	ldr	r3, [r7, #4]
 800b980:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800b984:	3310      	adds	r3, #16
 800b986:	681b      	ldr	r3, [r3, #0]
 800b988:	4619      	mov	r1, r3
 800b98a:	4610      	mov	r0, r2
 800b98c:	f7fe fd18 	bl	800a3c0 <move_window>
 800b990:	4603      	mov	r3, r0
 800b992:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
				if (res != FR_OK) break;
 800b996:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800b99a:	2b00      	cmp	r3, #0
 800b99c:	d128      	bne.n	800b9f0 <dir_register+0x1b8>
				fit_lfn(dp->lfn, dp->dir, (BYTE)nent, sum);
 800b99e:	687b      	ldr	r3, [r7, #4]
 800b9a0:	f503 5381 	add.w	r3, r3, #4128	; 0x1020
 800b9a4:	6818      	ldr	r0, [r3, #0]
 800b9a6:	687b      	ldr	r3, [r7, #4]
 800b9a8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800b9ac:	3314      	adds	r3, #20
 800b9ae:	6819      	ldr	r1, [r3, #0]
 800b9b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b9b2:	b2da      	uxtb	r2, r3
 800b9b4:	7efb      	ldrb	r3, [r7, #27]
 800b9b6:	f7ff fd43 	bl	800b440 <fit_lfn>
				dp->fs->wflag = 1;
 800b9ba:	687b      	ldr	r3, [r7, #4]
 800b9bc:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800b9c0:	681b      	ldr	r3, [r3, #0]
 800b9c2:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800b9c6:	3304      	adds	r3, #4
 800b9c8:	2201      	movs	r2, #1
 800b9ca:	701a      	strb	r2, [r3, #0]
				res = dir_next(dp, 0);	/* Next entry */
 800b9cc:	2100      	movs	r1, #0
 800b9ce:	6878      	ldr	r0, [r7, #4]
 800b9d0:	f7ff fabe 	bl	800af50 <dir_next>
 800b9d4:	4603      	mov	r3, r0
 800b9d6:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			} while (res == FR_OK && --nent);
 800b9da:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800b9de:	2b00      	cmp	r3, #0
 800b9e0:	d107      	bne.n	800b9f2 <dir_register+0x1ba>
 800b9e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b9e4:	3b01      	subs	r3, #1
 800b9e6:	627b      	str	r3, [r7, #36]	; 0x24
 800b9e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b9ea:	2b00      	cmp	r3, #0
 800b9ec:	d1c3      	bne.n	800b976 <dir_register+0x13e>
 800b9ee:	e000      	b.n	800b9f2 <dir_register+0x1ba>
				if (res != FR_OK) break;
 800b9f0:	bf00      	nop
	}
#else	/* Non LFN configuration */
	res = dir_alloc(dp, 1);		/* Allocate an entry for SFN */
#endif

	if (res == FR_OK) {				/* Set SFN entry */
 800b9f2:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800b9f6:	2b00      	cmp	r3, #0
 800b9f8:	d145      	bne.n	800ba86 <dir_register+0x24e>
		res = move_window(dp->fs, dp->sect);
 800b9fa:	687b      	ldr	r3, [r7, #4]
 800b9fc:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800ba00:	681a      	ldr	r2, [r3, #0]
 800ba02:	687b      	ldr	r3, [r7, #4]
 800ba04:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800ba08:	3310      	adds	r3, #16
 800ba0a:	681b      	ldr	r3, [r3, #0]
 800ba0c:	4619      	mov	r1, r3
 800ba0e:	4610      	mov	r0, r2
 800ba10:	f7fe fcd6 	bl	800a3c0 <move_window>
 800ba14:	4603      	mov	r3, r0
 800ba16:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		if (res == FR_OK) {
 800ba1a:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800ba1e:	2b00      	cmp	r3, #0
 800ba20:	d131      	bne.n	800ba86 <dir_register+0x24e>
			mem_set(dp->dir, 0, SZ_DIRE);	/* Clean the entry */
 800ba22:	687b      	ldr	r3, [r7, #4]
 800ba24:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800ba28:	3314      	adds	r3, #20
 800ba2a:	681b      	ldr	r3, [r3, #0]
 800ba2c:	2220      	movs	r2, #32
 800ba2e:	2100      	movs	r1, #0
 800ba30:	4618      	mov	r0, r3
 800ba32:	f7fe fa48 	bl	8009ec6 <mem_set>
			mem_cpy(dp->dir, dp->fn, 11);	/* Put SFN */
 800ba36:	687b      	ldr	r3, [r7, #4]
 800ba38:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800ba3c:	3314      	adds	r3, #20
 800ba3e:	6818      	ldr	r0, [r3, #0]
 800ba40:	687b      	ldr	r3, [r7, #4]
 800ba42:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800ba46:	3318      	adds	r3, #24
 800ba48:	681b      	ldr	r3, [r3, #0]
 800ba4a:	220b      	movs	r2, #11
 800ba4c:	4619      	mov	r1, r3
 800ba4e:	f7fe fa1b 	bl	8009e88 <mem_cpy>
#if _USE_LFN
			dp->dir[DIR_NTres] = dp->fn[NSFLAG] & (NS_BODY | NS_EXT);	/* Put NT flag */
 800ba52:	687b      	ldr	r3, [r7, #4]
 800ba54:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800ba58:	3318      	adds	r3, #24
 800ba5a:	681b      	ldr	r3, [r3, #0]
 800ba5c:	330b      	adds	r3, #11
 800ba5e:	781a      	ldrb	r2, [r3, #0]
 800ba60:	687b      	ldr	r3, [r7, #4]
 800ba62:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800ba66:	3314      	adds	r3, #20
 800ba68:	681b      	ldr	r3, [r3, #0]
 800ba6a:	330c      	adds	r3, #12
 800ba6c:	f002 0218 	and.w	r2, r2, #24
 800ba70:	b2d2      	uxtb	r2, r2
 800ba72:	701a      	strb	r2, [r3, #0]
#endif
			dp->fs->wflag = 1;
 800ba74:	687b      	ldr	r3, [r7, #4]
 800ba76:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800ba7a:	681b      	ldr	r3, [r3, #0]
 800ba7c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800ba80:	3304      	adds	r3, #4
 800ba82:	2201      	movs	r2, #1
 800ba84:	701a      	strb	r2, [r3, #0]
		}
	}

	return res;
 800ba86:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 800ba8a:	4618      	mov	r0, r3
 800ba8c:	3730      	adds	r7, #48	; 0x30
 800ba8e:	46bd      	mov	sp, r7
 800ba90:	bd80      	pop	{r7, pc}
 800ba92:	bf00      	nop
 800ba94:	4ec4ec4f 	.word	0x4ec4ec4f

0800ba98 <create_name>:
static
FRESULT create_name (
	DIR* dp,			/* Pointer to the directory object */
	const TCHAR** path	/* Pointer to pointer to the segment in the path string */
)
{
 800ba98:	b580      	push	{r7, lr}
 800ba9a:	b08a      	sub	sp, #40	; 0x28
 800ba9c:	af00      	add	r7, sp, #0
 800ba9e:	6078      	str	r0, [r7, #4]
 800baa0:	6039      	str	r1, [r7, #0]
	WCHAR w, *lfn;
	UINT i, ni, si, di;
	const TCHAR *p;

	/* Create LFN in Unicode */
	for (p = *path; *p == '/' || *p == '\\'; p++) ;	/* Strip duplicated separator */
 800baa2:	683b      	ldr	r3, [r7, #0]
 800baa4:	681b      	ldr	r3, [r3, #0]
 800baa6:	613b      	str	r3, [r7, #16]
 800baa8:	e002      	b.n	800bab0 <create_name+0x18>
 800baaa:	693b      	ldr	r3, [r7, #16]
 800baac:	3301      	adds	r3, #1
 800baae:	613b      	str	r3, [r7, #16]
 800bab0:	693b      	ldr	r3, [r7, #16]
 800bab2:	781b      	ldrb	r3, [r3, #0]
 800bab4:	2b2f      	cmp	r3, #47	; 0x2f
 800bab6:	d0f8      	beq.n	800baaa <create_name+0x12>
 800bab8:	693b      	ldr	r3, [r7, #16]
 800baba:	781b      	ldrb	r3, [r3, #0]
 800babc:	2b5c      	cmp	r3, #92	; 0x5c
 800babe:	d0f4      	beq.n	800baaa <create_name+0x12>
	lfn = dp->lfn;
 800bac0:	687b      	ldr	r3, [r7, #4]
 800bac2:	f503 5381 	add.w	r3, r3, #4128	; 0x1020
 800bac6:	681b      	ldr	r3, [r3, #0]
 800bac8:	60fb      	str	r3, [r7, #12]
	si = di = 0;
 800baca:	2300      	movs	r3, #0
 800bacc:	617b      	str	r3, [r7, #20]
 800bace:	697b      	ldr	r3, [r7, #20]
 800bad0:	61bb      	str	r3, [r7, #24]
	for (;;) {
		w = p[si++];					/* Get a character */
 800bad2:	69bb      	ldr	r3, [r7, #24]
 800bad4:	1c5a      	adds	r2, r3, #1
 800bad6:	61ba      	str	r2, [r7, #24]
 800bad8:	693a      	ldr	r2, [r7, #16]
 800bada:	4413      	add	r3, r2
 800badc:	781b      	ldrb	r3, [r3, #0]
 800bade:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (w < ' ' || w == '/' || w == '\\') break;	/* Break on end of segment */
 800bae0:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800bae2:	2b1f      	cmp	r3, #31
 800bae4:	d92f      	bls.n	800bb46 <create_name+0xae>
 800bae6:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800bae8:	2b2f      	cmp	r3, #47	; 0x2f
 800baea:	d02c      	beq.n	800bb46 <create_name+0xae>
 800baec:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800baee:	2b5c      	cmp	r3, #92	; 0x5c
 800baf0:	d029      	beq.n	800bb46 <create_name+0xae>
		if (di >= _MAX_LFN)				/* Reject too long name */
 800baf2:	697b      	ldr	r3, [r7, #20]
 800baf4:	2bfe      	cmp	r3, #254	; 0xfe
 800baf6:	d901      	bls.n	800bafc <create_name+0x64>
			return FR_INVALID_NAME;
 800baf8:	2306      	movs	r3, #6
 800bafa:	e18b      	b.n	800be14 <create_name+0x37c>
#if !_LFN_UNICODE
		w &= 0xFF;
 800bafc:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800bafe:	b2db      	uxtb	r3, r3
 800bb00:	84bb      	strh	r3, [r7, #36]	; 0x24
			w = (w << 8) + b;			/* Create a DBC */
			if (!IsDBCS2(b))
				return FR_INVALID_NAME;	/* Reject invalid sequence */
#endif
		}
		w = ff_convert(w, 1);			/* Convert ANSI/OEM to Unicode */
 800bb02:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800bb04:	2101      	movs	r1, #1
 800bb06:	4618      	mov	r0, r3
 800bb08:	f002 fc8a 	bl	800e420 <ff_convert>
 800bb0c:	4603      	mov	r3, r0
 800bb0e:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (!w) return FR_INVALID_NAME;	/* Reject invalid code */
 800bb10:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800bb12:	2b00      	cmp	r3, #0
 800bb14:	d101      	bne.n	800bb1a <create_name+0x82>
 800bb16:	2306      	movs	r3, #6
 800bb18:	e17c      	b.n	800be14 <create_name+0x37c>
#endif
		if (w < 0x80 && chk_chr("\"*:<>\?|\x7F", w)) /* Reject illegal characters for LFN */
 800bb1a:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800bb1c:	2b7f      	cmp	r3, #127	; 0x7f
 800bb1e:	d809      	bhi.n	800bb34 <create_name+0x9c>
 800bb20:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800bb22:	4619      	mov	r1, r3
 800bb24:	488f      	ldr	r0, [pc, #572]	; (800bd64 <create_name+0x2cc>)
 800bb26:	f7fe fa10 	bl	8009f4a <chk_chr>
 800bb2a:	4603      	mov	r3, r0
 800bb2c:	2b00      	cmp	r3, #0
 800bb2e:	d001      	beq.n	800bb34 <create_name+0x9c>
			return FR_INVALID_NAME;
 800bb30:	2306      	movs	r3, #6
 800bb32:	e16f      	b.n	800be14 <create_name+0x37c>
		lfn[di++] = w;					/* Store the Unicode character */
 800bb34:	697b      	ldr	r3, [r7, #20]
 800bb36:	1c5a      	adds	r2, r3, #1
 800bb38:	617a      	str	r2, [r7, #20]
 800bb3a:	005b      	lsls	r3, r3, #1
 800bb3c:	68fa      	ldr	r2, [r7, #12]
 800bb3e:	4413      	add	r3, r2
 800bb40:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 800bb42:	801a      	strh	r2, [r3, #0]
		w = p[si++];					/* Get a character */
 800bb44:	e7c5      	b.n	800bad2 <create_name+0x3a>
	}
	*path = &p[si];						/* Return pointer to the next segment */
 800bb46:	693a      	ldr	r2, [r7, #16]
 800bb48:	69bb      	ldr	r3, [r7, #24]
 800bb4a:	441a      	add	r2, r3
 800bb4c:	683b      	ldr	r3, [r7, #0]
 800bb4e:	601a      	str	r2, [r3, #0]
	cf = (w < ' ') ? NS_LAST : 0;		/* Set last segment flag if end of path */
 800bb50:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800bb52:	2b1f      	cmp	r3, #31
 800bb54:	d801      	bhi.n	800bb5a <create_name+0xc2>
 800bb56:	2304      	movs	r3, #4
 800bb58:	e000      	b.n	800bb5c <create_name+0xc4>
 800bb5a:	2300      	movs	r3, #0
 800bb5c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			dp->fn[i] = (i < di) ? '.' : ' ';
		dp->fn[i] = cf | NS_DOT;		/* This is a dot entry */
		return FR_OK;
	}
#endif
	while (di) {						/* Strip trailing spaces and dots */
 800bb60:	e011      	b.n	800bb86 <create_name+0xee>
		w = lfn[di - 1];
 800bb62:	697b      	ldr	r3, [r7, #20]
 800bb64:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800bb68:	3b01      	subs	r3, #1
 800bb6a:	005b      	lsls	r3, r3, #1
 800bb6c:	68fa      	ldr	r2, [r7, #12]
 800bb6e:	4413      	add	r3, r2
 800bb70:	881b      	ldrh	r3, [r3, #0]
 800bb72:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (w != ' ' && w != '.') break;
 800bb74:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800bb76:	2b20      	cmp	r3, #32
 800bb78:	d002      	beq.n	800bb80 <create_name+0xe8>
 800bb7a:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800bb7c:	2b2e      	cmp	r3, #46	; 0x2e
 800bb7e:	d106      	bne.n	800bb8e <create_name+0xf6>
		di--;
 800bb80:	697b      	ldr	r3, [r7, #20]
 800bb82:	3b01      	subs	r3, #1
 800bb84:	617b      	str	r3, [r7, #20]
	while (di) {						/* Strip trailing spaces and dots */
 800bb86:	697b      	ldr	r3, [r7, #20]
 800bb88:	2b00      	cmp	r3, #0
 800bb8a:	d1ea      	bne.n	800bb62 <create_name+0xca>
 800bb8c:	e000      	b.n	800bb90 <create_name+0xf8>
		if (w != ' ' && w != '.') break;
 800bb8e:	bf00      	nop
	}
	if (!di) return FR_INVALID_NAME;	/* Reject nul string */
 800bb90:	697b      	ldr	r3, [r7, #20]
 800bb92:	2b00      	cmp	r3, #0
 800bb94:	d101      	bne.n	800bb9a <create_name+0x102>
 800bb96:	2306      	movs	r3, #6
 800bb98:	e13c      	b.n	800be14 <create_name+0x37c>

	lfn[di] = 0;						/* LFN is created */
 800bb9a:	697b      	ldr	r3, [r7, #20]
 800bb9c:	005b      	lsls	r3, r3, #1
 800bb9e:	68fa      	ldr	r2, [r7, #12]
 800bba0:	4413      	add	r3, r2
 800bba2:	2200      	movs	r2, #0
 800bba4:	801a      	strh	r2, [r3, #0]

	/* Create SFN in directory form */
	mem_set(dp->fn, ' ', 11);
 800bba6:	687b      	ldr	r3, [r7, #4]
 800bba8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800bbac:	3318      	adds	r3, #24
 800bbae:	681b      	ldr	r3, [r3, #0]
 800bbb0:	220b      	movs	r2, #11
 800bbb2:	2120      	movs	r1, #32
 800bbb4:	4618      	mov	r0, r3
 800bbb6:	f7fe f986 	bl	8009ec6 <mem_set>
	for (si = 0; lfn[si] == ' ' || lfn[si] == '.'; si++) ;	/* Strip leading spaces and dots */
 800bbba:	2300      	movs	r3, #0
 800bbbc:	61bb      	str	r3, [r7, #24]
 800bbbe:	e002      	b.n	800bbc6 <create_name+0x12e>
 800bbc0:	69bb      	ldr	r3, [r7, #24]
 800bbc2:	3301      	adds	r3, #1
 800bbc4:	61bb      	str	r3, [r7, #24]
 800bbc6:	69bb      	ldr	r3, [r7, #24]
 800bbc8:	005b      	lsls	r3, r3, #1
 800bbca:	68fa      	ldr	r2, [r7, #12]
 800bbcc:	4413      	add	r3, r2
 800bbce:	881b      	ldrh	r3, [r3, #0]
 800bbd0:	2b20      	cmp	r3, #32
 800bbd2:	d0f5      	beq.n	800bbc0 <create_name+0x128>
 800bbd4:	69bb      	ldr	r3, [r7, #24]
 800bbd6:	005b      	lsls	r3, r3, #1
 800bbd8:	68fa      	ldr	r2, [r7, #12]
 800bbda:	4413      	add	r3, r2
 800bbdc:	881b      	ldrh	r3, [r3, #0]
 800bbde:	2b2e      	cmp	r3, #46	; 0x2e
 800bbe0:	d0ee      	beq.n	800bbc0 <create_name+0x128>
	if (si) cf |= NS_LOSS | NS_LFN;
 800bbe2:	69bb      	ldr	r3, [r7, #24]
 800bbe4:	2b00      	cmp	r3, #0
 800bbe6:	d009      	beq.n	800bbfc <create_name+0x164>
 800bbe8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800bbec:	f043 0303 	orr.w	r3, r3, #3
 800bbf0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	while (di && lfn[di - 1] != '.') di--;	/* Find extension (di<=si: no extension) */
 800bbf4:	e002      	b.n	800bbfc <create_name+0x164>
 800bbf6:	697b      	ldr	r3, [r7, #20]
 800bbf8:	3b01      	subs	r3, #1
 800bbfa:	617b      	str	r3, [r7, #20]
 800bbfc:	697b      	ldr	r3, [r7, #20]
 800bbfe:	2b00      	cmp	r3, #0
 800bc00:	d009      	beq.n	800bc16 <create_name+0x17e>
 800bc02:	697b      	ldr	r3, [r7, #20]
 800bc04:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800bc08:	3b01      	subs	r3, #1
 800bc0a:	005b      	lsls	r3, r3, #1
 800bc0c:	68fa      	ldr	r2, [r7, #12]
 800bc0e:	4413      	add	r3, r2
 800bc10:	881b      	ldrh	r3, [r3, #0]
 800bc12:	2b2e      	cmp	r3, #46	; 0x2e
 800bc14:	d1ef      	bne.n	800bbf6 <create_name+0x15e>

	b = i = 0; ni = 8;
 800bc16:	2300      	movs	r3, #0
 800bc18:	623b      	str	r3, [r7, #32]
 800bc1a:	2300      	movs	r3, #0
 800bc1c:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 800bc20:	2308      	movs	r3, #8
 800bc22:	61fb      	str	r3, [r7, #28]
	for (;;) {
		w = lfn[si++];					/* Get an LFN character */
 800bc24:	69bb      	ldr	r3, [r7, #24]
 800bc26:	1c5a      	adds	r2, r3, #1
 800bc28:	61ba      	str	r2, [r7, #24]
 800bc2a:	005b      	lsls	r3, r3, #1
 800bc2c:	68fa      	ldr	r2, [r7, #12]
 800bc2e:	4413      	add	r3, r2
 800bc30:	881b      	ldrh	r3, [r3, #0]
 800bc32:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (!w) break;					/* Break on end of the LFN */
 800bc34:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800bc36:	2b00      	cmp	r3, #0
 800bc38:	f000 8092 	beq.w	800bd60 <create_name+0x2c8>
		if (w == ' ' || (w == '.' && si != di)) {	/* Remove spaces and dots */
 800bc3c:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800bc3e:	2b20      	cmp	r3, #32
 800bc40:	d006      	beq.n	800bc50 <create_name+0x1b8>
 800bc42:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800bc44:	2b2e      	cmp	r3, #46	; 0x2e
 800bc46:	d10a      	bne.n	800bc5e <create_name+0x1c6>
 800bc48:	69ba      	ldr	r2, [r7, #24]
 800bc4a:	697b      	ldr	r3, [r7, #20]
 800bc4c:	429a      	cmp	r2, r3
 800bc4e:	d006      	beq.n	800bc5e <create_name+0x1c6>
			cf |= NS_LOSS | NS_LFN; continue;
 800bc50:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800bc54:	f043 0303 	orr.w	r3, r3, #3
 800bc58:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800bc5c:	e07f      	b.n	800bd5e <create_name+0x2c6>
		}

		if (i >= ni || si == di) {		/* Extension or end of SFN */
 800bc5e:	6a3a      	ldr	r2, [r7, #32]
 800bc60:	69fb      	ldr	r3, [r7, #28]
 800bc62:	429a      	cmp	r2, r3
 800bc64:	d203      	bcs.n	800bc6e <create_name+0x1d6>
 800bc66:	69ba      	ldr	r2, [r7, #24]
 800bc68:	697b      	ldr	r3, [r7, #20]
 800bc6a:	429a      	cmp	r2, r3
 800bc6c:	d123      	bne.n	800bcb6 <create_name+0x21e>
			if (ni == 11) {				/* Long extension */
 800bc6e:	69fb      	ldr	r3, [r7, #28]
 800bc70:	2b0b      	cmp	r3, #11
 800bc72:	d106      	bne.n	800bc82 <create_name+0x1ea>
				cf |= NS_LOSS | NS_LFN; break;
 800bc74:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800bc78:	f043 0303 	orr.w	r3, r3, #3
 800bc7c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800bc80:	e077      	b.n	800bd72 <create_name+0x2da>
			}
			if (si != di) cf |= NS_LOSS | NS_LFN;	/* Out of 8.3 format */
 800bc82:	69ba      	ldr	r2, [r7, #24]
 800bc84:	697b      	ldr	r3, [r7, #20]
 800bc86:	429a      	cmp	r2, r3
 800bc88:	d005      	beq.n	800bc96 <create_name+0x1fe>
 800bc8a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800bc8e:	f043 0303 	orr.w	r3, r3, #3
 800bc92:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			if (si > di) break;			/* No extension */
 800bc96:	69ba      	ldr	r2, [r7, #24]
 800bc98:	697b      	ldr	r3, [r7, #20]
 800bc9a:	429a      	cmp	r2, r3
 800bc9c:	d868      	bhi.n	800bd70 <create_name+0x2d8>
			si = di; i = 8; ni = 11;	/* Enter extension section */
 800bc9e:	697b      	ldr	r3, [r7, #20]
 800bca0:	61bb      	str	r3, [r7, #24]
 800bca2:	2308      	movs	r3, #8
 800bca4:	623b      	str	r3, [r7, #32]
 800bca6:	230b      	movs	r3, #11
 800bca8:	61fb      	str	r3, [r7, #28]
			b <<= 2; continue;
 800bcaa:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800bcae:	009b      	lsls	r3, r3, #2
 800bcb0:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 800bcb4:	e053      	b.n	800bd5e <create_name+0x2c6>
		}

		if (w >= 0x80) {				/* Non ASCII character */
 800bcb6:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800bcb8:	2b7f      	cmp	r3, #127	; 0x7f
 800bcba:	d914      	bls.n	800bce6 <create_name+0x24e>
#ifdef _EXCVT
			w = ff_convert(w, 0);		/* Unicode -> OEM code */
 800bcbc:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800bcbe:	2100      	movs	r1, #0
 800bcc0:	4618      	mov	r0, r3
 800bcc2:	f002 fbad 	bl	800e420 <ff_convert>
 800bcc6:	4603      	mov	r3, r0
 800bcc8:	84bb      	strh	r3, [r7, #36]	; 0x24
			if (w) w = ExCvt[w - 0x80];	/* Convert extended character to upper (SBCS) */
 800bcca:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800bccc:	2b00      	cmp	r3, #0
 800bcce:	d004      	beq.n	800bcda <create_name+0x242>
 800bcd0:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800bcd2:	3b80      	subs	r3, #128	; 0x80
 800bcd4:	4a24      	ldr	r2, [pc, #144]	; (800bd68 <create_name+0x2d0>)
 800bcd6:	5cd3      	ldrb	r3, [r2, r3]
 800bcd8:	84bb      	strh	r3, [r7, #36]	; 0x24
#else
			w = ff_convert(ff_wtoupper(w), 0);	/* Upper converted Unicode -> OEM code */
#endif
			cf |= NS_LFN;				/* Force create LFN entry */
 800bcda:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800bcde:	f043 0302 	orr.w	r3, r3, #2
 800bce2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			if (i >= ni - 1) {
				cf |= NS_LOSS | NS_LFN; i = ni; continue;
			}
			dp->fn[i++] = (BYTE)(w >> 8);
		} else {						/* SBC */
			if (!w || chk_chr("+,;=[]", w)) {	/* Replace illegal characters for SFN */
 800bce6:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800bce8:	2b00      	cmp	r3, #0
 800bcea:	d007      	beq.n	800bcfc <create_name+0x264>
 800bcec:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800bcee:	4619      	mov	r1, r3
 800bcf0:	481e      	ldr	r0, [pc, #120]	; (800bd6c <create_name+0x2d4>)
 800bcf2:	f7fe f92a 	bl	8009f4a <chk_chr>
 800bcf6:	4603      	mov	r3, r0
 800bcf8:	2b00      	cmp	r3, #0
 800bcfa:	d008      	beq.n	800bd0e <create_name+0x276>
				w = '_'; cf |= NS_LOSS | NS_LFN;/* Lossy conversion */
 800bcfc:	235f      	movs	r3, #95	; 0x5f
 800bcfe:	84bb      	strh	r3, [r7, #36]	; 0x24
 800bd00:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800bd04:	f043 0303 	orr.w	r3, r3, #3
 800bd08:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800bd0c:	e01b      	b.n	800bd46 <create_name+0x2ae>
			} else {
				if (IsUpper(w)) {		/* ASCII large capital */
 800bd0e:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800bd10:	2b40      	cmp	r3, #64	; 0x40
 800bd12:	d909      	bls.n	800bd28 <create_name+0x290>
 800bd14:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800bd16:	2b5a      	cmp	r3, #90	; 0x5a
 800bd18:	d806      	bhi.n	800bd28 <create_name+0x290>
					b |= 2;
 800bd1a:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800bd1e:	f043 0302 	orr.w	r3, r3, #2
 800bd22:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 800bd26:	e00e      	b.n	800bd46 <create_name+0x2ae>
				} else {
					if (IsLower(w)) {	/* ASCII small capital */
 800bd28:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800bd2a:	2b60      	cmp	r3, #96	; 0x60
 800bd2c:	d90b      	bls.n	800bd46 <create_name+0x2ae>
 800bd2e:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800bd30:	2b7a      	cmp	r3, #122	; 0x7a
 800bd32:	d808      	bhi.n	800bd46 <create_name+0x2ae>
						b |= 1; w -= 0x20;
 800bd34:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800bd38:	f043 0301 	orr.w	r3, r3, #1
 800bd3c:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 800bd40:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800bd42:	3b20      	subs	r3, #32
 800bd44:	84bb      	strh	r3, [r7, #36]	; 0x24
					}
				}
			}
		}
		dp->fn[i++] = (BYTE)w;
 800bd46:	687b      	ldr	r3, [r7, #4]
 800bd48:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800bd4c:	3318      	adds	r3, #24
 800bd4e:	681a      	ldr	r2, [r3, #0]
 800bd50:	6a3b      	ldr	r3, [r7, #32]
 800bd52:	1c59      	adds	r1, r3, #1
 800bd54:	6239      	str	r1, [r7, #32]
 800bd56:	4413      	add	r3, r2
 800bd58:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 800bd5a:	b2d2      	uxtb	r2, r2
 800bd5c:	701a      	strb	r2, [r3, #0]
		w = lfn[si++];					/* Get an LFN character */
 800bd5e:	e761      	b.n	800bc24 <create_name+0x18c>
		if (!w) break;					/* Break on end of the LFN */
 800bd60:	bf00      	nop
 800bd62:	e006      	b.n	800bd72 <create_name+0x2da>
 800bd64:	08011d18 	.word	0x08011d18
 800bd68:	08012198 	.word	0x08012198
 800bd6c:	08011d24 	.word	0x08011d24
			if (si > di) break;			/* No extension */
 800bd70:	bf00      	nop
	}

	if (dp->fn[0] == DDEM) dp->fn[0] = RDDEM;	/* If the first character collides with deleted mark, replace it with RDDEM */
 800bd72:	687b      	ldr	r3, [r7, #4]
 800bd74:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800bd78:	3318      	adds	r3, #24
 800bd7a:	681b      	ldr	r3, [r3, #0]
 800bd7c:	781b      	ldrb	r3, [r3, #0]
 800bd7e:	2be5      	cmp	r3, #229	; 0xe5
 800bd80:	d106      	bne.n	800bd90 <create_name+0x2f8>
 800bd82:	687b      	ldr	r3, [r7, #4]
 800bd84:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800bd88:	3318      	adds	r3, #24
 800bd8a:	681b      	ldr	r3, [r3, #0]
 800bd8c:	2205      	movs	r2, #5
 800bd8e:	701a      	strb	r2, [r3, #0]

	if (ni == 8) b <<= 2;
 800bd90:	69fb      	ldr	r3, [r7, #28]
 800bd92:	2b08      	cmp	r3, #8
 800bd94:	d104      	bne.n	800bda0 <create_name+0x308>
 800bd96:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800bd9a:	009b      	lsls	r3, r3, #2
 800bd9c:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
	if ((b & 0x0C) == 0x0C || (b & 0x03) == 0x03)	/* Create LFN entry when there are composite capitals */
 800bda0:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800bda4:	f003 030c 	and.w	r3, r3, #12
 800bda8:	2b0c      	cmp	r3, #12
 800bdaa:	d005      	beq.n	800bdb8 <create_name+0x320>
 800bdac:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800bdb0:	f003 0303 	and.w	r3, r3, #3
 800bdb4:	2b03      	cmp	r3, #3
 800bdb6:	d105      	bne.n	800bdc4 <create_name+0x32c>
		cf |= NS_LFN;
 800bdb8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800bdbc:	f043 0302 	orr.w	r3, r3, #2
 800bdc0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	if (!(cf & NS_LFN)) {						/* When LFN is in 8.3 format without extended character, NT flags are created */
 800bdc4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800bdc8:	f003 0302 	and.w	r3, r3, #2
 800bdcc:	2b00      	cmp	r3, #0
 800bdce:	d117      	bne.n	800be00 <create_name+0x368>
		if ((b & 0x03) == 0x01) cf |= NS_EXT;	/* NT flag (Extension has only small capital) */
 800bdd0:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800bdd4:	f003 0303 	and.w	r3, r3, #3
 800bdd8:	2b01      	cmp	r3, #1
 800bdda:	d105      	bne.n	800bde8 <create_name+0x350>
 800bddc:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800bde0:	f043 0310 	orr.w	r3, r3, #16
 800bde4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
		if ((b & 0x0C) == 0x04) cf |= NS_BODY;	/* NT flag (Filename has only small capital) */
 800bde8:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800bdec:	f003 030c 	and.w	r3, r3, #12
 800bdf0:	2b04      	cmp	r3, #4
 800bdf2:	d105      	bne.n	800be00 <create_name+0x368>
 800bdf4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800bdf8:	f043 0308 	orr.w	r3, r3, #8
 800bdfc:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	}

	dp->fn[NSFLAG] = cf;	/* SFN is created */
 800be00:	687b      	ldr	r3, [r7, #4]
 800be02:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800be06:	3318      	adds	r3, #24
 800be08:	681b      	ldr	r3, [r3, #0]
 800be0a:	330b      	adds	r3, #11
 800be0c:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 800be10:	701a      	strb	r2, [r3, #0]

	return FR_OK;
 800be12:	2300      	movs	r3, #0

	sfn[NSFLAG] = c;		/* Store NT flag, File name is created */

	return FR_OK;
#endif
}
 800be14:	4618      	mov	r0, r3
 800be16:	3728      	adds	r7, #40	; 0x28
 800be18:	46bd      	mov	sp, r7
 800be1a:	bd80      	pop	{r7, pc}

0800be1c <follow_path>:
static
FRESULT follow_path (	/* FR_OK(0): successful, !=0: error code */
	DIR* dp,			/* Directory object to return last directory and found object */
	const TCHAR* path	/* Full-path string to find a file or directory */
)
{
 800be1c:	b580      	push	{r7, lr}
 800be1e:	b084      	sub	sp, #16
 800be20:	af00      	add	r7, sp, #0
 800be22:	6078      	str	r0, [r7, #4]
 800be24:	6039      	str	r1, [r7, #0]
		path++;	dp->sclust = 0;				/* Strip it and start from the root directory */
	} else {								/* No heading separator */
		dp->sclust = dp->fs->cdir;			/* Start from the current directory */
	}
#else
	if (*path == '/' || *path == '\\')		/* Strip heading separator if exist */
 800be26:	683b      	ldr	r3, [r7, #0]
 800be28:	781b      	ldrb	r3, [r3, #0]
 800be2a:	2b2f      	cmp	r3, #47	; 0x2f
 800be2c:	d003      	beq.n	800be36 <follow_path+0x1a>
 800be2e:	683b      	ldr	r3, [r7, #0]
 800be30:	781b      	ldrb	r3, [r3, #0]
 800be32:	2b5c      	cmp	r3, #92	; 0x5c
 800be34:	d102      	bne.n	800be3c <follow_path+0x20>
		path++;
 800be36:	683b      	ldr	r3, [r7, #0]
 800be38:	3301      	adds	r3, #1
 800be3a:	603b      	str	r3, [r7, #0]
	dp->sclust = 0;							/* Always start from the root directory */
 800be3c:	687b      	ldr	r3, [r7, #4]
 800be3e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800be42:	3308      	adds	r3, #8
 800be44:	2200      	movs	r2, #0
 800be46:	601a      	str	r2, [r3, #0]
#endif

	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 800be48:	683b      	ldr	r3, [r7, #0]
 800be4a:	781b      	ldrb	r3, [r3, #0]
 800be4c:	2b1f      	cmp	r3, #31
 800be4e:	d80c      	bhi.n	800be6a <follow_path+0x4e>
		res = dir_sdi(dp, 0);
 800be50:	2100      	movs	r1, #0
 800be52:	6878      	ldr	r0, [r7, #4]
 800be54:	f7fe ffa1 	bl	800ad9a <dir_sdi>
 800be58:	4603      	mov	r3, r0
 800be5a:	73fb      	strb	r3, [r7, #15]
		dp->dir = 0;
 800be5c:	687b      	ldr	r3, [r7, #4]
 800be5e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800be62:	3314      	adds	r3, #20
 800be64:	2200      	movs	r2, #0
 800be66:	601a      	str	r2, [r3, #0]
 800be68:	e04c      	b.n	800bf04 <follow_path+0xe8>
	} else {								/* Follow path */
		for (;;) {
			res = create_name(dp, &path);	/* Get a segment name of the path */
 800be6a:	463b      	mov	r3, r7
 800be6c:	4619      	mov	r1, r3
 800be6e:	6878      	ldr	r0, [r7, #4]
 800be70:	f7ff fe12 	bl	800ba98 <create_name>
 800be74:	4603      	mov	r3, r0
 800be76:	73fb      	strb	r3, [r7, #15]
			if (res != FR_OK) break;
 800be78:	7bfb      	ldrb	r3, [r7, #15]
 800be7a:	2b00      	cmp	r3, #0
 800be7c:	d13d      	bne.n	800befa <follow_path+0xde>
			res = dir_find(dp);				/* Find an object with the sagment name */
 800be7e:	6878      	ldr	r0, [r7, #4]
 800be80:	f7ff fc05 	bl	800b68e <dir_find>
 800be84:	4603      	mov	r3, r0
 800be86:	73fb      	strb	r3, [r7, #15]
			ns = dp->fn[NSFLAG];
 800be88:	687b      	ldr	r3, [r7, #4]
 800be8a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800be8e:	3318      	adds	r3, #24
 800be90:	681b      	ldr	r3, [r3, #0]
 800be92:	7adb      	ldrb	r3, [r3, #11]
 800be94:	73bb      	strb	r3, [r7, #14]
			if (res != FR_OK) {				/* Failed to find the object */
 800be96:	7bfb      	ldrb	r3, [r7, #15]
 800be98:	2b00      	cmp	r3, #0
 800be9a:	d00a      	beq.n	800beb2 <follow_path+0x96>
				if (res == FR_NO_FILE) {	/* Object is not found */
 800be9c:	7bfb      	ldrb	r3, [r7, #15]
 800be9e:	2b04      	cmp	r3, #4
 800bea0:	d12d      	bne.n	800befe <follow_path+0xe2>
					if (_FS_RPATH && (ns & NS_DOT)) {	/* If dot entry is not exist, */
						dp->sclust = 0; dp->dir = 0;	/* it is the root directory and stay there */
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
						res = FR_OK;					/* Ended at the root directroy. Function completed. */
					} else {							/* Could not find the object */
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 800bea2:	7bbb      	ldrb	r3, [r7, #14]
 800bea4:	f003 0304 	and.w	r3, r3, #4
 800bea8:	2b00      	cmp	r3, #0
 800beaa:	d128      	bne.n	800befe <follow_path+0xe2>
 800beac:	2305      	movs	r3, #5
 800beae:	73fb      	strb	r3, [r7, #15]
					}
				}
				break;
 800beb0:	e025      	b.n	800befe <follow_path+0xe2>
			}
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 800beb2:	7bbb      	ldrb	r3, [r7, #14]
 800beb4:	f003 0304 	and.w	r3, r3, #4
 800beb8:	2b00      	cmp	r3, #0
 800beba:	d122      	bne.n	800bf02 <follow_path+0xe6>
			dir = dp->dir;						/* Follow the sub-directory */
 800bebc:	687b      	ldr	r3, [r7, #4]
 800bebe:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800bec2:	3314      	adds	r3, #20
 800bec4:	681b      	ldr	r3, [r3, #0]
 800bec6:	60bb      	str	r3, [r7, #8]
			if (!(dir[DIR_Attr] & AM_DIR)) {	/* It is not a sub-directory and cannot follow */
 800bec8:	68bb      	ldr	r3, [r7, #8]
 800beca:	330b      	adds	r3, #11
 800becc:	781b      	ldrb	r3, [r3, #0]
 800bece:	f003 0310 	and.w	r3, r3, #16
 800bed2:	2b00      	cmp	r3, #0
 800bed4:	d102      	bne.n	800bedc <follow_path+0xc0>
				res = FR_NO_PATH; break;
 800bed6:	2305      	movs	r3, #5
 800bed8:	73fb      	strb	r3, [r7, #15]
 800beda:	e013      	b.n	800bf04 <follow_path+0xe8>
			}
			dp->sclust = ld_clust(dp->fs, dir);
 800bedc:	687b      	ldr	r3, [r7, #4]
 800bede:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800bee2:	681b      	ldr	r3, [r3, #0]
 800bee4:	68b9      	ldr	r1, [r7, #8]
 800bee6:	4618      	mov	r0, r3
 800bee8:	f7ff f9e5 	bl	800b2b6 <ld_clust>
 800beec:	4602      	mov	r2, r0
 800beee:	687b      	ldr	r3, [r7, #4]
 800bef0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800bef4:	3308      	adds	r3, #8
 800bef6:	601a      	str	r2, [r3, #0]
			res = create_name(dp, &path);	/* Get a segment name of the path */
 800bef8:	e7b7      	b.n	800be6a <follow_path+0x4e>
			if (res != FR_OK) break;
 800befa:	bf00      	nop
 800befc:	e002      	b.n	800bf04 <follow_path+0xe8>
				break;
 800befe:	bf00      	nop
 800bf00:	e000      	b.n	800bf04 <follow_path+0xe8>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 800bf02:	bf00      	nop
		}
	}

	return res;
 800bf04:	7bfb      	ldrb	r3, [r7, #15]
}
 800bf06:	4618      	mov	r0, r3
 800bf08:	3710      	adds	r7, #16
 800bf0a:	46bd      	mov	sp, r7
 800bf0c:	bd80      	pop	{r7, pc}

0800bf0e <get_ldnumber>:

static
int get_ldnumber (		/* Returns logical drive number (-1:invalid drive) */
	const TCHAR** path	/* Pointer to pointer to the path name */
)
{
 800bf0e:	b480      	push	{r7}
 800bf10:	b087      	sub	sp, #28
 800bf12:	af00      	add	r7, sp, #0
 800bf14:	6078      	str	r0, [r7, #4]
	const TCHAR *tp, *tt;
	UINT i;
	int vol = -1;
 800bf16:	f04f 33ff 	mov.w	r3, #4294967295
 800bf1a:	613b      	str	r3, [r7, #16]
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 800bf1c:	687b      	ldr	r3, [r7, #4]
 800bf1e:	681b      	ldr	r3, [r3, #0]
 800bf20:	2b00      	cmp	r3, #0
 800bf22:	d031      	beq.n	800bf88 <get_ldnumber+0x7a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 800bf24:	687b      	ldr	r3, [r7, #4]
 800bf26:	681b      	ldr	r3, [r3, #0]
 800bf28:	617b      	str	r3, [r7, #20]
 800bf2a:	e002      	b.n	800bf32 <get_ldnumber+0x24>
 800bf2c:	697b      	ldr	r3, [r7, #20]
 800bf2e:	3301      	adds	r3, #1
 800bf30:	617b      	str	r3, [r7, #20]
 800bf32:	697b      	ldr	r3, [r7, #20]
 800bf34:	781b      	ldrb	r3, [r3, #0]
 800bf36:	2b1f      	cmp	r3, #31
 800bf38:	d903      	bls.n	800bf42 <get_ldnumber+0x34>
 800bf3a:	697b      	ldr	r3, [r7, #20]
 800bf3c:	781b      	ldrb	r3, [r3, #0]
 800bf3e:	2b3a      	cmp	r3, #58	; 0x3a
 800bf40:	d1f4      	bne.n	800bf2c <get_ldnumber+0x1e>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 800bf42:	697b      	ldr	r3, [r7, #20]
 800bf44:	781b      	ldrb	r3, [r3, #0]
 800bf46:	2b3a      	cmp	r3, #58	; 0x3a
 800bf48:	d11c      	bne.n	800bf84 <get_ldnumber+0x76>
			tp = *path;
 800bf4a:	687b      	ldr	r3, [r7, #4]
 800bf4c:	681b      	ldr	r3, [r3, #0]
 800bf4e:	60fb      	str	r3, [r7, #12]
			i = *tp++ - '0'; 
 800bf50:	68fb      	ldr	r3, [r7, #12]
 800bf52:	1c5a      	adds	r2, r3, #1
 800bf54:	60fa      	str	r2, [r7, #12]
 800bf56:	781b      	ldrb	r3, [r3, #0]
 800bf58:	3b30      	subs	r3, #48	; 0x30
 800bf5a:	60bb      	str	r3, [r7, #8]
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 800bf5c:	68bb      	ldr	r3, [r7, #8]
 800bf5e:	2b09      	cmp	r3, #9
 800bf60:	d80e      	bhi.n	800bf80 <get_ldnumber+0x72>
 800bf62:	68fa      	ldr	r2, [r7, #12]
 800bf64:	697b      	ldr	r3, [r7, #20]
 800bf66:	429a      	cmp	r2, r3
 800bf68:	d10a      	bne.n	800bf80 <get_ldnumber+0x72>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 800bf6a:	68bb      	ldr	r3, [r7, #8]
 800bf6c:	2b00      	cmp	r3, #0
 800bf6e:	d107      	bne.n	800bf80 <get_ldnumber+0x72>
					vol = (int)i;
 800bf70:	68bb      	ldr	r3, [r7, #8]
 800bf72:	613b      	str	r3, [r7, #16]
					*path = ++tt;
 800bf74:	697b      	ldr	r3, [r7, #20]
 800bf76:	3301      	adds	r3, #1
 800bf78:	617b      	str	r3, [r7, #20]
 800bf7a:	687b      	ldr	r3, [r7, #4]
 800bf7c:	697a      	ldr	r2, [r7, #20]
 800bf7e:	601a      	str	r2, [r3, #0]
					vol = (int)i;
					*path = tt;
				}
			}
#endif
			return vol;
 800bf80:	693b      	ldr	r3, [r7, #16]
 800bf82:	e002      	b.n	800bf8a <get_ldnumber+0x7c>
		}
#if _FS_RPATH && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 800bf84:	2300      	movs	r3, #0
 800bf86:	613b      	str	r3, [r7, #16]
#endif
	}
	return vol;
 800bf88:	693b      	ldr	r3, [r7, #16]
}
 800bf8a:	4618      	mov	r0, r3
 800bf8c:	371c      	adds	r7, #28
 800bf8e:	46bd      	mov	sp, r7
 800bf90:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf94:	4770      	bx	lr
	...

0800bf98 <check_fs>:
static
BYTE check_fs (	/* 0:FAT boor sector, 1:Valid boor sector but not FAT, 2:Not a boot sector, 3:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to check if it is an FAT boot record or not */
)
{
 800bf98:	b580      	push	{r7, lr}
 800bf9a:	b082      	sub	sp, #8
 800bf9c:	af00      	add	r7, sp, #0
 800bf9e:	6078      	str	r0, [r7, #4]
 800bfa0:	6039      	str	r1, [r7, #0]
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;	/* Invaidate window */
 800bfa2:	687b      	ldr	r3, [r7, #4]
 800bfa4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800bfa8:	3304      	adds	r3, #4
 800bfaa:	2200      	movs	r2, #0
 800bfac:	701a      	strb	r2, [r3, #0]
 800bfae:	687b      	ldr	r3, [r7, #4]
 800bfb0:	f503 5381 	add.w	r3, r3, #4128	; 0x1020
 800bfb4:	330c      	adds	r3, #12
 800bfb6:	f04f 32ff 	mov.w	r2, #4294967295
 800bfba:	601a      	str	r2, [r3, #0]
	if (move_window(fs, sect) != FR_OK)			/* Load boot record */
 800bfbc:	6839      	ldr	r1, [r7, #0]
 800bfbe:	6878      	ldr	r0, [r7, #4]
 800bfc0:	f7fe f9fe 	bl	800a3c0 <move_window>
 800bfc4:	4603      	mov	r3, r0
 800bfc6:	2b00      	cmp	r3, #0
 800bfc8:	d001      	beq.n	800bfce <check_fs+0x36>
		return 3;
 800bfca:	2303      	movs	r3, #3
 800bfcc:	e04a      	b.n	800c064 <check_fs+0xcc>

	if (LD_WORD(&fs->win.d8[BS_55AA]) != 0xAA55)	/* Check boot record signature (always placed at offset 510 even if the sector size is >512) */
 800bfce:	687b      	ldr	r3, [r7, #4]
 800bfd0:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 800bfd4:	3301      	adds	r3, #1
 800bfd6:	781b      	ldrb	r3, [r3, #0]
 800bfd8:	021b      	lsls	r3, r3, #8
 800bfda:	b21a      	sxth	r2, r3
 800bfdc:	687b      	ldr	r3, [r7, #4]
 800bfde:	f893 31fe 	ldrb.w	r3, [r3, #510]	; 0x1fe
 800bfe2:	b21b      	sxth	r3, r3
 800bfe4:	4313      	orrs	r3, r2
 800bfe6:	b21b      	sxth	r3, r3
 800bfe8:	4a20      	ldr	r2, [pc, #128]	; (800c06c <check_fs+0xd4>)
 800bfea:	4293      	cmp	r3, r2
 800bfec:	d001      	beq.n	800bff2 <check_fs+0x5a>
		return 2;
 800bfee:	2302      	movs	r3, #2
 800bff0:	e038      	b.n	800c064 <check_fs+0xcc>

	if ((LD_DWORD(&fs->win.d8[BS_FilSysType]) & 0xFFFFFF) == 0x544146)		/* Check "FAT" string */
 800bff2:	687b      	ldr	r3, [r7, #4]
 800bff4:	3336      	adds	r3, #54	; 0x36
 800bff6:	3303      	adds	r3, #3
 800bff8:	781b      	ldrb	r3, [r3, #0]
 800bffa:	061a      	lsls	r2, r3, #24
 800bffc:	687b      	ldr	r3, [r7, #4]
 800bffe:	3336      	adds	r3, #54	; 0x36
 800c000:	3302      	adds	r3, #2
 800c002:	781b      	ldrb	r3, [r3, #0]
 800c004:	041b      	lsls	r3, r3, #16
 800c006:	4313      	orrs	r3, r2
 800c008:	687a      	ldr	r2, [r7, #4]
 800c00a:	3236      	adds	r2, #54	; 0x36
 800c00c:	3201      	adds	r2, #1
 800c00e:	7812      	ldrb	r2, [r2, #0]
 800c010:	0212      	lsls	r2, r2, #8
 800c012:	4313      	orrs	r3, r2
 800c014:	687a      	ldr	r2, [r7, #4]
 800c016:	f892 2036 	ldrb.w	r2, [r2, #54]	; 0x36
 800c01a:	4313      	orrs	r3, r2
 800c01c:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 800c020:	4a13      	ldr	r2, [pc, #76]	; (800c070 <check_fs+0xd8>)
 800c022:	4293      	cmp	r3, r2
 800c024:	d101      	bne.n	800c02a <check_fs+0x92>
		return 0;
 800c026:	2300      	movs	r3, #0
 800c028:	e01c      	b.n	800c064 <check_fs+0xcc>
	if ((LD_DWORD(&fs->win.d8[BS_FilSysType32]) & 0xFFFFFF) == 0x544146)	/* Check "FAT" string */
 800c02a:	687b      	ldr	r3, [r7, #4]
 800c02c:	3352      	adds	r3, #82	; 0x52
 800c02e:	3303      	adds	r3, #3
 800c030:	781b      	ldrb	r3, [r3, #0]
 800c032:	061a      	lsls	r2, r3, #24
 800c034:	687b      	ldr	r3, [r7, #4]
 800c036:	3352      	adds	r3, #82	; 0x52
 800c038:	3302      	adds	r3, #2
 800c03a:	781b      	ldrb	r3, [r3, #0]
 800c03c:	041b      	lsls	r3, r3, #16
 800c03e:	4313      	orrs	r3, r2
 800c040:	687a      	ldr	r2, [r7, #4]
 800c042:	3252      	adds	r2, #82	; 0x52
 800c044:	3201      	adds	r2, #1
 800c046:	7812      	ldrb	r2, [r2, #0]
 800c048:	0212      	lsls	r2, r2, #8
 800c04a:	4313      	orrs	r3, r2
 800c04c:	687a      	ldr	r2, [r7, #4]
 800c04e:	f892 2052 	ldrb.w	r2, [r2, #82]	; 0x52
 800c052:	4313      	orrs	r3, r2
 800c054:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 800c058:	4a05      	ldr	r2, [pc, #20]	; (800c070 <check_fs+0xd8>)
 800c05a:	4293      	cmp	r3, r2
 800c05c:	d101      	bne.n	800c062 <check_fs+0xca>
		return 0;
 800c05e:	2300      	movs	r3, #0
 800c060:	e000      	b.n	800c064 <check_fs+0xcc>

	return 1;
 800c062:	2301      	movs	r3, #1
}
 800c064:	4618      	mov	r0, r3
 800c066:	3708      	adds	r7, #8
 800c068:	46bd      	mov	sp, r7
 800c06a:	bd80      	pop	{r7, pc}
 800c06c:	ffffaa55 	.word	0xffffaa55
 800c070:	00544146 	.word	0x00544146

0800c074 <find_volume>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	BYTE wmode			/* !=0: Check write protection for write access */
)
{
 800c074:	b580      	push	{r7, lr}
 800c076:	b096      	sub	sp, #88	; 0x58
 800c078:	af00      	add	r7, sp, #0
 800c07a:	60f8      	str	r0, [r7, #12]
 800c07c:	60b9      	str	r1, [r7, #8]
 800c07e:	4613      	mov	r3, r2
 800c080:	71fb      	strb	r3, [r7, #7]
	FATFS *fs;
	UINT i;


	/* Get logical drive number from the path name */
	*rfs = 0;
 800c082:	68fb      	ldr	r3, [r7, #12]
 800c084:	2200      	movs	r2, #0
 800c086:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 800c088:	68b8      	ldr	r0, [r7, #8]
 800c08a:	f7ff ff40 	bl	800bf0e <get_ldnumber>
 800c08e:	63f8      	str	r0, [r7, #60]	; 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 800c090:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800c092:	2b00      	cmp	r3, #0
 800c094:	da01      	bge.n	800c09a <find_volume+0x26>
 800c096:	230b      	movs	r3, #11
 800c098:	e33c      	b.n	800c714 <find_volume+0x6a0>

	/* Check if the file system object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the file system object */
 800c09a:	4ab3      	ldr	r2, [pc, #716]	; (800c368 <find_volume+0x2f4>)
 800c09c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800c09e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800c0a2:	63bb      	str	r3, [r7, #56]	; 0x38
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 800c0a4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c0a6:	2b00      	cmp	r3, #0
 800c0a8:	d101      	bne.n	800c0ae <find_volume+0x3a>
 800c0aa:	230c      	movs	r3, #12
 800c0ac:	e332      	b.n	800c714 <find_volume+0x6a0>

	ENTER_FF(fs);						/* Lock the volume */
	*rfs = fs;							/* Return pointer to the file system object */
 800c0ae:	68fb      	ldr	r3, [r7, #12]
 800c0b0:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800c0b2:	601a      	str	r2, [r3, #0]

	if (fs->fs_type) {					/* If the volume has been mounted */
 800c0b4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c0b6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800c0ba:	781b      	ldrb	r3, [r3, #0]
 800c0bc:	2b00      	cmp	r3, #0
 800c0be:	d01d      	beq.n	800c0fc <find_volume+0x88>
		stat = disk_status(fs->drv);
 800c0c0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c0c2:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800c0c6:	3301      	adds	r3, #1
 800c0c8:	781b      	ldrb	r3, [r3, #0]
 800c0ca:	4618      	mov	r0, r3
 800c0cc:	f7fd fe3e 	bl	8009d4c <disk_status>
 800c0d0:	4603      	mov	r3, r0
 800c0d2:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 800c0d6:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800c0da:	f003 0301 	and.w	r3, r3, #1
 800c0de:	2b00      	cmp	r3, #0
 800c0e0:	d10c      	bne.n	800c0fc <find_volume+0x88>
			if (!_FS_READONLY && wmode && (stat & STA_PROTECT))	/* Check write protection if needed */
 800c0e2:	79fb      	ldrb	r3, [r7, #7]
 800c0e4:	2b00      	cmp	r3, #0
 800c0e6:	d007      	beq.n	800c0f8 <find_volume+0x84>
 800c0e8:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800c0ec:	f003 0304 	and.w	r3, r3, #4
 800c0f0:	2b00      	cmp	r3, #0
 800c0f2:	d001      	beq.n	800c0f8 <find_volume+0x84>
				return FR_WRITE_PROTECTED;
 800c0f4:	230a      	movs	r3, #10
 800c0f6:	e30d      	b.n	800c714 <find_volume+0x6a0>
			return FR_OK;				/* The file system object is valid */
 800c0f8:	2300      	movs	r3, #0
 800c0fa:	e30b      	b.n	800c714 <find_volume+0x6a0>
	}

	/* The file system object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the fs object) */

	fs->fs_type = 0;					/* Clear the file system object */
 800c0fc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c0fe:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800c102:	2200      	movs	r2, #0
 800c104:	701a      	strb	r2, [r3, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 800c106:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800c108:	b2da      	uxtb	r2, r3
 800c10a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c10c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800c110:	3301      	adds	r3, #1
 800c112:	701a      	strb	r2, [r3, #0]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 800c114:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c116:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800c11a:	3301      	adds	r3, #1
 800c11c:	781b      	ldrb	r3, [r3, #0]
 800c11e:	4618      	mov	r0, r3
 800c120:	f7fd fe2e 	bl	8009d80 <disk_initialize>
 800c124:	4603      	mov	r3, r0
 800c126:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	if (stat & STA_NOINIT)				/* Check if the initialization succeeded */
 800c12a:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800c12e:	f003 0301 	and.w	r3, r3, #1
 800c132:	2b00      	cmp	r3, #0
 800c134:	d001      	beq.n	800c13a <find_volume+0xc6>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 800c136:	2303      	movs	r3, #3
 800c138:	e2ec      	b.n	800c714 <find_volume+0x6a0>
	if (!_FS_READONLY && wmode && (stat & STA_PROTECT))	/* Check disk write protection if needed */
 800c13a:	79fb      	ldrb	r3, [r7, #7]
 800c13c:	2b00      	cmp	r3, #0
 800c13e:	d007      	beq.n	800c150 <find_volume+0xdc>
 800c140:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800c144:	f003 0304 	and.w	r3, r3, #4
 800c148:	2b00      	cmp	r3, #0
 800c14a:	d001      	beq.n	800c150 <find_volume+0xdc>
		return FR_WRITE_PROTECTED;
 800c14c:	230a      	movs	r3, #10
 800c14e:	e2e1      	b.n	800c714 <find_volume+0x6a0>
#if _MAX_SS != _MIN_SS						/* Get sector size (multiple sector size cfg only) */
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK
 800c150:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c152:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800c156:	3301      	adds	r3, #1
 800c158:	7818      	ldrb	r0, [r3, #0]
 800c15a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c15c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800c160:	330a      	adds	r3, #10
 800c162:	461a      	mov	r2, r3
 800c164:	2102      	movs	r1, #2
 800c166:	f7fd fe71 	bl	8009e4c <disk_ioctl>
 800c16a:	4603      	mov	r3, r0
 800c16c:	2b00      	cmp	r3, #0
 800c16e:	d10f      	bne.n	800c190 <find_volume+0x11c>
		|| SS(fs) < _MIN_SS || SS(fs) > _MAX_SS) return FR_DISK_ERR;
 800c170:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c172:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800c176:	330a      	adds	r3, #10
 800c178:	881b      	ldrh	r3, [r3, #0]
 800c17a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800c17e:	d307      	bcc.n	800c190 <find_volume+0x11c>
 800c180:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c182:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800c186:	330a      	adds	r3, #10
 800c188:	881b      	ldrh	r3, [r3, #0]
 800c18a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800c18e:	d901      	bls.n	800c194 <find_volume+0x120>
 800c190:	2301      	movs	r3, #1
 800c192:	e2bf      	b.n	800c714 <find_volume+0x6a0>
#endif
	/* Find an FAT partition on the drive. Supports only generic partitioning, FDISK and SFD. */
	bsect = 0;
 800c194:	2300      	movs	r3, #0
 800c196:	653b      	str	r3, [r7, #80]	; 0x50
	fmt = check_fs(fs, bsect);					/* Load sector 0 and check if it is an FAT boot sector as SFD */
 800c198:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800c19a:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800c19c:	f7ff fefc 	bl	800bf98 <check_fs>
 800c1a0:	4603      	mov	r3, r0
 800c1a2:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	if (fmt == 1 || (!fmt && (LD2PT(vol)))) {	/* Not an FAT boot sector or forced partition number */
 800c1a6:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800c1aa:	2b01      	cmp	r3, #1
 800c1ac:	d155      	bne.n	800c25a <find_volume+0x1e6>
		for (i = 0; i < 4; i++) {			/* Get partition offset */
 800c1ae:	2300      	movs	r3, #0
 800c1b0:	643b      	str	r3, [r7, #64]	; 0x40
 800c1b2:	e029      	b.n	800c208 <find_volume+0x194>
			pt = fs->win.d8 + MBR_Table + i * SZ_PTE;
 800c1b4:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800c1b6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800c1b8:	011b      	lsls	r3, r3, #4
 800c1ba:	f503 73df 	add.w	r3, r3, #446	; 0x1be
 800c1be:	4413      	add	r3, r2
 800c1c0:	633b      	str	r3, [r7, #48]	; 0x30
			br[i] = pt[4] ? LD_DWORD(&pt[8]) : 0;
 800c1c2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c1c4:	3304      	adds	r3, #4
 800c1c6:	781b      	ldrb	r3, [r3, #0]
 800c1c8:	2b00      	cmp	r3, #0
 800c1ca:	d012      	beq.n	800c1f2 <find_volume+0x17e>
 800c1cc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c1ce:	330b      	adds	r3, #11
 800c1d0:	781b      	ldrb	r3, [r3, #0]
 800c1d2:	061a      	lsls	r2, r3, #24
 800c1d4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c1d6:	330a      	adds	r3, #10
 800c1d8:	781b      	ldrb	r3, [r3, #0]
 800c1da:	041b      	lsls	r3, r3, #16
 800c1dc:	4313      	orrs	r3, r2
 800c1de:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800c1e0:	3209      	adds	r2, #9
 800c1e2:	7812      	ldrb	r2, [r2, #0]
 800c1e4:	0212      	lsls	r2, r2, #8
 800c1e6:	4313      	orrs	r3, r2
 800c1e8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800c1ea:	3208      	adds	r2, #8
 800c1ec:	7812      	ldrb	r2, [r2, #0]
 800c1ee:	431a      	orrs	r2, r3
 800c1f0:	e000      	b.n	800c1f4 <find_volume+0x180>
 800c1f2:	2200      	movs	r2, #0
 800c1f4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800c1f6:	009b      	lsls	r3, r3, #2
 800c1f8:	f107 0158 	add.w	r1, r7, #88	; 0x58
 800c1fc:	440b      	add	r3, r1
 800c1fe:	f843 2c44 	str.w	r2, [r3, #-68]
		for (i = 0; i < 4; i++) {			/* Get partition offset */
 800c202:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800c204:	3301      	adds	r3, #1
 800c206:	643b      	str	r3, [r7, #64]	; 0x40
 800c208:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800c20a:	2b03      	cmp	r3, #3
 800c20c:	d9d2      	bls.n	800c1b4 <find_volume+0x140>
		}
		i = LD2PT(vol);						/* Partition number: 0:auto, 1-4:forced */
 800c20e:	2300      	movs	r3, #0
 800c210:	643b      	str	r3, [r7, #64]	; 0x40
		if (i) i--;
 800c212:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800c214:	2b00      	cmp	r3, #0
 800c216:	d002      	beq.n	800c21e <find_volume+0x1aa>
 800c218:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800c21a:	3b01      	subs	r3, #1
 800c21c:	643b      	str	r3, [r7, #64]	; 0x40
		do {								/* Find an FAT volume */
			bsect = br[i];
 800c21e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800c220:	009b      	lsls	r3, r3, #2
 800c222:	f107 0258 	add.w	r2, r7, #88	; 0x58
 800c226:	4413      	add	r3, r2
 800c228:	f853 3c44 	ldr.w	r3, [r3, #-68]
 800c22c:	653b      	str	r3, [r7, #80]	; 0x50
			fmt = bsect ? check_fs(fs, bsect) : 2;	/* Check the partition */
 800c22e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800c230:	2b00      	cmp	r3, #0
 800c232:	d005      	beq.n	800c240 <find_volume+0x1cc>
 800c234:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800c236:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800c238:	f7ff feae 	bl	800bf98 <check_fs>
 800c23c:	4603      	mov	r3, r0
 800c23e:	e000      	b.n	800c242 <find_volume+0x1ce>
 800c240:	2302      	movs	r3, #2
 800c242:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		} while (!LD2PT(vol) && fmt && ++i < 4);
 800c246:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800c24a:	2b00      	cmp	r3, #0
 800c24c:	d005      	beq.n	800c25a <find_volume+0x1e6>
 800c24e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800c250:	3301      	adds	r3, #1
 800c252:	643b      	str	r3, [r7, #64]	; 0x40
 800c254:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800c256:	2b03      	cmp	r3, #3
 800c258:	d9e1      	bls.n	800c21e <find_volume+0x1aa>
	}
	if (fmt == 3) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 800c25a:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800c25e:	2b03      	cmp	r3, #3
 800c260:	d101      	bne.n	800c266 <find_volume+0x1f2>
 800c262:	2301      	movs	r3, #1
 800c264:	e256      	b.n	800c714 <find_volume+0x6a0>
	if (fmt) return FR_NO_FILESYSTEM;		/* No FAT volume is found */
 800c266:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800c26a:	2b00      	cmp	r3, #0
 800c26c:	d001      	beq.n	800c272 <find_volume+0x1fe>
 800c26e:	230d      	movs	r3, #13
 800c270:	e250      	b.n	800c714 <find_volume+0x6a0>

	/* An FAT volume is found. Following code initializes the file system object */

	if (LD_WORD(fs->win.d8 + BPB_BytsPerSec) != SS(fs))	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 800c272:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c274:	7b1b      	ldrb	r3, [r3, #12]
 800c276:	021b      	lsls	r3, r3, #8
 800c278:	b21a      	sxth	r2, r3
 800c27a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c27c:	7adb      	ldrb	r3, [r3, #11]
 800c27e:	b21b      	sxth	r3, r3
 800c280:	4313      	orrs	r3, r2
 800c282:	b21a      	sxth	r2, r3
 800c284:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c286:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800c28a:	330a      	adds	r3, #10
 800c28c:	881b      	ldrh	r3, [r3, #0]
 800c28e:	b21b      	sxth	r3, r3
 800c290:	429a      	cmp	r2, r3
 800c292:	d001      	beq.n	800c298 <find_volume+0x224>
		return FR_NO_FILESYSTEM;
 800c294:	230d      	movs	r3, #13
 800c296:	e23d      	b.n	800c714 <find_volume+0x6a0>

	fasize = LD_WORD(fs->win.d8 + BPB_FATSz16);			/* Number of sectors per FAT */
 800c298:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c29a:	7ddb      	ldrb	r3, [r3, #23]
 800c29c:	021b      	lsls	r3, r3, #8
 800c29e:	b21a      	sxth	r2, r3
 800c2a0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c2a2:	7d9b      	ldrb	r3, [r3, #22]
 800c2a4:	b21b      	sxth	r3, r3
 800c2a6:	4313      	orrs	r3, r2
 800c2a8:	b21b      	sxth	r3, r3
 800c2aa:	b29b      	uxth	r3, r3
 800c2ac:	64fb      	str	r3, [r7, #76]	; 0x4c
	if (!fasize) fasize = LD_DWORD(fs->win.d8 + BPB_FATSz32);
 800c2ae:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800c2b0:	2b00      	cmp	r3, #0
 800c2b2:	d112      	bne.n	800c2da <find_volume+0x266>
 800c2b4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c2b6:	f893 3027 	ldrb.w	r3, [r3, #39]	; 0x27
 800c2ba:	061a      	lsls	r2, r3, #24
 800c2bc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c2be:	f893 3026 	ldrb.w	r3, [r3, #38]	; 0x26
 800c2c2:	041b      	lsls	r3, r3, #16
 800c2c4:	4313      	orrs	r3, r2
 800c2c6:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800c2c8:	f892 2025 	ldrb.w	r2, [r2, #37]	; 0x25
 800c2cc:	0212      	lsls	r2, r2, #8
 800c2ce:	4313      	orrs	r3, r2
 800c2d0:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800c2d2:	f892 2024 	ldrb.w	r2, [r2, #36]	; 0x24
 800c2d6:	4313      	orrs	r3, r2
 800c2d8:	64fb      	str	r3, [r7, #76]	; 0x4c
	fs->fsize = fasize;
 800c2da:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c2dc:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800c2e0:	3318      	adds	r3, #24
 800c2e2:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800c2e4:	601a      	str	r2, [r3, #0]

	fs->n_fats = fs->win.d8[BPB_NumFATs];					/* Number of FAT copies */
 800c2e6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c2e8:	7c1a      	ldrb	r2, [r3, #16]
 800c2ea:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c2ec:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800c2f0:	3303      	adds	r3, #3
 800c2f2:	701a      	strb	r2, [r3, #0]
	if (fs->n_fats != 1 && fs->n_fats != 2)				/* (Must be 1 or 2) */
 800c2f4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c2f6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800c2fa:	3303      	adds	r3, #3
 800c2fc:	781b      	ldrb	r3, [r3, #0]
 800c2fe:	2b01      	cmp	r3, #1
 800c300:	d008      	beq.n	800c314 <find_volume+0x2a0>
 800c302:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c304:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800c308:	3303      	adds	r3, #3
 800c30a:	781b      	ldrb	r3, [r3, #0]
 800c30c:	2b02      	cmp	r3, #2
 800c30e:	d001      	beq.n	800c314 <find_volume+0x2a0>
		return FR_NO_FILESYSTEM;
 800c310:	230d      	movs	r3, #13
 800c312:	e1ff      	b.n	800c714 <find_volume+0x6a0>
	fasize *= fs->n_fats;								/* Number of sectors for FAT area */
 800c314:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c316:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800c31a:	3303      	adds	r3, #3
 800c31c:	781b      	ldrb	r3, [r3, #0]
 800c31e:	461a      	mov	r2, r3
 800c320:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800c322:	fb02 f303 	mul.w	r3, r2, r3
 800c326:	64fb      	str	r3, [r7, #76]	; 0x4c

	fs->csize = fs->win.d8[BPB_SecPerClus];				/* Number of sectors per cluster */
 800c328:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c32a:	7b5a      	ldrb	r2, [r3, #13]
 800c32c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c32e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800c332:	3302      	adds	r3, #2
 800c334:	701a      	strb	r2, [r3, #0]
	if (!fs->csize || (fs->csize & (fs->csize - 1)))	/* (Must be power of 2) */
 800c336:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c338:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800c33c:	3302      	adds	r3, #2
 800c33e:	781b      	ldrb	r3, [r3, #0]
 800c340:	2b00      	cmp	r3, #0
 800c342:	d00e      	beq.n	800c362 <find_volume+0x2ee>
 800c344:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c346:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800c34a:	3302      	adds	r3, #2
 800c34c:	781b      	ldrb	r3, [r3, #0]
 800c34e:	461a      	mov	r2, r3
 800c350:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c352:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800c356:	3302      	adds	r3, #2
 800c358:	781b      	ldrb	r3, [r3, #0]
 800c35a:	3b01      	subs	r3, #1
 800c35c:	4013      	ands	r3, r2
 800c35e:	2b00      	cmp	r3, #0
 800c360:	d004      	beq.n	800c36c <find_volume+0x2f8>
		return FR_NO_FILESYSTEM;
 800c362:	230d      	movs	r3, #13
 800c364:	e1d6      	b.n	800c714 <find_volume+0x6a0>
 800c366:	bf00      	nop
 800c368:	20000238 	.word	0x20000238

	fs->n_rootdir = LD_WORD(fs->win.d8 + BPB_RootEntCnt);	/* Number of root directory entries */
 800c36c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c36e:	7c9b      	ldrb	r3, [r3, #18]
 800c370:	021b      	lsls	r3, r3, #8
 800c372:	b21a      	sxth	r2, r3
 800c374:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c376:	7c5b      	ldrb	r3, [r3, #17]
 800c378:	b21b      	sxth	r3, r3
 800c37a:	4313      	orrs	r3, r2
 800c37c:	b21b      	sxth	r3, r3
 800c37e:	b29a      	uxth	r2, r3
 800c380:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c382:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800c386:	3308      	adds	r3, #8
 800c388:	801a      	strh	r2, [r3, #0]
	if (fs->n_rootdir % (SS(fs) / SZ_DIRE))				/* (Must be sector aligned) */
 800c38a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c38c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800c390:	3308      	adds	r3, #8
 800c392:	881a      	ldrh	r2, [r3, #0]
 800c394:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c396:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800c39a:	330a      	adds	r3, #10
 800c39c:	881b      	ldrh	r3, [r3, #0]
 800c39e:	095b      	lsrs	r3, r3, #5
 800c3a0:	b29b      	uxth	r3, r3
 800c3a2:	fbb2 f1f3 	udiv	r1, r2, r3
 800c3a6:	fb03 f301 	mul.w	r3, r3, r1
 800c3aa:	1ad3      	subs	r3, r2, r3
 800c3ac:	b29b      	uxth	r3, r3
 800c3ae:	2b00      	cmp	r3, #0
 800c3b0:	d001      	beq.n	800c3b6 <find_volume+0x342>
		return FR_NO_FILESYSTEM;
 800c3b2:	230d      	movs	r3, #13
 800c3b4:	e1ae      	b.n	800c714 <find_volume+0x6a0>

	tsect = LD_WORD(fs->win.d8 + BPB_TotSec16);			/* Number of sectors on the volume */
 800c3b6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c3b8:	7d1b      	ldrb	r3, [r3, #20]
 800c3ba:	021b      	lsls	r3, r3, #8
 800c3bc:	b21a      	sxth	r2, r3
 800c3be:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c3c0:	7cdb      	ldrb	r3, [r3, #19]
 800c3c2:	b21b      	sxth	r3, r3
 800c3c4:	4313      	orrs	r3, r2
 800c3c6:	b21b      	sxth	r3, r3
 800c3c8:	b29b      	uxth	r3, r3
 800c3ca:	64bb      	str	r3, [r7, #72]	; 0x48
	if (!tsect) tsect = LD_DWORD(fs->win.d8 + BPB_TotSec32);
 800c3cc:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800c3ce:	2b00      	cmp	r3, #0
 800c3d0:	d112      	bne.n	800c3f8 <find_volume+0x384>
 800c3d2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c3d4:	f893 3023 	ldrb.w	r3, [r3, #35]	; 0x23
 800c3d8:	061a      	lsls	r2, r3, #24
 800c3da:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c3dc:	f893 3022 	ldrb.w	r3, [r3, #34]	; 0x22
 800c3e0:	041b      	lsls	r3, r3, #16
 800c3e2:	4313      	orrs	r3, r2
 800c3e4:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800c3e6:	f892 2021 	ldrb.w	r2, [r2, #33]	; 0x21
 800c3ea:	0212      	lsls	r2, r2, #8
 800c3ec:	4313      	orrs	r3, r2
 800c3ee:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800c3f0:	f892 2020 	ldrb.w	r2, [r2, #32]
 800c3f4:	4313      	orrs	r3, r2
 800c3f6:	64bb      	str	r3, [r7, #72]	; 0x48

	nrsv = LD_WORD(fs->win.d8 + BPB_RsvdSecCnt);			/* Number of reserved sectors */
 800c3f8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c3fa:	7bdb      	ldrb	r3, [r3, #15]
 800c3fc:	021b      	lsls	r3, r3, #8
 800c3fe:	b21a      	sxth	r2, r3
 800c400:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c402:	7b9b      	ldrb	r3, [r3, #14]
 800c404:	b21b      	sxth	r3, r3
 800c406:	4313      	orrs	r3, r2
 800c408:	b21b      	sxth	r3, r3
 800c40a:	85fb      	strh	r3, [r7, #46]	; 0x2e
	if (!nrsv) return FR_NO_FILESYSTEM;					/* (Must not be 0) */
 800c40c:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800c40e:	2b00      	cmp	r3, #0
 800c410:	d101      	bne.n	800c416 <find_volume+0x3a2>
 800c412:	230d      	movs	r3, #13
 800c414:	e17e      	b.n	800c714 <find_volume+0x6a0>

	/* Determine the FAT sub type */
	sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZ_DIRE);	/* RSV + FAT + DIR */
 800c416:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 800c418:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800c41a:	441a      	add	r2, r3
 800c41c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c41e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800c422:	3308      	adds	r3, #8
 800c424:	8819      	ldrh	r1, [r3, #0]
 800c426:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c428:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800c42c:	330a      	adds	r3, #10
 800c42e:	881b      	ldrh	r3, [r3, #0]
 800c430:	095b      	lsrs	r3, r3, #5
 800c432:	b29b      	uxth	r3, r3
 800c434:	fbb1 f3f3 	udiv	r3, r1, r3
 800c438:	b29b      	uxth	r3, r3
 800c43a:	4413      	add	r3, r2
 800c43c:	62bb      	str	r3, [r7, #40]	; 0x28
	if (tsect < sysect) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 800c43e:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800c440:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c442:	429a      	cmp	r2, r3
 800c444:	d201      	bcs.n	800c44a <find_volume+0x3d6>
 800c446:	230d      	movs	r3, #13
 800c448:	e164      	b.n	800c714 <find_volume+0x6a0>
	nclst = (tsect - sysect) / fs->csize;				/* Number of clusters */
 800c44a:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800c44c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c44e:	1ad2      	subs	r2, r2, r3
 800c450:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c452:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800c456:	3302      	adds	r3, #2
 800c458:	781b      	ldrb	r3, [r3, #0]
 800c45a:	fbb2 f3f3 	udiv	r3, r2, r3
 800c45e:	627b      	str	r3, [r7, #36]	; 0x24
	if (!nclst) return FR_NO_FILESYSTEM;				/* (Invalid volume size) */
 800c460:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c462:	2b00      	cmp	r3, #0
 800c464:	d101      	bne.n	800c46a <find_volume+0x3f6>
 800c466:	230d      	movs	r3, #13
 800c468:	e154      	b.n	800c714 <find_volume+0x6a0>
	fmt = FS_FAT12;
 800c46a:	2301      	movs	r3, #1
 800c46c:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	if (nclst >= MIN_FAT16) fmt = FS_FAT16;
 800c470:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c472:	f640 72f5 	movw	r2, #4085	; 0xff5
 800c476:	4293      	cmp	r3, r2
 800c478:	d902      	bls.n	800c480 <find_volume+0x40c>
 800c47a:	2302      	movs	r3, #2
 800c47c:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	if (nclst >= MIN_FAT32) fmt = FS_FAT32;
 800c480:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c482:	f64f 72f5 	movw	r2, #65525	; 0xfff5
 800c486:	4293      	cmp	r3, r2
 800c488:	d902      	bls.n	800c490 <find_volume+0x41c>
 800c48a:	2303      	movs	r3, #3
 800c48c:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57

	/* Boundaries and Limits */
	fs->n_fatent = nclst + 2;							/* Number of FAT entries */
 800c490:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c492:	1c9a      	adds	r2, r3, #2
 800c494:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c496:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800c49a:	3314      	adds	r3, #20
 800c49c:	601a      	str	r2, [r3, #0]
	fs->volbase = bsect;								/* Volume start sector */
 800c49e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c4a0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800c4a4:	331c      	adds	r3, #28
 800c4a6:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800c4a8:	601a      	str	r2, [r3, #0]
	fs->fatbase = bsect + nrsv; 						/* FAT start sector */
 800c4aa:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 800c4ac:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800c4ae:	441a      	add	r2, r3
 800c4b0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c4b2:	f503 5381 	add.w	r3, r3, #4128	; 0x1020
 800c4b6:	601a      	str	r2, [r3, #0]
	fs->database = bsect + sysect;						/* Data start sector */
 800c4b8:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800c4ba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c4bc:	441a      	add	r2, r3
 800c4be:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c4c0:	f503 5381 	add.w	r3, r3, #4128	; 0x1020
 800c4c4:	3308      	adds	r3, #8
 800c4c6:	601a      	str	r2, [r3, #0]
	if (fmt == FS_FAT32) {
 800c4c8:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800c4cc:	2b03      	cmp	r3, #3
 800c4ce:	d127      	bne.n	800c520 <find_volume+0x4ac>
		if (fs->n_rootdir) return FR_NO_FILESYSTEM;		/* (BPB_RootEntCnt must be 0) */
 800c4d0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c4d2:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800c4d6:	3308      	adds	r3, #8
 800c4d8:	881b      	ldrh	r3, [r3, #0]
 800c4da:	2b00      	cmp	r3, #0
 800c4dc:	d001      	beq.n	800c4e2 <find_volume+0x46e>
 800c4de:	230d      	movs	r3, #13
 800c4e0:	e118      	b.n	800c714 <find_volume+0x6a0>
		fs->dirbase = LD_DWORD(fs->win.d8 + BPB_RootClus);	/* Root directory start cluster */
 800c4e2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c4e4:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800c4e8:	061a      	lsls	r2, r3, #24
 800c4ea:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c4ec:	f893 302e 	ldrb.w	r3, [r3, #46]	; 0x2e
 800c4f0:	041b      	lsls	r3, r3, #16
 800c4f2:	4313      	orrs	r3, r2
 800c4f4:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800c4f6:	f892 202d 	ldrb.w	r2, [r2, #45]	; 0x2d
 800c4fa:	0212      	lsls	r2, r2, #8
 800c4fc:	4313      	orrs	r3, r2
 800c4fe:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800c500:	f892 202c 	ldrb.w	r2, [r2, #44]	; 0x2c
 800c504:	431a      	orrs	r2, r3
 800c506:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c508:	f503 5381 	add.w	r3, r3, #4128	; 0x1020
 800c50c:	3304      	adds	r3, #4
 800c50e:	601a      	str	r2, [r3, #0]
		szbfat = fs->n_fatent * 4;						/* (Needed FAT size) */
 800c510:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c512:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800c516:	3314      	adds	r3, #20
 800c518:	681b      	ldr	r3, [r3, #0]
 800c51a:	009b      	lsls	r3, r3, #2
 800c51c:	647b      	str	r3, [r7, #68]	; 0x44
 800c51e:	e030      	b.n	800c582 <find_volume+0x50e>
	} else {
		if (!fs->n_rootdir)	return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must not be 0) */
 800c520:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c522:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800c526:	3308      	adds	r3, #8
 800c528:	881b      	ldrh	r3, [r3, #0]
 800c52a:	2b00      	cmp	r3, #0
 800c52c:	d101      	bne.n	800c532 <find_volume+0x4be>
 800c52e:	230d      	movs	r3, #13
 800c530:	e0f0      	b.n	800c714 <find_volume+0x6a0>
		fs->dirbase = fs->fatbase + fasize;				/* Root directory start sector */
 800c532:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c534:	f503 5381 	add.w	r3, r3, #4128	; 0x1020
 800c538:	681a      	ldr	r2, [r3, #0]
 800c53a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800c53c:	441a      	add	r2, r3
 800c53e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c540:	f503 5381 	add.w	r3, r3, #4128	; 0x1020
 800c544:	3304      	adds	r3, #4
 800c546:	601a      	str	r2, [r3, #0]
		szbfat = (fmt == FS_FAT16) ?					/* (Needed FAT size) */
			fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 800c548:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800c54c:	2b02      	cmp	r3, #2
 800c54e:	d106      	bne.n	800c55e <find_volume+0x4ea>
 800c550:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c552:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800c556:	3314      	adds	r3, #20
 800c558:	681b      	ldr	r3, [r3, #0]
 800c55a:	005b      	lsls	r3, r3, #1
 800c55c:	e010      	b.n	800c580 <find_volume+0x50c>
 800c55e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c560:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800c564:	3314      	adds	r3, #20
 800c566:	681a      	ldr	r2, [r3, #0]
 800c568:	4613      	mov	r3, r2
 800c56a:	005b      	lsls	r3, r3, #1
 800c56c:	4413      	add	r3, r2
 800c56e:	085a      	lsrs	r2, r3, #1
 800c570:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c572:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800c576:	3314      	adds	r3, #20
 800c578:	681b      	ldr	r3, [r3, #0]
 800c57a:	f003 0301 	and.w	r3, r3, #1
 800c57e:	4413      	add	r3, r2
		szbfat = (fmt == FS_FAT16) ?					/* (Needed FAT size) */
 800c580:	647b      	str	r3, [r7, #68]	; 0x44
	}
	if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs))	/* (BPB_FATSz must not be less than the size needed) */
 800c582:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c584:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800c588:	3318      	adds	r3, #24
 800c58a:	681a      	ldr	r2, [r3, #0]
 800c58c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c58e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800c592:	330a      	adds	r3, #10
 800c594:	881b      	ldrh	r3, [r3, #0]
 800c596:	4619      	mov	r1, r3
 800c598:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800c59a:	440b      	add	r3, r1
 800c59c:	1e59      	subs	r1, r3, #1
 800c59e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c5a0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800c5a4:	330a      	adds	r3, #10
 800c5a6:	881b      	ldrh	r3, [r3, #0]
 800c5a8:	fbb1 f3f3 	udiv	r3, r1, r3
 800c5ac:	429a      	cmp	r2, r3
 800c5ae:	d201      	bcs.n	800c5b4 <find_volume+0x540>
		return FR_NO_FILESYSTEM;
 800c5b0:	230d      	movs	r3, #13
 800c5b2:	e0af      	b.n	800c714 <find_volume+0x6a0>

#if !_FS_READONLY
	/* Initialize cluster allocation information */
	fs->last_clust = fs->free_clust = 0xFFFFFFFF;
 800c5b4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c5b6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800c5ba:	3310      	adds	r3, #16
 800c5bc:	f04f 32ff 	mov.w	r2, #4294967295
 800c5c0:	601a      	str	r2, [r3, #0]
 800c5c2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c5c4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800c5c8:	3310      	adds	r3, #16
 800c5ca:	681a      	ldr	r2, [r3, #0]
 800c5cc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c5ce:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800c5d2:	330c      	adds	r3, #12
 800c5d4:	601a      	str	r2, [r3, #0]

	/* Get fsinfo if available */
	fs->fsi_flag = 0x80;
 800c5d6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c5d8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800c5dc:	3305      	adds	r3, #5
 800c5de:	2280      	movs	r2, #128	; 0x80
 800c5e0:	701a      	strb	r2, [r3, #0]
#if (_FS_NOFSINFO & 3) != 3
	if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo is 1 */
 800c5e2:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800c5e6:	2b03      	cmp	r3, #3
 800c5e8:	d17d      	bne.n	800c6e6 <find_volume+0x672>
		&& LD_WORD(fs->win.d8 + BPB_FSInfo) == 1
 800c5ea:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c5ec:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 800c5f0:	021b      	lsls	r3, r3, #8
 800c5f2:	b21a      	sxth	r2, r3
 800c5f4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c5f6:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800c5fa:	b21b      	sxth	r3, r3
 800c5fc:	4313      	orrs	r3, r2
 800c5fe:	b21b      	sxth	r3, r3
 800c600:	2b01      	cmp	r3, #1
 800c602:	d170      	bne.n	800c6e6 <find_volume+0x672>
		&& move_window(fs, bsect + 1) == FR_OK)
 800c604:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800c606:	3301      	adds	r3, #1
 800c608:	4619      	mov	r1, r3
 800c60a:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800c60c:	f7fd fed8 	bl	800a3c0 <move_window>
 800c610:	4603      	mov	r3, r0
 800c612:	2b00      	cmp	r3, #0
 800c614:	d167      	bne.n	800c6e6 <find_volume+0x672>
	{
		fs->fsi_flag = 0;
 800c616:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c618:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800c61c:	3305      	adds	r3, #5
 800c61e:	2200      	movs	r2, #0
 800c620:	701a      	strb	r2, [r3, #0]
		if (LD_WORD(fs->win.d8 + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 800c622:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c624:	f893 31ff 	ldrb.w	r3, [r3, #511]	; 0x1ff
 800c628:	021b      	lsls	r3, r3, #8
 800c62a:	b21a      	sxth	r2, r3
 800c62c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c62e:	f893 31fe 	ldrb.w	r3, [r3, #510]	; 0x1fe
 800c632:	b21b      	sxth	r3, r3
 800c634:	4313      	orrs	r3, r2
 800c636:	b21b      	sxth	r3, r3
 800c638:	4a38      	ldr	r2, [pc, #224]	; (800c71c <find_volume+0x6a8>)
 800c63a:	4293      	cmp	r3, r2
 800c63c:	d153      	bne.n	800c6e6 <find_volume+0x672>
			&& LD_DWORD(fs->win.d8 + FSI_LeadSig) == 0x41615252
 800c63e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c640:	78db      	ldrb	r3, [r3, #3]
 800c642:	061a      	lsls	r2, r3, #24
 800c644:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c646:	789b      	ldrb	r3, [r3, #2]
 800c648:	041b      	lsls	r3, r3, #16
 800c64a:	4313      	orrs	r3, r2
 800c64c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800c64e:	7852      	ldrb	r2, [r2, #1]
 800c650:	0212      	lsls	r2, r2, #8
 800c652:	4313      	orrs	r3, r2
 800c654:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800c656:	7812      	ldrb	r2, [r2, #0]
 800c658:	4313      	orrs	r3, r2
 800c65a:	4a31      	ldr	r2, [pc, #196]	; (800c720 <find_volume+0x6ac>)
 800c65c:	4293      	cmp	r3, r2
 800c65e:	d142      	bne.n	800c6e6 <find_volume+0x672>
			&& LD_DWORD(fs->win.d8 + FSI_StrucSig) == 0x61417272)
 800c660:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c662:	f893 31e7 	ldrb.w	r3, [r3, #487]	; 0x1e7
 800c666:	061a      	lsls	r2, r3, #24
 800c668:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c66a:	f893 31e6 	ldrb.w	r3, [r3, #486]	; 0x1e6
 800c66e:	041b      	lsls	r3, r3, #16
 800c670:	4313      	orrs	r3, r2
 800c672:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800c674:	f892 21e5 	ldrb.w	r2, [r2, #485]	; 0x1e5
 800c678:	0212      	lsls	r2, r2, #8
 800c67a:	4313      	orrs	r3, r2
 800c67c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800c67e:	f892 21e4 	ldrb.w	r2, [r2, #484]	; 0x1e4
 800c682:	4313      	orrs	r3, r2
 800c684:	4a27      	ldr	r2, [pc, #156]	; (800c724 <find_volume+0x6b0>)
 800c686:	4293      	cmp	r3, r2
 800c688:	d12d      	bne.n	800c6e6 <find_volume+0x672>
		{
#if (_FS_NOFSINFO & 1) == 0
			fs->free_clust = LD_DWORD(fs->win.d8 + FSI_Free_Count);
 800c68a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c68c:	f893 31eb 	ldrb.w	r3, [r3, #491]	; 0x1eb
 800c690:	061a      	lsls	r2, r3, #24
 800c692:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c694:	f893 31ea 	ldrb.w	r3, [r3, #490]	; 0x1ea
 800c698:	041b      	lsls	r3, r3, #16
 800c69a:	4313      	orrs	r3, r2
 800c69c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800c69e:	f892 21e9 	ldrb.w	r2, [r2, #489]	; 0x1e9
 800c6a2:	0212      	lsls	r2, r2, #8
 800c6a4:	4313      	orrs	r3, r2
 800c6a6:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800c6a8:	f892 21e8 	ldrb.w	r2, [r2, #488]	; 0x1e8
 800c6ac:	431a      	orrs	r2, r3
 800c6ae:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c6b0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800c6b4:	3310      	adds	r3, #16
 800c6b6:	601a      	str	r2, [r3, #0]
#endif
#if (_FS_NOFSINFO & 2) == 0
			fs->last_clust = LD_DWORD(fs->win.d8 + FSI_Nxt_Free);
 800c6b8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c6ba:	f893 31ef 	ldrb.w	r3, [r3, #495]	; 0x1ef
 800c6be:	061a      	lsls	r2, r3, #24
 800c6c0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c6c2:	f893 31ee 	ldrb.w	r3, [r3, #494]	; 0x1ee
 800c6c6:	041b      	lsls	r3, r3, #16
 800c6c8:	4313      	orrs	r3, r2
 800c6ca:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800c6cc:	f892 21ed 	ldrb.w	r2, [r2, #493]	; 0x1ed
 800c6d0:	0212      	lsls	r2, r2, #8
 800c6d2:	4313      	orrs	r3, r2
 800c6d4:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800c6d6:	f892 21ec 	ldrb.w	r2, [r2, #492]	; 0x1ec
 800c6da:	431a      	orrs	r2, r3
 800c6dc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c6de:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800c6e2:	330c      	adds	r3, #12
 800c6e4:	601a      	str	r2, [r3, #0]
#endif
		}
	}
#endif
#endif
	fs->fs_type = fmt;	/* FAT sub-type */
 800c6e6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c6e8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800c6ec:	f897 2057 	ldrb.w	r2, [r7, #87]	; 0x57
 800c6f0:	701a      	strb	r2, [r3, #0]
	fs->id = ++Fsid;	/* File system mount ID */
 800c6f2:	4b0d      	ldr	r3, [pc, #52]	; (800c728 <find_volume+0x6b4>)
 800c6f4:	881b      	ldrh	r3, [r3, #0]
 800c6f6:	3301      	adds	r3, #1
 800c6f8:	b29a      	uxth	r2, r3
 800c6fa:	4b0b      	ldr	r3, [pc, #44]	; (800c728 <find_volume+0x6b4>)
 800c6fc:	801a      	strh	r2, [r3, #0]
 800c6fe:	4b0a      	ldr	r3, [pc, #40]	; (800c728 <find_volume+0x6b4>)
 800c700:	881a      	ldrh	r2, [r3, #0]
 800c702:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c704:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800c708:	3306      	adds	r3, #6
 800c70a:	801a      	strh	r2, [r3, #0]
#if _FS_RPATH
	fs->cdir = 0;		/* Set current directory to root */
#endif
#if _FS_LOCK			/* Clear file lock semaphores */
	clear_lock(fs);
 800c70c:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800c70e:	f7fd fdd3 	bl	800a2b8 <clear_lock>
#endif

	return FR_OK;
 800c712:	2300      	movs	r3, #0
}
 800c714:	4618      	mov	r0, r3
 800c716:	3758      	adds	r7, #88	; 0x58
 800c718:	46bd      	mov	sp, r7
 800c71a:	bd80      	pop	{r7, pc}
 800c71c:	ffffaa55 	.word	0xffffaa55
 800c720:	41615252 	.word	0x41615252
 800c724:	61417272 	.word	0x61417272
 800c728:	2000023c 	.word	0x2000023c

0800c72c <validate>:

static
FRESULT validate (	/* FR_OK(0): The object is valid, !=0: Invalid */
	void* obj		/* Pointer to the object FIL/DIR to check validity */
)
{
 800c72c:	b580      	push	{r7, lr}
 800c72e:	b084      	sub	sp, #16
 800c730:	af00      	add	r7, sp, #0
 800c732:	6078      	str	r0, [r7, #4]
	FIL *fil = (FIL*)obj;	/* Assuming offset of .fs and .id in the FIL/DIR structure is identical */
 800c734:	687b      	ldr	r3, [r7, #4]
 800c736:	60fb      	str	r3, [r7, #12]


	if (!fil || !fil->fs || !fil->fs->fs_type || fil->fs->id != fil->id || (disk_status(fil->fs->drv) & STA_NOINIT))
 800c738:	68fb      	ldr	r3, [r7, #12]
 800c73a:	2b00      	cmp	r3, #0
 800c73c:	d02d      	beq.n	800c79a <validate+0x6e>
 800c73e:	68fb      	ldr	r3, [r7, #12]
 800c740:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800c744:	681b      	ldr	r3, [r3, #0]
 800c746:	2b00      	cmp	r3, #0
 800c748:	d027      	beq.n	800c79a <validate+0x6e>
 800c74a:	68fb      	ldr	r3, [r7, #12]
 800c74c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800c750:	681b      	ldr	r3, [r3, #0]
 800c752:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800c756:	781b      	ldrb	r3, [r3, #0]
 800c758:	2b00      	cmp	r3, #0
 800c75a:	d01e      	beq.n	800c79a <validate+0x6e>
 800c75c:	68fb      	ldr	r3, [r7, #12]
 800c75e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800c762:	681b      	ldr	r3, [r3, #0]
 800c764:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800c768:	3306      	adds	r3, #6
 800c76a:	881a      	ldrh	r2, [r3, #0]
 800c76c:	68fb      	ldr	r3, [r7, #12]
 800c76e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800c772:	3304      	adds	r3, #4
 800c774:	881b      	ldrh	r3, [r3, #0]
 800c776:	429a      	cmp	r2, r3
 800c778:	d10f      	bne.n	800c79a <validate+0x6e>
 800c77a:	68fb      	ldr	r3, [r7, #12]
 800c77c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800c780:	681b      	ldr	r3, [r3, #0]
 800c782:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800c786:	3301      	adds	r3, #1
 800c788:	781b      	ldrb	r3, [r3, #0]
 800c78a:	4618      	mov	r0, r3
 800c78c:	f7fd fade 	bl	8009d4c <disk_status>
 800c790:	4603      	mov	r3, r0
 800c792:	f003 0301 	and.w	r3, r3, #1
 800c796:	2b00      	cmp	r3, #0
 800c798:	d001      	beq.n	800c79e <validate+0x72>
		return FR_INVALID_OBJECT;
 800c79a:	2309      	movs	r3, #9
 800c79c:	e000      	b.n	800c7a0 <validate+0x74>

	ENTER_FF(fil->fs);		/* Lock file system */

	return FR_OK;
 800c79e:	2300      	movs	r3, #0
}
 800c7a0:	4618      	mov	r0, r3
 800c7a2:	3710      	adds	r7, #16
 800c7a4:	46bd      	mov	sp, r7
 800c7a6:	bd80      	pop	{r7, pc}

0800c7a8 <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 800c7a8:	b580      	push	{r7, lr}
 800c7aa:	b088      	sub	sp, #32
 800c7ac:	af00      	add	r7, sp, #0
 800c7ae:	60f8      	str	r0, [r7, #12]
 800c7b0:	60b9      	str	r1, [r7, #8]
 800c7b2:	4613      	mov	r3, r2
 800c7b4:	71fb      	strb	r3, [r7, #7]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 800c7b6:	68bb      	ldr	r3, [r7, #8]
 800c7b8:	613b      	str	r3, [r7, #16]


	vol = get_ldnumber(&rp);
 800c7ba:	f107 0310 	add.w	r3, r7, #16
 800c7be:	4618      	mov	r0, r3
 800c7c0:	f7ff fba5 	bl	800bf0e <get_ldnumber>
 800c7c4:	61f8      	str	r0, [r7, #28]
	if (vol < 0) return FR_INVALID_DRIVE;
 800c7c6:	69fb      	ldr	r3, [r7, #28]
 800c7c8:	2b00      	cmp	r3, #0
 800c7ca:	da01      	bge.n	800c7d0 <f_mount+0x28>
 800c7cc:	230b      	movs	r3, #11
 800c7ce:	e02f      	b.n	800c830 <f_mount+0x88>
	cfs = FatFs[vol];					/* Pointer to fs object */
 800c7d0:	4a19      	ldr	r2, [pc, #100]	; (800c838 <f_mount+0x90>)
 800c7d2:	69fb      	ldr	r3, [r7, #28]
 800c7d4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800c7d8:	61bb      	str	r3, [r7, #24]

	if (cfs) {
 800c7da:	69bb      	ldr	r3, [r7, #24]
 800c7dc:	2b00      	cmp	r3, #0
 800c7de:	d007      	beq.n	800c7f0 <f_mount+0x48>
#if _FS_LOCK
		clear_lock(cfs);
 800c7e0:	69b8      	ldr	r0, [r7, #24]
 800c7e2:	f7fd fd69 	bl	800a2b8 <clear_lock>
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 800c7e6:	69bb      	ldr	r3, [r7, #24]
 800c7e8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800c7ec:	2200      	movs	r2, #0
 800c7ee:	701a      	strb	r2, [r3, #0]
	}

	if (fs) {
 800c7f0:	68fb      	ldr	r3, [r7, #12]
 800c7f2:	2b00      	cmp	r3, #0
 800c7f4:	d004      	beq.n	800c800 <f_mount+0x58>
		fs->fs_type = 0;				/* Clear new fs object */
 800c7f6:	68fb      	ldr	r3, [r7, #12]
 800c7f8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800c7fc:	2200      	movs	r2, #0
 800c7fe:	701a      	strb	r2, [r3, #0]
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 800c800:	68fa      	ldr	r2, [r7, #12]
 800c802:	490d      	ldr	r1, [pc, #52]	; (800c838 <f_mount+0x90>)
 800c804:	69fb      	ldr	r3, [r7, #28]
 800c806:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 800c80a:	68fb      	ldr	r3, [r7, #12]
 800c80c:	2b00      	cmp	r3, #0
 800c80e:	d002      	beq.n	800c816 <f_mount+0x6e>
 800c810:	79fb      	ldrb	r3, [r7, #7]
 800c812:	2b01      	cmp	r3, #1
 800c814:	d001      	beq.n	800c81a <f_mount+0x72>
 800c816:	2300      	movs	r3, #0
 800c818:	e00a      	b.n	800c830 <f_mount+0x88>

	res = find_volume(&fs, &path, 0);	/* Force mounted the volume */
 800c81a:	f107 0108 	add.w	r1, r7, #8
 800c81e:	f107 030c 	add.w	r3, r7, #12
 800c822:	2200      	movs	r2, #0
 800c824:	4618      	mov	r0, r3
 800c826:	f7ff fc25 	bl	800c074 <find_volume>
 800c82a:	4603      	mov	r3, r0
 800c82c:	75fb      	strb	r3, [r7, #23]
	LEAVE_FF(fs, res);
 800c82e:	7dfb      	ldrb	r3, [r7, #23]
}
 800c830:	4618      	mov	r0, r3
 800c832:	3720      	adds	r7, #32
 800c834:	46bd      	mov	sp, r7
 800c836:	bd80      	pop	{r7, pc}
 800c838:	20000238 	.word	0x20000238

0800c83c <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 800c83c:	b580      	push	{r7, lr}
 800c83e:	f5ad 5d82 	sub.w	sp, sp, #4160	; 0x1040
 800c842:	b086      	sub	sp, #24
 800c844:	af00      	add	r7, sp, #0
 800c846:	f107 0318 	add.w	r3, r7, #24
 800c84a:	3b0c      	subs	r3, #12
 800c84c:	6018      	str	r0, [r3, #0]
 800c84e:	f107 0318 	add.w	r3, r7, #24
 800c852:	3b10      	subs	r3, #16
 800c854:	6019      	str	r1, [r3, #0]
 800c856:	f107 0318 	add.w	r3, r7, #24
 800c85a:	3b11      	subs	r3, #17
 800c85c:	701a      	strb	r2, [r3, #0]
#if !_FS_READONLY
	DWORD dw, cl;
#endif


	if (!fp) return FR_INVALID_OBJECT;
 800c85e:	f107 0318 	add.w	r3, r7, #24
 800c862:	3b0c      	subs	r3, #12
 800c864:	681b      	ldr	r3, [r3, #0]
 800c866:	2b00      	cmp	r3, #0
 800c868:	d101      	bne.n	800c86e <f_open+0x32>
 800c86a:	2309      	movs	r3, #9
 800c86c:	e319      	b.n	800cea2 <f_open+0x666>
	fp->fs = 0;			/* Clear file object */
 800c86e:	f107 0318 	add.w	r3, r7, #24
 800c872:	3b0c      	subs	r3, #12
 800c874:	681b      	ldr	r3, [r3, #0]
 800c876:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800c87a:	2200      	movs	r2, #0
 800c87c:	601a      	str	r2, [r3, #0]

	/* Get logical drive number */
#if !_FS_READONLY
	mode &= FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW;
 800c87e:	f107 0318 	add.w	r3, r7, #24
 800c882:	3b11      	subs	r3, #17
 800c884:	f107 0218 	add.w	r2, r7, #24
 800c888:	3a11      	subs	r2, #17
 800c88a:	7812      	ldrb	r2, [r2, #0]
 800c88c:	f002 021f 	and.w	r2, r2, #31
 800c890:	701a      	strb	r2, [r3, #0]
	res = find_volume(&dj.fs, &path, (BYTE)(mode & ~FA_READ));
 800c892:	f107 0318 	add.w	r3, r7, #24
 800c896:	3b11      	subs	r3, #17
 800c898:	781b      	ldrb	r3, [r3, #0]
 800c89a:	f023 0301 	bic.w	r3, r3, #1
 800c89e:	b2da      	uxtb	r2, r3
 800c8a0:	f107 0118 	add.w	r1, r7, #24
 800c8a4:	3910      	subs	r1, #16
 800c8a6:	f107 0338 	add.w	r3, r7, #56	; 0x38
 800c8aa:	3b18      	subs	r3, #24
 800c8ac:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800c8b0:	4618      	mov	r0, r3
 800c8b2:	f7ff fbdf 	bl	800c074 <find_volume>
 800c8b6:	4603      	mov	r3, r0
 800c8b8:	f507 5282 	add.w	r2, r7, #4160	; 0x1040
 800c8bc:	f102 0217 	add.w	r2, r2, #23
 800c8c0:	7013      	strb	r3, [r2, #0]
#else
	mode &= FA_READ;
	res = find_volume(&dj.fs, &path, 0);
#endif
	if (res == FR_OK) {
 800c8c2:	f507 5382 	add.w	r3, r7, #4160	; 0x1040
 800c8c6:	f103 0317 	add.w	r3, r3, #23
 800c8ca:	781b      	ldrb	r3, [r3, #0]
 800c8cc:	2b00      	cmp	r3, #0
 800c8ce:	f040 82e3 	bne.w	800ce98 <f_open+0x65c>
		INIT_BUF(dj);
 800c8d2:	f107 0338 	add.w	r3, r7, #56	; 0x38
 800c8d6:	3b18      	subs	r3, #24
 800c8d8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800c8dc:	3318      	adds	r3, #24
 800c8de:	f107 0218 	add.w	r2, r7, #24
 800c8e2:	3a04      	subs	r2, #4
 800c8e4:	601a      	str	r2, [r3, #0]
 800c8e6:	f107 0338 	add.w	r3, r7, #56	; 0x38
 800c8ea:	3b18      	subs	r3, #24
 800c8ec:	f503 5381 	add.w	r3, r3, #4128	; 0x1020
 800c8f0:	4ad1      	ldr	r2, [pc, #836]	; (800cc38 <f_open+0x3fc>)
 800c8f2:	601a      	str	r2, [r3, #0]
		res = follow_path(&dj, path);	/* Follow the file path */
 800c8f4:	f107 0318 	add.w	r3, r7, #24
 800c8f8:	3b10      	subs	r3, #16
 800c8fa:	681a      	ldr	r2, [r3, #0]
 800c8fc:	f107 0338 	add.w	r3, r7, #56	; 0x38
 800c900:	3b18      	subs	r3, #24
 800c902:	4611      	mov	r1, r2
 800c904:	4618      	mov	r0, r3
 800c906:	f7ff fa89 	bl	800be1c <follow_path>
 800c90a:	4603      	mov	r3, r0
 800c90c:	f507 5282 	add.w	r2, r7, #4160	; 0x1040
 800c910:	f102 0217 	add.w	r2, r2, #23
 800c914:	7013      	strb	r3, [r2, #0]
		dir = dj.dir;
 800c916:	f107 0338 	add.w	r3, r7, #56	; 0x38
 800c91a:	3b18      	subs	r3, #24
 800c91c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800c920:	3314      	adds	r3, #20
 800c922:	681b      	ldr	r3, [r3, #0]
 800c924:	f507 5282 	add.w	r2, r7, #4160	; 0x1040
 800c928:	f102 0210 	add.w	r2, r2, #16
 800c92c:	6013      	str	r3, [r2, #0]
#if !_FS_READONLY	/* R/W configuration */
		if (res == FR_OK) {
 800c92e:	f507 5382 	add.w	r3, r7, #4160	; 0x1040
 800c932:	f103 0317 	add.w	r3, r3, #23
 800c936:	781b      	ldrb	r3, [r3, #0]
 800c938:	2b00      	cmp	r3, #0
 800c93a:	d126      	bne.n	800c98a <f_open+0x14e>
			if (!dir)	/* Default directory itself */
 800c93c:	f507 5382 	add.w	r3, r7, #4160	; 0x1040
 800c940:	f103 0310 	add.w	r3, r3, #16
 800c944:	681b      	ldr	r3, [r3, #0]
 800c946:	2b00      	cmp	r3, #0
 800c948:	d106      	bne.n	800c958 <f_open+0x11c>
				res = FR_INVALID_NAME;
 800c94a:	2306      	movs	r3, #6
 800c94c:	f507 5282 	add.w	r2, r7, #4160	; 0x1040
 800c950:	f102 0217 	add.w	r2, r2, #23
 800c954:	7013      	strb	r3, [r2, #0]
 800c956:	e018      	b.n	800c98a <f_open+0x14e>
#if _FS_LOCK
			else
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 800c958:	f107 0318 	add.w	r3, r7, #24
 800c95c:	3b11      	subs	r3, #17
 800c95e:	781b      	ldrb	r3, [r3, #0]
 800c960:	f023 0301 	bic.w	r3, r3, #1
 800c964:	2b00      	cmp	r3, #0
 800c966:	bf14      	ite	ne
 800c968:	2301      	movne	r3, #1
 800c96a:	2300      	moveq	r3, #0
 800c96c:	b2db      	uxtb	r3, r3
 800c96e:	461a      	mov	r2, r3
 800c970:	f107 0338 	add.w	r3, r7, #56	; 0x38
 800c974:	3b18      	subs	r3, #24
 800c976:	4611      	mov	r1, r2
 800c978:	4618      	mov	r0, r3
 800c97a:	f7fd fb01 	bl	8009f80 <chk_lock>
 800c97e:	4603      	mov	r3, r0
 800c980:	f507 5282 	add.w	r2, r7, #4160	; 0x1040
 800c984:	f102 0217 	add.w	r2, r2, #23
 800c988:	7013      	strb	r3, [r2, #0]
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 800c98a:	f107 0318 	add.w	r3, r7, #24
 800c98e:	3b11      	subs	r3, #17
 800c990:	781b      	ldrb	r3, [r3, #0]
 800c992:	f003 031c 	and.w	r3, r3, #28
 800c996:	2b00      	cmp	r3, #0
 800c998:	f000 8150 	beq.w	800cc3c <f_open+0x400>
			if (res != FR_OK) {					/* No file, create new */
 800c99c:	f507 5382 	add.w	r3, r7, #4160	; 0x1040
 800c9a0:	f103 0317 	add.w	r3, r3, #23
 800c9a4:	781b      	ldrb	r3, [r3, #0]
 800c9a6:	2b00      	cmp	r3, #0
 800c9a8:	d030      	beq.n	800ca0c <f_open+0x1d0>
				if (res == FR_NO_FILE)			/* There is no file to open, create a new entry */
 800c9aa:	f507 5382 	add.w	r3, r7, #4160	; 0x1040
 800c9ae:	f103 0317 	add.w	r3, r3, #23
 800c9b2:	781b      	ldrb	r3, [r3, #0]
 800c9b4:	2b04      	cmp	r3, #4
 800c9b6:	d112      	bne.n	800c9de <f_open+0x1a2>
#if _FS_LOCK
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 800c9b8:	f7fd fb54 	bl	800a064 <enq_lock>
 800c9bc:	4603      	mov	r3, r0
 800c9be:	2b00      	cmp	r3, #0
 800c9c0:	d007      	beq.n	800c9d2 <f_open+0x196>
 800c9c2:	f107 0338 	add.w	r3, r7, #56	; 0x38
 800c9c6:	3b18      	subs	r3, #24
 800c9c8:	4618      	mov	r0, r3
 800c9ca:	f7fe ff35 	bl	800b838 <dir_register>
 800c9ce:	4603      	mov	r3, r0
 800c9d0:	e000      	b.n	800c9d4 <f_open+0x198>
 800c9d2:	2312      	movs	r3, #18
 800c9d4:	f507 5282 	add.w	r2, r7, #4160	; 0x1040
 800c9d8:	f102 0217 	add.w	r2, r2, #23
 800c9dc:	7013      	strb	r3, [r2, #0]
#else
					res = dir_register(&dj);
#endif
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 800c9de:	f107 0318 	add.w	r3, r7, #24
 800c9e2:	3b11      	subs	r3, #17
 800c9e4:	f107 0218 	add.w	r2, r7, #24
 800c9e8:	3a11      	subs	r2, #17
 800c9ea:	7812      	ldrb	r2, [r2, #0]
 800c9ec:	f042 0208 	orr.w	r2, r2, #8
 800c9f0:	701a      	strb	r2, [r3, #0]
				dir = dj.dir;					/* New entry */
 800c9f2:	f107 0338 	add.w	r3, r7, #56	; 0x38
 800c9f6:	3b18      	subs	r3, #24
 800c9f8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800c9fc:	3314      	adds	r3, #20
 800c9fe:	681b      	ldr	r3, [r3, #0]
 800ca00:	f507 5282 	add.w	r2, r7, #4160	; 0x1040
 800ca04:	f102 0210 	add.w	r2, r2, #16
 800ca08:	6013      	str	r3, [r2, #0]
 800ca0a:	e01f      	b.n	800ca4c <f_open+0x210>
			}
			else {								/* Any object is already existing */
				if (dir[DIR_Attr] & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 800ca0c:	f507 5382 	add.w	r3, r7, #4160	; 0x1040
 800ca10:	f103 0310 	add.w	r3, r3, #16
 800ca14:	681b      	ldr	r3, [r3, #0]
 800ca16:	330b      	adds	r3, #11
 800ca18:	781b      	ldrb	r3, [r3, #0]
 800ca1a:	f003 0311 	and.w	r3, r3, #17
 800ca1e:	2b00      	cmp	r3, #0
 800ca20:	d006      	beq.n	800ca30 <f_open+0x1f4>
					res = FR_DENIED;
 800ca22:	2307      	movs	r3, #7
 800ca24:	f507 5282 	add.w	r2, r7, #4160	; 0x1040
 800ca28:	f102 0217 	add.w	r2, r2, #23
 800ca2c:	7013      	strb	r3, [r2, #0]
 800ca2e:	e00d      	b.n	800ca4c <f_open+0x210>
				} else {
					if (mode & FA_CREATE_NEW)	/* Cannot create as new file */
 800ca30:	f107 0318 	add.w	r3, r7, #24
 800ca34:	3b11      	subs	r3, #17
 800ca36:	781b      	ldrb	r3, [r3, #0]
 800ca38:	f003 0304 	and.w	r3, r3, #4
 800ca3c:	2b00      	cmp	r3, #0
 800ca3e:	d005      	beq.n	800ca4c <f_open+0x210>
						res = FR_EXIST;
 800ca40:	2308      	movs	r3, #8
 800ca42:	f507 5282 	add.w	r2, r7, #4160	; 0x1040
 800ca46:	f102 0217 	add.w	r2, r2, #23
 800ca4a:	7013      	strb	r3, [r2, #0]
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 800ca4c:	f507 5382 	add.w	r3, r7, #4160	; 0x1040
 800ca50:	f103 0317 	add.w	r3, r3, #23
 800ca54:	781b      	ldrb	r3, [r3, #0]
 800ca56:	2b00      	cmp	r3, #0
 800ca58:	f040 8122 	bne.w	800cca0 <f_open+0x464>
 800ca5c:	f107 0318 	add.w	r3, r7, #24
 800ca60:	3b11      	subs	r3, #17
 800ca62:	781b      	ldrb	r3, [r3, #0]
 800ca64:	f003 0308 	and.w	r3, r3, #8
 800ca68:	2b00      	cmp	r3, #0
 800ca6a:	f000 8119 	beq.w	800cca0 <f_open+0x464>
				dw = GET_FATTIME();				/* Created time */
 800ca6e:	f7fd f90b 	bl	8009c88 <get_fattime>
 800ca72:	f507 5382 	add.w	r3, r7, #4160	; 0x1040
 800ca76:	f103 030c 	add.w	r3, r3, #12
 800ca7a:	6018      	str	r0, [r3, #0]
				ST_DWORD(dir + DIR_CrtTime, dw);
 800ca7c:	f507 5382 	add.w	r3, r7, #4160	; 0x1040
 800ca80:	f103 0310 	add.w	r3, r3, #16
 800ca84:	681b      	ldr	r3, [r3, #0]
 800ca86:	330e      	adds	r3, #14
 800ca88:	f507 5282 	add.w	r2, r7, #4160	; 0x1040
 800ca8c:	f102 020c 	add.w	r2, r2, #12
 800ca90:	6812      	ldr	r2, [r2, #0]
 800ca92:	b2d2      	uxtb	r2, r2
 800ca94:	701a      	strb	r2, [r3, #0]
 800ca96:	f507 5382 	add.w	r3, r7, #4160	; 0x1040
 800ca9a:	f103 030c 	add.w	r3, r3, #12
 800ca9e:	681b      	ldr	r3, [r3, #0]
 800caa0:	b29b      	uxth	r3, r3
 800caa2:	0a1b      	lsrs	r3, r3, #8
 800caa4:	b29a      	uxth	r2, r3
 800caa6:	f507 5382 	add.w	r3, r7, #4160	; 0x1040
 800caaa:	f103 0310 	add.w	r3, r3, #16
 800caae:	681b      	ldr	r3, [r3, #0]
 800cab0:	330f      	adds	r3, #15
 800cab2:	b2d2      	uxtb	r2, r2
 800cab4:	701a      	strb	r2, [r3, #0]
 800cab6:	f507 5382 	add.w	r3, r7, #4160	; 0x1040
 800caba:	f103 030c 	add.w	r3, r3, #12
 800cabe:	681b      	ldr	r3, [r3, #0]
 800cac0:	0c1a      	lsrs	r2, r3, #16
 800cac2:	f507 5382 	add.w	r3, r7, #4160	; 0x1040
 800cac6:	f103 0310 	add.w	r3, r3, #16
 800caca:	681b      	ldr	r3, [r3, #0]
 800cacc:	3310      	adds	r3, #16
 800cace:	b2d2      	uxtb	r2, r2
 800cad0:	701a      	strb	r2, [r3, #0]
 800cad2:	f507 5382 	add.w	r3, r7, #4160	; 0x1040
 800cad6:	f103 030c 	add.w	r3, r3, #12
 800cada:	681b      	ldr	r3, [r3, #0]
 800cadc:	0e1a      	lsrs	r2, r3, #24
 800cade:	f507 5382 	add.w	r3, r7, #4160	; 0x1040
 800cae2:	f103 0310 	add.w	r3, r3, #16
 800cae6:	681b      	ldr	r3, [r3, #0]
 800cae8:	3311      	adds	r3, #17
 800caea:	b2d2      	uxtb	r2, r2
 800caec:	701a      	strb	r2, [r3, #0]
				dir[DIR_Attr] = 0;				/* Reset attribute */
 800caee:	f507 5382 	add.w	r3, r7, #4160	; 0x1040
 800caf2:	f103 0310 	add.w	r3, r3, #16
 800caf6:	681b      	ldr	r3, [r3, #0]
 800caf8:	330b      	adds	r3, #11
 800cafa:	2200      	movs	r2, #0
 800cafc:	701a      	strb	r2, [r3, #0]
				ST_DWORD(dir + DIR_FileSize, 0);/* size = 0 */
 800cafe:	f507 5382 	add.w	r3, r7, #4160	; 0x1040
 800cb02:	f103 0310 	add.w	r3, r3, #16
 800cb06:	681b      	ldr	r3, [r3, #0]
 800cb08:	331c      	adds	r3, #28
 800cb0a:	2200      	movs	r2, #0
 800cb0c:	701a      	strb	r2, [r3, #0]
 800cb0e:	f507 5382 	add.w	r3, r7, #4160	; 0x1040
 800cb12:	f103 0310 	add.w	r3, r3, #16
 800cb16:	681b      	ldr	r3, [r3, #0]
 800cb18:	331d      	adds	r3, #29
 800cb1a:	2200      	movs	r2, #0
 800cb1c:	701a      	strb	r2, [r3, #0]
 800cb1e:	f507 5382 	add.w	r3, r7, #4160	; 0x1040
 800cb22:	f103 0310 	add.w	r3, r3, #16
 800cb26:	681b      	ldr	r3, [r3, #0]
 800cb28:	331e      	adds	r3, #30
 800cb2a:	2200      	movs	r2, #0
 800cb2c:	701a      	strb	r2, [r3, #0]
 800cb2e:	f507 5382 	add.w	r3, r7, #4160	; 0x1040
 800cb32:	f103 0310 	add.w	r3, r3, #16
 800cb36:	681b      	ldr	r3, [r3, #0]
 800cb38:	331f      	adds	r3, #31
 800cb3a:	2200      	movs	r2, #0
 800cb3c:	701a      	strb	r2, [r3, #0]
				cl = ld_clust(dj.fs, dir);		/* Get start cluster */
 800cb3e:	f107 0338 	add.w	r3, r7, #56	; 0x38
 800cb42:	3b18      	subs	r3, #24
 800cb44:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800cb48:	681b      	ldr	r3, [r3, #0]
 800cb4a:	f507 5282 	add.w	r2, r7, #4160	; 0x1040
 800cb4e:	f102 0210 	add.w	r2, r2, #16
 800cb52:	6811      	ldr	r1, [r2, #0]
 800cb54:	4618      	mov	r0, r3
 800cb56:	f7fe fbae 	bl	800b2b6 <ld_clust>
 800cb5a:	f507 5382 	add.w	r3, r7, #4160	; 0x1040
 800cb5e:	f103 0308 	add.w	r3, r3, #8
 800cb62:	6018      	str	r0, [r3, #0]
				st_clust(dir, 0);				/* cluster = 0 */
 800cb64:	2100      	movs	r1, #0
 800cb66:	f507 5382 	add.w	r3, r7, #4160	; 0x1040
 800cb6a:	f103 0310 	add.w	r3, r3, #16
 800cb6e:	6818      	ldr	r0, [r3, #0]
 800cb70:	f7fe fbd0 	bl	800b314 <st_clust>
				dj.fs->wflag = 1;
 800cb74:	f107 0338 	add.w	r3, r7, #56	; 0x38
 800cb78:	3b18      	subs	r3, #24
 800cb7a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800cb7e:	681b      	ldr	r3, [r3, #0]
 800cb80:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800cb84:	3304      	adds	r3, #4
 800cb86:	2201      	movs	r2, #1
 800cb88:	701a      	strb	r2, [r3, #0]
				if (cl) {						/* Remove the cluster chain if exist */
 800cb8a:	f507 5382 	add.w	r3, r7, #4160	; 0x1040
 800cb8e:	f103 0308 	add.w	r3, r3, #8
 800cb92:	681b      	ldr	r3, [r3, #0]
 800cb94:	2b00      	cmp	r3, #0
 800cb96:	f000 8083 	beq.w	800cca0 <f_open+0x464>
					dw = dj.fs->winsect;
 800cb9a:	f107 0338 	add.w	r3, r7, #56	; 0x38
 800cb9e:	3b18      	subs	r3, #24
 800cba0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800cba4:	681b      	ldr	r3, [r3, #0]
 800cba6:	f503 5381 	add.w	r3, r3, #4128	; 0x1020
 800cbaa:	330c      	adds	r3, #12
 800cbac:	681b      	ldr	r3, [r3, #0]
 800cbae:	f507 5282 	add.w	r2, r7, #4160	; 0x1040
 800cbb2:	f102 020c 	add.w	r2, r2, #12
 800cbb6:	6013      	str	r3, [r2, #0]
					res = remove_chain(dj.fs, cl);
 800cbb8:	f107 0338 	add.w	r3, r7, #56	; 0x38
 800cbbc:	3b18      	subs	r3, #24
 800cbbe:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800cbc2:	681b      	ldr	r3, [r3, #0]
 800cbc4:	f507 5282 	add.w	r2, r7, #4160	; 0x1040
 800cbc8:	f102 0208 	add.w	r2, r2, #8
 800cbcc:	6811      	ldr	r1, [r2, #0]
 800cbce:	4618      	mov	r0, r3
 800cbd0:	f7fd ff86 	bl	800aae0 <remove_chain>
 800cbd4:	4603      	mov	r3, r0
 800cbd6:	f507 5282 	add.w	r2, r7, #4160	; 0x1040
 800cbda:	f102 0217 	add.w	r2, r2, #23
 800cbde:	7013      	strb	r3, [r2, #0]
					if (res == FR_OK) {
 800cbe0:	f507 5382 	add.w	r3, r7, #4160	; 0x1040
 800cbe4:	f103 0317 	add.w	r3, r3, #23
 800cbe8:	781b      	ldrb	r3, [r3, #0]
 800cbea:	2b00      	cmp	r3, #0
 800cbec:	d158      	bne.n	800cca0 <f_open+0x464>
						dj.fs->last_clust = cl - 1;	/* Reuse the cluster hole */
 800cbee:	f107 0338 	add.w	r3, r7, #56	; 0x38
 800cbf2:	3b18      	subs	r3, #24
 800cbf4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800cbf8:	681b      	ldr	r3, [r3, #0]
 800cbfa:	f507 5282 	add.w	r2, r7, #4160	; 0x1040
 800cbfe:	f102 0208 	add.w	r2, r2, #8
 800cc02:	6812      	ldr	r2, [r2, #0]
 800cc04:	3a01      	subs	r2, #1
 800cc06:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800cc0a:	330c      	adds	r3, #12
 800cc0c:	601a      	str	r2, [r3, #0]
						res = move_window(dj.fs, dw);
 800cc0e:	f107 0338 	add.w	r3, r7, #56	; 0x38
 800cc12:	3b18      	subs	r3, #24
 800cc14:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800cc18:	681b      	ldr	r3, [r3, #0]
 800cc1a:	f507 5282 	add.w	r2, r7, #4160	; 0x1040
 800cc1e:	f102 020c 	add.w	r2, r2, #12
 800cc22:	6811      	ldr	r1, [r2, #0]
 800cc24:	4618      	mov	r0, r3
 800cc26:	f7fd fbcb 	bl	800a3c0 <move_window>
 800cc2a:	4603      	mov	r3, r0
 800cc2c:	f507 5282 	add.w	r2, r7, #4160	; 0x1040
 800cc30:	f102 0217 	add.w	r2, r2, #23
 800cc34:	7013      	strb	r3, [r2, #0]
 800cc36:	e033      	b.n	800cca0 <f_open+0x464>
 800cc38:	20000258 	.word	0x20000258
					}
				}
			}
		}
		else {	/* Open an existing file */
			if (res == FR_OK) {					/* Follow succeeded */
 800cc3c:	f507 5382 	add.w	r3, r7, #4160	; 0x1040
 800cc40:	f103 0317 	add.w	r3, r3, #23
 800cc44:	781b      	ldrb	r3, [r3, #0]
 800cc46:	2b00      	cmp	r3, #0
 800cc48:	d12a      	bne.n	800cca0 <f_open+0x464>
				if (dir[DIR_Attr] & AM_DIR) {	/* It is a directory */
 800cc4a:	f507 5382 	add.w	r3, r7, #4160	; 0x1040
 800cc4e:	f103 0310 	add.w	r3, r3, #16
 800cc52:	681b      	ldr	r3, [r3, #0]
 800cc54:	330b      	adds	r3, #11
 800cc56:	781b      	ldrb	r3, [r3, #0]
 800cc58:	f003 0310 	and.w	r3, r3, #16
 800cc5c:	2b00      	cmp	r3, #0
 800cc5e:	d006      	beq.n	800cc6e <f_open+0x432>
					res = FR_NO_FILE;
 800cc60:	2304      	movs	r3, #4
 800cc62:	f507 5282 	add.w	r2, r7, #4160	; 0x1040
 800cc66:	f102 0217 	add.w	r2, r2, #23
 800cc6a:	7013      	strb	r3, [r2, #0]
 800cc6c:	e018      	b.n	800cca0 <f_open+0x464>
				} else {
					if ((mode & FA_WRITE) && (dir[DIR_Attr] & AM_RDO)) /* R/O violation */
 800cc6e:	f107 0318 	add.w	r3, r7, #24
 800cc72:	3b11      	subs	r3, #17
 800cc74:	781b      	ldrb	r3, [r3, #0]
 800cc76:	f003 0302 	and.w	r3, r3, #2
 800cc7a:	2b00      	cmp	r3, #0
 800cc7c:	d010      	beq.n	800cca0 <f_open+0x464>
 800cc7e:	f507 5382 	add.w	r3, r7, #4160	; 0x1040
 800cc82:	f103 0310 	add.w	r3, r3, #16
 800cc86:	681b      	ldr	r3, [r3, #0]
 800cc88:	330b      	adds	r3, #11
 800cc8a:	781b      	ldrb	r3, [r3, #0]
 800cc8c:	f003 0301 	and.w	r3, r3, #1
 800cc90:	2b00      	cmp	r3, #0
 800cc92:	d005      	beq.n	800cca0 <f_open+0x464>
						res = FR_DENIED;
 800cc94:	2307      	movs	r3, #7
 800cc96:	f507 5282 	add.w	r2, r7, #4160	; 0x1040
 800cc9a:	f102 0217 	add.w	r2, r2, #23
 800cc9e:	7013      	strb	r3, [r2, #0]
				}
			}
		}
		if (res == FR_OK) {
 800cca0:	f507 5382 	add.w	r3, r7, #4160	; 0x1040
 800cca4:	f103 0317 	add.w	r3, r3, #23
 800cca8:	781b      	ldrb	r3, [r3, #0]
 800ccaa:	2b00      	cmp	r3, #0
 800ccac:	d15b      	bne.n	800cd66 <f_open+0x52a>
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 800ccae:	f107 0318 	add.w	r3, r7, #24
 800ccb2:	3b11      	subs	r3, #17
 800ccb4:	781b      	ldrb	r3, [r3, #0]
 800ccb6:	f003 0308 	and.w	r3, r3, #8
 800ccba:	2b00      	cmp	r3, #0
 800ccbc:	d009      	beq.n	800ccd2 <f_open+0x496>
				mode |= FA__WRITTEN;
 800ccbe:	f107 0318 	add.w	r3, r7, #24
 800ccc2:	3b11      	subs	r3, #17
 800ccc4:	f107 0218 	add.w	r2, r7, #24
 800ccc8:	3a11      	subs	r2, #17
 800ccca:	7812      	ldrb	r2, [r2, #0]
 800cccc:	f042 0220 	orr.w	r2, r2, #32
 800ccd0:	701a      	strb	r2, [r3, #0]
			fp->dir_sect = dj.fs->winsect;		/* Pointer to the directory entry */
 800ccd2:	f107 0338 	add.w	r3, r7, #56	; 0x38
 800ccd6:	3b18      	subs	r3, #24
 800ccd8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800ccdc:	681b      	ldr	r3, [r3, #0]
 800ccde:	f503 5381 	add.w	r3, r3, #4128	; 0x1020
 800cce2:	330c      	adds	r3, #12
 800cce4:	681a      	ldr	r2, [r3, #0]
 800cce6:	f107 0318 	add.w	r3, r7, #24
 800ccea:	3b0c      	subs	r3, #12
 800ccec:	681b      	ldr	r3, [r3, #0]
 800ccee:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800ccf2:	331c      	adds	r3, #28
 800ccf4:	601a      	str	r2, [r3, #0]
			fp->dir_ptr = dir;
 800ccf6:	f107 0318 	add.w	r3, r7, #24
 800ccfa:	3b0c      	subs	r3, #12
 800ccfc:	681b      	ldr	r3, [r3, #0]
 800ccfe:	f503 5381 	add.w	r3, r3, #4128	; 0x1020
 800cd02:	f507 5282 	add.w	r2, r7, #4160	; 0x1040
 800cd06:	f102 0210 	add.w	r2, r2, #16
 800cd0a:	6812      	ldr	r2, [r2, #0]
 800cd0c:	601a      	str	r2, [r3, #0]
#if _FS_LOCK
			fp->lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 800cd0e:	f107 0318 	add.w	r3, r7, #24
 800cd12:	3b11      	subs	r3, #17
 800cd14:	781b      	ldrb	r3, [r3, #0]
 800cd16:	f023 0301 	bic.w	r3, r3, #1
 800cd1a:	2b00      	cmp	r3, #0
 800cd1c:	bf14      	ite	ne
 800cd1e:	2301      	movne	r3, #1
 800cd20:	2300      	moveq	r3, #0
 800cd22:	b2db      	uxtb	r3, r3
 800cd24:	461a      	mov	r2, r3
 800cd26:	f107 0338 	add.w	r3, r7, #56	; 0x38
 800cd2a:	3b18      	subs	r3, #24
 800cd2c:	4611      	mov	r1, r2
 800cd2e:	4618      	mov	r0, r3
 800cd30:	f7fd f9bc 	bl	800a0ac <inc_lock>
 800cd34:	4602      	mov	r2, r0
 800cd36:	f107 0318 	add.w	r3, r7, #24
 800cd3a:	3b0c      	subs	r3, #12
 800cd3c:	681b      	ldr	r3, [r3, #0]
 800cd3e:	f503 5381 	add.w	r3, r3, #4128	; 0x1020
 800cd42:	3308      	adds	r3, #8
 800cd44:	601a      	str	r2, [r3, #0]
			if (!fp->lockid) res = FR_INT_ERR;
 800cd46:	f107 0318 	add.w	r3, r7, #24
 800cd4a:	3b0c      	subs	r3, #12
 800cd4c:	681b      	ldr	r3, [r3, #0]
 800cd4e:	f503 5381 	add.w	r3, r3, #4128	; 0x1020
 800cd52:	3308      	adds	r3, #8
 800cd54:	681b      	ldr	r3, [r3, #0]
 800cd56:	2b00      	cmp	r3, #0
 800cd58:	d105      	bne.n	800cd66 <f_open+0x52a>
 800cd5a:	2302      	movs	r3, #2
 800cd5c:	f507 5282 	add.w	r2, r7, #4160	; 0x1040
 800cd60:	f102 0217 	add.w	r2, r2, #23
 800cd64:	7013      	strb	r3, [r2, #0]
			}
		}
#endif
		FREE_BUF();

		if (res == FR_OK) {
 800cd66:	f507 5382 	add.w	r3, r7, #4160	; 0x1040
 800cd6a:	f103 0317 	add.w	r3, r3, #23
 800cd6e:	781b      	ldrb	r3, [r3, #0]
 800cd70:	2b00      	cmp	r3, #0
 800cd72:	f040 8091 	bne.w	800ce98 <f_open+0x65c>
			fp->flag = mode;					/* File access mode */
 800cd76:	f107 0318 	add.w	r3, r7, #24
 800cd7a:	3b0c      	subs	r3, #12
 800cd7c:	681b      	ldr	r3, [r3, #0]
 800cd7e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800cd82:	3306      	adds	r3, #6
 800cd84:	f107 0218 	add.w	r2, r7, #24
 800cd88:	3a11      	subs	r2, #17
 800cd8a:	7812      	ldrb	r2, [r2, #0]
 800cd8c:	701a      	strb	r2, [r3, #0]
			fp->err = 0;						/* Clear error flag */
 800cd8e:	f107 0318 	add.w	r3, r7, #24
 800cd92:	3b0c      	subs	r3, #12
 800cd94:	681b      	ldr	r3, [r3, #0]
 800cd96:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800cd9a:	3307      	adds	r3, #7
 800cd9c:	2200      	movs	r2, #0
 800cd9e:	701a      	strb	r2, [r3, #0]
			fp->sclust = ld_clust(dj.fs, dir);	/* File start cluster */
 800cda0:	f107 0338 	add.w	r3, r7, #56	; 0x38
 800cda4:	3b18      	subs	r3, #24
 800cda6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800cdaa:	681b      	ldr	r3, [r3, #0]
 800cdac:	f507 5282 	add.w	r2, r7, #4160	; 0x1040
 800cdb0:	f102 0210 	add.w	r2, r2, #16
 800cdb4:	6811      	ldr	r1, [r2, #0]
 800cdb6:	4618      	mov	r0, r3
 800cdb8:	f7fe fa7d 	bl	800b2b6 <ld_clust>
 800cdbc:	4602      	mov	r2, r0
 800cdbe:	f107 0318 	add.w	r3, r7, #24
 800cdc2:	3b0c      	subs	r3, #12
 800cdc4:	681b      	ldr	r3, [r3, #0]
 800cdc6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800cdca:	3310      	adds	r3, #16
 800cdcc:	601a      	str	r2, [r3, #0]
			fp->fsize = LD_DWORD(dir + DIR_FileSize);	/* File size */
 800cdce:	f507 5382 	add.w	r3, r7, #4160	; 0x1040
 800cdd2:	f103 0310 	add.w	r3, r3, #16
 800cdd6:	681b      	ldr	r3, [r3, #0]
 800cdd8:	331f      	adds	r3, #31
 800cdda:	781b      	ldrb	r3, [r3, #0]
 800cddc:	061a      	lsls	r2, r3, #24
 800cdde:	f507 5382 	add.w	r3, r7, #4160	; 0x1040
 800cde2:	f103 0310 	add.w	r3, r3, #16
 800cde6:	681b      	ldr	r3, [r3, #0]
 800cde8:	331e      	adds	r3, #30
 800cdea:	781b      	ldrb	r3, [r3, #0]
 800cdec:	041b      	lsls	r3, r3, #16
 800cdee:	4313      	orrs	r3, r2
 800cdf0:	f507 5282 	add.w	r2, r7, #4160	; 0x1040
 800cdf4:	f102 0210 	add.w	r2, r2, #16
 800cdf8:	6812      	ldr	r2, [r2, #0]
 800cdfa:	321d      	adds	r2, #29
 800cdfc:	7812      	ldrb	r2, [r2, #0]
 800cdfe:	0212      	lsls	r2, r2, #8
 800ce00:	4313      	orrs	r3, r2
 800ce02:	f507 5282 	add.w	r2, r7, #4160	; 0x1040
 800ce06:	f102 0210 	add.w	r2, r2, #16
 800ce0a:	6812      	ldr	r2, [r2, #0]
 800ce0c:	321c      	adds	r2, #28
 800ce0e:	7812      	ldrb	r2, [r2, #0]
 800ce10:	431a      	orrs	r2, r3
 800ce12:	f107 0318 	add.w	r3, r7, #24
 800ce16:	3b0c      	subs	r3, #12
 800ce18:	681b      	ldr	r3, [r3, #0]
 800ce1a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800ce1e:	330c      	adds	r3, #12
 800ce20:	601a      	str	r2, [r3, #0]
			fp->fptr = 0;						/* File pointer */
 800ce22:	f107 0318 	add.w	r3, r7, #24
 800ce26:	3b0c      	subs	r3, #12
 800ce28:	681b      	ldr	r3, [r3, #0]
 800ce2a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800ce2e:	3308      	adds	r3, #8
 800ce30:	2200      	movs	r2, #0
 800ce32:	601a      	str	r2, [r3, #0]
			fp->dsect = 0;
 800ce34:	f107 0318 	add.w	r3, r7, #24
 800ce38:	3b0c      	subs	r3, #12
 800ce3a:	681b      	ldr	r3, [r3, #0]
 800ce3c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800ce40:	3318      	adds	r3, #24
 800ce42:	2200      	movs	r2, #0
 800ce44:	601a      	str	r2, [r3, #0]
#if _USE_FASTSEEK
			fp->cltbl = 0;						/* Normal seek mode */
 800ce46:	f107 0318 	add.w	r3, r7, #24
 800ce4a:	3b0c      	subs	r3, #12
 800ce4c:	681b      	ldr	r3, [r3, #0]
 800ce4e:	f503 5381 	add.w	r3, r3, #4128	; 0x1020
 800ce52:	3304      	adds	r3, #4
 800ce54:	2200      	movs	r2, #0
 800ce56:	601a      	str	r2, [r3, #0]
#endif
			fp->fs = dj.fs;	 					/* Validate file object */
 800ce58:	f107 0338 	add.w	r3, r7, #56	; 0x38
 800ce5c:	3b18      	subs	r3, #24
 800ce5e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800ce62:	681a      	ldr	r2, [r3, #0]
 800ce64:	f107 0318 	add.w	r3, r7, #24
 800ce68:	3b0c      	subs	r3, #12
 800ce6a:	681b      	ldr	r3, [r3, #0]
 800ce6c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800ce70:	601a      	str	r2, [r3, #0]
			fp->id = fp->fs->id;
 800ce72:	f107 0318 	add.w	r3, r7, #24
 800ce76:	3b0c      	subs	r3, #12
 800ce78:	681b      	ldr	r3, [r3, #0]
 800ce7a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800ce7e:	681b      	ldr	r3, [r3, #0]
 800ce80:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800ce84:	3306      	adds	r3, #6
 800ce86:	881a      	ldrh	r2, [r3, #0]
 800ce88:	f107 0318 	add.w	r3, r7, #24
 800ce8c:	3b0c      	subs	r3, #12
 800ce8e:	681b      	ldr	r3, [r3, #0]
 800ce90:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800ce94:	3304      	adds	r3, #4
 800ce96:	801a      	strh	r2, [r3, #0]
		}
	}

	LEAVE_FF(dj.fs, res);
 800ce98:	f507 5382 	add.w	r3, r7, #4160	; 0x1040
 800ce9c:	f103 0317 	add.w	r3, r3, #23
 800cea0:	781b      	ldrb	r3, [r3, #0]
}
 800cea2:	4618      	mov	r0, r3
 800cea4:	f507 5782 	add.w	r7, r7, #4160	; 0x1040
 800cea8:	3718      	adds	r7, #24
 800ceaa:	46bd      	mov	sp, r7
 800ceac:	bd80      	pop	{r7, pc}
 800ceae:	bf00      	nop

0800ceb0 <f_read>:
	FIL* fp, 		/* Pointer to the file object */
	void* buff,		/* Pointer to data buffer */
	UINT btr,		/* Number of bytes to read */
	UINT* br		/* Pointer to number of bytes read */
)
{
 800ceb0:	b580      	push	{r7, lr}
 800ceb2:	b08c      	sub	sp, #48	; 0x30
 800ceb4:	af00      	add	r7, sp, #0
 800ceb6:	60f8      	str	r0, [r7, #12]
 800ceb8:	60b9      	str	r1, [r7, #8]
 800ceba:	607a      	str	r2, [r7, #4]
 800cebc:	603b      	str	r3, [r7, #0]
	FRESULT res;
	DWORD clst, sect, remain;
	UINT rcnt, cc;
	BYTE csect, *rbuff = (BYTE*)buff;
 800cebe:	68bb      	ldr	r3, [r7, #8]
 800cec0:	623b      	str	r3, [r7, #32]


	*br = 0;	/* Clear read byte counter */
 800cec2:	683b      	ldr	r3, [r7, #0]
 800cec4:	2200      	movs	r2, #0
 800cec6:	601a      	str	r2, [r3, #0]

	res = validate(fp);							/* Check validity */
 800cec8:	68f8      	ldr	r0, [r7, #12]
 800ceca:	f7ff fc2f 	bl	800c72c <validate>
 800cece:	4603      	mov	r3, r0
 800ced0:	77fb      	strb	r3, [r7, #31]
	if (res != FR_OK) LEAVE_FF(fp->fs, res);
 800ced2:	7ffb      	ldrb	r3, [r7, #31]
 800ced4:	2b00      	cmp	r3, #0
 800ced6:	d001      	beq.n	800cedc <f_read+0x2c>
 800ced8:	7ffb      	ldrb	r3, [r7, #31]
 800ceda:	e1fb      	b.n	800d2d4 <f_read+0x424>
	if (fp->err)								/* Check error */
 800cedc:	68fb      	ldr	r3, [r7, #12]
 800cede:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800cee2:	3307      	adds	r3, #7
 800cee4:	781b      	ldrb	r3, [r3, #0]
 800cee6:	2b00      	cmp	r3, #0
 800cee8:	d005      	beq.n	800cef6 <f_read+0x46>
		LEAVE_FF(fp->fs, (FRESULT)fp->err);
 800ceea:	68fb      	ldr	r3, [r7, #12]
 800ceec:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800cef0:	3307      	adds	r3, #7
 800cef2:	781b      	ldrb	r3, [r3, #0]
 800cef4:	e1ee      	b.n	800d2d4 <f_read+0x424>
	if (!(fp->flag & FA_READ)) 					/* Check access mode */
 800cef6:	68fb      	ldr	r3, [r7, #12]
 800cef8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800cefc:	3306      	adds	r3, #6
 800cefe:	781b      	ldrb	r3, [r3, #0]
 800cf00:	f003 0301 	and.w	r3, r3, #1
 800cf04:	2b00      	cmp	r3, #0
 800cf06:	d101      	bne.n	800cf0c <f_read+0x5c>
		LEAVE_FF(fp->fs, FR_DENIED);
 800cf08:	2307      	movs	r3, #7
 800cf0a:	e1e3      	b.n	800d2d4 <f_read+0x424>
	remain = fp->fsize - fp->fptr;
 800cf0c:	68fb      	ldr	r3, [r7, #12]
 800cf0e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800cf12:	330c      	adds	r3, #12
 800cf14:	681a      	ldr	r2, [r3, #0]
 800cf16:	68fb      	ldr	r3, [r7, #12]
 800cf18:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800cf1c:	3308      	adds	r3, #8
 800cf1e:	681b      	ldr	r3, [r3, #0]
 800cf20:	1ad3      	subs	r3, r2, r3
 800cf22:	61bb      	str	r3, [r7, #24]
	if (btr > remain) btr = (UINT)remain;		/* Truncate btr by remaining bytes */
 800cf24:	687a      	ldr	r2, [r7, #4]
 800cf26:	69bb      	ldr	r3, [r7, #24]
 800cf28:	429a      	cmp	r2, r3
 800cf2a:	f240 81ce 	bls.w	800d2ca <f_read+0x41a>
 800cf2e:	69bb      	ldr	r3, [r7, #24]
 800cf30:	607b      	str	r3, [r7, #4]

	for ( ;  btr;								/* Repeat until all data read */
 800cf32:	e1ca      	b.n	800d2ca <f_read+0x41a>
		rbuff += rcnt, fp->fptr += rcnt, *br += rcnt, btr -= rcnt) {
		if ((fp->fptr % SS(fp->fs)) == 0) {		/* On the sector boundary? */
 800cf34:	68fb      	ldr	r3, [r7, #12]
 800cf36:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800cf3a:	3308      	adds	r3, #8
 800cf3c:	681a      	ldr	r2, [r3, #0]
 800cf3e:	68fb      	ldr	r3, [r7, #12]
 800cf40:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800cf44:	681b      	ldr	r3, [r3, #0]
 800cf46:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800cf4a:	330a      	adds	r3, #10
 800cf4c:	881b      	ldrh	r3, [r3, #0]
 800cf4e:	fbb2 f1f3 	udiv	r1, r2, r3
 800cf52:	fb03 f301 	mul.w	r3, r3, r1
 800cf56:	1ad3      	subs	r3, r2, r3
 800cf58:	2b00      	cmp	r3, #0
 800cf5a:	f040 8160 	bne.w	800d21e <f_read+0x36e>
			csect = (BYTE)(fp->fptr / SS(fp->fs) & (fp->fs->csize - 1));	/* Sector offset in the cluster */
 800cf5e:	68fb      	ldr	r3, [r7, #12]
 800cf60:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800cf64:	3308      	adds	r3, #8
 800cf66:	681a      	ldr	r2, [r3, #0]
 800cf68:	68fb      	ldr	r3, [r7, #12]
 800cf6a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800cf6e:	681b      	ldr	r3, [r3, #0]
 800cf70:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800cf74:	330a      	adds	r3, #10
 800cf76:	881b      	ldrh	r3, [r3, #0]
 800cf78:	fbb2 f3f3 	udiv	r3, r2, r3
 800cf7c:	b2da      	uxtb	r2, r3
 800cf7e:	68fb      	ldr	r3, [r7, #12]
 800cf80:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800cf84:	681b      	ldr	r3, [r3, #0]
 800cf86:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800cf8a:	3302      	adds	r3, #2
 800cf8c:	781b      	ldrb	r3, [r3, #0]
 800cf8e:	3b01      	subs	r3, #1
 800cf90:	b2db      	uxtb	r3, r3
 800cf92:	4013      	ands	r3, r2
 800cf94:	75fb      	strb	r3, [r7, #23]
			if (!csect) {						/* On the cluster boundary? */
 800cf96:	7dfb      	ldrb	r3, [r7, #23]
 800cf98:	2b00      	cmp	r3, #0
 800cf9a:	d14a      	bne.n	800d032 <f_read+0x182>
				if (fp->fptr == 0) {			/* On the top of the file? */
 800cf9c:	68fb      	ldr	r3, [r7, #12]
 800cf9e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800cfa2:	3308      	adds	r3, #8
 800cfa4:	681b      	ldr	r3, [r3, #0]
 800cfa6:	2b00      	cmp	r3, #0
 800cfa8:	d106      	bne.n	800cfb8 <f_read+0x108>
					clst = fp->sclust;			/* Follow from the origin */
 800cfaa:	68fb      	ldr	r3, [r7, #12]
 800cfac:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800cfb0:	3310      	adds	r3, #16
 800cfb2:	681b      	ldr	r3, [r3, #0]
 800cfb4:	62fb      	str	r3, [r7, #44]	; 0x2c
 800cfb6:	e01f      	b.n	800cff8 <f_read+0x148>
				} else {						/* Middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl)
 800cfb8:	68fb      	ldr	r3, [r7, #12]
 800cfba:	f503 5381 	add.w	r3, r3, #4128	; 0x1020
 800cfbe:	3304      	adds	r3, #4
 800cfc0:	681b      	ldr	r3, [r3, #0]
 800cfc2:	2b00      	cmp	r3, #0
 800cfc4:	d00a      	beq.n	800cfdc <f_read+0x12c>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 800cfc6:	68fb      	ldr	r3, [r7, #12]
 800cfc8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800cfcc:	3308      	adds	r3, #8
 800cfce:	681b      	ldr	r3, [r3, #0]
 800cfd0:	4619      	mov	r1, r3
 800cfd2:	68f8      	ldr	r0, [r7, #12]
 800cfd4:	f7fd fe9d 	bl	800ad12 <clmt_clust>
 800cfd8:	62f8      	str	r0, [r7, #44]	; 0x2c
 800cfda:	e00d      	b.n	800cff8 <f_read+0x148>
					else
#endif
						clst = get_fat(fp->fs, fp->clust);	/* Follow cluster chain on the FAT */
 800cfdc:	68fb      	ldr	r3, [r7, #12]
 800cfde:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800cfe2:	681a      	ldr	r2, [r3, #0]
 800cfe4:	68fb      	ldr	r3, [r7, #12]
 800cfe6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800cfea:	3314      	adds	r3, #20
 800cfec:	681b      	ldr	r3, [r3, #0]
 800cfee:	4619      	mov	r1, r3
 800cff0:	4610      	mov	r0, r2
 800cff2:	f7fd fb10 	bl	800a616 <get_fat>
 800cff6:	62f8      	str	r0, [r7, #44]	; 0x2c
				}
				if (clst < 2) ABORT(fp->fs, FR_INT_ERR);
 800cff8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800cffa:	2b01      	cmp	r3, #1
 800cffc:	d807      	bhi.n	800d00e <f_read+0x15e>
 800cffe:	68fb      	ldr	r3, [r7, #12]
 800d000:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800d004:	3307      	adds	r3, #7
 800d006:	2202      	movs	r2, #2
 800d008:	701a      	strb	r2, [r3, #0]
 800d00a:	2302      	movs	r3, #2
 800d00c:	e162      	b.n	800d2d4 <f_read+0x424>
				if (clst == 0xFFFFFFFF) ABORT(fp->fs, FR_DISK_ERR);
 800d00e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d010:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d014:	d107      	bne.n	800d026 <f_read+0x176>
 800d016:	68fb      	ldr	r3, [r7, #12]
 800d018:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800d01c:	3307      	adds	r3, #7
 800d01e:	2201      	movs	r2, #1
 800d020:	701a      	strb	r2, [r3, #0]
 800d022:	2301      	movs	r3, #1
 800d024:	e156      	b.n	800d2d4 <f_read+0x424>
				fp->clust = clst;				/* Update current cluster */
 800d026:	68fb      	ldr	r3, [r7, #12]
 800d028:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800d02c:	3314      	adds	r3, #20
 800d02e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800d030:	601a      	str	r2, [r3, #0]
			}
			sect = clust2sect(fp->fs, fp->clust);	/* Get current sector */
 800d032:	68fb      	ldr	r3, [r7, #12]
 800d034:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800d038:	681a      	ldr	r2, [r3, #0]
 800d03a:	68fb      	ldr	r3, [r7, #12]
 800d03c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800d040:	3314      	adds	r3, #20
 800d042:	681b      	ldr	r3, [r3, #0]
 800d044:	4619      	mov	r1, r3
 800d046:	4610      	mov	r0, r2
 800d048:	f7fd fabd 	bl	800a5c6 <clust2sect>
 800d04c:	6138      	str	r0, [r7, #16]
			if (!sect) ABORT(fp->fs, FR_INT_ERR);
 800d04e:	693b      	ldr	r3, [r7, #16]
 800d050:	2b00      	cmp	r3, #0
 800d052:	d107      	bne.n	800d064 <f_read+0x1b4>
 800d054:	68fb      	ldr	r3, [r7, #12]
 800d056:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800d05a:	3307      	adds	r3, #7
 800d05c:	2202      	movs	r2, #2
 800d05e:	701a      	strb	r2, [r3, #0]
 800d060:	2302      	movs	r3, #2
 800d062:	e137      	b.n	800d2d4 <f_read+0x424>
			sect += csect;
 800d064:	7dfb      	ldrb	r3, [r7, #23]
 800d066:	693a      	ldr	r2, [r7, #16]
 800d068:	4413      	add	r3, r2
 800d06a:	613b      	str	r3, [r7, #16]
			cc = btr / SS(fp->fs);				/* When remaining bytes >= sector size, */
 800d06c:	68fb      	ldr	r3, [r7, #12]
 800d06e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800d072:	681b      	ldr	r3, [r3, #0]
 800d074:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800d078:	330a      	adds	r3, #10
 800d07a:	881b      	ldrh	r3, [r3, #0]
 800d07c:	461a      	mov	r2, r3
 800d07e:	687b      	ldr	r3, [r7, #4]
 800d080:	fbb3 f3f2 	udiv	r3, r3, r2
 800d084:	627b      	str	r3, [r7, #36]	; 0x24
			if (cc) {							/* Read maximum contiguous sectors directly */
 800d086:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d088:	2b00      	cmp	r3, #0
 800d08a:	d070      	beq.n	800d16e <f_read+0x2be>
				if (csect + cc > fp->fs->csize)	/* Clip at cluster boundary */
 800d08c:	7dfa      	ldrb	r2, [r7, #23]
 800d08e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d090:	441a      	add	r2, r3
 800d092:	68fb      	ldr	r3, [r7, #12]
 800d094:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800d098:	681b      	ldr	r3, [r3, #0]
 800d09a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800d09e:	3302      	adds	r3, #2
 800d0a0:	781b      	ldrb	r3, [r3, #0]
 800d0a2:	429a      	cmp	r2, r3
 800d0a4:	d90b      	bls.n	800d0be <f_read+0x20e>
					cc = fp->fs->csize - csect;
 800d0a6:	68fb      	ldr	r3, [r7, #12]
 800d0a8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800d0ac:	681b      	ldr	r3, [r3, #0]
 800d0ae:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800d0b2:	3302      	adds	r3, #2
 800d0b4:	781b      	ldrb	r3, [r3, #0]
 800d0b6:	461a      	mov	r2, r3
 800d0b8:	7dfb      	ldrb	r3, [r7, #23]
 800d0ba:	1ad3      	subs	r3, r2, r3
 800d0bc:	627b      	str	r3, [r7, #36]	; 0x24
				if (disk_read(fp->fs->drv, rbuff, sect, cc) != RES_OK)
 800d0be:	68fb      	ldr	r3, [r7, #12]
 800d0c0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800d0c4:	681b      	ldr	r3, [r3, #0]
 800d0c6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800d0ca:	3301      	adds	r3, #1
 800d0cc:	7818      	ldrb	r0, [r3, #0]
 800d0ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d0d0:	693a      	ldr	r2, [r7, #16]
 800d0d2:	6a39      	ldr	r1, [r7, #32]
 800d0d4:	f7fc fe7a 	bl	8009dcc <disk_read>
 800d0d8:	4603      	mov	r3, r0
 800d0da:	2b00      	cmp	r3, #0
 800d0dc:	d007      	beq.n	800d0ee <f_read+0x23e>
					ABORT(fp->fs, FR_DISK_ERR);
 800d0de:	68fb      	ldr	r3, [r7, #12]
 800d0e0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800d0e4:	3307      	adds	r3, #7
 800d0e6:	2201      	movs	r2, #1
 800d0e8:	701a      	strb	r2, [r3, #0]
 800d0ea:	2301      	movs	r3, #1
 800d0ec:	e0f2      	b.n	800d2d4 <f_read+0x424>
#if !_FS_READONLY && _FS_MINIMIZE <= 2			/* Replace one of the read sectors with cached data if it contains a dirty sector */
#if _FS_TINY
				if (fp->fs->wflag && fp->fs->winsect - sect < cc)
					mem_cpy(rbuff + ((fp->fs->winsect - sect) * SS(fp->fs)), fp->fs->win.d8, SS(fp->fs));
#else
				if ((fp->flag & FA__DIRTY) && fp->dsect - sect < cc)
 800d0ee:	68fb      	ldr	r3, [r7, #12]
 800d0f0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800d0f4:	3306      	adds	r3, #6
 800d0f6:	781b      	ldrb	r3, [r3, #0]
 800d0f8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800d0fc:	2b00      	cmp	r3, #0
 800d0fe:	d028      	beq.n	800d152 <f_read+0x2a2>
 800d100:	68fb      	ldr	r3, [r7, #12]
 800d102:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800d106:	3318      	adds	r3, #24
 800d108:	681a      	ldr	r2, [r3, #0]
 800d10a:	693b      	ldr	r3, [r7, #16]
 800d10c:	1ad3      	subs	r3, r2, r3
 800d10e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800d110:	429a      	cmp	r2, r3
 800d112:	d91e      	bls.n	800d152 <f_read+0x2a2>
					mem_cpy(rbuff + ((fp->dsect - sect) * SS(fp->fs)), fp->buf.d8, SS(fp->fs));
 800d114:	68fb      	ldr	r3, [r7, #12]
 800d116:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800d11a:	3318      	adds	r3, #24
 800d11c:	681a      	ldr	r2, [r3, #0]
 800d11e:	693b      	ldr	r3, [r7, #16]
 800d120:	1ad2      	subs	r2, r2, r3
 800d122:	68fb      	ldr	r3, [r7, #12]
 800d124:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800d128:	681b      	ldr	r3, [r3, #0]
 800d12a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800d12e:	330a      	adds	r3, #10
 800d130:	881b      	ldrh	r3, [r3, #0]
 800d132:	fb03 f302 	mul.w	r3, r3, r2
 800d136:	6a3a      	ldr	r2, [r7, #32]
 800d138:	18d0      	adds	r0, r2, r3
 800d13a:	68f9      	ldr	r1, [r7, #12]
 800d13c:	68fb      	ldr	r3, [r7, #12]
 800d13e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800d142:	681b      	ldr	r3, [r3, #0]
 800d144:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800d148:	330a      	adds	r3, #10
 800d14a:	881b      	ldrh	r3, [r3, #0]
 800d14c:	461a      	mov	r2, r3
 800d14e:	f7fc fe9b 	bl	8009e88 <mem_cpy>
#endif
#endif
				rcnt = SS(fp->fs) * cc;			/* Number of bytes transferred */
 800d152:	68fb      	ldr	r3, [r7, #12]
 800d154:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800d158:	681b      	ldr	r3, [r3, #0]
 800d15a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800d15e:	330a      	adds	r3, #10
 800d160:	881b      	ldrh	r3, [r3, #0]
 800d162:	461a      	mov	r2, r3
 800d164:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d166:	fb02 f303 	mul.w	r3, r2, r3
 800d16a:	62bb      	str	r3, [r7, #40]	; 0x28
				continue;
 800d16c:	e093      	b.n	800d296 <f_read+0x3e6>
			}
#if !_FS_TINY
			if (fp->dsect != sect) {			/* Load data sector if not in cache */
 800d16e:	68fb      	ldr	r3, [r7, #12]
 800d170:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800d174:	3318      	adds	r3, #24
 800d176:	681b      	ldr	r3, [r3, #0]
 800d178:	693a      	ldr	r2, [r7, #16]
 800d17a:	429a      	cmp	r2, r3
 800d17c:	d049      	beq.n	800d212 <f_read+0x362>
#if !_FS_READONLY
				if (fp->flag & FA__DIRTY) {		/* Write-back dirty sector cache */
 800d17e:	68fb      	ldr	r3, [r7, #12]
 800d180:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800d184:	3306      	adds	r3, #6
 800d186:	781b      	ldrb	r3, [r3, #0]
 800d188:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800d18c:	2b00      	cmp	r3, #0
 800d18e:	d028      	beq.n	800d1e2 <f_read+0x332>
					if (disk_write(fp->fs->drv, fp->buf.d8, fp->dsect, 1) != RES_OK)
 800d190:	68fb      	ldr	r3, [r7, #12]
 800d192:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800d196:	681b      	ldr	r3, [r3, #0]
 800d198:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800d19c:	3301      	adds	r3, #1
 800d19e:	7818      	ldrb	r0, [r3, #0]
 800d1a0:	68f9      	ldr	r1, [r7, #12]
 800d1a2:	68fb      	ldr	r3, [r7, #12]
 800d1a4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800d1a8:	3318      	adds	r3, #24
 800d1aa:	681a      	ldr	r2, [r3, #0]
 800d1ac:	2301      	movs	r3, #1
 800d1ae:	f7fc fe2d 	bl	8009e0c <disk_write>
 800d1b2:	4603      	mov	r3, r0
 800d1b4:	2b00      	cmp	r3, #0
 800d1b6:	d007      	beq.n	800d1c8 <f_read+0x318>
						ABORT(fp->fs, FR_DISK_ERR);
 800d1b8:	68fb      	ldr	r3, [r7, #12]
 800d1ba:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800d1be:	3307      	adds	r3, #7
 800d1c0:	2201      	movs	r2, #1
 800d1c2:	701a      	strb	r2, [r3, #0]
 800d1c4:	2301      	movs	r3, #1
 800d1c6:	e085      	b.n	800d2d4 <f_read+0x424>
					fp->flag &= ~FA__DIRTY;
 800d1c8:	68fb      	ldr	r3, [r7, #12]
 800d1ca:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800d1ce:	3306      	adds	r3, #6
 800d1d0:	781b      	ldrb	r3, [r3, #0]
 800d1d2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800d1d6:	b2da      	uxtb	r2, r3
 800d1d8:	68fb      	ldr	r3, [r7, #12]
 800d1da:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800d1de:	3306      	adds	r3, #6
 800d1e0:	701a      	strb	r2, [r3, #0]
				}
#endif
				if (disk_read(fp->fs->drv, fp->buf.d8, sect, 1) != RES_OK)	/* Fill sector cache */
 800d1e2:	68fb      	ldr	r3, [r7, #12]
 800d1e4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800d1e8:	681b      	ldr	r3, [r3, #0]
 800d1ea:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800d1ee:	3301      	adds	r3, #1
 800d1f0:	7818      	ldrb	r0, [r3, #0]
 800d1f2:	68f9      	ldr	r1, [r7, #12]
 800d1f4:	2301      	movs	r3, #1
 800d1f6:	693a      	ldr	r2, [r7, #16]
 800d1f8:	f7fc fde8 	bl	8009dcc <disk_read>
 800d1fc:	4603      	mov	r3, r0
 800d1fe:	2b00      	cmp	r3, #0
 800d200:	d007      	beq.n	800d212 <f_read+0x362>
					ABORT(fp->fs, FR_DISK_ERR);
 800d202:	68fb      	ldr	r3, [r7, #12]
 800d204:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800d208:	3307      	adds	r3, #7
 800d20a:	2201      	movs	r2, #1
 800d20c:	701a      	strb	r2, [r3, #0]
 800d20e:	2301      	movs	r3, #1
 800d210:	e060      	b.n	800d2d4 <f_read+0x424>
			}
#endif
			fp->dsect = sect;
 800d212:	68fb      	ldr	r3, [r7, #12]
 800d214:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800d218:	3318      	adds	r3, #24
 800d21a:	693a      	ldr	r2, [r7, #16]
 800d21c:	601a      	str	r2, [r3, #0]
		}
		rcnt = SS(fp->fs) - ((UINT)fp->fptr % SS(fp->fs));	/* Get partial sector data from sector buffer */
 800d21e:	68fb      	ldr	r3, [r7, #12]
 800d220:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800d224:	681b      	ldr	r3, [r3, #0]
 800d226:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800d22a:	330a      	adds	r3, #10
 800d22c:	881b      	ldrh	r3, [r3, #0]
 800d22e:	4618      	mov	r0, r3
 800d230:	68fb      	ldr	r3, [r7, #12]
 800d232:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800d236:	3308      	adds	r3, #8
 800d238:	681a      	ldr	r2, [r3, #0]
 800d23a:	68fb      	ldr	r3, [r7, #12]
 800d23c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800d240:	681b      	ldr	r3, [r3, #0]
 800d242:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800d246:	330a      	adds	r3, #10
 800d248:	881b      	ldrh	r3, [r3, #0]
 800d24a:	fbb2 f1f3 	udiv	r1, r2, r3
 800d24e:	fb03 f301 	mul.w	r3, r3, r1
 800d252:	1ad3      	subs	r3, r2, r3
 800d254:	1ac3      	subs	r3, r0, r3
 800d256:	62bb      	str	r3, [r7, #40]	; 0x28
		if (rcnt > btr) rcnt = btr;
 800d258:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800d25a:	687b      	ldr	r3, [r7, #4]
 800d25c:	429a      	cmp	r2, r3
 800d25e:	d901      	bls.n	800d264 <f_read+0x3b4>
 800d260:	687b      	ldr	r3, [r7, #4]
 800d262:	62bb      	str	r3, [r7, #40]	; 0x28
#if _FS_TINY
		if (move_window(fp->fs, fp->dsect) != FR_OK)		/* Move sector window */
			ABORT(fp->fs, FR_DISK_ERR);
		mem_cpy(rbuff, &fp->fs->win.d8[fp->fptr % SS(fp->fs)], rcnt);	/* Pick partial sector */
#else
		mem_cpy(rbuff, &fp->buf.d8[fp->fptr % SS(fp->fs)], rcnt);	/* Pick partial sector */
 800d264:	68fb      	ldr	r3, [r7, #12]
 800d266:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800d26a:	3308      	adds	r3, #8
 800d26c:	681a      	ldr	r2, [r3, #0]
 800d26e:	68fb      	ldr	r3, [r7, #12]
 800d270:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800d274:	681b      	ldr	r3, [r3, #0]
 800d276:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800d27a:	330a      	adds	r3, #10
 800d27c:	881b      	ldrh	r3, [r3, #0]
 800d27e:	fbb2 f1f3 	udiv	r1, r2, r3
 800d282:	fb03 f301 	mul.w	r3, r3, r1
 800d286:	1ad3      	subs	r3, r2, r3
 800d288:	68fa      	ldr	r2, [r7, #12]
 800d28a:	4413      	add	r3, r2
 800d28c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800d28e:	4619      	mov	r1, r3
 800d290:	6a38      	ldr	r0, [r7, #32]
 800d292:	f7fc fdf9 	bl	8009e88 <mem_cpy>
		rbuff += rcnt, fp->fptr += rcnt, *br += rcnt, btr -= rcnt) {
 800d296:	6a3a      	ldr	r2, [r7, #32]
 800d298:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d29a:	4413      	add	r3, r2
 800d29c:	623b      	str	r3, [r7, #32]
 800d29e:	68fb      	ldr	r3, [r7, #12]
 800d2a0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800d2a4:	3308      	adds	r3, #8
 800d2a6:	681a      	ldr	r2, [r3, #0]
 800d2a8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d2aa:	441a      	add	r2, r3
 800d2ac:	68fb      	ldr	r3, [r7, #12]
 800d2ae:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800d2b2:	3308      	adds	r3, #8
 800d2b4:	601a      	str	r2, [r3, #0]
 800d2b6:	683b      	ldr	r3, [r7, #0]
 800d2b8:	681a      	ldr	r2, [r3, #0]
 800d2ba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d2bc:	441a      	add	r2, r3
 800d2be:	683b      	ldr	r3, [r7, #0]
 800d2c0:	601a      	str	r2, [r3, #0]
 800d2c2:	687a      	ldr	r2, [r7, #4]
 800d2c4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d2c6:	1ad3      	subs	r3, r2, r3
 800d2c8:	607b      	str	r3, [r7, #4]
	for ( ;  btr;								/* Repeat until all data read */
 800d2ca:	687b      	ldr	r3, [r7, #4]
 800d2cc:	2b00      	cmp	r3, #0
 800d2ce:	f47f ae31 	bne.w	800cf34 <f_read+0x84>
#endif
	}

	LEAVE_FF(fp->fs, FR_OK);
 800d2d2:	2300      	movs	r3, #0
}
 800d2d4:	4618      	mov	r0, r3
 800d2d6:	3730      	adds	r7, #48	; 0x30
 800d2d8:	46bd      	mov	sp, r7
 800d2da:	bd80      	pop	{r7, pc}

0800d2dc <f_write>:
	FIL* fp,			/* Pointer to the file object */
	const void *buff,	/* Pointer to the data to be written */
	UINT btw,			/* Number of bytes to write */
	UINT* bw			/* Pointer to number of bytes written */
)
{
 800d2dc:	b580      	push	{r7, lr}
 800d2de:	b08a      	sub	sp, #40	; 0x28
 800d2e0:	af00      	add	r7, sp, #0
 800d2e2:	60f8      	str	r0, [r7, #12]
 800d2e4:	60b9      	str	r1, [r7, #8]
 800d2e6:	607a      	str	r2, [r7, #4]
 800d2e8:	603b      	str	r3, [r7, #0]
	FRESULT res;
	DWORD clst, sect;
	UINT wcnt, cc;
	const BYTE *wbuff = (const BYTE*)buff;
 800d2ea:	68bb      	ldr	r3, [r7, #8]
 800d2ec:	61bb      	str	r3, [r7, #24]
	BYTE csect;


	*bw = 0;	/* Clear write byte counter */
 800d2ee:	683b      	ldr	r3, [r7, #0]
 800d2f0:	2200      	movs	r2, #0
 800d2f2:	601a      	str	r2, [r3, #0]

	res = validate(fp);						/* Check validity */
 800d2f4:	68f8      	ldr	r0, [r7, #12]
 800d2f6:	f7ff fa19 	bl	800c72c <validate>
 800d2fa:	4603      	mov	r3, r0
 800d2fc:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) LEAVE_FF(fp->fs, res);
 800d2fe:	7dfb      	ldrb	r3, [r7, #23]
 800d300:	2b00      	cmp	r3, #0
 800d302:	d001      	beq.n	800d308 <f_write+0x2c>
 800d304:	7dfb      	ldrb	r3, [r7, #23]
 800d306:	e258      	b.n	800d7ba <f_write+0x4de>
	if (fp->err)							/* Check error */
 800d308:	68fb      	ldr	r3, [r7, #12]
 800d30a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800d30e:	3307      	adds	r3, #7
 800d310:	781b      	ldrb	r3, [r3, #0]
 800d312:	2b00      	cmp	r3, #0
 800d314:	d005      	beq.n	800d322 <f_write+0x46>
		LEAVE_FF(fp->fs, (FRESULT)fp->err);
 800d316:	68fb      	ldr	r3, [r7, #12]
 800d318:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800d31c:	3307      	adds	r3, #7
 800d31e:	781b      	ldrb	r3, [r3, #0]
 800d320:	e24b      	b.n	800d7ba <f_write+0x4de>
	if (!(fp->flag & FA_WRITE))				/* Check access mode */
 800d322:	68fb      	ldr	r3, [r7, #12]
 800d324:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800d328:	3306      	adds	r3, #6
 800d32a:	781b      	ldrb	r3, [r3, #0]
 800d32c:	f003 0302 	and.w	r3, r3, #2
 800d330:	2b00      	cmp	r3, #0
 800d332:	d101      	bne.n	800d338 <f_write+0x5c>
		LEAVE_FF(fp->fs, FR_DENIED);
 800d334:	2307      	movs	r3, #7
 800d336:	e240      	b.n	800d7ba <f_write+0x4de>
	if (fp->fptr + btw < fp->fptr) btw = 0;	/* File size cannot reach 4GB */
 800d338:	68fb      	ldr	r3, [r7, #12]
 800d33a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800d33e:	3308      	adds	r3, #8
 800d340:	681a      	ldr	r2, [r3, #0]
 800d342:	687b      	ldr	r3, [r7, #4]
 800d344:	441a      	add	r2, r3
 800d346:	68fb      	ldr	r3, [r7, #12]
 800d348:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800d34c:	3308      	adds	r3, #8
 800d34e:	681b      	ldr	r3, [r3, #0]
 800d350:	429a      	cmp	r2, r3
 800d352:	f080 8208 	bcs.w	800d766 <f_write+0x48a>
 800d356:	2300      	movs	r3, #0
 800d358:	607b      	str	r3, [r7, #4]

	for ( ;  btw;							/* Repeat until all data written */
 800d35a:	e204      	b.n	800d766 <f_write+0x48a>
		wbuff += wcnt, fp->fptr += wcnt, *bw += wcnt, btw -= wcnt) {
		if ((fp->fptr % SS(fp->fs)) == 0) {	/* On the sector boundary? */
 800d35c:	68fb      	ldr	r3, [r7, #12]
 800d35e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800d362:	3308      	adds	r3, #8
 800d364:	681a      	ldr	r2, [r3, #0]
 800d366:	68fb      	ldr	r3, [r7, #12]
 800d368:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800d36c:	681b      	ldr	r3, [r3, #0]
 800d36e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800d372:	330a      	adds	r3, #10
 800d374:	881b      	ldrh	r3, [r3, #0]
 800d376:	fbb2 f1f3 	udiv	r1, r2, r3
 800d37a:	fb03 f301 	mul.w	r3, r3, r1
 800d37e:	1ad3      	subs	r3, r2, r3
 800d380:	2b00      	cmp	r3, #0
 800d382:	f040 818d 	bne.w	800d6a0 <f_write+0x3c4>
			csect = (BYTE)(fp->fptr / SS(fp->fs) & (fp->fs->csize - 1));	/* Sector offset in the cluster */
 800d386:	68fb      	ldr	r3, [r7, #12]
 800d388:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800d38c:	3308      	adds	r3, #8
 800d38e:	681a      	ldr	r2, [r3, #0]
 800d390:	68fb      	ldr	r3, [r7, #12]
 800d392:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800d396:	681b      	ldr	r3, [r3, #0]
 800d398:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800d39c:	330a      	adds	r3, #10
 800d39e:	881b      	ldrh	r3, [r3, #0]
 800d3a0:	fbb2 f3f3 	udiv	r3, r2, r3
 800d3a4:	b2da      	uxtb	r2, r3
 800d3a6:	68fb      	ldr	r3, [r7, #12]
 800d3a8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800d3ac:	681b      	ldr	r3, [r3, #0]
 800d3ae:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800d3b2:	3302      	adds	r3, #2
 800d3b4:	781b      	ldrb	r3, [r3, #0]
 800d3b6:	3b01      	subs	r3, #1
 800d3b8:	b2db      	uxtb	r3, r3
 800d3ba:	4013      	ands	r3, r2
 800d3bc:	75bb      	strb	r3, [r7, #22]
			if (!csect) {					/* On the cluster boundary? */
 800d3be:	7dbb      	ldrb	r3, [r7, #22]
 800d3c0:	2b00      	cmp	r3, #0
 800d3c2:	d167      	bne.n	800d494 <f_write+0x1b8>
				if (fp->fptr == 0) {		/* On the top of the file? */
 800d3c4:	68fb      	ldr	r3, [r7, #12]
 800d3c6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800d3ca:	3308      	adds	r3, #8
 800d3cc:	681b      	ldr	r3, [r3, #0]
 800d3ce:	2b00      	cmp	r3, #0
 800d3d0:	d112      	bne.n	800d3f8 <f_write+0x11c>
					clst = fp->sclust;		/* Follow from the origin */
 800d3d2:	68fb      	ldr	r3, [r7, #12]
 800d3d4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800d3d8:	3310      	adds	r3, #16
 800d3da:	681b      	ldr	r3, [r3, #0]
 800d3dc:	627b      	str	r3, [r7, #36]	; 0x24
					if (clst == 0)			/* When no cluster is allocated, */
 800d3de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d3e0:	2b00      	cmp	r3, #0
 800d3e2:	d129      	bne.n	800d438 <f_write+0x15c>
						clst = create_chain(fp->fs, 0);	/* Create a new cluster chain */
 800d3e4:	68fb      	ldr	r3, [r7, #12]
 800d3e6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800d3ea:	681b      	ldr	r3, [r3, #0]
 800d3ec:	2100      	movs	r1, #0
 800d3ee:	4618      	mov	r0, r3
 800d3f0:	f7fd fbde 	bl	800abb0 <create_chain>
 800d3f4:	6278      	str	r0, [r7, #36]	; 0x24
 800d3f6:	e01f      	b.n	800d438 <f_write+0x15c>
				} else {					/* Middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl)
 800d3f8:	68fb      	ldr	r3, [r7, #12]
 800d3fa:	f503 5381 	add.w	r3, r3, #4128	; 0x1020
 800d3fe:	3304      	adds	r3, #4
 800d400:	681b      	ldr	r3, [r3, #0]
 800d402:	2b00      	cmp	r3, #0
 800d404:	d00a      	beq.n	800d41c <f_write+0x140>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 800d406:	68fb      	ldr	r3, [r7, #12]
 800d408:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800d40c:	3308      	adds	r3, #8
 800d40e:	681b      	ldr	r3, [r3, #0]
 800d410:	4619      	mov	r1, r3
 800d412:	68f8      	ldr	r0, [r7, #12]
 800d414:	f7fd fc7d 	bl	800ad12 <clmt_clust>
 800d418:	6278      	str	r0, [r7, #36]	; 0x24
 800d41a:	e00d      	b.n	800d438 <f_write+0x15c>
					else
#endif
						clst = create_chain(fp->fs, fp->clust);	/* Follow or stretch cluster chain on the FAT */
 800d41c:	68fb      	ldr	r3, [r7, #12]
 800d41e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800d422:	681a      	ldr	r2, [r3, #0]
 800d424:	68fb      	ldr	r3, [r7, #12]
 800d426:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800d42a:	3314      	adds	r3, #20
 800d42c:	681b      	ldr	r3, [r3, #0]
 800d42e:	4619      	mov	r1, r3
 800d430:	4610      	mov	r0, r2
 800d432:	f7fd fbbd 	bl	800abb0 <create_chain>
 800d436:	6278      	str	r0, [r7, #36]	; 0x24
				}
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 800d438:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d43a:	2b00      	cmp	r3, #0
 800d43c:	f000 8198 	beq.w	800d770 <f_write+0x494>
				if (clst == 1) ABORT(fp->fs, FR_INT_ERR);
 800d440:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d442:	2b01      	cmp	r3, #1
 800d444:	d107      	bne.n	800d456 <f_write+0x17a>
 800d446:	68fb      	ldr	r3, [r7, #12]
 800d448:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800d44c:	3307      	adds	r3, #7
 800d44e:	2202      	movs	r2, #2
 800d450:	701a      	strb	r2, [r3, #0]
 800d452:	2302      	movs	r3, #2
 800d454:	e1b1      	b.n	800d7ba <f_write+0x4de>
				if (clst == 0xFFFFFFFF) ABORT(fp->fs, FR_DISK_ERR);
 800d456:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d458:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d45c:	d107      	bne.n	800d46e <f_write+0x192>
 800d45e:	68fb      	ldr	r3, [r7, #12]
 800d460:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800d464:	3307      	adds	r3, #7
 800d466:	2201      	movs	r2, #1
 800d468:	701a      	strb	r2, [r3, #0]
 800d46a:	2301      	movs	r3, #1
 800d46c:	e1a5      	b.n	800d7ba <f_write+0x4de>
				fp->clust = clst;			/* Update current cluster */
 800d46e:	68fb      	ldr	r3, [r7, #12]
 800d470:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800d474:	3314      	adds	r3, #20
 800d476:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800d478:	601a      	str	r2, [r3, #0]
				if (fp->sclust == 0) fp->sclust = clst;	/* Set start cluster if the first write */
 800d47a:	68fb      	ldr	r3, [r7, #12]
 800d47c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800d480:	3310      	adds	r3, #16
 800d482:	681b      	ldr	r3, [r3, #0]
 800d484:	2b00      	cmp	r3, #0
 800d486:	d105      	bne.n	800d494 <f_write+0x1b8>
 800d488:	68fb      	ldr	r3, [r7, #12]
 800d48a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800d48e:	3310      	adds	r3, #16
 800d490:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800d492:	601a      	str	r2, [r3, #0]
			}
#if _FS_TINY
			if (fp->fs->winsect == fp->dsect && sync_window(fp->fs))	/* Write-back sector cache */
				ABORT(fp->fs, FR_DISK_ERR);
#else
			if (fp->flag & FA__DIRTY) {		/* Write-back sector cache */
 800d494:	68fb      	ldr	r3, [r7, #12]
 800d496:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800d49a:	3306      	adds	r3, #6
 800d49c:	781b      	ldrb	r3, [r3, #0]
 800d49e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800d4a2:	2b00      	cmp	r3, #0
 800d4a4:	d028      	beq.n	800d4f8 <f_write+0x21c>
				if (disk_write(fp->fs->drv, fp->buf.d8, fp->dsect, 1) != RES_OK)
 800d4a6:	68fb      	ldr	r3, [r7, #12]
 800d4a8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800d4ac:	681b      	ldr	r3, [r3, #0]
 800d4ae:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800d4b2:	3301      	adds	r3, #1
 800d4b4:	7818      	ldrb	r0, [r3, #0]
 800d4b6:	68f9      	ldr	r1, [r7, #12]
 800d4b8:	68fb      	ldr	r3, [r7, #12]
 800d4ba:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800d4be:	3318      	adds	r3, #24
 800d4c0:	681a      	ldr	r2, [r3, #0]
 800d4c2:	2301      	movs	r3, #1
 800d4c4:	f7fc fca2 	bl	8009e0c <disk_write>
 800d4c8:	4603      	mov	r3, r0
 800d4ca:	2b00      	cmp	r3, #0
 800d4cc:	d007      	beq.n	800d4de <f_write+0x202>
					ABORT(fp->fs, FR_DISK_ERR);
 800d4ce:	68fb      	ldr	r3, [r7, #12]
 800d4d0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800d4d4:	3307      	adds	r3, #7
 800d4d6:	2201      	movs	r2, #1
 800d4d8:	701a      	strb	r2, [r3, #0]
 800d4da:	2301      	movs	r3, #1
 800d4dc:	e16d      	b.n	800d7ba <f_write+0x4de>
				fp->flag &= ~FA__DIRTY;
 800d4de:	68fb      	ldr	r3, [r7, #12]
 800d4e0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800d4e4:	3306      	adds	r3, #6
 800d4e6:	781b      	ldrb	r3, [r3, #0]
 800d4e8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800d4ec:	b2da      	uxtb	r2, r3
 800d4ee:	68fb      	ldr	r3, [r7, #12]
 800d4f0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800d4f4:	3306      	adds	r3, #6
 800d4f6:	701a      	strb	r2, [r3, #0]
			}
#endif
			sect = clust2sect(fp->fs, fp->clust);	/* Get current sector */
 800d4f8:	68fb      	ldr	r3, [r7, #12]
 800d4fa:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800d4fe:	681a      	ldr	r2, [r3, #0]
 800d500:	68fb      	ldr	r3, [r7, #12]
 800d502:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800d506:	3314      	adds	r3, #20
 800d508:	681b      	ldr	r3, [r3, #0]
 800d50a:	4619      	mov	r1, r3
 800d50c:	4610      	mov	r0, r2
 800d50e:	f7fd f85a 	bl	800a5c6 <clust2sect>
 800d512:	6138      	str	r0, [r7, #16]
			if (!sect) ABORT(fp->fs, FR_INT_ERR);
 800d514:	693b      	ldr	r3, [r7, #16]
 800d516:	2b00      	cmp	r3, #0
 800d518:	d107      	bne.n	800d52a <f_write+0x24e>
 800d51a:	68fb      	ldr	r3, [r7, #12]
 800d51c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800d520:	3307      	adds	r3, #7
 800d522:	2202      	movs	r2, #2
 800d524:	701a      	strb	r2, [r3, #0]
 800d526:	2302      	movs	r3, #2
 800d528:	e147      	b.n	800d7ba <f_write+0x4de>
			sect += csect;
 800d52a:	7dbb      	ldrb	r3, [r7, #22]
 800d52c:	693a      	ldr	r2, [r7, #16]
 800d52e:	4413      	add	r3, r2
 800d530:	613b      	str	r3, [r7, #16]
			cc = btw / SS(fp->fs);			/* When remaining bytes >= sector size, */
 800d532:	68fb      	ldr	r3, [r7, #12]
 800d534:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800d538:	681b      	ldr	r3, [r3, #0]
 800d53a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800d53e:	330a      	adds	r3, #10
 800d540:	881b      	ldrh	r3, [r3, #0]
 800d542:	461a      	mov	r2, r3
 800d544:	687b      	ldr	r3, [r7, #4]
 800d546:	fbb3 f3f2 	udiv	r3, r3, r2
 800d54a:	61fb      	str	r3, [r7, #28]
			if (cc) {						/* Write maximum contiguous sectors directly */
 800d54c:	69fb      	ldr	r3, [r7, #28]
 800d54e:	2b00      	cmp	r3, #0
 800d550:	d074      	beq.n	800d63c <f_write+0x360>
				if (csect + cc > fp->fs->csize)	/* Clip at cluster boundary */
 800d552:	7dba      	ldrb	r2, [r7, #22]
 800d554:	69fb      	ldr	r3, [r7, #28]
 800d556:	441a      	add	r2, r3
 800d558:	68fb      	ldr	r3, [r7, #12]
 800d55a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800d55e:	681b      	ldr	r3, [r3, #0]
 800d560:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800d564:	3302      	adds	r3, #2
 800d566:	781b      	ldrb	r3, [r3, #0]
 800d568:	429a      	cmp	r2, r3
 800d56a:	d90b      	bls.n	800d584 <f_write+0x2a8>
					cc = fp->fs->csize - csect;
 800d56c:	68fb      	ldr	r3, [r7, #12]
 800d56e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800d572:	681b      	ldr	r3, [r3, #0]
 800d574:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800d578:	3302      	adds	r3, #2
 800d57a:	781b      	ldrb	r3, [r3, #0]
 800d57c:	461a      	mov	r2, r3
 800d57e:	7dbb      	ldrb	r3, [r7, #22]
 800d580:	1ad3      	subs	r3, r2, r3
 800d582:	61fb      	str	r3, [r7, #28]
				if (disk_write(fp->fs->drv, wbuff, sect, cc) != RES_OK)
 800d584:	68fb      	ldr	r3, [r7, #12]
 800d586:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800d58a:	681b      	ldr	r3, [r3, #0]
 800d58c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800d590:	3301      	adds	r3, #1
 800d592:	7818      	ldrb	r0, [r3, #0]
 800d594:	69fb      	ldr	r3, [r7, #28]
 800d596:	693a      	ldr	r2, [r7, #16]
 800d598:	69b9      	ldr	r1, [r7, #24]
 800d59a:	f7fc fc37 	bl	8009e0c <disk_write>
 800d59e:	4603      	mov	r3, r0
 800d5a0:	2b00      	cmp	r3, #0
 800d5a2:	d007      	beq.n	800d5b4 <f_write+0x2d8>
					ABORT(fp->fs, FR_DISK_ERR);
 800d5a4:	68fb      	ldr	r3, [r7, #12]
 800d5a6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800d5aa:	3307      	adds	r3, #7
 800d5ac:	2201      	movs	r2, #1
 800d5ae:	701a      	strb	r2, [r3, #0]
 800d5b0:	2301      	movs	r3, #1
 800d5b2:	e102      	b.n	800d7ba <f_write+0x4de>
				if (fp->fs->winsect - sect < cc) {	/* Refill sector cache if it gets invalidated by the direct write */
					mem_cpy(fp->fs->win.d8, wbuff + ((fp->fs->winsect - sect) * SS(fp->fs)), SS(fp->fs));
					fp->fs->wflag = 0;
				}
#else
				if (fp->dsect - sect < cc) { /* Refill sector cache if it gets invalidated by the direct write */
 800d5b4:	68fb      	ldr	r3, [r7, #12]
 800d5b6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800d5ba:	3318      	adds	r3, #24
 800d5bc:	681a      	ldr	r2, [r3, #0]
 800d5be:	693b      	ldr	r3, [r7, #16]
 800d5c0:	1ad3      	subs	r3, r2, r3
 800d5c2:	69fa      	ldr	r2, [r7, #28]
 800d5c4:	429a      	cmp	r2, r3
 800d5c6:	d92b      	bls.n	800d620 <f_write+0x344>
					mem_cpy(fp->buf.d8, wbuff + ((fp->dsect - sect) * SS(fp->fs)), SS(fp->fs));
 800d5c8:	68f8      	ldr	r0, [r7, #12]
 800d5ca:	68fb      	ldr	r3, [r7, #12]
 800d5cc:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800d5d0:	3318      	adds	r3, #24
 800d5d2:	681a      	ldr	r2, [r3, #0]
 800d5d4:	693b      	ldr	r3, [r7, #16]
 800d5d6:	1ad2      	subs	r2, r2, r3
 800d5d8:	68fb      	ldr	r3, [r7, #12]
 800d5da:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800d5de:	681b      	ldr	r3, [r3, #0]
 800d5e0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800d5e4:	330a      	adds	r3, #10
 800d5e6:	881b      	ldrh	r3, [r3, #0]
 800d5e8:	fb03 f302 	mul.w	r3, r3, r2
 800d5ec:	69ba      	ldr	r2, [r7, #24]
 800d5ee:	18d1      	adds	r1, r2, r3
 800d5f0:	68fb      	ldr	r3, [r7, #12]
 800d5f2:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800d5f6:	681b      	ldr	r3, [r3, #0]
 800d5f8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800d5fc:	330a      	adds	r3, #10
 800d5fe:	881b      	ldrh	r3, [r3, #0]
 800d600:	461a      	mov	r2, r3
 800d602:	f7fc fc41 	bl	8009e88 <mem_cpy>
					fp->flag &= ~FA__DIRTY;
 800d606:	68fb      	ldr	r3, [r7, #12]
 800d608:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800d60c:	3306      	adds	r3, #6
 800d60e:	781b      	ldrb	r3, [r3, #0]
 800d610:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800d614:	b2da      	uxtb	r2, r3
 800d616:	68fb      	ldr	r3, [r7, #12]
 800d618:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800d61c:	3306      	adds	r3, #6
 800d61e:	701a      	strb	r2, [r3, #0]
				}
#endif
#endif
				wcnt = SS(fp->fs) * cc;		/* Number of bytes transferred */
 800d620:	68fb      	ldr	r3, [r7, #12]
 800d622:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800d626:	681b      	ldr	r3, [r3, #0]
 800d628:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800d62c:	330a      	adds	r3, #10
 800d62e:	881b      	ldrh	r3, [r3, #0]
 800d630:	461a      	mov	r2, r3
 800d632:	69fb      	ldr	r3, [r7, #28]
 800d634:	fb02 f303 	mul.w	r3, r2, r3
 800d638:	623b      	str	r3, [r7, #32]
				continue;
 800d63a:	e07a      	b.n	800d732 <f_write+0x456>
			if (fp->fptr >= fp->fsize) {	/* Avoid silly cache filling at growing edge */
				if (sync_window(fp->fs)) ABORT(fp->fs, FR_DISK_ERR);
				fp->fs->winsect = sect;
			}
#else
			if (fp->dsect != sect) {		/* Fill sector cache with file data */
 800d63c:	68fb      	ldr	r3, [r7, #12]
 800d63e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800d642:	3318      	adds	r3, #24
 800d644:	681b      	ldr	r3, [r3, #0]
 800d646:	693a      	ldr	r2, [r7, #16]
 800d648:	429a      	cmp	r2, r3
 800d64a:	d023      	beq.n	800d694 <f_write+0x3b8>
				if (fp->fptr < fp->fsize &&
 800d64c:	68fb      	ldr	r3, [r7, #12]
 800d64e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800d652:	3308      	adds	r3, #8
 800d654:	681a      	ldr	r2, [r3, #0]
 800d656:	68fb      	ldr	r3, [r7, #12]
 800d658:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800d65c:	330c      	adds	r3, #12
 800d65e:	681b      	ldr	r3, [r3, #0]
 800d660:	429a      	cmp	r2, r3
 800d662:	d217      	bcs.n	800d694 <f_write+0x3b8>
					disk_read(fp->fs->drv, fp->buf.d8, sect, 1) != RES_OK)
 800d664:	68fb      	ldr	r3, [r7, #12]
 800d666:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800d66a:	681b      	ldr	r3, [r3, #0]
 800d66c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800d670:	3301      	adds	r3, #1
 800d672:	7818      	ldrb	r0, [r3, #0]
 800d674:	68f9      	ldr	r1, [r7, #12]
 800d676:	2301      	movs	r3, #1
 800d678:	693a      	ldr	r2, [r7, #16]
 800d67a:	f7fc fba7 	bl	8009dcc <disk_read>
 800d67e:	4603      	mov	r3, r0
				if (fp->fptr < fp->fsize &&
 800d680:	2b00      	cmp	r3, #0
 800d682:	d007      	beq.n	800d694 <f_write+0x3b8>
						ABORT(fp->fs, FR_DISK_ERR);
 800d684:	68fb      	ldr	r3, [r7, #12]
 800d686:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800d68a:	3307      	adds	r3, #7
 800d68c:	2201      	movs	r2, #1
 800d68e:	701a      	strb	r2, [r3, #0]
 800d690:	2301      	movs	r3, #1
 800d692:	e092      	b.n	800d7ba <f_write+0x4de>
			}
#endif
			fp->dsect = sect;
 800d694:	68fb      	ldr	r3, [r7, #12]
 800d696:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800d69a:	3318      	adds	r3, #24
 800d69c:	693a      	ldr	r2, [r7, #16]
 800d69e:	601a      	str	r2, [r3, #0]
		}
		wcnt = SS(fp->fs) - ((UINT)fp->fptr % SS(fp->fs));/* Put partial sector into file I/O buffer */
 800d6a0:	68fb      	ldr	r3, [r7, #12]
 800d6a2:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800d6a6:	681b      	ldr	r3, [r3, #0]
 800d6a8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800d6ac:	330a      	adds	r3, #10
 800d6ae:	881b      	ldrh	r3, [r3, #0]
 800d6b0:	4618      	mov	r0, r3
 800d6b2:	68fb      	ldr	r3, [r7, #12]
 800d6b4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800d6b8:	3308      	adds	r3, #8
 800d6ba:	681a      	ldr	r2, [r3, #0]
 800d6bc:	68fb      	ldr	r3, [r7, #12]
 800d6be:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800d6c2:	681b      	ldr	r3, [r3, #0]
 800d6c4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800d6c8:	330a      	adds	r3, #10
 800d6ca:	881b      	ldrh	r3, [r3, #0]
 800d6cc:	fbb2 f1f3 	udiv	r1, r2, r3
 800d6d0:	fb03 f301 	mul.w	r3, r3, r1
 800d6d4:	1ad3      	subs	r3, r2, r3
 800d6d6:	1ac3      	subs	r3, r0, r3
 800d6d8:	623b      	str	r3, [r7, #32]
		if (wcnt > btw) wcnt = btw;
 800d6da:	6a3a      	ldr	r2, [r7, #32]
 800d6dc:	687b      	ldr	r3, [r7, #4]
 800d6de:	429a      	cmp	r2, r3
 800d6e0:	d901      	bls.n	800d6e6 <f_write+0x40a>
 800d6e2:	687b      	ldr	r3, [r7, #4]
 800d6e4:	623b      	str	r3, [r7, #32]
		if (move_window(fp->fs, fp->dsect) != FR_OK)	/* Move sector window */
			ABORT(fp->fs, FR_DISK_ERR);
		mem_cpy(&fp->fs->win.d8[fp->fptr % SS(fp->fs)], wbuff, wcnt);	/* Fit partial sector */
		fp->fs->wflag = 1;
#else
		mem_cpy(&fp->buf.d8[fp->fptr % SS(fp->fs)], wbuff, wcnt);	/* Fit partial sector */
 800d6e6:	68fb      	ldr	r3, [r7, #12]
 800d6e8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800d6ec:	3308      	adds	r3, #8
 800d6ee:	681a      	ldr	r2, [r3, #0]
 800d6f0:	68fb      	ldr	r3, [r7, #12]
 800d6f2:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800d6f6:	681b      	ldr	r3, [r3, #0]
 800d6f8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800d6fc:	330a      	adds	r3, #10
 800d6fe:	881b      	ldrh	r3, [r3, #0]
 800d700:	fbb2 f1f3 	udiv	r1, r2, r3
 800d704:	fb03 f301 	mul.w	r3, r3, r1
 800d708:	1ad3      	subs	r3, r2, r3
 800d70a:	68fa      	ldr	r2, [r7, #12]
 800d70c:	4413      	add	r3, r2
 800d70e:	6a3a      	ldr	r2, [r7, #32]
 800d710:	69b9      	ldr	r1, [r7, #24]
 800d712:	4618      	mov	r0, r3
 800d714:	f7fc fbb8 	bl	8009e88 <mem_cpy>
		fp->flag |= FA__DIRTY;
 800d718:	68fb      	ldr	r3, [r7, #12]
 800d71a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800d71e:	3306      	adds	r3, #6
 800d720:	781b      	ldrb	r3, [r3, #0]
 800d722:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800d726:	b2da      	uxtb	r2, r3
 800d728:	68fb      	ldr	r3, [r7, #12]
 800d72a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800d72e:	3306      	adds	r3, #6
 800d730:	701a      	strb	r2, [r3, #0]
		wbuff += wcnt, fp->fptr += wcnt, *bw += wcnt, btw -= wcnt) {
 800d732:	69ba      	ldr	r2, [r7, #24]
 800d734:	6a3b      	ldr	r3, [r7, #32]
 800d736:	4413      	add	r3, r2
 800d738:	61bb      	str	r3, [r7, #24]
 800d73a:	68fb      	ldr	r3, [r7, #12]
 800d73c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800d740:	3308      	adds	r3, #8
 800d742:	681a      	ldr	r2, [r3, #0]
 800d744:	6a3b      	ldr	r3, [r7, #32]
 800d746:	441a      	add	r2, r3
 800d748:	68fb      	ldr	r3, [r7, #12]
 800d74a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800d74e:	3308      	adds	r3, #8
 800d750:	601a      	str	r2, [r3, #0]
 800d752:	683b      	ldr	r3, [r7, #0]
 800d754:	681a      	ldr	r2, [r3, #0]
 800d756:	6a3b      	ldr	r3, [r7, #32]
 800d758:	441a      	add	r2, r3
 800d75a:	683b      	ldr	r3, [r7, #0]
 800d75c:	601a      	str	r2, [r3, #0]
 800d75e:	687a      	ldr	r2, [r7, #4]
 800d760:	6a3b      	ldr	r3, [r7, #32]
 800d762:	1ad3      	subs	r3, r2, r3
 800d764:	607b      	str	r3, [r7, #4]
	for ( ;  btw;							/* Repeat until all data written */
 800d766:	687b      	ldr	r3, [r7, #4]
 800d768:	2b00      	cmp	r3, #0
 800d76a:	f47f adf7 	bne.w	800d35c <f_write+0x80>
 800d76e:	e000      	b.n	800d772 <f_write+0x496>
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 800d770:	bf00      	nop
#endif
	}

	if (fp->fptr > fp->fsize) fp->fsize = fp->fptr;	/* Update file size if needed */
 800d772:	68fb      	ldr	r3, [r7, #12]
 800d774:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800d778:	3308      	adds	r3, #8
 800d77a:	681a      	ldr	r2, [r3, #0]
 800d77c:	68fb      	ldr	r3, [r7, #12]
 800d77e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800d782:	330c      	adds	r3, #12
 800d784:	681b      	ldr	r3, [r3, #0]
 800d786:	429a      	cmp	r2, r3
 800d788:	d909      	bls.n	800d79e <f_write+0x4c2>
 800d78a:	68fb      	ldr	r3, [r7, #12]
 800d78c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800d790:	3308      	adds	r3, #8
 800d792:	681a      	ldr	r2, [r3, #0]
 800d794:	68fb      	ldr	r3, [r7, #12]
 800d796:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800d79a:	330c      	adds	r3, #12
 800d79c:	601a      	str	r2, [r3, #0]
	fp->flag |= FA__WRITTEN;						/* Set file change flag */
 800d79e:	68fb      	ldr	r3, [r7, #12]
 800d7a0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800d7a4:	3306      	adds	r3, #6
 800d7a6:	781b      	ldrb	r3, [r3, #0]
 800d7a8:	f043 0320 	orr.w	r3, r3, #32
 800d7ac:	b2da      	uxtb	r2, r3
 800d7ae:	68fb      	ldr	r3, [r7, #12]
 800d7b0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800d7b4:	3306      	adds	r3, #6
 800d7b6:	701a      	strb	r2, [r3, #0]

	LEAVE_FF(fp->fs, FR_OK);
 800d7b8:	2300      	movs	r3, #0
}
 800d7ba:	4618      	mov	r0, r3
 800d7bc:	3728      	adds	r7, #40	; 0x28
 800d7be:	46bd      	mov	sp, r7
 800d7c0:	bd80      	pop	{r7, pc}

0800d7c2 <f_sync>:
/*-----------------------------------------------------------------------*/

FRESULT f_sync (
	FIL* fp		/* Pointer to the file object */
)
{
 800d7c2:	b580      	push	{r7, lr}
 800d7c4:	b086      	sub	sp, #24
 800d7c6:	af00      	add	r7, sp, #0
 800d7c8:	6078      	str	r0, [r7, #4]
	FRESULT res;
	DWORD tm;
	BYTE *dir;


	res = validate(fp);					/* Check validity of the object */
 800d7ca:	6878      	ldr	r0, [r7, #4]
 800d7cc:	f7fe ffae 	bl	800c72c <validate>
 800d7d0:	4603      	mov	r3, r0
 800d7d2:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 800d7d4:	7dfb      	ldrb	r3, [r7, #23]
 800d7d6:	2b00      	cmp	r3, #0
 800d7d8:	f040 80cc 	bne.w	800d974 <f_sync+0x1b2>
		if (fp->flag & FA__WRITTEN) {	/* Has the file been written? */
 800d7dc:	687b      	ldr	r3, [r7, #4]
 800d7de:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800d7e2:	3306      	adds	r3, #6
 800d7e4:	781b      	ldrb	r3, [r3, #0]
 800d7e6:	f003 0320 	and.w	r3, r3, #32
 800d7ea:	2b00      	cmp	r3, #0
 800d7ec:	f000 80c2 	beq.w	800d974 <f_sync+0x1b2>
			/* Write-back dirty buffer */
#if !_FS_TINY
			if (fp->flag & FA__DIRTY) {
 800d7f0:	687b      	ldr	r3, [r7, #4]
 800d7f2:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800d7f6:	3306      	adds	r3, #6
 800d7f8:	781b      	ldrb	r3, [r3, #0]
 800d7fa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800d7fe:	2b00      	cmp	r3, #0
 800d800:	d022      	beq.n	800d848 <f_sync+0x86>
				if (disk_write(fp->fs->drv, fp->buf.d8, fp->dsect, 1) != RES_OK)
 800d802:	687b      	ldr	r3, [r7, #4]
 800d804:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800d808:	681b      	ldr	r3, [r3, #0]
 800d80a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800d80e:	3301      	adds	r3, #1
 800d810:	7818      	ldrb	r0, [r3, #0]
 800d812:	6879      	ldr	r1, [r7, #4]
 800d814:	687b      	ldr	r3, [r7, #4]
 800d816:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800d81a:	3318      	adds	r3, #24
 800d81c:	681a      	ldr	r2, [r3, #0]
 800d81e:	2301      	movs	r3, #1
 800d820:	f7fc faf4 	bl	8009e0c <disk_write>
 800d824:	4603      	mov	r3, r0
 800d826:	2b00      	cmp	r3, #0
 800d828:	d001      	beq.n	800d82e <f_sync+0x6c>
					LEAVE_FF(fp->fs, FR_DISK_ERR);
 800d82a:	2301      	movs	r3, #1
 800d82c:	e0a3      	b.n	800d976 <f_sync+0x1b4>
				fp->flag &= ~FA__DIRTY;
 800d82e:	687b      	ldr	r3, [r7, #4]
 800d830:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800d834:	3306      	adds	r3, #6
 800d836:	781b      	ldrb	r3, [r3, #0]
 800d838:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800d83c:	b2da      	uxtb	r2, r3
 800d83e:	687b      	ldr	r3, [r7, #4]
 800d840:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800d844:	3306      	adds	r3, #6
 800d846:	701a      	strb	r2, [r3, #0]
			}
#endif
			/* Update the directory entry */
			res = move_window(fp->fs, fp->dir_sect);
 800d848:	687b      	ldr	r3, [r7, #4]
 800d84a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800d84e:	681a      	ldr	r2, [r3, #0]
 800d850:	687b      	ldr	r3, [r7, #4]
 800d852:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800d856:	331c      	adds	r3, #28
 800d858:	681b      	ldr	r3, [r3, #0]
 800d85a:	4619      	mov	r1, r3
 800d85c:	4610      	mov	r0, r2
 800d85e:	f7fc fdaf 	bl	800a3c0 <move_window>
 800d862:	4603      	mov	r3, r0
 800d864:	75fb      	strb	r3, [r7, #23]
			if (res == FR_OK) {
 800d866:	7dfb      	ldrb	r3, [r7, #23]
 800d868:	2b00      	cmp	r3, #0
 800d86a:	f040 8083 	bne.w	800d974 <f_sync+0x1b2>
				dir = fp->dir_ptr;
 800d86e:	687b      	ldr	r3, [r7, #4]
 800d870:	f503 5381 	add.w	r3, r3, #4128	; 0x1020
 800d874:	681b      	ldr	r3, [r3, #0]
 800d876:	613b      	str	r3, [r7, #16]
				dir[DIR_Attr] |= AM_ARC;					/* Set archive bit */
 800d878:	693b      	ldr	r3, [r7, #16]
 800d87a:	330b      	adds	r3, #11
 800d87c:	781a      	ldrb	r2, [r3, #0]
 800d87e:	693b      	ldr	r3, [r7, #16]
 800d880:	330b      	adds	r3, #11
 800d882:	f042 0220 	orr.w	r2, r2, #32
 800d886:	b2d2      	uxtb	r2, r2
 800d888:	701a      	strb	r2, [r3, #0]
				ST_DWORD(dir + DIR_FileSize, fp->fsize);	/* Update file size */
 800d88a:	687b      	ldr	r3, [r7, #4]
 800d88c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800d890:	330c      	adds	r3, #12
 800d892:	681a      	ldr	r2, [r3, #0]
 800d894:	693b      	ldr	r3, [r7, #16]
 800d896:	331c      	adds	r3, #28
 800d898:	b2d2      	uxtb	r2, r2
 800d89a:	701a      	strb	r2, [r3, #0]
 800d89c:	687b      	ldr	r3, [r7, #4]
 800d89e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800d8a2:	330c      	adds	r3, #12
 800d8a4:	681b      	ldr	r3, [r3, #0]
 800d8a6:	b29b      	uxth	r3, r3
 800d8a8:	0a1b      	lsrs	r3, r3, #8
 800d8aa:	b29a      	uxth	r2, r3
 800d8ac:	693b      	ldr	r3, [r7, #16]
 800d8ae:	331d      	adds	r3, #29
 800d8b0:	b2d2      	uxtb	r2, r2
 800d8b2:	701a      	strb	r2, [r3, #0]
 800d8b4:	687b      	ldr	r3, [r7, #4]
 800d8b6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800d8ba:	330c      	adds	r3, #12
 800d8bc:	681b      	ldr	r3, [r3, #0]
 800d8be:	0c1a      	lsrs	r2, r3, #16
 800d8c0:	693b      	ldr	r3, [r7, #16]
 800d8c2:	331e      	adds	r3, #30
 800d8c4:	b2d2      	uxtb	r2, r2
 800d8c6:	701a      	strb	r2, [r3, #0]
 800d8c8:	687b      	ldr	r3, [r7, #4]
 800d8ca:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800d8ce:	330c      	adds	r3, #12
 800d8d0:	681b      	ldr	r3, [r3, #0]
 800d8d2:	0e1a      	lsrs	r2, r3, #24
 800d8d4:	693b      	ldr	r3, [r7, #16]
 800d8d6:	331f      	adds	r3, #31
 800d8d8:	b2d2      	uxtb	r2, r2
 800d8da:	701a      	strb	r2, [r3, #0]
				st_clust(dir, fp->sclust);					/* Update start cluster */
 800d8dc:	687b      	ldr	r3, [r7, #4]
 800d8de:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800d8e2:	3310      	adds	r3, #16
 800d8e4:	681b      	ldr	r3, [r3, #0]
 800d8e6:	4619      	mov	r1, r3
 800d8e8:	6938      	ldr	r0, [r7, #16]
 800d8ea:	f7fd fd13 	bl	800b314 <st_clust>
				tm = GET_FATTIME();							/* Update updated time */
 800d8ee:	f7fc f9cb 	bl	8009c88 <get_fattime>
 800d8f2:	60f8      	str	r0, [r7, #12]
				ST_DWORD(dir + DIR_WrtTime, tm);
 800d8f4:	693b      	ldr	r3, [r7, #16]
 800d8f6:	3316      	adds	r3, #22
 800d8f8:	68fa      	ldr	r2, [r7, #12]
 800d8fa:	b2d2      	uxtb	r2, r2
 800d8fc:	701a      	strb	r2, [r3, #0]
 800d8fe:	68fb      	ldr	r3, [r7, #12]
 800d900:	b29b      	uxth	r3, r3
 800d902:	0a1b      	lsrs	r3, r3, #8
 800d904:	b29a      	uxth	r2, r3
 800d906:	693b      	ldr	r3, [r7, #16]
 800d908:	3317      	adds	r3, #23
 800d90a:	b2d2      	uxtb	r2, r2
 800d90c:	701a      	strb	r2, [r3, #0]
 800d90e:	68fb      	ldr	r3, [r7, #12]
 800d910:	0c1a      	lsrs	r2, r3, #16
 800d912:	693b      	ldr	r3, [r7, #16]
 800d914:	3318      	adds	r3, #24
 800d916:	b2d2      	uxtb	r2, r2
 800d918:	701a      	strb	r2, [r3, #0]
 800d91a:	68fb      	ldr	r3, [r7, #12]
 800d91c:	0e1a      	lsrs	r2, r3, #24
 800d91e:	693b      	ldr	r3, [r7, #16]
 800d920:	3319      	adds	r3, #25
 800d922:	b2d2      	uxtb	r2, r2
 800d924:	701a      	strb	r2, [r3, #0]
				ST_WORD(dir + DIR_LstAccDate, 0);
 800d926:	693b      	ldr	r3, [r7, #16]
 800d928:	3312      	adds	r3, #18
 800d92a:	2200      	movs	r2, #0
 800d92c:	701a      	strb	r2, [r3, #0]
 800d92e:	693b      	ldr	r3, [r7, #16]
 800d930:	3313      	adds	r3, #19
 800d932:	2200      	movs	r2, #0
 800d934:	701a      	strb	r2, [r3, #0]
				fp->flag &= ~FA__WRITTEN;
 800d936:	687b      	ldr	r3, [r7, #4]
 800d938:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800d93c:	3306      	adds	r3, #6
 800d93e:	781b      	ldrb	r3, [r3, #0]
 800d940:	f023 0320 	bic.w	r3, r3, #32
 800d944:	b2da      	uxtb	r2, r3
 800d946:	687b      	ldr	r3, [r7, #4]
 800d948:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800d94c:	3306      	adds	r3, #6
 800d94e:	701a      	strb	r2, [r3, #0]
				fp->fs->wflag = 1;
 800d950:	687b      	ldr	r3, [r7, #4]
 800d952:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800d956:	681b      	ldr	r3, [r3, #0]
 800d958:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800d95c:	3304      	adds	r3, #4
 800d95e:	2201      	movs	r2, #1
 800d960:	701a      	strb	r2, [r3, #0]
				res = sync_fs(fp->fs);
 800d962:	687b      	ldr	r3, [r7, #4]
 800d964:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800d968:	681b      	ldr	r3, [r3, #0]
 800d96a:	4618      	mov	r0, r3
 800d96c:	f7fc fd5c 	bl	800a428 <sync_fs>
 800d970:	4603      	mov	r3, r0
 800d972:	75fb      	strb	r3, [r7, #23]
			}
		}
	}

	LEAVE_FF(fp->fs, res);
 800d974:	7dfb      	ldrb	r3, [r7, #23]
}
 800d976:	4618      	mov	r0, r3
 800d978:	3718      	adds	r7, #24
 800d97a:	46bd      	mov	sp, r7
 800d97c:	bd80      	pop	{r7, pc}

0800d97e <f_close>:
/*-----------------------------------------------------------------------*/

FRESULT f_close (
	FIL *fp		/* Pointer to the file object to be closed */
)
{
 800d97e:	b580      	push	{r7, lr}
 800d980:	b084      	sub	sp, #16
 800d982:	af00      	add	r7, sp, #0
 800d984:	6078      	str	r0, [r7, #4]
	FRESULT res;


#if !_FS_READONLY
	res = f_sync(fp);					/* Flush cached data */
 800d986:	6878      	ldr	r0, [r7, #4]
 800d988:	f7ff ff1b 	bl	800d7c2 <f_sync>
 800d98c:	4603      	mov	r3, r0
 800d98e:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK)
 800d990:	7bfb      	ldrb	r3, [r7, #15]
 800d992:	2b00      	cmp	r3, #0
 800d994:	d119      	bne.n	800d9ca <f_close+0x4c>
#endif
	{
		res = validate(fp);				/* Lock volume */
 800d996:	6878      	ldr	r0, [r7, #4]
 800d998:	f7fe fec8 	bl	800c72c <validate>
 800d99c:	4603      	mov	r3, r0
 800d99e:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 800d9a0:	7bfb      	ldrb	r3, [r7, #15]
 800d9a2:	2b00      	cmp	r3, #0
 800d9a4:	d111      	bne.n	800d9ca <f_close+0x4c>
#if _FS_REENTRANT
			FATFS *fs = fp->fs;
#endif
#if _FS_LOCK
			res = dec_lock(fp->lockid);	/* Decrement file open counter */
 800d9a6:	687b      	ldr	r3, [r7, #4]
 800d9a8:	f503 5381 	add.w	r3, r3, #4128	; 0x1020
 800d9ac:	3308      	adds	r3, #8
 800d9ae:	681b      	ldr	r3, [r3, #0]
 800d9b0:	4618      	mov	r0, r3
 800d9b2:	f7fc fc3d 	bl	800a230 <dec_lock>
 800d9b6:	4603      	mov	r3, r0
 800d9b8:	73fb      	strb	r3, [r7, #15]
			if (res == FR_OK)
 800d9ba:	7bfb      	ldrb	r3, [r7, #15]
 800d9bc:	2b00      	cmp	r3, #0
 800d9be:	d104      	bne.n	800d9ca <f_close+0x4c>
#endif
				fp->fs = 0;				/* Invalidate file object */
 800d9c0:	687b      	ldr	r3, [r7, #4]
 800d9c2:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800d9c6:	2200      	movs	r2, #0
 800d9c8:	601a      	str	r2, [r3, #0]
#if _FS_REENTRANT
			unlock_fs(fs, FR_OK);		/* Unlock volume */
#endif
		}
	}
	return res;
 800d9ca:	7bfb      	ldrb	r3, [r7, #15]
}
 800d9cc:	4618      	mov	r0, r3
 800d9ce:	3710      	adds	r7, #16
 800d9d0:	46bd      	mov	sp, r7
 800d9d2:	bd80      	pop	{r7, pc}

0800d9d4 <f_lseek>:

FRESULT f_lseek (
	FIL* fp,		/* Pointer to the file object */
	DWORD ofs		/* File pointer from top of file */
)
{
 800d9d4:	b580      	push	{r7, lr}
 800d9d6:	b090      	sub	sp, #64	; 0x40
 800d9d8:	af00      	add	r7, sp, #0
 800d9da:	6078      	str	r0, [r7, #4]
 800d9dc:	6039      	str	r1, [r7, #0]
#if _USE_FASTSEEK
	DWORD cl, pcl, ncl, tcl, dsc, tlen, ulen, *tbl;
#endif


	res = validate(fp);					/* Check validity of the object */
 800d9de:	6878      	ldr	r0, [r7, #4]
 800d9e0:	f7fe fea4 	bl	800c72c <validate>
 800d9e4:	4603      	mov	r3, r0
 800d9e6:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
	if (res != FR_OK) LEAVE_FF(fp->fs, res);
 800d9ea:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 800d9ee:	2b00      	cmp	r3, #0
 800d9f0:	d002      	beq.n	800d9f8 <f_lseek+0x24>
 800d9f2:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 800d9f6:	e31d      	b.n	800e034 <f_lseek+0x660>
	if (fp->err)						/* Check error */
 800d9f8:	687b      	ldr	r3, [r7, #4]
 800d9fa:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800d9fe:	3307      	adds	r3, #7
 800da00:	781b      	ldrb	r3, [r3, #0]
 800da02:	2b00      	cmp	r3, #0
 800da04:	d005      	beq.n	800da12 <f_lseek+0x3e>
		LEAVE_FF(fp->fs, (FRESULT)fp->err);
 800da06:	687b      	ldr	r3, [r7, #4]
 800da08:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800da0c:	3307      	adds	r3, #7
 800da0e:	781b      	ldrb	r3, [r3, #0]
 800da10:	e310      	b.n	800e034 <f_lseek+0x660>

#if _USE_FASTSEEK
	if (fp->cltbl) {	/* Fast seek */
 800da12:	687b      	ldr	r3, [r7, #4]
 800da14:	f503 5381 	add.w	r3, r3, #4128	; 0x1020
 800da18:	3304      	adds	r3, #4
 800da1a:	681b      	ldr	r3, [r3, #0]
 800da1c:	2b00      	cmp	r3, #0
 800da1e:	f000 813c 	beq.w	800dc9a <f_lseek+0x2c6>
		if (ofs == CREATE_LINKMAP) {	/* Create CLMT */
 800da22:	683b      	ldr	r3, [r7, #0]
 800da24:	f1b3 3fff 	cmp.w	r3, #4294967295
 800da28:	d172      	bne.n	800db10 <f_lseek+0x13c>
			tbl = fp->cltbl;
 800da2a:	687b      	ldr	r3, [r7, #4]
 800da2c:	f503 5381 	add.w	r3, r3, #4128	; 0x1020
 800da30:	3304      	adds	r3, #4
 800da32:	681b      	ldr	r3, [r3, #0]
 800da34:	627b      	str	r3, [r7, #36]	; 0x24
			tlen = *tbl++; ulen = 2;	/* Given table size and required table size */
 800da36:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800da38:	1d1a      	adds	r2, r3, #4
 800da3a:	627a      	str	r2, [r7, #36]	; 0x24
 800da3c:	681b      	ldr	r3, [r3, #0]
 800da3e:	617b      	str	r3, [r7, #20]
 800da40:	2302      	movs	r3, #2
 800da42:	62bb      	str	r3, [r7, #40]	; 0x28
			cl = fp->sclust;			/* Top of the chain */
 800da44:	687b      	ldr	r3, [r7, #4]
 800da46:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800da4a:	3310      	adds	r3, #16
 800da4c:	681b      	ldr	r3, [r3, #0]
 800da4e:	633b      	str	r3, [r7, #48]	; 0x30
			if (cl) {
 800da50:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800da52:	2b00      	cmp	r3, #0
 800da54:	d049      	beq.n	800daea <f_lseek+0x116>
				do {
					/* Get a fragment */
					tcl = cl; ncl = 0; ulen += 2;	/* Top, length and used items */
 800da56:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800da58:	613b      	str	r3, [r7, #16]
 800da5a:	2300      	movs	r3, #0
 800da5c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800da5e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800da60:	3302      	adds	r3, #2
 800da62:	62bb      	str	r3, [r7, #40]	; 0x28
					do {
						pcl = cl; ncl++;
 800da64:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800da66:	60fb      	str	r3, [r7, #12]
 800da68:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800da6a:	3301      	adds	r3, #1
 800da6c:	62fb      	str	r3, [r7, #44]	; 0x2c
						cl = get_fat(fp->fs, cl);
 800da6e:	687b      	ldr	r3, [r7, #4]
 800da70:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800da74:	681b      	ldr	r3, [r3, #0]
 800da76:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800da78:	4618      	mov	r0, r3
 800da7a:	f7fc fdcc 	bl	800a616 <get_fat>
 800da7e:	6338      	str	r0, [r7, #48]	; 0x30
						if (cl <= 1) ABORT(fp->fs, FR_INT_ERR);
 800da80:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800da82:	2b01      	cmp	r3, #1
 800da84:	d807      	bhi.n	800da96 <f_lseek+0xc2>
 800da86:	687b      	ldr	r3, [r7, #4]
 800da88:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800da8c:	3307      	adds	r3, #7
 800da8e:	2202      	movs	r2, #2
 800da90:	701a      	strb	r2, [r3, #0]
 800da92:	2302      	movs	r3, #2
 800da94:	e2ce      	b.n	800e034 <f_lseek+0x660>
						if (cl == 0xFFFFFFFF) ABORT(fp->fs, FR_DISK_ERR);
 800da96:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800da98:	f1b3 3fff 	cmp.w	r3, #4294967295
 800da9c:	d107      	bne.n	800daae <f_lseek+0xda>
 800da9e:	687b      	ldr	r3, [r7, #4]
 800daa0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800daa4:	3307      	adds	r3, #7
 800daa6:	2201      	movs	r2, #1
 800daa8:	701a      	strb	r2, [r3, #0]
 800daaa:	2301      	movs	r3, #1
 800daac:	e2c2      	b.n	800e034 <f_lseek+0x660>
					} while (cl == pcl + 1);
 800daae:	68fb      	ldr	r3, [r7, #12]
 800dab0:	3301      	adds	r3, #1
 800dab2:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800dab4:	429a      	cmp	r2, r3
 800dab6:	d0d5      	beq.n	800da64 <f_lseek+0x90>
					if (ulen <= tlen) {		/* Store the length and top of the fragment */
 800dab8:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800daba:	697b      	ldr	r3, [r7, #20]
 800dabc:	429a      	cmp	r2, r3
 800dabe:	d809      	bhi.n	800dad4 <f_lseek+0x100>
						*tbl++ = ncl; *tbl++ = tcl;
 800dac0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dac2:	1d1a      	adds	r2, r3, #4
 800dac4:	627a      	str	r2, [r7, #36]	; 0x24
 800dac6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800dac8:	601a      	str	r2, [r3, #0]
 800daca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dacc:	1d1a      	adds	r2, r3, #4
 800dace:	627a      	str	r2, [r7, #36]	; 0x24
 800dad0:	693a      	ldr	r2, [r7, #16]
 800dad2:	601a      	str	r2, [r3, #0]
					}
				} while (cl < fp->fs->n_fatent);	/* Repeat until end of chain */
 800dad4:	687b      	ldr	r3, [r7, #4]
 800dad6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800dada:	681b      	ldr	r3, [r3, #0]
 800dadc:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800dae0:	3314      	adds	r3, #20
 800dae2:	681b      	ldr	r3, [r3, #0]
 800dae4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800dae6:	429a      	cmp	r2, r3
 800dae8:	d3b5      	bcc.n	800da56 <f_lseek+0x82>
			}
			*fp->cltbl = ulen;	/* Number of items used */
 800daea:	687b      	ldr	r3, [r7, #4]
 800daec:	f503 5381 	add.w	r3, r3, #4128	; 0x1020
 800daf0:	3304      	adds	r3, #4
 800daf2:	681b      	ldr	r3, [r3, #0]
 800daf4:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800daf6:	601a      	str	r2, [r3, #0]
			if (ulen <= tlen)
 800daf8:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800dafa:	697b      	ldr	r3, [r7, #20]
 800dafc:	429a      	cmp	r2, r3
 800dafe:	d803      	bhi.n	800db08 <f_lseek+0x134>
				*tbl = 0;		/* Terminate table */
 800db00:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800db02:	2200      	movs	r2, #0
 800db04:	601a      	str	r2, [r3, #0]
 800db06:	e293      	b.n	800e030 <f_lseek+0x65c>
			else
				res = FR_NOT_ENOUGH_CORE;	/* Given table size is smaller than required */
 800db08:	2311      	movs	r3, #17
 800db0a:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
 800db0e:	e28f      	b.n	800e030 <f_lseek+0x65c>

		} else {						/* Fast seek */
			if (ofs > fp->fsize)		/* Clip offset at the file size */
 800db10:	687b      	ldr	r3, [r7, #4]
 800db12:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800db16:	330c      	adds	r3, #12
 800db18:	681b      	ldr	r3, [r3, #0]
 800db1a:	683a      	ldr	r2, [r7, #0]
 800db1c:	429a      	cmp	r2, r3
 800db1e:	d905      	bls.n	800db2c <f_lseek+0x158>
				ofs = fp->fsize;
 800db20:	687b      	ldr	r3, [r7, #4]
 800db22:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800db26:	330c      	adds	r3, #12
 800db28:	681b      	ldr	r3, [r3, #0]
 800db2a:	603b      	str	r3, [r7, #0]
			fp->fptr = ofs;				/* Set file pointer */
 800db2c:	687b      	ldr	r3, [r7, #4]
 800db2e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800db32:	3308      	adds	r3, #8
 800db34:	683a      	ldr	r2, [r7, #0]
 800db36:	601a      	str	r2, [r3, #0]
			if (ofs) {
 800db38:	683b      	ldr	r3, [r7, #0]
 800db3a:	2b00      	cmp	r3, #0
 800db3c:	f000 8278 	beq.w	800e030 <f_lseek+0x65c>
				fp->clust = clmt_clust(fp, ofs - 1);
 800db40:	683b      	ldr	r3, [r7, #0]
 800db42:	3b01      	subs	r3, #1
 800db44:	4619      	mov	r1, r3
 800db46:	6878      	ldr	r0, [r7, #4]
 800db48:	f7fd f8e3 	bl	800ad12 <clmt_clust>
 800db4c:	4602      	mov	r2, r0
 800db4e:	687b      	ldr	r3, [r7, #4]
 800db50:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800db54:	3314      	adds	r3, #20
 800db56:	601a      	str	r2, [r3, #0]
				dsc = clust2sect(fp->fs, fp->clust);
 800db58:	687b      	ldr	r3, [r7, #4]
 800db5a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800db5e:	681a      	ldr	r2, [r3, #0]
 800db60:	687b      	ldr	r3, [r7, #4]
 800db62:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800db66:	3314      	adds	r3, #20
 800db68:	681b      	ldr	r3, [r3, #0]
 800db6a:	4619      	mov	r1, r3
 800db6c:	4610      	mov	r0, r2
 800db6e:	f7fc fd2a 	bl	800a5c6 <clust2sect>
 800db72:	61b8      	str	r0, [r7, #24]
				if (!dsc) ABORT(fp->fs, FR_INT_ERR);
 800db74:	69bb      	ldr	r3, [r7, #24]
 800db76:	2b00      	cmp	r3, #0
 800db78:	d107      	bne.n	800db8a <f_lseek+0x1b6>
 800db7a:	687b      	ldr	r3, [r7, #4]
 800db7c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800db80:	3307      	adds	r3, #7
 800db82:	2202      	movs	r2, #2
 800db84:	701a      	strb	r2, [r3, #0]
 800db86:	2302      	movs	r3, #2
 800db88:	e254      	b.n	800e034 <f_lseek+0x660>
				dsc += (ofs - 1) / SS(fp->fs) & (fp->fs->csize - 1);
 800db8a:	683b      	ldr	r3, [r7, #0]
 800db8c:	1e5a      	subs	r2, r3, #1
 800db8e:	687b      	ldr	r3, [r7, #4]
 800db90:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800db94:	681b      	ldr	r3, [r3, #0]
 800db96:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800db9a:	330a      	adds	r3, #10
 800db9c:	881b      	ldrh	r3, [r3, #0]
 800db9e:	fbb2 f2f3 	udiv	r2, r2, r3
 800dba2:	687b      	ldr	r3, [r7, #4]
 800dba4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800dba8:	681b      	ldr	r3, [r3, #0]
 800dbaa:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800dbae:	3302      	adds	r3, #2
 800dbb0:	781b      	ldrb	r3, [r3, #0]
 800dbb2:	3b01      	subs	r3, #1
 800dbb4:	4013      	ands	r3, r2
 800dbb6:	69ba      	ldr	r2, [r7, #24]
 800dbb8:	4413      	add	r3, r2
 800dbba:	61bb      	str	r3, [r7, #24]
				if (fp->fptr % SS(fp->fs) && dsc != fp->dsect) {	/* Refill sector cache if needed */
 800dbbc:	687b      	ldr	r3, [r7, #4]
 800dbbe:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800dbc2:	3308      	adds	r3, #8
 800dbc4:	681a      	ldr	r2, [r3, #0]
 800dbc6:	687b      	ldr	r3, [r7, #4]
 800dbc8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800dbcc:	681b      	ldr	r3, [r3, #0]
 800dbce:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800dbd2:	330a      	adds	r3, #10
 800dbd4:	881b      	ldrh	r3, [r3, #0]
 800dbd6:	fbb2 f1f3 	udiv	r1, r2, r3
 800dbda:	fb03 f301 	mul.w	r3, r3, r1
 800dbde:	1ad3      	subs	r3, r2, r3
 800dbe0:	2b00      	cmp	r3, #0
 800dbe2:	f000 8225 	beq.w	800e030 <f_lseek+0x65c>
 800dbe6:	687b      	ldr	r3, [r7, #4]
 800dbe8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800dbec:	3318      	adds	r3, #24
 800dbee:	681b      	ldr	r3, [r3, #0]
 800dbf0:	69ba      	ldr	r2, [r7, #24]
 800dbf2:	429a      	cmp	r2, r3
 800dbf4:	f000 821c 	beq.w	800e030 <f_lseek+0x65c>
#if !_FS_TINY
#if !_FS_READONLY
					if (fp->flag & FA__DIRTY) {		/* Write-back dirty sector cache */
 800dbf8:	687b      	ldr	r3, [r7, #4]
 800dbfa:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800dbfe:	3306      	adds	r3, #6
 800dc00:	781b      	ldrb	r3, [r3, #0]
 800dc02:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800dc06:	2b00      	cmp	r3, #0
 800dc08:	d028      	beq.n	800dc5c <f_lseek+0x288>
						if (disk_write(fp->fs->drv, fp->buf.d8, fp->dsect, 1) != RES_OK)
 800dc0a:	687b      	ldr	r3, [r7, #4]
 800dc0c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800dc10:	681b      	ldr	r3, [r3, #0]
 800dc12:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800dc16:	3301      	adds	r3, #1
 800dc18:	7818      	ldrb	r0, [r3, #0]
 800dc1a:	6879      	ldr	r1, [r7, #4]
 800dc1c:	687b      	ldr	r3, [r7, #4]
 800dc1e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800dc22:	3318      	adds	r3, #24
 800dc24:	681a      	ldr	r2, [r3, #0]
 800dc26:	2301      	movs	r3, #1
 800dc28:	f7fc f8f0 	bl	8009e0c <disk_write>
 800dc2c:	4603      	mov	r3, r0
 800dc2e:	2b00      	cmp	r3, #0
 800dc30:	d007      	beq.n	800dc42 <f_lseek+0x26e>
							ABORT(fp->fs, FR_DISK_ERR);
 800dc32:	687b      	ldr	r3, [r7, #4]
 800dc34:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800dc38:	3307      	adds	r3, #7
 800dc3a:	2201      	movs	r2, #1
 800dc3c:	701a      	strb	r2, [r3, #0]
 800dc3e:	2301      	movs	r3, #1
 800dc40:	e1f8      	b.n	800e034 <f_lseek+0x660>
						fp->flag &= ~FA__DIRTY;
 800dc42:	687b      	ldr	r3, [r7, #4]
 800dc44:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800dc48:	3306      	adds	r3, #6
 800dc4a:	781b      	ldrb	r3, [r3, #0]
 800dc4c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800dc50:	b2da      	uxtb	r2, r3
 800dc52:	687b      	ldr	r3, [r7, #4]
 800dc54:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800dc58:	3306      	adds	r3, #6
 800dc5a:	701a      	strb	r2, [r3, #0]
					}
#endif
					if (disk_read(fp->fs->drv, fp->buf.d8, dsc, 1) != RES_OK)	/* Load current sector */
 800dc5c:	687b      	ldr	r3, [r7, #4]
 800dc5e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800dc62:	681b      	ldr	r3, [r3, #0]
 800dc64:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800dc68:	3301      	adds	r3, #1
 800dc6a:	7818      	ldrb	r0, [r3, #0]
 800dc6c:	6879      	ldr	r1, [r7, #4]
 800dc6e:	2301      	movs	r3, #1
 800dc70:	69ba      	ldr	r2, [r7, #24]
 800dc72:	f7fc f8ab 	bl	8009dcc <disk_read>
 800dc76:	4603      	mov	r3, r0
 800dc78:	2b00      	cmp	r3, #0
 800dc7a:	d007      	beq.n	800dc8c <f_lseek+0x2b8>
						ABORT(fp->fs, FR_DISK_ERR);
 800dc7c:	687b      	ldr	r3, [r7, #4]
 800dc7e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800dc82:	3307      	adds	r3, #7
 800dc84:	2201      	movs	r2, #1
 800dc86:	701a      	strb	r2, [r3, #0]
 800dc88:	2301      	movs	r3, #1
 800dc8a:	e1d3      	b.n	800e034 <f_lseek+0x660>
#endif
					fp->dsect = dsc;
 800dc8c:	687b      	ldr	r3, [r7, #4]
 800dc8e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800dc92:	3318      	adds	r3, #24
 800dc94:	69ba      	ldr	r2, [r7, #24]
 800dc96:	601a      	str	r2, [r3, #0]
 800dc98:	e1ca      	b.n	800e030 <f_lseek+0x65c>
	} else
#endif

	/* Normal Seek */
	{
		if (ofs > fp->fsize					/* In read-only mode, clip offset with the file size */
 800dc9a:	687b      	ldr	r3, [r7, #4]
 800dc9c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800dca0:	330c      	adds	r3, #12
 800dca2:	681b      	ldr	r3, [r3, #0]
 800dca4:	683a      	ldr	r2, [r7, #0]
 800dca6:	429a      	cmp	r2, r3
 800dca8:	d90e      	bls.n	800dcc8 <f_lseek+0x2f4>
#if !_FS_READONLY
			 && !(fp->flag & FA_WRITE)
 800dcaa:	687b      	ldr	r3, [r7, #4]
 800dcac:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800dcb0:	3306      	adds	r3, #6
 800dcb2:	781b      	ldrb	r3, [r3, #0]
 800dcb4:	f003 0302 	and.w	r3, r3, #2
 800dcb8:	2b00      	cmp	r3, #0
 800dcba:	d105      	bne.n	800dcc8 <f_lseek+0x2f4>
#endif
			) ofs = fp->fsize;
 800dcbc:	687b      	ldr	r3, [r7, #4]
 800dcbe:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800dcc2:	330c      	adds	r3, #12
 800dcc4:	681b      	ldr	r3, [r3, #0]
 800dcc6:	603b      	str	r3, [r7, #0]

		ifptr = fp->fptr;
 800dcc8:	687b      	ldr	r3, [r7, #4]
 800dcca:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800dcce:	3308      	adds	r3, #8
 800dcd0:	681b      	ldr	r3, [r3, #0]
 800dcd2:	623b      	str	r3, [r7, #32]
		fp->fptr = nsect = 0;
 800dcd4:	2300      	movs	r3, #0
 800dcd6:	637b      	str	r3, [r7, #52]	; 0x34
 800dcd8:	687b      	ldr	r3, [r7, #4]
 800dcda:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800dcde:	3308      	adds	r3, #8
 800dce0:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800dce2:	601a      	str	r2, [r3, #0]
		if (ofs) {
 800dce4:	683b      	ldr	r3, [r7, #0]
 800dce6:	2b00      	cmp	r3, #0
 800dce8:	f000 8113 	beq.w	800df12 <f_lseek+0x53e>
			bcs = (DWORD)fp->fs->csize * SS(fp->fs);	/* Cluster size (byte) */
 800dcec:	687b      	ldr	r3, [r7, #4]
 800dcee:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800dcf2:	681b      	ldr	r3, [r3, #0]
 800dcf4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800dcf8:	3302      	adds	r3, #2
 800dcfa:	781b      	ldrb	r3, [r3, #0]
 800dcfc:	461a      	mov	r2, r3
 800dcfe:	687b      	ldr	r3, [r7, #4]
 800dd00:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800dd04:	681b      	ldr	r3, [r3, #0]
 800dd06:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800dd0a:	330a      	adds	r3, #10
 800dd0c:	881b      	ldrh	r3, [r3, #0]
 800dd0e:	fb03 f302 	mul.w	r3, r3, r2
 800dd12:	61fb      	str	r3, [r7, #28]
			if (ifptr > 0 &&
 800dd14:	6a3b      	ldr	r3, [r7, #32]
 800dd16:	2b00      	cmp	r3, #0
 800dd18:	d024      	beq.n	800dd64 <f_lseek+0x390>
				(ofs - 1) / bcs >= (ifptr - 1) / bcs) {	/* When seek to same or following cluster, */
 800dd1a:	683b      	ldr	r3, [r7, #0]
 800dd1c:	1e5a      	subs	r2, r3, #1
 800dd1e:	69fb      	ldr	r3, [r7, #28]
 800dd20:	fbb2 f2f3 	udiv	r2, r2, r3
 800dd24:	6a3b      	ldr	r3, [r7, #32]
 800dd26:	1e59      	subs	r1, r3, #1
 800dd28:	69fb      	ldr	r3, [r7, #28]
 800dd2a:	fbb1 f3f3 	udiv	r3, r1, r3
			if (ifptr > 0 &&
 800dd2e:	429a      	cmp	r2, r3
 800dd30:	d318      	bcc.n	800dd64 <f_lseek+0x390>
				fp->fptr = (ifptr - 1) & ~(bcs - 1);	/* start from the current cluster */
 800dd32:	6a3b      	ldr	r3, [r7, #32]
 800dd34:	1e5a      	subs	r2, r3, #1
 800dd36:	69fb      	ldr	r3, [r7, #28]
 800dd38:	425b      	negs	r3, r3
 800dd3a:	401a      	ands	r2, r3
 800dd3c:	687b      	ldr	r3, [r7, #4]
 800dd3e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800dd42:	3308      	adds	r3, #8
 800dd44:	601a      	str	r2, [r3, #0]
				ofs -= fp->fptr;
 800dd46:	687b      	ldr	r3, [r7, #4]
 800dd48:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800dd4c:	3308      	adds	r3, #8
 800dd4e:	681b      	ldr	r3, [r3, #0]
 800dd50:	683a      	ldr	r2, [r7, #0]
 800dd52:	1ad3      	subs	r3, r2, r3
 800dd54:	603b      	str	r3, [r7, #0]
				clst = fp->clust;
 800dd56:	687b      	ldr	r3, [r7, #4]
 800dd58:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800dd5c:	3314      	adds	r3, #20
 800dd5e:	681b      	ldr	r3, [r3, #0]
 800dd60:	63bb      	str	r3, [r7, #56]	; 0x38
 800dd62:	e034      	b.n	800ddce <f_lseek+0x3fa>
			} else {									/* When seek to back cluster, */
				clst = fp->sclust;						/* start from the first cluster */
 800dd64:	687b      	ldr	r3, [r7, #4]
 800dd66:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800dd6a:	3310      	adds	r3, #16
 800dd6c:	681b      	ldr	r3, [r3, #0]
 800dd6e:	63bb      	str	r3, [r7, #56]	; 0x38
#if !_FS_READONLY
				if (clst == 0) {						/* If no cluster chain, create a new chain */
 800dd70:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800dd72:	2b00      	cmp	r3, #0
 800dd74:	d125      	bne.n	800ddc2 <f_lseek+0x3ee>
					clst = create_chain(fp->fs, 0);
 800dd76:	687b      	ldr	r3, [r7, #4]
 800dd78:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800dd7c:	681b      	ldr	r3, [r3, #0]
 800dd7e:	2100      	movs	r1, #0
 800dd80:	4618      	mov	r0, r3
 800dd82:	f7fc ff15 	bl	800abb0 <create_chain>
 800dd86:	63b8      	str	r0, [r7, #56]	; 0x38
					if (clst == 1) ABORT(fp->fs, FR_INT_ERR);
 800dd88:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800dd8a:	2b01      	cmp	r3, #1
 800dd8c:	d107      	bne.n	800dd9e <f_lseek+0x3ca>
 800dd8e:	687b      	ldr	r3, [r7, #4]
 800dd90:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800dd94:	3307      	adds	r3, #7
 800dd96:	2202      	movs	r2, #2
 800dd98:	701a      	strb	r2, [r3, #0]
 800dd9a:	2302      	movs	r3, #2
 800dd9c:	e14a      	b.n	800e034 <f_lseek+0x660>
					if (clst == 0xFFFFFFFF) ABORT(fp->fs, FR_DISK_ERR);
 800dd9e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800dda0:	f1b3 3fff 	cmp.w	r3, #4294967295
 800dda4:	d107      	bne.n	800ddb6 <f_lseek+0x3e2>
 800dda6:	687b      	ldr	r3, [r7, #4]
 800dda8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800ddac:	3307      	adds	r3, #7
 800ddae:	2201      	movs	r2, #1
 800ddb0:	701a      	strb	r2, [r3, #0]
 800ddb2:	2301      	movs	r3, #1
 800ddb4:	e13e      	b.n	800e034 <f_lseek+0x660>
					fp->sclust = clst;
 800ddb6:	687b      	ldr	r3, [r7, #4]
 800ddb8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800ddbc:	3310      	adds	r3, #16
 800ddbe:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800ddc0:	601a      	str	r2, [r3, #0]
				}
#endif
				fp->clust = clst;
 800ddc2:	687b      	ldr	r3, [r7, #4]
 800ddc4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800ddc8:	3314      	adds	r3, #20
 800ddca:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800ddcc:	601a      	str	r2, [r3, #0]
			}
			if (clst != 0) {
 800ddce:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ddd0:	2b00      	cmp	r3, #0
 800ddd2:	f000 809e 	beq.w	800df12 <f_lseek+0x53e>
				while (ofs > bcs) {						/* Cluster following loop */
 800ddd6:	e058      	b.n	800de8a <f_lseek+0x4b6>
#if !_FS_READONLY
					if (fp->flag & FA_WRITE) {			/* Check if in write mode or not */
 800ddd8:	687b      	ldr	r3, [r7, #4]
 800ddda:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800ddde:	3306      	adds	r3, #6
 800dde0:	781b      	ldrb	r3, [r3, #0]
 800dde2:	f003 0302 	and.w	r3, r3, #2
 800dde6:	2b00      	cmp	r3, #0
 800dde8:	d00e      	beq.n	800de08 <f_lseek+0x434>
						clst = create_chain(fp->fs, clst);	/* Force stretch if in write mode */
 800ddea:	687b      	ldr	r3, [r7, #4]
 800ddec:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800ddf0:	681b      	ldr	r3, [r3, #0]
 800ddf2:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800ddf4:	4618      	mov	r0, r3
 800ddf6:	f7fc fedb 	bl	800abb0 <create_chain>
 800ddfa:	63b8      	str	r0, [r7, #56]	; 0x38
						if (clst == 0) {				/* When disk gets full, clip file size */
 800ddfc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ddfe:	2b00      	cmp	r3, #0
 800de00:	d10b      	bne.n	800de1a <f_lseek+0x446>
							ofs = bcs; break;
 800de02:	69fb      	ldr	r3, [r7, #28]
 800de04:	603b      	str	r3, [r7, #0]
 800de06:	e044      	b.n	800de92 <f_lseek+0x4be>
						}
					} else
#endif
						clst = get_fat(fp->fs, clst);	/* Follow cluster chain if not in write mode */
 800de08:	687b      	ldr	r3, [r7, #4]
 800de0a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800de0e:	681b      	ldr	r3, [r3, #0]
 800de10:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800de12:	4618      	mov	r0, r3
 800de14:	f7fc fbff 	bl	800a616 <get_fat>
 800de18:	63b8      	str	r0, [r7, #56]	; 0x38
					if (clst == 0xFFFFFFFF) ABORT(fp->fs, FR_DISK_ERR);
 800de1a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800de1c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800de20:	d107      	bne.n	800de32 <f_lseek+0x45e>
 800de22:	687b      	ldr	r3, [r7, #4]
 800de24:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800de28:	3307      	adds	r3, #7
 800de2a:	2201      	movs	r2, #1
 800de2c:	701a      	strb	r2, [r3, #0]
 800de2e:	2301      	movs	r3, #1
 800de30:	e100      	b.n	800e034 <f_lseek+0x660>
					if (clst <= 1 || clst >= fp->fs->n_fatent) ABORT(fp->fs, FR_INT_ERR);
 800de32:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800de34:	2b01      	cmp	r3, #1
 800de36:	d90a      	bls.n	800de4e <f_lseek+0x47a>
 800de38:	687b      	ldr	r3, [r7, #4]
 800de3a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800de3e:	681b      	ldr	r3, [r3, #0]
 800de40:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800de44:	3314      	adds	r3, #20
 800de46:	681b      	ldr	r3, [r3, #0]
 800de48:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800de4a:	429a      	cmp	r2, r3
 800de4c:	d307      	bcc.n	800de5e <f_lseek+0x48a>
 800de4e:	687b      	ldr	r3, [r7, #4]
 800de50:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800de54:	3307      	adds	r3, #7
 800de56:	2202      	movs	r2, #2
 800de58:	701a      	strb	r2, [r3, #0]
 800de5a:	2302      	movs	r3, #2
 800de5c:	e0ea      	b.n	800e034 <f_lseek+0x660>
					fp->clust = clst;
 800de5e:	687b      	ldr	r3, [r7, #4]
 800de60:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800de64:	3314      	adds	r3, #20
 800de66:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800de68:	601a      	str	r2, [r3, #0]
					fp->fptr += bcs;
 800de6a:	687b      	ldr	r3, [r7, #4]
 800de6c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800de70:	3308      	adds	r3, #8
 800de72:	681a      	ldr	r2, [r3, #0]
 800de74:	69fb      	ldr	r3, [r7, #28]
 800de76:	441a      	add	r2, r3
 800de78:	687b      	ldr	r3, [r7, #4]
 800de7a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800de7e:	3308      	adds	r3, #8
 800de80:	601a      	str	r2, [r3, #0]
					ofs -= bcs;
 800de82:	683a      	ldr	r2, [r7, #0]
 800de84:	69fb      	ldr	r3, [r7, #28]
 800de86:	1ad3      	subs	r3, r2, r3
 800de88:	603b      	str	r3, [r7, #0]
				while (ofs > bcs) {						/* Cluster following loop */
 800de8a:	683a      	ldr	r2, [r7, #0]
 800de8c:	69fb      	ldr	r3, [r7, #28]
 800de8e:	429a      	cmp	r2, r3
 800de90:	d8a2      	bhi.n	800ddd8 <f_lseek+0x404>
				}
				fp->fptr += ofs;
 800de92:	687b      	ldr	r3, [r7, #4]
 800de94:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800de98:	3308      	adds	r3, #8
 800de9a:	681a      	ldr	r2, [r3, #0]
 800de9c:	683b      	ldr	r3, [r7, #0]
 800de9e:	441a      	add	r2, r3
 800dea0:	687b      	ldr	r3, [r7, #4]
 800dea2:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800dea6:	3308      	adds	r3, #8
 800dea8:	601a      	str	r2, [r3, #0]
				if (ofs % SS(fp->fs)) {
 800deaa:	687b      	ldr	r3, [r7, #4]
 800deac:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800deb0:	681b      	ldr	r3, [r3, #0]
 800deb2:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800deb6:	330a      	adds	r3, #10
 800deb8:	881b      	ldrh	r3, [r3, #0]
 800deba:	461a      	mov	r2, r3
 800debc:	683b      	ldr	r3, [r7, #0]
 800debe:	fbb3 f1f2 	udiv	r1, r3, r2
 800dec2:	fb02 f201 	mul.w	r2, r2, r1
 800dec6:	1a9b      	subs	r3, r3, r2
 800dec8:	2b00      	cmp	r3, #0
 800deca:	d022      	beq.n	800df12 <f_lseek+0x53e>
					nsect = clust2sect(fp->fs, clst);	/* Current sector */
 800decc:	687b      	ldr	r3, [r7, #4]
 800dece:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800ded2:	681b      	ldr	r3, [r3, #0]
 800ded4:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800ded6:	4618      	mov	r0, r3
 800ded8:	f7fc fb75 	bl	800a5c6 <clust2sect>
 800dedc:	6378      	str	r0, [r7, #52]	; 0x34
					if (!nsect) ABORT(fp->fs, FR_INT_ERR);
 800dede:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800dee0:	2b00      	cmp	r3, #0
 800dee2:	d107      	bne.n	800def4 <f_lseek+0x520>
 800dee4:	687b      	ldr	r3, [r7, #4]
 800dee6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800deea:	3307      	adds	r3, #7
 800deec:	2202      	movs	r2, #2
 800deee:	701a      	strb	r2, [r3, #0]
 800def0:	2302      	movs	r3, #2
 800def2:	e09f      	b.n	800e034 <f_lseek+0x660>
					nsect += ofs / SS(fp->fs);
 800def4:	687b      	ldr	r3, [r7, #4]
 800def6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800defa:	681b      	ldr	r3, [r3, #0]
 800defc:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800df00:	330a      	adds	r3, #10
 800df02:	881b      	ldrh	r3, [r3, #0]
 800df04:	461a      	mov	r2, r3
 800df06:	683b      	ldr	r3, [r7, #0]
 800df08:	fbb3 f3f2 	udiv	r3, r3, r2
 800df0c:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800df0e:	4413      	add	r3, r2
 800df10:	637b      	str	r3, [r7, #52]	; 0x34
				}
			}
		}
		if (fp->fptr % SS(fp->fs) && nsect != fp->dsect) {	/* Fill sector cache if needed */
 800df12:	687b      	ldr	r3, [r7, #4]
 800df14:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800df18:	3308      	adds	r3, #8
 800df1a:	681a      	ldr	r2, [r3, #0]
 800df1c:	687b      	ldr	r3, [r7, #4]
 800df1e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800df22:	681b      	ldr	r3, [r3, #0]
 800df24:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800df28:	330a      	adds	r3, #10
 800df2a:	881b      	ldrh	r3, [r3, #0]
 800df2c:	fbb2 f1f3 	udiv	r1, r2, r3
 800df30:	fb03 f301 	mul.w	r3, r3, r1
 800df34:	1ad3      	subs	r3, r2, r3
 800df36:	2b00      	cmp	r3, #0
 800df38:	d057      	beq.n	800dfea <f_lseek+0x616>
 800df3a:	687b      	ldr	r3, [r7, #4]
 800df3c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800df40:	3318      	adds	r3, #24
 800df42:	681b      	ldr	r3, [r3, #0]
 800df44:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800df46:	429a      	cmp	r2, r3
 800df48:	d04f      	beq.n	800dfea <f_lseek+0x616>
#if !_FS_TINY
#if !_FS_READONLY
			if (fp->flag & FA__DIRTY) {			/* Write-back dirty sector cache */
 800df4a:	687b      	ldr	r3, [r7, #4]
 800df4c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800df50:	3306      	adds	r3, #6
 800df52:	781b      	ldrb	r3, [r3, #0]
 800df54:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800df58:	2b00      	cmp	r3, #0
 800df5a:	d028      	beq.n	800dfae <f_lseek+0x5da>
				if (disk_write(fp->fs->drv, fp->buf.d8, fp->dsect, 1) != RES_OK)
 800df5c:	687b      	ldr	r3, [r7, #4]
 800df5e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800df62:	681b      	ldr	r3, [r3, #0]
 800df64:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800df68:	3301      	adds	r3, #1
 800df6a:	7818      	ldrb	r0, [r3, #0]
 800df6c:	6879      	ldr	r1, [r7, #4]
 800df6e:	687b      	ldr	r3, [r7, #4]
 800df70:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800df74:	3318      	adds	r3, #24
 800df76:	681a      	ldr	r2, [r3, #0]
 800df78:	2301      	movs	r3, #1
 800df7a:	f7fb ff47 	bl	8009e0c <disk_write>
 800df7e:	4603      	mov	r3, r0
 800df80:	2b00      	cmp	r3, #0
 800df82:	d007      	beq.n	800df94 <f_lseek+0x5c0>
					ABORT(fp->fs, FR_DISK_ERR);
 800df84:	687b      	ldr	r3, [r7, #4]
 800df86:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800df8a:	3307      	adds	r3, #7
 800df8c:	2201      	movs	r2, #1
 800df8e:	701a      	strb	r2, [r3, #0]
 800df90:	2301      	movs	r3, #1
 800df92:	e04f      	b.n	800e034 <f_lseek+0x660>
				fp->flag &= ~FA__DIRTY;
 800df94:	687b      	ldr	r3, [r7, #4]
 800df96:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800df9a:	3306      	adds	r3, #6
 800df9c:	781b      	ldrb	r3, [r3, #0]
 800df9e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800dfa2:	b2da      	uxtb	r2, r3
 800dfa4:	687b      	ldr	r3, [r7, #4]
 800dfa6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800dfaa:	3306      	adds	r3, #6
 800dfac:	701a      	strb	r2, [r3, #0]
			}
#endif
			if (disk_read(fp->fs->drv, fp->buf.d8, nsect, 1) != RES_OK)	/* Fill sector cache */
 800dfae:	687b      	ldr	r3, [r7, #4]
 800dfb0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800dfb4:	681b      	ldr	r3, [r3, #0]
 800dfb6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800dfba:	3301      	adds	r3, #1
 800dfbc:	7818      	ldrb	r0, [r3, #0]
 800dfbe:	6879      	ldr	r1, [r7, #4]
 800dfc0:	2301      	movs	r3, #1
 800dfc2:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800dfc4:	f7fb ff02 	bl	8009dcc <disk_read>
 800dfc8:	4603      	mov	r3, r0
 800dfca:	2b00      	cmp	r3, #0
 800dfcc:	d007      	beq.n	800dfde <f_lseek+0x60a>
				ABORT(fp->fs, FR_DISK_ERR);
 800dfce:	687b      	ldr	r3, [r7, #4]
 800dfd0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800dfd4:	3307      	adds	r3, #7
 800dfd6:	2201      	movs	r2, #1
 800dfd8:	701a      	strb	r2, [r3, #0]
 800dfda:	2301      	movs	r3, #1
 800dfdc:	e02a      	b.n	800e034 <f_lseek+0x660>
#endif
			fp->dsect = nsect;
 800dfde:	687b      	ldr	r3, [r7, #4]
 800dfe0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800dfe4:	3318      	adds	r3, #24
 800dfe6:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800dfe8:	601a      	str	r2, [r3, #0]
		}
#if !_FS_READONLY
		if (fp->fptr > fp->fsize) {			/* Set file change flag if the file size is extended */
 800dfea:	687b      	ldr	r3, [r7, #4]
 800dfec:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800dff0:	3308      	adds	r3, #8
 800dff2:	681a      	ldr	r2, [r3, #0]
 800dff4:	687b      	ldr	r3, [r7, #4]
 800dff6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800dffa:	330c      	adds	r3, #12
 800dffc:	681b      	ldr	r3, [r3, #0]
 800dffe:	429a      	cmp	r2, r3
 800e000:	d916      	bls.n	800e030 <f_lseek+0x65c>
			fp->fsize = fp->fptr;
 800e002:	687b      	ldr	r3, [r7, #4]
 800e004:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800e008:	3308      	adds	r3, #8
 800e00a:	681a      	ldr	r2, [r3, #0]
 800e00c:	687b      	ldr	r3, [r7, #4]
 800e00e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800e012:	330c      	adds	r3, #12
 800e014:	601a      	str	r2, [r3, #0]
			fp->flag |= FA__WRITTEN;
 800e016:	687b      	ldr	r3, [r7, #4]
 800e018:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800e01c:	3306      	adds	r3, #6
 800e01e:	781b      	ldrb	r3, [r3, #0]
 800e020:	f043 0320 	orr.w	r3, r3, #32
 800e024:	b2da      	uxtb	r2, r3
 800e026:	687b      	ldr	r3, [r7, #4]
 800e028:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800e02c:	3306      	adds	r3, #6
 800e02e:	701a      	strb	r2, [r3, #0]
		}
#endif
	}

	LEAVE_FF(fp->fs, res);
 800e030:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
}
 800e034:	4618      	mov	r0, r3
 800e036:	3740      	adds	r7, #64	; 0x40
 800e038:	46bd      	mov	sp, r7
 800e03a:	bd80      	pop	{r7, pc}

0800e03c <f_getfree>:
FRESULT f_getfree (
	const TCHAR* path,	/* Path name of the logical drive number */
	DWORD* nclst,		/* Pointer to a variable to return number of free clusters */
	FATFS** fatfs		/* Pointer to return pointer to corresponding file system object */
)
{
 800e03c:	b580      	push	{r7, lr}
 800e03e:	b08e      	sub	sp, #56	; 0x38
 800e040:	af00      	add	r7, sp, #0
 800e042:	60f8      	str	r0, [r7, #12]
 800e044:	60b9      	str	r1, [r7, #8]
 800e046:	607a      	str	r2, [r7, #4]
	UINT i;
	BYTE fat, *p;


	/* Get logical drive number */
	res = find_volume(fatfs, &path, 0);
 800e048:	f107 030c 	add.w	r3, r7, #12
 800e04c:	2200      	movs	r2, #0
 800e04e:	4619      	mov	r1, r3
 800e050:	6878      	ldr	r0, [r7, #4]
 800e052:	f7fe f80f 	bl	800c074 <find_volume>
 800e056:	4603      	mov	r3, r0
 800e058:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	fs = *fatfs;
 800e05c:	687b      	ldr	r3, [r7, #4]
 800e05e:	681b      	ldr	r3, [r3, #0]
 800e060:	61fb      	str	r3, [r7, #28]
	if (res == FR_OK) {
 800e062:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800e066:	2b00      	cmp	r3, #0
 800e068:	f040 80c4 	bne.w	800e1f4 <f_getfree+0x1b8>
		/* If free_clust is valid, return it without full cluster scan */
		if (fs->free_clust <= fs->n_fatent - 2) {
 800e06c:	69fb      	ldr	r3, [r7, #28]
 800e06e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800e072:	3310      	adds	r3, #16
 800e074:	681a      	ldr	r2, [r3, #0]
 800e076:	69fb      	ldr	r3, [r7, #28]
 800e078:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800e07c:	3314      	adds	r3, #20
 800e07e:	681b      	ldr	r3, [r3, #0]
 800e080:	3b02      	subs	r3, #2
 800e082:	429a      	cmp	r2, r3
 800e084:	d807      	bhi.n	800e096 <f_getfree+0x5a>
			*nclst = fs->free_clust;
 800e086:	69fb      	ldr	r3, [r7, #28]
 800e088:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800e08c:	3310      	adds	r3, #16
 800e08e:	681a      	ldr	r2, [r3, #0]
 800e090:	68bb      	ldr	r3, [r7, #8]
 800e092:	601a      	str	r2, [r3, #0]
 800e094:	e0ae      	b.n	800e1f4 <f_getfree+0x1b8>
		} else {
			/* Get number of free clusters */
			fat = fs->fs_type;
 800e096:	69fb      	ldr	r3, [r7, #28]
 800e098:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800e09c:	781b      	ldrb	r3, [r3, #0]
 800e09e:	76fb      	strb	r3, [r7, #27]
			n = 0;
 800e0a0:	2300      	movs	r3, #0
 800e0a2:	633b      	str	r3, [r7, #48]	; 0x30
			if (fat == FS_FAT12) {
 800e0a4:	7efb      	ldrb	r3, [r7, #27]
 800e0a6:	2b01      	cmp	r3, #1
 800e0a8:	d127      	bne.n	800e0fa <f_getfree+0xbe>
				clst = 2;
 800e0aa:	2302      	movs	r3, #2
 800e0ac:	62fb      	str	r3, [r7, #44]	; 0x2c
				do {
					stat = get_fat(fs, clst);
 800e0ae:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800e0b0:	69f8      	ldr	r0, [r7, #28]
 800e0b2:	f7fc fab0 	bl	800a616 <get_fat>
 800e0b6:	6178      	str	r0, [r7, #20]
					if (stat == 0xFFFFFFFF) { res = FR_DISK_ERR; break; }
 800e0b8:	697b      	ldr	r3, [r7, #20]
 800e0ba:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e0be:	d103      	bne.n	800e0c8 <f_getfree+0x8c>
 800e0c0:	2301      	movs	r3, #1
 800e0c2:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 800e0c6:	e07f      	b.n	800e1c8 <f_getfree+0x18c>
					if (stat == 1) { res = FR_INT_ERR; break; }
 800e0c8:	697b      	ldr	r3, [r7, #20]
 800e0ca:	2b01      	cmp	r3, #1
 800e0cc:	d103      	bne.n	800e0d6 <f_getfree+0x9a>
 800e0ce:	2302      	movs	r3, #2
 800e0d0:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 800e0d4:	e078      	b.n	800e1c8 <f_getfree+0x18c>
					if (stat == 0) n++;
 800e0d6:	697b      	ldr	r3, [r7, #20]
 800e0d8:	2b00      	cmp	r3, #0
 800e0da:	d102      	bne.n	800e0e2 <f_getfree+0xa6>
 800e0dc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e0de:	3301      	adds	r3, #1
 800e0e0:	633b      	str	r3, [r7, #48]	; 0x30
				} while (++clst < fs->n_fatent);
 800e0e2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e0e4:	3301      	adds	r3, #1
 800e0e6:	62fb      	str	r3, [r7, #44]	; 0x2c
 800e0e8:	69fb      	ldr	r3, [r7, #28]
 800e0ea:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800e0ee:	3314      	adds	r3, #20
 800e0f0:	681b      	ldr	r3, [r3, #0]
 800e0f2:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800e0f4:	429a      	cmp	r2, r3
 800e0f6:	d3da      	bcc.n	800e0ae <f_getfree+0x72>
 800e0f8:	e066      	b.n	800e1c8 <f_getfree+0x18c>
			} else {
				clst = fs->n_fatent;
 800e0fa:	69fb      	ldr	r3, [r7, #28]
 800e0fc:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800e100:	3314      	adds	r3, #20
 800e102:	681b      	ldr	r3, [r3, #0]
 800e104:	62fb      	str	r3, [r7, #44]	; 0x2c
				sect = fs->fatbase;
 800e106:	69fb      	ldr	r3, [r7, #28]
 800e108:	f503 5381 	add.w	r3, r3, #4128	; 0x1020
 800e10c:	681b      	ldr	r3, [r3, #0]
 800e10e:	62bb      	str	r3, [r7, #40]	; 0x28
				i = 0; p = 0;
 800e110:	2300      	movs	r3, #0
 800e112:	627b      	str	r3, [r7, #36]	; 0x24
 800e114:	2300      	movs	r3, #0
 800e116:	623b      	str	r3, [r7, #32]
				do {
					if (!i) {
 800e118:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e11a:	2b00      	cmp	r3, #0
 800e11c:	d115      	bne.n	800e14a <f_getfree+0x10e>
						res = move_window(fs, sect++);
 800e11e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e120:	1c5a      	adds	r2, r3, #1
 800e122:	62ba      	str	r2, [r7, #40]	; 0x28
 800e124:	4619      	mov	r1, r3
 800e126:	69f8      	ldr	r0, [r7, #28]
 800e128:	f7fc f94a 	bl	800a3c0 <move_window>
 800e12c:	4603      	mov	r3, r0
 800e12e:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
						if (res != FR_OK) break;
 800e132:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800e136:	2b00      	cmp	r3, #0
 800e138:	d145      	bne.n	800e1c6 <f_getfree+0x18a>
						p = fs->win.d8;
 800e13a:	69fb      	ldr	r3, [r7, #28]
 800e13c:	623b      	str	r3, [r7, #32]
						i = SS(fs);
 800e13e:	69fb      	ldr	r3, [r7, #28]
 800e140:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800e144:	330a      	adds	r3, #10
 800e146:	881b      	ldrh	r3, [r3, #0]
 800e148:	627b      	str	r3, [r7, #36]	; 0x24
					}
					if (fat == FS_FAT16) {
 800e14a:	7efb      	ldrb	r3, [r7, #27]
 800e14c:	2b02      	cmp	r3, #2
 800e14e:	d115      	bne.n	800e17c <f_getfree+0x140>
						if (LD_WORD(p) == 0) n++;
 800e150:	6a3b      	ldr	r3, [r7, #32]
 800e152:	3301      	adds	r3, #1
 800e154:	781b      	ldrb	r3, [r3, #0]
 800e156:	021b      	lsls	r3, r3, #8
 800e158:	b21a      	sxth	r2, r3
 800e15a:	6a3b      	ldr	r3, [r7, #32]
 800e15c:	781b      	ldrb	r3, [r3, #0]
 800e15e:	b21b      	sxth	r3, r3
 800e160:	4313      	orrs	r3, r2
 800e162:	b21b      	sxth	r3, r3
 800e164:	2b00      	cmp	r3, #0
 800e166:	d102      	bne.n	800e16e <f_getfree+0x132>
 800e168:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e16a:	3301      	adds	r3, #1
 800e16c:	633b      	str	r3, [r7, #48]	; 0x30
						p += 2; i -= 2;
 800e16e:	6a3b      	ldr	r3, [r7, #32]
 800e170:	3302      	adds	r3, #2
 800e172:	623b      	str	r3, [r7, #32]
 800e174:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e176:	3b02      	subs	r3, #2
 800e178:	627b      	str	r3, [r7, #36]	; 0x24
 800e17a:	e01d      	b.n	800e1b8 <f_getfree+0x17c>
					} else {
						if ((LD_DWORD(p) & 0x0FFFFFFF) == 0) n++;
 800e17c:	6a3b      	ldr	r3, [r7, #32]
 800e17e:	3303      	adds	r3, #3
 800e180:	781b      	ldrb	r3, [r3, #0]
 800e182:	061a      	lsls	r2, r3, #24
 800e184:	6a3b      	ldr	r3, [r7, #32]
 800e186:	3302      	adds	r3, #2
 800e188:	781b      	ldrb	r3, [r3, #0]
 800e18a:	041b      	lsls	r3, r3, #16
 800e18c:	4313      	orrs	r3, r2
 800e18e:	6a3a      	ldr	r2, [r7, #32]
 800e190:	3201      	adds	r2, #1
 800e192:	7812      	ldrb	r2, [r2, #0]
 800e194:	0212      	lsls	r2, r2, #8
 800e196:	4313      	orrs	r3, r2
 800e198:	6a3a      	ldr	r2, [r7, #32]
 800e19a:	7812      	ldrb	r2, [r2, #0]
 800e19c:	4313      	orrs	r3, r2
 800e19e:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 800e1a2:	2b00      	cmp	r3, #0
 800e1a4:	d102      	bne.n	800e1ac <f_getfree+0x170>
 800e1a6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e1a8:	3301      	adds	r3, #1
 800e1aa:	633b      	str	r3, [r7, #48]	; 0x30
						p += 4; i -= 4;
 800e1ac:	6a3b      	ldr	r3, [r7, #32]
 800e1ae:	3304      	adds	r3, #4
 800e1b0:	623b      	str	r3, [r7, #32]
 800e1b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e1b4:	3b04      	subs	r3, #4
 800e1b6:	627b      	str	r3, [r7, #36]	; 0x24
					}
				} while (--clst);
 800e1b8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e1ba:	3b01      	subs	r3, #1
 800e1bc:	62fb      	str	r3, [r7, #44]	; 0x2c
 800e1be:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e1c0:	2b00      	cmp	r3, #0
 800e1c2:	d1a9      	bne.n	800e118 <f_getfree+0xdc>
 800e1c4:	e000      	b.n	800e1c8 <f_getfree+0x18c>
						if (res != FR_OK) break;
 800e1c6:	bf00      	nop
			}
			fs->free_clust = n;
 800e1c8:	69fb      	ldr	r3, [r7, #28]
 800e1ca:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800e1ce:	3310      	adds	r3, #16
 800e1d0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800e1d2:	601a      	str	r2, [r3, #0]
			fs->fsi_flag |= 1;
 800e1d4:	69fb      	ldr	r3, [r7, #28]
 800e1d6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800e1da:	3305      	adds	r3, #5
 800e1dc:	781b      	ldrb	r3, [r3, #0]
 800e1de:	f043 0301 	orr.w	r3, r3, #1
 800e1e2:	b2da      	uxtb	r2, r3
 800e1e4:	69fb      	ldr	r3, [r7, #28]
 800e1e6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800e1ea:	3305      	adds	r3, #5
 800e1ec:	701a      	strb	r2, [r3, #0]
			*nclst = n;
 800e1ee:	68bb      	ldr	r3, [r7, #8]
 800e1f0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800e1f2:	601a      	str	r2, [r3, #0]
		}
	}
	LEAVE_FF(fs, res);
 800e1f4:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
}
 800e1f8:	4618      	mov	r0, r3
 800e1fa:	3738      	adds	r7, #56	; 0x38
 800e1fc:	46bd      	mov	sp, r7
 800e1fe:	bd80      	pop	{r7, pc}

0800e200 <f_gets>:
TCHAR* f_gets (
	TCHAR* buff,	/* Pointer to the string buffer to read */
	int len,		/* Size of string buffer (characters) */
	FIL* fp			/* Pointer to the file object */
)
{
 800e200:	b580      	push	{r7, lr}
 800e202:	b088      	sub	sp, #32
 800e204:	af00      	add	r7, sp, #0
 800e206:	60f8      	str	r0, [r7, #12]
 800e208:	60b9      	str	r1, [r7, #8]
 800e20a:	607a      	str	r2, [r7, #4]
	int n = 0;
 800e20c:	2300      	movs	r3, #0
 800e20e:	61fb      	str	r3, [r7, #28]
	TCHAR c, *p = buff;
 800e210:	68fb      	ldr	r3, [r7, #12]
 800e212:	61bb      	str	r3, [r7, #24]
	BYTE s[2];
	UINT rc;


	while (n < len - 1) {	/* Read characters until buffer gets filled */
 800e214:	e01b      	b.n	800e24e <f_gets+0x4e>
		}
		c = ff_convert(c, 1);	/* OEM -> Unicode */
		if (!c) c = '?';
#endif
#else						/* Read a character without conversion */
		f_read(fp, s, 1, &rc);
 800e216:	f107 0310 	add.w	r3, r7, #16
 800e21a:	f107 0114 	add.w	r1, r7, #20
 800e21e:	2201      	movs	r2, #1
 800e220:	6878      	ldr	r0, [r7, #4]
 800e222:	f7fe fe45 	bl	800ceb0 <f_read>
		if (rc != 1) break;
 800e226:	693b      	ldr	r3, [r7, #16]
 800e228:	2b01      	cmp	r3, #1
 800e22a:	d116      	bne.n	800e25a <f_gets+0x5a>
		c = s[0];
 800e22c:	7d3b      	ldrb	r3, [r7, #20]
 800e22e:	75fb      	strb	r3, [r7, #23]
#endif
		if (_USE_STRFUNC == 2 && c == '\r') continue;	/* Strip '\r' */
 800e230:	7dfb      	ldrb	r3, [r7, #23]
 800e232:	2b0d      	cmp	r3, #13
 800e234:	d100      	bne.n	800e238 <f_gets+0x38>
 800e236:	e00a      	b.n	800e24e <f_gets+0x4e>
		*p++ = c;
 800e238:	69bb      	ldr	r3, [r7, #24]
 800e23a:	1c5a      	adds	r2, r3, #1
 800e23c:	61ba      	str	r2, [r7, #24]
 800e23e:	7dfa      	ldrb	r2, [r7, #23]
 800e240:	701a      	strb	r2, [r3, #0]
		n++;
 800e242:	69fb      	ldr	r3, [r7, #28]
 800e244:	3301      	adds	r3, #1
 800e246:	61fb      	str	r3, [r7, #28]
		if (c == '\n') break;		/* Break on EOL */
 800e248:	7dfb      	ldrb	r3, [r7, #23]
 800e24a:	2b0a      	cmp	r3, #10
 800e24c:	d007      	beq.n	800e25e <f_gets+0x5e>
	while (n < len - 1) {	/* Read characters until buffer gets filled */
 800e24e:	68bb      	ldr	r3, [r7, #8]
 800e250:	3b01      	subs	r3, #1
 800e252:	69fa      	ldr	r2, [r7, #28]
 800e254:	429a      	cmp	r2, r3
 800e256:	dbde      	blt.n	800e216 <f_gets+0x16>
 800e258:	e002      	b.n	800e260 <f_gets+0x60>
		if (rc != 1) break;
 800e25a:	bf00      	nop
 800e25c:	e000      	b.n	800e260 <f_gets+0x60>
		if (c == '\n') break;		/* Break on EOL */
 800e25e:	bf00      	nop
	}
	*p = 0;
 800e260:	69bb      	ldr	r3, [r7, #24]
 800e262:	2200      	movs	r2, #0
 800e264:	701a      	strb	r2, [r3, #0]
	return n ? buff : 0;			/* When no data read (eof or error), return with error. */
 800e266:	69fb      	ldr	r3, [r7, #28]
 800e268:	2b00      	cmp	r3, #0
 800e26a:	d001      	beq.n	800e270 <f_gets+0x70>
 800e26c:	68fb      	ldr	r3, [r7, #12]
 800e26e:	e000      	b.n	800e272 <f_gets+0x72>
 800e270:	2300      	movs	r3, #0
}
 800e272:	4618      	mov	r0, r3
 800e274:	3720      	adds	r7, #32
 800e276:	46bd      	mov	sp, r7
 800e278:	bd80      	pop	{r7, pc}

0800e27a <putc_bfd>:
static
void putc_bfd (
	putbuff* pb,
	TCHAR c
)
{
 800e27a:	b580      	push	{r7, lr}
 800e27c:	b084      	sub	sp, #16
 800e27e:	af00      	add	r7, sp, #0
 800e280:	6078      	str	r0, [r7, #4]
 800e282:	460b      	mov	r3, r1
 800e284:	70fb      	strb	r3, [r7, #3]
	UINT bw;
	int i;


	if (_USE_STRFUNC == 2 && c == '\n')	 /* LF -> CRLF conversion */
 800e286:	78fb      	ldrb	r3, [r7, #3]
 800e288:	2b0a      	cmp	r3, #10
 800e28a:	d103      	bne.n	800e294 <putc_bfd+0x1a>
		putc_bfd(pb, '\r');
 800e28c:	210d      	movs	r1, #13
 800e28e:	6878      	ldr	r0, [r7, #4]
 800e290:	f7ff fff3 	bl	800e27a <putc_bfd>

	i = pb->idx;	/* Buffer write index (-1:error) */
 800e294:	687b      	ldr	r3, [r7, #4]
 800e296:	685b      	ldr	r3, [r3, #4]
 800e298:	60fb      	str	r3, [r7, #12]
	if (i < 0) return;
 800e29a:	68fb      	ldr	r3, [r7, #12]
 800e29c:	2b00      	cmp	r3, #0
 800e29e:	db25      	blt.n	800e2ec <putc_bfd+0x72>
	if (c >= 0x100)
		pb->buf[i++] = (BYTE)(c >> 8);
	pb->buf[i++] = (BYTE)c;
#endif
#else							/* Write a character without conversion */
	pb->buf[i++] = (BYTE)c;
 800e2a0:	68fb      	ldr	r3, [r7, #12]
 800e2a2:	1c5a      	adds	r2, r3, #1
 800e2a4:	60fa      	str	r2, [r7, #12]
 800e2a6:	687a      	ldr	r2, [r7, #4]
 800e2a8:	4413      	add	r3, r2
 800e2aa:	78fa      	ldrb	r2, [r7, #3]
 800e2ac:	731a      	strb	r2, [r3, #12]
#endif

	if (i >= (int)(sizeof pb->buf) - 3) {	/* Write buffered characters to the file */
 800e2ae:	68fb      	ldr	r3, [r7, #12]
 800e2b0:	2b3c      	cmp	r3, #60	; 0x3c
 800e2b2:	dd12      	ble.n	800e2da <putc_bfd+0x60>
		f_write(pb->fp, pb->buf, (UINT)i, &bw);
 800e2b4:	687b      	ldr	r3, [r7, #4]
 800e2b6:	6818      	ldr	r0, [r3, #0]
 800e2b8:	687b      	ldr	r3, [r7, #4]
 800e2ba:	f103 010c 	add.w	r1, r3, #12
 800e2be:	68fa      	ldr	r2, [r7, #12]
 800e2c0:	f107 0308 	add.w	r3, r7, #8
 800e2c4:	f7ff f80a 	bl	800d2dc <f_write>
		i = (bw == (UINT)i) ? 0 : -1;
 800e2c8:	68ba      	ldr	r2, [r7, #8]
 800e2ca:	68fb      	ldr	r3, [r7, #12]
 800e2cc:	429a      	cmp	r2, r3
 800e2ce:	d101      	bne.n	800e2d4 <putc_bfd+0x5a>
 800e2d0:	2300      	movs	r3, #0
 800e2d2:	e001      	b.n	800e2d8 <putc_bfd+0x5e>
 800e2d4:	f04f 33ff 	mov.w	r3, #4294967295
 800e2d8:	60fb      	str	r3, [r7, #12]
	}
	pb->idx = i;
 800e2da:	687b      	ldr	r3, [r7, #4]
 800e2dc:	68fa      	ldr	r2, [r7, #12]
 800e2de:	605a      	str	r2, [r3, #4]
	pb->nchr++;
 800e2e0:	687b      	ldr	r3, [r7, #4]
 800e2e2:	689b      	ldr	r3, [r3, #8]
 800e2e4:	1c5a      	adds	r2, r3, #1
 800e2e6:	687b      	ldr	r3, [r7, #4]
 800e2e8:	609a      	str	r2, [r3, #8]
 800e2ea:	e000      	b.n	800e2ee <putc_bfd+0x74>
	if (i < 0) return;
 800e2ec:	bf00      	nop
}
 800e2ee:	3710      	adds	r7, #16
 800e2f0:	46bd      	mov	sp, r7
 800e2f2:	bd80      	pop	{r7, pc}

0800e2f4 <f_puts>:

int f_puts (
	const TCHAR* str,	/* Pointer to the string to be output */
	FIL* fp				/* Pointer to the file object */
)
{
 800e2f4:	b590      	push	{r4, r7, lr}
 800e2f6:	b097      	sub	sp, #92	; 0x5c
 800e2f8:	af00      	add	r7, sp, #0
 800e2fa:	6078      	str	r0, [r7, #4]
 800e2fc:	6039      	str	r1, [r7, #0]
	putbuff pb;
	UINT nw;


	pb.fp = fp;				/* Initialize output buffer */
 800e2fe:	683b      	ldr	r3, [r7, #0]
 800e300:	60fb      	str	r3, [r7, #12]
	pb.nchr = pb.idx = 0;
 800e302:	2300      	movs	r3, #0
 800e304:	613b      	str	r3, [r7, #16]
 800e306:	693b      	ldr	r3, [r7, #16]
 800e308:	617b      	str	r3, [r7, #20]

	while (*str)			/* Put the string */
 800e30a:	e009      	b.n	800e320 <f_puts+0x2c>
		putc_bfd(&pb, *str++);
 800e30c:	687b      	ldr	r3, [r7, #4]
 800e30e:	1c5a      	adds	r2, r3, #1
 800e310:	607a      	str	r2, [r7, #4]
 800e312:	781a      	ldrb	r2, [r3, #0]
 800e314:	f107 030c 	add.w	r3, r7, #12
 800e318:	4611      	mov	r1, r2
 800e31a:	4618      	mov	r0, r3
 800e31c:	f7ff ffad 	bl	800e27a <putc_bfd>
	while (*str)			/* Put the string */
 800e320:	687b      	ldr	r3, [r7, #4]
 800e322:	781b      	ldrb	r3, [r3, #0]
 800e324:	2b00      	cmp	r3, #0
 800e326:	d1f1      	bne.n	800e30c <f_puts+0x18>

	if (   pb.idx >= 0		/* Flush buffered characters to the file */
 800e328:	693b      	ldr	r3, [r7, #16]
 800e32a:	2b00      	cmp	r3, #0
 800e32c:	db15      	blt.n	800e35a <f_puts+0x66>
		&& f_write(pb.fp, pb.buf, (UINT)pb.idx, &nw) == FR_OK
 800e32e:	68f8      	ldr	r0, [r7, #12]
 800e330:	693b      	ldr	r3, [r7, #16]
 800e332:	461c      	mov	r4, r3
 800e334:	f107 0208 	add.w	r2, r7, #8
 800e338:	f107 030c 	add.w	r3, r7, #12
 800e33c:	f103 010c 	add.w	r1, r3, #12
 800e340:	4613      	mov	r3, r2
 800e342:	4622      	mov	r2, r4
 800e344:	f7fe ffca 	bl	800d2dc <f_write>
 800e348:	4603      	mov	r3, r0
 800e34a:	2b00      	cmp	r3, #0
 800e34c:	d105      	bne.n	800e35a <f_puts+0x66>
		&& (UINT)pb.idx == nw) return pb.nchr;
 800e34e:	693b      	ldr	r3, [r7, #16]
 800e350:	68ba      	ldr	r2, [r7, #8]
 800e352:	4293      	cmp	r3, r2
 800e354:	d101      	bne.n	800e35a <f_puts+0x66>
 800e356:	697b      	ldr	r3, [r7, #20]
 800e358:	e001      	b.n	800e35e <f_puts+0x6a>
	return EOF;
 800e35a:	f04f 33ff 	mov.w	r3, #4294967295
}
 800e35e:	4618      	mov	r0, r3
 800e360:	375c      	adds	r7, #92	; 0x5c
 800e362:	46bd      	mov	sp, r7
 800e364:	bd90      	pop	{r4, r7, pc}
	...

0800e368 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the paramter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 800e368:	b480      	push	{r7}
 800e36a:	b087      	sub	sp, #28
 800e36c:	af00      	add	r7, sp, #0
 800e36e:	60f8      	str	r0, [r7, #12]
 800e370:	60b9      	str	r1, [r7, #8]
 800e372:	4613      	mov	r3, r2
 800e374:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 800e376:	2301      	movs	r3, #1
 800e378:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 800e37a:	2300      	movs	r3, #0
 800e37c:	75bb      	strb	r3, [r7, #22]
  
  if(disk.nbr <= _VOLUMES)
 800e37e:	4b1f      	ldr	r3, [pc, #124]	; (800e3fc <FATFS_LinkDriverEx+0x94>)
 800e380:	7a5b      	ldrb	r3, [r3, #9]
 800e382:	b2db      	uxtb	r3, r3
 800e384:	2b01      	cmp	r3, #1
 800e386:	d831      	bhi.n	800e3ec <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 800e388:	4b1c      	ldr	r3, [pc, #112]	; (800e3fc <FATFS_LinkDriverEx+0x94>)
 800e38a:	7a5b      	ldrb	r3, [r3, #9]
 800e38c:	b2db      	uxtb	r3, r3
 800e38e:	461a      	mov	r2, r3
 800e390:	4b1a      	ldr	r3, [pc, #104]	; (800e3fc <FATFS_LinkDriverEx+0x94>)
 800e392:	2100      	movs	r1, #0
 800e394:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;  
 800e396:	4b19      	ldr	r3, [pc, #100]	; (800e3fc <FATFS_LinkDriverEx+0x94>)
 800e398:	7a5b      	ldrb	r3, [r3, #9]
 800e39a:	b2db      	uxtb	r3, r3
 800e39c:	4a17      	ldr	r2, [pc, #92]	; (800e3fc <FATFS_LinkDriverEx+0x94>)
 800e39e:	009b      	lsls	r3, r3, #2
 800e3a0:	4413      	add	r3, r2
 800e3a2:	68fa      	ldr	r2, [r7, #12]
 800e3a4:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;  
 800e3a6:	4b15      	ldr	r3, [pc, #84]	; (800e3fc <FATFS_LinkDriverEx+0x94>)
 800e3a8:	7a5b      	ldrb	r3, [r3, #9]
 800e3aa:	b2db      	uxtb	r3, r3
 800e3ac:	461a      	mov	r2, r3
 800e3ae:	4b13      	ldr	r3, [pc, #76]	; (800e3fc <FATFS_LinkDriverEx+0x94>)
 800e3b0:	4413      	add	r3, r2
 800e3b2:	79fa      	ldrb	r2, [r7, #7]
 800e3b4:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 800e3b6:	4b11      	ldr	r3, [pc, #68]	; (800e3fc <FATFS_LinkDriverEx+0x94>)
 800e3b8:	7a5b      	ldrb	r3, [r3, #9]
 800e3ba:	b2db      	uxtb	r3, r3
 800e3bc:	1c5a      	adds	r2, r3, #1
 800e3be:	b2d1      	uxtb	r1, r2
 800e3c0:	4a0e      	ldr	r2, [pc, #56]	; (800e3fc <FATFS_LinkDriverEx+0x94>)
 800e3c2:	7251      	strb	r1, [r2, #9]
 800e3c4:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 800e3c6:	7dbb      	ldrb	r3, [r7, #22]
 800e3c8:	3330      	adds	r3, #48	; 0x30
 800e3ca:	b2da      	uxtb	r2, r3
 800e3cc:	68bb      	ldr	r3, [r7, #8]
 800e3ce:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 800e3d0:	68bb      	ldr	r3, [r7, #8]
 800e3d2:	3301      	adds	r3, #1
 800e3d4:	223a      	movs	r2, #58	; 0x3a
 800e3d6:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 800e3d8:	68bb      	ldr	r3, [r7, #8]
 800e3da:	3302      	adds	r3, #2
 800e3dc:	222f      	movs	r2, #47	; 0x2f
 800e3de:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 800e3e0:	68bb      	ldr	r3, [r7, #8]
 800e3e2:	3303      	adds	r3, #3
 800e3e4:	2200      	movs	r2, #0
 800e3e6:	701a      	strb	r2, [r3, #0]
    ret = 0;
 800e3e8:	2300      	movs	r3, #0
 800e3ea:	75fb      	strb	r3, [r7, #23]
  }
  
  return ret;
 800e3ec:	7dfb      	ldrb	r3, [r7, #23]
}
 800e3ee:	4618      	mov	r0, r3
 800e3f0:	371c      	adds	r7, #28
 800e3f2:	46bd      	mov	sp, r7
 800e3f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e3f8:	4770      	bx	lr
 800e3fa:	bf00      	nop
 800e3fc:	20000458 	.word	0x20000458

0800e400 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path 
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(Diskio_drvTypeDef *drv, char *path)
{
 800e400:	b580      	push	{r7, lr}
 800e402:	b082      	sub	sp, #8
 800e404:	af00      	add	r7, sp, #0
 800e406:	6078      	str	r0, [r7, #4]
 800e408:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 800e40a:	2200      	movs	r2, #0
 800e40c:	6839      	ldr	r1, [r7, #0]
 800e40e:	6878      	ldr	r0, [r7, #4]
 800e410:	f7ff ffaa 	bl	800e368 <FATFS_LinkDriverEx>
 800e414:	4603      	mov	r3, r0
}
 800e416:	4618      	mov	r0, r3
 800e418:	3708      	adds	r7, #8
 800e41a:	46bd      	mov	sp, r7
 800e41c:	bd80      	pop	{r7, pc}
	...

0800e420 <ff_convert>:

WCHAR ff_convert (	/* Converted character, Returns zero on error */
	WCHAR	chr,	/* Character code to be converted */
	UINT	dir		/* 0: Unicode to OEMCP, 1: OEMCP to Unicode */
)
{
 800e420:	b480      	push	{r7}
 800e422:	b085      	sub	sp, #20
 800e424:	af00      	add	r7, sp, #0
 800e426:	4603      	mov	r3, r0
 800e428:	6039      	str	r1, [r7, #0]
 800e42a:	80fb      	strh	r3, [r7, #6]
	WCHAR c;


	if (chr < 0x80) {	/* ASCII */
 800e42c:	88fb      	ldrh	r3, [r7, #6]
 800e42e:	2b7f      	cmp	r3, #127	; 0x7f
 800e430:	d802      	bhi.n	800e438 <ff_convert+0x18>
		c = chr;
 800e432:	88fb      	ldrh	r3, [r7, #6]
 800e434:	81fb      	strh	r3, [r7, #14]
 800e436:	e025      	b.n	800e484 <ff_convert+0x64>

	} else {
		if (dir) {		/* OEMCP to Unicode */
 800e438:	683b      	ldr	r3, [r7, #0]
 800e43a:	2b00      	cmp	r3, #0
 800e43c:	d00b      	beq.n	800e456 <ff_convert+0x36>
			c = (chr >= 0x100) ? 0 : Tbl[chr - 0x80];
 800e43e:	88fb      	ldrh	r3, [r7, #6]
 800e440:	2bff      	cmp	r3, #255	; 0xff
 800e442:	d805      	bhi.n	800e450 <ff_convert+0x30>
 800e444:	88fb      	ldrh	r3, [r7, #6]
 800e446:	3b80      	subs	r3, #128	; 0x80
 800e448:	4a12      	ldr	r2, [pc, #72]	; (800e494 <ff_convert+0x74>)
 800e44a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800e44e:	e000      	b.n	800e452 <ff_convert+0x32>
 800e450:	2300      	movs	r3, #0
 800e452:	81fb      	strh	r3, [r7, #14]
 800e454:	e016      	b.n	800e484 <ff_convert+0x64>

		} else {		/* Unicode to OEMCP */
			for (c = 0; c < 0x80; c++) {
 800e456:	2300      	movs	r3, #0
 800e458:	81fb      	strh	r3, [r7, #14]
 800e45a:	e009      	b.n	800e470 <ff_convert+0x50>
				if (chr == Tbl[c]) break;
 800e45c:	89fb      	ldrh	r3, [r7, #14]
 800e45e:	4a0d      	ldr	r2, [pc, #52]	; (800e494 <ff_convert+0x74>)
 800e460:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800e464:	88fa      	ldrh	r2, [r7, #6]
 800e466:	429a      	cmp	r2, r3
 800e468:	d006      	beq.n	800e478 <ff_convert+0x58>
			for (c = 0; c < 0x80; c++) {
 800e46a:	89fb      	ldrh	r3, [r7, #14]
 800e46c:	3301      	adds	r3, #1
 800e46e:	81fb      	strh	r3, [r7, #14]
 800e470:	89fb      	ldrh	r3, [r7, #14]
 800e472:	2b7f      	cmp	r3, #127	; 0x7f
 800e474:	d9f2      	bls.n	800e45c <ff_convert+0x3c>
 800e476:	e000      	b.n	800e47a <ff_convert+0x5a>
				if (chr == Tbl[c]) break;
 800e478:	bf00      	nop
			}
			c = (c + 0x80) & 0xFF;
 800e47a:	89fb      	ldrh	r3, [r7, #14]
 800e47c:	3380      	adds	r3, #128	; 0x80
 800e47e:	b29b      	uxth	r3, r3
 800e480:	b2db      	uxtb	r3, r3
 800e482:	81fb      	strh	r3, [r7, #14]
		}
	}

	return c;
 800e484:	89fb      	ldrh	r3, [r7, #14]
}
 800e486:	4618      	mov	r0, r3
 800e488:	3714      	adds	r7, #20
 800e48a:	46bd      	mov	sp, r7
 800e48c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e490:	4770      	bx	lr
 800e492:	bf00      	nop
 800e494:	08012228 	.word	0x08012228

0800e498 <ff_wtoupper>:


WCHAR ff_wtoupper (	/* Upper converted character */
	WCHAR chr		/* Input character */
)
{
 800e498:	b480      	push	{r7}
 800e49a:	b085      	sub	sp, #20
 800e49c:	af00      	add	r7, sp, #0
 800e49e:	4603      	mov	r3, r0
 800e4a0:	80fb      	strh	r3, [r7, #6]
	static const WCHAR tbl_lower[] = { 0x61, 0x62, 0x63, 0x64, 0x65, 0x66, 0x67, 0x68, 0x69, 0x6A, 0x6B, 0x6C, 0x6D, 0x6E, 0x6F, 0x70, 0x71, 0x72, 0x73, 0x74, 0x75, 0x76, 0x77, 0x78, 0x79, 0x7A, 0xA1, 0x00A2, 0x00A3, 0x00A5, 0x00AC, 0x00AF, 0xE0, 0xE1, 0xE2, 0xE3, 0xE4, 0xE5, 0xE6, 0xE7, 0xE8, 0xE9, 0xEA, 0xEB, 0xEC, 0xED, 0xEE, 0xEF, 0xF0, 0xF1, 0xF2, 0xF3, 0xF4, 0xF5, 0xF6, 0xF8, 0xF9, 0xFA, 0xFB, 0xFC, 0xFD, 0xFE, 0x0FF, 0x101, 0x103, 0x105, 0x107, 0x109, 0x10B, 0x10D, 0x10F, 0x111, 0x113, 0x115, 0x117, 0x119, 0x11B, 0x11D, 0x11F, 0x121, 0x123, 0x125, 0x127, 0x129, 0x12B, 0x12D, 0x12F, 0x131, 0x133, 0x135, 0x137, 0x13A, 0x13C, 0x13E, 0x140, 0x142, 0x144, 0x146, 0x148, 0x14B, 0x14D, 0x14F, 0x151, 0x153, 0x155, 0x157, 0x159, 0x15B, 0x15D, 0x15F, 0x161, 0x163, 0x165, 0x167, 0x169, 0x16B, 0x16D, 0x16F, 0x171, 0x173, 0x175, 0x177, 0x17A, 0x17C, 0x17E, 0x192, 0x3B1, 0x3B2, 0x3B3, 0x3B4, 0x3B5, 0x3B6, 0x3B7, 0x3B8, 0x3B9, 0x3BA, 0x3BB, 0x3BC, 0x3BD, 0x3BE, 0x3BF, 0x3C0, 0x3C1, 0x3C3, 0x3C4, 0x3C5, 0x3C6, 0x3C7, 0x3C8, 0x3C9, 0x3CA, 0x430, 0x431, 0x432, 0x433, 0x434, 0x435, 0x436, 0x437, 0x438, 0x439, 0x43A, 0x43B, 0x43C, 0x43D, 0x43E, 0x43F, 0x440, 0x441, 0x442, 0x443, 0x444, 0x445, 0x446, 0x447, 0x448, 0x449, 0x44A, 0x44B, 0x44C, 0x44D, 0x44E, 0x44F, 0x451, 0x452, 0x453, 0x454, 0x455, 0x456, 0x457, 0x458, 0x459, 0x45A, 0x45B, 0x45C, 0x45E, 0x45F, 0x2170, 0x2171, 0x2172, 0x2173, 0x2174, 0x2175, 0x2176, 0x2177, 0x2178, 0x2179, 0x217A, 0x217B, 0x217C, 0x217D, 0x217E, 0x217F, 0xFF41, 0xFF42, 0xFF43, 0xFF44, 0xFF45, 0xFF46, 0xFF47, 0xFF48, 0xFF49, 0xFF4A, 0xFF4B, 0xFF4C, 0xFF4D, 0xFF4E, 0xFF4F, 0xFF50, 0xFF51, 0xFF52, 0xFF53, 0xFF54, 0xFF55, 0xFF56, 0xFF57, 0xFF58, 0xFF59, 0xFF5A, 0 };
	static const WCHAR tbl_upper[] = { 0x41, 0x42, 0x43, 0x44, 0x45, 0x46, 0x47, 0x48, 0x49, 0x4A, 0x4B, 0x4C, 0x4D, 0x4E, 0x4F, 0x50, 0x51, 0x52, 0x53, 0x54, 0x55, 0x56, 0x57, 0x58, 0x59, 0x5A, 0x21, 0xFFE0, 0xFFE1, 0xFFE5, 0xFFE2, 0xFFE3, 0xC0, 0xC1, 0xC2, 0xC3, 0xC4, 0xC5, 0xC6, 0xC7, 0xC8, 0xC9, 0xCA, 0xCB, 0xCC, 0xCD, 0xCE, 0xCF, 0xD0, 0xD1, 0xD2, 0xD3, 0xD4, 0xD5, 0xD6, 0xD8, 0xD9, 0xDA, 0xDB, 0xDC, 0xDD, 0xDE, 0x178, 0x100, 0x102, 0x104, 0x106, 0x108, 0x10A, 0x10C, 0x10E, 0x110, 0x112, 0x114, 0x116, 0x118, 0x11A, 0x11C, 0x11E, 0x120, 0x122, 0x124, 0x126, 0x128, 0x12A, 0x12C, 0x12E, 0x130, 0x132, 0x134, 0x136, 0x139, 0x13B, 0x13D, 0x13F, 0x141, 0x143, 0x145, 0x147, 0x14A, 0x14C, 0x14E, 0x150, 0x152, 0x154, 0x156, 0x158, 0x15A, 0x15C, 0x15E, 0x160, 0x162, 0x164, 0x166, 0x168, 0x16A, 0x16C, 0x16E, 0x170, 0x172, 0x174, 0x176, 0x179, 0x17B, 0x17D, 0x191, 0x391, 0x392, 0x393, 0x394, 0x395, 0x396, 0x397, 0x398, 0x399, 0x39A, 0x39B, 0x39C, 0x39D, 0x39E, 0x39F, 0x3A0, 0x3A1, 0x3A3, 0x3A4, 0x3A5, 0x3A6, 0x3A7, 0x3A8, 0x3A9, 0x3AA, 0x410, 0x411, 0x412, 0x413, 0x414, 0x415, 0x416, 0x417, 0x418, 0x419, 0x41A, 0x41B, 0x41C, 0x41D, 0x41E, 0x41F, 0x420, 0x421, 0x422, 0x423, 0x424, 0x425, 0x426, 0x427, 0x428, 0x429, 0x42A, 0x42B, 0x42C, 0x42D, 0x42E, 0x42F, 0x401, 0x402, 0x403, 0x404, 0x405, 0x406, 0x407, 0x408, 0x409, 0x40A, 0x40B, 0x40C, 0x40E, 0x40F, 0x2160, 0x2161, 0x2162, 0x2163, 0x2164, 0x2165, 0x2166, 0x2167, 0x2168, 0x2169, 0x216A, 0x216B, 0x216C, 0x216D, 0x216E, 0x216F, 0xFF21, 0xFF22, 0xFF23, 0xFF24, 0xFF25, 0xFF26, 0xFF27, 0xFF28, 0xFF29, 0xFF2A, 0xFF2B, 0xFF2C, 0xFF2D, 0xFF2E, 0xFF2F, 0xFF30, 0xFF31, 0xFF32, 0xFF33, 0xFF34, 0xFF35, 0xFF36, 0xFF37, 0xFF38, 0xFF39, 0xFF3A, 0 };
	int i;


	for (i = 0; tbl_lower[i] && chr != tbl_lower[i]; i++) ;
 800e4a2:	2300      	movs	r3, #0
 800e4a4:	60fb      	str	r3, [r7, #12]
 800e4a6:	e002      	b.n	800e4ae <ff_wtoupper+0x16>
 800e4a8:	68fb      	ldr	r3, [r7, #12]
 800e4aa:	3301      	adds	r3, #1
 800e4ac:	60fb      	str	r3, [r7, #12]
 800e4ae:	4a0f      	ldr	r2, [pc, #60]	; (800e4ec <ff_wtoupper+0x54>)
 800e4b0:	68fb      	ldr	r3, [r7, #12]
 800e4b2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800e4b6:	2b00      	cmp	r3, #0
 800e4b8:	d006      	beq.n	800e4c8 <ff_wtoupper+0x30>
 800e4ba:	4a0c      	ldr	r2, [pc, #48]	; (800e4ec <ff_wtoupper+0x54>)
 800e4bc:	68fb      	ldr	r3, [r7, #12]
 800e4be:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800e4c2:	88fa      	ldrh	r2, [r7, #6]
 800e4c4:	429a      	cmp	r2, r3
 800e4c6:	d1ef      	bne.n	800e4a8 <ff_wtoupper+0x10>

	return tbl_lower[i] ? tbl_upper[i] : chr;
 800e4c8:	4a08      	ldr	r2, [pc, #32]	; (800e4ec <ff_wtoupper+0x54>)
 800e4ca:	68fb      	ldr	r3, [r7, #12]
 800e4cc:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800e4d0:	2b00      	cmp	r3, #0
 800e4d2:	d004      	beq.n	800e4de <ff_wtoupper+0x46>
 800e4d4:	4a06      	ldr	r2, [pc, #24]	; (800e4f0 <ff_wtoupper+0x58>)
 800e4d6:	68fb      	ldr	r3, [r7, #12]
 800e4d8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800e4dc:	e000      	b.n	800e4e0 <ff_wtoupper+0x48>
 800e4de:	88fb      	ldrh	r3, [r7, #6]
}
 800e4e0:	4618      	mov	r0, r3
 800e4e2:	3714      	adds	r7, #20
 800e4e4:	46bd      	mov	sp, r7
 800e4e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e4ea:	4770      	bx	lr
 800e4ec:	08012328 	.word	0x08012328
 800e4f0:	08012508 	.word	0x08012508
 800e4f4:	00000000 	.word	0x00000000

0800e4f8 <log>:
 800e4f8:	b538      	push	{r3, r4, r5, lr}
 800e4fa:	ed2d 8b02 	vpush	{d8}
 800e4fe:	ec55 4b10 	vmov	r4, r5, d0
 800e502:	f000 f841 	bl	800e588 <__ieee754_log>
 800e506:	4b1e      	ldr	r3, [pc, #120]	; (800e580 <log+0x88>)
 800e508:	eeb0 8a40 	vmov.f32	s16, s0
 800e50c:	eef0 8a60 	vmov.f32	s17, s1
 800e510:	f993 3000 	ldrsb.w	r3, [r3]
 800e514:	3301      	adds	r3, #1
 800e516:	d01a      	beq.n	800e54e <log+0x56>
 800e518:	4622      	mov	r2, r4
 800e51a:	462b      	mov	r3, r5
 800e51c:	4620      	mov	r0, r4
 800e51e:	4629      	mov	r1, r5
 800e520:	f7f2 fb04 	bl	8000b2c <__aeabi_dcmpun>
 800e524:	b998      	cbnz	r0, 800e54e <log+0x56>
 800e526:	2200      	movs	r2, #0
 800e528:	2300      	movs	r3, #0
 800e52a:	4620      	mov	r0, r4
 800e52c:	4629      	mov	r1, r5
 800e52e:	f7f2 faf3 	bl	8000b18 <__aeabi_dcmpgt>
 800e532:	b960      	cbnz	r0, 800e54e <log+0x56>
 800e534:	2200      	movs	r2, #0
 800e536:	2300      	movs	r3, #0
 800e538:	4620      	mov	r0, r4
 800e53a:	4629      	mov	r1, r5
 800e53c:	f7f2 fac4 	bl	8000ac8 <__aeabi_dcmpeq>
 800e540:	b160      	cbz	r0, 800e55c <log+0x64>
 800e542:	f000 f9e5 	bl	800e910 <__errno>
 800e546:	ed9f 8b0c 	vldr	d8, [pc, #48]	; 800e578 <log+0x80>
 800e54a:	2322      	movs	r3, #34	; 0x22
 800e54c:	6003      	str	r3, [r0, #0]
 800e54e:	eeb0 0a48 	vmov.f32	s0, s16
 800e552:	eef0 0a68 	vmov.f32	s1, s17
 800e556:	ecbd 8b02 	vpop	{d8}
 800e55a:	bd38      	pop	{r3, r4, r5, pc}
 800e55c:	f000 f9d8 	bl	800e910 <__errno>
 800e560:	ecbd 8b02 	vpop	{d8}
 800e564:	2321      	movs	r3, #33	; 0x21
 800e566:	6003      	str	r3, [r0, #0]
 800e568:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800e56c:	4805      	ldr	r0, [pc, #20]	; (800e584 <log+0x8c>)
 800e56e:	f000 b9c7 	b.w	800e900 <nan>
 800e572:	bf00      	nop
 800e574:	f3af 8000 	nop.w
 800e578:	00000000 	.word	0x00000000
 800e57c:	fff00000 	.word	0xfff00000
 800e580:	20000028 	.word	0x20000028
 800e584:	08012960 	.word	0x08012960

0800e588 <__ieee754_log>:
 800e588:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e58c:	ec51 0b10 	vmov	r0, r1, d0
 800e590:	ed2d 8b04 	vpush	{d8-d9}
 800e594:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 800e598:	b083      	sub	sp, #12
 800e59a:	460d      	mov	r5, r1
 800e59c:	da29      	bge.n	800e5f2 <__ieee754_log+0x6a>
 800e59e:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800e5a2:	4303      	orrs	r3, r0
 800e5a4:	ee10 2a10 	vmov	r2, s0
 800e5a8:	d10c      	bne.n	800e5c4 <__ieee754_log+0x3c>
 800e5aa:	49cf      	ldr	r1, [pc, #828]	; (800e8e8 <__ieee754_log+0x360>)
 800e5ac:	2200      	movs	r2, #0
 800e5ae:	2300      	movs	r3, #0
 800e5b0:	2000      	movs	r0, #0
 800e5b2:	f7f2 f94b 	bl	800084c <__aeabi_ddiv>
 800e5b6:	ec41 0b10 	vmov	d0, r0, r1
 800e5ba:	b003      	add	sp, #12
 800e5bc:	ecbd 8b04 	vpop	{d8-d9}
 800e5c0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e5c4:	2900      	cmp	r1, #0
 800e5c6:	da05      	bge.n	800e5d4 <__ieee754_log+0x4c>
 800e5c8:	460b      	mov	r3, r1
 800e5ca:	f7f1 fe5d 	bl	8000288 <__aeabi_dsub>
 800e5ce:	2200      	movs	r2, #0
 800e5d0:	2300      	movs	r3, #0
 800e5d2:	e7ee      	b.n	800e5b2 <__ieee754_log+0x2a>
 800e5d4:	4bc5      	ldr	r3, [pc, #788]	; (800e8ec <__ieee754_log+0x364>)
 800e5d6:	2200      	movs	r2, #0
 800e5d8:	f7f2 f80e 	bl	80005f8 <__aeabi_dmul>
 800e5dc:	f06f 0335 	mvn.w	r3, #53	; 0x35
 800e5e0:	460d      	mov	r5, r1
 800e5e2:	4ac3      	ldr	r2, [pc, #780]	; (800e8f0 <__ieee754_log+0x368>)
 800e5e4:	4295      	cmp	r5, r2
 800e5e6:	dd06      	ble.n	800e5f6 <__ieee754_log+0x6e>
 800e5e8:	4602      	mov	r2, r0
 800e5ea:	460b      	mov	r3, r1
 800e5ec:	f7f1 fe4e 	bl	800028c <__adddf3>
 800e5f0:	e7e1      	b.n	800e5b6 <__ieee754_log+0x2e>
 800e5f2:	2300      	movs	r3, #0
 800e5f4:	e7f5      	b.n	800e5e2 <__ieee754_log+0x5a>
 800e5f6:	152c      	asrs	r4, r5, #20
 800e5f8:	f2a4 34ff 	subw	r4, r4, #1023	; 0x3ff
 800e5fc:	f3c5 0513 	ubfx	r5, r5, #0, #20
 800e600:	441c      	add	r4, r3
 800e602:	f505 2315 	add.w	r3, r5, #610304	; 0x95000
 800e606:	f603 7364 	addw	r3, r3, #3940	; 0xf64
 800e60a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800e60e:	f083 527f 	eor.w	r2, r3, #1069547520	; 0x3fc00000
 800e612:	f482 1240 	eor.w	r2, r2, #3145728	; 0x300000
 800e616:	ea42 0105 	orr.w	r1, r2, r5
 800e61a:	eb04 5413 	add.w	r4, r4, r3, lsr #20
 800e61e:	2200      	movs	r2, #0
 800e620:	4bb4      	ldr	r3, [pc, #720]	; (800e8f4 <__ieee754_log+0x36c>)
 800e622:	f7f1 fe31 	bl	8000288 <__aeabi_dsub>
 800e626:	1cab      	adds	r3, r5, #2
 800e628:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800e62c:	2b02      	cmp	r3, #2
 800e62e:	4682      	mov	sl, r0
 800e630:	468b      	mov	fp, r1
 800e632:	f04f 0200 	mov.w	r2, #0
 800e636:	dc53      	bgt.n	800e6e0 <__ieee754_log+0x158>
 800e638:	2300      	movs	r3, #0
 800e63a:	f7f2 fa45 	bl	8000ac8 <__aeabi_dcmpeq>
 800e63e:	b1d0      	cbz	r0, 800e676 <__ieee754_log+0xee>
 800e640:	2c00      	cmp	r4, #0
 800e642:	f000 8122 	beq.w	800e88a <__ieee754_log+0x302>
 800e646:	4620      	mov	r0, r4
 800e648:	f7f1 ff6c 	bl	8000524 <__aeabi_i2d>
 800e64c:	a390      	add	r3, pc, #576	; (adr r3, 800e890 <__ieee754_log+0x308>)
 800e64e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e652:	4606      	mov	r6, r0
 800e654:	460f      	mov	r7, r1
 800e656:	f7f1 ffcf 	bl	80005f8 <__aeabi_dmul>
 800e65a:	a38f      	add	r3, pc, #572	; (adr r3, 800e898 <__ieee754_log+0x310>)
 800e65c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e660:	4604      	mov	r4, r0
 800e662:	460d      	mov	r5, r1
 800e664:	4630      	mov	r0, r6
 800e666:	4639      	mov	r1, r7
 800e668:	f7f1 ffc6 	bl	80005f8 <__aeabi_dmul>
 800e66c:	4602      	mov	r2, r0
 800e66e:	460b      	mov	r3, r1
 800e670:	4620      	mov	r0, r4
 800e672:	4629      	mov	r1, r5
 800e674:	e7ba      	b.n	800e5ec <__ieee754_log+0x64>
 800e676:	a38a      	add	r3, pc, #552	; (adr r3, 800e8a0 <__ieee754_log+0x318>)
 800e678:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e67c:	4650      	mov	r0, sl
 800e67e:	4659      	mov	r1, fp
 800e680:	f7f1 ffba 	bl	80005f8 <__aeabi_dmul>
 800e684:	4602      	mov	r2, r0
 800e686:	460b      	mov	r3, r1
 800e688:	2000      	movs	r0, #0
 800e68a:	499b      	ldr	r1, [pc, #620]	; (800e8f8 <__ieee754_log+0x370>)
 800e68c:	f7f1 fdfc 	bl	8000288 <__aeabi_dsub>
 800e690:	4652      	mov	r2, sl
 800e692:	4606      	mov	r6, r0
 800e694:	460f      	mov	r7, r1
 800e696:	465b      	mov	r3, fp
 800e698:	4650      	mov	r0, sl
 800e69a:	4659      	mov	r1, fp
 800e69c:	f7f1 ffac 	bl	80005f8 <__aeabi_dmul>
 800e6a0:	4602      	mov	r2, r0
 800e6a2:	460b      	mov	r3, r1
 800e6a4:	4630      	mov	r0, r6
 800e6a6:	4639      	mov	r1, r7
 800e6a8:	f7f1 ffa6 	bl	80005f8 <__aeabi_dmul>
 800e6ac:	4606      	mov	r6, r0
 800e6ae:	460f      	mov	r7, r1
 800e6b0:	b914      	cbnz	r4, 800e6b8 <__ieee754_log+0x130>
 800e6b2:	4632      	mov	r2, r6
 800e6b4:	463b      	mov	r3, r7
 800e6b6:	e0a2      	b.n	800e7fe <__ieee754_log+0x276>
 800e6b8:	4620      	mov	r0, r4
 800e6ba:	f7f1 ff33 	bl	8000524 <__aeabi_i2d>
 800e6be:	a374      	add	r3, pc, #464	; (adr r3, 800e890 <__ieee754_log+0x308>)
 800e6c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e6c4:	4680      	mov	r8, r0
 800e6c6:	4689      	mov	r9, r1
 800e6c8:	f7f1 ff96 	bl	80005f8 <__aeabi_dmul>
 800e6cc:	a372      	add	r3, pc, #456	; (adr r3, 800e898 <__ieee754_log+0x310>)
 800e6ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e6d2:	4604      	mov	r4, r0
 800e6d4:	460d      	mov	r5, r1
 800e6d6:	4640      	mov	r0, r8
 800e6d8:	4649      	mov	r1, r9
 800e6da:	f7f1 ff8d 	bl	80005f8 <__aeabi_dmul>
 800e6de:	e0a7      	b.n	800e830 <__ieee754_log+0x2a8>
 800e6e0:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800e6e4:	f7f1 fdd2 	bl	800028c <__adddf3>
 800e6e8:	4602      	mov	r2, r0
 800e6ea:	460b      	mov	r3, r1
 800e6ec:	4650      	mov	r0, sl
 800e6ee:	4659      	mov	r1, fp
 800e6f0:	f7f2 f8ac 	bl	800084c <__aeabi_ddiv>
 800e6f4:	ec41 0b18 	vmov	d8, r0, r1
 800e6f8:	4620      	mov	r0, r4
 800e6fa:	f7f1 ff13 	bl	8000524 <__aeabi_i2d>
 800e6fe:	ec53 2b18 	vmov	r2, r3, d8
 800e702:	ec41 0b19 	vmov	d9, r0, r1
 800e706:	ec51 0b18 	vmov	r0, r1, d8
 800e70a:	f7f1 ff75 	bl	80005f8 <__aeabi_dmul>
 800e70e:	f5a5 23c2 	sub.w	r3, r5, #397312	; 0x61000
 800e712:	f2a3 437a 	subw	r3, r3, #1146	; 0x47a
 800e716:	9301      	str	r3, [sp, #4]
 800e718:	4602      	mov	r2, r0
 800e71a:	460b      	mov	r3, r1
 800e71c:	4680      	mov	r8, r0
 800e71e:	4689      	mov	r9, r1
 800e720:	f7f1 ff6a 	bl	80005f8 <__aeabi_dmul>
 800e724:	a360      	add	r3, pc, #384	; (adr r3, 800e8a8 <__ieee754_log+0x320>)
 800e726:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e72a:	4606      	mov	r6, r0
 800e72c:	460f      	mov	r7, r1
 800e72e:	f7f1 ff63 	bl	80005f8 <__aeabi_dmul>
 800e732:	a35f      	add	r3, pc, #380	; (adr r3, 800e8b0 <__ieee754_log+0x328>)
 800e734:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e738:	f7f1 fda8 	bl	800028c <__adddf3>
 800e73c:	4632      	mov	r2, r6
 800e73e:	463b      	mov	r3, r7
 800e740:	f7f1 ff5a 	bl	80005f8 <__aeabi_dmul>
 800e744:	a35c      	add	r3, pc, #368	; (adr r3, 800e8b8 <__ieee754_log+0x330>)
 800e746:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e74a:	f7f1 fd9f 	bl	800028c <__adddf3>
 800e74e:	4632      	mov	r2, r6
 800e750:	463b      	mov	r3, r7
 800e752:	f7f1 ff51 	bl	80005f8 <__aeabi_dmul>
 800e756:	a35a      	add	r3, pc, #360	; (adr r3, 800e8c0 <__ieee754_log+0x338>)
 800e758:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e75c:	f7f1 fd96 	bl	800028c <__adddf3>
 800e760:	4642      	mov	r2, r8
 800e762:	464b      	mov	r3, r9
 800e764:	f7f1 ff48 	bl	80005f8 <__aeabi_dmul>
 800e768:	a357      	add	r3, pc, #348	; (adr r3, 800e8c8 <__ieee754_log+0x340>)
 800e76a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e76e:	4680      	mov	r8, r0
 800e770:	4689      	mov	r9, r1
 800e772:	4630      	mov	r0, r6
 800e774:	4639      	mov	r1, r7
 800e776:	f7f1 ff3f 	bl	80005f8 <__aeabi_dmul>
 800e77a:	a355      	add	r3, pc, #340	; (adr r3, 800e8d0 <__ieee754_log+0x348>)
 800e77c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e780:	f7f1 fd84 	bl	800028c <__adddf3>
 800e784:	4632      	mov	r2, r6
 800e786:	463b      	mov	r3, r7
 800e788:	f7f1 ff36 	bl	80005f8 <__aeabi_dmul>
 800e78c:	a352      	add	r3, pc, #328	; (adr r3, 800e8d8 <__ieee754_log+0x350>)
 800e78e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e792:	f7f1 fd7b 	bl	800028c <__adddf3>
 800e796:	4632      	mov	r2, r6
 800e798:	463b      	mov	r3, r7
 800e79a:	f7f1 ff2d 	bl	80005f8 <__aeabi_dmul>
 800e79e:	460b      	mov	r3, r1
 800e7a0:	4602      	mov	r2, r0
 800e7a2:	4649      	mov	r1, r9
 800e7a4:	4640      	mov	r0, r8
 800e7a6:	f7f1 fd71 	bl	800028c <__adddf3>
 800e7aa:	f5c5 25d7 	rsb	r5, r5, #440320	; 0x6b800
 800e7ae:	9b01      	ldr	r3, [sp, #4]
 800e7b0:	3551      	adds	r5, #81	; 0x51
 800e7b2:	431d      	orrs	r5, r3
 800e7b4:	2d00      	cmp	r5, #0
 800e7b6:	4680      	mov	r8, r0
 800e7b8:	4689      	mov	r9, r1
 800e7ba:	dd48      	ble.n	800e84e <__ieee754_log+0x2c6>
 800e7bc:	4b4e      	ldr	r3, [pc, #312]	; (800e8f8 <__ieee754_log+0x370>)
 800e7be:	2200      	movs	r2, #0
 800e7c0:	4650      	mov	r0, sl
 800e7c2:	4659      	mov	r1, fp
 800e7c4:	f7f1 ff18 	bl	80005f8 <__aeabi_dmul>
 800e7c8:	4652      	mov	r2, sl
 800e7ca:	465b      	mov	r3, fp
 800e7cc:	f7f1 ff14 	bl	80005f8 <__aeabi_dmul>
 800e7d0:	4602      	mov	r2, r0
 800e7d2:	460b      	mov	r3, r1
 800e7d4:	4606      	mov	r6, r0
 800e7d6:	460f      	mov	r7, r1
 800e7d8:	4640      	mov	r0, r8
 800e7da:	4649      	mov	r1, r9
 800e7dc:	f7f1 fd56 	bl	800028c <__adddf3>
 800e7e0:	ec53 2b18 	vmov	r2, r3, d8
 800e7e4:	f7f1 ff08 	bl	80005f8 <__aeabi_dmul>
 800e7e8:	4680      	mov	r8, r0
 800e7ea:	4689      	mov	r9, r1
 800e7ec:	b964      	cbnz	r4, 800e808 <__ieee754_log+0x280>
 800e7ee:	4602      	mov	r2, r0
 800e7f0:	460b      	mov	r3, r1
 800e7f2:	4630      	mov	r0, r6
 800e7f4:	4639      	mov	r1, r7
 800e7f6:	f7f1 fd47 	bl	8000288 <__aeabi_dsub>
 800e7fa:	4602      	mov	r2, r0
 800e7fc:	460b      	mov	r3, r1
 800e7fe:	4650      	mov	r0, sl
 800e800:	4659      	mov	r1, fp
 800e802:	f7f1 fd41 	bl	8000288 <__aeabi_dsub>
 800e806:	e6d6      	b.n	800e5b6 <__ieee754_log+0x2e>
 800e808:	a321      	add	r3, pc, #132	; (adr r3, 800e890 <__ieee754_log+0x308>)
 800e80a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e80e:	ec51 0b19 	vmov	r0, r1, d9
 800e812:	f7f1 fef1 	bl	80005f8 <__aeabi_dmul>
 800e816:	a320      	add	r3, pc, #128	; (adr r3, 800e898 <__ieee754_log+0x310>)
 800e818:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e81c:	4604      	mov	r4, r0
 800e81e:	460d      	mov	r5, r1
 800e820:	ec51 0b19 	vmov	r0, r1, d9
 800e824:	f7f1 fee8 	bl	80005f8 <__aeabi_dmul>
 800e828:	4642      	mov	r2, r8
 800e82a:	464b      	mov	r3, r9
 800e82c:	f7f1 fd2e 	bl	800028c <__adddf3>
 800e830:	4602      	mov	r2, r0
 800e832:	460b      	mov	r3, r1
 800e834:	4630      	mov	r0, r6
 800e836:	4639      	mov	r1, r7
 800e838:	f7f1 fd26 	bl	8000288 <__aeabi_dsub>
 800e83c:	4652      	mov	r2, sl
 800e83e:	465b      	mov	r3, fp
 800e840:	f7f1 fd22 	bl	8000288 <__aeabi_dsub>
 800e844:	4602      	mov	r2, r0
 800e846:	460b      	mov	r3, r1
 800e848:	4620      	mov	r0, r4
 800e84a:	4629      	mov	r1, r5
 800e84c:	e7d9      	b.n	800e802 <__ieee754_log+0x27a>
 800e84e:	4602      	mov	r2, r0
 800e850:	460b      	mov	r3, r1
 800e852:	4650      	mov	r0, sl
 800e854:	4659      	mov	r1, fp
 800e856:	f7f1 fd17 	bl	8000288 <__aeabi_dsub>
 800e85a:	ec53 2b18 	vmov	r2, r3, d8
 800e85e:	f7f1 fecb 	bl	80005f8 <__aeabi_dmul>
 800e862:	4606      	mov	r6, r0
 800e864:	460f      	mov	r7, r1
 800e866:	2c00      	cmp	r4, #0
 800e868:	f43f af23 	beq.w	800e6b2 <__ieee754_log+0x12a>
 800e86c:	a308      	add	r3, pc, #32	; (adr r3, 800e890 <__ieee754_log+0x308>)
 800e86e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e872:	ec51 0b19 	vmov	r0, r1, d9
 800e876:	f7f1 febf 	bl	80005f8 <__aeabi_dmul>
 800e87a:	a307      	add	r3, pc, #28	; (adr r3, 800e898 <__ieee754_log+0x310>)
 800e87c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e880:	4604      	mov	r4, r0
 800e882:	460d      	mov	r5, r1
 800e884:	ec51 0b19 	vmov	r0, r1, d9
 800e888:	e727      	b.n	800e6da <__ieee754_log+0x152>
 800e88a:	ed9f 0b15 	vldr	d0, [pc, #84]	; 800e8e0 <__ieee754_log+0x358>
 800e88e:	e694      	b.n	800e5ba <__ieee754_log+0x32>
 800e890:	fee00000 	.word	0xfee00000
 800e894:	3fe62e42 	.word	0x3fe62e42
 800e898:	35793c76 	.word	0x35793c76
 800e89c:	3dea39ef 	.word	0x3dea39ef
 800e8a0:	55555555 	.word	0x55555555
 800e8a4:	3fd55555 	.word	0x3fd55555
 800e8a8:	df3e5244 	.word	0xdf3e5244
 800e8ac:	3fc2f112 	.word	0x3fc2f112
 800e8b0:	96cb03de 	.word	0x96cb03de
 800e8b4:	3fc74664 	.word	0x3fc74664
 800e8b8:	94229359 	.word	0x94229359
 800e8bc:	3fd24924 	.word	0x3fd24924
 800e8c0:	55555593 	.word	0x55555593
 800e8c4:	3fe55555 	.word	0x3fe55555
 800e8c8:	d078c69f 	.word	0xd078c69f
 800e8cc:	3fc39a09 	.word	0x3fc39a09
 800e8d0:	1d8e78af 	.word	0x1d8e78af
 800e8d4:	3fcc71c5 	.word	0x3fcc71c5
 800e8d8:	9997fa04 	.word	0x9997fa04
 800e8dc:	3fd99999 	.word	0x3fd99999
	...
 800e8e8:	c3500000 	.word	0xc3500000
 800e8ec:	43500000 	.word	0x43500000
 800e8f0:	7fefffff 	.word	0x7fefffff
 800e8f4:	3ff00000 	.word	0x3ff00000
 800e8f8:	3fe00000 	.word	0x3fe00000
 800e8fc:	00000000 	.word	0x00000000

0800e900 <nan>:
 800e900:	ed9f 0b01 	vldr	d0, [pc, #4]	; 800e908 <nan+0x8>
 800e904:	4770      	bx	lr
 800e906:	bf00      	nop
 800e908:	00000000 	.word	0x00000000
 800e90c:	7ff80000 	.word	0x7ff80000

0800e910 <__errno>:
 800e910:	4b01      	ldr	r3, [pc, #4]	; (800e918 <__errno+0x8>)
 800e912:	6818      	ldr	r0, [r3, #0]
 800e914:	4770      	bx	lr
 800e916:	bf00      	nop
 800e918:	2000002c 	.word	0x2000002c

0800e91c <__libc_init_array>:
 800e91c:	b570      	push	{r4, r5, r6, lr}
 800e91e:	4d0d      	ldr	r5, [pc, #52]	; (800e954 <__libc_init_array+0x38>)
 800e920:	4c0d      	ldr	r4, [pc, #52]	; (800e958 <__libc_init_array+0x3c>)
 800e922:	1b64      	subs	r4, r4, r5
 800e924:	10a4      	asrs	r4, r4, #2
 800e926:	2600      	movs	r6, #0
 800e928:	42a6      	cmp	r6, r4
 800e92a:	d109      	bne.n	800e940 <__libc_init_array+0x24>
 800e92c:	4d0b      	ldr	r5, [pc, #44]	; (800e95c <__libc_init_array+0x40>)
 800e92e:	4c0c      	ldr	r4, [pc, #48]	; (800e960 <__libc_init_array+0x44>)
 800e930:	f002 feba 	bl	80116a8 <_init>
 800e934:	1b64      	subs	r4, r4, r5
 800e936:	10a4      	asrs	r4, r4, #2
 800e938:	2600      	movs	r6, #0
 800e93a:	42a6      	cmp	r6, r4
 800e93c:	d105      	bne.n	800e94a <__libc_init_array+0x2e>
 800e93e:	bd70      	pop	{r4, r5, r6, pc}
 800e940:	f855 3b04 	ldr.w	r3, [r5], #4
 800e944:	4798      	blx	r3
 800e946:	3601      	adds	r6, #1
 800e948:	e7ee      	b.n	800e928 <__libc_init_array+0xc>
 800e94a:	f855 3b04 	ldr.w	r3, [r5], #4
 800e94e:	4798      	blx	r3
 800e950:	3601      	adds	r6, #1
 800e952:	e7f2      	b.n	800e93a <__libc_init_array+0x1e>
 800e954:	08012acc 	.word	0x08012acc
 800e958:	08012acc 	.word	0x08012acc
 800e95c:	08012acc 	.word	0x08012acc
 800e960:	08012ad0 	.word	0x08012ad0

0800e964 <malloc>:
 800e964:	4b02      	ldr	r3, [pc, #8]	; (800e970 <malloc+0xc>)
 800e966:	4601      	mov	r1, r0
 800e968:	6818      	ldr	r0, [r3, #0]
 800e96a:	f000 b871 	b.w	800ea50 <_malloc_r>
 800e96e:	bf00      	nop
 800e970:	2000002c 	.word	0x2000002c

0800e974 <free>:
 800e974:	4b02      	ldr	r3, [pc, #8]	; (800e980 <free+0xc>)
 800e976:	4601      	mov	r1, r0
 800e978:	6818      	ldr	r0, [r3, #0]
 800e97a:	f000 b819 	b.w	800e9b0 <_free_r>
 800e97e:	bf00      	nop
 800e980:	2000002c 	.word	0x2000002c

0800e984 <memcpy>:
 800e984:	440a      	add	r2, r1
 800e986:	4291      	cmp	r1, r2
 800e988:	f100 33ff 	add.w	r3, r0, #4294967295
 800e98c:	d100      	bne.n	800e990 <memcpy+0xc>
 800e98e:	4770      	bx	lr
 800e990:	b510      	push	{r4, lr}
 800e992:	f811 4b01 	ldrb.w	r4, [r1], #1
 800e996:	f803 4f01 	strb.w	r4, [r3, #1]!
 800e99a:	4291      	cmp	r1, r2
 800e99c:	d1f9      	bne.n	800e992 <memcpy+0xe>
 800e99e:	bd10      	pop	{r4, pc}

0800e9a0 <memset>:
 800e9a0:	4402      	add	r2, r0
 800e9a2:	4603      	mov	r3, r0
 800e9a4:	4293      	cmp	r3, r2
 800e9a6:	d100      	bne.n	800e9aa <memset+0xa>
 800e9a8:	4770      	bx	lr
 800e9aa:	f803 1b01 	strb.w	r1, [r3], #1
 800e9ae:	e7f9      	b.n	800e9a4 <memset+0x4>

0800e9b0 <_free_r>:
 800e9b0:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800e9b2:	2900      	cmp	r1, #0
 800e9b4:	d048      	beq.n	800ea48 <_free_r+0x98>
 800e9b6:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800e9ba:	9001      	str	r0, [sp, #4]
 800e9bc:	2b00      	cmp	r3, #0
 800e9be:	f1a1 0404 	sub.w	r4, r1, #4
 800e9c2:	bfb8      	it	lt
 800e9c4:	18e4      	addlt	r4, r4, r3
 800e9c6:	f001 fbb3 	bl	8010130 <__malloc_lock>
 800e9ca:	4a20      	ldr	r2, [pc, #128]	; (800ea4c <_free_r+0x9c>)
 800e9cc:	9801      	ldr	r0, [sp, #4]
 800e9ce:	6813      	ldr	r3, [r2, #0]
 800e9d0:	4615      	mov	r5, r2
 800e9d2:	b933      	cbnz	r3, 800e9e2 <_free_r+0x32>
 800e9d4:	6063      	str	r3, [r4, #4]
 800e9d6:	6014      	str	r4, [r2, #0]
 800e9d8:	b003      	add	sp, #12
 800e9da:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800e9de:	f001 bbad 	b.w	801013c <__malloc_unlock>
 800e9e2:	42a3      	cmp	r3, r4
 800e9e4:	d90b      	bls.n	800e9fe <_free_r+0x4e>
 800e9e6:	6821      	ldr	r1, [r4, #0]
 800e9e8:	1862      	adds	r2, r4, r1
 800e9ea:	4293      	cmp	r3, r2
 800e9ec:	bf04      	itt	eq
 800e9ee:	681a      	ldreq	r2, [r3, #0]
 800e9f0:	685b      	ldreq	r3, [r3, #4]
 800e9f2:	6063      	str	r3, [r4, #4]
 800e9f4:	bf04      	itt	eq
 800e9f6:	1852      	addeq	r2, r2, r1
 800e9f8:	6022      	streq	r2, [r4, #0]
 800e9fa:	602c      	str	r4, [r5, #0]
 800e9fc:	e7ec      	b.n	800e9d8 <_free_r+0x28>
 800e9fe:	461a      	mov	r2, r3
 800ea00:	685b      	ldr	r3, [r3, #4]
 800ea02:	b10b      	cbz	r3, 800ea08 <_free_r+0x58>
 800ea04:	42a3      	cmp	r3, r4
 800ea06:	d9fa      	bls.n	800e9fe <_free_r+0x4e>
 800ea08:	6811      	ldr	r1, [r2, #0]
 800ea0a:	1855      	adds	r5, r2, r1
 800ea0c:	42a5      	cmp	r5, r4
 800ea0e:	d10b      	bne.n	800ea28 <_free_r+0x78>
 800ea10:	6824      	ldr	r4, [r4, #0]
 800ea12:	4421      	add	r1, r4
 800ea14:	1854      	adds	r4, r2, r1
 800ea16:	42a3      	cmp	r3, r4
 800ea18:	6011      	str	r1, [r2, #0]
 800ea1a:	d1dd      	bne.n	800e9d8 <_free_r+0x28>
 800ea1c:	681c      	ldr	r4, [r3, #0]
 800ea1e:	685b      	ldr	r3, [r3, #4]
 800ea20:	6053      	str	r3, [r2, #4]
 800ea22:	4421      	add	r1, r4
 800ea24:	6011      	str	r1, [r2, #0]
 800ea26:	e7d7      	b.n	800e9d8 <_free_r+0x28>
 800ea28:	d902      	bls.n	800ea30 <_free_r+0x80>
 800ea2a:	230c      	movs	r3, #12
 800ea2c:	6003      	str	r3, [r0, #0]
 800ea2e:	e7d3      	b.n	800e9d8 <_free_r+0x28>
 800ea30:	6825      	ldr	r5, [r4, #0]
 800ea32:	1961      	adds	r1, r4, r5
 800ea34:	428b      	cmp	r3, r1
 800ea36:	bf04      	itt	eq
 800ea38:	6819      	ldreq	r1, [r3, #0]
 800ea3a:	685b      	ldreq	r3, [r3, #4]
 800ea3c:	6063      	str	r3, [r4, #4]
 800ea3e:	bf04      	itt	eq
 800ea40:	1949      	addeq	r1, r1, r5
 800ea42:	6021      	streq	r1, [r4, #0]
 800ea44:	6054      	str	r4, [r2, #4]
 800ea46:	e7c7      	b.n	800e9d8 <_free_r+0x28>
 800ea48:	b003      	add	sp, #12
 800ea4a:	bd30      	pop	{r4, r5, pc}
 800ea4c:	20000464 	.word	0x20000464

0800ea50 <_malloc_r>:
 800ea50:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ea52:	1ccd      	adds	r5, r1, #3
 800ea54:	f025 0503 	bic.w	r5, r5, #3
 800ea58:	3508      	adds	r5, #8
 800ea5a:	2d0c      	cmp	r5, #12
 800ea5c:	bf38      	it	cc
 800ea5e:	250c      	movcc	r5, #12
 800ea60:	2d00      	cmp	r5, #0
 800ea62:	4606      	mov	r6, r0
 800ea64:	db01      	blt.n	800ea6a <_malloc_r+0x1a>
 800ea66:	42a9      	cmp	r1, r5
 800ea68:	d903      	bls.n	800ea72 <_malloc_r+0x22>
 800ea6a:	230c      	movs	r3, #12
 800ea6c:	6033      	str	r3, [r6, #0]
 800ea6e:	2000      	movs	r0, #0
 800ea70:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800ea72:	f001 fb5d 	bl	8010130 <__malloc_lock>
 800ea76:	4921      	ldr	r1, [pc, #132]	; (800eafc <_malloc_r+0xac>)
 800ea78:	680a      	ldr	r2, [r1, #0]
 800ea7a:	4614      	mov	r4, r2
 800ea7c:	b99c      	cbnz	r4, 800eaa6 <_malloc_r+0x56>
 800ea7e:	4f20      	ldr	r7, [pc, #128]	; (800eb00 <_malloc_r+0xb0>)
 800ea80:	683b      	ldr	r3, [r7, #0]
 800ea82:	b923      	cbnz	r3, 800ea8e <_malloc_r+0x3e>
 800ea84:	4621      	mov	r1, r4
 800ea86:	4630      	mov	r0, r6
 800ea88:	f000 fca6 	bl	800f3d8 <_sbrk_r>
 800ea8c:	6038      	str	r0, [r7, #0]
 800ea8e:	4629      	mov	r1, r5
 800ea90:	4630      	mov	r0, r6
 800ea92:	f000 fca1 	bl	800f3d8 <_sbrk_r>
 800ea96:	1c43      	adds	r3, r0, #1
 800ea98:	d123      	bne.n	800eae2 <_malloc_r+0x92>
 800ea9a:	230c      	movs	r3, #12
 800ea9c:	6033      	str	r3, [r6, #0]
 800ea9e:	4630      	mov	r0, r6
 800eaa0:	f001 fb4c 	bl	801013c <__malloc_unlock>
 800eaa4:	e7e3      	b.n	800ea6e <_malloc_r+0x1e>
 800eaa6:	6823      	ldr	r3, [r4, #0]
 800eaa8:	1b5b      	subs	r3, r3, r5
 800eaaa:	d417      	bmi.n	800eadc <_malloc_r+0x8c>
 800eaac:	2b0b      	cmp	r3, #11
 800eaae:	d903      	bls.n	800eab8 <_malloc_r+0x68>
 800eab0:	6023      	str	r3, [r4, #0]
 800eab2:	441c      	add	r4, r3
 800eab4:	6025      	str	r5, [r4, #0]
 800eab6:	e004      	b.n	800eac2 <_malloc_r+0x72>
 800eab8:	6863      	ldr	r3, [r4, #4]
 800eaba:	42a2      	cmp	r2, r4
 800eabc:	bf0c      	ite	eq
 800eabe:	600b      	streq	r3, [r1, #0]
 800eac0:	6053      	strne	r3, [r2, #4]
 800eac2:	4630      	mov	r0, r6
 800eac4:	f001 fb3a 	bl	801013c <__malloc_unlock>
 800eac8:	f104 000b 	add.w	r0, r4, #11
 800eacc:	1d23      	adds	r3, r4, #4
 800eace:	f020 0007 	bic.w	r0, r0, #7
 800ead2:	1ac2      	subs	r2, r0, r3
 800ead4:	d0cc      	beq.n	800ea70 <_malloc_r+0x20>
 800ead6:	1a1b      	subs	r3, r3, r0
 800ead8:	50a3      	str	r3, [r4, r2]
 800eada:	e7c9      	b.n	800ea70 <_malloc_r+0x20>
 800eadc:	4622      	mov	r2, r4
 800eade:	6864      	ldr	r4, [r4, #4]
 800eae0:	e7cc      	b.n	800ea7c <_malloc_r+0x2c>
 800eae2:	1cc4      	adds	r4, r0, #3
 800eae4:	f024 0403 	bic.w	r4, r4, #3
 800eae8:	42a0      	cmp	r0, r4
 800eaea:	d0e3      	beq.n	800eab4 <_malloc_r+0x64>
 800eaec:	1a21      	subs	r1, r4, r0
 800eaee:	4630      	mov	r0, r6
 800eaf0:	f000 fc72 	bl	800f3d8 <_sbrk_r>
 800eaf4:	3001      	adds	r0, #1
 800eaf6:	d1dd      	bne.n	800eab4 <_malloc_r+0x64>
 800eaf8:	e7cf      	b.n	800ea9a <_malloc_r+0x4a>
 800eafa:	bf00      	nop
 800eafc:	20000464 	.word	0x20000464
 800eb00:	20000468 	.word	0x20000468

0800eb04 <__cvt>:
 800eb04:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800eb08:	ec55 4b10 	vmov	r4, r5, d0
 800eb0c:	2d00      	cmp	r5, #0
 800eb0e:	460e      	mov	r6, r1
 800eb10:	4619      	mov	r1, r3
 800eb12:	462b      	mov	r3, r5
 800eb14:	bfbb      	ittet	lt
 800eb16:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800eb1a:	461d      	movlt	r5, r3
 800eb1c:	2300      	movge	r3, #0
 800eb1e:	232d      	movlt	r3, #45	; 0x2d
 800eb20:	700b      	strb	r3, [r1, #0]
 800eb22:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800eb24:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800eb28:	4691      	mov	r9, r2
 800eb2a:	f023 0820 	bic.w	r8, r3, #32
 800eb2e:	bfbc      	itt	lt
 800eb30:	4622      	movlt	r2, r4
 800eb32:	4614      	movlt	r4, r2
 800eb34:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800eb38:	d005      	beq.n	800eb46 <__cvt+0x42>
 800eb3a:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800eb3e:	d100      	bne.n	800eb42 <__cvt+0x3e>
 800eb40:	3601      	adds	r6, #1
 800eb42:	2102      	movs	r1, #2
 800eb44:	e000      	b.n	800eb48 <__cvt+0x44>
 800eb46:	2103      	movs	r1, #3
 800eb48:	ab03      	add	r3, sp, #12
 800eb4a:	9301      	str	r3, [sp, #4]
 800eb4c:	ab02      	add	r3, sp, #8
 800eb4e:	9300      	str	r3, [sp, #0]
 800eb50:	ec45 4b10 	vmov	d0, r4, r5
 800eb54:	4653      	mov	r3, sl
 800eb56:	4632      	mov	r2, r6
 800eb58:	f000 fcfa 	bl	800f550 <_dtoa_r>
 800eb5c:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800eb60:	4607      	mov	r7, r0
 800eb62:	d102      	bne.n	800eb6a <__cvt+0x66>
 800eb64:	f019 0f01 	tst.w	r9, #1
 800eb68:	d022      	beq.n	800ebb0 <__cvt+0xac>
 800eb6a:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800eb6e:	eb07 0906 	add.w	r9, r7, r6
 800eb72:	d110      	bne.n	800eb96 <__cvt+0x92>
 800eb74:	783b      	ldrb	r3, [r7, #0]
 800eb76:	2b30      	cmp	r3, #48	; 0x30
 800eb78:	d10a      	bne.n	800eb90 <__cvt+0x8c>
 800eb7a:	2200      	movs	r2, #0
 800eb7c:	2300      	movs	r3, #0
 800eb7e:	4620      	mov	r0, r4
 800eb80:	4629      	mov	r1, r5
 800eb82:	f7f1 ffa1 	bl	8000ac8 <__aeabi_dcmpeq>
 800eb86:	b918      	cbnz	r0, 800eb90 <__cvt+0x8c>
 800eb88:	f1c6 0601 	rsb	r6, r6, #1
 800eb8c:	f8ca 6000 	str.w	r6, [sl]
 800eb90:	f8da 3000 	ldr.w	r3, [sl]
 800eb94:	4499      	add	r9, r3
 800eb96:	2200      	movs	r2, #0
 800eb98:	2300      	movs	r3, #0
 800eb9a:	4620      	mov	r0, r4
 800eb9c:	4629      	mov	r1, r5
 800eb9e:	f7f1 ff93 	bl	8000ac8 <__aeabi_dcmpeq>
 800eba2:	b108      	cbz	r0, 800eba8 <__cvt+0xa4>
 800eba4:	f8cd 900c 	str.w	r9, [sp, #12]
 800eba8:	2230      	movs	r2, #48	; 0x30
 800ebaa:	9b03      	ldr	r3, [sp, #12]
 800ebac:	454b      	cmp	r3, r9
 800ebae:	d307      	bcc.n	800ebc0 <__cvt+0xbc>
 800ebb0:	9b03      	ldr	r3, [sp, #12]
 800ebb2:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800ebb4:	1bdb      	subs	r3, r3, r7
 800ebb6:	4638      	mov	r0, r7
 800ebb8:	6013      	str	r3, [r2, #0]
 800ebba:	b004      	add	sp, #16
 800ebbc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ebc0:	1c59      	adds	r1, r3, #1
 800ebc2:	9103      	str	r1, [sp, #12]
 800ebc4:	701a      	strb	r2, [r3, #0]
 800ebc6:	e7f0      	b.n	800ebaa <__cvt+0xa6>

0800ebc8 <__exponent>:
 800ebc8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800ebca:	4603      	mov	r3, r0
 800ebcc:	2900      	cmp	r1, #0
 800ebce:	bfb8      	it	lt
 800ebd0:	4249      	neglt	r1, r1
 800ebd2:	f803 2b02 	strb.w	r2, [r3], #2
 800ebd6:	bfb4      	ite	lt
 800ebd8:	222d      	movlt	r2, #45	; 0x2d
 800ebda:	222b      	movge	r2, #43	; 0x2b
 800ebdc:	2909      	cmp	r1, #9
 800ebde:	7042      	strb	r2, [r0, #1]
 800ebe0:	dd2a      	ble.n	800ec38 <__exponent+0x70>
 800ebe2:	f10d 0407 	add.w	r4, sp, #7
 800ebe6:	46a4      	mov	ip, r4
 800ebe8:	270a      	movs	r7, #10
 800ebea:	46a6      	mov	lr, r4
 800ebec:	460a      	mov	r2, r1
 800ebee:	fb91 f6f7 	sdiv	r6, r1, r7
 800ebf2:	fb07 1516 	mls	r5, r7, r6, r1
 800ebf6:	3530      	adds	r5, #48	; 0x30
 800ebf8:	2a63      	cmp	r2, #99	; 0x63
 800ebfa:	f104 34ff 	add.w	r4, r4, #4294967295
 800ebfe:	f80e 5c01 	strb.w	r5, [lr, #-1]
 800ec02:	4631      	mov	r1, r6
 800ec04:	dcf1      	bgt.n	800ebea <__exponent+0x22>
 800ec06:	3130      	adds	r1, #48	; 0x30
 800ec08:	f1ae 0502 	sub.w	r5, lr, #2
 800ec0c:	f804 1c01 	strb.w	r1, [r4, #-1]
 800ec10:	1c44      	adds	r4, r0, #1
 800ec12:	4629      	mov	r1, r5
 800ec14:	4561      	cmp	r1, ip
 800ec16:	d30a      	bcc.n	800ec2e <__exponent+0x66>
 800ec18:	f10d 0209 	add.w	r2, sp, #9
 800ec1c:	eba2 020e 	sub.w	r2, r2, lr
 800ec20:	4565      	cmp	r5, ip
 800ec22:	bf88      	it	hi
 800ec24:	2200      	movhi	r2, #0
 800ec26:	4413      	add	r3, r2
 800ec28:	1a18      	subs	r0, r3, r0
 800ec2a:	b003      	add	sp, #12
 800ec2c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ec2e:	f811 2b01 	ldrb.w	r2, [r1], #1
 800ec32:	f804 2f01 	strb.w	r2, [r4, #1]!
 800ec36:	e7ed      	b.n	800ec14 <__exponent+0x4c>
 800ec38:	2330      	movs	r3, #48	; 0x30
 800ec3a:	3130      	adds	r1, #48	; 0x30
 800ec3c:	7083      	strb	r3, [r0, #2]
 800ec3e:	70c1      	strb	r1, [r0, #3]
 800ec40:	1d03      	adds	r3, r0, #4
 800ec42:	e7f1      	b.n	800ec28 <__exponent+0x60>

0800ec44 <_printf_float>:
 800ec44:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ec48:	ed2d 8b02 	vpush	{d8}
 800ec4c:	b08d      	sub	sp, #52	; 0x34
 800ec4e:	460c      	mov	r4, r1
 800ec50:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 800ec54:	4616      	mov	r6, r2
 800ec56:	461f      	mov	r7, r3
 800ec58:	4605      	mov	r5, r0
 800ec5a:	f001 fa65 	bl	8010128 <_localeconv_r>
 800ec5e:	f8d0 a000 	ldr.w	sl, [r0]
 800ec62:	4650      	mov	r0, sl
 800ec64:	f7f1 fab4 	bl	80001d0 <strlen>
 800ec68:	2300      	movs	r3, #0
 800ec6a:	930a      	str	r3, [sp, #40]	; 0x28
 800ec6c:	6823      	ldr	r3, [r4, #0]
 800ec6e:	9305      	str	r3, [sp, #20]
 800ec70:	f8d8 3000 	ldr.w	r3, [r8]
 800ec74:	f894 b018 	ldrb.w	fp, [r4, #24]
 800ec78:	3307      	adds	r3, #7
 800ec7a:	f023 0307 	bic.w	r3, r3, #7
 800ec7e:	f103 0208 	add.w	r2, r3, #8
 800ec82:	f8c8 2000 	str.w	r2, [r8]
 800ec86:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ec8a:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800ec8e:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 800ec92:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800ec96:	9307      	str	r3, [sp, #28]
 800ec98:	f8cd 8018 	str.w	r8, [sp, #24]
 800ec9c:	ee08 0a10 	vmov	s16, r0
 800eca0:	4b9f      	ldr	r3, [pc, #636]	; (800ef20 <_printf_float+0x2dc>)
 800eca2:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800eca6:	f04f 32ff 	mov.w	r2, #4294967295
 800ecaa:	f7f1 ff3f 	bl	8000b2c <__aeabi_dcmpun>
 800ecae:	bb88      	cbnz	r0, 800ed14 <_printf_float+0xd0>
 800ecb0:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800ecb4:	4b9a      	ldr	r3, [pc, #616]	; (800ef20 <_printf_float+0x2dc>)
 800ecb6:	f04f 32ff 	mov.w	r2, #4294967295
 800ecba:	f7f1 ff19 	bl	8000af0 <__aeabi_dcmple>
 800ecbe:	bb48      	cbnz	r0, 800ed14 <_printf_float+0xd0>
 800ecc0:	2200      	movs	r2, #0
 800ecc2:	2300      	movs	r3, #0
 800ecc4:	4640      	mov	r0, r8
 800ecc6:	4649      	mov	r1, r9
 800ecc8:	f7f1 ff08 	bl	8000adc <__aeabi_dcmplt>
 800eccc:	b110      	cbz	r0, 800ecd4 <_printf_float+0x90>
 800ecce:	232d      	movs	r3, #45	; 0x2d
 800ecd0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800ecd4:	4b93      	ldr	r3, [pc, #588]	; (800ef24 <_printf_float+0x2e0>)
 800ecd6:	4894      	ldr	r0, [pc, #592]	; (800ef28 <_printf_float+0x2e4>)
 800ecd8:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 800ecdc:	bf94      	ite	ls
 800ecde:	4698      	movls	r8, r3
 800ece0:	4680      	movhi	r8, r0
 800ece2:	2303      	movs	r3, #3
 800ece4:	6123      	str	r3, [r4, #16]
 800ece6:	9b05      	ldr	r3, [sp, #20]
 800ece8:	f023 0204 	bic.w	r2, r3, #4
 800ecec:	6022      	str	r2, [r4, #0]
 800ecee:	f04f 0900 	mov.w	r9, #0
 800ecf2:	9700      	str	r7, [sp, #0]
 800ecf4:	4633      	mov	r3, r6
 800ecf6:	aa0b      	add	r2, sp, #44	; 0x2c
 800ecf8:	4621      	mov	r1, r4
 800ecfa:	4628      	mov	r0, r5
 800ecfc:	f000 f9d8 	bl	800f0b0 <_printf_common>
 800ed00:	3001      	adds	r0, #1
 800ed02:	f040 8090 	bne.w	800ee26 <_printf_float+0x1e2>
 800ed06:	f04f 30ff 	mov.w	r0, #4294967295
 800ed0a:	b00d      	add	sp, #52	; 0x34
 800ed0c:	ecbd 8b02 	vpop	{d8}
 800ed10:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ed14:	4642      	mov	r2, r8
 800ed16:	464b      	mov	r3, r9
 800ed18:	4640      	mov	r0, r8
 800ed1a:	4649      	mov	r1, r9
 800ed1c:	f7f1 ff06 	bl	8000b2c <__aeabi_dcmpun>
 800ed20:	b140      	cbz	r0, 800ed34 <_printf_float+0xf0>
 800ed22:	464b      	mov	r3, r9
 800ed24:	2b00      	cmp	r3, #0
 800ed26:	bfbc      	itt	lt
 800ed28:	232d      	movlt	r3, #45	; 0x2d
 800ed2a:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800ed2e:	487f      	ldr	r0, [pc, #508]	; (800ef2c <_printf_float+0x2e8>)
 800ed30:	4b7f      	ldr	r3, [pc, #508]	; (800ef30 <_printf_float+0x2ec>)
 800ed32:	e7d1      	b.n	800ecd8 <_printf_float+0x94>
 800ed34:	6863      	ldr	r3, [r4, #4]
 800ed36:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 800ed3a:	9206      	str	r2, [sp, #24]
 800ed3c:	1c5a      	adds	r2, r3, #1
 800ed3e:	d13f      	bne.n	800edc0 <_printf_float+0x17c>
 800ed40:	2306      	movs	r3, #6
 800ed42:	6063      	str	r3, [r4, #4]
 800ed44:	9b05      	ldr	r3, [sp, #20]
 800ed46:	6861      	ldr	r1, [r4, #4]
 800ed48:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 800ed4c:	2300      	movs	r3, #0
 800ed4e:	9303      	str	r3, [sp, #12]
 800ed50:	ab0a      	add	r3, sp, #40	; 0x28
 800ed52:	e9cd b301 	strd	fp, r3, [sp, #4]
 800ed56:	ab09      	add	r3, sp, #36	; 0x24
 800ed58:	ec49 8b10 	vmov	d0, r8, r9
 800ed5c:	9300      	str	r3, [sp, #0]
 800ed5e:	6022      	str	r2, [r4, #0]
 800ed60:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800ed64:	4628      	mov	r0, r5
 800ed66:	f7ff fecd 	bl	800eb04 <__cvt>
 800ed6a:	9b06      	ldr	r3, [sp, #24]
 800ed6c:	9909      	ldr	r1, [sp, #36]	; 0x24
 800ed6e:	2b47      	cmp	r3, #71	; 0x47
 800ed70:	4680      	mov	r8, r0
 800ed72:	d108      	bne.n	800ed86 <_printf_float+0x142>
 800ed74:	1cc8      	adds	r0, r1, #3
 800ed76:	db02      	blt.n	800ed7e <_printf_float+0x13a>
 800ed78:	6863      	ldr	r3, [r4, #4]
 800ed7a:	4299      	cmp	r1, r3
 800ed7c:	dd41      	ble.n	800ee02 <_printf_float+0x1be>
 800ed7e:	f1ab 0b02 	sub.w	fp, fp, #2
 800ed82:	fa5f fb8b 	uxtb.w	fp, fp
 800ed86:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800ed8a:	d820      	bhi.n	800edce <_printf_float+0x18a>
 800ed8c:	3901      	subs	r1, #1
 800ed8e:	465a      	mov	r2, fp
 800ed90:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800ed94:	9109      	str	r1, [sp, #36]	; 0x24
 800ed96:	f7ff ff17 	bl	800ebc8 <__exponent>
 800ed9a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800ed9c:	1813      	adds	r3, r2, r0
 800ed9e:	2a01      	cmp	r2, #1
 800eda0:	4681      	mov	r9, r0
 800eda2:	6123      	str	r3, [r4, #16]
 800eda4:	dc02      	bgt.n	800edac <_printf_float+0x168>
 800eda6:	6822      	ldr	r2, [r4, #0]
 800eda8:	07d2      	lsls	r2, r2, #31
 800edaa:	d501      	bpl.n	800edb0 <_printf_float+0x16c>
 800edac:	3301      	adds	r3, #1
 800edae:	6123      	str	r3, [r4, #16]
 800edb0:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 800edb4:	2b00      	cmp	r3, #0
 800edb6:	d09c      	beq.n	800ecf2 <_printf_float+0xae>
 800edb8:	232d      	movs	r3, #45	; 0x2d
 800edba:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800edbe:	e798      	b.n	800ecf2 <_printf_float+0xae>
 800edc0:	9a06      	ldr	r2, [sp, #24]
 800edc2:	2a47      	cmp	r2, #71	; 0x47
 800edc4:	d1be      	bne.n	800ed44 <_printf_float+0x100>
 800edc6:	2b00      	cmp	r3, #0
 800edc8:	d1bc      	bne.n	800ed44 <_printf_float+0x100>
 800edca:	2301      	movs	r3, #1
 800edcc:	e7b9      	b.n	800ed42 <_printf_float+0xfe>
 800edce:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 800edd2:	d118      	bne.n	800ee06 <_printf_float+0x1c2>
 800edd4:	2900      	cmp	r1, #0
 800edd6:	6863      	ldr	r3, [r4, #4]
 800edd8:	dd0b      	ble.n	800edf2 <_printf_float+0x1ae>
 800edda:	6121      	str	r1, [r4, #16]
 800eddc:	b913      	cbnz	r3, 800ede4 <_printf_float+0x1a0>
 800edde:	6822      	ldr	r2, [r4, #0]
 800ede0:	07d0      	lsls	r0, r2, #31
 800ede2:	d502      	bpl.n	800edea <_printf_float+0x1a6>
 800ede4:	3301      	adds	r3, #1
 800ede6:	440b      	add	r3, r1
 800ede8:	6123      	str	r3, [r4, #16]
 800edea:	65a1      	str	r1, [r4, #88]	; 0x58
 800edec:	f04f 0900 	mov.w	r9, #0
 800edf0:	e7de      	b.n	800edb0 <_printf_float+0x16c>
 800edf2:	b913      	cbnz	r3, 800edfa <_printf_float+0x1b6>
 800edf4:	6822      	ldr	r2, [r4, #0]
 800edf6:	07d2      	lsls	r2, r2, #31
 800edf8:	d501      	bpl.n	800edfe <_printf_float+0x1ba>
 800edfa:	3302      	adds	r3, #2
 800edfc:	e7f4      	b.n	800ede8 <_printf_float+0x1a4>
 800edfe:	2301      	movs	r3, #1
 800ee00:	e7f2      	b.n	800ede8 <_printf_float+0x1a4>
 800ee02:	f04f 0b67 	mov.w	fp, #103	; 0x67
 800ee06:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ee08:	4299      	cmp	r1, r3
 800ee0a:	db05      	blt.n	800ee18 <_printf_float+0x1d4>
 800ee0c:	6823      	ldr	r3, [r4, #0]
 800ee0e:	6121      	str	r1, [r4, #16]
 800ee10:	07d8      	lsls	r0, r3, #31
 800ee12:	d5ea      	bpl.n	800edea <_printf_float+0x1a6>
 800ee14:	1c4b      	adds	r3, r1, #1
 800ee16:	e7e7      	b.n	800ede8 <_printf_float+0x1a4>
 800ee18:	2900      	cmp	r1, #0
 800ee1a:	bfd4      	ite	le
 800ee1c:	f1c1 0202 	rsble	r2, r1, #2
 800ee20:	2201      	movgt	r2, #1
 800ee22:	4413      	add	r3, r2
 800ee24:	e7e0      	b.n	800ede8 <_printf_float+0x1a4>
 800ee26:	6823      	ldr	r3, [r4, #0]
 800ee28:	055a      	lsls	r2, r3, #21
 800ee2a:	d407      	bmi.n	800ee3c <_printf_float+0x1f8>
 800ee2c:	6923      	ldr	r3, [r4, #16]
 800ee2e:	4642      	mov	r2, r8
 800ee30:	4631      	mov	r1, r6
 800ee32:	4628      	mov	r0, r5
 800ee34:	47b8      	blx	r7
 800ee36:	3001      	adds	r0, #1
 800ee38:	d12c      	bne.n	800ee94 <_printf_float+0x250>
 800ee3a:	e764      	b.n	800ed06 <_printf_float+0xc2>
 800ee3c:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800ee40:	f240 80e0 	bls.w	800f004 <_printf_float+0x3c0>
 800ee44:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800ee48:	2200      	movs	r2, #0
 800ee4a:	2300      	movs	r3, #0
 800ee4c:	f7f1 fe3c 	bl	8000ac8 <__aeabi_dcmpeq>
 800ee50:	2800      	cmp	r0, #0
 800ee52:	d034      	beq.n	800eebe <_printf_float+0x27a>
 800ee54:	4a37      	ldr	r2, [pc, #220]	; (800ef34 <_printf_float+0x2f0>)
 800ee56:	2301      	movs	r3, #1
 800ee58:	4631      	mov	r1, r6
 800ee5a:	4628      	mov	r0, r5
 800ee5c:	47b8      	blx	r7
 800ee5e:	3001      	adds	r0, #1
 800ee60:	f43f af51 	beq.w	800ed06 <_printf_float+0xc2>
 800ee64:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800ee68:	429a      	cmp	r2, r3
 800ee6a:	db02      	blt.n	800ee72 <_printf_float+0x22e>
 800ee6c:	6823      	ldr	r3, [r4, #0]
 800ee6e:	07d8      	lsls	r0, r3, #31
 800ee70:	d510      	bpl.n	800ee94 <_printf_float+0x250>
 800ee72:	ee18 3a10 	vmov	r3, s16
 800ee76:	4652      	mov	r2, sl
 800ee78:	4631      	mov	r1, r6
 800ee7a:	4628      	mov	r0, r5
 800ee7c:	47b8      	blx	r7
 800ee7e:	3001      	adds	r0, #1
 800ee80:	f43f af41 	beq.w	800ed06 <_printf_float+0xc2>
 800ee84:	f04f 0800 	mov.w	r8, #0
 800ee88:	f104 091a 	add.w	r9, r4, #26
 800ee8c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ee8e:	3b01      	subs	r3, #1
 800ee90:	4543      	cmp	r3, r8
 800ee92:	dc09      	bgt.n	800eea8 <_printf_float+0x264>
 800ee94:	6823      	ldr	r3, [r4, #0]
 800ee96:	079b      	lsls	r3, r3, #30
 800ee98:	f100 8105 	bmi.w	800f0a6 <_printf_float+0x462>
 800ee9c:	68e0      	ldr	r0, [r4, #12]
 800ee9e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800eea0:	4298      	cmp	r0, r3
 800eea2:	bfb8      	it	lt
 800eea4:	4618      	movlt	r0, r3
 800eea6:	e730      	b.n	800ed0a <_printf_float+0xc6>
 800eea8:	2301      	movs	r3, #1
 800eeaa:	464a      	mov	r2, r9
 800eeac:	4631      	mov	r1, r6
 800eeae:	4628      	mov	r0, r5
 800eeb0:	47b8      	blx	r7
 800eeb2:	3001      	adds	r0, #1
 800eeb4:	f43f af27 	beq.w	800ed06 <_printf_float+0xc2>
 800eeb8:	f108 0801 	add.w	r8, r8, #1
 800eebc:	e7e6      	b.n	800ee8c <_printf_float+0x248>
 800eebe:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800eec0:	2b00      	cmp	r3, #0
 800eec2:	dc39      	bgt.n	800ef38 <_printf_float+0x2f4>
 800eec4:	4a1b      	ldr	r2, [pc, #108]	; (800ef34 <_printf_float+0x2f0>)
 800eec6:	2301      	movs	r3, #1
 800eec8:	4631      	mov	r1, r6
 800eeca:	4628      	mov	r0, r5
 800eecc:	47b8      	blx	r7
 800eece:	3001      	adds	r0, #1
 800eed0:	f43f af19 	beq.w	800ed06 <_printf_float+0xc2>
 800eed4:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800eed8:	4313      	orrs	r3, r2
 800eeda:	d102      	bne.n	800eee2 <_printf_float+0x29e>
 800eedc:	6823      	ldr	r3, [r4, #0]
 800eede:	07d9      	lsls	r1, r3, #31
 800eee0:	d5d8      	bpl.n	800ee94 <_printf_float+0x250>
 800eee2:	ee18 3a10 	vmov	r3, s16
 800eee6:	4652      	mov	r2, sl
 800eee8:	4631      	mov	r1, r6
 800eeea:	4628      	mov	r0, r5
 800eeec:	47b8      	blx	r7
 800eeee:	3001      	adds	r0, #1
 800eef0:	f43f af09 	beq.w	800ed06 <_printf_float+0xc2>
 800eef4:	f04f 0900 	mov.w	r9, #0
 800eef8:	f104 0a1a 	add.w	sl, r4, #26
 800eefc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800eefe:	425b      	negs	r3, r3
 800ef00:	454b      	cmp	r3, r9
 800ef02:	dc01      	bgt.n	800ef08 <_printf_float+0x2c4>
 800ef04:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ef06:	e792      	b.n	800ee2e <_printf_float+0x1ea>
 800ef08:	2301      	movs	r3, #1
 800ef0a:	4652      	mov	r2, sl
 800ef0c:	4631      	mov	r1, r6
 800ef0e:	4628      	mov	r0, r5
 800ef10:	47b8      	blx	r7
 800ef12:	3001      	adds	r0, #1
 800ef14:	f43f aef7 	beq.w	800ed06 <_printf_float+0xc2>
 800ef18:	f109 0901 	add.w	r9, r9, #1
 800ef1c:	e7ee      	b.n	800eefc <_printf_float+0x2b8>
 800ef1e:	bf00      	nop
 800ef20:	7fefffff 	.word	0x7fefffff
 800ef24:	080126ec 	.word	0x080126ec
 800ef28:	080126f0 	.word	0x080126f0
 800ef2c:	080126f8 	.word	0x080126f8
 800ef30:	080126f4 	.word	0x080126f4
 800ef34:	080126fc 	.word	0x080126fc
 800ef38:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800ef3a:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800ef3c:	429a      	cmp	r2, r3
 800ef3e:	bfa8      	it	ge
 800ef40:	461a      	movge	r2, r3
 800ef42:	2a00      	cmp	r2, #0
 800ef44:	4691      	mov	r9, r2
 800ef46:	dc37      	bgt.n	800efb8 <_printf_float+0x374>
 800ef48:	f04f 0b00 	mov.w	fp, #0
 800ef4c:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800ef50:	f104 021a 	add.w	r2, r4, #26
 800ef54:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800ef56:	9305      	str	r3, [sp, #20]
 800ef58:	eba3 0309 	sub.w	r3, r3, r9
 800ef5c:	455b      	cmp	r3, fp
 800ef5e:	dc33      	bgt.n	800efc8 <_printf_float+0x384>
 800ef60:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800ef64:	429a      	cmp	r2, r3
 800ef66:	db3b      	blt.n	800efe0 <_printf_float+0x39c>
 800ef68:	6823      	ldr	r3, [r4, #0]
 800ef6a:	07da      	lsls	r2, r3, #31
 800ef6c:	d438      	bmi.n	800efe0 <_printf_float+0x39c>
 800ef6e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800ef70:	9b05      	ldr	r3, [sp, #20]
 800ef72:	9909      	ldr	r1, [sp, #36]	; 0x24
 800ef74:	1ad3      	subs	r3, r2, r3
 800ef76:	eba2 0901 	sub.w	r9, r2, r1
 800ef7a:	4599      	cmp	r9, r3
 800ef7c:	bfa8      	it	ge
 800ef7e:	4699      	movge	r9, r3
 800ef80:	f1b9 0f00 	cmp.w	r9, #0
 800ef84:	dc35      	bgt.n	800eff2 <_printf_float+0x3ae>
 800ef86:	f04f 0800 	mov.w	r8, #0
 800ef8a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800ef8e:	f104 0a1a 	add.w	sl, r4, #26
 800ef92:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800ef96:	1a9b      	subs	r3, r3, r2
 800ef98:	eba3 0309 	sub.w	r3, r3, r9
 800ef9c:	4543      	cmp	r3, r8
 800ef9e:	f77f af79 	ble.w	800ee94 <_printf_float+0x250>
 800efa2:	2301      	movs	r3, #1
 800efa4:	4652      	mov	r2, sl
 800efa6:	4631      	mov	r1, r6
 800efa8:	4628      	mov	r0, r5
 800efaa:	47b8      	blx	r7
 800efac:	3001      	adds	r0, #1
 800efae:	f43f aeaa 	beq.w	800ed06 <_printf_float+0xc2>
 800efb2:	f108 0801 	add.w	r8, r8, #1
 800efb6:	e7ec      	b.n	800ef92 <_printf_float+0x34e>
 800efb8:	4613      	mov	r3, r2
 800efba:	4631      	mov	r1, r6
 800efbc:	4642      	mov	r2, r8
 800efbe:	4628      	mov	r0, r5
 800efc0:	47b8      	blx	r7
 800efc2:	3001      	adds	r0, #1
 800efc4:	d1c0      	bne.n	800ef48 <_printf_float+0x304>
 800efc6:	e69e      	b.n	800ed06 <_printf_float+0xc2>
 800efc8:	2301      	movs	r3, #1
 800efca:	4631      	mov	r1, r6
 800efcc:	4628      	mov	r0, r5
 800efce:	9205      	str	r2, [sp, #20]
 800efd0:	47b8      	blx	r7
 800efd2:	3001      	adds	r0, #1
 800efd4:	f43f ae97 	beq.w	800ed06 <_printf_float+0xc2>
 800efd8:	9a05      	ldr	r2, [sp, #20]
 800efda:	f10b 0b01 	add.w	fp, fp, #1
 800efde:	e7b9      	b.n	800ef54 <_printf_float+0x310>
 800efe0:	ee18 3a10 	vmov	r3, s16
 800efe4:	4652      	mov	r2, sl
 800efe6:	4631      	mov	r1, r6
 800efe8:	4628      	mov	r0, r5
 800efea:	47b8      	blx	r7
 800efec:	3001      	adds	r0, #1
 800efee:	d1be      	bne.n	800ef6e <_printf_float+0x32a>
 800eff0:	e689      	b.n	800ed06 <_printf_float+0xc2>
 800eff2:	9a05      	ldr	r2, [sp, #20]
 800eff4:	464b      	mov	r3, r9
 800eff6:	4442      	add	r2, r8
 800eff8:	4631      	mov	r1, r6
 800effa:	4628      	mov	r0, r5
 800effc:	47b8      	blx	r7
 800effe:	3001      	adds	r0, #1
 800f000:	d1c1      	bne.n	800ef86 <_printf_float+0x342>
 800f002:	e680      	b.n	800ed06 <_printf_float+0xc2>
 800f004:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800f006:	2a01      	cmp	r2, #1
 800f008:	dc01      	bgt.n	800f00e <_printf_float+0x3ca>
 800f00a:	07db      	lsls	r3, r3, #31
 800f00c:	d538      	bpl.n	800f080 <_printf_float+0x43c>
 800f00e:	2301      	movs	r3, #1
 800f010:	4642      	mov	r2, r8
 800f012:	4631      	mov	r1, r6
 800f014:	4628      	mov	r0, r5
 800f016:	47b8      	blx	r7
 800f018:	3001      	adds	r0, #1
 800f01a:	f43f ae74 	beq.w	800ed06 <_printf_float+0xc2>
 800f01e:	ee18 3a10 	vmov	r3, s16
 800f022:	4652      	mov	r2, sl
 800f024:	4631      	mov	r1, r6
 800f026:	4628      	mov	r0, r5
 800f028:	47b8      	blx	r7
 800f02a:	3001      	adds	r0, #1
 800f02c:	f43f ae6b 	beq.w	800ed06 <_printf_float+0xc2>
 800f030:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800f034:	2200      	movs	r2, #0
 800f036:	2300      	movs	r3, #0
 800f038:	f7f1 fd46 	bl	8000ac8 <__aeabi_dcmpeq>
 800f03c:	b9d8      	cbnz	r0, 800f076 <_printf_float+0x432>
 800f03e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800f040:	f108 0201 	add.w	r2, r8, #1
 800f044:	3b01      	subs	r3, #1
 800f046:	4631      	mov	r1, r6
 800f048:	4628      	mov	r0, r5
 800f04a:	47b8      	blx	r7
 800f04c:	3001      	adds	r0, #1
 800f04e:	d10e      	bne.n	800f06e <_printf_float+0x42a>
 800f050:	e659      	b.n	800ed06 <_printf_float+0xc2>
 800f052:	2301      	movs	r3, #1
 800f054:	4652      	mov	r2, sl
 800f056:	4631      	mov	r1, r6
 800f058:	4628      	mov	r0, r5
 800f05a:	47b8      	blx	r7
 800f05c:	3001      	adds	r0, #1
 800f05e:	f43f ae52 	beq.w	800ed06 <_printf_float+0xc2>
 800f062:	f108 0801 	add.w	r8, r8, #1
 800f066:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800f068:	3b01      	subs	r3, #1
 800f06a:	4543      	cmp	r3, r8
 800f06c:	dcf1      	bgt.n	800f052 <_printf_float+0x40e>
 800f06e:	464b      	mov	r3, r9
 800f070:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800f074:	e6dc      	b.n	800ee30 <_printf_float+0x1ec>
 800f076:	f04f 0800 	mov.w	r8, #0
 800f07a:	f104 0a1a 	add.w	sl, r4, #26
 800f07e:	e7f2      	b.n	800f066 <_printf_float+0x422>
 800f080:	2301      	movs	r3, #1
 800f082:	4642      	mov	r2, r8
 800f084:	e7df      	b.n	800f046 <_printf_float+0x402>
 800f086:	2301      	movs	r3, #1
 800f088:	464a      	mov	r2, r9
 800f08a:	4631      	mov	r1, r6
 800f08c:	4628      	mov	r0, r5
 800f08e:	47b8      	blx	r7
 800f090:	3001      	adds	r0, #1
 800f092:	f43f ae38 	beq.w	800ed06 <_printf_float+0xc2>
 800f096:	f108 0801 	add.w	r8, r8, #1
 800f09a:	68e3      	ldr	r3, [r4, #12]
 800f09c:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800f09e:	1a5b      	subs	r3, r3, r1
 800f0a0:	4543      	cmp	r3, r8
 800f0a2:	dcf0      	bgt.n	800f086 <_printf_float+0x442>
 800f0a4:	e6fa      	b.n	800ee9c <_printf_float+0x258>
 800f0a6:	f04f 0800 	mov.w	r8, #0
 800f0aa:	f104 0919 	add.w	r9, r4, #25
 800f0ae:	e7f4      	b.n	800f09a <_printf_float+0x456>

0800f0b0 <_printf_common>:
 800f0b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800f0b4:	4616      	mov	r6, r2
 800f0b6:	4699      	mov	r9, r3
 800f0b8:	688a      	ldr	r2, [r1, #8]
 800f0ba:	690b      	ldr	r3, [r1, #16]
 800f0bc:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800f0c0:	4293      	cmp	r3, r2
 800f0c2:	bfb8      	it	lt
 800f0c4:	4613      	movlt	r3, r2
 800f0c6:	6033      	str	r3, [r6, #0]
 800f0c8:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800f0cc:	4607      	mov	r7, r0
 800f0ce:	460c      	mov	r4, r1
 800f0d0:	b10a      	cbz	r2, 800f0d6 <_printf_common+0x26>
 800f0d2:	3301      	adds	r3, #1
 800f0d4:	6033      	str	r3, [r6, #0]
 800f0d6:	6823      	ldr	r3, [r4, #0]
 800f0d8:	0699      	lsls	r1, r3, #26
 800f0da:	bf42      	ittt	mi
 800f0dc:	6833      	ldrmi	r3, [r6, #0]
 800f0de:	3302      	addmi	r3, #2
 800f0e0:	6033      	strmi	r3, [r6, #0]
 800f0e2:	6825      	ldr	r5, [r4, #0]
 800f0e4:	f015 0506 	ands.w	r5, r5, #6
 800f0e8:	d106      	bne.n	800f0f8 <_printf_common+0x48>
 800f0ea:	f104 0a19 	add.w	sl, r4, #25
 800f0ee:	68e3      	ldr	r3, [r4, #12]
 800f0f0:	6832      	ldr	r2, [r6, #0]
 800f0f2:	1a9b      	subs	r3, r3, r2
 800f0f4:	42ab      	cmp	r3, r5
 800f0f6:	dc26      	bgt.n	800f146 <_printf_common+0x96>
 800f0f8:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800f0fc:	1e13      	subs	r3, r2, #0
 800f0fe:	6822      	ldr	r2, [r4, #0]
 800f100:	bf18      	it	ne
 800f102:	2301      	movne	r3, #1
 800f104:	0692      	lsls	r2, r2, #26
 800f106:	d42b      	bmi.n	800f160 <_printf_common+0xb0>
 800f108:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800f10c:	4649      	mov	r1, r9
 800f10e:	4638      	mov	r0, r7
 800f110:	47c0      	blx	r8
 800f112:	3001      	adds	r0, #1
 800f114:	d01e      	beq.n	800f154 <_printf_common+0xa4>
 800f116:	6823      	ldr	r3, [r4, #0]
 800f118:	68e5      	ldr	r5, [r4, #12]
 800f11a:	6832      	ldr	r2, [r6, #0]
 800f11c:	f003 0306 	and.w	r3, r3, #6
 800f120:	2b04      	cmp	r3, #4
 800f122:	bf08      	it	eq
 800f124:	1aad      	subeq	r5, r5, r2
 800f126:	68a3      	ldr	r3, [r4, #8]
 800f128:	6922      	ldr	r2, [r4, #16]
 800f12a:	bf0c      	ite	eq
 800f12c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800f130:	2500      	movne	r5, #0
 800f132:	4293      	cmp	r3, r2
 800f134:	bfc4      	itt	gt
 800f136:	1a9b      	subgt	r3, r3, r2
 800f138:	18ed      	addgt	r5, r5, r3
 800f13a:	2600      	movs	r6, #0
 800f13c:	341a      	adds	r4, #26
 800f13e:	42b5      	cmp	r5, r6
 800f140:	d11a      	bne.n	800f178 <_printf_common+0xc8>
 800f142:	2000      	movs	r0, #0
 800f144:	e008      	b.n	800f158 <_printf_common+0xa8>
 800f146:	2301      	movs	r3, #1
 800f148:	4652      	mov	r2, sl
 800f14a:	4649      	mov	r1, r9
 800f14c:	4638      	mov	r0, r7
 800f14e:	47c0      	blx	r8
 800f150:	3001      	adds	r0, #1
 800f152:	d103      	bne.n	800f15c <_printf_common+0xac>
 800f154:	f04f 30ff 	mov.w	r0, #4294967295
 800f158:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f15c:	3501      	adds	r5, #1
 800f15e:	e7c6      	b.n	800f0ee <_printf_common+0x3e>
 800f160:	18e1      	adds	r1, r4, r3
 800f162:	1c5a      	adds	r2, r3, #1
 800f164:	2030      	movs	r0, #48	; 0x30
 800f166:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800f16a:	4422      	add	r2, r4
 800f16c:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800f170:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800f174:	3302      	adds	r3, #2
 800f176:	e7c7      	b.n	800f108 <_printf_common+0x58>
 800f178:	2301      	movs	r3, #1
 800f17a:	4622      	mov	r2, r4
 800f17c:	4649      	mov	r1, r9
 800f17e:	4638      	mov	r0, r7
 800f180:	47c0      	blx	r8
 800f182:	3001      	adds	r0, #1
 800f184:	d0e6      	beq.n	800f154 <_printf_common+0xa4>
 800f186:	3601      	adds	r6, #1
 800f188:	e7d9      	b.n	800f13e <_printf_common+0x8e>
	...

0800f18c <_printf_i>:
 800f18c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800f190:	460c      	mov	r4, r1
 800f192:	4691      	mov	r9, r2
 800f194:	7e27      	ldrb	r7, [r4, #24]
 800f196:	990c      	ldr	r1, [sp, #48]	; 0x30
 800f198:	2f78      	cmp	r7, #120	; 0x78
 800f19a:	4680      	mov	r8, r0
 800f19c:	469a      	mov	sl, r3
 800f19e:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800f1a2:	d807      	bhi.n	800f1b4 <_printf_i+0x28>
 800f1a4:	2f62      	cmp	r7, #98	; 0x62
 800f1a6:	d80a      	bhi.n	800f1be <_printf_i+0x32>
 800f1a8:	2f00      	cmp	r7, #0
 800f1aa:	f000 80d8 	beq.w	800f35e <_printf_i+0x1d2>
 800f1ae:	2f58      	cmp	r7, #88	; 0x58
 800f1b0:	f000 80a3 	beq.w	800f2fa <_printf_i+0x16e>
 800f1b4:	f104 0642 	add.w	r6, r4, #66	; 0x42
 800f1b8:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800f1bc:	e03a      	b.n	800f234 <_printf_i+0xa8>
 800f1be:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800f1c2:	2b15      	cmp	r3, #21
 800f1c4:	d8f6      	bhi.n	800f1b4 <_printf_i+0x28>
 800f1c6:	a001      	add	r0, pc, #4	; (adr r0, 800f1cc <_printf_i+0x40>)
 800f1c8:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 800f1cc:	0800f225 	.word	0x0800f225
 800f1d0:	0800f239 	.word	0x0800f239
 800f1d4:	0800f1b5 	.word	0x0800f1b5
 800f1d8:	0800f1b5 	.word	0x0800f1b5
 800f1dc:	0800f1b5 	.word	0x0800f1b5
 800f1e0:	0800f1b5 	.word	0x0800f1b5
 800f1e4:	0800f239 	.word	0x0800f239
 800f1e8:	0800f1b5 	.word	0x0800f1b5
 800f1ec:	0800f1b5 	.word	0x0800f1b5
 800f1f0:	0800f1b5 	.word	0x0800f1b5
 800f1f4:	0800f1b5 	.word	0x0800f1b5
 800f1f8:	0800f345 	.word	0x0800f345
 800f1fc:	0800f269 	.word	0x0800f269
 800f200:	0800f327 	.word	0x0800f327
 800f204:	0800f1b5 	.word	0x0800f1b5
 800f208:	0800f1b5 	.word	0x0800f1b5
 800f20c:	0800f367 	.word	0x0800f367
 800f210:	0800f1b5 	.word	0x0800f1b5
 800f214:	0800f269 	.word	0x0800f269
 800f218:	0800f1b5 	.word	0x0800f1b5
 800f21c:	0800f1b5 	.word	0x0800f1b5
 800f220:	0800f32f 	.word	0x0800f32f
 800f224:	680b      	ldr	r3, [r1, #0]
 800f226:	1d1a      	adds	r2, r3, #4
 800f228:	681b      	ldr	r3, [r3, #0]
 800f22a:	600a      	str	r2, [r1, #0]
 800f22c:	f104 0642 	add.w	r6, r4, #66	; 0x42
 800f230:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800f234:	2301      	movs	r3, #1
 800f236:	e0a3      	b.n	800f380 <_printf_i+0x1f4>
 800f238:	6825      	ldr	r5, [r4, #0]
 800f23a:	6808      	ldr	r0, [r1, #0]
 800f23c:	062e      	lsls	r6, r5, #24
 800f23e:	f100 0304 	add.w	r3, r0, #4
 800f242:	d50a      	bpl.n	800f25a <_printf_i+0xce>
 800f244:	6805      	ldr	r5, [r0, #0]
 800f246:	600b      	str	r3, [r1, #0]
 800f248:	2d00      	cmp	r5, #0
 800f24a:	da03      	bge.n	800f254 <_printf_i+0xc8>
 800f24c:	232d      	movs	r3, #45	; 0x2d
 800f24e:	426d      	negs	r5, r5
 800f250:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800f254:	485e      	ldr	r0, [pc, #376]	; (800f3d0 <_printf_i+0x244>)
 800f256:	230a      	movs	r3, #10
 800f258:	e019      	b.n	800f28e <_printf_i+0x102>
 800f25a:	f015 0f40 	tst.w	r5, #64	; 0x40
 800f25e:	6805      	ldr	r5, [r0, #0]
 800f260:	600b      	str	r3, [r1, #0]
 800f262:	bf18      	it	ne
 800f264:	b22d      	sxthne	r5, r5
 800f266:	e7ef      	b.n	800f248 <_printf_i+0xbc>
 800f268:	680b      	ldr	r3, [r1, #0]
 800f26a:	6825      	ldr	r5, [r4, #0]
 800f26c:	1d18      	adds	r0, r3, #4
 800f26e:	6008      	str	r0, [r1, #0]
 800f270:	0628      	lsls	r0, r5, #24
 800f272:	d501      	bpl.n	800f278 <_printf_i+0xec>
 800f274:	681d      	ldr	r5, [r3, #0]
 800f276:	e002      	b.n	800f27e <_printf_i+0xf2>
 800f278:	0669      	lsls	r1, r5, #25
 800f27a:	d5fb      	bpl.n	800f274 <_printf_i+0xe8>
 800f27c:	881d      	ldrh	r5, [r3, #0]
 800f27e:	4854      	ldr	r0, [pc, #336]	; (800f3d0 <_printf_i+0x244>)
 800f280:	2f6f      	cmp	r7, #111	; 0x6f
 800f282:	bf0c      	ite	eq
 800f284:	2308      	moveq	r3, #8
 800f286:	230a      	movne	r3, #10
 800f288:	2100      	movs	r1, #0
 800f28a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800f28e:	6866      	ldr	r6, [r4, #4]
 800f290:	60a6      	str	r6, [r4, #8]
 800f292:	2e00      	cmp	r6, #0
 800f294:	bfa2      	ittt	ge
 800f296:	6821      	ldrge	r1, [r4, #0]
 800f298:	f021 0104 	bicge.w	r1, r1, #4
 800f29c:	6021      	strge	r1, [r4, #0]
 800f29e:	b90d      	cbnz	r5, 800f2a4 <_printf_i+0x118>
 800f2a0:	2e00      	cmp	r6, #0
 800f2a2:	d04d      	beq.n	800f340 <_printf_i+0x1b4>
 800f2a4:	4616      	mov	r6, r2
 800f2a6:	fbb5 f1f3 	udiv	r1, r5, r3
 800f2aa:	fb03 5711 	mls	r7, r3, r1, r5
 800f2ae:	5dc7      	ldrb	r7, [r0, r7]
 800f2b0:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800f2b4:	462f      	mov	r7, r5
 800f2b6:	42bb      	cmp	r3, r7
 800f2b8:	460d      	mov	r5, r1
 800f2ba:	d9f4      	bls.n	800f2a6 <_printf_i+0x11a>
 800f2bc:	2b08      	cmp	r3, #8
 800f2be:	d10b      	bne.n	800f2d8 <_printf_i+0x14c>
 800f2c0:	6823      	ldr	r3, [r4, #0]
 800f2c2:	07df      	lsls	r7, r3, #31
 800f2c4:	d508      	bpl.n	800f2d8 <_printf_i+0x14c>
 800f2c6:	6923      	ldr	r3, [r4, #16]
 800f2c8:	6861      	ldr	r1, [r4, #4]
 800f2ca:	4299      	cmp	r1, r3
 800f2cc:	bfde      	ittt	le
 800f2ce:	2330      	movle	r3, #48	; 0x30
 800f2d0:	f806 3c01 	strble.w	r3, [r6, #-1]
 800f2d4:	f106 36ff 	addle.w	r6, r6, #4294967295
 800f2d8:	1b92      	subs	r2, r2, r6
 800f2da:	6122      	str	r2, [r4, #16]
 800f2dc:	f8cd a000 	str.w	sl, [sp]
 800f2e0:	464b      	mov	r3, r9
 800f2e2:	aa03      	add	r2, sp, #12
 800f2e4:	4621      	mov	r1, r4
 800f2e6:	4640      	mov	r0, r8
 800f2e8:	f7ff fee2 	bl	800f0b0 <_printf_common>
 800f2ec:	3001      	adds	r0, #1
 800f2ee:	d14c      	bne.n	800f38a <_printf_i+0x1fe>
 800f2f0:	f04f 30ff 	mov.w	r0, #4294967295
 800f2f4:	b004      	add	sp, #16
 800f2f6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f2fa:	4835      	ldr	r0, [pc, #212]	; (800f3d0 <_printf_i+0x244>)
 800f2fc:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800f300:	6823      	ldr	r3, [r4, #0]
 800f302:	680e      	ldr	r6, [r1, #0]
 800f304:	061f      	lsls	r7, r3, #24
 800f306:	f856 5b04 	ldr.w	r5, [r6], #4
 800f30a:	600e      	str	r6, [r1, #0]
 800f30c:	d514      	bpl.n	800f338 <_printf_i+0x1ac>
 800f30e:	07d9      	lsls	r1, r3, #31
 800f310:	bf44      	itt	mi
 800f312:	f043 0320 	orrmi.w	r3, r3, #32
 800f316:	6023      	strmi	r3, [r4, #0]
 800f318:	b91d      	cbnz	r5, 800f322 <_printf_i+0x196>
 800f31a:	6823      	ldr	r3, [r4, #0]
 800f31c:	f023 0320 	bic.w	r3, r3, #32
 800f320:	6023      	str	r3, [r4, #0]
 800f322:	2310      	movs	r3, #16
 800f324:	e7b0      	b.n	800f288 <_printf_i+0xfc>
 800f326:	6823      	ldr	r3, [r4, #0]
 800f328:	f043 0320 	orr.w	r3, r3, #32
 800f32c:	6023      	str	r3, [r4, #0]
 800f32e:	2378      	movs	r3, #120	; 0x78
 800f330:	4828      	ldr	r0, [pc, #160]	; (800f3d4 <_printf_i+0x248>)
 800f332:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800f336:	e7e3      	b.n	800f300 <_printf_i+0x174>
 800f338:	065e      	lsls	r6, r3, #25
 800f33a:	bf48      	it	mi
 800f33c:	b2ad      	uxthmi	r5, r5
 800f33e:	e7e6      	b.n	800f30e <_printf_i+0x182>
 800f340:	4616      	mov	r6, r2
 800f342:	e7bb      	b.n	800f2bc <_printf_i+0x130>
 800f344:	680b      	ldr	r3, [r1, #0]
 800f346:	6826      	ldr	r6, [r4, #0]
 800f348:	6960      	ldr	r0, [r4, #20]
 800f34a:	1d1d      	adds	r5, r3, #4
 800f34c:	600d      	str	r5, [r1, #0]
 800f34e:	0635      	lsls	r5, r6, #24
 800f350:	681b      	ldr	r3, [r3, #0]
 800f352:	d501      	bpl.n	800f358 <_printf_i+0x1cc>
 800f354:	6018      	str	r0, [r3, #0]
 800f356:	e002      	b.n	800f35e <_printf_i+0x1d2>
 800f358:	0671      	lsls	r1, r6, #25
 800f35a:	d5fb      	bpl.n	800f354 <_printf_i+0x1c8>
 800f35c:	8018      	strh	r0, [r3, #0]
 800f35e:	2300      	movs	r3, #0
 800f360:	6123      	str	r3, [r4, #16]
 800f362:	4616      	mov	r6, r2
 800f364:	e7ba      	b.n	800f2dc <_printf_i+0x150>
 800f366:	680b      	ldr	r3, [r1, #0]
 800f368:	1d1a      	adds	r2, r3, #4
 800f36a:	600a      	str	r2, [r1, #0]
 800f36c:	681e      	ldr	r6, [r3, #0]
 800f36e:	6862      	ldr	r2, [r4, #4]
 800f370:	2100      	movs	r1, #0
 800f372:	4630      	mov	r0, r6
 800f374:	f7f0 ff34 	bl	80001e0 <memchr>
 800f378:	b108      	cbz	r0, 800f37e <_printf_i+0x1f2>
 800f37a:	1b80      	subs	r0, r0, r6
 800f37c:	6060      	str	r0, [r4, #4]
 800f37e:	6863      	ldr	r3, [r4, #4]
 800f380:	6123      	str	r3, [r4, #16]
 800f382:	2300      	movs	r3, #0
 800f384:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800f388:	e7a8      	b.n	800f2dc <_printf_i+0x150>
 800f38a:	6923      	ldr	r3, [r4, #16]
 800f38c:	4632      	mov	r2, r6
 800f38e:	4649      	mov	r1, r9
 800f390:	4640      	mov	r0, r8
 800f392:	47d0      	blx	sl
 800f394:	3001      	adds	r0, #1
 800f396:	d0ab      	beq.n	800f2f0 <_printf_i+0x164>
 800f398:	6823      	ldr	r3, [r4, #0]
 800f39a:	079b      	lsls	r3, r3, #30
 800f39c:	d413      	bmi.n	800f3c6 <_printf_i+0x23a>
 800f39e:	68e0      	ldr	r0, [r4, #12]
 800f3a0:	9b03      	ldr	r3, [sp, #12]
 800f3a2:	4298      	cmp	r0, r3
 800f3a4:	bfb8      	it	lt
 800f3a6:	4618      	movlt	r0, r3
 800f3a8:	e7a4      	b.n	800f2f4 <_printf_i+0x168>
 800f3aa:	2301      	movs	r3, #1
 800f3ac:	4632      	mov	r2, r6
 800f3ae:	4649      	mov	r1, r9
 800f3b0:	4640      	mov	r0, r8
 800f3b2:	47d0      	blx	sl
 800f3b4:	3001      	adds	r0, #1
 800f3b6:	d09b      	beq.n	800f2f0 <_printf_i+0x164>
 800f3b8:	3501      	adds	r5, #1
 800f3ba:	68e3      	ldr	r3, [r4, #12]
 800f3bc:	9903      	ldr	r1, [sp, #12]
 800f3be:	1a5b      	subs	r3, r3, r1
 800f3c0:	42ab      	cmp	r3, r5
 800f3c2:	dcf2      	bgt.n	800f3aa <_printf_i+0x21e>
 800f3c4:	e7eb      	b.n	800f39e <_printf_i+0x212>
 800f3c6:	2500      	movs	r5, #0
 800f3c8:	f104 0619 	add.w	r6, r4, #25
 800f3cc:	e7f5      	b.n	800f3ba <_printf_i+0x22e>
 800f3ce:	bf00      	nop
 800f3d0:	080126fe 	.word	0x080126fe
 800f3d4:	0801270f 	.word	0x0801270f

0800f3d8 <_sbrk_r>:
 800f3d8:	b538      	push	{r3, r4, r5, lr}
 800f3da:	4d06      	ldr	r5, [pc, #24]	; (800f3f4 <_sbrk_r+0x1c>)
 800f3dc:	2300      	movs	r3, #0
 800f3de:	4604      	mov	r4, r0
 800f3e0:	4608      	mov	r0, r1
 800f3e2:	602b      	str	r3, [r5, #0]
 800f3e4:	f7f5 fb4c 	bl	8004a80 <_sbrk>
 800f3e8:	1c43      	adds	r3, r0, #1
 800f3ea:	d102      	bne.n	800f3f2 <_sbrk_r+0x1a>
 800f3ec:	682b      	ldr	r3, [r5, #0]
 800f3ee:	b103      	cbz	r3, 800f3f2 <_sbrk_r+0x1a>
 800f3f0:	6023      	str	r3, [r4, #0]
 800f3f2:	bd38      	pop	{r3, r4, r5, pc}
 800f3f4:	20004d64 	.word	0x20004d64

0800f3f8 <siprintf>:
 800f3f8:	b40e      	push	{r1, r2, r3}
 800f3fa:	b500      	push	{lr}
 800f3fc:	b09c      	sub	sp, #112	; 0x70
 800f3fe:	ab1d      	add	r3, sp, #116	; 0x74
 800f400:	9002      	str	r0, [sp, #8]
 800f402:	9006      	str	r0, [sp, #24]
 800f404:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800f408:	4809      	ldr	r0, [pc, #36]	; (800f430 <siprintf+0x38>)
 800f40a:	9107      	str	r1, [sp, #28]
 800f40c:	9104      	str	r1, [sp, #16]
 800f40e:	4909      	ldr	r1, [pc, #36]	; (800f434 <siprintf+0x3c>)
 800f410:	f853 2b04 	ldr.w	r2, [r3], #4
 800f414:	9105      	str	r1, [sp, #20]
 800f416:	6800      	ldr	r0, [r0, #0]
 800f418:	9301      	str	r3, [sp, #4]
 800f41a:	a902      	add	r1, sp, #8
 800f41c:	f001 fa7c 	bl	8010918 <_svfiprintf_r>
 800f420:	9b02      	ldr	r3, [sp, #8]
 800f422:	2200      	movs	r2, #0
 800f424:	701a      	strb	r2, [r3, #0]
 800f426:	b01c      	add	sp, #112	; 0x70
 800f428:	f85d eb04 	ldr.w	lr, [sp], #4
 800f42c:	b003      	add	sp, #12
 800f42e:	4770      	bx	lr
 800f430:	2000002c 	.word	0x2000002c
 800f434:	ffff0208 	.word	0xffff0208

0800f438 <quorem>:
 800f438:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f43c:	6903      	ldr	r3, [r0, #16]
 800f43e:	690c      	ldr	r4, [r1, #16]
 800f440:	42a3      	cmp	r3, r4
 800f442:	4607      	mov	r7, r0
 800f444:	f2c0 8081 	blt.w	800f54a <quorem+0x112>
 800f448:	3c01      	subs	r4, #1
 800f44a:	f101 0814 	add.w	r8, r1, #20
 800f44e:	f100 0514 	add.w	r5, r0, #20
 800f452:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800f456:	9301      	str	r3, [sp, #4]
 800f458:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800f45c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800f460:	3301      	adds	r3, #1
 800f462:	429a      	cmp	r2, r3
 800f464:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800f468:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800f46c:	fbb2 f6f3 	udiv	r6, r2, r3
 800f470:	d331      	bcc.n	800f4d6 <quorem+0x9e>
 800f472:	f04f 0e00 	mov.w	lr, #0
 800f476:	4640      	mov	r0, r8
 800f478:	46ac      	mov	ip, r5
 800f47a:	46f2      	mov	sl, lr
 800f47c:	f850 2b04 	ldr.w	r2, [r0], #4
 800f480:	b293      	uxth	r3, r2
 800f482:	fb06 e303 	mla	r3, r6, r3, lr
 800f486:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 800f48a:	b29b      	uxth	r3, r3
 800f48c:	ebaa 0303 	sub.w	r3, sl, r3
 800f490:	0c12      	lsrs	r2, r2, #16
 800f492:	f8dc a000 	ldr.w	sl, [ip]
 800f496:	fb06 e202 	mla	r2, r6, r2, lr
 800f49a:	fa13 f38a 	uxtah	r3, r3, sl
 800f49e:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800f4a2:	fa1f fa82 	uxth.w	sl, r2
 800f4a6:	f8dc 2000 	ldr.w	r2, [ip]
 800f4aa:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 800f4ae:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800f4b2:	b29b      	uxth	r3, r3
 800f4b4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800f4b8:	4581      	cmp	r9, r0
 800f4ba:	f84c 3b04 	str.w	r3, [ip], #4
 800f4be:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800f4c2:	d2db      	bcs.n	800f47c <quorem+0x44>
 800f4c4:	f855 300b 	ldr.w	r3, [r5, fp]
 800f4c8:	b92b      	cbnz	r3, 800f4d6 <quorem+0x9e>
 800f4ca:	9b01      	ldr	r3, [sp, #4]
 800f4cc:	3b04      	subs	r3, #4
 800f4ce:	429d      	cmp	r5, r3
 800f4d0:	461a      	mov	r2, r3
 800f4d2:	d32e      	bcc.n	800f532 <quorem+0xfa>
 800f4d4:	613c      	str	r4, [r7, #16]
 800f4d6:	4638      	mov	r0, r7
 800f4d8:	f001 f8b4 	bl	8010644 <__mcmp>
 800f4dc:	2800      	cmp	r0, #0
 800f4de:	db24      	blt.n	800f52a <quorem+0xf2>
 800f4e0:	3601      	adds	r6, #1
 800f4e2:	4628      	mov	r0, r5
 800f4e4:	f04f 0c00 	mov.w	ip, #0
 800f4e8:	f858 2b04 	ldr.w	r2, [r8], #4
 800f4ec:	f8d0 e000 	ldr.w	lr, [r0]
 800f4f0:	b293      	uxth	r3, r2
 800f4f2:	ebac 0303 	sub.w	r3, ip, r3
 800f4f6:	0c12      	lsrs	r2, r2, #16
 800f4f8:	fa13 f38e 	uxtah	r3, r3, lr
 800f4fc:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800f500:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800f504:	b29b      	uxth	r3, r3
 800f506:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800f50a:	45c1      	cmp	r9, r8
 800f50c:	f840 3b04 	str.w	r3, [r0], #4
 800f510:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800f514:	d2e8      	bcs.n	800f4e8 <quorem+0xb0>
 800f516:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800f51a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800f51e:	b922      	cbnz	r2, 800f52a <quorem+0xf2>
 800f520:	3b04      	subs	r3, #4
 800f522:	429d      	cmp	r5, r3
 800f524:	461a      	mov	r2, r3
 800f526:	d30a      	bcc.n	800f53e <quorem+0x106>
 800f528:	613c      	str	r4, [r7, #16]
 800f52a:	4630      	mov	r0, r6
 800f52c:	b003      	add	sp, #12
 800f52e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f532:	6812      	ldr	r2, [r2, #0]
 800f534:	3b04      	subs	r3, #4
 800f536:	2a00      	cmp	r2, #0
 800f538:	d1cc      	bne.n	800f4d4 <quorem+0x9c>
 800f53a:	3c01      	subs	r4, #1
 800f53c:	e7c7      	b.n	800f4ce <quorem+0x96>
 800f53e:	6812      	ldr	r2, [r2, #0]
 800f540:	3b04      	subs	r3, #4
 800f542:	2a00      	cmp	r2, #0
 800f544:	d1f0      	bne.n	800f528 <quorem+0xf0>
 800f546:	3c01      	subs	r4, #1
 800f548:	e7eb      	b.n	800f522 <quorem+0xea>
 800f54a:	2000      	movs	r0, #0
 800f54c:	e7ee      	b.n	800f52c <quorem+0xf4>
	...

0800f550 <_dtoa_r>:
 800f550:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f554:	ed2d 8b02 	vpush	{d8}
 800f558:	ec57 6b10 	vmov	r6, r7, d0
 800f55c:	b095      	sub	sp, #84	; 0x54
 800f55e:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800f560:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800f564:	9105      	str	r1, [sp, #20]
 800f566:	e9cd 6702 	strd	r6, r7, [sp, #8]
 800f56a:	4604      	mov	r4, r0
 800f56c:	9209      	str	r2, [sp, #36]	; 0x24
 800f56e:	930f      	str	r3, [sp, #60]	; 0x3c
 800f570:	b975      	cbnz	r5, 800f590 <_dtoa_r+0x40>
 800f572:	2010      	movs	r0, #16
 800f574:	f7ff f9f6 	bl	800e964 <malloc>
 800f578:	4602      	mov	r2, r0
 800f57a:	6260      	str	r0, [r4, #36]	; 0x24
 800f57c:	b920      	cbnz	r0, 800f588 <_dtoa_r+0x38>
 800f57e:	4bb2      	ldr	r3, [pc, #712]	; (800f848 <_dtoa_r+0x2f8>)
 800f580:	21ea      	movs	r1, #234	; 0xea
 800f582:	48b2      	ldr	r0, [pc, #712]	; (800f84c <_dtoa_r+0x2fc>)
 800f584:	f001 fac8 	bl	8010b18 <__assert_func>
 800f588:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800f58c:	6005      	str	r5, [r0, #0]
 800f58e:	60c5      	str	r5, [r0, #12]
 800f590:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800f592:	6819      	ldr	r1, [r3, #0]
 800f594:	b151      	cbz	r1, 800f5ac <_dtoa_r+0x5c>
 800f596:	685a      	ldr	r2, [r3, #4]
 800f598:	604a      	str	r2, [r1, #4]
 800f59a:	2301      	movs	r3, #1
 800f59c:	4093      	lsls	r3, r2
 800f59e:	608b      	str	r3, [r1, #8]
 800f5a0:	4620      	mov	r0, r4
 800f5a2:	f000 fe11 	bl	80101c8 <_Bfree>
 800f5a6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800f5a8:	2200      	movs	r2, #0
 800f5aa:	601a      	str	r2, [r3, #0]
 800f5ac:	1e3b      	subs	r3, r7, #0
 800f5ae:	bfb9      	ittee	lt
 800f5b0:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800f5b4:	9303      	strlt	r3, [sp, #12]
 800f5b6:	2300      	movge	r3, #0
 800f5b8:	f8c8 3000 	strge.w	r3, [r8]
 800f5bc:	f8dd 900c 	ldr.w	r9, [sp, #12]
 800f5c0:	4ba3      	ldr	r3, [pc, #652]	; (800f850 <_dtoa_r+0x300>)
 800f5c2:	bfbc      	itt	lt
 800f5c4:	2201      	movlt	r2, #1
 800f5c6:	f8c8 2000 	strlt.w	r2, [r8]
 800f5ca:	ea33 0309 	bics.w	r3, r3, r9
 800f5ce:	d11b      	bne.n	800f608 <_dtoa_r+0xb8>
 800f5d0:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800f5d2:	f242 730f 	movw	r3, #9999	; 0x270f
 800f5d6:	6013      	str	r3, [r2, #0]
 800f5d8:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800f5dc:	4333      	orrs	r3, r6
 800f5de:	f000 857a 	beq.w	80100d6 <_dtoa_r+0xb86>
 800f5e2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800f5e4:	b963      	cbnz	r3, 800f600 <_dtoa_r+0xb0>
 800f5e6:	4b9b      	ldr	r3, [pc, #620]	; (800f854 <_dtoa_r+0x304>)
 800f5e8:	e024      	b.n	800f634 <_dtoa_r+0xe4>
 800f5ea:	4b9b      	ldr	r3, [pc, #620]	; (800f858 <_dtoa_r+0x308>)
 800f5ec:	9300      	str	r3, [sp, #0]
 800f5ee:	3308      	adds	r3, #8
 800f5f0:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800f5f2:	6013      	str	r3, [r2, #0]
 800f5f4:	9800      	ldr	r0, [sp, #0]
 800f5f6:	b015      	add	sp, #84	; 0x54
 800f5f8:	ecbd 8b02 	vpop	{d8}
 800f5fc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f600:	4b94      	ldr	r3, [pc, #592]	; (800f854 <_dtoa_r+0x304>)
 800f602:	9300      	str	r3, [sp, #0]
 800f604:	3303      	adds	r3, #3
 800f606:	e7f3      	b.n	800f5f0 <_dtoa_r+0xa0>
 800f608:	ed9d 7b02 	vldr	d7, [sp, #8]
 800f60c:	2200      	movs	r2, #0
 800f60e:	ec51 0b17 	vmov	r0, r1, d7
 800f612:	2300      	movs	r3, #0
 800f614:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
 800f618:	f7f1 fa56 	bl	8000ac8 <__aeabi_dcmpeq>
 800f61c:	4680      	mov	r8, r0
 800f61e:	b158      	cbz	r0, 800f638 <_dtoa_r+0xe8>
 800f620:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800f622:	2301      	movs	r3, #1
 800f624:	6013      	str	r3, [r2, #0]
 800f626:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800f628:	2b00      	cmp	r3, #0
 800f62a:	f000 8551 	beq.w	80100d0 <_dtoa_r+0xb80>
 800f62e:	488b      	ldr	r0, [pc, #556]	; (800f85c <_dtoa_r+0x30c>)
 800f630:	6018      	str	r0, [r3, #0]
 800f632:	1e43      	subs	r3, r0, #1
 800f634:	9300      	str	r3, [sp, #0]
 800f636:	e7dd      	b.n	800f5f4 <_dtoa_r+0xa4>
 800f638:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 800f63c:	aa12      	add	r2, sp, #72	; 0x48
 800f63e:	a913      	add	r1, sp, #76	; 0x4c
 800f640:	4620      	mov	r0, r4
 800f642:	f001 f8a3 	bl	801078c <__d2b>
 800f646:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800f64a:	4683      	mov	fp, r0
 800f64c:	2d00      	cmp	r5, #0
 800f64e:	d07c      	beq.n	800f74a <_dtoa_r+0x1fa>
 800f650:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800f652:	f8cd 8040 	str.w	r8, [sp, #64]	; 0x40
 800f656:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800f65a:	e9dd 670a 	ldrd	r6, r7, [sp, #40]	; 0x28
 800f65e:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 800f662:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 800f666:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800f66a:	4b7d      	ldr	r3, [pc, #500]	; (800f860 <_dtoa_r+0x310>)
 800f66c:	2200      	movs	r2, #0
 800f66e:	4630      	mov	r0, r6
 800f670:	4639      	mov	r1, r7
 800f672:	f7f0 fe09 	bl	8000288 <__aeabi_dsub>
 800f676:	a36e      	add	r3, pc, #440	; (adr r3, 800f830 <_dtoa_r+0x2e0>)
 800f678:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f67c:	f7f0 ffbc 	bl	80005f8 <__aeabi_dmul>
 800f680:	a36d      	add	r3, pc, #436	; (adr r3, 800f838 <_dtoa_r+0x2e8>)
 800f682:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f686:	f7f0 fe01 	bl	800028c <__adddf3>
 800f68a:	4606      	mov	r6, r0
 800f68c:	4628      	mov	r0, r5
 800f68e:	460f      	mov	r7, r1
 800f690:	f7f0 ff48 	bl	8000524 <__aeabi_i2d>
 800f694:	a36a      	add	r3, pc, #424	; (adr r3, 800f840 <_dtoa_r+0x2f0>)
 800f696:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f69a:	f7f0 ffad 	bl	80005f8 <__aeabi_dmul>
 800f69e:	4602      	mov	r2, r0
 800f6a0:	460b      	mov	r3, r1
 800f6a2:	4630      	mov	r0, r6
 800f6a4:	4639      	mov	r1, r7
 800f6a6:	f7f0 fdf1 	bl	800028c <__adddf3>
 800f6aa:	4606      	mov	r6, r0
 800f6ac:	460f      	mov	r7, r1
 800f6ae:	f7f1 fa53 	bl	8000b58 <__aeabi_d2iz>
 800f6b2:	2200      	movs	r2, #0
 800f6b4:	4682      	mov	sl, r0
 800f6b6:	2300      	movs	r3, #0
 800f6b8:	4630      	mov	r0, r6
 800f6ba:	4639      	mov	r1, r7
 800f6bc:	f7f1 fa0e 	bl	8000adc <__aeabi_dcmplt>
 800f6c0:	b148      	cbz	r0, 800f6d6 <_dtoa_r+0x186>
 800f6c2:	4650      	mov	r0, sl
 800f6c4:	f7f0 ff2e 	bl	8000524 <__aeabi_i2d>
 800f6c8:	4632      	mov	r2, r6
 800f6ca:	463b      	mov	r3, r7
 800f6cc:	f7f1 f9fc 	bl	8000ac8 <__aeabi_dcmpeq>
 800f6d0:	b908      	cbnz	r0, 800f6d6 <_dtoa_r+0x186>
 800f6d2:	f10a 3aff 	add.w	sl, sl, #4294967295
 800f6d6:	f1ba 0f16 	cmp.w	sl, #22
 800f6da:	d854      	bhi.n	800f786 <_dtoa_r+0x236>
 800f6dc:	4b61      	ldr	r3, [pc, #388]	; (800f864 <_dtoa_r+0x314>)
 800f6de:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800f6e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f6e6:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800f6ea:	f7f1 f9f7 	bl	8000adc <__aeabi_dcmplt>
 800f6ee:	2800      	cmp	r0, #0
 800f6f0:	d04b      	beq.n	800f78a <_dtoa_r+0x23a>
 800f6f2:	f10a 3aff 	add.w	sl, sl, #4294967295
 800f6f6:	2300      	movs	r3, #0
 800f6f8:	930e      	str	r3, [sp, #56]	; 0x38
 800f6fa:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800f6fc:	1b5d      	subs	r5, r3, r5
 800f6fe:	1e6b      	subs	r3, r5, #1
 800f700:	9304      	str	r3, [sp, #16]
 800f702:	bf43      	ittte	mi
 800f704:	2300      	movmi	r3, #0
 800f706:	f1c5 0801 	rsbmi	r8, r5, #1
 800f70a:	9304      	strmi	r3, [sp, #16]
 800f70c:	f04f 0800 	movpl.w	r8, #0
 800f710:	f1ba 0f00 	cmp.w	sl, #0
 800f714:	db3b      	blt.n	800f78e <_dtoa_r+0x23e>
 800f716:	9b04      	ldr	r3, [sp, #16]
 800f718:	f8cd a034 	str.w	sl, [sp, #52]	; 0x34
 800f71c:	4453      	add	r3, sl
 800f71e:	9304      	str	r3, [sp, #16]
 800f720:	2300      	movs	r3, #0
 800f722:	9306      	str	r3, [sp, #24]
 800f724:	9b05      	ldr	r3, [sp, #20]
 800f726:	2b09      	cmp	r3, #9
 800f728:	d869      	bhi.n	800f7fe <_dtoa_r+0x2ae>
 800f72a:	2b05      	cmp	r3, #5
 800f72c:	bfc4      	itt	gt
 800f72e:	3b04      	subgt	r3, #4
 800f730:	9305      	strgt	r3, [sp, #20]
 800f732:	9b05      	ldr	r3, [sp, #20]
 800f734:	f1a3 0302 	sub.w	r3, r3, #2
 800f738:	bfcc      	ite	gt
 800f73a:	2500      	movgt	r5, #0
 800f73c:	2501      	movle	r5, #1
 800f73e:	2b03      	cmp	r3, #3
 800f740:	d869      	bhi.n	800f816 <_dtoa_r+0x2c6>
 800f742:	e8df f003 	tbb	[pc, r3]
 800f746:	4e2c      	.short	0x4e2c
 800f748:	5a4c      	.short	0x5a4c
 800f74a:	e9dd 5312 	ldrd	r5, r3, [sp, #72]	; 0x48
 800f74e:	441d      	add	r5, r3
 800f750:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800f754:	2b20      	cmp	r3, #32
 800f756:	bfc1      	itttt	gt
 800f758:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800f75c:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 800f760:	fa09 f303 	lslgt.w	r3, r9, r3
 800f764:	fa26 f000 	lsrgt.w	r0, r6, r0
 800f768:	bfda      	itte	le
 800f76a:	f1c3 0320 	rsble	r3, r3, #32
 800f76e:	fa06 f003 	lslle.w	r0, r6, r3
 800f772:	4318      	orrgt	r0, r3
 800f774:	f7f0 fec6 	bl	8000504 <__aeabi_ui2d>
 800f778:	2301      	movs	r3, #1
 800f77a:	4606      	mov	r6, r0
 800f77c:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 800f780:	3d01      	subs	r5, #1
 800f782:	9310      	str	r3, [sp, #64]	; 0x40
 800f784:	e771      	b.n	800f66a <_dtoa_r+0x11a>
 800f786:	2301      	movs	r3, #1
 800f788:	e7b6      	b.n	800f6f8 <_dtoa_r+0x1a8>
 800f78a:	900e      	str	r0, [sp, #56]	; 0x38
 800f78c:	e7b5      	b.n	800f6fa <_dtoa_r+0x1aa>
 800f78e:	f1ca 0300 	rsb	r3, sl, #0
 800f792:	9306      	str	r3, [sp, #24]
 800f794:	2300      	movs	r3, #0
 800f796:	eba8 080a 	sub.w	r8, r8, sl
 800f79a:	930d      	str	r3, [sp, #52]	; 0x34
 800f79c:	e7c2      	b.n	800f724 <_dtoa_r+0x1d4>
 800f79e:	2300      	movs	r3, #0
 800f7a0:	9308      	str	r3, [sp, #32]
 800f7a2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800f7a4:	2b00      	cmp	r3, #0
 800f7a6:	dc39      	bgt.n	800f81c <_dtoa_r+0x2cc>
 800f7a8:	f04f 0901 	mov.w	r9, #1
 800f7ac:	f8cd 9004 	str.w	r9, [sp, #4]
 800f7b0:	464b      	mov	r3, r9
 800f7b2:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 800f7b6:	6a60      	ldr	r0, [r4, #36]	; 0x24
 800f7b8:	2200      	movs	r2, #0
 800f7ba:	6042      	str	r2, [r0, #4]
 800f7bc:	2204      	movs	r2, #4
 800f7be:	f102 0614 	add.w	r6, r2, #20
 800f7c2:	429e      	cmp	r6, r3
 800f7c4:	6841      	ldr	r1, [r0, #4]
 800f7c6:	d92f      	bls.n	800f828 <_dtoa_r+0x2d8>
 800f7c8:	4620      	mov	r0, r4
 800f7ca:	f000 fcbd 	bl	8010148 <_Balloc>
 800f7ce:	9000      	str	r0, [sp, #0]
 800f7d0:	2800      	cmp	r0, #0
 800f7d2:	d14b      	bne.n	800f86c <_dtoa_r+0x31c>
 800f7d4:	4b24      	ldr	r3, [pc, #144]	; (800f868 <_dtoa_r+0x318>)
 800f7d6:	4602      	mov	r2, r0
 800f7d8:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 800f7dc:	e6d1      	b.n	800f582 <_dtoa_r+0x32>
 800f7de:	2301      	movs	r3, #1
 800f7e0:	e7de      	b.n	800f7a0 <_dtoa_r+0x250>
 800f7e2:	2300      	movs	r3, #0
 800f7e4:	9308      	str	r3, [sp, #32]
 800f7e6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800f7e8:	eb0a 0903 	add.w	r9, sl, r3
 800f7ec:	f109 0301 	add.w	r3, r9, #1
 800f7f0:	2b01      	cmp	r3, #1
 800f7f2:	9301      	str	r3, [sp, #4]
 800f7f4:	bfb8      	it	lt
 800f7f6:	2301      	movlt	r3, #1
 800f7f8:	e7dd      	b.n	800f7b6 <_dtoa_r+0x266>
 800f7fa:	2301      	movs	r3, #1
 800f7fc:	e7f2      	b.n	800f7e4 <_dtoa_r+0x294>
 800f7fe:	2501      	movs	r5, #1
 800f800:	2300      	movs	r3, #0
 800f802:	9305      	str	r3, [sp, #20]
 800f804:	9508      	str	r5, [sp, #32]
 800f806:	f04f 39ff 	mov.w	r9, #4294967295
 800f80a:	2200      	movs	r2, #0
 800f80c:	f8cd 9004 	str.w	r9, [sp, #4]
 800f810:	2312      	movs	r3, #18
 800f812:	9209      	str	r2, [sp, #36]	; 0x24
 800f814:	e7cf      	b.n	800f7b6 <_dtoa_r+0x266>
 800f816:	2301      	movs	r3, #1
 800f818:	9308      	str	r3, [sp, #32]
 800f81a:	e7f4      	b.n	800f806 <_dtoa_r+0x2b6>
 800f81c:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
 800f820:	f8cd 9004 	str.w	r9, [sp, #4]
 800f824:	464b      	mov	r3, r9
 800f826:	e7c6      	b.n	800f7b6 <_dtoa_r+0x266>
 800f828:	3101      	adds	r1, #1
 800f82a:	6041      	str	r1, [r0, #4]
 800f82c:	0052      	lsls	r2, r2, #1
 800f82e:	e7c6      	b.n	800f7be <_dtoa_r+0x26e>
 800f830:	636f4361 	.word	0x636f4361
 800f834:	3fd287a7 	.word	0x3fd287a7
 800f838:	8b60c8b3 	.word	0x8b60c8b3
 800f83c:	3fc68a28 	.word	0x3fc68a28
 800f840:	509f79fb 	.word	0x509f79fb
 800f844:	3fd34413 	.word	0x3fd34413
 800f848:	0801272d 	.word	0x0801272d
 800f84c:	08012744 	.word	0x08012744
 800f850:	7ff00000 	.word	0x7ff00000
 800f854:	08012729 	.word	0x08012729
 800f858:	08012720 	.word	0x08012720
 800f85c:	080126fd 	.word	0x080126fd
 800f860:	3ff80000 	.word	0x3ff80000
 800f864:	08012840 	.word	0x08012840
 800f868:	080127a3 	.word	0x080127a3
 800f86c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800f86e:	9a00      	ldr	r2, [sp, #0]
 800f870:	601a      	str	r2, [r3, #0]
 800f872:	9b01      	ldr	r3, [sp, #4]
 800f874:	2b0e      	cmp	r3, #14
 800f876:	f200 80ad 	bhi.w	800f9d4 <_dtoa_r+0x484>
 800f87a:	2d00      	cmp	r5, #0
 800f87c:	f000 80aa 	beq.w	800f9d4 <_dtoa_r+0x484>
 800f880:	f1ba 0f00 	cmp.w	sl, #0
 800f884:	dd36      	ble.n	800f8f4 <_dtoa_r+0x3a4>
 800f886:	4ac3      	ldr	r2, [pc, #780]	; (800fb94 <_dtoa_r+0x644>)
 800f888:	f00a 030f 	and.w	r3, sl, #15
 800f88c:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800f890:	ed93 7b00 	vldr	d7, [r3]
 800f894:	f41a 7f80 	tst.w	sl, #256	; 0x100
 800f898:	ea4f 172a 	mov.w	r7, sl, asr #4
 800f89c:	eeb0 8a47 	vmov.f32	s16, s14
 800f8a0:	eef0 8a67 	vmov.f32	s17, s15
 800f8a4:	d016      	beq.n	800f8d4 <_dtoa_r+0x384>
 800f8a6:	4bbc      	ldr	r3, [pc, #752]	; (800fb98 <_dtoa_r+0x648>)
 800f8a8:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800f8ac:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800f8b0:	f7f0 ffcc 	bl	800084c <__aeabi_ddiv>
 800f8b4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800f8b8:	f007 070f 	and.w	r7, r7, #15
 800f8bc:	2503      	movs	r5, #3
 800f8be:	4eb6      	ldr	r6, [pc, #728]	; (800fb98 <_dtoa_r+0x648>)
 800f8c0:	b957      	cbnz	r7, 800f8d8 <_dtoa_r+0x388>
 800f8c2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800f8c6:	ec53 2b18 	vmov	r2, r3, d8
 800f8ca:	f7f0 ffbf 	bl	800084c <__aeabi_ddiv>
 800f8ce:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800f8d2:	e029      	b.n	800f928 <_dtoa_r+0x3d8>
 800f8d4:	2502      	movs	r5, #2
 800f8d6:	e7f2      	b.n	800f8be <_dtoa_r+0x36e>
 800f8d8:	07f9      	lsls	r1, r7, #31
 800f8da:	d508      	bpl.n	800f8ee <_dtoa_r+0x39e>
 800f8dc:	ec51 0b18 	vmov	r0, r1, d8
 800f8e0:	e9d6 2300 	ldrd	r2, r3, [r6]
 800f8e4:	f7f0 fe88 	bl	80005f8 <__aeabi_dmul>
 800f8e8:	ec41 0b18 	vmov	d8, r0, r1
 800f8ec:	3501      	adds	r5, #1
 800f8ee:	107f      	asrs	r7, r7, #1
 800f8f0:	3608      	adds	r6, #8
 800f8f2:	e7e5      	b.n	800f8c0 <_dtoa_r+0x370>
 800f8f4:	f000 80a6 	beq.w	800fa44 <_dtoa_r+0x4f4>
 800f8f8:	f1ca 0600 	rsb	r6, sl, #0
 800f8fc:	4ba5      	ldr	r3, [pc, #660]	; (800fb94 <_dtoa_r+0x644>)
 800f8fe:	4fa6      	ldr	r7, [pc, #664]	; (800fb98 <_dtoa_r+0x648>)
 800f900:	f006 020f 	and.w	r2, r6, #15
 800f904:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800f908:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f90c:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800f910:	f7f0 fe72 	bl	80005f8 <__aeabi_dmul>
 800f914:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800f918:	1136      	asrs	r6, r6, #4
 800f91a:	2300      	movs	r3, #0
 800f91c:	2502      	movs	r5, #2
 800f91e:	2e00      	cmp	r6, #0
 800f920:	f040 8085 	bne.w	800fa2e <_dtoa_r+0x4de>
 800f924:	2b00      	cmp	r3, #0
 800f926:	d1d2      	bne.n	800f8ce <_dtoa_r+0x37e>
 800f928:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800f92a:	2b00      	cmp	r3, #0
 800f92c:	f000 808c 	beq.w	800fa48 <_dtoa_r+0x4f8>
 800f930:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800f934:	4b99      	ldr	r3, [pc, #612]	; (800fb9c <_dtoa_r+0x64c>)
 800f936:	2200      	movs	r2, #0
 800f938:	4630      	mov	r0, r6
 800f93a:	4639      	mov	r1, r7
 800f93c:	f7f1 f8ce 	bl	8000adc <__aeabi_dcmplt>
 800f940:	2800      	cmp	r0, #0
 800f942:	f000 8081 	beq.w	800fa48 <_dtoa_r+0x4f8>
 800f946:	9b01      	ldr	r3, [sp, #4]
 800f948:	2b00      	cmp	r3, #0
 800f94a:	d07d      	beq.n	800fa48 <_dtoa_r+0x4f8>
 800f94c:	f1b9 0f00 	cmp.w	r9, #0
 800f950:	dd3c      	ble.n	800f9cc <_dtoa_r+0x47c>
 800f952:	f10a 33ff 	add.w	r3, sl, #4294967295
 800f956:	9307      	str	r3, [sp, #28]
 800f958:	2200      	movs	r2, #0
 800f95a:	4b91      	ldr	r3, [pc, #580]	; (800fba0 <_dtoa_r+0x650>)
 800f95c:	4630      	mov	r0, r6
 800f95e:	4639      	mov	r1, r7
 800f960:	f7f0 fe4a 	bl	80005f8 <__aeabi_dmul>
 800f964:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800f968:	3501      	adds	r5, #1
 800f96a:	f8cd 9030 	str.w	r9, [sp, #48]	; 0x30
 800f96e:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800f972:	4628      	mov	r0, r5
 800f974:	f7f0 fdd6 	bl	8000524 <__aeabi_i2d>
 800f978:	4632      	mov	r2, r6
 800f97a:	463b      	mov	r3, r7
 800f97c:	f7f0 fe3c 	bl	80005f8 <__aeabi_dmul>
 800f980:	4b88      	ldr	r3, [pc, #544]	; (800fba4 <_dtoa_r+0x654>)
 800f982:	2200      	movs	r2, #0
 800f984:	f7f0 fc82 	bl	800028c <__adddf3>
 800f988:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 800f98c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800f990:	9303      	str	r3, [sp, #12]
 800f992:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800f994:	2b00      	cmp	r3, #0
 800f996:	d15c      	bne.n	800fa52 <_dtoa_r+0x502>
 800f998:	4b83      	ldr	r3, [pc, #524]	; (800fba8 <_dtoa_r+0x658>)
 800f99a:	2200      	movs	r2, #0
 800f99c:	4630      	mov	r0, r6
 800f99e:	4639      	mov	r1, r7
 800f9a0:	f7f0 fc72 	bl	8000288 <__aeabi_dsub>
 800f9a4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800f9a8:	4606      	mov	r6, r0
 800f9aa:	460f      	mov	r7, r1
 800f9ac:	f7f1 f8b4 	bl	8000b18 <__aeabi_dcmpgt>
 800f9b0:	2800      	cmp	r0, #0
 800f9b2:	f040 8296 	bne.w	800fee2 <_dtoa_r+0x992>
 800f9b6:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 800f9ba:	4630      	mov	r0, r6
 800f9bc:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800f9c0:	4639      	mov	r1, r7
 800f9c2:	f7f1 f88b 	bl	8000adc <__aeabi_dcmplt>
 800f9c6:	2800      	cmp	r0, #0
 800f9c8:	f040 8288 	bne.w	800fedc <_dtoa_r+0x98c>
 800f9cc:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800f9d0:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800f9d4:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800f9d6:	2b00      	cmp	r3, #0
 800f9d8:	f2c0 8158 	blt.w	800fc8c <_dtoa_r+0x73c>
 800f9dc:	f1ba 0f0e 	cmp.w	sl, #14
 800f9e0:	f300 8154 	bgt.w	800fc8c <_dtoa_r+0x73c>
 800f9e4:	4b6b      	ldr	r3, [pc, #428]	; (800fb94 <_dtoa_r+0x644>)
 800f9e6:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800f9ea:	e9d3 8900 	ldrd	r8, r9, [r3]
 800f9ee:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800f9f0:	2b00      	cmp	r3, #0
 800f9f2:	f280 80e3 	bge.w	800fbbc <_dtoa_r+0x66c>
 800f9f6:	9b01      	ldr	r3, [sp, #4]
 800f9f8:	2b00      	cmp	r3, #0
 800f9fa:	f300 80df 	bgt.w	800fbbc <_dtoa_r+0x66c>
 800f9fe:	f040 826d 	bne.w	800fedc <_dtoa_r+0x98c>
 800fa02:	4b69      	ldr	r3, [pc, #420]	; (800fba8 <_dtoa_r+0x658>)
 800fa04:	2200      	movs	r2, #0
 800fa06:	4640      	mov	r0, r8
 800fa08:	4649      	mov	r1, r9
 800fa0a:	f7f0 fdf5 	bl	80005f8 <__aeabi_dmul>
 800fa0e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800fa12:	f7f1 f877 	bl	8000b04 <__aeabi_dcmpge>
 800fa16:	9e01      	ldr	r6, [sp, #4]
 800fa18:	4637      	mov	r7, r6
 800fa1a:	2800      	cmp	r0, #0
 800fa1c:	f040 8243 	bne.w	800fea6 <_dtoa_r+0x956>
 800fa20:	9d00      	ldr	r5, [sp, #0]
 800fa22:	2331      	movs	r3, #49	; 0x31
 800fa24:	f805 3b01 	strb.w	r3, [r5], #1
 800fa28:	f10a 0a01 	add.w	sl, sl, #1
 800fa2c:	e23f      	b.n	800feae <_dtoa_r+0x95e>
 800fa2e:	07f2      	lsls	r2, r6, #31
 800fa30:	d505      	bpl.n	800fa3e <_dtoa_r+0x4ee>
 800fa32:	e9d7 2300 	ldrd	r2, r3, [r7]
 800fa36:	f7f0 fddf 	bl	80005f8 <__aeabi_dmul>
 800fa3a:	3501      	adds	r5, #1
 800fa3c:	2301      	movs	r3, #1
 800fa3e:	1076      	asrs	r6, r6, #1
 800fa40:	3708      	adds	r7, #8
 800fa42:	e76c      	b.n	800f91e <_dtoa_r+0x3ce>
 800fa44:	2502      	movs	r5, #2
 800fa46:	e76f      	b.n	800f928 <_dtoa_r+0x3d8>
 800fa48:	9b01      	ldr	r3, [sp, #4]
 800fa4a:	f8cd a01c 	str.w	sl, [sp, #28]
 800fa4e:	930c      	str	r3, [sp, #48]	; 0x30
 800fa50:	e78d      	b.n	800f96e <_dtoa_r+0x41e>
 800fa52:	9900      	ldr	r1, [sp, #0]
 800fa54:	980c      	ldr	r0, [sp, #48]	; 0x30
 800fa56:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800fa58:	4b4e      	ldr	r3, [pc, #312]	; (800fb94 <_dtoa_r+0x644>)
 800fa5a:	ed9d 7b02 	vldr	d7, [sp, #8]
 800fa5e:	4401      	add	r1, r0
 800fa60:	9102      	str	r1, [sp, #8]
 800fa62:	9908      	ldr	r1, [sp, #32]
 800fa64:	eeb0 8a47 	vmov.f32	s16, s14
 800fa68:	eef0 8a67 	vmov.f32	s17, s15
 800fa6c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800fa70:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800fa74:	2900      	cmp	r1, #0
 800fa76:	d045      	beq.n	800fb04 <_dtoa_r+0x5b4>
 800fa78:	494c      	ldr	r1, [pc, #304]	; (800fbac <_dtoa_r+0x65c>)
 800fa7a:	2000      	movs	r0, #0
 800fa7c:	f7f0 fee6 	bl	800084c <__aeabi_ddiv>
 800fa80:	ec53 2b18 	vmov	r2, r3, d8
 800fa84:	f7f0 fc00 	bl	8000288 <__aeabi_dsub>
 800fa88:	9d00      	ldr	r5, [sp, #0]
 800fa8a:	ec41 0b18 	vmov	d8, r0, r1
 800fa8e:	4639      	mov	r1, r7
 800fa90:	4630      	mov	r0, r6
 800fa92:	f7f1 f861 	bl	8000b58 <__aeabi_d2iz>
 800fa96:	900c      	str	r0, [sp, #48]	; 0x30
 800fa98:	f7f0 fd44 	bl	8000524 <__aeabi_i2d>
 800fa9c:	4602      	mov	r2, r0
 800fa9e:	460b      	mov	r3, r1
 800faa0:	4630      	mov	r0, r6
 800faa2:	4639      	mov	r1, r7
 800faa4:	f7f0 fbf0 	bl	8000288 <__aeabi_dsub>
 800faa8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800faaa:	3330      	adds	r3, #48	; 0x30
 800faac:	f805 3b01 	strb.w	r3, [r5], #1
 800fab0:	ec53 2b18 	vmov	r2, r3, d8
 800fab4:	4606      	mov	r6, r0
 800fab6:	460f      	mov	r7, r1
 800fab8:	f7f1 f810 	bl	8000adc <__aeabi_dcmplt>
 800fabc:	2800      	cmp	r0, #0
 800fabe:	d165      	bne.n	800fb8c <_dtoa_r+0x63c>
 800fac0:	4632      	mov	r2, r6
 800fac2:	463b      	mov	r3, r7
 800fac4:	4935      	ldr	r1, [pc, #212]	; (800fb9c <_dtoa_r+0x64c>)
 800fac6:	2000      	movs	r0, #0
 800fac8:	f7f0 fbde 	bl	8000288 <__aeabi_dsub>
 800facc:	ec53 2b18 	vmov	r2, r3, d8
 800fad0:	f7f1 f804 	bl	8000adc <__aeabi_dcmplt>
 800fad4:	2800      	cmp	r0, #0
 800fad6:	f040 80b9 	bne.w	800fc4c <_dtoa_r+0x6fc>
 800fada:	9b02      	ldr	r3, [sp, #8]
 800fadc:	429d      	cmp	r5, r3
 800fade:	f43f af75 	beq.w	800f9cc <_dtoa_r+0x47c>
 800fae2:	4b2f      	ldr	r3, [pc, #188]	; (800fba0 <_dtoa_r+0x650>)
 800fae4:	ec51 0b18 	vmov	r0, r1, d8
 800fae8:	2200      	movs	r2, #0
 800faea:	f7f0 fd85 	bl	80005f8 <__aeabi_dmul>
 800faee:	4b2c      	ldr	r3, [pc, #176]	; (800fba0 <_dtoa_r+0x650>)
 800faf0:	ec41 0b18 	vmov	d8, r0, r1
 800faf4:	2200      	movs	r2, #0
 800faf6:	4630      	mov	r0, r6
 800faf8:	4639      	mov	r1, r7
 800fafa:	f7f0 fd7d 	bl	80005f8 <__aeabi_dmul>
 800fafe:	4606      	mov	r6, r0
 800fb00:	460f      	mov	r7, r1
 800fb02:	e7c4      	b.n	800fa8e <_dtoa_r+0x53e>
 800fb04:	ec51 0b17 	vmov	r0, r1, d7
 800fb08:	f7f0 fd76 	bl	80005f8 <__aeabi_dmul>
 800fb0c:	9b02      	ldr	r3, [sp, #8]
 800fb0e:	9d00      	ldr	r5, [sp, #0]
 800fb10:	930c      	str	r3, [sp, #48]	; 0x30
 800fb12:	ec41 0b18 	vmov	d8, r0, r1
 800fb16:	4639      	mov	r1, r7
 800fb18:	4630      	mov	r0, r6
 800fb1a:	f7f1 f81d 	bl	8000b58 <__aeabi_d2iz>
 800fb1e:	9011      	str	r0, [sp, #68]	; 0x44
 800fb20:	f7f0 fd00 	bl	8000524 <__aeabi_i2d>
 800fb24:	4602      	mov	r2, r0
 800fb26:	460b      	mov	r3, r1
 800fb28:	4630      	mov	r0, r6
 800fb2a:	4639      	mov	r1, r7
 800fb2c:	f7f0 fbac 	bl	8000288 <__aeabi_dsub>
 800fb30:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800fb32:	3330      	adds	r3, #48	; 0x30
 800fb34:	f805 3b01 	strb.w	r3, [r5], #1
 800fb38:	9b02      	ldr	r3, [sp, #8]
 800fb3a:	429d      	cmp	r5, r3
 800fb3c:	4606      	mov	r6, r0
 800fb3e:	460f      	mov	r7, r1
 800fb40:	f04f 0200 	mov.w	r2, #0
 800fb44:	d134      	bne.n	800fbb0 <_dtoa_r+0x660>
 800fb46:	4b19      	ldr	r3, [pc, #100]	; (800fbac <_dtoa_r+0x65c>)
 800fb48:	ec51 0b18 	vmov	r0, r1, d8
 800fb4c:	f7f0 fb9e 	bl	800028c <__adddf3>
 800fb50:	4602      	mov	r2, r0
 800fb52:	460b      	mov	r3, r1
 800fb54:	4630      	mov	r0, r6
 800fb56:	4639      	mov	r1, r7
 800fb58:	f7f0 ffde 	bl	8000b18 <__aeabi_dcmpgt>
 800fb5c:	2800      	cmp	r0, #0
 800fb5e:	d175      	bne.n	800fc4c <_dtoa_r+0x6fc>
 800fb60:	ec53 2b18 	vmov	r2, r3, d8
 800fb64:	4911      	ldr	r1, [pc, #68]	; (800fbac <_dtoa_r+0x65c>)
 800fb66:	2000      	movs	r0, #0
 800fb68:	f7f0 fb8e 	bl	8000288 <__aeabi_dsub>
 800fb6c:	4602      	mov	r2, r0
 800fb6e:	460b      	mov	r3, r1
 800fb70:	4630      	mov	r0, r6
 800fb72:	4639      	mov	r1, r7
 800fb74:	f7f0 ffb2 	bl	8000adc <__aeabi_dcmplt>
 800fb78:	2800      	cmp	r0, #0
 800fb7a:	f43f af27 	beq.w	800f9cc <_dtoa_r+0x47c>
 800fb7e:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800fb80:	1e6b      	subs	r3, r5, #1
 800fb82:	930c      	str	r3, [sp, #48]	; 0x30
 800fb84:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800fb88:	2b30      	cmp	r3, #48	; 0x30
 800fb8a:	d0f8      	beq.n	800fb7e <_dtoa_r+0x62e>
 800fb8c:	f8dd a01c 	ldr.w	sl, [sp, #28]
 800fb90:	e04a      	b.n	800fc28 <_dtoa_r+0x6d8>
 800fb92:	bf00      	nop
 800fb94:	08012840 	.word	0x08012840
 800fb98:	08012818 	.word	0x08012818
 800fb9c:	3ff00000 	.word	0x3ff00000
 800fba0:	40240000 	.word	0x40240000
 800fba4:	401c0000 	.word	0x401c0000
 800fba8:	40140000 	.word	0x40140000
 800fbac:	3fe00000 	.word	0x3fe00000
 800fbb0:	4baf      	ldr	r3, [pc, #700]	; (800fe70 <_dtoa_r+0x920>)
 800fbb2:	f7f0 fd21 	bl	80005f8 <__aeabi_dmul>
 800fbb6:	4606      	mov	r6, r0
 800fbb8:	460f      	mov	r7, r1
 800fbba:	e7ac      	b.n	800fb16 <_dtoa_r+0x5c6>
 800fbbc:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800fbc0:	9d00      	ldr	r5, [sp, #0]
 800fbc2:	4642      	mov	r2, r8
 800fbc4:	464b      	mov	r3, r9
 800fbc6:	4630      	mov	r0, r6
 800fbc8:	4639      	mov	r1, r7
 800fbca:	f7f0 fe3f 	bl	800084c <__aeabi_ddiv>
 800fbce:	f7f0 ffc3 	bl	8000b58 <__aeabi_d2iz>
 800fbd2:	9002      	str	r0, [sp, #8]
 800fbd4:	f7f0 fca6 	bl	8000524 <__aeabi_i2d>
 800fbd8:	4642      	mov	r2, r8
 800fbda:	464b      	mov	r3, r9
 800fbdc:	f7f0 fd0c 	bl	80005f8 <__aeabi_dmul>
 800fbe0:	4602      	mov	r2, r0
 800fbe2:	460b      	mov	r3, r1
 800fbe4:	4630      	mov	r0, r6
 800fbe6:	4639      	mov	r1, r7
 800fbe8:	f7f0 fb4e 	bl	8000288 <__aeabi_dsub>
 800fbec:	9e02      	ldr	r6, [sp, #8]
 800fbee:	9f01      	ldr	r7, [sp, #4]
 800fbf0:	3630      	adds	r6, #48	; 0x30
 800fbf2:	f805 6b01 	strb.w	r6, [r5], #1
 800fbf6:	9e00      	ldr	r6, [sp, #0]
 800fbf8:	1bae      	subs	r6, r5, r6
 800fbfa:	42b7      	cmp	r7, r6
 800fbfc:	4602      	mov	r2, r0
 800fbfe:	460b      	mov	r3, r1
 800fc00:	d137      	bne.n	800fc72 <_dtoa_r+0x722>
 800fc02:	f7f0 fb43 	bl	800028c <__adddf3>
 800fc06:	4642      	mov	r2, r8
 800fc08:	464b      	mov	r3, r9
 800fc0a:	4606      	mov	r6, r0
 800fc0c:	460f      	mov	r7, r1
 800fc0e:	f7f0 ff83 	bl	8000b18 <__aeabi_dcmpgt>
 800fc12:	b9c8      	cbnz	r0, 800fc48 <_dtoa_r+0x6f8>
 800fc14:	4642      	mov	r2, r8
 800fc16:	464b      	mov	r3, r9
 800fc18:	4630      	mov	r0, r6
 800fc1a:	4639      	mov	r1, r7
 800fc1c:	f7f0 ff54 	bl	8000ac8 <__aeabi_dcmpeq>
 800fc20:	b110      	cbz	r0, 800fc28 <_dtoa_r+0x6d8>
 800fc22:	9b02      	ldr	r3, [sp, #8]
 800fc24:	07d9      	lsls	r1, r3, #31
 800fc26:	d40f      	bmi.n	800fc48 <_dtoa_r+0x6f8>
 800fc28:	4620      	mov	r0, r4
 800fc2a:	4659      	mov	r1, fp
 800fc2c:	f000 facc 	bl	80101c8 <_Bfree>
 800fc30:	2300      	movs	r3, #0
 800fc32:	702b      	strb	r3, [r5, #0]
 800fc34:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800fc36:	f10a 0001 	add.w	r0, sl, #1
 800fc3a:	6018      	str	r0, [r3, #0]
 800fc3c:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800fc3e:	2b00      	cmp	r3, #0
 800fc40:	f43f acd8 	beq.w	800f5f4 <_dtoa_r+0xa4>
 800fc44:	601d      	str	r5, [r3, #0]
 800fc46:	e4d5      	b.n	800f5f4 <_dtoa_r+0xa4>
 800fc48:	f8cd a01c 	str.w	sl, [sp, #28]
 800fc4c:	462b      	mov	r3, r5
 800fc4e:	461d      	mov	r5, r3
 800fc50:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800fc54:	2a39      	cmp	r2, #57	; 0x39
 800fc56:	d108      	bne.n	800fc6a <_dtoa_r+0x71a>
 800fc58:	9a00      	ldr	r2, [sp, #0]
 800fc5a:	429a      	cmp	r2, r3
 800fc5c:	d1f7      	bne.n	800fc4e <_dtoa_r+0x6fe>
 800fc5e:	9a07      	ldr	r2, [sp, #28]
 800fc60:	9900      	ldr	r1, [sp, #0]
 800fc62:	3201      	adds	r2, #1
 800fc64:	9207      	str	r2, [sp, #28]
 800fc66:	2230      	movs	r2, #48	; 0x30
 800fc68:	700a      	strb	r2, [r1, #0]
 800fc6a:	781a      	ldrb	r2, [r3, #0]
 800fc6c:	3201      	adds	r2, #1
 800fc6e:	701a      	strb	r2, [r3, #0]
 800fc70:	e78c      	b.n	800fb8c <_dtoa_r+0x63c>
 800fc72:	4b7f      	ldr	r3, [pc, #508]	; (800fe70 <_dtoa_r+0x920>)
 800fc74:	2200      	movs	r2, #0
 800fc76:	f7f0 fcbf 	bl	80005f8 <__aeabi_dmul>
 800fc7a:	2200      	movs	r2, #0
 800fc7c:	2300      	movs	r3, #0
 800fc7e:	4606      	mov	r6, r0
 800fc80:	460f      	mov	r7, r1
 800fc82:	f7f0 ff21 	bl	8000ac8 <__aeabi_dcmpeq>
 800fc86:	2800      	cmp	r0, #0
 800fc88:	d09b      	beq.n	800fbc2 <_dtoa_r+0x672>
 800fc8a:	e7cd      	b.n	800fc28 <_dtoa_r+0x6d8>
 800fc8c:	9a08      	ldr	r2, [sp, #32]
 800fc8e:	2a00      	cmp	r2, #0
 800fc90:	f000 80c4 	beq.w	800fe1c <_dtoa_r+0x8cc>
 800fc94:	9a05      	ldr	r2, [sp, #20]
 800fc96:	2a01      	cmp	r2, #1
 800fc98:	f300 80a8 	bgt.w	800fdec <_dtoa_r+0x89c>
 800fc9c:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800fc9e:	2a00      	cmp	r2, #0
 800fca0:	f000 80a0 	beq.w	800fde4 <_dtoa_r+0x894>
 800fca4:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800fca8:	9e06      	ldr	r6, [sp, #24]
 800fcaa:	4645      	mov	r5, r8
 800fcac:	9a04      	ldr	r2, [sp, #16]
 800fcae:	2101      	movs	r1, #1
 800fcb0:	441a      	add	r2, r3
 800fcb2:	4620      	mov	r0, r4
 800fcb4:	4498      	add	r8, r3
 800fcb6:	9204      	str	r2, [sp, #16]
 800fcb8:	f000 fb42 	bl	8010340 <__i2b>
 800fcbc:	4607      	mov	r7, r0
 800fcbe:	2d00      	cmp	r5, #0
 800fcc0:	dd0b      	ble.n	800fcda <_dtoa_r+0x78a>
 800fcc2:	9b04      	ldr	r3, [sp, #16]
 800fcc4:	2b00      	cmp	r3, #0
 800fcc6:	dd08      	ble.n	800fcda <_dtoa_r+0x78a>
 800fcc8:	42ab      	cmp	r3, r5
 800fcca:	9a04      	ldr	r2, [sp, #16]
 800fccc:	bfa8      	it	ge
 800fcce:	462b      	movge	r3, r5
 800fcd0:	eba8 0803 	sub.w	r8, r8, r3
 800fcd4:	1aed      	subs	r5, r5, r3
 800fcd6:	1ad3      	subs	r3, r2, r3
 800fcd8:	9304      	str	r3, [sp, #16]
 800fcda:	9b06      	ldr	r3, [sp, #24]
 800fcdc:	b1fb      	cbz	r3, 800fd1e <_dtoa_r+0x7ce>
 800fcde:	9b08      	ldr	r3, [sp, #32]
 800fce0:	2b00      	cmp	r3, #0
 800fce2:	f000 809f 	beq.w	800fe24 <_dtoa_r+0x8d4>
 800fce6:	2e00      	cmp	r6, #0
 800fce8:	dd11      	ble.n	800fd0e <_dtoa_r+0x7be>
 800fcea:	4639      	mov	r1, r7
 800fcec:	4632      	mov	r2, r6
 800fcee:	4620      	mov	r0, r4
 800fcf0:	f000 fbe2 	bl	80104b8 <__pow5mult>
 800fcf4:	465a      	mov	r2, fp
 800fcf6:	4601      	mov	r1, r0
 800fcf8:	4607      	mov	r7, r0
 800fcfa:	4620      	mov	r0, r4
 800fcfc:	f000 fb36 	bl	801036c <__multiply>
 800fd00:	4659      	mov	r1, fp
 800fd02:	9007      	str	r0, [sp, #28]
 800fd04:	4620      	mov	r0, r4
 800fd06:	f000 fa5f 	bl	80101c8 <_Bfree>
 800fd0a:	9b07      	ldr	r3, [sp, #28]
 800fd0c:	469b      	mov	fp, r3
 800fd0e:	9b06      	ldr	r3, [sp, #24]
 800fd10:	1b9a      	subs	r2, r3, r6
 800fd12:	d004      	beq.n	800fd1e <_dtoa_r+0x7ce>
 800fd14:	4659      	mov	r1, fp
 800fd16:	4620      	mov	r0, r4
 800fd18:	f000 fbce 	bl	80104b8 <__pow5mult>
 800fd1c:	4683      	mov	fp, r0
 800fd1e:	2101      	movs	r1, #1
 800fd20:	4620      	mov	r0, r4
 800fd22:	f000 fb0d 	bl	8010340 <__i2b>
 800fd26:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800fd28:	2b00      	cmp	r3, #0
 800fd2a:	4606      	mov	r6, r0
 800fd2c:	dd7c      	ble.n	800fe28 <_dtoa_r+0x8d8>
 800fd2e:	461a      	mov	r2, r3
 800fd30:	4601      	mov	r1, r0
 800fd32:	4620      	mov	r0, r4
 800fd34:	f000 fbc0 	bl	80104b8 <__pow5mult>
 800fd38:	9b05      	ldr	r3, [sp, #20]
 800fd3a:	2b01      	cmp	r3, #1
 800fd3c:	4606      	mov	r6, r0
 800fd3e:	dd76      	ble.n	800fe2e <_dtoa_r+0x8de>
 800fd40:	2300      	movs	r3, #0
 800fd42:	9306      	str	r3, [sp, #24]
 800fd44:	6933      	ldr	r3, [r6, #16]
 800fd46:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800fd4a:	6918      	ldr	r0, [r3, #16]
 800fd4c:	f000 faa8 	bl	80102a0 <__hi0bits>
 800fd50:	f1c0 0020 	rsb	r0, r0, #32
 800fd54:	9b04      	ldr	r3, [sp, #16]
 800fd56:	4418      	add	r0, r3
 800fd58:	f010 001f 	ands.w	r0, r0, #31
 800fd5c:	f000 8086 	beq.w	800fe6c <_dtoa_r+0x91c>
 800fd60:	f1c0 0320 	rsb	r3, r0, #32
 800fd64:	2b04      	cmp	r3, #4
 800fd66:	dd7f      	ble.n	800fe68 <_dtoa_r+0x918>
 800fd68:	f1c0 001c 	rsb	r0, r0, #28
 800fd6c:	9b04      	ldr	r3, [sp, #16]
 800fd6e:	4403      	add	r3, r0
 800fd70:	4480      	add	r8, r0
 800fd72:	4405      	add	r5, r0
 800fd74:	9304      	str	r3, [sp, #16]
 800fd76:	f1b8 0f00 	cmp.w	r8, #0
 800fd7a:	dd05      	ble.n	800fd88 <_dtoa_r+0x838>
 800fd7c:	4659      	mov	r1, fp
 800fd7e:	4642      	mov	r2, r8
 800fd80:	4620      	mov	r0, r4
 800fd82:	f000 fbf3 	bl	801056c <__lshift>
 800fd86:	4683      	mov	fp, r0
 800fd88:	9b04      	ldr	r3, [sp, #16]
 800fd8a:	2b00      	cmp	r3, #0
 800fd8c:	dd05      	ble.n	800fd9a <_dtoa_r+0x84a>
 800fd8e:	4631      	mov	r1, r6
 800fd90:	461a      	mov	r2, r3
 800fd92:	4620      	mov	r0, r4
 800fd94:	f000 fbea 	bl	801056c <__lshift>
 800fd98:	4606      	mov	r6, r0
 800fd9a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800fd9c:	2b00      	cmp	r3, #0
 800fd9e:	d069      	beq.n	800fe74 <_dtoa_r+0x924>
 800fda0:	4631      	mov	r1, r6
 800fda2:	4658      	mov	r0, fp
 800fda4:	f000 fc4e 	bl	8010644 <__mcmp>
 800fda8:	2800      	cmp	r0, #0
 800fdaa:	da63      	bge.n	800fe74 <_dtoa_r+0x924>
 800fdac:	2300      	movs	r3, #0
 800fdae:	4659      	mov	r1, fp
 800fdb0:	220a      	movs	r2, #10
 800fdb2:	4620      	mov	r0, r4
 800fdb4:	f000 fa2a 	bl	801020c <__multadd>
 800fdb8:	9b08      	ldr	r3, [sp, #32]
 800fdba:	f10a 3aff 	add.w	sl, sl, #4294967295
 800fdbe:	4683      	mov	fp, r0
 800fdc0:	2b00      	cmp	r3, #0
 800fdc2:	f000 818f 	beq.w	80100e4 <_dtoa_r+0xb94>
 800fdc6:	4639      	mov	r1, r7
 800fdc8:	2300      	movs	r3, #0
 800fdca:	220a      	movs	r2, #10
 800fdcc:	4620      	mov	r0, r4
 800fdce:	f000 fa1d 	bl	801020c <__multadd>
 800fdd2:	f1b9 0f00 	cmp.w	r9, #0
 800fdd6:	4607      	mov	r7, r0
 800fdd8:	f300 808e 	bgt.w	800fef8 <_dtoa_r+0x9a8>
 800fddc:	9b05      	ldr	r3, [sp, #20]
 800fdde:	2b02      	cmp	r3, #2
 800fde0:	dc50      	bgt.n	800fe84 <_dtoa_r+0x934>
 800fde2:	e089      	b.n	800fef8 <_dtoa_r+0x9a8>
 800fde4:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800fde6:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800fdea:	e75d      	b.n	800fca8 <_dtoa_r+0x758>
 800fdec:	9b01      	ldr	r3, [sp, #4]
 800fdee:	1e5e      	subs	r6, r3, #1
 800fdf0:	9b06      	ldr	r3, [sp, #24]
 800fdf2:	42b3      	cmp	r3, r6
 800fdf4:	bfbf      	itttt	lt
 800fdf6:	9b06      	ldrlt	r3, [sp, #24]
 800fdf8:	9606      	strlt	r6, [sp, #24]
 800fdfa:	1af2      	sublt	r2, r6, r3
 800fdfc:	9b0d      	ldrlt	r3, [sp, #52]	; 0x34
 800fdfe:	bfb6      	itet	lt
 800fe00:	189b      	addlt	r3, r3, r2
 800fe02:	1b9e      	subge	r6, r3, r6
 800fe04:	930d      	strlt	r3, [sp, #52]	; 0x34
 800fe06:	9b01      	ldr	r3, [sp, #4]
 800fe08:	bfb8      	it	lt
 800fe0a:	2600      	movlt	r6, #0
 800fe0c:	2b00      	cmp	r3, #0
 800fe0e:	bfb5      	itete	lt
 800fe10:	eba8 0503 	sublt.w	r5, r8, r3
 800fe14:	9b01      	ldrge	r3, [sp, #4]
 800fe16:	2300      	movlt	r3, #0
 800fe18:	4645      	movge	r5, r8
 800fe1a:	e747      	b.n	800fcac <_dtoa_r+0x75c>
 800fe1c:	9e06      	ldr	r6, [sp, #24]
 800fe1e:	9f08      	ldr	r7, [sp, #32]
 800fe20:	4645      	mov	r5, r8
 800fe22:	e74c      	b.n	800fcbe <_dtoa_r+0x76e>
 800fe24:	9a06      	ldr	r2, [sp, #24]
 800fe26:	e775      	b.n	800fd14 <_dtoa_r+0x7c4>
 800fe28:	9b05      	ldr	r3, [sp, #20]
 800fe2a:	2b01      	cmp	r3, #1
 800fe2c:	dc18      	bgt.n	800fe60 <_dtoa_r+0x910>
 800fe2e:	9b02      	ldr	r3, [sp, #8]
 800fe30:	b9b3      	cbnz	r3, 800fe60 <_dtoa_r+0x910>
 800fe32:	9b03      	ldr	r3, [sp, #12]
 800fe34:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800fe38:	b9a3      	cbnz	r3, 800fe64 <_dtoa_r+0x914>
 800fe3a:	9b03      	ldr	r3, [sp, #12]
 800fe3c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800fe40:	0d1b      	lsrs	r3, r3, #20
 800fe42:	051b      	lsls	r3, r3, #20
 800fe44:	b12b      	cbz	r3, 800fe52 <_dtoa_r+0x902>
 800fe46:	9b04      	ldr	r3, [sp, #16]
 800fe48:	3301      	adds	r3, #1
 800fe4a:	9304      	str	r3, [sp, #16]
 800fe4c:	f108 0801 	add.w	r8, r8, #1
 800fe50:	2301      	movs	r3, #1
 800fe52:	9306      	str	r3, [sp, #24]
 800fe54:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800fe56:	2b00      	cmp	r3, #0
 800fe58:	f47f af74 	bne.w	800fd44 <_dtoa_r+0x7f4>
 800fe5c:	2001      	movs	r0, #1
 800fe5e:	e779      	b.n	800fd54 <_dtoa_r+0x804>
 800fe60:	2300      	movs	r3, #0
 800fe62:	e7f6      	b.n	800fe52 <_dtoa_r+0x902>
 800fe64:	9b02      	ldr	r3, [sp, #8]
 800fe66:	e7f4      	b.n	800fe52 <_dtoa_r+0x902>
 800fe68:	d085      	beq.n	800fd76 <_dtoa_r+0x826>
 800fe6a:	4618      	mov	r0, r3
 800fe6c:	301c      	adds	r0, #28
 800fe6e:	e77d      	b.n	800fd6c <_dtoa_r+0x81c>
 800fe70:	40240000 	.word	0x40240000
 800fe74:	9b01      	ldr	r3, [sp, #4]
 800fe76:	2b00      	cmp	r3, #0
 800fe78:	dc38      	bgt.n	800feec <_dtoa_r+0x99c>
 800fe7a:	9b05      	ldr	r3, [sp, #20]
 800fe7c:	2b02      	cmp	r3, #2
 800fe7e:	dd35      	ble.n	800feec <_dtoa_r+0x99c>
 800fe80:	f8dd 9004 	ldr.w	r9, [sp, #4]
 800fe84:	f1b9 0f00 	cmp.w	r9, #0
 800fe88:	d10d      	bne.n	800fea6 <_dtoa_r+0x956>
 800fe8a:	4631      	mov	r1, r6
 800fe8c:	464b      	mov	r3, r9
 800fe8e:	2205      	movs	r2, #5
 800fe90:	4620      	mov	r0, r4
 800fe92:	f000 f9bb 	bl	801020c <__multadd>
 800fe96:	4601      	mov	r1, r0
 800fe98:	4606      	mov	r6, r0
 800fe9a:	4658      	mov	r0, fp
 800fe9c:	f000 fbd2 	bl	8010644 <__mcmp>
 800fea0:	2800      	cmp	r0, #0
 800fea2:	f73f adbd 	bgt.w	800fa20 <_dtoa_r+0x4d0>
 800fea6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800fea8:	9d00      	ldr	r5, [sp, #0]
 800feaa:	ea6f 0a03 	mvn.w	sl, r3
 800feae:	f04f 0800 	mov.w	r8, #0
 800feb2:	4631      	mov	r1, r6
 800feb4:	4620      	mov	r0, r4
 800feb6:	f000 f987 	bl	80101c8 <_Bfree>
 800feba:	2f00      	cmp	r7, #0
 800febc:	f43f aeb4 	beq.w	800fc28 <_dtoa_r+0x6d8>
 800fec0:	f1b8 0f00 	cmp.w	r8, #0
 800fec4:	d005      	beq.n	800fed2 <_dtoa_r+0x982>
 800fec6:	45b8      	cmp	r8, r7
 800fec8:	d003      	beq.n	800fed2 <_dtoa_r+0x982>
 800feca:	4641      	mov	r1, r8
 800fecc:	4620      	mov	r0, r4
 800fece:	f000 f97b 	bl	80101c8 <_Bfree>
 800fed2:	4639      	mov	r1, r7
 800fed4:	4620      	mov	r0, r4
 800fed6:	f000 f977 	bl	80101c8 <_Bfree>
 800feda:	e6a5      	b.n	800fc28 <_dtoa_r+0x6d8>
 800fedc:	2600      	movs	r6, #0
 800fede:	4637      	mov	r7, r6
 800fee0:	e7e1      	b.n	800fea6 <_dtoa_r+0x956>
 800fee2:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 800fee4:	f8dd a01c 	ldr.w	sl, [sp, #28]
 800fee8:	4637      	mov	r7, r6
 800feea:	e599      	b.n	800fa20 <_dtoa_r+0x4d0>
 800feec:	9b08      	ldr	r3, [sp, #32]
 800feee:	f8dd 9004 	ldr.w	r9, [sp, #4]
 800fef2:	2b00      	cmp	r3, #0
 800fef4:	f000 80fd 	beq.w	80100f2 <_dtoa_r+0xba2>
 800fef8:	2d00      	cmp	r5, #0
 800fefa:	dd05      	ble.n	800ff08 <_dtoa_r+0x9b8>
 800fefc:	4639      	mov	r1, r7
 800fefe:	462a      	mov	r2, r5
 800ff00:	4620      	mov	r0, r4
 800ff02:	f000 fb33 	bl	801056c <__lshift>
 800ff06:	4607      	mov	r7, r0
 800ff08:	9b06      	ldr	r3, [sp, #24]
 800ff0a:	2b00      	cmp	r3, #0
 800ff0c:	d05c      	beq.n	800ffc8 <_dtoa_r+0xa78>
 800ff0e:	6879      	ldr	r1, [r7, #4]
 800ff10:	4620      	mov	r0, r4
 800ff12:	f000 f919 	bl	8010148 <_Balloc>
 800ff16:	4605      	mov	r5, r0
 800ff18:	b928      	cbnz	r0, 800ff26 <_dtoa_r+0x9d6>
 800ff1a:	4b80      	ldr	r3, [pc, #512]	; (801011c <_dtoa_r+0xbcc>)
 800ff1c:	4602      	mov	r2, r0
 800ff1e:	f240 21ea 	movw	r1, #746	; 0x2ea
 800ff22:	f7ff bb2e 	b.w	800f582 <_dtoa_r+0x32>
 800ff26:	693a      	ldr	r2, [r7, #16]
 800ff28:	3202      	adds	r2, #2
 800ff2a:	0092      	lsls	r2, r2, #2
 800ff2c:	f107 010c 	add.w	r1, r7, #12
 800ff30:	300c      	adds	r0, #12
 800ff32:	f7fe fd27 	bl	800e984 <memcpy>
 800ff36:	2201      	movs	r2, #1
 800ff38:	4629      	mov	r1, r5
 800ff3a:	4620      	mov	r0, r4
 800ff3c:	f000 fb16 	bl	801056c <__lshift>
 800ff40:	9b00      	ldr	r3, [sp, #0]
 800ff42:	3301      	adds	r3, #1
 800ff44:	9301      	str	r3, [sp, #4]
 800ff46:	9b00      	ldr	r3, [sp, #0]
 800ff48:	444b      	add	r3, r9
 800ff4a:	9307      	str	r3, [sp, #28]
 800ff4c:	9b02      	ldr	r3, [sp, #8]
 800ff4e:	f003 0301 	and.w	r3, r3, #1
 800ff52:	46b8      	mov	r8, r7
 800ff54:	9306      	str	r3, [sp, #24]
 800ff56:	4607      	mov	r7, r0
 800ff58:	9b01      	ldr	r3, [sp, #4]
 800ff5a:	4631      	mov	r1, r6
 800ff5c:	3b01      	subs	r3, #1
 800ff5e:	4658      	mov	r0, fp
 800ff60:	9302      	str	r3, [sp, #8]
 800ff62:	f7ff fa69 	bl	800f438 <quorem>
 800ff66:	4603      	mov	r3, r0
 800ff68:	3330      	adds	r3, #48	; 0x30
 800ff6a:	9004      	str	r0, [sp, #16]
 800ff6c:	4641      	mov	r1, r8
 800ff6e:	4658      	mov	r0, fp
 800ff70:	9308      	str	r3, [sp, #32]
 800ff72:	f000 fb67 	bl	8010644 <__mcmp>
 800ff76:	463a      	mov	r2, r7
 800ff78:	4681      	mov	r9, r0
 800ff7a:	4631      	mov	r1, r6
 800ff7c:	4620      	mov	r0, r4
 800ff7e:	f000 fb7d 	bl	801067c <__mdiff>
 800ff82:	68c2      	ldr	r2, [r0, #12]
 800ff84:	9b08      	ldr	r3, [sp, #32]
 800ff86:	4605      	mov	r5, r0
 800ff88:	bb02      	cbnz	r2, 800ffcc <_dtoa_r+0xa7c>
 800ff8a:	4601      	mov	r1, r0
 800ff8c:	4658      	mov	r0, fp
 800ff8e:	f000 fb59 	bl	8010644 <__mcmp>
 800ff92:	9b08      	ldr	r3, [sp, #32]
 800ff94:	4602      	mov	r2, r0
 800ff96:	4629      	mov	r1, r5
 800ff98:	4620      	mov	r0, r4
 800ff9a:	e9cd 3208 	strd	r3, r2, [sp, #32]
 800ff9e:	f000 f913 	bl	80101c8 <_Bfree>
 800ffa2:	9b05      	ldr	r3, [sp, #20]
 800ffa4:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800ffa6:	9d01      	ldr	r5, [sp, #4]
 800ffa8:	ea43 0102 	orr.w	r1, r3, r2
 800ffac:	9b06      	ldr	r3, [sp, #24]
 800ffae:	430b      	orrs	r3, r1
 800ffb0:	9b08      	ldr	r3, [sp, #32]
 800ffb2:	d10d      	bne.n	800ffd0 <_dtoa_r+0xa80>
 800ffb4:	2b39      	cmp	r3, #57	; 0x39
 800ffb6:	d029      	beq.n	801000c <_dtoa_r+0xabc>
 800ffb8:	f1b9 0f00 	cmp.w	r9, #0
 800ffbc:	dd01      	ble.n	800ffc2 <_dtoa_r+0xa72>
 800ffbe:	9b04      	ldr	r3, [sp, #16]
 800ffc0:	3331      	adds	r3, #49	; 0x31
 800ffc2:	9a02      	ldr	r2, [sp, #8]
 800ffc4:	7013      	strb	r3, [r2, #0]
 800ffc6:	e774      	b.n	800feb2 <_dtoa_r+0x962>
 800ffc8:	4638      	mov	r0, r7
 800ffca:	e7b9      	b.n	800ff40 <_dtoa_r+0x9f0>
 800ffcc:	2201      	movs	r2, #1
 800ffce:	e7e2      	b.n	800ff96 <_dtoa_r+0xa46>
 800ffd0:	f1b9 0f00 	cmp.w	r9, #0
 800ffd4:	db06      	blt.n	800ffe4 <_dtoa_r+0xa94>
 800ffd6:	9905      	ldr	r1, [sp, #20]
 800ffd8:	ea41 0909 	orr.w	r9, r1, r9
 800ffdc:	9906      	ldr	r1, [sp, #24]
 800ffde:	ea59 0101 	orrs.w	r1, r9, r1
 800ffe2:	d120      	bne.n	8010026 <_dtoa_r+0xad6>
 800ffe4:	2a00      	cmp	r2, #0
 800ffe6:	ddec      	ble.n	800ffc2 <_dtoa_r+0xa72>
 800ffe8:	4659      	mov	r1, fp
 800ffea:	2201      	movs	r2, #1
 800ffec:	4620      	mov	r0, r4
 800ffee:	9301      	str	r3, [sp, #4]
 800fff0:	f000 fabc 	bl	801056c <__lshift>
 800fff4:	4631      	mov	r1, r6
 800fff6:	4683      	mov	fp, r0
 800fff8:	f000 fb24 	bl	8010644 <__mcmp>
 800fffc:	2800      	cmp	r0, #0
 800fffe:	9b01      	ldr	r3, [sp, #4]
 8010000:	dc02      	bgt.n	8010008 <_dtoa_r+0xab8>
 8010002:	d1de      	bne.n	800ffc2 <_dtoa_r+0xa72>
 8010004:	07da      	lsls	r2, r3, #31
 8010006:	d5dc      	bpl.n	800ffc2 <_dtoa_r+0xa72>
 8010008:	2b39      	cmp	r3, #57	; 0x39
 801000a:	d1d8      	bne.n	800ffbe <_dtoa_r+0xa6e>
 801000c:	9a02      	ldr	r2, [sp, #8]
 801000e:	2339      	movs	r3, #57	; 0x39
 8010010:	7013      	strb	r3, [r2, #0]
 8010012:	462b      	mov	r3, r5
 8010014:	461d      	mov	r5, r3
 8010016:	3b01      	subs	r3, #1
 8010018:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 801001c:	2a39      	cmp	r2, #57	; 0x39
 801001e:	d050      	beq.n	80100c2 <_dtoa_r+0xb72>
 8010020:	3201      	adds	r2, #1
 8010022:	701a      	strb	r2, [r3, #0]
 8010024:	e745      	b.n	800feb2 <_dtoa_r+0x962>
 8010026:	2a00      	cmp	r2, #0
 8010028:	dd03      	ble.n	8010032 <_dtoa_r+0xae2>
 801002a:	2b39      	cmp	r3, #57	; 0x39
 801002c:	d0ee      	beq.n	801000c <_dtoa_r+0xabc>
 801002e:	3301      	adds	r3, #1
 8010030:	e7c7      	b.n	800ffc2 <_dtoa_r+0xa72>
 8010032:	9a01      	ldr	r2, [sp, #4]
 8010034:	9907      	ldr	r1, [sp, #28]
 8010036:	f802 3c01 	strb.w	r3, [r2, #-1]
 801003a:	428a      	cmp	r2, r1
 801003c:	d02a      	beq.n	8010094 <_dtoa_r+0xb44>
 801003e:	4659      	mov	r1, fp
 8010040:	2300      	movs	r3, #0
 8010042:	220a      	movs	r2, #10
 8010044:	4620      	mov	r0, r4
 8010046:	f000 f8e1 	bl	801020c <__multadd>
 801004a:	45b8      	cmp	r8, r7
 801004c:	4683      	mov	fp, r0
 801004e:	f04f 0300 	mov.w	r3, #0
 8010052:	f04f 020a 	mov.w	r2, #10
 8010056:	4641      	mov	r1, r8
 8010058:	4620      	mov	r0, r4
 801005a:	d107      	bne.n	801006c <_dtoa_r+0xb1c>
 801005c:	f000 f8d6 	bl	801020c <__multadd>
 8010060:	4680      	mov	r8, r0
 8010062:	4607      	mov	r7, r0
 8010064:	9b01      	ldr	r3, [sp, #4]
 8010066:	3301      	adds	r3, #1
 8010068:	9301      	str	r3, [sp, #4]
 801006a:	e775      	b.n	800ff58 <_dtoa_r+0xa08>
 801006c:	f000 f8ce 	bl	801020c <__multadd>
 8010070:	4639      	mov	r1, r7
 8010072:	4680      	mov	r8, r0
 8010074:	2300      	movs	r3, #0
 8010076:	220a      	movs	r2, #10
 8010078:	4620      	mov	r0, r4
 801007a:	f000 f8c7 	bl	801020c <__multadd>
 801007e:	4607      	mov	r7, r0
 8010080:	e7f0      	b.n	8010064 <_dtoa_r+0xb14>
 8010082:	f1b9 0f00 	cmp.w	r9, #0
 8010086:	9a00      	ldr	r2, [sp, #0]
 8010088:	bfcc      	ite	gt
 801008a:	464d      	movgt	r5, r9
 801008c:	2501      	movle	r5, #1
 801008e:	4415      	add	r5, r2
 8010090:	f04f 0800 	mov.w	r8, #0
 8010094:	4659      	mov	r1, fp
 8010096:	2201      	movs	r2, #1
 8010098:	4620      	mov	r0, r4
 801009a:	9301      	str	r3, [sp, #4]
 801009c:	f000 fa66 	bl	801056c <__lshift>
 80100a0:	4631      	mov	r1, r6
 80100a2:	4683      	mov	fp, r0
 80100a4:	f000 face 	bl	8010644 <__mcmp>
 80100a8:	2800      	cmp	r0, #0
 80100aa:	dcb2      	bgt.n	8010012 <_dtoa_r+0xac2>
 80100ac:	d102      	bne.n	80100b4 <_dtoa_r+0xb64>
 80100ae:	9b01      	ldr	r3, [sp, #4]
 80100b0:	07db      	lsls	r3, r3, #31
 80100b2:	d4ae      	bmi.n	8010012 <_dtoa_r+0xac2>
 80100b4:	462b      	mov	r3, r5
 80100b6:	461d      	mov	r5, r3
 80100b8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80100bc:	2a30      	cmp	r2, #48	; 0x30
 80100be:	d0fa      	beq.n	80100b6 <_dtoa_r+0xb66>
 80100c0:	e6f7      	b.n	800feb2 <_dtoa_r+0x962>
 80100c2:	9a00      	ldr	r2, [sp, #0]
 80100c4:	429a      	cmp	r2, r3
 80100c6:	d1a5      	bne.n	8010014 <_dtoa_r+0xac4>
 80100c8:	f10a 0a01 	add.w	sl, sl, #1
 80100cc:	2331      	movs	r3, #49	; 0x31
 80100ce:	e779      	b.n	800ffc4 <_dtoa_r+0xa74>
 80100d0:	4b13      	ldr	r3, [pc, #76]	; (8010120 <_dtoa_r+0xbd0>)
 80100d2:	f7ff baaf 	b.w	800f634 <_dtoa_r+0xe4>
 80100d6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80100d8:	2b00      	cmp	r3, #0
 80100da:	f47f aa86 	bne.w	800f5ea <_dtoa_r+0x9a>
 80100de:	4b11      	ldr	r3, [pc, #68]	; (8010124 <_dtoa_r+0xbd4>)
 80100e0:	f7ff baa8 	b.w	800f634 <_dtoa_r+0xe4>
 80100e4:	f1b9 0f00 	cmp.w	r9, #0
 80100e8:	dc03      	bgt.n	80100f2 <_dtoa_r+0xba2>
 80100ea:	9b05      	ldr	r3, [sp, #20]
 80100ec:	2b02      	cmp	r3, #2
 80100ee:	f73f aec9 	bgt.w	800fe84 <_dtoa_r+0x934>
 80100f2:	9d00      	ldr	r5, [sp, #0]
 80100f4:	4631      	mov	r1, r6
 80100f6:	4658      	mov	r0, fp
 80100f8:	f7ff f99e 	bl	800f438 <quorem>
 80100fc:	f100 0330 	add.w	r3, r0, #48	; 0x30
 8010100:	f805 3b01 	strb.w	r3, [r5], #1
 8010104:	9a00      	ldr	r2, [sp, #0]
 8010106:	1aaa      	subs	r2, r5, r2
 8010108:	4591      	cmp	r9, r2
 801010a:	ddba      	ble.n	8010082 <_dtoa_r+0xb32>
 801010c:	4659      	mov	r1, fp
 801010e:	2300      	movs	r3, #0
 8010110:	220a      	movs	r2, #10
 8010112:	4620      	mov	r0, r4
 8010114:	f000 f87a 	bl	801020c <__multadd>
 8010118:	4683      	mov	fp, r0
 801011a:	e7eb      	b.n	80100f4 <_dtoa_r+0xba4>
 801011c:	080127a3 	.word	0x080127a3
 8010120:	080126fc 	.word	0x080126fc
 8010124:	08012720 	.word	0x08012720

08010128 <_localeconv_r>:
 8010128:	4800      	ldr	r0, [pc, #0]	; (801012c <_localeconv_r+0x4>)
 801012a:	4770      	bx	lr
 801012c:	20000180 	.word	0x20000180

08010130 <__malloc_lock>:
 8010130:	4801      	ldr	r0, [pc, #4]	; (8010138 <__malloc_lock+0x8>)
 8010132:	f000 bd22 	b.w	8010b7a <__retarget_lock_acquire_recursive>
 8010136:	bf00      	nop
 8010138:	20004d6c 	.word	0x20004d6c

0801013c <__malloc_unlock>:
 801013c:	4801      	ldr	r0, [pc, #4]	; (8010144 <__malloc_unlock+0x8>)
 801013e:	f000 bd1d 	b.w	8010b7c <__retarget_lock_release_recursive>
 8010142:	bf00      	nop
 8010144:	20004d6c 	.word	0x20004d6c

08010148 <_Balloc>:
 8010148:	b570      	push	{r4, r5, r6, lr}
 801014a:	6a46      	ldr	r6, [r0, #36]	; 0x24
 801014c:	4604      	mov	r4, r0
 801014e:	460d      	mov	r5, r1
 8010150:	b976      	cbnz	r6, 8010170 <_Balloc+0x28>
 8010152:	2010      	movs	r0, #16
 8010154:	f7fe fc06 	bl	800e964 <malloc>
 8010158:	4602      	mov	r2, r0
 801015a:	6260      	str	r0, [r4, #36]	; 0x24
 801015c:	b920      	cbnz	r0, 8010168 <_Balloc+0x20>
 801015e:	4b18      	ldr	r3, [pc, #96]	; (80101c0 <_Balloc+0x78>)
 8010160:	4818      	ldr	r0, [pc, #96]	; (80101c4 <_Balloc+0x7c>)
 8010162:	2166      	movs	r1, #102	; 0x66
 8010164:	f000 fcd8 	bl	8010b18 <__assert_func>
 8010168:	e9c0 6601 	strd	r6, r6, [r0, #4]
 801016c:	6006      	str	r6, [r0, #0]
 801016e:	60c6      	str	r6, [r0, #12]
 8010170:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8010172:	68f3      	ldr	r3, [r6, #12]
 8010174:	b183      	cbz	r3, 8010198 <_Balloc+0x50>
 8010176:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8010178:	68db      	ldr	r3, [r3, #12]
 801017a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 801017e:	b9b8      	cbnz	r0, 80101b0 <_Balloc+0x68>
 8010180:	2101      	movs	r1, #1
 8010182:	fa01 f605 	lsl.w	r6, r1, r5
 8010186:	1d72      	adds	r2, r6, #5
 8010188:	0092      	lsls	r2, r2, #2
 801018a:	4620      	mov	r0, r4
 801018c:	f000 fb5a 	bl	8010844 <_calloc_r>
 8010190:	b160      	cbz	r0, 80101ac <_Balloc+0x64>
 8010192:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8010196:	e00e      	b.n	80101b6 <_Balloc+0x6e>
 8010198:	2221      	movs	r2, #33	; 0x21
 801019a:	2104      	movs	r1, #4
 801019c:	4620      	mov	r0, r4
 801019e:	f000 fb51 	bl	8010844 <_calloc_r>
 80101a2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80101a4:	60f0      	str	r0, [r6, #12]
 80101a6:	68db      	ldr	r3, [r3, #12]
 80101a8:	2b00      	cmp	r3, #0
 80101aa:	d1e4      	bne.n	8010176 <_Balloc+0x2e>
 80101ac:	2000      	movs	r0, #0
 80101ae:	bd70      	pop	{r4, r5, r6, pc}
 80101b0:	6802      	ldr	r2, [r0, #0]
 80101b2:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80101b6:	2300      	movs	r3, #0
 80101b8:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80101bc:	e7f7      	b.n	80101ae <_Balloc+0x66>
 80101be:	bf00      	nop
 80101c0:	0801272d 	.word	0x0801272d
 80101c4:	080127b4 	.word	0x080127b4

080101c8 <_Bfree>:
 80101c8:	b570      	push	{r4, r5, r6, lr}
 80101ca:	6a46      	ldr	r6, [r0, #36]	; 0x24
 80101cc:	4605      	mov	r5, r0
 80101ce:	460c      	mov	r4, r1
 80101d0:	b976      	cbnz	r6, 80101f0 <_Bfree+0x28>
 80101d2:	2010      	movs	r0, #16
 80101d4:	f7fe fbc6 	bl	800e964 <malloc>
 80101d8:	4602      	mov	r2, r0
 80101da:	6268      	str	r0, [r5, #36]	; 0x24
 80101dc:	b920      	cbnz	r0, 80101e8 <_Bfree+0x20>
 80101de:	4b09      	ldr	r3, [pc, #36]	; (8010204 <_Bfree+0x3c>)
 80101e0:	4809      	ldr	r0, [pc, #36]	; (8010208 <_Bfree+0x40>)
 80101e2:	218a      	movs	r1, #138	; 0x8a
 80101e4:	f000 fc98 	bl	8010b18 <__assert_func>
 80101e8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80101ec:	6006      	str	r6, [r0, #0]
 80101ee:	60c6      	str	r6, [r0, #12]
 80101f0:	b13c      	cbz	r4, 8010202 <_Bfree+0x3a>
 80101f2:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 80101f4:	6862      	ldr	r2, [r4, #4]
 80101f6:	68db      	ldr	r3, [r3, #12]
 80101f8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80101fc:	6021      	str	r1, [r4, #0]
 80101fe:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8010202:	bd70      	pop	{r4, r5, r6, pc}
 8010204:	0801272d 	.word	0x0801272d
 8010208:	080127b4 	.word	0x080127b4

0801020c <__multadd>:
 801020c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010210:	690e      	ldr	r6, [r1, #16]
 8010212:	4607      	mov	r7, r0
 8010214:	4698      	mov	r8, r3
 8010216:	460c      	mov	r4, r1
 8010218:	f101 0014 	add.w	r0, r1, #20
 801021c:	2300      	movs	r3, #0
 801021e:	6805      	ldr	r5, [r0, #0]
 8010220:	b2a9      	uxth	r1, r5
 8010222:	fb02 8101 	mla	r1, r2, r1, r8
 8010226:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 801022a:	0c2d      	lsrs	r5, r5, #16
 801022c:	fb02 c505 	mla	r5, r2, r5, ip
 8010230:	b289      	uxth	r1, r1
 8010232:	3301      	adds	r3, #1
 8010234:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 8010238:	429e      	cmp	r6, r3
 801023a:	f840 1b04 	str.w	r1, [r0], #4
 801023e:	ea4f 4815 	mov.w	r8, r5, lsr #16
 8010242:	dcec      	bgt.n	801021e <__multadd+0x12>
 8010244:	f1b8 0f00 	cmp.w	r8, #0
 8010248:	d022      	beq.n	8010290 <__multadd+0x84>
 801024a:	68a3      	ldr	r3, [r4, #8]
 801024c:	42b3      	cmp	r3, r6
 801024e:	dc19      	bgt.n	8010284 <__multadd+0x78>
 8010250:	6861      	ldr	r1, [r4, #4]
 8010252:	4638      	mov	r0, r7
 8010254:	3101      	adds	r1, #1
 8010256:	f7ff ff77 	bl	8010148 <_Balloc>
 801025a:	4605      	mov	r5, r0
 801025c:	b928      	cbnz	r0, 801026a <__multadd+0x5e>
 801025e:	4602      	mov	r2, r0
 8010260:	4b0d      	ldr	r3, [pc, #52]	; (8010298 <__multadd+0x8c>)
 8010262:	480e      	ldr	r0, [pc, #56]	; (801029c <__multadd+0x90>)
 8010264:	21b5      	movs	r1, #181	; 0xb5
 8010266:	f000 fc57 	bl	8010b18 <__assert_func>
 801026a:	6922      	ldr	r2, [r4, #16]
 801026c:	3202      	adds	r2, #2
 801026e:	f104 010c 	add.w	r1, r4, #12
 8010272:	0092      	lsls	r2, r2, #2
 8010274:	300c      	adds	r0, #12
 8010276:	f7fe fb85 	bl	800e984 <memcpy>
 801027a:	4621      	mov	r1, r4
 801027c:	4638      	mov	r0, r7
 801027e:	f7ff ffa3 	bl	80101c8 <_Bfree>
 8010282:	462c      	mov	r4, r5
 8010284:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 8010288:	3601      	adds	r6, #1
 801028a:	f8c3 8014 	str.w	r8, [r3, #20]
 801028e:	6126      	str	r6, [r4, #16]
 8010290:	4620      	mov	r0, r4
 8010292:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010296:	bf00      	nop
 8010298:	080127a3 	.word	0x080127a3
 801029c:	080127b4 	.word	0x080127b4

080102a0 <__hi0bits>:
 80102a0:	0c03      	lsrs	r3, r0, #16
 80102a2:	041b      	lsls	r3, r3, #16
 80102a4:	b9d3      	cbnz	r3, 80102dc <__hi0bits+0x3c>
 80102a6:	0400      	lsls	r0, r0, #16
 80102a8:	2310      	movs	r3, #16
 80102aa:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 80102ae:	bf04      	itt	eq
 80102b0:	0200      	lsleq	r0, r0, #8
 80102b2:	3308      	addeq	r3, #8
 80102b4:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 80102b8:	bf04      	itt	eq
 80102ba:	0100      	lsleq	r0, r0, #4
 80102bc:	3304      	addeq	r3, #4
 80102be:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 80102c2:	bf04      	itt	eq
 80102c4:	0080      	lsleq	r0, r0, #2
 80102c6:	3302      	addeq	r3, #2
 80102c8:	2800      	cmp	r0, #0
 80102ca:	db05      	blt.n	80102d8 <__hi0bits+0x38>
 80102cc:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 80102d0:	f103 0301 	add.w	r3, r3, #1
 80102d4:	bf08      	it	eq
 80102d6:	2320      	moveq	r3, #32
 80102d8:	4618      	mov	r0, r3
 80102da:	4770      	bx	lr
 80102dc:	2300      	movs	r3, #0
 80102de:	e7e4      	b.n	80102aa <__hi0bits+0xa>

080102e0 <__lo0bits>:
 80102e0:	6803      	ldr	r3, [r0, #0]
 80102e2:	f013 0207 	ands.w	r2, r3, #7
 80102e6:	4601      	mov	r1, r0
 80102e8:	d00b      	beq.n	8010302 <__lo0bits+0x22>
 80102ea:	07da      	lsls	r2, r3, #31
 80102ec:	d424      	bmi.n	8010338 <__lo0bits+0x58>
 80102ee:	0798      	lsls	r0, r3, #30
 80102f0:	bf49      	itett	mi
 80102f2:	085b      	lsrmi	r3, r3, #1
 80102f4:	089b      	lsrpl	r3, r3, #2
 80102f6:	2001      	movmi	r0, #1
 80102f8:	600b      	strmi	r3, [r1, #0]
 80102fa:	bf5c      	itt	pl
 80102fc:	600b      	strpl	r3, [r1, #0]
 80102fe:	2002      	movpl	r0, #2
 8010300:	4770      	bx	lr
 8010302:	b298      	uxth	r0, r3
 8010304:	b9b0      	cbnz	r0, 8010334 <__lo0bits+0x54>
 8010306:	0c1b      	lsrs	r3, r3, #16
 8010308:	2010      	movs	r0, #16
 801030a:	f013 0fff 	tst.w	r3, #255	; 0xff
 801030e:	bf04      	itt	eq
 8010310:	0a1b      	lsreq	r3, r3, #8
 8010312:	3008      	addeq	r0, #8
 8010314:	071a      	lsls	r2, r3, #28
 8010316:	bf04      	itt	eq
 8010318:	091b      	lsreq	r3, r3, #4
 801031a:	3004      	addeq	r0, #4
 801031c:	079a      	lsls	r2, r3, #30
 801031e:	bf04      	itt	eq
 8010320:	089b      	lsreq	r3, r3, #2
 8010322:	3002      	addeq	r0, #2
 8010324:	07da      	lsls	r2, r3, #31
 8010326:	d403      	bmi.n	8010330 <__lo0bits+0x50>
 8010328:	085b      	lsrs	r3, r3, #1
 801032a:	f100 0001 	add.w	r0, r0, #1
 801032e:	d005      	beq.n	801033c <__lo0bits+0x5c>
 8010330:	600b      	str	r3, [r1, #0]
 8010332:	4770      	bx	lr
 8010334:	4610      	mov	r0, r2
 8010336:	e7e8      	b.n	801030a <__lo0bits+0x2a>
 8010338:	2000      	movs	r0, #0
 801033a:	4770      	bx	lr
 801033c:	2020      	movs	r0, #32
 801033e:	4770      	bx	lr

08010340 <__i2b>:
 8010340:	b510      	push	{r4, lr}
 8010342:	460c      	mov	r4, r1
 8010344:	2101      	movs	r1, #1
 8010346:	f7ff feff 	bl	8010148 <_Balloc>
 801034a:	4602      	mov	r2, r0
 801034c:	b928      	cbnz	r0, 801035a <__i2b+0x1a>
 801034e:	4b05      	ldr	r3, [pc, #20]	; (8010364 <__i2b+0x24>)
 8010350:	4805      	ldr	r0, [pc, #20]	; (8010368 <__i2b+0x28>)
 8010352:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8010356:	f000 fbdf 	bl	8010b18 <__assert_func>
 801035a:	2301      	movs	r3, #1
 801035c:	6144      	str	r4, [r0, #20]
 801035e:	6103      	str	r3, [r0, #16]
 8010360:	bd10      	pop	{r4, pc}
 8010362:	bf00      	nop
 8010364:	080127a3 	.word	0x080127a3
 8010368:	080127b4 	.word	0x080127b4

0801036c <__multiply>:
 801036c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010370:	4614      	mov	r4, r2
 8010372:	690a      	ldr	r2, [r1, #16]
 8010374:	6923      	ldr	r3, [r4, #16]
 8010376:	429a      	cmp	r2, r3
 8010378:	bfb8      	it	lt
 801037a:	460b      	movlt	r3, r1
 801037c:	460d      	mov	r5, r1
 801037e:	bfbc      	itt	lt
 8010380:	4625      	movlt	r5, r4
 8010382:	461c      	movlt	r4, r3
 8010384:	f8d5 a010 	ldr.w	sl, [r5, #16]
 8010388:	f8d4 9010 	ldr.w	r9, [r4, #16]
 801038c:	68ab      	ldr	r3, [r5, #8]
 801038e:	6869      	ldr	r1, [r5, #4]
 8010390:	eb0a 0709 	add.w	r7, sl, r9
 8010394:	42bb      	cmp	r3, r7
 8010396:	b085      	sub	sp, #20
 8010398:	bfb8      	it	lt
 801039a:	3101      	addlt	r1, #1
 801039c:	f7ff fed4 	bl	8010148 <_Balloc>
 80103a0:	b930      	cbnz	r0, 80103b0 <__multiply+0x44>
 80103a2:	4602      	mov	r2, r0
 80103a4:	4b42      	ldr	r3, [pc, #264]	; (80104b0 <__multiply+0x144>)
 80103a6:	4843      	ldr	r0, [pc, #268]	; (80104b4 <__multiply+0x148>)
 80103a8:	f240 115d 	movw	r1, #349	; 0x15d
 80103ac:	f000 fbb4 	bl	8010b18 <__assert_func>
 80103b0:	f100 0614 	add.w	r6, r0, #20
 80103b4:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 80103b8:	4633      	mov	r3, r6
 80103ba:	2200      	movs	r2, #0
 80103bc:	4543      	cmp	r3, r8
 80103be:	d31e      	bcc.n	80103fe <__multiply+0x92>
 80103c0:	f105 0c14 	add.w	ip, r5, #20
 80103c4:	f104 0314 	add.w	r3, r4, #20
 80103c8:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 80103cc:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 80103d0:	9202      	str	r2, [sp, #8]
 80103d2:	ebac 0205 	sub.w	r2, ip, r5
 80103d6:	3a15      	subs	r2, #21
 80103d8:	f022 0203 	bic.w	r2, r2, #3
 80103dc:	3204      	adds	r2, #4
 80103de:	f105 0115 	add.w	r1, r5, #21
 80103e2:	458c      	cmp	ip, r1
 80103e4:	bf38      	it	cc
 80103e6:	2204      	movcc	r2, #4
 80103e8:	9201      	str	r2, [sp, #4]
 80103ea:	9a02      	ldr	r2, [sp, #8]
 80103ec:	9303      	str	r3, [sp, #12]
 80103ee:	429a      	cmp	r2, r3
 80103f0:	d808      	bhi.n	8010404 <__multiply+0x98>
 80103f2:	2f00      	cmp	r7, #0
 80103f4:	dc55      	bgt.n	80104a2 <__multiply+0x136>
 80103f6:	6107      	str	r7, [r0, #16]
 80103f8:	b005      	add	sp, #20
 80103fa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80103fe:	f843 2b04 	str.w	r2, [r3], #4
 8010402:	e7db      	b.n	80103bc <__multiply+0x50>
 8010404:	f8b3 a000 	ldrh.w	sl, [r3]
 8010408:	f1ba 0f00 	cmp.w	sl, #0
 801040c:	d020      	beq.n	8010450 <__multiply+0xe4>
 801040e:	f105 0e14 	add.w	lr, r5, #20
 8010412:	46b1      	mov	r9, r6
 8010414:	2200      	movs	r2, #0
 8010416:	f85e 4b04 	ldr.w	r4, [lr], #4
 801041a:	f8d9 b000 	ldr.w	fp, [r9]
 801041e:	b2a1      	uxth	r1, r4
 8010420:	fa1f fb8b 	uxth.w	fp, fp
 8010424:	fb0a b101 	mla	r1, sl, r1, fp
 8010428:	4411      	add	r1, r2
 801042a:	f8d9 2000 	ldr.w	r2, [r9]
 801042e:	0c24      	lsrs	r4, r4, #16
 8010430:	0c12      	lsrs	r2, r2, #16
 8010432:	fb0a 2404 	mla	r4, sl, r4, r2
 8010436:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 801043a:	b289      	uxth	r1, r1
 801043c:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 8010440:	45f4      	cmp	ip, lr
 8010442:	f849 1b04 	str.w	r1, [r9], #4
 8010446:	ea4f 4214 	mov.w	r2, r4, lsr #16
 801044a:	d8e4      	bhi.n	8010416 <__multiply+0xaa>
 801044c:	9901      	ldr	r1, [sp, #4]
 801044e:	5072      	str	r2, [r6, r1]
 8010450:	9a03      	ldr	r2, [sp, #12]
 8010452:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8010456:	3304      	adds	r3, #4
 8010458:	f1b9 0f00 	cmp.w	r9, #0
 801045c:	d01f      	beq.n	801049e <__multiply+0x132>
 801045e:	6834      	ldr	r4, [r6, #0]
 8010460:	f105 0114 	add.w	r1, r5, #20
 8010464:	46b6      	mov	lr, r6
 8010466:	f04f 0a00 	mov.w	sl, #0
 801046a:	880a      	ldrh	r2, [r1, #0]
 801046c:	f8be b002 	ldrh.w	fp, [lr, #2]
 8010470:	fb09 b202 	mla	r2, r9, r2, fp
 8010474:	4492      	add	sl, r2
 8010476:	b2a4      	uxth	r4, r4
 8010478:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 801047c:	f84e 4b04 	str.w	r4, [lr], #4
 8010480:	f851 4b04 	ldr.w	r4, [r1], #4
 8010484:	f8be 2000 	ldrh.w	r2, [lr]
 8010488:	0c24      	lsrs	r4, r4, #16
 801048a:	fb09 2404 	mla	r4, r9, r4, r2
 801048e:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 8010492:	458c      	cmp	ip, r1
 8010494:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 8010498:	d8e7      	bhi.n	801046a <__multiply+0xfe>
 801049a:	9a01      	ldr	r2, [sp, #4]
 801049c:	50b4      	str	r4, [r6, r2]
 801049e:	3604      	adds	r6, #4
 80104a0:	e7a3      	b.n	80103ea <__multiply+0x7e>
 80104a2:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 80104a6:	2b00      	cmp	r3, #0
 80104a8:	d1a5      	bne.n	80103f6 <__multiply+0x8a>
 80104aa:	3f01      	subs	r7, #1
 80104ac:	e7a1      	b.n	80103f2 <__multiply+0x86>
 80104ae:	bf00      	nop
 80104b0:	080127a3 	.word	0x080127a3
 80104b4:	080127b4 	.word	0x080127b4

080104b8 <__pow5mult>:
 80104b8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80104bc:	4615      	mov	r5, r2
 80104be:	f012 0203 	ands.w	r2, r2, #3
 80104c2:	4606      	mov	r6, r0
 80104c4:	460f      	mov	r7, r1
 80104c6:	d007      	beq.n	80104d8 <__pow5mult+0x20>
 80104c8:	4c25      	ldr	r4, [pc, #148]	; (8010560 <__pow5mult+0xa8>)
 80104ca:	3a01      	subs	r2, #1
 80104cc:	2300      	movs	r3, #0
 80104ce:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80104d2:	f7ff fe9b 	bl	801020c <__multadd>
 80104d6:	4607      	mov	r7, r0
 80104d8:	10ad      	asrs	r5, r5, #2
 80104da:	d03d      	beq.n	8010558 <__pow5mult+0xa0>
 80104dc:	6a74      	ldr	r4, [r6, #36]	; 0x24
 80104de:	b97c      	cbnz	r4, 8010500 <__pow5mult+0x48>
 80104e0:	2010      	movs	r0, #16
 80104e2:	f7fe fa3f 	bl	800e964 <malloc>
 80104e6:	4602      	mov	r2, r0
 80104e8:	6270      	str	r0, [r6, #36]	; 0x24
 80104ea:	b928      	cbnz	r0, 80104f8 <__pow5mult+0x40>
 80104ec:	4b1d      	ldr	r3, [pc, #116]	; (8010564 <__pow5mult+0xac>)
 80104ee:	481e      	ldr	r0, [pc, #120]	; (8010568 <__pow5mult+0xb0>)
 80104f0:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 80104f4:	f000 fb10 	bl	8010b18 <__assert_func>
 80104f8:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80104fc:	6004      	str	r4, [r0, #0]
 80104fe:	60c4      	str	r4, [r0, #12]
 8010500:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8010504:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8010508:	b94c      	cbnz	r4, 801051e <__pow5mult+0x66>
 801050a:	f240 2171 	movw	r1, #625	; 0x271
 801050e:	4630      	mov	r0, r6
 8010510:	f7ff ff16 	bl	8010340 <__i2b>
 8010514:	2300      	movs	r3, #0
 8010516:	f8c8 0008 	str.w	r0, [r8, #8]
 801051a:	4604      	mov	r4, r0
 801051c:	6003      	str	r3, [r0, #0]
 801051e:	f04f 0900 	mov.w	r9, #0
 8010522:	07eb      	lsls	r3, r5, #31
 8010524:	d50a      	bpl.n	801053c <__pow5mult+0x84>
 8010526:	4639      	mov	r1, r7
 8010528:	4622      	mov	r2, r4
 801052a:	4630      	mov	r0, r6
 801052c:	f7ff ff1e 	bl	801036c <__multiply>
 8010530:	4639      	mov	r1, r7
 8010532:	4680      	mov	r8, r0
 8010534:	4630      	mov	r0, r6
 8010536:	f7ff fe47 	bl	80101c8 <_Bfree>
 801053a:	4647      	mov	r7, r8
 801053c:	106d      	asrs	r5, r5, #1
 801053e:	d00b      	beq.n	8010558 <__pow5mult+0xa0>
 8010540:	6820      	ldr	r0, [r4, #0]
 8010542:	b938      	cbnz	r0, 8010554 <__pow5mult+0x9c>
 8010544:	4622      	mov	r2, r4
 8010546:	4621      	mov	r1, r4
 8010548:	4630      	mov	r0, r6
 801054a:	f7ff ff0f 	bl	801036c <__multiply>
 801054e:	6020      	str	r0, [r4, #0]
 8010550:	f8c0 9000 	str.w	r9, [r0]
 8010554:	4604      	mov	r4, r0
 8010556:	e7e4      	b.n	8010522 <__pow5mult+0x6a>
 8010558:	4638      	mov	r0, r7
 801055a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801055e:	bf00      	nop
 8010560:	08012908 	.word	0x08012908
 8010564:	0801272d 	.word	0x0801272d
 8010568:	080127b4 	.word	0x080127b4

0801056c <__lshift>:
 801056c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8010570:	460c      	mov	r4, r1
 8010572:	6849      	ldr	r1, [r1, #4]
 8010574:	6923      	ldr	r3, [r4, #16]
 8010576:	eb03 1862 	add.w	r8, r3, r2, asr #5
 801057a:	68a3      	ldr	r3, [r4, #8]
 801057c:	4607      	mov	r7, r0
 801057e:	4691      	mov	r9, r2
 8010580:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8010584:	f108 0601 	add.w	r6, r8, #1
 8010588:	42b3      	cmp	r3, r6
 801058a:	db0b      	blt.n	80105a4 <__lshift+0x38>
 801058c:	4638      	mov	r0, r7
 801058e:	f7ff fddb 	bl	8010148 <_Balloc>
 8010592:	4605      	mov	r5, r0
 8010594:	b948      	cbnz	r0, 80105aa <__lshift+0x3e>
 8010596:	4602      	mov	r2, r0
 8010598:	4b28      	ldr	r3, [pc, #160]	; (801063c <__lshift+0xd0>)
 801059a:	4829      	ldr	r0, [pc, #164]	; (8010640 <__lshift+0xd4>)
 801059c:	f240 11d9 	movw	r1, #473	; 0x1d9
 80105a0:	f000 faba 	bl	8010b18 <__assert_func>
 80105a4:	3101      	adds	r1, #1
 80105a6:	005b      	lsls	r3, r3, #1
 80105a8:	e7ee      	b.n	8010588 <__lshift+0x1c>
 80105aa:	2300      	movs	r3, #0
 80105ac:	f100 0114 	add.w	r1, r0, #20
 80105b0:	f100 0210 	add.w	r2, r0, #16
 80105b4:	4618      	mov	r0, r3
 80105b6:	4553      	cmp	r3, sl
 80105b8:	db33      	blt.n	8010622 <__lshift+0xb6>
 80105ba:	6920      	ldr	r0, [r4, #16]
 80105bc:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80105c0:	f104 0314 	add.w	r3, r4, #20
 80105c4:	f019 091f 	ands.w	r9, r9, #31
 80105c8:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80105cc:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80105d0:	d02b      	beq.n	801062a <__lshift+0xbe>
 80105d2:	f1c9 0e20 	rsb	lr, r9, #32
 80105d6:	468a      	mov	sl, r1
 80105d8:	2200      	movs	r2, #0
 80105da:	6818      	ldr	r0, [r3, #0]
 80105dc:	fa00 f009 	lsl.w	r0, r0, r9
 80105e0:	4302      	orrs	r2, r0
 80105e2:	f84a 2b04 	str.w	r2, [sl], #4
 80105e6:	f853 2b04 	ldr.w	r2, [r3], #4
 80105ea:	459c      	cmp	ip, r3
 80105ec:	fa22 f20e 	lsr.w	r2, r2, lr
 80105f0:	d8f3      	bhi.n	80105da <__lshift+0x6e>
 80105f2:	ebac 0304 	sub.w	r3, ip, r4
 80105f6:	3b15      	subs	r3, #21
 80105f8:	f023 0303 	bic.w	r3, r3, #3
 80105fc:	3304      	adds	r3, #4
 80105fe:	f104 0015 	add.w	r0, r4, #21
 8010602:	4584      	cmp	ip, r0
 8010604:	bf38      	it	cc
 8010606:	2304      	movcc	r3, #4
 8010608:	50ca      	str	r2, [r1, r3]
 801060a:	b10a      	cbz	r2, 8010610 <__lshift+0xa4>
 801060c:	f108 0602 	add.w	r6, r8, #2
 8010610:	3e01      	subs	r6, #1
 8010612:	4638      	mov	r0, r7
 8010614:	612e      	str	r6, [r5, #16]
 8010616:	4621      	mov	r1, r4
 8010618:	f7ff fdd6 	bl	80101c8 <_Bfree>
 801061c:	4628      	mov	r0, r5
 801061e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8010622:	f842 0f04 	str.w	r0, [r2, #4]!
 8010626:	3301      	adds	r3, #1
 8010628:	e7c5      	b.n	80105b6 <__lshift+0x4a>
 801062a:	3904      	subs	r1, #4
 801062c:	f853 2b04 	ldr.w	r2, [r3], #4
 8010630:	f841 2f04 	str.w	r2, [r1, #4]!
 8010634:	459c      	cmp	ip, r3
 8010636:	d8f9      	bhi.n	801062c <__lshift+0xc0>
 8010638:	e7ea      	b.n	8010610 <__lshift+0xa4>
 801063a:	bf00      	nop
 801063c:	080127a3 	.word	0x080127a3
 8010640:	080127b4 	.word	0x080127b4

08010644 <__mcmp>:
 8010644:	b530      	push	{r4, r5, lr}
 8010646:	6902      	ldr	r2, [r0, #16]
 8010648:	690c      	ldr	r4, [r1, #16]
 801064a:	1b12      	subs	r2, r2, r4
 801064c:	d10e      	bne.n	801066c <__mcmp+0x28>
 801064e:	f100 0314 	add.w	r3, r0, #20
 8010652:	3114      	adds	r1, #20
 8010654:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8010658:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 801065c:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8010660:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8010664:	42a5      	cmp	r5, r4
 8010666:	d003      	beq.n	8010670 <__mcmp+0x2c>
 8010668:	d305      	bcc.n	8010676 <__mcmp+0x32>
 801066a:	2201      	movs	r2, #1
 801066c:	4610      	mov	r0, r2
 801066e:	bd30      	pop	{r4, r5, pc}
 8010670:	4283      	cmp	r3, r0
 8010672:	d3f3      	bcc.n	801065c <__mcmp+0x18>
 8010674:	e7fa      	b.n	801066c <__mcmp+0x28>
 8010676:	f04f 32ff 	mov.w	r2, #4294967295
 801067a:	e7f7      	b.n	801066c <__mcmp+0x28>

0801067c <__mdiff>:
 801067c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010680:	460c      	mov	r4, r1
 8010682:	4606      	mov	r6, r0
 8010684:	4611      	mov	r1, r2
 8010686:	4620      	mov	r0, r4
 8010688:	4617      	mov	r7, r2
 801068a:	f7ff ffdb 	bl	8010644 <__mcmp>
 801068e:	1e05      	subs	r5, r0, #0
 8010690:	d110      	bne.n	80106b4 <__mdiff+0x38>
 8010692:	4629      	mov	r1, r5
 8010694:	4630      	mov	r0, r6
 8010696:	f7ff fd57 	bl	8010148 <_Balloc>
 801069a:	b930      	cbnz	r0, 80106aa <__mdiff+0x2e>
 801069c:	4b39      	ldr	r3, [pc, #228]	; (8010784 <__mdiff+0x108>)
 801069e:	4602      	mov	r2, r0
 80106a0:	f240 2132 	movw	r1, #562	; 0x232
 80106a4:	4838      	ldr	r0, [pc, #224]	; (8010788 <__mdiff+0x10c>)
 80106a6:	f000 fa37 	bl	8010b18 <__assert_func>
 80106aa:	2301      	movs	r3, #1
 80106ac:	e9c0 3504 	strd	r3, r5, [r0, #16]
 80106b0:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80106b4:	bfa4      	itt	ge
 80106b6:	463b      	movge	r3, r7
 80106b8:	4627      	movge	r7, r4
 80106ba:	4630      	mov	r0, r6
 80106bc:	6879      	ldr	r1, [r7, #4]
 80106be:	bfa6      	itte	ge
 80106c0:	461c      	movge	r4, r3
 80106c2:	2500      	movge	r5, #0
 80106c4:	2501      	movlt	r5, #1
 80106c6:	f7ff fd3f 	bl	8010148 <_Balloc>
 80106ca:	b920      	cbnz	r0, 80106d6 <__mdiff+0x5a>
 80106cc:	4b2d      	ldr	r3, [pc, #180]	; (8010784 <__mdiff+0x108>)
 80106ce:	4602      	mov	r2, r0
 80106d0:	f44f 7110 	mov.w	r1, #576	; 0x240
 80106d4:	e7e6      	b.n	80106a4 <__mdiff+0x28>
 80106d6:	693e      	ldr	r6, [r7, #16]
 80106d8:	60c5      	str	r5, [r0, #12]
 80106da:	6925      	ldr	r5, [r4, #16]
 80106dc:	f107 0114 	add.w	r1, r7, #20
 80106e0:	f104 0914 	add.w	r9, r4, #20
 80106e4:	f100 0e14 	add.w	lr, r0, #20
 80106e8:	f107 0210 	add.w	r2, r7, #16
 80106ec:	eb01 0c86 	add.w	ip, r1, r6, lsl #2
 80106f0:	eb09 0585 	add.w	r5, r9, r5, lsl #2
 80106f4:	46f2      	mov	sl, lr
 80106f6:	2700      	movs	r7, #0
 80106f8:	f859 3b04 	ldr.w	r3, [r9], #4
 80106fc:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8010700:	fa1f f883 	uxth.w	r8, r3
 8010704:	fa17 f78b 	uxtah	r7, r7, fp
 8010708:	0c1b      	lsrs	r3, r3, #16
 801070a:	eba7 0808 	sub.w	r8, r7, r8
 801070e:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8010712:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8010716:	fa1f f888 	uxth.w	r8, r8
 801071a:	141f      	asrs	r7, r3, #16
 801071c:	454d      	cmp	r5, r9
 801071e:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8010722:	f84a 3b04 	str.w	r3, [sl], #4
 8010726:	d8e7      	bhi.n	80106f8 <__mdiff+0x7c>
 8010728:	1b2b      	subs	r3, r5, r4
 801072a:	3b15      	subs	r3, #21
 801072c:	f023 0303 	bic.w	r3, r3, #3
 8010730:	3304      	adds	r3, #4
 8010732:	3415      	adds	r4, #21
 8010734:	42a5      	cmp	r5, r4
 8010736:	bf38      	it	cc
 8010738:	2304      	movcc	r3, #4
 801073a:	4419      	add	r1, r3
 801073c:	4473      	add	r3, lr
 801073e:	469e      	mov	lr, r3
 8010740:	460d      	mov	r5, r1
 8010742:	4565      	cmp	r5, ip
 8010744:	d30e      	bcc.n	8010764 <__mdiff+0xe8>
 8010746:	f10c 0203 	add.w	r2, ip, #3
 801074a:	1a52      	subs	r2, r2, r1
 801074c:	f022 0203 	bic.w	r2, r2, #3
 8010750:	3903      	subs	r1, #3
 8010752:	458c      	cmp	ip, r1
 8010754:	bf38      	it	cc
 8010756:	2200      	movcc	r2, #0
 8010758:	441a      	add	r2, r3
 801075a:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 801075e:	b17b      	cbz	r3, 8010780 <__mdiff+0x104>
 8010760:	6106      	str	r6, [r0, #16]
 8010762:	e7a5      	b.n	80106b0 <__mdiff+0x34>
 8010764:	f855 8b04 	ldr.w	r8, [r5], #4
 8010768:	fa17 f488 	uxtah	r4, r7, r8
 801076c:	1422      	asrs	r2, r4, #16
 801076e:	eb02 4218 	add.w	r2, r2, r8, lsr #16
 8010772:	b2a4      	uxth	r4, r4
 8010774:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8010778:	f84e 4b04 	str.w	r4, [lr], #4
 801077c:	1417      	asrs	r7, r2, #16
 801077e:	e7e0      	b.n	8010742 <__mdiff+0xc6>
 8010780:	3e01      	subs	r6, #1
 8010782:	e7ea      	b.n	801075a <__mdiff+0xde>
 8010784:	080127a3 	.word	0x080127a3
 8010788:	080127b4 	.word	0x080127b4

0801078c <__d2b>:
 801078c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8010790:	4689      	mov	r9, r1
 8010792:	2101      	movs	r1, #1
 8010794:	ec57 6b10 	vmov	r6, r7, d0
 8010798:	4690      	mov	r8, r2
 801079a:	f7ff fcd5 	bl	8010148 <_Balloc>
 801079e:	4604      	mov	r4, r0
 80107a0:	b930      	cbnz	r0, 80107b0 <__d2b+0x24>
 80107a2:	4602      	mov	r2, r0
 80107a4:	4b25      	ldr	r3, [pc, #148]	; (801083c <__d2b+0xb0>)
 80107a6:	4826      	ldr	r0, [pc, #152]	; (8010840 <__d2b+0xb4>)
 80107a8:	f240 310a 	movw	r1, #778	; 0x30a
 80107ac:	f000 f9b4 	bl	8010b18 <__assert_func>
 80107b0:	f3c7 550a 	ubfx	r5, r7, #20, #11
 80107b4:	f3c7 0313 	ubfx	r3, r7, #0, #20
 80107b8:	bb35      	cbnz	r5, 8010808 <__d2b+0x7c>
 80107ba:	2e00      	cmp	r6, #0
 80107bc:	9301      	str	r3, [sp, #4]
 80107be:	d028      	beq.n	8010812 <__d2b+0x86>
 80107c0:	4668      	mov	r0, sp
 80107c2:	9600      	str	r6, [sp, #0]
 80107c4:	f7ff fd8c 	bl	80102e0 <__lo0bits>
 80107c8:	9900      	ldr	r1, [sp, #0]
 80107ca:	b300      	cbz	r0, 801080e <__d2b+0x82>
 80107cc:	9a01      	ldr	r2, [sp, #4]
 80107ce:	f1c0 0320 	rsb	r3, r0, #32
 80107d2:	fa02 f303 	lsl.w	r3, r2, r3
 80107d6:	430b      	orrs	r3, r1
 80107d8:	40c2      	lsrs	r2, r0
 80107da:	6163      	str	r3, [r4, #20]
 80107dc:	9201      	str	r2, [sp, #4]
 80107de:	9b01      	ldr	r3, [sp, #4]
 80107e0:	61a3      	str	r3, [r4, #24]
 80107e2:	2b00      	cmp	r3, #0
 80107e4:	bf14      	ite	ne
 80107e6:	2202      	movne	r2, #2
 80107e8:	2201      	moveq	r2, #1
 80107ea:	6122      	str	r2, [r4, #16]
 80107ec:	b1d5      	cbz	r5, 8010824 <__d2b+0x98>
 80107ee:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 80107f2:	4405      	add	r5, r0
 80107f4:	f8c9 5000 	str.w	r5, [r9]
 80107f8:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 80107fc:	f8c8 0000 	str.w	r0, [r8]
 8010800:	4620      	mov	r0, r4
 8010802:	b003      	add	sp, #12
 8010804:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8010808:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 801080c:	e7d5      	b.n	80107ba <__d2b+0x2e>
 801080e:	6161      	str	r1, [r4, #20]
 8010810:	e7e5      	b.n	80107de <__d2b+0x52>
 8010812:	a801      	add	r0, sp, #4
 8010814:	f7ff fd64 	bl	80102e0 <__lo0bits>
 8010818:	9b01      	ldr	r3, [sp, #4]
 801081a:	6163      	str	r3, [r4, #20]
 801081c:	2201      	movs	r2, #1
 801081e:	6122      	str	r2, [r4, #16]
 8010820:	3020      	adds	r0, #32
 8010822:	e7e3      	b.n	80107ec <__d2b+0x60>
 8010824:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8010828:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 801082c:	f8c9 0000 	str.w	r0, [r9]
 8010830:	6918      	ldr	r0, [r3, #16]
 8010832:	f7ff fd35 	bl	80102a0 <__hi0bits>
 8010836:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 801083a:	e7df      	b.n	80107fc <__d2b+0x70>
 801083c:	080127a3 	.word	0x080127a3
 8010840:	080127b4 	.word	0x080127b4

08010844 <_calloc_r>:
 8010844:	b513      	push	{r0, r1, r4, lr}
 8010846:	434a      	muls	r2, r1
 8010848:	4611      	mov	r1, r2
 801084a:	9201      	str	r2, [sp, #4]
 801084c:	f7fe f900 	bl	800ea50 <_malloc_r>
 8010850:	4604      	mov	r4, r0
 8010852:	b118      	cbz	r0, 801085c <_calloc_r+0x18>
 8010854:	9a01      	ldr	r2, [sp, #4]
 8010856:	2100      	movs	r1, #0
 8010858:	f7fe f8a2 	bl	800e9a0 <memset>
 801085c:	4620      	mov	r0, r4
 801085e:	b002      	add	sp, #8
 8010860:	bd10      	pop	{r4, pc}

08010862 <__ssputs_r>:
 8010862:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8010866:	688e      	ldr	r6, [r1, #8]
 8010868:	429e      	cmp	r6, r3
 801086a:	4682      	mov	sl, r0
 801086c:	460c      	mov	r4, r1
 801086e:	4690      	mov	r8, r2
 8010870:	461f      	mov	r7, r3
 8010872:	d838      	bhi.n	80108e6 <__ssputs_r+0x84>
 8010874:	898a      	ldrh	r2, [r1, #12]
 8010876:	f412 6f90 	tst.w	r2, #1152	; 0x480
 801087a:	d032      	beq.n	80108e2 <__ssputs_r+0x80>
 801087c:	6825      	ldr	r5, [r4, #0]
 801087e:	6909      	ldr	r1, [r1, #16]
 8010880:	eba5 0901 	sub.w	r9, r5, r1
 8010884:	6965      	ldr	r5, [r4, #20]
 8010886:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 801088a:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 801088e:	3301      	adds	r3, #1
 8010890:	444b      	add	r3, r9
 8010892:	106d      	asrs	r5, r5, #1
 8010894:	429d      	cmp	r5, r3
 8010896:	bf38      	it	cc
 8010898:	461d      	movcc	r5, r3
 801089a:	0553      	lsls	r3, r2, #21
 801089c:	d531      	bpl.n	8010902 <__ssputs_r+0xa0>
 801089e:	4629      	mov	r1, r5
 80108a0:	f7fe f8d6 	bl	800ea50 <_malloc_r>
 80108a4:	4606      	mov	r6, r0
 80108a6:	b950      	cbnz	r0, 80108be <__ssputs_r+0x5c>
 80108a8:	230c      	movs	r3, #12
 80108aa:	f8ca 3000 	str.w	r3, [sl]
 80108ae:	89a3      	ldrh	r3, [r4, #12]
 80108b0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80108b4:	81a3      	strh	r3, [r4, #12]
 80108b6:	f04f 30ff 	mov.w	r0, #4294967295
 80108ba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80108be:	6921      	ldr	r1, [r4, #16]
 80108c0:	464a      	mov	r2, r9
 80108c2:	f7fe f85f 	bl	800e984 <memcpy>
 80108c6:	89a3      	ldrh	r3, [r4, #12]
 80108c8:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80108cc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80108d0:	81a3      	strh	r3, [r4, #12]
 80108d2:	6126      	str	r6, [r4, #16]
 80108d4:	6165      	str	r5, [r4, #20]
 80108d6:	444e      	add	r6, r9
 80108d8:	eba5 0509 	sub.w	r5, r5, r9
 80108dc:	6026      	str	r6, [r4, #0]
 80108de:	60a5      	str	r5, [r4, #8]
 80108e0:	463e      	mov	r6, r7
 80108e2:	42be      	cmp	r6, r7
 80108e4:	d900      	bls.n	80108e8 <__ssputs_r+0x86>
 80108e6:	463e      	mov	r6, r7
 80108e8:	4632      	mov	r2, r6
 80108ea:	6820      	ldr	r0, [r4, #0]
 80108ec:	4641      	mov	r1, r8
 80108ee:	f000 f958 	bl	8010ba2 <memmove>
 80108f2:	68a3      	ldr	r3, [r4, #8]
 80108f4:	6822      	ldr	r2, [r4, #0]
 80108f6:	1b9b      	subs	r3, r3, r6
 80108f8:	4432      	add	r2, r6
 80108fa:	60a3      	str	r3, [r4, #8]
 80108fc:	6022      	str	r2, [r4, #0]
 80108fe:	2000      	movs	r0, #0
 8010900:	e7db      	b.n	80108ba <__ssputs_r+0x58>
 8010902:	462a      	mov	r2, r5
 8010904:	f000 f967 	bl	8010bd6 <_realloc_r>
 8010908:	4606      	mov	r6, r0
 801090a:	2800      	cmp	r0, #0
 801090c:	d1e1      	bne.n	80108d2 <__ssputs_r+0x70>
 801090e:	6921      	ldr	r1, [r4, #16]
 8010910:	4650      	mov	r0, sl
 8010912:	f7fe f84d 	bl	800e9b0 <_free_r>
 8010916:	e7c7      	b.n	80108a8 <__ssputs_r+0x46>

08010918 <_svfiprintf_r>:
 8010918:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801091c:	4698      	mov	r8, r3
 801091e:	898b      	ldrh	r3, [r1, #12]
 8010920:	061b      	lsls	r3, r3, #24
 8010922:	b09d      	sub	sp, #116	; 0x74
 8010924:	4607      	mov	r7, r0
 8010926:	460d      	mov	r5, r1
 8010928:	4614      	mov	r4, r2
 801092a:	d50e      	bpl.n	801094a <_svfiprintf_r+0x32>
 801092c:	690b      	ldr	r3, [r1, #16]
 801092e:	b963      	cbnz	r3, 801094a <_svfiprintf_r+0x32>
 8010930:	2140      	movs	r1, #64	; 0x40
 8010932:	f7fe f88d 	bl	800ea50 <_malloc_r>
 8010936:	6028      	str	r0, [r5, #0]
 8010938:	6128      	str	r0, [r5, #16]
 801093a:	b920      	cbnz	r0, 8010946 <_svfiprintf_r+0x2e>
 801093c:	230c      	movs	r3, #12
 801093e:	603b      	str	r3, [r7, #0]
 8010940:	f04f 30ff 	mov.w	r0, #4294967295
 8010944:	e0d1      	b.n	8010aea <_svfiprintf_r+0x1d2>
 8010946:	2340      	movs	r3, #64	; 0x40
 8010948:	616b      	str	r3, [r5, #20]
 801094a:	2300      	movs	r3, #0
 801094c:	9309      	str	r3, [sp, #36]	; 0x24
 801094e:	2320      	movs	r3, #32
 8010950:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8010954:	f8cd 800c 	str.w	r8, [sp, #12]
 8010958:	2330      	movs	r3, #48	; 0x30
 801095a:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8010b04 <_svfiprintf_r+0x1ec>
 801095e:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8010962:	f04f 0901 	mov.w	r9, #1
 8010966:	4623      	mov	r3, r4
 8010968:	469a      	mov	sl, r3
 801096a:	f813 2b01 	ldrb.w	r2, [r3], #1
 801096e:	b10a      	cbz	r2, 8010974 <_svfiprintf_r+0x5c>
 8010970:	2a25      	cmp	r2, #37	; 0x25
 8010972:	d1f9      	bne.n	8010968 <_svfiprintf_r+0x50>
 8010974:	ebba 0b04 	subs.w	fp, sl, r4
 8010978:	d00b      	beq.n	8010992 <_svfiprintf_r+0x7a>
 801097a:	465b      	mov	r3, fp
 801097c:	4622      	mov	r2, r4
 801097e:	4629      	mov	r1, r5
 8010980:	4638      	mov	r0, r7
 8010982:	f7ff ff6e 	bl	8010862 <__ssputs_r>
 8010986:	3001      	adds	r0, #1
 8010988:	f000 80aa 	beq.w	8010ae0 <_svfiprintf_r+0x1c8>
 801098c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 801098e:	445a      	add	r2, fp
 8010990:	9209      	str	r2, [sp, #36]	; 0x24
 8010992:	f89a 3000 	ldrb.w	r3, [sl]
 8010996:	2b00      	cmp	r3, #0
 8010998:	f000 80a2 	beq.w	8010ae0 <_svfiprintf_r+0x1c8>
 801099c:	2300      	movs	r3, #0
 801099e:	f04f 32ff 	mov.w	r2, #4294967295
 80109a2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80109a6:	f10a 0a01 	add.w	sl, sl, #1
 80109aa:	9304      	str	r3, [sp, #16]
 80109ac:	9307      	str	r3, [sp, #28]
 80109ae:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80109b2:	931a      	str	r3, [sp, #104]	; 0x68
 80109b4:	4654      	mov	r4, sl
 80109b6:	2205      	movs	r2, #5
 80109b8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80109bc:	4851      	ldr	r0, [pc, #324]	; (8010b04 <_svfiprintf_r+0x1ec>)
 80109be:	f7ef fc0f 	bl	80001e0 <memchr>
 80109c2:	9a04      	ldr	r2, [sp, #16]
 80109c4:	b9d8      	cbnz	r0, 80109fe <_svfiprintf_r+0xe6>
 80109c6:	06d0      	lsls	r0, r2, #27
 80109c8:	bf44      	itt	mi
 80109ca:	2320      	movmi	r3, #32
 80109cc:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80109d0:	0711      	lsls	r1, r2, #28
 80109d2:	bf44      	itt	mi
 80109d4:	232b      	movmi	r3, #43	; 0x2b
 80109d6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80109da:	f89a 3000 	ldrb.w	r3, [sl]
 80109de:	2b2a      	cmp	r3, #42	; 0x2a
 80109e0:	d015      	beq.n	8010a0e <_svfiprintf_r+0xf6>
 80109e2:	9a07      	ldr	r2, [sp, #28]
 80109e4:	4654      	mov	r4, sl
 80109e6:	2000      	movs	r0, #0
 80109e8:	f04f 0c0a 	mov.w	ip, #10
 80109ec:	4621      	mov	r1, r4
 80109ee:	f811 3b01 	ldrb.w	r3, [r1], #1
 80109f2:	3b30      	subs	r3, #48	; 0x30
 80109f4:	2b09      	cmp	r3, #9
 80109f6:	d94e      	bls.n	8010a96 <_svfiprintf_r+0x17e>
 80109f8:	b1b0      	cbz	r0, 8010a28 <_svfiprintf_r+0x110>
 80109fa:	9207      	str	r2, [sp, #28]
 80109fc:	e014      	b.n	8010a28 <_svfiprintf_r+0x110>
 80109fe:	eba0 0308 	sub.w	r3, r0, r8
 8010a02:	fa09 f303 	lsl.w	r3, r9, r3
 8010a06:	4313      	orrs	r3, r2
 8010a08:	9304      	str	r3, [sp, #16]
 8010a0a:	46a2      	mov	sl, r4
 8010a0c:	e7d2      	b.n	80109b4 <_svfiprintf_r+0x9c>
 8010a0e:	9b03      	ldr	r3, [sp, #12]
 8010a10:	1d19      	adds	r1, r3, #4
 8010a12:	681b      	ldr	r3, [r3, #0]
 8010a14:	9103      	str	r1, [sp, #12]
 8010a16:	2b00      	cmp	r3, #0
 8010a18:	bfbb      	ittet	lt
 8010a1a:	425b      	neglt	r3, r3
 8010a1c:	f042 0202 	orrlt.w	r2, r2, #2
 8010a20:	9307      	strge	r3, [sp, #28]
 8010a22:	9307      	strlt	r3, [sp, #28]
 8010a24:	bfb8      	it	lt
 8010a26:	9204      	strlt	r2, [sp, #16]
 8010a28:	7823      	ldrb	r3, [r4, #0]
 8010a2a:	2b2e      	cmp	r3, #46	; 0x2e
 8010a2c:	d10c      	bne.n	8010a48 <_svfiprintf_r+0x130>
 8010a2e:	7863      	ldrb	r3, [r4, #1]
 8010a30:	2b2a      	cmp	r3, #42	; 0x2a
 8010a32:	d135      	bne.n	8010aa0 <_svfiprintf_r+0x188>
 8010a34:	9b03      	ldr	r3, [sp, #12]
 8010a36:	1d1a      	adds	r2, r3, #4
 8010a38:	681b      	ldr	r3, [r3, #0]
 8010a3a:	9203      	str	r2, [sp, #12]
 8010a3c:	2b00      	cmp	r3, #0
 8010a3e:	bfb8      	it	lt
 8010a40:	f04f 33ff 	movlt.w	r3, #4294967295
 8010a44:	3402      	adds	r4, #2
 8010a46:	9305      	str	r3, [sp, #20]
 8010a48:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8010b14 <_svfiprintf_r+0x1fc>
 8010a4c:	7821      	ldrb	r1, [r4, #0]
 8010a4e:	2203      	movs	r2, #3
 8010a50:	4650      	mov	r0, sl
 8010a52:	f7ef fbc5 	bl	80001e0 <memchr>
 8010a56:	b140      	cbz	r0, 8010a6a <_svfiprintf_r+0x152>
 8010a58:	2340      	movs	r3, #64	; 0x40
 8010a5a:	eba0 000a 	sub.w	r0, r0, sl
 8010a5e:	fa03 f000 	lsl.w	r0, r3, r0
 8010a62:	9b04      	ldr	r3, [sp, #16]
 8010a64:	4303      	orrs	r3, r0
 8010a66:	3401      	adds	r4, #1
 8010a68:	9304      	str	r3, [sp, #16]
 8010a6a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8010a6e:	4826      	ldr	r0, [pc, #152]	; (8010b08 <_svfiprintf_r+0x1f0>)
 8010a70:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8010a74:	2206      	movs	r2, #6
 8010a76:	f7ef fbb3 	bl	80001e0 <memchr>
 8010a7a:	2800      	cmp	r0, #0
 8010a7c:	d038      	beq.n	8010af0 <_svfiprintf_r+0x1d8>
 8010a7e:	4b23      	ldr	r3, [pc, #140]	; (8010b0c <_svfiprintf_r+0x1f4>)
 8010a80:	bb1b      	cbnz	r3, 8010aca <_svfiprintf_r+0x1b2>
 8010a82:	9b03      	ldr	r3, [sp, #12]
 8010a84:	3307      	adds	r3, #7
 8010a86:	f023 0307 	bic.w	r3, r3, #7
 8010a8a:	3308      	adds	r3, #8
 8010a8c:	9303      	str	r3, [sp, #12]
 8010a8e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8010a90:	4433      	add	r3, r6
 8010a92:	9309      	str	r3, [sp, #36]	; 0x24
 8010a94:	e767      	b.n	8010966 <_svfiprintf_r+0x4e>
 8010a96:	fb0c 3202 	mla	r2, ip, r2, r3
 8010a9a:	460c      	mov	r4, r1
 8010a9c:	2001      	movs	r0, #1
 8010a9e:	e7a5      	b.n	80109ec <_svfiprintf_r+0xd4>
 8010aa0:	2300      	movs	r3, #0
 8010aa2:	3401      	adds	r4, #1
 8010aa4:	9305      	str	r3, [sp, #20]
 8010aa6:	4619      	mov	r1, r3
 8010aa8:	f04f 0c0a 	mov.w	ip, #10
 8010aac:	4620      	mov	r0, r4
 8010aae:	f810 2b01 	ldrb.w	r2, [r0], #1
 8010ab2:	3a30      	subs	r2, #48	; 0x30
 8010ab4:	2a09      	cmp	r2, #9
 8010ab6:	d903      	bls.n	8010ac0 <_svfiprintf_r+0x1a8>
 8010ab8:	2b00      	cmp	r3, #0
 8010aba:	d0c5      	beq.n	8010a48 <_svfiprintf_r+0x130>
 8010abc:	9105      	str	r1, [sp, #20]
 8010abe:	e7c3      	b.n	8010a48 <_svfiprintf_r+0x130>
 8010ac0:	fb0c 2101 	mla	r1, ip, r1, r2
 8010ac4:	4604      	mov	r4, r0
 8010ac6:	2301      	movs	r3, #1
 8010ac8:	e7f0      	b.n	8010aac <_svfiprintf_r+0x194>
 8010aca:	ab03      	add	r3, sp, #12
 8010acc:	9300      	str	r3, [sp, #0]
 8010ace:	462a      	mov	r2, r5
 8010ad0:	4b0f      	ldr	r3, [pc, #60]	; (8010b10 <_svfiprintf_r+0x1f8>)
 8010ad2:	a904      	add	r1, sp, #16
 8010ad4:	4638      	mov	r0, r7
 8010ad6:	f7fe f8b5 	bl	800ec44 <_printf_float>
 8010ada:	1c42      	adds	r2, r0, #1
 8010adc:	4606      	mov	r6, r0
 8010ade:	d1d6      	bne.n	8010a8e <_svfiprintf_r+0x176>
 8010ae0:	89ab      	ldrh	r3, [r5, #12]
 8010ae2:	065b      	lsls	r3, r3, #25
 8010ae4:	f53f af2c 	bmi.w	8010940 <_svfiprintf_r+0x28>
 8010ae8:	9809      	ldr	r0, [sp, #36]	; 0x24
 8010aea:	b01d      	add	sp, #116	; 0x74
 8010aec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010af0:	ab03      	add	r3, sp, #12
 8010af2:	9300      	str	r3, [sp, #0]
 8010af4:	462a      	mov	r2, r5
 8010af6:	4b06      	ldr	r3, [pc, #24]	; (8010b10 <_svfiprintf_r+0x1f8>)
 8010af8:	a904      	add	r1, sp, #16
 8010afa:	4638      	mov	r0, r7
 8010afc:	f7fe fb46 	bl	800f18c <_printf_i>
 8010b00:	e7eb      	b.n	8010ada <_svfiprintf_r+0x1c2>
 8010b02:	bf00      	nop
 8010b04:	08012914 	.word	0x08012914
 8010b08:	0801291e 	.word	0x0801291e
 8010b0c:	0800ec45 	.word	0x0800ec45
 8010b10:	08010863 	.word	0x08010863
 8010b14:	0801291a 	.word	0x0801291a

08010b18 <__assert_func>:
 8010b18:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8010b1a:	4614      	mov	r4, r2
 8010b1c:	461a      	mov	r2, r3
 8010b1e:	4b09      	ldr	r3, [pc, #36]	; (8010b44 <__assert_func+0x2c>)
 8010b20:	681b      	ldr	r3, [r3, #0]
 8010b22:	4605      	mov	r5, r0
 8010b24:	68d8      	ldr	r0, [r3, #12]
 8010b26:	b14c      	cbz	r4, 8010b3c <__assert_func+0x24>
 8010b28:	4b07      	ldr	r3, [pc, #28]	; (8010b48 <__assert_func+0x30>)
 8010b2a:	9100      	str	r1, [sp, #0]
 8010b2c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8010b30:	4906      	ldr	r1, [pc, #24]	; (8010b4c <__assert_func+0x34>)
 8010b32:	462b      	mov	r3, r5
 8010b34:	f000 f80e 	bl	8010b54 <fiprintf>
 8010b38:	f000 fa9a 	bl	8011070 <abort>
 8010b3c:	4b04      	ldr	r3, [pc, #16]	; (8010b50 <__assert_func+0x38>)
 8010b3e:	461c      	mov	r4, r3
 8010b40:	e7f3      	b.n	8010b2a <__assert_func+0x12>
 8010b42:	bf00      	nop
 8010b44:	2000002c 	.word	0x2000002c
 8010b48:	08012925 	.word	0x08012925
 8010b4c:	08012932 	.word	0x08012932
 8010b50:	08012960 	.word	0x08012960

08010b54 <fiprintf>:
 8010b54:	b40e      	push	{r1, r2, r3}
 8010b56:	b503      	push	{r0, r1, lr}
 8010b58:	4601      	mov	r1, r0
 8010b5a:	ab03      	add	r3, sp, #12
 8010b5c:	4805      	ldr	r0, [pc, #20]	; (8010b74 <fiprintf+0x20>)
 8010b5e:	f853 2b04 	ldr.w	r2, [r3], #4
 8010b62:	6800      	ldr	r0, [r0, #0]
 8010b64:	9301      	str	r3, [sp, #4]
 8010b66:	f000 f885 	bl	8010c74 <_vfiprintf_r>
 8010b6a:	b002      	add	sp, #8
 8010b6c:	f85d eb04 	ldr.w	lr, [sp], #4
 8010b70:	b003      	add	sp, #12
 8010b72:	4770      	bx	lr
 8010b74:	2000002c 	.word	0x2000002c

08010b78 <__retarget_lock_init_recursive>:
 8010b78:	4770      	bx	lr

08010b7a <__retarget_lock_acquire_recursive>:
 8010b7a:	4770      	bx	lr

08010b7c <__retarget_lock_release_recursive>:
 8010b7c:	4770      	bx	lr

08010b7e <__ascii_mbtowc>:
 8010b7e:	b082      	sub	sp, #8
 8010b80:	b901      	cbnz	r1, 8010b84 <__ascii_mbtowc+0x6>
 8010b82:	a901      	add	r1, sp, #4
 8010b84:	b142      	cbz	r2, 8010b98 <__ascii_mbtowc+0x1a>
 8010b86:	b14b      	cbz	r3, 8010b9c <__ascii_mbtowc+0x1e>
 8010b88:	7813      	ldrb	r3, [r2, #0]
 8010b8a:	600b      	str	r3, [r1, #0]
 8010b8c:	7812      	ldrb	r2, [r2, #0]
 8010b8e:	1e10      	subs	r0, r2, #0
 8010b90:	bf18      	it	ne
 8010b92:	2001      	movne	r0, #1
 8010b94:	b002      	add	sp, #8
 8010b96:	4770      	bx	lr
 8010b98:	4610      	mov	r0, r2
 8010b9a:	e7fb      	b.n	8010b94 <__ascii_mbtowc+0x16>
 8010b9c:	f06f 0001 	mvn.w	r0, #1
 8010ba0:	e7f8      	b.n	8010b94 <__ascii_mbtowc+0x16>

08010ba2 <memmove>:
 8010ba2:	4288      	cmp	r0, r1
 8010ba4:	b510      	push	{r4, lr}
 8010ba6:	eb01 0402 	add.w	r4, r1, r2
 8010baa:	d902      	bls.n	8010bb2 <memmove+0x10>
 8010bac:	4284      	cmp	r4, r0
 8010bae:	4623      	mov	r3, r4
 8010bb0:	d807      	bhi.n	8010bc2 <memmove+0x20>
 8010bb2:	1e43      	subs	r3, r0, #1
 8010bb4:	42a1      	cmp	r1, r4
 8010bb6:	d008      	beq.n	8010bca <memmove+0x28>
 8010bb8:	f811 2b01 	ldrb.w	r2, [r1], #1
 8010bbc:	f803 2f01 	strb.w	r2, [r3, #1]!
 8010bc0:	e7f8      	b.n	8010bb4 <memmove+0x12>
 8010bc2:	4402      	add	r2, r0
 8010bc4:	4601      	mov	r1, r0
 8010bc6:	428a      	cmp	r2, r1
 8010bc8:	d100      	bne.n	8010bcc <memmove+0x2a>
 8010bca:	bd10      	pop	{r4, pc}
 8010bcc:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8010bd0:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8010bd4:	e7f7      	b.n	8010bc6 <memmove+0x24>

08010bd6 <_realloc_r>:
 8010bd6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010bd8:	4607      	mov	r7, r0
 8010bda:	4614      	mov	r4, r2
 8010bdc:	460e      	mov	r6, r1
 8010bde:	b921      	cbnz	r1, 8010bea <_realloc_r+0x14>
 8010be0:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8010be4:	4611      	mov	r1, r2
 8010be6:	f7fd bf33 	b.w	800ea50 <_malloc_r>
 8010bea:	b922      	cbnz	r2, 8010bf6 <_realloc_r+0x20>
 8010bec:	f7fd fee0 	bl	800e9b0 <_free_r>
 8010bf0:	4625      	mov	r5, r4
 8010bf2:	4628      	mov	r0, r5
 8010bf4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8010bf6:	f000 fc5f 	bl	80114b8 <_malloc_usable_size_r>
 8010bfa:	42a0      	cmp	r0, r4
 8010bfc:	d20f      	bcs.n	8010c1e <_realloc_r+0x48>
 8010bfe:	4621      	mov	r1, r4
 8010c00:	4638      	mov	r0, r7
 8010c02:	f7fd ff25 	bl	800ea50 <_malloc_r>
 8010c06:	4605      	mov	r5, r0
 8010c08:	2800      	cmp	r0, #0
 8010c0a:	d0f2      	beq.n	8010bf2 <_realloc_r+0x1c>
 8010c0c:	4631      	mov	r1, r6
 8010c0e:	4622      	mov	r2, r4
 8010c10:	f7fd feb8 	bl	800e984 <memcpy>
 8010c14:	4631      	mov	r1, r6
 8010c16:	4638      	mov	r0, r7
 8010c18:	f7fd feca 	bl	800e9b0 <_free_r>
 8010c1c:	e7e9      	b.n	8010bf2 <_realloc_r+0x1c>
 8010c1e:	4635      	mov	r5, r6
 8010c20:	e7e7      	b.n	8010bf2 <_realloc_r+0x1c>

08010c22 <__sfputc_r>:
 8010c22:	6893      	ldr	r3, [r2, #8]
 8010c24:	3b01      	subs	r3, #1
 8010c26:	2b00      	cmp	r3, #0
 8010c28:	b410      	push	{r4}
 8010c2a:	6093      	str	r3, [r2, #8]
 8010c2c:	da08      	bge.n	8010c40 <__sfputc_r+0x1e>
 8010c2e:	6994      	ldr	r4, [r2, #24]
 8010c30:	42a3      	cmp	r3, r4
 8010c32:	db01      	blt.n	8010c38 <__sfputc_r+0x16>
 8010c34:	290a      	cmp	r1, #10
 8010c36:	d103      	bne.n	8010c40 <__sfputc_r+0x1e>
 8010c38:	f85d 4b04 	ldr.w	r4, [sp], #4
 8010c3c:	f000 b94a 	b.w	8010ed4 <__swbuf_r>
 8010c40:	6813      	ldr	r3, [r2, #0]
 8010c42:	1c58      	adds	r0, r3, #1
 8010c44:	6010      	str	r0, [r2, #0]
 8010c46:	7019      	strb	r1, [r3, #0]
 8010c48:	4608      	mov	r0, r1
 8010c4a:	f85d 4b04 	ldr.w	r4, [sp], #4
 8010c4e:	4770      	bx	lr

08010c50 <__sfputs_r>:
 8010c50:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010c52:	4606      	mov	r6, r0
 8010c54:	460f      	mov	r7, r1
 8010c56:	4614      	mov	r4, r2
 8010c58:	18d5      	adds	r5, r2, r3
 8010c5a:	42ac      	cmp	r4, r5
 8010c5c:	d101      	bne.n	8010c62 <__sfputs_r+0x12>
 8010c5e:	2000      	movs	r0, #0
 8010c60:	e007      	b.n	8010c72 <__sfputs_r+0x22>
 8010c62:	f814 1b01 	ldrb.w	r1, [r4], #1
 8010c66:	463a      	mov	r2, r7
 8010c68:	4630      	mov	r0, r6
 8010c6a:	f7ff ffda 	bl	8010c22 <__sfputc_r>
 8010c6e:	1c43      	adds	r3, r0, #1
 8010c70:	d1f3      	bne.n	8010c5a <__sfputs_r+0xa>
 8010c72:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08010c74 <_vfiprintf_r>:
 8010c74:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010c78:	460d      	mov	r5, r1
 8010c7a:	b09d      	sub	sp, #116	; 0x74
 8010c7c:	4614      	mov	r4, r2
 8010c7e:	4698      	mov	r8, r3
 8010c80:	4606      	mov	r6, r0
 8010c82:	b118      	cbz	r0, 8010c8c <_vfiprintf_r+0x18>
 8010c84:	6983      	ldr	r3, [r0, #24]
 8010c86:	b90b      	cbnz	r3, 8010c8c <_vfiprintf_r+0x18>
 8010c88:	f000 fb14 	bl	80112b4 <__sinit>
 8010c8c:	4b89      	ldr	r3, [pc, #548]	; (8010eb4 <_vfiprintf_r+0x240>)
 8010c8e:	429d      	cmp	r5, r3
 8010c90:	d11b      	bne.n	8010cca <_vfiprintf_r+0x56>
 8010c92:	6875      	ldr	r5, [r6, #4]
 8010c94:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8010c96:	07d9      	lsls	r1, r3, #31
 8010c98:	d405      	bmi.n	8010ca6 <_vfiprintf_r+0x32>
 8010c9a:	89ab      	ldrh	r3, [r5, #12]
 8010c9c:	059a      	lsls	r2, r3, #22
 8010c9e:	d402      	bmi.n	8010ca6 <_vfiprintf_r+0x32>
 8010ca0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8010ca2:	f7ff ff6a 	bl	8010b7a <__retarget_lock_acquire_recursive>
 8010ca6:	89ab      	ldrh	r3, [r5, #12]
 8010ca8:	071b      	lsls	r3, r3, #28
 8010caa:	d501      	bpl.n	8010cb0 <_vfiprintf_r+0x3c>
 8010cac:	692b      	ldr	r3, [r5, #16]
 8010cae:	b9eb      	cbnz	r3, 8010cec <_vfiprintf_r+0x78>
 8010cb0:	4629      	mov	r1, r5
 8010cb2:	4630      	mov	r0, r6
 8010cb4:	f000 f96e 	bl	8010f94 <__swsetup_r>
 8010cb8:	b1c0      	cbz	r0, 8010cec <_vfiprintf_r+0x78>
 8010cba:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8010cbc:	07dc      	lsls	r4, r3, #31
 8010cbe:	d50e      	bpl.n	8010cde <_vfiprintf_r+0x6a>
 8010cc0:	f04f 30ff 	mov.w	r0, #4294967295
 8010cc4:	b01d      	add	sp, #116	; 0x74
 8010cc6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010cca:	4b7b      	ldr	r3, [pc, #492]	; (8010eb8 <_vfiprintf_r+0x244>)
 8010ccc:	429d      	cmp	r5, r3
 8010cce:	d101      	bne.n	8010cd4 <_vfiprintf_r+0x60>
 8010cd0:	68b5      	ldr	r5, [r6, #8]
 8010cd2:	e7df      	b.n	8010c94 <_vfiprintf_r+0x20>
 8010cd4:	4b79      	ldr	r3, [pc, #484]	; (8010ebc <_vfiprintf_r+0x248>)
 8010cd6:	429d      	cmp	r5, r3
 8010cd8:	bf08      	it	eq
 8010cda:	68f5      	ldreq	r5, [r6, #12]
 8010cdc:	e7da      	b.n	8010c94 <_vfiprintf_r+0x20>
 8010cde:	89ab      	ldrh	r3, [r5, #12]
 8010ce0:	0598      	lsls	r0, r3, #22
 8010ce2:	d4ed      	bmi.n	8010cc0 <_vfiprintf_r+0x4c>
 8010ce4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8010ce6:	f7ff ff49 	bl	8010b7c <__retarget_lock_release_recursive>
 8010cea:	e7e9      	b.n	8010cc0 <_vfiprintf_r+0x4c>
 8010cec:	2300      	movs	r3, #0
 8010cee:	9309      	str	r3, [sp, #36]	; 0x24
 8010cf0:	2320      	movs	r3, #32
 8010cf2:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8010cf6:	f8cd 800c 	str.w	r8, [sp, #12]
 8010cfa:	2330      	movs	r3, #48	; 0x30
 8010cfc:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8010ec0 <_vfiprintf_r+0x24c>
 8010d00:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8010d04:	f04f 0901 	mov.w	r9, #1
 8010d08:	4623      	mov	r3, r4
 8010d0a:	469a      	mov	sl, r3
 8010d0c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8010d10:	b10a      	cbz	r2, 8010d16 <_vfiprintf_r+0xa2>
 8010d12:	2a25      	cmp	r2, #37	; 0x25
 8010d14:	d1f9      	bne.n	8010d0a <_vfiprintf_r+0x96>
 8010d16:	ebba 0b04 	subs.w	fp, sl, r4
 8010d1a:	d00b      	beq.n	8010d34 <_vfiprintf_r+0xc0>
 8010d1c:	465b      	mov	r3, fp
 8010d1e:	4622      	mov	r2, r4
 8010d20:	4629      	mov	r1, r5
 8010d22:	4630      	mov	r0, r6
 8010d24:	f7ff ff94 	bl	8010c50 <__sfputs_r>
 8010d28:	3001      	adds	r0, #1
 8010d2a:	f000 80aa 	beq.w	8010e82 <_vfiprintf_r+0x20e>
 8010d2e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8010d30:	445a      	add	r2, fp
 8010d32:	9209      	str	r2, [sp, #36]	; 0x24
 8010d34:	f89a 3000 	ldrb.w	r3, [sl]
 8010d38:	2b00      	cmp	r3, #0
 8010d3a:	f000 80a2 	beq.w	8010e82 <_vfiprintf_r+0x20e>
 8010d3e:	2300      	movs	r3, #0
 8010d40:	f04f 32ff 	mov.w	r2, #4294967295
 8010d44:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8010d48:	f10a 0a01 	add.w	sl, sl, #1
 8010d4c:	9304      	str	r3, [sp, #16]
 8010d4e:	9307      	str	r3, [sp, #28]
 8010d50:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8010d54:	931a      	str	r3, [sp, #104]	; 0x68
 8010d56:	4654      	mov	r4, sl
 8010d58:	2205      	movs	r2, #5
 8010d5a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8010d5e:	4858      	ldr	r0, [pc, #352]	; (8010ec0 <_vfiprintf_r+0x24c>)
 8010d60:	f7ef fa3e 	bl	80001e0 <memchr>
 8010d64:	9a04      	ldr	r2, [sp, #16]
 8010d66:	b9d8      	cbnz	r0, 8010da0 <_vfiprintf_r+0x12c>
 8010d68:	06d1      	lsls	r1, r2, #27
 8010d6a:	bf44      	itt	mi
 8010d6c:	2320      	movmi	r3, #32
 8010d6e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8010d72:	0713      	lsls	r3, r2, #28
 8010d74:	bf44      	itt	mi
 8010d76:	232b      	movmi	r3, #43	; 0x2b
 8010d78:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8010d7c:	f89a 3000 	ldrb.w	r3, [sl]
 8010d80:	2b2a      	cmp	r3, #42	; 0x2a
 8010d82:	d015      	beq.n	8010db0 <_vfiprintf_r+0x13c>
 8010d84:	9a07      	ldr	r2, [sp, #28]
 8010d86:	4654      	mov	r4, sl
 8010d88:	2000      	movs	r0, #0
 8010d8a:	f04f 0c0a 	mov.w	ip, #10
 8010d8e:	4621      	mov	r1, r4
 8010d90:	f811 3b01 	ldrb.w	r3, [r1], #1
 8010d94:	3b30      	subs	r3, #48	; 0x30
 8010d96:	2b09      	cmp	r3, #9
 8010d98:	d94e      	bls.n	8010e38 <_vfiprintf_r+0x1c4>
 8010d9a:	b1b0      	cbz	r0, 8010dca <_vfiprintf_r+0x156>
 8010d9c:	9207      	str	r2, [sp, #28]
 8010d9e:	e014      	b.n	8010dca <_vfiprintf_r+0x156>
 8010da0:	eba0 0308 	sub.w	r3, r0, r8
 8010da4:	fa09 f303 	lsl.w	r3, r9, r3
 8010da8:	4313      	orrs	r3, r2
 8010daa:	9304      	str	r3, [sp, #16]
 8010dac:	46a2      	mov	sl, r4
 8010dae:	e7d2      	b.n	8010d56 <_vfiprintf_r+0xe2>
 8010db0:	9b03      	ldr	r3, [sp, #12]
 8010db2:	1d19      	adds	r1, r3, #4
 8010db4:	681b      	ldr	r3, [r3, #0]
 8010db6:	9103      	str	r1, [sp, #12]
 8010db8:	2b00      	cmp	r3, #0
 8010dba:	bfbb      	ittet	lt
 8010dbc:	425b      	neglt	r3, r3
 8010dbe:	f042 0202 	orrlt.w	r2, r2, #2
 8010dc2:	9307      	strge	r3, [sp, #28]
 8010dc4:	9307      	strlt	r3, [sp, #28]
 8010dc6:	bfb8      	it	lt
 8010dc8:	9204      	strlt	r2, [sp, #16]
 8010dca:	7823      	ldrb	r3, [r4, #0]
 8010dcc:	2b2e      	cmp	r3, #46	; 0x2e
 8010dce:	d10c      	bne.n	8010dea <_vfiprintf_r+0x176>
 8010dd0:	7863      	ldrb	r3, [r4, #1]
 8010dd2:	2b2a      	cmp	r3, #42	; 0x2a
 8010dd4:	d135      	bne.n	8010e42 <_vfiprintf_r+0x1ce>
 8010dd6:	9b03      	ldr	r3, [sp, #12]
 8010dd8:	1d1a      	adds	r2, r3, #4
 8010dda:	681b      	ldr	r3, [r3, #0]
 8010ddc:	9203      	str	r2, [sp, #12]
 8010dde:	2b00      	cmp	r3, #0
 8010de0:	bfb8      	it	lt
 8010de2:	f04f 33ff 	movlt.w	r3, #4294967295
 8010de6:	3402      	adds	r4, #2
 8010de8:	9305      	str	r3, [sp, #20]
 8010dea:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8010ed0 <_vfiprintf_r+0x25c>
 8010dee:	7821      	ldrb	r1, [r4, #0]
 8010df0:	2203      	movs	r2, #3
 8010df2:	4650      	mov	r0, sl
 8010df4:	f7ef f9f4 	bl	80001e0 <memchr>
 8010df8:	b140      	cbz	r0, 8010e0c <_vfiprintf_r+0x198>
 8010dfa:	2340      	movs	r3, #64	; 0x40
 8010dfc:	eba0 000a 	sub.w	r0, r0, sl
 8010e00:	fa03 f000 	lsl.w	r0, r3, r0
 8010e04:	9b04      	ldr	r3, [sp, #16]
 8010e06:	4303      	orrs	r3, r0
 8010e08:	3401      	adds	r4, #1
 8010e0a:	9304      	str	r3, [sp, #16]
 8010e0c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8010e10:	482c      	ldr	r0, [pc, #176]	; (8010ec4 <_vfiprintf_r+0x250>)
 8010e12:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8010e16:	2206      	movs	r2, #6
 8010e18:	f7ef f9e2 	bl	80001e0 <memchr>
 8010e1c:	2800      	cmp	r0, #0
 8010e1e:	d03f      	beq.n	8010ea0 <_vfiprintf_r+0x22c>
 8010e20:	4b29      	ldr	r3, [pc, #164]	; (8010ec8 <_vfiprintf_r+0x254>)
 8010e22:	bb1b      	cbnz	r3, 8010e6c <_vfiprintf_r+0x1f8>
 8010e24:	9b03      	ldr	r3, [sp, #12]
 8010e26:	3307      	adds	r3, #7
 8010e28:	f023 0307 	bic.w	r3, r3, #7
 8010e2c:	3308      	adds	r3, #8
 8010e2e:	9303      	str	r3, [sp, #12]
 8010e30:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8010e32:	443b      	add	r3, r7
 8010e34:	9309      	str	r3, [sp, #36]	; 0x24
 8010e36:	e767      	b.n	8010d08 <_vfiprintf_r+0x94>
 8010e38:	fb0c 3202 	mla	r2, ip, r2, r3
 8010e3c:	460c      	mov	r4, r1
 8010e3e:	2001      	movs	r0, #1
 8010e40:	e7a5      	b.n	8010d8e <_vfiprintf_r+0x11a>
 8010e42:	2300      	movs	r3, #0
 8010e44:	3401      	adds	r4, #1
 8010e46:	9305      	str	r3, [sp, #20]
 8010e48:	4619      	mov	r1, r3
 8010e4a:	f04f 0c0a 	mov.w	ip, #10
 8010e4e:	4620      	mov	r0, r4
 8010e50:	f810 2b01 	ldrb.w	r2, [r0], #1
 8010e54:	3a30      	subs	r2, #48	; 0x30
 8010e56:	2a09      	cmp	r2, #9
 8010e58:	d903      	bls.n	8010e62 <_vfiprintf_r+0x1ee>
 8010e5a:	2b00      	cmp	r3, #0
 8010e5c:	d0c5      	beq.n	8010dea <_vfiprintf_r+0x176>
 8010e5e:	9105      	str	r1, [sp, #20]
 8010e60:	e7c3      	b.n	8010dea <_vfiprintf_r+0x176>
 8010e62:	fb0c 2101 	mla	r1, ip, r1, r2
 8010e66:	4604      	mov	r4, r0
 8010e68:	2301      	movs	r3, #1
 8010e6a:	e7f0      	b.n	8010e4e <_vfiprintf_r+0x1da>
 8010e6c:	ab03      	add	r3, sp, #12
 8010e6e:	9300      	str	r3, [sp, #0]
 8010e70:	462a      	mov	r2, r5
 8010e72:	4b16      	ldr	r3, [pc, #88]	; (8010ecc <_vfiprintf_r+0x258>)
 8010e74:	a904      	add	r1, sp, #16
 8010e76:	4630      	mov	r0, r6
 8010e78:	f7fd fee4 	bl	800ec44 <_printf_float>
 8010e7c:	4607      	mov	r7, r0
 8010e7e:	1c78      	adds	r0, r7, #1
 8010e80:	d1d6      	bne.n	8010e30 <_vfiprintf_r+0x1bc>
 8010e82:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8010e84:	07d9      	lsls	r1, r3, #31
 8010e86:	d405      	bmi.n	8010e94 <_vfiprintf_r+0x220>
 8010e88:	89ab      	ldrh	r3, [r5, #12]
 8010e8a:	059a      	lsls	r2, r3, #22
 8010e8c:	d402      	bmi.n	8010e94 <_vfiprintf_r+0x220>
 8010e8e:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8010e90:	f7ff fe74 	bl	8010b7c <__retarget_lock_release_recursive>
 8010e94:	89ab      	ldrh	r3, [r5, #12]
 8010e96:	065b      	lsls	r3, r3, #25
 8010e98:	f53f af12 	bmi.w	8010cc0 <_vfiprintf_r+0x4c>
 8010e9c:	9809      	ldr	r0, [sp, #36]	; 0x24
 8010e9e:	e711      	b.n	8010cc4 <_vfiprintf_r+0x50>
 8010ea0:	ab03      	add	r3, sp, #12
 8010ea2:	9300      	str	r3, [sp, #0]
 8010ea4:	462a      	mov	r2, r5
 8010ea6:	4b09      	ldr	r3, [pc, #36]	; (8010ecc <_vfiprintf_r+0x258>)
 8010ea8:	a904      	add	r1, sp, #16
 8010eaa:	4630      	mov	r0, r6
 8010eac:	f7fe f96e 	bl	800f18c <_printf_i>
 8010eb0:	e7e4      	b.n	8010e7c <_vfiprintf_r+0x208>
 8010eb2:	bf00      	nop
 8010eb4:	08012a8c 	.word	0x08012a8c
 8010eb8:	08012aac 	.word	0x08012aac
 8010ebc:	08012a6c 	.word	0x08012a6c
 8010ec0:	08012914 	.word	0x08012914
 8010ec4:	0801291e 	.word	0x0801291e
 8010ec8:	0800ec45 	.word	0x0800ec45
 8010ecc:	08010c51 	.word	0x08010c51
 8010ed0:	0801291a 	.word	0x0801291a

08010ed4 <__swbuf_r>:
 8010ed4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010ed6:	460e      	mov	r6, r1
 8010ed8:	4614      	mov	r4, r2
 8010eda:	4605      	mov	r5, r0
 8010edc:	b118      	cbz	r0, 8010ee6 <__swbuf_r+0x12>
 8010ede:	6983      	ldr	r3, [r0, #24]
 8010ee0:	b90b      	cbnz	r3, 8010ee6 <__swbuf_r+0x12>
 8010ee2:	f000 f9e7 	bl	80112b4 <__sinit>
 8010ee6:	4b21      	ldr	r3, [pc, #132]	; (8010f6c <__swbuf_r+0x98>)
 8010ee8:	429c      	cmp	r4, r3
 8010eea:	d12b      	bne.n	8010f44 <__swbuf_r+0x70>
 8010eec:	686c      	ldr	r4, [r5, #4]
 8010eee:	69a3      	ldr	r3, [r4, #24]
 8010ef0:	60a3      	str	r3, [r4, #8]
 8010ef2:	89a3      	ldrh	r3, [r4, #12]
 8010ef4:	071a      	lsls	r2, r3, #28
 8010ef6:	d52f      	bpl.n	8010f58 <__swbuf_r+0x84>
 8010ef8:	6923      	ldr	r3, [r4, #16]
 8010efa:	b36b      	cbz	r3, 8010f58 <__swbuf_r+0x84>
 8010efc:	6923      	ldr	r3, [r4, #16]
 8010efe:	6820      	ldr	r0, [r4, #0]
 8010f00:	1ac0      	subs	r0, r0, r3
 8010f02:	6963      	ldr	r3, [r4, #20]
 8010f04:	b2f6      	uxtb	r6, r6
 8010f06:	4283      	cmp	r3, r0
 8010f08:	4637      	mov	r7, r6
 8010f0a:	dc04      	bgt.n	8010f16 <__swbuf_r+0x42>
 8010f0c:	4621      	mov	r1, r4
 8010f0e:	4628      	mov	r0, r5
 8010f10:	f000 f93c 	bl	801118c <_fflush_r>
 8010f14:	bb30      	cbnz	r0, 8010f64 <__swbuf_r+0x90>
 8010f16:	68a3      	ldr	r3, [r4, #8]
 8010f18:	3b01      	subs	r3, #1
 8010f1a:	60a3      	str	r3, [r4, #8]
 8010f1c:	6823      	ldr	r3, [r4, #0]
 8010f1e:	1c5a      	adds	r2, r3, #1
 8010f20:	6022      	str	r2, [r4, #0]
 8010f22:	701e      	strb	r6, [r3, #0]
 8010f24:	6963      	ldr	r3, [r4, #20]
 8010f26:	3001      	adds	r0, #1
 8010f28:	4283      	cmp	r3, r0
 8010f2a:	d004      	beq.n	8010f36 <__swbuf_r+0x62>
 8010f2c:	89a3      	ldrh	r3, [r4, #12]
 8010f2e:	07db      	lsls	r3, r3, #31
 8010f30:	d506      	bpl.n	8010f40 <__swbuf_r+0x6c>
 8010f32:	2e0a      	cmp	r6, #10
 8010f34:	d104      	bne.n	8010f40 <__swbuf_r+0x6c>
 8010f36:	4621      	mov	r1, r4
 8010f38:	4628      	mov	r0, r5
 8010f3a:	f000 f927 	bl	801118c <_fflush_r>
 8010f3e:	b988      	cbnz	r0, 8010f64 <__swbuf_r+0x90>
 8010f40:	4638      	mov	r0, r7
 8010f42:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8010f44:	4b0a      	ldr	r3, [pc, #40]	; (8010f70 <__swbuf_r+0x9c>)
 8010f46:	429c      	cmp	r4, r3
 8010f48:	d101      	bne.n	8010f4e <__swbuf_r+0x7a>
 8010f4a:	68ac      	ldr	r4, [r5, #8]
 8010f4c:	e7cf      	b.n	8010eee <__swbuf_r+0x1a>
 8010f4e:	4b09      	ldr	r3, [pc, #36]	; (8010f74 <__swbuf_r+0xa0>)
 8010f50:	429c      	cmp	r4, r3
 8010f52:	bf08      	it	eq
 8010f54:	68ec      	ldreq	r4, [r5, #12]
 8010f56:	e7ca      	b.n	8010eee <__swbuf_r+0x1a>
 8010f58:	4621      	mov	r1, r4
 8010f5a:	4628      	mov	r0, r5
 8010f5c:	f000 f81a 	bl	8010f94 <__swsetup_r>
 8010f60:	2800      	cmp	r0, #0
 8010f62:	d0cb      	beq.n	8010efc <__swbuf_r+0x28>
 8010f64:	f04f 37ff 	mov.w	r7, #4294967295
 8010f68:	e7ea      	b.n	8010f40 <__swbuf_r+0x6c>
 8010f6a:	bf00      	nop
 8010f6c:	08012a8c 	.word	0x08012a8c
 8010f70:	08012aac 	.word	0x08012aac
 8010f74:	08012a6c 	.word	0x08012a6c

08010f78 <__ascii_wctomb>:
 8010f78:	b149      	cbz	r1, 8010f8e <__ascii_wctomb+0x16>
 8010f7a:	2aff      	cmp	r2, #255	; 0xff
 8010f7c:	bf85      	ittet	hi
 8010f7e:	238a      	movhi	r3, #138	; 0x8a
 8010f80:	6003      	strhi	r3, [r0, #0]
 8010f82:	700a      	strbls	r2, [r1, #0]
 8010f84:	f04f 30ff 	movhi.w	r0, #4294967295
 8010f88:	bf98      	it	ls
 8010f8a:	2001      	movls	r0, #1
 8010f8c:	4770      	bx	lr
 8010f8e:	4608      	mov	r0, r1
 8010f90:	4770      	bx	lr
	...

08010f94 <__swsetup_r>:
 8010f94:	4b32      	ldr	r3, [pc, #200]	; (8011060 <__swsetup_r+0xcc>)
 8010f96:	b570      	push	{r4, r5, r6, lr}
 8010f98:	681d      	ldr	r5, [r3, #0]
 8010f9a:	4606      	mov	r6, r0
 8010f9c:	460c      	mov	r4, r1
 8010f9e:	b125      	cbz	r5, 8010faa <__swsetup_r+0x16>
 8010fa0:	69ab      	ldr	r3, [r5, #24]
 8010fa2:	b913      	cbnz	r3, 8010faa <__swsetup_r+0x16>
 8010fa4:	4628      	mov	r0, r5
 8010fa6:	f000 f985 	bl	80112b4 <__sinit>
 8010faa:	4b2e      	ldr	r3, [pc, #184]	; (8011064 <__swsetup_r+0xd0>)
 8010fac:	429c      	cmp	r4, r3
 8010fae:	d10f      	bne.n	8010fd0 <__swsetup_r+0x3c>
 8010fb0:	686c      	ldr	r4, [r5, #4]
 8010fb2:	89a3      	ldrh	r3, [r4, #12]
 8010fb4:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8010fb8:	0719      	lsls	r1, r3, #28
 8010fba:	d42c      	bmi.n	8011016 <__swsetup_r+0x82>
 8010fbc:	06dd      	lsls	r5, r3, #27
 8010fbe:	d411      	bmi.n	8010fe4 <__swsetup_r+0x50>
 8010fc0:	2309      	movs	r3, #9
 8010fc2:	6033      	str	r3, [r6, #0]
 8010fc4:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8010fc8:	81a3      	strh	r3, [r4, #12]
 8010fca:	f04f 30ff 	mov.w	r0, #4294967295
 8010fce:	e03e      	b.n	801104e <__swsetup_r+0xba>
 8010fd0:	4b25      	ldr	r3, [pc, #148]	; (8011068 <__swsetup_r+0xd4>)
 8010fd2:	429c      	cmp	r4, r3
 8010fd4:	d101      	bne.n	8010fda <__swsetup_r+0x46>
 8010fd6:	68ac      	ldr	r4, [r5, #8]
 8010fd8:	e7eb      	b.n	8010fb2 <__swsetup_r+0x1e>
 8010fda:	4b24      	ldr	r3, [pc, #144]	; (801106c <__swsetup_r+0xd8>)
 8010fdc:	429c      	cmp	r4, r3
 8010fde:	bf08      	it	eq
 8010fe0:	68ec      	ldreq	r4, [r5, #12]
 8010fe2:	e7e6      	b.n	8010fb2 <__swsetup_r+0x1e>
 8010fe4:	0758      	lsls	r0, r3, #29
 8010fe6:	d512      	bpl.n	801100e <__swsetup_r+0x7a>
 8010fe8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8010fea:	b141      	cbz	r1, 8010ffe <__swsetup_r+0x6a>
 8010fec:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8010ff0:	4299      	cmp	r1, r3
 8010ff2:	d002      	beq.n	8010ffa <__swsetup_r+0x66>
 8010ff4:	4630      	mov	r0, r6
 8010ff6:	f7fd fcdb 	bl	800e9b0 <_free_r>
 8010ffa:	2300      	movs	r3, #0
 8010ffc:	6363      	str	r3, [r4, #52]	; 0x34
 8010ffe:	89a3      	ldrh	r3, [r4, #12]
 8011000:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8011004:	81a3      	strh	r3, [r4, #12]
 8011006:	2300      	movs	r3, #0
 8011008:	6063      	str	r3, [r4, #4]
 801100a:	6923      	ldr	r3, [r4, #16]
 801100c:	6023      	str	r3, [r4, #0]
 801100e:	89a3      	ldrh	r3, [r4, #12]
 8011010:	f043 0308 	orr.w	r3, r3, #8
 8011014:	81a3      	strh	r3, [r4, #12]
 8011016:	6923      	ldr	r3, [r4, #16]
 8011018:	b94b      	cbnz	r3, 801102e <__swsetup_r+0x9a>
 801101a:	89a3      	ldrh	r3, [r4, #12]
 801101c:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8011020:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8011024:	d003      	beq.n	801102e <__swsetup_r+0x9a>
 8011026:	4621      	mov	r1, r4
 8011028:	4630      	mov	r0, r6
 801102a:	f000 fa05 	bl	8011438 <__smakebuf_r>
 801102e:	89a0      	ldrh	r0, [r4, #12]
 8011030:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8011034:	f010 0301 	ands.w	r3, r0, #1
 8011038:	d00a      	beq.n	8011050 <__swsetup_r+0xbc>
 801103a:	2300      	movs	r3, #0
 801103c:	60a3      	str	r3, [r4, #8]
 801103e:	6963      	ldr	r3, [r4, #20]
 8011040:	425b      	negs	r3, r3
 8011042:	61a3      	str	r3, [r4, #24]
 8011044:	6923      	ldr	r3, [r4, #16]
 8011046:	b943      	cbnz	r3, 801105a <__swsetup_r+0xc6>
 8011048:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 801104c:	d1ba      	bne.n	8010fc4 <__swsetup_r+0x30>
 801104e:	bd70      	pop	{r4, r5, r6, pc}
 8011050:	0781      	lsls	r1, r0, #30
 8011052:	bf58      	it	pl
 8011054:	6963      	ldrpl	r3, [r4, #20]
 8011056:	60a3      	str	r3, [r4, #8]
 8011058:	e7f4      	b.n	8011044 <__swsetup_r+0xb0>
 801105a:	2000      	movs	r0, #0
 801105c:	e7f7      	b.n	801104e <__swsetup_r+0xba>
 801105e:	bf00      	nop
 8011060:	2000002c 	.word	0x2000002c
 8011064:	08012a8c 	.word	0x08012a8c
 8011068:	08012aac 	.word	0x08012aac
 801106c:	08012a6c 	.word	0x08012a6c

08011070 <abort>:
 8011070:	b508      	push	{r3, lr}
 8011072:	2006      	movs	r0, #6
 8011074:	f000 fa50 	bl	8011518 <raise>
 8011078:	2001      	movs	r0, #1
 801107a:	f7f3 fc89 	bl	8004990 <_exit>
	...

08011080 <__sflush_r>:
 8011080:	898a      	ldrh	r2, [r1, #12]
 8011082:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8011086:	4605      	mov	r5, r0
 8011088:	0710      	lsls	r0, r2, #28
 801108a:	460c      	mov	r4, r1
 801108c:	d458      	bmi.n	8011140 <__sflush_r+0xc0>
 801108e:	684b      	ldr	r3, [r1, #4]
 8011090:	2b00      	cmp	r3, #0
 8011092:	dc05      	bgt.n	80110a0 <__sflush_r+0x20>
 8011094:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8011096:	2b00      	cmp	r3, #0
 8011098:	dc02      	bgt.n	80110a0 <__sflush_r+0x20>
 801109a:	2000      	movs	r0, #0
 801109c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80110a0:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80110a2:	2e00      	cmp	r6, #0
 80110a4:	d0f9      	beq.n	801109a <__sflush_r+0x1a>
 80110a6:	2300      	movs	r3, #0
 80110a8:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80110ac:	682f      	ldr	r7, [r5, #0]
 80110ae:	602b      	str	r3, [r5, #0]
 80110b0:	d032      	beq.n	8011118 <__sflush_r+0x98>
 80110b2:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80110b4:	89a3      	ldrh	r3, [r4, #12]
 80110b6:	075a      	lsls	r2, r3, #29
 80110b8:	d505      	bpl.n	80110c6 <__sflush_r+0x46>
 80110ba:	6863      	ldr	r3, [r4, #4]
 80110bc:	1ac0      	subs	r0, r0, r3
 80110be:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80110c0:	b10b      	cbz	r3, 80110c6 <__sflush_r+0x46>
 80110c2:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80110c4:	1ac0      	subs	r0, r0, r3
 80110c6:	2300      	movs	r3, #0
 80110c8:	4602      	mov	r2, r0
 80110ca:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80110cc:	6a21      	ldr	r1, [r4, #32]
 80110ce:	4628      	mov	r0, r5
 80110d0:	47b0      	blx	r6
 80110d2:	1c43      	adds	r3, r0, #1
 80110d4:	89a3      	ldrh	r3, [r4, #12]
 80110d6:	d106      	bne.n	80110e6 <__sflush_r+0x66>
 80110d8:	6829      	ldr	r1, [r5, #0]
 80110da:	291d      	cmp	r1, #29
 80110dc:	d82c      	bhi.n	8011138 <__sflush_r+0xb8>
 80110de:	4a2a      	ldr	r2, [pc, #168]	; (8011188 <__sflush_r+0x108>)
 80110e0:	40ca      	lsrs	r2, r1
 80110e2:	07d6      	lsls	r6, r2, #31
 80110e4:	d528      	bpl.n	8011138 <__sflush_r+0xb8>
 80110e6:	2200      	movs	r2, #0
 80110e8:	6062      	str	r2, [r4, #4]
 80110ea:	04d9      	lsls	r1, r3, #19
 80110ec:	6922      	ldr	r2, [r4, #16]
 80110ee:	6022      	str	r2, [r4, #0]
 80110f0:	d504      	bpl.n	80110fc <__sflush_r+0x7c>
 80110f2:	1c42      	adds	r2, r0, #1
 80110f4:	d101      	bne.n	80110fa <__sflush_r+0x7a>
 80110f6:	682b      	ldr	r3, [r5, #0]
 80110f8:	b903      	cbnz	r3, 80110fc <__sflush_r+0x7c>
 80110fa:	6560      	str	r0, [r4, #84]	; 0x54
 80110fc:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80110fe:	602f      	str	r7, [r5, #0]
 8011100:	2900      	cmp	r1, #0
 8011102:	d0ca      	beq.n	801109a <__sflush_r+0x1a>
 8011104:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8011108:	4299      	cmp	r1, r3
 801110a:	d002      	beq.n	8011112 <__sflush_r+0x92>
 801110c:	4628      	mov	r0, r5
 801110e:	f7fd fc4f 	bl	800e9b0 <_free_r>
 8011112:	2000      	movs	r0, #0
 8011114:	6360      	str	r0, [r4, #52]	; 0x34
 8011116:	e7c1      	b.n	801109c <__sflush_r+0x1c>
 8011118:	6a21      	ldr	r1, [r4, #32]
 801111a:	2301      	movs	r3, #1
 801111c:	4628      	mov	r0, r5
 801111e:	47b0      	blx	r6
 8011120:	1c41      	adds	r1, r0, #1
 8011122:	d1c7      	bne.n	80110b4 <__sflush_r+0x34>
 8011124:	682b      	ldr	r3, [r5, #0]
 8011126:	2b00      	cmp	r3, #0
 8011128:	d0c4      	beq.n	80110b4 <__sflush_r+0x34>
 801112a:	2b1d      	cmp	r3, #29
 801112c:	d001      	beq.n	8011132 <__sflush_r+0xb2>
 801112e:	2b16      	cmp	r3, #22
 8011130:	d101      	bne.n	8011136 <__sflush_r+0xb6>
 8011132:	602f      	str	r7, [r5, #0]
 8011134:	e7b1      	b.n	801109a <__sflush_r+0x1a>
 8011136:	89a3      	ldrh	r3, [r4, #12]
 8011138:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801113c:	81a3      	strh	r3, [r4, #12]
 801113e:	e7ad      	b.n	801109c <__sflush_r+0x1c>
 8011140:	690f      	ldr	r7, [r1, #16]
 8011142:	2f00      	cmp	r7, #0
 8011144:	d0a9      	beq.n	801109a <__sflush_r+0x1a>
 8011146:	0793      	lsls	r3, r2, #30
 8011148:	680e      	ldr	r6, [r1, #0]
 801114a:	bf08      	it	eq
 801114c:	694b      	ldreq	r3, [r1, #20]
 801114e:	600f      	str	r7, [r1, #0]
 8011150:	bf18      	it	ne
 8011152:	2300      	movne	r3, #0
 8011154:	eba6 0807 	sub.w	r8, r6, r7
 8011158:	608b      	str	r3, [r1, #8]
 801115a:	f1b8 0f00 	cmp.w	r8, #0
 801115e:	dd9c      	ble.n	801109a <__sflush_r+0x1a>
 8011160:	6a21      	ldr	r1, [r4, #32]
 8011162:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8011164:	4643      	mov	r3, r8
 8011166:	463a      	mov	r2, r7
 8011168:	4628      	mov	r0, r5
 801116a:	47b0      	blx	r6
 801116c:	2800      	cmp	r0, #0
 801116e:	dc06      	bgt.n	801117e <__sflush_r+0xfe>
 8011170:	89a3      	ldrh	r3, [r4, #12]
 8011172:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8011176:	81a3      	strh	r3, [r4, #12]
 8011178:	f04f 30ff 	mov.w	r0, #4294967295
 801117c:	e78e      	b.n	801109c <__sflush_r+0x1c>
 801117e:	4407      	add	r7, r0
 8011180:	eba8 0800 	sub.w	r8, r8, r0
 8011184:	e7e9      	b.n	801115a <__sflush_r+0xda>
 8011186:	bf00      	nop
 8011188:	20400001 	.word	0x20400001

0801118c <_fflush_r>:
 801118c:	b538      	push	{r3, r4, r5, lr}
 801118e:	690b      	ldr	r3, [r1, #16]
 8011190:	4605      	mov	r5, r0
 8011192:	460c      	mov	r4, r1
 8011194:	b913      	cbnz	r3, 801119c <_fflush_r+0x10>
 8011196:	2500      	movs	r5, #0
 8011198:	4628      	mov	r0, r5
 801119a:	bd38      	pop	{r3, r4, r5, pc}
 801119c:	b118      	cbz	r0, 80111a6 <_fflush_r+0x1a>
 801119e:	6983      	ldr	r3, [r0, #24]
 80111a0:	b90b      	cbnz	r3, 80111a6 <_fflush_r+0x1a>
 80111a2:	f000 f887 	bl	80112b4 <__sinit>
 80111a6:	4b14      	ldr	r3, [pc, #80]	; (80111f8 <_fflush_r+0x6c>)
 80111a8:	429c      	cmp	r4, r3
 80111aa:	d11b      	bne.n	80111e4 <_fflush_r+0x58>
 80111ac:	686c      	ldr	r4, [r5, #4]
 80111ae:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80111b2:	2b00      	cmp	r3, #0
 80111b4:	d0ef      	beq.n	8011196 <_fflush_r+0xa>
 80111b6:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80111b8:	07d0      	lsls	r0, r2, #31
 80111ba:	d404      	bmi.n	80111c6 <_fflush_r+0x3a>
 80111bc:	0599      	lsls	r1, r3, #22
 80111be:	d402      	bmi.n	80111c6 <_fflush_r+0x3a>
 80111c0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80111c2:	f7ff fcda 	bl	8010b7a <__retarget_lock_acquire_recursive>
 80111c6:	4628      	mov	r0, r5
 80111c8:	4621      	mov	r1, r4
 80111ca:	f7ff ff59 	bl	8011080 <__sflush_r>
 80111ce:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80111d0:	07da      	lsls	r2, r3, #31
 80111d2:	4605      	mov	r5, r0
 80111d4:	d4e0      	bmi.n	8011198 <_fflush_r+0xc>
 80111d6:	89a3      	ldrh	r3, [r4, #12]
 80111d8:	059b      	lsls	r3, r3, #22
 80111da:	d4dd      	bmi.n	8011198 <_fflush_r+0xc>
 80111dc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80111de:	f7ff fccd 	bl	8010b7c <__retarget_lock_release_recursive>
 80111e2:	e7d9      	b.n	8011198 <_fflush_r+0xc>
 80111e4:	4b05      	ldr	r3, [pc, #20]	; (80111fc <_fflush_r+0x70>)
 80111e6:	429c      	cmp	r4, r3
 80111e8:	d101      	bne.n	80111ee <_fflush_r+0x62>
 80111ea:	68ac      	ldr	r4, [r5, #8]
 80111ec:	e7df      	b.n	80111ae <_fflush_r+0x22>
 80111ee:	4b04      	ldr	r3, [pc, #16]	; (8011200 <_fflush_r+0x74>)
 80111f0:	429c      	cmp	r4, r3
 80111f2:	bf08      	it	eq
 80111f4:	68ec      	ldreq	r4, [r5, #12]
 80111f6:	e7da      	b.n	80111ae <_fflush_r+0x22>
 80111f8:	08012a8c 	.word	0x08012a8c
 80111fc:	08012aac 	.word	0x08012aac
 8011200:	08012a6c 	.word	0x08012a6c

08011204 <std>:
 8011204:	2300      	movs	r3, #0
 8011206:	b510      	push	{r4, lr}
 8011208:	4604      	mov	r4, r0
 801120a:	e9c0 3300 	strd	r3, r3, [r0]
 801120e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8011212:	6083      	str	r3, [r0, #8]
 8011214:	8181      	strh	r1, [r0, #12]
 8011216:	6643      	str	r3, [r0, #100]	; 0x64
 8011218:	81c2      	strh	r2, [r0, #14]
 801121a:	6183      	str	r3, [r0, #24]
 801121c:	4619      	mov	r1, r3
 801121e:	2208      	movs	r2, #8
 8011220:	305c      	adds	r0, #92	; 0x5c
 8011222:	f7fd fbbd 	bl	800e9a0 <memset>
 8011226:	4b05      	ldr	r3, [pc, #20]	; (801123c <std+0x38>)
 8011228:	6263      	str	r3, [r4, #36]	; 0x24
 801122a:	4b05      	ldr	r3, [pc, #20]	; (8011240 <std+0x3c>)
 801122c:	62a3      	str	r3, [r4, #40]	; 0x28
 801122e:	4b05      	ldr	r3, [pc, #20]	; (8011244 <std+0x40>)
 8011230:	62e3      	str	r3, [r4, #44]	; 0x2c
 8011232:	4b05      	ldr	r3, [pc, #20]	; (8011248 <std+0x44>)
 8011234:	6224      	str	r4, [r4, #32]
 8011236:	6323      	str	r3, [r4, #48]	; 0x30
 8011238:	bd10      	pop	{r4, pc}
 801123a:	bf00      	nop
 801123c:	08011551 	.word	0x08011551
 8011240:	08011573 	.word	0x08011573
 8011244:	080115ab 	.word	0x080115ab
 8011248:	080115cf 	.word	0x080115cf

0801124c <_cleanup_r>:
 801124c:	4901      	ldr	r1, [pc, #4]	; (8011254 <_cleanup_r+0x8>)
 801124e:	f000 b8af 	b.w	80113b0 <_fwalk_reent>
 8011252:	bf00      	nop
 8011254:	0801118d 	.word	0x0801118d

08011258 <__sfmoreglue>:
 8011258:	b570      	push	{r4, r5, r6, lr}
 801125a:	1e4a      	subs	r2, r1, #1
 801125c:	2568      	movs	r5, #104	; 0x68
 801125e:	4355      	muls	r5, r2
 8011260:	460e      	mov	r6, r1
 8011262:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8011266:	f7fd fbf3 	bl	800ea50 <_malloc_r>
 801126a:	4604      	mov	r4, r0
 801126c:	b140      	cbz	r0, 8011280 <__sfmoreglue+0x28>
 801126e:	2100      	movs	r1, #0
 8011270:	e9c0 1600 	strd	r1, r6, [r0]
 8011274:	300c      	adds	r0, #12
 8011276:	60a0      	str	r0, [r4, #8]
 8011278:	f105 0268 	add.w	r2, r5, #104	; 0x68
 801127c:	f7fd fb90 	bl	800e9a0 <memset>
 8011280:	4620      	mov	r0, r4
 8011282:	bd70      	pop	{r4, r5, r6, pc}

08011284 <__sfp_lock_acquire>:
 8011284:	4801      	ldr	r0, [pc, #4]	; (801128c <__sfp_lock_acquire+0x8>)
 8011286:	f7ff bc78 	b.w	8010b7a <__retarget_lock_acquire_recursive>
 801128a:	bf00      	nop
 801128c:	20004d70 	.word	0x20004d70

08011290 <__sfp_lock_release>:
 8011290:	4801      	ldr	r0, [pc, #4]	; (8011298 <__sfp_lock_release+0x8>)
 8011292:	f7ff bc73 	b.w	8010b7c <__retarget_lock_release_recursive>
 8011296:	bf00      	nop
 8011298:	20004d70 	.word	0x20004d70

0801129c <__sinit_lock_acquire>:
 801129c:	4801      	ldr	r0, [pc, #4]	; (80112a4 <__sinit_lock_acquire+0x8>)
 801129e:	f7ff bc6c 	b.w	8010b7a <__retarget_lock_acquire_recursive>
 80112a2:	bf00      	nop
 80112a4:	20004d6b 	.word	0x20004d6b

080112a8 <__sinit_lock_release>:
 80112a8:	4801      	ldr	r0, [pc, #4]	; (80112b0 <__sinit_lock_release+0x8>)
 80112aa:	f7ff bc67 	b.w	8010b7c <__retarget_lock_release_recursive>
 80112ae:	bf00      	nop
 80112b0:	20004d6b 	.word	0x20004d6b

080112b4 <__sinit>:
 80112b4:	b510      	push	{r4, lr}
 80112b6:	4604      	mov	r4, r0
 80112b8:	f7ff fff0 	bl	801129c <__sinit_lock_acquire>
 80112bc:	69a3      	ldr	r3, [r4, #24]
 80112be:	b11b      	cbz	r3, 80112c8 <__sinit+0x14>
 80112c0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80112c4:	f7ff bff0 	b.w	80112a8 <__sinit_lock_release>
 80112c8:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 80112cc:	6523      	str	r3, [r4, #80]	; 0x50
 80112ce:	4b13      	ldr	r3, [pc, #76]	; (801131c <__sinit+0x68>)
 80112d0:	4a13      	ldr	r2, [pc, #76]	; (8011320 <__sinit+0x6c>)
 80112d2:	681b      	ldr	r3, [r3, #0]
 80112d4:	62a2      	str	r2, [r4, #40]	; 0x28
 80112d6:	42a3      	cmp	r3, r4
 80112d8:	bf04      	itt	eq
 80112da:	2301      	moveq	r3, #1
 80112dc:	61a3      	streq	r3, [r4, #24]
 80112de:	4620      	mov	r0, r4
 80112e0:	f000 f820 	bl	8011324 <__sfp>
 80112e4:	6060      	str	r0, [r4, #4]
 80112e6:	4620      	mov	r0, r4
 80112e8:	f000 f81c 	bl	8011324 <__sfp>
 80112ec:	60a0      	str	r0, [r4, #8]
 80112ee:	4620      	mov	r0, r4
 80112f0:	f000 f818 	bl	8011324 <__sfp>
 80112f4:	2200      	movs	r2, #0
 80112f6:	60e0      	str	r0, [r4, #12]
 80112f8:	2104      	movs	r1, #4
 80112fa:	6860      	ldr	r0, [r4, #4]
 80112fc:	f7ff ff82 	bl	8011204 <std>
 8011300:	68a0      	ldr	r0, [r4, #8]
 8011302:	2201      	movs	r2, #1
 8011304:	2109      	movs	r1, #9
 8011306:	f7ff ff7d 	bl	8011204 <std>
 801130a:	68e0      	ldr	r0, [r4, #12]
 801130c:	2202      	movs	r2, #2
 801130e:	2112      	movs	r1, #18
 8011310:	f7ff ff78 	bl	8011204 <std>
 8011314:	2301      	movs	r3, #1
 8011316:	61a3      	str	r3, [r4, #24]
 8011318:	e7d2      	b.n	80112c0 <__sinit+0xc>
 801131a:	bf00      	nop
 801131c:	080126e8 	.word	0x080126e8
 8011320:	0801124d 	.word	0x0801124d

08011324 <__sfp>:
 8011324:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011326:	4607      	mov	r7, r0
 8011328:	f7ff ffac 	bl	8011284 <__sfp_lock_acquire>
 801132c:	4b1e      	ldr	r3, [pc, #120]	; (80113a8 <__sfp+0x84>)
 801132e:	681e      	ldr	r6, [r3, #0]
 8011330:	69b3      	ldr	r3, [r6, #24]
 8011332:	b913      	cbnz	r3, 801133a <__sfp+0x16>
 8011334:	4630      	mov	r0, r6
 8011336:	f7ff ffbd 	bl	80112b4 <__sinit>
 801133a:	3648      	adds	r6, #72	; 0x48
 801133c:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8011340:	3b01      	subs	r3, #1
 8011342:	d503      	bpl.n	801134c <__sfp+0x28>
 8011344:	6833      	ldr	r3, [r6, #0]
 8011346:	b30b      	cbz	r3, 801138c <__sfp+0x68>
 8011348:	6836      	ldr	r6, [r6, #0]
 801134a:	e7f7      	b.n	801133c <__sfp+0x18>
 801134c:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8011350:	b9d5      	cbnz	r5, 8011388 <__sfp+0x64>
 8011352:	4b16      	ldr	r3, [pc, #88]	; (80113ac <__sfp+0x88>)
 8011354:	60e3      	str	r3, [r4, #12]
 8011356:	f104 0058 	add.w	r0, r4, #88	; 0x58
 801135a:	6665      	str	r5, [r4, #100]	; 0x64
 801135c:	f7ff fc0c 	bl	8010b78 <__retarget_lock_init_recursive>
 8011360:	f7ff ff96 	bl	8011290 <__sfp_lock_release>
 8011364:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8011368:	e9c4 5504 	strd	r5, r5, [r4, #16]
 801136c:	6025      	str	r5, [r4, #0]
 801136e:	61a5      	str	r5, [r4, #24]
 8011370:	2208      	movs	r2, #8
 8011372:	4629      	mov	r1, r5
 8011374:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8011378:	f7fd fb12 	bl	800e9a0 <memset>
 801137c:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8011380:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8011384:	4620      	mov	r0, r4
 8011386:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8011388:	3468      	adds	r4, #104	; 0x68
 801138a:	e7d9      	b.n	8011340 <__sfp+0x1c>
 801138c:	2104      	movs	r1, #4
 801138e:	4638      	mov	r0, r7
 8011390:	f7ff ff62 	bl	8011258 <__sfmoreglue>
 8011394:	4604      	mov	r4, r0
 8011396:	6030      	str	r0, [r6, #0]
 8011398:	2800      	cmp	r0, #0
 801139a:	d1d5      	bne.n	8011348 <__sfp+0x24>
 801139c:	f7ff ff78 	bl	8011290 <__sfp_lock_release>
 80113a0:	230c      	movs	r3, #12
 80113a2:	603b      	str	r3, [r7, #0]
 80113a4:	e7ee      	b.n	8011384 <__sfp+0x60>
 80113a6:	bf00      	nop
 80113a8:	080126e8 	.word	0x080126e8
 80113ac:	ffff0001 	.word	0xffff0001

080113b0 <_fwalk_reent>:
 80113b0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80113b4:	4606      	mov	r6, r0
 80113b6:	4688      	mov	r8, r1
 80113b8:	f100 0448 	add.w	r4, r0, #72	; 0x48
 80113bc:	2700      	movs	r7, #0
 80113be:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80113c2:	f1b9 0901 	subs.w	r9, r9, #1
 80113c6:	d505      	bpl.n	80113d4 <_fwalk_reent+0x24>
 80113c8:	6824      	ldr	r4, [r4, #0]
 80113ca:	2c00      	cmp	r4, #0
 80113cc:	d1f7      	bne.n	80113be <_fwalk_reent+0xe>
 80113ce:	4638      	mov	r0, r7
 80113d0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80113d4:	89ab      	ldrh	r3, [r5, #12]
 80113d6:	2b01      	cmp	r3, #1
 80113d8:	d907      	bls.n	80113ea <_fwalk_reent+0x3a>
 80113da:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80113de:	3301      	adds	r3, #1
 80113e0:	d003      	beq.n	80113ea <_fwalk_reent+0x3a>
 80113e2:	4629      	mov	r1, r5
 80113e4:	4630      	mov	r0, r6
 80113e6:	47c0      	blx	r8
 80113e8:	4307      	orrs	r7, r0
 80113ea:	3568      	adds	r5, #104	; 0x68
 80113ec:	e7e9      	b.n	80113c2 <_fwalk_reent+0x12>

080113ee <__swhatbuf_r>:
 80113ee:	b570      	push	{r4, r5, r6, lr}
 80113f0:	460e      	mov	r6, r1
 80113f2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80113f6:	2900      	cmp	r1, #0
 80113f8:	b096      	sub	sp, #88	; 0x58
 80113fa:	4614      	mov	r4, r2
 80113fc:	461d      	mov	r5, r3
 80113fe:	da07      	bge.n	8011410 <__swhatbuf_r+0x22>
 8011400:	2300      	movs	r3, #0
 8011402:	602b      	str	r3, [r5, #0]
 8011404:	89b3      	ldrh	r3, [r6, #12]
 8011406:	061a      	lsls	r2, r3, #24
 8011408:	d410      	bmi.n	801142c <__swhatbuf_r+0x3e>
 801140a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 801140e:	e00e      	b.n	801142e <__swhatbuf_r+0x40>
 8011410:	466a      	mov	r2, sp
 8011412:	f000 f903 	bl	801161c <_fstat_r>
 8011416:	2800      	cmp	r0, #0
 8011418:	dbf2      	blt.n	8011400 <__swhatbuf_r+0x12>
 801141a:	9a01      	ldr	r2, [sp, #4]
 801141c:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8011420:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8011424:	425a      	negs	r2, r3
 8011426:	415a      	adcs	r2, r3
 8011428:	602a      	str	r2, [r5, #0]
 801142a:	e7ee      	b.n	801140a <__swhatbuf_r+0x1c>
 801142c:	2340      	movs	r3, #64	; 0x40
 801142e:	2000      	movs	r0, #0
 8011430:	6023      	str	r3, [r4, #0]
 8011432:	b016      	add	sp, #88	; 0x58
 8011434:	bd70      	pop	{r4, r5, r6, pc}
	...

08011438 <__smakebuf_r>:
 8011438:	898b      	ldrh	r3, [r1, #12]
 801143a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 801143c:	079d      	lsls	r5, r3, #30
 801143e:	4606      	mov	r6, r0
 8011440:	460c      	mov	r4, r1
 8011442:	d507      	bpl.n	8011454 <__smakebuf_r+0x1c>
 8011444:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8011448:	6023      	str	r3, [r4, #0]
 801144a:	6123      	str	r3, [r4, #16]
 801144c:	2301      	movs	r3, #1
 801144e:	6163      	str	r3, [r4, #20]
 8011450:	b002      	add	sp, #8
 8011452:	bd70      	pop	{r4, r5, r6, pc}
 8011454:	ab01      	add	r3, sp, #4
 8011456:	466a      	mov	r2, sp
 8011458:	f7ff ffc9 	bl	80113ee <__swhatbuf_r>
 801145c:	9900      	ldr	r1, [sp, #0]
 801145e:	4605      	mov	r5, r0
 8011460:	4630      	mov	r0, r6
 8011462:	f7fd faf5 	bl	800ea50 <_malloc_r>
 8011466:	b948      	cbnz	r0, 801147c <__smakebuf_r+0x44>
 8011468:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801146c:	059a      	lsls	r2, r3, #22
 801146e:	d4ef      	bmi.n	8011450 <__smakebuf_r+0x18>
 8011470:	f023 0303 	bic.w	r3, r3, #3
 8011474:	f043 0302 	orr.w	r3, r3, #2
 8011478:	81a3      	strh	r3, [r4, #12]
 801147a:	e7e3      	b.n	8011444 <__smakebuf_r+0xc>
 801147c:	4b0d      	ldr	r3, [pc, #52]	; (80114b4 <__smakebuf_r+0x7c>)
 801147e:	62b3      	str	r3, [r6, #40]	; 0x28
 8011480:	89a3      	ldrh	r3, [r4, #12]
 8011482:	6020      	str	r0, [r4, #0]
 8011484:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8011488:	81a3      	strh	r3, [r4, #12]
 801148a:	9b00      	ldr	r3, [sp, #0]
 801148c:	6163      	str	r3, [r4, #20]
 801148e:	9b01      	ldr	r3, [sp, #4]
 8011490:	6120      	str	r0, [r4, #16]
 8011492:	b15b      	cbz	r3, 80114ac <__smakebuf_r+0x74>
 8011494:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8011498:	4630      	mov	r0, r6
 801149a:	f000 f8d1 	bl	8011640 <_isatty_r>
 801149e:	b128      	cbz	r0, 80114ac <__smakebuf_r+0x74>
 80114a0:	89a3      	ldrh	r3, [r4, #12]
 80114a2:	f023 0303 	bic.w	r3, r3, #3
 80114a6:	f043 0301 	orr.w	r3, r3, #1
 80114aa:	81a3      	strh	r3, [r4, #12]
 80114ac:	89a0      	ldrh	r0, [r4, #12]
 80114ae:	4305      	orrs	r5, r0
 80114b0:	81a5      	strh	r5, [r4, #12]
 80114b2:	e7cd      	b.n	8011450 <__smakebuf_r+0x18>
 80114b4:	0801124d 	.word	0x0801124d

080114b8 <_malloc_usable_size_r>:
 80114b8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80114bc:	1f18      	subs	r0, r3, #4
 80114be:	2b00      	cmp	r3, #0
 80114c0:	bfbc      	itt	lt
 80114c2:	580b      	ldrlt	r3, [r1, r0]
 80114c4:	18c0      	addlt	r0, r0, r3
 80114c6:	4770      	bx	lr

080114c8 <_raise_r>:
 80114c8:	291f      	cmp	r1, #31
 80114ca:	b538      	push	{r3, r4, r5, lr}
 80114cc:	4604      	mov	r4, r0
 80114ce:	460d      	mov	r5, r1
 80114d0:	d904      	bls.n	80114dc <_raise_r+0x14>
 80114d2:	2316      	movs	r3, #22
 80114d4:	6003      	str	r3, [r0, #0]
 80114d6:	f04f 30ff 	mov.w	r0, #4294967295
 80114da:	bd38      	pop	{r3, r4, r5, pc}
 80114dc:	6c42      	ldr	r2, [r0, #68]	; 0x44
 80114de:	b112      	cbz	r2, 80114e6 <_raise_r+0x1e>
 80114e0:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80114e4:	b94b      	cbnz	r3, 80114fa <_raise_r+0x32>
 80114e6:	4620      	mov	r0, r4
 80114e8:	f000 f830 	bl	801154c <_getpid_r>
 80114ec:	462a      	mov	r2, r5
 80114ee:	4601      	mov	r1, r0
 80114f0:	4620      	mov	r0, r4
 80114f2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80114f6:	f000 b817 	b.w	8011528 <_kill_r>
 80114fa:	2b01      	cmp	r3, #1
 80114fc:	d00a      	beq.n	8011514 <_raise_r+0x4c>
 80114fe:	1c59      	adds	r1, r3, #1
 8011500:	d103      	bne.n	801150a <_raise_r+0x42>
 8011502:	2316      	movs	r3, #22
 8011504:	6003      	str	r3, [r0, #0]
 8011506:	2001      	movs	r0, #1
 8011508:	e7e7      	b.n	80114da <_raise_r+0x12>
 801150a:	2400      	movs	r4, #0
 801150c:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8011510:	4628      	mov	r0, r5
 8011512:	4798      	blx	r3
 8011514:	2000      	movs	r0, #0
 8011516:	e7e0      	b.n	80114da <_raise_r+0x12>

08011518 <raise>:
 8011518:	4b02      	ldr	r3, [pc, #8]	; (8011524 <raise+0xc>)
 801151a:	4601      	mov	r1, r0
 801151c:	6818      	ldr	r0, [r3, #0]
 801151e:	f7ff bfd3 	b.w	80114c8 <_raise_r>
 8011522:	bf00      	nop
 8011524:	2000002c 	.word	0x2000002c

08011528 <_kill_r>:
 8011528:	b538      	push	{r3, r4, r5, lr}
 801152a:	4d07      	ldr	r5, [pc, #28]	; (8011548 <_kill_r+0x20>)
 801152c:	2300      	movs	r3, #0
 801152e:	4604      	mov	r4, r0
 8011530:	4608      	mov	r0, r1
 8011532:	4611      	mov	r1, r2
 8011534:	602b      	str	r3, [r5, #0]
 8011536:	f7f3 fa1b 	bl	8004970 <_kill>
 801153a:	1c43      	adds	r3, r0, #1
 801153c:	d102      	bne.n	8011544 <_kill_r+0x1c>
 801153e:	682b      	ldr	r3, [r5, #0]
 8011540:	b103      	cbz	r3, 8011544 <_kill_r+0x1c>
 8011542:	6023      	str	r3, [r4, #0]
 8011544:	bd38      	pop	{r3, r4, r5, pc}
 8011546:	bf00      	nop
 8011548:	20004d64 	.word	0x20004d64

0801154c <_getpid_r>:
 801154c:	f7f3 ba08 	b.w	8004960 <_getpid>

08011550 <__sread>:
 8011550:	b510      	push	{r4, lr}
 8011552:	460c      	mov	r4, r1
 8011554:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8011558:	f000 f894 	bl	8011684 <_read_r>
 801155c:	2800      	cmp	r0, #0
 801155e:	bfab      	itete	ge
 8011560:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8011562:	89a3      	ldrhlt	r3, [r4, #12]
 8011564:	181b      	addge	r3, r3, r0
 8011566:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 801156a:	bfac      	ite	ge
 801156c:	6563      	strge	r3, [r4, #84]	; 0x54
 801156e:	81a3      	strhlt	r3, [r4, #12]
 8011570:	bd10      	pop	{r4, pc}

08011572 <__swrite>:
 8011572:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8011576:	461f      	mov	r7, r3
 8011578:	898b      	ldrh	r3, [r1, #12]
 801157a:	05db      	lsls	r3, r3, #23
 801157c:	4605      	mov	r5, r0
 801157e:	460c      	mov	r4, r1
 8011580:	4616      	mov	r6, r2
 8011582:	d505      	bpl.n	8011590 <__swrite+0x1e>
 8011584:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8011588:	2302      	movs	r3, #2
 801158a:	2200      	movs	r2, #0
 801158c:	f000 f868 	bl	8011660 <_lseek_r>
 8011590:	89a3      	ldrh	r3, [r4, #12]
 8011592:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8011596:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 801159a:	81a3      	strh	r3, [r4, #12]
 801159c:	4632      	mov	r2, r6
 801159e:	463b      	mov	r3, r7
 80115a0:	4628      	mov	r0, r5
 80115a2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80115a6:	f000 b817 	b.w	80115d8 <_write_r>

080115aa <__sseek>:
 80115aa:	b510      	push	{r4, lr}
 80115ac:	460c      	mov	r4, r1
 80115ae:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80115b2:	f000 f855 	bl	8011660 <_lseek_r>
 80115b6:	1c43      	adds	r3, r0, #1
 80115b8:	89a3      	ldrh	r3, [r4, #12]
 80115ba:	bf15      	itete	ne
 80115bc:	6560      	strne	r0, [r4, #84]	; 0x54
 80115be:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80115c2:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80115c6:	81a3      	strheq	r3, [r4, #12]
 80115c8:	bf18      	it	ne
 80115ca:	81a3      	strhne	r3, [r4, #12]
 80115cc:	bd10      	pop	{r4, pc}

080115ce <__sclose>:
 80115ce:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80115d2:	f000 b813 	b.w	80115fc <_close_r>
	...

080115d8 <_write_r>:
 80115d8:	b538      	push	{r3, r4, r5, lr}
 80115da:	4d07      	ldr	r5, [pc, #28]	; (80115f8 <_write_r+0x20>)
 80115dc:	4604      	mov	r4, r0
 80115de:	4608      	mov	r0, r1
 80115e0:	4611      	mov	r1, r2
 80115e2:	2200      	movs	r2, #0
 80115e4:	602a      	str	r2, [r5, #0]
 80115e6:	461a      	mov	r2, r3
 80115e8:	f7f3 f9f9 	bl	80049de <_write>
 80115ec:	1c43      	adds	r3, r0, #1
 80115ee:	d102      	bne.n	80115f6 <_write_r+0x1e>
 80115f0:	682b      	ldr	r3, [r5, #0]
 80115f2:	b103      	cbz	r3, 80115f6 <_write_r+0x1e>
 80115f4:	6023      	str	r3, [r4, #0]
 80115f6:	bd38      	pop	{r3, r4, r5, pc}
 80115f8:	20004d64 	.word	0x20004d64

080115fc <_close_r>:
 80115fc:	b538      	push	{r3, r4, r5, lr}
 80115fe:	4d06      	ldr	r5, [pc, #24]	; (8011618 <_close_r+0x1c>)
 8011600:	2300      	movs	r3, #0
 8011602:	4604      	mov	r4, r0
 8011604:	4608      	mov	r0, r1
 8011606:	602b      	str	r3, [r5, #0]
 8011608:	f7f3 fa05 	bl	8004a16 <_close>
 801160c:	1c43      	adds	r3, r0, #1
 801160e:	d102      	bne.n	8011616 <_close_r+0x1a>
 8011610:	682b      	ldr	r3, [r5, #0]
 8011612:	b103      	cbz	r3, 8011616 <_close_r+0x1a>
 8011614:	6023      	str	r3, [r4, #0]
 8011616:	bd38      	pop	{r3, r4, r5, pc}
 8011618:	20004d64 	.word	0x20004d64

0801161c <_fstat_r>:
 801161c:	b538      	push	{r3, r4, r5, lr}
 801161e:	4d07      	ldr	r5, [pc, #28]	; (801163c <_fstat_r+0x20>)
 8011620:	2300      	movs	r3, #0
 8011622:	4604      	mov	r4, r0
 8011624:	4608      	mov	r0, r1
 8011626:	4611      	mov	r1, r2
 8011628:	602b      	str	r3, [r5, #0]
 801162a:	f7f3 fa00 	bl	8004a2e <_fstat>
 801162e:	1c43      	adds	r3, r0, #1
 8011630:	d102      	bne.n	8011638 <_fstat_r+0x1c>
 8011632:	682b      	ldr	r3, [r5, #0]
 8011634:	b103      	cbz	r3, 8011638 <_fstat_r+0x1c>
 8011636:	6023      	str	r3, [r4, #0]
 8011638:	bd38      	pop	{r3, r4, r5, pc}
 801163a:	bf00      	nop
 801163c:	20004d64 	.word	0x20004d64

08011640 <_isatty_r>:
 8011640:	b538      	push	{r3, r4, r5, lr}
 8011642:	4d06      	ldr	r5, [pc, #24]	; (801165c <_isatty_r+0x1c>)
 8011644:	2300      	movs	r3, #0
 8011646:	4604      	mov	r4, r0
 8011648:	4608      	mov	r0, r1
 801164a:	602b      	str	r3, [r5, #0]
 801164c:	f7f3 f9ff 	bl	8004a4e <_isatty>
 8011650:	1c43      	adds	r3, r0, #1
 8011652:	d102      	bne.n	801165a <_isatty_r+0x1a>
 8011654:	682b      	ldr	r3, [r5, #0]
 8011656:	b103      	cbz	r3, 801165a <_isatty_r+0x1a>
 8011658:	6023      	str	r3, [r4, #0]
 801165a:	bd38      	pop	{r3, r4, r5, pc}
 801165c:	20004d64 	.word	0x20004d64

08011660 <_lseek_r>:
 8011660:	b538      	push	{r3, r4, r5, lr}
 8011662:	4d07      	ldr	r5, [pc, #28]	; (8011680 <_lseek_r+0x20>)
 8011664:	4604      	mov	r4, r0
 8011666:	4608      	mov	r0, r1
 8011668:	4611      	mov	r1, r2
 801166a:	2200      	movs	r2, #0
 801166c:	602a      	str	r2, [r5, #0]
 801166e:	461a      	mov	r2, r3
 8011670:	f7f3 f9f8 	bl	8004a64 <_lseek>
 8011674:	1c43      	adds	r3, r0, #1
 8011676:	d102      	bne.n	801167e <_lseek_r+0x1e>
 8011678:	682b      	ldr	r3, [r5, #0]
 801167a:	b103      	cbz	r3, 801167e <_lseek_r+0x1e>
 801167c:	6023      	str	r3, [r4, #0]
 801167e:	bd38      	pop	{r3, r4, r5, pc}
 8011680:	20004d64 	.word	0x20004d64

08011684 <_read_r>:
 8011684:	b538      	push	{r3, r4, r5, lr}
 8011686:	4d07      	ldr	r5, [pc, #28]	; (80116a4 <_read_r+0x20>)
 8011688:	4604      	mov	r4, r0
 801168a:	4608      	mov	r0, r1
 801168c:	4611      	mov	r1, r2
 801168e:	2200      	movs	r2, #0
 8011690:	602a      	str	r2, [r5, #0]
 8011692:	461a      	mov	r2, r3
 8011694:	f7f3 f986 	bl	80049a4 <_read>
 8011698:	1c43      	adds	r3, r0, #1
 801169a:	d102      	bne.n	80116a2 <_read_r+0x1e>
 801169c:	682b      	ldr	r3, [r5, #0]
 801169e:	b103      	cbz	r3, 80116a2 <_read_r+0x1e>
 80116a0:	6023      	str	r3, [r4, #0]
 80116a2:	bd38      	pop	{r3, r4, r5, pc}
 80116a4:	20004d64 	.word	0x20004d64

080116a8 <_init>:
 80116a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80116aa:	bf00      	nop
 80116ac:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80116ae:	bc08      	pop	{r3}
 80116b0:	469e      	mov	lr, r3
 80116b2:	4770      	bx	lr

080116b4 <_fini>:
 80116b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80116b6:	bf00      	nop
 80116b8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80116ba:	bc08      	pop	{r3}
 80116bc:	469e      	mov	lr, r3
 80116be:	4770      	bx	lr
