{"Sachin S. Sapatnekar": [0, ["Random walks in a supply network", ["Haifeng Qian", "Sani R. Nassif", "Sachin S. Sapatnekar"], "https://doi.org/10.1145/775832.775860", 6, "dac", 2003]], "Uri Barkai": [0, ["Seamless multi-radio integration challenges", ["Uri Barkai"], "https://doi.org/10.1145/775832.775853", 0, "dac", 2003]], "Mark R. Greenstreet": [0, ["Synthesizing optimal filters for crosstalk-cancellation for high-speed buses", ["Jihong Ren", "Mark R. Greenstreet"], "https://doi.org/10.1145/775832.775982", 6, "dac", 2003]], "John Lillis": [0, ["Timing optimization of FPGA placements by logic replication", ["Giancarlo Beraudo", "John Lillis"], "https://doi.org/10.1145/775832.775885", 6, "dac", 2003]], "Payam Heydari": [0, ["Characterizing the effects of clock jitter due to substrate noise in discrete-time D/S modulators", ["Payam Heydari"], "https://doi.org/10.1145/775832.775967", 6, "dac", 2003]], "Miodrag Potkonjak": [0, ["Design techniques for sensor appliances: foundations and light compass case study", ["Jennifer L. Wong", "Seapahn Megerian", "Miodrag Potkonjak"], "https://doi.org/10.1145/775832.775851", 6, "dac", 2003]], "Dennis Sylvester": [0, ["Analysis and minimization techniques for total leakage considering gate oxide leakage", ["Dongwoo Lee", "Wesley Kwong", "David T. Blaauw", "Dennis Sylvester"], "https://doi.org/10.1145/775832.775878", 6, "dac", 2003]], "Alex Orailoglu": [0, ["Test application time and volume compression through seed overlapping", ["Wenjing Rao", "Ismet Bayraktaroglu", "Alex Orailoglu"], "https://doi.org/10.1145/775832.776020", 6, "dac", 2003]], "Donatella Sciuto": [0, ["Static analysis of transaction-level models", ["Giovanni Agosta", "Francesco Bruschi", "Donatella Sciuto"], "https://doi.org/10.1145/775832.775950", 6, "dac", 2003]], "Fur-Shing Tsai": [0, ["Advanced techniques for RTL debugging", ["Yu-Chin Hsu", "Bassam Tabbara", "Yirng-An Chen", "Fur-Shing Tsai"], "https://doi.org/10.1145/775832.775927", 6, "dac", 2003]], "S. K. Nandy": [0, ["A complexity effective communication model for behavioral modeling of signal processing applications", ["M. N. V. Satya Kiran", "M. N. Jayram", "Pradeep Rao", "S. K. Nandy"], "https://doi.org/10.1145/775832.775939", 4, "dac", 2003]], "Ingrid Verbauwhede": [0, ["Design flow for HW / SW acceleration transparency in the thumbpod secure embedded system", ["David D. Hwang", "Bo-Cheng Lai", "Patrick Schaumont", "Kazuo Sakiyama", "Yi Fan", "Shenglin Yang", "Alireza Hodjat", "Ingrid Verbauwhede"], "https://doi.org/10.1145/775832.775850", 6, "dac", 2003]], "Christos P. Sotiriou": [0, ["Automating the design of an asynchronous DLX microprocessor", ["Manish Amde", "Ivan Blunno", "Christos P. Sotiriou"], "https://doi.org/10.1145/775832.775961", 6, "dac", 2003]], "S. Simon Wong": [0, ["Design of a 10GHz clock distribution network using coupled standing-wave oscillators", ["Frank OMahony", "C. Patrick Yue", "Mark Horowitz", "S. Simon Wong"], "https://doi.org/10.1145/775832.776005", 6, "dac", 2003]], "Jean-Pierre Schoellkopf": [0, ["Nanometer design: place your bets", ["Andrew B. Kahng", "Shekhar Borkar", "John M. Cohn", "Antun Domic", "Patrick Groeneveld", "Louis Scheffer", "Jean-Pierre Schoellkopf"], "https://doi.org/10.1145/775832.775971", 2, "dac", 2003]], "Patrick H. Madden": [0, ["Improved global routing through congestion estimation", ["Raia Hadsell", "Patrick H. Madden"], "https://doi.org/10.1145/775832.775842", 4, "dac", 2003]], "Zhengwei Fang": [0, ["Determining appropriate precisions for signals in fixed-point IIR filters", ["Joan Carletta", "Robert J. Veillette", "Frederick W. Krach", "Zhengwei Fang"], "https://doi.org/10.1145/775832.775998", 6, "dac", 2003]], "Massoud Pedram": [0, ["Extending the lifetime of a network of battery-powered mobile devices by remote processing: a markovian decision-based approach", ["Peng Rong", "Massoud Pedram"], "https://doi.org/10.1145/775832.776060", 6, "dac", 2003], ["Energy-aware MPEG-4 FGS streaming", ["Kihwan Choi", "Kwanho Kim", "Massoud Pedram"], "https://doi.org/10.1145/775832.776061", 4, "dac", 2003]], "Jan M. Rabaey": [0, ["A low-energy chip-set for wireless intercom", ["M. Josie Ammer", "Michael Sheets", "Tufan C. Karalar", "Mika Kuulusa", "Jan M. Rabaey"], "https://doi.org/10.1145/775832.776062", 4, "dac", 2003]], "Mary W. Hall": [0, ["Using estimates from behavioral synthesis tools in compiler-directed design space exploration", ["Byoungro So", "Pedro C. Diniz", "Mary W. Hall"], "https://doi.org/10.1145/775832.775963", 6, "dac", 2003]], "Mustafa Karakoy": [0, ["Interprocedural optimizations for improving data cache performance of array-intensive embedded applications", ["Wei Zhang", "Guangyu Chen", "Mahmut T. Kandemir", "Mustafa Karakoy"], "https://doi.org/10.1145/775832.776054", 6, "dac", 2003]], "Sudhakar M. Reddy": [0, ["On test data compression and n-detection test sets", ["Irith Pomeranz", "Sudhakar M. Reddy"], "https://doi.org/10.1145/775832.776023", 4, "dac", 2003]], "Rajesh Kumar": [0, ["Interconnect and noise immunity design for the Pentium 4 processor", ["Rajesh Kumar"], "https://doi.org/10.1145/775832.776068", 6, "dac", 2003]], "Chung-Kuan Cheng": [0, ["Power network analysis using an adaptive algebraic multigrid approach", ["Zhengyong Zhu", "Bo Yao", "Chung-Kuan Cheng"], "https://doi.org/10.1145/775832.775862", 4, "dac", 2003], ["Realizable parasitic reduction using generalized Y-Delta transformation", ["Zhanhai Qin", "Chung-Kuan Cheng"], "https://doi.org/10.1145/775832.775890", 6, "dac", 2003]], "Ibrahim N. Hajj": [0, ["Post-route gate sizing for crosstalk noise reduction", ["Murat R. Becer", "David T. Blaauw", "Ilan Algor", "Rajendran Panda", "Chanhee Oh", "Vladimir Zolotov", "Ibrahim N. Hajj"], "https://doi.org/10.1145/775832.776071", 4, "dac", 2003]], "Irith Pomeranz": [0, ["A scan BIST generation method using a markov source and partial bit-fixing", ["Wei Li", "Chaowen Yu", "Sudhakar M. Reddy", "Irith Pomeranz"], "https://doi.org/10.1145/775832.775974", 6, "dac", 2003]], "Chandu Visweswariah": [0, ["Death, taxes and failing chips", ["Chandu Visweswariah"], "https://doi.org/10.1145/775832.775921", 5, "dac", 2003]], "M. Ramakrishna": [0, ["Computation of noise spectral density in switched capacitor circuits using the mixed-frequency-time technique", ["Vinita Vasudevan", "M. Ramakrishna"], "https://doi.org/10.1145/775832.775968", 4, "dac", 2003]], "Greg Spirakis": [0, ["Leading-edge and future design challenges - is the classical EDA ready?", ["Greg Spirakis"], "https://doi.org/10.1145/775832.775941", 0, "dac", 2003]], "Timothy Kam": [0, ["A new enhanced constructive decomposition and mapping algorithm", ["Alan Mishchenko", "Xinning Wang", "Timothy Kam"], "https://doi.org/10.1145/775832.775871", 6, "dac", 2003]], "Taewhan Kim": [1, ["Optimal voltage allocation techniques for dynamically variable voltage processors", ["Woo-Cheol Kwon", "Taewhan Kim"], "https://doi.org/10.1145/775832.775867", 6, "dac", 2003], ["Memory layout techniques for variables utilizing efficient DRAM access modes in embedded system design", ["Yoonseo Choi", "Taewhan Kim"], "https://doi.org/10.1145/775832.776053", 6, "dac", 2003]], "Pranav Ashar": [0, ["Learning from BDDs in SAT-based bounded model checking", ["Aarti Gupta", "Malay K. Ganai", "Chao Wang", "Zijiang Yang", "Pranav Ashar"], "https://doi.org/10.1145/775832.776040", 6, "dac", 2003]], "Akira Matsuzawa": [0, ["How to make efficient communication, collaboration, and optimization from system to chip", ["Akira Matsuzawa"], "https://doi.org/10.1145/775832.775942", 2, "dac", 2003]], "Frank Vahid": [0, ["Dynamic hardware/software partitioning: a first approach", ["Greg Stitt", "Roman L. Lysecky", "Frank Vahid"], "https://doi.org/10.1145/775832.775896", 6, "dac", 2003], ["On-chip logic minimization", ["Roman L. Lysecky", "Frank Vahid"], "https://doi.org/10.1145/775832.775918", 4, "dac", 2003]], "Thomas Schubert": [0, ["High level formal verification of next-generation microprocessors", ["Thomas Schubert"], "https://doi.org/10.1145/775832.775834", 6, "dac", 2003]], "Andreas Kuehlmann": [0, ["A fast pseudo-boolean constraint solver", ["Donald Chai", "Andreas Kuehlmann"], "https://doi.org/10.1145/775832.776041", 6, "dac", 2003]], "Sani R. Nassif": [0, ["Power grid reduction based on algebraic multigrid principles", ["Haihua Su", "Emrah Acar", "Sani R. Nassif"], "https://doi.org/10.1145/775832.775863", 4, "dac", 2003]], "Sharad Malik": [0, ["Automated synthesis of efficient binary decoders for retargetable software toolkits", ["Wei Qin", "Sharad Malik"], "https://doi.org/10.1145/775832.776027", 6, "dac", 2003]], "Jaijeet S. Roychowdhury": [0, ["Piecewise polynomial nonlinear model reduction", ["Ning Dong", "Jaijeet S. Roychowdhury"], "https://doi.org/10.1145/775832.775957", 6, "dac", 2003]], "Majid Sarrafzadeh": [0, ["Optimal integer delay budgeting on directed acyclic graphs", ["Elaheh Bozorgzadeh", "Soheil Ghiasi", "Atsushi Takahashi", "Majid Sarrafzadeh"], "https://doi.org/10.1145/775832.776064", 6, "dac", 2003]], "Jurgen Koehl": [0, ["Designing mega-ASICs in nanogate technologies", ["David E. Lackey", "Paul S. Zuchowski", "Jurgen Koehl"], "https://doi.org/10.1145/775832.776029", 6, "dac", 2003]], "Edward J. McCluskey": [0, ["Seed encoding with LFSRs and cellular automata", ["Ahmad A. Al-Yamani", "Edward J. McCluskey"], "https://doi.org/10.1145/775832.775975", 6, "dac", 2003]], "Daniel Gajski": [0, ["Automatic communication refinement for system level design", ["Samar Abdi", "Dongwan Shin", "Daniel Gajski"], "https://doi.org/10.1145/775832.775911", 6, "dac", 2003]], "Nicholaos Zervos": [0, ["A fully-programmable memory management system optimizing queue handling at multi-gigabit rates", ["George Kornaros", "Ioannis Papaefstathiou", "Aristides Nikologiannis", "Nicholaos Zervos"], "https://doi.org/10.1145/775832.775849", 6, "dac", 2003]], "Alon Gluska": [0, ["Coverage-oriented verification of banias", ["Alon Gluska"], "https://doi.org/10.1145/775832.775906", 6, "dac", 2003]], "Gary H. Bernstein": [0, ["Quantum-dot cellular automata: computing by field polarization", ["Gary H. Bernstein"], "https://doi.org/10.1145/775832.775900", 6, "dac", 2003]], "N. V. Arvind": [0, ["Architecting ASIC libraries and flows in nanometer era", ["Clive Bittlestone", "Anthony M. Hill", "Vipul Singhal", "N. V. Arvind"], "https://doi.org/10.1145/775832.776030", 6, "dac", 2003]], "R. Iris Bahar": [0, ["Power-aware issue queue design for speculative instructions", ["Tali Moreshet", "R. Iris Bahar"], "https://doi.org/10.1145/775832.775991", 4, "dac", 2003]], "Vytautas Stuikys": [0, ["Application of design patterns for hardware design", ["Robertas Damasevicius", "Giedrius Majauskas", "Vytautas Stuikys"], "https://doi.org/10.1145/775832.775847", 6, "dac", 2003]], "Lawrence T. Pileggi": [0, ["Fast, cheap and under control: the next implementation fabric", ["Abbas El Gamal", "Ivo Bolsens", "Andy Broom", "Christopher Hamlin", "Philippe Magarshack", "Zvi Or-Bach", "Lawrence T. Pileggi"], "https://doi.org/10.1145/775832.775924", 2, "dac", 2003], ["NORM: compact model order reduction of weakly nonlinear systems", ["Peng Li", "Lawrence T. Pileggi"], "https://doi.org/10.1145/775832.775955", 6, "dac", 2003], ["Analog and RF circuit macromodels for system-level analysis", ["Xin Li", "Peng Li", "Yang Xu", "Lawrence T. Pileggi"], "https://doi.org/10.1145/775832.775956", 6, "dac", 2003]], "Massimo Poncino": [0, ["Energy-aware design techniques for differential power analysis protection", ["Luca Benini", "Alberto Macii", "Enrico Macii", "Elvira Omerbegovic", "Fabrizio Pro", "Massimo Poncino"], "https://doi.org/10.1145/775832.775845", 6, "dac", 2003]], "Alain J. Martin": [0, ["High-level synthesis of asynchronous systems by data-driven decomposition", ["Catherine G. Wong", "Alain J. Martin"], "https://doi.org/10.1145/775832.775962", 6, "dac", 2003]], "Andrew B. Kahng": [8.938485951404118e-09, ["Performance-impact limited area fill synthesis", ["Yu Chen", "Puneet Gupta", "Andrew B. Kahng"], "https://doi.org/10.1145/775832.775841", 6, "dac", 2003]], "Robert K. Brayton": [0, ["Generalized cofactoring for logic function evaluation", ["Yunjian Jiang", "Slobodan Matic", "Robert K. Brayton"], "https://doi.org/10.1145/775832.775873", 4, "dac", 2003]], "John P. Hayes": [0, ["Tutorial: basic concepts in quantum circuits", ["John P. Hayes"], "https://doi.org/10.1145/775832.776056", 0, "dac", 2003]], "C.-J. Richard Shi": [0, ["Symbolic analysis of analog circuits with hard nonlinearity", ["Alicia Manthe", "Zhao Li", "C.-J. Richard Shi"], "https://doi.org/10.1145/775832.775969", 4, "dac", 2003]], "Krishnendu Chakrabarty": [0, ["Test cost reduction for SOCs using virtual TAMs and lagrange multipliers", ["Anuja Sehgal", "Vikram Iyengar", "Mark D. Krasniewski", "Krishnendu Chakrabarty"], "https://doi.org/10.1145/775832.776021", 6, "dac", 2003]], "Michel S. Nakhla": [0, ["Model order reduction of nonuniform transmission lines using integrated congruence transform", ["Emad Gad", "Michel S. Nakhla"], "https://doi.org/10.1145/775832.775893", 6, "dac", 2003]], "James Spoto": [0, ["Mixed signals on mixed-signal: the right next technology", ["Rob A. Rutenbar", "David L. Harame", "Kurt Johnson", "Paul Kempf", "Teresa H. Y. Meng", "Reza Rofougaran", "James Spoto"], "https://doi.org/10.1145/775832.775904", 2, "dac", 2003]], "Cagkan Erbas": [0, ["An IDF-based trace transformation method for communication refinement", ["Andy D. Pimentel", "Cagkan Erbas"], "https://doi.org/10.1145/775832.775937", 6, "dac", 2003]], "Zhengyong Zhu": [0, ["An algebraic multigrid solver for analytical placement with layout based clustering", ["Hongyu Chen", "Chung-Kuan Cheng", "Nan-Chi Chou", "Andrew B. Kahng", "John F. MacDonald", "Peter Suaris", "Bo Yao", "Zhengyong Zhu"], "https://doi.org/10.1145/775832.776034", 6, "dac", 2003]], "Richard B. Brown": [0, ["A 16-bit mixed-signal microsystem with integrated CMOS-MEMS clock reference", ["Robert M. Senger", "Eric D. Marsman", "Michael S. McCorquodale", "Fadi H. Gebara", "Keith L. Kraver", "Matthew R. Guthaus", "Richard B. Brown"], "https://doi.org/10.1145/775832.775965", 6, "dac", 2003]], "Raymond K. Tsui": [0, ["Manipulation and characterization of molecular scale components", ["Islamshah Amlani", "Ruth Zhang", "John Tresek", "Larry Nagahara", "Raymond K. Tsui"], "https://doi.org/10.1145/775832.775902", 2, "dac", 2003]], "Hannah Honghua Yang": [2.344499261397459e-08, ["Multilevel floorplanning/placement for large-scale modules using B*-trees", ["Hsun-Cheng Lee", "Yao-Wen Chang", "Jer-Ming Hsu", "Hannah Honghua Yang"], "https://doi.org/10.1145/775832.776037", 6, "dac", 2003]], "Srinivas Devadas": [0, ["Embedded intelligent SRAM", ["Prabhat Jain", "G. Edward Suh", "Srinivas Devadas"], "https://doi.org/10.1145/775832.776051", 6, "dac", 2003]], "Gerhard W. Dueck": [0, ["A transformation based algorithm for reversible logic synthesis", ["D. Michael Miller", "Dmitri Maslov", "Gerhard W. Dueck"], "https://doi.org/10.1145/775832.775915", 6, "dac", 2003]], "Georges G. E. Gielen": [0, ["Architectural selection of A/D converters", ["Martin Vogels", "Georges G. E. Gielen"], "https://doi.org/10.1145/775832.776076", 4, "dac", 2003]], "Christoph Wasshuber": [0, ["Recent advances and future prospects in single-electronics", ["Christoph Wasshuber"], "https://doi.org/10.1145/775832.775901", 2, "dac", 2003]], "Sujit Dey": [0, ["A scalable software-based self-test methodology for programmable processors", ["Li Chen", "Srivaths Ravi", "Anand Raghunathan", "Sujit Dey"], "https://doi.org/10.1145/775832.775973", 6, "dac", 2003]], "Ryan Kastner": [0, ["Data communication estimation and reduction for reconfigurable systems", ["Adam Kaplan", "Philip Brisk", "Ryan Kastner"], "https://doi.org/10.1145/775832.775987", 6, "dac", 2003]], "Farid N. Najm": [0, ["A static pattern-independent technique for power grid voltage integrity verification", ["Dionysios Kouroussis", "Farid N. Najm"], "https://doi.org/10.1145/775832.775861", 6, "dac", 2003], ["Statistical estimation of leakage-induced power grid voltage drop considering within-die process variations", ["Imad A. Ferzli", "Farid N. Najm"], "https://doi.org/10.1145/775832.776047", 4, "dac", 2003]], "Vinod Kariat": [0, ["Static noise analysis with noise windows", ["Ken Tseng", "Vinod Kariat"], "https://doi.org/10.1145/775832.776049", 5, "dac", 2003]], "Randal E. Bryant": [0, ["A hybrid SAT-based decision procedure for separation logic with uninterpreted functions", ["Sanjit A. Seshia", "Shuvendu K. Lahiri", "Randal E. Bryant"], "https://doi.org/10.1145/775832.775945", 6, "dac", 2003], ["Symbolic representation with ordered function templates", ["Amit Goel", "Gagan Hasteer", "Randal E. Bryant"], "https://doi.org/10.1145/775832.775946", 5, "dac", 2003]], "Pedro C. Diniz": [0, ["Compiler-generated communication for pipelined FPGA applications", ["Heidi E. Ziegler", "Mary W. Hall", "Pedro C. Diniz"], "https://doi.org/10.1145/775832.775986", 6, "dac", 2003]], "Jacob White": [0, ["A TBR-based trajectory piecewise-linear algorithm for generating accurate low-order models for nonlinear analog circuits and MEMS", ["Dmitry Vasilyev", "Michal Rewienski", "Jacob White"], "https://doi.org/10.1145/775832.775958", 6, "dac", 2003], ["Algorithms in FastImp: a fast and wideband impedance extraction program for complicated 3-D geometries", ["Zhenhai Zhu", "Ben Song", "Jacob White"], "https://doi.org/10.1145/775832.776015", 6, "dac", 2003]], "Rolf Ernst": [0, ["Enabling scheduling analysis of heterogeneous systems with multi-rate data dependencies and rate intervals", ["Marek Jersak", "Rolf Ernst"], "https://doi.org/10.1145/775832.775951", 6, "dac", 2003]], "Rajesh K. Gupta": [0, ["A survey of techniques for energy efficient on-chip communication", ["Vijay Raghunathan", "Mani B. Srivastava", "Rajesh K. Gupta"], "https://doi.org/10.1145/775832.776059", 6, "dac", 2003]], "Lei He": [0, ["Distributed sleep transistor network for power reduction", ["Changbo Long", "Lei He"], "https://doi.org/10.1145/775832.775879", 6, "dac", 2003], ["Vector potential equivalent circuit based on PEEC inversion", ["Hao Yu", "Lei He"], "https://doi.org/10.1145/775832.776016", 6, "dac", 2003]], "Jie Yang": [0.031336999498307705, ["A cost-driven lithographic correction methodology based on off-the-shelf sizing tools", ["Puneet Gupta", "Andrew B. Kahng", "Dennis Sylvester", "Jie Yang"], "https://doi.org/10.1145/775832.775840", 6, "dac", 2003]], "Xin Yuan": [0, ["Multilevel global placement with retiming", ["Jason Cong", "Xin Yuan"], "https://doi.org/10.1145/775832.775887", 6, "dac", 2003]], "Tsutomu Sasao": [0, ["Large-scale SOP minimization using decomposition and functional properties", ["Alan Mishchenko", "Tsutomu Sasao"], "https://doi.org/10.1145/775832.775872", 6, "dac", 2003]], "Seyed Ghassem Miremadi": [0, ["Switch-level emulation", ["Ali Reza Ejlali", "Seyed Ghassem Miremadi"], "https://doi.org/10.1145/775832.775996", 6, "dac", 2003]], "Yunjian Jiang": [0, ["State-based power analysis for systems-on-chip", ["Reinaldo A. Bergamaschi", "Yunjian Jiang"], "https://doi.org/10.1145/775832.775992", 4, "dac", 2003]], "Karen Yorav": [0, ["Behavioral consistency of C and verilog programs using bounded model checking", ["Edmund M. Clarke", "Daniel Kroening", "Karen Yorav"], "https://doi.org/10.1145/775832.775928", 4, "dac", 2003]], "In-Cheol Park": [0.9998304396867752, ["SAT-based unbounded symbolic model checking", ["Hyeong-Ju Kang", "In-Cheol Park"], "https://doi.org/10.1145/775832.776043", 4, "dac", 2003]], "Carl Pixley": [0, ["Constraint synthesis for environment modeling in functional verification", ["Jun Yuan", "Ken Albin", "Adnan Aziz", "Carl Pixley"], "https://doi.org/10.1145/775832.775909", 4, "dac", 2003]], "Enrico Macii": [0, ["Clock-tree power optimization based on RTL clock-gating", ["Monica Donno", "Alessandro Ivaldi", "Luca Benini", "Enrico Macii"], "https://doi.org/10.1145/775832.775989", 6, "dac", 2003]], "Ben Travaglione": [0, ["Designing and implementing small quantum circuits and algorithms", ["Ben Travaglione"], "https://doi.org/10.1145/775832.776057", 6, "dac", 2003]], "Krzysztof Kuchcinski": [0, ["Partial task assignment of task graphs under heterogeneous resource constraints", ["Radoslaw Szymanek", "Krzysztof Kuchcinski"], "https://doi.org/10.1145/775832.775895", 6, "dac", 2003]], "Vivek De": [0, ["Parameter variations and impact on circuits and microarchitecture", ["Shekhar Borkar", "Tanay Karnik", "Siva Narendra", "James Tschanz", "Ali Keshavarzi", "Vivek De"], "https://doi.org/10.1145/775832.775920", 5, "dac", 2003]], "Michail Romesis": [0, ["Microarchitecture evaluation with physical planning", ["Jason Cong", "Ashok Jagannathan", "Glenn Reinman", "Michail Romesis"], "https://doi.org/10.1145/775832.775843", 4, "dac", 2003]], "Paolo Ienne": [0, ["Automatic application-specific instruction-set extensions under microarchitectural constraints", ["Kubilay Atasu", "Laura Pozzi", "Paolo Ienne"], "https://doi.org/10.1145/775832.775897", 6, "dac", 2003]], "Igor L. Markov": [0, ["An arbitrary twoqubit computation In 23 elementary gates or less", ["Stephen S. Bullock", "Igor L. Markov"], "https://doi.org/10.1145/775832.775916", 6, "dac", 2003]], "Zhuo Li": [0, ["An O(nlogn) time algorithm for optimal buffer insertion", ["Weiping Shi", "Zhuo Li"], "https://doi.org/10.1145/775832.775980", 6, "dac", 2003]], "Pai H. Chou": [0, ["Scalable modeling and optimization of mode transitions based on decoupled power management architecture", ["Dexin Li", "Qiang Xie", "Pai H. Chou"], "https://doi.org/10.1145/775832.775866", 6, "dac", 2003]], "Jun Gu": [0.07243982143700123, ["Dynamic global buffer planning optimization based on detail block locating and congestion analysis", ["Yuchun Ma", "Xianlong Hong", "Sheqin Dong", "Song Chen", "Yici Cai", "Chung-Kuan Cheng", "Jun Gu"], "https://doi.org/10.1145/775832.776036", 6, "dac", 2003]], "Bill Halpin": [0, ["Force directed mongrel with physical net constraints", ["Sung-Woo Hur", "Tung Cao", "Karthik Rajagopal", "Yegna Parasuram", "Amit Chowdhary", "Vladimir Tiourin", "Bill Halpin"], "https://doi.org/10.1145/775832.775888", 6, "dac", 2003]], "David L. Harame": [0, ["On-chip interconnect-aware design and modeling methodology, based on high bandwidth transmission line devices", ["David Goren", "Michael Zelikson", "Rachel Gordin", "Israel A. Wagner", "Anastasia Barger", "Alon Amir", "Betty Livshitz", "Anatoly Sherman", "Youri Tretiakov", "Robert A. Groves", "J. Park", "Donald L. Jordan", "Sue E. Strang", "Raminderpal Singh", "Carl E. Dickey", "David L. Harame"], "https://doi.org/10.1145/775832.776017", 4, "dac", 2003]], "Jehoshua Bruck": [0, ["The synthesis of cyclic combinational circuits", ["Marc D. Riedel", "Jehoshua Bruck"], "https://doi.org/10.1145/775832.775875", 6, "dac", 2003]], "Kia Bazargan": [0, ["Fast timing-driven partitioning-based placement for island style FPGAs", ["Pongstorn Maidee", "Cristinel Ababei", "Kia Bazargan"], "https://doi.org/10.1145/775832.775984", 6, "dac", 2003]], "Tony Givargis": [0, ["Improved indexing for cache miss reduction in embedded systems", ["Tony Givargis"], "https://doi.org/10.1145/775832.776052", 6, "dac", 2003]], "David T. Blaauw": [0, ["Static leakage reduction through simultaneous threshold voltage and state assignment", ["Dongwoo Lee", "David T. Blaauw"], "https://doi.org/10.1145/775832.775881", 4, "dac", 2003], ["An effective capacitance based driver output model for on-chip RLC interconnects", ["Kanak Agarwal", "Dennis Sylvester", "David T. Blaauw"], "https://doi.org/10.1145/775832.775931", 6, "dac", 2003], ["Non-iterative switching window computation for delay-noise", ["Bhavana Thudi", "David T. Blaauw"], "https://doi.org/10.1145/775832.775934", 6, "dac", 2003], ["Simple metrics for slew rate of RC circuits based on two circuit moments", ["Kanak Agarwal", "Dennis Sylvester", "David T. Blaauw"], "https://doi.org/10.1145/775832.776070", 4, "dac", 2003]], "Michael H. Perrott": [0, ["Fractional-N frequency synthesizer design at the transfer function level using a direct closed loop realization algorithm", ["Charlotte Y. Lau", "Michael H. Perrott"], "https://doi.org/10.1145/775832.775966", 6, "dac", 2003]], "Kaushik Roy": [0, ["Accurate estimation of total leakage current in scaled CMOS logic circuits based on compact current modeling", ["Saibal Mukhopadhyay", "Arijit Raychowdhury", "Kaushik Roy"], "https://doi.org/10.1145/775832.775877", 6, "dac", 2003], ["An adaptive window-based susceptance extraction and its efficient implementation", ["Guoan Zhong", "Cheng-Kok Koh", "Venkataramanan Balakrishnan", "Kaushik Roy"], "https://doi.org/10.1145/775832.776018", 4, "dac", 2003]], "Donald E. Thomas": [0, ["Schedulers as model-based design elements in programmable heterogeneous multiprocessors", ["JoAnn M. Paul", "Alex Bobrek", "Jeffrey E. Nelson", "Joshua J. Pieper", "Donald E. Thomas"], "https://doi.org/10.1145/775832.775938", 4, "dac", 2003]], "Eren Kursun": [0, ["Global resource sharing for synthesis of control data flow graphs on FPGAs", ["Seda Ogrenci Memik", "Gokhan Memik", "Roozbeh Jafari", "Eren Kursun"], "https://doi.org/10.1145/775832.775985", 6, "dac", 2003]], "Ricardo Augusto da Luz Reis": [0, ["Designing fault tolerant systems into SRAM-based FPGAs", ["Fernanda Lima", "Luigi Carro", "Ricardo Augusto da Luz Reis"], "https://doi.org/10.1145/775832.775997", 6, "dac", 2003]], "Nikil D. Dutt": [0, ["Instruction set compiled simulation: a technique for fast and flexible instruction set simulation", ["Mehrdad Reshadi", "Prabhat Mishra", "Nikil D. Dutt"], "https://doi.org/10.1145/775832.776026", 6, "dac", 2003]], "Shuvra S. Bhattacharyya": [0, ["Energy reduction techniques for multimedia applications with tolerance to deadline misses", ["Shaoxiong Hua", "Gang Qu", "Shuvra S. Bhattacharyya"], "https://doi.org/10.1145/775832.775868", 6, "dac", 2003]], "Tsuhan Chen": [0, ["Toward efficient static analysis of finite-precision effects in DSP applications via affine arithmetic modeling", ["Claire Fang Fang", "Rob A. Rutenbar", "Markus Puschel", "Tsuhan Chen"], "https://doi.org/10.1145/775832.775960", 6, "dac", 2003]], "Wu-Tung Cheng": [0, ["Using embedded infrastructure IP for SOC post-silicon verification", ["Yu Huang", "Wu-Tung Cheng"], "https://doi.org/10.1145/775832.776002", 4, "dac", 2003]], "Graig Godwin": [0, ["Hybrid hierarchical timing closure methodology for a high performance and low power DSP", ["Kaijian Shi", "Graig Godwin"], "https://doi.org/10.1145/775832.776046", 6, "dac", 2003]], "Wolfgang Ecker": [0, ["Re-use-centric architecture for a fully accelerated testbench environment", ["Renate Henftling", "Andreas Zinn", "Matthias Bauer", "Martin Zambaldi", "Wolfgang Ecker"], "https://doi.org/10.1145/775832.775929", 4, "dac", 2003]], "Hiroyuki Sugiyama": [0, ["A 1.3GHz fifth generation SPARC64 microprocessor", ["Hisashige Ando", "Yuuji Yoshida", "Aiichiro Inoue", "Itsumi Sugiyama", "Takeo Asakawa", "Kuniki Morita", "Toshiyuki Muta", "Tsuyoshi Motokurumada", "Seishi Okada", "Hideo Yamashita", "Yoshihiko Satsukawa", "Akihiko Konmoto", "Ryouichi Yamashita", "Hiroyuki Sugiyama"], "https://doi.org/10.1145/775832.776010", 4, "dac", 2003]], "Fabio Ricciato": [0, ["A timing-accurate modeling and simulation environment for networked embedded systems", ["Franco Fummi", "Giovanni Perbellini", "Paolo Gallo", "Massimo Poncino", "Stefano Martini", "Fabio Ricciato"], "https://doi.org/10.1145/775832.775846", 6, "dac", 2003]], "Alain Pirson": [0, ["Design of a 17-million gate network processor using a design factory", ["Gilles-Eric Descamps", "Satish Bagalkotkar", "Subramaniam Ganesan", "Satish Iyengar", "Alain Pirson"], "https://doi.org/10.1145/775832.776045", 6, "dac", 2003]], "Malgorzata Marek-Sadowska": [0, ["On-chip power supply network optimization using multigrid-based technique", ["Kai Wang", "Malgorzata Marek-Sadowska"], "https://doi.org/10.1145/775832.775864", 6, "dac", 2003], ["Delay budgeting in sequential circuit with application on FPGA placement", ["Chao-Yang Yeh", "Malgorzata Marek-Sadowska"], "https://doi.org/10.1145/775832.775886", 6, "dac", 2003], ["Gain-based technology mapping for discrete-size cell libraries", ["Bo Hu", "Yosinori Watanabe", "Alex Kondratyev", "Malgorzata Marek-Sadowska"], "https://doi.org/10.1145/775832.775979", 6, "dac", 2003], ["Wire length prediction based clustering and its application in placement", ["Bo Hu", "Malgorzata Marek-Sadowska"], "https://doi.org/10.1145/775832.776035", 6, "dac", 2003], ["Temporofunctional crosstalk noise analysis", ["Donald Chai", "Alex Kondratyev", "Yajun Ran", "Kenneth H. Tseng", "Yosinori Watanabe", "Malgorzata Marek-Sadowska"], "https://doi.org/10.1145/775832.776048", 4, "dac", 2003], ["Crosstalk noise in FPGAs", ["Yajun Ran", "Malgorzata Marek-Sadowska"], "https://doi.org/10.1145/775832.776069", 6, "dac", 2003]], "Yu-Liang Wu": [0.00020033309556310996, ["A cost-effective scan architecture for scan testing with non-scan test power and test application cost", ["Dong Xiang", "Shan Gu", "Jia-Guang Sun", "Yu-Liang Wu"], "https://doi.org/10.1145/775832.776022", 4, "dac", 2003]], "Margarida F. Jacome": [0, ["Xtream-Fit: an energy-delay efficient data memory subsystem for embedded media processing", ["Anand Ramachandran", "Margarida F. Jacome"], "https://doi.org/10.1145/775832.775869", 6, "dac", 2003], ["Architecture-level performance evaluation of component-based embedded systems", ["Jeffry T. Russell", "Margarida F. Jacome"], "https://doi.org/10.1145/775832.775936", 6, "dac", 2003]], "James H. Kukula": [0, ["Checking satisfiability of a conjunction of BDDs", ["Robert F. Damiano", "James H. Kukula"], "https://doi.org/10.1145/775832.776039", 6, "dac", 2003]], "David I. August": [0, ["Optimizations for a simulator construction system supporting reusable components", ["David A. Penry", "David I. August"], "https://doi.org/10.1145/775832.776065", 6, "dac", 2003]], "Avi Ziv": [0, ["Coverage directed test generation for functional verification using bayesian networks", ["Shai Fine", "Avi Ziv"], "https://doi.org/10.1145/775832.775907", 6, "dac", 2003]], "Stephen A. Edwards": [0, ["Making cyclic circuits acyclic", ["Stephen A. Edwards"], "https://doi.org/10.1145/775832.775874", 4, "dac", 2003]], "Abhik Roychoudhury": [0, ["Accurate timing analysis by modeling caches, speculation and their interaction", ["Xianfeng Li", "Tulika Mitra", "Abhik Roychoudhury"], "https://doi.org/10.1145/775832.775953", 6, "dac", 2003]], "Maria del Mar Hershenson": [0, ["Efficient description of the design space of analog circuits", ["Maria del Mar Hershenson"], "https://doi.org/10.1145/775832.776075", 4, "dac", 2003]], "Heinrich Meyr": [0, ["Instruction encoding synthesis for architecture exploration using hierarchical processor models", ["Achim Nohl", "Volker Greive", "Gunnar Braun", "Andreas Hoffmann", "Rainer Leupers", "Oliver Schliebusch", "Heinrich Meyr"], "https://doi.org/10.1145/775832.775898", 6, "dac", 2003]], "Klaus-Dieter Schubert": [0, ["Improvements in functional simulation addressing challenges in large, distributed industry projects", ["Klaus-Dieter Schubert"], "https://doi.org/10.1145/775832.775836", 4, "dac", 2003]], "Pier Luigi Rolandi": [0, ["A reconfigurable signal processing IC with embedded FPGA and multi-port flash memory", ["Michele Borgatti", "L. Cali", "Guido De Sandre", "B. Foret", "D. Iezzi", "Francesco Lertora", "G. Muzzi", "Marco Pasotti", "Marco Poles", "Pier Luigi Rolandi"], "https://doi.org/10.1145/775832.776007", 5, "dac", 2003]], "Sarma B. K. Vrudhula": [0, ["Computation and Refinement of Statistical Bounds on Circuit Delay", ["Aseem Agarwal", "David T. Blaauw", "Vladimir Zolotov", "Sarma B. K. Vrudhula"], "https://doi.org/10.1145/775832.775922", 6, "dac", 2003]], "Andrew Yang": [8.938485951404118e-09, ["Reshaping EDA for power", ["Jan M. Rabaey", "Dennis Sylvester", "David T. Blaauw", "Kerry Bernstein", "Jerry Frenkil", "Mark Horowitz", "Wolfgang Nebel", "Takayasu Sakurai", "Andrew Yang"], "https://doi.org/10.1145/775832.775838", 0, "dac", 2003]], "Stefan Rusu": [0, ["A 1.5GHz third generation itanium\u00ae 2 processor", ["Jason Stinson", "Stefan Rusu"], "https://doi.org/10.1145/775832.776011", 4, "dac", 2003]], "Jawahar Jain": [0, ["Solving the latch mapping problem in an industrial setting", ["Kelvin Ng", "Mukul R. Prasad", "Rajarshi Mukherjee", "Jawahar Jain"], "https://doi.org/10.1145/775832.775948", 6, "dac", 2003]], "Anjaneya Thakar": [0, ["Libraries: lifejacket or straitjacket", ["Carl Sechen", "Barbara Chappel", "Jim Hogan", "Andrew Moore", "Tadahiko Nakamura", "Gregory A. Northrop", "Anjaneya Thakar"], "https://doi.org/10.1145/775832.775994", 2, "dac", 2003]], "Yosinori Watanabe": [0, ["Automatic trace analysis for logic of constraints", ["Xi Chen", "Harry Hsieh", "Felice Balarin", "Yosinori Watanabe"], "https://doi.org/10.1145/775832.775952", 6, "dac", 2003]], "Ralph K. Cavin III": [0, ["Low-power design methodology for an on-chip bus with adaptive bandwidth capability", ["Rizwan Bashirullah", "Wentai Liu", "Ralph K. Cavin III"], "https://doi.org/10.1145/775832.775990", 6, "dac", 2003]], "Altamiro Amadeu Susin": [0, ["Ultimate low cost analog BIST", ["Marcelo Negreiros", "Luigi Carro", "Altamiro Amadeu Susin"], "https://doi.org/10.1145/775832.775977", 4, "dac", 2003]], "Mehdi Baradaran Tahoori": [0, ["Using satisfiability in application-dependent testing of FPGA interconnects", ["Mehdi Baradaran Tahoori"], "https://doi.org/10.1145/775832.776003", 4, "dac", 2003]], "Pieter W. Hooijmans": [0, ["RF front end application and technology trends", ["Pieter W. Hooijmans"], "https://doi.org/10.1145/775832.775854", 6, "dac", 2003]], "T. M. Mak": [0, ["Enhancing diagnosis resolution for delay defects based upon statistical timing and statistical fault models", ["Angela Krstic", "Li-C. Wang", "Kwang-Ting Cheng", "Jing-Jia Liou", "T. M. Mak"], "https://doi.org/10.1145/775832.776001", 6, "dac", 2003]], "Murugan Sankaradass": [0, ["CoCo: a hardware/software platform for rapid prototyping of code compression technologies", ["Haris Lekatsas", "Jorg Henkel", "Srimat T. Chakradhar", "Venkata Jakkula", "Murugan Sankaradass"], "https://doi.org/10.1145/775832.775912", 6, "dac", 2003]], "Kurt Antreich": [0, ["Performance trade-off analysis of analog circuits by normal-boundary intersection", ["Guido Stehr", "Helmut E. Graeb", "Kurt Antreich"], "https://doi.org/10.1145/775832.776073", 6, "dac", 2003]], "Rob Thompson": [0, ["Test generation for designs with multiple clocks", ["Xijiang Lin", "Rob Thompson"], "https://doi.org/10.1145/775832.776000", 6, "dac", 2003]], "D. F. Wong": [0, ["Blade and razor: cell and interconnect delay analysis using current-based models", ["John F. Croix", "D. F. Wong"], "https://doi.org/10.1145/775832.775933", 4, "dac", 2003]], "Anirudh Devgan": [0, ["Delay and slew metrics using the lognormal distribution", ["Charles J. Alpert", "Frank Liu", "Chandramouli V. Kashyap", "Anirudh Devgan"], "https://doi.org/10.1145/775832.775932", 4, "dac", 2003]], "Thomas E. Rosser": [0, ["Physical synthesis methodology for high performance microprocessors", ["Yiu-Hing Chan", "Prabhakar Kudva", "Lisa B. Lacey", "Gregory A. Northrop", "Thomas E. Rosser"], "https://doi.org/10.1145/775832.776009", 6, "dac", 2003]], "Pierre G. Paulin": [0, ["System-on-chip beyond the nanometer wall", ["Philippe Magarshack", "Pierre G. Paulin"], "https://doi.org/10.1145/775832.775943", 6, "dac", 2003]], "Manjusha Shankaradas": [0, ["Self-biased high-bandwidth low-jitter 1-to-4096 multiplier clock generator PLL", ["John G. Maneatis", "Jaeha Kim", "Iain McClatchie", "Jay Maxey", "Manjusha Shankaradas"], "https://doi.org/10.1145/775832.776006", 3, "dac", 2003]], "Stephane Donnay": [0, ["4G terminals: how are we going to design them?", ["Jan Craninckx", "Stephane Donnay"], "https://doi.org/10.1145/775832.775855", 6, "dac", 2003]], "Chandramouli Visweswariah": [0, ["Statistical timing for parametric yield prediction of digital integrated circuits", ["Jochen A. G. Jess", "Kerim Kalafala", "Srinath R. Naidu", "Ralph H. J. M. Otten", "Chandramouli Visweswariah"], "https://doi.org/10.1145/775832.776066", 6, "dac", 2003]], "Brannon Batson": [0, ["Using a formal specification and a model checker to monitor and direct simulation", ["Serdar Tasiran", "Yuan Yu", "Brannon Batson"], "https://doi.org/10.1145/775832.775926", 6, "dac", 2003]], "Sarvesh H. Kulkarni": [0, ["Pushing ASIC performance in a power envelope", ["Ruchir Puri", "Leon Stok", "John M. Cohn", "David S. Kung", "David Z. Pan", "Dennis Sylvester", "Ashish Srivastava", "Sarvesh H. Kulkarni"], "https://doi.org/10.1145/775832.776032", 6, "dac", 2003]], "Hossein Pedram": [0, ["Verilog HDL, powered by PLI: a suitable framework for describing and modeling asynchronous circuits at all levels of abstraction", ["Arash Saifhashemi", "Hossein Pedram"], "https://doi.org/10.1145/775832.775917", 4, "dac", 2003]], "Jianwen Zhu": [0, ["A retargetable micro-architecture simulator", ["Wai Sum Mong", "Jianwen Zhu"], "https://doi.org/10.1145/775832.776025", 6, "dac", 2003]], "Ziyad Hanna": [0, ["A signal correlation guided ATPG solver and its applications for solving difficult industrial cases", ["Feng Lu", "Li-C. Wang", "Kwang-Ting Cheng", "John Moondanos", "Ziyad Hanna"], "https://doi.org/10.1145/775832.775947", 6, "dac", 2003]], "Mary Jane Irwin": [0, ["Implications of technology scaling on leakage reduction techniques", ["Yuh-Fang Tsai", "David Duarte", "Narayanan Vijaykrishnan", "Mary Jane Irwin"], "https://doi.org/10.1145/775832.775880", 4, "dac", 2003]], "Alberto L. Sangiovanni-Vincentelli": [0, ["A tool for describing and evaluating hierarchical real-time bus scheduling policies", ["Trevor Meyerowitz", "Claudio Pinello", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1145/775832.775913", 6, "dac", 2003], ["Support vector machines for analog circuit performance representation", ["Fernando De Bernardinis", "Michael I. Jordan", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1145/775832.776074", 6, "dac", 2003]], "Nick Tufillaro": [0, ["New techniques for non-linear behavioral modeling of microwave/RF ICs from simulation and nonlinear microwave measurements", ["David E. Root", "John Wood", "Nick Tufillaro"], "https://doi.org/10.1145/775832.775856", 6, "dac", 2003]], "Fabio Somenzi": [0, ["Dos and don'ts of CTL state coverage estimation", ["Nikhil Jayakumar", "Mitra Purandare", "Fabio Somenzi"], "https://doi.org/10.1145/775832.775908", 4, "dac", 2003], ["Formal verification - prove it or pitch it", ["Rajesh K. Gupta", "Shishpal Rawat", "Sandeep K. Shukla", "Brian Bailey", "Daniel K. Beece", "Masahiro Fujita", "Carl Pixley", "John OLeary", "Fabio Somenzi"], "https://doi.org/10.1145/775832.776013", 2, "dac", 2003]], "Yehea I. Ismail": [0, ["Realizable RLCK circuit crunching", ["Chirayu S. Amin", "Masud H. Chowdhury", "Yehea I. Ismail"], "https://doi.org/10.1145/775832.775891", 6, "dac", 2003], ["Efficient model order reduction including skin effect", ["Shizhong Mei", "Chirayu S. Amin", "Yehea I. Ismail"], "https://doi.org/10.1145/775832.775892", 6, "dac", 2003], ["Optimum positioning of interleaved repeaters In bidirectional buses", ["Maged Ghoneima", "Yehea I. Ismail"], "https://doi.org/10.1145/775832.775981", 6, "dac", 2003]], "Shaojun Wei": [0, ["Emerging markets: design goes global", ["Chi-Foon Chan", "Deirdre Hanford", "Jian Yue Pan", "Narendra V. Shenoy", "Mahesh Mehendale", "A. Vasudevan", "Shaojun Wei"], "https://doi.org/10.1145/775832.775883", 0, "dac", 2003]], "Minesh B. Amin": [0, ["Efficient compression and application of deterministic patterns in a logic BIST architecture", ["Peter Wohl", "John A. Waicukauski", "Sanjay Patel", "Minesh B. Amin"], "https://doi.org/10.1145/775832.775976", 4, "dac", 2003]], "Ronnie Vasishta": [0, ["COT - customer owned trouble", ["Robert Dahlberg", "Shishpal Rawat", "Jen Bernier", "Gina Gloski", "Aurangzeb Khan", "Kaushik Patel", "Paul Ruddy", "Naveed A. Sherwani", "Ronnie Vasishta"], "https://doi.org/10.1145/775832.775858", 2, "dac", 2003]], "Karem A. Sakallah": [0, ["Shatter: efficient symmetry-breaking for boolean satisfiability", ["Fadi A. Aloul", "Igor L. Markov", "Karem A. Sakallah"], "https://doi.org/10.1145/775832.776042", 4, "dac", 2003]], "K. Y. Tong": [0, ["Exploring regular fabrics to optimize the performance-cost trade-off", ["Lawrence T. Pileggi", "Herman Schmit", "Andrzej J. Strojwas", "Padmini Gopalakrishnan", "V. Kheterpal", "Aneesh Koorapaty", "Chetan Patel", "Vyacheslav Rovner", "K. Y. Tong"], "https://doi.org/10.1145/775832.776031", 6, "dac", 2003]], "Andre Chatelain": [0, ["Verification strategy for integration 3G baseband SoC", ["Yves Mathys", "Andre Chatelain"], "https://doi.org/10.1145/775832.775835", 4, "dac", 2003]]}