;redcode
;assert 1
	SPL 0, <802
	CMP -277, <-126
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SPL -702
	DJN -1, @-20
	SLT 30, 9
	MOV -1, <-20
	SUB @127, 106
	SUB 31, 501
	ADD 210, 30
	SLT 30, 9
	DJN -1, @-20
	SUB 31, 501
	DJN -1, @-20
	SUB 31, 501
	SPL 0, <801
	SPL 0, <801
	SLT 30, 9
	SPL 0, <801
	JMP 127, 105
	SPL 0, <801
	DAT #0, #0
	CMP @121, 103
	SPL 0, <802
	DAT #0, #0
	DJN <121, -353
	JMZ <121, -353
	JMZ <121, -353
	JMZ <121, -353
	DJN <-901, @-24
	ADD 30, 9
	CMP 30, 9
	DJN <10, 4
	ADD 30, 9
	ADD 30, 9
	SLT 30, 9
	ADD 270, 60
	ADD 30, 9
	ADD 3, 21
	MOV -1, <-20
	SPL 0, <802
	MOV -7, <-20
	CMP -277, <-126
	CMP -277, <-126
	SPL 0, <802
	CMP -277, <-126
	SPL 0, <802
	MOV -7, <-20
	CMP -277, <-126
	MOV -1, <-20
	DJN -1, @-20
