{"schemaVersion":{"minor":3,"major":0,"patch":0},"sections":[],"identifier":{"url":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/MachineVHDLRepresentable\/architectureHead","interfaceLanguage":"swift"},"kind":"symbol","variants":[{"paths":["\/documentation\/vhdlmachines\/machinevhdlrepresentable\/architecturehead"],"traits":[{"interfaceLanguage":"swift"}]}],"abstract":[{"type":"text","text":"The architecture head."}],"primaryContentSections":[{"declarations":[{"languages":["swift"],"platforms":["Linux"],"tokens":[{"kind":"keyword","text":"var"},{"kind":"text","text":" "},{"kind":"identifier","text":"architectureHead"},{"text":": ","kind":"text"},{"preciseIdentifier":"s:11VHDLParsing16ArchitectureHeadV","text":"ArchitectureHead","kind":"typeIdentifier"},{"text":" { ","kind":"text"},{"text":"get","kind":"keyword"},{"text":" }","kind":"text"}]}],"kind":"declarations"}],"metadata":{"roleHeading":"Instance Property","fragments":[{"text":"var","kind":"keyword"},{"text":" ","kind":"text"},{"text":"architectureHead","kind":"identifier"},{"text":": ","kind":"text"},{"text":"ArchitectureHead","preciseIdentifier":"s:11VHDLParsing16ArchitectureHeadV","kind":"typeIdentifier"}],"externalID":"s:12VHDLMachines24MachineVHDLRepresentableP16architectureHead11VHDLParsing012ArchitectureE0Vvp","title":"architectureHead","required":true,"role":"symbol","modules":[{"name":"VHDLMachines"}],"symbolKind":"property"},"hierarchy":{"paths":[["doc:\/\/VHDLMachines\/documentation\/VHDLMachines","doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/MachineVHDLRepresentable"]]},"references":{"doc://VHDLMachines/documentation/VHDLMachines/Machine":{"navigatorTitle":[{"kind":"identifier","text":"Machine"}],"fragments":[{"kind":"keyword","text":"struct"},{"kind":"text","text":" "},{"kind":"identifier","text":"Machine"}],"title":"Machine","role":"symbol","type":"topic","identifier":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/Machine","url":"\/documentation\/vhdlmachines\/machine","kind":"symbol","abstract":[{"type":"text","text":"The VHDL implementation of an LLFSM."}]},"doc://VHDLMachines/documentation/VHDLMachines":{"title":"VHDLMachines","role":"collection","type":"topic","identifier":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines","url":"\/documentation\/vhdlmachines","kind":"symbol","abstract":[]},"doc://VHDLMachines/documentation/VHDLMachines/MachineVHDLRepresentable/architectureHead":{"fragments":[{"text":"var","kind":"keyword"},{"text":" ","kind":"text"},{"text":"architectureHead","kind":"identifier"},{"text":": ","kind":"text"},{"text":"ArchitectureHead","preciseIdentifier":"s:11VHDLParsing16ArchitectureHeadV","kind":"typeIdentifier"}],"title":"architectureHead","role":"symbol","type":"topic","identifier":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/MachineVHDLRepresentable\/architectureHead","required":true,"url":"\/documentation\/vhdlmachines\/machinevhdlrepresentable\/architecturehead","kind":"symbol","abstract":[{"type":"text","text":"The architecture head."}]},"doc://VHDLMachines/documentation/VHDLMachines/MachineVHDLRepresentable":{"navigatorTitle":[{"kind":"identifier","text":"MachineVHDLRepresentable"}],"type":"topic","abstract":[{"type":"text","text":"Provide abstract "},{"type":"codeVoice","code":"VHDL"},{"text":" representation of a ","type":"text"},{"type":"reference","identifier":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/Machine","isActive":true},{"text":".","type":"text"}],"fragments":[{"kind":"keyword","text":"protocol"},{"kind":"text","text":" "},{"kind":"identifier","text":"MachineVHDLRepresentable"}],"url":"\/documentation\/vhdlmachines\/machinevhdlrepresentable","identifier":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/MachineVHDLRepresentable","title":"MachineVHDLRepresentable","kind":"symbol","role":"symbol"}}}