{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1610281790541 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Partition Merge Quartus II 64-Bit " "Running Quartus II 64-Bit Partition Merge" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1610281790541 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jan 10 20:29:50 2021 " "Processing started: Sun Jan 10 20:29:50 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1610281790541 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1610281790541 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_cdb --read_settings_files=off --write_settings_files=off top -c top --merge=on " "Command: quartus_cdb --read_settings_files=off --write_settings_files=off top -c top --merge=on" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1610281790541 ""}
{ "Info" "IAMERGE_PARTITION_SOURCE_SOURCE" "Top " "Using synthesis netlist for partition \"Top\"" {  } {  } 0 35007 "Using synthesis netlist for partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610281790781 ""}
{ "Info" "IAMERGE_PARTITION_SOURCE_POST_FIT" "clock_tree:u_clock_tree " "Using previously generated Fitter netlist for partition \"clock_tree:u_clock_tree\"" {  } { { "../../../User/Verilog/top.v" "" { Text "D:/project/fpga_training/User/Verilog/top.v" 49 0 0 } }  } 0 35006 "Using previously generated Fitter netlist for partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610281790830 ""}
{ "Info" "IAMERGE_PARTITION_SOURCE_POST_FIT" "fifo_top:u_fifo_top " "Using previously generated Fitter netlist for partition \"fifo_top:u_fifo_top\"" {  } { { "../../../User/Verilog/top.v" "" { Text "D:/project/fpga_training/User/Verilog/top.v" 71 0 0 } }  } 0 35006 "Using previously generated Fitter netlist for partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610281790882 ""}
{ "Info" "IAMERGE_PARTITION_SOURCE_POST_FIT" "key_top:u_key_top " "Using previously generated Fitter netlist for partition \"key_top:u_key_top\"" {  } { { "../../../User/Verilog/top.v" "" { Text "D:/project/fpga_training/User/Verilog/top.v" 84 0 0 } }  } 0 35006 "Using previously generated Fitter netlist for partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610281790951 ""}
{ "Info" "IAMERGE_PARTITION_SOURCE_POST_FIT" "led_top:u_led_top " "Using previously generated Fitter netlist for partition \"led_top:u_led_top\"" {  } { { "../../../User/Verilog/top.v" "" { Text "D:/project/fpga_training/User/Verilog/top.v" 98 0 0 } }  } 0 35006 "Using previously generated Fitter netlist for partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610281791006 ""}
{ "Info" "IAMERGE_PARTITION_SOURCE_POST_FIT" "ram_top:u_ram_top " "Using previously generated Fitter netlist for partition \"ram_top:u_ram_top\"" {  } { { "../../../User/Verilog/top.v" "" { Text "D:/project/fpga_training/User/Verilog/top.v" 60 0 0 } }  } 0 35006 "Using previously generated Fitter netlist for partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610281791058 ""}
{ "Info" "IAMERGE_PARTITION_SOURCE_SOURCE" "sld_hub:auto_hub " "Using synthesis netlist for partition \"sld_hub:auto_hub\"" {  } {  } 0 35007 "Using synthesis netlist for partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610281791125 ""}
{ "Info" "IAMERGE_ATOM_BLACKBOX_RESOLVED" "7 " "Resolved and merged 7 partition(s)" {  } {  } 0 35002 "Resolved and merged %1!d! partition(s)" 0 0 "Quartus II" 0 -1 1610281791243 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "2 0 2 0 0 " "Adding 2 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1610281791274 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610281791274 ""}
{ "Info" "IAMERGE_QIC_ADVISOR_NO_FANOUT" "4 " "Found 4 ports with no fan-out. For more information, refer to the Partition Merger report" {  } {  } 0 35047 "Found %1!d! ports with no fan-out. For more information, refer to the Partition Merger report" 0 0 "Quartus II" 0 -1 1610281791473 ""}
{ "Warning" "WAMERGE_DANGLING_ATOM_TOP" "" "Found partition port(s) not driving logic, possibly wasting area" { { "Warning" "WAMERGE_DANGLING_ATOM_NO_TIE_OFF" "key_top:u_key_top\|key:key_lable\[3\].u_key\|key_value~_wirecell key_top:u_key_top\|key_value\[3\] " "Partition port \"key_top:u_key_top\|key_value\[3\]\", driven by node \"key_top:u_key_top\|key:key_lable\[3\].u_key\|key_value~_wirecell\", does not drive logic" {  } { { "../../../User/Verilog/key/key.v" "" { Text "D:/project/fpga_training/User/Verilog/key/key.v" 7 -1 0 } }  } 0 35018 "Partition port \"%2!s!\", driven by node \"%1!s!\", does not drive logic" 0 0 "Quartus II" 0 -1 1610281791473 "|top|key_top:u_key_top|key_value[3]"} { "Warning" "WAMERGE_DANGLING_ATOM_NO_TIE_OFF" "key_top:u_key_top\|key:key_lable\[2\].u_key\|key_value~_wirecell key_top:u_key_top\|key_value\[2\] " "Partition port \"key_top:u_key_top\|key_value\[2\]\", driven by node \"key_top:u_key_top\|key:key_lable\[2\].u_key\|key_value~_wirecell\", does not drive logic" {  } { { "../../../User/Verilog/key/key.v" "" { Text "D:/project/fpga_training/User/Verilog/key/key.v" 7 -1 0 } }  } 0 35018 "Partition port \"%2!s!\", driven by node \"%1!s!\", does not drive logic" 0 0 "Quartus II" 0 -1 1610281791473 "|top|key_top:u_key_top|key_value[2]"} { "Warning" "WAMERGE_DANGLING_ATOM_NO_TIE_OFF" "key_top:u_key_top\|key:key_lable\[1\].u_key\|key_value~_wirecell key_top:u_key_top\|key_value\[1\] " "Partition port \"key_top:u_key_top\|key_value\[1\]\", driven by node \"key_top:u_key_top\|key:key_lable\[1\].u_key\|key_value~_wirecell\", does not drive logic" {  } { { "../../../User/Verilog/key/key.v" "" { Text "D:/project/fpga_training/User/Verilog/key/key.v" 7 -1 0 } }  } 0 35018 "Partition port \"%2!s!\", driven by node \"%1!s!\", does not drive logic" 0 0 "Quartus II" 0 -1 1610281791473 "|top|key_top:u_key_top|key_value[1]"} { "Warning" "WAMERGE_DANGLING_ATOM_NO_TIE_OFF" "key_top:u_key_top\|key:key_lable\[0\].u_key\|key_value~_wirecell key_top:u_key_top\|key_value\[0\] " "Partition port \"key_top:u_key_top\|key_value\[0\]\", driven by node \"key_top:u_key_top\|key:key_lable\[0\].u_key\|key_value~_wirecell\", does not drive logic" {  } { { "../../../User/Verilog/key/key.v" "" { Text "D:/project/fpga_training/User/Verilog/key/key.v" 7 -1 0 } }  } 0 35018 "Partition port \"%2!s!\", driven by node \"%1!s!\", does not drive logic" 0 0 "Quartus II" 0 -1 1610281791473 "|top|key_top:u_key_top|key_value[0]"}  } {  } 0 35016 "Found partition port(s) not driving logic, possibly wasting area" 0 0 "Quartus II" 0 -1 1610281791473 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2466 " "Implemented 2466 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1610281792013 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1610281792013 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2427 " "Implemented 2427 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1610281792013 ""} { "Info" "ICUT_CUT_TM_RAMS" "18 " "Implemented 18 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1610281792013 ""} { "Info" "ICUT_CUT_TM_PLLS" "2 " "Implemented 2 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1610281792013 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1610281792013 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Partition Merge 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit Partition Merge was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4679 " "Peak virtual memory: 4679 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1610281792181 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jan 10 20:29:52 2021 " "Processing ended: Sun Jan 10 20:29:52 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1610281792181 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1610281792181 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1610281792181 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1610281792181 ""}
