-----------------------------------------------------------------
--                                                             --
-----------------------------------------------------------------
--
--	ModCmd -
--
--	Copyright(c) SLAC 2000
--
--	Author: JEFF OLSEN
--	Created on: 3/9/2011 2:32:34 PM
--	Last change: JO 8/5/2011 10:17:06 AM
--
library IEEE;
use IEEE.std_logic_1164.ALL;
use IEEE.std_logic_ARITH.ALL;
use IEEE.std_logic_UNSIGNED.ALL;

library work;
use work.mksuii.all;

---- Uncomment the following library declaration if instantiating
---- any Xilinx primitives in this code.
--library UNISIM;
--use UNISIM.VComponents.all;


entity LegacyModCmd is
Port (
	Clock							: in std_logic;
	Reset 	  					: in std_logic;

-- Link Interface
	Lnk_Addr		 				: in std_logic_vector(15 downto 0);			-- From Link Interface
	Lnk_Wr		 				: in std_logic;									-- From Link Interface
	Lnk_DataIn					: in std_logic_vector(15 downto 0);			-- From Link Interface

	Reg_DataOut					: out std_logic_vector(15 downto 0);

	WG_TCGuage_Mon 			: in std_logic;
	WG_Valve_MON 				: in std_logic;
	Avail_MON 					: in std_logic;


	WG_TCGuage_Test 			: out std_logic;
	WG_Valve_Test 				: out std_logic;
	Avail_Test 					: out std_logic;

	Status						: out std_logic_vector(15 downto 0)

	);

end LegacyModCmd;

architecture behaviour of LegacyModCmd is

signal TestReg					: std_logic_Vector(15 downto 0);
signal iStatus					: std_logic_Vector(15 downto 0);
signal iWG_TCGuage_Test 	:  std_logic;
signal iWG_Valve_Test 		:  std_logic;
signal iAvail_Test 			:  std_logic;

begin

WG_TCGuage_Test 	<= TestReg(2);
WG_Valve_Test 		<= TestReg(1);
Avail_Test 			<= TestReg(0);

Status 				<= iStatus;

istatus(15 downto 3) <=	(Others => '0');
istatus(2) 				<=	WG_TCGuage_Mon;
istatus(1) 				<=	WG_Valve_MON;
istatus(0) 				<=	Avail_MON;

WrReg : process(Clock, Reset)
Begin
if (reset = '1') then
	iWG_TCGuage_Test	<= '0';
	iWG_Valve_Test		<= '0';
	iAvail_Test			<= '0';
	TestReg				<= (Others => '0');
elsif (Clock'event and 	Clock = '1') then
	if (Lnk_Wr = '1') then
		case Lnk_Addr is
			when x"0000" =>

			when x"0010" =>
				TestReg(2 downto 0) <= Lnk_DataIn(2 downto 0) or TestReg(2 downto 0);

			when x"0011" =>
				TestReg(2 downto 0) <= not(Lnk_DataIn(2 downto 0)) and TestReg(2 downto 0);

			when others =>
		end case;
	end if;
end if;
end process;

Rd_Reg : Process(Lnk_Addr, TestReg, iStatus)
begin
	case Lnk_Addr(1 downto 0) is
		when "00" => Reg_DataOut 	<= iStatus;
		when "01" => Reg_DataOut	<= TestReg;
		when others => Reg_DataOut	<= (Others => '0');
	end case;
end process;


end behaviour;
