

================================================================
== Vivado HLS Report for 'dense'
================================================================
* Date:           Sun Aug 13 18:16:19 2023

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        dense
* Solution:       S8
* Product family: virtex7
* Target device:  xc7vx485t-ffg1157-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  | 40.00 ns | 32.702 ns |   5.00 ns  |
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       45|       45| 1.800 us | 1.800 us |   45|   45|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                      |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- memset_dense_array  |        2|        2|         1|          -|          -|     3|    no    |
        |- Dense_Loop          |       30|       30|        10|          -|          -|     3|    no    |
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|     213|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|     15|    1178|    3830|    -|
|Memory           |        -|      -|       -|       -|    -|
|Multiplexer      |        -|      -|       -|     344|    -|
|Register         |        -|      -|     413|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        0|     15|    1591|    4387|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |     2060|   2800|  607200|  303600|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        0|   ~0  |   ~0   |       1|    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |dense_fadd_32ns_3bkb_U1  |dense_fadd_32ns_3bkb  |        0|      2|  177|  198|    0|
    |dense_fdiv_32ns_3dEe_U4  |dense_fdiv_32ns_3dEe  |        0|      0|  217|  779|    0|
    |dense_fdiv_32ns_3dEe_U5  |dense_fdiv_32ns_3dEe  |        0|      0|  217|  779|    0|
    |dense_fdiv_32ns_3dEe_U6  |dense_fdiv_32ns_3dEe  |        0|      0|  217|  779|    0|
    |dense_fexp_32ns_3eOg_U7  |dense_fexp_32ns_3eOg  |        0|      7|   94|  929|    0|
    |dense_fmul_32ns_3cud_U2  |dense_fmul_32ns_3cud  |        0|      3|  128|  138|    0|
    |dense_fmul_32ns_3cud_U3  |dense_fmul_32ns_3cud  |        0|      3|  128|  138|    0|
    |dense_mux_32_32_1_1_U8   |dense_mux_32_32_1_1   |        0|      0|    0|   15|    0|
    |dense_mux_32_32_1_1_U9   |dense_mux_32_32_1_1   |        0|      0|    0|   15|    0|
    |dense_mux_32_32_1_1_U10  |dense_mux_32_32_1_1   |        0|      0|    0|   15|    0|
    |dense_mux_32_32_1_1_U11  |dense_mux_32_32_1_1   |        0|      0|    0|   15|    0|
    |dense_mux_32_32_1_1_U12  |dense_mux_32_32_1_1   |        0|      0|    0|   15|    0|
    |dense_mux_32_32_1_1_U13  |dense_mux_32_32_1_1   |        0|      0|    0|   15|    0|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |Total                    |                      |        0|     15| 1178| 3830|    0|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name       | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+-------+---+----+------------+------------+
    |add_ln26_fu_269_p2         |     +    |      0|  0|  10|           2|           1|
    |d_fu_369_p2                |     +    |      0|  0|  10|           2|           1|
    |icmp_ln26_1_fu_275_p2      |   icmp   |      0|  0|   8|           2|           1|
    |icmp_ln26_2_fu_289_p2      |   icmp   |      0|  0|   8|           2|           1|
    |icmp_ln26_fu_327_p2        |   icmp   |      0|  0|   9|           2|           3|
    |icmp_ln29_fu_363_p2        |   icmp   |      0|  0|   8|           2|           2|
    |dense_array_0_1_fu_295_p3  |  select  |      0|  0|  32|           1|          32|
    |dense_array_1_1_fu_303_p3  |  select  |      0|  0|  32|           1|           1|
    |dense_array_2_1_fu_319_p3  |  select  |      0|  0|  32|           1|          32|
    |select_ln26_1_fu_311_p3    |  select  |      0|  0|  32|           1|          32|
    |select_ln26_fu_281_p3      |  select  |      0|  0|  32|           1|           1|
    +---------------------------+----------+-------+---+----+------------+------------+
    |Total                      |          |      0|  0| 213|          17|         107|
    +---------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+-----+-----------+-----+-----------+
    |             Name            | LUT | Input Size| Bits| Total Bits|
    +-----------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                    |  113|         24|    1|         24|
    |d_0_reg_198                  |    9|          2|    2|          4|
    |dense_array_0_read_s_fu_106  |    9|          2|   32|         64|
    |dense_array_1_read_s_fu_110  |    9|          2|   32|         64|
    |dense_array_2_read_s_fu_114  |    9|          2|   32|         64|
    |grp_fu_210_p0                |   21|          4|   32|        128|
    |grp_fu_210_p1                |   38|          7|   32|        224|
    |grp_fu_216_p0                |   38|          7|   32|        224|
    |grp_fu_216_p1                |   38|          7|   32|        224|
    |grp_fu_222_p0                |   15|          3|   32|         96|
    |grp_fu_222_p1                |   15|          3|   32|         96|
    |grp_fu_241_p1                |   21|          4|   32|        128|
    |phi_ln26_reg_187             |    9|          2|    2|          4|
    +-----------------------------+-----+-----------+-----+-----------+
    |Total                        |  344|         69|  325|       1344|
    +-----------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |ap_CS_fsm                    |  23|   0|   23|          0|
    |d_0_reg_198                  |   2|   0|    2|          0|
    |d_reg_572                    |   2|   0|    2|          0|
    |dense_array_0_0_fu_94        |  32|   0|   32|          0|
    |dense_array_0_read_s_fu_106  |  32|   0|   32|          0|
    |dense_array_1_0_fu_98        |  32|   0|   32|          0|
    |dense_array_1_read_s_fu_110  |  32|   0|   32|          0|
    |dense_array_2_0_fu_102       |  32|   0|   32|          0|
    |dense_array_2_read_s_fu_114  |  32|   0|   32|          0|
    |phi_ln26_reg_187             |   2|   0|    2|          0|
    |reg_252                      |  32|   0|   32|          0|
    |tmp_1_i_reg_640              |  32|   0|   32|          0|
    |tmp_6_reg_614                |  32|   0|   32|          0|
    |tmp_7_reg_619                |  32|   0|   32|          0|
    |tmp_i_4_reg_646              |  32|   0|   32|          0|
    |tmp_i_reg_634                |  32|   0|   32|          0|
    +-----------------------------+----+----+-----+-----------+
    |Total                        | 413|   0|  413|          0|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------------+-----+-----+------------+--------------+--------------+
|ap_clk               |  in |    1| ap_ctrl_hs |     dense    | return value |
|ap_rst               |  in |    1| ap_ctrl_hs |     dense    | return value |
|ap_start             |  in |    1| ap_ctrl_hs |     dense    | return value |
|ap_done              | out |    1| ap_ctrl_hs |     dense    | return value |
|ap_idle              | out |    1| ap_ctrl_hs |     dense    | return value |
|ap_ready             | out |    1| ap_ctrl_hs |     dense    | return value |
|flat_array_0         |  in |   32|   ap_none  | flat_array_0 |    pointer   |
|flat_array_1         |  in |   32|   ap_none  | flat_array_1 |    pointer   |
|flat_array_2         |  in |   32|   ap_none  | flat_array_2 |    pointer   |
|flat_array_3         |  in |   32|   ap_none  | flat_array_3 |    pointer   |
|flat_array_4         |  in |   32|   ap_none  | flat_array_4 |    pointer   |
|flat_array_5         |  in |   32|   ap_none  | flat_array_5 |    pointer   |
|flat_array_6         |  in |   32|   ap_none  | flat_array_6 |    pointer   |
|flat_array_7         |  in |   32|   ap_none  | flat_array_7 |    pointer   |
|prediction_0         | out |   32|   ap_vld   | prediction_0 |    pointer   |
|prediction_0_ap_vld  | out |    1|   ap_vld   | prediction_0 |    pointer   |
|prediction_1         | out |   32|   ap_vld   | prediction_1 |    pointer   |
|prediction_1_ap_vld  | out |    1|   ap_vld   | prediction_1 |    pointer   |
|prediction_2         | out |   32|   ap_vld   | prediction_2 |    pointer   |
|prediction_2_ap_vld  | out |    1|   ap_vld   | prediction_2 |    pointer   |
+---------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 23
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 2 3 
3 --> 4 13 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 3 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.18>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%dense_array_0_0 = alloca float"   --->   Operation 24 'alloca' 'dense_array_0_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%dense_array_1_0 = alloca float"   --->   Operation 25 'alloca' 'dense_array_1_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%dense_array_2_0 = alloca float"   --->   Operation 26 'alloca' 'dense_array_2_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %prediction_2), !map !16"   --->   Operation 27 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %prediction_1), !map !22"   --->   Operation 28 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %prediction_0), !map !28"   --->   Operation 29 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %flat_array_7), !map !34"   --->   Operation 30 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %flat_array_6), !map !40"   --->   Operation 31 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %flat_array_5), !map !46"   --->   Operation 32 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %flat_array_4), !map !52"   --->   Operation 33 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %flat_array_3), !map !58"   --->   Operation 34 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %flat_array_2), !map !64"   --->   Operation 35 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %flat_array_1), !map !68"   --->   Operation 36 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %flat_array_0), !map !72"   --->   Operation 37 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([6 x i8]* @dense_str) nounwind"   --->   Operation 38 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (1.18ns)   --->   "br label %meminst"   --->   Operation 39 'br' <Predicate = true> <Delay = 1.18>

State 2 <SV = 1> <Delay = 2.40>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%phi_ln26 = phi i2 [ 0, %0 ], [ %add_ln26, %meminst ]" [dense.cpp:26]   --->   Operation 40 'phi' 'phi_ln26' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%dense_array_0_0_load = load float* %dense_array_0_0"   --->   Operation 41 'load' 'dense_array_0_0_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%dense_array_1_0_load = load float* %dense_array_1_0"   --->   Operation 42 'load' 'dense_array_1_0_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%dense_array_2_0_load = load float* %dense_array_2_0"   --->   Operation 43 'load' 'dense_array_2_0_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (1.00ns)   --->   "%add_ln26 = add i2 %phi_ln26, 1" [dense.cpp:26]   --->   Operation 44 'add' 'add_ln26' <Predicate = true> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.61ns)   --->   "%icmp_ln26_1 = icmp eq i2 %phi_ln26, 0" [dense.cpp:26]   --->   Operation 45 'icmp' 'icmp_ln26_1' <Predicate = true> <Delay = 0.61> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node dense_array_0_1)   --->   "%select_ln26 = select i1 %icmp_ln26_1, float 0.000000e+00, float %dense_array_0_0_load" [dense.cpp:26]   --->   Operation 46 'select' 'select_ln26' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.61ns)   --->   "%icmp_ln26_2 = icmp eq i2 %phi_ln26, 1" [dense.cpp:26]   --->   Operation 47 'icmp' 'icmp_ln26_2' <Predicate = true> <Delay = 0.61> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.61ns) (out node of the LUT)   --->   "%dense_array_0_1 = select i1 %icmp_ln26_2, float %dense_array_0_0_load, float %select_ln26" [dense.cpp:26]   --->   Operation 48 'select' 'dense_array_0_1' <Predicate = true> <Delay = 0.61> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.61ns)   --->   "%dense_array_1_1 = select i1 %icmp_ln26_2, float 0.000000e+00, float %dense_array_1_0_load" [dense.cpp:26]   --->   Operation 49 'select' 'dense_array_1_1' <Predicate = true> <Delay = 0.61> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node dense_array_2_1)   --->   "%select_ln26_1 = select i1 %icmp_ln26_1, float %dense_array_2_0_load, float 0.000000e+00" [dense.cpp:26]   --->   Operation 50 'select' 'select_ln26_1' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.61ns) (out node of the LUT)   --->   "%dense_array_2_1 = select i1 %icmp_ln26_2, float %dense_array_2_0_load, float %select_ln26_1" [dense.cpp:26]   --->   Operation 51 'select' 'dense_array_2_1' <Predicate = true> <Delay = 0.61> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.61ns)   --->   "%icmp_ln26 = icmp eq i2 %phi_ln26, -2" [dense.cpp:26]   --->   Operation 52 'icmp' 'icmp_ln26' <Predicate = true> <Delay = 0.61> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([19 x i8]* @memset_dense_array_s)"   --->   Operation 53 'specloopname' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 54 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "store float %dense_array_2_1, float* %dense_array_2_0" [dense.cpp:26]   --->   Operation 55 'store' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "store float %dense_array_1_1, float* %dense_array_1_0" [dense.cpp:26]   --->   Operation 56 'store' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "store float %dense_array_0_1, float* %dense_array_0_0" [dense.cpp:26]   --->   Operation 57 'store' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "br i1 %icmp_ln26, label %.preheader.preheader, label %meminst" [dense.cpp:26]   --->   Operation 58 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%dense_array_0_read_s = alloca float"   --->   Operation 59 'alloca' 'dense_array_0_read_s' <Predicate = (icmp_ln26)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%dense_array_1_read_s = alloca float"   --->   Operation 60 'alloca' 'dense_array_1_read_s' <Predicate = (icmp_ln26)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%dense_array_2_read_s = alloca float"   --->   Operation 61 'alloca' 'dense_array_2_read_s' <Predicate = (icmp_ln26)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%flat_array_0_read = call float @_ssdm_op_Read.ap_auto.floatP(float* %flat_array_0)" [dense.cpp:36]   --->   Operation 62 'read' 'flat_array_0_read' <Predicate = (icmp_ln26)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%flat_array_1_read = call float @_ssdm_op_Read.ap_auto.floatP(float* %flat_array_1)" [dense.cpp:36]   --->   Operation 63 'read' 'flat_array_1_read' <Predicate = (icmp_ln26)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%flat_array_2_read = call float @_ssdm_op_Read.ap_auto.floatP(float* %flat_array_2)" [dense.cpp:36]   --->   Operation 64 'read' 'flat_array_2_read' <Predicate = (icmp_ln26)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%flat_array_3_read = call float @_ssdm_op_Read.ap_auto.floatP(float* %flat_array_3)" [dense.cpp:36]   --->   Operation 65 'read' 'flat_array_3_read' <Predicate = (icmp_ln26)> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%flat_array_4_read = call float @_ssdm_op_Read.ap_auto.floatP(float* %flat_array_4)" [dense.cpp:36]   --->   Operation 66 'read' 'flat_array_4_read' <Predicate = (icmp_ln26)> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%flat_array_5_read = call float @_ssdm_op_Read.ap_auto.floatP(float* %flat_array_5)" [dense.cpp:36]   --->   Operation 67 'read' 'flat_array_5_read' <Predicate = (icmp_ln26)> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%flat_array_6_read = call float @_ssdm_op_Read.ap_auto.floatP(float* %flat_array_6)" [dense.cpp:36]   --->   Operation 68 'read' 'flat_array_6_read' <Predicate = (icmp_ln26)> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%flat_array_7_read = call float @_ssdm_op_Read.ap_auto.floatP(float* %flat_array_7)" [dense.cpp:36]   --->   Operation 69 'read' 'flat_array_7_read' <Predicate = (icmp_ln26)> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (1.18ns)   --->   "store float %dense_array_2_1, float* %dense_array_2_read_s" [dense.cpp:29]   --->   Operation 70 'store' <Predicate = (icmp_ln26)> <Delay = 1.18>
ST_2 : Operation 71 [1/1] (1.18ns)   --->   "store float %dense_array_1_1, float* %dense_array_1_read_s" [dense.cpp:29]   --->   Operation 71 'store' <Predicate = (icmp_ln26)> <Delay = 1.18>
ST_2 : Operation 72 [1/1] (1.18ns)   --->   "store float %dense_array_0_1, float* %dense_array_0_read_s" [dense.cpp:29]   --->   Operation 72 'store' <Predicate = (icmp_ln26)> <Delay = 1.18>
ST_2 : Operation 73 [1/1] (1.18ns)   --->   "br label %.preheader" [dense.cpp:29]   --->   Operation 73 'br' <Predicate = (icmp_ln26)> <Delay = 1.18>

State 3 <SV = 2> <Delay = 30.1>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%d_0 = phi i2 [ 0, %.preheader.preheader ], [ %d, %.preheader.backedge ]"   --->   Operation 74 'phi' 'd_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (0.61ns)   --->   "%icmp_ln29 = icmp eq i2 %d_0, -1" [dense.cpp:29]   --->   Operation 75 'icmp' 'icmp_ln29' <Predicate = true> <Delay = 0.61> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%empty_3 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 76 'speclooptripcount' 'empty_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (1.00ns)   --->   "%d = add i2 %d_0, 1" [dense.cpp:29]   --->   Operation 77 'add' 'd' <Predicate = true> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "br i1 %icmp_ln29, label %2, label %1" [dense.cpp:29]   --->   Operation 78 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (1.15ns)   --->   "%tmp = call float @_ssdm_op_Mux.ap_auto.3float.i2(float 0x3FEA3A63A0000000, float 0xBFD13E21C0000000, float 0x3FD08CAE40000000, i2 %d_0)" [dense.cpp:36]   --->   Operation 79 'mux' 'tmp' <Predicate = (!icmp_ln29)> <Delay = 1.15> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.15> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 80 [2/2] (10.9ns)   --->   "%tmp1 = fmul float %tmp, %flat_array_0_read" [dense.cpp:36]   --->   Operation 80 'fmul' 'tmp1' <Predicate = (!icmp_ln29)> <Delay = 10.9> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%dense_array_0_read_1 = load float* %dense_array_0_read_s" [dense.cpp:12->dense.cpp:42]   --->   Operation 81 'load' 'dense_array_0_read_1' <Predicate = (icmp_ln29)> <Delay = 0.00>
ST_3 : Operation 82 [3/3] (30.1ns)   --->   "%tmp_i = call float @llvm.exp.f32(float %dense_array_0_read_1)" [dense.cpp:12->dense.cpp:42]   --->   Operation 82 'fexp' 'tmp_i' <Predicate = (icmp_ln29)> <Delay = 30.1> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 2> <II = 1> <Delay = 30.1> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 4 <SV = 3> <Delay = 26.8>
ST_4 : Operation 83 [1/2] (10.1ns)   --->   "%tmp1 = fmul float %tmp, %flat_array_0_read" [dense.cpp:36]   --->   Operation 83 'fmul' 'tmp1' <Predicate = true> <Delay = 10.1> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 84 [2/2] (16.7ns)   --->   "%w_sum_s = fadd float %tmp1, 0.000000e+00" [dense.cpp:36]   --->   Operation 84 'fadd' 'w_sum_s' <Predicate = true> <Delay = 16.7> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 15.9> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 85 [1/1] (1.15ns)   --->   "%tmp_8 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float 0xBF880C77C0000000, float 0xBFE7C6E140000000, float 0xBFE9E27DC0000000, i2 %d_0)" [dense.cpp:36]   --->   Operation 85 'mux' 'tmp_8' <Predicate = true> <Delay = 1.15> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.15> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 86 [2/2] (10.9ns)   --->   "%tmp_1 = fmul float %tmp_8, %flat_array_1_read" [dense.cpp:36]   --->   Operation 86 'fmul' 'tmp_1' <Predicate = true> <Delay = 10.9> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 32.7>
ST_5 : Operation 87 [1/2] (15.9ns)   --->   "%w_sum_s = fadd float %tmp1, 0.000000e+00" [dense.cpp:36]   --->   Operation 87 'fadd' 'w_sum_s' <Predicate = true> <Delay = 15.9> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 15.9> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 88 [1/2] (10.1ns)   --->   "%tmp_1 = fmul float %tmp_8, %flat_array_1_read" [dense.cpp:36]   --->   Operation 88 'fmul' 'tmp_1' <Predicate = true> <Delay = 10.1> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 89 [2/2] (16.7ns)   --->   "%w_sum_1 = fadd float %w_sum_s, %tmp_1" [dense.cpp:36]   --->   Operation 89 'fadd' 'w_sum_1' <Predicate = true> <Delay = 16.7> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 15.9> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 90 [1/1] (1.15ns)   --->   "%tmp_9 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float 0x3FE9B31260000000, float 0x3FA38C59E0000000, float 0x3FEAFD0E60000000, i2 %d_0)" [dense.cpp:36]   --->   Operation 90 'mux' 'tmp_9' <Predicate = true> <Delay = 1.15> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.15> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 91 [2/2] (10.9ns)   --->   "%tmp_2 = fmul float %tmp_9, %flat_array_2_read" [dense.cpp:36]   --->   Operation 91 'fmul' 'tmp_2' <Predicate = true> <Delay = 10.9> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 32.7>
ST_6 : Operation 92 [1/2] (15.9ns)   --->   "%w_sum_1 = fadd float %w_sum_s, %tmp_1" [dense.cpp:36]   --->   Operation 92 'fadd' 'w_sum_1' <Predicate = true> <Delay = 15.9> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 15.9> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 93 [1/2] (10.1ns)   --->   "%tmp_2 = fmul float %tmp_9, %flat_array_2_read" [dense.cpp:36]   --->   Operation 93 'fmul' 'tmp_2' <Predicate = true> <Delay = 10.1> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 94 [2/2] (16.7ns)   --->   "%w_sum_2 = fadd float %w_sum_1, %tmp_2" [dense.cpp:36]   --->   Operation 94 'fadd' 'w_sum_2' <Predicate = true> <Delay = 16.7> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 15.9> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 95 [1/1] (1.15ns)   --->   "%tmp_s = call float @_ssdm_op_Mux.ap_auto.3float.i2(float 0xBFDCA1C3C0000000, float 0x3FDAFA0740000000, float 0xBFDE19F8C0000000, i2 %d_0)" [dense.cpp:36]   --->   Operation 95 'mux' 'tmp_s' <Predicate = true> <Delay = 1.15> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.15> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 96 [2/2] (10.9ns)   --->   "%tmp_3 = fmul float %tmp_s, %flat_array_3_read" [dense.cpp:36]   --->   Operation 96 'fmul' 'tmp_3' <Predicate = true> <Delay = 10.9> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 32.7>
ST_7 : Operation 97 [1/2] (15.9ns)   --->   "%w_sum_2 = fadd float %w_sum_1, %tmp_2" [dense.cpp:36]   --->   Operation 97 'fadd' 'w_sum_2' <Predicate = true> <Delay = 15.9> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 15.9> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 98 [1/2] (10.1ns)   --->   "%tmp_3 = fmul float %tmp_s, %flat_array_3_read" [dense.cpp:36]   --->   Operation 98 'fmul' 'tmp_3' <Predicate = true> <Delay = 10.1> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 99 [2/2] (16.7ns)   --->   "%w_sum_3 = fadd float %w_sum_2, %tmp_3" [dense.cpp:36]   --->   Operation 99 'fadd' 'w_sum_3' <Predicate = true> <Delay = 16.7> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 15.9> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 100 [1/1] (1.15ns)   --->   "%tmp_10 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float 0x3FC4CF9480000000, float 0xBFE5C21360000000, float 0xBFE3135240000000, i2 %d_0)" [dense.cpp:36]   --->   Operation 100 'mux' 'tmp_10' <Predicate = true> <Delay = 1.15> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.15> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 101 [2/2] (10.9ns)   --->   "%tmp_4 = fmul float %tmp_10, %flat_array_4_read" [dense.cpp:36]   --->   Operation 101 'fmul' 'tmp_4' <Predicate = true> <Delay = 10.9> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 102 [2/2] (10.1ns)   --->   "%tmp_6 = fmul float %tmp_10, %flat_array_6_read" [dense.cpp:36]   --->   Operation 102 'fmul' 'tmp_6' <Predicate = true> <Delay = 10.1> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 32.7>
ST_8 : Operation 103 [1/2] (15.9ns)   --->   "%w_sum_3 = fadd float %w_sum_2, %tmp_3" [dense.cpp:36]   --->   Operation 103 'fadd' 'w_sum_3' <Predicate = true> <Delay = 15.9> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 15.9> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 104 [1/2] (10.1ns)   --->   "%tmp_4 = fmul float %tmp_10, %flat_array_4_read" [dense.cpp:36]   --->   Operation 104 'fmul' 'tmp_4' <Predicate = true> <Delay = 10.1> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 105 [2/2] (16.7ns)   --->   "%w_sum_4 = fadd float %w_sum_3, %tmp_4" [dense.cpp:36]   --->   Operation 105 'fadd' 'w_sum_4' <Predicate = true> <Delay = 16.7> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 15.9> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 106 [1/1] (1.15ns)   --->   "%tmp_11 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float 0xBFD2967340000000, float 0xBF8FF1D420000000, float 0xBFC6E2E3A0000000, i2 %d_0)" [dense.cpp:36]   --->   Operation 106 'mux' 'tmp_11' <Predicate = true> <Delay = 1.15> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.15> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 107 [2/2] (10.9ns)   --->   "%tmp_5 = fmul float %tmp_11, %flat_array_5_read" [dense.cpp:36]   --->   Operation 107 'fmul' 'tmp_5' <Predicate = true> <Delay = 10.9> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 108 [1/2] (10.1ns)   --->   "%tmp_6 = fmul float %tmp_10, %flat_array_6_read" [dense.cpp:36]   --->   Operation 108 'fmul' 'tmp_6' <Predicate = true> <Delay = 10.1> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 109 [2/2] (10.1ns)   --->   "%tmp_7 = fmul float %tmp_11, %flat_array_7_read" [dense.cpp:36]   --->   Operation 109 'fmul' 'tmp_7' <Predicate = true> <Delay = 10.1> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 32.7>
ST_9 : Operation 110 [1/2] (15.9ns)   --->   "%w_sum_4 = fadd float %w_sum_3, %tmp_4" [dense.cpp:36]   --->   Operation 110 'fadd' 'w_sum_4' <Predicate = true> <Delay = 15.9> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 15.9> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 111 [1/2] (10.1ns)   --->   "%tmp_5 = fmul float %tmp_11, %flat_array_5_read" [dense.cpp:36]   --->   Operation 111 'fmul' 'tmp_5' <Predicate = true> <Delay = 10.1> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 112 [2/2] (16.7ns)   --->   "%w_sum_5 = fadd float %w_sum_4, %tmp_5" [dense.cpp:36]   --->   Operation 112 'fadd' 'w_sum_5' <Predicate = true> <Delay = 16.7> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 15.9> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 113 [1/2] (10.1ns)   --->   "%tmp_7 = fmul float %tmp_11, %flat_array_7_read" [dense.cpp:36]   --->   Operation 113 'fmul' 'tmp_7' <Predicate = true> <Delay = 10.1> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 32.7>
ST_10 : Operation 114 [1/2] (15.9ns)   --->   "%w_sum_5 = fadd float %w_sum_4, %tmp_5" [dense.cpp:36]   --->   Operation 114 'fadd' 'w_sum_5' <Predicate = true> <Delay = 15.9> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 15.9> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 115 [2/2] (16.7ns)   --->   "%w_sum_6 = fadd float %w_sum_5, %tmp_6" [dense.cpp:36]   --->   Operation 115 'fadd' 'w_sum_6' <Predicate = true> <Delay = 16.7> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 15.9> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 32.7>
ST_11 : Operation 116 [1/2] (15.9ns)   --->   "%w_sum_6 = fadd float %w_sum_5, %tmp_6" [dense.cpp:36]   --->   Operation 116 'fadd' 'w_sum_6' <Predicate = true> <Delay = 15.9> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 15.9> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 117 [2/2] (16.7ns)   --->   "%dense_array_0 = fadd float %w_sum_6, %tmp_7" [dense.cpp:36]   --->   Operation 117 'fadd' 'dense_array_0' <Predicate = true> <Delay = 16.7> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 15.9> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 17.1>
ST_12 : Operation 118 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str4) nounwind" [dense.cpp:30]   --->   Operation 118 'specloopname' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 119 [1/2] (15.9ns)   --->   "%dense_array_0 = fadd float %w_sum_6, %tmp_7" [dense.cpp:36]   --->   Operation 119 'fadd' 'dense_array_0' <Predicate = true> <Delay = 15.9> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 15.9> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 120 [1/1] (0.86ns)   --->   "switch i2 %d_0, label %branch2 [
    i2 0, label %..preheader.backedge_crit_edge
    i2 1, label %branch1
  ]" [dense.cpp:39]   --->   Operation 120 'switch' <Predicate = true> <Delay = 0.86>
ST_12 : Operation 121 [1/1] (1.18ns)   --->   "store float %dense_array_0, float* %dense_array_1_read_s" [dense.cpp:39]   --->   Operation 121 'store' <Predicate = (d_0 == 1)> <Delay = 1.18>
ST_12 : Operation 122 [1/1] (0.00ns)   --->   "br label %.preheader.backedge" [dense.cpp:39]   --->   Operation 122 'br' <Predicate = (d_0 == 1)> <Delay = 0.00>
ST_12 : Operation 123 [1/1] (1.18ns)   --->   "store float %dense_array_0, float* %dense_array_0_read_s" [dense.cpp:39]   --->   Operation 123 'store' <Predicate = (d_0 == 0)> <Delay = 1.18>
ST_12 : Operation 124 [1/1] (0.00ns)   --->   "br label %.preheader.backedge" [dense.cpp:39]   --->   Operation 124 'br' <Predicate = (d_0 == 0)> <Delay = 0.00>
ST_12 : Operation 125 [1/1] (1.18ns)   --->   "store float %dense_array_0, float* %dense_array_2_read_s" [dense.cpp:39]   --->   Operation 125 'store' <Predicate = (d_0 != 0 & d_0 != 1)> <Delay = 1.18>
ST_12 : Operation 126 [1/1] (0.00ns)   --->   "br label %.preheader.backedge" [dense.cpp:39]   --->   Operation 126 'br' <Predicate = (d_0 != 0 & d_0 != 1)> <Delay = 0.00>
ST_12 : Operation 127 [1/1] (0.00ns)   --->   "br label %.preheader"   --->   Operation 127 'br' <Predicate = true> <Delay = 0.00>

State 13 <SV = 3> <Delay = 30.1>
ST_13 : Operation 128 [1/1] (0.00ns)   --->   "%dense_array_1_read_1 = load float* %dense_array_1_read_s" [dense.cpp:12->dense.cpp:42]   --->   Operation 128 'load' 'dense_array_1_read_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 129 [2/3] (30.1ns)   --->   "%tmp_i = call float @llvm.exp.f32(float %dense_array_0_read_1)" [dense.cpp:12->dense.cpp:42]   --->   Operation 129 'fexp' 'tmp_i' <Predicate = true> <Delay = 30.1> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 2> <II = 1> <Delay = 30.1> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_13 : Operation 130 [3/3] (30.1ns)   --->   "%tmp_1_i = call float @llvm.exp.f32(float %dense_array_1_read_1)" [dense.cpp:12->dense.cpp:42]   --->   Operation 130 'fexp' 'tmp_1_i' <Predicate = true> <Delay = 30.1> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 2> <II = 1> <Delay = 30.1> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 14 <SV = 4> <Delay = 30.1>
ST_14 : Operation 131 [1/1] (0.00ns)   --->   "%dense_array_2_read_1 = load float* %dense_array_2_read_s" [dense.cpp:12->dense.cpp:42]   --->   Operation 131 'load' 'dense_array_2_read_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 132 [1/3] (30.1ns)   --->   "%tmp_i = call float @llvm.exp.f32(float %dense_array_0_read_1)" [dense.cpp:12->dense.cpp:42]   --->   Operation 132 'fexp' 'tmp_i' <Predicate = true> <Delay = 30.1> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 2> <II = 1> <Delay = 30.1> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_14 : Operation 133 [2/3] (30.1ns)   --->   "%tmp_1_i = call float @llvm.exp.f32(float %dense_array_1_read_1)" [dense.cpp:12->dense.cpp:42]   --->   Operation 133 'fexp' 'tmp_1_i' <Predicate = true> <Delay = 30.1> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 2> <II = 1> <Delay = 30.1> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_14 : Operation 134 [3/3] (30.1ns)   --->   "%tmp_i_4 = call float @llvm.exp.f32(float %dense_array_2_read_1)" [dense.cpp:12->dense.cpp:42]   --->   Operation 134 'fexp' 'tmp_i_4' <Predicate = true> <Delay = 30.1> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 2> <II = 1> <Delay = 30.1> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 15 <SV = 5> <Delay = 30.1>
ST_15 : Operation 135 [2/2] (16.7ns)   --->   "%sum_i = fadd float %tmp_i, 0.000000e+00" [dense.cpp:12->dense.cpp:42]   --->   Operation 135 'fadd' 'sum_i' <Predicate = true> <Delay = 16.7> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 15.9> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 136 [1/3] (30.1ns)   --->   "%tmp_1_i = call float @llvm.exp.f32(float %dense_array_1_read_1)" [dense.cpp:12->dense.cpp:42]   --->   Operation 136 'fexp' 'tmp_1_i' <Predicate = true> <Delay = 30.1> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 2> <II = 1> <Delay = 30.1> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_15 : Operation 137 [2/3] (30.1ns)   --->   "%tmp_i_4 = call float @llvm.exp.f32(float %dense_array_2_read_1)" [dense.cpp:12->dense.cpp:42]   --->   Operation 137 'fexp' 'tmp_i_4' <Predicate = true> <Delay = 30.1> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 2> <II = 1> <Delay = 30.1> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 16 <SV = 6> <Delay = 32.7>
ST_16 : Operation 138 [1/2] (15.9ns)   --->   "%sum_i = fadd float %tmp_i, 0.000000e+00" [dense.cpp:12->dense.cpp:42]   --->   Operation 138 'fadd' 'sum_i' <Predicate = true> <Delay = 15.9> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 15.9> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 139 [2/2] (16.7ns)   --->   "%sum_1_i = fadd float %sum_i, %tmp_1_i" [dense.cpp:12->dense.cpp:42]   --->   Operation 139 'fadd' 'sum_1_i' <Predicate = true> <Delay = 16.7> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 15.9> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 140 [1/3] (30.1ns)   --->   "%tmp_i_4 = call float @llvm.exp.f32(float %dense_array_2_read_1)" [dense.cpp:12->dense.cpp:42]   --->   Operation 140 'fexp' 'tmp_i_4' <Predicate = true> <Delay = 30.1> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 2> <II = 1> <Delay = 30.1> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 17 <SV = 7> <Delay = 32.7>
ST_17 : Operation 141 [1/2] (15.9ns)   --->   "%sum_1_i = fadd float %sum_i, %tmp_1_i" [dense.cpp:12->dense.cpp:42]   --->   Operation 141 'fadd' 'sum_1_i' <Predicate = true> <Delay = 15.9> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 15.9> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 142 [2/2] (16.7ns)   --->   "%sum_2_i = fadd float %sum_1_i, %tmp_i_4" [dense.cpp:12->dense.cpp:42]   --->   Operation 142 'fadd' 'sum_2_i' <Predicate = true> <Delay = 16.7> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 15.9> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 8> <Delay = 15.9>
ST_18 : Operation 143 [1/2] (15.9ns)   --->   "%sum_2_i = fadd float %sum_1_i, %tmp_i_4" [dense.cpp:12->dense.cpp:42]   --->   Operation 143 'fadd' 'sum_2_i' <Predicate = true> <Delay = 15.9> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 15.9> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 9> <Delay = 22.0>
ST_19 : Operation 144 [5/5] (22.0ns)   --->   "%pred_0_write_assign = fdiv float %tmp_i, %sum_2_i" [dense.cpp:18->dense.cpp:42]   --->   Operation 144 'fdiv' 'pred_0_write_assign' <Predicate = true> <Delay = 22.0> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 4> <II = 1> <Delay = 22.0> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 145 [5/5] (22.0ns)   --->   "%pred_1_write_assign = fdiv float %tmp_1_i, %sum_2_i" [dense.cpp:18->dense.cpp:42]   --->   Operation 145 'fdiv' 'pred_1_write_assign' <Predicate = true> <Delay = 22.0> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 4> <II = 1> <Delay = 22.0> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 146 [5/5] (22.0ns)   --->   "%pred_2_write_assign = fdiv float %tmp_i_4, %sum_2_i" [dense.cpp:18->dense.cpp:42]   --->   Operation 146 'fdiv' 'pred_2_write_assign' <Predicate = true> <Delay = 22.0> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 4> <II = 1> <Delay = 22.0> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 10> <Delay = 22.0>
ST_20 : Operation 147 [4/5] (22.0ns)   --->   "%pred_0_write_assign = fdiv float %tmp_i, %sum_2_i" [dense.cpp:18->dense.cpp:42]   --->   Operation 147 'fdiv' 'pred_0_write_assign' <Predicate = true> <Delay = 22.0> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 4> <II = 1> <Delay = 22.0> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 148 [4/5] (22.0ns)   --->   "%pred_1_write_assign = fdiv float %tmp_1_i, %sum_2_i" [dense.cpp:18->dense.cpp:42]   --->   Operation 148 'fdiv' 'pred_1_write_assign' <Predicate = true> <Delay = 22.0> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 4> <II = 1> <Delay = 22.0> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 149 [4/5] (22.0ns)   --->   "%pred_2_write_assign = fdiv float %tmp_i_4, %sum_2_i" [dense.cpp:18->dense.cpp:42]   --->   Operation 149 'fdiv' 'pred_2_write_assign' <Predicate = true> <Delay = 22.0> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 4> <II = 1> <Delay = 22.0> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 11> <Delay = 22.0>
ST_21 : Operation 150 [3/5] (22.0ns)   --->   "%pred_0_write_assign = fdiv float %tmp_i, %sum_2_i" [dense.cpp:18->dense.cpp:42]   --->   Operation 150 'fdiv' 'pred_0_write_assign' <Predicate = true> <Delay = 22.0> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 4> <II = 1> <Delay = 22.0> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 151 [3/5] (22.0ns)   --->   "%pred_1_write_assign = fdiv float %tmp_1_i, %sum_2_i" [dense.cpp:18->dense.cpp:42]   --->   Operation 151 'fdiv' 'pred_1_write_assign' <Predicate = true> <Delay = 22.0> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 4> <II = 1> <Delay = 22.0> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 152 [3/5] (22.0ns)   --->   "%pred_2_write_assign = fdiv float %tmp_i_4, %sum_2_i" [dense.cpp:18->dense.cpp:42]   --->   Operation 152 'fdiv' 'pred_2_write_assign' <Predicate = true> <Delay = 22.0> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 4> <II = 1> <Delay = 22.0> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 12> <Delay = 22.0>
ST_22 : Operation 153 [2/5] (22.0ns)   --->   "%pred_0_write_assign = fdiv float %tmp_i, %sum_2_i" [dense.cpp:18->dense.cpp:42]   --->   Operation 153 'fdiv' 'pred_0_write_assign' <Predicate = true> <Delay = 22.0> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 4> <II = 1> <Delay = 22.0> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 154 [2/5] (22.0ns)   --->   "%pred_1_write_assign = fdiv float %tmp_1_i, %sum_2_i" [dense.cpp:18->dense.cpp:42]   --->   Operation 154 'fdiv' 'pred_1_write_assign' <Predicate = true> <Delay = 22.0> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 4> <II = 1> <Delay = 22.0> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 155 [2/5] (22.0ns)   --->   "%pred_2_write_assign = fdiv float %tmp_i_4, %sum_2_i" [dense.cpp:18->dense.cpp:42]   --->   Operation 155 'fdiv' 'pred_2_write_assign' <Predicate = true> <Delay = 22.0> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 4> <II = 1> <Delay = 22.0> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 13> <Delay = 22.0>
ST_23 : Operation 156 [1/5] (22.0ns)   --->   "%pred_0_write_assign = fdiv float %tmp_i, %sum_2_i" [dense.cpp:18->dense.cpp:42]   --->   Operation 156 'fdiv' 'pred_0_write_assign' <Predicate = true> <Delay = 22.0> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 4> <II = 1> <Delay = 22.0> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 157 [1/5] (22.0ns)   --->   "%pred_1_write_assign = fdiv float %tmp_1_i, %sum_2_i" [dense.cpp:18->dense.cpp:42]   --->   Operation 157 'fdiv' 'pred_1_write_assign' <Predicate = true> <Delay = 22.0> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 4> <II = 1> <Delay = 22.0> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 158 [1/5] (22.0ns)   --->   "%pred_2_write_assign = fdiv float %tmp_i_4, %sum_2_i" [dense.cpp:18->dense.cpp:42]   --->   Operation 158 'fdiv' 'pred_2_write_assign' <Predicate = true> <Delay = 22.0> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 4> <II = 1> <Delay = 22.0> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 159 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.floatP(float* %prediction_0, float %pred_0_write_assign)" [dense.cpp:42]   --->   Operation 159 'write' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 160 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.floatP(float* %prediction_1, float %pred_1_write_assign)" [dense.cpp:42]   --->   Operation 160 'write' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 161 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.floatP(float* %prediction_2, float %pred_2_write_assign)" [dense.cpp:42]   --->   Operation 161 'write' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 162 [1/1] (0.00ns)   --->   "ret void" [dense.cpp:43]   --->   Operation 162 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ flat_array_0]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ flat_array_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ flat_array_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ flat_array_3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ flat_array_4]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ flat_array_5]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ flat_array_6]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ flat_array_7]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ prediction_0]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ prediction_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ prediction_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
dense_array_0_0      (alloca           ) [ 001000000000000000000000]
dense_array_1_0      (alloca           ) [ 001000000000000000000000]
dense_array_2_0      (alloca           ) [ 001000000000000000000000]
specbitsmap_ln0      (specbitsmap      ) [ 000000000000000000000000]
specbitsmap_ln0      (specbitsmap      ) [ 000000000000000000000000]
specbitsmap_ln0      (specbitsmap      ) [ 000000000000000000000000]
specbitsmap_ln0      (specbitsmap      ) [ 000000000000000000000000]
specbitsmap_ln0      (specbitsmap      ) [ 000000000000000000000000]
specbitsmap_ln0      (specbitsmap      ) [ 000000000000000000000000]
specbitsmap_ln0      (specbitsmap      ) [ 000000000000000000000000]
specbitsmap_ln0      (specbitsmap      ) [ 000000000000000000000000]
specbitsmap_ln0      (specbitsmap      ) [ 000000000000000000000000]
specbitsmap_ln0      (specbitsmap      ) [ 000000000000000000000000]
specbitsmap_ln0      (specbitsmap      ) [ 000000000000000000000000]
spectopmodule_ln0    (spectopmodule    ) [ 000000000000000000000000]
br_ln0               (br               ) [ 011000000000000000000000]
phi_ln26             (phi              ) [ 001000000000000000000000]
dense_array_0_0_load (load             ) [ 000000000000000000000000]
dense_array_1_0_load (load             ) [ 000000000000000000000000]
dense_array_2_0_load (load             ) [ 000000000000000000000000]
add_ln26             (add              ) [ 011000000000000000000000]
icmp_ln26_1          (icmp             ) [ 000000000000000000000000]
select_ln26          (select           ) [ 000000000000000000000000]
icmp_ln26_2          (icmp             ) [ 000000000000000000000000]
dense_array_0_1      (select           ) [ 000000000000000000000000]
dense_array_1_1      (select           ) [ 000000000000000000000000]
select_ln26_1        (select           ) [ 000000000000000000000000]
dense_array_2_1      (select           ) [ 000000000000000000000000]
icmp_ln26            (icmp             ) [ 001000000000000000000000]
specloopname_ln0     (specloopname     ) [ 000000000000000000000000]
empty                (speclooptripcount) [ 000000000000000000000000]
store_ln26           (store            ) [ 000000000000000000000000]
store_ln26           (store            ) [ 000000000000000000000000]
store_ln26           (store            ) [ 000000000000000000000000]
br_ln26              (br               ) [ 011000000000000000000000]
dense_array_0_read_s (alloca           ) [ 001111111111100000000000]
dense_array_1_read_s (alloca           ) [ 001111111111110000000000]
dense_array_2_read_s (alloca           ) [ 001111111111111000000000]
flat_array_0_read    (read             ) [ 000111111111100000000000]
flat_array_1_read    (read             ) [ 000111111111100000000000]
flat_array_2_read    (read             ) [ 000111111111100000000000]
flat_array_3_read    (read             ) [ 000111111111100000000000]
flat_array_4_read    (read             ) [ 000111111111100000000000]
flat_array_5_read    (read             ) [ 000111111111100000000000]
flat_array_6_read    (read             ) [ 000111111111100000000000]
flat_array_7_read    (read             ) [ 000111111111100000000000]
store_ln29           (store            ) [ 000000000000000000000000]
store_ln29           (store            ) [ 000000000000000000000000]
store_ln29           (store            ) [ 000000000000000000000000]
br_ln29              (br               ) [ 001111111111100000000000]
d_0                  (phi              ) [ 000111111111100000000000]
icmp_ln29            (icmp             ) [ 000111111111100000000000]
empty_3              (speclooptripcount) [ 000000000000000000000000]
d                    (add              ) [ 001111111111100000000000]
br_ln29              (br               ) [ 000000000000000000000000]
tmp                  (mux              ) [ 000010000000000000000000]
dense_array_0_read_1 (load             ) [ 000000000000011000000000]
tmp1                 (fmul             ) [ 000001000000000000000000]
tmp_8                (mux              ) [ 000001000000000000000000]
w_sum_s              (fadd             ) [ 000000100000000000000000]
tmp_1                (fmul             ) [ 000000100000000000000000]
tmp_9                (mux              ) [ 000000100000000000000000]
w_sum_1              (fadd             ) [ 000000010000000000000000]
tmp_2                (fmul             ) [ 000000010000000000000000]
tmp_s                (mux              ) [ 000000010000000000000000]
w_sum_2              (fadd             ) [ 000000001000000000000000]
tmp_3                (fmul             ) [ 000000001000000000000000]
tmp_10               (mux              ) [ 000000001000000000000000]
w_sum_3              (fadd             ) [ 000000000100000000000000]
tmp_4                (fmul             ) [ 000000000100000000000000]
tmp_11               (mux              ) [ 000000000100000000000000]
tmp_6                (fmul             ) [ 000000000111000000000000]
w_sum_4              (fadd             ) [ 000000000010000000000000]
tmp_5                (fmul             ) [ 000000000010000000000000]
tmp_7                (fmul             ) [ 000000000011100000000000]
w_sum_5              (fadd             ) [ 000000000001000000000000]
w_sum_6              (fadd             ) [ 000000000000100000000000]
specloopname_ln30    (specloopname     ) [ 000000000000000000000000]
dense_array_0        (fadd             ) [ 000000000000000000000000]
switch_ln39          (switch           ) [ 000000000000000000000000]
store_ln39           (store            ) [ 000000000000000000000000]
br_ln39              (br               ) [ 000000000000000000000000]
store_ln39           (store            ) [ 000000000000000000000000]
br_ln39              (br               ) [ 000000000000000000000000]
store_ln39           (store            ) [ 000000000000000000000000]
br_ln39              (br               ) [ 000000000000000000000000]
br_ln0               (br               ) [ 001111111111100000000000]
dense_array_1_read_1 (load             ) [ 000000000000001100000000]
dense_array_2_read_1 (load             ) [ 000000000000000110000000]
tmp_i                (fexp             ) [ 000000000000000111111111]
tmp_1_i              (fexp             ) [ 000000000000000011111111]
sum_i                (fadd             ) [ 000000000000000001000000]
tmp_i_4              (fexp             ) [ 000000000000000001111111]
sum_1_i              (fadd             ) [ 000000000000000000100000]
sum_2_i              (fadd             ) [ 000000000000000000011111]
pred_0_write_assign  (fdiv             ) [ 000000000000000000000000]
pred_1_write_assign  (fdiv             ) [ 000000000000000000000000]
pred_2_write_assign  (fdiv             ) [ 000000000000000000000000]
write_ln42           (write            ) [ 000000000000000000000000]
write_ln42           (write            ) [ 000000000000000000000000]
write_ln42           (write            ) [ 000000000000000000000000]
ret_ln43             (ret              ) [ 000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="flat_array_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="flat_array_0"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="flat_array_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="flat_array_1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="flat_array_2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="flat_array_2"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="flat_array_3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="flat_array_3"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="flat_array_4">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="flat_array_4"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="flat_array_5">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="flat_array_5"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="flat_array_6">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="flat_array_6"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="flat_array_7">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="flat_array_7"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="prediction_0">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="prediction_0"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="prediction_1">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="prediction_1"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="prediction_2">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="prediction_2"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_str"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="memset_dense_array_s"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.floatP"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.3float.i2"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.exp.f32"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.floatP"/></StgValue>
</bind>
</comp>

<comp id="94" class="1004" name="dense_array_0_0_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="dense_array_0_0/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="dense_array_1_0_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="dense_array_1_0/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="dense_array_2_0_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="dense_array_2_0/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="dense_array_0_read_s_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="dense_array_0_read_s/2 "/>
</bind>
</comp>

<comp id="110" class="1004" name="dense_array_1_read_s_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="dense_array_1_read_s/2 "/>
</bind>
</comp>

<comp id="114" class="1004" name="dense_array_2_read_s_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="0"/>
<pin id="116" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="dense_array_2_read_s/2 "/>
</bind>
</comp>

<comp id="118" class="1004" name="flat_array_0_read_read_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="32" slack="0"/>
<pin id="120" dir="0" index="1" bw="32" slack="0"/>
<pin id="121" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="flat_array_0_read/2 "/>
</bind>
</comp>

<comp id="124" class="1004" name="flat_array_1_read_read_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="32" slack="0"/>
<pin id="126" dir="0" index="1" bw="32" slack="0"/>
<pin id="127" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="flat_array_1_read/2 "/>
</bind>
</comp>

<comp id="130" class="1004" name="flat_array_2_read_read_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="32" slack="0"/>
<pin id="132" dir="0" index="1" bw="32" slack="0"/>
<pin id="133" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="flat_array_2_read/2 "/>
</bind>
</comp>

<comp id="136" class="1004" name="flat_array_3_read_read_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="32" slack="0"/>
<pin id="138" dir="0" index="1" bw="32" slack="0"/>
<pin id="139" dir="1" index="2" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="flat_array_3_read/2 "/>
</bind>
</comp>

<comp id="142" class="1004" name="flat_array_4_read_read_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="32" slack="0"/>
<pin id="144" dir="0" index="1" bw="32" slack="0"/>
<pin id="145" dir="1" index="2" bw="32" slack="5"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="flat_array_4_read/2 "/>
</bind>
</comp>

<comp id="148" class="1004" name="flat_array_5_read_read_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="32" slack="0"/>
<pin id="150" dir="0" index="1" bw="32" slack="0"/>
<pin id="151" dir="1" index="2" bw="32" slack="6"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="flat_array_5_read/2 "/>
</bind>
</comp>

<comp id="154" class="1004" name="flat_array_6_read_read_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="32" slack="0"/>
<pin id="156" dir="0" index="1" bw="32" slack="0"/>
<pin id="157" dir="1" index="2" bw="32" slack="5"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="flat_array_6_read/2 "/>
</bind>
</comp>

<comp id="160" class="1004" name="flat_array_7_read_read_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="32" slack="0"/>
<pin id="162" dir="0" index="1" bw="32" slack="0"/>
<pin id="163" dir="1" index="2" bw="32" slack="6"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="flat_array_7_read/2 "/>
</bind>
</comp>

<comp id="166" class="1004" name="write_ln42_write_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="0" slack="0"/>
<pin id="168" dir="0" index="1" bw="32" slack="0"/>
<pin id="169" dir="0" index="2" bw="32" slack="0"/>
<pin id="170" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln42/23 "/>
</bind>
</comp>

<comp id="173" class="1004" name="write_ln42_write_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="0" slack="0"/>
<pin id="175" dir="0" index="1" bw="32" slack="0"/>
<pin id="176" dir="0" index="2" bw="32" slack="0"/>
<pin id="177" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln42/23 "/>
</bind>
</comp>

<comp id="180" class="1004" name="write_ln42_write_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="0" slack="0"/>
<pin id="182" dir="0" index="1" bw="32" slack="0"/>
<pin id="183" dir="0" index="2" bw="32" slack="0"/>
<pin id="184" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln42/23 "/>
</bind>
</comp>

<comp id="187" class="1005" name="phi_ln26_reg_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="2" slack="1"/>
<pin id="189" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="phi_ln26 (phireg) "/>
</bind>
</comp>

<comp id="191" class="1004" name="phi_ln26_phi_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="1" slack="1"/>
<pin id="193" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="194" dir="0" index="2" bw="2" slack="0"/>
<pin id="195" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="196" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_ln26/2 "/>
</bind>
</comp>

<comp id="198" class="1005" name="d_0_reg_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="2" slack="1"/>
<pin id="200" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="d_0 (phireg) "/>
</bind>
</comp>

<comp id="202" class="1004" name="d_0_phi_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="1" slack="1"/>
<pin id="204" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="205" dir="0" index="2" bw="2" slack="0"/>
<pin id="206" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="207" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="d_0/3 "/>
</bind>
</comp>

<comp id="210" class="1004" name="grp_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="32" slack="0"/>
<pin id="212" dir="0" index="1" bw="32" slack="0"/>
<pin id="213" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="w_sum_s/4 w_sum_1/5 w_sum_2/6 w_sum_3/7 w_sum_4/8 w_sum_5/9 w_sum_6/10 dense_array_0/11 sum_i/15 sum_1_i/16 sum_2_i/17 "/>
</bind>
</comp>

<comp id="216" class="1004" name="grp_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="32" slack="0"/>
<pin id="218" dir="0" index="1" bw="32" slack="1"/>
<pin id="219" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp1/3 tmp_1/4 tmp_2/5 tmp_3/6 tmp_4/7 tmp_5/8 "/>
</bind>
</comp>

<comp id="222" class="1004" name="grp_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="32" slack="0"/>
<pin id="224" dir="0" index="1" bw="32" slack="5"/>
<pin id="225" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_6/7 tmp_7/8 "/>
</bind>
</comp>

<comp id="226" class="1004" name="grp_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="32" slack="5"/>
<pin id="228" dir="0" index="1" bw="32" slack="1"/>
<pin id="229" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fdiv(16) " fcode="fdiv"/>
<opset="pred_0_write_assign/19 "/>
</bind>
</comp>

<comp id="231" class="1004" name="grp_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="32" slack="4"/>
<pin id="233" dir="0" index="1" bw="32" slack="1"/>
<pin id="234" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fdiv(16) " fcode="fdiv"/>
<opset="pred_1_write_assign/19 "/>
</bind>
</comp>

<comp id="236" class="1004" name="grp_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="32" slack="3"/>
<pin id="238" dir="0" index="1" bw="32" slack="1"/>
<pin id="239" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fdiv(16) " fcode="fdiv"/>
<opset="pred_2_write_assign/19 "/>
</bind>
</comp>

<comp id="241" class="1004" name="grp_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="32" slack="0"/>
<pin id="243" dir="0" index="1" bw="32" slack="0"/>
<pin id="244" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fexp(507) " fcode="fexp"/>
<opset="tmp_i/3 tmp_1_i/13 tmp_i_4/14 "/>
</bind>
</comp>

<comp id="246" class="1005" name="reg_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="32" slack="1"/>
<pin id="248" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp1 tmp_1 tmp_2 tmp_3 tmp_4 tmp_5 "/>
</bind>
</comp>

<comp id="252" class="1005" name="reg_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="32" slack="1"/>
<pin id="254" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="w_sum_s w_sum_1 w_sum_2 w_sum_3 w_sum_4 w_sum_5 w_sum_6 sum_i sum_1_i sum_2_i "/>
</bind>
</comp>

<comp id="260" class="1004" name="dense_array_0_0_load_load_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="32" slack="1"/>
<pin id="262" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="dense_array_0_0_load/2 "/>
</bind>
</comp>

<comp id="263" class="1004" name="dense_array_1_0_load_load_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="32" slack="1"/>
<pin id="265" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="dense_array_1_0_load/2 "/>
</bind>
</comp>

<comp id="266" class="1004" name="dense_array_2_0_load_load_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="32" slack="1"/>
<pin id="268" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="dense_array_2_0_load/2 "/>
</bind>
</comp>

<comp id="269" class="1004" name="add_ln26_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="2" slack="0"/>
<pin id="271" dir="0" index="1" bw="1" slack="0"/>
<pin id="272" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26/2 "/>
</bind>
</comp>

<comp id="275" class="1004" name="icmp_ln26_1_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="2" slack="0"/>
<pin id="277" dir="0" index="1" bw="2" slack="0"/>
<pin id="278" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln26_1/2 "/>
</bind>
</comp>

<comp id="281" class="1004" name="select_ln26_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="1" slack="0"/>
<pin id="283" dir="0" index="1" bw="32" slack="0"/>
<pin id="284" dir="0" index="2" bw="32" slack="0"/>
<pin id="285" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln26/2 "/>
</bind>
</comp>

<comp id="289" class="1004" name="icmp_ln26_2_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="2" slack="0"/>
<pin id="291" dir="0" index="1" bw="2" slack="0"/>
<pin id="292" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln26_2/2 "/>
</bind>
</comp>

<comp id="295" class="1004" name="dense_array_0_1_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="1" slack="0"/>
<pin id="297" dir="0" index="1" bw="32" slack="0"/>
<pin id="298" dir="0" index="2" bw="32" slack="0"/>
<pin id="299" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="dense_array_0_1/2 "/>
</bind>
</comp>

<comp id="303" class="1004" name="dense_array_1_1_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="1" slack="0"/>
<pin id="305" dir="0" index="1" bw="32" slack="0"/>
<pin id="306" dir="0" index="2" bw="32" slack="0"/>
<pin id="307" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="dense_array_1_1/2 "/>
</bind>
</comp>

<comp id="311" class="1004" name="select_ln26_1_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="1" slack="0"/>
<pin id="313" dir="0" index="1" bw="32" slack="0"/>
<pin id="314" dir="0" index="2" bw="32" slack="0"/>
<pin id="315" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln26_1/2 "/>
</bind>
</comp>

<comp id="319" class="1004" name="dense_array_2_1_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="1" slack="0"/>
<pin id="321" dir="0" index="1" bw="32" slack="0"/>
<pin id="322" dir="0" index="2" bw="32" slack="0"/>
<pin id="323" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="dense_array_2_1/2 "/>
</bind>
</comp>

<comp id="327" class="1004" name="icmp_ln26_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="2" slack="0"/>
<pin id="329" dir="0" index="1" bw="2" slack="0"/>
<pin id="330" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln26/2 "/>
</bind>
</comp>

<comp id="333" class="1004" name="store_ln26_store_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="32" slack="0"/>
<pin id="335" dir="0" index="1" bw="32" slack="1"/>
<pin id="336" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln26/2 "/>
</bind>
</comp>

<comp id="338" class="1004" name="store_ln26_store_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="32" slack="0"/>
<pin id="340" dir="0" index="1" bw="32" slack="1"/>
<pin id="341" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln26/2 "/>
</bind>
</comp>

<comp id="343" class="1004" name="store_ln26_store_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="32" slack="0"/>
<pin id="345" dir="0" index="1" bw="32" slack="1"/>
<pin id="346" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln26/2 "/>
</bind>
</comp>

<comp id="348" class="1004" name="store_ln29_store_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="32" slack="0"/>
<pin id="350" dir="0" index="1" bw="32" slack="0"/>
<pin id="351" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln29/2 "/>
</bind>
</comp>

<comp id="353" class="1004" name="store_ln29_store_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="32" slack="0"/>
<pin id="355" dir="0" index="1" bw="32" slack="0"/>
<pin id="356" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln29/2 "/>
</bind>
</comp>

<comp id="358" class="1004" name="store_ln29_store_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="32" slack="0"/>
<pin id="360" dir="0" index="1" bw="32" slack="0"/>
<pin id="361" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln29/2 "/>
</bind>
</comp>

<comp id="363" class="1004" name="icmp_ln29_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="2" slack="0"/>
<pin id="365" dir="0" index="1" bw="2" slack="0"/>
<pin id="366" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln29/3 "/>
</bind>
</comp>

<comp id="369" class="1004" name="d_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="2" slack="0"/>
<pin id="371" dir="0" index="1" bw="1" slack="0"/>
<pin id="372" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="d/3 "/>
</bind>
</comp>

<comp id="375" class="1004" name="tmp_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="32" slack="0"/>
<pin id="377" dir="0" index="1" bw="32" slack="0"/>
<pin id="378" dir="0" index="2" bw="32" slack="0"/>
<pin id="379" dir="0" index="3" bw="32" slack="0"/>
<pin id="380" dir="0" index="4" bw="2" slack="0"/>
<pin id="381" dir="1" index="5" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="388" class="1004" name="dense_array_0_read_1_load_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="32" slack="1"/>
<pin id="390" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="dense_array_0_read_1/3 "/>
</bind>
</comp>

<comp id="392" class="1004" name="tmp_8_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="32" slack="0"/>
<pin id="394" dir="0" index="1" bw="32" slack="0"/>
<pin id="395" dir="0" index="2" bw="32" slack="0"/>
<pin id="396" dir="0" index="3" bw="32" slack="0"/>
<pin id="397" dir="0" index="4" bw="2" slack="1"/>
<pin id="398" dir="1" index="5" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_8/4 "/>
</bind>
</comp>

<comp id="405" class="1004" name="tmp_9_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="32" slack="0"/>
<pin id="407" dir="0" index="1" bw="32" slack="0"/>
<pin id="408" dir="0" index="2" bw="32" slack="0"/>
<pin id="409" dir="0" index="3" bw="32" slack="0"/>
<pin id="410" dir="0" index="4" bw="2" slack="2"/>
<pin id="411" dir="1" index="5" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_9/5 "/>
</bind>
</comp>

<comp id="418" class="1004" name="tmp_s_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="32" slack="0"/>
<pin id="420" dir="0" index="1" bw="32" slack="0"/>
<pin id="421" dir="0" index="2" bw="32" slack="0"/>
<pin id="422" dir="0" index="3" bw="32" slack="0"/>
<pin id="423" dir="0" index="4" bw="2" slack="3"/>
<pin id="424" dir="1" index="5" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_s/6 "/>
</bind>
</comp>

<comp id="431" class="1004" name="tmp_10_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="32" slack="0"/>
<pin id="433" dir="0" index="1" bw="32" slack="0"/>
<pin id="434" dir="0" index="2" bw="32" slack="0"/>
<pin id="435" dir="0" index="3" bw="32" slack="0"/>
<pin id="436" dir="0" index="4" bw="2" slack="4"/>
<pin id="437" dir="1" index="5" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_10/7 "/>
</bind>
</comp>

<comp id="445" class="1004" name="tmp_11_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="32" slack="0"/>
<pin id="447" dir="0" index="1" bw="32" slack="0"/>
<pin id="448" dir="0" index="2" bw="32" slack="0"/>
<pin id="449" dir="0" index="3" bw="32" slack="0"/>
<pin id="450" dir="0" index="4" bw="2" slack="5"/>
<pin id="451" dir="1" index="5" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_11/8 "/>
</bind>
</comp>

<comp id="459" class="1004" name="store_ln39_store_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="32" slack="0"/>
<pin id="461" dir="0" index="1" bw="32" slack="10"/>
<pin id="462" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln39/12 "/>
</bind>
</comp>

<comp id="464" class="1004" name="store_ln39_store_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="32" slack="0"/>
<pin id="466" dir="0" index="1" bw="32" slack="10"/>
<pin id="467" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln39/12 "/>
</bind>
</comp>

<comp id="469" class="1004" name="store_ln39_store_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="32" slack="0"/>
<pin id="471" dir="0" index="1" bw="32" slack="10"/>
<pin id="472" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln39/12 "/>
</bind>
</comp>

<comp id="474" class="1004" name="dense_array_1_read_1_load_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="32" slack="2"/>
<pin id="476" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="dense_array_1_read_1/13 "/>
</bind>
</comp>

<comp id="478" class="1004" name="dense_array_2_read_1_load_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="32" slack="3"/>
<pin id="480" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="dense_array_2_read_1/14 "/>
</bind>
</comp>

<comp id="482" class="1005" name="dense_array_0_0_reg_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="32" slack="1"/>
<pin id="484" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="dense_array_0_0 "/>
</bind>
</comp>

<comp id="488" class="1005" name="dense_array_1_0_reg_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="32" slack="1"/>
<pin id="490" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="dense_array_1_0 "/>
</bind>
</comp>

<comp id="494" class="1005" name="dense_array_2_0_reg_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="32" slack="1"/>
<pin id="496" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="dense_array_2_0 "/>
</bind>
</comp>

<comp id="500" class="1005" name="add_ln26_reg_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="2" slack="0"/>
<pin id="502" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="add_ln26 "/>
</bind>
</comp>

<comp id="508" class="1005" name="dense_array_0_read_s_reg_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="32" slack="0"/>
<pin id="510" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="dense_array_0_read_s "/>
</bind>
</comp>

<comp id="515" class="1005" name="dense_array_1_read_s_reg_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="32" slack="0"/>
<pin id="517" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="dense_array_1_read_s "/>
</bind>
</comp>

<comp id="522" class="1005" name="dense_array_2_read_s_reg_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="32" slack="0"/>
<pin id="524" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="dense_array_2_read_s "/>
</bind>
</comp>

<comp id="529" class="1005" name="flat_array_0_read_reg_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="32" slack="1"/>
<pin id="531" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="flat_array_0_read "/>
</bind>
</comp>

<comp id="534" class="1005" name="flat_array_1_read_reg_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="32" slack="2"/>
<pin id="536" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="flat_array_1_read "/>
</bind>
</comp>

<comp id="539" class="1005" name="flat_array_2_read_reg_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="32" slack="3"/>
<pin id="541" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="flat_array_2_read "/>
</bind>
</comp>

<comp id="544" class="1005" name="flat_array_3_read_reg_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="32" slack="4"/>
<pin id="546" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="flat_array_3_read "/>
</bind>
</comp>

<comp id="549" class="1005" name="flat_array_4_read_reg_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="32" slack="5"/>
<pin id="551" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="flat_array_4_read "/>
</bind>
</comp>

<comp id="554" class="1005" name="flat_array_5_read_reg_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="32" slack="6"/>
<pin id="556" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="flat_array_5_read "/>
</bind>
</comp>

<comp id="559" class="1005" name="flat_array_6_read_reg_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="32" slack="5"/>
<pin id="561" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="flat_array_6_read "/>
</bind>
</comp>

<comp id="564" class="1005" name="flat_array_7_read_reg_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="32" slack="6"/>
<pin id="566" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="flat_array_7_read "/>
</bind>
</comp>

<comp id="572" class="1005" name="d_reg_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="2" slack="0"/>
<pin id="574" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="d "/>
</bind>
</comp>

<comp id="577" class="1005" name="tmp_reg_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="32" slack="1"/>
<pin id="579" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="582" class="1005" name="dense_array_0_read_1_reg_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="32" slack="1"/>
<pin id="584" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="dense_array_0_read_1 "/>
</bind>
</comp>

<comp id="587" class="1005" name="tmp_8_reg_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="32" slack="1"/>
<pin id="589" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_8 "/>
</bind>
</comp>

<comp id="592" class="1005" name="tmp_9_reg_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="32" slack="1"/>
<pin id="594" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_9 "/>
</bind>
</comp>

<comp id="597" class="1005" name="tmp_s_reg_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="32" slack="1"/>
<pin id="599" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="602" class="1005" name="tmp_10_reg_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="32" slack="1"/>
<pin id="604" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_10 "/>
</bind>
</comp>

<comp id="608" class="1005" name="tmp_11_reg_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="32" slack="1"/>
<pin id="610" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_11 "/>
</bind>
</comp>

<comp id="614" class="1005" name="tmp_6_reg_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="32" slack="2"/>
<pin id="616" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp_6 "/>
</bind>
</comp>

<comp id="619" class="1005" name="tmp_7_reg_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="32" slack="2"/>
<pin id="621" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp_7 "/>
</bind>
</comp>

<comp id="624" class="1005" name="dense_array_1_read_1_reg_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="32" slack="1"/>
<pin id="626" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="dense_array_1_read_1 "/>
</bind>
</comp>

<comp id="629" class="1005" name="dense_array_2_read_1_reg_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="32" slack="1"/>
<pin id="631" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="dense_array_2_read_1 "/>
</bind>
</comp>

<comp id="634" class="1005" name="tmp_i_reg_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="32" slack="1"/>
<pin id="636" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_i "/>
</bind>
</comp>

<comp id="640" class="1005" name="tmp_1_i_reg_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="32" slack="1"/>
<pin id="642" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1_i "/>
</bind>
</comp>

<comp id="646" class="1005" name="tmp_i_4_reg_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="32" slack="1"/>
<pin id="648" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_i_4 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="97"><net_src comp="22" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="101"><net_src comp="22" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="105"><net_src comp="22" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="109"><net_src comp="22" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="113"><net_src comp="22" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="117"><net_src comp="22" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="122"><net_src comp="46" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="0" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="128"><net_src comp="46" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="2" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="134"><net_src comp="46" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="135"><net_src comp="4" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="140"><net_src comp="46" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="141"><net_src comp="6" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="146"><net_src comp="46" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="147"><net_src comp="8" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="152"><net_src comp="46" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="153"><net_src comp="10" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="158"><net_src comp="46" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="159"><net_src comp="12" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="164"><net_src comp="46" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="165"><net_src comp="14" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="171"><net_src comp="92" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="172"><net_src comp="16" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="178"><net_src comp="92" pin="0"/><net_sink comp="173" pin=0"/></net>

<net id="179"><net_src comp="18" pin="0"/><net_sink comp="173" pin=1"/></net>

<net id="185"><net_src comp="92" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="186"><net_src comp="20" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="190"><net_src comp="30" pin="0"/><net_sink comp="187" pin=0"/></net>

<net id="197"><net_src comp="187" pin="1"/><net_sink comp="191" pin=0"/></net>

<net id="201"><net_src comp="30" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="208"><net_src comp="198" pin="1"/><net_sink comp="202" pin=0"/></net>

<net id="209"><net_src comp="202" pin="4"/><net_sink comp="198" pin=0"/></net>

<net id="214"><net_src comp="34" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="215"><net_src comp="210" pin="2"/><net_sink comp="210" pin=0"/></net>

<net id="220"><net_src comp="216" pin="2"/><net_sink comp="210" pin=0"/></net>

<net id="221"><net_src comp="216" pin="2"/><net_sink comp="210" pin=1"/></net>

<net id="230"><net_src comp="226" pin="2"/><net_sink comp="166" pin=2"/></net>

<net id="235"><net_src comp="231" pin="2"/><net_sink comp="173" pin=2"/></net>

<net id="240"><net_src comp="236" pin="2"/><net_sink comp="180" pin=2"/></net>

<net id="245"><net_src comp="58" pin="0"/><net_sink comp="241" pin=0"/></net>

<net id="249"><net_src comp="216" pin="2"/><net_sink comp="246" pin=0"/></net>

<net id="250"><net_src comp="246" pin="1"/><net_sink comp="210" pin=0"/></net>

<net id="251"><net_src comp="246" pin="1"/><net_sink comp="210" pin=1"/></net>

<net id="255"><net_src comp="210" pin="2"/><net_sink comp="252" pin=0"/></net>

<net id="256"><net_src comp="252" pin="1"/><net_sink comp="210" pin=0"/></net>

<net id="257"><net_src comp="252" pin="1"/><net_sink comp="226" pin=1"/></net>

<net id="258"><net_src comp="252" pin="1"/><net_sink comp="231" pin=1"/></net>

<net id="259"><net_src comp="252" pin="1"/><net_sink comp="236" pin=1"/></net>

<net id="273"><net_src comp="191" pin="4"/><net_sink comp="269" pin=0"/></net>

<net id="274"><net_src comp="32" pin="0"/><net_sink comp="269" pin=1"/></net>

<net id="279"><net_src comp="191" pin="4"/><net_sink comp="275" pin=0"/></net>

<net id="280"><net_src comp="30" pin="0"/><net_sink comp="275" pin=1"/></net>

<net id="286"><net_src comp="275" pin="2"/><net_sink comp="281" pin=0"/></net>

<net id="287"><net_src comp="34" pin="0"/><net_sink comp="281" pin=1"/></net>

<net id="288"><net_src comp="260" pin="1"/><net_sink comp="281" pin=2"/></net>

<net id="293"><net_src comp="191" pin="4"/><net_sink comp="289" pin=0"/></net>

<net id="294"><net_src comp="32" pin="0"/><net_sink comp="289" pin=1"/></net>

<net id="300"><net_src comp="289" pin="2"/><net_sink comp="295" pin=0"/></net>

<net id="301"><net_src comp="260" pin="1"/><net_sink comp="295" pin=1"/></net>

<net id="302"><net_src comp="281" pin="3"/><net_sink comp="295" pin=2"/></net>

<net id="308"><net_src comp="289" pin="2"/><net_sink comp="303" pin=0"/></net>

<net id="309"><net_src comp="34" pin="0"/><net_sink comp="303" pin=1"/></net>

<net id="310"><net_src comp="263" pin="1"/><net_sink comp="303" pin=2"/></net>

<net id="316"><net_src comp="275" pin="2"/><net_sink comp="311" pin=0"/></net>

<net id="317"><net_src comp="266" pin="1"/><net_sink comp="311" pin=1"/></net>

<net id="318"><net_src comp="34" pin="0"/><net_sink comp="311" pin=2"/></net>

<net id="324"><net_src comp="289" pin="2"/><net_sink comp="319" pin=0"/></net>

<net id="325"><net_src comp="266" pin="1"/><net_sink comp="319" pin=1"/></net>

<net id="326"><net_src comp="311" pin="3"/><net_sink comp="319" pin=2"/></net>

<net id="331"><net_src comp="191" pin="4"/><net_sink comp="327" pin=0"/></net>

<net id="332"><net_src comp="36" pin="0"/><net_sink comp="327" pin=1"/></net>

<net id="337"><net_src comp="319" pin="3"/><net_sink comp="333" pin=0"/></net>

<net id="342"><net_src comp="303" pin="3"/><net_sink comp="338" pin=0"/></net>

<net id="347"><net_src comp="295" pin="3"/><net_sink comp="343" pin=0"/></net>

<net id="352"><net_src comp="319" pin="3"/><net_sink comp="348" pin=0"/></net>

<net id="357"><net_src comp="303" pin="3"/><net_sink comp="353" pin=0"/></net>

<net id="362"><net_src comp="295" pin="3"/><net_sink comp="358" pin=0"/></net>

<net id="367"><net_src comp="202" pin="4"/><net_sink comp="363" pin=0"/></net>

<net id="368"><net_src comp="48" pin="0"/><net_sink comp="363" pin=1"/></net>

<net id="373"><net_src comp="202" pin="4"/><net_sink comp="369" pin=0"/></net>

<net id="374"><net_src comp="32" pin="0"/><net_sink comp="369" pin=1"/></net>

<net id="382"><net_src comp="50" pin="0"/><net_sink comp="375" pin=0"/></net>

<net id="383"><net_src comp="52" pin="0"/><net_sink comp="375" pin=1"/></net>

<net id="384"><net_src comp="54" pin="0"/><net_sink comp="375" pin=2"/></net>

<net id="385"><net_src comp="56" pin="0"/><net_sink comp="375" pin=3"/></net>

<net id="386"><net_src comp="202" pin="4"/><net_sink comp="375" pin=4"/></net>

<net id="387"><net_src comp="375" pin="5"/><net_sink comp="216" pin=0"/></net>

<net id="391"><net_src comp="388" pin="1"/><net_sink comp="241" pin=1"/></net>

<net id="399"><net_src comp="50" pin="0"/><net_sink comp="392" pin=0"/></net>

<net id="400"><net_src comp="60" pin="0"/><net_sink comp="392" pin=1"/></net>

<net id="401"><net_src comp="62" pin="0"/><net_sink comp="392" pin=2"/></net>

<net id="402"><net_src comp="64" pin="0"/><net_sink comp="392" pin=3"/></net>

<net id="403"><net_src comp="198" pin="1"/><net_sink comp="392" pin=4"/></net>

<net id="404"><net_src comp="392" pin="5"/><net_sink comp="216" pin=0"/></net>

<net id="412"><net_src comp="50" pin="0"/><net_sink comp="405" pin=0"/></net>

<net id="413"><net_src comp="66" pin="0"/><net_sink comp="405" pin=1"/></net>

<net id="414"><net_src comp="68" pin="0"/><net_sink comp="405" pin=2"/></net>

<net id="415"><net_src comp="70" pin="0"/><net_sink comp="405" pin=3"/></net>

<net id="416"><net_src comp="198" pin="1"/><net_sink comp="405" pin=4"/></net>

<net id="417"><net_src comp="405" pin="5"/><net_sink comp="216" pin=0"/></net>

<net id="425"><net_src comp="50" pin="0"/><net_sink comp="418" pin=0"/></net>

<net id="426"><net_src comp="72" pin="0"/><net_sink comp="418" pin=1"/></net>

<net id="427"><net_src comp="74" pin="0"/><net_sink comp="418" pin=2"/></net>

<net id="428"><net_src comp="76" pin="0"/><net_sink comp="418" pin=3"/></net>

<net id="429"><net_src comp="198" pin="1"/><net_sink comp="418" pin=4"/></net>

<net id="430"><net_src comp="418" pin="5"/><net_sink comp="216" pin=0"/></net>

<net id="438"><net_src comp="50" pin="0"/><net_sink comp="431" pin=0"/></net>

<net id="439"><net_src comp="78" pin="0"/><net_sink comp="431" pin=1"/></net>

<net id="440"><net_src comp="80" pin="0"/><net_sink comp="431" pin=2"/></net>

<net id="441"><net_src comp="82" pin="0"/><net_sink comp="431" pin=3"/></net>

<net id="442"><net_src comp="198" pin="1"/><net_sink comp="431" pin=4"/></net>

<net id="443"><net_src comp="431" pin="5"/><net_sink comp="216" pin=0"/></net>

<net id="444"><net_src comp="431" pin="5"/><net_sink comp="222" pin=0"/></net>

<net id="452"><net_src comp="50" pin="0"/><net_sink comp="445" pin=0"/></net>

<net id="453"><net_src comp="84" pin="0"/><net_sink comp="445" pin=1"/></net>

<net id="454"><net_src comp="86" pin="0"/><net_sink comp="445" pin=2"/></net>

<net id="455"><net_src comp="88" pin="0"/><net_sink comp="445" pin=3"/></net>

<net id="456"><net_src comp="198" pin="1"/><net_sink comp="445" pin=4"/></net>

<net id="457"><net_src comp="445" pin="5"/><net_sink comp="216" pin=0"/></net>

<net id="458"><net_src comp="445" pin="5"/><net_sink comp="222" pin=0"/></net>

<net id="463"><net_src comp="210" pin="2"/><net_sink comp="459" pin=0"/></net>

<net id="468"><net_src comp="210" pin="2"/><net_sink comp="464" pin=0"/></net>

<net id="473"><net_src comp="210" pin="2"/><net_sink comp="469" pin=0"/></net>

<net id="477"><net_src comp="474" pin="1"/><net_sink comp="241" pin=1"/></net>

<net id="481"><net_src comp="478" pin="1"/><net_sink comp="241" pin=1"/></net>

<net id="485"><net_src comp="94" pin="1"/><net_sink comp="482" pin=0"/></net>

<net id="486"><net_src comp="482" pin="1"/><net_sink comp="260" pin=0"/></net>

<net id="487"><net_src comp="482" pin="1"/><net_sink comp="343" pin=1"/></net>

<net id="491"><net_src comp="98" pin="1"/><net_sink comp="488" pin=0"/></net>

<net id="492"><net_src comp="488" pin="1"/><net_sink comp="263" pin=0"/></net>

<net id="493"><net_src comp="488" pin="1"/><net_sink comp="338" pin=1"/></net>

<net id="497"><net_src comp="102" pin="1"/><net_sink comp="494" pin=0"/></net>

<net id="498"><net_src comp="494" pin="1"/><net_sink comp="266" pin=0"/></net>

<net id="499"><net_src comp="494" pin="1"/><net_sink comp="333" pin=1"/></net>

<net id="503"><net_src comp="269" pin="2"/><net_sink comp="500" pin=0"/></net>

<net id="504"><net_src comp="500" pin="1"/><net_sink comp="191" pin=2"/></net>

<net id="511"><net_src comp="106" pin="1"/><net_sink comp="508" pin=0"/></net>

<net id="512"><net_src comp="508" pin="1"/><net_sink comp="358" pin=1"/></net>

<net id="513"><net_src comp="508" pin="1"/><net_sink comp="388" pin=0"/></net>

<net id="514"><net_src comp="508" pin="1"/><net_sink comp="464" pin=1"/></net>

<net id="518"><net_src comp="110" pin="1"/><net_sink comp="515" pin=0"/></net>

<net id="519"><net_src comp="515" pin="1"/><net_sink comp="353" pin=1"/></net>

<net id="520"><net_src comp="515" pin="1"/><net_sink comp="459" pin=1"/></net>

<net id="521"><net_src comp="515" pin="1"/><net_sink comp="474" pin=0"/></net>

<net id="525"><net_src comp="114" pin="1"/><net_sink comp="522" pin=0"/></net>

<net id="526"><net_src comp="522" pin="1"/><net_sink comp="348" pin=1"/></net>

<net id="527"><net_src comp="522" pin="1"/><net_sink comp="469" pin=1"/></net>

<net id="528"><net_src comp="522" pin="1"/><net_sink comp="478" pin=0"/></net>

<net id="532"><net_src comp="118" pin="2"/><net_sink comp="529" pin=0"/></net>

<net id="533"><net_src comp="529" pin="1"/><net_sink comp="216" pin=1"/></net>

<net id="537"><net_src comp="124" pin="2"/><net_sink comp="534" pin=0"/></net>

<net id="538"><net_src comp="534" pin="1"/><net_sink comp="216" pin=1"/></net>

<net id="542"><net_src comp="130" pin="2"/><net_sink comp="539" pin=0"/></net>

<net id="543"><net_src comp="539" pin="1"/><net_sink comp="216" pin=1"/></net>

<net id="547"><net_src comp="136" pin="2"/><net_sink comp="544" pin=0"/></net>

<net id="548"><net_src comp="544" pin="1"/><net_sink comp="216" pin=1"/></net>

<net id="552"><net_src comp="142" pin="2"/><net_sink comp="549" pin=0"/></net>

<net id="553"><net_src comp="549" pin="1"/><net_sink comp="216" pin=1"/></net>

<net id="557"><net_src comp="148" pin="2"/><net_sink comp="554" pin=0"/></net>

<net id="558"><net_src comp="554" pin="1"/><net_sink comp="216" pin=1"/></net>

<net id="562"><net_src comp="154" pin="2"/><net_sink comp="559" pin=0"/></net>

<net id="563"><net_src comp="559" pin="1"/><net_sink comp="222" pin=1"/></net>

<net id="567"><net_src comp="160" pin="2"/><net_sink comp="564" pin=0"/></net>

<net id="568"><net_src comp="564" pin="1"/><net_sink comp="222" pin=1"/></net>

<net id="575"><net_src comp="369" pin="2"/><net_sink comp="572" pin=0"/></net>

<net id="576"><net_src comp="572" pin="1"/><net_sink comp="202" pin=2"/></net>

<net id="580"><net_src comp="375" pin="5"/><net_sink comp="577" pin=0"/></net>

<net id="581"><net_src comp="577" pin="1"/><net_sink comp="216" pin=0"/></net>

<net id="585"><net_src comp="388" pin="1"/><net_sink comp="582" pin=0"/></net>

<net id="586"><net_src comp="582" pin="1"/><net_sink comp="241" pin=1"/></net>

<net id="590"><net_src comp="392" pin="5"/><net_sink comp="587" pin=0"/></net>

<net id="591"><net_src comp="587" pin="1"/><net_sink comp="216" pin=0"/></net>

<net id="595"><net_src comp="405" pin="5"/><net_sink comp="592" pin=0"/></net>

<net id="596"><net_src comp="592" pin="1"/><net_sink comp="216" pin=0"/></net>

<net id="600"><net_src comp="418" pin="5"/><net_sink comp="597" pin=0"/></net>

<net id="601"><net_src comp="597" pin="1"/><net_sink comp="216" pin=0"/></net>

<net id="605"><net_src comp="431" pin="5"/><net_sink comp="602" pin=0"/></net>

<net id="606"><net_src comp="602" pin="1"/><net_sink comp="216" pin=0"/></net>

<net id="607"><net_src comp="602" pin="1"/><net_sink comp="222" pin=0"/></net>

<net id="611"><net_src comp="445" pin="5"/><net_sink comp="608" pin=0"/></net>

<net id="612"><net_src comp="608" pin="1"/><net_sink comp="216" pin=0"/></net>

<net id="613"><net_src comp="608" pin="1"/><net_sink comp="222" pin=0"/></net>

<net id="617"><net_src comp="222" pin="2"/><net_sink comp="614" pin=0"/></net>

<net id="618"><net_src comp="614" pin="1"/><net_sink comp="210" pin=1"/></net>

<net id="622"><net_src comp="222" pin="2"/><net_sink comp="619" pin=0"/></net>

<net id="623"><net_src comp="619" pin="1"/><net_sink comp="210" pin=1"/></net>

<net id="627"><net_src comp="474" pin="1"/><net_sink comp="624" pin=0"/></net>

<net id="628"><net_src comp="624" pin="1"/><net_sink comp="241" pin=1"/></net>

<net id="632"><net_src comp="478" pin="1"/><net_sink comp="629" pin=0"/></net>

<net id="633"><net_src comp="629" pin="1"/><net_sink comp="241" pin=1"/></net>

<net id="637"><net_src comp="241" pin="2"/><net_sink comp="634" pin=0"/></net>

<net id="638"><net_src comp="634" pin="1"/><net_sink comp="210" pin=0"/></net>

<net id="639"><net_src comp="634" pin="1"/><net_sink comp="226" pin=0"/></net>

<net id="643"><net_src comp="241" pin="2"/><net_sink comp="640" pin=0"/></net>

<net id="644"><net_src comp="640" pin="1"/><net_sink comp="210" pin=1"/></net>

<net id="645"><net_src comp="640" pin="1"/><net_sink comp="231" pin=0"/></net>

<net id="649"><net_src comp="241" pin="2"/><net_sink comp="646" pin=0"/></net>

<net id="650"><net_src comp="646" pin="1"/><net_sink comp="210" pin=1"/></net>

<net id="651"><net_src comp="646" pin="1"/><net_sink comp="236" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: prediction_0 | {23 }
	Port: prediction_1 | {23 }
	Port: prediction_2 | {23 }
 - Input state : 
	Port: dense : flat_array_0 | {2 }
	Port: dense : flat_array_1 | {2 }
	Port: dense : flat_array_2 | {2 }
	Port: dense : flat_array_3 | {2 }
	Port: dense : flat_array_4 | {2 }
	Port: dense : flat_array_5 | {2 }
	Port: dense : flat_array_6 | {2 }
	Port: dense : flat_array_7 | {2 }
  - Chain level:
	State 1
	State 2
		add_ln26 : 1
		icmp_ln26_1 : 1
		select_ln26 : 2
		icmp_ln26_2 : 1
		dense_array_0_1 : 3
		dense_array_1_1 : 2
		select_ln26_1 : 2
		dense_array_2_1 : 3
		icmp_ln26 : 1
		store_ln26 : 4
		store_ln26 : 3
		store_ln26 : 4
		br_ln26 : 2
		store_ln29 : 4
		store_ln29 : 3
		store_ln29 : 4
	State 3
		icmp_ln29 : 1
		d : 1
		br_ln29 : 2
		tmp : 1
		tmp1 : 2
		tmp_i : 1
	State 4
		w_sum_s : 1
		tmp_1 : 1
	State 5
		w_sum_1 : 1
		tmp_2 : 1
	State 6
		w_sum_2 : 1
		tmp_3 : 1
	State 7
		w_sum_3 : 1
		tmp_4 : 1
		tmp_6 : 1
	State 8
		w_sum_4 : 1
		tmp_5 : 1
		tmp_7 : 1
	State 9
		w_sum_5 : 1
	State 10
		w_sum_6 : 1
	State 11
		dense_array_0 : 1
	State 12
		store_ln39 : 1
		store_ln39 : 1
		store_ln39 : 1
	State 13
		tmp_1_i : 1
	State 14
		tmp_i_4 : 1
	State 15
	State 16
		sum_1_i : 1
	State 17
		sum_2_i : 1
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
		write_ln42 : 1
		write_ln42 : 1
		write_ln42 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|---------|
| Operation|        Functional Unit        |  DSP48E |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|---------|
|          |           grp_fu_226          |    0    |   217   |   779   |
|   fdiv   |           grp_fu_231          |    0    |   217   |   779   |
|          |           grp_fu_236          |    0    |   217   |   779   |
|----------|-------------------------------|---------|---------|---------|
|   fexp   |           grp_fu_241          |    7    |    94   |   929   |
|----------|-------------------------------|---------|---------|---------|
|   fmul   |           grp_fu_216          |    3    |   128   |   138   |
|          |           grp_fu_222          |    3    |   128   |   138   |
|----------|-------------------------------|---------|---------|---------|
|   fadd   |           grp_fu_210          |    2    |   177   |   198   |
|----------|-------------------------------|---------|---------|---------|
|          |       select_ln26_fu_281      |    0    |    0    |    32   |
|          |     dense_array_0_1_fu_295    |    0    |    0    |    32   |
|  select  |     dense_array_1_1_fu_303    |    0    |    0    |    32   |
|          |      select_ln26_1_fu_311     |    0    |    0    |    32   |
|          |     dense_array_2_1_fu_319    |    0    |    0    |    32   |
|----------|-------------------------------|---------|---------|---------|
|          |           tmp_fu_375          |    0    |    0    |    15   |
|          |          tmp_8_fu_392         |    0    |    0    |    15   |
|    mux   |          tmp_9_fu_405         |    0    |    0    |    15   |
|          |          tmp_s_fu_418         |    0    |    0    |    15   |
|          |         tmp_10_fu_431         |    0    |    0    |    15   |
|          |         tmp_11_fu_445         |    0    |    0    |    15   |
|----------|-------------------------------|---------|---------|---------|
|          |       icmp_ln26_1_fu_275      |    0    |    0    |    8    |
|   icmp   |       icmp_ln26_2_fu_289      |    0    |    0    |    8    |
|          |        icmp_ln26_fu_327       |    0    |    0    |    8    |
|          |        icmp_ln29_fu_363       |    0    |    0    |    8    |
|----------|-------------------------------|---------|---------|---------|
|    add   |        add_ln26_fu_269        |    0    |    0    |    10   |
|          |            d_fu_369           |    0    |    0    |    10   |
|----------|-------------------------------|---------|---------|---------|
|          | flat_array_0_read_read_fu_118 |    0    |    0    |    0    |
|          | flat_array_1_read_read_fu_124 |    0    |    0    |    0    |
|          | flat_array_2_read_read_fu_130 |    0    |    0    |    0    |
|   read   | flat_array_3_read_read_fu_136 |    0    |    0    |    0    |
|          | flat_array_4_read_read_fu_142 |    0    |    0    |    0    |
|          | flat_array_5_read_read_fu_148 |    0    |    0    |    0    |
|          | flat_array_6_read_read_fu_154 |    0    |    0    |    0    |
|          | flat_array_7_read_read_fu_160 |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |    write_ln42_write_fu_166    |    0    |    0    |    0    |
|   write  |    write_ln42_write_fu_173    |    0    |    0    |    0    |
|          |    write_ln42_write_fu_180    |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|   Total  |                               |    15   |   1178  |   4042  |
|----------|-------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|      add_ln26_reg_500      |    2   |
|         d_0_reg_198        |    2   |
|          d_reg_572         |    2   |
|   dense_array_0_0_reg_482  |   32   |
|dense_array_0_read_1_reg_582|   32   |
|dense_array_0_read_s_reg_508|   32   |
|   dense_array_1_0_reg_488  |   32   |
|dense_array_1_read_1_reg_624|   32   |
|dense_array_1_read_s_reg_515|   32   |
|   dense_array_2_0_reg_494  |   32   |
|dense_array_2_read_1_reg_629|   32   |
|dense_array_2_read_s_reg_522|   32   |
|  flat_array_0_read_reg_529 |   32   |
|  flat_array_1_read_reg_534 |   32   |
|  flat_array_2_read_reg_539 |   32   |
|  flat_array_3_read_reg_544 |   32   |
|  flat_array_4_read_reg_549 |   32   |
|  flat_array_5_read_reg_554 |   32   |
|  flat_array_6_read_reg_559 |   32   |
|  flat_array_7_read_reg_564 |   32   |
|      phi_ln26_reg_187      |    2   |
|           reg_246          |   32   |
|           reg_252          |   32   |
|       tmp_10_reg_602       |   32   |
|       tmp_11_reg_608       |   32   |
|       tmp_1_i_reg_640      |   32   |
|        tmp_6_reg_614       |   32   |
|        tmp_7_reg_619       |   32   |
|        tmp_8_reg_587       |   32   |
|        tmp_9_reg_592       |   32   |
|       tmp_i_4_reg_646      |   32   |
|        tmp_i_reg_634       |   32   |
|         tmp_reg_577        |   32   |
|        tmp_s_reg_597       |   32   |
+----------------------------+--------+
|            Total           |   968  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------|------|------|------|--------||---------||---------|
|     Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------|------|------|------|--------||---------||---------|
| d_0_reg_198 |  p0  |   2  |   2  |    4   ||    9    |
|  grp_fu_210 |  p0  |   5  |  32  |   160  ||    27   |
|  grp_fu_210 |  p1  |   7  |  32  |   224  ||    38   |
|  grp_fu_216 |  p0  |  12  |  32  |   384  ||    53   |
|  grp_fu_216 |  p1  |   6  |  32  |   192  ||    33   |
|  grp_fu_222 |  p0  |   4  |  32  |   128  ||    21   |
|  grp_fu_222 |  p1  |   2  |  32  |   64   ||    9    |
|  grp_fu_241 |  p1  |   6  |  32  |   192  ||    33   |
|-------------|------|------|------|--------||---------||---------|
|    Total    |      |      |      |  1348  || 10.8549 ||   223   |
|-------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   15   |    -   |  1178  |  4042  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   10   |    -   |   223  |
|  Register |    -   |    -   |   968  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   15   |   10   |  2146  |  4265  |
+-----------+--------+--------+--------+--------+
