// Seed: 1197115299
module module_0 (
    input tri0 id_0,
    input supply1 id_1,
    output wand id_2,
    output tri id_3,
    input tri0 id_4,
    input tri id_5,
    output wire id_6,
    output wire id_7,
    input wor id_8,
    input tri id_9,
    input supply0 module_0,
    input tri id_11,
    output tri id_12,
    output supply0 id_13,
    input uwire id_14
);
  wire id_16;
  assign id_12 = 1;
  wire id_17;
  wire id_18;
  wire id_19;
endmodule
module module_1 (
    input  wand  id_0,
    output tri   id_1,
    output uwire id_2
);
  wire id_4;
  module_0(
      id_0, id_0, id_1, id_2, id_0, id_0, id_2, id_1, id_0, id_0, id_0, id_0, id_1, id_2, id_0
  );
endmodule
