[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': 'Give me information about the component of TPS24771RGET production of TEXAS INSTRUMENTS from the text:180200220240260280300\n10 11 12 13 14Output Power Limit (W) \nOutput Voltage (V) VA Limiting with TPS2477x\nRegular 20 A ILIM\nC022 \nTPS2477xRSNS\nFSTP OUTH HGATE SENM\nPGHS\nGNDVIN VOUT\nFLTbRHGC1\n0.1 /c1dFHS FET\nCOUTRSET\nSETVDD\nENHS\nOV\nPLIMRPLIMIMONRIMONIMONBUFRFSTPCFST\nTFLT\nCFLTTINR\nCINR\nProduct\nFolder\nSample &\nBuy\nTechnical\nDocuments\nTools &\nSoftware\nSupport &\nCommunityTPS24772\nTPS24771\nTPS24770\nSLVSCZ3 –MARCH 2015\nTPS2477x 2.5to18-VHighPerformance HotSwap\n1Features 3Description\nThe TPS2477x isahigh performance analog Hot\n1•2.5V to18V BusOperation (30V absmax)\nSwap Controller for2.5Vto18Vsystems. The•Programmable Protection Settings:precise and highly programmable protection settings\n–Current Limit: ±5%at10mV oftheTPS2477x aidthedesign ofhigh power high\navailability systems where isolating faults iscritical. –Fast Trip: ±10% at20mV\n•Programmable FET SOA Protection Programmable current limit, fastshut down, andfault\ntimer protect the load and supply during fault •Programable Response Time forFast Trip\nconditions such asahot-short. The fastshutdown•Dual Timer (Inrush/Fault)threshold andresponse time canbetuned toensure\n•Analog Current Monitor (1% at25mV) afastresponse torealfaults, while avoiding nuisance\ntrips. Programmable Safe Operating Area (SOA) •Programmable UVandOV\nprotection and theinrush timer keep theMOSFET•Status Flags forFaults andPower Goodsafe under allconditions. After asserting power good,•4mm ×4mm 24-pin QFNTPS2477x acts asacircuit breaker andruns thefault\n•70=Latch, 71=Retry, 72=Fast Latch Off timer during over current events, butdoesn ’tcurrent\nlimit. Itshuts down after thefault timer expires. Two\nindependent timers (inrush/fault) allow theuser to 2Applications\ncustomize protection based onsystem requirements.•Enterprise Storage\nFinally, theflexibility oftheTPS2477x aidHotSwap•Enterprise Serverdesign forthe240 VArequirement and adesign•Networking Cardsexample isshown inthedatasheet.\n•240VAApplications\nDevice Information(1)\nPART NUMBER PACKAGE BODY SIZE (NOM)\nTPS24770\nTPS24771 RGE (24) 4.00 mmx4.00 mm\nTPS24772\n(1)Forallavailable packages, see theorderable addendum at\ntheendofthedata sheet.\n4Simplified Schematic\nLimiting Output Power to240VA,\n20AILIMvsTPS2477x Implementation\n1\nAnIMPORTANT NOTICE attheend ofthisdata sheet addresses availability, warranty, changes, useinsafety-critical applications,\nintellectual property matters andother important disclaimers. PRODUCTION DATA.\nTPS24772\nTPS24771\nTPS24770\nSLVSCZ3 –MARCH 2015 www.ti.com\nTable ofContents\n9.2 Functional Block Diagram ....................................... 10 1Features .................................................................. 1\n9.3 Feature Description ................................................. 11 2Applications ........................................................... 1\n9.4 Device Functional Modes ........................................ 163Description ............................................................. 1\n10Application andImplementation ........................ 174Simplified Schematic ............................................. 1\n10.1 Application Information .......................................... 175Revision History ..................................................... 2\n10.2 Typical Application ............................................... 176Device Comparison Table ..................................... 3\n11Power Supply Recommendations ..................... 407PinConfiguration andFunctions ......................... 312Layout ................................................................... 408Specifications ......................................................... 412.1 Layout Guidelines ................................................. 408.1 Absolute Maximum Ratings ...................................... 412.2 Layout Example .................................................... 428.2 ESD Ratings ............................................................ 4\n13Device andDocumentation Support ................. 438.3 Recommended Operating Conditions ....................... 5\n13.1 Related Links ........................................................ 438.4 Thermal Information ................................................. 5\n13.2 Trademarks ........................................................... 438.5 Electrical Characteristics ........................................... 5\n13.3 Electrostatic Discharge Caution ............................ 438.6 Timing Requirements ............................................... 7\n13.4 Glossary ................................................................ 438.7 Typical Characteristics .............................................. 8\n14Mechanical, Packaging, andOrderable9Detailed Description ............................................ 10Information ........................................................... 439.1 Overview ................................................................. 10\n5Revision History\nDATE REVISION NOTES\nMarch 2015 * Initial release.\n2 Submit Documentation Feedback Copyright ©2015, Texas Instruments Incorporated\nProduct Folder Links: TPS24772 TPS24771 TPS24770\nPGHSSETHGATEGNDNC\nPLIMFSTPTFLTTPS2477x\nFLTbSENM19 23\nNC\nOV\nOUTH\n22 24 21 20\n12 89 7 1011\n1 54 6 32\n18 1415 13 16 17\nVDD\nNCENHS\nNC\nIMONIMONBUFTINR NC\nNC\nNC\nNC\nTPS24772\nTPS24771\nTPS24770\nwww.ti.com SLVSCZ3 –MARCH 2015\n6Device Comparison Table\nPART NUMBER(1)LATCH /RETRY OPTION\nTPS24770 Latch\nTPS24771 Auto –Retry\nTPS24772 Fast Latch Off\n(1) Forthemost current package andordering information, seethePackage Option Addendum attheendofthisdocument, orseetheTI\nweb siteatwww.ti.com .\n7PinConfiguration andFunctions\nQFN 24-Pin with Thermal Pad\nRGE Package\nTopView\nPinFunctions\nPIN TYPE(1)DESCRIPTION\nNAME NO.\nENHS 2 I Active-high enable input ofHotSwap. Logic input. Connects toresistor divider.\nFLTb 4 O Active-low, open-drain output indicating various faults.\nFSTP 16 I Fast tripprogramming setpinforHotSwap. Aresistor isconnected from positive terminal ofRSNSto\nFSTP.\nGND 10 – Ground.\nHGATE 18 O Gate driver output forexternal HotSwap MOSFET.\nIMON 12 I/O Analog monitor andcurrent limit program point. Connect RIMON toground.\nIMONBUF 13 O Voltage output proportional totheload current (0V–3.0V).\nNC 1,3,6, NC Noconnect. Tietoground orleave floating.\n20–24\n(1) I=Input; O=Output ;P=Power, NC=NoConnect\nCopyright ©2015, Texas Instruments Incorporated Submit Documentation Feedback 3\nProduct Folder Links: TPS24772 TPS24771 TPS24770\nTPS24772\nTPS24771\nTPS24770\nSLVSCZ3 –MARCH 2015 www.ti.com\nPinFunctions (continued)\nPIN TYPE(1)DESCRIPTION\nNAME NO.\nOUTH 19 I Output voltage sensor formonitoring HotSwap MOSFET\'s power. Connects tothesource terminal of\ntheHotSwap Nchannel MOSFET.\nOV 9 I Overvoltage comparator input. Connects toresistor divider. HGATE ispulled lowwhen OVexceeds the\nthreshold. Connect toground when notused.\nPGHS 5 O Active-high, open-drain power-good indicator.\nPLIM 11 I Power limit programming pin.Aresistor from thispintoGND sets themaximum power dissipation for\ntheHotSwap FET. Connect a4.99 kΩresistor todisable power limit.\nSENM 17 I Current-sensing input forthesense resistor. Directly connects tothenegative terminal ofthesense\nresistor.\nSET 15 I Current-limit programming setpinforHotSwap. Aresistor isconnected from positive terminal ofthe\nsensing resistor.\nTFLT 8 I/O Fault timer, which runs when thedevice isinregular operation andthere isanovercurrent condition.\nTINR 7 I/O Inrush timer, which runs during theinrush operation (start-up) ifthepartisincurrent limit orpower limit.\nVDD 14 P Power Supply\n8Specifications\n8.1 Absolute Maximum Ratings\nover operating free-air temperature range (unless otherwise noted)(1)\nMIN MAX UNIT\nVDD,SET, FSTP,SENM, OUTH, ENHS, FLTb, PGHS, OV –0.3 30 V\nHGATE toOUTH –0.3 15 V\nSET toVDD –0.3 0.3 V\nInput Voltage\nSENM, FSTP toVDD –0.6 0.3 V\nTINR, TFLT, PLIM, IMON –0.3 3.6 V\nIMONBUF –0.3 7 V\nSink Current FLTb, PGHS 5 mA\nSource Current IMON, IMONBUF 5 mA\nStorage temperature, Tstg –65 150 °C\n(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage tothedevice. These arestress ratings\nonly, which donotimply functional operation ofthedevice atthese oranyother conditions beyond those indicated under Recommended\nOperating Conditions .Exposure toabsolute-maximum-rated conditions forextended periods may affect device reliability.\n8.2 ESD Ratings\nVALUE UNIT\nHuman-body model (HBM), perANSI/ESDA/JEDEC JS-001(2)±1500 ElectrostaticV(ESD)(1)Vdischarge Charged-device model (CDM), perJEDEC specification JESD22-C101(3)±500\n(1) Electrostatic discharge (ESD) measures device sensitivity andimmunity todamage caused byassembly lineelectrostatic discharges\nintothedevice.\n(2) JEDEC document JEP155 states that500-V HBM allows safe manufacturing with astandard ESD control process.\n(3) JEDEC document JEP157 states that250-V CDM allows safe manufacturing with astandard ESD control process.\n4 Submit Documentation Feedback Copyright ©2015, Texas Instruments Incorporated\nProduct Folder Links: TPS24772 TPS24771 TPS24770\nTPS24772\nTPS24771\nTPS24770\nwww.ti.com SLVSCZ3 –MARCH 2015\n8.3 Recommended Operating Conditions\nover operating free-air temperature range (unless otherwise noted)\nMIN MAX UNIT\nVDD, SENM, SET, FSTP 2.5 18\nInput voltage V\nENHS, FLTb, PGHS, OUTH 0 18\nSink current FLTb, PGHS 0 2 mA\nSource current IMON 0 1 mA\nPLIM 4.99 500 kΩ\nIMON 1 6 kΩ\nExternal resistance\nFSTP 10 4000 Ω\nSET 10 400 Ω\nw/oRSTBL 10 70\nRIMON /RSET With appropriate RSTBL(1)3 10\nwith CHGATE >47nF(2)10 200\nTINR, TFLT 1 nF\nHGATE,(2)0 1 µF\nExternal capacitor\nIMON 30 pF\nIMONBUF 100 pF\nOperating junction temperature, TJ –40 125 °C\n(1) Refer toRSTBL Requirment forRIMON /RSET<10asdescribed insection Select RSNSandVSNS,CL Setting .\n(2) External capacitance tiedtoHGATE, should beinseries with aresistor noless than 1kΩ.\n8.4 Thermal Information\nRGE\nTHERMAL METRIC(1)UNIT\n24PINS\nRθJA Junction-to-ambient thermal resistance 34.6\nRθJC(top) Junction-to-case (top) thermal resistance 38.4\nRθJB Junction-to-board thermal resistance 12.9\n°C/W\nψJT Junction-to-top characterization parameter 0.5\nψJB Junction-to-board characterization parameter 12.9\nRθJC(bot) Junction-to-case (bottom) thermal resistance 3.2\n(1) Formore information about traditional andnew thermal metrics, seetheICPackage Thermal Metrics application report, SPRA953 .\n8.5 Electrical Characteristics\nUnless otherwise noted these limits apply tothefollowing: -40°C<TJ<125°C;2.5V <VVDD,VOUT<18V; VENHS =2V;VOV=0\nV;VHGATE ,VPGHS,VFLTB,andVIMONBUF arefloating; CINR=1nF; CFLT=1nF; RSET=44.2Ω;RIMON=2.98kΩ;RFSTP=200Ω;\nRPLIM=52kΩ.\nPARAMETER TEST CONDITION MIN TYP MAX UNIT\nINPUT SUPPLY (VDD)\nVUVR UVLO threshold, rising 2.2 2.32 2.45 V\nVUVhyst UVLO hysteresis 0.10 V\nIQON Supply current: IVDD+IOUTH Device on,VENHS =2V 2.95 4 mA\nHotSwap FET ENABLE (ENHS)\nVENHS Threshold voltage, rising 1.3 1.35 1.4 V\nVENHShyst Hysteresis 50 mV\nIENHS Input Leakage Current 0≤VENHS≤30V –1 1 µA\nOVER VOLTAGE (OV)\nVOVR Threshold voltage, rising 1.3 1.35 1.4 mV\nVOVhyst Hysteresis 50 mV\nIOV Input leakage current 0≤VOV≤30V –1 1 µA\nCopyright ©2015, Texas Instruments Incorporated Submit Documentation Feedback 5\nProduct Folder Links: TPS24772 TPS24771 TPS24770\nTPS24772\nTPS24771\nTPS24770\nSLVSCZ3 –MARCH 2015 www.ti.com\nElectrical Characteristics (continued)\nUnless otherwise noted these limits apply tothefollowing: -40°C<TJ<125°C;2.5V <VVDD,VOUT<18V; VENHS =2V;VOV=0\nV;VHGATE ,VPGHS,VFLTB,andVIMONBUF arefloating; CINR=1nF; CFLT=1nF; RSET=44.2Ω;RIMON=2.98kΩ;RFSTP=200Ω;\nRPLIM=52kΩ.\nPARAMETER TEST CONDITION MIN TYP MAX UNIT\nPOWER LIMIT PROGRAMING (PLIM)\nVPLIM,BIAS Bias voltage Sourcing 10μA 0.65 0.675 0.7 V\nRPLIM=52kΩ;VSENM-OUTH =12V 114.75 135 155.25\nRPLIM=105kΩ;VSENM-OUTH =12V 56.95 67 77.05\nVIMON,PL Regulated IMON voltage during power limit RPLIM=261kΩ;VSENM-OUTH =12V 18.9 27 35.1 mV\nRPLIM=105kΩ;VSENM-OUTH =2V 341.7 402 462.3\nRPLIM=105kΩ;VSENM-OUTH =18V 38.25 45 51.75\nSLOW TRIP THRESHOLD (SET)\nVOS_SET Input referred offset (VSNStoVIMON scaling) –150 150 µVRSET=44.2Ω;RIMON=3kΩto1.2kΩ(VSNS,CL =10mV\nto25mV)VGE_SET Gain error (VSNStoVIMON scaling)(1)–0.4% 0.4%\nFAST TRIP THRESHOLD PROGRAMMING (FSTP)\nIFSTP FSTP input bias current VFSTP=12V 95 100 105 µA\nRFSTP =200Ω,VSNSwhen VHGATE↓ 18 20 22\nVFASTRIP Fast tripthreshold RFSTP =1kΩ,VSNSwhen VHGATE↓ 95 100 105 mV\nRFSTP =4kΩ,VSNSwhen VHGATE↓ 380 400 420\nCURRENT SUMMING NODE (IMON)\nVIMON,CL Slow tripthreshold atsumming node VIMON↑,when ITFLTstarts sourcing 660 675 690 mV\nIIMON-LKG IMON leakage current VENHS =0V, VIMON =1.5V –200 200 nA\nCURRENT MONITOR (IMONBUF)\nVOS_IMONBUF Buffer offset VIMON =50mV to675mV, Input referred –3 0 3 mV\nGAIN IMONBUF Buffer voltage gain ΔVIMONBUF /ΔVIMON 2.97 2.99 3.01 V\nBW IMONBUF Buffer closed loop bandwidth CIMONBUF =75pF 1 MHz\nHotSwap GATE DRIVER (HGATE)\n5≤VVDD≤16V; measure VHGATE-OUTH 12 13.6 15.5 V\nVHGATE HGATE output voltage 2.5V <VVDD<5V;7 7.95 15 V16V<VVDD<20V measure VHGATE-OUTH\nVHGATEmax Clamp voltage Inject 10μAintoHGATE, measure V(HGATE –OUTH) 12 13.9 15.5 V\nIHGATEsrc Sourcing current VHGAT-OUTH =2V-10V 44 55 66 µA\nIHGATEfastSink Sinking current forfasttrip VHGATE-OUTH =2V–15V; V(FSTP –SENM) =20mV 0.45 1 1.6 A\nIHGATEsustSink Sustained sinking current Sustained, VHGATE-OUTH =2V–15V; VENHS =0 30 44 60 mA\nINRUSH TIMER (TINR)\nITINRsrc Sourcing current VTINR=0V,Inpower limit orcurrent limit 8 10.25 12.5 µA\nITINRsink Sinking current VTINR=2V,Inregular operation 1.5 2 2.5 µA\nVTINRup Upper threshold voltage Raise VTINRuntil HGATE starts sinking 1.3 1.35 1.4 V\nRaise VTINRto2V.Reduce VTINRuntil ITINRisVTINRlr Lower threshold voltage 0.33 0.35 0.37 vsourcing.\nRTINR Bleed down resistance VVDD=0V,VTINR=2V 70 104 130 kΩ\nITINR-PD Pulldown current VTINR=2V,when VENHS =0V 2 4.2 7 mA\nRETRY CYCLE Cycle number #oftimer cycles before retry (TPS24771 only) 64 64 64\nTFLT andTINR connected (TPS24771 only) 0.70%\nRETRY DUTY Retry duty cycle\nTFLT andTINR notconnected (TPS24771 only) 0.35%\nRPLIM=52kΩ,VSENM =12V, VOUTH =0V.RaiseSee Using Soft Start -IHGATE andTINRVIMON,TINR IMON voltage andrecord IMON when TINR starts 47.75 90 132.25 mVConsiderationssourcing current.\nRPLIM=52kΩ,VSENM-OUTH =12V, Raise IMONSee Using Soft Start -IHGATE andTINRVIMON,PL voltage andrecord IMON when IHGATE starts sinking 114.75 135 155.25 mVConsiderationscurrent.\nSee Using Soft Start -IHGATE andTINRΔVIMON,TINR ΔVIMON,TINR =VIMON,PL -VIMON,TINR 23 45 67 mVConsiderations\n(1) Specified bycharacterization.\n6 Submit Documentation Feedback Copyright ©2015, Texas Instruments Incorporated\nProduct Folder Links: TPS24772 TPS24771 TPS24770\nTPS24772\nTPS24771\nTPS24770\nwww.ti.com SLVSCZ3 –MARCH 2015\nElectrical Characteristics (continued)\nUnless otherwise noted these limits apply tothefollowing: -40°C<TJ<125°C;2.5V <VVDD,VOUT<18V; VENHS =2V;VOV=0\nV;VHGATE ,VPGHS,VFLTB,andVIMONBUF arefloating; CINR=1nF; CFLT=1nF; RSET=44.2Ω;RIMON=2.98kΩ;RFSTP=200Ω;\nRPLIM=52kΩ.\nPARAMETER TEST CONDITION MIN TYP MAX UNIT\nFAULT TIMER (TFLT)\nITFLTsrc Sourcing current VTFLT=0V,PGHS ishigh andinovercurrent 8 10.25 12.5 µA\nITFLTsink Sinking current VTFLT=2V,Notinovercurrent 1.5 2 2.5 µA\nVTFLTup Upper threshold voltage Raise VTFLTuntil HGATE starts sinking 1.3 1.35 1.4 V\nRTFLT Bleed down resistance VENHS =0V,VTFLT=2V 70 104 130 kΩ\nITFLT-PD Pulldown current VTFLT=2V,when VENHS =0V 2 5.6 7 mA\nHOT SWAP OUTPUT (OUTH)\nIOUTH, BIAS Input bias current VOUTH =12V 30 70 µA\nFAULT INDICATOR (FLTb)\nVOL_FLTb Output lowvoltage Sinking 2mA 0.11 0.25 V\nIFLTb Input leakage current VFLTb=0V,30V –1 0 1 µA\nVHSFLT_IMON VIMON threshold todetect HotSwap FET short VENHS =0V,Measured VIMON↑toGND when FLTb↓ 88 101 115 mV\nVHSFL_hyst Hysteresis 25 mV\nHOT SWAP POWER GOOD OUTPUT (PGHS)\nVPGHSth PGHS Threshold Measure VSENM-OUTH ↓when PGHS↑ 170 270 375 mV\nVPGHShyst PGHS hysteresis VSENM-OUTH ↑ 80 mV\nVOL_PGHS PGHS Output lowvoltage Sinking 2mA 0.11 0.25 V\nIPGHS PHGS Input leakage current VPGHS=0V to30V –1 0 1 µA\nTHERMAL SHUTDOWN (OTSD)\nTOTSD Thermal shutdown threshold Temperature rising 140 °C\nTOTSD,HYST Hysteresis 10 °C\n8.6 Timing Requirements\nPARAMETER TEST CONDITION MIN TYP MAX UNIT\nINPUT SUPPLY (VDD)\nDEGL UVLO UVLO deglitch Both rising andfalling 14 µs\nHOT SWAP FET ENABLE (ENHS)\nDEGL ENHS Deglitch time Both rising andfalling 2.2 3.8 5.5 µs\nOVER VOLTAGE (OV)\nDEGL OV Deglitch time Both rising andfalling 2.2 3.9 5.7 µs\nFAST TRIP (FSTP)\nV(FSTP –SENM) :–5mV to5mV, CHGATE =0pF 600\ntFastOffDly Fast turn-off delay ns\nV(FSTP –SENM) :-20mV to20mV CHGATE =0pF 300\ntFastOffDur Strong pulldown current duration 53 63 73 µs\nINRUSH TIMER (TINR)\nNRETRY Number ofTINR cycles before retry TPS24741 only 64\nTINRnotconnected toTFLT 0.35%\nRETRY DUTY Retry duty cycle\nTINRconnected toTFLT 0.7%\nFAULT INDICATOR (FLTb)\ntFLT_degl Fault deglitch Both rising andfalling 2.2 3.9 5.3 ms\nHOT SWAP POWER GOOD OUTPUT (PGHS)\nRising 0.7 1 1.3\ntPGHSdegl PGHS deglitch time ms\nFalling 7 8 9\nCopyright ©2015, Texas Instruments Incorporated Submit Documentation Feedback 7\nProduct Folder Links: TPS24772 TPS24771 TPS24770\n0.00.10.20.30.40.50.60.70.8\n0 1 2 3 4 5 6 7 8 9 10 11 12VIMON,PL (V) \nVIN - VOUTH (V) RPLIM = 51.1 k /c9f \nRPLIM = 105 k /c9f \nRPLIM = 261 k /c9f \nC009 \n1.201.221.241.261.281.301.321.341.361.381.40\n/cb150 0 50 100 150ENOR Threshold (V) \nTemperature ( /c83C) Rising\nFalling\nC008 \n1.201.221.241.261.281.301.321.341.361.381.40\n/cb150 0 50 100 150OV Threshold (V) \nTemperature ( /c83C) Rising\nFalling\nC006 \n0.000.100.200.300.400.50\n/cb150 0 50 100 150PGHS Low Voltage (V) \nTemperature ( /c83C) Vpghs\nC005 \n0246810\n0 5 10 15 20Iq (mA) \nInput Voltage (V) T = /cb140/c83C \nT = 25°C\nT = 125°C\nC001 \n05101520\n0 5 10 15 20VHGATE - VOUTH(V) \nVDD (V) T = /cb140/c83C \nT = 25°C\nT = 125°C\nC002 \nTPS24772\nTPS24771\nTPS24770\nSLVSCZ3 –MARCH 2015 www.ti.com\n8.7 Typical Characteristics\nUnless otherwise noted these cureves apply tothefollowing: -40°C<TJ<125°C;2.5V <VVDD,VOUT<18V; VENHS =2V;VOV=\n0v;VHGATE ,VPGHS,VFLTB,andVIMONBUF arefloating; CINR=1nF; CFLT=1nF; RSET=44.2Ω;RIMON=2.98kΩ;RFSTP=200Ω;\nRPLIM=52kΩ.\nIq=IVDD+IOUTH\nFigure 1. Figure 2.\nIPGHS =2mA\nFigure 3. Figure 4.\nVIMON during Power Limiting\nFigure 5. Figure 6.\n8 Submit Documentation Feedback Copyright ©2015, Texas Instruments Incorporated\nProduct Folder Links: TPS24772 TPS24771 TPS24770\n/cb160 /cb140 /cb120 0204060\n0 50 100 150 200 250 300HGATE and TINR Current (A) \nVIMON Ihgate\nItinr\nC018 \n01020304050\n0 1 2 3 4 5 6 7 8 9 10 11 12 13 14Pull Down Current (mA) \nVHGATE - VOUTH (V) T = /cb140/c83C \nT = 25°C\nT = 125°C\nC014 \n/cb10.05 0.000.050.100.150.20\n051015202530\n/cb10.6 /cb10.4 /cb10.2 0.0 0.2 0.4 0.6\nVSNS (V) VHGATE (V) \nTime (µs) T = /cb140/c83C \nT = 25°C\nT = 125°C\nVsns\nC016 \n/cb10.02 0.000.020.040.060.080.10\n/cb11.0 /cb10.5 0.00.51.0\n/cb150 0 50 100\nVSNS(V) Pull Down Currnet (A) \nTime (µs) T = /cb140/c83C \nT = 25°C\nT = 125°C\nVsns\nC011 \n/cb10.1 0.00.10.20.30.40.5\n/cb11.5 /cb11.0 /cb10.5 0.00.51.01.52.0\n/cb120 0 20 40 60 80 100\nVSNS (V) Pull Down Current (A) \nTime (µs) T = /cb140/c83C \nT = 25°C\nT = 125°C\nVsns\nC010 \nTPS24772\nTPS24771\nTPS24770\nwww.ti.com SLVSCZ3 –MARCH 2015\nTypical Characteristics (continued)\nUnless otherwise noted these cureves apply tothefollowing: -40°C<TJ<125°C;2.5V <VVDD,VOUT<18V; VENHS =2V;VOV=\n0v;VHGATE ,VPGHS,VFLTB,andVIMONBUF arefloating; CINR=1nF; CFLT=1nF; RSET=44.2Ω;RIMON=2.98kΩ;RFSTP=200Ω;\nRPLIM=52kΩ.\nVHGATE -VOUTH =10V VHGATE -VOUTH =2V\nFigure 7. Figure 8.\nSustained sink current\nFigure 9. Figure 10.\nVHGATE-OUTH =4V\nRPLIM =52kΩ\nTJ=25°C\nFigure 11.\nCopyright ©2015, Texas Instruments Incorporated Submit Documentation Feedback 9\nProduct Folder Links: TPS24772 TPS24771 TPS24770\nRSNS\nFSTP OUTH HGATE SENM\nENHSVIN \nRFSTPRSET\nSET\nOV\nPLIM IMON\nRIMONVDD\n+\n1.35VON/\nOFF \nControl\nIMONBUF15 16 17 18 19 14\n2\n9100/c1dA\n+\n3xFast \nComp\nPower \nLimit \nEngineHS \nCharge \nPump+\nRPLIMHS \nControl55/c1dA\nTimer\nCFLT44mAdis_HS\nEN_AMP\nINR\ntime_out270mV\n+\n101mVHS_SHORTHS_ON5PGHS\nFLTBHS_ON\n2.32VVOUT \nGNDAMPFET_ONHS  FET\n8 11 13 12 10 4\nTFLTOUTH+ VSNS -\n7\nTINR\nCINRLMT/OC\nTPS24772\nTPS24771\nTPS24770\nSLVSCZ3 –MARCH 2015 www.ti.com\n9Detailed Description\n9.1 Overview\nThe TPS2477x HotSwap features aprogrammable current limit, power limit, andfasttripthreshold. Italso has\ndual timers: oneforinrush andoneduring over current faults. Finally itfeatures ananalog current monitor that\ncanbeused toprovide current information toamicrocontroller.\n9.2 Functional Block Diagram\n10 Submit Documentation Feedback Copyright ©2015, Texas Instruments Incorporated\nProduct Folder Links: TPS24772 TPS24771 TPS24770\nSET\nPLIMLIM\nSNS IMON84375 R/CharA0 R R RP/c180/c61/c180 /c180\nSNS,CL SET\nLIM,CL\nSNS SNSV 0.675 RIR R/c180/c61 /c61\nSET\nSNS,CL\nIMON0.675 RVR/c180/c61\nILIM,CL\nILIMILIM,CL\nVDSVDS,MAXVSNS,PL\nVDSVDS,MAXILIM,PL,MINVSNS,CL\nVSNS\nVSNS,PL,MIN\nLIM\nLIM LIM,CL\nDS,PI MIN I /CharA0 /CharA0 V/c230 /c246/c61 /c231 /c247\n/c232 /c248\nTPS24772\nTPS24771\nTPS24770\nwww.ti.com SLVSCZ3 –MARCH 2015\n9.3 Feature Description\n9.3.1 Enable andOver-voltage Protection\nThe part isenabled when theENHS pinvoltage exceeds 1.35V andisdisabled when thepinvoltage falls under\n1.3V providing 50mV ofhysteresis. Aresistor divider canbeconnected tothese pins toturnontheTPS2477x at\nacertain busvoltage. ThepartwillturnoffiftheOVpinexceeds 1.35V.\n9.3.2 Current Limit andPower Limit during Start-up\nThe current limit andpower limit oftheTPS2477x areprogrammable toprotect theload, power supply, andthe\nHotSwap MOSFET. During start-up theactive control loop willregulate thegate toensure that thecurrent\nthrough theMOSFET and thepower dissipation oftheMOSFET isbelow their respective pre-programmed\nthresholds. The maximum current allowed through theMOSFET (ILIM)isdetermined with theequation below.\nILIM,CL istheprogrammed current limit, PLIMistheprogrammed power limit, andVDSisthedrain tosource voltage\nacross theHotSwap MOSFET.\n(1)\nThis results inanIVcurve shown inFigure 12.ILIM,PL denotes themaximum allowed MOSFET current (IDS)when\nthepart isinpower limit. AsVDSincreases, ILIM,PL decreases and ILIM,PL,MIN denotes thelowest ILIM,PL ,which\noccurs atthelargest VDS(VDS,MAX ).The TPS2477x enforce thisbyregulating thevoltage across RSNS(VSNS).\nVSNS,PL denotes VSNSwhen power limiting isactive. Similarly toILIM,PL ,VSNS,PL decreases asVDSincreases and\nVSNS,PL,MIN corresponds tothelowest VSNS,PL ,which occurs atVDS,MAX .VSNS,CL isacurrent limiting sense voltage,\nwhich isprogrammable intheTPS2477x.\nFigure 12.Current vsVDSandVSNSvsVDSProgrammed byPower Limit Engine.\nThecurrent andpower limit canbeprogrammed using theequations below.\nsp\n(2)\nsp\n(3)\nsp\n(4)\nCopyright ©2015, Texas Instruments Incorporated Submit Documentation Feedback 11\nProduct Folder Links: TPS24772 TPS24771 TPS24770\nFLT FLTC 7.59 F / s T /c61 /c109 /c180\nINR INRC 7.59 F / s T /c61 /c109 /c180\nTFLT\nCFLTTINR\nCINRTFLT\nCTMRTINR\nLIM SNS,CL\nSNS,PL,MIN\nDS,MAX LIM,CLP VV /CharA0 V I/c180/c61/c180\nTPS24772\nTPS24771\nTPS24770\nSLVSCZ3 –MARCH 2015 www.ti.com\nFeature Description (continued)\nNote, thattheerror islargest atVSNS,PL,MIN duetooffset oftheinternal amplifier. Also theoperation atVDS,MAX is\nmost critical because itcorresponds totheshort circuit condition andhasthebiggest impact onstart time. Thus it\niscritical toconsider VSNS,PL,MIN during design. Equation 5shows therelationship ofVSNS,PL,MIN asafunction of\nPLIM,ILIM,CL ,VSNS,CL ,and VDS,MAX .Note that ILIM,CL and VDS,MAX are usually determined bythe system\nrequirements. The designer willhave control over PLIMandVSNS,CL .Ingeneral, there willbeadesire toreduce\nthepower limit toallow forsmaller MOSFETs and toreduce theVSNS,CL toimprove efficiency (lower RSNS).\nHowever, this willalso reduce VSNS,PL,MIN and thedesigner should ensure that it’sabove theminimum\nrecommended value of1.5mV.\nsp\n(5)\n9.3.3 Two Level Protection During Regular Operation\nAfter theTPS2477x hasgone through start-up itwillnolonger actively control thegate. Instead itwillrunthe\ntimer when thecurrent isbetween thecurrent limit and thefasttripthreshold. Once thetimer hasexpired the\ngate willbepulled down. Ifthecurrent ever exceeds thefast tripthreshold, thegate willbepulled down\nimmediately.\n9.3.4 Dual Timer (TFLT andTINR)\nTPS2477x hastwotimer pins toallow theuser tocustomize theprotection. The TINR pinwillsource 10.25 µA\nwhen thedevice isinstart-up mode andisactively regulating thegate tolimit theMOSFET power orcurrent. It\nwillsink 2µAotherwise. TheTFLT pinwillsource 10.25 µAwhen thedevice isinregular operation andtheFET\ncurrent exceeds thecurrent limit. Itwillsink 2µAotherwise. Ifeither ofthetimer pins exceeds 1.35, the\nTPS2477x willtime out.The TPS24770 andTPS24772 willlatch off.The TPS24771 willgothrough 64cycles of\nTINR andattempt tostart-up again.\nSince theTINR usually runs when theMOSFET isbeing stressed, TINR should besized tomaintain theFET\nwithin itsSOA. Ingeneral TFLT runs when theload isdrawing more current than expected, which canstress the\nload andthepower supply. Thus TFLT should beprogrammed tohave theright protection settings forthepower\nsupply andtheload. Insome systems theload isallowed todraw current above thecurrent limit for250ms or1s.\nInthat case alarge TFLT isrequired, butashort TINR may stillbedesired tominimize theworst case FET\nstress. Inother applications along TINR may berequired toduetolarge downstream capacitances, butdrawing\nexcessive current from thepower supply formore than 5ms isnotdesired. Inthatcase ashort TFLT andalong\nTINR should beused. Finally, many applications canusethesame TINR and TFLT setting, inwhich case the\npins canbetiedtogether andasingle capacitor canbeused. Thetwodifferent options areshown inFigure 13.\nFigure 13.Timer Configurations\nIftwoseparate timer capacitors areused their values canbecomputed with theequations below:\nsp\n(6)\nsp\n(7)\nsp\nIfasingle capacitor isused CTMRcanbecomputed with Equation 8.\n12 Submit Documentation Feedback Copyright ©2015, Texas Instruments Incorporated\nProduct Folder Links: TPS24772 TPS24771 TPS24770\nHGATE\nVINTPS24770 - LatchHotshort Occurs\nHGATE\nVINRetries \nContinuously. ~ \n0.5% duty cycleTPS24771 - retry\nHGATE\nVINShuts Off and no \nRetryTPS24772 /cb1 \nFast Latch OffRetry once\nTMR TMRC 6.11 F / s T /c61 /c109 /c180\nTPS24772\nTPS24771\nTPS24770\nwww.ti.com SLVSCZ3 –MARCH 2015\nFeature Description (continued)\n(8)\n9.3.5 3Options forResponse toaFast Trip\nThe TPS24770, TPS24771, and TPS24772 have difference responses toafast tripevent toaccommodate\ndifferent design requirements. When thecurrent exceeds thefasttripthreshold, thegate isquickly pulled down to\nminimize damage thatcanbecaused duetoashort circuit. Figure 14shows theresponse ofthevariout devices\noptions toahotshort ontheoutput. The TPS24770 (latch) willattempt tore-start once after thehot-short is\nobserved and then stay off,theTPS24771 willcontinuously retry with aduty cycle of~0.5% (0.7% ifTFLTand\nTINRareconnected, 0.35% ifTFLTandTINRarenotconnected), andtheTPS24772 (fast latch off)willshut offand\nnever retry again. Ingeneral theTPS24772 willplace theleast amount ofstress ontheMOSFET, butistheleast\nlikely torecover from anuissance trip.\nFigure 14.TPS24770/1/2 Response toaShort Circuit\n9.3.6 Using Soft Start -IHGATE andTINR Considerations\nDuring start-up theTPS2477x regulates theHGATE tokeep theFET power dissipation within PLIM.This is\naccomplished byanamplifier thatmonitors theIMON voltage andaninternal reference voltage. The TPS2477x\nwillsource current intoHGATE ifVIMON islower than thereference voltage andwillsink current intoHGATE if\nVIMON isabove thereference voltage. Insteady state, theVIMON willberegulated totheVIMON,PL point, where\nIHGATE equals zero. Note thatVIMON,PL isadetermined byRPLIMandVSENM –VOUTH.\nThesame amplifier feeds intotheinrush timer circuitry torunthetimer when thepartisinpower limit. TheVIMON\nthreshold atwhich thetimer starts tosource current isdenoted asVIMON,TINR.Note thatVIMON,TINR islower than\nVIMON,PL toaccount fortolerances andensure thatthetimer isalways active when thedevice isinpower limit.\nThe difference between thetwothresholds isdefined asΔVIMON, TINR.Refer toFigure 11foratypical IHGATE and\nITINRvsVIMON curve.\nCopyright ©2015, Texas Instruments Incorporated Submit Documentation Feedback 13\nProduct Folder Links: TPS24772 TPS24771 TPS24770\nSET\nLIM,MIN,/CharA0SS INR,MAX IMON,TINR,MAX IN,MAX\nIMON SNSRP I V VR R\n1002A 67mV 13V 58.3W2.7k 1 m/c230 /c246/c61 /c43 /c68 /c180 /c180/c231 /c247/c180/c232 /c248\n/c87 /c230 /c246/c61 /c43 /c180 /c180 /c61/c231 /c247/c87 /c180 /c87 /c232 /c248\nTPS24772\nTPS24771\nTPS24770\nSLVSCZ3 –MARCH 2015 www.ti.com\nFeature Description (continued)\nFigure 15.ITINRandIHGATE vsVIMON(VDS=12V, RPLIM=52kΩ)\nItiscritical toconsider ΔVIMON, TINR and Figure 15ifasoft start circuit isused. Typically, thesoft start is\nimplemented bylimiting thegate dv/dt with acapacitor, which inturn limits theinrush current totheoutput\ncapacitor. Often times, theinrush current iskept below ILIM,PL tokeep thetimer from running. Note thattheILIM,PL\nisbased ontheVIMON,PL threshold andthus TINRcanbeactivated even iftheinrush current isbelow ILIM,PL .To\nprevent thetimer from running unintentionally, thePLIMshould bechosen above PLIM,MIN,SS ,which can be\ncomputed asshown below. Asanexample consider theusage case where themaximum inrush current (IINR,MAX )\nis2A,themaximum input voltage (VIN,MAX )is13V and RSET,RIMON,and RSNSare100Ω,2.7kΩ,and 1mΩ\nrespectively. Forthatcase thepower limit should besettoatleast 58.3 W+PLIMtolerance toensure thatthe\ninrush timer doesn ’trun.\n(9)\n9.3.7 Analog Current Monitor\nThe TPS2477x also features twoanalog current monitoring outputs: IMON andIMONBUF. Each hastheir own\nadvantages anddisadvantages. The IMON ismore accurate, because itdoesn ’thave theerror added from the\nsecond stage. However itisahigh impedance output and leakage current onthat node would result in\nmonitoring error. Inaddition itcanonly support 30pF ofcapacitance and itsfullscale range is675mV (this is\nwhere current limit kicks in).The IMONBUF takes theIMON signal andbuffers it3x.This introduces more error,\nbuttheoutput islowimpedance, hasalarger fullscale range, andcandrive upto100pF ofcapacitance.\n14 Submit Documentation Feedback Copyright ©2015, Texas Instruments Incorporated\nProduct Folder Links: TPS24772 TPS24771 TPS24770\nRSNS\nOUTH HGATERSET\nIMONBUF\nRIMON+15 17 18 19\n3xxHS  FET\n13 12+ V –SNS\nTPS2477xSENM SET\nIMONVIN\nTPS24772\nTPS24771\nTPS24770\nwww.ti.com SLVSCZ3 –MARCH 2015\nFeature Description (continued)\nFigure 16.Current Monitoring Circuitry\n9.3.8 Power Good Flag\nThe TPS2477x hasapower good flag, which should beused toturn ondownstream DC/DC converters. This\nreduces thestress ontheHotSwap MOSFET during start-up. The PGHS pinoftheTPS2477x isasserted (with\n1msdeglitch) when both:\n•HotSwap isenabled and\n•VDSofHotSwap MOSFET isbelow 240mV.\nPGHS isde-asserted (with 8msdeglitch) when either:\n•HotSwap isdisabled.\n•VDS ofHotSwap MOSFET isabove 310mV\n•Inanovercurrent condition thatcauses thetimer totime outandlatch off.\n9.3.9 Fault Reporting\nTPS2477x willassert afault bypulling down ontheFLTb pinifanyofthefollowing occur:\n•HotSwap MOSFET Shorted Fault (ENHS =LO,butVIMON >101mV)\n•HotSwap timer times out.\n•Over Temperature Shut Down (OTSD)\nCopyright ©2015, Texas Instruments Incorporated Submit Documentation Feedback 15\nProduct Folder Links: TPS24772 TPS24771 TPS24770\nUVLOINR: \nLMT =1: I TINR = 10uA\nLMT=0: I TINR = 0\nITFLT = -2uA\nEN_AMP=1\nHGATE: regulatingREG: \nITFLT = -2uA\nITINR = -2uA\nEN_AMP=0\nHGATE: HighPGHS=1\nFLT: \nITFLT = +10uA\nITINR = -2uA\nEN_AMP=0\nHGATE: HighLatched\nITINR = -2uA\nITFLT = -2uA\nHGATE: Low\nAuto_Chg\nITINR = 10uA\nITFLT = -2uA\nHGATE: Low\nAuto_Disch\nITINR = -2uA\nITFLT = -2uA\nHGATE: LowCount +1\nHGATE: LowRST\nDischarge \nTimers\nOC=1 OC=0\nVTFLT>1.35TPS24770/2\nVTINR>1.35\nVTINR<0.35Count=63\nCount<63EN_REEN_RE\nLegend: \nLMT: In power or current limit\nOC: Over Current (V IMON>675mV)\nEN_RE: Rising edge on ENHS\nTO: Timer Timed Out\nEN_AMP: Enable current limit and \npower limit amplifier, which actively \nregulates the sense voltage.  \nFSTRP: Fast trip comparator is tripped\nILO: Immediate Latch Off. OTP setting \nfor no re-start after Fast TripFSTRP=1TPS24770/1\nVTINR>1.35TPS24772\nTPS24771Retry ModeFSTRP=1\nTPS24772\nTPS24771\nTPS24770\nSLVSCZ3 –MARCH 2015 www.ti.com\n9.4 Device Functional Modes\n9.4.1 HotSwap Functional Modes\nThe state machine fortheHotSwap section isshown inFigure 17.After aPOR /UVLO event theHotSwap\nenters theInrush up.Once operational theHotSwap hasthefollowing functional modes:\n•Inrush Mode (INR): Inthisstate theHotSwap controller isactively regulating theHGATE tomeet thecurrent\nlimit andpower limit settings. The inrush timer isrunning ifthecontroller isinpower orcurrent limiting. Ifthe\ninrush timer times outthegate willbepulled down. The TPS24770 and TPS24772 willgotolatched mode\nandTPS24771 willgointoretry mode.\n•Regular Operation Mode (REG): Inthis mode everything isoperating properly soboth thetimers are\ndischarged and theHGATE ishigh. Ifthere isanovercurrent condition (VSNS>VSNS,CL ),thedevice willgo\nintofault mode. Ifthere isafasttripcondition (VSNS>VFSTP),thegate willbepulled down with a1A/63µs\npulse. TheTPS24772 willgotothelatched state andtheTPS24770 andTPS24771 willgoback toinrush for\naretry.\n•Fault Mode (FLT): Inthismode theTPS2477x runs thefault timer. Once thetimer expires theTPS24770\nand TPS24772 willgotolatch mode while TPS24771 willgotoretry mode. Iftheovercurrent condition is\nremoved thecontroller willgoback totheregular operation mode.\n•Latched Mode (Latched): Inthelatched mode theHGATE islow, thetimer isbeing discharged, and the\nFLTb isasserted. Ifthere isarising edge onENHS thepart willdischarge thetimers and gototheinrush\nmode.\n•Retry Mode (Retry): Here thepart willcharge and discharge theinrush timer 64times before attempting\nanother retry.\nFigure 17.HotSwap State Machine\n16 Submit Documentation Feedback Copyright ©2015, Texas Instruments Incorporated\nProduct Folder Links: TPS24772 TPS24771 TPS24770\nTPS2477xRSNS\nFSTP OUTH HGATE SENM\nPGHS\nGNDVIN VOUT\nFLTbRHGC1\n0.1/c1dFCSD16415 x 4\nCOUTRSET\nSETVDD\nENHS\nOV\nPLIM\nRPLIMIMON\nRIMONIMONBUFRFSTPCFST\nTFLT\nCFLTTINR\nCINRD1\nSMDJ14 1 /c1dFD2\nMBRS330T3G10/c9f/c03\nRDIV1\nRDIV2\nRDIV3 CENHS0.5 /c50/c9f/c03/c5b/c033\n73.2/c9f/c03249/c9f/c032nF \n118/c4e/c9f/c03\n2.67/c4e/c9f/c03 47nF 2.2µF 49.9/c4e/c9f/c03\n2.21/c4e/c9f/c03\n5.62/c4e/c9f/c03 33nF \nTPS24772\nTPS24771\nTPS24770\nwww.ti.com SLVSCZ3 –MARCH 2015\n10Application andImplementation\nNOTE\nInformation inthe following applications sections isnot part ofthe TIcomponent\nspecification, and TIdoes notwarrant itsaccuracy orcompleteness. TI’scustomers are\nresponsible fordetermining suitability ofcomponents fortheir purposes. Customers should\nvalidate andtesttheir design implementation toconfirm system functionality.\n10.1 Application Information\nThe TPS2477x isahighly configurable Hot Swap controller that can befine-tuned forthe application\nrequirement. When designing aHotSwap 3keyscenarios should beconsidered:\n•Start-up.\n•Output ofaHotSwap isshorted toground when theHotSwap ison.This isoften referred toasa“Hot-\nShort ”.\n•Powering upaboard when theoutput andground areshorted. This isusually called a“start intoshort ”.\nAllofthese scenarios place alotofstress ontheHotSwap MOSFET and special care must betaken when\ndesigning theHot Swap circuit tokeep theMOSFET within itsSafe Operating Area (SOA). Note that the\ncomponent selection can often beiteratively and it’srecommended touse thepublically available excel\ncalculators tocrunch thenumbers. See theTPS24770 Design Calculator intheTools &Software linkonthe\nProduct folder.\n10.2 Typical Application\nThree application examples areprovided. The first one isfora100A Hot Swap with 5,500 µFofoutput\ncapacitance thatuses standard power limited based start-up. Then there aretwoexamples ofdesigning forthe\n240VAdesign requirment. One uses theCSD16415Q5B, which isanolder generation MOFSET with great SOA.\nThesecond oneuses theCSD17573Q5B, which haslower SOA, butismore cost effective (price vsRDSON).\n10.2.1 12V,100A,5,500 µFAnalog HotSwap Design\nThediagram below shows theapplication schematic forthisdesign example.\nFigure 18.Application Schematic for100AHotSwap\nCopyright ©2015, Texas Instruments Incorporated Submit Documentation Feedback 17\nProduct Folder Links: TPS24772 TPS24771 TPS24770\nSET\nIMON,CLC\nSNS,CLR /CharA0675 mV 73.2 /CharA0675 mVR 2.69 kV 18.37 mV/c180 /c87 /c180/c61 /c61 /c61 /c87\nSNS,CL\nSET,CLCVR 73.3250 A/c61 /c61 /c87/c109\nSNS,CL LIM SNSV I R 110 A 0.1667 m 18.37 mV /c61 /c180 /c61 /c180 /c87 /c61\nSNS,TGT\nSNS,CLC\nLIMV 20 mVR 0.18 mI 110 A/c61 /c61 /c61 /c87\nIMON SET\nSTBL\nSET IMONR RR10 R R/c180/c61/c180 /c45\nTPS24772\nTPS24771\nTPS24770\nSLVSCZ3 –MARCH 2015 www.ti.com\nTypical Application (continued)\n10.2.2 Design Requirements\nTable 1summarizes thedesign parameters that must beknown before designing aHotSwap circuit. When\ncharging theoutput capacitor through theHotSwap MOSFET, theFET’stotal energy dissipation equals thetotal\nenergy stored intheoutput capacitor (1/2CV2).Thus both theinput voltage andoutput capacitance willdetermine\nthestress experienced bytheMOSFET. Themaximum load current willdrive thecurrent limit andsense resistor\nselection. Inaddition, themaximum load current, maximum ambient temperature, andthethermal properties of\nthePCB (RθCA)willdrive theselection oftheMOSFET RDSON and thenumber ofMOSFETs used. RθCAisa\nstrong function ofthelayout andtheamount ofcopper thatisconnected tothedrain oftheMOSFET. Aircooling\nwillalso reduce RθCA.It’salso important toknow ifthere areanytransient load requirements. Finally, whether\ncurrent monitoring isneeded anditsaccuracy requirement willdrive theselection ofRSNS,RIMON,andRSET.\nTable 1.Design Requirements fora12V, 100A, 5500 µFHotSwap Design\nDESIGN PARAMETER EXAMPLE VALUE\nInput voltage range 11V–13V\nMaximum DCload current 100A\nMaximum Output Capacitance oftheHotSwap 5500 µF\nMaximum Ambient Temperature 55°C\nMOSFET RθCA(function oflayout) 50°C/W\nTransient load requirement 130A for250ms\nPass “Hot-Short ”onOutput? Yes\nPass a“Start intoshort ”? Yes\nIstheload offuntil PGasserted? Yes\nCan aHotBoard beplugged inorPower Cycled? No\nICused TPS24772\nAnalog Current Monitor Used No\n10.2.3 Detailed Design Procedure\n10.2.3.1 Select RSNSandVSNS,CL Setting\nTPS2477x hasaprogrammable VSNS,CL with arecommended range of10mVto67.5 mV. Itcanbeused with a\nVSNS,CL upto200mV, butthatrequires aresistor between SET andSENM toensure stability ofaninternal loop.\nThis isshown inFigure 19.RSTBL canbecomputed using theequation below.\n(10)\nForhigh power applications alower VSNS,CL leads tobetter efficiency so20mVistargeted forthisdesign.\nTargeting acurrent limit of110A toallow margin fortheload, thesense resistor canbecalculated asfollows:\n(11)\nSince 0.18 mΩresistors aren’tavailable, theclosest standard resistor should bechosen. Tohave better\nefficiency, three 0.5mΩresistors areused inparallel. Next theVSNS,CL should becomputed based ontheactual\nRSNSand then used tocompute RSETand RIMON.RSETischosen totarget 250 µAofcurrent through SET and\nIMON pins during current limit.\n(12)\n(13)\nChose RSETtoequal 73.2Ω,which istheclosest available standard resistor. Next obtain thecalculated RIMON\n(RIMON,CLC )asfollows:\n(14)\n18 Submit Documentation Feedback Copyright ©2015, Texas Instruments Incorporated\nProduct Folder Links: TPS24772 TPS24771 TPS24770\nFSTP\nFSTP\nFSTPt 500 nsC 2 nFR 250/c61 /c61 /c61/c87\nFSTP SNS\nFSTPI R 150 A 0.1667 m/CharA0R 250100 µA 100 µA/c180 /c180 /c87/c61 /c61 /c61 /c87\nRSNS\nFSTP HGATE SENM\nGNDENORVIN\nRHGC1\n0.1 F μHS FET\nRSET\nSET VDD\nENHS\nOV\nPLIM\nRPLIMIMONRFSTP CFST\nTPS2477xRSTBL\nRIMON\nIMON SNS\nIMON,GAIN\nSETR R 0.1667 m 2.67 kV 6.08/CharA0 mV / AR 73.2/c180 /c87 /c180 /c87/c61 /c61 /c61/c87\nSET\nLIM,CL\nIMON SENSE0.675 V R 0.675 V 73.2I 111 AR R 2.67 k 0.1667 m/c180 /c180 /c87/c61 /c61 /c61/c180 /c87 /c180 /c87\nTPS24772\nTPS24771\nTPS24770\nwww.ti.com SLVSCZ3 –MARCH 2015\nChoose 2.67kΩresistor forRIMON,which istheclosest available standard resistor. Since accurate current\nmonitoring isnotneeded a2512 2terminal sense resistor canbeused.\nFinally, compute theactual current limit (ILIM,CL )andtheanalog current monitoring scaling factor VIMON,GAIN (VIMON\nvsILOAD)\n(15)\nsp\n(16)\nFigure 19.Adding RSTBLforVSNS,CL >67.5mV\n10.2.3.2 Selecting theFast TripThreshold andFiltering\nThe TPS2477x allows theuser toprogram thefasttripthreshold. When thisthreshold isexceeded thegate is\nquickly pulled down (<1µs).Inaddition CFSTP canbeadded toinclude some filtering intothecomparator. The\nselection ofthefasttripthreshold and filtering isinfluenced bythesystems environment and requirements. In\ngeneral, picking alarger threshold andlarger filtering time willresult inmore immunity tonuisance trips, butalso\naslower response (possibly inadequate) torealfault conditions. It’sbest tofinetune these threshold after testing\ntherealsystem. Asastarting point itisrecommended tosetthefasttripthreshold atleast 1.25x larger than then\ncurrent limit. Forthisdesign example a150A fasttripthreshold along with a500ns filtering time constant were\ntargeted toensure thatthetransient requirement willbepassed. Thevalue forRFSTP andCFSTP canbecomputed\nasshown below:\n(17)\nsp\n(18)\nThe next closest standard resistor and capacitor values should bechosen. Inthis case RFSTP =249Ωand\nCFSTP=2nF\nCopyright ©2015, Texas Instruments Incorporated Submit Documentation Feedback 19\nProduct Folder Links: TPS24772 TPS24771 TPS24770\nSET\nPLIM\nSNS IMON LIM84375 R 84375 73.2R 118.6 kR R P 0.1.667 m 2.67 k 117 W/c180 /c180 /c87/c61 /c61 /c61 /c87/c180 /c180 /c87 /c180 /c87 /c180\nIN,MAX IMON,MIN SET\nLIM,MIN SNS,MIN\nSNS IMONV V RP MIN V ,/CharA0 R R\n13 V 27 mV 73.2MIN 1.5 mV,/CharA0 117 W0.1667 m 2.67 k/c180 /c230 /c246/c61 /c180 /c231 /c247\n/c232 /c248\n/c180 /c87 /c230 /c246/c61 /c180 /c61/c231 /c247/c87 /c87 /c232 /c248\n/c40 /c41/c40 /c412\nC,MAX 21.3 1 mC T 55 C 50 100A 95.6 CW 4/c180 /c87/c61 /c176 /c43 /c176 /c180 /c180 /c61 /c176\n/c40 /c41 DSON J 2\nC,MAX A,MAX CA LOAD,MAX 2R TT T R I\nn/c113 /c61 /c43 /c180 /c180\nTPS24772\nTPS24771\nTPS24770\nSLVSCZ3 –MARCH 2015 www.ti.com\n10.2.3.3 Selecting theHotSwap FET(s)\nItiscritical toselect thecorrect MOSFET foraHot Swap design. The device must meet thefollowing\nrequirements:\n•The VDSrating should besufficient tohandle themaximum system voltage along with anyringing caused by\ntransients. Formost 12V systems a25Vor30V FET isagood choice.\n•TheSOA oftheFET should besufficient tohandle allusage cases: start-up, hot-short, start intoshort.\n•RDSON should besufficiently lowtomaintain thejunction andcase temperature below themaximum rating of\ntheFET. Infact, itisrecommended tokeep thesteady state FET temperature below 125°Ctoallow margin to\nhandle transients.\n•Maximum continuous current rating should beabove themaximum load current andthepulsed drain current\nmust begreater than thecurrent threshold ofthecircuit breaker. Most MOSFETs that pass thefirst three\nrequirements willalso pass these two.\n•AVGSrating of+16 Visrequired, because theTPS2477x can pullupthegate ashigh as15.5 Vabove\nsource.\nFor this design theCSD16415Q5B was selected foritslow RDSON and superior SOA. After selecting the\nMOSFET, themaximum steady state case temperature canbecomputed asfollows:\n(19)\nIntheequation above nisthenumber ofFETs used inparallel. Forthisexample 4FETS areused inparallel to\nprevent over- heating and improve efficiency. Note that theRDSON isastrong function ofjunction temperature,\nwhich formost MOSFETS willbevery close tothecase temperature. Afewiterations oftheabove equations\nmay benecessary toconverge onthefinal RDSON andTC,MAX value. According totheCSD16415Q5B datasheet,\nitsRDSON isabout 1.3x greater at100°Ccompared toroom temperature .The equation below uses thisRDSON\nvalue tocompute theTC,MAX .Note that thecomputed TC,MAX isclose tothejunction temperature assumed for\nRDSON.Thus nofurther iterations arenecessary. Forthisexample anRθCAof50°C/W was used since there are4\nFETs close together and it’sexpected that they willheat each other up.It’shighly recommended totest the\nboard atfullload anddouble check thethermals with thecalculations.\n(20)\n10.2.3.4 Select Power Limit\nIngeneral, alower power limit setting ispreferred toreduce thestress ontheMOSFET. However, atlowpower\nlimit levels both theVSNSand VIMON become very low, which results inmore error caused byoffsets. Itis\nrecommended tokeep VSNSabove 1.5mV andVIMON above 27mV toensure reasonable accuracy ofthepower\nlimit engine. Based onthese requirements theminimum power limit canbecomputed asshown below.\n(21)\nInmost applications thepower limit canbesettoPLIM,MIN using theequation below. Here RSNSandRPWRarein\nΩsandPLIMisinWatts.\nsp\n(22)\nTheclosest available resistor should beselected. Inthiscase itisa118kΩ.\n20 Submit Documentation Feedback Copyright ©2015, Texas Instruments Incorporated\nProduct Folder Links: TPS24772 TPS24771 TPS24770\n/c40 /c41\n/c40 /c41 /c40 /c41/c40 /c41\n/c40 /c41\n/c40 /c41\n/c40 /c41/c40 /c41\n/c40 /c41m\nSOA\nSOA 1 SOA 2\n1 2\n0.82 SOA 1\nm 0.82\n1\n0.82 0.82\nSOAI t a t\n100 Alnln I t / I t 15 Am 0.821 ms ln t / tln10 ms\nI t 100 Aa 100 A ms\nt 1 ms\nI 6.2 ms 100 A (ms) (6.2 ms) 22.4 A/c45\n/c45/c61 /c180\n/c230 /c246\n/c231 /c247/c232 /c248/c61 /c61 /c61 /c45\n/c230 /c246\n/c231 /c247/c232 /c248\n/c61 /c61 /c61 /c180\n/c61 /c180 /c180 /c61\nFLT\nFLTC 2.2 FT 290/CharA0 ms/CharA0 7.59 F / s 7.59 F / s/c109/c61 /c61 /c61/c109 /c109\nINR\nTMRC 47 nFT 6.2/CharA0 ms/CharA0 7.59 F / s 7.59 F / s/c61 /c61 /c61/c109 /c109\nFLT,CLC FLT,TGTC 7.59 F / s T 7.59 F / s 250 ms 1898 nF /c61 /c109 /c180 /c61 /c109 /c180 /c61\nINR,CLC INR,TGTC 7.59 F / s T 7.59 F / s 6 ms 45.6 nF /c61 /c109 /c180 /c61 /c109 /c180 /c61\n2 2IN,MAX OUT LIM\nstart,max 2 2LIM LIM,CLV C P 5500 F (13 V) 117 W/CharA0t 4.0 ms2 P 2 117 W I (110 A)/c233 /c249 /c233 /c249 /c109/c234 /c250 /c61 /c180 /c43 /c61 /c180 /c43 /c61 /c234 /c250\n/c234 /c250 /c234 /c250/c235 /c251 /c235 /c251\nOUT\nLIM,CIN,MAX\nstart,max\nLC VtI/c180/c61\nTPS24772\nTPS24771\nTPS24770\nwww.ti.com SLVSCZ3 –MARCH 2015\n10.2.3.5 SetFault Timer\nTheinrush timer runs when theHotSwap isinpower limit orcurrent limit, which isthecase during start-up. Thus\nthetimer hastobesized large enough toprevent atime-out during start-up. Ifthepartstarts directly intocurrent\nlimit (ILIMxVDS<PLIM)themaximum start time canbecomputed with theequation below:\n(23)\nFormost designs (including thisexample) ILIM,CL xVDS>PLIMsotheHotSwap willstart inpower limit and\ntransition intocurrent limit. Inthatcase themaximum start time canbecomputed asfollows:\n(24)\nNote thattheabove start-time isbased ontypical current limit andpower limit values. Toensure thatthetimer\nnever times outduring start-up itisrecommended tosetthefault time (TINR) tobe1.5x tstart,max or6ms.This will\naccount forthevariation inpower limit, timer current, andtimer capacitance.\nNext thedesigner should decide ifhaving equal TINR and TFLT isacceptable. Note that topass theload\ntransient thefault timer needs tobelonger than 200 ms.Iftheinrush time isthislong, itwillplace toomuch\nstress ontheMOSFET during astart intoshort. Forthisreason, it’sideal tohave twoseparate timers. Toensure\nproper start upand topass theload transient atarget inrush time (TINR,TGT )of6msand atarget fault time\n(TFLT,TGT )of250ms isused. CINR,CLC andCFLT,CLC iscomputed asfollows:\n(25)\nsp\n(26)\nThenext largest available CINRischosen as47nFandthenext largest available CFLTischosen as2.2µF\nNext, theactual TINRand TFLTcan becomputed asshown below: Once theCTMR ischosen theactual\nprogrammed time outcanbecomputed asfollows.\n(27)\nsp\n(28)\n10.2.3.6 Check MOSFET SOA\nOnce thepower limit andfault timer arechosen, it’scritical tocheck thattheFET willstay within itsSOA during\nalltestconditions. Forthisdesign example theTPS24772 isused, which does notretry during ahot-short. Thus\ntheworst condition isastart-up intoashort circuit. Inthiscase theTPS24772 willstart intoapower limit and\nregulate atthatpoint for6.2ms(TINR).Based ontheSOA oftheCSD16415Q5B, itcanhandle 13V,15Afor10\nmsanditcanhandle 13V,100Afor1ms.The SOA for6.2mscanbeextrapolated byapproximating SOA vs\ntime asapower function asshown below:\n(29)\nCopyright ©2015, Texas Instruments Incorporated Submit Documentation Feedback 21\nProduct Folder Links: TPS24772 TPS24771 TPS24770\nDIV1 DIV2 DIV3\nOV _ act\nDIV3R R R 2.21 k 5.62 k 49.9 kV 1.35 V 1.35 V 13.87 VR 5.62 k/c43 /c43 /c87 /c43 /c87 /c43 /c87/c61 /c180 /c61 /c180 /c61/c87\nDIV1 DIV2 DIV3\nUV _ act\nDIV2 DIV3R R R 2.21 k 5.62 k 49.9 kV 1.35V 1.35 V 9.95 VR R 2.21 k 5.62 k/c43 /c43 /c87 /c43 /c87 /c43 /c87/c61 /c180 /c61 /c180 /c61/c43 /c87 /c43 /c87\nDIV2 DIV2,3 DIV1R R R 7.79 k 5.56 k 2.23 k /c61 /c45 /c61 /c87 /c45 /c87 /c61 /c87\n/c40 /c41 /c40 /c41 DIV1 DIV2,3\nDIV3\nOVR R 1.35 V 49.9 k 7.79 k 1.35 VR 5.56 kV 14 V/c43 /c180 /c87 /c43 /c87 /c180/c61 /c61 /c61 /c87\nDIV1\nDIV2,3 DIV2 DIV3\nUVR 1.35 V 49.9 k 1.35 VR R R 7.79 kV 1.35 V 10 V 1.35 V/c180 /c87 /c180/c61 /c43 /c61 /c61 /c61 /c87/c45 /c45\n/c40 /c41 /c40 /c41J,ABSMAX A,MAX\nSOA C,MAX,START SOA\nJ,ABSMAXT T 150 C 55 CI 6.2 ms,/CharA0T I 6.2 ms,25 C 22.4 A 17 AT 25 C 150 C 25 C/c45 /c176 /c45 /c176/c61 /c176 /c180 /c61 /c180 /c61/c45 /c176 /c176 /c45 /c176\nTPS24772\nTPS24771\nTPS24770\nSLVSCZ3 –MARCH 2015 www.ti.com\nNote thattheSOA ofaMOSFET isspecified atacase temperature of25°C,while thecase temperature canbe\nhotter during astart intoashort. Itisimportant tounderstand thehottest temperature that aMOSFET canbe\nduring astart-up (TC,MAX, START ).Ifaboard hasbeen offforawhile and then it’sturned onTA,MAXisagood\nestimate forTC,MAX, START .However, ifaboard isonandthen gets power cycled orahotboard isunplugged and\nplugged back inTC,MAX should beused forTC,MAX,STAR T.This willdepend onsystem requirements. Forthis\ndesign example it’sassumed that theboard can only beplugged incold and TA,MAX isused toestimate\nTC,MAX,START .\n(30)\nBased onthiscalculation theMOSFET canhandle 17A,13Vfor6.2msat55°Celevated case temperature, but\nisonly required tohandle 9Aduring astart intoshort. Thus there isgood margin andthiswillbearobust design.\nIngeneral, itisrecommended thattheMOSFET canhandle 1.3x more than what isrequired during ahot-short.\nThis provides margin tocover thevariance ofthepower limit andfault time.\n10.2.3.7 Choose Under Voltage andOver Voltage Settings\nThe TPS2477x hascomparators with 1.35V threshold ontheENHS, ENOR, andOVpins. Aresistor divider can\nbeused tosetUndervoltage andOvervoltage thresholds forthebus. Forthisdesign example 10V and14V were\nchosen asthelimits toallow some margin forthe11V to13V input bus. Once these limits areknown, RDIV2and\nRDIV3 can becomputed using theequations below. RDIV1 was setto49.9 kΩ,which keeps thepower\nconsumption reasonable lowwithout being toosusceptible toleakage currents.\n(31)\nsp\n(32)\nsp\n(33)\nChoose closest available resistors standard 1%resistors: RDIV2=2.21 kΩandRDIV3=5.62 kΩ.Theactual Under\nVoltage andOver Voltage settings canbecomputed forthechosen resistors asfollows:\n(34)\nsp\n(35)\n10.2.3.8 Selecting C1andCOUT\nItisrecommended toaddceramic bypass capacitors tohelp stabilize thevoltages ontheinput andoutput. Since\nCINwillbecharged directly onhot-plug, itsvalue should bekept small. 0.1µFisagood target. Since COUT\ndoesn ’tgetcharged during hot-plug, alarger value such as1µFcould beused.\n10.2.3.9 Adding CENHS\nWhen theENHS pinispulled below itsthreshold and raised back uptheICwillreset. Note that during ahot\nshort theinput voltage caneasily droop below theUVthreshold andcycle theENHS pin.FortheTPS24770 and\nTPS24771 ICsthiswillnotchange thebehavior. However, when using theTPS24772 thecycling oftheENHS\nwillresult intheICattempting torestart, which isundesired (this isthemain reason why someone would usethe\nTPS24772). Toavoid thisbehavior acapacitor should beadded totheENHS toprovide filtering. 33nFwas\nchosen forthisexample.\n22 Submit Documentation Feedback Copyright ©2015, Texas Instruments Incorporated\nProduct Folder Links: TPS24772 TPS24771 TPS24770\nRHG\nHGATECGS,EXT\n1 k/c0d\n1.5\n12\nGS,MIN2.67k\n73.20.1667mC 6.54 10 26.56 0.25nF\n4/c45 /c230 /c246/c61 /c180 /c180 /c180 /c180 /c61/c231 /c247/c232 /c248\n/c40 /c41m DS \'\nm\nDSg I 168g 26.56\nI 40/c61 /c61 /c61\nIMON1.5\nSNS 12\nGS,MIN\nSETR RC 6.54 10 gm\'R n/c45 /c230 /c246/c61 /c180 /c180 /c180 /c180 /c231 /c247\n/c232 /c248\nTPS24772\nTPS24771\nTPS24770\nwww.ti.com SLVSCZ3 –MARCH 2015\n10.2.3.10 Selecting D1andD2\nDuring hotplug and hotshort events there could besignificant transients ontheinput and output oftheHot\nSwap thatcould cause operation outside oftheICspecifications. Toensure reliable operation aTVS ontheinput\nand aSchottkey diode ontheoutput arerecommended. Inthisexample aSMDJ14A and MBRS330T3G are\nused.\n10.2.3.11 Checking Stability\nFormost applications, theTPS2477x isstable without any additional components. However insome cases\nadditional CGS,EXT isrequired asshown inthefollowing figure tohelp stabilize thecurrent andpower limit loop.\nTypically thisisforlowcurrent limits andlowsense voltages. Itiseasy tocheck whether these extra components\nareneeded using theequations below. Note that thetransconductance (also referred toasgmand gfs) ofthe\nFET willvary based onthecurrent and thus gm\' isused intheequations asanormalizing parameter. The\nCSD16415Q5B hasagmof168siemens at40A ofIDS,resulting ingm\'of26.56. Forthisexample, CGS,MIN (per\nFET) was computed tobe0.25nF, while theCISSoftheCSD16415Q5B is3.15nF providing plenty ofmargin for\nthedesign. Ingeneral itisrecommended tohave a2xmargin from thetypical CISSand CGS,MIN toaccount for\nanyvariation thattheFET would have. IftheCISSoftheMOSFET isn\'t large enough anexternal RCshould be\nadded asshown inthefigure below.\n(36)\n(37)\n(38)\nFigure 20.Adding CGS,EXT toEnsure Stability\n10.2.3.12 Compute Tolerances\nAfter finishing adesign itisoften desired toknow thevariations ofeach setting. Often times there aremultiple\nerror sources and there aretwocommon ways toanalyze thecircuit. One isworst case, which adds allofthe\nerror sources andtheother oneisroot sum square (RSS), which isless conservative. When error sources are\nindependent, using theRSS method provides amore statistically accurate view ofthetolerances. This method is\nused inthissection. Note thattheerror calculations arequite long andtedious andit’srecommended touseTI’s\nexcel tools, which support both worst case and RSS analysis. For this example thebelow tolerances are\nassumed. The following table lists theassumptions forthecomponent tolerances. Note that thesense resistor\nitself is1%accurate, butmultiple twoterminal 2512 resistors areused soadditional error isintroduced from\nsolder resistance andlayout limitations ofparalleling resistors. Forthisexample 3%isassumed asthetotal error\nofthesensing network.\nCopyright ©2015, Texas Instruments Incorporated Submit Documentation Feedback 23\nProduct Folder Links: TPS24772 TPS24771 TPS24770\n10.1 mV 8.1 mV\n67.5 mV 27 mV\nIMON,PL8.1 mV (54.7 mV 27 mV)\nERR 17.3%54.7 mV/c45\n/c45/c43 /c45 /c180\n/c61 /c61\n/c40 /c41 /c40 /c412 2\n2 2 OS\nPL,ERR,IMON GAIN\nSNSER 150 µVI ER 0.4% 10%V 1.5 mV/c230 /c246 /c230 /c246/c61 /c43 /c61 /c43 /c61 /c231 /c247 /c231 /c247/c232 /c248 /c232 /c248\nSNS IMON\nIMON\nSETV R 1.5 mV 2670V 54.7 mVR 73.2/c180 /c180 /c87/c61 /c61 /c61/c87\nLIM SNS\nSNS\nDSP R 117 W 0.1667 mV 1.5 mVV 13 V/c180 /c180 /c87/c61 /c61 /c61\n/c40 /c41 /c40 /c412 22 2\nLIM,/CharA0ERR FS,ERR,IMON LIM,ERR,IMONI I I /CharA0 3.4% 2.3% 4.1% /c61 /c43 /c61 /c43 /c61\n/c40 /c41 /c40 /c41 /c40 /c41 /c40 /c41\n/c40 /c412\n2 2 2 2 OS\nFS,/CharA0ERR,/CharA0IMON SET SNS IMON GAIN\nSNS LIM\n2 2 2 2 2ERI ER ER ER ER /CharA0 R I\n1% 3% 1% 0.4% 150 µV / 18.34 mV 3.4%/c230 /c246/c61 /c43 /c43 /c43 /c43 /c231 /c247/c180/c232 /c248\n/c61 /c43 /c43 /c43 /c43 /c61\nTPS24772\nTPS24771\nTPS24770\nSLVSCZ3 –MARCH 2015 www.ti.com\nTable 2.Component Tolerances\nCOMPONENTS TOLERANCE\nRIMON andRSET 1%\nRSNS(Including Layout +Soldering) 3%\nRDIV1,RDIV2,RDIV3,RPLIM,RFST 1%\nCINR,CFLT 10%\nFirst, thetolerance ofthecurrent monitoring andcurrent limit iscomputed.\nThere are5error sourcing contributing tothecurrent monitoring accuracy ontheIMON pin:tolerance ofRSET\n(ER SET),tolerance ofRIMON (ER IMON),tolerance ofRSNS(ERSNS),theICgain error (ER GAIN),and theICoffset\nerror (ER OS).Allofthese errors arein%with theexception oftheoffset error. Togetapercent error duetothe\noffset error (ER OS%)simply divide theoffset bythesense voltage. FortheTPS2477x, ERGAINis0.4%, andEROS\nis150µV.\nBased onthese values thefullscale (IFS,ERR,IMON )current monitoring accuracy attheImon pincanbecomputed\nwith thefollowing equations.\n(39)\nNote that theTPS2477x detects thecurrent limit when theIMON pinexceeds 675 mV. Thus thecurrent limit\nerror ILIM,ER isacombination oftheIFS,ERR,IMON andthecurrent limit error attheIMONpin(ILIM,ERR,IMON ).The 675\nmVthreshold varies upto15mVsoILIM,ERR,IMON is2.3% andthecurrent limit error canbecomputed asfollows:\n(40)\nNext thepower limit error iscomputed. This error ismade upofthree sources: theerror from external\ncomponents (ER COMP ),theerror when translating thesense voltage toIMON (IPL,ERR, IMON),andtheerror ofthe\npower limit engine atIMON (ER IMON,PL ).Both ERSNSandERIMON, PLareafunction oftheoperating point ofthe\npower limit engine. Note that thiserror isgreatest atlargest VDS,since VSNS,PL issmallest (refer toFigure 12).\nForthisexample VDSislargest when VIN=13V(maximum VIN)andVOUT=0Vandtheerror iscomputed atthis\noperating point. The sense voltage (VSNS)andthevoltage attheIMON pin(VIMON)should becomputed forthis\noperating point using theequations below:\n(41)\nsp\n(42)\nTheIPL,ERR,IMON canbecomputed similarly toIFS,ERR,IMON using theequation below.\nsp\n(43)\nThe tolerance ofthepower limit engine isspecified atthree VIMON points inthedatasheet: 135mV(±20.3 mV),\n67.5 mV(±10.1 mV), and 27mV(±8.1mV). Togetthe%error atthereal operating point, theabsolute error\nshould beextrapolated and divided byVIMON asshown intheequation below. This isgraphically depicted in\nFigure 23.\n(44)\n24 Submit Documentation Feedback Copyright ©2015, Texas Instruments Incorporated\nProduct Folder Links: TPS24772 TPS24771 TPS24770\n/c40 /c41 /c40 /c41 /c40 /c412 2 2\nERR,TOTFST 8.8% 1% 3% 9.4% /c61 /c43 /c43 /c61\n/c40 /c415 mV 2 mV\n100 mV 20 mV\nERR,IC2 mV 24.9 mV 20 mV\nFST 8.8%24.9 mV/c45\n/c45/c43 /c45 /c180\n/c61 /c61\n/c40 /c41 /c40 /c41 /c40 /c41\n/c40 /c41 /c40 /c41 /c40 /c412 2 2\nERR,TOT IMON,PL PL,ERR,IMON COMP\n2 2 2PL ERR I ERR\n17.3% 10% 3.5% 20.3%/c61 /c43 /c43\n/c61 /c43 /c43 /c61\nVIMON,PL (mV)VIMON,PL,ERR (mV)\n13567.5 2754.720.3\n10.1\n9.5\n8.1\nTPS24772\nTPS24771\nTPS24770\nwww.ti.com SLVSCZ3 –MARCH 2015\nFigure 21.Extrapolating Power Limit Error\nOnce ERIMON,PL and IPL,ERR,IMON areknown thetotal power limit error (PL ERR,TOT )can becomputed using the\nequation below. Thecomponent error (3.5%) comes from RSNS(3%), RPLIM(1%), RSET(1%), andRIMON (1%).\n(45)\nAfter computing thefast tripvoltage threshold tobe24.9 mV(100 µA×249Ω),thefast tripthreshold error\nresulting from theIC(FST ERR, IC)canbecomputed using asimilar extrapolation method asused forpower limit.\nThe component error ofRSNSand RFSTshould beadded toobtain thetotal fast triperror (FST ERR,TOT ).Both\nequations areshown below.\n(46)\nsp\n(47)\nThe ICerror oftheUV/OVthreshold isalways 3.7% (0.05 V/1.35 V).Assuming thatallresistors have a1%\nerror thecomponent error is1.41% (2resistors). When using theRSS method thetotal error is4%.Forthetimer\nerror, theICcontributes 22% and10% comes from thecomponent. When using theRSS method thetotal error\nbecomes 24.2%.\nThetable below summarizes thefinal tolerances ofthedesign:\nTable 3.Design Tolerances\nSETTINGS ACCURACY\nCurrent Limit 4.1%\nFast Trip 9.4%\nPower Limit 20.3%\nTFLT, TINR 24.2%\nUV/OV 4.0%\nCopyright ©2015, Texas Instruments Incorporated Submit Documentation Feedback 25\nProduct Folder Links: TPS24772 TPS24771 TPS24770\nTPS24772\nTPS24771\nTPS24770\nSLVSCZ3 –MARCH 2015 www.ti.com\n10.2.4 Application Curves\nFigure 22.Start up(COUT=5500 µF) Figure 23.Undervoltage andOvervoltage\nFigure 24.Start Upwith Output Shorted toGND Figure 25.Load Step 100A to120A\nFigure 26.HotShort onOutput with FullLoad Figure 27.HotShort onOutput with FullLoad\n(zoomed out) (zoomed in)\n26 Submit Documentation Feedback Copyright ©2015, Texas Instruments Incorporated\nProduct Folder Links: TPS24772 TPS24771 TPS24770\nTPS2477xRSNS\nFSTPOUTHHGATE SENM\nPGHS\nGNDVIN VOUT\nFLTbRHGC1\n0.1/c1dFCSD16415\nCOUT\nRSET\nSETVDD\nENHS\nOV\nPLIM\nRPLIMIMON\nRIMONIMONBUFRFSTPCFST\nTFLT\nCFLTTINR\nCINRD1\nSMDJ14 1 /c1dFD2\nMBRS330T3G10/c9f/c03\nRDIV1\nRDIV2\nRDIV3 CENHS0.5 /c50/c9f\n100/c9f/c03200/c9f/c032.4nF \n4.99/c4e/c9f/c03\n3.48/c4e/c9f/c03 1nF 2.2µF 49.9/c4e/c9f/c03\n2.21/c4e/c9f/c03\n5.62/c4e/c9f/c03RPOW\n121/c4e/c9f/c03\nCDVDT\n100nF 1k\n33nF \nTPS24772\nTPS24771\nTPS24770\nwww.ti.com SLVSCZ3 –MARCH 2015\nFigure 28.HotShort onOutput with NoLoad (zoomed out) Figure 29.HotShort onOutput with NoLoad (zoomed in)\n10.2.5 240VAApplication Using CSD16415Q5B\nThe diagram below shows theapplication schematic forthis design example. See theTPS24770 Design\nCalculator tohelp with these calculations.\nFigure 30.Application Schematic for240VA Design with CSD16415Q5B\n10.2.5.1 Design Requirements\nThe following table summarizes therequirements forthisdesign. Note that theoutput power cannot exceed\n240W formore than 250ms.\nCopyright ©2015, Texas Instruments Incorporated Submit Documentation Feedback 27\nProduct Folder Links: TPS24772 TPS24771 TPS24770\nIN\nSET,CL\nIMON POWV 675 mV 675 mViR R/c45/c61 /c45\nIMON,CL IMON,CL SET,CL POW,CL\nIMON675 mVi ;/CharA0i i iR/c61 /c61 /c43\n+RSNSRSET\nSET\n15 17SENMRIMONIMON\n12RPOWiSET\niIMONiPOW\nTPS24772\nTPS24771\nTPS24770\nSLVSCZ3 –MARCH 2015 www.ti.com\nTable 4.Design Requirements fora240VADesign using CSD16415Q5B\nDESIGN PARAMETER EXAMPLE VALUE\nInput voltage range 10.8 V–13.2V\nOutput Power Limit (VAlimiting) 240W\nMaximum Output Capacitance oftheHotSwap 2500 uF\nMaximum Ambient Temperature 55°C\nMOSFET RθCA(function oflayout) 35°C/W\nTransient load requirement? POUT isallowed tosurpass 240W for<250ms\nPass “Hot-Short ”onOutput? Yes\nPass a“Start intoshort ”? Yes\nIstheload offuntil PGasserted? Yes\nICused TPS24772\nAnalog Current Monitor Used No\nMOSFET CSD16415Q5B\nCan aHotBoard beplugged inorPower Cycled? Yes\n10.2.5.2 Theory ofOperations\nBefore going intothedetails ofthedesign it’simportant tounderstand theimpact thatRPOW hasonthecircuit.\nRefer toFigure 31forthisdiscussion.\nFigure 31.Impact ofRPOWResistor\nNote thattheTPS2477x detects overcurrent conditions when VIMON reaches 675mV, which occurs when there is\nsufficient current (iIMON)flowing through RIMON.Also note thatiIMON isasum ofiSETandiPOW.IfiIMON,CL ,iSET,CL ,\nandiPOW,CL correspond tothese same current when VIMON reaches 675mV andTPS2477x detects current limit,\nthefollowing equations canbewritten.\n(48)\n(49)\n28 Submit Documentation Feedback Copyright ©2015, Texas Instruments Incorporated\nProduct Folder Links: TPS24772 TPS24771 TPS24770\nSET LIM\nIN SNS POWR dI\ndV R R/c45/c61/c180\n/c40 /c41/c40 /c41LIM,IDEAL\nIN 2INdI 240 WA V 12 V 1.667V dV 12 V/c45/c61 /c61 /c61 /c45\nSNS,CL\nSET\nSET,CLV 10 mVR 100i 100 µA/c61 /c61 /c61 /c87\n01020304050\n0 5 10 15 20 25Current Limit (A) \nOutput Voltage (V) Ideal\nLinear VA Limiting\nC021 \n180200220240260280300\n10 11 12 13 14Output Power Limit (W) \nOutput Voltage (V) VA Limiting with TPS2477x\nRegular 20 A ILIM\nC022 \nSET SET IN SET\nLIM SET,CL\nSNS SNS IMON POW SNS POWR R V /CharA0 /CharA0R 675mV 675mVI iR R R R R /CharA0 /CharA0R/c230 /c246 /c180/c61 /c180 /c61 /c180 /c43 /c45 /c231 /c247/c180/c232 /c248\nIMON,CL IMON,CL SET,CL POW,CL\nIMON675 mVi ;/CharA0i i iR/c61 /c61 /c43\nTPS24772\nTPS24771\nTPS24770\nwww.ti.com SLVSCZ3 –MARCH 2015\nAlso note thattheamplifier ensures thatSET andSENM areequal andthus ILIMcanbederived asfollows:\n(50)\n(51)\nExamining theequation above, itcanbeseen that ILIMreduces asVINbecomes larger. Note that theultimate\ngoal istolimit output power. However, when theFET ison,VINisvery close toVOUTandthey canbeassumed to\nbeequal.\nThe figure below compares theideal ILIMvsVOUT(ILIM=240 W/VOUT)profile tothatoftheRPOWimplementation\nshown here. The error islarge when theoutput voltage isfarfrom 12V, buttheperformance isquite good near\n12V. Thenext figure shows theeffective output power limit foroutput voltages from 10Vto14V.Itcanbeseen\nthattheresults arequite good andmuch better than using asimple 20A current limit, without theRPOWresistor to\ncompensate forVINvariation.\nFigure 32.Current Limit (with RPOW)vsOutput Voltage Figure 33.Output Power Limiting using RPOWvsStandard\nILIM\n10.2.5.3 Design Procedure\n10.2.5.3.1 Select VSNS,CL ,RSNS,andRSETSetting\nForthisexample, VSNS,CL of10mVwas selected tooptimize efficiency. Then RSNScanbecomputed to0.5mΩ.\nThere issome flexibility inpicking theRSETvalue. Inthiscase targeting 100µAforISET,CL ,RSETiscomputed to\nbe100Ωasshown inthefollowing equation.\n(52)\n10.2.5.3.1.1 Select RPOWandRIMON\nRPOW controls theslope oftheILIMvsVINcurve and thus theideal slope should befound firstbefore selecting\nRPOW.This canbedone bytaking thederivative oftheideal current limit (ILIM, IDEAL)vsVINcurve andevaluating it\nat12V. This isfound tobe–1.667 A/Vasshown intheequations below. Next thederivative ofequation 51is\ntaken toisolate theterms thatinfluence theslope ofILIMvsVINcurve. Since RSETandRSNShave already been\nselected, RPOWremains theonly parameter thatcanbevaried. Thus, RPOWiscomputed using thelastequation\nbelow.\n(53)\n(54)\nCopyright ©2015, Texas Instruments Incorporated Submit Documentation Feedback 29\nProduct Folder Links: TPS24772 TPS24771 TPS24770\n/c40 /c41 /c40 /c412\nC,MAXCT 55 C 35 20A 1.2 1 m 72 CW/c61 /c176 /c43 /c176 /c180 /c180 /c180 /c87 /c61 /c176\n/c40 /c41 DSON J 2\nC,MAX A,MAX CA LOAD,MAX 2R TT T R I\nn/c113 /c61 /c43 /c180 /c180\nIMON,CL\nIMON\nIMON,CLV 675 mVR 3.49 ki 193.6 µA/c61 /c61 /c61 /c87\nIMON,CL SET,CL POW,CL12 V 0.675 Vi i i 100 µA 193.6 µA121 k/c45/c61 /c43 /c61 /c43 /c61/c87\n/c40 /c41SET\nSNS\nPOW,CLCALIM,IDEAL VIN\nINR100\nR 0.5mR 120 kdI 1.667V 12 VdV/c45/c45 /c87\n/c87/c61 /c61 /c61 /c87/c45/c61\nTPS24772\nTPS24771\nTPS24770\nSLVSCZ3 –MARCH 2015 www.ti.com\n(55)\nTheclosest available standard resistor ischosen forRPOW,which is121kΩ.\nNext RIMON should bechosen toensure that theoutput power limit is240 Wat12V,which isthetypical\noperating point. RIMON iscomputed tobe3.49kΩandtheclosest available standard resistor of3.48 kΩischosen.\n(56)\nsp\n(57)\n10.2.5.3.1.2 Selecting theHotSwap FET(s)\nItiscritical toselect thecorrect MOSFET foraHot Swap design. The device must meet thefollowing\nrequirements:\n•The VDSrating should besufficient tohandle themaximum system voltage along with anyringing caused by\ntransients. Formost 12V systems a25Vor30V FET isagood choice.\n•TheSOA oftheFET should besufficient tohandle allusage cases: start-up, hot-short, start intoshort.\n•RDSON should besufficiently lowtomaintain thejunction andcase temperature below themaximum rating of\ntheFET. Infact, itisrecommended tokeep thesteady state FET temperature below 125°Ctoallow margin to\nhandle transients.\n•Maximum continuous current rating should beabove themaximum load current andthepulsed drain current\nmust begreater than thecurrent threshold ofthecircuit breaker. Most MOSFETs that pass thefirst three\nrequirements willalso pass these two.\n•AVGSrating of+16 Visrequired, because theTPS2477x can pullupthegate ashigh as15.5 Vabove\nsource.\nFor this design theCSD16415Q5B was selected foritslow RDSON and superior SOA. After selecting the\nMOSFET, themaximum steady state case temperature canbecomputed asfollows:\n(58)\nIntheequation above nisthenumber ofFETs used inparallel. Note that theRDSON isastrong function of\njunction temperature, which formost MOSFETS willbevery close tothecase temperature. Afewiterations of\ntheabove equations may benecessary toconverge onthefinal RDSON and TC,MAX value. According tothe\nCSD16415Q5B datasheet, itsRDSON isabout 1.2xgreater at75°Ccompared toroom temperature. .The\nequation below uses thisRDSON value tocompute theTC,MAX .Note that thecomputed TC,MAX isclose tothe\njunction temperature assumed forRDSON.Thus nofurther iterations arenecessary.\n(59)\n10.2.5.3.1.3 Keeping MOSFET within SOA During Normal Start-up\nNext, thedesigner must ensure thattheMOSFET willstay within SOA during start-up andastart-up intoshort.\nNote that theTPS24772 (fast latch off)isused forthisdesign sotheMOSFET stress during ahotshort is\nminimal.\nSince RPOWbiases theIMONpin,itinterferes with FET power limiting andit’srecommended todisable FET power\nlimiting itbyselecting a4.99kΩresistor forRPOW.\n30 Submit Documentation Feedback Copyright ©2015, Texas Instruments Incorporated\nProduct Folder Links: TPS24772 TPS24771 TPS24770\n/c40 /c41 /c40 /c41J,ABSMAX C,MAX,START\nSOA C,MAX,START SOA\nJ,ABSMAXT TI 12.3 ms,/CharA0T I 12.3 ms, 25 CT 25 C\n150 C 72 C13.4 A 8.4 A150 C 25 C/c45/c61 /c176 /c180/c45 /c176\n/c176 /c45 /c176/c61 /c180 /c61/c176 /c45 /c176\nINR,MAX IN,MAX INRP V I 13.2 V 1.375 A 18.2 W /c61 /c180 /c61 /c180 /c61\nIN,MAX DVDT\nINR\nHGATEV C 13.2 V 100 nF24.5 msI 55 µtA/c180 /c180/c61 /c61 /c61\nHGATE OUT\nINR\nDVDTI C 55 µA 2500 µFI 1.375 AC 100 nF/c180 /c180/c61 /c61 /c61\nTPS24772\nTPS24771\nTPS24770\nwww.ti.com SLVSCZ3 –MARCH 2015\nTheinrush current canbelimited byadding acapacitor from HGATE toGND (CDVDT)asshown intheapplication\ndiagram. This capacitor limits theslew rate ofHGATE atstart-up, which willinturn limit theslew rate ofVOUT.\nAssuming thattheload isoffuntil PGHS isasserted, alloftheinrush current would begoing intoCOUTandbe\ninversely proportional totheslew rate ofVOUT.Refer totheapplication plots forastart-up waveform. Inaddition,\na1kΩresistor isplaced inseries with CDVDT toensure thatCDVDT doesn ’tslow down theshort circuit response of\ntheHotSwap.\nForthisexample, a100nFcapacitor was used forCDVDT.This results inaninrush current (IINR)of1.375A, total\ninrush time (tINR)of24.5, and peak FET power dissipation (PFET,PEAK )of18.7W asshown inequations below.\nThis assumes maximum input voltage of13.2 V\n(60)\nsp\n(61)\nsp\n(62)\nNext, it’simportation tocheck thattheMOSFET canhandle thisstress level. Note thatthepower dissipation of\ntheMOSFET willstart atPINR,MAX and willreduce tozero astheVDSdrop across theMOSFET reduces. The\neffective stress ontheMOSFET canbeapproximated tobePINR,MAX fortINR/2,which istheequivalent amount of\nenergy. Forthisexample, theFET stress is18.7W for12.3 ms.Looking attheSOA curve oftheCSD16415Q5B,\natVDSof13.2 Vitcanhandle ~15A for10ms or~4A for100ms. Using thesame method astheprevious design\nexample, itcanbecomputed thattheMOSFET canhandle 13.4A for12.3 mswhen VDS=13.2 V.\nThe SOA ofaMOSFET isspecified atacase temperature of25°C,while thereal case temperature can be\nhotter during astart intoashort. Itisimportant tounderstand thehottest temperature that aMOSFET canbe\nduring astart-up (TC,MAX, START ).Ifaboard hasbeen offforawhile and then it’sturned on,TA,MAXisagood\nestimate forTC,MAX, START .However, ifaboard isonandthen gets power cycled orgets unplugged andplugged\nback in,TC,MAX should beused forTC,MAX,START .This willdepend onsystem requirements. Forthis design\nexample, itisassumed thatahotboard canbepower cycled orhotplugged andthus TC,MAX isused toestimate\nTC,MAX,START .\n(63)\nBased onthiscalculation theMOSFET canhandle 8.4A,13.2 Vfor12.3 msat72°Celevated case temperature,\nbutisonly required tohandle 1.375 A.Thus there isgood margin andthiswillbearobust design. Ingeneral a\n1.3x margin isrecommended tocover forvariations.\nNext, thestart intoshort case isconsidered. Since theMOSFET power limit isdisabled, thecurrent through the\nMOSFET willreach 20A before thepart starts toregulate and runs theinrush timer. Inorder tominimize FET\nstress, ashort inrush timer ischosen (1nF ofCINR).Unfortunately, when avery short timer isused andthere isa\ndv/dt capacitor, theFET stress cannot besimply estimated byTINR.Inthefollowing figure, itisclear thattheFET\nhasboth voltage and significant current across itforlonger than justTINR.This occurs because TINR isonly\nactivated when IINreaches thecurrent limit threshold, which doesn ’thappen immediately duetotheslow dv/dt\nonthegate andthelimited transconductance oftheFET.\nThe current isnotasquare pulse, which makes ithard tocompare theFET stress totheSOA curves. Thus the\nstress shown inthefollowing figure needs tobeconverted toanequivalent square pulse. Forthisexample, the\nequivalent pulse was assumed tobe20Afor1ms. The MOSFET canhandle 100A, 13.2 Vfor1ms, which can\nbederated to62Awhen accounting forelevated case temperature. This provides plenty ofmargin andensures\narobust design.\nCopyright ©2015, Texas Instruments Incorporated Submit Documentation Feedback 31\nProduct Folder Links: TPS24772 TPS24771 TPS24770\nFLT\nFLTC 2.2 FT 290 ms7.59 F / s 7.59 F / s/c109/c61 /c61 /c61/c109 /c109\nFLT,CLC FLT,TGTC 7.59 F / s T 7.59 F / s 250 ms 1898 nF /c61 /c109 /c180 /c61 /c109 /c180 /c61\n/c40 /c41 /c40 /c41J,ABSMAX C,MAX,START\nSOA C,MAX,START SOA\nJ,ABSMAXT TI 1 ms,/CharA0T I 1 ms, 72 CT 25 C\n150 C 72 C100 A 62 A150 C 25 C/c45/c61 /c176 /c180/c45 /c176\n/c176 /c45 /c176/c61 /c180 /c61/c176 /c45 /c176\nTPS24772\nTPS24771\nTPS24770\nSLVSCZ3 –MARCH 2015 www.ti.com\n(64)\nFigure 34.Start-up IntoShort\n10.2.5.3.1.4 Choose Fault Timer\nTopass theload transient, atarget fault time (TFLT,TGT )of250ms isused. CFLT,CLC iscomputed asfollows:\nsp\n(65)\nThenext largest available CFLTischosen as2.2µF,which results inaTFLT of290ms asshown below.\n(66)\n10.2.5.3.1.5 Choose Under Voltage andOver Voltage Settings\nForthisdesign example 10V and 14V were chosen asthelimits toallow some margin forthe10.8V to13.2V\ninput bus. These areidentical totheprevious design example. See Choose Under Voltage and Over Voltage\nSettings section forprogramming these thresholds.\n10.2.5.3.1.6 Selecting CINandCOUT\nItisrecommended toaddceramic bypass capacitors tohelp stabilize thevoltages ontheinput andoutput. Since\nCINwillbecharged directly onhot-plug, it’svalue should bekept small. 0.1µFisagood target. Since COUT\ndoesn ’tgetcharged during hot-plug, alarger value such as1µFcould beused.\n10.2.5.3.1.7 Selecting D1andD2\nDuring hotplug and hotshort events there could besignificant transients ontheinput and output oftheHot\nSwap thatcould cause operation outside oftheICspecifications. Toensure reliable operation aTVS ontheinput\nand aSchottkey diode ontheoutput arerecommended. Inthisexample aSMDJ14A and MBRS330T3G are\nused.\n32 Submit Documentation Feedback Copyright ©2015, Texas Instruments Incorporated\nProduct Folder Links: TPS24772 TPS24771 TPS24770\nTPS24772\nTPS24771\nTPS24770\nwww.ti.com SLVSCZ3 –MARCH 2015\n10.2.5.3.1.8 Adding CENHS\nWhen theENHS pulled below itsthreshold andraised back uptheICwillreset. Note thatduring ahotshort the\ninput voltage can easily droop below theUVthreshold and cycle theENHS pin. For theTPS24770 and\nTPS24771 ICsthiswillnotchange thebehavior. However, when using theTPS24772 thecycling oftheENHS\nwillresult intheICattempting torestart, which isundesired (this isthemain reason why someone would usethe\nTPS24772). Toavoid thisbehavior acapacitor should beadded totheENHS toprovide filtering. 33nFwas\nchosen forthisexample.\n10.2.5.3.1.9 Stability Considerations\nSince there isa100nF CDVDT attached toHGATE, this significantly increases theeffective capacitance of\nHGATE andguarantees stability forthisapplication.\n10.2.5.4 Application Curves\nFigure 35.NoLoad then HotShort (Zoomed Out) Figure 36.FullLoad then HotShort (Zoomed In)\nFigure 37.Overcurrent Figure 38.Start UpintoShort\nCopyright ©2015, Texas Instruments Incorporated Submit Documentation Feedback 33\nProduct Folder Links: TPS24772 TPS24771 TPS24770\nTPS24772\nTPS24771\nTPS24770\nSLVSCZ3 –MARCH 2015 www.ti.com\nFigure 39.Start up(COUT=2500 µF) Figure 40.Start upshowing PGHS andFLTb (COUT=2500\nµF)\nFigure 41.Under Voltage andOver Voltage with VINRising\n34 Submit Documentation Feedback Copyright ©2015, Texas Instruments Incorporated\nProduct Folder Links: TPS24772 TPS24771 TPS24770\nTPS2477xRSNS\nFSTPOUTHHGATE SENM\nPGHS\nGNDVIN VOUT\nFLTbRHGC1\n0.1/c1dFCSD17573\nCOUT\nRSET\nSET\nVDD\nENHS\nOV\nPLIM\nRPLIMIMON\nRIMONIMONBUFRFSTPCFST\nTFLT\nCFLTTINR\nCINRD1\nSMDJ14 1 /c1dFD2\nMBRS330T3G\n10/c9f/c03\nRDIV1\nRDIV2\nRDIV3CENHS0.5 /c50/c9f\n100/c9f/c03\n200/c9f/c032.4nF \n4.99/c4e/c9f/c03\n3.48/c4e/c9f/c031nF 2.2µF 49.9/c4e/c9f/c03\n2.21/c4e/c9f/c03\n5.62/c4e/c9f/c03RPOW\n121/c4e/c9f/c03\nCDVDT\n100nF 1kRSET2\n25/c9f/c03Q1\nQ2\n33 nF100 /c4e/c9f\nTPS24772\nTPS24771\nTPS24770\nwww.ti.com SLVSCZ3 –MARCH 2015\n10.2.6 240VAApplication Using CSD17573Q5B\nThis design example hasidentical requirements totheprevious one, buttheCSD17573Q5B isused instead of\ntheCSD16415Q5B. The CSD17573Q5B ischeaper andoffers better RDSON,butitsSOA isnotasgood. Thus it\nwas necessary toaddQ2andRSET2 toreduce thestress during astart upintoashort circuit. Given thatQ2isa\nsmall signal PFET thatischeap, theoverall BOM cost ofthissolution should becheaper than theprevious one.\nSee theTPS24770 Design Calculator tohelp with these calculations.\nFigure 42.240VADesign Using CSD17573Q5B\nCopyright ©2015, Texas Instruments Incorporated Submit Documentation Feedback 35\nProduct Folder Links: TPS24772 TPS24771 TPS24770\n/c40 /c41 /c40 /c412\nC,MAXCT 55 C 35 20 A 1.2 0.84 m 69 CW/c61 /c176 /c43 /c176 /c180 /c180 /c180 /c87 /c61 /c176\n/c40 /c41 DSON J 2\nC,MAX A,MAX CA LOAD,MAX 2R TT T R I\nn/c113 /c61 /c43 /c180 /c180\nTPS24772\nTPS24771\nTPS24770\nSLVSCZ3 –MARCH 2015 www.ti.com\n10.2.6.1 Design Requirements\nThefollowing table summarizes therequirements forthisdesign.\nTable 5.Design Requirements forthe240VADesign Using CSD17573Q5B\nDESIGN PARAMETER EXAMPLE VALUE\nInput voltage range 10.8 V–13.2 V\nOutput Power Limit (VAlimiting) 240W\nMaximum Output Capacitance oftheHotSwap 2500 µF\nMaximum Ambient Temperature 55°C\nMOSFET RθCA(function oflayout) 35°C/W\nTransient load requirement? POUT isallowed tosurpass 240W for<250ms\nPass “Hot-Short ”onOutput? Yes\nPass a“Start intoshort ”? Yes\nIstheload offuntil PGisasserted? Yes\nICused TPS24772\nAnalog Current Monitor Used No\nMOSFET CSD17573Q5B\nCan aHotBoard beplugged inorPower Cycled? Yes\n10.2.6.1.1 Choosing C1,COUT,CFLT,CENHS,D1,D2,RSET,RPOW,RIMON,RSNS,CDVDT,RPLIM,andUV/OV Thresholds\nThese components andsettings arechosen inthesame fashion astheprevious design example. See 240VA\nApplication Using CSD16415Q5B .\n10.2.6.1.2 Selecting theHotSwap FET(s)\nItiscritical toselect thecorrect MOSFET foraHot Swap design. The device must meet thefollowing\nrequirements:\n•The VDSrating should besufficient tohandle themaximum system voltage along with anyringing caused by\ntransients. Formost 12V systems a25Vor30V FET isagood choice.\n•TheSOA oftheFET should besufficient tohandle allusage cases: start-up, hot-short, start intoshort.\n•RDSON should besufficiently lowtomaintain thejunction andcase temperature below themaximum rating of\ntheFET. Infact, itisrecommended tokeep thesteady state FET temperature below 125°Ctoallow margin to\nhandle transients.\n•Maximum continuous current rating should beabove themaximum load current andthepulsed drain current\nmust begreater than thecurrent threshold ofthecircuit breaker. Most MOSFETs that pass thefirst three\nrequirements willalso pass these two.\n•AVGSrating of+16 Visrequired, because theTPS2477x can pullupthegate ashigh as15.5 Vabove\nsource.\nForthis design theCSD17573Q5B was selected foritslowRDSON and great cost point. After selecting the\nMOSFET, themaximum steady state case temperature canbecomputed asfollows:\n(67)\nIntheequation above nisthenumber ofFETs used inparallel. Note that theRDSON isastrong function of\njunction temperature, which formost MOSFETS willbevery close tothecase temperature. Afewiterations of\ntheabove equations may benecessary toconverge onthefinal RDSON and TC,MAX value. According tothe\nCSD17573Q5B datasheet, itsRDSON isabout 1.2xgreater at65°Ccompared toroom temperature. Theequation\nbelow uses thisRDSON value tocompute theTC,MAX .Note that thecomputed TC,MAX isclose tothejunction\ntemperature assumed forRDSON.Thus nofurther iterations arenecessary.\n(68)\n36 Submit Documentation Feedback Copyright ©2015, Texas Instruments Incorporated\nProduct Folder Links: TPS24772 TPS24771 TPS24770\n/c40 /c41 /c40 /c41J,ABSMAX C,MAX,START\nSOA C,MAX,START SOA\nJ,ABSMAXT TI 1 ms,/CharA0T I 1 ms/CharA0 ,25 CT 25 C\n150 C 69 C10 A 6.5 A150 C 25 C/c45/c61 /c176 /c180/c45 /c176\n/c176 /c45 /c176/c61 /c180 /c61/c176 /c45 /c176\nRATIO\nSET2 SET\nRATIOI 0.2R R 100 251 I 1 0.2/c61 /c180 /c61 /c87 /c180 /c61 /c87/c45 /c45\nLIM,START SET SET2\nRATIO\nLIM SETI R / /RII R/c61 /c61\n/c40 /c41 /c40 /c41J,ABSMAX C,MAX,START\nSOA C,MAX,START SOA\nJ,ABSMAXT TI 12.3 ms,/CharA0T I 12.3 ms/CharA0 ,25 CT 25 C\n150 C 69 C4.2 A 2.7 A150 C 25 C/c45/c61 /c176 /c180/c45 /c176\n/c176 /c45 /c176/c61 /c180 /c61/c176 /c45 /c176\nTPS24772\nTPS24771\nTPS24770\nwww.ti.com SLVSCZ3 –MARCH 2015\n10.2.6.1.3 Keeping theMOSFET within SOA\nAsintheprevious example, itisimportant toensure thattheMOSFET stays within itsSOA during both regular\nstart-up andstart-up intoshort.\nFirst consider theregular start-up. Thesame CDVDT isused asthelastexample sotheFET isrequired tohandle\n18.2W (or1.38A and13.2V) for12.3 ms.Based ontheSOA curve oftheCSD17573Q55B, atVDSof13.2 Vit\ncanhandle 4.5Afor10msor2Afor100ms.Using thesame method astheprevious design example, itcanbe\ninferred thattheMOSFET canhandle 4.2Afor12.3 mswhen VDS=13.2 V.\nThe SOA ofaMOSFET isspecified atacase temperature of25°C,while thecase temperature canbehotter\nduring astart intoashort. Itisimportant tounderstand thehottest temperature thataMOSFET canbeduring a\nstart-up (TC,MAX, START ).Ifaboard hasbeen offforawhile andthen it’sturned onTA,MAXisagood estimate for\nTC,MAX, START .However, ifaboard isonandthen gets power cycled TC,MAX should beused forTC,MAX,START .This\nwilldepend onsystem requirements. Forthisdesign example, it’sassumed thatahotboard canbepower cycled\norhotplugged andTC,MAX isused toestimate TC,MAX,START .\n(69)\nBased onthiscalculation theMOSFET canhandle 2.7A,13.2 Vfor12.3 msat69°Celevated case temperature,\nbutisonly required tohandle 1.38 A.Thus there issufficient margin tomake thisarobust design. Again a1.3x\nmargin isrecommended tocover forvariations.\nNext, consider thestart intoshort condition. Similar totheprevious design theMOSFET would need tohandle\n20A and13.2 Vfor~1ms. Checking theSOA curve oftheCSD17573Q5B, itcanonly handle 10A and13.2 Vfor\n1ms, soit’sSOA isclearly notsufficient.\nThis iswhere Q2andRSET2 come in.They serve toreduce thecurrent limit during starting up(ILIM,START )while\ntheVDSoftheHotSwap MOSFET isabove VTofQ2(1Vto2V). The ratio ofILIMtoILIM,START ,denoted asIRATIO ,\nisafunction ofRSETandRSET2 asshown below. Forthisexample aratio of0.2(ILIM,START =4A) was targeted to\nreduce MOSFET stress, keep thecurrent limit above IINR,andensure sufficient signal onVSNStokeep theerror\nreasonable. Once IRATIO ischosen, RSET2 iscomputed tobe25Ωasshown below.\n(70)\n(71)\nThe start-up intoshort (with RSET2 andQ2)isshown inFigure 43below. The equivalent power pulse isnow 4A\nfor~0.5ms. The MOSFET canhandle 10A, 13.2 Vfor1ms, which canbederated to6.5Awhen accounting for\nelevated case temperature. Since theMOSFET isonly required tohandle 4Afor0.5ms there isplenty ofmargin\ninthedesign.\n(72)\nCopyright ©2015, Texas Instruments Incorporated Submit Documentation Feedback 37\nProduct Folder Links: TPS24772 TPS24771 TPS24770\nTPS24772\nTPS24771\nTPS24770\nSLVSCZ3 –MARCH 2015 www.ti.com\nFigure 43.Start-up IntoShort (with RSETandQ2)\n10.2.6.2 Q2Selection\nThere isalotofflexibility when selecting Q2.Any PMOS with a±20V VGSrating and 20V ofVDSrating is\nsufficient. Forthisexample IRLML5203PbF was used. Note thatthe100k series resistor along with theCISSof\nQ2(~500pF) forafilter with a50µstime constant. This protects Q2incase there ishigh frequency ringing onVIN\nthatcauses VIN–VOUTtoexceed 20V. This willusually happened during hot-plug orhot-short.\n10.2.6.3 Application Curves\nFigure 44.FullLoad then HotShort (Zoomed Out) Figure 45.FullLoad then HotShort (Zoomed In)\n38 Submit Documentation Feedback Copyright ©2015, Texas Instruments Incorporated\nProduct Folder Links: TPS24772 TPS24771 TPS24770\nTPS24772\nTPS24771\nTPS24770\nwww.ti.com SLVSCZ3 –MARCH 2015\nFigure 46.Over Current Figure 47.Start UpIntoShort\nFigure 48.Start up(COUT=2500 µF) Figure 49.Start upshowing PGHS andFLTb (COUT=2500\nµF)\nFigure 50.\nCopyright ©2015, Texas Instruments Incorporated Submit Documentation Feedback 39\nProduct Folder Links: TPS24772 TPS24771 TPS24770\nVddSENM\nTrace \ninductance\nTPS24772\nTPS24771\nTPS24770\nSLVSCZ3 –MARCH 2015 www.ti.com\n11Power Supply Recommendations\nIngeneral, operation isbest when theinput supply isn’tnoisy anddoesn ’thave significant transients. Fornoisier\nenvironments filtering oninput, output, andfasttripshould beadjusted toavoid nuisance trips.\n12Layout\n12.1 Layout Guidelines\nWhen doing thelayout oftheTPS2477x thefollowing areconsidered best practice.\n•Ensure proper Kelvin Sense ofRSNS.\n•Keep thefiltering capacitor CFSTP asclose totheICaspossible.\n•Place aShottky diode andaceramic bypass capacitor close tothesource oftheHotSwap MOSFET\n•Donotconnect VDD totheKelvin Sense trace forSET andFSTP\n•Note thatspecial care must betaken when placing thebypass capacitor fortheVDD pin.During HotShorts,\nthere isavery large dv/dt oninput voltage during theMOSFET turnoff.Ifthebypass capacitor isplaced right\nnext tothepinandthetrace from RSNStothepinislong, anLCfilter isformed. Asaresult alarge differential\nvoltage can develop between VDD and SENM ifthere isalarge transient onVin. This could result ina\nviolation oftheabsmax rating from VDD toSENM. Toavoid this, place thebypass capacitor close toRSNS\ninstead oftheVDD pin.\nFigure 51.Layout Don\'t\n•When using parallel resistors thelayout becomes even more critical. Due toPCB parasitics, thecurrent\nthrough each RSNSmay bedifferent, which results indifferent sense voltages across thetworesistors. It’s\nimportant toaverage these inorder togetaproper current measurement. This can beaccomplished by\nforming aresistor divider with thetraces. Aslong asDis1 =Dis2, thefinal VSNSwillbeanaverage ofthedrop\nacross thetworesistors.\n40 Submit Documentation Feedback Copyright ©2015, Texas Instruments Incorporated\nProduct Folder Links: TPS24772 TPS24771 TPS24770\nVINRSNS1Power Flow  \nRSNS2\n+ VSNS -Dis1Dis2\nTPS24772\nTPS24771\nTPS24770\nwww.ti.com SLVSCZ3 –MARCH 2015\nLayout Guidelines (continued)\nFigure 52.Sense Layout with 2RSNS\nCopyright ©2015, Texas Instruments Incorporated Submit Documentation Feedback 41\nProduct Folder Links: TPS24772 TPS24771 TPS24770\nSETHGATEGNDNC\nFSTP\nTPS2477XSENM19 23\nNCOUTH\n22 24 21 20\n12 89 7 1011\n1 54 6 32\n18 1415 13 16 17\nVDDENHS\nPGHSVIN\nFLTb\nPLIMTFLT\nOV\nIMONIMONBUFTINRCFSTPRSETRFSTPVOUT\nPower_GND\nTVSCINCOUTSchottkyRIMONRPLIMRDIV1 RDIV2 RDIV3\nCINR\nCFLT\nlayer1\nlayer2\nviaNC\nNC NCNCRSNS\nDG\nSHS FET\nNC\nNCRGPower Flow  \nTPS24772\nTPS24771\nTPS24770\nSLVSCZ3 –MARCH 2015 www.ti.com\n12.2 Layout Example\n42 Submit Documentation Feedback Copyright ©2015, Texas Instruments Incorporated\nProduct Folder Links: TPS24772 TPS24771 TPS24770\nTPS24772\nTPS24771\nTPS24770\nwww.ti.com SLVSCZ3 –MARCH 2015\n13Device andDocumentation Support\n13.1 Related Links\nThe table below lists quick access links. Categories include technical documents, support and community\nresources, tools andsoftware, andquick access tosample orbuy.\nTable 6.Related Links\nTECHNICAL TOOLS & SUPPORT &PARTS PRODUCT FOLDER SAMPLE &BUYDOCUMENTS SOFTWARE COMMUNITY\nTPS24770 Click here Click here Click here Click here Click here\nTPS24771 Click here Click here Click here Click here Click here\nTPS24772 Click here Click here Click here Click here Click here\n13.2 Trademarks\nAlltrademarks aretheproperty oftheir respective owners.\n13.3 Electrostatic Discharge Caution\nThese devices have limited built-in ESD protection. The leads should beshorted together orthedevice placed inconductive foam\nduring storage orhandling toprevent electrostatic damage totheMOS gates.\n13.4 Glossary\nSLYZ022 —TIGlossary .\nThis glossary listsandexplains terms, acronyms, anddefinitions.\n14Mechanical, Packaging, andOrderable Information\nThe following pages include mechanical, packaging, and orderable information. This information isthemost\ncurrent data available forthedesignated devices. This data issubject tochange without notice and revision of\nthisdocument. Forbrowser-based versions ofthisdata sheet, refer totheleft-hand navigation.\nCopyright ©2015, Texas Instruments Incorporated Submit Documentation Feedback 43\nProduct Folder Links: TPS24772 TPS24771 TPS24770\nPACKAGE OPTION ADDENDUM\nwww.ti.com 10-Dec-2020\nAddendum-Page 1PACKAGING INFORMATION\nOrderable Device Status\n(1)Package Type Package\nDrawingPinsPackage\nQtyEco Plan\n(2)Lead finish/\nBall material\n(6)MSL Peak Temp\n(3)Op Temp (°C) Device Marking\n(4/5)Samples\nTPS24770RGER ACTIVE VQFN RGE 243000RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 125 TPS\n24770\nTPS24770RGET ACTIVE VQFN RGE 24250RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 125 TPS\n24770\nTPS24771RGER ACTIVE VQFN RGE 243000RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 125 TPS\n24771\nTPS24771RGET ACTIVE VQFN RGE 24250RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 125 TPS\n24771\nTPS24772RGER ACTIVE VQFN RGE 243000RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 125 TPS\n24772\nTPS24772RGET ACTIVE VQFN RGE 24250RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 125 TPS\n24772\n \n(1) The marketing status values are defined as follows:\nACTIVE: Product device recommended for new designs.\nLIFEBUY:  TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.\nNRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.\nPREVIEW:  Device has been announced but is not in production. Samples may or may not be available.\nOBSOLETE:  TI has discontinued the production of the device.\n \n(2) RoHS:  TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances,  including the requirement that RoHS substance\ndo not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may\nreference these types of products as "Pb-Free".\nRoHS Exempt:  TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.\nGreen: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold.  Antimony trioxide based\nflame retardants must also meet the <=1000ppm threshold requirement.\n \n(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.\n \n(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.\n \n(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation\nof the previous line and the two combined represent the entire Device Marking for that device.\n \nPACKAGE OPTION ADDENDUM\nwww.ti.com 10-Dec-2020\nAddendum-Page 2(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two\nlines if the finish value exceeds the maximum column width.\n \nImportant Information and Disclaimer: The information provided on this page represents TI\'s knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information\nprovided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and\ncontinues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.\nTI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.\n \nIn no event shall TI\'s liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.\n \nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 20-Apr-2023\nTAPE AND REEL INFORMATION\nReel Width (W1)REEL DIMENSIONS\nA0\nB0\nK0\nWDimension designed to accommodate the component length\nDimension designed to accommodate the component thickness\nOverall width of the carrier tape\nPitch between successive cavity centersDimension designed to accommodate the component widthTAPE DIMENSIONS\nK0 P1\nB0W\nA0 Cavity\nQUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE\nPocket QuadrantsSprocket Holes\nQ1 Q1 Q2 Q2\nQ3 Q3 Q4 Q4 User Direction of FeedP1Reel\nDiameter\n \n*All dimensions are nominal\nDevice Package\nTypePackage\nDrawingPinsSPQ Reel\nDiameter\n(mm)Reel\nWidth\nW1 (mm)A0\n(mm)B0\n(mm)K0\n(mm)P1\n(mm)W\n(mm)Pin1\nQuadrant\nTPS24770RGER VQFN RGE 243000 330.0 12.44.254.251.158.012.0 Q2\nTPS24770RGET VQFN RGE 24250 180.0 12.44.254.251.158.012.0 Q2\nTPS24771RGER VQFN RGE 243000 330.0 12.44.254.251.158.012.0 Q2\nTPS24771RGET VQFN RGE 24250 180.0 12.44.254.251.158.012.0 Q2\nTPS24772RGER VQFN RGE 243000 330.0 12.44.254.251.158.012.0 Q2\nTPS24772RGET VQFN RGE 24250 180.0 12.44.254.251.158.012.0 Q2\nPack Materials-Page 1\nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 20-Apr-2023\nTAPE AND REEL BOX DIMENSIONS\nWidth (mm)\nWLH\n \n*All dimensions are nominal\nDevice Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm)\nTPS24770RGER VQFN RGE 243000 346.0 346.0 33.0\nTPS24770RGET VQFN RGE 24250 210.0 185.0 35.0\nTPS24771RGER VQFN RGE 243000 346.0 346.0 33.0\nTPS24771RGET VQFN RGE 24250 210.0 185.0 35.0\nTPS24772RGER VQFN RGE 243000 346.0 346.0 33.0\nTPS24772RGET VQFN RGE 24250 210.0 185.0 35.0\nPack Materials-Page 2\nGENERIC PACKAGE VIEW\nImages above are just a representation of the package family, actual package may vary.\nRefer to the product data sheet for package details.RGE 24 VQFN - 1 mm max height\nPLASTIC QUAD FLATPACK - NO LEAD\n4204104/H\n\nwww.ti.comPACKAGE OUTLINE\nC\nSEE TERMINAL\nDETAIL\n24X 0.3\n0.22.45 0.1\n24X 0.50.31 MAX\n(0.2) TYP0.050.00\n20X 0.52X\n2.52X 2.5A4.13.9 B\n4.13.9\n0.30.20.50.3VQFN - 1 mm max height RGE0024B\nPLASTIC QUAD FLATPACK - NO LEAD\n4219013/A   05/2017PIN 1 INDEX AREA\n0.08 CSEATING PLANE\n16 13\n187 12\n24 19\n(OPTIONAL)PIN 1 ID0.1 C A B\n0.05EXPOSEDTHERMAL PAD\n25 SYMM\nSYMM\nNOTES: 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing    per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.SCALE  3.000\nDETAIL\nOPTIONAL TERMINAL\nTYPICAL\nwww.ti.comEXAMPLE BOARD LAYOUT\n0.07 MIN\nALL AROUND0.07 MAX\nALL AROUND24X (0.25)24X (0.6)\n(0.2) TYP\nVIA20X (0.5)(3.8)\n(3.8)(2.45)\n(R0.05)\nTYP\n(0.975) TYPVQFN - 1 mm max height RGE0024B\nPLASTIC QUAD FLATPACK - NO LEAD\n4219013/A   05/2017SYMM\n1\n6\n7 12131819 24\nSYMM\nLAND PATTERN EXAMPLE\nEXPOSED METAL SHOWN\nSCALE:15X\nNOTES: (continued)\n 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature    number SLUA271 (www.ti.com/lit/slua271).5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown    on this view. It is recommended that vias under paste be filled, plugged or tented.25\nSOLDER MASKOPENING\nMETAL UNDERSOLDER MASK\nSOLDER MASK\nDEFINEDEXPOSED\nMETALMETAL\nSOLDER MASKOPENING\nSOLDER MASK DETAILSNON SOLDER MASK\nDEFINED\n(PREFERRED)EXPOSED\nMETAL\nwww.ti.comEXAMPLE STENCIL DESIGN\n24X (0.6)\n24X (0.25)\n20X (0.5)\n(3.8)(3.8)4X ( 1.08)\n(0.64)\nTYP(0.64) TYP\n(R0.05) TYPVQFN - 1 mm max height RGE0024B\nPLASTIC QUAD FLATPACK - NO LEAD\n4219013/A   05/2017\nNOTES: (continued)\n 6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate   design recommendations.  25\nSYMMMETALTYP\nSOLDER PASTE EXAMPLE\nBASED ON 0.125 mm THICK STENCIL\n \nEXPOSED PAD 25\n78% PRINTED SOLDER COVERAGE BY AREA UNDER PACKAGE\nSCALE:20XSYMM1\n6\n7 12131819 24\nIMPORTANT NOTICE AND DISCLAIMER\nTI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE \nDESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” \nAND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY \nIMPLIED WARRANTIES OF MERCHANTABILIT Y, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD \nPARTY INTELLECTUAL PROPERTY RIGHTS.\nThese resources are intended for skilled developers designing with TI products. Y ou are solely responsible for (1) selecting the appropriate \nTI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable \nstandards, and any other safety, security, regulatory or other requirements.\nThese resources are subject to change without notice. TI grants you permission to use these resources only for development of an \napplication that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license \nis granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for , and you \nwill fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these \nresources.\nTI’s products are provided subject to TI’s Terms of Sale or other applicable terms available either on ti.com  or provided in conjunction with \nsuch TI products. TI’s provision of these resources does not expand or otherwise alter TI’s applicable warranties or warranty disclaimers for \nTI products.\nTI objects to and rejects any additional or different terms you may have proposed. IMPORTANT NOTICE\nMailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265\nCopyright © 202 3, Texas Instruments Incorporated\n'}]
!==============================================================================!
### Component Summary: TPS24771RGET

**Key Characteristics and Specifications:**

- **Voltage Ratings:**
  - Operating Voltage: 2.5V to 18V
  - Absolute Maximum Voltage: 30V

- **Current Ratings:**
  - Programmable Current Limit: ±5% at 10mV
  - Maximum Output Current: 20A

- **Power Consumption:**
  - Supply Current (IQON): 2.95 mA (typical) when device is on.

- **Operating Temperature Range:**
  - Junction Temperature (TJ): -40°C to 125°C

- **Package Type:**
  - 24-pin QFN (RGE)

- **Special Features:**
  - Programmable protection settings including current limit, fast trip, and fault timer.
  - Dual timers for inrush and fault conditions.
  - Analog current monitor with 1% accuracy at 25mV.
  - Status flags for faults and power good indication.
  - Fast trip response time and programmable safe operating area (SOA) protection.

- **Moisture Sensitive Level (MSL):**
  - MSL Level 2, according to JEDEC J-STD-020E.

**Description:**
The TPS24771RGET is a high-performance analog Hot Swap controller designed for systems operating between 2.5V and 18V. Its primary function is to manage the safe insertion and removal of circuit boards in live systems, protecting against overcurrent and fault conditions. The device features programmable current limits and fault timers, allowing for flexible design configurations tailored to specific application needs.

**Typical Applications:**
- **Enterprise Storage Systems:** Ensures safe operation during hot-swapping of drives.
- **Enterprise Servers:** Protects server components during power cycling and maintenance.
- **Networking Cards:** Facilitates safe insertion/removal of network interface cards in live systems.
- **Power Management:** Provides robust protection for power distribution in various electronic systems.

The TPS24771RGET is particularly suited for applications requiring high availability and reliability, where isolating faults is critical to maintaining system integrity. Its programmable features allow designers to customize the device to meet specific operational requirements, making it a versatile choice for modern electronic designs.