Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sat Jul 24 19:58:20 2021
| Host         : DESKTOP-P9KU36P running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a50ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (20)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (40)
5. checking no_input_delay (2)
6. checking no_output_delay (21)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (20)
-------------------------
 There are 20 register/latch pins with no clock driven by root clock pin: PS2_CLK (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (40)
-------------------------------------------------
 There are 40 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (21)
--------------------------------
 There are 21 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     26.930        0.000                      0                   73        0.239        0.000                      0                   73        3.000        0.000                       0                   105  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock            Waveform(ns)       Period(ns)      Frequency(MHz)
-----            ------------       ----------      --------------
sys_clk_pin      {0.000 5.000}      10.000          100.000         
  clk_fb         {0.000 25.000}     50.000          20.000          
  clk_pix_unbuf  {0.000 19.841}     39.683          25.200          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                        3.000        0.000                       0                     1  
  clk_fb                                                                                                                                                          48.751        0.000                       0                     2  
  clk_pix_unbuf       26.930        0.000                      0                   73        0.239        0.000                      0                   73       19.341        0.000                       0                   102  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100m }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  clkk/MMCME2_BASE_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y1  clkk/MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  clkk/MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  clkk/MMCME2_BASE_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  clkk/MMCME2_BASE_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  clkk/MMCME2_BASE_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_fb
  To Clock:  clk_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       48.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fb
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clkk/MMCME2_BASE_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y1  clkk/MMCME2_BASE_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y1  clkk/MMCME2_BASE_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y1  clkk/MMCME2_BASE_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y1  clkk/MMCME2_BASE_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_pix_unbuf
  To Clock:  clk_pix_unbuf

Setup :            0  Failing Endpoints,  Worst Slack       26.930ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.239ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.341ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             26.930ns  (required time - arrival time)
  Source:                 dispp/sx_reg[0]_rep__2/C
                            (rising edge-triggered cell FDRE clocked by clk_pix_unbuf  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            draww/vga_g_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_pix_unbuf  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_pix_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.683ns  (clk_pix_unbuf rise@39.683ns - clk_pix_unbuf rise@0.000ns)
  Data Path Delay:        11.970ns  (logic 2.518ns (21.037%)  route 9.452ns (78.963%))
  Logic Levels:           8  (CARRY4=1 LUT2=1 LUT5=1 LUT6=2 MUXF7=1 MUXF8=2)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.770ns = ( 45.453 - 39.683 ) 
    Source Clock Delay      (SCD):    6.135ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.437ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pix_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_100m
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_100m_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.722    clkk/clk_100m_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.810 r  clkk/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.471    clkk/clk_pix_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.567 r  clkk/bufg_clk/O
                         net (fo=100, routed)         1.567     6.135    dispp/clk_pix
    SLICE_X37Y43         FDRE                                         r  dispp/sx_reg[0]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y43         FDRE (Prop_fdre_C_Q)         0.456     6.591 r  dispp/sx_reg[0]_rep__2/Q
                         net (fo=105, routed)         1.028     7.618    dispp/sx_reg[0]_rep__2_0
    SLICE_X39Y41         LUT2 (Prop_lut2_I0_O)        0.124     7.742 r  dispp/q_draw1_carry_i_4/O
                         net (fo=1, routed)           0.000     7.742    draww/vga_r_reg[0]_i_325_0[0]
    SLICE_X39Y41         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     8.166 r  draww/q_draw1_carry/O[1]
                         net (fo=128, routed)         3.739    11.906    dispp/vga_r_reg[0]_i_26_0[1]
    SLICE_X9Y14          MUXF8 (Prop_muxf8_S_O)       0.452    12.358 r  dispp/vga_r_reg[0]_i_189/O
                         net (fo=1, routed)           2.097    14.454    dispp/vga_r_reg[0]_i_189_n_0
    SLICE_X39Y35         LUT6 (Prop_lut6_I1_O)        0.316    14.770 r  dispp/vga_r[0]_i_66/O
                         net (fo=1, routed)           0.000    14.770    dispp/vga_r[0]_i_66_n_0
    SLICE_X39Y35         MUXF7 (Prop_muxf7_I0_O)      0.212    14.982 r  dispp/vga_r_reg[0]_i_33/O
                         net (fo=1, routed)           0.000    14.982    dispp/vga_r_reg[0]_i_33_n_0
    SLICE_X39Y35         MUXF8 (Prop_muxf8_I1_O)      0.094    15.076 r  dispp/vga_r_reg[0]_i_15/O
                         net (fo=1, routed)           0.780    15.857    draww/vga_r_reg[0]_6
    SLICE_X40Y42         LUT5 (Prop_lut5_I2_O)        0.316    16.173 r  draww/vga_r[0]_i_6/O
                         net (fo=2, routed)           0.955    17.127    draww/vga_r[0]_i_6_n_0
    SLICE_X42Y44         LUT6 (Prop_lut6_I2_O)        0.124    17.251 r  draww/vga_g[3]_i_1/O
                         net (fo=4, routed)           0.853    18.104    draww/vga_g[3]_i_1_n_0
    SLICE_X44Y54         FDRE                                         r  draww/vga_g_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pix_unbuf rise edge)
                                                     39.683    39.683 r  
    E3                                                0.000    39.683 r  clk_100m (IN)
                         net (fo=0)                   0.000    39.683    clk_100m
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.101 r  clk_100m_IBUF_inst/O
                         net (fo=1, routed)           1.162    42.263    clkk/clk_100m_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    42.346 r  clkk/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581    43.927    clkk/clk_pix_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    44.018 r  clkk/bufg_clk/O
                         net (fo=100, routed)         1.435    45.453    draww/clk_pix
    SLICE_X44Y54         FDRE                                         r  draww/vga_g_reg[3]/C
                         clock pessimism              0.232    45.685    
                         clock uncertainty           -0.221    45.463    
    SLICE_X44Y54         FDRE (Setup_fdre_C_R)       -0.429    45.034    draww/vga_g_reg[3]
  -------------------------------------------------------------------
                         required time                         45.034    
                         arrival time                         -18.104    
  -------------------------------------------------------------------
                         slack                                 26.930    

Slack (MET) :             26.930ns  (required time - arrival time)
  Source:                 dispp/sx_reg[0]_rep__2/C
                            (rising edge-triggered cell FDRE clocked by clk_pix_unbuf  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            draww/vga_g_reg[3]_lopt_replica/R
                            (rising edge-triggered cell FDRE clocked by clk_pix_unbuf  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_pix_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.683ns  (clk_pix_unbuf rise@39.683ns - clk_pix_unbuf rise@0.000ns)
  Data Path Delay:        11.970ns  (logic 2.518ns (21.037%)  route 9.452ns (78.963%))
  Logic Levels:           8  (CARRY4=1 LUT2=1 LUT5=1 LUT6=2 MUXF7=1 MUXF8=2)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.770ns = ( 45.453 - 39.683 ) 
    Source Clock Delay      (SCD):    6.135ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.437ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pix_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_100m
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_100m_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.722    clkk/clk_100m_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.810 r  clkk/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.471    clkk/clk_pix_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.567 r  clkk/bufg_clk/O
                         net (fo=100, routed)         1.567     6.135    dispp/clk_pix
    SLICE_X37Y43         FDRE                                         r  dispp/sx_reg[0]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y43         FDRE (Prop_fdre_C_Q)         0.456     6.591 r  dispp/sx_reg[0]_rep__2/Q
                         net (fo=105, routed)         1.028     7.618    dispp/sx_reg[0]_rep__2_0
    SLICE_X39Y41         LUT2 (Prop_lut2_I0_O)        0.124     7.742 r  dispp/q_draw1_carry_i_4/O
                         net (fo=1, routed)           0.000     7.742    draww/vga_r_reg[0]_i_325_0[0]
    SLICE_X39Y41         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     8.166 r  draww/q_draw1_carry/O[1]
                         net (fo=128, routed)         3.739    11.906    dispp/vga_r_reg[0]_i_26_0[1]
    SLICE_X9Y14          MUXF8 (Prop_muxf8_S_O)       0.452    12.358 r  dispp/vga_r_reg[0]_i_189/O
                         net (fo=1, routed)           2.097    14.454    dispp/vga_r_reg[0]_i_189_n_0
    SLICE_X39Y35         LUT6 (Prop_lut6_I1_O)        0.316    14.770 r  dispp/vga_r[0]_i_66/O
                         net (fo=1, routed)           0.000    14.770    dispp/vga_r[0]_i_66_n_0
    SLICE_X39Y35         MUXF7 (Prop_muxf7_I0_O)      0.212    14.982 r  dispp/vga_r_reg[0]_i_33/O
                         net (fo=1, routed)           0.000    14.982    dispp/vga_r_reg[0]_i_33_n_0
    SLICE_X39Y35         MUXF8 (Prop_muxf8_I1_O)      0.094    15.076 r  dispp/vga_r_reg[0]_i_15/O
                         net (fo=1, routed)           0.780    15.857    draww/vga_r_reg[0]_6
    SLICE_X40Y42         LUT5 (Prop_lut5_I2_O)        0.316    16.173 r  draww/vga_r[0]_i_6/O
                         net (fo=2, routed)           0.955    17.127    draww/vga_r[0]_i_6_n_0
    SLICE_X42Y44         LUT6 (Prop_lut6_I2_O)        0.124    17.251 r  draww/vga_g[3]_i_1/O
                         net (fo=4, routed)           0.853    18.104    draww/vga_g[3]_i_1_n_0
    SLICE_X44Y54         FDRE                                         r  draww/vga_g_reg[3]_lopt_replica/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pix_unbuf rise edge)
                                                     39.683    39.683 r  
    E3                                                0.000    39.683 r  clk_100m (IN)
                         net (fo=0)                   0.000    39.683    clk_100m
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.101 r  clk_100m_IBUF_inst/O
                         net (fo=1, routed)           1.162    42.263    clkk/clk_100m_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    42.346 r  clkk/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581    43.927    clkk/clk_pix_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    44.018 r  clkk/bufg_clk/O
                         net (fo=100, routed)         1.435    45.453    draww/clk_pix
    SLICE_X44Y54         FDRE                                         r  draww/vga_g_reg[3]_lopt_replica/C
                         clock pessimism              0.232    45.685    
                         clock uncertainty           -0.221    45.463    
    SLICE_X44Y54         FDRE (Setup_fdre_C_R)       -0.429    45.034    draww/vga_g_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         45.034    
                         arrival time                         -18.104    
  -------------------------------------------------------------------
                         slack                                 26.930    

Slack (MET) :             26.930ns  (required time - arrival time)
  Source:                 dispp/sx_reg[0]_rep__2/C
                            (rising edge-triggered cell FDRE clocked by clk_pix_unbuf  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            draww/vga_g_reg[3]_lopt_replica_2/R
                            (rising edge-triggered cell FDRE clocked by clk_pix_unbuf  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_pix_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.683ns  (clk_pix_unbuf rise@39.683ns - clk_pix_unbuf rise@0.000ns)
  Data Path Delay:        11.970ns  (logic 2.518ns (21.037%)  route 9.452ns (78.963%))
  Logic Levels:           8  (CARRY4=1 LUT2=1 LUT5=1 LUT6=2 MUXF7=1 MUXF8=2)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.770ns = ( 45.453 - 39.683 ) 
    Source Clock Delay      (SCD):    6.135ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.437ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pix_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_100m
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_100m_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.722    clkk/clk_100m_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.810 r  clkk/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.471    clkk/clk_pix_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.567 r  clkk/bufg_clk/O
                         net (fo=100, routed)         1.567     6.135    dispp/clk_pix
    SLICE_X37Y43         FDRE                                         r  dispp/sx_reg[0]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y43         FDRE (Prop_fdre_C_Q)         0.456     6.591 r  dispp/sx_reg[0]_rep__2/Q
                         net (fo=105, routed)         1.028     7.618    dispp/sx_reg[0]_rep__2_0
    SLICE_X39Y41         LUT2 (Prop_lut2_I0_O)        0.124     7.742 r  dispp/q_draw1_carry_i_4/O
                         net (fo=1, routed)           0.000     7.742    draww/vga_r_reg[0]_i_325_0[0]
    SLICE_X39Y41         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     8.166 r  draww/q_draw1_carry/O[1]
                         net (fo=128, routed)         3.739    11.906    dispp/vga_r_reg[0]_i_26_0[1]
    SLICE_X9Y14          MUXF8 (Prop_muxf8_S_O)       0.452    12.358 r  dispp/vga_r_reg[0]_i_189/O
                         net (fo=1, routed)           2.097    14.454    dispp/vga_r_reg[0]_i_189_n_0
    SLICE_X39Y35         LUT6 (Prop_lut6_I1_O)        0.316    14.770 r  dispp/vga_r[0]_i_66/O
                         net (fo=1, routed)           0.000    14.770    dispp/vga_r[0]_i_66_n_0
    SLICE_X39Y35         MUXF7 (Prop_muxf7_I0_O)      0.212    14.982 r  dispp/vga_r_reg[0]_i_33/O
                         net (fo=1, routed)           0.000    14.982    dispp/vga_r_reg[0]_i_33_n_0
    SLICE_X39Y35         MUXF8 (Prop_muxf8_I1_O)      0.094    15.076 r  dispp/vga_r_reg[0]_i_15/O
                         net (fo=1, routed)           0.780    15.857    draww/vga_r_reg[0]_6
    SLICE_X40Y42         LUT5 (Prop_lut5_I2_O)        0.316    16.173 r  draww/vga_r[0]_i_6/O
                         net (fo=2, routed)           0.955    17.127    draww/vga_r[0]_i_6_n_0
    SLICE_X42Y44         LUT6 (Prop_lut6_I2_O)        0.124    17.251 r  draww/vga_g[3]_i_1/O
                         net (fo=4, routed)           0.853    18.104    draww/vga_g[3]_i_1_n_0
    SLICE_X44Y54         FDRE                                         r  draww/vga_g_reg[3]_lopt_replica_2/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pix_unbuf rise edge)
                                                     39.683    39.683 r  
    E3                                                0.000    39.683 r  clk_100m (IN)
                         net (fo=0)                   0.000    39.683    clk_100m
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.101 r  clk_100m_IBUF_inst/O
                         net (fo=1, routed)           1.162    42.263    clkk/clk_100m_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    42.346 r  clkk/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581    43.927    clkk/clk_pix_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    44.018 r  clkk/bufg_clk/O
                         net (fo=100, routed)         1.435    45.453    draww/clk_pix
    SLICE_X44Y54         FDRE                                         r  draww/vga_g_reg[3]_lopt_replica_2/C
                         clock pessimism              0.232    45.685    
                         clock uncertainty           -0.221    45.463    
    SLICE_X44Y54         FDRE (Setup_fdre_C_R)       -0.429    45.034    draww/vga_g_reg[3]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         45.034    
                         arrival time                         -18.104    
  -------------------------------------------------------------------
                         slack                                 26.930    

Slack (MET) :             26.930ns  (required time - arrival time)
  Source:                 dispp/sx_reg[0]_rep__2/C
                            (rising edge-triggered cell FDRE clocked by clk_pix_unbuf  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            draww/vga_g_reg[3]_lopt_replica_3/R
                            (rising edge-triggered cell FDRE clocked by clk_pix_unbuf  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_pix_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.683ns  (clk_pix_unbuf rise@39.683ns - clk_pix_unbuf rise@0.000ns)
  Data Path Delay:        11.970ns  (logic 2.518ns (21.037%)  route 9.452ns (78.963%))
  Logic Levels:           8  (CARRY4=1 LUT2=1 LUT5=1 LUT6=2 MUXF7=1 MUXF8=2)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.770ns = ( 45.453 - 39.683 ) 
    Source Clock Delay      (SCD):    6.135ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.437ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pix_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_100m
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_100m_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.722    clkk/clk_100m_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.810 r  clkk/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.471    clkk/clk_pix_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.567 r  clkk/bufg_clk/O
                         net (fo=100, routed)         1.567     6.135    dispp/clk_pix
    SLICE_X37Y43         FDRE                                         r  dispp/sx_reg[0]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y43         FDRE (Prop_fdre_C_Q)         0.456     6.591 r  dispp/sx_reg[0]_rep__2/Q
                         net (fo=105, routed)         1.028     7.618    dispp/sx_reg[0]_rep__2_0
    SLICE_X39Y41         LUT2 (Prop_lut2_I0_O)        0.124     7.742 r  dispp/q_draw1_carry_i_4/O
                         net (fo=1, routed)           0.000     7.742    draww/vga_r_reg[0]_i_325_0[0]
    SLICE_X39Y41         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     8.166 r  draww/q_draw1_carry/O[1]
                         net (fo=128, routed)         3.739    11.906    dispp/vga_r_reg[0]_i_26_0[1]
    SLICE_X9Y14          MUXF8 (Prop_muxf8_S_O)       0.452    12.358 r  dispp/vga_r_reg[0]_i_189/O
                         net (fo=1, routed)           2.097    14.454    dispp/vga_r_reg[0]_i_189_n_0
    SLICE_X39Y35         LUT6 (Prop_lut6_I1_O)        0.316    14.770 r  dispp/vga_r[0]_i_66/O
                         net (fo=1, routed)           0.000    14.770    dispp/vga_r[0]_i_66_n_0
    SLICE_X39Y35         MUXF7 (Prop_muxf7_I0_O)      0.212    14.982 r  dispp/vga_r_reg[0]_i_33/O
                         net (fo=1, routed)           0.000    14.982    dispp/vga_r_reg[0]_i_33_n_0
    SLICE_X39Y35         MUXF8 (Prop_muxf8_I1_O)      0.094    15.076 r  dispp/vga_r_reg[0]_i_15/O
                         net (fo=1, routed)           0.780    15.857    draww/vga_r_reg[0]_6
    SLICE_X40Y42         LUT5 (Prop_lut5_I2_O)        0.316    16.173 r  draww/vga_r[0]_i_6/O
                         net (fo=2, routed)           0.955    17.127    draww/vga_r[0]_i_6_n_0
    SLICE_X42Y44         LUT6 (Prop_lut6_I2_O)        0.124    17.251 r  draww/vga_g[3]_i_1/O
                         net (fo=4, routed)           0.853    18.104    draww/vga_g[3]_i_1_n_0
    SLICE_X44Y54         FDRE                                         r  draww/vga_g_reg[3]_lopt_replica_3/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pix_unbuf rise edge)
                                                     39.683    39.683 r  
    E3                                                0.000    39.683 r  clk_100m (IN)
                         net (fo=0)                   0.000    39.683    clk_100m
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.101 r  clk_100m_IBUF_inst/O
                         net (fo=1, routed)           1.162    42.263    clkk/clk_100m_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    42.346 r  clkk/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581    43.927    clkk/clk_pix_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    44.018 r  clkk/bufg_clk/O
                         net (fo=100, routed)         1.435    45.453    draww/clk_pix
    SLICE_X44Y54         FDRE                                         r  draww/vga_g_reg[3]_lopt_replica_3/C
                         clock pessimism              0.232    45.685    
                         clock uncertainty           -0.221    45.463    
    SLICE_X44Y54         FDRE (Setup_fdre_C_R)       -0.429    45.034    draww/vga_g_reg[3]_lopt_replica_3
  -------------------------------------------------------------------
                         required time                         45.034    
                         arrival time                         -18.104    
  -------------------------------------------------------------------
                         slack                                 26.930    

Slack (MET) :             28.066ns  (required time - arrival time)
  Source:                 dispp/sx_reg[0]_rep__2/C
                            (rising edge-triggered cell FDRE clocked by clk_pix_unbuf  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            draww/vga_r_reg[0]_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by clk_pix_unbuf  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_pix_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.683ns  (clk_pix_unbuf rise@39.683ns - clk_pix_unbuf rise@0.000ns)
  Data Path Delay:        11.330ns  (logic 2.521ns (22.251%)  route 8.809ns (77.749%))
  Logic Levels:           9  (CARRY4=1 LUT2=1 LUT5=2 LUT6=1 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.786ns = ( 45.468 - 39.683 ) 
    Source Clock Delay      (SCD):    6.135ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.437ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pix_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_100m
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_100m_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.722    clkk/clk_100m_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.810 r  clkk/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.471    clkk/clk_pix_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.567 r  clkk/bufg_clk/O
                         net (fo=100, routed)         1.567     6.135    dispp/clk_pix
    SLICE_X37Y43         FDRE                                         r  dispp/sx_reg[0]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y43         FDRE (Prop_fdre_C_Q)         0.456     6.591 r  dispp/sx_reg[0]_rep__2/Q
                         net (fo=105, routed)         1.028     7.618    dispp/sx_reg[0]_rep__2_0
    SLICE_X39Y41         LUT2 (Prop_lut2_I0_O)        0.124     7.742 r  dispp/q_draw1_carry_i_4/O
                         net (fo=1, routed)           0.000     7.742    draww/vga_r_reg[0]_i_325_0[0]
    SLICE_X39Y41         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     7.989 r  draww/q_draw1_carry/O[0]
                         net (fo=256, routed)         3.699    11.689    dispp/vga_r_reg[0]_i_26_0[0]
    SLICE_X8Y17          MUXF7 (Prop_muxf7_S_O)       0.489    12.178 r  dispp/vga_r_reg[0]_i_270/O
                         net (fo=1, routed)           0.000    12.178    dispp/vga_r_reg[0]_i_270_n_0
    SLICE_X8Y17          MUXF8 (Prop_muxf8_I0_O)      0.098    12.276 r  dispp/vga_r_reg[0]_i_105/O
                         net (fo=1, routed)           1.919    14.194    dispp/vga_r_reg[0]_i_105_n_0
    SLICE_X38Y35         LUT6 (Prop_lut6_I1_O)        0.319    14.513 r  dispp/vga_r[0]_i_45/O
                         net (fo=1, routed)           0.000    14.513    dispp/vga_r[0]_i_45_n_0
    SLICE_X38Y35         MUXF7 (Prop_muxf7_I1_O)      0.247    14.760 r  dispp/vga_r_reg[0]_i_22/O
                         net (fo=1, routed)           0.000    14.760    dispp/vga_r_reg[0]_i_22_n_0
    SLICE_X38Y35         MUXF8 (Prop_muxf8_I0_O)      0.098    14.858 r  dispp/vga_r_reg[0]_i_10/O
                         net (fo=1, routed)           0.805    15.663    draww/vga_r_reg[0]_1
    SLICE_X38Y42         LUT5 (Prop_lut5_I0_O)        0.319    15.982 r  draww/vga_r[0]_i_4/O
                         net (fo=2, routed)           0.968    16.949    draww/vga_r[0]_i_4_n_0
    SLICE_X42Y44         LUT5 (Prop_lut5_I1_O)        0.124    17.073 r  draww/vga_r[0]_i_2/O
                         net (fo=4, routed)           0.391    17.465    draww/q_draw
    SLICE_X42Y44         FDRE                                         r  draww/vga_r_reg[0]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pix_unbuf rise edge)
                                                     39.683    39.683 r  
    E3                                                0.000    39.683 r  clk_100m (IN)
                         net (fo=0)                   0.000    39.683    clk_100m
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.101 r  clk_100m_IBUF_inst/O
                         net (fo=1, routed)           1.162    42.263    clkk/clk_100m_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    42.346 r  clkk/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581    43.927    clkk/clk_pix_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    44.018 r  clkk/bufg_clk/O
                         net (fo=100, routed)         1.450    45.468    draww/clk_pix
    SLICE_X42Y44         FDRE                                         r  draww/vga_r_reg[0]_lopt_replica_2/C
                         clock pessimism              0.311    45.779    
                         clock uncertainty           -0.221    45.558    
    SLICE_X42Y44         FDRE (Setup_fdre_C_D)       -0.028    45.530    draww/vga_r_reg[0]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         45.530    
                         arrival time                         -17.465    
  -------------------------------------------------------------------
                         slack                                 28.066    

Slack (MET) :             28.088ns  (required time - arrival time)
  Source:                 dispp/sx_reg[0]_rep__2/C
                            (rising edge-triggered cell FDRE clocked by clk_pix_unbuf  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            draww/vga_r_reg[0]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_pix_unbuf  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_pix_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.683ns  (clk_pix_unbuf rise@39.683ns - clk_pix_unbuf rise@0.000ns)
  Data Path Delay:        11.290ns  (logic 2.521ns (22.329%)  route 8.769ns (77.671%))
  Logic Levels:           9  (CARRY4=1 LUT2=1 LUT5=2 LUT6=1 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.786ns = ( 45.468 - 39.683 ) 
    Source Clock Delay      (SCD):    6.135ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.437ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pix_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_100m
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_100m_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.722    clkk/clk_100m_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.810 r  clkk/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.471    clkk/clk_pix_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.567 r  clkk/bufg_clk/O
                         net (fo=100, routed)         1.567     6.135    dispp/clk_pix
    SLICE_X37Y43         FDRE                                         r  dispp/sx_reg[0]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y43         FDRE (Prop_fdre_C_Q)         0.456     6.591 r  dispp/sx_reg[0]_rep__2/Q
                         net (fo=105, routed)         1.028     7.618    dispp/sx_reg[0]_rep__2_0
    SLICE_X39Y41         LUT2 (Prop_lut2_I0_O)        0.124     7.742 r  dispp/q_draw1_carry_i_4/O
                         net (fo=1, routed)           0.000     7.742    draww/vga_r_reg[0]_i_325_0[0]
    SLICE_X39Y41         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     7.989 r  draww/q_draw1_carry/O[0]
                         net (fo=256, routed)         3.699    11.689    dispp/vga_r_reg[0]_i_26_0[0]
    SLICE_X8Y17          MUXF7 (Prop_muxf7_S_O)       0.489    12.178 r  dispp/vga_r_reg[0]_i_270/O
                         net (fo=1, routed)           0.000    12.178    dispp/vga_r_reg[0]_i_270_n_0
    SLICE_X8Y17          MUXF8 (Prop_muxf8_I0_O)      0.098    12.276 r  dispp/vga_r_reg[0]_i_105/O
                         net (fo=1, routed)           1.919    14.194    dispp/vga_r_reg[0]_i_105_n_0
    SLICE_X38Y35         LUT6 (Prop_lut6_I1_O)        0.319    14.513 r  dispp/vga_r[0]_i_45/O
                         net (fo=1, routed)           0.000    14.513    dispp/vga_r[0]_i_45_n_0
    SLICE_X38Y35         MUXF7 (Prop_muxf7_I1_O)      0.247    14.760 r  dispp/vga_r_reg[0]_i_22/O
                         net (fo=1, routed)           0.000    14.760    dispp/vga_r_reg[0]_i_22_n_0
    SLICE_X38Y35         MUXF8 (Prop_muxf8_I0_O)      0.098    14.858 r  dispp/vga_r_reg[0]_i_10/O
                         net (fo=1, routed)           0.805    15.663    draww/vga_r_reg[0]_1
    SLICE_X38Y42         LUT5 (Prop_lut5_I0_O)        0.319    15.982 r  draww/vga_r[0]_i_4/O
                         net (fo=2, routed)           0.968    16.949    draww/vga_r[0]_i_4_n_0
    SLICE_X42Y44         LUT5 (Prop_lut5_I1_O)        0.124    17.073 r  draww/vga_r[0]_i_2/O
                         net (fo=4, routed)           0.352    17.425    draww/q_draw
    SLICE_X42Y44         FDRE                                         r  draww/vga_r_reg[0]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pix_unbuf rise edge)
                                                     39.683    39.683 r  
    E3                                                0.000    39.683 r  clk_100m (IN)
                         net (fo=0)                   0.000    39.683    clk_100m
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.101 r  clk_100m_IBUF_inst/O
                         net (fo=1, routed)           1.162    42.263    clkk/clk_100m_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    42.346 r  clkk/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581    43.927    clkk/clk_pix_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    44.018 r  clkk/bufg_clk/O
                         net (fo=100, routed)         1.450    45.468    draww/clk_pix
    SLICE_X42Y44         FDRE                                         r  draww/vga_r_reg[0]_lopt_replica/C
                         clock pessimism              0.311    45.779    
                         clock uncertainty           -0.221    45.558    
    SLICE_X42Y44         FDRE (Setup_fdre_C_D)       -0.045    45.513    draww/vga_r_reg[0]_lopt_replica
  -------------------------------------------------------------------
                         required time                         45.513    
                         arrival time                         -17.425    
  -------------------------------------------------------------------
                         slack                                 28.088    

Slack (MET) :             28.102ns  (required time - arrival time)
  Source:                 dispp/sx_reg[0]_rep__2/C
                            (rising edge-triggered cell FDRE clocked by clk_pix_unbuf  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            draww/vga_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pix_unbuf  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_pix_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.683ns  (clk_pix_unbuf rise@39.683ns - clk_pix_unbuf rise@0.000ns)
  Data Path Delay:        11.290ns  (logic 2.521ns (22.329%)  route 8.769ns (77.671%))
  Logic Levels:           9  (CARRY4=1 LUT2=1 LUT5=2 LUT6=1 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.786ns = ( 45.468 - 39.683 ) 
    Source Clock Delay      (SCD):    6.135ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.437ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pix_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_100m
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_100m_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.722    clkk/clk_100m_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.810 r  clkk/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.471    clkk/clk_pix_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.567 r  clkk/bufg_clk/O
                         net (fo=100, routed)         1.567     6.135    dispp/clk_pix
    SLICE_X37Y43         FDRE                                         r  dispp/sx_reg[0]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y43         FDRE (Prop_fdre_C_Q)         0.456     6.591 r  dispp/sx_reg[0]_rep__2/Q
                         net (fo=105, routed)         1.028     7.618    dispp/sx_reg[0]_rep__2_0
    SLICE_X39Y41         LUT2 (Prop_lut2_I0_O)        0.124     7.742 r  dispp/q_draw1_carry_i_4/O
                         net (fo=1, routed)           0.000     7.742    draww/vga_r_reg[0]_i_325_0[0]
    SLICE_X39Y41         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     7.989 r  draww/q_draw1_carry/O[0]
                         net (fo=256, routed)         3.699    11.689    dispp/vga_r_reg[0]_i_26_0[0]
    SLICE_X8Y17          MUXF7 (Prop_muxf7_S_O)       0.489    12.178 r  dispp/vga_r_reg[0]_i_270/O
                         net (fo=1, routed)           0.000    12.178    dispp/vga_r_reg[0]_i_270_n_0
    SLICE_X8Y17          MUXF8 (Prop_muxf8_I0_O)      0.098    12.276 r  dispp/vga_r_reg[0]_i_105/O
                         net (fo=1, routed)           1.919    14.194    dispp/vga_r_reg[0]_i_105_n_0
    SLICE_X38Y35         LUT6 (Prop_lut6_I1_O)        0.319    14.513 r  dispp/vga_r[0]_i_45/O
                         net (fo=1, routed)           0.000    14.513    dispp/vga_r[0]_i_45_n_0
    SLICE_X38Y35         MUXF7 (Prop_muxf7_I1_O)      0.247    14.760 r  dispp/vga_r_reg[0]_i_22/O
                         net (fo=1, routed)           0.000    14.760    dispp/vga_r_reg[0]_i_22_n_0
    SLICE_X38Y35         MUXF8 (Prop_muxf8_I0_O)      0.098    14.858 r  dispp/vga_r_reg[0]_i_10/O
                         net (fo=1, routed)           0.805    15.663    draww/vga_r_reg[0]_1
    SLICE_X38Y42         LUT5 (Prop_lut5_I0_O)        0.319    15.982 r  draww/vga_r[0]_i_4/O
                         net (fo=2, routed)           0.968    16.949    draww/vga_r[0]_i_4_n_0
    SLICE_X42Y44         LUT5 (Prop_lut5_I1_O)        0.124    17.073 r  draww/vga_r[0]_i_2/O
                         net (fo=4, routed)           0.352    17.425    draww/q_draw
    SLICE_X42Y44         FDRE                                         r  draww/vga_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pix_unbuf rise edge)
                                                     39.683    39.683 r  
    E3                                                0.000    39.683 r  clk_100m (IN)
                         net (fo=0)                   0.000    39.683    clk_100m
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.101 r  clk_100m_IBUF_inst/O
                         net (fo=1, routed)           1.162    42.263    clkk/clk_100m_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    42.346 r  clkk/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581    43.927    clkk/clk_pix_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    44.018 r  clkk/bufg_clk/O
                         net (fo=100, routed)         1.450    45.468    draww/clk_pix
    SLICE_X42Y44         FDRE                                         r  draww/vga_r_reg[0]/C
                         clock pessimism              0.311    45.779    
                         clock uncertainty           -0.221    45.558    
    SLICE_X42Y44         FDRE (Setup_fdre_C_D)       -0.031    45.527    draww/vga_r_reg[0]
  -------------------------------------------------------------------
                         required time                         45.527    
                         arrival time                         -17.425    
  -------------------------------------------------------------------
                         slack                                 28.102    

Slack (MET) :             28.564ns  (required time - arrival time)
  Source:                 dispp/sx_reg[0]_rep__2/C
                            (rising edge-triggered cell FDRE clocked by clk_pix_unbuf  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            draww/vga_r_reg[0]_lopt_replica_3/D
                            (rising edge-triggered cell FDRE clocked by clk_pix_unbuf  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_pix_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.683ns  (clk_pix_unbuf rise@39.683ns - clk_pix_unbuf rise@0.000ns)
  Data Path Delay:        10.939ns  (logic 2.521ns (23.047%)  route 8.418ns (76.953%))
  Logic Levels:           9  (CARRY4=1 LUT2=1 LUT5=2 LUT6=1 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.786ns = ( 45.468 - 39.683 ) 
    Source Clock Delay      (SCD):    6.135ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.437ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pix_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_100m
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_100m_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.722    clkk/clk_100m_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.810 r  clkk/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.471    clkk/clk_pix_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.567 r  clkk/bufg_clk/O
                         net (fo=100, routed)         1.567     6.135    dispp/clk_pix
    SLICE_X37Y43         FDRE                                         r  dispp/sx_reg[0]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y43         FDRE (Prop_fdre_C_Q)         0.456     6.591 r  dispp/sx_reg[0]_rep__2/Q
                         net (fo=105, routed)         1.028     7.618    dispp/sx_reg[0]_rep__2_0
    SLICE_X39Y41         LUT2 (Prop_lut2_I0_O)        0.124     7.742 r  dispp/q_draw1_carry_i_4/O
                         net (fo=1, routed)           0.000     7.742    draww/vga_r_reg[0]_i_325_0[0]
    SLICE_X39Y41         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     7.989 r  draww/q_draw1_carry/O[0]
                         net (fo=256, routed)         3.699    11.689    dispp/vga_r_reg[0]_i_26_0[0]
    SLICE_X8Y17          MUXF7 (Prop_muxf7_S_O)       0.489    12.178 r  dispp/vga_r_reg[0]_i_270/O
                         net (fo=1, routed)           0.000    12.178    dispp/vga_r_reg[0]_i_270_n_0
    SLICE_X8Y17          MUXF8 (Prop_muxf8_I0_O)      0.098    12.276 r  dispp/vga_r_reg[0]_i_105/O
                         net (fo=1, routed)           1.919    14.194    dispp/vga_r_reg[0]_i_105_n_0
    SLICE_X38Y35         LUT6 (Prop_lut6_I1_O)        0.319    14.513 r  dispp/vga_r[0]_i_45/O
                         net (fo=1, routed)           0.000    14.513    dispp/vga_r[0]_i_45_n_0
    SLICE_X38Y35         MUXF7 (Prop_muxf7_I1_O)      0.247    14.760 r  dispp/vga_r_reg[0]_i_22/O
                         net (fo=1, routed)           0.000    14.760    dispp/vga_r_reg[0]_i_22_n_0
    SLICE_X38Y35         MUXF8 (Prop_muxf8_I0_O)      0.098    14.858 r  dispp/vga_r_reg[0]_i_10/O
                         net (fo=1, routed)           0.805    15.663    draww/vga_r_reg[0]_1
    SLICE_X38Y42         LUT5 (Prop_lut5_I0_O)        0.319    15.982 r  draww/vga_r[0]_i_4/O
                         net (fo=2, routed)           0.968    16.949    draww/vga_r[0]_i_4_n_0
    SLICE_X42Y44         LUT5 (Prop_lut5_I1_O)        0.124    17.073 r  draww/vga_r[0]_i_2/O
                         net (fo=4, routed)           0.000    17.073    draww/q_draw
    SLICE_X42Y44         FDRE                                         r  draww/vga_r_reg[0]_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pix_unbuf rise edge)
                                                     39.683    39.683 r  
    E3                                                0.000    39.683 r  clk_100m (IN)
                         net (fo=0)                   0.000    39.683    clk_100m
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.101 r  clk_100m_IBUF_inst/O
                         net (fo=1, routed)           1.162    42.263    clkk/clk_100m_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    42.346 r  clkk/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581    43.927    clkk/clk_pix_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    44.018 r  clkk/bufg_clk/O
                         net (fo=100, routed)         1.450    45.468    draww/clk_pix
    SLICE_X42Y44         FDRE                                         r  draww/vga_r_reg[0]_lopt_replica_3/C
                         clock pessimism              0.311    45.779    
                         clock uncertainty           -0.221    45.558    
    SLICE_X42Y44         FDRE (Setup_fdre_C_D)        0.079    45.637    draww/vga_r_reg[0]_lopt_replica_3
  -------------------------------------------------------------------
                         required time                         45.637    
                         arrival time                         -17.073    
  -------------------------------------------------------------------
                         slack                                 28.564    

Slack (MET) :             35.356ns  (required time - arrival time)
  Source:                 dispp/sy_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pix_unbuf  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            dispp/sy_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_pix_unbuf  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_pix_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.683ns  (clk_pix_unbuf rise@39.683ns - clk_pix_unbuf rise@0.000ns)
  Data Path Delay:        4.141ns  (logic 1.392ns (33.612%)  route 2.749ns (66.388%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.784ns = ( 45.466 - 39.683 ) 
    Source Clock Delay      (SCD):    6.136ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.437ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pix_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_100m
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_100m_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.722    clkk/clk_100m_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.810 r  clkk/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.471    clkk/clk_pix_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.567 r  clkk/bufg_clk/O
                         net (fo=100, routed)         1.568     6.136    dispp/clk_pix
    SLICE_X40Y44         FDRE                                         r  dispp/sy_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y44         FDRE (Prop_fdre_C_Q)         0.419     6.555 r  dispp/sy_reg[1]/Q
                         net (fo=18, routed)          0.925     7.480    dispp/sy[1]
    SLICE_X41Y44         LUT5 (Prop_lut5_I2_O)        0.327     7.807 r  dispp/sy[8]_i_2/O
                         net (fo=4, routed)           1.180     8.987    dispp/sy[8]_i_2_n_0
    SLICE_X39Y44         LUT5 (Prop_lut5_I0_O)        0.320     9.307 r  dispp/sy[9]_i_4/O
                         net (fo=1, routed)           0.645     9.951    dispp/sy[9]_i_4_n_0
    SLICE_X38Y44         LUT6 (Prop_lut6_I5_O)        0.326    10.277 r  dispp/sy[9]_i_2/O
                         net (fo=1, routed)           0.000    10.277    dispp/sy[9]_i_2_n_0
    SLICE_X38Y44         FDRE                                         r  dispp/sy_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pix_unbuf rise edge)
                                                     39.683    39.683 r  
    E3                                                0.000    39.683 r  clk_100m (IN)
                         net (fo=0)                   0.000    39.683    clk_100m
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.101 r  clk_100m_IBUF_inst/O
                         net (fo=1, routed)           1.162    42.263    clkk/clk_100m_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    42.346 r  clkk/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581    43.927    clkk/clk_pix_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    44.018 r  clkk/bufg_clk/O
                         net (fo=100, routed)         1.448    45.466    dispp/clk_pix
    SLICE_X38Y44         FDRE                                         r  dispp/sy_reg[9]/C
                         clock pessimism              0.311    45.777    
                         clock uncertainty           -0.221    45.556    
    SLICE_X38Y44         FDRE (Setup_fdre_C_D)        0.077    45.633    dispp/sy_reg[9]
  -------------------------------------------------------------------
                         required time                         45.633    
                         arrival time                         -10.277    
  -------------------------------------------------------------------
                         slack                                 35.356    

Slack (MET) :             35.622ns  (required time - arrival time)
  Source:                 dispp/sy_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pix_unbuf  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            dispp/sy_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_pix_unbuf  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_pix_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.683ns  (clk_pix_unbuf rise@39.683ns - clk_pix_unbuf rise@0.000ns)
  Data Path Delay:        3.570ns  (logic 1.100ns (30.814%)  route 2.470ns (69.186%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.786ns = ( 45.468 - 39.683 ) 
    Source Clock Delay      (SCD):    6.136ns
    Clock Pessimism Removal (CPR):    0.350ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.437ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pix_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_100m
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_100m_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.722    clkk/clk_100m_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.810 r  clkk/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.471    clkk/clk_pix_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.567 r  clkk/bufg_clk/O
                         net (fo=100, routed)         1.568     6.136    dispp/clk_pix
    SLICE_X40Y44         FDRE                                         r  dispp/sy_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y44         FDRE (Prop_fdre_C_Q)         0.419     6.555 r  dispp/sy_reg[1]/Q
                         net (fo=18, routed)          0.925     7.480    dispp/sy[1]
    SLICE_X41Y44         LUT5 (Prop_lut5_I2_O)        0.327     7.807 r  dispp/sy[8]_i_2/O
                         net (fo=4, routed)           1.158     8.965    dispp/sy[8]_i_2_n_0
    SLICE_X40Y44         LUT4 (Prop_lut4_I2_O)        0.354     9.319 r  dispp/sy[7]_i_1/O
                         net (fo=1, routed)           0.387     9.706    dispp/sy[7]_i_1_n_0
    SLICE_X40Y44         FDRE                                         r  dispp/sy_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pix_unbuf rise edge)
                                                     39.683    39.683 r  
    E3                                                0.000    39.683 r  clk_100m (IN)
                         net (fo=0)                   0.000    39.683    clk_100m
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.101 r  clk_100m_IBUF_inst/O
                         net (fo=1, routed)           1.162    42.263    clkk/clk_100m_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    42.346 r  clkk/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581    43.927    clkk/clk_pix_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    44.018 r  clkk/bufg_clk/O
                         net (fo=100, routed)         1.450    45.468    dispp/clk_pix
    SLICE_X40Y44         FDRE                                         r  dispp/sy_reg[7]/C
                         clock pessimism              0.350    45.818    
                         clock uncertainty           -0.221    45.597    
    SLICE_X40Y44         FDRE (Setup_fdre_C_D)       -0.269    45.328    dispp/sy_reg[7]
  -------------------------------------------------------------------
                         required time                         45.328    
                         arrival time                          -9.706    
  -------------------------------------------------------------------
                         slack                                 35.622    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 dispp/sy_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_pix_unbuf  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            dispp/sy_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_pix_unbuf  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_pix_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pix_unbuf rise@0.000ns - clk_pix_unbuf rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.186ns (56.166%)  route 0.145ns (43.834%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.370ns
    Source Clock Delay      (SCD):    1.823ns
    Clock Pessimism Removal (CPR):    0.547ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pix_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_100m
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_100m_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    clkk/clk_100m_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.747 r  clkk/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.233    clkk/clk_pix_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.259 r  clkk/bufg_clk/O
                         net (fo=100, routed)         0.565     1.823    dispp/clk_pix
    SLICE_X39Y44         FDRE                                         r  dispp/sy_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y44         FDRE (Prop_fdre_C_Q)         0.141     1.964 r  dispp/sy_reg[6]/Q
                         net (fo=7, routed)           0.145     2.110    dispp/sy[6]
    SLICE_X39Y44         LUT3 (Prop_lut3_I0_O)        0.045     2.155 r  dispp/sy[6]_i_1/O
                         net (fo=1, routed)           0.000     2.155    dispp/sy[6]_i_1_n_0
    SLICE_X39Y44         FDRE                                         r  dispp/sy_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pix_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_100m
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_100m_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.925    clkk/clk_100m_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.978 r  clkk/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.507    clkk/clk_pix_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.536 r  clkk/bufg_clk/O
                         net (fo=100, routed)         0.834     2.370    dispp/clk_pix
    SLICE_X39Y44         FDRE                                         r  dispp/sy_reg[6]/C
                         clock pessimism             -0.547     1.823    
    SLICE_X39Y44         FDRE (Hold_fdre_C_D)         0.092     1.915    dispp/sy_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.915    
                         arrival time                           2.155    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 dispp/sy_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pix_unbuf  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            dispp/sy_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_pix_unbuf  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_pix_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pix_unbuf rise@0.000ns - clk_pix_unbuf rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.227ns (68.150%)  route 0.106ns (31.850%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.371ns
    Source Clock Delay      (SCD):    1.823ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pix_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_100m
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_100m_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    clkk/clk_100m_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.747 r  clkk/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.233    clkk/clk_pix_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.259 r  clkk/bufg_clk/O
                         net (fo=100, routed)         0.565     1.823    dispp/clk_pix
    SLICE_X40Y44         FDRE                                         r  dispp/sy_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y44         FDRE (Prop_fdre_C_Q)         0.128     1.951 r  dispp/sy_reg[1]/Q
                         net (fo=18, routed)          0.106     2.057    dispp/sy[1]
    SLICE_X40Y44         LUT6 (Prop_lut6_I3_O)        0.099     2.156 r  dispp/sy[5]_i_1/O
                         net (fo=1, routed)           0.000     2.156    dispp/sy[5]_i_1_n_0
    SLICE_X40Y44         FDRE                                         r  dispp/sy_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pix_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_100m
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_100m_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.925    clkk/clk_100m_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.978 r  clkk/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.507    clkk/clk_pix_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.536 r  clkk/bufg_clk/O
                         net (fo=100, routed)         0.835     2.371    dispp/clk_pix
    SLICE_X40Y44         FDRE                                         r  dispp/sy_reg[5]/C
                         clock pessimism             -0.548     1.823    
    SLICE_X40Y44         FDRE (Hold_fdre_C_D)         0.091     1.914    dispp/sy_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.914    
                         arrival time                           2.156    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 dispp/sx_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_pix_unbuf  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            dispp/sx_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_pix_unbuf  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_pix_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pix_unbuf rise@0.000ns - clk_pix_unbuf rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.101%)  route 0.168ns (47.899%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.370ns
    Source Clock Delay      (SCD):    1.823ns
    Clock Pessimism Removal (CPR):    0.547ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pix_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_100m
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_100m_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    clkk/clk_100m_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.747 r  clkk/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.233    clkk/clk_pix_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.259 r  clkk/bufg_clk/O
                         net (fo=100, routed)         0.565     1.823    dispp/clk_pix
    SLICE_X37Y44         FDRE                                         r  dispp/sx_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y44         FDRE (Prop_fdre_C_Q)         0.141     1.964 r  dispp/sx_reg[6]/Q
                         net (fo=12, routed)          0.168     2.133    dispp/sx[6]
    SLICE_X37Y44         LUT4 (Prop_lut4_I1_O)        0.042     2.175 r  dispp/sx[7]_i_1/O
                         net (fo=1, routed)           0.000     2.175    dispp/sx[7]_i_1_n_0
    SLICE_X37Y44         FDRE                                         r  dispp/sx_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pix_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_100m
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_100m_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.925    clkk/clk_100m_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.978 r  clkk/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.507    clkk/clk_pix_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.536 r  clkk/bufg_clk/O
                         net (fo=100, routed)         0.834     2.370    dispp/clk_pix
    SLICE_X37Y44         FDRE                                         r  dispp/sx_reg[7]/C
                         clock pessimism             -0.547     1.823    
    SLICE_X37Y44         FDRE (Hold_fdre_C_D)         0.107     1.930    dispp/sx_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.930    
                         arrival time                           2.175    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 dispp/sy_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pix_unbuf  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            dispp/sy_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_pix_unbuf  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_pix_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pix_unbuf rise@0.000ns - clk_pix_unbuf rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.227ns (55.154%)  route 0.185ns (44.846%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.370ns
    Source Clock Delay      (SCD):    1.823ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pix_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_100m
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_100m_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    clkk/clk_100m_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.747 r  clkk/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.233    clkk/clk_pix_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.259 r  clkk/bufg_clk/O
                         net (fo=100, routed)         0.565     1.823    dispp/clk_pix
    SLICE_X40Y44         FDRE                                         r  dispp/sy_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y44         FDRE (Prop_fdre_C_Q)         0.128     1.951 r  dispp/sy_reg[1]/Q
                         net (fo=18, routed)          0.185     2.136    dispp/sy[1]
    SLICE_X38Y44         LUT6 (Prop_lut6_I2_O)        0.099     2.235 r  dispp/sy[9]_i_2/O
                         net (fo=1, routed)           0.000     2.235    dispp/sy[9]_i_2_n_0
    SLICE_X38Y44         FDRE                                         r  dispp/sy_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pix_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_100m
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_100m_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.925    clkk/clk_100m_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.978 r  clkk/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.507    clkk/clk_pix_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.536 r  clkk/bufg_clk/O
                         net (fo=100, routed)         0.834     2.370    dispp/clk_pix
    SLICE_X38Y44         FDRE                                         r  dispp/sy_reg[9]/C
                         clock pessimism             -0.512     1.858    
    SLICE_X38Y44         FDRE (Hold_fdre_C_D)         0.120     1.978    dispp/sy_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.978    
                         arrival time                           2.235    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 dispp/sy_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pix_unbuf  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            dispp/sy_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pix_unbuf  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_pix_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pix_unbuf rise@0.000ns - clk_pix_unbuf rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.246ns (64.752%)  route 0.134ns (35.248%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.370ns
    Source Clock Delay      (SCD):    1.823ns
    Clock Pessimism Removal (CPR):    0.547ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pix_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_100m
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_100m_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    clkk/clk_100m_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.747 r  clkk/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.233    clkk/clk_pix_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.259 r  clkk/bufg_clk/O
                         net (fo=100, routed)         0.565     1.823    dispp/clk_pix
    SLICE_X38Y43         FDRE                                         r  dispp/sy_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y43         FDRE (Prop_fdre_C_Q)         0.148     1.971 r  dispp/sy_reg[2]/Q
                         net (fo=15, routed)          0.134     2.105    dispp/sy[2]
    SLICE_X38Y43         LUT6 (Prop_lut6_I4_O)        0.098     2.203 r  dispp/sy[3]_i_1/O
                         net (fo=1, routed)           0.000     2.203    dispp/sy[3]_i_1_n_0
    SLICE_X38Y43         FDRE                                         r  dispp/sy_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pix_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_100m
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_100m_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.925    clkk/clk_100m_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.978 r  clkk/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.507    clkk/clk_pix_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.536 r  clkk/bufg_clk/O
                         net (fo=100, routed)         0.834     2.370    dispp/clk_pix
    SLICE_X38Y43         FDRE                                         r  dispp/sy_reg[3]/C
                         clock pessimism             -0.547     1.823    
    SLICE_X38Y43         FDRE (Hold_fdre_C_D)         0.121     1.944    dispp/sy_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.944    
                         arrival time                           2.203    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 dispp/sx_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_pix_unbuf  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            dispp/sx_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_pix_unbuf  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_pix_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pix_unbuf rise@0.000ns - clk_pix_unbuf rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.607%)  route 0.168ns (47.393%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.371ns
    Source Clock Delay      (SCD):    1.823ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pix_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_100m
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_100m_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    clkk/clk_100m_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.747 r  clkk/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.233    clkk/clk_pix_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.259 r  clkk/bufg_clk/O
                         net (fo=100, routed)         0.565     1.823    dispp/clk_pix
    SLICE_X40Y43         FDRE                                         r  dispp/sx_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y43         FDRE (Prop_fdre_C_Q)         0.141     1.964 f  dispp/sx_reg[9]/Q
                         net (fo=8, routed)           0.168     2.132    dispp/sx[9]
    SLICE_X40Y43         LUT6 (Prop_lut6_I0_O)        0.045     2.177 r  dispp/sx[8]_i_1/O
                         net (fo=1, routed)           0.000     2.177    dispp/sx_0[8]
    SLICE_X40Y43         FDRE                                         r  dispp/sx_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pix_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_100m
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_100m_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.925    clkk/clk_100m_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.978 r  clkk/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.507    clkk/clk_pix_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.536 r  clkk/bufg_clk/O
                         net (fo=100, routed)         0.835     2.371    dispp/clk_pix
    SLICE_X40Y43         FDRE                                         r  dispp/sx_reg[8]/C
                         clock pessimism             -0.548     1.823    
    SLICE_X40Y43         FDRE (Hold_fdre_C_D)         0.091     1.914    dispp/sx_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.914    
                         arrival time                           2.177    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 dispp/sx_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_pix_unbuf  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            dispp/sx_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_pix_unbuf  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_pix_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pix_unbuf rise@0.000ns - clk_pix_unbuf rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.370ns
    Source Clock Delay      (SCD):    1.823ns
    Clock Pessimism Removal (CPR):    0.547ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pix_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_100m
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_100m_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    clkk/clk_100m_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.747 r  clkk/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.233    clkk/clk_pix_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.259 r  clkk/bufg_clk/O
                         net (fo=100, routed)         0.565     1.823    dispp/clk_pix
    SLICE_X37Y44         FDRE                                         r  dispp/sx_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y44         FDRE (Prop_fdre_C_Q)         0.141     1.964 r  dispp/sx_reg[6]/Q
                         net (fo=12, routed)          0.168     2.133    dispp/sx[6]
    SLICE_X37Y44         LUT3 (Prop_lut3_I0_O)        0.045     2.178 r  dispp/sx[6]_i_1/O
                         net (fo=1, routed)           0.000     2.178    dispp/sx_0[6]
    SLICE_X37Y44         FDRE                                         r  dispp/sx_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pix_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_100m
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_100m_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.925    clkk/clk_100m_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.978 r  clkk/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.507    clkk/clk_pix_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.536 r  clkk/bufg_clk/O
                         net (fo=100, routed)         0.834     2.370    dispp/clk_pix
    SLICE_X37Y44         FDRE                                         r  dispp/sx_reg[6]/C
                         clock pessimism             -0.547     1.823    
    SLICE_X37Y44         FDRE (Hold_fdre_C_D)         0.091     1.914    dispp/sx_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.914    
                         arrival time                           2.178    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 dispp/sy_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pix_unbuf  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            draww/vga_vs_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pix_unbuf  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_pix_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pix_unbuf rise@0.000ns - clk_pix_unbuf rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.209ns (52.792%)  route 0.187ns (47.207%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.371ns
    Source Clock Delay      (SCD):    1.823ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pix_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_100m
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_100m_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    clkk/clk_100m_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.747 r  clkk/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.233    clkk/clk_pix_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.259 r  clkk/bufg_clk/O
                         net (fo=100, routed)         0.565     1.823    dispp/clk_pix
    SLICE_X38Y43         FDRE                                         r  dispp/sy_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y43         FDRE (Prop_fdre_C_Q)         0.164     1.987 f  dispp/sy_reg[3]/Q
                         net (fo=10, routed)          0.187     2.174    dispp/sy[3]
    SLICE_X41Y44         LUT6 (Prop_lut6_I0_O)        0.045     2.219 r  dispp/vga_vs_i_1/O
                         net (fo=1, routed)           0.000     2.219    draww/vsync
    SLICE_X41Y44         FDRE                                         r  draww/vga_vs_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pix_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_100m
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_100m_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.925    clkk/clk_100m_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.978 r  clkk/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.507    clkk/clk_pix_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.536 r  clkk/bufg_clk/O
                         net (fo=100, routed)         0.835     2.371    draww/clk_pix
    SLICE_X41Y44         FDRE                                         r  draww/vga_vs_reg/C
                         clock pessimism             -0.512     1.859    
    SLICE_X41Y44         FDRE (Hold_fdre_C_D)         0.092     1.951    draww/vga_vs_reg
  -------------------------------------------------------------------
                         required time                         -1.951    
                         arrival time                           2.219    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 dispp/sx_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_pix_unbuf  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            draww/vga_hs_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pix_unbuf  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_pix_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pix_unbuf rise@0.000ns - clk_pix_unbuf rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.186ns (45.959%)  route 0.219ns (54.041%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.369ns
    Source Clock Delay      (SCD):    1.823ns
    Clock Pessimism Removal (CPR):    0.531ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pix_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_100m
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_100m_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    clkk/clk_100m_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.747 r  clkk/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.233    clkk/clk_pix_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.259 r  clkk/bufg_clk/O
                         net (fo=100, routed)         0.565     1.823    dispp/clk_pix
    SLICE_X37Y44         FDRE                                         r  dispp/sx_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y44         FDRE (Prop_fdre_C_Q)         0.141     1.964 r  dispp/sx_reg[6]/Q
                         net (fo=12, routed)          0.219     2.183    dispp/sx[6]
    SLICE_X38Y42         LUT6 (Prop_lut6_I2_O)        0.045     2.228 r  dispp/vga_hs_i_1/O
                         net (fo=1, routed)           0.000     2.228    draww/hsync
    SLICE_X38Y42         FDRE                                         r  draww/vga_hs_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pix_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_100m
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_100m_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.925    clkk/clk_100m_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.978 r  clkk/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.507    clkk/clk_pix_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.536 r  clkk/bufg_clk/O
                         net (fo=100, routed)         0.833     2.369    draww/clk_pix
    SLICE_X38Y42         FDRE                                         r  draww/vga_hs_reg/C
                         clock pessimism             -0.531     1.838    
    SLICE_X38Y42         FDRE (Hold_fdre_C_D)         0.121     1.959    draww/vga_hs_reg
  -------------------------------------------------------------------
                         required time                         -1.959    
                         arrival time                           2.228    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 dispp/sx_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pix_unbuf  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            dispp/sx_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pix_unbuf  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_pix_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pix_unbuf rise@0.000ns - clk_pix_unbuf rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.207ns (51.181%)  route 0.197ns (48.819%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.369ns
    Source Clock Delay      (SCD):    1.822ns
    Clock Pessimism Removal (CPR):    0.547ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pix_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_100m
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_100m_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    clkk/clk_100m_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.747 r  clkk/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.233    clkk/clk_pix_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.259 r  clkk/bufg_clk/O
                         net (fo=100, routed)         0.564     1.822    dispp/clk_pix
    SLICE_X38Y41         FDRE                                         r  dispp/sx_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y41         FDRE (Prop_fdre_C_Q)         0.164     1.986 r  dispp/sx_reg[2]/Q
                         net (fo=10, routed)          0.197     2.184    dispp/sx[2]
    SLICE_X38Y41         LUT4 (Prop_lut4_I1_O)        0.043     2.227 r  dispp/sx[3]_i_1/O
                         net (fo=1, routed)           0.000     2.227    dispp/sx_0[3]
    SLICE_X38Y41         FDRE                                         r  dispp/sx_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pix_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_100m
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_100m_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.925    clkk/clk_100m_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.978 r  clkk/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.507    clkk/clk_pix_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.536 r  clkk/bufg_clk/O
                         net (fo=100, routed)         0.833     2.369    dispp/clk_pix
    SLICE_X38Y41         FDRE                                         r  dispp/sx_reg[3]/C
                         clock pessimism             -0.547     1.822    
    SLICE_X38Y41         FDRE (Hold_fdre_C_D)         0.131     1.953    dispp/sx_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.953    
                         arrival time                           2.227    
  -------------------------------------------------------------------
                         slack                                  0.273    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pix_unbuf
Waveform(ns):       { 0.000 19.841 }
Period(ns):         39.683
Sources:            { clkk/MMCME2_BASE_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         39.683      37.107     RAMB36_X1Y9      bram_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         39.683      37.107     RAMB36_X1Y9      bram_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         39.683      37.107     RAMB36_X0Y9      bram_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         39.683      37.107     RAMB36_X0Y9      bram_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         39.683      37.107     RAMB36_X0Y10     bram_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         39.683      37.107     RAMB36_X0Y10     bram_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         39.683      37.107     RAMB36_X0Y5      bram_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         39.683      37.107     RAMB36_X0Y5      bram_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         39.683      37.107     RAMB36_X1Y2      bram_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         39.683      37.107     RAMB36_X1Y2      bram_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       39.683      173.677    MMCME2_ADV_X1Y1  clkk/MMCME2_BASE_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.841      19.341     SLICE_X38Y49     dispp/sx_reg[0]_rep/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.841      19.341     SLICE_X38Y41     dispp/sx_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.841      19.341     SLICE_X38Y41     dispp/sx_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.841      19.341     SLICE_X38Y41     dispp/sx_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.841      19.341     SLICE_X42Y49     clkk/clk_locked_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.841      19.341     SLICE_X42Y49     clkk/locked_sync_0_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.841      19.341     SLICE_X44Y54     draww/vga_g_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.841      19.341     SLICE_X44Y54     draww/vga_g_reg[3]_lopt_replica/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.841      19.341     SLICE_X44Y54     draww/vga_g_reg[3]_lopt_replica_2/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.841      19.341     SLICE_X44Y54     draww/vga_g_reg[3]_lopt_replica_3/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.841      19.341     SLICE_X37Y43     dispp/sx_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.841      19.341     SLICE_X38Y49     dispp/sx_reg[0]_rep/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.841      19.341     SLICE_X37Y43     dispp/sx_reg[0]_rep__0/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.841      19.341     SLICE_X37Y43     dispp/sx_reg[0]_rep__1/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.841      19.341     SLICE_X37Y43     dispp/sx_reg[0]_rep__2/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.841      19.341     SLICE_X38Y40     dispp/sx_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.841      19.341     SLICE_X38Y41     dispp/sx_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.841      19.341     SLICE_X38Y41     dispp/sx_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.841      19.341     SLICE_X38Y41     dispp/sx_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.841      19.341     SLICE_X40Y43     dispp/sx_reg[5]/C



