#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Sun Dec  2 01:28:22 2018
# Process ID: 15180
# Current directory: D:/Fall 2018/CS151/CS151-Verilog-Project/modules/CS151-processor
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent3348 D:\Fall 2018\CS151\CS151-Verilog-Project\modules\CS151-processor\CS151-processor.xpr
# Log file: D:/Fall 2018/CS151/CS151-Verilog-Project/modules/CS151-processor/vivado.log
# Journal file: D:/Fall 2018/CS151/CS151-Verilog-Project/modules/CS151-processor\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {D:/Fall 2018/CS151/CS151-Verilog-Project/modules/CS151-processor/CS151-processor.xpr}
update_compile_order -fileset sources_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top Controller_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
launch_simulation
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
launch_simulation
source Controller_tb.tcl
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
close_sim
launch_simulation
source Controller_tb.tcl
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
close_sim
launch_simulation
source Controller_tb.tcl
close_sim
launch_simulation
source Controller_tb.tcl
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
close_sim
launch_simulation
source Controller_tb.tcl
close_sim
