Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto 61088fe6b9c74a11ab26c0a730ca2907 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot p11BTH_behav xil_defaultlib.p11BTH -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_textio
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture pr12 of entity xil_defaultlib.p12 [p12_default]
Compiling architecture behavioral of entity xil_defaultlib.p11bth
Built simulation snapshot p11BTH_behav
