#! /usr/local/bin/vvp
:ivl_version "11.0 (devel)" "(s20150603-653-g41ac0b26)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "vhdl_textio";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x55fe5ea16e10 .scope module, "tb" "tb" 2 3;
 .timescale -9 -12;
v0x55fe5ea394a0_0 .var "clk", 0 0;
v0x55fe5ea39560_0 .var "down", 0 0;
v0x55fe5ea39620_0 .var "left", 0 0;
v0x55fe5ea396c0_0 .var "reset", 0 0;
v0x55fe5ea39780_0 .var "right", 0 0;
v0x55fe5ea39890_0 .var "up", 0 0;
S_0x55fe5ea16fa0 .scope module, "frog1" "VGADemo" 2 25, 3 74 0, S_0x55fe5ea16e10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 3 "pixel";
    .port_info 2 /OUTPUT 1 "hsync_out";
    .port_info 3 /OUTPUT 1 "vsync_out";
v0x55fe5ea38b10_0 .net "CounterX", 9 0, v0x55fe5ea37d00_0;  1 drivers
v0x55fe5ea38bf0_0 .net *"_s0", 31 0, L_0x55fe5ea39950;  1 drivers
L_0x7f3fba82c018 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55fe5ea38cb0_0 .net *"_s3", 29 0, L_0x7f3fba82c018;  1 drivers
L_0x7f3fba82c060 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x55fe5ea38d70_0 .net/2u *"_s4", 31 0, L_0x7f3fba82c060;  1 drivers
v0x55fe5ea38e50_0 .net "clk", 0 0, v0x55fe5ea394a0_0;  1 drivers
v0x55fe5ea38ef0_0 .net "clk_25", 0 0, L_0x55fe5ea49ad0;  1 drivers
v0x55fe5ea38f90_0 .var "clk_counter", 1 0;
v0x55fe5ea39030_0 .net "hsync_out", 0 0, L_0x55fe5ea08100;  1 drivers
v0x55fe5ea39100_0 .net "inDisplayArea", 0 0, v0x55fe5ea38690_0;  1 drivers
v0x55fe5ea391d0_0 .var "pixel", 2 0;
v0x55fe5ea39270_0 .net "vert1", 9 0, v0x55fe5ea049c0_0;  1 drivers
v0x55fe5ea39360_0 .net "vsync_out", 0 0, L_0x55fe5ea02990;  1 drivers
L_0x55fe5ea39950 .concat [ 2 30 0 0], v0x55fe5ea38f90_0, L_0x7f3fba82c018;
L_0x55fe5ea49ad0 .cmp/eq 32, L_0x55fe5ea39950, L_0x7f3fba82c060;
S_0x55fe5ea11950 .scope module, "frog1" "frogger" 3 97, 3 47 0, S_0x55fe5ea16fa0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 10 "vert1";
v0x55fe5ea079e0_0 .net "clk", 0 0, v0x55fe5ea394a0_0;  alias, 1 drivers
v0x55fe5ea08260_0 .var "timeCounter", 27 0;
v0x55fe5ea042a0_0 .var "timeState", 4 0;
v0x55fe5ea049c0_0 .var "vert1", 9 0;
E_0x55fe5ea1b3c0 .event edge, v0x55fe5ea042a0_0;
E_0x55fe5ea1ae70 .event posedge, v0x55fe5ea079e0_0;
S_0x55fe5ea37b00 .scope module, "hvsync" "hvsync_generator" 3 87, 3 1 0, S_0x55fe5ea16fa0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "vga_h_sync";
    .port_info 2 /OUTPUT 1 "vga_v_sync";
    .port_info 3 /OUTPUT 1 "inDisplayArea";
    .port_info 4 /OUTPUT 10 "CounterX";
    .port_info 5 /OUTPUT 9 "CounterY";
L_0x55fe5ea08100 .functor NOT 1, v0x55fe5ea38750_0, C4<0>, C4<0>, C4<0>;
L_0x55fe5ea02990 .functor NOT 1, v0x55fe5ea38810_0, C4<0>, C4<0>, C4<0>;
v0x55fe5ea37d00_0 .var "CounterX", 9 0;
v0x55fe5ea37e00_0 .net "CounterXmaxed", 0 0, L_0x55fe5ea49da0;  1 drivers
v0x55fe5ea37ec0_0 .var "CounterY", 8 0;
v0x55fe5ea37f80_0 .net "CounterYmaxed", 0 0, L_0x55fe5ea4a050;  1 drivers
v0x55fe5ea38040_0 .net *"_s0", 31 0, L_0x55fe5ea49c60;  1 drivers
L_0x7f3fba82c138 .functor BUFT 1, C4<00000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55fe5ea38170_0 .net *"_s11", 22 0, L_0x7f3fba82c138;  1 drivers
L_0x7f3fba82c180 .functor BUFT 1, C4<00000000000000000000001000001101>, C4<0>, C4<0>, C4<0>;
v0x55fe5ea38250_0 .net/2u *"_s12", 31 0, L_0x7f3fba82c180;  1 drivers
L_0x7f3fba82c0a8 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55fe5ea38330_0 .net *"_s3", 21 0, L_0x7f3fba82c0a8;  1 drivers
L_0x7f3fba82c0f0 .functor BUFT 1, C4<00000000000000000000001100100000>, C4<0>, C4<0>, C4<0>;
v0x55fe5ea38410_0 .net/2u *"_s4", 31 0, L_0x7f3fba82c0f0;  1 drivers
v0x55fe5ea384f0_0 .net *"_s8", 31 0, L_0x55fe5ea49ee0;  1 drivers
v0x55fe5ea385d0_0 .net "clk", 0 0, L_0x55fe5ea49ad0;  alias, 1 drivers
v0x55fe5ea38690_0 .var "inDisplayArea", 0 0;
v0x55fe5ea38750_0 .var "vga_HS", 0 0;
v0x55fe5ea38810_0 .var "vga_VS", 0 0;
v0x55fe5ea388d0_0 .net "vga_h_sync", 0 0, L_0x55fe5ea08100;  alias, 1 drivers
v0x55fe5ea38990_0 .net "vga_v_sync", 0 0, L_0x55fe5ea02990;  alias, 1 drivers
E_0x55fe5ea1b280 .event posedge, v0x55fe5ea385d0_0;
L_0x55fe5ea49c60 .concat [ 10 22 0 0], v0x55fe5ea37d00_0, L_0x7f3fba82c0a8;
L_0x55fe5ea49da0 .cmp/eq 32, L_0x55fe5ea49c60, L_0x7f3fba82c0f0;
L_0x55fe5ea49ee0 .concat [ 9 23 0 0], v0x55fe5ea37ec0_0, L_0x7f3fba82c138;
L_0x55fe5ea4a050 .cmp/eq 32, L_0x55fe5ea49ee0, L_0x7f3fba82c180;
    .scope S_0x55fe5ea37b00;
T_0 ;
    %wait E_0x55fe5ea1b280;
    %load/vec4 v0x55fe5ea37e00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x55fe5ea37d00_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x55fe5ea37d00_0;
    %addi 1, 0, 10;
    %assign/vec4 v0x55fe5ea37d00_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x55fe5ea37b00;
T_1 ;
    %wait E_0x55fe5ea1b280;
    %load/vec4 v0x55fe5ea37e00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0x55fe5ea37f80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x55fe5ea37ec0_0, 0;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v0x55fe5ea37ec0_0;
    %addi 1, 0, 9;
    %assign/vec4 v0x55fe5ea37ec0_0, 0;
T_1.3 ;
T_1.0 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x55fe5ea37b00;
T_2 ;
    %wait E_0x55fe5ea1b280;
    %pushi/vec4 656, 0, 32;
    %load/vec4 v0x55fe5ea37d00_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %load/vec4 v0x55fe5ea37d00_0;
    %pad/u 32;
    %cmpi/u 752, 0, 32;
    %flag_get/vec4 5;
    %and;
    %assign/vec4 v0x55fe5ea38750_0, 0;
    %pushi/vec4 490, 0, 32;
    %load/vec4 v0x55fe5ea37ec0_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %load/vec4 v0x55fe5ea37ec0_0;
    %pad/u 32;
    %cmpi/u 492, 0, 32;
    %flag_get/vec4 5;
    %and;
    %assign/vec4 v0x55fe5ea38810_0, 0;
    %jmp T_2;
    .thread T_2;
    .scope S_0x55fe5ea37b00;
T_3 ;
    %wait E_0x55fe5ea1b280;
    %load/vec4 v0x55fe5ea37d00_0;
    %pad/u 32;
    %cmpi/u 640, 0, 32;
    %flag_get/vec4 5;
    %load/vec4 v0x55fe5ea37ec0_0;
    %pad/u 32;
    %cmpi/u 480, 0, 32;
    %flag_get/vec4 5;
    %and;
    %assign/vec4 v0x55fe5ea38690_0, 0;
    %jmp T_3;
    .thread T_3;
    .scope S_0x55fe5ea11950;
T_4 ;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0x55fe5ea049c0_0, 0, 10;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x55fe5ea042a0_0, 0, 5;
    %pushi/vec4 0, 0, 28;
    %store/vec4 v0x55fe5ea08260_0, 0, 28;
    %end;
    .thread T_4;
    .scope S_0x55fe5ea11950;
T_5 ;
    %wait E_0x55fe5ea1ae70;
    %load/vec4 v0x55fe5ea08260_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %pushi/vec4 0, 0, 28;
    %assign/vec4 v0x55fe5ea08260_0, 0;
    %load/vec4 v0x55fe5ea042a0_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x55fe5ea042a0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x55fe5ea08260_0;
    %addi 1, 0, 28;
    %assign/vec4 v0x55fe5ea08260_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x55fe5ea11950;
T_6 ;
    %wait E_0x55fe5ea1b3c0;
    %load/vec4 v0x55fe5ea049c0_0;
    %pad/u 32;
    %cmpi/e 640, 0, 32;
    %jmp/0xz  T_6.0, 4;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0x55fe5ea049c0_0, 0, 10;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x55fe5ea049c0_0;
    %addi 1, 0, 10;
    %store/vec4 v0x55fe5ea049c0_0, 0, 10;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x55fe5ea16fa0;
T_7 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55fe5ea38f90_0, 0, 2;
    %end;
    .thread T_7;
    .scope S_0x55fe5ea16fa0;
T_8 ;
    %wait E_0x55fe5ea1ae70;
    %load/vec4 v0x55fe5ea38f90_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x55fe5ea38f90_0, 0;
    %jmp T_8;
    .thread T_8;
    .scope S_0x55fe5ea16fa0;
T_9 ;
    %wait E_0x55fe5ea1b280;
    %load/vec4 v0x55fe5ea39100_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x55fe5ea38b10_0;
    %load/vec4 v0x55fe5ea39270_0;
    %cmp/u;
    %jmp/0xz  T_9.2, 5;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0x55fe5ea391d0_0, 0;
    %jmp T_9.3;
T_9.2 ;
    %load/vec4 v0x55fe5ea38b10_0;
    %parti/s 4, 6, 4;
    %pad/u 3;
    %assign/vec4 v0x55fe5ea391d0_0, 0;
T_9.3 ;
    %jmp T_9.1;
T_9.0 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55fe5ea391d0_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x55fe5ea16e10;
T_10 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55fe5ea39890_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55fe5ea39560_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55fe5ea39620_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55fe5ea39780_0, 0, 1;
    %end;
    .thread T_10;
    .scope S_0x55fe5ea16e10;
T_11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55fe5ea394a0_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_0x55fe5ea16e10;
T_12 ;
T_12.0 ;
    %delay 5000, 0;
    %load/vec4 v0x55fe5ea394a0_0;
    %inv;
    %store/vec4 v0x55fe5ea394a0_0, 0, 1;
    %jmp T_12.0;
    %end;
    .thread T_12;
    .scope S_0x55fe5ea16e10;
T_13 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55fe5ea396c0_0, 0;
    %delay 1000000, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55fe5ea396c0_0, 0;
    %delay 6000000, 0;
    %vpi_call 2 20 "$display", "made it to 6000 @ %t", $time {0 0 0};
    %delay 5000000, 0;
    %vpi_call 2 22 "$finish" {0 0 0};
    %end;
    .thread T_13;
    .scope S_0x55fe5ea16e10;
T_14 ;
    %vpi_call 2 30 "$dumpfile", "verilog.dmp" {0 0 0};
    %end;
    .thread T_14;
    .scope S_0x55fe5ea16e10;
T_15 ;
    %vpi_call 2 33 "$dumpvars" {0 0 0};
    %end;
    .thread T_15;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "tb.v";
    "newfrogger.v";
