# //  ModelSim SE 6.1c Nov 17 2005 
# //
# //  Copyright Mentor Graphics Corporation 2005
# //              All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND 
# //  PROPRIETARY INFORMATION WHICH IS THE PROPERTY
# //  OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS
# //  AND IS SUBJECT TO LICENSE TERMS.
# //
# vsim -L TUTORIAL -l transcript.txt -i -multisource_delay latest -t ns +typdelays -foreign {hdsInit C:/FPGAdv72LS/Hds/resources/downstream/modelsim/ModelSim_32Bit.dll} -pli C:/FPGAdv72LS/Hds/resources/downstream/modelsim/ModelSim_32Bit.dll TUTORIAL.timer_tb 
# Loading C:/FPGAdv72LS/Hds/resources/downstream/modelsim/ModelSim_32Bit.dll
# Loading C:\HDS\timer/TUTORIAL/work.timer_tb
# Loading C:\HDS\timer/TUTORIAL/work.timer
# Loading C:\HDS\timer/TUTORIAL/work.Control
# Loading C:\HDS\timer/TUTORIAL/work.Counter
# Loading C:\HDS\timer/TUTORIAL/work.BCDCounter
# Loading C:\HDS\timer/TUTORIAL/work.timer_tester
add wave sim:/timer_tb/*
run -all
# Count suspended correctly
# Alarm asserted correctly
# Timer test completed
# Break at C:/HDS/timer/TUTORIAL/hdl/timer_tester_flow.v line 125
