Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1.2 (lin64) Build 2615518 Fri Aug  9 15:53:29 MDT 2019
| Date         : Mon Dec  9 15:37:59 2019
| Host         : eecs-digital-207 running 64-bit Ubuntu 14.04.6 LTS
| Command      : report_timing_summary -max_paths 10 -file labkit_timing_summary_routed.rpt -pb labkit_timing_summary_routed.pb -rpx labkit_timing_summary_routed.rpx -warn_on_violation
| Design       : labkit
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 84 register/latch pins with no clock driven by root clock pin: pclk_sync/buff2_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: pg/notegen/nlen0_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: pg/notegen/nlen0_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: pg/notegen/nlen10_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: pg/notegen/nlen10_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: pg/notegen/nlen11_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: pg/notegen/nlen11_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: pg/notegen/nlen12_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: pg/notegen/nlen12_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: pg/notegen/nlen13_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: pg/notegen/nlen13_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: pg/notegen/nlen14_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: pg/notegen/nlen14_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: pg/notegen/nlen15_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: pg/notegen/nlen15_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: pg/notegen/nlen16_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: pg/notegen/nlen16_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: pg/notegen/nlen17_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: pg/notegen/nlen17_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: pg/notegen/nlen18_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: pg/notegen/nlen18_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: pg/notegen/nlen19_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: pg/notegen/nlen19_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: pg/notegen/nlen1_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: pg/notegen/nlen1_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: pg/notegen/nlen20_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: pg/notegen/nlen20_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: pg/notegen/nlen21_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: pg/notegen/nlen21_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: pg/notegen/nlen22_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: pg/notegen/nlen22_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: pg/notegen/nlen23_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: pg/notegen/nlen23_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: pg/notegen/nlen24_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: pg/notegen/nlen24_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: pg/notegen/nlen25_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: pg/notegen/nlen25_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: pg/notegen/nlen26_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: pg/notegen/nlen26_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: pg/notegen/nlen27_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: pg/notegen/nlen27_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: pg/notegen/nlen28_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: pg/notegen/nlen28_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: pg/notegen/nlen29_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: pg/notegen/nlen29_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: pg/notegen/nlen2_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: pg/notegen/nlen2_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: pg/notegen/nlen30_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: pg/notegen/nlen30_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: pg/notegen/nlen31_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: pg/notegen/nlen31_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: pg/notegen/nlen3_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: pg/notegen/nlen3_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: pg/notegen/nlen4_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: pg/notegen/nlen4_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: pg/notegen/nlen5_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: pg/notegen/nlen5_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: pg/notegen/nlen6_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: pg/notegen/nlen6_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: pg/notegen/nlen7_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: pg/notegen/nlen7_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: pg/notegen/nlen8_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: pg/notegen/nlen8_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: pg/notegen/nlen9_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: pg/notegen/nlen9_reg[2]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 864 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 12 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 31 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.297      -17.944                    197                20739        0.016        0.000                      0                20739        3.000        0.000                       0                 11334  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
sys_clk_pin           {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 7.692}      15.385          65.000          
  clkfbout_clk_wiz_0  {0.000 25.000}     50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                             3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0       -0.297      -17.944                    197                20739        0.016        0.000                      0                20739        6.712        0.000                       0                 11330  
  clkfbout_clk_wiz_0                                                                                                                                                   47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100mhz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :          197  Failing Endpoints,  Worst Slack       -0.297ns,  Total Violation      -17.944ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.016ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.712ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.297ns  (required time - arrival time)
  Source:                 pg/bpm_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            pg/notegen/y6_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.993ns  (logic 6.941ns (46.296%)  route 8.052ns (53.704%))
  Logic Levels:           24  (CARRY4=16 LUT2=2 LUT3=2 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.355ns = ( 14.029 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.752ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/clkout1_buf/O
                         net (fo=11328, routed)       1.788    -0.752    pg/clk_65mhz
    SLICE_X49Y170        FDRE                                         r  pg/bpm_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y170        FDRE (Prop_fdre_C_Q)         0.419    -0.333 r  pg/bpm_reg[8]/Q
                         net (fo=22, routed)          1.041     0.709    pg/notegen/Q[0]
    SLICE_X47Y169        LUT4 (Prop_lut4_I2_O)        0.296     1.005 r  pg/notegen/i___612_i_72/O
                         net (fo=1, routed)           0.000     1.005    pg/notegen/i___612_i_72_n_0
    SLICE_X47Y169        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.555 r  pg/notegen/i___612_i_61/CO[3]
                         net (fo=1, routed)           0.000     1.555    pg/notegen/i___612_i_61_n_0
    SLICE_X47Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.669 r  pg/notegen/i___612_i_43/CO[3]
                         net (fo=1, routed)           0.000     1.669    pg/notegen/i___612_i_43_n_0
    SLICE_X47Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.783 r  pg/notegen/i___612_i_30/CO[3]
                         net (fo=1, routed)           0.000     1.783    pg/notegen/i___612_i_30_n_0
    SLICE_X47Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.897 r  pg/notegen/i___612_i_29/CO[3]
                         net (fo=1, routed)           0.000     1.897    pg/notegen/i___612_i_29_n_0
    SLICE_X47Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.011 r  pg/notegen/i___612_i_35/CO[3]
                         net (fo=1, routed)           0.000     2.011    pg/notegen/i___612_i_35_n_0
    SLICE_X47Y174        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.233 r  pg/notegen/i___614_i_10/O[0]
                         net (fo=3, routed)           0.736     2.969    pg/notegen/i___614_i_10_n_7
    SLICE_X48Y173        LUT3 (Prop_lut3_I0_O)        0.325     3.294 r  pg/notegen/i___614_i_11/O
                         net (fo=2, routed)           0.315     3.609    pg/notegen/i___614_i_11_n_0
    SLICE_X49Y173        LUT5 (Prop_lut5_I4_O)        0.332     3.941 r  pg/notegen/i___614_i_4/O
                         net (fo=1, routed)           0.512     4.454    pg/notegen/i___614_i_4_n_0
    SLICE_X46Y173        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     4.974 r  pg/notegen/i___614_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.974    pg/notegen/i___614_i_1_n_0
    SLICE_X46Y174        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.297 r  pg/notegen/i___618_i_1/O[1]
                         net (fo=6, routed)           0.548     5.845    pg/notegen/i___618_i_1_n_6
    SLICE_X45Y174        LUT2 (Prop_lut2_I1_O)        0.306     6.151 r  pg/notegen/i___619/O
                         net (fo=1, routed)           0.000     6.151    pg/notegen/i___619_n_0
    SLICE_X45Y174        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.552 r  pg/notegen/i___96_i_8/CO[3]
                         net (fo=1, routed)           0.009     6.561    pg/notegen/i___96_i_8_n_0
    SLICE_X45Y175        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.675 r  pg/notegen/i___96_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.675    pg/notegen/i___96_i_7_n_0
    SLICE_X45Y176        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.789 r  pg/notegen/i___96_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.789    pg/notegen/i___96_i_2_n_0
    SLICE_X45Y177        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.123 r  pg/notegen/i___96_i_1/O[1]
                         net (fo=3, routed)           0.733     7.857    pg/notegen/i___96_i_1_n_6
    SLICE_X43Y176        LUT4 (Prop_lut4_I1_O)        0.303     8.160 r  pg/notegen/pixel_step_i_56/O
                         net (fo=1, routed)           0.000     8.160    pg/notegen/pixel_step_i_56_n_0
    SLICE_X43Y176        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.710 r  pg/notegen/pixel_step_reg_i_25/CO[3]
                         net (fo=33, routed)          1.005     9.714    pg/notegen/pixel_step_reg_i_25_n_0
    SLICE_X43Y177        LUT2 (Prop_lut2_I0_O)        0.124     9.838 r  pg/notegen/pixel_step_i_28/O
                         net (fo=10, routed)          0.827    10.665    pg/notegen/pixel_step_i_28_n_0
    SLICE_X46Y179        LUT6 (Prop_lut6_I4_O)        0.124    10.789 r  pg/notegen/pixel_step_i_18/O
                         net (fo=1, routed)           0.489    11.278    pg/notegen/pixel_step_i_18_n_0
    SLICE_X43Y180        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    11.785 r  pg/notegen/pixel_step_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000    11.785    pg/notegen/pixel_step_reg_i_6_n_0
    SLICE_X43Y181        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.899 r  pg/notegen/pixel_step_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.899    pg/notegen/pixel_step_reg_i_2_n_0
    SLICE_X43Y182        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    12.077 r  pg/notegen/pixel_step_reg_i_1/CO[1]
                         net (fo=386, routed)         1.120    13.197    pg/notegen/CO[0]
    SLICE_X37Y180        LUT3 (Prop_lut3_I1_O)        0.329    13.526 r  pg/notegen/y6[9]_i_1/O
                         net (fo=10, routed)          0.715    14.241    pg/notegen/y6[9]_i_1_n_0
    SLICE_X38Y180        FDRE                                         r  pg/notegen/y6_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/clkout1_buf/O
                         net (fo=11328, routed)       1.665    14.029    pg/notegen/clk_65mhz
    SLICE_X38Y180        FDRE                                         r  pg/notegen/y6_reg[1]/C
                         clock pessimism              0.569    14.598    
                         clock uncertainty           -0.130    14.468    
    SLICE_X38Y180        FDRE (Setup_fdre_C_R)       -0.524    13.944    pg/notegen/y6_reg[1]
  -------------------------------------------------------------------
                         required time                         13.944    
                         arrival time                         -14.241    
  -------------------------------------------------------------------
                         slack                                 -0.297    

Slack (VIOLATED) :        -0.297ns  (required time - arrival time)
  Source:                 pg/bpm_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            pg/notegen/y6_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.993ns  (logic 6.941ns (46.296%)  route 8.052ns (53.704%))
  Logic Levels:           24  (CARRY4=16 LUT2=2 LUT3=2 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.355ns = ( 14.029 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.752ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/clkout1_buf/O
                         net (fo=11328, routed)       1.788    -0.752    pg/clk_65mhz
    SLICE_X49Y170        FDRE                                         r  pg/bpm_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y170        FDRE (Prop_fdre_C_Q)         0.419    -0.333 r  pg/bpm_reg[8]/Q
                         net (fo=22, routed)          1.041     0.709    pg/notegen/Q[0]
    SLICE_X47Y169        LUT4 (Prop_lut4_I2_O)        0.296     1.005 r  pg/notegen/i___612_i_72/O
                         net (fo=1, routed)           0.000     1.005    pg/notegen/i___612_i_72_n_0
    SLICE_X47Y169        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.555 r  pg/notegen/i___612_i_61/CO[3]
                         net (fo=1, routed)           0.000     1.555    pg/notegen/i___612_i_61_n_0
    SLICE_X47Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.669 r  pg/notegen/i___612_i_43/CO[3]
                         net (fo=1, routed)           0.000     1.669    pg/notegen/i___612_i_43_n_0
    SLICE_X47Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.783 r  pg/notegen/i___612_i_30/CO[3]
                         net (fo=1, routed)           0.000     1.783    pg/notegen/i___612_i_30_n_0
    SLICE_X47Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.897 r  pg/notegen/i___612_i_29/CO[3]
                         net (fo=1, routed)           0.000     1.897    pg/notegen/i___612_i_29_n_0
    SLICE_X47Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.011 r  pg/notegen/i___612_i_35/CO[3]
                         net (fo=1, routed)           0.000     2.011    pg/notegen/i___612_i_35_n_0
    SLICE_X47Y174        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.233 r  pg/notegen/i___614_i_10/O[0]
                         net (fo=3, routed)           0.736     2.969    pg/notegen/i___614_i_10_n_7
    SLICE_X48Y173        LUT3 (Prop_lut3_I0_O)        0.325     3.294 r  pg/notegen/i___614_i_11/O
                         net (fo=2, routed)           0.315     3.609    pg/notegen/i___614_i_11_n_0
    SLICE_X49Y173        LUT5 (Prop_lut5_I4_O)        0.332     3.941 r  pg/notegen/i___614_i_4/O
                         net (fo=1, routed)           0.512     4.454    pg/notegen/i___614_i_4_n_0
    SLICE_X46Y173        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     4.974 r  pg/notegen/i___614_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.974    pg/notegen/i___614_i_1_n_0
    SLICE_X46Y174        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.297 r  pg/notegen/i___618_i_1/O[1]
                         net (fo=6, routed)           0.548     5.845    pg/notegen/i___618_i_1_n_6
    SLICE_X45Y174        LUT2 (Prop_lut2_I1_O)        0.306     6.151 r  pg/notegen/i___619/O
                         net (fo=1, routed)           0.000     6.151    pg/notegen/i___619_n_0
    SLICE_X45Y174        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.552 r  pg/notegen/i___96_i_8/CO[3]
                         net (fo=1, routed)           0.009     6.561    pg/notegen/i___96_i_8_n_0
    SLICE_X45Y175        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.675 r  pg/notegen/i___96_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.675    pg/notegen/i___96_i_7_n_0
    SLICE_X45Y176        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.789 r  pg/notegen/i___96_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.789    pg/notegen/i___96_i_2_n_0
    SLICE_X45Y177        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.123 r  pg/notegen/i___96_i_1/O[1]
                         net (fo=3, routed)           0.733     7.857    pg/notegen/i___96_i_1_n_6
    SLICE_X43Y176        LUT4 (Prop_lut4_I1_O)        0.303     8.160 r  pg/notegen/pixel_step_i_56/O
                         net (fo=1, routed)           0.000     8.160    pg/notegen/pixel_step_i_56_n_0
    SLICE_X43Y176        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.710 r  pg/notegen/pixel_step_reg_i_25/CO[3]
                         net (fo=33, routed)          1.005     9.714    pg/notegen/pixel_step_reg_i_25_n_0
    SLICE_X43Y177        LUT2 (Prop_lut2_I0_O)        0.124     9.838 r  pg/notegen/pixel_step_i_28/O
                         net (fo=10, routed)          0.827    10.665    pg/notegen/pixel_step_i_28_n_0
    SLICE_X46Y179        LUT6 (Prop_lut6_I4_O)        0.124    10.789 r  pg/notegen/pixel_step_i_18/O
                         net (fo=1, routed)           0.489    11.278    pg/notegen/pixel_step_i_18_n_0
    SLICE_X43Y180        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    11.785 r  pg/notegen/pixel_step_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000    11.785    pg/notegen/pixel_step_reg_i_6_n_0
    SLICE_X43Y181        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.899 r  pg/notegen/pixel_step_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.899    pg/notegen/pixel_step_reg_i_2_n_0
    SLICE_X43Y182        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    12.077 r  pg/notegen/pixel_step_reg_i_1/CO[1]
                         net (fo=386, routed)         1.120    13.197    pg/notegen/CO[0]
    SLICE_X37Y180        LUT3 (Prop_lut3_I1_O)        0.329    13.526 r  pg/notegen/y6[9]_i_1/O
                         net (fo=10, routed)          0.715    14.241    pg/notegen/y6[9]_i_1_n_0
    SLICE_X38Y180        FDRE                                         r  pg/notegen/y6_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/clkout1_buf/O
                         net (fo=11328, routed)       1.665    14.029    pg/notegen/clk_65mhz
    SLICE_X38Y180        FDRE                                         r  pg/notegen/y6_reg[4]/C
                         clock pessimism              0.569    14.598    
                         clock uncertainty           -0.130    14.468    
    SLICE_X38Y180        FDRE (Setup_fdre_C_R)       -0.524    13.944    pg/notegen/y6_reg[4]
  -------------------------------------------------------------------
                         required time                         13.944    
                         arrival time                         -14.241    
  -------------------------------------------------------------------
                         slack                                 -0.297    

Slack (VIOLATED) :        -0.297ns  (required time - arrival time)
  Source:                 pg/bpm_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            pg/notegen/y6_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.993ns  (logic 6.941ns (46.296%)  route 8.052ns (53.704%))
  Logic Levels:           24  (CARRY4=16 LUT2=2 LUT3=2 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.355ns = ( 14.029 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.752ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/clkout1_buf/O
                         net (fo=11328, routed)       1.788    -0.752    pg/clk_65mhz
    SLICE_X49Y170        FDRE                                         r  pg/bpm_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y170        FDRE (Prop_fdre_C_Q)         0.419    -0.333 r  pg/bpm_reg[8]/Q
                         net (fo=22, routed)          1.041     0.709    pg/notegen/Q[0]
    SLICE_X47Y169        LUT4 (Prop_lut4_I2_O)        0.296     1.005 r  pg/notegen/i___612_i_72/O
                         net (fo=1, routed)           0.000     1.005    pg/notegen/i___612_i_72_n_0
    SLICE_X47Y169        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.555 r  pg/notegen/i___612_i_61/CO[3]
                         net (fo=1, routed)           0.000     1.555    pg/notegen/i___612_i_61_n_0
    SLICE_X47Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.669 r  pg/notegen/i___612_i_43/CO[3]
                         net (fo=1, routed)           0.000     1.669    pg/notegen/i___612_i_43_n_0
    SLICE_X47Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.783 r  pg/notegen/i___612_i_30/CO[3]
                         net (fo=1, routed)           0.000     1.783    pg/notegen/i___612_i_30_n_0
    SLICE_X47Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.897 r  pg/notegen/i___612_i_29/CO[3]
                         net (fo=1, routed)           0.000     1.897    pg/notegen/i___612_i_29_n_0
    SLICE_X47Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.011 r  pg/notegen/i___612_i_35/CO[3]
                         net (fo=1, routed)           0.000     2.011    pg/notegen/i___612_i_35_n_0
    SLICE_X47Y174        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.233 r  pg/notegen/i___614_i_10/O[0]
                         net (fo=3, routed)           0.736     2.969    pg/notegen/i___614_i_10_n_7
    SLICE_X48Y173        LUT3 (Prop_lut3_I0_O)        0.325     3.294 r  pg/notegen/i___614_i_11/O
                         net (fo=2, routed)           0.315     3.609    pg/notegen/i___614_i_11_n_0
    SLICE_X49Y173        LUT5 (Prop_lut5_I4_O)        0.332     3.941 r  pg/notegen/i___614_i_4/O
                         net (fo=1, routed)           0.512     4.454    pg/notegen/i___614_i_4_n_0
    SLICE_X46Y173        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     4.974 r  pg/notegen/i___614_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.974    pg/notegen/i___614_i_1_n_0
    SLICE_X46Y174        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.297 r  pg/notegen/i___618_i_1/O[1]
                         net (fo=6, routed)           0.548     5.845    pg/notegen/i___618_i_1_n_6
    SLICE_X45Y174        LUT2 (Prop_lut2_I1_O)        0.306     6.151 r  pg/notegen/i___619/O
                         net (fo=1, routed)           0.000     6.151    pg/notegen/i___619_n_0
    SLICE_X45Y174        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.552 r  pg/notegen/i___96_i_8/CO[3]
                         net (fo=1, routed)           0.009     6.561    pg/notegen/i___96_i_8_n_0
    SLICE_X45Y175        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.675 r  pg/notegen/i___96_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.675    pg/notegen/i___96_i_7_n_0
    SLICE_X45Y176        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.789 r  pg/notegen/i___96_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.789    pg/notegen/i___96_i_2_n_0
    SLICE_X45Y177        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.123 r  pg/notegen/i___96_i_1/O[1]
                         net (fo=3, routed)           0.733     7.857    pg/notegen/i___96_i_1_n_6
    SLICE_X43Y176        LUT4 (Prop_lut4_I1_O)        0.303     8.160 r  pg/notegen/pixel_step_i_56/O
                         net (fo=1, routed)           0.000     8.160    pg/notegen/pixel_step_i_56_n_0
    SLICE_X43Y176        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.710 r  pg/notegen/pixel_step_reg_i_25/CO[3]
                         net (fo=33, routed)          1.005     9.714    pg/notegen/pixel_step_reg_i_25_n_0
    SLICE_X43Y177        LUT2 (Prop_lut2_I0_O)        0.124     9.838 r  pg/notegen/pixel_step_i_28/O
                         net (fo=10, routed)          0.827    10.665    pg/notegen/pixel_step_i_28_n_0
    SLICE_X46Y179        LUT6 (Prop_lut6_I4_O)        0.124    10.789 r  pg/notegen/pixel_step_i_18/O
                         net (fo=1, routed)           0.489    11.278    pg/notegen/pixel_step_i_18_n_0
    SLICE_X43Y180        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    11.785 r  pg/notegen/pixel_step_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000    11.785    pg/notegen/pixel_step_reg_i_6_n_0
    SLICE_X43Y181        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.899 r  pg/notegen/pixel_step_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.899    pg/notegen/pixel_step_reg_i_2_n_0
    SLICE_X43Y182        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    12.077 r  pg/notegen/pixel_step_reg_i_1/CO[1]
                         net (fo=386, routed)         1.120    13.197    pg/notegen/CO[0]
    SLICE_X37Y180        LUT3 (Prop_lut3_I1_O)        0.329    13.526 r  pg/notegen/y6[9]_i_1/O
                         net (fo=10, routed)          0.715    14.241    pg/notegen/y6[9]_i_1_n_0
    SLICE_X38Y180        FDRE                                         r  pg/notegen/y6_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/clkout1_buf/O
                         net (fo=11328, routed)       1.665    14.029    pg/notegen/clk_65mhz
    SLICE_X38Y180        FDRE                                         r  pg/notegen/y6_reg[5]/C
                         clock pessimism              0.569    14.598    
                         clock uncertainty           -0.130    14.468    
    SLICE_X38Y180        FDRE (Setup_fdre_C_R)       -0.524    13.944    pg/notegen/y6_reg[5]
  -------------------------------------------------------------------
                         required time                         13.944    
                         arrival time                         -14.241    
  -------------------------------------------------------------------
                         slack                                 -0.297    

Slack (VIOLATED) :        -0.242ns  (required time - arrival time)
  Source:                 pg/bpm_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            pg/notegen/speed_counter_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.034ns  (logic 6.941ns (46.170%)  route 8.093ns (53.830%))
  Logic Levels:           24  (CARRY4=16 LUT2=3 LUT3=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.354ns = ( 14.030 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.752ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/clkout1_buf/O
                         net (fo=11328, routed)       1.788    -0.752    pg/clk_65mhz
    SLICE_X49Y170        FDRE                                         r  pg/bpm_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y170        FDRE (Prop_fdre_C_Q)         0.419    -0.333 r  pg/bpm_reg[8]/Q
                         net (fo=22, routed)          1.041     0.709    pg/notegen/Q[0]
    SLICE_X47Y169        LUT4 (Prop_lut4_I2_O)        0.296     1.005 r  pg/notegen/i___612_i_72/O
                         net (fo=1, routed)           0.000     1.005    pg/notegen/i___612_i_72_n_0
    SLICE_X47Y169        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.555 r  pg/notegen/i___612_i_61/CO[3]
                         net (fo=1, routed)           0.000     1.555    pg/notegen/i___612_i_61_n_0
    SLICE_X47Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.669 r  pg/notegen/i___612_i_43/CO[3]
                         net (fo=1, routed)           0.000     1.669    pg/notegen/i___612_i_43_n_0
    SLICE_X47Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.783 r  pg/notegen/i___612_i_30/CO[3]
                         net (fo=1, routed)           0.000     1.783    pg/notegen/i___612_i_30_n_0
    SLICE_X47Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.897 r  pg/notegen/i___612_i_29/CO[3]
                         net (fo=1, routed)           0.000     1.897    pg/notegen/i___612_i_29_n_0
    SLICE_X47Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.011 r  pg/notegen/i___612_i_35/CO[3]
                         net (fo=1, routed)           0.000     2.011    pg/notegen/i___612_i_35_n_0
    SLICE_X47Y174        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.233 r  pg/notegen/i___614_i_10/O[0]
                         net (fo=3, routed)           0.736     2.969    pg/notegen/i___614_i_10_n_7
    SLICE_X48Y173        LUT3 (Prop_lut3_I0_O)        0.325     3.294 r  pg/notegen/i___614_i_11/O
                         net (fo=2, routed)           0.315     3.609    pg/notegen/i___614_i_11_n_0
    SLICE_X49Y173        LUT5 (Prop_lut5_I4_O)        0.332     3.941 r  pg/notegen/i___614_i_4/O
                         net (fo=1, routed)           0.512     4.454    pg/notegen/i___614_i_4_n_0
    SLICE_X46Y173        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     4.974 r  pg/notegen/i___614_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.974    pg/notegen/i___614_i_1_n_0
    SLICE_X46Y174        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.297 r  pg/notegen/i___618_i_1/O[1]
                         net (fo=6, routed)           0.548     5.845    pg/notegen/i___618_i_1_n_6
    SLICE_X45Y174        LUT2 (Prop_lut2_I1_O)        0.306     6.151 r  pg/notegen/i___619/O
                         net (fo=1, routed)           0.000     6.151    pg/notegen/i___619_n_0
    SLICE_X45Y174        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.552 r  pg/notegen/i___96_i_8/CO[3]
                         net (fo=1, routed)           0.009     6.561    pg/notegen/i___96_i_8_n_0
    SLICE_X45Y175        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.675 r  pg/notegen/i___96_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.675    pg/notegen/i___96_i_7_n_0
    SLICE_X45Y176        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.789 r  pg/notegen/i___96_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.789    pg/notegen/i___96_i_2_n_0
    SLICE_X45Y177        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.123 r  pg/notegen/i___96_i_1/O[1]
                         net (fo=3, routed)           0.733     7.857    pg/notegen/i___96_i_1_n_6
    SLICE_X43Y176        LUT4 (Prop_lut4_I1_O)        0.303     8.160 r  pg/notegen/pixel_step_i_56/O
                         net (fo=1, routed)           0.000     8.160    pg/notegen/pixel_step_i_56_n_0
    SLICE_X43Y176        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.710 r  pg/notegen/pixel_step_reg_i_25/CO[3]
                         net (fo=33, routed)          1.005     9.714    pg/notegen/pixel_step_reg_i_25_n_0
    SLICE_X43Y177        LUT2 (Prop_lut2_I0_O)        0.124     9.838 r  pg/notegen/pixel_step_i_28/O
                         net (fo=10, routed)          0.827    10.665    pg/notegen/pixel_step_i_28_n_0
    SLICE_X46Y179        LUT6 (Prop_lut6_I4_O)        0.124    10.789 r  pg/notegen/pixel_step_i_18/O
                         net (fo=1, routed)           0.489    11.278    pg/notegen/pixel_step_i_18_n_0
    SLICE_X43Y180        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    11.785 r  pg/notegen/pixel_step_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000    11.785    pg/notegen/pixel_step_reg_i_6_n_0
    SLICE_X43Y181        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.899 r  pg/notegen/pixel_step_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.899    pg/notegen/pixel_step_reg_i_2_n_0
    SLICE_X43Y182        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    12.077 r  pg/notegen/pixel_step_reg_i_1/CO[1]
                         net (fo=386, routed)         1.071    13.148    db1/CO[0]
    SLICE_X45Y180        LUT2 (Prop_lut2_I1_O)        0.329    13.477 r  db1/speed_counter[0]_i_1/O
                         net (fo=27, routed)          0.805    14.282    pg/notegen/speed_counter_reg[26]_0
    SLICE_X44Y183        FDRE                                         r  pg/notegen/speed_counter_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/clkout1_buf/O
                         net (fo=11328, routed)       1.666    14.030    pg/notegen/clk_65mhz
    SLICE_X44Y183        FDRE                                         r  pg/notegen/speed_counter_reg[24]/C
                         clock pessimism              0.569    14.599    
                         clock uncertainty           -0.130    14.469    
    SLICE_X44Y183        FDRE (Setup_fdre_C_R)       -0.429    14.040    pg/notegen/speed_counter_reg[24]
  -------------------------------------------------------------------
                         required time                         14.040    
                         arrival time                         -14.282    
  -------------------------------------------------------------------
                         slack                                 -0.242    

Slack (VIOLATED) :        -0.242ns  (required time - arrival time)
  Source:                 pg/bpm_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            pg/notegen/speed_counter_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.034ns  (logic 6.941ns (46.170%)  route 8.093ns (53.830%))
  Logic Levels:           24  (CARRY4=16 LUT2=3 LUT3=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.354ns = ( 14.030 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.752ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/clkout1_buf/O
                         net (fo=11328, routed)       1.788    -0.752    pg/clk_65mhz
    SLICE_X49Y170        FDRE                                         r  pg/bpm_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y170        FDRE (Prop_fdre_C_Q)         0.419    -0.333 r  pg/bpm_reg[8]/Q
                         net (fo=22, routed)          1.041     0.709    pg/notegen/Q[0]
    SLICE_X47Y169        LUT4 (Prop_lut4_I2_O)        0.296     1.005 r  pg/notegen/i___612_i_72/O
                         net (fo=1, routed)           0.000     1.005    pg/notegen/i___612_i_72_n_0
    SLICE_X47Y169        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.555 r  pg/notegen/i___612_i_61/CO[3]
                         net (fo=1, routed)           0.000     1.555    pg/notegen/i___612_i_61_n_0
    SLICE_X47Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.669 r  pg/notegen/i___612_i_43/CO[3]
                         net (fo=1, routed)           0.000     1.669    pg/notegen/i___612_i_43_n_0
    SLICE_X47Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.783 r  pg/notegen/i___612_i_30/CO[3]
                         net (fo=1, routed)           0.000     1.783    pg/notegen/i___612_i_30_n_0
    SLICE_X47Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.897 r  pg/notegen/i___612_i_29/CO[3]
                         net (fo=1, routed)           0.000     1.897    pg/notegen/i___612_i_29_n_0
    SLICE_X47Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.011 r  pg/notegen/i___612_i_35/CO[3]
                         net (fo=1, routed)           0.000     2.011    pg/notegen/i___612_i_35_n_0
    SLICE_X47Y174        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.233 r  pg/notegen/i___614_i_10/O[0]
                         net (fo=3, routed)           0.736     2.969    pg/notegen/i___614_i_10_n_7
    SLICE_X48Y173        LUT3 (Prop_lut3_I0_O)        0.325     3.294 r  pg/notegen/i___614_i_11/O
                         net (fo=2, routed)           0.315     3.609    pg/notegen/i___614_i_11_n_0
    SLICE_X49Y173        LUT5 (Prop_lut5_I4_O)        0.332     3.941 r  pg/notegen/i___614_i_4/O
                         net (fo=1, routed)           0.512     4.454    pg/notegen/i___614_i_4_n_0
    SLICE_X46Y173        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     4.974 r  pg/notegen/i___614_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.974    pg/notegen/i___614_i_1_n_0
    SLICE_X46Y174        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.297 r  pg/notegen/i___618_i_1/O[1]
                         net (fo=6, routed)           0.548     5.845    pg/notegen/i___618_i_1_n_6
    SLICE_X45Y174        LUT2 (Prop_lut2_I1_O)        0.306     6.151 r  pg/notegen/i___619/O
                         net (fo=1, routed)           0.000     6.151    pg/notegen/i___619_n_0
    SLICE_X45Y174        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.552 r  pg/notegen/i___96_i_8/CO[3]
                         net (fo=1, routed)           0.009     6.561    pg/notegen/i___96_i_8_n_0
    SLICE_X45Y175        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.675 r  pg/notegen/i___96_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.675    pg/notegen/i___96_i_7_n_0
    SLICE_X45Y176        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.789 r  pg/notegen/i___96_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.789    pg/notegen/i___96_i_2_n_0
    SLICE_X45Y177        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.123 r  pg/notegen/i___96_i_1/O[1]
                         net (fo=3, routed)           0.733     7.857    pg/notegen/i___96_i_1_n_6
    SLICE_X43Y176        LUT4 (Prop_lut4_I1_O)        0.303     8.160 r  pg/notegen/pixel_step_i_56/O
                         net (fo=1, routed)           0.000     8.160    pg/notegen/pixel_step_i_56_n_0
    SLICE_X43Y176        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.710 r  pg/notegen/pixel_step_reg_i_25/CO[3]
                         net (fo=33, routed)          1.005     9.714    pg/notegen/pixel_step_reg_i_25_n_0
    SLICE_X43Y177        LUT2 (Prop_lut2_I0_O)        0.124     9.838 r  pg/notegen/pixel_step_i_28/O
                         net (fo=10, routed)          0.827    10.665    pg/notegen/pixel_step_i_28_n_0
    SLICE_X46Y179        LUT6 (Prop_lut6_I4_O)        0.124    10.789 r  pg/notegen/pixel_step_i_18/O
                         net (fo=1, routed)           0.489    11.278    pg/notegen/pixel_step_i_18_n_0
    SLICE_X43Y180        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    11.785 r  pg/notegen/pixel_step_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000    11.785    pg/notegen/pixel_step_reg_i_6_n_0
    SLICE_X43Y181        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.899 r  pg/notegen/pixel_step_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.899    pg/notegen/pixel_step_reg_i_2_n_0
    SLICE_X43Y182        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    12.077 r  pg/notegen/pixel_step_reg_i_1/CO[1]
                         net (fo=386, routed)         1.071    13.148    db1/CO[0]
    SLICE_X45Y180        LUT2 (Prop_lut2_I1_O)        0.329    13.477 r  db1/speed_counter[0]_i_1/O
                         net (fo=27, routed)          0.805    14.282    pg/notegen/speed_counter_reg[26]_0
    SLICE_X44Y183        FDRE                                         r  pg/notegen/speed_counter_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/clkout1_buf/O
                         net (fo=11328, routed)       1.666    14.030    pg/notegen/clk_65mhz
    SLICE_X44Y183        FDRE                                         r  pg/notegen/speed_counter_reg[25]/C
                         clock pessimism              0.569    14.599    
                         clock uncertainty           -0.130    14.469    
    SLICE_X44Y183        FDRE (Setup_fdre_C_R)       -0.429    14.040    pg/notegen/speed_counter_reg[25]
  -------------------------------------------------------------------
                         required time                         14.040    
                         arrival time                         -14.282    
  -------------------------------------------------------------------
                         slack                                 -0.242    

Slack (VIOLATED) :        -0.242ns  (required time - arrival time)
  Source:                 pg/bpm_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            pg/notegen/speed_counter_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.034ns  (logic 6.941ns (46.170%)  route 8.093ns (53.830%))
  Logic Levels:           24  (CARRY4=16 LUT2=3 LUT3=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.354ns = ( 14.030 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.752ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/clkout1_buf/O
                         net (fo=11328, routed)       1.788    -0.752    pg/clk_65mhz
    SLICE_X49Y170        FDRE                                         r  pg/bpm_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y170        FDRE (Prop_fdre_C_Q)         0.419    -0.333 r  pg/bpm_reg[8]/Q
                         net (fo=22, routed)          1.041     0.709    pg/notegen/Q[0]
    SLICE_X47Y169        LUT4 (Prop_lut4_I2_O)        0.296     1.005 r  pg/notegen/i___612_i_72/O
                         net (fo=1, routed)           0.000     1.005    pg/notegen/i___612_i_72_n_0
    SLICE_X47Y169        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.555 r  pg/notegen/i___612_i_61/CO[3]
                         net (fo=1, routed)           0.000     1.555    pg/notegen/i___612_i_61_n_0
    SLICE_X47Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.669 r  pg/notegen/i___612_i_43/CO[3]
                         net (fo=1, routed)           0.000     1.669    pg/notegen/i___612_i_43_n_0
    SLICE_X47Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.783 r  pg/notegen/i___612_i_30/CO[3]
                         net (fo=1, routed)           0.000     1.783    pg/notegen/i___612_i_30_n_0
    SLICE_X47Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.897 r  pg/notegen/i___612_i_29/CO[3]
                         net (fo=1, routed)           0.000     1.897    pg/notegen/i___612_i_29_n_0
    SLICE_X47Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.011 r  pg/notegen/i___612_i_35/CO[3]
                         net (fo=1, routed)           0.000     2.011    pg/notegen/i___612_i_35_n_0
    SLICE_X47Y174        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.233 r  pg/notegen/i___614_i_10/O[0]
                         net (fo=3, routed)           0.736     2.969    pg/notegen/i___614_i_10_n_7
    SLICE_X48Y173        LUT3 (Prop_lut3_I0_O)        0.325     3.294 r  pg/notegen/i___614_i_11/O
                         net (fo=2, routed)           0.315     3.609    pg/notegen/i___614_i_11_n_0
    SLICE_X49Y173        LUT5 (Prop_lut5_I4_O)        0.332     3.941 r  pg/notegen/i___614_i_4/O
                         net (fo=1, routed)           0.512     4.454    pg/notegen/i___614_i_4_n_0
    SLICE_X46Y173        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     4.974 r  pg/notegen/i___614_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.974    pg/notegen/i___614_i_1_n_0
    SLICE_X46Y174        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.297 r  pg/notegen/i___618_i_1/O[1]
                         net (fo=6, routed)           0.548     5.845    pg/notegen/i___618_i_1_n_6
    SLICE_X45Y174        LUT2 (Prop_lut2_I1_O)        0.306     6.151 r  pg/notegen/i___619/O
                         net (fo=1, routed)           0.000     6.151    pg/notegen/i___619_n_0
    SLICE_X45Y174        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.552 r  pg/notegen/i___96_i_8/CO[3]
                         net (fo=1, routed)           0.009     6.561    pg/notegen/i___96_i_8_n_0
    SLICE_X45Y175        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.675 r  pg/notegen/i___96_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.675    pg/notegen/i___96_i_7_n_0
    SLICE_X45Y176        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.789 r  pg/notegen/i___96_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.789    pg/notegen/i___96_i_2_n_0
    SLICE_X45Y177        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.123 r  pg/notegen/i___96_i_1/O[1]
                         net (fo=3, routed)           0.733     7.857    pg/notegen/i___96_i_1_n_6
    SLICE_X43Y176        LUT4 (Prop_lut4_I1_O)        0.303     8.160 r  pg/notegen/pixel_step_i_56/O
                         net (fo=1, routed)           0.000     8.160    pg/notegen/pixel_step_i_56_n_0
    SLICE_X43Y176        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.710 r  pg/notegen/pixel_step_reg_i_25/CO[3]
                         net (fo=33, routed)          1.005     9.714    pg/notegen/pixel_step_reg_i_25_n_0
    SLICE_X43Y177        LUT2 (Prop_lut2_I0_O)        0.124     9.838 r  pg/notegen/pixel_step_i_28/O
                         net (fo=10, routed)          0.827    10.665    pg/notegen/pixel_step_i_28_n_0
    SLICE_X46Y179        LUT6 (Prop_lut6_I4_O)        0.124    10.789 r  pg/notegen/pixel_step_i_18/O
                         net (fo=1, routed)           0.489    11.278    pg/notegen/pixel_step_i_18_n_0
    SLICE_X43Y180        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    11.785 r  pg/notegen/pixel_step_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000    11.785    pg/notegen/pixel_step_reg_i_6_n_0
    SLICE_X43Y181        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.899 r  pg/notegen/pixel_step_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.899    pg/notegen/pixel_step_reg_i_2_n_0
    SLICE_X43Y182        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    12.077 r  pg/notegen/pixel_step_reg_i_1/CO[1]
                         net (fo=386, routed)         1.071    13.148    db1/CO[0]
    SLICE_X45Y180        LUT2 (Prop_lut2_I1_O)        0.329    13.477 r  db1/speed_counter[0]_i_1/O
                         net (fo=27, routed)          0.805    14.282    pg/notegen/speed_counter_reg[26]_0
    SLICE_X44Y183        FDRE                                         r  pg/notegen/speed_counter_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/clkout1_buf/O
                         net (fo=11328, routed)       1.666    14.030    pg/notegen/clk_65mhz
    SLICE_X44Y183        FDRE                                         r  pg/notegen/speed_counter_reg[26]/C
                         clock pessimism              0.569    14.599    
                         clock uncertainty           -0.130    14.469    
    SLICE_X44Y183        FDRE (Setup_fdre_C_R)       -0.429    14.040    pg/notegen/speed_counter_reg[26]
  -------------------------------------------------------------------
                         required time                         14.040    
                         arrival time                         -14.282    
  -------------------------------------------------------------------
                         slack                                 -0.242    

Slack (VIOLATED) :        -0.223ns  (required time - arrival time)
  Source:                 pg/bpm_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            pg/notegen/y10_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.922ns  (logic 6.941ns (46.516%)  route 7.981ns (53.484%))
  Logic Levels:           24  (CARRY4=16 LUT2=2 LUT3=2 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.352ns = ( 14.032 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.752ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/clkout1_buf/O
                         net (fo=11328, routed)       1.788    -0.752    pg/clk_65mhz
    SLICE_X49Y170        FDRE                                         r  pg/bpm_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y170        FDRE (Prop_fdre_C_Q)         0.419    -0.333 r  pg/bpm_reg[8]/Q
                         net (fo=22, routed)          1.041     0.709    pg/notegen/Q[0]
    SLICE_X47Y169        LUT4 (Prop_lut4_I2_O)        0.296     1.005 r  pg/notegen/i___612_i_72/O
                         net (fo=1, routed)           0.000     1.005    pg/notegen/i___612_i_72_n_0
    SLICE_X47Y169        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.555 r  pg/notegen/i___612_i_61/CO[3]
                         net (fo=1, routed)           0.000     1.555    pg/notegen/i___612_i_61_n_0
    SLICE_X47Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.669 r  pg/notegen/i___612_i_43/CO[3]
                         net (fo=1, routed)           0.000     1.669    pg/notegen/i___612_i_43_n_0
    SLICE_X47Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.783 r  pg/notegen/i___612_i_30/CO[3]
                         net (fo=1, routed)           0.000     1.783    pg/notegen/i___612_i_30_n_0
    SLICE_X47Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.897 r  pg/notegen/i___612_i_29/CO[3]
                         net (fo=1, routed)           0.000     1.897    pg/notegen/i___612_i_29_n_0
    SLICE_X47Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.011 r  pg/notegen/i___612_i_35/CO[3]
                         net (fo=1, routed)           0.000     2.011    pg/notegen/i___612_i_35_n_0
    SLICE_X47Y174        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.233 r  pg/notegen/i___614_i_10/O[0]
                         net (fo=3, routed)           0.736     2.969    pg/notegen/i___614_i_10_n_7
    SLICE_X48Y173        LUT3 (Prop_lut3_I0_O)        0.325     3.294 r  pg/notegen/i___614_i_11/O
                         net (fo=2, routed)           0.315     3.609    pg/notegen/i___614_i_11_n_0
    SLICE_X49Y173        LUT5 (Prop_lut5_I4_O)        0.332     3.941 r  pg/notegen/i___614_i_4/O
                         net (fo=1, routed)           0.512     4.454    pg/notegen/i___614_i_4_n_0
    SLICE_X46Y173        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     4.974 r  pg/notegen/i___614_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.974    pg/notegen/i___614_i_1_n_0
    SLICE_X46Y174        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.297 r  pg/notegen/i___618_i_1/O[1]
                         net (fo=6, routed)           0.548     5.845    pg/notegen/i___618_i_1_n_6
    SLICE_X45Y174        LUT2 (Prop_lut2_I1_O)        0.306     6.151 r  pg/notegen/i___619/O
                         net (fo=1, routed)           0.000     6.151    pg/notegen/i___619_n_0
    SLICE_X45Y174        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.552 r  pg/notegen/i___96_i_8/CO[3]
                         net (fo=1, routed)           0.009     6.561    pg/notegen/i___96_i_8_n_0
    SLICE_X45Y175        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.675 r  pg/notegen/i___96_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.675    pg/notegen/i___96_i_7_n_0
    SLICE_X45Y176        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.789 r  pg/notegen/i___96_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.789    pg/notegen/i___96_i_2_n_0
    SLICE_X45Y177        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.123 r  pg/notegen/i___96_i_1/O[1]
                         net (fo=3, routed)           0.733     7.857    pg/notegen/i___96_i_1_n_6
    SLICE_X43Y176        LUT4 (Prop_lut4_I1_O)        0.303     8.160 r  pg/notegen/pixel_step_i_56/O
                         net (fo=1, routed)           0.000     8.160    pg/notegen/pixel_step_i_56_n_0
    SLICE_X43Y176        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.710 r  pg/notegen/pixel_step_reg_i_25/CO[3]
                         net (fo=33, routed)          1.005     9.714    pg/notegen/pixel_step_reg_i_25_n_0
    SLICE_X43Y177        LUT2 (Prop_lut2_I0_O)        0.124     9.838 r  pg/notegen/pixel_step_i_28/O
                         net (fo=10, routed)          0.827    10.665    pg/notegen/pixel_step_i_28_n_0
    SLICE_X46Y179        LUT6 (Prop_lut6_I4_O)        0.124    10.789 r  pg/notegen/pixel_step_i_18/O
                         net (fo=1, routed)           0.489    11.278    pg/notegen/pixel_step_i_18_n_0
    SLICE_X43Y180        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    11.785 r  pg/notegen/pixel_step_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000    11.785    pg/notegen/pixel_step_reg_i_6_n_0
    SLICE_X43Y181        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.899 r  pg/notegen/pixel_step_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.899    pg/notegen/pixel_step_reg_i_2_n_0
    SLICE_X43Y182        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    12.077 r  pg/notegen/pixel_step_reg_i_1/CO[1]
                         net (fo=386, routed)         1.261    13.339    pg/notegen/CO[0]
    SLICE_X33Y180        LUT3 (Prop_lut3_I1_O)        0.329    13.668 r  pg/notegen/y10[9]_i_1/O
                         net (fo=10, routed)          0.502    14.170    pg/notegen/y10[9]_i_1_n_0
    SLICE_X34Y181        FDSE                                         r  pg/notegen/y10_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/clkout1_buf/O
                         net (fo=11328, routed)       1.668    14.032    pg/notegen/clk_65mhz
    SLICE_X34Y181        FDSE                                         r  pg/notegen/y10_reg[2]/C
                         clock pessimism              0.569    14.601    
                         clock uncertainty           -0.130    14.471    
    SLICE_X34Y181        FDSE (Setup_fdse_C_S)       -0.524    13.947    pg/notegen/y10_reg[2]
  -------------------------------------------------------------------
                         required time                         13.947    
                         arrival time                         -14.170    
  -------------------------------------------------------------------
                         slack                                 -0.223    

Slack (VIOLATED) :        -0.223ns  (required time - arrival time)
  Source:                 pg/bpm_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            pg/notegen/y10_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.922ns  (logic 6.941ns (46.516%)  route 7.981ns (53.484%))
  Logic Levels:           24  (CARRY4=16 LUT2=2 LUT3=2 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.352ns = ( 14.032 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.752ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/clkout1_buf/O
                         net (fo=11328, routed)       1.788    -0.752    pg/clk_65mhz
    SLICE_X49Y170        FDRE                                         r  pg/bpm_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y170        FDRE (Prop_fdre_C_Q)         0.419    -0.333 r  pg/bpm_reg[8]/Q
                         net (fo=22, routed)          1.041     0.709    pg/notegen/Q[0]
    SLICE_X47Y169        LUT4 (Prop_lut4_I2_O)        0.296     1.005 r  pg/notegen/i___612_i_72/O
                         net (fo=1, routed)           0.000     1.005    pg/notegen/i___612_i_72_n_0
    SLICE_X47Y169        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.555 r  pg/notegen/i___612_i_61/CO[3]
                         net (fo=1, routed)           0.000     1.555    pg/notegen/i___612_i_61_n_0
    SLICE_X47Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.669 r  pg/notegen/i___612_i_43/CO[3]
                         net (fo=1, routed)           0.000     1.669    pg/notegen/i___612_i_43_n_0
    SLICE_X47Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.783 r  pg/notegen/i___612_i_30/CO[3]
                         net (fo=1, routed)           0.000     1.783    pg/notegen/i___612_i_30_n_0
    SLICE_X47Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.897 r  pg/notegen/i___612_i_29/CO[3]
                         net (fo=1, routed)           0.000     1.897    pg/notegen/i___612_i_29_n_0
    SLICE_X47Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.011 r  pg/notegen/i___612_i_35/CO[3]
                         net (fo=1, routed)           0.000     2.011    pg/notegen/i___612_i_35_n_0
    SLICE_X47Y174        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.233 r  pg/notegen/i___614_i_10/O[0]
                         net (fo=3, routed)           0.736     2.969    pg/notegen/i___614_i_10_n_7
    SLICE_X48Y173        LUT3 (Prop_lut3_I0_O)        0.325     3.294 r  pg/notegen/i___614_i_11/O
                         net (fo=2, routed)           0.315     3.609    pg/notegen/i___614_i_11_n_0
    SLICE_X49Y173        LUT5 (Prop_lut5_I4_O)        0.332     3.941 r  pg/notegen/i___614_i_4/O
                         net (fo=1, routed)           0.512     4.454    pg/notegen/i___614_i_4_n_0
    SLICE_X46Y173        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     4.974 r  pg/notegen/i___614_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.974    pg/notegen/i___614_i_1_n_0
    SLICE_X46Y174        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.297 r  pg/notegen/i___618_i_1/O[1]
                         net (fo=6, routed)           0.548     5.845    pg/notegen/i___618_i_1_n_6
    SLICE_X45Y174        LUT2 (Prop_lut2_I1_O)        0.306     6.151 r  pg/notegen/i___619/O
                         net (fo=1, routed)           0.000     6.151    pg/notegen/i___619_n_0
    SLICE_X45Y174        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.552 r  pg/notegen/i___96_i_8/CO[3]
                         net (fo=1, routed)           0.009     6.561    pg/notegen/i___96_i_8_n_0
    SLICE_X45Y175        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.675 r  pg/notegen/i___96_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.675    pg/notegen/i___96_i_7_n_0
    SLICE_X45Y176        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.789 r  pg/notegen/i___96_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.789    pg/notegen/i___96_i_2_n_0
    SLICE_X45Y177        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.123 r  pg/notegen/i___96_i_1/O[1]
                         net (fo=3, routed)           0.733     7.857    pg/notegen/i___96_i_1_n_6
    SLICE_X43Y176        LUT4 (Prop_lut4_I1_O)        0.303     8.160 r  pg/notegen/pixel_step_i_56/O
                         net (fo=1, routed)           0.000     8.160    pg/notegen/pixel_step_i_56_n_0
    SLICE_X43Y176        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.710 r  pg/notegen/pixel_step_reg_i_25/CO[3]
                         net (fo=33, routed)          1.005     9.714    pg/notegen/pixel_step_reg_i_25_n_0
    SLICE_X43Y177        LUT2 (Prop_lut2_I0_O)        0.124     9.838 r  pg/notegen/pixel_step_i_28/O
                         net (fo=10, routed)          0.827    10.665    pg/notegen/pixel_step_i_28_n_0
    SLICE_X46Y179        LUT6 (Prop_lut6_I4_O)        0.124    10.789 r  pg/notegen/pixel_step_i_18/O
                         net (fo=1, routed)           0.489    11.278    pg/notegen/pixel_step_i_18_n_0
    SLICE_X43Y180        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    11.785 r  pg/notegen/pixel_step_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000    11.785    pg/notegen/pixel_step_reg_i_6_n_0
    SLICE_X43Y181        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.899 r  pg/notegen/pixel_step_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.899    pg/notegen/pixel_step_reg_i_2_n_0
    SLICE_X43Y182        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    12.077 r  pg/notegen/pixel_step_reg_i_1/CO[1]
                         net (fo=386, routed)         1.261    13.339    pg/notegen/CO[0]
    SLICE_X33Y180        LUT3 (Prop_lut3_I1_O)        0.329    13.668 r  pg/notegen/y10[9]_i_1/O
                         net (fo=10, routed)          0.502    14.170    pg/notegen/y10[9]_i_1_n_0
    SLICE_X34Y181        FDSE                                         r  pg/notegen/y10_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/clkout1_buf/O
                         net (fo=11328, routed)       1.668    14.032    pg/notegen/clk_65mhz
    SLICE_X34Y181        FDSE                                         r  pg/notegen/y10_reg[3]/C
                         clock pessimism              0.569    14.601    
                         clock uncertainty           -0.130    14.471    
    SLICE_X34Y181        FDSE (Setup_fdse_C_S)       -0.524    13.947    pg/notegen/y10_reg[3]
  -------------------------------------------------------------------
                         required time                         13.947    
                         arrival time                         -14.170    
  -------------------------------------------------------------------
                         slack                                 -0.223    

Slack (VIOLATED) :        -0.223ns  (required time - arrival time)
  Source:                 pg/bpm_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            pg/notegen/y10_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.922ns  (logic 6.941ns (46.516%)  route 7.981ns (53.484%))
  Logic Levels:           24  (CARRY4=16 LUT2=2 LUT3=2 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.352ns = ( 14.032 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.752ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/clkout1_buf/O
                         net (fo=11328, routed)       1.788    -0.752    pg/clk_65mhz
    SLICE_X49Y170        FDRE                                         r  pg/bpm_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y170        FDRE (Prop_fdre_C_Q)         0.419    -0.333 r  pg/bpm_reg[8]/Q
                         net (fo=22, routed)          1.041     0.709    pg/notegen/Q[0]
    SLICE_X47Y169        LUT4 (Prop_lut4_I2_O)        0.296     1.005 r  pg/notegen/i___612_i_72/O
                         net (fo=1, routed)           0.000     1.005    pg/notegen/i___612_i_72_n_0
    SLICE_X47Y169        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.555 r  pg/notegen/i___612_i_61/CO[3]
                         net (fo=1, routed)           0.000     1.555    pg/notegen/i___612_i_61_n_0
    SLICE_X47Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.669 r  pg/notegen/i___612_i_43/CO[3]
                         net (fo=1, routed)           0.000     1.669    pg/notegen/i___612_i_43_n_0
    SLICE_X47Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.783 r  pg/notegen/i___612_i_30/CO[3]
                         net (fo=1, routed)           0.000     1.783    pg/notegen/i___612_i_30_n_0
    SLICE_X47Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.897 r  pg/notegen/i___612_i_29/CO[3]
                         net (fo=1, routed)           0.000     1.897    pg/notegen/i___612_i_29_n_0
    SLICE_X47Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.011 r  pg/notegen/i___612_i_35/CO[3]
                         net (fo=1, routed)           0.000     2.011    pg/notegen/i___612_i_35_n_0
    SLICE_X47Y174        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.233 r  pg/notegen/i___614_i_10/O[0]
                         net (fo=3, routed)           0.736     2.969    pg/notegen/i___614_i_10_n_7
    SLICE_X48Y173        LUT3 (Prop_lut3_I0_O)        0.325     3.294 r  pg/notegen/i___614_i_11/O
                         net (fo=2, routed)           0.315     3.609    pg/notegen/i___614_i_11_n_0
    SLICE_X49Y173        LUT5 (Prop_lut5_I4_O)        0.332     3.941 r  pg/notegen/i___614_i_4/O
                         net (fo=1, routed)           0.512     4.454    pg/notegen/i___614_i_4_n_0
    SLICE_X46Y173        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     4.974 r  pg/notegen/i___614_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.974    pg/notegen/i___614_i_1_n_0
    SLICE_X46Y174        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.297 r  pg/notegen/i___618_i_1/O[1]
                         net (fo=6, routed)           0.548     5.845    pg/notegen/i___618_i_1_n_6
    SLICE_X45Y174        LUT2 (Prop_lut2_I1_O)        0.306     6.151 r  pg/notegen/i___619/O
                         net (fo=1, routed)           0.000     6.151    pg/notegen/i___619_n_0
    SLICE_X45Y174        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.552 r  pg/notegen/i___96_i_8/CO[3]
                         net (fo=1, routed)           0.009     6.561    pg/notegen/i___96_i_8_n_0
    SLICE_X45Y175        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.675 r  pg/notegen/i___96_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.675    pg/notegen/i___96_i_7_n_0
    SLICE_X45Y176        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.789 r  pg/notegen/i___96_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.789    pg/notegen/i___96_i_2_n_0
    SLICE_X45Y177        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.123 r  pg/notegen/i___96_i_1/O[1]
                         net (fo=3, routed)           0.733     7.857    pg/notegen/i___96_i_1_n_6
    SLICE_X43Y176        LUT4 (Prop_lut4_I1_O)        0.303     8.160 r  pg/notegen/pixel_step_i_56/O
                         net (fo=1, routed)           0.000     8.160    pg/notegen/pixel_step_i_56_n_0
    SLICE_X43Y176        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.710 r  pg/notegen/pixel_step_reg_i_25/CO[3]
                         net (fo=33, routed)          1.005     9.714    pg/notegen/pixel_step_reg_i_25_n_0
    SLICE_X43Y177        LUT2 (Prop_lut2_I0_O)        0.124     9.838 r  pg/notegen/pixel_step_i_28/O
                         net (fo=10, routed)          0.827    10.665    pg/notegen/pixel_step_i_28_n_0
    SLICE_X46Y179        LUT6 (Prop_lut6_I4_O)        0.124    10.789 r  pg/notegen/pixel_step_i_18/O
                         net (fo=1, routed)           0.489    11.278    pg/notegen/pixel_step_i_18_n_0
    SLICE_X43Y180        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    11.785 r  pg/notegen/pixel_step_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000    11.785    pg/notegen/pixel_step_reg_i_6_n_0
    SLICE_X43Y181        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.899 r  pg/notegen/pixel_step_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.899    pg/notegen/pixel_step_reg_i_2_n_0
    SLICE_X43Y182        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    12.077 r  pg/notegen/pixel_step_reg_i_1/CO[1]
                         net (fo=386, routed)         1.261    13.339    pg/notegen/CO[0]
    SLICE_X33Y180        LUT3 (Prop_lut3_I1_O)        0.329    13.668 r  pg/notegen/y10[9]_i_1/O
                         net (fo=10, routed)          0.502    14.170    pg/notegen/y10[9]_i_1_n_0
    SLICE_X34Y181        FDRE                                         r  pg/notegen/y10_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/clkout1_buf/O
                         net (fo=11328, routed)       1.668    14.032    pg/notegen/clk_65mhz
    SLICE_X34Y181        FDRE                                         r  pg/notegen/y10_reg[6]/C
                         clock pessimism              0.569    14.601    
                         clock uncertainty           -0.130    14.471    
    SLICE_X34Y181        FDRE (Setup_fdre_C_R)       -0.524    13.947    pg/notegen/y10_reg[6]
  -------------------------------------------------------------------
                         required time                         13.947    
                         arrival time                         -14.170    
  -------------------------------------------------------------------
                         slack                                 -0.223    

Slack (VIOLATED) :        -0.223ns  (required time - arrival time)
  Source:                 pg/bpm_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            pg/notegen/y10_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.922ns  (logic 6.941ns (46.516%)  route 7.981ns (53.484%))
  Logic Levels:           24  (CARRY4=16 LUT2=2 LUT3=2 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.352ns = ( 14.032 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.752ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/clkout1_buf/O
                         net (fo=11328, routed)       1.788    -0.752    pg/clk_65mhz
    SLICE_X49Y170        FDRE                                         r  pg/bpm_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y170        FDRE (Prop_fdre_C_Q)         0.419    -0.333 r  pg/bpm_reg[8]/Q
                         net (fo=22, routed)          1.041     0.709    pg/notegen/Q[0]
    SLICE_X47Y169        LUT4 (Prop_lut4_I2_O)        0.296     1.005 r  pg/notegen/i___612_i_72/O
                         net (fo=1, routed)           0.000     1.005    pg/notegen/i___612_i_72_n_0
    SLICE_X47Y169        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.555 r  pg/notegen/i___612_i_61/CO[3]
                         net (fo=1, routed)           0.000     1.555    pg/notegen/i___612_i_61_n_0
    SLICE_X47Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.669 r  pg/notegen/i___612_i_43/CO[3]
                         net (fo=1, routed)           0.000     1.669    pg/notegen/i___612_i_43_n_0
    SLICE_X47Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.783 r  pg/notegen/i___612_i_30/CO[3]
                         net (fo=1, routed)           0.000     1.783    pg/notegen/i___612_i_30_n_0
    SLICE_X47Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.897 r  pg/notegen/i___612_i_29/CO[3]
                         net (fo=1, routed)           0.000     1.897    pg/notegen/i___612_i_29_n_0
    SLICE_X47Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.011 r  pg/notegen/i___612_i_35/CO[3]
                         net (fo=1, routed)           0.000     2.011    pg/notegen/i___612_i_35_n_0
    SLICE_X47Y174        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.233 r  pg/notegen/i___614_i_10/O[0]
                         net (fo=3, routed)           0.736     2.969    pg/notegen/i___614_i_10_n_7
    SLICE_X48Y173        LUT3 (Prop_lut3_I0_O)        0.325     3.294 r  pg/notegen/i___614_i_11/O
                         net (fo=2, routed)           0.315     3.609    pg/notegen/i___614_i_11_n_0
    SLICE_X49Y173        LUT5 (Prop_lut5_I4_O)        0.332     3.941 r  pg/notegen/i___614_i_4/O
                         net (fo=1, routed)           0.512     4.454    pg/notegen/i___614_i_4_n_0
    SLICE_X46Y173        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     4.974 r  pg/notegen/i___614_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.974    pg/notegen/i___614_i_1_n_0
    SLICE_X46Y174        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.297 r  pg/notegen/i___618_i_1/O[1]
                         net (fo=6, routed)           0.548     5.845    pg/notegen/i___618_i_1_n_6
    SLICE_X45Y174        LUT2 (Prop_lut2_I1_O)        0.306     6.151 r  pg/notegen/i___619/O
                         net (fo=1, routed)           0.000     6.151    pg/notegen/i___619_n_0
    SLICE_X45Y174        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.552 r  pg/notegen/i___96_i_8/CO[3]
                         net (fo=1, routed)           0.009     6.561    pg/notegen/i___96_i_8_n_0
    SLICE_X45Y175        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.675 r  pg/notegen/i___96_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.675    pg/notegen/i___96_i_7_n_0
    SLICE_X45Y176        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.789 r  pg/notegen/i___96_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.789    pg/notegen/i___96_i_2_n_0
    SLICE_X45Y177        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.123 r  pg/notegen/i___96_i_1/O[1]
                         net (fo=3, routed)           0.733     7.857    pg/notegen/i___96_i_1_n_6
    SLICE_X43Y176        LUT4 (Prop_lut4_I1_O)        0.303     8.160 r  pg/notegen/pixel_step_i_56/O
                         net (fo=1, routed)           0.000     8.160    pg/notegen/pixel_step_i_56_n_0
    SLICE_X43Y176        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.710 r  pg/notegen/pixel_step_reg_i_25/CO[3]
                         net (fo=33, routed)          1.005     9.714    pg/notegen/pixel_step_reg_i_25_n_0
    SLICE_X43Y177        LUT2 (Prop_lut2_I0_O)        0.124     9.838 r  pg/notegen/pixel_step_i_28/O
                         net (fo=10, routed)          0.827    10.665    pg/notegen/pixel_step_i_28_n_0
    SLICE_X46Y179        LUT6 (Prop_lut6_I4_O)        0.124    10.789 r  pg/notegen/pixel_step_i_18/O
                         net (fo=1, routed)           0.489    11.278    pg/notegen/pixel_step_i_18_n_0
    SLICE_X43Y180        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    11.785 r  pg/notegen/pixel_step_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000    11.785    pg/notegen/pixel_step_reg_i_6_n_0
    SLICE_X43Y181        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.899 r  pg/notegen/pixel_step_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.899    pg/notegen/pixel_step_reg_i_2_n_0
    SLICE_X43Y182        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    12.077 r  pg/notegen/pixel_step_reg_i_1/CO[1]
                         net (fo=386, routed)         1.261    13.339    pg/notegen/CO[0]
    SLICE_X33Y180        LUT3 (Prop_lut3_I1_O)        0.329    13.668 r  pg/notegen/y10[9]_i_1/O
                         net (fo=10, routed)          0.502    14.170    pg/notegen/y10[9]_i_1_n_0
    SLICE_X34Y181        FDRE                                         r  pg/notegen/y10_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/clkout1_buf/O
                         net (fo=11328, routed)       1.668    14.032    pg/notegen/clk_65mhz
    SLICE_X34Y181        FDRE                                         r  pg/notegen/y10_reg[7]/C
                         clock pessimism              0.569    14.601    
                         clock uncertainty           -0.130    14.471    
    SLICE_X34Y181        FDRE (Setup_fdre_C_R)       -0.524    13.947    pg/notegen/y10_reg[7]
  -------------------------------------------------------------------
                         required time                         13.947    
                         arrival time                         -14.170    
  -------------------------------------------------------------------
                         slack                                 -0.223    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 my_img/track_D/x_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_img/track_D/x_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.128ns (44.664%)  route 0.159ns (55.336%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=11328, routed)       0.557    -0.607    my_img/track_D/x_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].num_stages.numerator_gen.del_numer/aclk
    SLICE_X52Y140        FDRE                                         r  my_img/track_D/x_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y140        FDRE (Prop_fdre_C_Q)         0.128    -0.479 r  my_img/track_D/x_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[20]/Q
                         net (fo=1, routed)           0.159    -0.321    my_img/track_D/x_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].num_stages.numerator_gen.del_numer/D[20]
    SLICE_X50Y141        FDRE                                         r  my_img/track_D/x_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=11328, routed)       0.828    -0.845    my_img/track_D/x_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].num_stages.numerator_gen.del_numer/aclk
    SLICE_X50Y141        FDRE                                         r  my_img/track_D/x_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[20]/C
                         clock pessimism              0.504    -0.341    
    SLICE_X50Y141        FDRE (Hold_fdre_C_D)         0.005    -0.336    my_img/track_D/x_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[20]
  -------------------------------------------------------------------
                         required time                          0.336    
                         arrival time                          -0.321    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 my_img/track_A/y_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_img/track_A/y_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.141ns (41.419%)  route 0.199ns (58.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=11328, routed)       0.637    -0.527    my_img/track_A/y_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].num_stages.numerator_gen.del_numer/aclk
    SLICE_X51Y163        FDRE                                         r  my_img/track_A/y_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y163        FDRE (Prop_fdre_C_Q)         0.141    -0.386 r  my_img/track_A/y_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[4]/Q
                         net (fo=1, routed)           0.199    -0.186    my_img/track_A/y_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].num_stages.numerator_gen.del_numer/D[4]
    SLICE_X52Y163        FDRE                                         r  my_img/track_A/y_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=11328, routed)       0.909    -0.764    my_img/track_A/y_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].num_stages.numerator_gen.del_numer/aclk
    SLICE_X52Y163        FDRE                                         r  my_img/track_A/y_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[4]/C
                         clock pessimism              0.500    -0.264    
    SLICE_X52Y163        FDRE (Hold_fdre_C_D)         0.060    -0.204    my_img/track_A/y_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[4]
  -------------------------------------------------------------------
                         required time                          0.204    
                         arrival time                          -0.186    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 my_img/my_hsv/h_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_img/my_hsv/h_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.141ns (40.020%)  route 0.211ns (59.980%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=11328, routed)       0.565    -0.599    my_img/my_hsv/h_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/aclk
    SLICE_X53Y97         FDRE                                         r  my_img/my_hsv/h_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y97         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  my_img/my_hsv/h_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[14]/Q
                         net (fo=1, routed)           0.211    -0.247    my_img/my_hsv/h_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].num_stages.numerator_gen.del_numer/D[14]
    SLICE_X51Y98         FDRE                                         r  my_img/my_hsv/h_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=11328, routed)       0.836    -0.837    my_img/my_hsv/h_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].num_stages.numerator_gen.del_numer/aclk
    SLICE_X51Y98         FDRE                                         r  my_img/my_hsv/h_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[14]/C
                         clock pessimism              0.504    -0.333    
    SLICE_X51Y98         FDRE (Hold_fdre_C_D)         0.066    -0.267    my_img/my_hsv/h_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[14]
  -------------------------------------------------------------------
                         required time                          0.267    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 my_img/track_D/x_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[16].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_img/track_D/x_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[17].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.128ns (42.374%)  route 0.174ns (57.626%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=11328, routed)       0.559    -0.605    my_img/track_D/x_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[16].divisor_gen.divisor_dc1.del_divisor_msbs/aclk
    SLICE_X51Y146        FDRE                                         r  my_img/track_D/x_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[16].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y146        FDRE (Prop_fdre_C_Q)         0.128    -0.477 r  my_img/track_D/x_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[16].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[4]/Q
                         net (fo=2, routed)           0.174    -0.303    my_img/track_D/x_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[17].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[16]_0[4]
    SLICE_X54Y145        FDRE                                         r  my_img/track_D/x_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[17].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=11328, routed)       0.827    -0.845    my_img/track_D/x_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[17].divisor_gen.divisor_dc1.del_divisor_msbs/aclk
    SLICE_X54Y145        FDRE                                         r  my_img/track_D/x_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[17].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[4]/C
                         clock pessimism              0.504    -0.341    
    SLICE_X54Y145        FDRE (Hold_fdre_C_D)         0.006    -0.335    my_img/track_D/x_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[17].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[4]
  -------------------------------------------------------------------
                         required time                          0.335    
                         arrival time                          -0.303    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 my_img/track_D/x_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_img/track_D/x_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.148ns (46.744%)  route 0.169ns (53.256%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=11328, routed)       0.556    -0.608    my_img/track_D/x_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].num_stages.numerator_gen.del_numer/aclk
    SLICE_X54Y139        FDRE                                         r  my_img/track_D/x_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y139        FDRE (Prop_fdre_C_Q)         0.148    -0.460 r  my_img/track_D/x_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[18]/Q
                         net (fo=1, routed)           0.169    -0.292    my_img/track_D/x_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].num_stages.numerator_gen.del_numer/D[18]
    SLICE_X51Y139        FDRE                                         r  my_img/track_D/x_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=11328, routed)       0.827    -0.846    my_img/track_D/x_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].num_stages.numerator_gen.del_numer/aclk
    SLICE_X51Y139        FDRE                                         r  my_img/track_D/x_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[18]/C
                         clock pessimism              0.504    -0.342    
    SLICE_X51Y139        FDRE (Hold_fdre_C_D)         0.018    -0.324    my_img/track_D/x_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[18]
  -------------------------------------------------------------------
                         required time                          0.324    
                         arrival time                          -0.292    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 my_img/track_A/y_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[15].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_img/track_A/y_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[16].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.148ns (46.977%)  route 0.167ns (53.023%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.771ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=11328, routed)       0.631    -0.533    my_img/track_A/y_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[15].divisor_gen.divisor_dc1.del_divisor_msbs/aclk
    SLICE_X50Y171        FDRE                                         r  my_img/track_A/y_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[15].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y171        FDRE (Prop_fdre_C_Q)         0.148    -0.385 r  my_img/track_A/y_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[15].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[10]/Q
                         net (fo=2, routed)           0.167    -0.218    my_img/track_A/y_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[16].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[16]_0[10]
    SLICE_X53Y171        FDRE                                         r  my_img/track_A/y_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[16].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=11328, routed)       0.902    -0.771    my_img/track_A/y_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[16].divisor_gen.divisor_dc1.del_divisor_msbs/aclk
    SLICE_X53Y171        FDRE                                         r  my_img/track_A/y_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[16].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[10]/C
                         clock pessimism              0.500    -0.271    
    SLICE_X53Y171        FDRE (Hold_fdre_C_D)         0.017    -0.254    my_img/track_A/y_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[16].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[10]
  -------------------------------------------------------------------
                         required time                          0.254    
                         arrival time                          -0.218    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 my_img/track_A/total_x_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_img/track_A/total_x_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.523ns  (logic 0.371ns (70.915%)  route 0.152ns (29.085%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.746ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=11328, routed)       0.570    -0.594    my_img/track_A/clk_65mhz
    SLICE_X14Y149        FDRE                                         r  my_img/track_A/total_x_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y149        FDRE (Prop_fdre_C_Q)         0.164    -0.430 r  my_img/track_A/total_x_reg[7]/Q
                         net (fo=2, routed)           0.151    -0.279    my_img/track_A/total_x_reg[7]
    SLICE_X14Y149        LUT2 (Prop_lut2_I1_O)        0.045    -0.234 r  my_img/track_A/total_x[4]_i_2/O
                         net (fo=1, routed)           0.000    -0.234    my_img/track_A/total_x[4]_i_2_n_0
    SLICE_X14Y149        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109    -0.125 r  my_img/track_A/total_x_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.124    my_img/track_A/total_x_reg[4]_i_1_n_0
    SLICE_X14Y150        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053    -0.071 r  my_img/track_A/total_x_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.071    my_img/track_A/total_x_reg[8]_i_1_n_7
    SLICE_X14Y150        FDRE                                         r  my_img/track_A/total_x_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=11328, routed)       0.927    -0.746    my_img/track_A/clk_65mhz
    SLICE_X14Y150        FDRE                                         r  my_img/track_A/total_x_reg[8]/C
                         clock pessimism              0.504    -0.242    
    SLICE_X14Y150        FDRE (Hold_fdre_C_D)         0.134    -0.108    my_img/track_A/total_x_reg[8]
  -------------------------------------------------------------------
                         required time                          0.108    
                         arrival time                          -0.071    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 my_img/track_D/x_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_img/track_D/x_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.495ns  (logic 0.395ns (79.877%)  route 0.100ns (20.123%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.753ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=11328, routed)       0.563    -0.601    my_img/track_D/x_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].divisor_gen.divisor_dc1.del_divisor_msbs/aclk
    SLICE_X44Y149        FDRE                                         r  my_img/track_D/x_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y149        FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  my_img/track_D/x_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[9]/Q
                         net (fo=2, routed)           0.099    -0.361    my_img/track_D/x_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/D[9]
    SLICE_X45Y149        LUT3 (Prop_lut3_I0_O)        0.045    -0.316 r  my_img/track_D/x_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[9].carrymux_i_1/O
                         net (fo=1, routed)           0.000    -0.316    my_img/track_D/x_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/halfsum[9]
    SLICE_X45Y149        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.155    -0.161 r  my_img/track_D/x_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.001    -0.161    my_img/track_D/x_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_11
    SLICE_X45Y150        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.107 r  my_img/track_D/x_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/O[0]
                         net (fo=1, routed)           0.000    -0.107    my_img/track_D/x_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/D[12]
    SLICE_X45Y150        FDRE                                         r  my_img/track_D/x_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=11328, routed)       0.920    -0.753    my_img/track_D/x_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X45Y150        FDRE                                         r  my_img/track_D/x_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[12]/C
                         clock pessimism              0.504    -0.249    
    SLICE_X45Y150        FDRE (Hold_fdre_C_D)         0.105    -0.144    my_img/track_D/x_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[12]
  -------------------------------------------------------------------
                         required time                          0.144    
                         arrival time                          -0.107    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 my_img/track_D/x_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[20].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_img/track_D/x_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[21].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.128ns (32.250%)  route 0.269ns (67.750%))
  Logic Levels:           0  
  Clock Path Skew:        0.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.755ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=11328, routed)       0.559    -0.605    my_img/track_D/x_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[20].quot_gen.quot_reg.i_div1.quot_out/aclk
    SLICE_X55Y147        FDRE                                         r  my_img/track_D/x_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[20].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y147        FDRE (Prop_fdre_C_Q)         0.128    -0.477 r  my_img/track_D/x_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[20].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[1]/Q
                         net (fo=1, routed)           0.269    -0.208    my_img/track_D/x_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[21].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[20]_0[2]
    SLICE_X58Y150        FDRE                                         r  my_img/track_D/x_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[21].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=11328, routed)       0.918    -0.755    my_img/track_D/x_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[21].quot_gen.quot_reg.i_div1.quot_out/aclk
    SLICE_X58Y150        FDRE                                         r  my_img/track_D/x_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[21].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[2]/C
                         clock pessimism              0.504    -0.251    
    SLICE_X58Y150        FDRE (Hold_fdre_C_D)         0.005    -0.246    my_img/track_D/x_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[21].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[2]
  -------------------------------------------------------------------
                         required time                          0.246    
                         arrival time                          -0.208    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 my_img/track_D/x_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_img/track_D/x_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.164ns (45.255%)  route 0.198ns (54.745%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=11328, routed)       0.557    -0.607    my_img/track_D/x_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].num_stages.numerator_gen.del_numer/aclk
    SLICE_X54Y142        FDRE                                         r  my_img/track_D/x_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y142        FDRE (Prop_fdre_C_Q)         0.164    -0.443 r  my_img/track_D/x_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[10]/Q
                         net (fo=1, routed)           0.198    -0.245    my_img/track_D/x_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].num_stages.numerator_gen.del_numer/D[10]
    SLICE_X50Y142        FDRE                                         r  my_img/track_D/x_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=11328, routed)       0.828    -0.845    my_img/track_D/x_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].num_stages.numerator_gen.del_numer/aclk
    SLICE_X50Y142        FDRE                                         r  my_img/track_D/x_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[10]/C
                         clock pessimism              0.504    -0.341    
    SLICE_X50Y142        FDRE (Hold_fdre_C_D)         0.059    -0.282    my_img/track_D/x_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[10]
  -------------------------------------------------------------------
                         required time                          0.282    
                         arrival time                          -0.245    
  -------------------------------------------------------------------
                         slack                                  0.038    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 7.692 }
Period(ns):         15.385
Sources:            { clkdivider/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         15.385      12.493     RAMB36_X1Y7      my_img/pixel_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         15.385      12.493     RAMB36_X1Y8      my_img/pixel_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         15.385      12.493     RAMB36_X1Y16     my_img/pixel_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         15.385      12.493     RAMB36_X1Y17     my_img/pixel_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         15.385      12.493     RAMB36_X2Y7      my_img/pixel_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         15.385      12.493     RAMB36_X2Y8      my_img/pixel_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         15.385      12.493     RAMB36_X1Y11     my_img/pixel_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         15.385      12.493     RAMB36_X1Y12     my_img/pixel_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         15.385      12.493     RAMB36_X2Y10     my_img/pixel_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         15.385      12.493     RAMB36_X2Y11     my_img/pixel_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       15.385      197.975    MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         7.692       6.712      SLICE_X42Y99     my_img/my_hsv/h_add_reg[17][4]_srl17/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         7.692       6.712      SLICE_X42Y99     my_img/my_hsv/h_add_reg[17][4]_srl17/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         7.692       6.712      SLICE_X42Y99     my_img/my_hsv/h_add_reg[17][5]_srl17/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         7.692       6.712      SLICE_X42Y99     my_img/my_hsv/h_add_reg[17][5]_srl17/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         7.692       6.712      SLICE_X42Y98     my_img/my_hsv/h_negative_reg[17]_srl17/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         7.692       6.712      SLICE_X42Y98     my_img/my_hsv/h_negative_reg[17]_srl17/CLK
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X9Y163     pg/a0/rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X9Y163     pg/a0/rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X9Y163     pg/a0/rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X9Y163     pg/a0/rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         7.692       6.712      SLICE_X42Y99     my_img/my_hsv/h_add_reg[17][4]_srl17/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         7.692       6.712      SLICE_X42Y99     my_img/my_hsv/h_add_reg[17][4]_srl17/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         7.692       6.712      SLICE_X42Y99     my_img/my_hsv/h_add_reg[17][5]_srl17/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         7.692       6.712      SLICE_X42Y99     my_img/my_hsv/h_add_reg[17][5]_srl17/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         7.692       6.712      SLICE_X42Y98     my_img/my_hsv/h_negative_reg[17]_srl17/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         7.692       6.712      SLICE_X42Y98     my_img/my_hsv/h_negative_reg[17]_srl17/CLK
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X50Y129    pg/hd/number_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X30Y153    my_img/track_A/total_y_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X30Y153    my_img/track_A/total_y_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X30Y154    my_img/track_A/total_y_reg[12]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clkdivider/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17   clkdivider/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKFBOUT



