// Seed: 2228109935
module module_0 (
    input wire id_0,
    input wor id_1,
    output supply1 id_2,
    input supply1 id_3
);
  assign id_2 = id_0(id_1, 1'b0);
  assign module_1.id_9 = 0;
endmodule
module module_1 #(
    parameter id_2 = 32'd92
) (
    input uwire id_0,
    output wor id_1,
    input tri1 _id_2,
    input supply1 id_3,
    input tri0 id_4,
    input wor id_5,
    input wor id_6
    , id_14,
    input supply1 id_7,
    input supply1 id_8,
    input tri id_9,
    output logic id_10,
    input supply1 id_11,
    input uwire id_12[id_2 : -1]
);
  id_15(
      1, -1, id_2
  );
  always id_10 = 1'b0;
  module_0 modCall_1 (
      id_8,
      id_4,
      id_1,
      id_9
  );
  assign id_15 = -1;
endmodule
