#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "F:\iverilog\lib\ivl\system.vpi";
:vpi_module "F:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "F:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "F:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "F:\iverilog\lib\ivl\va_math.vpi";
S_00000211e1df6b80 .scope module, "cpu_tb" "cpu_tb" 2 10;
 .timescale 0 0;
v00000211e1e86cc0_0 .var "CLK", 0 0;
v00000211e1e85780_0 .var "INSTRUCTION", 31 0;
v00000211e1e85aa0_0 .net "PC", 31 0, v00000211e1e83ca0_0;  1 drivers
v00000211e1e86ea0_0 .var "RESET", 0 0;
v00000211e1e86f40 .array "instr_mem", 0 1023, 7 0;
E_00000211e1e130e0 .event anyedge, v00000211e1e830c0_0;
S_00000211e1df6d10 .scope module, "mycpu" "cpu" 2 53, 3 12 0, S_00000211e1df6b80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "PC";
    .port_info 1 /INPUT 32 "INSTRUCTION";
    .port_info 2 /INPUT 1 "CLK";
    .port_info 3 /INPUT 1 "RESET";
L_00000211e1e1f6d0 .functor AND 1, v00000211e1e82d00_0, L_00000211e1e88af0, C4<1>, C4<1>;
L_00000211e1e1feb0 .functor OR 1, v00000211e1e83840_0, L_00000211e1e1f6d0, C4<0>, C4<0>;
v00000211e1e86400_0 .net "ALUIN", 7 0, v00000211e1e83d40_0;  1 drivers
v00000211e1e86d60_0 .net "ALUOP", 2 0, v00000211e1e82b20_0;  1 drivers
v00000211e1e85140_0 .net "ALURESULT", 7 0, v00000211e1e1cd10_0;  1 drivers
v00000211e1e856e0_0 .net "BRANCH", 0 0, v00000211e1e82d00_0;  1 drivers
v00000211e1e86ae0_0 .net "CLK", 0 0, v00000211e1e86cc0_0;  1 drivers
v00000211e1e860e0_0 .net "COMPOUT", 7 0, L_00000211e1e86540;  1 drivers
v00000211e1e86720_0 .net "COMPSELECT", 0 0, v00000211e1e82940_0;  1 drivers
v00000211e1e864a0_0 .net "IMMEDIATESELECT", 0 0, v00000211e1e83020_0;  1 drivers
v00000211e1e85e60_0 .net "INSTRUCTION", 31 0, v00000211e1e85780_0;  1 drivers
v00000211e1e85500_0 .net "JUMP", 0 0, v00000211e1e83840_0;  1 drivers
v00000211e1e85d20_0 .net "MUX1", 7 0, v00000211e1e82da0_0;  1 drivers
v00000211e1e86b80_0 .net "PC", 31 0, v00000211e1e83ca0_0;  alias, 1 drivers
v00000211e1e869a0_0 .net "PCSELECT", 0 0, L_00000211e1e1feb0;  1 drivers
v00000211e1e86c20_0 .net "PC_4", 31 0, L_00000211e1e850a0;  1 drivers
v00000211e1e85960_0 .net "PC_NEXT", 31 0, v00000211e1e83340_0;  1 drivers
v00000211e1e858c0_0 .net "PC_TARGET", 31 0, L_00000211e1e87470;  1 drivers
v00000211e1e865e0_0 .net "REGOUT1", 7 0, L_00000211e1e20070;  1 drivers
v00000211e1e853c0_0 .net "REGOUT2", 7 0, L_00000211e1e1fdd0;  1 drivers
v00000211e1e862c0_0 .net "RESET", 0 0, v00000211e1e86ea0_0;  1 drivers
v00000211e1e85dc0_0 .net "WRITEENABLE", 0 0, v00000211e1e83700_0;  1 drivers
v00000211e1e86680_0 .net "ZERO", 0 0, L_00000211e1e88af0;  1 drivers
v00000211e1e85f00_0 .net "wire1", 0 0, L_00000211e1e1f6d0;  1 drivers
L_00000211e1e86360 .part v00000211e1e85780_0, 24, 8;
L_00000211e1e86040 .part v00000211e1e85780_0, 16, 3;
L_00000211e1e86220 .part v00000211e1e85780_0, 8, 3;
L_00000211e1e85be0 .part v00000211e1e85780_0, 0, 3;
L_00000211e1e871f0 .part v00000211e1e85780_0, 16, 8;
L_00000211e1e88870 .part v00000211e1e85780_0, 0, 8;
S_00000211e1dfa2d0 .scope module, "Alu" "alu" 3 36, 4 25 0, S_00000211e1df6d10;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /OUTPUT 8 "RESULT";
    .port_info 3 /INPUT 3 "SELECT";
    .port_info 4 /OUTPUT 1 "ZERO";
v00000211e1e1c950_0 .net "DATA1", 7 0, L_00000211e1e20070;  alias, 1 drivers
v00000211e1e1d990_0 .net "DATA2", 7 0, v00000211e1e83d40_0;  alias, 1 drivers
v00000211e1e1da30_0 .net "RESULT", 7 0, v00000211e1e1cd10_0;  alias, 1 drivers
v00000211e1e1bb90_0 .net "SELECT", 0 2, v00000211e1e82b20_0;  alias, 1 drivers
v00000211e1e82120_0 .net "ZERO", 0 0, L_00000211e1e88af0;  alias, 1 drivers
v00000211e1e826c0_0 .net "add_result", 7 0, L_00000211e1e880f0;  1 drivers
v00000211e1e83ac0_0 .net "and_result", 7 0, L_00000211e1e1fc10;  1 drivers
v00000211e1e82260_0 .net "forward_result", 7 0, L_00000211e1e20150;  1 drivers
v00000211e1e83c00_0 .net "or_result", 7 0, L_00000211e1e201c0;  1 drivers
S_00000211e1dfa460 .scope module, "alu_add" "ALU_ADD" 4 44, 4 92 0, S_00000211e1dfa2d0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /OUTPUT 8 "RESULT";
v00000211e1e1d850_0 .net "DATA1", 7 0, L_00000211e1e20070;  alias, 1 drivers
v00000211e1e1c4f0_0 .net "DATA2", 7 0, v00000211e1e83d40_0;  alias, 1 drivers
v00000211e1e1d710_0 .net "RESULT", 7 0, L_00000211e1e880f0;  alias, 1 drivers
L_00000211e1e880f0 .delay 8 (2,2,2) L_00000211e1e880f0/d;
L_00000211e1e880f0/d .arith/sum 8, L_00000211e1e20070, v00000211e1e83d40_0;
S_00000211e1de9630 .scope module, "alu_and" "ALU_AND" 4 45, 4 110 0, S_00000211e1dfa2d0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /OUTPUT 8 "RESULT";
L_00000211e1e1fc10/d .functor AND 8, L_00000211e1e20070, v00000211e1e83d40_0, C4<11111111>, C4<11111111>;
L_00000211e1e1fc10 .delay 8 (1,1,1) L_00000211e1e1fc10/d;
v00000211e1e1bd70_0 .net "DATA1", 7 0, L_00000211e1e20070;  alias, 1 drivers
v00000211e1e1bf50_0 .net "DATA2", 7 0, v00000211e1e83d40_0;  alias, 1 drivers
v00000211e1e1ce50_0 .net "RESULT", 7 0, L_00000211e1e1fc10;  alias, 1 drivers
S_00000211e1de97c0 .scope module, "alu_forward" "ALU_FORWARD" 4 43, 4 75 0, S_00000211e1dfa2d0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA2";
    .port_info 1 /OUTPUT 8 "RESULT";
L_00000211e1e20150/d .functor BUFZ 8, v00000211e1e83d40_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_00000211e1e20150 .delay 8 (1,1,1) L_00000211e1e20150/d;
v00000211e1e1bcd0_0 .net "DATA2", 7 0, v00000211e1e83d40_0;  alias, 1 drivers
v00000211e1e1c590_0 .net "RESULT", 7 0, L_00000211e1e20150;  alias, 1 drivers
S_00000211e1de8000 .scope module, "alu_or" "ALU_OR" 4 46, 4 128 0, S_00000211e1dfa2d0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /OUTPUT 8 "RESULT";
L_00000211e1e201c0/d .functor OR 8, L_00000211e1e20070, v00000211e1e83d40_0, C4<00000000>, C4<00000000>;
L_00000211e1e201c0 .delay 8 (1,1,1) L_00000211e1e201c0/d;
v00000211e1e1d8f0_0 .net "DATA1", 7 0, L_00000211e1e20070;  alias, 1 drivers
v00000211e1e1d170_0 .net "DATA2", 7 0, v00000211e1e83d40_0;  alias, 1 drivers
v00000211e1e1bc30_0 .net "RESULT", 7 0, L_00000211e1e201c0;  alias, 1 drivers
S_00000211e1de8190 .scope module, "mux" "MUX" 4 54, 4 147 0, S_00000211e1dfa2d0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "forward_result";
    .port_info 1 /INPUT 8 "add_result";
    .port_info 2 /INPUT 8 "and_result";
    .port_info 3 /INPUT 8 "or_result";
    .port_info 4 /OUTPUT 8 "RESULT";
    .port_info 5 /INPUT 3 "SELECT";
v00000211e1e1cd10_0 .var "RESULT", 7 0;
v00000211e1e1c1d0_0 .net "SELECT", 2 0, v00000211e1e82b20_0;  alias, 1 drivers
v00000211e1e1cdb0_0 .net "add_result", 7 0, L_00000211e1e880f0;  alias, 1 drivers
v00000211e1e1d2b0_0 .net "and_result", 7 0, L_00000211e1e1fc10;  alias, 1 drivers
v00000211e1e1d350_0 .net "forward_result", 7 0, L_00000211e1e20150;  alias, 1 drivers
v00000211e1e1c8b0_0 .net "or_result", 7 0, L_00000211e1e201c0;  alias, 1 drivers
E_00000211e1e134e0/0 .event anyedge, v00000211e1e1c1d0_0, v00000211e1e1bc30_0, v00000211e1e1ce50_0, v00000211e1e1d710_0;
E_00000211e1e134e0/1 .event anyedge, v00000211e1e1c590_0;
E_00000211e1e134e0 .event/or E_00000211e1e134e0/0, E_00000211e1e134e0/1;
S_00000211e1df70b0 .scope module, "zero_signal" "ZERO_SIGNAL" 4 48, 4 59 0, S_00000211e1dfa2d0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "add_result";
    .port_info 1 /OUTPUT 1 "ZERO";
v00000211e1e1d490_0 .net "ZERO", 0 0, L_00000211e1e88af0;  alias, 1 drivers
v00000211e1e1c630_0 .net *"_ivl_0", 31 0, L_00000211e1e88230;  1 drivers
L_00000211e1ef0310 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000211e1e1d7b0_0 .net/2u *"_ivl_10", 0 0, L_00000211e1ef0310;  1 drivers
L_00000211e1ef0238 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000211e1e1be10_0 .net *"_ivl_3", 23 0, L_00000211e1ef0238;  1 drivers
L_00000211e1ef0280 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000211e1e1d5d0_0 .net/2u *"_ivl_4", 31 0, L_00000211e1ef0280;  1 drivers
v00000211e1e1c270_0 .net *"_ivl_6", 0 0, L_00000211e1e884b0;  1 drivers
L_00000211e1ef02c8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000211e1e1c770_0 .net/2u *"_ivl_8", 0 0, L_00000211e1ef02c8;  1 drivers
v00000211e1e1c810_0 .net "add_result", 7 0, L_00000211e1e880f0;  alias, 1 drivers
L_00000211e1e88230 .concat [ 8 24 0 0], L_00000211e1e880f0, L_00000211e1ef0238;
L_00000211e1e884b0 .cmp/eq 32, L_00000211e1e88230, L_00000211e1ef0280;
L_00000211e1e88af0 .functor MUXZ 1, L_00000211e1ef0310, L_00000211e1ef02c8, L_00000211e1e884b0, C4<>;
S_00000211e1df7240 .scope module, "Control_Unit" "control_unit" 3 27, 5 7 0, S_00000211e1df6d10;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "OPCODE";
    .port_info 1 /OUTPUT 1 "WRITEENABLE";
    .port_info 2 /OUTPUT 1 "COMP_SELECT";
    .port_info 3 /OUTPUT 1 "IMMEDIATE_SELECT";
    .port_info 4 /OUTPUT 1 "JUMP";
    .port_info 5 /OUTPUT 1 "BRANCH";
    .port_info 6 /OUTPUT 3 "ALUOP";
v00000211e1e82b20_0 .var "ALUOP", 2 0;
v00000211e1e82d00_0 .var "BRANCH", 0 0;
v00000211e1e82940_0 .var "COMP_SELECT", 0 0;
v00000211e1e83020_0 .var "IMMEDIATE_SELECT", 0 0;
v00000211e1e83840_0 .var "JUMP", 0 0;
v00000211e1e82c60_0 .net "OPCODE", 7 0, L_00000211e1e86360;  1 drivers
v00000211e1e83700_0 .var "WRITEENABLE", 0 0;
E_00000211e1e135a0 .event anyedge, v00000211e1e82c60_0;
S_00000211e1df9dd0 .scope module, "Mux1" "mux_8" 3 33, 6 11 0, S_00000211e1df6d10;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /INPUT 1 "SELECT";
    .port_info 3 /OUTPUT 8 "OUTPUT";
v00000211e1e82ee0_0 .net "DATA1", 7 0, L_00000211e1e1fdd0;  alias, 1 drivers
v00000211e1e83e80_0 .net "DATA2", 7 0, L_00000211e1e86540;  alias, 1 drivers
v00000211e1e82da0_0 .var "OUTPUT", 7 0;
v00000211e1e82300_0 .net "SELECT", 0 0, v00000211e1e82940_0;  alias, 1 drivers
E_00000211e1e13020 .event anyedge, v00000211e1e82940_0, v00000211e1e83e80_0, v00000211e1e82ee0_0;
S_00000211e1df9f60 .scope module, "Mux2" "mux_8" 3 34, 6 11 0, S_00000211e1df6d10;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /INPUT 1 "SELECT";
    .port_info 3 /OUTPUT 8 "OUTPUT";
v00000211e1e83a20_0 .net "DATA1", 7 0, v00000211e1e82da0_0;  alias, 1 drivers
v00000211e1e82f80_0 .net "DATA2", 7 0, L_00000211e1e88870;  1 drivers
v00000211e1e83d40_0 .var "OUTPUT", 7 0;
v00000211e1e83b60_0 .net "SELECT", 0 0, v00000211e1e83020_0;  alias, 1 drivers
E_00000211e1e13860 .event anyedge, v00000211e1e83020_0, v00000211e1e82f80_0, v00000211e1e82da0_0;
S_00000211e1e061f0 .scope module, "Mux3" "mux_32" 3 42, 6 28 0, S_00000211e1df6d10;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "DATA1";
    .port_info 1 /INPUT 32 "DATA2";
    .port_info 2 /INPUT 1 "SELECT";
    .port_info 3 /OUTPUT 32 "OUTPUT";
v00000211e1e82800_0 .net "DATA1", 31 0, L_00000211e1e850a0;  alias, 1 drivers
v00000211e1e83f20_0 .net "DATA2", 31 0, L_00000211e1e87470;  alias, 1 drivers
v00000211e1e83340_0 .var "OUTPUT", 31 0;
v00000211e1e837a0_0 .net "SELECT", 0 0, L_00000211e1e1feb0;  alias, 1 drivers
E_00000211e1e12ce0 .event anyedge, v00000211e1e837a0_0, v00000211e1e83f20_0, v00000211e1e82800_0;
S_00000211e1e06380 .scope module, "Pc" "pc" 3 26, 7 3 0, S_00000211e1df6d10;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "PC_TO";
    .port_info 1 /INPUT 1 "RESET";
    .port_info 2 /INPUT 1 "CLK";
    .port_info 3 /OUTPUT 32 "PC";
    .port_info 4 /OUTPUT 32 "PC_NEXT";
v00000211e1e824e0_0 .net "CLK", 0 0, v00000211e1e86cc0_0;  alias, 1 drivers
v00000211e1e83ca0_0 .var "PC", 31 0;
v00000211e1e83de0_0 .net "PC_NEXT", 31 0, L_00000211e1e850a0;  alias, 1 drivers
v00000211e1e83520_0 .net "PC_TO", 31 0, v00000211e1e83340_0;  alias, 1 drivers
v00000211e1e829e0_0 .net "RESET", 0 0, v00000211e1e86ea0_0;  alias, 1 drivers
E_00000211e1e133e0 .event posedge, v00000211e1e824e0_0;
S_00000211e1dfd030 .scope module, "pc_adder" "pc_add" 7 12, 7 25 0, S_00000211e1e06380;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "PC";
    .port_info 1 /OUTPUT 32 "adder_out";
v00000211e1e830c0_0 .net "PC", 31 0, v00000211e1e83ca0_0;  alias, 1 drivers
L_00000211e1ef0088 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v00000211e1e83160_0 .net/2u *"_ivl_0", 31 0, L_00000211e1ef0088;  1 drivers
v00000211e1e83480_0 .net "adder_out", 31 0, L_00000211e1e850a0;  alias, 1 drivers
L_00000211e1e850a0 .delay 32 (1,1,1) L_00000211e1e850a0/d;
L_00000211e1e850a0/d .arith/sum 32, v00000211e1e83ca0_0, L_00000211e1ef0088;
S_00000211e1dfd1c0 .scope module, "Pc_Adder" "pc_adder" 3 31, 6 45 0, S_00000211e1df6d10;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /OUTPUT 32 "RESULT";
v00000211e1e82e40_0 .net "DATA1", 31 0, L_00000211e1e850a0;  alias, 1 drivers
v00000211e1e838e0_0 .net "DATA2", 7 0, L_00000211e1e871f0;  1 drivers
v00000211e1e835c0_0 .net "RESULT", 31 0, L_00000211e1e87470;  alias, 1 drivers
v00000211e1e82080_0 .net *"_ivl_0", 31 0, L_00000211e1e85460;  1 drivers
L_00000211e1ef01a8 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000211e1e83660_0 .net *"_ivl_3", 23 0, L_00000211e1ef01a8;  1 drivers
L_00000211e1ef01f0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v00000211e1e82bc0_0 .net/2u *"_ivl_4", 31 0, L_00000211e1ef01f0;  1 drivers
v00000211e1e821c0_0 .net *"_ivl_7", 31 0, L_00000211e1e85c80;  1 drivers
L_00000211e1e85460 .concat [ 8 24 0 0], L_00000211e1e871f0, L_00000211e1ef01a8;
L_00000211e1e85c80 .arith/mult 32, L_00000211e1e85460, L_00000211e1ef01f0;
L_00000211e1e87470 .delay 32 (2,2,2) L_00000211e1e87470/d;
L_00000211e1e87470/d .arith/sum 32, L_00000211e1e850a0, L_00000211e1e85c80;
S_00000211e1deab80 .scope module, "Reg_File" "reg_file" 3 28, 8 23 0, S_00000211e1df6d10;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "IN";
    .port_info 1 /OUTPUT 8 "OUT1";
    .port_info 2 /OUTPUT 8 "OUT2";
    .port_info 3 /INPUT 3 "INADDRESS";
    .port_info 4 /INPUT 3 "OUT1ADDRESS";
    .port_info 5 /INPUT 3 "OUT2ADDRESS";
    .port_info 6 /INPUT 1 "WRITE";
    .port_info 7 /INPUT 1 "CLK";
    .port_info 8 /INPUT 1 "RESET";
L_00000211e1e20070/d .functor BUFZ 8, L_00000211e1e85320, C4<00000000>, C4<00000000>, C4<00000000>;
L_00000211e1e20070 .delay 8 (2,2,2) L_00000211e1e20070/d;
L_00000211e1e1fdd0/d .functor BUFZ 8, L_00000211e1e86180, C4<00000000>, C4<00000000>, C4<00000000>;
L_00000211e1e1fdd0 .delay 8 (2,2,2) L_00000211e1e1fdd0/d;
v00000211e1e83980_0 .net "CLK", 0 0, v00000211e1e86cc0_0;  alias, 1 drivers
v00000211e1e832a0_0 .net "IN", 7 0, v00000211e1e1cd10_0;  alias, 1 drivers
v00000211e1e82440_0 .net "INADDRESS", 2 0, L_00000211e1e86040;  1 drivers
v00000211e1e82580_0 .net "OUT1", 7 0, L_00000211e1e20070;  alias, 1 drivers
v00000211e1e833e0_0 .net "OUT1ADDRESS", 2 0, L_00000211e1e86220;  1 drivers
v00000211e1e82620_0 .net "OUT2", 7 0, L_00000211e1e1fdd0;  alias, 1 drivers
v00000211e1e82760_0 .net "OUT2ADDRESS", 2 0, L_00000211e1e85be0;  1 drivers
v00000211e1e828a0_0 .net "RESET", 0 0, v00000211e1e86ea0_0;  alias, 1 drivers
v00000211e1e82a80_0 .net "WRITE", 0 0, v00000211e1e83700_0;  alias, 1 drivers
v00000211e1e86900_0 .net *"_ivl_0", 7 0, L_00000211e1e85320;  1 drivers
v00000211e1e85820_0 .net *"_ivl_10", 4 0, L_00000211e1e85fa0;  1 drivers
L_00000211e1ef0118 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000211e1e867c0_0 .net *"_ivl_13", 1 0, L_00000211e1ef0118;  1 drivers
v00000211e1e86860_0 .net *"_ivl_2", 4 0, L_00000211e1e85b40;  1 drivers
L_00000211e1ef00d0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000211e1e85a00_0 .net *"_ivl_5", 1 0, L_00000211e1ef00d0;  1 drivers
v00000211e1e85280_0 .net *"_ivl_8", 7 0, L_00000211e1e86180;  1 drivers
v00000211e1e855a0 .array "registers", 0 7, 7 0;
v00000211e1e855a0_7 .array/port v00000211e1e855a0, 7;
v00000211e1e855a0_6 .array/port v00000211e1e855a0, 6;
v00000211e1e855a0_5 .array/port v00000211e1e855a0, 5;
v00000211e1e855a0_4 .array/port v00000211e1e855a0, 4;
E_00000211e1e12d60/0 .event anyedge, v00000211e1e855a0_7, v00000211e1e855a0_6, v00000211e1e855a0_5, v00000211e1e855a0_4;
v00000211e1e855a0_3 .array/port v00000211e1e855a0, 3;
v00000211e1e855a0_2 .array/port v00000211e1e855a0, 2;
v00000211e1e855a0_1 .array/port v00000211e1e855a0, 1;
v00000211e1e855a0_0 .array/port v00000211e1e855a0, 0;
E_00000211e1e12d60/1 .event anyedge, v00000211e1e855a0_3, v00000211e1e855a0_2, v00000211e1e855a0_1, v00000211e1e855a0_0;
E_00000211e1e12d60/2 .event anyedge, v00000211e1e829e0_0, v00000211e1e824e0_0, v00000211e1e83700_0, v00000211e1e82760_0;
E_00000211e1e12d60/3 .event anyedge, v00000211e1e833e0_0, v00000211e1e82440_0, v00000211e1e82ee0_0, v00000211e1e1d850_0;
E_00000211e1e12d60/4 .event anyedge, v00000211e1e1cd10_0;
E_00000211e1e12d60 .event/or E_00000211e1e12d60/0, E_00000211e1e12d60/1, E_00000211e1e12d60/2, E_00000211e1e12d60/3, E_00000211e1e12d60/4;
L_00000211e1e85320 .array/port v00000211e1e855a0, L_00000211e1e85b40;
L_00000211e1e85b40 .concat [ 3 2 0 0], L_00000211e1e86220, L_00000211e1ef00d0;
L_00000211e1e86180 .array/port v00000211e1e855a0, L_00000211e1e85fa0;
L_00000211e1e85fa0 .concat [ 3 2 0 0], L_00000211e1e85be0, L_00000211e1ef0118;
S_00000211e1e84860 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 8 64, 8 64 0, S_00000211e1deab80;
 .timescale 0 0;
v00000211e1e823a0_0 .var/i "i", 31 0;
S_00000211e1e843b0 .scope module, "Two_Com" "two_comp" 3 29, 6 1 0, S_00000211e1df6d10;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA";
    .port_info 1 /OUTPUT 8 "OUT";
L_00000211e1e1f3c0 .functor NOT 8, L_00000211e1e1fdd0, C4<00000000>, C4<00000000>, C4<00000000>;
v00000211e1e85640_0 .net "DATA", 7 0, L_00000211e1e1fdd0;  alias, 1 drivers
v00000211e1e86e00_0 .net "OUT", 7 0, L_00000211e1e86540;  alias, 1 drivers
v00000211e1e851e0_0 .net *"_ivl_0", 7 0, L_00000211e1e1f3c0;  1 drivers
L_00000211e1ef0160 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v00000211e1e86a40_0 .net/2u *"_ivl_2", 7 0, L_00000211e1ef0160;  1 drivers
L_00000211e1e86540 .delay 8 (1,1,1) L_00000211e1e86540/d;
L_00000211e1e86540/d .arith/sum 8, L_00000211e1e1f3c0, L_00000211e1ef0160;
    .scope S_00000211e1e06380;
T_0 ;
    %wait E_00000211e1e133e0;
    %load/vec4 v00000211e1e829e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %delay 1, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000211e1e83ca0_0, 0, 32;
    %jmp T_0.1;
T_0.0 ;
    %delay 1, 0;
    %load/vec4 v00000211e1e83520_0;
    %store/vec4 v00000211e1e83ca0_0, 0, 32;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_00000211e1df7240;
T_1 ;
    %wait E_00000211e1e135a0;
    %delay 1, 0;
    %load/vec4 v00000211e1e82c60_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 8;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 8;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 8;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %jmp T_1.8;
T_1.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000211e1e83700_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000211e1e82940_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000211e1e83020_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000211e1e82b20_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000211e1e83840_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000211e1e82d00_0, 0, 1;
    %jmp T_1.8;
T_1.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000211e1e83700_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000211e1e82940_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000211e1e83020_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000211e1e82b20_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000211e1e83840_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000211e1e82d00_0, 0, 1;
    %jmp T_1.8;
T_1.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000211e1e83700_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000211e1e82940_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000211e1e83020_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v00000211e1e82b20_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000211e1e83840_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000211e1e82d00_0, 0, 1;
    %jmp T_1.8;
T_1.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000211e1e83700_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000211e1e82940_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000211e1e83020_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v00000211e1e82b20_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000211e1e83840_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000211e1e82d00_0, 0, 1;
    %jmp T_1.8;
T_1.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000211e1e83700_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000211e1e82940_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000211e1e83020_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v00000211e1e82b20_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000211e1e83840_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000211e1e82d00_0, 0, 1;
    %jmp T_1.8;
T_1.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000211e1e83700_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000211e1e82940_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000211e1e83020_0, 0, 1;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v00000211e1e82b20_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000211e1e83840_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000211e1e82d00_0, 0, 1;
    %jmp T_1.8;
T_1.6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000211e1e83700_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000211e1e82940_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000211e1e83020_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000211e1e82b20_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000211e1e83840_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000211e1e82d00_0, 0, 1;
    %jmp T_1.8;
T_1.7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000211e1e83700_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000211e1e82940_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000211e1e83020_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v00000211e1e82b20_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000211e1e83840_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000211e1e82d00_0, 0, 1;
    %jmp T_1.8;
T_1.8 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_00000211e1deab80;
T_2 ;
    %wait E_00000211e1e133e0;
    %load/vec4 v00000211e1e82a80_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.2, 9;
    %load/vec4 v00000211e1e828a0_0;
    %inv;
    %and;
T_2.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %delay 1, 0;
    %load/vec4 v00000211e1e832a0_0;
    %load/vec4 v00000211e1e82440_0;
    %pad/u 5;
    %ix/vec4 4;
    %store/vec4a v00000211e1e855a0, 4, 0;
T_2.0 ;
    %load/vec4 v00000211e1e828a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.3, 8;
    %delay 1, 0;
    %fork t_1, S_00000211e1e84860;
    %jmp t_0;
    .scope S_00000211e1e84860;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000211e1e823a0_0, 0, 32;
T_2.5 ;
    %load/vec4 v00000211e1e823a0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_2.6, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v00000211e1e823a0_0;
    %store/vec4a v00000211e1e855a0, 4, 0;
    %load/vec4 v00000211e1e823a0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000211e1e823a0_0, 0, 32;
    %jmp T_2.5;
T_2.6 ;
    %end;
    .scope S_00000211e1deab80;
t_0 %join;
T_2.3 ;
    %jmp T_2;
    .thread T_2;
    .scope S_00000211e1deab80;
T_3 ;
    %wait E_00000211e1e12d60;
    %vpi_call 8 73 "$display", $time, " %d %d %d %d %d %d %d %d %d %d %d %d %d %d %d %d %d", v00000211e1e832a0_0, v00000211e1e82580_0, v00000211e1e82620_0, v00000211e1e82440_0, v00000211e1e833e0_0, v00000211e1e82760_0, v00000211e1e82a80_0, v00000211e1e83980_0, v00000211e1e828a0_0, &A<v00000211e1e855a0, 0>, &A<v00000211e1e855a0, 1>, &A<v00000211e1e855a0, 2>, &A<v00000211e1e855a0, 3>, &A<v00000211e1e855a0, 4>, &A<v00000211e1e855a0, 5>, &A<v00000211e1e855a0, 6>, &A<v00000211e1e855a0, 7> {0 0 0};
    %jmp T_3;
    .thread T_3, $push;
    .scope S_00000211e1df9dd0;
T_4 ;
    %wait E_00000211e1e13020;
    %load/vec4 v00000211e1e82300_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v00000211e1e83e80_0;
    %store/vec4 v00000211e1e82da0_0, 0, 8;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v00000211e1e82ee0_0;
    %store/vec4 v00000211e1e82da0_0, 0, 8;
T_4.1 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_00000211e1df9f60;
T_5 ;
    %wait E_00000211e1e13860;
    %load/vec4 v00000211e1e83b60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v00000211e1e82f80_0;
    %store/vec4 v00000211e1e83d40_0, 0, 8;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v00000211e1e83a20_0;
    %store/vec4 v00000211e1e83d40_0, 0, 8;
T_5.1 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_00000211e1de8190;
T_6 ;
    %wait E_00000211e1e134e0;
    %load/vec4 v00000211e1e1c1d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000211e1e1cd10_0, 0, 8;
    %jmp T_6.5;
T_6.0 ;
    %load/vec4 v00000211e1e1d350_0;
    %store/vec4 v00000211e1e1cd10_0, 0, 8;
    %jmp T_6.5;
T_6.1 ;
    %load/vec4 v00000211e1e1cdb0_0;
    %store/vec4 v00000211e1e1cd10_0, 0, 8;
    %jmp T_6.5;
T_6.2 ;
    %load/vec4 v00000211e1e1d2b0_0;
    %store/vec4 v00000211e1e1cd10_0, 0, 8;
    %jmp T_6.5;
T_6.3 ;
    %load/vec4 v00000211e1e1c8b0_0;
    %store/vec4 v00000211e1e1cd10_0, 0, 8;
    %jmp T_6.5;
T_6.5 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_00000211e1e061f0;
T_7 ;
    %wait E_00000211e1e12ce0;
    %load/vec4 v00000211e1e837a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v00000211e1e83f20_0;
    %store/vec4 v00000211e1e83340_0, 0, 32;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v00000211e1e82800_0;
    %store/vec4 v00000211e1e83340_0, 0, 32;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_00000211e1df6b80;
T_8 ;
    %wait E_00000211e1e130e0;
    %delay 2, 0;
    %load/vec4 v00000211e1e85aa0_0;
    %addi 3, 0, 32;
    %ix/vec4 4;
    %load/vec4a v00000211e1e86f40, 4;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000211e1e85780_0, 4, 8;
    %load/vec4 v00000211e1e85aa0_0;
    %addi 2, 0, 32;
    %ix/vec4 4;
    %load/vec4a v00000211e1e86f40, 4;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000211e1e85780_0, 4, 8;
    %load/vec4 v00000211e1e85aa0_0;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v00000211e1e86f40, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000211e1e85780_0, 4, 8;
    %ix/getv 4, v00000211e1e85aa0_0;
    %load/vec4a v00000211e1e86f40, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000211e1e85780_0, 4, 8;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_00000211e1df6b80;
T_9 ;
    %vpi_call 2 44 "$readmemb", "instr_mem.mem", v00000211e1e86f40 {0 0 0};
    %end;
    .thread T_9;
    .scope S_00000211e1df6b80;
T_10 ;
    %vpi_call 2 59 "$dumpfile", "cpu_wavedata.vcd" {0 0 0};
    %vpi_call 2 60 "$dumpvars", 32'sb00000000000000000000000000000011, S_00000211e1df6b80, &A<v00000211e1e855a0, 0>, &A<v00000211e1e855a0, 1>, &A<v00000211e1e855a0, 2>, &A<v00000211e1e855a0, 3>, &A<v00000211e1e855a0, 4>, &A<v00000211e1e855a0, 5>, &A<v00000211e1e855a0, 6>, &A<v00000211e1e855a0, 7> {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000211e1e86cc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000211e1e86ea0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000211e1e86ea0_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000211e1e86ea0_0, 0, 1;
    %delay 100, 0;
    %vpi_call 2 72 "$finish" {0 0 0};
    %end;
    .thread T_10;
    .scope S_00000211e1df6b80;
T_11 ;
    %delay 4, 0;
    %load/vec4 v00000211e1e86cc0_0;
    %inv;
    %store/vec4 v00000211e1e86cc0_0, 0, 1;
    %jmp T_11;
    .thread T_11;
    .scope S_00000211e1df6b80;
T_12 ;
    %vpi_call 2 81 "$monitor", $time, " %b %b", v00000211e1e85aa0_0, v00000211e1e85780_0 {0 0 0};
    %end;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 9;
    "N/A";
    "<interactive>";
    "cpu_tb.v";
    "./cpu.v";
    "./alu.v";
    "./control_unit.v";
    "./modules.v";
    "./pc.v";
    "./reg_file.v";
