$date
	Tue Mar 28 15:21:27 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module ImmGen_tb $end
$var wire 32 ! Imm_out [31:0] $end
$var reg 2 " ImmSel [1:0] $end
$var reg 32 # inst_field [31:0] $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx #
bx "
bx !
$end
#5000
b1111101000 !
b111110100000010000000010010011 #
b0 "
#10000
b1010 !
b101000010100000010010011 #
#15000
b1 !
b100010110000010010011 #
#20000
b0 !
b10111000010010011 #
#25000
b10100 !
b1010000010001000010010011 #
#30000
b101 !
b10100010101000010010011 #
#35000
b10000011000 !
b1000001100000010101000010010011 #
#40000
b11111111111111111111111111111111 !
b11111111111100010010000010010011 #
#45000
b1111111111 !
b111111111100010011000010010011 #
#50000
b11101001 !
b1110100100010000000010000011 #
#75000
b11111111111111111111111111111011 !
b11111110000100010000110110100011 #
b1 "
#80000
b0 !
b1000010001000000100011 #
#85000
b1010 !
b110000001010010100100011 #
#110000
b11111111111111111111111111110100 !
b11111110000100001000101011100011 #
b10 "
#115000
b1000 !
b1000010001010001100011 #
#120000
b10100 !
b1100011100101001100011 #
#125000
b11111111111111111111111111101100 !
b11111110010000100101011011100011 #
#150000
b11111111111111111111111110011100 !
b11111001110111111111000001101111 #
b11 "
#155000
b1111111110 !
b111111111000000000000011101111 #
#210000
