{"vcs1":{"timestamp_begin":1769498597.182087301, "rt":6.76, "ut":6.48, "st":0.20}}
{"vcselab":{"timestamp_begin":1769498603.994769115, "rt":0.33, "ut":0.21, "st":0.06}}
{"link":{"timestamp_begin":1769498604.362009064, "rt":0.22, "ut":0.15, "st":0.07}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1769498596.922886499}
{"VCS_COMP_START_TIME": 1769498596.922886499}
{"VCS_COMP_END_TIME": 1769498604.649910210}
{"VCS_USER_OPTIONS": "-full64 -sverilog -ntb_opts uvm -timescale=1ns/1ns -f file.f -o simv"}
{"vcs1": {"peak_mem": 350952}}
{"vcselab": {"peak_mem": 173712}}
