<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>user.org</spirit:vendor>
  <spirit:library>customized_ip</spirit:library>
  <spirit:name>design_1_coldata_i2c_0_3</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>S00_AXI</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm_rtl" spirit:version="1.0"/>
      <spirit:slave>
        <spirit:memoryMapRef spirit:memoryMapRef="S00_AXI"/>
      </spirit:slave>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awaddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wstrb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_araddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>WIZ_DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WIZ_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197">32</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>WIZ_NUM_REG</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WIZ_NUM_REG" spirit:minimum="4" spirit:maximum="512" spirit:rangeType="long">8</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>SUPPORTS_NARROW_BURST</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.SUPPORTS_NARROW_BURST" spirit:choiceRef="choice_pairs_ce1226b1">0</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.DATA_WIDTH">32</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PROTOCOL</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.PROTOCOL">AXI4LITE</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.FREQ_HZ">100000000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ID_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.ID_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ADDR_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.ADDR_WIDTH">5</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>AWUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.AWUSER_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ARUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.ARUSER_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>WUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WUSER_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>RUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.RUSER_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>BUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.BUSER_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>READ_WRITE_MODE</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.READ_WRITE_MODE">READ_WRITE</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_BURST</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_BURST">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_LOCK</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_LOCK">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_PROT</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_PROT">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_CACHE</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_CACHE">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_QOS</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_QOS">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_REGION</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_REGION">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_WSTRB</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_WSTRB">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_BRESP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_BRESP">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_RRESP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_RRESP">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>NUM_READ_OUTSTANDING</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.NUM_READ_OUTSTANDING">8</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>NUM_WRITE_OUTSTANDING</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.NUM_WRITE_OUTSTANDING">8</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>MAX_BURST_LENGTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.MAX_BURST_LENGTH">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PHASE</spirit:name>
          <spirit:value spirit:format="float" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.PHASE">0.000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>CLK_DOMAIN</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.CLK_DOMAIN">design_1_zynq_ultra_ps_e_0_0_pl_clk0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>NUM_READ_THREADS</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.NUM_READ_THREADS">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>NUM_WRITE_THREADS</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.NUM_WRITE_THREADS">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>RUSER_BITS_PER_BYTE</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.RUSER_BITS_PER_BYTE">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>WUSER_BITS_PER_BYTE</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WUSER_BITS_PER_BYTE">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.S00_AXI.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXI_RST</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_RST.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.S00_AXI_RST.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXI_CLK</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.ASSOCIATED_BUSIF">S00_AXI</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.ASSOCIATED_RESET">s00_axi_aresetn</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.FREQ_HZ">100000000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_TOLERANCE_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.FREQ_TOLERANCE_HZ">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PHASE</spirit:name>
          <spirit:value spirit:format="float" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.PHASE">0.000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>CLK_DOMAIN</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.CLK_DOMAIN">design_1_zynq_ultra_ps_e_0_0_pl_clk0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:memoryMaps>
    <spirit:memoryMap>
      <spirit:name>S00_AXI</spirit:name>
      <spirit:addressBlock>
        <spirit:name>S00_AXI_reg</spirit:name>
        <spirit:baseAddress spirit:format="long" spirit:resolve="user">0</spirit:baseAddress>
        <spirit:range spirit:format="long">4096</spirit:range>
        <spirit:width spirit:format="long">32</spirit:width>
        <spirit:usage>register</spirit:usage>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>OFFSET_BASE_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.S00_AXI.S00_AXI_REG.OFFSET_BASE_PARAM">C_S00_AXI_BASEADDR</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>OFFSET_HIGH_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.S00_AXI.S00_AXI_REG.OFFSET_HIGH_PARAM">C_S00_AXI_HIGHADDR</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:addressBlock>
    </spirit:memoryMap>
  </spirit:memoryMaps>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_verilogsynthesis</spirit:name>
        <spirit:displayName>Verilog Synthesis</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>coldata_i2c_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Mon Jun 20 22:20:23 UTC 2022</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:233db2ac</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_synthesisconstraints</spirit:name>
        <spirit:displayName>Synthesis Constraints</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:synthesis.constraints</spirit:envIdentifier>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:233db2ac</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_verilogsynthesiswrapper</spirit:name>
        <spirit:displayName>Verilog Synthesis Wrapper</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:synthesis.wrapper</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>design_1_coldata_i2c_0_3</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsynthesiswrapper_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Mon Jun 20 22:20:23 UTC 2022</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:233db2ac</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_verilogbehavioralsimulation</spirit:name>
        <spirit:displayName>Verilog Simulation</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>coldata_i2c_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogbehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Mon Jun 20 22:20:23 UTC 2022</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:eaace8a1</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_verilogsimulationwrapper</spirit:name>
        <spirit:displayName>Verilog Simulation Wrapper</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:simulation.wrapper</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>design_1_coldata_i2c_0_3</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsimulationwrapper_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Mon Jun 20 22:20:23 UTC 2022</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:eaace8a1</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_externalfiles</spirit:name>
        <spirit:displayName>External Files</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:external.files</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_externalfiles_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Mon Jun 20 22:21:40 UTC 2022</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:233db2ac</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>scl</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>reg</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>scl_out</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>sda_out_p</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>sda_out_n</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>sda_in_p</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>sda_in_n</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>sda_in_out</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>reg</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>sda_out_out</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>clk62p5</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awaddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH&apos;)) - 1)">4</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wstrb</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) / 8) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_araddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH&apos;)) - 1)">4</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>C_S00_AXI_DATA_WIDTH</spirit:name>
        <spirit:displayName>C S00 AXI DATA WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI data bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH" spirit:order="3" spirit:rangeType="long">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_S00_AXI_ADDR_WIDTH</spirit:name>
        <spirit:displayName>C S00 AXI ADDR WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI address bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH" spirit:order="4" spirit:rangeType="long">5</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>bit_duration</spirit:name>
        <spirit:displayName>Bit Duration</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.bit_duration">64</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>scl_up</spirit:name>
        <spirit:displayName>Scl Up</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.scl_up">15</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>scl_down</spirit:name>
        <spirit:displayName>Scl Down</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.scl_down">47</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>start_duration</spirit:name>
        <spirit:displayName>Start Duration</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.start_duration">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>scl_down_start</spirit:name>
        <spirit:displayName>Scl Down Start</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.scl_down_start">15</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>ack_duration</spirit:name>
        <spirit:displayName>Ack Duration</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.ack_duration">190</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>prestop_duration</spirit:name>
        <spirit:displayName>Prestop Duration</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.prestop_duration">15</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>stop_duration</spirit:name>
        <spirit:displayName>Stop Duration</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.stop_duration">17</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_6fc15197</spirit:name>
      <spirit:enumeration>32</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_9d8b0d81</spirit:name>
      <spirit:enumeration>ACTIVE_HIGH</spirit:enumeration>
      <spirit:enumeration>ACTIVE_LOW</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_pairs_ce1226b1</spirit:name>
      <spirit:enumeration spirit:text="true">1</spirit:enumeration>
      <spirit:enumeration spirit:text="false">0</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>../../ipshared/34eb/hdl/coldata_i2c_v1_0_S00_AXI.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>work</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/34eb/hdl/coldata_i2c_v1_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>work</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsynthesiswrapper_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>synth/design_1_coldata_i2c_0_3.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogbehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>../../ipshared/34eb/hdl/coldata_i2c_v1_0_S00_AXI.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>work</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/34eb/hdl/coldata_i2c_v1_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>work</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsimulationwrapper_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>sim/design_1_coldata_i2c_0_3.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_externalfiles_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>design_1_coldata_i2c_0_3.dcp</spirit:name>
        <spirit:userFileType>dcp</spirit:userFileType>
        <spirit:userFileType>USED_IN_implementation</spirit:userFileType>
        <spirit:userFileType>USED_IN_synthesis</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>design_1_coldata_i2c_0_3_stub.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>USED_IN_synth_blackbox_stub</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>design_1_coldata_i2c_0_3_stub.vhdl</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>USED_IN_synth_blackbox_stub</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>design_1_coldata_i2c_0_3_sim_netlist.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>USED_IN_simulation</spirit:userFileType>
        <spirit:userFileType>USED_IN_single_language</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>design_1_coldata_i2c_0_3_sim_netlist.vhdl</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>USED_IN_simulation</spirit:userFileType>
        <spirit:userFileType>USED_IN_single_language</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>I2C module for COLDATA chip</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_DATA_WIDTH</spirit:name>
      <spirit:displayName>C S00 AXI DATA WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXI data bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197" spirit:order="3">32</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_DATA_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_ADDR_WIDTH</spirit:name>
      <spirit:displayName>C S00 AXI ADDR WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXI address bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_ADDR_WIDTH" spirit:order="4" spirit:rangeType="long">5</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_ADDR_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_BASEADDR</spirit:name>
      <spirit:displayName>C S00 AXI BASEADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_BASEADDR" spirit:order="5" spirit:bitStringLength="32">0xFFFFFFFF</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_BASEADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_HIGHADDR</spirit:name>
      <spirit:displayName>C S00 AXI HIGHADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_HIGHADDR" spirit:order="6" spirit:bitStringLength="32">0x00000000</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_HIGHADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">design_1_coldata_i2c_0_3</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>start_duration</spirit:name>
      <spirit:displayName>Start Duration</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.start_duration">32</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>scl_down_start</spirit:name>
      <spirit:displayName>Scl Down Start</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.scl_down_start">15</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>ack_duration</spirit:name>
      <spirit:displayName>Ack Duration</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.ack_duration">190</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>prestop_duration</spirit:name>
      <spirit:displayName>Prestop Duration</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.prestop_duration">15</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>stop_duration</spirit:name>
      <spirit:displayName>Stop Duration</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.stop_duration">17</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:displayName>coldata_i2c_v1.0</xilinx:displayName>
      <xilinx:coreRevision>30</xilinx:coreRevision>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@72acaf3b_ARCHIVE_LOCATION">/home/madorsky/cernbox/projects/vivado/dune_wib/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@95f086d_ARCHIVE_LOCATION">/home/madorsky/cernbox/projects/vivado/dune_wib/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@52027843_ARCHIVE_LOCATION">/home/madorsky/cernbox/projects/vivado/dune_wib/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@43d625a7_ARCHIVE_LOCATION">/home/madorsky/cernbox/projects/vivado/dune_wib/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@be57349_ARCHIVE_LOCATION">/home/madorsky/cernbox/projects/vivado/dune_wib/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@769b0665_ARCHIVE_LOCATION">/home/madorsky/cernbox/projects/vivado/dune_wib/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@48060aa0_ARCHIVE_LOCATION">/home/madorsky/cernbox/projects/vivado/dune_wib/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@69ea6d44_ARCHIVE_LOCATION">/home/madorsky/cernbox/projects/vivado/dune_wib/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@74f5df75_ARCHIVE_LOCATION">/home/madorsky/cernbox/projects/vivado/dune_wib/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ad24102_ARCHIVE_LOCATION">/home/madorsky/cernbox/projects/vivado/dune_wib/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1e203c2b_ARCHIVE_LOCATION">/home/madorsky/cernbox/projects/vivado/dune_wib/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@569ffa78_ARCHIVE_LOCATION">/home/madorsky/cernbox/projects/vivado/dune_wib/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5166cc07_ARCHIVE_LOCATION">/home/madorsky/cernbox/projects/vivado/dune_wib/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c38c0c2_ARCHIVE_LOCATION">/home/madorsky/cernbox/projects/vivado/dune_wib/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@51fc4ab4_ARCHIVE_LOCATION">/home/madorsky/cernbox/projects/vivado/dune_wib/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3f1448a2_ARCHIVE_LOCATION">/home/madorsky/cernbox/projects/vivado/dune_wib/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5348dfb7_ARCHIVE_LOCATION">/home/madorsky/cernbox/projects/vivado/dune_wib/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1af7c932_ARCHIVE_LOCATION">/home/madorsky/cernbox/projects/vivado/dune_wib/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d126234_ARCHIVE_LOCATION">/home/madorsky/cernbox/projects/vivado/dune_wib/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@77adee42_ARCHIVE_LOCATION">/home/madorsky/cernbox/projects/vivado/dune_wib/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@47b1d762_ARCHIVE_LOCATION">/home/madorsky/cernbox/projects/vivado/dune_wib/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a0ab14f_ARCHIVE_LOCATION">/home/madorsky/cernbox/projects/vivado/dune_wib/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2664091d_ARCHIVE_LOCATION">/home/madorsky/cernbox/projects/vivado/dune_wib/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b433cce_ARCHIVE_LOCATION">/home/madorsky/cernbox/projects/vivado/dune_wib/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@379c666f_ARCHIVE_LOCATION">/home/madorsky/cernbox/projects/vivado/dune_wib/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@57c0b57c_ARCHIVE_LOCATION">/home/madorsky/cernbox/projects/vivado/dune_wib/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1611334c_ARCHIVE_LOCATION">/home/madorsky/cernbox/projects/vivado/dune_wib/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b1b6225_ARCHIVE_LOCATION">/home/madorsky/cernbox/projects/vivado/dune_wib/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b0c1f11_ARCHIVE_LOCATION">/home/madorsky/cernbox/projects/vivado/dune_wib/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@680b9dda_ARCHIVE_LOCATION">/home/madorsky/cernbox/projects/vivado/dune_wib/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@673fe082_ARCHIVE_LOCATION">/home/madorsky/cernbox/projects/vivado/dune_wib/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@477b6e8e_ARCHIVE_LOCATION">/home/madorsky/cernbox/projects/vivado/dune_wib/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@37e155_ARCHIVE_LOCATION">/home/madorsky/cernbox/projects/vivado/dune_wib/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@445eeeff_ARCHIVE_LOCATION">/home/madorsky/cernbox/projects/vivado/dune_wib/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b8f536a_ARCHIVE_LOCATION">/home/madorsky/cernbox/projects/vivado/dune_wib/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7938704e_ARCHIVE_LOCATION">/home/madorsky/cernbox/projects/vivado/dune_wib/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2f00ec6a_ARCHIVE_LOCATION">/home/madorsky/cernbox/projects/vivado/dune_wib/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@444ae2af_ARCHIVE_LOCATION">/home/madorsky/cernbox/projects/vivado/dune_wib/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ba13771_ARCHIVE_LOCATION">/home/madorsky/cernbox/projects/vivado/dune_wib/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f5ee402_ARCHIVE_LOCATION">/home/madorsky/cernbox/projects/vivado/dune_wib/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6efcf4fe_ARCHIVE_LOCATION">/home/madorsky/cernbox/projects/vivado/dune_wib/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1b02f9aa_ARCHIVE_LOCATION">/home/madorsky/cernbox/projects/vivado/dune_wib/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7599fd50_ARCHIVE_LOCATION">/home/madorsky/cernbox/projects/vivado/dune_wib/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@47055eb3_ARCHIVE_LOCATION">/home/madorsky/cernbox/projects/vivado/dune_wib/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1cc5b691_ARCHIVE_LOCATION">/home/madorsky/cernbox/projects/vivado/dune_wib/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1e09093b_ARCHIVE_LOCATION">/home/madorsky/cernbox/projects/vivado/dune_wib/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@663595b4_ARCHIVE_LOCATION">/home/madorsky/cernbox/projects/vivado/dune_wib/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b609c08_ARCHIVE_LOCATION">/home/madorsky/cernbox/projects/vivado/dune_wib/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7d335cb6_ARCHIVE_LOCATION">/home/madorsky/cernbox/projects/vivado/dune_wib/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1af4e2f6_ARCHIVE_LOCATION">/home/madorsky/cernbox/projects/vivado/dune_wib/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@368291cb_ARCHIVE_LOCATION">/home/madorsky/cernbox/projects/vivado/dune_wib/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3f02b667_ARCHIVE_LOCATION">/home/madorsky/cernbox/projects/vivado/dune_wib/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a8c0f85_ARCHIVE_LOCATION">/home/madorsky/cernbox/projects/vivado/dune_wib/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@38cb4b8f_ARCHIVE_LOCATION">/home/madorsky/cernbox/projects/vivado/dune_wib/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b734132_ARCHIVE_LOCATION">/home/madorsky/cernbox/projects/vivado/dune_wib/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ff1ba66_ARCHIVE_LOCATION">/home/madorsky/cernbox/projects/vivado/dune_wib/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@dcaa4b6_ARCHIVE_LOCATION">/home/madorsky/cernbox/projects/vivado/dune_wib/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2fa0ad15_ARCHIVE_LOCATION">/home/madorsky/cernbox/projects/vivado/dune_wib/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@13cf56e_ARCHIVE_LOCATION">/home/madorsky/cernbox/projects/vivado/dune_wib/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e9430d6_ARCHIVE_LOCATION">/home/madorsky/cernbox/projects/vivado/dune_wib/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2096dd57_ARCHIVE_LOCATION">/home/madorsky/cernbox/projects/vivado/dune_wib/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@50cd6a3_ARCHIVE_LOCATION">/home/madorsky/cernbox/projects/vivado/dune_wib/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6f6c175b_ARCHIVE_LOCATION">/home/madorsky/cernbox/projects/vivado/dune_wib/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c6c84d1_ARCHIVE_LOCATION">/home/madorsky/cernbox/projects/vivado/dune_wib/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4fa63f52_ARCHIVE_LOCATION">/home/madorsky/cernbox/projects/vivado/dune_wib/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@52fda944_ARCHIVE_LOCATION">/home/madorsky/cernbox/projects/vivado/dune_wib/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b7ae959_ARCHIVE_LOCATION">/home/madorsky/cernbox/projects/vivado/dune_wib/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ff5f17c_ARCHIVE_LOCATION">/home/madorsky/cernbox/projects/vivado/dune_wib/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@21585b9_ARCHIVE_LOCATION">/home/madorsky/cernbox/projects/vivado/dune_wib/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2516f09d_ARCHIVE_LOCATION">/home/madorsky/cernbox/projects/vivado/dune_wib/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@76d67fa3_ARCHIVE_LOCATION">/home/madorsky/cernbox/projects/vivado/dune_wib/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@25f101b0_ARCHIVE_LOCATION">/home/madorsky/cernbox/projects/vivado/dune_wib/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@60bec661_ARCHIVE_LOCATION">/home/madorsky/cernbox/projects/vivado/dune_wib/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b84f292_ARCHIVE_LOCATION">/home/madorsky/cernbox/projects/vivado/dune_wib/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@448ae21a_ARCHIVE_LOCATION">/home/madorsky/cernbox/projects/vivado/dune_wib/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@74a38861_ARCHIVE_LOCATION">/home/madorsky/cernbox/projects/vivado/dune_wib/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@567af6ba_ARCHIVE_LOCATION">/home/madorsky/cernbox/projects/vivado/dune_wib/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1fad4f36_ARCHIVE_LOCATION">/home/madorsky/cernbox/projects/vivado/dune_wib/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@505d3967_ARCHIVE_LOCATION">/home/madorsky/cernbox/projects/vivado/dune_wib/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6367fc44_ARCHIVE_LOCATION">/home/madorsky/cernbox/projects/vivado/dune_wib/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@35b0aa41_ARCHIVE_LOCATION">/home/madorsky/cernbox/projects/vivado/dune_wib/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5c49f3da_ARCHIVE_LOCATION">/home/madorsky/cernbox/projects/vivado/dune_wib/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6f218cab_ARCHIVE_LOCATION">/home/madorsky/cernbox/projects/vivado/dune_wib/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@70d6bfd3_ARCHIVE_LOCATION">/home/madorsky/cernbox/projects/vivado/dune_wib/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4200a0e4_ARCHIVE_LOCATION">/home/madorsky/cernbox/projects/vivado/dune_wib/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ebb2ab1_ARCHIVE_LOCATION">/home/madorsky/cernbox/projects/vivado/dune_wib/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@43bd7e39_ARCHIVE_LOCATION">/home/madorsky/cernbox/projects/vivado/dune_wib/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@12e97bef_ARCHIVE_LOCATION">/home/madorsky/cernbox/projects/vivado/dune_wib/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@533ba17b_ARCHIVE_LOCATION">/home/madorsky/cernbox/projects/vivado/dune_wib/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@47a48c04_ARCHIVE_LOCATION">/home/madorsky/cernbox/projects/vivado/dune_wib/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@20efc328_ARCHIVE_LOCATION">/home/madorsky/cernbox/projects/vivado/dune_wib/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b333263_ARCHIVE_LOCATION">/home/madorsky/cernbox/projects/vivado/dune_wib/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4d2424a6_ARCHIVE_LOCATION">/home/madorsky/cernbox/projects/vivado/dune_wib/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e8f4c7d_ARCHIVE_LOCATION">/home/madorsky/cernbox/projects/vivado/dune_wib/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3bfcf28a_ARCHIVE_LOCATION">/home/madorsky/cernbox/projects/vivado/dune_wib/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@41a033ce_ARCHIVE_LOCATION">/home/madorsky/cernbox/projects/vivado/dune_wib/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c092366_ARCHIVE_LOCATION">/home/madorsky/cernbox/projects/vivado/dune_wib/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@12a7594b_ARCHIVE_LOCATION">/home/madorsky/cernbox/projects/vivado/dune_wib/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@512656c5_ARCHIVE_LOCATION">/home/madorsky/cernbox/projects/vivado/dune_wib/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e9288b9_ARCHIVE_LOCATION">/home/madorsky/cernbox/projects/vivado/dune_wib/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b93ecc4_ARCHIVE_LOCATION">/home/madorsky/cernbox/projects/vivado/dune_wib/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e67f0d9_ARCHIVE_LOCATION">/home/madorsky/cernbox/projects/vivado/dune_wib/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5bdbe61a_ARCHIVE_LOCATION">/home/madorsky/cernbox/projects/vivado/dune_wib/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ba6bc2f_ARCHIVE_LOCATION">/home/madorsky/cernbox/projects/vivado/dune_wib/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@12c1b2b9_ARCHIVE_LOCATION">/home/madorsky/cernbox/projects/vivado/dune_wib/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@667160e3_ARCHIVE_LOCATION">/home/madorsky/cernbox/projects/vivado/dune_wib/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7be16fd7_ARCHIVE_LOCATION">/home/madorsky/cernbox/projects/vivado/dune_wib/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7688d258_ARCHIVE_LOCATION">/home/madorsky/cernbox/projects/vivado/dune_wib/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@33ab32a5_ARCHIVE_LOCATION">/home/madorsky/cernbox/projects/vivado/dune_wib/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5c7a294e_ARCHIVE_LOCATION">/home/madorsky/cernbox/projects/vivado/dune_wib/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@19f94395_ARCHIVE_LOCATION">/home/madorsky/cernbox/projects/vivado/dune_wib/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4a29dae0_ARCHIVE_LOCATION">/home/madorsky/cernbox/projects/vivado/dune_wib/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2c06fa78_ARCHIVE_LOCATION">/home/madorsky/cernbox/projects/vivado/dune_wib/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4f8734b2_ARCHIVE_LOCATION">/home/madorsky/cernbox/projects/vivado/dune_wib/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@11cd44d9_ARCHIVE_LOCATION">/home/madorsky/cernbox/projects/vivado/dune_wib/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b6a1ab4_ARCHIVE_LOCATION">/home/madorsky/cernbox/projects/vivado/dune_wib/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d0e7e9c_ARCHIVE_LOCATION">/home/madorsky/cernbox/projects/vivado/dune_wib/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d5f0bd4_ARCHIVE_LOCATION">/home/madorsky/cernbox/projects/vivado/dune_wib/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@684e98d1_ARCHIVE_LOCATION">/home/madorsky/cernbox/projects/vivado/dune_wib/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@29e5778_ARCHIVE_LOCATION">/home/madorsky/cernbox/projects/vivado/dune_wib/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@de7b800_ARCHIVE_LOCATION">/home/madorsky/cernbox/projects/vivado/dune_wib/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2f235004_ARCHIVE_LOCATION">/home/madorsky/cernbox/projects/vivado/dune_wib/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@755ef27b_ARCHIVE_LOCATION">/home/madorsky/cernbox/projects/vivado/dune_wib/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@382a7312_ARCHIVE_LOCATION">/home/madorsky/cernbox/projects/vivado/dune_wib/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7333b326_ARCHIVE_LOCATION">/home/madorsky/cernbox/projects/vivado/dune_wib/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@9c5d561_ARCHIVE_LOCATION">/home/madorsky/cernbox/projects/vivado/dune_wib/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@682492b7_ARCHIVE_LOCATION">/home/madorsky/cernbox/projects/vivado/dune_wib/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@14bf7307_ARCHIVE_LOCATION">/home/madorsky/cernbox/projects/vivado/dune_wib/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2aa6f0f8_ARCHIVE_LOCATION">/home/madorsky/cernbox/projects/vivado/dune_wib/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e1a8d38_ARCHIVE_LOCATION">/home/madorsky/cernbox/projects/vivado/dune_wib/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@40301abf_ARCHIVE_LOCATION">/home/madorsky/cernbox/projects/vivado/dune_wib/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@37da1251_ARCHIVE_LOCATION">/home/madorsky/cernbox/projects/vivado/dune_wib/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@646fac5d_ARCHIVE_LOCATION">/home/madorsky/cernbox/projects/vivado/dune_wib/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e11483e_ARCHIVE_LOCATION">/home/madorsky/cernbox/projects/vivado/dune_wib/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@690f7250_ARCHIVE_LOCATION">/home/madorsky/cernbox/projects/vivado/dune_wib/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@78c15d3c_ARCHIVE_LOCATION">/home/madorsky/cernbox/projects/vivado/dune_wib/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4bacd20b_ARCHIVE_LOCATION">/home/madorsky/cernbox/projects/vivado/dune_wib/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b3ef2d3_ARCHIVE_LOCATION">/home/madorsky/cernbox/projects/vivado/dune_wib/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@71c6b8eb_ARCHIVE_LOCATION">/home/madorsky/cernbox/projects/vivado/dune_wib/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@cdf9323_ARCHIVE_LOCATION">/home/madorsky/cernbox/projects/vivado/dune_wib/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4abc19e2_ARCHIVE_LOCATION">/home/madorsky/cernbox/projects/vivado/dune_wib/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e45672f_ARCHIVE_LOCATION">/home/madorsky/cernbox/projects/vivado/dune_wib/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@eb9db7f_ARCHIVE_LOCATION">/home/madorsky/cernbox/projects/vivado/dune_wib/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@30700652_ARCHIVE_LOCATION">/home/madorsky/cernbox/projects/vivado/dune_wib/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@24f2b480_ARCHIVE_LOCATION">/home/madorsky/cernbox/projects/vivado/dune_wib/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7dbf1bf1_ARCHIVE_LOCATION">/home/madorsky/cernbox/projects/vivado/dune_wib/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@303cd23e_ARCHIVE_LOCATION">/home/madorsky/cernbox/projects/vivado/dune_wib/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@73ca9ac0_ARCHIVE_LOCATION">/home/madorsky/cernbox/projects/vivado/dune_wib/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7fd1005e_ARCHIVE_LOCATION">/home/madorsky/cernbox/projects/vivado/dune_wib/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d53c9f2_ARCHIVE_LOCATION">/home/madorsky/cernbox/projects/vivado/dune_wib/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@8a0639_ARCHIVE_LOCATION">/home/madorsky/github/dune_wib/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@30bcd8f_ARCHIVE_LOCATION">/home/madorsky/github/dune_wib/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4a81f057_ARCHIVE_LOCATION">/home/madorsky/github/dune_wib/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7d608b13_ARCHIVE_LOCATION">/home/madorsky/github/dune_wib/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@189f2b36_ARCHIVE_LOCATION">/home/madorsky/github/dune_wib/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f22b8e5_ARCHIVE_LOCATION">/home/madorsky/github/dune_wib/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@79604568_ARCHIVE_LOCATION">/home/madorsky/github/dune_wib/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ff74402_ARCHIVE_LOCATION">/home/madorsky/github/dune_wib/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@9fd2817_ARCHIVE_LOCATION">/home/madorsky/github/dune_wib/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@64ce71ae_ARCHIVE_LOCATION">/home/madorsky/github/dune_wib/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6176d2a7_ARCHIVE_LOCATION">/home/madorsky/github/dune_wib/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ac7e1f8_ARCHIVE_LOCATION">c:/Users/madorsky/github/wib_sim/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7983eb97_ARCHIVE_LOCATION">c:/Users/madorsky/github/wib_sim/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@400575a8_ARCHIVE_LOCATION">c:/Users/madorsky/github/wib_sim/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2234aa77_ARCHIVE_LOCATION">c:/Users/madorsky/github/wib_sim/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@34261588_ARCHIVE_LOCATION">c:/Users/madorsky/github/wib_sim/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f5a51c4_ARCHIVE_LOCATION">c:/Users/madorsky/github/wib_sim/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@581d261b_ARCHIVE_LOCATION">c:/Users/madorsky/github/wib_sim/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1129fd4f_ARCHIVE_LOCATION">c:/Users/madorsky/github/wib_sim/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@55c8c2b_ARCHIVE_LOCATION">c:/Users/madorsky/github/wib_sim/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2eb89c54_ARCHIVE_LOCATION">c:/Users/madorsky/github/wib_sim/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@688273c2_ARCHIVE_LOCATION">c:/Users/madorsky/github/wib_sim/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ff7f2de_ARCHIVE_LOCATION">/home/madorsky/github/wib_sim/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1300710_ARCHIVE_LOCATION">/home/madorsky/github/wib_sim/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@50e1441d_ARCHIVE_LOCATION">/home/madorsky/github/wib_sim/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@39ade19_ARCHIVE_LOCATION">/home/madorsky/github/wib_sim/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b378e8b_ARCHIVE_LOCATION">/home/madorsky/github/wib_sim/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@32adbb1f_ARCHIVE_LOCATION">/home/madorsky/github/wib_sim/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@10ae61b6_ARCHIVE_LOCATION">/home/madorsky/github/wib_sim/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@8ea7db5_ARCHIVE_LOCATION">/home/madorsky/github/wib_sim/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ef70046_ARCHIVE_LOCATION">/home/madorsky/github/wib_sim/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c8c9e6f_ARCHIVE_LOCATION">/home/madorsky/github/wib_sim/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5a1c5920_ARCHIVE_LOCATION">/home/madorsky/github/wib_sim/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@12657be9_ARCHIVE_LOCATION">/home/madorsky/github/wib_sim/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6351d553_ARCHIVE_LOCATION">/home/madorsky/github/wib_sim/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b4412ff_ARCHIVE_LOCATION">/home/madorsky/github/wib_sim/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5df173ab_ARCHIVE_LOCATION">/home/madorsky/github/wib_sim/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@636a786_ARCHIVE_LOCATION">/home/madorsky/github/wib_sim/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@562d84ca_ARCHIVE_LOCATION">/home/madorsky/github/wib_sim/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b373b2b_ARCHIVE_LOCATION">/home/madorsky/github/wib_sim/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@63b9071_ARCHIVE_LOCATION">/home/madorsky/github/wib_sim/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@50bc3c33_ARCHIVE_LOCATION">/home/madorsky/github/wib_sim/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e63ab23_ARCHIVE_LOCATION">/home/madorsky/github/wib_sim/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f2330e7_ARCHIVE_LOCATION">/home/madorsky/github/wib_sim/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6672d41e_ARCHIVE_LOCATION">/home/madorsky/github/wib_sim/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@41ebbb82_ARCHIVE_LOCATION">/home/madorsky/github/wib_sim/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4aca6995_ARCHIVE_LOCATION">/home/madorsky/github/wib_sim/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@34dfe861_ARCHIVE_LOCATION">/home/madorsky/github/wib_sim/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2f0ea1fa_ARCHIVE_LOCATION">/home/madorsky/github/wib_sim/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4873705_ARCHIVE_LOCATION">/home/madorsky/github/wib_sim/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5cf6da0b_ARCHIVE_LOCATION">/home/madorsky/github/wib_sim/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3119f923_ARCHIVE_LOCATION">/home/madorsky/github/wib_sim/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c60961_ARCHIVE_LOCATION">/home/madorsky/github/wib_sim/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5472de11_ARCHIVE_LOCATION">/home/madorsky/github/wib_sim/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ef8c26b_ARCHIVE_LOCATION">/home/madorsky/github/wib_sim/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2c6113fd_ARCHIVE_LOCATION">/home/madorsky/github/wib_sim/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@404cf7e_ARCHIVE_LOCATION">/home/madorsky/github/wib_sim/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@396bc7b5_ARCHIVE_LOCATION">/home/madorsky/github/wib_sim/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b1e77f8_ARCHIVE_LOCATION">/home/madorsky/github/wib_sim/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4f392d56_ARCHIVE_LOCATION">/home/madorsky/github/wib_sim/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6b402b0d_ARCHIVE_LOCATION">/home/madorsky/github/wib_sim/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@470eaeb0_ARCHIVE_LOCATION">/home/madorsky/github/wib_sim/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@64b9dd05_ARCHIVE_LOCATION">/home/madorsky/github/wib_sim/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1ff1d5d0_ARCHIVE_LOCATION">/home/madorsky/github/wib_sim/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@575da29e_ARCHIVE_LOCATION">/home/madorsky/github/wib_sim/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e65f90b_ARCHIVE_LOCATION">/home/madorsky/github/wib_sim/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@19b855fb_ARCHIVE_LOCATION">/home/madorsky/github/wib_sim/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@20bf466d_ARCHIVE_LOCATION">/home/madorsky/github/wib_sim/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@212ed499_ARCHIVE_LOCATION">/home/madorsky/github/wib_sim/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7132b702_ARCHIVE_LOCATION">/home/madorsky/github/wib_sim/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1bc87eaa_ARCHIVE_LOCATION">/home/madorsky/github/wib_sim/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2fb90330_ARCHIVE_LOCATION">/home/madorsky/github/wib_sim/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@26f4683c_ARCHIVE_LOCATION">/home/madorsky/github/wib_sim/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a75c92c_ARCHIVE_LOCATION">/home/madorsky/github/wib_sim/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4a0f8cd5_ARCHIVE_LOCATION">/home/madorsky/github/wib_sim/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@974b221_ARCHIVE_LOCATION">/home/madorsky/github/wib_sim/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@64d0f4cc_ARCHIVE_LOCATION">/home/madorsky/github/wib_sim/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7efebd0_ARCHIVE_LOCATION">/home/madorsky/github/wib_sim/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@724d8ec2_ARCHIVE_LOCATION">/home/madorsky/github/wib_sim/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@38859408_ARCHIVE_LOCATION">/home/madorsky/github/wib_sim/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@47a4db98_ARCHIVE_LOCATION">/home/madorsky/github/wib_sim/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6f683aa_ARCHIVE_LOCATION">/home/madorsky/github/wib_sim/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2af2c7e2_ARCHIVE_LOCATION">/home/madorsky/github/wib_sim/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ec230ce_ARCHIVE_LOCATION">/home/madorsky/github/wib_sim/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@13acd30d_ARCHIVE_LOCATION">/home/madorsky/github/wib_sim/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@67b187ac_ARCHIVE_LOCATION">/home/madorsky/github/wib_sim/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e26721c_ARCHIVE_LOCATION">/home/madorsky/github/wib_sim/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e824d1e_ARCHIVE_LOCATION">/home/madorsky/github/wib_sim/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@31f621e3_ARCHIVE_LOCATION">/home/madorsky/github/wib_sim/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4d4f08ec_ARCHIVE_LOCATION">/home/madorsky/github/wib_sim/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@8a5f329_ARCHIVE_LOCATION">/home/madorsky/github/wib_sim/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7dc7b474_ARCHIVE_LOCATION">/home/madorsky/github/wib_sim/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1105145_ARCHIVE_LOCATION">/home/madorsky/github/wib_sim/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c2d0d62_ARCHIVE_LOCATION">/home/madorsky/github/wib_sim/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6dfd8c48_ARCHIVE_LOCATION">/home/madorsky/github/wib_sim/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@140e574d_ARCHIVE_LOCATION">/home/madorsky/github/wib_sim/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e78152_ARCHIVE_LOCATION">/home/madorsky/github/wib_sim/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@75d7d709_ARCHIVE_LOCATION">/home/madorsky/github/wib_sim/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4182e840_ARCHIVE_LOCATION">/home/madorsky/github/wib_sim/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7525b32a_ARCHIVE_LOCATION">/home/madorsky/github/wib_sim/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@72972c29_ARCHIVE_LOCATION">/home/madorsky/github/wib_sim/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@9636d05_ARCHIVE_LOCATION">/home/madorsky/github/wib_sim/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@79ba13c4_ARCHIVE_LOCATION">/home/madorsky/github/wib_sim/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@eaaeaf6_ARCHIVE_LOCATION">/home/madorsky/github/wib_sim/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ee6f0a0_ARCHIVE_LOCATION">/home/madorsky/github/wib_sim/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4cc30769_ARCHIVE_LOCATION">/home/madorsky/github/wib_sim/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6297caa1_ARCHIVE_LOCATION">/home/madorsky/github/wib_sim/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a6770a1_ARCHIVE_LOCATION">/home/madorsky/github/wib_sim/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@64bb5c18_ARCHIVE_LOCATION">/home/madorsky/github/wib_sim/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@456ba90e_ARCHIVE_LOCATION">/home/madorsky/github/wib_sim/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c80f2c_ARCHIVE_LOCATION">/home/madorsky/github/wib_sim/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@280b8733_ARCHIVE_LOCATION">/home/madorsky/github/wib_sim/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6593573f_ARCHIVE_LOCATION">/home/madorsky/github/wib_sim/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1125b223_ARCHIVE_LOCATION">/home/madorsky/github/wib_sim/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4881bc9a_ARCHIVE_LOCATION">/home/madorsky/github/wib_sim/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@220ac79c_ARCHIVE_LOCATION">/home/madorsky/github/wib_sim/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ba78731_ARCHIVE_LOCATION">/home/madorsky/github/wib_sim/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2c916f44_ARCHIVE_LOCATION">/home/madorsky/github/wib_sim/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6f0d0e7b_ARCHIVE_LOCATION">/home/madorsky/github/wib_sim/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@418349f1_ARCHIVE_LOCATION">/home/madorsky/github/wib_sim/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@419952e8_ARCHIVE_LOCATION">/home/madorsky/github/wib_sim/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@68479ed0_ARCHIVE_LOCATION">/home/madorsky/github/wib_sim/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@27c234fd_ARCHIVE_LOCATION">/home/madorsky/github/wib_sim/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a3ab9cc_ARCHIVE_LOCATION">/home/madorsky/github/wib_sim/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d4ac702_ARCHIVE_LOCATION">/home/madorsky/github/wib_sim/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@59e981ed_ARCHIVE_LOCATION">/home/madorsky/github/wib_sim/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ad93f31_ARCHIVE_LOCATION">/home/madorsky/github/wib_sim/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@36b159df_ARCHIVE_LOCATION">/home/madorsky/github/wib_sim/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@695ba59_ARCHIVE_LOCATION">/home/madorsky/github/wib_sim/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3936d486_ARCHIVE_LOCATION">/home/madorsky/github/wib_sim/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@79dbc91_ARCHIVE_LOCATION">/home/madorsky/github/wib_sim/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@18914eb9_ARCHIVE_LOCATION">/home/madorsky/github/wib_sim/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3cc61523_ARCHIVE_LOCATION">/home/madorsky/github/wib_sim/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@29e1e284_ARCHIVE_LOCATION">/home/madorsky/github/wib_sim/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d70baa0_ARCHIVE_LOCATION">/home/madorsky/github/wib_sim/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1650d919_ARCHIVE_LOCATION">/home/madorsky/github/wib_sim/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@110274d0_ARCHIVE_LOCATION">/home/madorsky/github/wib_sim/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@668d181e_ARCHIVE_LOCATION">/home/madorsky/github/wib_sim/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@672bb333_ARCHIVE_LOCATION">/home/madorsky/github/wib_sim/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b07598f_ARCHIVE_LOCATION">/home/madorsky/github/wib_sim/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@76cea57a_ARCHIVE_LOCATION">/home/madorsky/github/wib_sim/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@69672b4b_ARCHIVE_LOCATION">/home/madorsky/github/wib_sim/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@51980006_ARCHIVE_LOCATION">/home/madorsky/github/wib_sim/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6706f0f6_ARCHIVE_LOCATION">/home/madorsky/github/wib_sim/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1567c8eb_ARCHIVE_LOCATION">/home/madorsky/github/wib_sim/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@481e4ee4_ARCHIVE_LOCATION">/home/madorsky/github/wib_sim/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@797b402e_ARCHIVE_LOCATION">/home/madorsky/github/wib_sim/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4897702_ARCHIVE_LOCATION">/home/madorsky/github/wib_sim/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5bd95163_ARCHIVE_LOCATION">/home/madorsky/github/wib_sim/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5c6056bc_ARCHIVE_LOCATION">/home/madorsky/github/wib_sim/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b8908db_ARCHIVE_LOCATION">/home/madorsky/github/wib_sim/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@9289ab5_ARCHIVE_LOCATION">/home/madorsky/github/wib_sim/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1883d42d_ARCHIVE_LOCATION">/home/madorsky/github/wib_sim/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4131a9be_ARCHIVE_LOCATION">/home/madorsky/github/wib_sim/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@35e110d4_ARCHIVE_LOCATION">/home/madorsky/github/wib_sim/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@55638132_ARCHIVE_LOCATION">/home/madorsky/github/wib_sim/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e288046_ARCHIVE_LOCATION">/home/madorsky/github/wib_sim/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@56f8631a_ARCHIVE_LOCATION">/home/madorsky/github/wib_sim/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@436d14b5_ARCHIVE_LOCATION">/home/madorsky/github/wib_sim/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@653d63b8_ARCHIVE_LOCATION">/home/madorsky/github/wib_sim/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@633aae4f_ARCHIVE_LOCATION">/home/madorsky/github/wib_sim/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@14b70a03_ARCHIVE_LOCATION">/home/madorsky/github/wib_sim/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6645ef5_ARCHIVE_LOCATION">/home/madorsky/github/wib_sim/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@24ea8506_ARCHIVE_LOCATION">/home/madorsky/github/wib_sim/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@269d0478_ARCHIVE_LOCATION">/home/madorsky/github/wib_sim/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@641188ac_ARCHIVE_LOCATION">/home/madorsky/github/wib_sim/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e702b60_ARCHIVE_LOCATION">/home/madorsky/github/wib_sim/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@316bb837_ARCHIVE_LOCATION">/home/madorsky/github/wib_sim/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1da482e0_ARCHIVE_LOCATION">/home/madorsky/github/wib_sim/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@194ecfc6_ARCHIVE_LOCATION">/home/madorsky/github/wib_sim/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4d923da4_ARCHIVE_LOCATION">/home/madorsky/github/wib_sim/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3514f25e_ARCHIVE_LOCATION">/home/madorsky/github/wib_sim/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2ac304b9_ARCHIVE_LOCATION">/home/madorsky/github/wib_sim/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@54c2038c_ARCHIVE_LOCATION">/home/madorsky/github/wib_sim/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@14feb8d1_ARCHIVE_LOCATION">/home/madorsky/github/wib_sim/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5796ad84_ARCHIVE_LOCATION">/home/madorsky/github/wib_sim/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6587f57c_ARCHIVE_LOCATION">/home/madorsky/github/wib_sim/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@335e5afa_ARCHIVE_LOCATION">/home/madorsky/github/wib_sim/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c69f55d_ARCHIVE_LOCATION">/home/madorsky/github/wib_sim/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7cbd1d4a_ARCHIVE_LOCATION">/home/madorsky/github/wib_sim/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@310b1275_ARCHIVE_LOCATION">/home/madorsky/github/wib_sim/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d1a880f_ARCHIVE_LOCATION">/home/madorsky/github/wib_sim/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7396a131_ARCHIVE_LOCATION">/home/madorsky/github/wib_sim/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@13f40933_ARCHIVE_LOCATION">/home/madorsky/github/wib_sim/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@34c8f300_ARCHIVE_LOCATION">/home/madorsky/github/wib_sim/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@564a5d93_ARCHIVE_LOCATION">/home/madorsky/github/wib_sim/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b2d8d5b_ARCHIVE_LOCATION">/home/madorsky/github/wib_sim/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@95382_ARCHIVE_LOCATION">/home/madorsky/github/wib_sim/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@33e376f_ARCHIVE_LOCATION">/home/madorsky/github/wib_sim/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b698371_ARCHIVE_LOCATION">/home/madorsky/github/wib_sim/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ca4a91e_ARCHIVE_LOCATION">/home/madorsky/github/wib_sim/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3820af00_ARCHIVE_LOCATION">/home/madorsky/github/wib_sim/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ee8cdaa_ARCHIVE_LOCATION">/home/madorsky/github/wib_sim/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@85e20e0_ARCHIVE_LOCATION">/home/madorsky/github/wib_sim/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@265a90c6_ARCHIVE_LOCATION">/home/madorsky/github/wib_sim/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a4f5cd_ARCHIVE_LOCATION">/home/madorsky/github/wib_sim/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5fab3baa_ARCHIVE_LOCATION">/home/madorsky/github/wib_sim/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@466b3410_ARCHIVE_LOCATION">/home/madorsky/github/wib_sim/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@fa19bcb_ARCHIVE_LOCATION">/home/madorsky/github/wib_sim/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d283445_ARCHIVE_LOCATION">/home/madorsky/github/wib_sim/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7426f2c3_ARCHIVE_LOCATION">/home/madorsky/github/wib_sim/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@292783c0_ARCHIVE_LOCATION">/home/madorsky/github/wib_sim/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@737ea27d_ARCHIVE_LOCATION">/home/madorsky/github/wib_sim/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@779d4a6a_ARCHIVE_LOCATION">/home/madorsky/github/wib_sim/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e6e078b_ARCHIVE_LOCATION">/home/madorsky/github/wib_sim/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5974f8a9_ARCHIVE_LOCATION">/home/madorsky/github/wib_sim/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c9adc7a_ARCHIVE_LOCATION">/home/madorsky/github/wib_sim/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1b28bb86_ARCHIVE_LOCATION">/home/madorsky/github/wib_sim/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6529b4a3_ARCHIVE_LOCATION">/home/madorsky/github/wib_sim/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1e3889fa_ARCHIVE_LOCATION">/home/madorsky/github/wib_sim/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@58adf677_ARCHIVE_LOCATION">/home/madorsky/github/wib_sim/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@39509a1b_ARCHIVE_LOCATION">/home/madorsky/github/wib_sim/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a181a7a_ARCHIVE_LOCATION">/home/madorsky/github/wib_sim/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b384611_ARCHIVE_LOCATION">/home/madorsky/github/wib_sim/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@768008e0_ARCHIVE_LOCATION">/home/madorsky/github/wib_sim/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@212b61cc_ARCHIVE_LOCATION">/home/madorsky/github/wib_sim/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2778d7b_ARCHIVE_LOCATION">/home/madorsky/github/wib_sim/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7de2fa0c_ARCHIVE_LOCATION">/home/madorsky/github/wib_sim/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@774a3778_ARCHIVE_LOCATION">/home/madorsky/github/wib_sim/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@679212f7_ARCHIVE_LOCATION">/home/madorsky/github/wib_sim/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@69774a44_ARCHIVE_LOCATION">/home/madorsky/github/wib_sim/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@33c989f1_ARCHIVE_LOCATION">/home/madorsky/github/wib_sim/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@667dd00_ARCHIVE_LOCATION">/home/madorsky/github/wib_sim/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@45db3d8f_ARCHIVE_LOCATION">/home/madorsky/github/wib_sim/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@59ad210b_ARCHIVE_LOCATION">/home/madorsky/github/wib_sim/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@dff1744_ARCHIVE_LOCATION">/home/madorsky/github/wib_sim/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@36d69606_ARCHIVE_LOCATION">/home/madorsky/github/wib_sim/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4099e2cb_ARCHIVE_LOCATION">/home/madorsky/github/wib_sim/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@52a1dd3e_ARCHIVE_LOCATION">/home/madorsky/github/wib_sim/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f9b6cc7_ARCHIVE_LOCATION">/home/madorsky/github/wib_sim/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@23c2922e_ARCHIVE_LOCATION">/home/madorsky/github/wib_sim/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5dbed6d_ARCHIVE_LOCATION">/home/madorsky/github/wib_sim/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7432323c_ARCHIVE_LOCATION">/home/madorsky/github/wib_sim/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7cc4014_ARCHIVE_LOCATION">/home/madorsky/github/wib_sim/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@578799bd_ARCHIVE_LOCATION">/home/madorsky/github/wib_sim/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@25ddc3c7_ARCHIVE_LOCATION">/home/madorsky/github/wib_sim/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2bb15840_ARCHIVE_LOCATION">/home/madorsky/github/wib_sim/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@67cb6266_ARCHIVE_LOCATION">/home/madorsky/github/wib_sim/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3574733_ARCHIVE_LOCATION">/home/madorsky/github/wib_sim/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@73728b15_ARCHIVE_LOCATION">/home/madorsky/github/wib_sim/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@21cfa159_ARCHIVE_LOCATION">/home/madorsky/github/wib_sim/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b684c46_ARCHIVE_LOCATION">/home/madorsky/github/wib_sim/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7994680_ARCHIVE_LOCATION">/home/madorsky/github/wib_sim/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3da08d3e_ARCHIVE_LOCATION">/home/madorsky/github/wib_sim/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f303995_ARCHIVE_LOCATION">/home/madorsky/github/wib_sim/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@44d8d5f6_ARCHIVE_LOCATION">/home/madorsky/github/wib_sim/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2c80c642_ARCHIVE_LOCATION">/home/madorsky/github/wib_sim/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ab4c357_ARCHIVE_LOCATION">/home/madorsky/github/wib_sim/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d03c62c_ARCHIVE_LOCATION">/home/madorsky/github/wib_sim/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@74778121_ARCHIVE_LOCATION">/home/madorsky/github/wib_sim/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@26555d13_ARCHIVE_LOCATION">/home/madorsky/github/wib_sim/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2fb8d1d2_ARCHIVE_LOCATION">/home/madorsky/github/wib_sim/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@dc938c1_ARCHIVE_LOCATION">/home/madorsky/github/wib_sim/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@39d8e24a_ARCHIVE_LOCATION">/home/madorsky/github/wib_sim/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@8d7d8e1_ARCHIVE_LOCATION">/home/madorsky/github/wib_sim/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e46a27f_ARCHIVE_LOCATION">/home/madorsky/github/wib_sim/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d387c00_ARCHIVE_LOCATION">/home/madorsky/github/wib_sim/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@63ec45a9_ARCHIVE_LOCATION">/home/madorsky/github/wib_sim/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7316701d_ARCHIVE_LOCATION">/home/madorsky/github/wib_sim/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@75c1814c_ARCHIVE_LOCATION">/home/madorsky/github/wib_sim/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4bd4baf6_ARCHIVE_LOCATION">/home/madorsky/github/wib_sim/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@299c58fb_ARCHIVE_LOCATION">/home/madorsky/github/wib_sim/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a4447c9_ARCHIVE_LOCATION">/home/madorsky/github/wib_sim/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a7d8e85_ARCHIVE_LOCATION">/home/madorsky/github/wib_sim/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c64b45f_ARCHIVE_LOCATION">/home/madorsky/github/wib_sim/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a755fe6_ARCHIVE_LOCATION">/home/madorsky/github/wib_sim/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7845df76_ARCHIVE_LOCATION">/home/madorsky/github/wib_sim/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ce9132c_ARCHIVE_LOCATION">/home/madorsky/github/wib_sim/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@793d94ad_ARCHIVE_LOCATION">/home/madorsky/github/wib_sim/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f59fc16_ARCHIVE_LOCATION">/home/madorsky/github/wib_sim/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@690c3d8e_ARCHIVE_LOCATION">/home/madorsky/github/wib_sim/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e8d9335_ARCHIVE_LOCATION">/home/madorsky/github/wib_sim/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@71022002_ARCHIVE_LOCATION">/home/madorsky/github/wib_sim/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4a87f8b6_ARCHIVE_LOCATION">/home/madorsky/github/wib_sim/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1bab8ebc_ARCHIVE_LOCATION">/home/madorsky/github/wib_sim/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@43725d7c_ARCHIVE_LOCATION">/home/madorsky/github/wib_sim/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3812e0f9_ARCHIVE_LOCATION">/home/madorsky/github/wib_sim/ip_repo/coldata_i2c_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@49e38013_ARCHIVE_LOCATION">/home/madorsky/github/wib_sim/ip_repo/coldata_i2c_1.0</xilinx:tag>
      </xilinx:tags>
      <xilinx:configElementInfos>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.ADDR_WIDTH" xilinx:valueSource="auto" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.ARUSER_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.AWUSER_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.BUSER_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.CLK_DOMAIN" xilinx:valueSource="default_prop" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.DATA_WIDTH" xilinx:valueSource="auto" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.FREQ_HZ" xilinx:valueSource="user_prop" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_BRESP" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_BURST" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_CACHE" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_LOCK" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_PROT" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_QOS" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_REGION" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_RRESP" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_WSTRB" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.ID_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.MAX_BURST_LENGTH" xilinx:valueSource="ip_propagated" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.NUM_READ_OUTSTANDING" xilinx:valueSource="ip_propagated" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.NUM_READ_THREADS" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.NUM_WRITE_OUTSTANDING" xilinx:valueSource="ip_propagated" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.NUM_WRITE_THREADS" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.PHASE" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.PROTOCOL" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.READ_WRITE_MODE" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.RUSER_BITS_PER_BYTE" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.RUSER_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.SUPPORTS_NARROW_BURST" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.WIZ_DATA_WIDTH" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.WIZ_NUM_REG" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.WUSER_BITS_PER_BYTE" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.WUSER_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI_CLK.ASSOCIATED_BUSIF" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI_CLK.ASSOCIATED_RESET" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI_CLK.CLK_DOMAIN" xilinx:valueSource="default_prop" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI_CLK.FREQ_HZ" xilinx:valueSource="user_prop" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI_CLK.FREQ_TOLERANCE_HZ" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI_CLK.PHASE" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI_RST.POLARITY" xilinx:valuePermission="bd"/>
      </xilinx:configElementInfos>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2020.1</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="206b0a70"/>
      <xilinx:checksum xilinx:scope="memoryMaps" xilinx:value="ed1368d5"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="903067f3"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="a017e9fa"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="fd63a71f"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="dd0f4faf"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
