Information: Updating graph... (UID-83)
Information: Updating design information... (UID-85)
 
****************************************
Report : qor
Design : gcdGCDUnit_rtl
Version: F-2011.09-ICC-SP4
Date   : Mon Sep 10 12:26:11 2012
****************************************


  Timing Path Group 'ideal_clock1'
  -----------------------------------
  Levels of Logic:             18.000
  Critical Path Length:         0.810
  Critical Path Slack:          0.000
  Critical Path Clk Period:     0.900
  Total Negative Slack:        -0.001
  No. of Violating Paths:       2.000
  Worst Hold Violation:         0.000
  Total Hold Violation:         0.000
  No. of Hold Violations:       0.000
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          4
  Hierarchical Port Count:         88
  Leaf Cell Count:                421
  Buf/Inv Cell Count:              89
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:       385
  Sequential Cell Count:           36
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:        2703.053
  Noncombinational Area:     1124.352
  Net Area:                   189.261
  Net XLength        :       5439.683
  Net YLength        :       4955.525
  -----------------------------------
  Cell Area:                 3827.405
  Design Area:               4016.666
  Net Length        :       10395.208


  Design Rules
  -----------------------------------
  Total Number of Nets:           494
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: bcom16.EECS.Berkeley.EDU

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                   0.296
  Logic Optimization:                 2.752
  Mapping Optimization:               4.532
  -----------------------------------------
  Overall Compile Time:              16.337
  Overall Compile Wall Clock Time:   18.478

1
