
tarea3_jutoroa_COPY.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00000d40  08000198  08000198  00010198  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  08000ed8  08000ed8  00020004  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .ARM.extab    00000000  08000ed8  08000ed8  00020004  2**0
                  CONTENTS
  4 .ARM          00000000  08000ed8  08000ed8  00020004  2**0
                  CONTENTS
  5 .preinit_array 00000000  08000ed8  08000ed8  00020004  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08000ed8  08000ed8  00010ed8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08000edc  08000edc  00010edc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000004  20000000  08000ee0  00020000  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000e8  20000004  08000ee4  00020004  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200000ec  08000ee4  000200ec  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020004  2**0
                  CONTENTS, READONLY
 12 .debug_info   00001fee  00000000  00000000  00020034  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00000777  00000000  00000000  00022022  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000188  00000000  00000000  000227a0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000140  00000000  00000000  00022928  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0000141c  00000000  00000000  00022a68  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000021ae  00000000  00000000  00023e84  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000547d3  00000000  00000000  00026032  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  0007a805  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00000498  00000000  00000000  0007a858  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000198 <__do_global_dtors_aux>:
 8000198:	b510      	push	{r4, lr}
 800019a:	4c05      	ldr	r4, [pc, #20]	; (80001b0 <__do_global_dtors_aux+0x18>)
 800019c:	7823      	ldrb	r3, [r4, #0]
 800019e:	b933      	cbnz	r3, 80001ae <__do_global_dtors_aux+0x16>
 80001a0:	4b04      	ldr	r3, [pc, #16]	; (80001b4 <__do_global_dtors_aux+0x1c>)
 80001a2:	b113      	cbz	r3, 80001aa <__do_global_dtors_aux+0x12>
 80001a4:	4804      	ldr	r0, [pc, #16]	; (80001b8 <__do_global_dtors_aux+0x20>)
 80001a6:	f3af 8000 	nop.w
 80001aa:	2301      	movs	r3, #1
 80001ac:	7023      	strb	r3, [r4, #0]
 80001ae:	bd10      	pop	{r4, pc}
 80001b0:	20000004 	.word	0x20000004
 80001b4:	00000000 	.word	0x00000000
 80001b8:	08000ec0 	.word	0x08000ec0

080001bc <frame_dummy>:
 80001bc:	b508      	push	{r3, lr}
 80001be:	4b03      	ldr	r3, [pc, #12]	; (80001cc <frame_dummy+0x10>)
 80001c0:	b11b      	cbz	r3, 80001ca <frame_dummy+0xe>
 80001c2:	4903      	ldr	r1, [pc, #12]	; (80001d0 <frame_dummy+0x14>)
 80001c4:	4803      	ldr	r0, [pc, #12]	; (80001d4 <frame_dummy+0x18>)
 80001c6:	f3af 8000 	nop.w
 80001ca:	bd08      	pop	{r3, pc}
 80001cc:	00000000 	.word	0x00000000
 80001d0:	20000008 	.word	0x20000008
 80001d4:	08000ec0 	.word	0x08000ec0

080001d8 <GPIO_Config>:
orden estricto para poder que el sistema permita configurar el periférico X.
Lo primero y más importante es activar la señal del reloj principal hacia ese
elemento específico (relacionado con el periférico RCC), a esto llamaremos
simplemente "activar el periférico o activar la señal de reloj del periférico".
*/
void GPIO_Config (GPIO_Handler_t *pGPIOHandler){
 80001d8:	b480      	push	{r7}
 80001da:	b085      	sub	sp, #20
 80001dc:	af00      	add	r7, sp, #0
 80001de:	6078      	str	r0, [r7, #4]

	// Variable para hacer todo paso a paso
	uint32_t auxConfig = 0;
 80001e0:	2300      	movs	r3, #0
 80001e2:	60fb      	str	r3, [r7, #12]
	uint32_t auxPosition = 0;
 80001e4:	2300      	movs	r3, #0
 80001e6:	60bb      	str	r3, [r7, #8]

	// 1) Activar el periférico
	// Verificamos para GPIOA
	if (pGPIOHandler -> pGPIOx == GPIOA){
 80001e8:	687b      	ldr	r3, [r7, #4]
 80001ea:	681b      	ldr	r3, [r3, #0]
 80001ec:	4a88      	ldr	r2, [pc, #544]	; (8000410 <GPIO_Config+0x238>)
 80001ee:	4293      	cmp	r3, r2
 80001f0:	d106      	bne.n	8000200 <GPIO_Config+0x28>
		// Escribimos 1 (SET) en la posición correspondiente al GPIOA
		RCC -> AHB1ENR |= (RCC_AHB1ENR_GPIOAEN);
 80001f2:	4b88      	ldr	r3, [pc, #544]	; (8000414 <GPIO_Config+0x23c>)
 80001f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80001f6:	4a87      	ldr	r2, [pc, #540]	; (8000414 <GPIO_Config+0x23c>)
 80001f8:	f043 0301 	orr.w	r3, r3, #1
 80001fc:	6313      	str	r3, [r2, #48]	; 0x30
 80001fe:	e03a      	b.n	8000276 <GPIO_Config+0x9e>
	}
	// Verificamos para GPIOB
	else if (pGPIOHandler -> pGPIOx == GPIOB){
 8000200:	687b      	ldr	r3, [r7, #4]
 8000202:	681b      	ldr	r3, [r3, #0]
 8000204:	4a84      	ldr	r2, [pc, #528]	; (8000418 <GPIO_Config+0x240>)
 8000206:	4293      	cmp	r3, r2
 8000208:	d106      	bne.n	8000218 <GPIO_Config+0x40>
		// Escribimos 1 (SET) en la posición correspondiente al GPIOB
		RCC -> AHB1ENR |= (RCC_AHB1ENR_GPIOBEN);
 800020a:	4b82      	ldr	r3, [pc, #520]	; (8000414 <GPIO_Config+0x23c>)
 800020c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800020e:	4a81      	ldr	r2, [pc, #516]	; (8000414 <GPIO_Config+0x23c>)
 8000210:	f043 0302 	orr.w	r3, r3, #2
 8000214:	6313      	str	r3, [r2, #48]	; 0x30
 8000216:	e02e      	b.n	8000276 <GPIO_Config+0x9e>
	}
	// Verificamos para GPIOC
	else if (pGPIOHandler -> pGPIOx == GPIOC){
 8000218:	687b      	ldr	r3, [r7, #4]
 800021a:	681b      	ldr	r3, [r3, #0]
 800021c:	4a7f      	ldr	r2, [pc, #508]	; (800041c <GPIO_Config+0x244>)
 800021e:	4293      	cmp	r3, r2
 8000220:	d106      	bne.n	8000230 <GPIO_Config+0x58>
		// Escribimos 1 (SET) en la posición correspondiente al GPIOC
		RCC -> AHB1ENR |= (RCC_AHB1ENR_GPIOCEN);
 8000222:	4b7c      	ldr	r3, [pc, #496]	; (8000414 <GPIO_Config+0x23c>)
 8000224:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000226:	4a7b      	ldr	r2, [pc, #492]	; (8000414 <GPIO_Config+0x23c>)
 8000228:	f043 0304 	orr.w	r3, r3, #4
 800022c:	6313      	str	r3, [r2, #48]	; 0x30
 800022e:	e022      	b.n	8000276 <GPIO_Config+0x9e>
	}
	// Verificamos para GPIOD
	else if (pGPIOHandler -> pGPIOx == GPIOD){
 8000230:	687b      	ldr	r3, [r7, #4]
 8000232:	681b      	ldr	r3, [r3, #0]
 8000234:	4a7a      	ldr	r2, [pc, #488]	; (8000420 <GPIO_Config+0x248>)
 8000236:	4293      	cmp	r3, r2
 8000238:	d106      	bne.n	8000248 <GPIO_Config+0x70>
		// Escribimos 1 (SET) en la posición correspondiente al GPIOD
		RCC -> AHB1ENR |= (RCC_AHB1ENR_GPIODEN);
 800023a:	4b76      	ldr	r3, [pc, #472]	; (8000414 <GPIO_Config+0x23c>)
 800023c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800023e:	4a75      	ldr	r2, [pc, #468]	; (8000414 <GPIO_Config+0x23c>)
 8000240:	f043 0308 	orr.w	r3, r3, #8
 8000244:	6313      	str	r3, [r2, #48]	; 0x30
 8000246:	e016      	b.n	8000276 <GPIO_Config+0x9e>
	}
	// Verificamos para GPIOE
	else if (pGPIOHandler -> pGPIOx == GPIOE){
 8000248:	687b      	ldr	r3, [r7, #4]
 800024a:	681b      	ldr	r3, [r3, #0]
 800024c:	4a75      	ldr	r2, [pc, #468]	; (8000424 <GPIO_Config+0x24c>)
 800024e:	4293      	cmp	r3, r2
 8000250:	d106      	bne.n	8000260 <GPIO_Config+0x88>
		// Escribimos 1 (SET) en la posición correspondiente al GPIOE
		RCC -> AHB1ENR |= (RCC_AHB1ENR_GPIOEEN);
 8000252:	4b70      	ldr	r3, [pc, #448]	; (8000414 <GPIO_Config+0x23c>)
 8000254:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000256:	4a6f      	ldr	r2, [pc, #444]	; (8000414 <GPIO_Config+0x23c>)
 8000258:	f043 0310 	orr.w	r3, r3, #16
 800025c:	6313      	str	r3, [r2, #48]	; 0x30
 800025e:	e00a      	b.n	8000276 <GPIO_Config+0x9e>
	}
	// Verificamos para GPIOH
	else if (pGPIOHandler -> pGPIOx == GPIOH){
 8000260:	687b      	ldr	r3, [r7, #4]
 8000262:	681b      	ldr	r3, [r3, #0]
 8000264:	4a70      	ldr	r2, [pc, #448]	; (8000428 <GPIO_Config+0x250>)
 8000266:	4293      	cmp	r3, r2
 8000268:	d105      	bne.n	8000276 <GPIO_Config+0x9e>
		// Escribimos 1 (SET) en la posición correspondiente al GPIOH
		RCC -> AHB1ENR |= (RCC_AHB1ENR_GPIOHEN);
 800026a:	4b6a      	ldr	r3, [pc, #424]	; (8000414 <GPIO_Config+0x23c>)
 800026c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800026e:	4a69      	ldr	r2, [pc, #420]	; (8000414 <GPIO_Config+0x23c>)
 8000270:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000274:	6313      	str	r3, [r2, #48]	; 0x30
	// Después de activado, podemos comenzar a configurar.

	// 2) Configurando el registro GPIOx_MODER
	// Acá estamos leyendo la config, moviendo "PinNumber" veces hacia la izquierda ese valor (shift left)
	// y todo eso lo cargamos en la variable aux_Config
	auxConfig = (pGPIOHandler -> GPIO_PinConfig.GPIO_PinMode << 2 * pGPIOHandler -> GPIO_PinConfig.GPIO_PinNumber);
 8000276:	687b      	ldr	r3, [r7, #4]
 8000278:	795b      	ldrb	r3, [r3, #5]
 800027a:	461a      	mov	r2, r3
 800027c:	687b      	ldr	r3, [r7, #4]
 800027e:	791b      	ldrb	r3, [r3, #4]
 8000280:	005b      	lsls	r3, r3, #1
 8000282:	fa02 f303 	lsl.w	r3, r2, r3
 8000286:	60fb      	str	r3, [r7, #12]

	// Antes de cargar el nuevo valor, limpiamos los bits específicos de ese registro (debemos escribir 0b00)
	// para lo cual aplicamos una máscara y una operación bitwise AND
	pGPIOHandler -> pGPIOx -> MODER &= ~(0b11 << 2 * pGPIOHandler -> GPIO_PinConfig.GPIO_PinNumber);
 8000288:	687b      	ldr	r3, [r7, #4]
 800028a:	681b      	ldr	r3, [r3, #0]
 800028c:	681a      	ldr	r2, [r3, #0]
 800028e:	687b      	ldr	r3, [r7, #4]
 8000290:	791b      	ldrb	r3, [r3, #4]
 8000292:	005b      	lsls	r3, r3, #1
 8000294:	2103      	movs	r1, #3
 8000296:	fa01 f303 	lsl.w	r3, r1, r3
 800029a:	43db      	mvns	r3, r3
 800029c:	4619      	mov	r1, r3
 800029e:	687b      	ldr	r3, [r7, #4]
 80002a0:	681b      	ldr	r3, [r3, #0]
 80002a2:	400a      	ands	r2, r1
 80002a4:	601a      	str	r2, [r3, #0]

	// Cargamos a auxConfig en el registro MODER
	pGPIOHandler -> pGPIOx -> MODER |= auxConfig;
 80002a6:	687b      	ldr	r3, [r7, #4]
 80002a8:	681b      	ldr	r3, [r3, #0]
 80002aa:	6819      	ldr	r1, [r3, #0]
 80002ac:	687b      	ldr	r3, [r7, #4]
 80002ae:	681b      	ldr	r3, [r3, #0]
 80002b0:	68fa      	ldr	r2, [r7, #12]
 80002b2:	430a      	orrs	r2, r1
 80002b4:	601a      	str	r2, [r3, #0]

	// 3) Configurando el registro GPIOx_OTYPER
	// De nuevo, leemos y movemos el valor un número "PinNumber" de veces
	auxConfig = (pGPIOHandler -> GPIO_PinConfig.GPIO_PinOPType << pGPIOHandler -> GPIO_PinConfig.GPIO_PinNumber);
 80002b6:	687b      	ldr	r3, [r7, #4]
 80002b8:	7a1b      	ldrb	r3, [r3, #8]
 80002ba:	461a      	mov	r2, r3
 80002bc:	687b      	ldr	r3, [r7, #4]
 80002be:	791b      	ldrb	r3, [r3, #4]
 80002c0:	fa02 f303 	lsl.w	r3, r2, r3
 80002c4:	60fb      	str	r3, [r7, #12]

	// Limpiamos antes de cargar
	pGPIOHandler -> pGPIOx -> OTYPER &= ~(SET << pGPIOHandler -> GPIO_PinConfig.GPIO_PinNumber);
 80002c6:	687b      	ldr	r3, [r7, #4]
 80002c8:	681b      	ldr	r3, [r3, #0]
 80002ca:	685a      	ldr	r2, [r3, #4]
 80002cc:	687b      	ldr	r3, [r7, #4]
 80002ce:	791b      	ldrb	r3, [r3, #4]
 80002d0:	4619      	mov	r1, r3
 80002d2:	2301      	movs	r3, #1
 80002d4:	408b      	lsls	r3, r1
 80002d6:	43db      	mvns	r3, r3
 80002d8:	4619      	mov	r1, r3
 80002da:	687b      	ldr	r3, [r7, #4]
 80002dc:	681b      	ldr	r3, [r3, #0]
 80002de:	400a      	ands	r2, r1
 80002e0:	605a      	str	r2, [r3, #4]

	// Cargamos el resultado sobre el registro adecuado
	pGPIOHandler -> pGPIOx -> OTYPER |= auxConfig;
 80002e2:	687b      	ldr	r3, [r7, #4]
 80002e4:	681b      	ldr	r3, [r3, #0]
 80002e6:	6859      	ldr	r1, [r3, #4]
 80002e8:	687b      	ldr	r3, [r7, #4]
 80002ea:	681b      	ldr	r3, [r3, #0]
 80002ec:	68fa      	ldr	r2, [r7, #12]
 80002ee:	430a      	orrs	r2, r1
 80002f0:	605a      	str	r2, [r3, #4]

	// 4) Configurando ahora la velocidad
	auxConfig = (pGPIOHandler -> GPIO_PinConfig.GPIO_PinSpeed << 2*pGPIOHandler -> GPIO_PinConfig.GPIO_PinNumber);
 80002f2:	687b      	ldr	r3, [r7, #4]
 80002f4:	799b      	ldrb	r3, [r3, #6]
 80002f6:	461a      	mov	r2, r3
 80002f8:	687b      	ldr	r3, [r7, #4]
 80002fa:	791b      	ldrb	r3, [r3, #4]
 80002fc:	005b      	lsls	r3, r3, #1
 80002fe:	fa02 f303 	lsl.w	r3, r2, r3
 8000302:	60fb      	str	r3, [r7, #12]

	// Limpiando la posición antes de cargar la nueva configuración
	pGPIOHandler -> pGPIOx -> OSPEEDR &= ~(0b11 << 2*pGPIOHandler -> GPIO_PinConfig.GPIO_PinNumber);
 8000304:	687b      	ldr	r3, [r7, #4]
 8000306:	681b      	ldr	r3, [r3, #0]
 8000308:	689a      	ldr	r2, [r3, #8]
 800030a:	687b      	ldr	r3, [r7, #4]
 800030c:	791b      	ldrb	r3, [r3, #4]
 800030e:	005b      	lsls	r3, r3, #1
 8000310:	2103      	movs	r1, #3
 8000312:	fa01 f303 	lsl.w	r3, r1, r3
 8000316:	43db      	mvns	r3, r3
 8000318:	4619      	mov	r1, r3
 800031a:	687b      	ldr	r3, [r7, #4]
 800031c:	681b      	ldr	r3, [r3, #0]
 800031e:	400a      	ands	r2, r1
 8000320:	609a      	str	r2, [r3, #8]

	// Cargamos el resultado sobre el registro adecuado
	pGPIOHandler -> pGPIOx -> OSPEEDR |= auxConfig;
 8000322:	687b      	ldr	r3, [r7, #4]
 8000324:	681b      	ldr	r3, [r3, #0]
 8000326:	6899      	ldr	r1, [r3, #8]
 8000328:	687b      	ldr	r3, [r7, #4]
 800032a:	681b      	ldr	r3, [r3, #0]
 800032c:	68fa      	ldr	r2, [r7, #12]
 800032e:	430a      	orrs	r2, r1
 8000330:	609a      	str	r2, [r3, #8]

	// 5) Configurando si se desea pull-up, pull-down o flotante.
	auxConfig = (pGPIOHandler -> GPIO_PinConfig.GPIO_PinPuPdControl << 2*pGPIOHandler -> GPIO_PinConfig.GPIO_PinNumber);
 8000332:	687b      	ldr	r3, [r7, #4]
 8000334:	79db      	ldrb	r3, [r3, #7]
 8000336:	461a      	mov	r2, r3
 8000338:	687b      	ldr	r3, [r7, #4]
 800033a:	791b      	ldrb	r3, [r3, #4]
 800033c:	005b      	lsls	r3, r3, #1
 800033e:	fa02 f303 	lsl.w	r3, r2, r3
 8000342:	60fb      	str	r3, [r7, #12]

	// Limpiando la posición antes de cargar la nueva configuración
	pGPIOHandler -> pGPIOx -> PUPDR &= ~(0b11 << 2*pGPIOHandler -> GPIO_PinConfig.GPIO_PinNumber);
 8000344:	687b      	ldr	r3, [r7, #4]
 8000346:	681b      	ldr	r3, [r3, #0]
 8000348:	68da      	ldr	r2, [r3, #12]
 800034a:	687b      	ldr	r3, [r7, #4]
 800034c:	791b      	ldrb	r3, [r3, #4]
 800034e:	005b      	lsls	r3, r3, #1
 8000350:	2103      	movs	r1, #3
 8000352:	fa01 f303 	lsl.w	r3, r1, r3
 8000356:	43db      	mvns	r3, r3
 8000358:	4619      	mov	r1, r3
 800035a:	687b      	ldr	r3, [r7, #4]
 800035c:	681b      	ldr	r3, [r3, #0]
 800035e:	400a      	ands	r2, r1
 8000360:	60da      	str	r2, [r3, #12]

	// Cargamos el resultado sobre el registro adecuado
	pGPIOHandler -> pGPIOx -> PUPDR |= auxConfig;
 8000362:	687b      	ldr	r3, [r7, #4]
 8000364:	681b      	ldr	r3, [r3, #0]
 8000366:	68d9      	ldr	r1, [r3, #12]
 8000368:	687b      	ldr	r3, [r7, #4]
 800036a:	681b      	ldr	r3, [r3, #0]
 800036c:	68fa      	ldr	r2, [r7, #12]
 800036e:	430a      	orrs	r2, r1
 8000370:	60da      	str	r2, [r3, #12]

	// Esta es la parte para la configuración de las funciones alternativas... Se verá luego
	if (pGPIOHandler -> GPIO_PinConfig.GPIO_PinMode == GPIO_MODE_ALTFN){
 8000372:	687b      	ldr	r3, [r7, #4]
 8000374:	795b      	ldrb	r3, [r3, #5]
 8000376:	2b02      	cmp	r3, #2
 8000378:	d143      	bne.n	8000402 <GPIO_Config+0x22a>

		// Seleccionamos primero si se debe utilizar el registro bajo (AFRL) o el alto (AFRH)
		if (pGPIOHandler -> GPIO_PinConfig.GPIO_PinNumber < 8){
 800037a:	687b      	ldr	r3, [r7, #4]
 800037c:	791b      	ldrb	r3, [r3, #4]
 800037e:	2b07      	cmp	r3, #7
 8000380:	d81f      	bhi.n	80003c2 <GPIO_Config+0x1ea>
			// Estamos en el registro AFRL, que controla los pines del PIN_0 al PIN_7
			auxPosition = 4 * pGPIOHandler -> GPIO_PinConfig.GPIO_PinNumber;
 8000382:	687b      	ldr	r3, [r7, #4]
 8000384:	791b      	ldrb	r3, [r3, #4]
 8000386:	009b      	lsls	r3, r3, #2
 8000388:	60bb      	str	r3, [r7, #8]

			// Limpiamos primero la posición del registro que deseamos escribir a continuación
			pGPIOHandler -> pGPIOx -> AFR[0] &= ~(0b1111 << auxPosition);
 800038a:	687b      	ldr	r3, [r7, #4]
 800038c:	681b      	ldr	r3, [r3, #0]
 800038e:	6a1a      	ldr	r2, [r3, #32]
 8000390:	210f      	movs	r1, #15
 8000392:	68bb      	ldr	r3, [r7, #8]
 8000394:	fa01 f303 	lsl.w	r3, r1, r3
 8000398:	43db      	mvns	r3, r3
 800039a:	4619      	mov	r1, r3
 800039c:	687b      	ldr	r3, [r7, #4]
 800039e:	681b      	ldr	r3, [r3, #0]
 80003a0:	400a      	ands	r2, r1
 80003a2:	621a      	str	r2, [r3, #32]

			// Y escribimos el valor configurado en la posición seleccionada
			pGPIOHandler -> pGPIOx -> AFR[0] |= (pGPIOHandler -> GPIO_PinConfig.GPIO_PinAltFunMode << auxPosition);
 80003a4:	687b      	ldr	r3, [r7, #4]
 80003a6:	681b      	ldr	r3, [r3, #0]
 80003a8:	6a1a      	ldr	r2, [r3, #32]
 80003aa:	687b      	ldr	r3, [r7, #4]
 80003ac:	7a5b      	ldrb	r3, [r3, #9]
 80003ae:	4619      	mov	r1, r3
 80003b0:	68bb      	ldr	r3, [r7, #8]
 80003b2:	fa01 f303 	lsl.w	r3, r1, r3
 80003b6:	4619      	mov	r1, r3
 80003b8:	687b      	ldr	r3, [r7, #4]
 80003ba:	681b      	ldr	r3, [r3, #0]
 80003bc:	430a      	orrs	r2, r1
 80003be:	621a      	str	r2, [r3, #32]

			// Y escribimos el valor configurando en la posición seleccionada
			pGPIOHandler -> pGPIOx -> AFR[1] |= (pGPIOHandler -> GPIO_PinConfig.GPIO_PinAltFunMode << auxPosition);
		}
	}
} // Fin del GPIO_Config
 80003c0:	e01f      	b.n	8000402 <GPIO_Config+0x22a>
			auxPosition = 4 * (pGPIOHandler -> GPIO_PinConfig.GPIO_PinNumber -8);
 80003c2:	687b      	ldr	r3, [r7, #4]
 80003c4:	791b      	ldrb	r3, [r3, #4]
 80003c6:	3b08      	subs	r3, #8
 80003c8:	009b      	lsls	r3, r3, #2
 80003ca:	60bb      	str	r3, [r7, #8]
			pGPIOHandler -> pGPIOx -> AFR[1] &= ~(0b1111 << auxPosition);
 80003cc:	687b      	ldr	r3, [r7, #4]
 80003ce:	681b      	ldr	r3, [r3, #0]
 80003d0:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80003d2:	210f      	movs	r1, #15
 80003d4:	68bb      	ldr	r3, [r7, #8]
 80003d6:	fa01 f303 	lsl.w	r3, r1, r3
 80003da:	43db      	mvns	r3, r3
 80003dc:	4619      	mov	r1, r3
 80003de:	687b      	ldr	r3, [r7, #4]
 80003e0:	681b      	ldr	r3, [r3, #0]
 80003e2:	400a      	ands	r2, r1
 80003e4:	625a      	str	r2, [r3, #36]	; 0x24
			pGPIOHandler -> pGPIOx -> AFR[1] |= (pGPIOHandler -> GPIO_PinConfig.GPIO_PinAltFunMode << auxPosition);
 80003e6:	687b      	ldr	r3, [r7, #4]
 80003e8:	681b      	ldr	r3, [r3, #0]
 80003ea:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80003ec:	687b      	ldr	r3, [r7, #4]
 80003ee:	7a5b      	ldrb	r3, [r3, #9]
 80003f0:	4619      	mov	r1, r3
 80003f2:	68bb      	ldr	r3, [r7, #8]
 80003f4:	fa01 f303 	lsl.w	r3, r1, r3
 80003f8:	4619      	mov	r1, r3
 80003fa:	687b      	ldr	r3, [r7, #4]
 80003fc:	681b      	ldr	r3, [r3, #0]
 80003fe:	430a      	orrs	r2, r1
 8000400:	625a      	str	r2, [r3, #36]	; 0x24
} // Fin del GPIO_Config
 8000402:	bf00      	nop
 8000404:	3714      	adds	r7, #20
 8000406:	46bd      	mov	sp, r7
 8000408:	f85d 7b04 	ldr.w	r7, [sp], #4
 800040c:	4770      	bx	lr
 800040e:	bf00      	nop
 8000410:	40020000 	.word	0x40020000
 8000414:	40023800 	.word	0x40023800
 8000418:	40020400 	.word	0x40020400
 800041c:	40020800 	.word	0x40020800
 8000420:	40020c00 	.word	0x40020c00
 8000424:	40021000 	.word	0x40021000
 8000428:	40021c00 	.word	0x40021c00

0800042c <GPIO_WritePin>:
 *
 *
Función utilizada para cambiar de estado el pin entregado en el handler, asignando
el valor entregado en la variable newState
*/
void GPIO_WritePin (GPIO_Handler_t *pPinHandler, uint8_t newState){
 800042c:	b480      	push	{r7}
 800042e:	b083      	sub	sp, #12
 8000430:	af00      	add	r7, sp, #0
 8000432:	6078      	str	r0, [r7, #4]
 8000434:	460b      	mov	r3, r1
 8000436:	70fb      	strb	r3, [r7, #3]
	// Limpiamos la posición que deseamos
	// pPinHandler -> pGPIOx -> ODR &= ~(SET << pPinHandler -> GPIO_PinConfig.GPIO_PinNumber);
	if(newState == SET){
 8000438:	78fb      	ldrb	r3, [r7, #3]
 800043a:	2b01      	cmp	r3, #1
 800043c:	d10d      	bne.n	800045a <GPIO_WritePin+0x2e>
		// Trabajando con la parte baja del registro
		pPinHandler -> pGPIOx -> BSRR |= (SET << pPinHandler -> GPIO_PinConfig.GPIO_PinNumber);
 800043e:	687b      	ldr	r3, [r7, #4]
 8000440:	681b      	ldr	r3, [r3, #0]
 8000442:	699a      	ldr	r2, [r3, #24]
 8000444:	687b      	ldr	r3, [r7, #4]
 8000446:	791b      	ldrb	r3, [r3, #4]
 8000448:	4619      	mov	r1, r3
 800044a:	2301      	movs	r3, #1
 800044c:	408b      	lsls	r3, r1
 800044e:	4619      	mov	r1, r3
 8000450:	687b      	ldr	r3, [r7, #4]
 8000452:	681b      	ldr	r3, [r3, #0]
 8000454:	430a      	orrs	r2, r1
 8000456:	619a      	str	r2, [r3, #24]
	}
	else{
		// Trabajando con la parte alta del registro
		pPinHandler -> pGPIOx -> BSRR |= (SET << (pPinHandler -> GPIO_PinConfig.GPIO_PinNumber + 16));
	}
}
 8000458:	e00d      	b.n	8000476 <GPIO_WritePin+0x4a>
		pPinHandler -> pGPIOx -> BSRR |= (SET << (pPinHandler -> GPIO_PinConfig.GPIO_PinNumber + 16));
 800045a:	687b      	ldr	r3, [r7, #4]
 800045c:	681b      	ldr	r3, [r3, #0]
 800045e:	699a      	ldr	r2, [r3, #24]
 8000460:	687b      	ldr	r3, [r7, #4]
 8000462:	791b      	ldrb	r3, [r3, #4]
 8000464:	3310      	adds	r3, #16
 8000466:	2101      	movs	r1, #1
 8000468:	fa01 f303 	lsl.w	r3, r1, r3
 800046c:	4619      	mov	r1, r3
 800046e:	687b      	ldr	r3, [r7, #4]
 8000470:	681b      	ldr	r3, [r3, #0]
 8000472:	430a      	orrs	r2, r1
 8000474:	619a      	str	r2, [r3, #24]
}
 8000476:	bf00      	nop
 8000478:	370c      	adds	r7, #12
 800047a:	46bd      	mov	sp, r7
 800047c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000480:	4770      	bx	lr
	...

08000484 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000484:	b480      	push	{r7}
 8000486:	b083      	sub	sp, #12
 8000488:	af00      	add	r7, sp, #0
 800048a:	4603      	mov	r3, r0
 800048c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800048e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000492:	2b00      	cmp	r3, #0
 8000494:	db0b      	blt.n	80004ae <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000496:	79fb      	ldrb	r3, [r7, #7]
 8000498:	f003 021f 	and.w	r2, r3, #31
 800049c:	4907      	ldr	r1, [pc, #28]	; (80004bc <__NVIC_EnableIRQ+0x38>)
 800049e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80004a2:	095b      	lsrs	r3, r3, #5
 80004a4:	2001      	movs	r0, #1
 80004a6:	fa00 f202 	lsl.w	r2, r0, r2
 80004aa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80004ae:	bf00      	nop
 80004b0:	370c      	adds	r7, #12
 80004b2:	46bd      	mov	sp, r7
 80004b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004b8:	4770      	bx	lr
 80004ba:	bf00      	nop
 80004bc:	e000e100 	.word	0xe000e100

080004c0 <Timer_Config>:
 *
 * */

//NOTA: Hay que desactivar las interrupciones globales y luego volver a activarlas

void Timer_Config(TIMER_Handler_t *ptrTimerConfig){
 80004c0:	b580      	push	{r7, lr}
 80004c2:	b082      	sub	sp, #8
 80004c4:	af00      	add	r7, sp, #0
 80004c6:	6078      	str	r0, [r7, #4]
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80004c8:	b672      	cpsid	i
}
 80004ca:	bf00      	nop
	/* 0. Desactivamos las interrupciones globales */

	__disable_irq();

	/* 1. Activamos la señal de reloj para el periférico específico */
	if(ptrTimerConfig -> ptrTIMx == TIM2){
 80004cc:	687b      	ldr	r3, [r7, #4]
 80004ce:	681b      	ldr	r3, [r3, #0]
 80004d0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80004d4:	d106      	bne.n	80004e4 <Timer_Config+0x24>
		// Activamos la señal de reloj del TIM2
		RCC -> APB1ENR |= RCC_APB1ENR_TIM2EN;
 80004d6:	4b47      	ldr	r3, [pc, #284]	; (80005f4 <Timer_Config+0x134>)
 80004d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80004da:	4a46      	ldr	r2, [pc, #280]	; (80005f4 <Timer_Config+0x134>)
 80004dc:	f043 0301 	orr.w	r3, r3, #1
 80004e0:	6413      	str	r3, [r2, #64]	; 0x40
 80004e2:	e022      	b.n	800052a <Timer_Config+0x6a>

	}else if(ptrTimerConfig -> ptrTIMx == TIM3){
 80004e4:	687b      	ldr	r3, [r7, #4]
 80004e6:	681b      	ldr	r3, [r3, #0]
 80004e8:	4a43      	ldr	r2, [pc, #268]	; (80005f8 <Timer_Config+0x138>)
 80004ea:	4293      	cmp	r3, r2
 80004ec:	d106      	bne.n	80004fc <Timer_Config+0x3c>
		// Activamos la señal de reloj del TIM3
		RCC -> APB1ENR |= RCC_APB1ENR_TIM3EN;
 80004ee:	4b41      	ldr	r3, [pc, #260]	; (80005f4 <Timer_Config+0x134>)
 80004f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80004f2:	4a40      	ldr	r2, [pc, #256]	; (80005f4 <Timer_Config+0x134>)
 80004f4:	f043 0302 	orr.w	r3, r3, #2
 80004f8:	6413      	str	r3, [r2, #64]	; 0x40
 80004fa:	e016      	b.n	800052a <Timer_Config+0x6a>

	}else if(ptrTimerConfig -> ptrTIMx == TIM4){
 80004fc:	687b      	ldr	r3, [r7, #4]
 80004fe:	681b      	ldr	r3, [r3, #0]
 8000500:	4a3e      	ldr	r2, [pc, #248]	; (80005fc <Timer_Config+0x13c>)
 8000502:	4293      	cmp	r3, r2
 8000504:	d106      	bne.n	8000514 <Timer_Config+0x54>
		// Activamos la señal de reloj del TIM4
		RCC -> APB1ENR |= RCC_APB1ENR_TIM4EN;
 8000506:	4b3b      	ldr	r3, [pc, #236]	; (80005f4 <Timer_Config+0x134>)
 8000508:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800050a:	4a3a      	ldr	r2, [pc, #232]	; (80005f4 <Timer_Config+0x134>)
 800050c:	f043 0304 	orr.w	r3, r3, #4
 8000510:	6413      	str	r3, [r2, #64]	; 0x40
 8000512:	e00a      	b.n	800052a <Timer_Config+0x6a>

	}else if(ptrTimerConfig -> ptrTIMx == TIM5){
 8000514:	687b      	ldr	r3, [r7, #4]
 8000516:	681b      	ldr	r3, [r3, #0]
 8000518:	4a39      	ldr	r2, [pc, #228]	; (8000600 <Timer_Config+0x140>)
 800051a:	4293      	cmp	r3, r2
 800051c:	d105      	bne.n	800052a <Timer_Config+0x6a>
		// Activamos la señal de reloj del TIM5
		RCC -> APB1ENR |= RCC_APB1ENR_TIM5EN;
 800051e:	4b35      	ldr	r3, [pc, #212]	; (80005f4 <Timer_Config+0x134>)
 8000520:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000522:	4a34      	ldr	r2, [pc, #208]	; (80005f4 <Timer_Config+0x134>)
 8000524:	f043 0308 	orr.w	r3, r3, #8
 8000528:	6413      	str	r3, [r2, #64]	; 0x40
	}

	/* 2. Configuración del modo del timer (UP or DOWN) */

	if(ptrTimerConfig -> timerConfig.Timer_mode == TIMER_MODE_UP){
 800052a:	687b      	ldr	r3, [r7, #4]
 800052c:	791b      	ldrb	r3, [r3, #4]
 800052e:	2b00      	cmp	r3, #0
 8000530:	d10c      	bne.n	800054c <Timer_Config+0x8c>
		// Configuramos el timer en modo UP
		ptrTimerConfig -> ptrTIMx -> CR1 &= ~(TIM_CR1_DIR);
 8000532:	687b      	ldr	r3, [r7, #4]
 8000534:	681b      	ldr	r3, [r3, #0]
 8000536:	681a      	ldr	r2, [r3, #0]
 8000538:	687b      	ldr	r3, [r7, #4]
 800053a:	681b      	ldr	r3, [r3, #0]
 800053c:	f022 0210 	bic.w	r2, r2, #16
 8000540:	601a      	str	r2, [r3, #0]

		// Ponemos el contador (CNT) en cero.
		ptrTimerConfig -> ptrTIMx -> CNT = 0;
 8000542:	687b      	ldr	r3, [r7, #4]
 8000544:	681b      	ldr	r3, [r3, #0]
 8000546:	2200      	movs	r2, #0
 8000548:	625a      	str	r2, [r3, #36]	; 0x24
 800054a:	e00d      	b.n	8000568 <Timer_Config+0xa8>

	}
	else{
		// Configuramos el timer en modo DOWN
		ptrTimerConfig -> ptrTIMx -> CR1 |= ~(TIM_CR1_DIR);
 800054c:	687b      	ldr	r3, [r7, #4]
 800054e:	681b      	ldr	r3, [r3, #0]
 8000550:	681a      	ldr	r2, [r3, #0]
 8000552:	687b      	ldr	r3, [r7, #4]
 8000554:	681b      	ldr	r3, [r3, #0]
 8000556:	f062 0210 	orn	r2, r2, #16
 800055a:	601a      	str	r2, [r3, #0]

		// Ponemos en el contador (CNT) el valor del periodo
		ptrTimerConfig -> ptrTIMx -> CNT = ptrTimerConfig -> timerConfig.Timer_period -1;
 800055c:	687b      	ldr	r3, [r7, #4]
 800055e:	689a      	ldr	r2, [r3, #8]
 8000560:	687b      	ldr	r3, [r7, #4]
 8000562:	681b      	ldr	r3, [r3, #0]
 8000564:	3a01      	subs	r2, #1
 8000566:	625a      	str	r2, [r3, #36]	; 0x24
	}

	/* 3. Configuración del Prescaler */
	ptrTimerConfig -> ptrTIMx -> PSC = ptrTimerConfig -> timerConfig.Timer_speed -1;
 8000568:	687b      	ldr	r3, [r7, #4]
 800056a:	88db      	ldrh	r3, [r3, #6]
 800056c:	1e5a      	subs	r2, r3, #1
 800056e:	687b      	ldr	r3, [r7, #4]
 8000570:	681b      	ldr	r3, [r3, #0]
 8000572:	629a      	str	r2, [r3, #40]	; 0x28

	/* 4. Configuramos el periodo de las interrupciones */
	ptrTimerConfig -> ptrTIMx -> ARR = ptrTimerConfig -> timerConfig.Timer_period -1;
 8000574:	687b      	ldr	r3, [r7, #4]
 8000576:	689a      	ldr	r2, [r3, #8]
 8000578:	687b      	ldr	r3, [r7, #4]
 800057a:	681b      	ldr	r3, [r3, #0]
 800057c:	3a01      	subs	r2, #1
 800057e:	62da      	str	r2, [r3, #44]	; 0x2c

	/* 5. Activamos al timer para que comience a incrementarse  */
	ptrTimerConfig -> ptrTIMx -> CR1 |= TIM_CR1_CEN;
 8000580:	687b      	ldr	r3, [r7, #4]
 8000582:	681b      	ldr	r3, [r3, #0]
 8000584:	681a      	ldr	r2, [r3, #0]
 8000586:	687b      	ldr	r3, [r7, #4]
 8000588:	681b      	ldr	r3, [r3, #0]
 800058a:	f042 0201 	orr.w	r2, r2, #1
 800058e:	601a      	str	r2, [r3, #0]

	/* 6. Activamos la interrupción debida a un "update event" */
	ptrTimerConfig -> ptrTIMx -> DIER |= TIM_DIER_UIE;
 8000590:	687b      	ldr	r3, [r7, #4]
 8000592:	681b      	ldr	r3, [r3, #0]
 8000594:	68da      	ldr	r2, [r3, #12]
 8000596:	687b      	ldr	r3, [r7, #4]
 8000598:	681b      	ldr	r3, [r3, #0]
 800059a:	f042 0201 	orr.w	r2, r2, #1
 800059e:	60da      	str	r2, [r3, #12]

	/* 7. Activamos la señal de la interrupcuón en el NVIC */

	if(ptrTimerConfig -> ptrTIMx == TIM2){
 80005a0:	687b      	ldr	r3, [r7, #4]
 80005a2:	681b      	ldr	r3, [r3, #0]
 80005a4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80005a8:	d103      	bne.n	80005b2 <Timer_Config+0xf2>
		// Activamos la IRQ del TIM2
		__NVIC_EnableIRQ(TIM2_IRQn);
 80005aa:	201c      	movs	r0, #28
 80005ac:	f7ff ff6a 	bl	8000484 <__NVIC_EnableIRQ>
 80005b0:	e019      	b.n	80005e6 <Timer_Config+0x126>

	}else if(ptrTimerConfig -> ptrTIMx == TIM3){
 80005b2:	687b      	ldr	r3, [r7, #4]
 80005b4:	681b      	ldr	r3, [r3, #0]
 80005b6:	4a10      	ldr	r2, [pc, #64]	; (80005f8 <Timer_Config+0x138>)
 80005b8:	4293      	cmp	r3, r2
 80005ba:	d103      	bne.n	80005c4 <Timer_Config+0x104>
		// Activamos la IRQ del TIM3
		__NVIC_EnableIRQ(TIM3_IRQn);
 80005bc:	201d      	movs	r0, #29
 80005be:	f7ff ff61 	bl	8000484 <__NVIC_EnableIRQ>
 80005c2:	e010      	b.n	80005e6 <Timer_Config+0x126>

	}else if(ptrTimerConfig -> ptrTIMx == TIM4){
 80005c4:	687b      	ldr	r3, [r7, #4]
 80005c6:	681b      	ldr	r3, [r3, #0]
 80005c8:	4a0c      	ldr	r2, [pc, #48]	; (80005fc <Timer_Config+0x13c>)
 80005ca:	4293      	cmp	r3, r2
 80005cc:	d103      	bne.n	80005d6 <Timer_Config+0x116>
		// Activamos la IRQ del TIM4
		__NVIC_EnableIRQ(TIM4_IRQn);
 80005ce:	201e      	movs	r0, #30
 80005d0:	f7ff ff58 	bl	8000484 <__NVIC_EnableIRQ>
 80005d4:	e007      	b.n	80005e6 <Timer_Config+0x126>

	}else if(ptrTimerConfig -> ptrTIMx == TIM5){
 80005d6:	687b      	ldr	r3, [r7, #4]
 80005d8:	681b      	ldr	r3, [r3, #0]
 80005da:	4a09      	ldr	r2, [pc, #36]	; (8000600 <Timer_Config+0x140>)
 80005dc:	4293      	cmp	r3, r2
 80005de:	d102      	bne.n	80005e6 <Timer_Config+0x126>
		// Activamos la IRQ del TIM5
		__NVIC_EnableIRQ(TIM5_IRQn);
 80005e0:	2032      	movs	r0, #50	; 0x32
 80005e2:	f7ff ff4f 	bl	8000484 <__NVIC_EnableIRQ>
  __ASM volatile ("cpsie i" : : : "memory");
 80005e6:	b662      	cpsie	i
}
 80005e8:	bf00      	nop
	}


	/* 8. Activamos de nuevo todas las interrupciones. */
	__enable_irq();
}
 80005ea:	bf00      	nop
 80005ec:	3708      	adds	r7, #8
 80005ee:	46bd      	mov	sp, r7
 80005f0:	bd80      	pop	{r7, pc}
 80005f2:	bf00      	nop
 80005f4:	40023800 	.word	0x40023800
 80005f8:	40000400 	.word	0x40000400
 80005fc:	40000800 	.word	0x40000800
 8000600:	40000c00 	.word	0x40000c00

08000604 <Timer4_Callback>:
__attribute__((weak)) void Timer3_Callback(void){
	__NOP();
}

// Callback Timer4
__attribute__((weak)) void Timer4_Callback(void){
 8000604:	b480      	push	{r7}
 8000606:	af00      	add	r7, sp, #0
	__NOP();
 8000608:	bf00      	nop
}
 800060a:	bf00      	nop
 800060c:	46bd      	mov	sp, r7
 800060e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000612:	4770      	bx	lr

08000614 <Timer5_Callback>:

// Callback Timer5
__attribute__((weak)) void Timer5_Callback(void){
 8000614:	b480      	push	{r7}
 8000616:	af00      	add	r7, sp, #0
	__NOP();
 8000618:	bf00      	nop
}
 800061a:	bf00      	nop
 800061c:	46bd      	mov	sp, r7
 800061e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000622:	4770      	bx	lr

08000624 <TIM2_IRQHandler>:

// Hay que hacer dos cosas: 1) Atender la interrupción. 2) Llamamos al Callback
/* Rutina de atención a la interrupción del TIM2 */

void TIM2_IRQHandler(void){
 8000624:	b580      	push	{r7, lr}
 8000626:	af00      	add	r7, sp, #0
	TIM2 -> SR &= ~(TIM_SR_UIF);
 8000628:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800062c:	691b      	ldr	r3, [r3, #16]
 800062e:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000632:	f023 0301 	bic.w	r3, r3, #1
 8000636:	6113      	str	r3, [r2, #16]
	Timer2_Callback();
 8000638:	f000 fbc4 	bl	8000dc4 <Timer2_Callback>
}
 800063c:	bf00      	nop
 800063e:	bd80      	pop	{r7, pc}

08000640 <TIM3_IRQHandler>:

void TIM3_IRQHandler(void){
 8000640:	b580      	push	{r7, lr}
 8000642:	af00      	add	r7, sp, #0
	TIM3 -> SR &= ~(TIM_SR_UIF);
 8000644:	4b04      	ldr	r3, [pc, #16]	; (8000658 <TIM3_IRQHandler+0x18>)
 8000646:	691b      	ldr	r3, [r3, #16]
 8000648:	4a03      	ldr	r2, [pc, #12]	; (8000658 <TIM3_IRQHandler+0x18>)
 800064a:	f023 0301 	bic.w	r3, r3, #1
 800064e:	6113      	str	r3, [r2, #16]
	Timer3_Callback();
 8000650:	f000 fbca 	bl	8000de8 <Timer3_Callback>
}
 8000654:	bf00      	nop
 8000656:	bd80      	pop	{r7, pc}
 8000658:	40000400 	.word	0x40000400

0800065c <TIM4_IRQHandler>:

void TIM4_IRQHandler(void){
 800065c:	b580      	push	{r7, lr}
 800065e:	af00      	add	r7, sp, #0
	TIM4 -> SR &= ~(TIM_SR_UIF);
 8000660:	4b04      	ldr	r3, [pc, #16]	; (8000674 <TIM4_IRQHandler+0x18>)
 8000662:	691b      	ldr	r3, [r3, #16]
 8000664:	4a03      	ldr	r2, [pc, #12]	; (8000674 <TIM4_IRQHandler+0x18>)
 8000666:	f023 0301 	bic.w	r3, r3, #1
 800066a:	6113      	str	r3, [r2, #16]
	Timer4_Callback();
 800066c:	f7ff ffca 	bl	8000604 <Timer4_Callback>
}
 8000670:	bf00      	nop
 8000672:	bd80      	pop	{r7, pc}
 8000674:	40000800 	.word	0x40000800

08000678 <TIM5_IRQHandler>:

void TIM5_IRQHandler(void){
 8000678:	b580      	push	{r7, lr}
 800067a:	af00      	add	r7, sp, #0
	TIM5 -> SR &= ~(TIM_SR_UIF);
 800067c:	4b04      	ldr	r3, [pc, #16]	; (8000690 <TIM5_IRQHandler+0x18>)
 800067e:	691b      	ldr	r3, [r3, #16]
 8000680:	4a03      	ldr	r2, [pc, #12]	; (8000690 <TIM5_IRQHandler+0x18>)
 8000682:	f023 0301 	bic.w	r3, r3, #1
 8000686:	6113      	str	r3, [r2, #16]
	Timer5_Callback();
 8000688:	f7ff ffc4 	bl	8000614 <Timer5_Callback>
}
 800068c:	bf00      	nop
 800068e:	bd80      	pop	{r7, pc}
 8000690:	40000c00 	.word	0x40000c00

08000694 <__NVIC_EnableIRQ>:
{
 8000694:	b480      	push	{r7}
 8000696:	b083      	sub	sp, #12
 8000698:	af00      	add	r7, sp, #0
 800069a:	4603      	mov	r3, r0
 800069c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800069e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80006a2:	2b00      	cmp	r3, #0
 80006a4:	db0b      	blt.n	80006be <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80006a6:	79fb      	ldrb	r3, [r7, #7]
 80006a8:	f003 021f 	and.w	r2, r3, #31
 80006ac:	4907      	ldr	r1, [pc, #28]	; (80006cc <__NVIC_EnableIRQ+0x38>)
 80006ae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80006b2:	095b      	lsrs	r3, r3, #5
 80006b4:	2001      	movs	r0, #1
 80006b6:	fa00 f202 	lsl.w	r2, r0, r2
 80006ba:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 80006be:	bf00      	nop
 80006c0:	370c      	adds	r7, #12
 80006c2:	46bd      	mov	sp, r7
 80006c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006c8:	4770      	bx	lr
 80006ca:	bf00      	nop
 80006cc:	e000e100 	.word	0xe000e100

080006d0 <USART_Config>:
 * del periférico que se está utilizando.
 */

uint8_t data;

void USART_Config(USART_Handler_t *ptrUsartHandler){
 80006d0:	b580      	push	{r7, lr}
 80006d2:	b082      	sub	sp, #8
 80006d4:	af00      	add	r7, sp, #0
 80006d6:	6078      	str	r0, [r7, #4]
  __ASM volatile ("cpsid i" : : : "memory");
 80006d8:	b672      	cpsid	i
}
 80006da:	bf00      	nop

	/* 1. Activamos la señal de reloj que viene desde el bus al que pertenece el periférico.
	 * Lo debemos hacer para cada uno de las posibles opciones que tengamos (USART1, USART2, USART6)
	 */
	/*1.1 Configuramos el USART1*/
	if(ptrUsartHandler -> ptrUSARTx == USART1){
 80006dc:	687b      	ldr	r3, [r7, #4]
 80006de:	681b      	ldr	r3, [r3, #0]
 80006e0:	4a8c      	ldr	r2, [pc, #560]	; (8000914 <USART_Config+0x244>)
 80006e2:	4293      	cmp	r3, r2
 80006e4:	d106      	bne.n	80006f4 <USART_Config+0x24>
		// Escribimos 1 (SET) en la posición correspondiente al USART1
		RCC -> APB2ENR |= (RCC_APB2ENR_USART1EN);
 80006e6:	4b8c      	ldr	r3, [pc, #560]	; (8000918 <USART_Config+0x248>)
 80006e8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80006ea:	4a8b      	ldr	r2, [pc, #556]	; (8000918 <USART_Config+0x248>)
 80006ec:	f043 0310 	orr.w	r3, r3, #16
 80006f0:	6453      	str	r3, [r2, #68]	; 0x44
 80006f2:	e016      	b.n	8000722 <USART_Config+0x52>
	}
	/*1.2 Configuramos el USART2*/
	else if(ptrUsartHandler -> ptrUSARTx == USART2){
 80006f4:	687b      	ldr	r3, [r7, #4]
 80006f6:	681b      	ldr	r3, [r3, #0]
 80006f8:	4a88      	ldr	r2, [pc, #544]	; (800091c <USART_Config+0x24c>)
 80006fa:	4293      	cmp	r3, r2
 80006fc:	d106      	bne.n	800070c <USART_Config+0x3c>
		// Escribimos 1 (SET) en la posición correspondiente al USART1
		RCC -> APB1ENR |= (RCC_APB1ENR_USART2EN);
 80006fe:	4b86      	ldr	r3, [pc, #536]	; (8000918 <USART_Config+0x248>)
 8000700:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000702:	4a85      	ldr	r2, [pc, #532]	; (8000918 <USART_Config+0x248>)
 8000704:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000708:	6413      	str	r3, [r2, #64]	; 0x40
 800070a:	e00a      	b.n	8000722 <USART_Config+0x52>
	}
	/*1.3 Configuramos el USART6*/
	else if(ptrUsartHandler -> ptrUSARTx == USART6){
 800070c:	687b      	ldr	r3, [r7, #4]
 800070e:	681b      	ldr	r3, [r3, #0]
 8000710:	4a83      	ldr	r2, [pc, #524]	; (8000920 <USART_Config+0x250>)
 8000712:	4293      	cmp	r3, r2
 8000714:	d105      	bne.n	8000722 <USART_Config+0x52>
		// Escribimos 1 (SET) en la posición correspondiente al USART1
		RCC -> APB2ENR |= (RCC_APB2ENR_USART6EN);
 8000716:	4b80      	ldr	r3, [pc, #512]	; (8000918 <USART_Config+0x248>)
 8000718:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800071a:	4a7f      	ldr	r2, [pc, #508]	; (8000918 <USART_Config+0x248>)
 800071c:	f043 0320 	orr.w	r3, r3, #32
 8000720:	6453      	str	r3, [r2, #68]	; 0x44
	 * Configuramos el modo: only TX, only RX, o RXTX
	 * Por último activamos el modulo USART cuando todo está correctamente configurado
	 * */

	// 2.1 Comienzo por limpiar los registros, para cargar la configuración desde cero.
	ptrUsartHandler -> ptrUSARTx -> CR1 = 0;
 8000722:	687b      	ldr	r3, [r7, #4]
 8000724:	681b      	ldr	r3, [r3, #0]
 8000726:	2200      	movs	r2, #0
 8000728:	60da      	str	r2, [r3, #12]
	ptrUsartHandler -> ptrUSARTx -> CR2 = 0;
 800072a:	687b      	ldr	r3, [r7, #4]
 800072c:	681b      	ldr	r3, [r3, #0]
 800072e:	2200      	movs	r2, #0
 8000730:	611a      	str	r2, [r3, #16]

	// 2.2 Configuración del Parity:
	// Verificamos si el parity está activado o no
	if(ptrUsartHandler -> USART_Config.USART_parity != USART_PARITY_NONE){
 8000732:	687b      	ldr	r3, [r7, #4]
 8000734:	79db      	ldrb	r3, [r3, #7]
 8000736:	2b00      	cmp	r3, #0
 8000738:	d02b      	beq.n	8000792 <USART_Config+0xc2>

		// Verificamos si se ha seleccionado ODD or EVEN

		//Se selecciona EVEN
		if(ptrUsartHandler -> USART_Config.USART_parity == USART_PARITY_EVEN){
 800073a:	687b      	ldr	r3, [r7, #4]
 800073c:	79db      	ldrb	r3, [r3, #7]
 800073e:	2b02      	cmp	r3, #2
 8000740:	d113      	bne.n	800076a <USART_Config+0x9a>
			//Ponemos 0b0 en la posicion 9 del registo CR1 para escoger Even
			ptrUsartHandler -> ptrUSARTx -> CR1 &= ~(USART_CR1_PS);
 8000742:	687b      	ldr	r3, [r7, #4]
 8000744:	681b      	ldr	r3, [r3, #0]
 8000746:	68da      	ldr	r2, [r3, #12]
 8000748:	687b      	ldr	r3, [r7, #4]
 800074a:	681b      	ldr	r3, [r3, #0]
 800074c:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8000750:	60da      	str	r2, [r3, #12]

			// Además, se seleccionan 9 bits.
			ptrUsartHandler -> USART_Config.USART_datasize = USART_DATASIZE_9BIT;
 8000752:	687b      	ldr	r3, [r7, #4]
 8000754:	2201      	movs	r2, #1
 8000756:	719a      	strb	r2, [r3, #6]
			ptrUsartHandler -> ptrUSARTx -> CR1 |= (USART_CR1_M);
 8000758:	687b      	ldr	r3, [r7, #4]
 800075a:	681b      	ldr	r3, [r3, #0]
 800075c:	68da      	ldr	r2, [r3, #12]
 800075e:	687b      	ldr	r3, [r7, #4]
 8000760:	681b      	ldr	r3, [r3, #0]
 8000762:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8000766:	60da      	str	r2, [r3, #12]
 8000768:	e01b      	b.n	80007a2 <USART_Config+0xd2>
		}
		//Se selecciona ODD
		else{
			//Ponemos 0b1 en la posicion 9 del registo CR1 para escoger Even
			ptrUsartHandler -> ptrUSARTx -> CR1 |= (USART_CR1_PS);
 800076a:	687b      	ldr	r3, [r7, #4]
 800076c:	681b      	ldr	r3, [r3, #0]
 800076e:	68da      	ldr	r2, [r3, #12]
 8000770:	687b      	ldr	r3, [r7, #4]
 8000772:	681b      	ldr	r3, [r3, #0]
 8000774:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8000778:	60da      	str	r2, [r3, #12]

			// Además, se seleccionan 9 bits.
			ptrUsartHandler -> USART_Config.USART_datasize = USART_DATASIZE_9BIT;
 800077a:	687b      	ldr	r3, [r7, #4]
 800077c:	2201      	movs	r2, #1
 800077e:	719a      	strb	r2, [r3, #6]
			ptrUsartHandler -> ptrUSARTx -> CR1 |= (USART_CR1_M);
 8000780:	687b      	ldr	r3, [r7, #4]
 8000782:	681b      	ldr	r3, [r3, #0]
 8000784:	68da      	ldr	r2, [r3, #12]
 8000786:	687b      	ldr	r3, [r7, #4]
 8000788:	681b      	ldr	r3, [r3, #0]
 800078a:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800078e:	60da      	str	r2, [r3, #12]
 8000790:	e007      	b.n	80007a2 <USART_Config+0xd2>
		}
	}
	//No deseamos activar el parity-check
	else{
		//Ponemos 0b0 en la posicion 10 del registro CR1 para desactivar el Parity
		ptrUsartHandler -> ptrUSARTx -> CR1 &= ~(USART_CR1_PCE);
 8000792:	687b      	ldr	r3, [r7, #4]
 8000794:	681b      	ldr	r3, [r3, #0]
 8000796:	68da      	ldr	r2, [r3, #12]
 8000798:	687b      	ldr	r3, [r7, #4]
 800079a:	681b      	ldr	r3, [r3, #0]
 800079c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80007a0:	60da      	str	r2, [r3, #12]

	// 2.3 Configuramos el tamaño del dato:

	//Verificamos si va a ser de 8 o 9 bits

	if(ptrUsartHandler -> USART_Config.USART_datasize == USART_DATASIZE_8BIT){
 80007a2:	687b      	ldr	r3, [r7, #4]
 80007a4:	799b      	ldrb	r3, [r3, #6]
 80007a6:	2b00      	cmp	r3, #0
 80007a8:	d108      	bne.n	80007bc <USART_Config+0xec>
		//Ponemos 0b0 en la posicion 12 del registro CR1 para escoger 8 bits
		ptrUsartHandler -> ptrUSARTx -> CR1 &= ~(USART_CR1_M);
 80007aa:	687b      	ldr	r3, [r7, #4]
 80007ac:	681b      	ldr	r3, [r3, #0]
 80007ae:	68da      	ldr	r2, [r3, #12]
 80007b0:	687b      	ldr	r3, [r7, #4]
 80007b2:	681b      	ldr	r3, [r3, #0]
 80007b4:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80007b8:	60da      	str	r2, [r3, #12]
 80007ba:	e007      	b.n	80007cc <USART_Config+0xfc>
	}else{
		//Ponemos 0b1 en la posicion 12 del registro CR1 para escoger 9 bits
		ptrUsartHandler -> ptrUSARTx -> CR1 |= (USART_CR1_M);
 80007bc:	687b      	ldr	r3, [r7, #4]
 80007be:	681b      	ldr	r3, [r3, #0]
 80007c0:	68da      	ldr	r2, [r3, #12]
 80007c2:	687b      	ldr	r3, [r7, #4]
 80007c4:	681b      	ldr	r3, [r3, #0]
 80007c6:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80007ca:	60da      	str	r2, [r3, #12]
	}

	// 2.4 Configuramos los stop bits (SFR USART_CR2)

	switch(ptrUsartHandler -> USART_Config.USART_stopbits){
 80007cc:	687b      	ldr	r3, [r7, #4]
 80007ce:	7a1b      	ldrb	r3, [r3, #8]
 80007d0:	2b03      	cmp	r3, #3
 80007d2:	d847      	bhi.n	8000864 <USART_Config+0x194>
 80007d4:	a201      	add	r2, pc, #4	; (adr r2, 80007dc <USART_Config+0x10c>)
 80007d6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80007da:	bf00      	nop
 80007dc:	080007ed 	.word	0x080007ed
 80007e0:	080007ff 	.word	0x080007ff
 80007e4:	08000821 	.word	0x08000821
 80007e8:	08000843 	.word	0x08000843
	case USART_STOPBIT_1: {
		//Cargamos el valor 0b00 en los dos bits de STOP
		ptrUsartHandler -> ptrUSARTx -> CR2 &= ~(USART_CR2_STOP);
 80007ec:	687b      	ldr	r3, [r7, #4]
 80007ee:	681b      	ldr	r3, [r3, #0]
 80007f0:	691a      	ldr	r2, [r3, #16]
 80007f2:	687b      	ldr	r3, [r7, #4]
 80007f4:	681b      	ldr	r3, [r3, #0]
 80007f6:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 80007fa:	611a      	str	r2, [r3, #16]
		break;
 80007fc:	e03b      	b.n	8000876 <USART_Config+0x1a6>
	}
	case USART_STOPBIT_0_5:{
		//Limpiamos: cargamos el valor 0b00 en los dos bits de STOP
		ptrUsartHandler -> ptrUSARTx -> CR2 &= ~(USART_CR2_STOP);
 80007fe:	687b      	ldr	r3, [r7, #4]
 8000800:	681b      	ldr	r3, [r3, #0]
 8000802:	691a      	ldr	r2, [r3, #16]
 8000804:	687b      	ldr	r3, [r7, #4]
 8000806:	681b      	ldr	r3, [r3, #0]
 8000808:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 800080c:	611a      	str	r2, [r3, #16]

		// Cargamos el valor de 0b01 en los dos bits de STOP
		ptrUsartHandler -> ptrUSARTx -> CR2 |= (USART_CR2_STOP_0);
 800080e:	687b      	ldr	r3, [r7, #4]
 8000810:	681b      	ldr	r3, [r3, #0]
 8000812:	691a      	ldr	r2, [r3, #16]
 8000814:	687b      	ldr	r3, [r7, #4]
 8000816:	681b      	ldr	r3, [r3, #0]
 8000818:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800081c:	611a      	str	r2, [r3, #16]
		break;
 800081e:	e02a      	b.n	8000876 <USART_Config+0x1a6>
	}
	case USART_STOPBIT_2:{
		//Limpiamos: cargamos el valor 0b00 en los dos bits de STOP
		ptrUsartHandler -> ptrUSARTx -> CR2 &= ~(USART_CR2_STOP);
 8000820:	687b      	ldr	r3, [r7, #4]
 8000822:	681b      	ldr	r3, [r3, #0]
 8000824:	691a      	ldr	r2, [r3, #16]
 8000826:	687b      	ldr	r3, [r7, #4]
 8000828:	681b      	ldr	r3, [r3, #0]
 800082a:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 800082e:	611a      	str	r2, [r3, #16]

		// Cargamos el valor de 0b10 en los dos bits de STOP
		ptrUsartHandler -> ptrUSARTx -> CR2 |= (USART_CR2_STOP_1);
 8000830:	687b      	ldr	r3, [r7, #4]
 8000832:	681b      	ldr	r3, [r3, #0]
 8000834:	691a      	ldr	r2, [r3, #16]
 8000836:	687b      	ldr	r3, [r7, #4]
 8000838:	681b      	ldr	r3, [r3, #0]
 800083a:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800083e:	611a      	str	r2, [r3, #16]
		break;
 8000840:	e019      	b.n	8000876 <USART_Config+0x1a6>
	}
	case USART_STOPBIT_1_5: {
		//Limpiamos: cargamos el valor 0b00 en los dos bits de STOP
		ptrUsartHandler -> ptrUSARTx -> CR2 &= ~(USART_CR2_STOP);
 8000842:	687b      	ldr	r3, [r7, #4]
 8000844:	681b      	ldr	r3, [r3, #0]
 8000846:	691a      	ldr	r2, [r3, #16]
 8000848:	687b      	ldr	r3, [r7, #4]
 800084a:	681b      	ldr	r3, [r3, #0]
 800084c:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 8000850:	611a      	str	r2, [r3, #16]

		// Cargamos el valor de 0b11 en los dos bits de STOP
		ptrUsartHandler -> ptrUSARTx -> CR2 |= (USART_CR2_STOP);
 8000852:	687b      	ldr	r3, [r7, #4]
 8000854:	681b      	ldr	r3, [r3, #0]
 8000856:	691a      	ldr	r2, [r3, #16]
 8000858:	687b      	ldr	r3, [r7, #4]
 800085a:	681b      	ldr	r3, [r3, #0]
 800085c:	f442 5240 	orr.w	r2, r2, #12288	; 0x3000
 8000860:	611a      	str	r2, [r3, #16]
		break;
 8000862:	e008      	b.n	8000876 <USART_Config+0x1a6>
	}
	default:{
		//Cargamos el valor 0b00 en los dos bits de STOP
		ptrUsartHandler -> ptrUSARTx -> CR2 &= ~(USART_CR2_STOP);
 8000864:	687b      	ldr	r3, [r7, #4]
 8000866:	681b      	ldr	r3, [r3, #0]
 8000868:	691a      	ldr	r2, [r3, #16]
 800086a:	687b      	ldr	r3, [r7, #4]
 800086c:	681b      	ldr	r3, [r3, #0]
 800086e:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 8000872:	611a      	str	r2, [r3, #16]
		break;
 8000874:	bf00      	nop
	}
	}

	// 2.4 Configuración del Baudrate (SFR USART_BRR)
	// Ver tabla de valores (Tabla 75), Frec = 16MHz, overr = 0;
	if(ptrUsartHandler -> USART_Config.USART_baudrate == USART_BAUDRATE_9600){
 8000876:	687b      	ldr	r3, [r7, #4]
 8000878:	795b      	ldrb	r3, [r3, #5]
 800087a:	2b00      	cmp	r3, #0
 800087c:	d105      	bne.n	800088a <USART_Config+0x1ba>
		// El valor a cargar es 104.1875 -> Mantiza = 104, fraction = 0.1875
		// Mantiza = 104 = 0x68, fraction = 16 * 0.1875 = 3
		// Valor a cargar 0x683
		// Configurando el Baudrate generator para una velocidad de 9600bps
		ptrUsartHandler -> ptrUSARTx -> BRR = 0x0683;
 800087e:	687b      	ldr	r3, [r7, #4]
 8000880:	681b      	ldr	r3, [r3, #0]
 8000882:	f240 6283 	movw	r2, #1667	; 0x683
 8000886:	609a      	str	r2, [r3, #8]
 8000888:	e011      	b.n	80008ae <USART_Config+0x1de>
	}

	else if(ptrUsartHandler -> USART_Config.USART_baudrate == USART_BAUDRATE_19200){
 800088a:	687b      	ldr	r3, [r7, #4]
 800088c:	795b      	ldrb	r3, [r3, #5]
 800088e:	2b01      	cmp	r3, #1
 8000890:	d105      	bne.n	800089e <USART_Config+0x1ce>
		// El valor a cargar es 52.0625 -> Mantiza = 52, fraction = 0.0625
		// Mantiza = 52 = 0x34, fraction = 16 * 0.0625 = 1
		// Valor a cargar 0x0341
		// Configurando el Baudrate generator para una velocidad de 19200bps
		ptrUsartHandler -> ptrUSARTx -> BRR = 0x0341;
 8000892:	687b      	ldr	r3, [r7, #4]
 8000894:	681b      	ldr	r3, [r3, #0]
 8000896:	f240 3241 	movw	r2, #833	; 0x341
 800089a:	609a      	str	r2, [r3, #8]
 800089c:	e007      	b.n	80008ae <USART_Config+0x1de>
	}

	else if(ptrUsartHandler -> USART_Config.USART_baudrate == USART_BAUDRATE_115200){	//**************************************DUDAAAAAA
 800089e:	687b      	ldr	r3, [r7, #4]
 80008a0:	795b      	ldrb	r3, [r3, #5]
 80008a2:	2b02      	cmp	r3, #2
 80008a4:	d103      	bne.n	80008ae <USART_Config+0x1de>
		// El valor a cargar es 8.6875 -> Mantiza = 8, fraction = 0.6875
		// Mantiza = 8 = 0x8, fraction = 16 * 0.6875 = 11
		// Valor a cargar 0x0081
		// Configurando el Baudrate generator para una velocidad de 115200bps
		ptrUsartHandler -> ptrUSARTx -> BRR = 0x0081;
 80008a6:	687b      	ldr	r3, [r7, #4]
 80008a8:	681b      	ldr	r3, [r3, #0]
 80008aa:	2281      	movs	r2, #129	; 0x81
 80008ac:	609a      	str	r2, [r3, #8]
	}

	// 2.5 Configuramos el modo: TX only, RX only, RXTX, disable
	switch(ptrUsartHandler -> USART_Config.USART_mode){
 80008ae:	687b      	ldr	r3, [r7, #4]
 80008b0:	791b      	ldrb	r3, [r3, #4]
 80008b2:	2b03      	cmp	r3, #3
 80008b4:	d847      	bhi.n	8000946 <USART_Config+0x276>
 80008b6:	a201      	add	r2, pc, #4	; (adr r2, 80008bc <USART_Config+0x1ec>)
 80008b8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80008bc:	080008cd 	.word	0x080008cd
 80008c0:	080008df 	.word	0x080008df
 80008c4:	080008f1 	.word	0x080008f1
 80008c8:	08000925 	.word	0x08000925
	case USART_MODE_TX:
	{
		// Activamos la parte del sistema encargada de enviar
		//Cargamos el valor 0b1 en el bit TE
		ptrUsartHandler -> ptrUSARTx -> CR1 |= (USART_CR1_TE);
 80008cc:	687b      	ldr	r3, [r7, #4]
 80008ce:	681b      	ldr	r3, [r3, #0]
 80008d0:	68da      	ldr	r2, [r3, #12]
 80008d2:	687b      	ldr	r3, [r7, #4]
 80008d4:	681b      	ldr	r3, [r3, #0]
 80008d6:	f042 0208 	orr.w	r2, r2, #8
 80008da:	60da      	str	r2, [r3, #12]
		break;
 80008dc:	e044      	b.n	8000968 <USART_Config+0x298>
	}
	case USART_MODE_RX:
	{
		// Activamos la parte del sistema encargada de recibir
		//Cargamos el valor 0b1 en el bit RE
		ptrUsartHandler -> ptrUSARTx -> CR1 |= (USART_CR1_RE);
 80008de:	687b      	ldr	r3, [r7, #4]
 80008e0:	681b      	ldr	r3, [r3, #0]
 80008e2:	68da      	ldr	r2, [r3, #12]
 80008e4:	687b      	ldr	r3, [r7, #4]
 80008e6:	681b      	ldr	r3, [r3, #0]
 80008e8:	f042 0204 	orr.w	r2, r2, #4
 80008ec:	60da      	str	r2, [r3, #12]
		break;
 80008ee:	e03b      	b.n	8000968 <USART_Config+0x298>
	}
	case USART_MODE_RXTX:
	{
		// Activamos ambas partes, tanto transmisión como recepción
		//Cargamos el valor 0b1 en el bit TE y RE respectivamente
		ptrUsartHandler -> ptrUSARTx -> CR1 |= (USART_CR1_TE);
 80008f0:	687b      	ldr	r3, [r7, #4]
 80008f2:	681b      	ldr	r3, [r3, #0]
 80008f4:	68da      	ldr	r2, [r3, #12]
 80008f6:	687b      	ldr	r3, [r7, #4]
 80008f8:	681b      	ldr	r3, [r3, #0]
 80008fa:	f042 0208 	orr.w	r2, r2, #8
 80008fe:	60da      	str	r2, [r3, #12]
		ptrUsartHandler -> ptrUSARTx -> CR1 |= (USART_CR1_RE);
 8000900:	687b      	ldr	r3, [r7, #4]
 8000902:	681b      	ldr	r3, [r3, #0]
 8000904:	68da      	ldr	r2, [r3, #12]
 8000906:	687b      	ldr	r3, [r7, #4]
 8000908:	681b      	ldr	r3, [r3, #0]
 800090a:	f042 0204 	orr.w	r2, r2, #4
 800090e:	60da      	str	r2, [r3, #12]
		break;
 8000910:	e02a      	b.n	8000968 <USART_Config+0x298>
 8000912:	bf00      	nop
 8000914:	40011000 	.word	0x40011000
 8000918:	40023800 	.word	0x40023800
 800091c:	40004400 	.word	0x40004400
 8000920:	40011400 	.word	0x40011400
	}
	case USART_MODE_DISABLE:
	{
		// Desactivamos ambos canales
		//Cargamos el valor 0b0 en el bit TE y RE respectivamente
		ptrUsartHandler -> ptrUSARTx -> CR1 &= ~(USART_CR1_TE);
 8000924:	687b      	ldr	r3, [r7, #4]
 8000926:	681b      	ldr	r3, [r3, #0]
 8000928:	68da      	ldr	r2, [r3, #12]
 800092a:	687b      	ldr	r3, [r7, #4]
 800092c:	681b      	ldr	r3, [r3, #0]
 800092e:	f022 0208 	bic.w	r2, r2, #8
 8000932:	60da      	str	r2, [r3, #12]
		ptrUsartHandler -> ptrUSARTx -> CR1 &= ~(USART_CR1_RE);
 8000934:	687b      	ldr	r3, [r7, #4]
 8000936:	681b      	ldr	r3, [r3, #0]
 8000938:	68da      	ldr	r2, [r3, #12]
 800093a:	687b      	ldr	r3, [r7, #4]
 800093c:	681b      	ldr	r3, [r3, #0]
 800093e:	f022 0204 	bic.w	r2, r2, #4
 8000942:	60da      	str	r2, [r3, #12]
		break;
 8000944:	e010      	b.n	8000968 <USART_Config+0x298>
	}
	default:
	{
		// Actuando por defecto, desactivamos ambos canales
		//Cargamos el valor 0b0 en el bit TE y RE respectivamente
		ptrUsartHandler -> ptrUSARTx -> CR1 &= ~(USART_CR1_TE);
 8000946:	687b      	ldr	r3, [r7, #4]
 8000948:	681b      	ldr	r3, [r3, #0]
 800094a:	68da      	ldr	r2, [r3, #12]
 800094c:	687b      	ldr	r3, [r7, #4]
 800094e:	681b      	ldr	r3, [r3, #0]
 8000950:	f022 0208 	bic.w	r2, r2, #8
 8000954:	60da      	str	r2, [r3, #12]
		ptrUsartHandler -> ptrUSARTx -> CR1 &= ~(USART_CR1_RE);
 8000956:	687b      	ldr	r3, [r7, #4]
 8000958:	681b      	ldr	r3, [r3, #0]
 800095a:	68da      	ldr	r2, [r3, #12]
 800095c:	687b      	ldr	r3, [r7, #4]
 800095e:	681b      	ldr	r3, [r3, #0]
 8000960:	f022 0204 	bic.w	r2, r2, #4
 8000964:	60da      	str	r2, [r3, #12]
		break;
 8000966:	bf00      	nop
	}
	}

	// 2.6 Activamos el modulo serial.

	if(ptrUsartHandler -> USART_Config.USART_mode != USART_MODE_DISABLE){
 8000968:	687b      	ldr	r3, [r7, #4]
 800096a:	791b      	ldrb	r3, [r3, #4]
 800096c:	2b03      	cmp	r3, #3
 800096e:	d007      	beq.n	8000980 <USART_Config+0x2b0>
		//Cargamos el valor de 0b1 en el bit UE
		ptrUsartHandler -> ptrUSARTx -> CR1 |= (USART_CR1_UE);
 8000970:	687b      	ldr	r3, [r7, #4]
 8000972:	681b      	ldr	r3, [r3, #0]
 8000974:	68da      	ldr	r2, [r3, #12]
 8000976:	687b      	ldr	r3, [r7, #4]
 8000978:	681b      	ldr	r3, [r3, #0]
 800097a:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800097e:	60da      	str	r2, [r3, #12]
	}

	// 3. Activamos la interrupción para el USART

	switch(ptrUsartHandler -> USART_Config.USART_interrupt){
 8000980:	687b      	ldr	r3, [r7, #4]
 8000982:	7a5b      	ldrb	r3, [r3, #9]
 8000984:	2b03      	cmp	r3, #3
 8000986:	d82f      	bhi.n	80009e8 <USART_Config+0x318>
 8000988:	a201      	add	r2, pc, #4	; (adr r2, 8000990 <USART_Config+0x2c0>)
 800098a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800098e:	bf00      	nop
 8000990:	080009a1 	.word	0x080009a1
 8000994:	080009b3 	.word	0x080009b3
 8000998:	080009c5 	.word	0x080009c5
 800099c:	080009d7 	.word	0x080009d7
	// Analizamos los
	case USART_INTERRUPT_RX_ENABLE:
	{
		// Permitimos que se levante la bandera RX
		ptrUsartHandler -> ptrUSARTx -> CR1 |= (USART_CR1_RXNEIE);
 80009a0:	687b      	ldr	r3, [r7, #4]
 80009a2:	681b      	ldr	r3, [r3, #0]
 80009a4:	68da      	ldr	r2, [r3, #12]
 80009a6:	687b      	ldr	r3, [r7, #4]
 80009a8:	681b      	ldr	r3, [r3, #0]
 80009aa:	f042 0220 	orr.w	r2, r2, #32
 80009ae:	60da      	str	r2, [r3, #12]
		break;
 80009b0:	e02b      	b.n	8000a0a <USART_Config+0x33a>
	}
	case USART_INTERRUPT_RX_DISABLE:
	{
		// NO Permitimos que se levante la bandera RX
		ptrUsartHandler -> ptrUSARTx -> CR1 &= ~(USART_CR1_RXNEIE);
 80009b2:	687b      	ldr	r3, [r7, #4]
 80009b4:	681b      	ldr	r3, [r3, #0]
 80009b6:	68da      	ldr	r2, [r3, #12]
 80009b8:	687b      	ldr	r3, [r7, #4]
 80009ba:	681b      	ldr	r3, [r3, #0]
 80009bc:	f022 0220 	bic.w	r2, r2, #32
 80009c0:	60da      	str	r2, [r3, #12]
		break;
 80009c2:	e022      	b.n	8000a0a <USART_Config+0x33a>
	}
	case USART_INTERRUPT_TX_ENABLE:
	{
		// NO permitimos que se levante la bandera TX
		ptrUsartHandler -> ptrUSARTx -> CR1 &= ~(USART_CR1_TXEIE);
 80009c4:	687b      	ldr	r3, [r7, #4]
 80009c6:	681b      	ldr	r3, [r3, #0]
 80009c8:	68da      	ldr	r2, [r3, #12]
 80009ca:	687b      	ldr	r3, [r7, #4]
 80009cc:	681b      	ldr	r3, [r3, #0]
 80009ce:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80009d2:	60da      	str	r2, [r3, #12]
		break;
 80009d4:	e019      	b.n	8000a0a <USART_Config+0x33a>

	}
	case USART_INTERRUPT_TX_DISABLE:
	{
		// NO permitimos que se levante la bandera TX
		ptrUsartHandler -> ptrUSARTx -> CR1 &= ~(USART_CR1_TXEIE);
 80009d6:	687b      	ldr	r3, [r7, #4]
 80009d8:	681b      	ldr	r3, [r3, #0]
 80009da:	68da      	ldr	r2, [r3, #12]
 80009dc:	687b      	ldr	r3, [r7, #4]
 80009de:	681b      	ldr	r3, [r3, #0]
 80009e0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80009e4:	60da      	str	r2, [r3, #12]
		break;
 80009e6:	e010      	b.n	8000a0a <USART_Config+0x33a>

	}
	default:
	{
		// NO Permitimos que se levante la bandera RX
		ptrUsartHandler -> ptrUSARTx -> CR1 &= ~(USART_CR1_RXNEIE);
 80009e8:	687b      	ldr	r3, [r7, #4]
 80009ea:	681b      	ldr	r3, [r3, #0]
 80009ec:	68da      	ldr	r2, [r3, #12]
 80009ee:	687b      	ldr	r3, [r7, #4]
 80009f0:	681b      	ldr	r3, [r3, #0]
 80009f2:	f022 0220 	bic.w	r2, r2, #32
 80009f6:	60da      	str	r2, [r3, #12]
		// NO permitimos que se levante la bandera TX
		ptrUsartHandler -> ptrUSARTx -> CR1 &= ~(USART_CR1_TXEIE);
 80009f8:	687b      	ldr	r3, [r7, #4]
 80009fa:	681b      	ldr	r3, [r3, #0]
 80009fc:	68da      	ldr	r2, [r3, #12]
 80009fe:	687b      	ldr	r3, [r7, #4]
 8000a00:	681b      	ldr	r3, [r3, #0]
 8000a02:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8000a06:	60da      	str	r2, [r3, #12]
		break;
 8000a08:	bf00      	nop
	// NO permitimos que se levante la bandera TX
	ptrUsartHandler -> ptrUSARTx -> CR1 &= ~(USART_CR1_TXEIE);
*/
	// 4. Activamos la señal de la interrupción en el NVIC

	if((ptrUsartHandler -> USART_Config.USART_interrupt == USART_INTERRUPT_RX_ENABLE) | (ptrUsartHandler -> USART_Config.USART_interrupt == USART_INTERRUPT_TX_ENABLE))
 8000a0a:	687b      	ldr	r3, [r7, #4]
 8000a0c:	7a5b      	ldrb	r3, [r3, #9]
 8000a0e:	2b00      	cmp	r3, #0
 8000a10:	bf0c      	ite	eq
 8000a12:	2301      	moveq	r3, #1
 8000a14:	2300      	movne	r3, #0
 8000a16:	b2da      	uxtb	r2, r3
 8000a18:	687b      	ldr	r3, [r7, #4]
 8000a1a:	7a5b      	ldrb	r3, [r3, #9]
 8000a1c:	2b02      	cmp	r3, #2
 8000a1e:	bf0c      	ite	eq
 8000a20:	2301      	moveq	r3, #1
 8000a22:	2300      	movne	r3, #0
 8000a24:	b2db      	uxtb	r3, r3
 8000a26:	4313      	orrs	r3, r2
 8000a28:	b2db      	uxtb	r3, r3
 8000a2a:	2b00      	cmp	r3, #0
 8000a2c:	d019      	beq.n	8000a62 <USART_Config+0x392>
	{

		if(ptrUsartHandler -> ptrUSARTx == USART1){
 8000a2e:	687b      	ldr	r3, [r7, #4]
 8000a30:	681b      	ldr	r3, [r3, #0]
 8000a32:	4a0f      	ldr	r2, [pc, #60]	; (8000a70 <USART_Config+0x3a0>)
 8000a34:	4293      	cmp	r3, r2
 8000a36:	d103      	bne.n	8000a40 <USART_Config+0x370>
			// Activamos la IRQ del USART1
			__NVIC_EnableIRQ(USART1_IRQn);
 8000a38:	2025      	movs	r0, #37	; 0x25
 8000a3a:	f7ff fe2b 	bl	8000694 <__NVIC_EnableIRQ>
 8000a3e:	e010      	b.n	8000a62 <USART_Config+0x392>

		}else if(ptrUsartHandler -> ptrUSARTx == USART2){
 8000a40:	687b      	ldr	r3, [r7, #4]
 8000a42:	681b      	ldr	r3, [r3, #0]
 8000a44:	4a0b      	ldr	r2, [pc, #44]	; (8000a74 <USART_Config+0x3a4>)
 8000a46:	4293      	cmp	r3, r2
 8000a48:	d103      	bne.n	8000a52 <USART_Config+0x382>
			// Activamos la IRQ del USART2
			__NVIC_EnableIRQ(USART2_IRQn);
 8000a4a:	2026      	movs	r0, #38	; 0x26
 8000a4c:	f7ff fe22 	bl	8000694 <__NVIC_EnableIRQ>
 8000a50:	e007      	b.n	8000a62 <USART_Config+0x392>

		}else if(ptrUsartHandler -> ptrUSARTx == USART6){
 8000a52:	687b      	ldr	r3, [r7, #4]
 8000a54:	681b      	ldr	r3, [r3, #0]
 8000a56:	4a08      	ldr	r2, [pc, #32]	; (8000a78 <USART_Config+0x3a8>)
 8000a58:	4293      	cmp	r3, r2
 8000a5a:	d102      	bne.n	8000a62 <USART_Config+0x392>
			// Activamos la IRQ del USART6
			__NVIC_EnableIRQ(USART6_IRQn);
 8000a5c:	2047      	movs	r0, #71	; 0x47
 8000a5e:	f7ff fe19 	bl	8000694 <__NVIC_EnableIRQ>
  __ASM volatile ("cpsie i" : : : "memory");
 8000a62:	b662      	cpsie	i
}
 8000a64:	bf00      	nop
		}

	// 5. Activamos de nuevo todas las interrupciones

	__enable_irq();
}
 8000a66:	bf00      	nop
 8000a68:	3708      	adds	r7, #8
 8000a6a:	46bd      	mov	sp, r7
 8000a6c:	bd80      	pop	{r7, pc}
 8000a6e:	bf00      	nop
 8000a70:	40011000 	.word	0x40011000
 8000a74:	40004400 	.word	0x40004400
 8000a78:	40011400 	.word	0x40011400

08000a7c <USART1_Callback>:

//**********//  CallBacks //**********//

// Callback USART1
__attribute__((weak)) void USART1_Callback(void){
 8000a7c:	b480      	push	{r7}
 8000a7e:	af00      	add	r7, sp, #0
	__NOP();
 8000a80:	bf00      	nop
}
 8000a82:	bf00      	nop
 8000a84:	46bd      	mov	sp, r7
 8000a86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a8a:	4770      	bx	lr

08000a8c <USART6_Callback>:
__attribute__((weak)) void USART2_Callback(void){
	__NOP();
}

// Callback USART6
__attribute__((weak)) void USART6_Callback(void){
 8000a8c:	b480      	push	{r7}
 8000a8e:	af00      	add	r7, sp, #0
	__NOP();
 8000a90:	bf00      	nop
}
 8000a92:	bf00      	nop
 8000a94:	46bd      	mov	sp, r7
 8000a96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a9a:	4770      	bx	lr

08000a9c <USART1_IRQHandler>:

// Hay que hacer dos cosas: 1) Atender la interrupción. 2) Llamamos al Callback
/* Rutina de atención a la interrupción del USART */

void USART1_IRQHandler(void){
 8000a9c:	b580      	push	{r7, lr}
 8000a9e:	af00      	add	r7, sp, #0

	USART1 -> SR &= ~(USART_SR_RXNE);		// Bajamos la bandera manualmente
 8000aa0:	4b04      	ldr	r3, [pc, #16]	; (8000ab4 <USART1_IRQHandler+0x18>)
 8000aa2:	681b      	ldr	r3, [r3, #0]
 8000aa4:	4a03      	ldr	r2, [pc, #12]	; (8000ab4 <USART1_IRQHandler+0x18>)
 8000aa6:	f023 0320 	bic.w	r3, r3, #32
 8000aaa:	6013      	str	r3, [r2, #0]

	USART1_Callback();
 8000aac:	f7ff ffe6 	bl	8000a7c <USART1_Callback>
}
 8000ab0:	bf00      	nop
 8000ab2:	bd80      	pop	{r7, pc}
 8000ab4:	40011000 	.word	0x40011000

08000ab8 <USART2_IRQHandler>:

void USART2_IRQHandler(void){
 8000ab8:	b580      	push	{r7, lr}
 8000aba:	af00      	add	r7, sp, #0
	USART2 -> SR &= ~(USART_SR_RXNE);		// Desactivamos la bandera manualmente para el RX
 8000abc:	4b07      	ldr	r3, [pc, #28]	; (8000adc <USART2_IRQHandler+0x24>)
 8000abe:	681b      	ldr	r3, [r3, #0]
 8000ac0:	4a06      	ldr	r2, [pc, #24]	; (8000adc <USART2_IRQHandler+0x24>)
 8000ac2:	f023 0320 	bic.w	r3, r3, #32
 8000ac6:	6013      	str	r3, [r2, #0]

	data = (USART2 -> DR);
 8000ac8:	4b04      	ldr	r3, [pc, #16]	; (8000adc <USART2_IRQHandler+0x24>)
 8000aca:	685b      	ldr	r3, [r3, #4]
 8000acc:	b2da      	uxtb	r2, r3
 8000ace:	4b04      	ldr	r3, [pc, #16]	; (8000ae0 <USART2_IRQHandler+0x28>)
 8000ad0:	701a      	strb	r2, [r3, #0]

	USART2_Callback();
 8000ad2:	f000 f99b 	bl	8000e0c <USART2_Callback>

	//USART2 -> SR &= ~(USART_SR_TXE);		// Desactivamos la bandera para el TX
}
 8000ad6:	bf00      	nop
 8000ad8:	bd80      	pop	{r7, pc}
 8000ada:	bf00      	nop
 8000adc:	40004400 	.word	0x40004400
 8000ae0:	20000020 	.word	0x20000020

08000ae4 <USART6_IRQHandler>:

void USART6_IRQHandler(void){
 8000ae4:	b580      	push	{r7, lr}
 8000ae6:	af00      	add	r7, sp, #0
	USART6 -> SR &= ~(USART_SR_RXNE);
 8000ae8:	4b04      	ldr	r3, [pc, #16]	; (8000afc <USART6_IRQHandler+0x18>)
 8000aea:	681b      	ldr	r3, [r3, #0]
 8000aec:	4a03      	ldr	r2, [pc, #12]	; (8000afc <USART6_IRQHandler+0x18>)
 8000aee:	f023 0320 	bic.w	r3, r3, #32
 8000af2:	6013      	str	r3, [r2, #0]
	USART6_Callback();
 8000af4:	f7ff ffca 	bl	8000a8c <USART6_Callback>
}
 8000af8:	bf00      	nop
 8000afa:	bd80      	pop	{r7, pc}
 8000afc:	40011400 	.word	0x40011400

08000b00 <returnData>:
	dataToRead = ((char) (ptrUsartHandler -> ptrUSARTx -> DR));
	return dataToRead;

}

uint8_t returnData(void){
 8000b00:	b480      	push	{r7}
 8000b02:	af00      	add	r7, sp, #0

	return data;				// Devolvemos el valor
 8000b04:	4b03      	ldr	r3, [pc, #12]	; (8000b14 <returnData+0x14>)
 8000b06:	781b      	ldrb	r3, [r3, #0]
}
 8000b08:	4618      	mov	r0, r3
 8000b0a:	46bd      	mov	sp, r7
 8000b0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b10:	4770      	bx	lr
 8000b12:	bf00      	nop
 8000b14:	20000020 	.word	0x20000020

08000b18 <__NVIC_EnableIRQ>:
{
 8000b18:	b480      	push	{r7}
 8000b1a:	b083      	sub	sp, #12
 8000b1c:	af00      	add	r7, sp, #0
 8000b1e:	4603      	mov	r3, r0
 8000b20:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000b22:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000b26:	2b00      	cmp	r3, #0
 8000b28:	db0b      	blt.n	8000b42 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000b2a:	79fb      	ldrb	r3, [r7, #7]
 8000b2c:	f003 021f 	and.w	r2, r3, #31
 8000b30:	4907      	ldr	r1, [pc, #28]	; (8000b50 <__NVIC_EnableIRQ+0x38>)
 8000b32:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000b36:	095b      	lsrs	r3, r3, #5
 8000b38:	2001      	movs	r0, #1
 8000b3a:	fa00 f202 	lsl.w	r2, r0, r2
 8000b3e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8000b42:	bf00      	nop
 8000b44:	370c      	adds	r7, #12
 8000b46:	46bd      	mov	sp, r7
 8000b48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b4c:	4770      	bx	lr
 8000b4e:	bf00      	nop
 8000b50:	e000e100 	.word	0xe000e100

08000b54 <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8000b54:	b480      	push	{r7}
 8000b56:	b083      	sub	sp, #12
 8000b58:	af00      	add	r7, sp, #0
 8000b5a:	4603      	mov	r3, r0
 8000b5c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000b5e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000b62:	2b00      	cmp	r3, #0
 8000b64:	db12      	blt.n	8000b8c <__NVIC_DisableIRQ+0x38>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000b66:	79fb      	ldrb	r3, [r7, #7]
 8000b68:	f003 021f 	and.w	r2, r3, #31
 8000b6c:	490a      	ldr	r1, [pc, #40]	; (8000b98 <__NVIC_DisableIRQ+0x44>)
 8000b6e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000b72:	095b      	lsrs	r3, r3, #5
 8000b74:	2001      	movs	r0, #1
 8000b76:	fa00 f202 	lsl.w	r2, r0, r2
 8000b7a:	3320      	adds	r3, #32
 8000b7c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8000b80:	f3bf 8f4f 	dsb	sy
}
 8000b84:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8000b86:	f3bf 8f6f 	isb	sy
}
 8000b8a:	bf00      	nop
    __DSB();
    __ISB();
  }
}
 8000b8c:	bf00      	nop
 8000b8e:	370c      	adds	r7, #12
 8000b90:	46bd      	mov	sp, r7
 8000b92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b96:	4770      	bx	lr
 8000b98:	e000e100 	.word	0xe000e100

08000b9c <main>:
void initSystem(void);
void LEDConfig(void);

// *************** // MAIN // *************** //
int main(void)
{
 8000b9c:	b580      	push	{r7, lr}
 8000b9e:	af00      	add	r7, sp, #0
	// Inicializamos el sistema
	initSystem();
 8000ba0:	f000 f88a 	bl	8000cb8 <initSystem>

	//Cargamos la configuración
	GPIO_Config(&handlerStateLED);
 8000ba4:	480b      	ldr	r0, [pc, #44]	; (8000bd4 <main+0x38>)
 8000ba6:	f7ff fb17 	bl	80001d8 <GPIO_Config>
	GPIO_Config(&handlerLEDPB9);
 8000baa:	480b      	ldr	r0, [pc, #44]	; (8000bd8 <main+0x3c>)
 8000bac:	f7ff fb14 	bl	80001d8 <GPIO_Config>
	GPIO_Config(&handlerUSB);
 8000bb0:	480a      	ldr	r0, [pc, #40]	; (8000bdc <main+0x40>)
 8000bb2:	f7ff fb11 	bl	80001d8 <GPIO_Config>
	Timer_Config(&handlerTimer2);
 8000bb6:	480a      	ldr	r0, [pc, #40]	; (8000be0 <main+0x44>)
 8000bb8:	f7ff fc82 	bl	80004c0 <Timer_Config>
	Timer_Config(&handlerTimer3);
 8000bbc:	4809      	ldr	r0, [pc, #36]	; (8000be4 <main+0x48>)
 8000bbe:	f7ff fc7f 	bl	80004c0 <Timer_Config>
	USART_Config(&handlerUsartRX);
 8000bc2:	4809      	ldr	r0, [pc, #36]	; (8000be8 <main+0x4c>)
 8000bc4:	f7ff fd84 	bl	80006d0 <USART_Config>

	// Variable auxiliar para evaluar los casos de 'O'
	dataValue = '0';
 8000bc8:	4b08      	ldr	r3, [pc, #32]	; (8000bec <main+0x50>)
 8000bca:	2230      	movs	r2, #48	; 0x30
 8000bcc:	701a      	strb	r2, [r3, #0]

    /* Ciclo principal */
	while(1){
		LEDConfig();
 8000bce:	f000 f80f 	bl	8000bf0 <LEDConfig>
 8000bd2:	e7fc      	b.n	8000bce <main+0x32>
 8000bd4:	20000024 	.word	0x20000024
 8000bd8:	20000030 	.word	0x20000030
 8000bdc:	2000003c 	.word	0x2000003c
 8000be0:	20000048 	.word	0x20000048
 8000be4:	20000054 	.word	0x20000054
 8000be8:	20000060 	.word	0x20000060
 8000bec:	20000000 	.word	0x20000000

08000bf0 <LEDConfig>:

//***********// LEDConfig //***********//

// Función que tiene toda la configuración para el LED en el pin PB9

void LEDConfig(void){
 8000bf0:	b580      	push	{r7, lr}
 8000bf2:	af00      	add	r7, sp, #0

	// Comparación de los valores recibidos.
	if(dataValue == 'O'){
 8000bf4:	4b2b      	ldr	r3, [pc, #172]	; (8000ca4 <LEDConfig+0xb4>)
 8000bf6:	781b      	ldrb	r3, [r3, #0]
 8000bf8:	2b4f      	cmp	r3, #79	; 0x4f
 8000bfa:	d121      	bne.n	8000c40 <LEDConfig+0x50>
		dataValue = '0';
 8000bfc:	4b29      	ldr	r3, [pc, #164]	; (8000ca4 <LEDConfig+0xb4>)
 8000bfe:	2230      	movs	r2, #48	; 0x30
 8000c00:	701a      	strb	r2, [r3, #0]
		// Apagamos la interrupción del timer
		TIM3 -> DIER ^= TIM_DIER_UIE;							// Acción cada vez que se oprima el interruptor
 8000c02:	4b29      	ldr	r3, [pc, #164]	; (8000ca8 <LEDConfig+0xb8>)
 8000c04:	68db      	ldr	r3, [r3, #12]
 8000c06:	4a28      	ldr	r2, [pc, #160]	; (8000ca8 <LEDConfig+0xb8>)
 8000c08:	f083 0301 	eor.w	r3, r3, #1
 8000c0c:	60d3      	str	r3, [r2, #12]

		if(!(TIM3 -> DIER & TIM_DIER_UIE)){						// Se oprimió una vez 'O'
 8000c0e:	4b26      	ldr	r3, [pc, #152]	; (8000ca8 <LEDConfig+0xb8>)
 8000c10:	68db      	ldr	r3, [r3, #12]
 8000c12:	f003 0301 	and.w	r3, r3, #1
 8000c16:	2b00      	cmp	r3, #0
 8000c18:	d10f      	bne.n	8000c3a <LEDConfig+0x4a>
			__NVIC_DisableIRQ(TIM3_IRQn);						// Desactivamos las interrupciones
 8000c1a:	201d      	movs	r0, #29
 8000c1c:	f7ff ff9a 	bl	8000b54 <__NVIC_DisableIRQ>
			handlerStateLED.pGPIOx -> ODR &= ~(GPIO_ODR_OD9);	// Forzamos a que el LED quede apagado
 8000c20:	4b22      	ldr	r3, [pc, #136]	; (8000cac <LEDConfig+0xbc>)
 8000c22:	681b      	ldr	r3, [r3, #0]
 8000c24:	695a      	ldr	r2, [r3, #20]
 8000c26:	4b21      	ldr	r3, [pc, #132]	; (8000cac <LEDConfig+0xbc>)
 8000c28:	681b      	ldr	r3, [r3, #0]
 8000c2a:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8000c2e:	615a      	str	r2, [r3, #20]
			GPIO_WritePin(&handlerLEDPB9, RESET);
 8000c30:	2100      	movs	r1, #0
 8000c32:	481f      	ldr	r0, [pc, #124]	; (8000cb0 <LEDConfig+0xc0>)
 8000c34:	f7ff fbfa 	bl	800042c <GPIO_WritePin>
 8000c38:	e002      	b.n	8000c40 <LEDConfig+0x50>
		}else{													// Se oprimió dos veces 'O'
			__NVIC_EnableIRQ(TIM3_IRQn);						// Activamos las interrupciones
 8000c3a:	201d      	movs	r0, #29
 8000c3c:	f7ff ff6c 	bl	8000b18 <__NVIC_EnableIRQ>
		}
	}

	if(TIM3 -> DIER & TIM_DIER_UIE){	// Se oprimió dos veces 'O'
 8000c40:	4b19      	ldr	r3, [pc, #100]	; (8000ca8 <LEDConfig+0xb8>)
 8000c42:	68db      	ldr	r3, [r3, #12]
 8000c44:	f003 0301 	and.w	r3, r3, #1
 8000c48:	2b00      	cmp	r3, #0
 8000c4a:	d029      	beq.n	8000ca0 <LEDConfig+0xb0>

		// Se oprimió 'n'
		if(dataValue == 'n'){
 8000c4c:	4b15      	ldr	r3, [pc, #84]	; (8000ca4 <LEDConfig+0xb4>)
 8000c4e:	781b      	ldrb	r3, [r3, #0]
 8000c50:	2b6e      	cmp	r3, #110	; 0x6e
 8000c52:	d10a      	bne.n	8000c6a <LEDConfig+0x7a>
			handlerTimer3.timerConfig.Timer_period			= 300;
 8000c54:	4b17      	ldr	r3, [pc, #92]	; (8000cb4 <LEDConfig+0xc4>)
 8000c56:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8000c5a:	609a      	str	r2, [r3, #8]
			Timer_Config(&handlerTimer3);
 8000c5c:	4815      	ldr	r0, [pc, #84]	; (8000cb4 <LEDConfig+0xc4>)
 8000c5e:	f7ff fc2f 	bl	80004c0 <Timer_Config>
			dataValue = '0';			// Borramos el valor de dataValue hasta que haya otra interrupción
 8000c62:	4b10      	ldr	r3, [pc, #64]	; (8000ca4 <LEDConfig+0xb4>)
 8000c64:	2230      	movs	r2, #48	; 0x30
 8000c66:	701a      	strb	r2, [r3, #0]
			handlerTimer3.timerConfig.Timer_period			= 100;
			Timer_Config(&handlerTimer3);
			dataValue = '0';			// Borramos el valor de dataValue hasta que haya otra interrupción
		}
	}
}
 8000c68:	e01a      	b.n	8000ca0 <LEDConfig+0xb0>
		}else if(dataValue == 'f'){
 8000c6a:	4b0e      	ldr	r3, [pc, #56]	; (8000ca4 <LEDConfig+0xb4>)
 8000c6c:	781b      	ldrb	r3, [r3, #0]
 8000c6e:	2b66      	cmp	r3, #102	; 0x66
 8000c70:	d109      	bne.n	8000c86 <LEDConfig+0x96>
			handlerTimer3.timerConfig.Timer_period			= 200;
 8000c72:	4b10      	ldr	r3, [pc, #64]	; (8000cb4 <LEDConfig+0xc4>)
 8000c74:	22c8      	movs	r2, #200	; 0xc8
 8000c76:	609a      	str	r2, [r3, #8]
			Timer_Config(&handlerTimer3);
 8000c78:	480e      	ldr	r0, [pc, #56]	; (8000cb4 <LEDConfig+0xc4>)
 8000c7a:	f7ff fc21 	bl	80004c0 <Timer_Config>
			dataValue = '0';			// Borramos el valor de dataValue hasta que haya otra interrupción
 8000c7e:	4b09      	ldr	r3, [pc, #36]	; (8000ca4 <LEDConfig+0xb4>)
 8000c80:	2230      	movs	r2, #48	; 0x30
 8000c82:	701a      	strb	r2, [r3, #0]
}
 8000c84:	e00c      	b.n	8000ca0 <LEDConfig+0xb0>
		}else if(dataValue == 'u'){
 8000c86:	4b07      	ldr	r3, [pc, #28]	; (8000ca4 <LEDConfig+0xb4>)
 8000c88:	781b      	ldrb	r3, [r3, #0]
 8000c8a:	2b75      	cmp	r3, #117	; 0x75
 8000c8c:	d108      	bne.n	8000ca0 <LEDConfig+0xb0>
			handlerTimer3.timerConfig.Timer_period			= 100;
 8000c8e:	4b09      	ldr	r3, [pc, #36]	; (8000cb4 <LEDConfig+0xc4>)
 8000c90:	2264      	movs	r2, #100	; 0x64
 8000c92:	609a      	str	r2, [r3, #8]
			Timer_Config(&handlerTimer3);
 8000c94:	4807      	ldr	r0, [pc, #28]	; (8000cb4 <LEDConfig+0xc4>)
 8000c96:	f7ff fc13 	bl	80004c0 <Timer_Config>
			dataValue = '0';			// Borramos el valor de dataValue hasta que haya otra interrupción
 8000c9a:	4b02      	ldr	r3, [pc, #8]	; (8000ca4 <LEDConfig+0xb4>)
 8000c9c:	2230      	movs	r2, #48	; 0x30
 8000c9e:	701a      	strb	r2, [r3, #0]
}
 8000ca0:	bf00      	nop
 8000ca2:	bd80      	pop	{r7, pc}
 8000ca4:	20000000 	.word	0x20000000
 8000ca8:	40000400 	.word	0x40000400
 8000cac:	20000024 	.word	0x20000024
 8000cb0:	20000030 	.word	0x20000030
 8000cb4:	20000054 	.word	0x20000054

08000cb8 <initSystem>:

//***********// InitSystem //***********//

// Función que define la configuración de todos los pines y periféricos

void initSystem(void){
 8000cb8:	b480      	push	{r7}
 8000cba:	af00      	add	r7, sp, #0

	// Configuración el State LED
	handlerStateLED.pGPIOx								= GPIOA;
 8000cbc:	4b37      	ldr	r3, [pc, #220]	; (8000d9c <initSystem+0xe4>)
 8000cbe:	4a38      	ldr	r2, [pc, #224]	; (8000da0 <initSystem+0xe8>)
 8000cc0:	601a      	str	r2, [r3, #0]
	handlerStateLED.GPIO_PinConfig.GPIO_PinNumber		= PIN_5;
 8000cc2:	4b36      	ldr	r3, [pc, #216]	; (8000d9c <initSystem+0xe4>)
 8000cc4:	2205      	movs	r2, #5
 8000cc6:	711a      	strb	r2, [r3, #4]
	handlerStateLED.GPIO_PinConfig.GPIO_PinMode			= GPIO_MODE_OUT;
 8000cc8:	4b34      	ldr	r3, [pc, #208]	; (8000d9c <initSystem+0xe4>)
 8000cca:	2201      	movs	r2, #1
 8000ccc:	715a      	strb	r2, [r3, #5]
	handlerStateLED.GPIO_PinConfig.GPIO_PinOPType		= GPIO_OTYPE_PUSHPULL;
 8000cce:	4b33      	ldr	r3, [pc, #204]	; (8000d9c <initSystem+0xe4>)
 8000cd0:	2200      	movs	r2, #0
 8000cd2:	721a      	strb	r2, [r3, #8]
	handlerStateLED.GPIO_PinConfig.GPIO_PinPuPdControl	= GPIO_PUPDR_NOTHING;
 8000cd4:	4b31      	ldr	r3, [pc, #196]	; (8000d9c <initSystem+0xe4>)
 8000cd6:	2200      	movs	r2, #0
 8000cd8:	71da      	strb	r2, [r3, #7]
	handlerStateLED.GPIO_PinConfig.GPIO_PinSpeed		= GPIO_OSPEED_MEDIUM;
 8000cda:	4b30      	ldr	r3, [pc, #192]	; (8000d9c <initSystem+0xe4>)
 8000cdc:	2201      	movs	r2, #1
 8000cde:	719a      	strb	r2, [r3, #6]

	// Configuración del led Pin B9
	handlerLEDPB9.pGPIOx								= GPIOB;
 8000ce0:	4b30      	ldr	r3, [pc, #192]	; (8000da4 <initSystem+0xec>)
 8000ce2:	4a31      	ldr	r2, [pc, #196]	; (8000da8 <initSystem+0xf0>)
 8000ce4:	601a      	str	r2, [r3, #0]
	handlerLEDPB9.GPIO_PinConfig.GPIO_PinNumber			= PIN_9;
 8000ce6:	4b2f      	ldr	r3, [pc, #188]	; (8000da4 <initSystem+0xec>)
 8000ce8:	2209      	movs	r2, #9
 8000cea:	711a      	strb	r2, [r3, #4]
	handlerLEDPB9.GPIO_PinConfig.GPIO_PinMode			= GPIO_MODE_OUT;
 8000cec:	4b2d      	ldr	r3, [pc, #180]	; (8000da4 <initSystem+0xec>)
 8000cee:	2201      	movs	r2, #1
 8000cf0:	715a      	strb	r2, [r3, #5]
	handlerLEDPB9.GPIO_PinConfig.GPIO_PinOPType			= GPIO_OTYPE_PUSHPULL;
 8000cf2:	4b2c      	ldr	r3, [pc, #176]	; (8000da4 <initSystem+0xec>)
 8000cf4:	2200      	movs	r2, #0
 8000cf6:	721a      	strb	r2, [r3, #8]
	handlerLEDPB9.GPIO_PinConfig.GPIO_PinPuPdControl	= GPIO_PUPDR_NOTHING;
 8000cf8:	4b2a      	ldr	r3, [pc, #168]	; (8000da4 <initSystem+0xec>)
 8000cfa:	2200      	movs	r2, #0
 8000cfc:	71da      	strb	r2, [r3, #7]
	handlerLEDPB9.GPIO_PinConfig.GPIO_PinSpeed			= GPIO_OSPEED_MEDIUM;
 8000cfe:	4b29      	ldr	r3, [pc, #164]	; (8000da4 <initSystem+0xec>)
 8000d00:	2201      	movs	r2, #1
 8000d02:	719a      	strb	r2, [r3, #6]


	// Configuración del pin PA3 USB
	handlerUSB.pGPIOx									= GPIOA;
 8000d04:	4b29      	ldr	r3, [pc, #164]	; (8000dac <initSystem+0xf4>)
 8000d06:	4a26      	ldr	r2, [pc, #152]	; (8000da0 <initSystem+0xe8>)
 8000d08:	601a      	str	r2, [r3, #0]
	handlerUSB.GPIO_PinConfig.GPIO_PinNumber			= PIN_3;
 8000d0a:	4b28      	ldr	r3, [pc, #160]	; (8000dac <initSystem+0xf4>)
 8000d0c:	2203      	movs	r2, #3
 8000d0e:	711a      	strb	r2, [r3, #4]
	handlerUSB.GPIO_PinConfig.GPIO_PinMode				= GPIO_MODE_ALTFN;
 8000d10:	4b26      	ldr	r3, [pc, #152]	; (8000dac <initSystem+0xf4>)
 8000d12:	2202      	movs	r2, #2
 8000d14:	715a      	strb	r2, [r3, #5]
	handlerUSB.GPIO_PinConfig.GPIO_PinOPType			= GPIO_OTYPE_PUSHPULL;
 8000d16:	4b25      	ldr	r3, [pc, #148]	; (8000dac <initSystem+0xf4>)
 8000d18:	2200      	movs	r2, #0
 8000d1a:	721a      	strb	r2, [r3, #8]
	handlerUSB.GPIO_PinConfig.GPIO_PinPuPdControl		= GPIO_PUPDR_NOTHING;
 8000d1c:	4b23      	ldr	r3, [pc, #140]	; (8000dac <initSystem+0xf4>)
 8000d1e:	2200      	movs	r2, #0
 8000d20:	71da      	strb	r2, [r3, #7]
	handlerUSB.GPIO_PinConfig.GPIO_PinSpeed				= GPIO_OSPEED_MEDIUM;
 8000d22:	4b22      	ldr	r3, [pc, #136]	; (8000dac <initSystem+0xf4>)
 8000d24:	2201      	movs	r2, #1
 8000d26:	719a      	strb	r2, [r3, #6]
	handlerUSB.GPIO_PinConfig.GPIO_PinAltFunMode 		= AF7;
 8000d28:	4b20      	ldr	r3, [pc, #128]	; (8000dac <initSystem+0xf4>)
 8000d2a:	2207      	movs	r2, #7
 8000d2c:	725a      	strb	r2, [r3, #9]

	// Configuración del USART del USB para RX
	handlerUsartRX.ptrUSARTx							= USART2;
 8000d2e:	4b20      	ldr	r3, [pc, #128]	; (8000db0 <initSystem+0xf8>)
 8000d30:	4a20      	ldr	r2, [pc, #128]	; (8000db4 <initSystem+0xfc>)
 8000d32:	601a      	str	r2, [r3, #0]
	handlerUsartRX.USART_Config.USART_mode				= USART_MODE_RX;
 8000d34:	4b1e      	ldr	r3, [pc, #120]	; (8000db0 <initSystem+0xf8>)
 8000d36:	2201      	movs	r2, #1
 8000d38:	711a      	strb	r2, [r3, #4]
	handlerUsartRX.USART_Config.USART_baudrate			= USART_BAUDRATE_19200;
 8000d3a:	4b1d      	ldr	r3, [pc, #116]	; (8000db0 <initSystem+0xf8>)
 8000d3c:	2201      	movs	r2, #1
 8000d3e:	715a      	strb	r2, [r3, #5]
	handlerUsartRX.USART_Config.USART_datasize			= USART_DATASIZE_8BIT;
 8000d40:	4b1b      	ldr	r3, [pc, #108]	; (8000db0 <initSystem+0xf8>)
 8000d42:	2200      	movs	r2, #0
 8000d44:	719a      	strb	r2, [r3, #6]
	handlerUsartRX.USART_Config.USART_parity			= USART_PARITY_EVEN;
 8000d46:	4b1a      	ldr	r3, [pc, #104]	; (8000db0 <initSystem+0xf8>)
 8000d48:	2202      	movs	r2, #2
 8000d4a:	71da      	strb	r2, [r3, #7]
	handlerUsartRX.USART_Config.USART_stopbits			= USART_STOPBIT_1;
 8000d4c:	4b18      	ldr	r3, [pc, #96]	; (8000db0 <initSystem+0xf8>)
 8000d4e:	2200      	movs	r2, #0
 8000d50:	721a      	strb	r2, [r3, #8]
	handlerUsartRX.USART_Config.USART_interrupt 		= USART_INTERRUPT_RX_ENABLE;
 8000d52:	4b17      	ldr	r3, [pc, #92]	; (8000db0 <initSystem+0xf8>)
 8000d54:	2200      	movs	r2, #0
 8000d56:	725a      	strb	r2, [r3, #9]

	// Configuración del timer2
	handlerTimer2.ptrTIMx								= TIM2;
 8000d58:	4b17      	ldr	r3, [pc, #92]	; (8000db8 <initSystem+0x100>)
 8000d5a:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000d5e:	601a      	str	r2, [r3, #0]
	handlerTimer2.timerConfig.Timer_mode				= TIMER_MODE_UP;
 8000d60:	4b15      	ldr	r3, [pc, #84]	; (8000db8 <initSystem+0x100>)
 8000d62:	2200      	movs	r2, #0
 8000d64:	711a      	strb	r2, [r3, #4]
	handlerTimer2.timerConfig.Timer_speed				= TIMER_INCR_SPEED_1ms;
 8000d66:	4b14      	ldr	r3, [pc, #80]	; (8000db8 <initSystem+0x100>)
 8000d68:	f44f 527a 	mov.w	r2, #16000	; 0x3e80
 8000d6c:	80da      	strh	r2, [r3, #6]
	handlerTimer2.timerConfig.Timer_period				= 250;
 8000d6e:	4b12      	ldr	r3, [pc, #72]	; (8000db8 <initSystem+0x100>)
 8000d70:	22fa      	movs	r2, #250	; 0xfa
 8000d72:	609a      	str	r2, [r3, #8]


	// Configuración del timer3
	handlerTimer3.ptrTIMx								= TIM3;
 8000d74:	4b11      	ldr	r3, [pc, #68]	; (8000dbc <initSystem+0x104>)
 8000d76:	4a12      	ldr	r2, [pc, #72]	; (8000dc0 <initSystem+0x108>)
 8000d78:	601a      	str	r2, [r3, #0]
	handlerTimer3.timerConfig.Timer_mode				= TIMER_MODE_UP;
 8000d7a:	4b10      	ldr	r3, [pc, #64]	; (8000dbc <initSystem+0x104>)
 8000d7c:	2200      	movs	r2, #0
 8000d7e:	711a      	strb	r2, [r3, #4]
	handlerTimer3.timerConfig.Timer_speed				= TIMER_INCR_SPEED_1ms;
 8000d80:	4b0e      	ldr	r3, [pc, #56]	; (8000dbc <initSystem+0x104>)
 8000d82:	f44f 527a 	mov.w	r2, #16000	; 0x3e80
 8000d86:	80da      	strh	r2, [r3, #6]
	handlerTimer3.timerConfig.Timer_period				= 300;
 8000d88:	4b0c      	ldr	r3, [pc, #48]	; (8000dbc <initSystem+0x104>)
 8000d8a:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8000d8e:	609a      	str	r2, [r3, #8]

}
 8000d90:	bf00      	nop
 8000d92:	46bd      	mov	sp, r7
 8000d94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d98:	4770      	bx	lr
 8000d9a:	bf00      	nop
 8000d9c:	20000024 	.word	0x20000024
 8000da0:	40020000 	.word	0x40020000
 8000da4:	20000030 	.word	0x20000030
 8000da8:	40020400 	.word	0x40020400
 8000dac:	2000003c 	.word	0x2000003c
 8000db0:	20000060 	.word	0x20000060
 8000db4:	40004400 	.word	0x40004400
 8000db8:	20000048 	.word	0x20000048
 8000dbc:	20000054 	.word	0x20000054
 8000dc0:	40000400 	.word	0x40000400

08000dc4 <Timer2_Callback>:
//***********// CallBacks //***********//

void Timer2_Callback(void){
 8000dc4:	b480      	push	{r7}
 8000dc6:	af00      	add	r7, sp, #0
	handlerStateLED.pGPIOx -> ODR ^= GPIO_ODR_OD5;		// Encendido y apagado StateLED
 8000dc8:	4b06      	ldr	r3, [pc, #24]	; (8000de4 <Timer2_Callback+0x20>)
 8000dca:	681b      	ldr	r3, [r3, #0]
 8000dcc:	695a      	ldr	r2, [r3, #20]
 8000dce:	4b05      	ldr	r3, [pc, #20]	; (8000de4 <Timer2_Callback+0x20>)
 8000dd0:	681b      	ldr	r3, [r3, #0]
 8000dd2:	f082 0220 	eor.w	r2, r2, #32
 8000dd6:	615a      	str	r2, [r3, #20]
}
 8000dd8:	bf00      	nop
 8000dda:	46bd      	mov	sp, r7
 8000ddc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000de0:	4770      	bx	lr
 8000de2:	bf00      	nop
 8000de4:	20000024 	.word	0x20000024

08000de8 <Timer3_Callback>:

void Timer3_Callback(void){
 8000de8:	b480      	push	{r7}
 8000dea:	af00      	add	r7, sp, #0
	handlerLEDPB9.pGPIOx -> ODR ^= GPIO_ODR_OD9;		// Encendido y apagado LED PB9
 8000dec:	4b06      	ldr	r3, [pc, #24]	; (8000e08 <Timer3_Callback+0x20>)
 8000dee:	681b      	ldr	r3, [r3, #0]
 8000df0:	695a      	ldr	r2, [r3, #20]
 8000df2:	4b05      	ldr	r3, [pc, #20]	; (8000e08 <Timer3_Callback+0x20>)
 8000df4:	681b      	ldr	r3, [r3, #0]
 8000df6:	f482 7200 	eor.w	r2, r2, #512	; 0x200
 8000dfa:	615a      	str	r2, [r3, #20]
}
 8000dfc:	bf00      	nop
 8000dfe:	46bd      	mov	sp, r7
 8000e00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e04:	4770      	bx	lr
 8000e06:	bf00      	nop
 8000e08:	20000030 	.word	0x20000030

08000e0c <USART2_Callback>:

void USART2_Callback(void){
 8000e0c:	b580      	push	{r7, lr}
 8000e0e:	af00      	add	r7, sp, #0
	// Lectura de los datos recibidos
	dataValue = returnData();
 8000e10:	f7ff fe76 	bl	8000b00 <returnData>
 8000e14:	4603      	mov	r3, r0
 8000e16:	461a      	mov	r2, r3
 8000e18:	4b01      	ldr	r3, [pc, #4]	; (8000e20 <USART2_Callback+0x14>)
 8000e1a:	701a      	strb	r2, [r3, #0]
}
 8000e1c:	bf00      	nop
 8000e1e:	bd80      	pop	{r7, pc}
 8000e20:	20000000 	.word	0x20000000

08000e24 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000e24:	480d      	ldr	r0, [pc, #52]	; (8000e5c <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000e26:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 8000e28:	f3af 8000 	nop.w

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000e2c:	480c      	ldr	r0, [pc, #48]	; (8000e60 <LoopForever+0x6>)
  ldr r1, =_edata
 8000e2e:	490d      	ldr	r1, [pc, #52]	; (8000e64 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000e30:	4a0d      	ldr	r2, [pc, #52]	; (8000e68 <LoopForever+0xe>)
  movs r3, #0
 8000e32:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000e34:	e002      	b.n	8000e3c <LoopCopyDataInit>

08000e36 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000e36:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000e38:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000e3a:	3304      	adds	r3, #4

08000e3c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000e3c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000e3e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000e40:	d3f9      	bcc.n	8000e36 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000e42:	4a0a      	ldr	r2, [pc, #40]	; (8000e6c <LoopForever+0x12>)
  ldr r4, =_ebss
 8000e44:	4c0a      	ldr	r4, [pc, #40]	; (8000e70 <LoopForever+0x16>)
  movs r3, #0
 8000e46:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000e48:	e001      	b.n	8000e4e <LoopFillZerobss>

08000e4a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000e4a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000e4c:	3204      	adds	r2, #4

08000e4e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000e4e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000e50:	d3fb      	bcc.n	8000e4a <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8000e52:	f000 f811 	bl	8000e78 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000e56:	f7ff fea1 	bl	8000b9c <main>

08000e5a <LoopForever>:

LoopForever:
    b LoopForever
 8000e5a:	e7fe      	b.n	8000e5a <LoopForever>
  ldr   r0, =_estack
 8000e5c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000e60:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000e64:	20000004 	.word	0x20000004
  ldr r2, =_sidata
 8000e68:	08000ee0 	.word	0x08000ee0
  ldr r2, =_sbss
 8000e6c:	20000004 	.word	0x20000004
  ldr r4, =_ebss
 8000e70:	200000ec 	.word	0x200000ec

08000e74 <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000e74:	e7fe      	b.n	8000e74 <ADC_IRQHandler>
	...

08000e78 <__libc_init_array>:
 8000e78:	b570      	push	{r4, r5, r6, lr}
 8000e7a:	4d0d      	ldr	r5, [pc, #52]	; (8000eb0 <__libc_init_array+0x38>)
 8000e7c:	4c0d      	ldr	r4, [pc, #52]	; (8000eb4 <__libc_init_array+0x3c>)
 8000e7e:	1b64      	subs	r4, r4, r5
 8000e80:	10a4      	asrs	r4, r4, #2
 8000e82:	2600      	movs	r6, #0
 8000e84:	42a6      	cmp	r6, r4
 8000e86:	d109      	bne.n	8000e9c <__libc_init_array+0x24>
 8000e88:	4d0b      	ldr	r5, [pc, #44]	; (8000eb8 <__libc_init_array+0x40>)
 8000e8a:	4c0c      	ldr	r4, [pc, #48]	; (8000ebc <__libc_init_array+0x44>)
 8000e8c:	f000 f818 	bl	8000ec0 <_init>
 8000e90:	1b64      	subs	r4, r4, r5
 8000e92:	10a4      	asrs	r4, r4, #2
 8000e94:	2600      	movs	r6, #0
 8000e96:	42a6      	cmp	r6, r4
 8000e98:	d105      	bne.n	8000ea6 <__libc_init_array+0x2e>
 8000e9a:	bd70      	pop	{r4, r5, r6, pc}
 8000e9c:	f855 3b04 	ldr.w	r3, [r5], #4
 8000ea0:	4798      	blx	r3
 8000ea2:	3601      	adds	r6, #1
 8000ea4:	e7ee      	b.n	8000e84 <__libc_init_array+0xc>
 8000ea6:	f855 3b04 	ldr.w	r3, [r5], #4
 8000eaa:	4798      	blx	r3
 8000eac:	3601      	adds	r6, #1
 8000eae:	e7f2      	b.n	8000e96 <__libc_init_array+0x1e>
 8000eb0:	08000ed8 	.word	0x08000ed8
 8000eb4:	08000ed8 	.word	0x08000ed8
 8000eb8:	08000ed8 	.word	0x08000ed8
 8000ebc:	08000edc 	.word	0x08000edc

08000ec0 <_init>:
 8000ec0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000ec2:	bf00      	nop
 8000ec4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000ec6:	bc08      	pop	{r3}
 8000ec8:	469e      	mov	lr, r3
 8000eca:	4770      	bx	lr

08000ecc <_fini>:
 8000ecc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000ece:	bf00      	nop
 8000ed0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000ed2:	bc08      	pop	{r3}
 8000ed4:	469e      	mov	lr, r3
 8000ed6:	4770      	bx	lr
