/*
 * Copyright (c) 2025 Core Devices LLC
 * SPDX-License-Identifier: Apache-2.0
 */

#define DT_DRV_COMPAT sifli_sf32lb_hxt48

#if defined(CONFIG_SOC_SERIES_SF32LB57X)
#include <stdint.h>
#if !defined(__IO)
#define __IO volatile
#define SF32LB57X_LOCAL_IO_DEFINED
#endif
#include <sf32lb57x/hpsys_aon.h>
#if defined(SF32LB57X_LOCAL_IO_DEFINED)
#undef __IO
#undef SF32LB57X_LOCAL_IO_DEFINED
#endif
#endif

#include <stdint.h>

#include <zephyr/arch/cpu.h>
#include <zephyr/device.h>
#include <zephyr/devicetree.h>
#include <zephyr/drivers/clock_control.h>

#if defined(CONFIG_SOC_SERIES_SF32LB57X)
extern void debug_temp_printf(const char *fmt, ...);
#else
#include <ll_hpsys_aon.h>
#endif

struct clock_control_sf32lb_hxt48_config {
	uintptr_t aon;
	uint32_t freq_hz;
};

static int clock_control_sf32lb_hxt48_on(const struct device *dev, clock_control_subsys_t sys)
{
	const struct clock_control_sf32lb_hxt48_config *config = dev->config;
	HPSYS_AON_TypeDef *aon = (HPSYS_AON_TypeDef *)config->aon;

	ARG_UNUSED(sys);

#if defined(CONFIG_SOC_SERIES_SF32LB57X)
	debug_temp_printf("ARC@%p\n", &aon->ACR);
	debug_temp_printf("HXT enter acr=%08x\n", aon->ACR);
	aon->ACR |= HPSYS_AON_ACR_HRC48_REQ |
		    HPSYS_AON_ACR_HXT48_REQ |
		    HPSYS_AON_ACR_PWR_REQ;
	debug_temp_printf("HXT req acr=%08x\n", aon->ACR);
	while ((aon->ACR & HPSYS_AON_ACR_HXT48_RDY) == 0U) {
	}
	debug_temp_printf("HXT ready acr=%08x\n", aon->ACR);
#else
	ll_aon_hxt48_req_set(aon, LL_AON_PM_ACTIVE);

	while (!ll_aon_hxt48_is_ready(aon)) {
	}
#endif

	return 0;
}

static int clock_control_sf32lb_hxt48_off(const struct device *dev, clock_control_subsys_t sys)
{
	const struct clock_control_sf32lb_hxt48_config *config = dev->config;
	HPSYS_AON_TypeDef *aon = (HPSYS_AON_TypeDef *)config->aon;

	ARG_UNUSED(sys);

#if defined(CONFIG_SOC_SERIES_SF32LB57X)
	aon->ACR &= ~HPSYS_AON_ACR_HXT48_REQ;
#else
	ll_aon_hxt48_req_clear(aon, LL_AON_PM_ACTIVE);
#endif

	return 0;
}

static enum clock_control_status clock_control_sf32lb_hxt48_get_status(const struct device *dev,
								       clock_control_subsys_t sys)
{
	const struct clock_control_sf32lb_hxt48_config *config = dev->config;
	HPSYS_AON_TypeDef *aon = (HPSYS_AON_TypeDef *)config->aon;

	ARG_UNUSED(sys);

#if defined(CONFIG_SOC_SERIES_SF32LB57X)
	if ((aon->ACR & HPSYS_AON_ACR_HXT48_RDY) != 0U) {
#else
	if (ll_aon_hxt48_is_ready(aon) != 0U) {
#endif
		return CLOCK_CONTROL_STATUS_ON;
	}

	return CLOCK_CONTROL_STATUS_OFF;
}

static int clock_control_sf32lb_hxt48_get_rate(const struct device *dev, clock_control_subsys_t sys,
					       uint32_t *rate)
{
	const struct clock_control_sf32lb_hxt48_config *config = dev->config;

	ARG_UNUSED(sys);

	*rate = config->freq_hz;

	return 0;
}

static DEVICE_API(clock_control, clock_control_sf32lb_hxt48_api) = {
	.on = clock_control_sf32lb_hxt48_on,
	.off = clock_control_sf32lb_hxt48_off,
	.get_status = clock_control_sf32lb_hxt48_get_status,
	.get_rate = clock_control_sf32lb_hxt48_get_rate,
};

static const struct clock_control_sf32lb_hxt48_config config = {
	.aon = DT_REG_ADDR(DT_INST_PHANDLE(0, sifli_aon)),
	.freq_hz = DT_INST_PROP(0, clock_frequency),
};

DEVICE_DT_INST_DEFINE(0, NULL, NULL, NULL, &config, PRE_KERNEL_1,
		      CONFIG_CLOCK_CONTROL_INIT_PRIORITY, &clock_control_sf32lb_hxt48_api);
