Warning: bus naming style '' is not valid. (UCN-32)
set design_name "cpu"  ;  # Name of the design
cpu
# CONFIGURATION
# ==========================================================================
set TOOL_NAME "ICC"
ICC
# directory where tcl src is located 
set SCRIPTS_DIR "../../src/apr"
../../src/apr
# Configure design, libraries
# ==========================================================================
source ${SCRIPTS_DIR}/setup_nangate.tcl -echo
set results "results"
set reports "reports"
file mkdir ./$results
file mkdir ./$reports
# Project and design
# ==========================================================================
set CORNER "LOW"
# ICC runtime 
# ==========================================================================
# Silence the unholy number of warnings that are known to be harmless
#suppress_message "DPI-025"
#suppress_message "PSYN-485"
# Library setup
# ==========================================================================
set DESIGN_MW_LIB_NAME "design_lib"
# Logic libraries
set ADK_PATH [getenv "ADK_PATH"]
set TARGETCELLLIB_PATH "$ADK_PATH"
set ADDITIONAL_SEARCH_PATHS [list \
                                 "$TARGETCELLLIB_PATH"
                                ]
set TARGET_LIBS [list \
                     "stdcells-wc.db" \
                         "stdcells-bc.db" \
                    ]
#Used by sdc 
set ADDITIONAL_TARGET_LIBS {}
# RAM_16B_512.db}
set ADDITIONAL_SYMBOL_LIBS {}
set SYMBOL_LIB "stdcells.db"
set SYNOPSYS_SYNTHETIC_LIB "dw_foundation.sldb"
# Reference libraries
set MW_REFERENCE_LIBS "$ADK_PATH/stdcells.mwlib"
set MW_ADDITIONAL_REFERENCE_LIBS {}
# ./RAM_16B_512}
# # Worst case library
set LIB_WC_FILE   "stdcells-wc.db"
set LIB_WC_NAME   $LIB_WC_FILE:NangateOpenCellLibrary
# # Best case library
set LIB_BC_FILE   "stdcells-bc.db"
set LIB_BC_NAME   $LIB_BC_FILE:NangateOpenCellLibrary
# # Operating conditions
set LIB_WC_OPCON  "slow"
set LIB_BC_OPCON  "fast"
# Technology files
set MW_TECHFILE_PATH "$ADK_PATH"
set MW_TECHFILE "rtk-tech.tf"
# POWER NETWORK CONFIG
# ==========================================================================
set MESH_FILE "mesh.tpl"
set MESH_NAME "core_mesh"
#set CUSTOM_POWER_PLAN_SCRIPT "macro_power.tcl"
# FUNCTIONAL CONFIG
# ==========================================================================
set_route_zrt_common_options -global_max_layer_mode hard
if {$TOOL_NAME == "ICC"} {
    # Zroute and the common router do not respect macro blockage layers by default
    set_route_zrt_common_options \
        -read_user_metal_blockage_layer "true" \
        -wide_macro_pin_as_fat_wire "true"
}
set FILL_CELLS {FILLCELL_X32 FILLCELL_X16 FILLCELL_X8 FILLCELL_X4 FILLCELL_X2 FILLCELL_X1}
set TAP_CELLS {WELLTAP_X1}
set TIE_CELLS {LOGIC0_X1 LOGIC1_X1}
set ANTENNA_CELLS {ANTENNA_X1}
# RESULT GENERATION AND REPORTING
# ==========================================================================
set reports "reports" ; # Directory for reports
set results "results" ; # For generated design files
source ${SCRIPTS_DIR}/common_procs.tcl
source ${SCRIPTS_DIR}/library.tcl -echo
# SPECIFY LIBRARIES
# ==========================================================================
# Set library search path
set_app_var search_path [concat $search_path $ADDITIONAL_SEARCH_PATHS]
# Set the target libraries
set_app_var target_library "$TARGET_LIBS $ADDITIONAL_TARGET_LIBS"
# Set symbol library, link path, and link libs
set_app_var symbol_library "$SYMBOL_LIB"
if {[llength $ADDITIONAL_SYMBOL_LIBS] > 0} {
   set_app_var symbol_library "$symbol_library $ADDITIONAL_SYMBOL_LIBS"
} 
# Set symbol library, link path, and link libs
set_app_var link_path [list "*" $TARGET_LIBS]
set_app_var link_library "* $TARGET_LIBS $SYNOPSYS_SYNTHETIC_LIB"
if {[llength $ADDITIONAL_TARGET_LIBS] > 0} {
   set_app_var target_library "$target_library $ADDITIONAL_TARGET_LIBS"
   set_app_var link_path "$link_path $ADDITIONAL_TARGET_LIBS"
   set_app_var link_library "$link_library $ADDITIONAL_TARGET_LIBS"
}
# Set up tlu_plus files (for virtual route and post route extraction)
#set_tlu_plus_files \
#  -max_tluplus $MW_TLUPLUS_PATH/$MAX_TLUPLUS_FILE \
#  -min_tluplus $MW_TLUPLUS_PATH/$MIN_TLUPLUS_FILE \
#  -tech2itf_map $MW_TLUPLUS_PATH/$TECH2ITF_MAP_FILE
# Create a MW design lib and attach the reference lib and techfiles
if {[file isdirectory $DESIGN_MW_LIB_NAME]} {
  file delete -force $DESIGN_MW_LIB_NAME
}
if {[llength $MW_ADDITIONAL_REFERENCE_LIBS] > 0} {
  set ref_libs [list $MW_REFERENCE_LIBS $MW_ADDITIONAL_REFERENCE_LIBS] 
} else {
  set ref_libs [list $MW_REFERENCE_LIBS] 
}
extend_mw_layers
create_mw_lib $DESIGN_MW_LIB_NAME \
  -technology $MW_TECHFILE_PATH/$MW_TECHFILE \
  -mw_reference_library $ref_libs 
Start to load technology file /homes/gbeatty3/ee478/gbeatty3/OoO_Processor/in-order/top_level_no_macros/freepdk-45nm/rtk-tech.tf.
Warning: Layer 'metal1' is missing the attribute 'minArea'. (line 106) (TFCHK-012)
Warning: Layer 'metal2' is missing the attribute 'minArea'. (line 165) (TFCHK-012)
Warning: Layer 'metal3' is missing the attribute 'minArea'. (line 224) (TFCHK-012)
Warning: Layer 'metal4' is missing the attribute 'minArea'. (line 282) (TFCHK-012)
Warning: Layer 'metal5' is missing the attribute 'minArea'. (line 340) (TFCHK-012)
Warning: Layer 'metal6' is missing the attribute 'minArea'. (line 398) (TFCHK-012)
Warning: Layer 'metal7' is missing the attribute 'minArea'. (line 455) (TFCHK-012)
Warning: Layer 'metal8' is missing the attribute 'minArea'. (line 512) (TFCHK-012)
Warning: Layer 'metal9' is missing the attribute 'minArea'. (line 568) (TFCHK-012)
Warning: Layer 'metal10' is missing the attribute 'minArea'. (line 624) (TFCHK-012)
Warning: Cut layer 'via1' has a non-cross primary default ContactCode 'via1_4'. (line 642) (TFCHK-092)
Warning: Cut layer 'via2' has a non-cross primary default ContactCode 'via2_8'. (line 732) (TFCHK-092)
Warning: ContactCode 'via4_0' has undefined or zero enclosures. (line 858). (TFCHK-073)
Warning: ContactCode 'via5_0' has undefined or zero enclosures. (line 876). (TFCHK-073)
Warning: ContactCode 'via7_0' has undefined or zero enclosures. (line 912). (TFCHK-073)
Warning: ContactCode 'via9_0' has undefined or zero enclosures. (line 948). (TFCHK-073)
Warning: ContactCode 'Via4Array-0' has undefined or zero enclosures. (line 1366). (TFCHK-073)
Warning: ContactCode 'Via5Array-0' has undefined or zero enclosures. (line 1385). (TFCHK-073)
Warning: ContactCode 'Via7Array-0' has undefined or zero enclosures. (line 1423). (TFCHK-073)
Warning: ContactCode 'Via9Array-0' has undefined or zero enclosures. (line 1461). (TFCHK-073)
Warning: Layer '' is missing the attribute 'maxStackLevel'. (line 1470) (TFCHK-014)
Warning: Layer '' is missing the attribute 'maxStackLevel'. (line 1479) (TFCHK-014)
Warning: Layer '' is missing the attribute 'maxStackLevel'. (line 1488) (TFCHK-014)
Warning: Layer '' is missing the attribute 'maxStackLevel'. (line 1497) (TFCHK-014)
Warning: Layer '' is missing the attribute 'maxStackLevel'. (line 1506) (TFCHK-014)
Warning: Layer '' is missing the attribute 'maxStackLevel'. (line 1515) (TFCHK-014)
Warning: Layer '' is missing the attribute 'maxStackLevel'. (line 1524) (TFCHK-014)
Warning: Layer '' is missing the attribute 'maxStackLevel'. (line 1533) (TFCHK-014)
Warning: Layer 'metal1' has a pitch 0.14 that does not match the recommended wire-to-via pitch 0.17. (TFCHK-049)
Warning: Layer 'metal2' has a pitch 0.19 that does not match the recommended wire-to-via pitch 0.175. (TFCHK-049)
Warning: Layer 'metal3' has a pitch 0.14 that does not match the recommended wire-to-via pitch 0.175. (TFCHK-049)
Warning: CapModel sections are missing. Capacitance models should be loaded with a TLU+ file later. (TFCHK-084)
Technology file /homes/gbeatty3/ee478/gbeatty3/OoO_Processor/in-order/top_level_no_macros/freepdk-45nm/rtk-tech.tf has been loaded successfully.
open_mw_lib $DESIGN_MW_LIB_NAME
{design_lib}
# READ DESIGN
# ==========================================================================
# Read in the verilog, uniquify and save the CEL view.
import_designs $design_name.syn.v -format verilog -top $design_name
Loading db file '/homes/gbeatty3/ee478/gbeatty3/OoO_Processor/in-order/top_level_no_macros/freepdk-45nm/stdcells-wc.db'
Warning: Unit conflict found: Milkyway technology file capacitance unit is pF; main library capacitance unit is fF. (IFS-007)
Warning: Unit conflict found: Milkyway technology file resistance unit is kOhm; main library resistance unit is MOhm. (IFS-007)
Warning: Unit conflict found: Milkyway technology file power unit is mW; main library power unit is nW. (IFS-007)
Type of creating bus for undefined cells : 0

*****  Verilog HDL translation! *****

*****    Start Pass 1 *****

*****  Pass 1 Complete *****
Elapsed =    0:00:01, CPU =    0:00:00

*****  Verilog HDL translation! *****

*****    Start Pass 2 *****

*****  Pass 2 Complete *****

*****   Verilog HDL translation completed! *****
Elapsed =    0:00:00, CPU =    0:00:00
Hierarchy Preservation is turned ON
The quick-attach skip-search mode has been turned on.
  Start axu naming escaping style change ...
  End axu naming escaping style change, status is 1
Checking single pin net for cell 'cpu.CEL' now...
Total number of cell instances: 8533
Total number of nets: 9211
Total number of ports: 137 (include 0 PG ports)
Total number of hierarchical cell instances: 9

The quick-attach skip-search mode has been turned off.
INFO:  total find 0 pg nets connected with tie net.
Elapsed =    0:00:00, CPU =    0:00:00
Information: Read verilog completed successfully.
1
link
1
# TIMING CONSTRAINTS
# ==========================================================================
read_sdc ./$design_name.syn.sdc
Loading db file '/homes/gbeatty3/ee478/gbeatty3/OoO_Processor/in-order/top_level_no_macros/freepdk-45nm/stdcells-bc.db'
Loading db file '/home/lab.apps/vlsiapps_new/icc/current/libraries/syn/dw_foundation.sldb'
Loading db file '/home/lab.apps/vlsiapps_new/icc/current/libraries/syn/gtech.db'
Loading db file '/home/lab.apps/vlsiapps_new/icc/current/libraries/syn/standard.sldb'
Information: linking reference library : /home/projects/ee478.2023spr/gbeatty3/ram_test_freepdk45_sapr_flow/freepdk-45nm/stdcells.mwlib. (PSYN-878)

  Linking design 'cpu'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (9 designs)               cpu.CEL, etc
  NangateOpenCellLibrary (library) /homes/gbeatty3/ee478/gbeatty3/OoO_Processor/in-order/top_level_no_macros/freepdk-45nm/stdcells-wc.db
  NangateOpenCellLibrary (library) /homes/gbeatty3/ee478/gbeatty3/OoO_Processor/in-order/top_level_no_macros/freepdk-45nm/stdcells-bc.db
  dw_foundation.sldb (library) /home/lab.apps/vlsiapps_new/icc/current/libraries/syn/dw_foundation.sldb

 Info: hierarchy_separator was changed to /

Reading SDC version 2.1...
Warning: SDC version in file (1.7) does not match the version you requested
        from read_sdc (2.1).  Some constraints and options may not function. (SDC-2)
Warning: SDC version in file (1.7) does not match the version you requested
        from read_sdc (2.1).  Some constraints and options may not function. (SDC-2)
Using operating conditions 'slow' found in library 'NangateOpenCellLibrary'.
Using operating conditions 'fast' found in library 'NangateOpenCellLibrary'.
Current design is 'cpu'.
Current design is 'cpu'.
 Info: hierarchy_separator was changed to /
1
check_timing
Information: Updating graph... (UID-83)
Warning: Design 'cpu' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
Information: Updating design information... (UID-85)
Warning: Design 'cpu' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)

Information: Checking generated_clocks...

Information: Checking loops...

Information: Checking no_input_delay...

Information: Checking unconstrained_endpoints...

Information: Checking pulse_clock_cell_type...

Information: Checking no_driving_cell...

Information: Checking partial_input_delay...
1
# FLOORPLAN CREATION
# =========================================================================
# Create core shape and pin placement
source ${SCRIPTS_DIR}/floorplan.tcl -echo
# ==========================================================================
# GENERAL ROUTING PARAMETERS
# ==========================================================================
# Set Min/Max Routing Layers and routing directions
#Then, once routing layer preferences have been established, place pins.
# set_fp_pin_constraints -hard_constraints {layer location} -block_level -use_physical_constraints on
#  set_pin_physical_constraints [all_inputs] \
#                   -side 1 \
#                   -width 0.1 \
#                   -depth 0.1 \
#                   -layers {metal2}
#  set_pin_physical_constraints [all_outputs] \
#                   -side 3 \
#                   -width 0.1 \
#                   -depth 0.1 \
#                   -layers {metal2}
#set_physical_constraints [all_inputs] \
#                    -side 1 \
#                    -width 0.1 \
#                    -depth 0.1 \
#                    -layers {metal2,metal4}
#
#set_physical_constraints [all_outputs] \
#                    -side 3 \
#                    -width 0.1 \
#                    -depth 0.1 \
#                    -layers {metal2,metal4}
derive_pg_connection -power_net VDD -power_pin VDD -ground_net VSS -ground_pin VSS
Information: connected 8533 power ports and 8533 ground ports
derive_pg_connection
Information: linking reference library : /home/projects/ee478.2023spr/gbeatty3/ram_test_freepdk45_sapr_flow/freepdk-45nm/stdcells.mwlib. (PSYN-878)
Warning: Could not find a valid driver for the hierarchical Power net 'VDD'. (MWDC-285)
Warning: Could not find a valid driver for the hierarchical Ground net 'VSS'. (MWDC-285)

  Linking design 'cpu'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (9 designs)               cpu.CEL, etc
  NangateOpenCellLibrary (library) /homes/gbeatty3/ee478/gbeatty3/OoO_Processor/in-order/top_level_no_macros/freepdk-45nm/stdcells-wc.db
  NangateOpenCellLibrary (library) /homes/gbeatty3/ee478/gbeatty3/OoO_Processor/in-order/top_level_no_macros/freepdk-45nm/stdcells-bc.db
  dw_foundation.sldb (library) /home/lab.apps/vlsiapps_new/icc/current/libraries/syn/dw_foundation.sldb


Power/Ground Connection Summary:

P/G net name                P/G pin count (previous/current)
--------------------------------------------------------------------
Other power nets:                 8533/8533
Unconnected power pins:           0/0

Other ground nets:                8533/8533
Unconnected ground pins:          0/0
--------------------------------------------------------------------
Information: connections of 0 power/ground pin(s) are created or changed.
if {[file isfile pin_placement.txt]} {
    exec python3 $SCRIPTS_DIR/gen_pin_placement.py -t pin_placement.txt -o pin_placement.tcl
    }
if {[file isfile pin_placement.tcl]} {
    # Fix the pin metal layer change problem
    set_fp_pin_constraints -hard_constraints {layer location} -block_level -use_physical_constraints on
    source pin_placement.tcl -echo
}
set_pin_physical_constraints -pin_name {Clock} -layers {metal3} -width 0.1 -depth 0.1 -side 2 -offset 15.95
Warning: Cell cpu does not have a port named {Clock} (PDC-001)
set_pin_physical_constraints -pin_name {Reset} -layers {metal3} -width 0.1 -depth 0.1 -side 2 -offset 17.35
Warning: Cell cpu does not have a port named {Reset} (PDC-001)
set_pin_physical_constraints -pin_name {A} -layers {metal4} -width 0.1 -depth 0.1 -side 1 -offset 15.96
Warning: Cell cpu does not have a port named {A} (PDC-001)
Warning: Changed width to minimum pin width of constrained layer. (HDU-199)
Warning: Changed depth to minimum pin depth of constrained layer. (HDU-199)
set_pin_physical_constraints -pin_name {B} -layers {metal4} -width 0.1 -depth 0.1 -side 1 -offset 17.36
Warning: Cell cpu does not have a port named {B} (PDC-001)
Warning: Changed width to minimum pin width of constrained layer. (HDU-199)
Warning: Changed depth to minimum pin depth of constrained layer. (HDU-199)
set_pin_physical_constraints -pin_name {Output1} -layers {metal4} -width 0.1 -depth 0.1 -side 3 -offset 15.96
Warning: Cell cpu does not have a port named {Output1} (PDC-001)
Warning: Changed width to minimum pin width of constrained layer. (HDU-199)
Warning: Changed depth to minimum pin depth of constrained layer. (HDU-199)
set_pin_physical_constraints -pin_name {Output2} -layers {metal4} -width 0.1 -depth 0.1 -side 3 -offset 17.36
Warning: Cell cpu does not have a port named {Output2} (PDC-001)
Warning: Changed width to minimum pin width of constrained layer. (HDU-199)
Warning: Changed depth to minimum pin depth of constrained layer. (HDU-199)
set_pin_physical_constraints -pin_name {Status[2]} -layers {metal3} -width 0.1 -depth 0.1 -side 4 -offset 15.95
Warning: Cell cpu does not have a port named {Status[2]} (PDC-001)
set_pin_physical_constraints -pin_name {Status[1]} -layers {metal3} -width 0.1 -depth 0.1 -side 4 -offset 17.35
Warning: Cell cpu does not have a port named {Status[1]} (PDC-001)
set_pin_physical_constraints -pin_name {Status[0]} -layers {metal3} -width 0.1 -depth 0.1 -side 4 -offset 18.75
Warning: Cell cpu does not have a port named {Status[0]} (PDC-001)
#### SET FLOORPLAN VARIABLES ######
set CELL_HEIGHT 1.4
set CORE_WIDTH_IN_CELL_HEIGHTS  300
set CORE_HEIGHT_IN_CELL_HEIGHTS 300
set POWER_RING_CHANNEL_WIDTH [expr 10*$CELL_HEIGHT]
set CORE_WIDTH  [expr $CORE_WIDTH_IN_CELL_HEIGHTS * $CELL_HEIGHT]
set CORE_HEIGHT [expr $CORE_HEIGHT_IN_CELL_HEIGHTS * $CELL_HEIGHT]
create_floorplan -control_type width_and_height \
                 -core_width  $CORE_WIDTH \
                 -core_height $CORE_HEIGHT \
                 -core_aspect_ratio 1.50 \
                 -left_io2core $POWER_RING_CHANNEL_WIDTH \
                 -right_io2core $POWER_RING_CHANNEL_WIDTH \
                 -top_io2core $POWER_RING_CHANNEL_WIDTH \
                 -bottom_io2core $POWER_RING_CHANNEL_WIDTH \
                 -flip_first_row
9 pads are constrained in TDF table
There are 0 IO pads 0 corner pads in total
Core aspect ratio adjusted to 1.000
Core Utilization adjusted to 0.080
Start to create wire tracks ...
GRC reference (25200,25200), dimensions (2800, 2800)
Number of terminals created: 137.
=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-
Name   Original Ports
cpu               137
=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-
Completed pin assignment.
Elapsed =    0:00:00, CPU =    0:00:00
Planner Summary:
This floorplan is created by using tile name (unit).
        Row Direction = HORIZONTAL
        Control Parameter =  Width & Height
        Core Utilization = 0.080
        Number Of Rows = 300
        Core Width = 419.9
        Core Height = 420
        Aspect Ratio = 1.000
        Double Back ON
        Flip First Row = YES
        Start From First Row = NO
Planner run through successfully.
# Power straps are not created on the very top and bottom edges of the core, so to
# prevent cells (especially filler) from being placed there, later to create LVS
# errors, remove all the rows and then re-add them with offsets
cut_row -all
add_row \
   -within [get_attribute [get_core_area] bbox] \
   -top_offset $CELL_HEIGHT \
   -bottom_offset $CELL_HEIGHT
Info: created 298 rows.
#-flip_first_row \

### ADD STUFF HERE FOR THE MACRO PLACEMENT.
##### PLACING YOUR RAM AND DERIVING CELL INFO######
#  set RAM_16B_512 "IMEM"
#  # Get height and width of RAM
#  set RAM_16B_512_HEIGHT [get_attribute $RAM_16B_512 height]
#  set RAM_16B_512_WIDTH  [get_attribute $RAM_16B_512 width] 
#  # Set Origin of RAM
#  set IRAM_16B_512_LLX [expr 30*$CELL_HEIGHT - 45]
#  set IRAM_16B_512_LLY [expr 30*$CELL_HEIGHT - 45]
#  # Derive URX and URY corner for placement blockage. "Width" and "Height" are along wrong axes because we rotated the RAM.
#  set IRAM_16B_512_URX [expr $IRAM_16B_512_LLX + $RAM_16B_512_HEIGHT]
#  set IRAM_16B_512_URY [expr $IRAM_16B_512_LLY + $RAM_16B_512_WIDTH]
#  set GUARD_SPACING [expr 2*$CELL_HEIGHT]
#  set_attribute $RAM_16B_512 orientation "E"
#  set_cell_location \
#     -coordinates [list [expr $IRAM_16B_512_LLX ] [expr $IRAM_16B_512_LLY]] \
#     -fixed \
#     $RAM_16B_512
#  # Create blockage for filler-cell placement. 
#  create_placement_blockage \
#     -bbox [list [expr $IRAM_16B_512_LLX - $GUARD_SPACING] [expr $IRAM_16B_512_LLY - $GUARD_SPACING] \
#                 [expr $IRAM_16B_512_URX + $GUARD_SPACING] [expr $IRAM_16B_512_URY + $GUARD_SPACING]] \
#     -type hard
# #### ADD STUFF HERE FOR THE MACRO PLACEMENT.
# ###### PLACING YOUR RAM AND DERIVING CELL INFO######
#  set RAM_16B_512 "DMEM"
#  # Get height and width of RAM
#  set RAM_16B_512_HEIGHT [get_attribute $RAM_16B_512 height]
#  set RAM_16B_512_WIDTH  [get_attribute $RAM_16B_512 width] 
#  # Set Origin of RAM
#  set DRAM_16B_512_LLX [expr 30*$CELL_HEIGHT + 45]
#  set DRAM_16B_512_LLY [expr 30*$CELL_HEIGHT + 45]
#  # Derive URX and URY corner for placement blockage. "Width" and "Height" are along wrong axes because we rotated the RAM.
#  set DRAM_16B_512_URX [expr $DRAM_16B_512_LLX + $RAM_16B_512_HEIGHT]
#  set DRAM_16B_512_URY [expr $DRAM_16B_512_LLY + $RAM_16B_512_WIDTH]
#  set GUARD_SPACING [expr 2*$CELL_HEIGHT]
#  set_attribute $RAM_16B_512 orientation "E"
#  set_cell_location \
#     -coordinates [list [expr $DRAM_16B_512_LLX ] [expr $DRAM_16B_512_LLY]] \
#     -fixed \
#     $RAM_16B_512
#  # Create blockage for filler-cell placement. 
#  create_placement_blockage \
#     -bbox [list [expr $DRAM_16B_512_LLX - $GUARD_SPACING] [expr $DRAM_16B_512_LLY - $GUARD_SPACING] \
#                 [expr $DRAM_16B_512_URX + $GUARD_SPACING] [expr $DRAM_16B_512_URY + $GUARD_SPACING]] \
#     -type hard
# PHYSICAL POWER NETWORK
# ==========================================================================
save_mw_cel -as ${design_name}_prepns
Information: Performing CEL netlist consistency check. (MWDC-118)
Information: CEL consistency check PASSED. (MWDC-119)
Information: Saved design named cpu_prepns. (UIG-5)
Warning: Undo stack cleared by command 'save_mw_cel' (HDUEDIT-104)
1
source ${SCRIPTS_DIR}/power.tcl -echo
# Clean slate in case we are rerunning
remove_power_plan_regions -all
No power plan region is set.
# Create a power plan region for the core
set core_ppr_name "ppr_core"
create_power_plan_regions $core_ppr_name \
   -core
# Generate the power ring
# =============================
#Plan your power. The outer ring extends out to hit the pin and inner stripe shrinks to cover the core.
# Set the strategies for the rings
set hlay    metal6      ; # horizontal ring layer
set vlay    metal7      ; # vertical ring layer
set rw      3 ; # ring width
set vss_os  1.2 ; # offset relative to core edge
set vdd_os [expr $vss_os+ $rw + 2]; #offset of the vdd relative to the core edge. 
set vss_ring_strategy_name "vss_ring"
set vdd_ring_strategy_name "vdd_ring"
set_power_ring_strategy $vss_ring_strategy_name \
   -power_plan_regions $core_ppr_name \
   -nets {VSS} \
   -template ${SCRIPTS_DIR}/rings.tpl:core_ring_vss($hlay,$vlay,$rw,$vss_os)
set_power_ring_strategy $vdd_ring_strategy_name \
   -power_plan_regions $core_ppr_name \
   -nets {VDD} \
   -template ${SCRIPTS_DIR}/rings.tpl:core_ring_vdd($hlay,$vlay,$rw,$vdd_os)
# Constrain the core meshes
# =============================
#### FIRST BLOCK POWER METALS FROM ROUTING OVER YOUR RAM ######
# Grab the area for each RAM in your design. Create power plan region around them.
set RAM_cells [get_cells -regexp -hierarchical -filter "ref_name =~ RAM_16B_512"]
Warning: No cell objects matched '.*' (SEL-004)
# Create some lists defining macros with M4, and their regions. 
set m4_macros [concat $RAM_cells]
set m4_macro_regions {}
# Loop: Every RAM cell, create power plan region and expand.
set i 1
foreach_in_collection cell $m4_macros {
    set name1 macro_region_m4_$i
    create_power_plan_regions $name1 \
  -group_of_macros $cell \
  -expand [list $CELL_HEIGHT $CELL_HEIGHT] 
    lappend m4_macro_regions macro_region_m4_$i
    incr i 1
}
# Set power mesh blockage for RAM cells. 
lappend core_mesh_blockages [list \
          [list "power_plan_regions:" $m4_macro_regions] \
          [list "layers:" {metal1 metal2 metal3 metal4}] \
         ]
# Specify the mesh (only reaches to up to the core boundary)
set num_m1m2 [expr int($CORE_HEIGHT_IN_CELL_HEIGHTS/2)]
set mesh_strategy_name "mesh"
set_power_plan_strategy $mesh_strategy_name \
    -power_plan_regions $core_ppr_name \
    -nets {VDD VSS} \
    -extension { {nets:"VDD VSS"} {stop: outermost_ring} } \
    -template ${SCRIPTS_DIR}/${MESH_FILE}:${MESH_NAME}(0,$num_m1m2) \
    -blockage $core_mesh_blockages
# Create the core rings
compile_power_plan -ring -strategy $vss_ring_strategy_name
Reading design information...
**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal3]

**** WARNING:duplicate Fat Wire Via found for layer[metal3]

Reading design information took     0.03 seconds
Ring synthesis begins...
Ring synthesis took     0.00 seconds
Committing ring begins...
**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal3]

**** WARNING:duplicate Fat Wire Via found for layer[metal3]

8533 cells out of bound
Committing ring took     0.03 seconds
Ring is created successfully.
compile_power_plan -ring -strategy $vdd_ring_strategy_name
Reading design information...
**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal3]

**** WARNING:duplicate Fat Wire Via found for layer[metal3]

Reading design information took     0.03 seconds
Ring synthesis begins...
Ring synthesis took     0.00 seconds
Committing ring begins...
**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal3]

**** WARNING:duplicate Fat Wire Via found for layer[metal3]

8533 cells out of bound
Committing ring took     0.07 seconds
Ring is created successfully.
# Compile the power mesh
compile_power_plan -strategy $mesh_strategy_name
Reading design information...
**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal3]

**** WARNING:duplicate Fat Wire Via found for layer[metal3]

Reading design information took     0.04 seconds
Power plan synthesis begins...
Power plan synthesis took     0.38 seconds
Committing power straps begins...
**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal3]

**** WARNING:duplicate Fat Wire Via found for layer[metal3]

8533 cells out of bound
Committing power straps took     2.56 seconds
Power network is created successfully.
create_preroute_vias \
   -nets {VDD VSS} \
   -from_object_strap \
   -to_object_strap \
   -from_layer metal2 \
   -to_layer   metal1 \
   -advanced_via_rule
Using [6 x 6] Fat Wire Table for metal2
Using [6 x 6] Fat Wire Table for metal3
Using [5 x 5] Fat Wire Table for metal4
Using [5 x 5] Fat Wire Table for metal5
Using [5 x 5] Fat Wire Table for metal6
Using [4 x 4] Fat Wire Table for metal7
Using [4 x 4] Fat Wire Table for metal8
Using [3 x 3] Fat Wire Table for metal9
Using [3 x 3] Fat Wire Table for metal10
**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal3]

**** WARNING:duplicate Fat Wire Via found for layer[metal3]

8533 cells out of bound
Totally 299 vias are created

[Prerouter] CPU = 00:00:00, Elapsed = 00:00:00
        Peak Memory =      280M Data =        2M
1
# PLACEMENT OPTIMIZATION
# ==========================================================================
save_mw_cel -as ${design_name}_preplaceopt
Information: Performing CEL netlist consistency check. (MWDC-118)
Information: CEL consistency check PASSED. (MWDC-119)
Information: Saved design named cpu_preplaceopt. (UIG-5)
1
source ${SCRIPTS_DIR}/placeopt.tcl -echo
# PLACEMENT OPTIMIZATION
# ================================
add_tap_cell_array -master_cell_name WELLTAP_X1 -distance 80 \
   -ignore_soft_blockage false -connect_power_name VDD -connect_ground_name VSS \
   -respect_keepout -pattern stagger_every_other_row -tap_cell_identifier WELLTAP
-fill boundary row-
-fill macro blockage row-
-stagger-
-boundary row double density-
-macro blockage row double density-
-skip fixed cells as macros-
-respect keepout margins-
... Rectilinear Array Tap Insertion...
Hierarchical update for new tap cells

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 10 routable metal layers
    This is considered as a 10-metal-layer design
    Reading library information from DB ...
  Reading netlist information from DB ...
    8533 placeable cells
    0 cover cells
    137 IO cells/pins
    8670 cell instances
  Sorting cells, nets, pins ...
    net pin threshold = 33
  Reading misc information ...
    array <unit> has 0 vertical and 298 horizontal rows
    1802 pre-routes for placement blockage/checking
    1802 pre-routes for map congestion calculation
    Auto Set : first cut = horizontal
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows
... design style 0
... number of base array 1 0
INFO:... use original rows...
  Preprocessing design ...
    processing macro cells (if any)
    processing preroute blockages (if any)
    processing hard placement blockages (if any)
    processing soft placement blockages (if any)
use base array...
    Auto Set : first cut = horizontal
... first tap cell name is tapfiller!WELLTAP!WELLTAP_X1!0
Total 1650 array taps inserted successfully
Information: PG PORT PUNCHING: Number of ports connected:                3300 (MW-337)
Information: PG PORT PUNCHING: Total number of changes:                  3300 (MW-339)
# Optimize
set place_opt_args "-effort low -congestion"
echo "place_opt $place_opt_args"
place_opt -effort low -congestion
eval "place_opt $place_opt_args"
Information: linking reference library : /home/projects/ee478.2023spr/gbeatty3/ram_test_freepdk45_sapr_flow/freepdk-45nm/stdcells.mwlib. (PSYN-878)
Warning: Could not find a valid driver for the hierarchical Power net 'VDD'. (MWDC-285)
Warning: Could not find a valid driver for the hierarchical Ground net 'VSS'. (MWDC-285)

  Linking design 'cpu'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (9 designs)               cpu.CEL, etc
  NangateOpenCellLibrary (library) /homes/gbeatty3/ee478/gbeatty3/OoO_Processor/in-order/top_level_no_macros/freepdk-45nm/stdcells-wc.db
  NangateOpenCellLibrary (library) /homes/gbeatty3/ee478/gbeatty3/OoO_Processor/in-order/top_level_no_macros/freepdk-45nm/stdcells-bc.db
  dw_foundation.sldb (library) /home/lab.apps/vlsiapps_new/icc/current/libraries/syn/dw_foundation.sldb

Information: The design has horizontal rows, and Y-symmetry has been used for sites. (MWDC-217)
Derived Core Area : (28000 30800) (867800 865200) is different from CEL Core Area (28000 28000) (867800 868000).
Floorplan loading succeeded.

The options for place_opt:
--------------------------
POPT:  place_opt effort level               : low
POPT:  Congestion removal                   : Yes
POPT:  Layer Optimization                   : Yes
POPT:  Area recovery                        : No
POPT:  Optimize dft                         : No
POPT:  Clock Tree Synthesis                 : No
POPT:  Optimize power                       : No
---------------------------------------------------

Settings of some common used Tcl variables for place_opt:
---------------------------------------------------------
---------------------------------------------------------
Warning: Could not read any link_library files. The link_library setting {"*", "stdcells-wc.db", "stdcells-bc.db", "dw_foundation.sldb"} may be invalid. (UID-349)

  Loading design 'cpu'
Warning: Layer 'metal1' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal2' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal3' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal4' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal5' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal6' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal7' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal8' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal9' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal10' is missing the optional 'edge capacitance' attribute. (PSYN-101)




Information: The design has 1650 physical cells. (PSYN-105)
Information: Library Manufacturing Grid(GridResolution) : 5
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Warning: Mismatch in the main library and the Milkyway library resistance units. In the main library it is 1000.000 kohm and in the Milkyway design library it is 1.000 kohm. Check and correct the resistance units in the .tf and .db files. (PSYN-476)
Information: Capacitance Unit from Milkyway design library: 'pf' 
Warning: Mismatch in the main and the Milkyway library capacitance units. In the main library it is 0.001 pf and in the Milkyway design library it is 1.000 pf. Check and correct the capacitance units in the .tf and .db files. (PSYN-477)
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is library 1D. (RCEX-015)
Information: Library Derived Cap for layer metal1 : 0.06 0.06 (RCEX-011)
Information: Library Derived Res for layer metal1 : 5.4e-06 5.4e-06 (RCEX-011)
Information: Library Derived Cap for layer metal2 : 0.053 0.053 (RCEX-011)
Information: Library Derived Res for layer metal2 : 3.6e-06 3.6e-06 (RCEX-011)
Information: Library Derived Cap for layer metal3 : 0.052 0.052 (RCEX-011)
Information: Library Derived Res for layer metal3 : 3.6e-06 3.6e-06 (RCEX-011)
Information: Library Derived Cap for layer metal4 : 0.065 0.065 (RCEX-011)
Information: Library Derived Res for layer metal4 : 1.5e-06 1.5e-06 (RCEX-011)
Information: Library Derived Cap for layer metal5 : 0.0067 0.0067 (RCEX-011)
Information: Library Derived Res for layer metal5 : 1.5e-06 1.5e-06 (RCEX-011)
Information: Library Derived Cap for layer metal6 : 0.049 0.049 (RCEX-011)
Information: Library Derived Res for layer metal6 : 1.5e-06 1.5e-06 (RCEX-011)
Information: Library Derived Cap for layer metal7 : 0.068 0.068 (RCEX-011)
Information: Library Derived Res for layer metal7 : 1.9e-07 1.9e-07 (RCEX-011)
Information: Library Derived Cap for layer metal8 : 0.05 0.05 (RCEX-011)
Information: Library Derived Res for layer metal8 : 1.9e-07 1.9e-07 (RCEX-011)
Information: Library Derived Cap for layer metal9 : 0.065 0.065 (RCEX-011)
Information: Library Derived Res for layer metal9 : 3.8e-08 3.8e-08 (RCEX-011)
Information: Library Derived Cap for layer metal10 : 0.049 0.049 (RCEX-011)
Information: Library Derived Res for layer metal10 : 3.8e-08 3.8e-08 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.05 0.05 (RCEX-011)
Information: Library Derived Horizontal Res : 2.1e-06 2.1e-06 (RCEX-011)
Information: Library Derived Vertical Cap : 0.053 0.053 (RCEX-011)
Information: Library Derived Vertical Res : 1.4e-06 1.4e-06 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 4e-06 4e-06 (RCEX-011)

 Beginning Coarse Placement
  --------------------------

Information: Running stand-alone coarse placer in a separate process using temp directory '/tmp'. (PSYN-605)
Warning: Density aware blockage shoving has been disabled
Warning: Scan DEF information is required. (PSYN-1099)
...25%...50%...75%...100% done.

  Coarse Placement Complete
  --------------------------

Warning: Design 'cpu' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)

 Beginning Buffering Optimizations
 ---------------------------------

 Estimating Design ...... 
 Done

 Updating Timing ........ 
 Done

 Collecting Buffer Trees ... Found 212

 Processing Buffer Trees ... 

    [22]  10% ...
    [44]  20% ...
    [66]  30% ...
    [88]  40% ...
    [110]  50% ...
    [132]  60% ...
    [154]  70% ...
    [176]  80% ...
    [198]  90% ...
    [212] 100% Done ...


Information: Automatic high-fanout synthesis deletes 233 cells. (HFS-802)
Information: Automatic high-fanout synthesis adds 211 new cells. (PSYN-864)


Information: Analyzing channel congestion ... 
Information: Channel congestion analysis detected 0 channels, edges and corners

  ------------------------------------------
  Automatic minimum/maximum layer assignment
  ------------------------------------------
    Derived Minimum Lower Layer   : metal9
    Derived Maximum Upper Layer   : metal10
  ------------------------------------------
  No net to be assigned.
Warning: Layer 'metal1' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal2' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal3' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal4' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal5' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal6' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal7' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal8' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal9' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal10' is missing the optional 'edge capacitance' attribute. (PSYN-101)




Information: The design has 1650 physical cells. (PSYN-105)

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  Nets with DRC Violations: 1
  Total moveable cell area: 14371.2
  Total fixed cell area: 0.0
  Total physical cell area: 14371.2
  Core area: (28000 28000 867800 868000)


  No hold constraints


  Timing and DRC Optimization (Stage 1)
  --------------------------------------



  Beginning Timing Optimizations
  ------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:12   14371.2      0.00       0.0      85.0                          
    0:00:12   14371.7      0.00       0.0      84.0                          


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------


  Beginning Timing Optimizations
  ------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:12   14371.7      0.00       0.0      84.0                          


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  Nets with DRC Violations: 0
  Total moveable cell area: 14371.7
  Total fixed cell area: 0.0
  Total physical cell area: 14371.7
  Core area: (28000 28000 867800 868000)


  No hold constraints

Warning: Layer 'metal1' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal2' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal3' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal4' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal5' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal6' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal7' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal8' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal9' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal10' is missing the optional 'edge capacitance' attribute. (PSYN-101)




Information: The design has 1650 physical cells. (PSYN-105)

  Beginning Coarse Placement (Congestion Driven)
  ---------------------------------------------

Information: Running stand-alone coarse placer in a separate process using temp directory '/tmp'. (PSYN-605)
Warning: Density aware blockage shoving has been disabled
Warning: Scan DEF information is required. (PSYN-1099)
100% done.
50%...67%...83%...100% done.

  Coarse Placement Complete
  --------------------------

[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 10 routable metal layers
    This is considered as a 10-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 298 horizontal rows
    1802 pre-routes for placement blockage/checking
    1802 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
 
****************************************
  Report : Chip Summary
  Design : cpu
  Version: T-2022.03-SP3
  Date   : Fri May 26 19:16:29 2023
****************************************
Std cell utilization: 8.20%  (54029/(658580-0))
(Non-fixed + Fixed)
Std cell utilization: 8.25%  (54029/(658580-3300))
(Non-fixed only)
Chip area:            658580   sites, bbox (14.00 14.00 433.90 434.00) um
Std cell area:        54029    sites, (non-fixed:54029  fixed:0)
                      8511     cells, (non-fixed:8511   fixed:0)
Macro cell area:      0        sites
                      0        cells
Placement blockages:  0        sites, (excluding fixed std cells)
                      3300     sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       50 
Avg. std cell width:  1.34 um 
Site array:           unit     (width: 0.19 um, height: 1.40 um, rows: 298)
Physical DB scale:    2000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : cpu
  Version: T-2022.03-SP3
  Date   : Fri May 26 19:16:29 2023
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
metal1     none          ---         ---       via additive      ---
metal2     none          ---         ---       via additive      ---
metal3     none          ---         ---       via additive      ---
metal4     none          ---         ---       via additive      ---
metal5     none          ---         ---       via additive      ---
metal6     none          ---         ---       via additive      ---
metal7     none          ---         ---       via additive      ---
metal8     none          ---         ---       via additive      ---
metal9     none          ---         ---       via additive      ---
metal10    none          ---         ---       via additive      ---
Legalizing 8511 illegal cells...
Starting legalizer.
Initial legalization:  10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0 sec)
Optimizations pass 1: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.1 sec)
Optimizations pass 2: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.1 sec)
Optimizations pass 3: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.1 sec)
Legalization complete (0 total sec)
 
****************************************
  Report : Legalize Displacement
  Design : cpu
  Version: T-2022.03-SP3
  Date   : Fri May 26 19:16:29 2023
****************************************

avg cell displacement:    0.362 um ( 0.26 row height)
max cell displacement:    0.901 um ( 0.64 row height)
std deviation:            0.200 um ( 0.14 row height)
number of cell moved:      8511 cells (out of 8511 cells)

Total 0 cells has large displacement (e.g. > 4.200 um or 3 row height)

...100%

Information: Analyzing channel congestion ... 
Information: Channel congestion analysis detected 0 channels, edges and corners

Warning: Layer 'metal1' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal2' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal3' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal4' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal5' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal6' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal7' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal8' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal9' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal10' is missing the optional 'edge capacitance' attribute. (PSYN-101)




Information: The design has 1650 physical cells. (PSYN-105)

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  Nets with DRC Violations: 1
  Total moveable cell area: 14371.7
  Total fixed cell area: 0.0
  Total physical cell area: 14371.7
  Core area: (28000 28000 867800 868000)


  No hold constraints


  Timing and DRC Optimization (Stage 1)
  --------------------------------------



  Beginning Timing Optimizations
  ------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:17   14371.7      0.00       0.0      84.4                          
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)
    0:00:17   14372.8      0.00       0.0      84.0                          


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------

  Placement Optimization (Stage 1)
  ---------------------------------

[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 10 routable metal layers
    This is considered as a 10-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 298 horizontal rows
    1802 pre-routes for placement blockage/checking
    1802 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
 
****************************************
  Report : Chip Summary
  Design : cpu
  Version: T-2022.03-SP3
  Date   : Fri May 26 19:16:30 2023
****************************************
Std cell utilization: 8.20%  (54033/(658580-0))
(Non-fixed + Fixed)
Std cell utilization: 8.25%  (54033/(658580-3300))
(Non-fixed only)
Chip area:            658580   sites, bbox (14.00 14.00 433.90 434.00) um
Std cell area:        54033    sites, (non-fixed:54033  fixed:0)
                      8511     cells, (non-fixed:8511   fixed:0)
Macro cell area:      0        sites
                      0        cells
Placement blockages:  0        sites, (excluding fixed std cells)
                      3300     sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       51 
Avg. std cell width:  1.34 um 
Site array:           unit     (width: 0.19 um, height: 1.40 um, rows: 298)
Physical DB scale:    2000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : cpu
  Version: T-2022.03-SP3
  Date   : Fri May 26 19:16:30 2023
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
metal1     none          ---         ---       via additive      ---
metal2     none          ---         ---       via additive      ---
metal3     none          ---         ---       via additive      ---
metal4     none          ---         ---       via additive      ---
metal5     none          ---         ---       via additive      ---
metal6     none          ---         ---       via additive      ---
metal7     none          ---         ---       via additive      ---
metal8     none          ---         ---       via additive      ---
metal9     none          ---         ---       via additive      ---
metal10    none          ---         ---       via additive      ---
 
****************************************
  Report : Legalize Displacement
  Design : cpu
  Version: T-2022.03-SP3
  Date   : Fri May 26 19:16:30 2023
****************************************

No cell displacement.

...100%

  Placement Optimization Complete
  -------------------------------


  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  Nets with DRC Violations: 0
  Total moveable cell area: 14372.8
  Total fixed cell area: 0.0
  Total physical cell area: 14372.8
  Core area: (28000 28000 867800 868000)


  No hold constraints

[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 10 routable metal layers
    This is considered as a 10-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 298 horizontal rows
    1802 pre-routes for placement blockage/checking
    1802 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
Warning: Die area is not integer multiples of min site width (380), object's width and height(895800,896000). (PSYN-523)

**************************************************** 
Check_legality: Report for Fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
**************************************************** 
(fixed placement) Cells Not on Row            : 0
(fixed placement) Cell Overlaps               : 0
(fixed placement) Cells overlapping blockages : 0
(fixed placement) Orientation Violations      : 0
(fixed placement) Site Violations             : 0
(fixed placement) Power Strap Violations      : 0
****************************************************** 

****************************************************** 
Check_legality: Report for Non-fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
****************************************************** 
Number of Cells Not on Row            : 0
Number of Cell Overlaps               : 0
Number of Cells overlapping blockages : 0
Number of Orientation Violations      : 0
Number of Site Violations             : 0
Number of Power Strap Violations      : 0
******************************************** 
Information: Updating database...
connect_tie_cells -objects [get_cells *] -obj_type cell_inst -tie_high_lib_cell LOGIC1_X1 -tie_low_lib_cell LOGIC0_X1
Warning: Object hazard_detect_inst is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object memaccess0 is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object decode0 is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object fetch0 is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object exec0 is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object wb0 is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object regfile0 is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object U1 is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object U2 is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: No cells with ports for tie-off found. (APL-035)
INFO: 0 Tie-high cells of lib cell LOGIC1_X1 instantiated
INFO: 0 Tie-low cells of lib cell LOGIC0_X1 instantiated
 connect_tie_cells completed successfully
#insert_stdcell_filler \
#   -cell_with_metal $FILL_CELLS \
#   -respect_keepout
# Connect all power and ground pins
derive_pg_connection -all -reconnect -create_ports all
Information: linking reference library : /home/projects/ee478.2023spr/gbeatty3/ram_test_freepdk45_sapr_flow/freepdk-45nm/stdcells.mwlib. (PSYN-878)
Warning: Could not find a valid driver for the hierarchical Power net 'VDD'. (MWDC-285)
Warning: Could not find a valid driver for the hierarchical Ground net 'VSS'. (MWDC-285)
Information: Loading local_link_library attribute . (MWDC-290)

  Linking design 'cpu'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (9 designs)               cpu.CEL, etc
  NangateOpenCellLibrary (library) /homes/gbeatty3/ee478/gbeatty3/OoO_Processor/in-order/top_level_no_macros/freepdk-45nm/stdcells-wc.db
  NangateOpenCellLibrary (library) /homes/gbeatty3/ee478/gbeatty3/OoO_Processor/in-order/top_level_no_macros/freepdk-45nm/stdcells-bc.db
  dw_foundation.sldb (library) /home/lab.apps/vlsiapps_new/icc/current/libraries/syn/dw_foundation.sldb

Information: The design has horizontal rows, and Y-symmetry has been used for sites. (MWDC-217)
Derived Core Area : (28000 30800) (867800 865200) is different from CEL Core Area (28000 28000) (867800 868000).
Floorplan loading succeeded.

Power/Ground Connection Summary:

P/G net name                P/G pin count (previous/current)
--------------------------------------------------------------------
Other power nets:                 10064/10064
Unconnected power pins:           97/97

Other ground nets:                10064/10064
Unconnected ground pins:          97/97
--------------------------------------------------------------------
Information: connections of 0 power/ground pin(s) are created or changed.

Total 0 tie-high pin(s) are reconnected in Milkyway database.
Total 0 tie-low pin(s) are reconnected in Milkyway database.
verify_pg_nets
Create error cell cpu.err ...
Using [6 x 6] Fat Wire Table for metal2
Using [6 x 6] Fat Wire Table for metal3
Using [5 x 5] Fat Wire Table for metal4
Using [5 x 5] Fat Wire Table for metal5
Using [5 x 5] Fat Wire Table for metal6
Using [4 x 4] Fat Wire Table for metal7
Using [4 x 4] Fat Wire Table for metal8
Using [3 x 3] Fat Wire Table for metal9
Using [3 x 3] Fat Wire Table for metal10
**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal3]

**** WARNING:duplicate Fat Wire Via found for layer[metal3]

Checking [VSS]:
        There are no floating shapes
        All the pins are connected.
        No errors are found.
Checking [VDD]:
        There are no floating shapes
        All the pins are connected.
        No errors are found.
Checked 2 nets, 0 have Errors
Update error cell ...
1
# CTS & CLOCK ROUTING
# ==========================================================================
save_mw_cel -as ${design_name}_preclock
Information: Performing CEL netlist consistency check. (MWDC-118)
Information: CEL consistency check PASSED. (MWDC-119)
Information: Saved design named cpu_preclock. (UIG-5)
1
source ${SCRIPTS_DIR}/clocks.tcl
Warning: Consecutive metal layers have the same preferred routing direction. (PSYN-882)
Warning: Consecutive metal layers have the same preferred routing direction. (PSYN-882)
Warning: The design has already been assigned layer constraints and we will overwrite the constraints. (RT-064)
Warning: Could not read any link_library files. The link_library setting {"*", "stdcells-wc.db", "stdcells-bc.db", "dw_foundation.sldb"} may be invalid. (UID-349)

  Loading design 'cpu'
Warning: Layer 'metal1' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal2' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal3' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal4' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal5' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal6' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal7' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal8' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal9' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal10' is missing the optional 'edge capacitance' attribute. (PSYN-101)


Information: The design has 1650 physical cells. (PSYN-105)
[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 10 routable metal layers
    Top most routable layer is set to be metal8
    This is considered as a 8-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 298 horizontal rows
    1802 pre-routes for placement blockage/checking
    1802 pre-routes for map congestion calculation
    tracks of layer 3 are not even
    tracks of layer 6 are not even
    tracks of layer 7 are not even
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
 
****************************************
  Report : Chip Summary
  Design : cpu
  Version: T-2022.03-SP3
  Date   : Fri May 26 19:16:40 2023
****************************************
Std cell utilization: 8.20%  (54033/(658580-0))
(Non-fixed + Fixed)
Chip area:            658580   sites, bbox (14.00 14.00 433.90 434.00) um
Std cell area:        54033    sites, (non-fixed:54033  fixed:0)
                      8511     cells, (non-fixed:8511   fixed:0)
Macro cell area:      0        sites
                      0        cells
Placement blockages:  0        sites, (excluding fixed std cells)
                      0        sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       51 
Avg. std cell width:  1.34 um 
Site array:           unit     (width: 0.19 um, height: 1.40 um, rows: 298)
Physical DB scale:    2000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : cpu
  Version: T-2022.03-SP3
  Date   : Fri May 26 19:16:40 2023
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
metal1     none          ---         ---       via additive      ---
metal2     none          ---         ---       via additive      ---
metal3     none          ---         ---       via additive      ---
metal4     none          ---         ---       via additive      ---
metal5     none          ---         ---       via additive      ---
metal6     none          ---         ---       via additive      ---
metal7     none          ---         ---       via additive      ---
metal8     none          ---         ---       via additive      ---
metal9     none          ---         ---       via additive      ---
metal10    none          ---         ---       via additive      ---
Warning: Die area is not integer multiples of min site width (380), object's width and height(895800,896000). (PSYN-523)

**************************************************** 
Check_legality: Report for Fixed Placement Cells
**************************************************** 
(fixed placement) Cells Not on Row            : 0
(fixed placement) Cell Overlaps               : 0
(fixed placement) Cells overlapping blockages : 0
(fixed placement) Orientation Violations      : 0
(fixed placement) Site Violations             : 0
(fixed placement) Power Strap Violations      : 0
****************************************************** 

****************************************************** 
Check_legality: Report for Non-fixed Placement Cells
****************************************************** 
Number of Cells Not on Row            : 0
Number of Cell Overlaps               : 0
Number of Cells overlapping blockages : 0
Number of Orientation Violations      : 0
Number of Site Violations             : 0
Number of Power Strap Violations      : 0
******************************************** 

  Total moveable cell area: 14372.8
  Total fixed cell area: 0.0
  Total physical cell area: 14372.8
  Core area: (28000 28000 867800 868000)
Error: User max_cap constraint (0.080000 fF) is too small. (CTS-206)
Error: unknown command 'create_metal_blockage' (CMD-005)
Warning: Starting from the 2011.09-SP4 release, clock_opt will NOT perform congestion-driven placement by default. (PSYN-1111)

The options for clock_opt:
--------------------------
COPT:  Clock Tree Synthesis                 : Yes
COPT:  Post CTS Optimization                : Yes
COPT:  Concurrent Clock/Data Optimization   : No
COPT:  Operation Condition                  : max
COPT:  Balance Inter Clock Delay            : No
COPT:  Route Clock Nets                     : Yes
COPT:  Update Clock Latency                 : No
COPT:  Optimize Hold for All Clocks         : No
COPT:  Optimize Hold Timing Only            : No
COPT:  Optimize DFT                         : No
COPT:  Area Recovery                        : No
COPT:  Size Only                            : No
COPT:  In Place Size Only                   : No
COPT:  Congestion removal                   : No
COPT:  Optimize Power                       : No
---------------------------------------------------

Executing ICC clock_opt...
medium
*
Building clock tree...
Operating Condition is max
Information: There is no scenario with cts_mode set to true, CTS will use old cts_scenario flow. (CTS-1115)
CTS Operating Condition(s): MAX(Worst) 
Warning: Design 'cpu' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
Warning: Could not read any link_library files. The link_library setting {"*", "stdcells-wc.db", "stdcells-bc.db", "dw_foundation.sldb"} may be invalid. (UID-349)

  Loading design 'cpu'
Warning: Layer 'metal1' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal2' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal3' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal4' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal5' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal6' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal7' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal8' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal9' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal10' is missing the optional 'edge capacitance' attribute. (PSYN-101)




Information: The design has 1650 physical cells. (PSYN-105)
Information: Library Manufacturing Grid(GridResolution) : 5
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Warning: Mismatch in the main library and the Milkyway library resistance units. In the main library it is 1000.000 kohm and in the Milkyway design library it is 1.000 kohm. Check and correct the resistance units in the .tf and .db files. (PSYN-476)
Information: Capacitance Unit from Milkyway design library: 'pf' 
Warning: Mismatch in the main and the Milkyway library capacitance units. In the main library it is 0.001 pf and in the Milkyway design library it is 1.000 pf. Check and correct the capacitance units in the .tf and .db files. (PSYN-477)
[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 10 routable metal layers
    Top most routable layer is set to be metal8
    This is considered as a 8-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 298 horizontal rows
    1802 pre-routes for placement blockage/checking
    1802 pre-routes for map congestion calculation
    tracks of layer 3 are not even
    tracks of layer 6 are not even
    tracks of layer 7 are not even
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
Setting the GR Options
Information: Layer metal9 is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer metal10 is ignored for resistance and capacitance computation. (RCEX-019)
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is library 1D. (RCEX-015)
Information: Library Derived Cap for layer metal1 : 0.06 0.06 (RCEX-011)
Information: Library Derived Res for layer metal1 : 5.4e-06 5.4e-06 (RCEX-011)
Information: Library Derived Cap for layer metal2 : 0.053 0.053 (RCEX-011)
Information: Library Derived Res for layer metal2 : 3.6e-06 3.6e-06 (RCEX-011)
Information: Library Derived Cap for layer metal3 : 0.052 0.052 (RCEX-011)
Information: Library Derived Res for layer metal3 : 3.6e-06 3.6e-06 (RCEX-011)
Information: Library Derived Cap for layer metal4 : 0.065 0.065 (RCEX-011)
Information: Library Derived Res for layer metal4 : 1.5e-06 1.5e-06 (RCEX-011)
Information: Library Derived Cap for layer metal5 : 0.0067 0.0067 (RCEX-011)
Information: Library Derived Res for layer metal5 : 1.5e-06 1.5e-06 (RCEX-011)
Information: Library Derived Cap for layer metal6 : 0.049 0.049 (RCEX-011)
Information: Library Derived Res for layer metal6 : 1.5e-06 1.5e-06 (RCEX-011)
Information: Library Derived Cap for layer metal7 : 0.068 0.068 (RCEX-011)
Information: Library Derived Res for layer metal7 : 1.9e-07 1.9e-07 (RCEX-011)
Information: Library Derived Cap for layer metal8 : 0.05 0.05 (RCEX-011)
Information: Library Derived Res for layer metal8 : 1.9e-07 1.9e-07 (RCEX-011)
Information: Library Derived Cap for layer metal9 : 0.065 0.065 (RCEX-011)
Information: Library Derived Res for layer metal9 : 3.8e-08 3.8e-08 (RCEX-011)
Information: Library Derived Cap for layer metal10 : 0.049 0.049 (RCEX-011)
Information: Library Derived Res for layer metal10 : 3.8e-08 3.8e-08 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.055 0.055 (RCEX-011)
Information: Library Derived Horizontal Res : 2.4e-06 2.4e-06 (RCEX-011)
Information: Library Derived Vertical Cap : 0.042 0.042 (RCEX-011)
Information: Library Derived Vertical Res : 1.8e-06 1.8e-06 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 4.4e-06 4.4e-06 (RCEX-011)
LR: Layer metal3: Average tracks per gcell 12.1, utilization 0.00
LR: Layer metal4: Average tracks per gcell 10.0, utilization 0.00
LR: Layer metal5: Average tracks per gcell 5.0, utilization 0.00
LR: Layer metal6: Average tracks per gcell 6.5, utilization 0.04
LR: Layer metal7: Average tracks per gcell 6.5, utilization 0.05
LR: Layer metal8: Average tracks per gcell 1.7, utilization 0.00
LR: Clock routing service standing by
Using cts integrated global router
CTS: Blockage Aware Algorithm
[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 10 routable metal layers
    Top most routable layer is set to be metal8
    This is considered as a 8-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 298 horizontal rows
    1802 pre-routes for placement blockage/checking
    1802 pre-routes for map congestion calculation
    tracks of layer 3 are not even
    tracks of layer 6 are not even
    tracks of layer 7 are not even
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
CTS: all inverters have too large rise/fall delay skew
CTS: inverter INV_X32: rise/fall delay skew = 1.118428 (> 0.200000) 
CTS: all inverters have too large rise/fall delay skew
CTS: inverter INV_X32: rise/fall delay skew = 1.118428 (> 0.200000) 
CTS: Region Aware Algorithm is automatically turned off when design has no region or only has one region.
CTS: Prepare sources for clock domain clk
CTS: Prepare sources for clock domain clk
clean drc fixing cell first...
In all, 0 drc fixing cell(s) are cleaned
In all, 0 drc fixing cell(s) beyond exception pins are cleaned

CTS: Prepare sources for clock domain clk
CTS: Prepare sources for clock domain clk

Pruning library cells (r/f, pwr)
    Min drive = 0.0557575.
    Final pruned buffer set (9 buffers):
        CLKBUF_X1
        BUF_X1
        CLKBUF_X2
        BUF_X2
        CLKBUF_X3
        BUF_X4
        BUF_X8
        BUF_X16
        BUF_X32

Pruning library cells (r/f, pwr)
    Min drive = 0.0557575.
    Final pruned buffer set (6 buffers):
        INV_X1
        INV_X2
        INV_X4
        INV_X8
        INV_X16
        INV_X32
CTS: Enable Top-Level OCV Path Sharing.
CTS: BA: Net 'clk'
CTS: BA: Root net includes 1 sinks.
CTS: BA: Max delay at toplevel pins = 0.000000
CTS: BA: Max skew at toplevel pins = 0.000000
BA: Refreshing blockage map size.
BA: Refreshing blockage map size.
CTS: BA: Net 'clk'
CTS: BA: Root net includes 1 sinks.
CTS: BA: Max delay at toplevel pins = 0.000000
CTS: BA: Max skew at toplevel pins = 0.000000

CTS: Starting clock tree synthesis ...
CTS:   Conditions       = worst(1)
CTS: Global design rule constraints [rise fall]
CTS:   max transition   = worst[0.500 0.500]     GUI = worst[0.500 0.500]     SDC = worst[1.000 1.000]
CTS:   leaf max trans   = worst[0.500 0.500]     GUI = worst[0.500 0.500]     SDC = worst[1.000 1.000]
CTS:   max capacitance  = worst[600.000 600.000]     GUI = worst[600.000 600.000]     SDC = undefined/ignored
CTS:   max fanout       = 2000                   GUI = 2000                   SDC = undefined/ignored
CTS: Global timing/clock tree constraints
CTS:   clock skew       = worst[0.000]
CTS:   insertion delay  = worst[0.000]
CTS:   levels per net   = 400
CTS: Design infomation
CTS:  total gate levels = 1
CTS: Root clock net clk
CTS:  clock gate levels = 1
CTS:    clock sink pins = 1474
CTS:    level  1: gates = 1
CTS: Buffer/Inverter list for CTS for clock net clk:
CTS:   BUF_X32
CTS:   INV_X32
CTS:   BUF_X16
CTS:   INV_X16
CTS:   BUF_X8
CTS:   INV_X8
CTS: Buffer/Inverter list for DelayInsertion for clock net clk:
CTS:   INV_X32
CTS:   BUF_X32
CTS:   INV_X16
CTS:   BUF_X16
CTS:   INV_X8
CTS:   BUF_X8
CTS:   INV_X1
CTS:   INV_X2
CTS:   INV_X4
CTS:   BUF_X4
CTS:   BUF_X2
CTS:   BUF_X1
CTS:   CLKBUF_X2
CTS:   CLKBUF_X1
CTS:   CLKBUF_X3
Information: Removing clock transition on clock clk ... (CTS-103)
Information: Removing clock transition on clock clk ... (CTS-103)

CTS: gate level 1 clock tree synthesis
CTS:          clock net = clk
CTS:        driving pin = clk
CTS: gate level 1 design rule constraints [rise fall]
CTS:   max transition   = worst[1.000 1.000]
CTS:   leaf max transition = worst[1.000 1.000]
CTS:   max capacitance  = worst[600.000 600.000]
CTS:   max fanout       = 2000
CTS: gate level 1 timing constraints
CTS:   clock skew       = worst[0.000]
CTS:   insertion delay  = worst[0.000]
CTS:   levels per net   = 400
CTS: nominal transition = 0.044249

CTS: Clock tree synthesis completed successfully
CTS:   CPU time:     0 seconds
CTS: Reporting clock tree violations ...
CTS:   Global design rules:
CTS:     maximum transition delay [rise,fall] = [0.5,0.5]
CTS:     maximum capacitance = 600
CTS:     maximum fanout = 2000
CTS:     maximum buffer levels per net = 400
CTS:  
CTS: Summary of clock tree violations: 
CTS:  Total number of transition violations  = 0 
CTS:  Total number of capacitance violations = 0 
CTS: ------------------------------------------------
CTS: Clock Tree Synthesis Summary
CTS: ------------------------------------------------
CTS:       1 clock domain synthesized
CTS:       1 gated clock nets synthesized
CTS:       1 buffer trees inserted
CTS:       9 buffers used (total size = 72.618)
CTS:      10 clock nets total capacitance = worst[2668.940 2668.940]
CTS: ------------------------------------------------
CTS: Clock-by-Clock Summary
CTS: ------------------------------------------------
CTS: Root clock net clk
CTS:       1 gated clock nets synthesized
CTS:       1 buffer trees inserted
CTS:       9 buffers used (total size = 72.618)
CTS:      10 clock nets total capacitance = worst[2668.940 2668.940]

CTS: ==================================================
CTS:   Elapsed time: 0 seconds
CTS:   CPU time:     0 seconds on linux-lab-045.ece.uw.edu
CTS: ==================================================
CTS: Reporting clock tree violations ...
CTS:   Global design rules:
CTS:     maximum transition delay [rise,fall] = [0.5,0.5]
CTS:     maximum capacitance = 600
CTS:     maximum fanout = 2000
CTS:     maximum buffer levels per net = 400
CTS:  
CTS: Summary of clock tree violations: 
CTS:  Total number of transition violations  = 0 
CTS:  Total number of capacitance violations = 0 
CTS: ==================================================
CTS: Start DRC fixing beyond exceptions
CTS: Blockage Aware Algorithm
[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 10 routable metal layers
    Top most routable layer is set to be metal8
    This is considered as a 8-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 298 horizontal rows
    1802 pre-routes for placement blockage/checking
    1802 pre-routes for map congestion calculation
    tracks of layer 3 are not even
    tracks of layer 6 are not even
    tracks of layer 7 are not even
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
CTS: all inverters have too large rise/fall delay skew
CTS: inverter INV_X32: rise/fall delay skew = 1.118428 (> 0.200000) 
CTS: Region Aware Algorithm is automatically turned off when design has no region or only has one region.
CTS: Prepare sources for clock domain clk
CTS: Prepare sources for clock domain clk

Pruning library cells (r/f, pwr)
    Min drive = 0.0557575.
    Final pruned buffer set (9 buffers):
        CLKBUF_X1
        BUF_X1
        CLKBUF_X2
        BUF_X2
        CLKBUF_X3
        BUF_X4
        BUF_X8
        BUF_X16
        BUF_X32

Pruning library cells (r/f, pwr)
    Min drive = 0.0557575.
    Final pruned buffer set (6 buffers):
        INV_X1
        INV_X2
        INV_X4
        INV_X8
        INV_X16
        INV_X32
CTS: Top-Level OCV Path Sharing not effective with Logic Level Balance, High-Fanout Synthesis or in DRC beyond exception.
BA: Refreshing blockage map size.
BA: Refreshing blockage map size.
CTS: BA: Net 'clk'
CTS: BA: Root net includes 1 sinks.
CTS: BA: Max delay at toplevel pins = 0.484065
CTS: BA: Max skew at toplevel pins = 0.095438
CTS: Prepare sources for clock domain clk

CTS: ==================================================
CTS: DRC fixing beyond exceptions completed successfully
CTS:   Elapsed time: 0 seconds
CTS:   CPU time:     0 seconds on linux-lab-045.ece.uw.edu
CTS: ==================================================
Information: Layer metal9 is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer metal10 is ignored for resistance and capacitance computation. (RCEX-019)
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is library 1D. (RCEX-015)
Information: Library Derived Cap for layer metal1 : 0.06 0.06 (RCEX-011)
Information: Library Derived Res for layer metal1 : 5.4e-06 5.4e-06 (RCEX-011)
Information: Library Derived Cap for layer metal2 : 0.053 0.053 (RCEX-011)
Information: Library Derived Res for layer metal2 : 3.6e-06 3.6e-06 (RCEX-011)
Information: Library Derived Cap for layer metal3 : 0.052 0.052 (RCEX-011)
Information: Library Derived Res for layer metal3 : 3.6e-06 3.6e-06 (RCEX-011)
Information: Library Derived Cap for layer metal4 : 0.065 0.065 (RCEX-011)
Information: Library Derived Res for layer metal4 : 1.5e-06 1.5e-06 (RCEX-011)
Information: Library Derived Cap for layer metal5 : 0.0067 0.0067 (RCEX-011)
Information: Library Derived Res for layer metal5 : 1.5e-06 1.5e-06 (RCEX-011)
Information: Library Derived Cap for layer metal6 : 0.049 0.049 (RCEX-011)
Information: Library Derived Res for layer metal6 : 1.5e-06 1.5e-06 (RCEX-011)
Information: Library Derived Cap for layer metal7 : 0.068 0.068 (RCEX-011)
Information: Library Derived Res for layer metal7 : 1.9e-07 1.9e-07 (RCEX-011)
Information: Library Derived Cap for layer metal8 : 0.05 0.05 (RCEX-011)
Information: Library Derived Res for layer metal8 : 1.9e-07 1.9e-07 (RCEX-011)
Information: Library Derived Cap for layer metal9 : 0.065 0.065 (RCEX-011)
Information: Library Derived Res for layer metal9 : 3.8e-08 3.8e-08 (RCEX-011)
Information: Library Derived Cap for layer metal10 : 0.049 0.049 (RCEX-011)
Information: Library Derived Res for layer metal10 : 3.8e-08 3.8e-08 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.055 0.055 (RCEX-011)
Information: Library Derived Horizontal Res : 2.4e-06 2.4e-06 (RCEX-011)
Information: Library Derived Vertical Cap : 0.042 0.042 (RCEX-011)
Information: Library Derived Vertical Res : 1.8e-06 1.8e-06 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 4.4e-06 4.4e-06 (RCEX-011)
 CTS Successful 
Optimizing clock tree...
Operating Condition is max
No valid clocks specified, all clocks will be optimized
CTS: CTS Operating Condition(s): MAX(Worst) 
Clock name : clk 
enable delay detour in ctdn
[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 10 routable metal layers
    Top most routable layer is set to be metal8
    This is considered as a 8-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 298 horizontal rows
    1802 pre-routes for placement blockage/checking
    1802 pre-routes for map congestion calculation
    tracks of layer 3 are not even
    tracks of layer 6 are not even
    tracks of layer 7 are not even
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
 Cannot find specified mesh net 
[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 10 routable metal layers
    Top most routable layer is set to be metal8
    This is considered as a 8-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 298 horizontal rows
    1802 pre-routes for placement blockage/checking
    1802 pre-routes for map congestion calculation
    tracks of layer 3 are not even
    tracks of layer 6 are not even
    tracks of layer 7 are not even
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
CTS: all inverters have too large rise/fall delay skew
CTS: inverter INV_X32: rise/fall delay skew = 1.118428 (> 0.200000) 
CTS: Region Aware Algorithm is automatically turned off when design has no region or only has one region.
CTS: Prepare sources for clock domain clk
CTS: Prepare sources for clock domain clk

Pruning library cells (r/f, pwr)
    Min drive = 0.0557575.
    Final pruned buffer set (9 buffers):
        CLKBUF_X1
        BUF_X1
        CLKBUF_X2
        BUF_X2
        CLKBUF_X3
        BUF_X4
        BUF_X8
        BUF_X16
        BUF_X32

Pruning library cells (r/f, pwr)
    Min drive = 0.0557575.
    Final pruned buffer set (6 buffers):
        INV_X1
        INV_X2
        INV_X4
        INV_X8
        INV_X16
        INV_X32
CTS: Enable Top-Level OCV Path Sharing.
CTO-ID:    
Choosing the following cells for CTO Delay Insertion and ICDB: 
CTO-  :     BUF_X1, 
CTO-  :     BUF_X2, 
CTO-  :     BUF_X4, 
CTO-  :     BUF_X8, 
CTO-  :     BUF_X16, 
CTO-  :     BUF_X32, 
CTO-  :     CLKBUF_X1, 
CTO-  :     CLKBUF_X2, 
CTO-  :     CLKBUF_X3, 
CTO-  :     INV_X1, 
CTO-  :     INV_X2, 
CTO-  :     INV_X4, 
CTO-  :     INV_X8, 
CTO-  :     INV_X16, 
CTO-  :     INV_X32, 
CTO-  :     

Initializing multicorner optimizer...
Using primary buffers equivalent to 'BUF_X1'.
Using primary inverters equivalent to 'INV_X1'.
Technology-based gate delay scale factors (normalized to the highest):
  Corner 'max': 1.000
Technology-based wire delay scale factors (normalized to the highest):
  Corner 'max': 1.000
Information: Float pin scale factor for the 'max' operating condition of scenario 'default' is set to 1.000 (CTS-375)
Information: Float pin scale factor for the 'min' operating condition of scenario 'default' is set to 1.000 (CTS-375)
Using the following scale factors for float pins:
  Corner 'max': 1.000
Worst clock corner:  max
Worst RC delay corner:  max
Using normal effort optimization
Using pre-route mode
Using non-mv_mode
Target max transition = 0.088498
Using the CTS integrated router

Selecting library cells for optimization
    Final pruned buffer set (9 buffers):
        CLKBUF_X1
        BUF_X1
        CLKBUF_X2
        BUF_X2
        CLKBUF_X3
        BUF_X4
        BUF_X8
        BUF_X16
        BUF_X32

    Final pruned inverter set (6 inverters):
        INV_X1
        INV_X2
        INV_X4
        INV_X8
        INV_X16
        INV_X32


Initializing parameters for clock clk:
Root pin: clk
Using max_transition: 1.000 ns
Using leaf_max_transition for clock clk: 1.000 ns
Using the following target skews for global optimization:
  Corner 'max': 0.060 ns
Using the following target skews for incremental optimization:
  Corner 'max': 0.000 ns
Using the following optimization options:
  gate sizing                   :  on
  gate relocation               :  on
  preserve levels               :  off
  area recovery                 :  on
  relax insertion delay         :  off
  balance rc                    :  off
Information: The -balance_rc option is set to false by default, because there are single CTS corner(s). (CTS-1121)
Using max_transition 1.000 ns
Using leaf_max_transition for clock clk : 1.000 ns


Starting optimization for clock clk.
Using max_transition 1.000 ns
Using leaf_max_transition for clock clk : 1.000 ns

****************************************
* Preoptimization report (clock 'clk') *
****************************************
  Corner 'max'
    Estimated Skew (r/f/b) = (0.109 0.000 0.109)
    Estimated Insertion Delay (r/f/b) = (0.458  -inf 0.458)
  Corner 'RC-ONLY'
    Estimated Skew (r/f/b) = (0.030 0.000 0.030)
    Estimated Insertion Delay (r/f/b) = (0.036  -inf 0.036)
  Wire capacitance =  0.5 pf
  Total capacitance = 2.3 pf
  Max transition = 0.156 ns
  Cells = 10 (area=72.617996)
  Inverters = 9 (area=72.617996)
  Inverter Types
  ==============
    INV_X32: 8
    INV_X8: 1

Report DRC violations for clock clk (initial)
Total 0 DRC violations for clock clk (initial)
 Start (0.352, 0.474), End (0.352, 0.474) 

RC optimization for clock 'clk'
Corner sensitivity to RC skew (normalized to the first corner):
  Corner 'max': +0.000
10%   20%   30%   40%   50%   60%   70%   80%   90%   100%   
10%   20%   30%   40%   50%   60%   70%   80%   90%   100%   
Coarse optimization for clock 'clk'
10%   20%   30%   40%   50%   60%   70%   80%   90%   100%   
10%   20%   30%   40%   50%   60%   70%   80%   90%   100%   
10%   20%   30%   40%   50%   60%   70%   80%   90%   100%   
10%   20%   30%   40%   50%   60%   70%   80%   90%   100%   
 No back-to-back buffer chains found
 Start (0.299, 0.371), End (0.299, 0.371) 

Detailed optimization for clock 'clk'
10%   20%   30%   40%   50%   60%   70%   80%   90%   100%   
Using max_transition 1.000 ns
Using leaf_max_transition for clock clk : 1.000 ns
Starting optimization pass for clock clk:
Start path based optimization 
 Start (0.298, 0.355), End (0.298, 0.355) 

 Start (0.298, 0.355), End (0.298, 0.355) 

10%   20%   30%   40%   50%   60%   70%   80%   90%   100%   
 Start (0.298, 0.355), End (0.298, 0.355) 

 Start (0.298, 0.355), End (0.298, 0.355) 

 Start (0.298, 0.355), End (0.298, 0.355) 

 Start (0.298, 0.355), End (0.298, 0.355) 

 iteration 1: (0.047543, 0.355291) [0]
 Total 1 delay buffers added on clock clk (SP) (corner 0)
 Start (0.298, 0.355), End (0.308, 0.355) 

 Start (0.308, 0.355), End (0.308, 0.355) 

Start area recovery: (0.307748, 0.355291)
Using max_transition 1.000 ns
Using leaf_max_transition for clock clk : 1.000 ns
Switch to low metal layer for clock 'clk':

 Total 5 out of 11 nets switched to low metal layer for clock 'clk' with largest cap change 43.64 percent
Switch metal layer for area recovery: (0.307748, 0.354297)
 Start (0.308, 0.354), End (0.308, 0.354) 

Buffer removal for area recovery: (0.307748, 0.354297)
Area recovery optimization for clock 'clk':
18%   27%   36%   45%   54%   63%   72%   81%   90%   100%   
Sizing for area recovery: (0.307748, 0.354297)

 Total 0 buffers removed (all paths) for clock 'clk'
Path buffer removal for area recovery: (0.307748, 0.354297)
Buffer pair removal for area recovery: (0.307748, 0.354297)
End area recovery: (0.307748, 0.354297)

*************************************************
* Multicorner optimization report (clock 'clk') *
*************************************************
  Corner 'max'
    Estimated Skew (r/f/b) = (0.047 0.000 0.047)
    Estimated Insertion Delay (r/f/b) = (0.354  -inf 0.354)
  Corner 'RC-ONLY'
    Estimated Skew (r/f/b) = (0.029 0.000 0.029)
    Estimated Insertion Delay (r/f/b) = (0.033  -inf 0.033)
  Wire capacitance =  0.6 pf
  Total capacitance = 2.2 pf
  Max transition = 0.156 ns
  Cells = 11 (area=53.200001)
  Buffers = 1 (area=6.650000)
  Inverters = 9 (area=46.549999)
  Buffer Types
  ============
    BUF_X16: 1
  Inverter Types
  ==============
    INV_X32: 3
    INV_X16: 4
    INV_X4: 1
    INV_X2: 1


++ Longest path for clock clk in corner 'max':
 object                               fan cap  trn inc  arr r location
 clk (port)                                     11   0    0 r ( 731  895) 
 clk (port)                                     28  27   27 r ( 731  895) 
 clk (net)                              1   3                 
 INV_X8_G1B4I1/A (INV_X2)                       28   0   28 r ( 732  863) 
 INV_X8_G1B4I1/ZN (INV_X2)                      27  47   74 f ( 731  863) 
 clk_G1B1I1 (net)                       1  22                 
 INV_X32_G1B3I1/A (INV_X16)                     27   1   76 f ( 391  393) 
 INV_X32_G1B3I1/ZN (INV_X16)                    26  47  123 r ( 391  393) 
 clk_G1B2I1 (net)                       2  31                 
 INV_X32_G1B2I2/A (INV_X16)                     26   1  123 r ( 378  393) 
 INV_X32_G1B2I2/ZN (INV_X16)                    22  38  161 f ( 378  393) 
 clk_G1B3I2 (net)                       4 132                 
 INV_X32_G1B1I2/A (INV_X32)                     22   3  164 f ( 219  693) 
 INV_X32_G1B1I2/ZN (INV_X32)                   151 149  314 r ( 219  692) 
 clk_G1B4I2 (net)                      346 514                
 regfile0/register_reg_22__27_/CK (DFF_X1)     155  40  354 r (  61  513) 


++ Shortest path for clock clk in corner 'max':
 object                               fan cap  trn inc  arr r location
 clk (port)                                     11   0    0 r ( 731  895) 
 clk (port)                                     28  27   27 r ( 731  895) 
 clk (net)                              1   3                 
 INV_X8_G1B4I1/A (INV_X2)                       28   0   28 r ( 732  863) 
 INV_X8_G1B4I1/ZN (INV_X2)                      27  47   74 f ( 731  863) 
 clk_G1B1I1 (net)                       1  22                 
 INV_X32_G1B3I1/A (INV_X16)                     27   1   76 f ( 391  393) 
 INV_X32_G1B3I1/ZN (INV_X16)                    26  47  123 r ( 391  393) 
 clk_G1B2I1 (net)                       2  31                 
 INV_X32_G1B2I1/A (INV_X4)                      26   1  123 r ( 402  415) 
 INV_X32_G1B2I1/ZN (INV_X4)                     27  45  168 f ( 401  415) 
 clk_G1B3I1 (net)                       1  44                 
 INV_X32_G1B1I5/A (INV_X32)                     27   2  170 f ( 652  706) 
 INV_X32_G1B1I5/ZN (INV_X32)                   130 137  307 r ( 652  707) 
 clk_G1B4I5 (net)                      301 445                
 regfile0/register_reg_20__11_/CK (DFF_X1)     130   1  308 r ( 620  712) 


++ Longest path for clock clk in corner 'RC-ONLY':
 object                               fan cap  trn inc  arr r location
 clk (port)                                     11   0    0 r ( 731  895) 
 clk (port)                                      0   0    0 r ( 731  895) 
 clk (net)                              1   3                 
 INV_X8_G1B4I1/A (INV_X2)                        0   0    0 r ( 732  863) 
 INV_X8_G1B4I1/ZN (INV_X2)                       0   0    0 f ( 731  863) 
 clk_G1B1I1 (net)                       1  22                 
 INV_X32_G1B3I1/A (INV_X16)                      1   1    1 f ( 391  393) 
 INV_X32_G1B3I1/ZN (INV_X16)                     0   0    1 r ( 391  393) 
 clk_G1B2I1 (net)                       2  31                 
 INV_X32_G1B2I2/A (INV_X16)                      1   1    1 r ( 378  393) 
 INV_X32_G1B2I2/ZN (INV_X16)                     0   0    1 f ( 378  393) 
 clk_G1B3I2 (net)                       4 132                 
 INV_X32_G1B1I2/A (INV_X32)                      3   2    4 f ( 219  693) 
 INV_X32_G1B1I2/ZN (INV_X32)                     0   0    4 r ( 219  692) 
 clk_G1B4I2 (net)                      346 514                
 regfile0/register_reg_22__27_/CK (DFF_X1)      35  29   33 r (  61  513) 


++ Shortest path for clock clk in corner 'RC-ONLY':
 object                               fan cap  trn inc  arr r location
 clk (port)                                     11   0    0 r ( 731  895) 
 clk (port)                                      0   0    0 r ( 731  895) 
 clk (net)                              1   3                 
 INV_X8_G1B4I1/A (INV_X2)                        0   0    0 r ( 732  863) 
 INV_X8_G1B4I1/ZN (INV_X2)                       0   0    0 f ( 731  863) 
 clk_G1B1I1 (net)                       1  22                 
 INV_X32_G1B3I1/A (INV_X16)                      1   1    1 f ( 391  393) 
 INV_X32_G1B3I1/ZN (INV_X16)                     0   0    1 r ( 391  393) 
 clk_G1B2I1 (net)                       2  31                 
 INV_X32_G1B2I1/A (INV_X4)                       0   0    1 r ( 402  415) 
 INV_X32_G1B2I1/ZN (INV_X4)                      0   0    1 f ( 401  415) 
 clk_G1B3I1 (net)                       1  44                 
 INV_X32_G1B1I5/A (INV_X32)                      2   2    3 f ( 652  706) 
 INV_X32_G1B1I5/ZN (INV_X32)                     0   0    3 r ( 652  707) 
 clk_G1B4I5 (net)                      301 445                
 regfile0/register_reg_20__11_/CK (DFF_X1)       1   1    3 r ( 620  712) 

Report DRC violations for clock clk (final)
Total 0 DRC violations for clock clk (final)

  Legalizing Placement
  --------------------

[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 10 routable metal layers
    Top most routable layer is set to be metal8
    This is considered as a 8-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 298 horizontal rows
    1802 pre-routes for placement blockage/checking
    1802 pre-routes for map congestion calculation
    tracks of layer 3 are not even
    tracks of layer 6 are not even
    tracks of layer 7 are not even
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
 
****************************************
  Report : Chip Summary
  Design : cpu
  Version: T-2022.03-SP3
  Date   : Fri May 26 19:16:46 2023
****************************************
Std cell utilization: 8.23%  (54233/(658580-0))
(Non-fixed + Fixed)
Std cell utilization: 8.25%  (54033/(658580-3500))
(Non-fixed only)
Chip area:            658580   sites, bbox (14.00 14.00 433.90 434.00) um
Std cell area:        54233    sites, (non-fixed:54033  fixed:200)
                      8521     cells, (non-fixed:8511   fixed:10)
Macro cell area:      0        sites
                      0        cells
Placement blockages:  0        sites, (excluding fixed std cells)
                      3500     sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       51 
Avg. std cell width:  1.34 um 
Site array:           unit     (width: 0.19 um, height: 1.40 um, rows: 298)
Physical DB scale:    2000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : cpu
  Version: T-2022.03-SP3
  Date   : Fri May 26 19:16:46 2023
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
metal1     none          ---         ---       via additive      ---
metal2     none          ---         ---       via additive      ---
metal3     none          ---         ---       via additive      ---
metal4     none          ---         ---       via additive      ---
metal5     none          ---         ---       via additive      ---
metal6     none          ---         ---       via additive      ---
metal7     none          ---         ---       via additive      ---
metal8     none          ---         ---       via additive      ---
metal9     none          ---         ---       via additive      ---
metal10    none          ---         ---       via additive      ---
Legalizing 2 illegal cells...
Starting legalizer.
Initial legalization:  10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0 sec)
Optimizations pass 1: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.0 sec)
Optimizations pass 2: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.0 sec)
Optimizations pass 3: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.0 sec)
Legalization complete (0 total sec)
 
****************************************
  Report : Legalize Displacement
  Design : cpu
  Version: T-2022.03-SP3
  Date   : Fri May 26 19:16:46 2023
****************************************

avg cell displacement:    0.641 um ( 0.46 row height)
max cell displacement:    0.760 um ( 0.54 row height)
std deviation:            0.098 um ( 0.07 row height)
number of cell moved:         2 cells (out of 8511 cells)

Total 0 cells has large displacement (e.g. > 4.200 um or 3 row height)

...100%

  Placement Legalization Complete
  -------------------------------

Information: Updating database...
Unsetting the GR Options
LR: 0 out of 10 clock nets rerouted
LR: Clock routing service terminated
Invalidate design extracted status
Optimize clock tree Successful...
Performing optimization...
Warning: Could not read any link_library files. The link_library setting {"*", "stdcells-wc.db", "stdcells-bc.db", "dw_foundation.sldb"} may be invalid. (UID-349)

  Loading design 'cpu'
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Warning: Layer 'metal1' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal2' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal3' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal4' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal5' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal6' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal7' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal8' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal9' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal10' is missing the optional 'edge capacitance' attribute. (PSYN-101)




Information: The design has 1650 physical cells. (PSYN-105)
Information: Library Manufacturing Grid(GridResolution) : 5
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Warning: Mismatch in the main library and the Milkyway library resistance units. In the main library it is 1000.000 kohm and in the Milkyway design library it is 1.000 kohm. Check and correct the resistance units in the .tf and .db files. (PSYN-476)
Information: Capacitance Unit from Milkyway design library: 'pf' 
Warning: Mismatch in the main and the Milkyway library capacitance units. In the main library it is 0.001 pf and in the Milkyway design library it is 1.000 pf. Check and correct the capacitance units in the .tf and .db files. (PSYN-477)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Layer metal9 is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer metal10 is ignored for resistance and capacitance computation. (RCEX-019)
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is library 1D. (RCEX-015)
Information: Library Derived Cap for layer metal1 : 0.06 0.06 (RCEX-011)
Information: Library Derived Res for layer metal1 : 5.4e-06 5.4e-06 (RCEX-011)
Information: Library Derived Cap for layer metal2 : 0.053 0.053 (RCEX-011)
Information: Library Derived Res for layer metal2 : 3.6e-06 3.6e-06 (RCEX-011)
Information: Library Derived Cap for layer metal3 : 0.052 0.052 (RCEX-011)
Information: Library Derived Res for layer metal3 : 3.6e-06 3.6e-06 (RCEX-011)
Information: Library Derived Cap for layer metal4 : 0.065 0.065 (RCEX-011)
Information: Library Derived Res for layer metal4 : 1.5e-06 1.5e-06 (RCEX-011)
Information: Library Derived Cap for layer metal5 : 0.0067 0.0067 (RCEX-011)
Information: Library Derived Res for layer metal5 : 1.5e-06 1.5e-06 (RCEX-011)
Information: Library Derived Cap for layer metal6 : 0.049 0.049 (RCEX-011)
Information: Library Derived Res for layer metal6 : 1.5e-06 1.5e-06 (RCEX-011)
Information: Library Derived Cap for layer metal7 : 0.068 0.068 (RCEX-011)
Information: Library Derived Res for layer metal7 : 1.9e-07 1.9e-07 (RCEX-011)
Information: Library Derived Cap for layer metal8 : 0.05 0.05 (RCEX-011)
Information: Library Derived Res for layer metal8 : 1.9e-07 1.9e-07 (RCEX-011)
Information: Library Derived Cap for layer metal9 : 0.065 0.065 (RCEX-011)
Information: Library Derived Res for layer metal9 : 3.8e-08 3.8e-08 (RCEX-011)
Information: Library Derived Cap for layer metal10 : 0.049 0.049 (RCEX-011)
Information: Library Derived Res for layer metal10 : 3.8e-08 3.8e-08 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.055 0.055 (RCEX-011)
Information: Library Derived Horizontal Res : 2.4e-06 2.4e-06 (RCEX-011)
Information: Library Derived Vertical Cap : 0.042 0.042 (RCEX-011)
Information: Library Derived Vertical Res : 1.8e-06 1.8e-06 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 4.4e-06 4.4e-06 (RCEX-011)

                  Incremental high fanout optimization starts
================================================================

 Collecting Buffer Trees ... Found 0

                  Incremental high fanout optimization completes
================================================================


  Design  WNS: 0.0000  TNS: 0.0000  Number of Violating Paths: 0

  Nets with DRC Violations: 0
  Total moveable cell area: 14372.8
  Total fixed cell area: 53.2
  Total physical cell area: 14426.0
  Core area: (28000 28000 867800 868000)



  Design (Hold)  WNS: 0.2922  TNS: 80.4914  Number of Violating Paths: 1085

  Timing and DRC Optimization (Stage 1)
  --------------------------------------



  Beginning Timing Optimizations
  ------------------------------

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:00:02   14426.0      0.00       0.0    1398.0                              -80.49  


  Beginning Phase 1 Design Rule Fixing  (max_fanout)  (min_path)
  ------------------------------------

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:00:02   14426.0      0.00       0.0    1398.0                              -80.49  
    0:00:03   15264.4      0.00       0.0    1393.0 fetch0/instr_o_reg_2_/D       -2.71  
    0:00:03   15537.6      0.00       0.0    1393.0                               -0.00  


  Beginning Phase 2 Design Rule Fixing  (max_fanout)
  ------------------------------------

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:00:03   15537.6      0.00       0.0    1393.0                               -0.00  
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)
    0:00:03   15532.8      0.00       0.0    1393.0                                0.00  


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------

  Placement Optimization (Stage 1)
  -----------------------------------------------------

Information: Running stand-alone coarse placer in a separate process using temp directory '/tmp'. (PSYN-605)
43%...57%...71%...86%...100% done.

Information: Analyzing channel congestion ... 
Information: Channel congestion analysis detected 0 channels, edges and corners

[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 10 routable metal layers
    Top most routable layer is set to be metal8
    This is considered as a 8-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 298 horizontal rows
    1802 pre-routes for placement blockage/checking
    1802 pre-routes for map congestion calculation
    tracks of layer 3 are not even
    tracks of layer 6 are not even
    tracks of layer 7 are not even
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
 
****************************************
  Report : Chip Summary
  Design : cpu
  Version: T-2022.03-SP3
  Date   : Fri May 26 19:17:01 2023
****************************************
Std cell utilization: 8.87%  (58394/(658580-0))
(Non-fixed + Fixed)
Std cell utilization: 8.88%  (58194/(658580-3500))
(Non-fixed only)
Chip area:            658580   sites, bbox (14.00 14.00 433.90 434.00) um
Std cell area:        58394    sites, (non-fixed:58194  fixed:200)
                      8862     cells, (non-fixed:8852   fixed:10)
Macro cell area:      0        sites
                      0        cells
Placement blockages:  0        sites, (excluding fixed std cells)
                      3500     sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       55 
Avg. std cell width:  1.40 um 
Site array:           unit     (width: 0.19 um, height: 1.40 um, rows: 298)
Physical DB scale:    2000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : cpu
  Version: T-2022.03-SP3
  Date   : Fri May 26 19:17:01 2023
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
metal1     none          ---         ---       via additive      ---
metal2     none          ---         ---       via additive      ---
metal3     none          ---         ---       via additive      ---
metal4     none          ---         ---       via additive      ---
metal5     none          ---         ---       via additive      ---
metal6     none          ---         ---       via additive      ---
metal7     none          ---         ---       via additive      ---
metal8     none          ---         ---       via additive      ---
metal9     none          ---         ---       via additive      ---
metal10    none          ---         ---       via additive      ---
Legalizing 7420 illegal cells...
Starting legalizer.
Initial legalization:  10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0 sec)
Optimizations pass 1: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.1 sec)
Optimizations pass 2: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.1 sec)
Optimizations pass 3: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.1 sec)
Legalization complete (0 total sec)
 
****************************************
  Report : Legalize Displacement
  Design : cpu
  Version: T-2022.03-SP3
  Date   : Fri May 26 19:17:02 2023
****************************************

avg cell displacement:    0.361 um ( 0.26 row height)
max cell displacement:    2.027 um ( 1.45 row height)
std deviation:            0.215 um ( 0.15 row height)
number of cell moved:      7379 cells (out of 8852 cells)

Total 0 cells has large displacement (e.g. > 4.200 um or 3 row height)

...100%

  Placement Optimization Complete
  -------------------------------


  Design  WNS: 0.0000  TNS: 0.0000  Number of Violating Paths: 0

  Nets with DRC Violations: 0
  Total moveable cell area: 15479.6
  Total fixed cell area: 53.2
  Total physical cell area: 15532.8
  Core area: (28000 28000 867800 868000)



  Design (Hold)  WNS: 0.0171  TNS: 0.2299  Number of Violating Paths: 45

  Timing and DRC Optimization (Stage 2)
  --------------------------------------



  Beginning Timing Optimizations
  ------------------------------

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:00:10   15532.8      0.00       0.0    1393.0                               -0.23  


  Beginning Phase 1 Design Rule Fixing  (max_fanout)  (min_path)
  ------------------------------------

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:00:10   15532.8      0.00       0.0    1393.0                               -0.23  
    0:00:10   15546.4      0.00       0.0    1393.0                               -0.01  
    0:00:10   15546.4      0.00       0.0    1393.0                               -0.01  
    0:00:10   15546.4      0.00       0.0    1393.0                               -0.01  
    0:00:10   15546.4      0.00       0.0    1393.0                               -0.01  
    0:00:10   15546.4      0.00       0.0    1393.0                               -0.01  
    0:00:10   15546.4      0.00       0.0    1393.0                               -0.01  
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)
    0:00:10   15544.2      0.00       0.0    1393.0                                0.00  


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------

  Placement Optimization (Stage 2)
  -----------------------------------------------------

[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 10 routable metal layers
    Top most routable layer is set to be metal8
    This is considered as a 8-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 298 horizontal rows
    1802 pre-routes for placement blockage/checking
    1802 pre-routes for map congestion calculation
    tracks of layer 3 are not even
    tracks of layer 6 are not even
    tracks of layer 7 are not even
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
 
****************************************
  Report : Chip Summary
  Design : cpu
  Version: T-2022.03-SP3
  Date   : Fri May 26 19:17:03 2023
****************************************
Std cell utilization: 8.87%  (58437/(658580-0))
(Non-fixed + Fixed)
Std cell utilization: 8.89%  (58237/(658580-3500))
(Non-fixed only)
Chip area:            658580   sites, bbox (14.00 14.00 433.90 434.00) um
Std cell area:        58437    sites, (non-fixed:58237  fixed:200)
                      8882     cells, (non-fixed:8872   fixed:10)
Macro cell area:      0        sites
                      0        cells
Placement blockages:  0        sites, (excluding fixed std cells)
                      3500     sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       55 
Avg. std cell width:  1.40 um 
Site array:           unit     (width: 0.19 um, height: 1.40 um, rows: 298)
Physical DB scale:    2000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : cpu
  Version: T-2022.03-SP3
  Date   : Fri May 26 19:17:03 2023
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
metal1     none          ---         ---       via additive      ---
metal2     none          ---         ---       via additive      ---
metal3     none          ---         ---       via additive      ---
metal4     none          ---         ---       via additive      ---
metal5     none          ---         ---       via additive      ---
metal6     none          ---         ---       via additive      ---
metal7     none          ---         ---       via additive      ---
metal8     none          ---         ---       via additive      ---
metal9     none          ---         ---       via additive      ---
metal10    none          ---         ---       via additive      ---
Legalizing 8 illegal cells...
Starting legalizer.
Initial legalization:  10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0 sec)
Optimizations pass 1: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.0 sec)
Optimizations pass 2: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.0 sec)
Optimizations pass 3: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.0 sec)
Legalization complete (0 total sec)
 
****************************************
  Report : Legalize Displacement
  Design : cpu
  Version: T-2022.03-SP3
  Date   : Fri May 26 19:17:03 2023
****************************************

avg cell displacement:    0.464 um ( 0.33 row height)
max cell displacement:    0.936 um ( 0.67 row height)
std deviation:            0.300 um ( 0.21 row height)
number of cell moved:         5 cells (out of 8872 cells)

Total 0 cells has large displacement (e.g. > 4.200 um or 3 row height)

...100%

  Placement Optimization Complete
  -------------------------------


  Design  WNS: 0.0000  TNS: 0.0000  Number of Violating Paths: 0

  Nets with DRC Violations: 0
  Total moveable cell area: 15491.0
  Total fixed cell area: 53.2
  Total physical cell area: 15544.2
  Core area: (28000 28000 867800 868000)



  Design (Hold)  WNS: 0.0001  TNS: 0.0002  Number of Violating Paths: 2
[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 10 routable metal layers
    Top most routable layer is set to be metal8
    This is considered as a 8-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 298 horizontal rows
    1802 pre-routes for placement blockage/checking
    1802 pre-routes for map congestion calculation
    tracks of layer 3 are not even
    tracks of layer 6 are not even
    tracks of layer 7 are not even
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
Warning: Die area is not integer multiples of min site width (380), object's width and height(895800,896000). (PSYN-523)

**************************************************** 
Check_legality: Report for Fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
**************************************************** 
(fixed placement) Cells Not on Row            : 0
(fixed placement) Cell Overlaps               : 0
(fixed placement) Cells overlapping blockages : 0
(fixed placement) Orientation Violations      : 0
(fixed placement) Site Violations             : 0
(fixed placement) Power Strap Violations      : 0
****************************************************** 

****************************************************** 
Check_legality: Report for Non-fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
****************************************************** 
Number of Cells Not on Row            : 0
Number of Cell Overlaps               : 0
Number of Cells overlapping blockages : 0
Number of Orientation Violations      : 0
Number of Site Violations             : 0
Number of Power Strap Violations      : 0
******************************************** 
Information: Updating database...
Routing clock nets...
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = metal1
Cell Max-Routing-Layer = metal8
Information: Multiple default contact via1_0 found for layer via1. (ZRT-021)
Information: Multiple default contact via1_1 found for layer via1. (ZRT-021)
Information: Multiple default contact via1_3 found for layer via1. (ZRT-021)
Information: Multiple default contact via1_5 found for layer via1. (ZRT-021)
Information: Multiple default contact via2_5 found for layer via2. (ZRT-021)
Information: Multiple default contact via2_6 found for layer via2. (ZRT-021)
Information: Multiple default contact via2_0 found for layer via2. (ZRT-021)
Information: Multiple default contact via2_1 found for layer via2. (ZRT-021)
Information: Multiple default contact via3_0 found for layer via3. (ZRT-021)
Via on layer (via1) needs more than one tracks
Warning: Layer metal1 pitch 0.140 may be too small: wire/via-down 0.140, wire/via-up 0.170. (ZRT-026)
Wire on layer (metal3) needs more than one tracks
Via on layer (via2) needs more than one tracks
Via on layer (via3) needs more than one tracks
Warning: Layer metal3 pitch 0.140 may be too small: wire/via-down 0.175, wire/via-up 0.175. (ZRT-026)
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used  121  Alloctr  122  Proc 2060 
Printing options for 'set_route_zrt_common_options'
-global_max_layer_mode                                  :        hard                
-read_user_metal_blockage_layer                         :        true                
-wide_macro_pin_as_fat_wire                             :        true                

Printing options for 'set_route_zrt_global_options'

Begin global routing.
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,447.90,448.00)
Number of routing layers = 10
layer metal1, dir Hor, min width = 0.07, min space = 0.06 pitch = 0.14
layer metal2, dir Hor, min width = 0.07, min space = 0.07 pitch = 0.19
layer metal3, dir Ver, min width = 0.07, min space = 0.07 pitch = 0.14
layer metal4, dir Hor, min width = 0.14, min space = 0.14 pitch = 0.28
layer metal5, dir Ver, min width = 0.14, min space = 0.14 pitch = 0.28
layer metal6, dir Hor, min width = 0.14, min space = 0.14 pitch = 0.28
layer metal7, dir Ver, min width = 0.40, min space = 0.40 pitch = 0.80
layer metal8, dir Hor, min width = 0.40, min space = 0.40 pitch = 0.80
layer metal9, dir Hor, min width = 0.80, min space = 0.80 pitch = 1.60
layer metal10, dir Ver, min width = 0.80, min space = 0.80 pitch = 1.60
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    8  Alloctr    8  Proc    0 
[End of Build Tech Data] Total (MB): Used  130  Alloctr  131  Proc 2060 
Net statistics:
Total number of nets     = 9562
Number of nets to route  = 11
Number of nets with min-layer-mode soft = 10
Number of nets with min-layer-mode soft-cost-medium = 10
Number of nets with max-layer-mode hard = 7
1 nets are partially connected,
 of which 0 are detail routed and 1 are global routed.
11 nets are fully connected,
 of which 2 are detail routed and 9 are global routed.
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    5  Alloctr    5  Proc    0 
[End of Build All Nets] Total (MB): Used  136  Alloctr  136  Proc 2060 
Average gCell capacity  7.34     on layer (1)    metal1
Average gCell capacity  8.18     on layer (2)    metal2
Average gCell capacity  5.24     on layer (3)    metal3
Average gCell capacity  3.24     on layer (4)    metal4
Average gCell capacity  3.18     on layer (5)    metal5
Average gCell capacity  2.97     on layer (6)    metal6
Average gCell capacity  1.66     on layer (7)    metal7
Average gCell capacity  1.75     on layer (8)    metal8
Average gCell capacity  0.87     on layer (9)    metal9
Average gCell capacity  0.00     on layer (10)   metal10
Average number of tracks per gCell 10.00         on layer (1)    metal1
Average number of tracks per gCell 10.00         on layer (2)    metal2
Average number of tracks per gCell 7.37  on layer (3)    metal3
Average number of tracks per gCell 5.00  on layer (4)    metal4
Average number of tracks per gCell 5.00  on layer (5)    metal5
Average number of tracks per gCell 5.00  on layer (6)    metal6
Average number of tracks per gCell 1.75  on layer (7)    metal7
Average number of tracks per gCell 1.75  on layer (8)    metal8
Average number of tracks per gCell 0.88  on layer (9)    metal9
Average number of tracks per gCell 0.88  on layer (10)   metal10
Number of gCells = 1024000
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:00 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion map] Stage (MB): Used    1  Alloctr    1  Proc   11 
[End of Build Congestion map] Total (MB): Used  137  Alloctr  138  Proc 2072 
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used   15  Alloctr   16  Proc   11 
[End of Build Data] Total (MB): Used  137  Alloctr  138  Proc 2072 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  137  Alloctr  138  Proc 2072 
Information: Using 1 threads for routing. (ZRT-444)
multi gcell levels ON

Start GR phase 0
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used  137  Alloctr  138  Proc 2072 
Initial. Routing result:
Initial. Both Dirs: Overflow =     2 Max = 1 GRCs =     2 (0.00%)
Initial. H routing: Overflow =     1 Max = 1 (GRCs =  1) GRCs =     1 (0.00%)
Initial. V routing: Overflow =     1 Max = 1 (GRCs =  1) GRCs =     1 (0.00%)
Initial. metal1     Overflow =     1 Max = 1 (GRCs =  1) GRCs =     1 (0.00%)
Initial. metal2     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. metal3     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. metal4     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. metal5     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. metal6     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. metal7     Overflow =     1 Max = 1 (GRCs =  1) GRCs =     1 (0.00%)
Initial. metal8     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. metal9     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. metal10    Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 15098.95
Initial. Layer metal1 wire length = 0.12
Initial. Layer metal2 wire length = 0.00
Initial. Layer metal3 wire length = 5959.62
Initial. Layer metal4 wire length = 7156.80
Initial. Layer metal5 wire length = 1286.60
Initial. Layer metal6 wire length = 0.00
Initial. Layer metal7 wire length = 396.20
Initial. Layer metal8 wire length = 299.60
Initial. Layer metal9 wire length = 0.00
Initial. Layer metal10 wire length = 0.00
Initial. Total Number of Contacts = 4946
Initial. Via via1_4 count = 1495
Initial. Via via2_8 count = 1496
Initial. Via via3_2 count = 1679
Initial. Via via4_0 count = 256
Initial. Via via5_0 count = 6
Initial. Via via6_0 count = 6
Initial. Via via7_0 count = 8
Initial. Via via8_0 count = 0
Initial. Via via9_0 count = 0
Initial. completed.

Start GR phase 1
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  137  Alloctr  138  Proc 2072 
phase1. Routing result:
phase1. Both Dirs: Overflow =     2 Max = 1 GRCs =     2 (0.00%)
phase1. H routing: Overflow =     1 Max = 1 (GRCs =  1) GRCs =     1 (0.00%)
phase1. V routing: Overflow =     1 Max = 1 (GRCs =  1) GRCs =     1 (0.00%)
phase1. metal1     Overflow =     1 Max = 1 (GRCs =  1) GRCs =     1 (0.00%)
phase1. metal2     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. metal3     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. metal4     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. metal5     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. metal6     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. metal7     Overflow =     1 Max = 1 (GRCs =  1) GRCs =     1 (0.00%)
phase1. metal8     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. metal9     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. metal10    Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 15097.89
phase1. Layer metal1 wire length = 0.00
phase1. Layer metal2 wire length = 0.00
phase1. Layer metal3 wire length = 5959.62
phase1. Layer metal4 wire length = 7156.80
phase1. Layer metal5 wire length = 1286.60
phase1. Layer metal6 wire length = 0.00
phase1. Layer metal7 wire length = 396.80
phase1. Layer metal8 wire length = 298.06
phase1. Layer metal9 wire length = 0.00
phase1. Layer metal10 wire length = 0.00
phase1. Total Number of Contacts = 4948
phase1. Via via1_4 count = 1495
phase1. Via via2_8 count = 1496
phase1. Via via3_2 count = 1679
phase1. Via via4_0 count = 256
phase1. Via via5_0 count = 6
phase1. Via via6_0 count = 6
phase1. Via via7_0 count = 10
phase1. Via via8_0 count = 0
phase1. Via via9_0 count = 0
phase1. completed.

Start GR phase 2
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used  137  Alloctr  138  Proc 2072 
phase2. Routing result:
phase2. Both Dirs: Overflow =     1 Max = 1 GRCs =     1 (0.00%)
phase2. H routing: Overflow =     1 Max = 1 (GRCs =  1) GRCs =     1 (0.00%)
phase2. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. metal1     Overflow =     1 Max = 1 (GRCs =  1) GRCs =     1 (0.00%)
phase2. metal2     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. metal3     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. metal4     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. metal5     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. metal6     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. metal7     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. metal8     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. metal9     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. metal10    Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase2. Total Wire Length = 15097.88
phase2. Layer metal1 wire length = 0.00
phase2. Layer metal2 wire length = 0.00
phase2. Layer metal3 wire length = 5959.62
phase2. Layer metal4 wire length = 7156.80
phase2. Layer metal5 wire length = 1286.60
phase2. Layer metal6 wire length = 1.27
phase2. Layer metal7 wire length = 396.80
phase2. Layer metal8 wire length = 296.78
phase2. Layer metal9 wire length = 0.00
phase2. Layer metal10 wire length = 0.00
phase2. Total Number of Contacts = 4946
phase2. Via via1_4 count = 1495
phase2. Via via2_8 count = 1496
phase2. Via via3_2 count = 1679
phase2. Via via4_0 count = 256
phase2. Via via5_0 count = 6
phase2. Via via6_0 count = 6
phase2. Via via7_0 count = 8
phase2. Via via8_0 count = 0
phase2. Via via9_0 count = 0
phase2. completed.

Start GR phase 3
Current Stage stats:
[End of Phase3 Routing] Elapsed real time: 0:00:00 
[End of Phase3 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase3 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase3 Routing] Total (MB): Used  137  Alloctr  138  Proc 2072 
phase3. Routing result:
phase3. Both Dirs: Overflow =     1 Max = 1 GRCs =     1 (0.00%)
phase3. H routing: Overflow =     1 Max = 1 (GRCs =  1) GRCs =     1 (0.00%)
phase3. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. metal1     Overflow =     1 Max = 1 (GRCs =  1) GRCs =     1 (0.00%)
phase3. metal2     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. metal3     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. metal4     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. metal5     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. metal6     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. metal7     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. metal8     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. metal9     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. metal10    Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase3. Total Wire Length = 15097.88
phase3. Layer metal1 wire length = 0.00
phase3. Layer metal2 wire length = 0.00
phase3. Layer metal3 wire length = 5959.62
phase3. Layer metal4 wire length = 7156.80
phase3. Layer metal5 wire length = 1286.60
phase3. Layer metal6 wire length = 1.27
phase3. Layer metal7 wire length = 396.80
phase3. Layer metal8 wire length = 296.78
phase3. Layer metal9 wire length = 0.00
phase3. Layer metal10 wire length = 0.00
phase3. Total Number of Contacts = 4946
phase3. Via via1_4 count = 1495
phase3. Via via2_8 count = 1496
phase3. Via via3_2 count = 1679
phase3. Via via4_0 count = 256
phase3. Via via5_0 count = 6
phase3. Via via6_0 count = 6
phase3. Via via7_0 count = 8
phase3. Via via8_0 count = 0
phase3. Via via9_0 count = 0
phase3. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used   15  Alloctr   16  Proc   11 
[End of Whole Chip Routing] Total (MB): Used  137  Alloctr  138  Proc 2072 

Congestion utilization per direction:
Average vertical track utilization   =  0.65 %
Peak    vertical track utilization   = 55.56 %
Average horizontal track utilization =  0.24 %
Peak    horizontal track utilization = 35.29 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used   -7  Alloctr   -7  Proc    0 
[GR: Done] Total (MB): Used  133  Alloctr  134  Proc 2072 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used   11  Alloctr   11  Proc   11 
[GR: Done] Total (MB): Used  133  Alloctr  134  Proc 2072 
Updating congestion ...
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:01 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:01
[End of Global Routing] Stage (MB): Used    0  Alloctr    0  Proc   11 
[End of Global Routing] Total (MB): Used  121  Alloctr  122  Proc 2072 

Start track assignment

Warning: Found 1 glinks either patially or fully outside the congestion map
Printing options for 'set_route_zrt_common_options'
-global_max_layer_mode                                  :        hard                
-read_user_metal_blockage_layer                         :        true                
-wide_macro_pin_as_fat_wire                             :        true                

Printing options for 'set_route_zrt_track_options'

Information: Using 1 threads for routing. (ZRT-444)

[Track Assign: Read routes] Elapsed real time: 0:00:00 
[Track Assign: Read routes] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Read routes] Stage (MB): Used    7  Alloctr    8  Proc    0 
[Track Assign: Read routes] Total (MB): Used  125  Alloctr  126  Proc 2072 

Start initial assignment

Assign Horizontal partitions, iteration 0
Routed partition 1/10      
Routed partition 2/10      
Routed partition 3/10      
Routed partition 4/10      
Routed partition 5/10      
Routed partition 6/10      
Routed partition 7/10      
Routed partition 8/10      
Routed partition 9/10      
Routed partition 10/10     

Assign Vertical partitions, iteration 0
Routed partition 1/10      
Routed partition 2/10      
Routed partition 3/10      
Routed partition 4/10      
Routed partition 5/10      
Routed partition 6/10      
Routed partition 7/10      
Routed partition 8/10      
Routed partition 9/10      
Routed partition 10/10     

Number of wires with overlap after iteration 0 = 1205 of 5165


[Track Assign: Iteration 0] Elapsed real time: 0:00:00 
[Track Assign: Iteration 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 0] Stage (MB): Used    8  Alloctr    9  Proc   37 
[Track Assign: Iteration 0] Total (MB): Used  126  Alloctr  127  Proc 2110 

Reroute to fix overlaps

Assign Horizontal partitions, iteration 1
Routed partition 1/10      
Routed partition 2/10      
Routed partition 3/10      
Routed partition 4/10      
Routed partition 5/10      
Routed partition 6/10      
Routed partition 7/10      
Routed partition 8/10      
Routed partition 9/10      
Routed partition 10/10     

Assign Vertical partitions, iteration 1
Routed partition 1/10      
Routed partition 2/10      
Routed partition 3/10      
Routed partition 4/10      
Routed partition 5/10      
Routed partition 6/10      
Routed partition 7/10      
Routed partition 8/10      
Routed partition 9/10      
Routed partition 10/10     

[Track Assign: Iteration 1] Elapsed real time: 0:00:00 
[Track Assign: Iteration 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 1] Stage (MB): Used    8  Alloctr    9  Proc   37 
[Track Assign: Iteration 1] Total (MB): Used  126  Alloctr  127  Proc 2110 

Number of wires with overlap after iteration 1 = 386 of 4155


Wire length and via report:
---------------------------
Number of metal1 wires: 96                : 0
Number of metal2 wires: 1000             via1_4: 1494
Number of metal3 wires: 1265             via2_8: 1535
Number of metal4 wires: 1605             via3_2: 1822
Number of metal5 wires: 180              via4_0: 263
Number of metal6 wires: 3                via5_0: 6
Number of metal7 wires: 3                via6_0: 6
Number of metal8 wires: 3                via7_0: 6
Number of metal9 wires: 0                via8_0: 0
Number of metal10 wires: 0               via9_0: 0
Total number of wires: 4155              vias: 5132

Total metal1 wire length: 20.9
Total metal2 wire length: 141.1
Total metal3 wire length: 5967.5
Total metal4 wire length: 7183.0
Total metal5 wire length: 1286.7
Total metal6 wire length: 2.0
Total metal7 wire length: 396.6
Total metal8 wire length: 294.7
Total metal9 wire length: 0.0
Total metal10 wire length: 0.0
Total wire length: 15292.3

Longest metal1 wire length: 0.4
Longest metal2 wire length: 0.9
Longest metal3 wire length: 22.4
Longest metal4 wire length: 79.7
Longest metal5 wire length: 149.8
Longest metal6 wire length: 0.7
Longest metal7 wire length: 235.4
Longest metal8 wire length: 168.2
Longest metal9 wire length: 0.0
Longest metal10 wire length: 0.0


[Track Assign: Done] Elapsed real time: 0:00:00 
[Track Assign: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Done] Stage (MB): Used    5  Alloctr    6  Proc   37 
[Track Assign: Done] Total (MB): Used  123  Alloctr  125  Proc 2110 
Printing options for 'set_route_zrt_common_options'
-global_max_layer_mode                                  :        hard                
-read_user_metal_blockage_layer                         :        true                
-wide_macro_pin_as_fat_wire                             :        true                

Printing options for 'set_route_zrt_detail_options'

[Dr init] Elapsed real time: 0:00:00 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Dr init] Stage (MB): Used    7  Alloctr    7  Proc    0 
[Dr init] Total (MB): Used  130  Alloctr  132  Proc 2110 
Total number of nets = 9562, of which 0 are not extracted
Total number of open nets = 9549, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
Start DR iteration 0: uniform partition
Routed  3/1024 Partitions, Violations = 0
Routed  5/1024 Partitions, Violations = 0
Routed  10/1024 Partitions, Violations =        0
Routed  15/1024 Partitions, Violations =        0
Routed  20/1024 Partitions, Violations =        0
Routed  26/1024 Partitions, Violations =        0
Routed  30/1024 Partitions, Violations =        0
Routed  35/1024 Partitions, Violations =        0
Routed  40/1024 Partitions, Violations =        0
Routed  45/1024 Partitions, Violations =        0
Routed  50/1024 Partitions, Violations =        0
Routed  55/1024 Partitions, Violations =        0
Routed  60/1024 Partitions, Violations =        0
Routed  65/1024 Partitions, Violations =        2
Routed  71/1024 Partitions, Violations =        2
Routed  75/1024 Partitions, Violations =        12
Routed  80/1024 Partitions, Violations =        14
Routed  85/1024 Partitions, Violations =        14
Routed  90/1024 Partitions, Violations =        2
Routed  95/1024 Partitions, Violations =        2
Routed  100/1024 Partitions, Violations =       2
Routed  105/1024 Partitions, Violations =       0
Routed  110/1024 Partitions, Violations =       0
Routed  115/1024 Partitions, Violations =       0
Routed  120/1024 Partitions, Violations =       0
Routed  125/1024 Partitions, Violations =       2
Routed  130/1024 Partitions, Violations =       2
Routed  135/1024 Partitions, Violations =       2
Routed  140/1024 Partitions, Violations =       4
Routed  145/1024 Partitions, Violations =       4
Routed  150/1024 Partitions, Violations =       4
Routed  155/1024 Partitions, Violations =       4
Routed  160/1024 Partitions, Violations =       0
Routed  165/1024 Partitions, Violations =       0
Routed  170/1024 Partitions, Violations =       0
Routed  175/1024 Partitions, Violations =       0
Routed  180/1024 Partitions, Violations =       0
Routed  185/1024 Partitions, Violations =       2
Routed  190/1024 Partitions, Violations =       8
Routed  195/1024 Partitions, Violations =       8
Routed  200/1024 Partitions, Violations =       10
Routed  205/1024 Partitions, Violations =       8
Routed  210/1024 Partitions, Violations =       2
Routed  215/1024 Partitions, Violations =       2
Routed  220/1024 Partitions, Violations =       0
Routed  225/1024 Partitions, Violations =       0
Routed  230/1024 Partitions, Violations =       0
Routed  235/1024 Partitions, Violations =       2
Routed  240/1024 Partitions, Violations =       2
Routed  245/1024 Partitions, Violations =       2
Routed  250/1024 Partitions, Violations =       2
Routed  255/1024 Partitions, Violations =       2
Routed  260/1024 Partitions, Violations =       0
Routed  265/1024 Partitions, Violations =       0
Routed  270/1024 Partitions, Violations =       0
Routed  275/1024 Partitions, Violations =       0
Routed  280/1024 Partitions, Violations =       0
Routed  285/1024 Partitions, Violations =       2
Routed  290/1024 Partitions, Violations =       2
Routed  295/1024 Partitions, Violations =       2
Routed  300/1024 Partitions, Violations =       2
Routed  305/1024 Partitions, Violations =       0
Routed  310/1024 Partitions, Violations =       0
Routed  315/1024 Partitions, Violations =       0
Routed  320/1024 Partitions, Violations =       2
Routed  325/1024 Partitions, Violations =       2
Routed  330/1024 Partitions, Violations =       2
Routed  335/1024 Partitions, Violations =       2
Routed  340/1024 Partitions, Violations =       2
Routed  345/1024 Partitions, Violations =       2
Routed  350/1024 Partitions, Violations =       4
Routed  355/1024 Partitions, Violations =       4
Routed  360/1024 Partitions, Violations =       4
Routed  365/1024 Partitions, Violations =       8
Routed  370/1024 Partitions, Violations =       8
Routed  375/1024 Partitions, Violations =       8
Routed  380/1024 Partitions, Violations =       6
Routed  385/1024 Partitions, Violations =       6
Routed  392/1024 Partitions, Violations =       4
Routed  395/1024 Partitions, Violations =       2
Routed  400/1024 Partitions, Violations =       2
Routed  405/1024 Partitions, Violations =       0
Routed  412/1024 Partitions, Violations =       0
Routed  415/1024 Partitions, Violations =       0
Routed  420/1024 Partitions, Violations =       0
Routed  425/1024 Partitions, Violations =       0
Routed  430/1024 Partitions, Violations =       0
Routed  435/1024 Partitions, Violations =       0
Routed  442/1024 Partitions, Violations =       0
Routed  445/1024 Partitions, Violations =       0
Routed  450/1024 Partitions, Violations =       0
Routed  455/1024 Partitions, Violations =       2
Routed  460/1024 Partitions, Violations =       2
Routed  465/1024 Partitions, Violations =       6
Routed  473/1024 Partitions, Violations =       6
Routed  475/1024 Partitions, Violations =       6
Routed  480/1024 Partitions, Violations =       6
Routed  485/1024 Partitions, Violations =       4
Routed  490/1024 Partitions, Violations =       4
Routed  495/1024 Partitions, Violations =       0
Routed  505/1024 Partitions, Violations =       0
Routed  506/1024 Partitions, Violations =       0
Routed  510/1024 Partitions, Violations =       5
Routed  515/1024 Partitions, Violations =       5
Routed  520/1024 Partitions, Violations =       5
Routed  525/1024 Partitions, Violations =       5
Routed  530/1024 Partitions, Violations =       5
Routed  538/1024 Partitions, Violations =       5
Routed  540/1024 Partitions, Violations =       5
Routed  545/1024 Partitions, Violations =       0
Routed  550/1024 Partitions, Violations =       0
Routed  555/1024 Partitions, Violations =       0
Routed  569/1024 Partitions, Violations =       0
Routed  570/1024 Partitions, Violations =       0
Routed  571/1024 Partitions, Violations =       0
Routed  575/1024 Partitions, Violations =       0
Routed  580/1024 Partitions, Violations =       0
Routed  585/1024 Partitions, Violations =       0
Routed  597/1024 Partitions, Violations =       0
Routed  598/1024 Partitions, Violations =       0
Routed  600/1024 Partitions, Violations =       0
Routed  605/1024 Partitions, Violations =       0
Routed  610/1024 Partitions, Violations =       0
Routed  615/1024 Partitions, Violations =       0
Routed  625/1024 Partitions, Violations =       0
Routed  626/1024 Partitions, Violations =       0
Routed  630/1024 Partitions, Violations =       0
Routed  635/1024 Partitions, Violations =       0
Routed  640/1024 Partitions, Violations =       0
Routed  645/1024 Partitions, Violations =       4
Routed  653/1024 Partitions, Violations =       4
Routed  655/1024 Partitions, Violations =       4
Routed  660/1024 Partitions, Violations =       4
Routed  665/1024 Partitions, Violations =       4
Routed  670/1024 Partitions, Violations =       0
Routed  678/1024 Partitions, Violations =       0
Routed  680/1024 Partitions, Violations =       6
Routed  685/1024 Partitions, Violations =       6
Routed  690/1024 Partitions, Violations =       6
Routed  695/1024 Partitions, Violations =       6
Routed  703/1024 Partitions, Violations =       6
Routed  705/1024 Partitions, Violations =       0
Routed  710/1024 Partitions, Violations =       0
Routed  715/1024 Partitions, Violations =       6
Routed  720/1024 Partitions, Violations =       10
Routed  727/1024 Partitions, Violations =       10
Routed  730/1024 Partitions, Violations =       10
Routed  735/1024 Partitions, Violations =       10
Routed  740/1024 Partitions, Violations =       4
Routed  745/1024 Partitions, Violations =       0
Routed  750/1024 Partitions, Violations =       0
Routed  755/1024 Partitions, Violations =       0
Routed  760/1024 Partitions, Violations =       0
Routed  765/1024 Partitions, Violations =       0
Routed  770/1024 Partitions, Violations =       0
Routed  775/1024 Partitions, Violations =       0
Routed  780/1024 Partitions, Violations =       0
Routed  785/1024 Partitions, Violations =       0
Routed  790/1024 Partitions, Violations =       0
Routed  795/1024 Partitions, Violations =       0
Routed  800/1024 Partitions, Violations =       0
Routed  805/1024 Partitions, Violations =       0
Routed  810/1024 Partitions, Violations =       0
Routed  816/1024 Partitions, Violations =       0
Routed  820/1024 Partitions, Violations =       0
Routed  825/1024 Partitions, Violations =       0
Routed  830/1024 Partitions, Violations =       2
Routed  836/1024 Partitions, Violations =       2
Routed  840/1024 Partitions, Violations =       2
Routed  845/1024 Partitions, Violations =       2
Routed  850/1024 Partitions, Violations =       0
Routed  855/1024 Partitions, Violations =       0
Routed  860/1024 Partitions, Violations =       0
Routed  865/1024 Partitions, Violations =       0
Routed  870/1024 Partitions, Violations =       0
Routed  875/1024 Partitions, Violations =       0
Routed  880/1024 Partitions, Violations =       0
Routed  885/1024 Partitions, Violations =       2
Routed  890/1024 Partitions, Violations =       2
Routed  895/1024 Partitions, Violations =       2
Routed  900/1024 Partitions, Violations =       2
Routed  906/1024 Partitions, Violations =       0
Routed  910/1024 Partitions, Violations =       0
Routed  915/1024 Partitions, Violations =       4
Routed  921/1024 Partitions, Violations =       4
Routed  925/1024 Partitions, Violations =       4
Routed  930/1024 Partitions, Violations =       0
Routed  935/1024 Partitions, Violations =       0
Routed  940/1024 Partitions, Violations =       0
Routed  945/1024 Partitions, Violations =       0
Routed  950/1024 Partitions, Violations =       0
Routed  955/1024 Partitions, Violations =       0
Routed  960/1024 Partitions, Violations =       0
Routed  965/1024 Partitions, Violations =       0
Routed  971/1024 Partitions, Violations =       0
Routed  975/1024 Partitions, Violations =       0
Routed  981/1024 Partitions, Violations =       0
Routed  985/1024 Partitions, Violations =       0
Routed  990/1024 Partitions, Violations =       0
Routed  995/1024 Partitions, Violations =       0
Routed  1000/1024 Partitions, Violations =      0
Routed  1005/1024 Partitions, Violations =      0
Routed  1011/1024 Partitions, Violations =      0
Routed  1016/1024 Partitions, Violations =      0
Routed  1020/1024 Partitions, Violations =      0

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0

[Iter 0] Elapsed real time: 0:00:02 
[Iter 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[Iter 0] Stage (MB): Used   15  Alloctr   15  Proc    0 
[Iter 0] Total (MB): Used  138  Alloctr  140  Proc 2110 

End DR iteration 0 with 1024 parts

Finish DR since reached 0 DRC

[DR] Elapsed real time: 0:00:02 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[DR] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DR] Total (MB): Used  124  Alloctr  125  Proc 2110 
[DR: Done] Elapsed real time: 0:00:02 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[DR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DR: Done] Total (MB): Used  124  Alloctr  125  Proc 2110 

DR finished with 0 open nets, of which 0 are frozen

DR finished with 0 violations

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0



Total Wire Length =                    15248 micron
Total Number of Contacts =             5098
Total Number of Wires =                3461
Total Number of PtConns =              1
Total Number of Routed Wires =       3461
Total Routed Wire Length =           15248 micron
Total Number of Routed Contacts =       5098
        Layer      metal1 :          0 micron
        Layer      metal2 :        148 micron
        Layer      metal3 :       5963 micron
        Layer      metal4 :       7157 micron
        Layer      metal5 :       1286 micron
        Layer      metal6 :          1 micron
        Layer      metal7 :        397 micron
        Layer      metal8 :        295 micron
        Layer      metal9 :          0 micron
        Layer     metal10 :          0 micron
        Via        via7_0 :          6
        Via        via6_0 :          6
        Via        via5_0 :          6
        Via        via4_0 :        260
        Via        via3_2 :        357
        Via   via3_2(rot) :       1439
        Via   via2_8(rot) :       1530
        Via        via1_4 :        179
        Via   via1_4(rot) :       1314
        Via   via1_5(rot) :          1

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 5098 vias)
 
    Layer via1       =  0.00% (0      / 1494    vias)
        Un-optimized = 100.00% (1494    vias)
    Layer via2       =  0.00% (0      / 1530    vias)
        Un-optimized = 100.00% (1530    vias)
    Layer via3       =  0.00% (0      / 1796    vias)
        Un-optimized = 100.00% (1796    vias)
    Layer via4       =  0.00% (0      / 260     vias)
        Un-optimized = 100.00% (260     vias)
    Layer via5       =  0.00% (0      / 6       vias)
        Un-optimized = 100.00% (6       vias)
    Layer via6       =  0.00% (0      / 6       vias)
        Un-optimized = 100.00% (6       vias)
    Layer via7       =  0.00% (0      / 6       vias)
        Un-optimized = 100.00% (6       vias)
 
  Total double via conversion rate    =  0.00% (0 / 5098 vias)
 
    Layer via1       =  0.00% (0      / 1494    vias)
    Layer via2       =  0.00% (0      / 1530    vias)
    Layer via3       =  0.00% (0      / 1796    vias)
    Layer via4       =  0.00% (0      / 260     vias)
    Layer via5       =  0.00% (0      / 6       vias)
    Layer via6       =  0.00% (0      / 6       vias)
    Layer via7       =  0.00% (0      / 6       vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 5098 vias)
 
    Layer via1       =  0.00% (0      / 1494    vias)
        Un-optimized = 100.00% (1494    vias)
    Layer via2       =  0.00% (0      / 1530    vias)
        Un-optimized = 100.00% (1530    vias)
    Layer via3       =  0.00% (0      / 1796    vias)
        Un-optimized = 100.00% (1796    vias)
    Layer via4       =  0.00% (0      / 260     vias)
        Un-optimized = 100.00% (260     vias)
    Layer via5       =  0.00% (0      / 6       vias)
        Un-optimized = 100.00% (6       vias)
    Layer via6       =  0.00% (0      / 6       vias)
        Un-optimized = 100.00% (6       vias)
    Layer via7       =  0.00% (0      / 6       vias)
        Un-optimized = 100.00% (6       vias)
 

Total number of nets = 9562
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = antenna checking not active
Total number of voltage-area violations = no voltage-areas defined
Topology ECO iteration 1 ended with 0 qualifying violations.
Updating the database ...
Information: RC extraction has been freed. (PSYN-503)
Routing of clock nets Successful.
RC Extraction...
Warning: Could not read any link_library files. The link_library setting {"*", "stdcells-wc.db", "stdcells-bc.db", "dw_foundation.sldb"} may be invalid. (UID-349)

  Loading design 'cpu'
Warning: Layer 'metal1' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal2' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal3' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal4' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal5' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal6' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal7' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal8' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal9' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal10' is missing the optional 'edge capacitance' attribute. (PSYN-101)




Information: The design has 1650 physical cells. (PSYN-105)
Information: Library Manufacturing Grid(GridResolution) : 5
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Warning: Mismatch in the main library and the Milkyway library resistance units. In the main library it is 1000.000 kohm and in the Milkyway design library it is 1.000 kohm. Check and correct the resistance units in the .tf and .db files. (PSYN-476)
Information: Capacitance Unit from Milkyway design library: 'pf' 
Warning: Mismatch in the main and the Milkyway library capacitance units. In the main library it is 0.001 pf and in the Milkyway design library it is 1.000 pf. Check and correct the capacitance units in the .tf and .db files. (PSYN-477)
Information: Layer metal9 is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer metal10 is ignored for resistance and capacitance computation. (RCEX-019)
Error: Initialization of the detail route TLU+ RC model failed. (RCEX-030)
Error: Extraction failed. (RCEX-205)
Report clock tree summary results after clock routing and extraction
Warning: Could not read any link_library files. The link_library setting {"*", "stdcells-wc.db", "stdcells-bc.db", "dw_foundation.sldb"} may be invalid. (UID-349)

  Loading design 'cpu'
Warning: Layer 'metal1' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal2' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal3' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal4' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal5' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal6' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal7' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal8' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal9' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal10' is missing the optional 'edge capacitance' attribute. (PSYN-101)




Information: The design has 1650 physical cells. (PSYN-105)
Information: Library Manufacturing Grid(GridResolution) : 5
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Warning: Mismatch in the main library and the Milkyway library resistance units. In the main library it is 1000.000 kohm and in the Milkyway design library it is 1.000 kohm. Check and correct the resistance units in the .tf and .db files. (PSYN-476)
Information: Capacitance Unit from Milkyway design library: 'pf' 
Warning: Mismatch in the main and the Milkyway library capacitance units. In the main library it is 0.001 pf and in the Milkyway design library it is 1.000 pf. Check and correct the capacitance units in the .tf and .db files. (PSYN-477)
Information: Layer metal9 is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer metal10 is ignored for resistance and capacitance computation. (RCEX-019)
Error: Initialization of the detail route TLU+ RC model failed. (RCEX-030)
Error: Extraction failed. (RCEX-205)
Information: Updating graph... (UID-83)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
 
****************************************
Report : clock tree
Design : cpu
Version: T-2022.03-SP3
Date   : Fri May 26 19:17:16 2023
****************************************

Information: Float pin scale factor for the 'max' operating condition of scenario 'default' is set to 1.000 (CTS-375)

======================= Clock Tree Summary ========================
Clock                Sinks     CTBuffers ClkCells  Skew      LongestPath TotalDRC   BufferArea
-----------------------------------------------------------------------------------------------
clk                  1474      10        10        0.1510    0.4218      0             53.2000
Warning: Could not read any link_library files. The link_library setting {"*", "stdcells-wc.db", "stdcells-bc.db", "dw_foundation.sldb"} may be invalid. (UID-349)

  Loading design 'cpu'
Warning: Layer 'metal1' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal2' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal3' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal4' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal5' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal6' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal7' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal8' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal9' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal10' is missing the optional 'edge capacitance' attribute. (PSYN-101)




Information: The design has 1650 physical cells. (PSYN-105)
Information: Library Manufacturing Grid(GridResolution) : 5
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Warning: Mismatch in the main library and the Milkyway library resistance units. In the main library it is 1000.000 kohm and in the Milkyway design library it is 1.000 kohm. Check and correct the resistance units in the .tf and .db files. (PSYN-476)
Information: Capacitance Unit from Milkyway design library: 'pf' 
Warning: Mismatch in the main and the Milkyway library capacitance units. In the main library it is 0.001 pf and in the Milkyway design library it is 1.000 pf. Check and correct the capacitance units in the .tf and .db files. (PSYN-477)
Information: Layer metal9 is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer metal10 is ignored for resistance and capacitance computation. (RCEX-019)
Error: Initialization of the detail route TLU+ RC model failed. (RCEX-030)
Error: Extraction failed. (RCEX-205)
Information: Updating graph... (UID-83)
Information: Updating design information... (UID-85)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
 
****************************************
Report : qor
Design : cpu
Version: T-2022.03-SP3
Date   : Fri May 26 19:17:17 2023
****************************************


  Timing Path Group 'Inputs'
  -----------------------------------
  Levels of Logic:              45.00
  Critical Path Length:          6.40
  Critical Path Slack:           1.54
  Critical Path Clk Period:      8.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:         -0.02
  Total Hold Violation:         -0.25
  No. of Hold Violations:       28.00
  -----------------------------------

  Timing Path Group 'Outputs'
  -----------------------------------
  Levels of Logic:               0.00
  Critical Path Length:          0.94
  Critical Path Slack:           6.49
  Critical Path Clk Period:      8.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'Regs_to_Regs'
  -----------------------------------
  Levels of Logic:              45.00
  Critical Path Length:          7.77
  Critical Path Slack:          -0.15
  Critical Path Clk Period:      8.00
  Total Negative Slack:         -0.26
  No. of Violating Paths:       12.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          8
  Hierarchical Port Count:       1481
  Leaf Cell Count:               8882
  Buf/Inv Cell Count:             974
  Buf Cell Count:                 228
  Inv Cell Count:                 746
  CT Buf/Inv Cell Count:           10
  Combinational Cell Count:      7408
  Sequential Cell Count:         1474
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:     8878.814024
  Noncombinational Area:  6665.427758
  Buf/Inv Area:           1701.335983
  Total Buffer Area:           330.64
  Total Inverter Area:        1370.70
  Macro/Black Box Area:      0.000000
  Net Area:                  0.000000
  Net XLength        :      149841.48
  Net YLength        :      161899.23
  -----------------------------------
  Cell Area:             15544.241782
  Design Area:           15544.241782
  Net Length        :       311740.72


  Design Rules
  -----------------------------------
  Total Number of Nets:          9563
  Nets With Violations:            17
  Max Trans Violations:             0
  Max Cap Violations:               0
  Max Fanout Violations:           17
  -----------------------------------


  Hostname: linux-lab-045.ece.uw.edu

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.00
  Logic Optimization:                  0.00
  Mapping Optimization:                2.37
  -----------------------------------------
  Overall Compile Time:                2.46
  Overall Compile Wall Clock Time:     2.48

  --------------------------------------------------------------------

  Design  WNS: 0.15  TNS: 0.26  Number of Violating Paths: 12


  Design (Hold)  WNS: 0.02  TNS: 0.25  Number of Violating Paths: 28

  --------------------------------------------------------------------


clock_opt completed Successfully
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = metal1
Cell Max-Routing-Layer = metal8
Information: Multiple default contact via1_0 found for layer via1. (ZRT-021)
Information: Multiple default contact via1_1 found for layer via1. (ZRT-021)
Information: Multiple default contact via1_3 found for layer via1. (ZRT-021)
Information: Multiple default contact via1_5 found for layer via1. (ZRT-021)
Information: Multiple default contact via2_5 found for layer via2. (ZRT-021)
Information: Multiple default contact via2_6 found for layer via2. (ZRT-021)
Information: Multiple default contact via2_0 found for layer via2. (ZRT-021)
Information: Multiple default contact via2_1 found for layer via2. (ZRT-021)
Information: Multiple default contact via3_0 found for layer via3. (ZRT-021)
Via on layer (via1) needs more than one tracks
Warning: Layer metal1 pitch 0.140 may be too small: wire/via-down 0.140, wire/via-up 0.170. (ZRT-026)
Wire on layer (metal3) needs more than one tracks
Via on layer (via2) needs more than one tracks
Via on layer (via3) needs more than one tracks
Warning: Layer metal3 pitch 0.140 may be too small: wire/via-down 0.175, wire/via-up 0.175. (ZRT-026)


Start checking for open nets ... 

net(fetch0/n238) has floating ports (dbId = 805888 numNodes = 2 numEdges = 0 numCmps = 2)
net(fetch0/n239) has floating ports (dbId = 805889 numNodes = 2 numEdges = 0 numCmps = 2)
net(fetch0/n240) has floating ports (dbId = 805890 numNodes = 2 numEdges = 0 numCmps = 2)
net(decode0/n905) has floating ports (dbId = 805376 numNodes = 2 numEdges = 0 numCmps = 2)
net(decode0/n906) has floating ports (dbId = 805377 numNodes = 2 numEdges = 0 numCmps = 2)
net(decode0/n907) has floating ports (dbId = 805378 numNodes = 2 numEdges = 0 numCmps = 2)
net(decode0/n908) has floating ports (dbId = 805379 numNodes = 2 numEdges = 0 numCmps = 2)
net(decode0/n909) has floating ports (dbId = 805380 numNodes = 2 numEdges = 0 numCmps = 2)
net(decode0/n910) has floating ports (dbId = 805381 numNodes = 2 numEdges = 0 numCmps = 2)
net(decode0/n911) has floating ports (dbId = 805382 numNodes = 2 numEdges = 0 numCmps = 2)
net(decode0/n912) has floating ports (dbId = 805383 numNodes = 2 numEdges = 0 numCmps = 2)
net(decode0/n913) has floating ports (dbId = 805384 numNodes = 2 numEdges = 0 numCmps = 2)
net(decode0/n914) has floating ports (dbId = 805385 numNodes = 2 numEdges = 0 numCmps = 2)
net(decode0/n915) has floating ports (dbId = 805386 numNodes = 2 numEdges = 0 numCmps = 2)
net(decode0/n916) has floating ports (dbId = 805387 numNodes = 2 numEdges = 0 numCmps = 2)
net(decode0/n917) has floating ports (dbId = 805388 numNodes = 2 numEdges = 0 numCmps = 2)
net(decode0/n918) has floating ports (dbId = 805389 numNodes = 2 numEdges = 0 numCmps = 2)
net(decode0/n919) has floating ports (dbId = 805390 numNodes = 2 numEdges = 0 numCmps = 2)
net(decode0/n920) has floating ports (dbId = 805391 numNodes = 2 numEdges = 0 numCmps = 2)
net(decode0/n921) has floating ports (dbId = 805392 numNodes = 2 numEdges = 0 numCmps = 2)
net(decode0/n922) has floating ports (dbId = 805393 numNodes = 2 numEdges = 0 numCmps = 2)
net(decode0/n923) has floating ports (dbId = 805394 numNodes = 3 numEdges = 0 numCmps = 3)
net(decode0/n924) has floating ports (dbId = 805395 numNodes = 2 numEdges = 0 numCmps = 2)
net(decode0/n925) has floating ports (dbId = 805396 numNodes = 2 numEdges = 0 numCmps = 2)
net(decode0/n926) has floating ports (dbId = 805397 numNodes = 2 numEdges = 0 numCmps = 2)
net(decode0/n927) has floating ports (dbId = 805398 numNodes = 2 numEdges = 0 numCmps = 2)
net(decode0/n928) has floating ports (dbId = 805399 numNodes = 2 numEdges = 0 numCmps = 2)
net(decode0/n929) has floating ports (dbId = 805400 numNodes = 2 numEdges = 0 numCmps = 2)
net(decode0/n930) has floating ports (dbId = 805401 numNodes = 2 numEdges = 0 numCmps = 2)
net(decode0/n931) has floating ports (dbId = 805402 numNodes = 2 numEdges = 0 numCmps = 2)
net(decode0/n932) has floating ports (dbId = 805403 numNodes = 2 numEdges = 0 numCmps = 2)
net(fetch0/n226) has floating ports (dbId = 805404 numNodes = 2 numEdges = 0 numCmps = 2)
net(fetch0/n227) has floating ports (dbId = 805405 numNodes = 2 numEdges = 0 numCmps = 2)
net(fetch0/n228) has floating ports (dbId = 805406 numNodes = 2 numEdges = 0 numCmps = 2)
net(fetch0/n229) has floating ports (dbId = 805407 numNodes = 2 numEdges = 0 numCmps = 2)
net(fetch0/n230) has floating ports (dbId = 805408 numNodes = 2 numEdges = 0 numCmps = 2)
net(fetch0/n231) has floating ports (dbId = 805409 numNodes = 2 numEdges = 0 numCmps = 2)
net(fetch0/n232) has floating ports (dbId = 805410 numNodes = 2 numEdges = 0 numCmps = 2)
net(fetch0/n233) has floating ports (dbId = 805411 numNodes = 4 numEdges = 0 numCmps = 4)
net(fetch0/n234) has floating ports (dbId = 805412 numNodes = 2 numEdges = 0 numCmps = 2)
net(fetch0/n235) has floating ports (dbId = 805413 numNodes = 2 numEdges = 0 numCmps = 2)
net(fetch0/n236) has floating ports (dbId = 805414 numNodes = 7 numEdges = 0 numCmps = 7)
net(fetch0/n237) has floating ports (dbId = 805415 numNodes = 3 numEdges = 0 numCmps = 3)
net(decode0/n865) has floating ports (dbId = 805120 numNodes = 2 numEdges = 0 numCmps = 2)
net(decode0/n866) has floating ports (dbId = 805121 numNodes = 2 numEdges = 0 numCmps = 2)
net(decode0/n867) has floating ports (dbId = 805122 numNodes = 2 numEdges = 0 numCmps = 2)
net(decode0/n868) has floating ports (dbId = 805123 numNodes = 2 numEdges = 0 numCmps = 2)
net(decode0/n869) has floating ports (dbId = 805124 numNodes = 2 numEdges = 0 numCmps = 2)
net(decode0/n870) has floating ports (dbId = 805125 numNodes = 2 numEdges = 0 numCmps = 2)
net(decode0/n871) has floating ports (dbId = 805126 numNodes = 2 numEdges = 0 numCmps = 2)
net(decode0/n872) has floating ports (dbId = 805127 numNodes = 2 numEdges = 0 numCmps = 2)
net(decode0/n873) has floating ports (dbId = 805128 numNodes = 2 numEdges = 0 numCmps = 2)
net(decode0/n874) has floating ports (dbId = 805129 numNodes = 2 numEdges = 0 numCmps = 2)
net(decode0/n875) has floating ports (dbId = 805130 numNodes = 2 numEdges = 0 numCmps = 2)
net(decode0/n876) has floating ports (dbId = 805131 numNodes = 2 numEdges = 0 numCmps = 2)
net(decode0/n877) has floating ports (dbId = 805132 numNodes = 2 numEdges = 0 numCmps = 2)
net(decode0/n878) has floating ports (dbId = 805133 numNodes = 2 numEdges = 0 numCmps = 2)
net(decode0/n879) has floating ports (dbId = 805134 numNodes = 2 numEdges = 0 numCmps = 2)
net(decode0/n880) has floating ports (dbId = 805135 numNodes = 2 numEdges = 0 numCmps = 2)
net(decode0/n881) has floating ports (dbId = 805136 numNodes = 2 numEdges = 0 numCmps = 2)
net(decode0/n882) has floating ports (dbId = 805137 numNodes = 2 numEdges = 0 numCmps = 2)
net(decode0/n883) has floating ports (dbId = 805138 numNodes = 2 numEdges = 0 numCmps = 2)
net(decode0/n884) has floating ports (dbId = 805139 numNodes = 2 numEdges = 0 numCmps = 2)
net(decode0/n885) has floating ports (dbId = 805140 numNodes = 2 numEdges = 0 numCmps = 2)
net(decode0/n886) has floating ports (dbId = 805141 numNodes = 2 numEdges = 0 numCmps = 2)
net(decode0/n887) has floating ports (dbId = 805142 numNodes = 2 numEdges = 0 numCmps = 2)
net(decode0/n888) has floating ports (dbId = 805143 numNodes = 2 numEdges = 0 numCmps = 2)
net(decode0/n889) has floating ports (dbId = 805144 numNodes = 2 numEdges = 0 numCmps = 2)
net(decode0/n890) has floating ports (dbId = 805145 numNodes = 2 numEdges = 0 numCmps = 2)
net(decode0/n891) has floating ports (dbId = 805146 numNodes = 2 numEdges = 0 numCmps = 2)
net(decode0/n892) has floating ports (dbId = 805147 numNodes = 2 numEdges = 0 numCmps = 2)
net(decode0/n893) has floating ports (dbId = 805148 numNodes = 2 numEdges = 0 numCmps = 2)
net(decode0/n894) has floating ports (dbId = 805149 numNodes = 2 numEdges = 0 numCmps = 2)
net(decode0/n895) has floating ports (dbId = 805150 numNodes = 2 numEdges = 0 numCmps = 2)
net(decode0/n896) has floating ports (dbId = 805151 numNodes = 2 numEdges = 0 numCmps = 2)
net(decode0/n897) has floating ports (dbId = 805152 numNodes = 2 numEdges = 0 numCmps = 2)
net(decode0/n898) has floating ports (dbId = 805153 numNodes = 2 numEdges = 0 numCmps = 2)
net(decode0/n899) has floating ports (dbId = 805154 numNodes = 2 numEdges = 0 numCmps = 2)
net(decode0/n900) has floating ports (dbId = 805155 numNodes = 2 numEdges = 0 numCmps = 2)
net(decode0/n901) has floating ports (dbId = 805156 numNodes = 2 numEdges = 0 numCmps = 2)
net(decode0/n902) has floating ports (dbId = 805157 numNodes = 2 numEdges = 0 numCmps = 2)
net(decode0/n903) has floating ports (dbId = 805158 numNodes = 2 numEdges = 0 numCmps = 2)
net(decode0/n904) has floating ports (dbId = 805159 numNodes = 2 numEdges = 0 numCmps = 2)
net(decode0/n825) has floating ports (dbId = 804864 numNodes = 2 numEdges = 0 numCmps = 2)
net(decode0/n826) has floating ports (dbId = 804865 numNodes = 2 numEdges = 0 numCmps = 2)
net(decode0/n827) has floating ports (dbId = 804866 numNodes = 2 numEdges = 0 numCmps = 2)
net(decode0/n828) has floating ports (dbId = 804867 numNodes = 2 numEdges = 0 numCmps = 2)
net(decode0/n829) has floating ports (dbId = 804868 numNodes = 2 numEdges = 0 numCmps = 2)
net(decode0/n830) has floating ports (dbId = 804869 numNodes = 2 numEdges = 0 numCmps = 2)
net(decode0/n831) has floating ports (dbId = 804870 numNodes = 2 numEdges = 0 numCmps = 2)
net(decode0/n832) has floating ports (dbId = 804871 numNodes = 2 numEdges = 0 numCmps = 2)
net(decode0/n833) has floating ports (dbId = 804872 numNodes = 2 numEdges = 0 numCmps = 2)
net(decode0/n834) has floating ports (dbId = 804873 numNodes = 2 numEdges = 0 numCmps = 2)
net(decode0/n835) has floating ports (dbId = 804874 numNodes = 2 numEdges = 0 numCmps = 2)
net(decode0/n836) has floating ports (dbId = 804875 numNodes = 2 numEdges = 0 numCmps = 2)
net(decode0/n837) has floating ports (dbId = 804876 numNodes = 2 numEdges = 0 numCmps = 2)
net(decode0/n838) has floating ports (dbId = 804877 numNodes = 2 numEdges = 0 numCmps = 2)
net(decode0/n839) has floating ports (dbId = 804878 numNodes = 2 numEdges = 0 numCmps = 2)
net(decode0/n840) has floating ports (dbId = 804879 numNodes = 2 numEdges = 0 numCmps = 2)
net(decode0/n841) has floating ports (dbId = 804880 numNodes = 2 numEdges = 0 numCmps = 2)
net(decode0/n842) has floating ports (dbId = 804881 numNodes = 2 numEdges = 0 numCmps = 2)
net(decode0/n843) has floating ports (dbId = 804882 numNodes = 2 numEdges = 0 numCmps = 2)
net(decode0/n844) has floating ports (dbId = 804883 numNodes = 3 numEdges = 0 numCmps = 3)
net(decode0/n845) has floating ports (dbId = 804884 numNodes = 2 numEdges = 0 numCmps = 2)
net(decode0/n846) has floating ports (dbId = 804885 numNodes = 2 numEdges = 0 numCmps = 2)
net(decode0/n847) has floating ports (dbId = 804886 numNodes = 7 numEdges = 0 numCmps = 7)
net(decode0/n848) has floating ports (dbId = 804887 numNodes = 6 numEdges = 0 numCmps = 6)
net(decode0/n849) has floating ports (dbId = 804888 numNodes = 2 numEdges = 0 numCmps = 2)
net(decode0/n850) has floating ports (dbId = 804889 numNodes = 4 numEdges = 0 numCmps = 4)
net(decode0/n851) has floating ports (dbId = 804890 numNodes = 2 numEdges = 0 numCmps = 2)
net(decode0/n852) has floating ports (dbId = 804891 numNodes = 2 numEdges = 0 numCmps = 2)
net(decode0/n853) has floating ports (dbId = 804892 numNodes = 2 numEdges = 0 numCmps = 2)
net(decode0/n854) has floating ports (dbId = 804893 numNodes = 2 numEdges = 0 numCmps = 2)
net(decode0/n855) has floating ports (dbId = 804894 numNodes = 2 numEdges = 0 numCmps = 2)
net(decode0/n856) has floating ports (dbId = 804895 numNodes = 2 numEdges = 0 numCmps = 2)
net(decode0/n857) has floating ports (dbId = 804896 numNodes = 2 numEdges = 0 numCmps = 2)
net(decode0/n858) has floating ports (dbId = 804897 numNodes = 2 numEdges = 0 numCmps = 2)
net(decode0/n859) has floating ports (dbId = 804898 numNodes = 2 numEdges = 0 numCmps = 2)
net(decode0/n860) has floating ports (dbId = 804899 numNodes = 2 numEdges = 0 numCmps = 2)
net(decode0/n861) has floating ports (dbId = 804900 numNodes = 2 numEdges = 0 numCmps = 2)
net(decode0/n862) has floating ports (dbId = 804901 numNodes = 2 numEdges = 0 numCmps = 2)
net(decode0/n863) has floating ports (dbId = 804902 numNodes = 2 numEdges = 0 numCmps = 2)
net(decode0/n864) has floating ports (dbId = 804903 numNodes = 2 numEdges = 0 numCmps = 2)
net(regfile0/n4847) has floating ports (dbId = 804608 numNodes = 2 numEdges = 0 numCmps = 2)
net(regfile0/n4848) has floating ports (dbId = 804609 numNodes = 2 numEdges = 0 numCmps = 2)
net(regfile0/n4849) has floating ports (dbId = 804610 numNodes = 2 numEdges = 0 numCmps = 2)
net(regfile0/n4850) has floating ports (dbId = 804611 numNodes = 2 numEdges = 0 numCmps = 2)
net(regfile0/n4851) has floating ports (dbId = 804612 numNodes = 8 numEdges = 0 numCmps = 8)
net(regfile0/n4852) has floating ports (dbId = 804613 numNodes = 3 numEdges = 0 numCmps = 3)
net(regfile0/n4853) has floating ports (dbId = 804614 numNodes = 2 numEdges = 0 numCmps = 2)
net(decode0/n792) has floating ports (dbId = 804615 numNodes = 2 numEdges = 0 numCmps = 2)
net(decode0/n793) has floating ports (dbId = 804616 numNodes = 2 numEdges = 0 numCmps = 2)
net(decode0/n794) has floating ports (dbId = 804617 numNodes = 2 numEdges = 0 numCmps = 2)
net(decode0/n795) has floating ports (dbId = 804618 numNodes = 2 numEdges = 0 numCmps = 2)
net(decode0/n796) has floating ports (dbId = 804619 numNodes = 2 numEdges = 0 numCmps = 2)
net(decode0/n797) has floating ports (dbId = 804620 numNodes = 2 numEdges = 0 numCmps = 2)
net(decode0/n798) has floating ports (dbId = 804621 numNodes = 2 numEdges = 0 numCmps = 2)
net(decode0/n799) has floating ports (dbId = 804622 numNodes = 2 numEdges = 0 numCmps = 2)
net(decode0/n800) has floating ports (dbId = 804623 numNodes = 2 numEdges = 0 numCmps = 2)
net(decode0/n801) has floating ports (dbId = 804624 numNodes = 2 numEdges = 0 numCmps = 2)
net(decode0/n802) has floating ports (dbId = 804625 numNodes = 2 numEdges = 0 numCmps = 2)
net(decode0/n803) has floating ports (dbId = 804626 numNodes = 2 numEdges = 0 numCmps = 2)
net(decode0/n804) has floating ports (dbId = 804627 numNodes = 2 numEdges = 0 numCmps = 2)
net(decode0/n805) has floating ports (dbId = 804628 numNodes = 2 numEdges = 0 numCmps = 2)
net(decode0/n806) has floating ports (dbId = 804629 numNodes = 2 numEdges = 0 numCmps = 2)
net(decode0/n807) has floating ports (dbId = 804630 numNodes = 2 numEdges = 0 numCmps = 2)
net(decode0/n808) has floating ports (dbId = 804631 numNodes = 2 numEdges = 0 numCmps = 2)
net(decode0/n809) has floating ports (dbId = 804632 numNodes = 2 numEdges = 0 numCmps = 2)
net(decode0/n810) has floating ports (dbId = 804633 numNodes = 2 numEdges = 0 numCmps = 2)
net(decode0/n811) has floating ports (dbId = 804634 numNodes = 2 numEdges = 0 numCmps = 2)
net(decode0/n812) has floating ports (dbId = 804635 numNodes = 2 numEdges = 0 numCmps = 2)
net(decode0/n813) has floating ports (dbId = 804636 numNodes = 2 numEdges = 0 numCmps = 2)
net(decode0/n814) has floating ports (dbId = 804637 numNodes = 2 numEdges = 0 numCmps = 2)
net(decode0/n815) has floating ports (dbId = 804638 numNodes = 2 numEdges = 0 numCmps = 2)
net(decode0/n816) has floating ports (dbId = 804639 numNodes = 2 numEdges = 0 numCmps = 2)
net(decode0/n817) has floating ports (dbId = 804640 numNodes = 2 numEdges = 0 numCmps = 2)
net(decode0/n818) has floating ports (dbId = 804641 numNodes = 2 numEdges = 0 numCmps = 2)
net(decode0/n819) has floating ports (dbId = 804642 numNodes = 2 numEdges = 0 numCmps = 2)
net(decode0/n820) has floating ports (dbId = 804643 numNodes = 2 numEdges = 0 numCmps = 2)
net(decode0/n821) has floating ports (dbId = 804644 numNodes = 2 numEdges = 0 numCmps = 2)
net(decode0/n822) has floating ports (dbId = 804645 numNodes = 2 numEdges = 0 numCmps = 2)
net(decode0/n823) has floating ports (dbId = 804646 numNodes = 2 numEdges = 0 numCmps = 2)
net(decode0/n824) has floating ports (dbId = 804647 numNodes = 2 numEdges = 0 numCmps = 2)
net(regfile0/n4807) has floating ports (dbId = 804352 numNodes = 2 numEdges = 0 numCmps = 2)
net(regfile0/n4808) has floating ports (dbId = 804353 numNodes = 3 numEdges = 0 numCmps = 3)
net(regfile0/n4809) has floating ports (dbId = 804354 numNodes = 3 numEdges = 0 numCmps = 3)
net(regfile0/n4810) has floating ports (dbId = 804355 numNodes = 2 numEdges = 0 numCmps = 2)
net(regfile0/n4811) has floating ports (dbId = 804356 numNodes = 2 numEdges = 0 numCmps = 2)
net(regfile0/n4812) has floating ports (dbId = 804357 numNodes = 3 numEdges = 0 numCmps = 3)
net(regfile0/n4813) has floating ports (dbId = 804358 numNodes = 3 numEdges = 0 numCmps = 3)
net(regfile0/n4814) has floating ports (dbId = 804359 numNodes = 2 numEdges = 0 numCmps = 2)
net(regfile0/n4815) has floating ports (dbId = 804360 numNodes = 3 numEdges = 0 numCmps = 3)
net(regfile0/n4816) has floating ports (dbId = 804361 numNodes = 2 numEdges = 0 numCmps = 2)
net(regfile0/n4817) has floating ports (dbId = 804362 numNodes = 2 numEdges = 0 numCmps = 2)
net(regfile0/n4818) has floating ports (dbId = 804363 numNodes = 3 numEdges = 0 numCmps = 3)
net(regfile0/n4819) has floating ports (dbId = 804364 numNodes = 2 numEdges = 0 numCmps = 2)
net(regfile0/n4820) has floating ports (dbId = 804365 numNodes = 3 numEdges = 0 numCmps = 3)
net(regfile0/n4821) has floating ports (dbId = 804366 numNodes = 2 numEdges = 0 numCmps = 2)
net(regfile0/n4822) has floating ports (dbId = 804367 numNodes = 2 numEdges = 0 numCmps = 2)
net(regfile0/n4823) has floating ports (dbId = 804368 numNodes = 3 numEdges = 0 numCmps = 3)
net(regfile0/n4824) has floating ports (dbId = 804369 numNodes = 2 numEdges = 0 numCmps = 2)
net(regfile0/n4825) has floating ports (dbId = 804370 numNodes = 3 numEdges = 0 numCmps = 3)
net(regfile0/n4826) has floating ports (dbId = 804371 numNodes = 3 numEdges = 0 numCmps = 3)
net(regfile0/n4827) has floating ports (dbId = 804372 numNodes = 2 numEdges = 0 numCmps = 2)
net(regfile0/n4828) has floating ports (dbId = 804373 numNodes = 2 numEdges = 0 numCmps = 2)
net(regfile0/n4829) has floating ports (dbId = 804374 numNodes = 3 numEdges = 0 numCmps = 3)
net(regfile0/n4830) has floating ports (dbId = 804375 numNodes = 18 numEdges = 0 numCmps = 18)
net(regfile0/n4831) has floating ports (dbId = 804376 numNodes = 2 numEdges = 0 numCmps = 2)
net(regfile0/n4832) has floating ports (dbId = 804377 numNodes = 2 numEdges = 0 numCmps = 2)
net(regfile0/n4833) has floating ports (dbId = 804378 numNodes = 8 numEdges = 0 numCmps = 8)
net(regfile0/n4834) has floating ports (dbId = 804379 numNodes = 3 numEdges = 0 numCmps = 3)
net(regfile0/n4835) has floating ports (dbId = 804380 numNodes = 18 numEdges = 0 numCmps = 18)
net(regfile0/n4836) has floating ports (dbId = 804381 numNodes = 2 numEdges = 0 numCmps = 2)
net(regfile0/n4837) has floating ports (dbId = 804382 numNodes = 2 numEdges = 0 numCmps = 2)
net(regfile0/n4838) has floating ports (dbId = 804383 numNodes = 3 numEdges = 0 numCmps = 3)
net(regfile0/n4839) has floating ports (dbId = 804384 numNodes = 3 numEdges = 0 numCmps = 3)
net(regfile0/n4840) has floating ports (dbId = 804385 numNodes = 2 numEdges = 0 numCmps = 2)
net(regfile0/n4841) has floating ports (dbId = 804386 numNodes = 18 numEdges = 0 numCmps = 18)
net(regfile0/n4842) has floating ports (dbId = 804387 numNodes = 17 numEdges = 0 numCmps = 17)
net(regfile0/n4843) has floating ports (dbId = 804388 numNodes = 2 numEdges = 0 numCmps = 2)

... and 9349 more nets has floating ports 

Total number of nets = 9562, of which 0 are not extracted
Total number of open nets = 9549, of which 0 are frozen

Check 9562 nets, 9549 have Errors

[CHECK OPEN NETS] Elapsed real time: 0:00:00 
[CHECK OPEN NETS] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[CHECK OPEN NETS] Stage (MB): Used    0  Alloctr    0  Proc    0 
[CHECK OPEN NETS] Total (MB): Used  118  Alloctr  118  Proc 2110 
Printing options for 'set_route_zrt_common_options'
-global_max_layer_mode                                  :        hard                
-read_user_metal_blockage_layer                         :        true                
-wide_macro_pin_as_fat_wire                             :        true                

Printing options for 'set_route_zrt_detail_options'


Begin full DRC check ...

Information: Using 1 threads for routing. (ZRT-444)
Checked 1/64 Partitions, Violations =   0
Checked 2/64 Partitions, Violations =   0
Checked 4/64 Partitions, Violations =   0
Checked 6/64 Partitions, Violations =   0
Checked 8/64 Partitions, Violations =   0
Checked 10/64 Partitions, Violations =  0
Checked 12/64 Partitions, Violations =  0
Checked 14/64 Partitions, Violations =  0
Checked 17/64 Partitions, Violations =  0
Checked 18/64 Partitions, Violations =  0
Checked 20/64 Partitions, Violations =  0
Checked 22/64 Partitions, Violations =  0
Checked 24/64 Partitions, Violations =  0
Checked 26/64 Partitions, Violations =  0
Checked 28/64 Partitions, Violations =  0
Checked 30/64 Partitions, Violations =  0
Checked 32/64 Partitions, Violations =  0
Checked 34/64 Partitions, Violations =  0
Checked 36/64 Partitions, Violations =  0
Checked 38/64 Partitions, Violations =  0
Checked 40/64 Partitions, Violations =  0
Checked 42/64 Partitions, Violations =  0
Checked 44/64 Partitions, Violations =  0
Checked 46/64 Partitions, Violations =  0
Checked 48/64 Partitions, Violations =  0
Checked 50/64 Partitions, Violations =  0
Checked 52/64 Partitions, Violations =  0
Checked 54/64 Partitions, Violations =  0
Checked 56/64 Partitions, Violations =  0
Checked 58/64 Partitions, Violations =  0
Checked 60/64 Partitions, Violations =  0
Checked 62/64 Partitions, Violations =  0
Checked 64/64 Partitions, Violations =  0
[DRC CHECK] Elapsed real time: 0:00:00 
[DRC CHECK] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[DRC CHECK] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DRC CHECK] Total (MB): Used  139  Alloctr  140  Proc 2110 
Warning: No antenna rules defined, Skip antenna analysis. (ZRT-309)

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0


Total Wire Length =                    15248 micron
Total Number of Contacts =             5098
Total Number of Wires =                3461
Total Number of PtConns =              1
Total Number of Routed Wires =       3461
Total Routed Wire Length =           15248 micron
Total Number of Routed Contacts =       5098
        Layer      metal1 :          0 micron
        Layer      metal2 :        148 micron
        Layer      metal3 :       5963 micron
        Layer      metal4 :       7157 micron
        Layer      metal5 :       1286 micron
        Layer      metal6 :          1 micron
        Layer      metal7 :        397 micron
        Layer      metal8 :        295 micron
        Layer      metal9 :          0 micron
        Layer     metal10 :          0 micron
        Via        via7_0 :          6
        Via        via6_0 :          6
        Via        via5_0 :          6
        Via        via4_0 :        260
        Via        via3_2 :        357
        Via   via3_2(rot) :       1439
        Via   via2_8(rot) :       1530
        Via        via1_4 :        179
        Via   via1_4(rot) :       1314
        Via   via1_5(rot) :          1

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 5098 vias)
 
    Layer via1       =  0.00% (0      / 1494    vias)
        Un-optimized = 100.00% (1494    vias)
    Layer via2       =  0.00% (0      / 1530    vias)
        Un-optimized = 100.00% (1530    vias)
    Layer via3       =  0.00% (0      / 1796    vias)
        Un-optimized = 100.00% (1796    vias)
    Layer via4       =  0.00% (0      / 260     vias)
        Un-optimized = 100.00% (260     vias)
    Layer via5       =  0.00% (0      / 6       vias)
        Un-optimized = 100.00% (6       vias)
    Layer via6       =  0.00% (0      / 6       vias)
        Un-optimized = 100.00% (6       vias)
    Layer via7       =  0.00% (0      / 6       vias)
        Un-optimized = 100.00% (6       vias)
 
  Total double via conversion rate    =  0.00% (0 / 5098 vias)
 
    Layer via1       =  0.00% (0      / 1494    vias)
    Layer via2       =  0.00% (0      / 1530    vias)
    Layer via3       =  0.00% (0      / 1796    vias)
    Layer via4       =  0.00% (0      / 260     vias)
    Layer via5       =  0.00% (0      / 6       vias)
    Layer via6       =  0.00% (0      / 6       vias)
    Layer via7       =  0.00% (0      / 6       vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 5098 vias)
 
    Layer via1       =  0.00% (0      / 1494    vias)
        Un-optimized = 100.00% (1494    vias)
    Layer via2       =  0.00% (0      / 1530    vias)
        Un-optimized = 100.00% (1530    vias)
    Layer via3       =  0.00% (0      / 1796    vias)
        Un-optimized = 100.00% (1796    vias)
    Layer via4       =  0.00% (0      / 260     vias)
        Un-optimized = 100.00% (260     vias)
    Layer via5       =  0.00% (0      / 6       vias)
        Un-optimized = 100.00% (6       vias)
    Layer via6       =  0.00% (0      / 6       vias)
        Un-optimized = 100.00% (6       vias)
    Layer via7       =  0.00% (0      / 6       vias)
        Un-optimized = 100.00% (6       vias)
 


Verify Summary:

Total number of nets = 9562, of which 0 are not extracted
Total number of open nets = 9549, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = no antenna rules defined
Total number of voltage-area violations = no voltage-areas defined
Total number of tie to rail violations = not checked
Total number of tie to rail directly violations = not checked

Information: Performing CEL netlist consistency check. (MWDC-118)
Information: CEL consistency check PASSED. (MWDC-119)
Information: Saved design named cpu_postclk. (UIG-5)
1
# SIGNAL ROUTING
# ==========================================================================
save_mw_cel -as ${design_name}_preroute
Information: Saved design named cpu_preroute. (UIG-5)
1
source ${SCRIPTS_DIR}/route.tcl -echo
# ROUTE
# ==========================================================================
# Connect PG
derive_pg_connection -reconnect -all

Power/Ground Connection Summary:

P/G net name                P/G pin count (previous/current)
--------------------------------------------------------------------
Other power nets:                 10064/10064
Unconnected power pins:           468/468

Other ground nets:                10064/10064
Unconnected ground pins:          468/468
--------------------------------------------------------------------
Information: connections of 0 power/ground pin(s) are created or changed.

Total 0 tie-high pin(s) are reconnected in Milkyway database.
Total 0 tie-low pin(s) are reconnected in Milkyway database.
verify_pg_nets
Cell cpu.err existed already. Delete it ...
Using [6 x 6] Fat Wire Table for metal2
Using [6 x 6] Fat Wire Table for metal3
Using [5 x 5] Fat Wire Table for metal4
Using [5 x 5] Fat Wire Table for metal5
Using [5 x 5] Fat Wire Table for metal6
Using [4 x 4] Fat Wire Table for metal7
Using [4 x 4] Fat Wire Table for metal8
Using [3 x 3] Fat Wire Table for metal9
Using [3 x 3] Fat Wire Table for metal10
**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal3]

**** WARNING:duplicate Fat Wire Via found for layer[metal3]

Checking [VSS]:
        There are no floating shapes
        All the pins are connected.
        No errors are found.
Checking [VDD]:
        There are no floating shapes
        All the pins are connected.
        No errors are found.
Checked 2 nets, 0 have Errors
Update error cell ...
# Build buffer trees for high fanout nets.
remove_ideal_network -all
# Attempt to fix hold violations during routing
set_fix_hold [all_clocks]
# Route
set route_opt_args "-effort medium"
echo "route_opt $route_opt_args"
route_opt -effort medium
eval "route_opt $route_opt_args"
Information: Running detail route with timing driven mode save after iteration 1 (route_opt default). (ROPT-020)
ROPT:    route_opt strategy for the design:
ROPT:    Stage                                 : auto
ROPT:    Effort                                : medium
ROPT:    Power mode                            : none
ROPT:    Search-Repair loops                   : 10 
ROPT:    ECO Search-Repair loops               : 4 
ROPT:    Fix Hold Mode                         : route_based 
ROPT:    Route Violation threshold             : 3000 
 Routeopt: Using zrt router
Information: Running global route with timing driven mode true (route_opt default). (ROPT-020)
Information: Running track_assign with timing driven mode true (route_opt default). (ROPT-020)
Information: Running detail route with timing driven mode true (route_opt default). (ROPT-020)
Warning: Could not read any link_library files. The link_library setting {"*", "stdcells-wc.db", "stdcells-bc.db", "dw_foundation.sldb"} may be invalid. (UID-349)

  Loading design 'cpu'
Warning: Layer 'metal1' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal2' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal3' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal4' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal5' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal6' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal7' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal8' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal9' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal10' is missing the optional 'edge capacitance' attribute. (PSYN-101)




Information: The design has 1650 physical cells. (PSYN-105)
Information: Library Manufacturing Grid(GridResolution) : 5
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Warning: Mismatch in the main library and the Milkyway library resistance units. In the main library it is 1000.000 kohm and in the Milkyway design library it is 1.000 kohm. Check and correct the resistance units in the .tf and .db files. (PSYN-476)
Information: Capacitance Unit from Milkyway design library: 'pf' 
Warning: Mismatch in the main and the Milkyway library capacitance units. In the main library it is 0.001 pf and in the Milkyway design library it is 1.000 pf. Check and correct the capacitance units in the .tf and .db files. (PSYN-477)
Information: Layer metal9 is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer metal10 is ignored for resistance and capacitance computation. (RCEX-019)
Error: Initialization of the detail route TLU+ RC model failed. (RCEX-030)
Error: Extraction failed. (RCEX-205)
Information: Updating design information... (UID-85)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
GART: Updated design time.
Information: Layer metal9 is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer metal10 is ignored for resistance and capacitance computation. (RCEX-019)
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is library 1D. (RCEX-015)
Information: Library Derived Cap for layer metal1 : 0.06 0.06 (RCEX-011)
Information: Library Derived Res for layer metal1 : 5.4e-06 5.4e-06 (RCEX-011)
Information: Library Derived Cap for layer metal2 : 0.053 0.053 (RCEX-011)
Information: Library Derived Res for layer metal2 : 3.6e-06 3.6e-06 (RCEX-011)
Information: Library Derived Cap for layer metal3 : 0.052 0.052 (RCEX-011)
Information: Library Derived Res for layer metal3 : 3.6e-06 3.6e-06 (RCEX-011)
Information: Library Derived Cap for layer metal4 : 0.065 0.065 (RCEX-011)
Information: Library Derived Res for layer metal4 : 1.5e-06 1.5e-06 (RCEX-011)
Information: Library Derived Cap for layer metal5 : 0.0067 0.0067 (RCEX-011)
Information: Library Derived Res for layer metal5 : 1.5e-06 1.5e-06 (RCEX-011)
Information: Library Derived Cap for layer metal6 : 0.049 0.049 (RCEX-011)
Information: Library Derived Res for layer metal6 : 1.5e-06 1.5e-06 (RCEX-011)
Information: Library Derived Cap for layer metal7 : 0.068 0.068 (RCEX-011)
Information: Library Derived Res for layer metal7 : 1.9e-07 1.9e-07 (RCEX-011)
Information: Library Derived Cap for layer metal8 : 0.05 0.05 (RCEX-011)
Information: Library Derived Res for layer metal8 : 1.9e-07 1.9e-07 (RCEX-011)
Information: Library Derived Cap for layer metal9 : 0.065 0.065 (RCEX-011)
Information: Library Derived Res for layer metal9 : 3.8e-08 3.8e-08 (RCEX-011)
Information: Library Derived Cap for layer metal10 : 0.049 0.049 (RCEX-011)
Information: Library Derived Res for layer metal10 : 3.8e-08 3.8e-08 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.055 0.055 (RCEX-011)
Information: Library Derived Horizontal Res : 2.4e-06 2.4e-06 (RCEX-011)
Information: Library Derived Vertical Cap : 0.042 0.042 (RCEX-011)
Information: Library Derived Vertical Res : 1.8e-06 1.8e-06 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 4.4e-06 4.4e-06 (RCEX-011)
GART: Transferring timing data to the router....
GART: Done transferring timing data to the router.
Information: Running global route with timing driven mode true (route_opt default). (ROPT-020)
Information: Running track_assign with timing driven mode true (route_opt default). (ROPT-020)
Information: Running detail route with timing driven mode true (route_opt default). (ROPT-020)
ROPT:    Running Initial Route             Fri May 26 19:17:21 2023

  Beginning initial routing 
  --------------------------

Turn off antenna since no rule is specified
Cell Min-Routing-Layer = metal1
Cell Max-Routing-Layer = metal8
Information: Multiple default contact via1_0 found for layer via1. (ZRT-021)
Information: Multiple default contact via1_1 found for layer via1. (ZRT-021)
Information: Multiple default contact via1_3 found for layer via1. (ZRT-021)
Information: Multiple default contact via1_5 found for layer via1. (ZRT-021)
Information: Multiple default contact via2_5 found for layer via2. (ZRT-021)
Information: Multiple default contact via2_6 found for layer via2. (ZRT-021)
Information: Multiple default contact via2_0 found for layer via2. (ZRT-021)
Information: Multiple default contact via2_1 found for layer via2. (ZRT-021)
Information: Multiple default contact via3_0 found for layer via3. (ZRT-021)
Via on layer (via1) needs more than one tracks
Warning: Layer metal1 pitch 0.140 may be too small: wire/via-down 0.140, wire/via-up 0.170. (ZRT-026)
Wire on layer (metal3) needs more than one tracks
Via on layer (via2) needs more than one tracks
Via on layer (via3) needs more than one tracks
Warning: Layer metal3 pitch 0.140 may be too small: wire/via-down 0.175, wire/via-up 0.175. (ZRT-026)
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used  122  Alloctr  123  Proc 2110 
Printing options for 'set_route_zrt_common_options'
-global_max_layer_mode                                  :        hard                
-read_user_metal_blockage_layer                         :        true                
-wide_macro_pin_as_fat_wire                             :        true                

Printing options for 'set_route_zrt_global_options'
-timing_driven                                          :        true                

Begin global routing.
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,447.90,448.00)
Number of routing layers = 10
layer metal1, dir Hor, min width = 0.07, min space = 0.06 pitch = 0.14
layer metal2, dir Hor, min width = 0.07, min space = 0.07 pitch = 0.19
layer metal3, dir Ver, min width = 0.07, min space = 0.07 pitch = 0.14
layer metal4, dir Hor, min width = 0.14, min space = 0.14 pitch = 0.28
layer metal5, dir Ver, min width = 0.14, min space = 0.14 pitch = 0.28
layer metal6, dir Hor, min width = 0.14, min space = 0.14 pitch = 0.28
layer metal7, dir Ver, min width = 0.40, min space = 0.40 pitch = 0.80
layer metal8, dir Hor, min width = 0.40, min space = 0.40 pitch = 0.80
layer metal9, dir Hor, min width = 0.80, min space = 0.80 pitch = 1.60
layer metal10, dir Ver, min width = 0.80, min space = 0.80 pitch = 1.60
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    8  Alloctr    8  Proc    0 
[End of Build Tech Data] Total (MB): Used  133  Alloctr  133  Proc 2110 
Net statistics:
Total number of nets     = 9562
Number of nets to route  = 9549
Number of nets with min-layer-mode soft = 10
Number of nets with min-layer-mode soft-cost-medium = 10
Number of nets with max-layer-mode hard = 7
13 nets are fully connected,
 of which 13 are detail routed and 0 are global routed.
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    5  Alloctr    5  Proc    0 
[End of Build All Nets] Total (MB): Used  138  Alloctr  139  Proc 2110 
Average gCell capacity  7.34     on layer (1)    metal1
Average gCell capacity  8.18     on layer (2)    metal2
Average gCell capacity  5.24     on layer (3)    metal3
Average gCell capacity  3.24     on layer (4)    metal4
Average gCell capacity  3.18     on layer (5)    metal5
Average gCell capacity  2.97     on layer (6)    metal6
Average gCell capacity  1.66     on layer (7)    metal7
Average gCell capacity  1.75     on layer (8)    metal8
Average gCell capacity  0.87     on layer (9)    metal9
Average gCell capacity  0.00     on layer (10)   metal10
Average number of tracks per gCell 10.00         on layer (1)    metal1
Average number of tracks per gCell 10.00         on layer (2)    metal2
Average number of tracks per gCell 7.37  on layer (3)    metal3
Average number of tracks per gCell 5.00  on layer (4)    metal4
Average number of tracks per gCell 5.00  on layer (5)    metal5
Average number of tracks per gCell 5.00  on layer (6)    metal6
Average number of tracks per gCell 1.75  on layer (7)    metal7
Average number of tracks per gCell 1.75  on layer (8)    metal8
Average number of tracks per gCell 0.88  on layer (9)    metal9
Average number of tracks per gCell 0.88  on layer (10)   metal10
Number of gCells = 1024000
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:00 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion map] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Congestion map] Total (MB): Used  140  Alloctr  141  Proc 2110 
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used   16  Alloctr   16  Proc    0 
[End of Build Data] Total (MB): Used  140  Alloctr  141  Proc 2110 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  140  Alloctr  141  Proc 2110 
Information: Using 1 threads for routing. (ZRT-444)
multi gcell levels ON

Start GR phase 0
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:02 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[End of Initial Routing] Stage (MB): Used    5  Alloctr    5  Proc    0 
[End of Initial Routing] Total (MB): Used  146  Alloctr  146  Proc 2110 
Initial. Routing result:
Initial. Both Dirs: Overflow =  5801 Max = 8 GRCs =  3793 (1.85%)
Initial. H routing: Overflow =   854 Max = 8 (GRCs =  1) GRCs =   725 (0.71%)
Initial. V routing: Overflow =  4947 Max = 8 (GRCs =  3) GRCs =  3068 (3.00%)
Initial. metal1     Overflow =     8 Max = 1 (GRCs =  4) GRCs =    12 (0.01%)
Initial. metal2     Overflow =   569 Max = 8 (GRCs =  1) GRCs =   453 (0.44%)
Initial. metal3     Overflow =  1810 Max = 8 (GRCs =  3) GRCs =   998 (0.97%)
Initial. metal4     Overflow =    50 Max = 2 (GRCs =  6) GRCs =    44 (0.04%)
Initial. metal5     Overflow =  3128 Max = 5 (GRCs =  1) GRCs =  2061 (2.01%)
Initial. metal6     Overflow =   188 Max = 2 (GRCs = 11) GRCs =   177 (0.17%)
Initial. metal7     Overflow =     9 Max = 1 (GRCs =  9) GRCs =     9 (0.01%)
Initial. metal8     Overflow =    39 Max = 1 (GRCs = 39) GRCs =    39 (0.04%)
Initial. metal9     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. metal10    Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
metal1   96.3 3.54 0.11 0.02 0.00 0.01 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
metal2   52.2 26.1 11.4 4.92 0.00 2.22 1.27 0.67 0.64 0.00 0.25 0.15 0.06 0.03
metal3   43.1 29.8 1.72 15.1 0.00 0.59 5.14 0.30 2.00 0.00 1.17 0.00 0.50 0.43
metal4   84.2 0.17 0.00 13.2 0.00 0.00 1.82 0.00 0.00 0.00 0.41 0.00 0.00 0.04
metal5   69.7 1.38 0.14 19.3 0.00 0.00 5.04 0.00 0.00 0.00 2.36 0.00 0.00 2.01
metal6   88.0 0.00 0.00 8.56 0.00 0.00 1.78 0.00 0.00 0.00 1.40 0.00 0.00 0.17
metal7   97.2 0.00 0.00 0.00 0.00 2.39 0.00 0.00 0.00 0.00 0.33 0.00 0.00 0.01
metal8   98.2 0.00 0.00 0.00 0.00 1.06 0.00 0.00 0.00 0.00 0.62 0.00 0.00 0.04
metal9   100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
metal10  0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    80.7 6.88 1.51 6.90 0.00 0.71 1.70 0.11 0.30 0.00 0.74 0.02 0.06 0.31


Initial. Total Wire Length = 331098.10
Initial. Layer metal1 wire length = 5627.66
Initial. Layer metal2 wire length = 107248.88
Initial. Layer metal3 wire length = 115829.24
Initial. Layer metal4 wire length = 12384.22
Initial. Layer metal5 wire length = 61705.31
Initial. Layer metal6 wire length = 21980.38
Initial. Layer metal7 wire length = 3440.33
Initial. Layer metal8 wire length = 2882.08
Initial. Layer metal9 wire length = 0.00
Initial. Layer metal10 wire length = 0.00
Initial. Total Number of Contacts = 68227
Initial. Via via1_4 count = 28214
Initial. Via via2_8 count = 26664
Initial. Via via3_2 count = 4930
Initial. Via via4_0 count = 4316
Initial. Via via5_0 count = 3649
Initial. Via via6_0 count = 301
Initial. Via via7_0 count = 153
Initial. Via via8_0 count = 0
Initial. Via via9_0 count = 0
Initial. completed.

Start GR phase 1
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:03 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  146  Alloctr  147  Proc 2110 
phase1. Routing result:
phase1. Both Dirs: Overflow =  2632 Max = 6 GRCs =  2093 (1.02%)
phase1. H routing: Overflow =   578 Max = 6 (GRCs =  3) GRCs =   496 (0.48%)
phase1. V routing: Overflow =  2054 Max = 6 (GRCs =  1) GRCs =  1597 (1.56%)
phase1. metal1     Overflow =    12 Max = 1 (GRCs =  8) GRCs =    16 (0.02%)
phase1. metal2     Overflow =   500 Max = 6 (GRCs =  3) GRCs =   415 (0.41%)
phase1. metal3     Overflow =   620 Max = 6 (GRCs =  1) GRCs =   448 (0.44%)
phase1. metal4     Overflow =    25 Max = 1 (GRCs = 25) GRCs =    25 (0.02%)
phase1. metal5     Overflow =  1432 Max = 5 (GRCs =  1) GRCs =  1147 (1.12%)
phase1. metal6     Overflow =    36 Max = 2 (GRCs =  1) GRCs =    35 (0.03%)
phase1. metal7     Overflow =     2 Max = 1 (GRCs =  2) GRCs =     2 (0.00%)
phase1. metal8     Overflow =     5 Max = 1 (GRCs =  5) GRCs =     5 (0.00%)
phase1. metal9     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. metal10    Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
metal1   96.1 3.64 0.20 0.03 0.00 0.02 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.01
metal2   51.2 27.3 11.6 4.52 0.00 2.15 1.28 0.70 0.65 0.00 0.27 0.13 0.04 0.04
metal3   43.1 32.7 1.80 13.5 0.00 0.52 4.47 0.19 1.78 0.00 1.44 0.00 0.25 0.13
metal4   82.5 0.18 0.00 14.6 0.00 0.00 1.89 0.00 0.00 0.00 0.70 0.00 0.00 0.02
metal5   63.7 1.38 0.14 24.0 0.00 0.00 5.94 0.00 0.00 0.00 3.59 0.00 0.00 1.12
metal6   86.6 0.00 0.00 9.84 0.00 0.00 2.45 0.00 0.00 0.00 1.05 0.00 0.00 0.03
metal7   96.1 0.00 0.00 0.00 0.00 3.36 0.00 0.00 0.00 0.00 0.53 0.00 0.00 0.00
metal8   97.6 0.00 0.00 0.00 0.00 1.55 0.00 0.00 0.00 0.00 0.83 0.00 0.00 0.00
metal9   100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
metal10  0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    79.4 7.35 1.55 7.51 0.00 0.86 1.81 0.10 0.27 0.00 0.95 0.01 0.03 0.15


phase1. Total Wire Length = 335858.49
phase1. Layer metal1 wire length = 6084.65
phase1. Layer metal2 wire length = 107105.72
phase1. Layer metal3 wire length = 106702.54
phase1. Layer metal4 wire length = 14565.69
phase1. Layer metal5 wire length = 69511.74
phase1. Layer metal6 wire length = 23003.76
phase1. Layer metal7 wire length = 5071.13
phase1. Layer metal8 wire length = 3813.26
phase1. Layer metal9 wire length = 0.00
phase1. Layer metal10 wire length = 0.00
phase1. Total Number of Contacts = 71063
phase1. Via via1_4 count = 28262
phase1. Via via2_8 count = 26851
phase1. Via via3_2 count = 5909
phase1. Via via4_0 count = 5017
phase1. Via via5_0 count = 4235
phase1. Via via6_0 count = 531
phase1. Via via7_0 count = 258
phase1. Via via8_0 count = 0
phase1. Via via9_0 count = 0
phase1. completed.

Start GR phase 2
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:02 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used  146  Alloctr  147  Proc 2110 
phase2. Routing result:
phase2. Both Dirs: Overflow =  1502 Max = 6 GRCs =  1345 (0.66%)
phase2. H routing: Overflow =   478 Max = 5 (GRCs =  4) GRCs =   459 (0.45%)
phase2. V routing: Overflow =  1024 Max = 6 (GRCs =  1) GRCs =   886 (0.87%)
phase2. metal1     Overflow =     6 Max = 1 (GRCs =  3) GRCs =    10 (0.01%)
phase2. metal2     Overflow =   411 Max = 5 (GRCs =  4) GRCs =   390 (0.38%)
phase2. metal3     Overflow =   427 Max = 6 (GRCs =  1) GRCs =   354 (0.35%)
phase2. metal4     Overflow =    24 Max = 1 (GRCs = 24) GRCs =    24 (0.02%)
phase2. metal5     Overflow =   595 Max = 3 (GRCs =  2) GRCs =   530 (0.52%)
phase2. metal6     Overflow =    35 Max = 2 (GRCs =  1) GRCs =    34 (0.03%)
phase2. metal7     Overflow =     2 Max = 1 (GRCs =  2) GRCs =     2 (0.00%)
phase2. metal8     Overflow =     1 Max = 1 (GRCs =  1) GRCs =     1 (0.00%)
phase2. metal9     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. metal10    Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
metal1   96.0 3.69 0.20 0.04 0.00 0.01 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
metal2   51.3 27.2 11.8 4.58 0.00 2.13 1.20 0.68 0.60 0.00 0.30 0.14 0.02 0.03
metal3   43.1 32.8 1.83 13.5 0.00 0.46 4.40 0.19 1.80 0.00 1.51 0.00 0.29 0.06
metal4   82.3 0.18 0.00 14.7 0.00 0.00 1.96 0.00 0.00 0.00 0.81 0.00 0.00 0.02
metal5   62.9 1.38 0.14 24.5 0.00 0.00 6.29 0.00 0.00 0.00 4.24 0.00 0.00 0.52
metal6   86.2 0.00 0.00 10.2 0.00 0.00 2.37 0.00 0.00 0.00 1.19 0.00 0.00 0.03
metal7   95.8 0.00 0.00 0.00 0.00 3.62 0.00 0.00 0.00 0.00 0.49 0.00 0.00 0.00
metal8   97.4 0.00 0.00 0.00 0.00 1.91 0.00 0.00 0.00 0.00 0.67 0.00 0.00 0.00
metal9   100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
metal10  0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    79.2 7.34 1.57 7.60 0.00 0.92 1.83 0.10 0.27 0.00 1.04 0.02 0.03 0.07


phase2. Total Wire Length = 338578.72
phase2. Layer metal1 wire length = 6233.62
phase2. Layer metal2 wire length = 108333.85
phase2. Layer metal3 wire length = 106020.98
phase2. Layer metal4 wire length = 15106.52
phase2. Layer metal5 wire length = 69832.49
phase2. Layer metal6 wire length = 23730.31
phase2. Layer metal7 wire length = 5342.14
phase2. Layer metal8 wire length = 3978.80
phase2. Layer metal9 wire length = 0.00
phase2. Layer metal10 wire length = 0.00
phase2. Total Number of Contacts = 71620
phase2. Via via1_4 count = 28301
phase2. Via via2_8 count = 26913
phase2. Via via3_2 count = 6090
phase2. Via via4_0 count = 5143
phase2. Via via5_0 count = 4397
phase2. Via via6_0 count = 536
phase2. Via via7_0 count = 240
phase2. Via via8_0 count = 0
phase2. Via via9_0 count = 0
phase2. completed.

Start GR phase 3
Current Stage stats:
[End of Phase3 Routing] Elapsed real time: 0:00:02 
[End of Phase3 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[End of Phase3 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase3 Routing] Total (MB): Used  146  Alloctr  147  Proc 2110 
phase3. Routing result:
phase3. Both Dirs: Overflow =  1206 Max = 5 GRCs =  1123 (0.55%)
phase3. H routing: Overflow =   411 Max = 5 (GRCs =  2) GRCs =   426 (0.42%)
phase3. V routing: Overflow =   795 Max = 5 (GRCs =  1) GRCs =   697 (0.68%)
phase3. metal1     Overflow =     7 Max = 1 (GRCs =  4) GRCs =    10 (0.01%)
phase3. metal2     Overflow =   371 Max = 5 (GRCs =  2) GRCs =   383 (0.37%)
phase3. metal3     Overflow =   392 Max = 5 (GRCs =  1) GRCs =   328 (0.32%)
phase3. metal4     Overflow =    14 Max = 1 (GRCs = 14) GRCs =    14 (0.01%)
phase3. metal5     Overflow =   401 Max = 3 (GRCs =  1) GRCs =   367 (0.36%)
phase3. metal6     Overflow =    18 Max = 1 (GRCs = 18) GRCs =    18 (0.02%)
phase3. metal7     Overflow =     2 Max = 1 (GRCs =  2) GRCs =     2 (0.00%)
phase3. metal8     Overflow =     1 Max = 1 (GRCs =  1) GRCs =     1 (0.00%)
phase3. metal9     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. metal10    Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
metal1   95.7 3.93 0.21 0.04 0.00 0.02 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
metal2   51.0 27.5 11.7 4.64 0.00 2.10 1.20 0.73 0.57 0.00 0.33 0.12 0.02 0.02
metal3   42.8 33.1 1.88 13.3 0.00 0.47 4.45 0.19 1.82 0.00 1.54 0.00 0.27 0.05
metal4   82.4 0.18 0.00 14.5 0.00 0.00 1.96 0.00 0.00 0.00 0.89 0.00 0.00 0.01
metal5   62.7 1.38 0.14 24.7 0.00 0.00 6.62 0.00 0.00 0.00 4.01 0.00 0.00 0.36
metal6   85.8 0.00 0.00 10.4 0.00 0.00 2.44 0.00 0.00 0.00 1.21 0.00 0.00 0.02
metal7   95.6 0.00 0.00 0.00 0.00 3.80 0.00 0.00 0.00 0.00 0.51 0.00 0.00 0.00
metal8   97.4 0.00 0.00 0.00 0.00 2.02 0.00 0.00 0.00 0.00 0.58 0.00 0.00 0.00
metal9   100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
metal10  100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    79.1 7.39 1.56 7.58 0.00 0.94 1.86 0.10 0.27 0.00 1.02 0.01 0.03 0.05


phase3. Total Wire Length = 339515.85
phase3. Layer metal1 wire length = 6596.97
phase3. Layer metal2 wire length = 108613.59
phase3. Layer metal3 wire length = 106353.65
phase3. Layer metal4 wire length = 15044.31
phase3. Layer metal5 wire length = 69071.96
phase3. Layer metal6 wire length = 24294.42
phase3. Layer metal7 wire length = 5637.24
phase3. Layer metal8 wire length = 3903.71
phase3. Layer metal9 wire length = 0.00
phase3. Layer metal10 wire length = 0.00
phase3. Total Number of Contacts = 71795
phase3. Via via1_4 count = 28325
phase3. Via via2_8 count = 26948
phase3. Via via3_2 count = 6133
phase3. Via via4_0 count = 5204
phase3. Via via5_0 count = 4374
phase3. Via via6_0 count = 567
phase3. Via via7_0 count = 244
phase3. Via via8_0 count = 0
phase3. Via via9_0 count = 0
phase3. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:12 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:12 total=0:00:12
[End of Whole Chip Routing] Stage (MB): Used   22  Alloctr   22  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  146  Alloctr  147  Proc 2110 

Congestion utilization per direction:
Average vertical track utilization   = 14.99 %
Peak    vertical track utilization   = 144.44 %
Average horizontal track utilization =  5.76 %
Peak    horizontal track utilization = 113.33 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used   -8  Alloctr   -8  Proc    0 
[GR: Done] Total (MB): Used  141  Alloctr  142  Proc 2110 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:12 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:12 total=0:00:12
[GR: Done] Stage (MB): Used   18  Alloctr   19  Proc    0 
[GR: Done] Total (MB): Used  141  Alloctr  142  Proc 2110 
Updating congestion ...
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:13 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:12 total=0:00:12
[End of Global Routing] Stage (MB): Used    6  Alloctr    9  Proc    0 
[End of Global Routing] Total (MB): Used  129  Alloctr  132  Proc 2110 

Start track assignment

Printing options for 'set_route_zrt_common_options'
-global_max_layer_mode                                  :        hard                
-read_user_metal_blockage_layer                         :        true                
-wide_macro_pin_as_fat_wire                             :        true                

Printing options for 'set_route_zrt_track_options'
-timing_driven                                          :        true                

Information: Using 1 threads for routing. (ZRT-444)

[Track Assign: Read routes] Elapsed real time: 0:00:00 
[Track Assign: Read routes] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Read routes] Stage (MB): Used    9  Alloctr    8  Proc    0 
[Track Assign: Read routes] Total (MB): Used  139  Alloctr  140  Proc 2110 

Start initial assignment

Assign Horizontal partitions, iteration 0
Routed partition 1/10      
Routed partition 2/10      
Routed partition 3/10      
Routed partition 4/10      
Routed partition 5/10      
Routed partition 6/10      
Routed partition 7/10      
Routed partition 8/10      
Routed partition 9/10      
Routed partition 10/10     

Assign Vertical partitions, iteration 0
Routed partition 1/10      
Routed partition 2/10      
Routed partition 3/10      
Routed partition 4/10      
Routed partition 5/10      
Routed partition 6/10      
Routed partition 7/10      
Routed partition 8/10      
Routed partition 9/10      
Routed partition 10/10     

Number of wires with overlap after iteration 0 = 69236 of 98857


[Track Assign: Iteration 0] Elapsed real time: 0:00:01 
[Track Assign: Iteration 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[Track Assign: Iteration 0] Stage (MB): Used    9  Alloctr    9  Proc   22 
[Track Assign: Iteration 0] Total (MB): Used  139  Alloctr  141  Proc 2132 

Reroute to fix overlaps

Assign Horizontal partitions, iteration 1
Routed partition 1/10      
Routed partition 2/10      
Routed partition 3/10      
Routed partition 4/10      
Routed partition 5/10      
Routed partition 6/10      
Routed partition 7/10      
Routed partition 8/10      
Routed partition 9/10      
Routed partition 10/10     

Assign Vertical partitions, iteration 1
Routed partition 1/10      
Routed partition 2/10      
Routed partition 3/10      
Routed partition 4/10      
Routed partition 5/10      
Routed partition 6/10      
Routed partition 7/10      
Routed partition 8/10      
Routed partition 9/10      
Routed partition 10/10     

[Track Assign: Iteration 1] Elapsed real time: 0:00:05 
[Track Assign: Iteration 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:05 total=0:00:05
[Track Assign: Iteration 1] Stage (MB): Used    9  Alloctr    9  Proc   22 
[Track Assign: Iteration 1] Total (MB): Used  139  Alloctr  141  Proc 2132 

Number of wires with overlap after iteration 1 = 36944 of 67356


Wire length and via report:
---------------------------
Number of metal1 wires: 4483              : 0
Number of metal2 wires: 27212            via1_4: 29704
Number of metal3 wires: 21843            via2_8: 31445
Number of metal4 wires: 5228             via3_2: 9584
Number of metal5 wires: 5574             via4_0: 6120
Number of metal6 wires: 2656             via5_0: 4326
Number of metal7 wires: 223              via6_0: 452
Number of metal8 wires: 137              via7_0: 211
Number of metal9 wires: 0                via8_0: 0
Number of metal10 wires: 0               via9_0: 0
Total number of wires: 67356             vias: 81842

Total metal1 wire length: 7485.1
Total metal2 wire length: 98074.6
Total metal3 wire length: 97198.4
Total metal4 wire length: 27802.3
Total metal5 wire length: 78673.8
Total metal6 wire length: 24353.7
Total metal7 wire length: 5231.0
Total metal8 wire length: 3651.4
Total metal9 wire length: 0.0
Total metal10 wire length: 0.0
Total wire length: 342470.2

Longest metal1 wire length: 237.6
Longest metal2 wire length: 275.5
Longest metal3 wire length: 240.5
Longest metal4 wire length: 258.8
Longest metal5 wire length: 385.6
Longest metal6 wire length: 260.4
Longest metal7 wire length: 227.1
Longest metal8 wire length: 256.0
Longest metal9 wire length: 0.0
Longest metal10 wire length: 0.0


[Track Assign: Done] Elapsed real time: 0:00:06 
[Track Assign: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:06 total=0:00:06
[Track Assign: Done] Stage (MB): Used    7  Alloctr    6  Proc   22 
[Track Assign: Done] Total (MB): Used  136  Alloctr  138  Proc 2132 
Printing options for 'set_route_zrt_common_options'
-global_max_layer_mode                                  :        hard                
-read_user_metal_blockage_layer                         :        true                
-wide_macro_pin_as_fat_wire                             :        true                

Printing options for 'set_route_zrt_detail_options'
-save_after_iterations                                  :        {1 }                
-save_cell_prefix                                       :        cpu_INIT_RT         
-timing_driven                                          :        true                

[Dr init] Elapsed real time: 0:00:00 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Dr init] Stage (MB): Used    7  Alloctr    6  Proc    0 
[Dr init] Total (MB): Used  143  Alloctr  145  Proc 2132 
Total number of nets = 9562, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
Start DR iteration 0: uniform partition
Routed  1/1024 Partitions, Violations = 0
Routed  5/1024 Partitions, Violations = 0
Routed  10/1024 Partitions, Violations =        10
Routed  15/1024 Partitions, Violations =        7
Routed  20/1024 Partitions, Violations =        5
Routed  25/1024 Partitions, Violations =        0
Routed  30/1024 Partitions, Violations =        35
Routed  35/1024 Partitions, Violations =        36
Routed  40/1024 Partitions, Violations =        31
Routed  45/1024 Partitions, Violations =        52
Routed  50/1024 Partitions, Violations =        92
Routed  55/1024 Partitions, Violations =        81
Routed  60/1024 Partitions, Violations =        84
Routed  65/1024 Partitions, Violations =        45
Routed  70/1024 Partitions, Violations =        45
Routed  75/1024 Partitions, Violations =        49
Routed  80/1024 Partitions, Violations =        42
Routed  85/1024 Partitions, Violations =        41
Routed  90/1024 Partitions, Violations =        51
Routed  95/1024 Partitions, Violations =        47
Routed  100/1024 Partitions, Violations =       113
Routed  105/1024 Partitions, Violations =       125
Routed  110/1024 Partitions, Violations =       159
Routed  115/1024 Partitions, Violations =       156
Routed  120/1024 Partitions, Violations =       149
Routed  125/1024 Partitions, Violations =       167
Routed  130/1024 Partitions, Violations =       95
Routed  135/1024 Partitions, Violations =       90
Routed  140/1024 Partitions, Violations =       87
Routed  145/1024 Partitions, Violations =       94
Routed  150/1024 Partitions, Violations =       220
Routed  155/1024 Partitions, Violations =       222
Routed  160/1024 Partitions, Violations =       209
Routed  165/1024 Partitions, Violations =       285
Routed  170/1024 Partitions, Violations =       327
Routed  175/1024 Partitions, Violations =       334
Routed  180/1024 Partitions, Violations =       307
Routed  185/1024 Partitions, Violations =       153
Routed  190/1024 Partitions, Violations =       152
Routed  195/1024 Partitions, Violations =       184
Routed  200/1024 Partitions, Violations =       211
Routed  205/1024 Partitions, Violations =       240
Routed  210/1024 Partitions, Violations =       244
Routed  215/1024 Partitions, Violations =       299
Routed  220/1024 Partitions, Violations =       286
Routed  225/1024 Partitions, Violations =       296
Routed  230/1024 Partitions, Violations =       333
Routed  235/1024 Partitions, Violations =       329
Routed  240/1024 Partitions, Violations =       402
Routed  245/1024 Partitions, Violations =       524
Routed  250/1024 Partitions, Violations =       505
Routed  255/1024 Partitions, Violations =       505
Routed  260/1024 Partitions, Violations =       435
Routed  265/1024 Partitions, Violations =       419
Routed  270/1024 Partitions, Violations =       272
Routed  275/1024 Partitions, Violations =       283
Routed  280/1024 Partitions, Violations =       282
Routed  285/1024 Partitions, Violations =       288
Routed  290/1024 Partitions, Violations =       276
Routed  295/1024 Partitions, Violations =       320
Routed  300/1024 Partitions, Violations =       321
Routed  305/1024 Partitions, Violations =       323
Routed  310/1024 Partitions, Violations =       402
Routed  315/1024 Partitions, Violations =       405
Routed  320/1024 Partitions, Violations =       417
Routed  325/1024 Partitions, Violations =       416
Routed  330/1024 Partitions, Violations =       413
Routed  335/1024 Partitions, Violations =       356
Routed  340/1024 Partitions, Violations =       352
Routed  345/1024 Partitions, Violations =       308
Routed  350/1024 Partitions, Violations =       317
Routed  355/1024 Partitions, Violations =       317
Routed  360/1024 Partitions, Violations =       311
Routed  365/1024 Partitions, Violations =       298
Routed  370/1024 Partitions, Violations =       294
Routed  375/1024 Partitions, Violations =       289
Routed  380/1024 Partitions, Violations =       286
Routed  385/1024 Partitions, Violations =       283
Routed  390/1024 Partitions, Violations =       310
Routed  395/1024 Partitions, Violations =       299
Routed  400/1024 Partitions, Violations =       345
Routed  405/1024 Partitions, Violations =       348
Routed  410/1024 Partitions, Violations =       348
Routed  415/1024 Partitions, Violations =       335
Routed  420/1024 Partitions, Violations =       417
Routed  425/1024 Partitions, Violations =       408
Routed  430/1024 Partitions, Violations =       493
Routed  435/1024 Partitions, Violations =       615
Routed  440/1024 Partitions, Violations =       615
Routed  445/1024 Partitions, Violations =       616
Routed  450/1024 Partitions, Violations =       548
Routed  455/1024 Partitions, Violations =       538
Routed  460/1024 Partitions, Violations =       549
Routed  465/1024 Partitions, Violations =       519
Routed  471/1024 Partitions, Violations =       519
Routed  475/1024 Partitions, Violations =       524
Routed  480/1024 Partitions, Violations =       497
Routed  485/1024 Partitions, Violations =       495
Routed  490/1024 Partitions, Violations =       543
Routed  495/1024 Partitions, Violations =       443
Routed  503/1024 Partitions, Violations =       443
Routed  505/1024 Partitions, Violations =       443
Routed  510/1024 Partitions, Violations =       441
Routed  515/1024 Partitions, Violations =       468
Routed  520/1024 Partitions, Violations =       456
Routed  525/1024 Partitions, Violations =       473
Routed  530/1024 Partitions, Violations =       473
Routed  535/1024 Partitions, Violations =       473
Routed  540/1024 Partitions, Violations =       481
Routed  545/1024 Partitions, Violations =       502
Routed  550/1024 Partitions, Violations =       506
Routed  555/1024 Partitions, Violations =       460
Routed  560/1024 Partitions, Violations =       482
Routed  565/1024 Partitions, Violations =       482
Routed  570/1024 Partitions, Violations =       655
Routed  575/1024 Partitions, Violations =       624
Routed  580/1024 Partitions, Violations =       615
Routed  585/1024 Partitions, Violations =       581
Routed  590/1024 Partitions, Violations =       562
Routed  595/1024 Partitions, Violations =       562
Routed  600/1024 Partitions, Violations =       897
Routed  605/1024 Partitions, Violations =       901
Routed  610/1024 Partitions, Violations =       898
Routed  615/1024 Partitions, Violations =       895
Routed  620/1024 Partitions, Violations =       899
Routed  625/1024 Partitions, Violations =       1048
Routed  630/1024 Partitions, Violations =       1059
Routed  635/1024 Partitions, Violations =       1074
Routed  640/1024 Partitions, Violations =       1111
Routed  645/1024 Partitions, Violations =       1108
Routed  651/1024 Partitions, Violations =       1108
Routed  655/1024 Partitions, Violations =       1038
Routed  660/1024 Partitions, Violations =       1037
Routed  665/1024 Partitions, Violations =       1014
Routed  670/1024 Partitions, Violations =       1011
Routed  675/1024 Partitions, Violations =       1024
Routed  680/1024 Partitions, Violations =       888
Routed  685/1024 Partitions, Violations =       887
Routed  690/1024 Partitions, Violations =       922
Routed  695/1024 Partitions, Violations =       912
Routed  700/1024 Partitions, Violations =       901
Routed  705/1024 Partitions, Violations =       879
Routed  710/1024 Partitions, Violations =       882
Routed  715/1024 Partitions, Violations =       892
Routed  720/1024 Partitions, Violations =       953
Routed  725/1024 Partitions, Violations =       954
Routed  730/1024 Partitions, Violations =       949
Routed  735/1024 Partitions, Violations =       955
Routed  740/1024 Partitions, Violations =       924
Routed  745/1024 Partitions, Violations =       862
Routed  750/1024 Partitions, Violations =       861
Routed  755/1024 Partitions, Violations =       890
Routed  760/1024 Partitions, Violations =       877
Routed  765/1024 Partitions, Violations =       988
Routed  770/1024 Partitions, Violations =       1017
Routed  775/1024 Partitions, Violations =       1019
Routed  780/1024 Partitions, Violations =       1014
Routed  785/1024 Partitions, Violations =       999
Routed  790/1024 Partitions, Violations =       1047
Routed  795/1024 Partitions, Violations =       1009
Routed  800/1024 Partitions, Violations =       1029
Routed  805/1024 Partitions, Violations =       1032
Routed  810/1024 Partitions, Violations =       900
Routed  815/1024 Partitions, Violations =       901
Routed  820/1024 Partitions, Violations =       904
Routed  825/1024 Partitions, Violations =       903
Routed  830/1024 Partitions, Violations =       901
Routed  835/1024 Partitions, Violations =       886
Routed  840/1024 Partitions, Violations =       877
Routed  845/1024 Partitions, Violations =       885
Routed  850/1024 Partitions, Violations =       902
Routed  855/1024 Partitions, Violations =       907
Routed  860/1024 Partitions, Violations =       895
Routed  865/1024 Partitions, Violations =       886
Routed  870/1024 Partitions, Violations =       887
Routed  875/1024 Partitions, Violations =       898
Routed  880/1024 Partitions, Violations =       898
Routed  885/1024 Partitions, Violations =       905
Routed  890/1024 Partitions, Violations =       906
Routed  895/1024 Partitions, Violations =       903
Routed  900/1024 Partitions, Violations =       893
Routed  905/1024 Partitions, Violations =       876
Routed  910/1024 Partitions, Violations =       873
Routed  915/1024 Partitions, Violations =       882
Routed  920/1024 Partitions, Violations =       879
Routed  925/1024 Partitions, Violations =       874
Routed  930/1024 Partitions, Violations =       864
Routed  935/1024 Partitions, Violations =       864
Routed  940/1024 Partitions, Violations =       867
Routed  945/1024 Partitions, Violations =       871
Routed  950/1024 Partitions, Violations =       867
Routed  955/1024 Partitions, Violations =       861
Routed  960/1024 Partitions, Violations =       863
Routed  965/1024 Partitions, Violations =       866
Routed  970/1024 Partitions, Violations =       866
Routed  975/1024 Partitions, Violations =       861
Routed  980/1024 Partitions, Violations =       863
Routed  985/1024 Partitions, Violations =       869
Routed  990/1024 Partitions, Violations =       870
Routed  995/1024 Partitions, Violations =       865
Routed  1000/1024 Partitions, Violations =      862
Routed  1005/1024 Partitions, Violations =      862
Routed  1010/1024 Partitions, Violations =      863
Routed  1015/1024 Partitions, Violations =      875
Routed  1020/1024 Partitions, Violations =      862

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      862
        Diff net spacing : 269
        Diff net via-cut spacing : 16
        Less than minimum width : 1
        Same net spacing : 8
        Short : 533
        Internal-only types : 35

[Iter 0] Elapsed real time: 0:00:43 
[Iter 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:42 total=0:00:42
[Iter 0] Stage (MB): Used   16  Alloctr   15  Proc   13 
[Iter 0] Total (MB): Used  152  Alloctr  154  Proc 2145 

End DR iteration 0 with 1024 parts

Start DR iteration 1: non-uniform partition
Routed  1/125 Partitions, Violations =  845
Routed  2/125 Partitions, Violations =  807
Routed  3/125 Partitions, Violations =  802
Routed  4/125 Partitions, Violations =  778
Routed  5/125 Partitions, Violations =  728
Routed  6/125 Partitions, Violations =  726
Routed  7/125 Partitions, Violations =  691
Routed  8/125 Partitions, Violations =  685
Routed  9/125 Partitions, Violations =  613
Routed  10/125 Partitions, Violations = 571
Routed  11/125 Partitions, Violations = 534
Routed  12/125 Partitions, Violations = 533
Routed  13/125 Partitions, Violations = 532
Routed  14/125 Partitions, Violations = 517
Routed  15/125 Partitions, Violations = 510
Routed  16/125 Partitions, Violations = 497
Routed  17/125 Partitions, Violations = 490
Routed  18/125 Partitions, Violations = 475
Routed  19/125 Partitions, Violations = 469
Routed  20/125 Partitions, Violations = 465
Routed  21/125 Partitions, Violations = 444
Routed  22/125 Partitions, Violations = 437
Routed  23/125 Partitions, Violations = 423
Routed  24/125 Partitions, Violations = 417
Routed  25/125 Partitions, Violations = 411
Routed  26/125 Partitions, Violations = 398
Routed  27/125 Partitions, Violations = 392
Routed  28/125 Partitions, Violations = 387
Routed  29/125 Partitions, Violations = 389
Routed  30/125 Partitions, Violations = 373
Routed  31/125 Partitions, Violations = 368
Routed  32/125 Partitions, Violations = 372
Routed  33/125 Partitions, Violations = 366
Routed  34/125 Partitions, Violations = 362
Routed  35/125 Partitions, Violations = 358
Routed  36/125 Partitions, Violations = 354
Routed  37/125 Partitions, Violations = 351
Routed  38/125 Partitions, Violations = 347
Routed  39/125 Partitions, Violations = 342
Routed  40/125 Partitions, Violations = 336
Routed  41/125 Partitions, Violations = 333
Routed  42/125 Partitions, Violations = 327
Routed  43/125 Partitions, Violations = 324
Routed  44/125 Partitions, Violations = 321
Routed  45/125 Partitions, Violations = 319
Routed  46/125 Partitions, Violations = 317
Routed  47/125 Partitions, Violations = 313
Routed  48/125 Partitions, Violations = 311
Routed  49/125 Partitions, Violations = 308
Routed  50/125 Partitions, Violations = 306
Routed  51/125 Partitions, Violations = 304
Routed  52/125 Partitions, Violations = 302
Routed  53/125 Partitions, Violations = 300
Routed  54/125 Partitions, Violations = 298
Routed  55/125 Partitions, Violations = 296
Routed  56/125 Partitions, Violations = 294
Routed  57/125 Partitions, Violations = 292
Routed  58/125 Partitions, Violations = 290
Routed  59/125 Partitions, Violations = 288
Routed  60/125 Partitions, Violations = 286
Routed  61/125 Partitions, Violations = 284
Routed  62/125 Partitions, Violations = 281
Routed  63/125 Partitions, Violations = 279
Routed  64/125 Partitions, Violations = 276
Routed  65/125 Partitions, Violations = 274
Routed  66/125 Partitions, Violations = 272
Routed  67/125 Partitions, Violations = 270
Routed  68/125 Partitions, Violations = 268
Routed  69/125 Partitions, Violations = 266
Routed  70/125 Partitions, Violations = 264
Routed  71/125 Partitions, Violations = 259
Routed  72/125 Partitions, Violations = 257
Routed  73/125 Partitions, Violations = 255
Routed  74/125 Partitions, Violations = 253
Routed  75/125 Partitions, Violations = 251
Routed  76/125 Partitions, Violations = 249
Routed  77/125 Partitions, Violations = 247
Routed  78/125 Partitions, Violations = 245
Routed  79/125 Partitions, Violations = 242
Routed  80/125 Partitions, Violations = 240
Routed  81/125 Partitions, Violations = 238
Routed  82/125 Partitions, Violations = 236
Routed  83/125 Partitions, Violations = 235
Routed  84/125 Partitions, Violations = 234
Routed  85/125 Partitions, Violations = 233
Routed  86/125 Partitions, Violations = 232
Routed  87/125 Partitions, Violations = 231
Routed  88/125 Partitions, Violations = 230
Routed  89/125 Partitions, Violations = 229
Routed  90/125 Partitions, Violations = 228
Routed  91/125 Partitions, Violations = 226
Routed  92/125 Partitions, Violations = 225
Routed  93/125 Partitions, Violations = 224
Routed  94/125 Partitions, Violations = 222
Routed  95/125 Partitions, Violations = 221
Routed  96/125 Partitions, Violations = 219
Routed  97/125 Partitions, Violations = 218
Routed  98/125 Partitions, Violations = 217
Routed  99/125 Partitions, Violations = 216
Routed  100/125 Partitions, Violations =        215
Routed  101/125 Partitions, Violations =        214
Routed  102/125 Partitions, Violations =        213
Routed  103/125 Partitions, Violations =        212
Routed  104/125 Partitions, Violations =        211
Routed  105/125 Partitions, Violations =        209
Routed  106/125 Partitions, Violations =        208
Routed  107/125 Partitions, Violations =        207
Routed  108/125 Partitions, Violations =        206
Routed  109/125 Partitions, Violations =        205
Routed  110/125 Partitions, Violations =        204
Routed  111/125 Partitions, Violations =        203
Routed  112/125 Partitions, Violations =        202
Routed  113/125 Partitions, Violations =        202
Routed  114/125 Partitions, Violations =        201
Routed  115/125 Partitions, Violations =        200
Routed  116/125 Partitions, Violations =        199
Routed  117/125 Partitions, Violations =        199
Routed  118/125 Partitions, Violations =        198
Routed  119/125 Partitions, Violations =        197
Routed  120/125 Partitions, Violations =        196
Routed  121/125 Partitions, Violations =        195
Routed  122/125 Partitions, Violations =        194
Routed  123/125 Partitions, Violations =        193
Routed  124/125 Partitions, Violations =        198
Routed  125/125 Partitions, Violations =        197

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      197
        Diff net spacing : 48
        Diff net via-cut spacing : 2
        Same net spacing : 5
        Same net via-cut spacing : 1
        Short : 124
        Internal-only types : 17

[Iter 1] Elapsed real time: 0:00:47 
[Iter 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:46 total=0:00:46
[Iter 1] Stage (MB): Used   16  Alloctr   15  Proc   13 
[Iter 1] Total (MB): Used  152  Alloctr  154  Proc 2145 

End DR iteration 1 with 125 parts

Updating the database ...
Saving cell cpu.CEL;1 as cpu_INIT_RT_itr1.
cpu_INIT_RT_itr1 saved successfully.
Start DR iteration 2: non-uniform partition
Routed  1/16 Partitions, Violations =   155
Routed  2/16 Partitions, Violations =   149
Routed  3/16 Partitions, Violations =   141
Routed  4/16 Partitions, Violations =   128
Routed  5/16 Partitions, Violations =   110
Routed  6/16 Partitions, Violations =   104
Routed  7/16 Partitions, Violations =   101
Routed  8/16 Partitions, Violations =   104
Routed  9/16 Partitions, Violations =   100
Routed  10/16 Partitions, Violations =  91
Routed  11/16 Partitions, Violations =  95
Routed  12/16 Partitions, Violations =  98
Routed  13/16 Partitions, Violations =  97
Routed  14/16 Partitions, Violations =  96
Routed  15/16 Partitions, Violations =  98
Routed  16/16 Partitions, Violations =  97

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      97
        Diff net spacing : 24
        Diff net via-cut spacing : 1
        Short : 71
        Internal-only types : 1

[Iter 2] Elapsed real time: 0:00:56 
[Iter 2] Elapsed cpu  time: sys=0:00:00 usr=0:00:48 total=0:00:49
[Iter 2] Stage (MB): Used   16  Alloctr   15  Proc   13 
[Iter 2] Total (MB): Used  152  Alloctr  154  Proc 2145 

End DR iteration 2 with 16 parts

Start DR iteration 3: non-uniform partition
Routed  1/9 Partitions, Violations =    90
Routed  2/9 Partitions, Violations =    62
Routed  3/9 Partitions, Violations =    57
Routed  4/9 Partitions, Violations =    44
Routed  5/9 Partitions, Violations =    43
Routed  6/9 Partitions, Violations =    24
Routed  7/9 Partitions, Violations =    23
Routed  8/9 Partitions, Violations =    25
Routed  9/9 Partitions, Violations =    26

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      26
        Diff net spacing : 11
        Short : 15

[Iter 3] Elapsed real time: 0:00:57 
[Iter 3] Elapsed cpu  time: sys=0:00:00 usr=0:00:50 total=0:00:50
[Iter 3] Stage (MB): Used   16  Alloctr   15  Proc   13 
[Iter 3] Total (MB): Used  152  Alloctr  154  Proc 2145 

End DR iteration 3 with 9 parts

Start DR iteration 4: non-uniform partition
Routed  1/3 Partitions, Violations =    61
Routed  2/3 Partitions, Violations =    68
Routed  3/3 Partitions, Violations =    67

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      67
        Diff net spacing : 32
        Diff net via-cut spacing : 1
        Same net spacing : 3
        Short : 31

[Iter 4] Elapsed real time: 0:00:58 
[Iter 4] Elapsed cpu  time: sys=0:00:00 usr=0:00:51 total=0:00:51
[Iter 4] Stage (MB): Used   16  Alloctr   15  Proc   13 
[Iter 4] Total (MB): Used  152  Alloctr  154  Proc 2145 

End DR iteration 4 with 3 parts

Start DR iteration 5: non-uniform partition
Routed  1/3 Partitions, Violations =    23
Routed  2/3 Partitions, Violations =    12
Routed  3/3 Partitions, Violations =    11

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      11
        Diff net spacing : 3
        Short : 8

[Iter 5] Elapsed real time: 0:00:58 
[Iter 5] Elapsed cpu  time: sys=0:00:00 usr=0:00:51 total=0:00:52
[Iter 5] Stage (MB): Used   16  Alloctr   15  Proc   13 
[Iter 5] Total (MB): Used  152  Alloctr  154  Proc 2145 

End DR iteration 5 with 3 parts

Start DR iteration 6: non-uniform partition
Routed  1/1 Partitions, Violations =    31

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      31
        Diff net spacing : 17
        Short : 14

[Iter 6] Elapsed real time: 0:00:59 
[Iter 6] Elapsed cpu  time: sys=0:00:00 usr=0:00:52 total=0:00:52
[Iter 6] Stage (MB): Used   16  Alloctr   15  Proc   13 
[Iter 6] Total (MB): Used  152  Alloctr  154  Proc 2145 

End DR iteration 6 with 1 parts

Start DR iteration 7: non-uniform partition
Routed  1/1 Partitions, Violations =    0

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0

[Iter 7] Elapsed real time: 0:00:59 
[Iter 7] Elapsed cpu  time: sys=0:00:00 usr=0:00:52 total=0:00:52
[Iter 7] Stage (MB): Used   16  Alloctr   15  Proc   13 
[Iter 7] Total (MB): Used  152  Alloctr  154  Proc 2145 

End DR iteration 7 with 1 parts

Finish DR since reached 0 DRC

[DR] Elapsed real time: 0:00:59 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:52 total=0:00:52
[DR] Stage (MB): Used    1  Alloctr    1  Proc   13 
[DR] Total (MB): Used  138  Alloctr  139  Proc 2145 
[DR: Done] Elapsed real time: 0:00:59 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:52 total=0:00:53
[DR: Done] Stage (MB): Used    1  Alloctr    1  Proc   13 
[DR: Done] Total (MB): Used  138  Alloctr  139  Proc 2145 

DR finished with 0 open nets, of which 0 are frozen

DR finished with 0 violations

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0



Total Wire Length =                    358452 micron
Total Number of Contacts =             82614
Total Number of Wires =                79429
Total Number of PtConns =              25
Total Number of Routed Wires =       79429
Total Routed Wire Length =           358450 micron
Total Number of Routed Contacts =       82614
        Layer      metal1 :       9031 micron
        Layer      metal2 :      98679 micron
        Layer      metal3 :     103799 micron
        Layer      metal4 :      34713 micron
        Layer      metal5 :      78441 micron
        Layer      metal6 :      24382 micron
        Layer      metal7 :       5629 micron
        Layer      metal8 :       3778 micron
        Layer      metal9 :          0 micron
        Layer     metal10 :          0 micron
        Via        via7_0 :        206
        Via        via6_0 :        500
        Via        via5_0 :       3980
        Via        via4_0 :       5941
        Via        via3_2 :        350
        Via   via3_2(rot) :      10496
        Via        via2_8 :        171
        Via   via2_8(rot) :      25082
        Via        via2_5 :          9
        Via   via2_5(rot) :       4563
        Via        via2_1 :         12
        Via        via1_4 :       8776
        Via   via1_4(rot) :      18927
        Via        via1_0 :         14
        Via        via1_1 :          1
        Via   via1_1(rot) :          1
        Via   via1_3(rot) :         53
        Via        via1_5 :       2803
        Via   via1_5(rot) :        729

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 82614 vias)
 
    Layer via1       =  0.00% (0      / 31304   vias)
        Un-optimized = 100.00% (31304   vias)
    Layer via2       =  0.00% (0      / 29837   vias)
        Un-optimized = 100.00% (29837   vias)
    Layer via3       =  0.00% (0      / 10846   vias)
        Un-optimized = 100.00% (10846   vias)
    Layer via4       =  0.00% (0      / 5941    vias)
        Un-optimized = 100.00% (5941    vias)
    Layer via5       =  0.00% (0      / 3980    vias)
        Un-optimized = 100.00% (3980    vias)
    Layer via6       =  0.00% (0      / 500     vias)
        Un-optimized = 100.00% (500     vias)
    Layer via7       =  0.00% (0      / 206     vias)
        Un-optimized = 100.00% (206     vias)
 
  Total double via conversion rate    =  0.00% (0 / 82614 vias)
 
    Layer via1       =  0.00% (0      / 31304   vias)
    Layer via2       =  0.00% (0      / 29837   vias)
    Layer via3       =  0.00% (0      / 10846   vias)
    Layer via4       =  0.00% (0      / 5941    vias)
    Layer via5       =  0.00% (0      / 3980    vias)
    Layer via6       =  0.00% (0      / 500     vias)
    Layer via7       =  0.00% (0      / 206     vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 82614 vias)
 
    Layer via1       =  0.00% (0      / 31304   vias)
        Un-optimized = 100.00% (31304   vias)
    Layer via2       =  0.00% (0      / 29837   vias)
        Un-optimized = 100.00% (29837   vias)
    Layer via3       =  0.00% (0      / 10846   vias)
        Un-optimized = 100.00% (10846   vias)
    Layer via4       =  0.00% (0      / 5941    vias)
        Un-optimized = 100.00% (5941    vias)
    Layer via5       =  0.00% (0      / 3980    vias)
        Un-optimized = 100.00% (3980    vias)
    Layer via6       =  0.00% (0      / 500     vias)
        Un-optimized = 100.00% (500     vias)
    Layer via7       =  0.00% (0      / 206     vias)
        Un-optimized = 100.00% (206     vias)
 

Total number of nets = 9562
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = antenna checking not active
Total number of voltage-area violations = no voltage-areas defined
Topology ECO iteration 1 ended with 0 qualifying violations.
Updating the database ...
Information: RC extraction has been freed. (PSYN-503)
ROPT:    Initial Route Done             Fri May 26 19:18:41 2023
Warning: Could not read any link_library files. The link_library setting {"*", "stdcells-wc.db", "stdcells-bc.db", "dw_foundation.sldb"} may be invalid. (UID-349)

  Loading design 'cpu'
Warning: Layer 'metal1' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal2' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal3' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal4' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal5' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal6' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal7' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal8' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal9' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal10' is missing the optional 'edge capacitance' attribute. (PSYN-101)




Information: The design has 1650 physical cells. (PSYN-105)
Information: Library Manufacturing Grid(GridResolution) : 5
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Warning: Mismatch in the main library and the Milkyway library resistance units. In the main library it is 1000.000 kohm and in the Milkyway design library it is 1.000 kohm. Check and correct the resistance units in the .tf and .db files. (PSYN-476)
Information: Capacitance Unit from Milkyway design library: 'pf' 
Warning: Mismatch in the main and the Milkyway library capacitance units. In the main library it is 0.001 pf and in the Milkyway design library it is 1.000 pf. Check and correct the capacitance units in the .tf and .db files. (PSYN-477)
Information: Layer metal9 is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer metal10 is ignored for resistance and capacitance computation. (RCEX-019)
Error: Initialization of the detail route TLU+ RC model failed. (RCEX-030)
Error: Extraction failed. (RCEX-205)
Information: Updating graph... (UID-83)
Information: Updating design information... (UID-85)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
 
****************************************
Report : qor
Design : cpu
Version: T-2022.03-SP3
Date   : Fri May 26 19:18:46 2023
****************************************


  Timing Path Group 'Inputs'
  -----------------------------------
  Levels of Logic:              44.00
  Critical Path Length:          8.78
  Critical Path Slack:          -0.79
  Critical Path Clk Period:      8.00
  Total Negative Slack:        -22.08
  No. of Violating Paths:       32.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'Outputs'
  -----------------------------------
  Levels of Logic:               0.00
  Critical Path Length:          0.94
  Critical Path Slack:           6.49
  Critical Path Clk Period:      8.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'Regs_to_Regs'
  -----------------------------------
  Levels of Logic:              45.00
  Critical Path Length:          7.77
  Critical Path Slack:          -0.15
  Critical Path Clk Period:      8.00
  Total Negative Slack:         -1.23
  No. of Violating Paths:       14.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          8
  Hierarchical Port Count:       1481
  Leaf Cell Count:               8882
  Buf/Inv Cell Count:             974
  Buf Cell Count:                 228
  Inv Cell Count:                 746
  CT Buf/Inv Cell Count:           10
  Combinational Cell Count:      7408
  Sequential Cell Count:         1474
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:     8878.814024
  Noncombinational Area:  6665.427758
  Buf/Inv Area:           1701.335983
  Total Buffer Area:           330.64
  Total Inverter Area:        1370.70
  Macro/Black Box Area:      0.000000
  Net Area:                  0.000000
  Net XLength        :      149841.48
  Net YLength        :      161899.23
  -----------------------------------
  Cell Area:             15544.241782
  Design Area:           15544.241782
  Net Length        :       311740.72


  Design Rules
  -----------------------------------
  Total Number of Nets:          9563
  Nets With Violations:            18
  Max Trans Violations:             1
  Max Cap Violations:               0
  Max Fanout Violations:           18
  -----------------------------------


  Hostname: linux-lab-045.ece.uw.edu

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.00
  Logic Optimization:                  0.00
  Mapping Optimization:                2.37
  -----------------------------------------
  Overall Compile Time:                2.46
  Overall Compile Wall Clock Time:     2.48

  --------------------------------------------------------------------

  Design  WNS: 0.79  TNS: 22.08  Number of Violating Paths: 32


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------



ROPT:    (SETUP) WNS: 0.7856 TNS: 22.0849  Number of Violating Path: 32
ROPT:    (HOLD) WNS: 0.0000 TNS: 0.0000  Number of Violating Path: 0
ROPT:    Number of DRC Violating Nets: 1
ROPT:    Number of Route Violation: 0 
ROPT:    Running Optimization Stage 1             Fri May 26 19:18:46 2023

  Timing, DRC and Routing Optimization (auto Stage 1)
  ------------------------------------------------

Warning: Could not read any link_library files. The link_library setting {"*", "stdcells-wc.db", "stdcells-bc.db", "dw_foundation.sldb"} may be invalid. (UID-349)

  Loading design 'cpu'

  Extracting RC for design 'cpu'

Information: Layer metal9 is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer metal10 is ignored for resistance and capacitance computation. (RCEX-019)
Error: Initialization of the detail route TLU+ RC model failed. (RCEX-030)
Error: psynopt has abnormally terminated.  (OPT-100)
GART: Updated design time.
GART: Transferring timing data to the router....
GART: Done transferring timing data to the router.
ROPT:    Optimization Stage 1 Done             Fri May 26 19:18:49 2023
ROPT:    Running Stage 1 Eco Route             Fri May 26 19:18:49 2023

  Beginning incremental routing (auto Stage 1)
  ----------------------------------------------

Turn off antenna since no rule is specified
Cell Min-Routing-Layer = metal1
Cell Max-Routing-Layer = metal8
Information: Multiple default contact via1_0 found for layer via1. (ZRT-021)
Information: Multiple default contact via1_1 found for layer via1. (ZRT-021)
Information: Multiple default contact via1_3 found for layer via1. (ZRT-021)
Information: Multiple default contact via1_5 found for layer via1. (ZRT-021)
Information: Multiple default contact via2_5 found for layer via2. (ZRT-021)
Information: Multiple default contact via2_6 found for layer via2. (ZRT-021)
Information: Multiple default contact via2_0 found for layer via2. (ZRT-021)
Information: Multiple default contact via2_1 found for layer via2. (ZRT-021)
Information: Multiple default contact via3_0 found for layer via3. (ZRT-021)
Via on layer (via1) needs more than one tracks
Warning: Layer metal1 pitch 0.140 may be too small: wire/via-down 0.140, wire/via-up 0.170. (ZRT-026)
Wire on layer (metal3) needs more than one tracks
Via on layer (via2) needs more than one tracks
Via on layer (via3) needs more than one tracks
Warning: Layer metal3 pitch 0.140 may be too small: wire/via-down 0.175, wire/via-up 0.175. (ZRT-026)
[ECO: Extraction] Elapsed real time: 0:00:00 
[ECO: Extraction] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[ECO: Extraction] Stage (MB): Used  120  Alloctr  120  Proc    0 
[ECO: Extraction] Total (MB): Used  125  Alloctr  126  Proc 2145 
Num of eco nets = 9562
Num of open eco nets = 0
[ECO: Init] Elapsed real time: 0:00:00 
[ECO: Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[ECO: Init] Stage (MB): Used  127  Alloctr  127  Proc    0 
[ECO: Init] Total (MB): Used  131  Alloctr  133  Proc 2145 
Printing options for 'set_route_zrt_common_options'
-global_max_layer_mode                                  :        hard                
-read_user_metal_blockage_layer                         :        true                
-wide_macro_pin_as_fat_wire                             :        true                

Printing options for 'set_route_zrt_detail_options'
-timing_driven                                          :        true                


Begin ECO DRC check ...

Checked 1/64 Partitions, Violations =   0
Checked 2/64 Partitions, Violations =   0
Checked 4/64 Partitions, Violations =   0
Checked 6/64 Partitions, Violations =   0
Checked 8/64 Partitions, Violations =   0
Checked 10/64 Partitions, Violations =  0
Checked 12/64 Partitions, Violations =  0
Checked 14/64 Partitions, Violations =  0
Checked 16/64 Partitions, Violations =  0
Checked 18/64 Partitions, Violations =  0
Checked 20/64 Partitions, Violations =  0
Checked 22/64 Partitions, Violations =  0
Checked 24/64 Partitions, Violations =  0
Checked 26/64 Partitions, Violations =  0
Checked 28/64 Partitions, Violations =  0
Checked 30/64 Partitions, Violations =  0
Checked 32/64 Partitions, Violations =  0
Checked 34/64 Partitions, Violations =  0
Checked 36/64 Partitions, Violations =  0
Checked 38/64 Partitions, Violations =  0
Checked 40/64 Partitions, Violations =  0
Checked 42/64 Partitions, Violations =  0
Checked 44/64 Partitions, Violations =  0
Checked 46/64 Partitions, Violations =  0
Checked 48/64 Partitions, Violations =  0
Checked 50/64 Partitions, Violations =  0
Checked 52/64 Partitions, Violations =  0
Checked 54/64 Partitions, Violations =  0
Checked 56/64 Partitions, Violations =  0
Checked 58/64 Partitions, Violations =  0
Checked 60/64 Partitions, Violations =  0
Checked 62/64 Partitions, Violations =  0
Checked 64/64 Partitions, Violations =  0

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0

[DRC CHECK] Elapsed real time: 0:00:02 
[DRC CHECK] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[DRC CHECK] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DRC CHECK] Total (MB): Used  148  Alloctr  150  Proc 2145 

Total Wire Length =                    358464 micron
Total Number of Contacts =             82614
Total Number of Wires =                79387
Total Number of PtConns =              27
Total Number of Routed Wires =       79387
Total Routed Wire Length =           358462 micron
Total Number of Routed Contacts =       82614
        Layer      metal1 :       9031 micron
        Layer      metal2 :      98680 micron
        Layer      metal3 :     103803 micron
        Layer      metal4 :      34715 micron
        Layer      metal5 :      78445 micron
        Layer      metal6 :      24382 micron
        Layer      metal7 :       5629 micron
        Layer      metal8 :       3779 micron
        Layer      metal9 :          0 micron
        Layer     metal10 :          0 micron
        Via        via7_0 :        206
        Via        via6_0 :        500
        Via        via5_0 :       3980
        Via        via4_0 :       5941
        Via        via3_2 :        350
        Via   via3_2(rot) :      10496
        Via        via2_8 :        171
        Via   via2_8(rot) :      25082
        Via        via2_5 :          9
        Via   via2_5(rot) :       4563
        Via        via2_1 :         12
        Via        via1_4 :       8776
        Via   via1_4(rot) :      18927
        Via        via1_0 :         14
        Via        via1_1 :          1
        Via   via1_1(rot) :          1
        Via   via1_3(rot) :         53
        Via        via1_5 :       2803
        Via   via1_5(rot) :        729

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 82614 vias)
 
    Layer via1       =  0.00% (0      / 31304   vias)
        Un-optimized = 100.00% (31304   vias)
    Layer via2       =  0.00% (0      / 29837   vias)
        Un-optimized = 100.00% (29837   vias)
    Layer via3       =  0.00% (0      / 10846   vias)
        Un-optimized = 100.00% (10846   vias)
    Layer via4       =  0.00% (0      / 5941    vias)
        Un-optimized = 100.00% (5941    vias)
    Layer via5       =  0.00% (0      / 3980    vias)
        Un-optimized = 100.00% (3980    vias)
    Layer via6       =  0.00% (0      / 500     vias)
        Un-optimized = 100.00% (500     vias)
    Layer via7       =  0.00% (0      / 206     vias)
        Un-optimized = 100.00% (206     vias)
 
  Total double via conversion rate    =  0.00% (0 / 82614 vias)
 
    Layer via1       =  0.00% (0      / 31304   vias)
    Layer via2       =  0.00% (0      / 29837   vias)
    Layer via3       =  0.00% (0      / 10846   vias)
    Layer via4       =  0.00% (0      / 5941    vias)
    Layer via5       =  0.00% (0      / 3980    vias)
    Layer via6       =  0.00% (0      / 500     vias)
    Layer via7       =  0.00% (0      / 206     vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 82614 vias)
 
    Layer via1       =  0.00% (0      / 31304   vias)
        Un-optimized = 100.00% (31304   vias)
    Layer via2       =  0.00% (0      / 29837   vias)
        Un-optimized = 100.00% (29837   vias)
    Layer via3       =  0.00% (0      / 10846   vias)
        Un-optimized = 100.00% (10846   vias)
    Layer via4       =  0.00% (0      / 5941    vias)
        Un-optimized = 100.00% (5941    vias)
    Layer via5       =  0.00% (0      / 3980    vias)
        Un-optimized = 100.00% (3980    vias)
    Layer via6       =  0.00% (0      / 500     vias)
        Un-optimized = 100.00% (500     vias)
    Layer via7       =  0.00% (0      / 206     vias)
        Un-optimized = 100.00% (206     vias)
 

DR finished with 0 violations


DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0


Total Wire Length =                    358464 micron
Total Number of Contacts =             82614
Total Number of Wires =                79387
Total Number of PtConns =              27
Total Number of Routed Wires =       79387
Total Routed Wire Length =           358462 micron
Total Number of Routed Contacts =       82614
        Layer      metal1 :       9031 micron
        Layer      metal2 :      98680 micron
        Layer      metal3 :     103803 micron
        Layer      metal4 :      34715 micron
        Layer      metal5 :      78445 micron
        Layer      metal6 :      24382 micron
        Layer      metal7 :       5629 micron
        Layer      metal8 :       3779 micron
        Layer      metal9 :          0 micron
        Layer     metal10 :          0 micron
        Via        via7_0 :        206
        Via        via6_0 :        500
        Via        via5_0 :       3980
        Via        via4_0 :       5941
        Via        via3_2 :        350
        Via   via3_2(rot) :      10496
        Via        via2_8 :        171
        Via   via2_8(rot) :      25082
        Via        via2_5 :          9
        Via   via2_5(rot) :       4563
        Via        via2_1 :         12
        Via        via1_4 :       8776
        Via   via1_4(rot) :      18927
        Via        via1_0 :         14
        Via        via1_1 :          1
        Via   via1_1(rot) :          1
        Via   via1_3(rot) :         53
        Via        via1_5 :       2803
        Via   via1_5(rot) :        729

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 82614 vias)
 
    Layer via1       =  0.00% (0      / 31304   vias)
        Un-optimized = 100.00% (31304   vias)
    Layer via2       =  0.00% (0      / 29837   vias)
        Un-optimized = 100.00% (29837   vias)
    Layer via3       =  0.00% (0      / 10846   vias)
        Un-optimized = 100.00% (10846   vias)
    Layer via4       =  0.00% (0      / 5941    vias)
        Un-optimized = 100.00% (5941    vias)
    Layer via5       =  0.00% (0      / 3980    vias)
        Un-optimized = 100.00% (3980    vias)
    Layer via6       =  0.00% (0      / 500     vias)
        Un-optimized = 100.00% (500     vias)
    Layer via7       =  0.00% (0      / 206     vias)
        Un-optimized = 100.00% (206     vias)
 
  Total double via conversion rate    =  0.00% (0 / 82614 vias)
 
    Layer via1       =  0.00% (0      / 31304   vias)
    Layer via2       =  0.00% (0      / 29837   vias)
    Layer via3       =  0.00% (0      / 10846   vias)
    Layer via4       =  0.00% (0      / 5941    vias)
    Layer via5       =  0.00% (0      / 3980    vias)
    Layer via6       =  0.00% (0      / 500     vias)
    Layer via7       =  0.00% (0      / 206     vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 82614 vias)
 
    Layer via1       =  0.00% (0      / 31304   vias)
        Un-optimized = 100.00% (31304   vias)
    Layer via2       =  0.00% (0      / 29837   vias)
        Un-optimized = 100.00% (29837   vias)
    Layer via3       =  0.00% (0      / 10846   vias)
        Un-optimized = 100.00% (10846   vias)
    Layer via4       =  0.00% (0      / 5941    vias)
        Un-optimized = 100.00% (5941    vias)
    Layer via5       =  0.00% (0      / 3980    vias)
        Un-optimized = 100.00% (3980    vias)
    Layer via6       =  0.00% (0      / 500     vias)
        Un-optimized = 100.00% (500     vias)
    Layer via7       =  0.00% (0      / 206     vias)
        Un-optimized = 100.00% (206     vias)
 



Begin timing optimization in DR ...

Printing options for 'set_route_zrt_common_options'
-global_max_layer_mode                                  :        hard                
-read_user_metal_blockage_layer                         :        true                
-wide_macro_pin_as_fat_wire                             :        true                

Printing options for 'set_route_zrt_detail_options'
-timing_driven                                          :        true                

[Dr init] Elapsed real time: 0:00:02 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[Dr init] Stage (MB): Used    8  Alloctr    8  Proc    0 
[Dr init] Total (MB): Used  140  Alloctr  141  Proc 2145 

Begin timing soft drc check ...

Created 1158 soft drcs

Information: Merged away 193 aligned/redundant DRCs. (ZRT-305)

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      965
[SOFT DRC] Elapsed real time: 0:00:00 
[SOFT DRC] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[SOFT DRC] Stage (MB): Used    0  Alloctr    0  Proc    0 
[SOFT DRC] Total (MB): Used  140  Alloctr  142  Proc 2145 
Total number of nets = 9562, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
Start DR iteration 0: non-uniform partition

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      965
        Internal Soft Spacing types : 965

[Iter 0] Elapsed real time: 0:00:02 
[Iter 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[Iter 0] Stage (MB): Used   17  Alloctr   17  Proc    0 
[Iter 0] Total (MB): Used  149  Alloctr  150  Proc 2145 

End DR iteration 0 with 0 parts

Start DR iteration 1: non-uniform partition

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      965
        Internal Soft Spacing types : 965

[Iter 1] Elapsed real time: 0:00:02 
[Iter 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[Iter 1] Stage (MB): Used   17  Alloctr   17  Proc    0 
[Iter 1] Total (MB): Used  149  Alloctr  150  Proc 2145 

End DR iteration 1 with 0 parts

Stop DR since reached max number of iterations

[DR] Elapsed real time: 0:00:02 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[DR] Stage (MB): Used    2  Alloctr    2  Proc    0 
[DR] Total (MB): Used  134  Alloctr  135  Proc 2145 
[DR: Done] Elapsed real time: 0:00:02 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[DR: Done] Stage (MB): Used    2  Alloctr    2  Proc    0 
[DR: Done] Total (MB): Used  134  Alloctr  135  Proc 2145 


Finished timing optimization in DR ...


Nets that have been changed:
Total number of changed nets = 0 (out of 9562)

[DR: Done] Elapsed real time: 0:00:02 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[DR: Done] Stage (MB): Used    2  Alloctr    2  Proc    0 
[DR: Done] Total (MB): Used  134  Alloctr  135  Proc 2145 
[ECO: DR] Elapsed real time: 0:00:03 
[ECO: DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[ECO: DR] Stage (MB): Used  129  Alloctr  129  Proc    0 
[ECO: DR] Total (MB): Used  134  Alloctr  135  Proc 2145 

ECO Route finished with 0 open nets, of which 0 are frozen

ECO Route finished with 0 violations

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0



Total Wire Length =                    358464 micron
Total Number of Contacts =             82614
Total Number of Wires =                79387
Total Number of PtConns =              27
Total Number of Routed Wires =       79387
Total Routed Wire Length =           358462 micron
Total Number of Routed Contacts =       82614
        Layer      metal1 :       9031 micron
        Layer      metal2 :      98680 micron
        Layer      metal3 :     103803 micron
        Layer      metal4 :      34715 micron
        Layer      metal5 :      78445 micron
        Layer      metal6 :      24382 micron
        Layer      metal7 :       5629 micron
        Layer      metal8 :       3779 micron
        Layer      metal9 :          0 micron
        Layer     metal10 :          0 micron
        Via        via7_0 :        206
        Via        via6_0 :        500
        Via        via5_0 :       3980
        Via        via4_0 :       5941
        Via        via3_2 :        350
        Via   via3_2(rot) :      10496
        Via        via2_8 :        171
        Via   via2_8(rot) :      25082
        Via        via2_5 :          9
        Via   via2_5(rot) :       4563
        Via        via2_1 :         12
        Via        via1_4 :       8776
        Via   via1_4(rot) :      18927
        Via        via1_0 :         14
        Via        via1_1 :          1
        Via   via1_1(rot) :          1
        Via   via1_3(rot) :         53
        Via        via1_5 :       2803
        Via   via1_5(rot) :        729

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 82614 vias)
 
    Layer via1       =  0.00% (0      / 31304   vias)
        Un-optimized = 100.00% (31304   vias)
    Layer via2       =  0.00% (0      / 29837   vias)
        Un-optimized = 100.00% (29837   vias)
    Layer via3       =  0.00% (0      / 10846   vias)
        Un-optimized = 100.00% (10846   vias)
    Layer via4       =  0.00% (0      / 5941    vias)
        Un-optimized = 100.00% (5941    vias)
    Layer via5       =  0.00% (0      / 3980    vias)
        Un-optimized = 100.00% (3980    vias)
    Layer via6       =  0.00% (0      / 500     vias)
        Un-optimized = 100.00% (500     vias)
    Layer via7       =  0.00% (0      / 206     vias)
        Un-optimized = 100.00% (206     vias)
 
  Total double via conversion rate    =  0.00% (0 / 82614 vias)
 
    Layer via1       =  0.00% (0      / 31304   vias)
    Layer via2       =  0.00% (0      / 29837   vias)
    Layer via3       =  0.00% (0      / 10846   vias)
    Layer via4       =  0.00% (0      / 5941    vias)
    Layer via5       =  0.00% (0      / 3980    vias)
    Layer via6       =  0.00% (0      / 500     vias)
    Layer via7       =  0.00% (0      / 206     vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 82614 vias)
 
    Layer via1       =  0.00% (0      / 31304   vias)
        Un-optimized = 100.00% (31304   vias)
    Layer via2       =  0.00% (0      / 29837   vias)
        Un-optimized = 100.00% (29837   vias)
    Layer via3       =  0.00% (0      / 10846   vias)
        Un-optimized = 100.00% (10846   vias)
    Layer via4       =  0.00% (0      / 5941    vias)
        Un-optimized = 100.00% (5941    vias)
    Layer via5       =  0.00% (0      / 3980    vias)
        Un-optimized = 100.00% (3980    vias)
    Layer via6       =  0.00% (0      / 500     vias)
        Un-optimized = 100.00% (500     vias)
    Layer via7       =  0.00% (0      / 206     vias)
        Un-optimized = 100.00% (206     vias)
 

Total number of nets = 9562
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = antenna checking not active
Total number of voltage-area violations = no voltage-areas defined
Total Wire Length =                    358464 micron
Total Number of Contacts =             82614
Total Number of Wires =                79387
Total Number of PtConns =              27
Total Number of Routed Wires =       79387
Total Routed Wire Length =           358462 micron
Total Number of Routed Contacts =       82614
        Layer      metal1 :       9031 micron
        Layer      metal2 :      98680 micron
        Layer      metal3 :     103803 micron
        Layer      metal4 :      34715 micron
        Layer      metal5 :      78445 micron
        Layer      metal6 :      24382 micron
        Layer      metal7 :       5629 micron
        Layer      metal8 :       3779 micron
        Layer      metal9 :          0 micron
        Layer     metal10 :          0 micron
        Via        via7_0 :        206
        Via        via6_0 :        500
        Via        via5_0 :       3980
        Via        via4_0 :       5941
        Via        via3_2 :        350
        Via   via3_2(rot) :      10496
        Via        via2_8 :        171
        Via   via2_8(rot) :      25082
        Via        via2_5 :          9
        Via   via2_5(rot) :       4563
        Via        via2_1 :         12
        Via        via1_4 :       8776
        Via   via1_4(rot) :      18927
        Via        via1_0 :         14
        Via        via1_1 :          1
        Via   via1_1(rot) :          1
        Via   via1_3(rot) :         53
        Via        via1_5 :       2803
        Via   via1_5(rot) :        729

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 82614 vias)
 
    Layer via1       =  0.00% (0      / 31304   vias)
        Un-optimized = 100.00% (31304   vias)
    Layer via2       =  0.00% (0      / 29837   vias)
        Un-optimized = 100.00% (29837   vias)
    Layer via3       =  0.00% (0      / 10846   vias)
        Un-optimized = 100.00% (10846   vias)
    Layer via4       =  0.00% (0      / 5941    vias)
        Un-optimized = 100.00% (5941    vias)
    Layer via5       =  0.00% (0      / 3980    vias)
        Un-optimized = 100.00% (3980    vias)
    Layer via6       =  0.00% (0      / 500     vias)
        Un-optimized = 100.00% (500     vias)
    Layer via7       =  0.00% (0      / 206     vias)
        Un-optimized = 100.00% (206     vias)
 
  Total double via conversion rate    =  0.00% (0 / 82614 vias)
 
    Layer via1       =  0.00% (0      / 31304   vias)
    Layer via2       =  0.00% (0      / 29837   vias)
    Layer via3       =  0.00% (0      / 10846   vias)
    Layer via4       =  0.00% (0      / 5941    vias)
    Layer via5       =  0.00% (0      / 3980    vias)
    Layer via6       =  0.00% (0      / 500     vias)
    Layer via7       =  0.00% (0      / 206     vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 82614 vias)
 
    Layer via1       =  0.00% (0      / 31304   vias)
        Un-optimized = 100.00% (31304   vias)
    Layer via2       =  0.00% (0      / 29837   vias)
        Un-optimized = 100.00% (29837   vias)
    Layer via3       =  0.00% (0      / 10846   vias)
        Un-optimized = 100.00% (10846   vias)
    Layer via4       =  0.00% (0      / 5941    vias)
        Un-optimized = 100.00% (5941    vias)
    Layer via5       =  0.00% (0      / 3980    vias)
        Un-optimized = 100.00% (3980    vias)
    Layer via6       =  0.00% (0      / 500     vias)
        Un-optimized = 100.00% (500     vias)
    Layer via7       =  0.00% (0      / 206     vias)
        Un-optimized = 100.00% (206     vias)
 
Topology ECO iteration 1 ended with 0 qualifying violations.
Updating the database ...
...updated 0 nets
[ECO: End] Elapsed real time: 0:00:03 
[ECO: End] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[ECO: End] Stage (MB): Used    0  Alloctr    0  Proc    0 
[ECO: End] Total (MB): Used    5  Alloctr    6  Proc 2145 
Information: RC extraction has been freed. (PSYN-503)
ROPT:    Stage 1 Eco Route Done             Fri May 26 19:18:52 2023
Warning: Could not read any link_library files. The link_library setting {"*", "stdcells-wc.db", "stdcells-bc.db", "dw_foundation.sldb"} may be invalid. (UID-349)

  Loading design 'cpu'
Warning: Layer 'metal1' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal2' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal3' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal4' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal5' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal6' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal7' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal8' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal9' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal10' is missing the optional 'edge capacitance' attribute. (PSYN-101)




Information: The design has 1650 physical cells. (PSYN-105)
Information: Library Manufacturing Grid(GridResolution) : 5
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Warning: Mismatch in the main library and the Milkyway library resistance units. In the main library it is 1000.000 kohm and in the Milkyway design library it is 1.000 kohm. Check and correct the resistance units in the .tf and .db files. (PSYN-476)
Information: Capacitance Unit from Milkyway design library: 'pf' 
Warning: Mismatch in the main and the Milkyway library capacitance units. In the main library it is 0.001 pf and in the Milkyway design library it is 1.000 pf. Check and correct the capacitance units in the .tf and .db files. (PSYN-477)
Information: Layer metal9 is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer metal10 is ignored for resistance and capacitance computation. (RCEX-019)
Error: Initialization of the detail route TLU+ RC model failed. (RCEX-030)
Error: Extraction failed. (RCEX-205)
Information: Updating graph... (UID-83)
Information: Updating design information... (UID-85)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
 
****************************************
Report : qor
Design : cpu
Version: T-2022.03-SP3
Date   : Fri May 26 19:18:54 2023
****************************************


  Timing Path Group 'Inputs'
  -----------------------------------
  Levels of Logic:              44.00
  Critical Path Length:          8.78
  Critical Path Slack:          -0.79
  Critical Path Clk Period:      8.00
  Total Negative Slack:        -22.08
  No. of Violating Paths:       32.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'Outputs'
  -----------------------------------
  Levels of Logic:               0.00
  Critical Path Length:          0.94
  Critical Path Slack:           6.49
  Critical Path Clk Period:      8.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'Regs_to_Regs'
  -----------------------------------
  Levels of Logic:              45.00
  Critical Path Length:          7.77
  Critical Path Slack:          -0.15
  Critical Path Clk Period:      8.00
  Total Negative Slack:         -1.23
  No. of Violating Paths:       14.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          8
  Hierarchical Port Count:       1481
  Leaf Cell Count:               8882
  Buf/Inv Cell Count:             974
  Buf Cell Count:                 228
  Inv Cell Count:                 746
  CT Buf/Inv Cell Count:           10
  Combinational Cell Count:      7408
  Sequential Cell Count:         1474
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:     8878.814024
  Noncombinational Area:  6665.427758
  Buf/Inv Area:           1701.335983
  Total Buffer Area:           330.64
  Total Inverter Area:        1370.70
  Macro/Black Box Area:      0.000000
  Net Area:                  0.000000
  Net XLength        :      149841.48
  Net YLength        :      161899.23
  -----------------------------------
  Cell Area:             15544.241782
  Design Area:           15544.241782
  Net Length        :       311740.72


  Design Rules
  -----------------------------------
  Total Number of Nets:          9563
  Nets With Violations:            18
  Max Trans Violations:             1
  Max Cap Violations:               0
  Max Fanout Violations:           18
  -----------------------------------


  Hostname: linux-lab-045.ece.uw.edu

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.00
  Logic Optimization:                  0.00
  Mapping Optimization:                2.37
  -----------------------------------------
  Overall Compile Time:                2.46
  Overall Compile Wall Clock Time:     2.48

  --------------------------------------------------------------------

  Design  WNS: 0.79  TNS: 22.08  Number of Violating Paths: 32


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------



ROPT:    (SETUP) WNS: 0.7856 TNS: 22.0849  Number of Violating Path: 32
ROPT:    (HOLD) WNS: 0.0000 TNS: 0.0000  Number of Violating Path: 0
ROPT:    Number of DRC Violating Nets: 1
ROPT:    Number of Route Violation: 0 
# Remove the blockage you created before clockopt
remove_routing_blockage [get_routing_blockage -type metal]
Warning: No route_guide objects matched '*' (SEL-004)
Warning: no patterns specified for remove routing blockage (MWUI-203)
remove_routing_blockage [get_routing_blockage -type via]
Warning: No route_guide objects matched '*' (SEL-004)
Warning: no patterns specified for remove routing blockage (MWUI-203)
# Insert filler
insert_stdcell_filler \
   -cell_with_metal $FILL_CELLS \
   -connect_to_power VDD \
   -connect_to_ground VSS \
   -respect_keepout
 VA selected:  
ignorePGRail 1 ignoreDpt 1 ignoreBetweenFillers 1
-->clean up DB before adding filler
User specify 6 filler masters



=== Filler Cell Insertion ======
PARAM: respectMacroPadding = FALSE
PARAM: respectPlacementBlockage = TRUE

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 10 routable metal layers
    Top most routable layer is set to be metal8
    This is considered as a 8-metal-layer design
    Reading library information from DB ...
  Reading netlist information from DB ...
    8882 placeable cells
    0 cover cells
    137 IO cells/pins
    1650 fixed core/macro cells
    10669 cell instances
  Sorting cells, nets, pins ...
    net pin threshold = 33
  Reading misc information ...
    array <unit> has 0 vertical and 298 horizontal rows
    1802 pre-routes for placement blockage/checking
    1802 pre-routes for map congestion calculation
    Auto Set : first cut = horizontal
    tracks of layer 3 are not even
    tracks of layer 6 are not even
    tracks of layer 7 are not even
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows
  Processing std cells for voltage threshold type...
... design style 0
... number of base array 1 0
INFO:... use original rows...
  Preprocessing design ...
    processing macro cells (if any)
    processing preroute blockages (if any)
    processing hard placement blockages (if any)
    processing soft placement blockages (if any)
    Auto Set : first cut = horizontal
    processing std cells
    Pass I: adjust placeable rows
    Pass II: mark placed cells
    split into 298 row segments
  Processing filler cells...
WARNING : cell <FILLCELL_X32> is not of std filler cell subtype
WARNING : cell <FILLCELL_X16> is not of std filler cell subtype
WARNING : cell <FILLCELL_X8> is not of std filler cell subtype
WARNING : cell <FILLCELL_X4> is not of std filler cell subtype
WARNING : cell <FILLCELL_X2> is not of std filler cell subtype
WARNING : cell <FILLCELL_X1> is not of std filler cell subtype
Hierarchical update for new filler cells

INFO: Fillers rules in use ...

  ** LR Filler Rules ** 

  ** VT Filler Rules ** 

Filling cell with master <FILLCELL_X32> and connecting PG nets...
    The first filler cell name is xofiller!FILLCELL_X32!1
    The last filler cell name is xofiller!FILLCELL_X32!15176
    15176 filler cells with master <FILLCELL_X32> were inserted
Filling cell with master <FILLCELL_X16> and connecting PG nets...
    The first filler cell name is xofiller!FILLCELL_X16!1
    The last filler cell name is xofiller!FILLCELL_X16!3186
    3186 filler cells with master <FILLCELL_X16> were inserted
Filling cell with master <FILLCELL_X8> and connecting PG nets...
    The first filler cell name is xofiller!FILLCELL_X8!1
    The last filler cell name is xofiller!FILLCELL_X8!3627
    3627 filler cells with master <FILLCELL_X8> were inserted
Filling cell with master <FILLCELL_X4> and connecting PG nets...
    The first filler cell name is xofiller!FILLCELL_X4!1
    The last filler cell name is xofiller!FILLCELL_X4!4031
    4031 filler cells with master <FILLCELL_X4> were inserted
Filling cell with master <FILLCELL_X2> and connecting PG nets...
    The first filler cell name is xofiller!FILLCELL_X2!1
    The last filler cell name is xofiller!FILLCELL_X2!15095
    15095 filler cells with master <FILLCELL_X2> were inserted
Filling cell with master <FILLCELL_X1> and connecting PG nets...
    0 filler cells with master <FILLCELL_X1> were inserted
=== End of Filler Cell Insertion ===


Cell Min-Routing-Layer = metal1
Cell Max-Routing-Layer = metal8
Information: Multiple default contact via1_0 found for layer via1. (ZRT-021)
Information: Multiple default contact via1_1 found for layer via1. (ZRT-021)
Information: Multiple default contact via1_3 found for layer via1. (ZRT-021)
Information: Multiple default contact via1_5 found for layer via1. (ZRT-021)
Information: Multiple default contact via2_5 found for layer via2. (ZRT-021)
Information: Multiple default contact via2_6 found for layer via2. (ZRT-021)
Information: Multiple default contact via2_0 found for layer via2. (ZRT-021)
Information: Multiple default contact via2_1 found for layer via2. (ZRT-021)
Information: Multiple default contact via3_0 found for layer via3. (ZRT-021)
Via on layer (via1) needs more than one tracks
Warning: Layer metal1 pitch 0.140 may be too small: wire/via-down 0.140, wire/via-up 0.170. (ZRT-026)
Wire on layer (metal3) needs more than one tracks
Via on layer (via2) needs more than one tracks
Via on layer (via3) needs more than one tracks
Warning: Layer metal3 pitch 0.140 may be too small: wire/via-down 0.175, wire/via-up 0.175. (ZRT-026)
Printing options for 'set_route_zrt_common_options'
-global_max_layer_mode                                  :        hard                
-read_user_metal_blockage_layer                         :        true                
-turn_off_double_pattern                                :        true                
-wide_macro_pin_as_fat_wire                             :        true                

Printing options for 'set_route_zrt_detail_options'
-antenna                                                :        false               

[Start Removing Filler Cells] Elapsed real time: 0:00:00 
[Start Removing Filler Cells] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Start Removing Filler Cells] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Start Removing Filler Cells] Total (MB): Used  145  Alloctr  147  Proc 2145 
Warning: 468 standard cell PG pins connected to net NULL and not PG. (ZRT-416)

Begin Filler DRC check ...

Information: Using 1 threads for routing. (ZRT-444)
Partition 1, Fillers with Violations = 0
Partition 2, Fillers with Violations = 0
Partition 3, Fillers with Violations = 0
Partition 4, Fillers with Violations = 0
Partition 5, Fillers with Violations = 0
Partition 6, Fillers with Violations = 0
Partition 7, Fillers with Violations = 0
Partition 8, Fillers with Violations = 0
Partition 9, Fillers with Violations = 0
Partition 10, Fillers with Violations = 0
Partition 11, Fillers with Violations = 0
Partition 12, Fillers with Violations = 0
Partition 13, Fillers with Violations = 0
Partition 14, Fillers with Violations = 0
Partition 15, Fillers with Violations = 0
Partition 16, Fillers with Violations = 0
Partition 17, Fillers with Violations = 0
Partition 18, Fillers with Violations = 0
Partition 19, Fillers with Violations = 0
Partition 20, Fillers with Violations = 0
Partition 21, Fillers with Violations = 0
Partition 22, Fillers with Violations = 0
Partition 23, Fillers with Violations = 0
Partition 24, Fillers with Violations = 0
Partition 25, Fillers with Violations = 0
Partition 26, Fillers with Violations = 0
Partition 27, Fillers with Violations = 0
Partition 28, Fillers with Violations = 0
Partition 29, Fillers with Violations = 0
Partition 30, Fillers with Violations = 0
Partition 31, Fillers with Violations = 0
Partition 32, Fillers with Violations = 0
Partition 33, Fillers with Violations = 0
Partition 34, Fillers with Violations = 0
Partition 35, Fillers with Violations = 0
Partition 36, Fillers with Violations = 0
Partition 37, Fillers with Violations = 0
Partition 38, Fillers with Violations = 0
Partition 39, Fillers with Violations = 0
Partition 40, Fillers with Violations = 0
Partition 41, Fillers with Violations = 0
Partition 42, Fillers with Violations = 0
Partition 43, Fillers with Violations = 0
Partition 44, Fillers with Violations = 0
Partition 45, Fillers with Violations = 0
Partition 46, Fillers with Violations = 0
Partition 47, Fillers with Violations = 0
Partition 48, Fillers with Violations = 0
Partition 49, Fillers with Violations = 0
Partition 50, Fillers with Violations = 0
Partition 51, Fillers with Violations = 0
Partition 52, Fillers with Violations = 0
Partition 53, Fillers with Violations = 0
Partition 54, Fillers with Violations = 0
Partition 55, Fillers with Violations = 0
Partition 56, Fillers with Violations = 0
Partition 57, Fillers with Violations = 0
Partition 58, Fillers with Violations = 0
Partition 59, Fillers with Violations = 0
Partition 60, Fillers with Violations = 0
Partition 61, Fillers with Violations = 0
Partition 62, Fillers with Violations = 0
Partition 63, Fillers with Violations = 0
Partition 64, Fillers with Violations = 0
[End Removing Filler Cells] Elapsed real time: 0:00:01 
[End Removing Filler Cells] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End Removing Filler Cells] Stage (MB): Used    1  Alloctr    1  Proc    7 
[End Removing Filler Cells] Total (MB): Used  147  Alloctr  148  Proc 2152 
Updating the database ...
Deleted 0 cell instances
Warning: The capability of decoupling capacitance was not activated. (APL-067)
-->clean up DB after adding filler
Information: PG PORT PUNCHING: Number of ports connected:                82230 (MW-337)
Information: PG PORT PUNCHING: Total number of changes:                  82230 (MW-339)
# Connect PG
derive_pg_connection -power_net VDD -power_pin VDD -ground_net VSS -ground_pin VSS
Information: connected 468 power ports and 468 ground ports
verify_pg_nets
Cell cpu.err existed already. Delete it ...
Using [6 x 6] Fat Wire Table for metal2
Using [6 x 6] Fat Wire Table for metal3
Using [5 x 5] Fat Wire Table for metal4
Using [5 x 5] Fat Wire Table for metal5
Using [5 x 5] Fat Wire Table for metal6
Using [4 x 4] Fat Wire Table for metal7
Using [4 x 4] Fat Wire Table for metal8
Using [3 x 3] Fat Wire Table for metal9
Using [3 x 3] Fat Wire Table for metal10
**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal3]

**** WARNING:duplicate Fat Wire Via found for layer[metal3]

Checking [VSS]:
        There are no floating shapes
        All the pins are connected.
        No errors are found.
Checking [VDD]:
        There are no floating shapes
        All the pins are connected.
        No errors are found.
Checked 2 nets, 0 have Errors
Update error cell ...
# Check LVS/DRC
# ==========================================================================
verify_zrt_route
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = metal1
Cell Max-Routing-Layer = metal8
Information: Multiple default contact via1_0 found for layer via1. (ZRT-021)
Information: Multiple default contact via1_1 found for layer via1. (ZRT-021)
Information: Multiple default contact via1_3 found for layer via1. (ZRT-021)
Information: Multiple default contact via1_5 found for layer via1. (ZRT-021)
Information: Multiple default contact via2_5 found for layer via2. (ZRT-021)
Information: Multiple default contact via2_6 found for layer via2. (ZRT-021)
Information: Multiple default contact via2_0 found for layer via2. (ZRT-021)
Information: Multiple default contact via2_1 found for layer via2. (ZRT-021)
Information: Multiple default contact via3_0 found for layer via3. (ZRT-021)
Via on layer (via1) needs more than one tracks
Warning: Layer metal1 pitch 0.140 may be too small: wire/via-down 0.140, wire/via-up 0.170. (ZRT-026)
Wire on layer (metal3) needs more than one tracks
Via on layer (via2) needs more than one tracks
Via on layer (via3) needs more than one tracks
Warning: Layer metal3 pitch 0.140 may be too small: wire/via-down 0.175, wire/via-up 0.175. (ZRT-026)


Start checking for open nets ... 

Total number of nets = 9562, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen

Check 9562 nets, 0 have Errors

[CHECK OPEN NETS] Elapsed real time: 0:00:00 
[CHECK OPEN NETS] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[CHECK OPEN NETS] Stage (MB): Used    0  Alloctr    0  Proc    0 
[CHECK OPEN NETS] Total (MB): Used  132  Alloctr  133  Proc 2152 
Printing options for 'set_route_zrt_common_options'
-global_max_layer_mode                                  :        hard                
-read_user_metal_blockage_layer                         :        true                
-wide_macro_pin_as_fat_wire                             :        true                

Printing options for 'set_route_zrt_detail_options'


Begin full DRC check ...

Information: Using 1 threads for routing. (ZRT-444)
Checked 1/64 Partitions, Violations =   0
Checked 2/64 Partitions, Violations =   0
Checked 4/64 Partitions, Violations =   0
Checked 6/64 Partitions, Violations =   0
Checked 8/64 Partitions, Violations =   0
Checked 10/64 Partitions, Violations =  0
Checked 12/64 Partitions, Violations =  0
Checked 14/64 Partitions, Violations =  0
Checked 16/64 Partitions, Violations =  0
Checked 18/64 Partitions, Violations =  0
Checked 20/64 Partitions, Violations =  0
Checked 22/64 Partitions, Violations =  0
Checked 24/64 Partitions, Violations =  0
Checked 26/64 Partitions, Violations =  0
Checked 28/64 Partitions, Violations =  0
Checked 30/64 Partitions, Violations =  0
Checked 32/64 Partitions, Violations =  0
Checked 34/64 Partitions, Violations =  0
Checked 36/64 Partitions, Violations =  0
Checked 38/64 Partitions, Violations =  0
Checked 40/64 Partitions, Violations =  0
Checked 42/64 Partitions, Violations =  0
Checked 44/64 Partitions, Violations =  0
Checked 46/64 Partitions, Violations =  0
Checked 48/64 Partitions, Violations =  0
Checked 50/64 Partitions, Violations =  0
Checked 52/64 Partitions, Violations =  0
Checked 54/64 Partitions, Violations =  0
Checked 56/64 Partitions, Violations =  0
Checked 58/64 Partitions, Violations =  0
Checked 60/64 Partitions, Violations =  0
Checked 62/64 Partitions, Violations =  0
Checked 64/64 Partitions, Violations =  0
[DRC CHECK] Elapsed real time: 0:00:02 
[DRC CHECK] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[DRC CHECK] Stage (MB): Used    0  Alloctr    0  Proc    5 
[DRC CHECK] Total (MB): Used  154  Alloctr  155  Proc 2158 
Warning: No antenna rules defined, Skip antenna analysis. (ZRT-309)

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0


Total Wire Length =                    358464 micron
Total Number of Contacts =             82614
Total Number of Wires =                79387
Total Number of PtConns =              27
Total Number of Routed Wires =       79387
Total Routed Wire Length =           358462 micron
Total Number of Routed Contacts =       82614
        Layer      metal1 :       9031 micron
        Layer      metal2 :      98680 micron
        Layer      metal3 :     103803 micron
        Layer      metal4 :      34715 micron
        Layer      metal5 :      78445 micron
        Layer      metal6 :      24382 micron
        Layer      metal7 :       5629 micron
        Layer      metal8 :       3779 micron
        Layer      metal9 :          0 micron
        Layer     metal10 :          0 micron
        Via        via7_0 :        206
        Via        via6_0 :        500
        Via        via5_0 :       3980
        Via        via4_0 :       5941
        Via        via3_2 :        350
        Via   via3_2(rot) :      10496
        Via        via2_8 :        171
        Via   via2_8(rot) :      25082
        Via        via2_5 :          9
        Via   via2_5(rot) :       4563
        Via        via2_1 :         12
        Via        via1_4 :       8776
        Via   via1_4(rot) :      18927
        Via        via1_0 :         14
        Via        via1_1 :          1
        Via   via1_1(rot) :          1
        Via   via1_3(rot) :         53
        Via        via1_5 :       2803
        Via   via1_5(rot) :        729

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 82614 vias)
 
    Layer via1       =  0.00% (0      / 31304   vias)
        Un-optimized = 100.00% (31304   vias)
    Layer via2       =  0.00% (0      / 29837   vias)
        Un-optimized = 100.00% (29837   vias)
    Layer via3       =  0.00% (0      / 10846   vias)
        Un-optimized = 100.00% (10846   vias)
    Layer via4       =  0.00% (0      / 5941    vias)
        Un-optimized = 100.00% (5941    vias)
    Layer via5       =  0.00% (0      / 3980    vias)
        Un-optimized = 100.00% (3980    vias)
    Layer via6       =  0.00% (0      / 500     vias)
        Un-optimized = 100.00% (500     vias)
    Layer via7       =  0.00% (0      / 206     vias)
        Un-optimized = 100.00% (206     vias)
 
  Total double via conversion rate    =  0.00% (0 / 82614 vias)
 
    Layer via1       =  0.00% (0      / 31304   vias)
    Layer via2       =  0.00% (0      / 29837   vias)
    Layer via3       =  0.00% (0      / 10846   vias)
    Layer via4       =  0.00% (0      / 5941    vias)
    Layer via5       =  0.00% (0      / 3980    vias)
    Layer via6       =  0.00% (0      / 500     vias)
    Layer via7       =  0.00% (0      / 206     vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 82614 vias)
 
    Layer via1       =  0.00% (0      / 31304   vias)
        Un-optimized = 100.00% (31304   vias)
    Layer via2       =  0.00% (0      / 29837   vias)
        Un-optimized = 100.00% (29837   vias)
    Layer via3       =  0.00% (0      / 10846   vias)
        Un-optimized = 100.00% (10846   vias)
    Layer via4       =  0.00% (0      / 5941    vias)
        Un-optimized = 100.00% (5941    vias)
    Layer via5       =  0.00% (0      / 3980    vias)
        Un-optimized = 100.00% (3980    vias)
    Layer via6       =  0.00% (0      / 500     vias)
        Un-optimized = 100.00% (500     vias)
    Layer via7       =  0.00% (0      / 206     vias)
        Un-optimized = 100.00% (206     vias)
 


Verify Summary:

Total number of nets = 9562, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = no antenna rules defined
Total number of voltage-area violations = no voltage-areas defined
Total number of tie to rail violations = not checked
Total number of tie to rail directly violations = not checked

verify_lvs -ignore_min_area
Create error cell cpu_lvs.err ...

-- LVS START : --
Process layer 0  Elapsed =    0:00:00, CPU =    0:00:00
Process layer 1  Elapsed =    0:00:00, CPU =    0:00:00
Process layer 2  Elapsed =    0:00:00, CPU =    0:00:00
Process layer 3  Elapsed =    0:00:00, CPU =    0:00:00
Process layer 4  Elapsed =    0:00:00, CPU =    0:00:00
Process layer 5  Elapsed =    0:00:00, CPU =    0:00:00
Process layer 6  Elapsed =    0:00:00, CPU =    0:00:00
Process layer 7  Elapsed =    0:00:00, CPU =    0:00:00
Process layer 8  Elapsed =    0:00:00, CPU =    0:00:00
Process layer 9  Elapsed =    0:00:00, CPU =    0:00:00
Process layer 10  Elapsed =    0:00:00, CPU =    0:00:00
Process layer 11  Elapsed =    0:00:00, CPU =    0:00:00
Process layer 12  Elapsed =    0:00:00, CPU =    0:00:00
Process layer 13  Elapsed =    0:00:00, CPU =    0:00:00
Process layer 14  Elapsed =    0:00:00, CPU =    0:00:00
Process layer 15  Elapsed =    0:00:00, CPU =    0:00:00
ERROR : OUTPUT PortInst exec0/rs2_data_o_reg_25_ QN doesn't connect to any net.

ERROR : OUTPUT PortInst regfile0/register_reg_28__2_ QN doesn't connect to any net.

ERROR : OUTPUT PortInst regfile0/register_reg_28__4_ QN doesn't connect to any net.

ERROR : OUTPUT PortInst regfile0/register_reg_24__1_ QN doesn't connect to any net.

ERROR : OUTPUT PortInst regfile0/register_reg_24__0_ QN doesn't connect to any net.

ERROR : OUTPUT PortInst regfile0/register_reg_30__0_ QN doesn't connect to any net.

ERROR : OUTPUT PortInst regfile0/register_reg_16__2_ QN doesn't connect to any net.

ERROR : OUTPUT PortInst regfile0/register_reg_16__4_ QN doesn't connect to any net.

ERROR : OUTPUT PortInst regfile0/register_reg_19__4_ QN doesn't connect to any net.

ERROR : OUTPUT PortInst regfile0/register_reg_5__2_ QN doesn't connect to any net.

ERROR : OUTPUT PortInst regfile0/register_reg_18__2_ QN doesn't connect to any net.

ERROR : OUTPUT PortInst regfile0/register_reg_5__4_ QN doesn't connect to any net.

ERROR : OUTPUT PortInst regfile0/register_reg_18__4_ QN doesn't connect to any net.

ERROR : OUTPUT PortInst regfile0/register_reg_16__1_ QN doesn't connect to any net.

ERROR : OUTPUT PortInst regfile0/register_reg_18__1_ QN doesn't connect to any net.

ERROR : OUTPUT PortInst regfile0/register_reg_16__3_ QN doesn't connect to any net.

ERROR : OUTPUT PortInst regfile0/register_reg_23__3_ QN doesn't connect to any net.

ERROR : OUTPUT PortInst regfile0/register_reg_7__3_ QN doesn't connect to any net.

ERROR : OUTPUT PortInst regfile0/register_reg_18__3_ QN doesn't connect to any net.

ERROR : OUTPUT PortInst regfile0/register_reg_16__0_ QN doesn't connect to any net.

ERROR : There are more errors than default Max Error Number 20.
** Total Floating ports are 20.
** Total Floating Nets are 0.
** Total SHORT Nets are 0.
** Total OPEN Nets are 0.
** Total Electrical Equivalent Error are 0.
** Total Must Joint Error are 0.

-- LVS END : --
Elapsed =    0:00:00, CPU =    0:00:00
Update error cell ...
1
verify_lvs -ignore_floating_port

-- LVS START : --
Total area error in layer 0 is 0.  Elapsed =    0:00:00, CPU =    0:00:00
Total area error in layer 1 is 0.  Elapsed =    0:00:00, CPU =    0:00:00
Total area error in layer 2 is 0.  Elapsed =    0:00:00, CPU =    0:00:00
Total area error in layer 3 is 0.  Elapsed =    0:00:00, CPU =    0:00:00
Total area error in layer 4 is 0.  Elapsed =    0:00:00, CPU =    0:00:00
Total area error in layer 5 is 0.  Elapsed =    0:00:00, CPU =    0:00:00
Total area error in layer 6 is 0.  Elapsed =    0:00:00, CPU =    0:00:00
Total area error in layer 7 is 0.  Elapsed =    0:00:00, CPU =    0:00:00
Total area error in layer 8 is 0.  Elapsed =    0:00:00, CPU =    0:00:00
Total area error in layer 9 is 0.  Elapsed =    0:00:00, CPU =    0:00:00
Total area error in layer 10 is 0.  Elapsed =    0:00:00, CPU =    0:00:00
Total area error in layer 11 is 0.  Elapsed =    0:00:00, CPU =    0:00:00
Total area error in layer 12 is 0.  Elapsed =    0:00:00, CPU =    0:00:00
Total area error in layer 13 is 0.  Elapsed =    0:00:00, CPU =    0:00:00
Total area error in layer 14 is 0.  Elapsed =    0:00:00, CPU =    0:00:00
Total area error in layer 15 is 0.  Elapsed =    0:00:00, CPU =    0:00:00
** Total Floating Nets are 0.
** Total SHORT Nets are 0.
** Total OPEN Nets are 0.
** Total Electrical Equivalent Error are 0.
** Total Must Joint Error are 0.

-- LVS END : --
Elapsed =    0:00:00, CPU =    0:00:00
Update error cell ...
1
# GENERATE RESULT FILES
# ==========================================================================
save_mw_cel -as ${design_name}_finished
Information: Performing CEL netlist consistency check. (MWDC-118)
Information: CEL consistency check PASSED. (MWDC-119)
Information: linking reference library : /home/projects/ee478.2023spr/gbeatty3/ram_test_freepdk45_sapr_flow/freepdk-45nm/stdcells.mwlib. (PSYN-878)
Warning: Could not find a valid driver for the hierarchical Power net 'VDD'. (MWDC-285)
Warning: Could not find a valid driver for the hierarchical Ground net 'VSS'. (MWDC-285)
Information: Loading local_link_library attribute . (MWDC-290)

  Linking design 'cpu'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (9 designs)               cpu.CEL, etc
  NangateOpenCellLibrary (library)
                              /homes/gbeatty3/ee478/gbeatty3/OoO_Processor/in-order/top_level_no_macros/freepdk-45nm/stdcells-wc.db
  NangateOpenCellLibrary (library)
                              /homes/gbeatty3/ee478/gbeatty3/OoO_Processor/in-order/top_level_no_macros/freepdk-45nm/stdcells-bc.db
  dw_foundation.sldb (library)
                              /home/lab.apps/vlsiapps_new/icc/current/libraries/syn/dw_foundation.sldb

Warning: Net 'exec0/clk_cts_2' already has '  0.15 (max)' for annotated capacitance. '  0.01 (max)' is discarded. (OPT-806)
Warning: Net 'exec0/clk_cts_2' already has '  0.15 (min)' for annotated capacitance. '  0.01 (min)' is discarded. (OPT-806)
Information: The design has horizontal rows, and Y-symmetry has been used for sites. (MWDC-217)
Derived Core Area : (28000 30800) (867800 865200) is different from CEL Core Area (28000 28000) (867800 868000).
Warning: Layer metal2 preferred routing direction is defined as H in design(CEL), but in library it's defined as V. (PSYN-485)
Warning: Layer metal3 preferred routing direction is defined as V in design(CEL), but in library it's defined as H. (PSYN-485)
Warning: Layer metal4 preferred routing direction is defined as H in design(CEL), but in library it's defined as V. (PSYN-485)
Warning: Layer metal5 preferred routing direction is defined as V in design(CEL), but in library it's defined as H. (PSYN-485)
Warning: Layer metal6 preferred routing direction is defined as H in design(CEL), but in library it's defined as V. (PSYN-485)
Warning: Layer metal7 preferred routing direction is defined as V in design(CEL), but in library it's defined as H. (PSYN-485)
Warning: Layer metal8 preferred routing direction is defined as H in design(CEL), but in library it's defined as V. (PSYN-485)
Floorplan loading succeeded.
Information: Saved design named cpu_finished. (UIG-5)
1
source ${SCRIPTS_DIR}/generate.tcl -echo
##########################################################
################### GENERATE COLLATERAL ##################
##########################################################
# Case sensitive (avoid issues with spice)
define_name_rules STANDARD -case
change_names -rules STANDARD
Information: Updating database...
Information: Updating top database 'cpu.CEL;1'. (MWDC-255)
# Verilog
write_verilog ./$results/$design_name.apr.v \
    -pg \
    -unconnected_ports \
    -no_core_filler_cells \
    -diode_ports \
    -supply_statement "none"
Generating description for top level cell.
Processing module writeback
Processing module memory_access
Processing module alu
Processing module execute
Processing module regfile
Processing module decode
Processing module fetch
Processing module hazard_detect_WORD32_INST_LEN32
Processing module cpu
Elapsed =    0:00:00, CPU =    0:00:00
Write verilog completed successfully.
# Verilog with no power grid or physical cells (aside from tie cells)
write_verilog ./$results/$design_name.apr_no_phys_pwr.v \
    -no_pg \
    -unconnected_ports \
    -no_core_filler_cells \
    -force_no_output_references "$TAP_CELLS $FILL_CELLS"
Generating description for top level cell.
Processing module writeback
Processing module memory_access
Processing module alu
Processing module execute
Processing module regfile
Processing module decode
Processing module fetch
Processing module hazard_detect_WORD32_INST_LEN32
Processing module cpu
Elapsed =    0:00:00, CPU =    0:00:00
Write verilog completed successfully.
-diode_ports \
    -supply_statement "none"
Error: unknown command '-diode_ports' (CMD-005)
# SDF
write_sdf -context verilog -version 1.2 ./$results/$design_name.apr.sdf
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/home/projects/ee478.2023spr/gbeatty3/OoO_Processor/in-order/top_level_no_macros/sapr/apr/results/cpu.apr.sdf'. (WT-3)
Information: Updating design information... (UID-85)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
# SDC
write_sdc -version 1.7 -nosplit $results/$design_name.apr.sdc
#DEF
write_def -lef may_need_for_rotated_vias.lef \
          -output "./$results/$design_name.def"\
          -all_vias
Begin writing incremental LEF file.

Completed writing LEF file
Output DEF file
Information: Writing ROWS statement (DDEFW-014)
Information: Completed ROWS statement  (DDEFW-016)
Information: Writing TRACKS statement (DDEFW-014)
Information: Completed TRACKS statement  (DDEFW-016)
Information: Writing GCELLGRID statement (DDEFW-014)
Information: Completed GCELLGRID statement  (DDEFW-016)
Information: Writing VIAS section (DDEFW-014)
Information: Completed VIAS section  (DDEFW-016)
Information: Writing COMPONENTS section (DDEFW-014)
Information: Completed COMPONENTS 1000/51647 (DDEFW-015)
Information: Completed COMPONENTS 2000/51647 (DDEFW-015)
Information: Completed COMPONENTS 3000/51647 (DDEFW-015)
Information: Completed COMPONENTS 4000/51647 (DDEFW-015)
Information: Completed COMPONENTS 5000/51647 (DDEFW-015)
Information: Completed COMPONENTS 6000/51647 (DDEFW-015)
Information: Completed COMPONENTS 7000/51647 (DDEFW-015)
Information: Completed COMPONENTS 8000/51647 (DDEFW-015)
Information: Completed COMPONENTS 9000/51647 (DDEFW-015)
Information: Completed COMPONENTS 10000/51647 (DDEFW-015)
Information: Completed COMPONENTS 11000/51647 (DDEFW-015)
Information: Completed COMPONENTS 12000/51647 (DDEFW-015)
Information: Completed COMPONENTS 13000/51647 (DDEFW-015)
Information: Completed COMPONENTS 14000/51647 (DDEFW-015)
Information: Completed COMPONENTS 15000/51647 (DDEFW-015)
Information: Completed COMPONENTS 16000/51647 (DDEFW-015)
Information: Completed COMPONENTS 17000/51647 (DDEFW-015)
Information: Completed COMPONENTS 18000/51647 (DDEFW-015)
Information: Completed COMPONENTS 19000/51647 (DDEFW-015)
Information: Completed COMPONENTS 20000/51647 (DDEFW-015)
Information: Completed COMPONENTS 21000/51647 (DDEFW-015)
Information: Completed COMPONENTS 22000/51647 (DDEFW-015)
Information: Completed COMPONENTS 23000/51647 (DDEFW-015)
Information: Completed COMPONENTS 24000/51647 (DDEFW-015)
Information: Completed COMPONENTS 25000/51647 (DDEFW-015)
Information: Completed COMPONENTS 26000/51647 (DDEFW-015)
Information: Completed COMPONENTS 27000/51647 (DDEFW-015)
Information: Completed COMPONENTS 28000/51647 (DDEFW-015)
Information: Completed COMPONENTS 29000/51647 (DDEFW-015)
Information: Completed COMPONENTS 30000/51647 (DDEFW-015)
Information: Completed COMPONENTS 31000/51647 (DDEFW-015)
Information: Completed COMPONENTS 32000/51647 (DDEFW-015)
Information: Completed COMPONENTS 33000/51647 (DDEFW-015)
Information: Completed COMPONENTS 34000/51647 (DDEFW-015)
Information: Completed COMPONENTS 35000/51647 (DDEFW-015)
Information: Completed COMPONENTS 36000/51647 (DDEFW-015)
Information: Completed COMPONENTS 37000/51647 (DDEFW-015)
Information: Completed COMPONENTS 38000/51647 (DDEFW-015)
Information: Completed COMPONENTS 39000/51647 (DDEFW-015)
Information: Completed COMPONENTS 40000/51647 (DDEFW-015)
Information: Completed COMPONENTS 41000/51647 (DDEFW-015)
Information: Completed COMPONENTS 42000/51647 (DDEFW-015)
Information: Completed COMPONENTS 43000/51647 (DDEFW-015)
Information: Completed COMPONENTS 44000/51647 (DDEFW-015)
Information: Completed COMPONENTS 45000/51647 (DDEFW-015)
Information: Completed COMPONENTS 46000/51647 (DDEFW-015)
Information: Completed COMPONENTS 47000/51647 (DDEFW-015)
Information: Completed COMPONENTS 48000/51647 (DDEFW-015)
Information: Completed COMPONENTS 49000/51647 (DDEFW-015)
Information: Completed COMPONENTS 50000/51647 (DDEFW-015)
Information: Completed COMPONENTS 51000/51647 (DDEFW-015)
Information: Completed COMPONENTS section  (DDEFW-016)
Information: Writing PINS section (DDEFW-014)
Information: Completed PINS section  (DDEFW-016)
Information: Writing SPECIALNETS section (DDEFW-014)
Information: Completed SPECIALNETS section  (DDEFW-016)
Information: Writing NETS section (DDEFW-014)
Information: Completed NETS 1000/9560 (DDEFW-015)
Information: Completed NETS 2000/9560 (DDEFW-015)
Information: Completed NETS 3000/9560 (DDEFW-015)
Information: Completed NETS 4000/9560 (DDEFW-015)
Information: Completed NETS 5000/9560 (DDEFW-015)
Information: Completed NETS 6000/9560 (DDEFW-015)
Information: Completed NETS 7000/9560 (DDEFW-015)
Information: Completed NETS 8000/9560 (DDEFW-015)
Information: Completed NETS 9000/9560 (DDEFW-015)
Information: Completed NETS section  (DDEFW-016)
DEF output completed
##########################################################
################### GENERATE REPORTS #####################
##########################################################
# Timing
check_timing > "./$reports/check_timing.rpt"
report_constraints -all_violators -verbose -nosplit > "./$reports/constraints.rpt"
report_timing -path end  -delay max -max_paths 200 -nosplit > "./$reports/paths.max.rpt"
report_timing -path full -delay max -max_paths 50  -nosplit > "./$reports/full_paths.max.rpt"
report_timing -path end  -delay min -max_paths 200 -nosplit > "./$reports/paths.min.rpt"
report_timing -path full -delay min -max_paths 50  -nosplit > "./$reports/full_paths.min.rpt"
# Area
report_area -physical -hier -nosplit > "./$reports/area.rpt"
# Power and backannotation
report_power -verbose -hier -nosplit > "./$reports/power.hier.rpt"
report_power -verbose -nosplit > "./$reports/power.rpt"
report_saif -hier > "./$reports/saif_anno.rpt"
report_saif -missing >> "./$reports/saif_anno.rpt"
# Floorplanning and placement
report_fp_placement > "./$reports/placement.rpt"
# Clocking
report_clock_tree -nosplit > "./$reports/clocktree.rpt"
# QoR
report_qor -nosplit > "./$reports/qor.rpt"
# REPORT DRCS AS POPUP WINDOW
# ==========================================================================
source ${SCRIPTS_DIR}/report_drcs.tcl -echo
######################################################################
# © 2014 Synopsys, Inc.  All rights reserved.             
#                                                                  
# This script is proprietary and confidential information of        
# Synopsys, Inc. and may be used and disclosed only as authorized   
# per your agreement with Synopsys, Inc. controlling such use and   
# disclosure.                                                       
#                                                                   
######################################################################
#
# Version 1.0: Date created 11/7/2013
#  Report DRCs in table format. 
#  Select DRCs to report by layer and/or type
#  Highlight reported DRCs by specified color 
#
# Version 1.1: Date created 11/15/2013
#  Added -ignore_type & -ignore_layer options
#
# Version 1.2: Date created 11/17/2013
#  Filter DRCs by layer_number instead of layer
#  to avoid wrong reporting due to pattern matches
#
######################################################################
proc report_drc {args} {
        set begin [clock seconds]
        parse_proc_arguments -args $args results
        
        # Find the drc_types to report
        if {[info exists results(-type)]} {
                set drc(types) $results(-type)
        } else {
                set drc(types) [list_drc_error_types]
        }

        # If -ignore_type flag is present, remove those from list
        if {[info exists results(-ignore_type)]} {
                foreach type $results(-ignore_type) {
                        set remove [lsearch $drc(types) $type]
                        set drc(types) [lreplace $drc(types) $remove $remove]
                }
        }
        
        # Find the routing layers to report
        if {[info exists results(-layer)]} {
                set drc(layers) $results(-layer)
        } else {
                # Convert collection of all routing layers to list
                set drc(layers) [collection_to_list -name_only -no_braces [get_layers -filter is_routing_layer]]
        }

        # If -ignore_layer flag is present, remove those from list
        if {[info exists results(-ignore_layer)]} {
                foreach layer $results(-ignore_layer) {
                        set remove [lsearch $drc(layers) $layer]
                        set drc(layers) [lreplace $drc(layers) $remove $remove]
                }
        }

        if {[info exists results(-add_to_highlight)] && ![info exists results(-highlight)]} {
                echo "\nWarning: add_to_highlight should be used in conjunction with highlight"
        } 

        # Default highlight color is set to red
        if {[info exists results(-color)]} { set color $results(-color)} else {set color red}

        # Default error cell is set to "Detail Route"
        if {[info exists results(-err_cell)]} { set err_cell $results(-err_cell)} else {set err_cell "Detail Route"}

        # Start the error browser and set it to highlight mode.
        if {[info exists results(-highlight)]} {
                start_gui
                gui_unload_error_cel
                gui_load_error_cel -error_cel_type $err_cell
                gui_error_browser -show
                gui_set_current_errors -data_name $err_cell
                gui_set_error_browser_option -dim true -show_mode highlighted
                # Clear the highlighted DRCs unless -add_to_highlight is specified
                if {[info exists results(-add_to_highlight)]} { } else {gui_change_error_highlight -remove -all_visible}
        }

        if {[llength $drc(types)] > 0} {
                #Initialize the array drc to 0
                set stlen 0
                foreach type $drc(types) {
                        foreach layer $drc(layers) {
                                set drc($type,$layer) 0
                                set total($layer) 0
                        }
                        set total($type) 0
                        if {[string length $type] > $stlen} {set stlen [string length $type]}
                }

                # Populate DRCs per layer/type
                foreach type $drc(types) {
                        foreach layer $drc(layers) {
                                set layer_number [get_attribute [get_layer $layer] layer_number]
                                set drc_count [sizeof_collection [get_drc_error -filter "type==\"$type\" && layer_numbers=~*$layer_number*" -quiet]]
                                set drc($type,$layer) $drc_count
                                if {[info exists results(-highlight)]} {
                                        # Select the errors and then highlight selected errors, then clear selected errors
                                        gui_set_selected_errors -add [get_drc_error -filter "type==\"$type\" && layer_numbers=~*$layer_number*" -quiet]
                                        gui_change_error_highlight -add -color $color -selected
                                        gui_clear_selected_errors
                                }
                        }
                }
        
                # Find totals per type and per layer and overall total
                foreach type $drc(types) {
                        set total($type) [sizeof_collection [get_drc_error -filter "type==\"$type\"" -quiet]]
                }
                foreach layer $drc(layers) {
                        set layer_number [get_attribute [get_layer $layer] layer_number]
                        set total($layer) [sizeof_collection [get_drc_error -filter "layer_numbers=~*$layer_number*" -quiet]]
                }
                set total(all) [sizeof_collection [get_drc_errors]]

                # Print out Layer list header
                set layer_count 0
                echo ""
                echo -n [format "%${stlen}s |" ""]
                foreach layer $drc(layers) {
                        if {$total($layer) > 0} {echo -n [format "%6s" $layer]; incr layer_count}
                }
                echo [format " |%6s" "TOTAL"]
                set sep [string repeat "-" [expr $stlen + [expr [expr $layer_count + 2] * 6]]]; echo $sep

                # Print the DRC table. If any row/column totals 0, do not print
                foreach type $drc(types) {
                        if {$total($type) > 0} {
                        echo -n [format "%${stlen}s |" $type]  
                                foreach layer $drc(layers) {
                                        if {$total($layer) > 0} {
                                                if {$drc($type,$layer) > 0} {
                                                        echo -n [format "%6d" $drc($type,$layer)]
                                                } else {echo -n [format "%6s" "-"]}
                                        }
                                }
                        echo -n [format " |%6d" $total($type)]
                        echo ""
                        }
                }
                echo $sep
                echo -n [format "%${stlen}s |" "TOTAL"]
                foreach layer $drc(layers) {
                        if {$total($layer) > 0} {
                        echo -n [format "%6d" $total($layer)]
                        }
                }

                # Do not report total if following flags are passed
                if {![info exists results(-type)] && ![info exists results(-layer)] && ![info exists results(-ignore_type)]  && ![info exists results(-ignore_layer)]} {
                        echo [format " |%6d" $total(all)]
                } else {echo " |"}
        } else {
                echo "\n#################\nNo DRCs to report\n#################\n"
        }

        set end [clock seconds]
        echo [format "\nElapsed time : %20d Seconds" [expr $end - $begin]]
}
define_proc_attributes report_drc \
        -info "Report/Highlight routing DRCs by Layer and/or DRC_type\n" \
        -define_args {
                {-layer "Layer list on which to report DRC. eg: -layer {{metal2} {metal7}} " layer list optional}
                {-type "List of DRC types to report. eg: -type {{Short} {Less than NDR width}} " type list optional}
                {-ignore_layer "Layers to ignore. eg: -ignore_layer {{metal2} {metal7}} " ignore_layer list optional}
                {-ignore_type "DRCs to ignore. eg: -ignore_type {{Short} {Less than NDR width} {Macro pin connection by offset}} " ignore_type list optional}
                {-highlight "Highlight reported DRCs in the GUI" "" boolean optional}
                {-color "Highlight color. Default: red. eg: green" color string optional}
                {-add_to_highlight "Add to already highlighted DRCs in the GUI" "" boolean optional}
                {-err_cell "Err cell from which to report DRC. Default: {Detail Router}"  err_cell string optional}
        }
report_drc -highlight -color green
Information: Visibility is turned ON for cells and cell contents because the task is set to Block Implementation (GUI-026)
Preparing data for query................... 

#################
No DRCs to report
#################


Elapsed time :                    2 Seconds
start_gui
