#! /nix/store/0idgd62j6ia1xxzv7n6b51vg7p5a42hp-iverilog-12.0/bin/vvp -v
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/nix/store/0idgd62j6ia1xxzv7n6b51vg7p5a42hp-iverilog-12.0/lib/ivl/system.vpi";
:vpi_module "/nix/store/0idgd62j6ia1xxzv7n6b51vg7p5a42hp-iverilog-12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/nix/store/0idgd62j6ia1xxzv7n6b51vg7p5a42hp-iverilog-12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/nix/store/0idgd62j6ia1xxzv7n6b51vg7p5a42hp-iverilog-12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/nix/store/0idgd62j6ia1xxzv7n6b51vg7p5a42hp-iverilog-12.0/lib/ivl/va_math.vpi";
S_0x32dc9730 .scope module, "testbench" "testbench" 2 1;
 .timescale 0 0;
v0x32edca80_0 .net "DataAdr", 31 0, v0x32ec8ee0_0;  1 drivers
v0x32edcc70_0 .net "MemWrite", 0 0, L_0x32edfa90;  1 drivers
v0x32edcd30_0 .net "WriteData", 31 0, v0x32ed5ba0_0;  1 drivers
v0x32edcdd0_0 .var "clk", 0 0;
v0x32edce70_0 .var "reset", 0 0;
S_0x32db4540 .scope module, "pipelined" "top" 2 7, 3 1 0, S_0x32dc9730;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 32 "WriteDataM";
    .port_info 3 /OUTPUT 32 "DataAdrM";
    .port_info 4 /OUTPUT 1 "MemWriteM";
v0x32edc290_0 .net "DataAdrM", 31 0, v0x32ec8ee0_0;  alias, 1 drivers
v0x32edc370_0 .net "InstrF", 31 0, L_0x32ef5860;  1 drivers
v0x32edc4c0_0 .net "MemWriteM", 0 0, L_0x32edfa90;  alias, 1 drivers
v0x32edc560_0 .net "PCF", 31 0, v0x32ecfc90_0;  1 drivers
v0x32edc600_0 .net "ReadDataM", 31 0, L_0x32ef5ab0;  1 drivers
v0x32edc750_0 .net "WriteDataM", 31 0, v0x32ed5ba0_0;  alias, 1 drivers
v0x32edc8a0_0 .net "clk", 0 0, v0x32edcdd0_0;  1 drivers
v0x32edc940_0 .net "reset", 0 0, v0x32edce70_0;  1 drivers
S_0x32db5fc0 .scope module, "DataMem" "DataMemory" 3 45, 4 1 0, S_0x32db4540;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /INPUT 32 "address";
    .port_info 3 /INPUT 32 "write_data";
    .port_info 4 /OUTPUT 32 "read_data";
L_0x32ef5ab0 .functor BUFZ 32, L_0x32ef58d0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x32e7dca0 .array "RAM", 0 2097151, 31 0;
v0x32e7dda0_0 .net *"_ivl_0", 31 0, L_0x32ef58d0;  1 drivers
v0x32e7c560_0 .net *"_ivl_3", 20 0, L_0x32ef5970;  1 drivers
v0x32e7c630_0 .net *"_ivl_4", 22 0, L_0x32ef5a10;  1 drivers
L_0x7f724b686450 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x32e7f590_0 .net *"_ivl_7", 1 0, L_0x7f724b686450;  1 drivers
v0x32e7f690_0 .net "address", 31 0, v0x32ec8ee0_0;  alias, 1 drivers
v0x32db5d30_0 .net "clk", 0 0, v0x32edcdd0_0;  alias, 1 drivers
v0x32ebc4c0_0 .net "read_data", 31 0, L_0x32ef5ab0;  alias, 1 drivers
v0x32ebc5a0_0 .net "we", 0 0, L_0x32edfa90;  alias, 1 drivers
v0x32ebc660_0 .net "write_data", 31 0, v0x32ed5ba0_0;  alias, 1 drivers
E_0x32e16860 .event posedge, v0x32db5d30_0;
L_0x32ef58d0 .array/port v0x32e7dca0, L_0x32ef5a10;
L_0x32ef5970 .part v0x32ec8ee0_0, 2, 21;
L_0x32ef5a10 .concat [ 21 2 0 0], L_0x32ef5970, L_0x7f724b686450;
S_0x32ebc7e0 .scope module, "InstrMem" "InstructionMemory" 3 36, 5 1 0, S_0x32db4540;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /OUTPUT 32 "instruction";
L_0x32ef5860 .functor BUFZ 32, L_0x32ef5680, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x32ebc990 .array "RAM", 0 2097151, 31 0;
v0x32ebca70_0 .net *"_ivl_0", 31 0, L_0x32ef5680;  1 drivers
v0x32ebcb50_0 .net *"_ivl_3", 20 0, L_0x32ef5720;  1 drivers
v0x32ebcc10_0 .net *"_ivl_4", 22 0, L_0x32ef57c0;  1 drivers
L_0x7f724b686408 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x32ebccf0_0 .net *"_ivl_7", 1 0, L_0x7f724b686408;  1 drivers
v0x32ebce20_0 .net "address", 31 0, v0x32ecfc90_0;  alias, 1 drivers
v0x32ebcf00_0 .net "instruction", 31 0, L_0x32ef5860;  alias, 1 drivers
L_0x32ef5680 .array/port v0x32ebc990, L_0x32ef57c0;
L_0x32ef5720 .part v0x32ecfc90_0, 2, 21;
L_0x32ef57c0 .concat [ 21 2 0 0], L_0x32ef5720, L_0x7f724b686408;
S_0x32ebd040 .scope module, "arm" "arm" 3 21, 6 1 0, S_0x32db4540;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 32 "PCF";
    .port_info 3 /INPUT 32 "InstrF";
    .port_info 4 /OUTPUT 1 "MemWriteM";
    .port_info 5 /OUTPUT 32 "ALUOutM";
    .port_info 6 /OUTPUT 32 "WriteDataM";
    .port_info 7 /INPUT 32 "ReadDataM";
P_0x32ebd220 .param/l "ALUCONTROL_WIDTH" 0 6 11, +C4<00000000000000000000000000000100>;
v0x32ed9260_0 .net "ALUControlE", 3 0, L_0x32ede360;  1 drivers
v0x32eda920_0 .net "ALUFlagsE", 3 0, L_0x32ef4500;  1 drivers
v0x32eda9e0_0 .net "ALUOutM", 31 0, v0x32ec8ee0_0;  alias, 1 drivers
v0x32edaa80_0 .net "ALUSrcE", 0 0, L_0x32ede2c0;  1 drivers
v0x32edab20_0 .net "BranchTakenE", 0 0, L_0x32edf480;  1 drivers
v0x32edac50_0 .net "FlushD", 0 0, L_0x32ef5430;  1 drivers
v0x32edacf0_0 .net "FlushE", 0 0, L_0x32ef5230;  1 drivers
v0x32edad90_0 .net "ForwardAE", 1 0, v0x32ed97d0_0;  1 drivers
v0x32edae50_0 .net "ForwardBE", 1 0, v0x32ed98c0_0;  1 drivers
v0x32edafa0_0 .net "ImmSrcD", 1 0, L_0x32edcfb0;  1 drivers
v0x32edb060_0 .net "InstrD", 31 0, v0x32ecc1a0_0;  1 drivers
v0x32edb120_0 .net "InstrF", 31 0, L_0x32ef5860;  alias, 1 drivers
v0x32edb1e0_0 .net "Match_12D_E", 0 0, L_0x32ef4f50;  1 drivers
v0x32edb280_0 .net "Match_1E_M", 0 0, L_0x32ef4730;  1 drivers
v0x32edb320_0 .net "Match_1E_W", 0 0, L_0x32ef47d0;  1 drivers
v0x32edb3c0_0 .net "Match_2E_M", 0 0, L_0x32ef4900;  1 drivers
v0x32edb460_0 .net "Match_2E_W", 0 0, L_0x32ef4ac0;  1 drivers
v0x32edb500_0 .net "MemWriteM", 0 0, L_0x32edfa90;  alias, 1 drivers
v0x32edb5f0_0 .net "MemtoRegE", 0 0, L_0x32ede0e0;  1 drivers
v0x32edb6e0_0 .net "MemtoRegW", 0 0, L_0x32ee00d0;  1 drivers
v0x32edb780_0 .net "PCF", 31 0, v0x32ecfc90_0;  alias, 1 drivers
v0x32edb840_0 .net "PCSrcW", 0 0, L_0x32ee0390;  1 drivers
v0x32edb970_0 .net "PCWrPendingF", 0 0, L_0x32ee05f0;  1 drivers
v0x32edba10_0 .net "ReadDataM", 31 0, L_0x32ef5ab0;  alias, 1 drivers
v0x32edbad0_0 .net "RegSrcD", 1 0, L_0x32edcf10;  1 drivers
v0x32edbb90_0 .net "RegWriteM", 0 0, L_0x32edfcf0;  1 drivers
v0x32edbc80_0 .net "RegWriteW", 0 0, L_0x32ee02f0;  1 drivers
v0x32edbdb0_0 .net "StallD", 0 0, L_0x32ef5030;  1 drivers
v0x32edbe50_0 .net "StallF", 0 0, L_0x32ef50a0;  1 drivers
v0x32edbf40_0 .net "WriteDataM", 31 0, v0x32ed5ba0_0;  alias, 1 drivers
v0x32edc000_0 .net "clk", 0 0, v0x32edcdd0_0;  alias, 1 drivers
v0x32edc0a0_0 .net "reset", 0 0, v0x32edce70_0;  alias, 1 drivers
L_0x32ee06b0 .part v0x32ecc1a0_0, 12, 20;
S_0x32ebd3e0 .scope module, "Control_unit" "controller" 6 39, 7 1 0, S_0x32ebd040;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 20 "InstrD";
    .port_info 3 /INPUT 4 "ALUFlagsE";
    .port_info 4 /OUTPUT 2 "RegSrcD";
    .port_info 5 /OUTPUT 2 "ImmSrcD";
    .port_info 6 /OUTPUT 1 "ALUSrcE";
    .port_info 7 /OUTPUT 1 "BranchTakenE";
    .port_info 8 /OUTPUT 4 "ALUControlE";
    .port_info 9 /OUTPUT 1 "MemWriteM";
    .port_info 10 /OUTPUT 1 "MemtoRegW";
    .port_info 11 /OUTPUT 1 "PCSrcW";
    .port_info 12 /OUTPUT 1 "RegWriteW";
    .port_info 13 /OUTPUT 1 "RegWriteM";
    .port_info 14 /OUTPUT 1 "MemtoRegE";
    .port_info 15 /OUTPUT 1 "PCWrPendingF";
    .port_info 16 /INPUT 1 "FlushE";
P_0x32ebd5c0 .param/l "ALUCONTROL_WIDTH" 0 7 20, +C4<00000000000000000000000000000100>;
L_0x32edd8e0 .functor AND 1, L_0x32edd7e0, L_0x32edd2b0, C4<1>, C4<1>;
L_0x32edd950 .functor OR 1, L_0x32edd8e0, L_0x32edd430, C4<0>, C4<0>;
L_0x32edf480 .functor AND 1, L_0x32eddd00, v0x32ebdd30_0, C4<1>, C4<1>;
L_0x32edf5d0 .functor AND 1, L_0x32eddf10, v0x32ebdd30_0, C4<1>, C4<1>;
L_0x32edf640 .functor AND 1, L_0x32edddf0, v0x32ebdd30_0, C4<1>, C4<1>;
L_0x32edf740 .functor AND 1, L_0x32eddfb0, v0x32ebdd30_0, C4<1>, C4<1>;
L_0x32ee0530 .functor OR 1, L_0x32edd950, L_0x32eddfb0, C4<0>, C4<0>;
L_0x32ee05f0 .functor OR 1, L_0x32ee0530, L_0x32edfd90, C4<0>, C4<0>;
v0x32ec1aa0_0 .var "ALUControlD", 3 0;
v0x32ec1ba0_0 .net "ALUControlE", 3 0, L_0x32ede360;  alias, 1 drivers
v0x32ec1c80_0 .net "ALUFlagsE", 3 0, L_0x32ef4500;  alias, 1 drivers
v0x32ec1d50_0 .net "ALUOpD", 0 0, L_0x32edd4d0;  1 drivers
v0x32ec1df0_0 .net "ALUSrcD", 0 0, L_0x32edd0e0;  1 drivers
v0x32ec1f00_0 .net "ALUSrcE", 0 0, L_0x32ede2c0;  alias, 1 drivers
v0x32ec1fc0_0 .net "BranchD", 0 0, L_0x32edd430;  1 drivers
v0x32ec2080_0 .net "BranchE", 0 0, L_0x32eddd00;  1 drivers
v0x32ec2140_0 .net "BranchTakenE", 0 0, L_0x32edf480;  alias, 1 drivers
v0x32ec2200_0 .net "CondE", 3 0, v0x32ebf3d0_0;  1 drivers
v0x32ec22c0_0 .net "CondExE", 0 0, v0x32ebdd30_0;  1 drivers
v0x32ec2360_0 .var "FlagWriteD", 1 0;
v0x32ec2420_0 .net "FlagWriteE", 1 0, L_0x32eddba0;  1 drivers
v0x32ec24e0_0 .net "FlagsE", 3 0, v0x32ebfab0_0;  1 drivers
v0x32ec25d0_0 .net "FlagsNextE", 3 0, L_0x32edeeb0;  1 drivers
v0x32ec26e0_0 .net "FlushE", 0 0, L_0x32ef5230;  alias, 1 drivers
v0x32ec2780_0 .net "ImmSrcD", 1 0, L_0x32edcfb0;  alias, 1 drivers
v0x32ec2840_0 .net "InstrD", 31 12, L_0x32ee06b0;  1 drivers
v0x32ec2920_0 .net "MemWriteD", 0 0, L_0x32edd350;  1 drivers
v0x32ec29e0_0 .net "MemWriteE", 0 0, L_0x32edddf0;  1 drivers
v0x32ec2aa0_0 .net "MemWriteGatedE", 0 0, L_0x32edf640;  1 drivers
v0x32ec2b60_0 .net "MemWriteM", 0 0, L_0x32edfa90;  alias, 1 drivers
v0x32ec2c00_0 .net "MemtoRegD", 0 0, L_0x32edd180;  1 drivers
v0x32ec2ca0_0 .net "MemtoRegE", 0 0, L_0x32ede0e0;  alias, 1 drivers
v0x32ec2d60_0 .net "MemtoRegM", 0 0, L_0x32edfb30;  1 drivers
v0x32ec2e20_0 .net "MemtoRegW", 0 0, L_0x32ee00d0;  alias, 1 drivers
v0x32ec2ee0_0 .net "PCSrcD", 0 0, L_0x32edd950;  1 drivers
v0x32ec2fa0_0 .net "PCSrcE", 0 0, L_0x32eddfb0;  1 drivers
v0x32ec3060_0 .net "PCSrcGatedE", 0 0, L_0x32edf740;  1 drivers
v0x32ec3120_0 .net "PCSrcM", 0 0, L_0x32edfd90;  1 drivers
v0x32ec31e0_0 .net "PCSrcW", 0 0, L_0x32ee0390;  alias, 1 drivers
v0x32ec32a0_0 .net "PCWrPendingF", 0 0, L_0x32ee05f0;  alias, 1 drivers
v0x32ec3360_0 .net "RegSrcD", 1 0, L_0x32edcf10;  alias, 1 drivers
v0x32ec3650_0 .net "RegWriteD", 0 0, L_0x32edd2b0;  1 drivers
v0x32ec3710_0 .net "RegWriteE", 0 0, L_0x32eddf10;  1 drivers
v0x32ec37d0_0 .net "RegWriteGatedE", 0 0, L_0x32edf5d0;  1 drivers
v0x32ec3890_0 .net "RegWriteM", 0 0, L_0x32edfcf0;  alias, 1 drivers
v0x32ec3950_0 .net "RegWriteW", 0 0, L_0x32ee02f0;  alias, 1 drivers
v0x32ec3a10_0 .net *"_ivl_10", 9 0, v0x32ec3fd0_0;  1 drivers
v0x32ec3af0_0 .net *"_ivl_12", 3 0, L_0x32edd740;  1 drivers
L_0x7f724b686018 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v0x32ec3bd0_0 .net/2u *"_ivl_13", 3 0, L_0x7f724b686018;  1 drivers
v0x32ec3cb0_0 .net *"_ivl_15", 0 0, L_0x32edd7e0;  1 drivers
v0x32ec3d70_0 .net *"_ivl_17", 0 0, L_0x32edd8e0;  1 drivers
v0x32ec3e50_0 .net *"_ivl_60", 0 0, L_0x32ee0530;  1 drivers
v0x32ec3f30_0 .net "clk", 0 0, v0x32edcdd0_0;  alias, 1 drivers
v0x32ec3fd0_0 .var "controlsD", 9 0;
v0x32ec40b0_0 .net "reset", 0 0, v0x32edce70_0;  alias, 1 drivers
v0x32ec4150_0 .var "var_control", 0 0;
E_0x32e163f0 .event anyedge, v0x32ec4150_0, v0x32ec1d50_0, v0x32ec2840_0, v0x32ec1aa0_0;
E_0x32dda3c0 .event anyedge, v0x32ec4150_0, v0x32ec2840_0;
L_0x32edcf10 .part v0x32ec3fd0_0, 8, 2;
L_0x32edcfb0 .part v0x32ec3fd0_0, 6, 2;
L_0x32edd0e0 .part v0x32ec3fd0_0, 5, 1;
L_0x32edd180 .part v0x32ec3fd0_0, 4, 1;
L_0x32edd2b0 .part v0x32ec3fd0_0, 3, 1;
L_0x32edd350 .part v0x32ec3fd0_0, 2, 1;
L_0x32edd430 .part v0x32ec3fd0_0, 1, 1;
L_0x32edd4d0 .part v0x32ec3fd0_0, 0, 1;
L_0x32edd740 .part L_0x32ee06b0, 0, 4;
L_0x32edd7e0 .cmp/eq 4, L_0x32edd740, L_0x7f724b686018;
LS_0x32edda10_0_0 .concat [ 1 1 1 1], L_0x32edd180, L_0x32edd950, L_0x32edd2b0, L_0x32edd350;
LS_0x32edda10_0_4 .concat [ 1 2 0 0], L_0x32edd430, v0x32ec2360_0;
L_0x32edda10 .concat [ 4 3 0 0], LS_0x32edda10_0_0, LS_0x32edda10_0_4;
L_0x32eddba0 .part v0x32ec0360_0, 5, 2;
L_0x32eddd00 .part v0x32ec0360_0, 4, 1;
L_0x32edddf0 .part v0x32ec0360_0, 3, 1;
L_0x32eddf10 .part v0x32ec0360_0, 2, 1;
L_0x32eddfb0 .part v0x32ec0360_0, 1, 1;
L_0x32ede0e0 .part v0x32ec0360_0, 0, 1;
L_0x32ede180 .concat [ 4 1 0 0], v0x32ec1aa0_0, L_0x32edd0e0;
L_0x32ede2c0 .part v0x32ec0af0_0, 4, 1;
L_0x32ede360 .part v0x32ec0af0_0, 0, 4;
L_0x32ede220 .part L_0x32ee06b0, 16, 4;
L_0x32edf800 .concat [ 1 1 1 1], L_0x32edf740, L_0x32edf5d0, L_0x32ede0e0, L_0x32edf640;
L_0x32edfa90 .part v0x32ec1190_0, 3, 1;
L_0x32edfb30 .part v0x32ec1190_0, 2, 1;
L_0x32edfcf0 .part v0x32ec1190_0, 1, 1;
L_0x32edfd90 .part v0x32ec1190_0, 0, 1;
L_0x32edffa0 .concat [ 1 1 1 0], L_0x32edfd90, L_0x32edfcf0, L_0x32edfb30;
L_0x32ee00d0 .part v0x32ec1860_0, 2, 1;
L_0x32ee02f0 .part v0x32ec1860_0, 1, 1;
L_0x32ee0390 .part v0x32ec1860_0, 0, 1;
S_0x32ebd850 .scope module, "Cond" "conditional" 7 112, 8 1 0, S_0x32ebd3e0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "Cond";
    .port_info 1 /INPUT 4 "Flags";
    .port_info 2 /INPUT 4 "ALUFlags";
    .port_info 3 /INPUT 2 "FlagsWrite";
    .port_info 4 /OUTPUT 1 "CondEx";
    .port_info 5 /OUTPUT 4 "FlagsNext";
L_0x32eddc90 .functor BUFZ 4, v0x32ebfab0_0, C4<0000>, C4<0000>, C4<0000>;
L_0x32ede8a0 .functor XNOR 1, L_0x32ede540, L_0x32ede770, C4<0>, C4<0>;
L_0x32edea00 .functor AND 1, L_0x32ede960, v0x32ebdd30_0, C4<1>, C4<1>;
L_0x32edf0d0 .functor AND 1, L_0x32edefa0, v0x32ebdd30_0, C4<1>, C4<1>;
v0x32ebdb50_0 .net "ALUFlags", 3 0, L_0x32ef4500;  alias, 1 drivers
v0x32ebdc50_0 .net "Cond", 3 0, v0x32ebf3d0_0;  alias, 1 drivers
v0x32ebdd30_0 .var "CondEx", 0 0;
v0x32ebddd0_0 .net "Flags", 3 0, v0x32ebfab0_0;  alias, 1 drivers
v0x32ebdeb0_0 .net "FlagsNext", 3 0, L_0x32edeeb0;  alias, 1 drivers
v0x32ebdfe0_0 .net "FlagsWrite", 1 0, L_0x32eddba0;  alias, 1 drivers
v0x32ebe0c0_0 .net *"_ivl_12", 0 0, L_0x32ede960;  1 drivers
v0x32ebe1a0_0 .net *"_ivl_13", 0 0, L_0x32edea00;  1 drivers
v0x32ebe280_0 .net *"_ivl_16", 1 0, L_0x32edeb10;  1 drivers
v0x32ebe3f0_0 .net *"_ivl_18", 1 0, L_0x32edebf0;  1 drivers
v0x32ebe4d0_0 .net *"_ivl_19", 1 0, L_0x32eded20;  1 drivers
v0x32ebe5b0_0 .net *"_ivl_25", 0 0, L_0x32edefa0;  1 drivers
v0x32ebe690_0 .net *"_ivl_26", 0 0, L_0x32edf0d0;  1 drivers
v0x32ebe770_0 .net *"_ivl_29", 1 0, L_0x32edf140;  1 drivers
v0x32ebe850_0 .net *"_ivl_31", 1 0, L_0x32edf1e0;  1 drivers
v0x32ebe930_0 .net *"_ivl_32", 1 0, L_0x32edf2f0;  1 drivers
v0x32ebea10_0 .net *"_ivl_6", 3 0, L_0x32eddc90;  1 drivers
v0x32ebeaf0_0 .net "carry", 0 0, L_0x32ede6d0;  1 drivers
v0x32ebebb0_0 .net "ge", 0 0, L_0x32ede8a0;  1 drivers
v0x32ebec70_0 .net "neg", 0 0, L_0x32ede540;  1 drivers
v0x32ebed30_0 .net "overflow", 0 0, L_0x32ede770;  1 drivers
v0x32ebedf0_0 .net "zero", 0 0, L_0x32ede5e0;  1 drivers
E_0x32eb1da0/0 .event anyedge, v0x32ebdc50_0, v0x32ebedf0_0, v0x32ebeaf0_0, v0x32ebec70_0;
E_0x32eb1da0/1 .event anyedge, v0x32ebed30_0, v0x32ebebb0_0;
E_0x32eb1da0 .event/or E_0x32eb1da0/0, E_0x32eb1da0/1;
L_0x32ede540 .part L_0x32eddc90, 3, 1;
L_0x32ede5e0 .part L_0x32eddc90, 2, 1;
L_0x32ede6d0 .part L_0x32eddc90, 1, 1;
L_0x32ede770 .part L_0x32eddc90, 0, 1;
L_0x32ede960 .part L_0x32eddba0, 1, 1;
L_0x32edeb10 .part L_0x32ef4500, 2, 2;
L_0x32edebf0 .part v0x32ebfab0_0, 2, 2;
L_0x32eded20 .functor MUXZ 2, L_0x32edebf0, L_0x32edeb10, L_0x32edea00, C4<>;
L_0x32edeeb0 .concat8 [ 2 2 0 0], L_0x32edf2f0, L_0x32eded20;
L_0x32edefa0 .part L_0x32eddba0, 0, 1;
L_0x32edf140 .part L_0x32ef4500, 0, 2;
L_0x32edf1e0 .part v0x32ebfab0_0, 0, 2;
L_0x32edf2f0 .functor MUXZ 2, L_0x32edf1e0, L_0x32edf140, L_0x32edf0d0, C4<>;
S_0x32ebefb0 .scope module, "condregE" "registro_flanco_positivo" 7 98, 9 66 0, S_0x32ebd3e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 4 "d";
    .port_info 3 /OUTPUT 4 "q";
P_0x32ebf160 .param/l "WIDTH" 0 9 72, +C4<00000000000000000000000000000100>;
v0x32ebf220_0 .net "clk", 0 0, v0x32edcdd0_0;  alias, 1 drivers
v0x32ebf310_0 .net "d", 3 0, L_0x32ede220;  1 drivers
v0x32ebf3d0_0 .var "q", 3 0;
v0x32ebf4d0_0 .net "reset", 0 0, v0x32edce70_0;  alias, 1 drivers
E_0x32eb1de0 .event posedge, v0x32ebf4d0_0, v0x32db5d30_0;
S_0x32ebf620 .scope module, "flagsreg" "registro_flanco_positivo" 7 106, 9 66 0, S_0x32ebd3e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 4 "d";
    .port_info 3 /OUTPUT 4 "q";
P_0x32ebf800 .param/l "WIDTH" 0 9 72, +C4<00000000000000000000000000000100>;
v0x32ebf900_0 .net "clk", 0 0, v0x32edcdd0_0;  alias, 1 drivers
v0x32ebf9f0_0 .net "d", 3 0, L_0x32edeeb0;  alias, 1 drivers
v0x32ebfab0_0 .var "q", 3 0;
v0x32ebfbb0_0 .net "reset", 0 0, v0x32edce70_0;  alias, 1 drivers
S_0x32ebfcd0 .scope module, "flushedregsE" "registro_flanco_positivo_habilitacion_limpieza" 7 80, 9 25 0, S_0x32ebd3e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /INPUT 7 "d";
    .port_info 5 /OUTPUT 7 "q";
P_0x32ebfeb0 .param/l "WIDTH" 0 9 33, +C4<00000000000000000000000000000111>;
v0x32ec0030_0 .net "clear", 0 0, L_0x32ef5230;  alias, 1 drivers
v0x32ec0110_0 .net "clk", 0 0, v0x32edcdd0_0;  alias, 1 drivers
v0x32ec01d0_0 .net "d", 6 0, L_0x32edda10;  1 drivers
L_0x7f724b686060 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x32ec02a0_0 .net "en", 0 0, L_0x7f724b686060;  1 drivers
v0x32ec0360_0 .var "q", 6 0;
v0x32ec0490_0 .net "reset", 0 0, v0x32edce70_0;  alias, 1 drivers
S_0x32ec0680 .scope module, "regsE" "registro_flanco_positivo" 7 90, 9 66 0, S_0x32ebd3e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 5 "d";
    .port_info 3 /OUTPUT 5 "q";
P_0x32ec08b0 .param/l "WIDTH" 0 9 72, +C4<000000000000000000000000000000101>;
v0x32ec0950_0 .net "clk", 0 0, v0x32edcdd0_0;  alias, 1 drivers
v0x32ec0a10_0 .net "d", 4 0, L_0x32ede180;  1 drivers
v0x32ec0af0_0 .var "q", 4 0;
v0x32ec0bb0_0 .net "reset", 0 0, v0x32edce70_0;  alias, 1 drivers
S_0x32ec0d00 .scope module, "regs_M" "registro_flanco_positivo" 7 130, 9 66 0, S_0x32ebd3e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 4 "d";
    .port_info 3 /OUTPUT 4 "q";
P_0x32ec0e90 .param/l "WIDTH" 0 9 72, +C4<00000000000000000000000000000100>;
v0x32ec0ff0_0 .net "clk", 0 0, v0x32edcdd0_0;  alias, 1 drivers
v0x32ec10b0_0 .net "d", 3 0, L_0x32edf800;  1 drivers
v0x32ec1190_0 .var "q", 3 0;
v0x32ec1280_0 .net "reset", 0 0, v0x32edce70_0;  alias, 1 drivers
S_0x32ec13d0 .scope module, "regs_W" "registro_flanco_positivo" 7 138, 9 66 0, S_0x32ebd3e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 3 "d";
    .port_info 3 /OUTPUT 3 "q";
P_0x32ec1560 .param/l "WIDTH" 0 9 72, +C4<00000000000000000000000000000011>;
v0x32ec16c0_0 .net "clk", 0 0, v0x32edcdd0_0;  alias, 1 drivers
v0x32ec1780_0 .net "d", 2 0, L_0x32edffa0;  1 drivers
v0x32ec1860_0 .var "q", 2 0;
v0x32ec1950_0 .net "reset", 0 0, v0x32edce70_0;  alias, 1 drivers
S_0x32ec4430 .scope module, "Data_path" "datapath" 6 60, 10 1 0, S_0x32ebd040;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 2 "RegSrcD";
    .port_info 3 /INPUT 2 "ImmSrcD";
    .port_info 4 /INPUT 1 "ALUSrcE";
    .port_info 5 /INPUT 1 "BranchTakenE";
    .port_info 6 /INPUT 4 "ALUControlE";
    .port_info 7 /INPUT 1 "MemtoRegW";
    .port_info 8 /INPUT 1 "PCSrcW";
    .port_info 9 /INPUT 1 "RegWriteW";
    .port_info 10 /OUTPUT 32 "PCF";
    .port_info 11 /INPUT 32 "InstrF";
    .port_info 12 /OUTPUT 32 "InstrD";
    .port_info 13 /OUTPUT 32 "ALUOutM";
    .port_info 14 /OUTPUT 32 "WriteDataM";
    .port_info 15 /INPUT 32 "ReadDataM";
    .port_info 16 /OUTPUT 4 "ALUFlagsE";
    .port_info 17 /OUTPUT 1 "Match_1E_M";
    .port_info 18 /OUTPUT 1 "Match_1E_W";
    .port_info 19 /OUTPUT 1 "Match_2E_M";
    .port_info 20 /OUTPUT 1 "Match_2E_W";
    .port_info 21 /OUTPUT 1 "Match_12D_E";
    .port_info 22 /INPUT 2 "ForwardAE";
    .port_info 23 /INPUT 2 "ForwardBE";
    .port_info 24 /INPUT 1 "StallF";
    .port_info 25 /INPUT 1 "StallD";
    .port_info 26 /INPUT 1 "FlushD";
P_0x32ec4630 .param/l "ALUCONTROL_WIDTH" 0 10 33, +C4<00000000000000000000000000000100>;
L_0x32ee1070 .functor NOT 1, L_0x32ef50a0, C4<0>, C4<0>, C4<0>;
L_0x32ee1180 .functor BUFZ 32, L_0x32ee10e0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x32ef1290 .functor NOT 1, L_0x32ef5030, C4<0>, C4<0>, C4<0>;
L_0x32ef4f50 .functor OR 1, L_0x32ef4bf0, L_0x32ef4da0, C4<0>, C4<0>;
v0x32ed5da0_0 .net "ALUControlE", 3 0, L_0x32ede360;  alias, 1 drivers
v0x32ed5ed0_0 .net "ALUFlagsE", 3 0, L_0x32ef4500;  alias, 1 drivers
v0x32ed5f90_0 .net "ALUOutM", 31 0, v0x32ec8ee0_0;  alias, 1 drivers
v0x32ed6030_0 .net "ALUOutW", 31 0, v0x32ec8860_0;  1 drivers
v0x32ed6140_0 .net "ALUResultE", 31 0, v0x32ec4c30_0;  1 drivers
v0x32ed6250_0 .net "ALUSrcE", 0 0, L_0x32ede2c0;  alias, 1 drivers
v0x32ed6340_0 .net "BranchTakenE", 0 0, L_0x32edf480;  alias, 1 drivers
v0x32ed6430_0 .net "ExtImmD", 31 0, v0x32ecb170_0;  1 drivers
v0x32ed6540_0 .net "ExtImmE", 31 0, v0x32ecb8e0_0;  1 drivers
v0x32ed6600_0 .net "FlushD", 0 0, L_0x32ef5430;  alias, 1 drivers
v0x32ed66a0_0 .net "ForwardAE", 1 0, v0x32ed97d0_0;  alias, 1 drivers
v0x32ed6740_0 .net "ForwardBE", 1 0, v0x32ed98c0_0;  alias, 1 drivers
v0x32ed67e0_0 .net "ImmSrcD", 1 0, L_0x32edcfb0;  alias, 1 drivers
v0x32ed68d0_0 .net "InstrD", 31 0, v0x32ecc1a0_0;  alias, 1 drivers
v0x32ed6990_0 .net "InstrF", 31 0, L_0x32ef5860;  alias, 1 drivers
v0x32ed6a80_0 .net "Match_12D_E", 0 0, L_0x32ef4f50;  alias, 1 drivers
v0x32ed6b40_0 .net "Match_1D_E", 0 0, L_0x32ef4bf0;  1 drivers
v0x32ed6be0_0 .net "Match_1E_M", 0 0, L_0x32ef4730;  alias, 1 drivers
v0x32ed6c80_0 .net "Match_1E_W", 0 0, L_0x32ef47d0;  alias, 1 drivers
v0x32ed6d20_0 .net "Match_2D_E", 0 0, L_0x32ef4da0;  1 drivers
v0x32ed6dc0_0 .net "Match_2E_M", 0 0, L_0x32ef4900;  alias, 1 drivers
v0x32ed6e60_0 .net "Match_2E_W", 0 0, L_0x32ef4ac0;  alias, 1 drivers
v0x32ed6f30_0 .net "MemtoRegW", 0 0, L_0x32ee00d0;  alias, 1 drivers
v0x32ed7020_0 .net "PCF", 31 0, v0x32ecfc90_0;  alias, 1 drivers
v0x32ed70c0_0 .net "PCPlus4F", 31 0, L_0x32ee10e0;  1 drivers
v0x32ed71b0_0 .net "PCPlus8D", 31 0, L_0x32ee1180;  1 drivers
v0x32ed7250_0 .net "PCSrcW", 0 0, L_0x32ee0390;  alias, 1 drivers
v0x32ed7340_0 .net "PCnext1F", 31 0, L_0x32ee0e10;  1 drivers
v0x32ed7430_0 .net "PCnextF", 31 0, L_0x32ee0eb0;  1 drivers
v0x32ed7520_0 .net "RA1D", 3 0, L_0x32ee0750;  1 drivers
v0x32ed75c0_0 .net "RA1E", 3 0, v0x32ed0ae0_0;  1 drivers
v0x32ed7660_0 .net "RA2D", 3 0, L_0x32ee0af0;  1 drivers
v0x32ed77b0_0 .net "RA2E", 3 0, v0x32ed1920_0;  1 drivers
v0x32ed7a80_0 .net "ReadDataM", 31 0, L_0x32ef5ab0;  alias, 1 drivers
v0x32ed7b40_0 .net "ReadDataW", 31 0, v0x32ed3000_0;  1 drivers
v0x32ed7c00_0 .net "RegSrcD", 1 0, L_0x32edcf10;  alias, 1 drivers
v0x32ed7cc0_0 .net "RegWriteW", 0 0, L_0x32ee02f0;  alias, 1 drivers
v0x32ed7db0_0 .net "ResultW", 31 0, L_0x32ef4690;  1 drivers
v0x32ed7e50_0 .net "SrcAE", 31 0, L_0x32ef2090;  1 drivers
v0x32ed7f60_0 .net "SrcBE", 31 0, L_0x32ef2650;  1 drivers
v0x32ed8070_0 .net "StallD", 0 0, L_0x32ef5030;  alias, 1 drivers
v0x32ed8130_0 .net "StallF", 0 0, L_0x32ef50a0;  alias, 1 drivers
v0x32ed81f0_0 .net "WA3E", 3 0, v0x32ed46d0_0;  1 drivers
v0x32ed8340_0 .net "WA3M", 3 0, v0x32ed4db0_0;  1 drivers
v0x32ed8490_0 .net "WA3W", 3 0, v0x32ed5490_0;  1 drivers
v0x32ed85e0_0 .net "WriteDataE", 31 0, L_0x32ef2530;  1 drivers
v0x32ed86a0_0 .net "WriteDataM", 31 0, v0x32ed5ba0_0;  alias, 1 drivers
v0x32ed8760_0 .net "clk", 0 0, v0x32edcdd0_0;  alias, 1 drivers
v0x32ed8800_0 .net "rd1D", 31 0, L_0x32ef1580;  1 drivers
v0x32ed88c0_0 .net "rd1E", 31 0, v0x32ed2240_0;  1 drivers
v0x32ed8980_0 .net "rd2D", 31 0, L_0x32ef1a00;  1 drivers
v0x32ed8a90_0 .net "rd2E", 31 0, v0x32ed2920_0;  1 drivers
v0x32ed8ba0_0 .net "reset", 0 0, v0x32edce70_0;  alias, 1 drivers
L_0x32ee07f0 .part v0x32ecc1a0_0, 16, 4;
L_0x32ee0970 .part L_0x32edcf10, 0, 1;
L_0x32ee0b90 .part v0x32ecc1a0_0, 0, 4;
L_0x32ee0c30 .part v0x32ecc1a0_0, 12, 4;
L_0x32ee0d20 .part L_0x32edcf10, 1, 1;
L_0x32ef1c20 .part v0x32ecc1a0_0, 0, 24;
L_0x32ef1d00 .part v0x32ecc1a0_0, 12, 4;
S_0x32ec4700 .scope module, "ALU" "alu" 10 252, 11 1 0, S_0x32ec4430;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 4 "ALUControl";
    .port_info 3 /OUTPUT 32 "Result";
    .port_info 4 /OUTPUT 4 "Flags";
P_0x32ec48e0 .param/l "ALUCONTROL_WIDTH" 0 11 9, +C4<00000000000000000000000000000100>;
L_0x32ef2790 .functor NOT 32, L_0x32ef2650, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7f724b686378 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x32ef2d00 .functor XNOR 1, L_0x32ef33b0, L_0x7f724b686378, C4<0>, C4<0>;
L_0x32ef3600 .functor AND 1, L_0x32ef2d00, L_0x32ef34a0, C4<1>, C4<1>;
L_0x7f724b6863c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x32ef38c0 .functor XNOR 1, L_0x32ef3710, L_0x7f724b6863c0, C4<0>, C4<0>;
L_0x32ef3590 .functor XOR 1, L_0x32ef3a00, L_0x32ef3b20, C4<0>, C4<0>;
L_0x32ef3d90 .functor XOR 1, L_0x32ef3590, L_0x32ef3c60, C4<0>, C4<0>;
L_0x32ef3ee0 .functor NOT 1, L_0x32ef3d90, C4<0>, C4<0>, C4<0>;
L_0x32ef3fa0 .functor AND 1, L_0x32ef38c0, L_0x32ef3ee0, C4<1>, C4<1>;
L_0x32ef42e0 .functor XOR 1, L_0x32ef4100, L_0x32ef41a0, C4<0>, C4<0>;
L_0x32ef43f0 .functor AND 1, L_0x32ef3fa0, L_0x32ef42e0, C4<1>, C4<1>;
v0x32ec4a30_0 .net "ALUControl", 3 0, L_0x32ede360;  alias, 1 drivers
v0x32ec4b40_0 .net "Flags", 3 0, L_0x32ef4500;  alias, 1 drivers
v0x32ec4c30_0 .var "Result", 31 0;
v0x32ec4cf0_0 .net *"_ivl_1", 0 0, L_0x32ef26f0;  1 drivers
v0x32ec4dd0_0 .net *"_ivl_10", 32 0, L_0x32ef2b40;  1 drivers
L_0x7f724b6862a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x32ec4f00_0 .net *"_ivl_13", 0 0, L_0x7f724b6862a0;  1 drivers
v0x32ec4fe0_0 .net *"_ivl_14", 32 0, L_0x32ef2c60;  1 drivers
v0x32ec50c0_0 .net *"_ivl_17", 0 0, L_0x32ef2e10;  1 drivers
v0x32ec51a0_0 .net *"_ivl_18", 32 0, L_0x32ef2ef0;  1 drivers
v0x32ec5280_0 .net *"_ivl_2", 31 0, L_0x32ef2790;  1 drivers
L_0x7f724b6862e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x32ec5360_0 .net *"_ivl_21", 31 0, L_0x7f724b6862e8;  1 drivers
L_0x7f724b686330 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x32ec5440_0 .net/2u *"_ivl_26", 31 0, L_0x7f724b686330;  1 drivers
v0x32ec5520_0 .net *"_ivl_31", 0 0, L_0x32ef33b0;  1 drivers
v0x32ec5600_0 .net/2u *"_ivl_32", 0 0, L_0x7f724b686378;  1 drivers
v0x32ec56e0_0 .net *"_ivl_34", 0 0, L_0x32ef2d00;  1 drivers
v0x32ec57a0_0 .net *"_ivl_37", 0 0, L_0x32ef34a0;  1 drivers
v0x32ec5880_0 .net *"_ivl_41", 0 0, L_0x32ef3710;  1 drivers
v0x32ec5960_0 .net/2u *"_ivl_42", 0 0, L_0x7f724b6863c0;  1 drivers
v0x32ec5a40_0 .net *"_ivl_44", 0 0, L_0x32ef38c0;  1 drivers
v0x32ec5b00_0 .net *"_ivl_47", 0 0, L_0x32ef3a00;  1 drivers
v0x32ec5be0_0 .net *"_ivl_49", 0 0, L_0x32ef3b20;  1 drivers
v0x32ec5cc0_0 .net *"_ivl_50", 0 0, L_0x32ef3590;  1 drivers
v0x32ec5da0_0 .net *"_ivl_53", 0 0, L_0x32ef3c60;  1 drivers
v0x32ec5e80_0 .net *"_ivl_54", 0 0, L_0x32ef3d90;  1 drivers
v0x32ec5f60_0 .net *"_ivl_56", 0 0, L_0x32ef3ee0;  1 drivers
v0x32ec6040_0 .net *"_ivl_58", 0 0, L_0x32ef3fa0;  1 drivers
v0x32ec6120_0 .net *"_ivl_6", 32 0, L_0x32ef2980;  1 drivers
v0x32ec6200_0 .net *"_ivl_61", 0 0, L_0x32ef4100;  1 drivers
v0x32ec62e0_0 .net *"_ivl_63", 0 0, L_0x32ef41a0;  1 drivers
v0x32ec63c0_0 .net *"_ivl_64", 0 0, L_0x32ef42e0;  1 drivers
L_0x7f724b686258 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x32ec64a0_0 .net *"_ivl_9", 0 0, L_0x7f724b686258;  1 drivers
v0x32ec6580_0 .net "a", 31 0, L_0x32ef2090;  alias, 1 drivers
v0x32ec6660_0 .net "b", 31 0, L_0x32ef2650;  alias, 1 drivers
v0x32ec6950_0 .net "carry", 0 0, L_0x32ef3600;  1 drivers
v0x32ec6a10_0 .net "condinvb", 31 0, L_0x32ef2890;  1 drivers
v0x32ec6af0_0 .net "neg", 0 0, L_0x32ef31c0;  1 drivers
v0x32ec6bb0_0 .net "overflow", 0 0, L_0x32ef43f0;  1 drivers
v0x32ec6c70_0 .net "sum", 32 0, L_0x32ef3030;  1 drivers
v0x32ec6d50_0 .net "zero", 0 0, L_0x32ef3260;  1 drivers
E_0x32ebff50 .event anyedge, v0x32ec1ba0_0, v0x32ec6c70_0, v0x32ec6580_0, v0x32ec6660_0;
L_0x32ef26f0 .part L_0x32ede360, 0, 1;
L_0x32ef2890 .functor MUXZ 32, L_0x32ef2650, L_0x32ef2790, L_0x32ef26f0, C4<>;
L_0x32ef2980 .concat [ 32 1 0 0], L_0x32ef2090, L_0x7f724b686258;
L_0x32ef2b40 .concat [ 32 1 0 0], L_0x32ef2890, L_0x7f724b6862a0;
L_0x32ef2c60 .arith/sum 33, L_0x32ef2980, L_0x32ef2b40;
L_0x32ef2e10 .part L_0x32ede360, 0, 1;
L_0x32ef2ef0 .concat [ 1 32 0 0], L_0x32ef2e10, L_0x7f724b6862e8;
L_0x32ef3030 .arith/sum 33, L_0x32ef2c60, L_0x32ef2ef0;
L_0x32ef31c0 .part v0x32ec4c30_0, 31, 1;
L_0x32ef3260 .cmp/eq 32, v0x32ec4c30_0, L_0x7f724b686330;
L_0x32ef33b0 .part L_0x32ede360, 1, 1;
L_0x32ef34a0 .part L_0x32ef3030, 32, 1;
L_0x32ef3710 .part L_0x32ede360, 1, 1;
L_0x32ef3a00 .part L_0x32ef2090, 31, 1;
L_0x32ef3b20 .part L_0x32ef2650, 31, 1;
L_0x32ef3c60 .part L_0x32ede360, 0, 1;
L_0x32ef4100 .part L_0x32ef2090, 31, 1;
L_0x32ef41a0 .part L_0x32ef3030, 31, 1;
L_0x32ef4500 .concat [ 1 1 1 1], L_0x32ef43f0, L_0x32ef3600, L_0x32ef3260, L_0x32ef31c0;
S_0x32ec6eb0 .scope module, "Registros" "regfile" 10 142, 12 3 0, S_0x32ec4430;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we3";
    .port_info 2 /INPUT 4 "ra1";
    .port_info 3 /INPUT 4 "ra2";
    .port_info 4 /INPUT 4 "wa3";
    .port_info 5 /INPUT 32 "wd3";
    .port_info 6 /INPUT 32 "r15";
    .port_info 7 /OUTPUT 32 "rd1";
    .port_info 8 /OUTPUT 32 "rd2";
v0x32ec7110 .array "Registros", 0 14, 31 0;
L_0x7f724b686138 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v0x32ec71f0_0 .net/2u *"_ivl_0", 3 0, L_0x7f724b686138;  1 drivers
L_0x7f724b6861c8 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v0x32ec72d0_0 .net/2u *"_ivl_12", 3 0, L_0x7f724b6861c8;  1 drivers
v0x32ec7390_0 .net *"_ivl_14", 0 0, L_0x32ef16f0;  1 drivers
v0x32ec7450_0 .net *"_ivl_16", 31 0, L_0x32ef17e0;  1 drivers
v0x32ec7580_0 .net *"_ivl_18", 5 0, L_0x32ef18c0;  1 drivers
v0x32ec7660_0 .net *"_ivl_2", 0 0, L_0x32ef1300;  1 drivers
L_0x7f724b686210 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x32ec7720_0 .net *"_ivl_21", 1 0, L_0x7f724b686210;  1 drivers
v0x32ec7800_0 .net *"_ivl_4", 31 0, L_0x32ef13a0;  1 drivers
v0x32ec78e0_0 .net *"_ivl_6", 5 0, L_0x32ef1440;  1 drivers
L_0x7f724b686180 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x32ec79c0_0 .net *"_ivl_9", 1 0, L_0x7f724b686180;  1 drivers
v0x32ec7aa0_0 .net "clk", 0 0, v0x32edcdd0_0;  alias, 1 drivers
v0x32ec7b40_0 .net "r15", 31 0, L_0x32ee1180;  alias, 1 drivers
v0x32ec7c20_0 .net "ra1", 3 0, L_0x32ee0750;  alias, 1 drivers
v0x32ec7d00_0 .net "ra2", 3 0, L_0x32ee0af0;  alias, 1 drivers
v0x32ec7de0_0 .net "rd1", 31 0, L_0x32ef1580;  alias, 1 drivers
v0x32ec7ec0_0 .net "rd2", 31 0, L_0x32ef1a00;  alias, 1 drivers
v0x32ec80b0_0 .net "wa3", 3 0, v0x32ed5490_0;  alias, 1 drivers
v0x32ec8190_0 .net "wd3", 31 0, L_0x32ef4690;  alias, 1 drivers
v0x32ec8270_0 .net "we3", 0 0, L_0x32ee02f0;  alias, 1 drivers
E_0x32ec70b0 .event negedge, v0x32db5d30_0;
L_0x32ef1300 .cmp/eq 4, L_0x32ee0750, L_0x7f724b686138;
L_0x32ef13a0 .array/port v0x32ec7110, L_0x32ef1440;
L_0x32ef1440 .concat [ 4 2 0 0], L_0x32ee0750, L_0x7f724b686180;
L_0x32ef1580 .functor MUXZ 32, L_0x32ef13a0, L_0x32ee1180, L_0x32ef1300, C4<>;
L_0x32ef16f0 .cmp/eq 4, L_0x32ee0af0, L_0x7f724b6861c8;
L_0x32ef17e0 .array/port v0x32ec7110, L_0x32ef18c0;
L_0x32ef18c0 .concat [ 4 2 0 0], L_0x32ee0af0, L_0x7f724b686210;
L_0x32ef1a00 .functor MUXZ 32, L_0x32ef17e0, L_0x32ee1180, L_0x32ef16f0, C4<>;
S_0x32ec8410 .scope module, "alu_out_reg" "registro_flanco_positivo" 10 293, 9 66 0, S_0x32ec4430;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "d";
    .port_info 3 /OUTPUT 32 "q";
P_0x32ec85d0 .param/l "WIDTH" 0 9 72, +C4<00000000000000000000000000100000>;
v0x32ec86d0_0 .net "clk", 0 0, v0x32edcdd0_0;  alias, 1 drivers
v0x32ec8770_0 .net "d", 31 0, v0x32ec8ee0_0;  alias, 1 drivers
v0x32ec8860_0 .var "q", 31 0;
v0x32ec8930_0 .net "reset", 0 0, v0x32edce70_0;  alias, 1 drivers
S_0x32ec8a80 .scope module, "alu_res_reg" "registro_flanco_positivo" 10 263, 9 66 0, S_0x32ec4430;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "d";
    .port_info 3 /OUTPUT 32 "q";
P_0x32ec8c60 .param/l "WIDTH" 0 9 72, +C4<00000000000000000000000000100000>;
v0x32ec8d30_0 .net "clk", 0 0, v0x32edcdd0_0;  alias, 1 drivers
v0x32ec8df0_0 .net "d", 31 0, v0x32ec4c30_0;  alias, 1 drivers
v0x32ec8ee0_0 .var "q", 31 0;
v0x32ec9000_0 .net "reset", 0 0, v0x32edce70_0;  alias, 1 drivers
S_0x32ec9210 .scope module, "branch_mux" "mux2" 10 102, 9 82 0, S_0x32ec4430;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "y";
P_0x32ec9440 .param/l "WIDTH" 0 9 88, +C4<00000000000000000000000000100000>;
v0x32ec9550_0 .net "d0", 31 0, L_0x32ee0e10;  alias, 1 drivers
v0x32ec9650_0 .net "d1", 31 0, v0x32ec4c30_0;  alias, 1 drivers
v0x32ec9760_0 .net "s", 0 0, L_0x32edf480;  alias, 1 drivers
v0x32ec9830_0 .net "y", 31 0, L_0x32ee0eb0;  alias, 1 drivers
L_0x32ee0eb0 .functor MUXZ 32, L_0x32ee0e10, v0x32ec4c30_0, L_0x32edf480, C4<>;
S_0x32ec9980 .scope module, "by_pass1_mux" "mux3" 10 224, 9 96 0, S_0x32ec4430;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 32 "d2";
    .port_info 3 /INPUT 2 "s";
    .port_info 4 /OUTPUT 32 "y";
P_0x32ec9b60 .param/l "WIDTH" 0 9 103, +C4<00000000000000000000000000100000>;
v0x32ec9c30_0 .net *"_ivl_1", 0 0, L_0x32ef1eb0;  1 drivers
v0x32ec9d30_0 .net *"_ivl_3", 0 0, L_0x32ef1f50;  1 drivers
v0x32ec9e10_0 .net *"_ivl_4", 31 0, L_0x32ef1ff0;  1 drivers
v0x32ec9f00_0 .net "d0", 31 0, v0x32ed2240_0;  alias, 1 drivers
v0x32ec9fe0_0 .net "d1", 31 0, L_0x32ef4690;  alias, 1 drivers
v0x32eca0f0_0 .net "d2", 31 0, v0x32ec8ee0_0;  alias, 1 drivers
v0x32eca190_0 .net "s", 1 0, v0x32ed97d0_0;  alias, 1 drivers
v0x32eca270_0 .net "y", 31 0, L_0x32ef2090;  alias, 1 drivers
L_0x32ef1eb0 .part v0x32ed97d0_0, 1, 1;
L_0x32ef1f50 .part v0x32ed97d0_0, 0, 1;
L_0x32ef1ff0 .functor MUXZ 32, v0x32ed2240_0, L_0x32ef4690, L_0x32ef1f50, C4<>;
L_0x32ef2090 .functor MUXZ 32, L_0x32ef1ff0, v0x32ec8ee0_0, L_0x32ef1eb0, C4<>;
S_0x32eca410 .scope module, "by_pass2_mux" "mux3" 10 233, 9 96 0, S_0x32ec4430;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 32 "d2";
    .port_info 3 /INPUT 2 "s";
    .port_info 4 /OUTPUT 32 "y";
P_0x32eca5f0 .param/l "WIDTH" 0 9 103, +C4<00000000000000000000000000100000>;
v0x32eca6c0_0 .net *"_ivl_1", 0 0, L_0x32ef21b0;  1 drivers
v0x32eca7c0_0 .net *"_ivl_3", 0 0, L_0x32ef22e0;  1 drivers
v0x32eca8a0_0 .net *"_ivl_4", 31 0, L_0x32ef2380;  1 drivers
v0x32eca990_0 .net "d0", 31 0, v0x32ed2920_0;  alias, 1 drivers
v0x32ecaa70_0 .net "d1", 31 0, L_0x32ef4690;  alias, 1 drivers
v0x32ecabd0_0 .net "d2", 31 0, v0x32ec8ee0_0;  alias, 1 drivers
v0x32ecac90_0 .net "s", 1 0, v0x32ed98c0_0;  alias, 1 drivers
v0x32ecad70_0 .net "y", 31 0, L_0x32ef2530;  alias, 1 drivers
L_0x32ef21b0 .part v0x32ed98c0_0, 1, 1;
L_0x32ef22e0 .part v0x32ed98c0_0, 0, 1;
L_0x32ef2380 .functor MUXZ 32, v0x32ed2920_0, L_0x32ef4690, L_0x32ef22e0, C4<>;
L_0x32ef2530 .functor MUXZ 32, L_0x32ef2380, v0x32ec8ee0_0, L_0x32ef21b0, C4<>;
S_0x32ecaef0 .scope module, "extender" "extend" 10 153, 13 1 0, S_0x32ec4430;
 .timescale 0 0;
    .port_info 0 /INPUT 24 "Instr";
    .port_info 1 /INPUT 2 "ImmSrc";
    .port_info 2 /OUTPUT 32 "ExtImm";
v0x32ecb170_0 .var "ExtImm", 31 0;
v0x32ecb270_0 .net "ImmSrc", 1 0, L_0x32edcfb0;  alias, 1 drivers
v0x32ecb330_0 .net "Instr", 23 0, L_0x32ef1c20;  1 drivers
E_0x32ecb0f0 .event anyedge, v0x32ec2780_0, v0x32ecb330_0;
S_0x32ecb450 .scope module, "imm_reg" "registro_flanco_positivo" 10 182, 9 66 0, S_0x32ec4430;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "d";
    .port_info 3 /OUTPUT 32 "q";
P_0x32ec93f0 .param/l "WIDTH" 0 9 72, +C4<00000000000000000000000000100000>;
v0x32ecb750_0 .net "clk", 0 0, v0x32edcdd0_0;  alias, 1 drivers
v0x32ecb7f0_0 .net "d", 31 0, v0x32ecb170_0;  alias, 1 drivers
v0x32ecb8e0_0 .var "q", 31 0;
v0x32ecb9b0_0 .net "reset", 0 0, v0x32edce70_0;  alias, 1 drivers
S_0x32ecbb00 .scope module, "instr_reg" "registro_flanco_positivo_habilitacion_limpieza" 10 134, 9 25 0, S_0x32ec4430;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /INPUT 32 "d";
    .port_info 5 /OUTPUT 32 "q";
P_0x32ecbce0 .param/l "WIDTH" 0 9 33, +C4<00000000000000000000000000100000>;
v0x32ecbe60_0 .net "clear", 0 0, L_0x32ef5430;  alias, 1 drivers
v0x32ecbf40_0 .net "clk", 0 0, v0x32edcdd0_0;  alias, 1 drivers
v0x32ecc000_0 .net "d", 31 0, L_0x32ef5860;  alias, 1 drivers
v0x32ecc100_0 .net "en", 0 0, L_0x32ef1290;  1 drivers
v0x32ecc1a0_0 .var "q", 31 0;
v0x32ecc2b0_0 .net "reset", 0 0, v0x32edce70_0;  alias, 1 drivers
S_0x32ecc450 .scope module, "m0" "comparador_igualdad" 10 334, 9 13 0, S_0x32ec4430;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /OUTPUT 1 "y";
P_0x32ecc630 .param/l "WIDTH" 0 9 18, +C4<00000000000000000000000000000100>;
v0x32ecc740_0 .net "a", 3 0, v0x32ed4db0_0;  alias, 1 drivers
v0x32ecc840_0 .net "b", 3 0, v0x32ed0ae0_0;  alias, 1 drivers
v0x32ecc920_0 .net "y", 0 0, L_0x32ef4730;  alias, 1 drivers
L_0x32ef4730 .cmp/eq 4, v0x32ed4db0_0, v0x32ed0ae0_0;
S_0x32ecca70 .scope module, "m1" "comparador_igualdad" 10 344, 9 13 0, S_0x32ec4430;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /OUTPUT 1 "y";
P_0x32eccc50 .param/l "WIDTH" 0 9 18, +C4<00000000000000000000000000000100>;
v0x32eccd70_0 .net "a", 3 0, v0x32ed5490_0;  alias, 1 drivers
v0x32ecce80_0 .net "b", 3 0, v0x32ed0ae0_0;  alias, 1 drivers
v0x32eccf50_0 .net "y", 0 0, L_0x32ef47d0;  alias, 1 drivers
L_0x32ef47d0 .cmp/eq 4, v0x32ed5490_0, v0x32ed0ae0_0;
S_0x32ecd080 .scope module, "m2" "comparador_igualdad" 10 354, 9 13 0, S_0x32ec4430;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /OUTPUT 1 "y";
P_0x32ecd260 .param/l "WIDTH" 0 9 18, +C4<00000000000000000000000000000100>;
v0x32ecd380_0 .net "a", 3 0, v0x32ed4db0_0;  alias, 1 drivers
v0x32ecd490_0 .net "b", 3 0, v0x32ed1920_0;  alias, 1 drivers
v0x32ecd550_0 .net "y", 0 0, L_0x32ef4900;  alias, 1 drivers
L_0x32ef4900 .cmp/eq 4, v0x32ed4db0_0, v0x32ed1920_0;
S_0x32ecd6a0 .scope module, "m3" "comparador_igualdad" 10 364, 9 13 0, S_0x32ec4430;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /OUTPUT 1 "y";
P_0x32ecd880 .param/l "WIDTH" 0 9 18, +C4<00000000000000000000000000000100>;
v0x32ecd9a0_0 .net "a", 3 0, v0x32ed5490_0;  alias, 1 drivers
v0x32ecdad0_0 .net "b", 3 0, v0x32ed1920_0;  alias, 1 drivers
v0x32ecdb90_0 .net "y", 0 0, L_0x32ef4ac0;  alias, 1 drivers
L_0x32ef4ac0 .cmp/eq 4, v0x32ed5490_0, v0x32ed1920_0;
S_0x32ecdcc0 .scope module, "m4a" "comparador_igualdad" 10 374, 9 13 0, S_0x32ec4430;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /OUTPUT 1 "y";
P_0x32ecdea0 .param/l "WIDTH" 0 9 18, +C4<00000000000000000000000000000100>;
v0x32ecdfc0_0 .net "a", 3 0, v0x32ed46d0_0;  alias, 1 drivers
v0x32ece0c0_0 .net "b", 3 0, L_0x32ee0750;  alias, 1 drivers
v0x32ece1b0_0 .net "y", 0 0, L_0x32ef4bf0;  alias, 1 drivers
L_0x32ef4bf0 .cmp/eq 4, v0x32ed46d0_0, L_0x32ee0750;
S_0x32ece2e0 .scope module, "m4b" "comparador_igualdad" 10 384, 9 13 0, S_0x32ec4430;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /OUTPUT 1 "y";
P_0x32ece4c0 .param/l "WIDTH" 0 9 18, +C4<00000000000000000000000000000100>;
v0x32ece5e0_0 .net "a", 3 0, v0x32ed46d0_0;  alias, 1 drivers
v0x32ece6f0_0 .net "b", 3 0, L_0x32ee0af0;  alias, 1 drivers
v0x32ece7c0_0 .net "y", 0 0, L_0x32ef4da0;  alias, 1 drivers
L_0x32ef4da0 .cmp/eq 4, v0x32ed46d0_0, L_0x32ee0af0;
S_0x32ece8f0 .scope module, "pc_add" "adder" 10 123, 9 1 0, S_0x32ec4430;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "y";
P_0x32ecebe0 .param/l "WIDTH" 0 9 6, +C4<00000000000000000000000000100000>;
v0x32eced00_0 .net "a", 31 0, v0x32ecfc90_0;  alias, 1 drivers
L_0x7f724b6860f0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x32ecee10_0 .net "b", 31 0, L_0x7f724b6860f0;  1 drivers
v0x32eceed0_0 .net "y", 31 0, L_0x32ee10e0;  alias, 1 drivers
L_0x32ee10e0 .arith/sum 32, v0x32ecfc90_0, L_0x7f724b6860f0;
S_0x32ecf040 .scope module, "pc_next_mux" "mux2" 10 91, 9 82 0, S_0x32ec4430;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "y";
P_0x32ecf220 .param/l "WIDTH" 0 9 88, +C4<00000000000000000000000000100000>;
v0x32ecf390_0 .net "d0", 31 0, L_0x32ee10e0;  alias, 1 drivers
v0x32ecf480_0 .net "d1", 31 0, L_0x32ef4690;  alias, 1 drivers
v0x32ecf520_0 .net "s", 0 0, L_0x32ee0390;  alias, 1 drivers
v0x32ecf620_0 .net "y", 31 0, L_0x32ee0e10;  alias, 1 drivers
L_0x32ee0e10 .functor MUXZ 32, L_0x32ee10e0, L_0x32ef4690, L_0x32ee0390, C4<>;
S_0x32ecf760 .scope module, "pc_reg_Stalls" "registro_flanco_positivo_habilitacion" 10 113, 9 48 0, S_0x32ec4430;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 32 "d";
    .port_info 4 /OUTPUT 32 "q";
P_0x32ecf940 .param/l "WIDTH" 0 9 55, +C4<00000000000000000000000000100000>;
v0x32ecfa10_0 .net "clk", 0 0, v0x32edcdd0_0;  alias, 1 drivers
v0x32ecfad0_0 .net "d", 31 0, L_0x32ee0eb0;  alias, 1 drivers
v0x32ecfbc0_0 .net "en", 0 0, L_0x32ee1070;  1 drivers
v0x32ecfc90_0 .var "q", 31 0;
v0x32ecfd80_0 .net "reset", 0 0, v0x32edce70_0;  alias, 1 drivers
S_0x32ecff10 .scope module, "ra1_mux" "mux2" 10 69, 9 82 0, S_0x32ec4430;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "d0";
    .port_info 1 /INPUT 4 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 4 "y";
P_0x32ed00f0 .param/l "WIDTH" 0 9 88, +C4<00000000000000000000000000000100>;
v0x32ed0200_0 .net "d0", 3 0, L_0x32ee07f0;  1 drivers
L_0x7f724b6860a8 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v0x32ed0300_0 .net "d1", 3 0, L_0x7f724b6860a8;  1 drivers
v0x32ed03e0_0 .net "s", 0 0, L_0x32ee0970;  1 drivers
v0x32ed04b0_0 .net "y", 3 0, L_0x32ee0750;  alias, 1 drivers
L_0x32ee0750 .functor MUXZ 4, L_0x32ee07f0, L_0x7f724b6860a8, L_0x32ee0970, C4<>;
S_0x32ed0640 .scope module, "ra1_reg" "registro_flanco_positivo" 10 202, 9 66 0, S_0x32ec4430;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 4 "d";
    .port_info 3 /OUTPUT 4 "q";
P_0x32ed0820 .param/l "WIDTH" 0 9 72, +C4<00000000000000000000000000000100>;
v0x32ed0960_0 .net "clk", 0 0, v0x32edcdd0_0;  alias, 1 drivers
v0x32ed0a20_0 .net "d", 3 0, L_0x32ee0750;  alias, 1 drivers
v0x32ed0ae0_0 .var "q", 3 0;
v0x32ed0c00_0 .net "reset", 0 0, v0x32edce70_0;  alias, 1 drivers
S_0x32ed0d20 .scope module, "ra2_mux" "mux2" 10 80, 9 82 0, S_0x32ec4430;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "d0";
    .port_info 1 /INPUT 4 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 4 "y";
P_0x32ed0f00 .param/l "WIDTH" 0 9 88, +C4<00000000000000000000000000000100>;
v0x32ed1040_0 .net "d0", 3 0, L_0x32ee0b90;  1 drivers
v0x32ed1140_0 .net "d1", 3 0, L_0x32ee0c30;  1 drivers
v0x32ed1220_0 .net "s", 0 0, L_0x32ee0d20;  1 drivers
v0x32ed12f0_0 .net "y", 3 0, L_0x32ee0af0;  alias, 1 drivers
L_0x32ee0af0 .functor MUXZ 4, L_0x32ee0b90, L_0x32ee0c30, L_0x32ee0d20, C4<>;
S_0x32ed1480 .scope module, "ra2_reg" "registro_flanco_positivo" 10 212, 9 66 0, S_0x32ec4430;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 4 "d";
    .port_info 3 /OUTPUT 4 "q";
P_0x32ed1660 .param/l "WIDTH" 0 9 72, +C4<00000000000000000000000000000100>;
v0x32ed17a0_0 .net "clk", 0 0, v0x32edcdd0_0;  alias, 1 drivers
v0x32ed1860_0 .net "d", 3 0, L_0x32ee0af0;  alias, 1 drivers
v0x32ed1920_0 .var "q", 3 0;
v0x32ed1a40_0 .net "reset", 0 0, v0x32edce70_0;  alias, 1 drivers
S_0x32ed1b60 .scope module, "rd1_reg" "registro_flanco_positivo" 10 162, 9 66 0, S_0x32ec4430;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "d";
    .port_info 3 /OUTPUT 32 "q";
P_0x32ed1d40 .param/l "WIDTH" 0 9 72, +C4<00000000000000000000000000100000>;
v0x32ed1e80_0 .net "clk", 0 0, v0x32edcdd0_0;  alias, 1 drivers
v0x32ed2150_0 .net "d", 31 0, L_0x32ef1580;  alias, 1 drivers
v0x32ed2240_0 .var "q", 31 0;
v0x32ed2340_0 .net "reset", 0 0, v0x32edce70_0;  alias, 1 drivers
S_0x32ed2450 .scope module, "rd2_reg" "registro_flanco_positivo" 10 172, 9 66 0, S_0x32ec4430;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "d";
    .port_info 3 /OUTPUT 32 "q";
P_0x32ed2630 .param/l "WIDTH" 0 9 72, +C4<00000000000000000000000000100000>;
v0x32ed2770_0 .net "clk", 0 0, v0x32edcdd0_0;  alias, 1 drivers
v0x32ed2830_0 .net "d", 31 0, L_0x32ef1a00;  alias, 1 drivers
v0x32ed2920_0 .var "q", 31 0;
v0x32ed2a20_0 .net "reset", 0 0, v0x32edce70_0;  alias, 1 drivers
S_0x32ed2b30 .scope module, "rd_reg" "registro_flanco_positivo" 10 303, 9 66 0, S_0x32ec4430;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "d";
    .port_info 3 /OUTPUT 32 "q";
P_0x32ed2d10 .param/l "WIDTH" 0 9 72, +C4<00000000000000000000000000100000>;
v0x32ed2e50_0 .net "clk", 0 0, v0x32edcdd0_0;  alias, 1 drivers
v0x32ed2f10_0 .net "d", 31 0, L_0x32ef5ab0;  alias, 1 drivers
v0x32ed3000_0 .var "q", 31 0;
v0x32ed30d0_0 .net "reset", 0 0, v0x32edce70_0;  alias, 1 drivers
S_0x32ed3430 .scope module, "res_mux" "mux2" 10 323, 9 82 0, S_0x32ec4430;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "y";
P_0x32ed3610 .param/l "WIDTH" 0 9 88, +C4<00000000000000000000000000100000>;
v0x32ed3750_0 .net "d0", 31 0, v0x32ec8860_0;  alias, 1 drivers
v0x32ed3860_0 .net "d1", 31 0, v0x32ed3000_0;  alias, 1 drivers
v0x32ed3930_0 .net "s", 0 0, L_0x32ee00d0;  alias, 1 drivers
v0x32ed3a30_0 .net "y", 31 0, L_0x32ef4690;  alias, 1 drivers
L_0x32ef4690 .functor MUXZ 32, v0x32ec8860_0, v0x32ed3000_0, L_0x32ee00d0, C4<>;
S_0x32ed3b40 .scope module, "srcb_mux" "mux2" 10 245, 9 82 0, S_0x32ec4430;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "y";
P_0x32ed3cd0 .param/l "WIDTH" 0 9 88, +C4<00000000000000000000000000100000>;
v0x32ed3e10_0 .net "d0", 31 0, L_0x32ef2530;  alias, 1 drivers
v0x32ed3f20_0 .net "d1", 31 0, v0x32ecb8e0_0;  alias, 1 drivers
v0x32ed3ff0_0 .net "s", 0 0, L_0x32ede2c0;  alias, 1 drivers
v0x32ed40f0_0 .net "y", 31 0, L_0x32ef2650;  alias, 1 drivers
L_0x32ef2650 .functor MUXZ 32, L_0x32ef2530, v0x32ecb8e0_0, L_0x32ede2c0, C4<>;
S_0x32ed4210 .scope module, "wa3e_reg" "registro_flanco_positivo" 10 192, 9 66 0, S_0x32ec4430;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 4 "d";
    .port_info 3 /OUTPUT 4 "q";
P_0x32ed43f0 .param/l "WIDTH" 0 9 72, +C4<00000000000000000000000000000100>;
v0x32ed4530_0 .net "clk", 0 0, v0x32edcdd0_0;  alias, 1 drivers
v0x32ed45f0_0 .net "d", 3 0, L_0x32ef1d00;  1 drivers
v0x32ed46d0_0 .var "q", 3 0;
v0x32ed47f0_0 .net "reset", 0 0, v0x32edce70_0;  alias, 1 drivers
S_0x32ed4910 .scope module, "wa3m_reg" "registro_flanco_positivo" 10 283, 9 66 0, S_0x32ec4430;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 4 "d";
    .port_info 3 /OUTPUT 4 "q";
P_0x32ed4af0 .param/l "WIDTH" 0 9 72, +C4<00000000000000000000000000000100>;
v0x32ed4c30_0 .net "clk", 0 0, v0x32edcdd0_0;  alias, 1 drivers
v0x32ed4cf0_0 .net "d", 3 0, v0x32ed46d0_0;  alias, 1 drivers
v0x32ed4db0_0 .var "q", 3 0;
v0x32ed4ed0_0 .net "reset", 0 0, v0x32edce70_0;  alias, 1 drivers
S_0x32ed4ff0 .scope module, "wa3w_reg" "registro_flanco_positivo" 10 313, 9 66 0, S_0x32ec4430;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 4 "d";
    .port_info 3 /OUTPUT 4 "q";
P_0x32ed51d0 .param/l "WIDTH" 0 9 72, +C4<00000000000000000000000000000100>;
v0x32ed5310_0 .net "clk", 0 0, v0x32edcdd0_0;  alias, 1 drivers
v0x32ed53d0_0 .net "d", 3 0, v0x32ed4db0_0;  alias, 1 drivers
v0x32ed5490_0 .var "q", 3 0;
v0x32ed5560_0 .net "reset", 0 0, v0x32edce70_0;  alias, 1 drivers
S_0x32ed56b0 .scope module, "wd_reg" "registro_flanco_positivo" 10 273, 9 66 0, S_0x32ec4430;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "d";
    .port_info 3 /OUTPUT 32 "q";
P_0x32ed5890 .param/l "WIDTH" 0 9 72, +C4<00000000000000000000000000100000>;
v0x32ed59d0_0 .net "clk", 0 0, v0x32edcdd0_0;  alias, 1 drivers
v0x32ed5a90_0 .net "d", 31 0, L_0x32ef2530;  alias, 1 drivers
v0x32ed5ba0_0 .var "q", 31 0;
v0x32ed5c70_0 .net "reset", 0 0, v0x32edce70_0;  alias, 1 drivers
S_0x32ed9080 .scope module, "Hazard_unit" "hazardUnit" 6 94, 14 1 0, S_0x32ebd040;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "Match_1E_M";
    .port_info 3 /INPUT 1 "Match_1E_W";
    .port_info 4 /INPUT 1 "Match_2E_M";
    .port_info 5 /INPUT 1 "Match_2E_W";
    .port_info 6 /INPUT 1 "Match_12D_E";
    .port_info 7 /INPUT 1 "RegWriteM";
    .port_info 8 /INPUT 1 "RegWriteW";
    .port_info 9 /INPUT 1 "BranchTakenE";
    .port_info 10 /INPUT 1 "MemtoRegE";
    .port_info 11 /INPUT 1 "PCWrPendingF";
    .port_info 12 /INPUT 1 "PCSrcW";
    .port_info 13 /OUTPUT 2 "ForwardAE";
    .port_info 14 /OUTPUT 2 "ForwardBE";
    .port_info 15 /OUTPUT 1 "StallF";
    .port_info 16 /OUTPUT 1 "StallD";
    .port_info 17 /OUTPUT 1 "FlushD";
    .port_info 18 /OUTPUT 1 "FlushE";
L_0x32ef4fc0 .functor AND 1, L_0x32ef4f50, L_0x32ede0e0, C4<1>, C4<1>;
L_0x32ef5030 .functor BUFZ 1, L_0x32ef4fc0, C4<0>, C4<0>, C4<0>;
L_0x32ef50a0 .functor OR 1, L_0x32ef4fc0, L_0x32ee05f0, C4<0>, C4<0>;
L_0x32ef5230 .functor OR 1, L_0x32ef4fc0, L_0x32edf480, C4<0>, C4<0>;
L_0x32ef53c0 .functor OR 1, L_0x32ee05f0, L_0x32ee0390, C4<0>, C4<0>;
L_0x32ef5430 .functor OR 1, L_0x32ef53c0, L_0x32edf480, C4<0>, C4<0>;
v0x32ed9510_0 .net "BranchTakenE", 0 0, L_0x32edf480;  alias, 1 drivers
v0x32ed95d0_0 .net "FlushD", 0 0, L_0x32ef5430;  alias, 1 drivers
v0x32ed96e0_0 .net "FlushE", 0 0, L_0x32ef5230;  alias, 1 drivers
v0x32ed97d0_0 .var "ForwardAE", 1 0;
v0x32ed98c0_0 .var "ForwardBE", 1 0;
v0x32ed9a00_0 .net "Match_12D_E", 0 0, L_0x32ef4f50;  alias, 1 drivers
v0x32ed9aa0_0 .net "Match_1E_M", 0 0, L_0x32ef4730;  alias, 1 drivers
v0x32ed9b90_0 .net "Match_1E_W", 0 0, L_0x32ef47d0;  alias, 1 drivers
v0x32ed9c80_0 .net "Match_2E_M", 0 0, L_0x32ef4900;  alias, 1 drivers
v0x32ed9db0_0 .net "Match_2E_W", 0 0, L_0x32ef4ac0;  alias, 1 drivers
v0x32ed9ea0_0 .net "MemtoRegE", 0 0, L_0x32ede0e0;  alias, 1 drivers
v0x32ed9f40_0 .net "PCSrcW", 0 0, L_0x32ee0390;  alias, 1 drivers
v0x32ed9fe0_0 .net "PCWrPendingF", 0 0, L_0x32ee05f0;  alias, 1 drivers
v0x32eda080_0 .net "RegWriteM", 0 0, L_0x32edfcf0;  alias, 1 drivers
v0x32eda120_0 .net "RegWriteW", 0 0, L_0x32ee02f0;  alias, 1 drivers
v0x32eda1c0_0 .net "StallD", 0 0, L_0x32ef5030;  alias, 1 drivers
v0x32eda260_0 .net "StallF", 0 0, L_0x32ef50a0;  alias, 1 drivers
v0x32eda300_0 .net *"_ivl_8", 0 0, L_0x32ef53c0;  1 drivers
v0x32eda3a0_0 .net "clk", 0 0, v0x32edcdd0_0;  alias, 1 drivers
v0x32eda440_0 .net "ldrStallD", 0 0, L_0x32ef4fc0;  1 drivers
v0x32eda4e0_0 .net "reset", 0 0, v0x32edce70_0;  alias, 1 drivers
v0x32eda580_0 .var "temp", 0 0;
E_0x32ecbd80/0 .event anyedge, v0x32ecc920_0, v0x32ec3890_0, v0x32eccf50_0, v0x32ec3950_0;
E_0x32ecbd80/1 .event anyedge, v0x32ecd550_0, v0x32ecdb90_0;
E_0x32ecbd80 .event/or E_0x32ecbd80/0, E_0x32ecbd80/1;
    .scope S_0x32ebfcd0;
T_0 ;
    %wait E_0x32eb1de0;
    %load/vec4 v0x32ec0490_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x32ec0360_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x32ec02a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x32ec0030_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x32ec0360_0, 0;
    %jmp T_0.5;
T_0.4 ;
    %load/vec4 v0x32ec01d0_0;
    %assign/vec4 v0x32ec0360_0, 0;
T_0.5 ;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x32ec0680;
T_1 ;
    %wait E_0x32eb1de0;
    %load/vec4 v0x32ec0bb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x32ec0af0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x32ec0a10_0;
    %assign/vec4 v0x32ec0af0_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x32ebefb0;
T_2 ;
    %wait E_0x32eb1de0;
    %load/vec4 v0x32ebf4d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x32ebf3d0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x32ebf310_0;
    %assign/vec4 v0x32ebf3d0_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x32ebf620;
T_3 ;
    %wait E_0x32eb1de0;
    %load/vec4 v0x32ebfbb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x32ebfab0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x32ebf9f0_0;
    %assign/vec4 v0x32ebfab0_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x32ebd850;
T_4 ;
    %wait E_0x32eb1da0;
    %load/vec4 v0x32ebdc50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_4.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_4.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_4.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_4.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_4.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_4.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_4.14, 6;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x32ebdd30_0, 0, 1;
    %jmp T_4.16;
T_4.0 ;
    %load/vec4 v0x32ebedf0_0;
    %store/vec4 v0x32ebdd30_0, 0, 1;
    %jmp T_4.16;
T_4.1 ;
    %load/vec4 v0x32ebedf0_0;
    %inv;
    %store/vec4 v0x32ebdd30_0, 0, 1;
    %jmp T_4.16;
T_4.2 ;
    %load/vec4 v0x32ebeaf0_0;
    %store/vec4 v0x32ebdd30_0, 0, 1;
    %jmp T_4.16;
T_4.3 ;
    %load/vec4 v0x32ebeaf0_0;
    %inv;
    %store/vec4 v0x32ebdd30_0, 0, 1;
    %jmp T_4.16;
T_4.4 ;
    %load/vec4 v0x32ebec70_0;
    %store/vec4 v0x32ebdd30_0, 0, 1;
    %jmp T_4.16;
T_4.5 ;
    %load/vec4 v0x32ebec70_0;
    %inv;
    %store/vec4 v0x32ebdd30_0, 0, 1;
    %jmp T_4.16;
T_4.6 ;
    %load/vec4 v0x32ebed30_0;
    %store/vec4 v0x32ebdd30_0, 0, 1;
    %jmp T_4.16;
T_4.7 ;
    %load/vec4 v0x32ebed30_0;
    %inv;
    %store/vec4 v0x32ebdd30_0, 0, 1;
    %jmp T_4.16;
T_4.8 ;
    %load/vec4 v0x32ebeaf0_0;
    %load/vec4 v0x32ebedf0_0;
    %inv;
    %and;
    %store/vec4 v0x32ebdd30_0, 0, 1;
    %jmp T_4.16;
T_4.9 ;
    %load/vec4 v0x32ebeaf0_0;
    %load/vec4 v0x32ebedf0_0;
    %inv;
    %and;
    %inv;
    %store/vec4 v0x32ebdd30_0, 0, 1;
    %jmp T_4.16;
T_4.10 ;
    %load/vec4 v0x32ebebb0_0;
    %store/vec4 v0x32ebdd30_0, 0, 1;
    %jmp T_4.16;
T_4.11 ;
    %load/vec4 v0x32ebebb0_0;
    %inv;
    %store/vec4 v0x32ebdd30_0, 0, 1;
    %jmp T_4.16;
T_4.12 ;
    %load/vec4 v0x32ebedf0_0;
    %inv;
    %load/vec4 v0x32ebebb0_0;
    %and;
    %store/vec4 v0x32ebdd30_0, 0, 1;
    %jmp T_4.16;
T_4.13 ;
    %load/vec4 v0x32ebedf0_0;
    %inv;
    %load/vec4 v0x32ebebb0_0;
    %and;
    %inv;
    %store/vec4 v0x32ebdd30_0, 0, 1;
    %jmp T_4.16;
T_4.14 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x32ebdd30_0, 0, 1;
    %jmp T_4.16;
T_4.16 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x32ec0d00;
T_5 ;
    %wait E_0x32eb1de0;
    %load/vec4 v0x32ec1280_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x32ec1190_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x32ec10b0_0;
    %assign/vec4 v0x32ec1190_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x32ec13d0;
T_6 ;
    %wait E_0x32eb1de0;
    %load/vec4 v0x32ec1950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x32ec1860_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x32ec1780_0;
    %assign/vec4 v0x32ec1860_0, 0;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x32ebd3e0;
T_7 ;
    %wait E_0x32dda3c0;
    %load/vec4 v0x32ec4150_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
T_7.0 ;
    %load/vec4 v0x32ec2840_0;
    %parti/s 2, 14, 5;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/x;
    %jmp/1 T_7.2, 4;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/x;
    %jmp/1 T_7.3, 4;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/x;
    %jmp/1 T_7.4, 4;
    %pushi/vec4 1023, 1023, 10;
    %store/vec4 v0x32ec3fd0_0, 0, 10;
    %jmp T_7.6;
T_7.2 ;
    %load/vec4 v0x32ec2840_0;
    %parti/s 1, 13, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.7, 8;
    %pushi/vec4 41, 0, 10;
    %store/vec4 v0x32ec3fd0_0, 0, 10;
    %jmp T_7.8;
T_7.7 ;
    %pushi/vec4 9, 0, 10;
    %store/vec4 v0x32ec3fd0_0, 0, 10;
T_7.8 ;
    %jmp T_7.6;
T_7.3 ;
    %load/vec4 v0x32ec2840_0;
    %parti/s 1, 8, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.9, 8;
    %pushi/vec4 120, 0, 10;
    %store/vec4 v0x32ec3fd0_0, 0, 10;
    %jmp T_7.10;
T_7.9 ;
    %pushi/vec4 628, 0, 10;
    %store/vec4 v0x32ec3fd0_0, 0, 10;
T_7.10 ;
    %jmp T_7.6;
T_7.4 ;
    %pushi/vec4 418, 0, 10;
    %store/vec4 v0x32ec3fd0_0, 0, 10;
    %jmp T_7.6;
T_7.6 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x32ebd3e0;
T_8 ;
    %wait E_0x32e163f0;
    %load/vec4 v0x32ec4150_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
T_8.0 ;
    %load/vec4 v0x32ec1d50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0x32ec2840_0;
    %parti/s 4, 9, 5;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %pushi/vec4 12, 12, 4;
    %store/vec4 v0x32ec1aa0_0, 0, 4;
    %jmp T_8.9;
T_8.4 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x32ec1aa0_0, 0, 4;
    %jmp T_8.9;
T_8.5 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x32ec1aa0_0, 0, 4;
    %jmp T_8.9;
T_8.6 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x32ec1aa0_0, 0, 4;
    %jmp T_8.9;
T_8.7 ;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0x32ec1aa0_0, 0, 4;
    %jmp T_8.9;
T_8.9 ;
    %pop/vec4 1;
    %load/vec4 v0x32ec2840_0;
    %parti/s 1, 8, 5;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x32ec2360_0, 4, 1;
    %load/vec4 v0x32ec2840_0;
    %parti/s 1, 8, 5;
    %load/vec4 v0x32ec1aa0_0;
    %pushi/vec4 0, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x32ec1aa0_0;
    %pushi/vec4 4, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x32ec2360_0, 4, 1;
    %jmp T_8.3;
T_8.2 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x32ec1aa0_0, 0, 4;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x32ec2360_0, 0, 2;
T_8.3 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x32ebd3e0;
T_9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x32ec4150_0, 0, 1;
    %end;
    .thread T_9;
    .scope S_0x32ecf760;
T_10 ;
    %wait E_0x32eb1de0;
    %load/vec4 v0x32ecfd80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x32ecfc90_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x32ecfbc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %load/vec4 v0x32ecfad0_0;
    %assign/vec4 v0x32ecfc90_0, 0;
T_10.2 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x32ecbb00;
T_11 ;
    %wait E_0x32eb1de0;
    %load/vec4 v0x32ecc2b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x32ecc1a0_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x32ecc100_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v0x32ecbe60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.4, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x32ecc1a0_0, 0;
    %jmp T_11.5;
T_11.4 ;
    %load/vec4 v0x32ecc000_0;
    %assign/vec4 v0x32ecc1a0_0, 0;
T_11.5 ;
T_11.2 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x32ec6eb0;
T_12 ;
    %wait E_0x32ec70b0;
    %load/vec4 v0x32ec8270_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0x32ec8190_0;
    %load/vec4 v0x32ec80b0_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x32ec7110, 0, 4;
T_12.0 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x32ecaef0;
T_13 ;
    %wait E_0x32ecb0f0;
    %load/vec4 v0x32ecb270_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0x32ecb170_0, 0, 32;
    %jmp T_13.4;
T_13.0 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x32ecb330_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x32ecb170_0, 0, 32;
    %jmp T_13.4;
T_13.1 ;
    %pushi/vec4 0, 0, 20;
    %load/vec4 v0x32ecb330_0;
    %parti/s 12, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x32ecb170_0, 0, 32;
    %jmp T_13.4;
T_13.2 ;
    %load/vec4 v0x32ecb330_0;
    %parti/s 1, 23, 6;
    %replicate 6;
    %load/vec4 v0x32ecb330_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x32ecb170_0, 0, 32;
    %jmp T_13.4;
T_13.4 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x32ed1b60;
T_14 ;
    %wait E_0x32eb1de0;
    %load/vec4 v0x32ed2340_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x32ed2240_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x32ed2150_0;
    %assign/vec4 v0x32ed2240_0, 0;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x32ed2450;
T_15 ;
    %wait E_0x32eb1de0;
    %load/vec4 v0x32ed2a20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x32ed2920_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x32ed2830_0;
    %assign/vec4 v0x32ed2920_0, 0;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x32ecb450;
T_16 ;
    %wait E_0x32eb1de0;
    %load/vec4 v0x32ecb9b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x32ecb8e0_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x32ecb7f0_0;
    %assign/vec4 v0x32ecb8e0_0, 0;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x32ed4210;
T_17 ;
    %wait E_0x32eb1de0;
    %load/vec4 v0x32ed47f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x32ed46d0_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0x32ed45f0_0;
    %assign/vec4 v0x32ed46d0_0, 0;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x32ed0640;
T_18 ;
    %wait E_0x32eb1de0;
    %load/vec4 v0x32ed0c00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x32ed0ae0_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0x32ed0a20_0;
    %assign/vec4 v0x32ed0ae0_0, 0;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x32ed1480;
T_19 ;
    %wait E_0x32eb1de0;
    %load/vec4 v0x32ed1a40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x32ed1920_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0x32ed1860_0;
    %assign/vec4 v0x32ed1920_0, 0;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x32ec4700;
T_20 ;
    %wait E_0x32ebff50;
    %load/vec4 v0x32ec4a30_0;
    %parti/s 2, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 1, 2;
    %cmp/x;
    %jmp/1 T_20.0, 4;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/x;
    %jmp/1 T_20.1, 4;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/x;
    %jmp/1 T_20.2, 4;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0x32ec4c30_0, 0, 32;
    %jmp T_20.4;
T_20.0 ;
    %load/vec4 v0x32ec6c70_0;
    %pad/u 32;
    %store/vec4 v0x32ec4c30_0, 0, 32;
    %jmp T_20.4;
T_20.1 ;
    %load/vec4 v0x32ec6580_0;
    %load/vec4 v0x32ec6660_0;
    %and;
    %store/vec4 v0x32ec4c30_0, 0, 32;
    %jmp T_20.4;
T_20.2 ;
    %load/vec4 v0x32ec6580_0;
    %load/vec4 v0x32ec6660_0;
    %or;
    %store/vec4 v0x32ec4c30_0, 0, 32;
    %jmp T_20.4;
T_20.4 ;
    %pop/vec4 1;
    %jmp T_20;
    .thread T_20, $push;
    .scope S_0x32ec8a80;
T_21 ;
    %wait E_0x32eb1de0;
    %load/vec4 v0x32ec9000_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x32ec8ee0_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0x32ec8df0_0;
    %assign/vec4 v0x32ec8ee0_0, 0;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0x32ed56b0;
T_22 ;
    %wait E_0x32eb1de0;
    %load/vec4 v0x32ed5c70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x32ed5ba0_0, 0;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v0x32ed5a90_0;
    %assign/vec4 v0x32ed5ba0_0, 0;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0x32ed4910;
T_23 ;
    %wait E_0x32eb1de0;
    %load/vec4 v0x32ed4ed0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x32ed4db0_0, 0;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v0x32ed4cf0_0;
    %assign/vec4 v0x32ed4db0_0, 0;
T_23.1 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0x32ec8410;
T_24 ;
    %wait E_0x32eb1de0;
    %load/vec4 v0x32ec8930_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x32ec8860_0, 0;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v0x32ec8770_0;
    %assign/vec4 v0x32ec8860_0, 0;
T_24.1 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0x32ed2b30;
T_25 ;
    %wait E_0x32eb1de0;
    %load/vec4 v0x32ed30d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x32ed3000_0, 0;
    %jmp T_25.1;
T_25.0 ;
    %load/vec4 v0x32ed2f10_0;
    %assign/vec4 v0x32ed3000_0, 0;
T_25.1 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0x32ed4ff0;
T_26 ;
    %wait E_0x32eb1de0;
    %load/vec4 v0x32ed5560_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x32ed5490_0, 0;
    %jmp T_26.1;
T_26.0 ;
    %load/vec4 v0x32ed53d0_0;
    %assign/vec4 v0x32ed5490_0, 0;
T_26.1 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0x32ed9080;
T_27 ;
    %wait E_0x32ecbd80;
    %load/vec4 v0x32ed9aa0_0;
    %load/vec4 v0x32eda080_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x32ed97d0_0, 0, 2;
    %jmp T_27.1;
T_27.0 ;
    %load/vec4 v0x32ed9b90_0;
    %load/vec4 v0x32eda120_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.2, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x32ed97d0_0, 0, 2;
    %jmp T_27.3;
T_27.2 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x32ed97d0_0, 0, 2;
T_27.3 ;
T_27.1 ;
    %load/vec4 v0x32ed9c80_0;
    %load/vec4 v0x32eda080_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.4, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x32ed98c0_0, 0, 2;
    %jmp T_27.5;
T_27.4 ;
    %load/vec4 v0x32ed9db0_0;
    %load/vec4 v0x32eda120_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.6, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x32ed98c0_0, 0, 2;
    %jmp T_27.7;
T_27.6 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x32ed98c0_0, 0, 2;
T_27.7 ;
T_27.5 ;
    %jmp T_27;
    .thread T_27, $push;
    .scope S_0x32ed9080;
T_28 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x32eda580_0, 0, 1;
    %end;
    .thread T_28;
    .scope S_0x32ebc7e0;
T_29 ;
    %vpi_call 5 10 "$readmemh", "memfile.dat", v0x32ebc990 {0 0 0};
    %end;
    .thread T_29;
    .scope S_0x32db5fc0;
T_30 ;
    %vpi_call 4 9 "$readmemh", "memfile.dat", v0x32e7dca0 {0 0 0};
    %end;
    .thread T_30;
    .scope S_0x32db5fc0;
T_31 ;
    %wait E_0x32e16860;
    %load/vec4 v0x32ebc5a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.0, 8;
    %load/vec4 v0x32ebc660_0;
    %load/vec4 v0x32e7f690_0;
    %parti/s 21, 2, 3;
    %pad/u 23;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x32e7dca0, 0, 4;
T_31.0 ;
    %jmp T_31;
    .thread T_31;
    .scope S_0x32dc9730;
T_32 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x32edce70_0, 0;
    %delay 22, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x32edce70_0, 0;
    %end;
    .thread T_32;
    .scope S_0x32dc9730;
T_33 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x32edcdd0_0, 0;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x32edcdd0_0, 0;
    %delay 5, 0;
    %jmp T_33;
    .thread T_33;
    .scope S_0x32dc9730;
T_34 ;
    %wait E_0x32ec70b0;
    %load/vec4 v0x32edcc70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.0, 8;
    %load/vec4 v0x32edca80_0;
    %pushi/vec4 100, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %load/vec4 v0x32edcd30_0;
    %pushi/vec4 7, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.2, 8;
    %vpi_call 2 28 "$display", "Simulation succeeded" {0 0 0};
    %vpi_call 2 29 "$stop" {0 0 0};
    %jmp T_34.3;
T_34.2 ;
    %load/vec4 v0x32edca80_0;
    %cmpi/ne 96, 0, 32;
    %jmp/0xz  T_34.4, 6;
    %vpi_call 2 31 "$display", "Simulation failed" {0 0 0};
    %vpi_call 2 32 "$stop" {0 0 0};
T_34.4 ;
T_34.3 ;
T_34.0 ;
    %jmp T_34;
    .thread T_34;
# The file index is used to find the file name in the following table.
:file_names 15;
    "N/A";
    "<interactive>";
    "testbench.v";
    "top.v";
    "DataMemory.v";
    "InstructionMemory.v";
    "arm.v";
    "controller.v";
    "conditional.v";
    "estructuras_varias.v";
    "datapath.v";
    "alu.v";
    "regfile.v";
    "extend.v";
    "hazard.v";
