library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity Contador_2_bits is
	port(
			cnt_EN : in std_logic;
			cnt_CLK : in std_logic;
			cnt_RESET : in std_logic;
			cnt_Q : out std_logic_vector(2 downto 0)
			
			);
end Contador_2_bits;

architecture arch of Contador_2_bits is	
	begin

	process (cnt_CLK, cnt_RESET , cnt_EN) is
		variable   cnt  : unsigned(2 downto 0);
		begin
			if (cnt_RESET = '1') then
				cnt := to_unsigned(0,3);
			elsif (rising_edge(cnt_CLK) and cnt_EN = '1') then
				cnt := cnt + to_unsigned(1,3);
			end if;
			
			cnt_Q <= std_logic_vector(cnt);
			
			
	end process;
	
end arch;

