

================================================================
== Vivado HLS Report for 'canny_Sobel_1'
================================================================
* Date:           Fri Jul 06 13:00:29 2018

* Version:        2015.4 (Build 1412921 on Wed Nov 18 09:58:55 AM 2015)
* Project:        cannyedge
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|      4.31|        0.63|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+---------+---------+---------+---------+
    |      Latency      |      Interval     | Pipeline|
    |   min   |   max   |   min   |   max   |   Type  |
    +---------+---------+---------+---------+---------+
    |  1069095|  1069095|  1069095|  1069095|   none  |
    +---------+---------+---------+---------+---------+

    + Detail: 
        * Instance: 
        +--------------------------+----------------+---------+---------+---------+---------+---------+
        |                          |                |      Latency      |      Interval     | Pipeline|
        |         Instance         |     Module     |   min   |   max   |   min   |   max   |   Type  |
        +--------------------------+----------------+---------+---------+---------+---------+---------+
        |grp_canny_Filter2D_fu_26  |canny_Filter2D  |  1069094|  1069094|  1069094|  1069094|   none  |
        +--------------------------+----------------+---------+---------+---------+---------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|      1|
|FIFO             |        -|      -|       -|      -|
|Instance         |        3|      6|     566|    474|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|      3|
|Register         |        -|      -|       4|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        3|      6|     570|    478|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        1|      2|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +--------------------------+----------------+---------+-------+-----+-----+
    |         Instance         |     Module     | BRAM_18K| DSP48E|  FF | LUT |
    +--------------------------+----------------+---------+-------+-----+-----+
    |grp_canny_Filter2D_fu_26  |canny_Filter2D  |        3|      6|  566|  474|
    +--------------------------+----------------+---------+-------+-----+-----+
    |Total                     |                |        3|      6|  566|  474|
    +--------------------------+----------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------+----------+-------+---+----+------------+------------+
    | Variable Name | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------+----------+-------+---+----+------------+------------+
    |ap_sig_bdd_59  |    or    |      0|  0|   1|           1|           1|
    +---------------+----------+-------+---+----+------------+------------+
    |Total          |          |      0|  0|   1|           1|           1|
    +---------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------+----+-----------+-----+-----------+
    |            Name           | LUT| Input Size| Bits| Total Bits|
    +---------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                  |   1|          3|    1|          3|
    |p_dst_data_stream_V_write  |   1|          2|    1|          2|
    |p_src_data_stream_V_read   |   1|          2|    1|          2|
    +---------------------------+----+-----------+-----+-----------+
    |Total                      |   3|          7|    3|          7|
    +---------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------+---+----+-----+-----------+
    |                      Name                      | FF| LUT| Bits| Const Bits|
    +------------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                       |  2|   0|    2|          0|
    |ap_done_reg                                     |  1|   0|    1|          0|
    |grp_canny_Filter2D_fu_26_ap_start_ap_start_reg  |  1|   0|    1|          0|
    +------------------------------------------------+---+----+-----+-----------+
    |Total                                           |  4|   0|    4|          0|
    +------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------+-----+-----+------------+---------------------+--------------+
|          RTL Ports          | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+-----------------------------+-----+-----+------------+---------------------+--------------+
|ap_clk                       |  in |    1| ap_ctrl_hs |    canny_Sobel.1    | return value |
|ap_rst                       |  in |    1| ap_ctrl_hs |    canny_Sobel.1    | return value |
|ap_start                     |  in |    1| ap_ctrl_hs |    canny_Sobel.1    | return value |
|ap_done                      | out |    1| ap_ctrl_hs |    canny_Sobel.1    | return value |
|ap_continue                  |  in |    1| ap_ctrl_hs |    canny_Sobel.1    | return value |
|ap_idle                      | out |    1| ap_ctrl_hs |    canny_Sobel.1    | return value |
|ap_ready                     | out |    1| ap_ctrl_hs |    canny_Sobel.1    | return value |
|p_src_data_stream_V_dout     |  in |    8|   ap_fifo  | p_src_data_stream_V |    pointer   |
|p_src_data_stream_V_empty_n  |  in |    1|   ap_fifo  | p_src_data_stream_V |    pointer   |
|p_src_data_stream_V_read     | out |    1|   ap_fifo  | p_src_data_stream_V |    pointer   |
|p_dst_data_stream_V_din      | out |    8|   ap_fifo  | p_dst_data_stream_V |    pointer   |
|p_dst_data_stream_V_full_n   |  in |    1|   ap_fifo  | p_dst_data_stream_V |    pointer   |
|p_dst_data_stream_V_write    | out |    1|   ap_fifo  | p_dst_data_stream_V |    pointer   |
+-----------------------------+-----+-----+------------+---------------------+--------------+

