#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:19 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Mon May 22 14:31:55 2017
# Process ID: 14178
# Current directory: /home/seba/documents/hepia/lora/pps_gen_fpga/PPS_generator/PPS_generator.runs/impl_1
# Command line: vivado -log pps_generator_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source pps_generator_wrapper.tcl -notrace
# Log file: /home/seba/documents/hepia/lora/pps_gen_fpga/PPS_generator/PPS_generator.runs/impl_1/pps_generator_wrapper.vdi
# Journal file: /home/seba/documents/hepia/lora/pps_gen_fpga/PPS_generator/PPS_generator.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source pps_generator_wrapper.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint '/home/seba/documents/hepia/lora/pps_gen_fpga/PPS_generator/PPS_generator.srcs/sources_1/bd/pps_generator/ip/pps_generator_pps_counter_100mhz_0_0/pps_generator_pps_counter_100mhz_0_0.dcp' for cell 'pps_generator_i/pps_counter_100mhz_0'
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.4
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/seba/documents/hepia/lora/pps_gen_fpga/PPS_generator/PPS_generator.srcs/constrs_1/imports/new/basys3.xdc]
Finished Parsing XDC File [/home/seba/documents/hepia/lora/pps_gen_fpga/PPS_generator/PPS_generator.srcs/constrs_1/imports/new/basys3.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 1295.742 ; gain = 65.031 ; free physical = 6843 ; free virtual = 15082
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task
Implement Debug Cores | Checksum: 152470998

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 152470998

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1704.172 ; gain = 0.000 ; free physical = 6471 ; free virtual = 14711

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 0 cells.
Phase 2 Constant propagation | Checksum: 152470998

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1704.172 ; gain = 0.000 ; free physical = 6471 ; free virtual = 14711

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 6 unconnected nets.
INFO: [Opt 31-11] Eliminated 4 unconnected cells.
Phase 3 Sweep | Checksum: feb085b6

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1704.172 ; gain = 0.000 ; free physical = 6471 ; free virtual = 14711

Phase 4 BUFG optimization
INFO: [Opt 31-12] Eliminated 0 unconnected nets.
INFO: [Opt 31-11] Eliminated 0 unconnected cells.
Phase 4 BUFG optimization | Checksum: feb085b6

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1704.172 ; gain = 0.000 ; free physical = 6471 ; free virtual = 14711

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1704.172 ; gain = 0.000 ; free physical = 6471 ; free virtual = 14711
Ending Logic Optimization Task | Checksum: feb085b6

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1704.172 ; gain = 0.000 ; free physical = 6471 ; free virtual = 14711

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: feb085b6

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1704.172 ; gain = 0.000 ; free physical = 6471 ; free virtual = 14711
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1704.172 ; gain = 473.461 ; free physical = 6471 ; free virtual = 14711
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1728.184 ; gain = 0.000 ; free physical = 6469 ; free virtual = 14711
INFO: [Common 17-1381] The checkpoint '/home/seba/documents/hepia/lora/pps_gen_fpga/PPS_generator/PPS_generator.runs/impl_1/pps_generator_wrapper_opt.dcp' has been generated.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/seba/documents/hepia/lora/pps_gen_fpga/PPS_generator/PPS_generator.runs/impl_1/pps_generator_wrapper_drc_opted.rpt.
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1768.203 ; gain = 0.000 ; free physical = 6467 ; free virtual = 14708
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1768.203 ; gain = 0.000 ; free physical = 6467 ; free virtual = 14708

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 80973a66

Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:00.28 . Memory (MB): peak = 1792.215 ; gain = 24.012 ; free physical = 6467 ; free virtual = 14707

Phase 1.2 Build Placer Netlist Model
Phase 1.2 Build Placer Netlist Model | Checksum: ee432df9

Time (s): cpu = 00:00:00.38 ; elapsed = 00:00:00.30 . Memory (MB): peak = 1824.230 ; gain = 56.027 ; free physical = 6459 ; free virtual = 14700

Phase 1.3 Constrain Clocks/Macros
Phase 1.3 Constrain Clocks/Macros | Checksum: ee432df9

Time (s): cpu = 00:00:00.38 ; elapsed = 00:00:00.30 . Memory (MB): peak = 1824.230 ; gain = 56.027 ; free physical = 6459 ; free virtual = 14700
Phase 1 Placer Initialization | Checksum: ee432df9

Time (s): cpu = 00:00:00.38 ; elapsed = 00:00:00.30 . Memory (MB): peak = 1824.230 ; gain = 56.027 ; free physical = 6459 ; free virtual = 14700

Phase 2 Final Placement Cleanup
Phase 2 Final Placement Cleanup | Checksum: ee432df9

Time (s): cpu = 00:00:00.38 ; elapsed = 00:00:00.30 . Memory (MB): peak = 1824.230 ; gain = 56.027 ; free physical = 6459 ; free virtual = 14700
INFO: [Place 30-281] No place-able instance is found; design doesn't contain any instance or all instances are placed
Ending Placer Task | Checksum: 80973a66

Time (s): cpu = 00:00:00.38 ; elapsed = 00:00:00.30 . Memory (MB): peak = 1824.230 ; gain = 56.027 ; free physical = 6459 ; free virtual = 14700
INFO: [Common 17-83] Releasing license: Implementation
38 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1824.230 ; gain = 0.000 ; free physical = 6458 ; free virtual = 14700
INFO: [Common 17-1381] The checkpoint '/home/seba/documents/hepia/lora/pps_gen_fpga/PPS_generator/PPS_generator.runs/impl_1/pps_generator_wrapper_placed.dcp' has been generated.
report_io: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.07 . Memory (MB): peak = 1824.230 ; gain = 0.000 ; free physical = 6458 ; free virtual = 14699
report_utilization: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 1824.230 ; gain = 0.000 ; free physical = 6459 ; free virtual = 14699
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.04 . Memory (MB): peak = 1824.230 ; gain = 0.000 ; free physical = 6458 ; free virtual = 14699
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: ef5270c ConstDB: 0 ShapeSum: 71a2135a RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 13f9e1a6f

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 1900.898 ; gain = 76.668 ; free physical = 6367 ; free virtual = 14601

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 13f9e1a6f

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 1900.898 ; gain = 76.668 ; free physical = 6367 ; free virtual = 14601

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 13f9e1a6f

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 1910.887 ; gain = 86.656 ; free physical = 6338 ; free virtual = 14572

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 13f9e1a6f

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 1910.887 ; gain = 86.656 ; free physical = 6338 ; free virtual = 14572
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: f4ccb833

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 1914.887 ; gain = 90.656 ; free physical = 6334 ; free virtual = 14568
Phase 2 Router Initialization | Checksum: f4ccb833

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 1914.887 ; gain = 90.656 ; free physical = 6334 ; free virtual = 14568

Phase 3 Initial Routing
 Number of Nodes with overlaps = 0
Phase 3 Initial Routing | Checksum: f4ccb833

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 1914.887 ; gain = 90.656 ; free physical = 6334 ; free virtual = 14568

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: f4ccb833

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 1914.887 ; gain = 90.656 ; free physical = 6334 ; free virtual = 14568
Phase 4.1 Global Iteration 0 | Checksum: f4ccb833

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 1914.887 ; gain = 90.656 ; free physical = 6334 ; free virtual = 14568

Phase 4.2 Global Iteration 1

Phase 4.2.1 Update Timing
Phase 4.2.1 Update Timing | Checksum: f4ccb833

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 1914.887 ; gain = 90.656 ; free physical = 6334 ; free virtual = 14568
Phase 4.2 Global Iteration 1 | Checksum: f4ccb833

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 1914.887 ; gain = 90.656 ; free physical = 6334 ; free virtual = 14568

Phase 4.3 Global Iteration 2

Phase 4.3.1 Update Timing
Phase 4.3.1 Update Timing | Checksum: f4ccb833

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 1914.887 ; gain = 90.656 ; free physical = 6334 ; free virtual = 14568
Phase 4.3 Global Iteration 2 | Checksum: f4ccb833

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 1914.887 ; gain = 90.656 ; free physical = 6334 ; free virtual = 14568

Phase 4.4 Global Iteration 3

Phase 4.4.1 Update Timing
Phase 4.4.1 Update Timing | Checksum: f4ccb833

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 1914.887 ; gain = 90.656 ; free physical = 6334 ; free virtual = 14568
Phase 4.4 Global Iteration 3 | Checksum: f4ccb833

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 1914.887 ; gain = 90.656 ; free physical = 6334 ; free virtual = 14568

Phase 4.5 Global Iteration 4

Phase 4.5.1 Update Timing
Phase 4.5.1 Update Timing | Checksum: f4ccb833

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 1914.887 ; gain = 90.656 ; free physical = 6334 ; free virtual = 14568
Phase 4.5 Global Iteration 4 | Checksum: f4ccb833

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 1914.887 ; gain = 90.656 ; free physical = 6334 ; free virtual = 14568
Phase 4 Rip-up And Reroute | Checksum: f4ccb833

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 1914.887 ; gain = 90.656 ; free physical = 6334 ; free virtual = 14568

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: f4ccb833

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 1914.887 ; gain = 90.656 ; free physical = 6334 ; free virtual = 14568

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: f4ccb833

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 1914.887 ; gain = 90.656 ; free physical = 6334 ; free virtual = 14568
Phase 5 Delay and Skew Optimization | Checksum: f4ccb833

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 1914.887 ; gain = 90.656 ; free physical = 6334 ; free virtual = 14568

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: f4ccb833

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 1914.887 ; gain = 90.656 ; free physical = 6334 ; free virtual = 14568
Phase 6.1 Hold Fix Iter | Checksum: f4ccb833

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 1914.887 ; gain = 90.656 ; free physical = 6334 ; free virtual = 14568
Phase 6 Post Hold Fix | Checksum: f4ccb833

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 1914.887 ; gain = 90.656 ; free physical = 6334 ; free virtual = 14568

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: f4ccb833

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 1914.887 ; gain = 90.656 ; free physical = 6334 ; free virtual = 14568

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: f4ccb833

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 1916.887 ; gain = 92.656 ; free physical = 6332 ; free virtual = 14566

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: f4ccb833

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 1916.887 ; gain = 92.656 ; free physical = 6332 ; free virtual = 14566

Phase 10 Post Router Timing
Phase 10 Post Router Timing | Checksum: f4ccb833

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 1916.887 ; gain = 92.656 ; free physical = 6332 ; free virtual = 14566
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 1916.887 ; gain = 92.656 ; free physical = 6332 ; free virtual = 14566

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
46 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 1916.887 ; gain = 92.656 ; free physical = 6332 ; free virtual = 14566
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1916.887 ; gain = 0.000 ; free physical = 6331 ; free virtual = 14567
INFO: [Common 17-1381] The checkpoint '/home/seba/documents/hepia/lora/pps_gen_fpga/PPS_generator/PPS_generator.runs/impl_1/pps_generator_wrapper_routed.dcp' has been generated.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/seba/documents/hepia/lora/pps_gen_fpga/PPS_generator/PPS_generator.runs/impl_1/pps_generator_wrapper_drc_routed.rpt.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/seba/documents/hepia/lora/pps_gen_fpga/PPS_generator/PPS_generator.runs/impl_1/pps_generator_wrapper_methodology_drc_routed.rpt.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
Command: report_power -file pps_generator_wrapper_power_routed.rpt -pb pps_generator_wrapper_power_summary_routed.pb -rpx pps_generator_wrapper_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
56 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Common 17-206] Exiting Vivado at Mon May 22 14:32:25 2017...
