#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Mon Dec 23 15:03:49 2024
# Process ID: 32548
# Current directory: D:/verilog_project/digital_circuit_experiment_prime_num/digital_circuit_experiment_prime_num.runs/synth_1
# Command line: vivado.exe -log top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl
# Log file: D:/verilog_project/digital_circuit_experiment_prime_num/digital_circuit_experiment_prime_num.runs/synth_1/top.vds
# Journal file: D:/verilog_project/digital_circuit_experiment_prime_num/digital_circuit_experiment_prime_num.runs/synth_1\vivado.jou
# Running On: dx3qOb, OS: Windows, CPU Frequency: 2419 MHz, CPU Physical cores: 16, Host memory: 34053 MB
#-----------------------------------------------------------
source top.tcl -notrace
create_project: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 465.141 ; gain = 184.840
Command: read_checkpoint -auto_incremental -incremental D:/verilog_project/digital_circuit_experiment_prime_num/digital_circuit_experiment_prime_num.srcs/utils_1/imports/synth_1/top.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from D:/verilog_project/digital_circuit_experiment_prime_num/digital_circuit_experiment_prime_num.srcs/utils_1/imports/synth_1/top.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top top -part xc7a35tlfgg484-2L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35tl'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35tl'
INFO: [Device 21-403] Loading part xc7a35tlfgg484-2L
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 47040
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1314.941 ; gain = 446.242
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [D:/verilog_project/digital_circuit_experiment_prime_num/digital_circuit_experiment_prime_num.srcs/sources_1/new/top.sv:1]
INFO: [Synth 8-6157] synthesizing module 'led7seg_decode' [D:/verilog_project/digital_circuit_experiment_prime_num/digital_circuit_experiment_prime_num.srcs/sources_1/new/top.sv:65]
INFO: [Synth 8-226] default block is never used [D:/verilog_project/digital_circuit_experiment_prime_num/digital_circuit_experiment_prime_num.srcs/sources_1/new/top.sv:69]
WARNING: [Synth 8-567] referenced signal 'valid' should be on the sensitivity list [D:/verilog_project/digital_circuit_experiment_prime_num/digital_circuit_experiment_prime_num.srcs/sources_1/new/top.sv:67]
INFO: [Synth 8-6155] done synthesizing module 'led7seg_decode' (0#1) [D:/verilog_project/digital_circuit_experiment_prime_num/digital_circuit_experiment_prime_num.srcs/sources_1/new/top.sv:65]
INFO: [Synth 8-6157] synthesizing module 'cnt_1s' [D:/verilog_project/digital_circuit_experiment_prime_num/digital_circuit_experiment_prime_num.srcs/sources_1/new/count_to_one.v:2]
INFO: [Synth 8-6155] done synthesizing module 'cnt_1s' (0#1) [D:/verilog_project/digital_circuit_experiment_prime_num/digital_circuit_experiment_prime_num.srcs/sources_1/new/count_to_one.v:2]
INFO: [Synth 8-6157] synthesizing module 'key_mode' [D:/verilog_project/digital_circuit_experiment_prime_num/digital_circuit_experiment_prime_num.srcs/sources_1/new/key_mode.v:1]
INFO: [Synth 8-6155] done synthesizing module 'key_mode' (0#1) [D:/verilog_project/digital_circuit_experiment_prime_num/digital_circuit_experiment_prime_num.srcs/sources_1/new/key_mode.v:1]
INFO: [Synth 8-6157] synthesizing module 'binary_to_decimal' [D:/verilog_project/digital_circuit_experiment_prime_num/digital_circuit_experiment_prime_num.srcs/sources_1/new/btd.v:1]
INFO: [Synth 8-6155] done synthesizing module 'binary_to_decimal' (0#1) [D:/verilog_project/digital_circuit_experiment_prime_num/digital_circuit_experiment_prime_num.srcs/sources_1/new/btd.v:1]
INFO: [Synth 8-6157] synthesizing module 'eshelby_screen' [D:/verilog_project/digital_circuit_experiment_prime_num/digital_circuit_experiment_prime_num.srcs/sources_1/new/prime.v:1]
INFO: [Synth 8-6157] synthesizing module 'blk_mem_gen_0' [D:/verilog_project/digital_circuit_experiment_prime_num/digital_circuit_experiment_prime_num.runs/synth_1/.Xil/Vivado-32548-dx3qOb/realtime/blk_mem_gen_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'blk_mem_gen_0' (0#1) [D:/verilog_project/digital_circuit_experiment_prime_num/digital_circuit_experiment_prime_num.runs/synth_1/.Xil/Vivado-32548-dx3qOb/realtime/blk_mem_gen_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'ArbPriority' [D:/verilog_project/digital_circuit_experiment_prime_num/digital_circuit_experiment_prime_num.srcs/sources_1/new/arbiter.v:1]
	Parameter N bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ArbPriority' (0#1) [D:/verilog_project/digital_circuit_experiment_prime_num/digital_circuit_experiment_prime_num.srcs/sources_1/new/arbiter.v:1]
INFO: [Synth 8-155] case statement is not full and has no default [D:/verilog_project/digital_circuit_experiment_prime_num/digital_circuit_experiment_prime_num.srcs/sources_1/new/prime.v:84]
INFO: [Synth 8-155] case statement is not full and has no default [D:/verilog_project/digital_circuit_experiment_prime_num/digital_circuit_experiment_prime_num.srcs/sources_1/new/prime.v:151]
INFO: [Synth 8-6155] done synthesizing module 'eshelby_screen' (0#1) [D:/verilog_project/digital_circuit_experiment_prime_num/digital_circuit_experiment_prime_num.srcs/sources_1/new/prime.v:1]
INFO: [Synth 8-6157] synthesizing module 'seg_driver' [D:/verilog_project/digital_circuit_experiment_prime_num/digital_circuit_experiment_prime_num.srcs/sources_1/new/top.sv:34]
	Parameter NPorts bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'seg_driver' (0#1) [D:/verilog_project/digital_circuit_experiment_prime_num/digital_circuit_experiment_prime_num.srcs/sources_1/new/top.sv:34]
INFO: [Synth 8-6155] done synthesizing module 'top' (0#1) [D:/verilog_project/digital_circuit_experiment_prime_num/digital_circuit_experiment_prime_num.srcs/sources_1/new/top.sv:1]
WARNING: [Synth 8-7129] Port clk in module ArbPriority is either unconnected or has no load
WARNING: [Synth 8-7129] Port rstn in module ArbPriority is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1433.141 ; gain = 564.441
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1433.141 ; gain = 564.441
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1433.141 ; gain = 564.441
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 1433.141 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/verilog_project/digital_circuit_experiment_prime_num/digital_circuit_experiment_prime_num.gen/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0/blk_mem_gen_0_in_context.xdc] for cell 'ecr/blk_ram'
Finished Parsing XDC File [d:/verilog_project/digital_circuit_experiment_prime_num/digital_circuit_experiment_prime_num.gen/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0/blk_mem_gen_0_in_context.xdc] for cell 'ecr/blk_ram'
Parsing XDC File [D:/verilog_project/digital_circuit_experiment_prime_num/digital_circuit_experiment_prime_num.srcs/constrs_1/new/ax7035t.xdc]
Finished Parsing XDC File [D:/verilog_project/digital_circuit_experiment_prime_num/digital_circuit_experiment_prime_num.srcs/constrs_1/new/ax7035t.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/verilog_project/digital_circuit_experiment_prime_num/digital_circuit_experiment_prime_num.srcs/constrs_1/new/ax7035t.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1474.977 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1474.977 ; gain = 0.000
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:17 . Memory (MB): peak = 1474.977 ; gain = 606.277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tlfgg484-2L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:17 . Memory (MB): peak = 1474.977 ; gain = 606.277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for ecr/blk_ram. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:06 ; elapsed = 00:00:17 . Memory (MB): peak = 1474.977 ; gain = 606.277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:18 . Memory (MB): peak = 1474.977 ; gain = 606.277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   25 Bit       Adders := 1     
	   2 Input   20 Bit       Adders := 3     
	   2 Input    6 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 67    
	   2 Input    3 Bit       Adders := 1     
+---Registers : 
	               26 Bit    Registers := 1     
	               21 Bit    Registers := 1     
	               20 Bit    Registers := 5     
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input   25 Bit        Muxes := 1     
	   2 Input   23 Bit        Muxes := 2     
	   2 Input   20 Bit        Muxes := 5     
	   7 Input   20 Bit        Muxes := 4     
	  16 Input    7 Bit        Muxes := 6     
	   2 Input    7 Bit        Muxes := 6     
	   2 Input    6 Bit        Muxes := 1     
	  16 Input    4 Bit        Muxes := 6     
	   2 Input    4 Bit        Muxes := 55    
	   2 Input    3 Bit        Muxes := 2     
	   7 Input    3 Bit        Muxes := 1     
	   4 Input    3 Bit        Muxes := 1     
	   3 Input    2 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 5     
	   3 Input    1 Bit        Muxes := 1     
	   6 Input    1 Bit        Muxes := 4     
	   7 Input    1 Bit        Muxes := 9     
	   2 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
DSP Report: Generating DSP index_prime_square, operation Mode is: A*B.
DSP Report: operator index_prime_square is absorbed into DSP index_prime_square.
DSP Report: operator index_prime_square is absorbed into DSP index_prime_square.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:28 . Memory (MB): peak = 1474.977 ; gain = 606.277
---------------------------------------------------------------------------------
 Sort Area is  index_prime_square_0 : 0 0 : 3022 3022 : Used 1 time 0
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+---------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name    | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+---------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|eshelby_screen | A*B         | 21     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+---------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:36 . Memory (MB): peak = 1474.977 ; gain = 606.277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:45 . Memory (MB): peak = 1657.180 ; gain = 788.480
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:08 ; elapsed = 00:00:45 . Memory (MB): peak = 1657.180 ; gain = 788.480
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:08 ; elapsed = 00:00:49 . Memory (MB): peak = 1658.027 ; gain = 789.328
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:08 ; elapsed = 00:00:49 . Memory (MB): peak = 1658.027 ; gain = 789.328
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:08 ; elapsed = 00:00:49 . Memory (MB): peak = 1658.027 ; gain = 789.328
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:08 ; elapsed = 00:00:49 . Memory (MB): peak = 1658.027 ; gain = 789.328
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:50 . Memory (MB): peak = 1658.027 ; gain = 789.328
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:08 ; elapsed = 00:00:50 . Memory (MB): peak = 1658.027 ; gain = 789.328
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+---------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name    | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+---------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|eshelby_screen | A*B         | 20     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+---------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |blk_mem_gen_0 |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+------------+------+
|      |Cell        |Count |
+------+------------+------+
|1     |blk_mem_gen |     1|
|2     |BUFG        |     1|
|3     |CARRY4      |    53|
|4     |DSP48E1     |     1|
|5     |LUT1        |     6|
|6     |LUT2        |   220|
|7     |LUT3        |     8|
|8     |LUT4        |    71|
|9     |LUT5        |    69|
|10    |LUT6        |   218|
|11    |FDCE        |   193|
|12    |FDPE        |     7|
|13    |IBUF        |     3|
|14    |OBUF        |    14|
+------+------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:08 ; elapsed = 00:00:50 . Memory (MB): peak = 1658.027 ; gain = 789.328
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:05 ; elapsed = 00:00:48 . Memory (MB): peak = 1658.027 ; gain = 747.492
Synthesis Optimization Complete : Time (s): cpu = 00:00:08 ; elapsed = 00:00:50 . Memory (MB): peak = 1658.027 ; gain = 789.328
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1658.027 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 54 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1658.027 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: a6b6698
INFO: [Common 17-83] Releasing license: Synthesis
42 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:56 . Memory (MB): peak = 1658.027 ; gain = 1180.047
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1658.027 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/verilog_project/digital_circuit_experiment_prime_num/digital_circuit_experiment_prime_num.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Dec 23 15:05:01 2024...
