// Seed: 3896136550
module module_0 (
    input wor id_0,
    input supply0 id_1,
    input wire id_2,
    output tri0 id_3,
    input tri1 id_4,
    input tri0 id_5,
    output wire id_6,
    input wor id_7
);
  assign id_6 = id_5;
  assign module_1.id_10 = 0;
  assign id_6 = id_5;
endmodule
module module_1 #(
    parameter id_6 = 32'd54,
    parameter id_7 = 32'd61
) (
    input tri id_0,
    input tri0 id_1[1 : -1  ?  id_7 : id_6],
    input supply1 id_2,
    input uwire id_3,
    output wor id_4,
    input wor id_5,
    input wor _id_6,
    output supply0 _id_7,
    input supply0 id_8,
    input supply0 id_9,
    output tri0 id_10
);
  wire [id_6 : 1] id_12;
  module_0 modCall_1 (
      id_5,
      id_0,
      id_3,
      id_4,
      id_3,
      id_0,
      id_10,
      id_1
  );
endmodule
