
ul5.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         0000000a  00800100  0000032c  000003c0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         0000032c  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000002  0080010a  0080010a  000003ca  2**0
                  ALLOC
  3 .stab         000006cc  00000000  00000000  000003cc  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      00000085  00000000  00000000  00000a98  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_aranges 00000080  00000000  00000000  00000b20  2**3
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   0000041a  00000000  00000000  00000ba0  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00000127  00000000  00000000  00000fba  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   000002dd  00000000  00000000  000010e1  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  000000ac  00000000  00000000  000013c0  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    000000e4  00000000  00000000  0000146c  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00000147  00000000  00000000  00001550  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	0c 94 4c 00 	jmp	0x98	; 0x98 <__ctors_end>
   4:	0c 94 69 00 	jmp	0xd2	; 0xd2 <__bad_interrupt>
   8:	0c 94 69 00 	jmp	0xd2	; 0xd2 <__bad_interrupt>
   c:	0c 94 69 00 	jmp	0xd2	; 0xd2 <__bad_interrupt>
  10:	0c 94 69 00 	jmp	0xd2	; 0xd2 <__bad_interrupt>
  14:	0c 94 69 00 	jmp	0xd2	; 0xd2 <__bad_interrupt>
  18:	0c 94 69 00 	jmp	0xd2	; 0xd2 <__bad_interrupt>
  1c:	0c 94 69 00 	jmp	0xd2	; 0xd2 <__bad_interrupt>
  20:	0c 94 69 00 	jmp	0xd2	; 0xd2 <__bad_interrupt>
  24:	0c 94 69 00 	jmp	0xd2	; 0xd2 <__bad_interrupt>
  28:	0c 94 69 00 	jmp	0xd2	; 0xd2 <__bad_interrupt>
  2c:	0c 94 69 00 	jmp	0xd2	; 0xd2 <__bad_interrupt>
  30:	0c 94 69 00 	jmp	0xd2	; 0xd2 <__bad_interrupt>
  34:	0c 94 76 01 	jmp	0x2ec	; 0x2ec <__vector_13>
  38:	0c 94 69 00 	jmp	0xd2	; 0xd2 <__bad_interrupt>
  3c:	0c 94 69 00 	jmp	0xd2	; 0xd2 <__bad_interrupt>
  40:	0c 94 69 00 	jmp	0xd2	; 0xd2 <__bad_interrupt>
  44:	0c 94 58 01 	jmp	0x2b0	; 0x2b0 <__vector_17>
  48:	0c 94 69 00 	jmp	0xd2	; 0xd2 <__bad_interrupt>
  4c:	0c 94 69 00 	jmp	0xd2	; 0xd2 <__bad_interrupt>
  50:	0c 94 69 00 	jmp	0xd2	; 0xd2 <__bad_interrupt>
  54:	0c 94 69 00 	jmp	0xd2	; 0xd2 <__bad_interrupt>
  58:	0c 94 69 00 	jmp	0xd2	; 0xd2 <__bad_interrupt>
  5c:	0c 94 69 00 	jmp	0xd2	; 0xd2 <__bad_interrupt>
  60:	0c 94 69 00 	jmp	0xd2	; 0xd2 <__bad_interrupt>
  64:	0c 94 69 00 	jmp	0xd2	; 0xd2 <__bad_interrupt>
  68:	0c 94 69 00 	jmp	0xd2	; 0xd2 <__bad_interrupt>
  6c:	0c 94 69 00 	jmp	0xd2	; 0xd2 <__bad_interrupt>
  70:	0c 94 69 00 	jmp	0xd2	; 0xd2 <__bad_interrupt>
  74:	0c 94 69 00 	jmp	0xd2	; 0xd2 <__bad_interrupt>
  78:	0c 94 69 00 	jmp	0xd2	; 0xd2 <__bad_interrupt>
  7c:	0c 94 69 00 	jmp	0xd2	; 0xd2 <__bad_interrupt>
  80:	0c 94 69 00 	jmp	0xd2	; 0xd2 <__bad_interrupt>
  84:	0c 94 69 00 	jmp	0xd2	; 0xd2 <__bad_interrupt>
  88:	0c 94 69 00 	jmp	0xd2	; 0xd2 <__bad_interrupt>
  8c:	0c 94 69 00 	jmp	0xd2	; 0xd2 <__bad_interrupt>
  90:	0c 94 69 00 	jmp	0xd2	; 0xd2 <__bad_interrupt>
  94:	0c 94 69 00 	jmp	0xd2	; 0xd2 <__bad_interrupt>

00000098 <__ctors_end>:
  98:	11 24       	eor	r1, r1
  9a:	1f be       	out	0x3f, r1	; 63
  9c:	cf ef       	ldi	r28, 0xFF	; 255
  9e:	d0 e1       	ldi	r29, 0x10	; 16
  a0:	de bf       	out	0x3e, r29	; 62
  a2:	cd bf       	out	0x3d, r28	; 61

000000a4 <__do_copy_data>:
  a4:	11 e0       	ldi	r17, 0x01	; 1
  a6:	a0 e0       	ldi	r26, 0x00	; 0
  a8:	b1 e0       	ldi	r27, 0x01	; 1
  aa:	ec e2       	ldi	r30, 0x2C	; 44
  ac:	f3 e0       	ldi	r31, 0x03	; 3
  ae:	02 c0       	rjmp	.+4      	; 0xb4 <__do_copy_data+0x10>
  b0:	05 90       	lpm	r0, Z+
  b2:	0d 92       	st	X+, r0
  b4:	aa 30       	cpi	r26, 0x0A	; 10
  b6:	b1 07       	cpc	r27, r17
  b8:	d9 f7       	brne	.-10     	; 0xb0 <__do_copy_data+0xc>

000000ba <__do_clear_bss>:
  ba:	11 e0       	ldi	r17, 0x01	; 1
  bc:	aa e0       	ldi	r26, 0x0A	; 10
  be:	b1 e0       	ldi	r27, 0x01	; 1
  c0:	01 c0       	rjmp	.+2      	; 0xc4 <.do_clear_bss_start>

000000c2 <.do_clear_bss_loop>:
  c2:	1d 92       	st	X+, r1

000000c4 <.do_clear_bss_start>:
  c4:	ac 30       	cpi	r26, 0x0C	; 12
  c6:	b1 07       	cpc	r27, r17
  c8:	e1 f7       	brne	.-8      	; 0xc2 <.do_clear_bss_loop>
  ca:	0e 94 6b 00 	call	0xd6	; 0xd6 <main>
  ce:	0c 94 94 01 	jmp	0x328	; 0x328 <_exit>

000000d2 <__bad_interrupt>:
  d2:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

000000d6 <main>:
uint8_t numberArray[ARRAY_LENGTH] = {NUM0, NUM1, NUM2, NUM3, NUM4, NUM5, NUM6, NUM7, NUM8, NUM9};

void shift_out(uint8_t data, uint8_t position);


int main(void){
  d6:	cf 93       	push	r28
  d8:	df 93       	push	r29
  da:	cd b7       	in	r28, 0x3d	; 61
  dc:	de b7       	in	r29, 0x3e	; 62
	
	
	
    //TIMER-COUNTER 1 for right display
    //setting clock to clk/64 CPU clock, setting timer to compare match mode
    TCCR1B = (1<<CS10) | (1<<CS11) | (1 << WGM12);
  de:	81 e8       	ldi	r24, 0x81	; 129
  e0:	90 e0       	ldi	r25, 0x00	; 0
  e2:	2b e0       	ldi	r18, 0x0B	; 11
  e4:	fc 01       	movw	r30, r24
  e6:	20 83       	st	Z, r18
    //initializing timer values
    TCCR1A = 0;
  e8:	80 e8       	ldi	r24, 0x80	; 128
  ea:	90 e0       	ldi	r25, 0x00	; 0
  ec:	fc 01       	movw	r30, r24
  ee:	10 82       	st	Z, r1
    TCCR1C = 0;
  f0:	82 e8       	ldi	r24, 0x82	; 130
  f2:	90 e0       	ldi	r25, 0x00	; 0
  f4:	fc 01       	movw	r30, r24
  f6:	10 82       	st	Z, r1
    //timer 1 compare match A interrupt enable
    TIMSK1 = (1 << OCIE1A);
  f8:	8f e6       	ldi	r24, 0x6F	; 111
  fa:	90 e0       	ldi	r25, 0x00	; 0
  fc:	22 e0       	ldi	r18, 0x02	; 2
  fe:	fc 01       	movw	r30, r24
 100:	20 83       	st	Z, r18
    //load number into compare match, 100 Hz
    OCR1A = 31250;
 102:	88 e8       	ldi	r24, 0x88	; 136
 104:	90 e0       	ldi	r25, 0x00	; 0
 106:	22 e1       	ldi	r18, 0x12	; 18
 108:	3a e7       	ldi	r19, 0x7A	; 122
 10a:	fc 01       	movw	r30, r24
 10c:	31 83       	std	Z+1, r19	; 0x01
 10e:	20 83       	st	Z, r18
	
	//TIMER-COUNTER 2 for left display, 10 times slower
	//setting clock to clk/1024 CPU clock, setting timer to compare match mode
	TCCR0B = (1<<CS22) | (1<<CS20) | (1 << WGM22);
 110:	85 e4       	ldi	r24, 0x45	; 69
 112:	90 e0       	ldi	r25, 0x00	; 0
 114:	2d e0       	ldi	r18, 0x0D	; 13
 116:	fc 01       	movw	r30, r24
 118:	20 83       	st	Z, r18
	//initializing timer values
	TCCR0A = 0;
 11a:	84 e4       	ldi	r24, 0x44	; 68
 11c:	90 e0       	ldi	r25, 0x00	; 0
 11e:	fc 01       	movw	r30, r24
 120:	10 82       	st	Z, r1
	//TCCR = 0;
	//timer 1 compare match A interrupt enable
	TIMSK2 = (1 << OCIE2A);
 122:	80 e7       	ldi	r24, 0x70	; 112
 124:	90 e0       	ldi	r25, 0x00	; 0
 126:	22 e0       	ldi	r18, 0x02	; 2
 128:	fc 01       	movw	r30, r24
 12a:	20 83       	st	Z, r18
	//load number into compare match
	OCR2A = 19531;
 12c:	83 eb       	ldi	r24, 0xB3	; 179
 12e:	90 e0       	ldi	r25, 0x00	; 0
 130:	2b e4       	ldi	r18, 0x4B	; 75
 132:	fc 01       	movw	r30, r24
 134:	20 83       	st	Z, r18
    	
    //LED INITIALISATION
    //setting PORTA pin 0 to output
    DDRA = 0x01;
 136:	81 e2       	ldi	r24, 0x21	; 33
 138:	90 e0       	ldi	r25, 0x00	; 0
 13a:	21 e0       	ldi	r18, 0x01	; 1
 13c:	fc 01       	movw	r30, r24
 13e:	20 83       	st	Z, r18
    //lighting LED 0
    PORTA = 0x01;
 140:	82 e2       	ldi	r24, 0x22	; 34
 142:	90 e0       	ldi	r25, 0x00	; 0
 144:	21 e0       	ldi	r18, 0x01	; 1
 146:	fc 01       	movw	r30, r24
 148:	20 83       	st	Z, r18

    //INTERRUPTS
    //global interrupt enable
    sei();
 14a:	78 94       	sei
	
	// 7 segment display control
	// 7-segment data connected to PE4
	DDRE = 0xFF;
 14c:	8d e2       	ldi	r24, 0x2D	; 45
 14e:	90 e0       	ldi	r25, 0x00	; 0
 150:	2f ef       	ldi	r18, 0xFF	; 255
 152:	fc 01       	movw	r30, r24
 154:	20 83       	st	Z, r18
	PORTE = 0x00;
 156:	8e e2       	ldi	r24, 0x2E	; 46
 158:	90 e0       	ldi	r25, 0x00	; 0
 15a:	fc 01       	movw	r30, r24
 15c:	10 82       	st	Z, r1
	
	DDRB = 0x80;	//latch to output
 15e:	84 e2       	ldi	r24, 0x24	; 36
 160:	90 e0       	ldi	r25, 0x00	; 0
 162:	20 e8       	ldi	r18, 0x80	; 128
 164:	fc 01       	movw	r30, r24
 166:	20 83       	st	Z, r18
	DDRD = 0x10;	
 168:	8a e2       	ldi	r24, 0x2A	; 42
 16a:	90 e0       	ldi	r25, 0x00	; 0
 16c:	20 e1       	ldi	r18, 0x10	; 16
 16e:	fc 01       	movw	r30, r24
 170:	20 83       	st	Z, r18
	
		
    while(1){
		shift_out(numberArray[rightData], 0x01);	// refresh right display
 172:	80 91 0b 01 	lds	r24, 0x010B
 176:	88 2f       	mov	r24, r24
 178:	90 e0       	ldi	r25, 0x00	; 0
 17a:	80 50       	subi	r24, 0x00	; 0
 17c:	9f 4f       	sbci	r25, 0xFF	; 255
 17e:	fc 01       	movw	r30, r24
 180:	80 81       	ld	r24, Z
 182:	61 e0       	ldi	r22, 0x01	; 1
 184:	0e 94 d0 00 	call	0x1a0	; 0x1a0 <shift_out>
		shift_out(numberArray[leftData], 0x10);		// refresh left display
 188:	80 91 0a 01 	lds	r24, 0x010A
 18c:	88 2f       	mov	r24, r24
 18e:	90 e0       	ldi	r25, 0x00	; 0
 190:	80 50       	subi	r24, 0x00	; 0
 192:	9f 4f       	sbci	r25, 0xFF	; 255
 194:	fc 01       	movw	r30, r24
 196:	80 81       	ld	r24, Z
 198:	60 e1       	ldi	r22, 0x10	; 16
 19a:	0e 94 d0 00 	call	0x1a0	; 0x1a0 <shift_out>
    }
 19e:	e9 cf       	rjmp	.-46     	; 0x172 <main+0x9c>

000001a0 <shift_out>:
    
	
}

void shift_out(uint8_t data, uint8_t position){
 1a0:	cf 93       	push	r28
 1a2:	df 93       	push	r29
 1a4:	00 d0       	rcall	.+0      	; 0x1a6 <shift_out+0x6>
 1a6:	00 d0       	rcall	.+0      	; 0x1a8 <shift_out+0x8>
 1a8:	0f 92       	push	r0
 1aa:	cd b7       	in	r28, 0x3d	; 61
 1ac:	de b7       	in	r29, 0x3e	; 62
 1ae:	8c 83       	std	Y+4, r24	; 0x04
 1b0:	6d 83       	std	Y+5, r22	; 0x05
	//TODO
	// Siin on mingi loogikaviga sees. Kuvab korraga ainult kas paremat
	// või vasakut displayd. võiks kuvada korraga mõlemat.
	
	
	if(position == 0x10){
 1b2:	8d 81       	ldd	r24, Y+5	; 0x05
 1b4:	80 31       	cpi	r24, 0x10	; 16
 1b6:	51 f4       	brne	.+20     	; 0x1cc <shift_out+0x2c>
		PORTD = PORTD & ~(1 << PD4);					//PD4 to 0
 1b8:	8b e2       	ldi	r24, 0x2B	; 43
 1ba:	90 e0       	ldi	r25, 0x00	; 0
 1bc:	2b e2       	ldi	r18, 0x2B	; 43
 1be:	30 e0       	ldi	r19, 0x00	; 0
 1c0:	f9 01       	movw	r30, r18
 1c2:	20 81       	ld	r18, Z
 1c4:	2f 7e       	andi	r18, 0xEF	; 239
 1c6:	fc 01       	movw	r30, r24
 1c8:	20 83       	st	Z, r18
 1ca:	09 c0       	rjmp	.+18     	; 0x1de <shift_out+0x3e>
	}else{
		PORTD = PORTD | (1 << PD4);						//PD4 to 1
 1cc:	8b e2       	ldi	r24, 0x2B	; 43
 1ce:	90 e0       	ldi	r25, 0x00	; 0
 1d0:	2b e2       	ldi	r18, 0x2B	; 43
 1d2:	30 e0       	ldi	r19, 0x00	; 0
 1d4:	f9 01       	movw	r30, r18
 1d6:	20 81       	ld	r18, Z
 1d8:	20 61       	ori	r18, 0x10	; 16
 1da:	fc 01       	movw	r30, r24
 1dc:	20 83       	st	Z, r18
	}	
	
	volatile uint8_t dataBit_i = 0;
 1de:	1b 82       	std	Y+3, r1	; 0x03
	for(int i = 0; i < 8; i++){
 1e0:	1a 82       	std	Y+2, r1	; 0x02
 1e2:	19 82       	std	Y+1, r1	; 0x01
 1e4:	44 c0       	rjmp	.+136    	; 0x26e <shift_out+0xce>
		PORTE = (PORTE & ~(1 << PE3));	// clock signal to 0
 1e6:	8e e2       	ldi	r24, 0x2E	; 46
 1e8:	90 e0       	ldi	r25, 0x00	; 0
 1ea:	2e e2       	ldi	r18, 0x2E	; 46
 1ec:	30 e0       	ldi	r19, 0x00	; 0
 1ee:	f9 01       	movw	r30, r18
 1f0:	20 81       	ld	r18, Z
 1f2:	27 7f       	andi	r18, 0xF7	; 247
 1f4:	fc 01       	movw	r30, r24
 1f6:	20 83       	st	Z, r18
		// data pin = PE4
		dataBit_i  = data & (1 << i);
 1f8:	81 e0       	ldi	r24, 0x01	; 1
 1fa:	90 e0       	ldi	r25, 0x00	; 0
 1fc:	09 80       	ldd	r0, Y+1	; 0x01
 1fe:	02 c0       	rjmp	.+4      	; 0x204 <shift_out+0x64>
 200:	88 0f       	add	r24, r24
 202:	99 1f       	adc	r25, r25
 204:	0a 94       	dec	r0
 206:	e2 f7       	brpl	.-8      	; 0x200 <shift_out+0x60>
 208:	98 2f       	mov	r25, r24
 20a:	8c 81       	ldd	r24, Y+4	; 0x04
 20c:	89 23       	and	r24, r25
 20e:	8b 83       	std	Y+3, r24	; 0x03
		dataBit_i = dataBit_i >> i;		// now data is on position 0
 210:	8b 81       	ldd	r24, Y+3	; 0x03
 212:	88 2f       	mov	r24, r24
 214:	90 e0       	ldi	r25, 0x00	; 0
 216:	09 80       	ldd	r0, Y+1	; 0x01
 218:	02 c0       	rjmp	.+4      	; 0x21e <shift_out+0x7e>
 21a:	95 95       	asr	r25
 21c:	87 95       	ror	r24
 21e:	0a 94       	dec	r0
 220:	e2 f7       	brpl	.-8      	; 0x21a <shift_out+0x7a>
 222:	8b 83       	std	Y+3, r24	; 0x03
		dataBit_i = dataBit_i << 4;		// now data is on position 4
 224:	8b 81       	ldd	r24, Y+3	; 0x03
 226:	82 95       	swap	r24
 228:	80 7f       	andi	r24, 0xF0	; 240
 22a:	8b 83       	std	Y+3, r24	; 0x03
		
		PORTE = (PORTE & ~(1 << PE4));	// 7seg data now 0
 22c:	8e e2       	ldi	r24, 0x2E	; 46
 22e:	90 e0       	ldi	r25, 0x00	; 0
 230:	2e e2       	ldi	r18, 0x2E	; 46
 232:	30 e0       	ldi	r19, 0x00	; 0
 234:	f9 01       	movw	r30, r18
 236:	20 81       	ld	r18, Z
 238:	2f 7e       	andi	r18, 0xEF	; 239
 23a:	fc 01       	movw	r30, r24
 23c:	20 83       	st	Z, r18
		PORTE |=  dataBit_i;	// 7seg data written
 23e:	8e e2       	ldi	r24, 0x2E	; 46
 240:	90 e0       	ldi	r25, 0x00	; 0
 242:	2e e2       	ldi	r18, 0x2E	; 46
 244:	30 e0       	ldi	r19, 0x00	; 0
 246:	f9 01       	movw	r30, r18
 248:	30 81       	ld	r19, Z
 24a:	2b 81       	ldd	r18, Y+3	; 0x03
 24c:	23 2b       	or	r18, r19
 24e:	fc 01       	movw	r30, r24
 250:	20 83       	st	Z, r18
		
		PORTE = (PORTE | (1 << PE3));	// clock signal to 1
 252:	8e e2       	ldi	r24, 0x2E	; 46
 254:	90 e0       	ldi	r25, 0x00	; 0
 256:	2e e2       	ldi	r18, 0x2E	; 46
 258:	30 e0       	ldi	r19, 0x00	; 0
 25a:	f9 01       	movw	r30, r18
 25c:	20 81       	ld	r18, Z
 25e:	28 60       	ori	r18, 0x08	; 8
 260:	fc 01       	movw	r30, r24
 262:	20 83       	st	Z, r18
	}else{
		PORTD = PORTD | (1 << PD4);						//PD4 to 1
	}	
	
	volatile uint8_t dataBit_i = 0;
	for(int i = 0; i < 8; i++){
 264:	89 81       	ldd	r24, Y+1	; 0x01
 266:	9a 81       	ldd	r25, Y+2	; 0x02
 268:	01 96       	adiw	r24, 0x01	; 1
 26a:	9a 83       	std	Y+2, r25	; 0x02
 26c:	89 83       	std	Y+1, r24	; 0x01
 26e:	89 81       	ldd	r24, Y+1	; 0x01
 270:	9a 81       	ldd	r25, Y+2	; 0x02
 272:	88 30       	cpi	r24, 0x08	; 8
 274:	91 05       	cpc	r25, r1
 276:	0c f4       	brge	.+2      	; 0x27a <shift_out+0xda>
 278:	b6 cf       	rjmp	.-148    	; 0x1e6 <shift_out+0x46>
		PORTE = (PORTE | (1 << PE3));	// clock signal to 1
	}
		
	// latch
	//latch is PB7
	PORTB = PORTB | (1 << PB7);			// latch is "1"
 27a:	85 e2       	ldi	r24, 0x25	; 37
 27c:	90 e0       	ldi	r25, 0x00	; 0
 27e:	25 e2       	ldi	r18, 0x25	; 37
 280:	30 e0       	ldi	r19, 0x00	; 0
 282:	f9 01       	movw	r30, r18
 284:	20 81       	ld	r18, Z
 286:	20 68       	ori	r18, 0x80	; 128
 288:	fc 01       	movw	r30, r24
 28a:	20 83       	st	Z, r18
	asm("nop");
 28c:	00 00       	nop
	PORTB = PORTB & ~(1 << PB7);		// latch is "0"
 28e:	85 e2       	ldi	r24, 0x25	; 37
 290:	90 e0       	ldi	r25, 0x00	; 0
 292:	25 e2       	ldi	r18, 0x25	; 37
 294:	30 e0       	ldi	r19, 0x00	; 0
 296:	f9 01       	movw	r30, r18
 298:	20 81       	ld	r18, Z
 29a:	2f 77       	andi	r18, 0x7F	; 127
 29c:	fc 01       	movw	r30, r24
 29e:	20 83       	st	Z, r18
	
}
 2a0:	0f 90       	pop	r0
 2a2:	0f 90       	pop	r0
 2a4:	0f 90       	pop	r0
 2a6:	0f 90       	pop	r0
 2a8:	0f 90       	pop	r0
 2aa:	df 91       	pop	r29
 2ac:	cf 91       	pop	r28
 2ae:	08 95       	ret

000002b0 <__vector_17>:

//!use the right letter!
SIGNAL(TIMER1_COMPA_vect){	//right display
 2b0:	1f 92       	push	r1
 2b2:	0f 92       	push	r0
 2b4:	0f b6       	in	r0, 0x3f	; 63
 2b6:	0f 92       	push	r0
 2b8:	11 24       	eor	r1, r1
 2ba:	8f 93       	push	r24
 2bc:	cf 93       	push	r28
 2be:	df 93       	push	r29
 2c0:	cd b7       	in	r28, 0x3d	; 61
 2c2:	de b7       	in	r29, 0x3e	; 62
	if(rightData != 8){
 2c4:	80 91 0b 01 	lds	r24, 0x010B
 2c8:	88 30       	cpi	r24, 0x08	; 8
 2ca:	31 f0       	breq	.+12     	; 0x2d8 <__vector_17+0x28>
		rightData += 1;
 2cc:	80 91 0b 01 	lds	r24, 0x010B
 2d0:	8f 5f       	subi	r24, 0xFF	; 255
 2d2:	80 93 0b 01 	sts	0x010B, r24
 2d6:	02 c0       	rjmp	.+4      	; 0x2dc <__vector_17+0x2c>
	}else{
		rightData = 0;
 2d8:	10 92 0b 01 	sts	0x010B, r1
	}
}
 2dc:	df 91       	pop	r29
 2de:	cf 91       	pop	r28
 2e0:	8f 91       	pop	r24
 2e2:	0f 90       	pop	r0
 2e4:	0f be       	out	0x3f, r0	; 63
 2e6:	0f 90       	pop	r0
 2e8:	1f 90       	pop	r1
 2ea:	18 95       	reti

000002ec <__vector_13>:

SIGNAL(TIMER2_COMPA_vect){	//left display
 2ec:	1f 92       	push	r1
 2ee:	0f 92       	push	r0
 2f0:	0f b6       	in	r0, 0x3f	; 63
 2f2:	0f 92       	push	r0
 2f4:	11 24       	eor	r1, r1
 2f6:	8f 93       	push	r24
 2f8:	cf 93       	push	r28
 2fa:	df 93       	push	r29
 2fc:	cd b7       	in	r28, 0x3d	; 61
 2fe:	de b7       	in	r29, 0x3e	; 62
	if(leftData != 9){
 300:	80 91 0a 01 	lds	r24, 0x010A
 304:	89 30       	cpi	r24, 0x09	; 9
 306:	31 f0       	breq	.+12     	; 0x314 <__vector_13+0x28>
		leftData += 1;
 308:	80 91 0a 01 	lds	r24, 0x010A
 30c:	8f 5f       	subi	r24, 0xFF	; 255
 30e:	80 93 0a 01 	sts	0x010A, r24
 312:	02 c0       	rjmp	.+4      	; 0x318 <__vector_13+0x2c>
	}else{
		leftData = 0;
 314:	10 92 0a 01 	sts	0x010A, r1
	}
 318:	df 91       	pop	r29
 31a:	cf 91       	pop	r28
 31c:	8f 91       	pop	r24
 31e:	0f 90       	pop	r0
 320:	0f be       	out	0x3f, r0	; 63
 322:	0f 90       	pop	r0
 324:	1f 90       	pop	r1
 326:	18 95       	reti

00000328 <_exit>:
 328:	f8 94       	cli

0000032a <__stop_program>:
 32a:	ff cf       	rjmp	.-2      	; 0x32a <__stop_program>
