# Compile of DataPath.v failed with 2 errors.
# Compile of DataPath.v was successful.
# Compile of DPTB.v was successful.
vsim work.DataPathTB
# vsim work.DataPathTB 
# Start time: 23:11:17 on Apr 11,2025
# Loading work.DataPathTB
# ** Error: (vsim-3033) Instantiation of 'FetchCicle' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DataPathTB File: C:/Users/joel_/Documents/GitHub/ComputerArquitecture/DataPath/DPTB.v Line: 9
#         Searched libraries:
#             C:/Users/joel_/Documents/GitHub/ComputerArquitecture/DataPath/work
# Error loading design
# End time: 23:11:18 on Apr 11,2025, Elapsed time: 0:00:01
# Errors: 1, Warnings: 10
# Compile of DPTB.v was successful.
vsim work.Demuxo
# vsim work.Demuxo 
# Start time: 23:11:40 on Apr 11,2025
# Loading work.Demuxo
run -all
add wave -position end  sim:/Demuxo/dmx
add wave -position end  sim:/Demuxo/dataAluIn
add wave -position end  sim:/Demuxo/dataMemIn
add wave -position end  sim:/Demuxo/dataOut
run -all
run -all
vsim work.DataPathTB
# End time: 23:12:17 on Apr 11,2025, Elapsed time: 0:00:37
# Errors: 0, Warnings: 2
# vsim work.DataPathTB 
# Start time: 23:12:17 on Apr 11,2025
# Loading work.DataPathTB
# Loading work.DataPath
# Loading work.Controller
# Loading work.Alu_Control
# Loading work.BancRegister
# Loading work.ALU
# Loading work.MemoryData
# Loading work.Demuxo
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (4) for port 'ALUop'. The port definition is at: C:/Users/joel_/Documents/GitHub/ComputerArquitecture/DataPath/DataPath.v(134).
#    Time: 0 ps  Iteration: 0  Instance: /DataPathTB/DP/AluController File: C:/Users/joel_/Documents/GitHub/ComputerArquitecture/DataPath/DataPath.v Line: 26
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (3) for port 'ALU_op'. The port definition is at: C:/Users/joel_/Documents/GitHub/ComputerArquitecture/DataPath/DataPath.v(218).
#    Time: 0 ps  Iteration: 0  Instance: /DataPathTB/DP/Alulu File: C:/Users/joel_/Documents/GitHub/ComputerArquitecture/DataPath/DataPath.v Line: 44
add wave -position end  sim:/DataPathTB/instruccion
add wave -position end  sim:/DataPathTB/Clk
add wave -position end  sim:/DataPathTB/dataOut
run -all
# ** Note: $stop    : C:/Users/joel_/Documents/GitHub/ComputerArquitecture/DataPath/DPTB.v(23)
#    Time: 80 ns  Iteration: 0  Instance: /DataPathTB
# Break in Module DataPathTB at C:/Users/joel_/Documents/GitHub/ComputerArquitecture/DataPath/DPTB.v line 23
# Compile of DPTB.v was successful.
vsim work.DataPathTB
# End time: 23:20:54 on Apr 11,2025, Elapsed time: 0:08:37
# Errors: 0, Warnings: 4
# vsim work.DataPathTB 
# Start time: 23:20:54 on Apr 11,2025
# Loading work.DataPathTB
# Loading work.DataPath
# Loading work.Controller
# Loading work.Alu_Control
# Loading work.BancRegister
# Loading work.ALU
# Loading work.MemoryData
# Loading work.Demuxo
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (4) for port 'ALUop'. The port definition is at: C:/Users/joel_/Documents/GitHub/ComputerArquitecture/DataPath/DataPath.v(134).
#    Time: 0 ps  Iteration: 0  Instance: /DataPathTB/DP/AluController File: C:/Users/joel_/Documents/GitHub/ComputerArquitecture/DataPath/DataPath.v Line: 26
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (3) for port 'ALU_op'. The port definition is at: C:/Users/joel_/Documents/GitHub/ComputerArquitecture/DataPath/DataPath.v(218).
#    Time: 0 ps  Iteration: 0  Instance: /DataPathTB/DP/Alulu File: C:/Users/joel_/Documents/GitHub/ComputerArquitecture/DataPath/DataPath.v Line: 44
add wave -position end  sim:/DataPathTB/instruccion
add wave -position end  sim:/DataPathTB/Clk
add wave -position end  sim:/DataPathTB/dataOut
run -all
# ** Note: $stop    : C:/Users/joel_/Documents/GitHub/ComputerArquitecture/DataPath/DPTB.v(26)
#    Time: 80 ns  Iteration: 0  Instance: /DataPathTB
# Break in Module DataPathTB at C:/Users/joel_/Documents/GitHub/ComputerArquitecture/DataPath/DPTB.v line 26
# Compile of DPTB.v was successful.
vsim work.DataPathTB
# End time: 23:23:34 on Apr 11,2025, Elapsed time: 0:02:40
# Errors: 0, Warnings: 4
# vsim work.DataPathTB 
# Start time: 23:23:34 on Apr 11,2025
# Loading work.DataPathTB
# Loading work.DataPath
# Loading work.Controller
# Loading work.Alu_Control
# Loading work.BancRegister
# Loading work.ALU
# Loading work.MemoryData
# Loading work.Demuxo
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (4) for port 'ALUop'. The port definition is at: C:/Users/joel_/Documents/GitHub/ComputerArquitecture/DataPath/DataPath.v(134).
#    Time: 0 ps  Iteration: 0  Instance: /DataPathTB/DP/AluController File: C:/Users/joel_/Documents/GitHub/ComputerArquitecture/DataPath/DataPath.v Line: 26
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (3) for port 'ALU_op'. The port definition is at: C:/Users/joel_/Documents/GitHub/ComputerArquitecture/DataPath/DataPath.v(218).
#    Time: 0 ps  Iteration: 0  Instance: /DataPathTB/DP/Alulu File: C:/Users/joel_/Documents/GitHub/ComputerArquitecture/DataPath/DataPath.v Line: 44
add wave -position end  sim:/DataPathTB/instruccion
add wave -position end  sim:/DataPathTB/Clk
add wave -position end  sim:/DataPathTB/dataOut
run -all
# ** Note: $stop    : C:/Users/joel_/Documents/GitHub/ComputerArquitecture/DataPath/DPTB.v(26)
#    Time: 80 ns  Iteration: 0  Instance: /DataPathTB
# Break in Module DataPathTB at C:/Users/joel_/Documents/GitHub/ComputerArquitecture/DataPath/DPTB.v line 26
# End time: 23:41:13 on Apr 11,2025, Elapsed time: 0:17:39
# Errors: 0, Warnings: 3
