
UART_DMA.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000130  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00000370  08000130  08000130  00001130  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000020  080004a0  080004a0  000014a0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080004c0  080004c0  000014c8  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  080004c0  080004c0  000014c8  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  080004c0  080004c8  000014c8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080004c0  080004c0  000014c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080004c4  080004c4  000014c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000000  20000000  20000000  000014c8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000001c  20000000  080004c8  00002000  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000001c  080004c8  0000201c  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000014c8  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000099c  00000000  00000000  000014f1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00000369  00000000  00000000  00001e8d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000000c0  00000000  00000000  000021f8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000085  00000000  00000000  000022b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00010d8f  00000000  00000000  0000233d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00000e75  00000000  00000000  000130cc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000580e4  00000000  00000000  00013f41  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0006c025  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00000204  00000000  00000000  0006c068  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000004c  00000000  00000000  0006c26c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000130 <__do_global_dtors_aux>:
 8000130:	b510      	push	{r4, lr}
 8000132:	4c05      	ldr	r4, [pc, #20]	@ (8000148 <__do_global_dtors_aux+0x18>)
 8000134:	7823      	ldrb	r3, [r4, #0]
 8000136:	b933      	cbnz	r3, 8000146 <__do_global_dtors_aux+0x16>
 8000138:	4b04      	ldr	r3, [pc, #16]	@ (800014c <__do_global_dtors_aux+0x1c>)
 800013a:	b113      	cbz	r3, 8000142 <__do_global_dtors_aux+0x12>
 800013c:	4804      	ldr	r0, [pc, #16]	@ (8000150 <__do_global_dtors_aux+0x20>)
 800013e:	f3af 8000 	nop.w
 8000142:	2301      	movs	r3, #1
 8000144:	7023      	strb	r3, [r4, #0]
 8000146:	bd10      	pop	{r4, pc}
 8000148:	20000000 	.word	0x20000000
 800014c:	00000000 	.word	0x00000000
 8000150:	08000488 	.word	0x08000488

08000154 <frame_dummy>:
 8000154:	b508      	push	{r3, lr}
 8000156:	4b03      	ldr	r3, [pc, #12]	@ (8000164 <frame_dummy+0x10>)
 8000158:	b11b      	cbz	r3, 8000162 <frame_dummy+0xe>
 800015a:	4903      	ldr	r1, [pc, #12]	@ (8000168 <frame_dummy+0x14>)
 800015c:	4803      	ldr	r0, [pc, #12]	@ (800016c <frame_dummy+0x18>)
 800015e:	f3af 8000 	nop.w
 8000162:	bd08      	pop	{r3, pc}
 8000164:	00000000 	.word	0x00000000
 8000168:	20000004 	.word	0x20000004
 800016c:	08000488 	.word	0x08000488

08000170 <main>:
#define LED_PIN     GPIOA_5

char key;
static void DMA_callback(void);
int main(void)
{
 8000170:	b5b0      	push	{r4, r5, r7, lr}
 8000172:	b088      	sub	sp, #32
 8000174:	af00      	add	r7, sp, #0

	char msg[31] = "hello from stm32 dma transfer\n\r";
 8000176:	4b14      	ldr	r3, [pc, #80]	@ (80001c8 <main+0x58>)
 8000178:	463c      	mov	r4, r7
 800017a:	461d      	mov	r5, r3
 800017c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800017e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000180:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8000184:	c407      	stmia	r4!, {r0, r1, r2}
 8000186:	8023      	strh	r3, [r4, #0]
 8000188:	3402      	adds	r4, #2
 800018a:	0c1b      	lsrs	r3, r3, #16
 800018c:	7023      	strb	r3, [r4, #0]
	uart2_tx_init();
 800018e:	f000 f8e7 	bl	8000360 <uart2_tx_init>
	dma1_channe7_init((uint32_t) msg, (uint32_t)&USART2->DR,31);
 8000192:	463b      	mov	r3, r7
 8000194:	221f      	movs	r2, #31
 8000196:	490d      	ldr	r1, [pc, #52]	@ (80001cc <main+0x5c>)
 8000198:	4618      	mov	r0, r3
 800019a:	f000 f87f 	bl	800029c <dma1_channe7_init>
    // Enable clock access to GPIOA
    RCC->APB2ENR |= GPIOAEN;
 800019e:	4b0c      	ldr	r3, [pc, #48]	@ (80001d0 <main+0x60>)
 80001a0:	699b      	ldr	r3, [r3, #24]
 80001a2:	4a0b      	ldr	r2, [pc, #44]	@ (80001d0 <main+0x60>)
 80001a4:	f043 0304 	orr.w	r3, r3, #4
 80001a8:	6193      	str	r3, [r2, #24]

    // Configure PA5 as output push-pull
    GPIOA->CRL &= ~(0xF << 20);   // Clear MODE5[1:0], CNF5[1:0]
 80001aa:	4b0a      	ldr	r3, [pc, #40]	@ (80001d4 <main+0x64>)
 80001ac:	681b      	ldr	r3, [r3, #0]
 80001ae:	4a09      	ldr	r2, [pc, #36]	@ (80001d4 <main+0x64>)
 80001b0:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 80001b4:	6013      	str	r3, [r2, #0]
    GPIOA->CRL |=  (0x2 << 20);   // MODE5 = 10 (Output 2 MHz), CNF5 = 00 (Push-pull)
 80001b6:	4b07      	ldr	r3, [pc, #28]	@ (80001d4 <main+0x64>)
 80001b8:	681b      	ldr	r3, [r3, #0]
 80001ba:	4a06      	ldr	r2, [pc, #24]	@ (80001d4 <main+0x64>)
 80001bc:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80001c0:	6013      	str	r3, [r2, #0]

    while (1)
 80001c2:	bf00      	nop
 80001c4:	e7fd      	b.n	80001c2 <main+0x52>
 80001c6:	bf00      	nop
 80001c8:	080004a0 	.word	0x080004a0
 80001cc:	40004404 	.word	0x40004404
 80001d0:	40021000 	.word	0x40021000
 80001d4:	40010800 	.word	0x40010800

080001d8 <DMA_callback>:

         // Turn OFF LED
    }
}
static void DMA_callback(void)
{
 80001d8:	b480      	push	{r7}
 80001da:	af00      	add	r7, sp, #0
	GPIOA->ODR |= LED_PIN;
 80001dc:	4b04      	ldr	r3, [pc, #16]	@ (80001f0 <DMA_callback+0x18>)
 80001de:	68db      	ldr	r3, [r3, #12]
 80001e0:	4a03      	ldr	r2, [pc, #12]	@ (80001f0 <DMA_callback+0x18>)
 80001e2:	f043 0320 	orr.w	r3, r3, #32
 80001e6:	60d3      	str	r3, [r2, #12]
}
 80001e8:	bf00      	nop
 80001ea:	46bd      	mov	sp, r7
 80001ec:	bc80      	pop	{r7}
 80001ee:	4770      	bx	lr
 80001f0:	40010800 	.word	0x40010800

080001f4 <DMA1_Channel7_IRQHandler>:
void DMA1_Channel7_IRQHandler (void){
 80001f4:	b580      	push	{r7, lr}
 80001f6:	af00      	add	r7, sp, #0
	//CHECK FOR TRANSFER COMPLETE INTERRUP
	if (DMA1->ISR & (1U << 25))
 80001f8:	4b07      	ldr	r3, [pc, #28]	@ (8000218 <DMA1_Channel7_IRQHandler+0x24>)
 80001fa:	681b      	ldr	r3, [r3, #0]
 80001fc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8000200:	2b00      	cmp	r3, #0
 8000202:	d007      	beq.n	8000214 <DMA1_Channel7_IRQHandler+0x20>
	{
		//CLEAR FLAG
		DMA1->IFCR |= (1U << 25);
 8000204:	4b04      	ldr	r3, [pc, #16]	@ (8000218 <DMA1_Channel7_IRQHandler+0x24>)
 8000206:	685b      	ldr	r3, [r3, #4]
 8000208:	4a03      	ldr	r2, [pc, #12]	@ (8000218 <DMA1_Channel7_IRQHandler+0x24>)
 800020a:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800020e:	6053      	str	r3, [r2, #4]

	//DO SOMETHING
		DMA_callback();
 8000210:	f7ff ffe2 	bl	80001d8 <DMA_callback>
	}
}
 8000214:	bf00      	nop
 8000216:	bd80      	pop	{r7, pc}
 8000218:	40020000 	.word	0x40020000

0800021c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800021c:	b480      	push	{r7}
 800021e:	b083      	sub	sp, #12
 8000220:	af00      	add	r7, sp, #0
 8000222:	4603      	mov	r3, r0
 8000224:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000226:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800022a:	2b00      	cmp	r3, #0
 800022c:	db0b      	blt.n	8000246 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800022e:	79fb      	ldrb	r3, [r7, #7]
 8000230:	f003 021f 	and.w	r2, r3, #31
 8000234:	4906      	ldr	r1, [pc, #24]	@ (8000250 <__NVIC_EnableIRQ+0x34>)
 8000236:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800023a:	095b      	lsrs	r3, r3, #5
 800023c:	2001      	movs	r0, #1
 800023e:	fa00 f202 	lsl.w	r2, r0, r2
 8000242:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000246:	bf00      	nop
 8000248:	370c      	adds	r7, #12
 800024a:	46bd      	mov	sp, r7
 800024c:	bc80      	pop	{r7}
 800024e:	4770      	bx	lr
 8000250:	e000e100 	.word	0xe000e100

08000254 <compute_uart_bd>:
#define DTD              (1U<<4)
#define TCIE              (1U<<1)
#define DMAT              (1U<<7)

static uint16_t compute_uart_bd(uint32_t periphclk, uint32_t baudrate)
{
 8000254:	b480      	push	{r7}
 8000256:	b083      	sub	sp, #12
 8000258:	af00      	add	r7, sp, #0
 800025a:	6078      	str	r0, [r7, #4]
 800025c:	6039      	str	r1, [r7, #0]
    return (periphclk + (baudrate/2U)) / baudrate;
 800025e:	683b      	ldr	r3, [r7, #0]
 8000260:	085a      	lsrs	r2, r3, #1
 8000262:	687b      	ldr	r3, [r7, #4]
 8000264:	441a      	add	r2, r3
 8000266:	683b      	ldr	r3, [r7, #0]
 8000268:	fbb2 f3f3 	udiv	r3, r2, r3
 800026c:	b29b      	uxth	r3, r3
}
 800026e:	4618      	mov	r0, r3
 8000270:	370c      	adds	r7, #12
 8000272:	46bd      	mov	sp, r7
 8000274:	bc80      	pop	{r7}
 8000276:	4770      	bx	lr

08000278 <uart_set_baudrate>:

static void uart_set_baudrate(USART_TypeDef *USARTx, uint32_t periphclk, uint32_t baudrate)
{
 8000278:	b580      	push	{r7, lr}
 800027a:	b084      	sub	sp, #16
 800027c:	af00      	add	r7, sp, #0
 800027e:	60f8      	str	r0, [r7, #12]
 8000280:	60b9      	str	r1, [r7, #8]
 8000282:	607a      	str	r2, [r7, #4]
    USARTx->BRR = compute_uart_bd(periphclk, baudrate);
 8000284:	6879      	ldr	r1, [r7, #4]
 8000286:	68b8      	ldr	r0, [r7, #8]
 8000288:	f7ff ffe4 	bl	8000254 <compute_uart_bd>
 800028c:	4603      	mov	r3, r0
 800028e:	461a      	mov	r2, r3
 8000290:	68fb      	ldr	r3, [r7, #12]
 8000292:	609a      	str	r2, [r3, #8]
}
 8000294:	bf00      	nop
 8000296:	3710      	adds	r7, #16
 8000298:	46bd      	mov	sp, r7
 800029a:	bd80      	pop	{r7, pc}

0800029c <dma1_channe7_init>:
	}


void dma1_channe7_init(uint32_t src, uint32_t dst,uint32_t len)

{
 800029c:	b580      	push	{r7, lr}
 800029e:	b084      	sub	sp, #16
 80002a0:	af00      	add	r7, sp, #0
 80002a2:	60f8      	str	r0, [r7, #12]
 80002a4:	60b9      	str	r1, [r7, #8]
 80002a6:	607a      	str	r2, [r7, #4]
//enable clk access to dma
	RCC->AHBENR |= DMA1EN;
 80002a8:	4b29      	ldr	r3, [pc, #164]	@ (8000350 <dma1_channe7_init+0xb4>)
 80002aa:	695b      	ldr	r3, [r3, #20]
 80002ac:	4a28      	ldr	r2, [pc, #160]	@ (8000350 <dma1_channe7_init+0xb4>)
 80002ae:	f043 0301 	orr.w	r3, r3, #1
 80002b2:	6153      	str	r3, [r2, #20]
	//disable dma1  channel7
	DMA1_Channel7->CCR &=~DMACEN;
 80002b4:	4b27      	ldr	r3, [pc, #156]	@ (8000354 <dma1_channe7_init+0xb8>)
 80002b6:	681b      	ldr	r3, [r3, #0]
 80002b8:	4a26      	ldr	r2, [pc, #152]	@ (8000354 <dma1_channe7_init+0xb8>)
 80002ba:	f023 0301 	bic.w	r3, r3, #1
 80002be:	6013      	str	r3, [r2, #0]
	//wait until dma is disabled
	while(DMA1_Channel7->CCR & DMACEN){}
 80002c0:	bf00      	nop
 80002c2:	4b24      	ldr	r3, [pc, #144]	@ (8000354 <dma1_channe7_init+0xb8>)
 80002c4:	681b      	ldr	r3, [r3, #0]
 80002c6:	f003 0301 	and.w	r3, r3, #1
 80002ca:	2b00      	cmp	r3, #0
 80002cc:	d1f9      	bne.n	80002c2 <dma1_channe7_init+0x26>

	//clear all interrupt flags of channel7
	DMA1->IFCR |=(1U<<24);
 80002ce:	4b22      	ldr	r3, [pc, #136]	@ (8000358 <dma1_channe7_init+0xbc>)
 80002d0:	685b      	ldr	r3, [r3, #4]
 80002d2:	4a21      	ldr	r2, [pc, #132]	@ (8000358 <dma1_channe7_init+0xbc>)
 80002d4:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80002d8:	6053      	str	r3, [r2, #4]
	DMA1->IFCR |=(1U<<25);
 80002da:	4b1f      	ldr	r3, [pc, #124]	@ (8000358 <dma1_channe7_init+0xbc>)
 80002dc:	685b      	ldr	r3, [r3, #4]
 80002de:	4a1e      	ldr	r2, [pc, #120]	@ (8000358 <dma1_channe7_init+0xbc>)
 80002e0:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80002e4:	6053      	str	r3, [r2, #4]
		DMA1->IFCR |=(1U<<26);
 80002e6:	4b1c      	ldr	r3, [pc, #112]	@ (8000358 <dma1_channe7_init+0xbc>)
 80002e8:	685b      	ldr	r3, [r3, #4]
 80002ea:	4a1b      	ldr	r2, [pc, #108]	@ (8000358 <dma1_channe7_init+0xbc>)
 80002ec:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80002f0:	6053      	str	r3, [r2, #4]
		DMA1->IFCR |=(1U<<27);
 80002f2:	4b19      	ldr	r3, [pc, #100]	@ (8000358 <dma1_channe7_init+0xbc>)
 80002f4:	685b      	ldr	r3, [r3, #4]
 80002f6:	4a18      	ldr	r2, [pc, #96]	@ (8000358 <dma1_channe7_init+0xbc>)
 80002f8:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 80002fc:	6053      	str	r3, [r2, #4]
	//set the dest buffer
		DMA1_Channel7->CPAR =dst;
 80002fe:	4a15      	ldr	r2, [pc, #84]	@ (8000354 <dma1_channe7_init+0xb8>)
 8000300:	68bb      	ldr	r3, [r7, #8]
 8000302:	6093      	str	r3, [r2, #8]
	//set the source buffer
		DMA1_Channel7->CMAR =src;
 8000304:	4a13      	ldr	r2, [pc, #76]	@ (8000354 <dma1_channe7_init+0xb8>)
 8000306:	68fb      	ldr	r3, [r7, #12]
 8000308:	60d3      	str	r3, [r2, #12]
	//set the length
		DMA1_Channel7->CNDTR =len;
 800030a:	4a12      	ldr	r2, [pc, #72]	@ (8000354 <dma1_channe7_init+0xb8>)
 800030c:	687b      	ldr	r3, [r7, #4]
 800030e:	6053      	str	r3, [r2, #4]


	//enable memory increment
		DMA1_Channel7->CCR |= MINC;
 8000310:	4b10      	ldr	r3, [pc, #64]	@ (8000354 <dma1_channe7_init+0xb8>)
 8000312:	681b      	ldr	r3, [r3, #0]
 8000314:	4a0f      	ldr	r2, [pc, #60]	@ (8000354 <dma1_channe7_init+0xb8>)
 8000316:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800031a:	6013      	str	r3, [r2, #0]
	//configure direction i.e.memory array to peripheral
		DMA1_Channel7->CCR |= DTD ;
 800031c:	4b0d      	ldr	r3, [pc, #52]	@ (8000354 <dma1_channe7_init+0xb8>)
 800031e:	681b      	ldr	r3, [r3, #0]
 8000320:	4a0c      	ldr	r2, [pc, #48]	@ (8000354 <dma1_channe7_init+0xb8>)
 8000322:	f043 0310 	orr.w	r3, r3, #16
 8000326:	6013      	str	r3, [r2, #0]
		//ENABLE TRANSFER COMPLETE INTERRUPT
		DMA1_Channel7->CCR |=TCIE;
 8000328:	4b0a      	ldr	r3, [pc, #40]	@ (8000354 <dma1_channe7_init+0xb8>)
 800032a:	681b      	ldr	r3, [r3, #0]
 800032c:	4a09      	ldr	r2, [pc, #36]	@ (8000354 <dma1_channe7_init+0xb8>)
 800032e:	f043 0302 	orr.w	r3, r3, #2
 8000332:	6013      	str	r3, [r2, #0]



	//enable uart2 tx dma
		USART2->CR3 |= DMAT;
 8000334:	4b09      	ldr	r3, [pc, #36]	@ (800035c <dma1_channe7_init+0xc0>)
 8000336:	695b      	ldr	r3, [r3, #20]
 8000338:	4a08      	ldr	r2, [pc, #32]	@ (800035c <dma1_channe7_init+0xc0>)
 800033a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800033e:	6153      	str	r3, [r2, #20]
	//dma interrupt enable in nvic
		NVIC_EnableIRQ(DMA1_Channel7_IRQn);
 8000340:	2011      	movs	r0, #17
 8000342:	f7ff ff6b 	bl	800021c <__NVIC_EnableIRQ>


}
 8000346:	bf00      	nop
 8000348:	3710      	adds	r7, #16
 800034a:	46bd      	mov	sp, r7
 800034c:	bd80      	pop	{r7, pc}
 800034e:	bf00      	nop
 8000350:	40021000 	.word	0x40021000
 8000354:	40020080 	.word	0x40020080
 8000358:	40020000 	.word	0x40020000
 800035c:	40004400 	.word	0x40004400

08000360 <uart2_tx_init>:


void uart2_tx_init(void)
{
 8000360:	b580      	push	{r7, lr}
 8000362:	af00      	add	r7, sp, #0
    /************* Configure UART GPIO pin ************/

    // Enable clock access to GPIOA & AFIO
    RCC->APB2ENR |= GPIOAEN;
 8000364:	4b1d      	ldr	r3, [pc, #116]	@ (80003dc <uart2_tx_init+0x7c>)
 8000366:	699b      	ldr	r3, [r3, #24]
 8000368:	4a1c      	ldr	r2, [pc, #112]	@ (80003dc <uart2_tx_init+0x7c>)
 800036a:	f043 0304 	orr.w	r3, r3, #4
 800036e:	6193      	str	r3, [r2, #24]
    RCC->APB2ENR |= AFIOEN;
 8000370:	4b1a      	ldr	r3, [pc, #104]	@ (80003dc <uart2_tx_init+0x7c>)
 8000372:	699b      	ldr	r3, [r3, #24]
 8000374:	4a19      	ldr	r2, [pc, #100]	@ (80003dc <uart2_tx_init+0x7c>)
 8000376:	f043 0301 	orr.w	r3, r3, #1
 800037a:	6193      	str	r3, [r2, #24]

    // Set PA2 to alternate function push-pull
    // PA2 is configured in CRL (bits [11:8])
    GPIOA->CRL |=  (1U << 8);   // MODE2_0 = 1
 800037c:	4b18      	ldr	r3, [pc, #96]	@ (80003e0 <uart2_tx_init+0x80>)
 800037e:	681b      	ldr	r3, [r3, #0]
 8000380:	4a17      	ldr	r2, [pc, #92]	@ (80003e0 <uart2_tx_init+0x80>)
 8000382:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000386:	6013      	str	r3, [r2, #0]
    GPIOA->CRL |=  (1U << 9);   // MODE2_1 = 1
 8000388:	4b15      	ldr	r3, [pc, #84]	@ (80003e0 <uart2_tx_init+0x80>)
 800038a:	681b      	ldr	r3, [r3, #0]
 800038c:	4a14      	ldr	r2, [pc, #80]	@ (80003e0 <uart2_tx_init+0x80>)
 800038e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000392:	6013      	str	r3, [r2, #0]
    // CNF2_0 = 0 â†’ already cleared
    GPIOA->CRL |=  (1U << 11);
 8000394:	4b12      	ldr	r3, [pc, #72]	@ (80003e0 <uart2_tx_init+0x80>)
 8000396:	681b      	ldr	r3, [r3, #0]
 8000398:	4a11      	ldr	r2, [pc, #68]	@ (80003e0 <uart2_tx_init+0x80>)
 800039a:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 800039e:	6013      	str	r3, [r2, #0]
    GPIOA->CRL &=  ~(1U << 10);
 80003a0:	4b0f      	ldr	r3, [pc, #60]	@ (80003e0 <uart2_tx_init+0x80>)
 80003a2:	681b      	ldr	r3, [r3, #0]
 80003a4:	4a0e      	ldr	r2, [pc, #56]	@ (80003e0 <uart2_tx_init+0x80>)
 80003a6:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80003aa:	6013      	str	r3, [r2, #0]
    // MODE2 = 11 (Output 50 MHz), CNF2 = 10 (AF push-pull)

    /************* Configure UART module ************/

    // Enable clock access to USART2
    RCC->APB1ENR |= UART2EN;
 80003ac:	4b0b      	ldr	r3, [pc, #44]	@ (80003dc <uart2_tx_init+0x7c>)
 80003ae:	69db      	ldr	r3, [r3, #28]
 80003b0:	4a0a      	ldr	r2, [pc, #40]	@ (80003dc <uart2_tx_init+0x7c>)
 80003b2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80003b6:	61d3      	str	r3, [r2, #28]

    // Set baud rate
    uart_set_baudrate(USART2, APB1_CLK, UART_BAUDRATE);
 80003b8:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80003bc:	4909      	ldr	r1, [pc, #36]	@ (80003e4 <uart2_tx_init+0x84>)
 80003be:	480a      	ldr	r0, [pc, #40]	@ (80003e8 <uart2_tx_init+0x88>)
 80003c0:	f7ff ff5a 	bl	8000278 <uart_set_baudrate>

    // Configure transfer direction (transmitter only)
    USART2->CR1 = CR1_TE;
 80003c4:	4b08      	ldr	r3, [pc, #32]	@ (80003e8 <uart2_tx_init+0x88>)
 80003c6:	2208      	movs	r2, #8
 80003c8:	60da      	str	r2, [r3, #12]

    // Enable UART module
    USART2->CR1 |= CR1_UE;
 80003ca:	4b07      	ldr	r3, [pc, #28]	@ (80003e8 <uart2_tx_init+0x88>)
 80003cc:	68db      	ldr	r3, [r3, #12]
 80003ce:	4a06      	ldr	r2, [pc, #24]	@ (80003e8 <uart2_tx_init+0x88>)
 80003d0:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80003d4:	60d3      	str	r3, [r2, #12]
}
 80003d6:	bf00      	nop
 80003d8:	bd80      	pop	{r7, pc}
 80003da:	bf00      	nop
 80003dc:	40021000 	.word	0x40021000
 80003e0:	40010800 	.word	0x40010800
 80003e4:	00f42400 	.word	0x00f42400
 80003e8:	40004400 	.word	0x40004400

080003ec <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80003ec:	480d      	ldr	r0, [pc, #52]	@ (8000424 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80003ee:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 80003f0:	f3af 8000 	nop.w

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80003f4:	480c      	ldr	r0, [pc, #48]	@ (8000428 <LoopForever+0x6>)
  ldr r1, =_edata
 80003f6:	490d      	ldr	r1, [pc, #52]	@ (800042c <LoopForever+0xa>)
  ldr r2, =_sidata
 80003f8:	4a0d      	ldr	r2, [pc, #52]	@ (8000430 <LoopForever+0xe>)
  movs r3, #0
 80003fa:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80003fc:	e002      	b.n	8000404 <LoopCopyDataInit>

080003fe <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80003fe:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000400:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000402:	3304      	adds	r3, #4

08000404 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000404:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000406:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000408:	d3f9      	bcc.n	80003fe <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800040a:	4a0a      	ldr	r2, [pc, #40]	@ (8000434 <LoopForever+0x12>)
  ldr r4, =_ebss
 800040c:	4c0a      	ldr	r4, [pc, #40]	@ (8000438 <LoopForever+0x16>)
  movs r3, #0
 800040e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000410:	e001      	b.n	8000416 <LoopFillZerobss>

08000412 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000412:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000414:	3204      	adds	r2, #4

08000416 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000416:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000418:	d3fb      	bcc.n	8000412 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 800041a:	f000 f811 	bl	8000440 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800041e:	f7ff fea7 	bl	8000170 <main>

08000422 <LoopForever>:

LoopForever:
  b LoopForever
 8000422:	e7fe      	b.n	8000422 <LoopForever>
  ldr   r0, =_estack
 8000424:	20005000 	.word	0x20005000
  ldr r0, =_sdata
 8000428:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800042c:	20000000 	.word	0x20000000
  ldr r2, =_sidata
 8000430:	080004c8 	.word	0x080004c8
  ldr r2, =_sbss
 8000434:	20000000 	.word	0x20000000
  ldr r4, =_ebss
 8000438:	2000001c 	.word	0x2000001c

0800043c <ADC1_2_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800043c:	e7fe      	b.n	800043c <ADC1_2_IRQHandler>
	...

08000440 <__libc_init_array>:
 8000440:	b570      	push	{r4, r5, r6, lr}
 8000442:	2600      	movs	r6, #0
 8000444:	4d0c      	ldr	r5, [pc, #48]	@ (8000478 <__libc_init_array+0x38>)
 8000446:	4c0d      	ldr	r4, [pc, #52]	@ (800047c <__libc_init_array+0x3c>)
 8000448:	1b64      	subs	r4, r4, r5
 800044a:	10a4      	asrs	r4, r4, #2
 800044c:	42a6      	cmp	r6, r4
 800044e:	d109      	bne.n	8000464 <__libc_init_array+0x24>
 8000450:	f000 f81a 	bl	8000488 <_init>
 8000454:	2600      	movs	r6, #0
 8000456:	4d0a      	ldr	r5, [pc, #40]	@ (8000480 <__libc_init_array+0x40>)
 8000458:	4c0a      	ldr	r4, [pc, #40]	@ (8000484 <__libc_init_array+0x44>)
 800045a:	1b64      	subs	r4, r4, r5
 800045c:	10a4      	asrs	r4, r4, #2
 800045e:	42a6      	cmp	r6, r4
 8000460:	d105      	bne.n	800046e <__libc_init_array+0x2e>
 8000462:	bd70      	pop	{r4, r5, r6, pc}
 8000464:	f855 3b04 	ldr.w	r3, [r5], #4
 8000468:	4798      	blx	r3
 800046a:	3601      	adds	r6, #1
 800046c:	e7ee      	b.n	800044c <__libc_init_array+0xc>
 800046e:	f855 3b04 	ldr.w	r3, [r5], #4
 8000472:	4798      	blx	r3
 8000474:	3601      	adds	r6, #1
 8000476:	e7f2      	b.n	800045e <__libc_init_array+0x1e>
 8000478:	080004c0 	.word	0x080004c0
 800047c:	080004c0 	.word	0x080004c0
 8000480:	080004c0 	.word	0x080004c0
 8000484:	080004c4 	.word	0x080004c4

08000488 <_init>:
 8000488:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800048a:	bf00      	nop
 800048c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800048e:	bc08      	pop	{r3}
 8000490:	469e      	mov	lr, r3
 8000492:	4770      	bx	lr

08000494 <_fini>:
 8000494:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000496:	bf00      	nop
 8000498:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800049a:	bc08      	pop	{r3}
 800049c:	469e      	mov	lr, r3
 800049e:	4770      	bx	lr
