// Seed: 1569438316
module module_0 (
    input tri id_0,
    output supply1 id_1,
    output wire id_2,
    input tri id_3,
    input supply0 id_4,
    input uwire id_5,
    input uwire id_6,
    input uwire id_7,
    output wire id_8,
    input tri1 id_9,
    input supply1 id_10,
    input tri1 id_11,
    input tri id_12,
    input wand id_13,
    output supply0 id_14,
    input wand id_15,
    inout wor id_16,
    input wire id_17
);
  wire id_19;
  logic [7:0] id_20;
  assign id_20[1'h0][1] = 1;
  assign id_14 = id_15;
endmodule
module module_1 (
    inout supply1 id_0,
    input supply0 id_1,
    input supply1 id_2,
    input tri0 id_3,
    input wire id_4
);
  wire id_6;
  module_0(
      id_2,
      id_0,
      id_0,
      id_1,
      id_0,
      id_3,
      id_4,
      id_4,
      id_0,
      id_1,
      id_4,
      id_1,
      id_1,
      id_3,
      id_0,
      id_4,
      id_0,
      id_4
  );
endmodule
