Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Mon May 27 16:23:02 2024
| Host         : cadlab-11 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file output_timing_summary_routed.rpt -pb output_timing_summary_routed.pb -rpx output_timing_summary_routed.rpx -warn_on_violation
| Design       : \output 
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                   Violations  
---------  ----------------  ----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell   210         
LUTAR-1    Warning           LUT drives async reset alert  1           
TIMING-20  Warning           Non-clocked latch             1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (215)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (425)
5. checking no_input_delay (17)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (215)
--------------------------
 There are 210 register/latch pins with no clock driven by root clock pin: c/clkTog_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: t/tr/bitCtr_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: t/tr/bitCtr_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: t/tr/bitCtr_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: t/tr/bitCtr_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: t/tr/bitCtr_reg[4]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (425)
--------------------------------------------------
 There are 425 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (17)
-------------------------------
 There are 17 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.291        0.000                      0                   13        0.191        0.000                      0                   13        4.500        0.000                       0                     8  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         7.291        0.000                      0                   13        0.191        0.000                      0                   13        4.500        0.000                       0                     8  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.291ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.191ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.291ns  (required time - arrival time)
  Source:                 c/clkDividerCtr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c/clkDividerCtr_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.220ns  (logic 0.718ns (32.349%)  route 1.502ns (67.651%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkExtPort (IN)
                         net (fo=0)                   0.000     0.000    clkExtPort
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkExtPort_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clkExtPort_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clkExtPort_IBUF_BUFG_inst/O
                         net (fo=7, routed)           1.565     5.086    c/clkExtPort_IBUF_BUFG
    SLICE_X36Y45         FDRE                                         r  c/clkDividerCtr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y45         FDRE (Prop_fdre_C_Q)         0.419     5.505 f  c/clkDividerCtr_reg[2]/Q
                         net (fo=6, routed)           0.908     6.413    c/clkDividerCtr[2]
    SLICE_X36Y46         LUT6 (Prop_lut6_I3_O)        0.299     6.712 r  c/clkDividerCtr[5]_i_1/O
                         net (fo=6, routed)           0.594     7.306    c/clkDividerCtr[5]_i_1_n_0
    SLICE_X36Y46         FDRE                                         r  c/clkDividerCtr_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clkExtPort (IN)
                         net (fo=0)                   0.000    10.000    clkExtPort
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clkExtPort_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clkExtPort_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clkExtPort_IBUF_BUFG_inst/O
                         net (fo=7, routed)           1.445    14.786    c/clkExtPort_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  c/clkDividerCtr_reg[3]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X36Y46         FDRE (Setup_fdre_C_R)       -0.429    14.597    c/clkDividerCtr_reg[3]
  -------------------------------------------------------------------
                         required time                         14.597    
                         arrival time                          -7.306    
  -------------------------------------------------------------------
                         slack                                  7.291    

Slack (MET) :             7.291ns  (required time - arrival time)
  Source:                 c/clkDividerCtr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c/clkDividerCtr_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.220ns  (logic 0.718ns (32.349%)  route 1.502ns (67.651%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkExtPort (IN)
                         net (fo=0)                   0.000     0.000    clkExtPort
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkExtPort_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clkExtPort_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clkExtPort_IBUF_BUFG_inst/O
                         net (fo=7, routed)           1.565     5.086    c/clkExtPort_IBUF_BUFG
    SLICE_X36Y45         FDRE                                         r  c/clkDividerCtr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y45         FDRE (Prop_fdre_C_Q)         0.419     5.505 f  c/clkDividerCtr_reg[2]/Q
                         net (fo=6, routed)           0.908     6.413    c/clkDividerCtr[2]
    SLICE_X36Y46         LUT6 (Prop_lut6_I3_O)        0.299     6.712 r  c/clkDividerCtr[5]_i_1/O
                         net (fo=6, routed)           0.594     7.306    c/clkDividerCtr[5]_i_1_n_0
    SLICE_X36Y46         FDRE                                         r  c/clkDividerCtr_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clkExtPort (IN)
                         net (fo=0)                   0.000    10.000    clkExtPort
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clkExtPort_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clkExtPort_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clkExtPort_IBUF_BUFG_inst/O
                         net (fo=7, routed)           1.445    14.786    c/clkExtPort_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  c/clkDividerCtr_reg[4]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X36Y46         FDRE (Setup_fdre_C_R)       -0.429    14.597    c/clkDividerCtr_reg[4]
  -------------------------------------------------------------------
                         required time                         14.597    
                         arrival time                          -7.306    
  -------------------------------------------------------------------
                         slack                                  7.291    

Slack (MET) :             7.291ns  (required time - arrival time)
  Source:                 c/clkDividerCtr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c/clkDividerCtr_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.220ns  (logic 0.718ns (32.349%)  route 1.502ns (67.651%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkExtPort (IN)
                         net (fo=0)                   0.000     0.000    clkExtPort
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkExtPort_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clkExtPort_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clkExtPort_IBUF_BUFG_inst/O
                         net (fo=7, routed)           1.565     5.086    c/clkExtPort_IBUF_BUFG
    SLICE_X36Y45         FDRE                                         r  c/clkDividerCtr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y45         FDRE (Prop_fdre_C_Q)         0.419     5.505 f  c/clkDividerCtr_reg[2]/Q
                         net (fo=6, routed)           0.908     6.413    c/clkDividerCtr[2]
    SLICE_X36Y46         LUT6 (Prop_lut6_I3_O)        0.299     6.712 r  c/clkDividerCtr[5]_i_1/O
                         net (fo=6, routed)           0.594     7.306    c/clkDividerCtr[5]_i_1_n_0
    SLICE_X36Y46         FDRE                                         r  c/clkDividerCtr_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clkExtPort (IN)
                         net (fo=0)                   0.000    10.000    clkExtPort
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clkExtPort_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clkExtPort_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clkExtPort_IBUF_BUFG_inst/O
                         net (fo=7, routed)           1.445    14.786    c/clkExtPort_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  c/clkDividerCtr_reg[5]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X36Y46         FDRE (Setup_fdre_C_R)       -0.429    14.597    c/clkDividerCtr_reg[5]
  -------------------------------------------------------------------
                         required time                         14.597    
                         arrival time                          -7.306    
  -------------------------------------------------------------------
                         slack                                  7.291    

Slack (MET) :             7.413ns  (required time - arrival time)
  Source:                 c/clkDividerCtr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c/clkDividerCtr_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.122ns  (logic 0.718ns (33.830%)  route 1.404ns (66.170%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkExtPort (IN)
                         net (fo=0)                   0.000     0.000    clkExtPort
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkExtPort_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clkExtPort_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clkExtPort_IBUF_BUFG_inst/O
                         net (fo=7, routed)           1.565     5.086    c/clkExtPort_IBUF_BUFG
    SLICE_X36Y45         FDRE                                         r  c/clkDividerCtr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y45         FDRE (Prop_fdre_C_Q)         0.419     5.505 f  c/clkDividerCtr_reg[2]/Q
                         net (fo=6, routed)           0.908     6.413    c/clkDividerCtr[2]
    SLICE_X36Y46         LUT6 (Prop_lut6_I3_O)        0.299     6.712 r  c/clkDividerCtr[5]_i_1/O
                         net (fo=6, routed)           0.496     7.209    c/clkDividerCtr[5]_i_1_n_0
    SLICE_X36Y45         FDRE                                         r  c/clkDividerCtr_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clkExtPort (IN)
                         net (fo=0)                   0.000    10.000    clkExtPort
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clkExtPort_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clkExtPort_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clkExtPort_IBUF_BUFG_inst/O
                         net (fo=7, routed)           1.445    14.786    c/clkExtPort_IBUF_BUFG
    SLICE_X36Y45         FDRE                                         r  c/clkDividerCtr_reg[0]/C
                         clock pessimism              0.300    15.086    
                         clock uncertainty           -0.035    15.051    
    SLICE_X36Y45         FDRE (Setup_fdre_C_R)       -0.429    14.622    c/clkDividerCtr_reg[0]
  -------------------------------------------------------------------
                         required time                         14.622    
                         arrival time                          -7.209    
  -------------------------------------------------------------------
                         slack                                  7.413    

Slack (MET) :             7.413ns  (required time - arrival time)
  Source:                 c/clkDividerCtr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c/clkDividerCtr_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.122ns  (logic 0.718ns (33.830%)  route 1.404ns (66.170%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkExtPort (IN)
                         net (fo=0)                   0.000     0.000    clkExtPort
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkExtPort_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clkExtPort_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clkExtPort_IBUF_BUFG_inst/O
                         net (fo=7, routed)           1.565     5.086    c/clkExtPort_IBUF_BUFG
    SLICE_X36Y45         FDRE                                         r  c/clkDividerCtr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y45         FDRE (Prop_fdre_C_Q)         0.419     5.505 f  c/clkDividerCtr_reg[2]/Q
                         net (fo=6, routed)           0.908     6.413    c/clkDividerCtr[2]
    SLICE_X36Y46         LUT6 (Prop_lut6_I3_O)        0.299     6.712 r  c/clkDividerCtr[5]_i_1/O
                         net (fo=6, routed)           0.496     7.209    c/clkDividerCtr[5]_i_1_n_0
    SLICE_X36Y45         FDRE                                         r  c/clkDividerCtr_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clkExtPort (IN)
                         net (fo=0)                   0.000    10.000    clkExtPort
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clkExtPort_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clkExtPort_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clkExtPort_IBUF_BUFG_inst/O
                         net (fo=7, routed)           1.445    14.786    c/clkExtPort_IBUF_BUFG
    SLICE_X36Y45         FDRE                                         r  c/clkDividerCtr_reg[1]/C
                         clock pessimism              0.300    15.086    
                         clock uncertainty           -0.035    15.051    
    SLICE_X36Y45         FDRE (Setup_fdre_C_R)       -0.429    14.622    c/clkDividerCtr_reg[1]
  -------------------------------------------------------------------
                         required time                         14.622    
                         arrival time                          -7.209    
  -------------------------------------------------------------------
                         slack                                  7.413    

Slack (MET) :             7.413ns  (required time - arrival time)
  Source:                 c/clkDividerCtr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c/clkDividerCtr_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.122ns  (logic 0.718ns (33.830%)  route 1.404ns (66.170%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkExtPort (IN)
                         net (fo=0)                   0.000     0.000    clkExtPort
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkExtPort_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clkExtPort_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clkExtPort_IBUF_BUFG_inst/O
                         net (fo=7, routed)           1.565     5.086    c/clkExtPort_IBUF_BUFG
    SLICE_X36Y45         FDRE                                         r  c/clkDividerCtr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y45         FDRE (Prop_fdre_C_Q)         0.419     5.505 f  c/clkDividerCtr_reg[2]/Q
                         net (fo=6, routed)           0.908     6.413    c/clkDividerCtr[2]
    SLICE_X36Y46         LUT6 (Prop_lut6_I3_O)        0.299     6.712 r  c/clkDividerCtr[5]_i_1/O
                         net (fo=6, routed)           0.496     7.209    c/clkDividerCtr[5]_i_1_n_0
    SLICE_X36Y45         FDRE                                         r  c/clkDividerCtr_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clkExtPort (IN)
                         net (fo=0)                   0.000    10.000    clkExtPort
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clkExtPort_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clkExtPort_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clkExtPort_IBUF_BUFG_inst/O
                         net (fo=7, routed)           1.445    14.786    c/clkExtPort_IBUF_BUFG
    SLICE_X36Y45         FDRE                                         r  c/clkDividerCtr_reg[2]/C
                         clock pessimism              0.300    15.086    
                         clock uncertainty           -0.035    15.051    
    SLICE_X36Y45         FDRE (Setup_fdre_C_R)       -0.429    14.622    c/clkDividerCtr_reg[2]
  -------------------------------------------------------------------
                         required time                         14.622    
                         arrival time                          -7.209    
  -------------------------------------------------------------------
                         slack                                  7.413    

Slack (MET) :             7.838ns  (required time - arrival time)
  Source:                 c/clkDividerCtr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c/clkDividerCtr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.155ns  (logic 0.580ns (26.909%)  route 1.575ns (73.091%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkExtPort (IN)
                         net (fo=0)                   0.000     0.000    clkExtPort
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkExtPort_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clkExtPort_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clkExtPort_IBUF_BUFG_inst/O
                         net (fo=7, routed)           1.565     5.086    c/clkExtPort_IBUF_BUFG
    SLICE_X36Y45         FDRE                                         r  c/clkDividerCtr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y45         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  c/clkDividerCtr_reg[1]/Q
                         net (fo=7, routed)           1.575     7.118    c/clkDividerCtr[1]
    SLICE_X36Y45         LUT2 (Prop_lut2_I1_O)        0.124     7.242 r  c/clkDividerCtr[1]_i_1/O
                         net (fo=1, routed)           0.000     7.242    c/data0[1]
    SLICE_X36Y45         FDRE                                         r  c/clkDividerCtr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clkExtPort (IN)
                         net (fo=0)                   0.000    10.000    clkExtPort
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clkExtPort_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clkExtPort_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clkExtPort_IBUF_BUFG_inst/O
                         net (fo=7, routed)           1.445    14.786    c/clkExtPort_IBUF_BUFG
    SLICE_X36Y45         FDRE                                         r  c/clkDividerCtr_reg[1]/C
                         clock pessimism              0.300    15.086    
                         clock uncertainty           -0.035    15.051    
    SLICE_X36Y45         FDRE (Setup_fdre_C_D)        0.029    15.080    c/clkDividerCtr_reg[1]
  -------------------------------------------------------------------
                         required time                         15.080    
                         arrival time                          -7.242    
  -------------------------------------------------------------------
                         slack                                  7.838    

Slack (MET) :             7.858ns  (required time - arrival time)
  Source:                 c/clkDividerCtr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c/clkDividerCtr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.181ns  (logic 0.606ns (27.780%)  route 1.575ns (72.220%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkExtPort (IN)
                         net (fo=0)                   0.000     0.000    clkExtPort
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkExtPort_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clkExtPort_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clkExtPort_IBUF_BUFG_inst/O
                         net (fo=7, routed)           1.565     5.086    c/clkExtPort_IBUF_BUFG
    SLICE_X36Y45         FDRE                                         r  c/clkDividerCtr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y45         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  c/clkDividerCtr_reg[1]/Q
                         net (fo=7, routed)           1.575     7.118    c/clkDividerCtr[1]
    SLICE_X36Y45         LUT3 (Prop_lut3_I1_O)        0.150     7.268 r  c/clkDividerCtr[2]_i_1/O
                         net (fo=1, routed)           0.000     7.268    c/data0[2]
    SLICE_X36Y45         FDRE                                         r  c/clkDividerCtr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clkExtPort (IN)
                         net (fo=0)                   0.000    10.000    clkExtPort
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clkExtPort_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clkExtPort_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clkExtPort_IBUF_BUFG_inst/O
                         net (fo=7, routed)           1.445    14.786    c/clkExtPort_IBUF_BUFG
    SLICE_X36Y45         FDRE                                         r  c/clkDividerCtr_reg[2]/C
                         clock pessimism              0.300    15.086    
                         clock uncertainty           -0.035    15.051    
    SLICE_X36Y45         FDRE (Setup_fdre_C_D)        0.075    15.126    c/clkDividerCtr_reg[2]
  -------------------------------------------------------------------
                         required time                         15.126    
                         arrival time                          -7.268    
  -------------------------------------------------------------------
                         slack                                  7.858    

Slack (MET) :             7.874ns  (required time - arrival time)
  Source:                 c/clkDividerCtr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c/clkTog_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.095ns  (logic 0.842ns (40.199%)  route 1.253ns (59.801%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkExtPort (IN)
                         net (fo=0)                   0.000     0.000    clkExtPort
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkExtPort_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clkExtPort_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clkExtPort_IBUF_BUFG_inst/O
                         net (fo=7, routed)           1.565     5.086    c/clkExtPort_IBUF_BUFG
    SLICE_X36Y45         FDRE                                         r  c/clkDividerCtr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y45         FDRE (Prop_fdre_C_Q)         0.419     5.505 f  c/clkDividerCtr_reg[2]/Q
                         net (fo=6, routed)           0.909     6.415    c/clkDividerCtr[2]
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.299     6.714 r  c/clkTog/O
                         net (fo=1, routed)           0.343     7.057    c/clkTog_n_0
    SLICE_X37Y46         LUT6 (Prop_lut6_I3_O)        0.124     7.181 r  c/clkTog_i_1/O
                         net (fo=1, routed)           0.000     7.181    c/clkTog_i_1_n_0
    SLICE_X37Y46         FDRE                                         r  c/clkTog_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clkExtPort (IN)
                         net (fo=0)                   0.000    10.000    clkExtPort
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clkExtPort_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clkExtPort_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clkExtPort_IBUF_BUFG_inst/O
                         net (fo=7, routed)           1.445    14.786    c/clkExtPort_IBUF_BUFG
    SLICE_X37Y46         FDRE                                         r  c/clkTog_reg/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X37Y46         FDRE (Setup_fdre_C_D)        0.029    15.055    c/clkTog_reg
  -------------------------------------------------------------------
                         required time                         15.055    
                         arrival time                          -7.181    
  -------------------------------------------------------------------
                         slack                                  7.874    

Slack (MET) :             8.160ns  (required time - arrival time)
  Source:                 c/clkDividerCtr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c/clkDividerCtr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.810ns  (logic 0.580ns (32.038%)  route 1.230ns (67.962%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkExtPort (IN)
                         net (fo=0)                   0.000     0.000    clkExtPort
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkExtPort_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clkExtPort_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clkExtPort_IBUF_BUFG_inst/O
                         net (fo=7, routed)           1.565     5.086    c/clkExtPort_IBUF_BUFG
    SLICE_X36Y45         FDRE                                         r  c/clkDividerCtr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y45         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  c/clkDividerCtr_reg[1]/Q
                         net (fo=7, routed)           1.230     6.773    c/clkDividerCtr[1]
    SLICE_X36Y46         LUT6 (Prop_lut6_I1_O)        0.124     6.897 r  c/clkDividerCtr[5]_i_2/O
                         net (fo=1, routed)           0.000     6.897    c/data0[5]
    SLICE_X36Y46         FDRE                                         r  c/clkDividerCtr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clkExtPort (IN)
                         net (fo=0)                   0.000    10.000    clkExtPort
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clkExtPort_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clkExtPort_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clkExtPort_IBUF_BUFG_inst/O
                         net (fo=7, routed)           1.445    14.786    c/clkExtPort_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  c/clkDividerCtr_reg[5]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X36Y46         FDRE (Setup_fdre_C_D)        0.031    15.057    c/clkDividerCtr_reg[5]
  -------------------------------------------------------------------
                         required time                         15.057    
                         arrival time                          -6.897    
  -------------------------------------------------------------------
                         slack                                  8.160    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 c/clkDividerCtr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c/clkTog_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (63.068%)  route 0.109ns (36.932%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkExtPort (IN)
                         net (fo=0)                   0.000     0.000    clkExtPort
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkExtPort_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clkExtPort_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clkExtPort_IBUF_BUFG_inst/O
                         net (fo=7, routed)           0.563     1.446    c/clkExtPort_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  c/clkDividerCtr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  c/clkDividerCtr_reg[3]/Q
                         net (fo=5, routed)           0.109     1.696    c/clkDividerCtr[3]
    SLICE_X37Y46         LUT6 (Prop_lut6_I4_O)        0.045     1.741 r  c/clkTog_i_1/O
                         net (fo=1, routed)           0.000     1.741    c/clkTog_i_1_n_0
    SLICE_X37Y46         FDRE                                         r  c/clkTog_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkExtPort (IN)
                         net (fo=0)                   0.000     0.000    clkExtPort
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkExtPort_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clkExtPort_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clkExtPort_IBUF_BUFG_inst/O
                         net (fo=7, routed)           0.832     1.959    c/clkExtPort_IBUF_BUFG
    SLICE_X37Y46         FDRE                                         r  c/clkTog_reg/C
                         clock pessimism             -0.500     1.459    
    SLICE_X37Y46         FDRE (Hold_fdre_C_D)         0.091     1.550    c/clkTog_reg
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.741    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 c/clkDividerCtr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c/clkDividerCtr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.227ns (71.758%)  route 0.089ns (28.242%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkExtPort (IN)
                         net (fo=0)                   0.000     0.000    clkExtPort
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkExtPort_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clkExtPort_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clkExtPort_IBUF_BUFG_inst/O
                         net (fo=7, routed)           0.563     1.446    c/clkExtPort_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  c/clkDividerCtr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.128     1.574 r  c/clkDividerCtr_reg[4]/Q
                         net (fo=4, routed)           0.089     1.663    c/clkDividerCtr[4]
    SLICE_X36Y46         LUT6 (Prop_lut6_I4_O)        0.099     1.762 r  c/clkDividerCtr[5]_i_2/O
                         net (fo=1, routed)           0.000     1.762    c/data0[5]
    SLICE_X36Y46         FDRE                                         r  c/clkDividerCtr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkExtPort (IN)
                         net (fo=0)                   0.000     0.000    clkExtPort
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkExtPort_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clkExtPort_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clkExtPort_IBUF_BUFG_inst/O
                         net (fo=7, routed)           0.832     1.959    c/clkExtPort_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  c/clkDividerCtr_reg[5]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X36Y46         FDRE (Hold_fdre_C_D)         0.092     1.538    c/clkDividerCtr_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.538    
                         arrival time                           1.762    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 c/clkDividerCtr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c/clkDividerCtr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.183ns (43.516%)  route 0.238ns (56.484%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkExtPort (IN)
                         net (fo=0)                   0.000     0.000    clkExtPort
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkExtPort_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clkExtPort_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clkExtPort_IBUF_BUFG_inst/O
                         net (fo=7, routed)           0.563     1.446    c/clkExtPort_IBUF_BUFG
    SLICE_X36Y45         FDRE                                         r  c/clkDividerCtr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y45         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  c/clkDividerCtr_reg[1]/Q
                         net (fo=7, routed)           0.238     1.825    c/clkDividerCtr[1]
    SLICE_X36Y46         LUT5 (Prop_lut5_I2_O)        0.042     1.867 r  c/clkDividerCtr[4]_i_1/O
                         net (fo=1, routed)           0.000     1.867    c/data0[4]
    SLICE_X36Y46         FDRE                                         r  c/clkDividerCtr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkExtPort (IN)
                         net (fo=0)                   0.000     0.000    clkExtPort
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkExtPort_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clkExtPort_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clkExtPort_IBUF_BUFG_inst/O
                         net (fo=7, routed)           0.832     1.959    c/clkExtPort_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  c/clkDividerCtr_reg[4]/C
                         clock pessimism             -0.497     1.462    
    SLICE_X36Y46         FDRE (Hold_fdre_C_D)         0.107     1.569    c/clkDividerCtr_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 c/clkDividerCtr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c/clkDividerCtr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.186ns (43.916%)  route 0.238ns (56.084%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkExtPort (IN)
                         net (fo=0)                   0.000     0.000    clkExtPort
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkExtPort_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clkExtPort_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clkExtPort_IBUF_BUFG_inst/O
                         net (fo=7, routed)           0.563     1.446    c/clkExtPort_IBUF_BUFG
    SLICE_X36Y45         FDRE                                         r  c/clkDividerCtr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y45         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  c/clkDividerCtr_reg[1]/Q
                         net (fo=7, routed)           0.238     1.825    c/clkDividerCtr[1]
    SLICE_X36Y46         LUT4 (Prop_lut4_I0_O)        0.045     1.870 r  c/clkDividerCtr[3]_i_1/O
                         net (fo=1, routed)           0.000     1.870    c/data0[3]
    SLICE_X36Y46         FDRE                                         r  c/clkDividerCtr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkExtPort (IN)
                         net (fo=0)                   0.000     0.000    clkExtPort
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkExtPort_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clkExtPort_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clkExtPort_IBUF_BUFG_inst/O
                         net (fo=7, routed)           0.832     1.959    c/clkExtPort_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  c/clkDividerCtr_reg[3]/C
                         clock pessimism             -0.497     1.462    
    SLICE_X36Y46         FDRE (Hold_fdre_C_D)         0.091     1.553    c/clkDividerCtr_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.322ns  (arrival time - required time)
  Source:                 c/clkDividerCtr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c/clkDividerCtr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.185ns (43.107%)  route 0.244ns (56.893%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkExtPort (IN)
                         net (fo=0)                   0.000     0.000    clkExtPort
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkExtPort_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clkExtPort_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clkExtPort_IBUF_BUFG_inst/O
                         net (fo=7, routed)           0.563     1.446    c/clkExtPort_IBUF_BUFG
    SLICE_X36Y45         FDRE                                         r  c/clkDividerCtr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y45         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  c/clkDividerCtr_reg[0]/Q
                         net (fo=8, routed)           0.244     1.831    c/clkDividerCtr[0]
    SLICE_X36Y45         LUT3 (Prop_lut3_I0_O)        0.044     1.875 r  c/clkDividerCtr[2]_i_1/O
                         net (fo=1, routed)           0.000     1.875    c/data0[2]
    SLICE_X36Y45         FDRE                                         r  c/clkDividerCtr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkExtPort (IN)
                         net (fo=0)                   0.000     0.000    clkExtPort
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkExtPort_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clkExtPort_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clkExtPort_IBUF_BUFG_inst/O
                         net (fo=7, routed)           0.832     1.959    c/clkExtPort_IBUF_BUFG
    SLICE_X36Y45         FDRE                                         r  c/clkDividerCtr_reg[2]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X36Y45         FDRE (Hold_fdre_C_D)         0.107     1.553    c/clkDividerCtr_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.322    

Slack (MET) :             0.339ns  (arrival time - required time)
  Source:                 c/clkDividerCtr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c/clkDividerCtr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.186ns (43.239%)  route 0.244ns (56.761%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkExtPort (IN)
                         net (fo=0)                   0.000     0.000    clkExtPort
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkExtPort_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clkExtPort_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clkExtPort_IBUF_BUFG_inst/O
                         net (fo=7, routed)           0.563     1.446    c/clkExtPort_IBUF_BUFG
    SLICE_X36Y45         FDRE                                         r  c/clkDividerCtr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y45         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  c/clkDividerCtr_reg[0]/Q
                         net (fo=8, routed)           0.244     1.831    c/clkDividerCtr[0]
    SLICE_X36Y45         LUT2 (Prop_lut2_I0_O)        0.045     1.876 r  c/clkDividerCtr[1]_i_1/O
                         net (fo=1, routed)           0.000     1.876    c/data0[1]
    SLICE_X36Y45         FDRE                                         r  c/clkDividerCtr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkExtPort (IN)
                         net (fo=0)                   0.000     0.000    clkExtPort
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkExtPort_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clkExtPort_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clkExtPort_IBUF_BUFG_inst/O
                         net (fo=7, routed)           0.832     1.959    c/clkExtPort_IBUF_BUFG
    SLICE_X36Y45         FDRE                                         r  c/clkDividerCtr_reg[1]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X36Y45         FDRE (Hold_fdre_C_D)         0.091     1.537    c/clkDividerCtr_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.339    

Slack (MET) :             0.342ns  (arrival time - required time)
  Source:                 c/clkDividerCtr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c/clkDividerCtr_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.186ns (42.871%)  route 0.248ns (57.129%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkExtPort (IN)
                         net (fo=0)                   0.000     0.000    clkExtPort
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkExtPort_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clkExtPort_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clkExtPort_IBUF_BUFG_inst/O
                         net (fo=7, routed)           0.563     1.446    c/clkExtPort_IBUF_BUFG
    SLICE_X36Y45         FDRE                                         r  c/clkDividerCtr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y45         FDRE (Prop_fdre_C_Q)         0.141     1.587 f  c/clkDividerCtr_reg[0]/Q
                         net (fo=8, routed)           0.248     1.835    c/clkDividerCtr[0]
    SLICE_X36Y45         LUT1 (Prop_lut1_I0_O)        0.045     1.880 r  c/clkDividerCtr[0]_i_1/O
                         net (fo=1, routed)           0.000     1.880    c/clkDividerCtr[0]_i_1_n_0
    SLICE_X36Y45         FDRE                                         r  c/clkDividerCtr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkExtPort (IN)
                         net (fo=0)                   0.000     0.000    clkExtPort
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkExtPort_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clkExtPort_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clkExtPort_IBUF_BUFG_inst/O
                         net (fo=7, routed)           0.832     1.959    c/clkExtPort_IBUF_BUFG
    SLICE_X36Y45         FDRE                                         r  c/clkDividerCtr_reg[0]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X36Y45         FDRE (Hold_fdre_C_D)         0.092     1.538    c/clkDividerCtr_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.538    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                  0.342    

Slack (MET) :             0.550ns  (arrival time - required time)
  Source:                 c/clkDividerCtr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c/clkDividerCtr_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.548ns  (logic 0.186ns (33.936%)  route 0.362ns (66.064%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkExtPort (IN)
                         net (fo=0)                   0.000     0.000    clkExtPort
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkExtPort_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clkExtPort_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clkExtPort_IBUF_BUFG_inst/O
                         net (fo=7, routed)           0.563     1.446    c/clkExtPort_IBUF_BUFG
    SLICE_X36Y45         FDRE                                         r  c/clkDividerCtr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y45         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  c/clkDividerCtr_reg[0]/Q
                         net (fo=8, routed)           0.166     1.753    c/clkDividerCtr[0]
    SLICE_X36Y46         LUT6 (Prop_lut6_I5_O)        0.045     1.798 r  c/clkDividerCtr[5]_i_1/O
                         net (fo=6, routed)           0.197     1.994    c/clkDividerCtr[5]_i_1_n_0
    SLICE_X36Y46         FDRE                                         r  c/clkDividerCtr_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkExtPort (IN)
                         net (fo=0)                   0.000     0.000    clkExtPort
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkExtPort_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clkExtPort_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clkExtPort_IBUF_BUFG_inst/O
                         net (fo=7, routed)           0.832     1.959    c/clkExtPort_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  c/clkDividerCtr_reg[3]/C
                         clock pessimism             -0.497     1.462    
    SLICE_X36Y46         FDRE (Hold_fdre_C_R)        -0.018     1.444    c/clkDividerCtr_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.444    
                         arrival time                           1.994    
  -------------------------------------------------------------------
                         slack                                  0.550    

Slack (MET) :             0.550ns  (arrival time - required time)
  Source:                 c/clkDividerCtr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c/clkDividerCtr_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.548ns  (logic 0.186ns (33.936%)  route 0.362ns (66.064%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkExtPort (IN)
                         net (fo=0)                   0.000     0.000    clkExtPort
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkExtPort_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clkExtPort_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clkExtPort_IBUF_BUFG_inst/O
                         net (fo=7, routed)           0.563     1.446    c/clkExtPort_IBUF_BUFG
    SLICE_X36Y45         FDRE                                         r  c/clkDividerCtr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y45         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  c/clkDividerCtr_reg[0]/Q
                         net (fo=8, routed)           0.166     1.753    c/clkDividerCtr[0]
    SLICE_X36Y46         LUT6 (Prop_lut6_I5_O)        0.045     1.798 r  c/clkDividerCtr[5]_i_1/O
                         net (fo=6, routed)           0.197     1.994    c/clkDividerCtr[5]_i_1_n_0
    SLICE_X36Y46         FDRE                                         r  c/clkDividerCtr_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkExtPort (IN)
                         net (fo=0)                   0.000     0.000    clkExtPort
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkExtPort_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clkExtPort_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clkExtPort_IBUF_BUFG_inst/O
                         net (fo=7, routed)           0.832     1.959    c/clkExtPort_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  c/clkDividerCtr_reg[4]/C
                         clock pessimism             -0.497     1.462    
    SLICE_X36Y46         FDRE (Hold_fdre_C_R)        -0.018     1.444    c/clkDividerCtr_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.444    
                         arrival time                           1.994    
  -------------------------------------------------------------------
                         slack                                  0.550    

Slack (MET) :             0.550ns  (arrival time - required time)
  Source:                 c/clkDividerCtr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c/clkDividerCtr_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.548ns  (logic 0.186ns (33.936%)  route 0.362ns (66.064%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkExtPort (IN)
                         net (fo=0)                   0.000     0.000    clkExtPort
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkExtPort_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clkExtPort_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clkExtPort_IBUF_BUFG_inst/O
                         net (fo=7, routed)           0.563     1.446    c/clkExtPort_IBUF_BUFG
    SLICE_X36Y45         FDRE                                         r  c/clkDividerCtr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y45         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  c/clkDividerCtr_reg[0]/Q
                         net (fo=8, routed)           0.166     1.753    c/clkDividerCtr[0]
    SLICE_X36Y46         LUT6 (Prop_lut6_I5_O)        0.045     1.798 r  c/clkDividerCtr[5]_i_1/O
                         net (fo=6, routed)           0.197     1.994    c/clkDividerCtr[5]_i_1_n_0
    SLICE_X36Y46         FDRE                                         r  c/clkDividerCtr_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkExtPort (IN)
                         net (fo=0)                   0.000     0.000    clkExtPort
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkExtPort_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clkExtPort_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clkExtPort_IBUF_BUFG_inst/O
                         net (fo=7, routed)           0.832     1.959    c/clkExtPort_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  c/clkDividerCtr_reg[5]/C
                         clock pessimism             -0.497     1.462    
    SLICE_X36Y46         FDRE (Hold_fdre_C_R)        -0.018     1.444    c/clkDividerCtr_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.444    
                         arrival time                           1.994    
  -------------------------------------------------------------------
                         slack                                  0.550    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clkExtPort }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clkExtPort_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y45   c/clkDividerCtr_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y45   c/clkDividerCtr_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y45   c/clkDividerCtr_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y46   c/clkDividerCtr_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y46   c/clkDividerCtr_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y46   c/clkDividerCtr_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y46   c/clkTog_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y45   c/clkDividerCtr_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y45   c/clkDividerCtr_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y45   c/clkDividerCtr_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y45   c/clkDividerCtr_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y45   c/clkDividerCtr_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y45   c/clkDividerCtr_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   c/clkDividerCtr_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   c/clkDividerCtr_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   c/clkDividerCtr_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   c/clkDividerCtr_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y45   c/clkDividerCtr_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y45   c/clkDividerCtr_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y45   c/clkDividerCtr_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y45   c/clkDividerCtr_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y45   c/clkDividerCtr_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y45   c/clkDividerCtr_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   c/clkDividerCtr_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   c/clkDividerCtr_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   c/clkDividerCtr_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   c/clkDividerCtr_reg[4]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           426 Endpoints
Min Delay           426 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 n/intData_reg[13]/C
                            (rising edge-triggered cell FDRE)
  Destination:            n/dig_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.933ns  (logic 5.616ns (29.663%)  route 13.317ns (70.337%))
  Logic Levels:           18  (CARRY4=7 FDRE=1 LUT2=1 LUT3=3 LUT4=2 LUT5=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y23          FDRE                         0.000     0.000 r  n/intData_reg[13]/C
    SLICE_X7Y23          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  n/intData_reg[13]/Q
                         net (fo=49, routed)          4.674     5.130    n/intData_reg_n_0_[13]
    SLICE_X6Y29          LUT2 (Prop_lut2_I1_O)        0.124     5.254 r  n/i__carry__2_i_3/O
                         net (fo=1, routed)           0.000     5.254    n/i__carry__2_i_3_n_0
    SLICE_X6Y29          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     5.832 r  n/dig0_inferred__1/i__carry__2/O[2]
                         net (fo=3, routed)           1.351     7.183    n/dig0_inferred__1/i__carry__2_n_5
    SLICE_X8Y30          LUT3 (Prop_lut3_I1_O)        0.329     7.512 f  n/i___39_carry__2_i_11__0/O
                         net (fo=2, routed)           0.685     8.197    n/i___39_carry__2_i_11__0_n_0
    SLICE_X4Y30          LUT5 (Prop_lut5_I1_O)        0.348     8.545 r  n/i___39_carry__2_i_3__0/O
                         net (fo=2, routed)           1.020     9.565    n/i___39_carry__2_i_3__0_n_0
    SLICE_X7Y30          LUT6 (Prop_lut6_I0_O)        0.124     9.689 r  n/i___39_carry__2_i_7__0/O
                         net (fo=1, routed)           0.000     9.689    n/i___39_carry__2_i_7__0_n_0
    SLICE_X7Y30          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.239 r  n/dig0_inferred__1/i___39_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.239    n/dig0_inferred__1/i___39_carry__2_n_0
    SLICE_X7Y31          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.461 f  n/dig0_inferred__1/i___39_carry__3/O[0]
                         net (fo=10, routed)          1.140    11.601    n/dig0_inferred__1/i___39_carry__3_n_7
    SLICE_X2Y30          LUT3 (Prop_lut3_I1_O)        0.299    11.900 r  n/i___95_carry_i_1/O
                         net (fo=2, routed)           0.831    12.731    n/i___95_carry_i_1_n_0
    SLICE_X1Y29          LUT4 (Prop_lut4_I3_O)        0.124    12.855 r  n/i___95_carry_i_4/O
                         net (fo=1, routed)           0.000    12.855    n/i___95_carry_i_4_n_0
    SLICE_X1Y29          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.256 r  n/dig0_inferred__1/i___95_carry/CO[3]
                         net (fo=1, routed)           0.000    13.256    n/dig0_inferred__1/i___95_carry_n_0
    SLICE_X1Y30          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.590 r  n/dig0_inferred__1/i___95_carry__0/O[1]
                         net (fo=3, routed)           0.834    14.424    n/dig0_inferred__1/i___95_carry__0_n_6
    SLICE_X0Y31          LUT4 (Prop_lut4_I1_O)        0.303    14.727 r  n/i___125_carry__1_i_8/O
                         net (fo=1, routed)           0.000    14.727    n/i___125_carry__1_i_8_n_0
    SLICE_X0Y31          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.259 r  n/dig0_inferred__1/i___125_carry__1/CO[3]
                         net (fo=1, routed)           0.000    15.259    n/dig0_inferred__1/i___125_carry__1_n_0
    SLICE_X0Y32          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.530 f  n/dig0_inferred__1/i___125_carry__2/CO[0]
                         net (fo=3, routed)           1.257    16.787    n/dig0_inferred__1/i___125_carry__2_n_3
    SLICE_X4Y29          LUT3 (Prop_lut3_I0_O)        0.373    17.160 r  n/dig[0]_i_7/O
                         net (fo=1, routed)           1.092    18.252    n/dig[0]_i_7_n_0
    SLICE_X7Y25          LUT6 (Prop_lut6_I1_O)        0.124    18.376 r  n/dig[0]_i_4/O
                         net (fo=1, routed)           0.433    18.809    n/dig[0]_i_4_n_0
    SLICE_X7Y25          LUT6 (Prop_lut6_I3_O)        0.124    18.933 r  n/dig[0]_i_1/O
                         net (fo=1, routed)           0.000    18.933    n/dig[0]_i_1_n_0
    SLICE_X7Y25          FDRE                                         r  n/dig_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 n/intData_reg[13]/C
                            (rising edge-triggered cell FDRE)
  Destination:            n/dig_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.926ns  (logic 5.616ns (29.673%)  route 13.310ns (70.327%))
  Logic Levels:           18  (CARRY4=7 FDRE=1 LUT2=1 LUT3=2 LUT4=2 LUT5=3 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y23          FDRE                         0.000     0.000 r  n/intData_reg[13]/C
    SLICE_X7Y23          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  n/intData_reg[13]/Q
                         net (fo=49, routed)          4.674     5.130    n/intData_reg_n_0_[13]
    SLICE_X6Y29          LUT2 (Prop_lut2_I1_O)        0.124     5.254 r  n/i__carry__2_i_3/O
                         net (fo=1, routed)           0.000     5.254    n/i__carry__2_i_3_n_0
    SLICE_X6Y29          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     5.832 r  n/dig0_inferred__1/i__carry__2/O[2]
                         net (fo=3, routed)           1.351     7.183    n/dig0_inferred__1/i__carry__2_n_5
    SLICE_X8Y30          LUT3 (Prop_lut3_I1_O)        0.329     7.512 f  n/i___39_carry__2_i_11__0/O
                         net (fo=2, routed)           0.685     8.197    n/i___39_carry__2_i_11__0_n_0
    SLICE_X4Y30          LUT5 (Prop_lut5_I1_O)        0.348     8.545 r  n/i___39_carry__2_i_3__0/O
                         net (fo=2, routed)           1.020     9.565    n/i___39_carry__2_i_3__0_n_0
    SLICE_X7Y30          LUT6 (Prop_lut6_I0_O)        0.124     9.689 r  n/i___39_carry__2_i_7__0/O
                         net (fo=1, routed)           0.000     9.689    n/i___39_carry__2_i_7__0_n_0
    SLICE_X7Y30          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.239 r  n/dig0_inferred__1/i___39_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.239    n/dig0_inferred__1/i___39_carry__2_n_0
    SLICE_X7Y31          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.461 f  n/dig0_inferred__1/i___39_carry__3/O[0]
                         net (fo=10, routed)          1.140    11.601    n/dig0_inferred__1/i___39_carry__3_n_7
    SLICE_X2Y30          LUT3 (Prop_lut3_I1_O)        0.299    11.900 r  n/i___95_carry_i_1/O
                         net (fo=2, routed)           0.831    12.731    n/i___95_carry_i_1_n_0
    SLICE_X1Y29          LUT4 (Prop_lut4_I3_O)        0.124    12.855 r  n/i___95_carry_i_4/O
                         net (fo=1, routed)           0.000    12.855    n/i___95_carry_i_4_n_0
    SLICE_X1Y29          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.256 r  n/dig0_inferred__1/i___95_carry/CO[3]
                         net (fo=1, routed)           0.000    13.256    n/dig0_inferred__1/i___95_carry_n_0
    SLICE_X1Y30          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.590 r  n/dig0_inferred__1/i___95_carry__0/O[1]
                         net (fo=3, routed)           0.834    14.424    n/dig0_inferred__1/i___95_carry__0_n_6
    SLICE_X0Y31          LUT4 (Prop_lut4_I1_O)        0.303    14.727 r  n/i___125_carry__1_i_8/O
                         net (fo=1, routed)           0.000    14.727    n/i___125_carry__1_i_8_n_0
    SLICE_X0Y31          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.259 r  n/dig0_inferred__1/i___125_carry__1/CO[3]
                         net (fo=1, routed)           0.000    15.259    n/dig0_inferred__1/i___125_carry__1_n_0
    SLICE_X0Y32          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.530 f  n/dig0_inferred__1/i___125_carry__2/CO[0]
                         net (fo=3, routed)           0.968    16.498    n/dig0_inferred__1/i___125_carry__2_n_3
    SLICE_X3Y29          LUT5 (Prop_lut5_I0_O)        0.373    16.871 r  n/dig[3]_i_8/O
                         net (fo=2, routed)           1.113    17.984    n/dig[3]_i_8_n_0
    SLICE_X6Y25          LUT6 (Prop_lut6_I3_O)        0.124    18.108 r  n/dig[3]_i_4/O
                         net (fo=1, routed)           0.694    18.802    n/dig[3]_i_4_n_0
    SLICE_X6Y24          LUT5 (Prop_lut5_I3_O)        0.124    18.926 r  n/dig[3]_i_1/O
                         net (fo=1, routed)           0.000    18.926    n/dig[3]_i_1_n_0
    SLICE_X6Y24          FDRE                                         r  n/dig_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 n/intData_reg[13]/C
                            (rising edge-triggered cell FDRE)
  Destination:            n/dig_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.733ns  (logic 6.233ns (33.273%)  route 12.500ns (66.727%))
  Logic Levels:           19  (CARRY4=7 FDRE=1 LUT2=1 LUT3=2 LUT4=3 LUT5=1 LUT6=3 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y23          FDRE                         0.000     0.000 r  n/intData_reg[13]/C
    SLICE_X7Y23          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  n/intData_reg[13]/Q
                         net (fo=49, routed)          4.674     5.130    n/intData_reg_n_0_[13]
    SLICE_X6Y29          LUT2 (Prop_lut2_I1_O)        0.124     5.254 r  n/i__carry__2_i_3/O
                         net (fo=1, routed)           0.000     5.254    n/i__carry__2_i_3_n_0
    SLICE_X6Y29          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     5.832 r  n/dig0_inferred__1/i__carry__2/O[2]
                         net (fo=3, routed)           1.351     7.183    n/dig0_inferred__1/i__carry__2_n_5
    SLICE_X8Y30          LUT3 (Prop_lut3_I1_O)        0.329     7.512 f  n/i___39_carry__2_i_11__0/O
                         net (fo=2, routed)           0.685     8.197    n/i___39_carry__2_i_11__0_n_0
    SLICE_X4Y30          LUT5 (Prop_lut5_I1_O)        0.348     8.545 r  n/i___39_carry__2_i_3__0/O
                         net (fo=2, routed)           1.020     9.565    n/i___39_carry__2_i_3__0_n_0
    SLICE_X7Y30          LUT6 (Prop_lut6_I0_O)        0.124     9.689 r  n/i___39_carry__2_i_7__0/O
                         net (fo=1, routed)           0.000     9.689    n/i___39_carry__2_i_7__0_n_0
    SLICE_X7Y30          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.239 r  n/dig0_inferred__1/i___39_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.239    n/dig0_inferred__1/i___39_carry__2_n_0
    SLICE_X7Y31          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.461 f  n/dig0_inferred__1/i___39_carry__3/O[0]
                         net (fo=10, routed)          1.140    11.601    n/dig0_inferred__1/i___39_carry__3_n_7
    SLICE_X2Y30          LUT3 (Prop_lut3_I1_O)        0.299    11.900 r  n/i___95_carry_i_1/O
                         net (fo=2, routed)           0.831    12.731    n/i___95_carry_i_1_n_0
    SLICE_X1Y29          LUT4 (Prop_lut4_I3_O)        0.124    12.855 r  n/i___95_carry_i_4/O
                         net (fo=1, routed)           0.000    12.855    n/i___95_carry_i_4_n_0
    SLICE_X1Y29          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.256 r  n/dig0_inferred__1/i___95_carry/CO[3]
                         net (fo=1, routed)           0.000    13.256    n/dig0_inferred__1/i___95_carry_n_0
    SLICE_X1Y30          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.590 r  n/dig0_inferred__1/i___95_carry__0/O[1]
                         net (fo=3, routed)           0.834    14.424    n/dig0_inferred__1/i___95_carry__0_n_6
    SLICE_X0Y31          LUT4 (Prop_lut4_I1_O)        0.303    14.727 r  n/i___125_carry__1_i_8/O
                         net (fo=1, routed)           0.000    14.727    n/i___125_carry__1_i_8_n_0
    SLICE_X0Y31          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.259 r  n/dig0_inferred__1/i___125_carry__1/CO[3]
                         net (fo=1, routed)           0.000    15.259    n/dig0_inferred__1/i___125_carry__1_n_0
    SLICE_X0Y32          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.530 f  n/dig0_inferred__1/i___125_carry__2/CO[0]
                         net (fo=3, routed)           0.968    16.498    n/dig0_inferred__1/i___125_carry__2_n_3
    SLICE_X3Y29          LUT4 (Prop_lut4_I3_O)        0.401    16.899 r  n/dig[1]_i_5/O
                         net (fo=1, routed)           0.296    17.195    n/dig[1]_i_5_n_0
    SLICE_X3Y28          LUT6 (Prop_lut6_I1_O)        0.326    17.521 r  n/dig[1]_i_3/O
                         net (fo=1, routed)           0.000    17.521    n/dig[1]_i_3_n_0
    SLICE_X3Y28          MUXF7 (Prop_muxf7_I0_O)      0.212    17.733 r  n/dig_reg[1]_i_2/O
                         net (fo=1, routed)           0.701    18.434    n/dig_reg[1]_i_2_n_0
    SLICE_X4Y19          LUT6 (Prop_lut6_I0_O)        0.299    18.733 r  n/dig[1]_i_1/O
                         net (fo=1, routed)           0.000    18.733    n/dig[1]_i_1_n_0
    SLICE_X4Y19          FDRE                                         r  n/dig_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 n/intData_reg[13]/C
                            (rising edge-triggered cell FDRE)
  Destination:            n/dig_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.686ns  (logic 5.616ns (30.055%)  route 13.070ns (69.945%))
  Logic Levels:           18  (CARRY4=7 FDRE=1 LUT2=1 LUT3=2 LUT4=2 LUT5=2 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y23          FDRE                         0.000     0.000 r  n/intData_reg[13]/C
    SLICE_X7Y23          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  n/intData_reg[13]/Q
                         net (fo=49, routed)          4.674     5.130    n/intData_reg_n_0_[13]
    SLICE_X6Y29          LUT2 (Prop_lut2_I1_O)        0.124     5.254 r  n/i__carry__2_i_3/O
                         net (fo=1, routed)           0.000     5.254    n/i__carry__2_i_3_n_0
    SLICE_X6Y29          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     5.832 r  n/dig0_inferred__1/i__carry__2/O[2]
                         net (fo=3, routed)           1.351     7.183    n/dig0_inferred__1/i__carry__2_n_5
    SLICE_X8Y30          LUT3 (Prop_lut3_I1_O)        0.329     7.512 f  n/i___39_carry__2_i_11__0/O
                         net (fo=2, routed)           0.685     8.197    n/i___39_carry__2_i_11__0_n_0
    SLICE_X4Y30          LUT5 (Prop_lut5_I1_O)        0.348     8.545 r  n/i___39_carry__2_i_3__0/O
                         net (fo=2, routed)           1.020     9.565    n/i___39_carry__2_i_3__0_n_0
    SLICE_X7Y30          LUT6 (Prop_lut6_I0_O)        0.124     9.689 r  n/i___39_carry__2_i_7__0/O
                         net (fo=1, routed)           0.000     9.689    n/i___39_carry__2_i_7__0_n_0
    SLICE_X7Y30          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.239 r  n/dig0_inferred__1/i___39_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.239    n/dig0_inferred__1/i___39_carry__2_n_0
    SLICE_X7Y31          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.461 f  n/dig0_inferred__1/i___39_carry__3/O[0]
                         net (fo=10, routed)          1.140    11.601    n/dig0_inferred__1/i___39_carry__3_n_7
    SLICE_X2Y30          LUT3 (Prop_lut3_I1_O)        0.299    11.900 r  n/i___95_carry_i_1/O
                         net (fo=2, routed)           0.831    12.731    n/i___95_carry_i_1_n_0
    SLICE_X1Y29          LUT4 (Prop_lut4_I3_O)        0.124    12.855 r  n/i___95_carry_i_4/O
                         net (fo=1, routed)           0.000    12.855    n/i___95_carry_i_4_n_0
    SLICE_X1Y29          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.256 r  n/dig0_inferred__1/i___95_carry/CO[3]
                         net (fo=1, routed)           0.000    13.256    n/dig0_inferred__1/i___95_carry_n_0
    SLICE_X1Y30          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.590 r  n/dig0_inferred__1/i___95_carry__0/O[1]
                         net (fo=3, routed)           0.834    14.424    n/dig0_inferred__1/i___95_carry__0_n_6
    SLICE_X0Y31          LUT4 (Prop_lut4_I1_O)        0.303    14.727 r  n/i___125_carry__1_i_8/O
                         net (fo=1, routed)           0.000    14.727    n/i___125_carry__1_i_8_n_0
    SLICE_X0Y31          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.259 r  n/dig0_inferred__1/i___125_carry__1/CO[3]
                         net (fo=1, routed)           0.000    15.259    n/dig0_inferred__1/i___125_carry__1_n_0
    SLICE_X0Y32          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.530 f  n/dig0_inferred__1/i___125_carry__2/CO[0]
                         net (fo=3, routed)           0.968    16.498    n/dig0_inferred__1/i___125_carry__2_n_3
    SLICE_X3Y29          LUT5 (Prop_lut5_I0_O)        0.373    16.871 r  n/dig[3]_i_8/O
                         net (fo=2, routed)           1.123    17.994    n/dig[3]_i_8_n_0
    SLICE_X6Y25          LUT6 (Prop_lut6_I2_O)        0.124    18.118 r  n/dig[2]_i_2/O
                         net (fo=1, routed)           0.444    18.562    n/dig[2]_i_2_n_0
    SLICE_X6Y24          LUT6 (Prop_lut6_I0_O)        0.124    18.686 r  n/dig[2]_i_1/O
                         net (fo=1, routed)           0.000    18.686    n/dig[2]_i_1_n_0
    SLICE_X6Y24          FDRE                                         r  n/dig_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 n/intData_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            n/intData_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.137ns  (logic 5.178ns (34.209%)  route 9.959ns (65.791%))
  Logic Levels:           17  (CARRY4=7 FDRE=1 LUT2=3 LUT3=1 LUT5=1 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y20          FDRE                         0.000     0.000 r  n/intData_reg[5]/C
    SLICE_X7Y20          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  n/intData_reg[5]/Q
                         net (fo=56, routed)          2.865     3.321    n/intData_reg_n_0_[5]
    SLICE_X9Y27          LUT2 (Prop_lut2_I1_O)        0.124     3.445 r  n/i__carry__0_i_3__3/O
                         net (fo=1, routed)           0.000     3.445    n/i__carry__0_i_3__3_n_0
    SLICE_X9Y27          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.995 r  n/intData0_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.995    n/intData0_inferred__2/i__carry__0_n_0
    SLICE_X9Y28          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.234 r  n/intData0_inferred__2/i__carry__1/O[2]
                         net (fo=3, routed)           0.815     5.049    n/intData0_inferred__2/i__carry__1_n_5
    SLICE_X8Y28          LUT3 (Prop_lut3_I1_O)        0.331     5.380 f  n/i___39_carry__1_i_11__0/O
                         net (fo=3, routed)           0.818     6.198    n/i___39_carry__1_i_11__0_n_0
    SLICE_X11Y28         LUT5 (Prop_lut5_I3_O)        0.331     6.529 r  n/i___39_carry__1_i_3__0/O
                         net (fo=2, routed)           0.775     7.304    n/i___39_carry__1_i_3__0_n_0
    SLICE_X10Y28         LUT6 (Prop_lut6_I0_O)        0.124     7.428 r  n/i___39_carry__1_i_7/O
                         net (fo=1, routed)           0.000     7.428    n/i___39_carry__1_i_7_n_0
    SLICE_X10Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.961 r  n/intData0_inferred__2/i___39_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.961    n/intData0_inferred__2/i___39_carry__1_n_0
    SLICE_X10Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.078 r  n/intData0_inferred__2/i___39_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.078    n/intData0_inferred__2/i___39_carry__2_n_0
    SLICE_X10Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.401 r  n/intData0_inferred__2/i___39_carry__3/O[1]
                         net (fo=3, routed)           0.870     9.271    n/intData0_inferred__2/i___39_carry__3_n_6
    SLICE_X11Y26         LUT2 (Prop_lut2_I0_O)        0.306     9.577 r  n/i___83_carry_i_4/O
                         net (fo=1, routed)           0.000     9.577    n/i___83_carry_i_4_n_0
    SLICE_X11Y26         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     9.824 r  n/intData0_inferred__2/i___83_carry/O[0]
                         net (fo=1, routed)           0.824    10.648    n/intData0_inferred__2/i___83_carry_n_7
    SLICE_X10Y25         LUT2 (Prop_lut2_I1_O)        0.299    10.947 r  n/i___89_carry__0_i_3/O
                         net (fo=1, routed)           0.000    10.947    n/i___89_carry__0_i_3_n_0
    SLICE_X10Y25         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    11.590 r  n/intData0_inferred__2/i___89_carry__0/O[3]
                         net (fo=5, routed)           1.248    12.839    n/intData0_inferred__2/i___89_carry__0_n_4
    SLICE_X9Y24          LUT6 (Prop_lut6_I0_O)        0.307    13.146 r  n/intData[4]_i_5/O
                         net (fo=1, routed)           0.796    13.941    n/intData[4]_i_5_n_0
    SLICE_X7Y23          LUT6 (Prop_lut6_I4_O)        0.124    14.065 r  n/intData[4]_i_3__0/O
                         net (fo=1, routed)           0.947    15.013    n/intData[4]_i_3__0_n_0
    SLICE_X7Y20          LUT6 (Prop_lut6_I3_O)        0.124    15.137 r  n/intData[4]_i_1/O
                         net (fo=1, routed)           0.000    15.137    n/intData[4]_i_1_n_0
    SLICE_X7Y20          FDRE                                         r  n/intData_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 n/intData_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            n/intData_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.106ns  (logic 5.107ns (33.808%)  route 9.999ns (66.192%))
  Logic Levels:           17  (CARRY4=7 FDRE=1 LUT2=3 LUT3=1 LUT5=1 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y20          FDRE                         0.000     0.000 r  n/intData_reg[5]/C
    SLICE_X7Y20          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  n/intData_reg[5]/Q
                         net (fo=56, routed)          2.865     3.321    n/intData_reg_n_0_[5]
    SLICE_X9Y27          LUT2 (Prop_lut2_I1_O)        0.124     3.445 r  n/i__carry__0_i_3__3/O
                         net (fo=1, routed)           0.000     3.445    n/i__carry__0_i_3__3_n_0
    SLICE_X9Y27          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.995 r  n/intData0_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.995    n/intData0_inferred__2/i__carry__0_n_0
    SLICE_X9Y28          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.234 r  n/intData0_inferred__2/i__carry__1/O[2]
                         net (fo=3, routed)           0.815     5.049    n/intData0_inferred__2/i__carry__1_n_5
    SLICE_X8Y28          LUT3 (Prop_lut3_I1_O)        0.331     5.380 f  n/i___39_carry__1_i_11__0/O
                         net (fo=3, routed)           0.818     6.198    n/i___39_carry__1_i_11__0_n_0
    SLICE_X11Y28         LUT5 (Prop_lut5_I3_O)        0.331     6.529 r  n/i___39_carry__1_i_3__0/O
                         net (fo=2, routed)           0.775     7.304    n/i___39_carry__1_i_3__0_n_0
    SLICE_X10Y28         LUT6 (Prop_lut6_I0_O)        0.124     7.428 r  n/i___39_carry__1_i_7/O
                         net (fo=1, routed)           0.000     7.428    n/i___39_carry__1_i_7_n_0
    SLICE_X10Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.961 r  n/intData0_inferred__2/i___39_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.961    n/intData0_inferred__2/i___39_carry__1_n_0
    SLICE_X10Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.078 r  n/intData0_inferred__2/i___39_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.078    n/intData0_inferred__2/i___39_carry__2_n_0
    SLICE_X10Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.401 r  n/intData0_inferred__2/i___39_carry__3/O[1]
                         net (fo=3, routed)           0.870     9.271    n/intData0_inferred__2/i___39_carry__3_n_6
    SLICE_X11Y26         LUT2 (Prop_lut2_I0_O)        0.306     9.577 r  n/i___83_carry_i_4/O
                         net (fo=1, routed)           0.000     9.577    n/i___83_carry_i_4_n_0
    SLICE_X11Y26         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     9.824 r  n/intData0_inferred__2/i___83_carry/O[0]
                         net (fo=1, routed)           0.824    10.648    n/intData0_inferred__2/i___83_carry_n_7
    SLICE_X10Y25         LUT2 (Prop_lut2_I1_O)        0.299    10.947 r  n/i___89_carry__0_i_3/O
                         net (fo=1, routed)           0.000    10.947    n/i___89_carry__0_i_3_n_0
    SLICE_X10Y25         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    11.525 r  n/intData0_inferred__2/i___89_carry__0/O[2]
                         net (fo=5, routed)           0.846    12.371    n/intData0_inferred__2/i___89_carry__0_n_5
    SLICE_X9Y25          LUT6 (Prop_lut6_I0_O)        0.301    12.672 f  n/intData[2]_i_7/O
                         net (fo=1, routed)           1.083    13.755    n/intData[2]_i_7_n_0
    SLICE_X7Y24          LUT6 (Prop_lut6_I5_O)        0.124    13.879 f  n/intData[2]_i_4/O
                         net (fo=1, routed)           1.103    14.982    n/intData[2]_i_4_n_0
    SLICE_X5Y21          LUT6 (Prop_lut6_I5_O)        0.124    15.106 r  n/intData[2]_i_1__0/O
                         net (fo=1, routed)           0.000    15.106    n/intData[2]_i_1__0_n_0
    SLICE_X5Y21          FDRE                                         r  n/intData_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 n/intData_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            n/intData_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.659ns  (logic 4.954ns (33.796%)  route 9.705ns (66.204%))
  Logic Levels:           18  (CARRY4=7 FDRE=1 LUT2=4 LUT3=1 LUT4=1 LUT5=2 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y21          FDRE                         0.000     0.000 r  n/intData_reg[3]/C
    SLICE_X9Y21          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  n/intData_reg[3]/Q
                         net (fo=47, routed)          2.693     3.149    n/intData_reg_n_0_[3]
    SLICE_X4Y25          LUT2 (Prop_lut2_I1_O)        0.124     3.273 r  n/i__carry__0_i_4__0/O
                         net (fo=1, routed)           0.000     3.273    n/i__carry__0_i_4__0_n_0
    SLICE_X4Y25          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.805 r  n/intData0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.805    n/intData0_inferred__1/i__carry__0_n_0
    SLICE_X4Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.919 r  n/intData0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.919    n/intData0_inferred__1/i__carry__1_n_0
    SLICE_X4Y27          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.158 r  n/intData0_inferred__1/i__carry__2/O[2]
                         net (fo=7, routed)           1.000     5.158    n/intData0_inferred__1/i__carry__2_n_5
    SLICE_X3Y26          LUT2 (Prop_lut2_I0_O)        0.330     5.488 r  n/i___23_carry_i_2/O
                         net (fo=2, routed)           0.281     5.769    n/i___23_carry_i_2_n_0
    SLICE_X3Y26          LUT4 (Prop_lut4_I3_O)        0.332     6.101 r  n/i___23_carry_i_5/O
                         net (fo=1, routed)           0.000     6.101    n/i___23_carry_i_5_n_0
    SLICE_X3Y26          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     6.349 r  n/intData0_inferred__1/i___23_carry/O[2]
                         net (fo=3, routed)           0.807     7.156    n/intData0_inferred__1/i___23_carry_n_5
    SLICE_X1Y26          LUT2 (Prop_lut2_I1_O)        0.302     7.458 r  n/i___39_carry_i_6/O
                         net (fo=1, routed)           0.000     7.458    n/i___39_carry_i_6_n_0
    SLICE_X1Y26          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     7.705 r  n/intData0_inferred__1/i___39_carry/O[0]
                         net (fo=1, routed)           0.821     8.526    n/intData0_inferred__1/i___39_carry_n_7
    SLICE_X2Y25          LUT2 (Prop_lut2_I1_O)        0.299     8.825 r  n/i___48_carry__0_i_1/O
                         net (fo=1, routed)           0.000     8.825    n/i___48_carry__0_i_1_n_0
    SLICE_X2Y25          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.201 r  n/intData0_inferred__1/i___48_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.201    n/intData0_inferred__1/i___48_carry__0_n_0
    SLICE_X2Y26          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.524 f  n/intData0_inferred__1/i___48_carry__1/O[1]
                         net (fo=4, routed)           0.963    10.487    n/intData0_inferred__1/i___48_carry__1_n_6
    SLICE_X1Y25          LUT3 (Prop_lut3_I2_O)        0.306    10.793 r  n/intData[3]_i_5/O
                         net (fo=4, routed)           0.799    11.592    n/intData[3]_i_5_n_0
    SLICE_X3Y25          LUT5 (Prop_lut5_I0_O)        0.152    11.744 r  n/intData[6]_i_7/O
                         net (fo=1, routed)           0.918    12.662    n/intData[6]_i_7_n_0
    SLICE_X7Y21          LUT5 (Prop_lut5_I4_O)        0.326    12.988 r  n/intData[6]_i_5/O
                         net (fo=1, routed)           0.753    13.741    n/intData[6]_i_5_n_0
    SLICE_X8Y21          LUT6 (Prop_lut6_I0_O)        0.124    13.865 r  n/intData[6]_i_3/O
                         net (fo=1, routed)           0.669    14.535    n/intData[6]_i_3_n_0
    SLICE_X8Y21          LUT6 (Prop_lut6_I4_O)        0.124    14.659 r  n/intData[6]_i_1/O
                         net (fo=1, routed)           0.000    14.659    n/intData[6]_i_1_n_0
    SLICE_X8Y21          FDRE                                         r  n/intData_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 n/intData_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            n/intData_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.650ns  (logic 5.178ns (35.345%)  route 9.472ns (64.655%))
  Logic Levels:           17  (CARRY4=7 FDRE=1 LUT2=3 LUT3=1 LUT5=1 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y20          FDRE                         0.000     0.000 r  n/intData_reg[5]/C
    SLICE_X7Y20          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  n/intData_reg[5]/Q
                         net (fo=56, routed)          2.865     3.321    n/intData_reg_n_0_[5]
    SLICE_X9Y27          LUT2 (Prop_lut2_I1_O)        0.124     3.445 r  n/i__carry__0_i_3__3/O
                         net (fo=1, routed)           0.000     3.445    n/i__carry__0_i_3__3_n_0
    SLICE_X9Y27          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.995 r  n/intData0_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.995    n/intData0_inferred__2/i__carry__0_n_0
    SLICE_X9Y28          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.234 r  n/intData0_inferred__2/i__carry__1/O[2]
                         net (fo=3, routed)           0.815     5.049    n/intData0_inferred__2/i__carry__1_n_5
    SLICE_X8Y28          LUT3 (Prop_lut3_I1_O)        0.331     5.380 f  n/i___39_carry__1_i_11__0/O
                         net (fo=3, routed)           0.818     6.198    n/i___39_carry__1_i_11__0_n_0
    SLICE_X11Y28         LUT5 (Prop_lut5_I3_O)        0.331     6.529 r  n/i___39_carry__1_i_3__0/O
                         net (fo=2, routed)           0.775     7.304    n/i___39_carry__1_i_3__0_n_0
    SLICE_X10Y28         LUT6 (Prop_lut6_I0_O)        0.124     7.428 r  n/i___39_carry__1_i_7/O
                         net (fo=1, routed)           0.000     7.428    n/i___39_carry__1_i_7_n_0
    SLICE_X10Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.961 r  n/intData0_inferred__2/i___39_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.961    n/intData0_inferred__2/i___39_carry__1_n_0
    SLICE_X10Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.078 r  n/intData0_inferred__2/i___39_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.078    n/intData0_inferred__2/i___39_carry__2_n_0
    SLICE_X10Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.401 r  n/intData0_inferred__2/i___39_carry__3/O[1]
                         net (fo=3, routed)           0.870     9.271    n/intData0_inferred__2/i___39_carry__3_n_6
    SLICE_X11Y26         LUT2 (Prop_lut2_I0_O)        0.306     9.577 r  n/i___83_carry_i_4/O
                         net (fo=1, routed)           0.000     9.577    n/i___83_carry_i_4_n_0
    SLICE_X11Y26         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     9.824 r  n/intData0_inferred__2/i___83_carry/O[0]
                         net (fo=1, routed)           0.824    10.648    n/intData0_inferred__2/i___83_carry_n_7
    SLICE_X10Y25         LUT2 (Prop_lut2_I1_O)        0.299    10.947 r  n/i___89_carry__0_i_3/O
                         net (fo=1, routed)           0.000    10.947    n/i___89_carry__0_i_3_n_0
    SLICE_X10Y25         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    11.590 f  n/intData0_inferred__2/i___89_carry__0/O[3]
                         net (fo=5, routed)           0.863    12.454    n/intData0_inferred__2/i___89_carry__0_n_4
    SLICE_X9Y25          LUT6 (Prop_lut6_I0_O)        0.307    12.761 r  n/intData[3]_i_7/O
                         net (fo=1, routed)           0.667    13.428    n/intData[3]_i_7_n_0
    SLICE_X9Y25          LUT6 (Prop_lut6_I3_O)        0.124    13.552 r  n/intData[3]_i_4/O
                         net (fo=1, routed)           0.974    14.526    n/intData[3]_i_4_n_0
    SLICE_X9Y21          LUT6 (Prop_lut6_I5_O)        0.124    14.650 r  n/intData[3]_i_1__0/O
                         net (fo=1, routed)           0.000    14.650    n/intData[3]_i_1__0_n_0
    SLICE_X9Y21          FDRE                                         r  n/intData_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 n/intData_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            n/intData_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.586ns  (logic 5.107ns (35.012%)  route 9.479ns (64.988%))
  Logic Levels:           17  (CARRY4=7 FDRE=1 LUT2=3 LUT3=1 LUT5=2 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y20          FDRE                         0.000     0.000 r  n/intData_reg[5]/C
    SLICE_X7Y20          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  n/intData_reg[5]/Q
                         net (fo=56, routed)          2.865     3.321    n/intData_reg_n_0_[5]
    SLICE_X9Y27          LUT2 (Prop_lut2_I1_O)        0.124     3.445 r  n/i__carry__0_i_3__3/O
                         net (fo=1, routed)           0.000     3.445    n/i__carry__0_i_3__3_n_0
    SLICE_X9Y27          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.995 r  n/intData0_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.995    n/intData0_inferred__2/i__carry__0_n_0
    SLICE_X9Y28          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.234 r  n/intData0_inferred__2/i__carry__1/O[2]
                         net (fo=3, routed)           0.815     5.049    n/intData0_inferred__2/i__carry__1_n_5
    SLICE_X8Y28          LUT3 (Prop_lut3_I1_O)        0.331     5.380 f  n/i___39_carry__1_i_11__0/O
                         net (fo=3, routed)           0.818     6.198    n/i___39_carry__1_i_11__0_n_0
    SLICE_X11Y28         LUT5 (Prop_lut5_I3_O)        0.331     6.529 r  n/i___39_carry__1_i_3__0/O
                         net (fo=2, routed)           0.775     7.304    n/i___39_carry__1_i_3__0_n_0
    SLICE_X10Y28         LUT6 (Prop_lut6_I0_O)        0.124     7.428 r  n/i___39_carry__1_i_7/O
                         net (fo=1, routed)           0.000     7.428    n/i___39_carry__1_i_7_n_0
    SLICE_X10Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.961 r  n/intData0_inferred__2/i___39_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.961    n/intData0_inferred__2/i___39_carry__1_n_0
    SLICE_X10Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.078 r  n/intData0_inferred__2/i___39_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.078    n/intData0_inferred__2/i___39_carry__2_n_0
    SLICE_X10Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.401 r  n/intData0_inferred__2/i___39_carry__3/O[1]
                         net (fo=3, routed)           0.870     9.271    n/intData0_inferred__2/i___39_carry__3_n_6
    SLICE_X11Y26         LUT2 (Prop_lut2_I0_O)        0.306     9.577 r  n/i___83_carry_i_4/O
                         net (fo=1, routed)           0.000     9.577    n/i___83_carry_i_4_n_0
    SLICE_X11Y26         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     9.824 r  n/intData0_inferred__2/i___83_carry/O[0]
                         net (fo=1, routed)           0.824    10.648    n/intData0_inferred__2/i___83_carry_n_7
    SLICE_X10Y25         LUT2 (Prop_lut2_I1_O)        0.299    10.947 r  n/i___89_carry__0_i_3/O
                         net (fo=1, routed)           0.000    10.947    n/i___89_carry__0_i_3_n_0
    SLICE_X10Y25         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    11.525 f  n/intData0_inferred__2/i___89_carry__0/O[2]
                         net (fo=5, routed)           1.023    12.548    n/intData0_inferred__2/i___89_carry__0_n_5
    SLICE_X9Y24          LUT6 (Prop_lut6_I0_O)        0.301    12.849 r  n/intData[5]_i_5/O
                         net (fo=1, routed)           0.446    13.295    n/intData[5]_i_5_n_0
    SLICE_X8Y21          LUT6 (Prop_lut6_I2_O)        0.124    13.419 r  n/intData[5]_i_2/O
                         net (fo=1, routed)           1.043    14.462    n/intData[5]_i_2_n_0
    SLICE_X7Y20          LUT5 (Prop_lut5_I2_O)        0.124    14.586 r  n/intData[5]_i_1/O
                         net (fo=1, routed)           0.000    14.586    n/intData[5]_i_1_n_0
    SLICE_X7Y20          FDRE                                         r  n/intData_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 n/intData_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            n/intData_reg[8]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.806ns  (logic 4.157ns (32.461%)  route 8.649ns (67.539%))
  Logic Levels:           16  (CARRY4=6 FDRE=1 LUT2=4 LUT4=1 LUT5=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y21          FDRE                         0.000     0.000 r  n/intData_reg[3]/C
    SLICE_X9Y21          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  n/intData_reg[3]/Q
                         net (fo=47, routed)          2.693     3.149    n/intData_reg_n_0_[3]
    SLICE_X4Y25          LUT2 (Prop_lut2_I1_O)        0.124     3.273 r  n/i__carry__0_i_4__0/O
                         net (fo=1, routed)           0.000     3.273    n/i__carry__0_i_4__0_n_0
    SLICE_X4Y25          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.805 r  n/intData0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.805    n/intData0_inferred__1/i__carry__0_n_0
    SLICE_X4Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.919 r  n/intData0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.919    n/intData0_inferred__1/i__carry__1_n_0
    SLICE_X4Y27          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.158 r  n/intData0_inferred__1/i__carry__2/O[2]
                         net (fo=7, routed)           1.000     5.158    n/intData0_inferred__1/i__carry__2_n_5
    SLICE_X3Y26          LUT2 (Prop_lut2_I0_O)        0.330     5.488 r  n/i___23_carry_i_2/O
                         net (fo=2, routed)           0.281     5.769    n/i___23_carry_i_2_n_0
    SLICE_X3Y26          LUT4 (Prop_lut4_I3_O)        0.332     6.101 r  n/i___23_carry_i_5/O
                         net (fo=1, routed)           0.000     6.101    n/i___23_carry_i_5_n_0
    SLICE_X3Y26          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     6.349 r  n/intData0_inferred__1/i___23_carry/O[2]
                         net (fo=3, routed)           0.807     7.156    n/intData0_inferred__1/i___23_carry_n_5
    SLICE_X1Y26          LUT2 (Prop_lut2_I1_O)        0.302     7.458 r  n/i___39_carry_i_6/O
                         net (fo=1, routed)           0.000     7.458    n/i___39_carry_i_6_n_0
    SLICE_X1Y26          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     7.705 r  n/intData0_inferred__1/i___39_carry/O[0]
                         net (fo=1, routed)           0.821     8.526    n/intData0_inferred__1/i___39_carry_n_7
    SLICE_X2Y25          LUT2 (Prop_lut2_I1_O)        0.299     8.825 r  n/i___48_carry__0_i_1/O
                         net (fo=1, routed)           0.000     8.825    n/i___48_carry__0_i_1_n_0
    SLICE_X2Y25          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255     9.080 f  n/intData0_inferred__1/i___48_carry__0/O[3]
                         net (fo=3, routed)           0.935    10.015    n/intData0_inferred__1/i___48_carry__0_n_4
    SLICE_X3Y25          LUT5 (Prop_lut5_I0_O)        0.307    10.322 r  n/intData[8]_i_5/O
                         net (fo=1, routed)           0.858    11.180    n/intData[8]_i_5_n_0
    SLICE_X5Y24          LUT6 (Prop_lut6_I1_O)        0.124    11.304 f  n/intData[8]_i_3/O
                         net (fo=1, routed)           0.802    12.106    n/intData[8]_i_3_n_0
    SLICE_X6Y23          LUT6 (Prop_lut6_I0_O)        0.124    12.230 r  n/intData[8]_i_2/O
                         net (fo=1, routed)           0.452    12.682    n/intData[8]_i_2_n_0
    SLICE_X6Y23          LUT6 (Prop_lut6_I2_O)        0.124    12.806 r  n/intData[8]_i_1/O
                         net (fo=1, routed)           0.000    12.806    n/intData[8]_i_1_n_0
    SLICE_X6Y23          FDRE                                         r  n/intData_reg[8]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 n/intReg_reg[4][4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            t/toOout/intReg_reg[4][4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.238ns  (logic 0.128ns (53.830%)  route 0.110ns (46.170%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y10          FDRE                         0.000     0.000 r  n/intReg_reg[4][4]/C
    SLICE_X3Y10          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  n/intReg_reg[4][4]/Q
                         net (fo=1, routed)           0.110     0.238    t/toOout/intReg_reg[4][7]_0[4]
    SLICE_X3Y11          FDRE                                         r  t/toOout/intReg_reg[4][4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 n/intReg_reg[2][7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            t/toOout/intReg_reg[2][7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.240ns  (logic 0.141ns (58.691%)  route 0.099ns (41.309%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y14          FDRE                         0.000     0.000 r  n/intReg_reg[2][7]/C
    SLICE_X3Y14          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  n/intReg_reg[2][7]/Q
                         net (fo=1, routed)           0.099     0.240    t/toOout/intReg_reg[2][7]_0[6]
    SLICE_X1Y14          FDRE                                         r  t/toOout/intReg_reg[2][7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 n/intReg_reg[2][4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            t/toOout/intReg_reg[2][4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.241ns  (logic 0.141ns (58.505%)  route 0.100ns (41.495%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y14          FDRE                         0.000     0.000 r  n/intReg_reg[2][4]/C
    SLICE_X3Y14          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  n/intReg_reg[2][4]/Q
                         net (fo=1, routed)           0.100     0.241    t/toOout/intReg_reg[2][7]_0[4]
    SLICE_X1Y14          FDRE                                         r  t/toOout/intReg_reg[2][4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 n/intReg_reg[6][5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            t/toOout/intReg_reg[6][5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.242ns  (logic 0.128ns (52.976%)  route 0.114ns (47.024%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y13          FDRE                         0.000     0.000 r  n/intReg_reg[6][5]/C
    SLICE_X3Y13          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  n/intReg_reg[6][5]/Q
                         net (fo=1, routed)           0.114     0.242    t/toOout/intReg_reg[6][7]_0[5]
    SLICE_X3Y12          FDRE                                         r  t/toOout/intReg_reg[6][5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 n/intReg_reg[5][5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            t/toOout/intReg_reg[5][5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.243ns  (logic 0.141ns (58.085%)  route 0.102ns (41.915%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDRE                         0.000     0.000 r  n/intReg_reg[5][5]/C
    SLICE_X0Y11          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  n/intReg_reg[5][5]/Q
                         net (fo=1, routed)           0.102     0.243    t/toOout/intReg_reg[5][7]_0[5]
    SLICE_X2Y11          FDRE                                         r  t/toOout/intReg_reg[5][5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 n/intReg_reg[0][7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            t/toOout/intReg_reg[0][7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.252ns  (logic 0.141ns (55.849%)  route 0.111ns (44.151%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y12          FDRE                         0.000     0.000 r  n/intReg_reg[0][7]/C
    SLICE_X4Y12          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  n/intReg_reg[0][7]/Q
                         net (fo=1, routed)           0.111     0.252    t/toOout/intReg_reg[0][7]_0[6]
    SLICE_X3Y12          FDRE                                         r  t/toOout/intReg_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 n/intReg_reg[4][5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            t/toOout/intReg_reg[4][5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y10          FDRE                         0.000     0.000 r  n/intReg_reg[4][5]/C
    SLICE_X3Y10          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  n/intReg_reg[4][5]/Q
                         net (fo=1, routed)           0.112     0.253    t/toOout/intReg_reg[4][7]_0[5]
    SLICE_X3Y11          FDRE                                         r  t/toOout/intReg_reg[4][5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 n/intReg_reg[0][5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            t/toOout/intReg_reg[0][5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.253ns  (logic 0.141ns (55.647%)  route 0.112ns (44.353%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y12          FDRE                         0.000     0.000 r  n/intReg_reg[0][5]/C
    SLICE_X4Y12          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  n/intReg_reg[0][5]/Q
                         net (fo=1, routed)           0.112     0.253    t/toOout/intReg_reg[0][7]_0[5]
    SLICE_X3Y12          FDRE                                         r  t/toOout/intReg_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 n/intReg_reg[6][2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            t/toOout/intReg_reg[6][2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.256ns  (logic 0.128ns (49.943%)  route 0.128ns (50.057%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y15          FDRE                         0.000     0.000 r  n/intReg_reg[6][2]/C
    SLICE_X5Y15          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  n/intReg_reg[6][2]/Q
                         net (fo=2, routed)           0.128     0.256    t/toOout/intReg_reg[6][7]_0[2]
    SLICE_X5Y14          FDRE                                         r  t/toOout/intReg_reg[6][2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 n/intReg_reg[4][1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            t/toOout/intReg_reg[4][1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.262ns  (logic 0.141ns (53.794%)  route 0.121ns (46.206%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y10          FDRE                         0.000     0.000 r  n/intReg_reg[4][1]/C
    SLICE_X7Y10          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  n/intReg_reg[4][1]/Q
                         net (fo=2, routed)           0.121     0.262    t/toOout/intReg_reg[4][7]_0[1]
    SLICE_X7Y11          FDRE                                         r  t/toOout/intReg_reg[4][1]/D
  -------------------------------------------------------------------    -------------------





