Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date              : Wed Mar 16 05:48:27 2022
| Host              : lepus running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command           : report_timing_summary -file ./output/fc2_80/report/timing-summary.rpt
| Design            : top
| Device            : xcvu9p-flga2104
| Speed File        : -2L  PRODUCTION 1.27 02-28-2020
| Temperature Grade : E
--------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (10)
6. checking no_output_delay (22)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (22)
--------------------------------
 There are 22 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.056        0.000                      0                 1171        0.009        0.000                      0                 1171        2.303        0.000                       0                  1151  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
vclock  {0.000 2.579}        5.157           193.911         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
vclock              0.056        0.000                      0                 1171        0.009        0.000                      0                 1171        2.303        0.000                       0                  1151  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  vclock
  To Clock:  vclock

Setup :            0  Failing Endpoints,  Worst Slack        0.056ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.009ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.303ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.056ns  (required time - arrival time)
  Source:                 genblk1[72].reg_in/reg_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.579ns period=5.157ns})
  Destination:            reg_out/reg_out_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.579ns period=5.157ns})
  Path Group:             vclock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.157ns  (vclock rise@5.157ns - vclock rise@0.000ns)
  Data Path Delay:        4.876ns  (logic 2.291ns (46.985%)  route 2.585ns (53.015%))
  Logic Levels:           21  (CARRY8=11 LUT2=8 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.350ns = ( 6.507 - 5.157 ) 
    Source Clock Delay      (SCD):    1.772ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.826ns (routing 0.001ns, distribution 0.825ns)
  Clock Net Delay (Destination): 0.694ns (routing 0.001ns, distribution 0.693ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vclock rise edge)     0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.595     0.595 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.595    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.595 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.918    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.946 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=1150, routed)        0.826     1.772    genblk1[72].reg_in/clk_IBUF_BUFG
    SLICE_X128Y502       FDRE                                         r  genblk1[72].reg_in/reg_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y502       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     1.851 r  genblk1[72].reg_in/reg_out_reg[3]/Q
                         net (fo=10, routed)          0.155     2.006    genblk1[72].reg_in/Q[3]
    SLICE_X127Y502       LUT3 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.037     2.043 r  genblk1[72].reg_in/z_carry_i_3__0/O
                         net (fo=2, routed)           0.098     2.141    genblk1[72].reg_in/reg_out_reg[5]_0[1]
    SLICE_X128Y502       LUT4 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.123     2.264 r  genblk1[72].reg_in/z_carry_i_7__0/O
                         net (fo=1, routed)           0.011     2.275    conv/mul45/S[5]
    SLICE_X128Y502       CARRY8 (Prop_CARRY8_SLICEL_S[5]_O[6])
                                                      0.127     2.402 r  conv/mul45/z_carry/O[6]
                         net (fo=1, routed)           0.129     2.531    conv/add000068/tmp00[45]_13[6]
    SLICE_X128Y500       LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.090     2.621 r  conv/add000068/reg_out[1]_i_336/O
                         net (fo=1, routed)           0.010     2.631    conv/add000068/reg_out[1]_i_336_n_0
    SLICE_X128Y500       CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.115     2.746 r  conv/add000068/reg_out_reg[1]_i_136/CO[7]
                         net (fo=1, routed)           0.026     2.772    conv/add000068/reg_out_reg[1]_i_136_n_0
    SLICE_X128Y501       CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     2.828 r  conv/add000068/reg_out_reg[1]_i_745/O[0]
                         net (fo=2, routed)           0.148     2.976    conv/add000068/reg_out_reg[1]_i_745_n_15
    SLICE_X129Y501       LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.149     3.125 r  conv/add000068/reg_out[1]_i_752/O
                         net (fo=1, routed)           0.016     3.141    conv/add000068/reg_out[1]_i_752_n_0
    SLICE_X129Y501       CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[4])
                                                      0.204     3.345 r  conv/add000068/reg_out_reg[1]_i_550/O[4]
                         net (fo=1, routed)           0.450     3.795    conv/add000068/reg_out_reg[1]_i_550_n_11
    SLICE_X120Y501       LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.050     3.845 r  conv/add000068/reg_out[1]_i_441/O
                         net (fo=1, routed)           0.009     3.854    conv/add000068/reg_out[1]_i_441_n_0
    SLICE_X120Y501       CARRY8 (Prop_CARRY8_SLICEL_S[3]_O[6])
                                                      0.168     4.022 r  conv/add000068/reg_out_reg[1]_i_215/O[6]
                         net (fo=1, routed)           0.295     4.317    conv/add000068/reg_out_reg[1]_i_215_n_9
    SLICE_X122Y500       LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.099     4.416 r  conv/add000068/reg_out[1]_i_91/O
                         net (fo=1, routed)           0.010     4.426    conv/add000068/reg_out[1]_i_91_n_0
    SLICE_X122Y500       CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.115     4.541 r  conv/add000068/reg_out_reg[1]_i_34/CO[7]
                         net (fo=1, routed)           0.026     4.567    conv/add000068/reg_out_reg[1]_i_34_n_0
    SLICE_X122Y501       CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     4.623 r  conv/add000068/reg_out_reg[21]_i_28/O[0]
                         net (fo=2, routed)           0.184     4.807    conv/add000068/reg_out_reg[21]_i_28_n_15
    SLICE_X124Y499       LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.051     4.858 r  conv/add000068/reg_out[21]_i_32/O
                         net (fo=1, routed)           0.010     4.868    conv/add000068/reg_out[21]_i_32_n_0
    SLICE_X124Y499       CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.115     4.983 r  conv/add000068/reg_out_reg[21]_i_21/CO[7]
                         net (fo=1, routed)           0.026     5.009    conv/add000068/reg_out_reg[21]_i_21_n_0
    SLICE_X124Y500       CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     5.065 r  conv/add000068/reg_out_reg[21]_i_20/O[0]
                         net (fo=1, routed)           0.229     5.294    conv/add000068/reg_out_reg[21]_i_20_n_15
    SLICE_X125Y504       LUT2 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.125     5.419 r  conv/add000068/reg_out[21]_i_13/O
                         net (fo=1, routed)           0.016     5.435    conv/add000068/reg_out[21]_i_13_n_0
    SLICE_X125Y504       CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[2])
                                                      0.117     5.552 r  conv/add000068/reg_out_reg[21]_i_3/O[2]
                         net (fo=1, routed)           0.224     5.776    conv/add000068/reg_out_reg[21]_i_3_n_13
    SLICE_X126Y502       LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.090     5.866 r  conv/add000068/reg_out[21]_i_8/O
                         net (fo=1, routed)           0.009     5.875    conv/add000068/reg_out[21]_i_8_n_0
    SLICE_X126Y502       CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[4])
                                                      0.204     6.079 r  conv/add000068/reg_out_reg[21]_i_2/O[4]
                         net (fo=2, routed)           0.138     6.217    reg_out/a[21]
    SLICE_X124Y502       LUT2 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.065     6.282 r  reg_out/reg_out[21]_i_1/O
                         net (fo=21, routed)          0.366     6.648    reg_out/reg_out[21]_i_1_n_0
    SLICE_X126Y502       FDRE                                         r  reg_out/reg_out_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock vclock rise edge)     5.157     5.157 r  
    AP13                                              0.000     5.157 r  clk (IN)
                         net (fo=0)                   0.000     5.157    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.345     5.502 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.502    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.502 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     5.789    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.813 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=1150, routed)        0.694     6.507    reg_out/clk_IBUF_BUFG
    SLICE_X126Y502       FDRE                                         r  reg_out/reg_out_reg[14]/C
                         clock pessimism              0.308     6.814    
                         clock uncertainty           -0.035     6.779    
    SLICE_X126Y502       FDRE (Setup_BFF2_SLICEL_C_R)
                                                     -0.074     6.705    reg_out/reg_out_reg[14]
  -------------------------------------------------------------------
                         required time                          6.705    
                         arrival time                          -6.648    
  -------------------------------------------------------------------
                         slack                                  0.056    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.009ns  (arrival time - required time)
  Source:                 demux/genblk1[21].z_reg[21][2]/C
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.579ns period=5.157ns})
  Destination:            genblk1[21].reg_in/reg_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.579ns period=5.157ns})
  Path Group:             vclock
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (vclock rise@0.000ns - vclock rise@0.000ns)
  Data Path Delay:        0.154ns  (logic 0.059ns (38.312%)  route 0.095ns (61.688%))
  Logic Levels:           0  
  Clock Path Skew:        0.083ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.736ns
    Source Clock Delay      (SCD):    1.346ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Net Delay (Source):      0.690ns (routing 0.001ns, distribution 0.689ns)
  Clock Net Delay (Destination): 0.790ns (routing 0.001ns, distribution 0.789ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vclock rise edge)     0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.345     0.345 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.345    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.345 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     0.632    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.656 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=1150, routed)        0.690     1.346    demux/clk_IBUF_BUFG
    SLICE_X130Y515       FDRE                                         r  demux/genblk1[21].z_reg[21][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X130Y515       FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.059     1.405 r  demux/genblk1[21].z_reg[21][2]/Q
                         net (fo=1, routed)           0.095     1.500    genblk1[21].reg_in/D[2]
    SLICE_X128Y515       FDRE                                         r  genblk1[21].reg_in/reg_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vclock rise edge)     0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.595     0.595 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.595    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.595 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.918    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.946 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=1150, routed)        0.790     1.736    genblk1[21].reg_in/clk_IBUF_BUFG
    SLICE_X128Y515       FDRE                                         r  genblk1[21].reg_in/reg_out_reg[2]/C
                         clock pessimism             -0.308     1.429    
    SLICE_X128Y515       FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.062     1.491    genblk1[21].reg_in/reg_out_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.491    
                         arrival time                           1.500    
  -------------------------------------------------------------------
                         slack                                  0.009    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         vclock
Waveform(ns):       { 0.000 2.579 }
Period(ns):         5.157
Sources:            { clk }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFGCE/I  n/a            1.290         5.157       3.867      BUFGCE_X1Y194   clk_IBUF_BUFG_inst/I
Low Pulse Width   Slow    FDRE/C    n/a            0.275         2.578       2.303      SLICE_X121Y517  demux/genblk1[55].z_reg[55][6]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         2.579       2.303      SLICE_X130Y499  genblk1[74].reg_in/reg_out_reg[5]/C



