#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_000001dec1c74b50 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_000001dec1cf0340 .scope module, "digit_identifier_tb" "digit_identifier_tb" 3 96;
 .timescale -9 -12;
P_000001dec1c83610 .param/l "ENABLE_VCD_DEFAULT" 1 3 104, C4<0>;
P_000001dec1c83648 .param/str "EXPECTED_MEM_PATH" 1 3 101, "src/DigitIdentificationTest/digit_identifier_expected.mem";
P_000001dec1c83680 .param/l "FAST_DEBUG" 1 3 99, C4<0>;
P_000001dec1c836b8 .param/l "MAX_WAIT_CYCLES" 1 3 98, +C4<01000111100001101000110000000000>;
P_000001dec1c836f0 .param/str "METRICS_LOG_PATH" 1 3 103, "src/DigitIdentificationTest/digit_identifier_metrics.log";
P_000001dec1c83728 .param/str "OUTPUT_MEM_PATH" 1 3 102, "src/DigitIdentificationTest/digit_identifier_generated.mem";
P_000001dec1c83760 .param/l "PIXEL_COUNT" 1 3 97, +C4<00000000000000000000001100010000>;
P_000001dec1c83798 .param/str "SAMPLE_MEM_PATH" 1 3 100, "src/DigitIdentificationTest/digit_identifier_sample.mem";
v000001dec1dcc8e0_0 .net "busy", 0 0, L_000001dec1c70db0;  1 drivers
v000001dec1dcd2e0 .array "captured_pixels", 783 0, 15 0;
v000001dec1dcc480_0 .var "clk", 0 0;
v000001dec1dcd420_0 .net "comb_data_valid", 0 0, v000001dec1dcb8a0_0;  1 drivers
v000001dec1dcd880_0 .net "comb_expected_flat", 12543 0, v000001dec1dcba80_0;  1 drivers
v000001dec1dcd560_0 .net "comb_has_expected", 0 0, v000001dec1dcbb20_0;  1 drivers
v000001dec1dcbc60_0 .net "comb_sample_unused", 12543 0, v000001dec1dcb3a0_0;  1 drivers
v000001dec1dcc980_0 .net "disc_fake_is_real", 0 0, v000001dec1dc4cf0_0;  1 drivers
v000001dec1dcc020_0 .net/s "disc_fake_score", 15 0, v000001dec1dc4d90_0;  1 drivers
v000001dec1dcb800_0 .net "disc_real_is_real", 0 0, v000001dec1dc8510_0;  1 drivers
v000001dec1dcd060_0 .net/s "disc_real_score", 15 0, v000001dec1dc81f0_0;  1 drivers
v000001dec1dcb760_0 .net "done", 0 0, L_000001dec1c713d0;  1 drivers
v000001dec1dcca20_0 .var/i "expected_mismatches", 31 0;
v000001dec1dcce80_0 .net "gan_sample_flat", 12543 0, L_000001dec1c71e50;  1 drivers
v000001dec1dcd740_0 .net "generated_frame_flat", 12543 0, v000001dec1dc7bb0_0;  1 drivers
v000001dec1dcbd00_0 .net "generated_frame_valid", 0 0, v000001dec1dc8bf0_0;  1 drivers
v000001dec1dcb120_0 .var "rst", 0 0;
v000001dec1dcb260_0 .var/i "similarity_avg_abs", 31 0;
v000001dec1dccc00_0 .var/i "similarity_max_abs", 31 0;
v000001dec1dcb300_0 .var "start", 0 0;
E_000001dec1d190b0 .event anyedge, v000001dec1dc8bf0_0;
E_000001dec1d19230 .event anyedge, v000001dec1dcb8a0_0;
S_000001dec1cac070 .scope generate, "GEN_FULL_PIPELINE" "GEN_FULL_PIPELINE" 3 144, 3 144 0, S_000001dec1cf0340;
 .timescale -9 -12;
S_000001dec1caee10 .scope module, "dut" "gan_comb_top" 3 145, 4 14 0, S_000001dec1cac070;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /OUTPUT 1 "busy";
    .port_info 4 /OUTPUT 1 "done";
    .port_info 5 /OUTPUT 1 "disc_fake_is_real";
    .port_info 6 /OUTPUT 1 "disc_real_is_real";
    .port_info 7 /OUTPUT 16 "disc_fake_score";
    .port_info 8 /OUTPUT 16 "disc_real_score";
    .port_info 9 /OUTPUT 12544 "generated_frame_flat";
    .port_info 10 /OUTPUT 1 "generated_frame_valid";
    .port_info 11 /OUTPUT 12544 "sample_flat";
P_000001dec1c85850 .param/l "PIXEL_COUNT" 0 4 15, +C4<00000000000000000000001100010000>;
P_000001dec1c85888 .param/l "STATE_IDLE" 1 4 88, C4<000>;
P_000001dec1c858c0 .param/l "STATE_RUN" 1 4 91, C4<011>;
P_000001dec1c858f8 .param/l "STATE_STREAM" 1 4 89, C4<001>;
P_000001dec1c85930 .param/l "STATE_WAIT" 1 4 90, C4<010>;
L_000001dec1c71e50 .functor BUFZ 12544, v000001dec1ca4880_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_000001dec1c70db0 .functor OR 1, L_000001dec1e2a990, v000001dec1dc3d50_0, C4<0>, C4<0>;
L_000001dec1c713d0 .functor AND 1, L_000001dec1e29d10, v000001dec1dc8010_0, C4<1>, C4<1>;
v000001dec1dcaef0_0 .net *"_ivl_10", 0 0, L_000001dec1e29d10;  1 drivers
L_000001dec1dcfe58 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v000001dec1dc99b0_0 .net/2u *"_ivl_2", 2 0, L_000001dec1dcfe58;  1 drivers
v000001dec1dca9f0_0 .net *"_ivl_4", 0 0, L_000001dec1e2a990;  1 drivers
L_000001dec1dcfea0 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v000001dec1dcaf90_0 .net/2u *"_ivl_8", 2 0, L_000001dec1dcfea0;  1 drivers
v000001dec1dca4f0_0 .net "busy", 0 0, L_000001dec1c70db0;  alias, 1 drivers
v000001dec1dc9910_0 .net "clk", 0 0, v000001dec1dcc480_0;  1 drivers
v000001dec1dc9d70_0 .net "comb_data_valid", 0 0, v000001dec1ca5f00_0;  1 drivers
v000001dec1dc9a50_0 .net "comb_expected_flat_unused", 12543 0, v000001dec1ca4740_0;  1 drivers
v000001dec1dc9cd0_0 .net "comb_has_expected_unused", 0 0, v000001dec1ca6400_0;  1 drivers
v000001dec1dca770_0 .net "comb_sample_flat", 12543 0, v000001dec1ca4880_0;  1 drivers
v000001dec1dcac70_0 .net "disc_fake_is_real", 0 0, v000001dec1dc4cf0_0;  alias, 1 drivers
v000001dec1dc9af0_0 .net/s "disc_fake_score", 15 0, v000001dec1dc4d90_0;  alias, 1 drivers
v000001dec1dc9b90_0 .net "disc_real_is_real", 0 0, v000001dec1dc8510_0;  alias, 1 drivers
v000001dec1dcabd0_0 .net/s "disc_real_score", 15 0, v000001dec1dc81f0_0;  alias, 1 drivers
v000001dec1dc9f50_0 .net "done", 0 0, L_000001dec1c713d0;  alias, 1 drivers
v000001dec1dcad10_0 .net "frame_ready", 0 0, L_000001dec1c70fe0;  1 drivers
v000001dec1dc9eb0_0 .net "gan_busy", 0 0, v000001dec1dc3d50_0;  1 drivers
v000001dec1dc9ff0_0 .net "gan_done", 0 0, v000001dec1dc8010_0;  1 drivers
v000001dec1dca090_0 .var "gan_start_pulse", 0 0;
v000001dec1dca130_0 .net "generated_frame_flat", 12543 0, v000001dec1dc7bb0_0;  alias, 1 drivers
v000001dec1dca1d0_0 .net "generated_frame_valid", 0 0, v000001dec1dc8bf0_0;  alias, 1 drivers
v000001dec1dcb4e0_0 .var "pixel_bit", 0 0;
v000001dec1dcc2a0_0 .var "pixel_idx", 9 0;
v000001dec1dcd1a0_0 .net "pixel_ready", 0 0, L_000001dec1dccca0;  1 drivers
v000001dec1dcb1c0_0 .var "pixel_valid", 0 0;
v000001dec1dcc7a0_0 .net "rst", 0 0, v000001dec1dcb120_0;  1 drivers
v000001dec1dcc660_0 .net "sample_flat", 12543 0, L_000001dec1c71e50;  alias, 1 drivers
v000001dec1dcd240_0 .net "start", 0 0, v000001dec1dcb300_0;  1 drivers
v000001dec1dcd4c0_0 .var "state", 2 0;
L_000001dec1e2a990 .cmp/ne 3, v000001dec1dcd4c0_0, L_000001dec1dcfe58;
L_000001dec1e29d10 .cmp/eq 3, v000001dec1dcd4c0_0, L_000001dec1dcfea0;
S_000001dec1c626b0 .scope autofunction.vec4.s16, "sample_word" "sample_word" 4 51, 4 51 0, S_000001dec1caee10;
 .timescale -9 -12;
v000001dec1ca5460_0 .var/i "idx", 31 0;
; Variable sample_word is vec4 return value of scope S_000001dec1c626b0
TD_digit_identifier_tb.GEN_FULL_PIPELINE.dut.sample_word ;
    %load/vec4 v000001dec1dca770_0;
    %load/vec4 v000001dec1ca5460_0;
    %addi 1, 0, 32;
    %muli 16, 0, 32;
    %subi 1, 0, 32;
    %pad/s 34;
    %subi 15, 0, 34;
    %part/s 16;
    %ret/vec4 0, 0, 16;  Assign to sample_word (store_vec4_to_lval)
    %end;
S_000001dec1ca72e0 .scope module, "u_comb_block" "combinational_done_block" 4 42, 5 12 0, S_000001dec1caee10;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 12544 "sample_flat";
    .port_info 1 /OUTPUT 12544 "expected_flat";
    .port_info 2 /OUTPUT 1 "has_expected";
    .port_info 3 /OUTPUT 1 "data_valid";
P_000001dec1b3d140 .param/str "EXPECTED_MEM_PATH" 0 5 15, "src/DigitIdentificationTest/digit_identifier_expected.mem";
P_000001dec1b3d178 .param/l "PIXEL_COUNT" 0 5 13, +C4<00000000000000000000001100010000>;
P_000001dec1b3d1b0 .param/str "SAMPLE_MEM_PATH" 0 5 14, "src/DigitIdentificationTest/digit_identifier_sample.mem";
v000001dec1ca5f00_0 .var "data_valid", 0 0;
v000001dec1ca5780_0 .var/i "expected_fh", 31 0;
v000001dec1ca4740_0 .var "expected_flat", 12543 0;
v000001dec1ca47e0 .array "expected_mem", 783 0, 15 0;
v000001dec1ca6400_0 .var "has_expected", 0 0;
v000001dec1ca5a00_0 .var/i "idx", 31 0;
v000001dec1ca4880_0 .var "sample_flat", 12543 0;
v000001dec1ca5820 .array "sample_mem", 783 0, 15 0;
S_000001dec1cfd720 .scope module, "u_gan_serial" "gan_serial_top" 4 67, 6 60 0, S_000001dec1caee10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "pixel_bit";
    .port_info 3 /INPUT 1 "pixel_bit_valid";
    .port_info 4 /OUTPUT 1 "pixel_bit_ready";
    .port_info 5 /INPUT 1 "start";
    .port_info 6 /OUTPUT 1 "busy";
    .port_info 7 /OUTPUT 1 "done";
    .port_info 8 /OUTPUT 1 "disc_fake_is_real";
    .port_info 9 /OUTPUT 1 "disc_real_is_real";
    .port_info 10 /OUTPUT 16 "disc_fake_score";
    .port_info 11 /OUTPUT 16 "disc_real_score";
    .port_info 12 /OUTPUT 12544 "generated_frame_flat";
    .port_info 13 /OUTPUT 1 "generated_frame_valid";
    .port_info 14 /OUTPUT 1 "frame_ready";
P_000001dec1d64d30 .param/l "S_DISC_FAKE" 1 6 452, C4<100>;
P_000001dec1d64d68 .param/l "S_DISC_REAL" 1 6 454, C4<110>;
P_000001dec1d64da0 .param/l "S_DONE" 1 6 455, C4<111>;
P_000001dec1d64dd8 .param/l "S_FAKE_LOAD" 1 6 451, C4<011>;
P_000001dec1d64e10 .param/l "S_GEN" 1 6 450, C4<010>;
P_000001dec1d64e48 .param/l "S_IDLE" 1 6 448, C4<000>;
P_000001dec1d64e80 .param/l "S_REAL_LOAD" 1 6 453, C4<101>;
P_000001dec1d64eb8 .param/l "S_SEED" 1 6 449, C4<001>;
L_000001dec1c70fe0 .functor BUFZ 1, v000001dec1dc3490_0, C4<0>, C4<0>, C4<0>;
v000001dec1dc3d50_0 .var "busy", 0 0;
v000001dec1dc49d0_0 .var "clear_gen_features_ready", 0 0;
v000001dec1dc4c50_0 .net "clk", 0 0, v000001dec1dcc480_0;  alias, 1 drivers
v000001dec1dc3fd0_0 .net "disc_busy", 0 0, v000001dec1db29d0_0;  1 drivers
v000001dec1dc4070_0 .net "disc_done", 0 0, v000001dec1db2390_0;  1 drivers
v000001dec1dc4cf0_0 .var "disc_fake_is_real", 0 0;
v000001dec1dc4d90_0 .var/s "disc_fake_score", 15 0;
v000001dec1dc8790_0 .net "disc_real_flag", 0 0, v000001dec1db22f0_0;  1 drivers
v000001dec1dc8510_0 .var "disc_real_is_real", 0 0;
v000001dec1dc81f0_0 .var/s "disc_real_score", 15 0;
v000001dec1dc8dd0_0 .var "disc_result_is_real", 0 0;
v000001dec1dc7ed0_0 .var "disc_run_is_real", 0 0;
v000001dec1dc9690_0 .net "disc_sample_full", 0 0, L_000001dec1c70950;  1 drivers
v000001dec1dc8e70_0 .net "disc_sample_level", 8 0, L_000001dec1c71130;  1 drivers
v000001dec1dc7a70_0 .var "disc_sample_wr_data", 15 0;
v000001dec1dc9410_0 .var "disc_sample_wr_en", 0 0;
v000001dec1dc7430_0 .net "disc_score_empty", 0 0, L_000001dec1c71440;  1 drivers
v000001dec1dc8ab0_0 .var "disc_score_fetch_active", 0 0;
v000001dec1dc7890_0 .net "disc_score_level", 2 0, L_000001dec1c71280;  1 drivers
v000001dec1dc8b50_0 .net "disc_score_rd_data", 15 0, L_000001dec1c70c60;  1 drivers
v000001dec1dc8330_0 .var "disc_score_rd_en", 0 0;
v000001dec1dc8d30_0 .net "disc_score_rd_valid", 0 0, L_000001dec1c71210;  1 drivers
v000001dec1dc7cf0_0 .var "disc_start_pulse", 0 0;
v000001dec1dc95f0_0 .var "disc_stream_active", 0 0;
v000001dec1dc9230_0 .var "disc_stream_done", 0 0;
v000001dec1dc85b0_0 .var "disc_stream_idx", 8 0;
v000001dec1dc7390_0 .var "disc_stream_mode_real", 0 0;
v000001dec1dc8f10_0 .var "disc_stream_start_fake", 0 0;
v000001dec1dc7d90_0 .var "disc_stream_start_real", 0 0;
v000001dec1dc8010_0 .var "done", 0 0;
v000001dec1dc8470_0 .net "expander_busy", 0 0, v000001dec1dc29f0_0;  1 drivers
v000001dec1dc77f0_0 .net "expander_done", 0 0, v000001dec1dc2f90_0;  1 drivers
v000001dec1dc8fb0_0 .var "expander_job_launched", 0 0;
v000001dec1dc8650_0 .var "expander_start_pulse", 0 0;
v000001dec1dc74d0_0 .net "fake_disc_vec", 4095 0, v000001dec1dc33f0_0;  1 drivers
v000001dec1dc9050_0 .var "frame_buffer", 12543 0;
v000001dec1dc7b10_0 .var "frame_consume_pulse", 0 0;
v000001dec1dc86f0_0 .net "frame_ready", 0 0, L_000001dec1c70fe0;  alias, 1 drivers
v000001dec1dc90f0_0 .net "frame_sample_done", 0 0, v000001dec1db43a0_0;  1 drivers
v000001dec1dc9190_0 .var "frame_sample_start_pulse", 0 0;
v000001dec1dc92d0_0 .net "gen_busy", 0 0, v000001dec1dbf660_0;  1 drivers
v000001dec1dc9370_0 .net "gen_done", 0 0, v000001dec1dbf840_0;  1 drivers
v000001dec1dc9730_0 .var "gen_feature_collect_active", 0 0;
v000001dec1dc8830_0 .var "gen_feature_collect_idx", 7 0;
v000001dec1dc94b0_0 .net "gen_feature_empty", 0 0, L_000001dec1c71050;  1 drivers
v000001dec1dc9550_0 .net "gen_feature_level", 7 0, L_000001dec1c72470;  1 drivers
v000001dec1dc97d0_0 .net "gen_feature_rd_data", 15 0, L_000001dec1c71bb0;  1 drivers
v000001dec1dc7e30_0 .var "gen_feature_rd_en", 0 0;
v000001dec1dc7570_0 .net "gen_feature_rd_valid", 0 0, L_000001dec1c71d70;  1 drivers
v000001dec1dc88d0_0 .var "gen_features", 2047 0;
v000001dec1dc9870_0 .var "gen_features_ready", 0 0;
v000001dec1dc80b0_0 .net "gen_frame_pixels", 12543 0, v000001dec1dc4e30_0;  1 drivers
v000001dec1dc72f0_0 .net "gen_seed_full", 0 0, L_000001dec1c72240;  1 drivers
v000001dec1dc7930_0 .net "gen_seed_level", 6 0, L_000001dec1c71b40;  1 drivers
v000001dec1dc8970_0 .var "gen_seed_wr_data", 15 0;
v000001dec1dc7110_0 .var "gen_seed_wr_en", 0 0;
v000001dec1dc79d0_0 .net "gen_sigmoid_busy", 0 0, v000001dec1dc4f70_0;  1 drivers
v000001dec1dc71b0_0 .net "gen_sigmoid_done", 0 0, v000001dec1dc3df0_0;  1 drivers
v000001dec1dc7250_0 .net "gen_sigmoid_features", 2047 0, v000001dec1dc4ed0_0;  1 drivers
v000001dec1dc7610_0 .var "gen_sigmoid_ready", 0 0;
v000001dec1dc76b0_0 .var "gen_sigmoid_start_pulse", 0 0;
v000001dec1dc7750_0 .var "gen_start_pulse", 0 0;
v000001dec1dc7bb0_0 .var "generated_frame_flat", 12543 0;
v000001dec1dc8bf0_0 .var "generated_frame_valid", 0 0;
v000001dec1dc7c50_0 .net "loader_frame_flat", 12543 0, v000001dec1dc1230_0;  1 drivers
v000001dec1dc7f70_0 .net "loader_frame_valid", 0 0, v000001dec1dc3490_0;  1 drivers
v000001dec1dc8150_0 .var "pending_disc_flag", 0 0;
v000001dec1dc8290_0 .net "pixel_bit", 0 0, v000001dec1dcb4e0_0;  1 drivers
v000001dec1dc83d0_0 .net "pixel_bit_ready", 0 0, L_000001dec1dccca0;  alias, 1 drivers
v000001dec1dc8a10_0 .net "pixel_bit_valid", 0 0, v000001dec1dcb1c0_0;  1 drivers
v000001dec1dc8c90_0 .var "real_stream_start_sent", 0 0;
v000001dec1dcaa90_0 .net "rst", 0 0, v000001dec1dcb120_0;  alias, 1 drivers
v000001dec1dca310_0 .net "sampled_real_vec", 4095 0, v000001dec1db44e0_0;  1 drivers
v000001dec1dcadb0_0 .var "sampled_real_vec_ready", 0 0;
v000001dec1dc9e10_0 .net "seed_bank_flat", 1023 0, v000001dec1dc2810_0;  1 drivers
v000001dec1dca3b0_0 .net "seed_ready", 0 0, v000001dec1dc23b0_0;  1 drivers
v000001dec1dca630_0 .var "seed_start_pulse", 0 0;
v000001dec1dca6d0_0 .var "seed_stream_active", 0 0;
v000001dec1dca8b0_0 .var "seed_stream_done", 0 0;
v000001dec1dcae50_0 .var "seed_stream_idx", 6 0;
v000001dec1dca450_0 .var "sigmoid_run_active", 0 0;
v000001dec1dca270_0 .net "start", 0 0, v000001dec1dca090_0;  1 drivers
v000001dec1dc9c30_0 .var "state", 2 0;
v000001dec1dca810_0 .net "upsampler_busy", 0 0, v000001dec1dc3990_0;  1 drivers
v000001dec1dcab30_0 .net "upsampler_done", 0 0, v000001dec1dc3c10_0;  1 drivers
v000001dec1dca590_0 .var "upsampler_job_launched", 0 0;
v000001dec1dca950_0 .var "upsampler_start_pulse", 0 0;
S_000001dec1c455a0 .scope module, "u_discriminator" "discriminator_pipeline" 6 355, 7 34 0, S_000001dec1cfd720;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 1 "sample_wr_en";
    .port_info 4 /INPUT 16 "sample_wr_data";
    .port_info 5 /OUTPUT 1 "sample_full";
    .port_info 6 /OUTPUT 9 "sample_level";
    .port_info 7 /INPUT 1 "score_rd_en";
    .port_info 8 /OUTPUT 16 "score_rd_data";
    .port_info 9 /OUTPUT 1 "score_rd_valid";
    .port_info 10 /OUTPUT 1 "score_empty";
    .port_info 11 /OUTPUT 3 "score_level";
    .port_info 12 /OUTPUT 1 "disc_real_flag";
    .port_info 13 /OUTPUT 1 "busy";
    .port_info 14 /OUTPUT 1 "done";
P_000001dec1cabb10 .param/l "FIN" 1 7 60, C4<110>;
P_000001dec1cabb48 .param/l "IDLE" 1 7 54, C4<000>;
P_000001dec1cabb80 .param/l "L1" 1 7 56, C4<010>;
P_000001dec1cabbb8 .param/l "L2" 1 7 57, C4<011>;
P_000001dec1cabbf0 .param/l "L3" 1 7 58, C4<100>;
P_000001dec1cabc28 .param/l "LOAD" 1 7 55, C4<001>;
P_000001dec1cabc60 .param/l "OUTPUT" 1 7 59, C4<101>;
P_000001dec1cabc98 .param/l "SAMPLE_COUNT" 1 7 52, +C4<00000000000000000000000100000000>;
L_000001dec1c70950 .functor BUFZ 1, v000001dec1db3010_0, C4<0>, C4<0>, C4<0>;
L_000001dec1c71130 .functor BUFZ 9, v000001dec1db2250_0, C4<000000000>, C4<000000000>, C4<000000000>;
L_000001dec1c70c60 .functor BUFZ 16, v000001dec1db2a70_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_000001dec1c71210 .functor BUFZ 1, v000001dec1db2e30_0, C4<0>, C4<0>, C4<0>;
L_000001dec1c71440 .functor BUFZ 1, v000001dec1db3510_0, C4<0>, C4<0>, C4<0>;
L_000001dec1c71280 .functor BUFZ 3, v000001dec1db3290_0, C4<000>, C4<000>, C4<000>;
v000001dec1db29d0_0 .var "busy", 0 0;
v000001dec1db21b0_0 .net "clk", 0 0, v000001dec1dcc480_0;  alias, 1 drivers
v000001dec1db22f0_0 .var "disc_real_flag", 0 0;
v000001dec1db2390_0 .var "done", 0 0;
v000001dec1db2b10_0 .net "l1_done", 0 0, v000001dec1ca5000_0;  1 drivers
v000001dec1db2cf0_0 .net "l1_out", 2047 0, v000001dec1ca6180_0;  1 drivers
v000001dec1db33d0_0 .net "l2_done", 0 0, v000001dec1db1aa0_0;  1 drivers
v000001dec1db2430_0 .net "l2_out", 511 0, v000001dec1db0560_0;  1 drivers
v000001dec1db3470_0 .net "l3_decision", 0 0, v000001dec1db1820_0;  1 drivers
v000001dec1db24d0_0 .net "l3_done", 0 0, v000001dec1db10a0_0;  1 drivers
v000001dec1db2610_0 .net/s "l3_score", 15 0, v000001dec1db1320_0;  1 drivers
v000001dec1db26b0_0 .net "rst", 0 0, v000001dec1dcb120_0;  alias, 1 drivers
v000001dec1db35b0_0 .var "sample_buffer", 4095 0;
v000001dec1db2d90_0 .net "sample_fifo_empty", 0 0, v000001dec1db3830_0;  1 drivers
v000001dec1db2ed0_0 .net "sample_fifo_full", 0 0, v000001dec1db3010_0;  1 drivers
v000001dec1db36f0_0 .net "sample_fifo_level_int", 8 0, v000001dec1db2250_0;  1 drivers
v000001dec1db4620_0 .net "sample_fifo_rd_data", 15 0, v000001dec1db27f0_0;  1 drivers
v000001dec1db4120_0 .var "sample_fifo_rd_en", 0 0;
v000001dec1db49e0_0 .net "sample_fifo_rd_valid", 0 0, v000001dec1db3970_0;  1 drivers
v000001dec1db41c0_0 .net "sample_full", 0 0, L_000001dec1c70950;  alias, 1 drivers
v000001dec1db5c00_0 .net "sample_level", 8 0, L_000001dec1c71130;  alias, 1 drivers
v000001dec1db5660_0 .var "sample_load_idx", 8 0;
v000001dec1db5020_0 .net "sample_wr_data", 15 0, v000001dec1dc7a70_0;  1 drivers
v000001dec1db5ca0_0 .net "sample_wr_en", 0 0, v000001dec1dc9410_0;  1 drivers
v000001dec1db5700_0 .net "score_empty", 0 0, L_000001dec1c71440;  alias, 1 drivers
v000001dec1db5f20_0 .net "score_fifo_empty", 0 0, v000001dec1db3510_0;  1 drivers
v000001dec1db5e80_0 .net "score_fifo_full", 0 0, v000001dec1db2bb0_0;  1 drivers
v000001dec1db57a0_0 .net "score_fifo_level_int", 2 0, v000001dec1db3290_0;  1 drivers
v000001dec1db5840_0 .net "score_fifo_rd_data", 15 0, v000001dec1db2a70_0;  1 drivers
v000001dec1db58e0_0 .net "score_fifo_rd_valid", 0 0, v000001dec1db2e30_0;  1 drivers
v000001dec1db4a80_0 .var "score_fifo_wr_data", 15 0;
v000001dec1db50c0_0 .var "score_fifo_wr_en", 0 0;
v000001dec1db4c60_0 .net "score_level", 2 0, L_000001dec1c71280;  alias, 1 drivers
v000001dec1db5b60_0 .net "score_rd_data", 15 0, L_000001dec1c70c60;  alias, 1 drivers
v000001dec1db5980_0 .net "score_rd_en", 0 0, v000001dec1dc8330_0;  1 drivers
v000001dec1db4080_0 .net "score_rd_valid", 0 0, L_000001dec1c71210;  alias, 1 drivers
v000001dec1db5d40_0 .net "start", 0 0, v000001dec1dc7cf0_0;  1 drivers
v000001dec1db5de0_0 .var "start_l1", 0 0;
v000001dec1db4b20_0 .var "start_l2", 0 0;
v000001dec1db4260_0 .var "start_l3", 0 0;
v000001dec1db4ee0_0 .var "state", 2 0;
S_000001dec1cad2f0 .scope module, "u_l1" "layer1_discriminator" 7 134, 8 5 0, S_000001dec1c455a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 4096 "flat_input_flat";
    .port_info 4 /OUTPUT 2048 "flat_output_flat";
    .port_info 5 /OUTPUT 1 "done";
v000001dec1ca5fa0_0 .net *"_ivl_0", 31 0, L_000001dec1e2b930;  1 drivers
v000001dec1ca49c0_0 .net *"_ivl_11", 31 0, L_000001dec1e2a670;  1 drivers
L_000001dec1dcfa20 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001dec1ca6360_0 .net/2u *"_ivl_12", 31 0, L_000001dec1dcfa20;  1 drivers
v000001dec1ca64a0_0 .net *"_ivl_14", 31 0, L_000001dec1e2a710;  1 drivers
v000001dec1ca4920_0 .net *"_ivl_16", 33 0, L_000001dec1e29b30;  1 drivers
L_000001dec1dcfa68 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001dec1ca53c0_0 .net *"_ivl_19", 1 0, L_000001dec1dcfa68;  1 drivers
L_000001dec1dcfab0 .functor BUFT 1, C4<0000000000000000000000000000001111>, C4<0>, C4<0>, C4<0>;
v000001dec1ca5320_0 .net/2s *"_ivl_20", 33 0, L_000001dec1dcfab0;  1 drivers
v000001dec1ca5b40_0 .net/s *"_ivl_22", 33 0, L_000001dec1e2b7f0;  1 drivers
v000001dec1ca5aa0_0 .net/s *"_ivl_26", 31 0, L_000001dec1e2a7b0;  1 drivers
v000001dec1ca55a0_0 .net *"_ivl_28", 15 0, L_000001dec1e2b9d0;  1 drivers
L_000001dec1dcf948 .functor BUFT 1, C4<00000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001dec1ca5be0_0 .net *"_ivl_3", 22 0, L_000001dec1dcf948;  1 drivers
v000001dec1ca4a60_0 .net *"_ivl_30", 31 0, L_000001dec1e2bc50;  1 drivers
L_000001dec1dcfaf8 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001dec1ca4f60_0 .net *"_ivl_33", 23 0, L_000001dec1dcfaf8;  1 drivers
L_000001dec1dcfb40 .functor BUFT 1, C4<00000000000000000000000100000000>, C4<0>, C4<0>, C4<0>;
v000001dec1ca58c0_0 .net/2u *"_ivl_34", 31 0, L_000001dec1dcfb40;  1 drivers
v000001dec1ca51e0_0 .net *"_ivl_37", 31 0, L_000001dec1e2a850;  1 drivers
v000001dec1ca4ce0_0 .net *"_ivl_38", 31 0, L_000001dec1e2a030;  1 drivers
L_000001dec1dcf990 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001dec1ca4b00_0 .net/2u *"_ivl_4", 31 0, L_000001dec1dcf990;  1 drivers
L_000001dec1dcfb88 .functor BUFT 1, C4<00000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001dec1ca5c80_0 .net *"_ivl_41", 22 0, L_000001dec1dcfb88;  1 drivers
v000001dec1ca4ba0_0 .net *"_ivl_42", 31 0, L_000001dec1e2b250;  1 drivers
v000001dec1ca60e0_0 .net/s *"_ivl_44", 31 0, L_000001dec1e2b6b0;  1 drivers
v000001dec1ca5280_0 .net *"_ivl_6", 31 0, L_000001dec1e2a5d0;  1 drivers
L_000001dec1dcf9d8 .functor BUFT 1, C4<00000000000000000000000000010000>, C4<0>, C4<0>, C4<0>;
v000001dec1ca4c40_0 .net/2u *"_ivl_8", 31 0, L_000001dec1dcf9d8;  1 drivers
v000001dec1ca5d20_0 .var/s "accumulator", 31 0;
v000001dec1ca4d80_0 .var/s "bias_shifted", 31 0;
v000001dec1ca4e20_0 .var "busy", 0 0;
v000001dec1ca5e60_0 .net "clk", 0 0, v000001dec1dcc480_0;  alias, 1 drivers
v000001dec1ca6220_0 .net/s "current_input", 15 0, L_000001dec1e2ba70;  1 drivers
v000001dec1ca4ec0_0 .net/s "current_product", 31 0, L_000001dec1e2bed0;  1 drivers
v000001dec1ca5000_0 .var "done", 0 0;
v000001dec1ca5140_0 .net/s "flat_input_flat", 4095 0, v000001dec1db35b0_0;  1 drivers
v000001dec1ca6180_0 .var/s "flat_output_flat", 2047 0;
v000001dec1ca62c0_0 .var "input_idx", 8 0;
v000001dec1c57b90 .array/s "layer1_disc_bias", 127 0, 15 0;
v000001dec1c58450 .array/s "layer1_disc_weights", 32767 0, 15 0;
v000001dec1c57c30_0 .var "neuron_idx", 7 0;
v000001dec1c56ab0_0 .net/s "next_acc", 31 0, L_000001dec1e2adf0;  1 drivers
v000001dec1c56fb0_0 .net "rst", 0 0, v000001dec1dcb120_0;  alias, 1 drivers
v000001dec1c57d70_0 .net "start", 0 0, v000001dec1db5de0_0;  1 drivers
E_000001dec1d1ce30 .event posedge, v000001dec1c56fb0_0, v000001dec1ca5e60_0;
L_000001dec1e2b930 .concat [ 9 23 0 0], v000001dec1ca62c0_0, L_000001dec1dcf948;
L_000001dec1e2a5d0 .arith/sum 32, L_000001dec1e2b930, L_000001dec1dcf990;
L_000001dec1e2a670 .arith/mult 32, L_000001dec1e2a5d0, L_000001dec1dcf9d8;
L_000001dec1e2a710 .arith/sub 32, L_000001dec1e2a670, L_000001dec1dcfa20;
L_000001dec1e29b30 .concat [ 32 2 0 0], L_000001dec1e2a710, L_000001dec1dcfa68;
L_000001dec1e2b7f0 .arith/sub 34, L_000001dec1e29b30, L_000001dec1dcfab0;
L_000001dec1e2ba70 .part/v.s v000001dec1db35b0_0, L_000001dec1e2b7f0, 16;
L_000001dec1e2a7b0 .extend/s 32, L_000001dec1e2ba70;
L_000001dec1e2b9d0 .array/port v000001dec1c58450, L_000001dec1e2b250;
L_000001dec1e2bc50 .concat [ 8 24 0 0], v000001dec1c57c30_0, L_000001dec1dcfaf8;
L_000001dec1e2a850 .arith/mult 32, L_000001dec1e2bc50, L_000001dec1dcfb40;
L_000001dec1e2a030 .concat [ 9 23 0 0], v000001dec1ca62c0_0, L_000001dec1dcfb88;
L_000001dec1e2b250 .arith/sum 32, L_000001dec1e2a850, L_000001dec1e2a030;
L_000001dec1e2b6b0 .extend/s 32, L_000001dec1e2b9d0;
L_000001dec1e2bed0 .arith/mult 32, L_000001dec1e2a7b0, L_000001dec1e2b6b0;
L_000001dec1e2adf0 .arith/sum 32, v000001dec1ca5d20_0, L_000001dec1e2bed0;
S_000001dec1cad480 .scope module, "u_l2" "layer2_discriminator" 7 143, 9 5 0, S_000001dec1c455a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 2048 "flat_input_flat";
    .port_info 4 /OUTPUT 512 "flat_output_flat";
    .port_info 5 /OUTPUT 1 "done";
v000001dec1c56d30_0 .net *"_ivl_0", 31 0, L_000001dec1e2b890;  1 drivers
v000001dec1c568d0_0 .net *"_ivl_11", 31 0, L_000001dec1e2bcf0;  1 drivers
L_000001dec1dcfca8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001dec1c57f50_0 .net/2u *"_ivl_12", 31 0, L_000001dec1dcfca8;  1 drivers
v000001dec1c58630_0 .net *"_ivl_14", 31 0, L_000001dec1e2ac10;  1 drivers
v000001dec1c56970_0 .net *"_ivl_16", 33 0, L_000001dec1e2b4d0;  1 drivers
L_000001dec1dcfcf0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001dec1c56b50_0 .net *"_ivl_19", 1 0, L_000001dec1dcfcf0;  1 drivers
L_000001dec1dcfd38 .functor BUFT 1, C4<0000000000000000000000000000001111>, C4<0>, C4<0>, C4<0>;
v000001dec1c56bf0_0 .net/2s *"_ivl_20", 33 0, L_000001dec1dcfd38;  1 drivers
v000001dec1c56c90_0 .net/s *"_ivl_22", 33 0, L_000001dec1e29a90;  1 drivers
v000001dec1c2eac0_0 .net/s *"_ivl_26", 31 0, L_000001dec1e2a2b0;  1 drivers
v000001dec1c2f880_0 .net *"_ivl_28", 15 0, L_000001dec1e2bb10;  1 drivers
L_000001dec1dcfbd0 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001dec1c2fe20_0 .net *"_ivl_3", 23 0, L_000001dec1dcfbd0;  1 drivers
v000001dec1c2efc0_0 .net *"_ivl_30", 31 0, L_000001dec1e2ae90;  1 drivers
L_000001dec1dcfd80 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001dec1c305a0_0 .net *"_ivl_33", 25 0, L_000001dec1dcfd80;  1 drivers
L_000001dec1dcfdc8 .functor BUFT 1, C4<00000000000000000000000010000000>, C4<0>, C4<0>, C4<0>;
v000001dec1c2f100_0 .net/2u *"_ivl_34", 31 0, L_000001dec1dcfdc8;  1 drivers
v000001dec1c2eb60_0 .net *"_ivl_37", 31 0, L_000001dec1e2acb0;  1 drivers
v000001dec1c2f060_0 .net *"_ivl_38", 31 0, L_000001dec1e2a8f0;  1 drivers
L_000001dec1dcfc18 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001dec1c2ff60_0 .net/2u *"_ivl_4", 31 0, L_000001dec1dcfc18;  1 drivers
L_000001dec1dcfe10 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001dec1c301e0_0 .net *"_ivl_41", 23 0, L_000001dec1dcfe10;  1 drivers
v000001dec1c2f740_0 .net *"_ivl_42", 31 0, L_000001dec1e2b070;  1 drivers
v000001dec1c303c0_0 .net/s *"_ivl_44", 31 0, L_000001dec1e2bd90;  1 drivers
v000001dec1c30460_0 .net *"_ivl_6", 31 0, L_000001dec1e2a210;  1 drivers
L_000001dec1dcfc60 .functor BUFT 1, C4<00000000000000000000000000010000>, C4<0>, C4<0>, C4<0>;
v000001dec1c21a90_0 .net/2u *"_ivl_8", 31 0, L_000001dec1dcfc60;  1 drivers
v000001dec1c21db0_0 .var/s "accumulator", 31 0;
v000001dec1c22170_0 .var/s "bias_shifted", 31 0;
v000001dec1c223f0_0 .var "busy", 0 0;
v000001dec1c22710_0 .net "clk", 0 0, v000001dec1dcc480_0;  alias, 1 drivers
v000001dec1c21950_0 .net/s "current_input", 15 0, L_000001dec1e29c70;  1 drivers
v000001dec1db18c0_0 .net/s "current_product", 31 0, L_000001dec1e2b110;  1 drivers
v000001dec1db1aa0_0 .var "done", 0 0;
v000001dec1db0240_0 .net/s "flat_input_flat", 2047 0, v000001dec1ca6180_0;  alias, 1 drivers
v000001dec1db0560_0 .var/s "flat_output_flat", 511 0;
v000001dec1db0100_0 .var "input_idx", 7 0;
v000001dec1db0c40 .array/s "layer2_disc_bias", 31 0, 15 0;
v000001dec1db01a0 .array/s "layer2_disc_weights", 4095 0, 15 0;
v000001dec1db09c0_0 .var "neuron_idx", 5 0;
v000001dec1db1d20_0 .net/s "next_acc", 31 0, L_000001dec1e2b2f0;  1 drivers
v000001dec1db0ce0_0 .net "rst", 0 0, v000001dec1dcb120_0;  alias, 1 drivers
v000001dec1db0a60_0 .net "start", 0 0, v000001dec1db4b20_0;  1 drivers
L_000001dec1e2b890 .concat [ 8 24 0 0], v000001dec1db0100_0, L_000001dec1dcfbd0;
L_000001dec1e2a210 .arith/sum 32, L_000001dec1e2b890, L_000001dec1dcfc18;
L_000001dec1e2bcf0 .arith/mult 32, L_000001dec1e2a210, L_000001dec1dcfc60;
L_000001dec1e2ac10 .arith/sub 32, L_000001dec1e2bcf0, L_000001dec1dcfca8;
L_000001dec1e2b4d0 .concat [ 32 2 0 0], L_000001dec1e2ac10, L_000001dec1dcfcf0;
L_000001dec1e29a90 .arith/sub 34, L_000001dec1e2b4d0, L_000001dec1dcfd38;
L_000001dec1e29c70 .part/v.s v000001dec1ca6180_0, L_000001dec1e29a90, 16;
L_000001dec1e2a2b0 .extend/s 32, L_000001dec1e29c70;
L_000001dec1e2bb10 .array/port v000001dec1db01a0, L_000001dec1e2b070;
L_000001dec1e2ae90 .concat [ 6 26 0 0], v000001dec1db09c0_0, L_000001dec1dcfd80;
L_000001dec1e2acb0 .arith/mult 32, L_000001dec1e2ae90, L_000001dec1dcfdc8;
L_000001dec1e2a8f0 .concat [ 8 24 0 0], v000001dec1db0100_0, L_000001dec1dcfe10;
L_000001dec1e2b070 .arith/sum 32, L_000001dec1e2acb0, L_000001dec1e2a8f0;
L_000001dec1e2bd90 .extend/s 32, L_000001dec1e2bb10;
L_000001dec1e2b110 .arith/mult 32, L_000001dec1e2a2b0, L_000001dec1e2bd90;
L_000001dec1e2b2f0 .arith/sum 32, v000001dec1c21db0_0, L_000001dec1e2b110;
S_000001dec1a41690 .scope module, "u_l3" "layer3_discriminator" 7 152, 10 10 0, S_000001dec1c455a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 512 "flat_input_flat";
    .port_info 4 /OUTPUT 16 "score_out";
    .port_info 5 /OUTPUT 1 "decision_real";
    .port_info 6 /OUTPUT 1 "done";
v000001dec1db1280 .array/s "b", 0 0, 15 0;
v000001dec1db1640_0 .net "clk", 0 0, v000001dec1dcc480_0;  alias, 1 drivers
v000001dec1db1820_0 .var "decision_real", 0 0;
v000001dec1db10a0_0 .var "done", 0 0;
v000001dec1db1be0_0 .net/s "flat_input_flat", 511 0, v000001dec1db0560_0;  alias, 1 drivers
v000001dec1db1140_0 .net "mac_done", 0 0, v000001dec1db0880_0;  1 drivers
v000001dec1db1c80_0 .net/s "mac_result", 15 0, v000001dec1db0ba0_0;  1 drivers
v000001dec1db11e0_0 .net "rst", 0 0, v000001dec1dcb120_0;  alias, 1 drivers
v000001dec1db1320_0 .var/s "score_out", 15 0;
v000001dec1db1500_0 .net "start", 0 0, v000001dec1db4260_0;  1 drivers
v000001dec1db15a0 .array/s "w", 31 0, 15 0;
v000001dec1db1dc0_0 .net/s "weights_flat", 511 0, L_000001dec1e29bd0;  1 drivers
v000001dec1db15a0_0 .array/port v000001dec1db15a0, 0;
v000001dec1db15a0_1 .array/port v000001dec1db15a0, 1;
v000001dec1db15a0_2 .array/port v000001dec1db15a0, 2;
v000001dec1db15a0_3 .array/port v000001dec1db15a0, 3;
LS_000001dec1e29bd0_0_0 .concat [ 16 16 16 16], v000001dec1db15a0_0, v000001dec1db15a0_1, v000001dec1db15a0_2, v000001dec1db15a0_3;
v000001dec1db15a0_4 .array/port v000001dec1db15a0, 4;
v000001dec1db15a0_5 .array/port v000001dec1db15a0, 5;
v000001dec1db15a0_6 .array/port v000001dec1db15a0, 6;
v000001dec1db15a0_7 .array/port v000001dec1db15a0, 7;
LS_000001dec1e29bd0_0_4 .concat [ 16 16 16 16], v000001dec1db15a0_4, v000001dec1db15a0_5, v000001dec1db15a0_6, v000001dec1db15a0_7;
v000001dec1db15a0_8 .array/port v000001dec1db15a0, 8;
v000001dec1db15a0_9 .array/port v000001dec1db15a0, 9;
v000001dec1db15a0_10 .array/port v000001dec1db15a0, 10;
v000001dec1db15a0_11 .array/port v000001dec1db15a0, 11;
LS_000001dec1e29bd0_0_8 .concat [ 16 16 16 16], v000001dec1db15a0_8, v000001dec1db15a0_9, v000001dec1db15a0_10, v000001dec1db15a0_11;
v000001dec1db15a0_12 .array/port v000001dec1db15a0, 12;
v000001dec1db15a0_13 .array/port v000001dec1db15a0, 13;
v000001dec1db15a0_14 .array/port v000001dec1db15a0, 14;
v000001dec1db15a0_15 .array/port v000001dec1db15a0, 15;
LS_000001dec1e29bd0_0_12 .concat [ 16 16 16 16], v000001dec1db15a0_12, v000001dec1db15a0_13, v000001dec1db15a0_14, v000001dec1db15a0_15;
v000001dec1db15a0_16 .array/port v000001dec1db15a0, 16;
v000001dec1db15a0_17 .array/port v000001dec1db15a0, 17;
v000001dec1db15a0_18 .array/port v000001dec1db15a0, 18;
v000001dec1db15a0_19 .array/port v000001dec1db15a0, 19;
LS_000001dec1e29bd0_0_16 .concat [ 16 16 16 16], v000001dec1db15a0_16, v000001dec1db15a0_17, v000001dec1db15a0_18, v000001dec1db15a0_19;
v000001dec1db15a0_20 .array/port v000001dec1db15a0, 20;
v000001dec1db15a0_21 .array/port v000001dec1db15a0, 21;
v000001dec1db15a0_22 .array/port v000001dec1db15a0, 22;
v000001dec1db15a0_23 .array/port v000001dec1db15a0, 23;
LS_000001dec1e29bd0_0_20 .concat [ 16 16 16 16], v000001dec1db15a0_20, v000001dec1db15a0_21, v000001dec1db15a0_22, v000001dec1db15a0_23;
v000001dec1db15a0_24 .array/port v000001dec1db15a0, 24;
v000001dec1db15a0_25 .array/port v000001dec1db15a0, 25;
v000001dec1db15a0_26 .array/port v000001dec1db15a0, 26;
v000001dec1db15a0_27 .array/port v000001dec1db15a0, 27;
LS_000001dec1e29bd0_0_24 .concat [ 16 16 16 16], v000001dec1db15a0_24, v000001dec1db15a0_25, v000001dec1db15a0_26, v000001dec1db15a0_27;
v000001dec1db15a0_28 .array/port v000001dec1db15a0, 28;
v000001dec1db15a0_29 .array/port v000001dec1db15a0, 29;
v000001dec1db15a0_30 .array/port v000001dec1db15a0, 30;
v000001dec1db15a0_31 .array/port v000001dec1db15a0, 31;
LS_000001dec1e29bd0_0_28 .concat [ 16 16 16 16], v000001dec1db15a0_28, v000001dec1db15a0_29, v000001dec1db15a0_30, v000001dec1db15a0_31;
LS_000001dec1e29bd0_1_0 .concat [ 64 64 64 64], LS_000001dec1e29bd0_0_0, LS_000001dec1e29bd0_0_4, LS_000001dec1e29bd0_0_8, LS_000001dec1e29bd0_0_12;
LS_000001dec1e29bd0_1_4 .concat [ 64 64 64 64], LS_000001dec1e29bd0_0_16, LS_000001dec1e29bd0_0_20, LS_000001dec1e29bd0_0_24, LS_000001dec1e29bd0_0_28;
L_000001dec1e29bd0 .concat [ 256 256 0 0], LS_000001dec1e29bd0_1_0, LS_000001dec1e29bd0_1_4;
S_000001dec1a41820 .scope module, "mac_unit" "pipelined_mac" 10 58, 11 1 0, S_000001dec1a41690;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 512 "a_flat";
    .port_info 4 /INPUT 512 "b_flat";
    .port_info 5 /INPUT 16 "bias";
    .port_info 6 /OUTPUT 16 "result";
    .port_info 7 /OUTPUT 1 "done";
v000001dec1db06a0_0 .net/s "a_flat", 511 0, v000001dec1db0560_0;  alias, 1 drivers
v000001dec1db0d80_0 .net/s "b_flat", 511 0, L_000001dec1e29bd0;  alias, 1 drivers
v000001dec1db1280_0 .array/port v000001dec1db1280, 0;
v000001dec1db0e20_0 .net/s "bias", 15 0, v000001dec1db1280_0;  1 drivers
v000001dec1db0920_0 .net "clk", 0 0, v000001dec1dcc480_0;  alias, 1 drivers
v000001dec1db02e0_0 .var "d0", 0 0;
v000001dec1db1a00_0 .var "d1", 0 0;
v000001dec1db0420_0 .var "d2", 0 0;
v000001dec1db07e0_0 .var "d3", 0 0;
v000001dec1db0740_0 .var "d4", 0 0;
v000001dec1db0380_0 .var "d5", 0 0;
v000001dec1db0600_0 .var "d6", 0 0;
v000001dec1db0880_0 .var "done", 0 0;
v000001dec1db13c0 .array/s "p", 31 0, 31 0;
v000001dec1db1b40 .array/s "ra", 31 0, 15 0;
v000001dec1db0b00 .array/s "rb", 31 0, 15 0;
v000001dec1db0ba0_0 .var/s "result", 15 0;
v000001dec1db0ec0_0 .net "rst", 0 0, v000001dec1dcb120_0;  alias, 1 drivers
v000001dec1db0f60 .array/s "s1", 15 0, 31 0;
v000001dec1db1460 .array/s "s2", 7 0, 31 0;
v000001dec1db04c0 .array/s "s3", 3 0, 31 0;
v000001dec1db1000 .array/s "s4", 1 0, 31 0;
v000001dec1db16e0_0 .net "start", 0 0, v000001dec1db4260_0;  alias, 1 drivers
v000001dec1db0060_0 .var/s "total_sum", 31 0;
S_000001dec1a32910 .scope module, "u_sample_fifo" "sync_fifo" 7 104, 12 9 0, S_000001dec1c455a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "wr_en";
    .port_info 3 /INPUT 1 "rd_en";
    .port_info 4 /INPUT 16 "wr_data";
    .port_info 5 /OUTPUT 16 "rd_data";
    .port_info 6 /OUTPUT 1 "rd_valid";
    .port_info 7 /OUTPUT 1 "full";
    .port_info 8 /OUTPUT 1 "empty";
    .port_info 9 /OUTPUT 9 "level";
P_000001dec1b3beb0 .param/l "ADDR_WIDTH" 0 12 12, +C4<00000000000000000000000000001000>;
P_000001dec1b3bee8 .param/l "DATA_WIDTH" 0 12 10, +C4<00000000000000000000000000010000>;
P_000001dec1b3bf20 .param/l "DEPTH" 0 12 11, +C4<00000000000000000000000100000000>;
L_000001dec1c709c0 .functor AND 1, v000001dec1dc9410_0, L_000001dec1e2b1b0, C4<1>, C4<1>;
L_000001dec1c71830 .functor AND 1, v000001dec1db4120_0, L_000001dec1e2a530, C4<1>, C4<1>;
v000001dec1db1780_0 .net *"_ivl_1", 0 0, L_000001dec1e2b1b0;  1 drivers
v000001dec1db1e60_0 .net *"_ivl_5", 0 0, L_000001dec1e2a530;  1 drivers
v000001dec1db1960_0 .net "clk", 0 0, v000001dec1dcc480_0;  alias, 1 drivers
v000001dec1db1f00_0 .var "count", 8 0;
v000001dec1db2f70_0 .var "count_next", 8 0;
v000001dec1db3830_0 .var "empty", 0 0;
v000001dec1db3010_0 .var "full", 0 0;
v000001dec1db2250_0 .var "level", 8 0;
v000001dec1db3650 .array "mem", 255 0, 15 0;
v000001dec1db27f0_0 .var "rd_data", 15 0;
v000001dec1db3790_0 .net "rd_do", 0 0, L_000001dec1c71830;  1 drivers
v000001dec1db2930_0 .net "rd_en", 0 0, v000001dec1db4120_0;  1 drivers
v000001dec1db3b50_0 .var "rd_ptr", 7 0;
v000001dec1db3970_0 .var "rd_valid", 0 0;
v000001dec1db3d30_0 .net "rst", 0 0, v000001dec1dcb120_0;  alias, 1 drivers
v000001dec1db30b0_0 .net "wr_data", 15 0, v000001dec1dc7a70_0;  alias, 1 drivers
v000001dec1db3a10_0 .net "wr_do", 0 0, L_000001dec1c709c0;  1 drivers
v000001dec1db3150_0 .net "wr_en", 0 0, v000001dec1dc9410_0;  alias, 1 drivers
v000001dec1db3ab0_0 .var "wr_ptr", 7 0;
E_000001dec1d1d1f0 .event anyedge, v000001dec1db1f00_0, v000001dec1db3a10_0, v000001dec1db3790_0;
L_000001dec1e2b1b0 .reduce/nor v000001dec1db3010_0;
L_000001dec1e2a530 .reduce/nor v000001dec1db3830_0;
S_000001dec1a32aa0 .scope module, "u_score_fifo" "sync_fifo" 7 121, 12 9 0, S_000001dec1c455a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "wr_en";
    .port_info 3 /INPUT 1 "rd_en";
    .port_info 4 /INPUT 16 "wr_data";
    .port_info 5 /OUTPUT 16 "rd_data";
    .port_info 6 /OUTPUT 1 "rd_valid";
    .port_info 7 /OUTPUT 1 "full";
    .port_info 8 /OUTPUT 1 "empty";
    .port_info 9 /OUTPUT 3 "level";
P_000001dec1b3c4e0 .param/l "ADDR_WIDTH" 0 12 12, +C4<00000000000000000000000000000010>;
P_000001dec1b3c518 .param/l "DATA_WIDTH" 0 12 10, +C4<00000000000000000000000000010000>;
P_000001dec1b3c550 .param/l "DEPTH" 0 12 11, +C4<00000000000000000000000000000100>;
L_000001dec1c72080 .functor AND 1, v000001dec1db50c0_0, L_000001dec1e2ad50, C4<1>, C4<1>;
L_000001dec1c71360 .functor AND 1, v000001dec1dc8330_0, L_000001dec1e2af30, C4<1>, C4<1>;
v000001dec1db3dd0_0 .net *"_ivl_1", 0 0, L_000001dec1e2ad50;  1 drivers
v000001dec1db3e70_0 .net *"_ivl_5", 0 0, L_000001dec1e2af30;  1 drivers
v000001dec1db3f10_0 .net "clk", 0 0, v000001dec1dcc480_0;  alias, 1 drivers
v000001dec1db31f0_0 .var "count", 2 0;
v000001dec1db38d0_0 .var "count_next", 2 0;
v000001dec1db3510_0 .var "empty", 0 0;
v000001dec1db2bb0_0 .var "full", 0 0;
v000001dec1db3290_0 .var "level", 2 0;
v000001dec1db2570 .array "mem", 3 0, 15 0;
v000001dec1db2a70_0 .var "rd_data", 15 0;
v000001dec1db2070_0 .net "rd_do", 0 0, L_000001dec1c71360;  1 drivers
v000001dec1db3c90_0 .net "rd_en", 0 0, v000001dec1dc8330_0;  alias, 1 drivers
v000001dec1db2890_0 .var "rd_ptr", 1 0;
v000001dec1db2e30_0 .var "rd_valid", 0 0;
v000001dec1db3330_0 .net "rst", 0 0, v000001dec1dcb120_0;  alias, 1 drivers
v000001dec1db2c50_0 .net "wr_data", 15 0, v000001dec1db4a80_0;  1 drivers
v000001dec1db2110_0 .net "wr_do", 0 0, L_000001dec1c72080;  1 drivers
v000001dec1db3bf0_0 .net "wr_en", 0 0, v000001dec1db50c0_0;  1 drivers
v000001dec1db2750_0 .var "wr_ptr", 1 0;
E_000001dec1d1c5f0 .event anyedge, v000001dec1db31f0_0, v000001dec1db2110_0, v000001dec1db2070_0;
L_000001dec1e2ad50 .reduce/nor v000001dec1db2bb0_0;
L_000001dec1e2af30 .reduce/nor v000001dec1db3510_0;
S_000001dec1a0cdf0 .scope module, "u_frame_sampler" "frame_sampler" 6 111, 13 11 0, S_000001dec1cfd720;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 12544 "frame_flat";
    .port_info 4 /OUTPUT 4096 "sampled_flat";
    .port_info 5 /OUTPUT 1 "busy";
    .port_info 6 /OUTPUT 1 "done";
P_000001dec1c84890 .param/l "BASE_STEP" 1 13 33, +C4<00000000000000000000000000000011>;
P_000001dec1c848c8 .param/l "DATA_WIDTH" 0 13 14, +C4<00000000000000000000000000010000>;
P_000001dec1c84900 .param/l "INPUT_COUNT" 0 13 12, +C4<00000000000000000000001100010000>;
P_000001dec1c84938 .param/l "OUTPUT_COUNT" 0 13 13, +C4<00000000000000000000000100000000>;
P_000001dec1c84970 .param/l "STEP_REM" 1 13 34, +C4<00000000000000000000000000010000>;
v000001dec1db5a20_0 .var "active", 0 0;
v000001dec1db53e0_0 .var "busy", 0 0;
v000001dec1db4300_0 .net "clk", 0 0, v000001dec1dcc480_0;  alias, 1 drivers
v000001dec1db43a0_0 .var "done", 0 0;
v000001dec1db4440_0 .net "frame_flat", 12543 0, v000001dec1dc9050_0;  1 drivers
v000001dec1db5160_0 .var/i "out_idx", 31 0;
v000001dec1db5ac0_0 .var/i "rem_accum", 31 0;
v000001dec1db4800_0 .net "rst", 0 0, v000001dec1dcb120_0;  alias, 1 drivers
v000001dec1db44e0_0 .var "sampled_flat", 4095 0;
v000001dec1db4580_0 .var/i "src_index", 31 0;
v000001dec1db5480_0 .net "start", 0 0, v000001dec1dc9190_0;  1 drivers
v000001dec1db4bc0_0 .var/i "tmp_rem", 31 0;
v000001dec1db46c0_0 .var/i "tmp_src", 31 0;
S_000001dec1db6860 .scope module, "u_generator" "generator_pipeline" 6 160, 14 35 0, S_000001dec1cfd720;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 1 "seed_wr_en";
    .port_info 4 /INPUT 16 "seed_wr_data";
    .port_info 5 /OUTPUT 1 "seed_full";
    .port_info 6 /OUTPUT 7 "seed_level";
    .port_info 7 /INPUT 1 "feature_rd_en";
    .port_info 8 /OUTPUT 16 "feature_rd_data";
    .port_info 9 /OUTPUT 1 "feature_rd_valid";
    .port_info 10 /OUTPUT 1 "feature_empty";
    .port_info 11 /OUTPUT 8 "feature_level";
    .port_info 12 /OUTPUT 1 "busy";
    .port_info 13 /OUTPUT 1 "done";
P_000001dec1a410b0 .param/l "FEATURE_COUNT" 1 14 53, +C4<00000000000000000000000010000000>;
P_000001dec1a410e8 .param/l "FIN" 1 14 61, C4<110>;
P_000001dec1a41120 .param/l "IDLE" 1 14 55, C4<000>;
P_000001dec1a41158 .param/l "L1" 1 14 57, C4<010>;
P_000001dec1a41190 .param/l "L2" 1 14 58, C4<011>;
P_000001dec1a411c8 .param/l "L3" 1 14 59, C4<100>;
P_000001dec1a41200 .param/l "LOAD" 1 14 56, C4<001>;
P_000001dec1a41238 .param/l "OUTPUT" 1 14 60, C4<101>;
P_000001dec1a41270 .param/l "SEED_COUNT" 1 14 52, +C4<00000000000000000000000001000000>;
L_000001dec1c72240 .functor BUFZ 1, v000001dec1dbd400_0, C4<0>, C4<0>, C4<0>;
L_000001dec1c71b40 .functor BUFZ 7, v000001dec1dbd4a0_0, C4<0000000>, C4<0000000>, C4<0000000>;
L_000001dec1c71bb0 .functor BUFZ 16, v000001dec1db5340_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_000001dec1c71d70 .functor BUFZ 1, v000001dec1db75a0_0, C4<0>, C4<0>, C4<0>;
L_000001dec1c71050 .functor BUFZ 1, v000001dec1db4d00_0, C4<0>, C4<0>, C4<0>;
L_000001dec1c72470 .functor BUFZ 8, v000001dec1db4da0_0, C4<00000000>, C4<00000000>, C4<00000000>;
v000001dec1dbf660_0 .var "busy", 0 0;
v000001dec1dbf700_0 .net "clk", 0 0, v000001dec1dcc480_0;  alias, 1 drivers
v000001dec1dbf840_0 .var "done", 0 0;
v000001dec1dbd5e0_0 .net "feature_empty", 0 0, L_000001dec1c71050;  alias, 1 drivers
v000001dec1dbe760_0 .net "feature_fifo_empty", 0 0, v000001dec1db4d00_0;  1 drivers
v000001dec1dbd0e0_0 .net "feature_fifo_full", 0 0, v000001dec1db4f80_0;  1 drivers
v000001dec1dbe440_0 .net "feature_fifo_level_int", 7 0, v000001dec1db4da0_0;  1 drivers
v000001dec1dbd2c0_0 .net "feature_fifo_rd_data", 15 0, v000001dec1db5340_0;  1 drivers
v000001dec1dbda40_0 .net "feature_fifo_rd_valid", 0 0, v000001dec1db75a0_0;  1 drivers
v000001dec1dbea80_0 .var "feature_fifo_wr_data", 15 0;
v000001dec1dbe9e0_0 .var "feature_fifo_wr_en", 0 0;
v000001dec1dbe4e0_0 .net "feature_level", 7 0, L_000001dec1c72470;  alias, 1 drivers
v000001dec1dbd180_0 .net "feature_rd_data", 15 0, L_000001dec1c71bb0;  alias, 1 drivers
v000001dec1dbd7c0_0 .net "feature_rd_en", 0 0, v000001dec1dc7e30_0;  1 drivers
v000001dec1dbd720_0 .net "feature_rd_valid", 0 0, L_000001dec1c71d70;  alias, 1 drivers
v000001dec1dbdb80_0 .var "feature_store_idx", 7 0;
v000001dec1dbe580_0 .net "layer1_done", 0 0, v000001dec1db70a0_0;  1 drivers
v000001dec1dbdc20_0 .net "layer1_out", 4095 0, v000001dec1db7f00_0;  1 drivers
v000001dec1dbdea0_0 .net "layer2_done", 0 0, v000001dec1dbbc00_0;  1 drivers
v000001dec1dbdf40_0 .net "layer2_out", 4095 0, v000001dec1dbbde0_0;  1 drivers
v000001dec1dbe800_0 .net "layer3_done", 0 0, v000001dec1dbed00_0;  1 drivers
v000001dec1dbe8a0_0 .net "layer3_out", 2047 0, v000001dec1dbdfe0_0;  1 drivers
v000001dec1dbe6c0_0 .net "rst", 0 0, v000001dec1dcb120_0;  alias, 1 drivers
v000001dec1dbebc0_0 .var "seed_buffer", 1023 0;
v000001dec1dc0e20_0 .net "seed_fifo_empty", 0 0, v000001dec1dbe940_0;  1 drivers
v000001dec1dc0d80_0 .net "seed_fifo_full", 0 0, v000001dec1dbd400_0;  1 drivers
v000001dec1dbfde0_0 .net "seed_fifo_level_int", 6 0, v000001dec1dbd4a0_0;  1 drivers
v000001dec1dc02e0_0 .net "seed_fifo_rd_data", 15 0, v000001dec1dbe3a0_0;  1 drivers
v000001dec1dc0100_0 .var "seed_fifo_rd_en", 0 0;
v000001dec1dc0880_0 .net "seed_fifo_rd_valid", 0 0, v000001dec1dbd540_0;  1 drivers
v000001dec1dc0920_0 .net "seed_full", 0 0, L_000001dec1c72240;  alias, 1 drivers
v000001dec1dc0f60_0 .net "seed_level", 6 0, L_000001dec1c71b40;  alias, 1 drivers
v000001dec1dc04c0_0 .var "seed_load_idx", 6 0;
v000001dec1dbfa20_0 .net "seed_wr_data", 15 0, v000001dec1dc8970_0;  1 drivers
v000001dec1dbfc00_0 .net "seed_wr_en", 0 0, v000001dec1dc7110_0;  1 drivers
v000001dec1dc06a0_0 .net "start", 0 0, v000001dec1dc7750_0;  1 drivers
v000001dec1dc0560_0 .var "start_l1", 0 0;
v000001dec1dc0c40_0 .var "start_l2", 0 0;
v000001dec1dbfd40_0 .var "start_l3", 0 0;
v000001dec1dc09c0_0 .var "state", 2 0;
S_000001dec1db66d0 .scope module, "u_feature_fifo" "sync_fifo" 14 126, 12 9 0, S_000001dec1db6860;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "wr_en";
    .port_info 3 /INPUT 1 "rd_en";
    .port_info 4 /INPUT 16 "wr_data";
    .port_info 5 /OUTPUT 16 "rd_data";
    .port_info 6 /OUTPUT 1 "rd_valid";
    .port_info 7 /OUTPUT 1 "full";
    .port_info 8 /OUTPUT 1 "empty";
    .port_info 9 /OUTPUT 8 "level";
P_000001dec1b3d350 .param/l "ADDR_WIDTH" 0 12 12, +C4<00000000000000000000000000000111>;
P_000001dec1b3d388 .param/l "DATA_WIDTH" 0 12 10, +C4<00000000000000000000000000010000>;
P_000001dec1b3d3c0 .param/l "DEPTH" 0 12 11, +C4<00000000000000000000000010000000>;
L_000001dec1c71fa0 .functor AND 1, v000001dec1dbe9e0_0, L_000001dec1dcc160, C4<1>, C4<1>;
L_000001dec1c72010 .functor AND 1, v000001dec1dc7e30_0, L_000001dec1dcc200, C4<1>, C4<1>;
v000001dec1db5200_0 .net *"_ivl_1", 0 0, L_000001dec1dcc160;  1 drivers
v000001dec1db52a0_0 .net *"_ivl_5", 0 0, L_000001dec1dcc200;  1 drivers
v000001dec1db4760_0 .net "clk", 0 0, v000001dec1dcc480_0;  alias, 1 drivers
v000001dec1db48a0_0 .var "count", 7 0;
v000001dec1db4940_0 .var "count_next", 7 0;
v000001dec1db4d00_0 .var "empty", 0 0;
v000001dec1db4f80_0 .var "full", 0 0;
v000001dec1db4da0_0 .var "level", 7 0;
v000001dec1db4e40 .array "mem", 127 0, 15 0;
v000001dec1db5340_0 .var "rd_data", 15 0;
v000001dec1db5520_0 .net "rd_do", 0 0, L_000001dec1c72010;  1 drivers
v000001dec1db55c0_0 .net "rd_en", 0 0, v000001dec1dc7e30_0;  alias, 1 drivers
v000001dec1db82c0_0 .var "rd_ptr", 6 0;
v000001dec1db75a0_0 .var "rd_valid", 0 0;
v000001dec1db84a0_0 .net "rst", 0 0, v000001dec1dcb120_0;  alias, 1 drivers
v000001dec1db8c20_0 .net "wr_data", 15 0, v000001dec1dbea80_0;  1 drivers
v000001dec1db8540_0 .net "wr_do", 0 0, L_000001dec1c71fa0;  1 drivers
v000001dec1db7640_0 .net "wr_en", 0 0, v000001dec1dbe9e0_0;  1 drivers
v000001dec1db8400_0 .var "wr_ptr", 6 0;
E_000001dec1d1ca70 .event anyedge, v000001dec1db48a0_0, v000001dec1db8540_0, v000001dec1db5520_0;
L_000001dec1dcc160 .reduce/nor v000001dec1db4f80_0;
L_000001dec1dcc200 .reduce/nor v000001dec1db4d00_0;
S_000001dec1db69f0 .scope module, "u_l1" "layer1_generator" 14 139, 15 5 0, S_000001dec1db6860;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 1024 "flat_input_flat";
    .port_info 4 /OUTPUT 4096 "flat_output_flat";
    .port_info 5 /OUTPUT 1 "done";
v000001dec1db8860_0 .net *"_ivl_0", 31 0, L_000001dec1dcdf60;  1 drivers
v000001dec1db8360_0 .net *"_ivl_11", 31 0, L_000001dec1dcd9c0;  1 drivers
L_000001dec1dcf240 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001dec1db8ae0_0 .net/2u *"_ivl_12", 31 0, L_000001dec1dcf240;  1 drivers
v000001dec1db87c0_0 .net *"_ivl_14", 31 0, L_000001dec1dce780;  1 drivers
v000001dec1db85e0_0 .net *"_ivl_16", 33 0, L_000001dec1dcea00;  1 drivers
L_000001dec1dcf288 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001dec1db8d60_0 .net *"_ivl_19", 1 0, L_000001dec1dcf288;  1 drivers
L_000001dec1dcf2d0 .functor BUFT 1, C4<0000000000000000000000000000001111>, C4<0>, C4<0>, C4<0>;
v000001dec1db8900_0 .net/2s *"_ivl_20", 33 0, L_000001dec1dcf2d0;  1 drivers
v000001dec1db7dc0_0 .net/s *"_ivl_22", 33 0, L_000001dec1dceaa0;  1 drivers
v000001dec1db8f40_0 .net/s *"_ivl_26", 31 0, L_000001dec1dcef00;  1 drivers
v000001dec1db7320_0 .net *"_ivl_28", 15 0, L_000001dec1dcebe0;  1 drivers
L_000001dec1dcf168 .functor BUFT 1, C4<0000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001dec1db7be0_0 .net *"_ivl_3", 24 0, L_000001dec1dcf168;  1 drivers
v000001dec1db89a0_0 .net *"_ivl_30", 31 0, L_000001dec1dcd920;  1 drivers
L_000001dec1dcf318 .functor BUFT 1, C4<00000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001dec1db7aa0_0 .net *"_ivl_33", 22 0, L_000001dec1dcf318;  1 drivers
L_000001dec1dcf360 .functor BUFT 1, C4<00000000000000000000000001000000>, C4<0>, C4<0>, C4<0>;
v000001dec1db7b40_0 .net/2u *"_ivl_34", 31 0, L_000001dec1dcf360;  1 drivers
v000001dec1db80e0_0 .net *"_ivl_37", 31 0, L_000001dec1dcefa0;  1 drivers
v000001dec1db76e0_0 .net *"_ivl_38", 31 0, L_000001dec1dce280;  1 drivers
L_000001dec1dcf1b0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001dec1db7d20_0 .net/2u *"_ivl_4", 31 0, L_000001dec1dcf1b0;  1 drivers
L_000001dec1dcf3a8 .functor BUFT 1, C4<0000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001dec1db7c80_0 .net *"_ivl_41", 24 0, L_000001dec1dcf3a8;  1 drivers
v000001dec1db8680_0 .net *"_ivl_42", 31 0, L_000001dec1dce960;  1 drivers
v000001dec1db8b80_0 .net/s *"_ivl_44", 31 0, L_000001dec1dcda60;  1 drivers
v000001dec1db7280_0 .net *"_ivl_6", 31 0, L_000001dec1dce640;  1 drivers
L_000001dec1dcf1f8 .functor BUFT 1, C4<00000000000000000000000000010000>, C4<0>, C4<0>, C4<0>;
v000001dec1db8720_0 .net/2u *"_ivl_8", 31 0, L_000001dec1dcf1f8;  1 drivers
v000001dec1db8a40_0 .var/s "accumulator", 31 0;
v000001dec1db8180_0 .var/s "bias_shifted", 31 0;
v000001dec1db8cc0_0 .var "busy", 0 0;
v000001dec1db8e00_0 .net "clk", 0 0, v000001dec1dcc480_0;  alias, 1 drivers
v000001dec1db7140_0 .net/s "current_input", 15 0, L_000001dec1dceb40;  1 drivers
v000001dec1db8ea0_0 .net/s "current_product", 31 0, L_000001dec1dcdce0;  1 drivers
v000001dec1db70a0_0 .var "done", 0 0;
v000001dec1db7e60_0 .net/s "flat_input_flat", 1023 0, v000001dec1dbebc0_0;  1 drivers
v000001dec1db7f00_0 .var/s "flat_output_flat", 4095 0;
v000001dec1db7fa0_0 .var "input_idx", 6 0;
v000001dec1db8040 .array/s "layer1_gen_bias", 255 0, 15 0;
v000001dec1db8220 .array/s "layer1_gen_weights", 16383 0, 15 0;
v000001dec1db71e0_0 .var "neuron_idx", 8 0;
v000001dec1db73c0_0 .net/s "next_acc", 31 0, L_000001dec1dce000;  1 drivers
v000001dec1db7460_0 .net "rst", 0 0, v000001dec1dcb120_0;  alias, 1 drivers
v000001dec1db7780_0 .net "start", 0 0, v000001dec1dc0560_0;  1 drivers
L_000001dec1dcdf60 .concat [ 7 25 0 0], v000001dec1db7fa0_0, L_000001dec1dcf168;
L_000001dec1dce640 .arith/sum 32, L_000001dec1dcdf60, L_000001dec1dcf1b0;
L_000001dec1dcd9c0 .arith/mult 32, L_000001dec1dce640, L_000001dec1dcf1f8;
L_000001dec1dce780 .arith/sub 32, L_000001dec1dcd9c0, L_000001dec1dcf240;
L_000001dec1dcea00 .concat [ 32 2 0 0], L_000001dec1dce780, L_000001dec1dcf288;
L_000001dec1dceaa0 .arith/sub 34, L_000001dec1dcea00, L_000001dec1dcf2d0;
L_000001dec1dceb40 .part/v.s v000001dec1dbebc0_0, L_000001dec1dceaa0, 16;
L_000001dec1dcef00 .extend/s 32, L_000001dec1dceb40;
L_000001dec1dcebe0 .array/port v000001dec1db8220, L_000001dec1dce960;
L_000001dec1dcd920 .concat [ 9 23 0 0], v000001dec1db71e0_0, L_000001dec1dcf318;
L_000001dec1dcefa0 .arith/mult 32, L_000001dec1dcd920, L_000001dec1dcf360;
L_000001dec1dce280 .concat [ 7 25 0 0], v000001dec1db7fa0_0, L_000001dec1dcf3a8;
L_000001dec1dce960 .arith/sum 32, L_000001dec1dcefa0, L_000001dec1dce280;
L_000001dec1dcda60 .extend/s 32, L_000001dec1dcebe0;
L_000001dec1dcdce0 .arith/mult 32, L_000001dec1dcef00, L_000001dec1dcda60;
L_000001dec1dce000 .arith/sum 32, v000001dec1db8a40_0, L_000001dec1dcdce0;
S_000001dec1db6d10 .scope module, "u_l2" "layer2_generator" 14 148, 16 5 0, S_000001dec1db6860;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 4096 "flat_input_flat";
    .port_info 4 /OUTPUT 4096 "flat_output_flat";
    .port_info 5 /OUTPUT 1 "done";
v000001dec1db7500_0 .net *"_ivl_0", 31 0, L_000001dec1dcee60;  1 drivers
v000001dec1db7820_0 .net *"_ivl_11", 31 0, L_000001dec1dcdba0;  1 drivers
L_000001dec1dcf4c8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001dec1db78c0_0 .net/2u *"_ivl_12", 31 0, L_000001dec1dcf4c8;  1 drivers
v000001dec1db7960_0 .net *"_ivl_14", 31 0, L_000001dec1dce500;  1 drivers
v000001dec1db7a00_0 .net *"_ivl_16", 33 0, L_000001dec1dcedc0;  1 drivers
L_000001dec1dcf510 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001dec1dbc380_0 .net *"_ivl_19", 1 0, L_000001dec1dcf510;  1 drivers
L_000001dec1dcf558 .functor BUFT 1, C4<0000000000000000000000000000001111>, C4<0>, C4<0>, C4<0>;
v000001dec1dbb700_0 .net/2s *"_ivl_20", 33 0, L_000001dec1dcf558;  1 drivers
v000001dec1dbba20_0 .net/s *"_ivl_22", 33 0, L_000001dec1dcec80;  1 drivers
v000001dec1dbb660_0 .net/s *"_ivl_26", 31 0, L_000001dec1dce3c0;  1 drivers
v000001dec1dbb2a0_0 .net *"_ivl_28", 15 0, L_000001dec1dcdb00;  1 drivers
L_000001dec1dcf3f0 .functor BUFT 1, C4<00000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001dec1dbc880_0 .net *"_ivl_3", 22 0, L_000001dec1dcf3f0;  1 drivers
v000001dec1dbbac0_0 .net *"_ivl_30", 31 0, L_000001dec1dced20;  1 drivers
L_000001dec1dcf5a0 .functor BUFT 1, C4<00000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001dec1dbc1a0_0 .net *"_ivl_33", 22 0, L_000001dec1dcf5a0;  1 drivers
L_000001dec1dcf5e8 .functor BUFT 1, C4<00000000000000000000000100000000>, C4<0>, C4<0>, C4<0>;
v000001dec1dbb5c0_0 .net/2u *"_ivl_34", 31 0, L_000001dec1dcf5e8;  1 drivers
v000001dec1dbc7e0_0 .net *"_ivl_37", 31 0, L_000001dec1dcde20;  1 drivers
v000001dec1dbb340_0 .net *"_ivl_38", 31 0, L_000001dec1dcdec0;  1 drivers
L_000001dec1dcf438 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001dec1dbc6a0_0 .net/2u *"_ivl_4", 31 0, L_000001dec1dcf438;  1 drivers
L_000001dec1dcf630 .functor BUFT 1, C4<00000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001dec1dbcec0_0 .net *"_ivl_41", 22 0, L_000001dec1dcf630;  1 drivers
v000001dec1dbc920_0 .net *"_ivl_42", 31 0, L_000001dec1dce0a0;  1 drivers
v000001dec1dbcba0_0 .net/s *"_ivl_44", 31 0, L_000001dec1dce140;  1 drivers
v000001dec1dbc9c0_0 .net *"_ivl_6", 31 0, L_000001dec1dcdc40;  1 drivers
L_000001dec1dcf480 .functor BUFT 1, C4<00000000000000000000000000010000>, C4<0>, C4<0>, C4<0>;
v000001dec1dbc4c0_0 .net/2u *"_ivl_8", 31 0, L_000001dec1dcf480;  1 drivers
v000001dec1dbbca0_0 .var/s "accumulator", 31 0;
v000001dec1dbcc40_0 .var/s "bias_shifted", 31 0;
v000001dec1dbca60_0 .var "busy", 0 0;
v000001dec1dbcf60_0 .net "clk", 0 0, v000001dec1dcc480_0;  alias, 1 drivers
v000001dec1dbbb60_0 .net/s "current_input", 15 0, L_000001dec1dcdd80;  1 drivers
v000001dec1dbcb00_0 .net/s "current_product", 31 0, L_000001dec1dce5a0;  1 drivers
v000001dec1dbbc00_0 .var "done", 0 0;
v000001dec1dbc240_0 .net/s "flat_input_flat", 4095 0, v000001dec1db7f00_0;  alias, 1 drivers
v000001dec1dbbde0_0 .var/s "flat_output_flat", 4095 0;
v000001dec1dbb7a0_0 .var "input_idx", 8 0;
v000001dec1dbbfc0 .array/s "layer2_gen_bias", 255 0, 15 0;
v000001dec1dbb840 .array/s "layer2_gen_weights", 65535 0, 15 0;
v000001dec1dbc420_0 .var "neuron_idx", 8 0;
v000001dec1dbcce0_0 .net/s "next_acc", 31 0, L_000001dec1dce1e0;  1 drivers
v000001dec1dbc740_0 .net "rst", 0 0, v000001dec1dcb120_0;  alias, 1 drivers
v000001dec1dbce20_0 .net "start", 0 0, v000001dec1dc0c40_0;  1 drivers
L_000001dec1dcee60 .concat [ 9 23 0 0], v000001dec1dbb7a0_0, L_000001dec1dcf3f0;
L_000001dec1dcdc40 .arith/sum 32, L_000001dec1dcee60, L_000001dec1dcf438;
L_000001dec1dcdba0 .arith/mult 32, L_000001dec1dcdc40, L_000001dec1dcf480;
L_000001dec1dce500 .arith/sub 32, L_000001dec1dcdba0, L_000001dec1dcf4c8;
L_000001dec1dcedc0 .concat [ 32 2 0 0], L_000001dec1dce500, L_000001dec1dcf510;
L_000001dec1dcec80 .arith/sub 34, L_000001dec1dcedc0, L_000001dec1dcf558;
L_000001dec1dcdd80 .part/v.s v000001dec1db7f00_0, L_000001dec1dcec80, 16;
L_000001dec1dce3c0 .extend/s 32, L_000001dec1dcdd80;
L_000001dec1dcdb00 .array/port v000001dec1dbb840, L_000001dec1dce0a0;
L_000001dec1dced20 .concat [ 9 23 0 0], v000001dec1dbc420_0, L_000001dec1dcf5a0;
L_000001dec1dcde20 .arith/mult 32, L_000001dec1dced20, L_000001dec1dcf5e8;
L_000001dec1dcdec0 .concat [ 9 23 0 0], v000001dec1dbb7a0_0, L_000001dec1dcf630;
L_000001dec1dce0a0 .arith/sum 32, L_000001dec1dcde20, L_000001dec1dcdec0;
L_000001dec1dce140 .extend/s 32, L_000001dec1dcdb00;
L_000001dec1dce5a0 .arith/mult 32, L_000001dec1dce3c0, L_000001dec1dce140;
L_000001dec1dce1e0 .arith/sum 32, v000001dec1dbbca0_0, L_000001dec1dce5a0;
S_000001dec1db6b80 .scope module, "u_l3" "layer3_generator" 14 157, 17 5 0, S_000001dec1db6860;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 4096 "flat_input_flat";
    .port_info 4 /OUTPUT 2048 "flat_output_flat";
    .port_info 5 /OUTPUT 1 "done";
v000001dec1dbc2e0_0 .net *"_ivl_0", 31 0, L_000001dec1dce320;  1 drivers
v000001dec1dbbd40_0 .net *"_ivl_11", 31 0, L_000001dec1dce6e0;  1 drivers
L_000001dec1dcf750 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001dec1dbc560_0 .net/2u *"_ivl_12", 31 0, L_000001dec1dcf750;  1 drivers
v000001dec1dbbe80_0 .net *"_ivl_14", 31 0, L_000001dec1dce820;  1 drivers
v000001dec1dbcd80_0 .net *"_ivl_16", 33 0, L_000001dec1dce8c0;  1 drivers
L_000001dec1dcf798 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001dec1dbb8e0_0 .net *"_ivl_19", 1 0, L_000001dec1dcf798;  1 drivers
L_000001dec1dcf7e0 .functor BUFT 1, C4<0000000000000000000000000000001111>, C4<0>, C4<0>, C4<0>;
v000001dec1dbb0c0_0 .net/2s *"_ivl_20", 33 0, L_000001dec1dcf7e0;  1 drivers
v000001dec1dbb980_0 .net/s *"_ivl_22", 33 0, L_000001dec1e2ab70;  1 drivers
v000001dec1dbc600_0 .net/s *"_ivl_26", 31 0, L_000001dec1e2a350;  1 drivers
v000001dec1dbb160_0 .net *"_ivl_28", 15 0, L_000001dec1e2b750;  1 drivers
L_000001dec1dcf678 .functor BUFT 1, C4<00000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001dec1dbbf20_0 .net *"_ivl_3", 22 0, L_000001dec1dcf678;  1 drivers
v000001dec1dbb200_0 .net *"_ivl_30", 31 0, L_000001dec1e2aad0;  1 drivers
L_000001dec1dcf828 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001dec1dbb3e0_0 .net *"_ivl_33", 23 0, L_000001dec1dcf828;  1 drivers
L_000001dec1dcf870 .functor BUFT 1, C4<00000000000000000000000100000000>, C4<0>, C4<0>, C4<0>;
v000001dec1dbc060_0 .net/2u *"_ivl_34", 31 0, L_000001dec1dcf870;  1 drivers
v000001dec1dbc100_0 .net *"_ivl_37", 31 0, L_000001dec1e299f0;  1 drivers
v000001dec1dbb480_0 .net *"_ivl_38", 31 0, L_000001dec1e2a0d0;  1 drivers
L_000001dec1dcf6c0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001dec1dbb520_0 .net/2u *"_ivl_4", 31 0, L_000001dec1dcf6c0;  1 drivers
L_000001dec1dcf8b8 .functor BUFT 1, C4<00000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001dec1dbeee0_0 .net *"_ivl_41", 22 0, L_000001dec1dcf8b8;  1 drivers
v000001dec1dbe080_0 .net *"_ivl_42", 31 0, L_000001dec1e2bbb0;  1 drivers
v000001dec1dbd360_0 .net/s *"_ivl_44", 31 0, L_000001dec1e2b570;  1 drivers
v000001dec1dbec60_0 .net *"_ivl_6", 31 0, L_000001dec1dce460;  1 drivers
L_000001dec1dcf708 .functor BUFT 1, C4<00000000000000000000000000010000>, C4<0>, C4<0>, C4<0>;
v000001dec1dbf0c0_0 .net/2u *"_ivl_8", 31 0, L_000001dec1dcf708;  1 drivers
v000001dec1dbe620_0 .var/s "accumulator", 31 0;
v000001dec1dbf200_0 .var/s "bias_shifted", 31 0;
v000001dec1dbd220_0 .var "busy", 0 0;
v000001dec1dbdcc0_0 .net "clk", 0 0, v000001dec1dcc480_0;  alias, 1 drivers
v000001dec1dbf340_0 .net/s "current_input", 15 0, L_000001dec1e2aa30;  1 drivers
v000001dec1dbf480_0 .net/s "current_product", 31 0, L_000001dec1e2a490;  1 drivers
v000001dec1dbed00_0 .var "done", 0 0;
v000001dec1dbdd60_0 .net/s "flat_input_flat", 4095 0, v000001dec1dbbde0_0;  alias, 1 drivers
v000001dec1dbdfe0_0 .var/s "flat_output_flat", 2047 0;
v000001dec1dbe260_0 .var "input_idx", 8 0;
v000001dec1dbee40 .array/s "layer3_gen_bias", 127 0, 15 0;
v000001dec1dbeda0 .array/s "layer3_gen_weights", 32767 0, 15 0;
v000001dec1dbe1c0_0 .var "neuron_idx", 7 0;
v000001dec1dbd900_0 .net/s "next_acc", 31 0, L_000001dec1e2afd0;  1 drivers
v000001dec1dbf160_0 .net "rst", 0 0, v000001dec1dcb120_0;  alias, 1 drivers
v000001dec1dbe120_0 .net "start", 0 0, v000001dec1dbfd40_0;  1 drivers
L_000001dec1dce320 .concat [ 9 23 0 0], v000001dec1dbe260_0, L_000001dec1dcf678;
L_000001dec1dce460 .arith/sum 32, L_000001dec1dce320, L_000001dec1dcf6c0;
L_000001dec1dce6e0 .arith/mult 32, L_000001dec1dce460, L_000001dec1dcf708;
L_000001dec1dce820 .arith/sub 32, L_000001dec1dce6e0, L_000001dec1dcf750;
L_000001dec1dce8c0 .concat [ 32 2 0 0], L_000001dec1dce820, L_000001dec1dcf798;
L_000001dec1e2ab70 .arith/sub 34, L_000001dec1dce8c0, L_000001dec1dcf7e0;
L_000001dec1e2aa30 .part/v.s v000001dec1dbbde0_0, L_000001dec1e2ab70, 16;
L_000001dec1e2a350 .extend/s 32, L_000001dec1e2aa30;
L_000001dec1e2b750 .array/port v000001dec1dbeda0, L_000001dec1e2bbb0;
L_000001dec1e2aad0 .concat [ 8 24 0 0], v000001dec1dbe1c0_0, L_000001dec1dcf828;
L_000001dec1e299f0 .arith/mult 32, L_000001dec1e2aad0, L_000001dec1dcf870;
L_000001dec1e2a0d0 .concat [ 9 23 0 0], v000001dec1dbe260_0, L_000001dec1dcf8b8;
L_000001dec1e2bbb0 .arith/sum 32, L_000001dec1e299f0, L_000001dec1e2a0d0;
L_000001dec1e2b570 .extend/s 32, L_000001dec1e2b750;
L_000001dec1e2a490 .arith/mult 32, L_000001dec1e2a350, L_000001dec1e2b570;
L_000001dec1e2afd0 .arith/sum 32, v000001dec1dbe620_0, L_000001dec1e2a490;
S_000001dec1db63b0 .scope module, "u_seed_fifo" "sync_fifo" 14 109, 12 9 0, S_000001dec1db6860;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "wr_en";
    .port_info 3 /INPUT 1 "rd_en";
    .port_info 4 /INPUT 16 "wr_data";
    .port_info 5 /OUTPUT 16 "rd_data";
    .port_info 6 /OUTPUT 1 "rd_valid";
    .port_info 7 /OUTPUT 1 "full";
    .port_info 8 /OUTPUT 1 "empty";
    .port_info 9 /OUTPUT 7 "level";
P_000001dec1b3d6c0 .param/l "ADDR_WIDTH" 0 12 12, +C4<00000000000000000000000000000110>;
P_000001dec1b3d6f8 .param/l "DATA_WIDTH" 0 12 10, +C4<00000000000000000000000000010000>;
P_000001dec1b3d730 .param/l "DEPTH" 0 12 11, +C4<00000000000000000000000001000000>;
L_000001dec1c718a0 .functor AND 1, v000001dec1dc7110_0, L_000001dec1dcc0c0, C4<1>, C4<1>;
L_000001dec1c70bf0 .functor AND 1, v000001dec1dc0100_0, L_000001dec1dcb620, C4<1>, C4<1>;
v000001dec1dbd860_0 .net *"_ivl_1", 0 0, L_000001dec1dcc0c0;  1 drivers
v000001dec1dbeb20_0 .net *"_ivl_5", 0 0, L_000001dec1dcb620;  1 drivers
v000001dec1dbe300_0 .net "clk", 0 0, v000001dec1dcc480_0;  alias, 1 drivers
v000001dec1dbef80_0 .var "count", 6 0;
v000001dec1dbf7a0_0 .var "count_next", 6 0;
v000001dec1dbe940_0 .var "empty", 0 0;
v000001dec1dbd400_0 .var "full", 0 0;
v000001dec1dbd4a0_0 .var "level", 6 0;
v000001dec1dbd680 .array "mem", 63 0, 15 0;
v000001dec1dbe3a0_0 .var "rd_data", 15 0;
v000001dec1dbf2a0_0 .net "rd_do", 0 0, L_000001dec1c70bf0;  1 drivers
v000001dec1dbd9a0_0 .net "rd_en", 0 0, v000001dec1dc0100_0;  1 drivers
v000001dec1dbf020_0 .var "rd_ptr", 5 0;
v000001dec1dbd540_0 .var "rd_valid", 0 0;
v000001dec1dbf3e0_0 .net "rst", 0 0, v000001dec1dcb120_0;  alias, 1 drivers
v000001dec1dbf520_0 .net "wr_data", 15 0, v000001dec1dc8970_0;  alias, 1 drivers
v000001dec1dbdae0_0 .net "wr_do", 0 0, L_000001dec1c718a0;  1 drivers
v000001dec1dbf5c0_0 .net "wr_en", 0 0, v000001dec1dc7110_0;  alias, 1 drivers
v000001dec1dbde00_0 .var "wr_ptr", 5 0;
E_000001dec1d1c5b0 .event anyedge, v000001dec1dbef80_0, v000001dec1dbdae0_0, v000001dec1dbf2a0_0;
L_000001dec1dcc0c0 .reduce/nor v000001dec1dbd400_0;
L_000001dec1dcb620 .reduce/nor v000001dec1dbe940_0;
S_000001dec1db6ea0 .scope module, "u_loader" "pixel_serial_loader" 6 90, 18 23 0, S_000001dec1cfd720;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "pixel_bit";
    .port_info 3 /INPUT 1 "pixel_bit_valid";
    .port_info 4 /OUTPUT 1 "pixel_bit_ready";
    .port_info 5 /INPUT 1 "frame_consume";
    .port_info 6 /OUTPUT 1 "frame_valid";
    .port_info 7 /OUTPUT 12544 "frame_flat";
P_000001dec1a7dfa0 .param/l "COLLECT" 1 18 107, C4<00>;
P_000001dec1a7dfd8 .param/l "DATA_WIDTH" 0 18 25, +C4<00000000000000000000000000010000>;
P_000001dec1a7e010 .param/l "FIFO_ADDR_W" 0 18 28, +C4<00000000000000000000000000001010>;
P_000001dec1a7e048 .param/l "FIFO_DEPTH" 0 18 27, +C4<00000000000000000000010000000000>;
P_000001dec1a7e080 .param/l "FRAME_SLOT_W" 0 18 29, +C4<00000000000000000000000000000100>;
P_000001dec1a7e0b8 .param/l "LOAD_CAP" 1 18 109, C4<10>;
P_000001dec1a7e0f0 .param/l "LOAD_REQ" 1 18 108, C4<01>;
P_000001dec1a7e128 .param/l "PIXEL_COUNT" 0 18 24, +C4<00000000000000000000001100010000>;
P_000001dec1a7e160 .param/l "PIXEL_SCALE" 0 18 26, +C4<00000000000000000000000000001000>;
P_000001dec1a7e198 .param/l "READY" 1 18 110, C4<11>;
L_000001dec1c70e90 .functor AND 1, v000001dec1dcb1c0_0, L_000001dec1dccca0, C4<1>, C4<1>;
L_000001dec1dcf0d8 .functor BUFT 1, C4<0000000100000000>, C4<0>, C4<0>, C4<0>;
v000001dec1dc01a0_0 .net/2u *"_ivl_4", 15 0, L_000001dec1dcf0d8;  1 drivers
L_000001dec1dcf120 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001dec1dc0240_0 .net/2u *"_ivl_6", 15 0, L_000001dec1dcf120;  1 drivers
v000001dec1dc1870_0 .net "clk", 0 0, v000001dec1dcc480_0;  alias, 1 drivers
v000001dec1dc1af0_0 .net "fifo_din", 15 0, L_000001dec1dcbda0;  1 drivers
v000001dec1dc1910_0 .net "fifo_empty", 0 0, v000001dec1dc0740_0;  1 drivers
v000001dec1dc28b0_0 .net "fifo_full", 0 0, v000001dec1dc0060_0;  1 drivers
v000001dec1dc2270_0 .net "fifo_level", 10 0, v000001dec1dc0380_0;  1 drivers
v000001dec1dc3210_0 .net "fifo_rd_data", 15 0, v000001dec1dbf980_0;  1 drivers
v000001dec1dc1370_0 .net "fifo_rd_en", 0 0, v000001dec1dc21d0_0;  1 drivers
v000001dec1dc21d0_0 .var "fifo_rd_en_r", 0 0;
v000001dec1dc2630_0 .net "fifo_rd_valid", 0 0, v000001dec1dbfac0_0;  1 drivers
v000001dec1dc19b0_0 .net "frame_consume", 0 0, v000001dec1dc7b10_0;  1 drivers
v000001dec1dc2a90_0 .var "frame_dequeue_flag", 0 0;
v000001dec1dc1230_0 .var "frame_flat", 12543 0;
v000001dec1dc3350_0 .var "frame_slots", 4 0;
v000001dec1dc3490_0 .var "frame_valid", 0 0;
v000001dec1dc2090_0 .var "load_idx", 15 0;
v000001dec1dc3170_0 .net "pixel_accept", 0 0, L_000001dec1c70e90;  1 drivers
v000001dec1dc1ff0_0 .net "pixel_bit", 0 0, v000001dec1dcb4e0_0;  alias, 1 drivers
v000001dec1dc26d0_0 .net "pixel_bit_ready", 0 0, L_000001dec1dccca0;  alias, 1 drivers
v000001dec1dc2770_0 .net "pixel_bit_valid", 0 0, v000001dec1dcb1c0_0;  alias, 1 drivers
v000001dec1dc2e50_0 .var "pixel_count", 15 0;
v000001dec1dc1e10_0 .net "rst", 0 0, v000001dec1dcb120_0;  alias, 1 drivers
v000001dec1dc2310_0 .var "state", 1 0;
L_000001dec1dccca0 .reduce/nor v000001dec1dc0060_0;
L_000001dec1dcbda0 .functor MUXZ 16, L_000001dec1dcf120, L_000001dec1dcf0d8, v000001dec1dcb4e0_0, C4<>;
S_000001dec1db6090 .scope module, "u_pixel_fifo" "sync_fifo" 18 62, 12 9 0, S_000001dec1db6ea0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "wr_en";
    .port_info 3 /INPUT 1 "rd_en";
    .port_info 4 /INPUT 16 "wr_data";
    .port_info 5 /OUTPUT 16 "rd_data";
    .port_info 6 /OUTPUT 1 "rd_valid";
    .port_info 7 /OUTPUT 1 "full";
    .port_info 8 /OUTPUT 1 "empty";
    .port_info 9 /OUTPUT 11 "level";
P_000001dec1b3cc70 .param/l "ADDR_WIDTH" 0 12 12, +C4<00000000000000000000000000001010>;
P_000001dec1b3cca8 .param/l "DATA_WIDTH" 0 12 10, +C4<00000000000000000000000000010000>;
P_000001dec1b3cce0 .param/l "DEPTH" 0 12 11, +C4<00000000000000000000010000000000>;
L_000001dec1c71c90 .functor AND 1, L_000001dec1c70e90, L_000001dec1dcbf80, C4<1>, C4<1>;
L_000001dec1c70d40 .functor AND 1, v000001dec1dc21d0_0, L_000001dec1dccd40, C4<1>, C4<1>;
v000001dec1dc0420_0 .net *"_ivl_1", 0 0, L_000001dec1dcbf80;  1 drivers
v000001dec1dc0b00_0 .net *"_ivl_5", 0 0, L_000001dec1dccd40;  1 drivers
v000001dec1dc0a60_0 .net "clk", 0 0, v000001dec1dcc480_0;  alias, 1 drivers
v000001dec1dc0ec0_0 .var "count", 10 0;
v000001dec1dc0600_0 .var "count_next", 10 0;
v000001dec1dc0740_0 .var "empty", 0 0;
v000001dec1dc0060_0 .var "full", 0 0;
v000001dec1dc0380_0 .var "level", 10 0;
v000001dec1dbf8e0 .array "mem", 1023 0, 15 0;
v000001dec1dbf980_0 .var "rd_data", 15 0;
v000001dec1dbfb60_0 .net "rd_do", 0 0, L_000001dec1c70d40;  1 drivers
v000001dec1dc07e0_0 .net "rd_en", 0 0, v000001dec1dc21d0_0;  alias, 1 drivers
v000001dec1dc0ba0_0 .var "rd_ptr", 9 0;
v000001dec1dbfac0_0 .var "rd_valid", 0 0;
v000001dec1dc0ce0_0 .net "rst", 0 0, v000001dec1dcb120_0;  alias, 1 drivers
v000001dec1dbfca0_0 .net "wr_data", 15 0, L_000001dec1dcbda0;  alias, 1 drivers
v000001dec1dbfe80_0 .net "wr_do", 0 0, L_000001dec1c71c90;  1 drivers
v000001dec1dbff20_0 .net "wr_en", 0 0, L_000001dec1c70e90;  alias, 1 drivers
v000001dec1dbffc0_0 .var "wr_ptr", 9 0;
E_000001dec1d1cef0 .event anyedge, v000001dec1dc0ec0_0, v000001dec1dbfe80_0, v000001dec1dbfb60_0;
L_000001dec1dcbf80 .reduce/nor v000001dec1dc0060_0;
L_000001dec1dccd40 .reduce/nor v000001dec1dc0740_0;
S_000001dec1db6220 .scope module, "u_seed_bank" "seed_lfsr_bank" 6 139, 19 10 0, S_000001dec1cfd720;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /OUTPUT 1024 "seed_flat";
    .port_info 4 /OUTPUT 1 "done";
P_000001dec1b3c590 .param/l "DATA_WIDTH" 0 19 12, +C4<00000000000000000000000000010000>;
P_000001dec1b3c5c8 .param/l "INDEX_WIDTH" 1 19 31, +C4<00000000000000000000000000000110>;
P_000001dec1b3c600 .param/l "SEED_COUNT" 0 19 11, +C4<00000000000000000000000001000000>;
L_000001dec1c714b0 .functor XOR 1, L_000001dec1dcb440, L_000001dec1dcbe40, C4<0>, C4<0>;
L_000001dec1c71d00 .functor XOR 1, L_000001dec1c714b0, L_000001dec1dcb580, C4<0>, C4<0>;
L_000001dec1c71f30 .functor XOR 1, L_000001dec1c71d00, L_000001dec1dcbee0, C4<0>, C4<0>;
v000001dec1dc2d10_0 .net *"_ivl_1", 0 0, L_000001dec1dcb440;  1 drivers
v000001dec1dc35d0_0 .net *"_ivl_11", 0 0, L_000001dec1dcbee0;  1 drivers
v000001dec1dc32b0_0 .net *"_ivl_3", 0 0, L_000001dec1dcbe40;  1 drivers
v000001dec1dc2ef0_0 .net *"_ivl_4", 0 0, L_000001dec1c714b0;  1 drivers
v000001dec1dc12d0_0 .net *"_ivl_7", 0 0, L_000001dec1dcb580;  1 drivers
v000001dec1dc2130_0 .net *"_ivl_8", 0 0, L_000001dec1c71d00;  1 drivers
v000001dec1dc1cd0_0 .var "busy", 0 0;
v000001dec1dc1c30_0 .net "clk", 0 0, v000001dec1dcc480_0;  alias, 1 drivers
v000001dec1dc23b0_0 .var "done", 0 0;
v000001dec1dc2450_0 .net "feedback", 0 0, L_000001dec1c71f30;  1 drivers
v000001dec1dc2590_0 .var "lfsr", 15 0;
v000001dec1dc2db0_0 .net "rst", 0 0, v000001dec1dcb120_0;  alias, 1 drivers
v000001dec1dc1eb0_0 .var "sample_idx", 6 0;
v000001dec1dc2810_0 .var "seed_flat", 1023 0;
v000001dec1dc3710_0 .net "start", 0 0, v000001dec1dca630_0;  1 drivers
L_000001dec1dcb440 .part v000001dec1dc2590_0, 15, 1;
L_000001dec1dcbe40 .part v000001dec1dc2590_0, 13, 1;
L_000001dec1dcb580 .part v000001dec1dc2590_0, 12, 1;
L_000001dec1dcbee0 .part v000001dec1dc2590_0, 10, 1;
S_000001dec1db6540 .scope function.vec4.u32, "calc_width" "calc_width" 19 21, 19 21 0, S_000001dec1db6220;
 .timescale -9 -12;
; Variable calc_width is vec4 return value of scope S_000001dec1db6540
v000001dec1dc1a50_0 .var/i "i", 31 0;
v000001dec1dc2950_0 .var/i "value", 31 0;
TD_digit_identifier_tb.GEN_FULL_PIPELINE.dut.u_gan_serial.u_seed_bank.calc_width ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to calc_width (store_vec4_to_lval)
    %load/vec4 v000001dec1dc2950_0;
    %subi 1, 0, 32;
    %store/vec4 v000001dec1dc1a50_0, 0, 32;
T_1.0 ;
    %load/vec4 v000001dec1dc1a50_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_1.1, 5;
    %retload/vec4 0; Load calc_width (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to calc_width (store_vec4_to_lval)
    %load/vec4 v000001dec1dc1a50_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v000001dec1dc1a50_0, 0, 32;
    %jmp T_1.0;
T_1.1 ;
    %end;
S_000001dec1dc63b0 .scope module, "u_vector_expander" "vector_expander" 6 231, 20 11 0, S_000001dec1cfd720;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 2048 "vector_in";
    .port_info 4 /OUTPUT 4096 "vector_out";
    .port_info 5 /OUTPUT 1 "busy";
    .port_info 6 /OUTPUT 1 "done";
P_000001dec1c85070 .param/l "DATA_WIDTH" 0 20 14, +C4<00000000000000000000000000010000>;
P_000001dec1c850a8 .param/l "INPUT_COUNT" 0 20 12, +C4<00000000000000000000000010000000>;
P_000001dec1c850e0 .param/l "IN_IDX_WIDTH" 1 20 43, +C4<00000000000000000000000000000111>;
P_000001dec1c85118 .param/l "OUTPUT_COUNT" 0 20 13, +C4<00000000000000000000000100000000>;
P_000001dec1c85150 .param/l "OUT_IDX_WIDTH" 1 20 42, +C4<00000000000000000000000000001000>;
v000001dec1dc29f0_0 .var "busy", 0 0;
v000001dec1dc3850_0 .net "clk", 0 0, v000001dec1dcc480_0;  alias, 1 drivers
v000001dec1dc2f90_0 .var "done", 0 0;
v000001dec1dc1d70_0 .var "input_buffer", 2047 0;
v000001dec1dc2c70_0 .var/i "lut_idx", 31 0;
v000001dec1dc1f50_0 .var "out_idx", 7 0;
v000001dec1dc24f0_0 .var "processing", 0 0;
v000001dec1dc1410_0 .net "rst", 0 0, v000001dec1dcb120_0;  alias, 1 drivers
v000001dec1dc3530 .array "src_index_lut", 255 0, 6 0;
v000001dec1dc3030_0 .net "start", 0 0, v000001dec1dc8650_0;  1 drivers
v000001dec1dc30d0_0 .net "vector_in", 2047 0, v000001dec1dc4ed0_0;  alias, 1 drivers
v000001dec1dc33f0_0 .var "vector_out", 4095 0;
S_000001dec1dc55a0 .scope function.vec4.u32, "calc_clog2" "calc_clog2" 20 32, 20 32 0, S_000001dec1dc63b0;
 .timescale -9 -12;
; Variable calc_clog2 is vec4 return value of scope S_000001dec1dc55a0
v000001dec1dc1b90_0 .var/i "i", 31 0;
v000001dec1dc37b0_0 .var/i "value", 31 0;
TD_digit_identifier_tb.GEN_FULL_PIPELINE.dut.u_gan_serial.u_vector_expander.calc_clog2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to calc_clog2 (store_vec4_to_lval)
    %load/vec4 v000001dec1dc37b0_0;
    %subi 1, 0, 32;
    %store/vec4 v000001dec1dc1b90_0, 0, 32;
T_2.2 ;
    %load/vec4 v000001dec1dc1b90_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_2.3, 5;
    %retload/vec4 0; Load calc_clog2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to calc_clog2 (store_vec4_to_lval)
    %load/vec4 v000001dec1dc1b90_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v000001dec1dc1b90_0, 0, 32;
    %jmp T_2.2;
T_2.3 ;
    %end;
S_000001dec1dc6090 .scope module, "u_vector_sigmoid" "vector_sigmoid" 6 192, 21 21 0, S_000001dec1cfd720;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 2048 "data_in";
    .port_info 4 /OUTPUT 2048 "data_out";
    .port_info 5 /OUTPUT 1 "busy";
    .port_info 6 /OUTPUT 1 "done";
P_000001dec1a419b0 .param/l "DATA_WIDTH" 0 21 23, +C4<00000000000000000000000000010000>;
P_000001dec1a419e8 .param/l "ELEMENT_COUNT" 0 21 22, +C4<00000000000000000000000010000000>;
P_000001dec1a41a20 .param/l "INDEX_WIDTH" 1 21 52, +C4<00000000000000000000000000000111>;
P_000001dec1a41a58 .param/l "Q_FRAC" 0 21 24, +C4<00000000000000000000000000001000>;
v000001dec1dc4f70_0 .var "busy", 0 0;
v000001dec1dc4b10_0 .var "capture_idx", 7 0;
v000001dec1dc38f0_0 .net "clk", 0 0, v000001dec1dcc480_0;  alias, 1 drivers
v000001dec1dc4570_0 .net "data_in", 2047 0, v000001dec1dc88d0_0;  1 drivers
v000001dec1dc4ed0_0 .var "data_out", 2047 0;
v000001dec1dc3df0_0 .var "done", 0 0;
v000001dec1dc47f0_0 .var "feed_idx", 7 0;
v000001dec1dc44d0_0 .var "feed_pending", 0 0;
v000001dec1dc41b0_0 .var "processing", 0 0;
v000001dec1dc4610_0 .net "rst", 0 0, v000001dec1dcb120_0;  alias, 1 drivers
v000001dec1dc3a30_0 .var/s "sigmoid_in", 15 0;
v000001dec1dc3ad0_0 .net/s "sigmoid_out", 15 0, v000001dec1dc17d0_0;  1 drivers
v000001dec1dc3e90_0 .var "stage_valid", 0 0;
v000001dec1dc3f30_0 .net "start", 0 0, v000001dec1dc76b0_0;  1 drivers
S_000001dec1dc58c0 .scope function.vec4.u32, "calc_clog2" "calc_clog2" 21 42, 21 42 0, S_000001dec1dc6090;
 .timescale -9 -12;
; Variable calc_clog2 is vec4 return value of scope S_000001dec1dc58c0
v000001dec1dc14b0_0 .var/i "i", 31 0;
v000001dec1dc10f0_0 .var/i "value", 31 0;
TD_digit_identifier_tb.GEN_FULL_PIPELINE.dut.u_gan_serial.u_vector_sigmoid.calc_clog2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to calc_clog2 (store_vec4_to_lval)
    %load/vec4 v000001dec1dc10f0_0;
    %subi 1, 0, 32;
    %store/vec4 v000001dec1dc14b0_0, 0, 32;
T_3.4 ;
    %load/vec4 v000001dec1dc14b0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_3.5, 5;
    %retload/vec4 0; Load calc_clog2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to calc_clog2 (store_vec4_to_lval)
    %load/vec4 v000001dec1dc14b0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v000001dec1dc14b0_0, 0, 32;
    %jmp T_3.4;
T_3.5 ;
    %end;
S_000001dec1dc6860 .scope module, "shared_sigmoid" "sigmoid_approx" 21 66, 22 13 0, S_000001dec1dc6090;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "data_in";
    .port_info 1 /OUTPUT 16 "data_out";
P_000001dec1c85df0 .param/l "DATA_WIDTH" 0 22 14, +C4<00000000000000000000000000010000>;
P_000001dec1c85e28 .param/l "HALF_Q" 1 22 23, +C4<0000000010000000>;
P_000001dec1c85e60 .param/l "ONE_Q" 1 22 22, +C4<0000000100000000>;
P_000001dec1c85e98 .param/l "Q_FRAC" 0 22 15, +C4<00000000000000000000000000001000>;
P_000001dec1c85ed0 .param/l "SAT_LIMIT" 0 22 16, +C4<00000000000000000000010000000000>;
v000001dec1dc1190_0 .net/s *"_ivl_0", 17 0, L_000001dec1e2a170;  1 drivers
v000001dec1dc1550_0 .net *"_ivl_4", 15 0, L_000001dec1e2b610;  1 drivers
L_000001dec1dcf900 .functor BUFT 1, C4<000000000010000000>, C4<0>, C4<0>, C4<0>;
v000001dec1dc15f0_0 .net/2s *"_ivl_6", 17 0, L_000001dec1dcf900;  1 drivers
v000001dec1dc1690_0 .net/s "approx", 17 0, L_000001dec1e29db0;  1 drivers
v000001dec1dc1730_0 .net/s "data_in", 15 0, v000001dec1dc3a30_0;  1 drivers
v000001dec1dc17d0_0 .var/s "data_out", 15 0;
v000001dec1dc4110_0 .net/s "scaled", 17 0, L_000001dec1e2b430;  1 drivers
E_000001dec1d1cb70 .event anyedge, v000001dec1dc1730_0, v000001dec1dc1690_0;
L_000001dec1e2a170 .extend/s 18, v000001dec1dc3a30_0;
L_000001dec1e2b610 .part L_000001dec1e2a170, 2, 16;
L_000001dec1e2b430 .extend/s 18, L_000001dec1e2b610;
L_000001dec1e29db0 .arith/sum 18, L_000001dec1dcf900, L_000001dec1e2b430;
S_000001dec1dc5280 .scope module, "u_vector_upsampler" "vector_upsampler" 6 245, 23 13 0, S_000001dec1cfd720;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 2048 "vector_in";
    .port_info 4 /OUTPUT 12544 "vector_out";
    .port_info 5 /OUTPUT 1 "busy";
    .port_info 6 /OUTPUT 1 "done";
P_000001dec1c878f0 .param/l "DATA_WIDTH" 0 23 16, +C4<00000000000000000000000000010000>;
P_000001dec1c87928 .param/l "INPUT_COUNT" 0 23 14, +C4<00000000000000000000000010000000>;
P_000001dec1c87960 .param/l "IN_IDX_WIDTH" 1 23 45, +C4<00000000000000000000000000000111>;
P_000001dec1c87998 .param/l "OUTPUT_COUNT" 0 23 15, +C4<00000000000000000000001100010000>;
P_000001dec1c879d0 .param/l "OUT_IDX_WIDTH" 1 23 44, +C4<00000000000000000000000000001010>;
v000001dec1dc3990_0 .var "busy", 0 0;
v000001dec1dc4430_0 .net "clk", 0 0, v000001dec1dcc480_0;  alias, 1 drivers
v000001dec1dc3c10_0 .var "done", 0 0;
v000001dec1dc46b0_0 .var "input_buffer", 2047 0;
v000001dec1dc4750_0 .var/i "lut_idx", 31 0;
v000001dec1dc3b70_0 .var "out_idx", 9 0;
v000001dec1dc3cb0_0 .var "processing", 0 0;
v000001dec1dc4890_0 .net "rst", 0 0, v000001dec1dcb120_0;  alias, 1 drivers
v000001dec1dc4a70 .array "src_index_lut", 783 0, 6 0;
v000001dec1dc4930_0 .net "start", 0 0, v000001dec1dca950_0;  1 drivers
v000001dec1dc4bb0_0 .net "vector_in", 2047 0, v000001dec1dc4ed0_0;  alias, 1 drivers
v000001dec1dc4e30_0 .var "vector_out", 12543 0;
S_000001dec1dc69f0 .scope function.vec4.u32, "calc_clog2" "calc_clog2" 23 34, 23 34 0, S_000001dec1dc5280;
 .timescale -9 -12;
; Variable calc_clog2 is vec4 return value of scope S_000001dec1dc69f0
v000001dec1dc42f0_0 .var/i "i", 31 0;
v000001dec1dc4390_0 .var/i "value", 31 0;
TD_digit_identifier_tb.GEN_FULL_PIPELINE.dut.u_gan_serial.u_vector_upsampler.calc_clog2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to calc_clog2 (store_vec4_to_lval)
    %load/vec4 v000001dec1dc4390_0;
    %subi 1, 0, 32;
    %store/vec4 v000001dec1dc42f0_0, 0, 32;
T_4.6 ;
    %load/vec4 v000001dec1dc42f0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_4.7, 5;
    %retload/vec4 0; Load calc_clog2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to calc_clog2 (store_vec4_to_lval)
    %load/vec4 v000001dec1dc42f0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v000001dec1dc42f0_0, 0, 32;
    %jmp T_4.6;
T_4.7 ;
    %end;
S_000001dec1dc5410 .scope task, "capture_generated_pixels" "capture_generated_pixels" 3 274, 3 274 0, S_000001dec1cf0340;
 .timescale -9 -12;
v000001dec1dcc840_0 .var/i "idx", 31 0;
TD_digit_identifier_tb.capture_generated_pixels ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001dec1dcc840_0, 0, 32;
T_5.8 ;
    %load/vec4 v000001dec1dcc840_0;
    %cmpi/s 784, 0, 32;
    %jmp/0xz T_5.9, 5;
    %load/vec4 v000001dec1dcd740_0;
    %load/vec4 v000001dec1dcc840_0;
    %addi 1, 0, 32;
    %muli 16, 0, 32;
    %subi 1, 0, 32;
    %pad/s 34;
    %subi 15, 0, 34;
    %part/s 16;
    %ix/getv/s 4, v000001dec1dcc840_0;
    %store/vec4a v000001dec1dcd2e0, 4, 0;
    %load/vec4 v000001dec1dcc840_0;
    %addi 1, 0, 32;
    %store/vec4 v000001dec1dcc840_0, 0, 32;
    %jmp T_5.8;
T_5.9 ;
    %vpi_call/w 3 280 "$display", "[TB] Captured generated frame into local buffer" {0 0 0};
    %end;
S_000001dec1dc66d0 .scope task, "compute_similarity" "compute_similarity" 3 301, 3 301 0, S_000001dec1cf0340;
 .timescale -9 -12;
v000001dec1dcd380_0 .var/i "abs_sum", 31 0;
v000001dec1dcc340_0 .var/i "diff", 31 0;
v000001dec1dcc520_0 .var/i "idx", 31 0;
TD_digit_identifier_tb.compute_similarity ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001dec1dcd380_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001dec1dccc00_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001dec1dcc520_0, 0, 32;
T_6.10 ;
    %load/vec4 v000001dec1dcc520_0;
    %cmpi/s 784, 0, 32;
    %jmp/0xz T_6.11, 5;
    %alloc S_000001dec1dc5d70;
    %load/vec4 v000001dec1dcc520_0;
    %store/vec4 v000001dec1dcd600_0, 0, 32;
    %callf/vec4 TD_digit_identifier_tb.sample_word, S_000001dec1dc5d70;
    %free S_000001dec1dc5d70;
    %pad/u 32;
    %ix/getv/s 4, v000001dec1dcc520_0;
    %load/vec4a v000001dec1dcd2e0, 4;
    %pad/u 32;
    %sub;
    %store/vec4 v000001dec1dcc340_0, 0, 32;
    %load/vec4 v000001dec1dcc340_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_6.12, 5;
    %load/vec4 v000001dec1dcc340_0;
    %inv;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v000001dec1dcc340_0, 0, 32;
T_6.12 ;
    %load/vec4 v000001dec1dcd380_0;
    %load/vec4 v000001dec1dcc340_0;
    %add;
    %store/vec4 v000001dec1dcd380_0, 0, 32;
    %load/vec4 v000001dec1dccc00_0;
    %load/vec4 v000001dec1dcc340_0;
    %cmp/s;
    %jmp/0xz  T_6.14, 5;
    %load/vec4 v000001dec1dcc340_0;
    %store/vec4 v000001dec1dccc00_0, 0, 32;
T_6.14 ;
    %load/vec4 v000001dec1dcc520_0;
    %addi 1, 0, 32;
    %store/vec4 v000001dec1dcc520_0, 0, 32;
    %jmp T_6.10;
T_6.11 ;
    %load/vec4 v000001dec1dcd380_0;
    %pushi/vec4 784, 0, 32;
    %div/s;
    %store/vec4 v000001dec1dcb260_0, 0, 32;
    %vpi_call/w 3 317 "$display", "[TB] avg|diff|=%0d max|diff|=%0d (Q8.8 domain)", v000001dec1dcb260_0, v000001dec1dccc00_0 {0 0 0};
    %end;
S_000001dec1dc5730 .scope task, "dump_generated_mem" "dump_generated_mem" 3 284, 3 284 0, S_000001dec1cf0340;
 .timescale -9 -12;
v000001dec1dccde0_0 .var/i "fh", 31 0;
v000001dec1dcd6a0_0 .var/i "idx", 31 0;
TD_digit_identifier_tb.dump_generated_mem ;
    %vpi_func 3 288 "$fopen" 32, P_000001dec1c83728, "w" {0 0 0};
    %store/vec4 v000001dec1dccde0_0, 0, 32;
    %load/vec4 v000001dec1dccde0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.16, 4;
    %vpi_call/w 3 290 "$error", "[TB] Unable to open %s for write", P_000001dec1c83728 {0 0 0};
    %vpi_call/w 3 291 "$fatal", 32'sb00000000000000000000000000000001, "Failed to create generated frame mem file" {0 0 0};
T_7.16 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001dec1dcd6a0_0, 0, 32;
T_7.18 ;
    %load/vec4 v000001dec1dcd6a0_0;
    %cmpi/s 784, 0, 32;
    %jmp/0xz T_7.19, 5;
    %ix/getv/s 4, v000001dec1dcd6a0_0;
    %load/vec4a v000001dec1dcd2e0, 4;
    %pushi/vec4 65535, 0, 16;
    %and;
    %vpi_call/w 3 294 "$fdisplay", v000001dec1dccde0_0, "%04x", S<0,vec4,u16> {1 0 0};
    %load/vec4 v000001dec1dcd6a0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001dec1dcd6a0_0, 0, 32;
    %jmp T_7.18;
T_7.19 ;
    %vpi_call/w 3 296 "$fclose", v000001dec1dccde0_0 {0 0 0};
    %vpi_call/w 3 297 "$display", "[TB] Dumped generated frame to %s", P_000001dec1c83728 {0 0 0};
    %end;
S_000001dec1dc5a50 .scope autofunction.vec4.s16, "expected_word" "expected_word" 3 182, 3 182 0, S_000001dec1cf0340;
 .timescale -9 -12;
; Variable expected_word is vec4 return value of scope S_000001dec1dc5a50
v000001dec1dccac0_0 .var/i "idx", 31 0;
TD_digit_identifier_tb.expected_word ;
    %load/vec4 v000001dec1dcd880_0;
    %load/vec4 v000001dec1dccac0_0;
    %addi 1, 0, 32;
    %muli 16, 0, 32;
    %subi 1, 0, 32;
    %pad/s 34;
    %subi 15, 0, 34;
    %part/s 16;
    %ret/vec4 0, 0, 16;  Assign to expected_word (store_vec4_to_lval)
    %end;
S_000001dec1dc5be0 .scope task, "maybe_write_expected_snapshot" "maybe_write_expected_snapshot" 3 321, 3 321 0, S_000001dec1cf0340;
 .timescale -9 -12;
v000001dec1dcb9e0_0 .var/i "fh", 31 0;
v000001dec1dcc3e0_0 .var/i "idx", 31 0;
TD_digit_identifier_tb.maybe_write_expected_snapshot ;
    %load/vec4 v000001dec1dcd560_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.20, 8;
    %vpi_func 3 326 "$fopen" 32, P_000001dec1c83648, "w" {0 0 0};
    %store/vec4 v000001dec1dcb9e0_0, 0, 32;
    %load/vec4 v000001dec1dcb9e0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.22, 4;
    %vpi_call/w 3 328 "$error", "[TB] Unable to create %s for expected snapshot", P_000001dec1c83648 {0 0 0};
    %jmp T_9.23;
T_9.22 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001dec1dcc3e0_0, 0, 32;
T_9.24 ;
    %load/vec4 v000001dec1dcc3e0_0;
    %cmpi/s 784, 0, 32;
    %jmp/0xz T_9.25, 5;
    %ix/getv/s 4, v000001dec1dcc3e0_0;
    %load/vec4a v000001dec1dcd2e0, 4;
    %pushi/vec4 65535, 0, 16;
    %and;
    %vpi_call/w 3 331 "$fdisplay", v000001dec1dcb9e0_0, "%04x", S<0,vec4,u16> {1 0 0};
    %load/vec4 v000001dec1dcc3e0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001dec1dcc3e0_0, 0, 32;
    %jmp T_9.24;
T_9.25 ;
    %vpi_call/w 3 333 "$fclose", v000001dec1dcb9e0_0 {0 0 0};
    %vpi_call/w 3 334 "$display", "[TB] Seeded new expected snapshot at %s (effective next run)", P_000001dec1c83648 {0 0 0};
T_9.23 ;
T_9.20 ;
    %end;
S_000001dec1dc5d70 .scope autofunction.vec4.s16, "sample_word" "sample_word" 3 178, 3 178 0, S_000001dec1cf0340;
 .timescale -9 -12;
v000001dec1dcd600_0 .var/i "idx", 31 0;
; Variable sample_word is vec4 return value of scope S_000001dec1dc5d70
TD_digit_identifier_tb.sample_word ;
    %load/vec4 v000001dec1dcce80_0;
    %load/vec4 v000001dec1dcd600_0;
    %addi 1, 0, 32;
    %muli 16, 0, 32;
    %subi 1, 0, 32;
    %pad/s 34;
    %subi 15, 0, 34;
    %part/s 16;
    %ret/vec4 0, 0, 16;  Assign to sample_word (store_vec4_to_lval)
    %end;
S_000001dec1dc6b80 .scope module, "u_comb_done" "combinational_done_block" 3 135, 5 12 0, S_000001dec1cf0340;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 12544 "sample_flat";
    .port_info 1 /OUTPUT 12544 "expected_flat";
    .port_info 2 /OUTPUT 1 "has_expected";
    .port_info 3 /OUTPUT 1 "data_valid";
P_000001dec1b3bf60 .param/str "EXPECTED_MEM_PATH" 0 5 15, "src/DigitIdentificationTest/digit_identifier_expected.mem";
P_000001dec1b3bf98 .param/l "PIXEL_COUNT" 0 5 13, +C4<00000000000000000000001100010000>;
P_000001dec1b3bfd0 .param/str "SAMPLE_MEM_PATH" 0 5 14, "src/DigitIdentificationTest/digit_identifier_sample.mem";
v000001dec1dcb8a0_0 .var "data_valid", 0 0;
v000001dec1dccb60_0 .var/i "expected_fh", 31 0;
v000001dec1dcba80_0 .var "expected_flat", 12543 0;
v000001dec1dcd7e0 .array "expected_mem", 783 0, 15 0;
v000001dec1dcbb20_0 .var "has_expected", 0 0;
v000001dec1dcc700_0 .var/i "idx", 31 0;
v000001dec1dcb3a0_0 .var "sample_flat", 12543 0;
v000001dec1dcb6c0 .array "sample_mem", 783 0, 15 0;
S_000001dec1dc5f00 .scope task, "validate_against_expected" "validate_against_expected" 3 340, 3 340 0, S_000001dec1cf0340;
 .timescale -9 -12;
v000001dec1dccf20_0 .var/i "idx", 31 0;
TD_digit_identifier_tb.validate_against_expected ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001dec1dcca20_0, 0, 32;
    %load/vec4 v000001dec1dcd560_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.26, 8;
    %vpi_call/w 3 345 "$display", "[TB] No expected snapshot present; skipping combinational validation block." {0 0 0};
    %jmp T_11.27;
T_11.26 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001dec1dccf20_0, 0, 32;
T_11.28 ;
    %load/vec4 v000001dec1dccf20_0;
    %cmpi/s 784, 0, 32;
    %jmp/0xz T_11.29, 5;
    %ix/getv/s 4, v000001dec1dccf20_0;
    %load/vec4a v000001dec1dcd2e0, 4;
    %alloc S_000001dec1dc5a50;
    %load/vec4 v000001dec1dccf20_0;
    %store/vec4 v000001dec1dccac0_0, 0, 32;
    %callf/vec4 TD_digit_identifier_tb.expected_word, S_000001dec1dc5a50;
    %free S_000001dec1dc5a50;
    %cmp/ne;
    %jmp/0xz  T_11.30, 6;
    %load/vec4 v000001dec1dcca20_0;
    %addi 1, 0, 32;
    %store/vec4 v000001dec1dcca20_0, 0, 32;
    %load/vec4 v000001dec1dcca20_0;
    %cmpi/s 5, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_11.32, 5;
    %alloc S_000001dec1dc5a50;
    %load/vec4 v000001dec1dccf20_0;
    %store/vec4 v000001dec1dccac0_0, 0, 32;
    %callf/vec4 TD_digit_identifier_tb.expected_word, S_000001dec1dc5a50;
    %free S_000001dec1dc5a50;
    %vpi_call/w 3 351 "$display", "[TB] expected mismatch idx %0d exp %04x got %04x", v000001dec1dccf20_0, S<0,vec4,u16>, &A<v000001dec1dcd2e0, v000001dec1dccf20_0 > {1 0 0};
T_11.32 ;
T_11.30 ;
    %load/vec4 v000001dec1dccf20_0;
    %addi 1, 0, 32;
    %store/vec4 v000001dec1dccf20_0, 0, 32;
    %jmp T_11.28;
T_11.29 ;
    %load/vec4 v000001dec1dcca20_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_11.34, 4;
    %vpi_call/w 3 356 "$display", "[TB] PASS: generated frame matches combinational reference snapshot." {0 0 0};
    %jmp T_11.35;
T_11.34 ;
    %vpi_call/w 3 358 "$fatal", 32'sb00000000000000000000000000000001, "[TB] %0d mismatches vs combinational reference", v000001dec1dcca20_0 {0 0 0};
T_11.35 ;
T_11.27 ;
    %end;
S_000001dec1dc6d10 .scope task, "wait_for_done" "wait_for_done" 3 256, 3 256 0, S_000001dec1cf0340;
 .timescale -9 -12;
v000001dec1dcbbc0_0 .var/i "cycles", 31 0;
v000001dec1dccfc0_0 .var/i "max_cycles", 31 0;
E_000001dec1d1cdb0 .event posedge, v000001dec1ca5e60_0;
TD_digit_identifier_tb.wait_for_done ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001dec1dcbbc0_0, 0, 32;
T_12.36 ;
    %load/vec4 v000001dec1dcb760_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz T_12.37, 8;
    %wait E_000001dec1d1cdb0;
    %load/vec4 v000001dec1dcbbc0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001dec1dcbbc0_0, 0, 32;
    %load/vec4 v000001dec1dcbbc0_0;
    %pushi/vec4 16777215, 0, 32;
    %and;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_12.40, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v000001dec1dcbbc0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_12.40;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.38, 8;
    %vpi_call/w 3 264 "$display", "[TB]   ... still processing (cycles=%0d busy=%0b)", v000001dec1dcbbc0_0, v000001dec1dcc8e0_0 {0 0 0};
T_12.38 ;
    %load/vec4 v000001dec1dccfc0_0;
    %load/vec4 v000001dec1dcbbc0_0;
    %cmp/s;
    %jmp/0xz  T_12.41, 5;
    %vpi_call/w 3 267 "$fatal", 32'sb00000000000000000000000000000001, "[TB] Timeout waiting for done signal (limit=%0d cycles, reached %0d)", v000001dec1dccfc0_0, v000001dec1dcbbc0_0 {0 0 0};
T_12.41 ;
    %jmp T_12.36;
T_12.37 ;
    %vpi_call/w 3 270 "$display", "[TB] done asserted after %0d cycles", v000001dec1dcbbc0_0 {0 0 0};
    %end;
S_000001dec1dc6ea0 .scope task, "write_metrics" "write_metrics" 3 364, 3 364 0, S_000001dec1cf0340;
 .timescale -9 -12;
v000001dec1dcd100_0 .var/i "fh", 31 0;
TD_digit_identifier_tb.write_metrics ;
    %vpi_func 3 367 "$fopen" 32, P_000001dec1c836f0, "w" {0 0 0};
    %store/vec4 v000001dec1dcd100_0, 0, 32;
    %load/vec4 v000001dec1dcd100_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_13.43, 4;
    %vpi_call/w 3 369 "$error", "[TB] Unable to write metrics log %s", P_000001dec1c836f0 {0 0 0};
    %jmp T_13.44;
T_13.43 ;
    %vpi_call/w 3 371 "$fdisplay", v000001dec1dcd100_0, "disc_fake_score=%0d", v000001dec1dcc020_0 {0 0 0};
    %vpi_call/w 3 372 "$fdisplay", v000001dec1dcd100_0, "disc_fake_flag=%0b", v000001dec1dcc980_0 {0 0 0};
    %vpi_call/w 3 373 "$fdisplay", v000001dec1dcd100_0, "disc_real_score=%0d", v000001dec1dcd060_0 {0 0 0};
    %vpi_call/w 3 374 "$fdisplay", v000001dec1dcd100_0, "disc_real_flag=%0b", v000001dec1dcb800_0 {0 0 0};
    %vpi_call/w 3 375 "$fdisplay", v000001dec1dcd100_0, "avg_abs_diff_q8_8=%0d", v000001dec1dcb260_0 {0 0 0};
    %vpi_call/w 3 376 "$fdisplay", v000001dec1dcd100_0, "max_abs_diff_q8_8=%0d", v000001dec1dccc00_0 {0 0 0};
    %vpi_call/w 3 377 "$fdisplay", v000001dec1dcd100_0, "combinational_expected=%0b", v000001dec1dcd560_0 {0 0 0};
    %load/vec4 v000001dec1dcd560_0;
    %flag_set/vec4 8;
    %jmp/0 T_13.45, 8;
    %load/vec4 v000001dec1dcca20_0;
    %jmp/1 T_13.46, 8;
T_13.45 ; End of true expr.
    %pushi/vec4 4294967295, 0, 32;
    %jmp/0 T_13.46, 8;
 ; End of false expr.
    %blend;
T_13.46;
    %vpi_call/w 3 378 "$fdisplay", v000001dec1dcd100_0, "expected_mismatches=%0d", S<0,vec4,s32> {1 0 0};
    %vpi_call/w 3 379 "$fclose", v000001dec1dcd100_0 {0 0 0};
T_13.44 ;
    %end;
    .scope S_000001dec1ca72e0;
T_14 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001dec1ca5f00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001dec1ca6400_0, 0, 1;
    %pushi/vec4 0, 0, 12544;
    %store/vec4 v000001dec1ca4880_0, 0, 12544;
    %pushi/vec4 0, 0, 12544;
    %store/vec4 v000001dec1ca4740_0, 0, 12544;
    %vpi_call/w 5 34 "$display", "[CombinationalDone] Loading sample mem %s", P_000001dec1b3d1b0 {0 0 0};
    %vpi_call/w 5 35 "$readmemh", P_000001dec1b3d1b0, v000001dec1ca5820 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001dec1ca5a00_0, 0, 32;
T_14.0 ;
    %load/vec4 v000001dec1ca5a00_0;
    %cmpi/s 784, 0, 32;
    %jmp/0xz T_14.1, 5;
    %ix/getv/s 4, v000001dec1ca5a00_0;
    %load/vec4a v000001dec1ca5820, 4;
    %load/vec4 v000001dec1ca5a00_0;
    %addi 1, 0, 32;
    %muli 16, 0, 32;
    %subi 1, 0, 32;
    %pad/s 34;
    %subi 15, 0, 34;
    %ix/vec4/s 4;
    %store/vec4 v000001dec1ca4880_0, 4, 16;
    %load/vec4 v000001dec1ca5a00_0;
    %addi 1, 0, 32;
    %store/vec4 v000001dec1ca5a00_0, 0, 32;
    %jmp T_14.0;
T_14.1 ;
    %vpi_func 5 42 "$fopen" 32, P_000001dec1b3d140, "r" {0 0 0};
    %store/vec4 v000001dec1ca5780_0, 0, 32;
    %load/vec4 v000001dec1ca5780_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_14.2, 4;
    %vpi_call/w 5 44 "$fclose", v000001dec1ca5780_0 {0 0 0};
    %vpi_call/w 5 45 "$display", "[CombinationalDone] Loading expected mem %s", P_000001dec1b3d140 {0 0 0};
    %vpi_call/w 5 46 "$readmemh", P_000001dec1b3d140, v000001dec1ca47e0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001dec1ca6400_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001dec1ca5a00_0, 0, 32;
T_14.4 ;
    %load/vec4 v000001dec1ca5a00_0;
    %cmpi/s 784, 0, 32;
    %jmp/0xz T_14.5, 5;
    %ix/getv/s 4, v000001dec1ca5a00_0;
    %load/vec4a v000001dec1ca47e0, 4;
    %load/vec4 v000001dec1ca5a00_0;
    %addi 1, 0, 32;
    %muli 16, 0, 32;
    %subi 1, 0, 32;
    %pad/s 34;
    %subi 15, 0, 34;
    %ix/vec4/s 4;
    %store/vec4 v000001dec1ca4740_0, 4, 16;
    %load/vec4 v000001dec1ca5a00_0;
    %addi 1, 0, 32;
    %store/vec4 v000001dec1ca5a00_0, 0, 32;
    %jmp T_14.4;
T_14.5 ;
    %jmp T_14.3;
T_14.2 ;
    %vpi_call/w 5 52 "$display", "[CombinationalDone] Expected mem %s not found, skipping", P_000001dec1b3d140 {0 0 0};
T_14.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001dec1ca5f00_0, 0, 1;
    %end;
    .thread T_14;
    .scope S_000001dec1db6090;
T_15 ;
    %end;
    .thread T_15;
    .scope S_000001dec1db6090;
T_16 ;
    %wait E_000001dec1d1cef0;
    %load/vec4 v000001dec1dc0ec0_0;
    %store/vec4 v000001dec1dc0600_0, 0, 11;
    %load/vec4 v000001dec1dbfe80_0;
    %load/vec4 v000001dec1dbfb60_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_16.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_16.1, 6;
    %load/vec4 v000001dec1dc0ec0_0;
    %store/vec4 v000001dec1dc0600_0, 0, 11;
    %jmp T_16.3;
T_16.0 ;
    %load/vec4 v000001dec1dc0ec0_0;
    %addi 1, 0, 11;
    %store/vec4 v000001dec1dc0600_0, 0, 11;
    %jmp T_16.3;
T_16.1 ;
    %load/vec4 v000001dec1dc0ec0_0;
    %subi 1, 0, 11;
    %store/vec4 v000001dec1dc0600_0, 0, 11;
    %jmp T_16.3;
T_16.3 ;
    %pop/vec4 1;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_000001dec1db6090;
T_17 ;
    %wait E_000001dec1d1ce30;
    %load/vec4 v000001dec1dc0ce0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001dec1dbf980_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dec1dbfac0_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v000001dec1dbffc0_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v000001dec1dc0ba0_0, 0;
    %pushi/vec4 0, 0, 11;
    %assign/vec4 v000001dec1dc0ec0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dec1dc0060_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001dec1dc0740_0, 0;
    %pushi/vec4 0, 0, 11;
    %assign/vec4 v000001dec1dc0380_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dec1dbfac0_0, 0;
    %load/vec4 v000001dec1dbfe80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.2, 8;
    %load/vec4 v000001dec1dbfca0_0;
    %load/vec4 v000001dec1dbffc0_0;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dec1dbf8e0, 0, 4;
    %load/vec4 v000001dec1dbffc0_0;
    %pad/u 32;
    %cmpi/e 1023, 0, 32;
    %jmp/0xz  T_17.4, 4;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v000001dec1dbffc0_0, 0;
    %jmp T_17.5;
T_17.4 ;
    %load/vec4 v000001dec1dbffc0_0;
    %addi 1, 0, 10;
    %assign/vec4 v000001dec1dbffc0_0, 0;
T_17.5 ;
T_17.2 ;
    %load/vec4 v000001dec1dbfb60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.6, 8;
    %load/vec4 v000001dec1dc0ba0_0;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v000001dec1dbf8e0, 4;
    %assign/vec4 v000001dec1dbf980_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001dec1dbfac0_0, 0;
    %load/vec4 v000001dec1dc0ba0_0;
    %pad/u 32;
    %cmpi/e 1023, 0, 32;
    %jmp/0xz  T_17.8, 4;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v000001dec1dc0ba0_0, 0;
    %jmp T_17.9;
T_17.8 ;
    %load/vec4 v000001dec1dc0ba0_0;
    %addi 1, 0, 10;
    %assign/vec4 v000001dec1dc0ba0_0, 0;
T_17.9 ;
T_17.6 ;
    %load/vec4 v000001dec1dc0600_0;
    %assign/vec4 v000001dec1dc0ec0_0, 0;
    %load/vec4 v000001dec1dc0600_0;
    %assign/vec4 v000001dec1dc0380_0, 0;
    %load/vec4 v000001dec1dc0600_0;
    %pad/u 32;
    %pushi/vec4 1024, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v000001dec1dc0060_0, 0;
    %load/vec4 v000001dec1dc0600_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v000001dec1dc0740_0, 0;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_000001dec1db6ea0;
T_18 ;
    %wait E_000001dec1d1ce30;
    %load/vec4 v000001dec1dc1e10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001dec1dc2e50_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001dec1dc3350_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v000001dec1dc3170_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.2, 8;
    %load/vec4 v000001dec1dc2e50_0;
    %pad/u 32;
    %cmpi/e 783, 0, 32;
    %jmp/0xz  T_18.4, 4;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001dec1dc2e50_0, 0;
    %load/vec4 v000001dec1dc3350_0;
    %addi 1, 0, 5;
    %assign/vec4 v000001dec1dc3350_0, 0;
    %jmp T_18.5;
T_18.4 ;
    %load/vec4 v000001dec1dc2e50_0;
    %addi 1, 0, 16;
    %assign/vec4 v000001dec1dc2e50_0, 0;
T_18.5 ;
T_18.2 ;
    %load/vec4 v000001dec1dc2a90_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_18.8, 9;
    %load/vec4 v000001dec1dc3350_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_18.8;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.6, 8;
    %load/vec4 v000001dec1dc3350_0;
    %subi 1, 0, 5;
    %assign/vec4 v000001dec1dc3350_0, 0;
T_18.6 ;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_000001dec1db6ea0;
T_19 ;
    %wait E_000001dec1d1ce30;
    %load/vec4 v000001dec1dc1e10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001dec1dc2310_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001dec1dc2090_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dec1dc21d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dec1dc3490_0, 0;
    %pushi/vec4 0, 0, 12544;
    %assign/vec4 v000001dec1dc1230_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dec1dc2a90_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dec1dc2a90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dec1dc21d0_0, 0;
    %load/vec4 v000001dec1dc2310_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_19.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_19.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_19.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_19.5, 6;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001dec1dc2310_0, 0;
    %jmp T_19.7;
T_19.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dec1dc3490_0, 0;
    %load/vec4 v000001dec1dc3350_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_19.8, 4;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000001dec1dc2310_0, 0;
T_19.8 ;
    %jmp T_19.7;
T_19.3 ;
    %load/vec4 v000001dec1dc1910_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.10, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001dec1dc21d0_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000001dec1dc2310_0, 0;
T_19.10 ;
    %jmp T_19.7;
T_19.4 ;
    %load/vec4 v000001dec1dc2630_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.12, 8;
    %load/vec4 v000001dec1dc3210_0;
    %ix/load 5, 0, 0;
    %load/vec4 v000001dec1dc2090_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %muli 16, 0, 32;
    %subi 1, 0, 32;
    %pad/u 34;
    %subi 15, 0, 34;
    %ix/vec4/s 4;
    %assign/vec4/off/d v000001dec1dc1230_0, 4, 5;
    %load/vec4 v000001dec1dc2090_0;
    %pad/u 32;
    %cmpi/e 783, 0, 32;
    %jmp/0xz  T_19.14, 4;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v000001dec1dc2310_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001dec1dc3490_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001dec1dc2090_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001dec1dc2a90_0, 0;
    %jmp T_19.15;
T_19.14 ;
    %load/vec4 v000001dec1dc2090_0;
    %addi 1, 0, 16;
    %assign/vec4 v000001dec1dc2090_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000001dec1dc2310_0, 0;
T_19.15 ;
T_19.12 ;
    %jmp T_19.7;
T_19.5 ;
    %load/vec4 v000001dec1dc19b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.16, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dec1dc3490_0, 0;
    %load/vec4 v000001dec1dc3350_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_19.18, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_19.19, 8;
T_19.18 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_19.19, 8;
 ; End of false expr.
    %blend;
T_19.19;
    %assign/vec4 v000001dec1dc2310_0, 0;
T_19.16 ;
    %jmp T_19.7;
T_19.7 ;
    %pop/vec4 1;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_000001dec1a0cdf0;
T_20 ;
    %end;
    .thread T_20;
    .scope S_000001dec1a0cdf0;
T_21 ;
    %wait E_000001dec1d1ce30;
    %load/vec4 v000001dec1db4800_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dec1db5a20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dec1db53e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dec1db43a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001dec1db5160_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001dec1db4580_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001dec1db5ac0_0, 0;
    %pushi/vec4 0, 0, 4096;
    %assign/vec4 v000001dec1db44e0_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dec1db43a0_0, 0;
    %load/vec4 v000001dec1db5480_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_21.4, 9;
    %load/vec4 v000001dec1db5a20_0;
    %nor/r;
    %and;
T_21.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001dec1db5a20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001dec1db53e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001dec1db5160_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001dec1db4580_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001dec1db5ac0_0, 0;
    %jmp T_21.3;
T_21.2 ;
    %load/vec4 v000001dec1db5a20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.5, 8;
    %load/vec4 v000001dec1db4440_0;
    %load/vec4 v000001dec1db4580_0;
    %muli 16, 0, 32;
    %part/s 16;
    %ix/load 5, 0, 0;
    %load/vec4 v000001dec1db5160_0;
    %muli 16, 0, 32;
    %ix/vec4/s 4;
    %assign/vec4/off/d v000001dec1db44e0_0, 4, 5;
    %load/vec4 v000001dec1db5160_0;
    %cmpi/e 255, 0, 32;
    %jmp/0xz  T_21.7, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dec1db5a20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dec1db53e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001dec1db43a0_0, 0;
    %jmp T_21.8;
T_21.7 ;
    %load/vec4 v000001dec1db5160_0;
    %addi 1, 0, 32;
    %assign/vec4 v000001dec1db5160_0, 0;
    %load/vec4 v000001dec1db5ac0_0;
    %addi 16, 0, 32;
    %store/vec4 v000001dec1db4bc0_0, 0, 32;
    %load/vec4 v000001dec1db4580_0;
    %addi 3, 0, 32;
    %store/vec4 v000001dec1db46c0_0, 0, 32;
    %load/vec4 v000001dec1db4bc0_0;
    %cmpi/s 256, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_21.9, 5;
    %load/vec4 v000001dec1db4bc0_0;
    %subi 256, 0, 32;
    %store/vec4 v000001dec1db4bc0_0, 0, 32;
    %load/vec4 v000001dec1db46c0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001dec1db46c0_0, 0, 32;
T_21.9 ;
    %load/vec4 v000001dec1db46c0_0;
    %cmpi/s 784, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_21.11, 5;
    %pushi/vec4 783, 0, 32;
    %store/vec4 v000001dec1db46c0_0, 0, 32;
T_21.11 ;
    %load/vec4 v000001dec1db4bc0_0;
    %assign/vec4 v000001dec1db5ac0_0, 0;
    %load/vec4 v000001dec1db46c0_0;
    %assign/vec4 v000001dec1db4580_0, 0;
T_21.8 ;
    %jmp T_21.6;
T_21.5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dec1db53e0_0, 0;
T_21.6 ;
T_21.3 ;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_000001dec1db6220;
T_22 ;
    %wait E_000001dec1d1ce30;
    %load/vec4 v000001dec1dc2db0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %pushi/vec4 44257, 0, 16;
    %assign/vec4 v000001dec1dc2590_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v000001dec1dc1eb0_0, 0;
    %pushi/vec4 0, 0, 1024;
    %assign/vec4 v000001dec1dc2810_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dec1dc1cd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dec1dc23b0_0, 0;
    %jmp T_22.1;
T_22.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dec1dc23b0_0, 0;
    %load/vec4 v000001dec1dc3710_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_22.4, 9;
    %load/vec4 v000001dec1dc1cd0_0;
    %nor/r;
    %and;
T_22.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001dec1dc1cd0_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v000001dec1dc1eb0_0, 0;
    %pushi/vec4 44257, 0, 16;
    %assign/vec4 v000001dec1dc2590_0, 0;
    %jmp T_22.3;
T_22.2 ;
    %load/vec4 v000001dec1dc1cd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.5, 8;
    %load/vec4 v000001dec1dc2590_0;
    %ix/load 5, 0, 0;
    %load/vec4 v000001dec1dc1eb0_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %muli 16, 0, 32;
    %subi 1, 0, 32;
    %pad/u 34;
    %subi 15, 0, 34;
    %ix/vec4/s 4;
    %assign/vec4/off/d v000001dec1dc2810_0, 4, 5;
    %load/vec4 v000001dec1dc2590_0;
    %parti/s 15, 0, 2;
    %load/vec4 v000001dec1dc2450_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000001dec1dc2590_0, 0;
    %load/vec4 v000001dec1dc1eb0_0;
    %pad/u 32;
    %cmpi/e 63, 0, 32;
    %jmp/0xz  T_22.7, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dec1dc1cd0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001dec1dc23b0_0, 0;
    %jmp T_22.8;
T_22.7 ;
    %load/vec4 v000001dec1dc1eb0_0;
    %addi 1, 0, 7;
    %assign/vec4 v000001dec1dc1eb0_0, 0;
T_22.8 ;
T_22.5 ;
T_22.3 ;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_000001dec1db63b0;
T_23 ;
    %end;
    .thread T_23;
    .scope S_000001dec1db63b0;
T_24 ;
    %wait E_000001dec1d1c5b0;
    %load/vec4 v000001dec1dbef80_0;
    %store/vec4 v000001dec1dbf7a0_0, 0, 7;
    %load/vec4 v000001dec1dbdae0_0;
    %load/vec4 v000001dec1dbf2a0_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_24.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_24.1, 6;
    %load/vec4 v000001dec1dbef80_0;
    %store/vec4 v000001dec1dbf7a0_0, 0, 7;
    %jmp T_24.3;
T_24.0 ;
    %load/vec4 v000001dec1dbef80_0;
    %addi 1, 0, 7;
    %store/vec4 v000001dec1dbf7a0_0, 0, 7;
    %jmp T_24.3;
T_24.1 ;
    %load/vec4 v000001dec1dbef80_0;
    %subi 1, 0, 7;
    %store/vec4 v000001dec1dbf7a0_0, 0, 7;
    %jmp T_24.3;
T_24.3 ;
    %pop/vec4 1;
    %jmp T_24;
    .thread T_24, $push;
    .scope S_000001dec1db63b0;
T_25 ;
    %wait E_000001dec1d1ce30;
    %load/vec4 v000001dec1dbf3e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001dec1dbe3a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dec1dbd540_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v000001dec1dbde00_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v000001dec1dbf020_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v000001dec1dbef80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dec1dbd400_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001dec1dbe940_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v000001dec1dbd4a0_0, 0;
    %jmp T_25.1;
T_25.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dec1dbd540_0, 0;
    %load/vec4 v000001dec1dbdae0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.2, 8;
    %load/vec4 v000001dec1dbf520_0;
    %load/vec4 v000001dec1dbde00_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dec1dbd680, 0, 4;
    %load/vec4 v000001dec1dbde00_0;
    %pad/u 32;
    %cmpi/e 63, 0, 32;
    %jmp/0xz  T_25.4, 4;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v000001dec1dbde00_0, 0;
    %jmp T_25.5;
T_25.4 ;
    %load/vec4 v000001dec1dbde00_0;
    %addi 1, 0, 6;
    %assign/vec4 v000001dec1dbde00_0, 0;
T_25.5 ;
T_25.2 ;
    %load/vec4 v000001dec1dbf2a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.6, 8;
    %load/vec4 v000001dec1dbf020_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v000001dec1dbd680, 4;
    %assign/vec4 v000001dec1dbe3a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001dec1dbd540_0, 0;
    %load/vec4 v000001dec1dbf020_0;
    %pad/u 32;
    %cmpi/e 63, 0, 32;
    %jmp/0xz  T_25.8, 4;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v000001dec1dbf020_0, 0;
    %jmp T_25.9;
T_25.8 ;
    %load/vec4 v000001dec1dbf020_0;
    %addi 1, 0, 6;
    %assign/vec4 v000001dec1dbf020_0, 0;
T_25.9 ;
T_25.6 ;
    %load/vec4 v000001dec1dbf7a0_0;
    %assign/vec4 v000001dec1dbef80_0, 0;
    %load/vec4 v000001dec1dbf7a0_0;
    %assign/vec4 v000001dec1dbd4a0_0, 0;
    %load/vec4 v000001dec1dbf7a0_0;
    %pad/u 32;
    %pushi/vec4 64, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v000001dec1dbd400_0, 0;
    %load/vec4 v000001dec1dbf7a0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v000001dec1dbe940_0, 0;
T_25.1 ;
    %jmp T_25;
    .thread T_25;
    .scope S_000001dec1db66d0;
T_26 ;
    %end;
    .thread T_26;
    .scope S_000001dec1db66d0;
T_27 ;
    %wait E_000001dec1d1ca70;
    %load/vec4 v000001dec1db48a0_0;
    %store/vec4 v000001dec1db4940_0, 0, 8;
    %load/vec4 v000001dec1db8540_0;
    %load/vec4 v000001dec1db5520_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_27.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_27.1, 6;
    %load/vec4 v000001dec1db48a0_0;
    %store/vec4 v000001dec1db4940_0, 0, 8;
    %jmp T_27.3;
T_27.0 ;
    %load/vec4 v000001dec1db48a0_0;
    %addi 1, 0, 8;
    %store/vec4 v000001dec1db4940_0, 0, 8;
    %jmp T_27.3;
T_27.1 ;
    %load/vec4 v000001dec1db48a0_0;
    %subi 1, 0, 8;
    %store/vec4 v000001dec1db4940_0, 0, 8;
    %jmp T_27.3;
T_27.3 ;
    %pop/vec4 1;
    %jmp T_27;
    .thread T_27, $push;
    .scope S_000001dec1db66d0;
T_28 ;
    %wait E_000001dec1d1ce30;
    %load/vec4 v000001dec1db84a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001dec1db5340_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dec1db75a0_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v000001dec1db8400_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v000001dec1db82c0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001dec1db48a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dec1db4f80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001dec1db4d00_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001dec1db4da0_0, 0;
    %jmp T_28.1;
T_28.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dec1db75a0_0, 0;
    %load/vec4 v000001dec1db8540_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.2, 8;
    %load/vec4 v000001dec1db8c20_0;
    %load/vec4 v000001dec1db8400_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dec1db4e40, 0, 4;
    %load/vec4 v000001dec1db8400_0;
    %pad/u 32;
    %cmpi/e 127, 0, 32;
    %jmp/0xz  T_28.4, 4;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v000001dec1db8400_0, 0;
    %jmp T_28.5;
T_28.4 ;
    %load/vec4 v000001dec1db8400_0;
    %addi 1, 0, 7;
    %assign/vec4 v000001dec1db8400_0, 0;
T_28.5 ;
T_28.2 ;
    %load/vec4 v000001dec1db5520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.6, 8;
    %load/vec4 v000001dec1db82c0_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v000001dec1db4e40, 4;
    %assign/vec4 v000001dec1db5340_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001dec1db75a0_0, 0;
    %load/vec4 v000001dec1db82c0_0;
    %pad/u 32;
    %cmpi/e 127, 0, 32;
    %jmp/0xz  T_28.8, 4;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v000001dec1db82c0_0, 0;
    %jmp T_28.9;
T_28.8 ;
    %load/vec4 v000001dec1db82c0_0;
    %addi 1, 0, 7;
    %assign/vec4 v000001dec1db82c0_0, 0;
T_28.9 ;
T_28.6 ;
    %load/vec4 v000001dec1db4940_0;
    %assign/vec4 v000001dec1db48a0_0, 0;
    %load/vec4 v000001dec1db4940_0;
    %assign/vec4 v000001dec1db4da0_0, 0;
    %load/vec4 v000001dec1db4940_0;
    %pad/u 32;
    %pushi/vec4 128, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v000001dec1db4f80_0, 0;
    %load/vec4 v000001dec1db4940_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v000001dec1db4d00_0, 0;
T_28.1 ;
    %jmp T_28;
    .thread T_28;
    .scope S_000001dec1db69f0;
T_29 ;
    %vpi_call/w 15 25 "$readmemh", "src/layers/hex_data/layer1_gen_weights.hex", v000001dec1db8220 {0 0 0};
    %vpi_call/w 15 26 "$readmemh", "src/layers/hex_data/layer1_gen_bias.hex", v000001dec1db8040 {0 0 0};
    %end;
    .thread T_29;
    .scope S_000001dec1db69f0;
T_30 ;
    %wait E_000001dec1d1ce30;
    %load/vec4 v000001dec1db7460_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.0, 8;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v000001dec1db71e0_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v000001dec1db7fa0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001dec1db8a40_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001dec1db8180_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dec1db8cc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dec1db70a0_0, 0;
    %jmp T_30.1;
T_30.0 ;
    %load/vec4 v000001dec1db7780_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_30.4, 9;
    %load/vec4 v000001dec1db8cc0_0;
    %nor/r;
    %and;
T_30.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.2, 8;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v000001dec1db71e0_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v000001dec1db7fa0_0, 0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001dec1db8040, 4;
    %pad/s 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v000001dec1db8180_0, 0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001dec1db8040, 4;
    %pad/s 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v000001dec1db8a40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001dec1db8cc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dec1db70a0_0, 0;
    %jmp T_30.3;
T_30.2 ;
    %load/vec4 v000001dec1db8cc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.5, 8;
    %load/vec4 v000001dec1db73c0_0;
    %assign/vec4 v000001dec1db8a40_0, 0;
    %load/vec4 v000001dec1db7fa0_0;
    %cmpi/e 63, 0, 7;
    %jmp/0xz  T_30.7, 4;
    %load/vec4 v000001dec1db73c0_0;
    %parti/s 16, 8, 5;
    %ix/load 5, 0, 0;
    %load/vec4 v000001dec1db71e0_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %muli 16, 0, 32;
    %subi 1, 0, 32;
    %pad/u 34;
    %subi 15, 0, 34;
    %ix/vec4/s 4;
    %assign/vec4/off/d v000001dec1db7f00_0, 4, 5;
    %load/vec4 v000001dec1db71e0_0;
    %cmpi/e 255, 0, 9;
    %jmp/0xz  T_30.9, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dec1db8cc0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001dec1db70a0_0, 0;
    %jmp T_30.10;
T_30.9 ;
    %load/vec4 v000001dec1db71e0_0;
    %addi 1, 0, 9;
    %assign/vec4 v000001dec1db71e0_0, 0;
    %load/vec4 v000001dec1db71e0_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v000001dec1db8040, 4;
    %pad/s 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v000001dec1db8180_0, 0;
    %load/vec4 v000001dec1db71e0_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v000001dec1db8040, 4;
    %pad/s 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v000001dec1db8a40_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v000001dec1db7fa0_0, 0;
T_30.10 ;
    %jmp T_30.8;
T_30.7 ;
    %load/vec4 v000001dec1db7fa0_0;
    %addi 1, 0, 7;
    %assign/vec4 v000001dec1db7fa0_0, 0;
T_30.8 ;
    %jmp T_30.6;
T_30.5 ;
    %load/vec4 v000001dec1db70a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.11, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dec1db70a0_0, 0;
T_30.11 ;
T_30.6 ;
T_30.3 ;
T_30.1 ;
    %jmp T_30;
    .thread T_30;
    .scope S_000001dec1db6d10;
T_31 ;
    %vpi_call/w 16 25 "$readmemh", "src/layers/hex_data/Generator_Layer2_Weights_All.hex", v000001dec1dbb840 {0 0 0};
    %vpi_call/w 16 26 "$readmemh", "src/layers/hex_data/Generator_Layer2_Biases_All.hex", v000001dec1dbbfc0 {0 0 0};
    %end;
    .thread T_31;
    .scope S_000001dec1db6d10;
T_32 ;
    %wait E_000001dec1d1ce30;
    %load/vec4 v000001dec1dbc740_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.0, 8;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v000001dec1dbc420_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v000001dec1dbb7a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001dec1dbbca0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001dec1dbcc40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dec1dbca60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dec1dbbc00_0, 0;
    %jmp T_32.1;
T_32.0 ;
    %load/vec4 v000001dec1dbce20_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_32.4, 9;
    %load/vec4 v000001dec1dbca60_0;
    %nor/r;
    %and;
T_32.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.2, 8;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v000001dec1dbc420_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v000001dec1dbb7a0_0, 0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001dec1dbbfc0, 4;
    %pad/s 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v000001dec1dbcc40_0, 0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001dec1dbbfc0, 4;
    %pad/s 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v000001dec1dbbca0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001dec1dbca60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dec1dbbc00_0, 0;
    %jmp T_32.3;
T_32.2 ;
    %load/vec4 v000001dec1dbca60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.5, 8;
    %load/vec4 v000001dec1dbcce0_0;
    %assign/vec4 v000001dec1dbbca0_0, 0;
    %load/vec4 v000001dec1dbb7a0_0;
    %cmpi/e 255, 0, 9;
    %jmp/0xz  T_32.7, 4;
    %load/vec4 v000001dec1dbcce0_0;
    %parti/s 16, 8, 5;
    %ix/load 5, 0, 0;
    %load/vec4 v000001dec1dbc420_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %muli 16, 0, 32;
    %subi 1, 0, 32;
    %pad/u 34;
    %subi 15, 0, 34;
    %ix/vec4/s 4;
    %assign/vec4/off/d v000001dec1dbbde0_0, 4, 5;
    %load/vec4 v000001dec1dbc420_0;
    %cmpi/e 255, 0, 9;
    %jmp/0xz  T_32.9, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dec1dbca60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001dec1dbbc00_0, 0;
    %jmp T_32.10;
T_32.9 ;
    %load/vec4 v000001dec1dbc420_0;
    %addi 1, 0, 9;
    %assign/vec4 v000001dec1dbc420_0, 0;
    %load/vec4 v000001dec1dbc420_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v000001dec1dbbfc0, 4;
    %pad/s 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v000001dec1dbcc40_0, 0;
    %load/vec4 v000001dec1dbc420_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v000001dec1dbbfc0, 4;
    %pad/s 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v000001dec1dbbca0_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v000001dec1dbb7a0_0, 0;
T_32.10 ;
    %jmp T_32.8;
T_32.7 ;
    %load/vec4 v000001dec1dbb7a0_0;
    %addi 1, 0, 9;
    %assign/vec4 v000001dec1dbb7a0_0, 0;
T_32.8 ;
    %jmp T_32.6;
T_32.5 ;
    %load/vec4 v000001dec1dbbc00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.11, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dec1dbbc00_0, 0;
T_32.11 ;
T_32.6 ;
T_32.3 ;
T_32.1 ;
    %jmp T_32;
    .thread T_32;
    .scope S_000001dec1db6b80;
T_33 ;
    %vpi_call/w 17 25 "$readmemh", "src/layers/hex_data/Generator_Layer3_Weights_All.hex", v000001dec1dbeda0 {0 0 0};
    %vpi_call/w 17 26 "$readmemh", "src/layers/hex_data/Generator_Layer3_Biases_All.hex", v000001dec1dbee40 {0 0 0};
    %end;
    .thread T_33;
    .scope S_000001dec1db6b80;
T_34 ;
    %wait E_000001dec1d1ce30;
    %load/vec4 v000001dec1dbf160_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001dec1dbe1c0_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v000001dec1dbe260_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001dec1dbe620_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001dec1dbf200_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dec1dbd220_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dec1dbed00_0, 0;
    %jmp T_34.1;
T_34.0 ;
    %load/vec4 v000001dec1dbe120_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_34.4, 9;
    %load/vec4 v000001dec1dbd220_0;
    %nor/r;
    %and;
T_34.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.2, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001dec1dbe1c0_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v000001dec1dbe260_0, 0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001dec1dbee40, 4;
    %pad/s 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v000001dec1dbf200_0, 0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001dec1dbee40, 4;
    %pad/s 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v000001dec1dbe620_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001dec1dbd220_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dec1dbed00_0, 0;
    %jmp T_34.3;
T_34.2 ;
    %load/vec4 v000001dec1dbd220_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.5, 8;
    %load/vec4 v000001dec1dbd900_0;
    %assign/vec4 v000001dec1dbe620_0, 0;
    %load/vec4 v000001dec1dbe260_0;
    %cmpi/e 255, 0, 9;
    %jmp/0xz  T_34.7, 4;
    %load/vec4 v000001dec1dbd900_0;
    %parti/s 16, 8, 5;
    %ix/load 5, 0, 0;
    %load/vec4 v000001dec1dbe1c0_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %muli 16, 0, 32;
    %subi 1, 0, 32;
    %pad/u 34;
    %subi 15, 0, 34;
    %ix/vec4/s 4;
    %assign/vec4/off/d v000001dec1dbdfe0_0, 4, 5;
    %load/vec4 v000001dec1dbe1c0_0;
    %cmpi/e 127, 0, 8;
    %jmp/0xz  T_34.9, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dec1dbd220_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001dec1dbed00_0, 0;
    %jmp T_34.10;
T_34.9 ;
    %load/vec4 v000001dec1dbe1c0_0;
    %addi 1, 0, 8;
    %assign/vec4 v000001dec1dbe1c0_0, 0;
    %load/vec4 v000001dec1dbe1c0_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v000001dec1dbee40, 4;
    %pad/s 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v000001dec1dbf200_0, 0;
    %load/vec4 v000001dec1dbe1c0_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v000001dec1dbee40, 4;
    %pad/s 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v000001dec1dbe620_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v000001dec1dbe260_0, 0;
T_34.10 ;
    %jmp T_34.8;
T_34.7 ;
    %load/vec4 v000001dec1dbe260_0;
    %addi 1, 0, 9;
    %assign/vec4 v000001dec1dbe260_0, 0;
T_34.8 ;
    %jmp T_34.6;
T_34.5 ;
    %load/vec4 v000001dec1dbed00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.11, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dec1dbed00_0, 0;
T_34.11 ;
T_34.6 ;
T_34.3 ;
T_34.1 ;
    %jmp T_34;
    .thread T_34;
    .scope S_000001dec1db6860;
T_35 ;
    %wait E_000001dec1d1ce30;
    %load/vec4 v000001dec1dbe6c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001dec1dc09c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dec1dc0560_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dec1dc0c40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dec1dbfd40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dec1dbf660_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dec1dbf840_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dec1dc0100_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dec1dbe9e0_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v000001dec1dc04c0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001dec1dbdb80_0, 0;
    %pushi/vec4 0, 0, 1024;
    %assign/vec4 v000001dec1dbebc0_0, 0;
    %jmp T_35.1;
T_35.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dec1dc0560_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dec1dc0c40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dec1dbfd40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dec1dc0100_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dec1dbe9e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dec1dbf840_0, 0;
    %load/vec4 v000001dec1dc09c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_35.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_35.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_35.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_35.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_35.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_35.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_35.8, 6;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dec1dbf660_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001dec1dc09c0_0, 0;
    %jmp T_35.10;
T_35.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dec1dbf660_0, 0;
    %load/vec4 v000001dec1dc06a0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_35.14, 10;
    %pushi/vec4 64, 0, 32;
    %load/vec4 v000001dec1dbfde0_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_35.14;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_35.13, 9;
    %load/vec4 v000001dec1dbe760_0;
    %and;
T_35.13;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.11, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001dec1dbf660_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v000001dec1dc04c0_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v000001dec1dc09c0_0, 0;
T_35.11 ;
    %jmp T_35.10;
T_35.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001dec1dbf660_0, 0;
    %load/vec4 v000001dec1dc0e20_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_35.17, 9;
    %load/vec4 v000001dec1dc04c0_0;
    %pad/u 32;
    %cmpi/u 64, 0, 32;
    %flag_get/vec4 5;
    %and;
T_35.17;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.15, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001dec1dc0100_0, 0;
T_35.15 ;
    %load/vec4 v000001dec1dc0880_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.18, 8;
    %load/vec4 v000001dec1dc02e0_0;
    %ix/load 5, 0, 0;
    %load/vec4 v000001dec1dc04c0_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %muli 16, 0, 32;
    %subi 1, 0, 32;
    %pad/u 34;
    %subi 15, 0, 34;
    %ix/vec4/s 4;
    %assign/vec4/off/d v000001dec1dbebc0_0, 4, 5;
    %load/vec4 v000001dec1dc04c0_0;
    %pad/u 32;
    %cmpi/e 63, 0, 32;
    %jmp/0xz  T_35.20, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001dec1dc0560_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v000001dec1dc09c0_0, 0;
    %jmp T_35.21;
T_35.20 ;
    %load/vec4 v000001dec1dc04c0_0;
    %addi 1, 0, 7;
    %assign/vec4 v000001dec1dc04c0_0, 0;
T_35.21 ;
T_35.18 ;
    %jmp T_35.10;
T_35.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001dec1dbf660_0, 0;
    %load/vec4 v000001dec1dbe580_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.22, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001dec1dc0c40_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v000001dec1dc09c0_0, 0;
T_35.22 ;
    %jmp T_35.10;
T_35.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001dec1dbf660_0, 0;
    %load/vec4 v000001dec1dbdea0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.24, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001dec1dbfd40_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v000001dec1dc09c0_0, 0;
T_35.24 ;
    %jmp T_35.10;
T_35.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001dec1dbf660_0, 0;
    %load/vec4 v000001dec1dbe800_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.26, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001dec1dbdb80_0, 0;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v000001dec1dc09c0_0, 0;
T_35.26 ;
    %jmp T_35.10;
T_35.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001dec1dbf660_0, 0;
    %load/vec4 v000001dec1dbd0e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.28, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001dec1dbe9e0_0, 0;
    %load/vec4 v000001dec1dbe8a0_0;
    %load/vec4 v000001dec1dbdb80_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %muli 16, 0, 32;
    %subi 1, 0, 32;
    %pad/u 34;
    %subi 15, 0, 34;
    %part/s 16;
    %assign/vec4 v000001dec1dbea80_0, 0;
    %load/vec4 v000001dec1dbdb80_0;
    %pad/u 32;
    %cmpi/e 127, 0, 32;
    %jmp/0xz  T_35.30, 4;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v000001dec1dc09c0_0, 0;
    %jmp T_35.31;
T_35.30 ;
    %load/vec4 v000001dec1dbdb80_0;
    %addi 1, 0, 8;
    %assign/vec4 v000001dec1dbdb80_0, 0;
T_35.31 ;
T_35.28 ;
    %jmp T_35.10;
T_35.8 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dec1dbf660_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001dec1dbf840_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001dec1dc09c0_0, 0;
    %jmp T_35.10;
T_35.10 ;
    %pop/vec4 1;
T_35.1 ;
    %jmp T_35;
    .thread T_35;
    .scope S_000001dec1dc6860;
T_36 ;
    %wait E_000001dec1d1cb70;
    %load/vec4 v000001dec1dc1730_0;
    %pad/s 32;
    %cmpi/s 1024, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_36.0, 5;
    %pushi/vec4 256, 0, 16;
    %store/vec4 v000001dec1dc17d0_0, 0, 16;
    %jmp T_36.1;
T_36.0 ;
    %load/vec4 v000001dec1dc1730_0;
    %pad/s 32;
    %cmpi/s 4294966272, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_36.2, 5;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v000001dec1dc17d0_0, 0, 16;
    %jmp T_36.3;
T_36.2 ;
    %load/vec4 v000001dec1dc1690_0;
    %pad/s 32;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_36.4, 5;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v000001dec1dc17d0_0, 0, 16;
    %jmp T_36.5;
T_36.4 ;
    %load/vec4 v000001dec1dc1690_0;
    %cmpi/s 256, 0, 18;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_36.6, 5;
    %pushi/vec4 256, 0, 16;
    %store/vec4 v000001dec1dc17d0_0, 0, 16;
    %jmp T_36.7;
T_36.6 ;
    %load/vec4 v000001dec1dc1690_0;
    %parti/s 16, 0, 2;
    %store/vec4 v000001dec1dc17d0_0, 0, 16;
T_36.7 ;
T_36.5 ;
T_36.3 ;
T_36.1 ;
    %jmp T_36;
    .thread T_36, $push;
    .scope S_000001dec1dc6090;
T_37 ;
    %end;
    .thread T_37;
    .scope S_000001dec1dc6090;
T_38 ;
    %wait E_000001dec1d1ce30;
    %load/vec4 v000001dec1dc4610_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dec1dc4f70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dec1dc3df0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dec1dc41b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dec1dc3e90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dec1dc44d0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001dec1dc47f0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001dec1dc4b10_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001dec1dc3a30_0, 0;
    %pushi/vec4 0, 0, 2048;
    %assign/vec4 v000001dec1dc4ed0_0, 0;
    %jmp T_38.1;
T_38.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dec1dc3df0_0, 0;
    %load/vec4 v000001dec1dc3f30_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_38.4, 9;
    %load/vec4 v000001dec1dc41b0_0;
    %nor/r;
    %and;
T_38.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001dec1dc41b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001dec1dc4f70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dec1dc3e90_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001dec1dc4b10_0, 0;
    %pushi/vec4 1, 0, 8;
    %assign/vec4 v000001dec1dc47f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001dec1dc44d0_0, 0;
    %load/vec4 v000001dec1dc4570_0;
    %parti/s 16, 0, 2;
    %assign/vec4 v000001dec1dc3a30_0, 0;
    %jmp T_38.3;
T_38.2 ;
    %load/vec4 v000001dec1dc41b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.5, 8;
    %load/vec4 v000001dec1dc3e90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.7, 8;
    %load/vec4 v000001dec1dc3ad0_0;
    %ix/load 5, 0, 0;
    %load/vec4 v000001dec1dc4b10_0;
    %pad/u 32;
    %muli 16, 0, 32;
    %ix/vec4 4;
    %assign/vec4/off/d v000001dec1dc4ed0_0, 4, 5;
    %load/vec4 v000001dec1dc4b10_0;
    %pad/u 32;
    %cmpi/e 127, 0, 32;
    %jmp/0xz  T_38.9, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dec1dc41b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dec1dc4f70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001dec1dc3df0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dec1dc3e90_0, 0;
    %jmp T_38.10;
T_38.9 ;
    %load/vec4 v000001dec1dc4b10_0;
    %addi 1, 0, 8;
    %assign/vec4 v000001dec1dc4b10_0, 0;
T_38.10 ;
    %jmp T_38.8;
T_38.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001dec1dc3e90_0, 0;
T_38.8 ;
    %load/vec4 v000001dec1dc44d0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_38.13, 9;
    %load/vec4 v000001dec1dc3e90_0;
    %and;
T_38.13;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.11, 8;
    %load/vec4 v000001dec1dc4570_0;
    %load/vec4 v000001dec1dc47f0_0;
    %pad/u 32;
    %muli 16, 0, 32;
    %part/u 16;
    %assign/vec4 v000001dec1dc3a30_0, 0;
    %load/vec4 v000001dec1dc47f0_0;
    %pad/u 32;
    %cmpi/e 127, 0, 32;
    %jmp/0xz  T_38.14, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dec1dc44d0_0, 0;
    %jmp T_38.15;
T_38.14 ;
    %load/vec4 v000001dec1dc47f0_0;
    %addi 1, 0, 8;
    %assign/vec4 v000001dec1dc47f0_0, 0;
T_38.15 ;
T_38.11 ;
    %jmp T_38.6;
T_38.5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dec1dc4f70_0, 0;
T_38.6 ;
T_38.3 ;
T_38.1 ;
    %jmp T_38;
    .thread T_38;
    .scope S_000001dec1dc63b0;
T_39 ;
    %end;
    .thread T_39;
    .scope S_000001dec1dc63b0;
T_40 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001dec1dc2c70_0, 0, 32;
T_40.0 ;
    %load/vec4 v000001dec1dc2c70_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_40.1, 5;
    %load/vec4 v000001dec1dc2c70_0;
    %muli 128, 0, 32;
    %pushi/vec4 256, 0, 32;
    %div/s;
    %pad/s 7;
    %ix/getv/s 4, v000001dec1dc2c70_0;
    %store/vec4a v000001dec1dc3530, 4, 0;
    %load/vec4 v000001dec1dc2c70_0;
    %addi 1, 0, 32;
    %store/vec4 v000001dec1dc2c70_0, 0, 32;
    %jmp T_40.0;
T_40.1 ;
    %end;
    .thread T_40;
    .scope S_000001dec1dc63b0;
T_41 ;
    %wait E_000001dec1d1ce30;
    %load/vec4 v000001dec1dc1410_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.0, 8;
    %pushi/vec4 0, 0, 4096;
    %assign/vec4 v000001dec1dc33f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dec1dc29f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dec1dc2f90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dec1dc24f0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001dec1dc1f50_0, 0;
    %pushi/vec4 0, 0, 2048;
    %assign/vec4 v000001dec1dc1d70_0, 0;
    %jmp T_41.1;
T_41.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dec1dc2f90_0, 0;
    %load/vec4 v000001dec1dc3030_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_41.4, 9;
    %load/vec4 v000001dec1dc24f0_0;
    %nor/r;
    %and;
T_41.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001dec1dc24f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001dec1dc29f0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001dec1dc1f50_0, 0;
    %load/vec4 v000001dec1dc30d0_0;
    %assign/vec4 v000001dec1dc1d70_0, 0;
    %jmp T_41.3;
T_41.2 ;
    %load/vec4 v000001dec1dc24f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.5, 8;
    %load/vec4 v000001dec1dc1d70_0;
    %load/vec4 v000001dec1dc1f50_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v000001dec1dc3530, 4;
    %pad/u 32;
    %addi 1, 0, 32;
    %muli 16, 0, 32;
    %subi 1, 0, 32;
    %pad/u 34;
    %subi 15, 0, 34;
    %part/s 16;
    %ix/load 5, 0, 0;
    %load/vec4 v000001dec1dc1f50_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %muli 16, 0, 32;
    %subi 1, 0, 32;
    %pad/u 34;
    %subi 15, 0, 34;
    %ix/vec4/s 4;
    %assign/vec4/off/d v000001dec1dc33f0_0, 4, 5;
    %load/vec4 v000001dec1dc1f50_0;
    %pad/u 32;
    %cmpi/e 255, 0, 32;
    %jmp/0xz  T_41.7, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dec1dc24f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dec1dc29f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001dec1dc2f90_0, 0;
    %jmp T_41.8;
T_41.7 ;
    %load/vec4 v000001dec1dc1f50_0;
    %addi 1, 0, 8;
    %assign/vec4 v000001dec1dc1f50_0, 0;
T_41.8 ;
    %jmp T_41.6;
T_41.5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dec1dc29f0_0, 0;
T_41.6 ;
T_41.3 ;
T_41.1 ;
    %jmp T_41;
    .thread T_41;
    .scope S_000001dec1dc5280;
T_42 ;
    %end;
    .thread T_42;
    .scope S_000001dec1dc5280;
T_43 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001dec1dc4750_0, 0, 32;
T_43.0 ;
    %load/vec4 v000001dec1dc4750_0;
    %cmpi/s 784, 0, 32;
    %jmp/0xz T_43.1, 5;
    %load/vec4 v000001dec1dc4750_0;
    %muli 128, 0, 32;
    %pushi/vec4 784, 0, 32;
    %div/s;
    %pad/s 7;
    %ix/getv/s 4, v000001dec1dc4750_0;
    %store/vec4a v000001dec1dc4a70, 4, 0;
    %load/vec4 v000001dec1dc4750_0;
    %addi 1, 0, 32;
    %store/vec4 v000001dec1dc4750_0, 0, 32;
    %jmp T_43.0;
T_43.1 ;
    %end;
    .thread T_43;
    .scope S_000001dec1dc5280;
T_44 ;
    %wait E_000001dec1d1ce30;
    %load/vec4 v000001dec1dc4890_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.0, 8;
    %pushi/vec4 0, 0, 12544;
    %assign/vec4 v000001dec1dc4e30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dec1dc3990_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dec1dc3c10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dec1dc3cb0_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v000001dec1dc3b70_0, 0;
    %pushi/vec4 0, 0, 2048;
    %assign/vec4 v000001dec1dc46b0_0, 0;
    %jmp T_44.1;
T_44.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dec1dc3c10_0, 0;
    %load/vec4 v000001dec1dc4930_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_44.4, 9;
    %load/vec4 v000001dec1dc3cb0_0;
    %nor/r;
    %and;
T_44.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001dec1dc3cb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001dec1dc3990_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v000001dec1dc3b70_0, 0;
    %load/vec4 v000001dec1dc4bb0_0;
    %assign/vec4 v000001dec1dc46b0_0, 0;
    %jmp T_44.3;
T_44.2 ;
    %load/vec4 v000001dec1dc3cb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.5, 8;
    %load/vec4 v000001dec1dc46b0_0;
    %load/vec4 v000001dec1dc3b70_0;
    %pad/u 11;
    %ix/vec4 4;
    %load/vec4a v000001dec1dc4a70, 4;
    %pad/u 32;
    %addi 1, 0, 32;
    %muli 16, 0, 32;
    %subi 1, 0, 32;
    %pad/u 34;
    %subi 15, 0, 34;
    %part/s 16;
    %ix/load 5, 0, 0;
    %load/vec4 v000001dec1dc3b70_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %muli 16, 0, 32;
    %subi 1, 0, 32;
    %pad/u 34;
    %subi 15, 0, 34;
    %ix/vec4/s 4;
    %assign/vec4/off/d v000001dec1dc4e30_0, 4, 5;
    %load/vec4 v000001dec1dc3b70_0;
    %pad/u 32;
    %cmpi/e 783, 0, 32;
    %jmp/0xz  T_44.7, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dec1dc3cb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dec1dc3990_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001dec1dc3c10_0, 0;
    %jmp T_44.8;
T_44.7 ;
    %load/vec4 v000001dec1dc3b70_0;
    %addi 1, 0, 10;
    %assign/vec4 v000001dec1dc3b70_0, 0;
T_44.8 ;
    %jmp T_44.6;
T_44.5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dec1dc3990_0, 0;
T_44.6 ;
T_44.3 ;
T_44.1 ;
    %jmp T_44;
    .thread T_44;
    .scope S_000001dec1a32910;
T_45 ;
    %end;
    .thread T_45;
    .scope S_000001dec1a32910;
T_46 ;
    %wait E_000001dec1d1d1f0;
    %load/vec4 v000001dec1db1f00_0;
    %store/vec4 v000001dec1db2f70_0, 0, 9;
    %load/vec4 v000001dec1db3a10_0;
    %load/vec4 v000001dec1db3790_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_46.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_46.1, 6;
    %load/vec4 v000001dec1db1f00_0;
    %store/vec4 v000001dec1db2f70_0, 0, 9;
    %jmp T_46.3;
T_46.0 ;
    %load/vec4 v000001dec1db1f00_0;
    %addi 1, 0, 9;
    %store/vec4 v000001dec1db2f70_0, 0, 9;
    %jmp T_46.3;
T_46.1 ;
    %load/vec4 v000001dec1db1f00_0;
    %subi 1, 0, 9;
    %store/vec4 v000001dec1db2f70_0, 0, 9;
    %jmp T_46.3;
T_46.3 ;
    %pop/vec4 1;
    %jmp T_46;
    .thread T_46, $push;
    .scope S_000001dec1a32910;
T_47 ;
    %wait E_000001dec1d1ce30;
    %load/vec4 v000001dec1db3d30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_47.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001dec1db27f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dec1db3970_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001dec1db3ab0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001dec1db3b50_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v000001dec1db1f00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dec1db3010_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001dec1db3830_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v000001dec1db2250_0, 0;
    %jmp T_47.1;
T_47.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dec1db3970_0, 0;
    %load/vec4 v000001dec1db3a10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_47.2, 8;
    %load/vec4 v000001dec1db30b0_0;
    %load/vec4 v000001dec1db3ab0_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dec1db3650, 0, 4;
    %load/vec4 v000001dec1db3ab0_0;
    %pad/u 32;
    %cmpi/e 255, 0, 32;
    %jmp/0xz  T_47.4, 4;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001dec1db3ab0_0, 0;
    %jmp T_47.5;
T_47.4 ;
    %load/vec4 v000001dec1db3ab0_0;
    %addi 1, 0, 8;
    %assign/vec4 v000001dec1db3ab0_0, 0;
T_47.5 ;
T_47.2 ;
    %load/vec4 v000001dec1db3790_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_47.6, 8;
    %load/vec4 v000001dec1db3b50_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v000001dec1db3650, 4;
    %assign/vec4 v000001dec1db27f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001dec1db3970_0, 0;
    %load/vec4 v000001dec1db3b50_0;
    %pad/u 32;
    %cmpi/e 255, 0, 32;
    %jmp/0xz  T_47.8, 4;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001dec1db3b50_0, 0;
    %jmp T_47.9;
T_47.8 ;
    %load/vec4 v000001dec1db3b50_0;
    %addi 1, 0, 8;
    %assign/vec4 v000001dec1db3b50_0, 0;
T_47.9 ;
T_47.6 ;
    %load/vec4 v000001dec1db2f70_0;
    %assign/vec4 v000001dec1db1f00_0, 0;
    %load/vec4 v000001dec1db2f70_0;
    %assign/vec4 v000001dec1db2250_0, 0;
    %load/vec4 v000001dec1db2f70_0;
    %pad/u 32;
    %pushi/vec4 256, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v000001dec1db3010_0, 0;
    %load/vec4 v000001dec1db2f70_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v000001dec1db3830_0, 0;
T_47.1 ;
    %jmp T_47;
    .thread T_47;
    .scope S_000001dec1a32aa0;
T_48 ;
    %end;
    .thread T_48;
    .scope S_000001dec1a32aa0;
T_49 ;
    %wait E_000001dec1d1c5f0;
    %load/vec4 v000001dec1db31f0_0;
    %store/vec4 v000001dec1db38d0_0, 0, 3;
    %load/vec4 v000001dec1db2110_0;
    %load/vec4 v000001dec1db2070_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_49.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_49.1, 6;
    %load/vec4 v000001dec1db31f0_0;
    %store/vec4 v000001dec1db38d0_0, 0, 3;
    %jmp T_49.3;
T_49.0 ;
    %load/vec4 v000001dec1db31f0_0;
    %addi 1, 0, 3;
    %store/vec4 v000001dec1db38d0_0, 0, 3;
    %jmp T_49.3;
T_49.1 ;
    %load/vec4 v000001dec1db31f0_0;
    %subi 1, 0, 3;
    %store/vec4 v000001dec1db38d0_0, 0, 3;
    %jmp T_49.3;
T_49.3 ;
    %pop/vec4 1;
    %jmp T_49;
    .thread T_49, $push;
    .scope S_000001dec1a32aa0;
T_50 ;
    %wait E_000001dec1d1ce30;
    %load/vec4 v000001dec1db3330_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001dec1db2a70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dec1db2e30_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001dec1db2750_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001dec1db2890_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001dec1db31f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dec1db2bb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001dec1db3510_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001dec1db3290_0, 0;
    %jmp T_50.1;
T_50.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dec1db2e30_0, 0;
    %load/vec4 v000001dec1db2110_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.2, 8;
    %load/vec4 v000001dec1db2c50_0;
    %load/vec4 v000001dec1db2750_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dec1db2570, 0, 4;
    %load/vec4 v000001dec1db2750_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_50.4, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001dec1db2750_0, 0;
    %jmp T_50.5;
T_50.4 ;
    %load/vec4 v000001dec1db2750_0;
    %addi 1, 0, 2;
    %assign/vec4 v000001dec1db2750_0, 0;
T_50.5 ;
T_50.2 ;
    %load/vec4 v000001dec1db2070_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.6, 8;
    %load/vec4 v000001dec1db2890_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v000001dec1db2570, 4;
    %assign/vec4 v000001dec1db2a70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001dec1db2e30_0, 0;
    %load/vec4 v000001dec1db2890_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_50.8, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001dec1db2890_0, 0;
    %jmp T_50.9;
T_50.8 ;
    %load/vec4 v000001dec1db2890_0;
    %addi 1, 0, 2;
    %assign/vec4 v000001dec1db2890_0, 0;
T_50.9 ;
T_50.6 ;
    %load/vec4 v000001dec1db38d0_0;
    %assign/vec4 v000001dec1db31f0_0, 0;
    %load/vec4 v000001dec1db38d0_0;
    %assign/vec4 v000001dec1db3290_0, 0;
    %load/vec4 v000001dec1db38d0_0;
    %pad/u 32;
    %pushi/vec4 4, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v000001dec1db2bb0_0, 0;
    %load/vec4 v000001dec1db38d0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v000001dec1db3510_0, 0;
T_50.1 ;
    %jmp T_50;
    .thread T_50;
    .scope S_000001dec1cad2f0;
T_51 ;
    %vpi_call/w 8 25 "$readmemh", "src/layers/hex_data/Discriminator_Layer1_Weights_All.hex", v000001dec1c58450 {0 0 0};
    %vpi_call/w 8 26 "$readmemh", "src/layers/hex_data/Discriminator_Layer1_Biases_All.hex", v000001dec1c57b90 {0 0 0};
    %end;
    .thread T_51;
    .scope S_000001dec1cad2f0;
T_52 ;
    %wait E_000001dec1d1ce30;
    %load/vec4 v000001dec1c56fb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001dec1c57c30_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v000001dec1ca62c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001dec1ca5d20_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001dec1ca4d80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dec1ca4e20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dec1ca5000_0, 0;
    %jmp T_52.1;
T_52.0 ;
    %load/vec4 v000001dec1c57d70_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_52.4, 9;
    %load/vec4 v000001dec1ca4e20_0;
    %nor/r;
    %and;
T_52.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.2, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001dec1c57c30_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v000001dec1ca62c0_0, 0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001dec1c57b90, 4;
    %pad/s 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v000001dec1ca4d80_0, 0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001dec1c57b90, 4;
    %pad/s 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v000001dec1ca5d20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001dec1ca4e20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dec1ca5000_0, 0;
    %jmp T_52.3;
T_52.2 ;
    %load/vec4 v000001dec1ca4e20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.5, 8;
    %load/vec4 v000001dec1c56ab0_0;
    %assign/vec4 v000001dec1ca5d20_0, 0;
    %load/vec4 v000001dec1ca62c0_0;
    %cmpi/e 255, 0, 9;
    %jmp/0xz  T_52.7, 4;
    %load/vec4 v000001dec1c56ab0_0;
    %parti/s 16, 8, 5;
    %ix/load 5, 0, 0;
    %load/vec4 v000001dec1c57c30_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %muli 16, 0, 32;
    %subi 1, 0, 32;
    %pad/u 34;
    %subi 15, 0, 34;
    %ix/vec4/s 4;
    %assign/vec4/off/d v000001dec1ca6180_0, 4, 5;
    %load/vec4 v000001dec1c57c30_0;
    %cmpi/e 127, 0, 8;
    %jmp/0xz  T_52.9, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dec1ca4e20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001dec1ca5000_0, 0;
    %jmp T_52.10;
T_52.9 ;
    %load/vec4 v000001dec1c57c30_0;
    %addi 1, 0, 8;
    %assign/vec4 v000001dec1c57c30_0, 0;
    %load/vec4 v000001dec1c57c30_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v000001dec1c57b90, 4;
    %pad/s 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v000001dec1ca4d80_0, 0;
    %load/vec4 v000001dec1c57c30_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v000001dec1c57b90, 4;
    %pad/s 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v000001dec1ca5d20_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v000001dec1ca62c0_0, 0;
T_52.10 ;
    %jmp T_52.8;
T_52.7 ;
    %load/vec4 v000001dec1ca62c0_0;
    %addi 1, 0, 9;
    %assign/vec4 v000001dec1ca62c0_0, 0;
T_52.8 ;
    %jmp T_52.6;
T_52.5 ;
    %load/vec4 v000001dec1ca5000_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.11, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dec1ca5000_0, 0;
T_52.11 ;
T_52.6 ;
T_52.3 ;
T_52.1 ;
    %jmp T_52;
    .thread T_52;
    .scope S_000001dec1cad480;
T_53 ;
    %vpi_call/w 9 25 "$readmemh", "src/layers/hex_data/Discriminator_Layer2_Weights_All.hex", v000001dec1db01a0 {0 0 0};
    %vpi_call/w 9 26 "$readmemh", "src/layers/hex_data/Discriminator_Layer2_Biases_All.hex", v000001dec1db0c40 {0 0 0};
    %end;
    .thread T_53;
    .scope S_000001dec1cad480;
T_54 ;
    %wait E_000001dec1d1ce30;
    %load/vec4 v000001dec1db0ce0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_54.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v000001dec1db09c0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001dec1db0100_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001dec1c21db0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001dec1c22170_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dec1c223f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dec1db1aa0_0, 0;
    %jmp T_54.1;
T_54.0 ;
    %load/vec4 v000001dec1db0a60_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_54.4, 9;
    %load/vec4 v000001dec1c223f0_0;
    %nor/r;
    %and;
T_54.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_54.2, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v000001dec1db09c0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001dec1db0100_0, 0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001dec1db0c40, 4;
    %pad/s 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v000001dec1c22170_0, 0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001dec1db0c40, 4;
    %pad/s 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v000001dec1c21db0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001dec1c223f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dec1db1aa0_0, 0;
    %jmp T_54.3;
T_54.2 ;
    %load/vec4 v000001dec1c223f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_54.5, 8;
    %load/vec4 v000001dec1db1d20_0;
    %assign/vec4 v000001dec1c21db0_0, 0;
    %load/vec4 v000001dec1db0100_0;
    %cmpi/e 127, 0, 8;
    %jmp/0xz  T_54.7, 4;
    %load/vec4 v000001dec1db1d20_0;
    %parti/s 16, 8, 5;
    %ix/load 5, 0, 0;
    %load/vec4 v000001dec1db09c0_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %muli 16, 0, 32;
    %subi 1, 0, 32;
    %pad/u 34;
    %subi 15, 0, 34;
    %ix/vec4/s 4;
    %assign/vec4/off/d v000001dec1db0560_0, 4, 5;
    %load/vec4 v000001dec1db09c0_0;
    %cmpi/e 31, 0, 6;
    %jmp/0xz  T_54.9, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dec1c223f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001dec1db1aa0_0, 0;
    %jmp T_54.10;
T_54.9 ;
    %load/vec4 v000001dec1db09c0_0;
    %addi 1, 0, 6;
    %assign/vec4 v000001dec1db09c0_0, 0;
    %load/vec4 v000001dec1db09c0_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v000001dec1db0c40, 4;
    %pad/s 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v000001dec1c22170_0, 0;
    %load/vec4 v000001dec1db09c0_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v000001dec1db0c40, 4;
    %pad/s 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v000001dec1c21db0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001dec1db0100_0, 0;
T_54.10 ;
    %jmp T_54.8;
T_54.7 ;
    %load/vec4 v000001dec1db0100_0;
    %addi 1, 0, 8;
    %assign/vec4 v000001dec1db0100_0, 0;
T_54.8 ;
    %jmp T_54.6;
T_54.5 ;
    %load/vec4 v000001dec1db1aa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_54.11, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dec1db1aa0_0, 0;
T_54.11 ;
T_54.6 ;
T_54.3 ;
T_54.1 ;
    %jmp T_54;
    .thread T_54;
    .scope S_000001dec1a41820;
T_55 ;
    %wait E_000001dec1d1ce30;
    %load/vec4 v000001dec1db0ec0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dec1db02e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dec1db1a00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dec1db0420_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dec1db07e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dec1db0740_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dec1db0380_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dec1db0600_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dec1db0880_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001dec1db0ba0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001dec1db0060_0, 0;
    %jmp T_55.1;
T_55.0 ;
    %load/vec4 v000001dec1db16e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.2, 8;
    %load/vec4 v000001dec1db06a0_0;
    %parti/s 16, 0, 2;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dec1db1b40, 0, 4;
    %load/vec4 v000001dec1db0d80_0;
    %parti/s 16, 0, 2;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dec1db0b00, 0, 4;
    %load/vec4 v000001dec1db06a0_0;
    %parti/s 16, 16, 6;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dec1db1b40, 0, 4;
    %load/vec4 v000001dec1db0d80_0;
    %parti/s 16, 16, 6;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dec1db0b00, 0, 4;
    %load/vec4 v000001dec1db06a0_0;
    %parti/s 16, 32, 7;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dec1db1b40, 0, 4;
    %load/vec4 v000001dec1db0d80_0;
    %parti/s 16, 32, 7;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dec1db0b00, 0, 4;
    %load/vec4 v000001dec1db06a0_0;
    %parti/s 16, 48, 7;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dec1db1b40, 0, 4;
    %load/vec4 v000001dec1db0d80_0;
    %parti/s 16, 48, 7;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dec1db0b00, 0, 4;
    %load/vec4 v000001dec1db06a0_0;
    %parti/s 16, 64, 8;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dec1db1b40, 0, 4;
    %load/vec4 v000001dec1db0d80_0;
    %parti/s 16, 64, 8;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dec1db0b00, 0, 4;
    %load/vec4 v000001dec1db06a0_0;
    %parti/s 16, 80, 8;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dec1db1b40, 0, 4;
    %load/vec4 v000001dec1db0d80_0;
    %parti/s 16, 80, 8;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dec1db0b00, 0, 4;
    %load/vec4 v000001dec1db06a0_0;
    %parti/s 16, 96, 8;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dec1db1b40, 0, 4;
    %load/vec4 v000001dec1db0d80_0;
    %parti/s 16, 96, 8;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dec1db0b00, 0, 4;
    %load/vec4 v000001dec1db06a0_0;
    %parti/s 16, 112, 8;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dec1db1b40, 0, 4;
    %load/vec4 v000001dec1db0d80_0;
    %parti/s 16, 112, 8;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dec1db0b00, 0, 4;
    %load/vec4 v000001dec1db06a0_0;
    %parti/s 16, 128, 9;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dec1db1b40, 0, 4;
    %load/vec4 v000001dec1db0d80_0;
    %parti/s 16, 128, 9;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dec1db0b00, 0, 4;
    %load/vec4 v000001dec1db06a0_0;
    %parti/s 16, 144, 9;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dec1db1b40, 0, 4;
    %load/vec4 v000001dec1db0d80_0;
    %parti/s 16, 144, 9;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dec1db0b00, 0, 4;
    %load/vec4 v000001dec1db06a0_0;
    %parti/s 16, 160, 9;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dec1db1b40, 0, 4;
    %load/vec4 v000001dec1db0d80_0;
    %parti/s 16, 160, 9;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dec1db0b00, 0, 4;
    %load/vec4 v000001dec1db06a0_0;
    %parti/s 16, 176, 9;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dec1db1b40, 0, 4;
    %load/vec4 v000001dec1db0d80_0;
    %parti/s 16, 176, 9;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dec1db0b00, 0, 4;
    %load/vec4 v000001dec1db06a0_0;
    %parti/s 16, 192, 9;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dec1db1b40, 0, 4;
    %load/vec4 v000001dec1db0d80_0;
    %parti/s 16, 192, 9;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dec1db0b00, 0, 4;
    %load/vec4 v000001dec1db06a0_0;
    %parti/s 16, 208, 9;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dec1db1b40, 0, 4;
    %load/vec4 v000001dec1db0d80_0;
    %parti/s 16, 208, 9;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dec1db0b00, 0, 4;
    %load/vec4 v000001dec1db06a0_0;
    %parti/s 16, 224, 9;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dec1db1b40, 0, 4;
    %load/vec4 v000001dec1db0d80_0;
    %parti/s 16, 224, 9;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dec1db0b00, 0, 4;
    %load/vec4 v000001dec1db06a0_0;
    %parti/s 16, 240, 9;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dec1db1b40, 0, 4;
    %load/vec4 v000001dec1db0d80_0;
    %parti/s 16, 240, 9;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dec1db0b00, 0, 4;
    %load/vec4 v000001dec1db06a0_0;
    %parti/s 16, 256, 10;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dec1db1b40, 0, 4;
    %load/vec4 v000001dec1db0d80_0;
    %parti/s 16, 256, 10;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dec1db0b00, 0, 4;
    %load/vec4 v000001dec1db06a0_0;
    %parti/s 16, 272, 10;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dec1db1b40, 0, 4;
    %load/vec4 v000001dec1db0d80_0;
    %parti/s 16, 272, 10;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dec1db0b00, 0, 4;
    %load/vec4 v000001dec1db06a0_0;
    %parti/s 16, 288, 10;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dec1db1b40, 0, 4;
    %load/vec4 v000001dec1db0d80_0;
    %parti/s 16, 288, 10;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dec1db0b00, 0, 4;
    %load/vec4 v000001dec1db06a0_0;
    %parti/s 16, 304, 10;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dec1db1b40, 0, 4;
    %load/vec4 v000001dec1db0d80_0;
    %parti/s 16, 304, 10;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dec1db0b00, 0, 4;
    %load/vec4 v000001dec1db06a0_0;
    %parti/s 16, 320, 10;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dec1db1b40, 0, 4;
    %load/vec4 v000001dec1db0d80_0;
    %parti/s 16, 320, 10;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dec1db0b00, 0, 4;
    %load/vec4 v000001dec1db06a0_0;
    %parti/s 16, 336, 10;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dec1db1b40, 0, 4;
    %load/vec4 v000001dec1db0d80_0;
    %parti/s 16, 336, 10;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dec1db0b00, 0, 4;
    %load/vec4 v000001dec1db06a0_0;
    %parti/s 16, 352, 10;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dec1db1b40, 0, 4;
    %load/vec4 v000001dec1db0d80_0;
    %parti/s 16, 352, 10;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dec1db0b00, 0, 4;
    %load/vec4 v000001dec1db06a0_0;
    %parti/s 16, 368, 10;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dec1db1b40, 0, 4;
    %load/vec4 v000001dec1db0d80_0;
    %parti/s 16, 368, 10;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dec1db0b00, 0, 4;
    %load/vec4 v000001dec1db06a0_0;
    %parti/s 16, 384, 10;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dec1db1b40, 0, 4;
    %load/vec4 v000001dec1db0d80_0;
    %parti/s 16, 384, 10;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dec1db0b00, 0, 4;
    %load/vec4 v000001dec1db06a0_0;
    %parti/s 16, 400, 10;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dec1db1b40, 0, 4;
    %load/vec4 v000001dec1db0d80_0;
    %parti/s 16, 400, 10;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dec1db0b00, 0, 4;
    %load/vec4 v000001dec1db06a0_0;
    %parti/s 16, 416, 10;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dec1db1b40, 0, 4;
    %load/vec4 v000001dec1db0d80_0;
    %parti/s 16, 416, 10;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dec1db0b00, 0, 4;
    %load/vec4 v000001dec1db06a0_0;
    %parti/s 16, 432, 10;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dec1db1b40, 0, 4;
    %load/vec4 v000001dec1db0d80_0;
    %parti/s 16, 432, 10;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dec1db0b00, 0, 4;
    %load/vec4 v000001dec1db06a0_0;
    %parti/s 16, 448, 10;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dec1db1b40, 0, 4;
    %load/vec4 v000001dec1db0d80_0;
    %parti/s 16, 448, 10;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dec1db0b00, 0, 4;
    %load/vec4 v000001dec1db06a0_0;
    %parti/s 16, 464, 10;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dec1db1b40, 0, 4;
    %load/vec4 v000001dec1db0d80_0;
    %parti/s 16, 464, 10;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dec1db0b00, 0, 4;
    %load/vec4 v000001dec1db06a0_0;
    %parti/s 16, 480, 10;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dec1db1b40, 0, 4;
    %load/vec4 v000001dec1db0d80_0;
    %parti/s 16, 480, 10;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dec1db0b00, 0, 4;
    %load/vec4 v000001dec1db06a0_0;
    %parti/s 16, 496, 10;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dec1db1b40, 0, 4;
    %load/vec4 v000001dec1db0d80_0;
    %parti/s 16, 496, 10;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dec1db0b00, 0, 4;
T_55.2 ;
    %load/vec4 v000001dec1db16e0_0;
    %assign/vec4 v000001dec1db02e0_0, 0;
    %load/vec4 v000001dec1db02e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.4, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001dec1db1b40, 4;
    %pad/s 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001dec1db0b00, 4;
    %pad/s 32;
    %mul;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dec1db13c0, 0, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001dec1db1b40, 4;
    %pad/s 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001dec1db0b00, 4;
    %pad/s 32;
    %mul;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dec1db13c0, 0, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001dec1db1b40, 4;
    %pad/s 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001dec1db0b00, 4;
    %pad/s 32;
    %mul;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dec1db13c0, 0, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001dec1db1b40, 4;
    %pad/s 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001dec1db0b00, 4;
    %pad/s 32;
    %mul;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dec1db13c0, 0, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001dec1db1b40, 4;
    %pad/s 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001dec1db0b00, 4;
    %pad/s 32;
    %mul;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dec1db13c0, 0, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001dec1db1b40, 4;
    %pad/s 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001dec1db0b00, 4;
    %pad/s 32;
    %mul;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dec1db13c0, 0, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001dec1db1b40, 4;
    %pad/s 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001dec1db0b00, 4;
    %pad/s 32;
    %mul;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dec1db13c0, 0, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001dec1db1b40, 4;
    %pad/s 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001dec1db0b00, 4;
    %pad/s 32;
    %mul;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dec1db13c0, 0, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001dec1db1b40, 4;
    %pad/s 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001dec1db0b00, 4;
    %pad/s 32;
    %mul;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dec1db13c0, 0, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001dec1db1b40, 4;
    %pad/s 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001dec1db0b00, 4;
    %pad/s 32;
    %mul;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dec1db13c0, 0, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001dec1db1b40, 4;
    %pad/s 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001dec1db0b00, 4;
    %pad/s 32;
    %mul;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dec1db13c0, 0, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001dec1db1b40, 4;
    %pad/s 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001dec1db0b00, 4;
    %pad/s 32;
    %mul;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dec1db13c0, 0, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001dec1db1b40, 4;
    %pad/s 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001dec1db0b00, 4;
    %pad/s 32;
    %mul;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dec1db13c0, 0, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001dec1db1b40, 4;
    %pad/s 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001dec1db0b00, 4;
    %pad/s 32;
    %mul;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dec1db13c0, 0, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001dec1db1b40, 4;
    %pad/s 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001dec1db0b00, 4;
    %pad/s 32;
    %mul;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dec1db13c0, 0, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001dec1db1b40, 4;
    %pad/s 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001dec1db0b00, 4;
    %pad/s 32;
    %mul;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dec1db13c0, 0, 4;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001dec1db1b40, 4;
    %pad/s 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001dec1db0b00, 4;
    %pad/s 32;
    %mul;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dec1db13c0, 0, 4;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001dec1db1b40, 4;
    %pad/s 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001dec1db0b00, 4;
    %pad/s 32;
    %mul;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dec1db13c0, 0, 4;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001dec1db1b40, 4;
    %pad/s 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001dec1db0b00, 4;
    %pad/s 32;
    %mul;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dec1db13c0, 0, 4;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001dec1db1b40, 4;
    %pad/s 32;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001dec1db0b00, 4;
    %pad/s 32;
    %mul;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dec1db13c0, 0, 4;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001dec1db1b40, 4;
    %pad/s 32;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001dec1db0b00, 4;
    %pad/s 32;
    %mul;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dec1db13c0, 0, 4;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001dec1db1b40, 4;
    %pad/s 32;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001dec1db0b00, 4;
    %pad/s 32;
    %mul;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dec1db13c0, 0, 4;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001dec1db1b40, 4;
    %pad/s 32;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001dec1db0b00, 4;
    %pad/s 32;
    %mul;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dec1db13c0, 0, 4;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001dec1db1b40, 4;
    %pad/s 32;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001dec1db0b00, 4;
    %pad/s 32;
    %mul;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dec1db13c0, 0, 4;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001dec1db1b40, 4;
    %pad/s 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001dec1db0b00, 4;
    %pad/s 32;
    %mul;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dec1db13c0, 0, 4;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001dec1db1b40, 4;
    %pad/s 32;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001dec1db0b00, 4;
    %pad/s 32;
    %mul;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dec1db13c0, 0, 4;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001dec1db1b40, 4;
    %pad/s 32;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001dec1db0b00, 4;
    %pad/s 32;
    %mul;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dec1db13c0, 0, 4;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001dec1db1b40, 4;
    %pad/s 32;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001dec1db0b00, 4;
    %pad/s 32;
    %mul;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dec1db13c0, 0, 4;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001dec1db1b40, 4;
    %pad/s 32;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001dec1db0b00, 4;
    %pad/s 32;
    %mul;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dec1db13c0, 0, 4;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001dec1db1b40, 4;
    %pad/s 32;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001dec1db0b00, 4;
    %pad/s 32;
    %mul;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dec1db13c0, 0, 4;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001dec1db1b40, 4;
    %pad/s 32;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001dec1db0b00, 4;
    %pad/s 32;
    %mul;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dec1db13c0, 0, 4;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001dec1db1b40, 4;
    %pad/s 32;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001dec1db0b00, 4;
    %pad/s 32;
    %mul;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dec1db13c0, 0, 4;
T_55.4 ;
    %load/vec4 v000001dec1db02e0_0;
    %assign/vec4 v000001dec1db1a00_0, 0;
    %load/vec4 v000001dec1db1a00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.6, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001dec1db13c0, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001dec1db13c0, 4;
    %add;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dec1db0f60, 0, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001dec1db13c0, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001dec1db13c0, 4;
    %add;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dec1db0f60, 0, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001dec1db13c0, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001dec1db13c0, 4;
    %add;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dec1db0f60, 0, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001dec1db13c0, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001dec1db13c0, 4;
    %add;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dec1db0f60, 0, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001dec1db13c0, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001dec1db13c0, 4;
    %add;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dec1db0f60, 0, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001dec1db13c0, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001dec1db13c0, 4;
    %add;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dec1db0f60, 0, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001dec1db13c0, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001dec1db13c0, 4;
    %add;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dec1db0f60, 0, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001dec1db13c0, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001dec1db13c0, 4;
    %add;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dec1db0f60, 0, 4;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001dec1db13c0, 4;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001dec1db13c0, 4;
    %add;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dec1db0f60, 0, 4;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001dec1db13c0, 4;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001dec1db13c0, 4;
    %add;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dec1db0f60, 0, 4;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001dec1db13c0, 4;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001dec1db13c0, 4;
    %add;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dec1db0f60, 0, 4;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001dec1db13c0, 4;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001dec1db13c0, 4;
    %add;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dec1db0f60, 0, 4;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001dec1db13c0, 4;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001dec1db13c0, 4;
    %add;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dec1db0f60, 0, 4;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001dec1db13c0, 4;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001dec1db13c0, 4;
    %add;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dec1db0f60, 0, 4;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001dec1db13c0, 4;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001dec1db13c0, 4;
    %add;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dec1db0f60, 0, 4;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001dec1db13c0, 4;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001dec1db13c0, 4;
    %add;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dec1db0f60, 0, 4;
T_55.6 ;
    %load/vec4 v000001dec1db1a00_0;
    %assign/vec4 v000001dec1db0420_0, 0;
    %load/vec4 v000001dec1db0420_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.8, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001dec1db0f60, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001dec1db0f60, 4;
    %add;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dec1db1460, 0, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001dec1db0f60, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001dec1db0f60, 4;
    %add;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dec1db1460, 0, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001dec1db0f60, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001dec1db0f60, 4;
    %add;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dec1db1460, 0, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001dec1db0f60, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001dec1db0f60, 4;
    %add;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dec1db1460, 0, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001dec1db0f60, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001dec1db0f60, 4;
    %add;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dec1db1460, 0, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001dec1db0f60, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001dec1db0f60, 4;
    %add;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dec1db1460, 0, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001dec1db0f60, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001dec1db0f60, 4;
    %add;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dec1db1460, 0, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001dec1db0f60, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001dec1db0f60, 4;
    %add;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dec1db1460, 0, 4;
T_55.8 ;
    %load/vec4 v000001dec1db0420_0;
    %assign/vec4 v000001dec1db07e0_0, 0;
    %load/vec4 v000001dec1db07e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.10, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001dec1db1460, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001dec1db1460, 4;
    %add;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dec1db04c0, 0, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001dec1db1460, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001dec1db1460, 4;
    %add;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dec1db04c0, 0, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001dec1db1460, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001dec1db1460, 4;
    %add;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dec1db04c0, 0, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001dec1db1460, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001dec1db1460, 4;
    %add;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dec1db04c0, 0, 4;
T_55.10 ;
    %load/vec4 v000001dec1db07e0_0;
    %assign/vec4 v000001dec1db0740_0, 0;
    %load/vec4 v000001dec1db0740_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.12, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001dec1db04c0, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001dec1db04c0, 4;
    %add;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dec1db1000, 0, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001dec1db04c0, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001dec1db04c0, 4;
    %add;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dec1db1000, 0, 4;
T_55.12 ;
    %load/vec4 v000001dec1db0740_0;
    %assign/vec4 v000001dec1db0380_0, 0;
    %load/vec4 v000001dec1db0380_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.14, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001dec1db1000, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001dec1db1000, 4;
    %add;
    %load/vec4 v000001dec1db0e20_0;
    %pad/s 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %assign/vec4 v000001dec1db0060_0, 0;
T_55.14 ;
    %load/vec4 v000001dec1db0380_0;
    %assign/vec4 v000001dec1db0600_0, 0;
    %load/vec4 v000001dec1db0600_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.16, 8;
    %load/vec4 v000001dec1db0060_0;
    %parti/s 16, 8, 5;
    %assign/vec4 v000001dec1db0ba0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001dec1db0880_0, 0;
    %jmp T_55.17;
T_55.16 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dec1db0880_0, 0;
T_55.17 ;
T_55.1 ;
    %jmp T_55;
    .thread T_55;
    .scope S_000001dec1a41690;
T_56 ;
    %vpi_call/w 10 31 "$readmemh", "src/layers/hex_data/Discriminator_Layer3_Weights_All.hex", v000001dec1db15a0 {0 0 0};
    %vpi_call/w 10 32 "$readmemh", "src/layers/hex_data/Discriminator_Layer3_Biases_All.hex", v000001dec1db1280 {0 0 0};
    %end;
    .thread T_56;
    .scope S_000001dec1a41690;
T_57 ;
    %wait E_000001dec1d1ce30;
    %load/vec4 v000001dec1db11e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_57.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001dec1db1320_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dec1db1820_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dec1db10a0_0, 0;
    %jmp T_57.1;
T_57.0 ;
    %load/vec4 v000001dec1db1140_0;
    %assign/vec4 v000001dec1db10a0_0, 0;
    %load/vec4 v000001dec1db1140_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_57.2, 8;
    %load/vec4 v000001dec1db1c80_0;
    %assign/vec4 v000001dec1db1320_0, 0;
    %load/vec4 v000001dec1db1c80_0;
    %cmpi/s 0, 0, 16;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_57.4, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001dec1db1820_0, 0;
    %jmp T_57.5;
T_57.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dec1db1820_0, 0;
T_57.5 ;
T_57.2 ;
T_57.1 ;
    %jmp T_57;
    .thread T_57;
    .scope S_000001dec1c455a0;
T_58 ;
    %wait E_000001dec1d1ce30;
    %load/vec4 v000001dec1db26b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001dec1db4ee0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dec1db5de0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dec1db4b20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dec1db4260_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dec1db22f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dec1db29d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dec1db2390_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dec1db4120_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v000001dec1db5660_0, 0;
    %pushi/vec4 0, 0, 4096;
    %assign/vec4 v000001dec1db35b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dec1db50c0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001dec1db4a80_0, 0;
    %jmp T_58.1;
T_58.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dec1db5de0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dec1db4b20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dec1db4260_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dec1db4120_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dec1db50c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dec1db2390_0, 0;
    %load/vec4 v000001dec1db4ee0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_58.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_58.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_58.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_58.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_58.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_58.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_58.8, 6;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dec1db29d0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001dec1db4ee0_0, 0;
    %jmp T_58.10;
T_58.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dec1db29d0_0, 0;
    %load/vec4 v000001dec1db5d40_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_58.14, 10;
    %pushi/vec4 256, 0, 32;
    %load/vec4 v000001dec1db36f0_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_58.14;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_58.13, 9;
    %load/vec4 v000001dec1db5e80_0;
    %nor/r;
    %and;
T_58.13;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.11, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001dec1db29d0_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v000001dec1db5660_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v000001dec1db4ee0_0, 0;
T_58.11 ;
    %jmp T_58.10;
T_58.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001dec1db29d0_0, 0;
    %load/vec4 v000001dec1db2d90_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_58.17, 9;
    %load/vec4 v000001dec1db5660_0;
    %pad/u 32;
    %cmpi/u 256, 0, 32;
    %flag_get/vec4 5;
    %and;
T_58.17;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.15, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001dec1db4120_0, 0;
T_58.15 ;
    %load/vec4 v000001dec1db49e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.18, 8;
    %load/vec4 v000001dec1db4620_0;
    %ix/load 5, 0, 0;
    %load/vec4 v000001dec1db5660_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %muli 16, 0, 32;
    %subi 1, 0, 32;
    %pad/u 34;
    %subi 15, 0, 34;
    %ix/vec4/s 4;
    %assign/vec4/off/d v000001dec1db35b0_0, 4, 5;
    %load/vec4 v000001dec1db5660_0;
    %pad/u 32;
    %cmpi/e 255, 0, 32;
    %jmp/0xz  T_58.20, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001dec1db5de0_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v000001dec1db4ee0_0, 0;
    %jmp T_58.21;
T_58.20 ;
    %load/vec4 v000001dec1db5660_0;
    %addi 1, 0, 9;
    %assign/vec4 v000001dec1db5660_0, 0;
T_58.21 ;
T_58.18 ;
    %jmp T_58.10;
T_58.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001dec1db29d0_0, 0;
    %load/vec4 v000001dec1db2b10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.22, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001dec1db4b20_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v000001dec1db4ee0_0, 0;
T_58.22 ;
    %jmp T_58.10;
T_58.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001dec1db29d0_0, 0;
    %load/vec4 v000001dec1db33d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.24, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001dec1db4260_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v000001dec1db4ee0_0, 0;
T_58.24 ;
    %jmp T_58.10;
T_58.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001dec1db29d0_0, 0;
    %load/vec4 v000001dec1db24d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.26, 8;
    %load/vec4 v000001dec1db3470_0;
    %assign/vec4 v000001dec1db22f0_0, 0;
    %load/vec4 v000001dec1db2610_0;
    %assign/vec4 v000001dec1db4a80_0, 0;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v000001dec1db4ee0_0, 0;
T_58.26 ;
    %jmp T_58.10;
T_58.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001dec1db29d0_0, 0;
    %load/vec4 v000001dec1db5e80_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.28, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001dec1db50c0_0, 0;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v000001dec1db4ee0_0, 0;
T_58.28 ;
    %jmp T_58.10;
T_58.8 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dec1db29d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001dec1db2390_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001dec1db4ee0_0, 0;
    %jmp T_58.10;
T_58.10 ;
    %pop/vec4 1;
T_58.1 ;
    %jmp T_58;
    .thread T_58;
    .scope S_000001dec1cfd720;
T_59 ;
    %wait E_000001dec1d1ce30;
    %load/vec4 v000001dec1dcaa90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_59.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dec1dcadb0_0, 0;
    %jmp T_59.1;
T_59.0 ;
    %load/vec4 v000001dec1dc9190_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_59.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dec1dcadb0_0, 0;
T_59.2 ;
    %load/vec4 v000001dec1dc90f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_59.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001dec1dcadb0_0, 0;
T_59.4 ;
T_59.1 ;
    %jmp T_59;
    .thread T_59;
    .scope S_000001dec1cfd720;
T_60 ;
    %wait E_000001dec1d1ce30;
    %load/vec4 v000001dec1dcaa90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_60.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dec1dc76b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dec1dc7610_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dec1dca450_0, 0;
    %jmp T_60.1;
T_60.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dec1dc76b0_0, 0;
    %load/vec4 v000001dec1dc9870_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_60.4, 9;
    %load/vec4 v000001dec1dca450_0;
    %nor/r;
    %and;
T_60.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_60.2, 8;
    %load/vec4 v000001dec1dc79d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_60.5, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001dec1dc76b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001dec1dca450_0, 0;
T_60.5 ;
T_60.2 ;
    %load/vec4 v000001dec1dc71b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_60.7, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001dec1dc7610_0, 0;
T_60.7 ;
    %load/vec4 v000001dec1dc49d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_60.9, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dec1dc7610_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dec1dca450_0, 0;
T_60.9 ;
T_60.1 ;
    %jmp T_60;
    .thread T_60;
    .scope S_000001dec1cfd720;
T_61 ;
    %wait E_000001dec1d1ce30;
    %load/vec4 v000001dec1dcaa90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_61.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dec1dc7110_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001dec1dc8970_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dec1dca6d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dec1dca8b0_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v000001dec1dcae50_0, 0;
    %jmp T_61.1;
T_61.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dec1dc7110_0, 0;
    %load/vec4 v000001dec1dca3b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_61.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001dec1dca6d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dec1dca8b0_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v000001dec1dcae50_0, 0;
    %jmp T_61.3;
T_61.2 ;
    %load/vec4 v000001dec1dca6d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_61.4, 8;
    %load/vec4 v000001dec1dc72f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_61.6, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001dec1dc7110_0, 0;
    %load/vec4 v000001dec1dc9e10_0;
    %load/vec4 v000001dec1dcae50_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %muli 16, 0, 32;
    %subi 1, 0, 32;
    %pad/u 34;
    %subi 15, 0, 34;
    %part/s 16;
    %assign/vec4 v000001dec1dc8970_0, 0;
    %load/vec4 v000001dec1dcae50_0;
    %cmpi/e 63, 0, 7;
    %jmp/0xz  T_61.8, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dec1dca6d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001dec1dca8b0_0, 0;
    %jmp T_61.9;
T_61.8 ;
    %load/vec4 v000001dec1dcae50_0;
    %addi 1, 0, 7;
    %assign/vec4 v000001dec1dcae50_0, 0;
T_61.9 ;
T_61.6 ;
    %jmp T_61.5;
T_61.4 ;
    %load/vec4 v000001dec1dc7750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_61.10, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dec1dca8b0_0, 0;
T_61.10 ;
T_61.5 ;
T_61.3 ;
T_61.1 ;
    %jmp T_61;
    .thread T_61;
    .scope S_000001dec1cfd720;
T_62 ;
    %wait E_000001dec1d1ce30;
    %load/vec4 v000001dec1dcaa90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dec1dc7e30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dec1dc9730_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001dec1dc8830_0, 0;
    %pushi/vec4 0, 0, 2048;
    %assign/vec4 v000001dec1dc88d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dec1dc9870_0, 0;
    %jmp T_62.1;
T_62.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dec1dc7e30_0, 0;
    %load/vec4 v000001dec1dc9370_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001dec1dc9730_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001dec1dc8830_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dec1dc9870_0, 0;
T_62.2 ;
    %load/vec4 v000001dec1dc9730_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_62.6, 9;
    %load/vec4 v000001dec1dc94b0_0;
    %nor/r;
    %and;
T_62.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001dec1dc7e30_0, 0;
T_62.4 ;
    %load/vec4 v000001dec1dc7570_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.7, 8;
    %load/vec4 v000001dec1dc97d0_0;
    %ix/load 5, 0, 0;
    %load/vec4 v000001dec1dc8830_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %muli 16, 0, 32;
    %subi 1, 0, 32;
    %pad/u 34;
    %subi 15, 0, 34;
    %ix/vec4/s 4;
    %assign/vec4/off/d v000001dec1dc88d0_0, 4, 5;
    %load/vec4 v000001dec1dc8830_0;
    %cmpi/e 127, 0, 8;
    %jmp/0xz  T_62.9, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dec1dc9730_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001dec1dc9870_0, 0;
    %jmp T_62.10;
T_62.9 ;
    %load/vec4 v000001dec1dc8830_0;
    %addi 1, 0, 8;
    %assign/vec4 v000001dec1dc8830_0, 0;
T_62.10 ;
T_62.7 ;
    %load/vec4 v000001dec1dc49d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.11, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dec1dc9870_0, 0;
T_62.11 ;
T_62.1 ;
    %jmp T_62;
    .thread T_62;
    .scope S_000001dec1cfd720;
T_63 ;
    %wait E_000001dec1d1ce30;
    %load/vec4 v000001dec1dcaa90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dec1dc9410_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001dec1dc7a70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dec1dc95f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dec1dc7390_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v000001dec1dc85b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dec1dc9230_0, 0;
    %jmp T_63.1;
T_63.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dec1dc9410_0, 0;
    %load/vec4 v000001dec1dc8f10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001dec1dc95f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dec1dc7390_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v000001dec1dc85b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dec1dc9230_0, 0;
    %jmp T_63.3;
T_63.2 ;
    %load/vec4 v000001dec1dc7d90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001dec1dc95f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001dec1dc7390_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v000001dec1dc85b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dec1dc9230_0, 0;
    %jmp T_63.5;
T_63.4 ;
    %load/vec4 v000001dec1dc95f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.6, 8;
    %load/vec4 v000001dec1dc9690_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.8, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001dec1dc9410_0, 0;
    %load/vec4 v000001dec1dc7390_0;
    %flag_set/vec4 8;
    %jmp/0 T_63.10, 8;
    %load/vec4 v000001dec1dca310_0;
    %load/vec4 v000001dec1dc85b0_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %muli 16, 0, 32;
    %subi 1, 0, 32;
    %pad/u 34;
    %subi 15, 0, 34;
    %part/s 16;
    %jmp/1 T_63.11, 8;
T_63.10 ; End of true expr.
    %load/vec4 v000001dec1dc74d0_0;
    %load/vec4 v000001dec1dc85b0_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %muli 16, 0, 32;
    %subi 1, 0, 32;
    %pad/u 34;
    %subi 15, 0, 34;
    %part/s 16;
    %jmp/0 T_63.11, 8;
 ; End of false expr.
    %blend;
T_63.11;
    %assign/vec4 v000001dec1dc7a70_0, 0;
    %load/vec4 v000001dec1dc85b0_0;
    %cmpi/e 255, 0, 9;
    %jmp/0xz  T_63.12, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dec1dc95f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001dec1dc9230_0, 0;
    %jmp T_63.13;
T_63.12 ;
    %load/vec4 v000001dec1dc85b0_0;
    %addi 1, 0, 9;
    %assign/vec4 v000001dec1dc85b0_0, 0;
T_63.13 ;
T_63.8 ;
    %jmp T_63.7;
T_63.6 ;
    %load/vec4 v000001dec1dc9230_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_63.16, 9;
    %load/vec4 v000001dec1dc7cf0_0;
    %and;
T_63.16;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.14, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dec1dc9230_0, 0;
T_63.14 ;
T_63.7 ;
T_63.5 ;
T_63.3 ;
T_63.1 ;
    %jmp T_63;
    .thread T_63;
    .scope S_000001dec1cfd720;
T_64 ;
    %wait E_000001dec1d1ce30;
    %load/vec4 v000001dec1dcaa90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dec1dc8330_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dec1dc8ab0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dec1dc8dd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dec1dc8150_0, 0;
    %jmp T_64.1;
T_64.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dec1dc8330_0, 0;
    %load/vec4 v000001dec1dc4070_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.2, 8;
    %load/vec4 v000001dec1dc8790_0;
    %assign/vec4 v000001dec1dc8150_0, 0;
    %load/vec4 v000001dec1dc7ed0_0;
    %assign/vec4 v000001dec1dc8dd0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001dec1dc8ab0_0, 0;
T_64.2 ;
    %load/vec4 v000001dec1dc8ab0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_64.6, 9;
    %load/vec4 v000001dec1dc7430_0;
    %nor/r;
    %and;
T_64.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001dec1dc8330_0, 0;
T_64.4 ;
    %load/vec4 v000001dec1dc8d30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.7, 8;
    %load/vec4 v000001dec1dc8dd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.9, 8;
    %load/vec4 v000001dec1dc8b50_0;
    %assign/vec4 v000001dec1dc81f0_0, 0;
    %load/vec4 v000001dec1dc8150_0;
    %assign/vec4 v000001dec1dc8510_0, 0;
    %jmp T_64.10;
T_64.9 ;
    %load/vec4 v000001dec1dc8b50_0;
    %assign/vec4 v000001dec1dc4d90_0, 0;
    %load/vec4 v000001dec1dc8150_0;
    %assign/vec4 v000001dec1dc4cf0_0, 0;
T_64.10 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dec1dc8ab0_0, 0;
T_64.7 ;
T_64.1 ;
    %jmp T_64;
    .thread T_64;
    .scope S_000001dec1cfd720;
T_65 ;
    %wait E_000001dec1d1ce30;
    %load/vec4 v000001dec1dcaa90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_65.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001dec1dc9c30_0, 0;
    %pushi/vec4 0, 0, 12544;
    %assign/vec4 v000001dec1dc9050_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dec1dc7b10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dec1dca630_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dec1dc7750_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dec1dc7cf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dec1dc7ed0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001dec1dc4d90_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001dec1dc81f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dec1dc4cf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dec1dc8510_0, 0;
    %pushi/vec4 0, 0, 12544;
    %assign/vec4 v000001dec1dc7bb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dec1dc8bf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dec1dc3d50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dec1dc8010_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dec1dc49d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dec1dc8f10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dec1dc7d90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dec1dc9190_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dec1dc8c90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dec1dca950_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dec1dc8650_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dec1dc8fb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dec1dca590_0, 0;
    %jmp T_65.1;
T_65.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dec1dc7b10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dec1dca630_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dec1dc7750_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dec1dc7cf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dec1dc49d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dec1dc8f10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dec1dc7d90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dec1dc9190_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dec1dc8010_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dec1dca950_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dec1dc8650_0, 0;
    %load/vec4 v000001dec1dcab30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_65.2, 8;
    %load/vec4 v000001dec1dc80b0_0;
    %assign/vec4 v000001dec1dc7bb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001dec1dc8bf0_0, 0;
T_65.2 ;
    %load/vec4 v000001dec1dc49d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_65.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dec1dc8fb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dec1dca590_0, 0;
T_65.4 ;
    %load/vec4 v000001dec1dc9c30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_65.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_65.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_65.8, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_65.9, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_65.10, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_65.11, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_65.12, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_65.13, 6;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001dec1dc9c30_0, 0;
    %jmp T_65.15;
T_65.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dec1dc3d50_0, 0;
    %load/vec4 v000001dec1dca270_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_65.18, 9;
    %load/vec4 v000001dec1dc7f70_0;
    %and;
T_65.18;
    %flag_set/vec4 8;
    %jmp/0xz  T_65.16, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001dec1dc3d50_0, 0;
    %load/vec4 v000001dec1dc7c50_0;
    %assign/vec4 v000001dec1dc9050_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001dec1dc7b10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dec1dc8bf0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001dec1dca630_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001dec1dc9190_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dec1dc8c90_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v000001dec1dc9c30_0, 0;
T_65.16 ;
    %jmp T_65.15;
T_65.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001dec1dc3d50_0, 0;
    %load/vec4 v000001dec1dca8b0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_65.22, 10;
    %pushi/vec4 64, 0, 7;
    %load/vec4 v000001dec1dc7930_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_65.22;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_65.21, 9;
    %load/vec4 v000001dec1dc94b0_0;
    %and;
T_65.21;
    %flag_set/vec4 8;
    %jmp/0xz  T_65.19, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001dec1dc7750_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v000001dec1dc9c30_0, 0;
T_65.19 ;
    %jmp T_65.15;
T_65.8 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001dec1dc3d50_0, 0;
    %load/vec4 v000001dec1dc7610_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_65.23, 8;
    %load/vec4 v000001dec1dc8fb0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_65.27, 9;
    %load/vec4 v000001dec1dc8470_0;
    %nor/r;
    %and;
T_65.27;
    %flag_set/vec4 8;
    %jmp/0xz  T_65.25, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001dec1dc8650_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001dec1dc8fb0_0, 0;
T_65.25 ;
    %load/vec4 v000001dec1dca590_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_65.30, 9;
    %load/vec4 v000001dec1dca810_0;
    %nor/r;
    %and;
T_65.30;
    %flag_set/vec4 8;
    %jmp/0xz  T_65.28, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001dec1dca950_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001dec1dca590_0, 0;
T_65.28 ;
    %load/vec4 v000001dec1dc77f0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_65.33, 9;
    %load/vec4 v000001dec1dcab30_0;
    %and;
T_65.33;
    %flag_set/vec4 8;
    %jmp/0xz  T_65.31, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001dec1dc8f10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001dec1dc49d0_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v000001dec1dc9c30_0, 0;
T_65.31 ;
T_65.23 ;
    %jmp T_65.15;
T_65.9 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001dec1dc3d50_0, 0;
    %load/vec4 v000001dec1dc9230_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_65.36, 9;
    %pushi/vec4 256, 0, 9;
    %load/vec4 v000001dec1dc8e70_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_65.36;
    %flag_set/vec4 8;
    %jmp/0xz  T_65.34, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001dec1dc7cf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dec1dc7ed0_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v000001dec1dc9c30_0, 0;
T_65.34 ;
    %jmp T_65.15;
T_65.10 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001dec1dc3d50_0, 0;
    %load/vec4 v000001dec1dc4070_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_65.37, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dec1dc8c90_0, 0;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v000001dec1dc9c30_0, 0;
T_65.37 ;
    %jmp T_65.15;
T_65.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001dec1dc3d50_0, 0;
    %load/vec4 v000001dec1dc8c90_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_65.41, 9;
    %load/vec4 v000001dec1dcadb0_0;
    %and;
T_65.41;
    %flag_set/vec4 8;
    %jmp/0xz  T_65.39, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001dec1dc7d90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001dec1dc8c90_0, 0;
T_65.39 ;
    %load/vec4 v000001dec1dc8c90_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_65.45, 10;
    %load/vec4 v000001dec1dc9230_0;
    %and;
T_65.45;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_65.44, 9;
    %pushi/vec4 256, 0, 9;
    %load/vec4 v000001dec1dc8e70_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_65.44;
    %flag_set/vec4 8;
    %jmp/0xz  T_65.42, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001dec1dc7cf0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001dec1dc7ed0_0, 0;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v000001dec1dc9c30_0, 0;
T_65.42 ;
    %jmp T_65.15;
T_65.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001dec1dc3d50_0, 0;
    %load/vec4 v000001dec1dc4070_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_65.46, 8;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v000001dec1dc9c30_0, 0;
T_65.46 ;
    %jmp T_65.15;
T_65.13 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dec1dc3d50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001dec1dc8010_0, 0;
    %load/vec4 v000001dec1dca270_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_65.48, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001dec1dc9c30_0, 0;
T_65.48 ;
    %jmp T_65.15;
T_65.15 ;
    %pop/vec4 1;
T_65.1 ;
    %jmp T_65;
    .thread T_65;
    .scope S_000001dec1caee10;
T_66 ;
    %wait E_000001dec1d1ce30;
    %load/vec4 v000001dec1dcc7a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_66.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001dec1dcd4c0_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v000001dec1dcc2a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dec1dcb4e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dec1dcb1c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dec1dca090_0, 0;
    %jmp T_66.1;
T_66.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dec1dcb1c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dec1dca090_0, 0;
    %load/vec4 v000001dec1dcd4c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_66.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_66.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_66.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_66.5, 6;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001dec1dcd4c0_0, 0;
    %jmp T_66.7;
T_66.2 ;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v000001dec1dcc2a0_0, 0;
    %load/vec4 v000001dec1dcd240_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_66.10, 9;
    %load/vec4 v000001dec1dc9d70_0;
    %and;
T_66.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_66.8, 8;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v000001dec1dcd4c0_0, 0;
T_66.8 ;
    %jmp T_66.7;
T_66.3 ;
    %alloc S_000001dec1c626b0;
    %load/vec4 v000001dec1dcc2a0_0;
    %pad/u 32;
    %store/vec4 v000001dec1ca5460_0, 0, 32;
    %callf/vec4 TD_digit_identifier_tb.GEN_FULL_PIPELINE.dut.sample_word, S_000001dec1c626b0;
    %free S_000001dec1c626b0;
    %or/r;
    %assign/vec4 v000001dec1dcb4e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001dec1dcb1c0_0, 0;
    %load/vec4 v000001dec1dcd1a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_66.11, 8;
    %load/vec4 v000001dec1dcc2a0_0;
    %pad/u 32;
    %cmpi/e 783, 0, 32;
    %jmp/0xz  T_66.13, 4;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v000001dec1dcd4c0_0, 0;
    %jmp T_66.14;
T_66.13 ;
    %load/vec4 v000001dec1dcc2a0_0;
    %addi 1, 0, 10;
    %assign/vec4 v000001dec1dcc2a0_0, 0;
T_66.14 ;
T_66.11 ;
    %jmp T_66.7;
T_66.4 ;
    %load/vec4 v000001dec1dcad10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_66.15, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001dec1dca090_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v000001dec1dcd4c0_0, 0;
T_66.15 ;
    %jmp T_66.7;
T_66.5 ;
    %load/vec4 v000001dec1dc9ff0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_66.17, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001dec1dcd4c0_0, 0;
T_66.17 ;
    %jmp T_66.7;
T_66.7 ;
    %pop/vec4 1;
T_66.1 ;
    %jmp T_66;
    .thread T_66;
    .scope S_000001dec1dc6b80;
T_67 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001dec1dcb8a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001dec1dcbb20_0, 0, 1;
    %pushi/vec4 0, 0, 12544;
    %store/vec4 v000001dec1dcb3a0_0, 0, 12544;
    %pushi/vec4 0, 0, 12544;
    %store/vec4 v000001dec1dcba80_0, 0, 12544;
    %vpi_call/w 5 34 "$display", "[CombinationalDone] Loading sample mem %s", P_000001dec1b3bfd0 {0 0 0};
    %vpi_call/w 5 35 "$readmemh", P_000001dec1b3bfd0, v000001dec1dcb6c0 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001dec1dcc700_0, 0, 32;
T_67.0 ;
    %load/vec4 v000001dec1dcc700_0;
    %cmpi/s 784, 0, 32;
    %jmp/0xz T_67.1, 5;
    %ix/getv/s 4, v000001dec1dcc700_0;
    %load/vec4a v000001dec1dcb6c0, 4;
    %load/vec4 v000001dec1dcc700_0;
    %addi 1, 0, 32;
    %muli 16, 0, 32;
    %subi 1, 0, 32;
    %pad/s 34;
    %subi 15, 0, 34;
    %ix/vec4/s 4;
    %store/vec4 v000001dec1dcb3a0_0, 4, 16;
    %load/vec4 v000001dec1dcc700_0;
    %addi 1, 0, 32;
    %store/vec4 v000001dec1dcc700_0, 0, 32;
    %jmp T_67.0;
T_67.1 ;
    %vpi_func 5 42 "$fopen" 32, P_000001dec1b3bf60, "r" {0 0 0};
    %store/vec4 v000001dec1dccb60_0, 0, 32;
    %load/vec4 v000001dec1dccb60_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_67.2, 4;
    %vpi_call/w 5 44 "$fclose", v000001dec1dccb60_0 {0 0 0};
    %vpi_call/w 5 45 "$display", "[CombinationalDone] Loading expected mem %s", P_000001dec1b3bf60 {0 0 0};
    %vpi_call/w 5 46 "$readmemh", P_000001dec1b3bf60, v000001dec1dcd7e0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001dec1dcbb20_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001dec1dcc700_0, 0, 32;
T_67.4 ;
    %load/vec4 v000001dec1dcc700_0;
    %cmpi/s 784, 0, 32;
    %jmp/0xz T_67.5, 5;
    %ix/getv/s 4, v000001dec1dcc700_0;
    %load/vec4a v000001dec1dcd7e0, 4;
    %load/vec4 v000001dec1dcc700_0;
    %addi 1, 0, 32;
    %muli 16, 0, 32;
    %subi 1, 0, 32;
    %pad/s 34;
    %subi 15, 0, 34;
    %ix/vec4/s 4;
    %store/vec4 v000001dec1dcba80_0, 4, 16;
    %load/vec4 v000001dec1dcc700_0;
    %addi 1, 0, 32;
    %store/vec4 v000001dec1dcc700_0, 0, 32;
    %jmp T_67.4;
T_67.5 ;
    %jmp T_67.3;
T_67.2 ;
    %vpi_call/w 5 52 "$display", "[CombinationalDone] Expected mem %s not found, skipping", P_000001dec1b3bf60 {0 0 0};
T_67.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001dec1dcb8a0_0, 0, 1;
    %end;
    .thread T_67;
    .scope S_000001dec1cf0340;
T_68 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001dec1dcc480_0, 0, 1;
    %end;
    .thread T_68;
    .scope S_000001dec1cf0340;
T_69 ;
    %delay 5000, 0;
    %load/vec4 v000001dec1dcc480_0;
    %inv;
    %store/vec4 v000001dec1dcc480_0, 0, 1;
    %jmp T_69;
    .thread T_69;
    .scope S_000001dec1cf0340;
T_70 ;
    %pushi/vec4 0, 0, 1;
    %flag_set/vec4 8;
    %jmp/1 T_70.2, 8;
    %vpi_func 3 191 "$test$plusargs" 32, "dumpvcd" {0 0 0};
    %cmpi/ne 0, 0, 32;
    %flag_or 8, 4;
T_70.2;
    %jmp/0xz  T_70.0, 8;
    %vpi_call/w 3 192 "$display", "[TB] Wave dump ENABLED -> vcd/digit_identifier_tb.vcd" {0 0 0};
    %vpi_call/w 3 193 "$dumpfile", "vcd/digit_identifier_tb.vcd" {0 0 0};
    %vpi_call/w 3 194 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001dec1cf0340 {0 0 0};
    %jmp T_70.1;
T_70.0 ;
    %vpi_call/w 3 196 "$display", "[TB] Wave dump DISABLED (set ENABLE_VCD_DEFAULT=1 or pass +dumpvcd to enable)" {0 0 0};
T_70.1 ;
T_70.3 ;
    %load/vec4 v000001dec1dcd420_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_70.4, 6;
    %wait E_000001dec1d19230;
    %jmp T_70.3;
T_70.4 ;
    %vpi_call/w 3 203 "$display", "[TB] FULL PIPELINE mode: running real generator/discriminator" {0 0 0};
    %vpi_call/w 3 204 "$display", "[TB] Combinational sample ready (expected available = %0b)", v000001dec1dcd560_0 {0 0 0};
    %end;
    .thread T_70;
    .scope S_000001dec1cf0340;
T_71 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001dec1dcb120_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001dec1dcb300_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001dec1dcb260_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001dec1dccc00_0, 0, 32;
    %pushi/vec4 10, 0, 32;
T_71.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_71.1, 5;
    %jmp/1 T_71.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000001dec1d1cdb0;
    %jmp T_71.0;
T_71.1 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001dec1dcb120_0, 0, 1;
T_71.2 ;
    %load/vec4 v000001dec1dcd420_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_71.3, 6;
    %wait E_000001dec1d19230;
    %jmp T_71.2;
T_71.3 ;
    %vpi_call/w 3 218 "$display", "[TB] Sample latched; issuing start pulse next cycle" {0 0 0};
    %wait E_000001dec1d1cdb0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001dec1dcb300_0, 0, 1;
    %wait E_000001dec1d1cdb0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001dec1dcb300_0, 0, 1;
    %vpi_call/w 3 227 "$display", "[TB] Start pulse issued. Monitoring full GAN pipeline (limit=%0d cycles)...", P_000001dec1c836b8 {0 0 0};
    %pushi/vec4 1200000000, 0, 32;
    %store/vec4 v000001dec1dccfc0_0, 0, 32;
    %fork TD_digit_identifier_tb.wait_for_done, S_000001dec1dc6d10;
    %join;
    %vpi_call/w 3 230 "$display", "[TB] gan_comb_top.done observed. Waiting for generated_frame_valid..." {0 0 0};
T_71.4 ;
    %load/vec4 v000001dec1dcbd00_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_71.5, 6;
    %wait E_000001dec1d190b0;
    %jmp T_71.4;
T_71.5 ;
    %vpi_call/w 3 232 "$display", "[TB] generated_frame_valid asserted. Capturing artifacts." {0 0 0};
    %fork TD_digit_identifier_tb.capture_generated_pixels, S_000001dec1dc5410;
    %join;
    %fork TD_digit_identifier_tb.dump_generated_mem, S_000001dec1dc5730;
    %join;
    %fork TD_digit_identifier_tb.maybe_write_expected_snapshot, S_000001dec1dc5be0;
    %join;
    %fork TD_digit_identifier_tb.compute_similarity, S_000001dec1dc66d0;
    %join;
    %fork TD_digit_identifier_tb.validate_against_expected, S_000001dec1dc5f00;
    %join;
    %fork TD_digit_identifier_tb.write_metrics, S_000001dec1dc6ea0;
    %join;
    %load/vec4 v000001dec1dcb800_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_71.6, 8;
    %vpi_call/w 3 241 "$error", "[TB] Discriminator flagged the real sample as fake. Score=%0d", v000001dec1dcd060_0 {0 0 0};
    %vpi_call/w 3 242 "$fatal", 32'sb00000000000000000000000000000001, "Digit identifier test failed on real sample" {0 0 0};
T_71.6 ;
    %vpi_call/w 3 245 "$display", "\012=== Digit Identifier Summary ===" {0 0 0};
    %vpi_call/w 3 246 "$display", "D(fake) score=%0d flag=%0b", v000001dec1dcc020_0, v000001dec1dcc980_0 {0 0 0};
    %vpi_call/w 3 247 "$display", "D(real) score=%0d flag=%0b", v000001dec1dcd060_0, v000001dec1dcb800_0 {0 0 0};
    %vpi_call/w 3 248 "$display", "avg|diff| (Q8.8) = %0d | max|diff| (Q8.8) = %0d", v000001dec1dcb260_0, v000001dec1dccc00_0 {0 0 0};
    %vpi_call/w 3 249 "$display", "Artifacts: %s (frame), %s (metrics)", P_000001dec1c83728, P_000001dec1c836f0 {0 0 0};
    %delay 50000, 0;
    %vpi_call/w 3 252 "$finish" {0 0 0};
    %end;
    .thread T_71;
# The file index is used to find the file name in the following table.
:file_names 24;
    "N/A";
    "<interactive>";
    "-";
    "src/DigitIdentificationTest/digit_identifier_tb.v";
    "src/CombinationalDone/../CombinationalDone/gan_comb_top.v";
    "src/CombinationalDone/../CombinationalDone/combinational_done_block.v";
    "src/top/gan_serial_top.v";
    "src/CombinationalDone/../discriminator/discriminator_pipeline.v";
    "src/CombinationalDone/../layers/layer1_discriminator.v";
    "src/CombinationalDone/../layers/layer2_discriminator.v";
    "src/CombinationalDone/../layers/layer3_discriminator.v";
    "src/layers/pipelined_mac.v";
    "src/CombinationalDone/../fifo/sync_fifo.v";
    "src/CombinationalDone/../interfaces/frame_sampler.v";
    "src/CombinationalDone/../generator/generator_pipeline.v";
    "src/CombinationalDone/../layers/layer1_generator.v";
    "src/CombinationalDone/../layers/layer2_generator.v";
    "src/CombinationalDone/../layers/layer3_generator.v";
    "src/CombinationalDone/../interfaces/pixel_serial_loader.v";
    "src/CombinationalDone/../generator/seed_lfsr_bank.v";
    "src/CombinationalDone/../interfaces/vector_expander.v";
    "src/CombinationalDone/../interfaces/vector_sigmoid.v";
    "src/interfaces/sigmoid_approx.v";
    "src/CombinationalDone/../interfaces/vector_upsampler.v";
