; Top Design: "spacefiber_pll_lib:opamp_buffer_test:schematic"
; Netlisted using Hierarchy Policy: "Standard_ic"

Options ResourceUsage=yes UseNutmegFormat=no EnableOptim=no TopDesignName="spacefiber_pll_lib:opamp_buffer_test:schematic" DcopOutputNodeVoltages=yes DcopOutputPinCurrents=yes DcopOutputAllSweepPoints=no DcopOutputDcopType=0
simulator lang = spectre
global 0 sub!
simulator lang = ads
; Library Name: spacefiber_pll_lib
; Cell Name: OpAmp
; View Name: schematic
define OpAmp ( Vpos  Vneg  Vout  Vdd  Vss ) 
;parameters 
simulator lang = spectre
P6 (Vout N__3 Vdd sub_n) pmos w=48u l=500n ng=48 rfmode=0 ad=0 as=0 pd=0 ps=0 m=2
P5 (N__3 N__3 Vdd sub_n) pmos w=48u l=500n ng=48 rfmode=0 ad=0 as=0 pd=0 ps=0 m=2
N12 (Vout Vneg N__16 sub!) nmos w=2u l=500n ng=2 rfmode=0 ad=0 as=0 pd=0 ps=0 m=2
N11 (N__3 Vpos N__16 sub!) nmos w=2u l=500n ng=2 rfmode=0 ad=0 as=0 pd=0 ps=0 m=2
N10 (N__16 N__28 Vss sub!) nmos w=10u l=500n ng=10 rfmode=0 ad=0 as=0 pd=0 ps=0 m=2
simulator lang = ads
I_Source:SRC1  Vdd N__28 Type="I_DC" Idc=15 uA 
simulator lang = spectre
global 0 sub!
include "C:/Users/leona/Desktop/CIW_ADS/sg25h4_students/tech/spectre/mismatch.scs"
include "C:/Users/leona/Desktop/CIW_ADS/sg25h4_students/tech/spectre/cornerDIO.scs" section=11
include "C:/Users/leona/Desktop/CIW_ADS/sg25h4_students/tech/SG25_MOS/library/spectre/cornerMOS_psp.scs" section=tt
include "C:/Users/leona/Desktop/CIW_ADS/sg25h4_students/tech/SG25H4_HBT/spectre/cornerBIP.scs" section=typ
include "C:/Users/leona/Desktop/CIW_ADS/sg25h4_students/tech/spectre/cornerRES.scs" section=11
include "C:/Users/leona/Desktop/CIW_ADS/sg25h4_students/tech/spectre/cornerCAP.scs" section=11
include "C:/Users/leona/Desktop/CIW_ADS/sg25h4_students/tech/spectre/cornerRCX.scs" section=11
include "C:/Users/leona/Desktop/CIW_ADS/sg25h4_students/tech/spectre/statistics.scs"
include "C:/Users/leona/Desktop/CIW_ADS/sg25h4_students/tech/spectre/SG25H4_parameters.scs"
include "C:/Users/leona/Desktop/CIW_ADS/sg25h4_students/tech/spectre/SG25_passives.lib"
include "C:/Users/leona/Desktop/CIW_ADS/sg25h4_students/tech/spectre/SG25_inductors.lib"
include "C:/Users/leona/Desktop/CIW_ADS/sg25h4_students/tech/spectre/SG25_diodes.lib"
include "C:/Users/leona/Desktop/CIW_ADS/sg25h4_students/tech/spectre/SG25_esd.lib"
N9 (N__28 N__28 Vss sub!) nmos w=10u l=500n ng=10 rfmode=0 ad=0 as=0 pd=0 ps=0 m=2
X3 (sub! 0) ptap1 R=262.847 l=780n w=780n
X5 (Vdd sub_n) ntap1 R=262.847 l=780n w=780n
simulator lang = ads
end OpAmp


Vdd=2.5 V
Vc=1.25 V
Vin=0
fref=156.25 MHz
V_Source:SRC2  Vdd 0 Type="V_DC" Vdc=Vdd SaveCurrent=1 
OpAmp:X3  N__3 Vout Vout Vdd 0 
DC:DC1 StatusLevel=2 DevOpPtLevel=0 UseFiniteDiff=no PrintOpPoint=no Restart=1 \
SweepVar="Vin" SweepPlan="DC1_stim" OutputPlan="DC1_Output" 

SweepPlan: DC1_stim Start=0 Stop=Vdd Step=1 mV 

OutputPlan:DC1_Output \
      Type="Output" \
      UseNodeNestLevel=yes \
      NodeNestLevel=2 \
      NodeName[1]="Vdd" \
      UseEquationNestLevel=yes \
      EquationNestLevel=2 \
      UseSavedEquationNestLevel=yes \
      SavedEquationNestLevel=2 \
      UseDeviceCurrentNestLevel=no \
      DeviceCurrentNestLevel=0 \
      DeviceCurrentDeviceType="All" \
      DeviceCurrentSymSyntax=yes \
      UseCurrentNestLevel=yes \
      CurrentNestLevel=999 \
      UseDeviceVoltageNestLevel=no \
      DeviceVoltageNestLevel=0 \
      DeviceVoltageDeviceType="All"

V_Source:SRC3  N__3 0 Type="V_DC" Vdc=Vin SaveCurrent=1 
