block/TIM_CORE:
  description: Virtual timer for common parts of all timers
  items:
  - name: CR1
    description: control register 1
    byte_offset: 0
    bit_size: 16
    fieldset: CR1_CORE
  - name: DIER
    description: DMA/Interrupt enable register
    byte_offset: 12
    fieldset: DIER_CORE
  - name: SR
    description: status register
    byte_offset: 16
    fieldset: SR_CORE
  - name: EGR
    description: event generation register
    byte_offset: 20
    access: Write
    bit_size: 16
    fieldset: EGR_CORE
  - name: CNT
    description: counter
    byte_offset: 36
    fieldset: CNT_CORE
  - name: PSC
    description: prescaler
    byte_offset: 40
    bit_size: 16
  - name: ARR
    description: auto-reload register
    byte_offset: 44
    fieldset: ARR_CORE

block/TIM_BASIC:
  extends: TIM_CORE
  description: Basic timers
  items:
  - name: CR2
    description: control register 2
    byte_offset: 4
    fieldset: CR2_MMS
  - name: DIER
    description: DMA/Interrupt enable register
    byte_offset: 12
    fieldset: DIER_UPDMA

block/TIM_1CH:
  extends: TIM_CORE
  description: 1-channel timers
  items:
  - name: CR1
    description: control register 1
    byte_offset: 0
    bit_size: 16
    fieldset: CR1_1CH
  - name: DIER
    description: DMA/Interrupt enable register
    byte_offset: 12
    fieldset: DIER_1CH
  - name: SR
    description: status register
    byte_offset: 16
    fieldset: SR_1CH
  - name: EGR
    description: event generation register
    byte_offset: 20
    access: Write
    bit_size: 16
    fieldset: EGR_1CH
  - name: CCMR_Input
    description: capture/compare mode register 1 (input mode)
    array:
      len: 2
      stride: 4
    byte_offset: 24
    fieldset: CCMR_Input_1CH
  - name: CCMR_Output
    description: capture/compare mode register 1 (output mode)
    array:
      len: 2
      stride: 4
    byte_offset: 24
    fieldset: CCMR_Output_1CH
  - name: CCER
    description: capture/compare enable register
    byte_offset: 32
    fieldset: CCER_1CH
  - name: CCR
    description: capture/compare register x (x=1-4)
    array:
      len: 4
      stride: 4
    byte_offset: 52
    fieldset: CCR_1CH
  - name: OR
    description: |-
      Option register 1
      Note: Check Reference Manual to parse this register content
    byte_offset: 80

block/TIM_2CH:
  extends: TIM_1CH
  description: 2-channel timers
  items:
  - name: CR1
    description: control register 1
    byte_offset: 0
    bit_size: 16
    fieldset: CR1_2CH
  - name: CR2
    description: control register 2
    byte_offset: 4
    fieldset: CR2_2CH
  - name: SMCR
    description: slave mode control register
    byte_offset: 8
    fieldset: SMCR_2CH
  - name: DIER
    description: DMA/Interrupt enable register
    byte_offset: 12
    fieldset: DIER_2CH
  - name: SR
    description: status register
    byte_offset: 16
    fieldset: SR_2CH
  - name: EGR
    description: event generation register
    byte_offset: 20
    access: Write
    bit_size: 16
    fieldset: EGR_2CH

block/TIM_4CH:
  extends: TIM_2CH
  description: General purpose 16-bit timers
  items:
  - name: CR1
    description: control register 1
    byte_offset: 0
    bit_size: 16
    fieldset: CR1_4CH
  - name: CR2
    description: control register 2
    byte_offset: 4
    fieldset: CR2_TRIGDMA
  - name: SMCR
    description: slave mode control register
    byte_offset: 8
    fieldset: SMCR_4CH
  - name: DIER
    description: DMA/Interrupt enable register
    byte_offset: 12
    fieldset: DIER_4CH
  - name: SR
    description: status register
    byte_offset: 16
    fieldset: SR_4CH
  - name: CCMR_Output
    description: capture/compare mode register 1-2 (output mode)
    array:
      len: 2
      stride: 4
    byte_offset: 24
    fieldset: CCMR_Output_4CH
  - name: DCR
    description: DMA control register
    byte_offset: 72
    fieldset: DCR_CCDMA
  - name: DMAR
    description: DMA address for full transfer
    byte_offset: 76

# CR1 register
fieldset/CR1_CORE:
  description: control register 1
  fields:
  - name: CEN
    description: Counter enable
    bit_offset: 0
    bit_size: 1
  - name: UDIS
    description: Update disable
    bit_offset: 1
    bit_size: 1
  - name: URS
    description: Update request source
    bit_offset: 2
    bit_size: 1
    enum: URS
  - name: OPM
    description: One-pulse mode enbaled
    bit_offset: 3
    bit_size: 1
  - name: ARPE
    description: Auto-reload preload enable
    bit_offset: 7
    bit_size: 1
fieldset/CR1_1CH:
  extends: CR1_CORE
  description: control register 1
  fields:
  - name: CKD
    description: Clock division
    bit_offset: 8
    bit_size: 2
    enum: CKD
fieldset/CR1_2CH:
  extends: CR1_1CH
  description: control register 1
  fields:
  - name: DIR
    description: Direction
    bit_offset: 4
    bit_size: 1
    enum: DIR
  - name: CMS
    description: Center-aligned mode selection
    bit_offset: 5
    bit_size: 2
    enum: CMS
fieldset/CR1_4CH:
  extends: CR1_2CH
  description: control register 1
  fields: []

# CR2 register
fieldset/CR2_MMS:
  description: control register 2
  fields:
  - name: MMS
    description: Master mode selection
    bit_offset: 4
    bit_size: 3
    enum: MMS
fieldset/CR2_2CH:
  extends: CR2_MMS
  description: control register 2
  fields: []
fieldset/CR2_CCDMA:
  description: control register 2
  fields:
  - name: CCDS
    description: Capture/compare DMA selection
    bit_offset: 3
    bit_size: 1
    enum: CCDS
fieldset/CR2_TRIGDMA:
  extends: CR2_CCDMA
  description: control register 2
  fields:
  - name: MMS
    description: Master mode selection
    bit_offset: 4
    bit_size: 3
    enum: MMS
  - name: TI1S
    description: TI1 selection
    bit_offset: 7
    bit_size: 1
    enum: TI1S

# SMCR register
fieldset/SMCR_2CH:
  description: slave mode control register
  fields:
  - name: SMS
    description: Slave mode selection
    bit_offset: 0
    bit_size: 3
    enum: SMS
  - name: TS
    description: Trigger selection
    bit_offset: 4
    bit_size: 3
    enum: TS
  - name: MSM
    description: Master/Slave mode
    bit_offset: 7
    bit_size: 1
    enum: MSM
  - name: ETF
    description: External trigger filter
    bit_offset: 8
    bit_size: 4
    enum: FilterValue
  - name: ETPS
    description: External trigger prescaler
    bit_offset: 12
    bit_size: 2
    enum: ETPS
  - name: ECE
    description: External clock mode 2 enable
    bit_offset: 14
    bit_size: 1
  - name: ETP
    description: External trigger polarity
    bit_offset: 15
    bit_size: 1
    enum: ETP
fieldset/SMCR_TRIGDMA:
  extends: SMCR_2CH
  description: slave mode control register
  fields: []
fieldset/SMCR_4CH:
  extends: SMCR_TRIGDMA
  description: slave mode control register
  fields: []

# DIER register
fieldset/DIER_CORE:
  description: DMA/Interrupt enable register
  fields:
  - name: UIE
    description: Update interrupt enable
    bit_offset: 0
    bit_size: 1
fieldset/DIER_UPDMA:
  extends: DIER_CORE
  description: DMA/Interrupt enable register
  fields:
  - name: UDE
    description: Update DMA request enable
    bit_offset: 8
    bit_size: 1
fieldset/DIER_1CH:
  extends: DIER_CORE
  description: DMA/Interrupt enable register
  fields:
  - name: CCIE
    description: Capture/Compare x (x=1-4) interrupt enable
    bit_offset: 1
    bit_size: 1
    array:
      len: 4
      stride: 1
fieldset/DIER_2CH:
  extends: DIER_1CH
  description: DMA/Interrupt enable register
  fields:
  - name: TIE
    description: Trigger interrupt enable
    bit_offset: 6
    bit_size: 1
fieldset/DIER_CCDMA:
  extends: DIER_1CH
  description: DMA/Interrupt enable register
  fields:
  - name: CCDE
    description: Capture/Compare x (x=1-4) DMA request enable
    bit_offset: 9
    bit_size: 1
    array:
      len: 4
      stride: 1
fieldset/DIER_TRIGDMA:
  extends: DIER_CCDMA
  description: DMA/Interrupt enable register
  fields:
  - name: TDE
    description: Trigger DMA request enable
    bit_offset: 14
    bit_size: 1
fieldset/DIER_4CH:
  extends: DIER_TRIGDMA
  description: DMA/Interrupt enable register
  fields: []

# SR register
fieldset/SR_CORE:
  description: status register
  fields:
  - name: UIF
    description: Update interrupt flag
    bit_offset: 0
    bit_size: 1
fieldset/SR_1CH:
  extends: SR_CORE
  description: status register
  fields:
  - name: CCIF
    description: Capture/compare x (x=1-4) interrupt flag
    bit_offset: 1
    bit_size: 1
    array:
      len: 4
      stride: 1
  - name: CCOF
    description: Capture/Compare x (x=1-4) overcapture flag
    bit_offset: 9
    bit_size: 1
    array:
      len: 4
      stride: 1
fieldset/SR_2CH:
  extends: SR_1CH
  description: status register
  fields:
  - name: TIF
    description: Trigger interrupt flag
    bit_offset: 6
    bit_size: 1
fieldset/SR_4CH:
  extends: SR_2CH
  description: status register
  fields: []

# EGR register
fieldset/EGR_CORE:
  description: event generation register
  fields:
  - name: UG
    description: Update generation
    bit_offset: 0
    bit_size: 1
fieldset/EGR_1CH:
  extends: EGR_CORE
  description: event generation register
  fields:
  - name: CCG
    description: Capture/compare x (x=1-4) generation
    bit_offset: 1
    bit_size: 1
    array:
      len: 4
      stride: 1
fieldset/EGR_2CH:
  extends: EGR_1CH
  description: event generation register
  fields:
  - name: TG
    description: Trigger generation
    bit_offset: 6
    bit_size: 1

# CCMR register
fieldset/CCMR_Input_1CH:
  description: capture/compare mode register (input mode)
  fields:
  - name: CCS
    description: Capture/Compare y selection
    bit_offset: 0
    bit_size: 2
    array:
      len: 2
      stride: 8
    enum: CCMR_Input_CCS
  - name: ICPSC
    description: Input capture y prescaler
    bit_offset: 2
    bit_size: 2
    array:
      len: 2
      stride: 8
  - name: ICF
    description: Input capture y filter
    bit_offset: 4
    bit_size: 4
    array:
      len: 2
      stride: 8
    enum: FilterValue
fieldset/CCMR_Output_1CH:
  description: capture/compare mode register (output mode)
  fields:
  - name: CCS
    description: Capture/Compare y selection
    bit_offset: 0
    bit_size: 2
    array:
      len: 2
      stride: 8
    enum: CCMR_Output_CCS
  - name: OCFE
    description: Output compare y fast enable
    bit_offset: 2
    bit_size: 1
    array:
      len: 2
      stride: 8
  - name: OCPE
    description: Output compare y preload enable
    bit_offset: 3
    bit_size: 1
    array:
      len: 2
      stride: 8
  - name: OCM
    description: Output compare y mode
    bit_offset: 4
    bit_size: 3
    array:
      len: 2
      stride: 8
    enum: OCM
fieldset/CCMR_Output_4CH:
  extends: CCMR_Output_1CH
  description: capture/compare mode register (output mode)
  fields:
  - name: OCCE
    description: Output compare y clear enable
    bit_offset: 7
    bit_size: 1
    array:
      len: 2
      stride: 8

# CCER register
fieldset/CCER_1CH:
  description: capture/compare enable register
  fields:
  - name: CCE
    description: Capture/Compare x (x=1-4) output enable
    bit_offset: 0
    bit_size: 1
    array:
      len: 4
      stride: 4
  - name: CCP
    description: Capture/Compare x (x=1-4) output Polarity
    bit_offset: 1
    bit_size: 1
    array:
      len: 4
      stride: 4
  - name: CCNP
    description: Capture/Compare x (x=1-4) output Polarity
    bit_offset: 3
    bit_size: 1
    array:
      len: 4
      stride: 4

# CNT register
fieldset/CNT_CORE:
  description: counter
  fields:
  - name: CNT
    description: counter value
    bit_offset: 0
    bit_size: 16
  - name: UIFCPY
    description: UIF copy
    bit_offset: 31
    bit_size: 1

# ARR register
fieldset/ARR_CORE:
  description: auto-reload register
  fields:
  - name: ARR
    description: Auto-reload value
    bit_offset: 0
    bit_size: 16

# CCR register
fieldset/CCR_1CH:
  description: capture/compare register x (x=1-4,6)
  fields:
  - name: CCR
    description: capture/compare x (x=1-4,6) value
    bit_offset: 0
    bit_size: 16

# DCR register
fieldset/DCR_CCDMA:
  description: DMA control register
  fields:
  - name: DBA
    description: DMA base address
    bit_offset: 0
    bit_size: 5
  - name: DBL
    description: DMA burst length
    bit_offset: 8
    bit_size: 5

enum/CCDS:
  bit_size: 1
  variants:
  - name: OnCompare
    description: CCx DMA request sent when CCx event occurs
    value: 0
  - name: OnUpdate
    description: CCx DMA request sent when update event occurs
    value: 1
enum/CCMR_Input_CCS:
  bit_size: 2
  variants:
  - name: TI4
    description: 'CCx channel is configured as input, normal mapping: ICx mapped to TIx'
    value: 1
  - name: TI3
    description: CCx channel is configured as input, alternate mapping (switches 1 with 2, 3 with 4)
    value: 2
  - name: TRC
    description: CCx channel is configured as input, ICx is mapped on TRC
    value: 3
enum/CCMR_Output_CCS:
  bit_size: 2
  variants:
  - name: Output
    description: CCx channel is configured as output
    value: 0
enum/CKD:
  bit_size: 2
  variants:
  - name: Div1
    description: t_DTS = t_CK_INT
    value: 0
  - name: Div2
    description: t_DTS = 2 × t_CK_INT
    value: 1
  - name: Div4
    description: t_DTS = 4 × t_CK_INT
    value: 2
enum/CMS:
  bit_size: 2
  variants:
  - name: EdgeAligned
    description: The counter counts up or down depending on the direction bit
    value: 0
  - name: CenterAligned1
    description: The counter counts up and down alternatively. Output compare interrupt flags are set only when the counter is counting down.
    value: 1
  - name: CenterAligned2
    description: The counter counts up and down alternatively. Output compare interrupt flags are set only when the counter is counting up.
    value: 2
  - name: CenterAligned3
    description: The counter counts up and down alternatively. Output compare interrupt flags are set both when the counter is counting up or down.
    value: 3
enum/DIR:
  bit_size: 1
  variants:
  - name: Up
    description: Counter used as upcounter
    value: 0
  - name: Down
    description: Counter used as downcounter
    value: 1
enum/ETP:
  bit_size: 1
  variants:
  - name: NotInverted
    description: ETR is noninverted, active at high level or rising edge
    value: 0
  - name: Inverted
    description: ETR is inverted, active at low level or falling edge
    value: 1
enum/ETPS:
  bit_size: 2
  variants:
  - name: Div1
    description: Prescaler OFF
    value: 0
  - name: Div2
    description: ETRP frequency divided by 2
    value: 1
  - name: Div4
    description: ETRP frequency divided by 4
    value: 2
  - name: Div8
    description: ETRP frequency divided by 8
    value: 3
enum/FilterValue:
  bit_size: 4
  variants:
  - name: NoFilter
    description: No filter, sampling is done at fDTS
    value: 0
  - name: FCK_INT_N2
    description: fSAMPLING=fCK_INT, N=2
    value: 1
  - name: FCK_INT_N4
    description: fSAMPLING=fCK_INT, N=4
    value: 2
  - name: FCK_INT_N8
    description: fSAMPLING=fCK_INT, N=8
    value: 3
  - name: FDTS_Div2_N6
    description: fSAMPLING=fDTS/2, N=6
    value: 4
  - name: FDTS_Div2_N8
    description: fSAMPLING=fDTS/2, N=8
    value: 5
  - name: FDTS_Div4_N6
    description: fSAMPLING=fDTS/4, N=6
    value: 6
  - name: FDTS_Div4_N8
    description: fSAMPLING=fDTS/4, N=8
    value: 7
  - name: FDTS_Div8_N6
    description: fSAMPLING=fDTS/8, N=6
    value: 8
  - name: FDTS_Div8_N8
    description: fSAMPLING=fDTS/8, N=8
    value: 9
  - name: FDTS_Div16_N5
    description: fSAMPLING=fDTS/16, N=5
    value: 10
  - name: FDTS_Div16_N6
    description: fSAMPLING=fDTS/16, N=6
    value: 11
  - name: FDTS_Div16_N8
    description: fSAMPLING=fDTS/16, N=8
    value: 12
  - name: FDTS_Div32_N5
    description: fSAMPLING=fDTS/32, N=5
    value: 13
  - name: FDTS_Div32_N6
    description: fSAMPLING=fDTS/32, N=6
    value: 14
  - name: FDTS_Div32_N8
    description: fSAMPLING=fDTS/32, N=8
    value: 15
enum/MMS:
  bit_size: 3
  variants:
  - name: Reset
    description: The UG bit from the TIMx_EGR register is used as trigger output
    value: 0
  - name: Enable
    description: The counter enable signal, CNT_EN, is used as trigger output
    value: 1
  - name: Update
    description: The update event is selected as trigger output
    value: 2
  - name: ComparePulse
    description: The trigger output send a positive pulse when the CC1IF flag it to be set, as soon as a capture or a compare match occurred
    value: 3
  - name: CompareOC1
    description: OC1REF signal is used as trigger output
    value: 4
  - name: CompareOC2
    description: OC2REF signal is used as trigger output
    value: 5
  - name: CompareOC3
    description: OC3REF signal is used as trigger output
    value: 6
  - name: CompareOC4
    description: OC4REF signal is used as trigger output
    value: 7
enum/MSM:
  bit_size: 1
  variants:
  - name: NoSync
    description: No action
    value: 0
  - name: Sync
    description: The effect of an event on the trigger input (TRGI) is delayed to allow a perfect synchronization between the current timer and its slaves (through TRGO). It is useful if we want to synchronize several timers on a single external event.
    value: 1
enum/OCM:
  bit_size: 3
  variants:
  - name: Frozen
    description: The comparison between the output compare register TIMx_CCRy and the counter TIMx_CNT has no effect on the outputs
    value: 0
  - name: ActiveOnMatch
    description: Set channel to active level on match. OCyREF signal is forced high when the counter matches the capture/compare register
    value: 1
  - name: InactiveOnMatch
    description: Set channel to inactive level on match. OCyREF signal is forced low when the counter matches the capture/compare register
    value: 2
  - name: Toggle
    description: OCyREF toggles when TIMx_CNT=TIMx_CCRy
    value: 3
  - name: ForceInactive
    description: OCyREF is forced low
    value: 4
  - name: ForceActive
    description: OCyREF is forced high
    value: 5
  - name: PwmMode1
    description: In upcounting, channel is active as long as TIMx_CNT<TIMx_CCRy else inactive. In downcounting, channel is inactive as long as TIMx_CNT>TIMx_CCRy else active
    value: 6
  - name: PwmMode2
    description: Inversely to PwmMode1
    value: 7
enum/SMS:
  bit_size: 3
  variants:
  - name: Disabled
    description: Slave mode disabled - if CEN = '1' then the prescaler is clocked directly by the internal clock.
    value: 0
  - name: Encoder_Mode_1
    description: Encoder mode 1 - Counter counts up/down on TI2FP1 edge depending on TI1FP2 level.
    value: 1
  - name: Encoder_Mode_2
    description: Encoder mode 2 - Counter counts up/down on TI1FP2 edge depending on TI2FP1 level.
    value: 2
  - name: Encoder_Mode_3
    description: Encoder mode 3 - Counter counts up/down on both TI1FP1 and TI2FP2 edges depending on the level of the other input.
    value: 3
  - name: Reset_Mode
    description: Reset Mode - Rising edge of the selected trigger input (TRGI) reinitializes the counter and generates an update of the registers.
    value: 4
  - name: Gated_Mode
    description: Gated Mode - The counter clock is enabled when the trigger input (TRGI) is high. The counter stops (but is not reset) as soon as the trigger becomes low. Both start and stop of the counter are controlled.
    value: 5
  - name: Trigger_Mode
    description: Trigger Mode - The counter starts at a rising edge of the trigger TRGI (but it is not reset). Only the start of the counter is controlled.
    value: 6
  - name: Ext_Clock_Mode
    description: External Clock Mode 1 - Rising edges of the selected trigger (TRGI) clock the counter.
    value: 7
enum/TI1S:
  bit_size: 1
  variants:
  - name: Normal
    description: The TIMx_CH1 pin is connected to TI1 input
    value: 0
  - name: XOR
    description: The TIMx_CH1, CH2, CH3 pins are connected to TI1 input
    value: 1
enum/TS:
  bit_size: 3
  variants:
  - name: ITR0
    description: Internal Trigger 0 (ITR0)
    value: 0
  - name: ITR1
    description: Internal Trigger 1 (ITR1)
    value: 1
  - name: ITR2
    description: Internal Trigger 2 (ITR2)
    value: 2
  - name: ITR3
    description: Internal Trigger 3 (ITR3)
    value: 3
  - name: TI1F_ED
    description: TI1 Edge Detector (TI1F_ED)
    value: 4
  - name: TI1FP1
    description: Filtered Timer Input 1 (TI1FP1)
    value: 5
  - name: TI2FP2
    description: Filtered Timer Input 2 (TI2FP2)
    value: 6
  - name: ETRF
    description: External Trigger input (ETRF)
    value: 7
enum/URS:
  bit_size: 1
  variants:
  - name: AnyEvent
    description: Any of counter overflow/underflow, setting UG, or update through slave mode, generates an update interrupt or DMA request
    value: 0
  - name: CounterOnly
    description: Only counter overflow/underflow generates an update interrupt or DMA request
    value: 1
