;buildInfoPackage: chisel3, version: 3.1.6, scalaVersion: 2.12.4, sbtVersion: 1.1.1, builtAtString: 2018-12-21 23:41:18.566, builtAtMillis: 1545435678566
circuit NV_NVDLA_CMAC_CORE_rt_out : 
  module NV_NVDLA_CMAC_CORE_rt_out : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip nvdla_core_clk : Clock, flip out_data : UInt<23>[1], flip out_mask : UInt<1>[1], flip out_pd : UInt<9>, flip out_pvld : UInt<1>, mac2accu_data : UInt<23>[1], mac2accu_mask : UInt<1>[1], mac2accu_pd : UInt<9>, mac2accu_pvld : UInt<1>, dp2reg_done : UInt<1>}
    
    wire _T_66 : UInt<1> @[NV_NVDLA_CMAC_CORE_rt_out.scala 55:29]
    reg _T_69 : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[NV_NVDLA_CMAC_CORE_rt_out.scala 56:67]
    reg _T_72 : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[NV_NVDLA_CMAC_CORE_rt_out.scala 56:67]
    wire _T_76 : UInt<1>[1] @[NV_NVDLA_CMAC_CORE_rt_out.scala 58:29]
    wire _T_84 : UInt<1>[1] @[NV_NVDLA_CMAC_CORE_rt_out.scala 59:75]
    _T_84[0] <= UInt<1>("h00") @[NV_NVDLA_CMAC_CORE_rt_out.scala 59:75]
    reg _T_94 : UInt<1>[1], clock with : (reset => (reset, _T_84)) @[NV_NVDLA_CMAC_CORE_rt_out.scala 59:67]
    wire _T_106 : UInt<1>[1] @[NV_NVDLA_CMAC_CORE_rt_out.scala 59:75]
    _T_106[0] <= UInt<1>("h00") @[NV_NVDLA_CMAC_CORE_rt_out.scala 59:75]
    reg _T_116 : UInt<1>[1], clock with : (reset => (reset, _T_106)) @[NV_NVDLA_CMAC_CORE_rt_out.scala 59:67]
    wire _T_125 : UInt<9> @[NV_NVDLA_CMAC_CORE_rt_out.scala 61:27]
    reg _T_128 : UInt<9>, clock with : (reset => (reset, UInt<9>("h00"))) @[NV_NVDLA_CMAC_CORE_rt_out.scala 62:65]
    reg _T_131 : UInt<9>, clock with : (reset => (reset, UInt<9>("h00"))) @[NV_NVDLA_CMAC_CORE_rt_out.scala 62:65]
    wire _T_135 : UInt<23>[1] @[retiming.scala 9:60]
    reg _T_139 : UInt<23>[1], clock @[retiming.scala 9:92]
    reg _T_143 : UInt<23>[1], clock @[retiming.scala 9:92]
    wire _T_148 : UInt<1> @[NV_NVDLA_CMAC_CORE_rt_out.scala 66:29]
    reg _T_151 : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[NV_NVDLA_CMAC_CORE_rt_out.scala 67:67]
    reg _T_154 : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[NV_NVDLA_CMAC_CORE_rt_out.scala 67:67]
    _T_66 <= io.out_pvld @[NV_NVDLA_CMAC_CORE_rt_out.scala 69:22]
    _T_76[0] <= io.out_mask[0] @[NV_NVDLA_CMAC_CORE_rt_out.scala 70:22]
    _T_125 <= io.out_pd @[NV_NVDLA_CMAC_CORE_rt_out.scala 71:20]
    _T_135[0] <= io.out_data[0] @[NV_NVDLA_CMAC_CORE_rt_out.scala 72:22]
    node _T_155 = bits(io.out_pd, 8, 8) @[NV_NVDLA_CMAC_CORE_rt_out.scala 74:34]
    node _T_156 = bits(io.out_pd, 6, 6) @[NV_NVDLA_CMAC_CORE_rt_out.scala 74:88]
    node _T_157 = and(_T_155, _T_156) @[NV_NVDLA_CMAC_CORE_rt_out.scala 74:78]
    node _T_158 = and(_T_157, io.out_pvld) @[NV_NVDLA_CMAC_CORE_rt_out.scala 74:133]
    _T_148 <= _T_158 @[NV_NVDLA_CMAC_CORE_rt_out.scala 74:22]
    _T_69 <= _T_66 @[NV_NVDLA_CMAC_CORE_rt_out.scala 79:28]
    _T_94[0] <= _T_76[0] @[NV_NVDLA_CMAC_CORE_rt_out.scala 80:28]
    when _T_66 : @[NV_NVDLA_CMAC_CORE_rt_out.scala 81:31]
      _T_128 <= _T_125 @[NV_NVDLA_CMAC_CORE_rt_out.scala 82:30]
      skip @[NV_NVDLA_CMAC_CORE_rt_out.scala 81:31]
    when _T_76[0] : @[NV_NVDLA_CMAC_CORE_rt_out.scala 85:38]
      _T_139[0] <= _T_135[0] @[NV_NVDLA_CMAC_CORE_rt_out.scala 86:39]
      skip @[NV_NVDLA_CMAC_CORE_rt_out.scala 85:38]
    _T_151 <= _T_148 @[NV_NVDLA_CMAC_CORE_rt_out.scala 89:28]
    _T_72 <= _T_69 @[NV_NVDLA_CMAC_CORE_rt_out.scala 79:28]
    _T_116[0] <= _T_94[0] @[NV_NVDLA_CMAC_CORE_rt_out.scala 80:28]
    when _T_69 : @[NV_NVDLA_CMAC_CORE_rt_out.scala 81:31]
      _T_131 <= _T_128 @[NV_NVDLA_CMAC_CORE_rt_out.scala 82:30]
      skip @[NV_NVDLA_CMAC_CORE_rt_out.scala 81:31]
    when _T_94[0] : @[NV_NVDLA_CMAC_CORE_rt_out.scala 85:38]
      _T_143[0] <= _T_139[0] @[NV_NVDLA_CMAC_CORE_rt_out.scala 86:39]
      skip @[NV_NVDLA_CMAC_CORE_rt_out.scala 85:38]
    _T_154 <= _T_151 @[NV_NVDLA_CMAC_CORE_rt_out.scala 89:28]
    io.mac2accu_pvld <= _T_72 @[NV_NVDLA_CMAC_CORE_rt_out.scala 92:22]
    io.mac2accu_mask[0] <= _T_116[0] @[NV_NVDLA_CMAC_CORE_rt_out.scala 93:22]
    io.mac2accu_pd <= _T_131 @[NV_NVDLA_CMAC_CORE_rt_out.scala 94:20]
    io.mac2accu_data[0] <= _T_143[0] @[NV_NVDLA_CMAC_CORE_rt_out.scala 95:22]
    io.dp2reg_done <= _T_154 @[NV_NVDLA_CMAC_CORE_rt_out.scala 97:20]
    
