/home/vrion/rust_4motor_firmware/target/debug/deps/stm32_metapac-a0b23b50ba0d6ba3.d: /home/vrion/.cargo/git/checkouts/stm32-data-generated-a5ed3f1859eb8323/9b8fb67/stm32-metapac/src/lib.rs /home/vrion/.cargo/git/checkouts/stm32-data-generated-a5ed3f1859eb8323/9b8fb67/stm32-metapac/src/common.rs /home/vrion/.cargo/git/checkouts/stm32-data-generated-a5ed3f1859eb8323/9b8fb67/stm32-metapac/src/../README.md /home/vrion/.cargo/git/checkouts/stm32-data-generated-a5ed3f1859eb8323/9b8fb67/stm32-metapac/src/metadata.rs /home/vrion/.cargo/git/checkouts/stm32-data-generated-a5ed3f1859eb8323/9b8fb67/stm32-metapac/src/chips/stm32f411ce/metadata.rs /home/vrion/.cargo/git/checkouts/stm32-data-generated-a5ed3f1859eb8323/9b8fb67/stm32-metapac/src/chips/stm32f411ce/../metadata_0185.rs /home/vrion/.cargo/git/checkouts/stm32-data-generated-a5ed3f1859eb8323/9b8fb67/stm32-metapac/src/chips/stm32f411ce/../../registers/adc_v2.rs /home/vrion/.cargo/git/checkouts/stm32-data-generated-a5ed3f1859eb8323/9b8fb67/stm32-metapac/src/chips/stm32f411ce/../../registers/adccommon_v2.rs /home/vrion/.cargo/git/checkouts/stm32-data-generated-a5ed3f1859eb8323/9b8fb67/stm32-metapac/src/chips/stm32f411ce/../../registers/crc_v1.rs /home/vrion/.cargo/git/checkouts/stm32-data-generated-a5ed3f1859eb8323/9b8fb67/stm32-metapac/src/chips/stm32f411ce/../../registers/dbgmcu_f4.rs /home/vrion/.cargo/git/checkouts/stm32-data-generated-a5ed3f1859eb8323/9b8fb67/stm32-metapac/src/chips/stm32f411ce/../../registers/dma_v2.rs /home/vrion/.cargo/git/checkouts/stm32-data-generated-a5ed3f1859eb8323/9b8fb67/stm32-metapac/src/chips/stm32f411ce/../../registers/exti_v1.rs /home/vrion/.cargo/git/checkouts/stm32-data-generated-a5ed3f1859eb8323/9b8fb67/stm32-metapac/src/chips/stm32f411ce/../../registers/flash_f4.rs /home/vrion/.cargo/git/checkouts/stm32-data-generated-a5ed3f1859eb8323/9b8fb67/stm32-metapac/src/chips/stm32f411ce/../../registers/gpio_v2.rs /home/vrion/.cargo/git/checkouts/stm32-data-generated-a5ed3f1859eb8323/9b8fb67/stm32-metapac/src/chips/stm32f411ce/../../registers/i2c_v1.rs /home/vrion/.cargo/git/checkouts/stm32-data-generated-a5ed3f1859eb8323/9b8fb67/stm32-metapac/src/chips/stm32f411ce/../../registers/iwdg_v1.rs /home/vrion/.cargo/git/checkouts/stm32-data-generated-a5ed3f1859eb8323/9b8fb67/stm32-metapac/src/chips/stm32f411ce/../../registers/otg_v1.rs /home/vrion/.cargo/git/checkouts/stm32-data-generated-a5ed3f1859eb8323/9b8fb67/stm32-metapac/src/chips/stm32f411ce/../../registers/pwr_f4.rs /home/vrion/.cargo/git/checkouts/stm32-data-generated-a5ed3f1859eb8323/9b8fb67/stm32-metapac/src/chips/stm32f411ce/../../registers/rcc_f4.rs /home/vrion/.cargo/git/checkouts/stm32-data-generated-a5ed3f1859eb8323/9b8fb67/stm32-metapac/src/chips/stm32f411ce/../../registers/rtc_v2_f4.rs /home/vrion/.cargo/git/checkouts/stm32-data-generated-a5ed3f1859eb8323/9b8fb67/stm32-metapac/src/chips/stm32f411ce/../../registers/sdmmc_v1.rs /home/vrion/.cargo/git/checkouts/stm32-data-generated-a5ed3f1859eb8323/9b8fb67/stm32-metapac/src/chips/stm32f411ce/../../registers/spi_v2_i2s.rs /home/vrion/.cargo/git/checkouts/stm32-data-generated-a5ed3f1859eb8323/9b8fb67/stm32-metapac/src/chips/stm32f411ce/../../registers/syscfg_f4.rs /home/vrion/.cargo/git/checkouts/stm32-data-generated-a5ed3f1859eb8323/9b8fb67/stm32-metapac/src/chips/stm32f411ce/../../registers/timer_v1.rs /home/vrion/.cargo/git/checkouts/stm32-data-generated-a5ed3f1859eb8323/9b8fb67/stm32-metapac/src/chips/stm32f411ce/../../registers/uid_v1.rs /home/vrion/.cargo/git/checkouts/stm32-data-generated-a5ed3f1859eb8323/9b8fb67/stm32-metapac/src/chips/stm32f411ce/../../registers/usart_v2.rs /home/vrion/.cargo/git/checkouts/stm32-data-generated-a5ed3f1859eb8323/9b8fb67/stm32-metapac/src/chips/stm32f411ce/../../registers/wwdg_v1.rs /home/vrion/.cargo/git/checkouts/stm32-data-generated-a5ed3f1859eb8323/9b8fb67/stm32-metapac/src/all_chips.rs /home/vrion/.cargo/git/checkouts/stm32-data-generated-a5ed3f1859eb8323/9b8fb67/stm32-metapac/src/all_peripheral_versions.rs

/home/vrion/rust_4motor_firmware/target/debug/deps/libstm32_metapac-a0b23b50ba0d6ba3.rlib: /home/vrion/.cargo/git/checkouts/stm32-data-generated-a5ed3f1859eb8323/9b8fb67/stm32-metapac/src/lib.rs /home/vrion/.cargo/git/checkouts/stm32-data-generated-a5ed3f1859eb8323/9b8fb67/stm32-metapac/src/common.rs /home/vrion/.cargo/git/checkouts/stm32-data-generated-a5ed3f1859eb8323/9b8fb67/stm32-metapac/src/../README.md /home/vrion/.cargo/git/checkouts/stm32-data-generated-a5ed3f1859eb8323/9b8fb67/stm32-metapac/src/metadata.rs /home/vrion/.cargo/git/checkouts/stm32-data-generated-a5ed3f1859eb8323/9b8fb67/stm32-metapac/src/chips/stm32f411ce/metadata.rs /home/vrion/.cargo/git/checkouts/stm32-data-generated-a5ed3f1859eb8323/9b8fb67/stm32-metapac/src/chips/stm32f411ce/../metadata_0185.rs /home/vrion/.cargo/git/checkouts/stm32-data-generated-a5ed3f1859eb8323/9b8fb67/stm32-metapac/src/chips/stm32f411ce/../../registers/adc_v2.rs /home/vrion/.cargo/git/checkouts/stm32-data-generated-a5ed3f1859eb8323/9b8fb67/stm32-metapac/src/chips/stm32f411ce/../../registers/adccommon_v2.rs /home/vrion/.cargo/git/checkouts/stm32-data-generated-a5ed3f1859eb8323/9b8fb67/stm32-metapac/src/chips/stm32f411ce/../../registers/crc_v1.rs /home/vrion/.cargo/git/checkouts/stm32-data-generated-a5ed3f1859eb8323/9b8fb67/stm32-metapac/src/chips/stm32f411ce/../../registers/dbgmcu_f4.rs /home/vrion/.cargo/git/checkouts/stm32-data-generated-a5ed3f1859eb8323/9b8fb67/stm32-metapac/src/chips/stm32f411ce/../../registers/dma_v2.rs /home/vrion/.cargo/git/checkouts/stm32-data-generated-a5ed3f1859eb8323/9b8fb67/stm32-metapac/src/chips/stm32f411ce/../../registers/exti_v1.rs /home/vrion/.cargo/git/checkouts/stm32-data-generated-a5ed3f1859eb8323/9b8fb67/stm32-metapac/src/chips/stm32f411ce/../../registers/flash_f4.rs /home/vrion/.cargo/git/checkouts/stm32-data-generated-a5ed3f1859eb8323/9b8fb67/stm32-metapac/src/chips/stm32f411ce/../../registers/gpio_v2.rs /home/vrion/.cargo/git/checkouts/stm32-data-generated-a5ed3f1859eb8323/9b8fb67/stm32-metapac/src/chips/stm32f411ce/../../registers/i2c_v1.rs /home/vrion/.cargo/git/checkouts/stm32-data-generated-a5ed3f1859eb8323/9b8fb67/stm32-metapac/src/chips/stm32f411ce/../../registers/iwdg_v1.rs /home/vrion/.cargo/git/checkouts/stm32-data-generated-a5ed3f1859eb8323/9b8fb67/stm32-metapac/src/chips/stm32f411ce/../../registers/otg_v1.rs /home/vrion/.cargo/git/checkouts/stm32-data-generated-a5ed3f1859eb8323/9b8fb67/stm32-metapac/src/chips/stm32f411ce/../../registers/pwr_f4.rs /home/vrion/.cargo/git/checkouts/stm32-data-generated-a5ed3f1859eb8323/9b8fb67/stm32-metapac/src/chips/stm32f411ce/../../registers/rcc_f4.rs /home/vrion/.cargo/git/checkouts/stm32-data-generated-a5ed3f1859eb8323/9b8fb67/stm32-metapac/src/chips/stm32f411ce/../../registers/rtc_v2_f4.rs /home/vrion/.cargo/git/checkouts/stm32-data-generated-a5ed3f1859eb8323/9b8fb67/stm32-metapac/src/chips/stm32f411ce/../../registers/sdmmc_v1.rs /home/vrion/.cargo/git/checkouts/stm32-data-generated-a5ed3f1859eb8323/9b8fb67/stm32-metapac/src/chips/stm32f411ce/../../registers/spi_v2_i2s.rs /home/vrion/.cargo/git/checkouts/stm32-data-generated-a5ed3f1859eb8323/9b8fb67/stm32-metapac/src/chips/stm32f411ce/../../registers/syscfg_f4.rs /home/vrion/.cargo/git/checkouts/stm32-data-generated-a5ed3f1859eb8323/9b8fb67/stm32-metapac/src/chips/stm32f411ce/../../registers/timer_v1.rs /home/vrion/.cargo/git/checkouts/stm32-data-generated-a5ed3f1859eb8323/9b8fb67/stm32-metapac/src/chips/stm32f411ce/../../registers/uid_v1.rs /home/vrion/.cargo/git/checkouts/stm32-data-generated-a5ed3f1859eb8323/9b8fb67/stm32-metapac/src/chips/stm32f411ce/../../registers/usart_v2.rs /home/vrion/.cargo/git/checkouts/stm32-data-generated-a5ed3f1859eb8323/9b8fb67/stm32-metapac/src/chips/stm32f411ce/../../registers/wwdg_v1.rs /home/vrion/.cargo/git/checkouts/stm32-data-generated-a5ed3f1859eb8323/9b8fb67/stm32-metapac/src/all_chips.rs /home/vrion/.cargo/git/checkouts/stm32-data-generated-a5ed3f1859eb8323/9b8fb67/stm32-metapac/src/all_peripheral_versions.rs

/home/vrion/rust_4motor_firmware/target/debug/deps/libstm32_metapac-a0b23b50ba0d6ba3.rmeta: /home/vrion/.cargo/git/checkouts/stm32-data-generated-a5ed3f1859eb8323/9b8fb67/stm32-metapac/src/lib.rs /home/vrion/.cargo/git/checkouts/stm32-data-generated-a5ed3f1859eb8323/9b8fb67/stm32-metapac/src/common.rs /home/vrion/.cargo/git/checkouts/stm32-data-generated-a5ed3f1859eb8323/9b8fb67/stm32-metapac/src/../README.md /home/vrion/.cargo/git/checkouts/stm32-data-generated-a5ed3f1859eb8323/9b8fb67/stm32-metapac/src/metadata.rs /home/vrion/.cargo/git/checkouts/stm32-data-generated-a5ed3f1859eb8323/9b8fb67/stm32-metapac/src/chips/stm32f411ce/metadata.rs /home/vrion/.cargo/git/checkouts/stm32-data-generated-a5ed3f1859eb8323/9b8fb67/stm32-metapac/src/chips/stm32f411ce/../metadata_0185.rs /home/vrion/.cargo/git/checkouts/stm32-data-generated-a5ed3f1859eb8323/9b8fb67/stm32-metapac/src/chips/stm32f411ce/../../registers/adc_v2.rs /home/vrion/.cargo/git/checkouts/stm32-data-generated-a5ed3f1859eb8323/9b8fb67/stm32-metapac/src/chips/stm32f411ce/../../registers/adccommon_v2.rs /home/vrion/.cargo/git/checkouts/stm32-data-generated-a5ed3f1859eb8323/9b8fb67/stm32-metapac/src/chips/stm32f411ce/../../registers/crc_v1.rs /home/vrion/.cargo/git/checkouts/stm32-data-generated-a5ed3f1859eb8323/9b8fb67/stm32-metapac/src/chips/stm32f411ce/../../registers/dbgmcu_f4.rs /home/vrion/.cargo/git/checkouts/stm32-data-generated-a5ed3f1859eb8323/9b8fb67/stm32-metapac/src/chips/stm32f411ce/../../registers/dma_v2.rs /home/vrion/.cargo/git/checkouts/stm32-data-generated-a5ed3f1859eb8323/9b8fb67/stm32-metapac/src/chips/stm32f411ce/../../registers/exti_v1.rs /home/vrion/.cargo/git/checkouts/stm32-data-generated-a5ed3f1859eb8323/9b8fb67/stm32-metapac/src/chips/stm32f411ce/../../registers/flash_f4.rs /home/vrion/.cargo/git/checkouts/stm32-data-generated-a5ed3f1859eb8323/9b8fb67/stm32-metapac/src/chips/stm32f411ce/../../registers/gpio_v2.rs /home/vrion/.cargo/git/checkouts/stm32-data-generated-a5ed3f1859eb8323/9b8fb67/stm32-metapac/src/chips/stm32f411ce/../../registers/i2c_v1.rs /home/vrion/.cargo/git/checkouts/stm32-data-generated-a5ed3f1859eb8323/9b8fb67/stm32-metapac/src/chips/stm32f411ce/../../registers/iwdg_v1.rs /home/vrion/.cargo/git/checkouts/stm32-data-generated-a5ed3f1859eb8323/9b8fb67/stm32-metapac/src/chips/stm32f411ce/../../registers/otg_v1.rs /home/vrion/.cargo/git/checkouts/stm32-data-generated-a5ed3f1859eb8323/9b8fb67/stm32-metapac/src/chips/stm32f411ce/../../registers/pwr_f4.rs /home/vrion/.cargo/git/checkouts/stm32-data-generated-a5ed3f1859eb8323/9b8fb67/stm32-metapac/src/chips/stm32f411ce/../../registers/rcc_f4.rs /home/vrion/.cargo/git/checkouts/stm32-data-generated-a5ed3f1859eb8323/9b8fb67/stm32-metapac/src/chips/stm32f411ce/../../registers/rtc_v2_f4.rs /home/vrion/.cargo/git/checkouts/stm32-data-generated-a5ed3f1859eb8323/9b8fb67/stm32-metapac/src/chips/stm32f411ce/../../registers/sdmmc_v1.rs /home/vrion/.cargo/git/checkouts/stm32-data-generated-a5ed3f1859eb8323/9b8fb67/stm32-metapac/src/chips/stm32f411ce/../../registers/spi_v2_i2s.rs /home/vrion/.cargo/git/checkouts/stm32-data-generated-a5ed3f1859eb8323/9b8fb67/stm32-metapac/src/chips/stm32f411ce/../../registers/syscfg_f4.rs /home/vrion/.cargo/git/checkouts/stm32-data-generated-a5ed3f1859eb8323/9b8fb67/stm32-metapac/src/chips/stm32f411ce/../../registers/timer_v1.rs /home/vrion/.cargo/git/checkouts/stm32-data-generated-a5ed3f1859eb8323/9b8fb67/stm32-metapac/src/chips/stm32f411ce/../../registers/uid_v1.rs /home/vrion/.cargo/git/checkouts/stm32-data-generated-a5ed3f1859eb8323/9b8fb67/stm32-metapac/src/chips/stm32f411ce/../../registers/usart_v2.rs /home/vrion/.cargo/git/checkouts/stm32-data-generated-a5ed3f1859eb8323/9b8fb67/stm32-metapac/src/chips/stm32f411ce/../../registers/wwdg_v1.rs /home/vrion/.cargo/git/checkouts/stm32-data-generated-a5ed3f1859eb8323/9b8fb67/stm32-metapac/src/all_chips.rs /home/vrion/.cargo/git/checkouts/stm32-data-generated-a5ed3f1859eb8323/9b8fb67/stm32-metapac/src/all_peripheral_versions.rs

/home/vrion/.cargo/git/checkouts/stm32-data-generated-a5ed3f1859eb8323/9b8fb67/stm32-metapac/src/lib.rs:
/home/vrion/.cargo/git/checkouts/stm32-data-generated-a5ed3f1859eb8323/9b8fb67/stm32-metapac/src/common.rs:
/home/vrion/.cargo/git/checkouts/stm32-data-generated-a5ed3f1859eb8323/9b8fb67/stm32-metapac/src/../README.md:
/home/vrion/.cargo/git/checkouts/stm32-data-generated-a5ed3f1859eb8323/9b8fb67/stm32-metapac/src/metadata.rs:
/home/vrion/.cargo/git/checkouts/stm32-data-generated-a5ed3f1859eb8323/9b8fb67/stm32-metapac/src/chips/stm32f411ce/metadata.rs:
/home/vrion/.cargo/git/checkouts/stm32-data-generated-a5ed3f1859eb8323/9b8fb67/stm32-metapac/src/chips/stm32f411ce/../metadata_0185.rs:
/home/vrion/.cargo/git/checkouts/stm32-data-generated-a5ed3f1859eb8323/9b8fb67/stm32-metapac/src/chips/stm32f411ce/../../registers/adc_v2.rs:
/home/vrion/.cargo/git/checkouts/stm32-data-generated-a5ed3f1859eb8323/9b8fb67/stm32-metapac/src/chips/stm32f411ce/../../registers/adccommon_v2.rs:
/home/vrion/.cargo/git/checkouts/stm32-data-generated-a5ed3f1859eb8323/9b8fb67/stm32-metapac/src/chips/stm32f411ce/../../registers/crc_v1.rs:
/home/vrion/.cargo/git/checkouts/stm32-data-generated-a5ed3f1859eb8323/9b8fb67/stm32-metapac/src/chips/stm32f411ce/../../registers/dbgmcu_f4.rs:
/home/vrion/.cargo/git/checkouts/stm32-data-generated-a5ed3f1859eb8323/9b8fb67/stm32-metapac/src/chips/stm32f411ce/../../registers/dma_v2.rs:
/home/vrion/.cargo/git/checkouts/stm32-data-generated-a5ed3f1859eb8323/9b8fb67/stm32-metapac/src/chips/stm32f411ce/../../registers/exti_v1.rs:
/home/vrion/.cargo/git/checkouts/stm32-data-generated-a5ed3f1859eb8323/9b8fb67/stm32-metapac/src/chips/stm32f411ce/../../registers/flash_f4.rs:
/home/vrion/.cargo/git/checkouts/stm32-data-generated-a5ed3f1859eb8323/9b8fb67/stm32-metapac/src/chips/stm32f411ce/../../registers/gpio_v2.rs:
/home/vrion/.cargo/git/checkouts/stm32-data-generated-a5ed3f1859eb8323/9b8fb67/stm32-metapac/src/chips/stm32f411ce/../../registers/i2c_v1.rs:
/home/vrion/.cargo/git/checkouts/stm32-data-generated-a5ed3f1859eb8323/9b8fb67/stm32-metapac/src/chips/stm32f411ce/../../registers/iwdg_v1.rs:
/home/vrion/.cargo/git/checkouts/stm32-data-generated-a5ed3f1859eb8323/9b8fb67/stm32-metapac/src/chips/stm32f411ce/../../registers/otg_v1.rs:
/home/vrion/.cargo/git/checkouts/stm32-data-generated-a5ed3f1859eb8323/9b8fb67/stm32-metapac/src/chips/stm32f411ce/../../registers/pwr_f4.rs:
/home/vrion/.cargo/git/checkouts/stm32-data-generated-a5ed3f1859eb8323/9b8fb67/stm32-metapac/src/chips/stm32f411ce/../../registers/rcc_f4.rs:
/home/vrion/.cargo/git/checkouts/stm32-data-generated-a5ed3f1859eb8323/9b8fb67/stm32-metapac/src/chips/stm32f411ce/../../registers/rtc_v2_f4.rs:
/home/vrion/.cargo/git/checkouts/stm32-data-generated-a5ed3f1859eb8323/9b8fb67/stm32-metapac/src/chips/stm32f411ce/../../registers/sdmmc_v1.rs:
/home/vrion/.cargo/git/checkouts/stm32-data-generated-a5ed3f1859eb8323/9b8fb67/stm32-metapac/src/chips/stm32f411ce/../../registers/spi_v2_i2s.rs:
/home/vrion/.cargo/git/checkouts/stm32-data-generated-a5ed3f1859eb8323/9b8fb67/stm32-metapac/src/chips/stm32f411ce/../../registers/syscfg_f4.rs:
/home/vrion/.cargo/git/checkouts/stm32-data-generated-a5ed3f1859eb8323/9b8fb67/stm32-metapac/src/chips/stm32f411ce/../../registers/timer_v1.rs:
/home/vrion/.cargo/git/checkouts/stm32-data-generated-a5ed3f1859eb8323/9b8fb67/stm32-metapac/src/chips/stm32f411ce/../../registers/uid_v1.rs:
/home/vrion/.cargo/git/checkouts/stm32-data-generated-a5ed3f1859eb8323/9b8fb67/stm32-metapac/src/chips/stm32f411ce/../../registers/usart_v2.rs:
/home/vrion/.cargo/git/checkouts/stm32-data-generated-a5ed3f1859eb8323/9b8fb67/stm32-metapac/src/chips/stm32f411ce/../../registers/wwdg_v1.rs:
/home/vrion/.cargo/git/checkouts/stm32-data-generated-a5ed3f1859eb8323/9b8fb67/stm32-metapac/src/all_chips.rs:
/home/vrion/.cargo/git/checkouts/stm32-data-generated-a5ed3f1859eb8323/9b8fb67/stm32-metapac/src/all_peripheral_versions.rs:

# env-dep:STM32_METAPAC_METADATA_PATH=chips/stm32f411ce/metadata.rs
