// Seed: 4187796706
program module_0 (
    input wor id_0
);
  always if (id_0) id_2 = (!-1'b0);
  always $display(1, id_2 | id_0 & id_2 & 1, id_0 == -1);
  assign id_2 = id_2;
  assign module_1.type_10 = 0;
  always begin : LABEL_0
    id_2 <= -1'd0 == 1;
  end
endmodule
module module_1 (
    input uwire id_0,
    output wor id_1,
    id_16,
    input uwire id_2,
    input wire id_3,
    input tri id_4,
    input wand id_5,
    output tri0 id_6,
    input wand id_7,
    input tri0 id_8,
    output tri id_9,
    input wor id_10,
    input supply1 id_11,
    input uwire id_12,
    input tri1 id_13,
    input wire id_14
);
  always_latch id_9 = id_16;
  module_0 modCall_1 (id_16);
endmodule
