#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1861e20 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1861fb0 .scope module, "tb" "tb" 3 52;
 .timescale -12 -12;
L_0x186e9d0 .functor NOT 1, L_0x189a1b0, C4<0>, C4<0>, C4<0>;
L_0x1899f10 .functor XOR 1, L_0x1899db0, L_0x1899e70, C4<0>, C4<0>;
L_0x189a0a0 .functor XOR 1, L_0x1899f10, L_0x1899fd0, C4<0>, C4<0>;
v0x1895960_0 .net *"_ivl_10", 0 0, L_0x1899fd0;  1 drivers
v0x1895a60_0 .net *"_ivl_12", 0 0, L_0x189a0a0;  1 drivers
v0x1895b40_0 .net *"_ivl_2", 0 0, L_0x1897910;  1 drivers
v0x1895c00_0 .net *"_ivl_4", 0 0, L_0x1899db0;  1 drivers
v0x1895ce0_0 .net *"_ivl_6", 0 0, L_0x1899e70;  1 drivers
v0x1895e10_0 .net *"_ivl_8", 0 0, L_0x1899f10;  1 drivers
v0x1895ef0_0 .net "a", 0 0, v0x18922e0_0;  1 drivers
v0x1895f90_0 .net "b", 0 0, v0x1892380_0;  1 drivers
v0x1896030_0 .net "c", 0 0, v0x1892420_0;  1 drivers
v0x18960d0_0 .var "clk", 0 0;
v0x1896170_0 .net "d", 0 0, v0x1892560_0;  1 drivers
v0x1896210_0 .net "q_dut", 0 0, L_0x1899c50;  1 drivers
v0x18962b0_0 .net "q_ref", 0 0, L_0x1896950;  1 drivers
v0x1896350_0 .var/2u "stats1", 159 0;
v0x18963f0_0 .var/2u "strobe", 0 0;
v0x1896490_0 .net "tb_match", 0 0, L_0x189a1b0;  1 drivers
v0x1896550_0 .net "tb_mismatch", 0 0, L_0x186e9d0;  1 drivers
v0x1896610_0 .net "wavedrom_enable", 0 0, v0x1892650_0;  1 drivers
v0x18966b0_0 .net "wavedrom_title", 511 0, v0x18926f0_0;  1 drivers
L_0x1897910 .concat [ 1 0 0 0], L_0x1896950;
L_0x1899db0 .concat [ 1 0 0 0], L_0x1896950;
L_0x1899e70 .concat [ 1 0 0 0], L_0x1899c50;
L_0x1899fd0 .concat [ 1 0 0 0], L_0x1896950;
L_0x189a1b0 .cmp/eeq 1, L_0x1897910, L_0x189a0a0;
S_0x1862140 .scope module, "good1" "reference_module" 3 97, 3 4 0, S_0x1861fb0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x184dea0 .functor NOT 1, v0x18922e0_0, C4<0>, C4<0>, C4<0>;
L_0x18628a0 .functor XOR 1, L_0x184dea0, v0x1892380_0, C4<0>, C4<0>;
L_0x186ea40 .functor XOR 1, L_0x18628a0, v0x1892420_0, C4<0>, C4<0>;
L_0x1896950 .functor XOR 1, L_0x186ea40, v0x1892560_0, C4<0>, C4<0>;
v0x186ec40_0 .net *"_ivl_0", 0 0, L_0x184dea0;  1 drivers
v0x186ece0_0 .net *"_ivl_2", 0 0, L_0x18628a0;  1 drivers
v0x184dff0_0 .net *"_ivl_4", 0 0, L_0x186ea40;  1 drivers
v0x184e090_0 .net "a", 0 0, v0x18922e0_0;  alias, 1 drivers
v0x18916a0_0 .net "b", 0 0, v0x1892380_0;  alias, 1 drivers
v0x18917b0_0 .net "c", 0 0, v0x1892420_0;  alias, 1 drivers
v0x1891870_0 .net "d", 0 0, v0x1892560_0;  alias, 1 drivers
v0x1891930_0 .net "q", 0 0, L_0x1896950;  alias, 1 drivers
S_0x1891a90 .scope module, "stim1" "stimulus_gen" 3 90, 3 17 0, S_0x1861fb0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x18922e0_0 .var "a", 0 0;
v0x1892380_0 .var "b", 0 0;
v0x1892420_0 .var "c", 0 0;
v0x18924c0_0 .net "clk", 0 0, v0x18960d0_0;  1 drivers
v0x1892560_0 .var "d", 0 0;
v0x1892650_0 .var "wavedrom_enable", 0 0;
v0x18926f0_0 .var "wavedrom_title", 511 0;
E_0x185cd80/0 .event negedge, v0x18924c0_0;
E_0x185cd80/1 .event posedge, v0x18924c0_0;
E_0x185cd80 .event/or E_0x185cd80/0, E_0x185cd80/1;
E_0x185cfd0 .event posedge, v0x18924c0_0;
E_0x18469f0 .event negedge, v0x18924c0_0;
S_0x1891de0 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x1891a90;
 .timescale -12 -12;
v0x1891fe0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x18920e0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x1891a90;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1892850 .scope module, "top_module1" "top_module" 3 104, 4 1 0, S_0x1861fb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x1896a80 .functor NOT 1, v0x18922e0_0, C4<0>, C4<0>, C4<0>;
L_0x1896af0 .functor NOT 1, v0x1892380_0, C4<0>, C4<0>, C4<0>;
L_0x1896b80 .functor AND 1, L_0x1896a80, L_0x1896af0, C4<1>, C4<1>;
L_0x1896c40 .functor NOT 1, v0x1892420_0, C4<0>, C4<0>, C4<0>;
L_0x1896ce0 .functor AND 1, L_0x1896b80, L_0x1896c40, C4<1>, C4<1>;
L_0x1896df0 .functor NOT 1, v0x1892560_0, C4<0>, C4<0>, C4<0>;
L_0x1896ea0 .functor AND 1, L_0x1896ce0, L_0x1896df0, C4<1>, C4<1>;
L_0x1896fb0 .functor NOT 1, v0x18922e0_0, C4<0>, C4<0>, C4<0>;
L_0x1897070 .functor NOT 1, v0x1892380_0, C4<0>, C4<0>, C4<0>;
L_0x18970e0 .functor AND 1, L_0x1896fb0, L_0x1897070, C4<1>, C4<1>;
L_0x1897250 .functor AND 1, L_0x18970e0, v0x1892420_0, C4<1>, C4<1>;
L_0x18972c0 .functor AND 1, L_0x1897250, v0x1892560_0, C4<1>, C4<1>;
L_0x18973f0 .functor OR 1, L_0x1896ea0, L_0x18972c0, C4<0>, C4<0>;
L_0x1897500 .functor NOT 1, v0x18922e0_0, C4<0>, C4<0>, C4<0>;
L_0x1897380 .functor AND 1, L_0x1897500, v0x1892380_0, C4<1>, C4<1>;
L_0x1897640 .functor NOT 1, v0x1892420_0, C4<0>, C4<0>, C4<0>;
L_0x1897740 .functor AND 1, L_0x1897380, L_0x1897640, C4<1>, C4<1>;
L_0x1897850 .functor AND 1, L_0x1897740, v0x1892560_0, C4<1>, C4<1>;
L_0x18979b0 .functor OR 1, L_0x18973f0, L_0x1897850, C4<0>, C4<0>;
L_0x1897ac0 .functor NOT 1, v0x18922e0_0, C4<0>, C4<0>, C4<0>;
L_0x1897cf0 .functor AND 1, L_0x1897ac0, v0x1892380_0, C4<1>, C4<1>;
L_0x1897ec0 .functor AND 1, L_0x1897cf0, v0x1892420_0, C4<1>, C4<1>;
L_0x1898150 .functor NOT 1, v0x1892560_0, C4<0>, C4<0>, C4<0>;
L_0x18982d0 .functor AND 1, L_0x1897ec0, L_0x1898150, C4<1>, C4<1>;
L_0x18984b0 .functor OR 1, L_0x18979b0, L_0x18982d0, C4<0>, C4<0>;
L_0x18985c0 .functor NOT 1, v0x1892380_0, C4<0>, C4<0>, C4<0>;
L_0x1898710 .functor AND 1, v0x18922e0_0, L_0x18985c0, C4<1>, C4<1>;
L_0x18987d0 .functor NOT 1, v0x1892420_0, C4<0>, C4<0>, C4<0>;
L_0x1898930 .functor AND 1, L_0x1898710, L_0x18987d0, C4<1>, C4<1>;
L_0x1898a40 .functor AND 1, L_0x1898930, v0x1892560_0, C4<1>, C4<1>;
L_0x1898c00 .functor OR 1, L_0x18984b0, L_0x1898a40, C4<0>, C4<0>;
L_0x1898d10 .functor NOT 1, v0x1892380_0, C4<0>, C4<0>, C4<0>;
L_0x1898e90 .functor AND 1, v0x18922e0_0, L_0x1898d10, C4<1>, C4<1>;
L_0x1898f50 .functor AND 1, L_0x1898e90, v0x1892420_0, C4<1>, C4<1>;
L_0x1899130 .functor NOT 1, v0x1892560_0, C4<0>, C4<0>, C4<0>;
L_0x18991a0 .functor AND 1, L_0x1898f50, L_0x1899130, C4<1>, C4<1>;
L_0x18993e0 .functor OR 1, L_0x1898c00, L_0x18991a0, C4<0>, C4<0>;
L_0x18994f0 .functor AND 1, v0x18922e0_0, v0x1892380_0, C4<1>, C4<1>;
L_0x18996a0 .functor NOT 1, v0x1892420_0, C4<0>, C4<0>, C4<0>;
L_0x1899710 .functor AND 1, L_0x18994f0, L_0x18996a0, C4<1>, C4<1>;
L_0x1899970 .functor NOT 1, v0x1892560_0, C4<0>, C4<0>, C4<0>;
L_0x18999e0 .functor AND 1, L_0x1899710, L_0x1899970, C4<1>, C4<1>;
L_0x1899c50 .functor OR 1, L_0x18993e0, L_0x18999e0, C4<0>, C4<0>;
v0x1892b40_0 .net *"_ivl_0", 0 0, L_0x1896a80;  1 drivers
v0x1892c20_0 .net *"_ivl_10", 0 0, L_0x1896df0;  1 drivers
v0x1892d00_0 .net *"_ivl_12", 0 0, L_0x1896ea0;  1 drivers
v0x1892df0_0 .net *"_ivl_14", 0 0, L_0x1896fb0;  1 drivers
v0x1892ed0_0 .net *"_ivl_16", 0 0, L_0x1897070;  1 drivers
v0x1893000_0 .net *"_ivl_18", 0 0, L_0x18970e0;  1 drivers
v0x18930e0_0 .net *"_ivl_2", 0 0, L_0x1896af0;  1 drivers
v0x18931c0_0 .net *"_ivl_20", 0 0, L_0x1897250;  1 drivers
v0x18932a0_0 .net *"_ivl_22", 0 0, L_0x18972c0;  1 drivers
v0x1893380_0 .net *"_ivl_24", 0 0, L_0x18973f0;  1 drivers
v0x1893460_0 .net *"_ivl_26", 0 0, L_0x1897500;  1 drivers
v0x1893540_0 .net *"_ivl_28", 0 0, L_0x1897380;  1 drivers
v0x1893620_0 .net *"_ivl_30", 0 0, L_0x1897640;  1 drivers
v0x1893700_0 .net *"_ivl_32", 0 0, L_0x1897740;  1 drivers
v0x18937e0_0 .net *"_ivl_34", 0 0, L_0x1897850;  1 drivers
v0x18938c0_0 .net *"_ivl_36", 0 0, L_0x18979b0;  1 drivers
v0x18939a0_0 .net *"_ivl_38", 0 0, L_0x1897ac0;  1 drivers
v0x1893a80_0 .net *"_ivl_4", 0 0, L_0x1896b80;  1 drivers
v0x1893b60_0 .net *"_ivl_40", 0 0, L_0x1897cf0;  1 drivers
v0x1893c40_0 .net *"_ivl_42", 0 0, L_0x1897ec0;  1 drivers
v0x1893d20_0 .net *"_ivl_44", 0 0, L_0x1898150;  1 drivers
v0x1893e00_0 .net *"_ivl_46", 0 0, L_0x18982d0;  1 drivers
v0x1893ee0_0 .net *"_ivl_48", 0 0, L_0x18984b0;  1 drivers
v0x1893fc0_0 .net *"_ivl_50", 0 0, L_0x18985c0;  1 drivers
v0x18940a0_0 .net *"_ivl_52", 0 0, L_0x1898710;  1 drivers
v0x1894180_0 .net *"_ivl_54", 0 0, L_0x18987d0;  1 drivers
v0x1894260_0 .net *"_ivl_56", 0 0, L_0x1898930;  1 drivers
v0x1894340_0 .net *"_ivl_58", 0 0, L_0x1898a40;  1 drivers
v0x1894420_0 .net *"_ivl_6", 0 0, L_0x1896c40;  1 drivers
v0x1894500_0 .net *"_ivl_60", 0 0, L_0x1898c00;  1 drivers
v0x18945e0_0 .net *"_ivl_62", 0 0, L_0x1898d10;  1 drivers
v0x18946c0_0 .net *"_ivl_64", 0 0, L_0x1898e90;  1 drivers
v0x18947a0_0 .net *"_ivl_66", 0 0, L_0x1898f50;  1 drivers
v0x1894a90_0 .net *"_ivl_68", 0 0, L_0x1899130;  1 drivers
v0x1894b70_0 .net *"_ivl_70", 0 0, L_0x18991a0;  1 drivers
v0x1894c50_0 .net *"_ivl_72", 0 0, L_0x18993e0;  1 drivers
v0x1894d30_0 .net *"_ivl_74", 0 0, L_0x18994f0;  1 drivers
v0x1894e10_0 .net *"_ivl_76", 0 0, L_0x18996a0;  1 drivers
v0x1894ef0_0 .net *"_ivl_78", 0 0, L_0x1899710;  1 drivers
v0x1894fd0_0 .net *"_ivl_8", 0 0, L_0x1896ce0;  1 drivers
v0x18950b0_0 .net *"_ivl_80", 0 0, L_0x1899970;  1 drivers
v0x1895190_0 .net *"_ivl_82", 0 0, L_0x18999e0;  1 drivers
v0x1895270_0 .net "a", 0 0, v0x18922e0_0;  alias, 1 drivers
v0x1895310_0 .net "b", 0 0, v0x1892380_0;  alias, 1 drivers
v0x1895400_0 .net "c", 0 0, v0x1892420_0;  alias, 1 drivers
v0x18954f0_0 .net "d", 0 0, v0x1892560_0;  alias, 1 drivers
v0x18955e0_0 .net "q", 0 0, L_0x1899c50;  alias, 1 drivers
S_0x1895740 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 113, 3 113 0, S_0x1861fb0;
 .timescale -12 -12;
E_0x185cb20 .event anyedge, v0x18963f0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x18963f0_0;
    %nor/r;
    %assign/vec4 v0x18963f0_0, 0;
    %wait E_0x185cb20;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1891a90;
T_3 ;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1892560_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1892420_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1892380_0, 0;
    %assign/vec4 v0x18922e0_0, 0;
    %wait E_0x18469f0;
    %wait E_0x185cfd0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1892560_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1892420_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1892380_0, 0;
    %assign/vec4 v0x18922e0_0, 0;
    %pushi/vec4 18, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x185cd80;
    %load/vec4 v0x18922e0_0;
    %load/vec4 v0x1892380_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1892420_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1892560_0;
    %concat/vec4; draw_concat_vec4
    %addi 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1892560_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1892420_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1892380_0, 0;
    %assign/vec4 v0x18922e0_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x18920e0;
    %join;
    %pushi/vec4 100, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x185cd80;
    %vpi_func 3 46 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0x1892560_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1892420_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1892380_0, 0;
    %assign/vec4 v0x18922e0_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %vpi_call/w 3 47 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x1861fb0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18960d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18963f0_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x1861fb0;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x18960d0_0;
    %inv;
    %store/vec4 v0x18960d0_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x1861fb0;
T_6 ;
    %vpi_call/w 3 82 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 83 "$dumpvars", 32'sb00000000000000000000000000000001, v0x18924c0_0, v0x1896550_0, v0x1895ef0_0, v0x1895f90_0, v0x1896030_0, v0x1896170_0, v0x18962b0_0, v0x1896210_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x1861fb0;
T_7 ;
    %load/vec4 v0x1896350_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x1896350_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1896350_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 122 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "q", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 123 "$display", "Hint: Output '%s' has no mismatches.", "q" {0 0 0};
T_7.1 ;
    %load/vec4 v0x1896350_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1896350_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 125 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 126 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1896350_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1896350_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x1861fb0;
T_8 ;
    %wait E_0x185cd80;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1896350_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1896350_0, 4, 32;
    %load/vec4 v0x1896490_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x1896350_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 138 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1896350_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1896350_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1896350_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x18962b0_0;
    %load/vec4 v0x18962b0_0;
    %load/vec4 v0x1896210_0;
    %xor;
    %load/vec4 v0x18962b0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x1896350_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 142 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1896350_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x1896350_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1896350_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/circuit2/circuit2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/haiku/can25_depth0/human/circuit2/iter0/response16/top_module.sv";
