
Build: 2025.2.1-iSP-w64

Executable: C:\TUFLOW\2025.2.1\TUFLOW_iSP_w64.exe (Copyright BMT Commercial Australia Pty Ltd)

Licence maintenance period: July 2025 - June 2026

Computer Name: RYAN-AM5

Simulation Started: 2025-Nov-27 23:46


Compiler: Intel Fortran 2021.3; Single Precision; 64-bit

Hazard Routines ID in TUFLOW_USER_DEFINED.dll: Default Hazard Routines

No Specified Events.

No Specified Scenarios.

No variables defined using Set Variable ==

Initialising Time of Startup Summary == E:\temp\TUFLOW_Example_Model_Dataset\TUFLOW\runs\log\EG05_018_start_stats.txt

Trying to open (O) file E:\temp\TUFLOW_Example_Model_Dataset\TUFLOW\runs\log\EG05_018_start_stats.txt...OK.  File Unit: 904

Initialising TUFLOW Licence Settings...
Looking for "C:\TUFLOW\2025.2.1\TUFLOW_Licence_Settings.lcf"...not found.
Looking for "C:\ProgramData\TUFLOW\TUFLOW_Licence_Settings.lcf"...not found.
Looking for "C:\BMT_WBM\TUFLOW_Licence_Settings.lcf"...not found.
Looking for "C:\BMT_WBM\TUFLOW_Dongle_Settings.dcf"...not found.

No TUFLOW licence Settings files found.  Default settings applied.
WIBU Retry Time == 60  ! Seconds.  Values less than 1 are set to 1.  Default = 60.
WIBU Retry Count == 0  ! Number of times to retry for a licence at start of simulation.  Use -1 for indefinitely.  Default = 0.
WIBU Dongles Only == OFF  ! If set to ON, searches for WIBU dongles only.  Default is OFF.

Simulations Log Folder == C:\ProgramData\TUFLOW\log\Ryan\  ! Path or URL to global simulations log folder.  Default is C:\ProgramData\TUFLOW\log\Ryan

Trying to open (A) file E:\temp\TUFLOW_Example_Model_Dataset\TUFLOW\runs\_ TUFLOW Simulations.log...OK.  File Unit: 905
...Closed File Unit: 905

Detected 16 CPUs.
CPU limiting not activated for standalone dongle.

Setting up dynamic arrays...

Reading .tcf File .. E:\temp\TUFLOW_Example_Model_Dataset\TUFLOW\runs\EG05_018.tcf

Trying to open (O) file E:\temp\TUFLOW_Example_Model_Dataset\TUFLOW\runs\log\EG05_018.wor...OK.  File Unit: 905

Trying to open (O) file E:\temp\TUFLOW_Example_Model_Dataset\TUFLOW\runs\log\EG05_018.qgs...OK.  File Unit: 906
Opening GIS Layer: E:\temp\TUFLOW_Example_Model_Dataset\TUFLOW\runs\log\EG05_018_messages.shp
GIS Layer assigned ID of 1

Trying to open (BO) file E:\temp\TUFLOW_Example_Model_Dataset\TUFLOW\runs\log\EG05_018_messages_P.shp...OK.  File Unit: 907

Trying to open (BO) file E:\temp\TUFLOW_Example_Model_Dataset\TUFLOW\runs\log\EG05_018_messages_P.shx...OK.  File Unit: 908

Trying to open (O) file E:\temp\TUFLOW_Example_Model_Dataset\TUFLOW\runs\log\EG05_018_messages_P.prj...OK.  File Unit: 909

Trying to open (BO) file E:\temp\TUFLOW_Example_Model_Dataset\TUFLOW\runs\log\EG05_018_messages_P.dbf...OK.  File Unit: 910
...Closed File Unit: 909

Trying to open (O) file E:\temp\TUFLOW_Example_Model_Dataset\TUFLOW\runs\log\EG05_018_messages.csv...OK.  File Unit: 909

Trying to open (I) file E:\temp\TUFLOW_Example_Model_Dataset\TUFLOW\runs\log\EG05_018_messages.csv...OK.  File Unit: 911
...Closed File Unit: 911

Home Folder: E:\temp\TUFLOW_Example_Model_Dataset\TUFLOW\runs\

Free-Form Input Assumed...


Trying to open (I) file E:\temp\TUFLOW_Example_Model_Dataset\TUFLOW\model\materials_depth_varying.csv...OK.  File Unit: 911

  1...Processing: 1,"0.03,0.1,0.1,0.06","0,0",,

  2...Processing: 2,0.02,"0,0",,

  3...Processing: 3,"0.03,0.02,0.1,0.4","0,0",,

  4...Processing: 4,0.03,"0,0",,

  5...Processing: 10,"0.03,0.01,0.1,0.08","0,0",,

  6...Processing: 11,"0.03,0.1,0.1,0.04","0,0",,
...Closed File Unit: 911

Trying to open (I) file E:\temp\TUFLOW_Example_Model_Dataset\TUFLOW\model\EG05_ILCL_017.tsoilf...OK.  File Unit: 911

  1...Processing line: 1,					ILCL,						6.0,				1.2,					1, 						0, 								100000		

  2...Processing line: 2, 					CO, 									20, 							0.5,					0, 								100
...Closed File Unit: 911

No Event Sources found.

Start Time (h):.......   -72.000
Finish Time (h):......     3.000

Primary 2D timestep (the largest) set to 1. secs
Domain: Domain_001    Original Timestep:    1.00  Iterations:   1  Adopted Timestep:    1.00

Start Output (h):.....   -72.000
Output Interval (s):..   300.000
Maximums Start Track Time:    -72.000
1. Wetting & Drying ON with dry side wall checks
2. Use Manning n based on material specifications
3. Wave Radiation Stresses OFF
4. ----------------------
5. Water Level Checks ON
6. Extrapolate Heads at Flow Boundaries OFF
7. Use Static Head at ESTRY Interface
8. Oblique Boundary Methods OFF
   Oblique Boundary Alignment Default == NEAREST TO LINE
   Supercritical Flow Switching ON; Froude No. Check = 1.; Froude Depth Adjustment ON
9. HPC Weir Factors (C1 =0.30 and C2 =0.78)
10. Use Wu Viscosity Coefficient
10. Velocity Dependent Viscosity Coefficient ON
12. Output Format SMS Generic Files (without land elements)
13. Display/log status every 100 timesteps
Warmup Time (s):.............     0.000
Time Step During Warmup (s):.     1.000
Depth/Ripple Ht Factor Limit:    10.000
Wave Period (s):.............     0.000

Start Time PO & LPO Output (h):.......   -72.000
Output Interval PO & LPO Output (s):..    60.000

No Wind Output Specified

Number of Iterations:.................     2

Material Values:

#1 - Material 1:
Manning's n vs Depth Curve:
  #     Depth         n
  1    0.0300    0.1000
  2    0.1000    0.0600
IL = 0.0mm,  CL = 0.0mm/h
SRF (Storage Reduction Factor) = 0.
Fraction Impervious = 0.

#2 - Material 2:
Fixed Manning's n = 0.020
IL = 0.0mm,  CL = 0.0mm/h
SRF (Storage Reduction Factor) = 0.
Fraction Impervious = 0.

#3 - Material 3:
Manning's n vs Depth Curve:
  #     Depth         n
  1    0.0300    0.0200
  2    0.1000    0.4000
IL = 0.0mm,  CL = 0.0mm/h
SRF (Storage Reduction Factor) = 0.
Fraction Impervious = 0.

#4 - Material 4:
Fixed Manning's n = 0.030
IL = 0.0mm,  CL = 0.0mm/h
SRF (Storage Reduction Factor) = 0.
Fraction Impervious = 0.

#5 - Material 10:
Manning's n vs Depth Curve:
  #     Depth         n
  1    0.0300    0.0100
  2    0.1000    0.0800
IL = 0.0mm,  CL = 0.0mm/h
SRF (Storage Reduction Factor) = 0.
Fraction Impervious = 0.

#6 - Material 11:
Manning's n vs Depth Curve:
  #     Depth         n
  1    0.0300    0.1000
  2    0.1000    0.0400
IL = 0.0mm,  CL = 0.0mm/h
SRF (Storage Reduction Factor) = 0.
Fraction Impervious = 0.


NoXY: WARNING 2583 - Material ID 3 contains a manning's n value (0.400) greater than Wu n limit (0.100) - n value will be limited in Wu formulation
Wiki Link: https://wiki.tuflow.com/TUFLOW_Message_2583

GA Iterate == ON
GA Convergence Value == 0.001
GA Maximum Iterations == 10


Pre-defined Soil Parameters:
         Name          Suction   HydCond  Porosity 
                          (mm)    (mm/h) (Fraction)
                CLAY     316.3       0.3     0.385
          SILTY CLAY     292.2       0.5     0.423
          SANDY CLAY     239.0       0.6     0.321
           CLAY LOAM     208.8       1.0     0.309
     SILTY CLAY LOAM     273.0       1.0     0.432
     SANDY CLAY LOAM     218.5       1.5     0.330
           SILT LOAM     166.8       3.4     0.486
                LOAM      88.9       7.6     0.434
          SANDY LOAM     110.1      10.9     0.412
          LOAMY SAND      61.3      29.9     0.401
                SAND      49.5     117.8     0.417


Soil Parameters:

#1 - Soil 1:
Soil Approach: Initial Loss/Continuing Loss
Initial Loss = 6.0 mm
Continuing Loss = 1.2 mm/hr
Porosity = 1.000
Initial Moisture = 0.000
Soil Capacity = 1.000
Horizontal Conductivity = 100000.0 mm/hr
Horizontal Flux Model == Darcy's Law
Soil Moisture Power Function Exponent Horizontal:  0.000

#2 - Soil 2:
Soil Approach: Convective
Vertical Conductivity = 20.0 mm/hr
Porosity = 0.500
Initial Moisture = 0.000
Soil Capacity = 0.500
Horizontal Conductivity = 100.0 mm/hr
Vertical Flux Model == Darcy's Law
Soil Moisture Power Function Exponent Vertical:  0.000
Horizontal Flux Model == Darcy's Law
Soil Moisture Power Function Exponent Horizontal:  0.000


Output Files to be Pre-fixed by: E:\temp\TUFLOW_Example_Model_Dataset\TUFLOW\results\EG05\EG05_018
Log and message files to be pre-fixed by: E:\temp\TUFLOW_Example_Model_Dataset\TUFLOW\runs\log\EG05_018

!_______________________________________________________________________________
! TUTORIAL / DEMO MODEL COMMANDS
Tutorial Model == ON
Demo Model == OFF

!_______________________________________________________________________________
! BACKWARD COMPATIBILITY DEFAULTS COMMANDS
! Defaults == 2025  !  Not set  ! [ PRE 2006-06-AA | PRE 2007-07-AA | PRE 2008-08 | PRE 2010 | PRE 2012 | PRE 2013 | PRE 2016 | PRE 2017 | PRE 2020-01 | Pre 2020-10 | Pre 2020-10-AB | Pre 2023 | Pre 2025]

!_______________________________________________________________________________
! GEOGRAPHIC REFERENCE COMMANDS
GIS Format == SHP
GRID Format == TIF
MI Projection == 
SHP Projection == PROJCS["WGS_1984_UTM_Zone_60S",GEOGCS["GCS_WGS_1984",DATUM["D_WGS_1984",SPHEROID["WGS_1984",6378137.0,298.257223563]],PRIMEM["Greenwich",0.0],UNIT["Degree",0.0174532925199433]],PROJECTION["Transverse_Mercator"],PARAMETER["False_Easting",500000.0],PARAMETER["False_Northing",10000000.0],PARAMETER["Central_Meridian",177.0],PARAMETER["Scale_Factor",0.9996],PARAMETER["Latitude_Of_Origin",0.0],UNIT["Meter",1.0]]
GPKG Projection == -1
GPKG WKT CRS EXTENSION == OFF
TIF Projection == unnamed
GIS Projection Check == ERROR
SHP Projection Check Method == Parsed   ! Options [ {PARSED} | SIMPLE ]
Snap Tolerance == 0.001
Units == METRIC  ! output to be in same units as input
GPKG Conversion Check == ERROR
GPKG Read Only == OFF

!_______________________________________________________________________________
! READ FILES
! The following Read Files (if any) were found:

!_______________________________________________________________________________
! 2D SOLUTION SCHEME AND HARDWARE COMMANDS

2D Solution Scheme == HPC 2nd  ! Explicit FV, Version == 3
HPC 1D Synchronisation == MAXIMISE 1D TIMESTEP | 10
HPC Temporal Scheme == 4
HPC Control Number Factor == 1.  ! If set zero adaptive timestepping is turned off and fixed timestep is used.
RAM Optimisation == ON

Mass Balance Output == ON   ! Options [ {ON} | OFF ]
Mass Balance Output Interval (s) == -1.

HARDWARE == GPU
GPU Device IDs == 0, 
HPC DP CHECK == CHECK   ! Options [ {CHECK} | ERROR | OFF ]

!_______________________________________________________________________________
! 2D DOMAIN DEPENDENT COMMANDS
! Note:  Set / Read MI/GIS FC, PO, LP, GLO, IWL commands not shown - use check files to verify.
! Found 1 2D Domain(s)

Start 2D Domain == Domain_001
   Geometry Control File == E:\temp\TUFLOW_Example_Model_Dataset\TUFLOW\model\EG05_018.tgc
   BC Control File == E:\temp\TUFLOW_Example_Model_Dataset\TUFLOW\model\EG05_018.tbc
   Cell Wet/Dry Depth (m) == 0.002
   Cell Side Wet/Dry Depth (m) == 0.001
   ! Instability Water Level == <default>  ! ie. will use highest Zpt
   ! Morphology Control File ==  ! None specified
   ! AD Control File ==  ! None specified
End 2D Domain == Domain_001

!_______________________________________________________________________________
! FILE MANAGEMENT COMMANDS
Write Check Files == E:\temp\TUFLOW_Example_Model_Dataset\TUFLOW\check\EG05\EG05_018
Input Drive == 
Output Drive == 
Output Folder == E:\temp\TUFLOW_Example_Model_Dataset\TUFLOW\results\EG05\
Check MI Save Date == ERROR  ! [ {ERROR} | WARNING | OFF ]
Check MI Save Ext == .tab  ! [ {.tab} | <ext> ]
XF Files  == ON   ! Options [ ON | {OFF} ]
!XF Files Include in Filename == ! Not set
XF Files Merge TIN Elevations == Reprocess   ! Options [ {Reprocess} | Use XF ]

!_______________________________________________________________________________
! BC DATABASE GLOBAL SETTINGS COMMANDS
BC Database == E:\temp\TUFLOW_Example_Model_Dataset\TUFLOW\bc_dbase\bc_dbase_EG05_018.csv
BC Event Name == 
BC Event Source == <source_text> | <source_name>
BC Zero Flow == OFF  ! [ {OFF} | START | END | START and END ]

!_______________________________________________________________________________
! SIMULATION CONTROL COMMANDS
Start Time (h) == -72.
End Time (h) == 3.
! End After Maximums (h) ==  ! Finish simulation x hours after maximums have been reached.
! Auto Terminate not enabled.
Timestep Minimum (s) == AUTO
Timestep Repeats == 10
HPC Timestep Approach == METHOD B   ! Options [ METHOD A | {METHOD B} ]
HPC Velocity Limit (m/s) == 30.

!_______________________________________________________________________________
! BED RESISTANCE FORMAT COMMANDS
Bed Resistance Values == MANNING n   ! Options [ {MANNING n} | MANNING M | CHEZY ]
Bed Resistance Cell Sides == INTERROGATE   ! Options [ AVERAGE M | AVERAGE n | MAXIMUM n | {INTERROGATE} ]
Change Zero Material Values to One == OFF   ! Options [ ON | {OFF} ]
HPC Mannings Depth Approach == METHOD B   ! Options [ METHOD A | {METHOD B} ]

!_______________________________________________________________________________
! GLOBAL FLOW CONSTRICTION (FC) COMMANDS
Layered FLC Default Approach == METHOD B  ! [ METHOD A | {METHOD B} | METHOD C | METHOD D]
BG FLC Default Approach == LINEAR              ! [ LINEAR | {LINEAR-CONSTANT} | PARABOLIC | INVERTED-PARABOLIC ]
Blank BG FLC Approach == NONE  ! [ {NONE} | METHOD A | METHOD B]

!_______________________________________________________________________________
! OUTPUT CONTROL AND FORMAT COMMANDS

! Number of active user defined Output Zones = 0

MAP OUTPUT SETTINGS for ENTIRE MODEL
   Map Output Entire Model == ON   ! Options [ {ON} | OFF ]
   Output Folder == E:\temp\TUFLOW_Example_Model_Dataset\TUFLOW\results\EG05\
   ! Output Name: E:\temp\TUFLOW_Example_Model_Dataset\TUFLOW\results\EG05\EG05_018
   Maximums and Minimums == ON MAXIMUMS ONLY   ! Options [ ON | {ON MAXIMUMS ONLY} | OFF ]
   Map Output Formats ==  XMDF TIF   ! Options  [ ASC ] [ CC ] [ DAT ] [ FLT ] [ GRID ] [ NC ] [ GPKG ] [ TIF ] [ HRASC ] [ HRFLT ] [ HRNC ] [ HRTGO ] [ HRWRR ] [ HRGIS ] [ HRGPKG ] [ HRTIF ] [ T3 ] [ TGO ] [ TMO ] [ WRB ] [ WRC ] [ WRR ] [ {XMDF} ] [ SMS [ {} | TRIANGLES | HIGH RES [ {} | CORNERS ONLY ] ] ]
   XMDF Map Output Data Types ==  h V d RFC RFR IR dGW GWd GWh GWm GWq GWv
   XMDF Start Map Output (h) == -72.
   XMDF End Map Output (h) == 3.
   XMDF Map Output Interval (s) == 300.
   Maximums and Minimums Only For Grids == OFF   ! Options [ ON | {OFF} ]
   TIF Map Output Data Types ==  h
   ! Temporal TIF map output disabled
END MAP OUTPUT SETTINGS for ENTIRE MODEL

Grid Output Cell Size == Not Specified
Grid Output Origin == AUTOMATIC

Maximums Approach == METHOD B
Map Cutoff Depth (m) == 0.1
Map Cutoff SGS (m) == CELL AVERAGE | 0.1
SGS Map Extent Trim  == ALL
Maximum Velocity Cutoff Depth (m) == 0.1
BSS Cutoff Depth (m) == 0.1
Time Output Cutoff [Depths | VxD] == OFF

ZP Hazard Cutoff Depths ==  0.01 0.01 0.01
Map Output Corner Interpolation == METHOD C
Map Output Vector Dry Zpt == OFF   ! Options [ ON | {OFF} ]
Map Cutoff Vector == ON   ! Options [ {ON} | OFF ]
Meshparts == OFF   ! Options [ ON | {OFF} ]

UK Hazard Formula == D*(V+0.5)+DF   ! Options [ D*(V+1.5) | {D*(V+0.5)+DF} ]
!UK Hazard Debris Factor == N/A
UK Hazard Land Use == CONSERVATIVE   ! Options [ PASTURE | WOODLAND | URBAN | {CONSERVATIVE} | NOT SET ]
NetCDF Output Compression  == 1
NetCDF Output Start Date  == 2000-01-01 00:00
Blue Kenue Start Date == 2000-01-01
XMDF Output Compression  == 1
GPKG Output Compression Method  == LZW   ! Options [ NONE | {LZW} ]
GPKG Output Compression Predictor == HORIZONTAL DIFFERENCING   ! Options [ NONE | {HORIZONTAL DIFFERENCING} ]
TIF Output Compression Method  == DEFLATE (Level -1)   ! Options [ NONE | LZW | {DEFLATE} | <level> ]
TIF Output Compression Predictor == HORIZONTAL DIFFERENCING   ! Options [ NONE | {HORIZONTAL DIFFERENCING} ]

!_______________________________________________________________________________
! SCREEN DISPLAY COMMANDS
Screen/Log Display Interval == 100   ! timesteps
TSF Update Interval == 60   ! seconds
HPC dt Write Interval == 100   ! timesteps
Verbose == LOW   ! Options [ ON | OFF | {LOW} ]

!_______________________________________________________________________________
! TIME-SERIES OUTPUT COMMANDS
Start Time Series Output (PO and LPO) (h) == -72.
Time Series Output Interval (s) == 60.
CSV Time == HOURS   ! Options [ {HOURS} | DAYS ]
CSV Maximum Number Columns == UNLIMITED
PO Approach == METHOD B
Write PO Online == OFF   ! Options [ ON | {OFF} ]
Maximums and Minimums Time Series == ON   ! Options [ ON | {OFF} ]
Time Series Null Value == Cell Elevation
Record Gauge Data == Gauge RLP RLL

!_______________________________________________________________________________
! RESTART FILE COMMANDS
!Read Restart File ==  ! no restart file specified
Write Restart File Version == 2
!Write Restart File at Time (h) ==  ! not specified
!Write Restart File Interval (h) ==  ! not specified
!Write Restart Filename == [ {INCLUDE TIME} | OVERWRITE ]

!_______________________________________________________________________________
! SIMULATION PAUSE COMMANDS
! Simulation Pause Start (h) == ! not specified
! Simulation Pause Interval (h) == ! not specified

!_______________________________________________________________________________
! WETTING AND DRYING COMMANDS
Wetting and Drying == ON METHOD B   ! Options [ {ON} | ON NO SIDE CHECKS | OFF ]
Cell Side Checks == METHOD B

!_______________________________________________________________________________
! FREE-OVERFALL AND WEIR FLOW COMMANDS
HPC Weir Factor == 0.3, 0.78
HPC Weir Approach == METHOD B ENERGY   ! Options [ METHOD A | METHOD B | {METHOD B ENERGY} ]
HPC Thin Weir Parameters == 0.577, 1.5, 8.55, 0.556   ! Defaults [0.577, 1.5, 8.55, 0.556 ]
HPC Thick Weir Parameters == 0.577, 1.5, 8.55, 0.556   ! Defaults [0.577, 1.5, 8.55, 0.556 ]

!_______________________________________________________________________________
! EDDY VISCOSITY COMMANDS
Viscosity Formulation == WU   ! Options [ CONSTANT | NON-NEWTONIAN | SMAGORINSKY | {WU} | WU SECONDARY ]
[Wu] Viscosity Coefficients == 7., 0., 0.1  ! 3D, 2D components, Mannings n upper limit 
Viscosity Approach == METHOD B

!_______________________________________________________________________________
! WATER LEVEL INSTABILITY DETECTION COMMANDS
Water Level Checks == ON   ! Options [ {ON} | OFF ]

!_______________________________________________________________________________
! BOUNDARY TREATMENT COMMANDS
HX Dry 1D Node Test == OFF   ! Options [ ON | {OFF} ]
Distribute HX Flows == OFF   ! Options [ ON | {OFF} ] - ON ONLY APPLIES TO ESTRY 1D SCHEME
Unused HX and SX Connections == ERROR   ! Options [ {ERROR} | WARNING ] - Can be used multiple times. Search TLF for "UNUSED HX AND SX CONNECTION" to find all instances of use.
Adjust Head at Estry Interface == OFF   ! Options [ ON | ON VARIABLE | {OFF} ]
Oblique Boundary Method == OFF   ! Options [ {ON} | ON METHOD 2 | OFF ]
Boundary Treatment == METHOD A
HQ Boundary Approach == METHOD C
HQ Weighting Factor == 1.
Boundary Viscosity Factor == 1.
Rainfall Boundaries == STEPPED
Rainfall Boundary Factor == 1.
Rainfall Gauges == UNLIMITED PER CELL
Global Rainfall Use Material Losses == ON
Soil Negative Rainfall Approach == NONE   ! Options [ {NONE} | FACTOR ]
Line Cell Selection == METHOD D
Link 2D2D Approach == METHOD D
Link 2D2D Distribute Flow == ON
Link 2D2D Adjust Velocity Head Factor == 0.
Link 2D2D Weighting Factor == 1.
Link 2D2D Global Stability Factor == 1.
Reveal 1D Nodes == OFF
Inside Region == METHOD B
SA Minimum Depth == -99999.
SA Proportion to Depth == ON   ! Options [ {ON} | OFF ]
SX ZC Check == ON   ! Options [ {ON} | OFF | <value> ]
SX Head Adjustment == OFF   ! Options [ ON | {OFF} ]
SX Flow Distribution Cutoff Depth == AUTO
SX Head Distribution Cutoff Depth == AUTO
SX Storage Approach == 1D NODE AVERAGE
SX Storage Factor == 1., 20.
HX Additional FLC == 0.
HX Force Weir Equation == OFF   ! Options [ ON | {OFF} | dZ ]
HX ZC Check == ON   ! Options [ {ON} | OFF ]
Zpt Range Check == -9998., 99998.
HPC Boundary Approach == METHOD C   ! Options [ METHOD A | {METHOD B} ]
HPC HQ Boundary Approach == TOTAL   ! Options [ CELL | {TOTAL} ]
HPC HQ Boundary Filter Constant == 5.
HPC Infiltration Drying Approach == METHOD B   ! Options [ METHOD A | {METHOD B} | METHOD C ]
HPC SX Momentum Approach == METHOD B   ! Options [ METHOD A | {METHOD B} ]
HPC Dry Face Inertia Approach == METHOD B   ! Options [ METHOD A | {METHOD B} ]

!_______________________________________________________________________________
! MISCELLANEOUS COMMANDS
Latitude == 0. ! degrees from equator (-ve for down under)
Check Inside Grid == ERROR
Write X1D Check File == OFF   ! Options [ ON | {OFF} ]
VG Z Adjustment == MAX ZC   ! Options [ {ZC} | MAX ZC | ZH ]
Density of Air == 1.25
Density of Water == 1025.
Wind/Wave Shallow Depths == 0.2, 1.
GIS Project Path Format == Relative
DEFAULT GIS Extension == NONE
Spatial Database Output == GROUPED
Pit Surcharge ccA Cutoff Depth == 0.

!_______________________________________________________________________________
! WIND STRESS COMMANDS

!_______________________________________________________________________________
! WAVE RADIATION STRESS COMMANDS

!_______________________________________________________________________________
! TEMPORARY ARRAY SIZE LIMITS
Maximum Points == 500000
Maximum Vertices == 100000
Maximum 1D Channels == 100000
Maximum 2D Cells Linked to a 1D Node == 1000
Index 1D2D Links == ON   ! Options [ ON | {OFF} ]

!_______________________________________________________________________________
! BLOCKAGE MATRIX COMMANDS
Blockage Matrix == OFF

!_______________________________________________________________________________
! SGS COMMANDS
SGS == ON   ! Options [ ON | {OFF} ]
SGS Approach == METHOD C   ! Options [ METHOD A | METHOD B | {METHOD C} ]
SGS Material == OFF   ! Options [ {OFF} | ON ]
SGS Z Shape Line Approach == METHOD B   ! Options [ METHOD A | {METHOD B} ]
SGS SX Z Flag Approach == METHOD B   ! Options [ METHOD A | {METHOD B} ]
SGS Check Files == ON   ! Options [ {ON} | OFF ]
SGS Zpt MAX/MIN Approach == MINIMUM   ! Options [ IGNORE | {MINIMUM} | MEDIAN | CENTRE ]
SGS Hydraulic Radius == METHOD A   ! Options [ {METHOD A} | METHOD B ]
SGS 2nd Order BC Slope == METHOD A   ! Options [ {METHOD A} | METHOD B ]
SGS Depth Output == CELL AVERAGE   ! Options [ {CELL AVERAGE} | EXACT | MEAN | MEDIAN | MINIMUM | PERCENTILE ]
SGS Velocity Based Output == CELL AVERAGE DEPTH   ! Options [ {CELL AVERAGE DEPTH} | SGS DEPTH OUTPUT ]
SGS Infiltration Approach == AUTO   ! Options [ {AUTO} | TOTAL AREA | WETTED AREA ]
SGS Negative Rainfall Approach == WETTED AREA   ! Options [ TOTAL AREA | {WETTED AREA} ]
SGS Sheet Flow Approach == METHOD A   ! Options [ {METHOD A} | METHOD B ]

!_______________________________________________________________________________
! TIN COMMANDS
TIN TRIANGULATION APPROACH == METHOD A   ! Options [ {METHOD A} | METHOD B ]
TIN OUTPUT FORMAT == 2DM   ! Options [ {2DM} | SMS TIN ]

!_______________________________________________________________________________
! GROUNDWATER COMMANDS
GW Blend Threshold == 0.9
Groundwater Horizontal Flux Include Porosity == ON   ! Options [ {ON} | OFF ]


Found 0 User Defined Output Zone(s)


Found 1 2D domain(s)


Projection output: use simulation name.
Opening GRID Layer: E:\temp\TUFLOW_Example_Model_Dataset\TUFLOW\model\grid\DEM_SI_Unit_01.tif
GRID Layer assigned ID of 1

Attempting to create XMDF file "E:\temp\TUFLOW_Example_Model_Dataset\TUFLOW\results\EG05\EG05_018.xmdf"

Created XMDF file "E:\temp\TUFLOW_Example_Model_Dataset\TUFLOW\results\EG05\EG05_018.xmdf"

Found a total of 0 hazard map outputs.

Allocating 1600 Kb of temporary memory (RAM)

Opening BC Control File "E:\temp\TUFLOW_Example_Model_Dataset\TUFLOW\model\EG05_018.tbc" for 2D Domain Domain_001
Opening GIS Layer: E:\temp\TUFLOW_Example_Model_Dataset\TUFLOW\model\gis\2d_bc_EG05_018_L.shp
GIS Layer assigned ID of 2
8 DBF Fields (Name [#/Type/Length]): Type [1/C/2]  Flags [2/C/3]  Name [3/C/100]  f [4/N/19]  d [5/N/19]  td [6/N/19]  a [7/N/19]  b [8/N/19]  

Closing GIS Layer 2 [E:\temp\TUFLOW_Example_Model_Dataset\TUFLOW\model\gis\2d_bc_EG05_018_L.shp]...

Deallocating temporary memory (RAM)

Allocating 30000 Kb of temporary 1D domain memory (RAM)

Determining 1D array sizes

Maximum 1D Timestep == 0.5  ! 1D maximum timestep not specified - set to half the starting 2D timestep.
Temporary memory (RAM) requested =          1 Mb

...Finished determining 1D array sizes


Found a total of 1 1D nodes.  1 ESTRY nodes and 0 external 1D scheme nodes.


Allocating space for output zones based on a resolution factor of 2

tgc>> Read GIS Location == gis\2d_loc_EG00_001_L.shp
out > Read GIS Location...Opening GIS Layer: E:\temp\TUFLOW_Example_Model_Dataset\TUFLOW\model\gis\2d_loc_EG00_001_L.shp
GIS Layer assigned ID of 2
1 DBF Fields (Name [#/Type/Length]): Comment [1/C/250]  
found first line - see below for grid location
found first line - see below for grid location

Closing GIS Layer 2 [E:\temp\TUFLOW_Example_Model_Dataset\TUFLOW\model\gis\2d_loc_EG00_001_L.shp]...

tgc>> Cell Size == 5
out > Cell Size...set to   5.000

tgc>> Grid Size (X,Y) == 850, 1000
out > Grid Size (X,Y)...see below for calculated size

Domain_001  : Grid Dimensions (N,M): 200,170
Domain_001  : Geographic Origin:      292725.000     6177615.000
Domain_001  : Geographic Rotation Angle: -13.165795
Opening GIS Layer: E:\temp\TUFLOW_Example_Model_Dataset\TUFLOW\check\EG05\EG05_018_dom_check.shp
GIS Layer assigned ID of 2

Closing GIS Layer 2 [E:\temp\TUFLOW_Example_Model_Dataset\TUFLOW\check\EG05\EG05_018_dom_check.shp]...

Counting any Variable Zpt, SGS Zpt,FC and/or Layered FC Shapes...
Opening GIS Layer: E:\temp\TUFLOW_Example_Model_Dataset\TUFLOW\model\gis\2d_zsh_EG00_Rd_Crest_001_L.shp
GIS Layer assigned ID of 2
4 DBF Fields (Name [#/Type/Length]): Z [1/N/16]  dZ [2/N/16]  Shape_Widt [3/N/16]  Shape_Opti [4/C/20]  
Opening GIS Layer: E:\temp\TUFLOW_Example_Model_Dataset\TUFLOW\model\gis\2d_zsh_EG00_Rd_Crest_001_P.shp
GIS Layer assigned ID of 3
4 DBF Fields (Name [#/Type/Length]): Z [1/N/16]  dZ [2/N/16]  Shape_Widt [3/N/16]  Shape_Opti [4/C/20]  
Layer 1: E:\temp\TUFLOW_Example_Model_Dataset\TUFLOW\model\gis\2d_zsh_EG00_Rd_Crest_001_L.shp
Layer 2: E:\temp\TUFLOW_Example_Model_Dataset\TUFLOW\model\gis\2d_zsh_EG00_Rd_Crest_001_P.shp
Read 67 elevation points.

No TIN Lines found.
Processing Read GIS Shape objects...
4 DBF Fields (Name [#/Type/Length]): Z [1/N/16]  dZ [2/N/16]  Shape_Widt [3/N/16]  Shape_Opti [4/C/20]  
4 DBF Fields (Name [#/Type/Length]): Z [1/N/16]  dZ [2/N/16]  Shape_Widt [3/N/16]  Shape_Opti [4/C/20]  

Closing GIS Layer 2 [E:\temp\TUFLOW_Example_Model_Dataset\TUFLOW\model\gis\2d_zsh_EG00_Rd_Crest_001_L.shp]...

Closing GIS Layer 3 [E:\temp\TUFLOW_Example_Model_Dataset\TUFLOW\model\gis\2d_zsh_EG00_Rd_Crest_001_P.shp]...
...Found 2232 SGS Z Shape Zpts (ZC/ZU/ZV).

...Found total of 0 Variable Z Shape Zpts in 2D Domain Domain_001.

...Found total of 0 FC Shape Cell Sides in 2D Domain Domain_001.

...Found total of 0 Layered FC Shape Cell Sides in 2D Domain Domain_001.
Opening GIS Layer: E:\temp\TUFLOW_Example_Model_Dataset\TUFLOW\model\gis\2d_po_EG05_015_L.shp
GIS Layer assigned ID of 2
3 DBF Fields (Name [#/Type/Length]): Type [1/C/20]  Label [2/C/30]  Comment [3/C/250]  

Rewinding RL / PO layer to look for regions, E:\temp\TUFLOW_Example_Model_Dataset\TUFLOW\model\gis\2d_po_EG05_015_L.shp
3 DBF Fields (Name [#/Type/Length]): Type [1/C/20]  Label [2/C/30]  Comment [3/C/250]  

Closing GIS Layer 2 [E:\temp\TUFLOW_Example_Model_Dataset\TUFLOW\model\gis\2d_po_EG05_015_L.shp]...
Opening GIS Layer: E:\temp\TUFLOW_Example_Model_Dataset\TUFLOW\model\gis\2d_po_EG05_018_P.shp
GIS Layer assigned ID of 2
3 DBF Fields (Name [#/Type/Length]): Type [1/C/20]  Label [2/C/30]  Comment [3/C/250]  

Rewinding RL / PO layer to look for regions, E:\temp\TUFLOW_Example_Model_Dataset\TUFLOW\model\gis\2d_po_EG05_018_P.shp
3 DBF Fields (Name [#/Type/Length]): Type [1/C/20]  Label [2/C/30]  Comment [3/C/250]  

Closing GIS Layer 2 [E:\temp\TUFLOW_Example_Model_Dataset\TUFLOW\model\gis\2d_po_EG05_018_P.shp]...

Allocated space for 426 Time Series Plot Outputs including Reporting Locations

Allocated space for 3 Time Series Plot Output flow lines including Reporting Locations
   with a maximum of 294 cell sides plus cell centres along longest line

Allocated space for 0 Longitudinal Plot Line Segments
   with a maximum of 1 cells along a segment
Domain_001  : Number of PO Time Series Locations:... 426
Domain_001  : Number of LP Profile Locations:....... 0
Opening GIS Layer: E:\temp\TUFLOW_Example_Model_Dataset\TUFLOW\model\gis\2d_bc_EG05_018_L.shp
GIS Layer assigned ID of 2
8 DBF Fields (Name [#/Type/Length]): Type [1/C/2]  Flags [2/C/3]  Name [3/C/100]  f [4/N/19]  d [5/N/19]  td [6/N/19]  a [7/N/19]  b [8/N/19]  
Number of Input Layers: 1
Input Layer 1: E:\temp\TUFLOW_Example_Model_Dataset\TUFLOW\model\gis\2d_bc_EG05_018_L.shp
Found database line: FC01,EG00_001.csv,inflow_time_hr,inflow_FC01,,,,,
...Array size from xf file: 41
Found database line: GT01,,,45.8,,,,,

Closing GIS Layer 2 [E:\temp\TUFLOW_Example_Model_Dataset\TUFLOW\model\gis\2d_bc_EG05_018_L.shp]...
            BC ID    nbc    nht    nhs    nhq    nqt    nqc    nvt    nvc    nwp    nst    nsh    nsx    nhx   nvgt    ngt

Just Read:      0    102      0      0     64      0      0      0      0      0      0      0      0     15      0
Just Read:     23

Found 0 possible pit SX connections inside 2D Domain Domain_001
Ignoring 0 pit SX connections outside 2D Domain Domain_001

No SA(ST) inputs specified.

Domain_001  : Allocating Memory Pointers:
Domain_001  : Grid data memory ...............          2 Mb
Domain_001  : Infiltration data memory .......          3 Mb
Domain_001  : Variable Z and Layered FC memory          0 Mb
Domain_001  : Sub-domain linking memory ......          0 Mb
Domain_001  : Flow constrictions memory ......          0 Mb
Domain_001  : Weirs and viscosity factor memory         0 Mb
Domain_001  : Pressure, wind and waves memory           0 Mb
Domain_001  : General Memory .................          0 Mb
Domain_001  : Boundary conditions memory .....          0 Mb
Domain_001  : Wind & waves boundary memory ...          0 Mb
Domain_001  : Hydraulic results memory .......          3 Mb
Domain_001  : Maximums results memory ........          1 Mb
Domain_001  : Mass balance tracking memory ...          0 Mb
Domain_001  : Minimums results memory ........          0 Mb
Domain_001  : 2D grid indexing memory ........          1 Mb
Domain_001  : SMS High Res format memory .....          0 Mb
Domain_001  : Plot output (PO) memory ........          7 Mb
Domain_001  : Longitudinal output (LP) memory           0 Mb

Allocating memory (RAM) for SGS coefficients...
Memory required          6 Mb.
...Done

Allocating memory (RAM) for storing elevations at SGS sampling points (SGS Approach == Method C)
Checking SGS Sample Frequency for memory allocation...

SGS sampling:
Domain 1, Cell Size 5., Sample Frequency 11, Sample Distance 0.5

SGS Sample Frequency == 11

Estimating memory (RAM) requirement...
Memory required         37 Mb.
...Done

Domain_001  : Total SGS memory ...............         44 Mb

Memory requested for 2D domain Domain_001     = 21 Mb
SGS Memory requested for 2D domain Domain_001 = 44 Mb
Total Memory requested thus far               = 67 Mb

Licence free mode requested.

No sub-domains found
External 1D Scheme arrays memory ..............          0 Mb
Cyclone track array memory ....................          0 Mb
Tri-diagonal matrix memory ....................          0 Mb

Outside extent of model output: 292725., 6177421.396, 293780.4274, 6178588.715

Setting Grid Output Cell Size to: 2.5

Grid output dimensions: 467 rows by 423 columns
Grid output memory ............................          3 Mb
TIN and output mesh memory ....................          4 Mb
Mass balance tracking memory ..................          0 Mb

No (evacuation) routes found.
Route array memory ............................          0 Mb

Number of Gauges ... 0

Number of GIS Objects/Receptors ... 0
Output Gauge array memory .....................          0 Mb
Miscellaneous array memory ....................          0 Mb
Maximum boundary table size ... 102
Temporary arrays memory .......................          0 Mb

Total 2D Domain(s) Real SP Memory requested ...         23 Mb
Total 2D Domain(s) Real DP Memory requested ...          1 Mb
Total 2D Domain(s) Integer Memory requested ...          4 Mb
Total 2D Domain(s) Logical Memory requested ...          1 Mb
Total 2D Domain(s) Character Memory requested .          0 Mb


________________________________________________________________________________
2D Domain Cell Sizes:         5.00, 
2D Domain Timesteps:         1.000, 

________________________________________________________________________________


Deallocating temporary 1D domain memory (RAM)
Opening GIS Layer: E:\temp\TUFLOW_Example_Model_Dataset\TUFLOW\results\EG05\plot\gis\EG05_018_PLOT.shp
GIS Layer assigned ID of 2
Opening GIS Layer: E:\temp\TUFLOW_Example_Model_Dataset\TUFLOW\results\EG05\plot\gis\EG05_018_PLOT.shp
GIS Layer assigned ID of 3
Opening GIS Layer: E:\temp\TUFLOW_Example_Model_Dataset\TUFLOW\results\EG05\plot\gis\EG05_018_PLOT.shp
GIS Layer assigned ID of 4

________________________________________________________________________________
CPU Time:        0:00:00  [0.000039 h]
Clock Time:      0:00:01  [0.000278 h]

Domain_001: Reading Geometry File ... E:\temp\TUFLOW_Example_Model_Dataset\TUFLOW\model\EG05_018.tgc
Processing Topographic Commands

tgc>> Set Code == 0
out>> Set Code...global value of     0.000 being applied

tgc>> Read GIS Code == gis\2d_code_EG00_001_R.shp
out>> Read GIS Code...
Opening Read GIS Code File: E:\temp\TUFLOW_Example_Model_Dataset\TUFLOW\model\gis\2d_code_EG00_001_R.shp
Opening GIS Layer: E:\temp\TUFLOW_Example_Model_Dataset\TUFLOW\model\gis\2d_code_EG00_001_R.shp
GIS Layer assigned ID of 5
Reading Read GIS Code File: E:\temp\TUFLOW_Example_Model_Dataset\TUFLOW\model\gis\2d_code_EG00_001_R.shp
1 DBF Fields (Name [#/Type/Length]): CODE [1/N/11]  

Closing GIS Layer 5 [E:\temp\TUFLOW_Example_Model_Dataset\TUFLOW\model\gis\2d_code_EG00_001_R.shp]...

tgc>> Set Zpts == 100
out>> Set Zpts...global value of   100.000 being applied

tgc>> Read GRID Zpts == grid\DEM_SI_Unit_01.tif
out>> Read GRID Zpts...
Reading XF file...

tgc>> Read GIS Z Shape == gis\2d_zsh_EG00_Rd_Crest_001_L.shp | gis\2d_zsh_EG00_Rd_Crest_001_P.shp
out>> Read GIS Z Shape...Opening GIS Layer: E:\temp\TUFLOW_Example_Model_Dataset\TUFLOW\check\EG05\EG05_018_zsh_zpt_check.shp
GIS Layer assigned ID of 5
Opening GIS Layer: E:\temp\TUFLOW_Example_Model_Dataset\TUFLOW\check\EG05\EG05_018_sh_obj_check.shp
GIS Layer assigned ID of 6

Checking temporary memory request for Z_SHAPE SGS arrays...
Opening GIS Layer: E:\temp\TUFLOW_Example_Model_Dataset\TUFLOW\model\gis\2d_zsh_EG00_Rd_Crest_001_L.shp
GIS Layer assigned ID of 7
4 DBF Fields (Name [#/Type/Length]): Z [1/N/16]  dZ [2/N/16]  Shape_Widt [3/N/16]  Shape_Opti [4/C/20]  
Opening GIS Layer: E:\temp\TUFLOW_Example_Model_Dataset\TUFLOW\model\gis\2d_zsh_EG00_Rd_Crest_001_P.shp
GIS Layer assigned ID of 8
4 DBF Fields (Name [#/Type/Length]): Z [1/N/16]  dZ [2/N/16]  Shape_Widt [3/N/16]  Shape_Opti [4/C/20]  
Layer 1: E:\temp\TUFLOW_Example_Model_Dataset\TUFLOW\model\gis\2d_zsh_EG00_Rd_Crest_001_L.shp
Layer 2: E:\temp\TUFLOW_Example_Model_Dataset\TUFLOW\model\gis\2d_zsh_EG00_Rd_Crest_001_P.shp
Read 67 elevation points.

No TIN Lines found.
Processing Read GIS Shape objects...
4 DBF Fields (Name [#/Type/Length]): Z [1/N/16]  dZ [2/N/16]  Shape_Widt [3/N/16]  Shape_Opti [4/C/20]  
4 DBF Fields (Name [#/Type/Length]): Z [1/N/16]  dZ [2/N/16]  Shape_Widt [3/N/16]  Shape_Opti [4/C/20]  

Closing GIS Layer 7 [E:\temp\TUFLOW_Example_Model_Dataset\TUFLOW\model\gis\2d_zsh_EG00_Rd_Crest_001_L.shp]...

Closing GIS Layer 8 [E:\temp\TUFLOW_Example_Model_Dataset\TUFLOW\model\gis\2d_zsh_EG00_Rd_Crest_001_P.shp]...
Opening GIS Layer: E:\temp\TUFLOW_Example_Model_Dataset\TUFLOW\model\gis\2d_zsh_EG00_Rd_Crest_001_L.shp
GIS Layer assigned ID of 7
4 DBF Fields (Name [#/Type/Length]): Z [1/N/16]  dZ [2/N/16]  Shape_Widt [3/N/16]  Shape_Opti [4/C/20]  
Opening GIS Layer: E:\temp\TUFLOW_Example_Model_Dataset\TUFLOW\model\gis\2d_zsh_EG00_Rd_Crest_001_P.shp
GIS Layer assigned ID of 8
4 DBF Fields (Name [#/Type/Length]): Z [1/N/16]  dZ [2/N/16]  Shape_Widt [3/N/16]  Shape_Opti [4/C/20]  
Layer 1: E:\temp\TUFLOW_Example_Model_Dataset\TUFLOW\model\gis\2d_zsh_EG00_Rd_Crest_001_L.shp
Layer 2: E:\temp\TUFLOW_Example_Model_Dataset\TUFLOW\model\gis\2d_zsh_EG00_Rd_Crest_001_P.shp
Read 67 elevation points.

No TIN Lines found.
Processing Read GIS Shape objects...
4 DBF Fields (Name [#/Type/Length]): Z [1/N/16]  dZ [2/N/16]  Shape_Widt [3/N/16]  Shape_Opti [4/C/20]  
4 DBF Fields (Name [#/Type/Length]): Z [1/N/16]  dZ [2/N/16]  Shape_Widt [3/N/16]  Shape_Opti [4/C/20]  

Closing GIS Layer 7 [E:\temp\TUFLOW_Example_Model_Dataset\TUFLOW\model\gis\2d_zsh_EG00_Rd_Crest_001_L.shp]...

Closing GIS Layer 8 [E:\temp\TUFLOW_Example_Model_Dataset\TUFLOW\model\gis\2d_zsh_EG00_Rd_Crest_001_P.shp]...

Z_SHAPE modified 2232 SGS Zpts


tgc>> Set Mat == 1
out>> Set Mat...global value of     1.000 being applied

tgc>> Read GIS Mat == gis\2d_mat_EG00_001_R.shp
out>> Read GIS Mat...
Opening Read GIS Mat File: E:\temp\TUFLOW_Example_Model_Dataset\TUFLOW\model\gis\2d_mat_EG00_001_R.shp
Opening GIS Layer: E:\temp\TUFLOW_Example_Model_Dataset\TUFLOW\model\gis\2d_mat_EG00_001_R.shp
GIS Layer assigned ID of 7
Reading Read GIS Mat File: E:\temp\TUFLOW_Example_Model_Dataset\TUFLOW\model\gis\2d_mat_EG00_001_R.shp
1 DBF Fields (Name [#/Type/Length]): MATERIAL [1/N/11]  

Closing GIS Layer 7 [E:\temp\TUFLOW_Example_Model_Dataset\TUFLOW\model\gis\2d_mat_EG00_001_R.shp]...

tgc>> Set Soil Layer 1 == 1
out>> Set Soil Layer 1...global value of     1.000 being applied

tgc>> Set Soil Thickness Layer 1 == 0.2
out>> Set Soil Thickness Layer 1...global value of     0.200 being applied

tgc>> Set Soil Layer 2 == 2
out>> Set Soil Layer 2...global value of     2.000 being applied

tgc>> Set Soil Thickness Layer 2 == 0.8
out>> Set Soil Thickness Layer 2...global value of     0.800 being applied

Closing GIS Layer 5 [E:\temp\TUFLOW_Example_Model_Dataset\TUFLOW\check\EG05\EG05_018_zsh_zpt_check.shp]...

Closing GIS Layer 6 [E:\temp\TUFLOW_Example_Model_Dataset\TUFLOW\check\EG05\EG05_018_sh_obj_check.shp]...
...Finished Reading Geometry File

Starting checking consistency of SGS elevations (SGS Approach == Method C)...

Processing C Cell Data...

Processing U Face Data...

Processing V Face Data...

Processing H Corner Data...

... Finished checking consistency of SGS elevations (SGS Approach == Method C). CRC =       4210418437

Calculating statistics SGS elevations (SGS Approach == Method C)

Processing C Cell Data...

Processing U Face Data...

Processing V Face Data...

Processing H Corner Data...
... Finished calculating statistics SGS elevations.

Domain_001: Searching .tcf file for data ... 

Initial water levels (IWL) globally set to 36.5
Opening GIS Layer: E:\temp\TUFLOW_Example_Model_Dataset\TUFLOW\model\gis\2d_po_EG05_015_L.shp
GIS Layer assigned ID of 5
3 DBF Fields (Name [#/Type/Length]): Type [1/C/20]  Label [2/C/30]  Comment [3/C/250]  
Opening GIS Layer: E:\temp\TUFLOW_Example_Model_Dataset\TUFLOW\check\EG05\EG05_018_po_check.shp
GIS Layer assigned ID of 6

Rewinding RL / PO layer to look for regions, E:\temp\TUFLOW_Example_Model_Dataset\TUFLOW\model\gis\2d_po_EG05_015_L.shp
3 DBF Fields (Name [#/Type/Length]): Type [1/C/20]  Label [2/C/30]  Comment [3/C/250]  

Closing GIS Layer 5 [E:\temp\TUFLOW_Example_Model_Dataset\TUFLOW\model\gis\2d_po_EG05_015_L.shp]...
Opening GIS Layer: E:\temp\TUFLOW_Example_Model_Dataset\TUFLOW\model\gis\2d_po_EG05_018_P.shp
GIS Layer assigned ID of 5
3 DBF Fields (Name [#/Type/Length]): Type [1/C/20]  Label [2/C/30]  Comment [3/C/250]  

Rewinding RL / PO layer to look for regions, E:\temp\TUFLOW_Example_Model_Dataset\TUFLOW\model\gis\2d_po_EG05_018_P.shp
3 DBF Fields (Name [#/Type/Length]): Type [1/C/20]  Label [2/C/30]  Comment [3/C/250]  

Closing GIS Layer 5 [E:\temp\TUFLOW_Example_Model_Dataset\TUFLOW\model\gis\2d_po_EG05_018_P.shp]...

Closing GIS Layer 6 [E:\temp\TUFLOW_Example_Model_Dataset\TUFLOW\check\EG05\EG05_018_po_check.shp]...
...Finished Searching .tcf File
Identifying cells within user defined output zones...
...Finished identifying cells within user defined output zones...

Setting instability water level...
...Instability water level limit set to   110.000

Partially releasing memory (RAM) for storing elevations at SGS sampling points (SGS Approach == Method C)
... Done

Pre-processing breakline ZH points for depth interpolation

... Finished processing breakline ZH points for depth interpolation

Assigning any Variable Z Shape 1D Trigger Nodes...
...Finished


________________________________________________________________________________
CPU Time:        0:00:00  [0.000178 h]
Clock Time:      0:00:01  [0.000278 h]

Domain_001: Reading Boundary File: E:\temp\TUFLOW_Example_Model_Dataset\TUFLOW\model\EG05_018.tbc

READING Boundary Conditions:

            BC ID    nbc    nht    nhs    nhq    nqt    nqc    nvt    nvc    nwp    nst    nsh    nsx    nhx   nvgt
Requested:           102      0      0     64      0      0      0      0      0      0      0      0     15      0

Opening GIS Layer: E:\temp\TUFLOW_Example_Model_Dataset\TUFLOW\check\EG05\EG05_018_bcc_check.shp
GIS Layer assigned ID of 5

Creating E:\temp\TUFLOW_Example_Model_Dataset\TUFLOW\check\EG05\EG05_018_2d_bc_tables_check.csv
Opening GIS Layer: E:\temp\TUFLOW_Example_Model_Dataset\TUFLOW\model\gis\2d_bc_EG05_018_L.shp
GIS Layer assigned ID of 6
8 DBF Fields (Name [#/Type/Length]): Type [1/C/2]  Flags [2/C/3]  Name [3/C/100]  f [4/N/19]  d [5/N/19]  td [6/N/19]  a [7/N/19]  b [8/N/19]  
Number of Input Layers: 1
Input Layer 1: E:\temp\TUFLOW_Example_Model_Dataset\TUFLOW\model\gis\2d_bc_EG05_018_L.shp
...Reading coordinates of any 1D connections from Layer 1
Found     0 1D connections
8 DBF Fields (Name [#/Type/Length]): Type [1/C/2]  Flags [2/C/3]  Name [3/C/100]  f [4/N/19]  d [5/N/19]  td [6/N/19]  a [7/N/19]  b [8/N/19]  

Processing TUFLOW "QT" BC with name "FC01"...
Found database line: FC01,EG00_001.csv,inflow_time_hr,inflow_FC01,,,,,
Looking for data in columns 1, 2 of xf file.
Extracting Data...
...Finished Extracting Data
Checking ascending order of Column 1...OK
Applying time shift of ...................:       0.000
Applying value addition factor of ........:       0.000
Applying value multiplication factor of ..:       1.000
Column 1 ranges from        0.000 to        3.333
Column 2 ranges from        0.000 to       92.240

Processing TUFLOW "HQ" BC with name ""...

Processing TUFLOW "GT" BC with name "GT01"...
Found database line: GT01,,,45.8,,,,,
Extracted Entry Time Constant Value of ...:       0.000
Extracted Constant Boundary Value of .....:      45.800

Closing GIS Layer 6 [E:\temp\TUFLOW_Example_Model_Dataset\TUFLOW\model\gis\2d_bc_EG05_018_L.shp]...
            BC ID    nbc    nht    nhs    nhq    nqt    nqc    nvt    nvc    nwp    nst    nsh    nsx    nhx   nvgt
     Read:      0    102      0      0     64      0      0      0      0      0      0      0      0     15      0
Requested:           102      0      0     64      0      0      0      0      0      0      0      0     15      0

Checking all connection objects are used...
...Finished.


    Final:           102      0      0     64      0      0      0      0      0      0      0      0     15      0
            BC ID    nbc    nht    nhs    nhq    nqt    nqc    nvt    nvc    nwp    nst    nsh    nsx    nhx   nvgt


Closing GIS Layer 5 [E:\temp\TUFLOW_Example_Model_Dataset\TUFLOW\check\EG05\EG05_018_bcc_check.shp]...

...Finished Reading Boundary File for Domain Domain_001

Domain_001: Setting Bed Elevations for SGS Depth Output ... E:\temp\TUFLOW_Example_Model_Dataset\TUFLOW\model\EG05_018.tgc
...Finished Setting Bed Elevations for SGS Depth Output

Indexing HX and SX cells connectivity to 1D nodes...
Maximum number HX cells linked to a 1D node = 15
Maximum number SX cells linked to a 1D node = 0
Allocating memory for HX and SX 1D/2D link indexing...
Domain_001: Indexing HX and SX cells...
Finished indexing HX and SX cells connectivity to 1D nodes.

________________________________________________________________________________
CPU Time:        0:00:00  [0.000178 h]
Clock Time:      0:00:01  [0.000278 h]

Domain_001: Initialising 2D Data (Stage 1)...

Completing unit conversions...

Setting up linear and spline interpolation tables...
   HT Boundaries...    0
   HQ Boundaries...   64
   QT Boundaries...    1
   QTA Boundaries...    0
   ST Boundaries...    0
   SH and SD Boundaries...    0
   VG Boundaries...    0
   VT Boundaries...    0
   WT Boundaries...    0

Checking Material and Manning's n values...

Initialising any layered FC coefficients...

Setting default computational array values...

...Finished Initialising Data (Stage 1) for Domain Domain_001

________________________________________________________________________________
CPU Time:        0:00:00  [0.000178 h]
Clock Time:      0:00:01  [0.000278 h]

Domain_001: Initialising 2D Data (Stage 2)...

Assigning 2D cell codes...

Pre-processing any SA regions...

Setting invert levels for distributing SX flows...

Setting flow constriction lids...

Initialising any tgc FC obverts...

Checking storage reduction factors...

Setting initial wet/dry flags...

Initialising Manning n values which vary with depth...

Pre-processing bed resistance values...

Checking for any uninitialised Zpt values...

Checking Soil IDs...

Setting groundwater base levels for distributing SX flows...

Calculating SGS cutoff depths at cells...

Checking all cells have active faces...

...Finished Initialising Data (Stage 2) for Domain Domain_001

________________________________________________________________________________

Domain_001: Checking 2D Input Data...

Calculating any automatic HQ boundaries in Domain Domain_001

...Finished calculating any automatic HQ boundaries in Domain Domain_001
...Finished Checking Input Data for Domain Domain_001

________________________________________________________________________________

Domain_001: Initialising any 2D2D link data
Domain_001: Finished setting up any 2D2D link data

Checking for mismatches in 1D node/channel bed levels...

Indexed 1 1D nodes and 0 channels for HPC simulation.
HPC Virtual Pipe system has 0 1D nodes and 0 pit channels.

Setting up 1D structure groups...

Setting up primary upstream and downstream channels...

Checking upstream channel inverts for structures...

Checking any 1D/2D and 2D/2D Link Elevations...
Opening GIS Layer: E:\temp\TUFLOW_Example_Model_Dataset\TUFLOW\check\EG05\EG05_018_1d_to_2d_check.shp
GIS Layer assigned ID of 5

Closing GIS Layer 5 [E:\temp\TUFLOW_Example_Model_Dataset\TUFLOW\check\EG05\EG05_018_1d_to_2d_check.shp]...
...Finished.

________________________________________________________________________________

Domain_001: Setting up any 2D structure flow group and reporting location links... 
...Finished setting up any 2D structure flow group and reporting location links

Found a total of 0 structure groups.

________________________________________________________________________________

1D Initial water levels (IWL) set by user - use check files to verify
2D Initial water levels (IWL) set by user - use check files to verify

________________________________________________________________________________

Writing any remaining check files...
Opening GIS Layer: E:\temp\TUFLOW_Example_Model_Dataset\TUFLOW\check\EG05\EG05_018_grd_check.shp
GIS Layer assigned ID of 5

Closing GIS Layer 5 [E:\temp\TUFLOW_Example_Model_Dataset\TUFLOW\check\EG05\EG05_018_grd_check.shp]...
Opening GIS Layer: E:\temp\TUFLOW_Example_Model_Dataset\TUFLOW\check\EG05\EG05_018_zpt_check.shp
GIS Layer assigned ID of 5

Closing GIS Layer 5 [E:\temp\TUFLOW_Example_Model_Dataset\TUFLOW\check\EG05\EG05_018_zpt_check.shp]...
Opening GIS Layer: E:\temp\TUFLOW_Example_Model_Dataset\TUFLOW\check\EG05\EG05_018_uvpt_check.shp
GIS Layer assigned ID of 5

Closing GIS Layer 5 [E:\temp\TUFLOW_Example_Model_Dataset\TUFLOW\check\EG05\EG05_018_uvpt_check.shp]...
...Finished writing any remaining check files

Checking Zpt values are within Zpt Range Check values of -9998.000 and 99998.000...

Zpts range from 35.925 to 55.336 m.

...Finished.  All active Zpt values are within Zpt Range Check.

Isolating redundant perimeter sections of 2D domain Domain_001...
...Reduced computational grid by 8%.  Now extends from [5,7] to [196,169].
...Reduced output grid by 8%.  Now extends from [5,7] to [196,169].

________________________________________________________________________________
CPU Time:        0:00:07  [0.001936 h]
Clock Time:      0:00:08  [0.002222 h]

Processing 1D/2D mesh and writing mesh file(s) where applicable...
...Processing 2D Domain Domain_001

Allocating 709Kb memory for temporary mesh node arrays...

Processing cell centre nodes for domain...
Processing mesh elements for domain...
...found 20616 cells and 41640 nodes

Mesh statistics for Output Zone 
  Number 1D WLL Elements:            0
  Number 1D WLL Nodes:               0
  Number 2D Cells:               20616
  Number 2D Mesh Elements:       82464
  Number 2D Mesh Nodes:          41640

...Finished Writing 2DM File


Generating and writing check DEMs...

Calculating grid interpolation factors...
Element:     10000    20000    30000    40000    50000    60000    70000    80000
Finished calculating grid interpolation factors.
Opening GRID Layer: E:\temp\TUFLOW_Example_Model_Dataset\TUFLOW\check\EG05\EG05_018_DEM_Zmin.tif
GRID Layer assigned ID of 1
Opening GRID Layer: E:\temp\TUFLOW_Example_Model_Dataset\TUFLOW\check\EG05\EG05_018_DEM_M.tif
GRID Layer assigned ID of 1
Opening GRID Layer: E:\temp\TUFLOW_Example_Model_Dataset\TUFLOW\check\EG05\EG05_018_DEM_Z.tif
GRID Layer assigned ID of 1
...Finished generating and writing check DEMs.

Calculating grid interpolation factors...
Element:     10000    20000    30000    40000    50000    60000    70000    80000
Finished calculating grid interpolation factors.

Committing any changes to open GPKG layers...

Number of WARNINGs:    _messages layer =       1     Total =       1
Number of CHECKs:      _messages layer =       0     Total =       0

________________________________________________________________________________
CPU Time:        0:00:07  [0.002036 h]
Clock Time:      0:00:08  [0.002222 h]
Closing Time of Startup Summary...
   Done

......................................... Running TUFLOW HPC Solver


Creating and checking 1D HX conditions from 2D SX connections...

Creating and checking 1D QX links from 2D HX connections...

Checking 1D QX boundaries and initialising 2D HX connections...

Allocating 283Kb memory for temporary HPC arrays Stage 1...

Checking boundary data to be sent...
...Finished checking boundary data to be sent to HPC

Sending HPC .tlf filename...

Identifying HPC solver...
HPC Solver Build: 3.50.0

Sending HPC time history .hpc.dt.csv filename...

Sending initialisation data to HPC...

Found 1 usable GPU devices.
GPU memory initialised and graphics card is compatible with HPC solver.
Parameters initialised.
...Finished sending initialisation data

Sending elevation data and initial conditions...
...Finished sending elevation data and initial conditions

Sending any plot output and long plot locations...
Finished sending any plot output locations

Sending any Evaluation Group Data...

Allocating temporary memory for any Evaluation Group arrays...
Finished sending any Evaluation Group Data

Transferring material parameters...
...Finished transferring Material Parameters.
...Finished transferring Material Parameters.
...Finished transferring Material Parameters.
...Finished transferring Material Parameters.
...Finished transferring Material Parameters.
...Finished transferring Material Parameters.

Transferring Material IDs...
...Finished transferring Material IDs.

Transferring Storage Reduction Factors (SRF)...
...Finished transferring Storage Reduction Factors (SRF).

No Cell Width Factors (CWF) to transfer...

No Form Loss Coefficients (FLC) to transfer...

Transferring Soil Parameters...
...Finished transferring Soil Parameters.
...Finished transferring Soil Parameters.

Transferring Soil IDs...
...Finished transferring Soil IDs.

No Time Output Cutoff Depth(s) to transfer...

No Layered Flow Constriction data to transfer...

No Variable Z Shapes to transfer...

Transferring tracking scalar maximums settings...

... Finished transferring tracking scalar maximums settings...

Transferring tracking vector maximums settings...

... Finished transferring tracking vector maximums settings...

________________________________________________________________________________
CPU Time:        0:00:09  [0.00263 h]
Clock Time:      0:00:08  [0.002222 h]

Sending boundary data to HPC...

Allocating 1703Kb memory for temporary HPC arrays Stage 2...

Sending active/inactive cell data to HPC...
...Finished sending active/inactive cell data to HPC Solver.

No stream order data to send to HPC Solver.

Sending GWL active/inactive cell data to HPC...
...Finished sending GWL active/inactive cell data to HPC Solver.

No global wind shear stress data to send to HPC Solver.
...Finished sending boundary data to HPC Solver.

Sending SGS data...

Initialising 1D Virtual Pipe data for HPC Solver...

Sending any 1D Virtual Pipe data to HPC Solver...
Sent 0 virtual pipe pit depth-discharge curves to HPC Solver.
...Finished sending 1D Virtual Pipe data to HPC Solver.
...Finished initialising 1D Virtual Pipe data for HPC Solver.

Sending SX locations...

...No non-VP SX locations to send.

Sending HX locations...

Allocating memory for temporary HX data arrays...

...Finished sending HX locations.

Setting weir angle at breaklines...

Sending Spatial WrF data...

________________________________________________________________________________
CPU Time:        0:00:09  [0.00263 h]
Clock Time:      0:00:08  [0.002222 h]

________________________________________________________________________________

Initialising Run Time Summary == E:\temp\TUFLOW_Example_Model_Dataset\TUFLOW\runs\log\EG05_018_hpc_run_stats.txt
SIM:  -72:00:00    -d  0  0    0D100%  1D  0%  2D  0%    CE  0.0%  0.0%  0.0%    Vi     0  Vo     0  dV     0
Writing HPC Output at: -72:00:00  Clock: 0:00:08  CPU: 0:00:09
SIM:  -71:59:00    -d  0  0    0D 55%  1D  0%  2D 45%    CE -0.0%  0.0% -0.0%    Vi     0  Vo    52  dV   -52
SIM:  -71:58:00    -d  0  0    0D 50%  1D  0%  2D 50%    CE -0.0%  0.0% -0.0%    Vi     0  Vo    25  dV   -25
SIM:  -71:57:00    -d  0  0    0D 47%  1D  0%  2D 53%    CE  0.0%  0.0%  0.0%    Vi     0  Vo    20  dV   -20
SIM:  -71:56:00    -d  0  0    0D 44%  1D  1%  2D 56%    CE  0.0%  0.0%  0.0%    Vi     0  Vo    17  dV   -17
SIM:  -71:55:00    -d  0  0    0D 41%  1D  1%  2D 58%    CE -0.0%  0.0% -0.0%    Vi     0  Vo    15  dV   -15
Writing HPC Output at: -71:55:00  Clock: 0:00:08  CPU: 0:00:10
SIM:  -71:54:00    -d  0  0    0D 50%  1D  1%  2D 50%    CE -0.0%  0.0% -0.0%    Vi     0  Vo    13  dV   -13
SIM:  -71:53:00    -d  0  0    0D 48%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo    11  dV   -11
SIM:  -71:52:00    -d  0  0    0D 46%  1D  1%  2D 53%    CE -0.0%  0.0% -0.0%    Vi     0  Vo    10  dV   -10
SIM:  -71:51:00    -d  0  0    0D 44%  1D  1%  2D 55%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     9  dV    -9
SIM:  -71:50:00    -d  0  0    0D 43%  1D  1%  2D 57%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     8  dV    -8
Writing HPC Output at: -71:50:00  Clock: 0:00:08  CPU: 0:00:10
SIM:  -71:49:00    -d  0  0    0D 49%  1D  1%  2D 51%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     7  dV    -7
SIM:  -71:48:00    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     6  dV    -6
SIM:  -71:47:00    -d  0  0    0D 46%  1D  1%  2D 53%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     6  dV    -6
SIM:  -71:46:00    -d  0  0    0D 45%  1D  1%  2D 55%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     5  dV    -5
SIM:  -71:45:00    -d  0  0    0D 43%  1D  1%  2D 56%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     5  dV    -5
Writing HPC Output at: -71:45:00  Clock: 0:00:08  CPU: 0:00:10
SIM:  -71:44:00    -d  0  0    0D 48%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     5  dV    -5
SIM:  -71:43:00    -d  0  0    0D 47%  1D  1%  2D 53%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     4  dV    -4
SIM:  -71:42:00    -d  0  0    0D 46%  1D  1%  2D 54%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     4  dV    -4
SIM:  -71:41:00    -d  0  0    0D 45%  1D  1%  2D 55%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     4  dV    -4
SIM:  -71:40:00    -d  0  0    0D 44%  1D  1%  2D 55%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     4  dV    -4
Writing HPC Output at: -71:40:00  Clock: 0:00:08  CPU: 0:00:10
SIM:  -71:39:00    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     4  dV    -4
SIM:  -71:38:00    -d  0  0    0D 46%  1D  1%  2D 53%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     3  dV    -3
SIM:  -71:37:00    -d  0  0    0D 46%  1D  1%  2D 54%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     3  dV    -3
SIM:  -71:36:00    -d  0  0    0D 45%  1D  1%  2D 54%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     3  dV    -3
SIM:  -71:35:00    -d  0  0    0D 44%  1D  1%  2D 55%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     3  dV    -3
Writing HPC Output at: -71:35:00  Clock: 0:00:09  CPU: 0:00:10
SIM:  -71:34:00    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     3  dV    -3
SIM:  -71:33:00    -d  0  0    0D 46%  1D  1%  2D 53%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     3  dV    -3
SIM:  -71:32:00    -d  0  0    0D 46%  1D  1%  2D 53%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     3  dV    -3
SIM:  -71:31:00    -d  0  0    0D 45%  1D  1%  2D 54%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     3  dV    -3
SIM:  -71:30:00    -d  0  0    0D 44%  1D  1%  2D 55%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     2  dV    -2
Writing HPC Output at: -71:30:00  Clock: 0:00:09  CPU: 0:00:10
SIM:  -71:29:00    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     2  dV    -2
SIM:  -71:28:00    -d  0  0    0D 46%  1D  1%  2D 53%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     2  dV    -2
SIM:  -71:27:00    -d  0  0    0D 46%  1D  1%  2D 53%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     1  dV    -1
SIM:  -71:26:00    -d  0  0    0D 45%  1D  1%  2D 54%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     1  dV    -1
SIM:  -71:25:00    -d  0  0    0D 45%  1D  1%  2D 55%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     1  dV    -1
Writing HPC Output at: -71:25:00  Clock: 0:00:09  CPU: 0:00:10
SIM:  -71:24:00    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     1  dV    -1
SIM:  -71:23:00    -d  0  0    0D 46%  1D  1%  2D 53%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -71:22:00    -d  0  0    0D 46%  1D  1%  2D 54%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -71:21:00    -d  0  0    0D 45%  1D  1%  2D 54%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -71:20:00    -d  0  0    0D 45%  1D  1%  2D 55%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
Writing HPC Output at: -71:20:00  Clock: 0:00:09  CPU: 0:00:11
SIM:  -71:19:00    -d  0  0    0D 47%  1D  1%  2D 53%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -71:18:00    -d  0  0    0D 46%  1D  1%  2D 53%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -71:17:00    -d  0  0    0D 46%  1D  1%  2D 54%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -71:16:00    -d  0  0    0D 45%  1D  1%  2D 54%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -71:15:00    -d  0  0    0D 45%  1D  1%  2D 54%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
Writing HPC Output at: -71:15:00  Clock: 0:00:09  CPU: 0:00:11
SIM:  -71:14:00    -d  0  0    0D 47%  1D  1%  2D 53%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -71:13:00    -d  0  0    0D 46%  1D  1%  2D 53%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -71:12:00    -d  0  0    0D 46%  1D  1%  2D 53%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -71:11:00    -d  0  0    0D 45%  1D  1%  2D 54%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -71:10:00    -d  0  0    0D 45%  1D  1%  2D 54%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
Writing HPC Output at: -71:10:00  Clock: 0:00:09  CPU: 0:00:11
SIM:  -71:09:00    -d  0  0    0D 47%  1D  1%  2D 53%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -71:08:00    -d  0  0    0D 46%  1D  1%  2D 53%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -71:07:00    -d  0  0    0D 46%  1D  1%  2D 53%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -71:06:00    -d  0  0    0D 46%  1D  1%  2D 54%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -71:05:00    -d  0  0    0D 45%  1D  1%  2D 54%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
Writing HPC Output at: -71:05:00  Clock: 0:00:09  CPU: 0:00:11
SIM:  -71:04:00    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -71:03:00    -d  0  0    0D 46%  1D  1%  2D 53%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -71:02:00    -d  0  0    0D 46%  1D  1%  2D 53%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -71:01:00    -d  0  0    0D 46%  1D  1%  2D 53%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -71:00:00    -d  0  0    0D 46%  1D  1%  2D 54%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
Writing HPC Output at: -71:00:00  Clock: 0:00:09  CPU: 0:00:11
SIM:  -70:59:00    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -70:58:00    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -70:57:00    -d  0  0    0D 46%  1D  1%  2D 53%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -70:56:00    -d  0  0    0D 46%  1D  1%  2D 53%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -70:55:00    -d  0  0    0D 46%  1D  1%  2D 53%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
Writing HPC Output at: -70:55:00  Clock: 0:00:10  CPU: 0:00:11
SIM:  -70:54:00    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -70:53:00    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -70:52:00    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -70:51:00    -d  0  0    0D 46%  1D  1%  2D 53%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -70:50:00    -d  0  0    0D 46%  1D  1%  2D 53%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
Writing HPC Output at: -70:50:00  Clock: 0:00:10  CPU: 0:00:11
SIM:  -70:49:00    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -70:48:00    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -70:47:00    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -70:46:00    -d  0  0    0D 46%  1D  1%  2D 53%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -70:45:00    -d  0  0    0D 46%  1D  1%  2D 53%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
Writing HPC Output at: -70:45:00  Clock: 0:00:10  CPU: 0:00:12
SIM:  -70:44:00    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -70:43:00    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -70:42:00    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -70:41:00    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -70:40:00    -d  0  0    0D 46%  1D  1%  2D 53%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
Writing HPC Output at: -70:40:00  Clock: 0:00:10  CPU: 0:00:12
SIM:  -70:39:00    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -70:38:00    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -70:37:00    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -70:36:00    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -70:35:00    -d  0  0    0D 47%  1D  1%  2D 53%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
Writing HPC Output at: -70:35:00  Clock: 0:00:10  CPU: 0:00:12
SIM:  -70:34:00    -d  0  0    0D 48%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -70:33:00    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -70:32:00    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -70:31:00    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -70:30:00    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
Writing HPC Output at: -70:30:00  Clock: 0:00:10  CPU: 0:00:12
SIM:  -70:29:00    -d  0  0    0D 48%  1D  1%  2D 51%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -70:28:00    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -70:27:00    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -70:26:00    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
Writing HPC Output at: -70:25:00  Clock: 0:00:10  CPU: 0:00:12
SIM:  -70:24:57    -d  0  0    0D 48%  1D  1%  2D 51%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -70:24:00    -d  0  0    0D 48%  1D  1%  2D 51%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -70:23:00    -d  0  0    0D 48%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -70:22:00    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -70:20:57    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
Writing HPC Output at: -70:20:00  Clock: 0:00:11  CPU: 0:00:12
SIM:  -70:19:57    -d  0  0    0D 48%  1D  1%  2D 51%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -70:18:57    -d  0  0    0D 48%  1D  1%  2D 51%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -70:17:57    -d  0  0    0D 48%  1D  1%  2D 51%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -70:16:57    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -70:15:57    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
Writing HPC Output at: -70:15:00  Clock: 0:00:11  CPU: 0:00:12
SIM:  -70:14:57    -d  0  0    0D 48%  1D  1%  2D 51%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -70:13:57    -d  0  0    0D 48%  1D  1%  2D 51%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -70:12:57    -d  0  0    0D 48%  1D  1%  2D 51%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -70:11:57    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -70:10:57    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
Writing HPC Output at: -70:10:00  Clock: 0:00:11  CPU: 0:00:12
SIM:  -70:09:57    -d  0  0    0D 48%  1D  1%  2D 51%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -70:08:57    -d  0  0    0D 48%  1D  1%  2D 51%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -70:07:57    -d  0  0    0D 48%  1D  1%  2D 51%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -70:06:57    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -70:05:57    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
Writing HPC Output at: -70:05:00  Clock: 0:00:11  CPU: 0:00:13
SIM:  -70:04:57    -d  0  0    0D 48%  1D  1%  2D 51%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -70:03:57    -d  0  0    0D 48%  1D  1%  2D 51%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -70:02:57    -d  0  0    0D 48%  1D  1%  2D 51%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -70:01:57    -d  0  0    0D 48%  1D  1%  2D 51%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -70:00:57    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
Writing HPC Output at: -70:00:00  Clock: 0:00:11  CPU: 0:00:13
SIM:  -69:59:57    -d  0  0    0D 48%  1D  1%  2D 51%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -69:58:57    -d  0  0    0D 48%  1D  1%  2D 51%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -69:57:57    -d  0  0    0D 48%  1D  1%  2D 51%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -69:56:57    -d  0  0    0D 48%  1D  1%  2D 51%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -69:55:57    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
Writing HPC Output at: -69:55:00  Clock: 0:00:11  CPU: 0:00:13
SIM:  -69:54:57    -d  0  0    0D 48%  1D  1%  2D 51%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -69:53:57    -d  0  0    0D 48%  1D  1%  2D 51%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -69:52:57    -d  0  0    0D 48%  1D  1%  2D 51%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -69:51:57    -d  0  0    0D 48%  1D  1%  2D 51%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -69:50:57    -d  0  0    0D 48%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
Writing HPC Output at: -69:50:00  Clock: 0:00:11  CPU: 0:00:13
SIM:  -69:49:57    -d  0  0    0D 48%  1D  1%  2D 51%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -69:48:57    -d  0  0    0D 48%  1D  1%  2D 51%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -69:47:57    -d  0  0    0D 48%  1D  1%  2D 51%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -69:46:57    -d  0  0    0D 48%  1D  1%  2D 51%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -69:45:57    -d  0  0    0D 48%  1D  1%  2D 51%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
Writing HPC Output at: -69:45:00  Clock: 0:00:11  CPU: 0:00:13
SIM:  -69:44:57    -d  0  0    0D 48%  1D  1%  2D 51%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -69:43:57    -d  0  0    0D 48%  1D  1%  2D 51%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -69:42:57    -d  0  0    0D 48%  1D  1%  2D 51%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -69:41:57    -d  0  0    0D 48%  1D  1%  2D 51%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -69:40:57    -d  0  0    0D 48%  1D  1%  2D 51%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
Writing HPC Output at: -69:40:00  Clock: 0:00:12  CPU: 0:00:13
SIM:  -69:39:57    -d  0  0    0D 48%  1D  1%  2D 51%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -69:38:57    -d  0  0    0D 48%  1D  1%  2D 51%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -69:37:57    -d  0  0    0D 48%  1D  1%  2D 51%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -69:36:57    -d  0  0    0D 48%  1D  1%  2D 51%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -69:35:57    -d  0  0    0D 48%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
Writing HPC Output at: -69:35:00  Clock: 0:00:12  CPU: 0:00:13
SIM:  -69:34:57    -d  0  0    0D 48%  1D  1%  2D 51%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -69:33:57    -d  0  0    0D 48%  1D  1%  2D 51%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -69:32:57    -d  0  0    0D 48%  1D  1%  2D 51%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -69:31:57    -d  0  0    0D 48%  1D  1%  2D 51%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -69:30:57    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
Writing HPC Output at: -69:30:00  Clock: 0:00:12  CPU: 0:00:13
SIM:  -69:29:57    -d  0  0    0D 48%  1D  1%  2D 51%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -69:28:57    -d  0  0    0D 48%  1D  1%  2D 51%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -69:27:57    -d  0  0    0D 48%  1D  1%  2D 51%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -69:26:57    -d  0  0    0D 48%  1D  1%  2D 51%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -69:25:57    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
Writing HPC Output at: -69:25:00  Clock: 0:00:12  CPU: 0:00:14
SIM:  -69:24:57    -d  0  0    0D 48%  1D  1%  2D 51%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -69:23:57    -d  0  0    0D 48%  1D  1%  2D 51%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -69:22:57    -d  0  0    0D 48%  1D  1%  2D 51%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -69:21:57    -d  0  0    0D 48%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -69:20:57    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
Writing HPC Output at: -69:20:00  Clock: 0:00:12  CPU: 0:00:14
SIM:  -69:19:57    -d  0  0    0D 48%  1D  1%  2D 51%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -69:18:57    -d  0  0    0D 48%  1D  1%  2D 51%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -69:17:57    -d  0  0    0D 48%  1D  1%  2D 51%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -69:16:57    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -69:15:57    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
Writing HPC Output at: -69:15:00  Clock: 0:00:12  CPU: 0:00:14
SIM:  -69:14:57    -d  0  0    0D 48%  1D  1%  2D 51%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -69:13:57    -d  0  0    0D 48%  1D  1%  2D 51%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -69:12:57    -d  0  0    0D 48%  1D  1%  2D 51%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -69:11:57    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -69:10:57    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
Writing HPC Output at: -69:10:00  Clock: 0:00:12  CPU: 0:00:14
SIM:  -69:09:57    -d  0  0    0D 48%  1D  1%  2D 51%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -69:08:57    -d  0  0    0D 48%  1D  1%  2D 51%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -69:07:57    -d  0  0    0D 48%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -69:06:57    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -69:05:57    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
Writing HPC Output at: -69:05:00  Clock: 0:00:13  CPU: 0:00:14
SIM:  -69:04:57    -d  0  0    0D 48%  1D  1%  2D 51%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -69:03:57    -d  0  0    0D 48%  1D  1%  2D 51%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -69:02:57    -d  0  0    0D 48%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -69:01:57    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -69:00:57    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
Writing HPC Output at: -69:00:00  Clock: 0:00:13  CPU: 0:00:14
SIM:  -68:59:57    -d  0  0    0D 48%  1D  1%  2D 51%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -68:58:57    -d  0  0    0D 48%  1D  1%  2D 51%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -68:57:57    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -68:56:57    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -68:55:57    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
Writing HPC Output at: -68:55:00  Clock: 0:00:13  CPU: 0:00:14
SIM:  -68:54:57    -d  0  0    0D 48%  1D  1%  2D 51%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -68:53:57    -d  0  0    0D 48%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -68:52:57    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -68:51:57    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -68:50:57    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
Writing HPC Output at: -68:50:00  Clock: 0:00:13  CPU: 0:00:15
SIM:  -68:49:57    -d  0  0    0D 48%  1D  1%  2D 51%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -68:48:57    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -68:47:57    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -68:46:57    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -68:45:57    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
Writing HPC Output at: -68:45:00  Clock: 0:00:13  CPU: 0:00:15
SIM:  -68:44:57    -d  0  0    0D 48%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -68:43:57    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -68:42:57    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -68:41:57    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -68:40:57    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
Writing HPC Output at: -68:40:00  Clock: 0:00:13  CPU: 0:00:15
SIM:  -68:39:57    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -68:38:57    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -68:37:57    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -68:36:57    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -68:35:57    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
Writing HPC Output at: -68:35:00  Clock: 0:00:13  CPU: 0:00:15
SIM:  -68:34:57    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -68:33:57    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -68:32:57    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -68:31:57    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -68:30:57    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
Writing HPC Output at: -68:30:00  Clock: 0:00:14  CPU: 0:00:15
SIM:  -68:29:57    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -68:28:57    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -68:27:57    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -68:26:57    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -68:25:57    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
Writing HPC Output at: -68:25:00  Clock: 0:00:14  CPU: 0:00:15
SIM:  -68:24:57    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -68:23:57    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -68:22:57    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -68:21:57    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -68:20:57    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
Writing HPC Output at: -68:20:00  Clock: 0:00:14  CPU: 0:00:15
SIM:  -68:19:57    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -68:18:57    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -68:17:57    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -68:16:57    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -68:15:57    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
Writing HPC Output at: -68:15:00  Clock: 0:00:14  CPU: 0:00:15
SIM:  -68:14:57    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -68:13:57    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -68:12:57    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -68:11:57    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -68:10:57    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
Writing HPC Output at: -68:10:00  Clock: 0:00:14  CPU: 0:00:16
SIM:  -68:09:57    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -68:08:57    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -68:07:57    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -68:06:57    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -68:05:57    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
Writing HPC Output at: -68:05:00  Clock: 0:00:14  CPU: 0:00:16
SIM:  -68:04:57    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -68:03:57    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -68:02:57    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -68:01:57    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -68:00:57    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
Writing HPC Output at: -68:00:00  Clock: 0:00:14  CPU: 0:00:16
SIM:  -67:59:57    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -67:58:57    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -67:57:57    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -67:56:57    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -67:55:57    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
Writing HPC Output at: -67:55:00  Clock: 0:00:14  CPU: 0:00:16
SIM:  -67:54:57    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -67:53:57    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -67:52:57    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -67:51:57    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -67:50:57    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
Writing HPC Output at: -67:50:00  Clock: 0:00:15  CPU: 0:00:16
SIM:  -67:49:57    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -67:48:57    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -67:47:57    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -67:46:57    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -67:45:57    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
Writing HPC Output at: -67:45:00  Clock: 0:00:15  CPU: 0:00:16
SIM:  -67:44:57    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -67:43:57    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -67:42:57    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -67:41:57    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -67:40:57    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
Writing HPC Output at: -67:40:00  Clock: 0:00:15  CPU: 0:00:16
SIM:  -67:39:57    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -67:38:57    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -67:37:57    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -67:36:57    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -67:35:57    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
Writing HPC Output at: -67:35:00  Clock: 0:00:15  CPU: 0:00:17
SIM:  -67:34:57    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -67:33:57    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -67:32:57    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -67:31:57    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -67:30:57    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
Writing HPC Output at: -67:30:00  Clock: 0:00:15  CPU: 0:00:17
SIM:  -67:29:57    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -67:28:57    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -67:27:57    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -67:26:57    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -67:25:57    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
Writing HPC Output at: -67:25:00  Clock: 0:00:15  CPU: 0:00:17
SIM:  -67:24:57    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -67:23:57    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -67:22:57    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -67:21:57    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -67:20:57    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
Writing HPC Output at: -67:20:00  Clock: 0:00:15  CPU: 0:00:17
SIM:  -67:19:57    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -67:18:57    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -67:17:57    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -67:16:57    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -67:15:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
Writing HPC Output at: -67:15:00  Clock: 0:00:16  CPU: 0:00:17
SIM:  -67:14:57    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -67:13:57    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -67:12:57    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -67:11:57    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -67:10:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
Writing HPC Output at: -67:10:00  Clock: 0:00:16  CPU: 0:00:17
SIM:  -67:09:57    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -67:08:57    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -67:07:57    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -67:06:57    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -67:05:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
Writing HPC Output at: -67:05:00  Clock: 0:00:16  CPU: 0:00:17
SIM:  -67:04:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -67:03:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -67:02:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -67:01:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -67:00:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
Writing HPC Output at: -67:00:00  Clock: 0:00:16  CPU: 0:00:17
SIM:  -66:59:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -66:58:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -66:57:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -66:56:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -66:55:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
Writing HPC Output at: -66:55:00  Clock: 0:00:16  CPU: 0:00:18
SIM:  -66:54:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -66:53:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -66:52:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -66:51:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -66:50:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
Writing HPC Output at: -66:50:00  Clock: 0:00:16  CPU: 0:00:18
SIM:  -66:49:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -66:48:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -66:47:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -66:46:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -66:45:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
Writing HPC Output at: -66:45:00  Clock: 0:00:16  CPU: 0:00:18
SIM:  -66:44:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -66:43:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -66:42:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -66:41:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -66:40:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
Writing HPC Output at: -66:40:00  Clock: 0:00:17  CPU: 0:00:18
SIM:  -66:39:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -66:38:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -66:37:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -66:36:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -66:35:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
Writing HPC Output at: -66:35:00  Clock: 0:00:17  CPU: 0:00:18
SIM:  -66:34:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -66:33:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -66:32:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -66:31:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -66:30:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
Writing HPC Output at: -66:30:00  Clock: 0:00:17  CPU: 0:00:18
SIM:  -66:29:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -66:28:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -66:27:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -66:26:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -66:25:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
Writing HPC Output at: -66:25:00  Clock: 0:00:17  CPU: 0:00:18
SIM:  -66:24:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -66:23:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -66:22:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -66:21:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -66:20:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
Writing HPC Output at: -66:20:00  Clock: 0:00:17  CPU: 0:00:19
SIM:  -66:19:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -66:18:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -66:17:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -66:16:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -66:15:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
Writing HPC Output at: -66:15:00  Clock: 0:00:17  CPU: 0:00:19
SIM:  -66:14:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -66:13:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -66:12:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -66:11:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -66:10:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
Writing HPC Output at: -66:10:00  Clock: 0:00:17  CPU: 0:00:19
SIM:  -66:09:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -66:08:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -66:07:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -66:06:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -66:05:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
Writing HPC Output at: -66:05:00  Clock: 0:00:18  CPU: 0:00:19
SIM:  -66:04:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -66:03:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -66:02:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -66:01:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -66:00:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
Writing HPC Output at: -66:00:00  Clock: 0:00:18  CPU: 0:00:19
SIM:  -65:59:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -65:58:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -65:57:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -65:56:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -65:55:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
Writing HPC Output at: -65:55:00  Clock: 0:00:18  CPU: 0:00:19
SIM:  -65:54:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -65:53:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -65:52:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -65:51:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -65:50:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
Writing HPC Output at: -65:50:00  Clock: 0:00:18  CPU: 0:00:19
SIM:  -65:49:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -65:48:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -65:47:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -65:46:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -65:45:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
Writing HPC Output at: -65:45:00  Clock: 0:00:18  CPU: 0:00:20
SIM:  -65:44:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -65:43:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -65:42:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -65:41:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -65:40:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
Writing HPC Output at: -65:40:00  Clock: 0:00:18  CPU: 0:00:20
SIM:  -65:39:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -65:38:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -65:37:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -65:36:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -65:35:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
Writing HPC Output at: -65:35:00  Clock: 0:00:18  CPU: 0:00:20
SIM:  -65:34:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -65:33:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -65:32:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -65:31:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -65:30:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
Writing HPC Output at: -65:30:00  Clock: 0:00:19  CPU: 0:00:20
SIM:  -65:29:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -65:28:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -65:27:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -65:26:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -65:25:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
Writing HPC Output at: -65:25:00  Clock: 0:00:19  CPU: 0:00:20
SIM:  -65:24:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -65:23:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -65:22:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -65:21:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -65:20:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
Writing HPC Output at: -65:20:00  Clock: 0:00:19  CPU: 0:00:20
SIM:  -65:19:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -65:18:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -65:17:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -65:16:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -65:15:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
Writing HPC Output at: -65:15:00  Clock: 0:00:19  CPU: 0:00:20
SIM:  -65:14:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -65:13:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -65:12:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -65:11:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -65:10:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
Writing HPC Output at: -65:10:00  Clock: 0:00:19  CPU: 0:00:20
SIM:  -65:09:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -65:08:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -65:07:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -65:06:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -65:05:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
Writing HPC Output at: -65:05:00  Clock: 0:00:19  CPU: 0:00:21
SIM:  -65:04:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -65:03:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -65:02:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -65:01:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -65:00:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
Writing HPC Output at: -65:00:00  Clock: 0:00:19  CPU: 0:00:21
SIM:  -64:59:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -64:58:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -64:57:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -64:56:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -64:55:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
Writing HPC Output at: -64:55:00  Clock: 0:00:20  CPU: 0:00:21
SIM:  -64:54:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -64:53:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -64:52:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -64:51:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -64:50:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
Writing HPC Output at: -64:50:00  Clock: 0:00:20  CPU: 0:00:21
SIM:  -64:49:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -64:48:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -64:47:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -64:46:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -64:45:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
Writing HPC Output at: -64:45:00  Clock: 0:00:20  CPU: 0:00:21
SIM:  -64:44:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -64:43:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -64:42:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -64:41:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -64:40:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
Writing HPC Output at: -64:40:00  Clock: 0:00:20  CPU: 0:00:21
SIM:  -64:39:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -64:38:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -64:37:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -64:36:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -64:35:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
Writing HPC Output at: -64:35:00  Clock: 0:00:20  CPU: 0:00:21
SIM:  -64:34:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -64:33:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -64:32:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -64:31:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -64:30:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
Writing HPC Output at: -64:30:00  Clock: 0:00:20  CPU: 0:00:22
SIM:  -64:29:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -64:28:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -64:27:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -64:26:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -64:25:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
Writing HPC Output at: -64:25:00  Clock: 0:00:20  CPU: 0:00:22
SIM:  -64:24:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -64:23:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -64:22:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -64:21:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -64:20:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
Writing HPC Output at: -64:20:00  Clock: 0:00:21  CPU: 0:00:22
SIM:  -64:19:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -64:18:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -64:17:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -64:16:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -64:15:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
Writing HPC Output at: -64:15:00  Clock: 0:00:21  CPU: 0:00:22
SIM:  -64:14:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -64:13:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -64:12:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -64:11:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -64:10:52    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
Writing HPC Output at: -64:10:00  Clock: 0:00:21  CPU: 0:00:22
SIM:  -64:09:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -64:08:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -64:07:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -64:06:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -64:05:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
Writing HPC Output at: -64:05:00  Clock: 0:00:21  CPU: 0:00:22
SIM:  -64:04:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -64:03:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -64:02:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -64:01:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -64:00:52    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
Writing HPC Output at: -64:00:00  Clock: 0:00:21  CPU: 0:00:22
SIM:  -63:59:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -63:58:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -63:57:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -63:56:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -63:55:52    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
Writing HPC Output at: -63:55:00  Clock: 0:00:21  CPU: 0:00:23
SIM:  -63:54:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -63:53:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -63:52:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -63:51:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -63:50:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
Writing HPC Output at: -63:50:00  Clock: 0:00:21  CPU: 0:00:23
SIM:  -63:49:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -63:48:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -63:47:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -63:46:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -63:45:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
Writing HPC Output at: -63:45:00  Clock: 0:00:22  CPU: 0:00:23
SIM:  -63:44:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -63:43:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -63:42:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -63:41:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -63:40:52    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
Writing HPC Output at: -63:40:00  Clock: 0:00:22  CPU: 0:00:23
SIM:  -63:39:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -63:38:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -63:37:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -63:36:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -63:35:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
Writing HPC Output at: -63:35:00  Clock: 0:00:22  CPU: 0:00:23
SIM:  -63:34:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -63:33:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -63:32:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -63:31:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -63:30:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
Writing HPC Output at: -63:30:00  Clock: 0:00:22  CPU: 0:00:23
SIM:  -63:29:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -63:28:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -63:27:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -63:26:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -63:25:52    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
Writing HPC Output at: -63:25:00  Clock: 0:00:22  CPU: 0:00:24
SIM:  -63:24:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -63:23:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -63:22:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -63:21:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -63:20:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
Writing HPC Output at: -63:20:00  Clock: 0:00:22  CPU: 0:00:24
SIM:  -63:19:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -63:18:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -63:17:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -63:16:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -63:15:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
Writing HPC Output at: -63:15:00  Clock: 0:00:23  CPU: 0:00:24
SIM:  -63:14:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -63:13:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -63:12:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -63:11:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -63:10:52    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
Writing HPC Output at: -63:10:00  Clock: 0:00:23  CPU: 0:00:24
SIM:  -63:09:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -63:08:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -63:07:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -63:06:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -63:05:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
Writing HPC Output at: -63:05:00  Clock: 0:00:23  CPU: 0:00:24
SIM:  -63:04:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -63:03:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -63:02:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -63:01:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -63:00:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
Writing HPC Output at: -63:00:00  Clock: 0:00:23  CPU: 0:00:24
SIM:  -62:59:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -62:58:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -62:57:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -62:56:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -62:55:52    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
Writing HPC Output at: -62:55:00  Clock: 0:00:23  CPU: 0:00:24
SIM:  -62:54:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -62:53:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -62:52:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -62:51:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -62:50:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
Writing HPC Output at: -62:50:00  Clock: 0:00:23  CPU: 0:00:25
SIM:  -62:49:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -62:48:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -62:47:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -62:46:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -62:45:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
Writing HPC Output at: -62:45:00  Clock: 0:00:24  CPU: 0:00:25
SIM:  -62:44:55    -d  0  0    0D 48%  1D  1%  2D 51%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -62:43:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -62:42:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -62:41:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -62:40:52    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
Writing HPC Output at: -62:40:00  Clock: 0:00:24  CPU: 0:00:25
SIM:  -62:39:55    -d  0  0    0D 48%  1D  1%  2D 51%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -62:38:55    -d  0  0    0D 48%  1D  1%  2D 51%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -62:37:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -62:36:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -62:35:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
Writing HPC Output at: -62:35:00  Clock: 0:00:24  CPU: 0:00:25
SIM:  -62:34:55    -d  0  0    0D 48%  1D  1%  2D 51%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -62:33:55    -d  0  0    0D 48%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -62:32:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -62:31:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -62:30:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
Writing HPC Output at: -62:30:00  Clock: 0:00:24  CPU: 0:00:25
SIM:  -62:29:55    -d  0  0    0D 48%  1D  1%  2D 51%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -62:28:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -62:27:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -62:26:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -62:25:52    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
Writing HPC Output at: -62:25:00  Clock: 0:00:24  CPU: 0:00:25
SIM:  -62:24:55    -d  0  0    0D 48%  1D  1%  2D 51%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -62:23:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -62:22:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -62:21:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -62:20:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
Writing HPC Output at: -62:20:00  Clock: 0:00:24  CPU: 0:00:26
SIM:  -62:19:55    -d  0  0    0D 48%  1D  1%  2D 51%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -62:18:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -62:17:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -62:16:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -62:15:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
Writing HPC Output at: -62:15:00  Clock: 0:00:24  CPU: 0:00:26
SIM:  -62:14:55    -d  0  0    0D 48%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -62:13:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -62:12:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -62:11:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -62:10:52    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
Writing HPC Output at: -62:10:00  Clock: 0:00:25  CPU: 0:00:26
SIM:  -62:09:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -62:08:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -62:07:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -62:06:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -62:05:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
Writing HPC Output at: -62:05:00  Clock: 0:00:25  CPU: 0:00:26
SIM:  -62:04:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -62:03:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -62:02:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -62:01:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -62:00:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
Writing HPC Output at: -62:00:00  Clock: 0:00:25  CPU: 0:00:26
SIM:  -61:59:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -61:58:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -61:57:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -61:56:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -61:55:52    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
Writing HPC Output at: -61:55:00  Clock: 0:00:25  CPU: 0:00:26
SIM:  -61:54:55    -d  0  0    0D 48%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -61:53:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -61:52:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -61:51:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -61:50:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
Writing HPC Output at: -61:50:00  Clock: 0:00:25  CPU: 0:00:26
SIM:  -61:49:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -61:48:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -61:47:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -61:46:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -61:45:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
Writing HPC Output at: -61:45:00  Clock: 0:00:25  CPU: 0:00:26
SIM:  -61:44:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -61:43:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -61:42:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -61:41:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -61:40:52    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
Writing HPC Output at: -61:40:00  Clock: 0:00:25  CPU: 0:00:27
SIM:  -61:39:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -61:38:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -61:37:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -61:36:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -61:35:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
Writing HPC Output at: -61:35:00  Clock: 0:00:26  CPU: 0:00:27
SIM:  -61:34:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -61:33:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -61:32:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -61:31:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -61:30:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
Writing HPC Output at: -61:30:00  Clock: 0:00:26  CPU: 0:00:27
SIM:  -61:29:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -61:28:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -61:27:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -61:26:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -61:25:52    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
Writing HPC Output at: -61:25:00  Clock: 0:00:26  CPU: 0:00:27
SIM:  -61:24:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -61:23:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -61:22:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -61:21:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -61:20:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
Writing HPC Output at: -61:20:00  Clock: 0:00:26  CPU: 0:00:27
SIM:  -61:19:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -61:18:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -61:17:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -61:16:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -61:15:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
Writing HPC Output at: -61:15:00  Clock: 0:00:26  CPU: 0:00:27
SIM:  -61:14:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -61:13:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -61:12:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -61:11:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -61:10:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
Writing HPC Output at: -61:10:00  Clock: 0:00:26  CPU: 0:00:27
SIM:  -61:09:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -61:08:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -61:07:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -61:06:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -61:05:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
Writing HPC Output at: -61:05:00  Clock: 0:00:26  CPU: 0:00:28
SIM:  -61:04:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -61:03:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -61:02:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -61:01:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -61:00:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
Writing HPC Output at: -61:00:00  Clock: 0:00:27  CPU: 0:00:28
SIM:  -60:59:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -60:58:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -60:57:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -60:56:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -60:55:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
Writing HPC Output at: -60:55:00  Clock: 0:00:27  CPU: 0:00:28
SIM:  -60:54:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -60:53:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -60:52:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -60:51:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -60:50:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
Writing HPC Output at: -60:50:00  Clock: 0:00:27  CPU: 0:00:28
SIM:  -60:49:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -60:48:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -60:47:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -60:46:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -60:45:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
Writing HPC Output at: -60:45:00  Clock: 0:00:27  CPU: 0:00:28
SIM:  -60:44:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -60:43:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -60:42:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -60:41:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -60:40:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
Writing HPC Output at: -60:40:00  Clock: 0:00:27  CPU: 0:00:28
SIM:  -60:39:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -60:38:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -60:37:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -60:36:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -60:35:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
Writing HPC Output at: -60:35:00  Clock: 0:00:27  CPU: 0:00:28
SIM:  -60:34:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -60:33:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -60:32:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -60:31:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -60:30:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
Writing HPC Output at: -60:30:00  Clock: 0:00:27  CPU: 0:00:29
SIM:  -60:29:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -60:28:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -60:27:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -60:26:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -60:25:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
Writing HPC Output at: -60:25:00  Clock: 0:00:28  CPU: 0:00:29
SIM:  -60:24:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -60:23:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -60:22:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -60:21:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -60:20:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
Writing HPC Output at: -60:20:00  Clock: 0:00:28  CPU: 0:00:29
SIM:  -60:19:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -60:18:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -60:17:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -60:16:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -60:15:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
Writing HPC Output at: -60:15:00  Clock: 0:00:28  CPU: 0:00:29
SIM:  -60:14:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -60:13:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -60:12:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -60:11:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -60:10:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
Writing HPC Output at: -60:10:00  Clock: 0:00:28  CPU: 0:00:29
SIM:  -60:09:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -60:08:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -60:07:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -60:06:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -60:05:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
Writing HPC Output at: -60:05:00  Clock: 0:00:28  CPU: 0:00:29
SIM:  -60:04:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -60:03:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -60:02:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -60:01:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -60:00:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
Writing HPC Output at: -60:00:00  Clock: 0:00:28  CPU: 0:00:29
SIM:  -59:59:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -59:58:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -59:57:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -59:56:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -59:55:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
Writing HPC Output at: -59:55:00  Clock: 0:00:28  CPU: 0:00:30
SIM:  -59:54:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -59:53:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -59:52:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -59:51:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -59:50:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
Writing HPC Output at: -59:50:00  Clock: 0:00:29  CPU: 0:00:30
SIM:  -59:49:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -59:48:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -59:47:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -59:46:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -59:45:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
Writing HPC Output at: -59:45:00  Clock: 0:00:29  CPU: 0:00:30
SIM:  -59:44:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -59:43:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -59:42:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -59:41:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -59:40:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
Writing HPC Output at: -59:40:00  Clock: 0:00:29  CPU: 0:00:30
SIM:  -59:39:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -59:38:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -59:37:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -59:36:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -59:35:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
Writing HPC Output at: -59:35:00  Clock: 0:00:29  CPU: 0:00:30
SIM:  -59:34:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -59:33:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -59:32:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -59:31:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -59:30:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
Writing HPC Output at: -59:30:00  Clock: 0:00:29  CPU: 0:00:30
SIM:  -59:29:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -59:28:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -59:27:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -59:26:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -59:25:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
Writing HPC Output at: -59:25:00  Clock: 0:00:29  CPU: 0:00:30
SIM:  -59:24:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -59:23:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -59:22:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -59:21:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -59:20:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
Writing HPC Output at: -59:20:00  Clock: 0:00:29  CPU: 0:00:30
SIM:  -59:19:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -59:18:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -59:17:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -59:16:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -59:15:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
Writing HPC Output at: -59:15:00  Clock: 0:00:29  CPU: 0:00:31
SIM:  -59:14:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -59:13:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -59:12:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -59:11:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -59:10:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
Writing HPC Output at: -59:10:00  Clock: 0:00:30  CPU: 0:00:31
SIM:  -59:09:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -59:08:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -59:07:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -59:06:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -59:05:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
Writing HPC Output at: -59:05:00  Clock: 0:00:30  CPU: 0:00:31
SIM:  -59:04:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -59:03:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -59:02:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -59:01:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -59:00:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
Writing HPC Output at: -59:00:00  Clock: 0:00:30  CPU: 0:00:31
SIM:  -58:59:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -58:58:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -58:57:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -58:56:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -58:55:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
Writing HPC Output at: -58:55:00  Clock: 0:00:30  CPU: 0:00:31
SIM:  -58:54:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -58:53:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -58:52:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -58:51:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -58:50:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
Writing HPC Output at: -58:50:00  Clock: 0:00:30  CPU: 0:00:31
SIM:  -58:49:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -58:48:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -58:47:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -58:46:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -58:45:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
Writing HPC Output at: -58:45:00  Clock: 0:00:30  CPU: 0:00:31
SIM:  -58:44:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -58:43:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -58:42:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -58:41:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -58:40:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
Writing HPC Output at: -58:40:00  Clock: 0:00:30  CPU: 0:00:32
SIM:  -58:39:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -58:38:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -58:37:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -58:36:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -58:35:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
Writing HPC Output at: -58:35:00  Clock: 0:00:31  CPU: 0:00:32
SIM:  -58:34:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -58:33:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -58:32:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -58:31:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -58:30:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
Writing HPC Output at: -58:30:00  Clock: 0:00:31  CPU: 0:00:32
SIM:  -58:29:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -58:28:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -58:27:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -58:26:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -58:25:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
Writing HPC Output at: -58:25:00  Clock: 0:00:31  CPU: 0:00:32
SIM:  -58:24:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -58:23:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -58:22:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -58:21:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -58:20:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
Writing HPC Output at: -58:20:00  Clock: 0:00:31  CPU: 0:00:32
SIM:  -58:19:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -58:18:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -58:17:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -58:16:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -58:15:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
Writing HPC Output at: -58:15:00  Clock: 0:00:31  CPU: 0:00:32
SIM:  -58:14:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -58:13:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -58:12:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -58:11:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -58:10:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
Writing HPC Output at: -58:10:00  Clock: 0:00:31  CPU: 0:00:32
SIM:  -58:09:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -58:08:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -58:07:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -58:06:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -58:05:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
Writing HPC Output at: -58:05:00  Clock: 0:00:31  CPU: 0:00:33
SIM:  -58:04:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -58:03:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -58:02:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -58:01:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -58:00:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
Writing HPC Output at: -58:00:00  Clock: 0:00:32  CPU: 0:00:33
SIM:  -57:59:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -57:58:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -57:57:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -57:56:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -57:55:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
Writing HPC Output at: -57:55:00  Clock: 0:00:32  CPU: 0:00:33
SIM:  -57:54:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -57:53:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -57:52:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -57:51:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -57:50:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
Writing HPC Output at: -57:50:00  Clock: 0:00:32  CPU: 0:00:33
SIM:  -57:49:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -57:48:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -57:47:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -57:46:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -57:45:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
Writing HPC Output at: -57:45:00  Clock: 0:00:32  CPU: 0:00:33
SIM:  -57:44:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -57:43:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -57:42:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -57:41:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -57:40:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
Writing HPC Output at: -57:40:00  Clock: 0:00:32  CPU: 0:00:33
SIM:  -57:39:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -57:38:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -57:37:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -57:36:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -57:35:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
Writing HPC Output at: -57:35:00  Clock: 0:00:32  CPU: 0:00:33
SIM:  -57:34:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -57:33:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -57:32:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -57:31:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -57:30:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
Writing HPC Output at: -57:30:00  Clock: 0:00:32  CPU: 0:00:33
SIM:  -57:29:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -57:28:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -57:27:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -57:26:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -57:25:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
Writing HPC Output at: -57:25:00  Clock: 0:00:33  CPU: 0:00:34
SIM:  -57:24:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -57:23:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -57:22:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -57:21:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -57:20:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
Writing HPC Output at: -57:20:00  Clock: 0:00:33  CPU: 0:00:34
SIM:  -57:19:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -57:18:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -57:17:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -57:16:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -57:15:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
Writing HPC Output at: -57:15:00  Clock: 0:00:33  CPU: 0:00:34
SIM:  -57:14:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -57:13:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -57:12:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -57:11:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -57:10:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
Writing HPC Output at: -57:10:00  Clock: 0:00:33  CPU: 0:00:34
SIM:  -57:09:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -57:08:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -57:07:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -57:06:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -57:05:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
Writing HPC Output at: -57:05:00  Clock: 0:00:33  CPU: 0:00:34
SIM:  -57:04:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -57:03:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -57:02:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -57:01:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -57:00:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
Writing HPC Output at: -57:00:00  Clock: 0:00:33  CPU: 0:00:34
SIM:  -56:59:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -56:58:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -56:57:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -56:56:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -56:55:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
Writing HPC Output at: -56:55:00  Clock: 0:00:33  CPU: 0:00:34
SIM:  -56:54:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -56:53:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -56:52:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -56:51:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -56:50:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
Writing HPC Output at: -56:50:00  Clock: 0:00:34  CPU: 0:00:35
SIM:  -56:49:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -56:48:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -56:47:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -56:46:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -56:45:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
Writing HPC Output at: -56:45:00  Clock: 0:00:34  CPU: 0:00:35
SIM:  -56:44:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -56:43:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -56:42:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -56:41:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -56:40:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
Writing HPC Output at: -56:40:00  Clock: 0:00:34  CPU: 0:00:35
SIM:  -56:39:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -56:38:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -56:37:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -56:36:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -56:35:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
Writing HPC Output at: -56:35:00  Clock: 0:00:34  CPU: 0:00:35
SIM:  -56:34:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -56:33:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -56:32:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -56:31:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -56:30:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
Writing HPC Output at: -56:30:00  Clock: 0:00:34  CPU: 0:00:35
SIM:  -56:29:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -56:28:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -56:27:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -56:26:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -56:25:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
Writing HPC Output at: -56:25:00  Clock: 0:00:34  CPU: 0:00:35
SIM:  -56:24:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -56:23:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -56:22:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -56:21:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -56:20:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
Writing HPC Output at: -56:20:00  Clock: 0:00:34  CPU: 0:00:35
SIM:  -56:19:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -56:18:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -56:17:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -56:16:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -56:15:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
Writing HPC Output at: -56:15:00  Clock: 0:00:34  CPU: 0:00:36
SIM:  -56:14:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -56:13:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -56:12:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -56:11:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -56:10:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
Writing HPC Output at: -56:10:00  Clock: 0:00:35  CPU: 0:00:36
SIM:  -56:09:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -56:08:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -56:07:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -56:06:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -56:05:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
Writing HPC Output at: -56:05:00  Clock: 0:00:35  CPU: 0:00:36
SIM:  -56:04:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -56:03:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -56:02:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -56:01:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -56:00:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
Writing HPC Output at: -56:00:00  Clock: 0:00:35  CPU: 0:00:36
SIM:  -55:59:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -55:58:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -55:57:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -55:56:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -55:55:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
Writing HPC Output at: -55:55:00  Clock: 0:00:35  CPU: 0:00:36
SIM:  -55:54:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -55:53:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -55:52:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -55:51:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -55:50:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
Writing HPC Output at: -55:50:00  Clock: 0:00:35  CPU: 0:00:36
SIM:  -55:49:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -55:48:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -55:47:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -55:46:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -55:45:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
Writing HPC Output at: -55:45:00  Clock: 0:00:35  CPU: 0:00:36
SIM:  -55:44:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -55:43:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -55:42:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -55:41:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -55:40:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
Writing HPC Output at: -55:40:00  Clock: 0:00:36  CPU: 0:00:37
SIM:  -55:39:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -55:38:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -55:37:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -55:36:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -55:35:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
Writing HPC Output at: -55:35:00  Clock: 0:00:36  CPU: 0:00:37
SIM:  -55:34:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -55:33:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -55:32:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -55:31:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -55:30:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
Writing HPC Output at: -55:30:00  Clock: 0:00:36  CPU: 0:00:37
SIM:  -55:29:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -55:28:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -55:27:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -55:26:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -55:25:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
Writing HPC Output at: -55:25:00  Clock: 0:00:36  CPU: 0:00:37
SIM:  -55:24:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -55:23:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -55:22:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -55:21:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -55:20:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
Writing HPC Output at: -55:20:00  Clock: 0:00:36  CPU: 0:00:37
SIM:  -55:19:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -55:18:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -55:17:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -55:16:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -55:15:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
Writing HPC Output at: -55:15:00  Clock: 0:00:36  CPU: 0:00:37
SIM:  -55:14:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -55:13:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -55:12:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -55:11:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -55:10:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
Writing HPC Output at: -55:10:00  Clock: 0:00:36  CPU: 0:00:37
SIM:  -55:09:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -55:08:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -55:07:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -55:06:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -55:05:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
Writing HPC Output at: -55:05:00  Clock: 0:00:37  CPU: 0:00:38
SIM:  -55:04:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -55:03:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -55:02:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -55:01:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -55:00:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
Writing HPC Output at: -55:00:00  Clock: 0:00:37  CPU: 0:00:38
SIM:  -54:59:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -54:58:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -54:57:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -54:56:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -54:55:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
Writing HPC Output at: -54:55:00  Clock: 0:00:37  CPU: 0:00:38
SIM:  -54:54:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -54:53:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -54:52:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -54:51:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -54:50:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
Writing HPC Output at: -54:50:00  Clock: 0:00:37  CPU: 0:00:38
SIM:  -54:49:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -54:48:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -54:47:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -54:46:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -54:45:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
Writing HPC Output at: -54:45:00  Clock: 0:00:37  CPU: 0:00:38
SIM:  -54:44:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -54:43:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -54:42:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -54:41:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -54:40:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
Writing HPC Output at: -54:40:00  Clock: 0:00:37  CPU: 0:00:38
SIM:  -54:39:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -54:38:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -54:37:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -54:36:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -54:35:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
Writing HPC Output at: -54:35:00  Clock: 0:00:37  CPU: 0:00:38
SIM:  -54:34:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -54:33:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -54:32:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -54:31:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -54:30:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
Writing HPC Output at: -54:30:00  Clock: 0:00:38  CPU: 0:00:38
SIM:  -54:29:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -54:28:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -54:27:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -54:26:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -54:25:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
Writing HPC Output at: -54:25:00  Clock: 0:00:38  CPU: 0:00:39
SIM:  -54:24:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -54:23:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -54:22:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -54:21:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -54:20:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
Writing HPC Output at: -54:20:00  Clock: 0:00:38  CPU: 0:00:39
SIM:  -54:19:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -54:18:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -54:17:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -54:16:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -54:15:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
Writing HPC Output at: -54:15:00  Clock: 0:00:38  CPU: 0:00:39
SIM:  -54:14:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -54:13:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -54:12:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -54:11:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -54:10:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
Writing HPC Output at: -54:10:00  Clock: 0:00:38  CPU: 0:00:39
SIM:  -54:09:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -54:08:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -54:07:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -54:06:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -54:05:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
Writing HPC Output at: -54:05:00  Clock: 0:00:38  CPU: 0:00:39
SIM:  -54:04:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -54:03:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -54:02:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -54:01:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -54:00:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
Writing HPC Output at: -54:00:00  Clock: 0:00:38  CPU: 0:00:39
SIM:  -53:59:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -53:58:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -53:57:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -53:56:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -53:55:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
Writing HPC Output at: -53:55:00  Clock: 0:00:39  CPU: 0:00:39
SIM:  -53:54:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -53:53:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -53:52:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -53:51:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -53:50:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
Writing HPC Output at: -53:50:00  Clock: 0:00:39  CPU: 0:00:40
SIM:  -53:49:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -53:48:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -53:47:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -53:46:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -53:45:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
Writing HPC Output at: -53:45:00  Clock: 0:00:39  CPU: 0:00:40
SIM:  -53:44:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -53:43:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -53:42:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -53:41:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -53:40:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
Writing HPC Output at: -53:40:00  Clock: 0:00:39  CPU: 0:00:40
SIM:  -53:39:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -53:38:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -53:37:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -53:36:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -53:35:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
Writing HPC Output at: -53:35:00  Clock: 0:00:39  CPU: 0:00:40
SIM:  -53:34:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -53:33:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -53:32:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -53:31:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -53:30:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
Writing HPC Output at: -53:30:00  Clock: 0:00:39  CPU: 0:00:40
SIM:  -53:29:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -53:28:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -53:27:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -53:26:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -53:25:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
Writing HPC Output at: -53:25:00  Clock: 0:00:39  CPU: 0:00:40
SIM:  -53:24:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -53:23:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -53:22:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -53:21:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -53:20:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
Writing HPC Output at: -53:20:00  Clock: 0:00:40  CPU: 0:00:40
SIM:  -53:19:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -53:18:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -53:17:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -53:16:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -53:15:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
Writing HPC Output at: -53:15:00  Clock: 0:00:40  CPU: 0:00:41
SIM:  -53:14:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -53:13:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -53:12:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -53:11:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -53:10:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
Writing HPC Output at: -53:10:00  Clock: 0:00:40  CPU: 0:00:41
SIM:  -53:09:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -53:08:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -53:07:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -53:06:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -53:05:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
Writing HPC Output at: -53:05:00  Clock: 0:00:40  CPU: 0:00:41
SIM:  -53:04:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -53:03:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -53:02:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -53:01:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -53:00:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
Writing HPC Output at: -53:00:00  Clock: 0:00:40  CPU: 0:00:41
SIM:  -52:59:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -52:58:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -52:57:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -52:56:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -52:55:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
Writing HPC Output at: -52:55:00  Clock: 0:00:40  CPU: 0:00:41
SIM:  -52:54:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -52:53:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -52:52:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -52:51:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -52:50:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
Writing HPC Output at: -52:50:00  Clock: 0:00:40  CPU: 0:00:41
SIM:  -52:49:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -52:48:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -52:47:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -52:46:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -52:45:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
Writing HPC Output at: -52:45:00  Clock: 0:00:40  CPU: 0:00:41
SIM:  -52:44:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -52:43:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -52:42:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -52:41:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -52:40:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
Writing HPC Output at: -52:40:00  Clock: 0:00:41  CPU: 0:00:42
SIM:  -52:39:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -52:38:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -52:37:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -52:36:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -52:35:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
Writing HPC Output at: -52:35:00  Clock: 0:00:41  CPU: 0:00:42
SIM:  -52:34:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -52:33:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -52:32:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -52:31:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -52:30:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
Writing HPC Output at: -52:30:00  Clock: 0:00:41  CPU: 0:00:42
SIM:  -52:29:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -52:28:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -52:27:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -52:26:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -52:25:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
Writing HPC Output at: -52:25:00  Clock: 0:00:41  CPU: 0:00:42
SIM:  -52:24:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -52:23:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -52:22:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -52:21:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -52:20:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
Writing HPC Output at: -52:20:00  Clock: 0:00:41  CPU: 0:00:42
SIM:  -52:19:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -52:18:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -52:17:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -52:16:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -52:15:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
Writing HPC Output at: -52:15:00  Clock: 0:00:41  CPU: 0:00:42
SIM:  -52:14:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -52:13:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -52:12:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -52:11:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -52:10:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
Writing HPC Output at: -52:10:00  Clock: 0:00:41  CPU: 0:00:42
SIM:  -52:09:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -52:08:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -52:07:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -52:06:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -52:05:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
Writing HPC Output at: -52:05:00  Clock: 0:00:42  CPU: 0:00:42
SIM:  -52:04:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -52:03:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -52:02:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -52:01:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -52:00:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
Writing HPC Output at: -52:00:00  Clock: 0:00:42  CPU: 0:00:43
SIM:  -51:59:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -51:58:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -51:57:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -51:56:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -51:55:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
Writing HPC Output at: -51:55:00  Clock: 0:00:42  CPU: 0:00:43
SIM:  -51:54:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -51:53:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -51:52:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -51:51:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -51:50:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
Writing HPC Output at: -51:50:00  Clock: 0:00:42  CPU: 0:00:43
SIM:  -51:49:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -51:48:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -51:47:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -51:46:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -51:45:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
Writing HPC Output at: -51:45:00  Clock: 0:00:42  CPU: 0:00:43
SIM:  -51:44:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -51:43:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -51:42:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -51:41:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -51:40:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
Writing HPC Output at: -51:40:00  Clock: 0:00:42  CPU: 0:00:43
SIM:  -51:39:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -51:38:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -51:37:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -51:36:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -51:35:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
Writing HPC Output at: -51:35:00  Clock: 0:00:42  CPU: 0:00:43
SIM:  -51:34:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -51:33:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -51:32:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -51:31:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -51:30:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
Writing HPC Output at: -51:30:00  Clock: 0:00:43  CPU: 0:00:43
SIM:  -51:29:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -51:28:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -51:27:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -51:26:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -51:25:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
Writing HPC Output at: -51:25:00  Clock: 0:00:43  CPU: 0:00:44
SIM:  -51:24:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -51:23:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -51:22:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -51:21:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -51:20:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
Writing HPC Output at: -51:20:00  Clock: 0:00:43  CPU: 0:00:44
SIM:  -51:19:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -51:18:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -51:17:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -51:16:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -51:15:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
Writing HPC Output at: -51:15:00  Clock: 0:00:43  CPU: 0:00:44
SIM:  -51:14:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -51:13:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -51:12:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -51:11:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -51:10:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
Writing HPC Output at: -51:10:00  Clock: 0:00:43  CPU: 0:00:44
SIM:  -51:09:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -51:08:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -51:07:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -51:06:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -51:05:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
Writing HPC Output at: -51:05:00  Clock: 0:00:43  CPU: 0:00:44
SIM:  -51:04:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -51:03:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -51:02:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -51:01:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -51:00:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
Writing HPC Output at: -51:00:00  Clock: 0:00:43  CPU: 0:00:44
SIM:  -50:59:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -50:58:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -50:57:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -50:56:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -50:55:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
Writing HPC Output at: -50:55:00  Clock: 0:00:44  CPU: 0:00:44
SIM:  -50:54:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -50:53:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -50:52:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -50:51:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -50:50:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
Writing HPC Output at: -50:50:00  Clock: 0:00:44  CPU: 0:00:45
SIM:  -50:49:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -50:48:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -50:47:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -50:46:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -50:45:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
Writing HPC Output at: -50:45:00  Clock: 0:00:44  CPU: 0:00:45
SIM:  -50:44:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -50:43:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -50:42:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -50:41:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -50:40:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
Writing HPC Output at: -50:40:00  Clock: 0:00:44  CPU: 0:00:45
SIM:  -50:39:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -50:38:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -50:37:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -50:36:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -50:35:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
Writing HPC Output at: -50:35:00  Clock: 0:00:44  CPU: 0:00:45
SIM:  -50:34:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -50:33:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -50:32:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -50:31:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -50:30:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
Writing HPC Output at: -50:30:00  Clock: 0:00:44  CPU: 0:00:45
SIM:  -50:29:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -50:28:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -50:27:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -50:26:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -50:25:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
Writing HPC Output at: -50:25:00  Clock: 0:00:44  CPU: 0:00:45
SIM:  -50:24:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -50:23:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -50:22:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -50:21:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -50:20:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
Writing HPC Output at: -50:20:00  Clock: 0:00:45  CPU: 0:00:45
SIM:  -50:19:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -50:18:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -50:17:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -50:16:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -50:15:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
Writing HPC Output at: -50:15:00  Clock: 0:00:45  CPU: 0:00:46
SIM:  -50:14:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -50:13:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -50:12:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -50:11:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -50:10:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
Writing HPC Output at: -50:10:00  Clock: 0:00:45  CPU: 0:00:46
SIM:  -50:09:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -50:08:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -50:07:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -50:06:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -50:05:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
Writing HPC Output at: -50:05:00  Clock: 0:00:45  CPU: 0:00:46
SIM:  -50:04:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -50:03:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -50:02:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -50:01:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -50:00:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
Writing HPC Output at: -50:00:00  Clock: 0:00:45  CPU: 0:00:46
SIM:  -49:59:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -49:58:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -49:57:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -49:56:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -49:55:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
Writing HPC Output at: -49:55:00  Clock: 0:00:45  CPU: 0:00:46
SIM:  -49:54:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -49:53:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -49:52:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -49:51:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -49:50:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
Writing HPC Output at: -49:50:00  Clock: 0:00:45  CPU: 0:00:46
SIM:  -49:49:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -49:48:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -49:47:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -49:46:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -49:45:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
Writing HPC Output at: -49:45:00  Clock: 0:00:46  CPU: 0:00:46
SIM:  -49:44:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -49:43:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -49:42:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -49:41:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -49:40:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
Writing HPC Output at: -49:40:00  Clock: 0:00:46  CPU: 0:00:47
SIM:  -49:39:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -49:38:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -49:37:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -49:36:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -49:35:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
Writing HPC Output at: -49:35:00  Clock: 0:00:46  CPU: 0:00:47
SIM:  -49:34:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -49:33:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -49:32:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -49:31:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -49:30:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
Writing HPC Output at: -49:30:00  Clock: 0:00:46  CPU: 0:00:47
SIM:  -49:29:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -49:28:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -49:27:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -49:26:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -49:25:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
Writing HPC Output at: -49:25:00  Clock: 0:00:46  CPU: 0:00:47
SIM:  -49:24:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -49:23:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -49:22:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -49:21:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -49:20:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
Writing HPC Output at: -49:20:00  Clock: 0:00:46  CPU: 0:00:47
SIM:  -49:19:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -49:18:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -49:17:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -49:16:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -49:15:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
Writing HPC Output at: -49:15:00  Clock: 0:00:46  CPU: 0:00:47
SIM:  -49:14:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -49:13:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -49:12:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -49:11:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -49:10:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
Writing HPC Output at: -49:10:00  Clock: 0:00:47  CPU: 0:00:47
SIM:  -49:09:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -49:08:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -49:07:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -49:06:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -49:05:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
Writing HPC Output at: -49:05:00  Clock: 0:00:47  CPU: 0:00:48
SIM:  -49:04:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -49:03:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -49:02:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -49:01:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -49:00:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
Writing HPC Output at: -49:00:00  Clock: 0:00:47  CPU: 0:00:48
SIM:  -48:59:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -48:58:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -48:57:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -48:56:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -48:55:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
Writing HPC Output at: -48:55:00  Clock: 0:00:47  CPU: 0:00:48
SIM:  -48:54:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -48:53:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -48:52:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -48:51:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -48:50:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
Writing HPC Output at: -48:50:00  Clock: 0:00:47  CPU: 0:00:48
SIM:  -48:49:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -48:48:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -48:47:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -48:46:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -48:45:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
Writing HPC Output at: -48:45:00  Clock: 0:00:47  CPU: 0:00:48
SIM:  -48:44:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -48:43:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -48:42:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -48:41:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -48:40:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
Writing HPC Output at: -48:40:00  Clock: 0:00:47  CPU: 0:00:48
SIM:  -48:39:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -48:38:55    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -48:37:53    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -48:36:53    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -48:35:53    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
Writing HPC Output at: -48:35:00  Clock: 0:00:48  CPU: 0:00:48
SIM:  -48:34:53    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -48:33:53    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -48:32:53    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -48:31:53    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -48:30:53    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
Writing HPC Output at: -48:30:00  Clock: 0:00:48  CPU: 0:00:49
SIM:  -48:29:53    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -48:28:53    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -48:27:53    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -48:26:53    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -48:25:53    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
Writing HPC Output at: -48:25:00  Clock: 0:00:48  CPU: 0:00:49
SIM:  -48:24:53    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -48:23:53    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -48:22:53    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -48:21:53    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -48:20:53    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
Writing HPC Output at: -48:20:00  Clock: 0:00:48  CPU: 0:00:49
SIM:  -48:19:53    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -48:18:53    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -48:17:53    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -48:16:53    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -48:15:53    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
Writing HPC Output at: -48:15:00  Clock: 0:00:48  CPU: 0:00:49
SIM:  -48:14:53    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -48:13:53    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -48:12:53    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -48:11:53    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -48:10:53    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
Writing HPC Output at: -48:10:00  Clock: 0:00:48  CPU: 0:00:49
SIM:  -48:09:53    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -48:08:53    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -48:07:53    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -48:06:53    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -48:05:53    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
Writing HPC Output at: -48:05:00  Clock: 0:00:49  CPU: 0:00:49
SIM:  -48:04:53    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -48:03:53    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -48:02:53    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -48:01:53    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -48:00:53    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
Writing HPC Output at: -48:00:00  Clock: 0:00:49  CPU: 0:00:50
SIM:  -47:59:54    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -47:58:54    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -47:57:54    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -47:56:54    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -47:55:54    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
Writing HPC Output at: -47:55:00  Clock: 0:00:49  CPU: 0:00:50
SIM:  -47:54:54    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -47:53:54    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -47:52:54    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -47:51:54    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -47:50:54    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
Writing HPC Output at: -47:50:00  Clock: 0:00:49  CPU: 0:00:50
SIM:  -47:49:54    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -47:48:54    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -47:47:54    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -47:46:54    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -47:45:54    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
Writing HPC Output at: -47:45:00  Clock: 0:00:49  CPU: 0:00:50
SIM:  -47:44:54    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -47:43:54    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -47:42:54    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -47:41:54    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -47:40:54    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
Writing HPC Output at: -47:40:00  Clock: 0:00:49  CPU: 0:00:50
SIM:  -47:39:54    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -47:38:54    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -47:37:54    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -47:36:54    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -47:35:54    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
Writing HPC Output at: -47:35:00  Clock: 0:00:50  CPU: 0:00:50
SIM:  -47:34:54    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -47:33:54    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -47:32:54    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -47:31:54    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -47:30:54    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
Writing HPC Output at: -47:30:00  Clock: 0:00:50  CPU: 0:00:50
SIM:  -47:29:54    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -47:28:54    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -47:27:54    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -47:26:54    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -47:25:54    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
Writing HPC Output at: -47:25:00  Clock: 0:00:50  CPU: 0:00:51
SIM:  -47:24:54    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -47:23:54    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -47:22:54    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -47:21:54    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -47:20:54    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
Writing HPC Output at: -47:20:00  Clock: 0:00:50  CPU: 0:00:51
SIM:  -47:19:54    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -47:18:54    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -47:17:54    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -47:16:54    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -47:15:54    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
Writing HPC Output at: -47:15:00  Clock: 0:00:50  CPU: 0:00:51
SIM:  -47:14:54    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -47:13:54    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -47:12:54    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -47:11:54    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -47:10:54    -d  0  0    0D 47%  1D  1%  2D 53%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
Writing HPC Output at: -47:10:00  Clock: 0:00:50  CPU: 0:00:51
SIM:  -47:09:54    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -47:08:54    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -47:07:54    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -47:06:54    -d  0  0    0D 47%  1D  1%  2D 53%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
SIM:  -47:05:54    -d  0  0    0D 47%  1D  1%  2D 53%    CE -0.0%  0.0% -0.0%    Vi     0  Vo     0  dV     0
Writing HPC Output at: -47:05:00  Clock: 0:00:50  CPU: 0:00:51
SIM:  -47:04:54    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     0
SIM:  -47:03:54    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     0
SIM:  -47:02:54    -d  0  0    0D 47%  1D  1%  2D 53%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     0
SIM:  -47:01:54    -d  0  0    0D 47%  1D  1%  2D 53%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     0
SIM:  -47:00:54    -d  0  0    0D 46%  1D  1%  2D 53%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     0
Writing HPC Output at: -47:00:00  Clock: 0:00:51  CPU: 0:00:51
SIM:  -46:59:54    -d  0  0    0D 47%  1D  1%  2D 52%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     0
SIM:  -46:58:54    -d  0  0    0D 47%  1D  1%  2D 53%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     0
SIM:  -46:57:54    -d  0  0    0D 47%  1D  1%  2D 53%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     0
SIM:  -46:56:54    -d  0  0    0D 46%  1D  1%  2D 53%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     0
SIM:  -46:55:54    -d  0  0    0D 46%  1D  1%  2D 53%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     0
Writing HPC Output at: -46:55:00  Clock: 0:00:51  CPU: 0:00:52
SIM:  -46:54:54    -d  0  0    0D 47%  1D  1%  2D 53%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     0
SIM:  -46:53:54    -d  0  0    0D 47%  1D  1%  2D 53%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     0
SIM:  -46:52:54    -d  0  0    0D 46%  1D  1%  2D 53%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     0
SIM:  -46:51:54    -d  0  0    0D 46%  1D  1%  2D 53%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     0
SIM:  -46:50:54    -d  0  0    0D 46%  1D  1%  2D 53%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     0
Writing HPC Output at: -46:50:00  Clock: 0:00:51  CPU: 0:00:52
SIM:  -46:49:54    -d  0  0    0D 47%  1D  1%  2D 53%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     0
SIM:  -46:48:54    -d  0  0    0D 46%  1D  1%  2D 53%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     0
SIM:  -46:47:54    -d  0  0    0D 46%  1D  1%  2D 53%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     0
SIM:  -46:46:54    -d  0  0    0D 46%  1D  1%  2D 53%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     0
SIM:  -46:45:54    -d  0  0    0D 46%  1D  1%  2D 53%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     0
Writing HPC Output at: -46:45:00  Clock: 0:00:51  CPU: 0:00:52
SIM:  -46:44:54    -d  0  0    0D 46%  1D  1%  2D 53%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     0
SIM:  -46:43:54    -d  0  0    0D 46%  1D  1%  2D 53%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     0
SIM:  -46:42:54    -d  0  0    0D 46%  1D  1%  2D 53%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     0
SIM:  -46:41:54    -d  0  0    0D 46%  1D  1%  2D 53%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     0
SIM:  -46:40:54    -d  0  0    0D 46%  1D  1%  2D 53%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     0
Writing HPC Output at: -46:40:00  Clock: 0:00:51  CPU: 0:00:52
SIM:  -46:39:54    -d  0  0    0D 46%  1D  1%  2D 53%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     0
SIM:  -46:38:54    -d  0  0    0D 46%  1D  1%  2D 53%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     0
SIM:  -46:37:54    -d  0  0    0D 46%  1D  1%  2D 53%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     0
SIM:  -46:36:54    -d  0  0    0D 46%  1D  1%  2D 53%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     0
SIM:  -46:35:54    -d  0  0    0D 46%  1D  1%  2D 53%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     0
Writing HPC Output at: -46:35:00  Clock: 0:00:51  CPU: 0:00:52
SIM:  -46:34:54    -d  0  0    0D 46%  1D  1%  2D 53%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     0
SIM:  -46:33:54    -d  0  0    0D 46%  1D  1%  2D 53%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     0
SIM:  -46:32:54    -d  0  0    0D 46%  1D  1%  2D 53%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     0
SIM:  -46:31:54    -d  0  0    0D 46%  1D  1%  2D 53%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     0
SIM:  -46:30:54    -d  0  0    0D 46%  1D  1%  2D 53%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     0
Writing HPC Output at: -46:30:00  Clock: 0:00:52  CPU: 0:00:52
SIM:  -46:29:54    -d  0  0    0D 46%  1D  1%  2D 53%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     0
SIM:  -46:28:54    -d  0  0    0D 46%  1D  1%  2D 53%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     0
SIM:  -46:27:54    -d  0  0    0D 46%  1D  1%  2D 53%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     0
SIM:  -46:26:54    -d  0  0    0D 46%  1D  1%  2D 53%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     0
SIM:  -46:25:54    -d  0  0    0D 46%  1D  1%  2D 53%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     0
Writing HPC Output at: -46:25:00  Clock: 0:00:52  CPU: 0:00:53
SIM:  -46:24:54    -d  0  0    0D 46%  1D  1%  2D 53%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     0
SIM:  -46:23:54    -d  0  0    0D 46%  1D  1%  2D 53%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     0
SIM:  -46:22:54    -d  0  0    0D 46%  1D  1%  2D 53%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     0
SIM:  -46:21:54    -d  0  0    0D 46%  1D  1%  2D 53%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     0
SIM:  -46:20:54    -d  0  0    0D 46%  1D  1%  2D 53%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     0
Writing HPC Output at: -46:20:00  Clock: 0:00:52  CPU: 0:00:53
SIM:  -46:19:54    -d  0  0    0D 46%  1D  1%  2D 53%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     0
SIM:  -46:18:54    -d  0  0    0D 46%  1D  1%  2D 53%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     0
SIM:  -46:17:54    -d  0  0    0D 46%  1D  1%  2D 53%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     0
SIM:  -46:16:54    -d  0  0    0D 46%  1D  1%  2D 53%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     0
SIM:  -46:15:54    -d  0  0    0D 46%  1D  1%  2D 53%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     0
Writing HPC Output at: -46:15:00  Clock: 0:00:52  CPU: 0:00:53
SIM:  -46:14:54    -d  0  0    0D 46%  1D  1%  2D 53%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     0
SIM:  -46:13:54    -d  0  0    0D 46%  1D  1%  2D 53%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     0
SIM:  -46:12:54    -d  0  0    0D 46%  1D  1%  2D 53%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     0
SIM:  -46:11:54    -d  0  0    0D 46%  1D  1%  2D 53%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     0
SIM:  -46:10:54    -d  0  0    0D 46%  1D  1%  2D 53%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     0
Writing HPC Output at: -46:10:00  Clock: 0:00:52  CPU: 0:00:53
SIM:  -46:09:54    -d  0  0    0D 46%  1D  1%  2D 53%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     0
SIM:  -46:08:54    -d  0  0    0D 46%  1D  1%  2D 53%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     0
SIM:  -46:07:54    -d  0  0    0D 46%  1D  1%  2D 53%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     0
SIM:  -46:06:54    -d  0  0    0D 46%  1D  1%  2D 53%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     0
SIM:  -46:05:54    -d  0  0    0D 46%  1D  1%  2D 53%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     0
Writing HPC Output at: -46:05:00  Clock: 0:00:52  CPU: 0:00:53
SIM:  -46:04:54    -d  0  0    0D 46%  1D  1%  2D 53%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     0
SIM:  -46:03:54    -d  0  0    0D 46%  1D  1%  2D 53%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     0
SIM:  -46:02:54    -d  0  0    0D 46%  1D  1%  2D 53%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     0
SIM:  -46:01:54    -d  0  0    0D 46%  1D  1%  2D 53%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     0
SIM:  -46:00:54    -d  0  0    0D 46%  1D  1%  2D 53%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     0
Writing HPC Output at: -46:00:00  Clock: 0:00:53  CPU: 0:00:53
SIM:  -45:59:54    -d  0  0    0D 46%  1D  1%  2D 53%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     0
SIM:  -45:58:54    -d  0  0    0D 46%  1D  1%  2D 53%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     0
SIM:  -45:57:54    -d  0  0    0D 46%  1D  1%  2D 53%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     0
SIM:  -45:56:54    -d  0  0    0D 46%  1D  1%  2D 53%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     0
SIM:  -45:55:54    -d  0  0    0D 46%  1D  1%  2D 53%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     0
Writing HPC Output at: -45:55:00  Clock: 0:00:53  CPU: 0:00:54
SIM:  -45:54:54    -d  0  0    0D 46%  1D  1%  2D 53%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     0
SIM:  -45:53:54    -d  0  0    0D 46%  1D  1%  2D 53%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     0
SIM:  -45:52:54    -d  0  0    0D 46%  1D  1%  2D 53%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     0
SIM:  -45:51:54    -d  0  0    0D 46%  1D  1%  2D 53%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     0
SIM:  -45:50:54    -d  0  0    0D 46%  1D  1%  2D 53%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     0
Writing HPC Output at: -45:50:00  Clock: 0:00:53  CPU: 0:00:54
SIM:  -45:49:54    -d  0  0    0D 46%  1D  1%  2D 53%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     0
SIM:  -45:48:54    -d  0  0    0D 46%  1D  1%  2D 53%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     0
SIM:  -45:47:54    -d  0  0    0D 46%  1D  1%  2D 53%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     0
SIM:  -45:46:54    -d  0  0    0D 46%  1D  1%  2D 53%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     0
SIM:  -45:45:54    -d  0  0    0D 46%  1D  1%  2D 53%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     0
Writing HPC Output at: -45:45:00  Clock: 0:00:53  CPU: 0:00:54
SIM:  -45:44:54    -d  0  0    0D 46%  1D  1%  2D 53%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     0
SIM:  -45:43:54    -d  0  0    0D 46%  1D  1%  2D 53%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     0
SIM:  -45:42:54    -d  0  0    0D 46%  1D  1%  2D 53%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     0
SIM:  -45:41:54    -d  0  0    0D 46%  1D  1%  2D 53%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     0
SIM:  -45:40:54    -d  0  0    0D 46%  1D  1%  2D 53%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     0
Writing HPC Output at: -45:40:00  Clock: 0:00:53  CPU: 0:00:54
SIM:  -45:39:54    -d  0  0    0D 46%  1D  1%  2D 53%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     0
SIM:  -45:38:54    -d  0  0    0D 46%  1D  1%  2D 53%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     0
SIM:  -45:37:54    -d  0  0    0D 46%  1D  1%  2D 53%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     0
SIM:  -45:36:54    -d  0  0    0D 46%  1D  1%  2D 53%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     0
SIM:  -45:35:54    -d  0  0    0D 46%  1D  1%  2D 53%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     0
Writing HPC Output at: -45:35:00  Clock: 0:00:53  CPU: 0:00:54
SIM:  -45:34:54    -d  0  0    0D 46%  1D  1%  2D 53%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     0
SIM:  -45:33:54    -d  0  0    0D 46%  1D  1%  2D 53%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     0
SIM:  -45:32:54    -d  0  0    0D 46%  1D  1%  2D 53%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     0
SIM:  -45:31:54    -d  0  0    0D 46%  1D  1%  2D 53%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     0
SIM:  -45:30:54    -d  0  0    0D 46%  1D  1%  2D 53%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     0
Writing HPC Output at: -45:30:00  Clock: 0:00:54  CPU: 0:00:54
SIM:  -45:29:54    -d  0  0    0D 46%  1D  1%  2D 53%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     0
SIM:  -45:28:54    -d  0  0    0D 46%  1D  1%  2D 53%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     0
SIM:  -45:27:54    -d  0  0    0D 46%  1D  1%  2D 53%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     0
SIM:  -45:26:54    -d  0  0    0D 46%  1D  1%  2D 53%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     0
SIM:  -45:25:54    -d  0  0    0D 46%  1D  1%  2D 53%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     0
Writing HPC Output at: -45:25:00  Clock: 0:00:54  CPU: 0:00:54
SIM:  -45:24:54    -d  0  0    0D 46%  1D  1%  2D 53%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     0
SIM:  -45:23:54    -d  0  0    0D 46%  1D  1%  2D 53%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     0
SIM:  -45:22:54    -d  0  0    0D 46%  1D  1%  2D 53%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     0
SIM:  -45:21:54    -d  0  0    0D 46%  1D  1%  2D 53%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     0
SIM:  -45:20:54    -d  0  0    0D 46%  1D  1%  2D 53%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     0
Writing HPC Output at: -45:20:00  Clock: 0:00:54  CPU: 0:00:55
SIM:  -45:19:54    -d  0  0    0D 46%  1D  1%  2D 53%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     0
SIM:  -45:18:54    -d  0  0    0D 46%  1D  1%  2D 53%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     0
SIM:  -45:17:54    -d  0  0    0D 46%  1D  1%  2D 53%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     0
SIM:  -45:16:54    -d  0  0    0D 46%  1D  1%  2D 53%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     0
SIM:  -45:15:54    -d  0  0    0D 46%  1D  1%  2D 53%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     0
Writing HPC Output at: -45:15:00  Clock: 0:00:54  CPU: 0:00:55
SIM:  -45:14:54    -d  0  0    0D 46%  1D  1%  2D 53%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     0
SIM:  -45:13:54    -d  0  0    0D 46%  1D  1%  2D 53%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     0
SIM:  -45:12:54    -d  0  0    0D 46%  1D  1%  2D 53%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     0
SIM:  -45:11:54    -d  0  0    0D 46%  1D  1%  2D 53%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     0
SIM:  -45:10:54    -d  0  0    0D 46%  1D  1%  2D 53%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     0
Writing HPC Output at: -45:10:00  Clock: 0:00:54  CPU: 0:00:55
SIM:  -45:09:54    -d  0  0    0D 46%  1D  1%  2D 53%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     0
SIM:  -45:08:54    -d  0  0    0D 46%  1D  1%  2D 53%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     0
SIM:  -45:07:54    -d  0  0    0D 46%  1D  1%  2D 53%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     0
SIM:  -45:06:54    -d  0  0    0D 46%  1D  1%  2D 53%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     0
SIM:  -45:05:54    -d  0  0    0D 46%  1D  1%  2D 53%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     0
Writing HPC Output at: -45:05:00  Clock: 0:00:54  CPU: 0:00:55
SIM:  -45:04:54    -d  0  0    0D 46%  1D  1%  2D 53%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     0
SIM:  -45:03:54    -d  0  0    0D 46%  1D  1%  2D 53%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     0
SIM:  -45:02:54    -d  0  0    0D 46%  1D  1%  2D 53%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     0
SIM:  -45:01:54    -d  0  0    0D 46%  1D  1%  2D 53%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     0
SIM:  -45:00:54    -d  0  0    0D 46%  1D  1%  2D 53%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     0
Writing HPC Output at: -45:00:00  Clock: 0:00:55  CPU: 0:00:55
SIM:  -44:59:54    -d  0  0    0D 46%  1D  1%  2D 53%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     0
SIM:  -44:58:54    -d  0  0    0D 46%  1D  1%  2D 53%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     0
SIM:  -44:57:54    -d  0  0    0D 46%  1D  1%  2D 53%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     0
SIM:  -44:56:54    -d  0  0    0D 46%  1D  1%  2D 53%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     0
SIM:  -44:55:54    -d  0  0    0D 46%  1D  1%  2D 53%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     0
Writing HPC Output at: -44:55:00  Clock: 0:00:55  CPU: 0:00:55
SIM:  -44:54:54    -d  0  0    0D 46%  1D  1%  2D 53%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     0
SIM:  -44:53:54    -d  0  0    0D 46%  1D  1%  2D 53%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     0
SIM:  -44:52:54    -d  0  0    0D 46%  1D  1%  2D 53%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     0
SIM:  -44:51:54    -d  0  0    0D 46%  1D  1%  2D 53%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     0
SIM:  -44:50:54    -d  0  0    0D 46%  1D  1%  2D 53%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     0
Writing HPC Output at: -44:50:00  Clock: 0:00:55  CPU: 0:00:56
SIM:  -44:49:54    -d  0  0    0D 46%  1D  1%  2D 53%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     0
SIM:  -44:48:54    -d  0  0    0D 46%  1D  1%  2D 53%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     0
SIM:  -44:47:54    -d  0  0    0D 46%  1D  1%  2D 53%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     0
SIM:  -44:46:54    -d  0  0    0D 46%  1D  1%  2D 53%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     0
SIM:  -44:45:54    -d  0  0    0D 46%  1D  1%  2D 53%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     0
Writing HPC Output at: -44:45:00  Clock: 0:00:55  CPU: 0:00:56
SIM:  -44:44:54    -d  0  0    0D 46%  1D  1%  2D 53%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     0
SIM:  -44:43:54    -d  0  0    0D 46%  1D  1%  2D 53%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     0
SIM:  -44:42:54    -d  0  0    0D 46%  1D  1%  2D 53%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     0
SIM:  -44:41:54    -d  0  0    0D 46%  1D  1%  2D 53%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     0
SIM:  -44:40:54    -d  0  0    0D 46%  1D  1%  2D 53%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     0
Writing HPC Output at: -44:40:00  Clock: 0:00:55  CPU: 0:00:56
SIM:  -44:39:54    -d  0  0    0D 46%  1D  1%  2D 53%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     0
SIM:  -44:38:54    -d  0  0    0D 46%  1D  1%  2D 53%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     0
SIM:  -44:37:54    -d  0  0    0D 46%  1D  1%  2D 53%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     0
SIM:  -44:36:54    -d  0  0    0D 46%  1D  1%  2D 53%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     0
SIM:  -44:35:54    -d  0  0    0D 46%  1D  1%  2D 53%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     0
Writing HPC Output at: -44:35:00  Clock: 0:00:55  CPU: 0:00:56
SIM:  -44:34:54    -d  0  0    0D 46%  1D  1%  2D 53%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     0
SIM:  -44:33:54    -d  0  0    0D 46%  1D  1%  2D 53%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     0
SIM:  -44:32:54    -d  0  0    0D 46%  1D  1%  2D 53%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     0
SIM:  -44:31:54    -d  0  0    0D 46%  1D  1%  2D 53%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     0
SIM:  -44:30:54    -d  0  0    0D 46%  1D  1%  2D 53%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     0
Writing HPC Output at: -44:30:00  Clock: 0:00:56  CPU: 0:00:56
SIM:  -44:29:54    -d  0  0    0D 46%  1D  1%  2D 53%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     0
SIM:  -44:28:54    -d  0  0    0D 46%  1D  1%  2D 53%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     0
SIM:  -44:27:54    -d  0  0    0D 46%  1D  1%  2D 53%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     0
SIM:  -44:26:54    -d  0  0    0D 46%  1D  1%  2D 53%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     0
SIM:  -44:25:54    -d  0  0    0D 46%  1D  1%  2D 53%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     0
Writing HPC Output at: -44:25:00  Clock: 0:00:56  CPU: 0:00:56
SIM:  -44:24:54    -d  0  0    0D 46%  1D  1%  2D 53%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     0
SIM:  -44:23:54    -d  0  0    0D 46%  1D  1%  2D 53%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     0
SIM:  -44:22:54    -d  0  0    0D 46%  1D  1%  2D 53%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     0
SIM:  -44:21:54    -d  0  0    0D 46%  1D  1%  2D 53%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     0
SIM:  -44:20:54    -d  0  0    0D 46%  1D  1%  2D 53%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     0
Writing HPC Output at: -44:20:00  Clock: 0:00:56  CPU: 0:00:57
SIM:  -44:19:54    -d  0  0    0D 46%  1D  1%  2D 53%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     0
SIM:  -44:18:54    -d  0  0    0D 46%  1D  1%  2D 53%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     0
SIM:  -44:17:54    -d  0  0    0D 46%  1D  1%  2D 53%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     0
SIM:  -44:16:54    -d  0  0    0D 46%  1D  1%  2D 53%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     0
SIM:  -44:15:54    -d  0  0    0D 46%  1D  1%  2D 53%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     0
Writing HPC Output at: -44:15:00  Clock: 0:00:56  CPU: 0:00:57
SIM:  -44:14:54    -d  0  0    0D 46%  1D  1%  2D 53%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     0
SIM:  -44:13:54    -d  0  0    0D 46%  1D  1%  2D 53%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     0
SIM:  -44:12:54    -d  0  0    0D 46%  1D  1%  2D 53%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     0
SIM:  -44:11:54    -d  0  0    0D 46%  1D  1%  2D 53%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     0
SIM:  -44:10:54    -d  0  0    0D 46%  1D  1%  2D 53%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     0
Writing HPC Output at: -44:10:00  Clock: 0:00:56  CPU: 0:00:57
SIM:  -44:09:54    -d  0  0    0D 46%  1D  1%  2D 53%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     0
SIM:  -44:08:54    -d  0  0    0D 46%  1D  1%  2D 53%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     0
SIM:  -44:07:54    -d  0  0    0D 46%  1D  1%  2D 53%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     0
SIM:  -44:06:54    -d  0  0    0D 46%  1D  1%  2D 53%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     0
SIM:  -44:05:54    -d  0  0    0D 46%  1D  1%  2D 53%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     0
Writing HPC Output at: -44:05:00  Clock: 0:00:56  CPU: 0:00:57
SIM:  -44:04:54    -d  0  0    0D 46%  1D  1%  2D 53%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     0
SIM:  -44:03:54    -d  0  0    0D 46%  1D  1%  2D 53%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     0
SIM:  -44:02:54    -d  0  0    0D 46%  1D  1%  2D 53%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     0
SIM:  -44:01:54    -d  0  0    0D 46%  1D  1%  2D 53%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     0
SIM:  -44:00:54    -d  0  0    0D 46%  1D  1%  2D 53%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     0
Writing HPC Output at: -44:00:00  Clock: 0:00:57  CPU: 0:00:57
SIM:  -43:59:54    -d  0  0    0D 46%  1D  1%  2D 53%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     0
SIM:  -43:58:54    -d  0  0    0D 46%  1D  1%  2D 53%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     0
SIM:  -43:57:54    -d  0  0    0D 46%  1D  1%  2D 53%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     0
SIM:  -43:56:54    -d  0  0    0D 46%  1D  1%  2D 53%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     0
SIM:  -43:55:54    -d  0  0    0D 46%  1D  1%  2D 53%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     0
Writing HPC Output at: -43:55:00  Clock: 0:00:57  CPU: 0:00:57
SIM:  -43:54:54    -d  0  0    0D 46%  1D  1%  2D 53%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     0
SIM:  -43:53:54    -d  0  0    0D 46%  1D  1%  2D 53%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     0
SIM:  -43:52:54    -d  0  0    0D 46%  1D  1%  2D 53%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     0
SIM:  -43:51:54    -d  0  0    0D 46%  1D  1%  2D 53%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     0
SIM:  -43:50:54    -d  0  0    0D 46%  1D  1%  2D 53%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     0
Writing HPC Output at: -43:50:00  Clock: 0:00:57  CPU: 0:00:58
SIM:  -43:49:54    -d  0  0    0D 46%  1D  1%  2D 53%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     0
SIM:  -43:48:54    -d  0  0    0D 46%  1D  1%  2D 53%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     0
SIM:  -43:47:54    -d  0  0    0D 46%  1D  1%  2D 53%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     0
SIM:  -43:46:54    -d  0  0    0D 46%  1D  1%  2D 53%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     0
SIM:  -43:45:54    -d  0  0    0D 46%  1D  1%  2D 53%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     0
Writing HPC Output at: -43:45:00  Clock: 0:00:57  CPU: 0:00:58
SIM:  -43:44:54    -d  0  0    0D 46%  1D  1%  2D 53%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     0
SIM:  -43:43:54    -d  0  0    0D 46%  1D  1%  2D 53%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     0
SIM:  -43:42:54    -d  0  0    0D 46%  1D  1%  2D 53%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     0
SIM:  -43:41:54    -d  0  0    0D 46%  1D  1%  2D 54%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     0
SIM:  -43:40:54    -d  0  0    0D 46%  1D  1%  2D 54%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     0
Writing HPC Output at: -43:40:00  Clock: 0:00:57  CPU: 0:00:58
SIM:  -43:39:54    -d  0  0    0D 46%  1D  1%  2D 53%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     0
SIM:  -43:38:54    -d  0  0    0D 46%  1D  1%  2D 53%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     0
SIM:  -43:37:54    -d  0  0    0D 46%  1D  1%  2D 54%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     0
SIM:  -43:36:54    -d  0  0    0D 46%  1D  1%  2D 54%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     0
SIM:  -43:35:54    -d  0  0    0D 46%  1D  1%  2D 54%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     0
Writing HPC Output at: -43:35:00  Clock: 0:00:57  CPU: 0:00:58
SIM:  -43:34:54    -d  0  0    0D 46%  1D  1%  2D 53%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     0
SIM:  -43:33:54    -d  0  0    0D 46%  1D  1%  2D 54%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     0
SIM:  -43:32:54    -d  0  0    0D 46%  1D  1%  2D 54%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     0
SIM:  -43:31:54    -d  0  0    0D 46%  1D  1%  2D 54%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     0
SIM:  -43:30:54    -d  0  0    0D 45%  1D  1%  2D 54%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     0
Writing HPC Output at: -43:30:00  Clock: 0:00:58  CPU: 0:00:58
SIM:  -43:29:54    -d  0  0    0D 46%  1D  1%  2D 54%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     0
SIM:  -43:28:54    -d  0  0    0D 46%  1D  1%  2D 54%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     0
SIM:  -43:27:54    -d  0  0    0D 46%  1D  1%  2D 54%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     0
SIM:  -43:26:54    -d  0  0    0D 45%  1D  1%  2D 54%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     0
SIM:  -43:25:54    -d  0  0    0D 45%  1D  1%  2D 54%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     0
Writing HPC Output at: -43:25:00  Clock: 0:00:58  CPU: 0:00:59
SIM:  -43:24:54    -d  0  0    0D 46%  1D  1%  2D 54%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     0
SIM:  -43:23:54    -d  0  0    0D 45%  1D  1%  2D 54%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     0
SIM:  -43:22:54    -d  0  0    0D 45%  1D  1%  2D 54%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     0
SIM:  -43:21:54    -d  0  0    0D 45%  1D  1%  2D 54%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     0
SIM:  -43:20:54    -d  0  0    0D 45%  1D  1%  2D 54%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     0
Writing HPC Output at: -43:20:00  Clock: 0:00:58  CPU: 0:00:59
SIM:  -43:19:54    -d  0  0    0D 45%  1D  1%  2D 54%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     0
SIM:  -43:18:54    -d  0  0    0D 45%  1D  1%  2D 54%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     0
SIM:  -43:17:54    -d  0  0    0D 45%  1D  1%  2D 54%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     0
SIM:  -43:16:54    -d  0  0    0D 45%  1D  1%  2D 54%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     0
SIM:  -43:15:54    -d  0  0    0D 45%  1D  1%  2D 54%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     0
Writing HPC Output at: -43:15:00  Clock: 0:00:58  CPU: 0:00:59
SIM:  -43:14:54    -d  0  0    0D 45%  1D  1%  2D 54%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     0
SIM:  -43:13:54    -d  0  0    0D 45%  1D  1%  2D 54%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     0
SIM:  -43:12:54    -d  0  0    0D 45%  1D  1%  2D 54%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     0
SIM:  -43:11:54    -d  0  0    0D 45%  1D  1%  2D 54%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     0
SIM:  -43:10:54    -d  0  0    0D 45%  1D  1%  2D 54%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     0
Writing HPC Output at: -43:10:00  Clock: 0:00:58  CPU: 0:00:59
SIM:  -43:09:54    -d  0  0    0D 45%  1D  1%  2D 54%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     0
SIM:  -43:08:54    -d  0  0    0D 45%  1D  1%  2D 54%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     0
SIM:  -43:07:54    -d  0  0    0D 45%  1D  1%  2D 54%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     0
SIM:  -43:06:54    -d  0  0    0D 45%  1D  1%  2D 54%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     0
SIM:  -43:05:54    -d  0  0    0D 45%  1D  1%  2D 54%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     0
Writing HPC Output at: -43:05:00  Clock: 0:00:59  CPU: 0:00:59
SIM:  -43:04:54    -d  0  0    0D 45%  1D  1%  2D 54%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     0
SIM:  -43:03:54    -d  0  0    0D 45%  1D  1%  2D 54%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     0
SIM:  -43:02:54    -d  0  0    0D 45%  1D  1%  2D 54%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     0
SIM:  -43:01:54    -d  0  0    0D 45%  1D  1%  2D 54%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     0
SIM:  -43:00:54    -d  0  0    0D 45%  1D  1%  2D 54%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     0
Writing HPC Output at: -43:00:00  Clock: 0:00:59  CPU: 0:00:59
SIM:  -42:59:54    -d  0  0    0D 45%  1D  1%  2D 54%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     0
SIM:  -42:58:54    -d  0  0    0D 45%  1D  1%  2D 54%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     0
SIM:  -42:57:54    -d  0  0    0D 45%  1D  1%  2D 54%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     0
SIM:  -42:56:54    -d  0  0    0D 45%  1D  1%  2D 54%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     0
SIM:  -42:55:54    -d  0  0    0D 45%  1D  1%  2D 54%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     0
Writing HPC Output at: -42:55:00  Clock: 0:00:59  CPU: 0:01:00
SIM:  -42:54:54    -d  0  0    0D 45%  1D  1%  2D 54%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     0
SIM:  -42:53:54    -d  0  0    0D 45%  1D  1%  2D 54%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     0
SIM:  -42:52:54    -d  0  0    0D 45%  1D  1%  2D 54%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     0
SIM:  -42:51:54    -d  0  0    0D 45%  1D  1%  2D 54%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     0
SIM:  -42:50:54    -d  0  0    0D 45%  1D  1%  2D 54%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     0
Writing HPC Output at: -42:50:00  Clock: 0:00:59  CPU: 0:01:00
SIM:  -42:49:54    -d  0  0    0D 45%  1D  1%  2D 54%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     0
SIM:  -42:48:54    -d  0  0    0D 45%  1D  1%  2D 54%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     0
SIM:  -42:47:54    -d  0  0    0D 45%  1D  1%  2D 54%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     0
SIM:  -42:46:54    -d  0  0    0D 45%  1D  1%  2D 54%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     0
SIM:  -42:45:55    -d  0  0    0D 45%  1D  1%  2D 54%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     0
Writing HPC Output at: -42:45:00  Clock: 0:00:59  CPU: 0:01:00
SIM:  -42:44:55    -d  0  0    0D 45%  1D  1%  2D 54%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     0
SIM:  -42:43:55    -d  0  0    0D 45%  1D  1%  2D 54%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     0
SIM:  -42:42:55    -d  0  0    0D 45%  1D  1%  2D 54%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     0
SIM:  -42:41:55    -d  0  0    0D 45%  1D  1%  2D 54%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     0
SIM:  -42:40:55    -d  0  0    0D 45%  1D  1%  2D 54%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     0
Writing HPC Output at: -42:40:00  Clock: 0:00:59  CPU: 0:01:00
SIM:  -42:39:55    -d  0  0    0D 45%  1D  1%  2D 54%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     0
SIM:  -42:38:55    -d  0  0    0D 45%  1D  1%  2D 54%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     0
SIM:  -42:37:55    -d  0  0    0D 45%  1D  1%  2D 54%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     0
SIM:  -42:36:55    -d  0  0    0D 45%  1D  1%  2D 54%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     0
SIM:  -42:35:55    -d  0  0    0D 45%  1D  1%  2D 54%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     0
Writing HPC Output at: -42:35:00  Clock: 0:01:00  CPU: 0:01:00
SIM:  -42:34:55    -d  0  0    0D 45%  1D  1%  2D 54%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     0
SIM:  -42:33:55    -d  0  0    0D 45%  1D  1%  2D 54%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     0
SIM:  -42:32:55    -d  0  0    0D 45%  1D  1%  2D 54%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     0
SIM:  -42:31:55    -d  0  0    0D 45%  1D  1%  2D 54%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     0
SIM:  -42:30:55    -d  0  0    0D 45%  1D  1%  2D 54%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     0
Writing HPC Output at: -42:30:00  Clock: 0:01:00  CPU: 0:01:00
SIM:  -42:29:55    -d  0  0    0D 45%  1D  1%  2D 54%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     0
SIM:  -42:28:55    -d  0  0    0D 45%  1D  1%  2D 54%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     0
SIM:  -42:27:55    -d  0  0    0D 45%  1D  1%  2D 54%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     0
SIM:  -42:26:55    -d  0  0    0D 45%  1D  1%  2D 54%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     0
SIM:  -42:25:55    -d  0  0    0D 45%  1D  1%  2D 54%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     0
Writing HPC Output at: -42:25:00  Clock: 0:01:00  CPU: 0:01:01
SIM:  -42:24:55    -d  0  0    0D 45%  1D  1%  2D 54%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     0
SIM:  -42:23:55    -d  0  0    0D 45%  1D  1%  2D 54%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     0
SIM:  -42:22:55    -d  0  0    0D 45%  1D  1%  2D 54%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     0
SIM:  -42:21:55    -d  0  0    0D 45%  1D  1%  2D 54%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     0
SIM:  -42:20:55    -d  0  0    0D 45%  1D  1%  2D 54%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     0
Writing HPC Output at: -42:20:00  Clock: 0:01:00  CPU: 0:01:01
SIM:  -42:19:55    -d  0  0    0D 45%  1D  1%  2D 54%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     0
SIM:  -42:18:55    -d  0  0    0D 45%  1D  1%  2D 54%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     0
SIM:  -42:17:55    -d  0  0    0D 45%  1D  1%  2D 54%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     0
SIM:  -42:16:55    -d  0  0    0D 45%  1D  1%  2D 54%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     0
SIM:  -42:15:55    -d  0  0    0D 45%  1D  1%  2D 54%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     0
Writing HPC Output at: -42:15:00  Clock: 0:01:00  CPU: 0:01:01
SIM:  -42:14:55    -d  0  0    0D 45%  1D  1%  2D 54%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     0
SIM:  -42:13:55    -d  0  0    0D 45%  1D  1%  2D 54%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     0
SIM:  -42:12:55    -d  0  0    0D 45%  1D  1%  2D 54%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     0
SIM:  -42:11:55    -d  0  0    0D 45%  1D  1%  2D 54%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     0
SIM:  -42:10:55    -d  0  0    0D 45%  1D  1%  2D 54%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     0
Writing HPC Output at: -42:10:00  Clock: 0:01:00  CPU: 0:01:01
SIM:  -42:09:55    -d  0  0    0D 45%  1D  1%  2D 54%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     0
SIM:  -42:08:55    -d  0  0    0D 45%  1D  1%  2D 54%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     0
SIM:  -42:07:55    -d  0  0    0D 45%  1D  1%  2D 54%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     0
SIM:  -42:06:55    -d  0  0    0D 45%  1D  1%  2D 54%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     0
SIM:  -42:05:55    -d  0  0    0D 45%  1D  1%  2D 54%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     0
Writing HPC Output at: -42:05:00  Clock: 0:01:01  CPU: 0:01:01
SIM:  -42:04:55    -d  0  0    0D 45%  1D  1%  2D 54%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     0
SIM:  -42:03:55    -d  0  0    0D 45%  1D  1%  2D 54%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     0
SIM:  -42:02:55    -d  0  0    0D 45%  1D  1%  2D 54%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     0
SIM:  -42:01:55    -d  0  0    0D 45%  1D  1%  2D 54%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     0
SIM:  -42:00:55    -d  0  0    0D 45%  1D  1%  2D 54%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     0
Writing HPC Output at: -42:00:00  Clock: 0:01:01  CPU: 0:01:01
SIM:  -41:59:55    -d  0  0    0D 45%  1D  1%  2D 54%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     0
SIM:  -41:58:55    -d  0  0    0D 45%  1D  1%  2D 54%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     0
SIM:  -41:57:55    -d  0  0    0D 45%  1D  1%  2D 54%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     0
SIM:  -41:56:55    -d  0  0    0D 45%  1D  1%  2D 54%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     0
SIM:  -41:55:55    -d  0  0    0D 45%  1D  1%  2D 54%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     0
Writing HPC Output at: -41:55:00  Clock: 0:01:01  CPU: 0:01:02
SIM:  -41:54:55    -d  0  0    0D 45%  1D  1%  2D 54%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     0
SIM:  -41:53:55    -d  0  0    0D 45%  1D  1%  2D 54%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     0
SIM:  -41:52:55    -d  0  0    0D 45%  1D  1%  2D 54%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     0
SIM:  -41:51:55    -d  0  0    0D 45%  1D  1%  2D 54%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     0
SIM:  -41:50:55    -d  0  0    0D 45%  1D  1%  2D 54%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     0
Writing HPC Output at: -41:50:00  Clock: 0:01:01  CPU: 0:01:02
SIM:  -41:49:55    -d  0  0    0D 45%  1D  1%  2D 54%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     0
SIM:  -41:48:55    -d  0  0    0D 45%  1D  1%  2D 54%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     0
SIM:  -41:47:55    -d  0  0    0D 45%  1D  1%  2D 54%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     0
SIM:  -41:46:55    -d  0  0    0D 45%  1D  1%  2D 54%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     0
SIM:  -41:45:55    -d  0  0    0D 45%  1D  1%  2D 54%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     0
Writing HPC Output at: -41:45:00  Clock: 0:01:01  CPU: 0:01:02
SIM:  -41:44:55    -d  0  0    0D 45%  1D  1%  2D 54%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     0
SIM:  -41:43:55    -d  0  0    0D 45%  1D  1%  2D 54%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     0
SIM:  -41:42:55    -d  0  0    0D 45%  1D  1%  2D 54%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     0
SIM:  -41:41:55    -d  0  0    0D 45%  1D  1%  2D 54%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     0
SIM:  -41:40:55    -d  0  0    0D 45%  1D  1%  2D 54%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     0
Writing HPC Output at: -41:40:00  Clock: 0:01:02  CPU: 0:01:02
SIM:  -41:39:55    -d  0  0    0D 45%  1D  1%  2D 54%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     0
SIM:  -41:38:55    -d  0  0    0D 45%  1D  1%  2D 54%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     0
SIM:  -41:37:55    -d  0  0    0D 45%  1D  1%  2D 54%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     0
SIM:  -41:36:55    -d  0  0    0D 45%  1D  1%  2D 54%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     0
SIM:  -41:35:55    -d  0  0    0D 45%  1D  1%  2D 54%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     0
Writing HPC Output at: -41:35:00  Clock: 0:01:02  CPU: 0:01:02
SIM:  -41:34:55    -d  0  0    0D 45%  1D  1%  2D 54%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     0
SIM:  -41:33:55    -d  0  0    0D 45%  1D  1%  2D 54%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     0
SIM:  -41:32:55    -d  0  0    0D 45%  1D  1%  2D 54%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     0
SIM:  -41:31:55    -d  0  0    0D 45%  1D  1%  2D 54%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     0
SIM:  -41:30:55    -d  0  0    0D 45%  1D  1%  2D 54%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     0
Writing HPC Output at: -41:30:00  Clock: 0:01:02  CPU: 0:01:02
SIM:  -41:29:55    -d  0  0    0D 45%  1D  1%  2D 54%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     0
SIM:  -41:28:55    -d  0  0    0D 45%  1D  1%  2D 54%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     0
SIM:  -41:27:55    -d  0  0    0D 45%  1D  1%  2D 54%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     0
SIM:  -41:26:55    -d  0  0    0D 45%  1D  1%  2D 54%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     0
SIM:  -41:25:55    -d  0  0    0D 45%  1D  1%  2D 54%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     0
Writing HPC Output at: -41:25:00  Clock: 0:01:02  CPU: 0:01:03
SIM:  -41:24:55    -d  0  0    0D 45%  1D  1%  2D 54%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     0
SIM:  -41:23:55    -d  0  0    0D 45%  1D  1%  2D 54%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     0
SIM:  -41:22:55    -d  0  0    0D 45%  1D  1%  2D 54%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     0
SIM:  -41:21:55    -d  0  0    0D 45%  1D  1%  2D 54%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     0
SIM:  -41:20:55    -d  0  0    0D 45%  1D  1%  2D 54%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     0
Writing HPC Output at: -41:20:00  Clock: 0:01:02  CPU: 0:01:03
SIM:  -41:19:55    -d  0  0    0D 45%  1D  1%  2D 54%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     0
SIM:  -41:18:55    -d  0  0    0D 45%  1D  1%  2D 54%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     0
SIM:  -41:17:55    -d  0  0    0D 45%  1D  1%  2D 54%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     0
SIM:  -41:16:55    -d  0  0    0D 45%  1D  1%  2D 54%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     0
SIM:  -41:15:55    -d  0  0    0D 45%  1D  1%  2D 54%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     0
Writing HPC Output at: -41:15:00  Clock: 0:01:02  CPU: 0:01:03
SIM:  -41:14:55    -d  0  0    0D 45%  1D  1%  2D 54%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     0
SIM:  -41:13:55    -d  0  0    0D 45%  1D  1%  2D 54%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     0
SIM:  -41:12:55    -d  0  0    0D 45%  1D  1%  2D 54%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     0
SIM:  -41:11:55    -d  0  0    0D 45%  1D  1%  2D 54%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     0
SIM:  -41:10:55    -d  0  0    0D 45%  1D  1%  2D 54%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     0
Writing HPC Output at: -41:10:00  Clock: 0:01:03  CPU: 0:01:03
SIM:  -41:09:55    -d  0  0    0D 45%  1D  1%  2D 54%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -41:08:55    -d  0  0    0D 45%  1D  1%  2D 54%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -41:07:55    -d  0  0    0D 45%  1D  1%  2D 54%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -41:06:55    -d  0  0    0D 45%  1D  1%  2D 54%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -41:05:55    -d  0  0    0D 45%  1D  1%  2D 54%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -41:05:00  Clock: 0:01:03  CPU: 0:01:03
SIM:  -41:04:55    -d  0  0    0D 45%  1D  1%  2D 54%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -41:03:55    -d  0  0    0D 45%  1D  1%  2D 54%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -41:02:55    -d  0  0    0D 45%  1D  1%  2D 54%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -41:01:55    -d  0  0    0D 45%  1D  1%  2D 54%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -41:00:55    -d  0  0    0D 45%  1D  1%  2D 54%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -41:00:00  Clock: 0:01:03  CPU: 0:01:04
SIM:  -40:59:55    -d  0  0    0D 45%  1D  1%  2D 54%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -40:58:55    -d  0  0    0D 45%  1D  1%  2D 54%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -40:57:55    -d  0  0    0D 45%  1D  1%  2D 54%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -40:56:55    -d  0  0    0D 45%  1D  1%  2D 54%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -40:55:55    -d  0  0    0D 45%  1D  1%  2D 54%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -40:55:00  Clock: 0:01:03  CPU: 0:01:04
SIM:  -40:54:55    -d  0  0    0D 45%  1D  1%  2D 54%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -40:53:55    -d  0  0    0D 45%  1D  1%  2D 54%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -40:52:55    -d  0  0    0D 45%  1D  1%  2D 54%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -40:51:55    -d  0  0    0D 45%  1D  1%  2D 54%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -40:50:55    -d  0  0    0D 45%  1D  1%  2D 54%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -40:50:00  Clock: 0:01:03  CPU: 0:01:04
SIM:  -40:49:55    -d  0  0    0D 45%  1D  1%  2D 54%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -40:48:55    -d  0  0    0D 45%  1D  1%  2D 54%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -40:47:55    -d  0  0    0D 45%  1D  1%  2D 54%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -40:46:55    -d  0  0    0D 45%  1D  1%  2D 54%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -40:45:55    -d  0  0    0D 45%  1D  1%  2D 54%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -40:45:00  Clock: 0:01:04  CPU: 0:01:04
SIM:  -40:44:55    -d  0  0    0D 45%  1D  1%  2D 54%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -40:43:55    -d  0  0    0D 45%  1D  1%  2D 54%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -40:42:55    -d  0  0    0D 45%  1D  1%  2D 54%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -40:41:55    -d  0  0    0D 45%  1D  1%  2D 54%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -40:40:55    -d  0  0    0D 45%  1D  1%  2D 54%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -40:40:00  Clock: 0:01:04  CPU: 0:01:04
SIM:  -40:39:55    -d  0  0    0D 45%  1D  1%  2D 54%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -40:38:55    -d  0  0    0D 45%  1D  1%  2D 54%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -40:37:55    -d  0  0    0D 45%  1D  1%  2D 54%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -40:36:55    -d  0  0    0D 45%  1D  1%  2D 54%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -40:35:55    -d  0  0    0D 45%  1D  1%  2D 54%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -40:35:00  Clock: 0:01:04  CPU: 0:01:04
SIM:  -40:34:55    -d  0  0    0D 45%  1D  1%  2D 54%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -40:33:55    -d  0  0    0D 45%  1D  1%  2D 54%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -40:32:55    -d  0  0    0D 45%  1D  1%  2D 54%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -40:31:55    -d  0  0    0D 45%  1D  1%  2D 54%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -40:30:55    -d  0  0    0D 45%  1D  1%  2D 55%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -40:30:00  Clock: 0:01:04  CPU: 0:01:05
SIM:  -40:29:55    -d  0  0    0D 45%  1D  1%  2D 54%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -40:28:55    -d  0  0    0D 45%  1D  1%  2D 54%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -40:27:55    -d  0  0    0D 45%  1D  1%  2D 55%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -40:26:55    -d  0  0    0D 45%  1D  1%  2D 55%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -40:25:55    -d  0  0    0D 45%  1D  1%  2D 55%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -40:25:00  Clock: 0:01:04  CPU: 0:01:05
SIM:  -40:24:55    -d  0  0    0D 45%  1D  1%  2D 54%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -40:23:55    -d  0  0    0D 45%  1D  1%  2D 55%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -40:22:55    -d  0  0    0D 45%  1D  1%  2D 55%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -40:21:55    -d  0  0    0D 45%  1D  1%  2D 55%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -40:20:55    -d  0  0    0D 45%  1D  1%  2D 55%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -40:20:00  Clock: 0:01:04  CPU: 0:01:05
SIM:  -40:19:55    -d  0  0    0D 45%  1D  1%  2D 55%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -40:18:55    -d  0  0    0D 45%  1D  1%  2D 55%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -40:17:55    -d  0  0    0D 45%  1D  1%  2D 55%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -40:16:55    -d  0  0    0D 45%  1D  1%  2D 55%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -40:15:55    -d  0  0    0D 44%  1D  1%  2D 55%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -40:15:00  Clock: 0:01:05  CPU: 0:01:05
SIM:  -40:14:55    -d  0  0    0D 45%  1D  1%  2D 55%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -40:13:55    -d  0  0    0D 45%  1D  1%  2D 55%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -40:12:55    -d  0  0    0D 44%  1D  1%  2D 55%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -40:11:55    -d  0  0    0D 44%  1D  1%  2D 55%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -40:10:55    -d  0  0    0D 44%  1D  1%  2D 55%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -40:10:00  Clock: 0:01:05  CPU: 0:01:05
SIM:  -40:09:55    -d  0  0    0D 45%  1D  1%  2D 55%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -40:08:55    -d  0  0    0D 44%  1D  1%  2D 55%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -40:07:55    -d  0  0    0D 44%  1D  1%  2D 55%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -40:06:55    -d  0  0    0D 44%  1D  1%  2D 55%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -40:05:55    -d  0  0    0D 44%  1D  1%  2D 55%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -40:05:00  Clock: 0:01:05  CPU: 0:01:06
SIM:  -40:04:55    -d  0  0    0D 44%  1D  1%  2D 55%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -40:03:55    -d  0  0    0D 44%  1D  1%  2D 55%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -40:02:55    -d  0  0    0D 44%  1D  1%  2D 55%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -40:01:55    -d  0  0    0D 44%  1D  1%  2D 55%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -40:00:55    -d  0  0    0D 44%  1D  1%  2D 55%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -40:00:00  Clock: 0:01:05  CPU: 0:01:06
SIM:  -39:59:55    -d  0  0    0D 44%  1D  1%  2D 55%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -39:58:55    -d  0  0    0D 44%  1D  1%  2D 55%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -39:57:55    -d  0  0    0D 44%  1D  1%  2D 55%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -39:56:55    -d  0  0    0D 44%  1D  1%  2D 55%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -39:55:55    -d  0  0    0D 44%  1D  1%  2D 55%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -39:55:00  Clock: 0:01:05  CPU: 0:01:06
SIM:  -39:54:55    -d  0  0    0D 44%  1D  1%  2D 55%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -39:53:55    -d  0  0    0D 44%  1D  1%  2D 55%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -39:52:55    -d  0  0    0D 44%  1D  1%  2D 55%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -39:51:55    -d  0  0    0D 44%  1D  1%  2D 55%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -39:50:55    -d  0  0    0D 44%  1D  1%  2D 55%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -39:50:00  Clock: 0:01:06  CPU: 0:01:06
SIM:  -39:49:55    -d  0  0    0D 44%  1D  1%  2D 55%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -39:48:55    -d  0  0    0D 44%  1D  1%  2D 55%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -39:47:55    -d  0  0    0D 44%  1D  1%  2D 55%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -39:46:55    -d  0  0    0D 44%  1D  1%  2D 55%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -39:45:55    -d  0  0    0D 44%  1D  1%  2D 55%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -39:45:00  Clock: 0:01:06  CPU: 0:01:06
SIM:  -39:44:55    -d  0  0    0D 44%  1D  1%  2D 55%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -39:43:55    -d  0  0    0D 44%  1D  1%  2D 55%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -39:42:55    -d  0  0    0D 44%  1D  1%  2D 55%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -39:41:55    -d  0  0    0D 44%  1D  1%  2D 55%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -39:40:55    -d  0  0    0D 44%  1D  1%  2D 55%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -39:40:00  Clock: 0:01:06  CPU: 0:01:06
SIM:  -39:39:55    -d  0  0    0D 44%  1D  1%  2D 55%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -39:38:55    -d  0  0    0D 44%  1D  1%  2D 55%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -39:37:55    -d  0  0    0D 44%  1D  1%  2D 55%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -39:36:55    -d  0  0    0D 44%  1D  1%  2D 55%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -39:35:55    -d  0  0    0D 44%  1D  1%  2D 55%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -39:35:00  Clock: 0:01:06  CPU: 0:01:07
SIM:  -39:34:55    -d  0  0    0D 44%  1D  1%  2D 55%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -39:33:55    -d  0  0    0D 44%  1D  1%  2D 55%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -39:32:55    -d  0  0    0D 44%  1D  1%  2D 55%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -39:31:55    -d  0  0    0D 44%  1D  1%  2D 55%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -39:30:55    -d  0  0    0D 44%  1D  1%  2D 55%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -39:30:00  Clock: 0:01:06  CPU: 0:01:07
SIM:  -39:29:55    -d  0  0    0D 44%  1D  1%  2D 55%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -39:28:55    -d  0  0    0D 44%  1D  1%  2D 55%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -39:27:55    -d  0  0    0D 44%  1D  1%  2D 55%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -39:26:55    -d  0  0    0D 44%  1D  1%  2D 55%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -39:25:55    -d  0  0    0D 44%  1D  1%  2D 55%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -39:25:00  Clock: 0:01:07  CPU: 0:01:07
SIM:  -39:24:55    -d  0  0    0D 44%  1D  1%  2D 55%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -39:23:55    -d  0  0    0D 44%  1D  1%  2D 55%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -39:22:55    -d  0  0    0D 44%  1D  1%  2D 55%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -39:21:55    -d  0  0    0D 44%  1D  1%  2D 55%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -39:20:55    -d  0  0    0D 44%  1D  1%  2D 55%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -39:20:00  Clock: 0:01:07  CPU: 0:01:07
SIM:  -39:19:55    -d  0  0    0D 44%  1D  1%  2D 55%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -39:18:55    -d  0  0    0D 44%  1D  1%  2D 55%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -39:17:55    -d  0  0    0D 44%  1D  1%  2D 55%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -39:16:55    -d  0  0    0D 44%  1D  1%  2D 55%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -39:15:55    -d  0  0    0D 44%  1D  1%  2D 55%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -39:15:00  Clock: 0:01:07  CPU: 0:01:07
SIM:  -39:14:55    -d  0  0    0D 44%  1D  1%  2D 55%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -39:13:55    -d  0  0    0D 44%  1D  1%  2D 55%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -39:12:55    -d  0  0    0D 44%  1D  1%  2D 55%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -39:11:55    -d  0  0    0D 44%  1D  1%  2D 55%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -39:10:55    -d  0  0    0D 44%  1D  1%  2D 55%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -39:10:00  Clock: 0:01:07  CPU: 0:01:08
SIM:  -39:09:55    -d  0  0    0D 44%  1D  1%  2D 55%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -39:08:55    -d  0  0    0D 44%  1D  1%  2D 55%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -39:07:55    -d  0  0    0D 44%  1D  1%  2D 55%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -39:06:55    -d  0  0    0D 44%  1D  1%  2D 55%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -39:05:55    -d  0  0    0D 44%  1D  1%  2D 55%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -39:05:00  Clock: 0:01:07  CPU: 0:01:08
SIM:  -39:04:55    -d  0  0    0D 44%  1D  1%  2D 55%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -39:03:55    -d  0  0    0D 44%  1D  1%  2D 55%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -39:02:55    -d  0  0    0D 44%  1D  1%  2D 55%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -39:01:55    -d  0  0    0D 44%  1D  1%  2D 55%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -39:00:55    -d  0  0    0D 44%  1D  1%  2D 55%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -39:00:00  Clock: 0:01:07  CPU: 0:01:08
SIM:  -38:59:55    -d  0  0    0D 44%  1D  1%  2D 55%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -38:58:55    -d  0  0    0D 44%  1D  1%  2D 55%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -38:57:55    -d  0  0    0D 44%  1D  1%  2D 55%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -38:56:55    -d  0  0    0D 44%  1D  1%  2D 55%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -38:55:55    -d  0  0    0D 44%  1D  1%  2D 55%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -38:55:00  Clock: 0:01:08  CPU: 0:01:08
SIM:  -38:54:55    -d  0  0    0D 44%  1D  1%  2D 55%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -38:53:55    -d  0  0    0D 44%  1D  1%  2D 55%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -38:52:55    -d  0  0    0D 44%  1D  1%  2D 55%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -38:51:55    -d  0  0    0D 44%  1D  1%  2D 55%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -38:50:55    -d  0  0    0D 44%  1D  1%  2D 55%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -38:50:00  Clock: 0:01:08  CPU: 0:01:08
SIM:  -38:49:55    -d  0  0    0D 44%  1D  1%  2D 55%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -38:48:55    -d  0  0    0D 44%  1D  1%  2D 55%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -38:47:55    -d  0  0    0D 44%  1D  1%  2D 55%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -38:46:55    -d  0  0    0D 44%  1D  1%  2D 55%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -38:45:55    -d  0  0    0D 44%  1D  1%  2D 55%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -38:45:00  Clock: 0:01:08  CPU: 0:01:09
SIM:  -38:44:55    -d  0  0    0D 44%  1D  1%  2D 55%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -38:43:55    -d  0  0    0D 44%  1D  1%  2D 55%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -38:42:55    -d  0  0    0D 44%  1D  1%  2D 55%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -38:41:55    -d  0  0    0D 44%  1D  1%  2D 55%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -38:40:55    -d  0  0    0D 44%  1D  1%  2D 55%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -38:40:00  Clock: 0:01:08  CPU: 0:01:09
SIM:  -38:39:55    -d  0  0    0D 44%  1D  1%  2D 55%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -38:38:55    -d  0  0    0D 44%  1D  1%  2D 55%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -38:37:55    -d  0  0    0D 44%  1D  1%  2D 55%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -38:36:55    -d  0  0    0D 44%  1D  1%  2D 55%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -38:35:55    -d  0  0    0D 44%  1D  1%  2D 55%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -38:35:00  Clock: 0:01:08  CPU: 0:01:09
SIM:  -38:34:55    -d  0  0    0D 44%  1D  1%  2D 55%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -38:33:55    -d  0  0    0D 44%  1D  1%  2D 55%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -38:32:55    -d  0  0    0D 44%  1D  1%  2D 55%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -38:31:55    -d  0  0    0D 44%  1D  1%  2D 55%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -38:30:55    -d  0  0    0D 44%  1D  1%  2D 55%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -38:30:00  Clock: 0:01:09  CPU: 0:01:09
SIM:  -38:29:55    -d  0  0    0D 44%  1D  1%  2D 55%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -38:28:55    -d  0  0    0D 44%  1D  1%  2D 55%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -38:27:55    -d  0  0    0D 44%  1D  1%  2D 55%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -38:26:55    -d  0  0    0D 44%  1D  1%  2D 55%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -38:25:55    -d  0  0    0D 44%  1D  1%  2D 55%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -38:25:00  Clock: 0:01:09  CPU: 0:01:09
SIM:  -38:24:55    -d  0  0    0D 44%  1D  1%  2D 55%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -38:23:55    -d  0  0    0D 44%  1D  1%  2D 55%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -38:22:55    -d  0  0    0D 44%  1D  1%  2D 55%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -38:21:55    -d  0  0    0D 44%  1D  1%  2D 55%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -38:20:55    -d  0  0    0D 44%  1D  1%  2D 55%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -38:20:00  Clock: 0:01:09  CPU: 0:01:09
SIM:  -38:19:55    -d  0  0    0D 44%  1D  1%  2D 55%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -38:18:55    -d  0  0    0D 44%  1D  1%  2D 55%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -38:17:55    -d  0  0    0D 44%  1D  1%  2D 55%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -38:16:55    -d  0  0    0D 44%  1D  1%  2D 55%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -38:15:55    -d  0  0    0D 44%  1D  1%  2D 55%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -38:15:00  Clock: 0:01:09  CPU: 0:01:10
SIM:  -38:14:55    -d  0  0    0D 44%  1D  1%  2D 55%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -38:13:55    -d  0  0    0D 44%  1D  1%  2D 55%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -38:12:55    -d  0  0    0D 44%  1D  1%  2D 55%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -38:11:55    -d  0  0    0D 44%  1D  1%  2D 55%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -38:10:55    -d  0  0    0D 44%  1D  1%  2D 55%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -38:10:00  Clock: 0:01:09  CPU: 0:01:10
SIM:  -38:09:55    -d  0  0    0D 44%  1D  1%  2D 55%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -38:08:55    -d  0  0    0D 44%  1D  1%  2D 55%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -38:07:55    -d  0  0    0D 44%  1D  1%  2D 55%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -38:06:55    -d  0  0    0D 44%  1D  1%  2D 55%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -38:05:55    -d  0  0    0D 44%  1D  1%  2D 55%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -38:05:00  Clock: 0:01:10  CPU: 0:01:10
SIM:  -38:04:55    -d  0  0    0D 44%  1D  1%  2D 55%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -38:03:55    -d  0  0    0D 44%  1D  1%  2D 55%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -38:02:55    -d  0  0    0D 44%  1D  1%  2D 55%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -38:01:55    -d  0  0    0D 44%  1D  1%  2D 55%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -38:00:55    -d  0  0    0D 44%  1D  1%  2D 55%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -38:00:00  Clock: 0:01:10  CPU: 0:01:10
SIM:  -37:59:55    -d  0  0    0D 44%  1D  1%  2D 55%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -37:58:55    -d  0  0    0D 44%  1D  1%  2D 55%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -37:57:55    -d  0  0    0D 44%  1D  1%  2D 55%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -37:56:55    -d  0  0    0D 44%  1D  1%  2D 55%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -37:55:55    -d  0  0    0D 44%  1D  1%  2D 55%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -37:55:00  Clock: 0:01:10  CPU: 0:01:10
SIM:  -37:54:55    -d  0  0    0D 44%  1D  1%  2D 55%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -37:53:55    -d  0  0    0D 44%  1D  1%  2D 55%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -37:52:55    -d  0  0    0D 44%  1D  1%  2D 55%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -37:51:55    -d  0  0    0D 44%  1D  1%  2D 55%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -37:50:55    -d  0  0    0D 44%  1D  1%  2D 55%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -37:50:00  Clock: 0:01:10  CPU: 0:01:11
SIM:  -37:49:55    -d  0  0    0D 44%  1D  1%  2D 55%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -37:48:55    -d  0  0    0D 44%  1D  1%  2D 55%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -37:47:55    -d  0  0    0D 44%  1D  1%  2D 55%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -37:46:55    -d  0  0    0D 44%  1D  1%  2D 55%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -37:45:55    -d  0  0    0D 44%  1D  1%  2D 55%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -37:45:00  Clock: 0:01:10  CPU: 0:01:11
SIM:  -37:44:55    -d  0  0    0D 44%  1D  1%  2D 55%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -37:43:55    -d  0  0    0D 44%  1D  1%  2D 55%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -37:42:55    -d  0  0    0D 44%  1D  1%  2D 55%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -37:41:55    -d  0  0    0D 44%  1D  1%  2D 55%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -37:40:55    -d  0  0    0D 44%  1D  1%  2D 55%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -37:40:00  Clock: 0:01:11  CPU: 0:01:11
SIM:  -37:39:55    -d  0  0    0D 44%  1D  1%  2D 55%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -37:38:55    -d  0  0    0D 44%  1D  1%  2D 55%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -37:37:55    -d  0  0    0D 44%  1D  1%  2D 55%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -37:36:55    -d  0  0    0D 44%  1D  1%  2D 55%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -37:35:55    -d  0  0    0D 44%  1D  1%  2D 55%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -37:35:00  Clock: 0:01:11  CPU: 0:01:11
SIM:  -37:34:55    -d  0  0    0D 44%  1D  1%  2D 55%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -37:33:55    -d  0  0    0D 44%  1D  1%  2D 55%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -37:32:55    -d  0  0    0D 44%  1D  1%  2D 55%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -37:31:55    -d  0  0    0D 44%  1D  1%  2D 55%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -37:30:55    -d  0  0    0D 44%  1D  1%  2D 55%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -37:30:00  Clock: 0:01:11  CPU: 0:01:11
SIM:  -37:29:55    -d  0  0    0D 44%  1D  1%  2D 55%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -37:28:55    -d  0  0    0D 44%  1D  1%  2D 55%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -37:27:55    -d  0  0    0D 44%  1D  1%  2D 55%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -37:26:55    -d  0  0    0D 44%  1D  1%  2D 55%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -37:25:55    -d  0  0    0D 44%  1D  1%  2D 56%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -37:25:00  Clock: 0:01:11  CPU: 0:01:12
SIM:  -37:24:55    -d  0  0    0D 44%  1D  1%  2D 55%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -37:23:55    -d  0  0    0D 44%  1D  1%  2D 55%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -37:22:55    -d  0  0    0D 44%  1D  1%  2D 55%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -37:21:55    -d  0  0    0D 44%  1D  1%  2D 56%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -37:20:55    -d  0  0    0D 44%  1D  1%  2D 56%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -37:20:00  Clock: 0:01:11  CPU: 0:01:12
SIM:  -37:19:55    -d  0  0    0D 44%  1D  1%  2D 55%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -37:18:55    -d  0  0    0D 44%  1D  1%  2D 56%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -37:17:55    -d  0  0    0D 44%  1D  1%  2D 56%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -37:16:55    -d  0  0    0D 44%  1D  1%  2D 56%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -37:15:55    -d  0  0    0D 44%  1D  1%  2D 56%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -37:15:00  Clock: 0:01:12  CPU: 0:01:12
SIM:  -37:14:55    -d  0  0    0D 44%  1D  1%  2D 56%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -37:13:55    -d  0  0    0D 44%  1D  1%  2D 56%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -37:12:55    -d  0  0    0D 44%  1D  1%  2D 56%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -37:11:55    -d  0  0    0D 44%  1D  1%  2D 56%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -37:10:55    -d  0  0    0D 44%  1D  1%  2D 56%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -37:10:00  Clock: 0:01:12  CPU: 0:01:12
SIM:  -37:09:55    -d  0  0    0D 44%  1D  1%  2D 56%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -37:08:55    -d  0  0    0D 44%  1D  1%  2D 56%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -37:07:55    -d  0  0    0D 44%  1D  1%  2D 56%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -37:06:55    -d  0  0    0D 43%  1D  1%  2D 56%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -37:05:55    -d  0  0    0D 43%  1D  1%  2D 56%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -37:05:00  Clock: 0:01:12  CPU: 0:01:12
SIM:  -37:04:55    -d  0  0    0D 44%  1D  1%  2D 56%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -37:03:55    -d  0  0    0D 44%  1D  1%  2D 56%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -37:02:55    -d  0  0    0D 43%  1D  1%  2D 56%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -37:01:55    -d  0  0    0D 43%  1D  1%  2D 56%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -37:00:55    -d  0  0    0D 43%  1D  1%  2D 56%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -37:00:00  Clock: 0:01:12  CPU: 0:01:13
SIM:  -36:59:55    -d  0  0    0D 43%  1D  1%  2D 56%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -36:58:55    -d  0  0    0D 43%  1D  1%  2D 56%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -36:57:55    -d  0  0    0D 43%  1D  1%  2D 56%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -36:56:55    -d  0  0    0D 43%  1D  1%  2D 56%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -36:55:55    -d  0  0    0D 43%  1D  1%  2D 56%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -36:55:00  Clock: 0:01:12  CPU: 0:01:13
SIM:  -36:54:55    -d  0  0    0D 43%  1D  1%  2D 56%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -36:53:55    -d  0  0    0D 43%  1D  1%  2D 56%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -36:52:55    -d  0  0    0D 43%  1D  1%  2D 56%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -36:51:55    -d  0  0    0D 43%  1D  1%  2D 56%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -36:50:55    -d  0  0    0D 43%  1D  1%  2D 56%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -36:50:00  Clock: 0:01:13  CPU: 0:01:13
SIM:  -36:49:55    -d  0  0    0D 43%  1D  1%  2D 56%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -36:48:55    -d  0  0    0D 43%  1D  1%  2D 56%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -36:47:55    -d  0  0    0D 43%  1D  1%  2D 56%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -36:46:55    -d  0  0    0D 43%  1D  1%  2D 56%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -36:45:55    -d  0  0    0D 43%  1D  1%  2D 56%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -36:45:00  Clock: 0:01:13  CPU: 0:01:13
SIM:  -36:44:55    -d  0  0    0D 43%  1D  1%  2D 56%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -36:43:55    -d  0  0    0D 43%  1D  1%  2D 56%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -36:42:55    -d  0  0    0D 43%  1D  1%  2D 56%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -36:41:55    -d  0  0    0D 43%  1D  1%  2D 56%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -36:40:55    -d  0  0    0D 43%  1D  1%  2D 56%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -36:40:00  Clock: 0:01:13  CPU: 0:01:13
SIM:  -36:39:55    -d  0  0    0D 43%  1D  1%  2D 56%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -36:38:55    -d  0  0    0D 43%  1D  1%  2D 56%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -36:37:55    -d  0  0    0D 43%  1D  1%  2D 56%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -36:36:55    -d  0  0    0D 43%  1D  1%  2D 56%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -36:35:55    -d  0  0    0D 43%  1D  1%  2D 56%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -36:35:00  Clock: 0:01:13  CPU: 0:01:14
SIM:  -36:34:55    -d  0  0    0D 43%  1D  1%  2D 56%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -36:33:55    -d  0  0    0D 43%  1D  1%  2D 56%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -36:32:55    -d  0  0    0D 43%  1D  1%  2D 56%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -36:31:55    -d  0  0    0D 43%  1D  1%  2D 56%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -36:30:55    -d  0  0    0D 43%  1D  1%  2D 56%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -36:30:00  Clock: 0:01:13  CPU: 0:01:14
SIM:  -36:29:55    -d  0  0    0D 43%  1D  1%  2D 56%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -36:28:55    -d  0  0    0D 43%  1D  1%  2D 56%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -36:27:55    -d  0  0    0D 43%  1D  1%  2D 56%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -36:26:55    -d  0  0    0D 43%  1D  1%  2D 56%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -36:25:55    -d  0  0    0D 43%  1D  1%  2D 56%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -36:25:00  Clock: 0:01:13  CPU: 0:01:14
SIM:  -36:24:55    -d  0  0    0D 43%  1D  1%  2D 56%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -36:23:55    -d  0  0    0D 43%  1D  1%  2D 56%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -36:22:55    -d  0  0    0D 43%  1D  1%  2D 56%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -36:21:55    -d  0  0    0D 43%  1D  1%  2D 56%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -36:20:55    -d  0  0    0D 43%  1D  1%  2D 56%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -36:20:00  Clock: 0:01:14  CPU: 0:01:14
SIM:  -36:19:55    -d  0  0    0D 43%  1D  1%  2D 56%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -36:18:55    -d  0  0    0D 43%  1D  1%  2D 56%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -36:17:55    -d  0  0    0D 43%  1D  1%  2D 56%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -36:16:55    -d  0  0    0D 43%  1D  1%  2D 56%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -36:15:55    -d  0  0    0D 43%  1D  1%  2D 56%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -36:15:00  Clock: 0:01:14  CPU: 0:01:14
SIM:  -36:14:55    -d  0  0    0D 43%  1D  1%  2D 56%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -36:13:55    -d  0  0    0D 43%  1D  1%  2D 56%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -36:12:55    -d  0  0    0D 43%  1D  1%  2D 56%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -36:11:55    -d  0  0    0D 43%  1D  1%  2D 56%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -36:10:55    -d  0  0    0D 43%  1D  1%  2D 56%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -36:10:00  Clock: 0:01:14  CPU: 0:01:15
SIM:  -36:09:55    -d  0  0    0D 43%  1D  1%  2D 56%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -36:08:55    -d  0  0    0D 43%  1D  1%  2D 56%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -36:07:55    -d  0  0    0D 43%  1D  1%  2D 56%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -36:06:55    -d  0  0    0D 43%  1D  1%  2D 56%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -36:05:55    -d  0  0    0D 43%  1D  1%  2D 56%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -36:05:00  Clock: 0:01:14  CPU: 0:01:15
SIM:  -36:04:55    -d  0  0    0D 43%  1D  1%  2D 56%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -36:03:55    -d  0  0    0D 43%  1D  1%  2D 56%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -36:02:55    -d  0  0    0D 43%  1D  1%  2D 56%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -36:01:55    -d  0  0    0D 43%  1D  1%  2D 56%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -36:00:55    -d  0  0    0D 43%  1D  1%  2D 56%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -36:00:00  Clock: 0:01:15  CPU: 0:01:15
SIM:  -35:59:55    -d  0  0    0D 43%  1D  1%  2D 56%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -35:58:55    -d  0  0    0D 43%  1D  1%  2D 56%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -35:57:55    -d  0  0    0D 43%  1D  1%  2D 56%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -35:56:55    -d  0  0    0D 43%  1D  1%  2D 56%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -35:55:55    -d  0  0    0D 43%  1D  1%  2D 56%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -35:55:00  Clock: 0:01:15  CPU: 0:01:15
SIM:  -35:54:55    -d  0  0    0D 43%  1D  1%  2D 56%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -35:53:55    -d  0  0    0D 43%  1D  1%  2D 56%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -35:52:55    -d  0  0    0D 43%  1D  1%  2D 56%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -35:51:55    -d  0  0    0D 43%  1D  1%  2D 56%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -35:50:55    -d  0  0    0D 43%  1D  1%  2D 56%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -35:50:00  Clock: 0:01:15  CPU: 0:01:15
SIM:  -35:49:55    -d  0  0    0D 43%  1D  1%  2D 56%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -35:48:55    -d  0  0    0D 43%  1D  1%  2D 56%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -35:47:55    -d  0  0    0D 43%  1D  1%  2D 56%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -35:46:55    -d  0  0    0D 43%  1D  1%  2D 56%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -35:45:55    -d  0  0    0D 43%  1D  1%  2D 56%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -35:45:00  Clock: 0:01:15  CPU: 0:01:16
SIM:  -35:44:55    -d  0  0    0D 43%  1D  1%  2D 56%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -35:43:55    -d  0  0    0D 43%  1D  1%  2D 56%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -35:42:55    -d  0  0    0D 43%  1D  1%  2D 56%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -35:41:55    -d  0  0    0D 43%  1D  1%  2D 56%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -35:40:55    -d  0  0    0D 43%  1D  1%  2D 56%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -35:40:00  Clock: 0:01:15  CPU: 0:01:16
SIM:  -35:39:55    -d  0  0    0D 43%  1D  1%  2D 56%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -35:38:55    -d  0  0    0D 43%  1D  1%  2D 56%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -35:37:55    -d  0  0    0D 43%  1D  1%  2D 56%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -35:36:55    -d  0  0    0D 43%  1D  1%  2D 56%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -35:35:55    -d  0  0    0D 43%  1D  1%  2D 56%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -35:35:00  Clock: 0:01:16  CPU: 0:01:16
SIM:  -35:34:55    -d  0  0    0D 43%  1D  1%  2D 56%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -35:33:55    -d  0  0    0D 43%  1D  1%  2D 56%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -35:32:55    -d  0  0    0D 43%  1D  1%  2D 56%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -35:31:55    -d  0  0    0D 43%  1D  1%  2D 56%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -35:30:55    -d  0  0    0D 43%  1D  1%  2D 56%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -35:30:00  Clock: 0:01:16  CPU: 0:01:16
SIM:  -35:29:55    -d  0  0    0D 43%  1D  1%  2D 56%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -35:28:55    -d  0  0    0D 43%  1D  1%  2D 56%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -35:27:55    -d  0  0    0D 43%  1D  1%  2D 56%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -35:26:55    -d  0  0    0D 43%  1D  1%  2D 56%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -35:25:55    -d  0  0    0D 43%  1D  1%  2D 56%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -35:25:00  Clock: 0:01:16  CPU: 0:01:16
SIM:  -35:24:55    -d  0  0    0D 43%  1D  1%  2D 56%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -35:23:55    -d  0  0    0D 43%  1D  1%  2D 56%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -35:22:55    -d  0  0    0D 43%  1D  1%  2D 56%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -35:21:55    -d  0  0    0D 43%  1D  1%  2D 56%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -35:20:55    -d  0  0    0D 43%  1D  1%  2D 56%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -35:20:00  Clock: 0:01:16  CPU: 0:01:17
SIM:  -35:19:55    -d  0  0    0D 43%  1D  1%  2D 56%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -35:18:55    -d  0  0    0D 43%  1D  1%  2D 56%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -35:17:55    -d  0  0    0D 43%  1D  1%  2D 56%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -35:16:55    -d  0  0    0D 43%  1D  1%  2D 56%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -35:15:55    -d  0  0    0D 43%  1D  1%  2D 56%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -35:15:00  Clock: 0:01:16  CPU: 0:01:17
SIM:  -35:14:55    -d  0  0    0D 43%  1D  1%  2D 56%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -35:13:55    -d  0  0    0D 43%  1D  1%  2D 56%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -35:12:55    -d  0  0    0D 43%  1D  1%  2D 56%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -35:11:55    -d  0  0    0D 43%  1D  1%  2D 56%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -35:10:55    -d  0  0    0D 43%  1D  1%  2D 56%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -35:10:00  Clock: 0:01:17  CPU: 0:01:17
SIM:  -35:09:55    -d  0  0    0D 43%  1D  1%  2D 56%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -35:08:55    -d  0  0    0D 43%  1D  1%  2D 56%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -35:07:55    -d  0  0    0D 43%  1D  1%  2D 56%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -35:06:55    -d  0  0    0D 43%  1D  1%  2D 56%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -35:05:55    -d  0  0    0D 43%  1D  1%  2D 56%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -35:05:00  Clock: 0:01:17  CPU: 0:01:17
SIM:  -35:04:55    -d  0  0    0D 43%  1D  1%  2D 56%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -35:03:55    -d  0  0    0D 43%  1D  1%  2D 56%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -35:02:55    -d  0  0    0D 43%  1D  1%  2D 56%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -35:01:55    -d  0  0    0D 43%  1D  1%  2D 56%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -35:00:55    -d  0  0    0D 43%  1D  1%  2D 56%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -35:00:00  Clock: 0:01:17  CPU: 0:01:17
SIM:  -34:59:55    -d  0  0    0D 43%  1D  1%  2D 56%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -34:58:55    -d  0  0    0D 43%  1D  1%  2D 56%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -34:57:55    -d  0  0    0D 43%  1D  1%  2D 56%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -34:56:55    -d  0  0    0D 43%  1D  1%  2D 56%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -34:55:55    -d  0  0    0D 43%  1D  1%  2D 56%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -34:55:00  Clock: 0:01:17  CPU: 0:01:18
SIM:  -34:54:55    -d  0  0    0D 43%  1D  1%  2D 56%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -34:53:55    -d  0  0    0D 43%  1D  1%  2D 56%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -34:52:55    -d  0  0    0D 43%  1D  1%  2D 56%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -34:51:55    -d  0  0    0D 43%  1D  1%  2D 56%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -34:50:55    -d  0  0    0D 43%  1D  1%  2D 56%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -34:50:00  Clock: 0:01:17  CPU: 0:01:18
SIM:  -34:49:55    -d  0  0    0D 43%  1D  1%  2D 56%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -34:48:55    -d  0  0    0D 43%  1D  1%  2D 56%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -34:47:55    -d  0  0    0D 43%  1D  1%  2D 56%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -34:46:55    -d  0  0    0D 43%  1D  1%  2D 56%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -34:45:55    -d  0  0    0D 43%  1D  1%  2D 56%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -34:45:00  Clock: 0:01:18  CPU: 0:01:18
SIM:  -34:44:55    -d  0  0    0D 43%  1D  1%  2D 56%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -34:43:55    -d  0  0    0D 43%  1D  1%  2D 56%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -34:42:56    -d  0  0    0D 43%  1D  1%  2D 56%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -34:41:56    -d  0  0    0D 43%  1D  1%  2D 56%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -34:40:56    -d  0  0    0D 43%  1D  1%  2D 56%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -34:40:00  Clock: 0:01:18  CPU: 0:01:18
SIM:  -34:39:56    -d  0  0    0D 43%  1D  1%  2D 56%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -34:38:56    -d  0  0    0D 43%  1D  1%  2D 56%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -34:37:56    -d  0  0    0D 43%  1D  1%  2D 56%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -34:36:56    -d  0  0    0D 43%  1D  1%  2D 56%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -34:35:56    -d  0  0    0D 43%  1D  1%  2D 56%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -34:35:00  Clock: 0:01:18  CPU: 0:01:18
SIM:  -34:34:56    -d  0  0    0D 43%  1D  1%  2D 56%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -34:33:56    -d  0  0    0D 43%  1D  1%  2D 56%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -34:32:56    -d  0  0    0D 43%  1D  1%  2D 56%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -34:31:56    -d  0  0    0D 43%  1D  1%  2D 56%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -34:30:56    -d  0  0    0D 43%  1D  1%  2D 56%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -34:30:00  Clock: 0:01:18  CPU: 0:01:19
SIM:  -34:29:56    -d  0  0    0D 43%  1D  1%  2D 56%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -34:28:56    -d  0  0    0D 43%  1D  1%  2D 56%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -34:27:56    -d  0  0    0D 43%  1D  1%  2D 56%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -34:26:56    -d  0  0    0D 43%  1D  1%  2D 57%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -34:25:56    -d  0  0    0D 43%  1D  1%  2D 57%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -34:25:00  Clock: 0:01:18  CPU: 0:01:19
SIM:  -34:24:56    -d  0  0    0D 43%  1D  1%  2D 56%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -34:23:56    -d  0  0    0D 43%  1D  1%  2D 57%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -34:22:56    -d  0  0    0D 43%  1D  1%  2D 57%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -34:21:56    -d  0  0    0D 43%  1D  1%  2D 57%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -34:20:56    -d  0  0    0D 43%  1D  1%  2D 57%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -34:20:00  Clock: 0:01:19  CPU: 0:01:19
SIM:  -34:19:56    -d  0  0    0D 43%  1D  1%  2D 57%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -34:18:56    -d  0  0    0D 43%  1D  1%  2D 57%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -34:17:56    -d  0  0    0D 43%  1D  1%  2D 57%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -34:16:56    -d  0  0    0D 43%  1D  1%  2D 57%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -34:15:56    -d  0  0    0D 43%  1D  1%  2D 57%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -34:15:00  Clock: 0:01:19  CPU: 0:01:19
SIM:  -34:14:56    -d  0  0    0D 43%  1D  1%  2D 57%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -34:13:56    -d  0  0    0D 43%  1D  1%  2D 57%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -34:12:56    -d  0  0    0D 43%  1D  1%  2D 57%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -34:11:56    -d  0  0    0D 43%  1D  1%  2D 57%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -34:10:56    -d  0  0    0D 43%  1D  1%  2D 57%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -34:10:00  Clock: 0:01:19  CPU: 0:01:19
SIM:  -34:09:56    -d  0  0    0D 43%  1D  1%  2D 57%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -34:08:56    -d  0  0    0D 43%  1D  1%  2D 57%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -34:07:56    -d  0  0    0D 43%  1D  1%  2D 57%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -34:06:56    -d  0  0    0D 42%  1D  1%  2D 57%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -34:05:56    -d  0  0    0D 42%  1D  1%  2D 57%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -34:05:00  Clock: 0:01:19  CPU: 0:01:20
SIM:  -34:04:56    -d  0  0    0D 43%  1D  1%  2D 57%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -34:03:56    -d  0  0    0D 42%  1D  1%  2D 57%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -34:02:56    -d  0  0    0D 42%  1D  1%  2D 57%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -34:01:56    -d  0  0    0D 42%  1D  1%  2D 57%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -34:00:56    -d  0  0    0D 42%  1D  1%  2D 57%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -34:00:00  Clock: 0:01:19  CPU: 0:01:20
SIM:  -33:59:56    -d  0  0    0D 42%  1D  1%  2D 57%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -33:58:56    -d  0  0    0D 42%  1D  1%  2D 57%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -33:57:56    -d  0  0    0D 42%  1D  1%  2D 57%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -33:56:56    -d  0  0    0D 42%  1D  1%  2D 57%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -33:55:56    -d  0  0    0D 42%  1D  1%  2D 57%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -33:55:00  Clock: 0:01:20  CPU: 0:01:20
SIM:  -33:54:56    -d  0  0    0D 42%  1D  1%  2D 57%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -33:53:56    -d  0  0    0D 42%  1D  1%  2D 57%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -33:52:56    -d  0  0    0D 42%  1D  1%  2D 57%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -33:51:56    -d  0  0    0D 42%  1D  1%  2D 57%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -33:50:56    -d  0  0    0D 42%  1D  1%  2D 57%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -33:50:00  Clock: 0:01:20  CPU: 0:01:20
SIM:  -33:49:56    -d  0  0    0D 42%  1D  1%  2D 57%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -33:48:56    -d  0  0    0D 42%  1D  1%  2D 57%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -33:47:56    -d  0  0    0D 42%  1D  1%  2D 57%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -33:46:56    -d  0  0    0D 42%  1D  1%  2D 57%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -33:45:56    -d  0  0    0D 42%  1D  1%  2D 57%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -33:45:00  Clock: 0:01:20  CPU: 0:01:20
SIM:  -33:44:56    -d  0  0    0D 42%  1D  1%  2D 57%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -33:43:56    -d  0  0    0D 42%  1D  1%  2D 57%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -33:42:56    -d  0  0    0D 42%  1D  1%  2D 57%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -33:41:56    -d  0  0    0D 42%  1D  1%  2D 57%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -33:40:56    -d  0  0    0D 42%  1D  1%  2D 57%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -33:40:00  Clock: 0:01:20  CPU: 0:01:21
SIM:  -33:39:56    -d  0  0    0D 42%  1D  1%  2D 57%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -33:38:56    -d  0  0    0D 42%  1D  1%  2D 57%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -33:37:56    -d  0  0    0D 42%  1D  1%  2D 57%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -33:36:56    -d  0  0    0D 42%  1D  1%  2D 57%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -33:35:56    -d  0  0    0D 42%  1D  1%  2D 57%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -33:35:00  Clock: 0:01:20  CPU: 0:01:21
SIM:  -33:34:56    -d  0  0    0D 42%  1D  1%  2D 57%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -33:33:56    -d  0  0    0D 42%  1D  1%  2D 57%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -33:32:56    -d  0  0    0D 42%  1D  1%  2D 57%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -33:31:56    -d  0  0    0D 42%  1D  1%  2D 57%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -33:30:56    -d  0  0    0D 42%  1D  1%  2D 57%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -33:30:00  Clock: 0:01:21  CPU: 0:01:21
SIM:  -33:29:56    -d  0  0    0D 42%  1D  1%  2D 57%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -33:28:56    -d  0  0    0D 42%  1D  1%  2D 57%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -33:27:56    -d  0  0    0D 42%  1D  1%  2D 57%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -33:26:56    -d  0  0    0D 42%  1D  1%  2D 57%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -33:25:56    -d  0  0    0D 42%  1D  1%  2D 57%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -33:25:00  Clock: 0:01:21  CPU: 0:01:21
SIM:  -33:24:56    -d  0  0    0D 42%  1D  1%  2D 57%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -33:23:56    -d  0  0    0D 42%  1D  1%  2D 57%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -33:22:56    -d  0  0    0D 42%  1D  1%  2D 57%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -33:21:56    -d  0  0    0D 42%  1D  1%  2D 57%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -33:20:56    -d  0  0    0D 42%  1D  1%  2D 57%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -33:20:00  Clock: 0:01:21  CPU: 0:01:21
SIM:  -33:19:56    -d  0  0    0D 42%  1D  1%  2D 57%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -33:18:56    -d  0  0    0D 42%  1D  1%  2D 57%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -33:17:56    -d  0  0    0D 42%  1D  1%  2D 57%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -33:16:56    -d  0  0    0D 42%  1D  1%  2D 57%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -33:15:56    -d  0  0    0D 42%  1D  1%  2D 57%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -33:15:00  Clock: 0:01:21  CPU: 0:01:22
SIM:  -33:14:56    -d  0  0    0D 42%  1D  1%  2D 57%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -33:13:56    -d  0  0    0D 42%  1D  1%  2D 57%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -33:12:56    -d  0  0    0D 42%  1D  1%  2D 57%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -33:11:56    -d  0  0    0D 42%  1D  1%  2D 57%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -33:10:56    -d  0  0    0D 42%  1D  1%  2D 57%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -33:10:00  Clock: 0:01:22  CPU: 0:01:22
SIM:  -33:09:56    -d  0  0    0D 42%  1D  1%  2D 57%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -33:08:56    -d  0  0    0D 42%  1D  1%  2D 57%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -33:07:56    -d  0  0    0D 42%  1D  1%  2D 57%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -33:06:56    -d  0  0    0D 42%  1D  1%  2D 57%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -33:05:56    -d  0  0    0D 42%  1D  1%  2D 57%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -33:05:00  Clock: 0:01:22  CPU: 0:01:22
SIM:  -33:04:56    -d  0  0    0D 42%  1D  1%  2D 57%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -33:03:56    -d  0  0    0D 42%  1D  1%  2D 57%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -33:02:56    -d  0  0    0D 42%  1D  1%  2D 57%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -33:01:56    -d  0  0    0D 42%  1D  1%  2D 57%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -33:00:56    -d  0  0    0D 42%  1D  1%  2D 57%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -33:00:00  Clock: 0:01:22  CPU: 0:01:22
SIM:  -32:59:56    -d  0  0    0D 42%  1D  1%  2D 57%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -32:58:56    -d  0  0    0D 42%  1D  1%  2D 57%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -32:57:56    -d  0  0    0D 42%  1D  1%  2D 57%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -32:56:56    -d  0  0    0D 42%  1D  1%  2D 57%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -32:55:56    -d  0  0    0D 42%  1D  1%  2D 57%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -32:55:00  Clock: 0:01:22  CPU: 0:01:23
SIM:  -32:54:56    -d  0  0    0D 42%  1D  1%  2D 57%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -32:53:56    -d  0  0    0D 42%  1D  1%  2D 57%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -32:52:56    -d  0  0    0D 42%  1D  1%  2D 57%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -32:51:56    -d  0  0    0D 42%  1D  1%  2D 57%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -32:50:56    -d  0  0    0D 42%  1D  1%  2D 57%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -32:50:00  Clock: 0:01:22  CPU: 0:01:23
SIM:  -32:49:56    -d  0  0    0D 42%  1D  1%  2D 57%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -32:48:56    -d  0  0    0D 42%  1D  1%  2D 57%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -32:47:56    -d  0  0    0D 42%  1D  1%  2D 57%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -32:46:56    -d  0  0    0D 42%  1D  1%  2D 57%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -32:45:56    -d  0  0    0D 42%  1D  1%  2D 57%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -32:45:00  Clock: 0:01:23  CPU: 0:01:23
SIM:  -32:44:56    -d  0  0    0D 42%  1D  1%  2D 57%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -32:43:56    -d  0  0    0D 42%  1D  1%  2D 57%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -32:42:56    -d  0  0    0D 42%  1D  1%  2D 57%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -32:41:56    -d  0  0    0D 42%  1D  1%  2D 57%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -32:40:56    -d  0  0    0D 42%  1D  1%  2D 57%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -32:40:00  Clock: 0:01:23  CPU: 0:01:23
SIM:  -32:39:56    -d  0  0    0D 42%  1D  1%  2D 57%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -32:38:56    -d  0  0    0D 42%  1D  1%  2D 57%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -32:37:56    -d  0  0    0D 42%  1D  1%  2D 57%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -32:36:56    -d  0  0    0D 42%  1D  1%  2D 57%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -32:35:56    -d  0  0    0D 42%  1D  1%  2D 57%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -32:35:00  Clock: 0:01:23  CPU: 0:01:23
SIM:  -32:34:56    -d  0  0    0D 42%  1D  1%  2D 57%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -32:33:56    -d  0  0    0D 42%  1D  1%  2D 57%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -32:32:56    -d  0  0    0D 42%  1D  1%  2D 57%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -32:31:56    -d  0  0    0D 42%  1D  1%  2D 57%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -32:30:56    -d  0  0    0D 42%  1D  1%  2D 57%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -32:30:00  Clock: 0:01:23  CPU: 0:01:24
SIM:  -32:29:56    -d  0  0    0D 42%  1D  1%  2D 57%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -32:28:56    -d  0  0    0D 42%  1D  1%  2D 57%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -32:27:56    -d  0  0    0D 42%  1D  1%  2D 57%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -32:26:56    -d  0  0    0D 42%  1D  1%  2D 57%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -32:25:56    -d  0  0    0D 42%  1D  1%  2D 57%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -32:25:00  Clock: 0:01:23  CPU: 0:01:24
SIM:  -32:24:56    -d  0  0    0D 42%  1D  1%  2D 57%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -32:23:56    -d  0  0    0D 42%  1D  1%  2D 57%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -32:22:56    -d  0  0    0D 42%  1D  1%  2D 57%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -32:21:56    -d  0  0    0D 42%  1D  1%  2D 57%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -32:20:56    -d  0  0    0D 42%  1D  1%  2D 57%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -32:20:00  Clock: 0:01:24  CPU: 0:01:24
SIM:  -32:19:56    -d  0  0    0D 42%  1D  1%  2D 57%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -32:18:56    -d  0  0    0D 42%  1D  1%  2D 57%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -32:17:56    -d  0  0    0D 42%  1D  1%  2D 57%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -32:16:56    -d  0  0    0D 42%  1D  1%  2D 57%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -32:15:56    -d  0  0    0D 42%  1D  1%  2D 57%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -32:15:00  Clock: 0:01:24  CPU: 0:01:24
SIM:  -32:14:56    -d  0  0    0D 42%  1D  1%  2D 57%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -32:13:56    -d  0  0    0D 42%  1D  1%  2D 57%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -32:12:56    -d  0  0    0D 42%  1D  1%  2D 57%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -32:11:56    -d  0  0    0D 42%  1D  1%  2D 57%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -32:10:56    -d  0  0    0D 42%  1D  1%  2D 57%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -32:10:00  Clock: 0:01:24  CPU: 0:01:24
SIM:  -32:09:56    -d  0  0    0D 42%  1D  1%  2D 57%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -32:08:56    -d  0  0    0D 42%  1D  1%  2D 57%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -32:07:56    -d  0  0    0D 42%  1D  1%  2D 57%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -32:06:56    -d  0  0    0D 42%  1D  1%  2D 57%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -32:05:56    -d  0  0    0D 42%  1D  1%  2D 57%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -32:05:00  Clock: 0:01:24  CPU: 0:01:25
SIM:  -32:04:56    -d  0  0    0D 42%  1D  1%  2D 57%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -32:03:56    -d  0  0    0D 42%  1D  1%  2D 57%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -32:02:56    -d  0  0    0D 42%  1D  1%  2D 57%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -32:01:56    -d  0  0    0D 42%  1D  1%  2D 57%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -32:00:56    -d  0  0    0D 42%  1D  1%  2D 57%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -32:00:00  Clock: 0:01:25  CPU: 0:01:25
SIM:  -31:59:56    -d  0  0    0D 42%  1D  1%  2D 57%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -31:58:56    -d  0  0    0D 42%  1D  1%  2D 57%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -31:57:56    -d  0  0    0D 42%  1D  1%  2D 57%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -31:56:55    -d  0  0    0D 42%  1D  1%  2D 57%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -31:55:55    -d  0  0    0D 42%  1D  1%  2D 57%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -31:55:00  Clock: 0:01:25  CPU: 0:01:25
SIM:  -31:54:56    -d  0  0    0D 42%  1D  1%  2D 57%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -31:53:56    -d  0  0    0D 42%  1D  1%  2D 57%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -31:52:56    -d  0  0    0D 42%  1D  1%  2D 57%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -31:51:56    -d  0  0    0D 42%  1D  1%  2D 57%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -31:50:56    -d  0  0    0D 42%  1D  1%  2D 57%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -31:50:00  Clock: 0:01:25  CPU: 0:01:25
SIM:  -31:49:56    -d  0  0    0D 42%  1D  1%  2D 57%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -31:48:56    -d  0  0    0D 42%  1D  1%  2D 57%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -31:47:56    -d  0  0    0D 42%  1D  1%  2D 57%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -31:46:56    -d  0  0    0D 42%  1D  1%  2D 57%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -31:45:56    -d  0  0    0D 42%  1D  1%  2D 57%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -31:45:00  Clock: 0:01:25  CPU: 0:01:25
SIM:  -31:44:56    -d  0  0    0D 42%  1D  1%  2D 57%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -31:43:56    -d  0  0    0D 42%  1D  1%  2D 57%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -31:42:56    -d  0  0    0D 42%  1D  1%  2D 57%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -31:41:56    -d  0  0    0D 42%  1D  1%  2D 57%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -31:40:56    -d  0  0    0D 42%  1D  1%  2D 57%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -31:40:00  Clock: 0:01:25  CPU: 0:01:26
SIM:  -31:39:56    -d  0  0    0D 42%  1D  1%  2D 57%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -31:38:56    -d  0  0    0D 42%  1D  1%  2D 57%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -31:37:56    -d  0  0    0D 42%  1D  1%  2D 57%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -31:36:56    -d  0  0    0D 42%  1D  1%  2D 57%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -31:35:56    -d  0  0    0D 42%  1D  1%  2D 57%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -31:35:00  Clock: 0:01:26  CPU: 0:01:26
SIM:  -31:34:56    -d  0  0    0D 42%  1D  1%  2D 57%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -31:33:56    -d  0  0    0D 42%  1D  1%  2D 57%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -31:32:56    -d  0  0    0D 42%  1D  1%  2D 57%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -31:31:56    -d  0  0    0D 42%  1D  1%  2D 58%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -31:30:56    -d  0  0    0D 42%  1D  1%  2D 58%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -31:30:00  Clock: 0:01:26  CPU: 0:01:26
SIM:  -31:29:56    -d  0  0    0D 42%  1D  1%  2D 57%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -31:28:56    -d  0  0    0D 42%  1D  1%  2D 58%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -31:27:56    -d  0  0    0D 42%  1D  1%  2D 58%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -31:26:56    -d  0  0    0D 42%  1D  1%  2D 58%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -31:25:56    -d  0  0    0D 42%  1D  1%  2D 58%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -31:25:00  Clock: 0:01:26  CPU: 0:01:26
SIM:  -31:24:56    -d  0  0    0D 42%  1D  1%  2D 58%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -31:23:56    -d  0  0    0D 42%  1D  1%  2D 58%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -31:22:56    -d  0  0    0D 42%  1D  1%  2D 58%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -31:21:56    -d  0  0    0D 42%  1D  1%  2D 58%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -31:20:56    -d  0  0    0D 42%  1D  1%  2D 58%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -31:20:00  Clock: 0:01:26  CPU: 0:01:26
SIM:  -31:19:56    -d  0  0    0D 42%  1D  1%  2D 58%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -31:18:56    -d  0  0    0D 42%  1D  1%  2D 58%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -31:17:56    -d  0  0    0D 42%  1D  1%  2D 58%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -31:16:56    -d  0  0    0D 42%  1D  1%  2D 58%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -31:15:56    -d  0  0    0D 42%  1D  1%  2D 58%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -31:15:00  Clock: 0:01:27  CPU: 0:01:27
SIM:  -31:14:56    -d  0  0    0D 42%  1D  1%  2D 58%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -31:13:56    -d  0  0    0D 42%  1D  1%  2D 58%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -31:12:56    -d  0  0    0D 42%  1D  1%  2D 58%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -31:11:56    -d  0  0    0D 42%  1D  1%  2D 58%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -31:10:56    -d  0  0    0D 42%  1D  1%  2D 58%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -31:10:00  Clock: 0:01:27  CPU: 0:01:27
SIM:  -31:09:56    -d  0  0    0D 42%  1D  1%  2D 58%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -31:08:56    -d  0  0    0D 42%  1D  1%  2D 58%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -31:07:56    -d  0  0    0D 42%  1D  1%  2D 58%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -31:06:56    -d  0  0    0D 41%  1D  1%  2D 58%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -31:05:56    -d  0  0    0D 41%  1D  1%  2D 58%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -31:05:00  Clock: 0:01:27  CPU: 0:01:27
SIM:  -31:04:56    -d  0  0    0D 42%  1D  1%  2D 58%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -31:03:56    -d  0  0    0D 41%  1D  1%  2D 58%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -31:02:56    -d  0  0    0D 41%  1D  1%  2D 58%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -31:01:56    -d  0  0    0D 41%  1D  1%  2D 58%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -31:00:56    -d  0  0    0D 41%  1D  1%  2D 58%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -31:00:00  Clock: 0:01:27  CPU: 0:01:27
SIM:  -30:59:56    -d  0  0    0D 41%  1D  1%  2D 58%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -30:58:56    -d  0  0    0D 41%  1D  1%  2D 58%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -30:57:55    -d  0  0    0D 41%  1D  1%  2D 58%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -30:56:55    -d  0  0    0D 41%  1D  1%  2D 58%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -30:55:55    -d  0  0    0D 41%  1D  1%  2D 58%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -30:55:00  Clock: 0:01:27  CPU: 0:01:28
SIM:  -30:54:55    -d  0  0    0D 41%  1D  1%  2D 58%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -30:53:55    -d  0  0    0D 41%  1D  1%  2D 58%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -30:52:55    -d  0  0    0D 41%  1D  1%  2D 58%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -30:51:55    -d  0  0    0D 41%  1D  1%  2D 58%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -30:50:55    -d  0  0    0D 41%  1D  1%  2D 58%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -30:50:00  Clock: 0:01:28  CPU: 0:01:28
SIM:  -30:49:55    -d  0  0    0D 41%  1D  1%  2D 58%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -30:48:55    -d  0  0    0D 41%  1D  1%  2D 58%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -30:47:55    -d  0  0    0D 41%  1D  1%  2D 58%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -30:46:55    -d  0  0    0D 41%  1D  1%  2D 58%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -30:45:55    -d  0  0    0D 41%  1D  1%  2D 58%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -30:45:00  Clock: 0:01:28  CPU: 0:01:28
SIM:  -30:44:55    -d  0  0    0D 41%  1D  1%  2D 58%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -30:43:55    -d  0  0    0D 41%  1D  1%  2D 58%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -30:42:55    -d  0  0    0D 41%  1D  1%  2D 58%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -30:41:55    -d  0  0    0D 41%  1D  1%  2D 58%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -30:40:55    -d  0  0    0D 41%  1D  1%  2D 58%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -30:40:00  Clock: 0:01:28  CPU: 0:01:28
SIM:  -30:39:55    -d  0  0    0D 41%  1D  1%  2D 58%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -30:38:55    -d  0  0    0D 41%  1D  1%  2D 58%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -30:37:55    -d  0  0    0D 41%  1D  1%  2D 58%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -30:36:55    -d  0  0    0D 41%  1D  1%  2D 58%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -30:35:55    -d  0  0    0D 41%  1D  1%  2D 58%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -30:35:00  Clock: 0:01:28  CPU: 0:01:28
SIM:  -30:34:55    -d  0  0    0D 41%  1D  1%  2D 58%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -30:33:55    -d  0  0    0D 41%  1D  1%  2D 58%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -30:32:55    -d  0  0    0D 41%  1D  1%  2D 58%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -30:31:55    -d  0  0    0D 41%  1D  1%  2D 58%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -30:30:55    -d  0  0    0D 41%  1D  1%  2D 58%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -30:30:00  Clock: 0:01:29  CPU: 0:01:29
SIM:  -30:29:55    -d  0  0    0D 41%  1D  1%  2D 58%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -30:28:55    -d  0  0    0D 41%  1D  1%  2D 58%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -30:27:55    -d  0  0    0D 41%  1D  1%  2D 58%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -30:26:55    -d  0  0    0D 41%  1D  1%  2D 58%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -30:25:55    -d  0  0    0D 41%  1D  1%  2D 58%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -30:25:00  Clock: 0:01:29  CPU: 0:01:29
SIM:  -30:24:55    -d  0  0    0D 41%  1D  1%  2D 58%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -30:23:55    -d  0  0    0D 41%  1D  1%  2D 58%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -30:22:55    -d  0  0    0D 41%  1D  1%  2D 58%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -30:21:55    -d  0  0    0D 41%  1D  1%  2D 58%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -30:20:55    -d  0  0    0D 41%  1D  1%  2D 58%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -30:20:00  Clock: 0:01:29  CPU: 0:01:29
SIM:  -30:19:55    -d  0  0    0D 41%  1D  1%  2D 58%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -30:18:55    -d  0  0    0D 41%  1D  1%  2D 58%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -30:17:55    -d  0  0    0D 41%  1D  1%  2D 58%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -30:16:55    -d  0  0    0D 41%  1D  1%  2D 58%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -30:15:55    -d  0  0    0D 41%  1D  1%  2D 58%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -30:15:00  Clock: 0:01:29  CPU: 0:01:29
SIM:  -30:14:55    -d  0  0    0D 41%  1D  1%  2D 58%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -30:13:55    -d  0  0    0D 41%  1D  1%  2D 58%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -30:12:55    -d  0  0    0D 41%  1D  1%  2D 58%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -30:11:55    -d  0  0    0D 41%  1D  1%  2D 58%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -30:10:56    -d  0  0    0D 41%  1D  1%  2D 58%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -30:10:00  Clock: 0:01:29  CPU: 0:01:30
SIM:  -30:09:56    -d  0  0    0D 41%  1D  1%  2D 58%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -30:08:56    -d  0  0    0D 41%  1D  1%  2D 58%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -30:07:56    -d  0  0    0D 41%  1D  1%  2D 58%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -30:06:56    -d  0  0    0D 41%  1D  1%  2D 58%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -30:05:56    -d  0  0    0D 41%  1D  1%  2D 58%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -30:05:00  Clock: 0:01:30  CPU: 0:01:30
SIM:  -30:04:56    -d  0  0    0D 41%  1D  1%  2D 58%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -30:03:56    -d  0  0    0D 41%  1D  1%  2D 58%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -30:02:56    -d  0  0    0D 41%  1D  1%  2D 58%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -30:01:56    -d  0  0    0D 41%  1D  1%  2D 58%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -30:00:56    -d  0  0    0D 41%  1D  1%  2D 58%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -30:00:00  Clock: 0:01:30  CPU: 0:01:30
SIM:  -29:59:55    -d  0  0    0D 41%  1D  1%  2D 58%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -29:58:55    -d  0  0    0D 41%  1D  1%  2D 58%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -29:57:55    -d  0  0    0D 41%  1D  1%  2D 58%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -29:56:55    -d  0  0    0D 41%  1D  1%  2D 58%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -29:55:55    -d  0  0    0D 41%  1D  1%  2D 58%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -29:55:00  Clock: 0:01:30  CPU: 0:01:30
SIM:  -29:54:55    -d  0  0    0D 41%  1D  1%  2D 58%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -29:53:55    -d  0  0    0D 41%  1D  1%  2D 58%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -29:52:55    -d  0  0    0D 41%  1D  1%  2D 58%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -29:51:55    -d  0  0    0D 41%  1D  1%  2D 58%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -29:50:55    -d  0  0    0D 41%  1D  1%  2D 58%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -29:50:00  Clock: 0:01:30  CPU: 0:01:30
SIM:  -29:49:55    -d  0  0    0D 41%  1D  1%  2D 58%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -29:48:55    -d  0  0    0D 41%  1D  1%  2D 58%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -29:47:55    -d  0  0    0D 41%  1D  1%  2D 58%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -29:46:55    -d  0  0    0D 41%  1D  1%  2D 58%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -29:45:55    -d  0  0    0D 41%  1D  1%  2D 58%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -29:45:00  Clock: 0:01:31  CPU: 0:01:31
SIM:  -29:44:55    -d  0  0    0D 41%  1D  1%  2D 58%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -29:43:55    -d  0  0    0D 41%  1D  1%  2D 58%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -29:42:55    -d  0  0    0D 41%  1D  1%  2D 58%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -29:41:55    -d  0  0    0D 41%  1D  1%  2D 58%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -29:40:55    -d  0  0    0D 41%  1D  1%  2D 58%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -29:40:00  Clock: 0:01:31  CPU: 0:01:31
SIM:  -29:39:55    -d  0  0    0D 41%  1D  1%  2D 58%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -29:38:55    -d  0  0    0D 41%  1D  1%  2D 58%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -29:37:55    -d  0  0    0D 41%  1D  1%  2D 58%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -29:36:55    -d  0  0    0D 41%  1D  1%  2D 58%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -29:35:55    -d  0  0    0D 41%  1D  1%  2D 58%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -29:35:00  Clock: 0:01:31  CPU: 0:01:31
SIM:  -29:34:55    -d  0  0    0D 41%  1D  1%  2D 58%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -29:33:55    -d  0  0    0D 41%  1D  1%  2D 58%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -29:32:55    -d  0  0    0D 41%  1D  1%  2D 58%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -29:31:55    -d  0  0    0D 41%  1D  1%  2D 58%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -29:30:55    -d  0  0    0D 41%  1D  1%  2D 58%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -29:30:00  Clock: 0:01:31  CPU: 0:01:31
SIM:  -29:29:55    -d  0  0    0D 41%  1D  1%  2D 58%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -29:28:55    -d  0  0    0D 41%  1D  1%  2D 58%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -29:27:55    -d  0  0    0D 41%  1D  1%  2D 58%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -29:26:55    -d  0  0    0D 41%  1D  1%  2D 58%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -29:25:55    -d  0  0    0D 41%  1D  1%  2D 58%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -29:25:00  Clock: 0:01:31  CPU: 0:01:32
SIM:  -29:24:55    -d  0  0    0D 41%  1D  1%  2D 58%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -29:23:55    -d  0  0    0D 41%  1D  1%  2D 58%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -29:22:55    -d  0  0    0D 41%  1D  1%  2D 58%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -29:21:55    -d  0  0    0D 41%  1D  1%  2D 58%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -29:20:55    -d  0  0    0D 41%  1D  1%  2D 58%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -29:20:00  Clock: 0:01:32  CPU: 0:01:32
SIM:  -29:19:55    -d  0  0    0D 41%  1D  1%  2D 58%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -29:18:55    -d  0  0    0D 41%  1D  1%  2D 58%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -29:17:55    -d  0  0    0D 41%  1D  1%  2D 58%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -29:16:55    -d  0  0    0D 41%  1D  1%  2D 58%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -29:15:55    -d  0  0    0D 41%  1D  1%  2D 58%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -29:15:00  Clock: 0:01:32  CPU: 0:01:32
SIM:  -29:14:55    -d  0  0    0D 41%  1D  1%  2D 58%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -29:13:55    -d  0  0    0D 41%  1D  1%  2D 58%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -29:12:55    -d  0  0    0D 41%  1D  1%  2D 58%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -29:11:55    -d  0  0    0D 41%  1D  1%  2D 58%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -29:10:55    -d  0  0    0D 41%  1D  1%  2D 58%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -29:10:00  Clock: 0:01:32  CPU: 0:01:32
SIM:  -29:09:55    -d  0  0    0D 41%  1D  1%  2D 58%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -29:08:55    -d  0  0    0D 41%  1D  1%  2D 58%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -29:07:55    -d  0  0    0D 41%  1D  1%  2D 58%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -29:06:55    -d  0  0    0D 41%  1D  1%  2D 58%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -29:05:55    -d  0  0    0D 41%  1D  1%  2D 58%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -29:05:00  Clock: 0:01:32  CPU: 0:01:32
SIM:  -29:04:55    -d  0  0    0D 41%  1D  1%  2D 58%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -29:03:55    -d  0  0    0D 41%  1D  1%  2D 58%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -29:02:55    -d  0  0    0D 41%  1D  1%  2D 58%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -29:01:55    -d  0  0    0D 41%  1D  1%  2D 58%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -29:00:55    -d  0  0    0D 41%  1D  1%  2D 58%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -29:00:00  Clock: 0:01:33  CPU: 0:01:33
SIM:  -28:59:55    -d  0  0    0D 41%  1D  1%  2D 58%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -28:58:55    -d  0  0    0D 41%  1D  1%  2D 58%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -28:57:55    -d  0  0    0D 41%  1D  1%  2D 58%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -28:56:55    -d  0  0    0D 41%  1D  1%  2D 58%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -28:55:55    -d  0  0    0D 41%  1D  1%  2D 58%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -28:55:00  Clock: 0:01:33  CPU: 0:01:33
SIM:  -28:54:55    -d  0  0    0D 41%  1D  1%  2D 58%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -28:53:55    -d  0  0    0D 41%  1D  1%  2D 58%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -28:52:55    -d  0  0    0D 41%  1D  1%  2D 58%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -28:51:55    -d  0  0    0D 41%  1D  1%  2D 58%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -28:50:55    -d  0  0    0D 41%  1D  1%  2D 58%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -28:50:00  Clock: 0:01:33  CPU: 0:01:33
SIM:  -28:49:55    -d  0  0    0D 41%  1D  1%  2D 58%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -28:48:55    -d  0  0    0D 41%  1D  1%  2D 58%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -28:47:55    -d  0  0    0D 41%  1D  1%  2D 58%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -28:46:55    -d  0  0    0D 41%  1D  1%  2D 58%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -28:45:55    -d  0  0    0D 41%  1D  1%  2D 58%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -28:45:00  Clock: 0:01:33  CPU: 0:01:33
SIM:  -28:44:55    -d  0  0    0D 41%  1D  1%  2D 58%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -28:43:55    -d  0  0    0D 41%  1D  1%  2D 58%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -28:42:55    -d  0  0    0D 41%  1D  1%  2D 58%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -28:41:55    -d  0  0    0D 41%  1D  1%  2D 58%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -28:40:55    -d  0  0    0D 41%  1D  1%  2D 58%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -28:40:00  Clock: 0:01:33  CPU: 0:01:34
SIM:  -28:39:55    -d  0  0    0D 41%  1D  1%  2D 58%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -28:38:55    -d  0  0    0D 41%  1D  1%  2D 58%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -28:37:55    -d  0  0    0D 41%  1D  1%  2D 58%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -28:36:55    -d  0  0    0D 41%  1D  1%  2D 58%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -28:35:55    -d  0  0    0D 41%  1D  1%  2D 58%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -28:35:00  Clock: 0:01:34  CPU: 0:01:34
SIM:  -28:34:55    -d  0  0    0D 41%  1D  1%  2D 58%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -28:33:55    -d  0  0    0D 41%  1D  1%  2D 58%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -28:32:55    -d  0  0    0D 41%  1D  1%  2D 58%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -28:31:55    -d  0  0    0D 41%  1D  1%  2D 58%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -28:30:55    -d  0  0    0D 41%  1D  1%  2D 58%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -28:30:00  Clock: 0:01:34  CPU: 0:01:34
SIM:  -28:29:55    -d  0  0    0D 41%  1D  1%  2D 58%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -28:28:55    -d  0  0    0D 41%  1D  1%  2D 58%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -28:27:55    -d  0  0    0D 41%  1D  1%  2D 58%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -28:26:55    -d  0  0    0D 41%  1D  1%  2D 58%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -28:25:55    -d  0  0    0D 41%  1D  1%  2D 59%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -28:25:00  Clock: 0:01:34  CPU: 0:01:34
SIM:  -28:24:55    -d  0  0    0D 41%  1D  1%  2D 58%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -28:23:55    -d  0  0    0D 41%  1D  1%  2D 58%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -28:22:55    -d  0  0    0D 41%  1D  1%  2D 59%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -28:21:55    -d  0  0    0D 41%  1D  1%  2D 59%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -28:20:55    -d  0  0    0D 41%  1D  1%  2D 59%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -28:20:00  Clock: 0:01:34  CPU: 0:01:34
SIM:  -28:19:55    -d  0  0    0D 41%  1D  1%  2D 59%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -28:18:55    -d  0  0    0D 41%  1D  1%  2D 59%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -28:17:55    -d  0  0    0D 41%  1D  1%  2D 59%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -28:16:55    -d  0  0    0D 41%  1D  1%  2D 59%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -28:15:55    -d  0  0    0D 41%  1D  1%  2D 59%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -28:15:00  Clock: 0:01:35  CPU: 0:01:35
SIM:  -28:14:55    -d  0  0    0D 41%  1D  1%  2D 59%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -28:13:55    -d  0  0    0D 41%  1D  1%  2D 59%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -28:12:55    -d  0  0    0D 41%  1D  1%  2D 59%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -28:11:55    -d  0  0    0D 41%  1D  1%  2D 59%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -28:10:55    -d  0  0    0D 41%  1D  1%  2D 59%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -28:10:00  Clock: 0:01:35  CPU: 0:01:35
SIM:  -28:09:55    -d  0  0    0D 41%  1D  1%  2D 59%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -28:08:55    -d  0  0    0D 41%  1D  1%  2D 59%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -28:07:55    -d  0  0    0D 41%  1D  1%  2D 59%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -28:06:55    -d  0  0    0D 41%  1D  1%  2D 59%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -28:05:55    -d  0  0    0D 41%  1D  1%  2D 59%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -28:05:00  Clock: 0:01:35  CPU: 0:01:35
SIM:  -28:04:55    -d  0  0    0D 41%  1D  1%  2D 59%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -28:03:55    -d  0  0    0D 41%  1D  1%  2D 59%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -28:02:55    -d  0  0    0D 41%  1D  1%  2D 59%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -28:01:55    -d  0  0    0D 41%  1D  1%  2D 59%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -28:00:55    -d  0  0    0D 41%  1D  1%  2D 59%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -28:00:00  Clock: 0:01:35  CPU: 0:01:35
SIM:  -27:59:55    -d  0  0    0D 41%  1D  1%  2D 59%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -27:58:55    -d  0  0    0D 41%  1D  1%  2D 59%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -27:57:55    -d  0  0    0D 41%  1D  1%  2D 59%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -27:56:55    -d  0  0    0D 40%  1D  1%  2D 59%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -27:55:55    -d  0  0    0D 40%  1D  1%  2D 59%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -27:55:00  Clock: 0:01:36  CPU: 0:01:36
SIM:  -27:54:55    -d  0  0    0D 40%  1D  1%  2D 59%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -27:53:55    -d  0  0    0D 40%  1D  1%  2D 59%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -27:52:55    -d  0  0    0D 40%  1D  1%  2D 59%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -27:51:55    -d  0  0    0D 40%  1D  1%  2D 59%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -27:50:55    -d  0  0    0D 40%  1D  1%  2D 59%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -27:50:00  Clock: 0:01:36  CPU: 0:01:36
SIM:  -27:49:55    -d  0  0    0D 40%  1D  1%  2D 59%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -27:48:55    -d  0  0    0D 40%  1D  1%  2D 59%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -27:47:55    -d  0  0    0D 40%  1D  1%  2D 59%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -27:46:55    -d  0  0    0D 40%  1D  1%  2D 59%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -27:45:55    -d  0  0    0D 40%  1D  1%  2D 59%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -27:45:00  Clock: 0:01:36  CPU: 0:01:36
SIM:  -27:44:55    -d  0  0    0D 40%  1D  1%  2D 59%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -27:43:55    -d  0  0    0D 40%  1D  1%  2D 59%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -27:42:55    -d  0  0    0D 40%  1D  1%  2D 59%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -27:41:55    -d  0  0    0D 40%  1D  1%  2D 59%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -27:40:55    -d  0  0    0D 40%  1D  1%  2D 59%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -27:40:00  Clock: 0:01:36  CPU: 0:01:36
SIM:  -27:39:55    -d  0  0    0D 40%  1D  1%  2D 59%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -27:38:55    -d  0  0    0D 40%  1D  1%  2D 59%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -27:37:55    -d  0  0    0D 40%  1D  1%  2D 59%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -27:36:55    -d  0  0    0D 40%  1D  1%  2D 59%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -27:35:55    -d  0  0    0D 40%  1D  1%  2D 59%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -27:35:00  Clock: 0:01:36  CPU: 0:01:36
SIM:  -27:34:55    -d  0  0    0D 40%  1D  1%  2D 59%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -27:33:55    -d  0  0    0D 40%  1D  1%  2D 59%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -27:32:55    -d  0  0    0D 40%  1D  1%  2D 59%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -27:31:55    -d  0  0    0D 40%  1D  1%  2D 59%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -27:30:55    -d  0  0    0D 40%  1D  1%  2D 59%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -27:30:00  Clock: 0:01:37  CPU: 0:01:37
SIM:  -27:29:55    -d  0  0    0D 40%  1D  1%  2D 59%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -27:28:55    -d  0  0    0D 40%  1D  1%  2D 59%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -27:27:55    -d  0  0    0D 40%  1D  1%  2D 59%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -27:26:55    -d  0  0    0D 40%  1D  1%  2D 59%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -27:25:55    -d  0  0    0D 40%  1D  1%  2D 59%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -27:25:00  Clock: 0:01:37  CPU: 0:01:37
SIM:  -27:24:55    -d  0  0    0D 40%  1D  1%  2D 59%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -27:23:55    -d  0  0    0D 40%  1D  1%  2D 59%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -27:22:55    -d  0  0    0D 40%  1D  1%  2D 59%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -27:21:55    -d  0  0    0D 40%  1D  1%  2D 59%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -27:20:55    -d  0  0    0D 40%  1D  1%  2D 59%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -27:20:00  Clock: 0:01:37  CPU: 0:01:37
SIM:  -27:19:55    -d  0  0    0D 40%  1D  1%  2D 59%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -27:18:55    -d  0  0    0D 40%  1D  1%  2D 59%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -27:17:55    -d  0  0    0D 40%  1D  1%  2D 59%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -27:16:55    -d  0  0    0D 40%  1D  1%  2D 59%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -27:15:55    -d  0  0    0D 40%  1D  1%  2D 59%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -27:15:00  Clock: 0:01:37  CPU: 0:01:37
SIM:  -27:14:55    -d  0  0    0D 40%  1D  1%  2D 59%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -27:13:55    -d  0  0    0D 40%  1D  1%  2D 59%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -27:12:55    -d  0  0    0D 40%  1D  1%  2D 59%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -27:11:55    -d  0  0    0D 40%  1D  1%  2D 59%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -27:10:55    -d  0  0    0D 40%  1D  1%  2D 59%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -27:10:00  Clock: 0:01:38  CPU: 0:01:38
SIM:  -27:09:55    -d  0  0    0D 40%  1D  1%  2D 59%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -27:08:55    -d  0  0    0D 40%  1D  1%  2D 59%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -27:07:55    -d  0  0    0D 40%  1D  1%  2D 59%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -27:06:55    -d  0  0    0D 40%  1D  1%  2D 59%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -27:05:55    -d  0  0    0D 40%  1D  1%  2D 59%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -27:05:00  Clock: 0:01:38  CPU: 0:01:38
SIM:  -27:04:55    -d  0  0    0D 40%  1D  1%  2D 59%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -27:03:55    -d  0  0    0D 40%  1D  1%  2D 59%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -27:02:55    -d  0  0    0D 40%  1D  1%  2D 59%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -27:01:55    -d  0  0    0D 40%  1D  1%  2D 59%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -27:00:55    -d  0  0    0D 40%  1D  1%  2D 59%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -27:00:00  Clock: 0:01:38  CPU: 0:01:38
SIM:  -26:59:55    -d  0  0    0D 40%  1D  1%  2D 59%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -26:58:55    -d  0  0    0D 40%  1D  1%  2D 59%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -26:57:55    -d  0  0    0D 40%  1D  1%  2D 59%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -26:56:55    -d  0  0    0D 40%  1D  1%  2D 59%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -26:55:55    -d  0  0    0D 40%  1D  1%  2D 59%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -26:55:00  Clock: 0:01:38  CPU: 0:01:38
SIM:  -26:54:55    -d  0  0    0D 40%  1D  1%  2D 59%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -26:53:55    -d  0  0    0D 40%  1D  1%  2D 59%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -26:52:55    -d  0  0    0D 40%  1D  1%  2D 59%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -26:51:55    -d  0  0    0D 40%  1D  1%  2D 59%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -26:50:55    -d  0  0    0D 40%  1D  1%  2D 59%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -26:50:00  Clock: 0:01:39  CPU: 0:01:39
SIM:  -26:49:55    -d  0  0    0D 40%  1D  1%  2D 59%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -26:48:55    -d  0  0    0D 40%  1D  1%  2D 59%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -26:47:55    -d  0  0    0D 40%  1D  1%  2D 59%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -26:46:55    -d  0  0    0D 40%  1D  1%  2D 59%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -26:45:55    -d  0  0    0D 40%  1D  1%  2D 59%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -26:45:00  Clock: 0:01:39  CPU: 0:01:39
SIM:  -26:44:55    -d  0  0    0D 40%  1D  1%  2D 59%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -26:43:55    -d  0  0    0D 40%  1D  1%  2D 59%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -26:42:55    -d  0  0    0D 40%  1D  1%  2D 59%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -26:41:55    -d  0  0    0D 40%  1D  1%  2D 59%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -26:40:55    -d  0  0    0D 40%  1D  1%  2D 59%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -26:40:00  Clock: 0:01:39  CPU: 0:01:39
SIM:  -26:39:55    -d  0  0    0D 40%  1D  1%  2D 59%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -26:38:55    -d  0  0    0D 40%  1D  1%  2D 59%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -26:37:55    -d  0  0    0D 40%  1D  1%  2D 59%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -26:36:55    -d  0  0    0D 40%  1D  1%  2D 59%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -26:35:55    -d  0  0    0D 40%  1D  1%  2D 59%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -26:35:00  Clock: 0:01:39  CPU: 0:01:39
SIM:  -26:34:55    -d  0  0    0D 40%  1D  1%  2D 59%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -26:33:55    -d  0  0    0D 40%  1D  1%  2D 59%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -26:32:55    -d  0  0    0D 40%  1D  1%  2D 59%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -26:31:55    -d  0  0    0D 40%  1D  1%  2D 59%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -26:30:55    -d  0  0    0D 40%  1D  1%  2D 59%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -26:30:00  Clock: 0:01:40  CPU: 0:01:39
SIM:  -26:29:55    -d  0  0    0D 40%  1D  1%  2D 59%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -26:28:55    -d  0  0    0D 40%  1D  1%  2D 59%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -26:27:55    -d  0  0    0D 40%  1D  1%  2D 59%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -26:26:55    -d  0  0    0D 40%  1D  1%  2D 59%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -26:25:55    -d  0  0    0D 40%  1D  1%  2D 59%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -26:25:00  Clock: 0:01:40  CPU: 0:01:40
SIM:  -26:24:55    -d  0  0    0D 40%  1D  1%  2D 59%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -26:23:55    -d  0  0    0D 40%  1D  1%  2D 59%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -26:22:55    -d  0  0    0D 40%  1D  1%  2D 59%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -26:21:55    -d  0  0    0D 40%  1D  1%  2D 59%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -26:20:55    -d  0  0    0D 40%  1D  1%  2D 59%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -26:20:00  Clock: 0:01:40  CPU: 0:01:40
SIM:  -26:19:55    -d  0  0    0D 40%  1D  1%  2D 59%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -26:18:55    -d  0  0    0D 40%  1D  1%  2D 59%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -26:17:55    -d  0  0    0D 40%  1D  1%  2D 59%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -26:16:55    -d  0  0    0D 40%  1D  1%  2D 59%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -26:15:55    -d  0  0    0D 40%  1D  1%  2D 59%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -26:15:00  Clock: 0:01:40  CPU: 0:01:40
SIM:  -26:14:55    -d  0  0    0D 40%  1D  1%  2D 59%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -26:13:55    -d  0  0    0D 40%  1D  1%  2D 59%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -26:12:55    -d  0  0    0D 40%  1D  1%  2D 59%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -26:11:55    -d  0  0    0D 40%  1D  1%  2D 59%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -26:10:55    -d  0  0    0D 40%  1D  1%  2D 59%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -26:10:00  Clock: 0:01:40  CPU: 0:01:40
SIM:  -26:09:55    -d  0  0    0D 40%  1D  1%  2D 59%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -26:08:55    -d  0  0    0D 40%  1D  1%  2D 59%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -26:07:55    -d  0  0    0D 40%  1D  1%  2D 59%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -26:06:55    -d  0  0    0D 40%  1D  1%  2D 59%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -26:05:55    -d  0  0    0D 40%  1D  1%  2D 59%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -26:05:00  Clock: 0:01:41  CPU: 0:01:41
SIM:  -26:04:55    -d  0  0    0D 40%  1D  1%  2D 59%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -26:03:55    -d  0  0    0D 40%  1D  1%  2D 59%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -26:02:55    -d  0  0    0D 40%  1D  1%  2D 59%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -26:01:55    -d  0  0    0D 40%  1D  1%  2D 59%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -26:00:55    -d  0  0    0D 40%  1D  1%  2D 59%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -26:00:00  Clock: 0:01:41  CPU: 0:01:41
SIM:  -25:59:55    -d  0  0    0D 40%  1D  1%  2D 59%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -25:58:55    -d  0  0    0D 40%  1D  1%  2D 59%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -25:57:55    -d  0  0    0D 40%  1D  1%  2D 59%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -25:56:55    -d  0  0    0D 40%  1D  1%  2D 59%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -25:55:55    -d  0  0    0D 40%  1D  1%  2D 59%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -25:55:00  Clock: 0:01:41  CPU: 0:01:41
SIM:  -25:54:55    -d  0  0    0D 40%  1D  1%  2D 59%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -25:53:55    -d  0  0    0D 40%  1D  1%  2D 59%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -25:52:55    -d  0  0    0D 40%  1D  1%  2D 59%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -25:51:55    -d  0  0    0D 40%  1D  1%  2D 59%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -25:50:55    -d  0  0    0D 40%  1D  1%  2D 59%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -25:50:00  Clock: 0:01:41  CPU: 0:01:41
SIM:  -25:49:55    -d  0  0    0D 40%  1D  1%  2D 59%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -25:48:55    -d  0  0    0D 40%  1D  1%  2D 59%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -25:47:55    -d  0  0    0D 40%  1D  1%  2D 59%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -25:46:55    -d  0  0    0D 40%  1D  1%  2D 59%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -25:45:55    -d  0  0    0D 40%  1D  1%  2D 59%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -25:45:00  Clock: 0:01:42  CPU: 0:01:42
SIM:  -25:44:55    -d  0  0    0D 40%  1D  1%  2D 59%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -25:43:55    -d  0  0    0D 40%  1D  1%  2D 59%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -25:42:55    -d  0  0    0D 40%  1D  1%  2D 59%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -25:41:55    -d  0  0    0D 40%  1D  1%  2D 59%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -25:40:55    -d  0  0    0D 40%  1D  1%  2D 59%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -25:40:00  Clock: 0:01:42  CPU: 0:01:42
SIM:  -25:39:55    -d  0  0    0D 40%  1D  1%  2D 59%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -25:38:55    -d  0  0    0D 40%  1D  1%  2D 59%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -25:37:55    -d  0  0    0D 40%  1D  1%  2D 59%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -25:36:55    -d  0  0    0D 40%  1D  1%  2D 59%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -25:35:55    -d  0  0    0D 40%  1D  1%  2D 59%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -25:35:00  Clock: 0:01:42  CPU: 0:01:42
SIM:  -25:34:55    -d  0  0    0D 40%  1D  1%  2D 59%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -25:33:55    -d  0  0    0D 40%  1D  1%  2D 59%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -25:32:55    -d  0  0    0D 40%  1D  1%  2D 59%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -25:31:55    -d  0  0    0D 40%  1D  1%  2D 59%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -25:30:55    -d  0  0    0D 40%  1D  1%  2D 59%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -25:30:00  Clock: 0:01:42  CPU: 0:01:42
SIM:  -25:29:55    -d  0  0    0D 40%  1D  1%  2D 59%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -25:28:55    -d  0  0    0D 40%  1D  1%  2D 59%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -25:27:55    -d  0  0    0D 40%  1D  1%  2D 59%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -25:26:55    -d  0  0    0D 40%  1D  1%  2D 59%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -25:25:55    -d  0  0    0D 40%  1D  1%  2D 59%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -25:25:00  Clock: 0:01:43  CPU: 0:01:42
SIM:  -25:24:55    -d  0  0    0D 40%  1D  1%  2D 59%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -25:23:55    -d  0  0    0D 40%  1D  1%  2D 59%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -25:22:55    -d  0  0    0D 40%  1D  1%  2D 59%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -25:21:55    -d  0  0    0D 40%  1D  1%  2D 59%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -25:20:55    -d  0  0    0D 40%  1D  1%  2D 60%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -25:20:00  Clock: 0:01:43  CPU: 0:01:43
SIM:  -25:19:55    -d  0  0    0D 40%  1D  1%  2D 59%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -25:18:55    -d  0  0    0D 40%  1D  1%  2D 60%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -25:17:55    -d  0  0    0D 40%  1D  1%  2D 60%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -25:16:55    -d  0  0    0D 40%  1D  1%  2D 60%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -25:15:55    -d  0  0    0D 40%  1D  1%  2D 60%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -25:15:00  Clock: 0:01:43  CPU: 0:01:43
SIM:  -25:14:55    -d  0  0    0D 40%  1D  1%  2D 60%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -25:13:55    -d  0  0    0D 40%  1D  1%  2D 60%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -25:12:55    -d  0  0    0D 40%  1D  1%  2D 60%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -25:11:55    -d  0  0    0D 40%  1D  1%  2D 60%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -25:10:55    -d  0  0    0D 40%  1D  1%  2D 60%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -25:10:00  Clock: 0:01:43  CPU: 0:01:43
SIM:  -25:09:55    -d  0  0    0D 40%  1D  1%  2D 60%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -25:08:55    -d  0  0    0D 40%  1D  1%  2D 60%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -25:07:55    -d  0  0    0D 40%  1D  1%  2D 60%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -25:06:55    -d  0  0    0D 40%  1D  1%  2D 60%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -25:05:55    -d  0  0    0D 40%  1D  1%  2D 60%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -25:05:00  Clock: 0:01:43  CPU: 0:01:43
SIM:  -25:04:55    -d  0  0    0D 40%  1D  1%  2D 60%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -25:03:55    -d  0  0    0D 40%  1D  1%  2D 60%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -25:02:55    -d  0  0    0D 40%  1D  1%  2D 60%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -25:01:55    -d  0  0    0D 40%  1D  1%  2D 60%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -25:00:55    -d  0  0    0D 40%  1D  1%  2D 60%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -25:00:00  Clock: 0:01:44  CPU: 0:01:44
SIM:  -24:59:55    -d  0  0    0D 40%  1D  1%  2D 60%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -24:58:55    -d  0  0    0D 40%  1D  1%  2D 60%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -24:57:55    -d  0  0    0D 40%  1D  1%  2D 60%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -24:56:55    -d  0  0    0D 40%  1D  1%  2D 60%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -24:55:55    -d  0  0    0D 40%  1D  1%  2D 60%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -24:55:00  Clock: 0:01:44  CPU: 0:01:44
SIM:  -24:54:55    -d  0  0    0D 40%  1D  1%  2D 60%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -24:53:55    -d  0  0    0D 40%  1D  1%  2D 60%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -24:52:55    -d  0  0    0D 40%  1D  1%  2D 60%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -24:51:55    -d  0  0    0D 40%  1D  1%  2D 60%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -24:50:55    -d  0  0    0D 40%  1D  1%  2D 60%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -24:50:00  Clock: 0:01:44  CPU: 0:01:44
SIM:  -24:49:55    -d  0  0    0D 40%  1D  1%  2D 60%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -24:48:55    -d  0  0    0D 40%  1D  1%  2D 60%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -24:47:55    -d  0  0    0D 40%  1D  1%  2D 60%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -24:46:55    -d  0  0    0D 39%  1D  1%  2D 60%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -24:45:55    -d  0  0    0D 39%  1D  1%  2D 60%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -24:45:00  Clock: 0:01:44  CPU: 0:01:44
SIM:  -24:44:55    -d  0  0    0D 40%  1D  1%  2D 60%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -24:43:55    -d  0  0    0D 39%  1D  1%  2D 60%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -24:42:55    -d  0  0    0D 39%  1D  1%  2D 60%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -24:41:55    -d  0  0    0D 39%  1D  1%  2D 60%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -24:40:55    -d  0  0    0D 39%  1D  1%  2D 60%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -24:40:00  Clock: 0:01:45  CPU: 0:01:45
SIM:  -24:39:55    -d  0  0    0D 39%  1D  1%  2D 60%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -24:38:55    -d  0  0    0D 39%  1D  1%  2D 60%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -24:37:55    -d  0  0    0D 39%  1D  1%  2D 60%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -24:36:55    -d  0  0    0D 39%  1D  1%  2D 60%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -24:35:55    -d  0  0    0D 39%  1D  1%  2D 60%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -24:35:00  Clock: 0:01:45  CPU: 0:01:45
SIM:  -24:34:55    -d  0  0    0D 39%  1D  1%  2D 60%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -24:33:55    -d  0  0    0D 39%  1D  1%  2D 60%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -24:32:55    -d  0  0    0D 39%  1D  1%  2D 60%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -24:31:55    -d  0  0    0D 39%  1D  1%  2D 60%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -24:30:55    -d  0  0    0D 39%  1D  1%  2D 60%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -24:30:00  Clock: 0:01:45  CPU: 0:01:45
SIM:  -24:29:55    -d  0  0    0D 39%  1D  1%  2D 60%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -24:28:55    -d  0  0    0D 39%  1D  1%  2D 60%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -24:27:55    -d  0  0    0D 39%  1D  1%  2D 60%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -24:26:55    -d  0  0    0D 39%  1D  1%  2D 60%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -24:25:55    -d  0  0    0D 39%  1D  1%  2D 60%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -24:25:00  Clock: 0:01:45  CPU: 0:01:45
SIM:  -24:24:55    -d  0  0    0D 39%  1D  1%  2D 60%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -24:23:55    -d  0  0    0D 39%  1D  1%  2D 60%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -24:22:55    -d  0  0    0D 39%  1D  1%  2D 60%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -24:21:55    -d  0  0    0D 39%  1D  1%  2D 60%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -24:20:55    -d  0  0    0D 39%  1D  1%  2D 60%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -24:20:00  Clock: 0:01:46  CPU: 0:01:46
SIM:  -24:19:55    -d  0  0    0D 39%  1D  1%  2D 60%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -24:18:55    -d  0  0    0D 39%  1D  1%  2D 60%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -24:17:55    -d  0  0    0D 39%  1D  1%  2D 60%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -24:16:55    -d  0  0    0D 39%  1D  1%  2D 60%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -24:15:55    -d  0  0    0D 39%  1D  1%  2D 60%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -24:15:00  Clock: 0:01:46  CPU: 0:01:46
SIM:  -24:14:55    -d  0  0    0D 39%  1D  1%  2D 60%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -24:13:55    -d  0  0    0D 39%  1D  1%  2D 60%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -24:12:55    -d  0  0    0D 39%  1D  1%  2D 60%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -24:11:55    -d  0  0    0D 39%  1D  1%  2D 60%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -24:10:55    -d  0  0    0D 39%  1D  1%  2D 60%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -24:10:00  Clock: 0:01:46  CPU: 0:01:46
SIM:  -24:09:55    -d  0  0    0D 39%  1D  1%  2D 60%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -24:08:55    -d  0  0    0D 39%  1D  1%  2D 60%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -24:07:55    -d  0  0    0D 39%  1D  1%  2D 60%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -24:06:55    -d  0  0    0D 39%  1D  1%  2D 60%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -24:05:55    -d  0  0    0D 39%  1D  1%  2D 60%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -24:05:00  Clock: 0:01:46  CPU: 0:01:46
SIM:  -24:04:55    -d  0  0    0D 39%  1D  1%  2D 60%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -24:03:55    -d  0  0    0D 39%  1D  1%  2D 60%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -24:02:55    -d  0  0    0D 39%  1D  1%  2D 60%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -24:01:55    -d  0  0    0D 39%  1D  1%  2D 60%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -24:00:55    -d  0  0    0D 39%  1D  1%  2D 60%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -24:00:00  Clock: 0:01:47  CPU: 0:01:47
SIM:  -23:59:55    -d  0  0    0D 39%  1D  1%  2D 60%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -23:58:55    -d  0  0    0D 39%  1D  1%  2D 60%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -23:57:55    -d  0  0    0D 39%  1D  1%  2D 60%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -23:56:55    -d  0  0    0D 39%  1D  1%  2D 60%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -23:55:55    -d  0  0    0D 39%  1D  1%  2D 60%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -23:55:00  Clock: 0:01:47  CPU: 0:01:47
SIM:  -23:54:55    -d  0  0    0D 39%  1D  1%  2D 60%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -23:53:55    -d  0  0    0D 39%  1D  1%  2D 60%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -23:52:55    -d  0  0    0D 39%  1D  1%  2D 60%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -23:51:55    -d  0  0    0D 39%  1D  1%  2D 60%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -23:50:55    -d  0  0    0D 39%  1D  1%  2D 60%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -23:50:00  Clock: 0:01:47  CPU: 0:01:47
SIM:  -23:49:55    -d  0  0    0D 39%  1D  1%  2D 60%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -23:48:55    -d  0  0    0D 39%  1D  1%  2D 60%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -23:47:55    -d  0  0    0D 39%  1D  1%  2D 60%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -23:46:55    -d  0  0    0D 39%  1D  1%  2D 60%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -23:45:55    -d  0  0    0D 39%  1D  1%  2D 60%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -23:45:00  Clock: 0:01:47  CPU: 0:01:47
SIM:  -23:44:55    -d  0  0    0D 39%  1D  1%  2D 60%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -23:43:55    -d  0  0    0D 39%  1D  1%  2D 60%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -23:42:55    -d  0  0    0D 39%  1D  1%  2D 60%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -23:41:55    -d  0  0    0D 39%  1D  1%  2D 60%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -23:40:55    -d  0  0    0D 39%  1D  1%  2D 60%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -23:40:00  Clock: 0:01:48  CPU: 0:01:47
SIM:  -23:39:55    -d  0  0    0D 39%  1D  1%  2D 60%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -23:38:55    -d  0  0    0D 39%  1D  1%  2D 60%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -23:37:55    -d  0  0    0D 39%  1D  1%  2D 60%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -23:36:55    -d  0  0    0D 39%  1D  1%  2D 60%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -23:35:55    -d  0  0    0D 39%  1D  1%  2D 60%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -23:35:00  Clock: 0:01:48  CPU: 0:01:48
SIM:  -23:34:55    -d  0  0    0D 39%  1D  1%  2D 60%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -23:33:55    -d  0  0    0D 39%  1D  1%  2D 60%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -23:32:55    -d  0  0    0D 39%  1D  1%  2D 60%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -23:31:55    -d  0  0    0D 39%  1D  1%  2D 60%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -23:30:55    -d  0  0    0D 39%  1D  1%  2D 60%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -23:30:00  Clock: 0:01:48  CPU: 0:01:48
SIM:  -23:29:55    -d  0  0    0D 39%  1D  1%  2D 60%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -23:28:55    -d  0  0    0D 39%  1D  1%  2D 60%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -23:27:55    -d  0  0    0D 39%  1D  1%  2D 60%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -23:26:55    -d  0  0    0D 39%  1D  1%  2D 60%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -23:25:55    -d  0  0    0D 39%  1D  1%  2D 60%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -23:25:00  Clock: 0:01:48  CPU: 0:01:48
SIM:  -23:24:55    -d  0  0    0D 39%  1D  1%  2D 60%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -23:23:55    -d  0  0    0D 39%  1D  1%  2D 60%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -23:22:55    -d  0  0    0D 39%  1D  1%  2D 60%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -23:21:55    -d  0  0    0D 39%  1D  1%  2D 60%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -23:20:55    -d  0  0    0D 39%  1D  1%  2D 60%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -23:20:00  Clock: 0:01:49  CPU: 0:01:48
SIM:  -23:19:55    -d  0  0    0D 39%  1D  1%  2D 60%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -23:18:55    -d  0  0    0D 39%  1D  1%  2D 60%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -23:17:55    -d  0  0    0D 39%  1D  1%  2D 60%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -23:16:55    -d  0  0    0D 39%  1D  1%  2D 60%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -23:15:55    -d  0  0    0D 39%  1D  1%  2D 60%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -23:15:00  Clock: 0:01:49  CPU: 0:01:49
SIM:  -23:14:55    -d  0  0    0D 39%  1D  1%  2D 60%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -23:13:55    -d  0  0    0D 39%  1D  1%  2D 60%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -23:12:55    -d  0  0    0D 39%  1D  1%  2D 60%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -23:11:55    -d  0  0    0D 39%  1D  1%  2D 60%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -23:10:55    -d  0  0    0D 39%  1D  1%  2D 60%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -23:10:00  Clock: 0:01:49  CPU: 0:01:49
SIM:  -23:09:55    -d  0  0    0D 39%  1D  1%  2D 60%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -23:08:55    -d  0  0    0D 39%  1D  1%  2D 60%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -23:07:55    -d  0  0    0D 39%  1D  1%  2D 60%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -23:06:55    -d  0  0    0D 39%  1D  1%  2D 60%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -23:05:55    -d  0  0    0D 39%  1D  1%  2D 60%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -23:05:00  Clock: 0:01:49  CPU: 0:01:49
SIM:  -23:04:55    -d  0  0    0D 39%  1D  1%  2D 60%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -23:03:55    -d  0  0    0D 39%  1D  1%  2D 60%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -23:02:55    -d  0  0    0D 39%  1D  1%  2D 60%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -23:01:55    -d  0  0    0D 39%  1D  1%  2D 60%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -23:00:55    -d  0  0    0D 39%  1D  1%  2D 60%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -23:00:00  Clock: 0:01:50  CPU: 0:01:49
SIM:  -22:59:55    -d  0  0    0D 39%  1D  1%  2D 60%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -22:58:55    -d  0  0    0D 39%  1D  1%  2D 60%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -22:57:55    -d  0  0    0D 39%  1D  1%  2D 60%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -22:56:55    -d  0  0    0D 39%  1D  1%  2D 60%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -22:55:55    -d  0  0    0D 39%  1D  1%  2D 60%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -22:55:00  Clock: 0:01:50  CPU: 0:01:50
SIM:  -22:54:55    -d  0  0    0D 39%  1D  1%  2D 60%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -22:53:55    -d  0  0    0D 39%  1D  1%  2D 60%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -22:52:55    -d  0  0    0D 39%  1D  1%  2D 60%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -22:51:55    -d  0  0    0D 39%  1D  1%  2D 60%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -22:50:55    -d  0  0    0D 39%  1D  1%  2D 60%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -22:50:00  Clock: 0:01:50  CPU: 0:01:50
SIM:  -22:49:55    -d  0  0    0D 39%  1D  1%  2D 60%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -22:48:55    -d  0  0    0D 39%  1D  1%  2D 60%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -22:47:55    -d  0  0    0D 39%  1D  1%  2D 60%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -22:46:55    -d  0  0    0D 39%  1D  1%  2D 60%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -22:45:55    -d  0  0    0D 39%  1D  1%  2D 60%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -22:45:00  Clock: 0:01:50  CPU: 0:01:50
SIM:  -22:44:55    -d  0  0    0D 39%  1D  1%  2D 60%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -22:43:55    -d  0  0    0D 39%  1D  1%  2D 60%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -22:42:55    -d  0  0    0D 39%  1D  1%  2D 60%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -22:41:55    -d  0  0    0D 39%  1D  1%  2D 60%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -22:40:55    -d  0  0    0D 39%  1D  1%  2D 60%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -22:40:00  Clock: 0:01:51  CPU: 0:01:50
SIM:  -22:39:55    -d  0  0    0D 39%  1D  1%  2D 60%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -22:38:55    -d  0  0    0D 39%  1D  1%  2D 60%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -22:37:55    -d  0  0    0D 39%  1D  1%  2D 60%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -22:36:55    -d  0  0    0D 39%  1D  1%  2D 60%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -22:35:55    -d  0  0    0D 39%  1D  1%  2D 60%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -22:35:00  Clock: 0:01:51  CPU: 0:01:51
SIM:  -22:34:55    -d  0  0    0D 39%  1D  1%  2D 60%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -22:33:55    -d  0  0    0D 39%  1D  1%  2D 60%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -22:32:55    -d  0  0    0D 39%  1D  1%  2D 60%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -22:31:55    -d  0  0    0D 39%  1D  1%  2D 60%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -22:30:55    -d  0  0    0D 39%  1D  1%  2D 60%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -22:30:00  Clock: 0:01:51  CPU: 0:01:51
SIM:  -22:29:55    -d  0  0    0D 39%  1D  1%  2D 60%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -22:28:55    -d  0  0    0D 39%  1D  1%  2D 60%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -22:27:55    -d  0  0    0D 39%  1D  1%  2D 60%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -22:26:55    -d  0  0    0D 39%  1D  1%  2D 60%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -22:25:55    -d  0  0    0D 39%  1D  1%  2D 60%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -22:25:00  Clock: 0:01:51  CPU: 0:01:51
SIM:  -22:24:55    -d  0  0    0D 39%  1D  1%  2D 60%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -22:23:55    -d  0  0    0D 39%  1D  1%  2D 60%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -22:22:55    -d  0  0    0D 39%  1D  1%  2D 60%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -22:21:55    -d  0  0    0D 39%  1D  1%  2D 60%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -22:20:55    -d  0  0    0D 39%  1D  1%  2D 60%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -22:20:00  Clock: 0:01:52  CPU: 0:01:51
SIM:  -22:19:55    -d  0  0    0D 39%  1D  1%  2D 60%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -22:18:55    -d  0  0    0D 39%  1D  1%  2D 60%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -22:17:55    -d  0  0    0D 39%  1D  1%  2D 60%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -22:16:55    -d  0  0    0D 39%  1D  1%  2D 60%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -22:15:55    -d  0  0    0D 39%  1D  1%  2D 60%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -22:15:00  Clock: 0:01:52  CPU: 0:01:51
SIM:  -22:14:55    -d  0  0    0D 39%  1D  1%  2D 60%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -22:13:55    -d  0  0    0D 39%  1D  1%  2D 60%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -22:12:55    -d  0  0    0D 39%  1D  1%  2D 60%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -22:11:55    -d  0  0    0D 39%  1D  1%  2D 60%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -22:10:55    -d  0  0    0D 39%  1D  1%  2D 60%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -22:10:00  Clock: 0:01:52  CPU: 0:01:52
SIM:  -22:09:55    -d  0  0    0D 39%  1D  1%  2D 60%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -22:08:55    -d  0  0    0D 39%  1D  1%  2D 60%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -22:07:55    -d  0  0    0D 39%  1D  1%  2D 60%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -22:06:55    -d  0  0    0D 39%  1D  1%  2D 60%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -22:05:55    -d  0  0    0D 39%  1D  1%  2D 60%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -22:05:00  Clock: 0:01:52  CPU: 0:01:52
SIM:  -22:04:55    -d  0  0    0D 39%  1D  1%  2D 60%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -22:03:55    -d  0  0    0D 39%  1D  1%  2D 60%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -22:02:55    -d  0  0    0D 39%  1D  1%  2D 60%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -22:01:55    -d  0  0    0D 39%  1D  1%  2D 60%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -22:00:55    -d  0  0    0D 39%  1D  1%  2D 60%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -22:00:00  Clock: 0:01:53  CPU: 0:01:52
SIM:  -21:59:55    -d  0  0    0D 39%  1D  1%  2D 60%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -21:58:55    -d  0  0    0D 39%  1D  1%  2D 60%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -21:57:55    -d  0  0    0D 39%  1D  1%  2D 60%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -21:56:55    -d  0  0    0D 39%  1D  1%  2D 60%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -21:55:55    -d  0  0    0D 39%  1D  1%  2D 61%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -21:55:00  Clock: 0:01:53  CPU: 0:01:52
SIM:  -21:54:55    -d  0  0    0D 39%  1D  1%  2D 60%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -21:53:55    -d  0  0    0D 39%  1D  1%  2D 60%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -21:52:55    -d  0  0    0D 39%  1D  1%  2D 61%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -21:51:55    -d  0  0    0D 39%  1D  1%  2D 61%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -21:50:55    -d  0  0    0D 39%  1D  1%  2D 61%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -21:50:00  Clock: 0:01:53  CPU: 0:01:53
SIM:  -21:49:55    -d  0  0    0D 39%  1D  1%  2D 61%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -21:48:55    -d  0  0    0D 39%  1D  1%  2D 61%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -21:47:55    -d  0  0    0D 39%  1D  1%  2D 61%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -21:46:55    -d  0  0    0D 39%  1D  1%  2D 61%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -21:45:55    -d  0  0    0D 39%  1D  1%  2D 61%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -21:45:00  Clock: 0:01:53  CPU: 0:01:53
SIM:  -21:44:55    -d  0  0    0D 39%  1D  1%  2D 61%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -21:43:55    -d  0  0    0D 39%  1D  1%  2D 61%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -21:42:55    -d  0  0    0D 39%  1D  1%  2D 61%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -21:41:55    -d  0  0    0D 39%  1D  1%  2D 61%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -21:40:55    -d  0  0    0D 39%  1D  1%  2D 61%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -21:40:00  Clock: 0:01:54  CPU: 0:01:53
SIM:  -21:39:55    -d  0  0    0D 39%  1D  1%  2D 61%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -21:38:55    -d  0  0    0D 39%  1D  1%  2D 61%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -21:37:55    -d  0  0    0D 39%  1D  1%  2D 61%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -21:36:55    -d  0  0    0D 39%  1D  1%  2D 61%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -21:35:55    -d  0  0    0D 39%  1D  1%  2D 61%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -21:35:00  Clock: 0:01:54  CPU: 0:01:53
SIM:  -21:34:55    -d  0  0    0D 39%  1D  1%  2D 61%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -21:33:55    -d  0  0    0D 39%  1D  1%  2D 61%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -21:32:55    -d  0  0    0D 39%  1D  1%  2D 61%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -21:31:55    -d  0  0    0D 39%  1D  1%  2D 61%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -21:30:55    -d  0  0    0D 39%  1D  1%  2D 61%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -21:30:00  Clock: 0:01:54  CPU: 0:01:54
SIM:  -21:29:55    -d  0  0    0D 39%  1D  1%  2D 61%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -21:28:55    -d  0  0    0D 39%  1D  1%  2D 61%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -21:27:55    -d  0  0    0D 39%  1D  1%  2D 61%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -21:26:55    -d  0  0    0D 39%  1D  1%  2D 61%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -21:25:55    -d  0  0    0D 39%  1D  1%  2D 61%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -21:25:00  Clock: 0:01:54  CPU: 0:01:54
SIM:  -21:24:55    -d  0  0    0D 39%  1D  1%  2D 61%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -21:23:55    -d  0  0    0D 39%  1D  1%  2D 61%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -21:22:55    -d  0  0    0D 39%  1D  1%  2D 61%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -21:21:55    -d  0  0    0D 39%  1D  1%  2D 61%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -21:20:55    -d  0  0    0D 39%  1D  1%  2D 61%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -21:20:00  Clock: 0:01:54  CPU: 0:01:54
SIM:  -21:19:55    -d  0  0    0D 39%  1D  1%  2D 61%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -21:18:55    -d  0  0    0D 39%  1D  1%  2D 61%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -21:17:55    -d  0  0    0D 39%  1D  1%  2D 61%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -21:16:55    -d  0  0    0D 39%  1D  1%  2D 61%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -21:15:55    -d  0  0    0D 38%  1D  1%  2D 61%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -21:15:00  Clock: 0:01:55  CPU: 0:01:54
SIM:  -21:14:55    -d  0  0    0D 39%  1D  1%  2D 61%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -21:13:55    -d  0  0    0D 39%  1D  1%  2D 61%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -21:12:55    -d  0  0    0D 38%  1D  1%  2D 61%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -21:11:55    -d  0  0    0D 38%  1D  1%  2D 61%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -21:10:55    -d  0  0    0D 38%  1D  1%  2D 61%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -21:10:00  Clock: 0:01:55  CPU: 0:01:55
SIM:  -21:09:55    -d  0  0    0D 38%  1D  1%  2D 61%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -21:08:55    -d  0  0    0D 38%  1D  1%  2D 61%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -21:07:55    -d  0  0    0D 38%  1D  1%  2D 61%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -21:06:55    -d  0  0    0D 38%  1D  1%  2D 61%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -21:05:55    -d  0  0    0D 38%  1D  1%  2D 61%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -21:05:00  Clock: 0:01:55  CPU: 0:01:55
SIM:  -21:04:55    -d  0  0    0D 38%  1D  1%  2D 61%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -21:03:55    -d  0  0    0D 38%  1D  1%  2D 61%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -21:02:55    -d  0  0    0D 38%  1D  1%  2D 61%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -21:01:55    -d  0  0    0D 38%  1D  1%  2D 61%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -21:00:55    -d  0  0    0D 38%  1D  1%  2D 61%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -21:00:00  Clock: 0:01:55  CPU: 0:01:55
SIM:  -20:59:55    -d  0  0    0D 38%  1D  1%  2D 61%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -20:58:55    -d  0  0    0D 38%  1D  1%  2D 61%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -20:57:55    -d  0  0    0D 38%  1D  1%  2D 61%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -20:56:55    -d  0  0    0D 38%  1D  1%  2D 61%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -20:55:55    -d  0  0    0D 38%  1D  1%  2D 61%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -20:55:00  Clock: 0:01:56  CPU: 0:01:55
SIM:  -20:54:55    -d  0  0    0D 38%  1D  1%  2D 61%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -20:53:55    -d  0  0    0D 38%  1D  1%  2D 61%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -20:52:55    -d  0  0    0D 38%  1D  1%  2D 61%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -20:51:55    -d  0  0    0D 38%  1D  1%  2D 61%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -20:50:55    -d  0  0    0D 38%  1D  1%  2D 61%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -20:50:00  Clock: 0:01:56  CPU: 0:01:56
SIM:  -20:49:55    -d  0  0    0D 38%  1D  1%  2D 61%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -20:48:55    -d  0  0    0D 38%  1D  1%  2D 61%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -20:47:55    -d  0  0    0D 38%  1D  1%  2D 61%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -20:46:55    -d  0  0    0D 38%  1D  1%  2D 61%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -20:45:55    -d  0  0    0D 38%  1D  1%  2D 61%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -20:45:00  Clock: 0:01:56  CPU: 0:01:56
SIM:  -20:44:55    -d  0  0    0D 38%  1D  1%  2D 61%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -20:43:55    -d  0  0    0D 38%  1D  1%  2D 61%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -20:42:55    -d  0  0    0D 38%  1D  1%  2D 61%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -20:41:55    -d  0  0    0D 38%  1D  1%  2D 61%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -20:40:55    -d  0  0    0D 38%  1D  1%  2D 61%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -20:40:00  Clock: 0:01:56  CPU: 0:01:56
SIM:  -20:39:55    -d  0  0    0D 38%  1D  1%  2D 61%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -20:38:55    -d  0  0    0D 38%  1D  1%  2D 61%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -20:37:55    -d  0  0    0D 38%  1D  1%  2D 61%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -20:36:55    -d  0  0    0D 38%  1D  1%  2D 61%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -20:35:55    -d  0  0    0D 38%  1D  1%  2D 61%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -20:35:00  Clock: 0:01:57  CPU: 0:01:56
SIM:  -20:34:55    -d  0  0    0D 38%  1D  1%  2D 61%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -20:33:55    -d  0  0    0D 38%  1D  1%  2D 61%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -20:32:55    -d  0  0    0D 38%  1D  1%  2D 61%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -20:31:55    -d  0  0    0D 38%  1D  1%  2D 61%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -20:30:55    -d  0  0    0D 38%  1D  1%  2D 61%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -20:30:00  Clock: 0:01:57  CPU: 0:01:57
SIM:  -20:29:55    -d  0  0    0D 38%  1D  1%  2D 61%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -20:28:55    -d  0  0    0D 38%  1D  1%  2D 61%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -20:27:55    -d  0  0    0D 38%  1D  1%  2D 61%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -20:26:55    -d  0  0    0D 38%  1D  1%  2D 61%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -20:25:55    -d  0  0    0D 38%  1D  1%  2D 61%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -20:25:00  Clock: 0:01:57  CPU: 0:01:57
SIM:  -20:24:55    -d  0  0    0D 38%  1D  1%  2D 61%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -20:23:55    -d  0  0    0D 38%  1D  1%  2D 61%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -20:22:55    -d  0  0    0D 38%  1D  1%  2D 61%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -20:21:55    -d  0  0    0D 38%  1D  1%  2D 61%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -20:20:55    -d  0  0    0D 38%  1D  1%  2D 61%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -20:20:00  Clock: 0:01:57  CPU: 0:01:57
SIM:  -20:19:55    -d  0  0    0D 38%  1D  1%  2D 61%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -20:18:55    -d  0  0    0D 38%  1D  1%  2D 61%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -20:17:55    -d  0  0    0D 38%  1D  1%  2D 61%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -20:16:55    -d  0  0    0D 38%  1D  1%  2D 61%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -20:15:55    -d  0  0    0D 38%  1D  1%  2D 61%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -20:15:00  Clock: 0:01:58  CPU: 0:01:57
SIM:  -20:14:55    -d  0  0    0D 38%  1D  1%  2D 61%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -20:13:55    -d  0  0    0D 38%  1D  1%  2D 61%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -20:12:55    -d  0  0    0D 38%  1D  1%  2D 61%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -20:11:55    -d  0  0    0D 38%  1D  1%  2D 61%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -20:10:55    -d  0  0    0D 38%  1D  1%  2D 61%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -20:10:00  Clock: 0:01:58  CPU: 0:01:58
SIM:  -20:09:55    -d  0  0    0D 38%  1D  1%  2D 61%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -20:08:55    -d  0  0    0D 38%  1D  1%  2D 61%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -20:07:55    -d  0  0    0D 38%  1D  1%  2D 61%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -20:06:55    -d  0  0    0D 38%  1D  1%  2D 61%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -20:05:55    -d  0  0    0D 38%  1D  1%  2D 61%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -20:05:00  Clock: 0:01:58  CPU: 0:01:58
SIM:  -20:04:55    -d  0  0    0D 38%  1D  1%  2D 61%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -20:03:55    -d  0  0    0D 38%  1D  1%  2D 61%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -20:02:55    -d  0  0    0D 38%  1D  1%  2D 61%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -20:01:55    -d  0  0    0D 38%  1D  1%  2D 61%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -20:00:55    -d  0  0    0D 38%  1D  1%  2D 61%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -20:00:00  Clock: 0:01:58  CPU: 0:01:58
SIM:  -19:59:55    -d  0  0    0D 38%  1D  1%  2D 61%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -19:58:55    -d  0  0    0D 38%  1D  1%  2D 61%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -19:57:55    -d  0  0    0D 38%  1D  1%  2D 61%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -19:56:55    -d  0  0    0D 38%  1D  1%  2D 61%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -19:55:55    -d  0  0    0D 38%  1D  1%  2D 61%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -19:55:00  Clock: 0:01:59  CPU: 0:01:58
SIM:  -19:54:55    -d  0  0    0D 38%  1D  1%  2D 61%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -19:53:55    -d  0  0    0D 38%  1D  1%  2D 61%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -19:52:55    -d  0  0    0D 38%  1D  1%  2D 61%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -19:51:55    -d  0  0    0D 38%  1D  1%  2D 61%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -19:50:55    -d  0  0    0D 38%  1D  1%  2D 61%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -19:50:00  Clock: 0:01:59  CPU: 0:01:59
SIM:  -19:49:55    -d  0  0    0D 38%  1D  1%  2D 61%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -19:48:55    -d  0  0    0D 38%  1D  1%  2D 61%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -19:47:55    -d  0  0    0D 38%  1D  1%  2D 61%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -19:46:55    -d  0  0    0D 38%  1D  1%  2D 61%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -19:45:55    -d  0  0    0D 38%  1D  1%  2D 61%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -19:45:00  Clock: 0:01:59  CPU: 0:01:59
SIM:  -19:44:55    -d  0  0    0D 38%  1D  1%  2D 61%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -19:43:55    -d  0  0    0D 38%  1D  1%  2D 61%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -19:42:55    -d  0  0    0D 38%  1D  1%  2D 61%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -19:41:55    -d  0  0    0D 38%  1D  1%  2D 61%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -19:40:55    -d  0  0    0D 38%  1D  1%  2D 61%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -19:40:00  Clock: 0:01:59  CPU: 0:01:59
SIM:  -19:39:55    -d  0  0    0D 38%  1D  1%  2D 61%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -19:38:55    -d  0  0    0D 38%  1D  1%  2D 61%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -19:37:55    -d  0  0    0D 38%  1D  1%  2D 61%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -19:36:55    -d  0  0    0D 38%  1D  1%  2D 61%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -19:35:55    -d  0  0    0D 38%  1D  1%  2D 61%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -19:35:00  Clock: 0:02:00  CPU: 0:01:59
SIM:  -19:34:55    -d  0  0    0D 38%  1D  1%  2D 61%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -19:33:55    -d  0  0    0D 38%  1D  1%  2D 61%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -19:32:55    -d  0  0    0D 38%  1D  1%  2D 61%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -19:31:55    -d  0  0    0D 38%  1D  1%  2D 61%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -19:30:55    -d  0  0    0D 38%  1D  1%  2D 61%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -19:30:00  Clock: 0:02:00  CPU: 0:02:00
SIM:  -19:29:55    -d  0  0    0D 38%  1D  1%  2D 61%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -19:28:55    -d  0  0    0D 38%  1D  1%  2D 61%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -19:27:55    -d  0  0    0D 38%  1D  1%  2D 61%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -19:26:55    -d  0  0    0D 38%  1D  1%  2D 61%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -19:25:55    -d  0  0    0D 38%  1D  1%  2D 61%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -19:25:00  Clock: 0:02:00  CPU: 0:02:00
SIM:  -19:24:55    -d  0  0    0D 38%  1D  1%  2D 61%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -19:23:55    -d  0  0    0D 38%  1D  1%  2D 61%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -19:22:55    -d  0  0    0D 38%  1D  1%  2D 61%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -19:21:55    -d  0  0    0D 38%  1D  1%  2D 61%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -19:20:55    -d  0  0    0D 38%  1D  1%  2D 61%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -19:20:00  Clock: 0:02:00  CPU: 0:02:00
SIM:  -19:19:55    -d  0  0    0D 38%  1D  1%  2D 61%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -19:18:55    -d  0  0    0D 38%  1D  1%  2D 61%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -19:17:55    -d  0  0    0D 38%  1D  1%  2D 61%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -19:16:55    -d  0  0    0D 38%  1D  1%  2D 61%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -19:15:55    -d  0  0    0D 38%  1D  1%  2D 61%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -19:15:00  Clock: 0:02:01  CPU: 0:02:00
SIM:  -19:14:55    -d  0  0    0D 38%  1D  1%  2D 61%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -19:13:55    -d  0  0    0D 38%  1D  1%  2D 61%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -19:12:55    -d  0  0    0D 38%  1D  1%  2D 61%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -19:11:55    -d  0  0    0D 38%  1D  1%  2D 61%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -19:10:55    -d  0  0    0D 38%  1D  1%  2D 61%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -19:10:00  Clock: 0:02:01  CPU: 0:02:01
SIM:  -19:09:55    -d  0  0    0D 38%  1D  1%  2D 61%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -19:08:55    -d  0  0    0D 38%  1D  1%  2D 61%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -19:07:55    -d  0  0    0D 38%  1D  1%  2D 61%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -19:06:55    -d  0  0    0D 38%  1D  1%  2D 61%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -19:05:55    -d  0  0    0D 38%  1D  1%  2D 61%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -19:05:00  Clock: 0:02:01  CPU: 0:02:01
SIM:  -19:04:55    -d  0  0    0D 38%  1D  1%  2D 61%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -19:03:55    -d  0  0    0D 38%  1D  1%  2D 61%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -19:02:55    -d  0  0    0D 38%  1D  1%  2D 61%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -19:01:55    -d  0  0    0D 38%  1D  1%  2D 61%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -19:00:55    -d  0  0    0D 38%  1D  1%  2D 61%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -19:00:00  Clock: 0:02:02  CPU: 0:02:01
SIM:  -18:59:55    -d  0  0    0D 38%  1D  1%  2D 61%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -18:58:55    -d  0  0    0D 38%  1D  1%  2D 61%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -18:57:55    -d  0  0    0D 38%  1D  1%  2D 61%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -18:56:55    -d  0  0    0D 38%  1D  1%  2D 61%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -18:55:55    -d  0  0    0D 38%  1D  1%  2D 61%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -18:55:00  Clock: 0:02:02  CPU: 0:02:01
SIM:  -18:54:55    -d  0  0    0D 38%  1D  1%  2D 61%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -18:53:55    -d  0  0    0D 38%  1D  1%  2D 61%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -18:52:55    -d  0  0    0D 38%  1D  1%  2D 61%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -18:51:55    -d  0  0    0D 38%  1D  1%  2D 61%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -18:50:55    -d  0  0    0D 38%  1D  1%  2D 61%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -18:50:00  Clock: 0:02:02  CPU: 0:02:02
SIM:  -18:49:55    -d  0  0    0D 38%  1D  1%  2D 61%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -18:48:55    -d  0  0    0D 38%  1D  1%  2D 61%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -18:47:55    -d  0  0    0D 38%  1D  1%  2D 61%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -18:46:55    -d  0  0    0D 38%  1D  1%  2D 61%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -18:45:55    -d  0  0    0D 38%  1D  1%  2D 61%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -18:45:00  Clock: 0:02:02  CPU: 0:02:02
SIM:  -18:44:55    -d  0  0    0D 38%  1D  1%  2D 61%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -18:43:55    -d  0  0    0D 38%  1D  1%  2D 61%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -18:42:55    -d  0  0    0D 38%  1D  1%  2D 61%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -18:41:55    -d  0  0    0D 38%  1D  1%  2D 61%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -18:40:55    -d  0  0    0D 38%  1D  1%  2D 61%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -18:40:00  Clock: 0:02:03  CPU: 0:02:02
SIM:  -18:39:55    -d  0  0    0D 38%  1D  1%  2D 61%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -18:38:55    -d  0  0    0D 38%  1D  1%  2D 61%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -18:37:55    -d  0  0    0D 38%  1D  1%  2D 61%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -18:36:55    -d  0  0    0D 38%  1D  1%  2D 61%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -18:35:55    -d  0  0    0D 38%  1D  1%  2D 61%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -18:35:00  Clock: 0:02:03  CPU: 0:02:02
SIM:  -18:34:55    -d  0  0    0D 38%  1D  1%  2D 61%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -18:33:55    -d  0  0    0D 38%  1D  1%  2D 61%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -18:32:55    -d  0  0    0D 38%  1D  1%  2D 61%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -18:31:55    -d  0  0    0D 38%  1D  1%  2D 61%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -18:30:55    -d  0  0    0D 38%  1D  1%  2D 61%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -18:30:00  Clock: 0:02:03  CPU: 0:02:03
SIM:  -18:29:55    -d  0  0    0D 38%  1D  1%  2D 61%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -18:28:55    -d  0  0    0D 38%  1D  1%  2D 61%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -18:27:55    -d  0  0    0D 38%  1D  1%  2D 61%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -18:26:55    -d  0  0    0D 38%  1D  1%  2D 61%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -18:25:55    -d  0  0    0D 38%  1D  1%  2D 61%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -18:25:00  Clock: 0:02:03  CPU: 0:02:03
SIM:  -18:24:55    -d  0  0    0D 38%  1D  1%  2D 61%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -18:23:55    -d  0  0    0D 38%  1D  1%  2D 61%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -18:22:55    -d  0  0    0D 38%  1D  1%  2D 61%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -18:21:55    -d  0  0    0D 38%  1D  1%  2D 61%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -18:20:55    -d  0  0    0D 38%  1D  1%  2D 61%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -18:20:00  Clock: 0:02:04  CPU: 0:02:03
SIM:  -18:19:55    -d  0  0    0D 38%  1D  1%  2D 61%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -18:18:55    -d  0  0    0D 38%  1D  1%  2D 61%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -18:17:55    -d  0  0    0D 38%  1D  1%  2D 61%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -18:16:55    -d  0  0    0D 38%  1D  1%  2D 61%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -18:15:55    -d  0  0    0D 38%  1D  1%  2D 61%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -18:15:00  Clock: 0:02:04  CPU: 0:02:03
SIM:  -18:14:55    -d  0  0    0D 38%  1D  1%  2D 61%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -18:13:55    -d  0  0    0D 38%  1D  1%  2D 61%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -18:12:55    -d  0  0    0D 38%  1D  1%  2D 61%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -18:11:55    -d  0  0    0D 38%  1D  1%  2D 61%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -18:10:55    -d  0  0    0D 38%  1D  1%  2D 61%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -18:10:00  Clock: 0:02:04  CPU: 0:02:04
SIM:  -18:09:55    -d  0  0    0D 38%  1D  1%  2D 61%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -18:08:55    -d  0  0    0D 38%  1D  1%  2D 61%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -18:07:55    -d  0  0    0D 38%  1D  1%  2D 61%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -18:06:55    -d  0  0    0D 38%  1D  1%  2D 61%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -18:05:55    -d  0  0    0D 38%  1D  1%  2D 62%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -18:05:00  Clock: 0:02:04  CPU: 0:02:04
SIM:  -18:04:55    -d  0  0    0D 38%  1D  1%  2D 61%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -18:03:55    -d  0  0    0D 38%  1D  1%  2D 61%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -18:02:55    -d  0  0    0D 38%  1D  1%  2D 62%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -18:01:55    -d  0  0    0D 38%  1D  1%  2D 62%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -18:00:55    -d  0  0    0D 38%  1D  1%  2D 62%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -18:00:00  Clock: 0:02:05  CPU: 0:02:04
SIM:  -17:59:55    -d  0  0    0D 38%  1D  1%  2D 62%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -17:58:55    -d  0  0    0D 38%  1D  1%  2D 62%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -17:57:55    -d  0  0    0D 38%  1D  1%  2D 62%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -17:56:55    -d  0  0    0D 38%  1D  1%  2D 62%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -17:55:55    -d  0  0    0D 38%  1D  1%  2D 62%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -17:55:00  Clock: 0:02:05  CPU: 0:02:04
SIM:  -17:54:55    -d  0  0    0D 38%  1D  1%  2D 62%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -17:53:55    -d  0  0    0D 38%  1D  1%  2D 62%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -17:52:55    -d  0  0    0D 38%  1D  1%  2D 62%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -17:51:55    -d  0  0    0D 38%  1D  1%  2D 62%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -17:50:55    -d  0  0    0D 38%  1D  1%  2D 62%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -17:50:00  Clock: 0:02:05  CPU: 0:02:05
SIM:  -17:49:55    -d  0  0    0D 38%  1D  1%  2D 62%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -17:48:55    -d  0  0    0D 38%  1D  1%  2D 62%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -17:47:55    -d  0  0    0D 38%  1D  1%  2D 62%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -17:46:55    -d  0  0    0D 38%  1D  1%  2D 62%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -17:45:55    -d  0  0    0D 38%  1D  1%  2D 62%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -17:45:00  Clock: 0:02:05  CPU: 0:02:05
SIM:  -17:44:55    -d  0  0    0D 38%  1D  1%  2D 62%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -17:43:55    -d  0  0    0D 38%  1D  1%  2D 62%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -17:42:55    -d  0  0    0D 38%  1D  1%  2D 62%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -17:41:55    -d  0  0    0D 38%  1D  1%  2D 62%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -17:40:55    -d  0  0    0D 38%  1D  1%  2D 62%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -17:40:00  Clock: 0:02:06  CPU: 0:02:05
SIM:  -17:39:55    -d  0  0    0D 38%  1D  1%  2D 62%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -17:38:55    -d  0  0    0D 38%  1D  1%  2D 62%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -17:37:55    -d  0  0    0D 38%  1D  1%  2D 62%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -17:36:55    -d  0  0    0D 38%  1D  1%  2D 62%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -17:35:55    -d  0  0    0D 38%  1D  1%  2D 62%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -17:35:00  Clock: 0:02:06  CPU: 0:02:05
SIM:  -17:34:55    -d  0  0    0D 38%  1D  1%  2D 62%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -17:33:55    -d  0  0    0D 38%  1D  1%  2D 62%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -17:32:55    -d  0  0    0D 38%  1D  1%  2D 62%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -17:31:55    -d  0  0    0D 38%  1D  1%  2D 62%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -17:30:55    -d  0  0    0D 38%  1D  1%  2D 62%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -17:30:00  Clock: 0:02:06  CPU: 0:02:06
SIM:  -17:29:55    -d  0  0    0D 38%  1D  1%  2D 62%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -17:28:55    -d  0  0    0D 38%  1D  1%  2D 62%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -17:27:55    -d  0  0    0D 38%  1D  1%  2D 62%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -17:26:55    -d  0  0    0D 38%  1D  1%  2D 62%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -17:25:56    -d  0  0    0D 38%  1D  1%  2D 62%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -17:25:00  Clock: 0:02:06  CPU: 0:02:06
SIM:  -17:24:56    -d  0  0    0D 38%  1D  1%  2D 62%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -17:23:56    -d  0  0    0D 38%  1D  1%  2D 62%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -17:22:56    -d  0  0    0D 38%  1D  1%  2D 62%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -17:21:56    -d  0  0    0D 38%  1D  1%  2D 62%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -17:20:56    -d  0  0    0D 37%  1D  1%  2D 62%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -17:20:00  Clock: 0:02:07  CPU: 0:02:06
SIM:  -17:19:56    -d  0  0    0D 38%  1D  1%  2D 62%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -17:18:56    -d  0  0    0D 38%  1D  1%  2D 62%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -17:17:56    -d  0  0    0D 37%  1D  1%  2D 62%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -17:16:56    -d  0  0    0D 37%  1D  1%  2D 62%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -17:15:56    -d  0  0    0D 37%  1D  1%  2D 62%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -17:15:00  Clock: 0:02:07  CPU: 0:02:06
SIM:  -17:14:56    -d  0  0    0D 37%  1D  1%  2D 62%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -17:13:56    -d  0  0    0D 37%  1D  1%  2D 62%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -17:12:56    -d  0  0    0D 37%  1D  1%  2D 62%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -17:11:56    -d  0  0    0D 37%  1D  1%  2D 62%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -17:10:56    -d  0  0    0D 37%  1D  1%  2D 62%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -17:10:00  Clock: 0:02:07  CPU: 0:02:07
SIM:  -17:09:56    -d  0  0    0D 37%  1D  1%  2D 62%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -17:08:56    -d  0  0    0D 37%  1D  1%  2D 62%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -17:07:56    -d  0  0    0D 37%  1D  1%  2D 62%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -17:06:56    -d  0  0    0D 37%  1D  1%  2D 62%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -17:05:56    -d  0  0    0D 37%  1D  1%  2D 62%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -17:05:00  Clock: 0:02:07  CPU: 0:02:07
SIM:  -17:04:56    -d  0  0    0D 37%  1D  1%  2D 62%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -17:03:56    -d  0  0    0D 37%  1D  1%  2D 62%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -17:02:56    -d  0  0    0D 37%  1D  1%  2D 62%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -17:01:56    -d  0  0    0D 37%  1D  1%  2D 62%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -17:00:56    -d  0  0    0D 37%  1D  1%  2D 62%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -17:00:00  Clock: 0:02:08  CPU: 0:02:07
SIM:  -16:59:56    -d  0  0    0D 37%  1D  1%  2D 62%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -16:58:56    -d  0  0    0D 37%  1D  1%  2D 62%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -16:57:56    -d  0  0    0D 37%  1D  1%  2D 62%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -16:56:56    -d  0  0    0D 37%  1D  1%  2D 62%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -16:55:56    -d  0  0    0D 37%  1D  1%  2D 62%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -16:55:00  Clock: 0:02:08  CPU: 0:02:07
SIM:  -16:54:56    -d  0  0    0D 37%  1D  1%  2D 62%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -16:53:56    -d  0  0    0D 37%  1D  1%  2D 62%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -16:52:56    -d  0  0    0D 37%  1D  1%  2D 62%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -16:51:56    -d  0  0    0D 37%  1D  1%  2D 62%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -16:50:56    -d  0  0    0D 37%  1D  1%  2D 62%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -16:50:00  Clock: 0:02:08  CPU: 0:02:08
SIM:  -16:49:56    -d  0  0    0D 37%  1D  1%  2D 62%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -16:48:56    -d  0  0    0D 37%  1D  1%  2D 62%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -16:47:56    -d  0  0    0D 37%  1D  1%  2D 62%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -16:46:56    -d  0  0    0D 37%  1D  1%  2D 62%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -16:45:56    -d  0  0    0D 37%  1D  1%  2D 62%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -16:45:00  Clock: 0:02:08  CPU: 0:02:08
SIM:  -16:44:56    -d  0  0    0D 37%  1D  1%  2D 62%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -16:43:56    -d  0  0    0D 37%  1D  1%  2D 62%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -16:42:56    -d  0  0    0D 37%  1D  1%  2D 62%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -16:41:56    -d  0  0    0D 37%  1D  1%  2D 62%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -16:40:56    -d  0  0    0D 37%  1D  1%  2D 62%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -16:40:00  Clock: 0:02:09  CPU: 0:02:08
SIM:  -16:39:56    -d  0  0    0D 37%  1D  1%  2D 62%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -16:38:56    -d  0  0    0D 37%  1D  1%  2D 62%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -16:37:56    -d  0  0    0D 37%  1D  1%  2D 62%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -16:36:56    -d  0  0    0D 37%  1D  1%  2D 62%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -16:35:56    -d  0  0    0D 37%  1D  1%  2D 62%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -16:35:00  Clock: 0:02:09  CPU: 0:02:08
SIM:  -16:34:56    -d  0  0    0D 37%  1D  1%  2D 62%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -16:33:56    -d  0  0    0D 37%  1D  1%  2D 62%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -16:32:56    -d  0  0    0D 37%  1D  1%  2D 62%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -16:31:56    -d  0  0    0D 37%  1D  1%  2D 62%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -16:30:56    -d  0  0    0D 37%  1D  1%  2D 62%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -16:30:00  Clock: 0:02:09  CPU: 0:02:09
SIM:  -16:29:56    -d  0  0    0D 37%  1D  1%  2D 62%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -16:28:56    -d  0  0    0D 37%  1D  1%  2D 62%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -16:27:56    -d  0  0    0D 37%  1D  1%  2D 62%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -16:26:56    -d  0  0    0D 37%  1D  1%  2D 62%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -16:25:56    -d  0  0    0D 37%  1D  1%  2D 62%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -16:25:00  Clock: 0:02:09  CPU: 0:02:09
SIM:  -16:24:56    -d  0  0    0D 37%  1D  1%  2D 62%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -16:23:56    -d  0  0    0D 37%  1D  1%  2D 62%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -16:22:56    -d  0  0    0D 37%  1D  1%  2D 62%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -16:21:56    -d  0  0    0D 37%  1D  1%  2D 62%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -16:20:56    -d  0  0    0D 37%  1D  1%  2D 62%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -16:20:00  Clock: 0:02:10  CPU: 0:02:09
SIM:  -16:19:56    -d  0  0    0D 37%  1D  1%  2D 62%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -16:18:56    -d  0  0    0D 37%  1D  1%  2D 62%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -16:17:56    -d  0  0    0D 37%  1D  1%  2D 62%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -16:16:56    -d  0  0    0D 37%  1D  1%  2D 62%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -16:15:56    -d  0  0    0D 37%  1D  1%  2D 62%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -16:15:00  Clock: 0:02:10  CPU: 0:02:09
SIM:  -16:14:56    -d  0  0    0D 37%  1D  1%  2D 62%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -16:13:56    -d  0  0    0D 37%  1D  1%  2D 62%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -16:12:56    -d  0  0    0D 37%  1D  1%  2D 62%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -16:11:56    -d  0  0    0D 37%  1D  1%  2D 62%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -16:10:56    -d  0  0    0D 37%  1D  1%  2D 62%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -16:10:00  Clock: 0:02:10  CPU: 0:02:10
SIM:  -16:09:56    -d  0  0    0D 37%  1D  1%  2D 62%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -16:08:56    -d  0  0    0D 37%  1D  1%  2D 62%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -16:07:56    -d  0  0    0D 37%  1D  1%  2D 62%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -16:06:56    -d  0  0    0D 37%  1D  1%  2D 62%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -16:05:56    -d  0  0    0D 37%  1D  1%  2D 62%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -16:05:00  Clock: 0:02:10  CPU: 0:02:10
SIM:  -16:04:56    -d  0  0    0D 37%  1D  1%  2D 62%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -16:03:56    -d  0  0    0D 37%  1D  1%  2D 62%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -16:02:56    -d  0  0    0D 37%  1D  1%  2D 62%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -16:01:56    -d  0  0    0D 37%  1D  1%  2D 62%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -16:00:56    -d  0  0    0D 37%  1D  1%  2D 62%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -16:00:00  Clock: 0:02:11  CPU: 0:02:10
SIM:  -15:59:56    -d  0  0    0D 37%  1D  1%  2D 62%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -15:58:56    -d  0  0    0D 37%  1D  1%  2D 62%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -15:57:56    -d  0  0    0D 37%  1D  1%  2D 62%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -15:56:57    -d  0  0    0D 37%  1D  1%  2D 62%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -15:55:57    -d  0  0    0D 37%  1D  1%  2D 62%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -15:55:00  Clock: 0:02:11  CPU: 0:02:10
SIM:  -15:54:57    -d  0  0    0D 37%  1D  1%  2D 62%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -15:53:57    -d  0  0    0D 37%  1D  1%  2D 62%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -15:52:57    -d  0  0    0D 37%  1D  1%  2D 62%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -15:51:57    -d  0  0    0D 37%  1D  1%  2D 62%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -15:50:57    -d  0  0    0D 37%  1D  1%  2D 62%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -15:50:00  Clock: 0:02:11  CPU: 0:02:11
SIM:  -15:49:57    -d  0  0    0D 37%  1D  1%  2D 62%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -15:48:57    -d  0  0    0D 37%  1D  1%  2D 62%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -15:47:57    -d  0  0    0D 37%  1D  1%  2D 62%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -15:46:57    -d  0  0    0D 37%  1D  1%  2D 62%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -15:45:57    -d  0  0    0D 37%  1D  1%  2D 62%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -15:45:00  Clock: 0:02:12  CPU: 0:02:11
SIM:  -15:44:57    -d  0  0    0D 37%  1D  1%  2D 62%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -15:43:57    -d  0  0    0D 37%  1D  1%  2D 62%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -15:42:57    -d  0  0    0D 37%  1D  1%  2D 62%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -15:41:57    -d  0  0    0D 37%  1D  1%  2D 62%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -15:40:57    -d  0  0    0D 37%  1D  1%  2D 62%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -15:40:00  Clock: 0:02:12  CPU: 0:02:11
SIM:  -15:39:57    -d  0  0    0D 37%  1D  1%  2D 62%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -15:38:57    -d  0  0    0D 37%  1D  1%  2D 62%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -15:37:57    -d  0  0    0D 37%  1D  1%  2D 62%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -15:36:57    -d  0  0    0D 37%  1D  1%  2D 62%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -15:35:57    -d  0  0    0D 37%  1D  1%  2D 62%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -15:35:00  Clock: 0:02:12  CPU: 0:02:11
SIM:  -15:34:57    -d  0  0    0D 37%  1D  1%  2D 62%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -15:33:57    -d  0  0    0D 37%  1D  1%  2D 62%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -15:32:57    -d  0  0    0D 37%  1D  1%  2D 62%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -15:31:57    -d  0  0    0D 37%  1D  1%  2D 62%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -15:30:57    -d  0  0    0D 37%  1D  1%  2D 62%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -15:30:00  Clock: 0:02:12  CPU: 0:02:12
SIM:  -15:29:57    -d  0  0    0D 37%  1D  1%  2D 62%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -15:28:57    -d  0  0    0D 37%  1D  1%  2D 62%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -15:27:57    -d  0  0    0D 37%  1D  1%  2D 62%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -15:26:57    -d  0  0    0D 37%  1D  1%  2D 62%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -15:25:57    -d  0  0    0D 37%  1D  1%  2D 62%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -15:25:00  Clock: 0:02:13  CPU: 0:02:12
SIM:  -15:24:57    -d  0  0    0D 37%  1D  1%  2D 62%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -15:23:57    -d  0  0    0D 37%  1D  1%  2D 62%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -15:22:57    -d  0  0    0D 37%  1D  1%  2D 62%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -15:21:57    -d  0  0    0D 37%  1D  1%  2D 62%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -15:20:57    -d  0  0    0D 37%  1D  1%  2D 62%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -15:20:00  Clock: 0:02:13  CPU: 0:02:12
SIM:  -15:19:56    -d  0  0    0D 37%  1D  1%  2D 62%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -15:18:56    -d  0  0    0D 37%  1D  1%  2D 62%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -15:17:56    -d  0  0    0D 37%  1D  1%  2D 62%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -15:16:56    -d  0  0    0D 37%  1D  1%  2D 62%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -15:15:56    -d  0  0    0D 37%  1D  1%  2D 62%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -15:15:00  Clock: 0:02:13  CPU: 0:02:12
SIM:  -15:14:56    -d  0  0    0D 37%  1D  1%  2D 62%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -15:13:56    -d  0  0    0D 37%  1D  1%  2D 62%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -15:12:56    -d  0  0    0D 37%  1D  1%  2D 62%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -15:11:56    -d  0  0    0D 37%  1D  1%  2D 62%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -15:10:56    -d  0  0    0D 37%  1D  1%  2D 62%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -15:10:00  Clock: 0:02:13  CPU: 0:02:13
SIM:  -15:09:56    -d  0  0    0D 37%  1D  1%  2D 62%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -15:08:56    -d  0  0    0D 37%  1D  1%  2D 62%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -15:07:56    -d  0  0    0D 37%  1D  1%  2D 62%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -15:06:56    -d  0  0    0D 37%  1D  1%  2D 62%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -15:05:56    -d  0  0    0D 37%  1D  1%  2D 62%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -15:05:00  Clock: 0:02:14  CPU: 0:02:13
SIM:  -15:04:56    -d  0  0    0D 37%  1D  1%  2D 62%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -15:03:56    -d  0  0    0D 37%  1D  1%  2D 62%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -15:02:56    -d  0  0    0D 37%  1D  1%  2D 62%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -15:01:56    -d  0  0    0D 37%  1D  1%  2D 62%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -15:00:56    -d  0  0    0D 37%  1D  1%  2D 62%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -15:00:00  Clock: 0:02:14  CPU: 0:02:13
SIM:  -14:59:56    -d  0  0    0D 37%  1D  1%  2D 62%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -14:58:56    -d  0  0    0D 37%  1D  1%  2D 62%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -14:57:56    -d  0  0    0D 37%  1D  1%  2D 62%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -14:56:56    -d  0  0    0D 37%  1D  1%  2D 62%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -14:55:56    -d  0  0    0D 37%  1D  1%  2D 62%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -14:55:00  Clock: 0:02:14  CPU: 0:02:13
SIM:  -14:54:57    -d  0  0    0D 37%  1D  1%  2D 62%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -14:53:57    -d  0  0    0D 37%  1D  1%  2D 62%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -14:52:57    -d  0  0    0D 37%  1D  1%  2D 62%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -14:51:57    -d  0  0    0D 37%  1D  1%  2D 62%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -14:50:57    -d  0  0    0D 37%  1D  1%  2D 62%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -14:50:00  Clock: 0:02:14  CPU: 0:02:14
SIM:  -14:49:57    -d  0  0    0D 37%  1D  1%  2D 62%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -14:48:57    -d  0  0    0D 37%  1D  1%  2D 62%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -14:47:57    -d  0  0    0D 37%  1D  1%  2D 62%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -14:46:57    -d  0  0    0D 37%  1D  1%  2D 62%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -14:45:57    -d  0  0    0D 37%  1D  1%  2D 62%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -14:45:00  Clock: 0:02:15  CPU: 0:02:14
SIM:  -14:44:57    -d  0  0    0D 37%  1D  1%  2D 62%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -14:43:57    -d  0  0    0D 37%  1D  1%  2D 62%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -14:42:57    -d  0  0    0D 37%  1D  1%  2D 62%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -14:41:57    -d  0  0    0D 37%  1D  1%  2D 62%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -14:40:57    -d  0  0    0D 37%  1D  1%  2D 62%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -14:40:00  Clock: 0:02:15  CPU: 0:02:14
SIM:  -14:39:57    -d  0  0    0D 37%  1D  1%  2D 62%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -14:38:57    -d  0  0    0D 37%  1D  1%  2D 62%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -14:37:57    -d  0  0    0D 37%  1D  1%  2D 62%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -14:36:57    -d  0  0    0D 37%  1D  1%  2D 62%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -14:35:57    -d  0  0    0D 37%  1D  1%  2D 62%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -14:35:00  Clock: 0:02:15  CPU: 0:02:14
SIM:  -14:34:57    -d  0  0    0D 37%  1D  1%  2D 62%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -14:33:57    -d  0  0    0D 37%  1D  1%  2D 62%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -14:32:57    -d  0  0    0D 37%  1D  1%  2D 62%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -14:31:57    -d  0  0    0D 37%  1D  1%  2D 62%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -14:30:57    -d  0  0    0D 37%  1D  1%  2D 62%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -14:30:00  Clock: 0:02:15  CPU: 0:02:15
SIM:  -14:29:57    -d  0  0    0D 37%  1D  1%  2D 62%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -14:28:57    -d  0  0    0D 37%  1D  1%  2D 62%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -14:27:57    -d  0  0    0D 37%  1D  1%  2D 62%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -14:26:57    -d  0  0    0D 37%  1D  1%  2D 62%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -14:25:57    -d  0  0    0D 37%  1D  1%  2D 62%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -14:25:00  Clock: 0:02:16  CPU: 0:02:15
SIM:  -14:24:57    -d  0  0    0D 37%  1D  1%  2D 62%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -14:23:57    -d  0  0    0D 37%  1D  1%  2D 62%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -14:22:57    -d  0  0    0D 37%  1D  1%  2D 62%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -14:21:57    -d  0  0    0D 37%  1D  1%  2D 62%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -14:20:57    -d  0  0    0D 37%  1D  1%  2D 62%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -14:20:00  Clock: 0:02:16  CPU: 0:02:15
SIM:  -14:19:57    -d  0  0    0D 37%  1D  1%  2D 62%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -14:18:57    -d  0  0    0D 37%  1D  1%  2D 62%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -14:17:57    -d  0  0    0D 37%  1D  1%  2D 62%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -14:16:57    -d  0  0    0D 37%  1D  1%  2D 62%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -14:15:57    -d  0  0    0D 37%  1D  1%  2D 62%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -14:15:00  Clock: 0:02:16  CPU: 0:02:15
SIM:  -14:14:57    -d  0  0    0D 37%  1D  1%  2D 62%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -14:13:57    -d  0  0    0D 37%  1D  1%  2D 62%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -14:12:57    -d  0  0    0D 37%  1D  1%  2D 62%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -14:11:57    -d  0  0    0D 37%  1D  1%  2D 62%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -14:10:57    -d  0  0    0D 37%  1D  1%  2D 62%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -14:10:00  Clock: 0:02:16  CPU: 0:02:16
SIM:  -14:09:57    -d  0  0    0D 37%  1D  1%  2D 62%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -14:08:57    -d  0  0    0D 37%  1D  1%  2D 62%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -14:07:57    -d  0  0    0D 37%  1D  1%  2D 62%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -14:06:57    -d  0  0    0D 37%  1D  1%  2D 62%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -14:05:57    -d  0  0    0D 37%  1D  1%  2D 62%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -14:05:00  Clock: 0:02:17  CPU: 0:02:16
SIM:  -14:04:57    -d  0  0    0D 37%  1D  1%  2D 62%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -14:03:57    -d  0  0    0D 37%  1D  1%  2D 62%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -14:02:57    -d  0  0    0D 37%  1D  1%  2D 62%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -14:01:57    -d  0  0    0D 37%  1D  1%  2D 62%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -14:00:57    -d  0  0    0D 37%  1D  1%  2D 62%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -14:00:00  Clock: 0:02:17  CPU: 0:02:16
SIM:  -13:59:57    -d  0  0    0D 37%  1D  1%  2D 62%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -13:58:57    -d  0  0    0D 37%  1D  1%  2D 62%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -13:57:57    -d  0  0    0D 37%  1D  1%  2D 62%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -13:56:57    -d  0  0    0D 37%  1D  1%  2D 62%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -13:55:57    -d  0  0    0D 37%  1D  1%  2D 62%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -13:55:00  Clock: 0:02:17  CPU: 0:02:17
SIM:  -13:54:57    -d  0  0    0D 37%  1D  1%  2D 62%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -13:53:57    -d  0  0    0D 37%  1D  1%  2D 62%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -13:52:57    -d  0  0    0D 37%  1D  1%  2D 62%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -13:51:57    -d  0  0    0D 37%  1D  1%  2D 63%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -13:50:57    -d  0  0    0D 37%  1D  1%  2D 63%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -13:50:00  Clock: 0:02:17  CPU: 0:02:17
SIM:  -13:49:57    -d  0  0    0D 37%  1D  1%  2D 62%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -13:48:57    -d  0  0    0D 37%  1D  1%  2D 63%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -13:47:57    -d  0  0    0D 37%  1D  1%  2D 63%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -13:46:57    -d  0  0    0D 37%  1D  1%  2D 63%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -13:45:57    -d  0  0    0D 37%  1D  1%  2D 63%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -13:45:00  Clock: 0:02:18  CPU: 0:02:17
SIM:  -13:44:57    -d  0  0    0D 37%  1D  1%  2D 63%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -13:43:57    -d  0  0    0D 37%  1D  1%  2D 63%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -13:42:57    -d  0  0    0D 37%  1D  1%  2D 63%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -13:41:57    -d  0  0    0D 37%  1D  1%  2D 63%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -13:40:57    -d  0  0    0D 37%  1D  1%  2D 63%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -13:40:00  Clock: 0:02:18  CPU: 0:02:17
SIM:  -13:39:57    -d  0  0    0D 37%  1D  1%  2D 63%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -13:38:57    -d  0  0    0D 37%  1D  1%  2D 63%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -13:37:57    -d  0  0    0D 37%  1D  1%  2D 63%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -13:36:57    -d  0  0    0D 37%  1D  1%  2D 63%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -13:35:57    -d  0  0    0D 37%  1D  1%  2D 63%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -13:35:00  Clock: 0:02:18  CPU: 0:02:18
SIM:  -13:34:57    -d  0  0    0D 37%  1D  1%  2D 63%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -13:33:57    -d  0  0    0D 37%  1D  1%  2D 63%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -13:32:57    -d  0  0    0D 37%  1D  1%  2D 63%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -13:31:57    -d  0  0    0D 37%  1D  1%  2D 63%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -13:30:57    -d  0  0    0D 37%  1D  1%  2D 63%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -13:30:00  Clock: 0:02:19  CPU: 0:02:18
SIM:  -13:29:57    -d  0  0    0D 37%  1D  1%  2D 63%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -13:28:57    -d  0  0    0D 37%  1D  1%  2D 63%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -13:27:57    -d  0  0    0D 37%  1D  1%  2D 63%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -13:26:57    -d  0  0    0D 37%  1D  1%  2D 63%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -13:25:57    -d  0  0    0D 37%  1D  1%  2D 63%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -13:25:00  Clock: 0:02:19  CPU: 0:02:18
SIM:  -13:24:57    -d  0  0    0D 37%  1D  1%  2D 63%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -13:23:57    -d  0  0    0D 37%  1D  1%  2D 63%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -13:22:57    -d  0  0    0D 37%  1D  1%  2D 63%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -13:21:57    -d  0  0    0D 37%  1D  1%  2D 63%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -13:20:57    -d  0  0    0D 37%  1D  1%  2D 63%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -13:20:00  Clock: 0:02:19  CPU: 0:02:18
SIM:  -13:19:57    -d  0  0    0D 37%  1D  1%  2D 63%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -13:18:57    -d  0  0    0D 37%  1D  1%  2D 63%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -13:17:57    -d  0  0    0D 37%  1D  1%  2D 63%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -13:16:57    -d  0  0    0D 37%  1D  1%  2D 63%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -13:15:57    -d  0  0    0D 37%  1D  1%  2D 63%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -13:15:00  Clock: 0:02:19  CPU: 0:02:19
SIM:  -13:14:57    -d  0  0    0D 37%  1D  1%  2D 63%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -13:13:57    -d  0  0    0D 37%  1D  1%  2D 63%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -13:12:57    -d  0  0    0D 37%  1D  1%  2D 63%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -13:11:57    -d  0  0    0D 37%  1D  1%  2D 63%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -13:10:57    -d  0  0    0D 37%  1D  1%  2D 63%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -13:10:00  Clock: 0:02:20  CPU: 0:02:19
SIM:  -13:09:57    -d  0  0    0D 37%  1D  1%  2D 63%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -13:08:57    -d  0  0    0D 37%  1D  1%  2D 63%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -13:07:57    -d  0  0    0D 37%  1D  1%  2D 63%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -13:06:57    -d  0  0    0D 37%  1D  1%  2D 63%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -13:05:57    -d  0  0    0D 37%  1D  1%  2D 63%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -13:05:00  Clock: 0:02:20  CPU: 0:02:19
SIM:  -13:04:57    -d  0  0    0D 37%  1D  1%  2D 63%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -13:03:57    -d  0  0    0D 37%  1D  1%  2D 63%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -13:02:57    -d  0  0    0D 37%  1D  1%  2D 63%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -13:01:57    -d  0  0    0D 37%  1D  1%  2D 63%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -13:00:57    -d  0  0    0D 37%  1D  1%  2D 63%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -13:00:00  Clock: 0:02:20  CPU: 0:02:19
SIM:  -12:59:57    -d  0  0    0D 37%  1D  1%  2D 63%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -12:58:57    -d  0  0    0D 37%  1D  1%  2D 63%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -12:57:57    -d  0  0    0D 37%  1D  1%  2D 63%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -12:56:57    -d  0  0    0D 36%  1D  1%  2D 63%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -12:55:57    -d  0  0    0D 36%  1D  1%  2D 63%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -12:55:00  Clock: 0:02:20  CPU: 0:02:20
SIM:  -12:54:57    -d  0  0    0D 37%  1D  1%  2D 63%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -12:53:57    -d  0  0    0D 37%  1D  1%  2D 63%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -12:52:57    -d  0  0    0D 36%  1D  1%  2D 63%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -12:51:57    -d  0  0    0D 36%  1D  1%  2D 63%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -12:50:57    -d  0  0    0D 36%  1D  1%  2D 63%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -12:50:00  Clock: 0:02:21  CPU: 0:02:20
SIM:  -12:49:57    -d  0  0    0D 36%  1D  1%  2D 63%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -12:48:57    -d  0  0    0D 36%  1D  1%  2D 63%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -12:47:57    -d  0  0    0D 36%  1D  1%  2D 63%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -12:46:57    -d  0  0    0D 36%  1D  1%  2D 63%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -12:45:57    -d  0  0    0D 36%  1D  1%  2D 63%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -12:45:00  Clock: 0:02:21  CPU: 0:02:20
SIM:  -12:44:57    -d  0  0    0D 36%  1D  1%  2D 63%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -12:43:57    -d  0  0    0D 36%  1D  1%  2D 63%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -12:42:57    -d  0  0    0D 36%  1D  1%  2D 63%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -12:41:57    -d  0  0    0D 36%  1D  1%  2D 63%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -12:40:57    -d  0  0    0D 36%  1D  1%  2D 63%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -12:40:00  Clock: 0:02:21  CPU: 0:02:20
SIM:  -12:39:57    -d  0  0    0D 36%  1D  1%  2D 63%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -12:38:57    -d  0  0    0D 36%  1D  1%  2D 63%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -12:37:57    -d  0  0    0D 36%  1D  1%  2D 63%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -12:36:57    -d  0  0    0D 36%  1D  1%  2D 63%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -12:35:57    -d  0  0    0D 36%  1D  1%  2D 63%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -12:35:00  Clock: 0:02:21  CPU: 0:02:21
SIM:  -12:34:57    -d  0  0    0D 36%  1D  1%  2D 63%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -12:33:57    -d  0  0    0D 36%  1D  1%  2D 63%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -12:32:57    -d  0  0    0D 36%  1D  1%  2D 63%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -12:31:57    -d  0  0    0D 36%  1D  1%  2D 63%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -12:30:57    -d  0  0    0D 36%  1D  1%  2D 63%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -12:30:00  Clock: 0:02:22  CPU: 0:02:21
SIM:  -12:29:57    -d  0  0    0D 36%  1D  1%  2D 63%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -12:28:57    -d  0  0    0D 36%  1D  1%  2D 63%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -12:27:57    -d  0  0    0D 36%  1D  1%  2D 63%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -12:26:57    -d  0  0    0D 36%  1D  1%  2D 63%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -12:25:57    -d  0  0    0D 36%  1D  1%  2D 63%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -12:25:00  Clock: 0:02:22  CPU: 0:02:21
SIM:  -12:24:57    -d  0  0    0D 36%  1D  1%  2D 63%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -12:23:57    -d  0  0    0D 36%  1D  1%  2D 63%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -12:22:57    -d  0  0    0D 36%  1D  1%  2D 63%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -12:21:57    -d  0  0    0D 36%  1D  1%  2D 63%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -12:20:57    -d  0  0    0D 36%  1D  1%  2D 63%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -12:20:00  Clock: 0:02:22  CPU: 0:02:21
SIM:  -12:19:57    -d  0  0    0D 36%  1D  1%  2D 63%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -12:18:57    -d  0  0    0D 36%  1D  1%  2D 63%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -12:17:57    -d  0  0    0D 36%  1D  1%  2D 63%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -12:16:57    -d  0  0    0D 36%  1D  1%  2D 63%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -12:15:57    -d  0  0    0D 36%  1D  1%  2D 63%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -12:15:00  Clock: 0:02:22  CPU: 0:02:22
SIM:  -12:14:57    -d  0  0    0D 36%  1D  1%  2D 63%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -12:13:57    -d  0  0    0D 36%  1D  1%  2D 63%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -12:12:57    -d  0  0    0D 36%  1D  1%  2D 63%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -12:11:57    -d  0  0    0D 36%  1D  1%  2D 63%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -12:10:57    -d  0  0    0D 36%  1D  1%  2D 63%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -12:10:00  Clock: 0:02:23  CPU: 0:02:22
SIM:  -12:09:57    -d  0  0    0D 36%  1D  1%  2D 63%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -12:08:57    -d  0  0    0D 36%  1D  1%  2D 63%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -12:07:57    -d  0  0    0D 36%  1D  1%  2D 63%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -12:06:57    -d  0  0    0D 36%  1D  1%  2D 63%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -12:05:57    -d  0  0    0D 36%  1D  1%  2D 63%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -12:05:00  Clock: 0:02:23  CPU: 0:02:22
SIM:  -12:04:57    -d  0  0    0D 36%  1D  1%  2D 63%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -12:03:57    -d  0  0    0D 36%  1D  1%  2D 63%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -12:02:57    -d  0  0    0D 36%  1D  1%  2D 63%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -12:01:57    -d  0  0    0D 36%  1D  1%  2D 63%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -12:00:57    -d  0  0    0D 36%  1D  1%  2D 63%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -12:00:00  Clock: 0:02:23  CPU: 0:02:22
SIM:  -11:59:57    -d  0  0    0D 36%  1D  1%  2D 63%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -11:58:57    -d  0  0    0D 36%  1D  1%  2D 63%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -11:57:57    -d  0  0    0D 36%  1D  1%  2D 63%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -11:56:57    -d  0  0    0D 36%  1D  1%  2D 63%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -11:55:57    -d  0  0    0D 36%  1D  1%  2D 63%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -11:55:00  Clock: 0:02:23  CPU: 0:02:23
SIM:  -11:54:57    -d  0  0    0D 36%  1D  1%  2D 63%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -11:53:57    -d  0  0    0D 36%  1D  1%  2D 63%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -11:52:57    -d  0  0    0D 36%  1D  1%  2D 63%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -11:51:57    -d  0  0    0D 36%  1D  1%  2D 63%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -11:50:57    -d  0  0    0D 36%  1D  1%  2D 63%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -11:50:00  Clock: 0:02:24  CPU: 0:02:23
SIM:  -11:49:57    -d  0  0    0D 36%  1D  1%  2D 63%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -11:48:57    -d  0  0    0D 36%  1D  1%  2D 63%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -11:47:57    -d  0  0    0D 36%  1D  1%  2D 63%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -11:46:57    -d  0  0    0D 36%  1D  1%  2D 63%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -11:45:57    -d  0  0    0D 36%  1D  1%  2D 63%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -11:45:00  Clock: 0:02:24  CPU: 0:02:23
SIM:  -11:44:57    -d  0  0    0D 36%  1D  1%  2D 63%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -11:43:57    -d  0  0    0D 36%  1D  1%  2D 63%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -11:42:57    -d  0  0    0D 36%  1D  1%  2D 63%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -11:41:57    -d  0  0    0D 36%  1D  1%  2D 63%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -11:40:57    -d  0  0    0D 36%  1D  1%  2D 63%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -11:40:00  Clock: 0:02:24  CPU: 0:02:23
SIM:  -11:39:57    -d  0  0    0D 36%  1D  1%  2D 63%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -11:38:57    -d  0  0    0D 36%  1D  1%  2D 63%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -11:37:57    -d  0  0    0D 36%  1D  1%  2D 63%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -11:36:57    -d  0  0    0D 36%  1D  1%  2D 63%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -11:35:57    -d  0  0    0D 36%  1D  1%  2D 63%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -11:35:00  Clock: 0:02:25  CPU: 0:02:24
SIM:  -11:34:57    -d  0  0    0D 36%  1D  1%  2D 63%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -11:33:57    -d  0  0    0D 36%  1D  1%  2D 63%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -11:32:57    -d  0  0    0D 36%  1D  1%  2D 63%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -11:31:57    -d  0  0    0D 36%  1D  1%  2D 63%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -11:30:57    -d  0  0    0D 36%  1D  1%  2D 63%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -11:30:00  Clock: 0:02:25  CPU: 0:02:24
SIM:  -11:29:57    -d  0  0    0D 36%  1D  1%  2D 63%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -11:28:57    -d  0  0    0D 36%  1D  1%  2D 63%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -11:27:57    -d  0  0    0D 36%  1D  1%  2D 63%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -11:26:57    -d  0  0    0D 36%  1D  1%  2D 63%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -11:25:57    -d  0  0    0D 36%  1D  1%  2D 63%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -11:25:00  Clock: 0:02:25  CPU: 0:02:24
SIM:  -11:24:57    -d  0  0    0D 36%  1D  1%  2D 63%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -11:23:57    -d  0  0    0D 36%  1D  1%  2D 63%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -11:22:57    -d  0  0    0D 36%  1D  1%  2D 63%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -11:21:57    -d  0  0    0D 36%  1D  1%  2D 63%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -11:20:57    -d  0  0    0D 36%  1D  1%  2D 63%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -11:20:00  Clock: 0:02:25  CPU: 0:02:24
SIM:  -11:19:57    -d  0  0    0D 36%  1D  1%  2D 63%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -11:18:57    -d  0  0    0D 36%  1D  1%  2D 63%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -11:17:57    -d  0  0    0D 36%  1D  1%  2D 63%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -11:16:57    -d  0  0    0D 36%  1D  1%  2D 63%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -11:15:57    -d  0  0    0D 36%  1D  1%  2D 63%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -11:15:00  Clock: 0:02:26  CPU: 0:02:25
SIM:  -11:14:57    -d  0  0    0D 36%  1D  1%  2D 63%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -11:13:57    -d  0  0    0D 36%  1D  1%  2D 63%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -11:12:57    -d  0  0    0D 36%  1D  1%  2D 63%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -11:11:57    -d  0  0    0D 36%  1D  1%  2D 63%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -11:10:57    -d  0  0    0D 36%  1D  1%  2D 63%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -11:10:00  Clock: 0:02:26  CPU: 0:02:25
SIM:  -11:09:57    -d  0  0    0D 36%  1D  1%  2D 63%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -11:08:57    -d  0  0    0D 36%  1D  1%  2D 63%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -11:07:57    -d  0  0    0D 36%  1D  1%  2D 63%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -11:06:57    -d  0  0    0D 36%  1D  1%  2D 63%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -11:05:57    -d  0  0    0D 36%  1D  1%  2D 63%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -11:05:00  Clock: 0:02:26  CPU: 0:02:25
SIM:  -11:04:57    -d  0  0    0D 36%  1D  1%  2D 63%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -11:03:57    -d  0  0    0D 36%  1D  1%  2D 63%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -11:02:57    -d  0  0    0D 36%  1D  1%  2D 63%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -11:01:57    -d  0  0    0D 36%  1D  1%  2D 63%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -11:00:57    -d  0  0    0D 36%  1D  1%  2D 63%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -11:00:00  Clock: 0:02:26  CPU: 0:02:25
SIM:  -10:59:57    -d  0  0    0D 36%  1D  1%  2D 63%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -10:58:57    -d  0  0    0D 36%  1D  1%  2D 63%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -10:57:57    -d  0  0    0D 36%  1D  1%  2D 63%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -10:56:57    -d  0  0    0D 36%  1D  1%  2D 63%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -10:55:57    -d  0  0    0D 36%  1D  1%  2D 63%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -10:55:00  Clock: 0:02:27  CPU: 0:02:26
SIM:  -10:54:57    -d  0  0    0D 36%  1D  1%  2D 63%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -10:53:57    -d  0  0    0D 36%  1D  1%  2D 63%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -10:52:57    -d  0  0    0D 36%  1D  1%  2D 63%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -10:51:57    -d  0  0    0D 36%  1D  1%  2D 63%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -10:50:57    -d  0  0    0D 36%  1D  1%  2D 63%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -10:50:00  Clock: 0:02:27  CPU: 0:02:26
SIM:  -10:49:57    -d  0  0    0D 36%  1D  1%  2D 63%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -10:48:57    -d  0  0    0D 36%  1D  1%  2D 63%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -10:47:57    -d  0  0    0D 36%  1D  1%  2D 63%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -10:46:57    -d  0  0    0D 36%  1D  1%  2D 63%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -10:45:57    -d  0  0    0D 36%  1D  1%  2D 63%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -10:45:00  Clock: 0:02:27  CPU: 0:02:26
SIM:  -10:44:57    -d  0  0    0D 36%  1D  1%  2D 63%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -10:43:57    -d  0  0    0D 36%  1D  1%  2D 63%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -10:42:57    -d  0  0    0D 36%  1D  1%  2D 63%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -10:41:57    -d  0  0    0D 36%  1D  1%  2D 63%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -10:40:57    -d  0  0    0D 36%  1D  1%  2D 63%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -10:40:00  Clock: 0:02:27  CPU: 0:02:26
SIM:  -10:39:57    -d  0  0    0D 36%  1D  1%  2D 63%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -10:38:57    -d  0  0    0D 36%  1D  1%  2D 63%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -10:37:57    -d  0  0    0D 36%  1D  1%  2D 63%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -10:36:57    -d  0  0    0D 36%  1D  1%  2D 63%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -10:35:57    -d  0  0    0D 36%  1D  1%  2D 63%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -10:35:00  Clock: 0:02:28  CPU: 0:02:27
SIM:  -10:34:57    -d  0  0    0D 36%  1D  1%  2D 63%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -10:33:57    -d  0  0    0D 36%  1D  1%  2D 63%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -10:32:57    -d  0  0    0D 36%  1D  1%  2D 63%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -10:31:57    -d  0  0    0D 36%  1D  1%  2D 63%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -10:30:57    -d  0  0    0D 36%  1D  1%  2D 63%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -10:30:00  Clock: 0:02:28  CPU: 0:02:27
SIM:  -10:29:57    -d  0  0    0D 36%  1D  1%  2D 63%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -10:28:57    -d  0  0    0D 36%  1D  1%  2D 63%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -10:27:57    -d  0  0    0D 36%  1D  1%  2D 63%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -10:26:57    -d  0  0    0D 36%  1D  1%  2D 63%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -10:25:57    -d  0  0    0D 36%  1D  1%  2D 63%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -10:25:00  Clock: 0:02:28  CPU: 0:02:27
SIM:  -10:24:57    -d  0  0    0D 36%  1D  1%  2D 63%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -10:23:57    -d  0  0    0D 36%  1D  1%  2D 63%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -10:22:57    -d  0  0    0D 36%  1D  1%  2D 63%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -10:21:57    -d  0  0    0D 36%  1D  1%  2D 63%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -10:20:57    -d  0  0    0D 36%  1D  1%  2D 63%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -10:20:00  Clock: 0:02:28  CPU: 0:02:27
SIM:  -10:19:57    -d  0  0    0D 36%  1D  1%  2D 63%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -10:18:57    -d  0  0    0D 36%  1D  1%  2D 63%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -10:17:57    -d  0  0    0D 36%  1D  1%  2D 63%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -10:16:57    -d  0  0    0D 36%  1D  1%  2D 63%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -10:15:57    -d  0  0    0D 36%  1D  1%  2D 63%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -10:15:00  Clock: 0:02:29  CPU: 0:02:28
SIM:  -10:14:57    -d  0  0    0D 36%  1D  1%  2D 63%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -10:13:57    -d  0  0    0D 36%  1D  1%  2D 63%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -10:12:57    -d  0  0    0D 36%  1D  1%  2D 63%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -10:11:57    -d  0  0    0D 36%  1D  1%  2D 63%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -10:10:57    -d  0  0    0D 36%  1D  1%  2D 63%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -10:10:00  Clock: 0:02:29  CPU: 0:02:28
SIM:  -10:09:57    -d  0  0    0D 36%  1D  1%  2D 63%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -10:08:57    -d  0  0    0D 36%  1D  1%  2D 63%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -10:07:57    -d  0  0    0D 36%  1D  1%  2D 63%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -10:06:57    -d  0  0    0D 36%  1D  1%  2D 63%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -10:05:57    -d  0  0    0D 36%  1D  1%  2D 63%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -10:05:00  Clock: 0:02:29  CPU: 0:02:28
SIM:  -10:04:57    -d  0  0    0D 36%  1D  1%  2D 63%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -10:03:57    -d  0  0    0D 36%  1D  1%  2D 63%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -10:02:57    -d  0  0    0D 36%  1D  1%  2D 63%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -10:01:57    -d  0  0    0D 36%  1D  1%  2D 63%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:  -10:00:57    -d  0  0    0D 36%  1D  1%  2D 63%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -10:00:00  Clock: 0:02:30  CPU: 0:02:29
SIM:   -9:59:57    -d  0  0    0D 36%  1D  1%  2D 63%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -9:58:57    -d  0  0    0D 36%  1D  1%  2D 63%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -9:57:57    -d  0  0    0D 36%  1D  1%  2D 63%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -9:56:57    -d  0  0    0D 36%  1D  1%  2D 63%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -9:55:57    -d  0  0    0D 36%  1D  1%  2D 63%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -9:55:00  Clock: 0:02:30  CPU: 0:02:29
SIM:   -9:54:57    -d  0  0    0D 36%  1D  1%  2D 63%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -9:53:57    -d  0  0    0D 36%  1D  1%  2D 63%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -9:52:57    -d  0  0    0D 36%  1D  1%  2D 63%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -9:51:57    -d  0  0    0D 36%  1D  1%  2D 63%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -9:50:57    -d  0  0    0D 36%  1D  1%  2D 63%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -9:50:00  Clock: 0:02:30  CPU: 0:02:29
SIM:   -9:49:57    -d  0  0    0D 36%  1D  1%  2D 63%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -9:48:57    -d  0  0    0D 36%  1D  1%  2D 63%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -9:47:57    -d  0  0    0D 36%  1D  1%  2D 63%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -9:46:57    -d  0  0    0D 36%  1D  1%  2D 63%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -9:45:57    -d  0  0    0D 36%  1D  1%  2D 63%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -9:45:00  Clock: 0:02:30  CPU: 0:02:29
SIM:   -9:44:57    -d  0  0    0D 36%  1D  1%  2D 63%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -9:43:57    -d  0  0    0D 36%  1D  1%  2D 63%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -9:42:57    -d  0  0    0D 36%  1D  1%  2D 63%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -9:41:57    -d  0  0    0D 36%  1D  1%  2D 63%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -9:40:57    -d  0  0    0D 36%  1D  1%  2D 63%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -9:40:00  Clock: 0:02:31  CPU: 0:02:30
SIM:   -9:39:57    -d  0  0    0D 36%  1D  1%  2D 63%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -9:38:57    -d  0  0    0D 36%  1D  1%  2D 63%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -9:37:57    -d  0  0    0D 36%  1D  1%  2D 63%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -9:36:57    -d  0  0    0D 36%  1D  1%  2D 63%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -9:35:57    -d  0  0    0D 36%  1D  1%  2D 63%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -9:35:00  Clock: 0:02:31  CPU: 0:02:30
SIM:   -9:34:57    -d  0  0    0D 36%  1D  1%  2D 63%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -9:33:57    -d  0  0    0D 36%  1D  1%  2D 63%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -9:32:57    -d  0  0    0D 36%  1D  1%  2D 63%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -9:31:57    -d  0  0    0D 36%  1D  1%  2D 63%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -9:30:57    -d  0  0    0D 36%  1D  1%  2D 63%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -9:30:00  Clock: 0:02:31  CPU: 0:02:30
SIM:   -9:29:57    -d  0  0    0D 36%  1D  1%  2D 63%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -9:28:57    -d  0  0    0D 36%  1D  1%  2D 63%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -9:27:57    -d  0  0    0D 36%  1D  1%  2D 63%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -9:26:57    -d  0  0    0D 36%  1D  1%  2D 63%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -9:25:57    -d  0  0    0D 36%  1D  1%  2D 63%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -9:25:00  Clock: 0:02:31  CPU: 0:02:30
SIM:   -9:24:57    -d  0  0    0D 36%  1D  1%  2D 63%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -9:23:57    -d  0  0    0D 36%  1D  1%  2D 63%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -9:22:57    -d  0  0    0D 36%  1D  1%  2D 63%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -9:21:57    -d  0  0    0D 36%  1D  1%  2D 63%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -9:20:57    -d  0  0    0D 36%  1D  1%  2D 63%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -9:20:00  Clock: 0:02:32  CPU: 0:02:31
SIM:   -9:19:57    -d  0  0    0D 36%  1D  1%  2D 63%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -9:18:57    -d  0  0    0D 36%  1D  1%  2D 63%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -9:17:57    -d  0  0    0D 36%  1D  1%  2D 63%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -9:16:57    -d  0  0    0D 36%  1D  1%  2D 63%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -9:15:57    -d  0  0    0D 36%  1D  1%  2D 63%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -9:15:00  Clock: 0:02:32  CPU: 0:02:31
SIM:   -9:14:57    -d  0  0    0D 36%  1D  1%  2D 63%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -9:13:57    -d  0  0    0D 36%  1D  1%  2D 63%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -9:12:57    -d  0  0    0D 36%  1D  1%  2D 63%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -9:11:57    -d  0  0    0D 36%  1D  1%  2D 63%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -9:10:57    -d  0  0    0D 36%  1D  1%  2D 63%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -9:10:00  Clock: 0:02:32  CPU: 0:02:31
SIM:   -9:09:57    -d  0  0    0D 36%  1D  1%  2D 63%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -9:08:57    -d  0  0    0D 36%  1D  1%  2D 63%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -9:07:57    -d  0  0    0D 36%  1D  1%  2D 63%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -9:06:57    -d  0  0    0D 36%  1D  1%  2D 63%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -9:05:57    -d  0  0    0D 36%  1D  1%  2D 63%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -9:05:00  Clock: 0:02:33  CPU: 0:02:31
SIM:   -9:04:57    -d  0  0    0D 36%  1D  1%  2D 63%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -9:03:57    -d  0  0    0D 36%  1D  1%  2D 63%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -9:02:57    -d  0  0    0D 36%  1D  1%  2D 63%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -9:01:57    -d  0  0    0D 36%  1D  1%  2D 63%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -9:00:57    -d  0  0    0D 36%  1D  1%  2D 63%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -9:00:00  Clock: 0:02:33  CPU: 0:02:32
SIM:   -8:59:57    -d  0  0    0D 36%  1D  1%  2D 63%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -8:58:57    -d  0  0    0D 36%  1D  1%  2D 63%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -8:57:57    -d  0  0    0D 36%  1D  1%  2D 63%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -8:56:57    -d  0  0    0D 36%  1D  1%  2D 63%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -8:55:57    -d  0  0    0D 36%  1D  1%  2D 64%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -8:55:00  Clock: 0:02:33  CPU: 0:02:32
SIM:   -8:54:57    -d  0  0    0D 36%  1D  1%  2D 63%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -8:53:57    -d  0  0    0D 36%  1D  1%  2D 63%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -8:52:57    -d  0  0    0D 36%  1D  1%  2D 64%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -8:51:57    -d  0  0    0D 36%  1D  1%  2D 64%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -8:50:57    -d  0  0    0D 36%  1D  1%  2D 64%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -8:50:00  Clock: 0:02:33  CPU: 0:02:32
SIM:   -8:49:57    -d  0  0    0D 36%  1D  1%  2D 64%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -8:48:57    -d  0  0    0D 36%  1D  1%  2D 64%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -8:47:57    -d  0  0    0D 36%  1D  1%  2D 64%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -8:46:57    -d  0  0    0D 36%  1D  1%  2D 64%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -8:45:57    -d  0  0    0D 36%  1D  1%  2D 64%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -8:45:00  Clock: 0:02:34  CPU: 0:02:32
SIM:   -8:44:57    -d  0  0    0D 36%  1D  1%  2D 64%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -8:43:57    -d  0  0    0D 36%  1D  1%  2D 64%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -8:42:57    -d  0  0    0D 36%  1D  1%  2D 64%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -8:41:57    -d  0  0    0D 36%  1D  1%  2D 64%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -8:40:57    -d  0  0    0D 36%  1D  1%  2D 64%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -8:40:00  Clock: 0:02:34  CPU: 0:02:33
SIM:   -8:39:57    -d  0  0    0D 36%  1D  1%  2D 64%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -8:38:57    -d  0  0    0D 36%  1D  1%  2D 64%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -8:37:57    -d  0  0    0D 36%  1D  1%  2D 64%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -8:36:57    -d  0  0    0D 36%  1D  1%  2D 64%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -8:35:57    -d  0  0    0D 36%  1D  1%  2D 64%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -8:35:00  Clock: 0:02:34  CPU: 0:02:33
SIM:   -8:34:57    -d  0  0    0D 36%  1D  1%  2D 64%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -8:33:57    -d  0  0    0D 36%  1D  1%  2D 64%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -8:32:57    -d  0  0    0D 36%  1D  1%  2D 64%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -8:31:57    -d  0  0    0D 36%  1D  1%  2D 64%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -8:30:57    -d  0  0    0D 36%  1D  1%  2D 64%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -8:30:00  Clock: 0:02:34  CPU: 0:02:33
SIM:   -8:29:57    -d  0  0    0D 36%  1D  1%  2D 64%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -8:28:57    -d  0  0    0D 36%  1D  1%  2D 64%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -8:27:57    -d  0  0    0D 36%  1D  1%  2D 64%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -8:26:57    -d  0  0    0D 36%  1D  1%  2D 64%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -8:25:57    -d  0  0    0D 36%  1D  1%  2D 64%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -8:25:00  Clock: 0:02:35  CPU: 0:02:33
SIM:   -8:24:57    -d  0  0    0D 36%  1D  1%  2D 64%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -8:23:57    -d  0  0    0D 36%  1D  1%  2D 64%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -8:22:57    -d  0  0    0D 36%  1D  1%  2D 64%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -8:21:57    -d  0  0    0D 36%  1D  1%  2D 64%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -8:20:57    -d  0  0    0D 36%  1D  1%  2D 64%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -8:20:00  Clock: 0:02:35  CPU: 0:02:34
SIM:   -8:19:57    -d  0  0    0D 36%  1D  1%  2D 64%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -8:18:57    -d  0  0    0D 36%  1D  1%  2D 64%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -8:17:57    -d  0  0    0D 36%  1D  1%  2D 64%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -8:16:57    -d  0  0    0D 36%  1D  1%  2D 64%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -8:15:57    -d  0  0    0D 36%  1D  1%  2D 64%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -8:15:00  Clock: 0:02:35  CPU: 0:02:34
SIM:   -8:14:57    -d  0  0    0D 36%  1D  1%  2D 64%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -8:13:57    -d  0  0    0D 36%  1D  1%  2D 64%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -8:12:57    -d  0  0    0D 36%  1D  1%  2D 64%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -8:11:57    -d  0  0    0D 36%  1D  1%  2D 64%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -8:10:57    -d  0  0    0D 36%  1D  1%  2D 64%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -8:10:00  Clock: 0:02:35  CPU: 0:02:34
SIM:   -8:09:57    -d  0  0    0D 36%  1D  1%  2D 64%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -8:08:57    -d  0  0    0D 36%  1D  1%  2D 64%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -8:07:57    -d  0  0    0D 36%  1D  1%  2D 64%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -8:06:57    -d  0  0    0D 36%  1D  1%  2D 64%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -8:05:57    -d  0  0    0D 36%  1D  1%  2D 64%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -8:05:00  Clock: 0:02:36  CPU: 0:02:35
SIM:   -8:04:57    -d  0  0    0D 36%  1D  1%  2D 64%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -8:03:57    -d  0  0    0D 36%  1D  1%  2D 64%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -8:02:57    -d  0  0    0D 36%  1D  1%  2D 64%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -8:01:57    -d  0  0    0D 36%  1D  1%  2D 64%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -8:00:57    -d  0  0    0D 36%  1D  1%  2D 64%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -8:00:00  Clock: 0:02:36  CPU: 0:02:35
SIM:   -7:59:57    -d  0  0    0D 36%  1D  1%  2D 64%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -7:58:57    -d  0  0    0D 36%  1D  1%  2D 64%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -7:57:57    -d  0  0    0D 36%  1D  1%  2D 64%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -7:56:57    -d  0  0    0D 36%  1D  1%  2D 64%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -7:55:57    -d  0  0    0D 36%  1D  1%  2D 64%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -7:55:00  Clock: 0:02:36  CPU: 0:02:35
SIM:   -7:54:57    -d  0  0    0D 36%  1D  1%  2D 64%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -7:53:57    -d  0  0    0D 36%  1D  1%  2D 64%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -7:52:57    -d  0  0    0D 36%  1D  1%  2D 64%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -7:51:57    -d  0  0    0D 36%  1D  1%  2D 64%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -7:50:57    -d  0  0    0D 36%  1D  1%  2D 64%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -7:50:00  Clock: 0:02:37  CPU: 0:02:35
SIM:   -7:49:57    -d  0  0    0D 36%  1D  1%  2D 64%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -7:48:57    -d  0  0    0D 36%  1D  1%  2D 64%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -7:47:57    -d  0  0    0D 36%  1D  1%  2D 64%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -7:46:57    -d  0  0    0D 36%  1D  1%  2D 64%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -7:45:57    -d  0  0    0D 36%  1D  1%  2D 64%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -7:45:00  Clock: 0:02:37  CPU: 0:02:36
SIM:   -7:44:57    -d  0  0    0D 36%  1D  1%  2D 64%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -7:43:57    -d  0  0    0D 36%  1D  1%  2D 64%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -7:42:57    -d  0  0    0D 36%  1D  1%  2D 64%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -7:41:57    -d  0  0    0D 35%  1D  1%  2D 64%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -7:40:57    -d  0  0    0D 35%  1D  1%  2D 64%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -7:40:00  Clock: 0:02:37  CPU: 0:02:36
SIM:   -7:39:57    -d  0  0    0D 36%  1D  1%  2D 64%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -7:38:57    -d  0  0    0D 35%  1D  1%  2D 64%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -7:37:57    -d  0  0    0D 35%  1D  1%  2D 64%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -7:36:57    -d  0  0    0D 35%  1D  1%  2D 64%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -7:35:57    -d  0  0    0D 35%  1D  1%  2D 64%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -7:35:00  Clock: 0:02:37  CPU: 0:02:36
SIM:   -7:34:57    -d  0  0    0D 35%  1D  1%  2D 64%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -7:33:57    -d  0  0    0D 35%  1D  1%  2D 64%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -7:32:57    -d  0  0    0D 35%  1D  1%  2D 64%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -7:31:57    -d  0  0    0D 35%  1D  1%  2D 64%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -7:30:57    -d  0  0    0D 35%  1D  1%  2D 64%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -7:30:00  Clock: 0:02:38  CPU: 0:02:36
SIM:   -7:29:57    -d  0  0    0D 35%  1D  1%  2D 64%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -7:28:57    -d  0  0    0D 35%  1D  1%  2D 64%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -7:27:57    -d  0  0    0D 35%  1D  1%  2D 64%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -7:26:57    -d  0  0    0D 35%  1D  1%  2D 64%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -7:25:57    -d  0  0    0D 35%  1D  1%  2D 64%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -7:25:00  Clock: 0:02:38  CPU: 0:02:37
SIM:   -7:24:57    -d  0  0    0D 35%  1D  1%  2D 64%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -7:23:57    -d  0  0    0D 35%  1D  1%  2D 64%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -7:22:57    -d  0  0    0D 35%  1D  1%  2D 64%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -7:21:57    -d  0  0    0D 35%  1D  1%  2D 64%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -7:20:57    -d  0  0    0D 35%  1D  1%  2D 64%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -7:20:00  Clock: 0:02:38  CPU: 0:02:37
SIM:   -7:19:57    -d  0  0    0D 35%  1D  1%  2D 64%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -7:18:57    -d  0  0    0D 35%  1D  1%  2D 64%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -7:17:57    -d  0  0    0D 35%  1D  1%  2D 64%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -7:16:57    -d  0  0    0D 35%  1D  1%  2D 64%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -7:15:57    -d  0  0    0D 35%  1D  1%  2D 64%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -7:15:00  Clock: 0:02:38  CPU: 0:02:37
SIM:   -7:14:57    -d  0  0    0D 35%  1D  1%  2D 64%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -7:13:57    -d  0  0    0D 35%  1D  1%  2D 64%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -7:12:57    -d  0  0    0D 35%  1D  1%  2D 64%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -7:11:57    -d  0  0    0D 35%  1D  1%  2D 64%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -7:10:57    -d  0  0    0D 35%  1D  1%  2D 64%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -7:10:00  Clock: 0:02:39  CPU: 0:02:37
SIM:   -7:09:57    -d  0  0    0D 35%  1D  1%  2D 64%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -7:08:57    -d  0  0    0D 35%  1D  1%  2D 64%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -7:07:57    -d  0  0    0D 35%  1D  1%  2D 64%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -7:06:57    -d  0  0    0D 35%  1D  1%  2D 64%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -7:05:57    -d  0  0    0D 35%  1D  1%  2D 64%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -7:05:00  Clock: 0:02:39  CPU: 0:02:38
SIM:   -7:04:57    -d  0  0    0D 35%  1D  1%  2D 64%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -7:03:57    -d  0  0    0D 35%  1D  1%  2D 64%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -7:02:57    -d  0  0    0D 35%  1D  1%  2D 64%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -7:01:57    -d  0  0    0D 35%  1D  1%  2D 64%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -7:00:57    -d  0  0    0D 35%  1D  1%  2D 64%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -7:00:00  Clock: 0:02:39  CPU: 0:02:38
SIM:   -6:59:57    -d  0  0    0D 35%  1D  1%  2D 64%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -6:58:57    -d  0  0    0D 35%  1D  1%  2D 64%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -6:57:57    -d  0  0    0D 35%  1D  1%  2D 64%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -6:56:57    -d  0  0    0D 35%  1D  1%  2D 64%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -6:55:57    -d  0  0    0D 35%  1D  1%  2D 64%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -6:55:00  Clock: 0:02:39  CPU: 0:02:38
SIM:   -6:54:57    -d  0  0    0D 35%  1D  1%  2D 64%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -6:53:57    -d  0  0    0D 35%  1D  1%  2D 64%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -6:52:57    -d  0  0    0D 35%  1D  1%  2D 64%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -6:51:57    -d  0  0    0D 35%  1D  1%  2D 64%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -6:50:57    -d  0  0    0D 35%  1D  1%  2D 64%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -6:50:00  Clock: 0:02:40  CPU: 0:02:39
SIM:   -6:49:57    -d  0  0    0D 35%  1D  1%  2D 64%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -6:48:57    -d  0  0    0D 35%  1D  1%  2D 64%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -6:47:57    -d  0  0    0D 35%  1D  1%  2D 64%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -6:46:57    -d  0  0    0D 35%  1D  1%  2D 64%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -6:45:57    -d  0  0    0D 35%  1D  1%  2D 64%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -6:45:00  Clock: 0:02:40  CPU: 0:02:39
SIM:   -6:44:57    -d  0  0    0D 35%  1D  1%  2D 64%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -6:43:57    -d  0  0    0D 35%  1D  1%  2D 64%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -6:42:57    -d  0  0    0D 35%  1D  1%  2D 64%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -6:41:57    -d  0  0    0D 35%  1D  1%  2D 64%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -6:40:57    -d  0  0    0D 35%  1D  1%  2D 64%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -6:40:00  Clock: 0:02:40  CPU: 0:02:39
SIM:   -6:39:57    -d  0  0    0D 35%  1D  1%  2D 64%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -6:38:57    -d  0  0    0D 35%  1D  1%  2D 64%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -6:37:57    -d  0  0    0D 35%  1D  1%  2D 64%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -6:36:57    -d  0  0    0D 35%  1D  1%  2D 64%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -6:35:57    -d  0  0    0D 35%  1D  1%  2D 64%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -6:35:00  Clock: 0:02:41  CPU: 0:02:39
SIM:   -6:34:57    -d  0  0    0D 35%  1D  1%  2D 64%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -6:33:57    -d  0  0    0D 35%  1D  1%  2D 64%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -6:32:57    -d  0  0    0D 35%  1D  1%  2D 64%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -6:31:57    -d  0  0    0D 35%  1D  1%  2D 64%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -6:30:57    -d  0  0    0D 35%  1D  1%  2D 64%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -6:30:00  Clock: 0:02:41  CPU: 0:02:40
SIM:   -6:29:57    -d  0  0    0D 35%  1D  1%  2D 64%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -6:28:57    -d  0  0    0D 35%  1D  1%  2D 64%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -6:27:57    -d  0  0    0D 35%  1D  1%  2D 64%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -6:26:57    -d  0  0    0D 35%  1D  1%  2D 64%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -6:25:57    -d  0  0    0D 35%  1D  1%  2D 64%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -6:25:00  Clock: 0:02:41  CPU: 0:02:40
SIM:   -6:24:57    -d  0  0    0D 35%  1D  1%  2D 64%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -6:23:57    -d  0  0    0D 35%  1D  1%  2D 64%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -6:22:57    -d  0  0    0D 35%  1D  1%  2D 64%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -6:21:57    -d  0  0    0D 35%  1D  1%  2D 64%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -6:20:57    -d  0  0    0D 35%  1D  1%  2D 64%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -6:20:00  Clock: 0:02:41  CPU: 0:02:40
SIM:   -6:19:57    -d  0  0    0D 35%  1D  1%  2D 64%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -6:18:57    -d  0  0    0D 35%  1D  1%  2D 64%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -6:17:57    -d  0  0    0D 35%  1D  1%  2D 64%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -6:16:57    -d  0  0    0D 35%  1D  1%  2D 64%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -6:15:57    -d  0  0    0D 35%  1D  1%  2D 64%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -6:15:00  Clock: 0:02:42  CPU: 0:02:40
SIM:   -6:14:57    -d  0  0    0D 35%  1D  1%  2D 64%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -6:13:57    -d  0  0    0D 35%  1D  1%  2D 64%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -6:12:57    -d  0  0    0D 35%  1D  1%  2D 64%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -6:11:57    -d  0  0    0D 35%  1D  1%  2D 64%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -6:10:57    -d  0  0    0D 35%  1D  1%  2D 64%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -6:10:00  Clock: 0:02:42  CPU: 0:02:41
SIM:   -6:09:57    -d  0  0    0D 35%  1D  1%  2D 64%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -6:08:57    -d  0  0    0D 35%  1D  1%  2D 64%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -6:07:57    -d  0  0    0D 35%  1D  1%  2D 64%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -6:06:57    -d  0  0    0D 35%  1D  1%  2D 64%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -6:05:57    -d  0  0    0D 35%  1D  1%  2D 64%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -6:05:00  Clock: 0:02:42  CPU: 0:02:41
SIM:   -6:04:57    -d  0  0    0D 35%  1D  1%  2D 64%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -6:03:57    -d  0  0    0D 35%  1D  1%  2D 64%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -6:02:57    -d  0  0    0D 35%  1D  1%  2D 64%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -6:01:57    -d  0  0    0D 35%  1D  1%  2D 64%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -6:00:57    -d  0  0    0D 35%  1D  1%  2D 64%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -6:00:00  Clock: 0:02:42  CPU: 0:02:41
SIM:   -5:59:57    -d  0  0    0D 35%  1D  1%  2D 64%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -5:58:57    -d  0  0    0D 35%  1D  1%  2D 64%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -5:57:57    -d  0  0    0D 35%  1D  1%  2D 64%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -5:56:57    -d  0  0    0D 35%  1D  1%  2D 64%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -5:55:57    -d  0  0    0D 35%  1D  1%  2D 64%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -5:55:00  Clock: 0:02:43  CPU: 0:02:41
SIM:   -5:54:57    -d  0  0    0D 35%  1D  1%  2D 64%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -5:53:57    -d  0  0    0D 35%  1D  1%  2D 64%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -5:52:57    -d  0  0    0D 35%  1D  1%  2D 64%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -5:51:57    -d  0  0    0D 35%  1D  1%  2D 64%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -5:50:57    -d  0  0    0D 35%  1D  1%  2D 64%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -5:50:00  Clock: 0:02:43  CPU: 0:02:42
SIM:   -5:49:57    -d  0  0    0D 35%  1D  1%  2D 64%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -5:48:57    -d  0  0    0D 35%  1D  1%  2D 64%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -5:47:57    -d  0  0    0D 35%  1D  1%  2D 64%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -5:46:57    -d  0  0    0D 35%  1D  1%  2D 64%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -5:45:57    -d  0  0    0D 35%  1D  1%  2D 64%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -5:45:00  Clock: 0:02:43  CPU: 0:02:42
SIM:   -5:44:57    -d  0  0    0D 35%  1D  1%  2D 64%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -5:43:57    -d  0  0    0D 35%  1D  1%  2D 64%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -5:42:57    -d  0  0    0D 35%  1D  1%  2D 64%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -5:41:57    -d  0  0    0D 35%  1D  1%  2D 64%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -5:40:57    -d  0  0    0D 35%  1D  1%  2D 64%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -5:40:00  Clock: 0:02:43  CPU: 0:02:42
SIM:   -5:39:57    -d  0  0    0D 35%  1D  1%  2D 64%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -5:38:57    -d  0  0    0D 35%  1D  1%  2D 64%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -5:37:57    -d  0  0    0D 35%  1D  1%  2D 64%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -5:36:57    -d  0  0    0D 35%  1D  1%  2D 64%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -5:35:57    -d  0  0    0D 35%  1D  1%  2D 64%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -5:35:00  Clock: 0:02:44  CPU: 0:02:42
SIM:   -5:34:57    -d  0  0    0D 35%  1D  1%  2D 64%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -5:33:57    -d  0  0    0D 35%  1D  1%  2D 64%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -5:32:57    -d  0  0    0D 35%  1D  1%  2D 64%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -5:31:57    -d  0  0    0D 35%  1D  1%  2D 64%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -5:30:57    -d  0  0    0D 35%  1D  1%  2D 64%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -5:30:00  Clock: 0:02:44  CPU: 0:02:43
SIM:   -5:29:57    -d  0  0    0D 35%  1D  1%  2D 64%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -5:28:57    -d  0  0    0D 35%  1D  1%  2D 64%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -5:27:57    -d  0  0    0D 35%  1D  1%  2D 64%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -5:26:57    -d  0  0    0D 35%  1D  1%  2D 64%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -5:25:57    -d  0  0    0D 35%  1D  1%  2D 64%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -5:25:00  Clock: 0:02:44  CPU: 0:02:43
SIM:   -5:24:57    -d  0  0    0D 35%  1D  1%  2D 64%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -5:23:57    -d  0  0    0D 35%  1D  1%  2D 64%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -5:22:57    -d  0  0    0D 35%  1D  1%  2D 64%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -5:21:57    -d  0  0    0D 35%  1D  1%  2D 64%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -5:20:57    -d  0  0    0D 35%  1D  1%  2D 64%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -5:20:00  Clock: 0:02:45  CPU: 0:02:43
SIM:   -5:19:57    -d  0  0    0D 35%  1D  1%  2D 64%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -5:18:57    -d  0  0    0D 35%  1D  1%  2D 64%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -5:17:57    -d  0  0    0D 35%  1D  1%  2D 64%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -5:16:57    -d  0  0    0D 35%  1D  1%  2D 64%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -5:15:57    -d  0  0    0D 35%  1D  1%  2D 64%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -5:15:00  Clock: 0:02:45  CPU: 0:02:44
SIM:   -5:14:57    -d  0  0    0D 35%  1D  1%  2D 64%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -5:13:57    -d  0  0    0D 35%  1D  1%  2D 64%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -5:12:57    -d  0  0    0D 35%  1D  1%  2D 64%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -5:11:57    -d  0  0    0D 35%  1D  1%  2D 64%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -5:10:57    -d  0  0    0D 35%  1D  1%  2D 64%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -5:10:00  Clock: 0:02:45  CPU: 0:02:44
SIM:   -5:09:57    -d  0  0    0D 35%  1D  1%  2D 64%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -5:08:57    -d  0  0    0D 35%  1D  1%  2D 64%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -5:07:57    -d  0  0    0D 35%  1D  1%  2D 64%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -5:06:57    -d  0  0    0D 35%  1D  1%  2D 64%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -5:05:57    -d  0  0    0D 35%  1D  1%  2D 64%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -5:05:00  Clock: 0:02:45  CPU: 0:02:44
SIM:   -5:04:57    -d  0  0    0D 35%  1D  1%  2D 64%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -5:03:57    -d  0  0    0D 35%  1D  1%  2D 64%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -5:02:57    -d  0  0    0D 35%  1D  1%  2D 64%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -5:01:57    -d  0  0    0D 35%  1D  1%  2D 64%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -5:00:57    -d  0  0    0D 35%  1D  1%  2D 64%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -5:00:00  Clock: 0:02:46  CPU: 0:02:44
SIM:   -4:59:57    -d  0  0    0D 35%  1D  1%  2D 64%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -4:58:57    -d  0  0    0D 35%  1D  1%  2D 64%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -4:57:57    -d  0  0    0D 35%  1D  1%  2D 64%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -4:56:57    -d  0  0    0D 35%  1D  1%  2D 64%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -4:55:57    -d  0  0    0D 35%  1D  1%  2D 64%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -4:55:00  Clock: 0:02:46  CPU: 0:02:45
SIM:   -4:54:57    -d  0  0    0D 35%  1D  1%  2D 64%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -4:53:57    -d  0  0    0D 35%  1D  1%  2D 64%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -4:52:57    -d  0  0    0D 35%  1D  1%  2D 64%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -4:51:57    -d  0  0    0D 35%  1D  1%  2D 64%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -4:50:57    -d  0  0    0D 35%  1D  1%  2D 64%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -4:50:00  Clock: 0:02:46  CPU: 0:02:45
SIM:   -4:49:57    -d  0  0    0D 35%  1D  1%  2D 64%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -4:48:57    -d  0  0    0D 35%  1D  1%  2D 64%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -4:47:57    -d  0  0    0D 35%  1D  1%  2D 64%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -4:46:57    -d  0  0    0D 35%  1D  1%  2D 64%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -4:45:57    -d  0  0    0D 35%  1D  1%  2D 64%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -4:45:00  Clock: 0:02:46  CPU: 0:02:45
SIM:   -4:44:57    -d  0  0    0D 35%  1D  1%  2D 64%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -4:43:57    -d  0  0    0D 35%  1D  1%  2D 64%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -4:42:57    -d  0  0    0D 35%  1D  1%  2D 64%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -4:41:57    -d  0  0    0D 35%  1D  1%  2D 64%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -4:40:57    -d  0  0    0D 35%  1D  1%  2D 64%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -4:40:00  Clock: 0:02:47  CPU: 0:02:45
SIM:   -4:39:57    -d  0  0    0D 35%  1D  1%  2D 64%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -4:38:57    -d  0  0    0D 35%  1D  1%  2D 64%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -4:37:57    -d  0  0    0D 35%  1D  1%  2D 64%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -4:36:57    -d  0  0    0D 35%  1D  1%  2D 64%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -4:35:57    -d  0  0    0D 35%  1D  1%  2D 64%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -4:35:00  Clock: 0:02:47  CPU: 0:02:46
SIM:   -4:34:57    -d  0  0    0D 35%  1D  1%  2D 64%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -4:33:57    -d  0  0    0D 35%  1D  1%  2D 64%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -4:32:57    -d  0  0    0D 35%  1D  1%  2D 64%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -4:31:57    -d  0  0    0D 35%  1D  1%  2D 64%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -4:30:57    -d  0  0    0D 35%  1D  1%  2D 64%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -4:30:00  Clock: 0:02:47  CPU: 0:02:46
SIM:   -4:29:57    -d  0  0    0D 35%  1D  1%  2D 64%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -4:28:57    -d  0  0    0D 35%  1D  1%  2D 64%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -4:27:57    -d  0  0    0D 35%  1D  1%  2D 64%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -4:26:57    -d  0  0    0D 35%  1D  1%  2D 64%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -4:25:57    -d  0  0    0D 35%  1D  1%  2D 64%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -4:25:00  Clock: 0:02:48  CPU: 0:02:46
SIM:   -4:24:57    -d  0  0    0D 35%  1D  1%  2D 64%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -4:23:57    -d  0  0    0D 35%  1D  1%  2D 64%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -4:22:57    -d  0  0    0D 35%  1D  1%  2D 64%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -4:21:57    -d  0  0    0D 35%  1D  1%  2D 64%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -4:20:57    -d  0  0    0D 35%  1D  1%  2D 64%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -4:20:00  Clock: 0:02:48  CPU: 0:02:46
SIM:   -4:19:57    -d  0  0    0D 35%  1D  1%  2D 64%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -4:18:57    -d  0  0    0D 35%  1D  1%  2D 64%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -4:17:57    -d  0  0    0D 35%  1D  1%  2D 64%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -4:16:57    -d  0  0    0D 35%  1D  1%  2D 64%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -4:15:57    -d  0  0    0D 35%  1D  1%  2D 64%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -4:15:00  Clock: 0:02:48  CPU: 0:02:47
SIM:   -4:14:57    -d  0  0    0D 35%  1D  1%  2D 64%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -4:13:57    -d  0  0    0D 35%  1D  1%  2D 64%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -4:12:57    -d  0  0    0D 35%  1D  1%  2D 64%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -4:11:57    -d  0  0    0D 35%  1D  1%  2D 64%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -4:10:57    -d  0  0    0D 35%  1D  1%  2D 64%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -4:10:00  Clock: 0:02:48  CPU: 0:02:47
SIM:   -4:09:57    -d  0  0    0D 35%  1D  1%  2D 64%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -4:08:57    -d  0  0    0D 35%  1D  1%  2D 64%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -4:07:57    -d  0  0    0D 35%  1D  1%  2D 64%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -4:06:57    -d  0  0    0D 35%  1D  1%  2D 64%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -4:05:57    -d  0  0    0D 35%  1D  1%  2D 64%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -4:05:00  Clock: 0:02:49  CPU: 0:02:47
SIM:   -4:04:57    -d  0  0    0D 35%  1D  1%  2D 64%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -4:03:57    -d  0  0    0D 35%  1D  1%  2D 64%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -4:02:57    -d  0  0    0D 35%  1D  1%  2D 64%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -4:01:57    -d  0  0    0D 35%  1D  1%  2D 64%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -4:00:57    -d  0  0    0D 35%  1D  1%  2D 64%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -4:00:00  Clock: 0:02:49  CPU: 0:02:48
SIM:   -3:59:57    -d  0  0    0D 35%  1D  1%  2D 64%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -3:58:57    -d  0  0    0D 35%  1D  1%  2D 64%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -3:57:57    -d  0  0    0D 35%  1D  1%  2D 64%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -3:56:57    -d  0  0    0D 35%  1D  1%  2D 64%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -3:55:57    -d  0  0    0D 35%  1D  1%  2D 64%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -3:55:00  Clock: 0:02:49  CPU: 0:02:48
SIM:   -3:54:57    -d  0  0    0D 35%  1D  1%  2D 64%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -3:53:57    -d  0  0    0D 35%  1D  1%  2D 64%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -3:52:57    -d  0  0    0D 35%  1D  1%  2D 64%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -3:51:57    -d  0  0    0D 35%  1D  1%  2D 64%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -3:50:57    -d  0  0    0D 35%  1D  1%  2D 64%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -3:50:00  Clock: 0:02:49  CPU: 0:02:48
SIM:   -3:49:57    -d  0  0    0D 35%  1D  1%  2D 64%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -3:48:57    -d  0  0    0D 35%  1D  1%  2D 64%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -3:47:57    -d  0  0    0D 35%  1D  1%  2D 64%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -3:46:57    -d  0  0    0D 35%  1D  1%  2D 64%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -3:45:57    -d  0  0    0D 35%  1D  1%  2D 64%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -3:45:00  Clock: 0:02:50  CPU: 0:02:48
SIM:   -3:44:57    -d  0  0    0D 35%  1D  1%  2D 64%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -3:43:57    -d  0  0    0D 35%  1D  1%  2D 64%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -3:42:57    -d  0  0    0D 35%  1D  1%  2D 64%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -3:41:57    -d  0  0    0D 35%  1D  1%  2D 64%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -3:40:57    -d  0  0    0D 35%  1D  1%  2D 64%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -3:40:00  Clock: 0:02:50  CPU: 0:02:49
SIM:   -3:39:57    -d  0  0    0D 35%  1D  1%  2D 64%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -3:38:57    -d  0  0    0D 35%  1D  1%  2D 64%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -3:37:57    -d  0  0    0D 35%  1D  1%  2D 64%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -3:36:57    -d  0  0    0D 35%  1D  1%  2D 64%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -3:35:57    -d  0  0    0D 35%  1D  1%  2D 64%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -3:35:00  Clock: 0:02:50  CPU: 0:02:49
SIM:   -3:34:57    -d  0  0    0D 35%  1D  1%  2D 64%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -3:33:57    -d  0  0    0D 35%  1D  1%  2D 64%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -3:32:57    -d  0  0    0D 35%  1D  1%  2D 64%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -3:31:57    -d  0  0    0D 35%  1D  1%  2D 64%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -3:30:57    -d  0  0    0D 35%  1D  1%  2D 64%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -3:30:00  Clock: 0:02:50  CPU: 0:02:49
SIM:   -3:29:57    -d  0  0    0D 35%  1D  1%  2D 64%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -3:28:57    -d  0  0    0D 35%  1D  1%  2D 64%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -3:27:57    -d  0  0    0D 35%  1D  1%  2D 64%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -3:26:57    -d  0  0    0D 35%  1D  1%  2D 64%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -3:25:57    -d  0  0    0D 35%  1D  1%  2D 64%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -3:25:00  Clock: 0:02:51  CPU: 0:02:49
SIM:   -3:24:57    -d  0  0    0D 35%  1D  1%  2D 64%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -3:23:57    -d  0  0    0D 35%  1D  1%  2D 64%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -3:22:57    -d  0  0    0D 35%  1D  1%  2D 64%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -3:21:57    -d  0  0    0D 35%  1D  1%  2D 64%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -3:20:57    -d  0  0    0D 35%  1D  1%  2D 64%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -3:20:00  Clock: 0:02:51  CPU: 0:02:50
SIM:   -3:19:57    -d  0  0    0D 35%  1D  1%  2D 64%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -3:18:57    -d  0  0    0D 35%  1D  1%  2D 64%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -3:17:57    -d  0  0    0D 35%  1D  1%  2D 64%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -3:16:57    -d  0  0    0D 35%  1D  1%  2D 64%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -3:15:57    -d  0  0    0D 35%  1D  1%  2D 64%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -3:15:00  Clock: 0:02:51  CPU: 0:02:50
SIM:   -3:14:57    -d  0  0    0D 35%  1D  1%  2D 64%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -3:13:57    -d  0  0    0D 35%  1D  1%  2D 64%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -3:12:57    -d  0  0    0D 35%  1D  1%  2D 64%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -3:11:57    -d  0  0    0D 35%  1D  1%  2D 64%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -3:10:57    -d  0  0    0D 35%  1D  1%  2D 64%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -3:10:00  Clock: 0:02:52  CPU: 0:02:50
SIM:   -3:09:57    -d  0  0    0D 35%  1D  1%  2D 64%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -3:08:57    -d  0  0    0D 35%  1D  1%  2D 64%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -3:07:57    -d  0  0    0D 35%  1D  1%  2D 64%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -3:06:57    -d  0  0    0D 35%  1D  1%  2D 64%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -3:05:57    -d  0  0    0D 35%  1D  1%  2D 64%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -3:05:00  Clock: 0:02:52  CPU: 0:02:50
SIM:   -3:04:57    -d  0  0    0D 35%  1D  1%  2D 64%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -3:03:57    -d  0  0    0D 35%  1D  1%  2D 64%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -3:02:57    -d  0  0    0D 35%  1D  1%  2D 64%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -3:01:57    -d  0  0    0D 35%  1D  1%  2D 64%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -3:00:57    -d  0  0    0D 35%  1D  1%  2D 64%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -3:00:00  Clock: 0:02:52  CPU: 0:02:51
SIM:   -2:59:57    -d  0  0    0D 35%  1D  1%  2D 64%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -2:58:57    -d  0  0    0D 35%  1D  1%  2D 64%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -2:57:57    -d  0  0    0D 35%  1D  1%  2D 64%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -2:56:57    -d  0  0    0D 35%  1D  1%  2D 65%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -2:55:57    -d  0  0    0D 35%  1D  1%  2D 65%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -2:55:00  Clock: 0:02:52  CPU: 0:02:51
SIM:   -2:54:57    -d  0  0    0D 35%  1D  1%  2D 64%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -2:53:57    -d  0  0    0D 35%  1D  1%  2D 65%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -2:52:57    -d  0  0    0D 35%  1D  1%  2D 65%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -2:51:57    -d  0  0    0D 35%  1D  1%  2D 65%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -2:50:57    -d  0  0    0D 35%  1D  1%  2D 65%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -2:50:00  Clock: 0:02:53  CPU: 0:02:51
SIM:   -2:49:57    -d  0  0    0D 35%  1D  1%  2D 65%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -2:48:57    -d  0  0    0D 35%  1D  1%  2D 65%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -2:47:57    -d  0  0    0D 35%  1D  1%  2D 65%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -2:46:57    -d  0  0    0D 35%  1D  1%  2D 65%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -2:45:57    -d  0  0    0D 35%  1D  1%  2D 65%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -2:45:00  Clock: 0:02:53  CPU: 0:02:51
SIM:   -2:44:57    -d  0  0    0D 35%  1D  1%  2D 65%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -2:43:57    -d  0  0    0D 35%  1D  1%  2D 65%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -2:42:57    -d  0  0    0D 35%  1D  1%  2D 65%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -2:41:57    -d  0  0    0D 35%  1D  1%  2D 65%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -2:40:57    -d  0  0    0D 35%  1D  1%  2D 65%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -2:40:00  Clock: 0:02:53  CPU: 0:02:52
SIM:   -2:39:57    -d  0  0    0D 35%  1D  1%  2D 65%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -2:38:57    -d  0  0    0D 35%  1D  1%  2D 65%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -2:37:57    -d  0  0    0D 35%  1D  1%  2D 65%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -2:36:57    -d  0  0    0D 35%  1D  1%  2D 65%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -2:35:57    -d  0  0    0D 35%  1D  1%  2D 65%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -2:35:00  Clock: 0:02:53  CPU: 0:02:52
SIM:   -2:34:57    -d  0  0    0D 35%  1D  1%  2D 65%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -2:33:57    -d  0  0    0D 35%  1D  1%  2D 65%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -2:32:57    -d  0  0    0D 35%  1D  1%  2D 65%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -2:31:57    -d  0  0    0D 35%  1D  1%  2D 65%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -2:30:57    -d  0  0    0D 35%  1D  1%  2D 65%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -2:30:00  Clock: 0:02:54  CPU: 0:02:52
SIM:   -2:29:57    -d  0  0    0D 35%  1D  1%  2D 65%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -2:28:57    -d  0  0    0D 35%  1D  1%  2D 65%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -2:27:57    -d  0  0    0D 35%  1D  1%  2D 65%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -2:26:57    -d  0  0    0D 35%  1D  1%  2D 65%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -2:25:57    -d  0  0    0D 35%  1D  1%  2D 65%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -2:25:00  Clock: 0:02:54  CPU: 0:02:53
SIM:   -2:24:57    -d  0  0    0D 35%  1D  1%  2D 65%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -2:23:57    -d  0  0    0D 35%  1D  1%  2D 65%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -2:22:57    -d  0  0    0D 35%  1D  1%  2D 65%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -2:21:57    -d  0  0    0D 35%  1D  1%  2D 65%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -2:20:57    -d  0  0    0D 35%  1D  1%  2D 65%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -2:20:00  Clock: 0:02:54  CPU: 0:02:53
SIM:   -2:19:57    -d  0  0    0D 35%  1D  1%  2D 65%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -2:18:57    -d  0  0    0D 35%  1D  1%  2D 65%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -2:17:57    -d  0  0    0D 35%  1D  1%  2D 65%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -2:16:56    -d  0  0    0D 35%  1D  1%  2D 65%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -2:15:57    -d  0  0    0D 35%  1D  1%  2D 65%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -2:15:00  Clock: 0:02:55  CPU: 0:02:53
SIM:   -2:14:56    -d  0  0    0D 35%  1D  1%  2D 65%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -2:13:56    -d  0  0    0D 35%  1D  1%  2D 65%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -2:12:56    -d  0  0    0D 35%  1D  1%  2D 65%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -2:11:56    -d  0  0    0D 35%  1D  1%  2D 65%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -2:10:56    -d  0  0    0D 35%  1D  1%  2D 65%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -2:10:00  Clock: 0:02:55  CPU: 0:02:53
SIM:   -2:09:56    -d  0  0    0D 35%  1D  1%  2D 65%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -2:08:56    -d  0  0    0D 35%  1D  1%  2D 65%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -2:07:56    -d  0  0    0D 35%  1D  1%  2D 65%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -2:06:56    -d  0  0    0D 35%  1D  1%  2D 65%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -2:05:56    -d  0  0    0D 35%  1D  1%  2D 65%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -2:05:00  Clock: 0:02:55  CPU: 0:02:54
SIM:   -2:04:56    -d  0  0    0D 35%  1D  1%  2D 65%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -2:03:56    -d  0  0    0D 35%  1D  1%  2D 65%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -2:02:57    -d  0  0    0D 35%  1D  1%  2D 65%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -2:01:57    -d  0  0    0D 35%  1D  1%  2D 65%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -2:00:56    -d  0  0    0D 35%  1D  1%  2D 65%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -2:00:00  Clock: 0:02:55  CPU: 0:02:54
SIM:   -1:59:56    -d  0  0    0D 35%  1D  1%  2D 65%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -1:58:56    -d  0  0    0D 35%  1D  1%  2D 65%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -1:57:56    -d  0  0    0D 35%  1D  1%  2D 65%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -1:56:56    -d  0  0    0D 35%  1D  1%  2D 65%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -1:55:56    -d  0  0    0D 35%  1D  1%  2D 65%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -1:55:00  Clock: 0:02:56  CPU: 0:02:54
SIM:   -1:54:56    -d  0  0    0D 35%  1D  1%  2D 65%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -1:53:56    -d  0  0    0D 35%  1D  1%  2D 65%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -1:52:56    -d  0  0    0D 35%  1D  1%  2D 65%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -1:51:56    -d  0  0    0D 35%  1D  1%  2D 65%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -1:50:56    -d  0  0    0D 35%  1D  1%  2D 65%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -1:50:00  Clock: 0:02:56  CPU: 0:02:54
SIM:   -1:49:57    -d  0  0    0D 35%  1D  1%  2D 65%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -1:48:57    -d  0  0    0D 35%  1D  1%  2D 65%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -1:47:57    -d  0  0    0D 35%  1D  1%  2D 65%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -1:46:57    -d  0  0    0D 35%  1D  1%  2D 65%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -1:45:56    -d  0  0    0D 35%  1D  1%  2D 65%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -1:45:00  Clock: 0:02:56  CPU: 0:02:55
SIM:   -1:44:56    -d  0  0    0D 35%  1D  1%  2D 65%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -1:43:56    -d  0  0    0D 35%  1D  1%  2D 65%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -1:42:56    -d  0  0    0D 35%  1D  1%  2D 65%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -1:41:56    -d  0  0    0D 35%  1D  1%  2D 65%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -1:40:56    -d  0  0    0D 35%  1D  1%  2D 65%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -1:40:00  Clock: 0:02:56  CPU: 0:02:55
SIM:   -1:39:56    -d  0  0    0D 35%  1D  1%  2D 65%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -1:38:56    -d  0  0    0D 35%  1D  1%  2D 65%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -1:37:56    -d  0  0    0D 35%  1D  1%  2D 65%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -1:36:56    -d  0  0    0D 35%  1D  1%  2D 65%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -1:35:56    -d  0  0    0D 35%  1D  1%  2D 65%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -1:35:00  Clock: 0:02:57  CPU: 0:02:55
SIM:   -1:34:57    -d  0  0    0D 35%  1D  1%  2D 65%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -1:33:57    -d  0  0    0D 35%  1D  1%  2D 65%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -1:32:57    -d  0  0    0D 35%  1D  1%  2D 65%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -1:31:57    -d  0  0    0D 35%  1D  1%  2D 65%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -1:30:57    -d  0  0    0D 35%  1D  1%  2D 65%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -1:30:00  Clock: 0:02:57  CPU: 0:02:56
SIM:   -1:29:56    -d  0  0    0D 35%  1D  1%  2D 65%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -1:28:56    -d  0  0    0D 35%  1D  1%  2D 65%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -1:27:56    -d  0  0    0D 35%  1D  1%  2D 65%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -1:26:56    -d  0  0    0D 35%  1D  1%  2D 65%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -1:25:56    -d  0  0    0D 35%  1D  1%  2D 65%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -1:25:00  Clock: 0:02:57  CPU: 0:02:56
SIM:   -1:24:56    -d  0  0    0D 35%  1D  1%  2D 65%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -1:23:56    -d  0  0    0D 35%  1D  1%  2D 65%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -1:22:56    -d  0  0    0D 35%  1D  1%  2D 65%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -1:21:56    -d  0  0    0D 35%  1D  1%  2D 65%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -1:20:56    -d  0  0    0D 34%  1D  1%  2D 65%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -1:20:00  Clock: 0:02:58  CPU: 0:02:56
SIM:   -1:19:57    -d  0  0    0D 35%  1D  1%  2D 65%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -1:18:57    -d  0  0    0D 35%  1D  1%  2D 65%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -1:17:57    -d  0  0    0D 34%  1D  1%  2D 65%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -1:16:57    -d  0  0    0D 34%  1D  1%  2D 65%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -1:15:57    -d  0  0    0D 34%  1D  1%  2D 65%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -1:15:00  Clock: 0:02:58  CPU: 0:02:56
SIM:   -1:14:56    -d  0  0    0D 34%  1D  1%  2D 65%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -1:13:56    -d  0  0    0D 34%  1D  1%  2D 65%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -1:12:56    -d  0  0    0D 34%  1D  1%  2D 65%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -1:11:56    -d  0  0    0D 34%  1D  1%  2D 65%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -1:10:56    -d  0  0    0D 34%  1D  1%  2D 65%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -1:10:00  Clock: 0:02:58  CPU: 0:02:57
SIM:   -1:09:56    -d  0  0    0D 34%  1D  1%  2D 65%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -1:08:56    -d  0  0    0D 34%  1D  1%  2D 65%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -1:07:56    -d  0  0    0D 34%  1D  1%  2D 65%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -1:06:56    -d  0  0    0D 34%  1D  1%  2D 65%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -1:05:56    -d  0  0    0D 34%  1D  1%  2D 65%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -1:05:00  Clock: 0:02:58  CPU: 0:02:57
SIM:   -1:04:57    -d  0  0    0D 34%  1D  1%  2D 65%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -1:03:57    -d  0  0    0D 34%  1D  1%  2D 65%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -1:02:57    -d  0  0    0D 34%  1D  1%  2D 65%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -1:01:57    -d  0  0    0D 34%  1D  1%  2D 65%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -1:00:57    -d  0  0    0D 34%  1D  1%  2D 65%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -1:00:00  Clock: 0:02:59  CPU: 0:02:57
SIM:   -0:59:56    -d  0  0    0D 34%  1D  1%  2D 65%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -0:58:56    -d  0  0    0D 34%  1D  1%  2D 65%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -0:57:56    -d  0  0    0D 34%  1D  1%  2D 65%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -0:56:56    -d  0  0    0D 34%  1D  1%  2D 65%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -0:55:56    -d  0  0    0D 34%  1D  1%  2D 65%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -0:55:00  Clock: 0:02:59  CPU: 0:02:57
SIM:   -0:54:56    -d  0  0    0D 34%  1D  1%  2D 65%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -0:53:56    -d  0  0    0D 34%  1D  1%  2D 65%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -0:52:56    -d  0  0    0D 34%  1D  1%  2D 65%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -0:51:56    -d  0  0    0D 34%  1D  1%  2D 65%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -0:50:56    -d  0  0    0D 34%  1D  1%  2D 65%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -0:50:00  Clock: 0:02:59  CPU: 0:02:58
SIM:   -0:49:57    -d  0  0    0D 34%  1D  1%  2D 65%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -0:48:57    -d  0  0    0D 34%  1D  1%  2D 65%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -0:47:57    -d  0  0    0D 34%  1D  1%  2D 65%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -0:46:57    -d  0  0    0D 34%  1D  1%  2D 65%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -0:45:57    -d  0  0    0D 34%  1D  1%  2D 65%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -0:45:00  Clock: 0:02:59  CPU: 0:02:58
SIM:   -0:44:56    -d  0  0    0D 34%  1D  1%  2D 65%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -0:43:56    -d  0  0    0D 34%  1D  1%  2D 65%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -0:42:56    -d  0  0    0D 34%  1D  1%  2D 65%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -0:41:56    -d  0  0    0D 34%  1D  1%  2D 65%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -0:40:56    -d  0  0    0D 34%  1D  1%  2D 65%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -0:40:00  Clock: 0:03:00  CPU: 0:02:58
SIM:   -0:39:56    -d  0  0    0D 34%  1D  1%  2D 65%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -0:38:56    -d  0  0    0D 34%  1D  1%  2D 65%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -0:37:56    -d  0  0    0D 34%  1D  1%  2D 65%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -0:36:56    -d  0  0    0D 34%  1D  1%  2D 65%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -0:35:56    -d  0  0    0D 34%  1D  1%  2D 65%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -0:35:00  Clock: 0:03:00  CPU: 0:02:58
SIM:   -0:34:57    -d  0  0    0D 34%  1D  1%  2D 65%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -0:33:57    -d  0  0    0D 34%  1D  1%  2D 65%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -0:32:57    -d  0  0    0D 34%  1D  1%  2D 65%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -0:31:57    -d  0  0    0D 34%  1D  1%  2D 65%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -0:30:57    -d  0  0    0D 34%  1D  1%  2D 65%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -0:30:00  Clock: 0:03:00  CPU: 0:02:59
SIM:   -0:29:56    -d  0  0    0D 34%  1D  1%  2D 65%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -0:28:56    -d  0  0    0D 34%  1D  1%  2D 65%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -0:27:56    -d  0  0    0D 34%  1D  1%  2D 65%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -0:26:56    -d  0  0    0D 34%  1D  1%  2D 65%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -0:25:56    -d  0  0    0D 34%  1D  1%  2D 65%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -0:25:00  Clock: 0:03:01  CPU: 0:02:59
SIM:   -0:24:56    -d  0  0    0D 34%  1D  1%  2D 65%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -0:23:56    -d  0  0    0D 34%  1D  1%  2D 65%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -0:22:56    -d  0  0    0D 34%  1D  1%  2D 65%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -0:21:56    -d  0  0    0D 34%  1D  1%  2D 65%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -0:20:56    -d  0  0    0D 34%  1D  1%  2D 65%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -0:20:00  Clock: 0:03:01  CPU: 0:02:59
SIM:   -0:19:57    -d  0  0    0D 34%  1D  1%  2D 65%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -0:18:57    -d  0  0    0D 34%  1D  1%  2D 65%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -0:17:57    -d  0  0    0D 34%  1D  1%  2D 65%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -0:16:57    -d  0  0    0D 34%  1D  1%  2D 65%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -0:15:57    -d  0  0    0D 34%  1D  1%  2D 65%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -0:15:00  Clock: 0:03:01  CPU: 0:03:00
SIM:   -0:14:56    -d  0  0    0D 34%  1D  1%  2D 65%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -0:13:56    -d  0  0    0D 34%  1D  1%  2D 65%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -0:12:56    -d  0  0    0D 34%  1D  1%  2D 65%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -0:11:56    -d  0  0    0D 34%  1D  1%  2D 65%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -0:10:56    -d  0  0    0D 34%  1D  1%  2D 65%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -0:10:00  Clock: 0:03:01  CPU: 0:03:00
SIM:   -0:09:56    -d  0  0    0D 34%  1D  1%  2D 65%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -0:08:56    -d  0  0    0D 34%  1D  1%  2D 65%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -0:07:56    -d  0  0    0D 34%  1D  1%  2D 65%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -0:06:56    -d  0  0    0D 34%  1D  1%  2D 65%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -0:05:56    -d  0  0    0D 34%  1D  1%  2D 65%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: -0:05:00  Clock: 0:03:02  CPU: 0:03:00
SIM:   -0:04:57    -d  0  0    0D 34%  1D  1%  2D 65%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -0:03:57    -d  0  0    0D 34%  1D  1%  2D 65%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -0:02:57    -d  0  0    0D 34%  1D  1%  2D 65%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -0:01:57    -d  0  0    0D 34%  1D  1%  2D 65%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:   -0:00:57    -d  0  0    0D 34%  1D  1%  2D 65%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
Writing HPC Output at: 0:00:00  Clock: 0:03:02  CPU: 0:03:00
SIM:    0:00:03    -d  0  0    0D 34%  1D  1%  2D 65%    CE -0.0%  0.0% -0.0%    Vi     1  Vo     0  dV     1
SIM:    0:01:03    -d  0  0    0D 34%  1D  1%  2D 65%    CE  0.0% -0.0% -0.0%    Vi     7  Vo     0  dV     6
SIM:    0:02:03    -d  0  0    0D 34%  1D  1%  2D 65%    CE  0.0% -0.0% -0.0%    Vi    17  Vo     1  dV    16
SIM:    0:03:03    -d  0  0    0D 34%  1D  1%  2D 65%    CE  0.0%  0.0% -0.0%    Vi    27  Vo     1  dV    26
SIM:    0:04:03    -d  0  0    0D 34%  1D  1%  2D 65%    CE  0.0%  0.0% -0.0%    Vi    37  Vo     2  dV    36
Writing HPC Output at: 0:05:00  Clock: 0:03:02  CPU: 0:03:01
SIM:    0:05:03    -d  0  0    0D 34%  1D  1%  2D 65%    CE  0.0%  0.0% -0.0%    Vi    47  Vo     2  dV    45
SIM:    0:06:03    -d  0  0    0D 34%  1D  1%  2D 65%    CE  0.0%  0.0% -0.0%    Vi    68  Vo     2  dV    66
SIM:    0:07:03    -d  0  0    0D 34%  1D  1%  2D 65%    CE  0.0% -0.0% -0.0%    Vi    98  Vo     3  dV    96
SIM:    0:08:03    -d  0  0    0D 34%  1D  1%  2D 65%    CE  0.0% -0.0% -0.0%    Vi   127  Vo     3  dV   125
SIM:    0:09:03    -d  0  0    0D 34%  1D  1%  2D 65%    CE  0.1% -0.0% -0.0%    Vi   157  Vo     3  dV   154
Writing HPC Output at: 0:10:00  Clock: 0:03:02  CPU: 0:03:01
SIM:    0:10:02    -d  0  0    0D 34%  1D  1%  2D 65%    CE  0.1% -0.0% -0.0%    Vi   183  Vo     3  dV   180
SIM:    0:11:02    -d  0  0    0D 34%  1D  1%  2D 65%    CE  0.1% -0.0% -0.0%    Vi   208  Vo     3  dV   205
SIM:    0:12:02    -d  0  0    0D 34%  1D  1%  2D 65%    CE  0.1% -0.0% -0.0%    Vi   223  Vo     2  dV   221
SIM:    0:13:02    -d  0  0    0D 34%  1D  1%  2D 65%    CE  0.1% -0.0% -0.0%    Vi   239  Vo     2  dV   237
SIM:    0:14:02    -d  0  0    0D 34%  1D  1%  2D 65%    CE  0.1% -0.0% -0.0%    Vi   254  Vo     2  dV   252
Writing HPC Output at: 0:15:00  Clock: 0:03:03  CPU: 0:03:01
SIM:    0:15:03    -d  0  0    0D 34%  1D  1%  2D 65%    CE  0.1% -0.0% -0.0%    Vi   274  Vo     2  dV   272
SIM:    0:16:03    -d  0  0    0D 34%  1D  1%  2D 65%    CE  0.1% -0.0% -0.0%    Vi   293  Vo     2  dV   291
SIM:    0:17:03    -d  0  0    0D 34%  1D  1%  2D 65%    CE  0.1% -0.0% -0.0%    Vi   323  Vo     3  dV   320
SIM:    0:18:03    -d  0  0    0D 34%  1D  1%  2D 65%    CE  0.1% -0.0% -0.0%    Vi   352  Vo     3  dV   349
SIM:    0:19:03    -d  0  0    0D 34%  1D  1%  2D 65%    CE  0.1% -0.0% -0.0%    Vi   381  Vo     4  dV   378
Writing HPC Output at: 0:20:00  Clock: 0:03:03  CPU: 0:03:01
SIM:    0:20:03    -d  0  0    0D 34%  1D  1%  2D 65%    CE  0.1% -0.0% -0.0%    Vi   411  Vo     4  dV   407
SIM:    0:21:03    -d  0  0    0D 34%  1D  1%  2D 65%    CE  0.1% -0.0% -0.0%    Vi   459  Vo     4  dV   456
SIM:    0:22:03    -d  0  0    0D 34%  1D  1%  2D 65%    CE  0.1% -0.0% -0.0%    Vi   523  Vo     4  dV   520
SIM:    0:23:03    -d  0  0    0D 34%  1D  1%  2D 65%    CE  0.1% -0.0% -0.0%    Vi   586  Vo     5  dV   582
SIM:    0:24:03    -d  0  0    0D 34%  1D  1%  2D 65%    CE  0.1% -0.0% -0.0%    Vi   650  Vo     5  dV   646
Writing HPC Output at: 0:25:00  Clock: 0:03:03  CPU: 0:03:02
SIM:    0:25:03    -d  0  0    0D 34%  1D  1%  2D 65%    CE  0.1% -0.0% -0.0%    Vi   714  Vo     6  dV   709
SIM:    0:26:03    -d  0  0    0D 34%  1D  1%  2D 65%    CE  0.1% -0.0% -0.0%    Vi   809  Vo     7  dV   804
SIM:    0:27:03    -d  0  0    0D 34%  1D  1%  2D 65%    CE  0.1% -0.0% -0.0%    Vi   932  Vo     7  dV   926
SIM:    0:28:03    -d  0  0    0D 34%  1D  1%  2D 65%    CE  0.1% -0.0% -0.0%    Vi  1055  Vo     7  dV  1049
SIM:    0:29:03    -d  0  0    0D 34%  1D  1%  2D 65%    CE  0.1% -0.0% -0.0%    Vi  1178  Vo     8  dV  1172
Writing HPC Output at: 0:30:00  Clock: 0:03:04  CPU: 0:03:02
SIM:    0:30:03    -d  0  0    0D 34%  1D  1%  2D 65%    CE  0.1% -0.0% -0.0%    Vi  1301  Vo     8  dV  1295
SIM:    0:31:03    -d  0  0    0D 34%  1D  1%  2D 65%    CE  0.1% -0.0% -0.0%    Vi  1589  Vo     9  dV  1584
SIM:    0:32:02    -d  0  0    0D 34%  1D  1%  2D 65%    CE  0.2% -0.0% -0.0%    Vi  2014  Vo    10  dV  2009
SIM:    0:33:03    -d  0  0    0D 34%  1D  1%  2D 65%    CE  0.2% -0.0% -0.0%    Vi  2471  Vo    13  dV  2462
SIM:    0:34:03    -d  0  0    0D 34%  1D  1%  2D 65%    CE  0.2% -0.0% -0.0%    Vi  2869  Vo    13  dV  2861
Writing HPC Output at: 0:35:00  Clock: 0:03:04  CPU: 0:03:02
SIM:    0:35:03    -d  0  0    0D 34%  1D  1%  2D 65%    CE  0.2% -0.0% -0.0%    Vi  3295  Vo    21  dV  3278
SIM:    0:36:03    -d  0  0    0D 34%  1D  1%  2D 65%    CE  0.2% -0.0% -0.0%    Vi  3617  Vo    33  dV  3587
SIM:    0:37:03    -d  0  0    0D 34%  1D  1%  2D 65%    CE  0.1% -0.0%  0.0%    Vi  3857  Vo    36  dV  3825
SIM:    0:38:03    -d  0  0    0D 34%  1D  1%  2D 65%    CE  0.1% -0.0% -0.0%    Vi  4098  Vo    41  dV  4059
SIM:    0:39:03    -d  0  0    0D 34%  1D  1%  2D 65%    CE  0.1% -0.0% -0.0%    Vi  4340  Vo    52  dV  4291
Writing HPC Output at: 0:40:00  Clock: 0:03:04  CPU: 0:03:03
SIM:    0:40:03    -d  0  0    0D 34%  1D  1%  2D 65%    CE  0.1% -0.0% -0.0%    Vi  4579  Vo    68  dV  4513
SIM:    0:41:03    -d  0  0    0D 34%  1D  1%  2D 65%    CE  0.1% -0.0%  0.0%    Vi  4754  Vo    76  dV  4680
SIM:    0:42:03    -d  0  0    0D 34%  1D  1%  2D 65%    CE  0.1% -0.0% -0.0%    Vi  4864  Vo    65  dV  4799
SIM:    0:43:03    -d  0  0    0D 34%  1D  1%  2D 65%    CE  0.1% -0.0% -0.0%    Vi  4978  Vo    66  dV  4911
SIM:    0:44:03    -d  0  0    0D 34%  1D  1%  2D 65%    CE  0.1% -0.0% -0.0%    Vi  5094  Vo    76  dV  5019
Writing HPC Output at: 0:45:00  Clock: 0:03:05  CPU: 0:03:03
SIM:    0:45:03    -d  0  0    0D 34%  1D  1%  2D 65%    CE  0.1% -0.0% -0.0%    Vi  5204  Vo    75  dV  5129
SIM:    0:46:03    -d  0  0    0D 34%  1D  1%  2D 65%    CE  0.1% -0.0% -0.0%    Vi  5282  Vo    77  dV  5205
SIM:    0:47:03    -d  0  0    0D 34%  1D  1%  2D 65%    CE  0.1% -0.0% -0.0%    Vi  5377  Vo    77  dV  5300
SIM:    0:48:03    -d  0  0    0D 34%  1D  1%  2D 65%    CE  0.1% -0.0% -0.0%    Vi  5368  Vo    76  dV  5292
SIM:    0:49:03    -d  0  0    0D 34%  1D  1%  2D 65%    CE  0.1% -0.0% -0.0%    Vi  5407  Vo    68  dV  5339
Writing HPC Output at: 0:50:00  Clock: 0:03:05  CPU: 0:03:04
SIM:    0:50:03    -d  0  0    0D 34%  1D  1%  2D 65%    CE  0.1%  0.0% -0.0%    Vi  5452  Vo    65  dV  5387
SIM:    0:51:03    -d  0  0    0D 34%  1D  1%  2D 65%    CE  0.1% -0.0%  0.0%    Vi  5474  Vo    65  dV  5409
SIM:    0:52:03    -d  0  0    0D 34%  1D  1%  2D 65%    CE  0.1% -0.0% -0.0%    Vi  5490  Vo    66  dV  5423
SIM:    0:53:03    -d  0  0    0D 34%  1D  1%  2D 65%    CE  0.1% -0.0%  0.0%    Vi  5503  Vo    66  dV  5437
SIM:    0:54:03    -d  0  0    0D 34%  1D  1%  2D 65%    CE  0.0% -0.0%  0.0%    Vi  5516  Vo    70  dV  5446
Writing HPC Output at: 0:55:00  Clock: 0:03:06  CPU: 0:03:04
SIM:    0:55:03    -d  0  0    0D 34%  1D  1%  2D 65%    CE  0.0% -0.0%  0.0%    Vi  5530  Vo    78  dV  5452
SIM:    0:56:03    -d  0  0    0D 34%  1D  1%  2D 65%    CE  0.0% -0.0% -0.0%    Vi  5533  Vo    81  dV  5452
SIM:    0:57:03    -d  0  0    0D 34%  1D  1%  2D 65%    CE  0.0% -0.0% -0.0%    Vi  5527  Vo    84  dV  5443
SIM:    0:58:03    -d  0  0    0D 34%  1D  1%  2D 65%    CE  0.0% -0.0%  0.0%    Vi  5522  Vo    85  dV  5437
SIM:    0:59:03    -d  0  0    0D 34%  1D  1%  2D 65%    CE  0.0% -0.0% -0.0%    Vi  5516  Vo    90  dV  5425
Writing HPC Output at: 1:00:00  Clock: 0:03:06  CPU: 0:03:04
SIM:    1:00:03    -d  0  0    0D 34%  1D  1%  2D 65%    CE  0.0% -0.0% -0.0%    Vi  5509  Vo   101  dV  5408
SIM:    1:01:03    -d  0  0    0D 34%  1D  1%  2D 65%    CE  0.0% -0.0% -0.0%    Vi  5492  Vo   440  dV  5051
SIM:    1:02:03    -d  0  0    0D 34%  1D  1%  2D 65%    CE  0.0% -0.0%  0.0%    Vi  5464  Vo   957  dV  4507
SIM:    1:03:03    -d  0  0    0D 34%  1D  1%  2D 65%    CE  0.0% -0.0% -0.0%    Vi  5432  Vo  1703  dV  3729
SIM:    1:04:03    -d  0  0    0D 34%  1D  1%  2D 65%    CE  0.0%  0.0%  0.0%    Vi  5404  Vo  2334  dV  3071
Writing HPC Output at: 1:05:00  Clock: 0:03:06  CPU: 0:03:05
SIM:    1:05:03    -d  0  0    0D 34%  1D  1%  2D 65%    CE  0.0%  0.0%  0.0%    Vi  5320  Vo  3058  dV  2262
SIM:    1:06:03    -d  0  0    0D 34%  1D  1%  2D 65%    CE  0.0%  0.0%  0.0%    Vi  5312  Vo  3672  dV  1639
SIM:    1:07:03    -d  0  0    0D 34%  1D  1%  2D 65%    CE  0.0%  0.0%  0.0%    Vi  5226  Vo  4079  dV  1147
SIM:    1:08:03    -d  0  0    0D 34%  1D  1%  2D 65%    CE  0.0%  0.0%  0.0%    Vi  5136  Vo  4384  dV   752
SIM:    1:09:03    -d  0  0    0D 34%  1D  1%  2D 65%    CE  0.0%  0.0%  0.0%    Vi  5048  Vo  4633  dV   414
Writing HPC Output at: 1:10:00  Clock: 0:03:07  CPU: 0:03:05
SIM:    1:10:03    -d  0  0    0D 34%  1D  1%  2D 65%    CE  0.0%  0.0% -0.0%    Vi  4963  Vo  4848  dV   115
SIM:    1:11:03    -d  0  0    0D 34%  1D  1%  2D 65%    CE  0.0%  0.0% -0.0%    Vi  4866  Vo  5002  dV  -137
SIM:    1:12:03    -d  0  0    0D 34%  1D  1%  2D 65%    CE  0.0%  0.0% -0.0%    Vi  4766  Vo  5099  dV  -333
SIM:    1:13:03    -d  0  0    0D 34%  1D  1%  2D 65%    CE  0.0%  0.0%  0.0%    Vi  4665  Vo  5153  dV  -490
SIM:    1:14:03    -d  0  0    0D 34%  1D  1%  2D 65%    CE  0.0%  0.0% -0.0%    Vi  4565  Vo  5181  dV  -616
Writing HPC Output at: 1:15:00  Clock: 0:03:07  CPU: 0:03:06
SIM:    1:15:03    -d  0  0    0D 34%  1D  1%  2D 65%    CE  0.0%  0.0% -0.0%    Vi  4465  Vo  5182  dV  -718
SIM:    1:16:03    -d  0  0    0D 34%  1D  1%  2D 65%    CE  0.0%  0.0%  0.0%    Vi  4348  Vo  5167  dV  -820
SIM:    1:17:03    -d  0  0    0D 34%  1D  1%  2D 65%    CE  0.0%  0.0% -0.0%    Vi  4214  Vo  5134  dV  -922
SIM:    1:18:03    -d  0  0    0D 34%  1D  1%  2D 65%    CE  0.0%  0.0%  0.0%    Vi  4081  Vo  5090  dV -1010
SIM:    1:19:03    -d  0  0    0D 34%  1D  1%  2D 65%    CE  0.0%  0.0%  0.0%    Vi  3947  Vo  5035  dV -1089
Writing HPC Output at: 1:20:00  Clock: 0:03:08  CPU: 0:03:06
SIM:    1:20:03    -d  0  0    0D 34%  1D  1%  2D 65%    CE  0.0%  0.0%  0.0%    Vi  3816  Vo  4975  dV -1160
SIM:    1:21:03    -d  0  0    0D 34%  1D  1%  2D 65%    CE  0.0%  0.0% -0.0%    Vi  3678  Vo  4902  dV -1226
SIM:    1:22:03    -d  0  0    0D 34%  1D  1%  2D 65%    CE  0.0%  0.0%  0.0%    Vi  3540  Vo  4826  dV -1287
SIM:    1:23:03    -d  0  0    0D 34%  1D  1%  2D 65%    CE  0.0%  0.0%  0.0%    Vi  3403  Vo  4743  dV -1342
SIM:    1:24:03    -d  0  0    0D 34%  1D  1%  2D 65%    CE  0.0%  0.0%  0.0%    Vi  3265  Vo  4654  dV -1390
Writing HPC Output at: 1:25:00  Clock: 0:03:08  CPU: 0:03:06
SIM:    1:25:03    -d  0  0    0D 34%  1D  1%  2D 65%    CE  0.0%  0.0% -0.0%    Vi  3128  Vo  4560  dV -1433
SIM:    1:26:03    -d  0  0    0D 34%  1D  1%  2D 65%    CE  0.0%  0.0%  0.0%    Vi  3000  Vo  4459  dV -1460
SIM:    1:27:03    -d  0  0    0D 34%  1D  1%  2D 65%    CE  0.0%  0.0%  0.0%    Vi  2881  Vo  4355  dV -1474
SIM:    1:28:03    -d  0  0    0D 34%  1D  1%  2D 65%    CE  0.0%  0.0%  0.0%    Vi  2763  Vo  4247  dV -1486
SIM:    1:29:03    -d  0  0    0D 34%  1D  1%  2D 65%    CE  0.0%  0.0% -0.0%    Vi  2644  Vo  4137  dV -1495
Writing HPC Output at: 1:30:00  Clock: 0:03:08  CPU: 0:03:07
SIM:    1:30:03    -d  0  0    0D 34%  1D  1%  2D 65%    CE  0.0%  0.0%  0.0%    Vi  2524  Vo  4023  dV -1500
SIM:    1:31:03    -d  0  0    0D 34%  1D  1%  2D 65%    CE  0.0%  0.0%  0.0%    Vi  2414  Vo  3914  dV -1500
SIM:    1:32:03    -d  0  0    0D 34%  1D  1%  2D 65%    CE  0.0%  0.0%  0.0%    Vi  2308  Vo  3796  dV -1490
SIM:    1:33:03    -d  0  0    0D 34%  1D  1%  2D 65%    CE  0.0%  0.0% -0.0%    Vi  2202  Vo  3681  dV -1480
SIM:    1:34:03    -d  0  0    0D 34%  1D  1%  2D 65%    CE  0.0%  0.0% -0.0%    Vi  2096  Vo  3566  dV -1470
Writing HPC Output at: 1:35:00  Clock: 0:03:09  CPU: 0:03:07
SIM:    1:35:03    -d  0  0    0D 34%  1D  1%  2D 65%    CE  0.0%  0.0%  0.0%    Vi  1991  Vo  3454  dV -1463
SIM:    1:36:03    -d  0  0    0D 34%  1D  1%  2D 65%    CE  0.0%  0.0%  0.0%    Vi  1915  Vo  3344  dV -1429
SIM:    1:37:03    -d  0  0    0D 34%  1D  1%  2D 65%    CE  0.0%  0.0%  0.0%    Vi  1863  Vo  3231  dV -1369
SIM:    1:38:03    -d  0  0    0D 34%  1D  1%  2D 65%    CE  0.0%  0.0%  0.0%    Vi  1811  Vo  3121  dV -1311
SIM:    1:39:03    -d  0  0    0D 34%  1D  1%  2D 65%    CE  0.0%  0.0%  0.0%    Vi  1758  Vo  3012  dV -1254
Writing HPC Output at: 1:40:00  Clock: 0:03:09  CPU: 0:03:07
SIM:    1:40:03    -d  0  0    0D 34%  1D  1%  2D 65%    CE  0.0%  0.0% -0.0%    Vi  1706  Vo  2907  dV -1201
SIM:    1:41:03    -d  0  0    0D 34%  1D  1%  2D 65%    CE  0.0%  0.0% -0.0%    Vi  1647  Vo  2802  dV -1155
SIM:    1:42:03    -d  0  0    0D 34%  1D  1%  2D 65%    CE  0.0%  0.0%  0.0%    Vi  1582  Vo  2700  dV -1118
SIM:    1:43:03    -d  0  0    0D 34%  1D  1%  2D 65%    CE  0.0%  0.0% -0.0%    Vi  1518  Vo  2603  dV -1086
SIM:    1:44:03    -d  0  0    0D 34%  1D  1%  2D 65%    CE  0.0%  0.0%  0.0%    Vi  1453  Vo  2513  dV -1061
Writing HPC Output at: 1:45:00  Clock: 0:03:09  CPU: 0:03:08
SIM:    1:45:03    -d  0  0    0D 34%  1D  1%  2D 65%    CE  0.0%  0.0% -0.0%    Vi  1388  Vo  2424  dV -1037
SIM:    1:46:03    -d  0  0    0D 34%  1D  1%  2D 65%    CE  0.0%  0.0% -0.0%    Vi  1346  Vo  2342  dV  -996
SIM:    1:47:03    -d  0  0    0D 34%  1D  1%  2D 65%    CE  0.0%  0.0% -0.0%    Vi  1321  Vo  2263  dV  -942
SIM:    1:48:03    -d  0  0    0D 34%  1D  1%  2D 65%    CE  0.0%  0.0% -0.0%    Vi  1297  Vo  2190  dV  -894
SIM:    1:49:03    -d  0  0    0D 34%  1D  1%  2D 65%    CE  0.0%  0.0% -0.0%    Vi  1272  Vo  2121  dV  -849
Writing HPC Output at: 1:50:00  Clock: 0:03:10  CPU: 0:03:08
SIM:    1:50:03    -d  0  0    0D 34%  1D  1%  2D 65%    CE  0.0%  0.0% -0.0%    Vi  1248  Vo  2056  dV  -808
SIM:    1:51:03    -d  0  0    0D 34%  1D  1%  2D 65%    CE  0.0%  0.0% -0.0%    Vi  1226  Vo  1992  dV  -766
SIM:    1:52:03    -d  0  0    0D 34%  1D  1%  2D 65%    CE  0.0%  0.0%  0.0%    Vi  1206  Vo  1930  dV  -724
SIM:    1:53:03    -d  0  0    0D 34%  1D  1%  2D 65%    CE  0.0%  0.0% -0.0%    Vi  1186  Vo  1871  dV  -685
SIM:    1:54:03    -d  0  0    0D 34%  1D  1%  2D 65%    CE  0.0%  0.0% -0.0%    Vi  1166  Vo  1813  dV  -646
Writing HPC Output at: 1:55:00  Clock: 0:03:10  CPU: 0:03:09
SIM:    1:55:03    -d  0  0    0D 34%  1D  1%  2D 65%    CE  0.0%  0.0%  0.0%    Vi  1147  Vo  1757  dV  -610
SIM:    1:56:03    -d  0  0    0D 34%  1D  1%  2D 65%    CE  0.0%  0.0% -0.0%    Vi  1129  Vo  1704  dV  -575
SIM:    1:57:03    -d  0  0    0D 34%  1D  1%  2D 65%    CE  0.0%  0.0% -0.0%    Vi  1115  Vo  1653  dV  -538
SIM:    1:58:03    -d  0  0    0D 34%  1D  1%  2D 65%    CE  0.0%  0.0% -0.0%    Vi  1100  Vo  1605  dV  -505
SIM:    1:59:03    -d  0  0    0D 34%  1D  1%  2D 65%    CE  0.0%  0.0% -0.0%    Vi  1086  Vo  1561  dV  -476
Writing HPC Output at: 2:00:00  Clock: 0:03:10  CPU: 0:03:09
SIM:    2:00:03    -d  0  0    0D 34%  1D  1%  2D 65%    CE  0.0%  0.0% -0.0%    Vi  1071  Vo  1519  dV  -448
SIM:    2:01:03    -d  0  0    0D 34%  1D  1%  2D 65%    CE  0.0%  0.0% -0.0%    Vi  1051  Vo  1480  dV  -429
SIM:    2:02:03    -d  0  0    0D 34%  1D  1%  2D 65%    CE  0.0%  0.0% -0.0%    Vi  1026  Vo  1444  dV  -418
SIM:    2:03:03    -d  0  0    0D 34%  1D  1%  2D 65%    CE  0.0%  0.0% -0.0%    Vi  1001  Vo  1412  dV  -411
SIM:    2:04:03    -d  0  0    0D 34%  1D  1%  2D 65%    CE  0.0%  0.0% -0.0%    Vi   975  Vo  1380  dV  -405
Writing HPC Output at: 2:05:00  Clock: 0:03:11  CPU: 0:03:09
SIM:    2:05:03    -d  0  0    0D 34%  1D  1%  2D 65%    CE  0.0%  0.0%  0.0%    Vi   951  Vo  1352  dV  -402
SIM:    2:06:03    -d  0  0    0D 34%  1D  1%  2D 65%    CE  0.0%  0.0% -0.0%    Vi   920  Vo  1326  dV  -407
SIM:    2:07:03    -d  0  0    0D 34%  1D  1%  2D 65%    CE  0.0%  0.0% -0.0%    Vi   886  Vo  1301  dV  -416
SIM:    2:08:03    -d  0  0    0D 34%  1D  1%  2D 66%    CE  0.0%  0.0% -0.0%    Vi   852  Vo  1278  dV  -426
SIM:    2:09:03    -d  0  0    0D 34%  1D  1%  2D 66%    CE  0.0%  0.0%  0.0%    Vi   817  Vo  1255  dV  -438
Writing HPC Output at: 2:10:00  Clock: 0:03:11  CPU: 0:03:10
SIM:    2:10:03    -d  0  0    0D 34%  1D  1%  2D 66%    CE  0.0%  0.0% -0.0%    Vi   783  Vo  1233  dV  -450
SIM:    2:11:03    -d  0  0    0D 34%  1D  1%  2D 66%    CE  0.0%  0.0% -0.0%    Vi   762  Vo  1211  dV  -450
SIM:    2:12:03    -d  0  0    0D 34%  1D  1%  2D 66%    CE  0.0%  0.0% -0.0%    Vi   752  Vo  1190  dV  -438
SIM:    2:13:03    -d  0  0    0D 34%  1D  1%  2D 66%    CE  0.0%  0.0% -0.0%    Vi   742  Vo  1169  dV  -427
SIM:    2:14:03    -d  0  0    0D 34%  1D  1%  2D 66%    CE  0.0%  0.0% -0.0%    Vi   732  Vo  1149  dV  -417
Writing HPC Output at: 2:15:00  Clock: 0:03:12  CPU: 0:03:10
SIM:    2:15:03    -d  0  0    0D 34%  1D  1%  2D 66%    CE  0.0%  0.0% -0.0%    Vi   722  Vo  1129  dV  -406
SIM:    2:16:03    -d  0  0    0D 34%  1D  1%  2D 66%    CE  0.0%  0.0% -0.0%    Vi   710  Vo  1109  dV  -400
SIM:    2:17:03    -d  0  0    0D 34%  1D  1%  2D 66%    CE  0.0%  0.0% -0.0%    Vi   694  Vo  1089  dV  -394
SIM:    2:18:03    -d  0  0    0D 34%  1D  1%  2D 66%    CE  0.0%  0.0% -0.0%    Vi   679  Vo  1068  dV  -388
SIM:    2:19:03    -d  0  0    0D 34%  1D  1%  2D 66%    CE  0.0%  0.0% -0.0%    Vi   664  Vo  1046  dV  -382
Writing HPC Output at: 2:20:00  Clock: 0:03:12  CPU: 0:03:10
SIM:    2:20:03    -d  0  0    0D 34%  1D  1%  2D 66%    CE  0.0%  0.0% -0.0%    Vi   649  Vo  1024  dV  -375
SIM:    2:21:03    -d  0  0    0D 34%  1D  1%  2D 66%    CE  0.0%  0.0% -0.0%    Vi   636  Vo  1001  dV  -365
SIM:    2:22:03    -d  0  0    0D 34%  1D  1%  2D 66%    CE  0.0%  0.0% -0.0%    Vi   627  Vo   979  dV  -352
SIM:    2:23:03    -d  0  0    0D 34%  1D  1%  2D 66%    CE  0.0%  0.0% -0.0%    Vi   617  Vo   957  dV  -340
SIM:    2:24:03    -d  0  0    0D 34%  1D  1%  2D 66%    CE  0.0%  0.0% -0.0%    Vi   608  Vo   937  dV  -329
Writing HPC Output at: 2:25:00  Clock: 0:03:12  CPU: 0:03:11
SIM:    2:25:03    -d  0  0    0D 34%  1D  1%  2D 66%    CE  0.0%  0.0% -0.0%    Vi   598  Vo   918  dV  -320
SIM:    2:26:03    -d  0  0    0D 34%  1D  1%  2D 66%    CE  0.0%  0.0% -0.0%    Vi   586  Vo   898  dV  -313
SIM:    2:27:03    -d  0  0    0D 34%  1D  1%  2D 66%    CE  0.0%  0.0% -0.0%    Vi   571  Vo   879  dV  -308
SIM:    2:28:03    -d  0  0    0D 34%  1D  1%  2D 66%    CE  0.0%  0.0% -0.0%    Vi   556  Vo   861  dV  -304
SIM:    2:29:03    -d  0  0    0D 34%  1D  1%  2D 66%    CE  0.0%  0.0% -0.0%    Vi   542  Vo   844  dV  -302
Writing HPC Output at: 2:30:00  Clock: 0:03:13  CPU: 0:03:11
SIM:    2:30:03    -d  0  0    0D 34%  1D  1%  2D 66%    CE  0.0%  0.0% -0.0%    Vi   527  Vo   827  dV  -300
SIM:    2:31:03    -d  0  0    0D 34%  1D  1%  2D 66%    CE  0.0%  0.0% -0.0%    Vi   512  Vo   811  dV  -299
SIM:    2:32:03    -d  0  0    0D 34%  1D  1%  2D 66%    CE  0.0%  0.0% -0.0%    Vi   497  Vo   799  dV  -302
SIM:    2:33:03    -d  0  0    0D 34%  1D  1%  2D 66%    CE  0.0%  0.0% -0.0%    Vi   482  Vo   785  dV  -303
SIM:    2:34:03    -d  0  0    0D 34%  1D  1%  2D 66%    CE  0.0%  0.0% -0.0%    Vi   466  Vo   771  dV  -304
Writing HPC Output at: 2:35:00  Clock: 0:03:13  CPU: 0:03:11
SIM:    2:35:03    -d  0  0    0D 34%  1D  1%  2D 66%    CE  0.0%  0.0% -0.0%    Vi   451  Vo   758  dV  -307
SIM:    2:36:03    -d  0  0    0D 34%  1D  1%  2D 66%    CE  0.0%  0.0% -0.0%    Vi   439  Vo   743  dV  -304
SIM:    2:37:03    -d  0  0    0D 34%  1D  1%  2D 66%    CE  0.0%  0.0% -0.0%    Vi   429  Vo   728  dV  -298
SIM:    2:38:03    -d  0  0    0D 34%  1D  1%  2D 66%    CE  0.0%  0.0% -0.0%    Vi   420  Vo   716  dV  -296
SIM:    2:39:03    -d  0  0    0D 34%  1D  1%  2D 66%    CE  0.0%  0.0% -0.0%    Vi   410  Vo   702  dV  -292
Writing HPC Output at: 2:40:00  Clock: 0:03:13  CPU: 0:03:12
SIM:    2:40:03    -d  0  0    0D 34%  1D  1%  2D 66%    CE  0.0%  0.0% -0.0%    Vi   401  Vo   688  dV  -287
SIM:    2:41:03    -d  0  0    0D 34%  1D  1%  2D 66%    CE  0.0%  0.0% -0.0%    Vi   388  Vo   674  dV  -286
SIM:    2:42:03    -d  0  0    0D 34%  1D  1%  2D 66%    CE  0.0%  0.0% -0.0%    Vi   374  Vo   660  dV  -287
SIM:    2:43:03    -d  0  0    0D 34%  1D  1%  2D 66%    CE  0.0%  0.0% -0.0%    Vi   359  Vo   648  dV  -289
SIM:    2:44:03    -d  0  0    0D 34%  1D  1%  2D 66%    CE  0.0%  0.0% -0.0%    Vi   345  Vo   637  dV  -293
Writing HPC Output at: 2:45:00  Clock: 0:03:14  CPU: 0:03:12
SIM:    2:45:03    -d  0  0    0D 34%  1D  1%  2D 66%    CE  0.0%  0.0% -0.0%    Vi   330  Vo   628  dV  -298
SIM:    2:46:03    -d  0  0    0D 34%  1D  1%  2D 66%    CE  0.0%  0.0% -0.0%    Vi   315  Vo   616  dV  -302
SIM:    2:47:03    -d  0  0    0D 34%  1D  1%  2D 66%    CE  0.0%  0.0% -0.0%    Vi   299  Vo   605  dV  -306
SIM:    2:48:03    -d  0  0    0D 34%  1D  1%  2D 66%    CE  0.0%  0.0% -0.0%    Vi   283  Vo   593  dV  -310
SIM:    2:49:03    -d  0  0    0D 34%  1D  1%  2D 66%    CE  0.0%  0.0% -0.0%    Vi   267  Vo   581  dV  -315
Writing HPC Output at: 2:50:00  Clock: 0:03:14  CPU: 0:03:12
SIM:    2:50:03    -d  0  0    0D 34%  1D  1%  2D 66%    CE  0.0%  0.0% -0.0%    Vi   251  Vo   570  dV  -319
SIM:    2:51:03    -d  0  0    0D 34%  1D  1%  2D 66%    CE  0.0%  0.0% -0.0%    Vi   236  Vo   558  dV  -322
SIM:    2:52:03    -d  0  0    0D 34%  1D  1%  2D 66%    CE  0.0%  0.0% -0.0%    Vi   222  Vo   547  dV  -325
SIM:    2:53:03    -d  0  0    0D 34%  1D  1%  2D 66%    CE  0.0%  0.0% -0.0%    Vi   209  Vo   535  dV  -327
SIM:    2:54:03    -d  0  0    0D 34%  1D  1%  2D 66%    CE  0.0%  0.0% -0.0%    Vi   195  Vo   521  dV  -327
Writing HPC Output at: 2:55:00  Clock: 0:03:14  CPU: 0:03:13
SIM:    2:55:03    -d  0  0    0D 34%  1D  1%  2D 66%    CE  0.0%  0.0% -0.0%    Vi   181  Vo   509  dV  -328
SIM:    2:56:03    -d  0  0    0D 34%  1D  1%  2D 66%    CE  0.0%  0.0% -0.0%    Vi   170  Vo   501  dV  -331
SIM:    2:57:03    -d  0  0    0D 34%  1D  1%  2D 66%    CE  0.0%  0.0% -0.0%    Vi   161  Vo   492  dV  -330
SIM:    2:58:03    -d  0  0    0D 34%  1D  1%  2D 66%    CE  0.0%  0.0% -0.0%    Vi   153  Vo   481  dV  -328
SIM:    2:59:03    -d  0  0    0D 34%  1D  1%  2D 66%    CE  0.0%  0.0% -0.0%    Vi   144  Vo   472  dV  -328
Writing HPC Output at: 3:00:00  Clock: 0:03:15  CPU: 0:03:13

________________________________________________________________________________
CPU Time:        0:03:13  [0.05381 h]
Clock Time:      0:03:15  [0.05417 h]

Finished HPC Solution.

Closing Computational Time Summary.

Receiving tracked maximums from HPC Solver.

Allocating 141Kb memory for temporary HPC array containing any NaN locations...

Total number of High Control Numbers or NaNs (instabilities) causing a timestep correction was 0.

Receiving Maximum Water Levels and Times of Peak Levels from HPC Solver...
Finished.

Receiving tracked scalar maximums...

... stored cell averaged depth from tracked scalar maximums.

Receiving tracked vector maximums...

Processing HPC PO.  Number of HPC PO times = 4501 (4502)

Processing maximums from HPC Solver...

Finished processing of HPC results.

Run Finished ..... Steps completed: 901
   Total Negative Depths: 0
Simulation took 0.05382 CPU hours
One hour of model time takes 0.001 CPU hours

________________________________________________________________________________

________________________________________________________________________________

Writing maximums...
Opening GRID Layer: E:\temp\TUFLOW_Example_Model_Dataset\TUFLOW\results\EG05\grids\EG05_018_h_Max.tif
GRID Layer assigned ID of 1
Opening GRID Layer: E:\temp\TUFLOW_Example_Model_Dataset\TUFLOW\results\EG05\grids\EG05_018_TMax_h.tif
GRID Layer assigned ID of 1

No minimums to write.

Closing map output files...

Writing any PO output...
Opening GIS Layer: E:\temp\TUFLOW_Example_Model_Dataset\TUFLOW\results\EG05\EG05_018_TS.shp
GIS Layer assigned ID of 5

Closing GIS Layer 5 [E:\temp\TUFLOW_Example_Model_Dataset\TUFLOW\results\EG05\EG05_018_TS.shp]...

Finished writing PO output...

Closing GIS Layer 2 [E:\temp\TUFLOW_Example_Model_Dataset\TUFLOW\results\EG05\plot\gis\EG05_018_PLOT.shp]...

Closing GIS Layer 3 [E:\temp\TUFLOW_Example_Model_Dataset\TUFLOW\results\EG05\plot\gis\EG05_018_PLOT.shp]...

Closing GIS Layer 4 [E:\temp\TUFLOW_Example_Model_Dataset\TUFLOW\results\EG05\plot\gis\EG05_018_PLOT.shp]...

Input File ............ E:\temp\TUFLOW_Example_Model_Dataset\TUFLOW\runs\EG05_018.tcfSimulation Log File ... E:\temp\TUFLOW_Example_Model_Dataset\TUFLOW\runs\log\EG05_018.tlf

Closing GIS Layer 1 [E:\temp\TUFLOW_Example_Model_Dataset\TUFLOW\runs\log\EG05_018_messages.shp]...

Closing any unclosed GIS layers...

Deallocating memory for 1D/2D link indexing...

-------------------------------
--    Simulation FINISHED    --
-------------------------------

                         PRIOR TO SIMULATION
  Number of WARNINGs:    _messages layer =       1     Total =       1
  Number of CHECKs:      _messages layer =       0     Total =       0

                          DURING SIMULATION
  Number of WARNINGs:    _messages layer =       0     Total =       0
  Number of CHECKs:      _messages layer =       0     Total =       0


_____________________________________________________________________________________________________________
_____________________________________________________________________________________________________________

SIMULATION SUMMARY

Input File: E:\temp\TUFLOW_Example_Model_Dataset\TUFLOW\runs\EG05_018.tcf
Log File:   E:\temp\TUFLOW_Example_Model_Dataset\TUFLOW\runs\log\EG05_018.tlf

Start Time (h): -72.
End Time (h):   3.

Initialisation Times
Clock Time:          0:00:08  [0.002222 h]
Processor Time:      0:00:07  [0.002036 h]
Final Times
NOTE: Processor times may be misleading/inaccurate when using GPU hardware.
Clock Time:          0:03:16  [0.05444 h]
Processor Time:      0:03:16  [0.05454 h]

Simulation FINISHED

TUFLOW 1D Negative Depths: 0
HPC HCN Repeated Timesteps: 0  ! HCN is High Control Numbers, eg. Courant Number exceedance
HPC NaN Repeated Timesteps: 0  ! NaN - Not a Number means an instability occurred
HPC NaN WARNING 2550: 0

WARNINGs prior to simulation:     1  [0 not in _messages layer]
WARNINGs during simulation:       0  [0 not in _messages layer]
CHECKs prior to simulation:       0  [0 not in _messages layer]
CHECKs during simulation:         0  [0 not in _messages layer]

Volume at Start (m3):  269
Volume at End (m3):    103134
Total Volume In (m3):  359034
Total Volume Out (m3): 256188
Volume Error (m3):     18 or 0.0% of Volume In + Out
Final Cumulative ME:   0.00%
_____________________________________________________________________________________________________________

Deallocating SGS memory.
... Finished deallocating SGS memory.

De-allocating memory (RAM) for storing elevations at SGS sampling points (SGS Approach == Method C)
... Done

Closing all file units...
