// Seed: 3889045319
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_6;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  always_latch if ("") disable id_6;
  assign id_5 = id_4;
  wire id_7;
  id_8 :
  assert property (@(posedge 1) 1)
  else begin
    id_1 = id_8;
  end
  assign id_1 = 1'b0 ^ id_3;
  module_0(
      id_8, id_6, id_6, id_6, id_7
  );
  always @(posedge 1) id_7 = id_4;
  wire id_9;
  wire id_10;
endmodule
