module MAC( //2024.10.13 update
    input wire clk_i,
    input wire rstn_i,
    input wire clr_i,
    input wire mac_en_i,
    input wire signed [7:0] weight_i,
    input wire signed [11:0] input_i,

    output wire signed [19:0] mac_out_o,
    output wire valid_out_o
);

reg signed [19:0] reg_accumlation;
reg signed [7:0] weight_ff;
reg signed [11:0] input_ff;
reg mac_en2;
reg acc_en;
reg signed [19:0] mult_result;
reg valid_out;

//2024.10.12
reg clear1;
reg clear2;

assign valid_out_o = valid_out;

always @(posedge clk_i) begin
    mac_en2 <= mac_en_i;
    acc_en <= mac_en2;
end

always @(posedge clk_i) begin
    clear1 <= clr_i;
    clear2 <= clear1;
end

always @(posedge clk_i) begin
    if (~rstn_i | clear2) begin
        reg_accumlation[19:0] <= 20'h0000_0;
        mult_result[19:0] <= 20'h0000_0;
        weight_ff <= 8'h00;
        input_ff <= 11'h000;
        valid_out <= 1'b0;
    end
    else begin
        if (mac_en_i) begin
            weight_ff[7:0] <= weight_i[7:0];
            input_ff[11:0] <= input_i[11:0];
            mult_result[19:0] <= $signed(input_ff) * $signed(weight_ff);

            if (acc_en) begin
                reg_accumlation[19:0] <= reg_accumlation[19:0] + mult_result[19:0];
            end
        end
        else
        if (acc_en == 1'b1 && mac_en2 == 1'b0) begin
            valid_out <= 1'b1;
        end
    end
end

assign mac_out_o[19:0] = (valid_out) ? reg_accumlation[19:0] : 20'hzzzz_z;
endmodule