<!DOCTYPE HTML>
<html lang="en" class="light sidebar-visible" dir="ltr">
    <head>
        <!-- Book generated using mdBook -->
        <meta charset="UTF-8">
        <title>Clock Management Tile - Project Combine</title>


        <!-- Custom HTML head -->

        <meta name="description" content="">
        <meta name="viewport" content="width=device-width, initial-scale=1">
        <meta name="theme-color" content="#ffffff">

        <link rel="icon" href="../../favicon.svg">
        <link rel="shortcut icon" href="../../favicon.png">
        <link rel="stylesheet" href="../../css/variables.css">
        <link rel="stylesheet" href="../../css/general.css">
        <link rel="stylesheet" href="../../css/chrome.css">

        <!-- Fonts -->
        <link rel="stylesheet" href="../../FontAwesome/css/font-awesome.css">
        <link rel="stylesheet" href="../../fonts/fonts.css">

        <!-- Highlight.js Stylesheets -->
        <link rel="stylesheet" id="highlight-css" href="../../highlight.css">
        <link rel="stylesheet" id="tomorrow-night-css" href="../../tomorrow-night.css">
        <link rel="stylesheet" id="ayu-highlight-css" href="../../ayu-highlight.css">

        <!-- Custom theme stylesheets -->
        <link rel="stylesheet" href="../../custom.css">


        <!-- Provide site root and default themes to javascript -->
        <script>
            const path_to_root = "../../";
            const default_light_theme = "light";
            const default_dark_theme = "navy";
        </script>
        <!-- Start loading toc.js asap -->
        <script src="../../toc.js"></script>
    </head>
    <body>
    <div id="mdbook-help-container">
        <div id="mdbook-help-popup">
            <h2 class="mdbook-help-title">Keyboard shortcuts</h2>
            <div>
                <p>Press <kbd>←</kbd> or <kbd>→</kbd> to navigate between chapters</p>
                <p>Press <kbd>?</kbd> to show this help</p>
                <p>Press <kbd>Esc</kbd> to hide this help</p>
            </div>
        </div>
    </div>
    <div id="body-container">
        <!-- Work around some values being stored in localStorage wrapped in quotes -->
        <script>
            try {
                let theme = localStorage.getItem('mdbook-theme');
                let sidebar = localStorage.getItem('mdbook-sidebar');

                if (theme.startsWith('"') && theme.endsWith('"')) {
                    localStorage.setItem('mdbook-theme', theme.slice(1, theme.length - 1));
                }

                if (sidebar.startsWith('"') && sidebar.endsWith('"')) {
                    localStorage.setItem('mdbook-sidebar', sidebar.slice(1, sidebar.length - 1));
                }
            } catch (e) { }
        </script>

        <!-- Set the theme before any content is loaded, prevents flash -->
        <script>
            const default_theme = window.matchMedia("(prefers-color-scheme: dark)").matches ? default_dark_theme : default_light_theme;
            let theme;
            try { theme = localStorage.getItem('mdbook-theme'); } catch(e) { }
            if (theme === null || theme === undefined) { theme = default_theme; }
            const html = document.documentElement;
            html.classList.remove('light')
            html.classList.add(theme);
            html.classList.add("js");
        </script>

        <input type="checkbox" id="sidebar-toggle-anchor" class="hidden">

        <!-- Hide / unhide sidebar before it is displayed -->
        <script>
            let sidebar = null;
            const sidebar_toggle = document.getElementById("sidebar-toggle-anchor");
            if (document.body.clientWidth >= 1080) {
                try { sidebar = localStorage.getItem('mdbook-sidebar'); } catch(e) { }
                sidebar = sidebar || 'visible';
            } else {
                sidebar = 'hidden';
                sidebar_toggle.checked = false;
            }
            if (sidebar === 'visible') {
                sidebar_toggle.checked = true;
            } else {
                html.classList.remove('sidebar-visible');
            }
        </script>

        <nav id="sidebar" class="sidebar" aria-label="Table of contents">
            <!-- populated by js -->
            <mdbook-sidebar-scrollbox class="sidebar-scrollbox"></mdbook-sidebar-scrollbox>
            <noscript>
                <iframe class="sidebar-iframe-outer" src="../../toc.html"></iframe>
            </noscript>
            <div id="sidebar-resize-handle" class="sidebar-resize-handle">
                <div class="sidebar-resize-indicator"></div>
            </div>
        </nav>

        <div id="page-wrapper" class="page-wrapper">

            <div class="page">
                <div id="menu-bar-hover-placeholder"></div>
                <div id="menu-bar" class="menu-bar sticky">
                    <div class="left-buttons">
                        <label id="sidebar-toggle" class="icon-button" for="sidebar-toggle-anchor" title="Toggle Table of Contents" aria-label="Toggle Table of Contents" aria-controls="sidebar">
                            <i class="fa fa-bars"></i>
                        </label>
                        <button id="theme-toggle" class="icon-button" type="button" title="Change theme" aria-label="Change theme" aria-haspopup="true" aria-expanded="false" aria-controls="theme-list">
                            <i class="fa fa-paint-brush"></i>
                        </button>
                        <ul id="theme-list" class="theme-popup" aria-label="Themes" role="menu">
                            <li role="none"><button role="menuitem" class="theme" id="default_theme">Auto</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="light">Light</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="rust">Rust</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="coal">Coal</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="navy">Navy</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="ayu">Ayu</button></li>
                        </ul>
                    </div>

                    <h1 class="menu-title">Project Combine</h1>

                    <div class="right-buttons">

                    </div>
                </div>


                <!-- Apply ARIA attributes after the sidebar and the sidebar toggle button are added to the DOM -->
                <script>
                    document.getElementById('sidebar-toggle').setAttribute('aria-expanded', sidebar === 'visible');
                    document.getElementById('sidebar').setAttribute('aria-hidden', sidebar !== 'visible');
                    Array.from(document.querySelectorAll('#sidebar a')).forEach(function(link) {
                        link.setAttribute('tabIndex', sidebar === 'visible' ? 0 : -1);
                    });
                </script>

                <div id="content" class="content">
                    <main>
                        <h1 id="clock-management-tile"><a class="header" href="#clock-management-tile">Clock Management Tile</a></h1>
<h2 id="tile-cmt"><a class="header" href="#tile-cmt">Tile CMT</a></h2>
<p>Cells: 60</p>
<h3 id="bel-bufce_row_cmt0"><a class="header" href="#bel-bufce_row_cmt0">Bel BUFCE_ROW_CMT0</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascaleplus CMT bel BUFCE_ROW_CMT0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE_PRE_OPTINV</td><td>input</td><td>TCELL28:IMUX.IMUX.17.DELAY</td></tr>
<tr><td>OPT_DELAY_TEST0</td><td>input</td><td>TCELL30:RCLK.IMUX.16</td></tr>
<tr><td>OPT_DELAY_TEST1</td><td>input</td><td>TCELL30:RCLK.IMUX.18</td></tr>
<tr><td>OPT_DELAY_TEST2</td><td>input</td><td>TCELL30:RCLK.IMUX.20</td></tr>
</tbody>
</table></div>
<h3 id="bel-bufce_row_cmt1"><a class="header" href="#bel-bufce_row_cmt1">Bel BUFCE_ROW_CMT1</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascaleplus CMT bel BUFCE_ROW_CMT1</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE_PRE_OPTINV</td><td>input</td><td>TCELL28:IMUX.IMUX.18.DELAY</td></tr>
<tr><td>OPT_DELAY_TEST0</td><td>input</td><td>TCELL30:RCLK.IMUX.16</td></tr>
<tr><td>OPT_DELAY_TEST1</td><td>input</td><td>TCELL30:RCLK.IMUX.18</td></tr>
<tr><td>OPT_DELAY_TEST2</td><td>input</td><td>TCELL30:RCLK.IMUX.20</td></tr>
</tbody>
</table></div>
<h3 id="bel-bufce_row_cmt2"><a class="header" href="#bel-bufce_row_cmt2">Bel BUFCE_ROW_CMT2</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascaleplus CMT bel BUFCE_ROW_CMT2</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE_PRE_OPTINV</td><td>input</td><td>TCELL28:IMUX.IMUX.19.DELAY</td></tr>
<tr><td>OPT_DELAY_TEST0</td><td>input</td><td>TCELL30:RCLK.IMUX.16</td></tr>
<tr><td>OPT_DELAY_TEST1</td><td>input</td><td>TCELL30:RCLK.IMUX.18</td></tr>
<tr><td>OPT_DELAY_TEST2</td><td>input</td><td>TCELL30:RCLK.IMUX.20</td></tr>
</tbody>
</table></div>
<h3 id="bel-bufce_row_cmt3"><a class="header" href="#bel-bufce_row_cmt3">Bel BUFCE_ROW_CMT3</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascaleplus CMT bel BUFCE_ROW_CMT3</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE_PRE_OPTINV</td><td>input</td><td>TCELL28:IMUX.IMUX.20.DELAY</td></tr>
<tr><td>OPT_DELAY_TEST0</td><td>input</td><td>TCELL30:RCLK.IMUX.17</td></tr>
<tr><td>OPT_DELAY_TEST1</td><td>input</td><td>TCELL30:RCLK.IMUX.19</td></tr>
<tr><td>OPT_DELAY_TEST2</td><td>input</td><td>TCELL30:RCLK.IMUX.21</td></tr>
</tbody>
</table></div>
<h3 id="bel-bufce_row_cmt4"><a class="header" href="#bel-bufce_row_cmt4">Bel BUFCE_ROW_CMT4</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascaleplus CMT bel BUFCE_ROW_CMT4</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE_PRE_OPTINV</td><td>input</td><td>TCELL28:IMUX.IMUX.21.DELAY</td></tr>
<tr><td>OPT_DELAY_TEST0</td><td>input</td><td>TCELL30:RCLK.IMUX.17</td></tr>
<tr><td>OPT_DELAY_TEST1</td><td>input</td><td>TCELL30:RCLK.IMUX.19</td></tr>
<tr><td>OPT_DELAY_TEST2</td><td>input</td><td>TCELL30:RCLK.IMUX.21</td></tr>
</tbody>
</table></div>
<h3 id="bel-bufce_row_cmt5"><a class="header" href="#bel-bufce_row_cmt5">Bel BUFCE_ROW_CMT5</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascaleplus CMT bel BUFCE_ROW_CMT5</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE_PRE_OPTINV</td><td>input</td><td>TCELL28:IMUX.IMUX.22.DELAY</td></tr>
<tr><td>OPT_DELAY_TEST0</td><td>input</td><td>TCELL30:RCLK.IMUX.17</td></tr>
<tr><td>OPT_DELAY_TEST1</td><td>input</td><td>TCELL30:RCLK.IMUX.19</td></tr>
<tr><td>OPT_DELAY_TEST2</td><td>input</td><td>TCELL30:RCLK.IMUX.21</td></tr>
</tbody>
</table></div>
<h3 id="bel-bufce_row_cmt6"><a class="header" href="#bel-bufce_row_cmt6">Bel BUFCE_ROW_CMT6</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascaleplus CMT bel BUFCE_ROW_CMT6</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE_PRE_OPTINV</td><td>input</td><td>TCELL28:IMUX.IMUX.23.DELAY</td></tr>
<tr><td>OPT_DELAY_TEST0</td><td>input</td><td>TCELL30:RCLK.IMUX.16</td></tr>
<tr><td>OPT_DELAY_TEST1</td><td>input</td><td>TCELL30:RCLK.IMUX.18</td></tr>
<tr><td>OPT_DELAY_TEST2</td><td>input</td><td>TCELL30:RCLK.IMUX.20</td></tr>
</tbody>
</table></div>
<h3 id="bel-bufce_row_cmt7"><a class="header" href="#bel-bufce_row_cmt7">Bel BUFCE_ROW_CMT7</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascaleplus CMT bel BUFCE_ROW_CMT7</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE_PRE_OPTINV</td><td>input</td><td>TCELL28:IMUX.IMUX.24.DELAY</td></tr>
<tr><td>OPT_DELAY_TEST0</td><td>input</td><td>TCELL30:RCLK.IMUX.16</td></tr>
<tr><td>OPT_DELAY_TEST1</td><td>input</td><td>TCELL30:RCLK.IMUX.18</td></tr>
<tr><td>OPT_DELAY_TEST2</td><td>input</td><td>TCELL30:RCLK.IMUX.20</td></tr>
</tbody>
</table></div>
<h3 id="bel-bufce_row_cmt8"><a class="header" href="#bel-bufce_row_cmt8">Bel BUFCE_ROW_CMT8</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascaleplus CMT bel BUFCE_ROW_CMT8</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE_PRE_OPTINV</td><td>input</td><td>TCELL28:IMUX.IMUX.25.DELAY</td></tr>
<tr><td>OPT_DELAY_TEST0</td><td>input</td><td>TCELL30:RCLK.IMUX.16</td></tr>
<tr><td>OPT_DELAY_TEST1</td><td>input</td><td>TCELL30:RCLK.IMUX.18</td></tr>
<tr><td>OPT_DELAY_TEST2</td><td>input</td><td>TCELL30:RCLK.IMUX.20</td></tr>
</tbody>
</table></div>
<h3 id="bel-bufce_row_cmt9"><a class="header" href="#bel-bufce_row_cmt9">Bel BUFCE_ROW_CMT9</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascaleplus CMT bel BUFCE_ROW_CMT9</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE_PRE_OPTINV</td><td>input</td><td>TCELL28:IMUX.IMUX.26.DELAY</td></tr>
<tr><td>OPT_DELAY_TEST0</td><td>input</td><td>TCELL30:RCLK.IMUX.17</td></tr>
<tr><td>OPT_DELAY_TEST1</td><td>input</td><td>TCELL30:RCLK.IMUX.19</td></tr>
<tr><td>OPT_DELAY_TEST2</td><td>input</td><td>TCELL30:RCLK.IMUX.21</td></tr>
</tbody>
</table></div>
<h3 id="bel-bufce_row_cmt10"><a class="header" href="#bel-bufce_row_cmt10">Bel BUFCE_ROW_CMT10</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascaleplus CMT bel BUFCE_ROW_CMT10</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE_PRE_OPTINV</td><td>input</td><td>TCELL28:IMUX.IMUX.27.DELAY</td></tr>
<tr><td>OPT_DELAY_TEST0</td><td>input</td><td>TCELL30:RCLK.IMUX.17</td></tr>
<tr><td>OPT_DELAY_TEST1</td><td>input</td><td>TCELL30:RCLK.IMUX.19</td></tr>
<tr><td>OPT_DELAY_TEST2</td><td>input</td><td>TCELL30:RCLK.IMUX.21</td></tr>
</tbody>
</table></div>
<h3 id="bel-bufce_row_cmt11"><a class="header" href="#bel-bufce_row_cmt11">Bel BUFCE_ROW_CMT11</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascaleplus CMT bel BUFCE_ROW_CMT11</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE_PRE_OPTINV</td><td>input</td><td>TCELL28:IMUX.IMUX.28.DELAY</td></tr>
<tr><td>OPT_DELAY_TEST0</td><td>input</td><td>TCELL30:RCLK.IMUX.17</td></tr>
<tr><td>OPT_DELAY_TEST1</td><td>input</td><td>TCELL30:RCLK.IMUX.19</td></tr>
<tr><td>OPT_DELAY_TEST2</td><td>input</td><td>TCELL30:RCLK.IMUX.21</td></tr>
</tbody>
</table></div>
<h3 id="bel-bufce_row_cmt12"><a class="header" href="#bel-bufce_row_cmt12">Bel BUFCE_ROW_CMT12</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascaleplus CMT bel BUFCE_ROW_CMT12</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE_PRE_OPTINV</td><td>input</td><td>TCELL28:IMUX.IMUX.29.DELAY</td></tr>
<tr><td>OPT_DELAY_TEST0</td><td>input</td><td>TCELL30:RCLK.IMUX.16</td></tr>
<tr><td>OPT_DELAY_TEST1</td><td>input</td><td>TCELL30:RCLK.IMUX.18</td></tr>
<tr><td>OPT_DELAY_TEST2</td><td>input</td><td>TCELL30:RCLK.IMUX.20</td></tr>
</tbody>
</table></div>
<h3 id="bel-bufce_row_cmt13"><a class="header" href="#bel-bufce_row_cmt13">Bel BUFCE_ROW_CMT13</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascaleplus CMT bel BUFCE_ROW_CMT13</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE_PRE_OPTINV</td><td>input</td><td>TCELL28:IMUX.IMUX.30.DELAY</td></tr>
<tr><td>OPT_DELAY_TEST0</td><td>input</td><td>TCELL30:RCLK.IMUX.16</td></tr>
<tr><td>OPT_DELAY_TEST1</td><td>input</td><td>TCELL30:RCLK.IMUX.18</td></tr>
<tr><td>OPT_DELAY_TEST2</td><td>input</td><td>TCELL30:RCLK.IMUX.20</td></tr>
</tbody>
</table></div>
<h3 id="bel-bufce_row_cmt14"><a class="header" href="#bel-bufce_row_cmt14">Bel BUFCE_ROW_CMT14</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascaleplus CMT bel BUFCE_ROW_CMT14</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE_PRE_OPTINV</td><td>input</td><td>TCELL28:IMUX.IMUX.31.DELAY</td></tr>
<tr><td>OPT_DELAY_TEST0</td><td>input</td><td>TCELL30:RCLK.IMUX.16</td></tr>
<tr><td>OPT_DELAY_TEST1</td><td>input</td><td>TCELL30:RCLK.IMUX.18</td></tr>
<tr><td>OPT_DELAY_TEST2</td><td>input</td><td>TCELL30:RCLK.IMUX.20</td></tr>
</tbody>
</table></div>
<h3 id="bel-bufce_row_cmt15"><a class="header" href="#bel-bufce_row_cmt15">Bel BUFCE_ROW_CMT15</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascaleplus CMT bel BUFCE_ROW_CMT15</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE_PRE_OPTINV</td><td>input</td><td>TCELL28:IMUX.IMUX.32.DELAY</td></tr>
<tr><td>OPT_DELAY_TEST0</td><td>input</td><td>TCELL30:RCLK.IMUX.17</td></tr>
<tr><td>OPT_DELAY_TEST1</td><td>input</td><td>TCELL30:RCLK.IMUX.19</td></tr>
<tr><td>OPT_DELAY_TEST2</td><td>input</td><td>TCELL30:RCLK.IMUX.21</td></tr>
</tbody>
</table></div>
<h3 id="bel-bufce_row_cmt16"><a class="header" href="#bel-bufce_row_cmt16">Bel BUFCE_ROW_CMT16</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascaleplus CMT bel BUFCE_ROW_CMT16</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE_PRE_OPTINV</td><td>input</td><td>TCELL28:IMUX.IMUX.33.DELAY</td></tr>
<tr><td>OPT_DELAY_TEST0</td><td>input</td><td>TCELL30:RCLK.IMUX.17</td></tr>
<tr><td>OPT_DELAY_TEST1</td><td>input</td><td>TCELL30:RCLK.IMUX.19</td></tr>
<tr><td>OPT_DELAY_TEST2</td><td>input</td><td>TCELL30:RCLK.IMUX.21</td></tr>
</tbody>
</table></div>
<h3 id="bel-bufce_row_cmt17"><a class="header" href="#bel-bufce_row_cmt17">Bel BUFCE_ROW_CMT17</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascaleplus CMT bel BUFCE_ROW_CMT17</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE_PRE_OPTINV</td><td>input</td><td>TCELL28:IMUX.IMUX.34.DELAY</td></tr>
<tr><td>OPT_DELAY_TEST0</td><td>input</td><td>TCELL30:RCLK.IMUX.17</td></tr>
<tr><td>OPT_DELAY_TEST1</td><td>input</td><td>TCELL30:RCLK.IMUX.19</td></tr>
<tr><td>OPT_DELAY_TEST2</td><td>input</td><td>TCELL30:RCLK.IMUX.21</td></tr>
</tbody>
</table></div>
<h3 id="bel-bufce_row_cmt18"><a class="header" href="#bel-bufce_row_cmt18">Bel BUFCE_ROW_CMT18</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascaleplus CMT bel BUFCE_ROW_CMT18</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE_PRE_OPTINV</td><td>input</td><td>TCELL28:IMUX.IMUX.35.DELAY</td></tr>
<tr><td>OPT_DELAY_TEST0</td><td>input</td><td>TCELL30:RCLK.IMUX.16</td></tr>
<tr><td>OPT_DELAY_TEST1</td><td>input</td><td>TCELL30:RCLK.IMUX.18</td></tr>
<tr><td>OPT_DELAY_TEST2</td><td>input</td><td>TCELL30:RCLK.IMUX.20</td></tr>
</tbody>
</table></div>
<h3 id="bel-bufce_row_cmt19"><a class="header" href="#bel-bufce_row_cmt19">Bel BUFCE_ROW_CMT19</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascaleplus CMT bel BUFCE_ROW_CMT19</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE_PRE_OPTINV</td><td>input</td><td>TCELL28:IMUX.IMUX.36.DELAY</td></tr>
<tr><td>OPT_DELAY_TEST0</td><td>input</td><td>TCELL30:RCLK.IMUX.16</td></tr>
<tr><td>OPT_DELAY_TEST1</td><td>input</td><td>TCELL30:RCLK.IMUX.18</td></tr>
<tr><td>OPT_DELAY_TEST2</td><td>input</td><td>TCELL30:RCLK.IMUX.20</td></tr>
</tbody>
</table></div>
<h3 id="bel-bufce_row_cmt20"><a class="header" href="#bel-bufce_row_cmt20">Bel BUFCE_ROW_CMT20</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascaleplus CMT bel BUFCE_ROW_CMT20</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE_PRE_OPTINV</td><td>input</td><td>TCELL28:IMUX.IMUX.37.DELAY</td></tr>
<tr><td>OPT_DELAY_TEST0</td><td>input</td><td>TCELL30:RCLK.IMUX.16</td></tr>
<tr><td>OPT_DELAY_TEST1</td><td>input</td><td>TCELL30:RCLK.IMUX.18</td></tr>
<tr><td>OPT_DELAY_TEST2</td><td>input</td><td>TCELL30:RCLK.IMUX.20</td></tr>
</tbody>
</table></div>
<h3 id="bel-bufce_row_cmt21"><a class="header" href="#bel-bufce_row_cmt21">Bel BUFCE_ROW_CMT21</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascaleplus CMT bel BUFCE_ROW_CMT21</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE_PRE_OPTINV</td><td>input</td><td>TCELL28:IMUX.IMUX.38.DELAY</td></tr>
<tr><td>OPT_DELAY_TEST0</td><td>input</td><td>TCELL30:RCLK.IMUX.17</td></tr>
<tr><td>OPT_DELAY_TEST1</td><td>input</td><td>TCELL30:RCLK.IMUX.19</td></tr>
<tr><td>OPT_DELAY_TEST2</td><td>input</td><td>TCELL30:RCLK.IMUX.21</td></tr>
</tbody>
</table></div>
<h3 id="bel-bufce_row_cmt22"><a class="header" href="#bel-bufce_row_cmt22">Bel BUFCE_ROW_CMT22</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascaleplus CMT bel BUFCE_ROW_CMT22</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE_PRE_OPTINV</td><td>input</td><td>TCELL28:IMUX.IMUX.39.DELAY</td></tr>
<tr><td>OPT_DELAY_TEST0</td><td>input</td><td>TCELL30:RCLK.IMUX.17</td></tr>
<tr><td>OPT_DELAY_TEST1</td><td>input</td><td>TCELL30:RCLK.IMUX.19</td></tr>
<tr><td>OPT_DELAY_TEST2</td><td>input</td><td>TCELL30:RCLK.IMUX.21</td></tr>
</tbody>
</table></div>
<h3 id="bel-bufce_row_cmt23"><a class="header" href="#bel-bufce_row_cmt23">Bel BUFCE_ROW_CMT23</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascaleplus CMT bel BUFCE_ROW_CMT23</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE_PRE_OPTINV</td><td>input</td><td>TCELL28:IMUX.IMUX.40.DELAY</td></tr>
<tr><td>OPT_DELAY_TEST0</td><td>input</td><td>TCELL30:RCLK.IMUX.17</td></tr>
<tr><td>OPT_DELAY_TEST1</td><td>input</td><td>TCELL30:RCLK.IMUX.19</td></tr>
<tr><td>OPT_DELAY_TEST2</td><td>input</td><td>TCELL30:RCLK.IMUX.21</td></tr>
</tbody>
</table></div>
<h3 id="bel-gclk_test_buf_cmt0"><a class="header" href="#bel-gclk_test_buf_cmt0">Bel GCLK_TEST_BUF_CMT0</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascaleplus CMT bel GCLK_TEST_BUF_CMT0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
</tbody>
</table></div>
<h3 id="bel-gclk_test_buf_cmt1"><a class="header" href="#bel-gclk_test_buf_cmt1">Bel GCLK_TEST_BUF_CMT1</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascaleplus CMT bel GCLK_TEST_BUF_CMT1</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
</tbody>
</table></div>
<h3 id="bel-gclk_test_buf_cmt2"><a class="header" href="#bel-gclk_test_buf_cmt2">Bel GCLK_TEST_BUF_CMT2</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascaleplus CMT bel GCLK_TEST_BUF_CMT2</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
</tbody>
</table></div>
<h3 id="bel-gclk_test_buf_cmt3"><a class="header" href="#bel-gclk_test_buf_cmt3">Bel GCLK_TEST_BUF_CMT3</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascaleplus CMT bel GCLK_TEST_BUF_CMT3</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
</tbody>
</table></div>
<h3 id="bel-gclk_test_buf_cmt4"><a class="header" href="#bel-gclk_test_buf_cmt4">Bel GCLK_TEST_BUF_CMT4</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascaleplus CMT bel GCLK_TEST_BUF_CMT4</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
</tbody>
</table></div>
<h3 id="bel-gclk_test_buf_cmt5"><a class="header" href="#bel-gclk_test_buf_cmt5">Bel GCLK_TEST_BUF_CMT5</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascaleplus CMT bel GCLK_TEST_BUF_CMT5</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
</tbody>
</table></div>
<h3 id="bel-gclk_test_buf_cmt6"><a class="header" href="#bel-gclk_test_buf_cmt6">Bel GCLK_TEST_BUF_CMT6</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascaleplus CMT bel GCLK_TEST_BUF_CMT6</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
</tbody>
</table></div>
<h3 id="bel-gclk_test_buf_cmt7"><a class="header" href="#bel-gclk_test_buf_cmt7">Bel GCLK_TEST_BUF_CMT7</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascaleplus CMT bel GCLK_TEST_BUF_CMT7</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
</tbody>
</table></div>
<h3 id="bel-gclk_test_buf_cmt8"><a class="header" href="#bel-gclk_test_buf_cmt8">Bel GCLK_TEST_BUF_CMT8</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascaleplus CMT bel GCLK_TEST_BUF_CMT8</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
</tbody>
</table></div>
<h3 id="bel-gclk_test_buf_cmt9"><a class="header" href="#bel-gclk_test_buf_cmt9">Bel GCLK_TEST_BUF_CMT9</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascaleplus CMT bel GCLK_TEST_BUF_CMT9</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
</tbody>
</table></div>
<h3 id="bel-gclk_test_buf_cmt10"><a class="header" href="#bel-gclk_test_buf_cmt10">Bel GCLK_TEST_BUF_CMT10</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascaleplus CMT bel GCLK_TEST_BUF_CMT10</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
</tbody>
</table></div>
<h3 id="bel-gclk_test_buf_cmt11"><a class="header" href="#bel-gclk_test_buf_cmt11">Bel GCLK_TEST_BUF_CMT11</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascaleplus CMT bel GCLK_TEST_BUF_CMT11</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
</tbody>
</table></div>
<h3 id="bel-gclk_test_buf_cmt12"><a class="header" href="#bel-gclk_test_buf_cmt12">Bel GCLK_TEST_BUF_CMT12</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascaleplus CMT bel GCLK_TEST_BUF_CMT12</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
</tbody>
</table></div>
<h3 id="bel-gclk_test_buf_cmt13"><a class="header" href="#bel-gclk_test_buf_cmt13">Bel GCLK_TEST_BUF_CMT13</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascaleplus CMT bel GCLK_TEST_BUF_CMT13</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
</tbody>
</table></div>
<h3 id="bel-gclk_test_buf_cmt14"><a class="header" href="#bel-gclk_test_buf_cmt14">Bel GCLK_TEST_BUF_CMT14</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascaleplus CMT bel GCLK_TEST_BUF_CMT14</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
</tbody>
</table></div>
<h3 id="bel-gclk_test_buf_cmt15"><a class="header" href="#bel-gclk_test_buf_cmt15">Bel GCLK_TEST_BUF_CMT15</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascaleplus CMT bel GCLK_TEST_BUF_CMT15</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
</tbody>
</table></div>
<h3 id="bel-gclk_test_buf_cmt16"><a class="header" href="#bel-gclk_test_buf_cmt16">Bel GCLK_TEST_BUF_CMT16</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascaleplus CMT bel GCLK_TEST_BUF_CMT16</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
</tbody>
</table></div>
<h3 id="bel-gclk_test_buf_cmt17"><a class="header" href="#bel-gclk_test_buf_cmt17">Bel GCLK_TEST_BUF_CMT17</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascaleplus CMT bel GCLK_TEST_BUF_CMT17</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
</tbody>
</table></div>
<h3 id="bel-gclk_test_buf_cmt18"><a class="header" href="#bel-gclk_test_buf_cmt18">Bel GCLK_TEST_BUF_CMT18</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascaleplus CMT bel GCLK_TEST_BUF_CMT18</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
</tbody>
</table></div>
<h3 id="bel-gclk_test_buf_cmt19"><a class="header" href="#bel-gclk_test_buf_cmt19">Bel GCLK_TEST_BUF_CMT19</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascaleplus CMT bel GCLK_TEST_BUF_CMT19</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
</tbody>
</table></div>
<h3 id="bel-gclk_test_buf_cmt20"><a class="header" href="#bel-gclk_test_buf_cmt20">Bel GCLK_TEST_BUF_CMT20</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascaleplus CMT bel GCLK_TEST_BUF_CMT20</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
</tbody>
</table></div>
<h3 id="bel-gclk_test_buf_cmt21"><a class="header" href="#bel-gclk_test_buf_cmt21">Bel GCLK_TEST_BUF_CMT21</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascaleplus CMT bel GCLK_TEST_BUF_CMT21</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
</tbody>
</table></div>
<h3 id="bel-gclk_test_buf_cmt22"><a class="header" href="#bel-gclk_test_buf_cmt22">Bel GCLK_TEST_BUF_CMT22</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascaleplus CMT bel GCLK_TEST_BUF_CMT22</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
</tbody>
</table></div>
<h3 id="bel-gclk_test_buf_cmt23"><a class="header" href="#bel-gclk_test_buf_cmt23">Bel GCLK_TEST_BUF_CMT23</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascaleplus CMT bel GCLK_TEST_BUF_CMT23</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
</tbody>
</table></div>
<h3 id="bel-bufgce0"><a class="header" href="#bel-bufgce0">Bel BUFGCE0</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascaleplus CMT bel BUFGCE0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE_PRE_OPTINV</td><td>input</td><td>TCELL30:IMUX.IMUX.31.DELAY</td></tr>
<tr><td>CLK_IN_CKINT</td><td>input</td><td>TCELL31:IMUX.IMUX.24.DELAY</td></tr>
</tbody>
</table></div>
<h3 id="bel-bufgce1"><a class="header" href="#bel-bufgce1">Bel BUFGCE1</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascaleplus CMT bel BUFGCE1</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE_PRE_OPTINV</td><td>input</td><td>TCELL30:IMUX.IMUX.32.DELAY</td></tr>
<tr><td>CLK_IN_CKINT</td><td>input</td><td>TCELL31:IMUX.IMUX.25.DELAY</td></tr>
</tbody>
</table></div>
<h3 id="bel-bufgce2"><a class="header" href="#bel-bufgce2">Bel BUFGCE2</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascaleplus CMT bel BUFGCE2</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE_PRE_OPTINV</td><td>input</td><td>TCELL30:IMUX.IMUX.33.DELAY</td></tr>
<tr><td>CLK_IN_CKINT</td><td>input</td><td>TCELL31:IMUX.IMUX.26.DELAY</td></tr>
</tbody>
</table></div>
<h3 id="bel-bufgce3"><a class="header" href="#bel-bufgce3">Bel BUFGCE3</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascaleplus CMT bel BUFGCE3</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE_PRE_OPTINV</td><td>input</td><td>TCELL30:IMUX.IMUX.34.DELAY</td></tr>
<tr><td>CLK_IN_CKINT</td><td>input</td><td>TCELL31:IMUX.IMUX.27.DELAY</td></tr>
</tbody>
</table></div>
<h3 id="bel-bufgce4"><a class="header" href="#bel-bufgce4">Bel BUFGCE4</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascaleplus CMT bel BUFGCE4</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE_PRE_OPTINV</td><td>input</td><td>TCELL30:IMUX.IMUX.35.DELAY</td></tr>
<tr><td>CLK_IN_CKINT</td><td>input</td><td>TCELL31:IMUX.IMUX.28.DELAY</td></tr>
</tbody>
</table></div>
<h3 id="bel-bufgce5"><a class="header" href="#bel-bufgce5">Bel BUFGCE5</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascaleplus CMT bel BUFGCE5</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE_PRE_OPTINV</td><td>input</td><td>TCELL30:IMUX.IMUX.36.DELAY</td></tr>
<tr><td>CLK_IN_CKINT</td><td>input</td><td>TCELL31:IMUX.IMUX.29.DELAY</td></tr>
</tbody>
</table></div>
<h3 id="bel-bufgce6"><a class="header" href="#bel-bufgce6">Bel BUFGCE6</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascaleplus CMT bel BUFGCE6</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE_PRE_OPTINV</td><td>input</td><td>TCELL30:IMUX.IMUX.37.DELAY</td></tr>
<tr><td>CLK_IN_CKINT</td><td>input</td><td>TCELL31:IMUX.IMUX.30.DELAY</td></tr>
</tbody>
</table></div>
<h3 id="bel-bufgce7"><a class="header" href="#bel-bufgce7">Bel BUFGCE7</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascaleplus CMT bel BUFGCE7</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE_PRE_OPTINV</td><td>input</td><td>TCELL30:IMUX.IMUX.38.DELAY</td></tr>
<tr><td>CLK_IN_CKINT</td><td>input</td><td>TCELL31:IMUX.IMUX.31.DELAY</td></tr>
</tbody>
</table></div>
<h3 id="bel-bufgce8"><a class="header" href="#bel-bufgce8">Bel BUFGCE8</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascaleplus CMT bel BUFGCE8</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE_PRE_OPTINV</td><td>input</td><td>TCELL30:IMUX.IMUX.39.DELAY</td></tr>
<tr><td>CLK_IN_CKINT</td><td>input</td><td>TCELL31:IMUX.IMUX.32.DELAY</td></tr>
</tbody>
</table></div>
<h3 id="bel-bufgce9"><a class="header" href="#bel-bufgce9">Bel BUFGCE9</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascaleplus CMT bel BUFGCE9</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE_PRE_OPTINV</td><td>input</td><td>TCELL30:IMUX.IMUX.40.DELAY</td></tr>
<tr><td>CLK_IN_CKINT</td><td>input</td><td>TCELL31:IMUX.IMUX.33.DELAY</td></tr>
</tbody>
</table></div>
<h3 id="bel-bufgce10"><a class="header" href="#bel-bufgce10">Bel BUFGCE10</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascaleplus CMT bel BUFGCE10</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE_PRE_OPTINV</td><td>input</td><td>TCELL30:IMUX.IMUX.41.DELAY</td></tr>
<tr><td>CLK_IN_CKINT</td><td>input</td><td>TCELL31:IMUX.IMUX.34.DELAY</td></tr>
</tbody>
</table></div>
<h3 id="bel-bufgce11"><a class="header" href="#bel-bufgce11">Bel BUFGCE11</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascaleplus CMT bel BUFGCE11</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE_PRE_OPTINV</td><td>input</td><td>TCELL30:IMUX.IMUX.42.DELAY</td></tr>
<tr><td>CLK_IN_CKINT</td><td>input</td><td>TCELL31:IMUX.IMUX.35.DELAY</td></tr>
</tbody>
</table></div>
<h3 id="bel-bufgce12"><a class="header" href="#bel-bufgce12">Bel BUFGCE12</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascaleplus CMT bel BUFGCE12</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE_PRE_OPTINV</td><td>input</td><td>TCELL30:IMUX.IMUX.43.DELAY</td></tr>
<tr><td>CLK_IN_CKINT</td><td>input</td><td>TCELL31:IMUX.IMUX.36.DELAY</td></tr>
</tbody>
</table></div>
<h3 id="bel-bufgce13"><a class="header" href="#bel-bufgce13">Bel BUFGCE13</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascaleplus CMT bel BUFGCE13</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE_PRE_OPTINV</td><td>input</td><td>TCELL30:IMUX.IMUX.44.DELAY</td></tr>
<tr><td>CLK_IN_CKINT</td><td>input</td><td>TCELL31:IMUX.IMUX.37.DELAY</td></tr>
</tbody>
</table></div>
<h3 id="bel-bufgce14"><a class="header" href="#bel-bufgce14">Bel BUFGCE14</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascaleplus CMT bel BUFGCE14</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE_PRE_OPTINV</td><td>input</td><td>TCELL30:IMUX.IMUX.45.DELAY</td></tr>
<tr><td>CLK_IN_CKINT</td><td>input</td><td>TCELL31:IMUX.IMUX.38.DELAY</td></tr>
</tbody>
</table></div>
<h3 id="bel-bufgce15"><a class="header" href="#bel-bufgce15">Bel BUFGCE15</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascaleplus CMT bel BUFGCE15</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE_PRE_OPTINV</td><td>input</td><td>TCELL30:IMUX.IMUX.46.DELAY</td></tr>
<tr><td>CLK_IN_CKINT</td><td>input</td><td>TCELL31:IMUX.IMUX.39.DELAY</td></tr>
</tbody>
</table></div>
<h3 id="bel-bufgce16"><a class="header" href="#bel-bufgce16">Bel BUFGCE16</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascaleplus CMT bel BUFGCE16</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE_PRE_OPTINV</td><td>input</td><td>TCELL30:IMUX.IMUX.47.DELAY</td></tr>
<tr><td>CLK_IN_CKINT</td><td>input</td><td>TCELL31:IMUX.IMUX.40.DELAY</td></tr>
</tbody>
</table></div>
<h3 id="bel-bufgce17"><a class="header" href="#bel-bufgce17">Bel BUFGCE17</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascaleplus CMT bel BUFGCE17</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE_PRE_OPTINV</td><td>input</td><td>TCELL31:IMUX.IMUX.17.DELAY</td></tr>
<tr><td>CLK_IN_CKINT</td><td>input</td><td>TCELL31:IMUX.IMUX.41.DELAY</td></tr>
</tbody>
</table></div>
<h3 id="bel-bufgce18"><a class="header" href="#bel-bufgce18">Bel BUFGCE18</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascaleplus CMT bel BUFGCE18</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE_PRE_OPTINV</td><td>input</td><td>TCELL31:IMUX.IMUX.18.DELAY</td></tr>
<tr><td>CLK_IN_CKINT</td><td>input</td><td>TCELL31:IMUX.IMUX.42.DELAY</td></tr>
</tbody>
</table></div>
<h3 id="bel-bufgce19"><a class="header" href="#bel-bufgce19">Bel BUFGCE19</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascaleplus CMT bel BUFGCE19</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE_PRE_OPTINV</td><td>input</td><td>TCELL31:IMUX.IMUX.19.DELAY</td></tr>
<tr><td>CLK_IN_CKINT</td><td>input</td><td>TCELL31:IMUX.IMUX.43.DELAY</td></tr>
</tbody>
</table></div>
<h3 id="bel-bufgce20"><a class="header" href="#bel-bufgce20">Bel BUFGCE20</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascaleplus CMT bel BUFGCE20</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE_PRE_OPTINV</td><td>input</td><td>TCELL31:IMUX.IMUX.20.DELAY</td></tr>
<tr><td>CLK_IN_CKINT</td><td>input</td><td>TCELL31:IMUX.IMUX.44.DELAY</td></tr>
</tbody>
</table></div>
<h3 id="bel-bufgce21"><a class="header" href="#bel-bufgce21">Bel BUFGCE21</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascaleplus CMT bel BUFGCE21</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE_PRE_OPTINV</td><td>input</td><td>TCELL31:IMUX.IMUX.21.DELAY</td></tr>
<tr><td>CLK_IN_CKINT</td><td>input</td><td>TCELL31:IMUX.IMUX.45.DELAY</td></tr>
</tbody>
</table></div>
<h3 id="bel-bufgce22"><a class="header" href="#bel-bufgce22">Bel BUFGCE22</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascaleplus CMT bel BUFGCE22</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE_PRE_OPTINV</td><td>input</td><td>TCELL31:IMUX.IMUX.22.DELAY</td></tr>
<tr><td>CLK_IN_CKINT</td><td>input</td><td>TCELL31:IMUX.IMUX.46.DELAY</td></tr>
</tbody>
</table></div>
<h3 id="bel-bufgce23"><a class="header" href="#bel-bufgce23">Bel BUFGCE23</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascaleplus CMT bel BUFGCE23</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE_PRE_OPTINV</td><td>input</td><td>TCELL31:IMUX.IMUX.23.DELAY</td></tr>
<tr><td>CLK_IN_CKINT</td><td>input</td><td>TCELL31:IMUX.IMUX.47.DELAY</td></tr>
</tbody>
</table></div>
<h3 id="bel-bufgctrl0"><a class="header" href="#bel-bufgctrl0">Bel BUFGCTRL0</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascaleplus CMT bel BUFGCTRL0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE0_PRE_OPTINV</td><td>input</td><td>TCELL30:IMUX.IMUX.23.DELAY</td></tr>
<tr><td>CE1_PRE_OPTINV</td><td>input</td><td>TCELL29:IMUX.IMUX.46.DELAY</td></tr>
<tr><td>IGNORE0_PRE_OPTINV</td><td>input</td><td>TCELL29:IMUX.IMUX.38.DELAY</td></tr>
<tr><td>IGNORE1_PRE_OPTINV</td><td>input</td><td>TCELL29:IMUX.IMUX.30.DELAY</td></tr>
<tr><td>SEL0_PRE_OPTINV</td><td>input</td><td>TCELL29:IMUX.IMUX.22.DELAY</td></tr>
<tr><td>SEL1_PRE_OPTINV</td><td>input</td><td>TCELL28:IMUX.IMUX.45.DELAY</td></tr>
</tbody>
</table></div>
<h3 id="bel-bufgctrl1"><a class="header" href="#bel-bufgctrl1">Bel BUFGCTRL1</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascaleplus CMT bel BUFGCTRL1</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE0_PRE_OPTINV</td><td>input</td><td>TCELL30:IMUX.IMUX.24.DELAY</td></tr>
<tr><td>CE1_PRE_OPTINV</td><td>input</td><td>TCELL29:IMUX.IMUX.47.DELAY</td></tr>
<tr><td>IGNORE0_PRE_OPTINV</td><td>input</td><td>TCELL29:IMUX.IMUX.39.DELAY</td></tr>
<tr><td>IGNORE1_PRE_OPTINV</td><td>input</td><td>TCELL29:IMUX.IMUX.31.DELAY</td></tr>
<tr><td>SEL0_PRE_OPTINV</td><td>input</td><td>TCELL29:IMUX.IMUX.23.DELAY</td></tr>
<tr><td>SEL1_PRE_OPTINV</td><td>input</td><td>TCELL28:IMUX.IMUX.46.DELAY</td></tr>
</tbody>
</table></div>
<h3 id="bel-bufgctrl2"><a class="header" href="#bel-bufgctrl2">Bel BUFGCTRL2</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascaleplus CMT bel BUFGCTRL2</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE0_PRE_OPTINV</td><td>input</td><td>TCELL30:IMUX.IMUX.25.DELAY</td></tr>
<tr><td>CE1_PRE_OPTINV</td><td>input</td><td>TCELL30:IMUX.IMUX.17.DELAY</td></tr>
<tr><td>IGNORE0_PRE_OPTINV</td><td>input</td><td>TCELL29:IMUX.IMUX.40.DELAY</td></tr>
<tr><td>IGNORE1_PRE_OPTINV</td><td>input</td><td>TCELL29:IMUX.IMUX.32.DELAY</td></tr>
<tr><td>SEL0_PRE_OPTINV</td><td>input</td><td>TCELL29:IMUX.IMUX.24.DELAY</td></tr>
<tr><td>SEL1_PRE_OPTINV</td><td>input</td><td>TCELL28:IMUX.IMUX.47.DELAY</td></tr>
</tbody>
</table></div>
<h3 id="bel-bufgctrl3"><a class="header" href="#bel-bufgctrl3">Bel BUFGCTRL3</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascaleplus CMT bel BUFGCTRL3</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE0_PRE_OPTINV</td><td>input</td><td>TCELL30:IMUX.IMUX.26.DELAY</td></tr>
<tr><td>CE1_PRE_OPTINV</td><td>input</td><td>TCELL30:IMUX.IMUX.18.DELAY</td></tr>
<tr><td>IGNORE0_PRE_OPTINV</td><td>input</td><td>TCELL29:IMUX.IMUX.41.DELAY</td></tr>
<tr><td>IGNORE1_PRE_OPTINV</td><td>input</td><td>TCELL29:IMUX.IMUX.33.DELAY</td></tr>
<tr><td>SEL0_PRE_OPTINV</td><td>input</td><td>TCELL29:IMUX.IMUX.25.DELAY</td></tr>
<tr><td>SEL1_PRE_OPTINV</td><td>input</td><td>TCELL29:IMUX.IMUX.17.DELAY</td></tr>
</tbody>
</table></div>
<h3 id="bel-bufgctrl4"><a class="header" href="#bel-bufgctrl4">Bel BUFGCTRL4</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascaleplus CMT bel BUFGCTRL4</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE0_PRE_OPTINV</td><td>input</td><td>TCELL30:IMUX.IMUX.27.DELAY</td></tr>
<tr><td>CE1_PRE_OPTINV</td><td>input</td><td>TCELL30:IMUX.IMUX.19.DELAY</td></tr>
<tr><td>IGNORE0_PRE_OPTINV</td><td>input</td><td>TCELL29:IMUX.IMUX.42.DELAY</td></tr>
<tr><td>IGNORE1_PRE_OPTINV</td><td>input</td><td>TCELL29:IMUX.IMUX.34.DELAY</td></tr>
<tr><td>SEL0_PRE_OPTINV</td><td>input</td><td>TCELL29:IMUX.IMUX.26.DELAY</td></tr>
<tr><td>SEL1_PRE_OPTINV</td><td>input</td><td>TCELL29:IMUX.IMUX.18.DELAY</td></tr>
</tbody>
</table></div>
<h3 id="bel-bufgctrl5"><a class="header" href="#bel-bufgctrl5">Bel BUFGCTRL5</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascaleplus CMT bel BUFGCTRL5</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE0_PRE_OPTINV</td><td>input</td><td>TCELL30:IMUX.IMUX.28.DELAY</td></tr>
<tr><td>CE1_PRE_OPTINV</td><td>input</td><td>TCELL30:IMUX.IMUX.20.DELAY</td></tr>
<tr><td>IGNORE0_PRE_OPTINV</td><td>input</td><td>TCELL29:IMUX.IMUX.43.DELAY</td></tr>
<tr><td>IGNORE1_PRE_OPTINV</td><td>input</td><td>TCELL29:IMUX.IMUX.35.DELAY</td></tr>
<tr><td>SEL0_PRE_OPTINV</td><td>input</td><td>TCELL29:IMUX.IMUX.27.DELAY</td></tr>
<tr><td>SEL1_PRE_OPTINV</td><td>input</td><td>TCELL29:IMUX.IMUX.19.DELAY</td></tr>
</tbody>
</table></div>
<h3 id="bel-bufgctrl6"><a class="header" href="#bel-bufgctrl6">Bel BUFGCTRL6</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascaleplus CMT bel BUFGCTRL6</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE0_PRE_OPTINV</td><td>input</td><td>TCELL30:IMUX.IMUX.29.DELAY</td></tr>
<tr><td>CE1_PRE_OPTINV</td><td>input</td><td>TCELL30:IMUX.IMUX.21.DELAY</td></tr>
<tr><td>IGNORE0_PRE_OPTINV</td><td>input</td><td>TCELL29:IMUX.IMUX.44.DELAY</td></tr>
<tr><td>IGNORE1_PRE_OPTINV</td><td>input</td><td>TCELL29:IMUX.IMUX.36.DELAY</td></tr>
<tr><td>SEL0_PRE_OPTINV</td><td>input</td><td>TCELL29:IMUX.IMUX.28.DELAY</td></tr>
<tr><td>SEL1_PRE_OPTINV</td><td>input</td><td>TCELL29:IMUX.IMUX.20.DELAY</td></tr>
</tbody>
</table></div>
<h3 id="bel-bufgctrl7"><a class="header" href="#bel-bufgctrl7">Bel BUFGCTRL7</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascaleplus CMT bel BUFGCTRL7</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE0_PRE_OPTINV</td><td>input</td><td>TCELL30:IMUX.IMUX.30.DELAY</td></tr>
<tr><td>CE1_PRE_OPTINV</td><td>input</td><td>TCELL30:IMUX.IMUX.22.DELAY</td></tr>
<tr><td>IGNORE0_PRE_OPTINV</td><td>input</td><td>TCELL29:IMUX.IMUX.45.DELAY</td></tr>
<tr><td>IGNORE1_PRE_OPTINV</td><td>input</td><td>TCELL29:IMUX.IMUX.37.DELAY</td></tr>
<tr><td>SEL0_PRE_OPTINV</td><td>input</td><td>TCELL29:IMUX.IMUX.29.DELAY</td></tr>
<tr><td>SEL1_PRE_OPTINV</td><td>input</td><td>TCELL29:IMUX.IMUX.21.DELAY</td></tr>
</tbody>
</table></div>
<h3 id="bel-bufgce_div0"><a class="header" href="#bel-bufgce_div0">Bel BUFGCE_DIV0</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascaleplus CMT bel BUFGCE_DIV0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE_PRE_OPTINV</td><td>input</td><td>TCELL28:IMUX.IMUX.41.DELAY</td></tr>
<tr><td>RST_PRE_OPTINV</td><td>input</td><td>TCELL28:IMUX.IMUX.0.DELAY</td></tr>
</tbody>
</table></div>
<h3 id="bel-bufgce_div1"><a class="header" href="#bel-bufgce_div1">Bel BUFGCE_DIV1</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascaleplus CMT bel BUFGCE_DIV1</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE_PRE_OPTINV</td><td>input</td><td>TCELL28:IMUX.IMUX.42.DELAY</td></tr>
<tr><td>RST_PRE_OPTINV</td><td>input</td><td>TCELL29:IMUX.IMUX.0.DELAY</td></tr>
</tbody>
</table></div>
<h3 id="bel-bufgce_div2"><a class="header" href="#bel-bufgce_div2">Bel BUFGCE_DIV2</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascaleplus CMT bel BUFGCE_DIV2</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE_PRE_OPTINV</td><td>input</td><td>TCELL28:IMUX.IMUX.43.DELAY</td></tr>
<tr><td>RST_PRE_OPTINV</td><td>input</td><td>TCELL30:IMUX.IMUX.0.DELAY</td></tr>
</tbody>
</table></div>
<h3 id="bel-bufgce_div3"><a class="header" href="#bel-bufgce_div3">Bel BUFGCE_DIV3</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascaleplus CMT bel BUFGCE_DIV3</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE_PRE_OPTINV</td><td>input</td><td>TCELL28:IMUX.IMUX.44.DELAY</td></tr>
<tr><td>RST_PRE_OPTINV</td><td>input</td><td>TCELL31:IMUX.IMUX.0.DELAY</td></tr>
</tbody>
</table></div>
<h3 id="bel-pll0"><a class="header" href="#bel-pll0">Bel PLL0</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascaleplus CMT bel PLL0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CLKOUTPHY_EN</td><td>input</td><td>TCELL1:IMUX.IMUX.0.DELAY</td></tr>
<tr><td>DADDR0</td><td>input</td><td>TCELL9:IMUX.BYP.0.DELAY</td></tr>
<tr><td>DADDR1</td><td>input</td><td>TCELL9:IMUX.BYP.1.DELAY</td></tr>
<tr><td>DADDR2</td><td>input</td><td>TCELL9:IMUX.BYP.2.DELAY</td></tr>
<tr><td>DADDR3</td><td>input</td><td>TCELL9:IMUX.BYP.3.DELAY</td></tr>
<tr><td>DADDR4</td><td>input</td><td>TCELL8:IMUX.BYP.0.DELAY</td></tr>
<tr><td>DADDR5</td><td>input</td><td>TCELL8:IMUX.BYP.1.DELAY</td></tr>
<tr><td>DADDR6</td><td>input</td><td>TCELL8:IMUX.BYP.2.DELAY</td></tr>
<tr><td>DCLK</td><td>input</td><td>TCELL11:IMUX.CTRL.0</td></tr>
<tr><td>DEN</td><td>input</td><td>TCELL11:IMUX.IMUX.0.DELAY</td></tr>
<tr><td>DI0</td><td>input</td><td>TCELL13:IMUX.BYP.0.DELAY</td></tr>
<tr><td>DI1</td><td>input</td><td>TCELL13:IMUX.BYP.1.DELAY</td></tr>
<tr><td>DI10</td><td>input</td><td>TCELL11:IMUX.BYP.2.DELAY</td></tr>
<tr><td>DI11</td><td>input</td><td>TCELL11:IMUX.BYP.3.DELAY</td></tr>
<tr><td>DI12</td><td>input</td><td>TCELL10:IMUX.BYP.0.DELAY</td></tr>
<tr><td>DI13</td><td>input</td><td>TCELL10:IMUX.BYP.1.DELAY</td></tr>
<tr><td>DI14</td><td>input</td><td>TCELL10:IMUX.BYP.2.DELAY</td></tr>
<tr><td>DI15</td><td>input</td><td>TCELL10:IMUX.BYP.3.DELAY</td></tr>
<tr><td>DI2</td><td>input</td><td>TCELL13:IMUX.BYP.2.DELAY</td></tr>
<tr><td>DI3</td><td>input</td><td>TCELL13:IMUX.BYP.3.DELAY</td></tr>
<tr><td>DI4</td><td>input</td><td>TCELL12:IMUX.BYP.0.DELAY</td></tr>
<tr><td>DI5</td><td>input</td><td>TCELL12:IMUX.BYP.1.DELAY</td></tr>
<tr><td>DI6</td><td>input</td><td>TCELL12:IMUX.BYP.2.DELAY</td></tr>
<tr><td>DI7</td><td>input</td><td>TCELL12:IMUX.BYP.3.DELAY</td></tr>
<tr><td>DI8</td><td>input</td><td>TCELL11:IMUX.BYP.0.DELAY</td></tr>
<tr><td>DI9</td><td>input</td><td>TCELL11:IMUX.BYP.1.DELAY</td></tr>
<tr><td>DOUT0</td><td>output</td><td>TCELL12:OUT.0.TMIN</td></tr>
<tr><td>DOUT1</td><td>output</td><td>TCELL12:OUT.1.TMIN</td></tr>
<tr><td>DOUT10</td><td>output</td><td>TCELL9:OUT.1.TMIN</td></tr>
<tr><td>DOUT11</td><td>output</td><td>TCELL9:OUT.2.TMIN</td></tr>
<tr><td>DOUT12</td><td>output</td><td>TCELL8:OUT.0.TMIN</td></tr>
<tr><td>DOUT13</td><td>output</td><td>TCELL8:OUT.1.TMIN</td></tr>
<tr><td>DOUT14</td><td>output</td><td>TCELL8:OUT.2.TMIN</td></tr>
<tr><td>DOUT15</td><td>output</td><td>TCELL7:OUT.0.TMIN</td></tr>
<tr><td>DOUT2</td><td>output</td><td>TCELL12:OUT.2.TMIN</td></tr>
<tr><td>DOUT3</td><td>output</td><td>TCELL11:OUT.0.TMIN</td></tr>
<tr><td>DOUT4</td><td>output</td><td>TCELL11:OUT.1.TMIN</td></tr>
<tr><td>DOUT5</td><td>output</td><td>TCELL11:OUT.2.TMIN</td></tr>
<tr><td>DOUT6</td><td>output</td><td>TCELL10:OUT.0.TMIN</td></tr>
<tr><td>DOUT7</td><td>output</td><td>TCELL10:OUT.1.TMIN</td></tr>
<tr><td>DOUT8</td><td>output</td><td>TCELL10:OUT.2.TMIN</td></tr>
<tr><td>DOUT9</td><td>output</td><td>TCELL9:OUT.0.TMIN</td></tr>
<tr><td>DRDY</td><td>output</td><td>TCELL13:OUT.1.TMIN</td></tr>
<tr><td>DWE</td><td>input</td><td>TCELL10:IMUX.IMUX.0.DELAY</td></tr>
<tr><td>LOCKED</td><td>output</td><td>TCELL13:OUT.0.TMIN</td></tr>
<tr><td>PWRDWN</td><td>input</td><td>TCELL12:IMUX.IMUX.0.DELAY</td></tr>
<tr><td>RST</td><td>input</td><td>TCELL13:IMUX.IMUX.0.DELAY</td></tr>
<tr><td>SCANCLK</td><td>input</td><td>TCELL13:IMUX.CTRL.0</td></tr>
<tr><td>SCANENB</td><td>input</td><td>TCELL7:IMUX.IMUX.0.DELAY</td></tr>
<tr><td>SCANIN</td><td>input</td><td>TCELL8:IMUX.IMUX.0.DELAY</td></tr>
<tr><td>SCANMODEB</td><td>input</td><td>TCELL6:IMUX.IMUX.0.DELAY</td></tr>
<tr><td>SCANOUT</td><td>output</td><td>TCELL13:OUT.2.TMIN</td></tr>
<tr><td>TESTIN0</td><td>input</td><td>TCELL7:IMUX.BYP.0.DELAY</td></tr>
<tr><td>TESTIN1</td><td>input</td><td>TCELL7:IMUX.BYP.1.DELAY</td></tr>
<tr><td>TESTIN10</td><td>input</td><td>TCELL5:IMUX.BYP.2.DELAY</td></tr>
<tr><td>TESTIN11</td><td>input</td><td>TCELL5:IMUX.BYP.3.DELAY</td></tr>
<tr><td>TESTIN12</td><td>input</td><td>TCELL4:IMUX.BYP.0.DELAY</td></tr>
<tr><td>TESTIN13</td><td>input</td><td>TCELL4:IMUX.BYP.1.DELAY</td></tr>
<tr><td>TESTIN14</td><td>input</td><td>TCELL4:IMUX.BYP.2.DELAY</td></tr>
<tr><td>TESTIN15</td><td>input</td><td>TCELL4:IMUX.BYP.3.DELAY</td></tr>
<tr><td>TESTIN16</td><td>input</td><td>TCELL3:IMUX.BYP.0.DELAY</td></tr>
<tr><td>TESTIN17</td><td>input</td><td>TCELL3:IMUX.BYP.1.DELAY</td></tr>
<tr><td>TESTIN18</td><td>input</td><td>TCELL3:IMUX.BYP.2.DELAY</td></tr>
<tr><td>TESTIN19</td><td>input</td><td>TCELL3:IMUX.BYP.3.DELAY</td></tr>
<tr><td>TESTIN2</td><td>input</td><td>TCELL7:IMUX.BYP.2.DELAY</td></tr>
<tr><td>TESTIN20</td><td>input</td><td>TCELL2:IMUX.BYP.0.DELAY</td></tr>
<tr><td>TESTIN21</td><td>input</td><td>TCELL2:IMUX.BYP.1.DELAY</td></tr>
<tr><td>TESTIN22</td><td>input</td><td>TCELL2:IMUX.BYP.2.DELAY</td></tr>
<tr><td>TESTIN23</td><td>input</td><td>TCELL2:IMUX.BYP.3.DELAY</td></tr>
<tr><td>TESTIN24</td><td>input</td><td>TCELL1:IMUX.BYP.0.DELAY</td></tr>
<tr><td>TESTIN25</td><td>input</td><td>TCELL1:IMUX.BYP.1.DELAY</td></tr>
<tr><td>TESTIN26</td><td>input</td><td>TCELL1:IMUX.BYP.2.DELAY</td></tr>
<tr><td>TESTIN27</td><td>input</td><td>TCELL1:IMUX.BYP.3.DELAY</td></tr>
<tr><td>TESTIN28</td><td>input</td><td>TCELL0:IMUX.BYP.0.DELAY</td></tr>
<tr><td>TESTIN29</td><td>input</td><td>TCELL0:IMUX.BYP.1.DELAY</td></tr>
<tr><td>TESTIN3</td><td>input</td><td>TCELL7:IMUX.BYP.3.DELAY</td></tr>
<tr><td>TESTIN30</td><td>input</td><td>TCELL0:IMUX.BYP.2.DELAY</td></tr>
<tr><td>TESTIN31</td><td>input</td><td>TCELL0:IMUX.BYP.3.DELAY</td></tr>
<tr><td>TESTIN4</td><td>input</td><td>TCELL6:IMUX.BYP.0.DELAY</td></tr>
<tr><td>TESTIN5</td><td>input</td><td>TCELL6:IMUX.BYP.1.DELAY</td></tr>
<tr><td>TESTIN6</td><td>input</td><td>TCELL6:IMUX.BYP.2.DELAY</td></tr>
<tr><td>TESTIN7</td><td>input</td><td>TCELL6:IMUX.BYP.3.DELAY</td></tr>
<tr><td>TESTIN8</td><td>input</td><td>TCELL5:IMUX.BYP.0.DELAY</td></tr>
<tr><td>TESTIN9</td><td>input</td><td>TCELL5:IMUX.BYP.1.DELAY</td></tr>
<tr><td>TESTOUT0</td><td>output</td><td>TCELL7:OUT.1.TMIN</td></tr>
<tr><td>TESTOUT1</td><td>output</td><td>TCELL7:OUT.2.TMIN</td></tr>
<tr><td>TESTOUT10</td><td>output</td><td>TCELL4:OUT.2.TMIN</td></tr>
<tr><td>TESTOUT11</td><td>output</td><td>TCELL3:OUT.0.TMIN</td></tr>
<tr><td>TESTOUT12</td><td>output</td><td>TCELL3:OUT.1.TMIN</td></tr>
<tr><td>TESTOUT13</td><td>output</td><td>TCELL3:OUT.2.TMIN</td></tr>
<tr><td>TESTOUT14</td><td>output</td><td>TCELL2:OUT.0.TMIN</td></tr>
<tr><td>TESTOUT15</td><td>output</td><td>TCELL2:OUT.1.TMIN</td></tr>
<tr><td>TESTOUT2</td><td>output</td><td>TCELL6:OUT.0.TMIN</td></tr>
<tr><td>TESTOUT3</td><td>output</td><td>TCELL6:OUT.1.TMIN</td></tr>
<tr><td>TESTOUT4</td><td>output</td><td>TCELL6:OUT.2.TMIN</td></tr>
<tr><td>TESTOUT5</td><td>output</td><td>TCELL5:OUT.0.TMIN</td></tr>
<tr><td>TESTOUT6</td><td>output</td><td>TCELL5:OUT.1.TMIN</td></tr>
<tr><td>TESTOUT7</td><td>output</td><td>TCELL5:OUT.2.TMIN</td></tr>
<tr><td>TESTOUT8</td><td>output</td><td>TCELL4:OUT.0.TMIN</td></tr>
<tr><td>TESTOUT9</td><td>output</td><td>TCELL4:OUT.1.TMIN</td></tr>
</tbody>
</table></div>
<h3 id="bel-pll1"><a class="header" href="#bel-pll1">Bel PLL1</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascaleplus CMT bel PLL1</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CLKOUTPHY_EN</td><td>input</td><td>TCELL15:IMUX.IMUX.0.DELAY</td></tr>
<tr><td>DADDR0</td><td>input</td><td>TCELL23:IMUX.BYP.0.DELAY</td></tr>
<tr><td>DADDR1</td><td>input</td><td>TCELL23:IMUX.BYP.1.DELAY</td></tr>
<tr><td>DADDR2</td><td>input</td><td>TCELL23:IMUX.BYP.2.DELAY</td></tr>
<tr><td>DADDR3</td><td>input</td><td>TCELL23:IMUX.BYP.3.DELAY</td></tr>
<tr><td>DADDR4</td><td>input</td><td>TCELL22:IMUX.BYP.0.DELAY</td></tr>
<tr><td>DADDR5</td><td>input</td><td>TCELL22:IMUX.BYP.1.DELAY</td></tr>
<tr><td>DADDR6</td><td>input</td><td>TCELL22:IMUX.BYP.2.DELAY</td></tr>
<tr><td>DCLK</td><td>input</td><td>TCELL25:IMUX.CTRL.0</td></tr>
<tr><td>DEN</td><td>input</td><td>TCELL25:IMUX.IMUX.0.DELAY</td></tr>
<tr><td>DI0</td><td>input</td><td>TCELL27:IMUX.BYP.0.DELAY</td></tr>
<tr><td>DI1</td><td>input</td><td>TCELL27:IMUX.BYP.1.DELAY</td></tr>
<tr><td>DI10</td><td>input</td><td>TCELL25:IMUX.BYP.2.DELAY</td></tr>
<tr><td>DI11</td><td>input</td><td>TCELL25:IMUX.BYP.3.DELAY</td></tr>
<tr><td>DI12</td><td>input</td><td>TCELL24:IMUX.BYP.0.DELAY</td></tr>
<tr><td>DI13</td><td>input</td><td>TCELL24:IMUX.BYP.1.DELAY</td></tr>
<tr><td>DI14</td><td>input</td><td>TCELL24:IMUX.BYP.2.DELAY</td></tr>
<tr><td>DI15</td><td>input</td><td>TCELL24:IMUX.BYP.3.DELAY</td></tr>
<tr><td>DI2</td><td>input</td><td>TCELL27:IMUX.BYP.2.DELAY</td></tr>
<tr><td>DI3</td><td>input</td><td>TCELL27:IMUX.BYP.3.DELAY</td></tr>
<tr><td>DI4</td><td>input</td><td>TCELL26:IMUX.BYP.0.DELAY</td></tr>
<tr><td>DI5</td><td>input</td><td>TCELL26:IMUX.BYP.1.DELAY</td></tr>
<tr><td>DI6</td><td>input</td><td>TCELL26:IMUX.BYP.2.DELAY</td></tr>
<tr><td>DI7</td><td>input</td><td>TCELL26:IMUX.BYP.3.DELAY</td></tr>
<tr><td>DI8</td><td>input</td><td>TCELL25:IMUX.BYP.0.DELAY</td></tr>
<tr><td>DI9</td><td>input</td><td>TCELL25:IMUX.BYP.1.DELAY</td></tr>
<tr><td>DOUT0</td><td>output</td><td>TCELL26:OUT.0.TMIN</td></tr>
<tr><td>DOUT1</td><td>output</td><td>TCELL26:OUT.1.TMIN</td></tr>
<tr><td>DOUT10</td><td>output</td><td>TCELL23:OUT.1.TMIN</td></tr>
<tr><td>DOUT11</td><td>output</td><td>TCELL23:OUT.2.TMIN</td></tr>
<tr><td>DOUT12</td><td>output</td><td>TCELL22:OUT.0.TMIN</td></tr>
<tr><td>DOUT13</td><td>output</td><td>TCELL22:OUT.1.TMIN</td></tr>
<tr><td>DOUT14</td><td>output</td><td>TCELL22:OUT.2.TMIN</td></tr>
<tr><td>DOUT15</td><td>output</td><td>TCELL21:OUT.0.TMIN</td></tr>
<tr><td>DOUT2</td><td>output</td><td>TCELL26:OUT.2.TMIN</td></tr>
<tr><td>DOUT3</td><td>output</td><td>TCELL25:OUT.0.TMIN</td></tr>
<tr><td>DOUT4</td><td>output</td><td>TCELL25:OUT.1.TMIN</td></tr>
<tr><td>DOUT5</td><td>output</td><td>TCELL25:OUT.2.TMIN</td></tr>
<tr><td>DOUT6</td><td>output</td><td>TCELL24:OUT.0.TMIN</td></tr>
<tr><td>DOUT7</td><td>output</td><td>TCELL24:OUT.1.TMIN</td></tr>
<tr><td>DOUT8</td><td>output</td><td>TCELL24:OUT.2.TMIN</td></tr>
<tr><td>DOUT9</td><td>output</td><td>TCELL23:OUT.0.TMIN</td></tr>
<tr><td>DRDY</td><td>output</td><td>TCELL27:OUT.1.TMIN</td></tr>
<tr><td>DWE</td><td>input</td><td>TCELL24:IMUX.IMUX.0.DELAY</td></tr>
<tr><td>LOCKED</td><td>output</td><td>TCELL27:OUT.0.TMIN</td></tr>
<tr><td>PWRDWN</td><td>input</td><td>TCELL26:IMUX.IMUX.0.DELAY</td></tr>
<tr><td>RST</td><td>input</td><td>TCELL27:IMUX.IMUX.0.DELAY</td></tr>
<tr><td>SCANCLK</td><td>input</td><td>TCELL27:IMUX.CTRL.0</td></tr>
<tr><td>SCANENB</td><td>input</td><td>TCELL21:IMUX.IMUX.0.DELAY</td></tr>
<tr><td>SCANIN</td><td>input</td><td>TCELL22:IMUX.IMUX.0.DELAY</td></tr>
<tr><td>SCANMODEB</td><td>input</td><td>TCELL20:IMUX.IMUX.0.DELAY</td></tr>
<tr><td>SCANOUT</td><td>output</td><td>TCELL27:OUT.2.TMIN</td></tr>
<tr><td>TESTIN0</td><td>input</td><td>TCELL21:IMUX.BYP.0.DELAY</td></tr>
<tr><td>TESTIN1</td><td>input</td><td>TCELL21:IMUX.BYP.1.DELAY</td></tr>
<tr><td>TESTIN10</td><td>input</td><td>TCELL19:IMUX.BYP.2.DELAY</td></tr>
<tr><td>TESTIN11</td><td>input</td><td>TCELL19:IMUX.BYP.3.DELAY</td></tr>
<tr><td>TESTIN12</td><td>input</td><td>TCELL18:IMUX.BYP.0.DELAY</td></tr>
<tr><td>TESTIN13</td><td>input</td><td>TCELL18:IMUX.BYP.1.DELAY</td></tr>
<tr><td>TESTIN14</td><td>input</td><td>TCELL18:IMUX.BYP.2.DELAY</td></tr>
<tr><td>TESTIN15</td><td>input</td><td>TCELL18:IMUX.BYP.3.DELAY</td></tr>
<tr><td>TESTIN16</td><td>input</td><td>TCELL17:IMUX.BYP.0.DELAY</td></tr>
<tr><td>TESTIN17</td><td>input</td><td>TCELL17:IMUX.BYP.1.DELAY</td></tr>
<tr><td>TESTIN18</td><td>input</td><td>TCELL17:IMUX.BYP.2.DELAY</td></tr>
<tr><td>TESTIN19</td><td>input</td><td>TCELL17:IMUX.BYP.3.DELAY</td></tr>
<tr><td>TESTIN2</td><td>input</td><td>TCELL21:IMUX.BYP.2.DELAY</td></tr>
<tr><td>TESTIN20</td><td>input</td><td>TCELL16:IMUX.BYP.0.DELAY</td></tr>
<tr><td>TESTIN21</td><td>input</td><td>TCELL16:IMUX.BYP.1.DELAY</td></tr>
<tr><td>TESTIN22</td><td>input</td><td>TCELL16:IMUX.BYP.2.DELAY</td></tr>
<tr><td>TESTIN23</td><td>input</td><td>TCELL16:IMUX.BYP.3.DELAY</td></tr>
<tr><td>TESTIN24</td><td>input</td><td>TCELL15:IMUX.BYP.0.DELAY</td></tr>
<tr><td>TESTIN25</td><td>input</td><td>TCELL15:IMUX.BYP.1.DELAY</td></tr>
<tr><td>TESTIN26</td><td>input</td><td>TCELL15:IMUX.BYP.2.DELAY</td></tr>
<tr><td>TESTIN27</td><td>input</td><td>TCELL15:IMUX.BYP.3.DELAY</td></tr>
<tr><td>TESTIN28</td><td>input</td><td>TCELL14:IMUX.BYP.0.DELAY</td></tr>
<tr><td>TESTIN29</td><td>input</td><td>TCELL14:IMUX.BYP.1.DELAY</td></tr>
<tr><td>TESTIN3</td><td>input</td><td>TCELL21:IMUX.BYP.3.DELAY</td></tr>
<tr><td>TESTIN30</td><td>input</td><td>TCELL14:IMUX.BYP.2.DELAY</td></tr>
<tr><td>TESTIN31</td><td>input</td><td>TCELL14:IMUX.BYP.3.DELAY</td></tr>
<tr><td>TESTIN4</td><td>input</td><td>TCELL20:IMUX.BYP.0.DELAY</td></tr>
<tr><td>TESTIN5</td><td>input</td><td>TCELL20:IMUX.BYP.1.DELAY</td></tr>
<tr><td>TESTIN6</td><td>input</td><td>TCELL20:IMUX.BYP.2.DELAY</td></tr>
<tr><td>TESTIN7</td><td>input</td><td>TCELL20:IMUX.BYP.3.DELAY</td></tr>
<tr><td>TESTIN8</td><td>input</td><td>TCELL19:IMUX.BYP.0.DELAY</td></tr>
<tr><td>TESTIN9</td><td>input</td><td>TCELL19:IMUX.BYP.1.DELAY</td></tr>
<tr><td>TESTOUT0</td><td>output</td><td>TCELL21:OUT.1.TMIN</td></tr>
<tr><td>TESTOUT1</td><td>output</td><td>TCELL21:OUT.2.TMIN</td></tr>
<tr><td>TESTOUT10</td><td>output</td><td>TCELL18:OUT.2.TMIN</td></tr>
<tr><td>TESTOUT11</td><td>output</td><td>TCELL17:OUT.0.TMIN</td></tr>
<tr><td>TESTOUT12</td><td>output</td><td>TCELL17:OUT.1.TMIN</td></tr>
<tr><td>TESTOUT13</td><td>output</td><td>TCELL17:OUT.2.TMIN</td></tr>
<tr><td>TESTOUT14</td><td>output</td><td>TCELL16:OUT.0.TMIN</td></tr>
<tr><td>TESTOUT15</td><td>output</td><td>TCELL16:OUT.1.TMIN</td></tr>
<tr><td>TESTOUT2</td><td>output</td><td>TCELL20:OUT.0.TMIN</td></tr>
<tr><td>TESTOUT3</td><td>output</td><td>TCELL20:OUT.1.TMIN</td></tr>
<tr><td>TESTOUT4</td><td>output</td><td>TCELL20:OUT.2.TMIN</td></tr>
<tr><td>TESTOUT5</td><td>output</td><td>TCELL19:OUT.0.TMIN</td></tr>
<tr><td>TESTOUT6</td><td>output</td><td>TCELL19:OUT.1.TMIN</td></tr>
<tr><td>TESTOUT7</td><td>output</td><td>TCELL19:OUT.2.TMIN</td></tr>
<tr><td>TESTOUT8</td><td>output</td><td>TCELL18:OUT.0.TMIN</td></tr>
<tr><td>TESTOUT9</td><td>output</td><td>TCELL18:OUT.1.TMIN</td></tr>
</tbody>
</table></div>
<h3 id="bel-mmcm"><a class="header" href="#bel-mmcm">Bel MMCM</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascaleplus CMT bel MMCM</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CDDCDONE</td><td>output</td><td>TCELL56:OUT.0.TMIN</td></tr>
<tr><td>CDDCREQ</td><td>input</td><td>TCELL50:IMUX.IMUX.0.DELAY</td></tr>
<tr><td>CLKFBSTOPPED</td><td>output</td><td>TCELL55:OUT.0.TMIN</td></tr>
<tr><td>CLKINSEL</td><td>input</td><td>TCELL41:IMUX.IMUX.0.DELAY</td></tr>
<tr><td>CLKINSTOPPED</td><td>output</td><td>TCELL55:OUT.1.TMIN</td></tr>
<tr><td>DADDR0</td><td>input</td><td>TCELL50:IMUX.BYP.0.DELAY</td></tr>
<tr><td>DADDR1</td><td>input</td><td>TCELL50:IMUX.BYP.1.DELAY</td></tr>
<tr><td>DADDR2</td><td>input</td><td>TCELL50:IMUX.BYP.2.DELAY</td></tr>
<tr><td>DADDR3</td><td>input</td><td>TCELL50:IMUX.BYP.3.DELAY</td></tr>
<tr><td>DADDR4</td><td>input</td><td>TCELL49:IMUX.BYP.0.DELAY</td></tr>
<tr><td>DADDR5</td><td>input</td><td>TCELL49:IMUX.BYP.1.DELAY</td></tr>
<tr><td>DADDR6</td><td>input</td><td>TCELL49:IMUX.BYP.2.DELAY</td></tr>
<tr><td>DCLK</td><td>input</td><td>TCELL52:IMUX.CTRL.0</td></tr>
<tr><td>DEN</td><td>input</td><td>TCELL52:IMUX.IMUX.0.DELAY</td></tr>
<tr><td>DI0</td><td>input</td><td>TCELL54:IMUX.BYP.0.DELAY</td></tr>
<tr><td>DI1</td><td>input</td><td>TCELL54:IMUX.BYP.1.DELAY</td></tr>
<tr><td>DI10</td><td>input</td><td>TCELL52:IMUX.BYP.2.DELAY</td></tr>
<tr><td>DI11</td><td>input</td><td>TCELL52:IMUX.BYP.3.DELAY</td></tr>
<tr><td>DI12</td><td>input</td><td>TCELL51:IMUX.BYP.0.DELAY</td></tr>
<tr><td>DI13</td><td>input</td><td>TCELL51:IMUX.BYP.1.DELAY</td></tr>
<tr><td>DI14</td><td>input</td><td>TCELL51:IMUX.BYP.2.DELAY</td></tr>
<tr><td>DI15</td><td>input</td><td>TCELL51:IMUX.BYP.3.DELAY</td></tr>
<tr><td>DI2</td><td>input</td><td>TCELL54:IMUX.BYP.2.DELAY</td></tr>
<tr><td>DI3</td><td>input</td><td>TCELL54:IMUX.BYP.3.DELAY</td></tr>
<tr><td>DI4</td><td>input</td><td>TCELL53:IMUX.BYP.0.DELAY</td></tr>
<tr><td>DI5</td><td>input</td><td>TCELL53:IMUX.BYP.1.DELAY</td></tr>
<tr><td>DI6</td><td>input</td><td>TCELL53:IMUX.BYP.2.DELAY</td></tr>
<tr><td>DI7</td><td>input</td><td>TCELL53:IMUX.BYP.3.DELAY</td></tr>
<tr><td>DI8</td><td>input</td><td>TCELL52:IMUX.BYP.0.DELAY</td></tr>
<tr><td>DI9</td><td>input</td><td>TCELL52:IMUX.BYP.1.DELAY</td></tr>
<tr><td>DOUT0</td><td>output</td><td>TCELL53:OUT.0.TMIN</td></tr>
<tr><td>DOUT1</td><td>output</td><td>TCELL53:OUT.1.TMIN</td></tr>
<tr><td>DOUT10</td><td>output</td><td>TCELL50:OUT.1.TMIN</td></tr>
<tr><td>DOUT11</td><td>output</td><td>TCELL50:OUT.2.TMIN</td></tr>
<tr><td>DOUT12</td><td>output</td><td>TCELL49:OUT.0.TMIN</td></tr>
<tr><td>DOUT13</td><td>output</td><td>TCELL49:OUT.1.TMIN</td></tr>
<tr><td>DOUT14</td><td>output</td><td>TCELL49:OUT.2.TMIN</td></tr>
<tr><td>DOUT15</td><td>output</td><td>TCELL48:OUT.0.TMIN</td></tr>
<tr><td>DOUT2</td><td>output</td><td>TCELL53:OUT.2.TMIN</td></tr>
<tr><td>DOUT3</td><td>output</td><td>TCELL52:OUT.0.TMIN</td></tr>
<tr><td>DOUT4</td><td>output</td><td>TCELL52:OUT.1.TMIN</td></tr>
<tr><td>DOUT5</td><td>output</td><td>TCELL52:OUT.2.TMIN</td></tr>
<tr><td>DOUT6</td><td>output</td><td>TCELL51:OUT.0.TMIN</td></tr>
<tr><td>DOUT7</td><td>output</td><td>TCELL51:OUT.1.TMIN</td></tr>
<tr><td>DOUT8</td><td>output</td><td>TCELL51:OUT.2.TMIN</td></tr>
<tr><td>DOUT9</td><td>output</td><td>TCELL50:OUT.0.TMIN</td></tr>
<tr><td>DRDY</td><td>output</td><td>TCELL54:OUT.1.TMIN</td></tr>
<tr><td>DWE</td><td>input</td><td>TCELL51:IMUX.IMUX.0.DELAY</td></tr>
<tr><td>LOCKED</td><td>output</td><td>TCELL54:OUT.0.TMIN</td></tr>
<tr><td>PSCLK</td><td>input</td><td>TCELL53:IMUX.CTRL.0</td></tr>
<tr><td>PSDONE</td><td>output</td><td>TCELL55:OUT.2.TMIN</td></tr>
<tr><td>PSEN</td><td>input</td><td>TCELL56:IMUX.IMUX.0.DELAY</td></tr>
<tr><td>PSINCDEC</td><td>input</td><td>TCELL55:IMUX.IMUX.0.DELAY</td></tr>
<tr><td>PWRDWN</td><td>input</td><td>TCELL53:IMUX.IMUX.0.DELAY</td></tr>
<tr><td>RST</td><td>input</td><td>TCELL54:IMUX.IMUX.0.DELAY</td></tr>
<tr><td>SCANCLK</td><td>input</td><td>TCELL54:IMUX.CTRL.0</td></tr>
<tr><td>SCANENB</td><td>input</td><td>TCELL48:IMUX.IMUX.0.DELAY</td></tr>
<tr><td>SCANIN</td><td>input</td><td>TCELL49:IMUX.IMUX.0.DELAY</td></tr>
<tr><td>SCANMODEB</td><td>input</td><td>TCELL47:IMUX.IMUX.0.DELAY</td></tr>
<tr><td>SCANOUT</td><td>output</td><td>TCELL54:OUT.2.TMIN</td></tr>
<tr><td>TESTIN0</td><td>input</td><td>TCELL48:IMUX.BYP.0.DELAY</td></tr>
<tr><td>TESTIN1</td><td>input</td><td>TCELL48:IMUX.BYP.1.DELAY</td></tr>
<tr><td>TESTIN10</td><td>input</td><td>TCELL46:IMUX.BYP.2.DELAY</td></tr>
<tr><td>TESTIN11</td><td>input</td><td>TCELL46:IMUX.BYP.3.DELAY</td></tr>
<tr><td>TESTIN12</td><td>input</td><td>TCELL45:IMUX.BYP.0.DELAY</td></tr>
<tr><td>TESTIN13</td><td>input</td><td>TCELL45:IMUX.BYP.1.DELAY</td></tr>
<tr><td>TESTIN14</td><td>input</td><td>TCELL45:IMUX.BYP.2.DELAY</td></tr>
<tr><td>TESTIN15</td><td>input</td><td>TCELL45:IMUX.BYP.3.DELAY</td></tr>
<tr><td>TESTIN16</td><td>input</td><td>TCELL44:IMUX.BYP.0.DELAY</td></tr>
<tr><td>TESTIN17</td><td>input</td><td>TCELL44:IMUX.BYP.1.DELAY</td></tr>
<tr><td>TESTIN18</td><td>input</td><td>TCELL44:IMUX.BYP.2.DELAY</td></tr>
<tr><td>TESTIN19</td><td>input</td><td>TCELL44:IMUX.BYP.3.DELAY</td></tr>
<tr><td>TESTIN2</td><td>input</td><td>TCELL48:IMUX.BYP.2.DELAY</td></tr>
<tr><td>TESTIN20</td><td>input</td><td>TCELL43:IMUX.BYP.0.DELAY</td></tr>
<tr><td>TESTIN21</td><td>input</td><td>TCELL43:IMUX.BYP.1.DELAY</td></tr>
<tr><td>TESTIN22</td><td>input</td><td>TCELL43:IMUX.BYP.2.DELAY</td></tr>
<tr><td>TESTIN23</td><td>input</td><td>TCELL43:IMUX.BYP.3.DELAY</td></tr>
<tr><td>TESTIN24</td><td>input</td><td>TCELL42:IMUX.BYP.0.DELAY</td></tr>
<tr><td>TESTIN25</td><td>input</td><td>TCELL42:IMUX.BYP.1.DELAY</td></tr>
<tr><td>TESTIN26</td><td>input</td><td>TCELL42:IMUX.BYP.2.DELAY</td></tr>
<tr><td>TESTIN27</td><td>input</td><td>TCELL42:IMUX.BYP.3.DELAY</td></tr>
<tr><td>TESTIN28</td><td>input</td><td>TCELL41:IMUX.BYP.0.DELAY</td></tr>
<tr><td>TESTIN29</td><td>input</td><td>TCELL41:IMUX.BYP.1.DELAY</td></tr>
<tr><td>TESTIN3</td><td>input</td><td>TCELL48:IMUX.BYP.3.DELAY</td></tr>
<tr><td>TESTIN30</td><td>input</td><td>TCELL41:IMUX.BYP.2.DELAY</td></tr>
<tr><td>TESTIN31</td><td>input</td><td>TCELL41:IMUX.BYP.3.DELAY</td></tr>
<tr><td>TESTIN4</td><td>input</td><td>TCELL47:IMUX.BYP.0.DELAY</td></tr>
<tr><td>TESTIN5</td><td>input</td><td>TCELL47:IMUX.BYP.1.DELAY</td></tr>
<tr><td>TESTIN6</td><td>input</td><td>TCELL47:IMUX.BYP.2.DELAY</td></tr>
<tr><td>TESTIN7</td><td>input</td><td>TCELL47:IMUX.BYP.3.DELAY</td></tr>
<tr><td>TESTIN8</td><td>input</td><td>TCELL46:IMUX.BYP.0.DELAY</td></tr>
<tr><td>TESTIN9</td><td>input</td><td>TCELL46:IMUX.BYP.1.DELAY</td></tr>
<tr><td>TESTOUT0</td><td>output</td><td>TCELL48:OUT.1.TMIN</td></tr>
<tr><td>TESTOUT1</td><td>output</td><td>TCELL48:OUT.2.TMIN</td></tr>
<tr><td>TESTOUT10</td><td>output</td><td>TCELL45:OUT.2.TMIN</td></tr>
<tr><td>TESTOUT11</td><td>output</td><td>TCELL44:OUT.0.TMIN</td></tr>
<tr><td>TESTOUT12</td><td>output</td><td>TCELL44:OUT.1.TMIN</td></tr>
<tr><td>TESTOUT13</td><td>output</td><td>TCELL44:OUT.2.TMIN</td></tr>
<tr><td>TESTOUT14</td><td>output</td><td>TCELL43:OUT.0.TMIN</td></tr>
<tr><td>TESTOUT15</td><td>output</td><td>TCELL43:OUT.1.TMIN</td></tr>
<tr><td>TESTOUT2</td><td>output</td><td>TCELL47:OUT.0.TMIN</td></tr>
<tr><td>TESTOUT3</td><td>output</td><td>TCELL47:OUT.1.TMIN</td></tr>
<tr><td>TESTOUT4</td><td>output</td><td>TCELL47:OUT.2.TMIN</td></tr>
<tr><td>TESTOUT5</td><td>output</td><td>TCELL46:OUT.0.TMIN</td></tr>
<tr><td>TESTOUT6</td><td>output</td><td>TCELL46:OUT.1.TMIN</td></tr>
<tr><td>TESTOUT7</td><td>output</td><td>TCELL46:OUT.2.TMIN</td></tr>
<tr><td>TESTOUT8</td><td>output</td><td>TCELL45:OUT.0.TMIN</td></tr>
<tr><td>TESTOUT9</td><td>output</td><td>TCELL45:OUT.1.TMIN</td></tr>
</tbody>
</table></div>
<h3 id="bel-cmt"><a class="header" href="#bel-cmt">Bel CMT</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascaleplus CMT bel CMT</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
</tbody>
</table></div>
<h3 id="bel-vcc_cmt"><a class="header" href="#bel-vcc_cmt">Bel VCC_CMT</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascaleplus CMT bel VCC_CMT</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
</tbody>
</table></div>
<h3 id="bel-abus_switch_cmt"><a class="header" href="#bel-abus_switch_cmt">Bel ABUS_SWITCH_CMT</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascaleplus CMT bel ABUS_SWITCH_CMT</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>TEST_ANALOGBUS_SEL_B</td><td>input</td><td>TCELL32:IMUX.IMUX.0.DELAY</td></tr>
</tbody>
</table></div>
<h3 id="bel-wires"><a class="header" href="#bel-wires">Bel wires</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascaleplus CMT bel wires</caption>
<thead>
<tr><th>Wire</th><th>Pins</th></tr>
</thead>
<tbody>
<tr><td>TCELL0:IMUX.BYP.0.DELAY</td><td>PLL0.TESTIN28</td></tr>
<tr><td>TCELL0:IMUX.BYP.1.DELAY</td><td>PLL0.TESTIN29</td></tr>
<tr><td>TCELL0:IMUX.BYP.2.DELAY</td><td>PLL0.TESTIN30</td></tr>
<tr><td>TCELL0:IMUX.BYP.3.DELAY</td><td>PLL0.TESTIN31</td></tr>
<tr><td>TCELL1:IMUX.BYP.0.DELAY</td><td>PLL0.TESTIN24</td></tr>
<tr><td>TCELL1:IMUX.BYP.1.DELAY</td><td>PLL0.TESTIN25</td></tr>
<tr><td>TCELL1:IMUX.BYP.2.DELAY</td><td>PLL0.TESTIN26</td></tr>
<tr><td>TCELL1:IMUX.BYP.3.DELAY</td><td>PLL0.TESTIN27</td></tr>
<tr><td>TCELL1:IMUX.IMUX.0.DELAY</td><td>PLL0.CLKOUTPHY_EN</td></tr>
<tr><td>TCELL2:OUT.0.TMIN</td><td>PLL0.TESTOUT14</td></tr>
<tr><td>TCELL2:OUT.1.TMIN</td><td>PLL0.TESTOUT15</td></tr>
<tr><td>TCELL2:IMUX.BYP.0.DELAY</td><td>PLL0.TESTIN20</td></tr>
<tr><td>TCELL2:IMUX.BYP.1.DELAY</td><td>PLL0.TESTIN21</td></tr>
<tr><td>TCELL2:IMUX.BYP.2.DELAY</td><td>PLL0.TESTIN22</td></tr>
<tr><td>TCELL2:IMUX.BYP.3.DELAY</td><td>PLL0.TESTIN23</td></tr>
<tr><td>TCELL3:OUT.0.TMIN</td><td>PLL0.TESTOUT11</td></tr>
<tr><td>TCELL3:OUT.1.TMIN</td><td>PLL0.TESTOUT12</td></tr>
<tr><td>TCELL3:OUT.2.TMIN</td><td>PLL0.TESTOUT13</td></tr>
<tr><td>TCELL3:IMUX.BYP.0.DELAY</td><td>PLL0.TESTIN16</td></tr>
<tr><td>TCELL3:IMUX.BYP.1.DELAY</td><td>PLL0.TESTIN17</td></tr>
<tr><td>TCELL3:IMUX.BYP.2.DELAY</td><td>PLL0.TESTIN18</td></tr>
<tr><td>TCELL3:IMUX.BYP.3.DELAY</td><td>PLL0.TESTIN19</td></tr>
<tr><td>TCELL4:OUT.0.TMIN</td><td>PLL0.TESTOUT8</td></tr>
<tr><td>TCELL4:OUT.1.TMIN</td><td>PLL0.TESTOUT9</td></tr>
<tr><td>TCELL4:OUT.2.TMIN</td><td>PLL0.TESTOUT10</td></tr>
<tr><td>TCELL4:IMUX.BYP.0.DELAY</td><td>PLL0.TESTIN12</td></tr>
<tr><td>TCELL4:IMUX.BYP.1.DELAY</td><td>PLL0.TESTIN13</td></tr>
<tr><td>TCELL4:IMUX.BYP.2.DELAY</td><td>PLL0.TESTIN14</td></tr>
<tr><td>TCELL4:IMUX.BYP.3.DELAY</td><td>PLL0.TESTIN15</td></tr>
<tr><td>TCELL5:OUT.0.TMIN</td><td>PLL0.TESTOUT5</td></tr>
<tr><td>TCELL5:OUT.1.TMIN</td><td>PLL0.TESTOUT6</td></tr>
<tr><td>TCELL5:OUT.2.TMIN</td><td>PLL0.TESTOUT7</td></tr>
<tr><td>TCELL5:IMUX.BYP.0.DELAY</td><td>PLL0.TESTIN8</td></tr>
<tr><td>TCELL5:IMUX.BYP.1.DELAY</td><td>PLL0.TESTIN9</td></tr>
<tr><td>TCELL5:IMUX.BYP.2.DELAY</td><td>PLL0.TESTIN10</td></tr>
<tr><td>TCELL5:IMUX.BYP.3.DELAY</td><td>PLL0.TESTIN11</td></tr>
<tr><td>TCELL6:OUT.0.TMIN</td><td>PLL0.TESTOUT2</td></tr>
<tr><td>TCELL6:OUT.1.TMIN</td><td>PLL0.TESTOUT3</td></tr>
<tr><td>TCELL6:OUT.2.TMIN</td><td>PLL0.TESTOUT4</td></tr>
<tr><td>TCELL6:IMUX.BYP.0.DELAY</td><td>PLL0.TESTIN4</td></tr>
<tr><td>TCELL6:IMUX.BYP.1.DELAY</td><td>PLL0.TESTIN5</td></tr>
<tr><td>TCELL6:IMUX.BYP.2.DELAY</td><td>PLL0.TESTIN6</td></tr>
<tr><td>TCELL6:IMUX.BYP.3.DELAY</td><td>PLL0.TESTIN7</td></tr>
<tr><td>TCELL6:IMUX.IMUX.0.DELAY</td><td>PLL0.SCANMODEB</td></tr>
<tr><td>TCELL7:OUT.0.TMIN</td><td>PLL0.DOUT15</td></tr>
<tr><td>TCELL7:OUT.1.TMIN</td><td>PLL0.TESTOUT0</td></tr>
<tr><td>TCELL7:OUT.2.TMIN</td><td>PLL0.TESTOUT1</td></tr>
<tr><td>TCELL7:IMUX.BYP.0.DELAY</td><td>PLL0.TESTIN0</td></tr>
<tr><td>TCELL7:IMUX.BYP.1.DELAY</td><td>PLL0.TESTIN1</td></tr>
<tr><td>TCELL7:IMUX.BYP.2.DELAY</td><td>PLL0.TESTIN2</td></tr>
<tr><td>TCELL7:IMUX.BYP.3.DELAY</td><td>PLL0.TESTIN3</td></tr>
<tr><td>TCELL7:IMUX.IMUX.0.DELAY</td><td>PLL0.SCANENB</td></tr>
<tr><td>TCELL8:OUT.0.TMIN</td><td>PLL0.DOUT12</td></tr>
<tr><td>TCELL8:OUT.1.TMIN</td><td>PLL0.DOUT13</td></tr>
<tr><td>TCELL8:OUT.2.TMIN</td><td>PLL0.DOUT14</td></tr>
<tr><td>TCELL8:IMUX.BYP.0.DELAY</td><td>PLL0.DADDR4</td></tr>
<tr><td>TCELL8:IMUX.BYP.1.DELAY</td><td>PLL0.DADDR5</td></tr>
<tr><td>TCELL8:IMUX.BYP.2.DELAY</td><td>PLL0.DADDR6</td></tr>
<tr><td>TCELL8:IMUX.IMUX.0.DELAY</td><td>PLL0.SCANIN</td></tr>
<tr><td>TCELL9:OUT.0.TMIN</td><td>PLL0.DOUT9</td></tr>
<tr><td>TCELL9:OUT.1.TMIN</td><td>PLL0.DOUT10</td></tr>
<tr><td>TCELL9:OUT.2.TMIN</td><td>PLL0.DOUT11</td></tr>
<tr><td>TCELL9:IMUX.BYP.0.DELAY</td><td>PLL0.DADDR0</td></tr>
<tr><td>TCELL9:IMUX.BYP.1.DELAY</td><td>PLL0.DADDR1</td></tr>
<tr><td>TCELL9:IMUX.BYP.2.DELAY</td><td>PLL0.DADDR2</td></tr>
<tr><td>TCELL9:IMUX.BYP.3.DELAY</td><td>PLL0.DADDR3</td></tr>
<tr><td>TCELL10:OUT.0.TMIN</td><td>PLL0.DOUT6</td></tr>
<tr><td>TCELL10:OUT.1.TMIN</td><td>PLL0.DOUT7</td></tr>
<tr><td>TCELL10:OUT.2.TMIN</td><td>PLL0.DOUT8</td></tr>
<tr><td>TCELL10:IMUX.BYP.0.DELAY</td><td>PLL0.DI12</td></tr>
<tr><td>TCELL10:IMUX.BYP.1.DELAY</td><td>PLL0.DI13</td></tr>
<tr><td>TCELL10:IMUX.BYP.2.DELAY</td><td>PLL0.DI14</td></tr>
<tr><td>TCELL10:IMUX.BYP.3.DELAY</td><td>PLL0.DI15</td></tr>
<tr><td>TCELL10:IMUX.IMUX.0.DELAY</td><td>PLL0.DWE</td></tr>
<tr><td>TCELL11:OUT.0.TMIN</td><td>PLL0.DOUT3</td></tr>
<tr><td>TCELL11:OUT.1.TMIN</td><td>PLL0.DOUT4</td></tr>
<tr><td>TCELL11:OUT.2.TMIN</td><td>PLL0.DOUT5</td></tr>
<tr><td>TCELL11:IMUX.CTRL.0</td><td>PLL0.DCLK</td></tr>
<tr><td>TCELL11:IMUX.BYP.0.DELAY</td><td>PLL0.DI8</td></tr>
<tr><td>TCELL11:IMUX.BYP.1.DELAY</td><td>PLL0.DI9</td></tr>
<tr><td>TCELL11:IMUX.BYP.2.DELAY</td><td>PLL0.DI10</td></tr>
<tr><td>TCELL11:IMUX.BYP.3.DELAY</td><td>PLL0.DI11</td></tr>
<tr><td>TCELL11:IMUX.IMUX.0.DELAY</td><td>PLL0.DEN</td></tr>
<tr><td>TCELL12:OUT.0.TMIN</td><td>PLL0.DOUT0</td></tr>
<tr><td>TCELL12:OUT.1.TMIN</td><td>PLL0.DOUT1</td></tr>
<tr><td>TCELL12:OUT.2.TMIN</td><td>PLL0.DOUT2</td></tr>
<tr><td>TCELL12:IMUX.BYP.0.DELAY</td><td>PLL0.DI4</td></tr>
<tr><td>TCELL12:IMUX.BYP.1.DELAY</td><td>PLL0.DI5</td></tr>
<tr><td>TCELL12:IMUX.BYP.2.DELAY</td><td>PLL0.DI6</td></tr>
<tr><td>TCELL12:IMUX.BYP.3.DELAY</td><td>PLL0.DI7</td></tr>
<tr><td>TCELL12:IMUX.IMUX.0.DELAY</td><td>PLL0.PWRDWN</td></tr>
<tr><td>TCELL13:OUT.0.TMIN</td><td>PLL0.LOCKED</td></tr>
<tr><td>TCELL13:OUT.1.TMIN</td><td>PLL0.DRDY</td></tr>
<tr><td>TCELL13:OUT.2.TMIN</td><td>PLL0.SCANOUT</td></tr>
<tr><td>TCELL13:IMUX.CTRL.0</td><td>PLL0.SCANCLK</td></tr>
<tr><td>TCELL13:IMUX.BYP.0.DELAY</td><td>PLL0.DI0</td></tr>
<tr><td>TCELL13:IMUX.BYP.1.DELAY</td><td>PLL0.DI1</td></tr>
<tr><td>TCELL13:IMUX.BYP.2.DELAY</td><td>PLL0.DI2</td></tr>
<tr><td>TCELL13:IMUX.BYP.3.DELAY</td><td>PLL0.DI3</td></tr>
<tr><td>TCELL13:IMUX.IMUX.0.DELAY</td><td>PLL0.RST</td></tr>
<tr><td>TCELL14:IMUX.BYP.0.DELAY</td><td>PLL1.TESTIN28</td></tr>
<tr><td>TCELL14:IMUX.BYP.1.DELAY</td><td>PLL1.TESTIN29</td></tr>
<tr><td>TCELL14:IMUX.BYP.2.DELAY</td><td>PLL1.TESTIN30</td></tr>
<tr><td>TCELL14:IMUX.BYP.3.DELAY</td><td>PLL1.TESTIN31</td></tr>
<tr><td>TCELL15:IMUX.BYP.0.DELAY</td><td>PLL1.TESTIN24</td></tr>
<tr><td>TCELL15:IMUX.BYP.1.DELAY</td><td>PLL1.TESTIN25</td></tr>
<tr><td>TCELL15:IMUX.BYP.2.DELAY</td><td>PLL1.TESTIN26</td></tr>
<tr><td>TCELL15:IMUX.BYP.3.DELAY</td><td>PLL1.TESTIN27</td></tr>
<tr><td>TCELL15:IMUX.IMUX.0.DELAY</td><td>PLL1.CLKOUTPHY_EN</td></tr>
<tr><td>TCELL16:OUT.0.TMIN</td><td>PLL1.TESTOUT14</td></tr>
<tr><td>TCELL16:OUT.1.TMIN</td><td>PLL1.TESTOUT15</td></tr>
<tr><td>TCELL16:IMUX.BYP.0.DELAY</td><td>PLL1.TESTIN20</td></tr>
<tr><td>TCELL16:IMUX.BYP.1.DELAY</td><td>PLL1.TESTIN21</td></tr>
<tr><td>TCELL16:IMUX.BYP.2.DELAY</td><td>PLL1.TESTIN22</td></tr>
<tr><td>TCELL16:IMUX.BYP.3.DELAY</td><td>PLL1.TESTIN23</td></tr>
<tr><td>TCELL17:OUT.0.TMIN</td><td>PLL1.TESTOUT11</td></tr>
<tr><td>TCELL17:OUT.1.TMIN</td><td>PLL1.TESTOUT12</td></tr>
<tr><td>TCELL17:OUT.2.TMIN</td><td>PLL1.TESTOUT13</td></tr>
<tr><td>TCELL17:IMUX.BYP.0.DELAY</td><td>PLL1.TESTIN16</td></tr>
<tr><td>TCELL17:IMUX.BYP.1.DELAY</td><td>PLL1.TESTIN17</td></tr>
<tr><td>TCELL17:IMUX.BYP.2.DELAY</td><td>PLL1.TESTIN18</td></tr>
<tr><td>TCELL17:IMUX.BYP.3.DELAY</td><td>PLL1.TESTIN19</td></tr>
<tr><td>TCELL18:OUT.0.TMIN</td><td>PLL1.TESTOUT8</td></tr>
<tr><td>TCELL18:OUT.1.TMIN</td><td>PLL1.TESTOUT9</td></tr>
<tr><td>TCELL18:OUT.2.TMIN</td><td>PLL1.TESTOUT10</td></tr>
<tr><td>TCELL18:IMUX.BYP.0.DELAY</td><td>PLL1.TESTIN12</td></tr>
<tr><td>TCELL18:IMUX.BYP.1.DELAY</td><td>PLL1.TESTIN13</td></tr>
<tr><td>TCELL18:IMUX.BYP.2.DELAY</td><td>PLL1.TESTIN14</td></tr>
<tr><td>TCELL18:IMUX.BYP.3.DELAY</td><td>PLL1.TESTIN15</td></tr>
<tr><td>TCELL19:OUT.0.TMIN</td><td>PLL1.TESTOUT5</td></tr>
<tr><td>TCELL19:OUT.1.TMIN</td><td>PLL1.TESTOUT6</td></tr>
<tr><td>TCELL19:OUT.2.TMIN</td><td>PLL1.TESTOUT7</td></tr>
<tr><td>TCELL19:IMUX.BYP.0.DELAY</td><td>PLL1.TESTIN8</td></tr>
<tr><td>TCELL19:IMUX.BYP.1.DELAY</td><td>PLL1.TESTIN9</td></tr>
<tr><td>TCELL19:IMUX.BYP.2.DELAY</td><td>PLL1.TESTIN10</td></tr>
<tr><td>TCELL19:IMUX.BYP.3.DELAY</td><td>PLL1.TESTIN11</td></tr>
<tr><td>TCELL20:OUT.0.TMIN</td><td>PLL1.TESTOUT2</td></tr>
<tr><td>TCELL20:OUT.1.TMIN</td><td>PLL1.TESTOUT3</td></tr>
<tr><td>TCELL20:OUT.2.TMIN</td><td>PLL1.TESTOUT4</td></tr>
<tr><td>TCELL20:IMUX.BYP.0.DELAY</td><td>PLL1.TESTIN4</td></tr>
<tr><td>TCELL20:IMUX.BYP.1.DELAY</td><td>PLL1.TESTIN5</td></tr>
<tr><td>TCELL20:IMUX.BYP.2.DELAY</td><td>PLL1.TESTIN6</td></tr>
<tr><td>TCELL20:IMUX.BYP.3.DELAY</td><td>PLL1.TESTIN7</td></tr>
<tr><td>TCELL20:IMUX.IMUX.0.DELAY</td><td>PLL1.SCANMODEB</td></tr>
<tr><td>TCELL21:OUT.0.TMIN</td><td>PLL1.DOUT15</td></tr>
<tr><td>TCELL21:OUT.1.TMIN</td><td>PLL1.TESTOUT0</td></tr>
<tr><td>TCELL21:OUT.2.TMIN</td><td>PLL1.TESTOUT1</td></tr>
<tr><td>TCELL21:IMUX.BYP.0.DELAY</td><td>PLL1.TESTIN0</td></tr>
<tr><td>TCELL21:IMUX.BYP.1.DELAY</td><td>PLL1.TESTIN1</td></tr>
<tr><td>TCELL21:IMUX.BYP.2.DELAY</td><td>PLL1.TESTIN2</td></tr>
<tr><td>TCELL21:IMUX.BYP.3.DELAY</td><td>PLL1.TESTIN3</td></tr>
<tr><td>TCELL21:IMUX.IMUX.0.DELAY</td><td>PLL1.SCANENB</td></tr>
<tr><td>TCELL22:OUT.0.TMIN</td><td>PLL1.DOUT12</td></tr>
<tr><td>TCELL22:OUT.1.TMIN</td><td>PLL1.DOUT13</td></tr>
<tr><td>TCELL22:OUT.2.TMIN</td><td>PLL1.DOUT14</td></tr>
<tr><td>TCELL22:IMUX.BYP.0.DELAY</td><td>PLL1.DADDR4</td></tr>
<tr><td>TCELL22:IMUX.BYP.1.DELAY</td><td>PLL1.DADDR5</td></tr>
<tr><td>TCELL22:IMUX.BYP.2.DELAY</td><td>PLL1.DADDR6</td></tr>
<tr><td>TCELL22:IMUX.IMUX.0.DELAY</td><td>PLL1.SCANIN</td></tr>
<tr><td>TCELL23:OUT.0.TMIN</td><td>PLL1.DOUT9</td></tr>
<tr><td>TCELL23:OUT.1.TMIN</td><td>PLL1.DOUT10</td></tr>
<tr><td>TCELL23:OUT.2.TMIN</td><td>PLL1.DOUT11</td></tr>
<tr><td>TCELL23:IMUX.BYP.0.DELAY</td><td>PLL1.DADDR0</td></tr>
<tr><td>TCELL23:IMUX.BYP.1.DELAY</td><td>PLL1.DADDR1</td></tr>
<tr><td>TCELL23:IMUX.BYP.2.DELAY</td><td>PLL1.DADDR2</td></tr>
<tr><td>TCELL23:IMUX.BYP.3.DELAY</td><td>PLL1.DADDR3</td></tr>
<tr><td>TCELL24:OUT.0.TMIN</td><td>PLL1.DOUT6</td></tr>
<tr><td>TCELL24:OUT.1.TMIN</td><td>PLL1.DOUT7</td></tr>
<tr><td>TCELL24:OUT.2.TMIN</td><td>PLL1.DOUT8</td></tr>
<tr><td>TCELL24:IMUX.BYP.0.DELAY</td><td>PLL1.DI12</td></tr>
<tr><td>TCELL24:IMUX.BYP.1.DELAY</td><td>PLL1.DI13</td></tr>
<tr><td>TCELL24:IMUX.BYP.2.DELAY</td><td>PLL1.DI14</td></tr>
<tr><td>TCELL24:IMUX.BYP.3.DELAY</td><td>PLL1.DI15</td></tr>
<tr><td>TCELL24:IMUX.IMUX.0.DELAY</td><td>PLL1.DWE</td></tr>
<tr><td>TCELL25:OUT.0.TMIN</td><td>PLL1.DOUT3</td></tr>
<tr><td>TCELL25:OUT.1.TMIN</td><td>PLL1.DOUT4</td></tr>
<tr><td>TCELL25:OUT.2.TMIN</td><td>PLL1.DOUT5</td></tr>
<tr><td>TCELL25:IMUX.CTRL.0</td><td>PLL1.DCLK</td></tr>
<tr><td>TCELL25:IMUX.BYP.0.DELAY</td><td>PLL1.DI8</td></tr>
<tr><td>TCELL25:IMUX.BYP.1.DELAY</td><td>PLL1.DI9</td></tr>
<tr><td>TCELL25:IMUX.BYP.2.DELAY</td><td>PLL1.DI10</td></tr>
<tr><td>TCELL25:IMUX.BYP.3.DELAY</td><td>PLL1.DI11</td></tr>
<tr><td>TCELL25:IMUX.IMUX.0.DELAY</td><td>PLL1.DEN</td></tr>
<tr><td>TCELL26:OUT.0.TMIN</td><td>PLL1.DOUT0</td></tr>
<tr><td>TCELL26:OUT.1.TMIN</td><td>PLL1.DOUT1</td></tr>
<tr><td>TCELL26:OUT.2.TMIN</td><td>PLL1.DOUT2</td></tr>
<tr><td>TCELL26:IMUX.BYP.0.DELAY</td><td>PLL1.DI4</td></tr>
<tr><td>TCELL26:IMUX.BYP.1.DELAY</td><td>PLL1.DI5</td></tr>
<tr><td>TCELL26:IMUX.BYP.2.DELAY</td><td>PLL1.DI6</td></tr>
<tr><td>TCELL26:IMUX.BYP.3.DELAY</td><td>PLL1.DI7</td></tr>
<tr><td>TCELL26:IMUX.IMUX.0.DELAY</td><td>PLL1.PWRDWN</td></tr>
<tr><td>TCELL27:OUT.0.TMIN</td><td>PLL1.LOCKED</td></tr>
<tr><td>TCELL27:OUT.1.TMIN</td><td>PLL1.DRDY</td></tr>
<tr><td>TCELL27:OUT.2.TMIN</td><td>PLL1.SCANOUT</td></tr>
<tr><td>TCELL27:IMUX.CTRL.0</td><td>PLL1.SCANCLK</td></tr>
<tr><td>TCELL27:IMUX.BYP.0.DELAY</td><td>PLL1.DI0</td></tr>
<tr><td>TCELL27:IMUX.BYP.1.DELAY</td><td>PLL1.DI1</td></tr>
<tr><td>TCELL27:IMUX.BYP.2.DELAY</td><td>PLL1.DI2</td></tr>
<tr><td>TCELL27:IMUX.BYP.3.DELAY</td><td>PLL1.DI3</td></tr>
<tr><td>TCELL27:IMUX.IMUX.0.DELAY</td><td>PLL1.RST</td></tr>
<tr><td>TCELL28:IMUX.IMUX.0.DELAY</td><td>BUFGCE_DIV0.RST_PRE_OPTINV</td></tr>
<tr><td>TCELL28:IMUX.IMUX.17.DELAY</td><td>BUFCE_ROW_CMT0.CE_PRE_OPTINV</td></tr>
<tr><td>TCELL28:IMUX.IMUX.18.DELAY</td><td>BUFCE_ROW_CMT1.CE_PRE_OPTINV</td></tr>
<tr><td>TCELL28:IMUX.IMUX.19.DELAY</td><td>BUFCE_ROW_CMT2.CE_PRE_OPTINV</td></tr>
<tr><td>TCELL28:IMUX.IMUX.20.DELAY</td><td>BUFCE_ROW_CMT3.CE_PRE_OPTINV</td></tr>
<tr><td>TCELL28:IMUX.IMUX.21.DELAY</td><td>BUFCE_ROW_CMT4.CE_PRE_OPTINV</td></tr>
<tr><td>TCELL28:IMUX.IMUX.22.DELAY</td><td>BUFCE_ROW_CMT5.CE_PRE_OPTINV</td></tr>
<tr><td>TCELL28:IMUX.IMUX.23.DELAY</td><td>BUFCE_ROW_CMT6.CE_PRE_OPTINV</td></tr>
<tr><td>TCELL28:IMUX.IMUX.24.DELAY</td><td>BUFCE_ROW_CMT7.CE_PRE_OPTINV</td></tr>
<tr><td>TCELL28:IMUX.IMUX.25.DELAY</td><td>BUFCE_ROW_CMT8.CE_PRE_OPTINV</td></tr>
<tr><td>TCELL28:IMUX.IMUX.26.DELAY</td><td>BUFCE_ROW_CMT9.CE_PRE_OPTINV</td></tr>
<tr><td>TCELL28:IMUX.IMUX.27.DELAY</td><td>BUFCE_ROW_CMT10.CE_PRE_OPTINV</td></tr>
<tr><td>TCELL28:IMUX.IMUX.28.DELAY</td><td>BUFCE_ROW_CMT11.CE_PRE_OPTINV</td></tr>
<tr><td>TCELL28:IMUX.IMUX.29.DELAY</td><td>BUFCE_ROW_CMT12.CE_PRE_OPTINV</td></tr>
<tr><td>TCELL28:IMUX.IMUX.30.DELAY</td><td>BUFCE_ROW_CMT13.CE_PRE_OPTINV</td></tr>
<tr><td>TCELL28:IMUX.IMUX.31.DELAY</td><td>BUFCE_ROW_CMT14.CE_PRE_OPTINV</td></tr>
<tr><td>TCELL28:IMUX.IMUX.32.DELAY</td><td>BUFCE_ROW_CMT15.CE_PRE_OPTINV</td></tr>
<tr><td>TCELL28:IMUX.IMUX.33.DELAY</td><td>BUFCE_ROW_CMT16.CE_PRE_OPTINV</td></tr>
<tr><td>TCELL28:IMUX.IMUX.34.DELAY</td><td>BUFCE_ROW_CMT17.CE_PRE_OPTINV</td></tr>
<tr><td>TCELL28:IMUX.IMUX.35.DELAY</td><td>BUFCE_ROW_CMT18.CE_PRE_OPTINV</td></tr>
<tr><td>TCELL28:IMUX.IMUX.36.DELAY</td><td>BUFCE_ROW_CMT19.CE_PRE_OPTINV</td></tr>
<tr><td>TCELL28:IMUX.IMUX.37.DELAY</td><td>BUFCE_ROW_CMT20.CE_PRE_OPTINV</td></tr>
<tr><td>TCELL28:IMUX.IMUX.38.DELAY</td><td>BUFCE_ROW_CMT21.CE_PRE_OPTINV</td></tr>
<tr><td>TCELL28:IMUX.IMUX.39.DELAY</td><td>BUFCE_ROW_CMT22.CE_PRE_OPTINV</td></tr>
<tr><td>TCELL28:IMUX.IMUX.40.DELAY</td><td>BUFCE_ROW_CMT23.CE_PRE_OPTINV</td></tr>
<tr><td>TCELL28:IMUX.IMUX.41.DELAY</td><td>BUFGCE_DIV0.CE_PRE_OPTINV</td></tr>
<tr><td>TCELL28:IMUX.IMUX.42.DELAY</td><td>BUFGCE_DIV1.CE_PRE_OPTINV</td></tr>
<tr><td>TCELL28:IMUX.IMUX.43.DELAY</td><td>BUFGCE_DIV2.CE_PRE_OPTINV</td></tr>
<tr><td>TCELL28:IMUX.IMUX.44.DELAY</td><td>BUFGCE_DIV3.CE_PRE_OPTINV</td></tr>
<tr><td>TCELL28:IMUX.IMUX.45.DELAY</td><td>BUFGCTRL0.SEL1_PRE_OPTINV</td></tr>
<tr><td>TCELL28:IMUX.IMUX.46.DELAY</td><td>BUFGCTRL1.SEL1_PRE_OPTINV</td></tr>
<tr><td>TCELL28:IMUX.IMUX.47.DELAY</td><td>BUFGCTRL2.SEL1_PRE_OPTINV</td></tr>
<tr><td>TCELL29:IMUX.IMUX.0.DELAY</td><td>BUFGCE_DIV1.RST_PRE_OPTINV</td></tr>
<tr><td>TCELL29:IMUX.IMUX.17.DELAY</td><td>BUFGCTRL3.SEL1_PRE_OPTINV</td></tr>
<tr><td>TCELL29:IMUX.IMUX.18.DELAY</td><td>BUFGCTRL4.SEL1_PRE_OPTINV</td></tr>
<tr><td>TCELL29:IMUX.IMUX.19.DELAY</td><td>BUFGCTRL5.SEL1_PRE_OPTINV</td></tr>
<tr><td>TCELL29:IMUX.IMUX.20.DELAY</td><td>BUFGCTRL6.SEL1_PRE_OPTINV</td></tr>
<tr><td>TCELL29:IMUX.IMUX.21.DELAY</td><td>BUFGCTRL7.SEL1_PRE_OPTINV</td></tr>
<tr><td>TCELL29:IMUX.IMUX.22.DELAY</td><td>BUFGCTRL0.SEL0_PRE_OPTINV</td></tr>
<tr><td>TCELL29:IMUX.IMUX.23.DELAY</td><td>BUFGCTRL1.SEL0_PRE_OPTINV</td></tr>
<tr><td>TCELL29:IMUX.IMUX.24.DELAY</td><td>BUFGCTRL2.SEL0_PRE_OPTINV</td></tr>
<tr><td>TCELL29:IMUX.IMUX.25.DELAY</td><td>BUFGCTRL3.SEL0_PRE_OPTINV</td></tr>
<tr><td>TCELL29:IMUX.IMUX.26.DELAY</td><td>BUFGCTRL4.SEL0_PRE_OPTINV</td></tr>
<tr><td>TCELL29:IMUX.IMUX.27.DELAY</td><td>BUFGCTRL5.SEL0_PRE_OPTINV</td></tr>
<tr><td>TCELL29:IMUX.IMUX.28.DELAY</td><td>BUFGCTRL6.SEL0_PRE_OPTINV</td></tr>
<tr><td>TCELL29:IMUX.IMUX.29.DELAY</td><td>BUFGCTRL7.SEL0_PRE_OPTINV</td></tr>
<tr><td>TCELL29:IMUX.IMUX.30.DELAY</td><td>BUFGCTRL0.IGNORE1_PRE_OPTINV</td></tr>
<tr><td>TCELL29:IMUX.IMUX.31.DELAY</td><td>BUFGCTRL1.IGNORE1_PRE_OPTINV</td></tr>
<tr><td>TCELL29:IMUX.IMUX.32.DELAY</td><td>BUFGCTRL2.IGNORE1_PRE_OPTINV</td></tr>
<tr><td>TCELL29:IMUX.IMUX.33.DELAY</td><td>BUFGCTRL3.IGNORE1_PRE_OPTINV</td></tr>
<tr><td>TCELL29:IMUX.IMUX.34.DELAY</td><td>BUFGCTRL4.IGNORE1_PRE_OPTINV</td></tr>
<tr><td>TCELL29:IMUX.IMUX.35.DELAY</td><td>BUFGCTRL5.IGNORE1_PRE_OPTINV</td></tr>
<tr><td>TCELL29:IMUX.IMUX.36.DELAY</td><td>BUFGCTRL6.IGNORE1_PRE_OPTINV</td></tr>
<tr><td>TCELL29:IMUX.IMUX.37.DELAY</td><td>BUFGCTRL7.IGNORE1_PRE_OPTINV</td></tr>
<tr><td>TCELL29:IMUX.IMUX.38.DELAY</td><td>BUFGCTRL0.IGNORE0_PRE_OPTINV</td></tr>
<tr><td>TCELL29:IMUX.IMUX.39.DELAY</td><td>BUFGCTRL1.IGNORE0_PRE_OPTINV</td></tr>
<tr><td>TCELL29:IMUX.IMUX.40.DELAY</td><td>BUFGCTRL2.IGNORE0_PRE_OPTINV</td></tr>
<tr><td>TCELL29:IMUX.IMUX.41.DELAY</td><td>BUFGCTRL3.IGNORE0_PRE_OPTINV</td></tr>
<tr><td>TCELL29:IMUX.IMUX.42.DELAY</td><td>BUFGCTRL4.IGNORE0_PRE_OPTINV</td></tr>
<tr><td>TCELL29:IMUX.IMUX.43.DELAY</td><td>BUFGCTRL5.IGNORE0_PRE_OPTINV</td></tr>
<tr><td>TCELL29:IMUX.IMUX.44.DELAY</td><td>BUFGCTRL6.IGNORE0_PRE_OPTINV</td></tr>
<tr><td>TCELL29:IMUX.IMUX.45.DELAY</td><td>BUFGCTRL7.IGNORE0_PRE_OPTINV</td></tr>
<tr><td>TCELL29:IMUX.IMUX.46.DELAY</td><td>BUFGCTRL0.CE1_PRE_OPTINV</td></tr>
<tr><td>TCELL29:IMUX.IMUX.47.DELAY</td><td>BUFGCTRL1.CE1_PRE_OPTINV</td></tr>
<tr><td>TCELL30:IMUX.IMUX.0.DELAY</td><td>BUFGCE_DIV2.RST_PRE_OPTINV</td></tr>
<tr><td>TCELL30:IMUX.IMUX.17.DELAY</td><td>BUFGCTRL2.CE1_PRE_OPTINV</td></tr>
<tr><td>TCELL30:IMUX.IMUX.18.DELAY</td><td>BUFGCTRL3.CE1_PRE_OPTINV</td></tr>
<tr><td>TCELL30:IMUX.IMUX.19.DELAY</td><td>BUFGCTRL4.CE1_PRE_OPTINV</td></tr>
<tr><td>TCELL30:IMUX.IMUX.20.DELAY</td><td>BUFGCTRL5.CE1_PRE_OPTINV</td></tr>
<tr><td>TCELL30:IMUX.IMUX.21.DELAY</td><td>BUFGCTRL6.CE1_PRE_OPTINV</td></tr>
<tr><td>TCELL30:IMUX.IMUX.22.DELAY</td><td>BUFGCTRL7.CE1_PRE_OPTINV</td></tr>
<tr><td>TCELL30:IMUX.IMUX.23.DELAY</td><td>BUFGCTRL0.CE0_PRE_OPTINV</td></tr>
<tr><td>TCELL30:IMUX.IMUX.24.DELAY</td><td>BUFGCTRL1.CE0_PRE_OPTINV</td></tr>
<tr><td>TCELL30:IMUX.IMUX.25.DELAY</td><td>BUFGCTRL2.CE0_PRE_OPTINV</td></tr>
<tr><td>TCELL30:IMUX.IMUX.26.DELAY</td><td>BUFGCTRL3.CE0_PRE_OPTINV</td></tr>
<tr><td>TCELL30:IMUX.IMUX.27.DELAY</td><td>BUFGCTRL4.CE0_PRE_OPTINV</td></tr>
<tr><td>TCELL30:IMUX.IMUX.28.DELAY</td><td>BUFGCTRL5.CE0_PRE_OPTINV</td></tr>
<tr><td>TCELL30:IMUX.IMUX.29.DELAY</td><td>BUFGCTRL6.CE0_PRE_OPTINV</td></tr>
<tr><td>TCELL30:IMUX.IMUX.30.DELAY</td><td>BUFGCTRL7.CE0_PRE_OPTINV</td></tr>
<tr><td>TCELL30:IMUX.IMUX.31.DELAY</td><td>BUFGCE0.CE_PRE_OPTINV</td></tr>
<tr><td>TCELL30:IMUX.IMUX.32.DELAY</td><td>BUFGCE1.CE_PRE_OPTINV</td></tr>
<tr><td>TCELL30:IMUX.IMUX.33.DELAY</td><td>BUFGCE2.CE_PRE_OPTINV</td></tr>
<tr><td>TCELL30:IMUX.IMUX.34.DELAY</td><td>BUFGCE3.CE_PRE_OPTINV</td></tr>
<tr><td>TCELL30:IMUX.IMUX.35.DELAY</td><td>BUFGCE4.CE_PRE_OPTINV</td></tr>
<tr><td>TCELL30:IMUX.IMUX.36.DELAY</td><td>BUFGCE5.CE_PRE_OPTINV</td></tr>
<tr><td>TCELL30:IMUX.IMUX.37.DELAY</td><td>BUFGCE6.CE_PRE_OPTINV</td></tr>
<tr><td>TCELL30:IMUX.IMUX.38.DELAY</td><td>BUFGCE7.CE_PRE_OPTINV</td></tr>
<tr><td>TCELL30:IMUX.IMUX.39.DELAY</td><td>BUFGCE8.CE_PRE_OPTINV</td></tr>
<tr><td>TCELL30:IMUX.IMUX.40.DELAY</td><td>BUFGCE9.CE_PRE_OPTINV</td></tr>
<tr><td>TCELL30:IMUX.IMUX.41.DELAY</td><td>BUFGCE10.CE_PRE_OPTINV</td></tr>
<tr><td>TCELL30:IMUX.IMUX.42.DELAY</td><td>BUFGCE11.CE_PRE_OPTINV</td></tr>
<tr><td>TCELL30:IMUX.IMUX.43.DELAY</td><td>BUFGCE12.CE_PRE_OPTINV</td></tr>
<tr><td>TCELL30:IMUX.IMUX.44.DELAY</td><td>BUFGCE13.CE_PRE_OPTINV</td></tr>
<tr><td>TCELL30:IMUX.IMUX.45.DELAY</td><td>BUFGCE14.CE_PRE_OPTINV</td></tr>
<tr><td>TCELL30:IMUX.IMUX.46.DELAY</td><td>BUFGCE15.CE_PRE_OPTINV</td></tr>
<tr><td>TCELL30:IMUX.IMUX.47.DELAY</td><td>BUFGCE16.CE_PRE_OPTINV</td></tr>
<tr><td>TCELL30:RCLK.IMUX.16</td><td>BUFCE_ROW_CMT0.OPT_DELAY_TEST0, BUFCE_ROW_CMT1.OPT_DELAY_TEST0, BUFCE_ROW_CMT2.OPT_DELAY_TEST0, BUFCE_ROW_CMT6.OPT_DELAY_TEST0, BUFCE_ROW_CMT7.OPT_DELAY_TEST0, BUFCE_ROW_CMT8.OPT_DELAY_TEST0, BUFCE_ROW_CMT12.OPT_DELAY_TEST0, BUFCE_ROW_CMT13.OPT_DELAY_TEST0, BUFCE_ROW_CMT14.OPT_DELAY_TEST0, BUFCE_ROW_CMT18.OPT_DELAY_TEST0, BUFCE_ROW_CMT19.OPT_DELAY_TEST0, BUFCE_ROW_CMT20.OPT_DELAY_TEST0</td></tr>
<tr><td>TCELL30:RCLK.IMUX.17</td><td>BUFCE_ROW_CMT3.OPT_DELAY_TEST0, BUFCE_ROW_CMT4.OPT_DELAY_TEST0, BUFCE_ROW_CMT5.OPT_DELAY_TEST0, BUFCE_ROW_CMT9.OPT_DELAY_TEST0, BUFCE_ROW_CMT10.OPT_DELAY_TEST0, BUFCE_ROW_CMT11.OPT_DELAY_TEST0, BUFCE_ROW_CMT15.OPT_DELAY_TEST0, BUFCE_ROW_CMT16.OPT_DELAY_TEST0, BUFCE_ROW_CMT17.OPT_DELAY_TEST0, BUFCE_ROW_CMT21.OPT_DELAY_TEST0, BUFCE_ROW_CMT22.OPT_DELAY_TEST0, BUFCE_ROW_CMT23.OPT_DELAY_TEST0</td></tr>
<tr><td>TCELL30:RCLK.IMUX.18</td><td>BUFCE_ROW_CMT0.OPT_DELAY_TEST1, BUFCE_ROW_CMT1.OPT_DELAY_TEST1, BUFCE_ROW_CMT2.OPT_DELAY_TEST1, BUFCE_ROW_CMT6.OPT_DELAY_TEST1, BUFCE_ROW_CMT7.OPT_DELAY_TEST1, BUFCE_ROW_CMT8.OPT_DELAY_TEST1, BUFCE_ROW_CMT12.OPT_DELAY_TEST1, BUFCE_ROW_CMT13.OPT_DELAY_TEST1, BUFCE_ROW_CMT14.OPT_DELAY_TEST1, BUFCE_ROW_CMT18.OPT_DELAY_TEST1, BUFCE_ROW_CMT19.OPT_DELAY_TEST1, BUFCE_ROW_CMT20.OPT_DELAY_TEST1</td></tr>
<tr><td>TCELL30:RCLK.IMUX.19</td><td>BUFCE_ROW_CMT3.OPT_DELAY_TEST1, BUFCE_ROW_CMT4.OPT_DELAY_TEST1, BUFCE_ROW_CMT5.OPT_DELAY_TEST1, BUFCE_ROW_CMT9.OPT_DELAY_TEST1, BUFCE_ROW_CMT10.OPT_DELAY_TEST1, BUFCE_ROW_CMT11.OPT_DELAY_TEST1, BUFCE_ROW_CMT15.OPT_DELAY_TEST1, BUFCE_ROW_CMT16.OPT_DELAY_TEST1, BUFCE_ROW_CMT17.OPT_DELAY_TEST1, BUFCE_ROW_CMT21.OPT_DELAY_TEST1, BUFCE_ROW_CMT22.OPT_DELAY_TEST1, BUFCE_ROW_CMT23.OPT_DELAY_TEST1</td></tr>
<tr><td>TCELL30:RCLK.IMUX.20</td><td>BUFCE_ROW_CMT0.OPT_DELAY_TEST2, BUFCE_ROW_CMT1.OPT_DELAY_TEST2, BUFCE_ROW_CMT2.OPT_DELAY_TEST2, BUFCE_ROW_CMT6.OPT_DELAY_TEST2, BUFCE_ROW_CMT7.OPT_DELAY_TEST2, BUFCE_ROW_CMT8.OPT_DELAY_TEST2, BUFCE_ROW_CMT12.OPT_DELAY_TEST2, BUFCE_ROW_CMT13.OPT_DELAY_TEST2, BUFCE_ROW_CMT14.OPT_DELAY_TEST2, BUFCE_ROW_CMT18.OPT_DELAY_TEST2, BUFCE_ROW_CMT19.OPT_DELAY_TEST2, BUFCE_ROW_CMT20.OPT_DELAY_TEST2</td></tr>
<tr><td>TCELL30:RCLK.IMUX.21</td><td>BUFCE_ROW_CMT3.OPT_DELAY_TEST2, BUFCE_ROW_CMT4.OPT_DELAY_TEST2, BUFCE_ROW_CMT5.OPT_DELAY_TEST2, BUFCE_ROW_CMT9.OPT_DELAY_TEST2, BUFCE_ROW_CMT10.OPT_DELAY_TEST2, BUFCE_ROW_CMT11.OPT_DELAY_TEST2, BUFCE_ROW_CMT15.OPT_DELAY_TEST2, BUFCE_ROW_CMT16.OPT_DELAY_TEST2, BUFCE_ROW_CMT17.OPT_DELAY_TEST2, BUFCE_ROW_CMT21.OPT_DELAY_TEST2, BUFCE_ROW_CMT22.OPT_DELAY_TEST2, BUFCE_ROW_CMT23.OPT_DELAY_TEST2</td></tr>
<tr><td>TCELL31:IMUX.IMUX.0.DELAY</td><td>BUFGCE_DIV3.RST_PRE_OPTINV</td></tr>
<tr><td>TCELL31:IMUX.IMUX.17.DELAY</td><td>BUFGCE17.CE_PRE_OPTINV</td></tr>
<tr><td>TCELL31:IMUX.IMUX.18.DELAY</td><td>BUFGCE18.CE_PRE_OPTINV</td></tr>
<tr><td>TCELL31:IMUX.IMUX.19.DELAY</td><td>BUFGCE19.CE_PRE_OPTINV</td></tr>
<tr><td>TCELL31:IMUX.IMUX.20.DELAY</td><td>BUFGCE20.CE_PRE_OPTINV</td></tr>
<tr><td>TCELL31:IMUX.IMUX.21.DELAY</td><td>BUFGCE21.CE_PRE_OPTINV</td></tr>
<tr><td>TCELL31:IMUX.IMUX.22.DELAY</td><td>BUFGCE22.CE_PRE_OPTINV</td></tr>
<tr><td>TCELL31:IMUX.IMUX.23.DELAY</td><td>BUFGCE23.CE_PRE_OPTINV</td></tr>
<tr><td>TCELL31:IMUX.IMUX.24.DELAY</td><td>BUFGCE0.CLK_IN_CKINT</td></tr>
<tr><td>TCELL31:IMUX.IMUX.25.DELAY</td><td>BUFGCE1.CLK_IN_CKINT</td></tr>
<tr><td>TCELL31:IMUX.IMUX.26.DELAY</td><td>BUFGCE2.CLK_IN_CKINT</td></tr>
<tr><td>TCELL31:IMUX.IMUX.27.DELAY</td><td>BUFGCE3.CLK_IN_CKINT</td></tr>
<tr><td>TCELL31:IMUX.IMUX.28.DELAY</td><td>BUFGCE4.CLK_IN_CKINT</td></tr>
<tr><td>TCELL31:IMUX.IMUX.29.DELAY</td><td>BUFGCE5.CLK_IN_CKINT</td></tr>
<tr><td>TCELL31:IMUX.IMUX.30.DELAY</td><td>BUFGCE6.CLK_IN_CKINT</td></tr>
<tr><td>TCELL31:IMUX.IMUX.31.DELAY</td><td>BUFGCE7.CLK_IN_CKINT</td></tr>
<tr><td>TCELL31:IMUX.IMUX.32.DELAY</td><td>BUFGCE8.CLK_IN_CKINT</td></tr>
<tr><td>TCELL31:IMUX.IMUX.33.DELAY</td><td>BUFGCE9.CLK_IN_CKINT</td></tr>
<tr><td>TCELL31:IMUX.IMUX.34.DELAY</td><td>BUFGCE10.CLK_IN_CKINT</td></tr>
<tr><td>TCELL31:IMUX.IMUX.35.DELAY</td><td>BUFGCE11.CLK_IN_CKINT</td></tr>
<tr><td>TCELL31:IMUX.IMUX.36.DELAY</td><td>BUFGCE12.CLK_IN_CKINT</td></tr>
<tr><td>TCELL31:IMUX.IMUX.37.DELAY</td><td>BUFGCE13.CLK_IN_CKINT</td></tr>
<tr><td>TCELL31:IMUX.IMUX.38.DELAY</td><td>BUFGCE14.CLK_IN_CKINT</td></tr>
<tr><td>TCELL31:IMUX.IMUX.39.DELAY</td><td>BUFGCE15.CLK_IN_CKINT</td></tr>
<tr><td>TCELL31:IMUX.IMUX.40.DELAY</td><td>BUFGCE16.CLK_IN_CKINT</td></tr>
<tr><td>TCELL31:IMUX.IMUX.41.DELAY</td><td>BUFGCE17.CLK_IN_CKINT</td></tr>
<tr><td>TCELL31:IMUX.IMUX.42.DELAY</td><td>BUFGCE18.CLK_IN_CKINT</td></tr>
<tr><td>TCELL31:IMUX.IMUX.43.DELAY</td><td>BUFGCE19.CLK_IN_CKINT</td></tr>
<tr><td>TCELL31:IMUX.IMUX.44.DELAY</td><td>BUFGCE20.CLK_IN_CKINT</td></tr>
<tr><td>TCELL31:IMUX.IMUX.45.DELAY</td><td>BUFGCE21.CLK_IN_CKINT</td></tr>
<tr><td>TCELL31:IMUX.IMUX.46.DELAY</td><td>BUFGCE22.CLK_IN_CKINT</td></tr>
<tr><td>TCELL31:IMUX.IMUX.47.DELAY</td><td>BUFGCE23.CLK_IN_CKINT</td></tr>
<tr><td>TCELL32:IMUX.IMUX.0.DELAY</td><td>ABUS_SWITCH_CMT.TEST_ANALOGBUS_SEL_B</td></tr>
<tr><td>TCELL41:IMUX.BYP.0.DELAY</td><td>MMCM.TESTIN28</td></tr>
<tr><td>TCELL41:IMUX.BYP.1.DELAY</td><td>MMCM.TESTIN29</td></tr>
<tr><td>TCELL41:IMUX.BYP.2.DELAY</td><td>MMCM.TESTIN30</td></tr>
<tr><td>TCELL41:IMUX.BYP.3.DELAY</td><td>MMCM.TESTIN31</td></tr>
<tr><td>TCELL41:IMUX.IMUX.0.DELAY</td><td>MMCM.CLKINSEL</td></tr>
<tr><td>TCELL42:IMUX.BYP.0.DELAY</td><td>MMCM.TESTIN24</td></tr>
<tr><td>TCELL42:IMUX.BYP.1.DELAY</td><td>MMCM.TESTIN25</td></tr>
<tr><td>TCELL42:IMUX.BYP.2.DELAY</td><td>MMCM.TESTIN26</td></tr>
<tr><td>TCELL42:IMUX.BYP.3.DELAY</td><td>MMCM.TESTIN27</td></tr>
<tr><td>TCELL43:OUT.0.TMIN</td><td>MMCM.TESTOUT14</td></tr>
<tr><td>TCELL43:OUT.1.TMIN</td><td>MMCM.TESTOUT15</td></tr>
<tr><td>TCELL43:IMUX.BYP.0.DELAY</td><td>MMCM.TESTIN20</td></tr>
<tr><td>TCELL43:IMUX.BYP.1.DELAY</td><td>MMCM.TESTIN21</td></tr>
<tr><td>TCELL43:IMUX.BYP.2.DELAY</td><td>MMCM.TESTIN22</td></tr>
<tr><td>TCELL43:IMUX.BYP.3.DELAY</td><td>MMCM.TESTIN23</td></tr>
<tr><td>TCELL44:OUT.0.TMIN</td><td>MMCM.TESTOUT11</td></tr>
<tr><td>TCELL44:OUT.1.TMIN</td><td>MMCM.TESTOUT12</td></tr>
<tr><td>TCELL44:OUT.2.TMIN</td><td>MMCM.TESTOUT13</td></tr>
<tr><td>TCELL44:IMUX.BYP.0.DELAY</td><td>MMCM.TESTIN16</td></tr>
<tr><td>TCELL44:IMUX.BYP.1.DELAY</td><td>MMCM.TESTIN17</td></tr>
<tr><td>TCELL44:IMUX.BYP.2.DELAY</td><td>MMCM.TESTIN18</td></tr>
<tr><td>TCELL44:IMUX.BYP.3.DELAY</td><td>MMCM.TESTIN19</td></tr>
<tr><td>TCELL45:OUT.0.TMIN</td><td>MMCM.TESTOUT8</td></tr>
<tr><td>TCELL45:OUT.1.TMIN</td><td>MMCM.TESTOUT9</td></tr>
<tr><td>TCELL45:OUT.2.TMIN</td><td>MMCM.TESTOUT10</td></tr>
<tr><td>TCELL45:IMUX.BYP.0.DELAY</td><td>MMCM.TESTIN12</td></tr>
<tr><td>TCELL45:IMUX.BYP.1.DELAY</td><td>MMCM.TESTIN13</td></tr>
<tr><td>TCELL45:IMUX.BYP.2.DELAY</td><td>MMCM.TESTIN14</td></tr>
<tr><td>TCELL45:IMUX.BYP.3.DELAY</td><td>MMCM.TESTIN15</td></tr>
<tr><td>TCELL46:OUT.0.TMIN</td><td>MMCM.TESTOUT5</td></tr>
<tr><td>TCELL46:OUT.1.TMIN</td><td>MMCM.TESTOUT6</td></tr>
<tr><td>TCELL46:OUT.2.TMIN</td><td>MMCM.TESTOUT7</td></tr>
<tr><td>TCELL46:IMUX.BYP.0.DELAY</td><td>MMCM.TESTIN8</td></tr>
<tr><td>TCELL46:IMUX.BYP.1.DELAY</td><td>MMCM.TESTIN9</td></tr>
<tr><td>TCELL46:IMUX.BYP.2.DELAY</td><td>MMCM.TESTIN10</td></tr>
<tr><td>TCELL46:IMUX.BYP.3.DELAY</td><td>MMCM.TESTIN11</td></tr>
<tr><td>TCELL47:OUT.0.TMIN</td><td>MMCM.TESTOUT2</td></tr>
<tr><td>TCELL47:OUT.1.TMIN</td><td>MMCM.TESTOUT3</td></tr>
<tr><td>TCELL47:OUT.2.TMIN</td><td>MMCM.TESTOUT4</td></tr>
<tr><td>TCELL47:IMUX.BYP.0.DELAY</td><td>MMCM.TESTIN4</td></tr>
<tr><td>TCELL47:IMUX.BYP.1.DELAY</td><td>MMCM.TESTIN5</td></tr>
<tr><td>TCELL47:IMUX.BYP.2.DELAY</td><td>MMCM.TESTIN6</td></tr>
<tr><td>TCELL47:IMUX.BYP.3.DELAY</td><td>MMCM.TESTIN7</td></tr>
<tr><td>TCELL47:IMUX.IMUX.0.DELAY</td><td>MMCM.SCANMODEB</td></tr>
<tr><td>TCELL48:OUT.0.TMIN</td><td>MMCM.DOUT15</td></tr>
<tr><td>TCELL48:OUT.1.TMIN</td><td>MMCM.TESTOUT0</td></tr>
<tr><td>TCELL48:OUT.2.TMIN</td><td>MMCM.TESTOUT1</td></tr>
<tr><td>TCELL48:IMUX.BYP.0.DELAY</td><td>MMCM.TESTIN0</td></tr>
<tr><td>TCELL48:IMUX.BYP.1.DELAY</td><td>MMCM.TESTIN1</td></tr>
<tr><td>TCELL48:IMUX.BYP.2.DELAY</td><td>MMCM.TESTIN2</td></tr>
<tr><td>TCELL48:IMUX.BYP.3.DELAY</td><td>MMCM.TESTIN3</td></tr>
<tr><td>TCELL48:IMUX.IMUX.0.DELAY</td><td>MMCM.SCANENB</td></tr>
<tr><td>TCELL49:OUT.0.TMIN</td><td>MMCM.DOUT12</td></tr>
<tr><td>TCELL49:OUT.1.TMIN</td><td>MMCM.DOUT13</td></tr>
<tr><td>TCELL49:OUT.2.TMIN</td><td>MMCM.DOUT14</td></tr>
<tr><td>TCELL49:IMUX.BYP.0.DELAY</td><td>MMCM.DADDR4</td></tr>
<tr><td>TCELL49:IMUX.BYP.1.DELAY</td><td>MMCM.DADDR5</td></tr>
<tr><td>TCELL49:IMUX.BYP.2.DELAY</td><td>MMCM.DADDR6</td></tr>
<tr><td>TCELL49:IMUX.IMUX.0.DELAY</td><td>MMCM.SCANIN</td></tr>
<tr><td>TCELL50:OUT.0.TMIN</td><td>MMCM.DOUT9</td></tr>
<tr><td>TCELL50:OUT.1.TMIN</td><td>MMCM.DOUT10</td></tr>
<tr><td>TCELL50:OUT.2.TMIN</td><td>MMCM.DOUT11</td></tr>
<tr><td>TCELL50:IMUX.BYP.0.DELAY</td><td>MMCM.DADDR0</td></tr>
<tr><td>TCELL50:IMUX.BYP.1.DELAY</td><td>MMCM.DADDR1</td></tr>
<tr><td>TCELL50:IMUX.BYP.2.DELAY</td><td>MMCM.DADDR2</td></tr>
<tr><td>TCELL50:IMUX.BYP.3.DELAY</td><td>MMCM.DADDR3</td></tr>
<tr><td>TCELL50:IMUX.IMUX.0.DELAY</td><td>MMCM.CDDCREQ</td></tr>
<tr><td>TCELL51:OUT.0.TMIN</td><td>MMCM.DOUT6</td></tr>
<tr><td>TCELL51:OUT.1.TMIN</td><td>MMCM.DOUT7</td></tr>
<tr><td>TCELL51:OUT.2.TMIN</td><td>MMCM.DOUT8</td></tr>
<tr><td>TCELL51:IMUX.BYP.0.DELAY</td><td>MMCM.DI12</td></tr>
<tr><td>TCELL51:IMUX.BYP.1.DELAY</td><td>MMCM.DI13</td></tr>
<tr><td>TCELL51:IMUX.BYP.2.DELAY</td><td>MMCM.DI14</td></tr>
<tr><td>TCELL51:IMUX.BYP.3.DELAY</td><td>MMCM.DI15</td></tr>
<tr><td>TCELL51:IMUX.IMUX.0.DELAY</td><td>MMCM.DWE</td></tr>
<tr><td>TCELL52:OUT.0.TMIN</td><td>MMCM.DOUT3</td></tr>
<tr><td>TCELL52:OUT.1.TMIN</td><td>MMCM.DOUT4</td></tr>
<tr><td>TCELL52:OUT.2.TMIN</td><td>MMCM.DOUT5</td></tr>
<tr><td>TCELL52:IMUX.CTRL.0</td><td>MMCM.DCLK</td></tr>
<tr><td>TCELL52:IMUX.BYP.0.DELAY</td><td>MMCM.DI8</td></tr>
<tr><td>TCELL52:IMUX.BYP.1.DELAY</td><td>MMCM.DI9</td></tr>
<tr><td>TCELL52:IMUX.BYP.2.DELAY</td><td>MMCM.DI10</td></tr>
<tr><td>TCELL52:IMUX.BYP.3.DELAY</td><td>MMCM.DI11</td></tr>
<tr><td>TCELL52:IMUX.IMUX.0.DELAY</td><td>MMCM.DEN</td></tr>
<tr><td>TCELL53:OUT.0.TMIN</td><td>MMCM.DOUT0</td></tr>
<tr><td>TCELL53:OUT.1.TMIN</td><td>MMCM.DOUT1</td></tr>
<tr><td>TCELL53:OUT.2.TMIN</td><td>MMCM.DOUT2</td></tr>
<tr><td>TCELL53:IMUX.CTRL.0</td><td>MMCM.PSCLK</td></tr>
<tr><td>TCELL53:IMUX.BYP.0.DELAY</td><td>MMCM.DI4</td></tr>
<tr><td>TCELL53:IMUX.BYP.1.DELAY</td><td>MMCM.DI5</td></tr>
<tr><td>TCELL53:IMUX.BYP.2.DELAY</td><td>MMCM.DI6</td></tr>
<tr><td>TCELL53:IMUX.BYP.3.DELAY</td><td>MMCM.DI7</td></tr>
<tr><td>TCELL53:IMUX.IMUX.0.DELAY</td><td>MMCM.PWRDWN</td></tr>
<tr><td>TCELL54:OUT.0.TMIN</td><td>MMCM.LOCKED</td></tr>
<tr><td>TCELL54:OUT.1.TMIN</td><td>MMCM.DRDY</td></tr>
<tr><td>TCELL54:OUT.2.TMIN</td><td>MMCM.SCANOUT</td></tr>
<tr><td>TCELL54:IMUX.CTRL.0</td><td>MMCM.SCANCLK</td></tr>
<tr><td>TCELL54:IMUX.BYP.0.DELAY</td><td>MMCM.DI0</td></tr>
<tr><td>TCELL54:IMUX.BYP.1.DELAY</td><td>MMCM.DI1</td></tr>
<tr><td>TCELL54:IMUX.BYP.2.DELAY</td><td>MMCM.DI2</td></tr>
<tr><td>TCELL54:IMUX.BYP.3.DELAY</td><td>MMCM.DI3</td></tr>
<tr><td>TCELL54:IMUX.IMUX.0.DELAY</td><td>MMCM.RST</td></tr>
<tr><td>TCELL55:OUT.0.TMIN</td><td>MMCM.CLKFBSTOPPED</td></tr>
<tr><td>TCELL55:OUT.1.TMIN</td><td>MMCM.CLKINSTOPPED</td></tr>
<tr><td>TCELL55:OUT.2.TMIN</td><td>MMCM.PSDONE</td></tr>
<tr><td>TCELL55:IMUX.IMUX.0.DELAY</td><td>MMCM.PSINCDEC</td></tr>
<tr><td>TCELL56:OUT.0.TMIN</td><td>MMCM.CDDCDONE</td></tr>
<tr><td>TCELL56:IMUX.IMUX.0.DELAY</td><td>MMCM.PSEN</td></tr>
</tbody>
</table></div>
<h2 id="tile-cmt_hbm"><a class="header" href="#tile-cmt_hbm">Tile CMT_HBM</a></h2>
<p>Cells: 60</p>
<h3 id="bel-bufce_row_cmt0-1"><a class="header" href="#bel-bufce_row_cmt0-1">Bel BUFCE_ROW_CMT0</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascaleplus CMT_HBM bel BUFCE_ROW_CMT0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE_PRE_OPTINV</td><td>input</td><td>TCELL28:IMUX.IMUX.17.DELAY</td></tr>
<tr><td>OPT_DELAY_TEST0</td><td>input</td><td>TCELL30:RCLK.IMUX.16</td></tr>
<tr><td>OPT_DELAY_TEST1</td><td>input</td><td>TCELL30:RCLK.IMUX.18</td></tr>
<tr><td>OPT_DELAY_TEST2</td><td>input</td><td>TCELL30:RCLK.IMUX.20</td></tr>
</tbody>
</table></div>
<h3 id="bel-bufce_row_cmt1-1"><a class="header" href="#bel-bufce_row_cmt1-1">Bel BUFCE_ROW_CMT1</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascaleplus CMT_HBM bel BUFCE_ROW_CMT1</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE_PRE_OPTINV</td><td>input</td><td>TCELL28:IMUX.IMUX.18.DELAY</td></tr>
<tr><td>OPT_DELAY_TEST0</td><td>input</td><td>TCELL30:RCLK.IMUX.16</td></tr>
<tr><td>OPT_DELAY_TEST1</td><td>input</td><td>TCELL30:RCLK.IMUX.18</td></tr>
<tr><td>OPT_DELAY_TEST2</td><td>input</td><td>TCELL30:RCLK.IMUX.20</td></tr>
</tbody>
</table></div>
<h3 id="bel-bufce_row_cmt2-1"><a class="header" href="#bel-bufce_row_cmt2-1">Bel BUFCE_ROW_CMT2</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascaleplus CMT_HBM bel BUFCE_ROW_CMT2</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE_PRE_OPTINV</td><td>input</td><td>TCELL28:IMUX.IMUX.19.DELAY</td></tr>
<tr><td>OPT_DELAY_TEST0</td><td>input</td><td>TCELL30:RCLK.IMUX.16</td></tr>
<tr><td>OPT_DELAY_TEST1</td><td>input</td><td>TCELL30:RCLK.IMUX.18</td></tr>
<tr><td>OPT_DELAY_TEST2</td><td>input</td><td>TCELL30:RCLK.IMUX.20</td></tr>
</tbody>
</table></div>
<h3 id="bel-bufce_row_cmt3-1"><a class="header" href="#bel-bufce_row_cmt3-1">Bel BUFCE_ROW_CMT3</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascaleplus CMT_HBM bel BUFCE_ROW_CMT3</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE_PRE_OPTINV</td><td>input</td><td>TCELL28:IMUX.IMUX.20.DELAY</td></tr>
<tr><td>OPT_DELAY_TEST0</td><td>input</td><td>TCELL30:RCLK.IMUX.17</td></tr>
<tr><td>OPT_DELAY_TEST1</td><td>input</td><td>TCELL30:RCLK.IMUX.19</td></tr>
<tr><td>OPT_DELAY_TEST2</td><td>input</td><td>TCELL30:RCLK.IMUX.21</td></tr>
</tbody>
</table></div>
<h3 id="bel-bufce_row_cmt4-1"><a class="header" href="#bel-bufce_row_cmt4-1">Bel BUFCE_ROW_CMT4</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascaleplus CMT_HBM bel BUFCE_ROW_CMT4</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE_PRE_OPTINV</td><td>input</td><td>TCELL28:IMUX.IMUX.21.DELAY</td></tr>
<tr><td>OPT_DELAY_TEST0</td><td>input</td><td>TCELL30:RCLK.IMUX.17</td></tr>
<tr><td>OPT_DELAY_TEST1</td><td>input</td><td>TCELL30:RCLK.IMUX.19</td></tr>
<tr><td>OPT_DELAY_TEST2</td><td>input</td><td>TCELL30:RCLK.IMUX.21</td></tr>
</tbody>
</table></div>
<h3 id="bel-bufce_row_cmt5-1"><a class="header" href="#bel-bufce_row_cmt5-1">Bel BUFCE_ROW_CMT5</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascaleplus CMT_HBM bel BUFCE_ROW_CMT5</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE_PRE_OPTINV</td><td>input</td><td>TCELL28:IMUX.IMUX.22.DELAY</td></tr>
<tr><td>OPT_DELAY_TEST0</td><td>input</td><td>TCELL30:RCLK.IMUX.17</td></tr>
<tr><td>OPT_DELAY_TEST1</td><td>input</td><td>TCELL30:RCLK.IMUX.19</td></tr>
<tr><td>OPT_DELAY_TEST2</td><td>input</td><td>TCELL30:RCLK.IMUX.21</td></tr>
</tbody>
</table></div>
<h3 id="bel-bufce_row_cmt6-1"><a class="header" href="#bel-bufce_row_cmt6-1">Bel BUFCE_ROW_CMT6</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascaleplus CMT_HBM bel BUFCE_ROW_CMT6</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE_PRE_OPTINV</td><td>input</td><td>TCELL28:IMUX.IMUX.23.DELAY</td></tr>
<tr><td>OPT_DELAY_TEST0</td><td>input</td><td>TCELL30:RCLK.IMUX.16</td></tr>
<tr><td>OPT_DELAY_TEST1</td><td>input</td><td>TCELL30:RCLK.IMUX.18</td></tr>
<tr><td>OPT_DELAY_TEST2</td><td>input</td><td>TCELL30:RCLK.IMUX.20</td></tr>
</tbody>
</table></div>
<h3 id="bel-bufce_row_cmt7-1"><a class="header" href="#bel-bufce_row_cmt7-1">Bel BUFCE_ROW_CMT7</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascaleplus CMT_HBM bel BUFCE_ROW_CMT7</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE_PRE_OPTINV</td><td>input</td><td>TCELL28:IMUX.IMUX.24.DELAY</td></tr>
<tr><td>OPT_DELAY_TEST0</td><td>input</td><td>TCELL30:RCLK.IMUX.16</td></tr>
<tr><td>OPT_DELAY_TEST1</td><td>input</td><td>TCELL30:RCLK.IMUX.18</td></tr>
<tr><td>OPT_DELAY_TEST2</td><td>input</td><td>TCELL30:RCLK.IMUX.20</td></tr>
</tbody>
</table></div>
<h3 id="bel-bufce_row_cmt8-1"><a class="header" href="#bel-bufce_row_cmt8-1">Bel BUFCE_ROW_CMT8</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascaleplus CMT_HBM bel BUFCE_ROW_CMT8</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE_PRE_OPTINV</td><td>input</td><td>TCELL28:IMUX.IMUX.25.DELAY</td></tr>
<tr><td>OPT_DELAY_TEST0</td><td>input</td><td>TCELL30:RCLK.IMUX.16</td></tr>
<tr><td>OPT_DELAY_TEST1</td><td>input</td><td>TCELL30:RCLK.IMUX.18</td></tr>
<tr><td>OPT_DELAY_TEST2</td><td>input</td><td>TCELL30:RCLK.IMUX.20</td></tr>
</tbody>
</table></div>
<h3 id="bel-bufce_row_cmt9-1"><a class="header" href="#bel-bufce_row_cmt9-1">Bel BUFCE_ROW_CMT9</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascaleplus CMT_HBM bel BUFCE_ROW_CMT9</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE_PRE_OPTINV</td><td>input</td><td>TCELL28:IMUX.IMUX.26.DELAY</td></tr>
<tr><td>OPT_DELAY_TEST0</td><td>input</td><td>TCELL30:RCLK.IMUX.17</td></tr>
<tr><td>OPT_DELAY_TEST1</td><td>input</td><td>TCELL30:RCLK.IMUX.19</td></tr>
<tr><td>OPT_DELAY_TEST2</td><td>input</td><td>TCELL30:RCLK.IMUX.21</td></tr>
</tbody>
</table></div>
<h3 id="bel-bufce_row_cmt10-1"><a class="header" href="#bel-bufce_row_cmt10-1">Bel BUFCE_ROW_CMT10</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascaleplus CMT_HBM bel BUFCE_ROW_CMT10</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE_PRE_OPTINV</td><td>input</td><td>TCELL28:IMUX.IMUX.27.DELAY</td></tr>
<tr><td>OPT_DELAY_TEST0</td><td>input</td><td>TCELL30:RCLK.IMUX.17</td></tr>
<tr><td>OPT_DELAY_TEST1</td><td>input</td><td>TCELL30:RCLK.IMUX.19</td></tr>
<tr><td>OPT_DELAY_TEST2</td><td>input</td><td>TCELL30:RCLK.IMUX.21</td></tr>
</tbody>
</table></div>
<h3 id="bel-bufce_row_cmt11-1"><a class="header" href="#bel-bufce_row_cmt11-1">Bel BUFCE_ROW_CMT11</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascaleplus CMT_HBM bel BUFCE_ROW_CMT11</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE_PRE_OPTINV</td><td>input</td><td>TCELL28:IMUX.IMUX.28.DELAY</td></tr>
<tr><td>OPT_DELAY_TEST0</td><td>input</td><td>TCELL30:RCLK.IMUX.17</td></tr>
<tr><td>OPT_DELAY_TEST1</td><td>input</td><td>TCELL30:RCLK.IMUX.19</td></tr>
<tr><td>OPT_DELAY_TEST2</td><td>input</td><td>TCELL30:RCLK.IMUX.21</td></tr>
</tbody>
</table></div>
<h3 id="bel-bufce_row_cmt12-1"><a class="header" href="#bel-bufce_row_cmt12-1">Bel BUFCE_ROW_CMT12</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascaleplus CMT_HBM bel BUFCE_ROW_CMT12</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE_PRE_OPTINV</td><td>input</td><td>TCELL28:IMUX.IMUX.29.DELAY</td></tr>
<tr><td>OPT_DELAY_TEST0</td><td>input</td><td>TCELL30:RCLK.IMUX.16</td></tr>
<tr><td>OPT_DELAY_TEST1</td><td>input</td><td>TCELL30:RCLK.IMUX.18</td></tr>
<tr><td>OPT_DELAY_TEST2</td><td>input</td><td>TCELL30:RCLK.IMUX.20</td></tr>
</tbody>
</table></div>
<h3 id="bel-bufce_row_cmt13-1"><a class="header" href="#bel-bufce_row_cmt13-1">Bel BUFCE_ROW_CMT13</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascaleplus CMT_HBM bel BUFCE_ROW_CMT13</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE_PRE_OPTINV</td><td>input</td><td>TCELL28:IMUX.IMUX.30.DELAY</td></tr>
<tr><td>OPT_DELAY_TEST0</td><td>input</td><td>TCELL30:RCLK.IMUX.16</td></tr>
<tr><td>OPT_DELAY_TEST1</td><td>input</td><td>TCELL30:RCLK.IMUX.18</td></tr>
<tr><td>OPT_DELAY_TEST2</td><td>input</td><td>TCELL30:RCLK.IMUX.20</td></tr>
</tbody>
</table></div>
<h3 id="bel-bufce_row_cmt14-1"><a class="header" href="#bel-bufce_row_cmt14-1">Bel BUFCE_ROW_CMT14</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascaleplus CMT_HBM bel BUFCE_ROW_CMT14</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE_PRE_OPTINV</td><td>input</td><td>TCELL28:IMUX.IMUX.31.DELAY</td></tr>
<tr><td>OPT_DELAY_TEST0</td><td>input</td><td>TCELL30:RCLK.IMUX.16</td></tr>
<tr><td>OPT_DELAY_TEST1</td><td>input</td><td>TCELL30:RCLK.IMUX.18</td></tr>
<tr><td>OPT_DELAY_TEST2</td><td>input</td><td>TCELL30:RCLK.IMUX.20</td></tr>
</tbody>
</table></div>
<h3 id="bel-bufce_row_cmt15-1"><a class="header" href="#bel-bufce_row_cmt15-1">Bel BUFCE_ROW_CMT15</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascaleplus CMT_HBM bel BUFCE_ROW_CMT15</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE_PRE_OPTINV</td><td>input</td><td>TCELL28:IMUX.IMUX.32.DELAY</td></tr>
<tr><td>OPT_DELAY_TEST0</td><td>input</td><td>TCELL30:RCLK.IMUX.17</td></tr>
<tr><td>OPT_DELAY_TEST1</td><td>input</td><td>TCELL30:RCLK.IMUX.19</td></tr>
<tr><td>OPT_DELAY_TEST2</td><td>input</td><td>TCELL30:RCLK.IMUX.21</td></tr>
</tbody>
</table></div>
<h3 id="bel-bufce_row_cmt16-1"><a class="header" href="#bel-bufce_row_cmt16-1">Bel BUFCE_ROW_CMT16</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascaleplus CMT_HBM bel BUFCE_ROW_CMT16</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE_PRE_OPTINV</td><td>input</td><td>TCELL28:IMUX.IMUX.33.DELAY</td></tr>
<tr><td>OPT_DELAY_TEST0</td><td>input</td><td>TCELL30:RCLK.IMUX.17</td></tr>
<tr><td>OPT_DELAY_TEST1</td><td>input</td><td>TCELL30:RCLK.IMUX.19</td></tr>
<tr><td>OPT_DELAY_TEST2</td><td>input</td><td>TCELL30:RCLK.IMUX.21</td></tr>
</tbody>
</table></div>
<h3 id="bel-bufce_row_cmt17-1"><a class="header" href="#bel-bufce_row_cmt17-1">Bel BUFCE_ROW_CMT17</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascaleplus CMT_HBM bel BUFCE_ROW_CMT17</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE_PRE_OPTINV</td><td>input</td><td>TCELL28:IMUX.IMUX.34.DELAY</td></tr>
<tr><td>OPT_DELAY_TEST0</td><td>input</td><td>TCELL30:RCLK.IMUX.17</td></tr>
<tr><td>OPT_DELAY_TEST1</td><td>input</td><td>TCELL30:RCLK.IMUX.19</td></tr>
<tr><td>OPT_DELAY_TEST2</td><td>input</td><td>TCELL30:RCLK.IMUX.21</td></tr>
</tbody>
</table></div>
<h3 id="bel-bufce_row_cmt18-1"><a class="header" href="#bel-bufce_row_cmt18-1">Bel BUFCE_ROW_CMT18</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascaleplus CMT_HBM bel BUFCE_ROW_CMT18</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE_PRE_OPTINV</td><td>input</td><td>TCELL28:IMUX.IMUX.35.DELAY</td></tr>
<tr><td>OPT_DELAY_TEST0</td><td>input</td><td>TCELL30:RCLK.IMUX.16</td></tr>
<tr><td>OPT_DELAY_TEST1</td><td>input</td><td>TCELL30:RCLK.IMUX.18</td></tr>
<tr><td>OPT_DELAY_TEST2</td><td>input</td><td>TCELL30:RCLK.IMUX.20</td></tr>
</tbody>
</table></div>
<h3 id="bel-bufce_row_cmt19-1"><a class="header" href="#bel-bufce_row_cmt19-1">Bel BUFCE_ROW_CMT19</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascaleplus CMT_HBM bel BUFCE_ROW_CMT19</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE_PRE_OPTINV</td><td>input</td><td>TCELL28:IMUX.IMUX.36.DELAY</td></tr>
<tr><td>OPT_DELAY_TEST0</td><td>input</td><td>TCELL30:RCLK.IMUX.16</td></tr>
<tr><td>OPT_DELAY_TEST1</td><td>input</td><td>TCELL30:RCLK.IMUX.18</td></tr>
<tr><td>OPT_DELAY_TEST2</td><td>input</td><td>TCELL30:RCLK.IMUX.20</td></tr>
</tbody>
</table></div>
<h3 id="bel-bufce_row_cmt20-1"><a class="header" href="#bel-bufce_row_cmt20-1">Bel BUFCE_ROW_CMT20</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascaleplus CMT_HBM bel BUFCE_ROW_CMT20</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE_PRE_OPTINV</td><td>input</td><td>TCELL28:IMUX.IMUX.37.DELAY</td></tr>
<tr><td>OPT_DELAY_TEST0</td><td>input</td><td>TCELL30:RCLK.IMUX.16</td></tr>
<tr><td>OPT_DELAY_TEST1</td><td>input</td><td>TCELL30:RCLK.IMUX.18</td></tr>
<tr><td>OPT_DELAY_TEST2</td><td>input</td><td>TCELL30:RCLK.IMUX.20</td></tr>
</tbody>
</table></div>
<h3 id="bel-bufce_row_cmt21-1"><a class="header" href="#bel-bufce_row_cmt21-1">Bel BUFCE_ROW_CMT21</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascaleplus CMT_HBM bel BUFCE_ROW_CMT21</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE_PRE_OPTINV</td><td>input</td><td>TCELL28:IMUX.IMUX.38.DELAY</td></tr>
<tr><td>OPT_DELAY_TEST0</td><td>input</td><td>TCELL30:RCLK.IMUX.17</td></tr>
<tr><td>OPT_DELAY_TEST1</td><td>input</td><td>TCELL30:RCLK.IMUX.19</td></tr>
<tr><td>OPT_DELAY_TEST2</td><td>input</td><td>TCELL30:RCLK.IMUX.21</td></tr>
</tbody>
</table></div>
<h3 id="bel-bufce_row_cmt22-1"><a class="header" href="#bel-bufce_row_cmt22-1">Bel BUFCE_ROW_CMT22</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascaleplus CMT_HBM bel BUFCE_ROW_CMT22</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE_PRE_OPTINV</td><td>input</td><td>TCELL28:IMUX.IMUX.39.DELAY</td></tr>
<tr><td>OPT_DELAY_TEST0</td><td>input</td><td>TCELL30:RCLK.IMUX.17</td></tr>
<tr><td>OPT_DELAY_TEST1</td><td>input</td><td>TCELL30:RCLK.IMUX.19</td></tr>
<tr><td>OPT_DELAY_TEST2</td><td>input</td><td>TCELL30:RCLK.IMUX.21</td></tr>
</tbody>
</table></div>
<h3 id="bel-bufce_row_cmt23-1"><a class="header" href="#bel-bufce_row_cmt23-1">Bel BUFCE_ROW_CMT23</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascaleplus CMT_HBM bel BUFCE_ROW_CMT23</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE_PRE_OPTINV</td><td>input</td><td>TCELL28:IMUX.IMUX.40.DELAY</td></tr>
<tr><td>OPT_DELAY_TEST0</td><td>input</td><td>TCELL30:RCLK.IMUX.17</td></tr>
<tr><td>OPT_DELAY_TEST1</td><td>input</td><td>TCELL30:RCLK.IMUX.19</td></tr>
<tr><td>OPT_DELAY_TEST2</td><td>input</td><td>TCELL30:RCLK.IMUX.21</td></tr>
</tbody>
</table></div>
<h3 id="bel-gclk_test_buf_cmt0-1"><a class="header" href="#bel-gclk_test_buf_cmt0-1">Bel GCLK_TEST_BUF_CMT0</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascaleplus CMT_HBM bel GCLK_TEST_BUF_CMT0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
</tbody>
</table></div>
<h3 id="bel-gclk_test_buf_cmt1-1"><a class="header" href="#bel-gclk_test_buf_cmt1-1">Bel GCLK_TEST_BUF_CMT1</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascaleplus CMT_HBM bel GCLK_TEST_BUF_CMT1</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
</tbody>
</table></div>
<h3 id="bel-gclk_test_buf_cmt2-1"><a class="header" href="#bel-gclk_test_buf_cmt2-1">Bel GCLK_TEST_BUF_CMT2</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascaleplus CMT_HBM bel GCLK_TEST_BUF_CMT2</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
</tbody>
</table></div>
<h3 id="bel-gclk_test_buf_cmt3-1"><a class="header" href="#bel-gclk_test_buf_cmt3-1">Bel GCLK_TEST_BUF_CMT3</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascaleplus CMT_HBM bel GCLK_TEST_BUF_CMT3</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
</tbody>
</table></div>
<h3 id="bel-gclk_test_buf_cmt4-1"><a class="header" href="#bel-gclk_test_buf_cmt4-1">Bel GCLK_TEST_BUF_CMT4</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascaleplus CMT_HBM bel GCLK_TEST_BUF_CMT4</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
</tbody>
</table></div>
<h3 id="bel-gclk_test_buf_cmt5-1"><a class="header" href="#bel-gclk_test_buf_cmt5-1">Bel GCLK_TEST_BUF_CMT5</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascaleplus CMT_HBM bel GCLK_TEST_BUF_CMT5</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
</tbody>
</table></div>
<h3 id="bel-gclk_test_buf_cmt6-1"><a class="header" href="#bel-gclk_test_buf_cmt6-1">Bel GCLK_TEST_BUF_CMT6</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascaleplus CMT_HBM bel GCLK_TEST_BUF_CMT6</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
</tbody>
</table></div>
<h3 id="bel-gclk_test_buf_cmt7-1"><a class="header" href="#bel-gclk_test_buf_cmt7-1">Bel GCLK_TEST_BUF_CMT7</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascaleplus CMT_HBM bel GCLK_TEST_BUF_CMT7</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
</tbody>
</table></div>
<h3 id="bel-gclk_test_buf_cmt8-1"><a class="header" href="#bel-gclk_test_buf_cmt8-1">Bel GCLK_TEST_BUF_CMT8</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascaleplus CMT_HBM bel GCLK_TEST_BUF_CMT8</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
</tbody>
</table></div>
<h3 id="bel-gclk_test_buf_cmt9-1"><a class="header" href="#bel-gclk_test_buf_cmt9-1">Bel GCLK_TEST_BUF_CMT9</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascaleplus CMT_HBM bel GCLK_TEST_BUF_CMT9</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
</tbody>
</table></div>
<h3 id="bel-gclk_test_buf_cmt10-1"><a class="header" href="#bel-gclk_test_buf_cmt10-1">Bel GCLK_TEST_BUF_CMT10</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascaleplus CMT_HBM bel GCLK_TEST_BUF_CMT10</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
</tbody>
</table></div>
<h3 id="bel-gclk_test_buf_cmt11-1"><a class="header" href="#bel-gclk_test_buf_cmt11-1">Bel GCLK_TEST_BUF_CMT11</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascaleplus CMT_HBM bel GCLK_TEST_BUF_CMT11</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
</tbody>
</table></div>
<h3 id="bel-gclk_test_buf_cmt12-1"><a class="header" href="#bel-gclk_test_buf_cmt12-1">Bel GCLK_TEST_BUF_CMT12</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascaleplus CMT_HBM bel GCLK_TEST_BUF_CMT12</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
</tbody>
</table></div>
<h3 id="bel-gclk_test_buf_cmt13-1"><a class="header" href="#bel-gclk_test_buf_cmt13-1">Bel GCLK_TEST_BUF_CMT13</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascaleplus CMT_HBM bel GCLK_TEST_BUF_CMT13</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
</tbody>
</table></div>
<h3 id="bel-gclk_test_buf_cmt14-1"><a class="header" href="#bel-gclk_test_buf_cmt14-1">Bel GCLK_TEST_BUF_CMT14</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascaleplus CMT_HBM bel GCLK_TEST_BUF_CMT14</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
</tbody>
</table></div>
<h3 id="bel-gclk_test_buf_cmt15-1"><a class="header" href="#bel-gclk_test_buf_cmt15-1">Bel GCLK_TEST_BUF_CMT15</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascaleplus CMT_HBM bel GCLK_TEST_BUF_CMT15</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
</tbody>
</table></div>
<h3 id="bel-gclk_test_buf_cmt16-1"><a class="header" href="#bel-gclk_test_buf_cmt16-1">Bel GCLK_TEST_BUF_CMT16</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascaleplus CMT_HBM bel GCLK_TEST_BUF_CMT16</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
</tbody>
</table></div>
<h3 id="bel-gclk_test_buf_cmt17-1"><a class="header" href="#bel-gclk_test_buf_cmt17-1">Bel GCLK_TEST_BUF_CMT17</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascaleplus CMT_HBM bel GCLK_TEST_BUF_CMT17</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
</tbody>
</table></div>
<h3 id="bel-gclk_test_buf_cmt18-1"><a class="header" href="#bel-gclk_test_buf_cmt18-1">Bel GCLK_TEST_BUF_CMT18</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascaleplus CMT_HBM bel GCLK_TEST_BUF_CMT18</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
</tbody>
</table></div>
<h3 id="bel-gclk_test_buf_cmt19-1"><a class="header" href="#bel-gclk_test_buf_cmt19-1">Bel GCLK_TEST_BUF_CMT19</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascaleplus CMT_HBM bel GCLK_TEST_BUF_CMT19</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
</tbody>
</table></div>
<h3 id="bel-gclk_test_buf_cmt20-1"><a class="header" href="#bel-gclk_test_buf_cmt20-1">Bel GCLK_TEST_BUF_CMT20</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascaleplus CMT_HBM bel GCLK_TEST_BUF_CMT20</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
</tbody>
</table></div>
<h3 id="bel-gclk_test_buf_cmt21-1"><a class="header" href="#bel-gclk_test_buf_cmt21-1">Bel GCLK_TEST_BUF_CMT21</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascaleplus CMT_HBM bel GCLK_TEST_BUF_CMT21</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
</tbody>
</table></div>
<h3 id="bel-gclk_test_buf_cmt22-1"><a class="header" href="#bel-gclk_test_buf_cmt22-1">Bel GCLK_TEST_BUF_CMT22</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascaleplus CMT_HBM bel GCLK_TEST_BUF_CMT22</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
</tbody>
</table></div>
<h3 id="bel-gclk_test_buf_cmt23-1"><a class="header" href="#bel-gclk_test_buf_cmt23-1">Bel GCLK_TEST_BUF_CMT23</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascaleplus CMT_HBM bel GCLK_TEST_BUF_CMT23</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
</tbody>
</table></div>
<h3 id="bel-bufgce0-1"><a class="header" href="#bel-bufgce0-1">Bel BUFGCE0</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascaleplus CMT_HBM bel BUFGCE0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE_PRE_OPTINV</td><td>input</td><td>TCELL30:IMUX.IMUX.31.DELAY</td></tr>
<tr><td>CLK_IN_CKINT</td><td>input</td><td>TCELL31:IMUX.IMUX.24.DELAY</td></tr>
</tbody>
</table></div>
<h3 id="bel-bufgce1-1"><a class="header" href="#bel-bufgce1-1">Bel BUFGCE1</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascaleplus CMT_HBM bel BUFGCE1</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE_PRE_OPTINV</td><td>input</td><td>TCELL30:IMUX.IMUX.32.DELAY</td></tr>
<tr><td>CLK_IN_CKINT</td><td>input</td><td>TCELL31:IMUX.IMUX.25.DELAY</td></tr>
</tbody>
</table></div>
<h3 id="bel-bufgce2-1"><a class="header" href="#bel-bufgce2-1">Bel BUFGCE2</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascaleplus CMT_HBM bel BUFGCE2</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE_PRE_OPTINV</td><td>input</td><td>TCELL30:IMUX.IMUX.33.DELAY</td></tr>
<tr><td>CLK_IN_CKINT</td><td>input</td><td>TCELL31:IMUX.IMUX.26.DELAY</td></tr>
</tbody>
</table></div>
<h3 id="bel-bufgce3-1"><a class="header" href="#bel-bufgce3-1">Bel BUFGCE3</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascaleplus CMT_HBM bel BUFGCE3</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE_PRE_OPTINV</td><td>input</td><td>TCELL30:IMUX.IMUX.34.DELAY</td></tr>
<tr><td>CLK_IN_CKINT</td><td>input</td><td>TCELL31:IMUX.IMUX.27.DELAY</td></tr>
</tbody>
</table></div>
<h3 id="bel-bufgce4-1"><a class="header" href="#bel-bufgce4-1">Bel BUFGCE4</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascaleplus CMT_HBM bel BUFGCE4</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE_PRE_OPTINV</td><td>input</td><td>TCELL30:IMUX.IMUX.35.DELAY</td></tr>
<tr><td>CLK_IN_CKINT</td><td>input</td><td>TCELL31:IMUX.IMUX.28.DELAY</td></tr>
</tbody>
</table></div>
<h3 id="bel-bufgce5-1"><a class="header" href="#bel-bufgce5-1">Bel BUFGCE5</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascaleplus CMT_HBM bel BUFGCE5</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE_PRE_OPTINV</td><td>input</td><td>TCELL30:IMUX.IMUX.36.DELAY</td></tr>
<tr><td>CLK_IN_CKINT</td><td>input</td><td>TCELL31:IMUX.IMUX.29.DELAY</td></tr>
</tbody>
</table></div>
<h3 id="bel-bufgce6-1"><a class="header" href="#bel-bufgce6-1">Bel BUFGCE6</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascaleplus CMT_HBM bel BUFGCE6</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE_PRE_OPTINV</td><td>input</td><td>TCELL30:IMUX.IMUX.37.DELAY</td></tr>
<tr><td>CLK_IN_CKINT</td><td>input</td><td>TCELL31:IMUX.IMUX.30.DELAY</td></tr>
</tbody>
</table></div>
<h3 id="bel-bufgce7-1"><a class="header" href="#bel-bufgce7-1">Bel BUFGCE7</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascaleplus CMT_HBM bel BUFGCE7</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE_PRE_OPTINV</td><td>input</td><td>TCELL30:IMUX.IMUX.38.DELAY</td></tr>
<tr><td>CLK_IN_CKINT</td><td>input</td><td>TCELL31:IMUX.IMUX.31.DELAY</td></tr>
</tbody>
</table></div>
<h3 id="bel-bufgce8-1"><a class="header" href="#bel-bufgce8-1">Bel BUFGCE8</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascaleplus CMT_HBM bel BUFGCE8</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE_PRE_OPTINV</td><td>input</td><td>TCELL30:IMUX.IMUX.39.DELAY</td></tr>
<tr><td>CLK_IN_CKINT</td><td>input</td><td>TCELL31:IMUX.IMUX.32.DELAY</td></tr>
</tbody>
</table></div>
<h3 id="bel-bufgce9-1"><a class="header" href="#bel-bufgce9-1">Bel BUFGCE9</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascaleplus CMT_HBM bel BUFGCE9</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE_PRE_OPTINV</td><td>input</td><td>TCELL30:IMUX.IMUX.40.DELAY</td></tr>
<tr><td>CLK_IN_CKINT</td><td>input</td><td>TCELL31:IMUX.IMUX.33.DELAY</td></tr>
</tbody>
</table></div>
<h3 id="bel-bufgce10-1"><a class="header" href="#bel-bufgce10-1">Bel BUFGCE10</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascaleplus CMT_HBM bel BUFGCE10</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE_PRE_OPTINV</td><td>input</td><td>TCELL30:IMUX.IMUX.41.DELAY</td></tr>
<tr><td>CLK_IN_CKINT</td><td>input</td><td>TCELL31:IMUX.IMUX.34.DELAY</td></tr>
</tbody>
</table></div>
<h3 id="bel-bufgce11-1"><a class="header" href="#bel-bufgce11-1">Bel BUFGCE11</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascaleplus CMT_HBM bel BUFGCE11</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE_PRE_OPTINV</td><td>input</td><td>TCELL30:IMUX.IMUX.42.DELAY</td></tr>
<tr><td>CLK_IN_CKINT</td><td>input</td><td>TCELL31:IMUX.IMUX.35.DELAY</td></tr>
</tbody>
</table></div>
<h3 id="bel-bufgce12-1"><a class="header" href="#bel-bufgce12-1">Bel BUFGCE12</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascaleplus CMT_HBM bel BUFGCE12</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE_PRE_OPTINV</td><td>input</td><td>TCELL30:IMUX.IMUX.43.DELAY</td></tr>
<tr><td>CLK_IN_CKINT</td><td>input</td><td>TCELL31:IMUX.IMUX.36.DELAY</td></tr>
</tbody>
</table></div>
<h3 id="bel-bufgce13-1"><a class="header" href="#bel-bufgce13-1">Bel BUFGCE13</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascaleplus CMT_HBM bel BUFGCE13</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE_PRE_OPTINV</td><td>input</td><td>TCELL30:IMUX.IMUX.44.DELAY</td></tr>
<tr><td>CLK_IN_CKINT</td><td>input</td><td>TCELL31:IMUX.IMUX.37.DELAY</td></tr>
</tbody>
</table></div>
<h3 id="bel-bufgce14-1"><a class="header" href="#bel-bufgce14-1">Bel BUFGCE14</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascaleplus CMT_HBM bel BUFGCE14</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE_PRE_OPTINV</td><td>input</td><td>TCELL30:IMUX.IMUX.45.DELAY</td></tr>
<tr><td>CLK_IN_CKINT</td><td>input</td><td>TCELL31:IMUX.IMUX.38.DELAY</td></tr>
</tbody>
</table></div>
<h3 id="bel-bufgce15-1"><a class="header" href="#bel-bufgce15-1">Bel BUFGCE15</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascaleplus CMT_HBM bel BUFGCE15</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE_PRE_OPTINV</td><td>input</td><td>TCELL30:IMUX.IMUX.46.DELAY</td></tr>
<tr><td>CLK_IN_CKINT</td><td>input</td><td>TCELL31:IMUX.IMUX.39.DELAY</td></tr>
</tbody>
</table></div>
<h3 id="bel-bufgce16-1"><a class="header" href="#bel-bufgce16-1">Bel BUFGCE16</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascaleplus CMT_HBM bel BUFGCE16</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE_PRE_OPTINV</td><td>input</td><td>TCELL30:IMUX.IMUX.47.DELAY</td></tr>
<tr><td>CLK_IN_CKINT</td><td>input</td><td>TCELL31:IMUX.IMUX.40.DELAY</td></tr>
</tbody>
</table></div>
<h3 id="bel-bufgce17-1"><a class="header" href="#bel-bufgce17-1">Bel BUFGCE17</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascaleplus CMT_HBM bel BUFGCE17</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE_PRE_OPTINV</td><td>input</td><td>TCELL31:IMUX.IMUX.17.DELAY</td></tr>
<tr><td>CLK_IN_CKINT</td><td>input</td><td>TCELL31:IMUX.IMUX.41.DELAY</td></tr>
</tbody>
</table></div>
<h3 id="bel-bufgce18-1"><a class="header" href="#bel-bufgce18-1">Bel BUFGCE18</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascaleplus CMT_HBM bel BUFGCE18</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE_PRE_OPTINV</td><td>input</td><td>TCELL31:IMUX.IMUX.18.DELAY</td></tr>
<tr><td>CLK_IN_CKINT</td><td>input</td><td>TCELL31:IMUX.IMUX.42.DELAY</td></tr>
</tbody>
</table></div>
<h3 id="bel-bufgce19-1"><a class="header" href="#bel-bufgce19-1">Bel BUFGCE19</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascaleplus CMT_HBM bel BUFGCE19</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE_PRE_OPTINV</td><td>input</td><td>TCELL31:IMUX.IMUX.19.DELAY</td></tr>
<tr><td>CLK_IN_CKINT</td><td>input</td><td>TCELL31:IMUX.IMUX.43.DELAY</td></tr>
</tbody>
</table></div>
<h3 id="bel-bufgce20-1"><a class="header" href="#bel-bufgce20-1">Bel BUFGCE20</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascaleplus CMT_HBM bel BUFGCE20</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE_PRE_OPTINV</td><td>input</td><td>TCELL31:IMUX.IMUX.20.DELAY</td></tr>
<tr><td>CLK_IN_CKINT</td><td>input</td><td>TCELL31:IMUX.IMUX.44.DELAY</td></tr>
</tbody>
</table></div>
<h3 id="bel-bufgce21-1"><a class="header" href="#bel-bufgce21-1">Bel BUFGCE21</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascaleplus CMT_HBM bel BUFGCE21</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE_PRE_OPTINV</td><td>input</td><td>TCELL31:IMUX.IMUX.21.DELAY</td></tr>
<tr><td>CLK_IN_CKINT</td><td>input</td><td>TCELL31:IMUX.IMUX.45.DELAY</td></tr>
</tbody>
</table></div>
<h3 id="bel-bufgce22-1"><a class="header" href="#bel-bufgce22-1">Bel BUFGCE22</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascaleplus CMT_HBM bel BUFGCE22</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE_PRE_OPTINV</td><td>input</td><td>TCELL31:IMUX.IMUX.22.DELAY</td></tr>
<tr><td>CLK_IN_CKINT</td><td>input</td><td>TCELL31:IMUX.IMUX.46.DELAY</td></tr>
</tbody>
</table></div>
<h3 id="bel-bufgce23-1"><a class="header" href="#bel-bufgce23-1">Bel BUFGCE23</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascaleplus CMT_HBM bel BUFGCE23</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE_PRE_OPTINV</td><td>input</td><td>TCELL31:IMUX.IMUX.23.DELAY</td></tr>
<tr><td>CLK_IN_CKINT</td><td>input</td><td>TCELL31:IMUX.IMUX.47.DELAY</td></tr>
</tbody>
</table></div>
<h3 id="bel-bufgctrl0-1"><a class="header" href="#bel-bufgctrl0-1">Bel BUFGCTRL0</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascaleplus CMT_HBM bel BUFGCTRL0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE0_PRE_OPTINV</td><td>input</td><td>TCELL30:IMUX.IMUX.23.DELAY</td></tr>
<tr><td>CE1_PRE_OPTINV</td><td>input</td><td>TCELL29:IMUX.IMUX.46.DELAY</td></tr>
<tr><td>IGNORE0_PRE_OPTINV</td><td>input</td><td>TCELL29:IMUX.IMUX.38.DELAY</td></tr>
<tr><td>IGNORE1_PRE_OPTINV</td><td>input</td><td>TCELL29:IMUX.IMUX.30.DELAY</td></tr>
<tr><td>SEL0_PRE_OPTINV</td><td>input</td><td>TCELL29:IMUX.IMUX.22.DELAY</td></tr>
<tr><td>SEL1_PRE_OPTINV</td><td>input</td><td>TCELL28:IMUX.IMUX.45.DELAY</td></tr>
</tbody>
</table></div>
<h3 id="bel-bufgctrl1-1"><a class="header" href="#bel-bufgctrl1-1">Bel BUFGCTRL1</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascaleplus CMT_HBM bel BUFGCTRL1</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE0_PRE_OPTINV</td><td>input</td><td>TCELL30:IMUX.IMUX.24.DELAY</td></tr>
<tr><td>CE1_PRE_OPTINV</td><td>input</td><td>TCELL29:IMUX.IMUX.47.DELAY</td></tr>
<tr><td>IGNORE0_PRE_OPTINV</td><td>input</td><td>TCELL29:IMUX.IMUX.39.DELAY</td></tr>
<tr><td>IGNORE1_PRE_OPTINV</td><td>input</td><td>TCELL29:IMUX.IMUX.31.DELAY</td></tr>
<tr><td>SEL0_PRE_OPTINV</td><td>input</td><td>TCELL29:IMUX.IMUX.23.DELAY</td></tr>
<tr><td>SEL1_PRE_OPTINV</td><td>input</td><td>TCELL28:IMUX.IMUX.46.DELAY</td></tr>
</tbody>
</table></div>
<h3 id="bel-bufgctrl2-1"><a class="header" href="#bel-bufgctrl2-1">Bel BUFGCTRL2</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascaleplus CMT_HBM bel BUFGCTRL2</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE0_PRE_OPTINV</td><td>input</td><td>TCELL30:IMUX.IMUX.25.DELAY</td></tr>
<tr><td>CE1_PRE_OPTINV</td><td>input</td><td>TCELL30:IMUX.IMUX.17.DELAY</td></tr>
<tr><td>IGNORE0_PRE_OPTINV</td><td>input</td><td>TCELL29:IMUX.IMUX.40.DELAY</td></tr>
<tr><td>IGNORE1_PRE_OPTINV</td><td>input</td><td>TCELL29:IMUX.IMUX.32.DELAY</td></tr>
<tr><td>SEL0_PRE_OPTINV</td><td>input</td><td>TCELL29:IMUX.IMUX.24.DELAY</td></tr>
<tr><td>SEL1_PRE_OPTINV</td><td>input</td><td>TCELL28:IMUX.IMUX.47.DELAY</td></tr>
</tbody>
</table></div>
<h3 id="bel-bufgctrl3-1"><a class="header" href="#bel-bufgctrl3-1">Bel BUFGCTRL3</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascaleplus CMT_HBM bel BUFGCTRL3</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE0_PRE_OPTINV</td><td>input</td><td>TCELL30:IMUX.IMUX.26.DELAY</td></tr>
<tr><td>CE1_PRE_OPTINV</td><td>input</td><td>TCELL30:IMUX.IMUX.18.DELAY</td></tr>
<tr><td>IGNORE0_PRE_OPTINV</td><td>input</td><td>TCELL29:IMUX.IMUX.41.DELAY</td></tr>
<tr><td>IGNORE1_PRE_OPTINV</td><td>input</td><td>TCELL29:IMUX.IMUX.33.DELAY</td></tr>
<tr><td>SEL0_PRE_OPTINV</td><td>input</td><td>TCELL29:IMUX.IMUX.25.DELAY</td></tr>
<tr><td>SEL1_PRE_OPTINV</td><td>input</td><td>TCELL29:IMUX.IMUX.17.DELAY</td></tr>
</tbody>
</table></div>
<h3 id="bel-bufgctrl4-1"><a class="header" href="#bel-bufgctrl4-1">Bel BUFGCTRL4</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascaleplus CMT_HBM bel BUFGCTRL4</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE0_PRE_OPTINV</td><td>input</td><td>TCELL30:IMUX.IMUX.27.DELAY</td></tr>
<tr><td>CE1_PRE_OPTINV</td><td>input</td><td>TCELL30:IMUX.IMUX.19.DELAY</td></tr>
<tr><td>IGNORE0_PRE_OPTINV</td><td>input</td><td>TCELL29:IMUX.IMUX.42.DELAY</td></tr>
<tr><td>IGNORE1_PRE_OPTINV</td><td>input</td><td>TCELL29:IMUX.IMUX.34.DELAY</td></tr>
<tr><td>SEL0_PRE_OPTINV</td><td>input</td><td>TCELL29:IMUX.IMUX.26.DELAY</td></tr>
<tr><td>SEL1_PRE_OPTINV</td><td>input</td><td>TCELL29:IMUX.IMUX.18.DELAY</td></tr>
</tbody>
</table></div>
<h3 id="bel-bufgctrl5-1"><a class="header" href="#bel-bufgctrl5-1">Bel BUFGCTRL5</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascaleplus CMT_HBM bel BUFGCTRL5</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE0_PRE_OPTINV</td><td>input</td><td>TCELL30:IMUX.IMUX.28.DELAY</td></tr>
<tr><td>CE1_PRE_OPTINV</td><td>input</td><td>TCELL30:IMUX.IMUX.20.DELAY</td></tr>
<tr><td>IGNORE0_PRE_OPTINV</td><td>input</td><td>TCELL29:IMUX.IMUX.43.DELAY</td></tr>
<tr><td>IGNORE1_PRE_OPTINV</td><td>input</td><td>TCELL29:IMUX.IMUX.35.DELAY</td></tr>
<tr><td>SEL0_PRE_OPTINV</td><td>input</td><td>TCELL29:IMUX.IMUX.27.DELAY</td></tr>
<tr><td>SEL1_PRE_OPTINV</td><td>input</td><td>TCELL29:IMUX.IMUX.19.DELAY</td></tr>
</tbody>
</table></div>
<h3 id="bel-bufgctrl6-1"><a class="header" href="#bel-bufgctrl6-1">Bel BUFGCTRL6</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascaleplus CMT_HBM bel BUFGCTRL6</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE0_PRE_OPTINV</td><td>input</td><td>TCELL30:IMUX.IMUX.29.DELAY</td></tr>
<tr><td>CE1_PRE_OPTINV</td><td>input</td><td>TCELL30:IMUX.IMUX.21.DELAY</td></tr>
<tr><td>IGNORE0_PRE_OPTINV</td><td>input</td><td>TCELL29:IMUX.IMUX.44.DELAY</td></tr>
<tr><td>IGNORE1_PRE_OPTINV</td><td>input</td><td>TCELL29:IMUX.IMUX.36.DELAY</td></tr>
<tr><td>SEL0_PRE_OPTINV</td><td>input</td><td>TCELL29:IMUX.IMUX.28.DELAY</td></tr>
<tr><td>SEL1_PRE_OPTINV</td><td>input</td><td>TCELL29:IMUX.IMUX.20.DELAY</td></tr>
</tbody>
</table></div>
<h3 id="bel-bufgctrl7-1"><a class="header" href="#bel-bufgctrl7-1">Bel BUFGCTRL7</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascaleplus CMT_HBM bel BUFGCTRL7</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE0_PRE_OPTINV</td><td>input</td><td>TCELL30:IMUX.IMUX.30.DELAY</td></tr>
<tr><td>CE1_PRE_OPTINV</td><td>input</td><td>TCELL30:IMUX.IMUX.22.DELAY</td></tr>
<tr><td>IGNORE0_PRE_OPTINV</td><td>input</td><td>TCELL29:IMUX.IMUX.45.DELAY</td></tr>
<tr><td>IGNORE1_PRE_OPTINV</td><td>input</td><td>TCELL29:IMUX.IMUX.37.DELAY</td></tr>
<tr><td>SEL0_PRE_OPTINV</td><td>input</td><td>TCELL29:IMUX.IMUX.29.DELAY</td></tr>
<tr><td>SEL1_PRE_OPTINV</td><td>input</td><td>TCELL29:IMUX.IMUX.21.DELAY</td></tr>
</tbody>
</table></div>
<h3 id="bel-bufgce_div0-1"><a class="header" href="#bel-bufgce_div0-1">Bel BUFGCE_DIV0</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascaleplus CMT_HBM bel BUFGCE_DIV0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE_PRE_OPTINV</td><td>input</td><td>TCELL28:IMUX.IMUX.41.DELAY</td></tr>
<tr><td>RST_PRE_OPTINV</td><td>input</td><td>TCELL28:IMUX.IMUX.0.DELAY</td></tr>
</tbody>
</table></div>
<h3 id="bel-bufgce_div1-1"><a class="header" href="#bel-bufgce_div1-1">Bel BUFGCE_DIV1</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascaleplus CMT_HBM bel BUFGCE_DIV1</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE_PRE_OPTINV</td><td>input</td><td>TCELL28:IMUX.IMUX.42.DELAY</td></tr>
<tr><td>RST_PRE_OPTINV</td><td>input</td><td>TCELL29:IMUX.IMUX.0.DELAY</td></tr>
</tbody>
</table></div>
<h3 id="bel-bufgce_div2-1"><a class="header" href="#bel-bufgce_div2-1">Bel BUFGCE_DIV2</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascaleplus CMT_HBM bel BUFGCE_DIV2</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE_PRE_OPTINV</td><td>input</td><td>TCELL28:IMUX.IMUX.43.DELAY</td></tr>
<tr><td>RST_PRE_OPTINV</td><td>input</td><td>TCELL30:IMUX.IMUX.0.DELAY</td></tr>
</tbody>
</table></div>
<h3 id="bel-bufgce_div3-1"><a class="header" href="#bel-bufgce_div3-1">Bel BUFGCE_DIV3</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascaleplus CMT_HBM bel BUFGCE_DIV3</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE_PRE_OPTINV</td><td>input</td><td>TCELL28:IMUX.IMUX.44.DELAY</td></tr>
<tr><td>RST_PRE_OPTINV</td><td>input</td><td>TCELL31:IMUX.IMUX.0.DELAY</td></tr>
</tbody>
</table></div>
<h3 id="bel-pll0-1"><a class="header" href="#bel-pll0-1">Bel PLL0</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascaleplus CMT_HBM bel PLL0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CLKOUTPHY_EN</td><td>input</td><td>TCELL1:IMUX.IMUX.0.DELAY</td></tr>
<tr><td>DADDR0</td><td>input</td><td>TCELL9:IMUX.BYP.0.DELAY</td></tr>
<tr><td>DADDR1</td><td>input</td><td>TCELL9:IMUX.BYP.1.DELAY</td></tr>
<tr><td>DADDR2</td><td>input</td><td>TCELL9:IMUX.BYP.2.DELAY</td></tr>
<tr><td>DADDR3</td><td>input</td><td>TCELL9:IMUX.BYP.3.DELAY</td></tr>
<tr><td>DADDR4</td><td>input</td><td>TCELL8:IMUX.BYP.0.DELAY</td></tr>
<tr><td>DADDR5</td><td>input</td><td>TCELL8:IMUX.BYP.1.DELAY</td></tr>
<tr><td>DADDR6</td><td>input</td><td>TCELL8:IMUX.BYP.2.DELAY</td></tr>
<tr><td>DCLK</td><td>input</td><td>TCELL11:IMUX.CTRL.0</td></tr>
<tr><td>DEN</td><td>input</td><td>TCELL11:IMUX.IMUX.0.DELAY</td></tr>
<tr><td>DI0</td><td>input</td><td>TCELL13:IMUX.BYP.0.DELAY</td></tr>
<tr><td>DI1</td><td>input</td><td>TCELL13:IMUX.BYP.1.DELAY</td></tr>
<tr><td>DI10</td><td>input</td><td>TCELL11:IMUX.BYP.2.DELAY</td></tr>
<tr><td>DI11</td><td>input</td><td>TCELL11:IMUX.BYP.3.DELAY</td></tr>
<tr><td>DI12</td><td>input</td><td>TCELL10:IMUX.BYP.0.DELAY</td></tr>
<tr><td>DI13</td><td>input</td><td>TCELL10:IMUX.BYP.1.DELAY</td></tr>
<tr><td>DI14</td><td>input</td><td>TCELL10:IMUX.BYP.2.DELAY</td></tr>
<tr><td>DI15</td><td>input</td><td>TCELL10:IMUX.BYP.3.DELAY</td></tr>
<tr><td>DI2</td><td>input</td><td>TCELL13:IMUX.BYP.2.DELAY</td></tr>
<tr><td>DI3</td><td>input</td><td>TCELL13:IMUX.BYP.3.DELAY</td></tr>
<tr><td>DI4</td><td>input</td><td>TCELL12:IMUX.BYP.0.DELAY</td></tr>
<tr><td>DI5</td><td>input</td><td>TCELL12:IMUX.BYP.1.DELAY</td></tr>
<tr><td>DI6</td><td>input</td><td>TCELL12:IMUX.BYP.2.DELAY</td></tr>
<tr><td>DI7</td><td>input</td><td>TCELL12:IMUX.BYP.3.DELAY</td></tr>
<tr><td>DI8</td><td>input</td><td>TCELL11:IMUX.BYP.0.DELAY</td></tr>
<tr><td>DI9</td><td>input</td><td>TCELL11:IMUX.BYP.1.DELAY</td></tr>
<tr><td>DOUT0</td><td>output</td><td>TCELL12:OUT.0.TMIN</td></tr>
<tr><td>DOUT1</td><td>output</td><td>TCELL12:OUT.1.TMIN</td></tr>
<tr><td>DOUT10</td><td>output</td><td>TCELL9:OUT.1.TMIN</td></tr>
<tr><td>DOUT11</td><td>output</td><td>TCELL9:OUT.2.TMIN</td></tr>
<tr><td>DOUT12</td><td>output</td><td>TCELL8:OUT.0.TMIN</td></tr>
<tr><td>DOUT13</td><td>output</td><td>TCELL8:OUT.1.TMIN</td></tr>
<tr><td>DOUT14</td><td>output</td><td>TCELL8:OUT.2.TMIN</td></tr>
<tr><td>DOUT15</td><td>output</td><td>TCELL7:OUT.0.TMIN</td></tr>
<tr><td>DOUT2</td><td>output</td><td>TCELL12:OUT.2.TMIN</td></tr>
<tr><td>DOUT3</td><td>output</td><td>TCELL11:OUT.0.TMIN</td></tr>
<tr><td>DOUT4</td><td>output</td><td>TCELL11:OUT.1.TMIN</td></tr>
<tr><td>DOUT5</td><td>output</td><td>TCELL11:OUT.2.TMIN</td></tr>
<tr><td>DOUT6</td><td>output</td><td>TCELL10:OUT.0.TMIN</td></tr>
<tr><td>DOUT7</td><td>output</td><td>TCELL10:OUT.1.TMIN</td></tr>
<tr><td>DOUT8</td><td>output</td><td>TCELL10:OUT.2.TMIN</td></tr>
<tr><td>DOUT9</td><td>output</td><td>TCELL9:OUT.0.TMIN</td></tr>
<tr><td>DRDY</td><td>output</td><td>TCELL13:OUT.1.TMIN</td></tr>
<tr><td>DWE</td><td>input</td><td>TCELL10:IMUX.IMUX.0.DELAY</td></tr>
<tr><td>LOCKED</td><td>output</td><td>TCELL13:OUT.0.TMIN</td></tr>
<tr><td>PWRDWN</td><td>input</td><td>TCELL12:IMUX.IMUX.0.DELAY</td></tr>
<tr><td>RST</td><td>input</td><td>TCELL13:IMUX.IMUX.0.DELAY</td></tr>
<tr><td>SCANCLK</td><td>input</td><td>TCELL13:IMUX.CTRL.0</td></tr>
<tr><td>SCANENB</td><td>input</td><td>TCELL7:IMUX.IMUX.0.DELAY</td></tr>
<tr><td>SCANIN</td><td>input</td><td>TCELL8:IMUX.IMUX.0.DELAY</td></tr>
<tr><td>SCANMODEB</td><td>input</td><td>TCELL6:IMUX.IMUX.0.DELAY</td></tr>
<tr><td>SCANOUT</td><td>output</td><td>TCELL13:OUT.2.TMIN</td></tr>
<tr><td>TESTIN0</td><td>input</td><td>TCELL7:IMUX.BYP.0.DELAY</td></tr>
<tr><td>TESTIN1</td><td>input</td><td>TCELL7:IMUX.BYP.1.DELAY</td></tr>
<tr><td>TESTIN10</td><td>input</td><td>TCELL5:IMUX.BYP.2.DELAY</td></tr>
<tr><td>TESTIN11</td><td>input</td><td>TCELL5:IMUX.BYP.3.DELAY</td></tr>
<tr><td>TESTIN12</td><td>input</td><td>TCELL4:IMUX.BYP.0.DELAY</td></tr>
<tr><td>TESTIN13</td><td>input</td><td>TCELL4:IMUX.BYP.1.DELAY</td></tr>
<tr><td>TESTIN14</td><td>input</td><td>TCELL4:IMUX.BYP.2.DELAY</td></tr>
<tr><td>TESTIN15</td><td>input</td><td>TCELL4:IMUX.BYP.3.DELAY</td></tr>
<tr><td>TESTIN16</td><td>input</td><td>TCELL3:IMUX.BYP.0.DELAY</td></tr>
<tr><td>TESTIN17</td><td>input</td><td>TCELL3:IMUX.BYP.1.DELAY</td></tr>
<tr><td>TESTIN18</td><td>input</td><td>TCELL3:IMUX.BYP.2.DELAY</td></tr>
<tr><td>TESTIN19</td><td>input</td><td>TCELL3:IMUX.BYP.3.DELAY</td></tr>
<tr><td>TESTIN2</td><td>input</td><td>TCELL7:IMUX.BYP.2.DELAY</td></tr>
<tr><td>TESTIN20</td><td>input</td><td>TCELL2:IMUX.BYP.0.DELAY</td></tr>
<tr><td>TESTIN21</td><td>input</td><td>TCELL2:IMUX.BYP.1.DELAY</td></tr>
<tr><td>TESTIN22</td><td>input</td><td>TCELL2:IMUX.BYP.2.DELAY</td></tr>
<tr><td>TESTIN23</td><td>input</td><td>TCELL2:IMUX.BYP.3.DELAY</td></tr>
<tr><td>TESTIN24</td><td>input</td><td>TCELL1:IMUX.BYP.0.DELAY</td></tr>
<tr><td>TESTIN25</td><td>input</td><td>TCELL1:IMUX.BYP.1.DELAY</td></tr>
<tr><td>TESTIN26</td><td>input</td><td>TCELL1:IMUX.BYP.2.DELAY</td></tr>
<tr><td>TESTIN27</td><td>input</td><td>TCELL1:IMUX.BYP.3.DELAY</td></tr>
<tr><td>TESTIN28</td><td>input</td><td>TCELL0:IMUX.BYP.0.DELAY</td></tr>
<tr><td>TESTIN29</td><td>input</td><td>TCELL0:IMUX.BYP.1.DELAY</td></tr>
<tr><td>TESTIN3</td><td>input</td><td>TCELL7:IMUX.BYP.3.DELAY</td></tr>
<tr><td>TESTIN30</td><td>input</td><td>TCELL0:IMUX.BYP.2.DELAY</td></tr>
<tr><td>TESTIN31</td><td>input</td><td>TCELL0:IMUX.BYP.3.DELAY</td></tr>
<tr><td>TESTIN4</td><td>input</td><td>TCELL6:IMUX.BYP.0.DELAY</td></tr>
<tr><td>TESTIN5</td><td>input</td><td>TCELL6:IMUX.BYP.1.DELAY</td></tr>
<tr><td>TESTIN6</td><td>input</td><td>TCELL6:IMUX.BYP.2.DELAY</td></tr>
<tr><td>TESTIN7</td><td>input</td><td>TCELL6:IMUX.BYP.3.DELAY</td></tr>
<tr><td>TESTIN8</td><td>input</td><td>TCELL5:IMUX.BYP.0.DELAY</td></tr>
<tr><td>TESTIN9</td><td>input</td><td>TCELL5:IMUX.BYP.1.DELAY</td></tr>
<tr><td>TESTOUT0</td><td>output</td><td>TCELL7:OUT.1.TMIN</td></tr>
<tr><td>TESTOUT1</td><td>output</td><td>TCELL7:OUT.2.TMIN</td></tr>
<tr><td>TESTOUT10</td><td>output</td><td>TCELL4:OUT.2.TMIN</td></tr>
<tr><td>TESTOUT11</td><td>output</td><td>TCELL3:OUT.0.TMIN</td></tr>
<tr><td>TESTOUT12</td><td>output</td><td>TCELL3:OUT.1.TMIN</td></tr>
<tr><td>TESTOUT13</td><td>output</td><td>TCELL3:OUT.2.TMIN</td></tr>
<tr><td>TESTOUT14</td><td>output</td><td>TCELL2:OUT.0.TMIN</td></tr>
<tr><td>TESTOUT15</td><td>output</td><td>TCELL2:OUT.1.TMIN</td></tr>
<tr><td>TESTOUT2</td><td>output</td><td>TCELL6:OUT.0.TMIN</td></tr>
<tr><td>TESTOUT3</td><td>output</td><td>TCELL6:OUT.1.TMIN</td></tr>
<tr><td>TESTOUT4</td><td>output</td><td>TCELL6:OUT.2.TMIN</td></tr>
<tr><td>TESTOUT5</td><td>output</td><td>TCELL5:OUT.0.TMIN</td></tr>
<tr><td>TESTOUT6</td><td>output</td><td>TCELL5:OUT.1.TMIN</td></tr>
<tr><td>TESTOUT7</td><td>output</td><td>TCELL5:OUT.2.TMIN</td></tr>
<tr><td>TESTOUT8</td><td>output</td><td>TCELL4:OUT.0.TMIN</td></tr>
<tr><td>TESTOUT9</td><td>output</td><td>TCELL4:OUT.1.TMIN</td></tr>
</tbody>
</table></div>
<h3 id="bel-pll1-1"><a class="header" href="#bel-pll1-1">Bel PLL1</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascaleplus CMT_HBM bel PLL1</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CLKOUTPHY_EN</td><td>input</td><td>TCELL15:IMUX.IMUX.0.DELAY</td></tr>
<tr><td>DADDR0</td><td>input</td><td>TCELL23:IMUX.BYP.0.DELAY</td></tr>
<tr><td>DADDR1</td><td>input</td><td>TCELL23:IMUX.BYP.1.DELAY</td></tr>
<tr><td>DADDR2</td><td>input</td><td>TCELL23:IMUX.BYP.2.DELAY</td></tr>
<tr><td>DADDR3</td><td>input</td><td>TCELL23:IMUX.BYP.3.DELAY</td></tr>
<tr><td>DADDR4</td><td>input</td><td>TCELL22:IMUX.BYP.0.DELAY</td></tr>
<tr><td>DADDR5</td><td>input</td><td>TCELL22:IMUX.BYP.1.DELAY</td></tr>
<tr><td>DADDR6</td><td>input</td><td>TCELL22:IMUX.BYP.2.DELAY</td></tr>
<tr><td>DCLK</td><td>input</td><td>TCELL25:IMUX.CTRL.0</td></tr>
<tr><td>DEN</td><td>input</td><td>TCELL25:IMUX.IMUX.0.DELAY</td></tr>
<tr><td>DI0</td><td>input</td><td>TCELL27:IMUX.BYP.0.DELAY</td></tr>
<tr><td>DI1</td><td>input</td><td>TCELL27:IMUX.BYP.1.DELAY</td></tr>
<tr><td>DI10</td><td>input</td><td>TCELL25:IMUX.BYP.2.DELAY</td></tr>
<tr><td>DI11</td><td>input</td><td>TCELL25:IMUX.BYP.3.DELAY</td></tr>
<tr><td>DI12</td><td>input</td><td>TCELL24:IMUX.BYP.0.DELAY</td></tr>
<tr><td>DI13</td><td>input</td><td>TCELL24:IMUX.BYP.1.DELAY</td></tr>
<tr><td>DI14</td><td>input</td><td>TCELL24:IMUX.BYP.2.DELAY</td></tr>
<tr><td>DI15</td><td>input</td><td>TCELL24:IMUX.BYP.3.DELAY</td></tr>
<tr><td>DI2</td><td>input</td><td>TCELL27:IMUX.BYP.2.DELAY</td></tr>
<tr><td>DI3</td><td>input</td><td>TCELL27:IMUX.BYP.3.DELAY</td></tr>
<tr><td>DI4</td><td>input</td><td>TCELL26:IMUX.BYP.0.DELAY</td></tr>
<tr><td>DI5</td><td>input</td><td>TCELL26:IMUX.BYP.1.DELAY</td></tr>
<tr><td>DI6</td><td>input</td><td>TCELL26:IMUX.BYP.2.DELAY</td></tr>
<tr><td>DI7</td><td>input</td><td>TCELL26:IMUX.BYP.3.DELAY</td></tr>
<tr><td>DI8</td><td>input</td><td>TCELL25:IMUX.BYP.0.DELAY</td></tr>
<tr><td>DI9</td><td>input</td><td>TCELL25:IMUX.BYP.1.DELAY</td></tr>
<tr><td>DOUT0</td><td>output</td><td>TCELL26:OUT.0.TMIN</td></tr>
<tr><td>DOUT1</td><td>output</td><td>TCELL26:OUT.1.TMIN</td></tr>
<tr><td>DOUT10</td><td>output</td><td>TCELL23:OUT.1.TMIN</td></tr>
<tr><td>DOUT11</td><td>output</td><td>TCELL23:OUT.2.TMIN</td></tr>
<tr><td>DOUT12</td><td>output</td><td>TCELL22:OUT.0.TMIN</td></tr>
<tr><td>DOUT13</td><td>output</td><td>TCELL22:OUT.1.TMIN</td></tr>
<tr><td>DOUT14</td><td>output</td><td>TCELL22:OUT.2.TMIN</td></tr>
<tr><td>DOUT15</td><td>output</td><td>TCELL21:OUT.0.TMIN</td></tr>
<tr><td>DOUT2</td><td>output</td><td>TCELL26:OUT.2.TMIN</td></tr>
<tr><td>DOUT3</td><td>output</td><td>TCELL25:OUT.0.TMIN</td></tr>
<tr><td>DOUT4</td><td>output</td><td>TCELL25:OUT.1.TMIN</td></tr>
<tr><td>DOUT5</td><td>output</td><td>TCELL25:OUT.2.TMIN</td></tr>
<tr><td>DOUT6</td><td>output</td><td>TCELL24:OUT.0.TMIN</td></tr>
<tr><td>DOUT7</td><td>output</td><td>TCELL24:OUT.1.TMIN</td></tr>
<tr><td>DOUT8</td><td>output</td><td>TCELL24:OUT.2.TMIN</td></tr>
<tr><td>DOUT9</td><td>output</td><td>TCELL23:OUT.0.TMIN</td></tr>
<tr><td>DRDY</td><td>output</td><td>TCELL27:OUT.1.TMIN</td></tr>
<tr><td>DWE</td><td>input</td><td>TCELL24:IMUX.IMUX.0.DELAY</td></tr>
<tr><td>LOCKED</td><td>output</td><td>TCELL27:OUT.0.TMIN</td></tr>
<tr><td>PWRDWN</td><td>input</td><td>TCELL26:IMUX.IMUX.0.DELAY</td></tr>
<tr><td>RST</td><td>input</td><td>TCELL27:IMUX.IMUX.0.DELAY</td></tr>
<tr><td>SCANCLK</td><td>input</td><td>TCELL27:IMUX.CTRL.0</td></tr>
<tr><td>SCANENB</td><td>input</td><td>TCELL21:IMUX.IMUX.0.DELAY</td></tr>
<tr><td>SCANIN</td><td>input</td><td>TCELL22:IMUX.IMUX.0.DELAY</td></tr>
<tr><td>SCANMODEB</td><td>input</td><td>TCELL20:IMUX.IMUX.0.DELAY</td></tr>
<tr><td>SCANOUT</td><td>output</td><td>TCELL27:OUT.2.TMIN</td></tr>
<tr><td>TESTIN0</td><td>input</td><td>TCELL21:IMUX.BYP.0.DELAY</td></tr>
<tr><td>TESTIN1</td><td>input</td><td>TCELL21:IMUX.BYP.1.DELAY</td></tr>
<tr><td>TESTIN10</td><td>input</td><td>TCELL19:IMUX.BYP.2.DELAY</td></tr>
<tr><td>TESTIN11</td><td>input</td><td>TCELL19:IMUX.BYP.3.DELAY</td></tr>
<tr><td>TESTIN12</td><td>input</td><td>TCELL18:IMUX.BYP.0.DELAY</td></tr>
<tr><td>TESTIN13</td><td>input</td><td>TCELL18:IMUX.BYP.1.DELAY</td></tr>
<tr><td>TESTIN14</td><td>input</td><td>TCELL18:IMUX.BYP.2.DELAY</td></tr>
<tr><td>TESTIN15</td><td>input</td><td>TCELL18:IMUX.BYP.3.DELAY</td></tr>
<tr><td>TESTIN16</td><td>input</td><td>TCELL17:IMUX.BYP.0.DELAY</td></tr>
<tr><td>TESTIN17</td><td>input</td><td>TCELL17:IMUX.BYP.1.DELAY</td></tr>
<tr><td>TESTIN18</td><td>input</td><td>TCELL17:IMUX.BYP.2.DELAY</td></tr>
<tr><td>TESTIN19</td><td>input</td><td>TCELL17:IMUX.BYP.3.DELAY</td></tr>
<tr><td>TESTIN2</td><td>input</td><td>TCELL21:IMUX.BYP.2.DELAY</td></tr>
<tr><td>TESTIN20</td><td>input</td><td>TCELL16:IMUX.BYP.0.DELAY</td></tr>
<tr><td>TESTIN21</td><td>input</td><td>TCELL16:IMUX.BYP.1.DELAY</td></tr>
<tr><td>TESTIN22</td><td>input</td><td>TCELL16:IMUX.BYP.2.DELAY</td></tr>
<tr><td>TESTIN23</td><td>input</td><td>TCELL16:IMUX.BYP.3.DELAY</td></tr>
<tr><td>TESTIN24</td><td>input</td><td>TCELL15:IMUX.BYP.0.DELAY</td></tr>
<tr><td>TESTIN25</td><td>input</td><td>TCELL15:IMUX.BYP.1.DELAY</td></tr>
<tr><td>TESTIN26</td><td>input</td><td>TCELL15:IMUX.BYP.2.DELAY</td></tr>
<tr><td>TESTIN27</td><td>input</td><td>TCELL15:IMUX.BYP.3.DELAY</td></tr>
<tr><td>TESTIN28</td><td>input</td><td>TCELL14:IMUX.BYP.0.DELAY</td></tr>
<tr><td>TESTIN29</td><td>input</td><td>TCELL14:IMUX.BYP.1.DELAY</td></tr>
<tr><td>TESTIN3</td><td>input</td><td>TCELL21:IMUX.BYP.3.DELAY</td></tr>
<tr><td>TESTIN30</td><td>input</td><td>TCELL14:IMUX.BYP.2.DELAY</td></tr>
<tr><td>TESTIN31</td><td>input</td><td>TCELL14:IMUX.BYP.3.DELAY</td></tr>
<tr><td>TESTIN4</td><td>input</td><td>TCELL20:IMUX.BYP.0.DELAY</td></tr>
<tr><td>TESTIN5</td><td>input</td><td>TCELL20:IMUX.BYP.1.DELAY</td></tr>
<tr><td>TESTIN6</td><td>input</td><td>TCELL20:IMUX.BYP.2.DELAY</td></tr>
<tr><td>TESTIN7</td><td>input</td><td>TCELL20:IMUX.BYP.3.DELAY</td></tr>
<tr><td>TESTIN8</td><td>input</td><td>TCELL19:IMUX.BYP.0.DELAY</td></tr>
<tr><td>TESTIN9</td><td>input</td><td>TCELL19:IMUX.BYP.1.DELAY</td></tr>
<tr><td>TESTOUT0</td><td>output</td><td>TCELL21:OUT.1.TMIN</td></tr>
<tr><td>TESTOUT1</td><td>output</td><td>TCELL21:OUT.2.TMIN</td></tr>
<tr><td>TESTOUT10</td><td>output</td><td>TCELL18:OUT.2.TMIN</td></tr>
<tr><td>TESTOUT11</td><td>output</td><td>TCELL17:OUT.0.TMIN</td></tr>
<tr><td>TESTOUT12</td><td>output</td><td>TCELL17:OUT.1.TMIN</td></tr>
<tr><td>TESTOUT13</td><td>output</td><td>TCELL17:OUT.2.TMIN</td></tr>
<tr><td>TESTOUT14</td><td>output</td><td>TCELL16:OUT.0.TMIN</td></tr>
<tr><td>TESTOUT15</td><td>output</td><td>TCELL16:OUT.1.TMIN</td></tr>
<tr><td>TESTOUT2</td><td>output</td><td>TCELL20:OUT.0.TMIN</td></tr>
<tr><td>TESTOUT3</td><td>output</td><td>TCELL20:OUT.1.TMIN</td></tr>
<tr><td>TESTOUT4</td><td>output</td><td>TCELL20:OUT.2.TMIN</td></tr>
<tr><td>TESTOUT5</td><td>output</td><td>TCELL19:OUT.0.TMIN</td></tr>
<tr><td>TESTOUT6</td><td>output</td><td>TCELL19:OUT.1.TMIN</td></tr>
<tr><td>TESTOUT7</td><td>output</td><td>TCELL19:OUT.2.TMIN</td></tr>
<tr><td>TESTOUT8</td><td>output</td><td>TCELL18:OUT.0.TMIN</td></tr>
<tr><td>TESTOUT9</td><td>output</td><td>TCELL18:OUT.1.TMIN</td></tr>
</tbody>
</table></div>
<h3 id="bel-mmcm-1"><a class="header" href="#bel-mmcm-1">Bel MMCM</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascaleplus CMT_HBM bel MMCM</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CDDCDONE</td><td>output</td><td>TCELL56:OUT.0.TMIN</td></tr>
<tr><td>CDDCREQ</td><td>input</td><td>TCELL50:IMUX.IMUX.0.DELAY</td></tr>
<tr><td>CLKFBSTOPPED</td><td>output</td><td>TCELL55:OUT.0.TMIN</td></tr>
<tr><td>CLKINSEL</td><td>input</td><td>TCELL41:IMUX.IMUX.0.DELAY</td></tr>
<tr><td>CLKINSTOPPED</td><td>output</td><td>TCELL55:OUT.1.TMIN</td></tr>
<tr><td>DADDR0</td><td>input</td><td>TCELL50:IMUX.BYP.0.DELAY</td></tr>
<tr><td>DADDR1</td><td>input</td><td>TCELL50:IMUX.BYP.1.DELAY</td></tr>
<tr><td>DADDR2</td><td>input</td><td>TCELL50:IMUX.BYP.2.DELAY</td></tr>
<tr><td>DADDR3</td><td>input</td><td>TCELL50:IMUX.BYP.3.DELAY</td></tr>
<tr><td>DADDR4</td><td>input</td><td>TCELL49:IMUX.BYP.0.DELAY</td></tr>
<tr><td>DADDR5</td><td>input</td><td>TCELL49:IMUX.BYP.1.DELAY</td></tr>
<tr><td>DADDR6</td><td>input</td><td>TCELL49:IMUX.BYP.2.DELAY</td></tr>
<tr><td>DCLK</td><td>input</td><td>TCELL52:IMUX.CTRL.0</td></tr>
<tr><td>DEN</td><td>input</td><td>TCELL52:IMUX.IMUX.0.DELAY</td></tr>
<tr><td>DI0</td><td>input</td><td>TCELL54:IMUX.BYP.0.DELAY</td></tr>
<tr><td>DI1</td><td>input</td><td>TCELL54:IMUX.BYP.1.DELAY</td></tr>
<tr><td>DI10</td><td>input</td><td>TCELL52:IMUX.BYP.2.DELAY</td></tr>
<tr><td>DI11</td><td>input</td><td>TCELL52:IMUX.BYP.3.DELAY</td></tr>
<tr><td>DI12</td><td>input</td><td>TCELL51:IMUX.BYP.0.DELAY</td></tr>
<tr><td>DI13</td><td>input</td><td>TCELL51:IMUX.BYP.1.DELAY</td></tr>
<tr><td>DI14</td><td>input</td><td>TCELL51:IMUX.BYP.2.DELAY</td></tr>
<tr><td>DI15</td><td>input</td><td>TCELL51:IMUX.BYP.3.DELAY</td></tr>
<tr><td>DI2</td><td>input</td><td>TCELL54:IMUX.BYP.2.DELAY</td></tr>
<tr><td>DI3</td><td>input</td><td>TCELL54:IMUX.BYP.3.DELAY</td></tr>
<tr><td>DI4</td><td>input</td><td>TCELL53:IMUX.BYP.0.DELAY</td></tr>
<tr><td>DI5</td><td>input</td><td>TCELL53:IMUX.BYP.1.DELAY</td></tr>
<tr><td>DI6</td><td>input</td><td>TCELL53:IMUX.BYP.2.DELAY</td></tr>
<tr><td>DI7</td><td>input</td><td>TCELL53:IMUX.BYP.3.DELAY</td></tr>
<tr><td>DI8</td><td>input</td><td>TCELL52:IMUX.BYP.0.DELAY</td></tr>
<tr><td>DI9</td><td>input</td><td>TCELL52:IMUX.BYP.1.DELAY</td></tr>
<tr><td>DOUT0</td><td>output</td><td>TCELL53:OUT.0.TMIN</td></tr>
<tr><td>DOUT1</td><td>output</td><td>TCELL53:OUT.1.TMIN</td></tr>
<tr><td>DOUT10</td><td>output</td><td>TCELL50:OUT.1.TMIN</td></tr>
<tr><td>DOUT11</td><td>output</td><td>TCELL50:OUT.2.TMIN</td></tr>
<tr><td>DOUT12</td><td>output</td><td>TCELL49:OUT.0.TMIN</td></tr>
<tr><td>DOUT13</td><td>output</td><td>TCELL49:OUT.1.TMIN</td></tr>
<tr><td>DOUT14</td><td>output</td><td>TCELL49:OUT.2.TMIN</td></tr>
<tr><td>DOUT15</td><td>output</td><td>TCELL48:OUT.0.TMIN</td></tr>
<tr><td>DOUT2</td><td>output</td><td>TCELL53:OUT.2.TMIN</td></tr>
<tr><td>DOUT3</td><td>output</td><td>TCELL52:OUT.0.TMIN</td></tr>
<tr><td>DOUT4</td><td>output</td><td>TCELL52:OUT.1.TMIN</td></tr>
<tr><td>DOUT5</td><td>output</td><td>TCELL52:OUT.2.TMIN</td></tr>
<tr><td>DOUT6</td><td>output</td><td>TCELL51:OUT.0.TMIN</td></tr>
<tr><td>DOUT7</td><td>output</td><td>TCELL51:OUT.1.TMIN</td></tr>
<tr><td>DOUT8</td><td>output</td><td>TCELL51:OUT.2.TMIN</td></tr>
<tr><td>DOUT9</td><td>output</td><td>TCELL50:OUT.0.TMIN</td></tr>
<tr><td>DRDY</td><td>output</td><td>TCELL54:OUT.1.TMIN</td></tr>
<tr><td>DWE</td><td>input</td><td>TCELL51:IMUX.IMUX.0.DELAY</td></tr>
<tr><td>LOCKED</td><td>output</td><td>TCELL54:OUT.0.TMIN</td></tr>
<tr><td>PSCLK</td><td>input</td><td>TCELL53:IMUX.CTRL.0</td></tr>
<tr><td>PSDONE</td><td>output</td><td>TCELL55:OUT.2.TMIN</td></tr>
<tr><td>PSEN</td><td>input</td><td>TCELL56:IMUX.IMUX.0.DELAY</td></tr>
<tr><td>PSINCDEC</td><td>input</td><td>TCELL55:IMUX.IMUX.0.DELAY</td></tr>
<tr><td>PWRDWN</td><td>input</td><td>TCELL53:IMUX.IMUX.0.DELAY</td></tr>
<tr><td>RST</td><td>input</td><td>TCELL54:IMUX.IMUX.0.DELAY</td></tr>
<tr><td>SCANCLK</td><td>input</td><td>TCELL54:IMUX.CTRL.0</td></tr>
<tr><td>SCANENB</td><td>input</td><td>TCELL48:IMUX.IMUX.0.DELAY</td></tr>
<tr><td>SCANIN</td><td>input</td><td>TCELL49:IMUX.IMUX.0.DELAY</td></tr>
<tr><td>SCANMODEB</td><td>input</td><td>TCELL47:IMUX.IMUX.0.DELAY</td></tr>
<tr><td>SCANOUT</td><td>output</td><td>TCELL54:OUT.2.TMIN</td></tr>
<tr><td>TESTIN0</td><td>input</td><td>TCELL48:IMUX.BYP.0.DELAY</td></tr>
<tr><td>TESTIN1</td><td>input</td><td>TCELL48:IMUX.BYP.1.DELAY</td></tr>
<tr><td>TESTIN10</td><td>input</td><td>TCELL46:IMUX.BYP.2.DELAY</td></tr>
<tr><td>TESTIN11</td><td>input</td><td>TCELL46:IMUX.BYP.3.DELAY</td></tr>
<tr><td>TESTIN12</td><td>input</td><td>TCELL45:IMUX.BYP.0.DELAY</td></tr>
<tr><td>TESTIN13</td><td>input</td><td>TCELL45:IMUX.BYP.1.DELAY</td></tr>
<tr><td>TESTIN14</td><td>input</td><td>TCELL45:IMUX.BYP.2.DELAY</td></tr>
<tr><td>TESTIN15</td><td>input</td><td>TCELL45:IMUX.BYP.3.DELAY</td></tr>
<tr><td>TESTIN16</td><td>input</td><td>TCELL44:IMUX.BYP.0.DELAY</td></tr>
<tr><td>TESTIN17</td><td>input</td><td>TCELL44:IMUX.BYP.1.DELAY</td></tr>
<tr><td>TESTIN18</td><td>input</td><td>TCELL44:IMUX.BYP.2.DELAY</td></tr>
<tr><td>TESTIN19</td><td>input</td><td>TCELL44:IMUX.BYP.3.DELAY</td></tr>
<tr><td>TESTIN2</td><td>input</td><td>TCELL48:IMUX.BYP.2.DELAY</td></tr>
<tr><td>TESTIN20</td><td>input</td><td>TCELL43:IMUX.BYP.0.DELAY</td></tr>
<tr><td>TESTIN21</td><td>input</td><td>TCELL43:IMUX.BYP.1.DELAY</td></tr>
<tr><td>TESTIN22</td><td>input</td><td>TCELL43:IMUX.BYP.2.DELAY</td></tr>
<tr><td>TESTIN23</td><td>input</td><td>TCELL43:IMUX.BYP.3.DELAY</td></tr>
<tr><td>TESTIN24</td><td>input</td><td>TCELL42:IMUX.BYP.0.DELAY</td></tr>
<tr><td>TESTIN25</td><td>input</td><td>TCELL42:IMUX.BYP.1.DELAY</td></tr>
<tr><td>TESTIN26</td><td>input</td><td>TCELL42:IMUX.BYP.2.DELAY</td></tr>
<tr><td>TESTIN27</td><td>input</td><td>TCELL42:IMUX.BYP.3.DELAY</td></tr>
<tr><td>TESTIN28</td><td>input</td><td>TCELL41:IMUX.BYP.0.DELAY</td></tr>
<tr><td>TESTIN29</td><td>input</td><td>TCELL41:IMUX.BYP.1.DELAY</td></tr>
<tr><td>TESTIN3</td><td>input</td><td>TCELL48:IMUX.BYP.3.DELAY</td></tr>
<tr><td>TESTIN30</td><td>input</td><td>TCELL41:IMUX.BYP.2.DELAY</td></tr>
<tr><td>TESTIN31</td><td>input</td><td>TCELL41:IMUX.BYP.3.DELAY</td></tr>
<tr><td>TESTIN4</td><td>input</td><td>TCELL47:IMUX.BYP.0.DELAY</td></tr>
<tr><td>TESTIN5</td><td>input</td><td>TCELL47:IMUX.BYP.1.DELAY</td></tr>
<tr><td>TESTIN6</td><td>input</td><td>TCELL47:IMUX.BYP.2.DELAY</td></tr>
<tr><td>TESTIN7</td><td>input</td><td>TCELL47:IMUX.BYP.3.DELAY</td></tr>
<tr><td>TESTIN8</td><td>input</td><td>TCELL46:IMUX.BYP.0.DELAY</td></tr>
<tr><td>TESTIN9</td><td>input</td><td>TCELL46:IMUX.BYP.1.DELAY</td></tr>
<tr><td>TESTOUT0</td><td>output</td><td>TCELL48:OUT.1.TMIN</td></tr>
<tr><td>TESTOUT1</td><td>output</td><td>TCELL48:OUT.2.TMIN</td></tr>
<tr><td>TESTOUT10</td><td>output</td><td>TCELL45:OUT.2.TMIN</td></tr>
<tr><td>TESTOUT11</td><td>output</td><td>TCELL44:OUT.0.TMIN</td></tr>
<tr><td>TESTOUT12</td><td>output</td><td>TCELL44:OUT.1.TMIN</td></tr>
<tr><td>TESTOUT13</td><td>output</td><td>TCELL44:OUT.2.TMIN</td></tr>
<tr><td>TESTOUT14</td><td>output</td><td>TCELL43:OUT.0.TMIN</td></tr>
<tr><td>TESTOUT15</td><td>output</td><td>TCELL43:OUT.1.TMIN</td></tr>
<tr><td>TESTOUT2</td><td>output</td><td>TCELL47:OUT.0.TMIN</td></tr>
<tr><td>TESTOUT3</td><td>output</td><td>TCELL47:OUT.1.TMIN</td></tr>
<tr><td>TESTOUT4</td><td>output</td><td>TCELL47:OUT.2.TMIN</td></tr>
<tr><td>TESTOUT5</td><td>output</td><td>TCELL46:OUT.0.TMIN</td></tr>
<tr><td>TESTOUT6</td><td>output</td><td>TCELL46:OUT.1.TMIN</td></tr>
<tr><td>TESTOUT7</td><td>output</td><td>TCELL46:OUT.2.TMIN</td></tr>
<tr><td>TESTOUT8</td><td>output</td><td>TCELL45:OUT.0.TMIN</td></tr>
<tr><td>TESTOUT9</td><td>output</td><td>TCELL45:OUT.1.TMIN</td></tr>
</tbody>
</table></div>
<h3 id="bel-cmt-1"><a class="header" href="#bel-cmt-1">Bel CMT</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascaleplus CMT_HBM bel CMT</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
</tbody>
</table></div>
<h3 id="bel-vcc_cmt-1"><a class="header" href="#bel-vcc_cmt-1">Bel VCC_CMT</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascaleplus CMT_HBM bel VCC_CMT</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
</tbody>
</table></div>
<h3 id="bel-abus_switch_cmt-1"><a class="header" href="#bel-abus_switch_cmt-1">Bel ABUS_SWITCH_CMT</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascaleplus CMT_HBM bel ABUS_SWITCH_CMT</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>TEST_ANALOGBUS_SEL_B</td><td>input</td><td>TCELL32:IMUX.IMUX.0.DELAY</td></tr>
</tbody>
</table></div>
<h3 id="bel-hbm_ref_clk0"><a class="header" href="#bel-hbm_ref_clk0">Bel HBM_REF_CLK0</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascaleplus CMT_HBM bel HBM_REF_CLK0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
</tbody>
</table></div>
<h3 id="bel-hbm_ref_clk1"><a class="header" href="#bel-hbm_ref_clk1">Bel HBM_REF_CLK1</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascaleplus CMT_HBM bel HBM_REF_CLK1</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
</tbody>
</table></div>
<h3 id="bel-wires-1"><a class="header" href="#bel-wires-1">Bel wires</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascaleplus CMT_HBM bel wires</caption>
<thead>
<tr><th>Wire</th><th>Pins</th></tr>
</thead>
<tbody>
<tr><td>TCELL0:IMUX.BYP.0.DELAY</td><td>PLL0.TESTIN28</td></tr>
<tr><td>TCELL0:IMUX.BYP.1.DELAY</td><td>PLL0.TESTIN29</td></tr>
<tr><td>TCELL0:IMUX.BYP.2.DELAY</td><td>PLL0.TESTIN30</td></tr>
<tr><td>TCELL0:IMUX.BYP.3.DELAY</td><td>PLL0.TESTIN31</td></tr>
<tr><td>TCELL1:IMUX.BYP.0.DELAY</td><td>PLL0.TESTIN24</td></tr>
<tr><td>TCELL1:IMUX.BYP.1.DELAY</td><td>PLL0.TESTIN25</td></tr>
<tr><td>TCELL1:IMUX.BYP.2.DELAY</td><td>PLL0.TESTIN26</td></tr>
<tr><td>TCELL1:IMUX.BYP.3.DELAY</td><td>PLL0.TESTIN27</td></tr>
<tr><td>TCELL1:IMUX.IMUX.0.DELAY</td><td>PLL0.CLKOUTPHY_EN</td></tr>
<tr><td>TCELL2:OUT.0.TMIN</td><td>PLL0.TESTOUT14</td></tr>
<tr><td>TCELL2:OUT.1.TMIN</td><td>PLL0.TESTOUT15</td></tr>
<tr><td>TCELL2:IMUX.BYP.0.DELAY</td><td>PLL0.TESTIN20</td></tr>
<tr><td>TCELL2:IMUX.BYP.1.DELAY</td><td>PLL0.TESTIN21</td></tr>
<tr><td>TCELL2:IMUX.BYP.2.DELAY</td><td>PLL0.TESTIN22</td></tr>
<tr><td>TCELL2:IMUX.BYP.3.DELAY</td><td>PLL0.TESTIN23</td></tr>
<tr><td>TCELL3:OUT.0.TMIN</td><td>PLL0.TESTOUT11</td></tr>
<tr><td>TCELL3:OUT.1.TMIN</td><td>PLL0.TESTOUT12</td></tr>
<tr><td>TCELL3:OUT.2.TMIN</td><td>PLL0.TESTOUT13</td></tr>
<tr><td>TCELL3:IMUX.BYP.0.DELAY</td><td>PLL0.TESTIN16</td></tr>
<tr><td>TCELL3:IMUX.BYP.1.DELAY</td><td>PLL0.TESTIN17</td></tr>
<tr><td>TCELL3:IMUX.BYP.2.DELAY</td><td>PLL0.TESTIN18</td></tr>
<tr><td>TCELL3:IMUX.BYP.3.DELAY</td><td>PLL0.TESTIN19</td></tr>
<tr><td>TCELL4:OUT.0.TMIN</td><td>PLL0.TESTOUT8</td></tr>
<tr><td>TCELL4:OUT.1.TMIN</td><td>PLL0.TESTOUT9</td></tr>
<tr><td>TCELL4:OUT.2.TMIN</td><td>PLL0.TESTOUT10</td></tr>
<tr><td>TCELL4:IMUX.BYP.0.DELAY</td><td>PLL0.TESTIN12</td></tr>
<tr><td>TCELL4:IMUX.BYP.1.DELAY</td><td>PLL0.TESTIN13</td></tr>
<tr><td>TCELL4:IMUX.BYP.2.DELAY</td><td>PLL0.TESTIN14</td></tr>
<tr><td>TCELL4:IMUX.BYP.3.DELAY</td><td>PLL0.TESTIN15</td></tr>
<tr><td>TCELL5:OUT.0.TMIN</td><td>PLL0.TESTOUT5</td></tr>
<tr><td>TCELL5:OUT.1.TMIN</td><td>PLL0.TESTOUT6</td></tr>
<tr><td>TCELL5:OUT.2.TMIN</td><td>PLL0.TESTOUT7</td></tr>
<tr><td>TCELL5:IMUX.BYP.0.DELAY</td><td>PLL0.TESTIN8</td></tr>
<tr><td>TCELL5:IMUX.BYP.1.DELAY</td><td>PLL0.TESTIN9</td></tr>
<tr><td>TCELL5:IMUX.BYP.2.DELAY</td><td>PLL0.TESTIN10</td></tr>
<tr><td>TCELL5:IMUX.BYP.3.DELAY</td><td>PLL0.TESTIN11</td></tr>
<tr><td>TCELL6:OUT.0.TMIN</td><td>PLL0.TESTOUT2</td></tr>
<tr><td>TCELL6:OUT.1.TMIN</td><td>PLL0.TESTOUT3</td></tr>
<tr><td>TCELL6:OUT.2.TMIN</td><td>PLL0.TESTOUT4</td></tr>
<tr><td>TCELL6:IMUX.BYP.0.DELAY</td><td>PLL0.TESTIN4</td></tr>
<tr><td>TCELL6:IMUX.BYP.1.DELAY</td><td>PLL0.TESTIN5</td></tr>
<tr><td>TCELL6:IMUX.BYP.2.DELAY</td><td>PLL0.TESTIN6</td></tr>
<tr><td>TCELL6:IMUX.BYP.3.DELAY</td><td>PLL0.TESTIN7</td></tr>
<tr><td>TCELL6:IMUX.IMUX.0.DELAY</td><td>PLL0.SCANMODEB</td></tr>
<tr><td>TCELL7:OUT.0.TMIN</td><td>PLL0.DOUT15</td></tr>
<tr><td>TCELL7:OUT.1.TMIN</td><td>PLL0.TESTOUT0</td></tr>
<tr><td>TCELL7:OUT.2.TMIN</td><td>PLL0.TESTOUT1</td></tr>
<tr><td>TCELL7:IMUX.BYP.0.DELAY</td><td>PLL0.TESTIN0</td></tr>
<tr><td>TCELL7:IMUX.BYP.1.DELAY</td><td>PLL0.TESTIN1</td></tr>
<tr><td>TCELL7:IMUX.BYP.2.DELAY</td><td>PLL0.TESTIN2</td></tr>
<tr><td>TCELL7:IMUX.BYP.3.DELAY</td><td>PLL0.TESTIN3</td></tr>
<tr><td>TCELL7:IMUX.IMUX.0.DELAY</td><td>PLL0.SCANENB</td></tr>
<tr><td>TCELL8:OUT.0.TMIN</td><td>PLL0.DOUT12</td></tr>
<tr><td>TCELL8:OUT.1.TMIN</td><td>PLL0.DOUT13</td></tr>
<tr><td>TCELL8:OUT.2.TMIN</td><td>PLL0.DOUT14</td></tr>
<tr><td>TCELL8:IMUX.BYP.0.DELAY</td><td>PLL0.DADDR4</td></tr>
<tr><td>TCELL8:IMUX.BYP.1.DELAY</td><td>PLL0.DADDR5</td></tr>
<tr><td>TCELL8:IMUX.BYP.2.DELAY</td><td>PLL0.DADDR6</td></tr>
<tr><td>TCELL8:IMUX.IMUX.0.DELAY</td><td>PLL0.SCANIN</td></tr>
<tr><td>TCELL9:OUT.0.TMIN</td><td>PLL0.DOUT9</td></tr>
<tr><td>TCELL9:OUT.1.TMIN</td><td>PLL0.DOUT10</td></tr>
<tr><td>TCELL9:OUT.2.TMIN</td><td>PLL0.DOUT11</td></tr>
<tr><td>TCELL9:IMUX.BYP.0.DELAY</td><td>PLL0.DADDR0</td></tr>
<tr><td>TCELL9:IMUX.BYP.1.DELAY</td><td>PLL0.DADDR1</td></tr>
<tr><td>TCELL9:IMUX.BYP.2.DELAY</td><td>PLL0.DADDR2</td></tr>
<tr><td>TCELL9:IMUX.BYP.3.DELAY</td><td>PLL0.DADDR3</td></tr>
<tr><td>TCELL10:OUT.0.TMIN</td><td>PLL0.DOUT6</td></tr>
<tr><td>TCELL10:OUT.1.TMIN</td><td>PLL0.DOUT7</td></tr>
<tr><td>TCELL10:OUT.2.TMIN</td><td>PLL0.DOUT8</td></tr>
<tr><td>TCELL10:IMUX.BYP.0.DELAY</td><td>PLL0.DI12</td></tr>
<tr><td>TCELL10:IMUX.BYP.1.DELAY</td><td>PLL0.DI13</td></tr>
<tr><td>TCELL10:IMUX.BYP.2.DELAY</td><td>PLL0.DI14</td></tr>
<tr><td>TCELL10:IMUX.BYP.3.DELAY</td><td>PLL0.DI15</td></tr>
<tr><td>TCELL10:IMUX.IMUX.0.DELAY</td><td>PLL0.DWE</td></tr>
<tr><td>TCELL11:OUT.0.TMIN</td><td>PLL0.DOUT3</td></tr>
<tr><td>TCELL11:OUT.1.TMIN</td><td>PLL0.DOUT4</td></tr>
<tr><td>TCELL11:OUT.2.TMIN</td><td>PLL0.DOUT5</td></tr>
<tr><td>TCELL11:IMUX.CTRL.0</td><td>PLL0.DCLK</td></tr>
<tr><td>TCELL11:IMUX.BYP.0.DELAY</td><td>PLL0.DI8</td></tr>
<tr><td>TCELL11:IMUX.BYP.1.DELAY</td><td>PLL0.DI9</td></tr>
<tr><td>TCELL11:IMUX.BYP.2.DELAY</td><td>PLL0.DI10</td></tr>
<tr><td>TCELL11:IMUX.BYP.3.DELAY</td><td>PLL0.DI11</td></tr>
<tr><td>TCELL11:IMUX.IMUX.0.DELAY</td><td>PLL0.DEN</td></tr>
<tr><td>TCELL12:OUT.0.TMIN</td><td>PLL0.DOUT0</td></tr>
<tr><td>TCELL12:OUT.1.TMIN</td><td>PLL0.DOUT1</td></tr>
<tr><td>TCELL12:OUT.2.TMIN</td><td>PLL0.DOUT2</td></tr>
<tr><td>TCELL12:IMUX.BYP.0.DELAY</td><td>PLL0.DI4</td></tr>
<tr><td>TCELL12:IMUX.BYP.1.DELAY</td><td>PLL0.DI5</td></tr>
<tr><td>TCELL12:IMUX.BYP.2.DELAY</td><td>PLL0.DI6</td></tr>
<tr><td>TCELL12:IMUX.BYP.3.DELAY</td><td>PLL0.DI7</td></tr>
<tr><td>TCELL12:IMUX.IMUX.0.DELAY</td><td>PLL0.PWRDWN</td></tr>
<tr><td>TCELL13:OUT.0.TMIN</td><td>PLL0.LOCKED</td></tr>
<tr><td>TCELL13:OUT.1.TMIN</td><td>PLL0.DRDY</td></tr>
<tr><td>TCELL13:OUT.2.TMIN</td><td>PLL0.SCANOUT</td></tr>
<tr><td>TCELL13:IMUX.CTRL.0</td><td>PLL0.SCANCLK</td></tr>
<tr><td>TCELL13:IMUX.BYP.0.DELAY</td><td>PLL0.DI0</td></tr>
<tr><td>TCELL13:IMUX.BYP.1.DELAY</td><td>PLL0.DI1</td></tr>
<tr><td>TCELL13:IMUX.BYP.2.DELAY</td><td>PLL0.DI2</td></tr>
<tr><td>TCELL13:IMUX.BYP.3.DELAY</td><td>PLL0.DI3</td></tr>
<tr><td>TCELL13:IMUX.IMUX.0.DELAY</td><td>PLL0.RST</td></tr>
<tr><td>TCELL14:IMUX.BYP.0.DELAY</td><td>PLL1.TESTIN28</td></tr>
<tr><td>TCELL14:IMUX.BYP.1.DELAY</td><td>PLL1.TESTIN29</td></tr>
<tr><td>TCELL14:IMUX.BYP.2.DELAY</td><td>PLL1.TESTIN30</td></tr>
<tr><td>TCELL14:IMUX.BYP.3.DELAY</td><td>PLL1.TESTIN31</td></tr>
<tr><td>TCELL15:IMUX.BYP.0.DELAY</td><td>PLL1.TESTIN24</td></tr>
<tr><td>TCELL15:IMUX.BYP.1.DELAY</td><td>PLL1.TESTIN25</td></tr>
<tr><td>TCELL15:IMUX.BYP.2.DELAY</td><td>PLL1.TESTIN26</td></tr>
<tr><td>TCELL15:IMUX.BYP.3.DELAY</td><td>PLL1.TESTIN27</td></tr>
<tr><td>TCELL15:IMUX.IMUX.0.DELAY</td><td>PLL1.CLKOUTPHY_EN</td></tr>
<tr><td>TCELL16:OUT.0.TMIN</td><td>PLL1.TESTOUT14</td></tr>
<tr><td>TCELL16:OUT.1.TMIN</td><td>PLL1.TESTOUT15</td></tr>
<tr><td>TCELL16:IMUX.BYP.0.DELAY</td><td>PLL1.TESTIN20</td></tr>
<tr><td>TCELL16:IMUX.BYP.1.DELAY</td><td>PLL1.TESTIN21</td></tr>
<tr><td>TCELL16:IMUX.BYP.2.DELAY</td><td>PLL1.TESTIN22</td></tr>
<tr><td>TCELL16:IMUX.BYP.3.DELAY</td><td>PLL1.TESTIN23</td></tr>
<tr><td>TCELL17:OUT.0.TMIN</td><td>PLL1.TESTOUT11</td></tr>
<tr><td>TCELL17:OUT.1.TMIN</td><td>PLL1.TESTOUT12</td></tr>
<tr><td>TCELL17:OUT.2.TMIN</td><td>PLL1.TESTOUT13</td></tr>
<tr><td>TCELL17:IMUX.BYP.0.DELAY</td><td>PLL1.TESTIN16</td></tr>
<tr><td>TCELL17:IMUX.BYP.1.DELAY</td><td>PLL1.TESTIN17</td></tr>
<tr><td>TCELL17:IMUX.BYP.2.DELAY</td><td>PLL1.TESTIN18</td></tr>
<tr><td>TCELL17:IMUX.BYP.3.DELAY</td><td>PLL1.TESTIN19</td></tr>
<tr><td>TCELL18:OUT.0.TMIN</td><td>PLL1.TESTOUT8</td></tr>
<tr><td>TCELL18:OUT.1.TMIN</td><td>PLL1.TESTOUT9</td></tr>
<tr><td>TCELL18:OUT.2.TMIN</td><td>PLL1.TESTOUT10</td></tr>
<tr><td>TCELL18:IMUX.BYP.0.DELAY</td><td>PLL1.TESTIN12</td></tr>
<tr><td>TCELL18:IMUX.BYP.1.DELAY</td><td>PLL1.TESTIN13</td></tr>
<tr><td>TCELL18:IMUX.BYP.2.DELAY</td><td>PLL1.TESTIN14</td></tr>
<tr><td>TCELL18:IMUX.BYP.3.DELAY</td><td>PLL1.TESTIN15</td></tr>
<tr><td>TCELL19:OUT.0.TMIN</td><td>PLL1.TESTOUT5</td></tr>
<tr><td>TCELL19:OUT.1.TMIN</td><td>PLL1.TESTOUT6</td></tr>
<tr><td>TCELL19:OUT.2.TMIN</td><td>PLL1.TESTOUT7</td></tr>
<tr><td>TCELL19:IMUX.BYP.0.DELAY</td><td>PLL1.TESTIN8</td></tr>
<tr><td>TCELL19:IMUX.BYP.1.DELAY</td><td>PLL1.TESTIN9</td></tr>
<tr><td>TCELL19:IMUX.BYP.2.DELAY</td><td>PLL1.TESTIN10</td></tr>
<tr><td>TCELL19:IMUX.BYP.3.DELAY</td><td>PLL1.TESTIN11</td></tr>
<tr><td>TCELL20:OUT.0.TMIN</td><td>PLL1.TESTOUT2</td></tr>
<tr><td>TCELL20:OUT.1.TMIN</td><td>PLL1.TESTOUT3</td></tr>
<tr><td>TCELL20:OUT.2.TMIN</td><td>PLL1.TESTOUT4</td></tr>
<tr><td>TCELL20:IMUX.BYP.0.DELAY</td><td>PLL1.TESTIN4</td></tr>
<tr><td>TCELL20:IMUX.BYP.1.DELAY</td><td>PLL1.TESTIN5</td></tr>
<tr><td>TCELL20:IMUX.BYP.2.DELAY</td><td>PLL1.TESTIN6</td></tr>
<tr><td>TCELL20:IMUX.BYP.3.DELAY</td><td>PLL1.TESTIN7</td></tr>
<tr><td>TCELL20:IMUX.IMUX.0.DELAY</td><td>PLL1.SCANMODEB</td></tr>
<tr><td>TCELL21:OUT.0.TMIN</td><td>PLL1.DOUT15</td></tr>
<tr><td>TCELL21:OUT.1.TMIN</td><td>PLL1.TESTOUT0</td></tr>
<tr><td>TCELL21:OUT.2.TMIN</td><td>PLL1.TESTOUT1</td></tr>
<tr><td>TCELL21:IMUX.BYP.0.DELAY</td><td>PLL1.TESTIN0</td></tr>
<tr><td>TCELL21:IMUX.BYP.1.DELAY</td><td>PLL1.TESTIN1</td></tr>
<tr><td>TCELL21:IMUX.BYP.2.DELAY</td><td>PLL1.TESTIN2</td></tr>
<tr><td>TCELL21:IMUX.BYP.3.DELAY</td><td>PLL1.TESTIN3</td></tr>
<tr><td>TCELL21:IMUX.IMUX.0.DELAY</td><td>PLL1.SCANENB</td></tr>
<tr><td>TCELL22:OUT.0.TMIN</td><td>PLL1.DOUT12</td></tr>
<tr><td>TCELL22:OUT.1.TMIN</td><td>PLL1.DOUT13</td></tr>
<tr><td>TCELL22:OUT.2.TMIN</td><td>PLL1.DOUT14</td></tr>
<tr><td>TCELL22:IMUX.BYP.0.DELAY</td><td>PLL1.DADDR4</td></tr>
<tr><td>TCELL22:IMUX.BYP.1.DELAY</td><td>PLL1.DADDR5</td></tr>
<tr><td>TCELL22:IMUX.BYP.2.DELAY</td><td>PLL1.DADDR6</td></tr>
<tr><td>TCELL22:IMUX.IMUX.0.DELAY</td><td>PLL1.SCANIN</td></tr>
<tr><td>TCELL23:OUT.0.TMIN</td><td>PLL1.DOUT9</td></tr>
<tr><td>TCELL23:OUT.1.TMIN</td><td>PLL1.DOUT10</td></tr>
<tr><td>TCELL23:OUT.2.TMIN</td><td>PLL1.DOUT11</td></tr>
<tr><td>TCELL23:IMUX.BYP.0.DELAY</td><td>PLL1.DADDR0</td></tr>
<tr><td>TCELL23:IMUX.BYP.1.DELAY</td><td>PLL1.DADDR1</td></tr>
<tr><td>TCELL23:IMUX.BYP.2.DELAY</td><td>PLL1.DADDR2</td></tr>
<tr><td>TCELL23:IMUX.BYP.3.DELAY</td><td>PLL1.DADDR3</td></tr>
<tr><td>TCELL24:OUT.0.TMIN</td><td>PLL1.DOUT6</td></tr>
<tr><td>TCELL24:OUT.1.TMIN</td><td>PLL1.DOUT7</td></tr>
<tr><td>TCELL24:OUT.2.TMIN</td><td>PLL1.DOUT8</td></tr>
<tr><td>TCELL24:IMUX.BYP.0.DELAY</td><td>PLL1.DI12</td></tr>
<tr><td>TCELL24:IMUX.BYP.1.DELAY</td><td>PLL1.DI13</td></tr>
<tr><td>TCELL24:IMUX.BYP.2.DELAY</td><td>PLL1.DI14</td></tr>
<tr><td>TCELL24:IMUX.BYP.3.DELAY</td><td>PLL1.DI15</td></tr>
<tr><td>TCELL24:IMUX.IMUX.0.DELAY</td><td>PLL1.DWE</td></tr>
<tr><td>TCELL25:OUT.0.TMIN</td><td>PLL1.DOUT3</td></tr>
<tr><td>TCELL25:OUT.1.TMIN</td><td>PLL1.DOUT4</td></tr>
<tr><td>TCELL25:OUT.2.TMIN</td><td>PLL1.DOUT5</td></tr>
<tr><td>TCELL25:IMUX.CTRL.0</td><td>PLL1.DCLK</td></tr>
<tr><td>TCELL25:IMUX.BYP.0.DELAY</td><td>PLL1.DI8</td></tr>
<tr><td>TCELL25:IMUX.BYP.1.DELAY</td><td>PLL1.DI9</td></tr>
<tr><td>TCELL25:IMUX.BYP.2.DELAY</td><td>PLL1.DI10</td></tr>
<tr><td>TCELL25:IMUX.BYP.3.DELAY</td><td>PLL1.DI11</td></tr>
<tr><td>TCELL25:IMUX.IMUX.0.DELAY</td><td>PLL1.DEN</td></tr>
<tr><td>TCELL26:OUT.0.TMIN</td><td>PLL1.DOUT0</td></tr>
<tr><td>TCELL26:OUT.1.TMIN</td><td>PLL1.DOUT1</td></tr>
<tr><td>TCELL26:OUT.2.TMIN</td><td>PLL1.DOUT2</td></tr>
<tr><td>TCELL26:IMUX.BYP.0.DELAY</td><td>PLL1.DI4</td></tr>
<tr><td>TCELL26:IMUX.BYP.1.DELAY</td><td>PLL1.DI5</td></tr>
<tr><td>TCELL26:IMUX.BYP.2.DELAY</td><td>PLL1.DI6</td></tr>
<tr><td>TCELL26:IMUX.BYP.3.DELAY</td><td>PLL1.DI7</td></tr>
<tr><td>TCELL26:IMUX.IMUX.0.DELAY</td><td>PLL1.PWRDWN</td></tr>
<tr><td>TCELL27:OUT.0.TMIN</td><td>PLL1.LOCKED</td></tr>
<tr><td>TCELL27:OUT.1.TMIN</td><td>PLL1.DRDY</td></tr>
<tr><td>TCELL27:OUT.2.TMIN</td><td>PLL1.SCANOUT</td></tr>
<tr><td>TCELL27:IMUX.CTRL.0</td><td>PLL1.SCANCLK</td></tr>
<tr><td>TCELL27:IMUX.BYP.0.DELAY</td><td>PLL1.DI0</td></tr>
<tr><td>TCELL27:IMUX.BYP.1.DELAY</td><td>PLL1.DI1</td></tr>
<tr><td>TCELL27:IMUX.BYP.2.DELAY</td><td>PLL1.DI2</td></tr>
<tr><td>TCELL27:IMUX.BYP.3.DELAY</td><td>PLL1.DI3</td></tr>
<tr><td>TCELL27:IMUX.IMUX.0.DELAY</td><td>PLL1.RST</td></tr>
<tr><td>TCELL28:IMUX.IMUX.0.DELAY</td><td>BUFGCE_DIV0.RST_PRE_OPTINV</td></tr>
<tr><td>TCELL28:IMUX.IMUX.17.DELAY</td><td>BUFCE_ROW_CMT0.CE_PRE_OPTINV</td></tr>
<tr><td>TCELL28:IMUX.IMUX.18.DELAY</td><td>BUFCE_ROW_CMT1.CE_PRE_OPTINV</td></tr>
<tr><td>TCELL28:IMUX.IMUX.19.DELAY</td><td>BUFCE_ROW_CMT2.CE_PRE_OPTINV</td></tr>
<tr><td>TCELL28:IMUX.IMUX.20.DELAY</td><td>BUFCE_ROW_CMT3.CE_PRE_OPTINV</td></tr>
<tr><td>TCELL28:IMUX.IMUX.21.DELAY</td><td>BUFCE_ROW_CMT4.CE_PRE_OPTINV</td></tr>
<tr><td>TCELL28:IMUX.IMUX.22.DELAY</td><td>BUFCE_ROW_CMT5.CE_PRE_OPTINV</td></tr>
<tr><td>TCELL28:IMUX.IMUX.23.DELAY</td><td>BUFCE_ROW_CMT6.CE_PRE_OPTINV</td></tr>
<tr><td>TCELL28:IMUX.IMUX.24.DELAY</td><td>BUFCE_ROW_CMT7.CE_PRE_OPTINV</td></tr>
<tr><td>TCELL28:IMUX.IMUX.25.DELAY</td><td>BUFCE_ROW_CMT8.CE_PRE_OPTINV</td></tr>
<tr><td>TCELL28:IMUX.IMUX.26.DELAY</td><td>BUFCE_ROW_CMT9.CE_PRE_OPTINV</td></tr>
<tr><td>TCELL28:IMUX.IMUX.27.DELAY</td><td>BUFCE_ROW_CMT10.CE_PRE_OPTINV</td></tr>
<tr><td>TCELL28:IMUX.IMUX.28.DELAY</td><td>BUFCE_ROW_CMT11.CE_PRE_OPTINV</td></tr>
<tr><td>TCELL28:IMUX.IMUX.29.DELAY</td><td>BUFCE_ROW_CMT12.CE_PRE_OPTINV</td></tr>
<tr><td>TCELL28:IMUX.IMUX.30.DELAY</td><td>BUFCE_ROW_CMT13.CE_PRE_OPTINV</td></tr>
<tr><td>TCELL28:IMUX.IMUX.31.DELAY</td><td>BUFCE_ROW_CMT14.CE_PRE_OPTINV</td></tr>
<tr><td>TCELL28:IMUX.IMUX.32.DELAY</td><td>BUFCE_ROW_CMT15.CE_PRE_OPTINV</td></tr>
<tr><td>TCELL28:IMUX.IMUX.33.DELAY</td><td>BUFCE_ROW_CMT16.CE_PRE_OPTINV</td></tr>
<tr><td>TCELL28:IMUX.IMUX.34.DELAY</td><td>BUFCE_ROW_CMT17.CE_PRE_OPTINV</td></tr>
<tr><td>TCELL28:IMUX.IMUX.35.DELAY</td><td>BUFCE_ROW_CMT18.CE_PRE_OPTINV</td></tr>
<tr><td>TCELL28:IMUX.IMUX.36.DELAY</td><td>BUFCE_ROW_CMT19.CE_PRE_OPTINV</td></tr>
<tr><td>TCELL28:IMUX.IMUX.37.DELAY</td><td>BUFCE_ROW_CMT20.CE_PRE_OPTINV</td></tr>
<tr><td>TCELL28:IMUX.IMUX.38.DELAY</td><td>BUFCE_ROW_CMT21.CE_PRE_OPTINV</td></tr>
<tr><td>TCELL28:IMUX.IMUX.39.DELAY</td><td>BUFCE_ROW_CMT22.CE_PRE_OPTINV</td></tr>
<tr><td>TCELL28:IMUX.IMUX.40.DELAY</td><td>BUFCE_ROW_CMT23.CE_PRE_OPTINV</td></tr>
<tr><td>TCELL28:IMUX.IMUX.41.DELAY</td><td>BUFGCE_DIV0.CE_PRE_OPTINV</td></tr>
<tr><td>TCELL28:IMUX.IMUX.42.DELAY</td><td>BUFGCE_DIV1.CE_PRE_OPTINV</td></tr>
<tr><td>TCELL28:IMUX.IMUX.43.DELAY</td><td>BUFGCE_DIV2.CE_PRE_OPTINV</td></tr>
<tr><td>TCELL28:IMUX.IMUX.44.DELAY</td><td>BUFGCE_DIV3.CE_PRE_OPTINV</td></tr>
<tr><td>TCELL28:IMUX.IMUX.45.DELAY</td><td>BUFGCTRL0.SEL1_PRE_OPTINV</td></tr>
<tr><td>TCELL28:IMUX.IMUX.46.DELAY</td><td>BUFGCTRL1.SEL1_PRE_OPTINV</td></tr>
<tr><td>TCELL28:IMUX.IMUX.47.DELAY</td><td>BUFGCTRL2.SEL1_PRE_OPTINV</td></tr>
<tr><td>TCELL29:IMUX.IMUX.0.DELAY</td><td>BUFGCE_DIV1.RST_PRE_OPTINV</td></tr>
<tr><td>TCELL29:IMUX.IMUX.17.DELAY</td><td>BUFGCTRL3.SEL1_PRE_OPTINV</td></tr>
<tr><td>TCELL29:IMUX.IMUX.18.DELAY</td><td>BUFGCTRL4.SEL1_PRE_OPTINV</td></tr>
<tr><td>TCELL29:IMUX.IMUX.19.DELAY</td><td>BUFGCTRL5.SEL1_PRE_OPTINV</td></tr>
<tr><td>TCELL29:IMUX.IMUX.20.DELAY</td><td>BUFGCTRL6.SEL1_PRE_OPTINV</td></tr>
<tr><td>TCELL29:IMUX.IMUX.21.DELAY</td><td>BUFGCTRL7.SEL1_PRE_OPTINV</td></tr>
<tr><td>TCELL29:IMUX.IMUX.22.DELAY</td><td>BUFGCTRL0.SEL0_PRE_OPTINV</td></tr>
<tr><td>TCELL29:IMUX.IMUX.23.DELAY</td><td>BUFGCTRL1.SEL0_PRE_OPTINV</td></tr>
<tr><td>TCELL29:IMUX.IMUX.24.DELAY</td><td>BUFGCTRL2.SEL0_PRE_OPTINV</td></tr>
<tr><td>TCELL29:IMUX.IMUX.25.DELAY</td><td>BUFGCTRL3.SEL0_PRE_OPTINV</td></tr>
<tr><td>TCELL29:IMUX.IMUX.26.DELAY</td><td>BUFGCTRL4.SEL0_PRE_OPTINV</td></tr>
<tr><td>TCELL29:IMUX.IMUX.27.DELAY</td><td>BUFGCTRL5.SEL0_PRE_OPTINV</td></tr>
<tr><td>TCELL29:IMUX.IMUX.28.DELAY</td><td>BUFGCTRL6.SEL0_PRE_OPTINV</td></tr>
<tr><td>TCELL29:IMUX.IMUX.29.DELAY</td><td>BUFGCTRL7.SEL0_PRE_OPTINV</td></tr>
<tr><td>TCELL29:IMUX.IMUX.30.DELAY</td><td>BUFGCTRL0.IGNORE1_PRE_OPTINV</td></tr>
<tr><td>TCELL29:IMUX.IMUX.31.DELAY</td><td>BUFGCTRL1.IGNORE1_PRE_OPTINV</td></tr>
<tr><td>TCELL29:IMUX.IMUX.32.DELAY</td><td>BUFGCTRL2.IGNORE1_PRE_OPTINV</td></tr>
<tr><td>TCELL29:IMUX.IMUX.33.DELAY</td><td>BUFGCTRL3.IGNORE1_PRE_OPTINV</td></tr>
<tr><td>TCELL29:IMUX.IMUX.34.DELAY</td><td>BUFGCTRL4.IGNORE1_PRE_OPTINV</td></tr>
<tr><td>TCELL29:IMUX.IMUX.35.DELAY</td><td>BUFGCTRL5.IGNORE1_PRE_OPTINV</td></tr>
<tr><td>TCELL29:IMUX.IMUX.36.DELAY</td><td>BUFGCTRL6.IGNORE1_PRE_OPTINV</td></tr>
<tr><td>TCELL29:IMUX.IMUX.37.DELAY</td><td>BUFGCTRL7.IGNORE1_PRE_OPTINV</td></tr>
<tr><td>TCELL29:IMUX.IMUX.38.DELAY</td><td>BUFGCTRL0.IGNORE0_PRE_OPTINV</td></tr>
<tr><td>TCELL29:IMUX.IMUX.39.DELAY</td><td>BUFGCTRL1.IGNORE0_PRE_OPTINV</td></tr>
<tr><td>TCELL29:IMUX.IMUX.40.DELAY</td><td>BUFGCTRL2.IGNORE0_PRE_OPTINV</td></tr>
<tr><td>TCELL29:IMUX.IMUX.41.DELAY</td><td>BUFGCTRL3.IGNORE0_PRE_OPTINV</td></tr>
<tr><td>TCELL29:IMUX.IMUX.42.DELAY</td><td>BUFGCTRL4.IGNORE0_PRE_OPTINV</td></tr>
<tr><td>TCELL29:IMUX.IMUX.43.DELAY</td><td>BUFGCTRL5.IGNORE0_PRE_OPTINV</td></tr>
<tr><td>TCELL29:IMUX.IMUX.44.DELAY</td><td>BUFGCTRL6.IGNORE0_PRE_OPTINV</td></tr>
<tr><td>TCELL29:IMUX.IMUX.45.DELAY</td><td>BUFGCTRL7.IGNORE0_PRE_OPTINV</td></tr>
<tr><td>TCELL29:IMUX.IMUX.46.DELAY</td><td>BUFGCTRL0.CE1_PRE_OPTINV</td></tr>
<tr><td>TCELL29:IMUX.IMUX.47.DELAY</td><td>BUFGCTRL1.CE1_PRE_OPTINV</td></tr>
<tr><td>TCELL30:IMUX.IMUX.0.DELAY</td><td>BUFGCE_DIV2.RST_PRE_OPTINV</td></tr>
<tr><td>TCELL30:IMUX.IMUX.17.DELAY</td><td>BUFGCTRL2.CE1_PRE_OPTINV</td></tr>
<tr><td>TCELL30:IMUX.IMUX.18.DELAY</td><td>BUFGCTRL3.CE1_PRE_OPTINV</td></tr>
<tr><td>TCELL30:IMUX.IMUX.19.DELAY</td><td>BUFGCTRL4.CE1_PRE_OPTINV</td></tr>
<tr><td>TCELL30:IMUX.IMUX.20.DELAY</td><td>BUFGCTRL5.CE1_PRE_OPTINV</td></tr>
<tr><td>TCELL30:IMUX.IMUX.21.DELAY</td><td>BUFGCTRL6.CE1_PRE_OPTINV</td></tr>
<tr><td>TCELL30:IMUX.IMUX.22.DELAY</td><td>BUFGCTRL7.CE1_PRE_OPTINV</td></tr>
<tr><td>TCELL30:IMUX.IMUX.23.DELAY</td><td>BUFGCTRL0.CE0_PRE_OPTINV</td></tr>
<tr><td>TCELL30:IMUX.IMUX.24.DELAY</td><td>BUFGCTRL1.CE0_PRE_OPTINV</td></tr>
<tr><td>TCELL30:IMUX.IMUX.25.DELAY</td><td>BUFGCTRL2.CE0_PRE_OPTINV</td></tr>
<tr><td>TCELL30:IMUX.IMUX.26.DELAY</td><td>BUFGCTRL3.CE0_PRE_OPTINV</td></tr>
<tr><td>TCELL30:IMUX.IMUX.27.DELAY</td><td>BUFGCTRL4.CE0_PRE_OPTINV</td></tr>
<tr><td>TCELL30:IMUX.IMUX.28.DELAY</td><td>BUFGCTRL5.CE0_PRE_OPTINV</td></tr>
<tr><td>TCELL30:IMUX.IMUX.29.DELAY</td><td>BUFGCTRL6.CE0_PRE_OPTINV</td></tr>
<tr><td>TCELL30:IMUX.IMUX.30.DELAY</td><td>BUFGCTRL7.CE0_PRE_OPTINV</td></tr>
<tr><td>TCELL30:IMUX.IMUX.31.DELAY</td><td>BUFGCE0.CE_PRE_OPTINV</td></tr>
<tr><td>TCELL30:IMUX.IMUX.32.DELAY</td><td>BUFGCE1.CE_PRE_OPTINV</td></tr>
<tr><td>TCELL30:IMUX.IMUX.33.DELAY</td><td>BUFGCE2.CE_PRE_OPTINV</td></tr>
<tr><td>TCELL30:IMUX.IMUX.34.DELAY</td><td>BUFGCE3.CE_PRE_OPTINV</td></tr>
<tr><td>TCELL30:IMUX.IMUX.35.DELAY</td><td>BUFGCE4.CE_PRE_OPTINV</td></tr>
<tr><td>TCELL30:IMUX.IMUX.36.DELAY</td><td>BUFGCE5.CE_PRE_OPTINV</td></tr>
<tr><td>TCELL30:IMUX.IMUX.37.DELAY</td><td>BUFGCE6.CE_PRE_OPTINV</td></tr>
<tr><td>TCELL30:IMUX.IMUX.38.DELAY</td><td>BUFGCE7.CE_PRE_OPTINV</td></tr>
<tr><td>TCELL30:IMUX.IMUX.39.DELAY</td><td>BUFGCE8.CE_PRE_OPTINV</td></tr>
<tr><td>TCELL30:IMUX.IMUX.40.DELAY</td><td>BUFGCE9.CE_PRE_OPTINV</td></tr>
<tr><td>TCELL30:IMUX.IMUX.41.DELAY</td><td>BUFGCE10.CE_PRE_OPTINV</td></tr>
<tr><td>TCELL30:IMUX.IMUX.42.DELAY</td><td>BUFGCE11.CE_PRE_OPTINV</td></tr>
<tr><td>TCELL30:IMUX.IMUX.43.DELAY</td><td>BUFGCE12.CE_PRE_OPTINV</td></tr>
<tr><td>TCELL30:IMUX.IMUX.44.DELAY</td><td>BUFGCE13.CE_PRE_OPTINV</td></tr>
<tr><td>TCELL30:IMUX.IMUX.45.DELAY</td><td>BUFGCE14.CE_PRE_OPTINV</td></tr>
<tr><td>TCELL30:IMUX.IMUX.46.DELAY</td><td>BUFGCE15.CE_PRE_OPTINV</td></tr>
<tr><td>TCELL30:IMUX.IMUX.47.DELAY</td><td>BUFGCE16.CE_PRE_OPTINV</td></tr>
<tr><td>TCELL30:RCLK.IMUX.16</td><td>BUFCE_ROW_CMT0.OPT_DELAY_TEST0, BUFCE_ROW_CMT1.OPT_DELAY_TEST0, BUFCE_ROW_CMT2.OPT_DELAY_TEST0, BUFCE_ROW_CMT6.OPT_DELAY_TEST0, BUFCE_ROW_CMT7.OPT_DELAY_TEST0, BUFCE_ROW_CMT8.OPT_DELAY_TEST0, BUFCE_ROW_CMT12.OPT_DELAY_TEST0, BUFCE_ROW_CMT13.OPT_DELAY_TEST0, BUFCE_ROW_CMT14.OPT_DELAY_TEST0, BUFCE_ROW_CMT18.OPT_DELAY_TEST0, BUFCE_ROW_CMT19.OPT_DELAY_TEST0, BUFCE_ROW_CMT20.OPT_DELAY_TEST0</td></tr>
<tr><td>TCELL30:RCLK.IMUX.17</td><td>BUFCE_ROW_CMT3.OPT_DELAY_TEST0, BUFCE_ROW_CMT4.OPT_DELAY_TEST0, BUFCE_ROW_CMT5.OPT_DELAY_TEST0, BUFCE_ROW_CMT9.OPT_DELAY_TEST0, BUFCE_ROW_CMT10.OPT_DELAY_TEST0, BUFCE_ROW_CMT11.OPT_DELAY_TEST0, BUFCE_ROW_CMT15.OPT_DELAY_TEST0, BUFCE_ROW_CMT16.OPT_DELAY_TEST0, BUFCE_ROW_CMT17.OPT_DELAY_TEST0, BUFCE_ROW_CMT21.OPT_DELAY_TEST0, BUFCE_ROW_CMT22.OPT_DELAY_TEST0, BUFCE_ROW_CMT23.OPT_DELAY_TEST0</td></tr>
<tr><td>TCELL30:RCLK.IMUX.18</td><td>BUFCE_ROW_CMT0.OPT_DELAY_TEST1, BUFCE_ROW_CMT1.OPT_DELAY_TEST1, BUFCE_ROW_CMT2.OPT_DELAY_TEST1, BUFCE_ROW_CMT6.OPT_DELAY_TEST1, BUFCE_ROW_CMT7.OPT_DELAY_TEST1, BUFCE_ROW_CMT8.OPT_DELAY_TEST1, BUFCE_ROW_CMT12.OPT_DELAY_TEST1, BUFCE_ROW_CMT13.OPT_DELAY_TEST1, BUFCE_ROW_CMT14.OPT_DELAY_TEST1, BUFCE_ROW_CMT18.OPT_DELAY_TEST1, BUFCE_ROW_CMT19.OPT_DELAY_TEST1, BUFCE_ROW_CMT20.OPT_DELAY_TEST1</td></tr>
<tr><td>TCELL30:RCLK.IMUX.19</td><td>BUFCE_ROW_CMT3.OPT_DELAY_TEST1, BUFCE_ROW_CMT4.OPT_DELAY_TEST1, BUFCE_ROW_CMT5.OPT_DELAY_TEST1, BUFCE_ROW_CMT9.OPT_DELAY_TEST1, BUFCE_ROW_CMT10.OPT_DELAY_TEST1, BUFCE_ROW_CMT11.OPT_DELAY_TEST1, BUFCE_ROW_CMT15.OPT_DELAY_TEST1, BUFCE_ROW_CMT16.OPT_DELAY_TEST1, BUFCE_ROW_CMT17.OPT_DELAY_TEST1, BUFCE_ROW_CMT21.OPT_DELAY_TEST1, BUFCE_ROW_CMT22.OPT_DELAY_TEST1, BUFCE_ROW_CMT23.OPT_DELAY_TEST1</td></tr>
<tr><td>TCELL30:RCLK.IMUX.20</td><td>BUFCE_ROW_CMT0.OPT_DELAY_TEST2, BUFCE_ROW_CMT1.OPT_DELAY_TEST2, BUFCE_ROW_CMT2.OPT_DELAY_TEST2, BUFCE_ROW_CMT6.OPT_DELAY_TEST2, BUFCE_ROW_CMT7.OPT_DELAY_TEST2, BUFCE_ROW_CMT8.OPT_DELAY_TEST2, BUFCE_ROW_CMT12.OPT_DELAY_TEST2, BUFCE_ROW_CMT13.OPT_DELAY_TEST2, BUFCE_ROW_CMT14.OPT_DELAY_TEST2, BUFCE_ROW_CMT18.OPT_DELAY_TEST2, BUFCE_ROW_CMT19.OPT_DELAY_TEST2, BUFCE_ROW_CMT20.OPT_DELAY_TEST2</td></tr>
<tr><td>TCELL30:RCLK.IMUX.21</td><td>BUFCE_ROW_CMT3.OPT_DELAY_TEST2, BUFCE_ROW_CMT4.OPT_DELAY_TEST2, BUFCE_ROW_CMT5.OPT_DELAY_TEST2, BUFCE_ROW_CMT9.OPT_DELAY_TEST2, BUFCE_ROW_CMT10.OPT_DELAY_TEST2, BUFCE_ROW_CMT11.OPT_DELAY_TEST2, BUFCE_ROW_CMT15.OPT_DELAY_TEST2, BUFCE_ROW_CMT16.OPT_DELAY_TEST2, BUFCE_ROW_CMT17.OPT_DELAY_TEST2, BUFCE_ROW_CMT21.OPT_DELAY_TEST2, BUFCE_ROW_CMT22.OPT_DELAY_TEST2, BUFCE_ROW_CMT23.OPT_DELAY_TEST2</td></tr>
<tr><td>TCELL31:IMUX.IMUX.0.DELAY</td><td>BUFGCE_DIV3.RST_PRE_OPTINV</td></tr>
<tr><td>TCELL31:IMUX.IMUX.17.DELAY</td><td>BUFGCE17.CE_PRE_OPTINV</td></tr>
<tr><td>TCELL31:IMUX.IMUX.18.DELAY</td><td>BUFGCE18.CE_PRE_OPTINV</td></tr>
<tr><td>TCELL31:IMUX.IMUX.19.DELAY</td><td>BUFGCE19.CE_PRE_OPTINV</td></tr>
<tr><td>TCELL31:IMUX.IMUX.20.DELAY</td><td>BUFGCE20.CE_PRE_OPTINV</td></tr>
<tr><td>TCELL31:IMUX.IMUX.21.DELAY</td><td>BUFGCE21.CE_PRE_OPTINV</td></tr>
<tr><td>TCELL31:IMUX.IMUX.22.DELAY</td><td>BUFGCE22.CE_PRE_OPTINV</td></tr>
<tr><td>TCELL31:IMUX.IMUX.23.DELAY</td><td>BUFGCE23.CE_PRE_OPTINV</td></tr>
<tr><td>TCELL31:IMUX.IMUX.24.DELAY</td><td>BUFGCE0.CLK_IN_CKINT</td></tr>
<tr><td>TCELL31:IMUX.IMUX.25.DELAY</td><td>BUFGCE1.CLK_IN_CKINT</td></tr>
<tr><td>TCELL31:IMUX.IMUX.26.DELAY</td><td>BUFGCE2.CLK_IN_CKINT</td></tr>
<tr><td>TCELL31:IMUX.IMUX.27.DELAY</td><td>BUFGCE3.CLK_IN_CKINT</td></tr>
<tr><td>TCELL31:IMUX.IMUX.28.DELAY</td><td>BUFGCE4.CLK_IN_CKINT</td></tr>
<tr><td>TCELL31:IMUX.IMUX.29.DELAY</td><td>BUFGCE5.CLK_IN_CKINT</td></tr>
<tr><td>TCELL31:IMUX.IMUX.30.DELAY</td><td>BUFGCE6.CLK_IN_CKINT</td></tr>
<tr><td>TCELL31:IMUX.IMUX.31.DELAY</td><td>BUFGCE7.CLK_IN_CKINT</td></tr>
<tr><td>TCELL31:IMUX.IMUX.32.DELAY</td><td>BUFGCE8.CLK_IN_CKINT</td></tr>
<tr><td>TCELL31:IMUX.IMUX.33.DELAY</td><td>BUFGCE9.CLK_IN_CKINT</td></tr>
<tr><td>TCELL31:IMUX.IMUX.34.DELAY</td><td>BUFGCE10.CLK_IN_CKINT</td></tr>
<tr><td>TCELL31:IMUX.IMUX.35.DELAY</td><td>BUFGCE11.CLK_IN_CKINT</td></tr>
<tr><td>TCELL31:IMUX.IMUX.36.DELAY</td><td>BUFGCE12.CLK_IN_CKINT</td></tr>
<tr><td>TCELL31:IMUX.IMUX.37.DELAY</td><td>BUFGCE13.CLK_IN_CKINT</td></tr>
<tr><td>TCELL31:IMUX.IMUX.38.DELAY</td><td>BUFGCE14.CLK_IN_CKINT</td></tr>
<tr><td>TCELL31:IMUX.IMUX.39.DELAY</td><td>BUFGCE15.CLK_IN_CKINT</td></tr>
<tr><td>TCELL31:IMUX.IMUX.40.DELAY</td><td>BUFGCE16.CLK_IN_CKINT</td></tr>
<tr><td>TCELL31:IMUX.IMUX.41.DELAY</td><td>BUFGCE17.CLK_IN_CKINT</td></tr>
<tr><td>TCELL31:IMUX.IMUX.42.DELAY</td><td>BUFGCE18.CLK_IN_CKINT</td></tr>
<tr><td>TCELL31:IMUX.IMUX.43.DELAY</td><td>BUFGCE19.CLK_IN_CKINT</td></tr>
<tr><td>TCELL31:IMUX.IMUX.44.DELAY</td><td>BUFGCE20.CLK_IN_CKINT</td></tr>
<tr><td>TCELL31:IMUX.IMUX.45.DELAY</td><td>BUFGCE21.CLK_IN_CKINT</td></tr>
<tr><td>TCELL31:IMUX.IMUX.46.DELAY</td><td>BUFGCE22.CLK_IN_CKINT</td></tr>
<tr><td>TCELL31:IMUX.IMUX.47.DELAY</td><td>BUFGCE23.CLK_IN_CKINT</td></tr>
<tr><td>TCELL32:IMUX.IMUX.0.DELAY</td><td>ABUS_SWITCH_CMT.TEST_ANALOGBUS_SEL_B</td></tr>
<tr><td>TCELL41:IMUX.BYP.0.DELAY</td><td>MMCM.TESTIN28</td></tr>
<tr><td>TCELL41:IMUX.BYP.1.DELAY</td><td>MMCM.TESTIN29</td></tr>
<tr><td>TCELL41:IMUX.BYP.2.DELAY</td><td>MMCM.TESTIN30</td></tr>
<tr><td>TCELL41:IMUX.BYP.3.DELAY</td><td>MMCM.TESTIN31</td></tr>
<tr><td>TCELL41:IMUX.IMUX.0.DELAY</td><td>MMCM.CLKINSEL</td></tr>
<tr><td>TCELL42:IMUX.BYP.0.DELAY</td><td>MMCM.TESTIN24</td></tr>
<tr><td>TCELL42:IMUX.BYP.1.DELAY</td><td>MMCM.TESTIN25</td></tr>
<tr><td>TCELL42:IMUX.BYP.2.DELAY</td><td>MMCM.TESTIN26</td></tr>
<tr><td>TCELL42:IMUX.BYP.3.DELAY</td><td>MMCM.TESTIN27</td></tr>
<tr><td>TCELL43:OUT.0.TMIN</td><td>MMCM.TESTOUT14</td></tr>
<tr><td>TCELL43:OUT.1.TMIN</td><td>MMCM.TESTOUT15</td></tr>
<tr><td>TCELL43:IMUX.BYP.0.DELAY</td><td>MMCM.TESTIN20</td></tr>
<tr><td>TCELL43:IMUX.BYP.1.DELAY</td><td>MMCM.TESTIN21</td></tr>
<tr><td>TCELL43:IMUX.BYP.2.DELAY</td><td>MMCM.TESTIN22</td></tr>
<tr><td>TCELL43:IMUX.BYP.3.DELAY</td><td>MMCM.TESTIN23</td></tr>
<tr><td>TCELL44:OUT.0.TMIN</td><td>MMCM.TESTOUT11</td></tr>
<tr><td>TCELL44:OUT.1.TMIN</td><td>MMCM.TESTOUT12</td></tr>
<tr><td>TCELL44:OUT.2.TMIN</td><td>MMCM.TESTOUT13</td></tr>
<tr><td>TCELL44:IMUX.BYP.0.DELAY</td><td>MMCM.TESTIN16</td></tr>
<tr><td>TCELL44:IMUX.BYP.1.DELAY</td><td>MMCM.TESTIN17</td></tr>
<tr><td>TCELL44:IMUX.BYP.2.DELAY</td><td>MMCM.TESTIN18</td></tr>
<tr><td>TCELL44:IMUX.BYP.3.DELAY</td><td>MMCM.TESTIN19</td></tr>
<tr><td>TCELL45:OUT.0.TMIN</td><td>MMCM.TESTOUT8</td></tr>
<tr><td>TCELL45:OUT.1.TMIN</td><td>MMCM.TESTOUT9</td></tr>
<tr><td>TCELL45:OUT.2.TMIN</td><td>MMCM.TESTOUT10</td></tr>
<tr><td>TCELL45:IMUX.BYP.0.DELAY</td><td>MMCM.TESTIN12</td></tr>
<tr><td>TCELL45:IMUX.BYP.1.DELAY</td><td>MMCM.TESTIN13</td></tr>
<tr><td>TCELL45:IMUX.BYP.2.DELAY</td><td>MMCM.TESTIN14</td></tr>
<tr><td>TCELL45:IMUX.BYP.3.DELAY</td><td>MMCM.TESTIN15</td></tr>
<tr><td>TCELL46:OUT.0.TMIN</td><td>MMCM.TESTOUT5</td></tr>
<tr><td>TCELL46:OUT.1.TMIN</td><td>MMCM.TESTOUT6</td></tr>
<tr><td>TCELL46:OUT.2.TMIN</td><td>MMCM.TESTOUT7</td></tr>
<tr><td>TCELL46:IMUX.BYP.0.DELAY</td><td>MMCM.TESTIN8</td></tr>
<tr><td>TCELL46:IMUX.BYP.1.DELAY</td><td>MMCM.TESTIN9</td></tr>
<tr><td>TCELL46:IMUX.BYP.2.DELAY</td><td>MMCM.TESTIN10</td></tr>
<tr><td>TCELL46:IMUX.BYP.3.DELAY</td><td>MMCM.TESTIN11</td></tr>
<tr><td>TCELL47:OUT.0.TMIN</td><td>MMCM.TESTOUT2</td></tr>
<tr><td>TCELL47:OUT.1.TMIN</td><td>MMCM.TESTOUT3</td></tr>
<tr><td>TCELL47:OUT.2.TMIN</td><td>MMCM.TESTOUT4</td></tr>
<tr><td>TCELL47:IMUX.BYP.0.DELAY</td><td>MMCM.TESTIN4</td></tr>
<tr><td>TCELL47:IMUX.BYP.1.DELAY</td><td>MMCM.TESTIN5</td></tr>
<tr><td>TCELL47:IMUX.BYP.2.DELAY</td><td>MMCM.TESTIN6</td></tr>
<tr><td>TCELL47:IMUX.BYP.3.DELAY</td><td>MMCM.TESTIN7</td></tr>
<tr><td>TCELL47:IMUX.IMUX.0.DELAY</td><td>MMCM.SCANMODEB</td></tr>
<tr><td>TCELL48:OUT.0.TMIN</td><td>MMCM.DOUT15</td></tr>
<tr><td>TCELL48:OUT.1.TMIN</td><td>MMCM.TESTOUT0</td></tr>
<tr><td>TCELL48:OUT.2.TMIN</td><td>MMCM.TESTOUT1</td></tr>
<tr><td>TCELL48:IMUX.BYP.0.DELAY</td><td>MMCM.TESTIN0</td></tr>
<tr><td>TCELL48:IMUX.BYP.1.DELAY</td><td>MMCM.TESTIN1</td></tr>
<tr><td>TCELL48:IMUX.BYP.2.DELAY</td><td>MMCM.TESTIN2</td></tr>
<tr><td>TCELL48:IMUX.BYP.3.DELAY</td><td>MMCM.TESTIN3</td></tr>
<tr><td>TCELL48:IMUX.IMUX.0.DELAY</td><td>MMCM.SCANENB</td></tr>
<tr><td>TCELL49:OUT.0.TMIN</td><td>MMCM.DOUT12</td></tr>
<tr><td>TCELL49:OUT.1.TMIN</td><td>MMCM.DOUT13</td></tr>
<tr><td>TCELL49:OUT.2.TMIN</td><td>MMCM.DOUT14</td></tr>
<tr><td>TCELL49:IMUX.BYP.0.DELAY</td><td>MMCM.DADDR4</td></tr>
<tr><td>TCELL49:IMUX.BYP.1.DELAY</td><td>MMCM.DADDR5</td></tr>
<tr><td>TCELL49:IMUX.BYP.2.DELAY</td><td>MMCM.DADDR6</td></tr>
<tr><td>TCELL49:IMUX.IMUX.0.DELAY</td><td>MMCM.SCANIN</td></tr>
<tr><td>TCELL50:OUT.0.TMIN</td><td>MMCM.DOUT9</td></tr>
<tr><td>TCELL50:OUT.1.TMIN</td><td>MMCM.DOUT10</td></tr>
<tr><td>TCELL50:OUT.2.TMIN</td><td>MMCM.DOUT11</td></tr>
<tr><td>TCELL50:IMUX.BYP.0.DELAY</td><td>MMCM.DADDR0</td></tr>
<tr><td>TCELL50:IMUX.BYP.1.DELAY</td><td>MMCM.DADDR1</td></tr>
<tr><td>TCELL50:IMUX.BYP.2.DELAY</td><td>MMCM.DADDR2</td></tr>
<tr><td>TCELL50:IMUX.BYP.3.DELAY</td><td>MMCM.DADDR3</td></tr>
<tr><td>TCELL50:IMUX.IMUX.0.DELAY</td><td>MMCM.CDDCREQ</td></tr>
<tr><td>TCELL51:OUT.0.TMIN</td><td>MMCM.DOUT6</td></tr>
<tr><td>TCELL51:OUT.1.TMIN</td><td>MMCM.DOUT7</td></tr>
<tr><td>TCELL51:OUT.2.TMIN</td><td>MMCM.DOUT8</td></tr>
<tr><td>TCELL51:IMUX.BYP.0.DELAY</td><td>MMCM.DI12</td></tr>
<tr><td>TCELL51:IMUX.BYP.1.DELAY</td><td>MMCM.DI13</td></tr>
<tr><td>TCELL51:IMUX.BYP.2.DELAY</td><td>MMCM.DI14</td></tr>
<tr><td>TCELL51:IMUX.BYP.3.DELAY</td><td>MMCM.DI15</td></tr>
<tr><td>TCELL51:IMUX.IMUX.0.DELAY</td><td>MMCM.DWE</td></tr>
<tr><td>TCELL52:OUT.0.TMIN</td><td>MMCM.DOUT3</td></tr>
<tr><td>TCELL52:OUT.1.TMIN</td><td>MMCM.DOUT4</td></tr>
<tr><td>TCELL52:OUT.2.TMIN</td><td>MMCM.DOUT5</td></tr>
<tr><td>TCELL52:IMUX.CTRL.0</td><td>MMCM.DCLK</td></tr>
<tr><td>TCELL52:IMUX.BYP.0.DELAY</td><td>MMCM.DI8</td></tr>
<tr><td>TCELL52:IMUX.BYP.1.DELAY</td><td>MMCM.DI9</td></tr>
<tr><td>TCELL52:IMUX.BYP.2.DELAY</td><td>MMCM.DI10</td></tr>
<tr><td>TCELL52:IMUX.BYP.3.DELAY</td><td>MMCM.DI11</td></tr>
<tr><td>TCELL52:IMUX.IMUX.0.DELAY</td><td>MMCM.DEN</td></tr>
<tr><td>TCELL53:OUT.0.TMIN</td><td>MMCM.DOUT0</td></tr>
<tr><td>TCELL53:OUT.1.TMIN</td><td>MMCM.DOUT1</td></tr>
<tr><td>TCELL53:OUT.2.TMIN</td><td>MMCM.DOUT2</td></tr>
<tr><td>TCELL53:IMUX.CTRL.0</td><td>MMCM.PSCLK</td></tr>
<tr><td>TCELL53:IMUX.BYP.0.DELAY</td><td>MMCM.DI4</td></tr>
<tr><td>TCELL53:IMUX.BYP.1.DELAY</td><td>MMCM.DI5</td></tr>
<tr><td>TCELL53:IMUX.BYP.2.DELAY</td><td>MMCM.DI6</td></tr>
<tr><td>TCELL53:IMUX.BYP.3.DELAY</td><td>MMCM.DI7</td></tr>
<tr><td>TCELL53:IMUX.IMUX.0.DELAY</td><td>MMCM.PWRDWN</td></tr>
<tr><td>TCELL54:OUT.0.TMIN</td><td>MMCM.LOCKED</td></tr>
<tr><td>TCELL54:OUT.1.TMIN</td><td>MMCM.DRDY</td></tr>
<tr><td>TCELL54:OUT.2.TMIN</td><td>MMCM.SCANOUT</td></tr>
<tr><td>TCELL54:IMUX.CTRL.0</td><td>MMCM.SCANCLK</td></tr>
<tr><td>TCELL54:IMUX.BYP.0.DELAY</td><td>MMCM.DI0</td></tr>
<tr><td>TCELL54:IMUX.BYP.1.DELAY</td><td>MMCM.DI1</td></tr>
<tr><td>TCELL54:IMUX.BYP.2.DELAY</td><td>MMCM.DI2</td></tr>
<tr><td>TCELL54:IMUX.BYP.3.DELAY</td><td>MMCM.DI3</td></tr>
<tr><td>TCELL54:IMUX.IMUX.0.DELAY</td><td>MMCM.RST</td></tr>
<tr><td>TCELL55:OUT.0.TMIN</td><td>MMCM.CLKFBSTOPPED</td></tr>
<tr><td>TCELL55:OUT.1.TMIN</td><td>MMCM.CLKINSTOPPED</td></tr>
<tr><td>TCELL55:OUT.2.TMIN</td><td>MMCM.PSDONE</td></tr>
<tr><td>TCELL55:IMUX.IMUX.0.DELAY</td><td>MMCM.PSINCDEC</td></tr>
<tr><td>TCELL56:OUT.0.TMIN</td><td>MMCM.CDDCDONE</td></tr>
<tr><td>TCELL56:IMUX.IMUX.0.DELAY</td><td>MMCM.PSEN</td></tr>
</tbody>
</table></div>
<h2 id="tile-cmtxp"><a class="header" href="#tile-cmtxp">Tile CMTXP</a></h2>
<p>Cells: 60</p>
<h3 id="bel-bufce_row_cmt0-2"><a class="header" href="#bel-bufce_row_cmt0-2">Bel BUFCE_ROW_CMT0</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascaleplus CMTXP bel BUFCE_ROW_CMT0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE_PRE_OPTINV</td><td>input</td><td>TCELL28:IMUX.IMUX.17.DELAY</td></tr>
<tr><td>OPT_DELAY_TEST0</td><td>input</td><td>TCELL30:RCLK.IMUX.16</td></tr>
<tr><td>OPT_DELAY_TEST1</td><td>input</td><td>TCELL30:RCLK.IMUX.18</td></tr>
<tr><td>OPT_DELAY_TEST2</td><td>input</td><td>TCELL30:RCLK.IMUX.20</td></tr>
</tbody>
</table></div>
<h3 id="bel-bufce_row_cmt1-2"><a class="header" href="#bel-bufce_row_cmt1-2">Bel BUFCE_ROW_CMT1</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascaleplus CMTXP bel BUFCE_ROW_CMT1</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE_PRE_OPTINV</td><td>input</td><td>TCELL28:IMUX.IMUX.18.DELAY</td></tr>
<tr><td>OPT_DELAY_TEST0</td><td>input</td><td>TCELL30:RCLK.IMUX.16</td></tr>
<tr><td>OPT_DELAY_TEST1</td><td>input</td><td>TCELL30:RCLK.IMUX.18</td></tr>
<tr><td>OPT_DELAY_TEST2</td><td>input</td><td>TCELL30:RCLK.IMUX.20</td></tr>
</tbody>
</table></div>
<h3 id="bel-bufce_row_cmt2-2"><a class="header" href="#bel-bufce_row_cmt2-2">Bel BUFCE_ROW_CMT2</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascaleplus CMTXP bel BUFCE_ROW_CMT2</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE_PRE_OPTINV</td><td>input</td><td>TCELL28:IMUX.IMUX.19.DELAY</td></tr>
<tr><td>OPT_DELAY_TEST0</td><td>input</td><td>TCELL30:RCLK.IMUX.16</td></tr>
<tr><td>OPT_DELAY_TEST1</td><td>input</td><td>TCELL30:RCLK.IMUX.18</td></tr>
<tr><td>OPT_DELAY_TEST2</td><td>input</td><td>TCELL30:RCLK.IMUX.20</td></tr>
</tbody>
</table></div>
<h3 id="bel-bufce_row_cmt3-2"><a class="header" href="#bel-bufce_row_cmt3-2">Bel BUFCE_ROW_CMT3</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascaleplus CMTXP bel BUFCE_ROW_CMT3</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE_PRE_OPTINV</td><td>input</td><td>TCELL28:IMUX.IMUX.20.DELAY</td></tr>
<tr><td>OPT_DELAY_TEST0</td><td>input</td><td>TCELL30:RCLK.IMUX.17</td></tr>
<tr><td>OPT_DELAY_TEST1</td><td>input</td><td>TCELL30:RCLK.IMUX.19</td></tr>
<tr><td>OPT_DELAY_TEST2</td><td>input</td><td>TCELL30:RCLK.IMUX.21</td></tr>
</tbody>
</table></div>
<h3 id="bel-bufce_row_cmt4-2"><a class="header" href="#bel-bufce_row_cmt4-2">Bel BUFCE_ROW_CMT4</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascaleplus CMTXP bel BUFCE_ROW_CMT4</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE_PRE_OPTINV</td><td>input</td><td>TCELL28:IMUX.IMUX.21.DELAY</td></tr>
<tr><td>OPT_DELAY_TEST0</td><td>input</td><td>TCELL30:RCLK.IMUX.17</td></tr>
<tr><td>OPT_DELAY_TEST1</td><td>input</td><td>TCELL30:RCLK.IMUX.19</td></tr>
<tr><td>OPT_DELAY_TEST2</td><td>input</td><td>TCELL30:RCLK.IMUX.21</td></tr>
</tbody>
</table></div>
<h3 id="bel-bufce_row_cmt5-2"><a class="header" href="#bel-bufce_row_cmt5-2">Bel BUFCE_ROW_CMT5</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascaleplus CMTXP bel BUFCE_ROW_CMT5</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE_PRE_OPTINV</td><td>input</td><td>TCELL28:IMUX.IMUX.22.DELAY</td></tr>
<tr><td>OPT_DELAY_TEST0</td><td>input</td><td>TCELL30:RCLK.IMUX.17</td></tr>
<tr><td>OPT_DELAY_TEST1</td><td>input</td><td>TCELL30:RCLK.IMUX.19</td></tr>
<tr><td>OPT_DELAY_TEST2</td><td>input</td><td>TCELL30:RCLK.IMUX.21</td></tr>
</tbody>
</table></div>
<h3 id="bel-bufce_row_cmt6-2"><a class="header" href="#bel-bufce_row_cmt6-2">Bel BUFCE_ROW_CMT6</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascaleplus CMTXP bel BUFCE_ROW_CMT6</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE_PRE_OPTINV</td><td>input</td><td>TCELL28:IMUX.IMUX.23.DELAY</td></tr>
<tr><td>OPT_DELAY_TEST0</td><td>input</td><td>TCELL30:RCLK.IMUX.16</td></tr>
<tr><td>OPT_DELAY_TEST1</td><td>input</td><td>TCELL30:RCLK.IMUX.18</td></tr>
<tr><td>OPT_DELAY_TEST2</td><td>input</td><td>TCELL30:RCLK.IMUX.20</td></tr>
</tbody>
</table></div>
<h3 id="bel-bufce_row_cmt7-2"><a class="header" href="#bel-bufce_row_cmt7-2">Bel BUFCE_ROW_CMT7</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascaleplus CMTXP bel BUFCE_ROW_CMT7</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE_PRE_OPTINV</td><td>input</td><td>TCELL28:IMUX.IMUX.24.DELAY</td></tr>
<tr><td>OPT_DELAY_TEST0</td><td>input</td><td>TCELL30:RCLK.IMUX.16</td></tr>
<tr><td>OPT_DELAY_TEST1</td><td>input</td><td>TCELL30:RCLK.IMUX.18</td></tr>
<tr><td>OPT_DELAY_TEST2</td><td>input</td><td>TCELL30:RCLK.IMUX.20</td></tr>
</tbody>
</table></div>
<h3 id="bel-bufce_row_cmt8-2"><a class="header" href="#bel-bufce_row_cmt8-2">Bel BUFCE_ROW_CMT8</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascaleplus CMTXP bel BUFCE_ROW_CMT8</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE_PRE_OPTINV</td><td>input</td><td>TCELL28:IMUX.IMUX.25.DELAY</td></tr>
<tr><td>OPT_DELAY_TEST0</td><td>input</td><td>TCELL30:RCLK.IMUX.16</td></tr>
<tr><td>OPT_DELAY_TEST1</td><td>input</td><td>TCELL30:RCLK.IMUX.18</td></tr>
<tr><td>OPT_DELAY_TEST2</td><td>input</td><td>TCELL30:RCLK.IMUX.20</td></tr>
</tbody>
</table></div>
<h3 id="bel-bufce_row_cmt9-2"><a class="header" href="#bel-bufce_row_cmt9-2">Bel BUFCE_ROW_CMT9</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascaleplus CMTXP bel BUFCE_ROW_CMT9</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE_PRE_OPTINV</td><td>input</td><td>TCELL28:IMUX.IMUX.26.DELAY</td></tr>
<tr><td>OPT_DELAY_TEST0</td><td>input</td><td>TCELL30:RCLK.IMUX.17</td></tr>
<tr><td>OPT_DELAY_TEST1</td><td>input</td><td>TCELL30:RCLK.IMUX.19</td></tr>
<tr><td>OPT_DELAY_TEST2</td><td>input</td><td>TCELL30:RCLK.IMUX.21</td></tr>
</tbody>
</table></div>
<h3 id="bel-bufce_row_cmt10-2"><a class="header" href="#bel-bufce_row_cmt10-2">Bel BUFCE_ROW_CMT10</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascaleplus CMTXP bel BUFCE_ROW_CMT10</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE_PRE_OPTINV</td><td>input</td><td>TCELL28:IMUX.IMUX.27.DELAY</td></tr>
<tr><td>OPT_DELAY_TEST0</td><td>input</td><td>TCELL30:RCLK.IMUX.17</td></tr>
<tr><td>OPT_DELAY_TEST1</td><td>input</td><td>TCELL30:RCLK.IMUX.19</td></tr>
<tr><td>OPT_DELAY_TEST2</td><td>input</td><td>TCELL30:RCLK.IMUX.21</td></tr>
</tbody>
</table></div>
<h3 id="bel-bufce_row_cmt11-2"><a class="header" href="#bel-bufce_row_cmt11-2">Bel BUFCE_ROW_CMT11</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascaleplus CMTXP bel BUFCE_ROW_CMT11</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE_PRE_OPTINV</td><td>input</td><td>TCELL28:IMUX.IMUX.28.DELAY</td></tr>
<tr><td>OPT_DELAY_TEST0</td><td>input</td><td>TCELL30:RCLK.IMUX.17</td></tr>
<tr><td>OPT_DELAY_TEST1</td><td>input</td><td>TCELL30:RCLK.IMUX.19</td></tr>
<tr><td>OPT_DELAY_TEST2</td><td>input</td><td>TCELL30:RCLK.IMUX.21</td></tr>
</tbody>
</table></div>
<h3 id="bel-bufce_row_cmt12-2"><a class="header" href="#bel-bufce_row_cmt12-2">Bel BUFCE_ROW_CMT12</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascaleplus CMTXP bel BUFCE_ROW_CMT12</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE_PRE_OPTINV</td><td>input</td><td>TCELL28:IMUX.IMUX.29.DELAY</td></tr>
<tr><td>OPT_DELAY_TEST0</td><td>input</td><td>TCELL30:RCLK.IMUX.16</td></tr>
<tr><td>OPT_DELAY_TEST1</td><td>input</td><td>TCELL30:RCLK.IMUX.18</td></tr>
<tr><td>OPT_DELAY_TEST2</td><td>input</td><td>TCELL30:RCLK.IMUX.20</td></tr>
</tbody>
</table></div>
<h3 id="bel-bufce_row_cmt13-2"><a class="header" href="#bel-bufce_row_cmt13-2">Bel BUFCE_ROW_CMT13</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascaleplus CMTXP bel BUFCE_ROW_CMT13</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE_PRE_OPTINV</td><td>input</td><td>TCELL28:IMUX.IMUX.30.DELAY</td></tr>
<tr><td>OPT_DELAY_TEST0</td><td>input</td><td>TCELL30:RCLK.IMUX.16</td></tr>
<tr><td>OPT_DELAY_TEST1</td><td>input</td><td>TCELL30:RCLK.IMUX.18</td></tr>
<tr><td>OPT_DELAY_TEST2</td><td>input</td><td>TCELL30:RCLK.IMUX.20</td></tr>
</tbody>
</table></div>
<h3 id="bel-bufce_row_cmt14-2"><a class="header" href="#bel-bufce_row_cmt14-2">Bel BUFCE_ROW_CMT14</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascaleplus CMTXP bel BUFCE_ROW_CMT14</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE_PRE_OPTINV</td><td>input</td><td>TCELL28:IMUX.IMUX.31.DELAY</td></tr>
<tr><td>OPT_DELAY_TEST0</td><td>input</td><td>TCELL30:RCLK.IMUX.16</td></tr>
<tr><td>OPT_DELAY_TEST1</td><td>input</td><td>TCELL30:RCLK.IMUX.18</td></tr>
<tr><td>OPT_DELAY_TEST2</td><td>input</td><td>TCELL30:RCLK.IMUX.20</td></tr>
</tbody>
</table></div>
<h3 id="bel-bufce_row_cmt15-2"><a class="header" href="#bel-bufce_row_cmt15-2">Bel BUFCE_ROW_CMT15</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascaleplus CMTXP bel BUFCE_ROW_CMT15</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE_PRE_OPTINV</td><td>input</td><td>TCELL28:IMUX.IMUX.32.DELAY</td></tr>
<tr><td>OPT_DELAY_TEST0</td><td>input</td><td>TCELL30:RCLK.IMUX.17</td></tr>
<tr><td>OPT_DELAY_TEST1</td><td>input</td><td>TCELL30:RCLK.IMUX.19</td></tr>
<tr><td>OPT_DELAY_TEST2</td><td>input</td><td>TCELL30:RCLK.IMUX.21</td></tr>
</tbody>
</table></div>
<h3 id="bel-bufce_row_cmt16-2"><a class="header" href="#bel-bufce_row_cmt16-2">Bel BUFCE_ROW_CMT16</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascaleplus CMTXP bel BUFCE_ROW_CMT16</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE_PRE_OPTINV</td><td>input</td><td>TCELL28:IMUX.IMUX.33.DELAY</td></tr>
<tr><td>OPT_DELAY_TEST0</td><td>input</td><td>TCELL30:RCLK.IMUX.17</td></tr>
<tr><td>OPT_DELAY_TEST1</td><td>input</td><td>TCELL30:RCLK.IMUX.19</td></tr>
<tr><td>OPT_DELAY_TEST2</td><td>input</td><td>TCELL30:RCLK.IMUX.21</td></tr>
</tbody>
</table></div>
<h3 id="bel-bufce_row_cmt17-2"><a class="header" href="#bel-bufce_row_cmt17-2">Bel BUFCE_ROW_CMT17</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascaleplus CMTXP bel BUFCE_ROW_CMT17</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE_PRE_OPTINV</td><td>input</td><td>TCELL28:IMUX.IMUX.34.DELAY</td></tr>
<tr><td>OPT_DELAY_TEST0</td><td>input</td><td>TCELL30:RCLK.IMUX.17</td></tr>
<tr><td>OPT_DELAY_TEST1</td><td>input</td><td>TCELL30:RCLK.IMUX.19</td></tr>
<tr><td>OPT_DELAY_TEST2</td><td>input</td><td>TCELL30:RCLK.IMUX.21</td></tr>
</tbody>
</table></div>
<h3 id="bel-bufce_row_cmt18-2"><a class="header" href="#bel-bufce_row_cmt18-2">Bel BUFCE_ROW_CMT18</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascaleplus CMTXP bel BUFCE_ROW_CMT18</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE_PRE_OPTINV</td><td>input</td><td>TCELL28:IMUX.IMUX.35.DELAY</td></tr>
<tr><td>OPT_DELAY_TEST0</td><td>input</td><td>TCELL30:RCLK.IMUX.16</td></tr>
<tr><td>OPT_DELAY_TEST1</td><td>input</td><td>TCELL30:RCLK.IMUX.18</td></tr>
<tr><td>OPT_DELAY_TEST2</td><td>input</td><td>TCELL30:RCLK.IMUX.20</td></tr>
</tbody>
</table></div>
<h3 id="bel-bufce_row_cmt19-2"><a class="header" href="#bel-bufce_row_cmt19-2">Bel BUFCE_ROW_CMT19</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascaleplus CMTXP bel BUFCE_ROW_CMT19</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE_PRE_OPTINV</td><td>input</td><td>TCELL28:IMUX.IMUX.36.DELAY</td></tr>
<tr><td>OPT_DELAY_TEST0</td><td>input</td><td>TCELL30:RCLK.IMUX.16</td></tr>
<tr><td>OPT_DELAY_TEST1</td><td>input</td><td>TCELL30:RCLK.IMUX.18</td></tr>
<tr><td>OPT_DELAY_TEST2</td><td>input</td><td>TCELL30:RCLK.IMUX.20</td></tr>
</tbody>
</table></div>
<h3 id="bel-bufce_row_cmt20-2"><a class="header" href="#bel-bufce_row_cmt20-2">Bel BUFCE_ROW_CMT20</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascaleplus CMTXP bel BUFCE_ROW_CMT20</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE_PRE_OPTINV</td><td>input</td><td>TCELL28:IMUX.IMUX.37.DELAY</td></tr>
<tr><td>OPT_DELAY_TEST0</td><td>input</td><td>TCELL30:RCLK.IMUX.16</td></tr>
<tr><td>OPT_DELAY_TEST1</td><td>input</td><td>TCELL30:RCLK.IMUX.18</td></tr>
<tr><td>OPT_DELAY_TEST2</td><td>input</td><td>TCELL30:RCLK.IMUX.20</td></tr>
</tbody>
</table></div>
<h3 id="bel-bufce_row_cmt21-2"><a class="header" href="#bel-bufce_row_cmt21-2">Bel BUFCE_ROW_CMT21</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascaleplus CMTXP bel BUFCE_ROW_CMT21</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE_PRE_OPTINV</td><td>input</td><td>TCELL28:IMUX.IMUX.38.DELAY</td></tr>
<tr><td>OPT_DELAY_TEST0</td><td>input</td><td>TCELL30:RCLK.IMUX.17</td></tr>
<tr><td>OPT_DELAY_TEST1</td><td>input</td><td>TCELL30:RCLK.IMUX.19</td></tr>
<tr><td>OPT_DELAY_TEST2</td><td>input</td><td>TCELL30:RCLK.IMUX.21</td></tr>
</tbody>
</table></div>
<h3 id="bel-bufce_row_cmt22-2"><a class="header" href="#bel-bufce_row_cmt22-2">Bel BUFCE_ROW_CMT22</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascaleplus CMTXP bel BUFCE_ROW_CMT22</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE_PRE_OPTINV</td><td>input</td><td>TCELL28:IMUX.IMUX.39.DELAY</td></tr>
<tr><td>OPT_DELAY_TEST0</td><td>input</td><td>TCELL30:RCLK.IMUX.17</td></tr>
<tr><td>OPT_DELAY_TEST1</td><td>input</td><td>TCELL30:RCLK.IMUX.19</td></tr>
<tr><td>OPT_DELAY_TEST2</td><td>input</td><td>TCELL30:RCLK.IMUX.21</td></tr>
</tbody>
</table></div>
<h3 id="bel-bufce_row_cmt23-2"><a class="header" href="#bel-bufce_row_cmt23-2">Bel BUFCE_ROW_CMT23</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascaleplus CMTXP bel BUFCE_ROW_CMT23</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE_PRE_OPTINV</td><td>input</td><td>TCELL28:IMUX.IMUX.40.DELAY</td></tr>
<tr><td>OPT_DELAY_TEST0</td><td>input</td><td>TCELL30:RCLK.IMUX.17</td></tr>
<tr><td>OPT_DELAY_TEST1</td><td>input</td><td>TCELL30:RCLK.IMUX.19</td></tr>
<tr><td>OPT_DELAY_TEST2</td><td>input</td><td>TCELL30:RCLK.IMUX.21</td></tr>
</tbody>
</table></div>
<h3 id="bel-gclk_test_buf_cmt0-2"><a class="header" href="#bel-gclk_test_buf_cmt0-2">Bel GCLK_TEST_BUF_CMT0</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascaleplus CMTXP bel GCLK_TEST_BUF_CMT0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
</tbody>
</table></div>
<h3 id="bel-gclk_test_buf_cmt1-2"><a class="header" href="#bel-gclk_test_buf_cmt1-2">Bel GCLK_TEST_BUF_CMT1</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascaleplus CMTXP bel GCLK_TEST_BUF_CMT1</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
</tbody>
</table></div>
<h3 id="bel-gclk_test_buf_cmt2-2"><a class="header" href="#bel-gclk_test_buf_cmt2-2">Bel GCLK_TEST_BUF_CMT2</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascaleplus CMTXP bel GCLK_TEST_BUF_CMT2</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
</tbody>
</table></div>
<h3 id="bel-gclk_test_buf_cmt3-2"><a class="header" href="#bel-gclk_test_buf_cmt3-2">Bel GCLK_TEST_BUF_CMT3</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascaleplus CMTXP bel GCLK_TEST_BUF_CMT3</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
</tbody>
</table></div>
<h3 id="bel-gclk_test_buf_cmt4-2"><a class="header" href="#bel-gclk_test_buf_cmt4-2">Bel GCLK_TEST_BUF_CMT4</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascaleplus CMTXP bel GCLK_TEST_BUF_CMT4</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
</tbody>
</table></div>
<h3 id="bel-gclk_test_buf_cmt5-2"><a class="header" href="#bel-gclk_test_buf_cmt5-2">Bel GCLK_TEST_BUF_CMT5</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascaleplus CMTXP bel GCLK_TEST_BUF_CMT5</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
</tbody>
</table></div>
<h3 id="bel-gclk_test_buf_cmt6-2"><a class="header" href="#bel-gclk_test_buf_cmt6-2">Bel GCLK_TEST_BUF_CMT6</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascaleplus CMTXP bel GCLK_TEST_BUF_CMT6</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
</tbody>
</table></div>
<h3 id="bel-gclk_test_buf_cmt7-2"><a class="header" href="#bel-gclk_test_buf_cmt7-2">Bel GCLK_TEST_BUF_CMT7</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascaleplus CMTXP bel GCLK_TEST_BUF_CMT7</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
</tbody>
</table></div>
<h3 id="bel-gclk_test_buf_cmt8-2"><a class="header" href="#bel-gclk_test_buf_cmt8-2">Bel GCLK_TEST_BUF_CMT8</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascaleplus CMTXP bel GCLK_TEST_BUF_CMT8</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
</tbody>
</table></div>
<h3 id="bel-gclk_test_buf_cmt9-2"><a class="header" href="#bel-gclk_test_buf_cmt9-2">Bel GCLK_TEST_BUF_CMT9</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascaleplus CMTXP bel GCLK_TEST_BUF_CMT9</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
</tbody>
</table></div>
<h3 id="bel-gclk_test_buf_cmt10-2"><a class="header" href="#bel-gclk_test_buf_cmt10-2">Bel GCLK_TEST_BUF_CMT10</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascaleplus CMTXP bel GCLK_TEST_BUF_CMT10</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
</tbody>
</table></div>
<h3 id="bel-gclk_test_buf_cmt11-2"><a class="header" href="#bel-gclk_test_buf_cmt11-2">Bel GCLK_TEST_BUF_CMT11</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascaleplus CMTXP bel GCLK_TEST_BUF_CMT11</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
</tbody>
</table></div>
<h3 id="bel-gclk_test_buf_cmt12-2"><a class="header" href="#bel-gclk_test_buf_cmt12-2">Bel GCLK_TEST_BUF_CMT12</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascaleplus CMTXP bel GCLK_TEST_BUF_CMT12</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
</tbody>
</table></div>
<h3 id="bel-gclk_test_buf_cmt13-2"><a class="header" href="#bel-gclk_test_buf_cmt13-2">Bel GCLK_TEST_BUF_CMT13</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascaleplus CMTXP bel GCLK_TEST_BUF_CMT13</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
</tbody>
</table></div>
<h3 id="bel-gclk_test_buf_cmt14-2"><a class="header" href="#bel-gclk_test_buf_cmt14-2">Bel GCLK_TEST_BUF_CMT14</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascaleplus CMTXP bel GCLK_TEST_BUF_CMT14</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
</tbody>
</table></div>
<h3 id="bel-gclk_test_buf_cmt15-2"><a class="header" href="#bel-gclk_test_buf_cmt15-2">Bel GCLK_TEST_BUF_CMT15</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascaleplus CMTXP bel GCLK_TEST_BUF_CMT15</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
</tbody>
</table></div>
<h3 id="bel-gclk_test_buf_cmt16-2"><a class="header" href="#bel-gclk_test_buf_cmt16-2">Bel GCLK_TEST_BUF_CMT16</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascaleplus CMTXP bel GCLK_TEST_BUF_CMT16</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
</tbody>
</table></div>
<h3 id="bel-gclk_test_buf_cmt17-2"><a class="header" href="#bel-gclk_test_buf_cmt17-2">Bel GCLK_TEST_BUF_CMT17</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascaleplus CMTXP bel GCLK_TEST_BUF_CMT17</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
</tbody>
</table></div>
<h3 id="bel-gclk_test_buf_cmt18-2"><a class="header" href="#bel-gclk_test_buf_cmt18-2">Bel GCLK_TEST_BUF_CMT18</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascaleplus CMTXP bel GCLK_TEST_BUF_CMT18</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
</tbody>
</table></div>
<h3 id="bel-gclk_test_buf_cmt19-2"><a class="header" href="#bel-gclk_test_buf_cmt19-2">Bel GCLK_TEST_BUF_CMT19</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascaleplus CMTXP bel GCLK_TEST_BUF_CMT19</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
</tbody>
</table></div>
<h3 id="bel-gclk_test_buf_cmt20-2"><a class="header" href="#bel-gclk_test_buf_cmt20-2">Bel GCLK_TEST_BUF_CMT20</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascaleplus CMTXP bel GCLK_TEST_BUF_CMT20</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
</tbody>
</table></div>
<h3 id="bel-gclk_test_buf_cmt21-2"><a class="header" href="#bel-gclk_test_buf_cmt21-2">Bel GCLK_TEST_BUF_CMT21</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascaleplus CMTXP bel GCLK_TEST_BUF_CMT21</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
</tbody>
</table></div>
<h3 id="bel-gclk_test_buf_cmt22-2"><a class="header" href="#bel-gclk_test_buf_cmt22-2">Bel GCLK_TEST_BUF_CMT22</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascaleplus CMTXP bel GCLK_TEST_BUF_CMT22</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
</tbody>
</table></div>
<h3 id="bel-gclk_test_buf_cmt23-2"><a class="header" href="#bel-gclk_test_buf_cmt23-2">Bel GCLK_TEST_BUF_CMT23</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascaleplus CMTXP bel GCLK_TEST_BUF_CMT23</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
</tbody>
</table></div>
<h3 id="bel-bufgce0-2"><a class="header" href="#bel-bufgce0-2">Bel BUFGCE0</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascaleplus CMTXP bel BUFGCE0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE_PRE_OPTINV</td><td>input</td><td>TCELL30:IMUX.IMUX.31.DELAY</td></tr>
<tr><td>CLK_IN_CKINT</td><td>input</td><td>TCELL31:IMUX.IMUX.24.DELAY</td></tr>
</tbody>
</table></div>
<h3 id="bel-bufgce1-2"><a class="header" href="#bel-bufgce1-2">Bel BUFGCE1</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascaleplus CMTXP bel BUFGCE1</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE_PRE_OPTINV</td><td>input</td><td>TCELL30:IMUX.IMUX.32.DELAY</td></tr>
<tr><td>CLK_IN_CKINT</td><td>input</td><td>TCELL31:IMUX.IMUX.25.DELAY</td></tr>
</tbody>
</table></div>
<h3 id="bel-bufgce2-2"><a class="header" href="#bel-bufgce2-2">Bel BUFGCE2</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascaleplus CMTXP bel BUFGCE2</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE_PRE_OPTINV</td><td>input</td><td>TCELL30:IMUX.IMUX.33.DELAY</td></tr>
<tr><td>CLK_IN_CKINT</td><td>input</td><td>TCELL31:IMUX.IMUX.26.DELAY</td></tr>
</tbody>
</table></div>
<h3 id="bel-bufgce3-2"><a class="header" href="#bel-bufgce3-2">Bel BUFGCE3</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascaleplus CMTXP bel BUFGCE3</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE_PRE_OPTINV</td><td>input</td><td>TCELL30:IMUX.IMUX.34.DELAY</td></tr>
<tr><td>CLK_IN_CKINT</td><td>input</td><td>TCELL31:IMUX.IMUX.27.DELAY</td></tr>
</tbody>
</table></div>
<h3 id="bel-bufgce4-2"><a class="header" href="#bel-bufgce4-2">Bel BUFGCE4</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascaleplus CMTXP bel BUFGCE4</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE_PRE_OPTINV</td><td>input</td><td>TCELL30:IMUX.IMUX.35.DELAY</td></tr>
<tr><td>CLK_IN_CKINT</td><td>input</td><td>TCELL31:IMUX.IMUX.28.DELAY</td></tr>
</tbody>
</table></div>
<h3 id="bel-bufgce5-2"><a class="header" href="#bel-bufgce5-2">Bel BUFGCE5</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascaleplus CMTXP bel BUFGCE5</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE_PRE_OPTINV</td><td>input</td><td>TCELL30:IMUX.IMUX.36.DELAY</td></tr>
<tr><td>CLK_IN_CKINT</td><td>input</td><td>TCELL31:IMUX.IMUX.29.DELAY</td></tr>
</tbody>
</table></div>
<h3 id="bel-bufgce6-2"><a class="header" href="#bel-bufgce6-2">Bel BUFGCE6</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascaleplus CMTXP bel BUFGCE6</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE_PRE_OPTINV</td><td>input</td><td>TCELL30:IMUX.IMUX.37.DELAY</td></tr>
<tr><td>CLK_IN_CKINT</td><td>input</td><td>TCELL31:IMUX.IMUX.30.DELAY</td></tr>
</tbody>
</table></div>
<h3 id="bel-bufgce7-2"><a class="header" href="#bel-bufgce7-2">Bel BUFGCE7</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascaleplus CMTXP bel BUFGCE7</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE_PRE_OPTINV</td><td>input</td><td>TCELL30:IMUX.IMUX.38.DELAY</td></tr>
<tr><td>CLK_IN_CKINT</td><td>input</td><td>TCELL31:IMUX.IMUX.31.DELAY</td></tr>
</tbody>
</table></div>
<h3 id="bel-bufgce8-2"><a class="header" href="#bel-bufgce8-2">Bel BUFGCE8</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascaleplus CMTXP bel BUFGCE8</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE_PRE_OPTINV</td><td>input</td><td>TCELL30:IMUX.IMUX.39.DELAY</td></tr>
<tr><td>CLK_IN_CKINT</td><td>input</td><td>TCELL31:IMUX.IMUX.32.DELAY</td></tr>
</tbody>
</table></div>
<h3 id="bel-bufgce9-2"><a class="header" href="#bel-bufgce9-2">Bel BUFGCE9</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascaleplus CMTXP bel BUFGCE9</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE_PRE_OPTINV</td><td>input</td><td>TCELL30:IMUX.IMUX.40.DELAY</td></tr>
<tr><td>CLK_IN_CKINT</td><td>input</td><td>TCELL31:IMUX.IMUX.33.DELAY</td></tr>
</tbody>
</table></div>
<h3 id="bel-bufgce10-2"><a class="header" href="#bel-bufgce10-2">Bel BUFGCE10</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascaleplus CMTXP bel BUFGCE10</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE_PRE_OPTINV</td><td>input</td><td>TCELL30:IMUX.IMUX.41.DELAY</td></tr>
<tr><td>CLK_IN_CKINT</td><td>input</td><td>TCELL31:IMUX.IMUX.34.DELAY</td></tr>
</tbody>
</table></div>
<h3 id="bel-bufgce11-2"><a class="header" href="#bel-bufgce11-2">Bel BUFGCE11</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascaleplus CMTXP bel BUFGCE11</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE_PRE_OPTINV</td><td>input</td><td>TCELL30:IMUX.IMUX.42.DELAY</td></tr>
<tr><td>CLK_IN_CKINT</td><td>input</td><td>TCELL31:IMUX.IMUX.35.DELAY</td></tr>
</tbody>
</table></div>
<h3 id="bel-bufgce12-2"><a class="header" href="#bel-bufgce12-2">Bel BUFGCE12</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascaleplus CMTXP bel BUFGCE12</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE_PRE_OPTINV</td><td>input</td><td>TCELL30:IMUX.IMUX.43.DELAY</td></tr>
<tr><td>CLK_IN_CKINT</td><td>input</td><td>TCELL31:IMUX.IMUX.36.DELAY</td></tr>
</tbody>
</table></div>
<h3 id="bel-bufgce13-2"><a class="header" href="#bel-bufgce13-2">Bel BUFGCE13</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascaleplus CMTXP bel BUFGCE13</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE_PRE_OPTINV</td><td>input</td><td>TCELL30:IMUX.IMUX.44.DELAY</td></tr>
<tr><td>CLK_IN_CKINT</td><td>input</td><td>TCELL31:IMUX.IMUX.37.DELAY</td></tr>
</tbody>
</table></div>
<h3 id="bel-bufgce14-2"><a class="header" href="#bel-bufgce14-2">Bel BUFGCE14</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascaleplus CMTXP bel BUFGCE14</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE_PRE_OPTINV</td><td>input</td><td>TCELL30:IMUX.IMUX.45.DELAY</td></tr>
<tr><td>CLK_IN_CKINT</td><td>input</td><td>TCELL31:IMUX.IMUX.38.DELAY</td></tr>
</tbody>
</table></div>
<h3 id="bel-bufgce15-2"><a class="header" href="#bel-bufgce15-2">Bel BUFGCE15</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascaleplus CMTXP bel BUFGCE15</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE_PRE_OPTINV</td><td>input</td><td>TCELL30:IMUX.IMUX.46.DELAY</td></tr>
<tr><td>CLK_IN_CKINT</td><td>input</td><td>TCELL31:IMUX.IMUX.39.DELAY</td></tr>
</tbody>
</table></div>
<h3 id="bel-bufgce16-2"><a class="header" href="#bel-bufgce16-2">Bel BUFGCE16</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascaleplus CMTXP bel BUFGCE16</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE_PRE_OPTINV</td><td>input</td><td>TCELL30:IMUX.IMUX.47.DELAY</td></tr>
<tr><td>CLK_IN_CKINT</td><td>input</td><td>TCELL31:IMUX.IMUX.40.DELAY</td></tr>
</tbody>
</table></div>
<h3 id="bel-bufgce17-2"><a class="header" href="#bel-bufgce17-2">Bel BUFGCE17</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascaleplus CMTXP bel BUFGCE17</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE_PRE_OPTINV</td><td>input</td><td>TCELL31:IMUX.IMUX.17.DELAY</td></tr>
<tr><td>CLK_IN_CKINT</td><td>input</td><td>TCELL31:IMUX.IMUX.41.DELAY</td></tr>
</tbody>
</table></div>
<h3 id="bel-bufgce18-2"><a class="header" href="#bel-bufgce18-2">Bel BUFGCE18</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascaleplus CMTXP bel BUFGCE18</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE_PRE_OPTINV</td><td>input</td><td>TCELL31:IMUX.IMUX.18.DELAY</td></tr>
<tr><td>CLK_IN_CKINT</td><td>input</td><td>TCELL31:IMUX.IMUX.42.DELAY</td></tr>
</tbody>
</table></div>
<h3 id="bel-bufgce19-2"><a class="header" href="#bel-bufgce19-2">Bel BUFGCE19</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascaleplus CMTXP bel BUFGCE19</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE_PRE_OPTINV</td><td>input</td><td>TCELL31:IMUX.IMUX.19.DELAY</td></tr>
<tr><td>CLK_IN_CKINT</td><td>input</td><td>TCELL31:IMUX.IMUX.43.DELAY</td></tr>
</tbody>
</table></div>
<h3 id="bel-bufgce20-2"><a class="header" href="#bel-bufgce20-2">Bel BUFGCE20</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascaleplus CMTXP bel BUFGCE20</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE_PRE_OPTINV</td><td>input</td><td>TCELL31:IMUX.IMUX.20.DELAY</td></tr>
<tr><td>CLK_IN_CKINT</td><td>input</td><td>TCELL31:IMUX.IMUX.44.DELAY</td></tr>
</tbody>
</table></div>
<h3 id="bel-bufgce21-2"><a class="header" href="#bel-bufgce21-2">Bel BUFGCE21</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascaleplus CMTXP bel BUFGCE21</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE_PRE_OPTINV</td><td>input</td><td>TCELL31:IMUX.IMUX.21.DELAY</td></tr>
<tr><td>CLK_IN_CKINT</td><td>input</td><td>TCELL31:IMUX.IMUX.45.DELAY</td></tr>
</tbody>
</table></div>
<h3 id="bel-bufgce22-2"><a class="header" href="#bel-bufgce22-2">Bel BUFGCE22</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascaleplus CMTXP bel BUFGCE22</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE_PRE_OPTINV</td><td>input</td><td>TCELL31:IMUX.IMUX.22.DELAY</td></tr>
<tr><td>CLK_IN_CKINT</td><td>input</td><td>TCELL31:IMUX.IMUX.46.DELAY</td></tr>
</tbody>
</table></div>
<h3 id="bel-bufgce23-2"><a class="header" href="#bel-bufgce23-2">Bel BUFGCE23</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascaleplus CMTXP bel BUFGCE23</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE_PRE_OPTINV</td><td>input</td><td>TCELL31:IMUX.IMUX.23.DELAY</td></tr>
<tr><td>CLK_IN_CKINT</td><td>input</td><td>TCELL31:IMUX.IMUX.47.DELAY</td></tr>
</tbody>
</table></div>
<h3 id="bel-bufgctrl0-2"><a class="header" href="#bel-bufgctrl0-2">Bel BUFGCTRL0</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascaleplus CMTXP bel BUFGCTRL0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE0_PRE_OPTINV</td><td>input</td><td>TCELL30:IMUX.IMUX.23.DELAY</td></tr>
<tr><td>CE1_PRE_OPTINV</td><td>input</td><td>TCELL29:IMUX.IMUX.46.DELAY</td></tr>
<tr><td>IGNORE0_PRE_OPTINV</td><td>input</td><td>TCELL29:IMUX.IMUX.38.DELAY</td></tr>
<tr><td>IGNORE1_PRE_OPTINV</td><td>input</td><td>TCELL29:IMUX.IMUX.30.DELAY</td></tr>
<tr><td>SEL0_PRE_OPTINV</td><td>input</td><td>TCELL29:IMUX.IMUX.22.DELAY</td></tr>
<tr><td>SEL1_PRE_OPTINV</td><td>input</td><td>TCELL28:IMUX.IMUX.45.DELAY</td></tr>
</tbody>
</table></div>
<h3 id="bel-bufgctrl1-2"><a class="header" href="#bel-bufgctrl1-2">Bel BUFGCTRL1</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascaleplus CMTXP bel BUFGCTRL1</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE0_PRE_OPTINV</td><td>input</td><td>TCELL30:IMUX.IMUX.24.DELAY</td></tr>
<tr><td>CE1_PRE_OPTINV</td><td>input</td><td>TCELL29:IMUX.IMUX.47.DELAY</td></tr>
<tr><td>IGNORE0_PRE_OPTINV</td><td>input</td><td>TCELL29:IMUX.IMUX.39.DELAY</td></tr>
<tr><td>IGNORE1_PRE_OPTINV</td><td>input</td><td>TCELL29:IMUX.IMUX.31.DELAY</td></tr>
<tr><td>SEL0_PRE_OPTINV</td><td>input</td><td>TCELL29:IMUX.IMUX.23.DELAY</td></tr>
<tr><td>SEL1_PRE_OPTINV</td><td>input</td><td>TCELL28:IMUX.IMUX.46.DELAY</td></tr>
</tbody>
</table></div>
<h3 id="bel-bufgctrl2-2"><a class="header" href="#bel-bufgctrl2-2">Bel BUFGCTRL2</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascaleplus CMTXP bel BUFGCTRL2</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE0_PRE_OPTINV</td><td>input</td><td>TCELL30:IMUX.IMUX.25.DELAY</td></tr>
<tr><td>CE1_PRE_OPTINV</td><td>input</td><td>TCELL30:IMUX.IMUX.17.DELAY</td></tr>
<tr><td>IGNORE0_PRE_OPTINV</td><td>input</td><td>TCELL29:IMUX.IMUX.40.DELAY</td></tr>
<tr><td>IGNORE1_PRE_OPTINV</td><td>input</td><td>TCELL29:IMUX.IMUX.32.DELAY</td></tr>
<tr><td>SEL0_PRE_OPTINV</td><td>input</td><td>TCELL29:IMUX.IMUX.24.DELAY</td></tr>
<tr><td>SEL1_PRE_OPTINV</td><td>input</td><td>TCELL28:IMUX.IMUX.47.DELAY</td></tr>
</tbody>
</table></div>
<h3 id="bel-bufgctrl3-2"><a class="header" href="#bel-bufgctrl3-2">Bel BUFGCTRL3</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascaleplus CMTXP bel BUFGCTRL3</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE0_PRE_OPTINV</td><td>input</td><td>TCELL30:IMUX.IMUX.26.DELAY</td></tr>
<tr><td>CE1_PRE_OPTINV</td><td>input</td><td>TCELL30:IMUX.IMUX.18.DELAY</td></tr>
<tr><td>IGNORE0_PRE_OPTINV</td><td>input</td><td>TCELL29:IMUX.IMUX.41.DELAY</td></tr>
<tr><td>IGNORE1_PRE_OPTINV</td><td>input</td><td>TCELL29:IMUX.IMUX.33.DELAY</td></tr>
<tr><td>SEL0_PRE_OPTINV</td><td>input</td><td>TCELL29:IMUX.IMUX.25.DELAY</td></tr>
<tr><td>SEL1_PRE_OPTINV</td><td>input</td><td>TCELL29:IMUX.IMUX.17.DELAY</td></tr>
</tbody>
</table></div>
<h3 id="bel-bufgctrl4-2"><a class="header" href="#bel-bufgctrl4-2">Bel BUFGCTRL4</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascaleplus CMTXP bel BUFGCTRL4</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE0_PRE_OPTINV</td><td>input</td><td>TCELL30:IMUX.IMUX.27.DELAY</td></tr>
<tr><td>CE1_PRE_OPTINV</td><td>input</td><td>TCELL30:IMUX.IMUX.19.DELAY</td></tr>
<tr><td>IGNORE0_PRE_OPTINV</td><td>input</td><td>TCELL29:IMUX.IMUX.42.DELAY</td></tr>
<tr><td>IGNORE1_PRE_OPTINV</td><td>input</td><td>TCELL29:IMUX.IMUX.34.DELAY</td></tr>
<tr><td>SEL0_PRE_OPTINV</td><td>input</td><td>TCELL29:IMUX.IMUX.26.DELAY</td></tr>
<tr><td>SEL1_PRE_OPTINV</td><td>input</td><td>TCELL29:IMUX.IMUX.18.DELAY</td></tr>
</tbody>
</table></div>
<h3 id="bel-bufgctrl5-2"><a class="header" href="#bel-bufgctrl5-2">Bel BUFGCTRL5</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascaleplus CMTXP bel BUFGCTRL5</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE0_PRE_OPTINV</td><td>input</td><td>TCELL30:IMUX.IMUX.28.DELAY</td></tr>
<tr><td>CE1_PRE_OPTINV</td><td>input</td><td>TCELL30:IMUX.IMUX.20.DELAY</td></tr>
<tr><td>IGNORE0_PRE_OPTINV</td><td>input</td><td>TCELL29:IMUX.IMUX.43.DELAY</td></tr>
<tr><td>IGNORE1_PRE_OPTINV</td><td>input</td><td>TCELL29:IMUX.IMUX.35.DELAY</td></tr>
<tr><td>SEL0_PRE_OPTINV</td><td>input</td><td>TCELL29:IMUX.IMUX.27.DELAY</td></tr>
<tr><td>SEL1_PRE_OPTINV</td><td>input</td><td>TCELL29:IMUX.IMUX.19.DELAY</td></tr>
</tbody>
</table></div>
<h3 id="bel-bufgctrl6-2"><a class="header" href="#bel-bufgctrl6-2">Bel BUFGCTRL6</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascaleplus CMTXP bel BUFGCTRL6</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE0_PRE_OPTINV</td><td>input</td><td>TCELL30:IMUX.IMUX.29.DELAY</td></tr>
<tr><td>CE1_PRE_OPTINV</td><td>input</td><td>TCELL30:IMUX.IMUX.21.DELAY</td></tr>
<tr><td>IGNORE0_PRE_OPTINV</td><td>input</td><td>TCELL29:IMUX.IMUX.44.DELAY</td></tr>
<tr><td>IGNORE1_PRE_OPTINV</td><td>input</td><td>TCELL29:IMUX.IMUX.36.DELAY</td></tr>
<tr><td>SEL0_PRE_OPTINV</td><td>input</td><td>TCELL29:IMUX.IMUX.28.DELAY</td></tr>
<tr><td>SEL1_PRE_OPTINV</td><td>input</td><td>TCELL29:IMUX.IMUX.20.DELAY</td></tr>
</tbody>
</table></div>
<h3 id="bel-bufgctrl7-2"><a class="header" href="#bel-bufgctrl7-2">Bel BUFGCTRL7</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascaleplus CMTXP bel BUFGCTRL7</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE0_PRE_OPTINV</td><td>input</td><td>TCELL30:IMUX.IMUX.30.DELAY</td></tr>
<tr><td>CE1_PRE_OPTINV</td><td>input</td><td>TCELL30:IMUX.IMUX.22.DELAY</td></tr>
<tr><td>IGNORE0_PRE_OPTINV</td><td>input</td><td>TCELL29:IMUX.IMUX.45.DELAY</td></tr>
<tr><td>IGNORE1_PRE_OPTINV</td><td>input</td><td>TCELL29:IMUX.IMUX.37.DELAY</td></tr>
<tr><td>SEL0_PRE_OPTINV</td><td>input</td><td>TCELL29:IMUX.IMUX.29.DELAY</td></tr>
<tr><td>SEL1_PRE_OPTINV</td><td>input</td><td>TCELL29:IMUX.IMUX.21.DELAY</td></tr>
</tbody>
</table></div>
<h3 id="bel-bufgce_div0-2"><a class="header" href="#bel-bufgce_div0-2">Bel BUFGCE_DIV0</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascaleplus CMTXP bel BUFGCE_DIV0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE_PRE_OPTINV</td><td>input</td><td>TCELL28:IMUX.IMUX.41.DELAY</td></tr>
<tr><td>RST_PRE_OPTINV</td><td>input</td><td>TCELL28:IMUX.IMUX.0.DELAY</td></tr>
</tbody>
</table></div>
<h3 id="bel-bufgce_div1-2"><a class="header" href="#bel-bufgce_div1-2">Bel BUFGCE_DIV1</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascaleplus CMTXP bel BUFGCE_DIV1</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE_PRE_OPTINV</td><td>input</td><td>TCELL28:IMUX.IMUX.42.DELAY</td></tr>
<tr><td>RST_PRE_OPTINV</td><td>input</td><td>TCELL29:IMUX.IMUX.0.DELAY</td></tr>
</tbody>
</table></div>
<h3 id="bel-bufgce_div2-2"><a class="header" href="#bel-bufgce_div2-2">Bel BUFGCE_DIV2</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascaleplus CMTXP bel BUFGCE_DIV2</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE_PRE_OPTINV</td><td>input</td><td>TCELL28:IMUX.IMUX.43.DELAY</td></tr>
<tr><td>RST_PRE_OPTINV</td><td>input</td><td>TCELL30:IMUX.IMUX.0.DELAY</td></tr>
</tbody>
</table></div>
<h3 id="bel-bufgce_div3-2"><a class="header" href="#bel-bufgce_div3-2">Bel BUFGCE_DIV3</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascaleplus CMTXP bel BUFGCE_DIV3</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE_PRE_OPTINV</td><td>input</td><td>TCELL28:IMUX.IMUX.44.DELAY</td></tr>
<tr><td>RST_PRE_OPTINV</td><td>input</td><td>TCELL31:IMUX.IMUX.0.DELAY</td></tr>
</tbody>
</table></div>
<h3 id="bel-pllxp0"><a class="header" href="#bel-pllxp0">Bel PLLXP0</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascaleplus CMTXP bel PLLXP0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CLKOUTPHY_EN</td><td>input</td><td>TCELL1:IMUX.IMUX.0.DELAY</td></tr>
<tr><td>DADDR0</td><td>input</td><td>TCELL9:IMUX.BYP.0.DELAY</td></tr>
<tr><td>DADDR1</td><td>input</td><td>TCELL9:IMUX.BYP.1.DELAY</td></tr>
<tr><td>DADDR2</td><td>input</td><td>TCELL9:IMUX.BYP.2.DELAY</td></tr>
<tr><td>DADDR3</td><td>input</td><td>TCELL9:IMUX.BYP.3.DELAY</td></tr>
<tr><td>DADDR4</td><td>input</td><td>TCELL8:IMUX.BYP.0.DELAY</td></tr>
<tr><td>DADDR5</td><td>input</td><td>TCELL8:IMUX.BYP.1.DELAY</td></tr>
<tr><td>DADDR6</td><td>input</td><td>TCELL8:IMUX.BYP.2.DELAY</td></tr>
<tr><td>DCLK</td><td>input</td><td>TCELL11:IMUX.CTRL.0</td></tr>
<tr><td>DEN</td><td>input</td><td>TCELL11:IMUX.IMUX.0.DELAY</td></tr>
<tr><td>DI0</td><td>input</td><td>TCELL13:IMUX.BYP.0.DELAY</td></tr>
<tr><td>DI1</td><td>input</td><td>TCELL13:IMUX.BYP.1.DELAY</td></tr>
<tr><td>DI10</td><td>input</td><td>TCELL11:IMUX.BYP.2.DELAY</td></tr>
<tr><td>DI11</td><td>input</td><td>TCELL11:IMUX.BYP.3.DELAY</td></tr>
<tr><td>DI12</td><td>input</td><td>TCELL10:IMUX.BYP.0.DELAY</td></tr>
<tr><td>DI13</td><td>input</td><td>TCELL10:IMUX.BYP.1.DELAY</td></tr>
<tr><td>DI14</td><td>input</td><td>TCELL10:IMUX.BYP.2.DELAY</td></tr>
<tr><td>DI15</td><td>input</td><td>TCELL10:IMUX.BYP.3.DELAY</td></tr>
<tr><td>DI2</td><td>input</td><td>TCELL13:IMUX.BYP.2.DELAY</td></tr>
<tr><td>DI3</td><td>input</td><td>TCELL13:IMUX.BYP.3.DELAY</td></tr>
<tr><td>DI4</td><td>input</td><td>TCELL12:IMUX.BYP.0.DELAY</td></tr>
<tr><td>DI5</td><td>input</td><td>TCELL12:IMUX.BYP.1.DELAY</td></tr>
<tr><td>DI6</td><td>input</td><td>TCELL12:IMUX.BYP.2.DELAY</td></tr>
<tr><td>DI7</td><td>input</td><td>TCELL12:IMUX.BYP.3.DELAY</td></tr>
<tr><td>DI8</td><td>input</td><td>TCELL11:IMUX.BYP.0.DELAY</td></tr>
<tr><td>DI9</td><td>input</td><td>TCELL11:IMUX.BYP.1.DELAY</td></tr>
<tr><td>DOUT0</td><td>output</td><td>TCELL12:OUT.0.TMIN</td></tr>
<tr><td>DOUT1</td><td>output</td><td>TCELL12:OUT.1.TMIN</td></tr>
<tr><td>DOUT10</td><td>output</td><td>TCELL9:OUT.1.TMIN</td></tr>
<tr><td>DOUT11</td><td>output</td><td>TCELL9:OUT.2.TMIN</td></tr>
<tr><td>DOUT12</td><td>output</td><td>TCELL8:OUT.0.TMIN</td></tr>
<tr><td>DOUT13</td><td>output</td><td>TCELL8:OUT.1.TMIN</td></tr>
<tr><td>DOUT14</td><td>output</td><td>TCELL8:OUT.2.TMIN</td></tr>
<tr><td>DOUT15</td><td>output</td><td>TCELL7:OUT.0.TMIN</td></tr>
<tr><td>DOUT2</td><td>output</td><td>TCELL12:OUT.2.TMIN</td></tr>
<tr><td>DOUT3</td><td>output</td><td>TCELL11:OUT.0.TMIN</td></tr>
<tr><td>DOUT4</td><td>output</td><td>TCELL11:OUT.1.TMIN</td></tr>
<tr><td>DOUT5</td><td>output</td><td>TCELL11:OUT.2.TMIN</td></tr>
<tr><td>DOUT6</td><td>output</td><td>TCELL10:OUT.0.TMIN</td></tr>
<tr><td>DOUT7</td><td>output</td><td>TCELL10:OUT.1.TMIN</td></tr>
<tr><td>DOUT8</td><td>output</td><td>TCELL10:OUT.2.TMIN</td></tr>
<tr><td>DOUT9</td><td>output</td><td>TCELL9:OUT.0.TMIN</td></tr>
<tr><td>DRDY</td><td>output</td><td>TCELL13:OUT.1.TMIN</td></tr>
<tr><td>DWE</td><td>input</td><td>TCELL10:IMUX.IMUX.0.DELAY</td></tr>
<tr><td>LOCKED</td><td>output</td><td>TCELL13:OUT.0.TMIN</td></tr>
<tr><td>PWRDWN</td><td>input</td><td>TCELL12:IMUX.IMUX.0.DELAY</td></tr>
<tr><td>RST</td><td>input</td><td>TCELL13:IMUX.IMUX.0.DELAY</td></tr>
<tr><td>SCANCLK</td><td>input</td><td>TCELL13:IMUX.CTRL.0</td></tr>
<tr><td>SCANENB</td><td>input</td><td>TCELL7:IMUX.IMUX.0.DELAY</td></tr>
<tr><td>SCANIN</td><td>input</td><td>TCELL8:IMUX.IMUX.0.DELAY</td></tr>
<tr><td>SCANMODEB</td><td>input</td><td>TCELL6:IMUX.IMUX.0.DELAY</td></tr>
<tr><td>SCANOUT</td><td>output</td><td>TCELL13:OUT.2.TMIN</td></tr>
<tr><td>TESTIN0</td><td>input</td><td>TCELL7:IMUX.BYP.0.DELAY</td></tr>
<tr><td>TESTIN1</td><td>input</td><td>TCELL7:IMUX.BYP.1.DELAY</td></tr>
<tr><td>TESTIN10</td><td>input</td><td>TCELL5:IMUX.BYP.2.DELAY</td></tr>
<tr><td>TESTIN11</td><td>input</td><td>TCELL5:IMUX.BYP.3.DELAY</td></tr>
<tr><td>TESTIN12</td><td>input</td><td>TCELL4:IMUX.BYP.0.DELAY</td></tr>
<tr><td>TESTIN13</td><td>input</td><td>TCELL4:IMUX.BYP.1.DELAY</td></tr>
<tr><td>TESTIN14</td><td>input</td><td>TCELL4:IMUX.BYP.2.DELAY</td></tr>
<tr><td>TESTIN15</td><td>input</td><td>TCELL4:IMUX.BYP.3.DELAY</td></tr>
<tr><td>TESTIN16</td><td>input</td><td>TCELL3:IMUX.BYP.0.DELAY</td></tr>
<tr><td>TESTIN17</td><td>input</td><td>TCELL3:IMUX.BYP.1.DELAY</td></tr>
<tr><td>TESTIN18</td><td>input</td><td>TCELL3:IMUX.BYP.2.DELAY</td></tr>
<tr><td>TESTIN19</td><td>input</td><td>TCELL3:IMUX.BYP.3.DELAY</td></tr>
<tr><td>TESTIN2</td><td>input</td><td>TCELL7:IMUX.BYP.2.DELAY</td></tr>
<tr><td>TESTIN20</td><td>input</td><td>TCELL2:IMUX.BYP.0.DELAY</td></tr>
<tr><td>TESTIN21</td><td>input</td><td>TCELL2:IMUX.BYP.1.DELAY</td></tr>
<tr><td>TESTIN22</td><td>input</td><td>TCELL2:IMUX.BYP.2.DELAY</td></tr>
<tr><td>TESTIN23</td><td>input</td><td>TCELL2:IMUX.BYP.3.DELAY</td></tr>
<tr><td>TESTIN24</td><td>input</td><td>TCELL1:IMUX.BYP.0.DELAY</td></tr>
<tr><td>TESTIN25</td><td>input</td><td>TCELL1:IMUX.BYP.1.DELAY</td></tr>
<tr><td>TESTIN26</td><td>input</td><td>TCELL1:IMUX.BYP.2.DELAY</td></tr>
<tr><td>TESTIN27</td><td>input</td><td>TCELL1:IMUX.BYP.3.DELAY</td></tr>
<tr><td>TESTIN28</td><td>input</td><td>TCELL0:IMUX.BYP.0.DELAY</td></tr>
<tr><td>TESTIN29</td><td>input</td><td>TCELL0:IMUX.BYP.1.DELAY</td></tr>
<tr><td>TESTIN3</td><td>input</td><td>TCELL7:IMUX.BYP.3.DELAY</td></tr>
<tr><td>TESTIN30</td><td>input</td><td>TCELL0:IMUX.BYP.2.DELAY</td></tr>
<tr><td>TESTIN31</td><td>input</td><td>TCELL0:IMUX.BYP.3.DELAY</td></tr>
<tr><td>TESTIN4</td><td>input</td><td>TCELL6:IMUX.BYP.0.DELAY</td></tr>
<tr><td>TESTIN5</td><td>input</td><td>TCELL6:IMUX.BYP.1.DELAY</td></tr>
<tr><td>TESTIN6</td><td>input</td><td>TCELL6:IMUX.BYP.2.DELAY</td></tr>
<tr><td>TESTIN7</td><td>input</td><td>TCELL6:IMUX.BYP.3.DELAY</td></tr>
<tr><td>TESTIN8</td><td>input</td><td>TCELL5:IMUX.BYP.0.DELAY</td></tr>
<tr><td>TESTIN9</td><td>input</td><td>TCELL5:IMUX.BYP.1.DELAY</td></tr>
<tr><td>TESTOUT0</td><td>output</td><td>TCELL7:OUT.1.TMIN</td></tr>
<tr><td>TESTOUT1</td><td>output</td><td>TCELL7:OUT.2.TMIN</td></tr>
<tr><td>TESTOUT10</td><td>output</td><td>TCELL4:OUT.2.TMIN</td></tr>
<tr><td>TESTOUT11</td><td>output</td><td>TCELL3:OUT.0.TMIN</td></tr>
<tr><td>TESTOUT12</td><td>output</td><td>TCELL3:OUT.1.TMIN</td></tr>
<tr><td>TESTOUT13</td><td>output</td><td>TCELL3:OUT.2.TMIN</td></tr>
<tr><td>TESTOUT14</td><td>output</td><td>TCELL2:OUT.0.TMIN</td></tr>
<tr><td>TESTOUT15</td><td>output</td><td>TCELL2:OUT.1.TMIN</td></tr>
<tr><td>TESTOUT2</td><td>output</td><td>TCELL6:OUT.0.TMIN</td></tr>
<tr><td>TESTOUT3</td><td>output</td><td>TCELL6:OUT.1.TMIN</td></tr>
<tr><td>TESTOUT4</td><td>output</td><td>TCELL6:OUT.2.TMIN</td></tr>
<tr><td>TESTOUT5</td><td>output</td><td>TCELL5:OUT.0.TMIN</td></tr>
<tr><td>TESTOUT6</td><td>output</td><td>TCELL5:OUT.1.TMIN</td></tr>
<tr><td>TESTOUT7</td><td>output</td><td>TCELL5:OUT.2.TMIN</td></tr>
<tr><td>TESTOUT8</td><td>output</td><td>TCELL4:OUT.0.TMIN</td></tr>
<tr><td>TESTOUT9</td><td>output</td><td>TCELL4:OUT.1.TMIN</td></tr>
</tbody>
</table></div>
<h3 id="bel-pllxp1"><a class="header" href="#bel-pllxp1">Bel PLLXP1</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascaleplus CMTXP bel PLLXP1</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CLKOUTPHY_EN</td><td>input</td><td>TCELL15:IMUX.IMUX.0.DELAY</td></tr>
<tr><td>DADDR0</td><td>input</td><td>TCELL23:IMUX.BYP.0.DELAY</td></tr>
<tr><td>DADDR1</td><td>input</td><td>TCELL23:IMUX.BYP.1.DELAY</td></tr>
<tr><td>DADDR2</td><td>input</td><td>TCELL23:IMUX.BYP.2.DELAY</td></tr>
<tr><td>DADDR3</td><td>input</td><td>TCELL23:IMUX.BYP.3.DELAY</td></tr>
<tr><td>DADDR4</td><td>input</td><td>TCELL22:IMUX.BYP.0.DELAY</td></tr>
<tr><td>DADDR5</td><td>input</td><td>TCELL22:IMUX.BYP.1.DELAY</td></tr>
<tr><td>DADDR6</td><td>input</td><td>TCELL22:IMUX.BYP.2.DELAY</td></tr>
<tr><td>DCLK</td><td>input</td><td>TCELL25:IMUX.CTRL.0</td></tr>
<tr><td>DEN</td><td>input</td><td>TCELL25:IMUX.IMUX.0.DELAY</td></tr>
<tr><td>DI0</td><td>input</td><td>TCELL27:IMUX.BYP.0.DELAY</td></tr>
<tr><td>DI1</td><td>input</td><td>TCELL27:IMUX.BYP.1.DELAY</td></tr>
<tr><td>DI10</td><td>input</td><td>TCELL25:IMUX.BYP.2.DELAY</td></tr>
<tr><td>DI11</td><td>input</td><td>TCELL25:IMUX.BYP.3.DELAY</td></tr>
<tr><td>DI12</td><td>input</td><td>TCELL24:IMUX.BYP.0.DELAY</td></tr>
<tr><td>DI13</td><td>input</td><td>TCELL24:IMUX.BYP.1.DELAY</td></tr>
<tr><td>DI14</td><td>input</td><td>TCELL24:IMUX.BYP.2.DELAY</td></tr>
<tr><td>DI15</td><td>input</td><td>TCELL24:IMUX.BYP.3.DELAY</td></tr>
<tr><td>DI2</td><td>input</td><td>TCELL27:IMUX.BYP.2.DELAY</td></tr>
<tr><td>DI3</td><td>input</td><td>TCELL27:IMUX.BYP.3.DELAY</td></tr>
<tr><td>DI4</td><td>input</td><td>TCELL26:IMUX.BYP.0.DELAY</td></tr>
<tr><td>DI5</td><td>input</td><td>TCELL26:IMUX.BYP.1.DELAY</td></tr>
<tr><td>DI6</td><td>input</td><td>TCELL26:IMUX.BYP.2.DELAY</td></tr>
<tr><td>DI7</td><td>input</td><td>TCELL26:IMUX.BYP.3.DELAY</td></tr>
<tr><td>DI8</td><td>input</td><td>TCELL25:IMUX.BYP.0.DELAY</td></tr>
<tr><td>DI9</td><td>input</td><td>TCELL25:IMUX.BYP.1.DELAY</td></tr>
<tr><td>DOUT0</td><td>output</td><td>TCELL26:OUT.0.TMIN</td></tr>
<tr><td>DOUT1</td><td>output</td><td>TCELL26:OUT.1.TMIN</td></tr>
<tr><td>DOUT10</td><td>output</td><td>TCELL23:OUT.1.TMIN</td></tr>
<tr><td>DOUT11</td><td>output</td><td>TCELL23:OUT.2.TMIN</td></tr>
<tr><td>DOUT12</td><td>output</td><td>TCELL22:OUT.0.TMIN</td></tr>
<tr><td>DOUT13</td><td>output</td><td>TCELL22:OUT.1.TMIN</td></tr>
<tr><td>DOUT14</td><td>output</td><td>TCELL22:OUT.2.TMIN</td></tr>
<tr><td>DOUT15</td><td>output</td><td>TCELL21:OUT.0.TMIN</td></tr>
<tr><td>DOUT2</td><td>output</td><td>TCELL26:OUT.2.TMIN</td></tr>
<tr><td>DOUT3</td><td>output</td><td>TCELL25:OUT.0.TMIN</td></tr>
<tr><td>DOUT4</td><td>output</td><td>TCELL25:OUT.1.TMIN</td></tr>
<tr><td>DOUT5</td><td>output</td><td>TCELL25:OUT.2.TMIN</td></tr>
<tr><td>DOUT6</td><td>output</td><td>TCELL24:OUT.0.TMIN</td></tr>
<tr><td>DOUT7</td><td>output</td><td>TCELL24:OUT.1.TMIN</td></tr>
<tr><td>DOUT8</td><td>output</td><td>TCELL24:OUT.2.TMIN</td></tr>
<tr><td>DOUT9</td><td>output</td><td>TCELL23:OUT.0.TMIN</td></tr>
<tr><td>DRDY</td><td>output</td><td>TCELL27:OUT.1.TMIN</td></tr>
<tr><td>DWE</td><td>input</td><td>TCELL24:IMUX.IMUX.0.DELAY</td></tr>
<tr><td>LOCKED</td><td>output</td><td>TCELL27:OUT.0.TMIN</td></tr>
<tr><td>PWRDWN</td><td>input</td><td>TCELL26:IMUX.IMUX.0.DELAY</td></tr>
<tr><td>RST</td><td>input</td><td>TCELL27:IMUX.IMUX.0.DELAY</td></tr>
<tr><td>SCANCLK</td><td>input</td><td>TCELL27:IMUX.CTRL.0</td></tr>
<tr><td>SCANENB</td><td>input</td><td>TCELL21:IMUX.IMUX.0.DELAY</td></tr>
<tr><td>SCANIN</td><td>input</td><td>TCELL22:IMUX.IMUX.0.DELAY</td></tr>
<tr><td>SCANMODEB</td><td>input</td><td>TCELL20:IMUX.IMUX.0.DELAY</td></tr>
<tr><td>SCANOUT</td><td>output</td><td>TCELL27:OUT.2.TMIN</td></tr>
<tr><td>TESTIN0</td><td>input</td><td>TCELL21:IMUX.BYP.0.DELAY</td></tr>
<tr><td>TESTIN1</td><td>input</td><td>TCELL21:IMUX.BYP.1.DELAY</td></tr>
<tr><td>TESTIN10</td><td>input</td><td>TCELL19:IMUX.BYP.2.DELAY</td></tr>
<tr><td>TESTIN11</td><td>input</td><td>TCELL19:IMUX.BYP.3.DELAY</td></tr>
<tr><td>TESTIN12</td><td>input</td><td>TCELL18:IMUX.BYP.0.DELAY</td></tr>
<tr><td>TESTIN13</td><td>input</td><td>TCELL18:IMUX.BYP.1.DELAY</td></tr>
<tr><td>TESTIN14</td><td>input</td><td>TCELL18:IMUX.BYP.2.DELAY</td></tr>
<tr><td>TESTIN15</td><td>input</td><td>TCELL18:IMUX.BYP.3.DELAY</td></tr>
<tr><td>TESTIN16</td><td>input</td><td>TCELL17:IMUX.BYP.0.DELAY</td></tr>
<tr><td>TESTIN17</td><td>input</td><td>TCELL17:IMUX.BYP.1.DELAY</td></tr>
<tr><td>TESTIN18</td><td>input</td><td>TCELL17:IMUX.BYP.2.DELAY</td></tr>
<tr><td>TESTIN19</td><td>input</td><td>TCELL17:IMUX.BYP.3.DELAY</td></tr>
<tr><td>TESTIN2</td><td>input</td><td>TCELL21:IMUX.BYP.2.DELAY</td></tr>
<tr><td>TESTIN20</td><td>input</td><td>TCELL16:IMUX.BYP.0.DELAY</td></tr>
<tr><td>TESTIN21</td><td>input</td><td>TCELL16:IMUX.BYP.1.DELAY</td></tr>
<tr><td>TESTIN22</td><td>input</td><td>TCELL16:IMUX.BYP.2.DELAY</td></tr>
<tr><td>TESTIN23</td><td>input</td><td>TCELL16:IMUX.BYP.3.DELAY</td></tr>
<tr><td>TESTIN24</td><td>input</td><td>TCELL15:IMUX.BYP.0.DELAY</td></tr>
<tr><td>TESTIN25</td><td>input</td><td>TCELL15:IMUX.BYP.1.DELAY</td></tr>
<tr><td>TESTIN26</td><td>input</td><td>TCELL15:IMUX.BYP.2.DELAY</td></tr>
<tr><td>TESTIN27</td><td>input</td><td>TCELL15:IMUX.BYP.3.DELAY</td></tr>
<tr><td>TESTIN28</td><td>input</td><td>TCELL14:IMUX.BYP.0.DELAY</td></tr>
<tr><td>TESTIN29</td><td>input</td><td>TCELL14:IMUX.BYP.1.DELAY</td></tr>
<tr><td>TESTIN3</td><td>input</td><td>TCELL21:IMUX.BYP.3.DELAY</td></tr>
<tr><td>TESTIN30</td><td>input</td><td>TCELL14:IMUX.BYP.2.DELAY</td></tr>
<tr><td>TESTIN31</td><td>input</td><td>TCELL14:IMUX.BYP.3.DELAY</td></tr>
<tr><td>TESTIN4</td><td>input</td><td>TCELL20:IMUX.BYP.0.DELAY</td></tr>
<tr><td>TESTIN5</td><td>input</td><td>TCELL20:IMUX.BYP.1.DELAY</td></tr>
<tr><td>TESTIN6</td><td>input</td><td>TCELL20:IMUX.BYP.2.DELAY</td></tr>
<tr><td>TESTIN7</td><td>input</td><td>TCELL20:IMUX.BYP.3.DELAY</td></tr>
<tr><td>TESTIN8</td><td>input</td><td>TCELL19:IMUX.BYP.0.DELAY</td></tr>
<tr><td>TESTIN9</td><td>input</td><td>TCELL19:IMUX.BYP.1.DELAY</td></tr>
<tr><td>TESTOUT0</td><td>output</td><td>TCELL21:OUT.1.TMIN</td></tr>
<tr><td>TESTOUT1</td><td>output</td><td>TCELL21:OUT.2.TMIN</td></tr>
<tr><td>TESTOUT10</td><td>output</td><td>TCELL18:OUT.2.TMIN</td></tr>
<tr><td>TESTOUT11</td><td>output</td><td>TCELL17:OUT.0.TMIN</td></tr>
<tr><td>TESTOUT12</td><td>output</td><td>TCELL17:OUT.1.TMIN</td></tr>
<tr><td>TESTOUT13</td><td>output</td><td>TCELL17:OUT.2.TMIN</td></tr>
<tr><td>TESTOUT14</td><td>output</td><td>TCELL16:OUT.0.TMIN</td></tr>
<tr><td>TESTOUT15</td><td>output</td><td>TCELL16:OUT.1.TMIN</td></tr>
<tr><td>TESTOUT2</td><td>output</td><td>TCELL20:OUT.0.TMIN</td></tr>
<tr><td>TESTOUT3</td><td>output</td><td>TCELL20:OUT.1.TMIN</td></tr>
<tr><td>TESTOUT4</td><td>output</td><td>TCELL20:OUT.2.TMIN</td></tr>
<tr><td>TESTOUT5</td><td>output</td><td>TCELL19:OUT.0.TMIN</td></tr>
<tr><td>TESTOUT6</td><td>output</td><td>TCELL19:OUT.1.TMIN</td></tr>
<tr><td>TESTOUT7</td><td>output</td><td>TCELL19:OUT.2.TMIN</td></tr>
<tr><td>TESTOUT8</td><td>output</td><td>TCELL18:OUT.0.TMIN</td></tr>
<tr><td>TESTOUT9</td><td>output</td><td>TCELL18:OUT.1.TMIN</td></tr>
</tbody>
</table></div>
<h3 id="bel-mmcm-2"><a class="header" href="#bel-mmcm-2">Bel MMCM</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascaleplus CMTXP bel MMCM</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CDDCDONE</td><td>output</td><td>TCELL56:OUT.0.TMIN</td></tr>
<tr><td>CDDCREQ</td><td>input</td><td>TCELL50:IMUX.IMUX.0.DELAY</td></tr>
<tr><td>CLKFBSTOPPED</td><td>output</td><td>TCELL55:OUT.0.TMIN</td></tr>
<tr><td>CLKINSEL</td><td>input</td><td>TCELL41:IMUX.IMUX.0.DELAY</td></tr>
<tr><td>CLKINSTOPPED</td><td>output</td><td>TCELL55:OUT.1.TMIN</td></tr>
<tr><td>DADDR0</td><td>input</td><td>TCELL50:IMUX.BYP.0.DELAY</td></tr>
<tr><td>DADDR1</td><td>input</td><td>TCELL50:IMUX.BYP.1.DELAY</td></tr>
<tr><td>DADDR2</td><td>input</td><td>TCELL50:IMUX.BYP.2.DELAY</td></tr>
<tr><td>DADDR3</td><td>input</td><td>TCELL50:IMUX.BYP.3.DELAY</td></tr>
<tr><td>DADDR4</td><td>input</td><td>TCELL49:IMUX.BYP.0.DELAY</td></tr>
<tr><td>DADDR5</td><td>input</td><td>TCELL49:IMUX.BYP.1.DELAY</td></tr>
<tr><td>DADDR6</td><td>input</td><td>TCELL49:IMUX.BYP.2.DELAY</td></tr>
<tr><td>DCLK</td><td>input</td><td>TCELL52:IMUX.CTRL.0</td></tr>
<tr><td>DEN</td><td>input</td><td>TCELL52:IMUX.IMUX.0.DELAY</td></tr>
<tr><td>DI0</td><td>input</td><td>TCELL54:IMUX.BYP.0.DELAY</td></tr>
<tr><td>DI1</td><td>input</td><td>TCELL54:IMUX.BYP.1.DELAY</td></tr>
<tr><td>DI10</td><td>input</td><td>TCELL52:IMUX.BYP.2.DELAY</td></tr>
<tr><td>DI11</td><td>input</td><td>TCELL52:IMUX.BYP.3.DELAY</td></tr>
<tr><td>DI12</td><td>input</td><td>TCELL51:IMUX.BYP.0.DELAY</td></tr>
<tr><td>DI13</td><td>input</td><td>TCELL51:IMUX.BYP.1.DELAY</td></tr>
<tr><td>DI14</td><td>input</td><td>TCELL51:IMUX.BYP.2.DELAY</td></tr>
<tr><td>DI15</td><td>input</td><td>TCELL51:IMUX.BYP.3.DELAY</td></tr>
<tr><td>DI2</td><td>input</td><td>TCELL54:IMUX.BYP.2.DELAY</td></tr>
<tr><td>DI3</td><td>input</td><td>TCELL54:IMUX.BYP.3.DELAY</td></tr>
<tr><td>DI4</td><td>input</td><td>TCELL53:IMUX.BYP.0.DELAY</td></tr>
<tr><td>DI5</td><td>input</td><td>TCELL53:IMUX.BYP.1.DELAY</td></tr>
<tr><td>DI6</td><td>input</td><td>TCELL53:IMUX.BYP.2.DELAY</td></tr>
<tr><td>DI7</td><td>input</td><td>TCELL53:IMUX.BYP.3.DELAY</td></tr>
<tr><td>DI8</td><td>input</td><td>TCELL52:IMUX.BYP.0.DELAY</td></tr>
<tr><td>DI9</td><td>input</td><td>TCELL52:IMUX.BYP.1.DELAY</td></tr>
<tr><td>DOUT0</td><td>output</td><td>TCELL53:OUT.0.TMIN</td></tr>
<tr><td>DOUT1</td><td>output</td><td>TCELL53:OUT.1.TMIN</td></tr>
<tr><td>DOUT10</td><td>output</td><td>TCELL50:OUT.1.TMIN</td></tr>
<tr><td>DOUT11</td><td>output</td><td>TCELL50:OUT.2.TMIN</td></tr>
<tr><td>DOUT12</td><td>output</td><td>TCELL49:OUT.0.TMIN</td></tr>
<tr><td>DOUT13</td><td>output</td><td>TCELL49:OUT.1.TMIN</td></tr>
<tr><td>DOUT14</td><td>output</td><td>TCELL49:OUT.2.TMIN</td></tr>
<tr><td>DOUT15</td><td>output</td><td>TCELL48:OUT.0.TMIN</td></tr>
<tr><td>DOUT2</td><td>output</td><td>TCELL53:OUT.2.TMIN</td></tr>
<tr><td>DOUT3</td><td>output</td><td>TCELL52:OUT.0.TMIN</td></tr>
<tr><td>DOUT4</td><td>output</td><td>TCELL52:OUT.1.TMIN</td></tr>
<tr><td>DOUT5</td><td>output</td><td>TCELL52:OUT.2.TMIN</td></tr>
<tr><td>DOUT6</td><td>output</td><td>TCELL51:OUT.0.TMIN</td></tr>
<tr><td>DOUT7</td><td>output</td><td>TCELL51:OUT.1.TMIN</td></tr>
<tr><td>DOUT8</td><td>output</td><td>TCELL51:OUT.2.TMIN</td></tr>
<tr><td>DOUT9</td><td>output</td><td>TCELL50:OUT.0.TMIN</td></tr>
<tr><td>DRDY</td><td>output</td><td>TCELL54:OUT.1.TMIN</td></tr>
<tr><td>DWE</td><td>input</td><td>TCELL51:IMUX.IMUX.0.DELAY</td></tr>
<tr><td>LOCKED</td><td>output</td><td>TCELL54:OUT.0.TMIN</td></tr>
<tr><td>PSCLK</td><td>input</td><td>TCELL53:IMUX.CTRL.0</td></tr>
<tr><td>PSDONE</td><td>output</td><td>TCELL55:OUT.2.TMIN</td></tr>
<tr><td>PSEN</td><td>input</td><td>TCELL56:IMUX.IMUX.0.DELAY</td></tr>
<tr><td>PSINCDEC</td><td>input</td><td>TCELL55:IMUX.IMUX.0.DELAY</td></tr>
<tr><td>PWRDWN</td><td>input</td><td>TCELL53:IMUX.IMUX.0.DELAY</td></tr>
<tr><td>RST</td><td>input</td><td>TCELL54:IMUX.IMUX.0.DELAY</td></tr>
<tr><td>SCANCLK</td><td>input</td><td>TCELL54:IMUX.CTRL.0</td></tr>
<tr><td>SCANENB</td><td>input</td><td>TCELL48:IMUX.IMUX.0.DELAY</td></tr>
<tr><td>SCANIN</td><td>input</td><td>TCELL49:IMUX.IMUX.0.DELAY</td></tr>
<tr><td>SCANMODEB</td><td>input</td><td>TCELL47:IMUX.IMUX.0.DELAY</td></tr>
<tr><td>SCANOUT</td><td>output</td><td>TCELL54:OUT.2.TMIN</td></tr>
<tr><td>TESTIN0</td><td>input</td><td>TCELL48:IMUX.BYP.0.DELAY</td></tr>
<tr><td>TESTIN1</td><td>input</td><td>TCELL48:IMUX.BYP.1.DELAY</td></tr>
<tr><td>TESTIN10</td><td>input</td><td>TCELL46:IMUX.BYP.2.DELAY</td></tr>
<tr><td>TESTIN11</td><td>input</td><td>TCELL46:IMUX.BYP.3.DELAY</td></tr>
<tr><td>TESTIN12</td><td>input</td><td>TCELL45:IMUX.BYP.0.DELAY</td></tr>
<tr><td>TESTIN13</td><td>input</td><td>TCELL45:IMUX.BYP.1.DELAY</td></tr>
<tr><td>TESTIN14</td><td>input</td><td>TCELL45:IMUX.BYP.2.DELAY</td></tr>
<tr><td>TESTIN15</td><td>input</td><td>TCELL45:IMUX.BYP.3.DELAY</td></tr>
<tr><td>TESTIN16</td><td>input</td><td>TCELL44:IMUX.BYP.0.DELAY</td></tr>
<tr><td>TESTIN17</td><td>input</td><td>TCELL44:IMUX.BYP.1.DELAY</td></tr>
<tr><td>TESTIN18</td><td>input</td><td>TCELL44:IMUX.BYP.2.DELAY</td></tr>
<tr><td>TESTIN19</td><td>input</td><td>TCELL44:IMUX.BYP.3.DELAY</td></tr>
<tr><td>TESTIN2</td><td>input</td><td>TCELL48:IMUX.BYP.2.DELAY</td></tr>
<tr><td>TESTIN20</td><td>input</td><td>TCELL43:IMUX.BYP.0.DELAY</td></tr>
<tr><td>TESTIN21</td><td>input</td><td>TCELL43:IMUX.BYP.1.DELAY</td></tr>
<tr><td>TESTIN22</td><td>input</td><td>TCELL43:IMUX.BYP.2.DELAY</td></tr>
<tr><td>TESTIN23</td><td>input</td><td>TCELL43:IMUX.BYP.3.DELAY</td></tr>
<tr><td>TESTIN24</td><td>input</td><td>TCELL42:IMUX.BYP.0.DELAY</td></tr>
<tr><td>TESTIN25</td><td>input</td><td>TCELL42:IMUX.BYP.1.DELAY</td></tr>
<tr><td>TESTIN26</td><td>input</td><td>TCELL42:IMUX.BYP.2.DELAY</td></tr>
<tr><td>TESTIN27</td><td>input</td><td>TCELL42:IMUX.BYP.3.DELAY</td></tr>
<tr><td>TESTIN28</td><td>input</td><td>TCELL41:IMUX.BYP.0.DELAY</td></tr>
<tr><td>TESTIN29</td><td>input</td><td>TCELL41:IMUX.BYP.1.DELAY</td></tr>
<tr><td>TESTIN3</td><td>input</td><td>TCELL48:IMUX.BYP.3.DELAY</td></tr>
<tr><td>TESTIN30</td><td>input</td><td>TCELL41:IMUX.BYP.2.DELAY</td></tr>
<tr><td>TESTIN31</td><td>input</td><td>TCELL41:IMUX.BYP.3.DELAY</td></tr>
<tr><td>TESTIN4</td><td>input</td><td>TCELL47:IMUX.BYP.0.DELAY</td></tr>
<tr><td>TESTIN5</td><td>input</td><td>TCELL47:IMUX.BYP.1.DELAY</td></tr>
<tr><td>TESTIN6</td><td>input</td><td>TCELL47:IMUX.BYP.2.DELAY</td></tr>
<tr><td>TESTIN7</td><td>input</td><td>TCELL47:IMUX.BYP.3.DELAY</td></tr>
<tr><td>TESTIN8</td><td>input</td><td>TCELL46:IMUX.BYP.0.DELAY</td></tr>
<tr><td>TESTIN9</td><td>input</td><td>TCELL46:IMUX.BYP.1.DELAY</td></tr>
<tr><td>TESTOUT0</td><td>output</td><td>TCELL48:OUT.1.TMIN</td></tr>
<tr><td>TESTOUT1</td><td>output</td><td>TCELL48:OUT.2.TMIN</td></tr>
<tr><td>TESTOUT10</td><td>output</td><td>TCELL45:OUT.2.TMIN</td></tr>
<tr><td>TESTOUT11</td><td>output</td><td>TCELL44:OUT.0.TMIN</td></tr>
<tr><td>TESTOUT12</td><td>output</td><td>TCELL44:OUT.1.TMIN</td></tr>
<tr><td>TESTOUT13</td><td>output</td><td>TCELL44:OUT.2.TMIN</td></tr>
<tr><td>TESTOUT14</td><td>output</td><td>TCELL43:OUT.0.TMIN</td></tr>
<tr><td>TESTOUT15</td><td>output</td><td>TCELL43:OUT.1.TMIN</td></tr>
<tr><td>TESTOUT2</td><td>output</td><td>TCELL47:OUT.0.TMIN</td></tr>
<tr><td>TESTOUT3</td><td>output</td><td>TCELL47:OUT.1.TMIN</td></tr>
<tr><td>TESTOUT4</td><td>output</td><td>TCELL47:OUT.2.TMIN</td></tr>
<tr><td>TESTOUT5</td><td>output</td><td>TCELL46:OUT.0.TMIN</td></tr>
<tr><td>TESTOUT6</td><td>output</td><td>TCELL46:OUT.1.TMIN</td></tr>
<tr><td>TESTOUT7</td><td>output</td><td>TCELL46:OUT.2.TMIN</td></tr>
<tr><td>TESTOUT8</td><td>output</td><td>TCELL45:OUT.0.TMIN</td></tr>
<tr><td>TESTOUT9</td><td>output</td><td>TCELL45:OUT.1.TMIN</td></tr>
</tbody>
</table></div>
<h3 id="bel-cmtxp"><a class="header" href="#bel-cmtxp">Bel CMTXP</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascaleplus CMTXP bel CMTXP</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
</tbody>
</table></div>
<h3 id="bel-vcc_cmt-2"><a class="header" href="#bel-vcc_cmt-2">Bel VCC_CMT</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascaleplus CMTXP bel VCC_CMT</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
</tbody>
</table></div>
<h3 id="bel-abus_switch_cmt-2"><a class="header" href="#bel-abus_switch_cmt-2">Bel ABUS_SWITCH_CMT</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascaleplus CMTXP bel ABUS_SWITCH_CMT</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>TEST_ANALOGBUS_SEL_B</td><td>input</td><td>TCELL32:IMUX.IMUX.0.DELAY</td></tr>
</tbody>
</table></div>
<h3 id="bel-wires-2"><a class="header" href="#bel-wires-2">Bel wires</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascaleplus CMTXP bel wires</caption>
<thead>
<tr><th>Wire</th><th>Pins</th></tr>
</thead>
<tbody>
<tr><td>TCELL0:IMUX.BYP.0.DELAY</td><td>PLLXP0.TESTIN28</td></tr>
<tr><td>TCELL0:IMUX.BYP.1.DELAY</td><td>PLLXP0.TESTIN29</td></tr>
<tr><td>TCELL0:IMUX.BYP.2.DELAY</td><td>PLLXP0.TESTIN30</td></tr>
<tr><td>TCELL0:IMUX.BYP.3.DELAY</td><td>PLLXP0.TESTIN31</td></tr>
<tr><td>TCELL1:IMUX.BYP.0.DELAY</td><td>PLLXP0.TESTIN24</td></tr>
<tr><td>TCELL1:IMUX.BYP.1.DELAY</td><td>PLLXP0.TESTIN25</td></tr>
<tr><td>TCELL1:IMUX.BYP.2.DELAY</td><td>PLLXP0.TESTIN26</td></tr>
<tr><td>TCELL1:IMUX.BYP.3.DELAY</td><td>PLLXP0.TESTIN27</td></tr>
<tr><td>TCELL1:IMUX.IMUX.0.DELAY</td><td>PLLXP0.CLKOUTPHY_EN</td></tr>
<tr><td>TCELL2:OUT.0.TMIN</td><td>PLLXP0.TESTOUT14</td></tr>
<tr><td>TCELL2:OUT.1.TMIN</td><td>PLLXP0.TESTOUT15</td></tr>
<tr><td>TCELL2:IMUX.BYP.0.DELAY</td><td>PLLXP0.TESTIN20</td></tr>
<tr><td>TCELL2:IMUX.BYP.1.DELAY</td><td>PLLXP0.TESTIN21</td></tr>
<tr><td>TCELL2:IMUX.BYP.2.DELAY</td><td>PLLXP0.TESTIN22</td></tr>
<tr><td>TCELL2:IMUX.BYP.3.DELAY</td><td>PLLXP0.TESTIN23</td></tr>
<tr><td>TCELL3:OUT.0.TMIN</td><td>PLLXP0.TESTOUT11</td></tr>
<tr><td>TCELL3:OUT.1.TMIN</td><td>PLLXP0.TESTOUT12</td></tr>
<tr><td>TCELL3:OUT.2.TMIN</td><td>PLLXP0.TESTOUT13</td></tr>
<tr><td>TCELL3:IMUX.BYP.0.DELAY</td><td>PLLXP0.TESTIN16</td></tr>
<tr><td>TCELL3:IMUX.BYP.1.DELAY</td><td>PLLXP0.TESTIN17</td></tr>
<tr><td>TCELL3:IMUX.BYP.2.DELAY</td><td>PLLXP0.TESTIN18</td></tr>
<tr><td>TCELL3:IMUX.BYP.3.DELAY</td><td>PLLXP0.TESTIN19</td></tr>
<tr><td>TCELL4:OUT.0.TMIN</td><td>PLLXP0.TESTOUT8</td></tr>
<tr><td>TCELL4:OUT.1.TMIN</td><td>PLLXP0.TESTOUT9</td></tr>
<tr><td>TCELL4:OUT.2.TMIN</td><td>PLLXP0.TESTOUT10</td></tr>
<tr><td>TCELL4:IMUX.BYP.0.DELAY</td><td>PLLXP0.TESTIN12</td></tr>
<tr><td>TCELL4:IMUX.BYP.1.DELAY</td><td>PLLXP0.TESTIN13</td></tr>
<tr><td>TCELL4:IMUX.BYP.2.DELAY</td><td>PLLXP0.TESTIN14</td></tr>
<tr><td>TCELL4:IMUX.BYP.3.DELAY</td><td>PLLXP0.TESTIN15</td></tr>
<tr><td>TCELL5:OUT.0.TMIN</td><td>PLLXP0.TESTOUT5</td></tr>
<tr><td>TCELL5:OUT.1.TMIN</td><td>PLLXP0.TESTOUT6</td></tr>
<tr><td>TCELL5:OUT.2.TMIN</td><td>PLLXP0.TESTOUT7</td></tr>
<tr><td>TCELL5:IMUX.BYP.0.DELAY</td><td>PLLXP0.TESTIN8</td></tr>
<tr><td>TCELL5:IMUX.BYP.1.DELAY</td><td>PLLXP0.TESTIN9</td></tr>
<tr><td>TCELL5:IMUX.BYP.2.DELAY</td><td>PLLXP0.TESTIN10</td></tr>
<tr><td>TCELL5:IMUX.BYP.3.DELAY</td><td>PLLXP0.TESTIN11</td></tr>
<tr><td>TCELL6:OUT.0.TMIN</td><td>PLLXP0.TESTOUT2</td></tr>
<tr><td>TCELL6:OUT.1.TMIN</td><td>PLLXP0.TESTOUT3</td></tr>
<tr><td>TCELL6:OUT.2.TMIN</td><td>PLLXP0.TESTOUT4</td></tr>
<tr><td>TCELL6:IMUX.BYP.0.DELAY</td><td>PLLXP0.TESTIN4</td></tr>
<tr><td>TCELL6:IMUX.BYP.1.DELAY</td><td>PLLXP0.TESTIN5</td></tr>
<tr><td>TCELL6:IMUX.BYP.2.DELAY</td><td>PLLXP0.TESTIN6</td></tr>
<tr><td>TCELL6:IMUX.BYP.3.DELAY</td><td>PLLXP0.TESTIN7</td></tr>
<tr><td>TCELL6:IMUX.IMUX.0.DELAY</td><td>PLLXP0.SCANMODEB</td></tr>
<tr><td>TCELL7:OUT.0.TMIN</td><td>PLLXP0.DOUT15</td></tr>
<tr><td>TCELL7:OUT.1.TMIN</td><td>PLLXP0.TESTOUT0</td></tr>
<tr><td>TCELL7:OUT.2.TMIN</td><td>PLLXP0.TESTOUT1</td></tr>
<tr><td>TCELL7:IMUX.BYP.0.DELAY</td><td>PLLXP0.TESTIN0</td></tr>
<tr><td>TCELL7:IMUX.BYP.1.DELAY</td><td>PLLXP0.TESTIN1</td></tr>
<tr><td>TCELL7:IMUX.BYP.2.DELAY</td><td>PLLXP0.TESTIN2</td></tr>
<tr><td>TCELL7:IMUX.BYP.3.DELAY</td><td>PLLXP0.TESTIN3</td></tr>
<tr><td>TCELL7:IMUX.IMUX.0.DELAY</td><td>PLLXP0.SCANENB</td></tr>
<tr><td>TCELL8:OUT.0.TMIN</td><td>PLLXP0.DOUT12</td></tr>
<tr><td>TCELL8:OUT.1.TMIN</td><td>PLLXP0.DOUT13</td></tr>
<tr><td>TCELL8:OUT.2.TMIN</td><td>PLLXP0.DOUT14</td></tr>
<tr><td>TCELL8:IMUX.BYP.0.DELAY</td><td>PLLXP0.DADDR4</td></tr>
<tr><td>TCELL8:IMUX.BYP.1.DELAY</td><td>PLLXP0.DADDR5</td></tr>
<tr><td>TCELL8:IMUX.BYP.2.DELAY</td><td>PLLXP0.DADDR6</td></tr>
<tr><td>TCELL8:IMUX.IMUX.0.DELAY</td><td>PLLXP0.SCANIN</td></tr>
<tr><td>TCELL9:OUT.0.TMIN</td><td>PLLXP0.DOUT9</td></tr>
<tr><td>TCELL9:OUT.1.TMIN</td><td>PLLXP0.DOUT10</td></tr>
<tr><td>TCELL9:OUT.2.TMIN</td><td>PLLXP0.DOUT11</td></tr>
<tr><td>TCELL9:IMUX.BYP.0.DELAY</td><td>PLLXP0.DADDR0</td></tr>
<tr><td>TCELL9:IMUX.BYP.1.DELAY</td><td>PLLXP0.DADDR1</td></tr>
<tr><td>TCELL9:IMUX.BYP.2.DELAY</td><td>PLLXP0.DADDR2</td></tr>
<tr><td>TCELL9:IMUX.BYP.3.DELAY</td><td>PLLXP0.DADDR3</td></tr>
<tr><td>TCELL10:OUT.0.TMIN</td><td>PLLXP0.DOUT6</td></tr>
<tr><td>TCELL10:OUT.1.TMIN</td><td>PLLXP0.DOUT7</td></tr>
<tr><td>TCELL10:OUT.2.TMIN</td><td>PLLXP0.DOUT8</td></tr>
<tr><td>TCELL10:IMUX.BYP.0.DELAY</td><td>PLLXP0.DI12</td></tr>
<tr><td>TCELL10:IMUX.BYP.1.DELAY</td><td>PLLXP0.DI13</td></tr>
<tr><td>TCELL10:IMUX.BYP.2.DELAY</td><td>PLLXP0.DI14</td></tr>
<tr><td>TCELL10:IMUX.BYP.3.DELAY</td><td>PLLXP0.DI15</td></tr>
<tr><td>TCELL10:IMUX.IMUX.0.DELAY</td><td>PLLXP0.DWE</td></tr>
<tr><td>TCELL11:OUT.0.TMIN</td><td>PLLXP0.DOUT3</td></tr>
<tr><td>TCELL11:OUT.1.TMIN</td><td>PLLXP0.DOUT4</td></tr>
<tr><td>TCELL11:OUT.2.TMIN</td><td>PLLXP0.DOUT5</td></tr>
<tr><td>TCELL11:IMUX.CTRL.0</td><td>PLLXP0.DCLK</td></tr>
<tr><td>TCELL11:IMUX.BYP.0.DELAY</td><td>PLLXP0.DI8</td></tr>
<tr><td>TCELL11:IMUX.BYP.1.DELAY</td><td>PLLXP0.DI9</td></tr>
<tr><td>TCELL11:IMUX.BYP.2.DELAY</td><td>PLLXP0.DI10</td></tr>
<tr><td>TCELL11:IMUX.BYP.3.DELAY</td><td>PLLXP0.DI11</td></tr>
<tr><td>TCELL11:IMUX.IMUX.0.DELAY</td><td>PLLXP0.DEN</td></tr>
<tr><td>TCELL12:OUT.0.TMIN</td><td>PLLXP0.DOUT0</td></tr>
<tr><td>TCELL12:OUT.1.TMIN</td><td>PLLXP0.DOUT1</td></tr>
<tr><td>TCELL12:OUT.2.TMIN</td><td>PLLXP0.DOUT2</td></tr>
<tr><td>TCELL12:IMUX.BYP.0.DELAY</td><td>PLLXP0.DI4</td></tr>
<tr><td>TCELL12:IMUX.BYP.1.DELAY</td><td>PLLXP0.DI5</td></tr>
<tr><td>TCELL12:IMUX.BYP.2.DELAY</td><td>PLLXP0.DI6</td></tr>
<tr><td>TCELL12:IMUX.BYP.3.DELAY</td><td>PLLXP0.DI7</td></tr>
<tr><td>TCELL12:IMUX.IMUX.0.DELAY</td><td>PLLXP0.PWRDWN</td></tr>
<tr><td>TCELL13:OUT.0.TMIN</td><td>PLLXP0.LOCKED</td></tr>
<tr><td>TCELL13:OUT.1.TMIN</td><td>PLLXP0.DRDY</td></tr>
<tr><td>TCELL13:OUT.2.TMIN</td><td>PLLXP0.SCANOUT</td></tr>
<tr><td>TCELL13:IMUX.CTRL.0</td><td>PLLXP0.SCANCLK</td></tr>
<tr><td>TCELL13:IMUX.BYP.0.DELAY</td><td>PLLXP0.DI0</td></tr>
<tr><td>TCELL13:IMUX.BYP.1.DELAY</td><td>PLLXP0.DI1</td></tr>
<tr><td>TCELL13:IMUX.BYP.2.DELAY</td><td>PLLXP0.DI2</td></tr>
<tr><td>TCELL13:IMUX.BYP.3.DELAY</td><td>PLLXP0.DI3</td></tr>
<tr><td>TCELL13:IMUX.IMUX.0.DELAY</td><td>PLLXP0.RST</td></tr>
<tr><td>TCELL14:IMUX.BYP.0.DELAY</td><td>PLLXP1.TESTIN28</td></tr>
<tr><td>TCELL14:IMUX.BYP.1.DELAY</td><td>PLLXP1.TESTIN29</td></tr>
<tr><td>TCELL14:IMUX.BYP.2.DELAY</td><td>PLLXP1.TESTIN30</td></tr>
<tr><td>TCELL14:IMUX.BYP.3.DELAY</td><td>PLLXP1.TESTIN31</td></tr>
<tr><td>TCELL15:IMUX.BYP.0.DELAY</td><td>PLLXP1.TESTIN24</td></tr>
<tr><td>TCELL15:IMUX.BYP.1.DELAY</td><td>PLLXP1.TESTIN25</td></tr>
<tr><td>TCELL15:IMUX.BYP.2.DELAY</td><td>PLLXP1.TESTIN26</td></tr>
<tr><td>TCELL15:IMUX.BYP.3.DELAY</td><td>PLLXP1.TESTIN27</td></tr>
<tr><td>TCELL15:IMUX.IMUX.0.DELAY</td><td>PLLXP1.CLKOUTPHY_EN</td></tr>
<tr><td>TCELL16:OUT.0.TMIN</td><td>PLLXP1.TESTOUT14</td></tr>
<tr><td>TCELL16:OUT.1.TMIN</td><td>PLLXP1.TESTOUT15</td></tr>
<tr><td>TCELL16:IMUX.BYP.0.DELAY</td><td>PLLXP1.TESTIN20</td></tr>
<tr><td>TCELL16:IMUX.BYP.1.DELAY</td><td>PLLXP1.TESTIN21</td></tr>
<tr><td>TCELL16:IMUX.BYP.2.DELAY</td><td>PLLXP1.TESTIN22</td></tr>
<tr><td>TCELL16:IMUX.BYP.3.DELAY</td><td>PLLXP1.TESTIN23</td></tr>
<tr><td>TCELL17:OUT.0.TMIN</td><td>PLLXP1.TESTOUT11</td></tr>
<tr><td>TCELL17:OUT.1.TMIN</td><td>PLLXP1.TESTOUT12</td></tr>
<tr><td>TCELL17:OUT.2.TMIN</td><td>PLLXP1.TESTOUT13</td></tr>
<tr><td>TCELL17:IMUX.BYP.0.DELAY</td><td>PLLXP1.TESTIN16</td></tr>
<tr><td>TCELL17:IMUX.BYP.1.DELAY</td><td>PLLXP1.TESTIN17</td></tr>
<tr><td>TCELL17:IMUX.BYP.2.DELAY</td><td>PLLXP1.TESTIN18</td></tr>
<tr><td>TCELL17:IMUX.BYP.3.DELAY</td><td>PLLXP1.TESTIN19</td></tr>
<tr><td>TCELL18:OUT.0.TMIN</td><td>PLLXP1.TESTOUT8</td></tr>
<tr><td>TCELL18:OUT.1.TMIN</td><td>PLLXP1.TESTOUT9</td></tr>
<tr><td>TCELL18:OUT.2.TMIN</td><td>PLLXP1.TESTOUT10</td></tr>
<tr><td>TCELL18:IMUX.BYP.0.DELAY</td><td>PLLXP1.TESTIN12</td></tr>
<tr><td>TCELL18:IMUX.BYP.1.DELAY</td><td>PLLXP1.TESTIN13</td></tr>
<tr><td>TCELL18:IMUX.BYP.2.DELAY</td><td>PLLXP1.TESTIN14</td></tr>
<tr><td>TCELL18:IMUX.BYP.3.DELAY</td><td>PLLXP1.TESTIN15</td></tr>
<tr><td>TCELL19:OUT.0.TMIN</td><td>PLLXP1.TESTOUT5</td></tr>
<tr><td>TCELL19:OUT.1.TMIN</td><td>PLLXP1.TESTOUT6</td></tr>
<tr><td>TCELL19:OUT.2.TMIN</td><td>PLLXP1.TESTOUT7</td></tr>
<tr><td>TCELL19:IMUX.BYP.0.DELAY</td><td>PLLXP1.TESTIN8</td></tr>
<tr><td>TCELL19:IMUX.BYP.1.DELAY</td><td>PLLXP1.TESTIN9</td></tr>
<tr><td>TCELL19:IMUX.BYP.2.DELAY</td><td>PLLXP1.TESTIN10</td></tr>
<tr><td>TCELL19:IMUX.BYP.3.DELAY</td><td>PLLXP1.TESTIN11</td></tr>
<tr><td>TCELL20:OUT.0.TMIN</td><td>PLLXP1.TESTOUT2</td></tr>
<tr><td>TCELL20:OUT.1.TMIN</td><td>PLLXP1.TESTOUT3</td></tr>
<tr><td>TCELL20:OUT.2.TMIN</td><td>PLLXP1.TESTOUT4</td></tr>
<tr><td>TCELL20:IMUX.BYP.0.DELAY</td><td>PLLXP1.TESTIN4</td></tr>
<tr><td>TCELL20:IMUX.BYP.1.DELAY</td><td>PLLXP1.TESTIN5</td></tr>
<tr><td>TCELL20:IMUX.BYP.2.DELAY</td><td>PLLXP1.TESTIN6</td></tr>
<tr><td>TCELL20:IMUX.BYP.3.DELAY</td><td>PLLXP1.TESTIN7</td></tr>
<tr><td>TCELL20:IMUX.IMUX.0.DELAY</td><td>PLLXP1.SCANMODEB</td></tr>
<tr><td>TCELL21:OUT.0.TMIN</td><td>PLLXP1.DOUT15</td></tr>
<tr><td>TCELL21:OUT.1.TMIN</td><td>PLLXP1.TESTOUT0</td></tr>
<tr><td>TCELL21:OUT.2.TMIN</td><td>PLLXP1.TESTOUT1</td></tr>
<tr><td>TCELL21:IMUX.BYP.0.DELAY</td><td>PLLXP1.TESTIN0</td></tr>
<tr><td>TCELL21:IMUX.BYP.1.DELAY</td><td>PLLXP1.TESTIN1</td></tr>
<tr><td>TCELL21:IMUX.BYP.2.DELAY</td><td>PLLXP1.TESTIN2</td></tr>
<tr><td>TCELL21:IMUX.BYP.3.DELAY</td><td>PLLXP1.TESTIN3</td></tr>
<tr><td>TCELL21:IMUX.IMUX.0.DELAY</td><td>PLLXP1.SCANENB</td></tr>
<tr><td>TCELL22:OUT.0.TMIN</td><td>PLLXP1.DOUT12</td></tr>
<tr><td>TCELL22:OUT.1.TMIN</td><td>PLLXP1.DOUT13</td></tr>
<tr><td>TCELL22:OUT.2.TMIN</td><td>PLLXP1.DOUT14</td></tr>
<tr><td>TCELL22:IMUX.BYP.0.DELAY</td><td>PLLXP1.DADDR4</td></tr>
<tr><td>TCELL22:IMUX.BYP.1.DELAY</td><td>PLLXP1.DADDR5</td></tr>
<tr><td>TCELL22:IMUX.BYP.2.DELAY</td><td>PLLXP1.DADDR6</td></tr>
<tr><td>TCELL22:IMUX.IMUX.0.DELAY</td><td>PLLXP1.SCANIN</td></tr>
<tr><td>TCELL23:OUT.0.TMIN</td><td>PLLXP1.DOUT9</td></tr>
<tr><td>TCELL23:OUT.1.TMIN</td><td>PLLXP1.DOUT10</td></tr>
<tr><td>TCELL23:OUT.2.TMIN</td><td>PLLXP1.DOUT11</td></tr>
<tr><td>TCELL23:IMUX.BYP.0.DELAY</td><td>PLLXP1.DADDR0</td></tr>
<tr><td>TCELL23:IMUX.BYP.1.DELAY</td><td>PLLXP1.DADDR1</td></tr>
<tr><td>TCELL23:IMUX.BYP.2.DELAY</td><td>PLLXP1.DADDR2</td></tr>
<tr><td>TCELL23:IMUX.BYP.3.DELAY</td><td>PLLXP1.DADDR3</td></tr>
<tr><td>TCELL24:OUT.0.TMIN</td><td>PLLXP1.DOUT6</td></tr>
<tr><td>TCELL24:OUT.1.TMIN</td><td>PLLXP1.DOUT7</td></tr>
<tr><td>TCELL24:OUT.2.TMIN</td><td>PLLXP1.DOUT8</td></tr>
<tr><td>TCELL24:IMUX.BYP.0.DELAY</td><td>PLLXP1.DI12</td></tr>
<tr><td>TCELL24:IMUX.BYP.1.DELAY</td><td>PLLXP1.DI13</td></tr>
<tr><td>TCELL24:IMUX.BYP.2.DELAY</td><td>PLLXP1.DI14</td></tr>
<tr><td>TCELL24:IMUX.BYP.3.DELAY</td><td>PLLXP1.DI15</td></tr>
<tr><td>TCELL24:IMUX.IMUX.0.DELAY</td><td>PLLXP1.DWE</td></tr>
<tr><td>TCELL25:OUT.0.TMIN</td><td>PLLXP1.DOUT3</td></tr>
<tr><td>TCELL25:OUT.1.TMIN</td><td>PLLXP1.DOUT4</td></tr>
<tr><td>TCELL25:OUT.2.TMIN</td><td>PLLXP1.DOUT5</td></tr>
<tr><td>TCELL25:IMUX.CTRL.0</td><td>PLLXP1.DCLK</td></tr>
<tr><td>TCELL25:IMUX.BYP.0.DELAY</td><td>PLLXP1.DI8</td></tr>
<tr><td>TCELL25:IMUX.BYP.1.DELAY</td><td>PLLXP1.DI9</td></tr>
<tr><td>TCELL25:IMUX.BYP.2.DELAY</td><td>PLLXP1.DI10</td></tr>
<tr><td>TCELL25:IMUX.BYP.3.DELAY</td><td>PLLXP1.DI11</td></tr>
<tr><td>TCELL25:IMUX.IMUX.0.DELAY</td><td>PLLXP1.DEN</td></tr>
<tr><td>TCELL26:OUT.0.TMIN</td><td>PLLXP1.DOUT0</td></tr>
<tr><td>TCELL26:OUT.1.TMIN</td><td>PLLXP1.DOUT1</td></tr>
<tr><td>TCELL26:OUT.2.TMIN</td><td>PLLXP1.DOUT2</td></tr>
<tr><td>TCELL26:IMUX.BYP.0.DELAY</td><td>PLLXP1.DI4</td></tr>
<tr><td>TCELL26:IMUX.BYP.1.DELAY</td><td>PLLXP1.DI5</td></tr>
<tr><td>TCELL26:IMUX.BYP.2.DELAY</td><td>PLLXP1.DI6</td></tr>
<tr><td>TCELL26:IMUX.BYP.3.DELAY</td><td>PLLXP1.DI7</td></tr>
<tr><td>TCELL26:IMUX.IMUX.0.DELAY</td><td>PLLXP1.PWRDWN</td></tr>
<tr><td>TCELL27:OUT.0.TMIN</td><td>PLLXP1.LOCKED</td></tr>
<tr><td>TCELL27:OUT.1.TMIN</td><td>PLLXP1.DRDY</td></tr>
<tr><td>TCELL27:OUT.2.TMIN</td><td>PLLXP1.SCANOUT</td></tr>
<tr><td>TCELL27:IMUX.CTRL.0</td><td>PLLXP1.SCANCLK</td></tr>
<tr><td>TCELL27:IMUX.BYP.0.DELAY</td><td>PLLXP1.DI0</td></tr>
<tr><td>TCELL27:IMUX.BYP.1.DELAY</td><td>PLLXP1.DI1</td></tr>
<tr><td>TCELL27:IMUX.BYP.2.DELAY</td><td>PLLXP1.DI2</td></tr>
<tr><td>TCELL27:IMUX.BYP.3.DELAY</td><td>PLLXP1.DI3</td></tr>
<tr><td>TCELL27:IMUX.IMUX.0.DELAY</td><td>PLLXP1.RST</td></tr>
<tr><td>TCELL28:IMUX.IMUX.0.DELAY</td><td>BUFGCE_DIV0.RST_PRE_OPTINV</td></tr>
<tr><td>TCELL28:IMUX.IMUX.17.DELAY</td><td>BUFCE_ROW_CMT0.CE_PRE_OPTINV</td></tr>
<tr><td>TCELL28:IMUX.IMUX.18.DELAY</td><td>BUFCE_ROW_CMT1.CE_PRE_OPTINV</td></tr>
<tr><td>TCELL28:IMUX.IMUX.19.DELAY</td><td>BUFCE_ROW_CMT2.CE_PRE_OPTINV</td></tr>
<tr><td>TCELL28:IMUX.IMUX.20.DELAY</td><td>BUFCE_ROW_CMT3.CE_PRE_OPTINV</td></tr>
<tr><td>TCELL28:IMUX.IMUX.21.DELAY</td><td>BUFCE_ROW_CMT4.CE_PRE_OPTINV</td></tr>
<tr><td>TCELL28:IMUX.IMUX.22.DELAY</td><td>BUFCE_ROW_CMT5.CE_PRE_OPTINV</td></tr>
<tr><td>TCELL28:IMUX.IMUX.23.DELAY</td><td>BUFCE_ROW_CMT6.CE_PRE_OPTINV</td></tr>
<tr><td>TCELL28:IMUX.IMUX.24.DELAY</td><td>BUFCE_ROW_CMT7.CE_PRE_OPTINV</td></tr>
<tr><td>TCELL28:IMUX.IMUX.25.DELAY</td><td>BUFCE_ROW_CMT8.CE_PRE_OPTINV</td></tr>
<tr><td>TCELL28:IMUX.IMUX.26.DELAY</td><td>BUFCE_ROW_CMT9.CE_PRE_OPTINV</td></tr>
<tr><td>TCELL28:IMUX.IMUX.27.DELAY</td><td>BUFCE_ROW_CMT10.CE_PRE_OPTINV</td></tr>
<tr><td>TCELL28:IMUX.IMUX.28.DELAY</td><td>BUFCE_ROW_CMT11.CE_PRE_OPTINV</td></tr>
<tr><td>TCELL28:IMUX.IMUX.29.DELAY</td><td>BUFCE_ROW_CMT12.CE_PRE_OPTINV</td></tr>
<tr><td>TCELL28:IMUX.IMUX.30.DELAY</td><td>BUFCE_ROW_CMT13.CE_PRE_OPTINV</td></tr>
<tr><td>TCELL28:IMUX.IMUX.31.DELAY</td><td>BUFCE_ROW_CMT14.CE_PRE_OPTINV</td></tr>
<tr><td>TCELL28:IMUX.IMUX.32.DELAY</td><td>BUFCE_ROW_CMT15.CE_PRE_OPTINV</td></tr>
<tr><td>TCELL28:IMUX.IMUX.33.DELAY</td><td>BUFCE_ROW_CMT16.CE_PRE_OPTINV</td></tr>
<tr><td>TCELL28:IMUX.IMUX.34.DELAY</td><td>BUFCE_ROW_CMT17.CE_PRE_OPTINV</td></tr>
<tr><td>TCELL28:IMUX.IMUX.35.DELAY</td><td>BUFCE_ROW_CMT18.CE_PRE_OPTINV</td></tr>
<tr><td>TCELL28:IMUX.IMUX.36.DELAY</td><td>BUFCE_ROW_CMT19.CE_PRE_OPTINV</td></tr>
<tr><td>TCELL28:IMUX.IMUX.37.DELAY</td><td>BUFCE_ROW_CMT20.CE_PRE_OPTINV</td></tr>
<tr><td>TCELL28:IMUX.IMUX.38.DELAY</td><td>BUFCE_ROW_CMT21.CE_PRE_OPTINV</td></tr>
<tr><td>TCELL28:IMUX.IMUX.39.DELAY</td><td>BUFCE_ROW_CMT22.CE_PRE_OPTINV</td></tr>
<tr><td>TCELL28:IMUX.IMUX.40.DELAY</td><td>BUFCE_ROW_CMT23.CE_PRE_OPTINV</td></tr>
<tr><td>TCELL28:IMUX.IMUX.41.DELAY</td><td>BUFGCE_DIV0.CE_PRE_OPTINV</td></tr>
<tr><td>TCELL28:IMUX.IMUX.42.DELAY</td><td>BUFGCE_DIV1.CE_PRE_OPTINV</td></tr>
<tr><td>TCELL28:IMUX.IMUX.43.DELAY</td><td>BUFGCE_DIV2.CE_PRE_OPTINV</td></tr>
<tr><td>TCELL28:IMUX.IMUX.44.DELAY</td><td>BUFGCE_DIV3.CE_PRE_OPTINV</td></tr>
<tr><td>TCELL28:IMUX.IMUX.45.DELAY</td><td>BUFGCTRL0.SEL1_PRE_OPTINV</td></tr>
<tr><td>TCELL28:IMUX.IMUX.46.DELAY</td><td>BUFGCTRL1.SEL1_PRE_OPTINV</td></tr>
<tr><td>TCELL28:IMUX.IMUX.47.DELAY</td><td>BUFGCTRL2.SEL1_PRE_OPTINV</td></tr>
<tr><td>TCELL29:IMUX.IMUX.0.DELAY</td><td>BUFGCE_DIV1.RST_PRE_OPTINV</td></tr>
<tr><td>TCELL29:IMUX.IMUX.17.DELAY</td><td>BUFGCTRL3.SEL1_PRE_OPTINV</td></tr>
<tr><td>TCELL29:IMUX.IMUX.18.DELAY</td><td>BUFGCTRL4.SEL1_PRE_OPTINV</td></tr>
<tr><td>TCELL29:IMUX.IMUX.19.DELAY</td><td>BUFGCTRL5.SEL1_PRE_OPTINV</td></tr>
<tr><td>TCELL29:IMUX.IMUX.20.DELAY</td><td>BUFGCTRL6.SEL1_PRE_OPTINV</td></tr>
<tr><td>TCELL29:IMUX.IMUX.21.DELAY</td><td>BUFGCTRL7.SEL1_PRE_OPTINV</td></tr>
<tr><td>TCELL29:IMUX.IMUX.22.DELAY</td><td>BUFGCTRL0.SEL0_PRE_OPTINV</td></tr>
<tr><td>TCELL29:IMUX.IMUX.23.DELAY</td><td>BUFGCTRL1.SEL0_PRE_OPTINV</td></tr>
<tr><td>TCELL29:IMUX.IMUX.24.DELAY</td><td>BUFGCTRL2.SEL0_PRE_OPTINV</td></tr>
<tr><td>TCELL29:IMUX.IMUX.25.DELAY</td><td>BUFGCTRL3.SEL0_PRE_OPTINV</td></tr>
<tr><td>TCELL29:IMUX.IMUX.26.DELAY</td><td>BUFGCTRL4.SEL0_PRE_OPTINV</td></tr>
<tr><td>TCELL29:IMUX.IMUX.27.DELAY</td><td>BUFGCTRL5.SEL0_PRE_OPTINV</td></tr>
<tr><td>TCELL29:IMUX.IMUX.28.DELAY</td><td>BUFGCTRL6.SEL0_PRE_OPTINV</td></tr>
<tr><td>TCELL29:IMUX.IMUX.29.DELAY</td><td>BUFGCTRL7.SEL0_PRE_OPTINV</td></tr>
<tr><td>TCELL29:IMUX.IMUX.30.DELAY</td><td>BUFGCTRL0.IGNORE1_PRE_OPTINV</td></tr>
<tr><td>TCELL29:IMUX.IMUX.31.DELAY</td><td>BUFGCTRL1.IGNORE1_PRE_OPTINV</td></tr>
<tr><td>TCELL29:IMUX.IMUX.32.DELAY</td><td>BUFGCTRL2.IGNORE1_PRE_OPTINV</td></tr>
<tr><td>TCELL29:IMUX.IMUX.33.DELAY</td><td>BUFGCTRL3.IGNORE1_PRE_OPTINV</td></tr>
<tr><td>TCELL29:IMUX.IMUX.34.DELAY</td><td>BUFGCTRL4.IGNORE1_PRE_OPTINV</td></tr>
<tr><td>TCELL29:IMUX.IMUX.35.DELAY</td><td>BUFGCTRL5.IGNORE1_PRE_OPTINV</td></tr>
<tr><td>TCELL29:IMUX.IMUX.36.DELAY</td><td>BUFGCTRL6.IGNORE1_PRE_OPTINV</td></tr>
<tr><td>TCELL29:IMUX.IMUX.37.DELAY</td><td>BUFGCTRL7.IGNORE1_PRE_OPTINV</td></tr>
<tr><td>TCELL29:IMUX.IMUX.38.DELAY</td><td>BUFGCTRL0.IGNORE0_PRE_OPTINV</td></tr>
<tr><td>TCELL29:IMUX.IMUX.39.DELAY</td><td>BUFGCTRL1.IGNORE0_PRE_OPTINV</td></tr>
<tr><td>TCELL29:IMUX.IMUX.40.DELAY</td><td>BUFGCTRL2.IGNORE0_PRE_OPTINV</td></tr>
<tr><td>TCELL29:IMUX.IMUX.41.DELAY</td><td>BUFGCTRL3.IGNORE0_PRE_OPTINV</td></tr>
<tr><td>TCELL29:IMUX.IMUX.42.DELAY</td><td>BUFGCTRL4.IGNORE0_PRE_OPTINV</td></tr>
<tr><td>TCELL29:IMUX.IMUX.43.DELAY</td><td>BUFGCTRL5.IGNORE0_PRE_OPTINV</td></tr>
<tr><td>TCELL29:IMUX.IMUX.44.DELAY</td><td>BUFGCTRL6.IGNORE0_PRE_OPTINV</td></tr>
<tr><td>TCELL29:IMUX.IMUX.45.DELAY</td><td>BUFGCTRL7.IGNORE0_PRE_OPTINV</td></tr>
<tr><td>TCELL29:IMUX.IMUX.46.DELAY</td><td>BUFGCTRL0.CE1_PRE_OPTINV</td></tr>
<tr><td>TCELL29:IMUX.IMUX.47.DELAY</td><td>BUFGCTRL1.CE1_PRE_OPTINV</td></tr>
<tr><td>TCELL30:IMUX.IMUX.0.DELAY</td><td>BUFGCE_DIV2.RST_PRE_OPTINV</td></tr>
<tr><td>TCELL30:IMUX.IMUX.17.DELAY</td><td>BUFGCTRL2.CE1_PRE_OPTINV</td></tr>
<tr><td>TCELL30:IMUX.IMUX.18.DELAY</td><td>BUFGCTRL3.CE1_PRE_OPTINV</td></tr>
<tr><td>TCELL30:IMUX.IMUX.19.DELAY</td><td>BUFGCTRL4.CE1_PRE_OPTINV</td></tr>
<tr><td>TCELL30:IMUX.IMUX.20.DELAY</td><td>BUFGCTRL5.CE1_PRE_OPTINV</td></tr>
<tr><td>TCELL30:IMUX.IMUX.21.DELAY</td><td>BUFGCTRL6.CE1_PRE_OPTINV</td></tr>
<tr><td>TCELL30:IMUX.IMUX.22.DELAY</td><td>BUFGCTRL7.CE1_PRE_OPTINV</td></tr>
<tr><td>TCELL30:IMUX.IMUX.23.DELAY</td><td>BUFGCTRL0.CE0_PRE_OPTINV</td></tr>
<tr><td>TCELL30:IMUX.IMUX.24.DELAY</td><td>BUFGCTRL1.CE0_PRE_OPTINV</td></tr>
<tr><td>TCELL30:IMUX.IMUX.25.DELAY</td><td>BUFGCTRL2.CE0_PRE_OPTINV</td></tr>
<tr><td>TCELL30:IMUX.IMUX.26.DELAY</td><td>BUFGCTRL3.CE0_PRE_OPTINV</td></tr>
<tr><td>TCELL30:IMUX.IMUX.27.DELAY</td><td>BUFGCTRL4.CE0_PRE_OPTINV</td></tr>
<tr><td>TCELL30:IMUX.IMUX.28.DELAY</td><td>BUFGCTRL5.CE0_PRE_OPTINV</td></tr>
<tr><td>TCELL30:IMUX.IMUX.29.DELAY</td><td>BUFGCTRL6.CE0_PRE_OPTINV</td></tr>
<tr><td>TCELL30:IMUX.IMUX.30.DELAY</td><td>BUFGCTRL7.CE0_PRE_OPTINV</td></tr>
<tr><td>TCELL30:IMUX.IMUX.31.DELAY</td><td>BUFGCE0.CE_PRE_OPTINV</td></tr>
<tr><td>TCELL30:IMUX.IMUX.32.DELAY</td><td>BUFGCE1.CE_PRE_OPTINV</td></tr>
<tr><td>TCELL30:IMUX.IMUX.33.DELAY</td><td>BUFGCE2.CE_PRE_OPTINV</td></tr>
<tr><td>TCELL30:IMUX.IMUX.34.DELAY</td><td>BUFGCE3.CE_PRE_OPTINV</td></tr>
<tr><td>TCELL30:IMUX.IMUX.35.DELAY</td><td>BUFGCE4.CE_PRE_OPTINV</td></tr>
<tr><td>TCELL30:IMUX.IMUX.36.DELAY</td><td>BUFGCE5.CE_PRE_OPTINV</td></tr>
<tr><td>TCELL30:IMUX.IMUX.37.DELAY</td><td>BUFGCE6.CE_PRE_OPTINV</td></tr>
<tr><td>TCELL30:IMUX.IMUX.38.DELAY</td><td>BUFGCE7.CE_PRE_OPTINV</td></tr>
<tr><td>TCELL30:IMUX.IMUX.39.DELAY</td><td>BUFGCE8.CE_PRE_OPTINV</td></tr>
<tr><td>TCELL30:IMUX.IMUX.40.DELAY</td><td>BUFGCE9.CE_PRE_OPTINV</td></tr>
<tr><td>TCELL30:IMUX.IMUX.41.DELAY</td><td>BUFGCE10.CE_PRE_OPTINV</td></tr>
<tr><td>TCELL30:IMUX.IMUX.42.DELAY</td><td>BUFGCE11.CE_PRE_OPTINV</td></tr>
<tr><td>TCELL30:IMUX.IMUX.43.DELAY</td><td>BUFGCE12.CE_PRE_OPTINV</td></tr>
<tr><td>TCELL30:IMUX.IMUX.44.DELAY</td><td>BUFGCE13.CE_PRE_OPTINV</td></tr>
<tr><td>TCELL30:IMUX.IMUX.45.DELAY</td><td>BUFGCE14.CE_PRE_OPTINV</td></tr>
<tr><td>TCELL30:IMUX.IMUX.46.DELAY</td><td>BUFGCE15.CE_PRE_OPTINV</td></tr>
<tr><td>TCELL30:IMUX.IMUX.47.DELAY</td><td>BUFGCE16.CE_PRE_OPTINV</td></tr>
<tr><td>TCELL30:RCLK.IMUX.16</td><td>BUFCE_ROW_CMT0.OPT_DELAY_TEST0, BUFCE_ROW_CMT1.OPT_DELAY_TEST0, BUFCE_ROW_CMT2.OPT_DELAY_TEST0, BUFCE_ROW_CMT6.OPT_DELAY_TEST0, BUFCE_ROW_CMT7.OPT_DELAY_TEST0, BUFCE_ROW_CMT8.OPT_DELAY_TEST0, BUFCE_ROW_CMT12.OPT_DELAY_TEST0, BUFCE_ROW_CMT13.OPT_DELAY_TEST0, BUFCE_ROW_CMT14.OPT_DELAY_TEST0, BUFCE_ROW_CMT18.OPT_DELAY_TEST0, BUFCE_ROW_CMT19.OPT_DELAY_TEST0, BUFCE_ROW_CMT20.OPT_DELAY_TEST0</td></tr>
<tr><td>TCELL30:RCLK.IMUX.17</td><td>BUFCE_ROW_CMT3.OPT_DELAY_TEST0, BUFCE_ROW_CMT4.OPT_DELAY_TEST0, BUFCE_ROW_CMT5.OPT_DELAY_TEST0, BUFCE_ROW_CMT9.OPT_DELAY_TEST0, BUFCE_ROW_CMT10.OPT_DELAY_TEST0, BUFCE_ROW_CMT11.OPT_DELAY_TEST0, BUFCE_ROW_CMT15.OPT_DELAY_TEST0, BUFCE_ROW_CMT16.OPT_DELAY_TEST0, BUFCE_ROW_CMT17.OPT_DELAY_TEST0, BUFCE_ROW_CMT21.OPT_DELAY_TEST0, BUFCE_ROW_CMT22.OPT_DELAY_TEST0, BUFCE_ROW_CMT23.OPT_DELAY_TEST0</td></tr>
<tr><td>TCELL30:RCLK.IMUX.18</td><td>BUFCE_ROW_CMT0.OPT_DELAY_TEST1, BUFCE_ROW_CMT1.OPT_DELAY_TEST1, BUFCE_ROW_CMT2.OPT_DELAY_TEST1, BUFCE_ROW_CMT6.OPT_DELAY_TEST1, BUFCE_ROW_CMT7.OPT_DELAY_TEST1, BUFCE_ROW_CMT8.OPT_DELAY_TEST1, BUFCE_ROW_CMT12.OPT_DELAY_TEST1, BUFCE_ROW_CMT13.OPT_DELAY_TEST1, BUFCE_ROW_CMT14.OPT_DELAY_TEST1, BUFCE_ROW_CMT18.OPT_DELAY_TEST1, BUFCE_ROW_CMT19.OPT_DELAY_TEST1, BUFCE_ROW_CMT20.OPT_DELAY_TEST1</td></tr>
<tr><td>TCELL30:RCLK.IMUX.19</td><td>BUFCE_ROW_CMT3.OPT_DELAY_TEST1, BUFCE_ROW_CMT4.OPT_DELAY_TEST1, BUFCE_ROW_CMT5.OPT_DELAY_TEST1, BUFCE_ROW_CMT9.OPT_DELAY_TEST1, BUFCE_ROW_CMT10.OPT_DELAY_TEST1, BUFCE_ROW_CMT11.OPT_DELAY_TEST1, BUFCE_ROW_CMT15.OPT_DELAY_TEST1, BUFCE_ROW_CMT16.OPT_DELAY_TEST1, BUFCE_ROW_CMT17.OPT_DELAY_TEST1, BUFCE_ROW_CMT21.OPT_DELAY_TEST1, BUFCE_ROW_CMT22.OPT_DELAY_TEST1, BUFCE_ROW_CMT23.OPT_DELAY_TEST1</td></tr>
<tr><td>TCELL30:RCLK.IMUX.20</td><td>BUFCE_ROW_CMT0.OPT_DELAY_TEST2, BUFCE_ROW_CMT1.OPT_DELAY_TEST2, BUFCE_ROW_CMT2.OPT_DELAY_TEST2, BUFCE_ROW_CMT6.OPT_DELAY_TEST2, BUFCE_ROW_CMT7.OPT_DELAY_TEST2, BUFCE_ROW_CMT8.OPT_DELAY_TEST2, BUFCE_ROW_CMT12.OPT_DELAY_TEST2, BUFCE_ROW_CMT13.OPT_DELAY_TEST2, BUFCE_ROW_CMT14.OPT_DELAY_TEST2, BUFCE_ROW_CMT18.OPT_DELAY_TEST2, BUFCE_ROW_CMT19.OPT_DELAY_TEST2, BUFCE_ROW_CMT20.OPT_DELAY_TEST2</td></tr>
<tr><td>TCELL30:RCLK.IMUX.21</td><td>BUFCE_ROW_CMT3.OPT_DELAY_TEST2, BUFCE_ROW_CMT4.OPT_DELAY_TEST2, BUFCE_ROW_CMT5.OPT_DELAY_TEST2, BUFCE_ROW_CMT9.OPT_DELAY_TEST2, BUFCE_ROW_CMT10.OPT_DELAY_TEST2, BUFCE_ROW_CMT11.OPT_DELAY_TEST2, BUFCE_ROW_CMT15.OPT_DELAY_TEST2, BUFCE_ROW_CMT16.OPT_DELAY_TEST2, BUFCE_ROW_CMT17.OPT_DELAY_TEST2, BUFCE_ROW_CMT21.OPT_DELAY_TEST2, BUFCE_ROW_CMT22.OPT_DELAY_TEST2, BUFCE_ROW_CMT23.OPT_DELAY_TEST2</td></tr>
<tr><td>TCELL31:IMUX.IMUX.0.DELAY</td><td>BUFGCE_DIV3.RST_PRE_OPTINV</td></tr>
<tr><td>TCELL31:IMUX.IMUX.17.DELAY</td><td>BUFGCE17.CE_PRE_OPTINV</td></tr>
<tr><td>TCELL31:IMUX.IMUX.18.DELAY</td><td>BUFGCE18.CE_PRE_OPTINV</td></tr>
<tr><td>TCELL31:IMUX.IMUX.19.DELAY</td><td>BUFGCE19.CE_PRE_OPTINV</td></tr>
<tr><td>TCELL31:IMUX.IMUX.20.DELAY</td><td>BUFGCE20.CE_PRE_OPTINV</td></tr>
<tr><td>TCELL31:IMUX.IMUX.21.DELAY</td><td>BUFGCE21.CE_PRE_OPTINV</td></tr>
<tr><td>TCELL31:IMUX.IMUX.22.DELAY</td><td>BUFGCE22.CE_PRE_OPTINV</td></tr>
<tr><td>TCELL31:IMUX.IMUX.23.DELAY</td><td>BUFGCE23.CE_PRE_OPTINV</td></tr>
<tr><td>TCELL31:IMUX.IMUX.24.DELAY</td><td>BUFGCE0.CLK_IN_CKINT</td></tr>
<tr><td>TCELL31:IMUX.IMUX.25.DELAY</td><td>BUFGCE1.CLK_IN_CKINT</td></tr>
<tr><td>TCELL31:IMUX.IMUX.26.DELAY</td><td>BUFGCE2.CLK_IN_CKINT</td></tr>
<tr><td>TCELL31:IMUX.IMUX.27.DELAY</td><td>BUFGCE3.CLK_IN_CKINT</td></tr>
<tr><td>TCELL31:IMUX.IMUX.28.DELAY</td><td>BUFGCE4.CLK_IN_CKINT</td></tr>
<tr><td>TCELL31:IMUX.IMUX.29.DELAY</td><td>BUFGCE5.CLK_IN_CKINT</td></tr>
<tr><td>TCELL31:IMUX.IMUX.30.DELAY</td><td>BUFGCE6.CLK_IN_CKINT</td></tr>
<tr><td>TCELL31:IMUX.IMUX.31.DELAY</td><td>BUFGCE7.CLK_IN_CKINT</td></tr>
<tr><td>TCELL31:IMUX.IMUX.32.DELAY</td><td>BUFGCE8.CLK_IN_CKINT</td></tr>
<tr><td>TCELL31:IMUX.IMUX.33.DELAY</td><td>BUFGCE9.CLK_IN_CKINT</td></tr>
<tr><td>TCELL31:IMUX.IMUX.34.DELAY</td><td>BUFGCE10.CLK_IN_CKINT</td></tr>
<tr><td>TCELL31:IMUX.IMUX.35.DELAY</td><td>BUFGCE11.CLK_IN_CKINT</td></tr>
<tr><td>TCELL31:IMUX.IMUX.36.DELAY</td><td>BUFGCE12.CLK_IN_CKINT</td></tr>
<tr><td>TCELL31:IMUX.IMUX.37.DELAY</td><td>BUFGCE13.CLK_IN_CKINT</td></tr>
<tr><td>TCELL31:IMUX.IMUX.38.DELAY</td><td>BUFGCE14.CLK_IN_CKINT</td></tr>
<tr><td>TCELL31:IMUX.IMUX.39.DELAY</td><td>BUFGCE15.CLK_IN_CKINT</td></tr>
<tr><td>TCELL31:IMUX.IMUX.40.DELAY</td><td>BUFGCE16.CLK_IN_CKINT</td></tr>
<tr><td>TCELL31:IMUX.IMUX.41.DELAY</td><td>BUFGCE17.CLK_IN_CKINT</td></tr>
<tr><td>TCELL31:IMUX.IMUX.42.DELAY</td><td>BUFGCE18.CLK_IN_CKINT</td></tr>
<tr><td>TCELL31:IMUX.IMUX.43.DELAY</td><td>BUFGCE19.CLK_IN_CKINT</td></tr>
<tr><td>TCELL31:IMUX.IMUX.44.DELAY</td><td>BUFGCE20.CLK_IN_CKINT</td></tr>
<tr><td>TCELL31:IMUX.IMUX.45.DELAY</td><td>BUFGCE21.CLK_IN_CKINT</td></tr>
<tr><td>TCELL31:IMUX.IMUX.46.DELAY</td><td>BUFGCE22.CLK_IN_CKINT</td></tr>
<tr><td>TCELL31:IMUX.IMUX.47.DELAY</td><td>BUFGCE23.CLK_IN_CKINT</td></tr>
<tr><td>TCELL32:IMUX.IMUX.0.DELAY</td><td>ABUS_SWITCH_CMT.TEST_ANALOGBUS_SEL_B</td></tr>
<tr><td>TCELL41:IMUX.BYP.0.DELAY</td><td>MMCM.TESTIN28</td></tr>
<tr><td>TCELL41:IMUX.BYP.1.DELAY</td><td>MMCM.TESTIN29</td></tr>
<tr><td>TCELL41:IMUX.BYP.2.DELAY</td><td>MMCM.TESTIN30</td></tr>
<tr><td>TCELL41:IMUX.BYP.3.DELAY</td><td>MMCM.TESTIN31</td></tr>
<tr><td>TCELL41:IMUX.IMUX.0.DELAY</td><td>MMCM.CLKINSEL</td></tr>
<tr><td>TCELL42:IMUX.BYP.0.DELAY</td><td>MMCM.TESTIN24</td></tr>
<tr><td>TCELL42:IMUX.BYP.1.DELAY</td><td>MMCM.TESTIN25</td></tr>
<tr><td>TCELL42:IMUX.BYP.2.DELAY</td><td>MMCM.TESTIN26</td></tr>
<tr><td>TCELL42:IMUX.BYP.3.DELAY</td><td>MMCM.TESTIN27</td></tr>
<tr><td>TCELL43:OUT.0.TMIN</td><td>MMCM.TESTOUT14</td></tr>
<tr><td>TCELL43:OUT.1.TMIN</td><td>MMCM.TESTOUT15</td></tr>
<tr><td>TCELL43:IMUX.BYP.0.DELAY</td><td>MMCM.TESTIN20</td></tr>
<tr><td>TCELL43:IMUX.BYP.1.DELAY</td><td>MMCM.TESTIN21</td></tr>
<tr><td>TCELL43:IMUX.BYP.2.DELAY</td><td>MMCM.TESTIN22</td></tr>
<tr><td>TCELL43:IMUX.BYP.3.DELAY</td><td>MMCM.TESTIN23</td></tr>
<tr><td>TCELL44:OUT.0.TMIN</td><td>MMCM.TESTOUT11</td></tr>
<tr><td>TCELL44:OUT.1.TMIN</td><td>MMCM.TESTOUT12</td></tr>
<tr><td>TCELL44:OUT.2.TMIN</td><td>MMCM.TESTOUT13</td></tr>
<tr><td>TCELL44:IMUX.BYP.0.DELAY</td><td>MMCM.TESTIN16</td></tr>
<tr><td>TCELL44:IMUX.BYP.1.DELAY</td><td>MMCM.TESTIN17</td></tr>
<tr><td>TCELL44:IMUX.BYP.2.DELAY</td><td>MMCM.TESTIN18</td></tr>
<tr><td>TCELL44:IMUX.BYP.3.DELAY</td><td>MMCM.TESTIN19</td></tr>
<tr><td>TCELL45:OUT.0.TMIN</td><td>MMCM.TESTOUT8</td></tr>
<tr><td>TCELL45:OUT.1.TMIN</td><td>MMCM.TESTOUT9</td></tr>
<tr><td>TCELL45:OUT.2.TMIN</td><td>MMCM.TESTOUT10</td></tr>
<tr><td>TCELL45:IMUX.BYP.0.DELAY</td><td>MMCM.TESTIN12</td></tr>
<tr><td>TCELL45:IMUX.BYP.1.DELAY</td><td>MMCM.TESTIN13</td></tr>
<tr><td>TCELL45:IMUX.BYP.2.DELAY</td><td>MMCM.TESTIN14</td></tr>
<tr><td>TCELL45:IMUX.BYP.3.DELAY</td><td>MMCM.TESTIN15</td></tr>
<tr><td>TCELL46:OUT.0.TMIN</td><td>MMCM.TESTOUT5</td></tr>
<tr><td>TCELL46:OUT.1.TMIN</td><td>MMCM.TESTOUT6</td></tr>
<tr><td>TCELL46:OUT.2.TMIN</td><td>MMCM.TESTOUT7</td></tr>
<tr><td>TCELL46:IMUX.BYP.0.DELAY</td><td>MMCM.TESTIN8</td></tr>
<tr><td>TCELL46:IMUX.BYP.1.DELAY</td><td>MMCM.TESTIN9</td></tr>
<tr><td>TCELL46:IMUX.BYP.2.DELAY</td><td>MMCM.TESTIN10</td></tr>
<tr><td>TCELL46:IMUX.BYP.3.DELAY</td><td>MMCM.TESTIN11</td></tr>
<tr><td>TCELL47:OUT.0.TMIN</td><td>MMCM.TESTOUT2</td></tr>
<tr><td>TCELL47:OUT.1.TMIN</td><td>MMCM.TESTOUT3</td></tr>
<tr><td>TCELL47:OUT.2.TMIN</td><td>MMCM.TESTOUT4</td></tr>
<tr><td>TCELL47:IMUX.BYP.0.DELAY</td><td>MMCM.TESTIN4</td></tr>
<tr><td>TCELL47:IMUX.BYP.1.DELAY</td><td>MMCM.TESTIN5</td></tr>
<tr><td>TCELL47:IMUX.BYP.2.DELAY</td><td>MMCM.TESTIN6</td></tr>
<tr><td>TCELL47:IMUX.BYP.3.DELAY</td><td>MMCM.TESTIN7</td></tr>
<tr><td>TCELL47:IMUX.IMUX.0.DELAY</td><td>MMCM.SCANMODEB</td></tr>
<tr><td>TCELL48:OUT.0.TMIN</td><td>MMCM.DOUT15</td></tr>
<tr><td>TCELL48:OUT.1.TMIN</td><td>MMCM.TESTOUT0</td></tr>
<tr><td>TCELL48:OUT.2.TMIN</td><td>MMCM.TESTOUT1</td></tr>
<tr><td>TCELL48:IMUX.BYP.0.DELAY</td><td>MMCM.TESTIN0</td></tr>
<tr><td>TCELL48:IMUX.BYP.1.DELAY</td><td>MMCM.TESTIN1</td></tr>
<tr><td>TCELL48:IMUX.BYP.2.DELAY</td><td>MMCM.TESTIN2</td></tr>
<tr><td>TCELL48:IMUX.BYP.3.DELAY</td><td>MMCM.TESTIN3</td></tr>
<tr><td>TCELL48:IMUX.IMUX.0.DELAY</td><td>MMCM.SCANENB</td></tr>
<tr><td>TCELL49:OUT.0.TMIN</td><td>MMCM.DOUT12</td></tr>
<tr><td>TCELL49:OUT.1.TMIN</td><td>MMCM.DOUT13</td></tr>
<tr><td>TCELL49:OUT.2.TMIN</td><td>MMCM.DOUT14</td></tr>
<tr><td>TCELL49:IMUX.BYP.0.DELAY</td><td>MMCM.DADDR4</td></tr>
<tr><td>TCELL49:IMUX.BYP.1.DELAY</td><td>MMCM.DADDR5</td></tr>
<tr><td>TCELL49:IMUX.BYP.2.DELAY</td><td>MMCM.DADDR6</td></tr>
<tr><td>TCELL49:IMUX.IMUX.0.DELAY</td><td>MMCM.SCANIN</td></tr>
<tr><td>TCELL50:OUT.0.TMIN</td><td>MMCM.DOUT9</td></tr>
<tr><td>TCELL50:OUT.1.TMIN</td><td>MMCM.DOUT10</td></tr>
<tr><td>TCELL50:OUT.2.TMIN</td><td>MMCM.DOUT11</td></tr>
<tr><td>TCELL50:IMUX.BYP.0.DELAY</td><td>MMCM.DADDR0</td></tr>
<tr><td>TCELL50:IMUX.BYP.1.DELAY</td><td>MMCM.DADDR1</td></tr>
<tr><td>TCELL50:IMUX.BYP.2.DELAY</td><td>MMCM.DADDR2</td></tr>
<tr><td>TCELL50:IMUX.BYP.3.DELAY</td><td>MMCM.DADDR3</td></tr>
<tr><td>TCELL50:IMUX.IMUX.0.DELAY</td><td>MMCM.CDDCREQ</td></tr>
<tr><td>TCELL51:OUT.0.TMIN</td><td>MMCM.DOUT6</td></tr>
<tr><td>TCELL51:OUT.1.TMIN</td><td>MMCM.DOUT7</td></tr>
<tr><td>TCELL51:OUT.2.TMIN</td><td>MMCM.DOUT8</td></tr>
<tr><td>TCELL51:IMUX.BYP.0.DELAY</td><td>MMCM.DI12</td></tr>
<tr><td>TCELL51:IMUX.BYP.1.DELAY</td><td>MMCM.DI13</td></tr>
<tr><td>TCELL51:IMUX.BYP.2.DELAY</td><td>MMCM.DI14</td></tr>
<tr><td>TCELL51:IMUX.BYP.3.DELAY</td><td>MMCM.DI15</td></tr>
<tr><td>TCELL51:IMUX.IMUX.0.DELAY</td><td>MMCM.DWE</td></tr>
<tr><td>TCELL52:OUT.0.TMIN</td><td>MMCM.DOUT3</td></tr>
<tr><td>TCELL52:OUT.1.TMIN</td><td>MMCM.DOUT4</td></tr>
<tr><td>TCELL52:OUT.2.TMIN</td><td>MMCM.DOUT5</td></tr>
<tr><td>TCELL52:IMUX.CTRL.0</td><td>MMCM.DCLK</td></tr>
<tr><td>TCELL52:IMUX.BYP.0.DELAY</td><td>MMCM.DI8</td></tr>
<tr><td>TCELL52:IMUX.BYP.1.DELAY</td><td>MMCM.DI9</td></tr>
<tr><td>TCELL52:IMUX.BYP.2.DELAY</td><td>MMCM.DI10</td></tr>
<tr><td>TCELL52:IMUX.BYP.3.DELAY</td><td>MMCM.DI11</td></tr>
<tr><td>TCELL52:IMUX.IMUX.0.DELAY</td><td>MMCM.DEN</td></tr>
<tr><td>TCELL53:OUT.0.TMIN</td><td>MMCM.DOUT0</td></tr>
<tr><td>TCELL53:OUT.1.TMIN</td><td>MMCM.DOUT1</td></tr>
<tr><td>TCELL53:OUT.2.TMIN</td><td>MMCM.DOUT2</td></tr>
<tr><td>TCELL53:IMUX.CTRL.0</td><td>MMCM.PSCLK</td></tr>
<tr><td>TCELL53:IMUX.BYP.0.DELAY</td><td>MMCM.DI4</td></tr>
<tr><td>TCELL53:IMUX.BYP.1.DELAY</td><td>MMCM.DI5</td></tr>
<tr><td>TCELL53:IMUX.BYP.2.DELAY</td><td>MMCM.DI6</td></tr>
<tr><td>TCELL53:IMUX.BYP.3.DELAY</td><td>MMCM.DI7</td></tr>
<tr><td>TCELL53:IMUX.IMUX.0.DELAY</td><td>MMCM.PWRDWN</td></tr>
<tr><td>TCELL54:OUT.0.TMIN</td><td>MMCM.LOCKED</td></tr>
<tr><td>TCELL54:OUT.1.TMIN</td><td>MMCM.DRDY</td></tr>
<tr><td>TCELL54:OUT.2.TMIN</td><td>MMCM.SCANOUT</td></tr>
<tr><td>TCELL54:IMUX.CTRL.0</td><td>MMCM.SCANCLK</td></tr>
<tr><td>TCELL54:IMUX.BYP.0.DELAY</td><td>MMCM.DI0</td></tr>
<tr><td>TCELL54:IMUX.BYP.1.DELAY</td><td>MMCM.DI1</td></tr>
<tr><td>TCELL54:IMUX.BYP.2.DELAY</td><td>MMCM.DI2</td></tr>
<tr><td>TCELL54:IMUX.BYP.3.DELAY</td><td>MMCM.DI3</td></tr>
<tr><td>TCELL54:IMUX.IMUX.0.DELAY</td><td>MMCM.RST</td></tr>
<tr><td>TCELL55:OUT.0.TMIN</td><td>MMCM.CLKFBSTOPPED</td></tr>
<tr><td>TCELL55:OUT.1.TMIN</td><td>MMCM.CLKINSTOPPED</td></tr>
<tr><td>TCELL55:OUT.2.TMIN</td><td>MMCM.PSDONE</td></tr>
<tr><td>TCELL55:IMUX.IMUX.0.DELAY</td><td>MMCM.PSINCDEC</td></tr>
<tr><td>TCELL56:OUT.0.TMIN</td><td>MMCM.CDDCDONE</td></tr>
<tr><td>TCELL56:IMUX.IMUX.0.DELAY</td><td>MMCM.PSEN</td></tr>
</tbody>
</table></div>

                    </main>

                    <nav class="nav-wrapper" aria-label="Page navigation">
                        <!-- Mobile navigation buttons -->
                            <a rel="prev" href="../../ultrascaleplus/io/xp5io.html" class="mobile-nav-chapters previous" title="Previous chapter" aria-label="Previous chapter" aria-keyshortcuts="Left">
                                <i class="fa fa-angle-left"></i>
                            </a>

                            <a rel="next prefetch" href="../../ultrascaleplus/center.html" class="mobile-nav-chapters next" title="Next chapter" aria-label="Next chapter" aria-keyshortcuts="Right">
                                <i class="fa fa-angle-right"></i>
                            </a>

                        <div style="clear: both"></div>
                    </nav>
                </div>
            </div>

            <nav class="nav-wide-wrapper" aria-label="Page navigation">
                    <a rel="prev" href="../../ultrascaleplus/io/xp5io.html" class="nav-chapters previous" title="Previous chapter" aria-label="Previous chapter" aria-keyshortcuts="Left">
                        <i class="fa fa-angle-left"></i>
                    </a>

                    <a rel="next prefetch" href="../../ultrascaleplus/center.html" class="nav-chapters next" title="Next chapter" aria-label="Next chapter" aria-keyshortcuts="Right">
                        <i class="fa fa-angle-right"></i>
                    </a>
            </nav>

        </div>




        <script>
            window.playground_copyable = true;
        </script>



        <script src="../../clipboard.min.js"></script>
        <script src="../../highlight.js"></script>
        <script src="../../book.js"></script>

        <!-- Custom JS scripts -->



    </div>
    </body>
</html>
