{- |
  Copyright   :  (C) 2024, QBayLogic B.V.
  License     :  BSD2 (see the file LICENSE)
  Maintainer  :  QBayLogic B.V. <devops@qbaylogic.com>

  Top level module for the PCS transmit block, that combines the processes
  that are defined in the two submodules @CodeGroup@ and @OrderedSet@.
-}
module Clash.Cores.Sgmii.PcsTransmit (pcsTransmit) where

import Clash.Cores.Sgmii.Common
import Clash.Cores.Sgmii.PcsTransmit.CodeGroup
import Clash.Cores.Sgmii.PcsTransmit.OrderedSet
import Clash.Prelude

-- | Takes the signals that are defined in IEEE 802.3 Clause 36 and runs them
--   through the state machines as defined for the PCS transmit block. These are
--   implemented in 'codeGroupT', 'codeGroupO' and 'orderedSetT'.
pcsTransmit ::
  (HiddenClockResetEnable dom) =>
  -- | The @TX_EN@ signal
  Signal dom Bool ->
  -- | The @TX_ER@ signal
  Signal dom Bool ->
  -- | The new data word that needs to be transmitted
  Signal dom (BitVector 8) ->
  -- | The 'Xmit' signal from 'Sgmii.autoNeg'
  Signal dom (Maybe Xmit) ->
  -- | The 'ConfReg' from 'Sgmii.autoNeg'
  Signal dom (Maybe ConfReg) ->
  -- | The 8b/10b encoded output value
  Signal dom CodeGroup
pcsTransmit txEn txEr dw xmit txConfReg = cg
 where
  (_, cg, txEven, cgSent) =
    mooreB
      codeGroupT
      codeGroupO
      (IdleDisparityOk False 0 0)
      (txOSet, dw, txConfReg)

  (_, txOSet) =
    mealyB
      orderedSetT
      (IdleS Idle False)
      (txEn, txEr, dw, xmit, txEven, cgSent)

{-# OPAQUE pcsTransmit #-}
