#-----------------------------------------------------------
# Vivado v2014.2 (64-bit)
# SW Build 932637 on Wed Jun 11 13:12:34 MDT 2014
# IP Build 924643 on Fri May 30 09:20:16 MDT 2014
# Start of session at: Wed Sep 24 16:22:34 2014
# Process ID: 16159
# Log file: /home/rafa/07-latch-flipflop/07-latch-flipflop.runs/synth_1/mux.vds
# Journal file: /home/rafa/07-latch-flipflop/07-latch-flipflop.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source mux.tcl
# set_param gui.test TreeTableDev
# set_msg_config -id {HDL 9-1061} -limit 100000
# set_msg_config -id {HDL 9-1654} -limit 100000
# set_msg_config -id {Synth 8-256} -limit 10000
# set_msg_config -id {Synth 8-638} -limit 10000
# set_msg_config  -id {Synth 8-2778}  -suppress 
# set_msg_config  -id {Common 17-69}  -string {{ERROR: [Common 17-69] Command failed: Synthesis failed - please see the console or run log file for details}}  -suppress 
# set_msg_config  -id {Common 17-55}  -string {{CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rafa/Dropbox/Aulas/Pos/2014/LogicaProgramavel/05-Concorrente/project_1/project_1.srcs/constrs_1/new/Nexys4_Master.xdc:3]}}  -suppress 
# create_project -in_memory -part xc7a100tcsg324-1
# set_property target_language VHDL [current_project]
# set_param project.compositeFile.enableAutoGeneration 0
# set_property default_lib xil_defaultlib [current_project]
# read_vhdl -library xil_defaultlib /home/rafa/07-latch-flipflop/07-latch-flipflop.srcs/sources_1/alu.vhd
# read_xdc /home/rafa/07-latch-flipflop/07-latch-flipflop.srcs/constrs_1/new/Nexys4_Master.xdc
# set_property used_in_implementation false [get_files /home/rafa/07-latch-flipflop/07-latch-flipflop.srcs/constrs_1/new/Nexys4_Master.xdc]
# set_param synth.vivado.isSynthRun true
# set_property webtalk.parent_dir /home/rafa/07-latch-flipflop/07-latch-flipflop.cache/wt [current_project]
# set_property parent.project_dir /home/rafa/07-latch-flipflop [current_project]
# catch { write_hwdef -file mux.hwdef }
INFO: [Vivado_Tcl 4-279] hardware handoff file cannot be generated as there is no block diagram instance in the design
# synth_design -top mux -part xc7a100tcsg324-1 -flatten_hierarchy none -directive RuntimeOptimized -fsm_extraction off
Command: synth_design -top mux -part xc7a100tcsg324-1 -flatten_hierarchy none -directive RuntimeOptimized -fsm_extraction off

Starting synthesis...

Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 783.816 ; gain = 152.125
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'mux' [/home/rafa/07-latch-flipflop/07-latch-flipflop.srcs/sources_1/alu.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'mux' (1#1) [/home/rafa/07-latch-flipflop/07-latch-flipflop.srcs/sources_1/alu.vhd:15]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 818.699 ; gain = 187.008
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Optimization
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
Loading clock regions from /home/rafa/opt/Xilinx/Vivado/2014.2/data/parts/xilinx/artix7/artix7/xc7a100t/ClockRegion.xml
Loading clock buffers from /home/rafa/opt/Xilinx/Vivado/2014.2/data/parts/xilinx/artix7/artix7/xc7a100t/ClockBuffers.xml
Loading clock placement rules from /home/rafa/opt/Xilinx/Vivado/2014.2/data/parts/xilinx/artix7/ClockPlacerRules.xml
Loading package pin functions from /home/rafa/opt/Xilinx/Vivado/2014.2/data/parts/xilinx/artix7/PinFunctions.xml...
Loading package from /home/rafa/opt/Xilinx/Vivado/2014.2/data/parts/xilinx/artix7/artix7/xc7a100t/csg324/Package.xml
Loading io standards from /home/rafa/opt/Xilinx/Vivado/2014.2/data/./parts/xilinx/artix7/IOStandards.xml
Loading device configuration modes from /home/rafa/opt/Xilinx/Vivado/2014.2/data/parts/xilinx/artix7/ConfigModes.xml

Processing XDC Constraints
Parsing XDC File [/home/rafa/07-latch-flipflop/07-latch-flipflop.srcs/constrs_1/new/Nexys4_Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'SW[0]'. [/home/rafa/07-latch-flipflop/07-latch-flipflop.srcs/constrs_1/new/Nexys4_Master.xdc:6]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rafa/07-latch-flipflop/07-latch-flipflop.srcs/constrs_1/new/Nexys4_Master.xdc:6]
WARNING: [Vivado 12-584] No ports matched 'SW[0]'. [/home/rafa/07-latch-flipflop/07-latch-flipflop.srcs/constrs_1/new/Nexys4_Master.xdc:7]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rafa/07-latch-flipflop/07-latch-flipflop.srcs/constrs_1/new/Nexys4_Master.xdc:7]
WARNING: [Vivado 12-584] No ports matched 'SW[1]'. [/home/rafa/07-latch-flipflop/07-latch-flipflop.srcs/constrs_1/new/Nexys4_Master.xdc:9]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rafa/07-latch-flipflop/07-latch-flipflop.srcs/constrs_1/new/Nexys4_Master.xdc:9]
WARNING: [Vivado 12-584] No ports matched 'SW[1]'. [/home/rafa/07-latch-flipflop/07-latch-flipflop.srcs/constrs_1/new/Nexys4_Master.xdc:10]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rafa/07-latch-flipflop/07-latch-flipflop.srcs/constrs_1/new/Nexys4_Master.xdc:10]
WARNING: [Vivado 12-584] No ports matched 'SW[2]'. [/home/rafa/07-latch-flipflop/07-latch-flipflop.srcs/constrs_1/new/Nexys4_Master.xdc:12]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rafa/07-latch-flipflop/07-latch-flipflop.srcs/constrs_1/new/Nexys4_Master.xdc:12]
WARNING: [Vivado 12-584] No ports matched 'SW[2]'. [/home/rafa/07-latch-flipflop/07-latch-flipflop.srcs/constrs_1/new/Nexys4_Master.xdc:13]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rafa/07-latch-flipflop/07-latch-flipflop.srcs/constrs_1/new/Nexys4_Master.xdc:13]
WARNING: [Vivado 12-584] No ports matched 'SW[3]'. [/home/rafa/07-latch-flipflop/07-latch-flipflop.srcs/constrs_1/new/Nexys4_Master.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rafa/07-latch-flipflop/07-latch-flipflop.srcs/constrs_1/new/Nexys4_Master.xdc:15]
WARNING: [Vivado 12-584] No ports matched 'SW[3]'. [/home/rafa/07-latch-flipflop/07-latch-flipflop.srcs/constrs_1/new/Nexys4_Master.xdc:16]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rafa/07-latch-flipflop/07-latch-flipflop.srcs/constrs_1/new/Nexys4_Master.xdc:16]
WARNING: [Vivado 12-584] No ports matched 'SW[4]'. [/home/rafa/07-latch-flipflop/07-latch-flipflop.srcs/constrs_1/new/Nexys4_Master.xdc:18]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rafa/07-latch-flipflop/07-latch-flipflop.srcs/constrs_1/new/Nexys4_Master.xdc:18]
WARNING: [Vivado 12-584] No ports matched 'SW[4]'. [/home/rafa/07-latch-flipflop/07-latch-flipflop.srcs/constrs_1/new/Nexys4_Master.xdc:19]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rafa/07-latch-flipflop/07-latch-flipflop.srcs/constrs_1/new/Nexys4_Master.xdc:19]
WARNING: [Vivado 12-584] No ports matched 'SW[5]'. [/home/rafa/07-latch-flipflop/07-latch-flipflop.srcs/constrs_1/new/Nexys4_Master.xdc:21]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rafa/07-latch-flipflop/07-latch-flipflop.srcs/constrs_1/new/Nexys4_Master.xdc:21]
WARNING: [Vivado 12-584] No ports matched 'SW[5]'. [/home/rafa/07-latch-flipflop/07-latch-flipflop.srcs/constrs_1/new/Nexys4_Master.xdc:22]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rafa/07-latch-flipflop/07-latch-flipflop.srcs/constrs_1/new/Nexys4_Master.xdc:22]
WARNING: [Vivado 12-584] No ports matched 'SW[6]'. [/home/rafa/07-latch-flipflop/07-latch-flipflop.srcs/constrs_1/new/Nexys4_Master.xdc:24]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rafa/07-latch-flipflop/07-latch-flipflop.srcs/constrs_1/new/Nexys4_Master.xdc:24]
WARNING: [Vivado 12-584] No ports matched 'SW[6]'. [/home/rafa/07-latch-flipflop/07-latch-flipflop.srcs/constrs_1/new/Nexys4_Master.xdc:25]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rafa/07-latch-flipflop/07-latch-flipflop.srcs/constrs_1/new/Nexys4_Master.xdc:25]
WARNING: [Vivado 12-584] No ports matched 'SW[7]'. [/home/rafa/07-latch-flipflop/07-latch-flipflop.srcs/constrs_1/new/Nexys4_Master.xdc:27]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rafa/07-latch-flipflop/07-latch-flipflop.srcs/constrs_1/new/Nexys4_Master.xdc:27]
WARNING: [Vivado 12-584] No ports matched 'SW[7]'. [/home/rafa/07-latch-flipflop/07-latch-flipflop.srcs/constrs_1/new/Nexys4_Master.xdc:28]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rafa/07-latch-flipflop/07-latch-flipflop.srcs/constrs_1/new/Nexys4_Master.xdc:28]
WARNING: [Vivado 12-584] No ports matched 'SW[8]'. [/home/rafa/07-latch-flipflop/07-latch-flipflop.srcs/constrs_1/new/Nexys4_Master.xdc:30]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rafa/07-latch-flipflop/07-latch-flipflop.srcs/constrs_1/new/Nexys4_Master.xdc:30]
WARNING: [Vivado 12-584] No ports matched 'SW[8]'. [/home/rafa/07-latch-flipflop/07-latch-flipflop.srcs/constrs_1/new/Nexys4_Master.xdc:31]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rafa/07-latch-flipflop/07-latch-flipflop.srcs/constrs_1/new/Nexys4_Master.xdc:31]
WARNING: [Vivado 12-584] No ports matched 'SW[9]'. [/home/rafa/07-latch-flipflop/07-latch-flipflop.srcs/constrs_1/new/Nexys4_Master.xdc:33]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rafa/07-latch-flipflop/07-latch-flipflop.srcs/constrs_1/new/Nexys4_Master.xdc:33]
WARNING: [Vivado 12-584] No ports matched 'SW[9]'. [/home/rafa/07-latch-flipflop/07-latch-flipflop.srcs/constrs_1/new/Nexys4_Master.xdc:34]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rafa/07-latch-flipflop/07-latch-flipflop.srcs/constrs_1/new/Nexys4_Master.xdc:34]
WARNING: [Vivado 12-584] No ports matched 'SW[10]'. [/home/rafa/07-latch-flipflop/07-latch-flipflop.srcs/constrs_1/new/Nexys4_Master.xdc:36]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rafa/07-latch-flipflop/07-latch-flipflop.srcs/constrs_1/new/Nexys4_Master.xdc:36]
WARNING: [Vivado 12-584] No ports matched 'SW[10]'. [/home/rafa/07-latch-flipflop/07-latch-flipflop.srcs/constrs_1/new/Nexys4_Master.xdc:37]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rafa/07-latch-flipflop/07-latch-flipflop.srcs/constrs_1/new/Nexys4_Master.xdc:37]
WARNING: [Vivado 12-584] No ports matched 'SW[11]'. [/home/rafa/07-latch-flipflop/07-latch-flipflop.srcs/constrs_1/new/Nexys4_Master.xdc:39]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rafa/07-latch-flipflop/07-latch-flipflop.srcs/constrs_1/new/Nexys4_Master.xdc:39]
WARNING: [Vivado 12-584] No ports matched 'SW[11]'. [/home/rafa/07-latch-flipflop/07-latch-flipflop.srcs/constrs_1/new/Nexys4_Master.xdc:40]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rafa/07-latch-flipflop/07-latch-flipflop.srcs/constrs_1/new/Nexys4_Master.xdc:40]
WARNING: [Vivado 12-584] No ports matched 'SW[12]'. [/home/rafa/07-latch-flipflop/07-latch-flipflop.srcs/constrs_1/new/Nexys4_Master.xdc:42]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rafa/07-latch-flipflop/07-latch-flipflop.srcs/constrs_1/new/Nexys4_Master.xdc:42]
WARNING: [Vivado 12-584] No ports matched 'SW[12]'. [/home/rafa/07-latch-flipflop/07-latch-flipflop.srcs/constrs_1/new/Nexys4_Master.xdc:43]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rafa/07-latch-flipflop/07-latch-flipflop.srcs/constrs_1/new/Nexys4_Master.xdc:43]
WARNING: [Vivado 12-584] No ports matched 'SW[13]'. [/home/rafa/07-latch-flipflop/07-latch-flipflop.srcs/constrs_1/new/Nexys4_Master.xdc:45]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rafa/07-latch-flipflop/07-latch-flipflop.srcs/constrs_1/new/Nexys4_Master.xdc:45]
WARNING: [Vivado 12-584] No ports matched 'SW[13]'. [/home/rafa/07-latch-flipflop/07-latch-flipflop.srcs/constrs_1/new/Nexys4_Master.xdc:46]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rafa/07-latch-flipflop/07-latch-flipflop.srcs/constrs_1/new/Nexys4_Master.xdc:46]
WARNING: [Vivado 12-584] No ports matched 'SW[14]'. [/home/rafa/07-latch-flipflop/07-latch-flipflop.srcs/constrs_1/new/Nexys4_Master.xdc:48]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rafa/07-latch-flipflop/07-latch-flipflop.srcs/constrs_1/new/Nexys4_Master.xdc:48]
WARNING: [Vivado 12-584] No ports matched 'SW[14]'. [/home/rafa/07-latch-flipflop/07-latch-flipflop.srcs/constrs_1/new/Nexys4_Master.xdc:49]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rafa/07-latch-flipflop/07-latch-flipflop.srcs/constrs_1/new/Nexys4_Master.xdc:49]
WARNING: [Vivado 12-584] No ports matched 'SW[15]'. [/home/rafa/07-latch-flipflop/07-latch-flipflop.srcs/constrs_1/new/Nexys4_Master.xdc:51]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rafa/07-latch-flipflop/07-latch-flipflop.srcs/constrs_1/new/Nexys4_Master.xdc:51]
WARNING: [Vivado 12-584] No ports matched 'SW[15]'. [/home/rafa/07-latch-flipflop/07-latch-flipflop.srcs/constrs_1/new/Nexys4_Master.xdc:52]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rafa/07-latch-flipflop/07-latch-flipflop.srcs/constrs_1/new/Nexys4_Master.xdc:52]
WARNING: [Vivado 12-584] No ports matched 'BTN[0]'. [/home/rafa/07-latch-flipflop/07-latch-flipflop.srcs/constrs_1/new/Nexys4_Master.xdc:59]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rafa/07-latch-flipflop/07-latch-flipflop.srcs/constrs_1/new/Nexys4_Master.xdc:59]
WARNING: [Vivado 12-584] No ports matched 'BTN[0]'. [/home/rafa/07-latch-flipflop/07-latch-flipflop.srcs/constrs_1/new/Nexys4_Master.xdc:60]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rafa/07-latch-flipflop/07-latch-flipflop.srcs/constrs_1/new/Nexys4_Master.xdc:60]
WARNING: [Vivado 12-584] No ports matched 'BTN[1]'. [/home/rafa/07-latch-flipflop/07-latch-flipflop.srcs/constrs_1/new/Nexys4_Master.xdc:62]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rafa/07-latch-flipflop/07-latch-flipflop.srcs/constrs_1/new/Nexys4_Master.xdc:62]
WARNING: [Vivado 12-584] No ports matched 'BTN[1]'. [/home/rafa/07-latch-flipflop/07-latch-flipflop.srcs/constrs_1/new/Nexys4_Master.xdc:63]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rafa/07-latch-flipflop/07-latch-flipflop.srcs/constrs_1/new/Nexys4_Master.xdc:63]
WARNING: [Vivado 12-584] No ports matched 'BTN[2]'. [/home/rafa/07-latch-flipflop/07-latch-flipflop.srcs/constrs_1/new/Nexys4_Master.xdc:65]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rafa/07-latch-flipflop/07-latch-flipflop.srcs/constrs_1/new/Nexys4_Master.xdc:65]
WARNING: [Vivado 12-584] No ports matched 'BTN[2]'. [/home/rafa/07-latch-flipflop/07-latch-flipflop.srcs/constrs_1/new/Nexys4_Master.xdc:66]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rafa/07-latch-flipflop/07-latch-flipflop.srcs/constrs_1/new/Nexys4_Master.xdc:66]
WARNING: [Vivado 12-584] No ports matched 'BTN[3]'. [/home/rafa/07-latch-flipflop/07-latch-flipflop.srcs/constrs_1/new/Nexys4_Master.xdc:68]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rafa/07-latch-flipflop/07-latch-flipflop.srcs/constrs_1/new/Nexys4_Master.xdc:68]
WARNING: [Vivado 12-584] No ports matched 'BTN[3]'. [/home/rafa/07-latch-flipflop/07-latch-flipflop.srcs/constrs_1/new/Nexys4_Master.xdc:69]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rafa/07-latch-flipflop/07-latch-flipflop.srcs/constrs_1/new/Nexys4_Master.xdc:69]
WARNING: [Vivado 12-584] No ports matched 'LED[0]'. [/home/rafa/07-latch-flipflop/07-latch-flipflop.srcs/constrs_1/new/Nexys4_Master.xdc:75]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rafa/07-latch-flipflop/07-latch-flipflop.srcs/constrs_1/new/Nexys4_Master.xdc:75]
WARNING: [Vivado 12-584] No ports matched 'LED[0]'. [/home/rafa/07-latch-flipflop/07-latch-flipflop.srcs/constrs_1/new/Nexys4_Master.xdc:76]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rafa/07-latch-flipflop/07-latch-flipflop.srcs/constrs_1/new/Nexys4_Master.xdc:76]
WARNING: [Vivado 12-584] No ports matched 'LED[1]'. [/home/rafa/07-latch-flipflop/07-latch-flipflop.srcs/constrs_1/new/Nexys4_Master.xdc:78]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rafa/07-latch-flipflop/07-latch-flipflop.srcs/constrs_1/new/Nexys4_Master.xdc:78]
WARNING: [Vivado 12-584] No ports matched 'LED[1]'. [/home/rafa/07-latch-flipflop/07-latch-flipflop.srcs/constrs_1/new/Nexys4_Master.xdc:79]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rafa/07-latch-flipflop/07-latch-flipflop.srcs/constrs_1/new/Nexys4_Master.xdc:79]
WARNING: [Vivado 12-584] No ports matched 'LED[2]'. [/home/rafa/07-latch-flipflop/07-latch-flipflop.srcs/constrs_1/new/Nexys4_Master.xdc:81]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rafa/07-latch-flipflop/07-latch-flipflop.srcs/constrs_1/new/Nexys4_Master.xdc:81]
WARNING: [Vivado 12-584] No ports matched 'LED[2]'. [/home/rafa/07-latch-flipflop/07-latch-flipflop.srcs/constrs_1/new/Nexys4_Master.xdc:82]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rafa/07-latch-flipflop/07-latch-flipflop.srcs/constrs_1/new/Nexys4_Master.xdc:82]
WARNING: [Vivado 12-584] No ports matched 'LED[3]'. [/home/rafa/07-latch-flipflop/07-latch-flipflop.srcs/constrs_1/new/Nexys4_Master.xdc:84]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rafa/07-latch-flipflop/07-latch-flipflop.srcs/constrs_1/new/Nexys4_Master.xdc:84]
WARNING: [Vivado 12-584] No ports matched 'LED[3]'. [/home/rafa/07-latch-flipflop/07-latch-flipflop.srcs/constrs_1/new/Nexys4_Master.xdc:85]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rafa/07-latch-flipflop/07-latch-flipflop.srcs/constrs_1/new/Nexys4_Master.xdc:85]
WARNING: [Vivado 12-584] No ports matched 'LED[4]'. [/home/rafa/07-latch-flipflop/07-latch-flipflop.srcs/constrs_1/new/Nexys4_Master.xdc:87]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rafa/07-latch-flipflop/07-latch-flipflop.srcs/constrs_1/new/Nexys4_Master.xdc:87]
WARNING: [Vivado 12-584] No ports matched 'LED[4]'. [/home/rafa/07-latch-flipflop/07-latch-flipflop.srcs/constrs_1/new/Nexys4_Master.xdc:88]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rafa/07-latch-flipflop/07-latch-flipflop.srcs/constrs_1/new/Nexys4_Master.xdc:88]
WARNING: [Vivado 12-584] No ports matched 'LED[5]'. [/home/rafa/07-latch-flipflop/07-latch-flipflop.srcs/constrs_1/new/Nexys4_Master.xdc:90]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rafa/07-latch-flipflop/07-latch-flipflop.srcs/constrs_1/new/Nexys4_Master.xdc:90]
WARNING: [Vivado 12-584] No ports matched 'LED[5]'. [/home/rafa/07-latch-flipflop/07-latch-flipflop.srcs/constrs_1/new/Nexys4_Master.xdc:91]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rafa/07-latch-flipflop/07-latch-flipflop.srcs/constrs_1/new/Nexys4_Master.xdc:91]
WARNING: [Vivado 12-584] No ports matched 'LED[6]'. [/home/rafa/07-latch-flipflop/07-latch-flipflop.srcs/constrs_1/new/Nexys4_Master.xdc:93]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rafa/07-latch-flipflop/07-latch-flipflop.srcs/constrs_1/new/Nexys4_Master.xdc:93]
WARNING: [Vivado 12-584] No ports matched 'LED[6]'. [/home/rafa/07-latch-flipflop/07-latch-flipflop.srcs/constrs_1/new/Nexys4_Master.xdc:94]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rafa/07-latch-flipflop/07-latch-flipflop.srcs/constrs_1/new/Nexys4_Master.xdc:94]
WARNING: [Vivado 12-584] No ports matched 'LED[7]'. [/home/rafa/07-latch-flipflop/07-latch-flipflop.srcs/constrs_1/new/Nexys4_Master.xdc:96]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rafa/07-latch-flipflop/07-latch-flipflop.srcs/constrs_1/new/Nexys4_Master.xdc:96]
WARNING: [Vivado 12-584] No ports matched 'LED[7]'. [/home/rafa/07-latch-flipflop/07-latch-flipflop.srcs/constrs_1/new/Nexys4_Master.xdc:97]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rafa/07-latch-flipflop/07-latch-flipflop.srcs/constrs_1/new/Nexys4_Master.xdc:97]
WARNING: [Vivado 12-584] No ports matched 'LED[8]'. [/home/rafa/07-latch-flipflop/07-latch-flipflop.srcs/constrs_1/new/Nexys4_Master.xdc:99]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rafa/07-latch-flipflop/07-latch-flipflop.srcs/constrs_1/new/Nexys4_Master.xdc:99]
WARNING: [Vivado 12-584] No ports matched 'LED[8]'. [/home/rafa/07-latch-flipflop/07-latch-flipflop.srcs/constrs_1/new/Nexys4_Master.xdc:100]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rafa/07-latch-flipflop/07-latch-flipflop.srcs/constrs_1/new/Nexys4_Master.xdc:100]
WARNING: [Vivado 12-584] No ports matched 'LED[9]'. [/home/rafa/07-latch-flipflop/07-latch-flipflop.srcs/constrs_1/new/Nexys4_Master.xdc:102]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rafa/07-latch-flipflop/07-latch-flipflop.srcs/constrs_1/new/Nexys4_Master.xdc:102]
WARNING: [Vivado 12-584] No ports matched 'LED[9]'. [/home/rafa/07-latch-flipflop/07-latch-flipflop.srcs/constrs_1/new/Nexys4_Master.xdc:103]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rafa/07-latch-flipflop/07-latch-flipflop.srcs/constrs_1/new/Nexys4_Master.xdc:103]
WARNING: [Vivado 12-584] No ports matched 'LED[10]'. [/home/rafa/07-latch-flipflop/07-latch-flipflop.srcs/constrs_1/new/Nexys4_Master.xdc:105]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rafa/07-latch-flipflop/07-latch-flipflop.srcs/constrs_1/new/Nexys4_Master.xdc:105]
WARNING: [Vivado 12-584] No ports matched 'LED[10]'. [/home/rafa/07-latch-flipflop/07-latch-flipflop.srcs/constrs_1/new/Nexys4_Master.xdc:106]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rafa/07-latch-flipflop/07-latch-flipflop.srcs/constrs_1/new/Nexys4_Master.xdc:106]
WARNING: [Vivado 12-584] No ports matched 'LED[11]'. [/home/rafa/07-latch-flipflop/07-latch-flipflop.srcs/constrs_1/new/Nexys4_Master.xdc:108]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rafa/07-latch-flipflop/07-latch-flipflop.srcs/constrs_1/new/Nexys4_Master.xdc:108]
WARNING: [Vivado 12-584] No ports matched 'LED[11]'. [/home/rafa/07-latch-flipflop/07-latch-flipflop.srcs/constrs_1/new/Nexys4_Master.xdc:109]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rafa/07-latch-flipflop/07-latch-flipflop.srcs/constrs_1/new/Nexys4_Master.xdc:109]
WARNING: [Vivado 12-584] No ports matched 'LED[12]'. [/home/rafa/07-latch-flipflop/07-latch-flipflop.srcs/constrs_1/new/Nexys4_Master.xdc:111]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rafa/07-latch-flipflop/07-latch-flipflop.srcs/constrs_1/new/Nexys4_Master.xdc:111]
WARNING: [Vivado 12-584] No ports matched 'LED[12]'. [/home/rafa/07-latch-flipflop/07-latch-flipflop.srcs/constrs_1/new/Nexys4_Master.xdc:112]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rafa/07-latch-flipflop/07-latch-flipflop.srcs/constrs_1/new/Nexys4_Master.xdc:112]
WARNING: [Vivado 12-584] No ports matched 'LED[13]'. [/home/rafa/07-latch-flipflop/07-latch-flipflop.srcs/constrs_1/new/Nexys4_Master.xdc:114]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rafa/07-latch-flipflop/07-latch-flipflop.srcs/constrs_1/new/Nexys4_Master.xdc:114]
WARNING: [Vivado 12-584] No ports matched 'LED[13]'. [/home/rafa/07-latch-flipflop/07-latch-flipflop.srcs/constrs_1/new/Nexys4_Master.xdc:115]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rafa/07-latch-flipflop/07-latch-flipflop.srcs/constrs_1/new/Nexys4_Master.xdc:115]
WARNING: [Vivado 12-584] No ports matched 'LED[14]'. [/home/rafa/07-latch-flipflop/07-latch-flipflop.srcs/constrs_1/new/Nexys4_Master.xdc:117]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rafa/07-latch-flipflop/07-latch-flipflop.srcs/constrs_1/new/Nexys4_Master.xdc:117]
WARNING: [Vivado 12-584] No ports matched 'LED[14]'. [/home/rafa/07-latch-flipflop/07-latch-flipflop.srcs/constrs_1/new/Nexys4_Master.xdc:118]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rafa/07-latch-flipflop/07-latch-flipflop.srcs/constrs_1/new/Nexys4_Master.xdc:118]
WARNING: [Vivado 12-584] No ports matched 'LED[15]'. [/home/rafa/07-latch-flipflop/07-latch-flipflop.srcs/constrs_1/new/Nexys4_Master.xdc:120]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rafa/07-latch-flipflop/07-latch-flipflop.srcs/constrs_1/new/Nexys4_Master.xdc:120]
WARNING: [Vivado 12-584] No ports matched 'LED[15]'. [/home/rafa/07-latch-flipflop/07-latch-flipflop.srcs/constrs_1/new/Nexys4_Master.xdc:121]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rafa/07-latch-flipflop/07-latch-flipflop.srcs/constrs_1/new/Nexys4_Master.xdc:121]
Finished Parsing XDC File [/home/rafa/07-latch-flipflop/07-latch-flipflop.srcs/constrs_1/new/Nexys4_Master.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

---------------------------------------------------------------------------------
Start RTL Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1008.902 ; gain = 377.211
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1008.902 ; gain = 377.211
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1008.902 ; gain = 377.211
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'q_reg' [/home/rafa/07-latch-flipflop/07-latch-flipflop.srcs/sources_1/alu.vhd:21]

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module mux 
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Workers Ready, Starting Parallel Section  : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1016.906 ; gain = 385.215
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1016.906 ; gain = 385.215
---------------------------------------------------------------------------------
Finished Parallel Reinfer  : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1016.906 ; gain = 385.215
---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1032.922 ; gain = 401.230
---------------------------------------------------------------------------------
Finished Parallel Area Opt  : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1032.922 ; gain = 401.230
Finished Parallel Section  : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1032.922 ; gain = 401.230
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 1081.926 ; gain = 450.234
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 1081.926 ; gain = 450.234
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 1091.938 ; gain = 460.246
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:41 ; elapsed = 00:00:42 . Memory (MB): peak = 1091.938 ; gain = 460.246
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:41 ; elapsed = 00:00:42 . Memory (MB): peak = 1091.938 ; gain = 460.246
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT1 |     1|
|3     |LDC  |     1|
|4     |IBUF |     3|
|5     |OBUF |     1|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |     7|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:41 ; elapsed = 00:00:42 . Memory (MB): peak = 1091.938 ; gain = 460.246
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Complete : Time (s): cpu = 00:00:41 ; elapsed = 00:00:42 . Memory (MB): peak = 1091.938 ; gain = 460.246
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  LDC => LDCE: 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
11 Infos, 73 Warnings, 72 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:40 ; elapsed = 00:00:40 . Memory (MB): peak = 1097.938 ; gain = 365.117
# write_checkpoint mux.dcp
# report_utilization -file mux_utilization_synth.rpt -pb mux_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.21 . Memory (MB): peak = 1097.941 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Sep 24 16:23:23 2014...
