<?xml version="1.0" encoding="UTF-8"?>
<preferences>
 <debug showDebugMenu="0" />
 <window width="1920" height="1014" x="0" y="28" />
 <generation path="" simulation="VERILOG" />
 <hdlexample language="VERILOG" />
 <library expandedCategories="Project,Library,Existing IP Variants" />
 <systemtable filter="All Interfaces">
  <columns>
   <connections preferredWidth="143" />
  </columns>
 </systemtable>
</preferences>
