                          CONFORMAL (R)
                   Version 20.10-p100 (01-May-2020) (64 bit executable)
   Copyright (c) Cadence Design Systems, Inc., 1997-2019. All Rights Reserved


This program is proprietary and confidential information belonging to
Cadence Design Systems, Inc., and may be used and disclosed only as authorized
in a license agreement controlling such use and disclosure.

// Warning: This version is 2080 days old. You can download the latest version from http://downloads.cadence.com.

0
// Command: usage -auto -elapse
// Command: usage -auto -elapse
CPU time     : 0.79    seconds
Elapse time  : 2       seconds
Memory usage : 251.50  M bytes
0
// Command: set_verification_information fv_map_finalv_db
// Command: set_verification_information fv_map_finalv_db
// Note: Verification information fv_map_finalv_db does not exist. New directory created.
// Verification information is set to /home/arpit23132/Desktop/RISCV_Final/fv_map_finalv_db.
// Advanced reporting is enabled and the output is written to /home/arpit23132/Desktop/RISCV_Final/fv_map_finalv_db
0
// Command: read_implementation_information fv/picorv32 -golden fv_map -revised finalv
// Command: read_implementation_information fv/picorv32 -golden fv_map -revised finalv
// Reading implementation information from fv/picorv32 ...
================================================================================
          Information Category                         Count
--------------------------------------------------------------------------------
     Sequential instance phase                          3154
       Sequential optimization                             0
        Sequential duplication                             0
         Boundary optimization                             0
            Synthesis equation                             0
    Combinational loop breaker                             0
                       Mapping                             0
================================================================================
// Note: Read implementation information successfully.
0
// Command: set_parallel_option -threads 1,4 -norelease_license
// Command: set_parallel_option -threads 1,4 -norelease_license
// Number of threads is set to 1,4.
0
// Command: set_compare_options -threads 1,4
// Command: set_compare_options -threads 1,4
Set computing threads of compare to 1,4.
0
// Command: set env(RC_VERSION)     "19.13-s073_1"
19.13-s073_1
// Command: set env(CDN_SYNTH_ROOT) "/cadence/GENUS191/tools.lnx86"
/cadence/GENUS191/tools.lnx86
// Command: set CDN_SYNTH_ROOT      "/cadence/GENUS191/tools.lnx86"
/cadence/GENUS191/tools.lnx86
// Command: set env(CW_DIR) "/cadence/GENUS191/tools.lnx86/lib/chipware"
/cadence/GENUS191/tools.lnx86/lib/chipware
// Command: set CW_DIR      "/cadence/GENUS191/tools.lnx86/lib/chipware"
/cadence/GENUS191/tools.lnx86/lib/chipware
// Command: set_undefined_cell black_box -noascend -both
// Command: set_undefined_cell black_box -noascend -both
0
// Command: add_search_path . /home/arpit23132/Desktop/RISCV_Final -library -both
// Command: add_search_path . /home/arpit23132/Desktop/RISCV_Final -library -both
0
// Command: read_library -liberty -both /home/arpit23132/Desktop/RISCV_Final/slow.lib /home/arpit23132/Desktop/RISCV_Final/slow.lib
// Command: read_library -liberty -both /home/arpit23132/Desktop/RISCV_Final/slow.lib /home/arpit23132/Desktop/RISCV_Final/slow.lib
// Parsing file /home/arpit23132/Desktop/RISCV_Final/slow.lib ...
// Parsing file /home/arpit23132/Desktop/RISCV_Final/slow.lib ...
// Warning: (RTL9.16) Duplicated operating_condition, the second one is ignored (occurrence:1)
// Warning: (RTL9.17) Cell doesn't have any output pins or all output pins are undriven (blackboxed) (occurrence:2)
// Note: (RTL9.26) Liberty pin with internal_node use default input_map (occurrence:32)
// Warning: (IGN3.2) Duplicate modules/entities are detected. Subsequent modules/entities are ignored (occurrence:479)
// Note: Read Liberty library successfully
0
CPU time     : 1.27    seconds
Elapse time  : 3       seconds
Memory usage : 281.04  M bytes
// Command: read_design -verilog95   -golden -lastmod -noelab fv/picorv32/fv_map.v.gz
// Command: read_design -verilog95 -golden -lastmod -noelab fv/picorv32/fv_map.v.gz
// Parsing file fv/picorv32/fv_map.v.gz ...
0
CPU time     : 1.44    seconds
Elapse time  : 3       seconds
Memory usage : 292.95  M bytes
// Command: elaborate_design -golden -root {picorv32}
// Command: elaborate_design -golden -root picorv32
// Golden root module is set to 'picorv32'
// Warning: (RTL14) Signal has input but it has no output (occurrence:51)
// Warning: (HRC3.10a) An input port is declared, but it is not completely used in the module (occurrence:67)
0
CPU time     : 1.54    seconds
Elapse time  : 3       seconds
Memory usage : 291.06  M bytes
// Command: read_design -verilog95   -revised -lastmod -noelab final.v
// Command: read_design -verilog95 -revised -lastmod -noelab final.v
// Parsing file final.v ...
0
CPU time     : 1.69    seconds
Elapse time  : 3       seconds
Memory usage : 297.84  M bytes
// Command: elaborate_design -revised -root {picorv32}
// Command: elaborate_design -revised -root picorv32
// Revised root module is set to 'picorv32'
// Warning: (RTL14) Signal has input but it has no output (occurrence:51)
// Warning: (HRC3.10a) An input port is declared, but it is not completely used in the module (occurrence:67)
0
CPU time     : 1.82    seconds
Elapse time  : 4       seconds
Memory usage : 296.67  M bytes
// Command: report_design_data
// Command: report_design_data
============================================
Summary           Golden         Revised
============================================
Design-modules         1               1
Library-cells       6226            6220
============================================
Primitives      Golden              Revised
============================================
INPUT              102                  102
OUTPUT             307                  307
--------------------------------------------
AND        *      6073                 6079
DFF               1577                 1577
INV               2116                 2116
NAND       *      1584                 1580
NOR        *      2205                 2202
OR         *      1897                 1898
XNOR                15                   15
XOR                 21                   21
--------------------------------------------
Total            15488                15488

0
// Command: report_black_box
// Command: report_black_box
0
// Command: set_flatten_model -seq_constant
// Command: set_flatten_model -seq_constant
0
// Command: set_flatten_model -seq_constant_x_to 0
// Command: set_flatten_model -seq_constant_x_to 0
0
// Command: set_flatten_model -nodff_to_dlat_zero
// Command: set_flatten_model -nodff_to_dlat_zero
0
// Command: set_flatten_model -nodff_to_dlat_feedback
// Command: set_flatten_model -nodff_to_dlat_feedback
0
// Command: set_flatten_model -hier_seq_merge
// Command: set_flatten_model -hier_seq_merge
0
// Command: set_analyze_option -auto -report_map
// Command: set_analyze_option -auto -report_map
0
// Command: set_system_mode lec
// Command: set_system_mode lec
// Processing Golden ...
// Modeling Golden ...
// Processing Revised ...
// Modeling Revised ...
// Balanced modeling (auto) mapped 3154 out of 3154 DFF/DLATs
CPU time     : 2.68    seconds
Elapse time  : 5       seconds
Memory usage : 331.84  M bytes
// Mapping key points ...
================================================================================
Mapped points: SYSTEM class
--------------------------------------------------------------------------------
Mapped points     PI     PO     DFF       Total   
--------------------------------------------------------------------------------
Golden            102    307    1577      1986    
--------------------------------------------------------------------------------
Revised           102    307    1577      1986    
================================================================================
CPU time     : 3.07    seconds
Elapse time  : 5       seconds
Memory usage : 331.84  M bytes
// Running automatic setup...
================================================================================
Mapped points: SYSTEM class
--------------------------------------------------------------------------------
Mapped points     PI     PO     DFF       Total   
--------------------------------------------------------------------------------
Golden            102    307    1577      1986    
--------------------------------------------------------------------------------
Revised           102    307    1577      1986    
================================================================================
// Automatic setup finished.
0
CPU time     : 3.54    seconds
Elapse time  : 5       seconds
Memory usage : 331.84  M bytes
// Command: report_unmapped_points -summary
// Command: report_unmapped_points -summary
There is no unmapped point
0
// Command: report_unmapped_points -notmapped
// Command: report_unmapped_points -notmapped
There is no unmapped point
0
// Command: add_compared_points -all
// Command: add_compared_points -all
// 1884 compared points added to compare list
0
// Command: compare
// Command: compare
================================================================================
Compared points      PO     DFF       Total   
--------------------------------------------------------------------------------
Equivalent           307    1577      1884    
================================================================================
0
CPU time     : 5.74    seconds
Elapse time  : 13      seconds
Memory usage : 414.30  M bytes
// Command: report_compare_data -class nonequivalent -class abort -class notcompared
// Command: report_compare_data -class nonequivalent -class abort -class notcompared
0 Non-equivalent point(s) reported
0 Abort point(s) reported
0 Not-compared point(s) reported
0 compared point(s) reported
================================================================================
Compared points      PO     DFF       Total   
--------------------------------------------------------------------------------
Equivalent           307    1577      1884    
================================================================================
0
// Command: report_verification -verbose
// Command: report_verification -verbose
================================================================================
                            Verification Report
--------------------------------------------------------------------------------
Category                                                                  Count
--------------------------------------------------------------------------------
1. Non-standard modeling options used:                                      0
     Tri-stated output:                                        checked
     Revised X signals set to E:                               yes
     Floating signals tied to Z:                               yes
     Command "add clock" for clock-gating:                     not used
--------------------------------------------------------------------------------
2. Incomplete verification:                                                 0
     All primary outputs are mapped:                           yes
     Not-mapped DFF/DLAT is detected:                          no
     All mapped points are added as compare points:            yes
     All compared points are compared:                         yes
     User added black box:                                     no
     Black box mapped with different module name:              no
     Empty module is not black boxed:                          no
     Command "add ignore outputs" used:                        no
     Always false constraints detected:                        no
--------------------------------------------------------------------------------
3. User modification to design:                                             0
     Change gate type:                                         no
     Change wire:                                              no
     Primary input added by user:                              no
--------------------------------------------------------------------------------
4. Conformal Constraint Designer clock domain crossing checks recommended:  0
     Multiple clocks in the design:                            no
--------------------------------------------------------------------------------
5. Design ambiguity:                                                        1
     Duplicate module definition:                              yes *
     Black box due to undefined cells:                         no
     Golden design has abnormal ratio of unreachable gates:    no
     Ratio of golden unreachable gates:                        0%
     Revised design has abnormal ratio of unreachable gates:   no
     Ratio of revised unreachable gates:                       0%
     All primary input bus ordering is consistent:             yes
     All primary output bus ordering is consistent:            yes
     DFF/DLAT not compared due to disabled clock port(s):        0
--------------------------------------------------------------------------------
6. Compare Results:                                                        PASS
     Number of EQ compare points:                              1884
     Number of NON-EQ compare points:                          0
     Number of Aborted compare points:                         0
     Number of Uncompared compare points :                     0
================================================================================
pass
// Command: report_statistics
// Command: report_statistics
Mapping and compare statistics
================================================================================
                     Compare Result       Golden            Revised
--------------------------------------------------------------------------------
Root module name                          picorv32          picorv32          

Primary inputs                               102                102
   Mapped                                    102                102

Primary outputs                              307                307
   Mapped                                    307                307
      Equivalent                307

State key points                            1577               1577
   Mapped                                   1577               1577
      Equivalent               1577
================================================================================
0
// Command: if {![is_pass]} {
//              error "// ERROR: Compare was not equivalent."
//          }
// Command: write_verification_information
// Command: write_verification_information
// Verification information is written to fv_map_finalv_db.
0
// Command: report_verification_information
// Command: report_verification_information
// Generating reports on verification information at /home/arpit23132/Desktop/RISCV_Final/fv_map_finalv_db...
LEC run scores:
================================================================================
Step                Score     Range          
--------------------------------------------------------------------------------
result_status       10        10             
runtime             10        10             
mapping             10        10             
sequential_constant 5         10             
sequential_merge    5         10             
sequential_phase    10        10             
datapath_analysis   5         10             
combinational_loop  5         10             
mismatch_detection  5         10             
overall             65        90             
================================================================================
LEC results versus attributes:
================================================================================
Attribute           Total     Inconsistency  Combined Table                
--------------------------------------------------------------------------------
sequential_constant 0         0                                            
sequential_merge    0         0                                            
sequential_phase    1577      0              sequential_phase.json         
================================================================================
The tables can be viewed directly using web interface.
// Done with reporting verification information.
0
// Command: set lec_version_required "18.20330"
18.20330
// Command: if {$lec_version >= $lec_version_required} {
//              report_implementation_information
//          }
// Command: report_implementation_information
// Reporting implementation information...
// Information summary:
================================================================================
        Information Category     Total      Used    Unused  Rejected     Abort
--------------------------------------------------------------------------------
   Sequential instance phase      3154      3154         0         0         0
         Sequential constant         0         0         0         0         0
            Sequential merge         0         0         0         0         0
      Sequential unreachable         0         0         0         0         0
      Sequential duplication         0         0         0         0         0
       Boundary optimization         0         0         0         0         0
          Synthesis equation         0         0         0         0         0
  Combinational loop breaker         0         0         0         0         0
================================================================================
0
// Command: reset
// Command: reset
// Warning: Reset the system and deleting all design data
// Warning: Existing golden design has been deleted
// Warning: Existing golden library has been deleted
// Warning: Existing revised design has been deleted
// Warning: Existing revised library has been deleted
0
CPU time     : 6.11    seconds
Elapse time  : 14      seconds
Memory usage : 415.05  M bytes
// Command: set_verification_information rtl_fv_map_db
// Command: set_verification_information rtl_fv_map_db
// Note: Verification information rtl_fv_map_db does not exist. New directory created.
// Verification information is set to /home/arpit23132/Desktop/RISCV_Final/rtl_fv_map_db.
// Advanced reporting is enabled and the output is written to /home/arpit23132/Desktop/RISCV_Final/rtl_fv_map_db
0
// Command: read_implementation_information fv/picorv32 -revised fv_map
// Command: read_implementation_information fv/picorv32 -revised fv_map
// Reading implementation information from fv/picorv32 ...
================================================================================
          Information Category                         Count
--------------------------------------------------------------------------------
     Sequential instance phase                          1577
       Sequential optimization                           189
        Sequential duplication                             0
         Boundary optimization                             0
            Synthesis equation                             0
    Combinational loop breaker                             0
                       Mapping                             0
================================================================================
// Note: Read implementation information successfully.
0
// Command: set_parallel_option -threads 1,4 -norelease_license
// Command: set_parallel_option -threads 1,4 -norelease_license
// Number of threads is set to 1,4.
0
// Command: set_compare_options -threads 1,4
// Command: set_compare_options -threads 1,4
// Warning: Computing threads was set to 1,4 and will be overwritten.
Set computing threads of compare to 1,4.
0
// Command: set env(RC_VERSION)     "19.13-s073_1"
19.13-s073_1
// Command: set env(CDN_SYNTH_ROOT) "/cadence/GENUS191/tools.lnx86"
/cadence/GENUS191/tools.lnx86
// Command: set CDN_SYNTH_ROOT      "/cadence/GENUS191/tools.lnx86"
/cadence/GENUS191/tools.lnx86
// Command: set env(CW_DIR) "/cadence/GENUS191/tools.lnx86/lib/chipware"
/cadence/GENUS191/tools.lnx86/lib/chipware
// Command: set CW_DIR      "/cadence/GENUS191/tools.lnx86/lib/chipware"
/cadence/GENUS191/tools.lnx86/lib/chipware
// Command: set_undefined_cell black_box -noascend -both
// Command: set_undefined_cell black_box -noascend -both
0
// Command: add_search_path . /home/arpit23132/Desktop/RISCV_Final -library -both
// Command: add_search_path . /home/arpit23132/Desktop/RISCV_Final -library -both
0
// Command: read_library -liberty -both /home/arpit23132/Desktop/RISCV_Final/slow.lib /home/arpit23132/Desktop/RISCV_Final/slow.lib
// Command: read_library -liberty -both /home/arpit23132/Desktop/RISCV_Final/slow.lib /home/arpit23132/Desktop/RISCV_Final/slow.lib
// Parsing file /home/arpit23132/Desktop/RISCV_Final/slow.lib ...
// Parsing file /home/arpit23132/Desktop/RISCV_Final/slow.lib ...
// Warning: (RTL9.16) Duplicated operating_condition, the second one is ignored (occurrence:1)
// Warning: (RTL9.17) Cell doesn't have any output pins or all output pins are undriven (blackboxed) (occurrence:2)
// Note: (RTL9.26) Liberty pin with internal_node use default input_map (occurrence:32)
// Warning: (IGN3.2) Duplicate modules/entities are detected. Subsequent modules/entities are ignored (occurrence:479)
// Note: Read Liberty library successfully
0
CPU time     : 6.77    seconds
Elapse time  : 15      seconds
Memory usage : 415.05  M bytes
// Command: set_undriven_signal 0 -golden
// Command: set_undriven_signal 0 -golden
0
// Command: set_naming_style rc -golden
// Command: set_naming_style rc -golden
0
// Command: set_naming_rule "%s\[%d\]" -instance_array -golden
// Command: set_naming_rule %s[%d] -instance_array -golden
0
// Command: set_naming_rule "%s_reg" -register -golden
// Command: set_naming_rule %s_reg -register -golden
0
// Command: set_naming_rule "%L.%s" "%L\[%d\].%s" "%s" -instance -golden
// Command: set_naming_rule %L.%s %L[%d].%s %s -instance -golden
0
// Command: set_naming_rule "%L.%s" "%L\[%d\].%s" "%s" -variable -golden
// Command: set_naming_rule %L.%s %L[%d].%s %s -variable -golden
0
// Command: set lec_version_required "17.10200"
17.10200
// Command: if {$lec_version >= $lec_version_required} {
//              set_naming_rule -ungroup_separator {_} -golden
//          }
// Command: set_naming_rule -ungroup_separator _ -golden
0
// Command: set lec_version_required "17.20301"
17.20301
// Command: if {$lec_version >= $lec_version_required} {
//              set_hdl_options -const_port_extend
//          }
// Command: set_hdl_options -const_port_extend
0
// Command: set_hdl_options -VERILOG_INCLUDE_DIR "incdir:sep:src:cwd"
// Command: set_hdl_options -VERILOG_INCLUDE_DIR incdir:sep:src:cwd
0
// Command: add_search_path . -design -golden
// Command: add_search_path . -design -golden
0
// Command: read_design  -define "ENABLE_IRQ=0" -define "ENABLE_TRACE=0" -define "ENABLE_PCPI=0" -define SYNTHESIS  -merge bbox -golden -lastmod -noelab -verilog2k  picorv32.v
// Command: read_design -define ENABLE_IRQ=0 -define ENABLE_TRACE=0 -define ENABLE_PCPI=0 -define SYNTHESIS -merge bbox -golden -lastmod -noelab -verilog2k picorv32.v
// Parsing file picorv32.v ...
0
// Command: elaborate_design -golden -root {picorv32} -rootonly -rootonly  
// Command: elaborate_design -golden -root picorv32 -rootonly -rootonly
// Golden root module is set to 'picorv32'
// Warning: (RTL1.2) Variable/signal is assigned by multiple non-blocking assignments (occurrence:32)
// Warning: (RTL1.4) Assignment with LHS bit width is greater than RHS bit width (occurrence:7)
// Warning: (RTL1.5a) Assignment with RHS bit width is greater than LHS bit width (occurrence:5)
// Warning: (RTL1.5b) Potential loss of RHS msb or carry-out bit (occurrence:1)
// Warning: (RTL1.6) Blocking assignment is in sequential always block (occurrence:3)
// Warning: (RTL2.2) Variable is referenced but never assigned (occurrence:1)
// Warning: (RTL5.1) Overlapped case items are in parallel case statement (occurrence:14)
// Warning: (RTL5.3) Case expressions/items are resized (occurrence:2)
// Note: (RTL5.4) Partial case items are in full case statement (occurrence:9)
// Warning: (RTL7.10a) Comparison with different data sizes (occurrence:6)
// Warning: (RTL7.11) Implicit signed expression is converted to unsigned (occurrence:1)
// Warning: (RTL7.13) Logical operator is applied to multiple-bit operand (occurrence:21)
// Warning: (RTL8.3) Unreachable DFF/DLAT is removed (occurrence:598)
// Warning: (RTL14) Signal has input but it has no output (occurrence:372)
// Warning: (RTL14.1) Fanout load of the signal is removed (occurrence:330)
// Warning: (RTL25) Non-automatic task/function (occurrence:1)
// Note: (VLG9.2) The `define macro is used (occurrence:8)
// Warning: (DIR2.1) full_case directive is detected (occurrence:10)
// Warning: (DIR2.2) parallel_case directive is detected (occurrence:16)
// Warning: (DIR4.2) Design includes one or more HDL directives or pragmas that Conformal supports (occurrence:26)
// Warning: (DIR6.1) Ignored compiler directive is detected (occurrence:1)
// Warning: (DIR6.2) Supported compiler directive is detected (occurrence:64)
// Note: (DIR6.3) Conditional compiler directive clause is effective (occurrence:10)
// Warning: (IGN4) Attribute instance(s) are ignored (occurrence:1)
// Warning: (HRC3.10a) An input port is declared, but it is not completely used in the module (occurrence:67)
// Warning: (HRC3.16) A wire is declared, but not used in the module (occurrence:15)
0
CPU time     : 7.10    seconds
Elapse time  : 16      seconds
Memory usage : 426.20  M bytes
// Command: read_design -verilog95   -revised -lastmod -noelab fv/picorv32/fv_map.v.gz
// Command: read_design -verilog95 -revised -lastmod -noelab fv/picorv32/fv_map.v.gz
// Parsing file fv/picorv32/fv_map.v.gz ...
0
CPU time     : 7.26    seconds
Elapse time  : 16      seconds
Memory usage : 436.20  M bytes
// Command: elaborate_design -revised -root {picorv32}
// Command: elaborate_design -revised -root picorv32
// Revised root module is set to 'picorv32'
// Warning: (RTL14) Signal has input but it has no output (occurrence:51)
// Warning: (HRC3.10a) An input port is declared, but it is not completely used in the module (occurrence:67)
0
CPU time     : 7.38    seconds
Elapse time  : 16      seconds
Memory usage : 430.20  M bytes
// Command: uniquify -all -nolib -golden
// Command: uniquify -all -nolib -golden
Uniquified 0 module(s)
0
// Command: report_design_data
// Command: report_design_data
============================================
Summary           Golden         Revised
============================================
Design-modules         6               1
Library-cells        223            6226
============================================
Primitives      Golden              Revised
============================================
INPUT              102                  102
OUTPUT             307                  307
--------------------------------------------
AND        *      6096                 6073
BUF        *        70                    0
DFF        *      1727                 1577
INV        *       185                 2116
MUX        *      3801                    0
NAND       *         0                 1584
NOR        *        92                 2205
OR         *      1266                 1897
WIRE       *        96                    0
XNOR       *        67                   15
XOR        *       570                   21
------ word-level --------------------------
ADD        *         8                    0
EQ         *         1                    0
GE         *         1                    0
LT         *         2                    0
SLL        *         1                    0
SUBTRACT   *         3                    0
WAND       *         4                    0
WMUX       *       148                    0
WOR        *         1                    0
WSEL       *        58                    0
WXOR       *         1                    0
------ don't care --------------------------
X-assignments      815                    0
--------------------------------------------
Total            14785                15488

0
// Command: report_black_box
// Command: report_black_box
0
// Command: set_flatten_model -seq_constant
// Command: set_flatten_model -seq_constant
0
// Command: set_flatten_model -seq_constant_x_to 0
// Command: set_flatten_model -seq_constant_x_to 0
0
// Command: set_flatten_model -nodff_to_dlat_zero
// Command: set_flatten_model -nodff_to_dlat_zero
0
// Command: set_flatten_model -nodff_to_dlat_feedback
// Command: set_flatten_model -nodff_to_dlat_feedback
0
// Command: set_flatten_model -hier_seq_merge
// Command: set_flatten_model -hier_seq_merge
0
// Command: set_flatten_model -balanced_modeling
// Command: set_flatten_model -balanced_modeling
0
// Command: set_analyze_option -auto -report_map
// Command: set_analyze_option -auto -report_map
0
// Command: write_hier_compare_dofile hier_tmp2.lec.do -noexact_pin_match -constraint -usage \
//          -replace -balanced_extraction -input_output_pin_equivalence \
//          -prepend_string "report_design_data; report_unmapped_points -summary; report_unmapped_points -notmapped; analyze_datapath -module -verbose ; eval analyze_datapath $DATAPATH_SOLVER_OPTION -verbose"
// Command: write_hier_compare_dofile hier_tmp2.lec.do -noexact_pin_match -constraint -usage -replace -balanced_extraction -input_output_pin_equivalence -prepend_string {report_design_data; report_unmapped_points -summary; report_unmapped_points -notmapped; analyze_datapath -module -verbose ; eval analyze_datapath -flowgraph -verbose}
// Flattening Golden and Revised designs ...
// Command: usage
CPU time     : 8.39    seconds
Memory usage : 434.45  M bytes
// Starting hierarchical dofile generation ...
// Total Matching Module Instance Pairs =  1
// Module Instantiation Ratio in Golden = 1.00
// Module Instantiation Ratio in Revised = 1.00
// Gathering Instance Boundary Information ...
// Extracting Constraints in Golden...
// Extracting Constraints in Revised...
// Balancing Constraints ...
// Resolving Constraints ...
// Writing hierarchical dofile ...
1 module pairs are written for hierarchical comparison
// Note: For additional reporting on 'not written' modules, see the 'VERBOSE REPORTING'
   section at the end of the hierarchical dofile, or just use the '-verbose' option
   with 'write hier_compare dofile' command
0
CPU time     : 8.85    seconds
Elapse time  : 18      seconds
Memory usage : 438.20  M bytes
// Command: run_hier_compare hier_tmp2.lec.do -dynamic_hierarchy
// Command: run_hier_compare hier_tmp2.lec.do -dynamic_hierarchy
// Running Module picorv32 and picorv32
// Command: set_root_module picorv32 -Golden
// Command: set_root_module picorv32 -Golden
// Warning: Golden root module is already at 'picorv32'
0
// Command: set_root_module picorv32 -Revised
// Command: set_root_module picorv32 -Revised
// Warning: Revised root module is already at 'picorv32'
0
// Command: set_module_property -instance / -Golden
// Command: set_module_property -instance / -Golden
0
// Command: set_module_property -instance / -Revised
// Command: set_module_property -instance / -Revised
0
// Command: report_black_box -NOHidden
// Command: report_black_box -NOHidden
0
// Applying constraints to module boundaries ...
// 106 Golden and 106 Revised pins constrained to constant value
// 67 Golden and 67 Revised pins marked as unreachable
// Command: set_system_mode lec
// Command: set_system_mode lec
// Processing Golden ...
// Modeling Golden ...
// Warning: (F34) Converted 815 X assignment(s) as don't care(s)
// Processing Revised ...
// Modeling Revised ...
// Balanced modeling mapped 3154 out of 3304 DFF/DLATs
// Collected 117 sequential constant(s) via setup info for Golden
// (F18) Converted 145 DFF/DLAT(s) in (G) to ZERO/ONE
// Converted 4 DFF/DLAT(s) in (G) to ZERO/ONE
CPU time     : 9.63    seconds
Elapse time  : 19      seconds
Memory usage : 438.20  M bytes
// Warning: Golden and Revised have different numbers of key points:
// Golden  key points = 2136
// Revised key points = 1986
// Mapping key points ...
// Warning: Golden has 1 unmapped key points
================================================================================
Mapped points: SYSTEM class
--------------------------------------------------------------------------------
Mapped points     PI     PO     DFF       Total   
--------------------------------------------------------------------------------
Golden            102    307    1577      1986    
--------------------------------------------------------------------------------
Revised           102    307    1577      1986    
================================================================================
Unmapped points:
================================================================================
Golden:
--------------------------------------------------------------------------------
Unmapped points   DFF       Total   
--------------------------------------------------------------------------------
Unreachable       149       149     
Not-mapped        1         1       
================================================================================
// Warning: Key point mapping is incomplete
CPU time     : 10.01   seconds
Elapse time  : 19      seconds
Memory usage : 438.20  M bytes
// Running automatic setup...
================================================================================
Mapped points: SYSTEM class
--------------------------------------------------------------------------------
Mapped points     PI     PO     DFF       Total   
--------------------------------------------------------------------------------
Golden            102    307    1577      1986    
--------------------------------------------------------------------------------
Revised           102    307    1577      1986    
================================================================================
Unmapped points:
================================================================================
Golden:
--------------------------------------------------------------------------------
Unmapped points   DFF       Total   
--------------------------------------------------------------------------------
Unreachable       149       149     
Not-mapped        1         1       
================================================================================
// Automatic setup finished.
0
CPU time     : 10.51   seconds
Elapse time  : 20      seconds
Memory usage : 438.20  M bytes
// Command: report_design_data; report_unmapped_points -summary; report_unmapped_points -notmapped; analyze_datapath -module -verbose ; eval analyze_datapath -flowgraph -verbose
// Command: report_design_data
============================================
Summary           Golden         Revised
============================================
Design-modules         6               1
Library-cells        223            6226
============================================
Primitives      Golden              Revised
============================================
INPUT              102                  102
OUTPUT             307                  307
--------------------------------------------
AND        *      6096                 6073
BUF        *        70                    0
DFF        *      1727                 1577
INV        *       185                 2116
MUX        *      3801                    0
NAND       *         0                 1584
NOR        *        92                 2205
OR         *      1266                 1897
WIRE       *        96                    0
XNOR       *        67                   15
XOR        *       570                   21
------ word-level --------------------------
ADD        *         8                    0
EQ         *         1                    0
GE         *         1                    0
LT         *         2                    0
SLL        *         1                    0
SUBTRACT   *         3                    0
WAND       *         4                    0
WMUX       *       148                    0
WOR        *         1                    0
WSEL       *        58                    0
WXOR       *         1                    0
------ don't care --------------------------
X-assignments      815                    0
--------------------------------------------
Total            14785                15488

// Command: report_unmapped_points -summary
================================================================================
Golden:
--------------------------------------------------------------------------------
Unmapped points   DFF       Total   
--------------------------------------------------------------------------------
Unreachable       149       149     
Not-mapped        1         1       
================================================================================
// Command: report_unmapped_points -notmapped
Unmapped point (not-mapped):
  (G)   463   DFF  /is_compare_reg

1 unmapped points reported
================================================================================
Golden:
--------------------------------------------------------------------------------
Unmapped points   DFF       Total   
--------------------------------------------------------------------------------
Not-mapped        1         1       
================================================================================
// Command: analyze_datapath -module -verbose
// Note: Multithreaded module datapath analysis (MDP) is enabled
// Warning: No eligible datapath module in the design. Skip ...
// Command: analyze_datapath -flowgraph -verbose
0
CPU time     : 10.79   seconds
Elapse time  : 20      seconds
Memory usage : 445.49  M bytes
// Command: add_compared_points -all
// Command: add_compared_points -all
// Warning: Golden has 1 unmapped key points which will not be compared
// 1884 compared points added to compare list
0
// Command: compare -noneq_stop 1  -threads 1,4
// Compare will stop on the 1st non-equivalent point
================================================================================
Compared points      PO     DFF       Total   
--------------------------------------------------------------------------------
Equivalent           307    1577      1884    
================================================================================
CPU time     : 18.97   seconds
Elapse time  : 29      seconds
Memory usage : 445.49  M bytes
// Command: analyze abort -compare
There is no abort/specified point to be analyzed.
// Command: save_hier_compare_result
// Command: save_hier_compare_result
0
CPU time     : 19.09   seconds
Elapse time  : 29      seconds
Memory usage : 445.49  M bytes
// Command: set_system_mode setup
// Command: set_system_mode setup
0
// Command: usage
// Command: usage
CPU time     : 19.09   seconds
Memory usage : 445.49  M bytes
0
Processed 1 out of 1 module pairs	EQ: 1	NEQ: 0	ABORT: 0

================================================================================
Module Comparison Results
--------------------------------------------------------------------------------
Equivalent                     1
--------------------------------------------------------------------------------
Total                          1
--------------------------------------------------------------------------------
Hierarchical compare : Equivalent 
================================================================================
0
// Command: report_hier_compare_result -dynamicflattened
// Command: report_hier_compare_result -dynamicflattened
0
// Command: report_verification -hier -verbose
// Command: report_verification -hier -verbose
================================================================================
                            Verification Report
--------------------------------------------------------------------------------
Category                                                                  Count
--------------------------------------------------------------------------------
1. Non-standard modeling options used:                                      1
     Tri-stated output:                                        checked
     Revised X signals set to E:                               yes
     Floating signals tied to Z:                               no *
     Command "add clock" for clock-gating:                     not used
--------------------------------------------------------------------------------
2. Incomplete verification:                                                 0
     All primary outputs are mapped:                           yes
     Not-mapped DFF/DLAT is detected:                          no
     All mapped points are added as compare points:            yes
     All compared points are compared:                         yes
     User added black box:                                     no
     Black box mapped with different module name:              no
     Empty module is not black boxed:                          no
     Command "add ignore outputs" used:                        no
     Always false constraints detected:                        no
--------------------------------------------------------------------------------
3. User modification to design:                                             0
     Change gate type:                                         no
     Change wire:                                              no
     Primary input added by user:                              no
--------------------------------------------------------------------------------
4. Conformal Constraint Designer clock domain crossing checks recommended:  2
     RTL5.1 Overlapped case items in parallel case statement:  used *
     RTL5.4 Partial case items in full case statement:         used *
     Multiple clocks in the design:                            no
--------------------------------------------------------------------------------
5. Design ambiguity:                                                        1
     Duplicate module definition:                              yes *
     Black box due to undefined cells:                         no
     Golden design has abnormal ratio of unreachable gates:    no
     Ratio of golden unreachable gates:                        2%
     Revised design has abnormal ratio of unreachable gates:   no
     Ratio of revised unreachable gates:                       0%
     All primary input bus ordering is consistent:             yes
     All primary output bus ordering is consistent:            yes
     DFF/DLAT not compared due to disabled clock port(s):        0
--------------------------------------------------------------------------------
6. Compare Results:                                                        PASS
     Number of EQ compare points:                              1884
     Number of NON-EQ compare points:                          0
     Number of Aborted compare points:                         0
     Number of Uncompared compare points :                     0
================================================================================
pass
// Command: write_verification_information
// Command: write_verification_information
// Verification information is written to rtl_fv_map_db.
0
// Command: report_verification_information
// Command: report_verification_information
// Generating reports on verification information at /home/arpit23132/Desktop/RISCV_Final/rtl_fv_map_db...
LEC run scores:
================================================================================
Step                Score     Range          
--------------------------------------------------------------------------------
result_status       10        10             
runtime             10        10             
mapping             10        10             
sequential_constant 5         10             
sequential_merge    5         10             
sequential_phase    10        10             
datapath_analysis   5         10             
combinational_loop  5         10             
mismatch_detection  5         10             
overall             65        90             
================================================================================
LEC results versus attributes:
================================================================================
Attribute           Total     Inconsistency  Combined Table                
--------------------------------------------------------------------------------
sequential_constant 150       1              sequential_constant.json      
sequential_merge    0         0                                            
sequential_phase    1577      0              sequential_phase.json         
================================================================================
The tables can be viewed directly using web interface.
// Done with reporting verification information.
0
// Command: set lec_version_required "18.20330"
18.20330
// Command: if {$lec_version >= $lec_version_required} {
//              report_implementation_information
//          }
// Command: report_implementation_information
// Reporting implementation information...
// Information summary:
================================================================================
        Information Category     Total      Used    Unused  Rejected     Abort
--------------------------------------------------------------------------------
   Sequential instance phase      1577      1577         0         0         0
         Sequential constant       118       117         1         0         0
            Sequential merge         0         0         0         0         0
      Sequential unreachable        71         0        71         0         0
      Sequential duplication         0         0         0         0         0
       Boundary optimization         0         0         0         0         0
          Synthesis equation         0         0         0         0         0
  Combinational loop breaker         0         0         0         0         0
================================================================================
0
// Command: set_system_mode lec
// Command: set_system_mode lec
0
// Command: puts "No of compare points = [get_compare_points -count]"
// Command: get_compare_points -count
No of compare points = 1884
// Command: puts "No of diff points    = [get_compare_points -NONequivalent -count]"
// Command: get_compare_points -NONequivalent -count
No of diff points    = 0
// Command: puts "No of abort points   = [get_compare_points -abort -count]"
// Command: get_compare_points -abort -count
No of abort points   = 0
// Command: puts "No of unknown points = [get_compare_points -unknown -count]"
// Command: get_compare_points -unknown -count
No of unknown points = 0
// Command: if {[get_compare_points -count] == 0} {
//              puts "---------------------------------"
//              puts "ERROR: No compare points detected"
//              puts "---------------------------------"
//          }
// Command: get_compare_points -count
// Command: if {[get_compare_points -NONequivalent -count] > 0} {
//              puts "------------------------------------"
//              puts "ERROR: Different Key Points detected"
//              puts "------------------------------------"
//          }
// Command: get_compare_points -NONequivalent -count
// Command: if {[get_compare_points -abort -count] > 0} {
//              puts "-----------------------------"
//              puts "ERROR: Abort Points detected "
//              puts "-----------------------------"
//          }
// Command: get_compare_points -abort -count
// Command: if {[get_compare_points -unknown -count] > 0} {
//              puts "----------------------------------"
//              puts "ERROR: Unknown Key Points detected"
//              puts "----------------------------------"
//          }
// Command: get_compare_points -unknown -count
// Command: set lec_version_required "19.10100"
19.10100
// Command: if {$lec_version >= $lec_version_required} {
//              analyze_results -logfiles lec.log
//          }
// Command: analyze_results -logfiles lec.log
// Analyzing logfile 'lec.log'
Report Verification Error: no result.
Report Verification Error: no result.
// Warning: Analyze results collects information from the log file but does not
//          qualify the execution or completeness of the run.
// Logfile Results
================================================================================
|                  Conformal Version |20.10-p100 
|                        Root Module |picorv32 
|                           CPU Time |19.0 sec
|                       Elapsed Time |29.0 sec
|                             Memory |445.49 MB
|              Power Grid Comparison |N/A 
|               Power Intent Compare |N/A 
|           Supply Power Consistency |N/A 
|        Retention Power Consistency |N/A 
|             Compare Power Crossing |N/A 
|                     LEC Comparison |PASS 
|                 Flatten Comparison |PASS 
|            Hierarchical Comparison |PASS 
|    Hierarchical Comparison Modules |1 
|                      Logfile Lines |968 
|                       Logfile Name |lec.log 
|              Logfile Modified Time |Sun Jan 11 15:56:11 2026 
|         Implementation Information |fv/picorv32 
|       Set Verification Information |/home/arpit23132/Desktop/RISCV_Final/rtl_fv_map_db 
|      Read Verification Information |N/A 
|                   Analysis Elapsed |0.1 sec
|                    Dynamic Flatten |0 
|                    Runtime / #Gate |0.00 sec. 
|    Low-power Rule Check Occurrence |N/A
|Matched back-to-back isolation cell |N/A 
|            Time-consuming commands | 1. compare: 17.0s(68.00%) (execute 3 time(s))
|  | 2. elaborate_design: 2.0s(8.00%) (execute 8 time(s))
|  | 3. read_library: 2.0s(8.00%) (execute 4 time(s))
================================================================================
               
// Compare Strategy
Compare #1: compare (line: 206)
// Compare Settings:
================================================================================
|(default setting)   | 
|Compare Result      | FAIL:INCOMPLETE
================================================================================
Compare #2: compare (line: 207)
// Compare Settings:
================================================================================
|(default setting)   | 
|Compare Result      | PASS
================================================================================
               
               
// Critical Warnings
================================================================================
|Count     |Warning
--------------------------------------------------------------------------------
|14        |(RTL5.1) Overlapped case items are in parallel case statement
|6         |(RTL7.10a) Comparison with different data sizes
|2         |(RTL5.3) Case expressions/items are resized
================================================================================
               
               
// Hierarchical Comparison Information
             
#1
// Write Dofile Command          : write_hier_compare_dofile hier_tmp2.lec.do -noexact_pin_match -constraint -usage -replace -balanced_extraction -input_output_pin_equivalence -prepend_string {report_design_data (line: 591)
// Run Dofile Command            : run_hier_compare hier_tmp2.lec.do -dynamic_hierarchy (line: 614)
// Hierarchical Compare Result   : PASS
           
// Hierarchical Comparison Statistics
================================================================================
|     Modules|       Total|         Max|         Min|         Avg
--------------------------------------------------------------------------------
|           1|          10|          10|          10|          10
================================================================================
 
// Smart LEC Parallel Hierarchical Comparison Analysis
// Analysis skipped due to brief overall runtime
               
// Resource usages of analysis: Cpu=0.18s Mem=176MB
0
// Command: vpxmode
// Command: vpxmode
// Command: exit -f
