mkdir: cannot create directory `/scratch/077-hpca4se-bioinf/jlenis/results/MEM-Interleave': File exists
> Benchmarks for BWA 0.7.12: NIST7086_CGTACTAG_L002_R2_001
catwoman
#################################################################
# Warm up - 64 threads - T1
#################################################################
WarmUp.2593018.MEM-Interleave.catwoman.t64
[M::bwa_idx_load_from_disk] read 0 ALT contigs
[M::process] read 6336634 sequences (640000034 bp)...
[M::mem_process_seqs] Processed 6336634 reads in 3027.472 CPU sec, 60.856 real sec
[M::process] read 6336634 sequences (640000034 bp)...
[M::process] read 6336634 sequences (640000034 bp)...
[M::mem_process_seqs] Processed 6336634 reads in 3716.348 CPU sec, 59.234 real sec
[M::process] read 2525160 sequences (255041160 bp)...
[M::mem_process_seqs] Processed 6336634 reads in 3770.417 CPU sec, 60.375 real sec
[M::mem_process_seqs] Processed 2525160 reads in 1528.975 CPU sec, 24.418 real sec
[main] Version: 0.7.15-r1140
[main] CMD: ./bwa mem -t 64 /tmp/data/indexes/HG_index_BWA_default/hsapiens_v37.fa /tmp/data/datasets/NIST7086_CGTACTAG_L002_R2_001.fastq
[main] Real time: 235.927 sec; CPU: 12082.176 sec
#################################################################
# Test multi-threading - 8 threads - T2
#################################################################
2593018.MEM-Interleave.catwoman.t8
[M::bwa_idx_load_from_disk] read 0 ALT contigs
[M::process] read 792080 sequences (80000080 bp)...
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 175.799 CPU sec, 24.887 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 177.147 CPU sec, 22.205 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 178.197 CPU sec, 22.337 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 177.905 CPU sec, 22.293 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 180.527 CPU sec, 22.653 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 181.129 CPU sec, 22.677 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 181.530 CPU sec, 22.772 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 176.546 CPU sec, 22.111 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 176.350 CPU sec, 22.165 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 177.411 CPU sec, 22.271 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 178.688 CPU sec, 22.452 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 180.028 CPU sec, 22.542 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 183.374 CPU sec, 23.048 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 176.032 CPU sec, 22.087 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 175.298 CPU sec, 21.991 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 174.808 CPU sec, 21.922 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 175.590 CPU sec, 22.041 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 177.201 CPU sec, 22.203 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 176.873 CPU sec, 22.204 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 179.633 CPU sec, 22.533 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 176.797 CPU sec, 22.223 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 175.301 CPU sec, 21.989 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 177.174 CPU sec, 22.365 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 180.008 CPU sec, 22.598 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 181.447 CPU sec, 22.785 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 179.221 CPU sec, 22.477 real sec
[M::process] read 148902 sequences (15039102 bp)...
[M::mem_process_seqs] Processed 792080 reads in 182.044 CPU sec, 22.888 real sec
[M::mem_process_seqs] Processed 148902 reads in 38.400 CPU sec, 4.862 real sec
[main] Version: 0.7.15-r1140
[main] CMD: ./bwa mem -t 8 /tmp/data/indexes/HG_index_BWA_default/hsapiens_v37.fa /tmp/data/datasets/NIST7086_CGTACTAG_L002_R2_001.fastq
[main] Real time: 616.346 sec; CPU: 4855.187 sec

 Performance counter stats for 'numactl --interleave=0 --physcpubind=0-7 ./bwa mem -t 8 /tmp/data/indexes/HG_index_BWA_default/hsapiens_v37.fa /tmp/data/datasets/NIST7086_CGTACTAG_L002_R2_001.fastq':

S0       16      7,638,049,783 cache-misses                                                  (22.47%)
S0       16 11,802,372,816,777 cycles                    #    0.000 GHz                      (22.65%)
S0       16 11,912,203,750,004 instructions              #   63.47  insns per cycle        
                                             #    0.00  stalled cycles per insn  (28.34%)
S0       16          3,481,192 cs                                                            (100.00%)
S0       16             13,626 migrations                                                    (100.00%)
S0       16            589,193 faults                                                      
S0       16    <not supported> bus-cycles              
S0       16    984,378,604,213 idle-cycles-frontend      #  524.52% frontend cycles idle     (16.89%)
S0       16  1,431,287,420,760 idle-cycles-backend       #  762.66% backend  cycles idle     (16.64%)
S0       16  3,712,826,035,963 L1-dcache-loads                                               (22.07%)
S0       16     48,028,186,704 L1-dcache-load-misses     #   82.12% of all L1-dcache hits    (27.55%)
S0       16     50,744,352,915 L1-dcache-stores                                              (27.33%)
S0       16    <not supported> L1-dcache-store-misses  
S0       16                  0 L1-dcache-prefetch-misses                                     (27.27%)
S0       16      7,633,995,431 L1-icache-load-misses                                         (27.31%)
S0       16     58,758,487,943 LLC-loads                                                     (11.03%)
S0       16     36,264,048,986 LLC-stores                                                    (11.07%)
S0       16    <not supported> LLC-prefetches          
S0       16  3,767,324,949,552 dTLB-loads                                                    (16.52%)
S0       16      6,012,450,935 dTLB-load-misses          #   10.11% of all dTLB cache hits   (16.66%)
S0       16    <not supported> dTLB-stores             
S0       16    <not supported> dTLB-store-misses       
S0       16  2,640,918,804,381 iTLB-loads                                                    (16.79%)
S0       16         27,604,960 iTLB-load-misses          #    0.07% of all iTLB cache hits   (11.23%)
S0       16  1,005,409,691,609 branch-loads                                                  (16.80%)
S0       16     69,291,526,657 branch-load-misses                                            (22.38%)
S1       16        151,803,490 cache-misses                                                  (21.10%)
S1       16     66,871,058,266 cycles                    #    0.000 GHz                      (22.09%)
S1       16     15,499,663,411 instructions              #    0.00  insns per cycle          (27.83%)
S1       16             58,044 cs                                                            (100.00%)
S1       16              3,843 migrations                                                    (100.00%)
S1       16             32,443 faults                                                      
S1       16    <not supported> bus-cycles              
S1       16    555,987,686,323 idle-cycles-frontend      #    0.00% frontend cycles idle     (18.22%)
S1       16     22,684,747,782 idle-cycles-backend       #    0.00% backend  cycles idle     (16.80%)
S1       16      7,414,792,112 L1-dcache-loads                                               (22.15%)
S1       16        344,639,067 L1-dcache-load-misses                                         (27.74%)
S1       16        324,467,339 L1-dcache-stores                                              (27.36%)
S1       16    <not supported> L1-dcache-store-misses  
S1       16                  0 L1-dcache-prefetch-misses                                     (27.57%)
S1       16        129,187,590 L1-icache-load-misses                                         (26.71%)
S1       16        754,842,155 LLC-loads                                                     (11.18%)
S1       16        924,864,025 LLC-stores                                                    (11.56%)
S1       16    <not supported> LLC-prefetches          
S1       16     15,609,277,589 dTLB-loads                                                    (17.14%)
S1       16            147,575 dTLB-load-misses                                              (17.01%)
S1       16    <not supported> dTLB-stores             
S1       16    <not supported> dTLB-store-misses       
S1       16      3,671,025,922 iTLB-loads                                                    (16.69%)
S1       16            106,407 iTLB-load-misses                                              (11.07%)
S1       16      2,020,955,456 branch-loads                                                  (16.49%)
S1       16         17,723,917 branch-load-misses                                            (22.16%)
S2       16        260,172,699 cache-misses                                                  (21.18%)
S2       16     55,714,641,474 cycles                    #    0.000 GHz                      (19.51%)
S2       16     14,979,896,935 instructions              #    0.00  insns per cycle          (28.15%)
S2       16            118,454 cs                                                            (100.00%)
S2       16              8,400 migrations                                                    (100.00%)
S2       16             46,574 faults                                                      
S2       16    <not supported> bus-cycles              
S2       16    373,431,683,502 idle-cycles-frontend      #    0.00% frontend cycles idle     (20.46%)
S2       16     20,484,691,740 idle-cycles-backend       #    0.00% backend  cycles idle     (16.83%)
S2       16      8,550,723,117 L1-dcache-loads                                               (23.88%)
S2       16        404,130,479 L1-dcache-load-misses                                         (25.87%)
S2       16        426,169,258 L1-dcache-stores                                              (27.73%)
S2       16    <not supported> L1-dcache-store-misses  
S2       16                  0 L1-dcache-prefetch-misses                                     (23.75%)
S2       16        235,729,588 L1-icache-load-misses                                         (25.28%)
S2       16        580,866,332 LLC-loads                                                     (15.67%)
S2       16        318,745,713 LLC-stores                                                    (11.79%)
S2       16    <not supported> LLC-prefetches          
S2       16      8,040,128,460 dTLB-loads                                                    (18.68%)
S2       16            663,144 dTLB-load-misses                                              (17.97%)
S2       16    <not supported> dTLB-stores             
S2       16    <not supported> dTLB-store-misses       
S2       16      4,557,513,695 iTLB-loads                                                    (16.24%)
S2       16            523,622 iTLB-load-misses                                              (10.65%)
S2       16      2,873,772,954 branch-loads                                                  (16.30%)
S2       16         37,336,725 branch-load-misses                                            (22.00%)
S3       16        473,584,188 cache-misses                                                  (22.26%)
S3       16     85,978,580,174 cycles                    #    0.000 GHz                      (21.15%)
S3       16     30,254,827,522 instructions              #    0.00  insns per cycle          (28.01%)
S3       16             80,133 cs                                                            (100.00%)
S3       16              1,264 migrations                                                    (100.00%)
S3       16             31,839 faults                                                      
S3       16    <not supported> bus-cycles              
S3       16    477,507,083,100 idle-cycles-frontend      #    0.00% frontend cycles idle     (18.66%)
S3       16     28,329,358,520 idle-cycles-backend       #    0.00% backend  cycles idle     (17.20%)
S3       16     14,369,920,721 L1-dcache-loads                                               (23.18%)
S3       16        708,779,894 L1-dcache-load-misses                                         (27.21%)
S3       16        759,873,623 L1-dcache-stores                                              (28.19%)
S3       16    <not supported> L1-dcache-store-misses  
S3       16                  0 L1-dcache-prefetch-misses                                     (25.94%)
S3       16        458,388,564 L1-icache-load-misses                                         (26.05%)
S3       16      1,315,844,776 LLC-loads                                                     (12.90%)
S3       16        324,611,486 LLC-stores                                                    (11.25%)
S3       16    <not supported> LLC-prefetches          
S3       16     15,004,082,012 dTLB-loads                                                    (17.33%)
S3       16            575,849 dTLB-load-misses                                              (16.90%)
S3       16    <not supported> dTLB-stores             
S3       16    <not supported> dTLB-store-misses       
S3       16      9,755,474,028 iTLB-loads                                                    (16.26%)
S3       16            130,473 iTLB-load-misses                                              (10.87%)
S3       16      5,733,080,118 branch-loads                                                  (16.30%)
S3       16        165,773,896 branch-load-misses                                            (21.84%)

     616.363258817 seconds time elapsed

#################################################################
# Test multi-threading - 16 threads - T3
#################################################################
2593018.MEM-Interleave.catwoman.t16
[M::bwa_idx_load_from_disk] read 0 ALT contigs
[M::process] read 1584160 sequences (160000160 bp)...
[M::process] read 1584160 sequences (160000160 bp)...
[M::mem_process_seqs] Processed 1584160 reads in 376.861 CPU sec, 31.228 real sec
[M::process] read 1584160 sequences (160000160 bp)...
[M::mem_process_seqs] Processed 1584160 reads in 380.157 CPU sec, 23.933 real sec
[M::process] read 1584160 sequences (160000160 bp)...
[M::mem_process_seqs] Processed 1584160 reads in 385.272 CPU sec, 25.387 real sec
[M::process] read 1584160 sequences (160000160 bp)...
[M::mem_process_seqs] Processed 1584160 reads in 383.453 CPU sec, 24.188 real sec
[M::process] read 1584160 sequences (160000160 bp)...
[M::mem_process_seqs] Processed 1584160 reads in 378.232 CPU sec, 24.904 real sec
[M::process] read 1584160 sequences (160000160 bp)...
[M::mem_process_seqs] Processed 1584160 reads in 386.227 CPU sec, 24.298 real sec
[M::process] read 1584160 sequences (160000160 bp)...
[M::mem_process_seqs] Processed 1584160 reads in 387.736 CPU sec, 24.494 real sec
[M::process] read 1584160 sequences (160000160 bp)...
[M::mem_process_seqs] Processed 1584160 reads in 377.470 CPU sec, 23.725 real sec
[M::process] read 1584160 sequences (160000160 bp)...
[M::mem_process_seqs] Processed 1584160 reads in 379.407 CPU sec, 24.970 real sec
[M::process] read 1584160 sequences (160000160 bp)...
[M::mem_process_seqs] Processed 1584160 reads in 383.521 CPU sec, 25.166 real sec
[M::process] read 1584160 sequences (160000160 bp)...
[M::mem_process_seqs] Processed 1584160 reads in 378.138 CPU sec, 24.825 real sec
[M::process] read 1584160 sequences (160000160 bp)...
[M::mem_process_seqs] Processed 1584160 reads in 383.862 CPU sec, 24.165 real sec
[M::process] read 940982 sequences (95039182 bp)...
[M::mem_process_seqs] Processed 1584160 reads in 386.633 CPU sec, 24.340 real sec
[M::mem_process_seqs] Processed 940982 reads in 235.679 CPU sec, 15.405 real sec
[main] Version: 0.7.15-r1140
[main] CMD: ./bwa mem -t 16 /tmp/data/indexes/HG_index_BWA_default/hsapiens_v37.fa /tmp/data/datasets/NIST7086_CGTACTAG_L002_R2_001.fastq
[main] Real time: 349.131 sec; CPU: 5210.697 sec

 Performance counter stats for 'numactl --interleave=0,1 --physcpubind=0-15 ./bwa mem -t 16 /tmp/data/indexes/HG_index_BWA_default/hsapiens_v37.fa /tmp/data/datasets/NIST7086_CGTACTAG_L002_R2_001.fastq':

S0       16      8,560,188,376 cache-misses                                                  (22.13%)
S0       16 12,691,835,948,611 cycles                    #    0.000 GHz                      (22.41%)
S0       16 11,847,649,203,254 instructions              #   59.11  insns per cycle        
                                             #    0.00  stalled cycles per insn  (28.13%)
S0       16          5,594,755 cs                                                            (100.00%)
S0       16             44,835 migrations                                                    (100.00%)
S0       16            692,778 faults                                                      
S0       16    <not supported> bus-cycles              
S0       16  1,165,071,064,216 idle-cycles-frontend      #  581.26% frontend cycles idle     (17.19%)
S0       16  1,970,089,822,469 idle-cycles-backend       #  982.90% backend  cycles idle     (16.98%)
S0       16  3,714,907,890,657 L1-dcache-loads                                               (22.47%)
S0       16     48,606,150,850 L1-dcache-load-misses     #   83.28% of all L1-dcache hits    (27.96%)
S0       16     51,445,044,961 L1-dcache-stores                                              (27.74%)
S0       16    <not supported> L1-dcache-store-misses  
S0       16                  0 L1-dcache-prefetch-misses                                     (27.53%)
S0       16      8,608,563,907 L1-icache-load-misses                                         (27.56%)
S0       16     60,206,551,102 LLC-loads                                                     (11.10%)
S0       16     36,864,991,829 LLC-stores                                                    (11.03%)
S0       16    <not supported> LLC-prefetches          
S0       16  3,800,157,121,028 dTLB-loads                                                    (16.53%)
S0       16      6,956,816,802 dTLB-load-misses          #   11.65% of all dTLB cache hits   (16.51%)
S0       16    <not supported> dTLB-stores             
S0       16    <not supported> dTLB-store-misses       
S0       16  2,667,275,684,943 iTLB-loads                                                    (16.56%)
S0       16         74,567,627 iTLB-load-misses          #    0.18% of all iTLB cache hits   (11.00%)
S0       16  1,010,767,376,750 branch-loads                                                  (16.49%)
S0       16     70,008,044,065 branch-load-misses                                            (21.98%)
S1       16         93,878,291 cache-misses                                                  (22.09%)
S1       16     34,242,937,133 cycles                    #    0.000 GHz                      (22.24%)
S1       16      8,577,998,838 instructions              #    0.00  insns per cycle          (28.11%)
S1       16             39,276 cs                                                            (100.00%)
S1       16              2,490 migrations                                                    (100.00%)
S1       16             20,116 faults                                                      
S1       16    <not supported> bus-cycles              
S1       16    256,640,511,807 idle-cycles-frontend      #    0.00% frontend cycles idle     (17.49%)
S1       16     13,649,508,715 idle-cycles-backend       #    0.00% backend  cycles idle     (17.33%)
S1       16      3,960,209,502 L1-dcache-loads                                               (23.10%)
S1       16        201,954,929 L1-dcache-load-misses                                         (28.46%)
S1       16        210,668,974 L1-dcache-stores                                              (27.92%)
S1       16    <not supported> L1-dcache-store-misses  
S1       16                  0 L1-dcache-prefetch-misses                                     (27.54%)
S1       16         85,442,567 L1-icache-load-misses                                         (27.35%)
S1       16        263,351,493 LLC-loads                                                     (10.72%)
S1       16        191,877,694 LLC-stores                                                    (10.91%)
S1       16    <not supported> LLC-prefetches          
S1       16      3,399,739,669 dTLB-loads                                                    (16.07%)
S1       16            100,886 dTLB-load-misses                                              (16.56%)
S1       16    <not supported> dTLB-stores             
S1       16    <not supported> dTLB-store-misses       
S1       16      1,684,800,786 iTLB-loads                                                    (16.56%)
S1       16             66,871 iTLB-load-misses                                              (11.19%)
S1       16      1,139,156,639 branch-loads                                                  (16.65%)
S1       16         11,841,311 branch-load-misses                                            (22.33%)
S2       16        213,223,247 cache-misses                                                  (21.77%)
S2       16     53,713,161,476 cycles                    #    0.000 GHz                      (19.89%)
S2       16     14,182,394,519 instructions              #    0.00  insns per cycle          (27.89%)
S2       16             87,586 cs                                                            (100.00%)
S2       16              9,080 migrations                                                    (100.00%)
S2       16             31,235 faults                                                      
S2       16    <not supported> bus-cycles              
S2       16    299,776,930,274 idle-cycles-frontend      #    0.00% frontend cycles idle     (19.05%)
S2       16     16,478,444,766 idle-cycles-backend       #    0.00% backend  cycles idle     (17.42%)
S2       16      7,255,323,004 L1-dcache-loads                                               (23.92%)
S2       16        279,872,844 L1-dcache-load-misses                                         (27.18%)
S2       16        312,532,481 L1-dcache-stores                                              (27.95%)
S2       16    <not supported> L1-dcache-store-misses  
S2       16                  0 L1-dcache-prefetch-misses                                     (25.02%)
S2       16        225,798,261 L1-icache-load-misses                                         (25.72%)
S2       16        504,148,171 LLC-loads                                                     (14.45%)
S2       16        203,864,047 LLC-stores                                                    (12.00%)
S2       16    <not supported> LLC-prefetches          
S2       16      6,392,756,167 dTLB-loads                                                    (18.33%)
S2       16            406,752 dTLB-load-misses                                              (17.23%)
S2       16    <not supported> dTLB-stores             
S2       16    <not supported> dTLB-store-misses       
S2       16      4,209,841,778 iTLB-loads                                                    (16.23%)
S2       16            507,693 iTLB-load-misses                                              (11.22%)
S2       16      2,816,341,328 branch-loads                                                  (16.38%)
S2       16         32,902,524 branch-load-misses                                            (22.03%)
S3       16        250,993,460 cache-misses                                                  (22.42%)
S3       16     48,193,014,135 cycles                    #    0.000 GHz                      (22.75%)
S3       16     17,904,673,086 instructions              #    0.00  insns per cycle          (28.34%)
S3       16             65,277 cs                                                            (100.00%)
S3       16              5,499 migrations                                                    (100.00%)
S3       16             21,933 faults                                                      
S3       16    <not supported> bus-cycles              
S3       16    277,255,630,598 idle-cycles-frontend      #    0.00% frontend cycles idle     (16.59%)
S3       16     19,508,409,867 idle-cycles-backend       #    0.00% backend  cycles idle     (16.53%)
S3       16      9,370,838,268 L1-dcache-loads                                               (22.16%)
S3       16        455,147,216 L1-dcache-load-misses                                         (27.51%)
S3       16        465,777,841 L1-dcache-stores                                              (27.55%)
S3       16    <not supported> L1-dcache-store-misses  
S3       16                  0 L1-dcache-prefetch-misses                                     (27.88%)
S3       16        285,764,684 L1-icache-load-misses                                         (27.66%)
S3       16        996,543,343 LLC-loads                                                     (10.79%)
S3       16        270,328,146 LLC-stores                                                    (10.78%)
S3       16    <not supported> LLC-prefetches          
S3       16     12,934,197,399 dTLB-loads                                                    (16.18%)
S3       16            343,063 dTLB-load-misses                                              (16.54%)
S3       16    <not supported> dTLB-stores             
S3       16    <not supported> dTLB-store-misses       
S3       16      7,005,715,378 iTLB-loads                                                    (16.81%)
S3       16            104,009 iTLB-load-misses                                              (11.27%)
S3       16      3,157,297,718 branch-loads                                                  (17.12%)
S3       16         83,385,372 branch-load-misses                                            (22.71%)

     349.263054060 seconds time elapsed

#################################################################
# Test multi-threading - 32 threads - T4 
#################################################################
2593018.MEM-Interleave.catwoman.t32
[M::bwa_idx_load_from_disk] read 0 ALT contigs
[M::process] read 3168318 sequences (320000118 bp)...
[M::mem_process_seqs] Processed 3168318 reads in 829.128 CPU sec, 36.308 real sec
[M::process] read 3168318 sequences (320000118 bp)...
[M::process] read 3168318 sequences (320000118 bp)...
[M::mem_process_seqs] Processed 3168318 reads in 861.361 CPU sec, 27.229 real sec
[M::process] read 3168318 sequences (320000118 bp)...
[M::mem_process_seqs] Processed 3168318 reads in 867.280 CPU sec, 27.614 real sec
[M::process] read 3168318 sequences (320000118 bp)...
[M::mem_process_seqs] Processed 3168318 reads in 863.050 CPU sec, 27.681 real sec
[M::process] read 3168318 sequences (320000118 bp)...
[M::mem_process_seqs] Processed 3168318 reads in 867.452 CPU sec, 27.786 real sec
[M::process] read 2525154 sequences (255040554 bp)...
[M::mem_process_seqs] Processed 3168318 reads in 858.187 CPU sec, 27.753 real sec
[M::mem_process_seqs] Processed 2525154 reads in 703.550 CPU sec, 22.340 real sec
[main] Version: 0.7.15-r1140
[main] CMD: ./bwa mem -t 32 /tmp/data/indexes/HG_index_BWA_default/hsapiens_v37.fa /tmp/data/datasets/NIST7086_CGTACTAG_L002_R2_001.fastq
[main] Real time: 214.069 sec; CPU: 5870.942 sec

 Performance counter stats for 'numactl --interleave=0-3 --physcpubind=0-31 ./bwa mem -t 32 /tmp/data/indexes/HG_index_BWA_default/hsapiens_v37.fa /tmp/data/datasets/NIST7086_CGTACTAG_L002_R2_001.fastq':

S0       16      5,257,850,353 cache-misses                                                  (21.49%)
S0       16  7,405,904,782,348 cycles                    #    0.000 GHz                      (21.98%)
S0       16  6,102,386,892,209 instructions              #   26.43  insns per cycle        
                                             #    0.01  stalled cycles per insn  (27.90%)
S0       16          4,449,448 cs                                                            (100.00%)
S0       16             41,419 migrations                                                    (100.00%)
S0       16            476,273 faults                                                      
S0       16    <not supported> bus-cycles              
S0       16    806,786,077,681 idle-cycles-frontend      #  349.42% frontend cycles idle     (17.70%)
S0       16  1,297,985,683,392 idle-cycles-backend       #  562.16% backend  cycles idle     (17.79%)
S0       16  1,830,980,902,371 L1-dcache-loads                                               (23.47%)
S0       16     24,309,704,613 L1-dcache-load-misses     #   42.75% of all L1-dcache hits    (29.07%)
S0       16     26,013,333,009 L1-dcache-stores                                              (28.69%)
S0       16    <not supported> L1-dcache-store-misses  
S0       16                  0 L1-dcache-prefetch-misses                                     (28.37%)
S0       16      5,048,862,466 L1-icache-load-misses                                         (28.07%)
S0       16     32,348,542,823 LLC-loads                                                     (11.05%)
S0       16     19,863,692,206 LLC-stores                                                    (10.72%)
S0       16    <not supported> LLC-prefetches          
S0       16  2,013,873,106,775 dTLB-loads                                                    (16.04%)
S0       16      3,926,710,642 dTLB-load-misses          #    6.40% of all dTLB cache hits   (15.98%)
S0       16    <not supported> dTLB-stores             
S0       16    <not supported> dTLB-store-misses       
S0       16  1,411,425,931,818 iTLB-loads                                                    (16.08%)
S0       16        101,185,068 iTLB-load-misses          #    0.23% of all iTLB cache hits   (10.78%)
S0       16    531,408,241,524 branch-loads                                                  (16.09%)
S0       16     36,884,973,959 branch-load-misses                                            (21.36%)
S1       16      4,864,721,984 cache-misses                                                  (21.92%)
S1       16  7,288,266,824,079 cycles                    #    0.000 GHz                      (22.32%)
S1       16  5,841,247,342,029 instructions              #    0.00  insns per cycle          (28.03%)
S1       16          4,007,126 cs                                                            (100.00%)
S1       16             47,110 migrations                                                    (100.00%)
S1       16            633,652 faults                                                      
S1       16    <not supported> bus-cycles              
S1       16    852,274,801,319 idle-cycles-frontend      #    0.00% frontend cycles idle     (17.29%)
S1       16  1,438,652,468,918 idle-cycles-backend       #    0.00% backend  cycles idle     (17.28%)
S1       16  1,796,398,687,369 L1-dcache-loads                                               (22.96%)
S1       16     23,707,466,380 L1-dcache-load-misses                                         (28.49%)
S1       16     24,936,235,425 L1-dcache-stores                                              (28.25%)
S1       16    <not supported> L1-dcache-store-misses  
S1       16                  0 L1-dcache-prefetch-misses                                     (28.12%)
S1       16      4,765,318,559 L1-icache-load-misses                                         (27.90%)
S1       16     30,341,365,928 LLC-loads                                                     (11.11%)
S1       16     18,364,441,185 LLC-stores                                                    (10.96%)
S1       16    <not supported> LLC-prefetches          
S1       16  1,899,099,610,482 dTLB-loads                                                    (16.35%)
S1       16      3,759,107,121 dTLB-load-misses                                              (16.14%)
S1       16    <not supported> dTLB-stores             
S1       16    <not supported> dTLB-store-misses       
S1       16  1,354,026,085,124 iTLB-loads                                                    (16.11%)
S1       16        102,668,470 iTLB-load-misses                                              (10.87%)
S1       16    502,321,892,604 branch-loads                                                  (16.31%)
S1       16     34,856,617,396 branch-load-misses                                            (21.80%)
S2       16        182,760,373 cache-misses                                                  (22.38%)
S2       16     40,705,559,674 cycles                    #    0.000 GHz                      (21.48%)
S2       16     10,568,045,772 instructions              #    0.00  insns per cycle          (27.59%)
S2       16             80,185 cs                                                            (100.00%)
S2       16             10,339 migrations                                                    (100.00%)
S2       16             15,406 faults                                                      
S2       16    <not supported> bus-cycles              
S2       16    193,688,858,856 idle-cycles-frontend      #    0.00% frontend cycles idle     (18.18%)
S2       16     13,866,926,199 idle-cycles-backend       #    0.00% backend  cycles idle     (17.29%)
S2       16      4,682,290,263 L1-dcache-loads                                               (24.43%)
S2       16        236,478,513 L1-dcache-load-misses                                         (27.76%)
S2       16        260,892,537 L1-dcache-stores                                              (28.42%)
S2       16    <not supported> L1-dcache-store-misses  
S2       16                  0 L1-dcache-prefetch-misses                                     (24.88%)
S2       16        164,536,379 L1-icache-load-misses                                         (25.28%)
S2       16        391,477,162 LLC-loads                                                     (12.38%)
S2       16        208,982,990 LLC-stores                                                    (12.46%)
S2       16    <not supported> LLC-prefetches          
S2       16      5,358,524,135 dTLB-loads                                                    (18.01%)
S2       16            225,812 dTLB-load-misses                                              (17.48%)
S2       16    <not supported> dTLB-stores             
S2       16    <not supported> dTLB-store-misses       
S2       16      2,624,263,652 iTLB-loads                                                    (16.91%)
S2       16            265,727 iTLB-load-misses                                              (11.29%)
S2       16      1,691,387,182 branch-loads                                                  (16.85%)
S2       16         19,563,827 branch-load-misses                                            (22.47%)
S3       16        241,974,160 cache-misses                                                  (21.46%)
S3       16     42,248,092,518 cycles                    #    0.000 GHz                      (22.14%)
S3       16     14,109,851,145 instructions              #    0.00  insns per cycle          (27.71%)
S3       16             51,521 cs                                                            (100.00%)
S3       16              4,047 migrations                                                    (100.00%)
S3       16             15,006 faults                                                      
S3       16    <not supported> bus-cycles              
S3       16    232,448,592,616 idle-cycles-frontend      #    0.00% frontend cycles idle     (17.24%)
S3       16     18,808,713,605 idle-cycles-backend       #    0.00% backend  cycles idle     (16.67%)
S3       16      7,212,589,907 L1-dcache-loads                                               (21.95%)
S3       16        363,373,645 L1-dcache-load-misses                                         (27.42%)
S3       16        372,414,428 L1-dcache-stores                                              (28.09%)
S3       16    <not supported> L1-dcache-store-misses  
S3       16                  0 L1-dcache-prefetch-misses                                     (28.32%)
S3       16        195,338,953 L1-icache-load-misses                                         (28.35%)
S3       16        642,829,450 LLC-loads                                                     (11.28%)
S3       16        219,083,551 LLC-stores                                                    (11.09%)
S3       16    <not supported> LLC-prefetches          
S3       16      6,631,145,273 dTLB-loads                                                    (16.38%)
S3       16            224,431 dTLB-load-misses                                              (16.09%)
S3       16    <not supported> dTLB-stores             
S3       16    <not supported> dTLB-store-misses       
S3       16      4,534,930,648 iTLB-loads                                                    (16.28%)
S3       16            108,040 iTLB-load-misses                                              (11.11%)
S3       16      2,932,234,873 branch-loads                                                  (16.73%)
S3       16         90,074,988 branch-load-misses                                            (22.13%)

     214.345644567 seconds time elapsed

#################################################################
# Test multi-threading - 48 threads - T5
#################################################################
2593018.MEM-Interleave.catwoman.t48
[M::bwa_idx_load_from_disk] read 0 ALT contigs
[M::process] read 4752476 sequences (480000076 bp)...
[M::mem_process_seqs] Processed 4752476 reads in 1272.478 CPU sec, 37.044 real sec
[M::process] read 4752476 sequences (480000076 bp)...
[M::process] read 4752476 sequences (480000076 bp)...
[M::mem_process_seqs] Processed 4752476 reads in 1262.839 CPU sec, 27.106 real sec
[M::mem_process_seqs] Processed 4752476 reads in 1272.298 CPU sec, 27.796 real sec
[M::process] read 4752476 sequences (480000076 bp)...
[M::process] read 2525158 sequences (255040958 bp)...
[M::mem_process_seqs] Processed 4752476 reads in 1258.097 CPU sec, 26.727 real sec
[M::mem_process_seqs] Processed 2525158 reads in 688.034 CPU sec, 14.679 real sec
[main] Version: 0.7.15-r1140
[main] CMD: ./bwa mem -t 48 /tmp/data/indexes/HG_index_BWA_default/hsapiens_v37.fa /tmp/data/datasets/NIST7086_CGTACTAG_L002_R2_001.fastq
[main] Real time: 165.920 sec; CPU: 5798.161 sec

 Performance counter stats for 'numactl --interleave=0-5 --physcpubind=0-47 ./bwa mem -t 48 /tmp/data/indexes/HG_index_BWA_default/hsapiens_v37.fa /tmp/data/datasets/NIST7086_CGTACTAG_L002_R2_001.fastq':

S0       16      3,496,121,502 cache-misses                                                  (20.66%)
S0       16  4,873,286,456,014 cycles                    #    0.000 GHz                      (22.16%)
S0       16  3,902,852,833,258 instructions              #   16.97  insns per cycle        
                                             #    0.01  stalled cycles per insn  (28.38%)
S0       16          3,018,039 cs                                                            (100.00%)
S0       16             29,368 migrations                                                    (100.00%)
S0       16            550,891 faults                                                      
S0       16    <not supported> bus-cycles              
S0       16    702,582,377,445 idle-cycles-frontend      #  305.50% frontend cycles idle     (19.14%)
S0       16    873,251,672,777 idle-cycles-backend       #  379.71% backend  cycles idle     (18.57%)
S0       16  1,149,385,718,526 L1-dcache-loads                                               (24.44%)
S0       16     15,397,091,745 L1-dcache-load-misses     #   27.34% of all L1-dcache hits    (29.87%)
S0       16     16,787,403,277 L1-dcache-stores                                              (28.95%)
S0       16    <not supported> L1-dcache-store-misses  
S0       16                  0 L1-dcache-prefetch-misses                                     (28.14%)
S0       16      3,418,875,367 L1-icache-load-misses                                         (27.29%)
S0       16     21,121,302,034 LLC-loads                                                     (10.98%)
S0       16     12,688,178,414 LLC-stores                                                    (10.89%)
S0       16    <not supported> LLC-prefetches          
S0       16  1,301,074,937,096 dTLB-loads                                                    (16.19%)
S0       16      2,852,009,485 dTLB-load-misses          #    4.65% of all dTLB cache hits   (15.91%)
S0       16    <not supported> dTLB-stores             
S0       16    <not supported> dTLB-store-misses       
S0       16    942,120,503,552 iTLB-loads                                                    (15.77%)
S0       16        140,745,528 iTLB-load-misses          #    0.32% of all iTLB cache hits   (10.49%)
S0       16    355,285,608,073 branch-loads                                                  (15.64%)
S0       16     24,774,629,894 branch-load-misses                                            (20.75%)
S1       16      3,721,738,709 cache-misses                                                  (21.48%)
S1       16  4,842,067,839,039 cycles                    #    0.000 GHz                      (22.31%)
S1       16  3,988,675,360,953 instructions              #    0.00  insns per cycle          (28.24%)
S1       16          2,771,473 cs                                                            (100.00%)
S1       16             31,584 migrations                                                    (100.00%)
S1       16            706,864 faults                                                      
S1       16    <not supported> bus-cycles              
S1       16    743,405,534,484 idle-cycles-frontend      #    0.00% frontend cycles idle     (17.95%)
S1       16    910,104,407,686 idle-cycles-backend       #    0.00% backend  cycles idle     (17.64%)
S1       16  1,207,710,087,111 L1-dcache-loads                                               (23.53%)
S1       16     16,058,348,223 L1-dcache-load-misses                                         (29.47%)
S1       16     16,997,119,632 L1-dcache-stores                                              (29.47%)
S1       16    <not supported> L1-dcache-store-misses  
S1       16                  0 L1-dcache-prefetch-misses                                     (29.14%)
S1       16      3,534,903,639 L1-icache-load-misses                                         (28.65%)
S1       16     22,790,228,807 LLC-loads                                                     (10.63%)
S1       16     13,433,596,957 LLC-stores                                                    (10.48%)
S1       16    <not supported> LLC-prefetches          
S1       16  1,360,197,166,058 dTLB-loads                                                    (15.72%)
S1       16      2,946,891,433 dTLB-load-misses                                              (15.57%)
S1       16    <not supported> dTLB-stores             
S1       16    <not supported> dTLB-store-misses       
S1       16    962,577,755,771 iTLB-loads                                                    (15.60%)
S1       16        143,601,320 iTLB-load-misses                                              (10.57%)
S1       16    365,155,073,809 branch-loads                                                  (15.74%)
S1       16     24,673,905,425 branch-load-misses                                            (21.02%)
S2       16      3,385,889,689 cache-misses                                                  (21.81%)
S2       16  4,958,099,992,989 cycles                    #    0.000 GHz                      (20.89%)
S2       16  4,097,221,719,751 instructions              #    0.00  insns per cycle          (26.90%)
S2       16          2,836,452 cs                                                            (100.00%)
S2       16             35,278 migrations                                                    (100.00%)
S2       16            313,340 faults                                                      
S2       16    <not supported> bus-cycles              
S2       16    767,429,480,822 idle-cycles-frontend      #    0.00% frontend cycles idle     (16.54%)
S2       16    922,470,503,068 idle-cycles-backend       #    0.00% backend  cycles idle     (16.78%)
S2       16  1,242,856,152,361 L1-dcache-loads                                               (23.01%)
S2       16     15,957,556,087 L1-dcache-load-misses                                         (27.26%)
S2       16     16,624,036,462 L1-dcache-stores                                              (28.62%)
S2       16    <not supported> L1-dcache-store-misses  
S2       16                  0 L1-dcache-prefetch-misses                                     (27.23%)
S2       16      3,246,918,154 L1-icache-load-misses                                         (27.75%)
S2       16     20,854,511,377 LLC-loads                                                     (12.65%)
S2       16     12,218,017,027 LLC-stores                                                    (11.08%)
S2       16    <not supported> LLC-prefetches          
S2       16  1,257,981,594,673 dTLB-loads                                                    (17.61%)
S2       16      2,755,262,762 dTLB-load-misses                                              (17.28%)
S2       16    <not supported> dTLB-stores             
S2       16    <not supported> dTLB-store-misses       
S2       16    898,322,604,801 iTLB-loads                                                    (16.58%)
S2       16        128,961,502 iTLB-load-misses                                              (11.05%)
S2       16    336,694,884,553 branch-loads                                                  (16.43%)
S2       16     23,957,872,788 branch-load-misses                                            (22.12%)
S3       16        120,242,427 cache-misses                                                  (20.12%)
S3       16     45,293,386,646 cycles                    #    0.000 GHz                      (21.23%)
S3       16      9,912,673,076 instructions              #    0.00  insns per cycle          (28.02%)
S3       16             54,037 cs                                                            (100.00%)
S3       16              3,447 migrations                                                    (100.00%)
S3       16             23,668 faults                                                      
S3       16    <not supported> bus-cycles              
S3       16    295,302,050,941 idle-cycles-frontend      #    0.00% frontend cycles idle     (20.76%)
S3       16     17,600,937,204 idle-cycles-backend       #    0.00% backend  cycles idle     (16.99%)
S3       16      4,859,248,518 L1-dcache-loads                                               (24.02%)
S3       16        264,586,643 L1-dcache-load-misses                                         (28.57%)
S3       16        308,661,454 L1-dcache-stores                                              (28.16%)
S3       16    <not supported> L1-dcache-store-misses  
S3       16                  0 L1-dcache-prefetch-misses                                     (24.13%)
S3       16        147,640,459 L1-icache-load-misses                                         (25.45%)
S3       16        509,489,507 LLC-loads                                                     (12.85%)
S3       16        248,061,873 LLC-stores                                                    (13.60%)
S3       16    <not supported> LLC-prefetches          
S3       16      7,194,357,943 dTLB-loads                                                    (18.32%)
S3       16            368,633 dTLB-load-misses                                              (18.93%)
S3       16    <not supported> dTLB-stores             
S3       16    <not supported> dTLB-store-misses       
S3       16      3,114,483,794 iTLB-loads                                                    (15.39%)
S3       16            112,704 iTLB-load-misses                                              (10.57%)
S3       16      1,630,396,229 branch-loads                                                  (16.04%)
S3       16         33,623,028 branch-load-misses                                            (21.28%)

     166.328051849 seconds time elapsed

#################################################################
# Test multi-threading - 64 threads - T6
#################################################################

[M::bwa_idx_load_from_disk] read 0 ALT contigs
[M::process] read 6336634 sequences (640000034 bp)...
[M::mem_process_seqs] Processed 6336634 reads in 1745.984 CPU sec, 38.108 real sec
[M::process] read 6336634 sequences (640000034 bp)...
[M::process] read 6336634 sequences (640000034 bp)...
[M::mem_process_seqs] Processed 6336634 reads in 1707.108 CPU sec, 27.736 real sec
[M::mem_process_seqs] Processed 6336634 reads in 1708.518 CPU sec, 28.676 real sec
[M::process] read 2525160 sequences (255041160 bp)...
[M::mem_process_seqs] Processed 2525160 reads in 691.237 CPU sec, 11.196 real sec
[main] Version: 0.7.15-r1140
[main] CMD: ./bwa mem -t 64 /tmp/data/indexes/HG_index_BWA_default/hsapiens_v37.fa /tmp/data/datasets/NIST7086_CGTACTAG_L002_R2_001.fastq
[main] Real time: 144.210 sec; CPU: 5907.508 sec

 Performance counter stats for 'numactl --interleave=0-7 --physcpubind=0-63 ./bwa mem -t 64 /tmp/data/indexes/HG_index_BWA_default/hsapiens_v37.fa /tmp/data/datasets/NIST7086_CGTACTAG_L002_R2_001.fastq':

S0       16      3,257,899,395 cache-misses                                                  (20.19%)
S0       16  3,877,918,769,599 cycles                    #    0.000 GHz                      (21.61%)
S0       16  3,034,704,908,000 instructions              #   13.08  insns per cycle        
                                             #    0.02  stalled cycles per insn  (27.74%)
S0       16          2,373,568 cs                                                            (100.00%)
S0       16             20,320 migrations                                                    (100.00%)
S0       16            996,713 faults                                                      
S0       16    <not supported> bus-cycles              
S0       16    883,617,175,284 idle-cycles-frontend      #  380.88% frontend cycles idle     (19.23%)
S0       16    772,817,946,025 idle-cycles-backend       #  333.12% backend  cycles idle     (17.02%)
S0       16    901,277,198,785 L1-dcache-loads                                               (23.17%)
S0       16     12,412,370,622 L1-dcache-load-misses     #   21.35% of all L1-dcache hits    (28.82%)
S0       16     13,288,808,122 L1-dcache-stores                                              (29.28%)
S0       16    <not supported> L1-dcache-store-misses  
S0       16                  0 L1-dcache-prefetch-misses                                     (29.28%)
S0       16      2,999,596,763 L1-icache-load-misses                                         (28.84%)
S0       16     17,731,497,341 LLC-loads                                                     (10.90%)
S0       16      9,978,377,053 LLC-stores                                                    (10.80%)
S0       16    <not supported> LLC-prefetches          
S0       16  1,009,534,850,307 dTLB-loads                                                    (16.06%)
S0       16      2,519,725,595 dTLB-load-misses          #    4.08% of all dTLB cache hits   (15.86%)
S0       16    <not supported> dTLB-stores             
S0       16    <not supported> dTLB-store-misses       
S0       16    719,093,598,959 iTLB-loads                                                    (15.84%)
S0       16        183,731,396 iTLB-load-misses          #    0.42% of all iTLB cache hits   (10.44%)
S0       16    281,009,862,845 branch-loads                                                  (15.42%)
S0       16     18,818,254,595 branch-load-misses                                            (20.66%)
S1       16      2,552,118,635 cache-misses                                                  (20.50%)
S1       16  3,618,731,714,313 cycles                    #    0.000 GHz                      (22.68%)
S1       16  2,955,050,563,245 instructions              #    0.00  insns per cycle          (28.53%)
S1       16          2,334,457 cs                                                            (100.00%)
S1       16             20,097 migrations                                                    (100.00%)
S1       16            277,913 faults                                                      
S1       16    <not supported> bus-cycles              
S1       16    724,440,969,328 idle-cycles-frontend      #    0.00% frontend cycles idle     (19.43%)
S1       16    738,387,114,277 idle-cycles-backend       #    0.00% backend  cycles idle     (17.15%)
S1       16    926,952,280,298 L1-dcache-loads                                               (22.54%)
S1       16     12,067,662,154 L1-dcache-load-misses                                         (28.24%)
S1       16     12,690,342,761 L1-dcache-stores                                              (28.30%)
S1       16    <not supported> L1-dcache-store-misses  
S1       16                  0 L1-dcache-prefetch-misses                                     (27.97%)
S1       16      2,630,742,508 L1-icache-load-misses                                         (27.33%)
S1       16     16,447,696,526 LLC-loads                                                     (10.67%)
S1       16      9,728,942,500 LLC-stores                                                    (10.61%)
S1       16    <not supported> LLC-prefetches          
S1       16  1,010,999,929,963 dTLB-loads                                                    (16.03%)
S1       16      2,502,233,208 dTLB-load-misses                                              (16.01%)
S1       16    <not supported> dTLB-stores             
S1       16    <not supported> dTLB-store-misses       
S1       16    693,128,733,794 iTLB-loads                                                    (16.46%)
S1       16        158,520,451 iTLB-load-misses                                              (11.20%)
S1       16    249,781,651,337 branch-loads                                                  (16.69%)
S1       16     18,041,092,500 branch-load-misses                                            (21.79%)
S2       16      2,618,059,327 cache-misses                                                  (22.36%)
S2       16  3,637,043,436,078 cycles                    #    0.000 GHz                      (20.48%)
S2       16  2,972,863,561,622 instructions              #    0.00  insns per cycle          (28.35%)
S2       16          2,458,729 cs                                                            (100.00%)
S2       16             24,055 migrations                                                    (100.00%)
S2       16            284,669 faults                                                      
S2       16    <not supported> bus-cycles              
S2       16    761,250,308,139 idle-cycles-frontend      #    0.00% frontend cycles idle     (19.57%)
S2       16    740,617,958,130 idle-cycles-backend       #    0.00% backend  cycles idle     (17.10%)
S2       16    923,560,569,058 L1-dcache-loads                                               (24.15%)
S2       16     12,083,947,922 L1-dcache-load-misses                                         (27.22%)
S2       16     12,703,007,742 L1-dcache-stores                                              (28.32%)
S2       16    <not supported> L1-dcache-store-misses  
S2       16                  0 L1-dcache-prefetch-misses                                     (25.03%)
S2       16      2,687,879,061 L1-icache-load-misses                                         (25.31%)
S2       16     16,642,511,561 LLC-loads                                                     (13.71%)
S2       16      9,450,464,466 LLC-stores                                                    (11.46%)
S2       16    <not supported> LLC-prefetches          
S2       16    990,289,085,127 dTLB-loads                                                    (17.95%)
S2       16      2,385,364,223 dTLB-load-misses                                              (17.54%)
S2       16    <not supported> dTLB-stores             
S2       16    <not supported> dTLB-store-misses       
S2       16    696,470,371,360 iTLB-loads                                                    (16.17%)
S2       16        161,262,903 iTLB-load-misses                                              (11.02%)
S2       16    253,976,828,922 branch-loads                                                  (16.45%)
S2       16     17,851,626,328 branch-load-misses                                            (22.10%)
S3       16      3,037,947,606 cache-misses                                                  (21.68%)
S3       16  3,714,060,785,766 cycles                    #    0.000 GHz                      (21.69%)
S3       16  2,975,067,175,607 instructions              #    0.00  insns per cycle          (27.87%)
S3       16          2,530,153 cs                                                            (100.00%)
S3       16             21,013 migrations                                                    (100.00%)
S3       16            697,832 faults                                                      
S3       16    <not supported> bus-cycles              
S3       16    843,734,760,958 idle-cycles-frontend      #    0.00% frontend cycles idle     (18.08%)
S3       16    832,435,897,901 idle-cycles-backend       #    0.00% backend  cycles idle     (16.38%)
S3       16    969,070,535,157 L1-dcache-loads                                               (22.18%)
S3       16     13,134,905,134 L1-dcache-load-misses                                         (26.83%)
S3       16     14,294,603,125 L1-dcache-stores                                              (27.33%)
S3       16    <not supported> L1-dcache-store-misses  
S3       16                  0 L1-dcache-prefetch-misses                                     (26.48%)
S3       16      3,020,438,252 L1-icache-load-misses                                         (26.96%)
S3       16     17,012,967,030 LLC-loads                                                     (12.25%)
S3       16      9,509,165,608 LLC-stores                                                    (11.35%)
S3       16    <not supported> LLC-prefetches          
S3       16    941,390,409,398 dTLB-loads                                                    (17.34%)
S3       16      2,308,117,773 dTLB-load-misses                                              (17.38%)
S3       16    <not supported> dTLB-stores             
S3       16    <not supported> dTLB-store-misses       
S3       16    665,009,565,183 iTLB-loads                                                    (16.54%)
S3       16        169,792,588 iTLB-load-misses                                              (10.90%)
S3       16    261,568,239,500 branch-loads                                                  (16.43%)
S3       16     17,569,914,910 branch-load-misses                                            (21.91%)

     144.664145554 seconds time elapsed

#################################################################
# Test multi-threading - 64 threads - T6
#################################################################
