<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.7"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>XeTLA: gpu::xetla::kernel Namespace Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
  $(document).ready(function() { init_search(); });
/* @license-end */
</script>
<script type="text/x-mathjax-config">
MathJax.Hub.Config({
  extensions: ["tex2jax.js"],
  jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="https://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.5/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">XeTLA<span id="projectnumber">&#160;v0.3.6</span>
   </div>
   <div id="projectbrief">IntelÂ® Xe Templates for Linear Algebra - API Definition Document</div>
  </td>
    <td>        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <span id="MSearchSelect"                onmouseover="return searchBox.OnSearchSelectShow()"                onmouseout="return searchBox.OnSearchSelectHide()">&#160;</span>
          <input type="text" id="MSearchField" value="" placeholder="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.svg" alt=""/></a>
          </span>
        </div>
</td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.7 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function(){initNavTree('namespacegpu_1_1xetla_1_1kernel.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div class="header">
  <div class="summary">
<a href="#namespaces">Namespaces</a> &#124;
<a href="#nested-classes">Classes</a> &#124;
<a href="#typedef-members">Typedefs</a>  </div>
  <div class="headertitle"><div class="title">gpu::xetla::kernel Namespace Reference</div></div>
</div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="namespaces" name="namespaces"></a>
Namespaces</h2></td></tr>
<tr class="memitem:namespacegpu_1_1xetla_1_1kernel_1_1detail"><td class="memItemLeft" align="right" valign="top">namespace &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacegpu_1_1xetla_1_1kernel_1_1detail.html">detail</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="nested-classes" name="nested-classes"></a>
Classes</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classgpu_1_1xetla_1_1kernel_1_1batch__gemm__t.html">batch_gemm_t</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classgpu_1_1xetla_1_1kernel_1_1block__2d.html">block_2d</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classgpu_1_1xetla_1_1kernel_1_1block__2d_3_01gpu__arch_1_1Xe_00_01T_01_4.html">block_2d&lt; gpu_arch::Xe, T &gt;</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1data__transformer__attr__t.html">data_transformer_attr_t</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1default__gemm__config__t.html">default_gemm_config_t</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1default__gemm__t.html">default_gemm_t</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1dispatch__policy__default.html">dispatch_policy_default</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Default GEMM_UNIVERSAL implementation.  <a href="structgpu_1_1xetla_1_1kernel_1_1dispatch__policy__default.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1dispatch__policy__int4__dequantize__kslicing.html">dispatch_policy_int4_dequantize_kslicing</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">4bit kslicing GEMM implementation.  <a href="structgpu_1_1xetla_1_1kernel_1_1dispatch__policy__int4__dequantize__kslicing.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1dispatch__policy__kslicing.html">dispatch_policy_kslicing</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Kslicing GEMM_UNIVERSAL implementation.  <a href="structgpu_1_1xetla_1_1kernel_1_1dispatch__policy__kslicing.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1dispatch__policy__stream__k.html">dispatch_policy_stream_k</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">StreamK GEMM implementation.  <a href="structgpu_1_1xetla_1_1kernel_1_1dispatch__policy__stream__k.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classgpu_1_1xetla_1_1kernel_1_1gemm__universal__t.html">gemm_universal_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">GEMM_UNIVERSAL functor.  <a href="classgpu_1_1xetla_1_1kernel_1_1gemm__universal__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classgpu_1_1xetla_1_1kernel_1_1gemm__universal__t_3_01dispatch__policy__default_3_01group__swizz08bd19f9866e2b3c01dc964b05f0cd85.html">gemm_universal_t&lt; dispatch_policy_default&lt; group_swizzle_ &gt;, gemm_t_, epilogue_t_, std::enable_if_t&lt;(group_swizzle_::arch_tag==gpu_arch::Xe)&gt; &gt;</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Default GEMM_UNIVERSAL functor, specialized for Xe architecture.  <a href="classgpu_1_1xetla_1_1kernel_1_1gemm__universal__t_3_01dispatch__policy__default_3_01group__swizz08bd19f9866e2b3c01dc964b05f0cd85.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classgpu_1_1xetla_1_1kernel_1_1gemm__universal__t_3_01dispatch__policy__int4__dequantize__kslici178205a26c5986ed8f1ffbe466dc2300.html">gemm_universal_t&lt; dispatch_policy_int4_dequantize_kslicing&lt; group_swizzle_, num_global_kslicing_, num_local_kslicing_ &gt;, gemm_t_, epilogue_t_ &gt;</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Is the GEMM functor, specialized in bit4 matB kslicing dispatch policy and Xe architecture.  <a href="classgpu_1_1xetla_1_1kernel_1_1gemm__universal__t_3_01dispatch__policy__int4__dequantize__kslici178205a26c5986ed8f1ffbe466dc2300.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classgpu_1_1xetla_1_1kernel_1_1gemm__universal__t_3_01dispatch__policy__kslicing_3_01group__swiz2f6612c2aa0f84e417c6c4e50a6c8f9a.html">gemm_universal_t&lt; dispatch_policy_kslicing&lt; group_swizzle_, num_global_kslicing_, num_local_kslicing_ &gt;, gemm_t_, epilogue_t_, std::enable_if_t&lt;(group_swizzle_::arch_tag==gpu_arch::Xe)&gt; &gt;</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Is the gemm_universal functor, specialized in kslicing dispatch policy and Xe architecture.  <a href="classgpu_1_1xetla_1_1kernel_1_1gemm__universal__t_3_01dispatch__policy__kslicing_3_01group__swiz2f6612c2aa0f84e417c6c4e50a6c8f9a.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classgpu_1_1xetla_1_1kernel_1_1gemm__universal__t_3_01dispatch__policy__stream__k_3_01gpu__arch_1068cc1829ada3a87a490c1d50a71487.html">gemm_universal_t&lt; dispatch_policy_stream_k&lt; gpu_arch::Xe &gt;, gemm_t_, epilogue_t_ &gt;</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Default GEMM_UNIVERSAL functor, specialized for Xe architecture.  <a href="classgpu_1_1xetla_1_1kernel_1_1gemm__universal__t_3_01dispatch__policy__stream__k_3_01gpu__arch_1068cc1829ada3a87a490c1d50a71487.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classgpu_1_1xetla_1_1kernel_1_1general__1d.html">general_1d</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classgpu_1_1xetla_1_1kernel_1_1general__1d_3_01gpu__arch_1_1Xe_00_01T_01_4.html">general_1d&lt; gpu_arch::Xe, T &gt;</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1group__swizzle__default.html">group_swizzle_default</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Default GROUP_SWIZZLE implementation.  <a href="structgpu_1_1xetla_1_1kernel_1_1group__swizzle__default.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1group__swizzle__snake.html">group_swizzle_snake</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">GROUP_SWIZZLE implementation of snake curve.  <a href="structgpu_1_1xetla_1_1kernel_1_1group__swizzle__snake.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1layer__norm__attr__t.html">layer_norm_attr_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sets up attribute of the layer norm.  <a href="structgpu_1_1xetla_1_1kernel_1_1layer__norm__attr__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1layer__norm__bwd__t.html">layer_norm_bwd_t</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1layer__norm__bwd__t_3_01dtype__x___00_01dtype__y___00_01dtype__w5e223ea0bd3a3851e47c460f10bccc84.html">layer_norm_bwd_t&lt; dtype_x_, dtype_y_, dtype_weight_, dtype_acc_, layer_norm_attr_, gpu_arch::Xe, ln_bwd_fused_op_ &gt;</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1layer__norm__fwd__t.html">layer_norm_fwd_t</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1layer__norm__fwd__t_3_01dtype__x___00_01dtype__y___00_01dtype__wf6b635a4d65490f92949ed8f8e6c9766.html">layer_norm_fwd_t&lt; dtype_x_, dtype_y_, dtype_weight_, dtype_acc_, layer_norm_attr_, store_for_bwd_, gpu_arch::Xe, ln_fwd_fused_op_ &gt;</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classgpu_1_1xetla_1_1kernel_1_1multi__layer__perceptron__t.html">multi_layer_perceptron_t</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1row__reduction__attr__t.html">row_reduction_attr_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sets up attribute of the row reduction.  <a href="structgpu_1_1xetla_1_1kernel_1_1row__reduction__attr__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__data__transformer.html">xetla_data_transformer</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Is the data_transformer functor.  <a href="structgpu_1_1xetla_1_1kernel_1_1xetla__data__transformer.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__data__transformer_3_01dtype__in___00_01dtype__out___00_014a477369ffef328160ffcdf09316fb24.html">xetla_data_transformer&lt; dtype_in_, dtype_out_, dtype_compute_, data_transformer_attr_, mem_layout_in_, need_fp8_op, gpu_arch::Xe &gt;</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Is the data_transformer functor for Xe Each time, each thread will load sg_tile_m x sg_tile_n data into register and do the data convert.  <a href="structgpu_1_1xetla_1_1kernel_1_1xetla__data__transformer_3_01dtype__in___00_01dtype__out___00_014a477369ffef328160ffcdf09316fb24.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html">xetla_mha_attn_reg_bwd_t</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html">xetla_mha_attn_reg_fwd_t</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html">xetla_mha_core_attn_bwd_t</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html">xetla_mha_core_attn_fwd_t</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__row__reduction__t.html">xetla_row_reduction_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Is the row_reduction functor.  <a href="structgpu_1_1xetla_1_1kernel_1_1xetla__row__reduction__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__row__reduction__t_3_01dtype__in___00_01dtype__out___00_01cd72c8b824c01ad6c9039a9957986bd1.html">xetla_row_reduction_t&lt; dtype_in_, dtype_out_, dtype_acc_, reduction_attr_, gpu_arch::Xe, fused_op_t_ &gt;</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Is the row_reduction functor for Xe The idea is threads in group will cooperatively process matrix_m x wg_tile_n.  <a href="structgpu_1_1xetla_1_1kernel_1_1xetla__row__reduction__t_3_01dtype__in___00_01dtype__out___00_01cd72c8b824c01ad6c9039a9957986bd1.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="typedef-members" name="typedef-members"></a>
Typedefs</h2></td></tr>
<tr class="memitem:a04115ab7a0eebf4245cea97b6af3d13e"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacegpu_1_1xetla_1_1kernel.html#a04115ab7a0eebf4245cea97b6af3d13e">param_kslicing_g1l1_t</a> = default_param_t::template update_t&lt; <a class="el" href="structgpu_1_1xetla_1_1elem__v__t.html">elem_v_t</a>&lt; <a class="el" href="namespacegpu_1_1xetla.html#a5636a4588add568d236bd2c22f21c341a7ebc314626ad46b30a58dd2085c69761">tune_key::GLOBAL_KSLICING_RATIO</a>, 1UL, uint32_t &gt;, <a class="el" href="structgpu_1_1xetla_1_1elem__v__t.html">elem_v_t</a>&lt; <a class="el" href="namespacegpu_1_1xetla.html#a5636a4588add568d236bd2c22f21c341a4b88b2b367e99e50daac42df131b20ef">tune_key::LOCAL_KSLICING_RATIO</a>, 1UL, uint32_t &gt;, <a class="el" href="structgpu_1_1xetla_1_1elem__t__t.html">elem_t_t</a>&lt; <a class="el" href="namespacegpu_1_1xetla.html#a5636a4588add568d236bd2c22f21c341a55159a4cd8dcce11dbee7ba2e6f6bdaa">tune_key::WG_TILE_SHAPE</a>, <a class="el" href="structgpu_1_1xetla_1_1shape.html">shape</a>&lt; 256, 256 &gt; &gt;, <a class="el" href="structgpu_1_1xetla_1_1elem__v__t.html">elem_v_t</a>&lt; <a class="el" href="namespacegpu_1_1xetla.html#a5636a4588add568d236bd2c22f21c341a9876821d0d69bc7cae7ad178e257061d">tune_key::WG_TILE_K</a>, 32UL, uint32_t &gt;, <a class="el" href="structgpu_1_1xetla_1_1elem__t__t.html">elem_t_t</a>&lt; <a class="el" href="namespacegpu_1_1xetla.html#a5636a4588add568d236bd2c22f21c341a9e5ac95978677125c7ad4fd463693e73">tune_key::SG_TILE_SHAPE</a>, <a class="el" href="structgpu_1_1xetla_1_1shape.html">shape</a>&lt; 64, 32 &gt; &gt;, <a class="el" href="structgpu_1_1xetla_1_1elem__v__t.html">elem_v_t</a>&lt; <a class="el" href="namespacegpu_1_1xetla.html#a5636a4588add568d236bd2c22f21c341aa3db0a8ec3ccef1cf08bdb5b9d6db994">tune_key::DISPATCH_POLICY</a>, <a class="el" href="namespacegpu_1_1xetla.html#a43dcfba6f09f68dd7de522fad3fa9dbcac2d610370df67f44490982e5bb30b4e5">tune_key_value::DISPATCH_POLICY_KSLICING</a> &gt; &gt;</td></tr>
<tr class="separator:a04115ab7a0eebf4245cea97b6af3d13e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae56a98d76edcdbc8ff443b493efa1ce5"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacegpu_1_1xetla_1_1kernel.html#ae56a98d76edcdbc8ff443b493efa1ce5">param_kslicing_g2l1_t</a> = default_param_t::template update_t&lt; <a class="el" href="structgpu_1_1xetla_1_1elem__v__t.html">elem_v_t</a>&lt; <a class="el" href="namespacegpu_1_1xetla.html#a5636a4588add568d236bd2c22f21c341a7ebc314626ad46b30a58dd2085c69761">tune_key::GLOBAL_KSLICING_RATIO</a>, 2UL, uint32_t &gt;, <a class="el" href="structgpu_1_1xetla_1_1elem__v__t.html">elem_v_t</a>&lt; <a class="el" href="namespacegpu_1_1xetla.html#a5636a4588add568d236bd2c22f21c341a4b88b2b367e99e50daac42df131b20ef">tune_key::LOCAL_KSLICING_RATIO</a>, 1UL, uint32_t &gt;, <a class="el" href="structgpu_1_1xetla_1_1elem__t__t.html">elem_t_t</a>&lt; <a class="el" href="namespacegpu_1_1xetla.html#a5636a4588add568d236bd2c22f21c341a55159a4cd8dcce11dbee7ba2e6f6bdaa">tune_key::WG_TILE_SHAPE</a>, <a class="el" href="structgpu_1_1xetla_1_1shape.html">shape</a>&lt; 256, 256 &gt; &gt;, <a class="el" href="structgpu_1_1xetla_1_1elem__v__t.html">elem_v_t</a>&lt; <a class="el" href="namespacegpu_1_1xetla.html#a5636a4588add568d236bd2c22f21c341a9876821d0d69bc7cae7ad178e257061d">tune_key::WG_TILE_K</a>, 32UL, uint32_t &gt;, <a class="el" href="structgpu_1_1xetla_1_1elem__t__t.html">elem_t_t</a>&lt; <a class="el" href="namespacegpu_1_1xetla.html#a5636a4588add568d236bd2c22f21c341a9e5ac95978677125c7ad4fd463693e73">tune_key::SG_TILE_SHAPE</a>, <a class="el" href="structgpu_1_1xetla_1_1shape.html">shape</a>&lt; 64, 32 &gt; &gt;, <a class="el" href="structgpu_1_1xetla_1_1elem__v__t.html">elem_v_t</a>&lt; <a class="el" href="namespacegpu_1_1xetla.html#a5636a4588add568d236bd2c22f21c341aa3db0a8ec3ccef1cf08bdb5b9d6db994">tune_key::DISPATCH_POLICY</a>, <a class="el" href="namespacegpu_1_1xetla.html#a43dcfba6f09f68dd7de522fad3fa9dbcac2d610370df67f44490982e5bb30b4e5">tune_key_value::DISPATCH_POLICY_KSLICING</a> &gt; &gt;</td></tr>
<tr class="separator:ae56a98d76edcdbc8ff443b493efa1ce5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a62487614bc778bea7b5323e2fe4788ce"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacegpu_1_1xetla_1_1kernel.html#a62487614bc778bea7b5323e2fe4788ce">param_kslicing_g1l2_t</a> = default_param_t::template update_t&lt; <a class="el" href="structgpu_1_1xetla_1_1elem__v__t.html">elem_v_t</a>&lt; <a class="el" href="namespacegpu_1_1xetla.html#a5636a4588add568d236bd2c22f21c341a7ebc314626ad46b30a58dd2085c69761">tune_key::GLOBAL_KSLICING_RATIO</a>, 1UL, uint32_t &gt;, <a class="el" href="structgpu_1_1xetla_1_1elem__v__t.html">elem_v_t</a>&lt; <a class="el" href="namespacegpu_1_1xetla.html#a5636a4588add568d236bd2c22f21c341a4b88b2b367e99e50daac42df131b20ef">tune_key::LOCAL_KSLICING_RATIO</a>, 2UL, uint32_t &gt;, <a class="el" href="structgpu_1_1xetla_1_1elem__t__t.html">elem_t_t</a>&lt; <a class="el" href="namespacegpu_1_1xetla.html#a5636a4588add568d236bd2c22f21c341a55159a4cd8dcce11dbee7ba2e6f6bdaa">tune_key::WG_TILE_SHAPE</a>, <a class="el" href="structgpu_1_1xetla_1_1shape.html">shape</a>&lt; 128, 64 &gt; &gt;, <a class="el" href="structgpu_1_1xetla_1_1elem__v__t.html">elem_v_t</a>&lt; <a class="el" href="namespacegpu_1_1xetla.html#a5636a4588add568d236bd2c22f21c341a9876821d0d69bc7cae7ad178e257061d">tune_key::WG_TILE_K</a>, 32UL, uint32_t &gt;, <a class="el" href="structgpu_1_1xetla_1_1elem__t__t.html">elem_t_t</a>&lt; <a class="el" href="namespacegpu_1_1xetla.html#a5636a4588add568d236bd2c22f21c341a9e5ac95978677125c7ad4fd463693e73">tune_key::SG_TILE_SHAPE</a>, <a class="el" href="structgpu_1_1xetla_1_1shape.html">shape</a>&lt; 32, 16 &gt; &gt;, <a class="el" href="structgpu_1_1xetla_1_1elem__v__t.html">elem_v_t</a>&lt; <a class="el" href="namespacegpu_1_1xetla.html#a5636a4588add568d236bd2c22f21c341aa3db0a8ec3ccef1cf08bdb5b9d6db994">tune_key::DISPATCH_POLICY</a>, <a class="el" href="namespacegpu_1_1xetla.html#a43dcfba6f09f68dd7de522fad3fa9dbcac2d610370df67f44490982e5bb30b4e5">tune_key_value::DISPATCH_POLICY_KSLICING</a> &gt; &gt;</td></tr>
<tr class="separator:a62487614bc778bea7b5323e2fe4788ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Typedef Documentation</h2>
<a id="a04115ab7a0eebf4245cea97b6af3d13e" name="a04115ab7a0eebf4245cea97b6af3d13e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a04115ab7a0eebf4245cea97b6af3d13e">&#9670;&#160;</a></span>param_kslicing_g1l1_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="namespacegpu_1_1xetla_1_1kernel.html#a04115ab7a0eebf4245cea97b6af3d13e">gpu::xetla::kernel::param_kslicing_g1l1_t</a> = typedef default_param_t::template update_t&lt; <a class="el" href="structgpu_1_1xetla_1_1elem__v__t.html">elem_v_t</a>&lt;<a class="el" href="namespacegpu_1_1xetla.html#a5636a4588add568d236bd2c22f21c341a7ebc314626ad46b30a58dd2085c69761">tune_key::GLOBAL_KSLICING_RATIO</a>, 1UL, uint32_t&gt;, <a class="el" href="structgpu_1_1xetla_1_1elem__v__t.html">elem_v_t</a>&lt;<a class="el" href="namespacegpu_1_1xetla.html#a5636a4588add568d236bd2c22f21c341a4b88b2b367e99e50daac42df131b20ef">tune_key::LOCAL_KSLICING_RATIO</a>, 1UL, uint32_t&gt;, <a class="el" href="structgpu_1_1xetla_1_1elem__t__t.html">elem_t_t</a>&lt;<a class="el" href="namespacegpu_1_1xetla.html#a5636a4588add568d236bd2c22f21c341a55159a4cd8dcce11dbee7ba2e6f6bdaa">tune_key::WG_TILE_SHAPE</a>, <a class="el" href="structgpu_1_1xetla_1_1shape.html">shape</a>&lt;256, 256&gt; &gt;, <a class="el" href="structgpu_1_1xetla_1_1elem__v__t.html">elem_v_t</a>&lt;<a class="el" href="namespacegpu_1_1xetla.html#a5636a4588add568d236bd2c22f21c341a9876821d0d69bc7cae7ad178e257061d">tune_key::WG_TILE_K</a>, 32UL, uint32_t&gt;, <a class="el" href="structgpu_1_1xetla_1_1elem__t__t.html">elem_t_t</a>&lt;<a class="el" href="namespacegpu_1_1xetla.html#a5636a4588add568d236bd2c22f21c341a9e5ac95978677125c7ad4fd463693e73">tune_key::SG_TILE_SHAPE</a>, <a class="el" href="structgpu_1_1xetla_1_1shape.html">shape</a>&lt;64, 32&gt; &gt;, <a class="el" href="structgpu_1_1xetla_1_1elem__v__t.html">elem_v_t</a>&lt;<a class="el" href="namespacegpu_1_1xetla.html#a5636a4588add568d236bd2c22f21c341aa3db0a8ec3ccef1cf08bdb5b9d6db994">tune_key::DISPATCH_POLICY</a>, <a class="el" href="namespacegpu_1_1xetla.html#a43dcfba6f09f68dd7de522fad3fa9dbcac2d610370df67f44490982e5bb30b4e5">tune_key_value::DISPATCH_POLICY_KSLICING</a>&gt; &gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a62487614bc778bea7b5323e2fe4788ce" name="a62487614bc778bea7b5323e2fe4788ce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a62487614bc778bea7b5323e2fe4788ce">&#9670;&#160;</a></span>param_kslicing_g1l2_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="namespacegpu_1_1xetla_1_1kernel.html#a62487614bc778bea7b5323e2fe4788ce">gpu::xetla::kernel::param_kslicing_g1l2_t</a> = typedef default_param_t::template update_t&lt; <a class="el" href="structgpu_1_1xetla_1_1elem__v__t.html">elem_v_t</a>&lt;<a class="el" href="namespacegpu_1_1xetla.html#a5636a4588add568d236bd2c22f21c341a7ebc314626ad46b30a58dd2085c69761">tune_key::GLOBAL_KSLICING_RATIO</a>, 1UL, uint32_t&gt;, <a class="el" href="structgpu_1_1xetla_1_1elem__v__t.html">elem_v_t</a>&lt;<a class="el" href="namespacegpu_1_1xetla.html#a5636a4588add568d236bd2c22f21c341a4b88b2b367e99e50daac42df131b20ef">tune_key::LOCAL_KSLICING_RATIO</a>, 2UL, uint32_t&gt;, <a class="el" href="structgpu_1_1xetla_1_1elem__t__t.html">elem_t_t</a>&lt;<a class="el" href="namespacegpu_1_1xetla.html#a5636a4588add568d236bd2c22f21c341a55159a4cd8dcce11dbee7ba2e6f6bdaa">tune_key::WG_TILE_SHAPE</a>, <a class="el" href="structgpu_1_1xetla_1_1shape.html">shape</a>&lt;128, 64&gt; &gt;, <a class="el" href="structgpu_1_1xetla_1_1elem__v__t.html">elem_v_t</a>&lt;<a class="el" href="namespacegpu_1_1xetla.html#a5636a4588add568d236bd2c22f21c341a9876821d0d69bc7cae7ad178e257061d">tune_key::WG_TILE_K</a>, 32UL, uint32_t&gt;, <a class="el" href="structgpu_1_1xetla_1_1elem__t__t.html">elem_t_t</a>&lt;<a class="el" href="namespacegpu_1_1xetla.html#a5636a4588add568d236bd2c22f21c341a9e5ac95978677125c7ad4fd463693e73">tune_key::SG_TILE_SHAPE</a>, <a class="el" href="structgpu_1_1xetla_1_1shape.html">shape</a>&lt;32, 16&gt; &gt;, <a class="el" href="structgpu_1_1xetla_1_1elem__v__t.html">elem_v_t</a>&lt;<a class="el" href="namespacegpu_1_1xetla.html#a5636a4588add568d236bd2c22f21c341aa3db0a8ec3ccef1cf08bdb5b9d6db994">tune_key::DISPATCH_POLICY</a>, <a class="el" href="namespacegpu_1_1xetla.html#a43dcfba6f09f68dd7de522fad3fa9dbcac2d610370df67f44490982e5bb30b4e5">tune_key_value::DISPATCH_POLICY_KSLICING</a>&gt; &gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae56a98d76edcdbc8ff443b493efa1ce5" name="ae56a98d76edcdbc8ff443b493efa1ce5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae56a98d76edcdbc8ff443b493efa1ce5">&#9670;&#160;</a></span>param_kslicing_g2l1_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="namespacegpu_1_1xetla_1_1kernel.html#ae56a98d76edcdbc8ff443b493efa1ce5">gpu::xetla::kernel::param_kslicing_g2l1_t</a> = typedef default_param_t::template update_t&lt; <a class="el" href="structgpu_1_1xetla_1_1elem__v__t.html">elem_v_t</a>&lt;<a class="el" href="namespacegpu_1_1xetla.html#a5636a4588add568d236bd2c22f21c341a7ebc314626ad46b30a58dd2085c69761">tune_key::GLOBAL_KSLICING_RATIO</a>, 2UL, uint32_t&gt;, <a class="el" href="structgpu_1_1xetla_1_1elem__v__t.html">elem_v_t</a>&lt;<a class="el" href="namespacegpu_1_1xetla.html#a5636a4588add568d236bd2c22f21c341a4b88b2b367e99e50daac42df131b20ef">tune_key::LOCAL_KSLICING_RATIO</a>, 1UL, uint32_t&gt;, <a class="el" href="structgpu_1_1xetla_1_1elem__t__t.html">elem_t_t</a>&lt;<a class="el" href="namespacegpu_1_1xetla.html#a5636a4588add568d236bd2c22f21c341a55159a4cd8dcce11dbee7ba2e6f6bdaa">tune_key::WG_TILE_SHAPE</a>, <a class="el" href="structgpu_1_1xetla_1_1shape.html">shape</a>&lt;256, 256&gt; &gt;, <a class="el" href="structgpu_1_1xetla_1_1elem__v__t.html">elem_v_t</a>&lt;<a class="el" href="namespacegpu_1_1xetla.html#a5636a4588add568d236bd2c22f21c341a9876821d0d69bc7cae7ad178e257061d">tune_key::WG_TILE_K</a>, 32UL, uint32_t&gt;, <a class="el" href="structgpu_1_1xetla_1_1elem__t__t.html">elem_t_t</a>&lt;<a class="el" href="namespacegpu_1_1xetla.html#a5636a4588add568d236bd2c22f21c341a9e5ac95978677125c7ad4fd463693e73">tune_key::SG_TILE_SHAPE</a>, <a class="el" href="structgpu_1_1xetla_1_1shape.html">shape</a>&lt;64, 32&gt; &gt;, <a class="el" href="structgpu_1_1xetla_1_1elem__v__t.html">elem_v_t</a>&lt;<a class="el" href="namespacegpu_1_1xetla.html#a5636a4588add568d236bd2c22f21c341aa3db0a8ec3ccef1cf08bdb5b9d6db994">tune_key::DISPATCH_POLICY</a>, <a class="el" href="namespacegpu_1_1xetla.html#a43dcfba6f09f68dd7de522fad3fa9dbcac2d610370df67f44490982e5bb30b4e5">tune_key_value::DISPATCH_POLICY_KSLICING</a>&gt; &gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="namespacegpu.html">gpu</a></li><li class="navelem"><a class="el" href="namespacegpu_1_1xetla.html">xetla</a></li><li class="navelem"><a class="el" href="namespacegpu_1_1xetla_1_1kernel.html">kernel</a></li>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.7 </li>
  </ul>
</div>
</body>
</html>
