// Seed: 2548327825
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  input wire id_2;
  input wire id_1;
  tri0 id_4;
  assign id_4 = 1;
  assign id_3 = 1;
endmodule
module module_1 (
    output wor module_1,
    output supply1 id_1,
    inout wire id_2,
    output tri0 id_3,
    input uwire id_4,
    input wand id_5,
    output tri1 id_6,
    input supply0 id_7
);
  tri0 id_9;
  assign id_0 = id_9;
  wire id_10, id_11, id_12;
  module_0(
      id_10, id_10, id_12
  );
endmodule
