

================================================================
== Vivado HLS Report for 'div'
================================================================
* Date:           Fri Aug 31 20:46:29 2018

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        operator_long_div
* Solution:       vivado_hls
* Product family: kintex7
* Target device:  xc7k160tfbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   2.50|     2.084|        0.31|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   22|   22|   22|   22|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 23
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.71>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%a_read = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %a) nounwind"   --->   Operation 24 'read' 'a_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%sext_cast = sext i64 %a_read to i129" [test.cpp:3]   --->   Operation 25 'sext' 'sext_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [19/19] (1.71ns)   --->   "%mul = mul i129 %sext_cast, 24595658764946068822" [test.cpp:3]   --->   Operation 26 'mul' 'mul' <Predicate = true> <Delay = 1.71> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 18> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%tmp_4 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %a_read, i32 63)" [test.cpp:3]   --->   Operation 27 'bitselect' 'tmp_4' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.71>
ST_2 : Operation 28 [18/19] (1.71ns)   --->   "%mul = mul i129 %sext_cast, 24595658764946068822" [test.cpp:3]   --->   Operation 28 'mul' 'mul' <Predicate = true> <Delay = 1.71> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 18> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 1.71>
ST_3 : Operation 29 [17/19] (1.71ns)   --->   "%mul = mul i129 %sext_cast, 24595658764946068822" [test.cpp:3]   --->   Operation 29 'mul' 'mul' <Predicate = true> <Delay = 1.71> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 18> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 1.71>
ST_4 : Operation 30 [16/19] (1.71ns)   --->   "%mul = mul i129 %sext_cast, 24595658764946068822" [test.cpp:3]   --->   Operation 30 'mul' 'mul' <Predicate = true> <Delay = 1.71> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 18> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 1.71>
ST_5 : Operation 31 [15/19] (1.71ns)   --->   "%mul = mul i129 %sext_cast, 24595658764946068822" [test.cpp:3]   --->   Operation 31 'mul' 'mul' <Predicate = true> <Delay = 1.71> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 18> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 1.71>
ST_6 : Operation 32 [14/19] (1.71ns)   --->   "%mul = mul i129 %sext_cast, 24595658764946068822" [test.cpp:3]   --->   Operation 32 'mul' 'mul' <Predicate = true> <Delay = 1.71> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 18> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 1.71>
ST_7 : Operation 33 [13/19] (1.71ns)   --->   "%mul = mul i129 %sext_cast, 24595658764946068822" [test.cpp:3]   --->   Operation 33 'mul' 'mul' <Predicate = true> <Delay = 1.71> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 18> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 1.71>
ST_8 : Operation 34 [12/19] (1.71ns)   --->   "%mul = mul i129 %sext_cast, 24595658764946068822" [test.cpp:3]   --->   Operation 34 'mul' 'mul' <Predicate = true> <Delay = 1.71> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 18> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 1.71>
ST_9 : Operation 35 [11/19] (1.71ns)   --->   "%mul = mul i129 %sext_cast, 24595658764946068822" [test.cpp:3]   --->   Operation 35 'mul' 'mul' <Predicate = true> <Delay = 1.71> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 18> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 1.71>
ST_10 : Operation 36 [10/19] (1.71ns)   --->   "%mul = mul i129 %sext_cast, 24595658764946068822" [test.cpp:3]   --->   Operation 36 'mul' 'mul' <Predicate = true> <Delay = 1.71> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 18> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 1.71>
ST_11 : Operation 37 [9/19] (1.71ns)   --->   "%mul = mul i129 %sext_cast, 24595658764946068822" [test.cpp:3]   --->   Operation 37 'mul' 'mul' <Predicate = true> <Delay = 1.71> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 18> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 1.71>
ST_12 : Operation 38 [8/19] (1.71ns)   --->   "%mul = mul i129 %sext_cast, 24595658764946068822" [test.cpp:3]   --->   Operation 38 'mul' 'mul' <Predicate = true> <Delay = 1.71> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 18> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 1.71>
ST_13 : Operation 39 [7/19] (1.71ns)   --->   "%mul = mul i129 %sext_cast, 24595658764946068822" [test.cpp:3]   --->   Operation 39 'mul' 'mul' <Predicate = true> <Delay = 1.71> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 18> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 1.71>
ST_14 : Operation 40 [6/19] (1.71ns)   --->   "%mul = mul i129 %sext_cast, 24595658764946068822" [test.cpp:3]   --->   Operation 40 'mul' 'mul' <Predicate = true> <Delay = 1.71> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 18> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 1.71>
ST_15 : Operation 41 [5/19] (1.71ns)   --->   "%mul = mul i129 %sext_cast, 24595658764946068822" [test.cpp:3]   --->   Operation 41 'mul' 'mul' <Predicate = true> <Delay = 1.71> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 18> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 1.71>
ST_16 : Operation 42 [4/19] (1.71ns)   --->   "%mul = mul i129 %sext_cast, 24595658764946068822" [test.cpp:3]   --->   Operation 42 'mul' 'mul' <Predicate = true> <Delay = 1.71> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 18> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 1.71>
ST_17 : Operation 43 [3/19] (1.71ns)   --->   "%mul = mul i129 %sext_cast, 24595658764946068822" [test.cpp:3]   --->   Operation 43 'mul' 'mul' <Predicate = true> <Delay = 1.71> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 18> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 1.71>
ST_18 : Operation 44 [2/19] (1.71ns)   --->   "%mul = mul i129 %sext_cast, 24595658764946068822" [test.cpp:3]   --->   Operation 44 'mul' 'mul' <Predicate = true> <Delay = 1.71> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 18> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 1.71>
ST_19 : Operation 45 [1/19] (1.71ns)   --->   "%mul = mul i129 %sext_cast, 24595658764946068822" [test.cpp:3]   --->   Operation 45 'mul' 'mul' <Predicate = true> <Delay = 1.71> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 18> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 46 [1/1] (0.00ns)   --->   "%tmp_6 = call i63 @_ssdm_op_PartSelect.i63.i129.i32.i32(i129 %mul, i32 66, i32 128)" [test.cpp:3]   --->   Operation 46 'partselect' 'tmp_6' <Predicate = true> <Delay = 0.00>

State 20 <SV = 19> <Delay = 2.08>
ST_20 : Operation 47 [2/2] (2.08ns)   --->   "%neg_mul = sub i129 0, %mul" [test.cpp:3]   --->   Operation 47 'sub' 'neg_mul' <Predicate = (tmp_4)> <Delay = 2.08> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 2.08>
ST_21 : Operation 48 [1/2] (2.08ns)   --->   "%neg_mul = sub i129 0, %mul" [test.cpp:3]   --->   Operation 48 'sub' 'neg_mul' <Predicate = (tmp_4)> <Delay = 2.08> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 1.97>
ST_22 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node neg_ti)   --->   "%tmp_5 = call i63 @_ssdm_op_PartSelect.i63.i129.i32.i32(i129 %neg_mul, i32 66, i32 128)" [test.cpp:3]   --->   Operation 49 'partselect' 'tmp_5' <Predicate = (tmp_4)> <Delay = 0.00>
ST_22 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node neg_ti)   --->   "%tmp_1 = sext i63 %tmp_5 to i64" [test.cpp:3]   --->   Operation 50 'sext' 'tmp_1' <Predicate = (tmp_4)> <Delay = 0.00>
ST_22 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_2 = sext i63 %tmp_6 to i64" [test.cpp:3]   --->   Operation 51 'sext' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node neg_ti)   --->   "%tmp_3 = select i1 %tmp_4, i64 %tmp_1, i64 %tmp_2" [test.cpp:3]   --->   Operation 52 'select' 'tmp_3' <Predicate = (tmp_4)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 53 [1/1] (1.97ns) (out node of the LUT)   --->   "%neg_ti = sub i64 0, %tmp_3" [test.cpp:3]   --->   Operation 53 'sub' 'neg_ti' <Predicate = (tmp_4)> <Delay = 1.97> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 0.77>
ST_23 : Operation 54 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64 %a) nounwind, !map !7"   --->   Operation 54 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 55 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64 0) nounwind, !map !13"   --->   Operation 55 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 56 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @div_str) nounwind"   --->   Operation 56 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 57 [1/1] (0.77ns)   --->   "%tmp = select i1 %tmp_4, i64 %neg_ti, i64 %tmp_2" [test.cpp:3]   --->   Operation 57 'select' 'tmp' <Predicate = true> <Delay = 0.77> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 58 [1/1] (0.00ns)   --->   "ret i64 %tmp" [test.cpp:3]   --->   Operation 58 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 2.5ns, clock uncertainty: 0.312ns.

 <State 1>: 1.71ns
The critical path consists of the following:
	wire read on port 'a' [5]  (0 ns)
	'mul' operation ('mul', test.cpp:3) [7]  (1.71 ns)

 <State 2>: 1.71ns
The critical path consists of the following:
	'mul' operation ('mul', test.cpp:3) [7]  (1.71 ns)

 <State 3>: 1.71ns
The critical path consists of the following:
	'mul' operation ('mul', test.cpp:3) [7]  (1.71 ns)

 <State 4>: 1.71ns
The critical path consists of the following:
	'mul' operation ('mul', test.cpp:3) [7]  (1.71 ns)

 <State 5>: 1.71ns
The critical path consists of the following:
	'mul' operation ('mul', test.cpp:3) [7]  (1.71 ns)

 <State 6>: 1.71ns
The critical path consists of the following:
	'mul' operation ('mul', test.cpp:3) [7]  (1.71 ns)

 <State 7>: 1.71ns
The critical path consists of the following:
	'mul' operation ('mul', test.cpp:3) [7]  (1.71 ns)

 <State 8>: 1.71ns
The critical path consists of the following:
	'mul' operation ('mul', test.cpp:3) [7]  (1.71 ns)

 <State 9>: 1.71ns
The critical path consists of the following:
	'mul' operation ('mul', test.cpp:3) [7]  (1.71 ns)

 <State 10>: 1.71ns
The critical path consists of the following:
	'mul' operation ('mul', test.cpp:3) [7]  (1.71 ns)

 <State 11>: 1.71ns
The critical path consists of the following:
	'mul' operation ('mul', test.cpp:3) [7]  (1.71 ns)

 <State 12>: 1.71ns
The critical path consists of the following:
	'mul' operation ('mul', test.cpp:3) [7]  (1.71 ns)

 <State 13>: 1.71ns
The critical path consists of the following:
	'mul' operation ('mul', test.cpp:3) [7]  (1.71 ns)

 <State 14>: 1.71ns
The critical path consists of the following:
	'mul' operation ('mul', test.cpp:3) [7]  (1.71 ns)

 <State 15>: 1.71ns
The critical path consists of the following:
	'mul' operation ('mul', test.cpp:3) [7]  (1.71 ns)

 <State 16>: 1.71ns
The critical path consists of the following:
	'mul' operation ('mul', test.cpp:3) [7]  (1.71 ns)

 <State 17>: 1.71ns
The critical path consists of the following:
	'mul' operation ('mul', test.cpp:3) [7]  (1.71 ns)

 <State 18>: 1.71ns
The critical path consists of the following:
	'mul' operation ('mul', test.cpp:3) [7]  (1.71 ns)

 <State 19>: 1.71ns
The critical path consists of the following:
	'mul' operation ('mul', test.cpp:3) [7]  (1.71 ns)

 <State 20>: 2.08ns
The critical path consists of the following:
	'sub' operation ('neg_mul', test.cpp:3) [8]  (2.08 ns)

 <State 21>: 2.08ns
The critical path consists of the following:
	'sub' operation ('neg_mul', test.cpp:3) [8]  (2.08 ns)

 <State 22>: 1.97ns
The critical path consists of the following:
	'select' operation ('tmp_3', test.cpp:3) [14]  (0 ns)
	'sub' operation ('neg_ti', test.cpp:3) [15]  (1.97 ns)

 <State 23>: 0.775ns
The critical path consists of the following:
	'select' operation ('tmp', test.cpp:3) [16]  (0.775 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
