cocci_test_suite() {
	unsigned long cocci_id/* arch/arm/mach-omap2/cpuidle44xx.c 98 */;
	bool cocci_id/* arch/arm/mach-omap2/cpuidle44xx.c 69 */[MAX_CPUS];
	atomic_t cocci_id/* arch/arm/mach-omap2/cpuidle44xx.c 68 */;
	struct clockdomain *cocci_id/* arch/arm/mach-omap2/cpuidle44xx.c 66 */[MAX_CPUS];
	struct powerdomain *cocci_id/* arch/arm/mach-omap2/cpuidle44xx.c 65 */;
	struct idle_statedata cocci_id/* arch/arm/mach-omap2/cpuidle44xx.c 34 */[];
	struct cpuidle_driver *cocci_id/* arch/arm/mach-omap2/cpuidle44xx.c 293 */;
	int __init cocci_id/* arch/arm/mach-omap2/cpuidle44xx.c 291 */;
	void cocci_id/* arch/arm/mach-omap2/cpuidle44xx.c 291 */;
	struct idle_statedata {
		u32 cpu_state;
		u32 mpu_logic_state;
		u32 mpu_state;
		u32 mpu_state_vote;
	} cocci_id/* arch/arm/mach-omap2/cpuidle44xx.c 27 */;
	struct cpuidle_driver cocci_id/* arch/arm/mach-omap2/cpuidle44xx.c 222 */;
	u32 cocci_id/* arch/arm/mach-omap2/cpuidle44xx.c 124 */;
	struct idle_statedata *cocci_id/* arch/arm/mach-omap2/cpuidle44xx.c 123 */;
	struct cpuidle_device *cocci_id/* arch/arm/mach-omap2/cpuidle44xx.c 119 */;
	int cocci_id/* arch/arm/mach-omap2/cpuidle44xx.c 119 */;
}
