Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Thu Aug 26 15:14:19 2021
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit AlmaLinux release 8.3 (Purple Manul)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/iir_sos16/UniformILPNew/iir_sos16_UniformILPNew_98_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.552ns  (required time - arrival time)
  Source:                 Delay1No15_instance/Y_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Sum22_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.290ns  (logic 0.986ns (29.970%)  route 2.304ns (70.030%))
  Logic Levels:           10  (CARRY8=3 LUT3=1 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.678ns = ( 5.678 - 4.000 ) 
    Source Clock Delay      (SCD):    2.185ns
    Clock Pessimism Removal (CPR):    0.359ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.234ns (routing 0.170ns, distribution 1.064ns)
  Clock Net Delay (Destination): 1.018ns (routing 0.155ns, distribution 0.863ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.600     0.600 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.600    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.600 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.923    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.951 r  clk_IBUF_BUFG_inst/O
    X4Y7 (CLOCK_ROOT)    net (fo=12953, routed)       1.234     2.185    Delay1No15_instance/clk_IBUF_BUFG
    SLICE_X129Y438       FDCE                                         r  Delay1No15_instance/Y_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y438       FDCE (Prop_FFF_SLICEM_C_Q)
                                                      0.076     2.261 r  Delay1No15_instance/Y_reg[2]/Q
                         net (fo=4, routed)           0.584     2.845    Delay1No14_instance/Y_reg[33]_0[2]
    SLICE_X126Y457       LUT4 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.100     2.945 r  Delay1No14_instance/geqOp_carry_i_15/O
                         net (fo=1, routed)           0.016     2.961    Sum22_1_impl_instance/FPAddSubOp_instance/S[1]
    SLICE_X126Y457       CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190     3.151 r  Sum22_1_impl_instance/FPAddSubOp_instance/geqOp_carry/CO[7]
                         net (fo=1, routed)           0.026     3.177    Sum22_1_impl_instance/FPAddSubOp_instance/geqOp_carry_n_0
    SLICE_X126Y458       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.192 r  Sum22_1_impl_instance/FPAddSubOp_instance/geqOp_carry__0/CO[7]
                         net (fo=1, routed)           0.026     3.218    Sum22_1_impl_instance/FPAddSubOp_instance/geqOp_carry__0_n_0
    SLICE_X126Y459       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[0])
                                                      0.052     3.270 r  Sum22_1_impl_instance/FPAddSubOp_instance/geqOp_carry__1/CO[0]
                         net (fo=72, routed)          0.340     3.610    Delay1No15_instance/CO[0]
    SLICE_X125Y462       LUT5 (Prop_H5LUT_SLICEL_I4_O)
                                                      0.065     3.675 r  Delay1No15_instance/shiftedFracY_d1[12]_i_4/O
                         net (fo=3, routed)           0.240     3.915    Delay1No14_instance/Y_reg[23]_0[0]
    SLICE_X123Y463       LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.149     4.064 r  Delay1No14_instance/shiftedFracY_d1[32]_i_9/O
                         net (fo=3, routed)           0.116     4.180    Delay1No14_instance/shiftedFracY_d1[32]_i_9_n_0
    SLICE_X123Y464       LUT5 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.149     4.329 r  Delay1No14_instance/shiftedFracY_d1[12]_i_3/O
                         net (fo=33, routed)          0.414     4.743    Delay1No14_instance/shiftVal__5[0]
    SLICE_X126Y456       LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.051     4.794 r  Delay1No14_instance/shiftedFracY_d1[15]_i_3/O
                         net (fo=4, routed)           0.376     5.170    Delay1No14_instance/shiftedFracY_d1_reg[8][0]
    SLICE_X121Y463       LUT5 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.051     5.221 r  Delay1No14_instance/shiftedFracY_d1[3]_i_1/O
                         net (fo=2, routed)           0.094     5.315    Delay1No14_instance/level4__0[3]
    SLICE_X121Y463       LUT3 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.088     5.403 r  Delay1No14_instance/shiftedFracY_d1[19]_i_1/O
                         net (fo=1, routed)           0.072     5.475    Sum22_1_impl_instance/FPAddSubOp_instance/shiftedFracY[8]
    SLICE_X121Y463       FDRE                                         r  Sum22_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AP13                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.349     4.349 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.349    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.349 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.636    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.660 r  clk_IBUF_BUFG_inst/O
    X4Y7 (CLOCK_ROOT)    net (fo=12953, routed)       1.018     5.678    Sum22_1_impl_instance/FPAddSubOp_instance/clk
    SLICE_X121Y463       FDRE                                         r  Sum22_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[19]/C
                         clock pessimism              0.359     6.036    
                         clock uncertainty           -0.035     6.001    
    SLICE_X121Y463       FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.025     6.026    Sum22_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[19]
  -------------------------------------------------------------------
                         required time                          6.026    
                         arrival time                          -5.475    
  -------------------------------------------------------------------
                         slack                                  0.552    




