{'mode_transfer': {'DefVars': ['mmc_clk'],
                   'Lines': ['35:D'],
                   'Sensitivities': [<pyverilog.vparser.ast.Assign object at 0x7f35f321cc90>]},
 'prescaler': {'DefVars': ['prescaler', 'mmc_clk'],
               'Lines': ['29:D', '35:D'],
               'Sensitivities': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f35f3213990>,
                                 <pyverilog.vparser.ast.Assign object at 0x7f35f321cc90>]},
 'rst': {'DefVars': [None, None],
         'Lines': ['26:C', '26:C'],
         'Sensitivities': [['rst'], ['rst']]},
 'sys_clk': {'DefVars': ['mmc_clk'],
             'Lines': ['35:D'],
             'Sensitivities': [<pyverilog.vparser.ast.Assign object at 0x7f35f321cc90>]}}
