# Microprocessor Design Final Project
Simulated a single-cycle RISC_V microprocessor in VHDL 
