{"auto_keywords": [{"score": 0.03192280240290009, "phrase": "motion_estimation"}, {"score": 0.00481495049065317, "phrase": "dynamic_parallel_computing_architecture_for_video_processing"}, {"score": 0.004322967486451877, "phrase": "motion_estimation_preprocessing_algorithm"}, {"score": 0.003951453722517865, "phrase": "new_dynamically_parallel_computing_architecture"}, {"score": 0.0034841647157189985, "phrase": "multiple_parallel_units"}, {"score": 0.002910545717767559, "phrase": "advance_video"}, {"score": 0.0027575842698911173, "phrase": "directed_acyclic_graph"}, {"score": 0.00247529638625566, "phrase": "video_coding_algorithms"}, {"score": 0.0021821915946356168, "phrase": "video_processing"}, {"score": 0.0021049977753042253, "phrase": "minimum_sacrifice"}], "paper_keywords": ["Motion estimation", " Video coding", " Parallel processing", " Parallel architecture", " FPGA"], "paper_abstract": "In this paper, motion estimation preprocessing algorithm is mapped onto a new dynamically parallel computing architecture, namely, the parallel computing architecture, which consists of multiple parallel units It eventually reduces the computation required for motion estimation in advance video coding A directed acyclic graph is constructed to represent the video coding algorithms comprising motion estimation This speeds up the video processing with minimum sacrifice", "paper_title": "Dynamic Parallel Computing Architecture for Video Processing", "paper_id": "WOS:000284971800015"}