
*** Running vivado
    with args -log linebuffer_test_wrapper.vdi -applog -m64 -messageDb vivado.pb -mode batch -source linebuffer_test_wrapper.tcl -notrace


****** Vivado v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:44:32 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source linebuffer_test_wrapper.tcl -notrace
Command: open_checkpoint /home/mike/Documents/osiris-hdl/projects/zybo_linebuffer_test/zybo_linebuffer_test.runs/impl_1/linebuffer_test_wrapper.dcp
INFO: [Netlist 29-17] Analyzing 244 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.4
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/mike/Documents/osiris-hdl/projects/zybo_linebuffer_test/zybo_linebuffer_test.runs/impl_1/.Xil/Vivado-15144-mike-HP-Z600-Workstation/dcp/linebuffer_test_wrapper_board.xdc]
Finished Parsing XDC File [/home/mike/Documents/osiris-hdl/projects/zybo_linebuffer_test/zybo_linebuffer_test.runs/impl_1/.Xil/Vivado-15144-mike-HP-Z600-Workstation/dcp/linebuffer_test_wrapper_board.xdc]
Parsing XDC File [/home/mike/Documents/osiris-hdl/projects/zybo_linebuffer_test/zybo_linebuffer_test.runs/impl_1/.Xil/Vivado-15144-mike-HP-Z600-Workstation/dcp/linebuffer_test_wrapper_early.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/mike/Documents/osiris-hdl/projects/zybo_linebuffer_test/zybo_linebuffer_test.srcs/sources_1/bd/linebuffer_test/ip/linebuffer_test_clk_wiz_0_0/linebuffer_test_clk_wiz_0_0.xdc:56]
INFO: [Timing 38-2] Deriving generated clocks [/home/mike/Documents/osiris-hdl/projects/zybo_linebuffer_test/zybo_linebuffer_test.srcs/sources_1/bd/linebuffer_test/ip/linebuffer_test_clk_wiz_0_0/linebuffer_test_clk_wiz_0_0.xdc:56]
get_clocks: Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 1701.910 ; gain = 487.523 ; free physical = 2280 ; free virtual = 17092
Finished Parsing XDC File [/home/mike/Documents/osiris-hdl/projects/zybo_linebuffer_test/zybo_linebuffer_test.runs/impl_1/.Xil/Vivado-15144-mike-HP-Z600-Workstation/dcp/linebuffer_test_wrapper_early.xdc]
Parsing XDC File [/home/mike/Documents/osiris-hdl/projects/zybo_linebuffer_test/zybo_linebuffer_test.runs/impl_1/.Xil/Vivado-15144-mike-HP-Z600-Workstation/dcp/linebuffer_test_wrapper.xdc]
Finished Parsing XDC File [/home/mike/Documents/osiris-hdl/projects/zybo_linebuffer_test/zybo_linebuffer_test.runs/impl_1/.Xil/Vivado-15144-mike-HP-Z600-Workstation/dcp/linebuffer_test_wrapper.xdc]
Parsing XDC File [/home/mike/Documents/osiris-hdl/projects/zybo_linebuffer_test/zybo_linebuffer_test.runs/impl_1/.Xil/Vivado-15144-mike-HP-Z600-Workstation/dcp/linebuffer_test_wrapper_late.xdc]
Finished Parsing XDC File [/home/mike/Documents/osiris-hdl/projects/zybo_linebuffer_test/zybo_linebuffer_test.runs/impl_1/.Xil/Vivado-15144-mike-HP-Z600-Workstation/dcp/linebuffer_test_wrapper_late.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.17 . Memory (MB): peak = 1701.910 ; gain = 0.000 ; free physical = 2280 ; free virtual = 17091
Restored from archive | CPU: 0.180000 secs | Memory: 0.011673 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.17 . Memory (MB): peak = 1701.910 ; gain = 0.000 ; free physical = 2280 ; free virtual = 17091
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 30 instances were transformed.
  RAM32M => RAM32M (RAMS32, RAMS32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32): 28 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 2 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2015.4 (64-bit) build 1412921
open_checkpoint: Time (s): cpu = 00:00:19 ; elapsed = 00:00:18 . Memory (MB): peak = 1702.910 ; gain = 796.348 ; free physical = 2286 ; free virtual = 17090
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.24 . Memory (MB): peak = 1776.945 ; gain = 65.031 ; free physical = 2282 ; free virtual = 17086
INFO: [Timing 38-2] Deriving generated clocks

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/mike/Documents/osiris-hdl/projects/zybo_linebuffer_test/zybo_linebuffer_test.cache/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/mike/Documents/osiris-hdl/hdl'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2015.4/data/ip'.
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:1.1 for cell dbg_hub_CV.
INFO: [Chipscope 16-220] Re-using generated and synthesized IP, "xilinx.com:ip:xsdbm:1.1", from Vivado IP cache entry "7d0f03ed9dc6c806".
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:ila:6.0 for cell u_ila_0_0_CV.
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 1799.453 ; gain = 0.000 ; free physical = 2205 ; free virtual = 17020
Phase 1 Generate And Synthesize Debug Cores | Checksum: 22a763958

Time (s): cpu = 00:03:17 ; elapsed = 00:03:18 . Memory (MB): peak = 1799.453 ; gain = 22.508 ; free physical = 2205 ; free virtual = 17020
Implement Debug Cores | Checksum: 2b4208be0
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 2 Retarget
INFO: [Opt 31-138] Pushed 2 inverter(s) to 10 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: 18c8b9d0d

Time (s): cpu = 00:03:20 ; elapsed = 00:03:20 . Memory (MB): peak = 1837.465 ; gain = 60.520 ; free physical = 2198 ; free virtual = 17012

Phase 3 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 236 cells.
Phase 3 Constant Propagation | Checksum: 1b0cf2342

Time (s): cpu = 00:03:23 ; elapsed = 00:03:22 . Memory (MB): peak = 1837.465 ; gain = 60.520 ; free physical = 2195 ; free virtual = 17010

Phase 4 Sweep
INFO: [Opt 31-12] Eliminated 1470 unconnected nets.
INFO: [Opt 31-11] Eliminated 1108 unconnected cells.
Phase 4 Sweep | Checksum: 21feb1cca

Time (s): cpu = 00:03:26 ; elapsed = 00:03:26 . Memory (MB): peak = 1837.465 ; gain = 60.520 ; free physical = 2195 ; free virtual = 17009

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 1837.465 ; gain = 0.000 ; free physical = 2195 ; free virtual = 17009
Ending Logic Optimization Task | Checksum: 21feb1cca

Time (s): cpu = 00:03:26 ; elapsed = 00:03:26 . Memory (MB): peak = 1837.465 ; gain = 60.520 ; free physical = 2195 ; free virtual = 17009

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-10] Applying ODC optimizations ...
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 2 BRAM(s) out of a total of 11 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 2 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 10 Total Ports: 22
Ending PowerOpt Patch Enables Task | Checksum: 1a873a32e

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2158.672 ; gain = 0.000 ; free physical = 1991 ; free virtual = 16806
Ending Power Optimization Task | Checksum: 1a873a32e

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 2158.672 ; gain = 321.207 ; free physical = 1991 ; free virtual = 16806
INFO: [Common 17-83] Releasing license: Implementation
40 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:03:35 ; elapsed = 00:03:30 . Memory (MB): peak = 2158.672 ; gain = 455.762 ; free physical = 1991 ; free virtual = 16806
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2158.672 ; gain = 0.000 ; free physical = 1988 ; free virtual = 16806
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/mike/Documents/osiris-hdl/projects/zybo_linebuffer_test/zybo_linebuffer_test.runs/impl_1/linebuffer_test_wrapper_drc_opted.rpt.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2158.672 ; gain = 0.000 ; free physical = 1981 ; free virtual = 16801
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2158.672 ; gain = 0.000 ; free physical = 1981 ; free virtual = 16801

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 1.1.1 Pre-Place Cells
Phase 1.1.1 Pre-Place Cells | Checksum: 3d43e8d1

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2158.672 ; gain = 0.000 ; free physical = 1981 ; free virtual = 16801
WARNING: [Place 30-12] An IO Bus FIXED_IO_mio with more than one IO standard is found. Components associated with this bus are: 
	FIXED_IO_mio[53] of IOStandard LVCMOS18
	FIXED_IO_mio[52] of IOStandard LVCMOS18
	FIXED_IO_mio[51] of IOStandard LVCMOS18
	FIXED_IO_mio[50] of IOStandard LVCMOS18
	FIXED_IO_mio[49] of IOStandard LVCMOS18
	FIXED_IO_mio[48] of IOStandard LVCMOS18
	FIXED_IO_mio[47] of IOStandard LVCMOS18
	FIXED_IO_mio[46] of IOStandard LVCMOS18
	FIXED_IO_mio[45] of IOStandard LVCMOS18
	FIXED_IO_mio[44] of IOStandard LVCMOS18
	FIXED_IO_mio[43] of IOStandard LVCMOS18
	FIXED_IO_mio[42] of IOStandard LVCMOS18
	FIXED_IO_mio[41] of IOStandard LVCMOS18
	FIXED_IO_mio[40] of IOStandard LVCMOS18
	FIXED_IO_mio[39] of IOStandard LVCMOS18
	FIXED_IO_mio[38] of IOStandard LVCMOS18
	FIXED_IO_mio[37] of IOStandard LVCMOS18
	FIXED_IO_mio[36] of IOStandard LVCMOS18
	FIXED_IO_mio[35] of IOStandard LVCMOS18
	FIXED_IO_mio[34] of IOStandard LVCMOS18
	FIXED_IO_mio[33] of IOStandard LVCMOS18
	FIXED_IO_mio[32] of IOStandard LVCMOS18
	FIXED_IO_mio[31] of IOStandard LVCMOS18
	FIXED_IO_mio[30] of IOStandard LVCMOS18
	FIXED_IO_mio[29] of IOStandard LVCMOS18
	FIXED_IO_mio[28] of IOStandard LVCMOS18
	FIXED_IO_mio[27] of IOStandard HSTL_I_18
	FIXED_IO_mio[26] of IOStandard HSTL_I_18
	FIXED_IO_mio[25] of IOStandard HSTL_I_18
	FIXED_IO_mio[24] of IOStandard HSTL_I_18
	FIXED_IO_mio[23] of IOStandard HSTL_I_18
	FIXED_IO_mio[22] of IOStandard HSTL_I_18
	FIXED_IO_mio[21] of IOStandard HSTL_I_18
	FIXED_IO_mio[20] of IOStandard HSTL_I_18
	FIXED_IO_mio[19] of IOStandard HSTL_I_18
	FIXED_IO_mio[18] of IOStandard HSTL_I_18
	FIXED_IO_mio[17] of IOStandard HSTL_I_18
	FIXED_IO_mio[16] of IOStandard HSTL_I_18
	FIXED_IO_mio[15] of IOStandard LVCMOS33
	FIXED_IO_mio[14] of IOStandard LVCMOS33
	FIXED_IO_mio[13] of IOStandard LVCMOS33
	FIXED_IO_mio[12] of IOStandard LVCMOS33
	FIXED_IO_mio[11] of IOStandard LVCMOS33
	FIXED_IO_mio[10] of IOStandard LVCMOS33
	FIXED_IO_mio[9] of IOStandard LVCMOS33
	FIXED_IO_mio[8] of IOStandard LVCMOS33
	FIXED_IO_mio[7] of IOStandard LVCMOS33
	FIXED_IO_mio[6] of IOStandard LVCMOS33
	FIXED_IO_mio[5] of IOStandard LVCMOS33
	FIXED_IO_mio[4] of IOStandard LVCMOS33
	FIXED_IO_mio[3] of IOStandard LVCMOS33
	FIXED_IO_mio[2] of IOStandard LVCMOS33
	FIXED_IO_mio[1] of IOStandard LVCMOS33
	FIXED_IO_mio[0] of IOStandard LVCMOS33
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 1.1.2 IO and Clk Clean Up
Phase 1.1.2 IO and Clk Clean Up | Checksum: 3d43e8d1

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 2158.672 ; gain = 0.000 ; free physical = 1980 ; free virtual = 16801

Phase 1.1.3 Implementation Feasibility check On IDelay
Phase 1.1.3 Implementation Feasibility check On IDelay | Checksum: 3d43e8d1

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 2158.672 ; gain = 0.000 ; free physical = 1980 ; free virtual = 16800

Phase 1.1.4 Commit IO Placement
Phase 1.1.4 Commit IO Placement | Checksum: f535e08d

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 2158.672 ; gain = 0.000 ; free physical = 1980 ; free virtual = 16800
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1b36e0cd7

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 2158.672 ; gain = 0.000 ; free physical = 1980 ; free virtual = 16800

Phase 1.2 Build Placer Netlist Model

Phase 1.2.1 Place Init Design

Phase 1.2.1.1 Init Lut Pin Assignment
Phase 1.2.1.1 Init Lut Pin Assignment | Checksum: 20a89a459

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 2158.672 ; gain = 0.000 ; free physical = 1979 ; free virtual = 16800
Phase 1.2.1 Place Init Design | Checksum: 1afe4adea

Time (s): cpu = 00:00:20 ; elapsed = 00:00:10 . Memory (MB): peak = 2158.672 ; gain = 0.000 ; free physical = 1965 ; free virtual = 16785
Phase 1.2 Build Placer Netlist Model | Checksum: 1afe4adea

Time (s): cpu = 00:00:20 ; elapsed = 00:00:10 . Memory (MB): peak = 2158.672 ; gain = 0.000 ; free physical = 1965 ; free virtual = 16785

Phase 1.3 Constrain Clocks/Macros

Phase 1.3.1 Constrain Global/Regional Clocks
Phase 1.3.1 Constrain Global/Regional Clocks | Checksum: 1afe4adea

Time (s): cpu = 00:00:20 ; elapsed = 00:00:10 . Memory (MB): peak = 2158.672 ; gain = 0.000 ; free physical = 1965 ; free virtual = 16785
Phase 1.3 Constrain Clocks/Macros | Checksum: 1afe4adea

Time (s): cpu = 00:00:20 ; elapsed = 00:00:10 . Memory (MB): peak = 2158.672 ; gain = 0.000 ; free physical = 1965 ; free virtual = 16785
Phase 1 Placer Initialization | Checksum: 1afe4adea

Time (s): cpu = 00:00:20 ; elapsed = 00:00:10 . Memory (MB): peak = 2158.672 ; gain = 0.000 ; free physical = 1965 ; free virtual = 16785

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 11aa1efa8

Time (s): cpu = 00:00:44 ; elapsed = 00:00:20 . Memory (MB): peak = 2181.707 ; gain = 23.035 ; free physical = 1947 ; free virtual = 16767

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 11aa1efa8

Time (s): cpu = 00:00:44 ; elapsed = 00:00:20 . Memory (MB): peak = 2181.707 ; gain = 23.035 ; free physical = 1947 ; free virtual = 16767

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 13fbbb3ec

Time (s): cpu = 00:00:52 ; elapsed = 00:00:23 . Memory (MB): peak = 2181.707 ; gain = 23.035 ; free physical = 1943 ; free virtual = 16764

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 19f10ef65

Time (s): cpu = 00:00:53 ; elapsed = 00:00:23 . Memory (MB): peak = 2181.707 ; gain = 23.035 ; free physical = 1947 ; free virtual = 16767

Phase 3.4 updateClock Trees: DP
Phase 3.4 updateClock Trees: DP | Checksum: 19f10ef65

Time (s): cpu = 00:00:53 ; elapsed = 00:00:23 . Memory (MB): peak = 2181.707 ; gain = 23.035 ; free physical = 1947 ; free virtual = 16767

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 1a2b8d0b5

Time (s): cpu = 00:00:55 ; elapsed = 00:00:24 . Memory (MB): peak = 2181.707 ; gain = 23.035 ; free physical = 1947 ; free virtual = 16767

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 1a2b8d0b5

Time (s): cpu = 00:00:55 ; elapsed = 00:00:24 . Memory (MB): peak = 2181.707 ; gain = 23.035 ; free physical = 1947 ; free virtual = 16767

Phase 3.7 Small Shape Detail Placement

Phase 3.7.1 Commit Small Macros and Core Logic

Phase 3.7.1.1 Commit Slice Clusters
Phase 3.7.1.1 Commit Slice Clusters | Checksum: 1e2c779d3

Time (s): cpu = 00:01:00 ; elapsed = 00:00:29 . Memory (MB): peak = 2181.707 ; gain = 23.035 ; free physical = 1946 ; free virtual = 16766
Phase 3.7.1 Commit Small Macros and Core Logic | Checksum: 1e2c779d3

Time (s): cpu = 00:01:00 ; elapsed = 00:00:29 . Memory (MB): peak = 2181.707 ; gain = 23.035 ; free physical = 1946 ; free virtual = 16766

Phase 3.7.2 Clock Restriction Legalization for Leaf Columns
Phase 3.7.2 Clock Restriction Legalization for Leaf Columns | Checksum: 1e2c779d3

Time (s): cpu = 00:01:01 ; elapsed = 00:00:29 . Memory (MB): peak = 2181.707 ; gain = 23.035 ; free physical = 1946 ; free virtual = 16766

Phase 3.7.3 Clock Restriction Legalization for Non-Clock Pins
Phase 3.7.3 Clock Restriction Legalization for Non-Clock Pins | Checksum: 1e2c779d3

Time (s): cpu = 00:01:01 ; elapsed = 00:00:29 . Memory (MB): peak = 2181.707 ; gain = 23.035 ; free physical = 1946 ; free virtual = 16766
Phase 3.7 Small Shape Detail Placement | Checksum: 1e2c779d3

Time (s): cpu = 00:01:01 ; elapsed = 00:00:29 . Memory (MB): peak = 2181.707 ; gain = 23.035 ; free physical = 1946 ; free virtual = 16766

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 16c918a55

Time (s): cpu = 00:01:01 ; elapsed = 00:00:30 . Memory (MB): peak = 2181.707 ; gain = 23.035 ; free physical = 1946 ; free virtual = 16766
Phase 3 Detail Placement | Checksum: 16c918a55

Time (s): cpu = 00:01:02 ; elapsed = 00:00:30 . Memory (MB): peak = 2181.707 ; gain = 23.035 ; free physical = 1946 ; free virtual = 16766

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization

Phase 4.1.1 callUpdateTimingBeforePCO
Phase 4.1.1 callUpdateTimingBeforePCO | Checksum: 1650d5db7

Time (s): cpu = 00:01:08 ; elapsed = 00:00:31 . Memory (MB): peak = 2181.707 ; gain = 23.035 ; free physical = 1946 ; free virtual = 16766

Phase 4.1.2 updateClock Trees: PCOPT
Phase 4.1.2 updateClock Trees: PCOPT | Checksum: 1650d5db7

Time (s): cpu = 00:01:08 ; elapsed = 00:00:32 . Memory (MB): peak = 2181.707 ; gain = 23.035 ; free physical = 1946 ; free virtual = 16766

Phase 4.1.3 Post Placement Optimization

Phase 4.1.3.1 PCOPT Shape updates

Phase 4.1.3.1.1 removeOptionalFFsFromShapes
Phase 4.1.3.1.1 removeOptionalFFsFromShapes | Checksum: 1650d5db7

Time (s): cpu = 00:01:08 ; elapsed = 00:00:32 . Memory (MB): peak = 2181.707 ; gain = 23.035 ; free physical = 1946 ; free virtual = 16766

Phase 4.1.3.1.2 deleteLutnmShapes

Phase 4.1.3.1.2.1 deleteShapes
Phase 4.1.3.1.2.1 deleteShapes | Checksum: ee4ee9c8

Time (s): cpu = 00:01:09 ; elapsed = 00:00:32 . Memory (MB): peak = 2181.707 ; gain = 23.035 ; free physical = 1946 ; free virtual = 16766
Phase 4.1.3.1.2 deleteLutnmShapes | Checksum: ee4ee9c8

Time (s): cpu = 00:01:09 ; elapsed = 00:00:32 . Memory (MB): peak = 2181.707 ; gain = 23.035 ; free physical = 1946 ; free virtual = 16766
Phase 4.1.3.1 PCOPT Shape updates | Checksum: ee4ee9c8

Time (s): cpu = 00:01:09 ; elapsed = 00:00:32 . Memory (MB): peak = 2181.707 ; gain = 23.035 ; free physical = 1946 ; free virtual = 16766

Phase 4.1.3.2 Post Placement Timing Optimization

Phase 4.1.3.2.1 Restore Best Placement
Phase 4.1.3.2.1 Restore Best Placement | Checksum: 10da923f5

Time (s): cpu = 00:01:09 ; elapsed = 00:00:32 . Memory (MB): peak = 2181.707 ; gain = 23.035 ; free physical = 1946 ; free virtual = 16766
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.520. For the most accurate timing information please run report_timing.
Phase 4.1.3.2 Post Placement Timing Optimization | Checksum: 10da923f5

Time (s): cpu = 00:01:09 ; elapsed = 00:00:33 . Memory (MB): peak = 2181.707 ; gain = 23.035 ; free physical = 1946 ; free virtual = 16766
Phase 4.1.3 Post Placement Optimization | Checksum: 10da923f5

Time (s): cpu = 00:01:10 ; elapsed = 00:00:33 . Memory (MB): peak = 2181.707 ; gain = 23.035 ; free physical = 1946 ; free virtual = 16766
Phase 4.1 Post Commit Optimization | Checksum: 10da923f5

Time (s): cpu = 00:01:10 ; elapsed = 00:00:33 . Memory (MB): peak = 2181.707 ; gain = 23.035 ; free physical = 1946 ; free virtual = 16766

Phase 4.2 Sweep Clock Roots: Post-Placement
Phase 4.2 Sweep Clock Roots: Post-Placement | Checksum: 10da923f5

Time (s): cpu = 00:01:10 ; elapsed = 00:00:33 . Memory (MB): peak = 2181.707 ; gain = 23.035 ; free physical = 1946 ; free virtual = 16766

Phase 4.3 Post Placement Cleanup
Phase 4.3 Post Placement Cleanup | Checksum: 10da923f5

Time (s): cpu = 00:01:10 ; elapsed = 00:00:33 . Memory (MB): peak = 2181.707 ; gain = 23.035 ; free physical = 1946 ; free virtual = 16766

Phase 4.4 Placer Reporting

Phase 4.4.1 Restore STA
Phase 4.4.1 Restore STA | Checksum: 10da923f5

Time (s): cpu = 00:01:10 ; elapsed = 00:00:33 . Memory (MB): peak = 2181.707 ; gain = 23.035 ; free physical = 1946 ; free virtual = 16766
Phase 4.4 Placer Reporting | Checksum: 10da923f5

Time (s): cpu = 00:01:10 ; elapsed = 00:00:33 . Memory (MB): peak = 2181.707 ; gain = 23.035 ; free physical = 1946 ; free virtual = 16766

Phase 4.5 Final Placement Cleanup
Phase 4.5 Final Placement Cleanup | Checksum: 1360d2443

Time (s): cpu = 00:01:10 ; elapsed = 00:00:33 . Memory (MB): peak = 2181.707 ; gain = 23.035 ; free physical = 1946 ; free virtual = 16766
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1360d2443

Time (s): cpu = 00:01:10 ; elapsed = 00:00:33 . Memory (MB): peak = 2181.707 ; gain = 23.035 ; free physical = 1946 ; free virtual = 16766
Ending Placer Task | Checksum: 1346f1eee

Time (s): cpu = 00:01:10 ; elapsed = 00:00:33 . Memory (MB): peak = 2181.707 ; gain = 23.035 ; free physical = 1946 ; free virtual = 16766
INFO: [Common 17-83] Releasing license: Implementation
55 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:13 ; elapsed = 00:00:35 . Memory (MB): peak = 2181.707 ; gain = 23.035 ; free physical = 1946 ; free virtual = 16766
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2181.707 ; gain = 0.000 ; free physical = 1925 ; free virtual = 16769
report_io: Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.21 . Memory (MB): peak = 2181.707 ; gain = 0.000 ; free physical = 1940 ; free virtual = 16767
report_utilization: Time (s): cpu = 00:00:00.20 ; elapsed = 00:00:00.23 . Memory (MB): peak = 2181.707 ; gain = 0.000 ; free physical = 1940 ; free virtual = 16767
report_control_sets: Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.19 . Memory (MB): peak = 2181.707 ; gain = 0.000 ; free physical = 1939 ; free virtual = 16766
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC 23-20] Rule violation (PLIO-7) Placement Constraints Check for IO constraints - An IO Bus FIXED_IO_mio[53:0] with more than one IO standard is found. Components associated with this bus are: LVCMOS18 (FIXED_IO_mio[53], FIXED_IO_mio[52], FIXED_IO_mio[51], FIXED_IO_mio[50], FIXED_IO_mio[49], FIXED_IO_mio[48], FIXED_IO_mio[47], FIXED_IO_mio[46], FIXED_IO_mio[45], FIXED_IO_mio[44], FIXED_IO_mio[43], FIXED_IO_mio[42], FIXED_IO_mio[41], FIXED_IO_mio[40], FIXED_IO_mio[39] (the first 15 of 26 listed)); LVCMOS33 (FIXED_IO_mio[15], FIXED_IO_mio[14], FIXED_IO_mio[13], FIXED_IO_mio[12], FIXED_IO_mio[11], FIXED_IO_mio[10], FIXED_IO_mio[9], FIXED_IO_mio[8], FIXED_IO_mio[7], FIXED_IO_mio[6], FIXED_IO_mio[5], FIXED_IO_mio[4], FIXED_IO_mio[3], FIXED_IO_mio[2], FIXED_IO_mio[1] (the first 15 of 16 listed)); HSTL_I_18 (FIXED_IO_mio[27], FIXED_IO_mio[26], FIXED_IO_mio[25], FIXED_IO_mio[24], FIXED_IO_mio[23], FIXED_IO_mio[22], FIXED_IO_mio[21], FIXED_IO_mio[20], FIXED_IO_mio[19], FIXED_IO_mio[18], FIXED_IO_mio[17], FIXED_IO_mio[16]); 
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: ac1540d3 ConstDB: 0 ShapeSum: 8859de1b RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 130e1a26d

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 2181.707 ; gain = 0.000 ; free physical = 1934 ; free virtual = 16761

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 130e1a26d

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 2181.707 ; gain = 0.000 ; free physical = 1933 ; free virtual = 16760

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 130e1a26d

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 2181.707 ; gain = 0.000 ; free physical = 1911 ; free virtual = 16739
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 1101f5358

Time (s): cpu = 00:00:26 ; elapsed = 00:00:14 . Memory (MB): peak = 2181.707 ; gain = 0.000 ; free physical = 1906 ; free virtual = 16733
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.574  | TNS=0.000  | WHS=-0.503 | THS=-352.658|

Phase 2 Router Initialization | Checksum: fff27dac

Time (s): cpu = 00:00:32 ; elapsed = 00:00:15 . Memory (MB): peak = 2181.707 ; gain = 0.000 ; free physical = 1906 ; free virtual = 16733

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 14348c586

Time (s): cpu = 00:00:38 ; elapsed = 00:00:16 . Memory (MB): peak = 2181.707 ; gain = 0.000 ; free physical = 1906 ; free virtual = 16733

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1710
 Number of Nodes with overlaps = 188
 Number of Nodes with overlaps = 44
 Number of Nodes with overlaps = 21
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 252627f8c

Time (s): cpu = 00:01:58 ; elapsed = 00:00:31 . Memory (MB): peak = 2181.707 ; gain = 0.000 ; free physical = 1905 ; free virtual = 16733
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.128  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 257af905f

Time (s): cpu = 00:01:58 ; elapsed = 00:00:31 . Memory (MB): peak = 2181.707 ; gain = 0.000 ; free physical = 1905 ; free virtual = 16733

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0

Phase 4.2.1 Update Timing
Phase 4.2.1 Update Timing | Checksum: efedc060

Time (s): cpu = 00:01:59 ; elapsed = 00:00:32 . Memory (MB): peak = 2181.707 ; gain = 0.000 ; free physical = 1905 ; free virtual = 16733
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.292  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 3f30afc7

Time (s): cpu = 00:02:00 ; elapsed = 00:00:32 . Memory (MB): peak = 2181.707 ; gain = 0.000 ; free physical = 1905 ; free virtual = 16733
Phase 4 Rip-up And Reroute | Checksum: 3f30afc7

Time (s): cpu = 00:02:00 ; elapsed = 00:00:32 . Memory (MB): peak = 2181.707 ; gain = 0.000 ; free physical = 1905 ; free virtual = 16733

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 103c65ac4

Time (s): cpu = 00:02:01 ; elapsed = 00:00:32 . Memory (MB): peak = 2181.707 ; gain = 0.000 ; free physical = 1905 ; free virtual = 16733
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.292  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 103c65ac4

Time (s): cpu = 00:02:01 ; elapsed = 00:00:33 . Memory (MB): peak = 2181.707 ; gain = 0.000 ; free physical = 1905 ; free virtual = 16733

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 103c65ac4

Time (s): cpu = 00:02:01 ; elapsed = 00:00:33 . Memory (MB): peak = 2181.707 ; gain = 0.000 ; free physical = 1905 ; free virtual = 16733
Phase 5 Delay and Skew Optimization | Checksum: 103c65ac4

Time (s): cpu = 00:02:01 ; elapsed = 00:00:33 . Memory (MB): peak = 2181.707 ; gain = 0.000 ; free physical = 1905 ; free virtual = 16733

Phase 6 Post Hold Fix

Phase 6.1 Update Timing
Phase 6.1 Update Timing | Checksum: 8fff46fb

Time (s): cpu = 00:02:04 ; elapsed = 00:00:33 . Memory (MB): peak = 2181.707 ; gain = 0.000 ; free physical = 1905 ; free virtual = 16733
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.292  | TNS=0.000  | WHS=0.022  | THS=0.000  |

Phase 6 Post Hold Fix | Checksum: 5388965e

Time (s): cpu = 00:02:04 ; elapsed = 00:00:33 . Memory (MB): peak = 2181.707 ; gain = 0.000 ; free physical = 1905 ; free virtual = 16733

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 6.43595 %
  Global Horizontal Routing Utilization  = 9.22358 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: bd048d72

Time (s): cpu = 00:02:04 ; elapsed = 00:00:33 . Memory (MB): peak = 2181.707 ; gain = 0.000 ; free physical = 1905 ; free virtual = 16733

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: bd048d72

Time (s): cpu = 00:02:04 ; elapsed = 00:00:33 . Memory (MB): peak = 2181.707 ; gain = 0.000 ; free physical = 1905 ; free virtual = 16733

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: e52f313a

Time (s): cpu = 00:02:05 ; elapsed = 00:00:34 . Memory (MB): peak = 2181.707 ; gain = 0.000 ; free physical = 1905 ; free virtual = 16733

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.292  | TNS=0.000  | WHS=0.022  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: e52f313a

Time (s): cpu = 00:02:05 ; elapsed = 00:00:34 . Memory (MB): peak = 2181.707 ; gain = 0.000 ; free physical = 1901 ; free virtual = 16728
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:02:05 ; elapsed = 00:00:35 . Memory (MB): peak = 2181.707 ; gain = 0.000 ; free physical = 1906 ; free virtual = 16733

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
69 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:02:09 ; elapsed = 00:00:36 . Memory (MB): peak = 2181.707 ; gain = 0.000 ; free physical = 1906 ; free virtual = 16733
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2181.707 ; gain = 0.000 ; free physical = 1879 ; free virtual = 16734
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/mike/Documents/osiris-hdl/projects/zybo_linebuffer_test/zybo_linebuffer_test.runs/impl_1/linebuffer_test_wrapper_drc_routed.rpt.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./linebuffer_test_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Common 17-83] Releasing license: Implementation
write_bitstream: Time (s): cpu = 00:00:22 ; elapsed = 00:00:20 . Memory (MB): peak = 2353.281 ; gain = 171.574 ; free physical = 1633 ; free virtual = 16473
INFO: [Common 17-206] Exiting Vivado at Tue Mar 29 12:50:54 2016...
