// Seed: 1568169247
module module_0 (
    input tri0 id_0,
    output tri id_1,
    output supply0 id_2,
    output supply0 id_3,
    output supply1 id_4
);
  always @(1) $unsigned(96);
  ;
  assign module_1._id_8 = 0;
endmodule
module module_1 #(
    parameter id_6 = 32'd27,
    parameter id_8 = 32'd90
) (
    input wor id_0,
    output uwire id_1,
    output uwire id_2,
    input uwire id_3,
    output uwire id_4,
    output supply0 id_5,
    input wor _id_6,
    input uwire id_7,
    input tri _id_8,
    input wand id_9,
    output wire id_10,
    input wor id_11,
    input supply0 id_12,
    output supply1 id_13,
    output wand id_14
);
  wire [id_6  &  1 : id_8] id_16;
  module_0 modCall_1 (
      id_7,
      id_10,
      id_4,
      id_5,
      id_13
  );
endmodule
