Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Fri Nov 19 16:27:05 2021
| Host         : DESKTOP-FPCE6M6 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file stopwatch_main_control_sets_placed.rpt
| Design       : stopwatch_main
| Device       : xc7a35t
-------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    11 |
|    Minimum number of control sets                        |    11 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    35 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    11 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     4 |
| >= 6 to < 8        |     4 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     2 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              53 |           23 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              20 |            5 |
| Yes          | No                    | No                     |               4 |            2 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               8 |            4 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------+--------------------+-------------------------------------+------------------+----------------+--------------+
|     Clock Signal     |    Enable Signal   |           Set/Reset Signal          | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------+--------------------+-------------------------------------+------------------+----------------+--------------+
|  c8/CLK              |                    |                                     |                1 |              2 |         2.00 |
|  c2/CLK              |                    |                                     |                3 |              4 |         1.33 |
|  c2/CLK              | c3/out1[3]_i_1_n_0 |                                     |                2 |              4 |         2.00 |
|  c2/CLK              | c3/out2[3]_i_2_n_0 | c1/FSM_sequential_state_reg[1]_1[0] |                2 |              4 |         2.00 |
|  c2/CLK              | c3/out3[3]_i_2_n_0 | c1/SR[0]                            |                2 |              4 |         2.00 |
|  c3/E[0]             |                    |                                     |                2 |              7 |         3.50 |
|  c3/out0_reg[3]_0[0] |                    |                                     |                3 |              7 |         2.33 |
|  c3/out1_reg[3]_0[0] |                    |                                     |                3 |              7 |         2.33 |
|  c3/out3_reg[3]_0[0] |                    |                                     |                4 |              7 |         1.75 |
|  clk_IBUF_BUFG       |                    |                                     |                7 |             19 |         2.71 |
|  clk_IBUF_BUFG       |                    | c2/clear                            |                5 |             20 |         4.00 |
+----------------------+--------------------+-------------------------------------+------------------+----------------+--------------+


