

        *** GPGPU-Sim Simulator Version 3.2.2  [build 0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  4:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 64:64:2,L:R:f:N:L,A:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     4:128:4,L:R:f:N:L,A:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     32:128:4,L:L:m:N:H,A:32:8,8:2,0,1:0:1:1:0:1,1:4:8:16:32:64,/sciclone/data10/hwang07/GPU_RESEARCH/swl/swl_outputs/RESULTS/swl4/ # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PreShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                32768 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                       8 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      15 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    8 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        2,1,1,2,1,1,2 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     2 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler        warp_limiting:2:4 # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:8,L:B:m:W:L,A:32:4,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            6 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   16 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=4:CCDL=3:RTPL=2 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.BBBCCCCB.CCSSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_gtx480.xml # GPUWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 700.0:700.0:700.0:924.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,1,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp         8,16,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    3 # column to column delay between accesses to different bank groups
RTPL                                    2 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 12
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 000000000000e100 	high:16 low:8
addr_dec_mask[ROW]   = 000000000fff0000 	high:28 low:16
addr_dec_mask[COL]   = 0000000000001eff 	high:13 low:0
addr_dec_mask[BURST] = 000000000000003f 	high:6 low:0
sub_partition_id_mask = 0000000000000100
GPGPU-Sim uArch: clock freqs: 700000000.000000:700000000.000000:700000000.000000:924000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000142857142857:0.00000000142857142857:0.00000000142857142857:0.00000000108225108225
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
0a37da3ad6873a903dc8df34001cb7ef  /sciclone/data10/hwang07/adwait/applications/benchmarks/CUDA/JPEG/gpgpu_ptx_sim__JPEG
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=dct8x8.cu
self exe links to: /sciclone/data10/hwang07/adwait/applications/benchmarks/CUDA/JPEG/gpgpu_ptx_sim__JPEG
Running md5sum using "md5sum /sciclone/data10/hwang07/adwait/applications/benchmarks/CUDA/JPEG/gpgpu_ptx_sim__JPEG "
Parsing file _cuobjdump_complete_output_CRVO7M
######### cuobjdump parser ########
## Adding new section ELF
Adding arch: sm_20
Adding identifier: dct8x8.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_20
Adding identifier: dct8x8.cu
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z27CUDAkernelQuantizationShortPsi : hostFun 0x0x407500, fat_cubin_handle = 1
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z30CUDAsubroutineInplaceDCTvectorPfi" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z30CUDAsubroutineInplaceDCTvectorPfi" from 0x8 to 0xc
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z31CUDAsubroutineInplaceIDCTvectorPfi" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z31CUDAsubroutineInplaceIDCTvectorPfi" from 0x8 to 0xc
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z19CUDAshortInplaceDCTPsi" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z19CUDAshortInplaceDCTPsi" from 0x8 to 0xc
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z19CUDAshortInplaceDCTPj" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z20CUDAshortInplaceIDCTPsi" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z20CUDAshortInplaceIDCTPsi" from 0x8 to 0xc
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z20CUDAshortInplaceIDCTPj" from 0x0 to 0x8
GPGPU-Sim PTX: allocating constant region for "C_a" from 0x100 to 0x104 (global memory space) 1
GPGPU-Sim PTX: allocating constant region for "C_b" from 0x104 to 0x108 (global memory space) 2
GPGPU-Sim PTX: allocating constant region for "C_c" from 0x108 to 0x10c (global memory space) 3
GPGPU-Sim PTX: allocating constant region for "C_d" from 0x10c to 0x110 (global memory space) 4
GPGPU-Sim PTX: allocating constant region for "C_e" from 0x110 to 0x114 (global memory space) 5
GPGPU-Sim PTX: allocating constant region for "C_f" from 0x114 to 0x118 (global memory space) 6
GPGPU-Sim PTX: allocating constant region for "C_norm" from 0x118 to 0x11c (global memory space) 7
GPGPU-Sim PTX: instruction assembly for function '_Z30CUDAsubroutineInplaceDCTvectorPfi'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z30CUDAsubroutineInplaceDCTvectorPfi'...
GPGPU-Sim PTX: Finding dominators for '_Z30CUDAsubroutineInplaceDCTvectorPfi'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z30CUDAsubroutineInplaceDCTvectorPfi'...
GPGPU-Sim PTX: Finding postdominators for '_Z30CUDAsubroutineInplaceDCTvectorPfi'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z30CUDAsubroutineInplaceDCTvectorPfi'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z30CUDAsubroutineInplaceDCTvectorPfi'...
GPGPU-Sim PTX: reconvergence points for _Z30CUDAsubroutineInplaceDCTvectorPfi...
GPGPU-Sim PTX: ... end of reconvergence points for _Z30CUDAsubroutineInplaceDCTvectorPfi
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z30CUDAsubroutineInplaceDCTvectorPfi'.
GPGPU-Sim PTX: instruction assembly for function '_Z31CUDAsubroutineInplaceIDCTvectorPfi'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z31CUDAsubroutineInplaceIDCTvectorPfi'...
GPGPU-Sim PTX: Finding dominators for '_Z31CUDAsubroutineInplaceIDCTvectorPfi'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z31CUDAsubroutineInplaceIDCTvectorPfi'...
GPGPU-Sim PTX: Finding postdominators for '_Z31CUDAsubroutineInplaceIDCTvectorPfi'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z31CUDAsubroutineInplaceIDCTvectorPfi'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z31CUDAsubroutineInplaceIDCTvectorPfi'...
GPGPU-Sim PTX: reconvergence points for _Z31CUDAsubroutineInplaceIDCTvectorPfi...
GPGPU-Sim PTX: ... end of reconvergence points for _Z31CUDAsubroutineInplaceIDCTvectorPfi
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z31CUDAsubroutineInplaceIDCTvectorPfi'.
GPGPU-Sim PTX: instruction assembly for function '_Z19CUDAshortInplaceDCTPsi'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z19CUDAshortInplaceDCTPsi'...
GPGPU-Sim PTX: Finding dominators for '_Z19CUDAshortInplaceDCTPsi'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z19CUDAshortInplaceDCTPsi'...
GPGPU-Sim PTX: Finding postdominators for '_Z19CUDAshortInplaceDCTPsi'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z19CUDAshortInplaceDCTPsi'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z19CUDAshortInplaceDCTPsi'...
GPGPU-Sim PTX: reconvergence points for _Z19CUDAshortInplaceDCTPsi...
GPGPU-Sim PTX: ... end of reconvergence points for _Z19CUDAshortInplaceDCTPsi
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z19CUDAshortInplaceDCTPsi'.
GPGPU-Sim PTX: instruction assembly for function '_Z19CUDAshortInplaceDCTPj'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z19CUDAshortInplaceDCTPj'...
GPGPU-Sim PTX: Finding dominators for '_Z19CUDAshortInplaceDCTPj'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z19CUDAshortInplaceDCTPj'...
GPGPU-Sim PTX: Finding postdominators for '_Z19CUDAshortInplaceDCTPj'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z19CUDAshortInplaceDCTPj'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z19CUDAshortInplaceDCTPj'...
GPGPU-Sim PTX: reconvergence points for _Z19CUDAshortInplaceDCTPj...
GPGPU-Sim PTX: ... end of reconvergence points for _Z19CUDAshortInplaceDCTPj
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z19CUDAshortInplaceDCTPj'.
GPGPU-Sim PTX: instruction assembly for function '_Z20CUDAshortInplaceIDCTPsi'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z20CUDAshortInplaceIDCTPsi'...
GPGPU-Sim PTX: Finding dominators for '_Z20CUDAshortInplaceIDCTPsi'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z20CUDAshortInplaceIDCTPsi'...
GPGPU-Sim PTX: Finding postdominators for '_Z20CUDAshortInplaceIDCTPsi'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z20CUDAshortInplaceIDCTPsi'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z20CUDAshortInplaceIDCTPsi'...
GPGPU-Sim PTX: reconvergence points for _Z20CUDAshortInplaceIDCTPsi...
GPGPU-Sim PTX: ... end of reconvergence points for _Z20CUDAshortInplaceIDCTPsi
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z20CUDAshortInplaceIDCTPsi'.
GPGPU-Sim PTX: instruction assembly for function '_Z20CUDAshortInplaceIDCTPj'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z20CUDAshortInplaceIDCTPj'...
GPGPU-Sim PTX: Finding dominators for '_Z20CUDAshortInplaceIDCTPj'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z20CUDAshortInplaceIDCTPj'...
GPGPU-Sim PTX: Finding postdominators for '_Z20CUDAshortInplaceIDCTPj'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z20CUDAshortInplaceIDCTPj'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z20CUDAshortInplaceIDCTPj'...
GPGPU-Sim PTX: reconvergence points for _Z20CUDAshortInplaceIDCTPj...
GPGPU-Sim PTX: ... end of reconvergence points for _Z20CUDAshortInplaceIDCTPj
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z20CUDAshortInplaceIDCTPj'.
GPGPU-Sim PTX: allocating global region for "TexSrc" from 0x11c to 0x120 (global memory space)
GPGPU-Sim PTX: allocating shared region for "CurBlockLocal1" from 0x0 to 0x100 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "CurBlockLocal2" from 0x100 to 0x200 (shared memory space)
GPGPU-Sim PTX: allocating constant region for "DCTv8matrix" from 0x180 to 0x280 (global memory space) 8
GPGPU-Sim PTX: instruction assembly for function '_Z14CUDAkernel1DCTPfiii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z14CUDAkernel1DCTPfiii'...
GPGPU-Sim PTX: Finding dominators for '_Z14CUDAkernel1DCTPfiii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z14CUDAkernel1DCTPfiii'...
GPGPU-Sim PTX: Finding postdominators for '_Z14CUDAkernel1DCTPfiii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z14CUDAkernel1DCTPfiii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z14CUDAkernel1DCTPfiii'...
GPGPU-Sim PTX: reconvergence points for _Z14CUDAkernel1DCTPfiii...
GPGPU-Sim PTX: ... end of reconvergence points for _Z14CUDAkernel1DCTPfiii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z14CUDAkernel1DCTPfiii'.
GPGPU-Sim PTX: instruction assembly for function '_Z15CUDAkernel1IDCTPfiii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z15CUDAkernel1IDCTPfiii'...
GPGPU-Sim PTX: Finding dominators for '_Z15CUDAkernel1IDCTPfiii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z15CUDAkernel1IDCTPfiii'...
GPGPU-Sim PTX: Finding postdominators for '_Z15CUDAkernel1IDCTPfiii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z15CUDAkernel1IDCTPfiii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z15CUDAkernel1IDCTPfiii'...
GPGPU-Sim PTX: reconvergence points for _Z15CUDAkernel1IDCTPfiii...
GPGPU-Sim PTX: ... end of reconvergence points for _Z15CUDAkernel1IDCTPfiii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z15CUDAkernel1IDCTPfiii'.
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_42803_32_non_const_block572" from 0x200 to 0xa40 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z14CUDAkernel2DCTPfi'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z14CUDAkernel2DCTPfi'...
GPGPU-Sim PTX: Finding dominators for '_Z14CUDAkernel2DCTPfi'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z14CUDAkernel2DCTPfi'...
GPGPU-Sim PTX: Finding postdominators for '_Z14CUDAkernel2DCTPfi'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z14CUDAkernel2DCTPfi'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z14CUDAkernel2DCTPfi'...
GPGPU-Sim PTX: reconvergence points for _Z14CUDAkernel2DCTPfi...
GPGPU-Sim PTX: ... end of reconvergence points for _Z14CUDAkernel2DCTPfi
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z14CUDAkernel2DCTPfi'.
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_42933_32_non_const_block2700" from 0x200 to 0xa40 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z15CUDAkernel2IDCTPfi'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z15CUDAkernel2IDCTPfi'...
GPGPU-Sim PTX: Finding dominators for '_Z15CUDAkernel2IDCTPfi'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z15CUDAkernel2IDCTPfi'...
GPGPU-Sim PTX: Finding postdominators for '_Z15CUDAkernel2IDCTPfi'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z15CUDAkernel2IDCTPfi'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z15CUDAkernel2IDCTPfi'...
GPGPU-Sim PTX: reconvergence points for _Z15CUDAkernel2IDCTPfi...
GPGPU-Sim PTX: ... end of reconvergence points for _Z15CUDAkernel2IDCTPfi
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z15CUDAkernel2IDCTPfi'.
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_43466_32_non_const_block4828" from 0x200 to 0xa80 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z18CUDAkernelShortDCTPsi'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z18CUDAkernelShortDCTPsi'...
GPGPU-Sim PTX: Finding dominators for '_Z18CUDAkernelShortDCTPsi'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z18CUDAkernelShortDCTPsi'...
GPGPU-Sim PTX: Finding postdominators for '_Z18CUDAkernelShortDCTPsi'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z18CUDAkernelShortDCTPsi'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z18CUDAkernelShortDCTPsi'...
GPGPU-Sim PTX: reconvergence points for _Z18CUDAkernelShortDCTPsi...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x2bd0 (_1.ptx:1861) @!%p1 bra $Lt_10_1794;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2ca8 (_1.ptx:1906) bar.sync 0;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x34d0 (_1.ptx:2208) @!%p1 bra $Lt_10_2306;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x35a0 (_1.ptx:2250) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z18CUDAkernelShortDCTPsi
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z18CUDAkernelShortDCTPsi'.
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_43608_32_non_const_block7020" from 0x200 to 0xa80 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z19CUDAkernelShortIDCTPsi'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z19CUDAkernelShortIDCTPsi'...
GPGPU-Sim PTX: Finding dominators for '_Z19CUDAkernelShortIDCTPsi'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z19CUDAkernelShortIDCTPsi'...
GPGPU-Sim PTX: Finding postdominators for '_Z19CUDAkernelShortIDCTPsi'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z19CUDAkernelShortIDCTPsi'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z19CUDAkernelShortIDCTPsi'...
GPGPU-Sim PTX: reconvergence points for _Z19CUDAkernelShortIDCTPsi...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x3690 (_1.ptx:2295) @!%p1 bra $Lt_11_1794;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3768 (_1.ptx:2340) bar.sync 0;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x3f88 (_1.ptx:2642) @!%p1 bra $Lt_11_2306;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4058 (_1.ptx:2684) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z19CUDAkernelShortIDCTPsi
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z19CUDAkernelShortIDCTPsi'.
GPGPU-Sim PTX: allocating constant region for "Q" from 0x280 to 0x300 (global memory space) 9
GPGPU-Sim PTX: instruction assembly for function '_Z27CUDAkernelQuantizationFloatPfi'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z27CUDAkernelQuantizationFloatPfi'...
GPGPU-Sim PTX: Finding dominators for '_Z27CUDAkernelQuantizationFloatPfi'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z27CUDAkernelQuantizationFloatPfi'...
GPGPU-Sim PTX: Finding postdominators for '_Z27CUDAkernelQuantizationFloatPfi'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z27CUDAkernelQuantizationFloatPfi'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z27CUDAkernelQuantizationFloatPfi'...
GPGPU-Sim PTX: reconvergence points for _Z27CUDAkernelQuantizationFloatPfi...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x4188 (_1.ptx:2740) @!%p2 bra $Lt_12_1794;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4198 (_1.ptx:2745) mul.f32 %f11, %f2, %f9;
GPGPU-Sim PTX: ... end of reconvergence points for _Z27CUDAkernelQuantizationFloatPfi
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z27CUDAkernelQuantizationFloatPfi'.
GPGPU-Sim PTX: instruction assembly for function '_Z27CUDAkernelQuantizationShortPsi'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z27CUDAkernelQuantizationShortPsi'...
GPGPU-Sim PTX: Finding dominators for '_Z27CUDAkernelQuantizationShortPsi'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z27CUDAkernelQuantizationShortPsi'...
GPGPU-Sim PTX: Finding postdominators for '_Z27CUDAkernelQuantizationShortPsi'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z27CUDAkernelQuantizationShortPsi'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z27CUDAkernelQuantizationShortPsi'...
GPGPU-Sim PTX: reconvergence points for _Z27CUDAkernelQuantizationShortPsi...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x4280 (_1.ptx:2789) @%p1 bra $Lt_13_1282;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x42c8 (_1.ptx:2806) bar.sync 0;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x42a8 (_1.ptx:2797) bra.uni $Lt_13_1026;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x42c8 (_1.ptx:2806) bar.sync 0;
GPGPU-Sim PTX: ... end of reconvergence points for _Z27CUDAkernelQuantizationShortPsi
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z27CUDAkernelQuantizationShortPsi'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_1.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_6EzUHa"
Running: cat _ptx_6EzUHa | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_MC3Cez
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_MC3Cez --output-file  /dev/null 2> _ptx_6EzUHainfo"
GPGPU-Sim PTX: Kernel '_Z27CUDAkernelQuantizationShortPsi' : regs=9, lmem=0, smem=0, cmem=456
GPGPU-Sim PTX: Kernel '_Z27CUDAkernelQuantizationFloatPfi' : regs=12, lmem=0, smem=0, cmem=468
GPGPU-Sim PTX: Kernel '_Z19CUDAkernelShortIDCTPsi' : regs=23, lmem=0, smem=2176, cmem=456
GPGPU-Sim PTX: Kernel '_Z18CUDAkernelShortDCTPsi' : regs=25, lmem=0, smem=2176, cmem=464
GPGPU-Sim PTX: Kernel '_Z15CUDAkernel2IDCTPfi' : regs=23, lmem=0, smem=2112, cmem=456
GPGPU-Sim PTX: Kernel '_Z14CUDAkernel2DCTPfi' : regs=23, lmem=0, smem=2112, cmem=456
GPGPU-Sim PTX: Kernel '_Z15CUDAkernel1IDCTPfiii' : regs=17, lmem=0, smem=512, cmem=464
GPGPU-Sim PTX: Kernel '_Z14CUDAkernel1DCTPfiii' : regs=17, lmem=0, smem=512, cmem=464
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_6EzUHa _ptx2_MC3Cez _ptx_6EzUHainfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z27CUDAkernelQuantizationFloatPfi : hostFun 0x0x407470, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z19CUDAkernelShortIDCTPsi : hostFun 0x0x4073e0, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z18CUDAkernelShortDCTPsi : hostFun 0x0x407350, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z15CUDAkernel2IDCTPfi : hostFun 0x0x4072c0, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z14CUDAkernel2DCTPfi : hostFun 0x0x407230, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z15CUDAkernel1IDCTPfiii : hostFun 0x0x40718e, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z14CUDAkernel1DCTPfiii : hostFun 0x0x4070a2, fat_cubin_handle = 1
GPGPU-Sim PTX: in __cudaRegisterTexture:
GPGPU-Sim PTX:   int dim = 2
GPGPU-Sim PTX:   int norm = 0
GPGPU-Sim PTX:   int ext = 0
GPGPU-Sim PTX:   Execution warning: Not finished implementing "void __cudaRegisterTexture(void**, const textureReference*, const void**, const char*, int, int, int)"
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x635380; deviceAddress = DCTv8matrix; deviceName = DCTv8matrix
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 256 bytes
GPGPU-Sim PTX registering constant DCTv8matrix (256 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x635680; deviceAddress = C_a; deviceName = C_a
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4 bytes
GPGPU-Sim PTX registering constant C_a (4 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x635684; deviceAddress = C_b; deviceName = C_b
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4 bytes
GPGPU-Sim PTX registering constant C_b (4 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x635688; deviceAddress = C_c; deviceName = C_c
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4 bytes
GPGPU-Sim PTX registering constant C_c (4 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x63568c; deviceAddress = C_d; deviceName = C_d
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4 bytes
GPGPU-Sim PTX registering constant C_d (4 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x635690; deviceAddress = C_e; deviceName = C_e
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4 bytes
GPGPU-Sim PTX registering constant C_e (4 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x635694; deviceAddress = C_f; deviceName = C_f
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4 bytes
GPGPU-Sim PTX registering constant C_f (4 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x635698; deviceAddress = C_norm; deviceName = C_norm
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4 bytes
GPGPU-Sim PTX registering constant C_norm (4 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x6356a0; deviceAddress = Q; deviceName = Q
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 128 bytes
GPGPU-Sim PTX registering constant Q (128 bytes) to name mapping
GPGPU-Sim PTX: cudaMallocPitch (width = 2048)

GPGPU-Sim PTX: cudaLaunch for 0x0x4072c0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z15CUDAkernel2IDCTPfi' to stream 0, gridDim= (16,32,1) blockDim = (8,4,2) 
kernel '_Z15CUDAkernel2IDCTPfi' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z15CUDAkernel2IDCTPfi'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z15CUDAkernel2IDCTPfi'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z15CUDAkernel2IDCTPfi'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z15CUDAkernel2IDCTPfi'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z15CUDAkernel2IDCTPfi'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z15CUDAkernel2IDCTPfi'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z15CUDAkernel2IDCTPfi'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z15CUDAkernel2IDCTPfi'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z15CUDAkernel2IDCTPfi'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z15CUDAkernel2IDCTPfi'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z15CUDAkernel2IDCTPfi'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z15CUDAkernel2IDCTPfi'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z15CUDAkernel2IDCTPfi'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z15CUDAkernel2IDCTPfi'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z15CUDAkernel2IDCTPfi'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  1, cta: 6 initialized @(7,0)
GPGPU-Sim uArch: core:  2, cta: 6 initialized @(7,0)
GPGPU-Sim uArch: core:  3, cta: 6 initialized @(7,0)
GPGPU-Sim uArch: core:  4, cta: 6 initialized @(7,0)
GPGPU-Sim uArch: core:  5, cta: 6 initialized @(7,0)
GPGPU-Sim uArch: core:  6, cta: 6 initialized @(7,0)
GPGPU-Sim uArch: core:  7, cta: 6 initialized @(7,0)
GPGPU-Sim uArch: core:  8, cta: 6 initialized @(7,0)
GPGPU-Sim uArch: core:  9, cta: 6 initialized @(7,0)
GPGPU-Sim uArch: core: 10, cta: 6 initialized @(7,0)
GPGPU-Sim uArch: core: 11, cta: 6 initialized @(7,0)
GPGPU-Sim uArch: core: 12, cta: 6 initialized @(7,0)
GPGPU-Sim uArch: core: 13, cta: 6 initialized @(7,0)
GPGPU-Sim uArch: core: 14, cta: 6 initialized @(7,0)
GPGPU-Sim uArch: core:  0, cta: 6 initialized @(7,0)
GPGPU-Sim uArch: core:  1, cta: 7 initialized @(8,0)
GPGPU-Sim uArch: core:  2, cta: 7 initialized @(8,0)
GPGPU-Sim uArch: core:  3, cta: 7 initialized @(8,0)
GPGPU-Sim uArch: core:  4, cta: 7 initialized @(8,0)
GPGPU-Sim uArch: core:  5, cta: 7 initialized @(8,0)
GPGPU-Sim uArch: core:  6, cta: 7 initialized @(8,0)
GPGPU-Sim uArch: core:  7, cta: 7 initialized @(8,0)
GPGPU-Sim uArch: core:  8, cta: 7 initialized @(8,0)
GPGPU-Sim uArch: core:  9, cta: 7 initialized @(8,0)
GPGPU-Sim uArch: core: 10, cta: 7 initialized @(8,0)
GPGPU-Sim uArch: core: 11, cta: 7 initialized @(8,0)
GPGPU-Sim uArch: core: 12, cta: 7 initialized @(8,0)
GPGPU-Sim uArch: core: 13, cta: 7 initialized @(8,0)
GPGPU-Sim uArch: core: 14, cta: 7 initialized @(8,0)
GPGPU-Sim uArch: core:  0, cta: 7 initialized @(8,0)
GPGPU-Sim uArch: cycles simulated: 500  inst.: 38400 (ipc=76.8) sim_rate=7680 (inst/sec) elapsed = 0:0:00:05 / Tue Mar 22 12:46:18 2016
GPGPU-Sim uArch: cycles simulated: 1000  inst.: 97696 (ipc=97.7) sim_rate=16282 (inst/sec) elapsed = 0:0:00:06 / Tue Mar 22 12:46:19 2016
GPGPU-Sim PTX: 100000 instructions simulated : ctaid=(12,2,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 3500  inst.: 180672 (ipc=51.6) sim_rate=25810 (inst/sec) elapsed = 0:0:00:07 / Tue Mar 22 12:46:20 2016
GPGPU-Sim PTX: 200000 instructions simulated : ctaid=(14,1,0) tid=(7,3,0)
GPGPU-Sim PTX: 300000 instructions simulated : ctaid=(14,1,0) tid=(7,3,1)
GPGPU-Sim PTX: 400000 instructions simulated : ctaid=(9,1,0) tid=(7,3,1)
GPGPU-Sim uArch: cycles simulated: 5500  inst.: 457600 (ipc=83.2) sim_rate=57200 (inst/sec) elapsed = 0:0:00:08 / Tue Mar 22 12:46:21 2016
GPGPU-Sim PTX: 500000 instructions simulated : ctaid=(1,0,0) tid=(7,3,1)
GPGPU-Sim PTX: 600000 instructions simulated : ctaid=(3,0,0) tid=(7,3,0)
GPGPU-Sim PTX: 700000 instructions simulated : ctaid=(2,0,0) tid=(7,3,1)
GPGPU-Sim uArch: cycles simulated: 7000  inst.: 713312 (ipc=101.9) sim_rate=79256 (inst/sec) elapsed = 0:0:00:09 / Tue Mar 22 12:46:22 2016
GPGPU-Sim PTX: 800000 instructions simulated : ctaid=(5,0,0) tid=(7,3,1)
GPGPU-Sim PTX: 900000 instructions simulated : ctaid=(13,0,0) tid=(7,3,1)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (8323,0), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(8324,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (8329,0), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(8330,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (8347,0), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(8348,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (8353,0), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(8354,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (8359,0), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(8360,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (8371,0), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(8372,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (8377,0), 7 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (8377,0), 7 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (8377,0), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(8378,0)
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(8378,0)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(8378,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (8383,0), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(8384,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (8389,0), 7 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (8389,0), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(8390,0)
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(8390,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (8401,0), 7 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (8401,0), 7 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (8401,0), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(8402,0)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(8402,0)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(8402,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (8413,0), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(8414,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (8425,0), 7 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (8425,0), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(8426,0)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(8426,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (8427,0), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(8428,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (8429,0), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(8430,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (8433,0), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(8434,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (8435,0), 7 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (8435,0), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(8436,0)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(8436,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (8441,0), 7 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (8441,0), 7 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (8441,0), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(8442,0)
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(8442,0)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(8442,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (8447,0), 7 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (8447,0), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(8448,0)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(8448,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (8451,0), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(8452,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (8453,0), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(8454,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (8457,0), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(8458,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (8459,0), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(8460,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (8475,0), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(8476,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (8477,0), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(8478,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (8481,0), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(8482,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (8487,0), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(8488,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (8489,0), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(8490,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (8493,0), 7 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (8493,0), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(8494,0)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(8494,0)
GPGPU-Sim uArch: cycles simulated: 8500  inst.: 986464 (ipc=116.1) sim_rate=98646 (inst/sec) elapsed = 0:0:00:10 / Tue Mar 22 12:46:23 2016
GPGPU-Sim uArch: Shader 10 finished CTA #2 (8511,0), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(8512,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (8513,0), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(8514,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (8515,0), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(8516,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (8519,0), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(8520,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (8523,0), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(8524,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (8525,0), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(8526,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (8530,0), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(8531,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (8531,0), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(8532,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (8537,0), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(8538,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (8543,0), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(8544,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (8544,0), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(8545,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (8546,0), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(8547,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (8549,0), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(8550,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (8554,0), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(8555,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (8568,0), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(8569,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (8574,0), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(8575,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (8579,0), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(8580,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (8589,0), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(8590,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (8592,0), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(8593,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (8594,0), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(8595,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (8600,0), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(8601,0)
GPGPU-Sim PTX: 1000000 instructions simulated : ctaid=(8,6,0) tid=(7,3,1)
GPGPU-Sim uArch: cycles simulated: 10000  inst.: 1054912 (ipc=105.5) sim_rate=95901 (inst/sec) elapsed = 0:0:00:11 / Tue Mar 22 12:46:24 2016
GPGPU-Sim PTX: 1100000 instructions simulated : ctaid=(1,4,0) tid=(7,3,1)
GPGPU-Sim PTX: 1200000 instructions simulated : ctaid=(1,7,0) tid=(7,3,0)
GPGPU-Sim PTX: 1300000 instructions simulated : ctaid=(0,7,0) tid=(7,3,1)
GPGPU-Sim PTX: 1400000 instructions simulated : ctaid=(12,4,0) tid=(7,3,0)
GPGPU-Sim PTX: 1500000 instructions simulated : ctaid=(15,3,0) tid=(7,3,1)
GPGPU-Sim uArch: cycles simulated: 11500  inst.: 1573760 (ipc=136.8) sim_rate=131146 (inst/sec) elapsed = 0:0:00:12 / Tue Mar 22 12:46:25 2016
GPGPU-Sim PTX: 1600000 instructions simulated : ctaid=(13,3,0) tid=(7,3,0)
GPGPU-Sim PTX: 1700000 instructions simulated : ctaid=(2,4,0) tid=(7,3,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (12037,0), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(12038,0)
GPGPU-Sim PTX: 1800000 instructions simulated : ctaid=(11,6,0) tid=(7,3,1)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (12091,0), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(12092,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (12145,0), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(12146,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (12235,0), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(12236,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (12237,0), 7 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (12237,0), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(12238,0)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(12238,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (12243,0), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(12244,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (12255,0), 7 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (12255,0), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(12256,0)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(12256,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (12287,0), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(12288,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (12289,0), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(12290,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (12297,0), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(12298,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (12301,0), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(12302,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (12307,0), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(12308,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (12323,0), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(12324,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (12327,0), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(12328,0)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (12331,0), 7 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (12331,0), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(12332,0)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(12332,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (12333,0), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(12334,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (12337,0), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(12338,0)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (12339,0), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(12340,0)
GPGPU-Sim uArch: Shader 3 finished CTA #6 (12343,0), 7 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (12343,0), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(12344,0)
GPGPU-Sim uArch: core:  3, cta: 6 initialized @(12344,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (12351,0), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(12352,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (12355,0), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(12356,0)
GPGPU-Sim uArch: Shader 8 finished CTA #6 (12366,0), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 6 initialized @(12367,0)
GPGPU-Sim uArch: Shader 3 finished CTA #7 (12375,0), 7 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #6 (12375,0), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 7 initialized @(12376,0)
GPGPU-Sim uArch: core:  4, cta: 6 initialized @(12376,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (12379,0), 7 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (12379,0), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(12380,0)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(12380,0)
GPGPU-Sim uArch: Shader 1 finished CTA #6 (12387,0), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 6 initialized @(12388,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (12393,0), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(12394,0)
GPGPU-Sim uArch: Shader 11 finished CTA #6 (12403,0), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 6 initialized @(12404,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (12405,0), 7 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #7 (12405,0), 7 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #6 (12405,0), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(12406,0)
GPGPU-Sim uArch: core:  1, cta: 7 initialized @(12406,0)
GPGPU-Sim uArch: core:  5, cta: 6 initialized @(12406,0)
GPGPU-Sim uArch: Shader 0 finished CTA #6 (12419,0), 7 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #6 (12419,0), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 6 initialized @(12420,0)
GPGPU-Sim uArch: core:  0, cta: 6 initialized @(12420,0)
GPGPU-Sim uArch: Shader 11 finished CTA #7 (12423,0), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 7 initialized @(12424,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (12425,0), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(12426,0)
GPGPU-Sim uArch: Shader 10 finished CTA #6 (12428,0), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 6 initialized @(12429,0)
GPGPU-Sim uArch: Shader 6 finished CTA #6 (12431,0), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 6 initialized @(12432,0)
GPGPU-Sim uArch: Shader 4 finished CTA #7 (12437,0), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 7 initialized @(12438,0)
GPGPU-Sim uArch: Shader 8 finished CTA #7 (12439,0), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 7 initialized @(12440,0)
GPGPU-Sim uArch: Shader 9 finished CTA #6 (12447,0), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 6 initialized @(12448,0)
GPGPU-Sim uArch: Shader 12 finished CTA #6 (12449,0), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 6 initialized @(12450,0)
GPGPU-Sim uArch: Shader 2 finished CTA #6 (12451,0), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 6 initialized @(12452,0)
GPGPU-Sim uArch: Shader 5 finished CTA #7 (12463,0), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 7 initialized @(12464,0)
GPGPU-Sim uArch: Shader 13 finished CTA #6 (12465,0), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 6 initialized @(12466,0)
GPGPU-Sim uArch: Shader 6 finished CTA #7 (12471,0), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 7 initialized @(12472,0)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (12475,0), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(12476,0)
GPGPU-Sim uArch: Shader 7 finished CTA #7 (12477,0), 7 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #7 (12477,0), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 7 initialized @(12478,0)
GPGPU-Sim uArch: core:  9, cta: 7 initialized @(12478,0)
GPGPU-Sim uArch: Shader 0 finished CTA #7 (12481,0), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 7 initialized @(12482,0)
GPGPU-Sim uArch: Shader 2 finished CTA #7 (12483,0), 7 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #7 (12483,0), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 7 initialized @(12484,0)
GPGPU-Sim uArch: core: 12, cta: 7 initialized @(12484,0)
GPGPU-Sim uArch: Shader 10 finished CTA #7 (12489,0), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 7 initialized @(12490,0)
GPGPU-Sim uArch: cycles simulated: 12500  inst.: 1880992 (ipc=150.5) sim_rate=144691 (inst/sec) elapsed = 0:0:00:13 / Tue Mar 22 12:46:26 2016
GPGPU-Sim uArch: Shader 14 finished CTA #6 (12505,0), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 6 initialized @(12506,0)
GPGPU-Sim uArch: Shader 13 finished CTA #7 (12511,0), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 7 initialized @(12512,0)
GPGPU-Sim uArch: Shader 14 finished CTA #7 (12523,0), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 7 initialized @(12524,0)
GPGPU-Sim PTX: 1900000 instructions simulated : ctaid=(9,8,0) tid=(7,3,0)
GPGPU-Sim PTX: 2000000 instructions simulated : ctaid=(15,8,0) tid=(7,3,0)
GPGPU-Sim PTX: 2100000 instructions simulated : ctaid=(7,9,0) tid=(7,3,1)
GPGPU-Sim PTX: 2200000 instructions simulated : ctaid=(1,11,0) tid=(7,3,1)
GPGPU-Sim uArch: cycles simulated: 15000  inst.: 2270080 (ipc=151.3) sim_rate=162148 (inst/sec) elapsed = 0:0:00:14 / Tue Mar 22 12:46:27 2016
GPGPU-Sim PTX: 2300000 instructions simulated : ctaid=(8,8,0) tid=(7,3,0)
GPGPU-Sim PTX: 2400000 instructions simulated : ctaid=(7,8,0) tid=(7,3,1)
GPGPU-Sim PTX: 2500000 instructions simulated : ctaid=(13,9,0) tid=(7,3,0)
GPGPU-Sim PTX: 2600000 instructions simulated : ctaid=(12,7,0) tid=(7,3,1)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (15632,0), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(15633,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (15724,0), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(15725,0)
GPGPU-Sim PTX: 2700000 instructions simulated : ctaid=(8,11,0) tid=(7,3,1)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (15828,0), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(15829,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (15860,0), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(15861,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (15900,0), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(15901,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (15926,0), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(15927,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (15932,0), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(15933,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (15936,0), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(15937,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (15940,0), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(15941,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (15962,0), 7 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (15962,0), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(15963,0)
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(15963,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (15980,0), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(15981,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (15986,0), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(15987,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (15993,0), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(15994,0)
GPGPU-Sim uArch: cycles simulated: 16000  inst.: 2749408 (ipc=171.8) sim_rate=183293 (inst/sec) elapsed = 0:0:00:15 / Tue Mar 22 12:46:28 2016
GPGPU-Sim uArch: Shader 11 finished CTA #3 (16004,0), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(16005,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (16010,0), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(16011,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (16013,0), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(16014,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (16016,0), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(16017,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (16018,0), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(16019,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (16032,0), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(16033,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (16062,0), 7 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (16062,0), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(16063,0)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(16063,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (16075,0), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(16076,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (16080,0), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(16081,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (16086,0), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(16087,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (16094,0), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(16095,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (16100,0), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(16101,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (16102,0), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(16103,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (16108,0), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(16109,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (16112,0), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(16113,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (16114,0), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(16115,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (16118,0), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(16119,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (16122,0), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(16123,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (16138,0), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(16139,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (16140,0), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(16141,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (16142,0), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(16143,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (16148,0), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(16149,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (16154,0), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(16155,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (16156,0), 7 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (16156,0), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(16157,0)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(16157,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (16160,0), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(16161,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (16162,0), 7 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (16162,0), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(16163,0)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(16163,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (16172,0), 7 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (16172,0), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(16173,0)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(16173,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (16178,0), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(16179,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (16184,0), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(16185,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (16196,0), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(16197,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (16200,0), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(16201,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (16204,0), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(16205,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (16206,0), 7 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (16206,0), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(16207,0)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(16207,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (16212,0), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(16213,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (16214,0), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(16215,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (16234,0), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(16235,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (16238,0), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(16239,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (16250,0), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(16251,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (16252,0), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(16253,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (16258,0), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(16259,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (16269,0), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(16270,0)
GPGPU-Sim PTX: 2800000 instructions simulated : ctaid=(1,12,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 17500  inst.: 2827776 (ipc=161.6) sim_rate=176736 (inst/sec) elapsed = 0:0:00:16 / Tue Mar 22 12:46:29 2016
GPGPU-Sim PTX: 2900000 instructions simulated : ctaid=(8,12,0) tid=(7,3,0)
GPGPU-Sim PTX: 3000000 instructions simulated : ctaid=(6,14,0) tid=(7,3,1)
GPGPU-Sim PTX: 3100000 instructions simulated : ctaid=(9,14,0) tid=(7,3,1)
GPGPU-Sim PTX: 3200000 instructions simulated : ctaid=(6,11,0) tid=(7,3,1)
GPGPU-Sim PTX: 3300000 instructions simulated : ctaid=(8,13,0) tid=(7,3,1)
GPGPU-Sim uArch: cycles simulated: 19000  inst.: 3309504 (ipc=174.2) sim_rate=194676 (inst/sec) elapsed = 0:0:00:17 / Tue Mar 22 12:46:30 2016
GPGPU-Sim PTX: 3400000 instructions simulated : ctaid=(6,15,0) tid=(7,3,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (19294,0), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(19295,0)
GPGPU-Sim PTX: 3500000 instructions simulated : ctaid=(3,14,0) tid=(7,3,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (19419,0), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(19420,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (19471,0), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(19472,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (19540,0), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(19541,0)
GPGPU-Sim PTX: 3600000 instructions simulated : ctaid=(13,15,0) tid=(7,3,1)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (19557,0), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(19558,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (19560,0), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(19561,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (19569,0), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(19570,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (19608,0), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(19609,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (19644,0), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(19645,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (19650,0), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(19651,0)
GPGPU-Sim uArch: Shader 1 finished CTA #6 (19656,0), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 6 initialized @(19657,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (19668,0), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(19669,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (19672,0), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(19673,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (19676,0), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(19677,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (19688,0), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(19689,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (19694,0), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(19695,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (19700,0), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(19701,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (19712,0), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(19713,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (19724,0), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(19725,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (19725,0), 7 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (19725,0), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(19726,0)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(19726,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (19730,0), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(19731,0)
GPGPU-Sim uArch: Shader 1 finished CTA #7 (19744,0), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 7 initialized @(19745,0)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (19754,0), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(19755,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (19756,0), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(19757,0)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (19760,0), 7 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (19760,0), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(19761,0)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(19761,0)
GPGPU-Sim uArch: Shader 3 finished CTA #6 (19767,0), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 6 initialized @(19768,0)
GPGPU-Sim uArch: Shader 0 finished CTA #6 (19778,0), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 6 initialized @(19779,0)
GPGPU-Sim uArch: Shader 4 finished CTA #6 (19782,0), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 6 initialized @(19783,0)
GPGPU-Sim uArch: Shader 6 finished CTA #6 (19804,0), 7 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #6 (19804,0), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 6 initialized @(19805,0)
GPGPU-Sim uArch: core:  8, cta: 6 initialized @(19805,0)
GPGPU-Sim uArch: Shader 9 finished CTA #6 (19806,0), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 6 initialized @(19807,0)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (19812,0), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(19813,0)
GPGPU-Sim uArch: Shader 12 finished CTA #6 (19816,0), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 6 initialized @(19817,0)
GPGPU-Sim uArch: Shader 0 finished CTA #7 (19818,0), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 7 initialized @(19819,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (19822,0), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(19823,0)
GPGPU-Sim uArch: Shader 9 finished CTA #7 (19824,0), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 7 initialized @(19825,0)
GPGPU-Sim uArch: Shader 11 finished CTA #6 (19828,0), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 6 initialized @(19829,0)
GPGPU-Sim uArch: Shader 3 finished CTA #7 (19830,0), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 7 initialized @(19831,0)
GPGPU-Sim uArch: Shader 4 finished CTA #7 (19842,0), 7 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (19842,0), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 7 initialized @(19843,0)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(19843,0)
GPGPU-Sim uArch: Shader 5 finished CTA #6 (19848,0), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 6 initialized @(19849,0)
GPGPU-Sim uArch: Shader 2 finished CTA #6 (19856,0), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 6 initialized @(19857,0)
GPGPU-Sim uArch: Shader 6 finished CTA #7 (19862,0), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 7 initialized @(19863,0)
GPGPU-Sim uArch: Shader 8 finished CTA #7 (19876,0), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 7 initialized @(19877,0)
GPGPU-Sim uArch: Shader 11 finished CTA #7 (19878,0), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 7 initialized @(19879,0)
GPGPU-Sim uArch: Shader 5 finished CTA #7 (19886,0), 7 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (19886,0), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(19887,0)
GPGPU-Sim uArch: core:  5, cta: 7 initialized @(19887,0)
GPGPU-Sim uArch: Shader 7 finished CTA #6 (19890,0), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 6 initialized @(19891,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (19896,0), 7 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #7 (19896,0), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(19897,0)
GPGPU-Sim uArch: core: 12, cta: 7 initialized @(19897,0)
GPGPU-Sim uArch: Shader 14 finished CTA #6 (19898,0), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 6 initialized @(19899,0)
GPGPU-Sim uArch: Shader 2 finished CTA #7 (19902,0), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 7 initialized @(19903,0)
GPGPU-Sim uArch: Shader 7 finished CTA #7 (19920,0), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 7 initialized @(19921,0)
GPGPU-Sim uArch: Shader 14 finished CTA #7 (19930,0), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 7 initialized @(19931,0)
GPGPU-Sim uArch: Shader 13 finished CTA #6 (19934,0), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 6 initialized @(19935,0)
GPGPU-Sim uArch: Shader 10 finished CTA #6 (19939,0), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 6 initialized @(19940,0)
GPGPU-Sim uArch: Shader 13 finished CTA #7 (19976,0), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 7 initialized @(19977,0)
GPGPU-Sim uArch: Shader 10 finished CTA #7 (19983,0), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 7 initialized @(19984,0)
GPGPU-Sim uArch: cycles simulated: 20000  inst.: 3661824 (ipc=183.1) sim_rate=203434 (inst/sec) elapsed = 0:0:00:18 / Tue Mar 22 12:46:31 2016
GPGPU-Sim PTX: 3700000 instructions simulated : ctaid=(7,15,0) tid=(7,3,0)
GPGPU-Sim PTX: 3800000 instructions simulated : ctaid=(2,16,0) tid=(7,3,1)
GPGPU-Sim uArch: cycles simulated: 22000  inst.: 3836832 (ipc=174.4) sim_rate=201938 (inst/sec) elapsed = 0:0:00:19 / Tue Mar 22 12:46:32 2016
GPGPU-Sim PTX: 3900000 instructions simulated : ctaid=(6,16,0) tid=(7,3,1)
GPGPU-Sim PTX: 4000000 instructions simulated : ctaid=(10,18,0) tid=(7,3,1)
GPGPU-Sim PTX: 4100000 instructions simulated : ctaid=(0,18,0) tid=(7,3,0)
GPGPU-Sim PTX: 4200000 instructions simulated : ctaid=(3,18,0) tid=(7,3,0)
GPGPU-Sim PTX: 4300000 instructions simulated : ctaid=(15,17,0) tid=(7,3,1)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (22880,0), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(22881,0)
GPGPU-Sim uArch: cycles simulated: 23000  inst.: 4377600 (ipc=190.3) sim_rate=218880 (inst/sec) elapsed = 0:0:00:20 / Tue Mar 22 12:46:33 2016
GPGPU-Sim uArch: Shader 3 finished CTA #0 (23018,0), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(23019,0)
GPGPU-Sim PTX: 4400000 instructions simulated : ctaid=(2,16,0) tid=(7,3,1)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (23117,0), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(23118,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (23132,0), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(23133,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (23211,0), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(23212,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (23219,0), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(23220,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (23225,0), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(23226,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (23257,0), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(23258,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (23268,0), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(23269,0)
GPGPU-Sim PTX: 4500000 instructions simulated : ctaid=(8,19,0) tid=(7,3,1)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (23285,0), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(23286,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (23305,0), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(23306,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (23309,0), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(23310,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (23337,0), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(23338,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (23342,0), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(23343,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (23345,0), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(23346,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (23349,0), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(23350,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (23379,0), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(23380,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (23387,0), 7 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (23387,0), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(23388,0)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(23388,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (23393,0), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(23394,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (23397,0), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(23398,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (23399,0), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(23400,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (23405,0), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(23406,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (23421,0), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(23422,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (23423,0), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(23424,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (23441,0), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(23442,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (23442,0), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(23443,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (23445,0), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(23446,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (23447,0), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(23448,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (23453,0), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(23454,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (23461,0), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(23462,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (23463,0), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(23464,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (23465,0), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(23466,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (23471,0), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(23472,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (23487,0), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(23488,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (23497,0), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(23498,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (23499,0), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(23500,0)
GPGPU-Sim uArch: cycles simulated: 23500  inst.: 4538528 (ipc=193.1) sim_rate=216120 (inst/sec) elapsed = 0:0:00:21 / Tue Mar 22 12:46:34 2016
GPGPU-Sim uArch: Shader 7 finished CTA #1 (23507,0), 7 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (23507,0), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(23508,0)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(23508,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (23509,0), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(23510,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (23521,0), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(23522,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (23523,0), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(23524,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (23557,0), 7 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (23557,0), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(23558,0)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(23558,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (23563,0), 7 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (23563,0), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(23564,0)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(23564,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (23569,0), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(23570,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (23571,0), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(23572,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (23575,0), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(23576,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (23579,0), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(23580,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (23589,0), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(23590,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (23597,0), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(23598,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (23601,0), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(23602,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (23605,0), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(23606,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (23619,0), 7 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (23619,0), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(23620,0)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(23620,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (23631,0), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(23632,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (23646,0), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(23647,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (23653,0), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(23654,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (23669,0), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(23670,0)
GPGPU-Sim PTX: 4600000 instructions simulated : ctaid=(8,21,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 25000  inst.: 4606208 (ipc=184.2) sim_rate=209373 (inst/sec) elapsed = 0:0:00:22 / Tue Mar 22 12:46:35 2016
GPGPU-Sim PTX: 4700000 instructions simulated : ctaid=(7,19,0) tid=(7,3,0)
GPGPU-Sim PTX: 4800000 instructions simulated : ctaid=(6,21,0) tid=(7,3,1)
GPGPU-Sim PTX: 4900000 instructions simulated : ctaid=(3,20,0) tid=(7,3,1)
GPGPU-Sim uArch: cycles simulated: 26000  inst.: 4906464 (ipc=188.7) sim_rate=213324 (inst/sec) elapsed = 0:0:00:23 / Tue Mar 22 12:46:36 2016
GPGPU-Sim PTX: 5000000 instructions simulated : ctaid=(11,21,0) tid=(7,3,1)
GPGPU-Sim PTX: 5100000 instructions simulated : ctaid=(5,20,0) tid=(7,3,1)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (26520,0), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(26521,0)
GPGPU-Sim PTX: 5200000 instructions simulated : ctaid=(7,21,0) tid=(7,3,1)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (26684,0), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(26685,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (26721,0), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(26722,0)
GPGPU-Sim PTX: 5300000 instructions simulated : ctaid=(12,22,0) tid=(7,3,1)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (26751,0), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(26752,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (26878,0), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(26879,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (26880,0), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(26881,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (26912,0), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(26913,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (26929,0), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(26930,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (26934,0), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(26935,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (26950,0), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(26951,0)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (26969,0), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(26970,0)
GPGPU-Sim uArch: Shader 1 finished CTA #6 (26982,0), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 6 initialized @(26983,0)
GPGPU-Sim PTX: 5400000 instructions simulated : ctaid=(15,21,0) tid=(7,3,1)
GPGPU-Sim uArch: cycles simulated: 27000  inst.: 5397248 (ipc=199.9) sim_rate=224885 (inst/sec) elapsed = 0:0:00:24 / Tue Mar 22 12:46:37 2016
GPGPU-Sim uArch: Shader 8 finished CTA #5 (27007,0), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(27008,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (27013,0), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(27014,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (27048,0), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(27049,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (27050,0), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(27051,0)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (27061,0), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(27062,0)
GPGPU-Sim uArch: Shader 6 finished CTA #6 (27062,0), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 6 initialized @(27063,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (27063,0), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(27064,0)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (27066,0), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(27067,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (27085,0), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(27086,0)
GPGPU-Sim uArch: Shader 8 finished CTA #6 (27087,0), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 6 initialized @(27088,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (27093,0), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(27094,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (27097,0), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(27098,0)
GPGPU-Sim uArch: Shader 6 finished CTA #7 (27101,0), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 7 initialized @(27102,0)
GPGPU-Sim uArch: Shader 0 finished CTA #6 (27111,0), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 6 initialized @(27112,0)
GPGPU-Sim uArch: Shader 1 finished CTA #7 (27119,0), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 7 initialized @(27120,0)
GPGPU-Sim uArch: Shader 9 finished CTA #6 (27129,0), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 6 initialized @(27130,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (27133,0), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(27134,0)
GPGPU-Sim uArch: Shader 4 finished CTA #6 (27139,0), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 6 initialized @(27140,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (27141,0), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(27142,0)
GPGPU-Sim uArch: Shader 12 finished CTA #6 (27168,0), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 6 initialized @(27169,0)
GPGPU-Sim uArch: Shader 5 finished CTA #6 (27169,0), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 6 initialized @(27170,0)
GPGPU-Sim uArch: Shader 8 finished CTA #7 (27176,0), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 7 initialized @(27177,0)
GPGPU-Sim uArch: Shader 4 finished CTA #7 (27186,0), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 7 initialized @(27187,0)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (27189,0), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(27190,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (27194,0), 7 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (27194,0), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(27195,0)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(27195,0)
GPGPU-Sim uArch: Shader 2 finished CTA #6 (27195,0), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 6 initialized @(27196,0)
GPGPU-Sim uArch: Shader 3 finished CTA #7 (27201,0), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 7 initialized @(27202,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (27209,0), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(27210,0)
GPGPU-Sim uArch: Shader 3 finished CTA #6 (27210,0), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 6 initialized @(27211,0)
GPGPU-Sim uArch: Shader 0 finished CTA #7 (27214,0), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 7 initialized @(27215,0)
GPGPU-Sim uArch: Shader 9 finished CTA #7 (27218,0), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 7 initialized @(27219,0)
GPGPU-Sim uArch: Shader 5 finished CTA #7 (27224,0), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 7 initialized @(27225,0)
GPGPU-Sim uArch: Shader 11 finished CTA #6 (27236,0), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 6 initialized @(27237,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (27246,0), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(27247,0)
GPGPU-Sim uArch: Shader 12 finished CTA #7 (27248,0), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 7 initialized @(27249,0)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (27251,0), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(27252,0)
GPGPU-Sim uArch: Shader 2 finished CTA #7 (27271,0), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 7 initialized @(27272,0)
GPGPU-Sim uArch: Shader 13 finished CTA #6 (27273,0), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 6 initialized @(27274,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (27274,0), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(27275,0)
GPGPU-Sim uArch: Shader 11 finished CTA #7 (27288,0), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 7 initialized @(27289,0)
GPGPU-Sim uArch: Shader 14 finished CTA #6 (27297,0), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 6 initialized @(27298,0)
GPGPU-Sim uArch: Shader 14 finished CTA #7 (27324,0), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 7 initialized @(27325,0)
GPGPU-Sim uArch: Shader 7 finished CTA #6 (27325,0), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 6 initialized @(27326,0)
GPGPU-Sim uArch: Shader 10 finished CTA #6 (27329,0), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 6 initialized @(27330,0)
GPGPU-Sim uArch: Shader 7 finished CTA #7 (27335,0), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 7 initialized @(27336,0)
GPGPU-Sim uArch: Shader 13 finished CTA #7 (27347,0), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 7 initialized @(27348,0)
GPGPU-Sim uArch: Shader 10 finished CTA #7 (27364,0), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 7 initialized @(27365,0)
GPGPU-Sim uArch: cycles simulated: 28500  inst.: 5483648 (ipc=192.4) sim_rate=219345 (inst/sec) elapsed = 0:0:00:25 / Tue Mar 22 12:46:38 2016
GPGPU-Sim PTX: 5500000 instructions simulated : ctaid=(4,23,0) tid=(7,3,1)
GPGPU-Sim PTX: 5600000 instructions simulated : ctaid=(11,24,0) tid=(7,3,0)
GPGPU-Sim PTX: 5700000 instructions simulated : ctaid=(15,22,0) tid=(7,3,1)
GPGPU-Sim PTX: 5800000 instructions simulated : ctaid=(2,26,0) tid=(7,3,1)
GPGPU-Sim PTX: 5900000 instructions simulated : ctaid=(13,22,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 30000  inst.: 5900032 (ipc=196.7) sim_rate=226924 (inst/sec) elapsed = 0:0:00:26 / Tue Mar 22 12:46:39 2016
GPGPU-Sim PTX: 6000000 instructions simulated : ctaid=(5,25,0) tid=(7,3,1)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (30235,0), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(30236,0)
GPGPU-Sim PTX: 6100000 instructions simulated : ctaid=(12,25,0) tid=(7,3,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (30357,0), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(30358,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (30363,0), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(30364,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (30394,0), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(30395,0)
GPGPU-Sim uArch: cycles simulated: 30500  inst.: 6161760 (ipc=202.0) sim_rate=228213 (inst/sec) elapsed = 0:0:00:27 / Tue Mar 22 12:46:40 2016
GPGPU-Sim uArch: Shader 12 finished CTA #0 (30544,0), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(30545,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (30555,0), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(30556,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (30576,0), 7 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (30576,0), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(30577,0)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(30577,0)
GPGPU-Sim PTX: 6200000 instructions simulated : ctaid=(4,25,0) tid=(7,3,1)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (30627,0), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(30628,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (30692,0), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(30693,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (30729,0), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(30730,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (30736,0), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(30737,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (30765,0), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(30766,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (30766,0), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(30767,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (30784,0), 7 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (30784,0), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(30785,0)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(30785,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (30785,0), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(30786,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (30813,0), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(30814,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (30833,0), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(30834,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (30844,0), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(30845,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (30850,0), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(30851,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (30852,0), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(30853,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (30862,0), 7 CTAs running
GPGPU-Sim PTX: 6300000 instructions simulated : ctaid=(4,27,0) tid=(7,3,1)
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(30863,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (30864,0), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(30865,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (30888,0), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(30889,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (30892,0), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(30893,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (30904,0), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(30905,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (30908,0), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(30909,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (30912,0), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(30913,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (30914,0), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(30915,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (30928,0), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(30929,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (30929,0), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(30930,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (30932,0), 7 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (30958,0), 7 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (30964,0), 7 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (30966,0), 7 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (30968,0), 7 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (30970,0), 7 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (30974,0), 7 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (30996,0), 7 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (30998,0), 6 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (31000,0), 6 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (31012,0), 6 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (31028,0), 6 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (31031,0), 7 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (31034,0), 7 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (31043,0), 6 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (31046,0), 7 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (31057,0), 7 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (31059,0), 6 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (31062,0), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (31092,0), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (31107,0), 6 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (31111,0), 7 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (31117,0), 6 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (31126,0), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (31139,0), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (31167,0), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (31175,0), 6 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (31189,0), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 32000  inst.: 6358848 (ipc=198.7) sim_rate=227101 (inst/sec) elapsed = 0:0:00:28 / Tue Mar 22 12:46:41 2016
GPGPU-Sim PTX: 6400000 instructions simulated : ctaid=(0,29,0) tid=(7,3,1)
GPGPU-Sim PTX: 6500000 instructions simulated : ctaid=(2,29,0) tid=(7,3,0)
GPGPU-Sim PTX: 6600000 instructions simulated : ctaid=(11,26,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 33500  inst.: 6617728 (ipc=197.5) sim_rate=228197 (inst/sec) elapsed = 0:0:00:29 / Tue Mar 22 12:46:42 2016
GPGPU-Sim PTX: 6700000 instructions simulated : ctaid=(13,29,0) tid=(7,3,0)
GPGPU-Sim PTX: 6800000 instructions simulated : ctaid=(11,26,0) tid=(7,3,1)
GPGPU-Sim PTX: 6900000 instructions simulated : ctaid=(10,30,0) tid=(7,3,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (34059,0), 7 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (34136,0), 5 CTAs running
GPGPU-Sim PTX: 7000000 instructions simulated : ctaid=(10,27,0) tid=(7,3,1)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (34211,0), 7 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (34237,0), 6 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (34318,0), 6 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (34380,0), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #6 (34387,0), 6 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (34400,0), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (34403,0), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (34466,0), 6 CTAs running
GPGPU-Sim PTX: 7100000 instructions simulated : ctaid=(0,31,0) tid=(7,3,1)
GPGPU-Sim uArch: cycles simulated: 34500  inst.: 7107904 (ipc=206.0) sim_rate=236930 (inst/sec) elapsed = 0:0:00:30 / Tue Mar 22 12:46:43 2016
GPGPU-Sim uArch: Shader 1 finished CTA #5 (34542,0), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (34542,0), 6 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (34563,0), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #6 (34590,0), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #7 (34602,0), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (34604,0), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #6 (34606,0), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (34616,0), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #6 (34636,0), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #7 (34652,0), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (34654,0), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (34678,0), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #7 (34704,0), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (34706,0), 6 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (34708,0), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (34712,0), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #6 (34724,0), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (34742,0), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (34748,0), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (34754,0), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #6 (34756,0), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (34772,0), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #6 (34780,0), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (34781,0), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #7 (34796,0), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (34802,0), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #7 (34810,0), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #6 (34812,0), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (34822,0), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (34824,0), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #6 (34828,0), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (34832,0), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #7 (34834,0), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #7 (34836,0), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #7 (34838,0), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #6 (34844,0), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #7 (34844,0), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #6 (34852,0), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #7 (34856,0), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #6 (34858,0), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #6 (34862,0), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (34871,0), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #7 (34879,0), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 1 '_Z15CUDAkernel2IDCTPfi').
GPGPU-Sim uArch: Shader 14 finished CTA #6 (34904,0), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #6 (34920,0), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #7 (34929,0), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #7 (34931,0), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (34952,0), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #7 (34982,0), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #7 (34989,0), 1 CTAs running
GPGPU-Sim PTX: 7200000 instructions simulated : ctaid=(3,30,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 37000  inst.: 7281184 (ipc=196.8) sim_rate=234876 (inst/sec) elapsed = 0:0:00:31 / Tue Mar 22 12:46:44 2016
GPGPU-Sim PTX: 7300000 instructions simulated : ctaid=(6,31,0) tid=(7,3,0)
GPGPU-Sim PTX: 7400000 instructions simulated : ctaid=(15,30,0) tid=(7,3,1)
GPGPU-Sim PTX: 7500000 instructions simulated : ctaid=(4,31,0) tid=(7,3,1)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (37818,0), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (37852,0), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (37957,0), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (37973,0), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (38009,0), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (38054,0), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (38089,0), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 1 '_Z15CUDAkernel2IDCTPfi').
GPGPU-Sim uArch: Shader 4 finished CTA #2 (38160,0), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (38208,0), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (38208,0), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (38220,0), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (38260,0), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (38282,0), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (38288,0), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 1 '_Z15CUDAkernel2IDCTPfi').
GPGPU-Sim uArch: Shader 1 finished CTA #1 (38305,0), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 1 '_Z15CUDAkernel2IDCTPfi').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (38324,0), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 1 '_Z15CUDAkernel2IDCTPfi').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (38326,0), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (38377,0), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (38382,0), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 1 '_Z15CUDAkernel2IDCTPfi').
GPGPU-Sim uArch: Shader 6 finished CTA #2 (38383,0), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 1 '_Z15CUDAkernel2IDCTPfi').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (38386,0), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (38393,0), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 1 '_Z15CUDAkernel2IDCTPfi').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (38401,0), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (38405,0), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 1 '_Z15CUDAkernel2IDCTPfi').
GPGPU-Sim uArch: Shader 8 finished CTA #1 (38410,0), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 1 '_Z15CUDAkernel2IDCTPfi').
GPGPU-Sim uArch: Shader 2 finished CTA #2 (38414,0), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 1 '_Z15CUDAkernel2IDCTPfi').
GPGPU-Sim uArch: Shader 3 finished CTA #3 (38417,0), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (38418,0), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 1 '_Z15CUDAkernel2IDCTPfi').
GPGPU-Sim uArch: Shader 3 finished CTA #1 (38423,0), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 1 '_Z15CUDAkernel2IDCTPfi').
GPGPU-Sim uArch: Shader 5 finished CTA #3 (38431,0), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 1 '_Z15CUDAkernel2IDCTPfi').
GPGPU-Sim uArch: Shader 11 finished CTA #3 (38456,0), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (38511,0), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 1 '_Z15CUDAkernel2IDCTPfi').
GPGPU-Sim uArch: GPU detected kernel '_Z15CUDAkernel2IDCTPfi' finished on shader 11.
GPGPU-Sim: synchronize waiting for inactive GPU simulation
kernel_name = _Z15CUDAkernel2IDCTPfi 
kernel_launch_uid = 1 
gpu_sim_cycle = 38512
gpu_sim_insn = 7569408
gpu_ipc =     196.5467
gpu_tot_sim_cycle = 38512
gpu_tot_sim_insn = 7569408
gpu_tot_ipc =     196.5467
gpu_tot_issued_cta = 512
gpu_stall_dramfull = 1302
gpu_stall_icnt2sh    = 1589
gpu_total_sim_rate=236544

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 118784
	L1I_total_cache_misses = 1920
	L1I_total_cache_miss_rate = 0.0162
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 1088, Miss = 577, Miss_rate = 0.530, Pending_hits = 0, Reservation_fails = 1084
	L1D_cache_core[1]: Access = 1152, Miss = 594, Miss_rate = 0.516, Pending_hits = 0, Reservation_fails = 960
	L1D_cache_core[2]: Access = 1088, Miss = 546, Miss_rate = 0.502, Pending_hits = 0, Reservation_fails = 1274
	L1D_cache_core[3]: Access = 1120, Miss = 576, Miss_rate = 0.514, Pending_hits = 0, Reservation_fails = 1171
	L1D_cache_core[4]: Access = 1120, Miss = 578, Miss_rate = 0.516, Pending_hits = 0, Reservation_fails = 1231
	L1D_cache_core[5]: Access = 1120, Miss = 656, Miss_rate = 0.586, Pending_hits = 0, Reservation_fails = 1254
	L1D_cache_core[6]: Access = 1152, Miss = 624, Miss_rate = 0.542, Pending_hits = 0, Reservation_fails = 1041
	L1D_cache_core[7]: Access = 1056, Miss = 548, Miss_rate = 0.519, Pending_hits = 0, Reservation_fails = 1482
	L1D_cache_core[8]: Access = 1088, Miss = 545, Miss_rate = 0.501, Pending_hits = 0, Reservation_fails = 1227
	L1D_cache_core[9]: Access = 1088, Miss = 577, Miss_rate = 0.530, Pending_hits = 0, Reservation_fails = 1172
	L1D_cache_core[10]: Access = 1056, Miss = 561, Miss_rate = 0.531, Pending_hits = 0, Reservation_fails = 1448
	L1D_cache_core[11]: Access = 1120, Miss = 594, Miss_rate = 0.530, Pending_hits = 0, Reservation_fails = 1403
	L1D_cache_core[12]: Access = 1056, Miss = 546, Miss_rate = 0.517, Pending_hits = 0, Reservation_fails = 1151
	L1D_cache_core[13]: Access = 1024, Miss = 562, Miss_rate = 0.549, Pending_hits = 0, Reservation_fails = 1339
	L1D_cache_core[14]: Access = 1056, Miss = 546, Miss_rate = 0.517, Pending_hits = 0, Reservation_fails = 1556
	L1D_total_cache_accesses = 16384
	L1D_total_cache_misses = 8630
	L1D_total_cache_miss_rate = 0.5267
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 18793
	L1D_cache_data_port_util = 0.014
	L1D_cache_fill_port_util = 0.014
L1C_cache:
	L1C_total_cache_accesses = 9216
	L1C_total_cache_misses = 360
	L1C_total_cache_miss_rate = 0.0391
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 8192
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 5532
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 8856
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 360
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 7754
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 438
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 13261
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 116864
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1920
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
1155, 1155, 1155, 1155, 924, 924, 924, 924, 924, 924, 924, 924, 924, 924, 924, 924, 
gpgpu_n_tot_thrd_icount = 7569408
gpgpu_n_tot_w_icount = 236544
gpgpu_n_stall_shd_mem = 18793
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 8192
gpgpu_n_mem_write_global = 8192
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 30
gpgpu_n_load_insn  = 262144
gpgpu_n_store_insn = 262144
gpgpu_n_shmem_insn = 1572864
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 229376
gpgpu_n_param_mem_insn = 65536
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 18793
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:22730	W0_Idle:121792	W0_Scoreboard:763074	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:236544
traffic_breakdown_coretomem[CONST_ACC_R] = 240 {8:30,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 65536 {8:8192,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1114112 {136:8192,}
traffic_breakdown_coretomem[INST_ACC_R] = 1800 {8:225,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2160 {72:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1114112 {136:8192,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 65536 {8:8192,}
traffic_breakdown_memtocore[INST_ACC_R] = 30600 {136:225,}
maxmrqlatency = 100 
maxdqlatency = 0 
maxmflatency = 460 
averagemflatency = 231 
max_icnt2mem_latency = 256 
max_icnt2sh_latency = 38511 
mrq_lat_table:7398 	173 	146 	349 	1511 	623 	57 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	7602 	8812 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	9226 	1947 	1394 	3517 	554 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	7318 	824 	80 	0 	0 	0 	0 	0 	0 	529 	2351 	3840 	1472 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	20 	48 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:     11094     10871     12557     12407     14403     13987     14727     14510     14606     14737     18014     17431     11204     11400     14271     13826 
dram[1]:     11057     12275     12560     12509     14317     13982     14797     14653     14756     14841     18283     17441     11208     11382     14365     13828 
dram[2]:     10970     12304     12535     12329     14247     14134     14802     14650     14749     14808     18391     17712     11338     11388     14502     14066 
dram[3]:     10965     12435     12579     12559     14300     14063     14809     14561     14485     14861     18290     17749     11186     11363     14594     14122 
dram[4]:     11001     12419     12266     12365     14249     14406     14395     14643     14730     14878     18008     17906     11547     11510     14340     14168 
dram[5]:     11022     12140     12413     12372     14185     14359     14408     14731     14787     14859     18010     17851     11442     11408     14220     13982 
average row accesses per activate:
dram[0]: 13.400000 22.000000 32.000000 22.000000  3.652174  3.652174  3.555556  2.666667  2.782609  2.909091  2.976744  3.555556  2.370370  2.370370  2.909091  3.315789 
dram[1]: 16.750000 32.000000 32.000000 32.000000  4.666667  4.200000  3.200000  3.368421  2.666667  3.121951  2.909091  2.723404  2.206897  2.560000  2.461539  2.560000 
dram[2]: 22.000000 32.000000 22.333334 32.000000  3.652174  3.384615  2.782609  4.000000  2.782609  2.782609  3.200000  2.844445  2.370370  2.370370  3.472222  2.909091 
dram[3]: 22.000000 32.000000 32.000000 32.000000  3.818182  3.384615  3.200000  3.047619  3.121951  2.782609  2.844445  3.121951  2.560000  2.285714  2.461539  2.560000 
dram[4]: 22.000000 32.000000 32.000000 22.333334  3.652174  3.666667  3.200000  2.666667  2.782609  2.909091  2.666667  3.047619  2.560000  2.461539  3.047619  3.676471 
dram[5]: 22.000000 21.666666 32.000000 32.000000  4.200000  4.000000  3.047619  3.368421  2.666667  2.976744  2.666667  2.976744  2.206897  2.560000  2.666667  2.370370 
average row locality = 10257/3067 = 3.344310
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        67        66        64        64        74        74        96        96        96        96        96        96        96        96        96        96 
dram[1]:        67        64        64        64        74        74        96        96        96        96        96        96        96        96        96        96 
dram[2]:        66        64        64        64        74        76        96        96        96        96        96        96        96        96        96        96 
dram[3]:        66        64        64        64        74        76        96        96        96        96        96        96        96        96        96        96 
dram[4]:        66        64        64        64        74        76        96        96        96        96        96        96        96        96        96        96 
dram[5]:        66        65        64        64        74        76        96        96        96        96        96        96        96        96        96        96 
total reads: 8209
bank skew: 96/64 = 1.50
chip skew: 1369/1367 = 1.00
number of total write accesses:
dram[0]:         0         0         0         2        10        10        32        32        32        32        32        32        32        32        32        30 
dram[1]:         0         0         0         0        10        10        32        32        32        32        32        32        32        32        32        32 
dram[2]:         0         0         3         0        10        12        32        32        32        32        32        32        32        32        29        32 
dram[3]:         0         0         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[4]:         0         0         0         3        10        12        32        32        32        32        32        32        32        32        32        29 
dram[5]:         0         0         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
total reads: 2048
min_bank_accesses = 0!
chip skew: 342/340 = 1.01
average mf latency per bank:
dram[0]:        488       447       461       451       396       395       353       367       352       355       347       350       348       348       345       343
dram[1]:        492       448       470       467       390       392       360       358       353       342       347       350       356       352       340       339
dram[2]:        444       451       443       465       390       384       360       353       346       350       353       348       349       349       351       341
dram[3]:        430       456       468       475       388       385       358       362       343       355       348       345       350       353       341       339
dram[4]:        442       460       465       438       391       390       350       361       353       344       348       351       349       351       342       346
dram[5]:        438       440       479       463       391       383       364       362       354       342       344       350       356       350       338       338
maximum mf latency per bank:
dram[0]:        379       372       361       391       415       397       396       369       349       412       386       438       359       359       406       352
dram[1]:        372       358       278       428       397       398       380       379       374       353       361       366       359       372       368       378
dram[2]:        392       369       376       404       363       365       366       360       417       360       398       366       370       387       362       390
dram[3]:        381       369       352       352       372       366       386       376       378       441       355       419       367       379       372       374
dram[4]:        400       422       387       368       381       383       409       386       369       345       383       362       388       404       361       384
dram[5]:        361       397       364       355       426       391       460       371       380       378       395       379       424       379       403       382

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=50835 n_nop=46429 n_act=502 n_pre=486 n_req=1709 n_rd=2738 n_write=680 bw_util=0.1345
n_activity=21160 dram_eff=0.3231
bk0: 134a 50346i bk1: 132a 50452i bk2: 128a 50454i bk3: 128a 50445i bk4: 148a 49790i bk5: 148a 49874i bk6: 192a 49206i bk7: 192a 48645i bk8: 192a 48758i bk9: 192a 48623i bk10: 192a 48653i bk11: 192a 48822i bk12: 192a 48451i bk13: 192a 48462i bk14: 192a 48895i bk15: 192a 49098i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.306501
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=50835 n_nop=46405 n_act=516 n_pre=500 n_req=1707 n_rd=2734 n_write=680 bw_util=0.1343
n_activity=21345 dram_eff=0.3199
bk0: 134a 50311i bk1: 128a 50482i bk2: 128a 50532i bk3: 128a 50477i bk4: 148a 49926i bk5: 148a 49817i bk6: 192a 49048i bk7: 192a 48936i bk8: 192a 48770i bk9: 192a 48731i bk10: 192a 48548i bk11: 192a 48627i bk12: 192a 48297i bk13: 192a 48538i bk14: 192a 48695i bk15: 192a 48643i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.282227
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=50835 n_nop=46427 n_act=502 n_pre=486 n_req=1710 n_rd=2736 n_write=684 bw_util=0.1346
n_activity=21017 dram_eff=0.3255
bk0: 132a 50376i bk1: 128a 50484i bk2: 128a 50472i bk3: 128a 50468i bk4: 148a 49935i bk5: 152a 49716i bk6: 192a 48893i bk7: 192a 49252i bk8: 192a 48662i bk9: 192a 48517i bk10: 192a 48871i bk11: 192a 48539i bk12: 192a 48289i bk13: 192a 48299i bk14: 192a 49129i bk15: 192a 48907i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.317281
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=50835 n_nop=46391 n_act=520 n_pre=504 n_req=1710 n_rd=2736 n_write=684 bw_util=0.1346
n_activity=21407 dram_eff=0.3195
bk0: 132a 50362i bk1: 128a 50459i bk2: 128a 50510i bk3: 128a 50479i bk4: 148a 49861i bk5: 152a 49675i bk6: 192a 48976i bk7: 192a 48876i bk8: 192a 48821i bk9: 192a 48614i bk10: 192a 48664i bk11: 192a 48600i bk12: 192a 48596i bk13: 192a 48365i bk14: 192a 48605i bk15: 192a 48755i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.292495
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=50835 n_nop=46425 n_act=503 n_pre=487 n_req=1710 n_rd=2736 n_write=684 bw_util=0.1346
n_activity=21036 dram_eff=0.3252
bk0: 132a 50410i bk1: 128a 50473i bk2: 128a 50474i bk3: 128a 50488i bk4: 148a 49838i bk5: 152a 49779i bk6: 192a 49048i bk7: 192a 48656i bk8: 192a 48617i bk9: 192a 48625i bk10: 192a 48675i bk11: 192a 48813i bk12: 192a 48574i bk13: 192a 48467i bk14: 192a 48909i bk15: 192a 49263i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.303964
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=50835 n_nop=46381 n_act=524 n_pre=508 n_req=1711 n_rd=2738 n_write=684 bw_util=0.1346
n_activity=21412 dram_eff=0.3196
bk0: 132a 50362i bk1: 130a 50443i bk2: 128a 50469i bk3: 128a 50494i bk4: 148a 49926i bk5: 152a 49756i bk6: 192a 48878i bk7: 192a 48948i bk8: 192a 48694i bk9: 192a 48783i bk10: 192a 48469i bk11: 192a 48690i bk12: 192a 48194i bk13: 192a 48504i bk14: 192a 48763i bk15: 192a 48612i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.296725

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1409, Miss = 685, Miss_rate = 0.486, Pending_hits = 9, Reservation_fails = 326
L2_cache_bank[1]: Access = 1394, Miss = 684, Miss_rate = 0.491, Pending_hits = 6, Reservation_fails = 176
L2_cache_bank[2]: Access = 1409, Miss = 685, Miss_rate = 0.486, Pending_hits = 9, Reservation_fails = 285
L2_cache_bank[3]: Access = 1364, Miss = 682, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 1394, Miss = 684, Miss_rate = 0.491, Pending_hits = 6, Reservation_fails = 200
L2_cache_bank[5]: Access = 1368, Miss = 684, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 1394, Miss = 684, Miss_rate = 0.491, Pending_hits = 6, Reservation_fails = 189
L2_cache_bank[7]: Access = 1368, Miss = 684, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 1394, Miss = 684, Miss_rate = 0.491, Pending_hits = 6, Reservation_fails = 186
L2_cache_bank[9]: Access = 1368, Miss = 684, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 1394, Miss = 684, Miss_rate = 0.491, Pending_hits = 6, Reservation_fails = 191
L2_cache_bank[11]: Access = 1383, Miss = 685, Miss_rate = 0.495, Pending_hits = 3, Reservation_fails = 116
L2_total_cache_accesses = 16639
L2_total_cache_misses = 8209
L2_total_cache_miss_rate = 0.4934
L2_total_cache_pending_hits = 51
L2_total_cache_reservation_fails = 1669
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 8192
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 22
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 223
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 8192
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 165
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 45
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 15
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 1446
L2_cache_data_port_util = 0.090
L2_cache_fill_port_util = 0.071

icnt_total_pkts_mem_to_simt=50367
icnt_total_pkts_simt_to_mem=49407
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 12.8109
	minimum = 6
	maximum = 159
Network latency average = 10.9738
	minimum = 6
	maximum = 147
Slowest packet = 2972
Flit latency average = 9.79105
	minimum = 6
	maximum = 143
Slowest flit = 9460
Fragmentation average = 0.00291484
	minimum = 0
	maximum = 97
Injected packet rate average = 0.0320035
	minimum = 0.0270305 (at node 13)
	maximum = 0.036586 (at node 15)
Accepted packet rate average = 0.0320035
	minimum = 0.0270305 (at node 13)
	maximum = 0.036586 (at node 15)
Injected flit rate average = 0.0959528
	minimum = 0.0802088 (at node 13)
	maximum = 0.111316 (at node 15)
Accepted flit rate average= 0.0959528
	minimum = 0.0818706 (at node 13)
	maximum = 0.107421 (at node 15)
Injected packet length average = 2.9982
Accepted packet length average = 2.9982
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 12.8109 (1 samples)
	minimum = 6 (1 samples)
	maximum = 159 (1 samples)
Network latency average = 10.9738 (1 samples)
	minimum = 6 (1 samples)
	maximum = 147 (1 samples)
Flit latency average = 9.79105 (1 samples)
	minimum = 6 (1 samples)
	maximum = 143 (1 samples)
Fragmentation average = 0.00291484 (1 samples)
	minimum = 0 (1 samples)
	maximum = 97 (1 samples)
Injected packet rate average = 0.0320035 (1 samples)
	minimum = 0.0270305 (1 samples)
	maximum = 0.036586 (1 samples)
Accepted packet rate average = 0.0320035 (1 samples)
	minimum = 0.0270305 (1 samples)
	maximum = 0.036586 (1 samples)
Injected flit rate average = 0.0959528 (1 samples)
	minimum = 0.0802088 (1 samples)
	maximum = 0.111316 (1 samples)
Accepted flit rate average = 0.0959528 (1 samples)
	minimum = 0.0818706 (1 samples)
	maximum = 0.107421 (1 samples)
Injected packet size average = 2.9982 (1 samples)
Accepted packet size average = 2.9982 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
GPGPU-Sim API: Stream Manager State


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 32 sec (32 sec)
gpgpu_simulation_rate = 236544 (inst/sec)
gpgpu_simulation_rate = 1203 (cycle/sec)
GPGPU-Sim: detected inactive GPU simulation thread
27435.015625
GPGPU-Sim: exit_simulation called
GPGPU-Sim: simulation thread signaled exit
SUCCESS
