$date
	Mon Oct 15 22:12:30 2018
$end
$version
	Icarus Verilog
$end
$timescale
	100ps
$end
$scope module test_decoder $end
$var wire 16 ! rdec [0:15] $end
$var reg 1 " ra $end
$var reg 1 # rb $end
$var reg 1 $ rc $end
$var reg 1 % rd $end
$var reg 1 & ren $end
$scope module ins $end
$var wire 1 " a $end
$var wire 1 ' anot $end
$var wire 1 # b $end
$var wire 1 ( bnot $end
$var wire 1 $ c $end
$var wire 1 ) cnot $end
$var wire 1 % d $end
$var wire 1 * dnot $end
$var wire 1 & enable $end
$var wire 1 + enablenot $end
$var wire 16 , dec [0:15] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b111111111111111 ,
1+
1*
1)
1(
1'
0&
0%
0$
0#
0"
b111111111111111 !
$end
#50
b1011111111111111 !
b1011111111111111 ,
0*
1%
#100
b1101111111111111 !
b1101111111111111 ,
1*
0)
0%
1$
#150
b1110111111111111 !
b1110111111111111 ,
0*
1%
#200
b1111011111111111 !
b1111011111111111 ,
1*
1)
0(
0%
0$
1#
#250
b1111101111111111 !
b1111101111111111 ,
0*
1%
#300
b1111110111111111 !
b1111110111111111 ,
1*
0)
0%
1$
#350
b1111111011111111 !
b1111111011111111 ,
0*
1%
#400
b1111111101111111 !
b1111111101111111 ,
1*
1)
1(
0'
0%
0$
0#
1"
#450
b1111111110111111 !
b1111111110111111 ,
0*
1%
#500
b1111111111011111 !
b1111111111011111 ,
1*
0)
0%
1$
#550
b1111111111101111 !
b1111111111101111 ,
0*
1%
#600
b1111111111110111 !
b1111111111110111 ,
1*
1)
0(
0%
0$
1#
#650
b1111111111111011 !
b1111111111111011 ,
0*
1%
#700
b1111111111111101 !
b1111111111111101 ,
1*
0)
0%
1$
#750
b1111111111111110 !
b1111111111111110 ,
0*
1%
#3000
