/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [22:0] celloutsig_0_1z;
  wire [8:0] celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire [8:0] celloutsig_0_22z;
  wire celloutsig_0_23z;
  reg [2:0] celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire celloutsig_0_34z;
  wire [6:0] celloutsig_0_39z;
  wire [4:0] celloutsig_0_3z;
  wire [12:0] celloutsig_0_40z;
  wire [4:0] celloutsig_0_49z;
  reg [20:0] celloutsig_0_4z;
  wire celloutsig_0_54z;
  wire celloutsig_0_55z;
  wire [2:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  reg [2:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [3:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire [5:0] celloutsig_1_14z;
  wire [29:0] celloutsig_1_15z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [2:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  reg [17:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [3:0] celloutsig_1_9z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_10z = celloutsig_0_2z ? celloutsig_0_9z : celloutsig_0_6z;
  assign celloutsig_0_2z = !(in_data[14] ? in_data[82] : celloutsig_0_0z);
  assign celloutsig_0_34z = ~(celloutsig_0_15z | celloutsig_0_32z);
  assign celloutsig_1_8z = ~(celloutsig_1_7z | celloutsig_1_5z);
  assign celloutsig_0_25z = ~(celloutsig_0_20z[0] | celloutsig_0_19z);
  assign celloutsig_0_26z = ~(celloutsig_0_12z | celloutsig_0_25z);
  assign celloutsig_0_6z = ~celloutsig_0_3z[0];
  assign celloutsig_1_2z = ~((in_data[129] | celloutsig_1_1z[1]) & celloutsig_1_0z[2]);
  assign celloutsig_1_5z = ~((celloutsig_1_2z | celloutsig_1_2z) & in_data[106]);
  assign celloutsig_0_12z = ~((celloutsig_0_3z[2] | celloutsig_0_2z) & (celloutsig_0_11z | celloutsig_0_9z));
  assign celloutsig_0_11z = celloutsig_0_4z[12] | celloutsig_0_6z;
  assign celloutsig_1_19z = ~(celloutsig_1_14z[2] ^ celloutsig_1_4z);
  assign celloutsig_0_23z = celloutsig_0_4z[20:17] == celloutsig_0_20z[5:2];
  assign celloutsig_0_13z = celloutsig_0_1z[5:3] === { celloutsig_0_8z[2:1], celloutsig_0_12z };
  assign celloutsig_1_18z = { celloutsig_1_14z[5:4], celloutsig_1_5z, celloutsig_1_0z, celloutsig_1_5z } >= { celloutsig_1_15z[10:5], celloutsig_1_7z, celloutsig_1_8z };
  assign celloutsig_0_31z = { in_data[23:12], celloutsig_0_5z, celloutsig_0_12z, celloutsig_0_22z, celloutsig_0_14z } >= { in_data[64:62], celloutsig_0_1z };
  assign celloutsig_1_4z = { in_data[162:148], celloutsig_1_3z } > { in_data[128:122], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_2z };
  assign celloutsig_0_27z = { celloutsig_0_13z, celloutsig_0_2z, celloutsig_0_21z, celloutsig_0_18z, celloutsig_0_9z, celloutsig_0_10z, celloutsig_0_25z, celloutsig_0_26z, celloutsig_0_26z, celloutsig_0_18z, celloutsig_0_7z } > { celloutsig_0_4z[16:14], celloutsig_0_13z, celloutsig_0_18z, celloutsig_0_3z, celloutsig_0_9z };
  assign celloutsig_1_3z = ! in_data[108:103];
  assign celloutsig_0_30z = ! { celloutsig_0_8z[0], celloutsig_0_12z, celloutsig_0_24z };
  assign celloutsig_1_10z = celloutsig_1_0z || celloutsig_1_0z;
  assign celloutsig_1_11z = { celloutsig_1_6z[16:9], celloutsig_1_10z, celloutsig_1_4z } || { in_data[188:181], celloutsig_1_2z, celloutsig_1_5z };
  assign celloutsig_0_7z = { celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_6z, celloutsig_0_3z, celloutsig_0_0z } || { in_data[46:41], celloutsig_0_5z };
  assign celloutsig_0_16z = celloutsig_0_3z[4:1] || in_data[43:40];
  assign celloutsig_0_28z = { celloutsig_0_5z, celloutsig_0_3z } || { celloutsig_0_20z[6:2], celloutsig_0_5z };
  assign celloutsig_0_14z = { celloutsig_0_10z, celloutsig_0_3z } < { celloutsig_0_3z, celloutsig_0_11z };
  assign celloutsig_0_21z = { in_data[90:84], celloutsig_0_15z, celloutsig_0_16z, celloutsig_0_10z, celloutsig_0_16z, celloutsig_0_20z, celloutsig_0_19z, celloutsig_0_19z, celloutsig_0_3z } < { celloutsig_0_1z[21:18], celloutsig_0_20z, celloutsig_0_20z, celloutsig_0_6z, celloutsig_0_18z, celloutsig_0_9z, celloutsig_0_13z, celloutsig_0_15z };
  assign celloutsig_0_3z = celloutsig_0_1z[12:8] % { 1'h1, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_2z };
  assign celloutsig_0_39z = { celloutsig_0_5z[2:1], celloutsig_0_30z, celloutsig_0_2z, celloutsig_0_27z, celloutsig_0_28z, celloutsig_0_23z } % { 1'h1, celloutsig_0_20z[6:2], celloutsig_0_17z };
  assign celloutsig_0_40z = { celloutsig_0_4z[8:6], celloutsig_0_22z, celloutsig_0_18z } % { 1'h1, celloutsig_0_1z[16:6], celloutsig_0_28z };
  assign celloutsig_0_5z = celloutsig_0_4z[3:1] % { 1'h1, celloutsig_0_4z[1:0] };
  assign celloutsig_1_14z = { celloutsig_1_9z[1:0], celloutsig_1_0z } % { 1'h1, in_data[181:177] };
  assign celloutsig_0_20z = { celloutsig_0_4z[5:2], celloutsig_0_19z, celloutsig_0_16z, celloutsig_0_11z, celloutsig_0_17z, celloutsig_0_16z } % { 1'h1, celloutsig_0_4z[15:8] };
  assign celloutsig_1_0z = in_data[122:119] * in_data[170:167];
  assign celloutsig_0_22z = { celloutsig_0_6z, celloutsig_0_14z, celloutsig_0_15z, celloutsig_0_5z, celloutsig_0_16z, celloutsig_0_12z, celloutsig_0_13z } * { celloutsig_0_1z[13:8], celloutsig_0_11z, celloutsig_0_21z, celloutsig_0_2z };
  assign celloutsig_1_1z = celloutsig_1_0z[0] ? { celloutsig_1_0z[2:1], 1'h1 } : in_data[174:172];
  assign celloutsig_0_15z = { in_data[82:57], celloutsig_0_14z } != { in_data[89:65], celloutsig_0_9z, celloutsig_0_9z };
  assign celloutsig_1_9z = { celloutsig_1_4z, celloutsig_1_1z } | celloutsig_1_0z;
  assign celloutsig_1_15z = { in_data[106:98], celloutsig_1_4z, celloutsig_1_5z, celloutsig_1_6z, celloutsig_1_2z } | { celloutsig_1_14z[5:4], celloutsig_1_11z, celloutsig_1_12z, celloutsig_1_6z, celloutsig_1_11z, celloutsig_1_2z, celloutsig_1_11z, celloutsig_1_12z, celloutsig_1_0z };
  assign celloutsig_0_32z = | celloutsig_0_1z[22:1];
  assign celloutsig_0_19z = | { in_data[55:45], celloutsig_0_9z };
  assign celloutsig_0_0z = in_data[89] & in_data[88];
  assign celloutsig_1_7z = celloutsig_1_3z & celloutsig_1_6z[1];
  assign celloutsig_0_17z = | { celloutsig_0_16z, celloutsig_0_15z, celloutsig_0_14z, celloutsig_0_12z, celloutsig_0_10z, celloutsig_0_6z };
  assign celloutsig_0_55z = ^ celloutsig_0_22z[5:3];
  assign celloutsig_0_18z = ^ celloutsig_0_4z[17:10];
  assign celloutsig_0_49z = celloutsig_0_39z[6:2] << { celloutsig_0_24z[1:0], celloutsig_0_28z, celloutsig_0_32z, celloutsig_0_14z };
  assign celloutsig_0_1z = in_data[87:65] - { in_data[40:21], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_9z = ~((in_data[14] & celloutsig_0_1z[21]) | celloutsig_0_4z[8]);
  always_latch
    if (!celloutsig_1_18z) celloutsig_0_4z = 21'h000000;
    else if (!clkin_data[0]) celloutsig_0_4z = celloutsig_0_1z[22:2];
  always_latch
    if (!clkin_data[128]) celloutsig_1_6z = 18'h00000;
    else if (!clkin_data[64]) celloutsig_1_6z = { in_data[186:183], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_3z };
  always_latch
    if (!clkin_data[96]) celloutsig_0_8z = 3'h0;
    else if (clkin_data[32]) celloutsig_0_8z = celloutsig_0_3z[2:0];
  always_latch
    if (celloutsig_1_18z) celloutsig_0_24z = 3'h0;
    else if (clkin_data[32]) celloutsig_0_24z = { celloutsig_0_5z[2:1], celloutsig_0_17z };
  assign celloutsig_0_54z = ~((celloutsig_0_49z[0] & celloutsig_0_31z) | (celloutsig_0_40z[3] & celloutsig_0_34z));
  assign celloutsig_1_12z = ~((celloutsig_1_9z[1] & in_data[163]) | (celloutsig_1_1z[0] & celloutsig_1_6z[7]));
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_54z, celloutsig_0_55z };
endmodule
