
2019_04_14_newCube.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000584c  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000002c0  080059e0  080059e0  000159e0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08005ca0  08005ca0  00015ca0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08005ca8  08005ca8  00015ca8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  08005cac  08005cac  00015cac  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         00000074  20000000  08005cb0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .ccmram       00000000  10000000  10000000  00020074  2**0
                  CONTENTS
  8 .bss          0001d6ac  20000074  20000074  00020074  2**2
                  ALLOC
  9 ._user_heap_stack 00000600  2001d720  2001d720  00020074  2**0
                  ALLOC
 10 .ARM.attributes 00000030  00000000  00000000  00020074  2**0
                  CONTENTS, READONLY
 11 .debug_info   00017881  00000000  00000000  000200a4  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_abbrev 0000296b  00000000  00000000  00037925  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_loc    000094cc  00000000  00000000  0003a290  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000ac8  00000000  00000000  00043760  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00001038  00000000  00000000  00044228  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_line   00006887  00000000  00000000  00045260  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_str    000046d9  00000000  00000000  0004bae7  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .comment      0000007c  00000000  00000000  000501c0  2**0
                  CONTENTS, READONLY
 19 .debug_frame  0000296c  00000000  00000000  0005023c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000074 	.word	0x20000074
 80001ac:	00000000 	.word	0x00000000
 80001b0:	080059c4 	.word	0x080059c4

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000078 	.word	0x20000078
 80001cc:	080059c4 	.word	0x080059c4

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80003be:	f1a4 0401 	sub.w	r4, r4, #1
 80003c2:	d1e9      	bne.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f092 0f00 	teq	r2, #0
 800056a:	bf14      	ite	ne
 800056c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000570:	4770      	bxeq	lr
 8000572:	b530      	push	{r4, r5, lr}
 8000574:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000578:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800057c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000580:	e720      	b.n	80003c4 <__adddf3+0x138>
 8000582:	bf00      	nop

08000584 <__aeabi_ul2d>:
 8000584:	ea50 0201 	orrs.w	r2, r0, r1
 8000588:	bf08      	it	eq
 800058a:	4770      	bxeq	lr
 800058c:	b530      	push	{r4, r5, lr}
 800058e:	f04f 0500 	mov.w	r5, #0
 8000592:	e00a      	b.n	80005aa <__aeabi_l2d+0x16>

08000594 <__aeabi_l2d>:
 8000594:	ea50 0201 	orrs.w	r2, r0, r1
 8000598:	bf08      	it	eq
 800059a:	4770      	bxeq	lr
 800059c:	b530      	push	{r4, r5, lr}
 800059e:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005a2:	d502      	bpl.n	80005aa <__aeabi_l2d+0x16>
 80005a4:	4240      	negs	r0, r0
 80005a6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005aa:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005ae:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005b2:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005b6:	f43f aedc 	beq.w	8000372 <__adddf3+0xe6>
 80005ba:	f04f 0203 	mov.w	r2, #3
 80005be:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005c2:	bf18      	it	ne
 80005c4:	3203      	addne	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005d2:	f1c2 0320 	rsb	r3, r2, #32
 80005d6:	fa00 fc03 	lsl.w	ip, r0, r3
 80005da:	fa20 f002 	lsr.w	r0, r0, r2
 80005de:	fa01 fe03 	lsl.w	lr, r1, r3
 80005e2:	ea40 000e 	orr.w	r0, r0, lr
 80005e6:	fa21 f102 	lsr.w	r1, r1, r2
 80005ea:	4414      	add	r4, r2
 80005ec:	e6c1      	b.n	8000372 <__adddf3+0xe6>
 80005ee:	bf00      	nop

080005f0 <__aeabi_dmul>:
 80005f0:	b570      	push	{r4, r5, r6, lr}
 80005f2:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005f6:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80005fa:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005fe:	bf1d      	ittte	ne
 8000600:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000604:	ea94 0f0c 	teqne	r4, ip
 8000608:	ea95 0f0c 	teqne	r5, ip
 800060c:	f000 f8de 	bleq	80007cc <__aeabi_dmul+0x1dc>
 8000610:	442c      	add	r4, r5
 8000612:	ea81 0603 	eor.w	r6, r1, r3
 8000616:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800061a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800061e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000622:	bf18      	it	ne
 8000624:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000628:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800062c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000630:	d038      	beq.n	80006a4 <__aeabi_dmul+0xb4>
 8000632:	fba0 ce02 	umull	ip, lr, r0, r2
 8000636:	f04f 0500 	mov.w	r5, #0
 800063a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800063e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 8000642:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000646:	f04f 0600 	mov.w	r6, #0
 800064a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800064e:	f09c 0f00 	teq	ip, #0
 8000652:	bf18      	it	ne
 8000654:	f04e 0e01 	orrne.w	lr, lr, #1
 8000658:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 800065c:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000660:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 8000664:	d204      	bcs.n	8000670 <__aeabi_dmul+0x80>
 8000666:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800066a:	416d      	adcs	r5, r5
 800066c:	eb46 0606 	adc.w	r6, r6, r6
 8000670:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000674:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000678:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800067c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000680:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000684:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000688:	bf88      	it	hi
 800068a:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800068e:	d81e      	bhi.n	80006ce <__aeabi_dmul+0xde>
 8000690:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8000694:	bf08      	it	eq
 8000696:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800069a:	f150 0000 	adcs.w	r0, r0, #0
 800069e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006a2:	bd70      	pop	{r4, r5, r6, pc}
 80006a4:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006a8:	ea46 0101 	orr.w	r1, r6, r1
 80006ac:	ea40 0002 	orr.w	r0, r0, r2
 80006b0:	ea81 0103 	eor.w	r1, r1, r3
 80006b4:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006b8:	bfc2      	ittt	gt
 80006ba:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006be:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006c2:	bd70      	popgt	{r4, r5, r6, pc}
 80006c4:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006c8:	f04f 0e00 	mov.w	lr, #0
 80006cc:	3c01      	subs	r4, #1
 80006ce:	f300 80ab 	bgt.w	8000828 <__aeabi_dmul+0x238>
 80006d2:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006d6:	bfde      	ittt	le
 80006d8:	2000      	movle	r0, #0
 80006da:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006de:	bd70      	pople	{r4, r5, r6, pc}
 80006e0:	f1c4 0400 	rsb	r4, r4, #0
 80006e4:	3c20      	subs	r4, #32
 80006e6:	da35      	bge.n	8000754 <__aeabi_dmul+0x164>
 80006e8:	340c      	adds	r4, #12
 80006ea:	dc1b      	bgt.n	8000724 <__aeabi_dmul+0x134>
 80006ec:	f104 0414 	add.w	r4, r4, #20
 80006f0:	f1c4 0520 	rsb	r5, r4, #32
 80006f4:	fa00 f305 	lsl.w	r3, r0, r5
 80006f8:	fa20 f004 	lsr.w	r0, r0, r4
 80006fc:	fa01 f205 	lsl.w	r2, r1, r5
 8000700:	ea40 0002 	orr.w	r0, r0, r2
 8000704:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000708:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800070c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000710:	fa21 f604 	lsr.w	r6, r1, r4
 8000714:	eb42 0106 	adc.w	r1, r2, r6
 8000718:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800071c:	bf08      	it	eq
 800071e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000722:	bd70      	pop	{r4, r5, r6, pc}
 8000724:	f1c4 040c 	rsb	r4, r4, #12
 8000728:	f1c4 0520 	rsb	r5, r4, #32
 800072c:	fa00 f304 	lsl.w	r3, r0, r4
 8000730:	fa20 f005 	lsr.w	r0, r0, r5
 8000734:	fa01 f204 	lsl.w	r2, r1, r4
 8000738:	ea40 0002 	orr.w	r0, r0, r2
 800073c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000740:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000744:	f141 0100 	adc.w	r1, r1, #0
 8000748:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800074c:	bf08      	it	eq
 800074e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000752:	bd70      	pop	{r4, r5, r6, pc}
 8000754:	f1c4 0520 	rsb	r5, r4, #32
 8000758:	fa00 f205 	lsl.w	r2, r0, r5
 800075c:	ea4e 0e02 	orr.w	lr, lr, r2
 8000760:	fa20 f304 	lsr.w	r3, r0, r4
 8000764:	fa01 f205 	lsl.w	r2, r1, r5
 8000768:	ea43 0302 	orr.w	r3, r3, r2
 800076c:	fa21 f004 	lsr.w	r0, r1, r4
 8000770:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000774:	fa21 f204 	lsr.w	r2, r1, r4
 8000778:	ea20 0002 	bic.w	r0, r0, r2
 800077c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000780:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000784:	bf08      	it	eq
 8000786:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800078a:	bd70      	pop	{r4, r5, r6, pc}
 800078c:	f094 0f00 	teq	r4, #0
 8000790:	d10f      	bne.n	80007b2 <__aeabi_dmul+0x1c2>
 8000792:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 8000796:	0040      	lsls	r0, r0, #1
 8000798:	eb41 0101 	adc.w	r1, r1, r1
 800079c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a0:	bf08      	it	eq
 80007a2:	3c01      	subeq	r4, #1
 80007a4:	d0f7      	beq.n	8000796 <__aeabi_dmul+0x1a6>
 80007a6:	ea41 0106 	orr.w	r1, r1, r6
 80007aa:	f095 0f00 	teq	r5, #0
 80007ae:	bf18      	it	ne
 80007b0:	4770      	bxne	lr
 80007b2:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007b6:	0052      	lsls	r2, r2, #1
 80007b8:	eb43 0303 	adc.w	r3, r3, r3
 80007bc:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c0:	bf08      	it	eq
 80007c2:	3d01      	subeq	r5, #1
 80007c4:	d0f7      	beq.n	80007b6 <__aeabi_dmul+0x1c6>
 80007c6:	ea43 0306 	orr.w	r3, r3, r6
 80007ca:	4770      	bx	lr
 80007cc:	ea94 0f0c 	teq	r4, ip
 80007d0:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007d4:	bf18      	it	ne
 80007d6:	ea95 0f0c 	teqne	r5, ip
 80007da:	d00c      	beq.n	80007f6 <__aeabi_dmul+0x206>
 80007dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e0:	bf18      	it	ne
 80007e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007e6:	d1d1      	bne.n	800078c <__aeabi_dmul+0x19c>
 80007e8:	ea81 0103 	eor.w	r1, r1, r3
 80007ec:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f0:	f04f 0000 	mov.w	r0, #0
 80007f4:	bd70      	pop	{r4, r5, r6, pc}
 80007f6:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007fa:	bf06      	itte	eq
 80007fc:	4610      	moveq	r0, r2
 80007fe:	4619      	moveq	r1, r3
 8000800:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000804:	d019      	beq.n	800083a <__aeabi_dmul+0x24a>
 8000806:	ea94 0f0c 	teq	r4, ip
 800080a:	d102      	bne.n	8000812 <__aeabi_dmul+0x222>
 800080c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000810:	d113      	bne.n	800083a <__aeabi_dmul+0x24a>
 8000812:	ea95 0f0c 	teq	r5, ip
 8000816:	d105      	bne.n	8000824 <__aeabi_dmul+0x234>
 8000818:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800081c:	bf1c      	itt	ne
 800081e:	4610      	movne	r0, r2
 8000820:	4619      	movne	r1, r3
 8000822:	d10a      	bne.n	800083a <__aeabi_dmul+0x24a>
 8000824:	ea81 0103 	eor.w	r1, r1, r3
 8000828:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800082c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000830:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000834:	f04f 0000 	mov.w	r0, #0
 8000838:	bd70      	pop	{r4, r5, r6, pc}
 800083a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800083e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8000842:	bd70      	pop	{r4, r5, r6, pc}

08000844 <__aeabi_ddiv>:
 8000844:	b570      	push	{r4, r5, r6, lr}
 8000846:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800084a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800084e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000852:	bf1d      	ittte	ne
 8000854:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000858:	ea94 0f0c 	teqne	r4, ip
 800085c:	ea95 0f0c 	teqne	r5, ip
 8000860:	f000 f8a7 	bleq	80009b2 <__aeabi_ddiv+0x16e>
 8000864:	eba4 0405 	sub.w	r4, r4, r5
 8000868:	ea81 0e03 	eor.w	lr, r1, r3
 800086c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000870:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000874:	f000 8088 	beq.w	8000988 <__aeabi_ddiv+0x144>
 8000878:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800087c:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000880:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000884:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000888:	ea4f 2202 	mov.w	r2, r2, lsl #8
 800088c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000890:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000894:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000898:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 800089c:	429d      	cmp	r5, r3
 800089e:	bf08      	it	eq
 80008a0:	4296      	cmpeq	r6, r2
 80008a2:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008a6:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008aa:	d202      	bcs.n	80008b2 <__aeabi_ddiv+0x6e>
 80008ac:	085b      	lsrs	r3, r3, #1
 80008ae:	ea4f 0232 	mov.w	r2, r2, rrx
 80008b2:	1ab6      	subs	r6, r6, r2
 80008b4:	eb65 0503 	sbc.w	r5, r5, r3
 80008b8:	085b      	lsrs	r3, r3, #1
 80008ba:	ea4f 0232 	mov.w	r2, r2, rrx
 80008be:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008c2:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ce:	bf22      	ittt	cs
 80008d0:	1ab6      	subcs	r6, r6, r2
 80008d2:	4675      	movcs	r5, lr
 80008d4:	ea40 000c 	orrcs.w	r0, r0, ip
 80008d8:	085b      	lsrs	r3, r3, #1
 80008da:	ea4f 0232 	mov.w	r2, r2, rrx
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000920:	ea55 0e06 	orrs.w	lr, r5, r6
 8000924:	d018      	beq.n	8000958 <__aeabi_ddiv+0x114>
 8000926:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800092a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800092e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000932:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000936:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800093a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800093e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000942:	d1c0      	bne.n	80008c6 <__aeabi_ddiv+0x82>
 8000944:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000948:	d10b      	bne.n	8000962 <__aeabi_ddiv+0x11e>
 800094a:	ea41 0100 	orr.w	r1, r1, r0
 800094e:	f04f 0000 	mov.w	r0, #0
 8000952:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 8000956:	e7b6      	b.n	80008c6 <__aeabi_ddiv+0x82>
 8000958:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800095c:	bf04      	itt	eq
 800095e:	4301      	orreq	r1, r0
 8000960:	2000      	moveq	r0, #0
 8000962:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000966:	bf88      	it	hi
 8000968:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800096c:	f63f aeaf 	bhi.w	80006ce <__aeabi_dmul+0xde>
 8000970:	ebb5 0c03 	subs.w	ip, r5, r3
 8000974:	bf04      	itt	eq
 8000976:	ebb6 0c02 	subseq.w	ip, r6, r2
 800097a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800097e:	f150 0000 	adcs.w	r0, r0, #0
 8000982:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000986:	bd70      	pop	{r4, r5, r6, pc}
 8000988:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 800098c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000990:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000994:	bfc2      	ittt	gt
 8000996:	ebd4 050c 	rsbsgt	r5, r4, ip
 800099a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800099e:	bd70      	popgt	{r4, r5, r6, pc}
 80009a0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009a4:	f04f 0e00 	mov.w	lr, #0
 80009a8:	3c01      	subs	r4, #1
 80009aa:	e690      	b.n	80006ce <__aeabi_dmul+0xde>
 80009ac:	ea45 0e06 	orr.w	lr, r5, r6
 80009b0:	e68d      	b.n	80006ce <__aeabi_dmul+0xde>
 80009b2:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009b6:	ea94 0f0c 	teq	r4, ip
 80009ba:	bf08      	it	eq
 80009bc:	ea95 0f0c 	teqeq	r5, ip
 80009c0:	f43f af3b 	beq.w	800083a <__aeabi_dmul+0x24a>
 80009c4:	ea94 0f0c 	teq	r4, ip
 80009c8:	d10a      	bne.n	80009e0 <__aeabi_ddiv+0x19c>
 80009ca:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009ce:	f47f af34 	bne.w	800083a <__aeabi_dmul+0x24a>
 80009d2:	ea95 0f0c 	teq	r5, ip
 80009d6:	f47f af25 	bne.w	8000824 <__aeabi_dmul+0x234>
 80009da:	4610      	mov	r0, r2
 80009dc:	4619      	mov	r1, r3
 80009de:	e72c      	b.n	800083a <__aeabi_dmul+0x24a>
 80009e0:	ea95 0f0c 	teq	r5, ip
 80009e4:	d106      	bne.n	80009f4 <__aeabi_ddiv+0x1b0>
 80009e6:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009ea:	f43f aefd 	beq.w	80007e8 <__aeabi_dmul+0x1f8>
 80009ee:	4610      	mov	r0, r2
 80009f0:	4619      	mov	r1, r3
 80009f2:	e722      	b.n	800083a <__aeabi_dmul+0x24a>
 80009f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009f8:	bf18      	it	ne
 80009fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009fe:	f47f aec5 	bne.w	800078c <__aeabi_dmul+0x19c>
 8000a02:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a06:	f47f af0d 	bne.w	8000824 <__aeabi_dmul+0x234>
 8000a0a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a0e:	f47f aeeb 	bne.w	80007e8 <__aeabi_dmul+0x1f8>
 8000a12:	e712      	b.n	800083a <__aeabi_dmul+0x24a>

08000a14 <__gedf2>:
 8000a14:	f04f 3cff 	mov.w	ip, #4294967295
 8000a18:	e006      	b.n	8000a28 <__cmpdf2+0x4>
 8000a1a:	bf00      	nop

08000a1c <__ledf2>:
 8000a1c:	f04f 0c01 	mov.w	ip, #1
 8000a20:	e002      	b.n	8000a28 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__cmpdf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a34:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a38:	bf18      	it	ne
 8000a3a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a3e:	d01b      	beq.n	8000a78 <__cmpdf2+0x54>
 8000a40:	b001      	add	sp, #4
 8000a42:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a46:	bf0c      	ite	eq
 8000a48:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a4c:	ea91 0f03 	teqne	r1, r3
 8000a50:	bf02      	ittt	eq
 8000a52:	ea90 0f02 	teqeq	r0, r2
 8000a56:	2000      	moveq	r0, #0
 8000a58:	4770      	bxeq	lr
 8000a5a:	f110 0f00 	cmn.w	r0, #0
 8000a5e:	ea91 0f03 	teq	r1, r3
 8000a62:	bf58      	it	pl
 8000a64:	4299      	cmppl	r1, r3
 8000a66:	bf08      	it	eq
 8000a68:	4290      	cmpeq	r0, r2
 8000a6a:	bf2c      	ite	cs
 8000a6c:	17d8      	asrcs	r0, r3, #31
 8000a6e:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a72:	f040 0001 	orr.w	r0, r0, #1
 8000a76:	4770      	bx	lr
 8000a78:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a7c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a80:	d102      	bne.n	8000a88 <__cmpdf2+0x64>
 8000a82:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a86:	d107      	bne.n	8000a98 <__cmpdf2+0x74>
 8000a88:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a8c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a90:	d1d6      	bne.n	8000a40 <__cmpdf2+0x1c>
 8000a92:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a96:	d0d3      	beq.n	8000a40 <__cmpdf2+0x1c>
 8000a98:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a9c:	4770      	bx	lr
 8000a9e:	bf00      	nop

08000aa0 <__aeabi_cdrcmple>:
 8000aa0:	4684      	mov	ip, r0
 8000aa2:	4610      	mov	r0, r2
 8000aa4:	4662      	mov	r2, ip
 8000aa6:	468c      	mov	ip, r1
 8000aa8:	4619      	mov	r1, r3
 8000aaa:	4663      	mov	r3, ip
 8000aac:	e000      	b.n	8000ab0 <__aeabi_cdcmpeq>
 8000aae:	bf00      	nop

08000ab0 <__aeabi_cdcmpeq>:
 8000ab0:	b501      	push	{r0, lr}
 8000ab2:	f7ff ffb7 	bl	8000a24 <__cmpdf2>
 8000ab6:	2800      	cmp	r0, #0
 8000ab8:	bf48      	it	mi
 8000aba:	f110 0f00 	cmnmi.w	r0, #0
 8000abe:	bd01      	pop	{r0, pc}

08000ac0 <__aeabi_dcmpeq>:
 8000ac0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ac4:	f7ff fff4 	bl	8000ab0 <__aeabi_cdcmpeq>
 8000ac8:	bf0c      	ite	eq
 8000aca:	2001      	moveq	r0, #1
 8000acc:	2000      	movne	r0, #0
 8000ace:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ad2:	bf00      	nop

08000ad4 <__aeabi_dcmplt>:
 8000ad4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ad8:	f7ff ffea 	bl	8000ab0 <__aeabi_cdcmpeq>
 8000adc:	bf34      	ite	cc
 8000ade:	2001      	movcc	r0, #1
 8000ae0:	2000      	movcs	r0, #0
 8000ae2:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_dcmple>:
 8000ae8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aec:	f7ff ffe0 	bl	8000ab0 <__aeabi_cdcmpeq>
 8000af0:	bf94      	ite	ls
 8000af2:	2001      	movls	r0, #1
 8000af4:	2000      	movhi	r0, #0
 8000af6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afa:	bf00      	nop

08000afc <__aeabi_dcmpge>:
 8000afc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b00:	f7ff ffce 	bl	8000aa0 <__aeabi_cdrcmple>
 8000b04:	bf94      	ite	ls
 8000b06:	2001      	movls	r0, #1
 8000b08:	2000      	movhi	r0, #0
 8000b0a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0e:	bf00      	nop

08000b10 <__aeabi_dcmpgt>:
 8000b10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b14:	f7ff ffc4 	bl	8000aa0 <__aeabi_cdrcmple>
 8000b18:	bf34      	ite	cc
 8000b1a:	2001      	movcc	r0, #1
 8000b1c:	2000      	movcs	r0, #0
 8000b1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b22:	bf00      	nop

08000b24 <__aeabi_d2iz>:
 8000b24:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b28:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b2c:	d215      	bcs.n	8000b5a <__aeabi_d2iz+0x36>
 8000b2e:	d511      	bpl.n	8000b54 <__aeabi_d2iz+0x30>
 8000b30:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b34:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b38:	d912      	bls.n	8000b60 <__aeabi_d2iz+0x3c>
 8000b3a:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b3e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b42:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b46:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b4a:	fa23 f002 	lsr.w	r0, r3, r2
 8000b4e:	bf18      	it	ne
 8000b50:	4240      	negne	r0, r0
 8000b52:	4770      	bx	lr
 8000b54:	f04f 0000 	mov.w	r0, #0
 8000b58:	4770      	bx	lr
 8000b5a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b5e:	d105      	bne.n	8000b6c <__aeabi_d2iz+0x48>
 8000b60:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b64:	bf08      	it	eq
 8000b66:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b6a:	4770      	bx	lr
 8000b6c:	f04f 0000 	mov.w	r0, #0
 8000b70:	4770      	bx	lr
 8000b72:	bf00      	nop

08000b74 <__aeabi_d2f>:
 8000b74:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b78:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000b7c:	bf24      	itt	cs
 8000b7e:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000b82:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000b86:	d90d      	bls.n	8000ba4 <__aeabi_d2f+0x30>
 8000b88:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000b8c:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000b90:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000b94:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000b98:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000b9c:	bf08      	it	eq
 8000b9e:	f020 0001 	biceq.w	r0, r0, #1
 8000ba2:	4770      	bx	lr
 8000ba4:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000ba8:	d121      	bne.n	8000bee <__aeabi_d2f+0x7a>
 8000baa:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000bae:	bfbc      	itt	lt
 8000bb0:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000bb4:	4770      	bxlt	lr
 8000bb6:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000bba:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000bbe:	f1c2 0218 	rsb	r2, r2, #24
 8000bc2:	f1c2 0c20 	rsb	ip, r2, #32
 8000bc6:	fa10 f30c 	lsls.w	r3, r0, ip
 8000bca:	fa20 f002 	lsr.w	r0, r0, r2
 8000bce:	bf18      	it	ne
 8000bd0:	f040 0001 	orrne.w	r0, r0, #1
 8000bd4:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bd8:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000bdc:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000be0:	ea40 000c 	orr.w	r0, r0, ip
 8000be4:	fa23 f302 	lsr.w	r3, r3, r2
 8000be8:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000bec:	e7cc      	b.n	8000b88 <__aeabi_d2f+0x14>
 8000bee:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000bf2:	d107      	bne.n	8000c04 <__aeabi_d2f+0x90>
 8000bf4:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000bf8:	bf1e      	ittt	ne
 8000bfa:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000bfe:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c02:	4770      	bxne	lr
 8000c04:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c08:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c0c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c10:	4770      	bx	lr
 8000c12:	bf00      	nop

08000c14 <__aeabi_uldivmod>:
 8000c14:	b953      	cbnz	r3, 8000c2c <__aeabi_uldivmod+0x18>
 8000c16:	b94a      	cbnz	r2, 8000c2c <__aeabi_uldivmod+0x18>
 8000c18:	2900      	cmp	r1, #0
 8000c1a:	bf08      	it	eq
 8000c1c:	2800      	cmpeq	r0, #0
 8000c1e:	bf1c      	itt	ne
 8000c20:	f04f 31ff 	movne.w	r1, #4294967295
 8000c24:	f04f 30ff 	movne.w	r0, #4294967295
 8000c28:	f000 b97a 	b.w	8000f20 <__aeabi_idiv0>
 8000c2c:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c30:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c34:	f000 f806 	bl	8000c44 <__udivmoddi4>
 8000c38:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c3c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c40:	b004      	add	sp, #16
 8000c42:	4770      	bx	lr

08000c44 <__udivmoddi4>:
 8000c44:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c48:	468c      	mov	ip, r1
 8000c4a:	460d      	mov	r5, r1
 8000c4c:	4604      	mov	r4, r0
 8000c4e:	9e08      	ldr	r6, [sp, #32]
 8000c50:	2b00      	cmp	r3, #0
 8000c52:	d151      	bne.n	8000cf8 <__udivmoddi4+0xb4>
 8000c54:	428a      	cmp	r2, r1
 8000c56:	4617      	mov	r7, r2
 8000c58:	d96d      	bls.n	8000d36 <__udivmoddi4+0xf2>
 8000c5a:	fab2 fe82 	clz	lr, r2
 8000c5e:	f1be 0f00 	cmp.w	lr, #0
 8000c62:	d00b      	beq.n	8000c7c <__udivmoddi4+0x38>
 8000c64:	f1ce 0c20 	rsb	ip, lr, #32
 8000c68:	fa01 f50e 	lsl.w	r5, r1, lr
 8000c6c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000c70:	fa02 f70e 	lsl.w	r7, r2, lr
 8000c74:	ea4c 0c05 	orr.w	ip, ip, r5
 8000c78:	fa00 f40e 	lsl.w	r4, r0, lr
 8000c7c:	ea4f 4a17 	mov.w	sl, r7, lsr #16
 8000c80:	0c25      	lsrs	r5, r4, #16
 8000c82:	fbbc f8fa 	udiv	r8, ip, sl
 8000c86:	fa1f f987 	uxth.w	r9, r7
 8000c8a:	fb0a cc18 	mls	ip, sl, r8, ip
 8000c8e:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
 8000c92:	fb08 f309 	mul.w	r3, r8, r9
 8000c96:	42ab      	cmp	r3, r5
 8000c98:	d90a      	bls.n	8000cb0 <__udivmoddi4+0x6c>
 8000c9a:	19ed      	adds	r5, r5, r7
 8000c9c:	f108 32ff 	add.w	r2, r8, #4294967295
 8000ca0:	f080 8123 	bcs.w	8000eea <__udivmoddi4+0x2a6>
 8000ca4:	42ab      	cmp	r3, r5
 8000ca6:	f240 8120 	bls.w	8000eea <__udivmoddi4+0x2a6>
 8000caa:	f1a8 0802 	sub.w	r8, r8, #2
 8000cae:	443d      	add	r5, r7
 8000cb0:	1aed      	subs	r5, r5, r3
 8000cb2:	b2a4      	uxth	r4, r4
 8000cb4:	fbb5 f0fa 	udiv	r0, r5, sl
 8000cb8:	fb0a 5510 	mls	r5, sl, r0, r5
 8000cbc:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000cc0:	fb00 f909 	mul.w	r9, r0, r9
 8000cc4:	45a1      	cmp	r9, r4
 8000cc6:	d909      	bls.n	8000cdc <__udivmoddi4+0x98>
 8000cc8:	19e4      	adds	r4, r4, r7
 8000cca:	f100 33ff 	add.w	r3, r0, #4294967295
 8000cce:	f080 810a 	bcs.w	8000ee6 <__udivmoddi4+0x2a2>
 8000cd2:	45a1      	cmp	r9, r4
 8000cd4:	f240 8107 	bls.w	8000ee6 <__udivmoddi4+0x2a2>
 8000cd8:	3802      	subs	r0, #2
 8000cda:	443c      	add	r4, r7
 8000cdc:	eba4 0409 	sub.w	r4, r4, r9
 8000ce0:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000ce4:	2100      	movs	r1, #0
 8000ce6:	2e00      	cmp	r6, #0
 8000ce8:	d061      	beq.n	8000dae <__udivmoddi4+0x16a>
 8000cea:	fa24 f40e 	lsr.w	r4, r4, lr
 8000cee:	2300      	movs	r3, #0
 8000cf0:	6034      	str	r4, [r6, #0]
 8000cf2:	6073      	str	r3, [r6, #4]
 8000cf4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cf8:	428b      	cmp	r3, r1
 8000cfa:	d907      	bls.n	8000d0c <__udivmoddi4+0xc8>
 8000cfc:	2e00      	cmp	r6, #0
 8000cfe:	d054      	beq.n	8000daa <__udivmoddi4+0x166>
 8000d00:	2100      	movs	r1, #0
 8000d02:	e886 0021 	stmia.w	r6, {r0, r5}
 8000d06:	4608      	mov	r0, r1
 8000d08:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d0c:	fab3 f183 	clz	r1, r3
 8000d10:	2900      	cmp	r1, #0
 8000d12:	f040 808e 	bne.w	8000e32 <__udivmoddi4+0x1ee>
 8000d16:	42ab      	cmp	r3, r5
 8000d18:	d302      	bcc.n	8000d20 <__udivmoddi4+0xdc>
 8000d1a:	4282      	cmp	r2, r0
 8000d1c:	f200 80fa 	bhi.w	8000f14 <__udivmoddi4+0x2d0>
 8000d20:	1a84      	subs	r4, r0, r2
 8000d22:	eb65 0503 	sbc.w	r5, r5, r3
 8000d26:	2001      	movs	r0, #1
 8000d28:	46ac      	mov	ip, r5
 8000d2a:	2e00      	cmp	r6, #0
 8000d2c:	d03f      	beq.n	8000dae <__udivmoddi4+0x16a>
 8000d2e:	e886 1010 	stmia.w	r6, {r4, ip}
 8000d32:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d36:	b912      	cbnz	r2, 8000d3e <__udivmoddi4+0xfa>
 8000d38:	2701      	movs	r7, #1
 8000d3a:	fbb7 f7f2 	udiv	r7, r7, r2
 8000d3e:	fab7 fe87 	clz	lr, r7
 8000d42:	f1be 0f00 	cmp.w	lr, #0
 8000d46:	d134      	bne.n	8000db2 <__udivmoddi4+0x16e>
 8000d48:	1beb      	subs	r3, r5, r7
 8000d4a:	0c3a      	lsrs	r2, r7, #16
 8000d4c:	fa1f fc87 	uxth.w	ip, r7
 8000d50:	2101      	movs	r1, #1
 8000d52:	fbb3 f8f2 	udiv	r8, r3, r2
 8000d56:	0c25      	lsrs	r5, r4, #16
 8000d58:	fb02 3318 	mls	r3, r2, r8, r3
 8000d5c:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 8000d60:	fb0c f308 	mul.w	r3, ip, r8
 8000d64:	42ab      	cmp	r3, r5
 8000d66:	d907      	bls.n	8000d78 <__udivmoddi4+0x134>
 8000d68:	19ed      	adds	r5, r5, r7
 8000d6a:	f108 30ff 	add.w	r0, r8, #4294967295
 8000d6e:	d202      	bcs.n	8000d76 <__udivmoddi4+0x132>
 8000d70:	42ab      	cmp	r3, r5
 8000d72:	f200 80d1 	bhi.w	8000f18 <__udivmoddi4+0x2d4>
 8000d76:	4680      	mov	r8, r0
 8000d78:	1aed      	subs	r5, r5, r3
 8000d7a:	b2a3      	uxth	r3, r4
 8000d7c:	fbb5 f0f2 	udiv	r0, r5, r2
 8000d80:	fb02 5510 	mls	r5, r2, r0, r5
 8000d84:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
 8000d88:	fb0c fc00 	mul.w	ip, ip, r0
 8000d8c:	45a4      	cmp	ip, r4
 8000d8e:	d907      	bls.n	8000da0 <__udivmoddi4+0x15c>
 8000d90:	19e4      	adds	r4, r4, r7
 8000d92:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d96:	d202      	bcs.n	8000d9e <__udivmoddi4+0x15a>
 8000d98:	45a4      	cmp	ip, r4
 8000d9a:	f200 80b8 	bhi.w	8000f0e <__udivmoddi4+0x2ca>
 8000d9e:	4618      	mov	r0, r3
 8000da0:	eba4 040c 	sub.w	r4, r4, ip
 8000da4:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000da8:	e79d      	b.n	8000ce6 <__udivmoddi4+0xa2>
 8000daa:	4631      	mov	r1, r6
 8000dac:	4630      	mov	r0, r6
 8000dae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000db2:	f1ce 0420 	rsb	r4, lr, #32
 8000db6:	fa05 f30e 	lsl.w	r3, r5, lr
 8000dba:	fa07 f70e 	lsl.w	r7, r7, lr
 8000dbe:	fa20 f804 	lsr.w	r8, r0, r4
 8000dc2:	0c3a      	lsrs	r2, r7, #16
 8000dc4:	fa25 f404 	lsr.w	r4, r5, r4
 8000dc8:	ea48 0803 	orr.w	r8, r8, r3
 8000dcc:	fbb4 f1f2 	udiv	r1, r4, r2
 8000dd0:	ea4f 4518 	mov.w	r5, r8, lsr #16
 8000dd4:	fb02 4411 	mls	r4, r2, r1, r4
 8000dd8:	fa1f fc87 	uxth.w	ip, r7
 8000ddc:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
 8000de0:	fb01 f30c 	mul.w	r3, r1, ip
 8000de4:	42ab      	cmp	r3, r5
 8000de6:	fa00 f40e 	lsl.w	r4, r0, lr
 8000dea:	d909      	bls.n	8000e00 <__udivmoddi4+0x1bc>
 8000dec:	19ed      	adds	r5, r5, r7
 8000dee:	f101 30ff 	add.w	r0, r1, #4294967295
 8000df2:	f080 808a 	bcs.w	8000f0a <__udivmoddi4+0x2c6>
 8000df6:	42ab      	cmp	r3, r5
 8000df8:	f240 8087 	bls.w	8000f0a <__udivmoddi4+0x2c6>
 8000dfc:	3902      	subs	r1, #2
 8000dfe:	443d      	add	r5, r7
 8000e00:	1aeb      	subs	r3, r5, r3
 8000e02:	fa1f f588 	uxth.w	r5, r8
 8000e06:	fbb3 f0f2 	udiv	r0, r3, r2
 8000e0a:	fb02 3310 	mls	r3, r2, r0, r3
 8000e0e:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 8000e12:	fb00 f30c 	mul.w	r3, r0, ip
 8000e16:	42ab      	cmp	r3, r5
 8000e18:	d907      	bls.n	8000e2a <__udivmoddi4+0x1e6>
 8000e1a:	19ed      	adds	r5, r5, r7
 8000e1c:	f100 38ff 	add.w	r8, r0, #4294967295
 8000e20:	d26f      	bcs.n	8000f02 <__udivmoddi4+0x2be>
 8000e22:	42ab      	cmp	r3, r5
 8000e24:	d96d      	bls.n	8000f02 <__udivmoddi4+0x2be>
 8000e26:	3802      	subs	r0, #2
 8000e28:	443d      	add	r5, r7
 8000e2a:	1aeb      	subs	r3, r5, r3
 8000e2c:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000e30:	e78f      	b.n	8000d52 <__udivmoddi4+0x10e>
 8000e32:	f1c1 0720 	rsb	r7, r1, #32
 8000e36:	fa22 f807 	lsr.w	r8, r2, r7
 8000e3a:	408b      	lsls	r3, r1
 8000e3c:	fa05 f401 	lsl.w	r4, r5, r1
 8000e40:	ea48 0303 	orr.w	r3, r8, r3
 8000e44:	fa20 fe07 	lsr.w	lr, r0, r7
 8000e48:	ea4f 4c13 	mov.w	ip, r3, lsr #16
 8000e4c:	40fd      	lsrs	r5, r7
 8000e4e:	ea4e 0e04 	orr.w	lr, lr, r4
 8000e52:	fbb5 f9fc 	udiv	r9, r5, ip
 8000e56:	ea4f 441e 	mov.w	r4, lr, lsr #16
 8000e5a:	fb0c 5519 	mls	r5, ip, r9, r5
 8000e5e:	fa1f f883 	uxth.w	r8, r3
 8000e62:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
 8000e66:	fb09 f408 	mul.w	r4, r9, r8
 8000e6a:	42ac      	cmp	r4, r5
 8000e6c:	fa02 f201 	lsl.w	r2, r2, r1
 8000e70:	fa00 fa01 	lsl.w	sl, r0, r1
 8000e74:	d908      	bls.n	8000e88 <__udivmoddi4+0x244>
 8000e76:	18ed      	adds	r5, r5, r3
 8000e78:	f109 30ff 	add.w	r0, r9, #4294967295
 8000e7c:	d243      	bcs.n	8000f06 <__udivmoddi4+0x2c2>
 8000e7e:	42ac      	cmp	r4, r5
 8000e80:	d941      	bls.n	8000f06 <__udivmoddi4+0x2c2>
 8000e82:	f1a9 0902 	sub.w	r9, r9, #2
 8000e86:	441d      	add	r5, r3
 8000e88:	1b2d      	subs	r5, r5, r4
 8000e8a:	fa1f fe8e 	uxth.w	lr, lr
 8000e8e:	fbb5 f0fc 	udiv	r0, r5, ip
 8000e92:	fb0c 5510 	mls	r5, ip, r0, r5
 8000e96:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
 8000e9a:	fb00 f808 	mul.w	r8, r0, r8
 8000e9e:	45a0      	cmp	r8, r4
 8000ea0:	d907      	bls.n	8000eb2 <__udivmoddi4+0x26e>
 8000ea2:	18e4      	adds	r4, r4, r3
 8000ea4:	f100 35ff 	add.w	r5, r0, #4294967295
 8000ea8:	d229      	bcs.n	8000efe <__udivmoddi4+0x2ba>
 8000eaa:	45a0      	cmp	r8, r4
 8000eac:	d927      	bls.n	8000efe <__udivmoddi4+0x2ba>
 8000eae:	3802      	subs	r0, #2
 8000eb0:	441c      	add	r4, r3
 8000eb2:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000eb6:	eba4 0408 	sub.w	r4, r4, r8
 8000eba:	fba0 8902 	umull	r8, r9, r0, r2
 8000ebe:	454c      	cmp	r4, r9
 8000ec0:	46c6      	mov	lr, r8
 8000ec2:	464d      	mov	r5, r9
 8000ec4:	d315      	bcc.n	8000ef2 <__udivmoddi4+0x2ae>
 8000ec6:	d012      	beq.n	8000eee <__udivmoddi4+0x2aa>
 8000ec8:	b156      	cbz	r6, 8000ee0 <__udivmoddi4+0x29c>
 8000eca:	ebba 030e 	subs.w	r3, sl, lr
 8000ece:	eb64 0405 	sbc.w	r4, r4, r5
 8000ed2:	fa04 f707 	lsl.w	r7, r4, r7
 8000ed6:	40cb      	lsrs	r3, r1
 8000ed8:	431f      	orrs	r7, r3
 8000eda:	40cc      	lsrs	r4, r1
 8000edc:	6037      	str	r7, [r6, #0]
 8000ede:	6074      	str	r4, [r6, #4]
 8000ee0:	2100      	movs	r1, #0
 8000ee2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000ee6:	4618      	mov	r0, r3
 8000ee8:	e6f8      	b.n	8000cdc <__udivmoddi4+0x98>
 8000eea:	4690      	mov	r8, r2
 8000eec:	e6e0      	b.n	8000cb0 <__udivmoddi4+0x6c>
 8000eee:	45c2      	cmp	sl, r8
 8000ef0:	d2ea      	bcs.n	8000ec8 <__udivmoddi4+0x284>
 8000ef2:	ebb8 0e02 	subs.w	lr, r8, r2
 8000ef6:	eb69 0503 	sbc.w	r5, r9, r3
 8000efa:	3801      	subs	r0, #1
 8000efc:	e7e4      	b.n	8000ec8 <__udivmoddi4+0x284>
 8000efe:	4628      	mov	r0, r5
 8000f00:	e7d7      	b.n	8000eb2 <__udivmoddi4+0x26e>
 8000f02:	4640      	mov	r0, r8
 8000f04:	e791      	b.n	8000e2a <__udivmoddi4+0x1e6>
 8000f06:	4681      	mov	r9, r0
 8000f08:	e7be      	b.n	8000e88 <__udivmoddi4+0x244>
 8000f0a:	4601      	mov	r1, r0
 8000f0c:	e778      	b.n	8000e00 <__udivmoddi4+0x1bc>
 8000f0e:	3802      	subs	r0, #2
 8000f10:	443c      	add	r4, r7
 8000f12:	e745      	b.n	8000da0 <__udivmoddi4+0x15c>
 8000f14:	4608      	mov	r0, r1
 8000f16:	e708      	b.n	8000d2a <__udivmoddi4+0xe6>
 8000f18:	f1a8 0802 	sub.w	r8, r8, #2
 8000f1c:	443d      	add	r5, r7
 8000f1e:	e72b      	b.n	8000d78 <__udivmoddi4+0x134>

08000f20 <__aeabi_idiv0>:
 8000f20:	4770      	bx	lr
 8000f22:	bf00      	nop

08000f24 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000f24:	b538      	push	{r3, r4, r5, lr}
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000f26:	4a0e      	ldr	r2, [pc, #56]	; (8000f60 <HAL_InitTick+0x3c>)
 8000f28:	4b0e      	ldr	r3, [pc, #56]	; (8000f64 <HAL_InitTick+0x40>)
{
 8000f2a:	4605      	mov	r5, r0
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000f2c:	7818      	ldrb	r0, [r3, #0]
 8000f2e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000f32:	fbb3 f3f0 	udiv	r3, r3, r0
 8000f36:	6810      	ldr	r0, [r2, #0]
 8000f38:	fbb0 f0f3 	udiv	r0, r0, r3
 8000f3c:	f000 f894 	bl	8001068 <HAL_SYSTICK_Config>
 8000f40:	4604      	mov	r4, r0
 8000f42:	b958      	cbnz	r0, 8000f5c <HAL_InitTick+0x38>
  {
    return HAL_ERROR;
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000f44:	2d0f      	cmp	r5, #15
 8000f46:	d809      	bhi.n	8000f5c <HAL_InitTick+0x38>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000f48:	4602      	mov	r2, r0
 8000f4a:	4629      	mov	r1, r5
 8000f4c:	f04f 30ff 	mov.w	r0, #4294967295
 8000f50:	f000 f84a 	bl	8000fe8 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000f54:	4b04      	ldr	r3, [pc, #16]	; (8000f68 <HAL_InitTick+0x44>)
 8000f56:	4620      	mov	r0, r4
 8000f58:	601d      	str	r5, [r3, #0]
 8000f5a:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 8000f5c:	2001      	movs	r0, #1
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
}
 8000f5e:	bd38      	pop	{r3, r4, r5, pc}
 8000f60:	2000000c 	.word	0x2000000c
 8000f64:	20000000 	.word	0x20000000
 8000f68:	20000004 	.word	0x20000004

08000f6c <HAL_Init>:
{
 8000f6c:	b508      	push	{r3, lr}
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000f6e:	4b0b      	ldr	r3, [pc, #44]	; (8000f9c <HAL_Init+0x30>)
 8000f70:	681a      	ldr	r2, [r3, #0]
 8000f72:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8000f76:	601a      	str	r2, [r3, #0]
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000f78:	681a      	ldr	r2, [r3, #0]
 8000f7a:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8000f7e:	601a      	str	r2, [r3, #0]
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000f80:	681a      	ldr	r2, [r3, #0]
 8000f82:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8000f86:	601a      	str	r2, [r3, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000f88:	2003      	movs	r0, #3
 8000f8a:	f000 f81b 	bl	8000fc4 <HAL_NVIC_SetPriorityGrouping>
  HAL_InitTick(TICK_INT_PRIORITY);
 8000f8e:	2000      	movs	r0, #0
 8000f90:	f7ff ffc8 	bl	8000f24 <HAL_InitTick>
  HAL_MspInit();
 8000f94:	f002 fd7a 	bl	8003a8c <HAL_MspInit>
}
 8000f98:	2000      	movs	r0, #0
 8000f9a:	bd08      	pop	{r3, pc}
 8000f9c:	40023c00 	.word	0x40023c00

08000fa0 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 8000fa0:	4a03      	ldr	r2, [pc, #12]	; (8000fb0 <HAL_IncTick+0x10>)
 8000fa2:	4b04      	ldr	r3, [pc, #16]	; (8000fb4 <HAL_IncTick+0x14>)
 8000fa4:	6811      	ldr	r1, [r2, #0]
 8000fa6:	781b      	ldrb	r3, [r3, #0]
 8000fa8:	440b      	add	r3, r1
 8000faa:	6013      	str	r3, [r2, #0]
 8000fac:	4770      	bx	lr
 8000fae:	bf00      	nop
 8000fb0:	200000b8 	.word	0x200000b8
 8000fb4:	20000000 	.word	0x20000000

08000fb8 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8000fb8:	4b01      	ldr	r3, [pc, #4]	; (8000fc0 <HAL_GetTick+0x8>)
 8000fba:	6818      	ldr	r0, [r3, #0]
}
 8000fbc:	4770      	bx	lr
 8000fbe:	bf00      	nop
 8000fc0:	200000b8 	.word	0x200000b8

08000fc4 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000fc4:	4a07      	ldr	r2, [pc, #28]	; (8000fe4 <HAL_NVIC_SetPriorityGrouping+0x20>)
 8000fc6:	68d3      	ldr	r3, [r2, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000fc8:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8000fcc:	041b      	lsls	r3, r3, #16
 8000fce:	0c1b      	lsrs	r3, r3, #16
 8000fd0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 8000fd4:	0200      	lsls	r0, r0, #8
 8000fd6:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000fda:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
  reg_value  =  (reg_value                                   |
 8000fde:	4303      	orrs	r3, r0
  SCB->AIRCR =  reg_value;
 8000fe0:	60d3      	str	r3, [r2, #12]
 8000fe2:	4770      	bx	lr
 8000fe4:	e000ed00 	.word	0xe000ed00

08000fe8 <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000fe8:	4b17      	ldr	r3, [pc, #92]	; (8001048 <HAL_NVIC_SetPriority+0x60>)
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000fea:	b530      	push	{r4, r5, lr}
 8000fec:	68dc      	ldr	r4, [r3, #12]
 8000fee:	f3c4 2402 	ubfx	r4, r4, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000ff2:	f1c4 0307 	rsb	r3, r4, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000ff6:	1d25      	adds	r5, r4, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000ff8:	2b04      	cmp	r3, #4
 8000ffa:	bf28      	it	cs
 8000ffc:	2304      	movcs	r3, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000ffe:	2d06      	cmp	r5, #6

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001000:	f04f 0501 	mov.w	r5, #1
 8001004:	fa05 f303 	lsl.w	r3, r5, r3
 8001008:	f103 33ff 	add.w	r3, r3, #4294967295
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800100c:	bf8c      	ite	hi
 800100e:	3c03      	subhi	r4, #3
 8001010:	2400      	movls	r4, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001012:	4019      	ands	r1, r3
 8001014:	40a1      	lsls	r1, r4
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001016:	fa05 f404 	lsl.w	r4, r5, r4
 800101a:	3c01      	subs	r4, #1
 800101c:	4022      	ands	r2, r4
  if ((int32_t)(IRQn) < 0)
 800101e:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001020:	ea42 0201 	orr.w	r2, r2, r1
 8001024:	ea4f 1202 	mov.w	r2, r2, lsl #4
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001028:	bfaf      	iteee	ge
 800102a:	f100 4060 	addge.w	r0, r0, #3758096384	; 0xe0000000
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800102e:	f000 000f 	andlt.w	r0, r0, #15
 8001032:	4b06      	ldrlt	r3, [pc, #24]	; (800104c <HAL_NVIC_SetPriority+0x64>)
 8001034:	b2d2      	uxtblt	r2, r2
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001036:	bfa5      	ittet	ge
 8001038:	f500 4061 	addge.w	r0, r0, #57600	; 0xe100
 800103c:	b2d2      	uxtbge	r2, r2
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800103e:	541a      	strblt	r2, [r3, r0]
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001040:	f880 2300 	strbge.w	r2, [r0, #768]	; 0x300
 8001044:	bd30      	pop	{r4, r5, pc}
 8001046:	bf00      	nop
 8001048:	e000ed00 	.word	0xe000ed00
 800104c:	e000ed14 	.word	0xe000ed14

08001050 <HAL_NVIC_EnableIRQ>:
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 8001050:	0942      	lsrs	r2, r0, #5
 8001052:	2301      	movs	r3, #1
 8001054:	f000 001f 	and.w	r0, r0, #31
 8001058:	fa03 f000 	lsl.w	r0, r3, r0
 800105c:	4b01      	ldr	r3, [pc, #4]	; (8001064 <HAL_NVIC_EnableIRQ+0x14>)
 800105e:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 8001062:	4770      	bx	lr
 8001064:	e000e100 	.word	0xe000e100

08001068 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001068:	3801      	subs	r0, #1
 800106a:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 800106e:	d20a      	bcs.n	8001086 <HAL_SYSTICK_Config+0x1e>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001070:	4b06      	ldr	r3, [pc, #24]	; (800108c <HAL_SYSTICK_Config+0x24>)
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001072:	4a07      	ldr	r2, [pc, #28]	; (8001090 <HAL_SYSTICK_Config+0x28>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001074:	6058      	str	r0, [r3, #4]
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001076:	21f0      	movs	r1, #240	; 0xf0
 8001078:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800107c:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800107e:	2207      	movs	r2, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001080:	6098      	str	r0, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001082:	601a      	str	r2, [r3, #0]
 8001084:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 8001086:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 8001088:	4770      	bx	lr
 800108a:	bf00      	nop
 800108c:	e000e010 	.word	0xe000e010
 8001090:	e000ed00 	.word	0xe000ed00

08001094 <HAL_DMA_Abort_IT>:
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001094:	f890 3035 	ldrb.w	r3, [r0, #53]	; 0x35
 8001098:	2b02      	cmp	r3, #2
 800109a:	d003      	beq.n	80010a4 <HAL_DMA_Abort_IT+0x10>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800109c:	2380      	movs	r3, #128	; 0x80
 800109e:	6543      	str	r3, [r0, #84]	; 0x54
    return HAL_ERROR;
 80010a0:	2001      	movs	r0, #1
 80010a2:	4770      	bx	lr
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80010a4:	6802      	ldr	r2, [r0, #0]
    hdma->State = HAL_DMA_STATE_ABORT;
 80010a6:	2305      	movs	r3, #5
 80010a8:	f880 3035 	strb.w	r3, [r0, #53]	; 0x35
    __HAL_DMA_DISABLE(hdma);
 80010ac:	6813      	ldr	r3, [r2, #0]
 80010ae:	f023 0301 	bic.w	r3, r3, #1
 80010b2:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 80010b4:	2000      	movs	r0, #0
}
 80010b6:	4770      	bx	lr

080010b8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80010b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80010bc:	b085      	sub	sp, #20
  for(position = 0U; position < GPIO_NUMBER; position++)
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80010be:	680b      	ldr	r3, [r1, #0]
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80010c0:	f8df 81ac 	ldr.w	r8, [pc, #428]	; 8001270 <HAL_GPIO_Init+0x1b8>
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
        SYSCFG->EXTICR[position >> 2U] = temp;

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80010c4:	4a68      	ldr	r2, [pc, #416]	; (8001268 <HAL_GPIO_Init+0x1b0>)
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80010c6:	f8df 91ac 	ldr.w	r9, [pc, #428]	; 8001274 <HAL_GPIO_Init+0x1bc>
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80010ca:	9301      	str	r3, [sp, #4]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80010cc:	2300      	movs	r3, #0
    ioposition = 0x01U << position;
 80010ce:	f04f 0e01 	mov.w	lr, #1
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80010d2:	9c01      	ldr	r4, [sp, #4]
    ioposition = 0x01U << position;
 80010d4:	fa0e fe03 	lsl.w	lr, lr, r3
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80010d8:	ea0e 0604 	and.w	r6, lr, r4
    if(iocurrent == ioposition)
 80010dc:	45b6      	cmp	lr, r6
 80010de:	f040 80ae 	bne.w	800123e <HAL_GPIO_Init+0x186>
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80010e2:	684c      	ldr	r4, [r1, #4]
 80010e4:	f024 0710 	bic.w	r7, r4, #16
 80010e8:	2f02      	cmp	r7, #2
 80010ea:	d116      	bne.n	800111a <HAL_GPIO_Init+0x62>
        temp = GPIOx->AFR[position >> 3U];
 80010ec:	ea4f 0ad3 	mov.w	sl, r3, lsr #3
 80010f0:	eb00 0a8a 	add.w	sl, r0, sl, lsl #2
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80010f4:	f003 0b07 	and.w	fp, r3, #7
        temp = GPIOx->AFR[position >> 3U];
 80010f8:	f8da 5020 	ldr.w	r5, [sl, #32]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80010fc:	ea4f 0b8b 	mov.w	fp, fp, lsl #2
 8001100:	f04f 0c0f 	mov.w	ip, #15
 8001104:	fa0c fc0b 	lsl.w	ip, ip, fp
 8001108:	ea25 0c0c 	bic.w	ip, r5, ip
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800110c:	690d      	ldr	r5, [r1, #16]
 800110e:	fa05 f50b 	lsl.w	r5, r5, fp
 8001112:	ea45 050c 	orr.w	r5, r5, ip
        GPIOx->AFR[position >> 3U] = temp;
 8001116:	f8ca 5020 	str.w	r5, [sl, #32]
 800111a:	ea4f 0a43 	mov.w	sl, r3, lsl #1
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800111e:	2503      	movs	r5, #3
      temp = GPIOx->MODER;
 8001120:	f8d0 b000 	ldr.w	fp, [r0]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001124:	fa05 f50a 	lsl.w	r5, r5, sl
 8001128:	43ed      	mvns	r5, r5
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800112a:	f004 0c03 	and.w	ip, r4, #3
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800112e:	ea0b 0b05 	and.w	fp, fp, r5
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001132:	fa0c fc0a 	lsl.w	ip, ip, sl
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001136:	3f01      	subs	r7, #1
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001138:	ea4c 0c0b 	orr.w	ip, ip, fp
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800113c:	2f01      	cmp	r7, #1
      GPIOx->MODER = temp;
 800113e:	f8c0 c000 	str.w	ip, [r0]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001142:	d811      	bhi.n	8001168 <HAL_GPIO_Init+0xb0>
        temp = GPIOx->OSPEEDR; 
 8001144:	6887      	ldr	r7, [r0, #8]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001146:	ea07 0b05 	and.w	fp, r7, r5
        temp |= (GPIO_Init->Speed << (position * 2U));
 800114a:	68cf      	ldr	r7, [r1, #12]
 800114c:	fa07 fc0a 	lsl.w	ip, r7, sl
 8001150:	ea4c 070b 	orr.w	r7, ip, fp
        GPIOx->OSPEEDR = temp;
 8001154:	6087      	str	r7, [r0, #8]
        temp = GPIOx->OTYPER;
 8001156:	6847      	ldr	r7, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001158:	ea27 0e0e 	bic.w	lr, r7, lr
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 800115c:	f3c4 1700 	ubfx	r7, r4, #4, #1
 8001160:	409f      	lsls	r7, r3
 8001162:	ea47 070e 	orr.w	r7, r7, lr
        GPIOx->OTYPER = temp;
 8001166:	6047      	str	r7, [r0, #4]
      temp = GPIOx->PUPDR;
 8001168:	68c7      	ldr	r7, [r0, #12]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800116a:	403d      	ands	r5, r7
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 800116c:	688f      	ldr	r7, [r1, #8]
 800116e:	fa07 f70a 	lsl.w	r7, r7, sl
 8001172:	433d      	orrs	r5, r7
      GPIOx->PUPDR = temp;
 8001174:	60c5      	str	r5, [r0, #12]
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001176:	00e5      	lsls	r5, r4, #3
 8001178:	d561      	bpl.n	800123e <HAL_GPIO_Init+0x186>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800117a:	f04f 0b00 	mov.w	fp, #0
 800117e:	f8cd b00c 	str.w	fp, [sp, #12]
 8001182:	f8d8 7044 	ldr.w	r7, [r8, #68]	; 0x44
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001186:	4d39      	ldr	r5, [pc, #228]	; (800126c <HAL_GPIO_Init+0x1b4>)
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001188:	f447 4780 	orr.w	r7, r7, #16384	; 0x4000
 800118c:	f8c8 7044 	str.w	r7, [r8, #68]	; 0x44
 8001190:	f8d8 7044 	ldr.w	r7, [r8, #68]	; 0x44
 8001194:	f407 4780 	and.w	r7, r7, #16384	; 0x4000
 8001198:	9703      	str	r7, [sp, #12]
 800119a:	9f03      	ldr	r7, [sp, #12]
 800119c:	f023 0703 	bic.w	r7, r3, #3
 80011a0:	f107 4780 	add.w	r7, r7, #1073741824	; 0x40000000
 80011a4:	f507 379c 	add.w	r7, r7, #79872	; 0x13800
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80011a8:	f003 0c03 	and.w	ip, r3, #3
        temp = SYSCFG->EXTICR[position >> 2U];
 80011ac:	f8d7 a008 	ldr.w	sl, [r7, #8]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80011b0:	ea4f 0c8c 	mov.w	ip, ip, lsl #2
 80011b4:	f04f 0e0f 	mov.w	lr, #15
 80011b8:	fa0e fe0c 	lsl.w	lr, lr, ip
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80011bc:	42a8      	cmp	r0, r5
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80011be:	ea2a 0e0e 	bic.w	lr, sl, lr
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80011c2:	d043      	beq.n	800124c <HAL_GPIO_Init+0x194>
 80011c4:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80011c8:	42a8      	cmp	r0, r5
 80011ca:	d041      	beq.n	8001250 <HAL_GPIO_Init+0x198>
 80011cc:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80011d0:	42a8      	cmp	r0, r5
 80011d2:	d03f      	beq.n	8001254 <HAL_GPIO_Init+0x19c>
 80011d4:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80011d8:	42a8      	cmp	r0, r5
 80011da:	d03d      	beq.n	8001258 <HAL_GPIO_Init+0x1a0>
 80011dc:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80011e0:	42a8      	cmp	r0, r5
 80011e2:	d03b      	beq.n	800125c <HAL_GPIO_Init+0x1a4>
 80011e4:	4548      	cmp	r0, r9
 80011e6:	d03b      	beq.n	8001260 <HAL_GPIO_Init+0x1a8>
 80011e8:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 80011ec:	42a8      	cmp	r0, r5
 80011ee:	d039      	beq.n	8001264 <HAL_GPIO_Init+0x1ac>
 80011f0:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80011f4:	42a8      	cmp	r0, r5
 80011f6:	bf14      	ite	ne
 80011f8:	2508      	movne	r5, #8
 80011fa:	2507      	moveq	r5, #7
 80011fc:	fa05 f50c 	lsl.w	r5, r5, ip
 8001200:	ea45 050e 	orr.w	r5, r5, lr
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001204:	60bd      	str	r5, [r7, #8]
        temp = EXTI->IMR;
 8001206:	6815      	ldr	r5, [r2, #0]
        temp &= ~((uint32_t)iocurrent);
 8001208:	43f7      	mvns	r7, r6
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800120a:	f414 3f80 	tst.w	r4, #65536	; 0x10000
        temp &= ~((uint32_t)iocurrent);
 800120e:	bf0c      	ite	eq
 8001210:	403d      	andeq	r5, r7
        {
          temp |= iocurrent;
 8001212:	4335      	orrne	r5, r6
        }
        EXTI->IMR = temp;
 8001214:	6015      	str	r5, [r2, #0]

        temp = EXTI->EMR;
 8001216:	6855      	ldr	r5, [r2, #4]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001218:	f414 3f00 	tst.w	r4, #131072	; 0x20000
        temp &= ~((uint32_t)iocurrent);
 800121c:	bf0c      	ite	eq
 800121e:	403d      	andeq	r5, r7
        {
          temp |= iocurrent;
 8001220:	4335      	orrne	r5, r6
        }
        EXTI->EMR = temp;
 8001222:	6055      	str	r5, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001224:	6895      	ldr	r5, [r2, #8]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001226:	f414 1f80 	tst.w	r4, #1048576	; 0x100000
        temp &= ~((uint32_t)iocurrent);
 800122a:	bf0c      	ite	eq
 800122c:	403d      	andeq	r5, r7
        {
          temp |= iocurrent;
 800122e:	4335      	orrne	r5, r6
        }
        EXTI->RTSR = temp;
 8001230:	6095      	str	r5, [r2, #8]

        temp = EXTI->FTSR;
 8001232:	68d5      	ldr	r5, [r2, #12]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001234:	02a4      	lsls	r4, r4, #10
        temp &= ~((uint32_t)iocurrent);
 8001236:	bf54      	ite	pl
 8001238:	403d      	andpl	r5, r7
        {
          temp |= iocurrent;
 800123a:	4335      	orrmi	r5, r6
        }
        EXTI->FTSR = temp;
 800123c:	60d5      	str	r5, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800123e:	3301      	adds	r3, #1
 8001240:	2b10      	cmp	r3, #16
 8001242:	f47f af44 	bne.w	80010ce <HAL_GPIO_Init+0x16>
      }
    }
  }
}
 8001246:	b005      	add	sp, #20
 8001248:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800124c:	465d      	mov	r5, fp
 800124e:	e7d5      	b.n	80011fc <HAL_GPIO_Init+0x144>
 8001250:	2501      	movs	r5, #1
 8001252:	e7d3      	b.n	80011fc <HAL_GPIO_Init+0x144>
 8001254:	2502      	movs	r5, #2
 8001256:	e7d1      	b.n	80011fc <HAL_GPIO_Init+0x144>
 8001258:	2503      	movs	r5, #3
 800125a:	e7cf      	b.n	80011fc <HAL_GPIO_Init+0x144>
 800125c:	2504      	movs	r5, #4
 800125e:	e7cd      	b.n	80011fc <HAL_GPIO_Init+0x144>
 8001260:	2505      	movs	r5, #5
 8001262:	e7cb      	b.n	80011fc <HAL_GPIO_Init+0x144>
 8001264:	2506      	movs	r5, #6
 8001266:	e7c9      	b.n	80011fc <HAL_GPIO_Init+0x144>
 8001268:	40013c00 	.word	0x40013c00
 800126c:	40020000 	.word	0x40020000
 8001270:	40023800 	.word	0x40023800
 8001274:	40021400 	.word	0x40021400

08001278 <HAL_GPIO_ReadPin>:
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001278:	6903      	ldr	r3, [r0, #16]
 800127a:	4219      	tst	r1, r3
  else
  {
    bitstatus = GPIO_PIN_RESET;
  }
  return bitstatus;
}
 800127c:	bf14      	ite	ne
 800127e:	2001      	movne	r0, #1
 8001280:	2000      	moveq	r0, #0
 8001282:	4770      	bx	lr

08001284 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001284:	b10a      	cbz	r2, 800128a <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = GPIO_Pin;
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001286:	6181      	str	r1, [r0, #24]
 8001288:	4770      	bx	lr
 800128a:	0409      	lsls	r1, r1, #16
 800128c:	e7fb      	b.n	8001286 <HAL_GPIO_WritePin+0x2>

0800128e <HAL_GPIO_TogglePin>:
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  GPIOx->ODR ^= GPIO_Pin;
 800128e:	6943      	ldr	r3, [r0, #20]
 8001290:	4059      	eors	r1, r3
 8001292:	6141      	str	r1, [r0, #20]
 8001294:	4770      	bx	lr

08001296 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8001296:	4770      	bx	lr

08001298 <HAL_GPIO_EXTI_IRQHandler>:
{
 8001298:	b508      	push	{r3, lr}
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 800129a:	4b04      	ldr	r3, [pc, #16]	; (80012ac <HAL_GPIO_EXTI_IRQHandler+0x14>)
 800129c:	6959      	ldr	r1, [r3, #20]
 800129e:	4201      	tst	r1, r0
 80012a0:	d002      	beq.n	80012a8 <HAL_GPIO_EXTI_IRQHandler+0x10>
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80012a2:	6158      	str	r0, [r3, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80012a4:	f7ff fff7 	bl	8001296 <HAL_GPIO_EXTI_Callback>
 80012a8:	bd08      	pop	{r3, pc}
 80012aa:	bf00      	nop
 80012ac:	40013c00 	.word	0x40013c00

080012b0 <HAL_I2C_Init>:
  * @param  hi2c pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80012b0:	b570      	push	{r4, r5, r6, lr}
  uint32_t freqrange = 0U;
  uint32_t pclk1 = 0U;

  /* Check the I2C handle allocation */
  if(hi2c == NULL)
 80012b2:	4604      	mov	r4, r0
 80012b4:	2800      	cmp	r0, #0
 80012b6:	d062      	beq.n	800137e <HAL_I2C_Init+0xce>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if(hi2c->State == HAL_I2C_STATE_RESET)
 80012b8:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 80012bc:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 80012c0:	b91b      	cbnz	r3, 80012ca <HAL_I2C_Init+0x1a>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80012c2:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80012c6:	f002 fbfd 	bl	8003ac4 <HAL_I2C_MspInit>
  }

  hi2c->State = HAL_I2C_STATE_BUSY;

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80012ca:	6822      	ldr	r2, [r4, #0]
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->CR2 = freqrange;

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  hi2c->Instance->TRISE = I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed);
 80012cc:	4e2d      	ldr	r6, [pc, #180]	; (8001384 <HAL_I2C_Init+0xd4>)
  freqrange = I2C_FREQRANGE(pclk1);
 80012ce:	4d2e      	ldr	r5, [pc, #184]	; (8001388 <HAL_I2C_Init+0xd8>)
  hi2c->State = HAL_I2C_STATE_BUSY;
 80012d0:	2324      	movs	r3, #36	; 0x24
 80012d2:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  __HAL_I2C_DISABLE(hi2c);
 80012d6:	6813      	ldr	r3, [r2, #0]
 80012d8:	f023 0301 	bic.w	r3, r3, #1
 80012dc:	6013      	str	r3, [r2, #0]
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80012de:	f000 ff67 	bl	80021b0 <HAL_RCC_GetPCLK1Freq>
  hi2c->Instance->TRISE = I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed);
 80012e2:	6863      	ldr	r3, [r4, #4]
  hi2c->Instance->CR2 = freqrange;
 80012e4:	6822      	ldr	r2, [r4, #0]
  freqrange = I2C_FREQRANGE(pclk1);
 80012e6:	fbb0 f5f5 	udiv	r5, r0, r5
  hi2c->Instance->TRISE = I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed);
 80012ea:	42b3      	cmp	r3, r6
 80012ec:	bf84      	itt	hi
 80012ee:	f44f 7196 	movhi.w	r1, #300	; 0x12c
 80012f2:	4369      	mulhi	r1, r5
  hi2c->Instance->CR2 = freqrange;
 80012f4:	6055      	str	r5, [r2, #4]
  hi2c->Instance->TRISE = I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed);
 80012f6:	bf91      	iteee	ls
 80012f8:	1c69      	addls	r1, r5, #1
 80012fa:	f44f 757a 	movhi.w	r5, #1000	; 0x3e8
 80012fe:	fbb1 f1f5 	udivhi	r1, r1, r5
 8001302:	3101      	addhi	r1, #1

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  hi2c->Instance->CCR = I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle);
 8001304:	42b3      	cmp	r3, r6
  hi2c->Instance->TRISE = I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed);
 8001306:	6211      	str	r1, [r2, #32]
  hi2c->Instance->CCR = I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle);
 8001308:	d821      	bhi.n	800134e <HAL_I2C_Init+0x9e>
 800130a:	005b      	lsls	r3, r3, #1
 800130c:	fbb0 f0f3 	udiv	r0, r0, r3
 8001310:	f3c0 030b 	ubfx	r3, r0, #0, #12
 8001314:	2b03      	cmp	r3, #3
 8001316:	bf98      	it	ls
 8001318:	2004      	movls	r0, #4

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 800131a:	6a21      	ldr	r1, [r4, #32]
 800131c:	69e3      	ldr	r3, [r4, #28]
  hi2c->Instance->CCR = I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle);
 800131e:	61d0      	str	r0, [r2, #28]
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8001320:	430b      	orrs	r3, r1
 8001322:	6013      	str	r3, [r2, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  hi2c->Instance->OAR1 = (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1);
 8001324:	68e1      	ldr	r1, [r4, #12]
 8001326:	6923      	ldr	r3, [r4, #16]
 8001328:	430b      	orrs	r3, r1
 800132a:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2);
 800132c:	69a1      	ldr	r1, [r4, #24]
 800132e:	6963      	ldr	r3, [r4, #20]
 8001330:	430b      	orrs	r3, r1
 8001332:	60d3      	str	r3, [r2, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8001334:	6813      	ldr	r3, [r2, #0]
 8001336:	f043 0301 	orr.w	r3, r3, #1
 800133a:	6013      	str	r3, [r2, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800133c:	2000      	movs	r0, #0
  hi2c->State = HAL_I2C_STATE_READY;
 800133e:	2320      	movs	r3, #32
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001340:	6420      	str	r0, [r4, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8001342:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8001346:	6320      	str	r0, [r4, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8001348:	f884 003e 	strb.w	r0, [r4, #62]	; 0x3e

  return HAL_OK;
 800134c:	bd70      	pop	{r4, r5, r6, pc}
  hi2c->Instance->CCR = I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle);
 800134e:	68a1      	ldr	r1, [r4, #8]
 8001350:	b949      	cbnz	r1, 8001366 <HAL_I2C_Init+0xb6>
 8001352:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 8001356:	fbb0 f0f3 	udiv	r0, r0, r3
 800135a:	f3c0 030b 	ubfx	r3, r0, #0, #12
 800135e:	b163      	cbz	r3, 800137a <HAL_I2C_Init+0xca>
 8001360:	f440 4000 	orr.w	r0, r0, #32768	; 0x8000
 8001364:	e7d9      	b.n	800131a <HAL_I2C_Init+0x6a>
 8001366:	2119      	movs	r1, #25
 8001368:	434b      	muls	r3, r1
 800136a:	fbb0 f0f3 	udiv	r0, r0, r3
 800136e:	f3c0 030b 	ubfx	r3, r0, #0, #12
 8001372:	b113      	cbz	r3, 800137a <HAL_I2C_Init+0xca>
 8001374:	f440 4040 	orr.w	r0, r0, #49152	; 0xc000
 8001378:	e7cf      	b.n	800131a <HAL_I2C_Init+0x6a>
 800137a:	2001      	movs	r0, #1
 800137c:	e7cd      	b.n	800131a <HAL_I2C_Init+0x6a>
    return HAL_ERROR;
 800137e:	2001      	movs	r0, #1
}
 8001380:	bd70      	pop	{r4, r5, r6, pc}
 8001382:	bf00      	nop
 8001384:	000186a0 	.word	0x000186a0
 8001388:	000f4240 	.word	0x000f4240

0800138c <HAL_I2C_MasterTxCpltCallback>:
 800138c:	4770      	bx	lr

0800138e <HAL_I2C_MasterRxCpltCallback>:
 800138e:	4770      	bx	lr

08001390 <HAL_I2C_SlaveTxCpltCallback>:
 8001390:	4770      	bx	lr

08001392 <HAL_I2C_SlaveRxCpltCallback>:
 8001392:	4770      	bx	lr

08001394 <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XferOptions_definition
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 8001394:	4770      	bx	lr

08001396 <HAL_I2C_ListenCpltCallback>:
 8001396:	4770      	bx	lr

08001398 <HAL_I2C_MemTxCpltCallback>:
 8001398:	4770      	bx	lr

0800139a <HAL_I2C_MemRxCpltCallback>:
 800139a:	4770      	bx	lr

0800139c <HAL_I2C_ErrorCallback>:
 800139c:	4770      	bx	lr

0800139e <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800139e:	4770      	bx	lr

080013a0 <I2C_ITError>:
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c)
{
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentState = hi2c->State;
 80013a0:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d

  if((CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN) || (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 80013a4:	3b29      	subs	r3, #41	; 0x29
 80013a6:	2b01      	cmp	r3, #1
{
 80013a8:	b510      	push	{r4, lr}
 80013aa:	6803      	ldr	r3, [r0, #0]
 80013ac:	4604      	mov	r4, r0
  if((CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN) || (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 80013ae:	d839      	bhi.n	8001424 <I2C_ITError+0x84>
  {
    /* keep HAL_I2C_STATE_LISTEN */
    hi2c->PreviousState = I2C_STATE_NONE;
 80013b0:	2200      	movs	r2, #0
 80013b2:	6302      	str	r2, [r0, #48]	; 0x30
    hi2c->State = HAL_I2C_STATE_LISTEN;
 80013b4:	2228      	movs	r2, #40	; 0x28
 80013b6:	f880 203d 	strb.w	r2, [r0, #61]	; 0x3d
    hi2c->PreviousState = I2C_STATE_NONE;
    hi2c->Mode = HAL_I2C_MODE_NONE;
  }

  /* Disable Pos bit in I2C CR1 when error occurred in Master/Mem Receive IT Process */
  hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 80013ba:	681a      	ldr	r2, [r3, #0]
 80013bc:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80013c0:	601a      	str	r2, [r3, #0]

  /* Abort DMA transfer */
  if((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 80013c2:	685a      	ldr	r2, [r3, #4]
 80013c4:	f412 6200 	ands.w	r2, r2, #2048	; 0x800
 80013c8:	d054      	beq.n	8001474 <I2C_ITError+0xd4>
  {
    hi2c->Instance->CR2 &= ~I2C_CR2_DMAEN;
 80013ca:	685a      	ldr	r2, [r3, #4]

    if(hi2c->hdmatx->State != HAL_DMA_STATE_READY)
 80013cc:	6b60      	ldr	r0, [r4, #52]	; 0x34
    hi2c->Instance->CR2 &= ~I2C_CR2_DMAEN;
 80013ce:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80013d2:	605a      	str	r2, [r3, #4]
    if(hi2c->hdmatx->State != HAL_DMA_STATE_READY)
 80013d4:	f890 3035 	ldrb.w	r3, [r0, #53]	; 0x35
 80013d8:	2b01      	cmp	r3, #1
 80013da:	4b39      	ldr	r3, [pc, #228]	; (80014c0 <I2C_ITError+0x120>)
 80013dc:	d031      	beq.n	8001442 <I2C_ITError+0xa2>
    {
      /* Set the DMA Abort callback : 
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 80013de:	6503      	str	r3, [r0, #80]	; 0x50

      if(HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 80013e0:	f7ff fe58 	bl	8001094 <HAL_DMA_Abort_IT>
 80013e4:	b150      	cbz	r0, 80013fc <I2C_ITError+0x5c>
      {
        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 80013e6:	6822      	ldr	r2, [r4, #0]

        hi2c->State = HAL_I2C_STATE_READY;

        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 80013e8:	6b60      	ldr	r0, [r4, #52]	; 0x34
        __HAL_I2C_DISABLE(hi2c);
 80013ea:	6813      	ldr	r3, [r2, #0]
 80013ec:	f023 0301 	bic.w	r3, r3, #1
 80013f0:	6013      	str	r3, [r2, #0]
        hi2c->State = HAL_I2C_STATE_READY;
 80013f2:	2320      	movs	r3, #32
 80013f4:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
        __HAL_I2C_DISABLE(hi2c);

        hi2c->State = HAL_I2C_STATE_READY;

        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 80013f8:	6d03      	ldr	r3, [r0, #80]	; 0x50
 80013fa:	4798      	blx	r3
    HAL_I2C_ErrorCallback(hi2c);
  }
  /* STOP Flag is not set after a NACK reception */
  /* So may inform upper layer that listen phase is stopped */
  /* during NACK error treatment */
  if((hi2c->State == HAL_I2C_STATE_LISTEN) && ((hi2c->ErrorCode & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF))
 80013fc:	f894 303d 	ldrb.w	r3, [r4, #61]	; 0x3d
 8001400:	2b28      	cmp	r3, #40	; 0x28
 8001402:	d10e      	bne.n	8001422 <I2C_ITError+0x82>
 8001404:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8001406:	075b      	lsls	r3, r3, #29
 8001408:	d50b      	bpl.n	8001422 <I2C_ITError+0x82>
  {
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800140a:	4b2e      	ldr	r3, [pc, #184]	; (80014c4 <I2C_ITError+0x124>)
 800140c:	62e3      	str	r3, [r4, #44]	; 0x2c
    hi2c->PreviousState = I2C_STATE_NONE;
    hi2c->State = HAL_I2C_STATE_READY;
 800140e:	2220      	movs	r2, #32
    hi2c->PreviousState = I2C_STATE_NONE;
 8001410:	2300      	movs	r3, #0
 8001412:	6323      	str	r3, [r4, #48]	; 0x30
    hi2c->Mode = HAL_I2C_MODE_NONE;
    
    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
    HAL_I2C_ListenCpltCallback(hi2c);
 8001414:	4620      	mov	r0, r4
    hi2c->State = HAL_I2C_STATE_READY;
 8001416:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800141a:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
    HAL_I2C_ListenCpltCallback(hi2c);
 800141e:	f7ff ffba 	bl	8001396 <HAL_I2C_ListenCpltCallback>
 8001422:	bd10      	pop	{r4, pc}
    if((hi2c->State != HAL_I2C_STATE_ABORT) && ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) != I2C_CR2_DMAEN))
 8001424:	f890 203d 	ldrb.w	r2, [r0, #61]	; 0x3d
 8001428:	2a60      	cmp	r2, #96	; 0x60
 800142a:	d005      	beq.n	8001438 <I2C_ITError+0x98>
 800142c:	685a      	ldr	r2, [r3, #4]
 800142e:	0512      	lsls	r2, r2, #20
      hi2c->State = HAL_I2C_STATE_READY;
 8001430:	bf5c      	itt	pl
 8001432:	2220      	movpl	r2, #32
 8001434:	f880 203d 	strbpl.w	r2, [r0, #61]	; 0x3d
    hi2c->PreviousState = I2C_STATE_NONE;
 8001438:	2200      	movs	r2, #0
 800143a:	6322      	str	r2, [r4, #48]	; 0x30
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800143c:	f884 203e 	strb.w	r2, [r4, #62]	; 0x3e
 8001440:	e7bb      	b.n	80013ba <I2C_ITError+0x1a>
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8001442:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 8001444:	6503      	str	r3, [r0, #80]	; 0x50
      if(HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8001446:	f7ff fe25 	bl	8001094 <HAL_DMA_Abort_IT>
 800144a:	2800      	cmp	r0, #0
 800144c:	d0d6      	beq.n	80013fc <I2C_ITError+0x5c>
        if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 800144e:	6822      	ldr	r2, [r4, #0]
 8001450:	6953      	ldr	r3, [r2, #20]
 8001452:	0658      	lsls	r0, r3, #25
 8001454:	d504      	bpl.n	8001460 <I2C_ITError+0xc0>
          (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 8001456:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8001458:	6912      	ldr	r2, [r2, #16]
 800145a:	1c59      	adds	r1, r3, #1
 800145c:	6261      	str	r1, [r4, #36]	; 0x24
 800145e:	701a      	strb	r2, [r3, #0]
        __HAL_I2C_DISABLE(hi2c);
 8001460:	6822      	ldr	r2, [r4, #0]
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8001462:	6ba0      	ldr	r0, [r4, #56]	; 0x38
        __HAL_I2C_DISABLE(hi2c);
 8001464:	6813      	ldr	r3, [r2, #0]
 8001466:	f023 0301 	bic.w	r3, r3, #1
 800146a:	6013      	str	r3, [r2, #0]
        hi2c->State = HAL_I2C_STATE_READY;
 800146c:	2320      	movs	r3, #32
 800146e:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
 8001472:	e7c1      	b.n	80013f8 <I2C_ITError+0x58>
  else if(hi2c->State == HAL_I2C_STATE_ABORT)
 8001474:	f894 103d 	ldrb.w	r1, [r4, #61]	; 0x3d
 8001478:	2960      	cmp	r1, #96	; 0x60
 800147a:	d114      	bne.n	80014a6 <I2C_ITError+0x106>
    hi2c->State = HAL_I2C_STATE_READY;
 800147c:	2120      	movs	r1, #32
 800147e:	f884 103d 	strb.w	r1, [r4, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001482:	6422      	str	r2, [r4, #64]	; 0x40
    if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8001484:	695a      	ldr	r2, [r3, #20]
 8001486:	0651      	lsls	r1, r2, #25
 8001488:	d504      	bpl.n	8001494 <I2C_ITError+0xf4>
      (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 800148a:	6a62      	ldr	r2, [r4, #36]	; 0x24
 800148c:	691b      	ldr	r3, [r3, #16]
 800148e:	1c51      	adds	r1, r2, #1
 8001490:	6261      	str	r1, [r4, #36]	; 0x24
 8001492:	7013      	strb	r3, [r2, #0]
    __HAL_I2C_DISABLE(hi2c);
 8001494:	6822      	ldr	r2, [r4, #0]
 8001496:	6813      	ldr	r3, [r2, #0]
 8001498:	f023 0301 	bic.w	r3, r3, #1
 800149c:	6013      	str	r3, [r2, #0]
    HAL_I2C_AbortCpltCallback(hi2c);
 800149e:	4620      	mov	r0, r4
 80014a0:	f7ff ff7d 	bl	800139e <HAL_I2C_AbortCpltCallback>
 80014a4:	e7aa      	b.n	80013fc <I2C_ITError+0x5c>
    if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 80014a6:	695a      	ldr	r2, [r3, #20]
 80014a8:	0652      	lsls	r2, r2, #25
 80014aa:	d504      	bpl.n	80014b6 <I2C_ITError+0x116>
      (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 80014ac:	6a62      	ldr	r2, [r4, #36]	; 0x24
 80014ae:	691b      	ldr	r3, [r3, #16]
 80014b0:	1c51      	adds	r1, r2, #1
 80014b2:	6261      	str	r1, [r4, #36]	; 0x24
 80014b4:	7013      	strb	r3, [r2, #0]
    HAL_I2C_ErrorCallback(hi2c);
 80014b6:	4620      	mov	r0, r4
 80014b8:	f7ff ff70 	bl	800139c <HAL_I2C_ErrorCallback>
 80014bc:	e79e      	b.n	80013fc <I2C_ITError+0x5c>
 80014be:	bf00      	nop
 80014c0:	08001cd1 	.word	0x08001cd1
 80014c4:	ffff0000 	.word	0xffff0000

080014c8 <HAL_I2C_EV_IRQHandler>:
  uint32_t sr2itflags   = READ_REG(hi2c->Instance->SR2);
 80014c8:	6803      	ldr	r3, [r0, #0]
{
 80014ca:	b5f0      	push	{r4, r5, r6, r7, lr}
  uint32_t sr2itflags   = READ_REG(hi2c->Instance->SR2);
 80014cc:	699d      	ldr	r5, [r3, #24]
  uint32_t sr1itflags   = READ_REG(hi2c->Instance->SR1);
 80014ce:	6959      	ldr	r1, [r3, #20]
  uint32_t itsources    = READ_REG(hi2c->Instance->CR2);
 80014d0:	685a      	ldr	r2, [r3, #4]
  uint32_t CurrentMode  = hi2c->Mode;
 80014d2:	f890 403e 	ldrb.w	r4, [r0, #62]	; 0x3e
 80014d6:	b2e4      	uxtb	r4, r4
  if((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 80014d8:	2c10      	cmp	r4, #16
{
 80014da:	b08d      	sub	sp, #52	; 0x34
  if((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 80014dc:	d002      	beq.n	80014e4 <HAL_I2C_EV_IRQHandler+0x1c>
 80014de:	2c40      	cmp	r4, #64	; 0x40
 80014e0:	f040 8255 	bne.w	800198e <HAL_I2C_EV_IRQHandler+0x4c6>
    if(((sr1itflags & I2C_FLAG_SB) != RESET) && ((itsources & I2C_IT_EVT) != RESET))
 80014e4:	f011 1f01 	tst.w	r1, #65537	; 0x10001
 80014e8:	d066      	beq.n	80015b8 <HAL_I2C_EV_IRQHandler+0xf0>
 80014ea:	0597      	lsls	r7, r2, #22
 80014ec:	d564      	bpl.n	80015b8 <HAL_I2C_EV_IRQHandler+0xf0>
  if(hi2c->Mode == HAL_I2C_MODE_MEM)
 80014ee:	f890 403e 	ldrb.w	r4, [r0, #62]	; 0x3e
 80014f2:	2c40      	cmp	r4, #64	; 0x40
 80014f4:	d143      	bne.n	800157e <HAL_I2C_EV_IRQHandler+0xb6>
    if(hi2c->EventCount == 0U)
 80014f6:	6d04      	ldr	r4, [r0, #80]	; 0x50
 80014f8:	2c00      	cmp	r4, #0
 80014fa:	d13b      	bne.n	8001574 <HAL_I2C_EV_IRQHandler+0xac>
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 80014fc:	6c44      	ldr	r4, [r0, #68]	; 0x44
        hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 80014fe:	f004 04fe 	and.w	r4, r4, #254	; 0xfe
        hi2c->Instance->DR = I2C_10BIT_HEADER_READ(hi2c->Devaddress);
 8001502:	611c      	str	r4, [r3, #16]
    if((sr2itflags & I2C_FLAG_TRA) != RESET)
 8001504:	4e98      	ldr	r6, [pc, #608]	; (8001768 <HAL_I2C_EV_IRQHandler+0x2a0>)
 8001506:	4c99      	ldr	r4, [pc, #612]	; (800176c <HAL_I2C_EV_IRQHandler+0x2a4>)
 8001508:	402e      	ands	r6, r5
 800150a:	400c      	ands	r4, r1
 800150c:	2e00      	cmp	r6, #0
 800150e:	f000 819f 	beq.w	8001850 <HAL_I2C_EV_IRQHandler+0x388>
      if(((sr1itflags & I2C_FLAG_TXE) != RESET) && ((itsources & I2C_IT_BUF) != RESET) && ((sr1itflags & I2C_FLAG_BTF) == RESET))
 8001512:	4d97      	ldr	r5, [pc, #604]	; (8001770 <HAL_I2C_EV_IRQHandler+0x2a8>)
 8001514:	400d      	ands	r5, r1
 8001516:	2d00      	cmp	r5, #0
 8001518:	f000 8166 	beq.w	80017e8 <HAL_I2C_EV_IRQHandler+0x320>
 800151c:	0555      	lsls	r5, r2, #21
 800151e:	f140 8163 	bpl.w	80017e8 <HAL_I2C_EV_IRQHandler+0x320>
 8001522:	2c00      	cmp	r4, #0
 8001524:	f040 8160 	bne.w	80017e8 <HAL_I2C_EV_IRQHandler+0x320>
  uint32_t CurrentState       = hi2c->State;
 8001528:	f890 203d 	ldrb.w	r2, [r0, #61]	; 0x3d
  if((hi2c->XferSize == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 800152c:	8d05      	ldrh	r5, [r0, #40]	; 0x28
  uint32_t CurrentMode        = hi2c->Mode;
 800152e:	f890 103e 	ldrb.w	r1, [r0, #62]	; 0x3e
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8001532:	6ac4      	ldr	r4, [r0, #44]	; 0x2c
  uint32_t CurrentState       = hi2c->State;
 8001534:	b2d2      	uxtb	r2, r2
  uint32_t CurrentMode        = hi2c->Mode;
 8001536:	b2c9      	uxtb	r1, r1
  if((hi2c->XferSize == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8001538:	2d00      	cmp	r5, #0
 800153a:	f040 8105 	bne.w	8001748 <HAL_I2C_EV_IRQHandler+0x280>
 800153e:	2a21      	cmp	r2, #33	; 0x21
 8001540:	f040 8104 	bne.w	800174c <HAL_I2C_EV_IRQHandler+0x284>
    if((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8001544:	2c04      	cmp	r4, #4
 8001546:	f000 816c 	beq.w	8001822 <HAL_I2C_EV_IRQHandler+0x35a>
 800154a:	2c08      	cmp	r4, #8
 800154c:	f000 8169 	beq.w	8001822 <HAL_I2C_EV_IRQHandler+0x35a>
 8001550:	f514 3f80 	cmn.w	r4, #65536	; 0x10000
 8001554:	f000 8165 	beq.w	8001822 <HAL_I2C_EV_IRQHandler+0x35a>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8001558:	685a      	ldr	r2, [r3, #4]
 800155a:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 800155e:	605a      	str	r2, [r3, #4]
      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8001560:	2311      	movs	r3, #17
 8001562:	6303      	str	r3, [r0, #48]	; 0x30
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8001564:	f880 503e 	strb.w	r5, [r0, #62]	; 0x3e
        hi2c->State = HAL_I2C_STATE_READY;
 8001568:	2320      	movs	r3, #32
 800156a:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
        HAL_I2C_MasterTxCpltCallback(hi2c);
 800156e:	f7ff ff0d 	bl	800138c <HAL_I2C_MasterTxCpltCallback>
 8001572:	e0f6      	b.n	8001762 <HAL_I2C_EV_IRQHandler+0x29a>
      hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 8001574:	6c44      	ldr	r4, [r0, #68]	; 0x44
        hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 8001576:	f044 0401 	orr.w	r4, r4, #1
 800157a:	b2e4      	uxtb	r4, r4
 800157c:	e7c1      	b.n	8001502 <HAL_I2C_EV_IRQHandler+0x3a>
    if(hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800157e:	6904      	ldr	r4, [r0, #16]
 8001580:	f5b4 4f80 	cmp.w	r4, #16384	; 0x4000
 8001584:	d105      	bne.n	8001592 <HAL_I2C_EV_IRQHandler+0xca>
      if(hi2c->State == HAL_I2C_STATE_BUSY_TX) 
 8001586:	f890 403d 	ldrb.w	r4, [r0, #61]	; 0x3d
 800158a:	2c21      	cmp	r4, #33	; 0x21
        hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 800158c:	6c44      	ldr	r4, [r0, #68]	; 0x44
      if(hi2c->State == HAL_I2C_STATE_BUSY_TX) 
 800158e:	d1f2      	bne.n	8001576 <HAL_I2C_EV_IRQHandler+0xae>
 8001590:	e7b5      	b.n	80014fe <HAL_I2C_EV_IRQHandler+0x36>
      if(hi2c->EventCount == 0U)
 8001592:	6d04      	ldr	r4, [r0, #80]	; 0x50
 8001594:	b934      	cbnz	r4, 80015a4 <HAL_I2C_EV_IRQHandler+0xdc>
        hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(hi2c->Devaddress);
 8001596:	6c44      	ldr	r4, [r0, #68]	; 0x44
 8001598:	11e4      	asrs	r4, r4, #7
 800159a:	f004 0406 	and.w	r4, r4, #6
 800159e:	f044 04f0 	orr.w	r4, r4, #240	; 0xf0
 80015a2:	e7ae      	b.n	8001502 <HAL_I2C_EV_IRQHandler+0x3a>
      else if(hi2c->EventCount == 1U)
 80015a4:	6d04      	ldr	r4, [r0, #80]	; 0x50
 80015a6:	2c01      	cmp	r4, #1
 80015a8:	d1ac      	bne.n	8001504 <HAL_I2C_EV_IRQHandler+0x3c>
        hi2c->Instance->DR = I2C_10BIT_HEADER_READ(hi2c->Devaddress);
 80015aa:	6c44      	ldr	r4, [r0, #68]	; 0x44
 80015ac:	11e4      	asrs	r4, r4, #7
 80015ae:	f004 0406 	and.w	r4, r4, #6
 80015b2:	f044 04f1 	orr.w	r4, r4, #241	; 0xf1
 80015b6:	e7a4      	b.n	8001502 <HAL_I2C_EV_IRQHandler+0x3a>
    else if(((sr1itflags & I2C_FLAG_ADD10) != RESET) && ((itsources & I2C_IT_EVT) != RESET))
 80015b8:	4c6e      	ldr	r4, [pc, #440]	; (8001774 <HAL_I2C_EV_IRQHandler+0x2ac>)
 80015ba:	400c      	ands	r4, r1
 80015bc:	b11c      	cbz	r4, 80015c6 <HAL_I2C_EV_IRQHandler+0xfe>
 80015be:	0596      	lsls	r6, r2, #22
 80015c0:	d501      	bpl.n	80015c6 <HAL_I2C_EV_IRQHandler+0xfe>
  hi2c->Instance->DR = I2C_10BIT_ADDRESS(hi2c->Devaddress);
 80015c2:	6c44      	ldr	r4, [r0, #68]	; 0x44
 80015c4:	e7d9      	b.n	800157a <HAL_I2C_EV_IRQHandler+0xb2>
    else if(((sr1itflags & I2C_FLAG_ADDR) != RESET) && ((itsources & I2C_IT_EVT) != RESET))
 80015c6:	4c6c      	ldr	r4, [pc, #432]	; (8001778 <HAL_I2C_EV_IRQHandler+0x2b0>)
 80015c8:	400c      	ands	r4, r1
 80015ca:	2c00      	cmp	r4, #0
 80015cc:	d09a      	beq.n	8001504 <HAL_I2C_EV_IRQHandler+0x3c>
 80015ce:	0594      	lsls	r4, r2, #22
 80015d0:	d598      	bpl.n	8001504 <HAL_I2C_EV_IRQHandler+0x3c>
  uint32_t CurrentMode        = hi2c->Mode;
 80015d2:	f890 403e 	ldrb.w	r4, [r0, #62]	; 0x3e
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80015d6:	6ac6      	ldr	r6, [r0, #44]	; 0x2c
  uint32_t Prev_State         = hi2c->PreviousState;
 80015d8:	f8d0 e030 	ldr.w	lr, [r0, #48]	; 0x30
  if(hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80015dc:	f890 703d 	ldrb.w	r7, [r0, #61]	; 0x3d
 80015e0:	2f22      	cmp	r7, #34	; 0x22
  uint32_t CurrentMode        = hi2c->Mode;
 80015e2:	b2e4      	uxtb	r4, r4
  if(hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80015e4:	f040 80a8 	bne.w	8001738 <HAL_I2C_EV_IRQHandler+0x270>
    if((hi2c->EventCount == 0U) && (CurrentMode == HAL_I2C_MODE_MEM))
 80015e8:	6d07      	ldr	r7, [r0, #80]	; 0x50
 80015ea:	b947      	cbnz	r7, 80015fe <HAL_I2C_EV_IRQHandler+0x136>
 80015ec:	2c40      	cmp	r4, #64	; 0x40
 80015ee:	d106      	bne.n	80015fe <HAL_I2C_EV_IRQHandler+0x136>
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80015f0:	9701      	str	r7, [sp, #4]
 80015f2:	695c      	ldr	r4, [r3, #20]
 80015f4:	9401      	str	r4, [sp, #4]
 80015f6:	699c      	ldr	r4, [r3, #24]
 80015f8:	9401      	str	r4, [sp, #4]
 80015fa:	9c01      	ldr	r4, [sp, #4]
 80015fc:	e782      	b.n	8001504 <HAL_I2C_EV_IRQHandler+0x3c>
    else if((hi2c->EventCount == 0U) && (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT))
 80015fe:	6d04      	ldr	r4, [r0, #80]	; 0x50
 8001600:	b98c      	cbnz	r4, 8001626 <HAL_I2C_EV_IRQHandler+0x15e>
 8001602:	6907      	ldr	r7, [r0, #16]
 8001604:	f5b7 4f40 	cmp.w	r7, #49152	; 0xc000
 8001608:	d10d      	bne.n	8001626 <HAL_I2C_EV_IRQHandler+0x15e>
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800160a:	9402      	str	r4, [sp, #8]
 800160c:	695c      	ldr	r4, [r3, #20]
 800160e:	9402      	str	r4, [sp, #8]
 8001610:	699c      	ldr	r4, [r3, #24]
 8001612:	9402      	str	r4, [sp, #8]
 8001614:	9c02      	ldr	r4, [sp, #8]
      hi2c->Instance->CR1 |= I2C_CR1_START;
 8001616:	681c      	ldr	r4, [r3, #0]
 8001618:	f444 7480 	orr.w	r4, r4, #256	; 0x100
 800161c:	601c      	str	r4, [r3, #0]
      hi2c->EventCount++;
 800161e:	6d04      	ldr	r4, [r0, #80]	; 0x50
 8001620:	3401      	adds	r4, #1
      hi2c->EventCount = 0U;
 8001622:	6504      	str	r4, [r0, #80]	; 0x50
 8001624:	e76e      	b.n	8001504 <HAL_I2C_EV_IRQHandler+0x3c>
      if(hi2c->XferCount == 0U)
 8001626:	8d44      	ldrh	r4, [r0, #42]	; 0x2a
 8001628:	b2a4      	uxth	r4, r4
 800162a:	b954      	cbnz	r4, 8001642 <HAL_I2C_EV_IRQHandler+0x17a>
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800162c:	9403      	str	r4, [sp, #12]
 800162e:	695c      	ldr	r4, [r3, #20]
 8001630:	9403      	str	r4, [sp, #12]
 8001632:	699c      	ldr	r4, [r3, #24]
 8001634:	9403      	str	r4, [sp, #12]
 8001636:	9c03      	ldr	r4, [sp, #12]
            hi2c->Instance->CR1 |= I2C_CR1_STOP;
 8001638:	681c      	ldr	r4, [r3, #0]
 800163a:	f444 7400 	orr.w	r4, r4, #512	; 0x200
 800163e:	601c      	str	r4, [r3, #0]
 8001640:	e019      	b.n	8001676 <HAL_I2C_EV_IRQHandler+0x1ae>
      else if(hi2c->XferCount == 1U)   
 8001642:	8d44      	ldrh	r4, [r0, #42]	; 0x2a
 8001644:	b2a4      	uxth	r4, r4
 8001646:	2c01      	cmp	r4, #1
 8001648:	d142      	bne.n	80016d0 <HAL_I2C_EV_IRQHandler+0x208>
        if(CurrentXferOptions == I2C_NO_OPTION_FRAME)
 800164a:	f516 3f80 	cmn.w	r6, #65536	; 0x10000
 800164e:	d11b      	bne.n	8001688 <HAL_I2C_EV_IRQHandler+0x1c0>
            hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 8001650:	681c      	ldr	r4, [r3, #0]
 8001652:	f424 6480 	bic.w	r4, r4, #1024	; 0x400
 8001656:	601c      	str	r4, [r3, #0]
          if((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8001658:	685c      	ldr	r4, [r3, #4]
 800165a:	f414 6400 	ands.w	r4, r4, #2048	; 0x800
 800165e:	d00c      	beq.n	800167a <HAL_I2C_EV_IRQHandler+0x1b2>
            hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 8001660:	681c      	ldr	r4, [r3, #0]
 8001662:	f424 6480 	bic.w	r4, r4, #1024	; 0x400
 8001666:	601c      	str	r4, [r3, #0]
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001668:	2400      	movs	r4, #0
 800166a:	9404      	str	r4, [sp, #16]
 800166c:	695c      	ldr	r4, [r3, #20]
 800166e:	9404      	str	r4, [sp, #16]
 8001670:	699c      	ldr	r4, [r3, #24]
 8001672:	9404      	str	r4, [sp, #16]
 8001674:	9c04      	ldr	r4, [sp, #16]
      hi2c->EventCount = 0U;
 8001676:	2400      	movs	r4, #0
 8001678:	e7d3      	b.n	8001622 <HAL_I2C_EV_IRQHandler+0x15a>
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800167a:	9405      	str	r4, [sp, #20]
 800167c:	695c      	ldr	r4, [r3, #20]
 800167e:	9405      	str	r4, [sp, #20]
 8001680:	699c      	ldr	r4, [r3, #24]
 8001682:	9405      	str	r4, [sp, #20]
 8001684:	9c05      	ldr	r4, [sp, #20]
 8001686:	e7d7      	b.n	8001638 <HAL_I2C_EV_IRQHandler+0x170>
        else if((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) \
 8001688:	2e04      	cmp	r6, #4
 800168a:	d015      	beq.n	80016b8 <HAL_I2C_EV_IRQHandler+0x1f0>
 800168c:	2e08      	cmp	r6, #8
 800168e:	d013      	beq.n	80016b8 <HAL_I2C_EV_IRQHandler+0x1f0>
          && (Prev_State != I2C_STATE_MASTER_BUSY_RX))
 8001690:	f1be 0f12 	cmp.w	lr, #18
 8001694:	d010      	beq.n	80016b8 <HAL_I2C_EV_IRQHandler+0x1f0>
          if(hi2c->XferOptions != I2C_NEXT_FRAME)
 8001696:	6ac4      	ldr	r4, [r0, #44]	; 0x2c
 8001698:	2c02      	cmp	r4, #2
            hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 800169a:	681c      	ldr	r4, [r3, #0]
 800169c:	bf14      	ite	ne
 800169e:	f424 6480 	bicne.w	r4, r4, #1024	; 0x400
            hi2c->Instance->CR1 |= I2C_CR1_ACK;
 80016a2:	f444 6480 	orreq.w	r4, r4, #1024	; 0x400
 80016a6:	601c      	str	r4, [r3, #0]
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80016a8:	2400      	movs	r4, #0
 80016aa:	9406      	str	r4, [sp, #24]
 80016ac:	695c      	ldr	r4, [r3, #20]
 80016ae:	9406      	str	r4, [sp, #24]
 80016b0:	699c      	ldr	r4, [r3, #24]
 80016b2:	9406      	str	r4, [sp, #24]
 80016b4:	9c06      	ldr	r4, [sp, #24]
 80016b6:	e7de      	b.n	8001676 <HAL_I2C_EV_IRQHandler+0x1ae>
          hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 80016b8:	681c      	ldr	r4, [r3, #0]
 80016ba:	f424 6480 	bic.w	r4, r4, #1024	; 0x400
 80016be:	601c      	str	r4, [r3, #0]
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80016c0:	2400      	movs	r4, #0
 80016c2:	9407      	str	r4, [sp, #28]
 80016c4:	695c      	ldr	r4, [r3, #20]
 80016c6:	9407      	str	r4, [sp, #28]
 80016c8:	699c      	ldr	r4, [r3, #24]
 80016ca:	9407      	str	r4, [sp, #28]
 80016cc:	9c07      	ldr	r4, [sp, #28]
 80016ce:	e7b3      	b.n	8001638 <HAL_I2C_EV_IRQHandler+0x170>
      else if(hi2c->XferCount == 2U)
 80016d0:	8d44      	ldrh	r4, [r0, #42]	; 0x2a
 80016d2:	b2a4      	uxth	r4, r4
 80016d4:	2c02      	cmp	r4, #2
 80016d6:	d11c      	bne.n	8001712 <HAL_I2C_EV_IRQHandler+0x24a>
        if(hi2c->XferOptions != I2C_NEXT_FRAME)
 80016d8:	6ac4      	ldr	r4, [r0, #44]	; 0x2c
 80016da:	2c02      	cmp	r4, #2
          hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 80016dc:	681c      	ldr	r4, [r3, #0]
 80016de:	bf1d      	ittte	ne
 80016e0:	f424 6480 	bicne.w	r4, r4, #1024	; 0x400
 80016e4:	601c      	strne	r4, [r3, #0]
          hi2c->Instance->CR1 |= I2C_CR1_POS;
 80016e6:	681c      	ldrne	r4, [r3, #0]
          hi2c->Instance->CR1 |= I2C_CR1_ACK;
 80016e8:	f444 6480 	orreq.w	r4, r4, #1024	; 0x400
          hi2c->Instance->CR1 |= I2C_CR1_POS;
 80016ec:	bf18      	it	ne
 80016ee:	f444 6400 	orrne.w	r4, r4, #2048	; 0x800
          hi2c->Instance->CR1 |= I2C_CR1_ACK;
 80016f2:	601c      	str	r4, [r3, #0]
        if((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 80016f4:	685c      	ldr	r4, [r3, #4]
 80016f6:	0527      	lsls	r7, r4, #20
          hi2c->Instance->CR2 |= I2C_CR2_LAST;
 80016f8:	bf42      	ittt	mi
 80016fa:	685c      	ldrmi	r4, [r3, #4]
 80016fc:	f444 5480 	orrmi.w	r4, r4, #4096	; 0x1000
 8001700:	605c      	strmi	r4, [r3, #4]
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001702:	2400      	movs	r4, #0
 8001704:	9408      	str	r4, [sp, #32]
 8001706:	695c      	ldr	r4, [r3, #20]
 8001708:	9408      	str	r4, [sp, #32]
 800170a:	699c      	ldr	r4, [r3, #24]
 800170c:	9408      	str	r4, [sp, #32]
 800170e:	9c08      	ldr	r4, [sp, #32]
 8001710:	e7b1      	b.n	8001676 <HAL_I2C_EV_IRQHandler+0x1ae>
        hi2c->Instance->CR1 |= I2C_CR1_ACK;
 8001712:	681c      	ldr	r4, [r3, #0]
 8001714:	f444 6480 	orr.w	r4, r4, #1024	; 0x400
 8001718:	601c      	str	r4, [r3, #0]
        if((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 800171a:	685c      	ldr	r4, [r3, #4]
 800171c:	0526      	lsls	r6, r4, #20
          hi2c->Instance->CR2 |= I2C_CR2_LAST;
 800171e:	bf42      	ittt	mi
 8001720:	685c      	ldrmi	r4, [r3, #4]
 8001722:	f444 5480 	orrmi.w	r4, r4, #4096	; 0x1000
 8001726:	605c      	strmi	r4, [r3, #4]
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001728:	2400      	movs	r4, #0
 800172a:	9409      	str	r4, [sp, #36]	; 0x24
 800172c:	695c      	ldr	r4, [r3, #20]
 800172e:	9409      	str	r4, [sp, #36]	; 0x24
 8001730:	699c      	ldr	r4, [r3, #24]
 8001732:	9409      	str	r4, [sp, #36]	; 0x24
 8001734:	9c09      	ldr	r4, [sp, #36]	; 0x24
 8001736:	e79e      	b.n	8001676 <HAL_I2C_EV_IRQHandler+0x1ae>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001738:	2400      	movs	r4, #0
 800173a:	940a      	str	r4, [sp, #40]	; 0x28
 800173c:	695c      	ldr	r4, [r3, #20]
 800173e:	940a      	str	r4, [sp, #40]	; 0x28
 8001740:	699c      	ldr	r4, [r3, #24]
 8001742:	940a      	str	r4, [sp, #40]	; 0x28
 8001744:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8001746:	e6dd      	b.n	8001504 <HAL_I2C_EV_IRQHandler+0x3c>
  else if((CurrentState == HAL_I2C_STATE_BUSY_TX) || \
 8001748:	2a21      	cmp	r2, #33	; 0x21
 800174a:	d003      	beq.n	8001754 <HAL_I2C_EV_IRQHandler+0x28c>
 800174c:	2940      	cmp	r1, #64	; 0x40
 800174e:	d108      	bne.n	8001762 <HAL_I2C_EV_IRQHandler+0x29a>
    ((CurrentMode == HAL_I2C_MODE_MEM) && (CurrentState == HAL_I2C_STATE_BUSY_RX)))
 8001750:	2a22      	cmp	r2, #34	; 0x22
 8001752:	d106      	bne.n	8001762 <HAL_I2C_EV_IRQHandler+0x29a>
    if(hi2c->XferCount == 0U)
 8001754:	8d42      	ldrh	r2, [r0, #42]	; 0x2a
 8001756:	b292      	uxth	r2, r2
 8001758:	b982      	cbnz	r2, 800177c <HAL_I2C_EV_IRQHandler+0x2b4>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 800175a:	685a      	ldr	r2, [r3, #4]
 800175c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8001760:	605a      	str	r2, [r3, #4]
}
 8001762:	b00d      	add	sp, #52	; 0x34
 8001764:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001766:	bf00      	nop
 8001768:	00100004 	.word	0x00100004
 800176c:	00010004 	.word	0x00010004
 8001770:	00010080 	.word	0x00010080
 8001774:	00010008 	.word	0x00010008
 8001778:	00010002 	.word	0x00010002
      if(hi2c->Mode == HAL_I2C_MODE_MEM)
 800177c:	f890 203e 	ldrb.w	r2, [r0, #62]	; 0x3e
 8001780:	2a40      	cmp	r2, #64	; 0x40
 8001782:	d127      	bne.n	80017d4 <HAL_I2C_EV_IRQHandler+0x30c>
        if(hi2c->EventCount == 0)
 8001784:	6d02      	ldr	r2, [r0, #80]	; 0x50
 8001786:	b97a      	cbnz	r2, 80017a8 <HAL_I2C_EV_IRQHandler+0x2e0>
          if(hi2c->MemaddSize == I2C_MEMADD_SIZE_8BIT)
 8001788:	6cc2      	ldr	r2, [r0, #76]	; 0x4c
 800178a:	2a01      	cmp	r2, #1
            hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 800178c:	6c82      	ldr	r2, [r0, #72]	; 0x48
          if(hi2c->MemaddSize == I2C_MEMADD_SIZE_8BIT)
 800178e:	d105      	bne.n	800179c <HAL_I2C_EV_IRQHandler+0x2d4>
 8001790:	b2d2      	uxtb	r2, r2
            hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8001792:	611a      	str	r2, [r3, #16]
            hi2c->EventCount += 2;
 8001794:	6d03      	ldr	r3, [r0, #80]	; 0x50
 8001796:	3302      	adds	r3, #2
            hi2c->EventCount++;
 8001798:	6503      	str	r3, [r0, #80]	; 0x50
 800179a:	e7e2      	b.n	8001762 <HAL_I2C_EV_IRQHandler+0x29a>
            hi2c->Instance->DR = I2C_MEM_ADD_MSB(hi2c->Memaddress);
 800179c:	f3c2 2207 	ubfx	r2, r2, #8, #8
 80017a0:	611a      	str	r2, [r3, #16]
            hi2c->EventCount++;
 80017a2:	6d03      	ldr	r3, [r0, #80]	; 0x50
 80017a4:	3301      	adds	r3, #1
 80017a6:	e7f7      	b.n	8001798 <HAL_I2C_EV_IRQHandler+0x2d0>
        else if(hi2c->EventCount == 1)
 80017a8:	6d02      	ldr	r2, [r0, #80]	; 0x50
 80017aa:	2a01      	cmp	r2, #1
 80017ac:	d102      	bne.n	80017b4 <HAL_I2C_EV_IRQHandler+0x2ec>
          hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 80017ae:	6c82      	ldr	r2, [r0, #72]	; 0x48
 80017b0:	b2d2      	uxtb	r2, r2
 80017b2:	e7f5      	b.n	80017a0 <HAL_I2C_EV_IRQHandler+0x2d8>
        else if(hi2c->EventCount == 2)
 80017b4:	6d02      	ldr	r2, [r0, #80]	; 0x50
 80017b6:	2a02      	cmp	r2, #2
 80017b8:	d1d3      	bne.n	8001762 <HAL_I2C_EV_IRQHandler+0x29a>
          if(hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80017ba:	f890 203d 	ldrb.w	r2, [r0, #61]	; 0x3d
 80017be:	2a22      	cmp	r2, #34	; 0x22
 80017c0:	d104      	bne.n	80017cc <HAL_I2C_EV_IRQHandler+0x304>
            hi2c->Instance->CR1 |= I2C_CR1_START;
 80017c2:	681a      	ldr	r2, [r3, #0]
 80017c4:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80017c8:	601a      	str	r2, [r3, #0]
 80017ca:	e7ca      	b.n	8001762 <HAL_I2C_EV_IRQHandler+0x29a>
          else if(hi2c->State == HAL_I2C_STATE_BUSY_TX)
 80017cc:	f890 203d 	ldrb.w	r2, [r0, #61]	; 0x3d
 80017d0:	2a21      	cmp	r2, #33	; 0x21
 80017d2:	d1c6      	bne.n	8001762 <HAL_I2C_EV_IRQHandler+0x29a>
    hi2c->Instance->DR = (*hi2c->pBuffPtr++);
 80017d4:	6a42      	ldr	r2, [r0, #36]	; 0x24
 80017d6:	1c51      	adds	r1, r2, #1
 80017d8:	6241      	str	r1, [r0, #36]	; 0x24
 80017da:	7812      	ldrb	r2, [r2, #0]
 80017dc:	611a      	str	r2, [r3, #16]
    hi2c->XferCount--;
 80017de:	8d43      	ldrh	r3, [r0, #42]	; 0x2a
 80017e0:	3b01      	subs	r3, #1
 80017e2:	b29b      	uxth	r3, r3
 80017e4:	8543      	strh	r3, [r0, #42]	; 0x2a
}
 80017e6:	e7bc      	b.n	8001762 <HAL_I2C_EV_IRQHandler+0x29a>
      else if(((sr1itflags & I2C_FLAG_BTF) != RESET) && ((itsources & I2C_IT_EVT) != RESET))
 80017e8:	2c00      	cmp	r4, #0
 80017ea:	d0ba      	beq.n	8001762 <HAL_I2C_EV_IRQHandler+0x29a>
 80017ec:	0594      	lsls	r4, r2, #22
 80017ee:	d5b8      	bpl.n	8001762 <HAL_I2C_EV_IRQHandler+0x29a>
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80017f0:	6ac1      	ldr	r1, [r0, #44]	; 0x2c
  if(hi2c->State == HAL_I2C_STATE_BUSY_TX)
 80017f2:	f890 203d 	ldrb.w	r2, [r0, #61]	; 0x3d
 80017f6:	2a21      	cmp	r2, #33	; 0x21
 80017f8:	d1b3      	bne.n	8001762 <HAL_I2C_EV_IRQHandler+0x29a>
    if(hi2c->XferCount != 0U)
 80017fa:	8d42      	ldrh	r2, [r0, #42]	; 0x2a
 80017fc:	b292      	uxth	r2, r2
 80017fe:	2a00      	cmp	r2, #0
 8001800:	d1e8      	bne.n	80017d4 <HAL_I2C_EV_IRQHandler+0x30c>
      if((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8001802:	2904      	cmp	r1, #4
 8001804:	d00d      	beq.n	8001822 <HAL_I2C_EV_IRQHandler+0x35a>
 8001806:	2908      	cmp	r1, #8
 8001808:	d00b      	beq.n	8001822 <HAL_I2C_EV_IRQHandler+0x35a>
 800180a:	f511 3f80 	cmn.w	r1, #65536	; 0x10000
 800180e:	d008      	beq.n	8001822 <HAL_I2C_EV_IRQHandler+0x35a>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8001810:	6859      	ldr	r1, [r3, #4]
 8001812:	f421 61e0 	bic.w	r1, r1, #1792	; 0x700
 8001816:	6059      	str	r1, [r3, #4]
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8001818:	2311      	movs	r3, #17
 800181a:	6303      	str	r3, [r0, #48]	; 0x30
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800181c:	f880 203e 	strb.w	r2, [r0, #62]	; 0x3e
 8001820:	e6a2      	b.n	8001568 <HAL_I2C_EV_IRQHandler+0xa0>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8001822:	685a      	ldr	r2, [r3, #4]
 8001824:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8001828:	605a      	str	r2, [r3, #4]
        hi2c->Instance->CR1 |= I2C_CR1_STOP;
 800182a:	681a      	ldr	r2, [r3, #0]
 800182c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8001830:	601a      	str	r2, [r3, #0]
        hi2c->PreviousState = I2C_STATE_NONE;
 8001832:	2300      	movs	r3, #0
        hi2c->State = HAL_I2C_STATE_READY;
 8001834:	2220      	movs	r2, #32
        hi2c->PreviousState = I2C_STATE_NONE;
 8001836:	6303      	str	r3, [r0, #48]	; 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 8001838:	f880 203d 	strb.w	r2, [r0, #61]	; 0x3d
        if(hi2c->Mode == HAL_I2C_MODE_MEM)
 800183c:	f890 203e 	ldrb.w	r2, [r0, #62]	; 0x3e
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8001840:	f880 303e 	strb.w	r3, [r0, #62]	; 0x3e
        if(hi2c->Mode == HAL_I2C_MODE_MEM)
 8001844:	2a40      	cmp	r2, #64	; 0x40
 8001846:	f47f ae92 	bne.w	800156e <HAL_I2C_EV_IRQHandler+0xa6>
          HAL_I2C_MemTxCpltCallback(hi2c);
 800184a:	f7ff fda5 	bl	8001398 <HAL_I2C_MemTxCpltCallback>
 800184e:	e788      	b.n	8001762 <HAL_I2C_EV_IRQHandler+0x29a>
      if(((sr1itflags & I2C_FLAG_RXNE) != RESET) && ((itsources & I2C_IT_BUF) != RESET) && ((sr1itflags & I2C_FLAG_BTF) == RESET))
 8001850:	4d90      	ldr	r5, [pc, #576]	; (8001a94 <HAL_I2C_EV_IRQHandler+0x5cc>)
 8001852:	400d      	ands	r5, r1
 8001854:	2d00      	cmp	r5, #0
 8001856:	d041      	beq.n	80018dc <HAL_I2C_EV_IRQHandler+0x414>
 8001858:	0551      	lsls	r1, r2, #21
 800185a:	d53f      	bpl.n	80018dc <HAL_I2C_EV_IRQHandler+0x414>
 800185c:	2c00      	cmp	r4, #0
 800185e:	d13d      	bne.n	80018dc <HAL_I2C_EV_IRQHandler+0x414>
  if(hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8001860:	f890 203d 	ldrb.w	r2, [r0, #61]	; 0x3d
 8001864:	2a22      	cmp	r2, #34	; 0x22
 8001866:	f47f af7c 	bne.w	8001762 <HAL_I2C_EV_IRQHandler+0x29a>
    tmp = hi2c->XferCount;
 800186a:	8d42      	ldrh	r2, [r0, #42]	; 0x2a
 800186c:	b292      	uxth	r2, r2
    if(tmp > 3U)
 800186e:	2a03      	cmp	r2, #3
 8001870:	d913      	bls.n	800189a <HAL_I2C_EV_IRQHandler+0x3d2>
      (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 8001872:	6a42      	ldr	r2, [r0, #36]	; 0x24
 8001874:	691b      	ldr	r3, [r3, #16]
 8001876:	1c51      	adds	r1, r2, #1
 8001878:	6241      	str	r1, [r0, #36]	; 0x24
 800187a:	7013      	strb	r3, [r2, #0]
      hi2c->XferCount--;
 800187c:	8d43      	ldrh	r3, [r0, #42]	; 0x2a
 800187e:	3b01      	subs	r3, #1
 8001880:	b29b      	uxth	r3, r3
 8001882:	8543      	strh	r3, [r0, #42]	; 0x2a
      if(hi2c->XferCount == 3)
 8001884:	8d43      	ldrh	r3, [r0, #42]	; 0x2a
 8001886:	b29b      	uxth	r3, r3
 8001888:	2b03      	cmp	r3, #3
 800188a:	f47f af6a 	bne.w	8001762 <HAL_I2C_EV_IRQHandler+0x29a>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 800188e:	6802      	ldr	r2, [r0, #0]
 8001890:	6853      	ldr	r3, [r2, #4]
 8001892:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8001896:	6053      	str	r3, [r2, #4]
 8001898:	e763      	b.n	8001762 <HAL_I2C_EV_IRQHandler+0x29a>
    else if((tmp == 1U) || (tmp == 0U))
 800189a:	2a01      	cmp	r2, #1
 800189c:	f63f af61 	bhi.w	8001762 <HAL_I2C_EV_IRQHandler+0x29a>
      hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 80018a0:	681a      	ldr	r2, [r3, #0]
 80018a2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80018a6:	601a      	str	r2, [r3, #0]
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80018a8:	685a      	ldr	r2, [r3, #4]
 80018aa:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80018ae:	605a      	str	r2, [r3, #4]
      (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 80018b0:	6a42      	ldr	r2, [r0, #36]	; 0x24
 80018b2:	691b      	ldr	r3, [r3, #16]
 80018b4:	1c51      	adds	r1, r2, #1
 80018b6:	6241      	str	r1, [r0, #36]	; 0x24
 80018b8:	7013      	strb	r3, [r2, #0]
      hi2c->XferCount--;
 80018ba:	8d43      	ldrh	r3, [r0, #42]	; 0x2a
 80018bc:	3b01      	subs	r3, #1
 80018be:	b29b      	uxth	r3, r3
 80018c0:	8543      	strh	r3, [r0, #42]	; 0x2a
      hi2c->State = HAL_I2C_STATE_READY;
 80018c2:	2320      	movs	r3, #32
 80018c4:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
      hi2c->PreviousState = I2C_STATE_NONE;
 80018c8:	6304      	str	r4, [r0, #48]	; 0x30
      if(hi2c->Mode == HAL_I2C_MODE_MEM)
 80018ca:	f890 303e 	ldrb.w	r3, [r0, #62]	; 0x3e
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80018ce:	f880 403e 	strb.w	r4, [r0, #62]	; 0x3e
      if(hi2c->Mode == HAL_I2C_MODE_MEM)
 80018d2:	2b40      	cmp	r3, #64	; 0x40
    if(hi2c->Mode == HAL_I2C_MODE_MEM)
 80018d4:	d158      	bne.n	8001988 <HAL_I2C_EV_IRQHandler+0x4c0>
      HAL_I2C_MemRxCpltCallback(hi2c);
 80018d6:	f7ff fd60 	bl	800139a <HAL_I2C_MemRxCpltCallback>
 80018da:	e742      	b.n	8001762 <HAL_I2C_EV_IRQHandler+0x29a>
      else if(((sr1itflags & I2C_FLAG_BTF) != RESET) && ((itsources & I2C_IT_EVT) != RESET))
 80018dc:	2c00      	cmp	r4, #0
 80018de:	f43f af40 	beq.w	8001762 <HAL_I2C_EV_IRQHandler+0x29a>
 80018e2:	0597      	lsls	r7, r2, #22
 80018e4:	f57f af3d 	bpl.w	8001762 <HAL_I2C_EV_IRQHandler+0x29a>
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80018e8:	6ac1      	ldr	r1, [r0, #44]	; 0x2c
  if(hi2c->XferCount == 4U)
 80018ea:	8d42      	ldrh	r2, [r0, #42]	; 0x2a
 80018ec:	b292      	uxth	r2, r2
 80018ee:	2a04      	cmp	r2, #4
 80018f0:	6a42      	ldr	r2, [r0, #36]	; 0x24
 80018f2:	d108      	bne.n	8001906 <HAL_I2C_EV_IRQHandler+0x43e>
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80018f4:	6859      	ldr	r1, [r3, #4]
 80018f6:	f421 6180 	bic.w	r1, r1, #1024	; 0x400
 80018fa:	6059      	str	r1, [r3, #4]
    (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 80018fc:	1c51      	adds	r1, r2, #1
 80018fe:	691b      	ldr	r3, [r3, #16]
 8001900:	6241      	str	r1, [r0, #36]	; 0x24
 8001902:	7013      	strb	r3, [r2, #0]
 8001904:	e76b      	b.n	80017de <HAL_I2C_EV_IRQHandler+0x316>
  else if(hi2c->XferCount == 3U)
 8001906:	8d44      	ldrh	r4, [r0, #42]	; 0x2a
 8001908:	b2a4      	uxth	r4, r4
 800190a:	2c03      	cmp	r4, #3
 800190c:	d108      	bne.n	8001920 <HAL_I2C_EV_IRQHandler+0x458>
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 800190e:	6859      	ldr	r1, [r3, #4]
 8001910:	f421 6180 	bic.w	r1, r1, #1024	; 0x400
 8001914:	6059      	str	r1, [r3, #4]
    hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 8001916:	6819      	ldr	r1, [r3, #0]
 8001918:	f421 6180 	bic.w	r1, r1, #1024	; 0x400
 800191c:	6019      	str	r1, [r3, #0]
 800191e:	e7ed      	b.n	80018fc <HAL_I2C_EV_IRQHandler+0x434>
  else if(hi2c->XferCount == 2U)
 8001920:	8d44      	ldrh	r4, [r0, #42]	; 0x2a
 8001922:	b2a4      	uxth	r4, r4
 8001924:	2c02      	cmp	r4, #2
 8001926:	d1e9      	bne.n	80018fc <HAL_I2C_EV_IRQHandler+0x434>
    if((CurrentXferOptions == I2C_NEXT_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME))
 8001928:	3901      	subs	r1, #1
 800192a:	2901      	cmp	r1, #1
      hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 800192c:	6819      	ldr	r1, [r3, #0]
 800192e:	bf9d      	ittte	ls
 8001930:	f421 6180 	bicls.w	r1, r1, #1024	; 0x400
 8001934:	6019      	strls	r1, [r3, #0]
      hi2c->Instance->CR1 |= I2C_CR1_START;
 8001936:	6819      	ldrls	r1, [r3, #0]
      hi2c->Instance->CR1 |= I2C_CR1_STOP;
 8001938:	f441 7100 	orrhi.w	r1, r1, #512	; 0x200
      hi2c->Instance->CR1 |= I2C_CR1_START;
 800193c:	bf98      	it	ls
 800193e:	f441 7180 	orrls.w	r1, r1, #256	; 0x100
      hi2c->Instance->CR1 |= I2C_CR1_STOP;
 8001942:	6019      	str	r1, [r3, #0]
    (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 8001944:	691b      	ldr	r3, [r3, #16]
 8001946:	1c51      	adds	r1, r2, #1
 8001948:	6241      	str	r1, [r0, #36]	; 0x24
 800194a:	7013      	strb	r3, [r2, #0]
    hi2c->XferCount--;
 800194c:	8d43      	ldrh	r3, [r0, #42]	; 0x2a
 800194e:	3b01      	subs	r3, #1
 8001950:	b29b      	uxth	r3, r3
 8001952:	8543      	strh	r3, [r0, #42]	; 0x2a
    (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 8001954:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8001956:	1c5a      	adds	r2, r3, #1
 8001958:	6242      	str	r2, [r0, #36]	; 0x24
 800195a:	6802      	ldr	r2, [r0, #0]
 800195c:	6912      	ldr	r2, [r2, #16]
 800195e:	701a      	strb	r2, [r3, #0]
    hi2c->XferCount--;
 8001960:	8d43      	ldrh	r3, [r0, #42]	; 0x2a
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8001962:	6802      	ldr	r2, [r0, #0]
    hi2c->XferCount--;
 8001964:	3b01      	subs	r3, #1
 8001966:	b29b      	uxth	r3, r3
 8001968:	8543      	strh	r3, [r0, #42]	; 0x2a
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 800196a:	6853      	ldr	r3, [r2, #4]
 800196c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001970:	6053      	str	r3, [r2, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 8001972:	2320      	movs	r3, #32
 8001974:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
    hi2c->PreviousState = I2C_STATE_NONE;
 8001978:	2300      	movs	r3, #0
 800197a:	6303      	str	r3, [r0, #48]	; 0x30
    if(hi2c->Mode == HAL_I2C_MODE_MEM)
 800197c:	f890 203e 	ldrb.w	r2, [r0, #62]	; 0x3e
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8001980:	f880 303e 	strb.w	r3, [r0, #62]	; 0x3e
    if(hi2c->Mode == HAL_I2C_MODE_MEM)
 8001984:	2a40      	cmp	r2, #64	; 0x40
 8001986:	e7a5      	b.n	80018d4 <HAL_I2C_EV_IRQHandler+0x40c>
      HAL_I2C_MasterRxCpltCallback(hi2c);
 8001988:	f7ff fd01 	bl	800138e <HAL_I2C_MasterRxCpltCallback>
 800198c:	e6e9      	b.n	8001762 <HAL_I2C_EV_IRQHandler+0x29a>
    if(((sr1itflags & I2C_FLAG_ADDR) != RESET) && ((itsources & I2C_IT_EVT) != RESET))
 800198e:	4c42      	ldr	r4, [pc, #264]	; (8001a98 <HAL_I2C_EV_IRQHandler+0x5d0>)
 8001990:	400c      	ands	r4, r1
 8001992:	b174      	cbz	r4, 80019b2 <HAL_I2C_EV_IRQHandler+0x4ea>
 8001994:	0596      	lsls	r6, r2, #22
 8001996:	d50c      	bpl.n	80019b2 <HAL_I2C_EV_IRQHandler+0x4ea>
  if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TRA) == RESET)
 8001998:	6999      	ldr	r1, [r3, #24]
  if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_DUALF) == RESET)
 800199a:	699b      	ldr	r3, [r3, #24]
  if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TRA) == RESET)
 800199c:	f081 0104 	eor.w	r1, r1, #4
  if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_DUALF) == RESET)
 80019a0:	061d      	lsls	r5, r3, #24
  uint8_t TransferDirection = I2C_DIRECTION_RECEIVE;
 80019a2:	f3c1 0180 	ubfx	r1, r1, #2, #1
    SlaveAddrCode = hi2c->Init.OwnAddress1;
 80019a6:	bf54      	ite	pl
 80019a8:	8982      	ldrhpl	r2, [r0, #12]
    SlaveAddrCode = hi2c->Init.OwnAddress2;
 80019aa:	8b02      	ldrhmi	r2, [r0, #24]
  HAL_I2C_AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
 80019ac:	f7ff fcf2 	bl	8001394 <HAL_I2C_AddrCallback>
 80019b0:	e6d7      	b.n	8001762 <HAL_I2C_EV_IRQHandler+0x29a>
    else if(((sr1itflags & I2C_FLAG_STOPF) != RESET) && ((itsources & I2C_IT_EVT) != RESET))
 80019b2:	4c3a      	ldr	r4, [pc, #232]	; (8001a9c <HAL_I2C_EV_IRQHandler+0x5d4>)
 80019b4:	400c      	ands	r4, r1
 80019b6:	2c00      	cmp	r4, #0
 80019b8:	d074      	beq.n	8001aa4 <HAL_I2C_EV_IRQHandler+0x5dc>
 80019ba:	0594      	lsls	r4, r2, #22
 80019bc:	d572      	bpl.n	8001aa4 <HAL_I2C_EV_IRQHandler+0x5dc>
  uint32_t CurrentState = hi2c->State;
 80019be:	f890 203d 	ldrb.w	r2, [r0, #61]	; 0x3d
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80019c2:	6859      	ldr	r1, [r3, #4]
 80019c4:	f421 61e0 	bic.w	r1, r1, #1792	; 0x700
 80019c8:	6059      	str	r1, [r3, #4]
  __HAL_I2C_CLEAR_STOPFLAG(hi2c);
 80019ca:	2100      	movs	r1, #0
 80019cc:	910b      	str	r1, [sp, #44]	; 0x2c
 80019ce:	6959      	ldr	r1, [r3, #20]
 80019d0:	910b      	str	r1, [sp, #44]	; 0x2c
 80019d2:	6819      	ldr	r1, [r3, #0]
 80019d4:	f041 0101 	orr.w	r1, r1, #1
 80019d8:	6019      	str	r1, [r3, #0]
 80019da:	990b      	ldr	r1, [sp, #44]	; 0x2c
  hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 80019dc:	6819      	ldr	r1, [r3, #0]
 80019de:	f421 6180 	bic.w	r1, r1, #1024	; 0x400
 80019e2:	6019      	str	r1, [r3, #0]
  if((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 80019e4:	6859      	ldr	r1, [r3, #4]
 80019e6:	0509      	lsls	r1, r1, #20
  uint32_t CurrentState = hi2c->State;
 80019e8:	b2d2      	uxtb	r2, r2
  if((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 80019ea:	d50c      	bpl.n	8001a06 <HAL_I2C_EV_IRQHandler+0x53e>
    if((hi2c->State == HAL_I2C_STATE_BUSY_RX) || (hi2c->State == HAL_I2C_STATE_BUSY_RX_LISTEN))
 80019ec:	f890 103d 	ldrb.w	r1, [r0, #61]	; 0x3d
 80019f0:	2922      	cmp	r1, #34	; 0x22
 80019f2:	d003      	beq.n	80019fc <HAL_I2C_EV_IRQHandler+0x534>
 80019f4:	f890 103d 	ldrb.w	r1, [r0, #61]	; 0x3d
 80019f8:	292a      	cmp	r1, #42	; 0x2a
 80019fa:	d129      	bne.n	8001a50 <HAL_I2C_EV_IRQHandler+0x588>
      hi2c->XferCount = __HAL_DMA_GET_COUNTER(hi2c->hdmarx);
 80019fc:	6b81      	ldr	r1, [r0, #56]	; 0x38
      hi2c->XferCount = __HAL_DMA_GET_COUNTER(hi2c->hdmatx);
 80019fe:	6809      	ldr	r1, [r1, #0]
 8001a00:	6849      	ldr	r1, [r1, #4]
 8001a02:	b289      	uxth	r1, r1
 8001a04:	8541      	strh	r1, [r0, #42]	; 0x2a
  if(hi2c->XferCount != 0U)
 8001a06:	8d41      	ldrh	r1, [r0, #42]	; 0x2a
 8001a08:	b289      	uxth	r1, r1
 8001a0a:	b1e1      	cbz	r1, 8001a46 <HAL_I2C_EV_IRQHandler+0x57e>
    if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8001a0c:	6959      	ldr	r1, [r3, #20]
 8001a0e:	074f      	lsls	r7, r1, #29
 8001a10:	d508      	bpl.n	8001a24 <HAL_I2C_EV_IRQHandler+0x55c>
      (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 8001a12:	6a41      	ldr	r1, [r0, #36]	; 0x24
 8001a14:	691b      	ldr	r3, [r3, #16]
 8001a16:	1c4c      	adds	r4, r1, #1
 8001a18:	6244      	str	r4, [r0, #36]	; 0x24
 8001a1a:	700b      	strb	r3, [r1, #0]
      hi2c->XferCount--;
 8001a1c:	8d43      	ldrh	r3, [r0, #42]	; 0x2a
 8001a1e:	3b01      	subs	r3, #1
 8001a20:	b29b      	uxth	r3, r3
 8001a22:	8543      	strh	r3, [r0, #42]	; 0x2a
    if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8001a24:	6801      	ldr	r1, [r0, #0]
 8001a26:	694b      	ldr	r3, [r1, #20]
 8001a28:	065e      	lsls	r6, r3, #25
 8001a2a:	d508      	bpl.n	8001a3e <HAL_I2C_EV_IRQHandler+0x576>
      (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 8001a2c:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8001a2e:	6909      	ldr	r1, [r1, #16]
 8001a30:	1c5c      	adds	r4, r3, #1
 8001a32:	6244      	str	r4, [r0, #36]	; 0x24
 8001a34:	7019      	strb	r1, [r3, #0]
      hi2c->XferCount--;
 8001a36:	8d43      	ldrh	r3, [r0, #42]	; 0x2a
 8001a38:	3b01      	subs	r3, #1
 8001a3a:	b29b      	uxth	r3, r3
 8001a3c:	8543      	strh	r3, [r0, #42]	; 0x2a
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8001a3e:	6c03      	ldr	r3, [r0, #64]	; 0x40
 8001a40:	f043 0304 	orr.w	r3, r3, #4
 8001a44:	6403      	str	r3, [r0, #64]	; 0x40
  if(hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8001a46:	6c03      	ldr	r3, [r0, #64]	; 0x40
 8001a48:	b123      	cbz	r3, 8001a54 <HAL_I2C_EV_IRQHandler+0x58c>
    I2C_ITError(hi2c);
 8001a4a:	f7ff fca9 	bl	80013a0 <I2C_ITError>
 8001a4e:	e688      	b.n	8001762 <HAL_I2C_EV_IRQHandler+0x29a>
      hi2c->XferCount = __HAL_DMA_GET_COUNTER(hi2c->hdmatx);
 8001a50:	6b41      	ldr	r1, [r0, #52]	; 0x34
 8001a52:	e7d4      	b.n	80019fe <HAL_I2C_EV_IRQHandler+0x536>
    if((CurrentState == HAL_I2C_STATE_LISTEN ) || (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN) || \
 8001a54:	f1a2 0128 	sub.w	r1, r2, #40	; 0x28
 8001a58:	2902      	cmp	r1, #2
 8001a5a:	d80a      	bhi.n	8001a72 <HAL_I2C_EV_IRQHandler+0x5aa>
      hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8001a5c:	4a10      	ldr	r2, [pc, #64]	; (8001aa0 <HAL_I2C_EV_IRQHandler+0x5d8>)
 8001a5e:	62c2      	str	r2, [r0, #44]	; 0x2c
      hi2c->State = HAL_I2C_STATE_READY;
 8001a60:	2220      	movs	r2, #32
      hi2c->PreviousState = I2C_STATE_NONE;
 8001a62:	6303      	str	r3, [r0, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8001a64:	f880 203d 	strb.w	r2, [r0, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8001a68:	f880 303e 	strb.w	r3, [r0, #62]	; 0x3e
      HAL_I2C_ListenCpltCallback(hi2c);
 8001a6c:	f7ff fc93 	bl	8001396 <HAL_I2C_ListenCpltCallback>
 8001a70:	e677      	b.n	8001762 <HAL_I2C_EV_IRQHandler+0x29a>
      if((hi2c->PreviousState  == I2C_STATE_SLAVE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8001a72:	6b03      	ldr	r3, [r0, #48]	; 0x30
 8001a74:	2b22      	cmp	r3, #34	; 0x22
 8001a76:	d002      	beq.n	8001a7e <HAL_I2C_EV_IRQHandler+0x5b6>
 8001a78:	2a22      	cmp	r2, #34	; 0x22
 8001a7a:	f47f ae72 	bne.w	8001762 <HAL_I2C_EV_IRQHandler+0x29a>
        hi2c->PreviousState = I2C_STATE_NONE;
 8001a7e:	2300      	movs	r3, #0
        hi2c->State = HAL_I2C_STATE_READY;
 8001a80:	2220      	movs	r2, #32
        hi2c->PreviousState = I2C_STATE_NONE;
 8001a82:	6303      	str	r3, [r0, #48]	; 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 8001a84:	f880 203d 	strb.w	r2, [r0, #61]	; 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8001a88:	f880 303e 	strb.w	r3, [r0, #62]	; 0x3e
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8001a8c:	f7ff fc81 	bl	8001392 <HAL_I2C_SlaveRxCpltCallback>
 8001a90:	e667      	b.n	8001762 <HAL_I2C_EV_IRQHandler+0x29a>
 8001a92:	bf00      	nop
 8001a94:	00010040 	.word	0x00010040
 8001a98:	00010002 	.word	0x00010002
 8001a9c:	00010010 	.word	0x00010010
 8001aa0:	ffff0000 	.word	0xffff0000
    else if((sr2itflags & I2C_FLAG_TRA) != RESET)
 8001aa4:	4e39      	ldr	r6, [pc, #228]	; (8001b8c <HAL_I2C_EV_IRQHandler+0x6c4>)
 8001aa6:	4c3a      	ldr	r4, [pc, #232]	; (8001b90 <HAL_I2C_EV_IRQHandler+0x6c8>)
 8001aa8:	402e      	ands	r6, r5
 8001aaa:	400c      	ands	r4, r1
 8001aac:	2e00      	cmp	r6, #0
 8001aae:	d036      	beq.n	8001b1e <HAL_I2C_EV_IRQHandler+0x656>
      if(((sr1itflags & I2C_FLAG_TXE) != RESET) && ((itsources & I2C_IT_BUF) != RESET) && ((sr1itflags & I2C_FLAG_BTF) == RESET))
 8001ab0:	4d38      	ldr	r5, [pc, #224]	; (8001b94 <HAL_I2C_EV_IRQHandler+0x6cc>)
 8001ab2:	400d      	ands	r5, r1
 8001ab4:	b33d      	cbz	r5, 8001b06 <HAL_I2C_EV_IRQHandler+0x63e>
 8001ab6:	0555      	lsls	r5, r2, #21
 8001ab8:	d525      	bpl.n	8001b06 <HAL_I2C_EV_IRQHandler+0x63e>
 8001aba:	bb24      	cbnz	r4, 8001b06 <HAL_I2C_EV_IRQHandler+0x63e>
  uint32_t CurrentState = hi2c->State;
 8001abc:	f890 103d 	ldrb.w	r1, [r0, #61]	; 0x3d
  if(hi2c->XferCount != 0U)
 8001ac0:	8d42      	ldrh	r2, [r0, #42]	; 0x2a
 8001ac2:	b292      	uxth	r2, r2
  uint32_t CurrentState = hi2c->State;
 8001ac4:	b2c9      	uxtb	r1, r1
  if(hi2c->XferCount != 0U)
 8001ac6:	2a00      	cmp	r2, #0
 8001ac8:	f43f ae4b 	beq.w	8001762 <HAL_I2C_EV_IRQHandler+0x29a>
    hi2c->Instance->DR = (*hi2c->pBuffPtr++);
 8001acc:	6a42      	ldr	r2, [r0, #36]	; 0x24
 8001ace:	1c54      	adds	r4, r2, #1
 8001ad0:	6244      	str	r4, [r0, #36]	; 0x24
 8001ad2:	7812      	ldrb	r2, [r2, #0]
 8001ad4:	611a      	str	r2, [r3, #16]
    hi2c->XferCount--;
 8001ad6:	8d42      	ldrh	r2, [r0, #42]	; 0x2a
 8001ad8:	3a01      	subs	r2, #1
 8001ada:	b292      	uxth	r2, r2
 8001adc:	8542      	strh	r2, [r0, #42]	; 0x2a
    if((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8001ade:	8d42      	ldrh	r2, [r0, #42]	; 0x2a
 8001ae0:	b292      	uxth	r2, r2
 8001ae2:	2a00      	cmp	r2, #0
 8001ae4:	f47f ae3d 	bne.w	8001762 <HAL_I2C_EV_IRQHandler+0x29a>
 8001ae8:	2929      	cmp	r1, #41	; 0x29
 8001aea:	f47f ae3a 	bne.w	8001762 <HAL_I2C_EV_IRQHandler+0x29a>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8001aee:	685a      	ldr	r2, [r3, #4]
 8001af0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8001af4:	605a      	str	r2, [r3, #4]
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8001af6:	2321      	movs	r3, #33	; 0x21
 8001af8:	6303      	str	r3, [r0, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8001afa:	2328      	movs	r3, #40	; 0x28
 8001afc:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 8001b00:	f7ff fc46 	bl	8001390 <HAL_I2C_SlaveTxCpltCallback>
 8001b04:	e62d      	b.n	8001762 <HAL_I2C_EV_IRQHandler+0x29a>
      else if(((sr1itflags & I2C_FLAG_BTF) != RESET) && ((itsources & I2C_IT_EVT) != RESET))
 8001b06:	2c00      	cmp	r4, #0
 8001b08:	f43f ae2b 	beq.w	8001762 <HAL_I2C_EV_IRQHandler+0x29a>
 8001b0c:	0594      	lsls	r4, r2, #22
 8001b0e:	f57f ae28 	bpl.w	8001762 <HAL_I2C_EV_IRQHandler+0x29a>
  if(hi2c->XferCount != 0U)
 8001b12:	8d42      	ldrh	r2, [r0, #42]	; 0x2a
 8001b14:	b292      	uxth	r2, r2
 8001b16:	2a00      	cmp	r2, #0
 8001b18:	f47f ae5c 	bne.w	80017d4 <HAL_I2C_EV_IRQHandler+0x30c>
 8001b1c:	e621      	b.n	8001762 <HAL_I2C_EV_IRQHandler+0x29a>
      if(((sr1itflags & I2C_FLAG_RXNE) != RESET) && ((itsources & I2C_IT_BUF) != RESET) && ((sr1itflags & I2C_FLAG_BTF) == RESET))
 8001b1e:	4d1e      	ldr	r5, [pc, #120]	; (8001b98 <HAL_I2C_EV_IRQHandler+0x6d0>)
 8001b20:	400d      	ands	r5, r1
 8001b22:	b335      	cbz	r5, 8001b72 <HAL_I2C_EV_IRQHandler+0x6aa>
 8001b24:	0551      	lsls	r1, r2, #21
 8001b26:	d524      	bpl.n	8001b72 <HAL_I2C_EV_IRQHandler+0x6aa>
 8001b28:	bb1c      	cbnz	r4, 8001b72 <HAL_I2C_EV_IRQHandler+0x6aa>
  uint32_t CurrentState = hi2c->State;
 8001b2a:	f890 203d 	ldrb.w	r2, [r0, #61]	; 0x3d
  if(hi2c->XferCount != 0U)
 8001b2e:	8d41      	ldrh	r1, [r0, #42]	; 0x2a
 8001b30:	b289      	uxth	r1, r1
  uint32_t CurrentState = hi2c->State;
 8001b32:	b2d2      	uxtb	r2, r2
  if(hi2c->XferCount != 0U)
 8001b34:	2900      	cmp	r1, #0
 8001b36:	f43f ae14 	beq.w	8001762 <HAL_I2C_EV_IRQHandler+0x29a>
    (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 8001b3a:	6a41      	ldr	r1, [r0, #36]	; 0x24
 8001b3c:	691b      	ldr	r3, [r3, #16]
 8001b3e:	1c4c      	adds	r4, r1, #1
 8001b40:	6244      	str	r4, [r0, #36]	; 0x24
 8001b42:	700b      	strb	r3, [r1, #0]
    hi2c->XferCount--;
 8001b44:	8d43      	ldrh	r3, [r0, #42]	; 0x2a
 8001b46:	3b01      	subs	r3, #1
 8001b48:	b29b      	uxth	r3, r3
 8001b4a:	8543      	strh	r3, [r0, #42]	; 0x2a
    if((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8001b4c:	8d43      	ldrh	r3, [r0, #42]	; 0x2a
 8001b4e:	b29b      	uxth	r3, r3
 8001b50:	2b00      	cmp	r3, #0
 8001b52:	f47f ae06 	bne.w	8001762 <HAL_I2C_EV_IRQHandler+0x29a>
 8001b56:	2a2a      	cmp	r2, #42	; 0x2a
 8001b58:	f47f ae03 	bne.w	8001762 <HAL_I2C_EV_IRQHandler+0x29a>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8001b5c:	6802      	ldr	r2, [r0, #0]
 8001b5e:	6853      	ldr	r3, [r2, #4]
 8001b60:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8001b64:	6053      	str	r3, [r2, #4]
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8001b66:	2322      	movs	r3, #34	; 0x22
 8001b68:	6303      	str	r3, [r0, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8001b6a:	2328      	movs	r3, #40	; 0x28
 8001b6c:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
 8001b70:	e78c      	b.n	8001a8c <HAL_I2C_EV_IRQHandler+0x5c4>
      else if(((sr1itflags & I2C_FLAG_BTF) != RESET) && ((itsources & I2C_IT_EVT) != RESET))
 8001b72:	2c00      	cmp	r4, #0
 8001b74:	f43f adf5 	beq.w	8001762 <HAL_I2C_EV_IRQHandler+0x29a>
 8001b78:	0592      	lsls	r2, r2, #22
 8001b7a:	f57f adf2 	bpl.w	8001762 <HAL_I2C_EV_IRQHandler+0x29a>
  if(hi2c->XferCount != 0U)
 8001b7e:	8d42      	ldrh	r2, [r0, #42]	; 0x2a
 8001b80:	b292      	uxth	r2, r2
 8001b82:	2a00      	cmp	r2, #0
 8001b84:	f43f aded 	beq.w	8001762 <HAL_I2C_EV_IRQHandler+0x29a>
    (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 8001b88:	6a42      	ldr	r2, [r0, #36]	; 0x24
 8001b8a:	e6b7      	b.n	80018fc <HAL_I2C_EV_IRQHandler+0x434>
 8001b8c:	00100004 	.word	0x00100004
 8001b90:	00010004 	.word	0x00010004
 8001b94:	00010080 	.word	0x00010080
 8001b98:	00010040 	.word	0x00010040

08001b9c <HAL_I2C_ER_IRQHandler>:
{
 8001b9c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  uint32_t sr1itflags = READ_REG(hi2c->Instance->SR1);
 8001b9e:	6803      	ldr	r3, [r0, #0]
  if(((sr1itflags & I2C_FLAG_BERR) != RESET) && ((itsources & I2C_IT_ERR) != RESET))
 8001ba0:	4a49      	ldr	r2, [pc, #292]	; (8001cc8 <HAL_I2C_ER_IRQHandler+0x12c>)
  uint32_t sr1itflags = READ_REG(hi2c->Instance->SR1);
 8001ba2:	695e      	ldr	r6, [r3, #20]
  uint32_t itsources  = READ_REG(hi2c->Instance->CR2);
 8001ba4:	685d      	ldr	r5, [r3, #4]
  if(((sr1itflags & I2C_FLAG_BERR) != RESET) && ((itsources & I2C_IT_ERR) != RESET))
 8001ba6:	4216      	tst	r6, r2
{
 8001ba8:	4604      	mov	r4, r0
  if(((sr1itflags & I2C_FLAG_BERR) != RESET) && ((itsources & I2C_IT_ERR) != RESET))
 8001baa:	d008      	beq.n	8001bbe <HAL_I2C_ER_IRQHandler+0x22>
 8001bac:	05e8      	lsls	r0, r5, #23
 8001bae:	d506      	bpl.n	8001bbe <HAL_I2C_ER_IRQHandler+0x22>
    hi2c->ErrorCode |= HAL_I2C_ERROR_BERR;
 8001bb0:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8001bb2:	f042 0201 	orr.w	r2, r2, #1
 8001bb6:	6422      	str	r2, [r4, #64]	; 0x40
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8001bb8:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8001bbc:	615a      	str	r2, [r3, #20]
  if(((sr1itflags & I2C_FLAG_ARLO) != RESET) && ((itsources & I2C_IT_ERR) != RESET))
 8001bbe:	f416 3f81 	tst.w	r6, #66048	; 0x10200
 8001bc2:	d008      	beq.n	8001bd6 <HAL_I2C_ER_IRQHandler+0x3a>
 8001bc4:	05e9      	lsls	r1, r5, #23
 8001bc6:	d506      	bpl.n	8001bd6 <HAL_I2C_ER_IRQHandler+0x3a>
    hi2c->ErrorCode |= HAL_I2C_ERROR_ARLO;
 8001bc8:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8001bca:	f042 0202 	orr.w	r2, r2, #2
 8001bce:	6422      	str	r2, [r4, #64]	; 0x40
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8001bd0:	f46f 7200 	mvn.w	r2, #512	; 0x200
 8001bd4:	615a      	str	r2, [r3, #20]
  if(((sr1itflags & I2C_FLAG_AF) != RESET) && ((itsources & I2C_IT_ERR) != RESET))
 8001bd6:	f416 3f82 	tst.w	r6, #66560	; 0x10400
 8001bda:	d036      	beq.n	8001c4a <HAL_I2C_ER_IRQHandler+0xae>
 8001bdc:	05ea      	lsls	r2, r5, #23
 8001bde:	d534      	bpl.n	8001c4a <HAL_I2C_ER_IRQHandler+0xae>
    tmp1 = hi2c->Mode;
 8001be0:	f894 703e 	ldrb.w	r7, [r4, #62]	; 0x3e
    tmp2 = hi2c->XferCount;
 8001be4:	8d61      	ldrh	r1, [r4, #42]	; 0x2a
    tmp3 = hi2c->State;
 8001be6:	f894 203d 	ldrb.w	r2, [r4, #61]	; 0x3d
    tmp4 = hi2c->PreviousState;
 8001bea:	6b20      	ldr	r0, [r4, #48]	; 0x30
    if((tmp1 == HAL_I2C_MODE_SLAVE) && (tmp2 == 0U) && \
 8001bec:	2f20      	cmp	r7, #32
    tmp2 = hi2c->XferCount;
 8001bee:	b289      	uxth	r1, r1
    tmp3 = hi2c->State;
 8001bf0:	b2d2      	uxtb	r2, r2
    if((tmp1 == HAL_I2C_MODE_SLAVE) && (tmp2 == 0U) && \
 8001bf2:	d158      	bne.n	8001ca6 <HAL_I2C_ER_IRQHandler+0x10a>
 8001bf4:	2900      	cmp	r1, #0
 8001bf6:	d156      	bne.n	8001ca6 <HAL_I2C_ER_IRQHandler+0x10a>
 8001bf8:	f002 01f7 	and.w	r1, r2, #247	; 0xf7
 8001bfc:	2921      	cmp	r1, #33	; 0x21
 8001bfe:	d003      	beq.n	8001c08 <HAL_I2C_ER_IRQHandler+0x6c>
      ((tmp3 == HAL_I2C_STATE_BUSY_TX) || (tmp3 == HAL_I2C_STATE_BUSY_TX_LISTEN) || \
 8001c00:	2a28      	cmp	r2, #40	; 0x28
 8001c02:	d150      	bne.n	8001ca6 <HAL_I2C_ER_IRQHandler+0x10a>
      ((tmp3 == HAL_I2C_STATE_LISTEN) && (tmp4 == I2C_STATE_SLAVE_BUSY_TX))))
 8001c04:	2821      	cmp	r0, #33	; 0x21
 8001c06:	d14e      	bne.n	8001ca6 <HAL_I2C_ER_IRQHandler+0x10a>
  uint32_t CurrentState       = hi2c->State;
 8001c08:	f894 203d 	ldrb.w	r2, [r4, #61]	; 0x3d
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8001c0c:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
  if(((CurrentXferOptions ==  I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME)) && \
 8001c0e:	2904      	cmp	r1, #4
  uint32_t CurrentState       = hi2c->State;
 8001c10:	b2d2      	uxtb	r2, r2
  if(((CurrentXferOptions ==  I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME)) && \
 8001c12:	d001      	beq.n	8001c18 <HAL_I2C_ER_IRQHandler+0x7c>
 8001c14:	2908      	cmp	r1, #8
 8001c16:	d12c      	bne.n	8001c72 <HAL_I2C_ER_IRQHandler+0xd6>
 8001c18:	2a28      	cmp	r2, #40	; 0x28
 8001c1a:	d12a      	bne.n	8001c72 <HAL_I2C_ER_IRQHandler+0xd6>
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8001c1c:	4a2b      	ldr	r2, [pc, #172]	; (8001ccc <HAL_I2C_ER_IRQHandler+0x130>)
 8001c1e:	62e2      	str	r2, [r4, #44]	; 0x2c
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8001c20:	685a      	ldr	r2, [r3, #4]
 8001c22:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8001c26:	605a      	str	r2, [r3, #4]
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8001c28:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8001c2c:	615a      	str	r2, [r3, #20]
    hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 8001c2e:	681a      	ldr	r2, [r3, #0]
 8001c30:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8001c34:	601a      	str	r2, [r3, #0]
    hi2c->PreviousState = I2C_STATE_NONE;
 8001c36:	2300      	movs	r3, #0
    hi2c->State = HAL_I2C_STATE_READY;
 8001c38:	2220      	movs	r2, #32
    hi2c->PreviousState = I2C_STATE_NONE;
 8001c3a:	6323      	str	r3, [r4, #48]	; 0x30
    HAL_I2C_ListenCpltCallback(hi2c);
 8001c3c:	4620      	mov	r0, r4
    hi2c->State = HAL_I2C_STATE_READY;
 8001c3e:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8001c42:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
    HAL_I2C_ListenCpltCallback(hi2c);
 8001c46:	f7ff fba6 	bl	8001396 <HAL_I2C_ListenCpltCallback>
  if(((sr1itflags & I2C_FLAG_OVR) != RESET) && ((itsources & I2C_IT_ERR) != RESET))
 8001c4a:	f416 3f84 	tst.w	r6, #67584	; 0x10800
 8001c4e:	d009      	beq.n	8001c64 <HAL_I2C_ER_IRQHandler+0xc8>
 8001c50:	05eb      	lsls	r3, r5, #23
 8001c52:	d507      	bpl.n	8001c64 <HAL_I2C_ER_IRQHandler+0xc8>
    hi2c->ErrorCode |= HAL_I2C_ERROR_OVR;
 8001c54:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8001c56:	f043 0308 	orr.w	r3, r3, #8
 8001c5a:	6423      	str	r3, [r4, #64]	; 0x40
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8001c5c:	6823      	ldr	r3, [r4, #0]
 8001c5e:	f46f 6200 	mvn.w	r2, #2048	; 0x800
 8001c62:	615a      	str	r2, [r3, #20]
  if(hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8001c64:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8001c66:	b373      	cbz	r3, 8001cc6 <HAL_I2C_ER_IRQHandler+0x12a>
    I2C_ITError(hi2c);
 8001c68:	4620      	mov	r0, r4
}
 8001c6a:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
    I2C_ITError(hi2c);
 8001c6e:	f7ff bb97 	b.w	80013a0 <I2C_ITError>
  else if(CurrentState == HAL_I2C_STATE_BUSY_TX)
 8001c72:	2a21      	cmp	r2, #33	; 0x21
 8001c74:	d123      	bne.n	8001cbe <HAL_I2C_ER_IRQHandler+0x122>
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8001c76:	4915      	ldr	r1, [pc, #84]	; (8001ccc <HAL_I2C_ER_IRQHandler+0x130>)
 8001c78:	62e1      	str	r1, [r4, #44]	; 0x2c
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8001c7a:	6322      	str	r2, [r4, #48]	; 0x30
    hi2c->State = HAL_I2C_STATE_READY;
 8001c7c:	2220      	movs	r2, #32
 8001c7e:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8001c82:	2200      	movs	r2, #0
 8001c84:	f884 203e 	strb.w	r2, [r4, #62]	; 0x3e
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8001c88:	685a      	ldr	r2, [r3, #4]
 8001c8a:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8001c8e:	605a      	str	r2, [r3, #4]
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8001c90:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8001c94:	615a      	str	r2, [r3, #20]
    hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 8001c96:	681a      	ldr	r2, [r3, #0]
 8001c98:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8001c9c:	601a      	str	r2, [r3, #0]
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8001c9e:	4620      	mov	r0, r4
 8001ca0:	f7ff fb76 	bl	8001390 <HAL_I2C_SlaveTxCpltCallback>
 8001ca4:	e7d1      	b.n	8001c4a <HAL_I2C_ER_IRQHandler+0xae>
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8001ca6:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8001ca8:	f042 0204 	orr.w	r2, r2, #4
 8001cac:	6422      	str	r2, [r4, #64]	; 0x40
      if(hi2c->Mode == HAL_I2C_MODE_MASTER)
 8001cae:	f894 203e 	ldrb.w	r2, [r4, #62]	; 0x3e
 8001cb2:	2a10      	cmp	r2, #16
        SET_BIT(hi2c->Instance->CR1,I2C_CR1_STOP);
 8001cb4:	bf02      	ittt	eq
 8001cb6:	681a      	ldreq	r2, [r3, #0]
 8001cb8:	f442 7200 	orreq.w	r2, r2, #512	; 0x200
 8001cbc:	601a      	streq	r2, [r3, #0]
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8001cbe:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8001cc2:	615a      	str	r2, [r3, #20]
 8001cc4:	e7c1      	b.n	8001c4a <HAL_I2C_ER_IRQHandler+0xae>
 8001cc6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8001cc8:	00010100 	.word	0x00010100
 8001ccc:	ffff0000 	.word	0xffff0000

08001cd0 <I2C_DMAAbort>:
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
  I2C_HandleTypeDef* hi2c = ( I2C_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8001cd0:	6b80      	ldr	r0, [r0, #56]	; 0x38
{
 8001cd2:	b508      	push	{r3, lr}
  
  /* Disable Acknowledge */
  hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 8001cd4:	6803      	ldr	r3, [r0, #0]

  hi2c->XferCount = 0U;

  /* Reset XferAbortCallback */
  hi2c->hdmatx->XferAbortCallback = NULL;
 8001cd6:	6b41      	ldr	r1, [r0, #52]	; 0x34
  hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 8001cd8:	681a      	ldr	r2, [r3, #0]
 8001cda:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8001cde:	601a      	str	r2, [r3, #0]
  hi2c->XferCount = 0U;
 8001ce0:	2200      	movs	r2, #0
 8001ce2:	8542      	strh	r2, [r0, #42]	; 0x2a
  hi2c->hdmatx->XferAbortCallback = NULL;
 8001ce4:	650a      	str	r2, [r1, #80]	; 0x50
  hi2c->hdmarx->XferAbortCallback = NULL;
 8001ce6:	6b81      	ldr	r1, [r0, #56]	; 0x38
 8001ce8:	650a      	str	r2, [r1, #80]	; 0x50

  /* Check if come from abort from user */
  if(hi2c->State == HAL_I2C_STATE_ABORT)
 8001cea:	f890 103d 	ldrb.w	r1, [r0, #61]	; 0x3d
 8001cee:	2960      	cmp	r1, #96	; 0x60
 8001cf0:	f04f 0120 	mov.w	r1, #32
  {
    hi2c->State = HAL_I2C_STATE_READY;
 8001cf4:	f880 103d 	strb.w	r1, [r0, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8001cf8:	f880 203e 	strb.w	r2, [r0, #62]	; 0x3e
  if(hi2c->State == HAL_I2C_STATE_ABORT)
 8001cfc:	d107      	bne.n	8001d0e <I2C_DMAAbort+0x3e>
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001cfe:	6402      	str	r2, [r0, #64]	; 0x40

    /* Disable I2C peripheral to prevent dummy data in buffer */
    __HAL_I2C_DISABLE(hi2c);
 8001d00:	681a      	ldr	r2, [r3, #0]
 8001d02:	f022 0201 	bic.w	r2, r2, #1
 8001d06:	601a      	str	r2, [r3, #0]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
    HAL_I2C_AbortCpltCallback(hi2c);
 8001d08:	f7ff fb49 	bl	800139e <HAL_I2C_AbortCpltCallback>
 8001d0c:	bd08      	pop	{r3, pc}
  {
    hi2c->State = HAL_I2C_STATE_READY;
    hi2c->Mode = HAL_I2C_MODE_NONE;

    /* Disable I2C peripheral to prevent dummy data in buffer */
    __HAL_I2C_DISABLE(hi2c);
 8001d0e:	681a      	ldr	r2, [r3, #0]
 8001d10:	f022 0201 	bic.w	r2, r2, #1
 8001d14:	601a      	str	r2, [r3, #0]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
    HAL_I2C_ErrorCallback(hi2c);
 8001d16:	f7ff fb41 	bl	800139c <HAL_I2C_ErrorCallback>
 8001d1a:	bd08      	pop	{r3, pc}

08001d1c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001d1c:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001d20:	4604      	mov	r4, r0
 8001d22:	b918      	cbnz	r0, 8001d2c <HAL_RCC_OscConfig+0x10>
  {
    return HAL_ERROR;
 8001d24:	2001      	movs	r0, #1
    {
      return HAL_ERROR;
    }
  }
  return HAL_OK;
}
 8001d26:	b002      	add	sp, #8
 8001d28:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001d2c:	6803      	ldr	r3, [r0, #0]
 8001d2e:	07dd      	lsls	r5, r3, #31
 8001d30:	d410      	bmi.n	8001d54 <HAL_RCC_OscConfig+0x38>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001d32:	6823      	ldr	r3, [r4, #0]
 8001d34:	0798      	lsls	r0, r3, #30
 8001d36:	d458      	bmi.n	8001dea <HAL_RCC_OscConfig+0xce>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001d38:	6823      	ldr	r3, [r4, #0]
 8001d3a:	071a      	lsls	r2, r3, #28
 8001d3c:	f100 809a 	bmi.w	8001e74 <HAL_RCC_OscConfig+0x158>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001d40:	6823      	ldr	r3, [r4, #0]
 8001d42:	075b      	lsls	r3, r3, #29
 8001d44:	f100 80b8 	bmi.w	8001eb8 <HAL_RCC_OscConfig+0x19c>
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001d48:	69a2      	ldr	r2, [r4, #24]
 8001d4a:	2a00      	cmp	r2, #0
 8001d4c:	f040 8119 	bne.w	8001f82 <HAL_RCC_OscConfig+0x266>
  return HAL_OK;
 8001d50:	2000      	movs	r0, #0
 8001d52:	e7e8      	b.n	8001d26 <HAL_RCC_OscConfig+0xa>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8001d54:	4ba6      	ldr	r3, [pc, #664]	; (8001ff0 <HAL_RCC_OscConfig+0x2d4>)
 8001d56:	689a      	ldr	r2, [r3, #8]
 8001d58:	f002 020c 	and.w	r2, r2, #12
 8001d5c:	2a04      	cmp	r2, #4
 8001d5e:	d007      	beq.n	8001d70 <HAL_RCC_OscConfig+0x54>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001d60:	689a      	ldr	r2, [r3, #8]
 8001d62:	f002 020c 	and.w	r2, r2, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8001d66:	2a08      	cmp	r2, #8
 8001d68:	d10a      	bne.n	8001d80 <HAL_RCC_OscConfig+0x64>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001d6a:	685b      	ldr	r3, [r3, #4]
 8001d6c:	0259      	lsls	r1, r3, #9
 8001d6e:	d507      	bpl.n	8001d80 <HAL_RCC_OscConfig+0x64>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001d70:	4b9f      	ldr	r3, [pc, #636]	; (8001ff0 <HAL_RCC_OscConfig+0x2d4>)
 8001d72:	681b      	ldr	r3, [r3, #0]
 8001d74:	039a      	lsls	r2, r3, #14
 8001d76:	d5dc      	bpl.n	8001d32 <HAL_RCC_OscConfig+0x16>
 8001d78:	6863      	ldr	r3, [r4, #4]
 8001d7a:	2b00      	cmp	r3, #0
 8001d7c:	d1d9      	bne.n	8001d32 <HAL_RCC_OscConfig+0x16>
 8001d7e:	e7d1      	b.n	8001d24 <HAL_RCC_OscConfig+0x8>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001d80:	6863      	ldr	r3, [r4, #4]
 8001d82:	4d9b      	ldr	r5, [pc, #620]	; (8001ff0 <HAL_RCC_OscConfig+0x2d4>)
 8001d84:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001d88:	d111      	bne.n	8001dae <HAL_RCC_OscConfig+0x92>
 8001d8a:	682b      	ldr	r3, [r5, #0]
 8001d8c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001d90:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8001d92:	f7ff f911 	bl	8000fb8 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001d96:	4d96      	ldr	r5, [pc, #600]	; (8001ff0 <HAL_RCC_OscConfig+0x2d4>)
        tickstart = HAL_GetTick();
 8001d98:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001d9a:	682b      	ldr	r3, [r5, #0]
 8001d9c:	039b      	lsls	r3, r3, #14
 8001d9e:	d4c8      	bmi.n	8001d32 <HAL_RCC_OscConfig+0x16>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001da0:	f7ff f90a 	bl	8000fb8 <HAL_GetTick>
 8001da4:	1b80      	subs	r0, r0, r6
 8001da6:	2864      	cmp	r0, #100	; 0x64
 8001da8:	d9f7      	bls.n	8001d9a <HAL_RCC_OscConfig+0x7e>
            return HAL_TIMEOUT;
 8001daa:	2003      	movs	r0, #3
 8001dac:	e7bb      	b.n	8001d26 <HAL_RCC_OscConfig+0xa>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001dae:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001db2:	d104      	bne.n	8001dbe <HAL_RCC_OscConfig+0xa2>
 8001db4:	682b      	ldr	r3, [r5, #0]
 8001db6:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001dba:	602b      	str	r3, [r5, #0]
 8001dbc:	e7e5      	b.n	8001d8a <HAL_RCC_OscConfig+0x6e>
 8001dbe:	682a      	ldr	r2, [r5, #0]
 8001dc0:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8001dc4:	602a      	str	r2, [r5, #0]
 8001dc6:	682a      	ldr	r2, [r5, #0]
 8001dc8:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8001dcc:	602a      	str	r2, [r5, #0]
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001dce:	2b00      	cmp	r3, #0
 8001dd0:	d1df      	bne.n	8001d92 <HAL_RCC_OscConfig+0x76>
        tickstart = HAL_GetTick();
 8001dd2:	f7ff f8f1 	bl	8000fb8 <HAL_GetTick>
 8001dd6:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001dd8:	682b      	ldr	r3, [r5, #0]
 8001dda:	039f      	lsls	r7, r3, #14
 8001ddc:	d5a9      	bpl.n	8001d32 <HAL_RCC_OscConfig+0x16>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001dde:	f7ff f8eb 	bl	8000fb8 <HAL_GetTick>
 8001de2:	1b80      	subs	r0, r0, r6
 8001de4:	2864      	cmp	r0, #100	; 0x64
 8001de6:	d9f7      	bls.n	8001dd8 <HAL_RCC_OscConfig+0xbc>
 8001de8:	e7df      	b.n	8001daa <HAL_RCC_OscConfig+0x8e>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8001dea:	4b81      	ldr	r3, [pc, #516]	; (8001ff0 <HAL_RCC_OscConfig+0x2d4>)
 8001dec:	689a      	ldr	r2, [r3, #8]
 8001dee:	f012 0f0c 	tst.w	r2, #12
 8001df2:	d007      	beq.n	8001e04 <HAL_RCC_OscConfig+0xe8>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001df4:	689a      	ldr	r2, [r3, #8]
 8001df6:	f002 020c 	and.w	r2, r2, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8001dfa:	2a08      	cmp	r2, #8
 8001dfc:	d111      	bne.n	8001e22 <HAL_RCC_OscConfig+0x106>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001dfe:	685b      	ldr	r3, [r3, #4]
 8001e00:	025e      	lsls	r6, r3, #9
 8001e02:	d40e      	bmi.n	8001e22 <HAL_RCC_OscConfig+0x106>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001e04:	4b7a      	ldr	r3, [pc, #488]	; (8001ff0 <HAL_RCC_OscConfig+0x2d4>)
 8001e06:	681a      	ldr	r2, [r3, #0]
 8001e08:	0795      	lsls	r5, r2, #30
 8001e0a:	d502      	bpl.n	8001e12 <HAL_RCC_OscConfig+0xf6>
 8001e0c:	68e2      	ldr	r2, [r4, #12]
 8001e0e:	2a01      	cmp	r2, #1
 8001e10:	d188      	bne.n	8001d24 <HAL_RCC_OscConfig+0x8>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001e12:	681a      	ldr	r2, [r3, #0]
 8001e14:	6921      	ldr	r1, [r4, #16]
 8001e16:	f022 02f8 	bic.w	r2, r2, #248	; 0xf8
 8001e1a:	ea42 02c1 	orr.w	r2, r2, r1, lsl #3
 8001e1e:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001e20:	e78a      	b.n	8001d38 <HAL_RCC_OscConfig+0x1c>
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8001e22:	68e2      	ldr	r2, [r4, #12]
 8001e24:	4b73      	ldr	r3, [pc, #460]	; (8001ff4 <HAL_RCC_OscConfig+0x2d8>)
 8001e26:	b1b2      	cbz	r2, 8001e56 <HAL_RCC_OscConfig+0x13a>
        __HAL_RCC_HSI_ENABLE();
 8001e28:	2201      	movs	r2, #1
 8001e2a:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8001e2c:	f7ff f8c4 	bl	8000fb8 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001e30:	4d6f      	ldr	r5, [pc, #444]	; (8001ff0 <HAL_RCC_OscConfig+0x2d4>)
        tickstart = HAL_GetTick();
 8001e32:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001e34:	682b      	ldr	r3, [r5, #0]
 8001e36:	0798      	lsls	r0, r3, #30
 8001e38:	d507      	bpl.n	8001e4a <HAL_RCC_OscConfig+0x12e>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001e3a:	682b      	ldr	r3, [r5, #0]
 8001e3c:	6922      	ldr	r2, [r4, #16]
 8001e3e:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8001e42:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 8001e46:	602b      	str	r3, [r5, #0]
 8001e48:	e776      	b.n	8001d38 <HAL_RCC_OscConfig+0x1c>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001e4a:	f7ff f8b5 	bl	8000fb8 <HAL_GetTick>
 8001e4e:	1b80      	subs	r0, r0, r6
 8001e50:	2802      	cmp	r0, #2
 8001e52:	d9ef      	bls.n	8001e34 <HAL_RCC_OscConfig+0x118>
 8001e54:	e7a9      	b.n	8001daa <HAL_RCC_OscConfig+0x8e>
        __HAL_RCC_HSI_DISABLE();
 8001e56:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8001e58:	f7ff f8ae 	bl	8000fb8 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001e5c:	4d64      	ldr	r5, [pc, #400]	; (8001ff0 <HAL_RCC_OscConfig+0x2d4>)
        tickstart = HAL_GetTick();
 8001e5e:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001e60:	682b      	ldr	r3, [r5, #0]
 8001e62:	0799      	lsls	r1, r3, #30
 8001e64:	f57f af68 	bpl.w	8001d38 <HAL_RCC_OscConfig+0x1c>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001e68:	f7ff f8a6 	bl	8000fb8 <HAL_GetTick>
 8001e6c:	1b80      	subs	r0, r0, r6
 8001e6e:	2802      	cmp	r0, #2
 8001e70:	d9f6      	bls.n	8001e60 <HAL_RCC_OscConfig+0x144>
 8001e72:	e79a      	b.n	8001daa <HAL_RCC_OscConfig+0x8e>
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8001e74:	6962      	ldr	r2, [r4, #20]
 8001e76:	4b60      	ldr	r3, [pc, #384]	; (8001ff8 <HAL_RCC_OscConfig+0x2dc>)
 8001e78:	b17a      	cbz	r2, 8001e9a <HAL_RCC_OscConfig+0x17e>
      __HAL_RCC_LSI_ENABLE();
 8001e7a:	2201      	movs	r2, #1
 8001e7c:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 8001e7e:	f7ff f89b 	bl	8000fb8 <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001e82:	4d5b      	ldr	r5, [pc, #364]	; (8001ff0 <HAL_RCC_OscConfig+0x2d4>)
      tickstart = HAL_GetTick();
 8001e84:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001e86:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 8001e88:	079f      	lsls	r7, r3, #30
 8001e8a:	f53f af59 	bmi.w	8001d40 <HAL_RCC_OscConfig+0x24>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001e8e:	f7ff f893 	bl	8000fb8 <HAL_GetTick>
 8001e92:	1b80      	subs	r0, r0, r6
 8001e94:	2802      	cmp	r0, #2
 8001e96:	d9f6      	bls.n	8001e86 <HAL_RCC_OscConfig+0x16a>
 8001e98:	e787      	b.n	8001daa <HAL_RCC_OscConfig+0x8e>
      __HAL_RCC_LSI_DISABLE();
 8001e9a:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 8001e9c:	f7ff f88c 	bl	8000fb8 <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001ea0:	4d53      	ldr	r5, [pc, #332]	; (8001ff0 <HAL_RCC_OscConfig+0x2d4>)
      tickstart = HAL_GetTick();
 8001ea2:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001ea4:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 8001ea6:	0798      	lsls	r0, r3, #30
 8001ea8:	f57f af4a 	bpl.w	8001d40 <HAL_RCC_OscConfig+0x24>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001eac:	f7ff f884 	bl	8000fb8 <HAL_GetTick>
 8001eb0:	1b80      	subs	r0, r0, r6
 8001eb2:	2802      	cmp	r0, #2
 8001eb4:	d9f6      	bls.n	8001ea4 <HAL_RCC_OscConfig+0x188>
 8001eb6:	e778      	b.n	8001daa <HAL_RCC_OscConfig+0x8e>
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001eb8:	4b4d      	ldr	r3, [pc, #308]	; (8001ff0 <HAL_RCC_OscConfig+0x2d4>)
 8001eba:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001ebc:	f012 5280 	ands.w	r2, r2, #268435456	; 0x10000000
 8001ec0:	d128      	bne.n	8001f14 <HAL_RCC_OscConfig+0x1f8>
      __HAL_RCC_PWR_CLK_ENABLE();
 8001ec2:	9201      	str	r2, [sp, #4]
 8001ec4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001ec6:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8001eca:	641a      	str	r2, [r3, #64]	; 0x40
 8001ecc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ece:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001ed2:	9301      	str	r3, [sp, #4]
 8001ed4:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8001ed6:	2601      	movs	r6, #1
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001ed8:	4d48      	ldr	r5, [pc, #288]	; (8001ffc <HAL_RCC_OscConfig+0x2e0>)
 8001eda:	682b      	ldr	r3, [r5, #0]
 8001edc:	05d9      	lsls	r1, r3, #23
 8001ede:	d51b      	bpl.n	8001f18 <HAL_RCC_OscConfig+0x1fc>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001ee0:	68a3      	ldr	r3, [r4, #8]
 8001ee2:	4d43      	ldr	r5, [pc, #268]	; (8001ff0 <HAL_RCC_OscConfig+0x2d4>)
 8001ee4:	2b01      	cmp	r3, #1
 8001ee6:	d127      	bne.n	8001f38 <HAL_RCC_OscConfig+0x21c>
 8001ee8:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 8001eea:	f043 0301 	orr.w	r3, r3, #1
 8001eee:	672b      	str	r3, [r5, #112]	; 0x70
      tickstart = HAL_GetTick();
 8001ef0:	f7ff f862 	bl	8000fb8 <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001ef4:	4d3e      	ldr	r5, [pc, #248]	; (8001ff0 <HAL_RCC_OscConfig+0x2d4>)
      tickstart = HAL_GetTick();
 8001ef6:	4607      	mov	r7, r0
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001ef8:	f241 3888 	movw	r8, #5000	; 0x1388
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001efc:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 8001efe:	079b      	lsls	r3, r3, #30
 8001f00:	d539      	bpl.n	8001f76 <HAL_RCC_OscConfig+0x25a>
    if(pwrclkchanged == SET)
 8001f02:	2e00      	cmp	r6, #0
 8001f04:	f43f af20 	beq.w	8001d48 <HAL_RCC_OscConfig+0x2c>
      __HAL_RCC_PWR_CLK_DISABLE();
 8001f08:	4a39      	ldr	r2, [pc, #228]	; (8001ff0 <HAL_RCC_OscConfig+0x2d4>)
 8001f0a:	6c13      	ldr	r3, [r2, #64]	; 0x40
 8001f0c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001f10:	6413      	str	r3, [r2, #64]	; 0x40
 8001f12:	e719      	b.n	8001d48 <HAL_RCC_OscConfig+0x2c>
    FlagStatus       pwrclkchanged = RESET;
 8001f14:	2600      	movs	r6, #0
 8001f16:	e7df      	b.n	8001ed8 <HAL_RCC_OscConfig+0x1bc>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001f18:	682b      	ldr	r3, [r5, #0]
 8001f1a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001f1e:	602b      	str	r3, [r5, #0]
      tickstart = HAL_GetTick();
 8001f20:	f7ff f84a 	bl	8000fb8 <HAL_GetTick>
 8001f24:	4607      	mov	r7, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001f26:	682b      	ldr	r3, [r5, #0]
 8001f28:	05da      	lsls	r2, r3, #23
 8001f2a:	d4d9      	bmi.n	8001ee0 <HAL_RCC_OscConfig+0x1c4>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001f2c:	f7ff f844 	bl	8000fb8 <HAL_GetTick>
 8001f30:	1bc0      	subs	r0, r0, r7
 8001f32:	2802      	cmp	r0, #2
 8001f34:	d9f7      	bls.n	8001f26 <HAL_RCC_OscConfig+0x20a>
 8001f36:	e738      	b.n	8001daa <HAL_RCC_OscConfig+0x8e>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001f38:	2b05      	cmp	r3, #5
 8001f3a:	d104      	bne.n	8001f46 <HAL_RCC_OscConfig+0x22a>
 8001f3c:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 8001f3e:	f043 0304 	orr.w	r3, r3, #4
 8001f42:	672b      	str	r3, [r5, #112]	; 0x70
 8001f44:	e7d0      	b.n	8001ee8 <HAL_RCC_OscConfig+0x1cc>
 8001f46:	6f2a      	ldr	r2, [r5, #112]	; 0x70
 8001f48:	f022 0201 	bic.w	r2, r2, #1
 8001f4c:	672a      	str	r2, [r5, #112]	; 0x70
 8001f4e:	6f2a      	ldr	r2, [r5, #112]	; 0x70
 8001f50:	f022 0204 	bic.w	r2, r2, #4
 8001f54:	672a      	str	r2, [r5, #112]	; 0x70
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001f56:	2b00      	cmp	r3, #0
 8001f58:	d1ca      	bne.n	8001ef0 <HAL_RCC_OscConfig+0x1d4>
      tickstart = HAL_GetTick();
 8001f5a:	f7ff f82d 	bl	8000fb8 <HAL_GetTick>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001f5e:	f241 3888 	movw	r8, #5000	; 0x1388
      tickstart = HAL_GetTick();
 8001f62:	4607      	mov	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001f64:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 8001f66:	0798      	lsls	r0, r3, #30
 8001f68:	d5cb      	bpl.n	8001f02 <HAL_RCC_OscConfig+0x1e6>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001f6a:	f7ff f825 	bl	8000fb8 <HAL_GetTick>
 8001f6e:	1bc0      	subs	r0, r0, r7
 8001f70:	4540      	cmp	r0, r8
 8001f72:	d9f7      	bls.n	8001f64 <HAL_RCC_OscConfig+0x248>
 8001f74:	e719      	b.n	8001daa <HAL_RCC_OscConfig+0x8e>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001f76:	f7ff f81f 	bl	8000fb8 <HAL_GetTick>
 8001f7a:	1bc0      	subs	r0, r0, r7
 8001f7c:	4540      	cmp	r0, r8
 8001f7e:	d9bd      	bls.n	8001efc <HAL_RCC_OscConfig+0x1e0>
 8001f80:	e713      	b.n	8001daa <HAL_RCC_OscConfig+0x8e>
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8001f82:	4d1b      	ldr	r5, [pc, #108]	; (8001ff0 <HAL_RCC_OscConfig+0x2d4>)
 8001f84:	68ab      	ldr	r3, [r5, #8]
 8001f86:	f003 030c 	and.w	r3, r3, #12
 8001f8a:	2b08      	cmp	r3, #8
 8001f8c:	f43f aeca 	beq.w	8001d24 <HAL_RCC_OscConfig+0x8>
 8001f90:	4e1b      	ldr	r6, [pc, #108]	; (8002000 <HAL_RCC_OscConfig+0x2e4>)
 8001f92:	2300      	movs	r3, #0
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001f94:	2a02      	cmp	r2, #2
        __HAL_RCC_PLL_DISABLE();
 8001f96:	6033      	str	r3, [r6, #0]
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001f98:	d134      	bne.n	8002004 <HAL_RCC_OscConfig+0x2e8>
        tickstart = HAL_GetTick();
 8001f9a:	f7ff f80d 	bl	8000fb8 <HAL_GetTick>
 8001f9e:	4607      	mov	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001fa0:	682b      	ldr	r3, [r5, #0]
 8001fa2:	0199      	lsls	r1, r3, #6
 8001fa4:	d41e      	bmi.n	8001fe4 <HAL_RCC_OscConfig+0x2c8>
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8001fa6:	6a22      	ldr	r2, [r4, #32]
 8001fa8:	69e3      	ldr	r3, [r4, #28]
 8001faa:	4313      	orrs	r3, r2
 8001fac:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8001fae:	ea43 1382 	orr.w	r3, r3, r2, lsl #6
 8001fb2:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8001fb4:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 8001fb8:	6aa2      	ldr	r2, [r4, #40]	; 0x28
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001fba:	4c0d      	ldr	r4, [pc, #52]	; (8001ff0 <HAL_RCC_OscConfig+0x2d4>)
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8001fbc:	0852      	lsrs	r2, r2, #1
 8001fbe:	3a01      	subs	r2, #1
 8001fc0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8001fc4:	606b      	str	r3, [r5, #4]
        __HAL_RCC_PLL_ENABLE();
 8001fc6:	2301      	movs	r3, #1
 8001fc8:	6033      	str	r3, [r6, #0]
        tickstart = HAL_GetTick();
 8001fca:	f7fe fff5 	bl	8000fb8 <HAL_GetTick>
 8001fce:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001fd0:	6823      	ldr	r3, [r4, #0]
 8001fd2:	019a      	lsls	r2, r3, #6
 8001fd4:	f53f aebc 	bmi.w	8001d50 <HAL_RCC_OscConfig+0x34>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001fd8:	f7fe ffee 	bl	8000fb8 <HAL_GetTick>
 8001fdc:	1b40      	subs	r0, r0, r5
 8001fde:	2802      	cmp	r0, #2
 8001fe0:	d9f6      	bls.n	8001fd0 <HAL_RCC_OscConfig+0x2b4>
 8001fe2:	e6e2      	b.n	8001daa <HAL_RCC_OscConfig+0x8e>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001fe4:	f7fe ffe8 	bl	8000fb8 <HAL_GetTick>
 8001fe8:	1bc0      	subs	r0, r0, r7
 8001fea:	2802      	cmp	r0, #2
 8001fec:	d9d8      	bls.n	8001fa0 <HAL_RCC_OscConfig+0x284>
 8001fee:	e6dc      	b.n	8001daa <HAL_RCC_OscConfig+0x8e>
 8001ff0:	40023800 	.word	0x40023800
 8001ff4:	42470000 	.word	0x42470000
 8001ff8:	42470e80 	.word	0x42470e80
 8001ffc:	40007000 	.word	0x40007000
 8002000:	42470060 	.word	0x42470060
        tickstart = HAL_GetTick();
 8002004:	f7fe ffd8 	bl	8000fb8 <HAL_GetTick>
 8002008:	4604      	mov	r4, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800200a:	682b      	ldr	r3, [r5, #0]
 800200c:	019b      	lsls	r3, r3, #6
 800200e:	f57f ae9f 	bpl.w	8001d50 <HAL_RCC_OscConfig+0x34>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002012:	f7fe ffd1 	bl	8000fb8 <HAL_GetTick>
 8002016:	1b00      	subs	r0, r0, r4
 8002018:	2802      	cmp	r0, #2
 800201a:	d9f6      	bls.n	800200a <HAL_RCC_OscConfig+0x2ee>
 800201c:	e6c5      	b.n	8001daa <HAL_RCC_OscConfig+0x8e>
 800201e:	bf00      	nop

08002020 <HAL_RCC_GetSysClockFreq>:
{
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
  uint32_t sysclockfreq = 0U;

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002020:	4913      	ldr	r1, [pc, #76]	; (8002070 <HAL_RCC_GetSysClockFreq+0x50>)
{
 8002022:	b508      	push	{r3, lr}
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002024:	688b      	ldr	r3, [r1, #8]
 8002026:	f003 030c 	and.w	r3, r3, #12
 800202a:	2b04      	cmp	r3, #4
 800202c:	d003      	beq.n	8002036 <HAL_RCC_GetSysClockFreq+0x16>
 800202e:	2b08      	cmp	r3, #8
 8002030:	d003      	beq.n	800203a <HAL_RCC_GetSysClockFreq+0x1a>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002032:	4810      	ldr	r0, [pc, #64]	; (8002074 <HAL_RCC_GetSysClockFreq+0x54>)
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
 8002034:	bd08      	pop	{r3, pc}
      sysclockfreq = HSE_VALUE;
 8002036:	4810      	ldr	r0, [pc, #64]	; (8002078 <HAL_RCC_GetSysClockFreq+0x58>)
 8002038:	bd08      	pop	{r3, pc}
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800203a:	684a      	ldr	r2, [r1, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800203c:	684b      	ldr	r3, [r1, #4]
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800203e:	6849      	ldr	r1, [r1, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002040:	f413 0380 	ands.w	r3, r3, #4194304	; 0x400000
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002044:	bf14      	ite	ne
 8002046:	480c      	ldrne	r0, [pc, #48]	; (8002078 <HAL_RCC_GetSysClockFreq+0x58>)
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002048:	480a      	ldreq	r0, [pc, #40]	; (8002074 <HAL_RCC_GetSysClockFreq+0x54>)
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800204a:	f3c1 1188 	ubfx	r1, r1, #6, #9
 800204e:	bf18      	it	ne
 8002050:	2300      	movne	r3, #0
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002052:	f002 023f 	and.w	r2, r2, #63	; 0x3f
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002056:	fba1 0100 	umull	r0, r1, r1, r0
 800205a:	f7fe fddb 	bl	8000c14 <__aeabi_uldivmod>
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 800205e:	4b04      	ldr	r3, [pc, #16]	; (8002070 <HAL_RCC_GetSysClockFreq+0x50>)
 8002060:	685b      	ldr	r3, [r3, #4]
 8002062:	f3c3 4301 	ubfx	r3, r3, #16, #2
 8002066:	3301      	adds	r3, #1
 8002068:	005b      	lsls	r3, r3, #1
      sysclockfreq = pllvco/pllp;
 800206a:	fbb0 f0f3 	udiv	r0, r0, r3
 800206e:	bd08      	pop	{r3, pc}
 8002070:	40023800 	.word	0x40023800
 8002074:	00f42400 	.word	0x00f42400
 8002078:	017d7840 	.word	0x017d7840

0800207c <HAL_RCC_ClockConfig>:
{
 800207c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002080:	460d      	mov	r5, r1
  if(RCC_ClkInitStruct == NULL)
 8002082:	4604      	mov	r4, r0
 8002084:	b910      	cbnz	r0, 800208c <HAL_RCC_ClockConfig+0x10>
    return HAL_ERROR;
 8002086:	2001      	movs	r0, #1
 8002088:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800208c:	4b44      	ldr	r3, [pc, #272]	; (80021a0 <HAL_RCC_ClockConfig+0x124>)
 800208e:	681a      	ldr	r2, [r3, #0]
 8002090:	f002 020f 	and.w	r2, r2, #15
 8002094:	428a      	cmp	r2, r1
 8002096:	d328      	bcc.n	80020ea <HAL_RCC_ClockConfig+0x6e>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002098:	6821      	ldr	r1, [r4, #0]
 800209a:	078f      	lsls	r7, r1, #30
 800209c:	d42d      	bmi.n	80020fa <HAL_RCC_ClockConfig+0x7e>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800209e:	07c8      	lsls	r0, r1, #31
 80020a0:	d440      	bmi.n	8002124 <HAL_RCC_ClockConfig+0xa8>
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80020a2:	4b3f      	ldr	r3, [pc, #252]	; (80021a0 <HAL_RCC_ClockConfig+0x124>)
 80020a4:	681a      	ldr	r2, [r3, #0]
 80020a6:	f002 020f 	and.w	r2, r2, #15
 80020aa:	4295      	cmp	r5, r2
 80020ac:	d366      	bcc.n	800217c <HAL_RCC_ClockConfig+0x100>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80020ae:	6822      	ldr	r2, [r4, #0]
 80020b0:	0751      	lsls	r1, r2, #29
 80020b2:	d46c      	bmi.n	800218e <HAL_RCC_ClockConfig+0x112>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80020b4:	0713      	lsls	r3, r2, #28
 80020b6:	d507      	bpl.n	80020c8 <HAL_RCC_ClockConfig+0x4c>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80020b8:	4a3a      	ldr	r2, [pc, #232]	; (80021a4 <HAL_RCC_ClockConfig+0x128>)
 80020ba:	6921      	ldr	r1, [r4, #16]
 80020bc:	6893      	ldr	r3, [r2, #8]
 80020be:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 80020c2:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 80020c6:	6093      	str	r3, [r2, #8]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80020c8:	f7ff ffaa 	bl	8002020 <HAL_RCC_GetSysClockFreq>
 80020cc:	4b35      	ldr	r3, [pc, #212]	; (80021a4 <HAL_RCC_ClockConfig+0x128>)
 80020ce:	4a36      	ldr	r2, [pc, #216]	; (80021a8 <HAL_RCC_ClockConfig+0x12c>)
 80020d0:	689b      	ldr	r3, [r3, #8]
 80020d2:	f3c3 1303 	ubfx	r3, r3, #4, #4
 80020d6:	5cd3      	ldrb	r3, [r2, r3]
 80020d8:	40d8      	lsrs	r0, r3
 80020da:	4b34      	ldr	r3, [pc, #208]	; (80021ac <HAL_RCC_ClockConfig+0x130>)
 80020dc:	6018      	str	r0, [r3, #0]
  HAL_InitTick (TICK_INT_PRIORITY);
 80020de:	2000      	movs	r0, #0
 80020e0:	f7fe ff20 	bl	8000f24 <HAL_InitTick>
  return HAL_OK;
 80020e4:	2000      	movs	r0, #0
 80020e6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    __HAL_FLASH_SET_LATENCY(FLatency);
 80020ea:	b2ca      	uxtb	r2, r1
 80020ec:	701a      	strb	r2, [r3, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80020ee:	681b      	ldr	r3, [r3, #0]
 80020f0:	f003 030f 	and.w	r3, r3, #15
 80020f4:	4299      	cmp	r1, r3
 80020f6:	d1c6      	bne.n	8002086 <HAL_RCC_ClockConfig+0xa>
 80020f8:	e7ce      	b.n	8002098 <HAL_RCC_ClockConfig+0x1c>
 80020fa:	4b2a      	ldr	r3, [pc, #168]	; (80021a4 <HAL_RCC_ClockConfig+0x128>)
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80020fc:	f011 0f04 	tst.w	r1, #4
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002100:	bf1e      	ittt	ne
 8002102:	689a      	ldrne	r2, [r3, #8]
 8002104:	f442 52e0 	orrne.w	r2, r2, #7168	; 0x1c00
 8002108:	609a      	strne	r2, [r3, #8]
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800210a:	070e      	lsls	r6, r1, #28
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800210c:	bf42      	ittt	mi
 800210e:	689a      	ldrmi	r2, [r3, #8]
 8002110:	f442 4260 	orrmi.w	r2, r2, #57344	; 0xe000
 8002114:	609a      	strmi	r2, [r3, #8]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002116:	689a      	ldr	r2, [r3, #8]
 8002118:	68a0      	ldr	r0, [r4, #8]
 800211a:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 800211e:	4302      	orrs	r2, r0
 8002120:	609a      	str	r2, [r3, #8]
 8002122:	e7bc      	b.n	800209e <HAL_RCC_ClockConfig+0x22>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002124:	6862      	ldr	r2, [r4, #4]
 8002126:	4b1f      	ldr	r3, [pc, #124]	; (80021a4 <HAL_RCC_ClockConfig+0x128>)
 8002128:	2a01      	cmp	r2, #1
 800212a:	d11d      	bne.n	8002168 <HAL_RCC_ClockConfig+0xec>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800212c:	681b      	ldr	r3, [r3, #0]
 800212e:	f413 3f00 	tst.w	r3, #131072	; 0x20000
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002132:	d0a8      	beq.n	8002086 <HAL_RCC_ClockConfig+0xa>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002134:	4e1b      	ldr	r6, [pc, #108]	; (80021a4 <HAL_RCC_ClockConfig+0x128>)
 8002136:	68b3      	ldr	r3, [r6, #8]
 8002138:	f023 0303 	bic.w	r3, r3, #3
 800213c:	4313      	orrs	r3, r2
 800213e:	60b3      	str	r3, [r6, #8]
    tickstart = HAL_GetTick();
 8002140:	f7fe ff3a 	bl	8000fb8 <HAL_GetTick>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002144:	f241 3888 	movw	r8, #5000	; 0x1388
    tickstart = HAL_GetTick();
 8002148:	4607      	mov	r7, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800214a:	68b3      	ldr	r3, [r6, #8]
 800214c:	6862      	ldr	r2, [r4, #4]
 800214e:	f003 030c 	and.w	r3, r3, #12
 8002152:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 8002156:	d0a4      	beq.n	80020a2 <HAL_RCC_ClockConfig+0x26>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002158:	f7fe ff2e 	bl	8000fb8 <HAL_GetTick>
 800215c:	1bc0      	subs	r0, r0, r7
 800215e:	4540      	cmp	r0, r8
 8002160:	d9f3      	bls.n	800214a <HAL_RCC_ClockConfig+0xce>
        return HAL_TIMEOUT;
 8002162:	2003      	movs	r0, #3
}
 8002164:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002168:	1e91      	subs	r1, r2, #2
 800216a:	2901      	cmp	r1, #1
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800216c:	681b      	ldr	r3, [r3, #0]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800216e:	d802      	bhi.n	8002176 <HAL_RCC_ClockConfig+0xfa>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002170:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 8002174:	e7dd      	b.n	8002132 <HAL_RCC_ClockConfig+0xb6>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002176:	f013 0f02 	tst.w	r3, #2
 800217a:	e7da      	b.n	8002132 <HAL_RCC_ClockConfig+0xb6>
    __HAL_FLASH_SET_LATENCY(FLatency);
 800217c:	b2ea      	uxtb	r2, r5
 800217e:	701a      	strb	r2, [r3, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002180:	681b      	ldr	r3, [r3, #0]
 8002182:	f003 030f 	and.w	r3, r3, #15
 8002186:	429d      	cmp	r5, r3
 8002188:	f47f af7d 	bne.w	8002086 <HAL_RCC_ClockConfig+0xa>
 800218c:	e78f      	b.n	80020ae <HAL_RCC_ClockConfig+0x32>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800218e:	4905      	ldr	r1, [pc, #20]	; (80021a4 <HAL_RCC_ClockConfig+0x128>)
 8002190:	68e0      	ldr	r0, [r4, #12]
 8002192:	688b      	ldr	r3, [r1, #8]
 8002194:	f423 53e0 	bic.w	r3, r3, #7168	; 0x1c00
 8002198:	4303      	orrs	r3, r0
 800219a:	608b      	str	r3, [r1, #8]
 800219c:	e78a      	b.n	80020b4 <HAL_RCC_ClockConfig+0x38>
 800219e:	bf00      	nop
 80021a0:	40023c00 	.word	0x40023c00
 80021a4:	40023800 	.word	0x40023800
 80021a8:	08005a7a 	.word	0x08005a7a
 80021ac:	2000000c 	.word	0x2000000c

080021b0 <HAL_RCC_GetPCLK1Freq>:
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80021b0:	4b04      	ldr	r3, [pc, #16]	; (80021c4 <HAL_RCC_GetPCLK1Freq+0x14>)
 80021b2:	4a05      	ldr	r2, [pc, #20]	; (80021c8 <HAL_RCC_GetPCLK1Freq+0x18>)
 80021b4:	689b      	ldr	r3, [r3, #8]
 80021b6:	f3c3 2382 	ubfx	r3, r3, #10, #3
 80021ba:	5cd3      	ldrb	r3, [r2, r3]
 80021bc:	4a03      	ldr	r2, [pc, #12]	; (80021cc <HAL_RCC_GetPCLK1Freq+0x1c>)
 80021be:	6810      	ldr	r0, [r2, #0]
}
 80021c0:	40d8      	lsrs	r0, r3
 80021c2:	4770      	bx	lr
 80021c4:	40023800 	.word	0x40023800
 80021c8:	08005a8a 	.word	0x08005a8a
 80021cc:	2000000c 	.word	0x2000000c

080021d0 <HAL_RCC_GetPCLK2Freq>:
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80021d0:	4b04      	ldr	r3, [pc, #16]	; (80021e4 <HAL_RCC_GetPCLK2Freq+0x14>)
 80021d2:	4a05      	ldr	r2, [pc, #20]	; (80021e8 <HAL_RCC_GetPCLK2Freq+0x18>)
 80021d4:	689b      	ldr	r3, [r3, #8]
 80021d6:	f3c3 3342 	ubfx	r3, r3, #13, #3
 80021da:	5cd3      	ldrb	r3, [r2, r3]
 80021dc:	4a03      	ldr	r2, [pc, #12]	; (80021ec <HAL_RCC_GetPCLK2Freq+0x1c>)
 80021de:	6810      	ldr	r0, [r2, #0]
}
 80021e0:	40d8      	lsrs	r0, r3
 80021e2:	4770      	bx	lr
 80021e4:	40023800 	.word	0x40023800
 80021e8:	08005a8a 	.word	0x08005a8a
 80021ec:	2000000c 	.word	0x2000000c

080021f0 <TIM_OC1_SetConfig>:
  uint32_t tmpccmrx = 0U;
  uint32_t tmpccer = 0U;
  uint32_t tmpcr2 = 0U;  

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80021f0:	6a03      	ldr	r3, [r0, #32]
 80021f2:	f023 0301 	bic.w	r3, r3, #1
 80021f6:	6203      	str	r3, [r0, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80021f8:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 = TIMx->CR2;
 80021fa:	6842      	ldr	r2, [r0, #4]
{
 80021fc:	b570      	push	{r4, r5, r6, lr}
  
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80021fe:	6984      	ldr	r4, [r0, #24]
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
  tmpccmrx &= ~TIM_CCMR1_CC1S;
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8002200:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8002202:	f024 0473 	bic.w	r4, r4, #115	; 0x73
  tmpccmrx |= OC_Config->OCMode;
 8002206:	4325      	orrs	r5, r4
  
  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8002208:	688c      	ldr	r4, [r1, #8]
  tmpccer &= ~TIM_CCER_CC1P;
 800220a:	f023 0302 	bic.w	r3, r3, #2
  tmpccer |= OC_Config->OCPolarity;
 800220e:	4323      	orrs	r3, r4

    
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)
 8002210:	4c0c      	ldr	r4, [pc, #48]	; (8002244 <TIM_OC1_SetConfig+0x54>)
 8002212:	42a0      	cmp	r0, r4
 8002214:	d009      	beq.n	800222a <TIM_OC1_SetConfig+0x3a>
 8002216:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 800221a:	42a0      	cmp	r0, r4
 800221c:	d005      	beq.n	800222a <TIM_OC1_SetConfig+0x3a>
    tmpcr2 |= OC_Config->OCIdleState;
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800221e:	6042      	str	r2, [r0, #4]
  
  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
  
  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8002220:	684a      	ldr	r2, [r1, #4]
  TIMx->CCMR1 = tmpccmrx;
 8002222:	6185      	str	r5, [r0, #24]
  TIMx->CCR1 = OC_Config->Pulse;
 8002224:	6342      	str	r2, [r0, #52]	; 0x34
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;  
 8002226:	6203      	str	r3, [r0, #32]
} 
 8002228:	bd70      	pop	{r4, r5, r6, pc}
    tmpccer |= OC_Config->OCNPolarity;
 800222a:	68cc      	ldr	r4, [r1, #12]
    tmpcr2 |= OC_Config->OCNIdleState;
 800222c:	698e      	ldr	r6, [r1, #24]
    tmpccer &= ~TIM_CCER_CC1NP;
 800222e:	f023 0308 	bic.w	r3, r3, #8
    tmpccer |= OC_Config->OCNPolarity;
 8002232:	4323      	orrs	r3, r4
    tmpcr2 |= OC_Config->OCNIdleState;
 8002234:	694c      	ldr	r4, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8002236:	f422 7240 	bic.w	r2, r2, #768	; 0x300
    tmpcr2 |= OC_Config->OCNIdleState;
 800223a:	4334      	orrs	r4, r6
    tmpccer &= ~TIM_CCER_CC1NE;
 800223c:	f023 0304 	bic.w	r3, r3, #4
    tmpcr2 |= OC_Config->OCNIdleState;
 8002240:	4322      	orrs	r2, r4
 8002242:	e7ec      	b.n	800221e <TIM_OC1_SetConfig+0x2e>
 8002244:	40010000 	.word	0x40010000

08002248 <TIM_OC3_SetConfig>:
  uint32_t tmpccmrx = 0U;
  uint32_t tmpccer = 0U;
  uint32_t tmpcr2 = 0U;   

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8002248:	6a03      	ldr	r3, [r0, #32]
 800224a:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800224e:	6203      	str	r3, [r0, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002250:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 = TIMx->CR2;
 8002252:	6842      	ldr	r2, [r0, #4]
{
 8002254:	b570      	push	{r4, r5, r6, lr}
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8002256:	69c4      	ldr	r4, [r0, #28]
    
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
  tmpccmrx &= ~TIM_CCMR2_CC3S;  
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8002258:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR2_CC3S;  
 800225a:	f024 0473 	bic.w	r4, r4, #115	; 0x73
  tmpccmrx |= OC_Config->OCMode;
 800225e:	4325      	orrs	r5, r4
  
  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8002260:	688c      	ldr	r4, [r1, #8]
  tmpccer &= ~TIM_CCER_CC3P;
 8002262:	f423 7300 	bic.w	r3, r3, #512	; 0x200
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8002266:	ea43 2304 	orr.w	r3, r3, r4, lsl #8
    
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)
 800226a:	4c0e      	ldr	r4, [pc, #56]	; (80022a4 <TIM_OC3_SetConfig+0x5c>)
 800226c:	42a0      	cmp	r0, r4
 800226e:	d009      	beq.n	8002284 <TIM_OC3_SetConfig+0x3c>
 8002270:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 8002274:	42a0      	cmp	r0, r4
 8002276:	d005      	beq.n	8002284 <TIM_OC3_SetConfig+0x3c>
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002278:	6042      	str	r2, [r0, #4]
  
  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
  
  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800227a:	684a      	ldr	r2, [r1, #4]
  TIMx->CCMR2 = tmpccmrx;
 800227c:	61c5      	str	r5, [r0, #28]
  TIMx->CCR3 = OC_Config->Pulse;
 800227e:	63c2      	str	r2, [r0, #60]	; 0x3c
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002280:	6203      	str	r3, [r0, #32]
}
 8002282:	bd70      	pop	{r4, r5, r6, pc}
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8002284:	68cc      	ldr	r4, [r1, #12]
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8002286:	698e      	ldr	r6, [r1, #24]
    tmpccer &= ~TIM_CCER_CC3NP;
 8002288:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800228c:	ea43 2304 	orr.w	r3, r3, r4, lsl #8
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8002290:	694c      	ldr	r4, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8002292:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8002296:	4334      	orrs	r4, r6
    tmpccer &= ~TIM_CCER_CC3NE;
 8002298:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800229c:	ea42 1204 	orr.w	r2, r2, r4, lsl #4
 80022a0:	e7ea      	b.n	8002278 <TIM_OC3_SetConfig+0x30>
 80022a2:	bf00      	nop
 80022a4:	40010000 	.word	0x40010000

080022a8 <TIM_OC4_SetConfig>:
  uint32_t tmpccmrx = 0U;
  uint32_t tmpccer = 0U;
  uint32_t tmpcr2 = 0U;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80022a8:	6a03      	ldr	r3, [r0, #32]
 80022aa:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80022ae:	6203      	str	r3, [r0, #32]
{
 80022b0:	b530      	push	{r4, r5, lr}
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80022b2:	6a04      	ldr	r4, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 = TIMx->CR2;
 80022b4:	6843      	ldr	r3, [r0, #4]
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80022b6:	69c2      	ldr	r2, [r0, #28]
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
  tmpccmrx &= ~TIM_CCMR2_CC4S;
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80022b8:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80022ba:	f422 42e6 	bic.w	r2, r2, #29440	; 0x7300
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80022be:	ea42 2205 	orr.w	r2, r2, r5, lsl #8
  
  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80022c2:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC4P;
 80022c4:	f424 5400 	bic.w	r4, r4, #8192	; 0x2000
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80022c8:	ea44 3405 	orr.w	r4, r4, r5, lsl #12
   
  /*if((TIMx == TIM1) || (TIMx == TIM8))*/
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)
 80022cc:	4d09      	ldr	r5, [pc, #36]	; (80022f4 <TIM_OC4_SetConfig+0x4c>)
 80022ce:	42a8      	cmp	r0, r5
 80022d0:	d009      	beq.n	80022e6 <TIM_OC4_SetConfig+0x3e>
 80022d2:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80022d6:	42a8      	cmp	r0, r5
 80022d8:	d005      	beq.n	80022e6 <TIM_OC4_SetConfig+0x3e>
    tmpcr2 &= ~TIM_CR2_OIS4;
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80022da:	6043      	str	r3, [r0, #4]
  
  /* Write to TIMx CCMR2 */  
  TIMx->CCMR2 = tmpccmrx;
    
  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80022dc:	684b      	ldr	r3, [r1, #4]
  TIMx->CCMR2 = tmpccmrx;
 80022de:	61c2      	str	r2, [r0, #28]
  TIMx->CCR4 = OC_Config->Pulse;
 80022e0:	6403      	str	r3, [r0, #64]	; 0x40
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80022e2:	6204      	str	r4, [r0, #32]
}
 80022e4:	bd30      	pop	{r4, r5, pc}
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80022e6:	694d      	ldr	r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS4;
 80022e8:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80022ec:	ea43 1385 	orr.w	r3, r3, r5, lsl #6
 80022f0:	e7f3      	b.n	80022da <TIM_OC4_SetConfig+0x32>
 80022f2:	bf00      	nop
 80022f4:	40010000 	.word	0x40010000

080022f8 <HAL_TIM_Base_Start_IT>:
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80022f8:	6803      	ldr	r3, [r0, #0]
 80022fa:	68da      	ldr	r2, [r3, #12]
 80022fc:	f042 0201 	orr.w	r2, r2, #1
 8002300:	60da      	str	r2, [r3, #12]
  __HAL_TIM_ENABLE(htim);
 8002302:	681a      	ldr	r2, [r3, #0]
 8002304:	f042 0201 	orr.w	r2, r2, #1
 8002308:	601a      	str	r2, [r3, #0]
}
 800230a:	2000      	movs	r0, #0
 800230c:	4770      	bx	lr

0800230e <HAL_TIM_Base_Stop_IT>:
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 800230e:	6803      	ldr	r3, [r0, #0]
 8002310:	68da      	ldr	r2, [r3, #12]
 8002312:	f022 0201 	bic.w	r2, r2, #1
 8002316:	60da      	str	r2, [r3, #12]
  __HAL_TIM_DISABLE(htim);
 8002318:	6a19      	ldr	r1, [r3, #32]
 800231a:	f241 1211 	movw	r2, #4369	; 0x1111
 800231e:	4211      	tst	r1, r2
 8002320:	d108      	bne.n	8002334 <HAL_TIM_Base_Stop_IT+0x26>
 8002322:	6a19      	ldr	r1, [r3, #32]
 8002324:	f240 4244 	movw	r2, #1092	; 0x444
 8002328:	4211      	tst	r1, r2
 800232a:	bf02      	ittt	eq
 800232c:	681a      	ldreq	r2, [r3, #0]
 800232e:	f022 0201 	biceq.w	r2, r2, #1
 8002332:	601a      	streq	r2, [r3, #0]
}
 8002334:	2000      	movs	r0, #0
 8002336:	4770      	bx	lr

08002338 <HAL_TIM_OC_MspInit>:
 8002338:	4770      	bx	lr

0800233a <HAL_TIM_PWM_MspInit>:
 800233a:	4770      	bx	lr

0800233c <HAL_TIM_ConfigClockSource>:
  __HAL_LOCK(htim);
 800233c:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
 8002340:	2b01      	cmp	r3, #1
{
 8002342:	b570      	push	{r4, r5, r6, lr}
 8002344:	f04f 0302 	mov.w	r3, #2
  __HAL_LOCK(htim);
 8002348:	d01c      	beq.n	8002384 <HAL_TIM_ConfigClockSource+0x48>
  htim->State = HAL_TIM_STATE_BUSY;
 800234a:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39
  tmpsmcr = htim->Instance->SMCR;
 800234e:	6803      	ldr	r3, [r0, #0]
  __HAL_LOCK(htim);
 8002350:	2201      	movs	r2, #1
 8002352:	f880 2038 	strb.w	r2, [r0, #56]	; 0x38
  tmpsmcr = htim->Instance->SMCR;
 8002356:	689a      	ldr	r2, [r3, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002358:	f422 427f 	bic.w	r2, r2, #65280	; 0xff00
 800235c:	f022 0277 	bic.w	r2, r2, #119	; 0x77
  htim->Instance->SMCR = tmpsmcr;
 8002360:	609a      	str	r2, [r3, #8]
  switch (sClockSourceConfig->ClockSource)
 8002362:	680a      	ldr	r2, [r1, #0]
 8002364:	2a40      	cmp	r2, #64	; 0x40
 8002366:	d079      	beq.n	800245c <HAL_TIM_ConfigClockSource+0x120>
 8002368:	d819      	bhi.n	800239e <HAL_TIM_ConfigClockSource+0x62>
 800236a:	2a10      	cmp	r2, #16
 800236c:	f000 8093 	beq.w	8002496 <HAL_TIM_ConfigClockSource+0x15a>
 8002370:	d80a      	bhi.n	8002388 <HAL_TIM_ConfigClockSource+0x4c>
 8002372:	2a00      	cmp	r2, #0
 8002374:	f000 8089 	beq.w	800248a <HAL_TIM_ConfigClockSource+0x14e>
  htim->State = HAL_TIM_STATE_READY;
 8002378:	2301      	movs	r3, #1
 800237a:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39
  __HAL_UNLOCK(htim);
 800237e:	2300      	movs	r3, #0
 8002380:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
  __HAL_LOCK(htim);
 8002384:	4618      	mov	r0, r3
}
 8002386:	bd70      	pop	{r4, r5, r6, pc}
  switch (sClockSourceConfig->ClockSource)
 8002388:	2a20      	cmp	r2, #32
 800238a:	f000 808a 	beq.w	80024a2 <HAL_TIM_ConfigClockSource+0x166>
 800238e:	2a30      	cmp	r2, #48	; 0x30
 8002390:	d1f2      	bne.n	8002378 <HAL_TIM_ConfigClockSource+0x3c>
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint16_t TIM_ITRx)
{
  uint32_t tmpsmcr = 0U;
  
   /* Get the TIMx SMCR register value */
   tmpsmcr = TIMx->SMCR;
 8002392:	689a      	ldr	r2, [r3, #8]
   /* Reset the TS Bits */
   tmpsmcr &= ~TIM_SMCR_TS;
 8002394:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   /* Set the Input Trigger source and the slave mode*/
   tmpsmcr |= TIM_ITRx | TIM_SLAVEMODE_EXTERNAL1;
 8002398:	f042 0237 	orr.w	r2, r2, #55	; 0x37
 800239c:	e036      	b.n	800240c <HAL_TIM_ConfigClockSource+0xd0>
  switch (sClockSourceConfig->ClockSource)
 800239e:	2a70      	cmp	r2, #112	; 0x70
 80023a0:	d036      	beq.n	8002410 <HAL_TIM_ConfigClockSource+0xd4>
 80023a2:	d81b      	bhi.n	80023dc <HAL_TIM_ConfigClockSource+0xa0>
 80023a4:	2a50      	cmp	r2, #80	; 0x50
 80023a6:	d042      	beq.n	800242e <HAL_TIM_ConfigClockSource+0xf2>
 80023a8:	2a60      	cmp	r2, #96	; 0x60
 80023aa:	d1e5      	bne.n	8002378 <HAL_TIM_ConfigClockSource+0x3c>
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80023ac:	6a1c      	ldr	r4, [r3, #32]
      TIM_TI2_ConfigInputStage(htim->Instance, 
 80023ae:	684d      	ldr	r5, [r1, #4]
 80023b0:	68ce      	ldr	r6, [r1, #12]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80023b2:	f024 0410 	bic.w	r4, r4, #16
 80023b6:	621c      	str	r4, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80023b8:	6999      	ldr	r1, [r3, #24]
  tmpccer = TIMx->CCER;
 80023ba:	6a1a      	ldr	r2, [r3, #32]
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80023bc:	f421 4170 	bic.w	r1, r1, #61440	; 0xf000
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80023c0:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
  tmpccer |= (TIM_ICPolarity << 4U);
 80023c4:	ea42 1205 	orr.w	r2, r2, r5, lsl #4
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80023c8:	ea41 3106 	orr.w	r1, r1, r6, lsl #12
  TIMx->CCMR1 = tmpccmr1 ;
 80023cc:	6199      	str	r1, [r3, #24]
  TIMx->CCER = tmpccer;
 80023ce:	621a      	str	r2, [r3, #32]
   tmpsmcr = TIMx->SMCR;
 80023d0:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 80023d2:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   tmpsmcr |= TIM_ITRx | TIM_SLAVEMODE_EXTERNAL1;
 80023d6:	f042 0267 	orr.w	r2, r2, #103	; 0x67
 80023da:	e017      	b.n	800240c <HAL_TIM_ConfigClockSource+0xd0>
  switch (sClockSourceConfig->ClockSource)
 80023dc:	f5b2 5f80 	cmp.w	r2, #4096	; 0x1000
 80023e0:	d011      	beq.n	8002406 <HAL_TIM_ConfigClockSource+0xca>
 80023e2:	f5b2 5f00 	cmp.w	r2, #8192	; 0x2000
 80023e6:	d1c7      	bne.n	8002378 <HAL_TIM_ConfigClockSource+0x3c>

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8)));
 80023e8:	688a      	ldr	r2, [r1, #8]
 80023ea:	684d      	ldr	r5, [r1, #4]
  tmpsmcr = TIMx->SMCR;
 80023ec:	689c      	ldr	r4, [r3, #8]
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8)));
 80023ee:	68c9      	ldr	r1, [r1, #12]
 80023f0:	432a      	orrs	r2, r5
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80023f2:	f424 447f 	bic.w	r4, r4, #65280	; 0xff00
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8)));
 80023f6:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 80023fa:	4322      	orrs	r2, r4

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80023fc:	609a      	str	r2, [r3, #8]
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80023fe:	689a      	ldr	r2, [r3, #8]
 8002400:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8002404:	e002      	b.n	800240c <HAL_TIM_ConfigClockSource+0xd0>
      htim->Instance->SMCR &= ~TIM_SMCR_SMS;
 8002406:	689a      	ldr	r2, [r3, #8]
 8002408:	f022 0207 	bic.w	r2, r2, #7
   TIMx->SMCR = tmpsmcr;
 800240c:	609a      	str	r2, [r3, #8]
 800240e:	e7b3      	b.n	8002378 <HAL_TIM_ConfigClockSource+0x3c>
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8)));
 8002410:	688a      	ldr	r2, [r1, #8]
 8002412:	684d      	ldr	r5, [r1, #4]
  tmpsmcr = TIMx->SMCR;
 8002414:	689c      	ldr	r4, [r3, #8]
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8)));
 8002416:	68c9      	ldr	r1, [r1, #12]
 8002418:	432a      	orrs	r2, r5
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800241a:	f424 447f 	bic.w	r4, r4, #65280	; 0xff00
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8)));
 800241e:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8002422:	4322      	orrs	r2, r4
  TIMx->SMCR = tmpsmcr;
 8002424:	609a      	str	r2, [r3, #8]
      tmpsmcr = htim->Instance->SMCR;
 8002426:	689a      	ldr	r2, [r3, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8002428:	f042 0277 	orr.w	r2, r2, #119	; 0x77
 800242c:	e7ee      	b.n	800240c <HAL_TIM_ConfigClockSource+0xd0>
      TIM_TI1_ConfigInputStage(htim->Instance, 
 800242e:	684c      	ldr	r4, [r1, #4]
 8002430:	68ce      	ldr	r6, [r1, #12]
  tmpccer = TIMx->CCER;
 8002432:	6a19      	ldr	r1, [r3, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002434:	6a1d      	ldr	r5, [r3, #32]
 8002436:	f025 0501 	bic.w	r5, r5, #1
 800243a:	621d      	str	r5, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;    
 800243c:	699a      	ldr	r2, [r3, #24]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800243e:	f021 010a 	bic.w	r1, r1, #10
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002442:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8002446:	ea42 1206 	orr.w	r2, r2, r6, lsl #4
  tmpccer |= TIM_ICPolarity;
 800244a:	4321      	orrs	r1, r4
  TIMx->CCMR1 = tmpccmr1;
 800244c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800244e:	6219      	str	r1, [r3, #32]
   tmpsmcr = TIMx->SMCR;
 8002450:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 8002452:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   tmpsmcr |= TIM_ITRx | TIM_SLAVEMODE_EXTERNAL1;
 8002456:	f042 0257 	orr.w	r2, r2, #87	; 0x57
 800245a:	e7d7      	b.n	800240c <HAL_TIM_ConfigClockSource+0xd0>
      TIM_TI1_ConfigInputStage(htim->Instance, 
 800245c:	684c      	ldr	r4, [r1, #4]
 800245e:	68ce      	ldr	r6, [r1, #12]
  tmpccer = TIMx->CCER;
 8002460:	6a19      	ldr	r1, [r3, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002462:	6a1d      	ldr	r5, [r3, #32]
 8002464:	f025 0501 	bic.w	r5, r5, #1
 8002468:	621d      	str	r5, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;    
 800246a:	699a      	ldr	r2, [r3, #24]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800246c:	f021 010a 	bic.w	r1, r1, #10
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002470:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8002474:	ea42 1206 	orr.w	r2, r2, r6, lsl #4
  tmpccer |= TIM_ICPolarity;
 8002478:	4321      	orrs	r1, r4
  TIMx->CCMR1 = tmpccmr1;
 800247a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800247c:	6219      	str	r1, [r3, #32]
   tmpsmcr = TIMx->SMCR;
 800247e:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 8002480:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   tmpsmcr |= TIM_ITRx | TIM_SLAVEMODE_EXTERNAL1;
 8002484:	f042 0247 	orr.w	r2, r2, #71	; 0x47
 8002488:	e7c0      	b.n	800240c <HAL_TIM_ConfigClockSource+0xd0>
   tmpsmcr = TIMx->SMCR;
 800248a:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 800248c:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   tmpsmcr |= TIM_ITRx | TIM_SLAVEMODE_EXTERNAL1;
 8002490:	f042 0207 	orr.w	r2, r2, #7
 8002494:	e7ba      	b.n	800240c <HAL_TIM_ConfigClockSource+0xd0>
   tmpsmcr = TIMx->SMCR;
 8002496:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 8002498:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   tmpsmcr |= TIM_ITRx | TIM_SLAVEMODE_EXTERNAL1;
 800249c:	f042 0217 	orr.w	r2, r2, #23
 80024a0:	e7b4      	b.n	800240c <HAL_TIM_ConfigClockSource+0xd0>
   tmpsmcr = TIMx->SMCR;
 80024a2:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 80024a4:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   tmpsmcr |= TIM_ITRx | TIM_SLAVEMODE_EXTERNAL1;
 80024a8:	f042 0227 	orr.w	r2, r2, #39	; 0x27
 80024ac:	e7ae      	b.n	800240c <HAL_TIM_ConfigClockSource+0xd0>

080024ae <HAL_TIM_PeriodElapsedCallback>:
 80024ae:	4770      	bx	lr

080024b0 <HAL_TIM_OC_DelayElapsedCallback>:
 80024b0:	4770      	bx	lr

080024b2 <HAL_TIM_IC_CaptureCallback>:
 80024b2:	4770      	bx	lr

080024b4 <HAL_TIM_PWM_PulseFinishedCallback>:
 80024b4:	4770      	bx	lr

080024b6 <HAL_TIM_TriggerCallback>:
 80024b6:	4770      	bx	lr

080024b8 <HAL_TIM_IRQHandler>:
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80024b8:	6803      	ldr	r3, [r0, #0]
 80024ba:	691a      	ldr	r2, [r3, #16]
 80024bc:	0791      	lsls	r1, r2, #30
{
 80024be:	b510      	push	{r4, lr}
 80024c0:	4604      	mov	r4, r0
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80024c2:	d50e      	bpl.n	80024e2 <HAL_TIM_IRQHandler+0x2a>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) !=RESET)
 80024c4:	68da      	ldr	r2, [r3, #12]
 80024c6:	0792      	lsls	r2, r2, #30
 80024c8:	d50b      	bpl.n	80024e2 <HAL_TIM_IRQHandler+0x2a>
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80024ca:	f06f 0202 	mvn.w	r2, #2
 80024ce:	611a      	str	r2, [r3, #16]
        if((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80024d0:	699b      	ldr	r3, [r3, #24]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80024d2:	2201      	movs	r2, #1
        if((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80024d4:	079b      	lsls	r3, r3, #30
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80024d6:	7602      	strb	r2, [r0, #24]
        if((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80024d8:	d077      	beq.n	80025ca <HAL_TIM_IRQHandler+0x112>
          HAL_TIM_IC_CaptureCallback(htim);
 80024da:	f7ff ffea 	bl	80024b2 <HAL_TIM_IC_CaptureCallback>
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80024de:	2300      	movs	r3, #0
 80024e0:	7623      	strb	r3, [r4, #24]
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80024e2:	6823      	ldr	r3, [r4, #0]
 80024e4:	691a      	ldr	r2, [r3, #16]
 80024e6:	0750      	lsls	r0, r2, #29
 80024e8:	d510      	bpl.n	800250c <HAL_TIM_IRQHandler+0x54>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) !=RESET)
 80024ea:	68da      	ldr	r2, [r3, #12]
 80024ec:	0751      	lsls	r1, r2, #29
 80024ee:	d50d      	bpl.n	800250c <HAL_TIM_IRQHandler+0x54>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80024f0:	f06f 0204 	mvn.w	r2, #4
 80024f4:	611a      	str	r2, [r3, #16]
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80024f6:	699b      	ldr	r3, [r3, #24]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80024f8:	2202      	movs	r2, #2
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80024fa:	f413 7f40 	tst.w	r3, #768	; 0x300
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80024fe:	7622      	strb	r2, [r4, #24]
        HAL_TIM_IC_CaptureCallback(htim);
 8002500:	4620      	mov	r0, r4
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002502:	d068      	beq.n	80025d6 <HAL_TIM_IRQHandler+0x11e>
        HAL_TIM_IC_CaptureCallback(htim);
 8002504:	f7ff ffd5 	bl	80024b2 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002508:	2300      	movs	r3, #0
 800250a:	7623      	strb	r3, [r4, #24]
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800250c:	6823      	ldr	r3, [r4, #0]
 800250e:	691a      	ldr	r2, [r3, #16]
 8002510:	0712      	lsls	r2, r2, #28
 8002512:	d50f      	bpl.n	8002534 <HAL_TIM_IRQHandler+0x7c>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) !=RESET)
 8002514:	68da      	ldr	r2, [r3, #12]
 8002516:	0710      	lsls	r0, r2, #28
 8002518:	d50c      	bpl.n	8002534 <HAL_TIM_IRQHandler+0x7c>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800251a:	f06f 0208 	mvn.w	r2, #8
 800251e:	611a      	str	r2, [r3, #16]
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002520:	69db      	ldr	r3, [r3, #28]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002522:	2204      	movs	r2, #4
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002524:	0799      	lsls	r1, r3, #30
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002526:	7622      	strb	r2, [r4, #24]
        HAL_TIM_IC_CaptureCallback(htim);
 8002528:	4620      	mov	r0, r4
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800252a:	d05a      	beq.n	80025e2 <HAL_TIM_IRQHandler+0x12a>
        HAL_TIM_IC_CaptureCallback(htim);
 800252c:	f7ff ffc1 	bl	80024b2 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002530:	2300      	movs	r3, #0
 8002532:	7623      	strb	r3, [r4, #24]
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8002534:	6823      	ldr	r3, [r4, #0]
 8002536:	691a      	ldr	r2, [r3, #16]
 8002538:	06d2      	lsls	r2, r2, #27
 800253a:	d510      	bpl.n	800255e <HAL_TIM_IRQHandler+0xa6>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) !=RESET)
 800253c:	68da      	ldr	r2, [r3, #12]
 800253e:	06d0      	lsls	r0, r2, #27
 8002540:	d50d      	bpl.n	800255e <HAL_TIM_IRQHandler+0xa6>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8002542:	f06f 0210 	mvn.w	r2, #16
 8002546:	611a      	str	r2, [r3, #16]
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002548:	69db      	ldr	r3, [r3, #28]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800254a:	2208      	movs	r2, #8
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800254c:	f413 7f40 	tst.w	r3, #768	; 0x300
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002550:	7622      	strb	r2, [r4, #24]
        HAL_TIM_IC_CaptureCallback(htim);
 8002552:	4620      	mov	r0, r4
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002554:	d04b      	beq.n	80025ee <HAL_TIM_IRQHandler+0x136>
        HAL_TIM_IC_CaptureCallback(htim);
 8002556:	f7ff ffac 	bl	80024b2 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800255a:	2300      	movs	r3, #0
 800255c:	7623      	strb	r3, [r4, #24]
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800255e:	6823      	ldr	r3, [r4, #0]
 8002560:	691a      	ldr	r2, [r3, #16]
 8002562:	07d1      	lsls	r1, r2, #31
 8002564:	d508      	bpl.n	8002578 <HAL_TIM_IRQHandler+0xc0>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) !=RESET)
 8002566:	68da      	ldr	r2, [r3, #12]
 8002568:	07d2      	lsls	r2, r2, #31
 800256a:	d505      	bpl.n	8002578 <HAL_TIM_IRQHandler+0xc0>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800256c:	f06f 0201 	mvn.w	r2, #1
 8002570:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 8002572:	4620      	mov	r0, r4
 8002574:	f7ff ff9b 	bl	80024ae <HAL_TIM_PeriodElapsedCallback>
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8002578:	6823      	ldr	r3, [r4, #0]
 800257a:	691a      	ldr	r2, [r3, #16]
 800257c:	0610      	lsls	r0, r2, #24
 800257e:	d508      	bpl.n	8002592 <HAL_TIM_IRQHandler+0xda>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) !=RESET)
 8002580:	68da      	ldr	r2, [r3, #12]
 8002582:	0611      	lsls	r1, r2, #24
 8002584:	d505      	bpl.n	8002592 <HAL_TIM_IRQHandler+0xda>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8002586:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800258a:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 800258c:	4620      	mov	r0, r4
 800258e:	f000 fa5e 	bl	8002a4e <HAL_TIMEx_BreakCallback>
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8002592:	6823      	ldr	r3, [r4, #0]
 8002594:	691a      	ldr	r2, [r3, #16]
 8002596:	0652      	lsls	r2, r2, #25
 8002598:	d508      	bpl.n	80025ac <HAL_TIM_IRQHandler+0xf4>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) !=RESET)
 800259a:	68da      	ldr	r2, [r3, #12]
 800259c:	0650      	lsls	r0, r2, #25
 800259e:	d505      	bpl.n	80025ac <HAL_TIM_IRQHandler+0xf4>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80025a0:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80025a4:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 80025a6:	4620      	mov	r0, r4
 80025a8:	f7ff ff85 	bl	80024b6 <HAL_TIM_TriggerCallback>
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80025ac:	6823      	ldr	r3, [r4, #0]
 80025ae:	691a      	ldr	r2, [r3, #16]
 80025b0:	0691      	lsls	r1, r2, #26
 80025b2:	d522      	bpl.n	80025fa <HAL_TIM_IRQHandler+0x142>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) !=RESET)
 80025b4:	68da      	ldr	r2, [r3, #12]
 80025b6:	0692      	lsls	r2, r2, #26
 80025b8:	d51f      	bpl.n	80025fa <HAL_TIM_IRQHandler+0x142>
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80025ba:	f06f 0220 	mvn.w	r2, #32
      HAL_TIMEx_CommutationCallback(htim);
 80025be:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80025c0:	611a      	str	r2, [r3, #16]
}
 80025c2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
      HAL_TIMEx_CommutationCallback(htim);
 80025c6:	f000 ba41 	b.w	8002a4c <HAL_TIMEx_CommutationCallback>
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80025ca:	f7ff ff71 	bl	80024b0 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80025ce:	4620      	mov	r0, r4
 80025d0:	f7ff ff70 	bl	80024b4 <HAL_TIM_PWM_PulseFinishedCallback>
 80025d4:	e783      	b.n	80024de <HAL_TIM_IRQHandler+0x26>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80025d6:	f7ff ff6b 	bl	80024b0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80025da:	4620      	mov	r0, r4
 80025dc:	f7ff ff6a 	bl	80024b4 <HAL_TIM_PWM_PulseFinishedCallback>
 80025e0:	e792      	b.n	8002508 <HAL_TIM_IRQHandler+0x50>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80025e2:	f7ff ff65 	bl	80024b0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim); 
 80025e6:	4620      	mov	r0, r4
 80025e8:	f7ff ff64 	bl	80024b4 <HAL_TIM_PWM_PulseFinishedCallback>
 80025ec:	e7a0      	b.n	8002530 <HAL_TIM_IRQHandler+0x78>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80025ee:	f7ff ff5f 	bl	80024b0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80025f2:	4620      	mov	r0, r4
 80025f4:	f7ff ff5e 	bl	80024b4 <HAL_TIM_PWM_PulseFinishedCallback>
 80025f8:	e7af      	b.n	800255a <HAL_TIM_IRQHandler+0xa2>
 80025fa:	bd10      	pop	{r4, pc}

080025fc <TIM_Base_SetConfig>:
  if(IS_TIM_CC3_INSTANCE(TIMx) != RESET)   
 80025fc:	4a2e      	ldr	r2, [pc, #184]	; (80026b8 <TIM_Base_SetConfig+0xbc>)
  tmpcr1 = TIMx->CR1;
 80025fe:	6803      	ldr	r3, [r0, #0]
  if(IS_TIM_CC3_INSTANCE(TIMx) != RESET)   
 8002600:	4290      	cmp	r0, r2
 8002602:	d012      	beq.n	800262a <TIM_Base_SetConfig+0x2e>
 8002604:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8002608:	d00f      	beq.n	800262a <TIM_Base_SetConfig+0x2e>
 800260a:	f5a2 427c 	sub.w	r2, r2, #64512	; 0xfc00
 800260e:	4290      	cmp	r0, r2
 8002610:	d00b      	beq.n	800262a <TIM_Base_SetConfig+0x2e>
 8002612:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8002616:	4290      	cmp	r0, r2
 8002618:	d007      	beq.n	800262a <TIM_Base_SetConfig+0x2e>
 800261a:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800261e:	4290      	cmp	r0, r2
 8002620:	d003      	beq.n	800262a <TIM_Base_SetConfig+0x2e>
 8002622:	f502 4278 	add.w	r2, r2, #63488	; 0xf800
 8002626:	4290      	cmp	r0, r2
 8002628:	d11d      	bne.n	8002666 <TIM_Base_SetConfig+0x6a>
    tmpcr1 |= Structure->CounterMode;
 800262a:	684a      	ldr	r2, [r1, #4]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800262c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8002630:	4313      	orrs	r3, r2
  if(IS_TIM_CC1_INSTANCE(TIMx) != RESET)  
 8002632:	4a21      	ldr	r2, [pc, #132]	; (80026b8 <TIM_Base_SetConfig+0xbc>)
 8002634:	4290      	cmp	r0, r2
 8002636:	d104      	bne.n	8002642 <TIM_Base_SetConfig+0x46>
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002638:	68ca      	ldr	r2, [r1, #12]
    tmpcr1 &= ~TIM_CR1_CKD;
 800263a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800263e:	4313      	orrs	r3, r2
 8002640:	e028      	b.n	8002694 <TIM_Base_SetConfig+0x98>
  if(IS_TIM_CC1_INSTANCE(TIMx) != RESET)  
 8002642:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8002646:	d0f7      	beq.n	8002638 <TIM_Base_SetConfig+0x3c>
 8002648:	4a1c      	ldr	r2, [pc, #112]	; (80026bc <TIM_Base_SetConfig+0xc0>)
 800264a:	4290      	cmp	r0, r2
 800264c:	d0f4      	beq.n	8002638 <TIM_Base_SetConfig+0x3c>
 800264e:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8002652:	4290      	cmp	r0, r2
 8002654:	d0f0      	beq.n	8002638 <TIM_Base_SetConfig+0x3c>
 8002656:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800265a:	4290      	cmp	r0, r2
 800265c:	d0ec      	beq.n	8002638 <TIM_Base_SetConfig+0x3c>
 800265e:	f502 4278 	add.w	r2, r2, #63488	; 0xf800
 8002662:	4290      	cmp	r0, r2
 8002664:	d0e8      	beq.n	8002638 <TIM_Base_SetConfig+0x3c>
 8002666:	4a16      	ldr	r2, [pc, #88]	; (80026c0 <TIM_Base_SetConfig+0xc4>)
 8002668:	4290      	cmp	r0, r2
 800266a:	d0e5      	beq.n	8002638 <TIM_Base_SetConfig+0x3c>
 800266c:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8002670:	4290      	cmp	r0, r2
 8002672:	d0e1      	beq.n	8002638 <TIM_Base_SetConfig+0x3c>
 8002674:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8002678:	4290      	cmp	r0, r2
 800267a:	d0dd      	beq.n	8002638 <TIM_Base_SetConfig+0x3c>
 800267c:	f5a2 3298 	sub.w	r2, r2, #77824	; 0x13000
 8002680:	4290      	cmp	r0, r2
 8002682:	d0d9      	beq.n	8002638 <TIM_Base_SetConfig+0x3c>
 8002684:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8002688:	4290      	cmp	r0, r2
 800268a:	d0d5      	beq.n	8002638 <TIM_Base_SetConfig+0x3c>
 800268c:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8002690:	4290      	cmp	r0, r2
 8002692:	d0d1      	beq.n	8002638 <TIM_Base_SetConfig+0x3c>
  TIMx->CR1 = tmpcr1;
 8002694:	6003      	str	r3, [r0, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002696:	688b      	ldr	r3, [r1, #8]
 8002698:	62c3      	str	r3, [r0, #44]	; 0x2c
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 800269a:	680b      	ldr	r3, [r1, #0]
 800269c:	6283      	str	r3, [r0, #40]	; 0x28
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)  
 800269e:	4b06      	ldr	r3, [pc, #24]	; (80026b8 <TIM_Base_SetConfig+0xbc>)
 80026a0:	4298      	cmp	r0, r3
 80026a2:	d006      	beq.n	80026b2 <TIM_Base_SetConfig+0xb6>
 80026a4:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80026a8:	4298      	cmp	r0, r3
 80026aa:	d002      	beq.n	80026b2 <TIM_Base_SetConfig+0xb6>
  TIMx->EGR = TIM_EGR_UG;
 80026ac:	2301      	movs	r3, #1
 80026ae:	6143      	str	r3, [r0, #20]
}
 80026b0:	4770      	bx	lr
    TIMx->RCR = Structure->RepetitionCounter;
 80026b2:	690b      	ldr	r3, [r1, #16]
 80026b4:	6303      	str	r3, [r0, #48]	; 0x30
 80026b6:	e7f9      	b.n	80026ac <TIM_Base_SetConfig+0xb0>
 80026b8:	40010000 	.word	0x40010000
 80026bc:	40000400 	.word	0x40000400
 80026c0:	40014000 	.word	0x40014000

080026c4 <HAL_TIM_Base_Init>:
{ 
 80026c4:	b510      	push	{r4, lr}
  if(htim == NULL)
 80026c6:	4604      	mov	r4, r0
 80026c8:	b1a0      	cbz	r0, 80026f4 <HAL_TIM_Base_Init+0x30>
  if(htim->State == HAL_TIM_STATE_RESET)
 80026ca:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 80026ce:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 80026d2:	b91b      	cbnz	r3, 80026dc <HAL_TIM_Base_Init+0x18>
    htim->Lock = HAL_UNLOCKED;
 80026d4:	f880 2038 	strb.w	r2, [r0, #56]	; 0x38
    HAL_TIM_Base_MspInit(htim);
 80026d8:	f001 fa3e 	bl	8003b58 <HAL_TIM_Base_MspInit>
  htim->State= HAL_TIM_STATE_BUSY;
 80026dc:	2302      	movs	r3, #2
 80026de:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  TIM_Base_SetConfig(htim->Instance, &htim->Init); 
 80026e2:	6820      	ldr	r0, [r4, #0]
 80026e4:	1d21      	adds	r1, r4, #4
 80026e6:	f7ff ff89 	bl	80025fc <TIM_Base_SetConfig>
  htim->State= HAL_TIM_STATE_READY;
 80026ea:	2301      	movs	r3, #1
 80026ec:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  return HAL_OK;
 80026f0:	2000      	movs	r0, #0
 80026f2:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 80026f4:	2001      	movs	r0, #1
}
 80026f6:	bd10      	pop	{r4, pc}

080026f8 <HAL_TIM_OC_Init>:
{
 80026f8:	b510      	push	{r4, lr}
  if(htim == NULL)
 80026fa:	4604      	mov	r4, r0
 80026fc:	b1a0      	cbz	r0, 8002728 <HAL_TIM_OC_Init+0x30>
  if(htim->State == HAL_TIM_STATE_RESET)
 80026fe:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 8002702:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8002706:	b91b      	cbnz	r3, 8002710 <HAL_TIM_OC_Init+0x18>
    htim->Lock = HAL_UNLOCKED;
 8002708:	f880 2038 	strb.w	r2, [r0, #56]	; 0x38
    HAL_TIM_OC_MspInit(htim);
 800270c:	f7ff fe14 	bl	8002338 <HAL_TIM_OC_MspInit>
  htim->State= HAL_TIM_STATE_BUSY;
 8002710:	2302      	movs	r3, #2
 8002712:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  TIM_Base_SetConfig(htim->Instance,  &htim->Init); 
 8002716:	6820      	ldr	r0, [r4, #0]
 8002718:	1d21      	adds	r1, r4, #4
 800271a:	f7ff ff6f 	bl	80025fc <TIM_Base_SetConfig>
  htim->State= HAL_TIM_STATE_READY;
 800271e:	2301      	movs	r3, #1
 8002720:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  return HAL_OK;
 8002724:	2000      	movs	r0, #0
 8002726:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8002728:	2001      	movs	r0, #1
}
 800272a:	bd10      	pop	{r4, pc}

0800272c <HAL_TIM_PWM_Init>:
{
 800272c:	b510      	push	{r4, lr}
  if(htim == NULL)
 800272e:	4604      	mov	r4, r0
 8002730:	b1a0      	cbz	r0, 800275c <HAL_TIM_PWM_Init+0x30>
  if(htim->State == HAL_TIM_STATE_RESET)
 8002732:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 8002736:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 800273a:	b91b      	cbnz	r3, 8002744 <HAL_TIM_PWM_Init+0x18>
    htim->Lock = HAL_UNLOCKED;
 800273c:	f880 2038 	strb.w	r2, [r0, #56]	; 0x38
    HAL_TIM_PWM_MspInit(htim);
 8002740:	f7ff fdfb 	bl	800233a <HAL_TIM_PWM_MspInit>
  htim->State= HAL_TIM_STATE_BUSY;  
 8002744:	2302      	movs	r3, #2
 8002746:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  TIM_Base_SetConfig(htim->Instance, &htim->Init); 
 800274a:	6820      	ldr	r0, [r4, #0]
 800274c:	1d21      	adds	r1, r4, #4
 800274e:	f7ff ff55 	bl	80025fc <TIM_Base_SetConfig>
  htim->State= HAL_TIM_STATE_READY;
 8002752:	2301      	movs	r3, #1
 8002754:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  return HAL_OK;
 8002758:	2000      	movs	r0, #0
 800275a:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 800275c:	2001      	movs	r0, #1
}  
 800275e:	bd10      	pop	{r4, pc}

08002760 <TIM_OC2_SetConfig>:
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002760:	6a03      	ldr	r3, [r0, #32]
 8002762:	f023 0310 	bic.w	r3, r3, #16
 8002766:	6203      	str	r3, [r0, #32]
  tmpccer = TIMx->CCER;
 8002768:	6a03      	ldr	r3, [r0, #32]
  tmpcr2 = TIMx->CR2;
 800276a:	6842      	ldr	r2, [r0, #4]
{
 800276c:	b570      	push	{r4, r5, r6, lr}
  tmpccmrx = TIMx->CCMR1;
 800276e:	6984      	ldr	r4, [r0, #24]
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8002770:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8002772:	f424 44e6 	bic.w	r4, r4, #29440	; 0x7300
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8002776:	ea44 2505 	orr.w	r5, r4, r5, lsl #8
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800277a:	688c      	ldr	r4, [r1, #8]
  tmpccer &= ~TIM_CCER_CC2P;
 800277c:	f023 0320 	bic.w	r3, r3, #32
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8002780:	ea43 1304 	orr.w	r3, r3, r4, lsl #4
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)
 8002784:	4c0d      	ldr	r4, [pc, #52]	; (80027bc <TIM_OC2_SetConfig+0x5c>)
 8002786:	42a0      	cmp	r0, r4
 8002788:	d009      	beq.n	800279e <TIM_OC2_SetConfig+0x3e>
 800278a:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 800278e:	42a0      	cmp	r0, r4
 8002790:	d005      	beq.n	800279e <TIM_OC2_SetConfig+0x3e>
  TIMx->CR2 = tmpcr2;
 8002792:	6042      	str	r2, [r0, #4]
  TIMx->CCR2 = OC_Config->Pulse;
 8002794:	684a      	ldr	r2, [r1, #4]
  TIMx->CCMR1 = tmpccmrx;
 8002796:	6185      	str	r5, [r0, #24]
  TIMx->CCR2 = OC_Config->Pulse;
 8002798:	6382      	str	r2, [r0, #56]	; 0x38
  TIMx->CCER = tmpccer;
 800279a:	6203      	str	r3, [r0, #32]
}
 800279c:	bd70      	pop	{r4, r5, r6, pc}
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800279e:	68cc      	ldr	r4, [r1, #12]
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80027a0:	698e      	ldr	r6, [r1, #24]
    tmpccer &= ~TIM_CCER_CC2NP;
 80027a2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80027a6:	ea43 1304 	orr.w	r3, r3, r4, lsl #4
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80027aa:	694c      	ldr	r4, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80027ac:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80027b0:	4334      	orrs	r4, r6
    tmpccer &= ~TIM_CCER_CC2NE;
 80027b2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80027b6:	ea42 0284 	orr.w	r2, r2, r4, lsl #2
 80027ba:	e7ea      	b.n	8002792 <TIM_OC2_SetConfig+0x32>
 80027bc:	40010000 	.word	0x40010000

080027c0 <HAL_TIM_OC_ConfigChannel>:
{
 80027c0:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(htim); 
 80027c2:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
 80027c6:	2b01      	cmp	r3, #1
{
 80027c8:	4604      	mov	r4, r0
 80027ca:	f04f 0002 	mov.w	r0, #2
  __HAL_LOCK(htim); 
 80027ce:	d018      	beq.n	8002802 <HAL_TIM_OC_ConfigChannel+0x42>
 80027d0:	2301      	movs	r3, #1
 80027d2:	f884 3038 	strb.w	r3, [r4, #56]	; 0x38
  htim->State = HAL_TIM_STATE_BUSY;
 80027d6:	f884 0039 	strb.w	r0, [r4, #57]	; 0x39
 80027da:	461d      	mov	r5, r3
  switch (Channel)
 80027dc:	2a0c      	cmp	r2, #12
 80027de:	d80b      	bhi.n	80027f8 <HAL_TIM_OC_ConfigChannel+0x38>
 80027e0:	e8df f002 	tbb	[pc, r2]
 80027e4:	0a0a0a07 	.word	0x0a0a0a07
 80027e8:	0a0a0a10 	.word	0x0a0a0a10
 80027ec:	0a0a0a14 	.word	0x0a0a0a14
 80027f0:	18          	.byte	0x18
 80027f1:	00          	.byte	0x00
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80027f2:	6820      	ldr	r0, [r4, #0]
 80027f4:	f7ff fcfc 	bl	80021f0 <TIM_OC1_SetConfig>
  __HAL_UNLOCK(htim); 
 80027f8:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 80027fa:	f884 5039 	strb.w	r5, [r4, #57]	; 0x39
  __HAL_UNLOCK(htim); 
 80027fe:	f884 0038 	strb.w	r0, [r4, #56]	; 0x38
}
 8002802:	bd38      	pop	{r3, r4, r5, pc}
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8002804:	6820      	ldr	r0, [r4, #0]
 8002806:	f7ff ffab 	bl	8002760 <TIM_OC2_SetConfig>
    break;
 800280a:	e7f5      	b.n	80027f8 <HAL_TIM_OC_ConfigChannel+0x38>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800280c:	6820      	ldr	r0, [r4, #0]
 800280e:	f7ff fd1b 	bl	8002248 <TIM_OC3_SetConfig>
    break;
 8002812:	e7f1      	b.n	80027f8 <HAL_TIM_OC_ConfigChannel+0x38>
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8002814:	6820      	ldr	r0, [r4, #0]
 8002816:	f7ff fd47 	bl	80022a8 <TIM_OC4_SetConfig>
    break;
 800281a:	e7ed      	b.n	80027f8 <HAL_TIM_OC_ConfigChannel+0x38>

0800281c <HAL_TIM_PWM_ConfigChannel>:
{
 800281c:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(htim);
 800281e:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
 8002822:	2b01      	cmp	r3, #1
{
 8002824:	4604      	mov	r4, r0
 8002826:	f04f 0002 	mov.w	r0, #2
  __HAL_LOCK(htim);
 800282a:	d025      	beq.n	8002878 <HAL_TIM_PWM_ConfigChannel+0x5c>
 800282c:	2301      	movs	r3, #1
 800282e:	f884 3038 	strb.w	r3, [r4, #56]	; 0x38
  htim->State = HAL_TIM_STATE_BUSY;
 8002832:	f884 0039 	strb.w	r0, [r4, #57]	; 0x39
  switch (Channel)
 8002836:	2a0c      	cmp	r2, #12
 8002838:	d818      	bhi.n	800286c <HAL_TIM_PWM_ConfigChannel+0x50>
 800283a:	e8df f002 	tbb	[pc, r2]
 800283e:	1707      	.short	0x1707
 8002840:	171e1717 	.word	0x171e1717
 8002844:	172f1717 	.word	0x172f1717
 8002848:	1717      	.short	0x1717
 800284a:	40          	.byte	0x40
 800284b:	00          	.byte	0x00
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800284c:	6820      	ldr	r0, [r4, #0]
 800284e:	f7ff fccf 	bl	80021f0 <TIM_OC1_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8002852:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8002854:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8002856:	699a      	ldr	r2, [r3, #24]
 8002858:	f042 0208 	orr.w	r2, r2, #8
 800285c:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800285e:	699a      	ldr	r2, [r3, #24]
 8002860:	f022 0204 	bic.w	r2, r2, #4
 8002864:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8002866:	699a      	ldr	r2, [r3, #24]
 8002868:	430a      	orrs	r2, r1
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800286a:	619a      	str	r2, [r3, #24]
  htim->State = HAL_TIM_STATE_READY;
 800286c:	2301      	movs	r3, #1
  __HAL_UNLOCK(htim);
 800286e:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 8002870:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  __HAL_UNLOCK(htim);
 8002874:	f884 0038 	strb.w	r0, [r4, #56]	; 0x38
}
 8002878:	bd38      	pop	{r3, r4, r5, pc}
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800287a:	6820      	ldr	r0, [r4, #0]
 800287c:	f7ff ff70 	bl	8002760 <TIM_OC2_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8002880:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8002882:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8002884:	699a      	ldr	r2, [r3, #24]
 8002886:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800288a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800288c:	699a      	ldr	r2, [r3, #24]
 800288e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002892:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8002894:	699a      	ldr	r2, [r3, #24]
 8002896:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 800289a:	e7e6      	b.n	800286a <HAL_TIM_PWM_ConfigChannel+0x4e>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800289c:	6820      	ldr	r0, [r4, #0]
 800289e:	f7ff fcd3 	bl	8002248 <TIM_OC3_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80028a2:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;  
 80028a4:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80028a6:	69da      	ldr	r2, [r3, #28]
 80028a8:	f042 0208 	orr.w	r2, r2, #8
 80028ac:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80028ae:	69da      	ldr	r2, [r3, #28]
 80028b0:	f022 0204 	bic.w	r2, r2, #4
 80028b4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;  
 80028b6:	69da      	ldr	r2, [r3, #28]
 80028b8:	430a      	orrs	r2, r1
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;  
 80028ba:	61da      	str	r2, [r3, #28]
    break;
 80028bc:	e7d6      	b.n	800286c <HAL_TIM_PWM_ConfigChannel+0x50>
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80028be:	6820      	ldr	r0, [r4, #0]
 80028c0:	f7ff fcf2 	bl	80022a8 <TIM_OC4_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80028c4:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;  
 80028c6:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80028c8:	69da      	ldr	r2, [r3, #28]
 80028ca:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80028ce:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80028d0:	69da      	ldr	r2, [r3, #28]
 80028d2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80028d6:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;  
 80028d8:	69da      	ldr	r2, [r3, #28]
 80028da:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 80028de:	e7ec      	b.n	80028ba <HAL_TIM_PWM_ConfigChannel+0x9e>

080028e0 <TIM_CCxChannelCmd>:
  TIMx->CCER &= ~tmp;
 80028e0:	6a03      	ldr	r3, [r0, #32]
{
 80028e2:	b510      	push	{r4, lr}
  tmp = TIM_CCER_CC1E << Channel;
 80028e4:	2401      	movs	r4, #1
 80028e6:	408c      	lsls	r4, r1
  TIMx->CCER &= ~tmp;
 80028e8:	ea23 0304 	bic.w	r3, r3, r4
 80028ec:	6203      	str	r3, [r0, #32]
  TIMx->CCER |= (uint32_t)(ChannelState << Channel);
 80028ee:	6a03      	ldr	r3, [r0, #32]
 80028f0:	408a      	lsls	r2, r1
 80028f2:	431a      	orrs	r2, r3
 80028f4:	6202      	str	r2, [r0, #32]
 80028f6:	bd10      	pop	{r4, pc}

080028f8 <HAL_TIM_PWM_Start_IT>:
{
 80028f8:	b510      	push	{r4, lr}
 80028fa:	4604      	mov	r4, r0
  switch (Channel)
 80028fc:	290c      	cmp	r1, #12
 80028fe:	d80d      	bhi.n	800291c <HAL_TIM_PWM_Start_IT+0x24>
 8002900:	e8df f001 	tbb	[pc, r1]
 8002904:	0c0c0c07 	.word	0x0c0c0c07
 8002908:	0c0c0c22 	.word	0x0c0c0c22
 800290c:	0c0c0c27 	.word	0x0c0c0c27
 8002910:	2c          	.byte	0x2c
 8002911:	00          	.byte	0x00
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8002912:	6802      	ldr	r2, [r0, #0]
 8002914:	68d3      	ldr	r3, [r2, #12]
 8002916:	f043 0302 	orr.w	r3, r3, #2
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 800291a:	60d3      	str	r3, [r2, #12]
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800291c:	2201      	movs	r2, #1
 800291e:	6820      	ldr	r0, [r4, #0]
 8002920:	f7ff ffde 	bl	80028e0 <TIM_CCxChannelCmd>
  if(IS_TIM_ADVANCED_INSTANCE(htim->Instance) != RESET)  
 8002924:	6823      	ldr	r3, [r4, #0]
 8002926:	4a10      	ldr	r2, [pc, #64]	; (8002968 <HAL_TIM_PWM_Start_IT+0x70>)
 8002928:	4293      	cmp	r3, r2
 800292a:	d003      	beq.n	8002934 <HAL_TIM_PWM_Start_IT+0x3c>
 800292c:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8002930:	4293      	cmp	r3, r2
 8002932:	d103      	bne.n	800293c <HAL_TIM_PWM_Start_IT+0x44>
    __HAL_TIM_MOE_ENABLE(htim);
 8002934:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002936:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800293a:	645a      	str	r2, [r3, #68]	; 0x44
  __HAL_TIM_ENABLE(htim);
 800293c:	681a      	ldr	r2, [r3, #0]
 800293e:	f042 0201 	orr.w	r2, r2, #1
 8002942:	601a      	str	r2, [r3, #0]
} 
 8002944:	2000      	movs	r0, #0
 8002946:	bd10      	pop	{r4, pc}
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8002948:	6802      	ldr	r2, [r0, #0]
 800294a:	68d3      	ldr	r3, [r2, #12]
 800294c:	f043 0304 	orr.w	r3, r3, #4
 8002950:	e7e3      	b.n	800291a <HAL_TIM_PWM_Start_IT+0x22>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8002952:	6802      	ldr	r2, [r0, #0]
 8002954:	68d3      	ldr	r3, [r2, #12]
 8002956:	f043 0308 	orr.w	r3, r3, #8
 800295a:	e7de      	b.n	800291a <HAL_TIM_PWM_Start_IT+0x22>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 800295c:	6802      	ldr	r2, [r0, #0]
 800295e:	68d3      	ldr	r3, [r2, #12]
 8002960:	f043 0310 	orr.w	r3, r3, #16
 8002964:	e7d9      	b.n	800291a <HAL_TIM_PWM_Start_IT+0x22>
 8002966:	bf00      	nop
 8002968:	40010000 	.word	0x40010000

0800296c <HAL_TIM_PWM_Stop_IT>:
{
 800296c:	b510      	push	{r4, lr}
 800296e:	4604      	mov	r4, r0
  switch (Channel)
 8002970:	290c      	cmp	r1, #12
 8002972:	d80d      	bhi.n	8002990 <HAL_TIM_PWM_Stop_IT+0x24>
 8002974:	e8df f001 	tbb	[pc, r1]
 8002978:	0c0c0c07 	.word	0x0c0c0c07
 800297c:	0c0c0c36 	.word	0x0c0c0c36
 8002980:	0c0c0c3b 	.word	0x0c0c0c3b
 8002984:	40          	.byte	0x40
 8002985:	00          	.byte	0x00
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC1);
 8002986:	6802      	ldr	r2, [r0, #0]
 8002988:	68d3      	ldr	r3, [r2, #12]
 800298a:	f023 0302 	bic.w	r3, r3, #2
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC4);
 800298e:	60d3      	str	r3, [r2, #12]
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8002990:	2200      	movs	r2, #0
 8002992:	6820      	ldr	r0, [r4, #0]
 8002994:	f7ff ffa4 	bl	80028e0 <TIM_CCxChannelCmd>
  if(IS_TIM_ADVANCED_INSTANCE(htim->Instance) != RESET)  
 8002998:	6823      	ldr	r3, [r4, #0]
 800299a:	4a1a      	ldr	r2, [pc, #104]	; (8002a04 <HAL_TIM_PWM_Stop_IT+0x98>)
 800299c:	4293      	cmp	r3, r2
 800299e:	d003      	beq.n	80029a8 <HAL_TIM_PWM_Stop_IT+0x3c>
 80029a0:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80029a4:	4293      	cmp	r3, r2
 80029a6:	d10d      	bne.n	80029c4 <HAL_TIM_PWM_Stop_IT+0x58>
    __HAL_TIM_MOE_DISABLE(htim);
 80029a8:	6a19      	ldr	r1, [r3, #32]
 80029aa:	f241 1211 	movw	r2, #4369	; 0x1111
 80029ae:	4211      	tst	r1, r2
 80029b0:	d108      	bne.n	80029c4 <HAL_TIM_PWM_Stop_IT+0x58>
 80029b2:	6a19      	ldr	r1, [r3, #32]
 80029b4:	f240 4244 	movw	r2, #1092	; 0x444
 80029b8:	4211      	tst	r1, r2
 80029ba:	bf02      	ittt	eq
 80029bc:	6c5a      	ldreq	r2, [r3, #68]	; 0x44
 80029be:	f422 4200 	biceq.w	r2, r2, #32768	; 0x8000
 80029c2:	645a      	streq	r2, [r3, #68]	; 0x44
  __HAL_TIM_DISABLE(htim);
 80029c4:	6a19      	ldr	r1, [r3, #32]
 80029c6:	f241 1211 	movw	r2, #4369	; 0x1111
 80029ca:	4211      	tst	r1, r2
 80029cc:	d108      	bne.n	80029e0 <HAL_TIM_PWM_Stop_IT+0x74>
 80029ce:	6a19      	ldr	r1, [r3, #32]
 80029d0:	f240 4244 	movw	r2, #1092	; 0x444
 80029d4:	4211      	tst	r1, r2
 80029d6:	d103      	bne.n	80029e0 <HAL_TIM_PWM_Stop_IT+0x74>
 80029d8:	681a      	ldr	r2, [r3, #0]
 80029da:	f022 0201 	bic.w	r2, r2, #1
 80029de:	601a      	str	r2, [r3, #0]
} 
 80029e0:	2000      	movs	r0, #0
 80029e2:	bd10      	pop	{r4, pc}
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC2);
 80029e4:	6802      	ldr	r2, [r0, #0]
 80029e6:	68d3      	ldr	r3, [r2, #12]
 80029e8:	f023 0304 	bic.w	r3, r3, #4
 80029ec:	e7cf      	b.n	800298e <HAL_TIM_PWM_Stop_IT+0x22>
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC3);
 80029ee:	6802      	ldr	r2, [r0, #0]
 80029f0:	68d3      	ldr	r3, [r2, #12]
 80029f2:	f023 0308 	bic.w	r3, r3, #8
 80029f6:	e7ca      	b.n	800298e <HAL_TIM_PWM_Stop_IT+0x22>
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC4);
 80029f8:	6802      	ldr	r2, [r0, #0]
 80029fa:	68d3      	ldr	r3, [r2, #12]
 80029fc:	f023 0310 	bic.w	r3, r3, #16
 8002a00:	e7c5      	b.n	800298e <HAL_TIM_PWM_Stop_IT+0x22>
 8002a02:	bf00      	nop
 8002a04:	40010000 	.word	0x40010000

08002a08 <HAL_TIMEx_MasterConfigSynchronization>:
  /* Check the parameters */
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));
  
  __HAL_LOCK(htim);
 8002a08:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
 8002a0c:	2b01      	cmp	r3, #1
{
 8002a0e:	b510      	push	{r4, lr}
 8002a10:	f04f 0302 	mov.w	r3, #2
  __HAL_LOCK(htim);
 8002a14:	d018      	beq.n	8002a48 <HAL_TIMEx_MasterConfigSynchronization+0x40>
  
  htim->State = HAL_TIM_STATE_BUSY;
 8002a16:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39

  /* Reset the MMS Bits */
  htim->Instance->CR2 &= ~TIM_CR2_MMS;
 8002a1a:	6803      	ldr	r3, [r0, #0]
  /* Select the TRGO source */
  htim->Instance->CR2 |= sMasterConfig->MasterOutputTrigger;
 8002a1c:	680c      	ldr	r4, [r1, #0]
  htim->Instance->CR2 &= ~TIM_CR2_MMS;
 8002a1e:	685a      	ldr	r2, [r3, #4]

  /* Reset the MSM Bit */
  htim->Instance->SMCR &= ~TIM_SMCR_MSM;
  /* Set or Reset the MSM Bit */
  htim->Instance->SMCR |= sMasterConfig->MasterSlaveMode;
 8002a20:	6849      	ldr	r1, [r1, #4]
  htim->Instance->CR2 &= ~TIM_CR2_MMS;
 8002a22:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8002a26:	605a      	str	r2, [r3, #4]
  htim->Instance->CR2 |= sMasterConfig->MasterOutputTrigger;
 8002a28:	685a      	ldr	r2, [r3, #4]
 8002a2a:	4322      	orrs	r2, r4
 8002a2c:	605a      	str	r2, [r3, #4]
  htim->Instance->SMCR &= ~TIM_SMCR_MSM;
 8002a2e:	689a      	ldr	r2, [r3, #8]
 8002a30:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002a34:	609a      	str	r2, [r3, #8]
  htim->Instance->SMCR |= sMasterConfig->MasterSlaveMode;
 8002a36:	689a      	ldr	r2, [r3, #8]
 8002a38:	430a      	orrs	r2, r1
 8002a3a:	609a      	str	r2, [r3, #8]
  
  htim->State = HAL_TIM_STATE_READY;
 8002a3c:	2301      	movs	r3, #1
 8002a3e:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39
  
  __HAL_UNLOCK(htim);
 8002a42:	2300      	movs	r3, #0
 8002a44:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
  __HAL_LOCK(htim);
 8002a48:	4618      	mov	r0, r3
  
  return HAL_OK;
} 
 8002a4a:	bd10      	pop	{r4, pc}

08002a4c <HAL_TIMEx_CommutationCallback>:
 8002a4c:	4770      	bx	lr

08002a4e <HAL_TIMEx_BreakCallback>:
  * @param  htim pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8002a4e:	4770      	bx	lr

08002a50 <UART_EndRxTransfer>:
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002a50:	6803      	ldr	r3, [r0, #0]
 8002a52:	68da      	ldr	r2, [r3, #12]
 8002a54:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8002a58:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002a5a:	695a      	ldr	r2, [r3, #20]
 8002a5c:	f022 0201 	bic.w	r2, r2, #1
 8002a60:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8002a62:	2320      	movs	r3, #32
 8002a64:	f880 303a 	strb.w	r3, [r0, #58]	; 0x3a
 8002a68:	4770      	bx	lr
	...

08002a6c <UART_SetConfig>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002a6c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  assert_param(IS_UART_STOPBITS(huart->Init.StopBits));
  assert_param(IS_UART_PARITY(huart->Init.Parity));
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = huart->Instance->CR2;
 8002a70:	6806      	ldr	r6, [r0, #0]

  /* Clear STOP[13:12] bits */
  tmpreg &= (uint32_t)~((uint32_t)USART_CR2_STOP);

  /* Configure the UART Stop Bits: Set STOP[13:12] bits according to huart->Init.StopBits value */
  tmpreg |= (uint32_t)huart->Init.StopBits;
 8002a72:	68c2      	ldr	r2, [r0, #12]
  tmpreg = huart->Instance->CR2;
 8002a74:	6933      	ldr	r3, [r6, #16]
  /* Configure the UART Word Length, Parity and mode: 
     Set the M bits according to huart->Init.WordLength value 
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8002a76:	69c1      	ldr	r1, [r0, #28]
  tmpreg &= (uint32_t)~((uint32_t)USART_CR2_STOP);
 8002a78:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
  tmpreg |= (uint32_t)huart->Init.StopBits;
 8002a7c:	4313      	orrs	r3, r2
  WRITE_REG(huart->Instance->CR2, (uint32_t)tmpreg);
 8002a7e:	6133      	str	r3, [r6, #16]
{
 8002a80:	4604      	mov	r4, r0
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8002a82:	6883      	ldr	r3, [r0, #8]
 8002a84:	6900      	ldr	r0, [r0, #16]
  tmpreg = huart->Instance->CR1;
 8002a86:	68f2      	ldr	r2, [r6, #12]
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8002a88:	4303      	orrs	r3, r0
 8002a8a:	6960      	ldr	r0, [r4, #20]
  tmpreg &= (uint32_t)~((uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | \
 8002a8c:	f422 4216 	bic.w	r2, r2, #38400	; 0x9600
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8002a90:	4303      	orrs	r3, r0
  tmpreg &= (uint32_t)~((uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | \
 8002a92:	f022 020c 	bic.w	r2, r2, #12
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8002a96:	430b      	orrs	r3, r1
 8002a98:	4313      	orrs	r3, r2
  
  /* Write to USART CR1 */
  WRITE_REG(huart->Instance->CR1, (uint32_t)tmpreg);
 8002a9a:	60f3      	str	r3, [r6, #12]
  
  /*-------------------------- USART CR3 Configuration -----------------------*/  
  tmpreg = huart->Instance->CR3;
 8002a9c:	6973      	ldr	r3, [r6, #20]
  
  /* Clear CTSE and RTSE bits */
  tmpreg &= (uint32_t)~((uint32_t)(USART_CR3_RTSE | USART_CR3_CTSE));
  
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  tmpreg |= huart->Init.HwFlowCtl;
 8002a9e:	69a2      	ldr	r2, [r4, #24]
  tmpreg &= (uint32_t)~((uint32_t)(USART_CR3_RTSE | USART_CR3_CTSE));
 8002aa0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
  tmpreg |= huart->Init.HwFlowCtl;
 8002aa4:	4313      	orrs	r3, r2
  
  /* Write to USART CR3 */
  WRITE_REG(huart->Instance->CR3, (uint32_t)tmpreg);
  
  /* Check the Over Sampling */
  if(huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002aa6:	f5b1 4f00 	cmp.w	r1, #32768	; 0x8000
  WRITE_REG(huart->Instance->CR3, (uint32_t)tmpreg);
 8002aaa:	6173      	str	r3, [r6, #20]
 8002aac:	4b7a      	ldr	r3, [pc, #488]	; (8002c98 <UART_SetConfig+0x22c>)
  if(huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002aae:	d17c      	bne.n	8002baa <UART_SetConfig+0x13e>
  {
    /*-------------------------- USART BRR Configuration ---------------------*/
#if defined(USART6) 
    if((huart->Instance == USART1) || (huart->Instance == USART6))
 8002ab0:	429e      	cmp	r6, r3
 8002ab2:	d003      	beq.n	8002abc <UART_SetConfig+0x50>
 8002ab4:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8002ab8:	429e      	cmp	r6, r3
 8002aba:	d144      	bne.n	8002b46 <UART_SetConfig+0xda>
    {
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 8002abc:	f7ff fb88 	bl	80021d0 <HAL_RCC_GetPCLK2Freq>
 8002ac0:	2519      	movs	r5, #25
 8002ac2:	fb05 f300 	mul.w	r3, r5, r0
 8002ac6:	6860      	ldr	r0, [r4, #4]
 8002ac8:	f04f 0964 	mov.w	r9, #100	; 0x64
 8002acc:	0040      	lsls	r0, r0, #1
 8002ace:	fbb3 f3f0 	udiv	r3, r3, r0
 8002ad2:	fbb3 f3f9 	udiv	r3, r3, r9
 8002ad6:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8002ada:	f7ff fb79 	bl	80021d0 <HAL_RCC_GetPCLK2Freq>
 8002ade:	6863      	ldr	r3, [r4, #4]
 8002ae0:	4368      	muls	r0, r5
 8002ae2:	005b      	lsls	r3, r3, #1
 8002ae4:	fbb0 f7f3 	udiv	r7, r0, r3
 8002ae8:	f7ff fb72 	bl	80021d0 <HAL_RCC_GetPCLK2Freq>
 8002aec:	6863      	ldr	r3, [r4, #4]
 8002aee:	4368      	muls	r0, r5
 8002af0:	005b      	lsls	r3, r3, #1
 8002af2:	fbb0 f3f3 	udiv	r3, r0, r3
 8002af6:	fbb3 f3f9 	udiv	r3, r3, r9
 8002afa:	fb09 7313 	mls	r3, r9, r3, r7
 8002afe:	00db      	lsls	r3, r3, #3
 8002b00:	3332      	adds	r3, #50	; 0x32
 8002b02:	fbb3 f3f9 	udiv	r3, r3, r9
 8002b06:	005b      	lsls	r3, r3, #1
 8002b08:	f403 77f8 	and.w	r7, r3, #496	; 0x1f0
 8002b0c:	f7ff fb60 	bl	80021d0 <HAL_RCC_GetPCLK2Freq>
 8002b10:	6862      	ldr	r2, [r4, #4]
 8002b12:	4368      	muls	r0, r5
 8002b14:	0052      	lsls	r2, r2, #1
 8002b16:	fbb0 faf2 	udiv	sl, r0, r2
 8002b1a:	f7ff fb59 	bl	80021d0 <HAL_RCC_GetPCLK2Freq>
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
    }	
#endif /* USART6 */
    else
    {
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 8002b1e:	6863      	ldr	r3, [r4, #4]
 8002b20:	4368      	muls	r0, r5
 8002b22:	005b      	lsls	r3, r3, #1
 8002b24:	fbb0 f3f3 	udiv	r3, r0, r3
 8002b28:	fbb3 f3f9 	udiv	r3, r3, r9
 8002b2c:	fb09 a313 	mls	r3, r9, r3, sl
 8002b30:	00db      	lsls	r3, r3, #3
 8002b32:	3332      	adds	r3, #50	; 0x32
 8002b34:	fbb3 f3f9 	udiv	r3, r3, r9
 8002b38:	f003 0307 	and.w	r3, r3, #7
 8002b3c:	4443      	add	r3, r8
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
    }	
#endif /* USART6 */
    else
    {
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 8002b3e:	443b      	add	r3, r7
 8002b40:	60b3      	str	r3, [r6, #8]
 8002b42:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 8002b46:	f7ff fb33 	bl	80021b0 <HAL_RCC_GetPCLK1Freq>
 8002b4a:	2519      	movs	r5, #25
 8002b4c:	fb05 f300 	mul.w	r3, r5, r0
 8002b50:	6860      	ldr	r0, [r4, #4]
 8002b52:	f04f 0964 	mov.w	r9, #100	; 0x64
 8002b56:	0040      	lsls	r0, r0, #1
 8002b58:	fbb3 f3f0 	udiv	r3, r3, r0
 8002b5c:	fbb3 f3f9 	udiv	r3, r3, r9
 8002b60:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8002b64:	f7ff fb24 	bl	80021b0 <HAL_RCC_GetPCLK1Freq>
 8002b68:	6863      	ldr	r3, [r4, #4]
 8002b6a:	4368      	muls	r0, r5
 8002b6c:	005b      	lsls	r3, r3, #1
 8002b6e:	fbb0 f7f3 	udiv	r7, r0, r3
 8002b72:	f7ff fb1d 	bl	80021b0 <HAL_RCC_GetPCLK1Freq>
 8002b76:	6863      	ldr	r3, [r4, #4]
 8002b78:	4368      	muls	r0, r5
 8002b7a:	005b      	lsls	r3, r3, #1
 8002b7c:	fbb0 f3f3 	udiv	r3, r0, r3
 8002b80:	fbb3 f3f9 	udiv	r3, r3, r9
 8002b84:	fb09 7313 	mls	r3, r9, r3, r7
 8002b88:	00db      	lsls	r3, r3, #3
 8002b8a:	3332      	adds	r3, #50	; 0x32
 8002b8c:	fbb3 f3f9 	udiv	r3, r3, r9
 8002b90:	005b      	lsls	r3, r3, #1
 8002b92:	f403 77f8 	and.w	r7, r3, #496	; 0x1f0
 8002b96:	f7ff fb0b 	bl	80021b0 <HAL_RCC_GetPCLK1Freq>
 8002b9a:	6862      	ldr	r2, [r4, #4]
 8002b9c:	4368      	muls	r0, r5
 8002b9e:	0052      	lsls	r2, r2, #1
 8002ba0:	fbb0 faf2 	udiv	sl, r0, r2
 8002ba4:	f7ff fb04 	bl	80021b0 <HAL_RCC_GetPCLK1Freq>
 8002ba8:	e7b9      	b.n	8002b1e <UART_SetConfig+0xb2>
    if((huart->Instance == USART1) || (huart->Instance == USART6))
 8002baa:	429e      	cmp	r6, r3
 8002bac:	d002      	beq.n	8002bb4 <UART_SetConfig+0x148>
 8002bae:	4b3b      	ldr	r3, [pc, #236]	; (8002c9c <UART_SetConfig+0x230>)
 8002bb0:	429e      	cmp	r6, r3
 8002bb2:	d140      	bne.n	8002c36 <UART_SetConfig+0x1ca>
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 8002bb4:	f7ff fb0c 	bl	80021d0 <HAL_RCC_GetPCLK2Freq>
 8002bb8:	6867      	ldr	r7, [r4, #4]
 8002bba:	2519      	movs	r5, #25
 8002bbc:	f04f 0964 	mov.w	r9, #100	; 0x64
 8002bc0:	fb05 f300 	mul.w	r3, r5, r0
 8002bc4:	00bf      	lsls	r7, r7, #2
 8002bc6:	fbb3 f3f7 	udiv	r3, r3, r7
 8002bca:	fbb3 f3f9 	udiv	r3, r3, r9
 8002bce:	011f      	lsls	r7, r3, #4
 8002bd0:	f7ff fafe 	bl	80021d0 <HAL_RCC_GetPCLK2Freq>
 8002bd4:	6863      	ldr	r3, [r4, #4]
 8002bd6:	4368      	muls	r0, r5
 8002bd8:	009b      	lsls	r3, r3, #2
 8002bda:	fbb0 f8f3 	udiv	r8, r0, r3
 8002bde:	f7ff faf7 	bl	80021d0 <HAL_RCC_GetPCLK2Freq>
 8002be2:	6863      	ldr	r3, [r4, #4]
 8002be4:	4368      	muls	r0, r5
 8002be6:	009b      	lsls	r3, r3, #2
 8002be8:	fbb0 f3f3 	udiv	r3, r0, r3
 8002bec:	fbb3 f3f9 	udiv	r3, r3, r9
 8002bf0:	fb09 8313 	mls	r3, r9, r3, r8
 8002bf4:	011b      	lsls	r3, r3, #4
 8002bf6:	3332      	adds	r3, #50	; 0x32
 8002bf8:	fbb3 f3f9 	udiv	r3, r3, r9
 8002bfc:	f003 08f0 	and.w	r8, r3, #240	; 0xf0
 8002c00:	f7ff fae6 	bl	80021d0 <HAL_RCC_GetPCLK2Freq>
 8002c04:	6862      	ldr	r2, [r4, #4]
 8002c06:	4368      	muls	r0, r5
 8002c08:	0092      	lsls	r2, r2, #2
 8002c0a:	fbb0 faf2 	udiv	sl, r0, r2
 8002c0e:	f7ff fadf 	bl	80021d0 <HAL_RCC_GetPCLK2Freq>
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 8002c12:	6863      	ldr	r3, [r4, #4]
 8002c14:	4368      	muls	r0, r5
 8002c16:	009b      	lsls	r3, r3, #2
 8002c18:	fbb0 f3f3 	udiv	r3, r0, r3
 8002c1c:	fbb3 f3f9 	udiv	r3, r3, r9
 8002c20:	fb09 a313 	mls	r3, r9, r3, sl
 8002c24:	011b      	lsls	r3, r3, #4
 8002c26:	3332      	adds	r3, #50	; 0x32
 8002c28:	fbb3 f3f9 	udiv	r3, r3, r9
 8002c2c:	f003 030f 	and.w	r3, r3, #15
 8002c30:	ea43 0308 	orr.w	r3, r3, r8
 8002c34:	e783      	b.n	8002b3e <UART_SetConfig+0xd2>
 8002c36:	f7ff fabb 	bl	80021b0 <HAL_RCC_GetPCLK1Freq>
 8002c3a:	6867      	ldr	r7, [r4, #4]
 8002c3c:	2519      	movs	r5, #25
 8002c3e:	f04f 0964 	mov.w	r9, #100	; 0x64
 8002c42:	fb05 f300 	mul.w	r3, r5, r0
 8002c46:	00bf      	lsls	r7, r7, #2
 8002c48:	fbb3 f3f7 	udiv	r3, r3, r7
 8002c4c:	fbb3 f3f9 	udiv	r3, r3, r9
 8002c50:	011f      	lsls	r7, r3, #4
 8002c52:	f7ff faad 	bl	80021b0 <HAL_RCC_GetPCLK1Freq>
 8002c56:	6863      	ldr	r3, [r4, #4]
 8002c58:	4368      	muls	r0, r5
 8002c5a:	009b      	lsls	r3, r3, #2
 8002c5c:	fbb0 f8f3 	udiv	r8, r0, r3
 8002c60:	f7ff faa6 	bl	80021b0 <HAL_RCC_GetPCLK1Freq>
 8002c64:	6863      	ldr	r3, [r4, #4]
 8002c66:	4368      	muls	r0, r5
 8002c68:	009b      	lsls	r3, r3, #2
 8002c6a:	fbb0 f3f3 	udiv	r3, r0, r3
 8002c6e:	fbb3 f3f9 	udiv	r3, r3, r9
 8002c72:	fb09 8313 	mls	r3, r9, r3, r8
 8002c76:	011b      	lsls	r3, r3, #4
 8002c78:	3332      	adds	r3, #50	; 0x32
 8002c7a:	fbb3 f3f9 	udiv	r3, r3, r9
 8002c7e:	f003 08f0 	and.w	r8, r3, #240	; 0xf0
 8002c82:	f7ff fa95 	bl	80021b0 <HAL_RCC_GetPCLK1Freq>
 8002c86:	6862      	ldr	r2, [r4, #4]
 8002c88:	4368      	muls	r0, r5
 8002c8a:	0092      	lsls	r2, r2, #2
 8002c8c:	fbb0 faf2 	udiv	sl, r0, r2
 8002c90:	f7ff fa8e 	bl	80021b0 <HAL_RCC_GetPCLK1Freq>
 8002c94:	e7bd      	b.n	8002c12 <UART_SetConfig+0x1a6>
 8002c96:	bf00      	nop
 8002c98:	40011000 	.word	0x40011000
 8002c9c:	40011400 	.word	0x40011400

08002ca0 <UART_WaitOnFlagUntilTimeout.constprop.3>:
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
 8002ca0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002ca2:	4604      	mov	r4, r0
 8002ca4:	460e      	mov	r6, r1
 8002ca6:	4617      	mov	r7, r2
 8002ca8:	461d      	mov	r5, r3
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status) 
 8002caa:	6821      	ldr	r1, [r4, #0]
 8002cac:	680b      	ldr	r3, [r1, #0]
 8002cae:	ea36 0303 	bics.w	r3, r6, r3
 8002cb2:	d101      	bne.n	8002cb8 <UART_WaitOnFlagUntilTimeout.constprop.3+0x18>
  return HAL_OK;
 8002cb4:	2000      	movs	r0, #0
}
 8002cb6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    if(Timeout != HAL_MAX_DELAY)
 8002cb8:	1c6b      	adds	r3, r5, #1
 8002cba:	d0f7      	beq.n	8002cac <UART_WaitOnFlagUntilTimeout.constprop.3+0xc>
      if((Timeout == 0U)||((HAL_GetTick() - Tickstart ) > Timeout))
 8002cbc:	b995      	cbnz	r5, 8002ce4 <UART_WaitOnFlagUntilTimeout.constprop.3+0x44>
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8002cbe:	6823      	ldr	r3, [r4, #0]
 8002cc0:	68da      	ldr	r2, [r3, #12]
 8002cc2:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8002cc6:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002cc8:	695a      	ldr	r2, [r3, #20]
 8002cca:	f022 0201 	bic.w	r2, r2, #1
 8002cce:	615a      	str	r2, [r3, #20]
        huart->gState  = HAL_UART_STATE_READY;
 8002cd0:	2320      	movs	r3, #32
 8002cd2:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 8002cd6:	f884 303a 	strb.w	r3, [r4, #58]	; 0x3a
        __HAL_UNLOCK(huart);
 8002cda:	2300      	movs	r3, #0
 8002cdc:	f884 3038 	strb.w	r3, [r4, #56]	; 0x38
 8002ce0:	2003      	movs	r0, #3
 8002ce2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      if((Timeout == 0U)||((HAL_GetTick() - Tickstart ) > Timeout))
 8002ce4:	f7fe f968 	bl	8000fb8 <HAL_GetTick>
 8002ce8:	1bc0      	subs	r0, r0, r7
 8002cea:	4285      	cmp	r5, r0
 8002cec:	d2dd      	bcs.n	8002caa <UART_WaitOnFlagUntilTimeout.constprop.3+0xa>
 8002cee:	e7e6      	b.n	8002cbe <UART_WaitOnFlagUntilTimeout.constprop.3+0x1e>

08002cf0 <HAL_UART_Init>:
{
 8002cf0:	b510      	push	{r4, lr}
  if(huart == NULL)
 8002cf2:	4604      	mov	r4, r0
 8002cf4:	b340      	cbz	r0, 8002d48 <HAL_UART_Init+0x58>
  if(huart->gState == HAL_UART_STATE_RESET)
 8002cf6:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 8002cfa:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8002cfe:	b91b      	cbnz	r3, 8002d08 <HAL_UART_Init+0x18>
    huart->Lock = HAL_UNLOCKED;
 8002d00:	f880 2038 	strb.w	r2, [r0, #56]	; 0x38
    HAL_UART_MspInit(huart);
 8002d04:	f000 ff9e 	bl	8003c44 <HAL_UART_MspInit>
  __HAL_UART_DISABLE(huart);
 8002d08:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 8002d0a:	2324      	movs	r3, #36	; 0x24
 8002d0c:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  __HAL_UART_DISABLE(huart);
 8002d10:	68d3      	ldr	r3, [r2, #12]
 8002d12:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8002d16:	60d3      	str	r3, [r2, #12]
  UART_SetConfig(huart);
 8002d18:	4620      	mov	r0, r4
 8002d1a:	f7ff fea7 	bl	8002a6c <UART_SetConfig>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002d1e:	6823      	ldr	r3, [r4, #0]
 8002d20:	691a      	ldr	r2, [r3, #16]
 8002d22:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8002d26:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002d28:	695a      	ldr	r2, [r3, #20]
 8002d2a:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8002d2e:	615a      	str	r2, [r3, #20]
  __HAL_UART_ENABLE(huart);
 8002d30:	68da      	ldr	r2, [r3, #12]
 8002d32:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8002d36:	60da      	str	r2, [r3, #12]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002d38:	2000      	movs	r0, #0
  huart->gState= HAL_UART_STATE_READY;
 8002d3a:	2320      	movs	r3, #32
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002d3c:	63e0      	str	r0, [r4, #60]	; 0x3c
  huart->gState= HAL_UART_STATE_READY;
 8002d3e:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  huart->RxState= HAL_UART_STATE_READY;
 8002d42:	f884 303a 	strb.w	r3, [r4, #58]	; 0x3a
  return HAL_OK;
 8002d46:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8002d48:	2001      	movs	r0, #1
}
 8002d4a:	bd10      	pop	{r4, pc}

08002d4c <HAL_UART_Transmit>:
{
 8002d4c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002d50:	461f      	mov	r7, r3
  if(huart->gState == HAL_UART_STATE_READY) 
 8002d52:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 8002d56:	2b20      	cmp	r3, #32
{
 8002d58:	4604      	mov	r4, r0
 8002d5a:	460d      	mov	r5, r1
 8002d5c:	4690      	mov	r8, r2
  if(huart->gState == HAL_UART_STATE_READY) 
 8002d5e:	d14f      	bne.n	8002e00 <HAL_UART_Transmit+0xb4>
    if((pData == NULL ) || (Size == 0)) 
 8002d60:	2900      	cmp	r1, #0
 8002d62:	d04a      	beq.n	8002dfa <HAL_UART_Transmit+0xae>
 8002d64:	2a00      	cmp	r2, #0
 8002d66:	d048      	beq.n	8002dfa <HAL_UART_Transmit+0xae>
    __HAL_LOCK(huart);
 8002d68:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
 8002d6c:	2b01      	cmp	r3, #1
 8002d6e:	d047      	beq.n	8002e00 <HAL_UART_Transmit+0xb4>
 8002d70:	2301      	movs	r3, #1
 8002d72:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002d76:	2300      	movs	r3, #0
 8002d78:	63c3      	str	r3, [r0, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002d7a:	2321      	movs	r3, #33	; 0x21
 8002d7c:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39
    tickstart = HAL_GetTick();
 8002d80:	f7fe f91a 	bl	8000fb8 <HAL_GetTick>
    huart->TxXferSize = Size;
 8002d84:	f8a4 8024 	strh.w	r8, [r4, #36]	; 0x24
    tickstart = HAL_GetTick();
 8002d88:	4606      	mov	r6, r0
    huart->TxXferCount = Size;
 8002d8a:	f8a4 8026 	strh.w	r8, [r4, #38]	; 0x26
    while(huart->TxXferCount > 0U)
 8002d8e:	8ce3      	ldrh	r3, [r4, #38]	; 0x26
 8002d90:	b29b      	uxth	r3, r3
 8002d92:	b96b      	cbnz	r3, 8002db0 <HAL_UART_Transmit+0x64>
    if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002d94:	463b      	mov	r3, r7
 8002d96:	4632      	mov	r2, r6
 8002d98:	2140      	movs	r1, #64	; 0x40
 8002d9a:	4620      	mov	r0, r4
 8002d9c:	f7ff ff80 	bl	8002ca0 <UART_WaitOnFlagUntilTimeout.constprop.3>
 8002da0:	b9b0      	cbnz	r0, 8002dd0 <HAL_UART_Transmit+0x84>
      huart->gState = HAL_UART_STATE_READY;
 8002da2:	2320      	movs	r3, #32
 8002da4:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
    __HAL_UNLOCK(huart);
 8002da8:	f884 0038 	strb.w	r0, [r4, #56]	; 0x38
    return HAL_OK;
 8002dac:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      huart->TxXferCount--;
 8002db0:	8ce3      	ldrh	r3, [r4, #38]	; 0x26
 8002db2:	3b01      	subs	r3, #1
 8002db4:	b29b      	uxth	r3, r3
 8002db6:	84e3      	strh	r3, [r4, #38]	; 0x26
      if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 8002db8:	68a3      	ldr	r3, [r4, #8]
 8002dba:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
        if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002dbe:	4632      	mov	r2, r6
 8002dc0:	463b      	mov	r3, r7
 8002dc2:	f04f 0180 	mov.w	r1, #128	; 0x80
 8002dc6:	4620      	mov	r0, r4
      if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 8002dc8:	d10e      	bne.n	8002de8 <HAL_UART_Transmit+0x9c>
        if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002dca:	f7ff ff69 	bl	8002ca0 <UART_WaitOnFlagUntilTimeout.constprop.3>
 8002dce:	b110      	cbz	r0, 8002dd6 <HAL_UART_Transmit+0x8a>
          return HAL_TIMEOUT;
 8002dd0:	2003      	movs	r0, #3
 8002dd2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 8002dd6:	882b      	ldrh	r3, [r5, #0]
 8002dd8:	6822      	ldr	r2, [r4, #0]
 8002dda:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002dde:	6053      	str	r3, [r2, #4]
        if(huart->Init.Parity == UART_PARITY_NONE)
 8002de0:	6923      	ldr	r3, [r4, #16]
 8002de2:	b943      	cbnz	r3, 8002df6 <HAL_UART_Transmit+0xaa>
          pData +=2U;
 8002de4:	3502      	adds	r5, #2
 8002de6:	e7d2      	b.n	8002d8e <HAL_UART_Transmit+0x42>
        if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002de8:	f7ff ff5a 	bl	8002ca0 <UART_WaitOnFlagUntilTimeout.constprop.3>
 8002dec:	2800      	cmp	r0, #0
 8002dee:	d1ef      	bne.n	8002dd0 <HAL_UART_Transmit+0x84>
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 8002df0:	6823      	ldr	r3, [r4, #0]
 8002df2:	782a      	ldrb	r2, [r5, #0]
 8002df4:	605a      	str	r2, [r3, #4]
 8002df6:	3501      	adds	r5, #1
 8002df8:	e7c9      	b.n	8002d8e <HAL_UART_Transmit+0x42>
      return  HAL_ERROR;
 8002dfa:	2001      	movs	r0, #1
 8002dfc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    return HAL_BUSY;
 8002e00:	2002      	movs	r0, #2
}
 8002e02:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08002e06 <HAL_UART_Receive_IT>:
  if(huart->RxState == HAL_UART_STATE_READY)
 8002e06:	f890 303a 	ldrb.w	r3, [r0, #58]	; 0x3a
 8002e0a:	2b20      	cmp	r3, #32
 8002e0c:	d11c      	bne.n	8002e48 <HAL_UART_Receive_IT+0x42>
    if((pData == NULL ) || (Size == 0)) 
 8002e0e:	b1c9      	cbz	r1, 8002e44 <HAL_UART_Receive_IT+0x3e>
 8002e10:	b1c2      	cbz	r2, 8002e44 <HAL_UART_Receive_IT+0x3e>
    __HAL_LOCK(huart);
 8002e12:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
 8002e16:	2b01      	cmp	r3, #1
 8002e18:	d016      	beq.n	8002e48 <HAL_UART_Receive_IT+0x42>
    huart->RxXferCount = Size;
 8002e1a:	85c2      	strh	r2, [r0, #46]	; 0x2e
    huart->RxXferSize = Size;
 8002e1c:	8582      	strh	r2, [r0, #44]	; 0x2c
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002e1e:	2300      	movs	r3, #0
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8002e20:	2222      	movs	r2, #34	; 0x22
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002e22:	63c3      	str	r3, [r0, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8002e24:	f880 203a 	strb.w	r2, [r0, #58]	; 0x3a
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002e28:	6802      	ldr	r2, [r0, #0]
    huart->pRxBuffPtr = pData;
 8002e2a:	6281      	str	r1, [r0, #40]	; 0x28
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002e2c:	6951      	ldr	r1, [r2, #20]
    __HAL_UNLOCK(huart);
 8002e2e:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002e32:	f041 0101 	orr.w	r1, r1, #1
 8002e36:	6151      	str	r1, [r2, #20]
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 8002e38:	68d1      	ldr	r1, [r2, #12]
 8002e3a:	f441 7190 	orr.w	r1, r1, #288	; 0x120
 8002e3e:	60d1      	str	r1, [r2, #12]
    return HAL_OK;
 8002e40:	4618      	mov	r0, r3
 8002e42:	4770      	bx	lr
      return HAL_ERROR;
 8002e44:	2001      	movs	r0, #1
 8002e46:	4770      	bx	lr
    return HAL_BUSY; 
 8002e48:	2002      	movs	r0, #2
}
 8002e4a:	4770      	bx	lr

08002e4c <HAL_UART_TxCpltCallback>:
 8002e4c:	4770      	bx	lr

08002e4e <UART_Receive_IT>:
  if(huart->RxState == HAL_UART_STATE_BUSY_RX) 
 8002e4e:	f890 303a 	ldrb.w	r3, [r0, #58]	; 0x3a
 8002e52:	2b22      	cmp	r3, #34	; 0x22
{
 8002e54:	b510      	push	{r4, lr}
  if(huart->RxState == HAL_UART_STATE_BUSY_RX) 
 8002e56:	d132      	bne.n	8002ebe <UART_Receive_IT+0x70>
    if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 8002e58:	6883      	ldr	r3, [r0, #8]
 8002e5a:	6901      	ldr	r1, [r0, #16]
 8002e5c:	6802      	ldr	r2, [r0, #0]
 8002e5e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002e62:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8002e64:	d11f      	bne.n	8002ea6 <UART_Receive_IT+0x58>
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8002e66:	6852      	ldr	r2, [r2, #4]
      if(huart->Init.Parity == UART_PARITY_NONE)
 8002e68:	b9c9      	cbnz	r1, 8002e9e <UART_Receive_IT+0x50>
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8002e6a:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002e6e:	f823 2b02 	strh.w	r2, [r3], #2
        huart->pRxBuffPtr += 1U;
 8002e72:	6283      	str	r3, [r0, #40]	; 0x28
    if(--huart->RxXferCount == 0U)
 8002e74:	8dc4      	ldrh	r4, [r0, #46]	; 0x2e
 8002e76:	3c01      	subs	r4, #1
 8002e78:	b2a4      	uxth	r4, r4
 8002e7a:	85c4      	strh	r4, [r0, #46]	; 0x2e
 8002e7c:	b96c      	cbnz	r4, 8002e9a <UART_Receive_IT+0x4c>
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002e7e:	6803      	ldr	r3, [r0, #0]
 8002e80:	68da      	ldr	r2, [r3, #12]
 8002e82:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8002e86:	60da      	str	r2, [r3, #12]
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002e88:	695a      	ldr	r2, [r3, #20]
 8002e8a:	f022 0201 	bic.w	r2, r2, #1
 8002e8e:	615a      	str	r2, [r3, #20]
      huart->RxState = HAL_UART_STATE_READY;
 8002e90:	2320      	movs	r3, #32
 8002e92:	f880 303a 	strb.w	r3, [r0, #58]	; 0x3a
      HAL_UART_RxCpltCallback(huart);
 8002e96:	f000 fd1d 	bl	80038d4 <HAL_UART_RxCpltCallback>
    if(--huart->RxXferCount == 0U)
 8002e9a:	2000      	movs	r0, #0
}
 8002e9c:	bd10      	pop	{r4, pc}
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 8002e9e:	b2d2      	uxtb	r2, r2
 8002ea0:	f823 2b01 	strh.w	r2, [r3], #1
 8002ea4:	e7e5      	b.n	8002e72 <UART_Receive_IT+0x24>
      if(huart->Init.Parity == UART_PARITY_NONE)
 8002ea6:	b921      	cbnz	r1, 8002eb2 <UART_Receive_IT+0x64>
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8002ea8:	1c59      	adds	r1, r3, #1
 8002eaa:	6852      	ldr	r2, [r2, #4]
 8002eac:	6281      	str	r1, [r0, #40]	; 0x28
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8002eae:	701a      	strb	r2, [r3, #0]
 8002eb0:	e7e0      	b.n	8002e74 <UART_Receive_IT+0x26>
 8002eb2:	6852      	ldr	r2, [r2, #4]
 8002eb4:	1c59      	adds	r1, r3, #1
 8002eb6:	6281      	str	r1, [r0, #40]	; 0x28
 8002eb8:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8002ebc:	e7f7      	b.n	8002eae <UART_Receive_IT+0x60>
    return HAL_BUSY;
 8002ebe:	2002      	movs	r0, #2
 8002ec0:	bd10      	pop	{r4, pc}

08002ec2 <HAL_UART_ErrorCallback>:
 8002ec2:	4770      	bx	lr

08002ec4 <HAL_UART_IRQHandler>:
   uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8002ec4:	6803      	ldr	r3, [r0, #0]
 8002ec6:	681a      	ldr	r2, [r3, #0]
   uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8002ec8:	68d9      	ldr	r1, [r3, #12]
{
 8002eca:	b570      	push	{r4, r5, r6, lr}
  if(errorflags == RESET)
 8002ecc:	0716      	lsls	r6, r2, #28
{
 8002ece:	4604      	mov	r4, r0
   uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8002ed0:	695d      	ldr	r5, [r3, #20]
  if(errorflags == RESET)
 8002ed2:	d107      	bne.n	8002ee4 <HAL_UART_IRQHandler+0x20>
    if(((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8002ed4:	0696      	lsls	r6, r2, #26
 8002ed6:	d55a      	bpl.n	8002f8e <HAL_UART_IRQHandler+0xca>
 8002ed8:	068d      	lsls	r5, r1, #26
 8002eda:	d558      	bpl.n	8002f8e <HAL_UART_IRQHandler+0xca>
}
 8002edc:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
      UART_Receive_IT(huart);
 8002ee0:	f7ff bfb5 	b.w	8002e4e <UART_Receive_IT>
  if((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8002ee4:	f015 0501 	ands.w	r5, r5, #1
 8002ee8:	d102      	bne.n	8002ef0 <HAL_UART_IRQHandler+0x2c>
 8002eea:	f411 7f90 	tst.w	r1, #288	; 0x120
 8002eee:	d04e      	beq.n	8002f8e <HAL_UART_IRQHandler+0xca>
    if(((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8002ef0:	07d3      	lsls	r3, r2, #31
 8002ef2:	d505      	bpl.n	8002f00 <HAL_UART_IRQHandler+0x3c>
 8002ef4:	05ce      	lsls	r6, r1, #23
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8002ef6:	bf42      	ittt	mi
 8002ef8:	6be3      	ldrmi	r3, [r4, #60]	; 0x3c
 8002efa:	f043 0301 	orrmi.w	r3, r3, #1
 8002efe:	63e3      	strmi	r3, [r4, #60]	; 0x3c
    if(((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8002f00:	0750      	lsls	r0, r2, #29
 8002f02:	d504      	bpl.n	8002f0e <HAL_UART_IRQHandler+0x4a>
 8002f04:	b11d      	cbz	r5, 8002f0e <HAL_UART_IRQHandler+0x4a>
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8002f06:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8002f08:	f043 0302 	orr.w	r3, r3, #2
 8002f0c:	63e3      	str	r3, [r4, #60]	; 0x3c
    if(((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8002f0e:	0793      	lsls	r3, r2, #30
 8002f10:	d504      	bpl.n	8002f1c <HAL_UART_IRQHandler+0x58>
 8002f12:	b11d      	cbz	r5, 8002f1c <HAL_UART_IRQHandler+0x58>
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8002f14:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8002f16:	f043 0304 	orr.w	r3, r3, #4
 8002f1a:	63e3      	str	r3, [r4, #60]	; 0x3c
    if(((isrflags & USART_SR_ORE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8002f1c:	0716      	lsls	r6, r2, #28
 8002f1e:	d504      	bpl.n	8002f2a <HAL_UART_IRQHandler+0x66>
 8002f20:	b11d      	cbz	r5, 8002f2a <HAL_UART_IRQHandler+0x66>
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8002f22:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8002f24:	f043 0308 	orr.w	r3, r3, #8
 8002f28:	63e3      	str	r3, [r4, #60]	; 0x3c
    if(huart->ErrorCode != HAL_UART_ERROR_NONE)
 8002f2a:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8002f2c:	2b00      	cmp	r3, #0
 8002f2e:	d066      	beq.n	8002ffe <HAL_UART_IRQHandler+0x13a>
      if(((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8002f30:	0695      	lsls	r5, r2, #26
 8002f32:	d504      	bpl.n	8002f3e <HAL_UART_IRQHandler+0x7a>
 8002f34:	0688      	lsls	r0, r1, #26
 8002f36:	d502      	bpl.n	8002f3e <HAL_UART_IRQHandler+0x7a>
        UART_Receive_IT(huart);
 8002f38:	4620      	mov	r0, r4
 8002f3a:	f7ff ff88 	bl	8002e4e <UART_Receive_IT>
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8002f3e:	6823      	ldr	r3, [r4, #0]
 8002f40:	695d      	ldr	r5, [r3, #20]
      if(((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8002f42:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 8002f44:	0711      	lsls	r1, r2, #28
        UART_EndRxTransfer(huart);
 8002f46:	4620      	mov	r0, r4
      if(((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8002f48:	d402      	bmi.n	8002f50 <HAL_UART_IRQHandler+0x8c>
 8002f4a:	f015 0540 	ands.w	r5, r5, #64	; 0x40
 8002f4e:	d01a      	beq.n	8002f86 <HAL_UART_IRQHandler+0xc2>
        UART_EndRxTransfer(huart);
 8002f50:	f7ff fd7e 	bl	8002a50 <UART_EndRxTransfer>
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002f54:	6823      	ldr	r3, [r4, #0]
 8002f56:	695a      	ldr	r2, [r3, #20]
 8002f58:	0652      	lsls	r2, r2, #25
 8002f5a:	d510      	bpl.n	8002f7e <HAL_UART_IRQHandler+0xba>
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002f5c:	695a      	ldr	r2, [r3, #20]
          if(huart->hdmarx != NULL)
 8002f5e:	6b60      	ldr	r0, [r4, #52]	; 0x34
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002f60:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002f64:	615a      	str	r2, [r3, #20]
          if(huart->hdmarx != NULL)
 8002f66:	b150      	cbz	r0, 8002f7e <HAL_UART_IRQHandler+0xba>
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8002f68:	4b25      	ldr	r3, [pc, #148]	; (8003000 <HAL_UART_IRQHandler+0x13c>)
 8002f6a:	6503      	str	r3, [r0, #80]	; 0x50
            if(HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8002f6c:	f7fe f892 	bl	8001094 <HAL_DMA_Abort_IT>
 8002f70:	2800      	cmp	r0, #0
 8002f72:	d044      	beq.n	8002ffe <HAL_UART_IRQHandler+0x13a>
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8002f74:	6b60      	ldr	r0, [r4, #52]	; 0x34
}
 8002f76:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8002f7a:	6d03      	ldr	r3, [r0, #80]	; 0x50
 8002f7c:	4718      	bx	r3
            HAL_UART_ErrorCallback(huart);
 8002f7e:	4620      	mov	r0, r4
 8002f80:	f7ff ff9f 	bl	8002ec2 <HAL_UART_ErrorCallback>
 8002f84:	bd70      	pop	{r4, r5, r6, pc}
        HAL_UART_ErrorCallback(huart);
 8002f86:	f7ff ff9c 	bl	8002ec2 <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002f8a:	63e5      	str	r5, [r4, #60]	; 0x3c
 8002f8c:	bd70      	pop	{r4, r5, r6, pc}
  if(((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8002f8e:	0616      	lsls	r6, r2, #24
 8002f90:	d527      	bpl.n	8002fe2 <HAL_UART_IRQHandler+0x11e>
 8002f92:	060d      	lsls	r5, r1, #24
 8002f94:	d525      	bpl.n	8002fe2 <HAL_UART_IRQHandler+0x11e>
  if(huart->gState == HAL_UART_STATE_BUSY_TX)
 8002f96:	f894 2039 	ldrb.w	r2, [r4, #57]	; 0x39
 8002f9a:	2a21      	cmp	r2, #33	; 0x21
 8002f9c:	d12f      	bne.n	8002ffe <HAL_UART_IRQHandler+0x13a>
    if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 8002f9e:	68a2      	ldr	r2, [r4, #8]
 8002fa0:	f5b2 5f80 	cmp.w	r2, #4096	; 0x1000
 8002fa4:	6a22      	ldr	r2, [r4, #32]
 8002fa6:	d117      	bne.n	8002fd8 <HAL_UART_IRQHandler+0x114>
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8002fa8:	8811      	ldrh	r1, [r2, #0]
 8002faa:	f3c1 0108 	ubfx	r1, r1, #0, #9
 8002fae:	6059      	str	r1, [r3, #4]
      if(huart->Init.Parity == UART_PARITY_NONE)
 8002fb0:	6921      	ldr	r1, [r4, #16]
 8002fb2:	b979      	cbnz	r1, 8002fd4 <HAL_UART_IRQHandler+0x110>
        huart->pTxBuffPtr += 2U;
 8002fb4:	3202      	adds	r2, #2
        huart->pTxBuffPtr += 1U;
 8002fb6:	6222      	str	r2, [r4, #32]
    if(--huart->TxXferCount == 0U)
 8002fb8:	8ce2      	ldrh	r2, [r4, #38]	; 0x26
 8002fba:	3a01      	subs	r2, #1
 8002fbc:	b292      	uxth	r2, r2
 8002fbe:	84e2      	strh	r2, [r4, #38]	; 0x26
 8002fc0:	b9ea      	cbnz	r2, 8002ffe <HAL_UART_IRQHandler+0x13a>
      CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 8002fc2:	68da      	ldr	r2, [r3, #12]
 8002fc4:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002fc8:	60da      	str	r2, [r3, #12]
      SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8002fca:	68da      	ldr	r2, [r3, #12]
 8002fcc:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002fd0:	60da      	str	r2, [r3, #12]
 8002fd2:	bd70      	pop	{r4, r5, r6, pc}
        huart->pTxBuffPtr += 1U;
 8002fd4:	3201      	adds	r2, #1
 8002fd6:	e7ee      	b.n	8002fb6 <HAL_UART_IRQHandler+0xf2>
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8002fd8:	1c51      	adds	r1, r2, #1
 8002fda:	6221      	str	r1, [r4, #32]
 8002fdc:	7812      	ldrb	r2, [r2, #0]
 8002fde:	605a      	str	r2, [r3, #4]
 8002fe0:	e7ea      	b.n	8002fb8 <HAL_UART_IRQHandler+0xf4>
  if(((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8002fe2:	0650      	lsls	r0, r2, #25
 8002fe4:	d50b      	bpl.n	8002ffe <HAL_UART_IRQHandler+0x13a>
 8002fe6:	064a      	lsls	r2, r1, #25
 8002fe8:	d509      	bpl.n	8002ffe <HAL_UART_IRQHandler+0x13a>
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8002fea:	68da      	ldr	r2, [r3, #12]
 8002fec:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002ff0:	60da      	str	r2, [r3, #12]
  huart->gState = HAL_UART_STATE_READY;
 8002ff2:	2320      	movs	r3, #32
 8002ff4:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  HAL_UART_TxCpltCallback(huart);
 8002ff8:	4620      	mov	r0, r4
 8002ffa:	f7ff ff27 	bl	8002e4c <HAL_UART_TxCpltCallback>
 8002ffe:	bd70      	pop	{r4, r5, r6, pc}
 8003000:	08003005 	.word	0x08003005

08003004 <UART_DMAAbortOnError>:
{
 8003004:	b508      	push	{r3, lr}
  UART_HandleTypeDef* huart = ( UART_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8003006:	6b80      	ldr	r0, [r0, #56]	; 0x38
  huart->RxXferCount = 0U;
 8003008:	2300      	movs	r3, #0
 800300a:	85c3      	strh	r3, [r0, #46]	; 0x2e
  huart->TxXferCount = 0U;
 800300c:	84c3      	strh	r3, [r0, #38]	; 0x26
  HAL_UART_ErrorCallback(huart);
 800300e:	f7ff ff58 	bl	8002ec2 <HAL_UART_ErrorCallback>
 8003012:	bd08      	pop	{r3, pc}

08003014 <SystemClock_Config>:

/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void) {
 8003014:	b510      	push	{r4, lr}
 8003016:	b094      	sub	sp, #80	; 0x50
	RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 8003018:	2230      	movs	r2, #48	; 0x30
 800301a:	2100      	movs	r1, #0
 800301c:	a808      	add	r0, sp, #32
 800301e:	f001 f813 	bl	8004048 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 8003022:	2100      	movs	r1, #0
 8003024:	2214      	movs	r2, #20
 8003026:	a803      	add	r0, sp, #12
 8003028:	f001 f80e 	bl	8004048 <memset>

	/**Configure the main internal regulator output voltage
	 */
	__HAL_RCC_PWR_CLK_ENABLE()
 800302c:	2400      	movs	r4, #0
 800302e:	4b16      	ldr	r3, [pc, #88]	; (8003088 <SystemClock_Config+0x74>)
 8003030:	9401      	str	r4, [sp, #4]
 8003032:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003034:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8003038:	641a      	str	r2, [r3, #64]	; 0x40
 800303a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800303c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003040:	9301      	str	r3, [sp, #4]
 8003042:	9b01      	ldr	r3, [sp, #4]
	;
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8003044:	4b11      	ldr	r3, [pc, #68]	; (800308c <SystemClock_Config+0x78>)
 8003046:	9402      	str	r4, [sp, #8]
 8003048:	681a      	ldr	r2, [r3, #0]
 800304a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800304e:	601a      	str	r2, [r3, #0]
 8003050:	681b      	ldr	r3, [r3, #0]
	/**Initializes the CPU, AHB and APB busses clocks
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
	RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8003052:	940e      	str	r4, [sp, #56]	; 0x38
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8003054:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003058:	9302      	str	r3, [sp, #8]
 800305a:	9b02      	ldr	r3, [sp, #8]
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800305c:	2302      	movs	r3, #2
 800305e:	9308      	str	r3, [sp, #32]
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8003060:	2301      	movs	r3, #1
 8003062:	930b      	str	r3, [sp, #44]	; 0x2c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 8003064:	a808      	add	r0, sp, #32
	RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8003066:	2310      	movs	r3, #16
 8003068:	930c      	str	r3, [sp, #48]	; 0x30
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 800306a:	f7fe fe57 	bl	8001d1c <HAL_RCC_OscConfig>
		Error_Handler();
	}
	/**Initializes the CPU, AHB and APB busses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 800306e:	230f      	movs	r3, #15
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK) {
 8003070:	4621      	mov	r1, r4
 8003072:	a803      	add	r0, sp, #12
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 8003074:	9303      	str	r3, [sp, #12]
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8003076:	9404      	str	r4, [sp, #16]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8003078:	9405      	str	r4, [sp, #20]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800307a:	9406      	str	r4, [sp, #24]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800307c:	9407      	str	r4, [sp, #28]
	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK) {
 800307e:	f7fe fffd 	bl	800207c <HAL_RCC_ClockConfig>
		Error_Handler();
	}
}
 8003082:	b014      	add	sp, #80	; 0x50
 8003084:	bd10      	pop	{r4, pc}
 8003086:	bf00      	nop
 8003088:	40023800 	.word	0x40023800
 800308c:	40007000 	.word	0x40007000

08003090 <main>:
int main(void) {
 8003090:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	OK_UART2 = FALSE;
 8003094:	4bb8      	ldr	r3, [pc, #736]	; (8003378 <main+0x2e8>)
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
	HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);

	/*Configure GPIO pin : PA0 */
	GPIO_InitStruct.Pin = GPIO_PIN_0;
	GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8003096:	4eb9      	ldr	r6, [pc, #740]	; (800337c <main+0x2ec>)
	htim4.Instance = TIM4;
 8003098:	f8df 9324 	ldr.w	r9, [pc, #804]	; 80033c0 <main+0x330>
	htim3.Instance = TIM3;
 800309c:	4fb8      	ldr	r7, [pc, #736]	; (8003380 <main+0x2f0>)
	OK_UART2 = FALSE;
 800309e:	2400      	movs	r4, #0
 80030a0:	701c      	strb	r4, [r3, #0]
	rx_index_UART2 = 0;
 80030a2:	4bb8      	ldr	r3, [pc, #736]	; (8003384 <main+0x2f4>)
int main(void) {
 80030a4:	b092      	sub	sp, #72	; 0x48
	rx_index_UART2 = 0;
 80030a6:	701c      	strb	r4, [r3, #0]
	HAL_Init();
 80030a8:	f7fd ff60 	bl	8000f6c <HAL_Init>
	SystemClock_Config();
 80030ac:	f7ff ffb2 	bl	8003014 <SystemClock_Config>
	GPIO_InitTypeDef GPIO_InitStruct = { 0 };
 80030b0:	4621      	mov	r1, r4
 80030b2:	2214      	movs	r2, #20
 80030b4:	a80b      	add	r0, sp, #44	; 0x2c
 80030b6:	f000 ffc7 	bl	8004048 <memset>
	__HAL_RCC_GPIOC_CLK_ENABLE()
 80030ba:	4bb3      	ldr	r3, [pc, #716]	; (8003388 <main+0x2f8>)
 80030bc:	9401      	str	r4, [sp, #4]
 80030be:	6b1a      	ldr	r2, [r3, #48]	; 0x30
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0 | GPIO_PIN_2 | GPIO_PIN_4,
 80030c0:	48b2      	ldr	r0, [pc, #712]	; (800338c <main+0x2fc>)
	__HAL_RCC_GPIOC_CLK_ENABLE()
 80030c2:	f042 0204 	orr.w	r2, r2, #4
 80030c6:	631a      	str	r2, [r3, #48]	; 0x30
 80030c8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80030ca:	f002 0204 	and.w	r2, r2, #4
 80030ce:	9201      	str	r2, [sp, #4]
 80030d0:	9a01      	ldr	r2, [sp, #4]
	__HAL_RCC_GPIOA_CLK_ENABLE()
 80030d2:	9402      	str	r4, [sp, #8]
 80030d4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80030d6:	f042 0201 	orr.w	r2, r2, #1
 80030da:	631a      	str	r2, [r3, #48]	; 0x30
 80030dc:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80030de:	f002 0201 	and.w	r2, r2, #1
 80030e2:	9202      	str	r2, [sp, #8]
 80030e4:	9a02      	ldr	r2, [sp, #8]
	__HAL_RCC_GPIOB_CLK_ENABLE()
 80030e6:	9403      	str	r4, [sp, #12]
 80030e8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80030ea:	f042 0202 	orr.w	r2, r2, #2
 80030ee:	631a      	str	r2, [r3, #48]	; 0x30
 80030f0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80030f2:	f002 0202 	and.w	r2, r2, #2
 80030f6:	9203      	str	r2, [sp, #12]
 80030f8:	9a03      	ldr	r2, [sp, #12]
	__HAL_RCC_GPIOD_CLK_ENABLE()
 80030fa:	9404      	str	r4, [sp, #16]
 80030fc:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80030fe:	f042 0208 	orr.w	r2, r2, #8
 8003102:	631a      	str	r2, [r3, #48]	; 0x30
 8003104:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003106:	f003 0308 	and.w	r3, r3, #8
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0 | GPIO_PIN_2 | GPIO_PIN_4,
 800310a:	4622      	mov	r2, r4
	__HAL_RCC_GPIOD_CLK_ENABLE()
 800310c:	9304      	str	r3, [sp, #16]
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0 | GPIO_PIN_2 | GPIO_PIN_4,
 800310e:	2115      	movs	r1, #21
	__HAL_RCC_GPIOD_CLK_ENABLE()
 8003110:	9b04      	ldr	r3, [sp, #16]
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0 | GPIO_PIN_2 | GPIO_PIN_4,
 8003112:	f7fe f8b7 	bl	8001284 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0 | GPIO_PIN_3 | GPIO_PIN_4 | GPIO_PIN_5,
 8003116:	4622      	mov	r2, r4
 8003118:	2139      	movs	r1, #57	; 0x39
 800311a:	489d      	ldr	r0, [pc, #628]	; (8003390 <main+0x300>)
 800311c:	f7fe f8b2 	bl	8001284 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOD, GPIO_PIN_14 | GPIO_PIN_15 | GPIO_PIN_7,
 8003120:	4622      	mov	r2, r4
 8003122:	f24c 0180 	movw	r1, #49280	; 0xc080
 8003126:	489b      	ldr	r0, [pc, #620]	; (8003394 <main+0x304>)
 8003128:	f7fe f8ac 	bl	8001284 <HAL_GPIO_WritePin>
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800312c:	f04f 0801 	mov.w	r8, #1
	GPIO_InitStruct.Pin = GPIO_PIN_0 | GPIO_PIN_2 | GPIO_PIN_4;
 8003130:	2315      	movs	r3, #21
	HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003132:	a90b      	add	r1, sp, #44	; 0x2c
 8003134:	4895      	ldr	r0, [pc, #596]	; (800338c <main+0x2fc>)
	GPIO_InitStruct.Pin = GPIO_PIN_0 | GPIO_PIN_2 | GPIO_PIN_4;
 8003136:	930b      	str	r3, [sp, #44]	; 0x2c
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003138:	940d      	str	r4, [sp, #52]	; 0x34
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800313a:	940e      	str	r4, [sp, #56]	; 0x38
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800313c:	f8cd 8030 	str.w	r8, [sp, #48]	; 0x30
	HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003140:	f7fd ffba 	bl	80010b8 <HAL_GPIO_Init>
	GPIO_InitStruct.Pull = GPIO_NOPULL;
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003144:	a90b      	add	r1, sp, #44	; 0x2c
 8003146:	4894      	ldr	r0, [pc, #592]	; (8003398 <main+0x308>)
	GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8003148:	960c      	str	r6, [sp, #48]	; 0x30
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 800314a:	940d      	str	r4, [sp, #52]	; 0x34
	GPIO_InitStruct.Pin = GPIO_PIN_0;
 800314c:	f8cd 802c 	str.w	r8, [sp, #44]	; 0x2c
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003150:	f7fd ffb2 	bl	80010b8 <HAL_GPIO_Init>

	/*Configure GPIO pins : PB0 PB3 PB4 PB5 */
	GPIO_InitStruct.Pin = GPIO_PIN_0 | GPIO_PIN_3 | GPIO_PIN_4 | GPIO_PIN_5;
 8003154:	2339      	movs	r3, #57	; 0x39
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
	GPIO_InitStruct.Pull = GPIO_NOPULL;
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003156:	a90b      	add	r1, sp, #44	; 0x2c
 8003158:	488d      	ldr	r0, [pc, #564]	; (8003390 <main+0x300>)
	GPIO_InitStruct.Pin = GPIO_PIN_0 | GPIO_PIN_3 | GPIO_PIN_4 | GPIO_PIN_5;
 800315a:	930b      	str	r3, [sp, #44]	; 0x2c

	/*Configure GPIO pin : PB13 */
	GPIO_InitStruct.Pin = GPIO_PIN_13;
	GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
	GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 800315c:	2502      	movs	r5, #2
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 800315e:	940d      	str	r4, [sp, #52]	; 0x34
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003160:	940e      	str	r4, [sp, #56]	; 0x38
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003162:	f8cd 8030 	str.w	r8, [sp, #48]	; 0x30
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003166:	f7fd ffa7 	bl	80010b8 <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = GPIO_PIN_13;
 800316a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800316e:	a90b      	add	r1, sp, #44	; 0x2c
 8003170:	4887      	ldr	r0, [pc, #540]	; (8003390 <main+0x300>)
	GPIO_InitStruct.Pin = GPIO_PIN_13;
 8003172:	930b      	str	r3, [sp, #44]	; 0x2c
	GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8003174:	960c      	str	r6, [sp, #48]	; 0x30
	GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8003176:	950d      	str	r5, [sp, #52]	; 0x34
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003178:	f7fd ff9e 	bl	80010b8 <HAL_GPIO_Init>

	/*Configure GPIO pin : PD9 */
	GPIO_InitStruct.Pin = GPIO_PIN_9;
 800317c:	f44f 7300 	mov.w	r3, #512	; 0x200
	GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
	GPIO_InitStruct.Pull = GPIO_PULLDOWN;
	HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003180:	a90b      	add	r1, sp, #44	; 0x2c
 8003182:	4884      	ldr	r0, [pc, #528]	; (8003394 <main+0x304>)
	GPIO_InitStruct.Pin = GPIO_PIN_9;
 8003184:	930b      	str	r3, [sp, #44]	; 0x2c
	GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8003186:	960c      	str	r6, [sp, #48]	; 0x30
	GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8003188:	950d      	str	r5, [sp, #52]	; 0x34
	HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800318a:	f7fd ff95 	bl	80010b8 <HAL_GPIO_Init>

	/*Configure GPIO pins : PD14 PD7 */
	GPIO_InitStruct.Pin = GPIO_PIN_14 | GPIO_PIN_7;
 800318e:	f44f 4381 	mov.w	r3, #16512	; 0x4080
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
	GPIO_InitStruct.Pull = GPIO_NOPULL;
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
	HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003192:	a90b      	add	r1, sp, #44	; 0x2c
 8003194:	487f      	ldr	r0, [pc, #508]	; (8003394 <main+0x304>)
	GPIO_InitStruct.Pin = GPIO_PIN_14 | GPIO_PIN_7;
 8003196:	930b      	str	r3, [sp, #44]	; 0x2c
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003198:	940d      	str	r4, [sp, #52]	; 0x34
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800319a:	940e      	str	r4, [sp, #56]	; 0x38
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800319c:	f8cd 8030 	str.w	r8, [sp, #48]	; 0x30
	HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80031a0:	f7fd ff8a 	bl	80010b8 <HAL_GPIO_Init>

	/*Configure GPIO pin : PD15 */
	GPIO_InitStruct.Pin = GPIO_PIN_15;
 80031a4:	f44f 4300 	mov.w	r3, #32768	; 0x8000
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
	GPIO_InitStruct.Pull = GPIO_PULLDOWN;
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
	HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80031a8:	a90b      	add	r1, sp, #44	; 0x2c
 80031aa:	487a      	ldr	r0, [pc, #488]	; (8003394 <main+0x304>)
	GPIO_InitStruct.Pin = GPIO_PIN_15;
 80031ac:	930b      	str	r3, [sp, #44]	; 0x2c
	GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80031ae:	950d      	str	r5, [sp, #52]	; 0x34
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80031b0:	940e      	str	r4, [sp, #56]	; 0x38
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80031b2:	f8cd 8030 	str.w	r8, [sp, #48]	; 0x30
	HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80031b6:	f7fd ff7f 	bl	80010b8 <HAL_GPIO_Init>

	/* EXTI interrupt init*/
	HAL_NVIC_SetPriority(EXTI0_IRQn, 0, 0);
 80031ba:	4622      	mov	r2, r4
 80031bc:	4621      	mov	r1, r4
 80031be:	2006      	movs	r0, #6
 80031c0:	f7fd ff12 	bl	8000fe8 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 80031c4:	2006      	movs	r0, #6
 80031c6:	f7fd ff43 	bl	8001050 <HAL_NVIC_EnableIRQ>

	HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 80031ca:	4622      	mov	r2, r4
 80031cc:	4621      	mov	r1, r4
 80031ce:	2017      	movs	r0, #23
 80031d0:	f7fd ff0a 	bl	8000fe8 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 80031d4:	2017      	movs	r0, #23
 80031d6:	f7fd ff3b 	bl	8001050 <HAL_NVIC_EnableIRQ>

	HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 80031da:	4622      	mov	r2, r4
 80031dc:	4621      	mov	r1, r4
 80031de:	2028      	movs	r0, #40	; 0x28
 80031e0:	f7fd ff02 	bl	8000fe8 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 80031e4:	2028      	movs	r0, #40	; 0x28
	htim4.Instance = TIM4;
 80031e6:	4d6d      	ldr	r5, [pc, #436]	; (800339c <main+0x30c>)
	HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 80031e8:	f7fd ff32 	bl	8001050 <HAL_NVIC_EnableIRQ>
	TIM_ClockConfigTypeDef sClockSourceConfig = { 0 };
 80031ec:	4621      	mov	r1, r4
 80031ee:	2210      	movs	r2, #16
 80031f0:	a807      	add	r0, sp, #28
 80031f2:	f000 ff29 	bl	8004048 <memset>
	TIM_OC_InitTypeDef sConfigOC = { 0 };
 80031f6:	221c      	movs	r2, #28
 80031f8:	4621      	mov	r1, r4
 80031fa:	a80b      	add	r0, sp, #44	; 0x2c
	htim4.Init.Period = htim4_Period;
 80031fc:	f04f 0ac8 	mov.w	sl, #200	; 0xc8
	TIM_MasterConfigTypeDef sMasterConfig = { 0 };
 8003200:	9405      	str	r4, [sp, #20]
 8003202:	9406      	str	r4, [sp, #24]
	TIM_OC_InitTypeDef sConfigOC = { 0 };
 8003204:	f000 ff20 	bl	8004048 <memset>
	if (HAL_TIM_Base_Init(&htim4) != HAL_OK) {
 8003208:	4628      	mov	r0, r5
	htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 800320a:	60ac      	str	r4, [r5, #8]
	htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800320c:	612c      	str	r4, [r5, #16]
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800320e:	f44f 5680 	mov.w	r6, #4096	; 0x1000
	htim4.Instance = TIM4;
 8003212:	f8c5 9000 	str.w	r9, [r5]
	htim4.Init.Prescaler = htim4_Prescaler;
 8003216:	f8c5 8004 	str.w	r8, [r5, #4]
	htim4.Init.Period = htim4_Period;
 800321a:	f8c5 a00c 	str.w	sl, [r5, #12]
	if (HAL_TIM_Base_Init(&htim4) != HAL_OK) {
 800321e:	f7ff fa51 	bl	80026c4 <HAL_TIM_Base_Init>
	if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK) {
 8003222:	a907      	add	r1, sp, #28
 8003224:	4628      	mov	r0, r5
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003226:	9607      	str	r6, [sp, #28]
	if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK) {
 8003228:	f7ff f888 	bl	800233c <HAL_TIM_ConfigClockSource>
	if (HAL_TIM_PWM_Init(&htim4) != HAL_OK) {
 800322c:	4628      	mov	r0, r5
 800322e:	f7ff fa7d 	bl	800272c <HAL_TIM_PWM_Init>
	if (HAL_TIM_OC_Init(&htim4) != HAL_OK) {
 8003232:	4628      	mov	r0, r5
 8003234:	f7ff fa60 	bl	80026f8 <HAL_TIM_OC_Init>
	if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig)
 8003238:	a905      	add	r1, sp, #20
 800323a:	4628      	mov	r0, r5
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800323c:	9405      	str	r4, [sp, #20]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800323e:	9406      	str	r4, [sp, #24]
	if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig)
 8003240:	f7ff fbe2 	bl	8002a08 <HAL_TIMEx_MasterConfigSynchronization>
	sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8003244:	2360      	movs	r3, #96	; 0x60
	if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1)
 8003246:	4622      	mov	r2, r4
 8003248:	a90b      	add	r1, sp, #44	; 0x2c
 800324a:	4628      	mov	r0, r5
	sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800324c:	930b      	str	r3, [sp, #44]	; 0x2c
	sConfigOC.Pulse = 0;
 800324e:	940c      	str	r4, [sp, #48]	; 0x30
	sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8003250:	940d      	str	r4, [sp, #52]	; 0x34
	sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8003252:	940f      	str	r4, [sp, #60]	; 0x3c
	if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1)
 8003254:	f7ff fae2 	bl	800281c <HAL_TIM_PWM_ConfigChannel>
	if (HAL_TIM_OC_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_2) != HAL_OK) {
 8003258:	a90b      	add	r1, sp, #44	; 0x2c
 800325a:	2204      	movs	r2, #4
 800325c:	4628      	mov	r0, r5
	sConfigOC.OCMode = TIM_OCMODE_TIMING;
 800325e:	940b      	str	r4, [sp, #44]	; 0x2c
	if (HAL_TIM_OC_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_2) != HAL_OK) {
 8003260:	f7ff faae 	bl	80027c0 <HAL_TIM_OC_ConfigChannel>
	TIM4->ARR = 10000;
 8003264:	f242 7310 	movw	r3, #10000	; 0x2710
 8003268:	f8c9 302c 	str.w	r3, [r9, #44]	; 0x2c
	__HAL_TIM_SetCompare(&htim4,TIM_CHANNEL_1,5000);
 800326c:	682b      	ldr	r3, [r5, #0]
 800326e:	f241 3288 	movw	r2, #5000	; 0x1388
 8003272:	635a      	str	r2, [r3, #52]	; 0x34
	HAL_TIM_MspPostInit(&htim4);
 8003274:	4628      	mov	r0, r5
 8003276:	f000 fca5 	bl	8003bc4 <HAL_TIM_MspPostInit>
	TIM_ClockConfigTypeDef sClockSourceConfig = { 0 };
 800327a:	4621      	mov	r1, r4
 800327c:	2210      	movs	r2, #16
 800327e:	a807      	add	r0, sp, #28
 8003280:	f000 fee2 	bl	8004048 <memset>
	TIM_OC_InitTypeDef sConfigOC = { 0 };
 8003284:	4621      	mov	r1, r4
 8003286:	221c      	movs	r2, #28
 8003288:	a80b      	add	r0, sp, #44	; 0x2c
	TIM_MasterConfigTypeDef sMasterConfig = { 0 };
 800328a:	9405      	str	r4, [sp, #20]
 800328c:	9406      	str	r4, [sp, #24]
	TIM_OC_InitTypeDef sConfigOC = { 0 };
 800328e:	f000 fedb 	bl	8004048 <memset>
	htim3.Init.Prescaler = htim3_Prescaler;
 8003292:	4a43      	ldr	r2, [pc, #268]	; (80033a0 <main+0x310>)
	htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003294:	60bc      	str	r4, [r7, #8]
	htim3.Init.Prescaler = htim3_Prescaler;
 8003296:	f44f 63c8 	mov.w	r3, #1600	; 0x640
 800329a:	e887 000c 	stmia.w	r7, {r2, r3}
	if (HAL_TIM_Base_Init(&htim3) != HAL_OK) {
 800329e:	4638      	mov	r0, r7
	htim3.Init.Period = htim3_Period;
 80032a0:	2309      	movs	r3, #9
 80032a2:	60fb      	str	r3, [r7, #12]
	htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80032a4:	613c      	str	r4, [r7, #16]
	if (HAL_TIM_Base_Init(&htim3) != HAL_OK) {
 80032a6:	f7ff fa0d 	bl	80026c4 <HAL_TIM_Base_Init>
	if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK) {
 80032aa:	a907      	add	r1, sp, #28
 80032ac:	4638      	mov	r0, r7
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80032ae:	9607      	str	r6, [sp, #28]
	if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK) {
 80032b0:	f7ff f844 	bl	800233c <HAL_TIM_ConfigClockSource>
	if (HAL_TIM_OC_Init(&htim3) != HAL_OK) {
 80032b4:	4638      	mov	r0, r7
 80032b6:	f7ff fa1f 	bl	80026f8 <HAL_TIM_OC_Init>
	if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig)
 80032ba:	a905      	add	r1, sp, #20
 80032bc:	4638      	mov	r0, r7
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80032be:	9405      	str	r4, [sp, #20]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80032c0:	9406      	str	r4, [sp, #24]
	if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig)
 80032c2:	f7ff fba1 	bl	8002a08 <HAL_TIMEx_MasterConfigSynchronization>
	if (HAL_TIM_OC_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK) {
 80032c6:	4622      	mov	r2, r4
 80032c8:	a90b      	add	r1, sp, #44	; 0x2c
 80032ca:	4638      	mov	r0, r7
	huart2.Instance = USART2;
 80032cc:	4e35      	ldr	r6, [pc, #212]	; (80033a4 <main+0x314>)
	sConfigOC.OCMode = TIM_OCMODE_TIMING;
 80032ce:	940b      	str	r4, [sp, #44]	; 0x2c
	sConfigOC.Pulse = 0;
 80032d0:	940c      	str	r4, [sp, #48]	; 0x30
	sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80032d2:	940d      	str	r4, [sp, #52]	; 0x34
	sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80032d4:	940f      	str	r4, [sp, #60]	; 0x3c
	if (HAL_TIM_OC_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK) {
 80032d6:	f7ff fa73 	bl	80027c0 <HAL_TIM_OC_ConfigChannel>
	huart2.Init.BaudRate = 115200;
 80032da:	4933      	ldr	r1, [pc, #204]	; (80033a8 <main+0x318>)
	huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80032dc:	60b4      	str	r4, [r6, #8]
	huart2.Init.BaudRate = 115200;
 80032de:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
 80032e2:	e886 000a 	stmia.w	r6, {r1, r3}
	if (HAL_UART_Init(&huart2) != HAL_OK) {
 80032e6:	4630      	mov	r0, r6
	huart2.Init.Mode = UART_MODE_TX_RX;
 80032e8:	230c      	movs	r3, #12
	huart2.Init.StopBits = UART_STOPBITS_1;
 80032ea:	60f4      	str	r4, [r6, #12]
	huart2.Init.Parity = UART_PARITY_NONE;
 80032ec:	6134      	str	r4, [r6, #16]
	huart2.Init.Mode = UART_MODE_TX_RX;
 80032ee:	6173      	str	r3, [r6, #20]
	huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80032f0:	61b4      	str	r4, [r6, #24]
	huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80032f2:	61f4      	str	r4, [r6, #28]
	if (HAL_UART_Init(&huart2) != HAL_OK) {
 80032f4:	f7ff fcfc 	bl	8002cf0 <HAL_UART_Init>
	hi2c2.Instance = I2C2;
 80032f8:	482c      	ldr	r0, [pc, #176]	; (80033ac <main+0x31c>)
	hi2c2.Init.ClockSpeed = 100000;
 80032fa:	f8df e0c8 	ldr.w	lr, [pc, #200]	; 80033c4 <main+0x334>
 80032fe:	4b2c      	ldr	r3, [pc, #176]	; (80033b0 <main+0x320>)
	hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8003300:	6084      	str	r4, [r0, #8]
	hi2c2.Init.ClockSpeed = 100000;
 8003302:	e880 4008 	stmia.w	r0, {r3, lr}
	hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8003306:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800330a:	6103      	str	r3, [r0, #16]
	hi2c2.Init.OwnAddress1 = 0;
 800330c:	60c4      	str	r4, [r0, #12]
	hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800330e:	6144      	str	r4, [r0, #20]
	hi2c2.Init.OwnAddress2 = 0;
 8003310:	6184      	str	r4, [r0, #24]
	hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8003312:	61c4      	str	r4, [r0, #28]
	hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8003314:	6204      	str	r4, [r0, #32]
	if (HAL_I2C_Init(&hi2c2) != HAL_OK) {
 8003316:	f7fd ffcb 	bl	80012b0 <HAL_I2C_Init>
	HAL_TIM_Base_Start_IT(&htim3);
 800331a:	4638      	mov	r0, r7
 800331c:	f7fe ffec 	bl	80022f8 <HAL_TIM_Base_Start_IT>
	HAL_TIM_PWM_Start_IT(&htim4, TIM_CHANNEL_1);
 8003320:	4621      	mov	r1, r4
 8003322:	4628      	mov	r0, r5
 8003324:	f7ff fae8 	bl	80028f8 <HAL_TIM_PWM_Start_IT>
	HAL_UART_Transmit(&huart2, "OK ", 3, 200);
 8003328:	4653      	mov	r3, sl
 800332a:	2203      	movs	r2, #3
 800332c:	4921      	ldr	r1, [pc, #132]	; (80033b4 <main+0x324>)
		if ((estado == 3 || estado == 4 || estado == 5)
 800332e:	4c22      	ldr	r4, [pc, #136]	; (80033b8 <main+0x328>)
	HAL_UART_Transmit(&huart2, "OK ", 3, 200);
 8003330:	4630      	mov	r0, r6
 8003332:	f7ff fd0b 	bl	8002d4c <HAL_UART_Transmit>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_SET);
 8003336:	4642      	mov	r2, r8
 8003338:	4641      	mov	r1, r8
 800333a:	4815      	ldr	r0, [pc, #84]	; (8003390 <main+0x300>)
 800333c:	f7fd ffa2 	bl	8001284 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_4, GPIO_PIN_SET);
 8003340:	4642      	mov	r2, r8
 8003342:	2110      	movs	r1, #16
 8003344:	4811      	ldr	r0, [pc, #68]	; (800338c <main+0x2fc>)
 8003346:	f7fd ff9d 	bl	8001284 <HAL_GPIO_WritePin>
	__HAL_TIM_SetCompare(&htim4,TIM_CHANNEL_1,100); //match de comparacin en timer 4, siempre tiene que ser la mitad de ARR.
 800334a:	682b      	ldr	r3, [r5, #0]
	TIM4->ARR = 200;       //desborde de tiempo de pwm en timer 4.
 800334c:	f8c9 a02c 	str.w	sl, [r9, #44]	; 0x2c
	__HAL_TIM_SetCompare(&htim4,TIM_CHANNEL_1,100); //match de comparacin en timer 4, siempre tiene que ser la mitad de ARR.
 8003350:	2264      	movs	r2, #100	; 0x64
 8003352:	635a      	str	r2, [r3, #52]	; 0x34
	HAL_UART_Receive_IT(&huart2, rx_data_UART, 13); // leer 1 byte
 8003354:	4630      	mov	r0, r6
 8003356:	220d      	movs	r2, #13
 8003358:	4918      	ldr	r1, [pc, #96]	; (80033bc <main+0x32c>)
						|| (HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_13) == GPIO_PIN_SET))) {
 800335a:	4e0d      	ldr	r6, [pc, #52]	; (8003390 <main+0x300>)
	HAL_UART_Receive_IT(&huart2, rx_data_UART, 13); // leer 1 byte
 800335c:	f7ff fd53 	bl	8002e06 <HAL_UART_Receive_IT>
 8003360:	4625      	mov	r5, r4
		HAL_UART_Receive_IT(&huart2, rx_data_UART, 13);
 8003362:	4f16      	ldr	r7, [pc, #88]	; (80033bc <main+0x32c>)
 8003364:	480f      	ldr	r0, [pc, #60]	; (80033a4 <main+0x314>)
 8003366:	220d      	movs	r2, #13
 8003368:	4639      	mov	r1, r7
 800336a:	f7ff fd4c 	bl	8002e06 <HAL_UART_Receive_IT>
		if ((estado == 3 || estado == 4 || estado == 5)
 800336e:	6823      	ldr	r3, [r4, #0]
 8003370:	3b03      	subs	r3, #3
 8003372:	2b02      	cmp	r3, #2
 8003374:	d8f6      	bhi.n	8003364 <main+0x2d4>
 8003376:	e027      	b.n	80033c8 <main+0x338>
 8003378:	20013a80 	.word	0x20013a80
 800337c:	10110000 	.word	0x10110000
 8003380:	20013a44 	.word	0x20013a44
 8003384:	2001d718 	.word	0x2001d718
 8003388:	40023800 	.word	0x40023800
 800338c:	40020800 	.word	0x40020800
 8003390:	40020400 	.word	0x40020400
 8003394:	40020c00 	.word	0x40020c00
 8003398:	40020000 	.word	0x40020000
 800339c:	20009d64 	.word	0x20009d64
 80033a0:	40000400 	.word	0x40000400
 80033a4:	2001d6d8 	.word	0x2001d6d8
 80033a8:	40004400 	.word	0x40004400
 80033ac:	20009db0 	.word	0x20009db0
 80033b0:	40005800 	.word	0x40005800
 80033b4:	08005a3c 	.word	0x08005a3c
 80033b8:	20000090 	.word	0x20000090
 80033bc:	20009da0 	.word	0x20009da0
 80033c0:	40000800 	.word	0x40000800
 80033c4:	000186a0 	.word	0x000186a0
				&& ((HAL_GPIO_ReadPin(GPIOD, GPIO_PIN_9) == GPIO_PIN_SET)
 80033c8:	f44f 7100 	mov.w	r1, #512	; 0x200
 80033cc:	4809      	ldr	r0, [pc, #36]	; (80033f4 <main+0x364>)
 80033ce:	f7fd ff53 	bl	8001278 <HAL_GPIO_ReadPin>
 80033d2:	2801      	cmp	r0, #1
 80033d4:	d105      	bne.n	80033e2 <main+0x352>
			estado = 0;
 80033d6:	2100      	movs	r1, #0
			HAL_TIM_PWM_Stop_IT(&htim4, TIM_CHANNEL_1);
 80033d8:	4807      	ldr	r0, [pc, #28]	; (80033f8 <main+0x368>)
			estado = 0;
 80033da:	6029      	str	r1, [r5, #0]
			HAL_TIM_PWM_Stop_IT(&htim4, TIM_CHANNEL_1);
 80033dc:	f7ff fac6 	bl	800296c <HAL_TIM_PWM_Stop_IT>
 80033e0:	e7bf      	b.n	8003362 <main+0x2d2>
						|| (HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_13) == GPIO_PIN_SET))) {
 80033e2:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80033e6:	4630      	mov	r0, r6
 80033e8:	f7fd ff46 	bl	8001278 <HAL_GPIO_ReadPin>
 80033ec:	2801      	cmp	r0, #1
 80033ee:	d1b8      	bne.n	8003362 <main+0x2d2>
 80033f0:	e7f1      	b.n	80033d6 <main+0x346>
 80033f2:	bf00      	nop
 80033f4:	40020c00 	.word	0x40020c00
 80033f8:	20009d64 	.word	0x20009d64
 80033fc:	00000000 	.word	0x00000000

08003400 <homing>:

void homing() {
	int velocidad = 0;
	int periodo = 0;
	int compareMatch = 0;
	velocidad = (int) (velHoming * pulsosporRevolucion / mmporRevolucion);
 8003400:	4b3d      	ldr	r3, [pc, #244]	; (80034f8 <homing+0xf8>)
 8003402:	ed9f 7a3e 	vldr	s14, [pc, #248]	; 80034fc <homing+0xfc>
 8003406:	edd3 7a00 	vldr	s15, [r3]
 800340a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800340e:	eef2 6a04 	vmov.f32	s13, #36	; 0x41200000  10.0
 8003412:	ee87 7aa6 	vdiv.f32	s14, s15, s13
void homing() {
 8003416:	b570      	push	{r4, r5, r6, lr}
	periodo = (int) (1 / (velocidad * htim4_Prescaler / clock));
	TIM4->ARR = periodo;       //desborde de tiempo de pwm en timer 4.
	compareMatch = (int) (periodo / 2);
	__HAL_TIM_SetCompare(&htim4,TIM_CHANNEL_1,compareMatch); //match de comparacin en timer 4, siempre tiene que ser la mitad de ARR.
 8003418:	4e39      	ldr	r6, [pc, #228]	; (8003500 <homing+0x100>)
 800341a:	4c3a      	ldr	r4, [pc, #232]	; (8003504 <homing+0x104>)
	periodo = (int) (1 / (velocidad * htim4_Prescaler / clock));
 800341c:	eefd 7ac7 	vcvt.s32.f32	s15, s14
 8003420:	ee17 0a90 	vmov	r0, s15
 8003424:	f7fd f87e 	bl	8000524 <__aeabi_i2d>
 8003428:	a331      	add	r3, pc, #196	; (adr r3, 80034f0 <homing+0xf0>)
 800342a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800342e:	f7fd fa09 	bl	8000844 <__aeabi_ddiv>
 8003432:	4602      	mov	r2, r0
 8003434:	460b      	mov	r3, r1
 8003436:	2000      	movs	r0, #0
 8003438:	4933      	ldr	r1, [pc, #204]	; (8003508 <homing+0x108>)
 800343a:	f7fd fa03 	bl	8000844 <__aeabi_ddiv>
 800343e:	f7fd fb71 	bl	8000b24 <__aeabi_d2iz>
	TIM4->ARR = periodo;       //desborde de tiempo de pwm en timer 4.
 8003442:	4b32      	ldr	r3, [pc, #200]	; (800350c <homing+0x10c>)
 8003444:	62d8      	str	r0, [r3, #44]	; 0x2c
	__HAL_TIM_SetCompare(&htim4,TIM_CHANNEL_1,compareMatch); //match de comparacin en timer 4, siempre tiene que ser la mitad de ARR.
 8003446:	6833      	ldr	r3, [r6, #0]
	compareMatch = (int) (periodo / 2);
 8003448:	2202      	movs	r2, #2
 800344a:	fb90 f0f2 	sdiv	r0, r0, r2
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_SET);
 800344e:	2201      	movs	r2, #1
	__HAL_TIM_SetCompare(&htim4,TIM_CHANNEL_1,compareMatch); //match de comparacin en timer 4, siempre tiene que ser la mitad de ARR.
 8003450:	6358      	str	r0, [r3, #52]	; 0x34
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_SET);
 8003452:	4611      	mov	r1, r2
 8003454:	482e      	ldr	r0, [pc, #184]	; (8003510 <homing+0x110>)
 8003456:	f7fd ff15 	bl	8001284 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_4, GPIO_PIN_SET);
 800345a:	2201      	movs	r2, #1
 800345c:	2110      	movs	r1, #16
 800345e:	482d      	ldr	r0, [pc, #180]	; (8003514 <homing+0x114>)
 8003460:	f7fd ff10 	bl	8001284 <HAL_GPIO_WritePin>
	if (HAL_GPIO_ReadPin(GPIOD, GPIO_PIN_9) == GPIO_PIN_SET) {
 8003464:	f44f 7100 	mov.w	r1, #512	; 0x200
 8003468:	482b      	ldr	r0, [pc, #172]	; (8003518 <homing+0x118>)
 800346a:	f7fd ff05 	bl	8001278 <HAL_GPIO_ReadPin>
 800346e:	2801      	cmp	r0, #1
 8003470:	d10c      	bne.n	800348c <homing+0x8c>
		estado = 1;
		posActual = 0;
 8003472:	2500      	movs	r5, #0
 8003474:	4b29      	ldr	r3, [pc, #164]	; (800351c <homing+0x11c>)
		estado = 1;
 8003476:	6020      	str	r0, [r4, #0]
		HAL_TIM_PWM_Start_IT(&htim4, TIM_CHANNEL_1);
 8003478:	4629      	mov	r1, r5
 800347a:	4630      	mov	r0, r6
		posActual = 0;
 800347c:	601d      	str	r5, [r3, #0]
		HAL_TIM_PWM_Start_IT(&htim4, TIM_CHANNEL_1);
 800347e:	f7ff fa3b 	bl	80028f8 <HAL_TIM_PWM_Start_IT>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_4, GPIO_PIN_RESET);
 8003482:	462a      	mov	r2, r5
 8003484:	2110      	movs	r1, #16
 8003486:	4823      	ldr	r0, [pc, #140]	; (8003514 <homing+0x114>)
 8003488:	f7fd fefc 	bl	8001284 <HAL_GPIO_WritePin>
	}
	if (HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_13) == GPIO_PIN_SET) {
 800348c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8003490:	481f      	ldr	r0, [pc, #124]	; (8003510 <homing+0x110>)
 8003492:	f7fd fef1 	bl	8001278 <HAL_GPIO_ReadPin>
 8003496:	2801      	cmp	r0, #1
 8003498:	4605      	mov	r5, r0
 800349a:	d109      	bne.n	80034b0 <homing+0xb0>
		estado = 0;
 800349c:	2100      	movs	r1, #0
		HAL_TIM_PWM_Start_IT(&htim4, TIM_CHANNEL_1);
 800349e:	4818      	ldr	r0, [pc, #96]	; (8003500 <homing+0x100>)
		estado = 0;
 80034a0:	6021      	str	r1, [r4, #0]
		HAL_TIM_PWM_Start_IT(&htim4, TIM_CHANNEL_1);
 80034a2:	f7ff fa29 	bl	80028f8 <HAL_TIM_PWM_Start_IT>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_4, GPIO_PIN_SET);
 80034a6:	462a      	mov	r2, r5
 80034a8:	2110      	movs	r1, #16
 80034aa:	481a      	ldr	r0, [pc, #104]	; (8003514 <homing+0x114>)
 80034ac:	f7fd feea 	bl	8001284 <HAL_GPIO_WritePin>
	}
	if (estado == 4) {
 80034b0:	6823      	ldr	r3, [r4, #0]
 80034b2:	2b04      	cmp	r3, #4
 80034b4:	d11a      	bne.n	80034ec <homing+0xec>
		HAL_TIM_PWM_Stop_IT(&htim4, TIM_CHANNEL_1);
 80034b6:	2100      	movs	r1, #0
 80034b8:	4811      	ldr	r0, [pc, #68]	; (8003500 <homing+0x100>)
 80034ba:	f7ff fa57 	bl	800296c <HAL_TIM_PWM_Stop_IT>
		//HAL_TIM_Base_Stop_IT(&htim4);
		HAL_TIM_Base_Stop_IT(&htim3);
 80034be:	4818      	ldr	r0, [pc, #96]	; (8003520 <homing+0x120>)
 80034c0:	f7fe ff25 	bl	800230e <HAL_TIM_Base_Stop_IT>
		if (posActual > posHome) {
 80034c4:	4b15      	ldr	r3, [pc, #84]	; (800351c <homing+0x11c>)
 80034c6:	681a      	ldr	r2, [r3, #0]
 80034c8:	4b16      	ldr	r3, [pc, #88]	; (8003524 <homing+0x124>)
 80034ca:	681b      	ldr	r3, [r3, #0]
 80034cc:	429a      	cmp	r2, r3
 80034ce:	dd0a      	ble.n	80034e6 <homing+0xe6>
			HAL_GPIO_WritePin(GPIOC, GPIO_PIN_4, GPIO_PIN_RESET);
 80034d0:	2200      	movs	r2, #0
		} else if (posActual < posHome) {
			HAL_GPIO_WritePin(GPIOC, GPIO_PIN_4, GPIO_PIN_SET);
 80034d2:	2110      	movs	r1, #16
 80034d4:	480f      	ldr	r0, [pc, #60]	; (8003514 <homing+0x114>)
 80034d6:	f7fd fed5 	bl	8001284 <HAL_GPIO_WritePin>
		}
		HAL_TIM_PWM_Start_IT(&htim4, TIM_CHANNEL_1);
 80034da:	2100      	movs	r1, #0
 80034dc:	4808      	ldr	r0, [pc, #32]	; (8003500 <homing+0x100>)
	}
}
 80034de:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
		HAL_TIM_PWM_Start_IT(&htim4, TIM_CHANNEL_1);
 80034e2:	f7ff ba09 	b.w	80028f8 <HAL_TIM_PWM_Start_IT>
		} else if (posActual < posHome) {
 80034e6:	daf8      	bge.n	80034da <homing+0xda>
			HAL_GPIO_WritePin(GPIOC, GPIO_PIN_4, GPIO_PIN_SET);
 80034e8:	2201      	movs	r2, #1
 80034ea:	e7f2      	b.n	80034d2 <homing+0xd2>
 80034ec:	bd70      	pop	{r4, r5, r6, pc}
 80034ee:	bf00      	nop
 80034f0:	00000000 	.word	0x00000000
 80034f4:	416e8480 	.word	0x416e8480
 80034f8:	20000008 	.word	0x20000008
 80034fc:	459c4000 	.word	0x459c4000
 8003500:	20009d64 	.word	0x20009d64
 8003504:	20000090 	.word	0x20000090
 8003508:	3ff00000 	.word	0x3ff00000
 800350c:	40000800 	.word	0x40000800
 8003510:	40020400 	.word	0x40020400
 8003514:	40020800 	.word	0x40020800
 8003518:	40020c00 	.word	0x40020c00
 800351c:	20000098 	.word	0x20000098
 8003520:	20013a44 	.word	0x20013a44
 8003524:	200000a0 	.word	0x200000a0

08003528 <sin_wave>:

void sin_wave(int A, float F) {
 8003528:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800352c:	ed2d 8b02 	vpush	{d8}
 8003530:	4606      	mov	r6, r0
 8003532:	b08d      	sub	sp, #52	; 0x34
 8003534:	eef0 8a40 	vmov.f32	s17, s0
	HAL_TIM_PWM_Stop_IT(&htim4, TIM_CHANNEL_1);
 8003538:	2100      	movs	r1, #0
 800353a:	489d      	ldr	r0, [pc, #628]	; (80037b0 <sin_wave+0x288>)
	int velocidad = 0;
	int periodo = 0;
	int compareMatch = 0;
	F=F/10.0;
	float floatmaxIndex=(1.0/(double)F)*1000.0;
	maxIndex=round(floatmaxIndex);
 800353c:	4c9d      	ldr	r4, [pc, #628]	; (80037b4 <sin_wave+0x28c>)
	double deltaT = (htim3_Prescaler * (htim3_Period + 1)) / clock; //porque tiene que cambiar al cuarto
	sprintf(info, "sin,Amplitud:%d ,Frecuencia: %d\n", A, F);
	HAL_UART_Transmit(&huart2, (uint8_t*) info, strlen(info), 200);
	for (int i = 0; i < maxIndex; i++) {
		velocidades[i] = (int) (A * 2 * M_PI * F
 800353e:	4d9e      	ldr	r5, [pc, #632]	; (80037b8 <sin_wave+0x290>)
				* sin((2 * M_PI * F * i * deltaT)));
		velocidadesPulsos[i] = (int) (velocidades[i] * pulsosporRevolucion
 8003540:	f8df a288 	ldr.w	sl, [pc, #648]	; 80037cc <sin_wave+0x2a4>
	F=F/10.0;
 8003544:	eeb2 8a04 	vmov.f32	s16, #36	; 0x41200000  10.0
	HAL_TIM_PWM_Stop_IT(&htim4, TIM_CHANNEL_1);
 8003548:	f7ff fa10 	bl	800296c <HAL_TIM_PWM_Stop_IT>
	float floatmaxIndex=(1.0/(double)F)*1000.0;
 800354c:	eec8 7a88 	vdiv.f32	s15, s17, s16
		velocidades[i] = (int) (A * 2 * M_PI * F
 8003550:	ea4f 0b46 	mov.w	fp, r6, lsl #1
		velocidadesPulsos[i] = (int) (velocidades[i] * pulsosporRevolucion
 8003554:	f44f 77fa 	mov.w	r7, #500	; 0x1f4
	float floatmaxIndex=(1.0/(double)F)*1000.0;
 8003558:	ee17 0a90 	vmov	r0, s15
 800355c:	f7fc fff4 	bl	8000548 <__aeabi_f2d>
 8003560:	4602      	mov	r2, r0
 8003562:	460b      	mov	r3, r1
 8003564:	4680      	mov	r8, r0
 8003566:	4689      	mov	r9, r1
 8003568:	2000      	movs	r0, #0
 800356a:	4994      	ldr	r1, [pc, #592]	; (80037bc <sin_wave+0x294>)
 800356c:	f7fd f96a 	bl	8000844 <__aeabi_ddiv>
 8003570:	4b93      	ldr	r3, [pc, #588]	; (80037c0 <sin_wave+0x298>)
 8003572:	2200      	movs	r2, #0
 8003574:	f7fd f83c 	bl	80005f0 <__aeabi_dmul>
 8003578:	f7fd fafc 	bl	8000b74 <__aeabi_d2f>
	maxIndex=round(floatmaxIndex);
 800357c:	f7fc ffe4 	bl	8000548 <__aeabi_f2d>
 8003580:	ec41 0b10 	vmov	d0, r0, r1
 8003584:	f001 f986 	bl	8004894 <round>
 8003588:	ec51 0b10 	vmov	r0, r1, d0
 800358c:	f7fd faca 	bl	8000b24 <__aeabi_d2iz>
	sprintf(info, "sin,Amplitud:%d ,Frecuencia: %d\n", A, F);
 8003590:	4632      	mov	r2, r6
	maxIndex=round(floatmaxIndex);
 8003592:	6020      	str	r0, [r4, #0]
	sprintf(info, "sin,Amplitud:%d ,Frecuencia: %d\n", A, F);
 8003594:	498b      	ldr	r1, [pc, #556]	; (80037c4 <sin_wave+0x29c>)
 8003596:	e9cd 8900 	strd	r8, r9, [sp]
 800359a:	a807      	add	r0, sp, #28
 800359c:	f000 fd5c 	bl	8004058 <siprintf>
	HAL_UART_Transmit(&huart2, (uint8_t*) info, strlen(info), 200);
 80035a0:	a807      	add	r0, sp, #28
 80035a2:	f7fc fe15 	bl	80001d0 <strlen>
 80035a6:	23c8      	movs	r3, #200	; 0xc8
 80035a8:	b282      	uxth	r2, r0
 80035aa:	a907      	add	r1, sp, #28
 80035ac:	4886      	ldr	r0, [pc, #536]	; (80037c8 <sin_wave+0x2a0>)
 80035ae:	f7ff fbcd 	bl	8002d4c <HAL_UART_Transmit>
	for (int i = 0; i < maxIndex; i++) {
 80035b2:	6823      	ldr	r3, [r4, #0]
 80035b4:	9303      	str	r3, [sp, #12]
 80035b6:	2400      	movs	r4, #0
 80035b8:	9b03      	ldr	r3, [sp, #12]
 80035ba:	429c      	cmp	r4, r3
 80035bc:	db6c      	blt.n	8003698 <sin_wave+0x170>
				/ mmporRevolucion);

	}
	for (int i = 0; i < maxIndex; i++) {
		periodos[i] = (int) (1
				/ (velocidadesPulsos[i] * htim4_Prescaler / clock));
 80035be:	4f83      	ldr	r7, [pc, #524]	; (80037cc <sin_wave+0x2a4>)
 80035c0:	f8df 91f8 	ldr.w	r9, [pc, #504]	; 80037bc <sin_wave+0x294>
		periodos[i] = (int) (1
 80035c4:	4d82      	ldr	r5, [pc, #520]	; (80037d0 <sin_wave+0x2a8>)
		if (abs(periodos[i]) > 65535 && periodos[i - 1] > 0) {
			periodos[i] = 65535;
		}
		if (abs(periodos[i]) > 65535 && periodos[i - 1] < 0) {
			periodos[i] = -65535;
 80035c6:	f8df b238 	ldr.w	fp, [pc, #568]	; 8003800 <sin_wave+0x2d8>
 80035ca:	2400      	movs	r4, #0
				/ (velocidadesPulsos[i] * htim4_Prescaler / clock));
 80035cc:	f04f 0800 	mov.w	r8, #0
			periodos[i] = 65535;
 80035d0:	f64f 7aff 	movw	sl, #65535	; 0xffff
	for (int i = 0; i < maxIndex; i++) {
 80035d4:	9b03      	ldr	r3, [sp, #12]
 80035d6:	429c      	cmp	r4, r3
 80035d8:	f2c0 8098 	blt.w	800370c <sin_wave+0x1e4>
		}

	}
	posHome = posCentral
			- (double) ((double) A / 2.0 * (double) pulsosporRevolucion
 80035dc:	4b7d      	ldr	r3, [pc, #500]	; (80037d4 <sin_wave+0x2ac>)
 80035de:	6818      	ldr	r0, [r3, #0]
 80035e0:	f7fc ffa0 	bl	8000524 <__aeabi_i2d>
 80035e4:	4604      	mov	r4, r0
 80035e6:	4630      	mov	r0, r6
 80035e8:	460d      	mov	r5, r1
 80035ea:	f7fc ff9b 	bl	8000524 <__aeabi_i2d>
 80035ee:	2200      	movs	r2, #0
 80035f0:	4b79      	ldr	r3, [pc, #484]	; (80037d8 <sin_wave+0x2b0>)
 80035f2:	f7fc fffd 	bl	80005f0 <__aeabi_dmul>
 80035f6:	a364      	add	r3, pc, #400	; (adr r3, 8003788 <sin_wave+0x260>)
 80035f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80035fc:	f7fc fff8 	bl	80005f0 <__aeabi_dmul>
 8003600:	2200      	movs	r2, #0
 8003602:	4b76      	ldr	r3, [pc, #472]	; (80037dc <sin_wave+0x2b4>)
 8003604:	f7fd f91e 	bl	8000844 <__aeabi_ddiv>
 8003608:	4602      	mov	r2, r0
 800360a:	460b      	mov	r3, r1
 800360c:	4620      	mov	r0, r4
 800360e:	4629      	mov	r1, r5
 8003610:	f7fc fe3a 	bl	8000288 <__aeabi_dsub>
	posHome = posCentral
 8003614:	f7fd fa86 	bl	8000b24 <__aeabi_d2iz>
 8003618:	4b71      	ldr	r3, [pc, #452]	; (80037e0 <sin_wave+0x2b8>)
					/ (double) mmporRevolucion);
	velocidad = (int) (velHoming * pulsosporRevolucion / mmporRevolucion);
 800361a:	ed9f 7a72 	vldr	s14, [pc, #456]	; 80037e4 <sin_wave+0x2bc>
	posHome = posCentral
 800361e:	6018      	str	r0, [r3, #0]
	velocidad = (int) (velHoming * pulsosporRevolucion / mmporRevolucion);
 8003620:	4b71      	ldr	r3, [pc, #452]	; (80037e8 <sin_wave+0x2c0>)
 8003622:	edd3 7a00 	vldr	s15, [r3]
 8003626:	ee67 7a87 	vmul.f32	s15, s15, s14
	posHome = posCentral
 800362a:	4604      	mov	r4, r0
	velocidad = (int) (velHoming * pulsosporRevolucion / mmporRevolucion);
 800362c:	ee87 7a88 	vdiv.f32	s14, s15, s16
	periodo = (int) (1 / (velocidad * htim4_Prescaler / clock));
 8003630:	eefd 7ac7 	vcvt.s32.f32	s15, s14
 8003634:	ee17 0a90 	vmov	r0, s15
 8003638:	f7fc ff74 	bl	8000524 <__aeabi_i2d>
 800363c:	a354      	add	r3, pc, #336	; (adr r3, 8003790 <sin_wave+0x268>)
 800363e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003642:	f7fd f8ff 	bl	8000844 <__aeabi_ddiv>
 8003646:	4602      	mov	r2, r0
 8003648:	460b      	mov	r3, r1
 800364a:	2000      	movs	r0, #0
 800364c:	495b      	ldr	r1, [pc, #364]	; (80037bc <sin_wave+0x294>)
 800364e:	f7fd f8f9 	bl	8000844 <__aeabi_ddiv>
 8003652:	f7fd fa67 	bl	8000b24 <__aeabi_d2iz>
	TIM4->ARR = periodo;       //desborde de tiempo de pwm en timer 4.
 8003656:	4b65      	ldr	r3, [pc, #404]	; (80037ec <sin_wave+0x2c4>)
 8003658:	62d8      	str	r0, [r3, #44]	; 0x2c
	compareMatch = (int) (periodo / 2);
	__HAL_TIM_SetCompare(&htim4,TIM_CHANNEL_1,compareMatch); //match de comparacin en timer 4, siempre tiene que ser la mitad de ARR.
 800365a:	4b55      	ldr	r3, [pc, #340]	; (80037b0 <sin_wave+0x288>)
 800365c:	681b      	ldr	r3, [r3, #0]
	compareMatch = (int) (periodo / 2);
 800365e:	2202      	movs	r2, #2
 8003660:	fb90 f0f2 	sdiv	r0, r0, r2
	__HAL_TIM_SetCompare(&htim4,TIM_CHANNEL_1,compareMatch); //match de comparacin en timer 4, siempre tiene que ser la mitad de ARR.
 8003664:	6358      	str	r0, [r3, #52]	; 0x34

	if (posActual > posHome) {
 8003666:	4b62      	ldr	r3, [pc, #392]	; (80037f0 <sin_wave+0x2c8>)
 8003668:	681b      	ldr	r3, [r3, #0]
 800366a:	429c      	cmp	r4, r3
 800366c:	f280 8083 	bge.w	8003776 <sin_wave+0x24e>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_4, GPIO_PIN_RESET);
 8003670:	2200      	movs	r2, #0
		estado = 4;
	} else if (posActual < posHome) {
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_4, GPIO_PIN_SET);
 8003672:	2110      	movs	r1, #16
 8003674:	485f      	ldr	r0, [pc, #380]	; (80037f4 <sin_wave+0x2cc>)
 8003676:	f7fd fe05 	bl	8001284 <HAL_GPIO_WritePin>
		estado = 4;
 800367a:	2204      	movs	r2, #4
	} else if (posActual == posHome) {
		estado = 5;
 800367c:	4b5e      	ldr	r3, [pc, #376]	; (80037f8 <sin_wave+0x2d0>)
 800367e:	601a      	str	r2, [r3, #0]
	}

	HAL_TIM_PWM_Start_IT(&htim4, TIM_CHANNEL_1);
 8003680:	2100      	movs	r1, #0
 8003682:	484b      	ldr	r0, [pc, #300]	; (80037b0 <sin_wave+0x288>)
 8003684:	f7ff f938 	bl	80028f8 <HAL_TIM_PWM_Start_IT>
	HAL_TIM_Base_Start_IT(&htim3);
 8003688:	485c      	ldr	r0, [pc, #368]	; (80037fc <sin_wave+0x2d4>)
 800368a:	f7fe fe35 	bl	80022f8 <HAL_TIM_Base_Start_IT>
}
 800368e:	b00d      	add	sp, #52	; 0x34
 8003690:	ecbd 8b02 	vpop	{d8}
 8003694:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
				* sin((2 * M_PI * F * i * deltaT)));
 8003698:	a33f      	add	r3, pc, #252	; (adr r3, 8003798 <sin_wave+0x270>)
 800369a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800369e:	4640      	mov	r0, r8
 80036a0:	4649      	mov	r1, r9
 80036a2:	f7fc ffa5 	bl	80005f0 <__aeabi_dmul>
 80036a6:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80036aa:	4620      	mov	r0, r4
 80036ac:	f7fc ff3a 	bl	8000524 <__aeabi_i2d>
 80036b0:	4602      	mov	r2, r0
 80036b2:	460b      	mov	r3, r1
 80036b4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80036b8:	f7fc ff9a 	bl	80005f0 <__aeabi_dmul>
 80036bc:	a338      	add	r3, pc, #224	; (adr r3, 80037a0 <sin_wave+0x278>)
 80036be:	e9d3 2300 	ldrd	r2, r3, [r3]
 80036c2:	f7fc ff95 	bl	80005f0 <__aeabi_dmul>
 80036c6:	ec41 0b10 	vmov	d0, r0, r1
 80036ca:	f001 f929 	bl	8004920 <sin>
		velocidades[i] = (int) (A * 2 * M_PI * F
 80036ce:	4658      	mov	r0, fp
				* sin((2 * M_PI * F * i * deltaT)));
 80036d0:	ed8d 0b04 	vstr	d0, [sp, #16]
		velocidades[i] = (int) (A * 2 * M_PI * F
 80036d4:	f7fc ff26 	bl	8000524 <__aeabi_i2d>
 80036d8:	a333      	add	r3, pc, #204	; (adr r3, 80037a8 <sin_wave+0x280>)
 80036da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80036de:	f7fc ff87 	bl	80005f0 <__aeabi_dmul>
 80036e2:	4642      	mov	r2, r8
 80036e4:	464b      	mov	r3, r9
 80036e6:	f7fc ff83 	bl	80005f0 <__aeabi_dmul>
				* sin((2 * M_PI * F * i * deltaT)));
 80036ea:	ed9d 0b04 	vldr	d0, [sp, #16]
 80036ee:	ec53 2b10 	vmov	r2, r3, d0
 80036f2:	f7fc ff7d 	bl	80005f0 <__aeabi_dmul>
		velocidades[i] = (int) (A * 2 * M_PI * F
 80036f6:	f7fd fa15 	bl	8000b24 <__aeabi_d2iz>
 80036fa:	f845 0024 	str.w	r0, [r5, r4, lsl #2]
		velocidadesPulsos[i] = (int) (velocidades[i] * pulsosporRevolucion
 80036fe:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
 8003702:	437b      	muls	r3, r7
 8003704:	f84a 3024 	str.w	r3, [sl, r4, lsl #2]
	for (int i = 0; i < maxIndex; i++) {
 8003708:	3401      	adds	r4, #1
 800370a:	e755      	b.n	80035b8 <sin_wave+0x90>
				/ (velocidadesPulsos[i] * htim4_Prescaler / clock));
 800370c:	f857 0024 	ldr.w	r0, [r7, r4, lsl #2]
 8003710:	f7fc ff08 	bl	8000524 <__aeabi_i2d>
 8003714:	a31e      	add	r3, pc, #120	; (adr r3, 8003790 <sin_wave+0x268>)
 8003716:	e9d3 2300 	ldrd	r2, r3, [r3]
 800371a:	f7fd f893 	bl	8000844 <__aeabi_ddiv>
 800371e:	4602      	mov	r2, r0
 8003720:	460b      	mov	r3, r1
 8003722:	4640      	mov	r0, r8
 8003724:	4649      	mov	r1, r9
 8003726:	f7fd f88d 	bl	8000844 <__aeabi_ddiv>
		periodos[i] = (int) (1
 800372a:	f7fd f9fb 	bl	8000b24 <__aeabi_d2iz>
 800372e:	f845 0024 	str.w	r0, [r5, r4, lsl #2]
		if (abs(periodos[i]) > 65535 && periodos[i - 1] > 0) {
 8003732:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8003736:	ea82 73e2 	eor.w	r3, r2, r2, asr #31
 800373a:	eba3 73e2 	sub.w	r3, r3, r2, asr #31
 800373e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003742:	db06      	blt.n	8003752 <sin_wave+0x22a>
 8003744:	1e63      	subs	r3, r4, #1
 8003746:	f855 3023 	ldr.w	r3, [r5, r3, lsl #2]
 800374a:	2b00      	cmp	r3, #0
			periodos[i] = 65535;
 800374c:	bfc8      	it	gt
 800374e:	f845 a024 	strgt.w	sl, [r5, r4, lsl #2]
		if (abs(periodos[i]) > 65535 && periodos[i - 1] < 0) {
 8003752:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8003756:	ea82 73e2 	eor.w	r3, r2, r2, asr #31
 800375a:	eba3 73e2 	sub.w	r3, r3, r2, asr #31
 800375e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003762:	db06      	blt.n	8003772 <sin_wave+0x24a>
 8003764:	1e63      	subs	r3, r4, #1
 8003766:	f855 3023 	ldr.w	r3, [r5, r3, lsl #2]
 800376a:	2b00      	cmp	r3, #0
			periodos[i] = -65535;
 800376c:	bfb8      	it	lt
 800376e:	f845 b024 	strlt.w	fp, [r5, r4, lsl #2]
	for (int i = 0; i < maxIndex; i++) {
 8003772:	3401      	adds	r4, #1
 8003774:	e72e      	b.n	80035d4 <sin_wave+0xac>
	} else if (posActual < posHome) {
 8003776:	dd01      	ble.n	800377c <sin_wave+0x254>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_4, GPIO_PIN_SET);
 8003778:	2201      	movs	r2, #1
 800377a:	e77a      	b.n	8003672 <sin_wave+0x14a>
	} else if (posActual == posHome) {
 800377c:	d180      	bne.n	8003680 <sin_wave+0x158>
		estado = 5;
 800377e:	2205      	movs	r2, #5
 8003780:	e77c      	b.n	800367c <sin_wave+0x154>
 8003782:	bf00      	nop
 8003784:	f3af 8000 	nop.w
 8003788:	00000000 	.word	0x00000000
 800378c:	40b38800 	.word	0x40b38800
 8003790:	00000000 	.word	0x00000000
 8003794:	416e8480 	.word	0x416e8480
 8003798:	54442d18 	.word	0x54442d18
 800379c:	401921fb 	.word	0x401921fb
 80037a0:	d2f1a9fc 	.word	0xd2f1a9fc
 80037a4:	3f50624d 	.word	0x3f50624d
 80037a8:	54442d18 	.word	0x54442d18
 80037ac:	400921fb 	.word	0x400921fb
 80037b0:	20009d64 	.word	0x20009d64
 80037b4:	20000094 	.word	0x20000094
 80037b8:	200000f0 	.word	0x200000f0
 80037bc:	3ff00000 	.word	0x3ff00000
 80037c0:	408f4000 	.word	0x408f4000
 80037c4:	08005a40 	.word	0x08005a40
 80037c8:	2001d6d8 	.word	0x2001d6d8
 80037cc:	20009e04 	.word	0x20009e04
 80037d0:	20013a84 	.word	0x20013a84
 80037d4:	2000009c 	.word	0x2000009c
 80037d8:	3fe00000 	.word	0x3fe00000
 80037dc:	40240000 	.word	0x40240000
 80037e0:	200000a0 	.word	0x200000a0
 80037e4:	459c4000 	.word	0x459c4000
 80037e8:	20000008 	.word	0x20000008
 80037ec:	40000800 	.word	0x40000800
 80037f0:	20000098 	.word	0x20000098
 80037f4:	40020800 	.word	0x40020800
 80037f8:	20000090 	.word	0x20000090
 80037fc:	20013a44 	.word	0x20013a44
 8003800:	ffff0001 	.word	0xffff0001
 8003804:	00000000 	.word	0x00000000

08003808 <const_vel>:

void const_vel(int A, int F) {
 8003808:	b5f0      	push	{r4, r5, r6, r7, lr}
	char info[50];
	int moduloVelocidad = (int) (1
			/ ((A * F / 2 * pulsosporRevolucion / mmporRevolucion)
 800380a:	fb01 f300 	mul.w	r3, r1, r0
void const_vel(int A, int F) {
 800380e:	4606      	mov	r6, r0
			/ ((A * F / 2 * pulsosporRevolucion / mmporRevolucion)
 8003810:	2002      	movs	r0, #2
 8003812:	fb93 f3f0 	sdiv	r3, r3, r0
					* htim4_Prescaler / clock));
 8003816:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
void const_vel(int A, int F) {
 800381a:	b08f      	sub	sp, #60	; 0x3c
					* htim4_Prescaler / clock));
 800381c:	4358      	muls	r0, r3
void const_vel(int A, int F) {
 800381e:	460c      	mov	r4, r1
					* htim4_Prescaler / clock));
 8003820:	f7fc fe80 	bl	8000524 <__aeabi_i2d>
 8003824:	a329      	add	r3, pc, #164	; (adr r3, 80038cc <const_vel+0xc4>)
 8003826:	e9d3 2300 	ldrd	r2, r3, [r3]
 800382a:	f7fd f80b 	bl	8000844 <__aeabi_ddiv>
			/ ((A * F / 2 * pulsosporRevolucion / mmporRevolucion)
 800382e:	4602      	mov	r2, r0
 8003830:	460b      	mov	r3, r1
 8003832:	2000      	movs	r0, #0
 8003834:	491e      	ldr	r1, [pc, #120]	; (80038b0 <const_vel+0xa8>)
 8003836:	f7fd f805 	bl	8000844 <__aeabi_ddiv>
	int moduloVelocidad = (int) (1
 800383a:	f7fd f973 	bl	8000b24 <__aeabi_d2iz>
 800383e:	4607      	mov	r7, r0
	//double period=10000/(100*freq);
	double deltaT = (htim3_Prescaler * (htim3_Period + 1)) / clock;
	int period = (1 / deltaT) / (F * 2);
 8003840:	0060      	lsls	r0, r4, #1
 8003842:	f7fc fe6f 	bl	8000524 <__aeabi_i2d>
 8003846:	4602      	mov	r2, r0
 8003848:	460b      	mov	r3, r1
 800384a:	2000      	movs	r0, #0
 800384c:	4919      	ldr	r1, [pc, #100]	; (80038b4 <const_vel+0xac>)
 800384e:	f7fc fff9 	bl	8000844 <__aeabi_ddiv>
 8003852:	f7fd f967 	bl	8000b24 <__aeabi_d2iz>
	sprintf(info, "Constante,vel:%d ,periodo: %d\n", A, F);
 8003856:	4623      	mov	r3, r4
 8003858:	4632      	mov	r2, r6
 800385a:	4917      	ldr	r1, [pc, #92]	; (80038b8 <const_vel+0xb0>)
	int period = (1 / deltaT) / (F * 2);
 800385c:	4605      	mov	r5, r0
	sprintf(info, "Constante,vel:%d ,periodo: %d\n", A, F);
 800385e:	a801      	add	r0, sp, #4
 8003860:	f000 fbfa 	bl	8004058 <siprintf>
	HAL_UART_Transmit(&huart2, (uint8_t*) info, strlen(info), 200);
 8003864:	a801      	add	r0, sp, #4
 8003866:	f7fc fcb3 	bl	80001d0 <strlen>
 800386a:	23c8      	movs	r3, #200	; 0xc8
 800386c:	b282      	uxth	r2, r0
 800386e:	a901      	add	r1, sp, #4
 8003870:	4812      	ldr	r0, [pc, #72]	; (80038bc <const_vel+0xb4>)
 8003872:	f7ff fa6b 	bl	8002d4c <HAL_UART_Transmit>
	int sign = 1;
	for (int i = 0; i < 1000; i++) {
		if ((i % period) == 0) {
			sign = -sign;
		}
		periodos[i] = moduloVelocidad * sign;
 8003876:	4812      	ldr	r0, [pc, #72]	; (80038c0 <const_vel+0xb8>)
	for (int i = 0; i < 1000; i++) {
 8003878:	2300      	movs	r3, #0
	int sign = 1;
 800387a:	2201      	movs	r2, #1
		if ((i % period) == 0) {
 800387c:	fb93 f1f5 	sdiv	r1, r3, r5
 8003880:	fb05 3111 	mls	r1, r5, r1, r3
 8003884:	b901      	cbnz	r1, 8003888 <const_vel+0x80>
			sign = -sign;
 8003886:	4252      	negs	r2, r2
		periodos[i] = moduloVelocidad * sign;
 8003888:	fb07 f102 	mul.w	r1, r7, r2
 800388c:	f840 1023 	str.w	r1, [r0, r3, lsl #2]
	for (int i = 0; i < 1000; i++) {
 8003890:	3301      	adds	r3, #1
 8003892:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8003896:	d1f1      	bne.n	800387c <const_vel+0x74>
	}
	estado = 3;
 8003898:	4b0a      	ldr	r3, [pc, #40]	; (80038c4 <const_vel+0xbc>)
	HAL_TIM_PWM_Start_IT(&htim4, TIM_CHANNEL_1);
 800389a:	480b      	ldr	r0, [pc, #44]	; (80038c8 <const_vel+0xc0>)
	estado = 3;
 800389c:	2203      	movs	r2, #3
	HAL_TIM_PWM_Start_IT(&htim4, TIM_CHANNEL_1);
 800389e:	2100      	movs	r1, #0
	estado = 3;
 80038a0:	601a      	str	r2, [r3, #0]
	HAL_TIM_PWM_Start_IT(&htim4, TIM_CHANNEL_1);
 80038a2:	f7ff f829 	bl	80028f8 <HAL_TIM_PWM_Start_IT>
}
 80038a6:	b00f      	add	sp, #60	; 0x3c
 80038a8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80038aa:	bf00      	nop
 80038ac:	f3af 8000 	nop.w
 80038b0:	3ff00000 	.word	0x3ff00000
 80038b4:	408f4000 	.word	0x408f4000
 80038b8:	08005a1d 	.word	0x08005a1d
 80038bc:	2001d6d8 	.word	0x2001d6d8
 80038c0:	20013a84 	.word	0x20013a84
 80038c4:	20000090 	.word	0x20000090
 80038c8:	20009d64 	.word	0x20009d64
 80038cc:	00000000 	.word	0x00000000
 80038d0:	416e8480 	.word	0x416e8480

080038d4 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 80038d4:	b570      	push	{r4, r5, r6, lr}
	int Frecuencia;
	int Amplitud;
	if (rx_data_UART[0] == ':') {
 80038d6:	4c57      	ldr	r4, [pc, #348]	; (8003a34 <HAL_UART_RxCpltCallback+0x160>)
 80038d8:	7823      	ldrb	r3, [r4, #0]
 80038da:	2b3a      	cmp	r3, #58	; 0x3a
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 80038dc:	b08e      	sub	sp, #56	; 0x38
	if (rx_data_UART[0] == ':') {
 80038de:	d12d      	bne.n	800393c <HAL_UART_RxCpltCallback+0x68>
		if (rx_data_UART[1] == 't') { // En este switch solo observo el segundo byte
 80038e0:	7863      	ldrb	r3, [r4, #1]
 80038e2:	2b74      	cmp	r3, #116	; 0x74
 80038e4:	d02a      	beq.n	800393c <HAL_UART_RxCpltCallback+0x68>
		} else if (rx_data_UART[1] == 's') {
 80038e6:	2b73      	cmp	r3, #115	; 0x73
 80038e8:	d12a      	bne.n	8003940 <HAL_UART_RxCpltCallback+0x6c>
					+ ((int) (rx_data_UART[3] - '0')) * 1000
					+ ((int) (rx_data_UART[4] - '0')) * 100
					+ ((int) (rx_data_UART[5] - '0')) * 10
					+ ((int) (rx_data_UART[6] - '0'));
			Frecuencia = ((int) (rx_data_UART[7] - '0')) * 100
					+ ((int) (rx_data_UART[8] - '0')) * 10
 80038ea:	7a21      	ldrb	r1, [r4, #8]
			Frecuencia = ((int) (rx_data_UART[7] - '0')) * 100
 80038ec:	79e3      	ldrb	r3, [r4, #7]
					+ ((int) (rx_data_UART[9] - '0'));
 80038ee:	7a62      	ldrb	r2, [r4, #9]
					+ ((int) (rx_data_UART[8] - '0')) * 10
 80038f0:	250a      	movs	r5, #10
 80038f2:	3930      	subs	r1, #48	; 0x30
			Frecuencia = ((int) (rx_data_UART[7] - '0')) * 100
 80038f4:	2664      	movs	r6, #100	; 0x64
					+ ((int) (rx_data_UART[8] - '0')) * 10
 80038f6:	4369      	muls	r1, r5
			Frecuencia = ((int) (rx_data_UART[7] - '0')) * 100
 80038f8:	3b30      	subs	r3, #48	; 0x30
					+ ((int) (rx_data_UART[8] - '0')) * 10
 80038fa:	fb06 1303 	mla	r3, r6, r3, r1
					+ ((int) (rx_data_UART[9] - '0'));
 80038fe:	3a30      	subs	r2, #48	; 0x30
			Frecuencia = ((int) (rx_data_UART[7] - '0')) * 100
 8003900:	4413      	add	r3, r2
					+ ((int) (rx_data_UART[3] - '0')) * 1000
 8003902:	78e2      	ldrb	r2, [r4, #3]
			Amplitud = ((int) (rx_data_UART[2] - '0')) * 10000
 8003904:	78a1      	ldrb	r1, [r4, #2]
					+ ((int) (rx_data_UART[3] - '0')) * 1000
 8003906:	f1a2 0030 	sub.w	r0, r2, #48	; 0x30
 800390a:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800390e:	4342      	muls	r2, r0
			Amplitud = ((int) (rx_data_UART[2] - '0')) * 10000
 8003910:	3930      	subs	r1, #48	; 0x30
					+ ((int) (rx_data_UART[3] - '0')) * 1000
 8003912:	f242 7010 	movw	r0, #10000	; 0x2710
 8003916:	fb00 2201 	mla	r2, r0, r1, r2
					+ ((int) (rx_data_UART[4] - '0')) * 100
 800391a:	7920      	ldrb	r0, [r4, #4]
 800391c:	3830      	subs	r0, #48	; 0x30
 800391e:	fb06 2000 	mla	r0, r6, r0, r2
					+ ((int) (rx_data_UART[5] - '0')) * 10
 8003922:	7962      	ldrb	r2, [r4, #5]
 8003924:	3a30      	subs	r2, #48	; 0x30
 8003926:	fb05 0202 	mla	r2, r5, r2, r0
					+ ((int) (rx_data_UART[6] - '0'));
 800392a:	79a0      	ldrb	r0, [r4, #6]
			Frecuencia = ((int) (rx_data_UART[7] - '0')) * 100
 800392c:	ee00 3a10 	vmov	s0, r3
					+ ((int) (rx_data_UART[6] - '0'));
 8003930:	3830      	subs	r0, #48	; 0x30
			sin_wave(Amplitud, Frecuencia);
 8003932:	eeb8 0ac0 	vcvt.f32.s32	s0, s0
 8003936:	4410      	add	r0, r2
 8003938:	f7ff fdf6 	bl	8003528 <sin_wave>
				HAL_UART_Transmit(&huart2, " \n", 2, 200);

			}
		}
	}
}
 800393c:	b00e      	add	sp, #56	; 0x38
 800393e:	bd70      	pop	{r4, r5, r6, pc}
		} else if (rx_data_UART[1] == 'c') {
 8003940:	2b63      	cmp	r3, #99	; 0x63
 8003942:	d136      	bne.n	80039b2 <HAL_UART_RxCpltCallback+0xde>
					+ ((int) (rx_data_UART[3] - '0')) * 1000
 8003944:	78e5      	ldrb	r5, [r4, #3]
			Amplitud = ((int) (rx_data_UART[2] - '0')) * 10000
 8003946:	78a2      	ldrb	r2, [r4, #2]
					+ ((int) (rx_data_UART[3] - '0')) * 1000
 8003948:	f1a5 0330 	sub.w	r3, r5, #48	; 0x30
 800394c:	f44f 757a 	mov.w	r5, #1000	; 0x3e8
 8003950:	435d      	muls	r5, r3
			Amplitud = ((int) (rx_data_UART[2] - '0')) * 10000
 8003952:	3a30      	subs	r2, #48	; 0x30
					+ ((int) (rx_data_UART[3] - '0')) * 1000
 8003954:	f242 7310 	movw	r3, #10000	; 0x2710
 8003958:	fb03 5202 	mla	r2, r3, r2, r5
					+ ((int) (rx_data_UART[4] - '0')) * 100
 800395c:	7925      	ldrb	r5, [r4, #4]
					+ ((int) (rx_data_UART[6] - '0'));
 800395e:	79a3      	ldrb	r3, [r4, #6]
					+ ((int) (rx_data_UART[4] - '0')) * 100
 8003960:	2064      	movs	r0, #100	; 0x64
 8003962:	3d30      	subs	r5, #48	; 0x30
 8003964:	fb00 2205 	mla	r2, r0, r5, r2
					+ ((int) (rx_data_UART[5] - '0')) * 10
 8003968:	7965      	ldrb	r5, [r4, #5]
 800396a:	210a      	movs	r1, #10
 800396c:	3d30      	subs	r5, #48	; 0x30
 800396e:	fb01 2505 	mla	r5, r1, r5, r2
					+ ((int) (rx_data_UART[6] - '0'));
 8003972:	3b30      	subs	r3, #48	; 0x30
					+ ((int) (rx_data_UART[8] - '0')) * 10
 8003974:	7a22      	ldrb	r2, [r4, #8]
			Amplitud = ((int) (rx_data_UART[2] - '0')) * 10000
 8003976:	441d      	add	r5, r3
			Frecuencia = ((int) (rx_data_UART[7] - '0')) * 100
 8003978:	79e3      	ldrb	r3, [r4, #7]
					+ ((int) (rx_data_UART[9] - '0'));
 800397a:	7a64      	ldrb	r4, [r4, #9]
					+ ((int) (rx_data_UART[8] - '0')) * 10
 800397c:	3a30      	subs	r2, #48	; 0x30
 800397e:	4351      	muls	r1, r2
			Frecuencia = ((int) (rx_data_UART[7] - '0')) * 100
 8003980:	3b30      	subs	r3, #48	; 0x30
					+ ((int) (rx_data_UART[8] - '0')) * 10
 8003982:	fb00 1303 	mla	r3, r0, r3, r1
					+ ((int) (rx_data_UART[9] - '0'));
 8003986:	3c30      	subs	r4, #48	; 0x30
			Frecuencia = ((int) (rx_data_UART[7] - '0')) * 100
 8003988:	441c      	add	r4, r3
			sprintf(info, "Constante,vel:%d ,freq: %d\n", Amplitud, Frecuencia);
 800398a:	4623      	mov	r3, r4
 800398c:	462a      	mov	r2, r5
 800398e:	492a      	ldr	r1, [pc, #168]	; (8003a38 <HAL_UART_RxCpltCallback+0x164>)
 8003990:	a801      	add	r0, sp, #4
 8003992:	f000 fb61 	bl	8004058 <siprintf>
			const_vel(Amplitud, Frecuencia);
 8003996:	4621      	mov	r1, r4
 8003998:	4628      	mov	r0, r5
 800399a:	f7ff ff35 	bl	8003808 <const_vel>
			HAL_UART_Transmit(&huart2, (uint8_t*) info, strlen(info), 200);
 800399e:	a801      	add	r0, sp, #4
 80039a0:	f7fc fc16 	bl	80001d0 <strlen>
 80039a4:	23c8      	movs	r3, #200	; 0xc8
 80039a6:	b282      	uxth	r2, r0
 80039a8:	a901      	add	r1, sp, #4
 80039aa:	4824      	ldr	r0, [pc, #144]	; (8003a3c <HAL_UART_RxCpltCallback+0x168>)
 80039ac:	f7ff f9ce 	bl	8002d4c <HAL_UART_Transmit>
 80039b0:	e7c4      	b.n	800393c <HAL_UART_RxCpltCallback+0x68>
		} else if (rx_data_UART[1] == 'h') {
 80039b2:	2b68      	cmp	r3, #104	; 0x68
 80039b4:	d105      	bne.n	80039c2 <HAL_UART_RxCpltCallback+0xee>
			estado = 0;
 80039b6:	4b22      	ldr	r3, [pc, #136]	; (8003a40 <HAL_UART_RxCpltCallback+0x16c>)
 80039b8:	2200      	movs	r2, #0
 80039ba:	601a      	str	r2, [r3, #0]
			homing();
 80039bc:	f7ff fd20 	bl	8003400 <homing>
 80039c0:	e7bc      	b.n	800393c <HAL_UART_RxCpltCallback+0x68>
		} else if (rx_data_UART[1] == 'v') {
 80039c2:	2b76      	cmp	r3, #118	; 0x76
 80039c4:	d1ba      	bne.n	800393c <HAL_UART_RxCpltCallback+0x68>
			HAL_UART_Transmit(&huart2, "Velocity: ", 10, 200);
 80039c6:	23c8      	movs	r3, #200	; 0xc8
 80039c8:	220a      	movs	r2, #10
 80039ca:	491e      	ldr	r1, [pc, #120]	; (8003a44 <HAL_UART_RxCpltCallback+0x170>)
 80039cc:	481b      	ldr	r0, [pc, #108]	; (8003a3c <HAL_UART_RxCpltCallback+0x168>)
				HAL_UART_Transmit(&huart2, "valor de i:", 11, 200);
 80039ce:	4d1b      	ldr	r5, [pc, #108]	; (8003a3c <HAL_UART_RxCpltCallback+0x168>)
						sprintf(buffer, "%d", i), 200);
 80039d0:	4e1d      	ldr	r6, [pc, #116]	; (8003a48 <HAL_UART_RxCpltCallback+0x174>)
			HAL_UART_Transmit(&huart2, "Velocity: ", 10, 200);
 80039d2:	f7ff f9bb 	bl	8002d4c <HAL_UART_Transmit>
			for (int i = 0; i < 100; i++) {
 80039d6:	2400      	movs	r4, #0
				HAL_UART_Transmit(&huart2, "valor de i:", 11, 200);
 80039d8:	23c8      	movs	r3, #200	; 0xc8
 80039da:	220b      	movs	r2, #11
 80039dc:	491b      	ldr	r1, [pc, #108]	; (8003a4c <HAL_UART_RxCpltCallback+0x178>)
 80039de:	4628      	mov	r0, r5
 80039e0:	f7ff f9b4 	bl	8002d4c <HAL_UART_Transmit>
						sprintf(buffer, "%d", i), 200);
 80039e4:	4622      	mov	r2, r4
 80039e6:	4631      	mov	r1, r6
 80039e8:	a801      	add	r0, sp, #4
 80039ea:	f000 fb35 	bl	8004058 <siprintf>
				HAL_UART_Transmit(&huart2, (uint8_t*) buffer,
 80039ee:	23c8      	movs	r3, #200	; 0xc8
 80039f0:	b282      	uxth	r2, r0
 80039f2:	a901      	add	r1, sp, #4
 80039f4:	4628      	mov	r0, r5
 80039f6:	f7ff f9a9 	bl	8002d4c <HAL_UART_Transmit>
				HAL_UART_Transmit(&huart2, " , ", 3, 200);
 80039fa:	23c8      	movs	r3, #200	; 0xc8
 80039fc:	2203      	movs	r2, #3
 80039fe:	4914      	ldr	r1, [pc, #80]	; (8003a50 <HAL_UART_RxCpltCallback+0x17c>)
 8003a00:	4628      	mov	r0, r5
 8003a02:	f7ff f9a3 	bl	8002d4c <HAL_UART_Transmit>
						sprintf(buffer, "%d", periodos[i]), 200);
 8003a06:	4b13      	ldr	r3, [pc, #76]	; (8003a54 <HAL_UART_RxCpltCallback+0x180>)
 8003a08:	4631      	mov	r1, r6
 8003a0a:	f853 2024 	ldr.w	r2, [r3, r4, lsl #2]
 8003a0e:	a801      	add	r0, sp, #4
 8003a10:	f000 fb22 	bl	8004058 <siprintf>
				HAL_UART_Transmit(&huart2, (uint8_t*) buffer,
 8003a14:	23c8      	movs	r3, #200	; 0xc8
 8003a16:	b282      	uxth	r2, r0
 8003a18:	a901      	add	r1, sp, #4
 8003a1a:	4628      	mov	r0, r5
 8003a1c:	f7ff f996 	bl	8002d4c <HAL_UART_Transmit>
			for (int i = 0; i < 100; i++) {
 8003a20:	3401      	adds	r4, #1
				HAL_UART_Transmit(&huart2, " \n", 2, 200);
 8003a22:	23c8      	movs	r3, #200	; 0xc8
 8003a24:	2202      	movs	r2, #2
 8003a26:	490c      	ldr	r1, [pc, #48]	; (8003a58 <HAL_UART_RxCpltCallback+0x184>)
 8003a28:	4628      	mov	r0, r5
 8003a2a:	f7ff f98f 	bl	8002d4c <HAL_UART_Transmit>
			for (int i = 0; i < 100; i++) {
 8003a2e:	2c64      	cmp	r4, #100	; 0x64
 8003a30:	d1d2      	bne.n	80039d8 <HAL_UART_RxCpltCallback+0x104>
 8003a32:	e783      	b.n	800393c <HAL_UART_RxCpltCallback+0x68>
 8003a34:	20009da0 	.word	0x20009da0
 8003a38:	080059e0 	.word	0x080059e0
 8003a3c:	2001d6d8 	.word	0x2001d6d8
 8003a40:	20000090 	.word	0x20000090
 8003a44:	080059fc 	.word	0x080059fc
 8003a48:	08005a13 	.word	0x08005a13
 8003a4c:	08005a07 	.word	0x08005a07
 8003a50:	08005a16 	.word	0x08005a16
 8003a54:	20013a84 	.word	0x20013a84
 8003a58:	08005a1a 	.word	0x08005a1a

08003a5c <FC_der>:

_Bool FC_der() {
 8003a5c:	b508      	push	{r3, lr}
	return HAL_GPIO_ReadPin(GPIOD, GPIO_PIN_9);
 8003a5e:	f44f 7100 	mov.w	r1, #512	; 0x200
 8003a62:	4803      	ldr	r0, [pc, #12]	; (8003a70 <FC_der+0x14>)
 8003a64:	f7fd fc08 	bl	8001278 <HAL_GPIO_ReadPin>
}
 8003a68:	3000      	adds	r0, #0
 8003a6a:	bf18      	it	ne
 8003a6c:	2001      	movne	r0, #1
 8003a6e:	bd08      	pop	{r3, pc}
 8003a70:	40020c00 	.word	0x40020c00

08003a74 <FC_izq>:

_Bool FC_izq() {
 8003a74:	b508      	push	{r3, lr}
	return HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_13);
 8003a76:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8003a7a:	4803      	ldr	r0, [pc, #12]	; (8003a88 <FC_izq+0x14>)
 8003a7c:	f7fd fbfc 	bl	8001278 <HAL_GPIO_ReadPin>
}
 8003a80:	3000      	adds	r0, #0
 8003a82:	bf18      	it	ne
 8003a84:	2001      	movne	r0, #1
 8003a86:	bd08      	pop	{r3, pc}
 8003a88:	40020400 	.word	0x40020400

08003a8c <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003a8c:	b082      	sub	sp, #8
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003a8e:	4b0c      	ldr	r3, [pc, #48]	; (8003ac0 <HAL_MspInit+0x34>)
 8003a90:	2100      	movs	r1, #0
 8003a92:	9100      	str	r1, [sp, #0]
 8003a94:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003a96:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8003a9a:	645a      	str	r2, [r3, #68]	; 0x44
 8003a9c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003a9e:	f402 4280 	and.w	r2, r2, #16384	; 0x4000
 8003aa2:	9200      	str	r2, [sp, #0]
 8003aa4:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 8003aa6:	9101      	str	r1, [sp, #4]
 8003aa8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003aaa:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8003aae:	641a      	str	r2, [r3, #64]	; 0x40
 8003ab0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ab2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003ab6:	9301      	str	r3, [sp, #4]
 8003ab8:	9b01      	ldr	r3, [sp, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003aba:	b002      	add	sp, #8
 8003abc:	4770      	bx	lr
 8003abe:	bf00      	nop
 8003ac0:	40023800 	.word	0x40023800

08003ac4 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8003ac4:	b530      	push	{r4, r5, lr}
 8003ac6:	4604      	mov	r4, r0
 8003ac8:	b089      	sub	sp, #36	; 0x24

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003aca:	2214      	movs	r2, #20
 8003acc:	2100      	movs	r1, #0
 8003ace:	a803      	add	r0, sp, #12
 8003ad0:	f000 faba 	bl	8004048 <memset>
  if(hi2c->Instance==I2C2)
 8003ad4:	6822      	ldr	r2, [r4, #0]
 8003ad6:	4b1d      	ldr	r3, [pc, #116]	; (8003b4c <HAL_I2C_MspInit+0x88>)
 8003ad8:	429a      	cmp	r2, r3
 8003ada:	d134      	bne.n	8003b46 <HAL_I2C_MspInit+0x82>
  {
  /* USER CODE BEGIN I2C2_MspInit 0 */

  /* USER CODE END I2C2_MspInit 0 */
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003adc:	2500      	movs	r5, #0
 8003ade:	4c1c      	ldr	r4, [pc, #112]	; (8003b50 <HAL_I2C_MspInit+0x8c>)
 8003ae0:	9501      	str	r5, [sp, #4]
 8003ae2:	6b23      	ldr	r3, [r4, #48]	; 0x30
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
    GPIO_InitStruct.Pull = GPIO_PULLUP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003ae4:	481b      	ldr	r0, [pc, #108]	; (8003b54 <HAL_I2C_MspInit+0x90>)
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003ae6:	f043 0302 	orr.w	r3, r3, #2
 8003aea:	6323      	str	r3, [r4, #48]	; 0x30
 8003aec:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8003aee:	f003 0302 	and.w	r3, r3, #2
 8003af2:	9301      	str	r3, [sp, #4]
 8003af4:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8003af6:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8003afa:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8003afc:	2312      	movs	r3, #18
 8003afe:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003b00:	2301      	movs	r3, #1
 8003b02:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003b04:	2303      	movs	r3, #3
 8003b06:	9306      	str	r3, [sp, #24]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003b08:	a903      	add	r1, sp, #12
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8003b0a:	2304      	movs	r3, #4
 8003b0c:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003b0e:	f7fd fad3 	bl	80010b8 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 8003b12:	9502      	str	r5, [sp, #8]
 8003b14:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8003b16:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8003b1a:	6423      	str	r3, [r4, #64]	; 0x40
 8003b1c:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8003b1e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
    /* I2C2 interrupt Init */
    HAL_NVIC_SetPriority(I2C2_EV_IRQn, 0, 0);
 8003b22:	462a      	mov	r2, r5
 8003b24:	4629      	mov	r1, r5
    __HAL_RCC_I2C2_CLK_ENABLE();
 8003b26:	9302      	str	r3, [sp, #8]
    HAL_NVIC_SetPriority(I2C2_EV_IRQn, 0, 0);
 8003b28:	2021      	movs	r0, #33	; 0x21
    __HAL_RCC_I2C2_CLK_ENABLE();
 8003b2a:	9b02      	ldr	r3, [sp, #8]
    HAL_NVIC_SetPriority(I2C2_EV_IRQn, 0, 0);
 8003b2c:	f7fd fa5c 	bl	8000fe8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C2_EV_IRQn);
 8003b30:	2021      	movs	r0, #33	; 0x21
 8003b32:	f7fd fa8d 	bl	8001050 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(I2C2_ER_IRQn, 0, 0);
 8003b36:	2022      	movs	r0, #34	; 0x22
 8003b38:	462a      	mov	r2, r5
 8003b3a:	4629      	mov	r1, r5
 8003b3c:	f7fd fa54 	bl	8000fe8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C2_ER_IRQn);
 8003b40:	2022      	movs	r0, #34	; 0x22
 8003b42:	f7fd fa85 	bl	8001050 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }

}
 8003b46:	b009      	add	sp, #36	; 0x24
 8003b48:	bd30      	pop	{r4, r5, pc}
 8003b4a:	bf00      	nop
 8003b4c:	40005800 	.word	0x40005800
 8003b50:	40023800 	.word	0x40023800
 8003b54:	40020400 	.word	0x40020400

08003b58 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8003b58:	b507      	push	{r0, r1, r2, lr}

  if(htim_base->Instance==TIM3)
 8003b5a:	6803      	ldr	r3, [r0, #0]
 8003b5c:	4a16      	ldr	r2, [pc, #88]	; (8003bb8 <HAL_TIM_Base_MspInit+0x60>)
 8003b5e:	4293      	cmp	r3, r2
 8003b60:	d115      	bne.n	8003b8e <HAL_TIM_Base_MspInit+0x36>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8003b62:	2200      	movs	r2, #0
 8003b64:	4b15      	ldr	r3, [pc, #84]	; (8003bbc <HAL_TIM_Base_MspInit+0x64>)
 8003b66:	9200      	str	r2, [sp, #0]
 8003b68:	6c19      	ldr	r1, [r3, #64]	; 0x40
 8003b6a:	f041 0102 	orr.w	r1, r1, #2
 8003b6e:	6419      	str	r1, [r3, #64]	; 0x40
 8003b70:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b72:	f003 0302 	and.w	r3, r3, #2
 8003b76:	9300      	str	r3, [sp, #0]
    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8003b78:	201d      	movs	r0, #29
 8003b7a:	4611      	mov	r1, r2
    __HAL_RCC_TIM3_CLK_ENABLE();
 8003b7c:	9b00      	ldr	r3, [sp, #0]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8003b7e:	f7fd fa33 	bl	8000fe8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8003b82:	201d      	movs	r0, #29
  /* USER CODE END TIM4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
    /* TIM4 interrupt Init */
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8003b84:	f7fd fa64 	bl	8001050 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 8003b88:	b003      	add	sp, #12
 8003b8a:	f85d fb04 	ldr.w	pc, [sp], #4
  else if(htim_base->Instance==TIM4)
 8003b8e:	4a0c      	ldr	r2, [pc, #48]	; (8003bc0 <HAL_TIM_Base_MspInit+0x68>)
 8003b90:	4293      	cmp	r3, r2
 8003b92:	d1f9      	bne.n	8003b88 <HAL_TIM_Base_MspInit+0x30>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8003b94:	2200      	movs	r2, #0
 8003b96:	4b09      	ldr	r3, [pc, #36]	; (8003bbc <HAL_TIM_Base_MspInit+0x64>)
 8003b98:	9201      	str	r2, [sp, #4]
 8003b9a:	6c19      	ldr	r1, [r3, #64]	; 0x40
 8003b9c:	f041 0104 	orr.w	r1, r1, #4
 8003ba0:	6419      	str	r1, [r3, #64]	; 0x40
 8003ba2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ba4:	f003 0304 	and.w	r3, r3, #4
 8003ba8:	9301      	str	r3, [sp, #4]
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 8003baa:	201e      	movs	r0, #30
 8003bac:	4611      	mov	r1, r2
    __HAL_RCC_TIM4_CLK_ENABLE();
 8003bae:	9b01      	ldr	r3, [sp, #4]
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 8003bb0:	f7fd fa1a 	bl	8000fe8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8003bb4:	201e      	movs	r0, #30
 8003bb6:	e7e5      	b.n	8003b84 <HAL_TIM_Base_MspInit+0x2c>
 8003bb8:	40000400 	.word	0x40000400
 8003bbc:	40023800 	.word	0x40023800
 8003bc0:	40000800 	.word	0x40000800

08003bc4 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8003bc4:	b530      	push	{r4, r5, lr}
 8003bc6:	4604      	mov	r4, r0
 8003bc8:	b089      	sub	sp, #36	; 0x24

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003bca:	2214      	movs	r2, #20
 8003bcc:	2100      	movs	r1, #0
 8003bce:	a803      	add	r0, sp, #12
 8003bd0:	f000 fa3a 	bl	8004048 <memset>
  if(htim->Instance==TIM4)
 8003bd4:	6822      	ldr	r2, [r4, #0]
 8003bd6:	4b18      	ldr	r3, [pc, #96]	; (8003c38 <HAL_TIM_MspPostInit+0x74>)
 8003bd8:	429a      	cmp	r2, r3
 8003bda:	d12a      	bne.n	8003c32 <HAL_TIM_MspPostInit+0x6e>
  {
  /* USER CODE BEGIN TIM4_MspPostInit 0 */

  /* USER CODE END TIM4_MspPostInit 0 */
  
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8003bdc:	f503 330c 	add.w	r3, r3, #143360	; 0x23000
 8003be0:	2500      	movs	r5, #0
 8003be2:	9501      	str	r5, [sp, #4]
 8003be4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
    GPIO_InitStruct.Pin = GPIO_PIN_13;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003be6:	4815      	ldr	r0, [pc, #84]	; (8003c3c <HAL_TIM_MspPostInit+0x78>)
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8003be8:	f042 0208 	orr.w	r2, r2, #8
 8003bec:	631a      	str	r2, [r3, #48]	; 0x30
 8003bee:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003bf0:	f002 0208 	and.w	r2, r2, #8
 8003bf4:	9201      	str	r2, [sp, #4]
 8003bf6:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003bf8:	9502      	str	r5, [sp, #8]
 8003bfa:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003bfc:	f042 0202 	orr.w	r2, r2, #2
 8003c00:	631a      	str	r2, [r3, #48]	; 0x30
 8003c02:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003c04:	f003 0302 	and.w	r3, r3, #2
 8003c08:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003c0a:	2402      	movs	r4, #2
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003c0c:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003c0e:	9404      	str	r4, [sp, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_13;
 8003c10:	f44f 5300 	mov.w	r3, #8192	; 0x2000
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003c14:	a903      	add	r1, sp, #12
    GPIO_InitStruct.Pin = GPIO_PIN_13;
 8003c16:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8003c18:	9407      	str	r4, [sp, #28]
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003c1a:	f7fd fa4d 	bl	80010b8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8003c1e:	2340      	movs	r3, #64	; 0x40
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003c20:	a903      	add	r1, sp, #12
 8003c22:	4807      	ldr	r0, [pc, #28]	; (8003c40 <HAL_TIM_MspPostInit+0x7c>)
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8003c24:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003c26:	9404      	str	r4, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003c28:	9505      	str	r5, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003c2a:	9506      	str	r5, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8003c2c:	9407      	str	r4, [sp, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003c2e:	f7fd fa43 	bl	80010b8 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM4_MspPostInit 1 */

  /* USER CODE END TIM4_MspPostInit 1 */
  }

}
 8003c32:	b009      	add	sp, #36	; 0x24
 8003c34:	bd30      	pop	{r4, r5, pc}
 8003c36:	bf00      	nop
 8003c38:	40000800 	.word	0x40000800
 8003c3c:	40020c00 	.word	0x40020c00
 8003c40:	40020400 	.word	0x40020400

08003c44 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8003c44:	b510      	push	{r4, lr}
 8003c46:	4604      	mov	r4, r0
 8003c48:	b088      	sub	sp, #32

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003c4a:	2214      	movs	r2, #20
 8003c4c:	2100      	movs	r1, #0
 8003c4e:	a803      	add	r0, sp, #12
 8003c50:	f000 f9fa 	bl	8004048 <memset>
  if(huart->Instance==USART2)
 8003c54:	6822      	ldr	r2, [r4, #0]
 8003c56:	4b19      	ldr	r3, [pc, #100]	; (8003cbc <HAL_UART_MspInit+0x78>)
 8003c58:	429a      	cmp	r2, r3
 8003c5a:	d12c      	bne.n	8003cb6 <HAL_UART_MspInit+0x72>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8003c5c:	f503 33fa 	add.w	r3, r3, #128000	; 0x1f400
 8003c60:	2400      	movs	r4, #0
 8003c62:	9401      	str	r4, [sp, #4]
 8003c64:	6c1a      	ldr	r2, [r3, #64]	; 0x40
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_PULLUP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003c66:	4816      	ldr	r0, [pc, #88]	; (8003cc0 <HAL_UART_MspInit+0x7c>)
    __HAL_RCC_USART2_CLK_ENABLE();
 8003c68:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8003c6c:	641a      	str	r2, [r3, #64]	; 0x40
 8003c6e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003c70:	f402 3200 	and.w	r2, r2, #131072	; 0x20000
 8003c74:	9201      	str	r2, [sp, #4]
 8003c76:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003c78:	9402      	str	r4, [sp, #8]
 8003c7a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003c7c:	f042 0201 	orr.w	r2, r2, #1
 8003c80:	631a      	str	r2, [r3, #48]	; 0x30
 8003c82:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003c84:	f003 0301 	and.w	r3, r3, #1
 8003c88:	9302      	str	r3, [sp, #8]
 8003c8a:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8003c8c:	230c      	movs	r3, #12
 8003c8e:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003c90:	2302      	movs	r3, #2
 8003c92:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003c94:	2301      	movs	r3, #1
 8003c96:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003c98:	2303      	movs	r3, #3
 8003c9a:	9306      	str	r3, [sp, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003c9c:	a903      	add	r1, sp, #12
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8003c9e:	2307      	movs	r3, #7
 8003ca0:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003ca2:	f7fd fa09 	bl	80010b8 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8003ca6:	2026      	movs	r0, #38	; 0x26
 8003ca8:	4622      	mov	r2, r4
 8003caa:	4621      	mov	r1, r4
 8003cac:	f7fd f99c 	bl	8000fe8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8003cb0:	2026      	movs	r0, #38	; 0x26
 8003cb2:	f7fd f9cd 	bl	8001050 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8003cb6:	b008      	add	sp, #32
 8003cb8:	bd10      	pop	{r4, pc}
 8003cba:	bf00      	nop
 8003cbc:	40004400 	.word	0x40004400
 8003cc0:	40020000 	.word	0x40020000

08003cc4 <NMI_Handler>:
 8003cc4:	4770      	bx	lr

08003cc6 <HardFault_Handler>:
}

/**
 * @brief This function handles Hard fault interrupt.
 */
void HardFault_Handler(void) {
 8003cc6:	e7fe      	b.n	8003cc6 <HardFault_Handler>

08003cc8 <MemManage_Handler>:
}

/**
 * @brief This function handles Memory management fault.
 */
void MemManage_Handler(void) {
 8003cc8:	e7fe      	b.n	8003cc8 <MemManage_Handler>

08003cca <BusFault_Handler>:
}

/**
 * @brief This function handles Pre-fetch fault, memory access fault.
 */
void BusFault_Handler(void) {
 8003cca:	e7fe      	b.n	8003cca <BusFault_Handler>

08003ccc <UsageFault_Handler>:
}

/**
 * @brief This function handles Undefined instruction or illegal state.
 */
void UsageFault_Handler(void) {
 8003ccc:	e7fe      	b.n	8003ccc <UsageFault_Handler>

08003cce <SVC_Handler>:
 8003cce:	4770      	bx	lr

08003cd0 <DebugMon_Handler>:
 8003cd0:	4770      	bx	lr

08003cd2 <PendSV_Handler>:
}

/**
 * @brief This function handles Pendable request for system service.
 */
void PendSV_Handler(void) {
 8003cd2:	4770      	bx	lr

08003cd4 <SysTick_Handler>:
 */
void SysTick_Handler(void) {
	/* USER CODE BEGIN SysTick_IRQn 0 */

	/* USER CODE END SysTick_IRQn 0 */
	HAL_IncTick();
 8003cd4:	f7fd b964 	b.w	8000fa0 <HAL_IncTick>

08003cd8 <EXTI0_IRQHandler>:
/******************************************************************************/

/**
 * @brief This function handles EXTI line0 interrupt.
 */
void EXTI0_IRQHandler(void) {
 8003cd8:	b508      	push	{r3, lr}
	/* USER CODE BEGIN EXTI0_IRQn 0 */

	/* USER CODE END EXTI0_IRQn 0 */
	HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_0);
 8003cda:	2001      	movs	r0, #1
 8003cdc:	f7fd fadc 	bl	8001298 <HAL_GPIO_EXTI_IRQHandler>
	/* USER CODE BEGIN EXTI0_IRQn 1 */
	HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_0);
 8003ce0:	2101      	movs	r1, #1
 8003ce2:	4806      	ldr	r0, [pc, #24]	; (8003cfc <EXTI0_IRQHandler+0x24>)
 8003ce4:	f7fd fad3 	bl	800128e <HAL_GPIO_TogglePin>
	HAL_UART_Transmit(&huart2, "INTERRUPT", 9, 200);
 8003ce8:	23c8      	movs	r3, #200	; 0xc8
 8003cea:	2209      	movs	r2, #9
 8003cec:	4904      	ldr	r1, [pc, #16]	; (8003d00 <EXTI0_IRQHandler+0x28>)
 8003cee:	4805      	ldr	r0, [pc, #20]	; (8003d04 <EXTI0_IRQHandler+0x2c>)
 8003cf0:	f7ff f82c 	bl	8002d4c <HAL_UART_Transmit>
	estado = 0;
 8003cf4:	4b04      	ldr	r3, [pc, #16]	; (8003d08 <EXTI0_IRQHandler+0x30>)
 8003cf6:	2200      	movs	r2, #0
 8003cf8:	601a      	str	r2, [r3, #0]
 8003cfa:	bd08      	pop	{r3, pc}
 8003cfc:	40020400 	.word	0x40020400
 8003d00:	08005a61 	.word	0x08005a61
 8003d04:	2001d6d8 	.word	0x2001d6d8
 8003d08:	20000090 	.word	0x20000090

08003d0c <EXTI9_5_IRQHandler>:
}

/**
 * @brief This function handles EXTI line[9:5] interrupts.
 */
void EXTI9_5_IRQHandler(void) {
 8003d0c:	b510      	push	{r4, lr}
	/* USER CODE BEGIN EXTI9_5_IRQn 0 */

	/* USER CODE END EXTI9_5_IRQn 0 */
	HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_9);
 8003d0e:	f44f 7000 	mov.w	r0, #512	; 0x200
 8003d12:	f7fd fac1 	bl	8001298 <HAL_GPIO_EXTI_IRQHandler>
	/* USER CODE BEGIN EXTI9_5_IRQn 1 */
	if (FC_der()) {
 8003d16:	f7ff fea1 	bl	8003a5c <FC_der>
 8003d1a:	b1e0      	cbz	r0, 8003d56 <EXTI9_5_IRQHandler+0x4a>
		if ((estado == 0) || (estado == 1)) {
 8003d1c:	4c0e      	ldr	r4, [pc, #56]	; (8003d58 <EXTI9_5_IRQHandler+0x4c>)
 8003d1e:	6823      	ldr	r3, [r4, #0]
 8003d20:	2b01      	cmp	r3, #1
 8003d22:	d80d      	bhi.n	8003d40 <EXTI9_5_IRQHandler+0x34>
			posActual = 0;
 8003d24:	4b0d      	ldr	r3, [pc, #52]	; (8003d5c <EXTI9_5_IRQHandler+0x50>)
			HAL_GPIO_WritePin(GPIOC, GPIO_PIN_4, GPIO_PIN_RESET);
 8003d26:	480e      	ldr	r0, [pc, #56]	; (8003d60 <EXTI9_5_IRQHandler+0x54>)
			posActual = 0;
 8003d28:	2200      	movs	r2, #0
			HAL_GPIO_WritePin(GPIOC, GPIO_PIN_4, GPIO_PIN_RESET);
 8003d2a:	2110      	movs	r1, #16
			posActual = 0;
 8003d2c:	601a      	str	r2, [r3, #0]
			HAL_GPIO_WritePin(GPIOC, GPIO_PIN_4, GPIO_PIN_RESET);
 8003d2e:	f7fd faa9 	bl	8001284 <HAL_GPIO_WritePin>
			HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_15);
 8003d32:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8003d36:	480b      	ldr	r0, [pc, #44]	; (8003d64 <EXTI9_5_IRQHandler+0x58>)
 8003d38:	f7fd faa9 	bl	800128e <HAL_GPIO_TogglePin>
			// HAL_UART_Transmit(&huart2, (uint8_t*)";  FC1  ;", 9, 200);
			estado = 1;
 8003d3c:	2301      	movs	r3, #1
 8003d3e:	6023      	str	r3, [r4, #0]
		}
		if (estado != 0 && estado != 1) {
 8003d40:	6823      	ldr	r3, [r4, #0]
 8003d42:	2b01      	cmp	r3, #1
 8003d44:	d907      	bls.n	8003d56 <EXTI9_5_IRQHandler+0x4a>
			estado = 0;
 8003d46:	2200      	movs	r2, #0
 8003d48:	6022      	str	r2, [r4, #0]
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_RESET);
 8003d4a:	2101      	movs	r1, #1
 8003d4c:	4806      	ldr	r0, [pc, #24]	; (8003d68 <EXTI9_5_IRQHandler+0x5c>)
			//	  HAL_UART_Transmit(&huart2, (uint8_t*)";  FC2  ;", 9, 200);
		}
	}
	/* USER CODE END EXTI9_5_IRQn 1 */
}
 8003d4e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_RESET);
 8003d52:	f7fd ba97 	b.w	8001284 <HAL_GPIO_WritePin>
 8003d56:	bd10      	pop	{r4, pc}
 8003d58:	20000090 	.word	0x20000090
 8003d5c:	20000098 	.word	0x20000098
 8003d60:	40020800 	.word	0x40020800
 8003d64:	40020c00 	.word	0x40020c00
 8003d68:	40020400 	.word	0x40020400

08003d6c <TIM3_IRQHandler>:

/**
 * @brief This function handles TIM3 global interrupt.
 */
void TIM3_IRQHandler(void) {
 8003d6c:	b538      	push	{r3, r4, r5, lr}
	/* USER CODE BEGIN TIM3_IRQn 0 */
	char info[50];
	static int i = 0;
	if (estado == 5) {
 8003d6e:	4b1c      	ldr	r3, [pc, #112]	; (8003de0 <TIM3_IRQHandler+0x74>)
 8003d70:	681b      	ldr	r3, [r3, #0]
 8003d72:	2b05      	cmp	r3, #5
 8003d74:	d12f      	bne.n	8003dd6 <TIM3_IRQHandler+0x6a>
		if (actualVel > (maxIndex-1)) {
 8003d76:	4c1b      	ldr	r4, [pc, #108]	; (8003de4 <TIM3_IRQHandler+0x78>)
 8003d78:	4a1b      	ldr	r2, [pc, #108]	; (8003de8 <TIM3_IRQHandler+0x7c>)
 8003d7a:	6823      	ldr	r3, [r4, #0]
 8003d7c:	6812      	ldr	r2, [r2, #0]
			actualVel = 0;
		}
		//posicionesActPulsos[actualVel] = posActual;
		if (periodos[actualVel] < 0) {
 8003d7e:	4d1b      	ldr	r5, [pc, #108]	; (8003dec <TIM3_IRQHandler+0x80>)
			HAL_GPIO_WritePin(GPIOC, GPIO_PIN_4, GPIO_PIN_RESET);
		} else {
			HAL_GPIO_WritePin(GPIOC, GPIO_PIN_4, GPIO_PIN_SET);
 8003d80:	481b      	ldr	r0, [pc, #108]	; (8003df0 <TIM3_IRQHandler+0x84>)
		if (actualVel > (maxIndex-1)) {
 8003d82:	429a      	cmp	r2, r3
			actualVel = 0;
 8003d84:	bfdc      	itt	le
 8003d86:	2300      	movle	r3, #0
 8003d88:	6023      	strle	r3, [r4, #0]
		if (periodos[actualVel] < 0) {
 8003d8a:	6823      	ldr	r3, [r4, #0]
 8003d8c:	f855 3023 	ldr.w	r3, [r5, r3, lsl #2]
 8003d90:	2b00      	cmp	r3, #0
			HAL_GPIO_WritePin(GPIOC, GPIO_PIN_4, GPIO_PIN_RESET);
 8003d92:	bfb4      	ite	lt
 8003d94:	2200      	movlt	r2, #0
			HAL_GPIO_WritePin(GPIOC, GPIO_PIN_4, GPIO_PIN_SET);
 8003d96:	2201      	movge	r2, #1
 8003d98:	2110      	movs	r1, #16
 8003d9a:	f7fd fa73 	bl	8001284 <HAL_GPIO_WritePin>
		}
		HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_15);
 8003d9e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8003da2:	4814      	ldr	r0, [pc, #80]	; (8003df4 <TIM3_IRQHandler+0x88>)
 8003da4:	f7fd fa73 	bl	800128e <HAL_GPIO_TogglePin>
		//sprintf(info, "velAct: %d\n",periodos[actualVel]);
		//HAL_UART_Transmit(&huart2, (uint8_t*)info, strlen(info), 200);
		//posicionesActPulsos[actualVel] = posActual;
		//periodosreales[actualVel] = TIM4->ARR;
		TIM4->CNT = 0;
 8003da8:	4a13      	ldr	r2, [pc, #76]	; (8003df8 <TIM3_IRQHandler+0x8c>)
 8003daa:	2300      	movs	r3, #0
 8003dac:	6253      	str	r3, [r2, #36]	; 0x24
		TIM4->CCR1 = (uint) (abs((periodos[actualVel] / 2)));
 8003dae:	6823      	ldr	r3, [r4, #0]
 8003db0:	2102      	movs	r1, #2
 8003db2:	f855 3023 	ldr.w	r3, [r5, r3, lsl #2]
 8003db6:	fb93 f3f1 	sdiv	r3, r3, r1
 8003dba:	2b00      	cmp	r3, #0
 8003dbc:	bfb8      	it	lt
 8003dbe:	425b      	neglt	r3, r3
 8003dc0:	6353      	str	r3, [r2, #52]	; 0x34
		TIM4->ARR = (uint) abs(periodos[actualVel]);
 8003dc2:	6823      	ldr	r3, [r4, #0]
 8003dc4:	f855 3023 	ldr.w	r3, [r5, r3, lsl #2]
 8003dc8:	2b00      	cmp	r3, #0
 8003dca:	bfb8      	it	lt
 8003dcc:	425b      	neglt	r3, r3
 8003dce:	62d3      	str	r3, [r2, #44]	; 0x2c

		//__HAL_TIM_SetCompare(&htim4,TIM_CHANNEL_1,((abs(periodos[actualVel]))/2)-1);
		actualVel++;
 8003dd0:	6823      	ldr	r3, [r4, #0]
 8003dd2:	3301      	adds	r3, #1
 8003dd4:	6023      	str	r3, [r4, #0]
	}

	/* USER CODE END TIM3_IRQn 0 */
	HAL_TIM_IRQHandler(&htim3);
 8003dd6:	4809      	ldr	r0, [pc, #36]	; (8003dfc <TIM3_IRQHandler+0x90>)
	/* USER CODE BEGIN TIM3_IRQn 1 */
	/* USER CODE END TIM3_IRQn 1 */
}
 8003dd8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
	HAL_TIM_IRQHandler(&htim3);
 8003ddc:	f7fe bb6c 	b.w	80024b8 <HAL_TIM_IRQHandler>
 8003de0:	20000090 	.word	0x20000090
 8003de4:	200000a8 	.word	0x200000a8
 8003de8:	20000094 	.word	0x20000094
 8003dec:	20013a84 	.word	0x20013a84
 8003df0:	40020800 	.word	0x40020800
 8003df4:	40020c00 	.word	0x40020c00
 8003df8:	40000800 	.word	0x40000800
 8003dfc:	20013a44 	.word	0x20013a44

08003e00 <TIM4_IRQHandler>:

/**
 * @brief This function handles TIM4 global interrupt.
 */
void TIM4_IRQHandler(void) {
 8003e00:	b510      	push	{r4, lr}
	/* USER CODE BEGIN TIM4_IRQn 0 */

	if (HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_4) == GPIO_PIN_RESET) {
 8003e02:	2110      	movs	r1, #16
 8003e04:	4825      	ldr	r0, [pc, #148]	; (8003e9c <TIM4_IRQHandler+0x9c>)
 8003e06:	f7fd fa37 	bl	8001278 <HAL_GPIO_ReadPin>
 8003e0a:	b918      	cbnz	r0, 8003e14 <TIM4_IRQHandler+0x14>
		posActual--;
 8003e0c:	4a24      	ldr	r2, [pc, #144]	; (8003ea0 <TIM4_IRQHandler+0xa0>)
 8003e0e:	6813      	ldr	r3, [r2, #0]
 8003e10:	3b01      	subs	r3, #1
 8003e12:	6013      	str	r3, [r2, #0]
	}
	if (HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_4) == GPIO_PIN_SET) {
 8003e14:	2110      	movs	r1, #16
 8003e16:	4821      	ldr	r0, [pc, #132]	; (8003e9c <TIM4_IRQHandler+0x9c>)
		posActual++;
	}
	if ((estado == 2) && (posCentral == posActual)) {
 8003e18:	4c22      	ldr	r4, [pc, #136]	; (8003ea4 <TIM4_IRQHandler+0xa4>)
	if (HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_4) == GPIO_PIN_SET) {
 8003e1a:	f7fd fa2d 	bl	8001278 <HAL_GPIO_ReadPin>
 8003e1e:	2801      	cmp	r0, #1
		posActual++;
 8003e20:	bf01      	itttt	eq
 8003e22:	4a1f      	ldreq	r2, [pc, #124]	; (8003ea0 <TIM4_IRQHandler+0xa0>)
 8003e24:	6813      	ldreq	r3, [r2, #0]
 8003e26:	3301      	addeq	r3, #1
 8003e28:	6013      	streq	r3, [r2, #0]
	if ((estado == 2) && (posCentral == posActual)) {
 8003e2a:	6823      	ldr	r3, [r4, #0]
 8003e2c:	2b02      	cmp	r3, #2
 8003e2e:	d117      	bne.n	8003e60 <TIM4_IRQHandler+0x60>
 8003e30:	4b1d      	ldr	r3, [pc, #116]	; (8003ea8 <TIM4_IRQHandler+0xa8>)
 8003e32:	681a      	ldr	r2, [r3, #0]
 8003e34:	4b1a      	ldr	r3, [pc, #104]	; (8003ea0 <TIM4_IRQHandler+0xa0>)
 8003e36:	681b      	ldr	r3, [r3, #0]
 8003e38:	429a      	cmp	r2, r3
 8003e3a:	d111      	bne.n	8003e60 <TIM4_IRQHandler+0x60>
		HAL_TIM_Base_Stop_IT(&htim3);
 8003e3c:	481b      	ldr	r0, [pc, #108]	; (8003eac <TIM4_IRQHandler+0xac>)
 8003e3e:	f7fe fa66 	bl	800230e <HAL_TIM_Base_Stop_IT>
		HAL_TIM_PWM_Stop_IT(&htim4, TIM_CHANNEL_1);
 8003e42:	2100      	movs	r1, #0
 8003e44:	481a      	ldr	r0, [pc, #104]	; (8003eb0 <TIM4_IRQHandler+0xb0>)
 8003e46:	f7fe fd91 	bl	800296c <HAL_TIM_PWM_Stop_IT>
		HAL_TIM_Base_Stop_IT(&htim4);
 8003e4a:	4819      	ldr	r0, [pc, #100]	; (8003eb0 <TIM4_IRQHandler+0xb0>)
 8003e4c:	f7fe fa5f 	bl	800230e <HAL_TIM_Base_Stop_IT>
		estado = 3;
 8003e50:	2303      	movs	r3, #3
 8003e52:	6023      	str	r3, [r4, #0]
		HAL_UART_Transmit(&huart2, (uint8_t*) "home finished\n", 14, 200);
 8003e54:	220e      	movs	r2, #14
 8003e56:	23c8      	movs	r3, #200	; 0xc8
 8003e58:	4916      	ldr	r1, [pc, #88]	; (8003eb4 <TIM4_IRQHandler+0xb4>)
 8003e5a:	4817      	ldr	r0, [pc, #92]	; (8003eb8 <TIM4_IRQHandler+0xb8>)
 8003e5c:	f7fe ff76 	bl	8002d4c <HAL_UART_Transmit>
		//HAL_GPIO_WritePin(GPIOD,GPIO_PIN_14,GPIO_PIN_RESET);
	}
	if (estado == 4) {
 8003e60:	6823      	ldr	r3, [r4, #0]
 8003e62:	2b04      	cmp	r3, #4
 8003e64:	d110      	bne.n	8003e88 <TIM4_IRQHandler+0x88>
		if (posHome == posActual) {
 8003e66:	4b15      	ldr	r3, [pc, #84]	; (8003ebc <TIM4_IRQHandler+0xbc>)
 8003e68:	681a      	ldr	r2, [r3, #0]
 8003e6a:	4b0d      	ldr	r3, [pc, #52]	; (8003ea0 <TIM4_IRQHandler+0xa0>)
 8003e6c:	681b      	ldr	r3, [r3, #0]
 8003e6e:	429a      	cmp	r2, r3
 8003e70:	d10a      	bne.n	8003e88 <TIM4_IRQHandler+0x88>
			actualVel = 0;
 8003e72:	4b13      	ldr	r3, [pc, #76]	; (8003ec0 <TIM4_IRQHandler+0xc0>)
			estado = 5;
			HAL_UART_Transmit(&huart2, (uint8_t*) "home finished\n", 14, 200);
 8003e74:	490f      	ldr	r1, [pc, #60]	; (8003eb4 <TIM4_IRQHandler+0xb4>)
 8003e76:	4810      	ldr	r0, [pc, #64]	; (8003eb8 <TIM4_IRQHandler+0xb8>)
			actualVel = 0;
 8003e78:	2200      	movs	r2, #0
 8003e7a:	601a      	str	r2, [r3, #0]
			estado = 5;
 8003e7c:	2305      	movs	r3, #5
 8003e7e:	6023      	str	r3, [r4, #0]
			HAL_UART_Transmit(&huart2, (uint8_t*) "home finished\n", 14, 200);
 8003e80:	220e      	movs	r2, #14
 8003e82:	23c8      	movs	r3, #200	; 0xc8
 8003e84:	f7fe ff62 	bl	8002d4c <HAL_UART_Transmit>
		}
	}
	HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_15);
 8003e88:	480e      	ldr	r0, [pc, #56]	; (8003ec4 <TIM4_IRQHandler+0xc4>)
 8003e8a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8003e8e:	f7fd f9fe 	bl	800128e <HAL_GPIO_TogglePin>
	/* USER CODE END TIM4_IRQn 0 */
	HAL_TIM_IRQHandler(&htim4);
 8003e92:	4807      	ldr	r0, [pc, #28]	; (8003eb0 <TIM4_IRQHandler+0xb0>)
	/* USER CODE BEGIN TIM4_IRQn 1 */

	/* USER CODE END TIM4_IRQn 1 */
}
 8003e94:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	HAL_TIM_IRQHandler(&htim4);
 8003e98:	f7fe bb0e 	b.w	80024b8 <HAL_TIM_IRQHandler>
 8003e9c:	40020800 	.word	0x40020800
 8003ea0:	20000098 	.word	0x20000098
 8003ea4:	20000090 	.word	0x20000090
 8003ea8:	2000009c 	.word	0x2000009c
 8003eac:	20013a44 	.word	0x20013a44
 8003eb0:	20009d64 	.word	0x20009d64
 8003eb4:	08005a6b 	.word	0x08005a6b
 8003eb8:	2001d6d8 	.word	0x2001d6d8
 8003ebc:	200000a0 	.word	0x200000a0
 8003ec0:	200000a8 	.word	0x200000a8
 8003ec4:	40020c00 	.word	0x40020c00

08003ec8 <I2C2_EV_IRQHandler>:
 */
void I2C2_EV_IRQHandler(void) {
	/* USER CODE BEGIN I2C2_EV_IRQn 0 */

	/* USER CODE END I2C2_EV_IRQn 0 */
	HAL_I2C_EV_IRQHandler(&hi2c2);
 8003ec8:	4801      	ldr	r0, [pc, #4]	; (8003ed0 <I2C2_EV_IRQHandler+0x8>)
 8003eca:	f7fd bafd 	b.w	80014c8 <HAL_I2C_EV_IRQHandler>
 8003ece:	bf00      	nop
 8003ed0:	20009db0 	.word	0x20009db0

08003ed4 <I2C2_ER_IRQHandler>:
 */
void I2C2_ER_IRQHandler(void) {
	/* USER CODE BEGIN I2C2_ER_IRQn 0 */

	/* USER CODE END I2C2_ER_IRQn 0 */
	HAL_I2C_ER_IRQHandler(&hi2c2);
 8003ed4:	4801      	ldr	r0, [pc, #4]	; (8003edc <I2C2_ER_IRQHandler+0x8>)
 8003ed6:	f7fd be61 	b.w	8001b9c <HAL_I2C_ER_IRQHandler>
 8003eda:	bf00      	nop
 8003edc:	20009db0 	.word	0x20009db0

08003ee0 <USART2_IRQHandler>:
 */
void USART2_IRQHandler(void) {
	/* USER CODE BEGIN USART2_IRQn 0 */

	/* USER CODE END USART2_IRQn 0 */
	HAL_UART_IRQHandler(&huart2);
 8003ee0:	4801      	ldr	r0, [pc, #4]	; (8003ee8 <USART2_IRQHandler+0x8>)
 8003ee2:	f7fe bfef 	b.w	8002ec4 <HAL_UART_IRQHandler>
 8003ee6:	bf00      	nop
 8003ee8:	2001d6d8 	.word	0x2001d6d8

08003eec <EXTI15_10_IRQHandler>:
}

/**
 * @brief This function handles EXTI line[15:10] interrupts.
 */
void EXTI15_10_IRQHandler(void) {
 8003eec:	b538      	push	{r3, r4, r5, lr}
	/* USER CODE BEGIN EXTI15_10_IRQn 0 */

	/* USER CODE END EXTI15_10_IRQn 0 */
	HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 8003eee:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8003ef2:	f7fd f9d1 	bl	8001298 <HAL_GPIO_EXTI_IRQHandler>
	/* USER CODE BEGIN EXTI15_10_IRQn 1 */
	if (FC_izq()) {
 8003ef6:	f7ff fdbd 	bl	8003a74 <FC_izq>
 8003efa:	b310      	cbz	r0, 8003f42 <EXTI15_10_IRQHandler+0x56>
		if (estado == 1) {
 8003efc:	4c11      	ldr	r4, [pc, #68]	; (8003f44 <EXTI15_10_IRQHandler+0x58>)
 8003efe:	6822      	ldr	r2, [r4, #0]
 8003f00:	2a01      	cmp	r2, #1
 8003f02:	d112      	bne.n	8003f2a <EXTI15_10_IRQHandler+0x3e>
			posMax = posActual;
 8003f04:	4b10      	ldr	r3, [pc, #64]	; (8003f48 <EXTI15_10_IRQHandler+0x5c>)
 8003f06:	4911      	ldr	r1, [pc, #68]	; (8003f4c <EXTI15_10_IRQHandler+0x60>)
 8003f08:	681b      	ldr	r3, [r3, #0]
 8003f0a:	600b      	str	r3, [r1, #0]
			posCentral = posMax / 2;
 8003f0c:	4910      	ldr	r1, [pc, #64]	; (8003f50 <EXTI15_10_IRQHandler+0x64>)
			HAL_GPIO_WritePin(GPIOC, GPIO_PIN_4, GPIO_PIN_SET);
 8003f0e:	4811      	ldr	r0, [pc, #68]	; (8003f54 <EXTI15_10_IRQHandler+0x68>)
			posCentral = posMax / 2;
 8003f10:	2502      	movs	r5, #2
 8003f12:	fb93 f3f5 	sdiv	r3, r3, r5
 8003f16:	600b      	str	r3, [r1, #0]
			HAL_GPIO_WritePin(GPIOC, GPIO_PIN_4, GPIO_PIN_SET);
 8003f18:	2110      	movs	r1, #16
 8003f1a:	f7fd f9b3 	bl	8001284 <HAL_GPIO_WritePin>
			HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_14);
 8003f1e:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8003f22:	480d      	ldr	r0, [pc, #52]	; (8003f58 <EXTI15_10_IRQHandler+0x6c>)
 8003f24:	f7fd f9b3 	bl	800128e <HAL_GPIO_TogglePin>
			estado = 2;
 8003f28:	6025      	str	r5, [r4, #0]
			//	  HAL_UART_Transmit(&huart2, (uint8_t*)";  FC2  ;", 9, 200);
		}
		if (estado == 3 || estado == 4 || estado == 5 || estado == 6) {
 8003f2a:	6823      	ldr	r3, [r4, #0]
 8003f2c:	3b03      	subs	r3, #3
 8003f2e:	2b03      	cmp	r3, #3
 8003f30:	d807      	bhi.n	8003f42 <EXTI15_10_IRQHandler+0x56>
			estado = 0;
 8003f32:	2200      	movs	r2, #0
 8003f34:	6022      	str	r2, [r4, #0]
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_RESET);
 8003f36:	2101      	movs	r1, #1
 8003f38:	4808      	ldr	r0, [pc, #32]	; (8003f5c <EXTI15_10_IRQHandler+0x70>)

		}
	}

	/* USER CODE END EXTI15_10_IRQn 1 */
}
 8003f3a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_RESET);
 8003f3e:	f7fd b9a1 	b.w	8001284 <HAL_GPIO_WritePin>
 8003f42:	bd38      	pop	{r3, r4, r5, pc}
 8003f44:	20000090 	.word	0x20000090
 8003f48:	20000098 	.word	0x20000098
 8003f4c:	200000a4 	.word	0x200000a4
 8003f50:	2000009c 	.word	0x2000009c
 8003f54:	40020800 	.word	0x40020800
 8003f58:	40020c00 	.word	0x40020c00
 8003f5c:	40020400 	.word	0x40020400

08003f60 <SystemInit>:
  */
void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8003f60:	490f      	ldr	r1, [pc, #60]	; (8003fa0 <SystemInit+0x40>)
 8003f62:	f8d1 3088 	ldr.w	r3, [r1, #136]	; 0x88
 8003f66:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8003f6a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8003f6e:	4b0d      	ldr	r3, [pc, #52]	; (8003fa4 <SystemInit+0x44>)
 8003f70:	681a      	ldr	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8003f72:	2000      	movs	r0, #0
  RCC->CR |= (uint32_t)0x00000001;
 8003f74:	f042 0201 	orr.w	r2, r2, #1
 8003f78:	601a      	str	r2, [r3, #0]
  RCC->CFGR = 0x00000000;
 8003f7a:	6098      	str	r0, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8003f7c:	681a      	ldr	r2, [r3, #0]
 8003f7e:	f022 7284 	bic.w	r2, r2, #17301504	; 0x1080000
 8003f82:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8003f86:	601a      	str	r2, [r3, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 8003f88:	4a07      	ldr	r2, [pc, #28]	; (8003fa8 <SystemInit+0x48>)
 8003f8a:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8003f8c:	681a      	ldr	r2, [r3, #0]
 8003f8e:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8003f92:	601a      	str	r2, [r3, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8003f94:	60d8      	str	r0, [r3, #12]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8003f96:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8003f9a:	608b      	str	r3, [r1, #8]
 8003f9c:	4770      	bx	lr
 8003f9e:	bf00      	nop
 8003fa0:	e000ed00 	.word	0xe000ed00
 8003fa4:	40023800 	.word	0x40023800
 8003fa8:	24003010 	.word	0x24003010

08003fac <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8003fac:	f8df d034 	ldr.w	sp, [pc, #52]	; 8003fe4 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8003fb0:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8003fb2:	e003      	b.n	8003fbc <LoopCopyDataInit>

08003fb4 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8003fb4:	4b0c      	ldr	r3, [pc, #48]	; (8003fe8 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8003fb6:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8003fb8:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8003fba:	3104      	adds	r1, #4

08003fbc <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8003fbc:	480b      	ldr	r0, [pc, #44]	; (8003fec <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8003fbe:	4b0c      	ldr	r3, [pc, #48]	; (8003ff0 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8003fc0:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8003fc2:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8003fc4:	d3f6      	bcc.n	8003fb4 <CopyDataInit>
  ldr  r2, =_sbss
 8003fc6:	4a0b      	ldr	r2, [pc, #44]	; (8003ff4 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8003fc8:	e002      	b.n	8003fd0 <LoopFillZerobss>

08003fca <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8003fca:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8003fcc:	f842 3b04 	str.w	r3, [r2], #4

08003fd0 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8003fd0:	4b09      	ldr	r3, [pc, #36]	; (8003ff8 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8003fd2:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8003fd4:	d3f9      	bcc.n	8003fca <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8003fd6:	f7ff ffc3 	bl	8003f60 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8003fda:	f000 f811 	bl	8004000 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8003fde:	f7ff f857 	bl	8003090 <main>
  bx  lr    
 8003fe2:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8003fe4:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 8003fe8:	08005cb0 	.word	0x08005cb0
  ldr  r0, =_sdata
 8003fec:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8003ff0:	20000074 	.word	0x20000074
  ldr  r2, =_sbss
 8003ff4:	20000074 	.word	0x20000074
  ldr  r3, = _ebss
 8003ff8:	2001d720 	.word	0x2001d720

08003ffc <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8003ffc:	e7fe      	b.n	8003ffc <ADC_IRQHandler>
	...

08004000 <__libc_init_array>:
 8004000:	b570      	push	{r4, r5, r6, lr}
 8004002:	4e0d      	ldr	r6, [pc, #52]	; (8004038 <__libc_init_array+0x38>)
 8004004:	4c0d      	ldr	r4, [pc, #52]	; (800403c <__libc_init_array+0x3c>)
 8004006:	1ba4      	subs	r4, r4, r6
 8004008:	10a4      	asrs	r4, r4, #2
 800400a:	2500      	movs	r5, #0
 800400c:	42a5      	cmp	r5, r4
 800400e:	d109      	bne.n	8004024 <__libc_init_array+0x24>
 8004010:	4e0b      	ldr	r6, [pc, #44]	; (8004040 <__libc_init_array+0x40>)
 8004012:	4c0c      	ldr	r4, [pc, #48]	; (8004044 <__libc_init_array+0x44>)
 8004014:	f001 fcd6 	bl	80059c4 <_init>
 8004018:	1ba4      	subs	r4, r4, r6
 800401a:	10a4      	asrs	r4, r4, #2
 800401c:	2500      	movs	r5, #0
 800401e:	42a5      	cmp	r5, r4
 8004020:	d105      	bne.n	800402e <__libc_init_array+0x2e>
 8004022:	bd70      	pop	{r4, r5, r6, pc}
 8004024:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8004028:	4798      	blx	r3
 800402a:	3501      	adds	r5, #1
 800402c:	e7ee      	b.n	800400c <__libc_init_array+0xc>
 800402e:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8004032:	4798      	blx	r3
 8004034:	3501      	adds	r5, #1
 8004036:	e7f2      	b.n	800401e <__libc_init_array+0x1e>
 8004038:	08005ca8 	.word	0x08005ca8
 800403c:	08005ca8 	.word	0x08005ca8
 8004040:	08005ca8 	.word	0x08005ca8
 8004044:	08005cac 	.word	0x08005cac

08004048 <memset>:
 8004048:	4402      	add	r2, r0
 800404a:	4603      	mov	r3, r0
 800404c:	4293      	cmp	r3, r2
 800404e:	d100      	bne.n	8004052 <memset+0xa>
 8004050:	4770      	bx	lr
 8004052:	f803 1b01 	strb.w	r1, [r3], #1
 8004056:	e7f9      	b.n	800404c <memset+0x4>

08004058 <siprintf>:
 8004058:	b40e      	push	{r1, r2, r3}
 800405a:	b500      	push	{lr}
 800405c:	b09c      	sub	sp, #112	; 0x70
 800405e:	f44f 7102 	mov.w	r1, #520	; 0x208
 8004062:	ab1d      	add	r3, sp, #116	; 0x74
 8004064:	f8ad 1014 	strh.w	r1, [sp, #20]
 8004068:	9002      	str	r0, [sp, #8]
 800406a:	9006      	str	r0, [sp, #24]
 800406c:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8004070:	480a      	ldr	r0, [pc, #40]	; (800409c <siprintf+0x44>)
 8004072:	9104      	str	r1, [sp, #16]
 8004074:	9107      	str	r1, [sp, #28]
 8004076:	f64f 71ff 	movw	r1, #65535	; 0xffff
 800407a:	f853 2b04 	ldr.w	r2, [r3], #4
 800407e:	f8ad 1016 	strh.w	r1, [sp, #22]
 8004082:	6800      	ldr	r0, [r0, #0]
 8004084:	9301      	str	r3, [sp, #4]
 8004086:	a902      	add	r1, sp, #8
 8004088:	f000 f866 	bl	8004158 <_svfiprintf_r>
 800408c:	9b02      	ldr	r3, [sp, #8]
 800408e:	2200      	movs	r2, #0
 8004090:	701a      	strb	r2, [r3, #0]
 8004092:	b01c      	add	sp, #112	; 0x70
 8004094:	f85d eb04 	ldr.w	lr, [sp], #4
 8004098:	b003      	add	sp, #12
 800409a:	4770      	bx	lr
 800409c:	20000010 	.word	0x20000010

080040a0 <__ssputs_r>:
 80040a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80040a4:	688e      	ldr	r6, [r1, #8]
 80040a6:	429e      	cmp	r6, r3
 80040a8:	4682      	mov	sl, r0
 80040aa:	460c      	mov	r4, r1
 80040ac:	4691      	mov	r9, r2
 80040ae:	4698      	mov	r8, r3
 80040b0:	d835      	bhi.n	800411e <__ssputs_r+0x7e>
 80040b2:	898a      	ldrh	r2, [r1, #12]
 80040b4:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80040b8:	d031      	beq.n	800411e <__ssputs_r+0x7e>
 80040ba:	6825      	ldr	r5, [r4, #0]
 80040bc:	6909      	ldr	r1, [r1, #16]
 80040be:	1a6f      	subs	r7, r5, r1
 80040c0:	6965      	ldr	r5, [r4, #20]
 80040c2:	2302      	movs	r3, #2
 80040c4:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80040c8:	fb95 f5f3 	sdiv	r5, r5, r3
 80040cc:	f108 0301 	add.w	r3, r8, #1
 80040d0:	443b      	add	r3, r7
 80040d2:	429d      	cmp	r5, r3
 80040d4:	bf38      	it	cc
 80040d6:	461d      	movcc	r5, r3
 80040d8:	0553      	lsls	r3, r2, #21
 80040da:	d531      	bpl.n	8004140 <__ssputs_r+0xa0>
 80040dc:	4629      	mov	r1, r5
 80040de:	f000 fb39 	bl	8004754 <_malloc_r>
 80040e2:	4606      	mov	r6, r0
 80040e4:	b950      	cbnz	r0, 80040fc <__ssputs_r+0x5c>
 80040e6:	230c      	movs	r3, #12
 80040e8:	f8ca 3000 	str.w	r3, [sl]
 80040ec:	89a3      	ldrh	r3, [r4, #12]
 80040ee:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80040f2:	81a3      	strh	r3, [r4, #12]
 80040f4:	f04f 30ff 	mov.w	r0, #4294967295
 80040f8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80040fc:	463a      	mov	r2, r7
 80040fe:	6921      	ldr	r1, [r4, #16]
 8004100:	f000 fab4 	bl	800466c <memcpy>
 8004104:	89a3      	ldrh	r3, [r4, #12]
 8004106:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800410a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800410e:	81a3      	strh	r3, [r4, #12]
 8004110:	6126      	str	r6, [r4, #16]
 8004112:	6165      	str	r5, [r4, #20]
 8004114:	443e      	add	r6, r7
 8004116:	1bed      	subs	r5, r5, r7
 8004118:	6026      	str	r6, [r4, #0]
 800411a:	60a5      	str	r5, [r4, #8]
 800411c:	4646      	mov	r6, r8
 800411e:	4546      	cmp	r6, r8
 8004120:	bf28      	it	cs
 8004122:	4646      	movcs	r6, r8
 8004124:	4632      	mov	r2, r6
 8004126:	4649      	mov	r1, r9
 8004128:	6820      	ldr	r0, [r4, #0]
 800412a:	f000 faaa 	bl	8004682 <memmove>
 800412e:	68a3      	ldr	r3, [r4, #8]
 8004130:	1b9b      	subs	r3, r3, r6
 8004132:	60a3      	str	r3, [r4, #8]
 8004134:	6823      	ldr	r3, [r4, #0]
 8004136:	441e      	add	r6, r3
 8004138:	6026      	str	r6, [r4, #0]
 800413a:	2000      	movs	r0, #0
 800413c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004140:	462a      	mov	r2, r5
 8004142:	f000 fb65 	bl	8004810 <_realloc_r>
 8004146:	4606      	mov	r6, r0
 8004148:	2800      	cmp	r0, #0
 800414a:	d1e1      	bne.n	8004110 <__ssputs_r+0x70>
 800414c:	6921      	ldr	r1, [r4, #16]
 800414e:	4650      	mov	r0, sl
 8004150:	f000 fab2 	bl	80046b8 <_free_r>
 8004154:	e7c7      	b.n	80040e6 <__ssputs_r+0x46>
	...

08004158 <_svfiprintf_r>:
 8004158:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800415c:	b09d      	sub	sp, #116	; 0x74
 800415e:	4680      	mov	r8, r0
 8004160:	9303      	str	r3, [sp, #12]
 8004162:	898b      	ldrh	r3, [r1, #12]
 8004164:	061c      	lsls	r4, r3, #24
 8004166:	460d      	mov	r5, r1
 8004168:	4616      	mov	r6, r2
 800416a:	d50f      	bpl.n	800418c <_svfiprintf_r+0x34>
 800416c:	690b      	ldr	r3, [r1, #16]
 800416e:	b96b      	cbnz	r3, 800418c <_svfiprintf_r+0x34>
 8004170:	2140      	movs	r1, #64	; 0x40
 8004172:	f000 faef 	bl	8004754 <_malloc_r>
 8004176:	6028      	str	r0, [r5, #0]
 8004178:	6128      	str	r0, [r5, #16]
 800417a:	b928      	cbnz	r0, 8004188 <_svfiprintf_r+0x30>
 800417c:	230c      	movs	r3, #12
 800417e:	f8c8 3000 	str.w	r3, [r8]
 8004182:	f04f 30ff 	mov.w	r0, #4294967295
 8004186:	e0c5      	b.n	8004314 <_svfiprintf_r+0x1bc>
 8004188:	2340      	movs	r3, #64	; 0x40
 800418a:	616b      	str	r3, [r5, #20]
 800418c:	2300      	movs	r3, #0
 800418e:	9309      	str	r3, [sp, #36]	; 0x24
 8004190:	2320      	movs	r3, #32
 8004192:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8004196:	2330      	movs	r3, #48	; 0x30
 8004198:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800419c:	f04f 0b01 	mov.w	fp, #1
 80041a0:	4637      	mov	r7, r6
 80041a2:	463c      	mov	r4, r7
 80041a4:	f814 3b01 	ldrb.w	r3, [r4], #1
 80041a8:	2b00      	cmp	r3, #0
 80041aa:	d13c      	bne.n	8004226 <_svfiprintf_r+0xce>
 80041ac:	ebb7 0a06 	subs.w	sl, r7, r6
 80041b0:	d00b      	beq.n	80041ca <_svfiprintf_r+0x72>
 80041b2:	4653      	mov	r3, sl
 80041b4:	4632      	mov	r2, r6
 80041b6:	4629      	mov	r1, r5
 80041b8:	4640      	mov	r0, r8
 80041ba:	f7ff ff71 	bl	80040a0 <__ssputs_r>
 80041be:	3001      	adds	r0, #1
 80041c0:	f000 80a3 	beq.w	800430a <_svfiprintf_r+0x1b2>
 80041c4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80041c6:	4453      	add	r3, sl
 80041c8:	9309      	str	r3, [sp, #36]	; 0x24
 80041ca:	783b      	ldrb	r3, [r7, #0]
 80041cc:	2b00      	cmp	r3, #0
 80041ce:	f000 809c 	beq.w	800430a <_svfiprintf_r+0x1b2>
 80041d2:	2300      	movs	r3, #0
 80041d4:	f04f 32ff 	mov.w	r2, #4294967295
 80041d8:	9304      	str	r3, [sp, #16]
 80041da:	9307      	str	r3, [sp, #28]
 80041dc:	9205      	str	r2, [sp, #20]
 80041de:	9306      	str	r3, [sp, #24]
 80041e0:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80041e4:	931a      	str	r3, [sp, #104]	; 0x68
 80041e6:	2205      	movs	r2, #5
 80041e8:	7821      	ldrb	r1, [r4, #0]
 80041ea:	4850      	ldr	r0, [pc, #320]	; (800432c <_svfiprintf_r+0x1d4>)
 80041ec:	f7fb fff8 	bl	80001e0 <memchr>
 80041f0:	1c67      	adds	r7, r4, #1
 80041f2:	9b04      	ldr	r3, [sp, #16]
 80041f4:	b9d8      	cbnz	r0, 800422e <_svfiprintf_r+0xd6>
 80041f6:	06d9      	lsls	r1, r3, #27
 80041f8:	bf44      	itt	mi
 80041fa:	2220      	movmi	r2, #32
 80041fc:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8004200:	071a      	lsls	r2, r3, #28
 8004202:	bf44      	itt	mi
 8004204:	222b      	movmi	r2, #43	; 0x2b
 8004206:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800420a:	7822      	ldrb	r2, [r4, #0]
 800420c:	2a2a      	cmp	r2, #42	; 0x2a
 800420e:	d016      	beq.n	800423e <_svfiprintf_r+0xe6>
 8004210:	9a07      	ldr	r2, [sp, #28]
 8004212:	2100      	movs	r1, #0
 8004214:	200a      	movs	r0, #10
 8004216:	4627      	mov	r7, r4
 8004218:	3401      	adds	r4, #1
 800421a:	783b      	ldrb	r3, [r7, #0]
 800421c:	3b30      	subs	r3, #48	; 0x30
 800421e:	2b09      	cmp	r3, #9
 8004220:	d951      	bls.n	80042c6 <_svfiprintf_r+0x16e>
 8004222:	b1c9      	cbz	r1, 8004258 <_svfiprintf_r+0x100>
 8004224:	e011      	b.n	800424a <_svfiprintf_r+0xf2>
 8004226:	2b25      	cmp	r3, #37	; 0x25
 8004228:	d0c0      	beq.n	80041ac <_svfiprintf_r+0x54>
 800422a:	4627      	mov	r7, r4
 800422c:	e7b9      	b.n	80041a2 <_svfiprintf_r+0x4a>
 800422e:	4a3f      	ldr	r2, [pc, #252]	; (800432c <_svfiprintf_r+0x1d4>)
 8004230:	1a80      	subs	r0, r0, r2
 8004232:	fa0b f000 	lsl.w	r0, fp, r0
 8004236:	4318      	orrs	r0, r3
 8004238:	9004      	str	r0, [sp, #16]
 800423a:	463c      	mov	r4, r7
 800423c:	e7d3      	b.n	80041e6 <_svfiprintf_r+0x8e>
 800423e:	9a03      	ldr	r2, [sp, #12]
 8004240:	1d11      	adds	r1, r2, #4
 8004242:	6812      	ldr	r2, [r2, #0]
 8004244:	9103      	str	r1, [sp, #12]
 8004246:	2a00      	cmp	r2, #0
 8004248:	db01      	blt.n	800424e <_svfiprintf_r+0xf6>
 800424a:	9207      	str	r2, [sp, #28]
 800424c:	e004      	b.n	8004258 <_svfiprintf_r+0x100>
 800424e:	4252      	negs	r2, r2
 8004250:	f043 0302 	orr.w	r3, r3, #2
 8004254:	9207      	str	r2, [sp, #28]
 8004256:	9304      	str	r3, [sp, #16]
 8004258:	783b      	ldrb	r3, [r7, #0]
 800425a:	2b2e      	cmp	r3, #46	; 0x2e
 800425c:	d10e      	bne.n	800427c <_svfiprintf_r+0x124>
 800425e:	787b      	ldrb	r3, [r7, #1]
 8004260:	2b2a      	cmp	r3, #42	; 0x2a
 8004262:	f107 0101 	add.w	r1, r7, #1
 8004266:	d132      	bne.n	80042ce <_svfiprintf_r+0x176>
 8004268:	9b03      	ldr	r3, [sp, #12]
 800426a:	1d1a      	adds	r2, r3, #4
 800426c:	681b      	ldr	r3, [r3, #0]
 800426e:	9203      	str	r2, [sp, #12]
 8004270:	2b00      	cmp	r3, #0
 8004272:	bfb8      	it	lt
 8004274:	f04f 33ff 	movlt.w	r3, #4294967295
 8004278:	3702      	adds	r7, #2
 800427a:	9305      	str	r3, [sp, #20]
 800427c:	4c2c      	ldr	r4, [pc, #176]	; (8004330 <_svfiprintf_r+0x1d8>)
 800427e:	7839      	ldrb	r1, [r7, #0]
 8004280:	2203      	movs	r2, #3
 8004282:	4620      	mov	r0, r4
 8004284:	f7fb ffac 	bl	80001e0 <memchr>
 8004288:	b138      	cbz	r0, 800429a <_svfiprintf_r+0x142>
 800428a:	2340      	movs	r3, #64	; 0x40
 800428c:	1b00      	subs	r0, r0, r4
 800428e:	fa03 f000 	lsl.w	r0, r3, r0
 8004292:	9b04      	ldr	r3, [sp, #16]
 8004294:	4303      	orrs	r3, r0
 8004296:	9304      	str	r3, [sp, #16]
 8004298:	3701      	adds	r7, #1
 800429a:	7839      	ldrb	r1, [r7, #0]
 800429c:	4825      	ldr	r0, [pc, #148]	; (8004334 <_svfiprintf_r+0x1dc>)
 800429e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80042a2:	2206      	movs	r2, #6
 80042a4:	1c7e      	adds	r6, r7, #1
 80042a6:	f7fb ff9b 	bl	80001e0 <memchr>
 80042aa:	2800      	cmp	r0, #0
 80042ac:	d035      	beq.n	800431a <_svfiprintf_r+0x1c2>
 80042ae:	4b22      	ldr	r3, [pc, #136]	; (8004338 <_svfiprintf_r+0x1e0>)
 80042b0:	b9fb      	cbnz	r3, 80042f2 <_svfiprintf_r+0x19a>
 80042b2:	9b03      	ldr	r3, [sp, #12]
 80042b4:	3307      	adds	r3, #7
 80042b6:	f023 0307 	bic.w	r3, r3, #7
 80042ba:	3308      	adds	r3, #8
 80042bc:	9303      	str	r3, [sp, #12]
 80042be:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80042c0:	444b      	add	r3, r9
 80042c2:	9309      	str	r3, [sp, #36]	; 0x24
 80042c4:	e76c      	b.n	80041a0 <_svfiprintf_r+0x48>
 80042c6:	fb00 3202 	mla	r2, r0, r2, r3
 80042ca:	2101      	movs	r1, #1
 80042cc:	e7a3      	b.n	8004216 <_svfiprintf_r+0xbe>
 80042ce:	2300      	movs	r3, #0
 80042d0:	9305      	str	r3, [sp, #20]
 80042d2:	4618      	mov	r0, r3
 80042d4:	240a      	movs	r4, #10
 80042d6:	460f      	mov	r7, r1
 80042d8:	3101      	adds	r1, #1
 80042da:	783a      	ldrb	r2, [r7, #0]
 80042dc:	3a30      	subs	r2, #48	; 0x30
 80042de:	2a09      	cmp	r2, #9
 80042e0:	d903      	bls.n	80042ea <_svfiprintf_r+0x192>
 80042e2:	2b00      	cmp	r3, #0
 80042e4:	d0ca      	beq.n	800427c <_svfiprintf_r+0x124>
 80042e6:	9005      	str	r0, [sp, #20]
 80042e8:	e7c8      	b.n	800427c <_svfiprintf_r+0x124>
 80042ea:	fb04 2000 	mla	r0, r4, r0, r2
 80042ee:	2301      	movs	r3, #1
 80042f0:	e7f1      	b.n	80042d6 <_svfiprintf_r+0x17e>
 80042f2:	ab03      	add	r3, sp, #12
 80042f4:	9300      	str	r3, [sp, #0]
 80042f6:	462a      	mov	r2, r5
 80042f8:	4b10      	ldr	r3, [pc, #64]	; (800433c <_svfiprintf_r+0x1e4>)
 80042fa:	a904      	add	r1, sp, #16
 80042fc:	4640      	mov	r0, r8
 80042fe:	f3af 8000 	nop.w
 8004302:	f1b0 3fff 	cmp.w	r0, #4294967295
 8004306:	4681      	mov	r9, r0
 8004308:	d1d9      	bne.n	80042be <_svfiprintf_r+0x166>
 800430a:	89ab      	ldrh	r3, [r5, #12]
 800430c:	065b      	lsls	r3, r3, #25
 800430e:	f53f af38 	bmi.w	8004182 <_svfiprintf_r+0x2a>
 8004312:	9809      	ldr	r0, [sp, #36]	; 0x24
 8004314:	b01d      	add	sp, #116	; 0x74
 8004316:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800431a:	ab03      	add	r3, sp, #12
 800431c:	9300      	str	r3, [sp, #0]
 800431e:	462a      	mov	r2, r5
 8004320:	4b06      	ldr	r3, [pc, #24]	; (800433c <_svfiprintf_r+0x1e4>)
 8004322:	a904      	add	r1, sp, #16
 8004324:	4640      	mov	r0, r8
 8004326:	f000 f881 	bl	800442c <_printf_i>
 800432a:	e7ea      	b.n	8004302 <_svfiprintf_r+0x1aa>
 800432c:	08005a92 	.word	0x08005a92
 8004330:	08005a98 	.word	0x08005a98
 8004334:	08005a9c 	.word	0x08005a9c
 8004338:	00000000 	.word	0x00000000
 800433c:	080040a1 	.word	0x080040a1

08004340 <_printf_common>:
 8004340:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004344:	4691      	mov	r9, r2
 8004346:	461f      	mov	r7, r3
 8004348:	688a      	ldr	r2, [r1, #8]
 800434a:	690b      	ldr	r3, [r1, #16]
 800434c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8004350:	4293      	cmp	r3, r2
 8004352:	bfb8      	it	lt
 8004354:	4613      	movlt	r3, r2
 8004356:	f8c9 3000 	str.w	r3, [r9]
 800435a:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800435e:	4606      	mov	r6, r0
 8004360:	460c      	mov	r4, r1
 8004362:	b112      	cbz	r2, 800436a <_printf_common+0x2a>
 8004364:	3301      	adds	r3, #1
 8004366:	f8c9 3000 	str.w	r3, [r9]
 800436a:	6823      	ldr	r3, [r4, #0]
 800436c:	0699      	lsls	r1, r3, #26
 800436e:	bf42      	ittt	mi
 8004370:	f8d9 3000 	ldrmi.w	r3, [r9]
 8004374:	3302      	addmi	r3, #2
 8004376:	f8c9 3000 	strmi.w	r3, [r9]
 800437a:	6825      	ldr	r5, [r4, #0]
 800437c:	f015 0506 	ands.w	r5, r5, #6
 8004380:	d107      	bne.n	8004392 <_printf_common+0x52>
 8004382:	f104 0a19 	add.w	sl, r4, #25
 8004386:	68e3      	ldr	r3, [r4, #12]
 8004388:	f8d9 2000 	ldr.w	r2, [r9]
 800438c:	1a9b      	subs	r3, r3, r2
 800438e:	429d      	cmp	r5, r3
 8004390:	db29      	blt.n	80043e6 <_printf_common+0xa6>
 8004392:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8004396:	6822      	ldr	r2, [r4, #0]
 8004398:	3300      	adds	r3, #0
 800439a:	bf18      	it	ne
 800439c:	2301      	movne	r3, #1
 800439e:	0692      	lsls	r2, r2, #26
 80043a0:	d42e      	bmi.n	8004400 <_printf_common+0xc0>
 80043a2:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80043a6:	4639      	mov	r1, r7
 80043a8:	4630      	mov	r0, r6
 80043aa:	47c0      	blx	r8
 80043ac:	3001      	adds	r0, #1
 80043ae:	d021      	beq.n	80043f4 <_printf_common+0xb4>
 80043b0:	6823      	ldr	r3, [r4, #0]
 80043b2:	68e5      	ldr	r5, [r4, #12]
 80043b4:	f8d9 2000 	ldr.w	r2, [r9]
 80043b8:	f003 0306 	and.w	r3, r3, #6
 80043bc:	2b04      	cmp	r3, #4
 80043be:	bf08      	it	eq
 80043c0:	1aad      	subeq	r5, r5, r2
 80043c2:	68a3      	ldr	r3, [r4, #8]
 80043c4:	6922      	ldr	r2, [r4, #16]
 80043c6:	bf0c      	ite	eq
 80043c8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80043cc:	2500      	movne	r5, #0
 80043ce:	4293      	cmp	r3, r2
 80043d0:	bfc4      	itt	gt
 80043d2:	1a9b      	subgt	r3, r3, r2
 80043d4:	18ed      	addgt	r5, r5, r3
 80043d6:	f04f 0900 	mov.w	r9, #0
 80043da:	341a      	adds	r4, #26
 80043dc:	454d      	cmp	r5, r9
 80043de:	d11b      	bne.n	8004418 <_printf_common+0xd8>
 80043e0:	2000      	movs	r0, #0
 80043e2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80043e6:	2301      	movs	r3, #1
 80043e8:	4652      	mov	r2, sl
 80043ea:	4639      	mov	r1, r7
 80043ec:	4630      	mov	r0, r6
 80043ee:	47c0      	blx	r8
 80043f0:	3001      	adds	r0, #1
 80043f2:	d103      	bne.n	80043fc <_printf_common+0xbc>
 80043f4:	f04f 30ff 	mov.w	r0, #4294967295
 80043f8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80043fc:	3501      	adds	r5, #1
 80043fe:	e7c2      	b.n	8004386 <_printf_common+0x46>
 8004400:	18e1      	adds	r1, r4, r3
 8004402:	1c5a      	adds	r2, r3, #1
 8004404:	2030      	movs	r0, #48	; 0x30
 8004406:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800440a:	4422      	add	r2, r4
 800440c:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8004410:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8004414:	3302      	adds	r3, #2
 8004416:	e7c4      	b.n	80043a2 <_printf_common+0x62>
 8004418:	2301      	movs	r3, #1
 800441a:	4622      	mov	r2, r4
 800441c:	4639      	mov	r1, r7
 800441e:	4630      	mov	r0, r6
 8004420:	47c0      	blx	r8
 8004422:	3001      	adds	r0, #1
 8004424:	d0e6      	beq.n	80043f4 <_printf_common+0xb4>
 8004426:	f109 0901 	add.w	r9, r9, #1
 800442a:	e7d7      	b.n	80043dc <_printf_common+0x9c>

0800442c <_printf_i>:
 800442c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8004430:	4617      	mov	r7, r2
 8004432:	7e0a      	ldrb	r2, [r1, #24]
 8004434:	b085      	sub	sp, #20
 8004436:	2a6e      	cmp	r2, #110	; 0x6e
 8004438:	4698      	mov	r8, r3
 800443a:	4606      	mov	r6, r0
 800443c:	460c      	mov	r4, r1
 800443e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8004440:	f101 0e43 	add.w	lr, r1, #67	; 0x43
 8004444:	f000 80bc 	beq.w	80045c0 <_printf_i+0x194>
 8004448:	d81a      	bhi.n	8004480 <_printf_i+0x54>
 800444a:	2a63      	cmp	r2, #99	; 0x63
 800444c:	d02e      	beq.n	80044ac <_printf_i+0x80>
 800444e:	d80a      	bhi.n	8004466 <_printf_i+0x3a>
 8004450:	2a00      	cmp	r2, #0
 8004452:	f000 80c8 	beq.w	80045e6 <_printf_i+0x1ba>
 8004456:	2a58      	cmp	r2, #88	; 0x58
 8004458:	f000 808a 	beq.w	8004570 <_printf_i+0x144>
 800445c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004460:	f884 2042 	strb.w	r2, [r4, #66]	; 0x42
 8004464:	e02a      	b.n	80044bc <_printf_i+0x90>
 8004466:	2a64      	cmp	r2, #100	; 0x64
 8004468:	d001      	beq.n	800446e <_printf_i+0x42>
 800446a:	2a69      	cmp	r2, #105	; 0x69
 800446c:	d1f6      	bne.n	800445c <_printf_i+0x30>
 800446e:	6821      	ldr	r1, [r4, #0]
 8004470:	681a      	ldr	r2, [r3, #0]
 8004472:	f011 0f80 	tst.w	r1, #128	; 0x80
 8004476:	d023      	beq.n	80044c0 <_printf_i+0x94>
 8004478:	1d11      	adds	r1, r2, #4
 800447a:	6019      	str	r1, [r3, #0]
 800447c:	6813      	ldr	r3, [r2, #0]
 800447e:	e027      	b.n	80044d0 <_printf_i+0xa4>
 8004480:	2a73      	cmp	r2, #115	; 0x73
 8004482:	f000 80b4 	beq.w	80045ee <_printf_i+0x1c2>
 8004486:	d808      	bhi.n	800449a <_printf_i+0x6e>
 8004488:	2a6f      	cmp	r2, #111	; 0x6f
 800448a:	d02a      	beq.n	80044e2 <_printf_i+0xb6>
 800448c:	2a70      	cmp	r2, #112	; 0x70
 800448e:	d1e5      	bne.n	800445c <_printf_i+0x30>
 8004490:	680a      	ldr	r2, [r1, #0]
 8004492:	f042 0220 	orr.w	r2, r2, #32
 8004496:	600a      	str	r2, [r1, #0]
 8004498:	e003      	b.n	80044a2 <_printf_i+0x76>
 800449a:	2a75      	cmp	r2, #117	; 0x75
 800449c:	d021      	beq.n	80044e2 <_printf_i+0xb6>
 800449e:	2a78      	cmp	r2, #120	; 0x78
 80044a0:	d1dc      	bne.n	800445c <_printf_i+0x30>
 80044a2:	2278      	movs	r2, #120	; 0x78
 80044a4:	f884 2045 	strb.w	r2, [r4, #69]	; 0x45
 80044a8:	496e      	ldr	r1, [pc, #440]	; (8004664 <_printf_i+0x238>)
 80044aa:	e064      	b.n	8004576 <_printf_i+0x14a>
 80044ac:	681a      	ldr	r2, [r3, #0]
 80044ae:	f101 0542 	add.w	r5, r1, #66	; 0x42
 80044b2:	1d11      	adds	r1, r2, #4
 80044b4:	6019      	str	r1, [r3, #0]
 80044b6:	6813      	ldr	r3, [r2, #0]
 80044b8:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80044bc:	2301      	movs	r3, #1
 80044be:	e0a3      	b.n	8004608 <_printf_i+0x1dc>
 80044c0:	f011 0f40 	tst.w	r1, #64	; 0x40
 80044c4:	f102 0104 	add.w	r1, r2, #4
 80044c8:	6019      	str	r1, [r3, #0]
 80044ca:	d0d7      	beq.n	800447c <_printf_i+0x50>
 80044cc:	f9b2 3000 	ldrsh.w	r3, [r2]
 80044d0:	2b00      	cmp	r3, #0
 80044d2:	da03      	bge.n	80044dc <_printf_i+0xb0>
 80044d4:	222d      	movs	r2, #45	; 0x2d
 80044d6:	425b      	negs	r3, r3
 80044d8:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 80044dc:	4962      	ldr	r1, [pc, #392]	; (8004668 <_printf_i+0x23c>)
 80044de:	220a      	movs	r2, #10
 80044e0:	e017      	b.n	8004512 <_printf_i+0xe6>
 80044e2:	6820      	ldr	r0, [r4, #0]
 80044e4:	6819      	ldr	r1, [r3, #0]
 80044e6:	f010 0f80 	tst.w	r0, #128	; 0x80
 80044ea:	d003      	beq.n	80044f4 <_printf_i+0xc8>
 80044ec:	1d08      	adds	r0, r1, #4
 80044ee:	6018      	str	r0, [r3, #0]
 80044f0:	680b      	ldr	r3, [r1, #0]
 80044f2:	e006      	b.n	8004502 <_printf_i+0xd6>
 80044f4:	f010 0f40 	tst.w	r0, #64	; 0x40
 80044f8:	f101 0004 	add.w	r0, r1, #4
 80044fc:	6018      	str	r0, [r3, #0]
 80044fe:	d0f7      	beq.n	80044f0 <_printf_i+0xc4>
 8004500:	880b      	ldrh	r3, [r1, #0]
 8004502:	4959      	ldr	r1, [pc, #356]	; (8004668 <_printf_i+0x23c>)
 8004504:	2a6f      	cmp	r2, #111	; 0x6f
 8004506:	bf14      	ite	ne
 8004508:	220a      	movne	r2, #10
 800450a:	2208      	moveq	r2, #8
 800450c:	2000      	movs	r0, #0
 800450e:	f884 0043 	strb.w	r0, [r4, #67]	; 0x43
 8004512:	6865      	ldr	r5, [r4, #4]
 8004514:	60a5      	str	r5, [r4, #8]
 8004516:	2d00      	cmp	r5, #0
 8004518:	f2c0 809c 	blt.w	8004654 <_printf_i+0x228>
 800451c:	6820      	ldr	r0, [r4, #0]
 800451e:	f020 0004 	bic.w	r0, r0, #4
 8004522:	6020      	str	r0, [r4, #0]
 8004524:	2b00      	cmp	r3, #0
 8004526:	d13f      	bne.n	80045a8 <_printf_i+0x17c>
 8004528:	2d00      	cmp	r5, #0
 800452a:	f040 8095 	bne.w	8004658 <_printf_i+0x22c>
 800452e:	4675      	mov	r5, lr
 8004530:	2a08      	cmp	r2, #8
 8004532:	d10b      	bne.n	800454c <_printf_i+0x120>
 8004534:	6823      	ldr	r3, [r4, #0]
 8004536:	07da      	lsls	r2, r3, #31
 8004538:	d508      	bpl.n	800454c <_printf_i+0x120>
 800453a:	6923      	ldr	r3, [r4, #16]
 800453c:	6862      	ldr	r2, [r4, #4]
 800453e:	429a      	cmp	r2, r3
 8004540:	bfde      	ittt	le
 8004542:	2330      	movle	r3, #48	; 0x30
 8004544:	f805 3c01 	strble.w	r3, [r5, #-1]
 8004548:	f105 35ff 	addle.w	r5, r5, #4294967295
 800454c:	ebae 0305 	sub.w	r3, lr, r5
 8004550:	6123      	str	r3, [r4, #16]
 8004552:	f8cd 8000 	str.w	r8, [sp]
 8004556:	463b      	mov	r3, r7
 8004558:	aa03      	add	r2, sp, #12
 800455a:	4621      	mov	r1, r4
 800455c:	4630      	mov	r0, r6
 800455e:	f7ff feef 	bl	8004340 <_printf_common>
 8004562:	3001      	adds	r0, #1
 8004564:	d155      	bne.n	8004612 <_printf_i+0x1e6>
 8004566:	f04f 30ff 	mov.w	r0, #4294967295
 800456a:	b005      	add	sp, #20
 800456c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8004570:	f881 2045 	strb.w	r2, [r1, #69]	; 0x45
 8004574:	493c      	ldr	r1, [pc, #240]	; (8004668 <_printf_i+0x23c>)
 8004576:	6822      	ldr	r2, [r4, #0]
 8004578:	6818      	ldr	r0, [r3, #0]
 800457a:	f012 0f80 	tst.w	r2, #128	; 0x80
 800457e:	f100 0504 	add.w	r5, r0, #4
 8004582:	601d      	str	r5, [r3, #0]
 8004584:	d001      	beq.n	800458a <_printf_i+0x15e>
 8004586:	6803      	ldr	r3, [r0, #0]
 8004588:	e002      	b.n	8004590 <_printf_i+0x164>
 800458a:	0655      	lsls	r5, r2, #25
 800458c:	d5fb      	bpl.n	8004586 <_printf_i+0x15a>
 800458e:	8803      	ldrh	r3, [r0, #0]
 8004590:	07d0      	lsls	r0, r2, #31
 8004592:	bf44      	itt	mi
 8004594:	f042 0220 	orrmi.w	r2, r2, #32
 8004598:	6022      	strmi	r2, [r4, #0]
 800459a:	b91b      	cbnz	r3, 80045a4 <_printf_i+0x178>
 800459c:	6822      	ldr	r2, [r4, #0]
 800459e:	f022 0220 	bic.w	r2, r2, #32
 80045a2:	6022      	str	r2, [r4, #0]
 80045a4:	2210      	movs	r2, #16
 80045a6:	e7b1      	b.n	800450c <_printf_i+0xe0>
 80045a8:	4675      	mov	r5, lr
 80045aa:	fbb3 f0f2 	udiv	r0, r3, r2
 80045ae:	fb02 3310 	mls	r3, r2, r0, r3
 80045b2:	5ccb      	ldrb	r3, [r1, r3]
 80045b4:	f805 3d01 	strb.w	r3, [r5, #-1]!
 80045b8:	4603      	mov	r3, r0
 80045ba:	2800      	cmp	r0, #0
 80045bc:	d1f5      	bne.n	80045aa <_printf_i+0x17e>
 80045be:	e7b7      	b.n	8004530 <_printf_i+0x104>
 80045c0:	6808      	ldr	r0, [r1, #0]
 80045c2:	681a      	ldr	r2, [r3, #0]
 80045c4:	6949      	ldr	r1, [r1, #20]
 80045c6:	f010 0f80 	tst.w	r0, #128	; 0x80
 80045ca:	d004      	beq.n	80045d6 <_printf_i+0x1aa>
 80045cc:	1d10      	adds	r0, r2, #4
 80045ce:	6018      	str	r0, [r3, #0]
 80045d0:	6813      	ldr	r3, [r2, #0]
 80045d2:	6019      	str	r1, [r3, #0]
 80045d4:	e007      	b.n	80045e6 <_printf_i+0x1ba>
 80045d6:	f010 0f40 	tst.w	r0, #64	; 0x40
 80045da:	f102 0004 	add.w	r0, r2, #4
 80045de:	6018      	str	r0, [r3, #0]
 80045e0:	6813      	ldr	r3, [r2, #0]
 80045e2:	d0f6      	beq.n	80045d2 <_printf_i+0x1a6>
 80045e4:	8019      	strh	r1, [r3, #0]
 80045e6:	2300      	movs	r3, #0
 80045e8:	6123      	str	r3, [r4, #16]
 80045ea:	4675      	mov	r5, lr
 80045ec:	e7b1      	b.n	8004552 <_printf_i+0x126>
 80045ee:	681a      	ldr	r2, [r3, #0]
 80045f0:	1d11      	adds	r1, r2, #4
 80045f2:	6019      	str	r1, [r3, #0]
 80045f4:	6815      	ldr	r5, [r2, #0]
 80045f6:	6862      	ldr	r2, [r4, #4]
 80045f8:	2100      	movs	r1, #0
 80045fa:	4628      	mov	r0, r5
 80045fc:	f7fb fdf0 	bl	80001e0 <memchr>
 8004600:	b108      	cbz	r0, 8004606 <_printf_i+0x1da>
 8004602:	1b40      	subs	r0, r0, r5
 8004604:	6060      	str	r0, [r4, #4]
 8004606:	6863      	ldr	r3, [r4, #4]
 8004608:	6123      	str	r3, [r4, #16]
 800460a:	2300      	movs	r3, #0
 800460c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004610:	e79f      	b.n	8004552 <_printf_i+0x126>
 8004612:	6923      	ldr	r3, [r4, #16]
 8004614:	462a      	mov	r2, r5
 8004616:	4639      	mov	r1, r7
 8004618:	4630      	mov	r0, r6
 800461a:	47c0      	blx	r8
 800461c:	3001      	adds	r0, #1
 800461e:	d0a2      	beq.n	8004566 <_printf_i+0x13a>
 8004620:	6823      	ldr	r3, [r4, #0]
 8004622:	079b      	lsls	r3, r3, #30
 8004624:	d507      	bpl.n	8004636 <_printf_i+0x20a>
 8004626:	2500      	movs	r5, #0
 8004628:	f104 0919 	add.w	r9, r4, #25
 800462c:	68e3      	ldr	r3, [r4, #12]
 800462e:	9a03      	ldr	r2, [sp, #12]
 8004630:	1a9b      	subs	r3, r3, r2
 8004632:	429d      	cmp	r5, r3
 8004634:	db05      	blt.n	8004642 <_printf_i+0x216>
 8004636:	68e0      	ldr	r0, [r4, #12]
 8004638:	9b03      	ldr	r3, [sp, #12]
 800463a:	4298      	cmp	r0, r3
 800463c:	bfb8      	it	lt
 800463e:	4618      	movlt	r0, r3
 8004640:	e793      	b.n	800456a <_printf_i+0x13e>
 8004642:	2301      	movs	r3, #1
 8004644:	464a      	mov	r2, r9
 8004646:	4639      	mov	r1, r7
 8004648:	4630      	mov	r0, r6
 800464a:	47c0      	blx	r8
 800464c:	3001      	adds	r0, #1
 800464e:	d08a      	beq.n	8004566 <_printf_i+0x13a>
 8004650:	3501      	adds	r5, #1
 8004652:	e7eb      	b.n	800462c <_printf_i+0x200>
 8004654:	2b00      	cmp	r3, #0
 8004656:	d1a7      	bne.n	80045a8 <_printf_i+0x17c>
 8004658:	780b      	ldrb	r3, [r1, #0]
 800465a:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800465e:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004662:	e765      	b.n	8004530 <_printf_i+0x104>
 8004664:	08005ab4 	.word	0x08005ab4
 8004668:	08005aa3 	.word	0x08005aa3

0800466c <memcpy>:
 800466c:	b510      	push	{r4, lr}
 800466e:	1e43      	subs	r3, r0, #1
 8004670:	440a      	add	r2, r1
 8004672:	4291      	cmp	r1, r2
 8004674:	d100      	bne.n	8004678 <memcpy+0xc>
 8004676:	bd10      	pop	{r4, pc}
 8004678:	f811 4b01 	ldrb.w	r4, [r1], #1
 800467c:	f803 4f01 	strb.w	r4, [r3, #1]!
 8004680:	e7f7      	b.n	8004672 <memcpy+0x6>

08004682 <memmove>:
 8004682:	4288      	cmp	r0, r1
 8004684:	b510      	push	{r4, lr}
 8004686:	eb01 0302 	add.w	r3, r1, r2
 800468a:	d803      	bhi.n	8004694 <memmove+0x12>
 800468c:	1e42      	subs	r2, r0, #1
 800468e:	4299      	cmp	r1, r3
 8004690:	d10c      	bne.n	80046ac <memmove+0x2a>
 8004692:	bd10      	pop	{r4, pc}
 8004694:	4298      	cmp	r0, r3
 8004696:	d2f9      	bcs.n	800468c <memmove+0xa>
 8004698:	1881      	adds	r1, r0, r2
 800469a:	1ad2      	subs	r2, r2, r3
 800469c:	42d3      	cmn	r3, r2
 800469e:	d100      	bne.n	80046a2 <memmove+0x20>
 80046a0:	bd10      	pop	{r4, pc}
 80046a2:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80046a6:	f801 4d01 	strb.w	r4, [r1, #-1]!
 80046aa:	e7f7      	b.n	800469c <memmove+0x1a>
 80046ac:	f811 4b01 	ldrb.w	r4, [r1], #1
 80046b0:	f802 4f01 	strb.w	r4, [r2, #1]!
 80046b4:	e7eb      	b.n	800468e <memmove+0xc>
	...

080046b8 <_free_r>:
 80046b8:	b538      	push	{r3, r4, r5, lr}
 80046ba:	4605      	mov	r5, r0
 80046bc:	2900      	cmp	r1, #0
 80046be:	d045      	beq.n	800474c <_free_r+0x94>
 80046c0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80046c4:	1f0c      	subs	r4, r1, #4
 80046c6:	2b00      	cmp	r3, #0
 80046c8:	bfb8      	it	lt
 80046ca:	18e4      	addlt	r4, r4, r3
 80046cc:	f000 f8d6 	bl	800487c <__malloc_lock>
 80046d0:	4a1f      	ldr	r2, [pc, #124]	; (8004750 <_free_r+0x98>)
 80046d2:	6813      	ldr	r3, [r2, #0]
 80046d4:	4610      	mov	r0, r2
 80046d6:	b933      	cbnz	r3, 80046e6 <_free_r+0x2e>
 80046d8:	6063      	str	r3, [r4, #4]
 80046da:	6014      	str	r4, [r2, #0]
 80046dc:	4628      	mov	r0, r5
 80046de:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80046e2:	f000 b8cc 	b.w	800487e <__malloc_unlock>
 80046e6:	42a3      	cmp	r3, r4
 80046e8:	d90c      	bls.n	8004704 <_free_r+0x4c>
 80046ea:	6821      	ldr	r1, [r4, #0]
 80046ec:	1862      	adds	r2, r4, r1
 80046ee:	4293      	cmp	r3, r2
 80046f0:	bf04      	itt	eq
 80046f2:	681a      	ldreq	r2, [r3, #0]
 80046f4:	685b      	ldreq	r3, [r3, #4]
 80046f6:	6063      	str	r3, [r4, #4]
 80046f8:	bf04      	itt	eq
 80046fa:	1852      	addeq	r2, r2, r1
 80046fc:	6022      	streq	r2, [r4, #0]
 80046fe:	6004      	str	r4, [r0, #0]
 8004700:	e7ec      	b.n	80046dc <_free_r+0x24>
 8004702:	4613      	mov	r3, r2
 8004704:	685a      	ldr	r2, [r3, #4]
 8004706:	b10a      	cbz	r2, 800470c <_free_r+0x54>
 8004708:	42a2      	cmp	r2, r4
 800470a:	d9fa      	bls.n	8004702 <_free_r+0x4a>
 800470c:	6819      	ldr	r1, [r3, #0]
 800470e:	1858      	adds	r0, r3, r1
 8004710:	42a0      	cmp	r0, r4
 8004712:	d10b      	bne.n	800472c <_free_r+0x74>
 8004714:	6820      	ldr	r0, [r4, #0]
 8004716:	4401      	add	r1, r0
 8004718:	1858      	adds	r0, r3, r1
 800471a:	4282      	cmp	r2, r0
 800471c:	6019      	str	r1, [r3, #0]
 800471e:	d1dd      	bne.n	80046dc <_free_r+0x24>
 8004720:	6810      	ldr	r0, [r2, #0]
 8004722:	6852      	ldr	r2, [r2, #4]
 8004724:	605a      	str	r2, [r3, #4]
 8004726:	4401      	add	r1, r0
 8004728:	6019      	str	r1, [r3, #0]
 800472a:	e7d7      	b.n	80046dc <_free_r+0x24>
 800472c:	d902      	bls.n	8004734 <_free_r+0x7c>
 800472e:	230c      	movs	r3, #12
 8004730:	602b      	str	r3, [r5, #0]
 8004732:	e7d3      	b.n	80046dc <_free_r+0x24>
 8004734:	6820      	ldr	r0, [r4, #0]
 8004736:	1821      	adds	r1, r4, r0
 8004738:	428a      	cmp	r2, r1
 800473a:	bf04      	itt	eq
 800473c:	6811      	ldreq	r1, [r2, #0]
 800473e:	6852      	ldreq	r2, [r2, #4]
 8004740:	6062      	str	r2, [r4, #4]
 8004742:	bf04      	itt	eq
 8004744:	1809      	addeq	r1, r1, r0
 8004746:	6021      	streq	r1, [r4, #0]
 8004748:	605c      	str	r4, [r3, #4]
 800474a:	e7c7      	b.n	80046dc <_free_r+0x24>
 800474c:	bd38      	pop	{r3, r4, r5, pc}
 800474e:	bf00      	nop
 8004750:	200000ac 	.word	0x200000ac

08004754 <_malloc_r>:
 8004754:	b570      	push	{r4, r5, r6, lr}
 8004756:	1ccd      	adds	r5, r1, #3
 8004758:	f025 0503 	bic.w	r5, r5, #3
 800475c:	3508      	adds	r5, #8
 800475e:	2d0c      	cmp	r5, #12
 8004760:	bf38      	it	cc
 8004762:	250c      	movcc	r5, #12
 8004764:	2d00      	cmp	r5, #0
 8004766:	4606      	mov	r6, r0
 8004768:	db01      	blt.n	800476e <_malloc_r+0x1a>
 800476a:	42a9      	cmp	r1, r5
 800476c:	d903      	bls.n	8004776 <_malloc_r+0x22>
 800476e:	230c      	movs	r3, #12
 8004770:	6033      	str	r3, [r6, #0]
 8004772:	2000      	movs	r0, #0
 8004774:	bd70      	pop	{r4, r5, r6, pc}
 8004776:	f000 f881 	bl	800487c <__malloc_lock>
 800477a:	4a23      	ldr	r2, [pc, #140]	; (8004808 <_malloc_r+0xb4>)
 800477c:	6814      	ldr	r4, [r2, #0]
 800477e:	4621      	mov	r1, r4
 8004780:	b991      	cbnz	r1, 80047a8 <_malloc_r+0x54>
 8004782:	4c22      	ldr	r4, [pc, #136]	; (800480c <_malloc_r+0xb8>)
 8004784:	6823      	ldr	r3, [r4, #0]
 8004786:	b91b      	cbnz	r3, 8004790 <_malloc_r+0x3c>
 8004788:	4630      	mov	r0, r6
 800478a:	f000 f867 	bl	800485c <_sbrk_r>
 800478e:	6020      	str	r0, [r4, #0]
 8004790:	4629      	mov	r1, r5
 8004792:	4630      	mov	r0, r6
 8004794:	f000 f862 	bl	800485c <_sbrk_r>
 8004798:	1c43      	adds	r3, r0, #1
 800479a:	d126      	bne.n	80047ea <_malloc_r+0x96>
 800479c:	230c      	movs	r3, #12
 800479e:	6033      	str	r3, [r6, #0]
 80047a0:	4630      	mov	r0, r6
 80047a2:	f000 f86c 	bl	800487e <__malloc_unlock>
 80047a6:	e7e4      	b.n	8004772 <_malloc_r+0x1e>
 80047a8:	680b      	ldr	r3, [r1, #0]
 80047aa:	1b5b      	subs	r3, r3, r5
 80047ac:	d41a      	bmi.n	80047e4 <_malloc_r+0x90>
 80047ae:	2b0b      	cmp	r3, #11
 80047b0:	d90f      	bls.n	80047d2 <_malloc_r+0x7e>
 80047b2:	600b      	str	r3, [r1, #0]
 80047b4:	50cd      	str	r5, [r1, r3]
 80047b6:	18cc      	adds	r4, r1, r3
 80047b8:	4630      	mov	r0, r6
 80047ba:	f000 f860 	bl	800487e <__malloc_unlock>
 80047be:	f104 000b 	add.w	r0, r4, #11
 80047c2:	1d23      	adds	r3, r4, #4
 80047c4:	f020 0007 	bic.w	r0, r0, #7
 80047c8:	1ac3      	subs	r3, r0, r3
 80047ca:	d01b      	beq.n	8004804 <_malloc_r+0xb0>
 80047cc:	425a      	negs	r2, r3
 80047ce:	50e2      	str	r2, [r4, r3]
 80047d0:	bd70      	pop	{r4, r5, r6, pc}
 80047d2:	428c      	cmp	r4, r1
 80047d4:	bf0d      	iteet	eq
 80047d6:	6863      	ldreq	r3, [r4, #4]
 80047d8:	684b      	ldrne	r3, [r1, #4]
 80047da:	6063      	strne	r3, [r4, #4]
 80047dc:	6013      	streq	r3, [r2, #0]
 80047de:	bf18      	it	ne
 80047e0:	460c      	movne	r4, r1
 80047e2:	e7e9      	b.n	80047b8 <_malloc_r+0x64>
 80047e4:	460c      	mov	r4, r1
 80047e6:	6849      	ldr	r1, [r1, #4]
 80047e8:	e7ca      	b.n	8004780 <_malloc_r+0x2c>
 80047ea:	1cc4      	adds	r4, r0, #3
 80047ec:	f024 0403 	bic.w	r4, r4, #3
 80047f0:	42a0      	cmp	r0, r4
 80047f2:	d005      	beq.n	8004800 <_malloc_r+0xac>
 80047f4:	1a21      	subs	r1, r4, r0
 80047f6:	4630      	mov	r0, r6
 80047f8:	f000 f830 	bl	800485c <_sbrk_r>
 80047fc:	3001      	adds	r0, #1
 80047fe:	d0cd      	beq.n	800479c <_malloc_r+0x48>
 8004800:	6025      	str	r5, [r4, #0]
 8004802:	e7d9      	b.n	80047b8 <_malloc_r+0x64>
 8004804:	bd70      	pop	{r4, r5, r6, pc}
 8004806:	bf00      	nop
 8004808:	200000ac 	.word	0x200000ac
 800480c:	200000b0 	.word	0x200000b0

08004810 <_realloc_r>:
 8004810:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004812:	4607      	mov	r7, r0
 8004814:	4614      	mov	r4, r2
 8004816:	460e      	mov	r6, r1
 8004818:	b921      	cbnz	r1, 8004824 <_realloc_r+0x14>
 800481a:	4611      	mov	r1, r2
 800481c:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8004820:	f7ff bf98 	b.w	8004754 <_malloc_r>
 8004824:	b922      	cbnz	r2, 8004830 <_realloc_r+0x20>
 8004826:	f7ff ff47 	bl	80046b8 <_free_r>
 800482a:	4625      	mov	r5, r4
 800482c:	4628      	mov	r0, r5
 800482e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004830:	f000 f826 	bl	8004880 <_malloc_usable_size_r>
 8004834:	4284      	cmp	r4, r0
 8004836:	d90f      	bls.n	8004858 <_realloc_r+0x48>
 8004838:	4621      	mov	r1, r4
 800483a:	4638      	mov	r0, r7
 800483c:	f7ff ff8a 	bl	8004754 <_malloc_r>
 8004840:	4605      	mov	r5, r0
 8004842:	2800      	cmp	r0, #0
 8004844:	d0f2      	beq.n	800482c <_realloc_r+0x1c>
 8004846:	4631      	mov	r1, r6
 8004848:	4622      	mov	r2, r4
 800484a:	f7ff ff0f 	bl	800466c <memcpy>
 800484e:	4631      	mov	r1, r6
 8004850:	4638      	mov	r0, r7
 8004852:	f7ff ff31 	bl	80046b8 <_free_r>
 8004856:	e7e9      	b.n	800482c <_realloc_r+0x1c>
 8004858:	4635      	mov	r5, r6
 800485a:	e7e7      	b.n	800482c <_realloc_r+0x1c>

0800485c <_sbrk_r>:
 800485c:	b538      	push	{r3, r4, r5, lr}
 800485e:	4c06      	ldr	r4, [pc, #24]	; (8004878 <_sbrk_r+0x1c>)
 8004860:	2300      	movs	r3, #0
 8004862:	4605      	mov	r5, r0
 8004864:	4608      	mov	r0, r1
 8004866:	6023      	str	r3, [r4, #0]
 8004868:	f001 f89e 	bl	80059a8 <_sbrk>
 800486c:	1c43      	adds	r3, r0, #1
 800486e:	d102      	bne.n	8004876 <_sbrk_r+0x1a>
 8004870:	6823      	ldr	r3, [r4, #0]
 8004872:	b103      	cbz	r3, 8004876 <_sbrk_r+0x1a>
 8004874:	602b      	str	r3, [r5, #0]
 8004876:	bd38      	pop	{r3, r4, r5, pc}
 8004878:	2001d71c 	.word	0x2001d71c

0800487c <__malloc_lock>:
 800487c:	4770      	bx	lr

0800487e <__malloc_unlock>:
 800487e:	4770      	bx	lr

08004880 <_malloc_usable_size_r>:
 8004880:	f851 0c04 	ldr.w	r0, [r1, #-4]
 8004884:	2800      	cmp	r0, #0
 8004886:	f1a0 0004 	sub.w	r0, r0, #4
 800488a:	bfbc      	itt	lt
 800488c:	580b      	ldrlt	r3, [r1, r0]
 800488e:	18c0      	addlt	r0, r0, r3
 8004890:	4770      	bx	lr
	...

08004894 <round>:
 8004894:	ec51 0b10 	vmov	r0, r1, d0
 8004898:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800489a:	f3c1 550a 	ubfx	r5, r1, #20, #11
 800489e:	f2a5 34ff 	subw	r4, r5, #1023	; 0x3ff
 80048a2:	2c13      	cmp	r4, #19
 80048a4:	460b      	mov	r3, r1
 80048a6:	460f      	mov	r7, r1
 80048a8:	dc17      	bgt.n	80048da <round+0x46>
 80048aa:	2c00      	cmp	r4, #0
 80048ac:	da09      	bge.n	80048c2 <round+0x2e>
 80048ae:	3401      	adds	r4, #1
 80048b0:	f001 4300 	and.w	r3, r1, #2147483648	; 0x80000000
 80048b4:	d103      	bne.n	80048be <round+0x2a>
 80048b6:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 80048ba:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 80048be:	2100      	movs	r1, #0
 80048c0:	e028      	b.n	8004914 <round+0x80>
 80048c2:	4a16      	ldr	r2, [pc, #88]	; (800491c <round+0x88>)
 80048c4:	4122      	asrs	r2, r4
 80048c6:	4211      	tst	r1, r2
 80048c8:	d100      	bne.n	80048cc <round+0x38>
 80048ca:	b180      	cbz	r0, 80048ee <round+0x5a>
 80048cc:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 80048d0:	4123      	asrs	r3, r4
 80048d2:	443b      	add	r3, r7
 80048d4:	ea23 0302 	bic.w	r3, r3, r2
 80048d8:	e7f1      	b.n	80048be <round+0x2a>
 80048da:	2c33      	cmp	r4, #51	; 0x33
 80048dc:	dd0a      	ble.n	80048f4 <round+0x60>
 80048de:	f5b4 6f80 	cmp.w	r4, #1024	; 0x400
 80048e2:	d104      	bne.n	80048ee <round+0x5a>
 80048e4:	ee10 2a10 	vmov	r2, s0
 80048e8:	460b      	mov	r3, r1
 80048ea:	f7fb fccf 	bl	800028c <__adddf3>
 80048ee:	ec41 0b10 	vmov	d0, r0, r1
 80048f2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80048f4:	f2a5 4213 	subw	r2, r5, #1043	; 0x413
 80048f8:	f04f 35ff 	mov.w	r5, #4294967295
 80048fc:	40d5      	lsrs	r5, r2
 80048fe:	4228      	tst	r0, r5
 8004900:	d0f5      	beq.n	80048ee <round+0x5a>
 8004902:	f1c4 0433 	rsb	r4, r4, #51	; 0x33
 8004906:	2201      	movs	r2, #1
 8004908:	40a2      	lsls	r2, r4
 800490a:	1812      	adds	r2, r2, r0
 800490c:	bf28      	it	cs
 800490e:	3301      	addcs	r3, #1
 8004910:	ea22 0105 	bic.w	r1, r2, r5
 8004914:	4608      	mov	r0, r1
 8004916:	4619      	mov	r1, r3
 8004918:	e7e9      	b.n	80048ee <round+0x5a>
 800491a:	bf00      	nop
 800491c:	000fffff 	.word	0x000fffff

08004920 <sin>:
 8004920:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8004922:	ec51 0b10 	vmov	r0, r1, d0
 8004926:	4a20      	ldr	r2, [pc, #128]	; (80049a8 <sin+0x88>)
 8004928:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800492c:	4293      	cmp	r3, r2
 800492e:	dc07      	bgt.n	8004940 <sin+0x20>
 8004930:	ed9f 1b1b 	vldr	d1, [pc, #108]	; 80049a0 <sin+0x80>
 8004934:	2000      	movs	r0, #0
 8004936:	f000 fe67 	bl	8005608 <__kernel_sin>
 800493a:	ec51 0b10 	vmov	r0, r1, d0
 800493e:	e007      	b.n	8004950 <sin+0x30>
 8004940:	4a1a      	ldr	r2, [pc, #104]	; (80049ac <sin+0x8c>)
 8004942:	4293      	cmp	r3, r2
 8004944:	dd09      	ble.n	800495a <sin+0x3a>
 8004946:	ee10 2a10 	vmov	r2, s0
 800494a:	460b      	mov	r3, r1
 800494c:	f7fb fc9c 	bl	8000288 <__aeabi_dsub>
 8004950:	ec41 0b10 	vmov	d0, r0, r1
 8004954:	b005      	add	sp, #20
 8004956:	f85d fb04 	ldr.w	pc, [sp], #4
 800495a:	4668      	mov	r0, sp
 800495c:	f000 f828 	bl	80049b0 <__ieee754_rem_pio2>
 8004960:	f000 0003 	and.w	r0, r0, #3
 8004964:	2801      	cmp	r0, #1
 8004966:	ed9d 1b02 	vldr	d1, [sp, #8]
 800496a:	ed9d 0b00 	vldr	d0, [sp]
 800496e:	d004      	beq.n	800497a <sin+0x5a>
 8004970:	2802      	cmp	r0, #2
 8004972:	d005      	beq.n	8004980 <sin+0x60>
 8004974:	b970      	cbnz	r0, 8004994 <sin+0x74>
 8004976:	2001      	movs	r0, #1
 8004978:	e7dd      	b.n	8004936 <sin+0x16>
 800497a:	f000 fa0d 	bl	8004d98 <__kernel_cos>
 800497e:	e7dc      	b.n	800493a <sin+0x1a>
 8004980:	2001      	movs	r0, #1
 8004982:	f000 fe41 	bl	8005608 <__kernel_sin>
 8004986:	ec53 2b10 	vmov	r2, r3, d0
 800498a:	ee10 0a10 	vmov	r0, s0
 800498e:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 8004992:	e7dd      	b.n	8004950 <sin+0x30>
 8004994:	f000 fa00 	bl	8004d98 <__kernel_cos>
 8004998:	e7f5      	b.n	8004986 <sin+0x66>
 800499a:	bf00      	nop
 800499c:	f3af 8000 	nop.w
	...
 80049a8:	3fe921fb 	.word	0x3fe921fb
 80049ac:	7fefffff 	.word	0x7fefffff

080049b0 <__ieee754_rem_pio2>:
 80049b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80049b4:	ec57 6b10 	vmov	r6, r7, d0
 80049b8:	4bc3      	ldr	r3, [pc, #780]	; (8004cc8 <__ieee754_rem_pio2+0x318>)
 80049ba:	b08d      	sub	sp, #52	; 0x34
 80049bc:	f027 4800 	bic.w	r8, r7, #2147483648	; 0x80000000
 80049c0:	4598      	cmp	r8, r3
 80049c2:	4604      	mov	r4, r0
 80049c4:	9704      	str	r7, [sp, #16]
 80049c6:	dc07      	bgt.n	80049d8 <__ieee754_rem_pio2+0x28>
 80049c8:	2200      	movs	r2, #0
 80049ca:	2300      	movs	r3, #0
 80049cc:	ed84 0b00 	vstr	d0, [r4]
 80049d0:	e9c0 2302 	strd	r2, r3, [r0, #8]
 80049d4:	2500      	movs	r5, #0
 80049d6:	e027      	b.n	8004a28 <__ieee754_rem_pio2+0x78>
 80049d8:	4bbc      	ldr	r3, [pc, #752]	; (8004ccc <__ieee754_rem_pio2+0x31c>)
 80049da:	4598      	cmp	r8, r3
 80049dc:	dc75      	bgt.n	8004aca <__ieee754_rem_pio2+0x11a>
 80049de:	9b04      	ldr	r3, [sp, #16]
 80049e0:	4dbb      	ldr	r5, [pc, #748]	; (8004cd0 <__ieee754_rem_pio2+0x320>)
 80049e2:	2b00      	cmp	r3, #0
 80049e4:	ee10 0a10 	vmov	r0, s0
 80049e8:	a3a9      	add	r3, pc, #676	; (adr r3, 8004c90 <__ieee754_rem_pio2+0x2e0>)
 80049ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80049ee:	4639      	mov	r1, r7
 80049f0:	dd36      	ble.n	8004a60 <__ieee754_rem_pio2+0xb0>
 80049f2:	f7fb fc49 	bl	8000288 <__aeabi_dsub>
 80049f6:	45a8      	cmp	r8, r5
 80049f8:	4606      	mov	r6, r0
 80049fa:	460f      	mov	r7, r1
 80049fc:	d018      	beq.n	8004a30 <__ieee754_rem_pio2+0x80>
 80049fe:	a3a6      	add	r3, pc, #664	; (adr r3, 8004c98 <__ieee754_rem_pio2+0x2e8>)
 8004a00:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004a04:	f7fb fc40 	bl	8000288 <__aeabi_dsub>
 8004a08:	4602      	mov	r2, r0
 8004a0a:	460b      	mov	r3, r1
 8004a0c:	e9c4 2300 	strd	r2, r3, [r4]
 8004a10:	4630      	mov	r0, r6
 8004a12:	4639      	mov	r1, r7
 8004a14:	f7fb fc38 	bl	8000288 <__aeabi_dsub>
 8004a18:	a39f      	add	r3, pc, #636	; (adr r3, 8004c98 <__ieee754_rem_pio2+0x2e8>)
 8004a1a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004a1e:	f7fb fc33 	bl	8000288 <__aeabi_dsub>
 8004a22:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8004a26:	2501      	movs	r5, #1
 8004a28:	4628      	mov	r0, r5
 8004a2a:	b00d      	add	sp, #52	; 0x34
 8004a2c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004a30:	a39b      	add	r3, pc, #620	; (adr r3, 8004ca0 <__ieee754_rem_pio2+0x2f0>)
 8004a32:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004a36:	f7fb fc27 	bl	8000288 <__aeabi_dsub>
 8004a3a:	a39b      	add	r3, pc, #620	; (adr r3, 8004ca8 <__ieee754_rem_pio2+0x2f8>)
 8004a3c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004a40:	4606      	mov	r6, r0
 8004a42:	460f      	mov	r7, r1
 8004a44:	f7fb fc20 	bl	8000288 <__aeabi_dsub>
 8004a48:	4602      	mov	r2, r0
 8004a4a:	460b      	mov	r3, r1
 8004a4c:	e9c4 2300 	strd	r2, r3, [r4]
 8004a50:	4630      	mov	r0, r6
 8004a52:	4639      	mov	r1, r7
 8004a54:	f7fb fc18 	bl	8000288 <__aeabi_dsub>
 8004a58:	a393      	add	r3, pc, #588	; (adr r3, 8004ca8 <__ieee754_rem_pio2+0x2f8>)
 8004a5a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004a5e:	e7de      	b.n	8004a1e <__ieee754_rem_pio2+0x6e>
 8004a60:	f7fb fc14 	bl	800028c <__adddf3>
 8004a64:	45a8      	cmp	r8, r5
 8004a66:	4606      	mov	r6, r0
 8004a68:	460f      	mov	r7, r1
 8004a6a:	d016      	beq.n	8004a9a <__ieee754_rem_pio2+0xea>
 8004a6c:	a38a      	add	r3, pc, #552	; (adr r3, 8004c98 <__ieee754_rem_pio2+0x2e8>)
 8004a6e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004a72:	f7fb fc0b 	bl	800028c <__adddf3>
 8004a76:	4602      	mov	r2, r0
 8004a78:	460b      	mov	r3, r1
 8004a7a:	e9c4 2300 	strd	r2, r3, [r4]
 8004a7e:	4630      	mov	r0, r6
 8004a80:	4639      	mov	r1, r7
 8004a82:	f7fb fc01 	bl	8000288 <__aeabi_dsub>
 8004a86:	a384      	add	r3, pc, #528	; (adr r3, 8004c98 <__ieee754_rem_pio2+0x2e8>)
 8004a88:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004a8c:	f7fb fbfe 	bl	800028c <__adddf3>
 8004a90:	f04f 35ff 	mov.w	r5, #4294967295
 8004a94:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8004a98:	e7c6      	b.n	8004a28 <__ieee754_rem_pio2+0x78>
 8004a9a:	a381      	add	r3, pc, #516	; (adr r3, 8004ca0 <__ieee754_rem_pio2+0x2f0>)
 8004a9c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004aa0:	f7fb fbf4 	bl	800028c <__adddf3>
 8004aa4:	a380      	add	r3, pc, #512	; (adr r3, 8004ca8 <__ieee754_rem_pio2+0x2f8>)
 8004aa6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004aaa:	4606      	mov	r6, r0
 8004aac:	460f      	mov	r7, r1
 8004aae:	f7fb fbed 	bl	800028c <__adddf3>
 8004ab2:	4602      	mov	r2, r0
 8004ab4:	460b      	mov	r3, r1
 8004ab6:	e9c4 2300 	strd	r2, r3, [r4]
 8004aba:	4630      	mov	r0, r6
 8004abc:	4639      	mov	r1, r7
 8004abe:	f7fb fbe3 	bl	8000288 <__aeabi_dsub>
 8004ac2:	a379      	add	r3, pc, #484	; (adr r3, 8004ca8 <__ieee754_rem_pio2+0x2f8>)
 8004ac4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004ac8:	e7e0      	b.n	8004a8c <__ieee754_rem_pio2+0xdc>
 8004aca:	4b82      	ldr	r3, [pc, #520]	; (8004cd4 <__ieee754_rem_pio2+0x324>)
 8004acc:	4598      	cmp	r8, r3
 8004ace:	f300 80d0 	bgt.w	8004c72 <__ieee754_rem_pio2+0x2c2>
 8004ad2:	f000 fe53 	bl	800577c <fabs>
 8004ad6:	ec57 6b10 	vmov	r6, r7, d0
 8004ada:	ee10 0a10 	vmov	r0, s0
 8004ade:	a374      	add	r3, pc, #464	; (adr r3, 8004cb0 <__ieee754_rem_pio2+0x300>)
 8004ae0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004ae4:	4639      	mov	r1, r7
 8004ae6:	f7fb fd83 	bl	80005f0 <__aeabi_dmul>
 8004aea:	2200      	movs	r2, #0
 8004aec:	4b7a      	ldr	r3, [pc, #488]	; (8004cd8 <__ieee754_rem_pio2+0x328>)
 8004aee:	f7fb fbcd 	bl	800028c <__adddf3>
 8004af2:	f7fc f817 	bl	8000b24 <__aeabi_d2iz>
 8004af6:	4605      	mov	r5, r0
 8004af8:	f7fb fd14 	bl	8000524 <__aeabi_i2d>
 8004afc:	a364      	add	r3, pc, #400	; (adr r3, 8004c90 <__ieee754_rem_pio2+0x2e0>)
 8004afe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004b02:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8004b06:	f7fb fd73 	bl	80005f0 <__aeabi_dmul>
 8004b0a:	4602      	mov	r2, r0
 8004b0c:	460b      	mov	r3, r1
 8004b0e:	4630      	mov	r0, r6
 8004b10:	4639      	mov	r1, r7
 8004b12:	f7fb fbb9 	bl	8000288 <__aeabi_dsub>
 8004b16:	a360      	add	r3, pc, #384	; (adr r3, 8004c98 <__ieee754_rem_pio2+0x2e8>)
 8004b18:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004b1c:	4682      	mov	sl, r0
 8004b1e:	468b      	mov	fp, r1
 8004b20:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8004b24:	f7fb fd64 	bl	80005f0 <__aeabi_dmul>
 8004b28:	2d1f      	cmp	r5, #31
 8004b2a:	4606      	mov	r6, r0
 8004b2c:	460f      	mov	r7, r1
 8004b2e:	dc2a      	bgt.n	8004b86 <__ieee754_rem_pio2+0x1d6>
 8004b30:	1e6a      	subs	r2, r5, #1
 8004b32:	4b6a      	ldr	r3, [pc, #424]	; (8004cdc <__ieee754_rem_pio2+0x32c>)
 8004b34:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004b38:	4598      	cmp	r8, r3
 8004b3a:	d024      	beq.n	8004b86 <__ieee754_rem_pio2+0x1d6>
 8004b3c:	4632      	mov	r2, r6
 8004b3e:	463b      	mov	r3, r7
 8004b40:	4650      	mov	r0, sl
 8004b42:	4659      	mov	r1, fp
 8004b44:	f7fb fba0 	bl	8000288 <__aeabi_dsub>
 8004b48:	e9c4 0100 	strd	r0, r1, [r4]
 8004b4c:	e9d4 8900 	ldrd	r8, r9, [r4]
 8004b50:	4650      	mov	r0, sl
 8004b52:	4642      	mov	r2, r8
 8004b54:	464b      	mov	r3, r9
 8004b56:	4659      	mov	r1, fp
 8004b58:	f7fb fb96 	bl	8000288 <__aeabi_dsub>
 8004b5c:	463b      	mov	r3, r7
 8004b5e:	4632      	mov	r2, r6
 8004b60:	f7fb fb92 	bl	8000288 <__aeabi_dsub>
 8004b64:	9b04      	ldr	r3, [sp, #16]
 8004b66:	2b00      	cmp	r3, #0
 8004b68:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8004b6c:	f6bf af5c 	bge.w	8004a28 <__ieee754_rem_pio2+0x78>
 8004b70:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 8004b74:	6063      	str	r3, [r4, #4]
 8004b76:	f8c4 8000 	str.w	r8, [r4]
 8004b7a:	60a0      	str	r0, [r4, #8]
 8004b7c:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8004b80:	60e3      	str	r3, [r4, #12]
 8004b82:	426d      	negs	r5, r5
 8004b84:	e750      	b.n	8004a28 <__ieee754_rem_pio2+0x78>
 8004b86:	4632      	mov	r2, r6
 8004b88:	463b      	mov	r3, r7
 8004b8a:	4650      	mov	r0, sl
 8004b8c:	4659      	mov	r1, fp
 8004b8e:	f7fb fb7b 	bl	8000288 <__aeabi_dsub>
 8004b92:	ea4f 5228 	mov.w	r2, r8, asr #20
 8004b96:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8004b9a:	1ad3      	subs	r3, r2, r3
 8004b9c:	2b10      	cmp	r3, #16
 8004b9e:	e9c4 0100 	strd	r0, r1, [r4]
 8004ba2:	9205      	str	r2, [sp, #20]
 8004ba4:	ddd2      	ble.n	8004b4c <__ieee754_rem_pio2+0x19c>
 8004ba6:	a33e      	add	r3, pc, #248	; (adr r3, 8004ca0 <__ieee754_rem_pio2+0x2f0>)
 8004ba8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004bac:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8004bb0:	f7fb fd1e 	bl	80005f0 <__aeabi_dmul>
 8004bb4:	4606      	mov	r6, r0
 8004bb6:	460f      	mov	r7, r1
 8004bb8:	4602      	mov	r2, r0
 8004bba:	460b      	mov	r3, r1
 8004bbc:	4650      	mov	r0, sl
 8004bbe:	4659      	mov	r1, fp
 8004bc0:	f7fb fb62 	bl	8000288 <__aeabi_dsub>
 8004bc4:	4602      	mov	r2, r0
 8004bc6:	460b      	mov	r3, r1
 8004bc8:	4680      	mov	r8, r0
 8004bca:	4689      	mov	r9, r1
 8004bcc:	4650      	mov	r0, sl
 8004bce:	4659      	mov	r1, fp
 8004bd0:	f7fb fb5a 	bl	8000288 <__aeabi_dsub>
 8004bd4:	4632      	mov	r2, r6
 8004bd6:	463b      	mov	r3, r7
 8004bd8:	f7fb fb56 	bl	8000288 <__aeabi_dsub>
 8004bdc:	a332      	add	r3, pc, #200	; (adr r3, 8004ca8 <__ieee754_rem_pio2+0x2f8>)
 8004bde:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004be2:	4606      	mov	r6, r0
 8004be4:	460f      	mov	r7, r1
 8004be6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8004bea:	f7fb fd01 	bl	80005f0 <__aeabi_dmul>
 8004bee:	4632      	mov	r2, r6
 8004bf0:	463b      	mov	r3, r7
 8004bf2:	f7fb fb49 	bl	8000288 <__aeabi_dsub>
 8004bf6:	4602      	mov	r2, r0
 8004bf8:	460b      	mov	r3, r1
 8004bfa:	4606      	mov	r6, r0
 8004bfc:	460f      	mov	r7, r1
 8004bfe:	4640      	mov	r0, r8
 8004c00:	4649      	mov	r1, r9
 8004c02:	f7fb fb41 	bl	8000288 <__aeabi_dsub>
 8004c06:	9a05      	ldr	r2, [sp, #20]
 8004c08:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8004c0c:	1ad3      	subs	r3, r2, r3
 8004c0e:	2b31      	cmp	r3, #49	; 0x31
 8004c10:	e9c4 0100 	strd	r0, r1, [r4]
 8004c14:	dd2a      	ble.n	8004c6c <__ieee754_rem_pio2+0x2bc>
 8004c16:	a328      	add	r3, pc, #160	; (adr r3, 8004cb8 <__ieee754_rem_pio2+0x308>)
 8004c18:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004c1c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8004c20:	f7fb fce6 	bl	80005f0 <__aeabi_dmul>
 8004c24:	4606      	mov	r6, r0
 8004c26:	460f      	mov	r7, r1
 8004c28:	4602      	mov	r2, r0
 8004c2a:	460b      	mov	r3, r1
 8004c2c:	4640      	mov	r0, r8
 8004c2e:	4649      	mov	r1, r9
 8004c30:	f7fb fb2a 	bl	8000288 <__aeabi_dsub>
 8004c34:	4602      	mov	r2, r0
 8004c36:	460b      	mov	r3, r1
 8004c38:	4682      	mov	sl, r0
 8004c3a:	468b      	mov	fp, r1
 8004c3c:	4640      	mov	r0, r8
 8004c3e:	4649      	mov	r1, r9
 8004c40:	f7fb fb22 	bl	8000288 <__aeabi_dsub>
 8004c44:	4632      	mov	r2, r6
 8004c46:	463b      	mov	r3, r7
 8004c48:	f7fb fb1e 	bl	8000288 <__aeabi_dsub>
 8004c4c:	a31c      	add	r3, pc, #112	; (adr r3, 8004cc0 <__ieee754_rem_pio2+0x310>)
 8004c4e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004c52:	4606      	mov	r6, r0
 8004c54:	460f      	mov	r7, r1
 8004c56:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8004c5a:	f7fb fcc9 	bl	80005f0 <__aeabi_dmul>
 8004c5e:	4632      	mov	r2, r6
 8004c60:	463b      	mov	r3, r7
 8004c62:	f7fb fb11 	bl	8000288 <__aeabi_dsub>
 8004c66:	4606      	mov	r6, r0
 8004c68:	460f      	mov	r7, r1
 8004c6a:	e767      	b.n	8004b3c <__ieee754_rem_pio2+0x18c>
 8004c6c:	46c2      	mov	sl, r8
 8004c6e:	46cb      	mov	fp, r9
 8004c70:	e76c      	b.n	8004b4c <__ieee754_rem_pio2+0x19c>
 8004c72:	4b1b      	ldr	r3, [pc, #108]	; (8004ce0 <__ieee754_rem_pio2+0x330>)
 8004c74:	4598      	cmp	r8, r3
 8004c76:	dd35      	ble.n	8004ce4 <__ieee754_rem_pio2+0x334>
 8004c78:	ee10 2a10 	vmov	r2, s0
 8004c7c:	463b      	mov	r3, r7
 8004c7e:	4630      	mov	r0, r6
 8004c80:	4639      	mov	r1, r7
 8004c82:	f7fb fb01 	bl	8000288 <__aeabi_dsub>
 8004c86:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8004c8a:	e9c4 0100 	strd	r0, r1, [r4]
 8004c8e:	e6a1      	b.n	80049d4 <__ieee754_rem_pio2+0x24>
 8004c90:	54400000 	.word	0x54400000
 8004c94:	3ff921fb 	.word	0x3ff921fb
 8004c98:	1a626331 	.word	0x1a626331
 8004c9c:	3dd0b461 	.word	0x3dd0b461
 8004ca0:	1a600000 	.word	0x1a600000
 8004ca4:	3dd0b461 	.word	0x3dd0b461
 8004ca8:	2e037073 	.word	0x2e037073
 8004cac:	3ba3198a 	.word	0x3ba3198a
 8004cb0:	6dc9c883 	.word	0x6dc9c883
 8004cb4:	3fe45f30 	.word	0x3fe45f30
 8004cb8:	2e000000 	.word	0x2e000000
 8004cbc:	3ba3198a 	.word	0x3ba3198a
 8004cc0:	252049c1 	.word	0x252049c1
 8004cc4:	397b839a 	.word	0x397b839a
 8004cc8:	3fe921fb 	.word	0x3fe921fb
 8004ccc:	4002d97b 	.word	0x4002d97b
 8004cd0:	3ff921fb 	.word	0x3ff921fb
 8004cd4:	413921fb 	.word	0x413921fb
 8004cd8:	3fe00000 	.word	0x3fe00000
 8004cdc:	08005ac8 	.word	0x08005ac8
 8004ce0:	7fefffff 	.word	0x7fefffff
 8004ce4:	ea4f 5528 	mov.w	r5, r8, asr #20
 8004ce8:	f2a5 4516 	subw	r5, r5, #1046	; 0x416
 8004cec:	eba8 5105 	sub.w	r1, r8, r5, lsl #20
 8004cf0:	4630      	mov	r0, r6
 8004cf2:	460f      	mov	r7, r1
 8004cf4:	f7fb ff16 	bl	8000b24 <__aeabi_d2iz>
 8004cf8:	f7fb fc14 	bl	8000524 <__aeabi_i2d>
 8004cfc:	4602      	mov	r2, r0
 8004cfe:	460b      	mov	r3, r1
 8004d00:	4630      	mov	r0, r6
 8004d02:	4639      	mov	r1, r7
 8004d04:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8004d08:	f7fb fabe 	bl	8000288 <__aeabi_dsub>
 8004d0c:	2200      	movs	r2, #0
 8004d0e:	4b1f      	ldr	r3, [pc, #124]	; (8004d8c <__ieee754_rem_pio2+0x3dc>)
 8004d10:	f7fb fc6e 	bl	80005f0 <__aeabi_dmul>
 8004d14:	460f      	mov	r7, r1
 8004d16:	4606      	mov	r6, r0
 8004d18:	f7fb ff04 	bl	8000b24 <__aeabi_d2iz>
 8004d1c:	f7fb fc02 	bl	8000524 <__aeabi_i2d>
 8004d20:	4602      	mov	r2, r0
 8004d22:	460b      	mov	r3, r1
 8004d24:	4630      	mov	r0, r6
 8004d26:	4639      	mov	r1, r7
 8004d28:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8004d2c:	f7fb faac 	bl	8000288 <__aeabi_dsub>
 8004d30:	2200      	movs	r2, #0
 8004d32:	4b16      	ldr	r3, [pc, #88]	; (8004d8c <__ieee754_rem_pio2+0x3dc>)
 8004d34:	f7fb fc5c 	bl	80005f0 <__aeabi_dmul>
 8004d38:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8004d3c:	f10d 0930 	add.w	r9, sp, #48	; 0x30
 8004d40:	f04f 0803 	mov.w	r8, #3
 8004d44:	2600      	movs	r6, #0
 8004d46:	2700      	movs	r7, #0
 8004d48:	4632      	mov	r2, r6
 8004d4a:	463b      	mov	r3, r7
 8004d4c:	e979 0102 	ldrd	r0, r1, [r9, #-8]!
 8004d50:	f108 3aff 	add.w	sl, r8, #4294967295
 8004d54:	f7fb feb4 	bl	8000ac0 <__aeabi_dcmpeq>
 8004d58:	b9b0      	cbnz	r0, 8004d88 <__ieee754_rem_pio2+0x3d8>
 8004d5a:	4b0d      	ldr	r3, [pc, #52]	; (8004d90 <__ieee754_rem_pio2+0x3e0>)
 8004d5c:	9301      	str	r3, [sp, #4]
 8004d5e:	2302      	movs	r3, #2
 8004d60:	9300      	str	r3, [sp, #0]
 8004d62:	462a      	mov	r2, r5
 8004d64:	4643      	mov	r3, r8
 8004d66:	4621      	mov	r1, r4
 8004d68:	a806      	add	r0, sp, #24
 8004d6a:	f000 f8fd 	bl	8004f68 <__kernel_rem_pio2>
 8004d6e:	9b04      	ldr	r3, [sp, #16]
 8004d70:	2b00      	cmp	r3, #0
 8004d72:	4605      	mov	r5, r0
 8004d74:	f6bf ae58 	bge.w	8004a28 <__ieee754_rem_pio2+0x78>
 8004d78:	6863      	ldr	r3, [r4, #4]
 8004d7a:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8004d7e:	6063      	str	r3, [r4, #4]
 8004d80:	68e3      	ldr	r3, [r4, #12]
 8004d82:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8004d86:	e6fb      	b.n	8004b80 <__ieee754_rem_pio2+0x1d0>
 8004d88:	46d0      	mov	r8, sl
 8004d8a:	e7dd      	b.n	8004d48 <__ieee754_rem_pio2+0x398>
 8004d8c:	41700000 	.word	0x41700000
 8004d90:	08005b48 	.word	0x08005b48
 8004d94:	00000000 	.word	0x00000000

08004d98 <__kernel_cos>:
 8004d98:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004d9c:	ec59 8b10 	vmov	r8, r9, d0
 8004da0:	f029 4700 	bic.w	r7, r9, #2147483648	; 0x80000000
 8004da4:	b085      	sub	sp, #20
 8004da6:	f1b7 5f79 	cmp.w	r7, #1044381696	; 0x3e400000
 8004daa:	ed8d 1b00 	vstr	d1, [sp]
 8004dae:	da07      	bge.n	8004dc0 <__kernel_cos+0x28>
 8004db0:	ee10 0a10 	vmov	r0, s0
 8004db4:	4649      	mov	r1, r9
 8004db6:	f7fb feb5 	bl	8000b24 <__aeabi_d2iz>
 8004dba:	2800      	cmp	r0, #0
 8004dbc:	f000 80aa 	beq.w	8004f14 <__kernel_cos+0x17c>
 8004dc0:	4642      	mov	r2, r8
 8004dc2:	464b      	mov	r3, r9
 8004dc4:	4640      	mov	r0, r8
 8004dc6:	4649      	mov	r1, r9
 8004dc8:	f7fb fc12 	bl	80005f0 <__aeabi_dmul>
 8004dcc:	a359      	add	r3, pc, #356	; (adr r3, 8004f34 <__kernel_cos+0x19c>)
 8004dce:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004dd2:	4604      	mov	r4, r0
 8004dd4:	460d      	mov	r5, r1
 8004dd6:	f7fb fc0b 	bl	80005f0 <__aeabi_dmul>
 8004dda:	a358      	add	r3, pc, #352	; (adr r3, 8004f3c <__kernel_cos+0x1a4>)
 8004ddc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004de0:	f7fb fa54 	bl	800028c <__adddf3>
 8004de4:	4622      	mov	r2, r4
 8004de6:	462b      	mov	r3, r5
 8004de8:	f7fb fc02 	bl	80005f0 <__aeabi_dmul>
 8004dec:	a355      	add	r3, pc, #340	; (adr r3, 8004f44 <__kernel_cos+0x1ac>)
 8004dee:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004df2:	f7fb fa49 	bl	8000288 <__aeabi_dsub>
 8004df6:	4622      	mov	r2, r4
 8004df8:	462b      	mov	r3, r5
 8004dfa:	f7fb fbf9 	bl	80005f0 <__aeabi_dmul>
 8004dfe:	a353      	add	r3, pc, #332	; (adr r3, 8004f4c <__kernel_cos+0x1b4>)
 8004e00:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004e04:	f7fb fa42 	bl	800028c <__adddf3>
 8004e08:	4622      	mov	r2, r4
 8004e0a:	462b      	mov	r3, r5
 8004e0c:	f7fb fbf0 	bl	80005f0 <__aeabi_dmul>
 8004e10:	a350      	add	r3, pc, #320	; (adr r3, 8004f54 <__kernel_cos+0x1bc>)
 8004e12:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004e16:	f7fb fa37 	bl	8000288 <__aeabi_dsub>
 8004e1a:	4622      	mov	r2, r4
 8004e1c:	462b      	mov	r3, r5
 8004e1e:	f7fb fbe7 	bl	80005f0 <__aeabi_dmul>
 8004e22:	a34e      	add	r3, pc, #312	; (adr r3, 8004f5c <__kernel_cos+0x1c4>)
 8004e24:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004e28:	f7fb fa30 	bl	800028c <__adddf3>
 8004e2c:	462b      	mov	r3, r5
 8004e2e:	4622      	mov	r2, r4
 8004e30:	f7fb fbde 	bl	80005f0 <__aeabi_dmul>
 8004e34:	4b3a      	ldr	r3, [pc, #232]	; (8004f20 <__kernel_cos+0x188>)
 8004e36:	429f      	cmp	r7, r3
 8004e38:	4682      	mov	sl, r0
 8004e3a:	468b      	mov	fp, r1
 8004e3c:	dc2c      	bgt.n	8004e98 <__kernel_cos+0x100>
 8004e3e:	2200      	movs	r2, #0
 8004e40:	4b38      	ldr	r3, [pc, #224]	; (8004f24 <__kernel_cos+0x18c>)
 8004e42:	4620      	mov	r0, r4
 8004e44:	4629      	mov	r1, r5
 8004e46:	f7fb fbd3 	bl	80005f0 <__aeabi_dmul>
 8004e4a:	4652      	mov	r2, sl
 8004e4c:	4606      	mov	r6, r0
 8004e4e:	460f      	mov	r7, r1
 8004e50:	465b      	mov	r3, fp
 8004e52:	4620      	mov	r0, r4
 8004e54:	4629      	mov	r1, r5
 8004e56:	f7fb fbcb 	bl	80005f0 <__aeabi_dmul>
 8004e5a:	e9dd 2300 	ldrd	r2, r3, [sp]
 8004e5e:	4604      	mov	r4, r0
 8004e60:	460d      	mov	r5, r1
 8004e62:	4640      	mov	r0, r8
 8004e64:	4649      	mov	r1, r9
 8004e66:	f7fb fbc3 	bl	80005f0 <__aeabi_dmul>
 8004e6a:	4602      	mov	r2, r0
 8004e6c:	460b      	mov	r3, r1
 8004e6e:	4620      	mov	r0, r4
 8004e70:	4629      	mov	r1, r5
 8004e72:	f7fb fa09 	bl	8000288 <__aeabi_dsub>
 8004e76:	4602      	mov	r2, r0
 8004e78:	460b      	mov	r3, r1
 8004e7a:	4630      	mov	r0, r6
 8004e7c:	4639      	mov	r1, r7
 8004e7e:	f7fb fa03 	bl	8000288 <__aeabi_dsub>
 8004e82:	460b      	mov	r3, r1
 8004e84:	4928      	ldr	r1, [pc, #160]	; (8004f28 <__kernel_cos+0x190>)
 8004e86:	4602      	mov	r2, r0
 8004e88:	2000      	movs	r0, #0
 8004e8a:	f7fb f9fd 	bl	8000288 <__aeabi_dsub>
 8004e8e:	ec41 0b10 	vmov	d0, r0, r1
 8004e92:	b005      	add	sp, #20
 8004e94:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004e98:	4b24      	ldr	r3, [pc, #144]	; (8004f2c <__kernel_cos+0x194>)
 8004e9a:	4923      	ldr	r1, [pc, #140]	; (8004f28 <__kernel_cos+0x190>)
 8004e9c:	429f      	cmp	r7, r3
 8004e9e:	bfd7      	itett	le
 8004ea0:	f5a7 1300 	suble.w	r3, r7, #2097152	; 0x200000
 8004ea4:	4f22      	ldrgt	r7, [pc, #136]	; (8004f30 <__kernel_cos+0x198>)
 8004ea6:	2200      	movle	r2, #0
 8004ea8:	4616      	movle	r6, r2
 8004eaa:	bfd4      	ite	le
 8004eac:	461f      	movle	r7, r3
 8004eae:	2600      	movgt	r6, #0
 8004eb0:	4632      	mov	r2, r6
 8004eb2:	463b      	mov	r3, r7
 8004eb4:	2000      	movs	r0, #0
 8004eb6:	f7fb f9e7 	bl	8000288 <__aeabi_dsub>
 8004eba:	2200      	movs	r2, #0
 8004ebc:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8004ec0:	4b18      	ldr	r3, [pc, #96]	; (8004f24 <__kernel_cos+0x18c>)
 8004ec2:	4620      	mov	r0, r4
 8004ec4:	4629      	mov	r1, r5
 8004ec6:	f7fb fb93 	bl	80005f0 <__aeabi_dmul>
 8004eca:	4632      	mov	r2, r6
 8004ecc:	463b      	mov	r3, r7
 8004ece:	f7fb f9db 	bl	8000288 <__aeabi_dsub>
 8004ed2:	4652      	mov	r2, sl
 8004ed4:	4606      	mov	r6, r0
 8004ed6:	460f      	mov	r7, r1
 8004ed8:	465b      	mov	r3, fp
 8004eda:	4620      	mov	r0, r4
 8004edc:	4629      	mov	r1, r5
 8004ede:	f7fb fb87 	bl	80005f0 <__aeabi_dmul>
 8004ee2:	e9dd 2300 	ldrd	r2, r3, [sp]
 8004ee6:	4604      	mov	r4, r0
 8004ee8:	460d      	mov	r5, r1
 8004eea:	4640      	mov	r0, r8
 8004eec:	4649      	mov	r1, r9
 8004eee:	f7fb fb7f 	bl	80005f0 <__aeabi_dmul>
 8004ef2:	4602      	mov	r2, r0
 8004ef4:	460b      	mov	r3, r1
 8004ef6:	4620      	mov	r0, r4
 8004ef8:	4629      	mov	r1, r5
 8004efa:	f7fb f9c5 	bl	8000288 <__aeabi_dsub>
 8004efe:	4602      	mov	r2, r0
 8004f00:	460b      	mov	r3, r1
 8004f02:	4630      	mov	r0, r6
 8004f04:	4639      	mov	r1, r7
 8004f06:	f7fb f9bf 	bl	8000288 <__aeabi_dsub>
 8004f0a:	4602      	mov	r2, r0
 8004f0c:	460b      	mov	r3, r1
 8004f0e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8004f12:	e7ba      	b.n	8004e8a <__kernel_cos+0xf2>
 8004f14:	2000      	movs	r0, #0
 8004f16:	4904      	ldr	r1, [pc, #16]	; (8004f28 <__kernel_cos+0x190>)
 8004f18:	e7b9      	b.n	8004e8e <__kernel_cos+0xf6>
 8004f1a:	bf00      	nop
 8004f1c:	f3af 8000 	nop.w
 8004f20:	3fd33332 	.word	0x3fd33332
 8004f24:	3fe00000 	.word	0x3fe00000
 8004f28:	3ff00000 	.word	0x3ff00000
 8004f2c:	3fe90000 	.word	0x3fe90000
 8004f30:	3fd20000 	.word	0x3fd20000
 8004f34:	be8838d4 	.word	0xbe8838d4
 8004f38:	bda8fae9 	.word	0xbda8fae9
 8004f3c:	bdb4b1c4 	.word	0xbdb4b1c4
 8004f40:	3e21ee9e 	.word	0x3e21ee9e
 8004f44:	809c52ad 	.word	0x809c52ad
 8004f48:	3e927e4f 	.word	0x3e927e4f
 8004f4c:	19cb1590 	.word	0x19cb1590
 8004f50:	3efa01a0 	.word	0x3efa01a0
 8004f54:	16c15177 	.word	0x16c15177
 8004f58:	3f56c16c 	.word	0x3f56c16c
 8004f5c:	5555554c 	.word	0x5555554c
 8004f60:	3fa55555 	.word	0x3fa55555
 8004f64:	00000000 	.word	0x00000000

08004f68 <__kernel_rem_pio2>:
 8004f68:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004f6c:	ed2d 8b02 	vpush	{d8}
 8004f70:	f5ad 7d19 	sub.w	sp, sp, #612	; 0x264
 8004f74:	1ed4      	subs	r4, r2, #3
 8004f76:	9306      	str	r3, [sp, #24]
 8004f78:	9102      	str	r1, [sp, #8]
 8004f7a:	4bc3      	ldr	r3, [pc, #780]	; (8005288 <__kernel_rem_pio2+0x320>)
 8004f7c:	99a4      	ldr	r1, [sp, #656]	; 0x290
 8004f7e:	9009      	str	r0, [sp, #36]	; 0x24
 8004f80:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8004f84:	9300      	str	r3, [sp, #0]
 8004f86:	9b06      	ldr	r3, [sp, #24]
 8004f88:	3b01      	subs	r3, #1
 8004f8a:	9304      	str	r3, [sp, #16]
 8004f8c:	2318      	movs	r3, #24
 8004f8e:	fb94 f4f3 	sdiv	r4, r4, r3
 8004f92:	f06f 0317 	mvn.w	r3, #23
 8004f96:	ea24 74e4 	bic.w	r4, r4, r4, asr #31
 8004f9a:	fb04 3303 	mla	r3, r4, r3, r3
 8004f9e:	eb03 0a02 	add.w	sl, r3, r2
 8004fa2:	9b00      	ldr	r3, [sp, #0]
 8004fa4:	9a04      	ldr	r2, [sp, #16]
 8004fa6:	ed9f 8bb4 	vldr	d8, [pc, #720]	; 8005278 <__kernel_rem_pio2+0x310>
 8004faa:	eb03 0802 	add.w	r8, r3, r2
 8004fae:	9ba5      	ldr	r3, [sp, #660]	; 0x294
 8004fb0:	1aa7      	subs	r7, r4, r2
 8004fb2:	ae20      	add	r6, sp, #128	; 0x80
 8004fb4:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 8004fb8:	2500      	movs	r5, #0
 8004fba:	4545      	cmp	r5, r8
 8004fbc:	dd13      	ble.n	8004fe6 <__kernel_rem_pio2+0x7e>
 8004fbe:	ed9f 8bae 	vldr	d8, [pc, #696]	; 8005278 <__kernel_rem_pio2+0x310>
 8004fc2:	f50d 7be0 	add.w	fp, sp, #448	; 0x1c0
 8004fc6:	2600      	movs	r6, #0
 8004fc8:	9b00      	ldr	r3, [sp, #0]
 8004fca:	429e      	cmp	r6, r3
 8004fcc:	dc32      	bgt.n	8005034 <__kernel_rem_pio2+0xcc>
 8004fce:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004fd0:	9303      	str	r3, [sp, #12]
 8004fd2:	9b06      	ldr	r3, [sp, #24]
 8004fd4:	199d      	adds	r5, r3, r6
 8004fd6:	ab20      	add	r3, sp, #128	; 0x80
 8004fd8:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 8004fdc:	9308      	str	r3, [sp, #32]
 8004fde:	ec59 8b18 	vmov	r8, r9, d8
 8004fe2:	2700      	movs	r7, #0
 8004fe4:	e01f      	b.n	8005026 <__kernel_rem_pio2+0xbe>
 8004fe6:	42ef      	cmn	r7, r5
 8004fe8:	d407      	bmi.n	8004ffa <__kernel_rem_pio2+0x92>
 8004fea:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 8004fee:	f7fb fa99 	bl	8000524 <__aeabi_i2d>
 8004ff2:	e8e6 0102 	strd	r0, r1, [r6], #8
 8004ff6:	3501      	adds	r5, #1
 8004ff8:	e7df      	b.n	8004fba <__kernel_rem_pio2+0x52>
 8004ffa:	ec51 0b18 	vmov	r0, r1, d8
 8004ffe:	e7f8      	b.n	8004ff2 <__kernel_rem_pio2+0x8a>
 8005000:	9908      	ldr	r1, [sp, #32]
 8005002:	9d03      	ldr	r5, [sp, #12]
 8005004:	e971 2302 	ldrd	r2, r3, [r1, #-8]!
 8005008:	9108      	str	r1, [sp, #32]
 800500a:	e8f5 0102 	ldrd	r0, r1, [r5], #8
 800500e:	9503      	str	r5, [sp, #12]
 8005010:	f7fb faee 	bl	80005f0 <__aeabi_dmul>
 8005014:	4602      	mov	r2, r0
 8005016:	460b      	mov	r3, r1
 8005018:	4640      	mov	r0, r8
 800501a:	4649      	mov	r1, r9
 800501c:	f7fb f936 	bl	800028c <__adddf3>
 8005020:	3701      	adds	r7, #1
 8005022:	4680      	mov	r8, r0
 8005024:	4689      	mov	r9, r1
 8005026:	9b04      	ldr	r3, [sp, #16]
 8005028:	429f      	cmp	r7, r3
 800502a:	dde9      	ble.n	8005000 <__kernel_rem_pio2+0x98>
 800502c:	e8eb 8902 	strd	r8, r9, [fp], #8
 8005030:	3601      	adds	r6, #1
 8005032:	e7c9      	b.n	8004fc8 <__kernel_rem_pio2+0x60>
 8005034:	9b00      	ldr	r3, [sp, #0]
 8005036:	9f00      	ldr	r7, [sp, #0]
 8005038:	aa0c      	add	r2, sp, #48	; 0x30
 800503a:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800503e:	930b      	str	r3, [sp, #44]	; 0x2c
 8005040:	9ba5      	ldr	r3, [sp, #660]	; 0x294
 8005042:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 8005046:	930a      	str	r3, [sp, #40]	; 0x28
 8005048:	ab98      	add	r3, sp, #608	; 0x260
 800504a:	f107 5b00 	add.w	fp, r7, #536870912	; 0x20000000
 800504e:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8005052:	f10b 3bff 	add.w	fp, fp, #4294967295
 8005056:	e953 8928 	ldrd	r8, r9, [r3, #-160]	; 0xa0
 800505a:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800505e:	9308      	str	r3, [sp, #32]
 8005060:	9a08      	ldr	r2, [sp, #32]
 8005062:	ab98      	add	r3, sp, #608	; 0x260
 8005064:	4413      	add	r3, r2
 8005066:	f1a3 0b98 	sub.w	fp, r3, #152	; 0x98
 800506a:	2600      	movs	r6, #0
 800506c:	1bbb      	subs	r3, r7, r6
 800506e:	2b00      	cmp	r3, #0
 8005070:	dc77      	bgt.n	8005162 <__kernel_rem_pio2+0x1fa>
 8005072:	ec49 8b10 	vmov	d0, r8, r9
 8005076:	4650      	mov	r0, sl
 8005078:	f000 fc0e 	bl	8005898 <scalbn>
 800507c:	ec55 4b10 	vmov	r4, r5, d0
 8005080:	2200      	movs	r2, #0
 8005082:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 8005086:	ee10 0a10 	vmov	r0, s0
 800508a:	4629      	mov	r1, r5
 800508c:	f7fb fab0 	bl	80005f0 <__aeabi_dmul>
 8005090:	ec41 0b10 	vmov	d0, r0, r1
 8005094:	f000 fb7c 	bl	8005790 <floor>
 8005098:	2200      	movs	r2, #0
 800509a:	ec51 0b10 	vmov	r0, r1, d0
 800509e:	4b7b      	ldr	r3, [pc, #492]	; (800528c <__kernel_rem_pio2+0x324>)
 80050a0:	f7fb faa6 	bl	80005f0 <__aeabi_dmul>
 80050a4:	4602      	mov	r2, r0
 80050a6:	460b      	mov	r3, r1
 80050a8:	4620      	mov	r0, r4
 80050aa:	4629      	mov	r1, r5
 80050ac:	f7fb f8ec 	bl	8000288 <__aeabi_dsub>
 80050b0:	460d      	mov	r5, r1
 80050b2:	4604      	mov	r4, r0
 80050b4:	f7fb fd36 	bl	8000b24 <__aeabi_d2iz>
 80050b8:	9003      	str	r0, [sp, #12]
 80050ba:	f7fb fa33 	bl	8000524 <__aeabi_i2d>
 80050be:	4602      	mov	r2, r0
 80050c0:	460b      	mov	r3, r1
 80050c2:	4620      	mov	r0, r4
 80050c4:	4629      	mov	r1, r5
 80050c6:	f7fb f8df 	bl	8000288 <__aeabi_dsub>
 80050ca:	f1ba 0f00 	cmp.w	sl, #0
 80050ce:	4680      	mov	r8, r0
 80050d0:	4689      	mov	r9, r1
 80050d2:	dd6b      	ble.n	80051ac <__kernel_rem_pio2+0x244>
 80050d4:	1e7a      	subs	r2, r7, #1
 80050d6:	ab0c      	add	r3, sp, #48	; 0x30
 80050d8:	f1ca 0118 	rsb	r1, sl, #24
 80050dc:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 80050e0:	9c03      	ldr	r4, [sp, #12]
 80050e2:	fa40 f301 	asr.w	r3, r0, r1
 80050e6:	441c      	add	r4, r3
 80050e8:	408b      	lsls	r3, r1
 80050ea:	1ac0      	subs	r0, r0, r3
 80050ec:	ab0c      	add	r3, sp, #48	; 0x30
 80050ee:	9403      	str	r4, [sp, #12]
 80050f0:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 80050f4:	f1ca 0317 	rsb	r3, sl, #23
 80050f8:	fa40 fb03 	asr.w	fp, r0, r3
 80050fc:	f1bb 0f00 	cmp.w	fp, #0
 8005100:	dd62      	ble.n	80051c8 <__kernel_rem_pio2+0x260>
 8005102:	9b03      	ldr	r3, [sp, #12]
 8005104:	2200      	movs	r2, #0
 8005106:	3301      	adds	r3, #1
 8005108:	9303      	str	r3, [sp, #12]
 800510a:	4614      	mov	r4, r2
 800510c:	f06f 417f 	mvn.w	r1, #4278190080	; 0xff000000
 8005110:	4297      	cmp	r7, r2
 8005112:	f300 8089 	bgt.w	8005228 <__kernel_rem_pio2+0x2c0>
 8005116:	f1ba 0f00 	cmp.w	sl, #0
 800511a:	dd07      	ble.n	800512c <__kernel_rem_pio2+0x1c4>
 800511c:	f1ba 0f01 	cmp.w	sl, #1
 8005120:	f000 8096 	beq.w	8005250 <__kernel_rem_pio2+0x2e8>
 8005124:	f1ba 0f02 	cmp.w	sl, #2
 8005128:	f000 809c 	beq.w	8005264 <__kernel_rem_pio2+0x2fc>
 800512c:	f1bb 0f02 	cmp.w	fp, #2
 8005130:	d14a      	bne.n	80051c8 <__kernel_rem_pio2+0x260>
 8005132:	4642      	mov	r2, r8
 8005134:	464b      	mov	r3, r9
 8005136:	2000      	movs	r0, #0
 8005138:	4955      	ldr	r1, [pc, #340]	; (8005290 <__kernel_rem_pio2+0x328>)
 800513a:	f7fb f8a5 	bl	8000288 <__aeabi_dsub>
 800513e:	4680      	mov	r8, r0
 8005140:	4689      	mov	r9, r1
 8005142:	2c00      	cmp	r4, #0
 8005144:	d040      	beq.n	80051c8 <__kernel_rem_pio2+0x260>
 8005146:	4650      	mov	r0, sl
 8005148:	ed9f 0b4d 	vldr	d0, [pc, #308]	; 8005280 <__kernel_rem_pio2+0x318>
 800514c:	f000 fba4 	bl	8005898 <scalbn>
 8005150:	4640      	mov	r0, r8
 8005152:	4649      	mov	r1, r9
 8005154:	ec53 2b10 	vmov	r2, r3, d0
 8005158:	f7fb f896 	bl	8000288 <__aeabi_dsub>
 800515c:	4680      	mov	r8, r0
 800515e:	4689      	mov	r9, r1
 8005160:	e032      	b.n	80051c8 <__kernel_rem_pio2+0x260>
 8005162:	2200      	movs	r2, #0
 8005164:	4b4b      	ldr	r3, [pc, #300]	; (8005294 <__kernel_rem_pio2+0x32c>)
 8005166:	4640      	mov	r0, r8
 8005168:	4649      	mov	r1, r9
 800516a:	f7fb fa41 	bl	80005f0 <__aeabi_dmul>
 800516e:	f7fb fcd9 	bl	8000b24 <__aeabi_d2iz>
 8005172:	f7fb f9d7 	bl	8000524 <__aeabi_i2d>
 8005176:	2200      	movs	r2, #0
 8005178:	4b47      	ldr	r3, [pc, #284]	; (8005298 <__kernel_rem_pio2+0x330>)
 800517a:	4604      	mov	r4, r0
 800517c:	460d      	mov	r5, r1
 800517e:	f7fb fa37 	bl	80005f0 <__aeabi_dmul>
 8005182:	4602      	mov	r2, r0
 8005184:	460b      	mov	r3, r1
 8005186:	4640      	mov	r0, r8
 8005188:	4649      	mov	r1, r9
 800518a:	f7fb f87d 	bl	8000288 <__aeabi_dsub>
 800518e:	f7fb fcc9 	bl	8000b24 <__aeabi_d2iz>
 8005192:	ab0c      	add	r3, sp, #48	; 0x30
 8005194:	4629      	mov	r1, r5
 8005196:	f843 0026 	str.w	r0, [r3, r6, lsl #2]
 800519a:	e97b 2302 	ldrd	r2, r3, [fp, #-8]!
 800519e:	4620      	mov	r0, r4
 80051a0:	f7fb f874 	bl	800028c <__adddf3>
 80051a4:	3601      	adds	r6, #1
 80051a6:	4680      	mov	r8, r0
 80051a8:	4689      	mov	r9, r1
 80051aa:	e75f      	b.n	800506c <__kernel_rem_pio2+0x104>
 80051ac:	d106      	bne.n	80051bc <__kernel_rem_pio2+0x254>
 80051ae:	1e7b      	subs	r3, r7, #1
 80051b0:	aa0c      	add	r2, sp, #48	; 0x30
 80051b2:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 80051b6:	ea4f 5be0 	mov.w	fp, r0, asr #23
 80051ba:	e79f      	b.n	80050fc <__kernel_rem_pio2+0x194>
 80051bc:	2200      	movs	r2, #0
 80051be:	4b37      	ldr	r3, [pc, #220]	; (800529c <__kernel_rem_pio2+0x334>)
 80051c0:	f7fb fc9c 	bl	8000afc <__aeabi_dcmpge>
 80051c4:	bb68      	cbnz	r0, 8005222 <__kernel_rem_pio2+0x2ba>
 80051c6:	4683      	mov	fp, r0
 80051c8:	2200      	movs	r2, #0
 80051ca:	2300      	movs	r3, #0
 80051cc:	4640      	mov	r0, r8
 80051ce:	4649      	mov	r1, r9
 80051d0:	f7fb fc76 	bl	8000ac0 <__aeabi_dcmpeq>
 80051d4:	2800      	cmp	r0, #0
 80051d6:	f000 80c1 	beq.w	800535c <__kernel_rem_pio2+0x3f4>
 80051da:	1e7c      	subs	r4, r7, #1
 80051dc:	4623      	mov	r3, r4
 80051de:	2200      	movs	r2, #0
 80051e0:	9900      	ldr	r1, [sp, #0]
 80051e2:	428b      	cmp	r3, r1
 80051e4:	da5c      	bge.n	80052a0 <__kernel_rem_pio2+0x338>
 80051e6:	2a00      	cmp	r2, #0
 80051e8:	f040 808b 	bne.w	8005302 <__kernel_rem_pio2+0x39a>
 80051ec:	2401      	movs	r4, #1
 80051ee:	f06f 0203 	mvn.w	r2, #3
 80051f2:	fb02 f304 	mul.w	r3, r2, r4
 80051f6:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80051f8:	58cb      	ldr	r3, [r1, r3]
 80051fa:	2b00      	cmp	r3, #0
 80051fc:	d056      	beq.n	80052ac <__kernel_rem_pio2+0x344>
 80051fe:	9b08      	ldr	r3, [sp, #32]
 8005200:	aa98      	add	r2, sp, #608	; 0x260
 8005202:	4413      	add	r3, r2
 8005204:	f1a3 0b90 	sub.w	fp, r3, #144	; 0x90
 8005208:	9b06      	ldr	r3, [sp, #24]
 800520a:	19dd      	adds	r5, r3, r7
 800520c:	ab20      	add	r3, sp, #128	; 0x80
 800520e:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 8005212:	19e3      	adds	r3, r4, r7
 8005214:	1c7e      	adds	r6, r7, #1
 8005216:	9303      	str	r3, [sp, #12]
 8005218:	9b03      	ldr	r3, [sp, #12]
 800521a:	429e      	cmp	r6, r3
 800521c:	dd48      	ble.n	80052b0 <__kernel_rem_pio2+0x348>
 800521e:	461f      	mov	r7, r3
 8005220:	e712      	b.n	8005048 <__kernel_rem_pio2+0xe0>
 8005222:	f04f 0b02 	mov.w	fp, #2
 8005226:	e76c      	b.n	8005102 <__kernel_rem_pio2+0x19a>
 8005228:	ab0c      	add	r3, sp, #48	; 0x30
 800522a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800522e:	b94c      	cbnz	r4, 8005244 <__kernel_rem_pio2+0x2dc>
 8005230:	b12b      	cbz	r3, 800523e <__kernel_rem_pio2+0x2d6>
 8005232:	a80c      	add	r0, sp, #48	; 0x30
 8005234:	f1c3 7380 	rsb	r3, r3, #16777216	; 0x1000000
 8005238:	f840 3022 	str.w	r3, [r0, r2, lsl #2]
 800523c:	2301      	movs	r3, #1
 800523e:	3201      	adds	r2, #1
 8005240:	461c      	mov	r4, r3
 8005242:	e765      	b.n	8005110 <__kernel_rem_pio2+0x1a8>
 8005244:	a80c      	add	r0, sp, #48	; 0x30
 8005246:	1acb      	subs	r3, r1, r3
 8005248:	f840 3022 	str.w	r3, [r0, r2, lsl #2]
 800524c:	4623      	mov	r3, r4
 800524e:	e7f6      	b.n	800523e <__kernel_rem_pio2+0x2d6>
 8005250:	1e7a      	subs	r2, r7, #1
 8005252:	ab0c      	add	r3, sp, #48	; 0x30
 8005254:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005258:	f3c3 0316 	ubfx	r3, r3, #0, #23
 800525c:	a90c      	add	r1, sp, #48	; 0x30
 800525e:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 8005262:	e763      	b.n	800512c <__kernel_rem_pio2+0x1c4>
 8005264:	1e7a      	subs	r2, r7, #1
 8005266:	ab0c      	add	r3, sp, #48	; 0x30
 8005268:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800526c:	f3c3 0315 	ubfx	r3, r3, #0, #22
 8005270:	e7f4      	b.n	800525c <__kernel_rem_pio2+0x2f4>
 8005272:	bf00      	nop
 8005274:	f3af 8000 	nop.w
	...
 8005284:	3ff00000 	.word	0x3ff00000
 8005288:	08005c90 	.word	0x08005c90
 800528c:	40200000 	.word	0x40200000
 8005290:	3ff00000 	.word	0x3ff00000
 8005294:	3e700000 	.word	0x3e700000
 8005298:	41700000 	.word	0x41700000
 800529c:	3fe00000 	.word	0x3fe00000
 80052a0:	a90c      	add	r1, sp, #48	; 0x30
 80052a2:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 80052a6:	3b01      	subs	r3, #1
 80052a8:	430a      	orrs	r2, r1
 80052aa:	e799      	b.n	80051e0 <__kernel_rem_pio2+0x278>
 80052ac:	3401      	adds	r4, #1
 80052ae:	e7a0      	b.n	80051f2 <__kernel_rem_pio2+0x28a>
 80052b0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80052b2:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 80052b6:	f7fb f935 	bl	8000524 <__aeabi_i2d>
 80052ba:	e8e5 0102 	strd	r0, r1, [r5], #8
 80052be:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80052c0:	9508      	str	r5, [sp, #32]
 80052c2:	461c      	mov	r4, r3
 80052c4:	2700      	movs	r7, #0
 80052c6:	f04f 0800 	mov.w	r8, #0
 80052ca:	f04f 0900 	mov.w	r9, #0
 80052ce:	9b04      	ldr	r3, [sp, #16]
 80052d0:	429f      	cmp	r7, r3
 80052d2:	dd03      	ble.n	80052dc <__kernel_rem_pio2+0x374>
 80052d4:	e8eb 8902 	strd	r8, r9, [fp], #8
 80052d8:	3601      	adds	r6, #1
 80052da:	e79d      	b.n	8005218 <__kernel_rem_pio2+0x2b0>
 80052dc:	9908      	ldr	r1, [sp, #32]
 80052de:	e971 2302 	ldrd	r2, r3, [r1, #-8]!
 80052e2:	9108      	str	r1, [sp, #32]
 80052e4:	e8f4 0102 	ldrd	r0, r1, [r4], #8
 80052e8:	f7fb f982 	bl	80005f0 <__aeabi_dmul>
 80052ec:	4602      	mov	r2, r0
 80052ee:	460b      	mov	r3, r1
 80052f0:	4640      	mov	r0, r8
 80052f2:	4649      	mov	r1, r9
 80052f4:	f7fa ffca 	bl	800028c <__adddf3>
 80052f8:	3701      	adds	r7, #1
 80052fa:	4680      	mov	r8, r0
 80052fc:	4689      	mov	r9, r1
 80052fe:	e7e6      	b.n	80052ce <__kernel_rem_pio2+0x366>
 8005300:	3c01      	subs	r4, #1
 8005302:	ab0c      	add	r3, sp, #48	; 0x30
 8005304:	f1aa 0a18 	sub.w	sl, sl, #24
 8005308:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 800530c:	2b00      	cmp	r3, #0
 800530e:	d0f7      	beq.n	8005300 <__kernel_rem_pio2+0x398>
 8005310:	4650      	mov	r0, sl
 8005312:	ed9f 0bb5 	vldr	d0, [pc, #724]	; 80055e8 <__kernel_rem_pio2+0x680>
 8005316:	f000 fabf 	bl	8005898 <scalbn>
 800531a:	00e5      	lsls	r5, r4, #3
 800531c:	ab98      	add	r3, sp, #608	; 0x260
 800531e:	eb03 0905 	add.w	r9, r3, r5
 8005322:	ec57 6b10 	vmov	r6, r7, d0
 8005326:	f1a9 0998 	sub.w	r9, r9, #152	; 0x98
 800532a:	46a0      	mov	r8, r4
 800532c:	f1b8 0f00 	cmp.w	r8, #0
 8005330:	da4d      	bge.n	80053ce <__kernel_rem_pio2+0x466>
 8005332:	ed9f 8baf 	vldr	d8, [pc, #700]	; 80055f0 <__kernel_rem_pio2+0x688>
 8005336:	f50d 7a90 	add.w	sl, sp, #288	; 0x120
 800533a:	2300      	movs	r3, #0
 800533c:	9304      	str	r3, [sp, #16]
 800533e:	4657      	mov	r7, sl
 8005340:	9b04      	ldr	r3, [sp, #16]
 8005342:	ebb4 0903 	subs.w	r9, r4, r3
 8005346:	d476      	bmi.n	8005436 <__kernel_rem_pio2+0x4ce>
 8005348:	4bab      	ldr	r3, [pc, #684]	; (80055f8 <__kernel_rem_pio2+0x690>)
 800534a:	461e      	mov	r6, r3
 800534c:	ab70      	add	r3, sp, #448	; 0x1c0
 800534e:	eb03 09c9 	add.w	r9, r3, r9, lsl #3
 8005352:	ed8d 8b06 	vstr	d8, [sp, #24]
 8005356:	f04f 0800 	mov.w	r8, #0
 800535a:	e05e      	b.n	800541a <__kernel_rem_pio2+0x4b2>
 800535c:	f1ca 0000 	rsb	r0, sl, #0
 8005360:	ec49 8b10 	vmov	d0, r8, r9
 8005364:	f000 fa98 	bl	8005898 <scalbn>
 8005368:	ec55 4b10 	vmov	r4, r5, d0
 800536c:	2200      	movs	r2, #0
 800536e:	4ba3      	ldr	r3, [pc, #652]	; (80055fc <__kernel_rem_pio2+0x694>)
 8005370:	ee10 0a10 	vmov	r0, s0
 8005374:	4629      	mov	r1, r5
 8005376:	f7fb fbc1 	bl	8000afc <__aeabi_dcmpge>
 800537a:	b1f8      	cbz	r0, 80053bc <__kernel_rem_pio2+0x454>
 800537c:	2200      	movs	r2, #0
 800537e:	4ba0      	ldr	r3, [pc, #640]	; (8005600 <__kernel_rem_pio2+0x698>)
 8005380:	4620      	mov	r0, r4
 8005382:	4629      	mov	r1, r5
 8005384:	f7fb f934 	bl	80005f0 <__aeabi_dmul>
 8005388:	f7fb fbcc 	bl	8000b24 <__aeabi_d2iz>
 800538c:	4606      	mov	r6, r0
 800538e:	f7fb f8c9 	bl	8000524 <__aeabi_i2d>
 8005392:	2200      	movs	r2, #0
 8005394:	4b99      	ldr	r3, [pc, #612]	; (80055fc <__kernel_rem_pio2+0x694>)
 8005396:	f7fb f92b 	bl	80005f0 <__aeabi_dmul>
 800539a:	460b      	mov	r3, r1
 800539c:	4602      	mov	r2, r0
 800539e:	4629      	mov	r1, r5
 80053a0:	4620      	mov	r0, r4
 80053a2:	f7fa ff71 	bl	8000288 <__aeabi_dsub>
 80053a6:	f7fb fbbd 	bl	8000b24 <__aeabi_d2iz>
 80053aa:	1c7c      	adds	r4, r7, #1
 80053ac:	ab0c      	add	r3, sp, #48	; 0x30
 80053ae:	f10a 0a18 	add.w	sl, sl, #24
 80053b2:	f843 0027 	str.w	r0, [r3, r7, lsl #2]
 80053b6:	f843 6024 	str.w	r6, [r3, r4, lsl #2]
 80053ba:	e7a9      	b.n	8005310 <__kernel_rem_pio2+0x3a8>
 80053bc:	4620      	mov	r0, r4
 80053be:	4629      	mov	r1, r5
 80053c0:	f7fb fbb0 	bl	8000b24 <__aeabi_d2iz>
 80053c4:	ab0c      	add	r3, sp, #48	; 0x30
 80053c6:	463c      	mov	r4, r7
 80053c8:	f843 0027 	str.w	r0, [r3, r7, lsl #2]
 80053cc:	e7a0      	b.n	8005310 <__kernel_rem_pio2+0x3a8>
 80053ce:	ab0c      	add	r3, sp, #48	; 0x30
 80053d0:	f853 0028 	ldr.w	r0, [r3, r8, lsl #2]
 80053d4:	f7fb f8a6 	bl	8000524 <__aeabi_i2d>
 80053d8:	4632      	mov	r2, r6
 80053da:	463b      	mov	r3, r7
 80053dc:	f7fb f908 	bl	80005f0 <__aeabi_dmul>
 80053e0:	2200      	movs	r2, #0
 80053e2:	e969 0102 	strd	r0, r1, [r9, #-8]!
 80053e6:	4b86      	ldr	r3, [pc, #536]	; (8005600 <__kernel_rem_pio2+0x698>)
 80053e8:	4630      	mov	r0, r6
 80053ea:	4639      	mov	r1, r7
 80053ec:	f7fb f900 	bl	80005f0 <__aeabi_dmul>
 80053f0:	f108 38ff 	add.w	r8, r8, #4294967295
 80053f4:	4606      	mov	r6, r0
 80053f6:	460f      	mov	r7, r1
 80053f8:	e798      	b.n	800532c <__kernel_rem_pio2+0x3c4>
 80053fa:	e8f9 2302 	ldrd	r2, r3, [r9], #8
 80053fe:	e8f6 0102 	ldrd	r0, r1, [r6], #8
 8005402:	f7fb f8f5 	bl	80005f0 <__aeabi_dmul>
 8005406:	4602      	mov	r2, r0
 8005408:	460b      	mov	r3, r1
 800540a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800540e:	f7fa ff3d 	bl	800028c <__adddf3>
 8005412:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8005416:	f108 0801 	add.w	r8, r8, #1
 800541a:	9b00      	ldr	r3, [sp, #0]
 800541c:	4598      	cmp	r8, r3
 800541e:	dc02      	bgt.n	8005426 <__kernel_rem_pio2+0x4be>
 8005420:	9b04      	ldr	r3, [sp, #16]
 8005422:	4598      	cmp	r8, r3
 8005424:	dde9      	ble.n	80053fa <__kernel_rem_pio2+0x492>
 8005426:	9b04      	ldr	r3, [sp, #16]
 8005428:	ed9d 7b06 	vldr	d7, [sp, #24]
 800542c:	3301      	adds	r3, #1
 800542e:	ecaa 7b02 	vstmia	sl!, {d7}
 8005432:	9304      	str	r3, [sp, #16]
 8005434:	e784      	b.n	8005340 <__kernel_rem_pio2+0x3d8>
 8005436:	9ba4      	ldr	r3, [sp, #656]	; 0x290
 8005438:	2b03      	cmp	r3, #3
 800543a:	d85d      	bhi.n	80054f8 <__kernel_rem_pio2+0x590>
 800543c:	e8df f003 	tbb	[pc, r3]
 8005440:	0226264b 	.word	0x0226264b
 8005444:	ab98      	add	r3, sp, #608	; 0x260
 8005446:	441d      	add	r5, r3
 8005448:	f5a5 759c 	sub.w	r5, r5, #312	; 0x138
 800544c:	462e      	mov	r6, r5
 800544e:	46a2      	mov	sl, r4
 8005450:	f1ba 0f00 	cmp.w	sl, #0
 8005454:	dc6e      	bgt.n	8005534 <__kernel_rem_pio2+0x5cc>
 8005456:	462e      	mov	r6, r5
 8005458:	46a2      	mov	sl, r4
 800545a:	f1ba 0f01 	cmp.w	sl, #1
 800545e:	f300 808a 	bgt.w	8005576 <__kernel_rem_pio2+0x60e>
 8005462:	2000      	movs	r0, #0
 8005464:	2100      	movs	r1, #0
 8005466:	2c01      	cmp	r4, #1
 8005468:	f300 80a6 	bgt.w	80055b8 <__kernel_rem_pio2+0x650>
 800546c:	f1bb 0f00 	cmp.w	fp, #0
 8005470:	f040 80a8 	bne.w	80055c4 <__kernel_rem_pio2+0x65c>
 8005474:	e9dd 2348 	ldrd	r2, r3, [sp, #288]	; 0x120
 8005478:	9c02      	ldr	r4, [sp, #8]
 800547a:	e9c4 2300 	strd	r2, r3, [r4]
 800547e:	e9dd 234a 	ldrd	r2, r3, [sp, #296]	; 0x128
 8005482:	e9c4 0104 	strd	r0, r1, [r4, #16]
 8005486:	e9c4 2302 	strd	r2, r3, [r4, #8]
 800548a:	e035      	b.n	80054f8 <__kernel_rem_pio2+0x590>
 800548c:	3508      	adds	r5, #8
 800548e:	ab48      	add	r3, sp, #288	; 0x120
 8005490:	441d      	add	r5, r3
 8005492:	4626      	mov	r6, r4
 8005494:	2000      	movs	r0, #0
 8005496:	2100      	movs	r1, #0
 8005498:	2e00      	cmp	r6, #0
 800549a:	da3c      	bge.n	8005516 <__kernel_rem_pio2+0x5ae>
 800549c:	f1bb 0f00 	cmp.w	fp, #0
 80054a0:	d03f      	beq.n	8005522 <__kernel_rem_pio2+0x5ba>
 80054a2:	4602      	mov	r2, r0
 80054a4:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80054a8:	9d02      	ldr	r5, [sp, #8]
 80054aa:	e9c5 2300 	strd	r2, r3, [r5]
 80054ae:	4602      	mov	r2, r0
 80054b0:	460b      	mov	r3, r1
 80054b2:	e9dd 0148 	ldrd	r0, r1, [sp, #288]	; 0x120
 80054b6:	f7fa fee7 	bl	8000288 <__aeabi_dsub>
 80054ba:	ae4a      	add	r6, sp, #296	; 0x128
 80054bc:	2501      	movs	r5, #1
 80054be:	42ac      	cmp	r4, r5
 80054c0:	da32      	bge.n	8005528 <__kernel_rem_pio2+0x5c0>
 80054c2:	f1bb 0f00 	cmp.w	fp, #0
 80054c6:	d002      	beq.n	80054ce <__kernel_rem_pio2+0x566>
 80054c8:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80054cc:	4619      	mov	r1, r3
 80054ce:	9b02      	ldr	r3, [sp, #8]
 80054d0:	e9c3 0102 	strd	r0, r1, [r3, #8]
 80054d4:	e010      	b.n	80054f8 <__kernel_rem_pio2+0x590>
 80054d6:	ab98      	add	r3, sp, #608	; 0x260
 80054d8:	441d      	add	r5, r3
 80054da:	f5a5 759c 	sub.w	r5, r5, #312	; 0x138
 80054de:	2000      	movs	r0, #0
 80054e0:	2100      	movs	r1, #0
 80054e2:	2c00      	cmp	r4, #0
 80054e4:	da11      	bge.n	800550a <__kernel_rem_pio2+0x5a2>
 80054e6:	f1bb 0f00 	cmp.w	fp, #0
 80054ea:	d002      	beq.n	80054f2 <__kernel_rem_pio2+0x58a>
 80054ec:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80054f0:	4619      	mov	r1, r3
 80054f2:	9b02      	ldr	r3, [sp, #8]
 80054f4:	e9c3 0100 	strd	r0, r1, [r3]
 80054f8:	9b03      	ldr	r3, [sp, #12]
 80054fa:	f003 0007 	and.w	r0, r3, #7
 80054fe:	f50d 7d19 	add.w	sp, sp, #612	; 0x264
 8005502:	ecbd 8b02 	vpop	{d8}
 8005506:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800550a:	e975 2302 	ldrd	r2, r3, [r5, #-8]!
 800550e:	f7fa febd 	bl	800028c <__adddf3>
 8005512:	3c01      	subs	r4, #1
 8005514:	e7e5      	b.n	80054e2 <__kernel_rem_pio2+0x57a>
 8005516:	e975 2302 	ldrd	r2, r3, [r5, #-8]!
 800551a:	f7fa feb7 	bl	800028c <__adddf3>
 800551e:	3e01      	subs	r6, #1
 8005520:	e7ba      	b.n	8005498 <__kernel_rem_pio2+0x530>
 8005522:	4602      	mov	r2, r0
 8005524:	460b      	mov	r3, r1
 8005526:	e7bf      	b.n	80054a8 <__kernel_rem_pio2+0x540>
 8005528:	e8f6 2302 	ldrd	r2, r3, [r6], #8
 800552c:	f7fa feae 	bl	800028c <__adddf3>
 8005530:	3501      	adds	r5, #1
 8005532:	e7c4      	b.n	80054be <__kernel_rem_pio2+0x556>
 8005534:	ed16 7b02 	vldr	d7, [r6, #-8]
 8005538:	e956 8904 	ldrd	r8, r9, [r6, #-16]
 800553c:	ec53 2b17 	vmov	r2, r3, d7
 8005540:	4640      	mov	r0, r8
 8005542:	4649      	mov	r1, r9
 8005544:	ed8d 7b00 	vstr	d7, [sp]
 8005548:	f7fa fea0 	bl	800028c <__adddf3>
 800554c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8005550:	4602      	mov	r2, r0
 8005552:	460b      	mov	r3, r1
 8005554:	4640      	mov	r0, r8
 8005556:	4649      	mov	r1, r9
 8005558:	f7fa fe96 	bl	8000288 <__aeabi_dsub>
 800555c:	e9dd 2300 	ldrd	r2, r3, [sp]
 8005560:	f7fa fe94 	bl	800028c <__adddf3>
 8005564:	ed9d 7b04 	vldr	d7, [sp, #16]
 8005568:	e966 0102 	strd	r0, r1, [r6, #-8]!
 800556c:	f10a 3aff 	add.w	sl, sl, #4294967295
 8005570:	ed06 7b02 	vstr	d7, [r6, #-8]
 8005574:	e76c      	b.n	8005450 <__kernel_rem_pio2+0x4e8>
 8005576:	ed16 7b02 	vldr	d7, [r6, #-8]
 800557a:	e956 8904 	ldrd	r8, r9, [r6, #-16]
 800557e:	ec53 2b17 	vmov	r2, r3, d7
 8005582:	4640      	mov	r0, r8
 8005584:	4649      	mov	r1, r9
 8005586:	ed8d 7b00 	vstr	d7, [sp]
 800558a:	f7fa fe7f 	bl	800028c <__adddf3>
 800558e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8005592:	4602      	mov	r2, r0
 8005594:	460b      	mov	r3, r1
 8005596:	4640      	mov	r0, r8
 8005598:	4649      	mov	r1, r9
 800559a:	f7fa fe75 	bl	8000288 <__aeabi_dsub>
 800559e:	e9dd 2300 	ldrd	r2, r3, [sp]
 80055a2:	f7fa fe73 	bl	800028c <__adddf3>
 80055a6:	ed9d 7b04 	vldr	d7, [sp, #16]
 80055aa:	e966 0102 	strd	r0, r1, [r6, #-8]!
 80055ae:	f10a 3aff 	add.w	sl, sl, #4294967295
 80055b2:	ed06 7b02 	vstr	d7, [r6, #-8]
 80055b6:	e750      	b.n	800545a <__kernel_rem_pio2+0x4f2>
 80055b8:	e975 2302 	ldrd	r2, r3, [r5, #-8]!
 80055bc:	f7fa fe66 	bl	800028c <__adddf3>
 80055c0:	3c01      	subs	r4, #1
 80055c2:	e750      	b.n	8005466 <__kernel_rem_pio2+0x4fe>
 80055c4:	9a02      	ldr	r2, [sp, #8]
 80055c6:	683b      	ldr	r3, [r7, #0]
 80055c8:	6013      	str	r3, [r2, #0]
 80055ca:	687b      	ldr	r3, [r7, #4]
 80055cc:	6110      	str	r0, [r2, #16]
 80055ce:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 80055d2:	6053      	str	r3, [r2, #4]
 80055d4:	68bb      	ldr	r3, [r7, #8]
 80055d6:	6093      	str	r3, [r2, #8]
 80055d8:	68fb      	ldr	r3, [r7, #12]
 80055da:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 80055de:	60d3      	str	r3, [r2, #12]
 80055e0:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80055e4:	6153      	str	r3, [r2, #20]
 80055e6:	e787      	b.n	80054f8 <__kernel_rem_pio2+0x590>
 80055e8:	00000000 	.word	0x00000000
 80055ec:	3ff00000 	.word	0x3ff00000
	...
 80055f8:	08005c50 	.word	0x08005c50
 80055fc:	41700000 	.word	0x41700000
 8005600:	3e700000 	.word	0x3e700000
 8005604:	00000000 	.word	0x00000000

08005608 <__kernel_sin>:
 8005608:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800560c:	ec55 4b10 	vmov	r4, r5, d0
 8005610:	b085      	sub	sp, #20
 8005612:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 8005616:	f1b3 5f79 	cmp.w	r3, #1044381696	; 0x3e400000
 800561a:	ed8d 1b00 	vstr	d1, [sp]
 800561e:	9002      	str	r0, [sp, #8]
 8005620:	da06      	bge.n	8005630 <__kernel_sin+0x28>
 8005622:	ee10 0a10 	vmov	r0, s0
 8005626:	4629      	mov	r1, r5
 8005628:	f7fb fa7c 	bl	8000b24 <__aeabi_d2iz>
 800562c:	2800      	cmp	r0, #0
 800562e:	d051      	beq.n	80056d4 <__kernel_sin+0xcc>
 8005630:	4622      	mov	r2, r4
 8005632:	462b      	mov	r3, r5
 8005634:	4620      	mov	r0, r4
 8005636:	4629      	mov	r1, r5
 8005638:	f7fa ffda 	bl	80005f0 <__aeabi_dmul>
 800563c:	4682      	mov	sl, r0
 800563e:	468b      	mov	fp, r1
 8005640:	4602      	mov	r2, r0
 8005642:	460b      	mov	r3, r1
 8005644:	4620      	mov	r0, r4
 8005646:	4629      	mov	r1, r5
 8005648:	f7fa ffd2 	bl	80005f0 <__aeabi_dmul>
 800564c:	a341      	add	r3, pc, #260	; (adr r3, 8005754 <__kernel_sin+0x14c>)
 800564e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005652:	4680      	mov	r8, r0
 8005654:	4689      	mov	r9, r1
 8005656:	4650      	mov	r0, sl
 8005658:	4659      	mov	r1, fp
 800565a:	f7fa ffc9 	bl	80005f0 <__aeabi_dmul>
 800565e:	a33f      	add	r3, pc, #252	; (adr r3, 800575c <__kernel_sin+0x154>)
 8005660:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005664:	f7fa fe10 	bl	8000288 <__aeabi_dsub>
 8005668:	4652      	mov	r2, sl
 800566a:	465b      	mov	r3, fp
 800566c:	f7fa ffc0 	bl	80005f0 <__aeabi_dmul>
 8005670:	a33c      	add	r3, pc, #240	; (adr r3, 8005764 <__kernel_sin+0x15c>)
 8005672:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005676:	f7fa fe09 	bl	800028c <__adddf3>
 800567a:	4652      	mov	r2, sl
 800567c:	465b      	mov	r3, fp
 800567e:	f7fa ffb7 	bl	80005f0 <__aeabi_dmul>
 8005682:	a33a      	add	r3, pc, #232	; (adr r3, 800576c <__kernel_sin+0x164>)
 8005684:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005688:	f7fa fdfe 	bl	8000288 <__aeabi_dsub>
 800568c:	4652      	mov	r2, sl
 800568e:	465b      	mov	r3, fp
 8005690:	f7fa ffae 	bl	80005f0 <__aeabi_dmul>
 8005694:	a337      	add	r3, pc, #220	; (adr r3, 8005774 <__kernel_sin+0x16c>)
 8005696:	e9d3 2300 	ldrd	r2, r3, [r3]
 800569a:	f7fa fdf7 	bl	800028c <__adddf3>
 800569e:	9b02      	ldr	r3, [sp, #8]
 80056a0:	4606      	mov	r6, r0
 80056a2:	460f      	mov	r7, r1
 80056a4:	b9db      	cbnz	r3, 80056de <__kernel_sin+0xd6>
 80056a6:	4602      	mov	r2, r0
 80056a8:	460b      	mov	r3, r1
 80056aa:	4650      	mov	r0, sl
 80056ac:	4659      	mov	r1, fp
 80056ae:	f7fa ff9f 	bl	80005f0 <__aeabi_dmul>
 80056b2:	a325      	add	r3, pc, #148	; (adr r3, 8005748 <__kernel_sin+0x140>)
 80056b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80056b8:	f7fa fde6 	bl	8000288 <__aeabi_dsub>
 80056bc:	4642      	mov	r2, r8
 80056be:	464b      	mov	r3, r9
 80056c0:	f7fa ff96 	bl	80005f0 <__aeabi_dmul>
 80056c4:	4602      	mov	r2, r0
 80056c6:	460b      	mov	r3, r1
 80056c8:	4620      	mov	r0, r4
 80056ca:	4629      	mov	r1, r5
 80056cc:	f7fa fdde 	bl	800028c <__adddf3>
 80056d0:	4604      	mov	r4, r0
 80056d2:	460d      	mov	r5, r1
 80056d4:	ec45 4b10 	vmov	d0, r4, r5
 80056d8:	b005      	add	sp, #20
 80056da:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80056de:	2200      	movs	r2, #0
 80056e0:	4b1b      	ldr	r3, [pc, #108]	; (8005750 <__kernel_sin+0x148>)
 80056e2:	e9dd 0100 	ldrd	r0, r1, [sp]
 80056e6:	f7fa ff83 	bl	80005f0 <__aeabi_dmul>
 80056ea:	4632      	mov	r2, r6
 80056ec:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80056f0:	463b      	mov	r3, r7
 80056f2:	4640      	mov	r0, r8
 80056f4:	4649      	mov	r1, r9
 80056f6:	f7fa ff7b 	bl	80005f0 <__aeabi_dmul>
 80056fa:	4602      	mov	r2, r0
 80056fc:	460b      	mov	r3, r1
 80056fe:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005702:	f7fa fdc1 	bl	8000288 <__aeabi_dsub>
 8005706:	4652      	mov	r2, sl
 8005708:	465b      	mov	r3, fp
 800570a:	f7fa ff71 	bl	80005f0 <__aeabi_dmul>
 800570e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8005712:	f7fa fdb9 	bl	8000288 <__aeabi_dsub>
 8005716:	a30c      	add	r3, pc, #48	; (adr r3, 8005748 <__kernel_sin+0x140>)
 8005718:	e9d3 2300 	ldrd	r2, r3, [r3]
 800571c:	4606      	mov	r6, r0
 800571e:	460f      	mov	r7, r1
 8005720:	4640      	mov	r0, r8
 8005722:	4649      	mov	r1, r9
 8005724:	f7fa ff64 	bl	80005f0 <__aeabi_dmul>
 8005728:	4602      	mov	r2, r0
 800572a:	460b      	mov	r3, r1
 800572c:	4630      	mov	r0, r6
 800572e:	4639      	mov	r1, r7
 8005730:	f7fa fdac 	bl	800028c <__adddf3>
 8005734:	4602      	mov	r2, r0
 8005736:	460b      	mov	r3, r1
 8005738:	4620      	mov	r0, r4
 800573a:	4629      	mov	r1, r5
 800573c:	f7fa fda4 	bl	8000288 <__aeabi_dsub>
 8005740:	e7c6      	b.n	80056d0 <__kernel_sin+0xc8>
 8005742:	bf00      	nop
 8005744:	f3af 8000 	nop.w
 8005748:	55555549 	.word	0x55555549
 800574c:	3fc55555 	.word	0x3fc55555
 8005750:	3fe00000 	.word	0x3fe00000
 8005754:	5acfd57c 	.word	0x5acfd57c
 8005758:	3de5d93a 	.word	0x3de5d93a
 800575c:	8a2b9ceb 	.word	0x8a2b9ceb
 8005760:	3e5ae5e6 	.word	0x3e5ae5e6
 8005764:	57b1fe7d 	.word	0x57b1fe7d
 8005768:	3ec71de3 	.word	0x3ec71de3
 800576c:	19c161d5 	.word	0x19c161d5
 8005770:	3f2a01a0 	.word	0x3f2a01a0
 8005774:	1110f8a6 	.word	0x1110f8a6
 8005778:	3f811111 	.word	0x3f811111

0800577c <fabs>:
 800577c:	ec53 2b10 	vmov	r2, r3, d0
 8005780:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8005784:	ec43 2b10 	vmov	d0, r2, r3
 8005788:	4770      	bx	lr
 800578a:	0000      	movs	r0, r0
 800578c:	0000      	movs	r0, r0
	...

08005790 <floor>:
 8005790:	ec51 0b10 	vmov	r0, r1, d0
 8005794:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005798:	f3c1 570a 	ubfx	r7, r1, #20, #11
 800579c:	f2a7 36ff 	subw	r6, r7, #1023	; 0x3ff
 80057a0:	2e13      	cmp	r6, #19
 80057a2:	ee10 8a10 	vmov	r8, s0
 80057a6:	460c      	mov	r4, r1
 80057a8:	ee10 5a10 	vmov	r5, s0
 80057ac:	dc35      	bgt.n	800581a <floor+0x8a>
 80057ae:	2e00      	cmp	r6, #0
 80057b0:	da17      	bge.n	80057e2 <floor+0x52>
 80057b2:	a335      	add	r3, pc, #212	; (adr r3, 8005888 <floor+0xf8>)
 80057b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80057b8:	f7fa fd68 	bl	800028c <__adddf3>
 80057bc:	2200      	movs	r2, #0
 80057be:	2300      	movs	r3, #0
 80057c0:	f7fb f9a6 	bl	8000b10 <__aeabi_dcmpgt>
 80057c4:	b150      	cbz	r0, 80057dc <floor+0x4c>
 80057c6:	2c00      	cmp	r4, #0
 80057c8:	da5a      	bge.n	8005880 <floor+0xf0>
 80057ca:	f024 4300 	bic.w	r3, r4, #2147483648	; 0x80000000
 80057ce:	ea53 0308 	orrs.w	r3, r3, r8
 80057d2:	4b2f      	ldr	r3, [pc, #188]	; (8005890 <floor+0x100>)
 80057d4:	f04f 0500 	mov.w	r5, #0
 80057d8:	bf18      	it	ne
 80057da:	461c      	movne	r4, r3
 80057dc:	4621      	mov	r1, r4
 80057de:	4628      	mov	r0, r5
 80057e0:	e025      	b.n	800582e <floor+0x9e>
 80057e2:	4f2c      	ldr	r7, [pc, #176]	; (8005894 <floor+0x104>)
 80057e4:	4137      	asrs	r7, r6
 80057e6:	ea01 0307 	and.w	r3, r1, r7
 80057ea:	4303      	orrs	r3, r0
 80057ec:	d01f      	beq.n	800582e <floor+0x9e>
 80057ee:	a326      	add	r3, pc, #152	; (adr r3, 8005888 <floor+0xf8>)
 80057f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80057f4:	f7fa fd4a 	bl	800028c <__adddf3>
 80057f8:	2200      	movs	r2, #0
 80057fa:	2300      	movs	r3, #0
 80057fc:	f7fb f988 	bl	8000b10 <__aeabi_dcmpgt>
 8005800:	2800      	cmp	r0, #0
 8005802:	d0eb      	beq.n	80057dc <floor+0x4c>
 8005804:	2c00      	cmp	r4, #0
 8005806:	bfbe      	ittt	lt
 8005808:	f44f 1380 	movlt.w	r3, #1048576	; 0x100000
 800580c:	fa43 f606 	asrlt.w	r6, r3, r6
 8005810:	19a4      	addlt	r4, r4, r6
 8005812:	ea24 0407 	bic.w	r4, r4, r7
 8005816:	2500      	movs	r5, #0
 8005818:	e7e0      	b.n	80057dc <floor+0x4c>
 800581a:	2e33      	cmp	r6, #51	; 0x33
 800581c:	dd0b      	ble.n	8005836 <floor+0xa6>
 800581e:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 8005822:	d104      	bne.n	800582e <floor+0x9e>
 8005824:	ee10 2a10 	vmov	r2, s0
 8005828:	460b      	mov	r3, r1
 800582a:	f7fa fd2f 	bl	800028c <__adddf3>
 800582e:	ec41 0b10 	vmov	d0, r0, r1
 8005832:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005836:	f2a7 4713 	subw	r7, r7, #1043	; 0x413
 800583a:	f04f 33ff 	mov.w	r3, #4294967295
 800583e:	fa23 f707 	lsr.w	r7, r3, r7
 8005842:	4238      	tst	r0, r7
 8005844:	d0f3      	beq.n	800582e <floor+0x9e>
 8005846:	a310      	add	r3, pc, #64	; (adr r3, 8005888 <floor+0xf8>)
 8005848:	e9d3 2300 	ldrd	r2, r3, [r3]
 800584c:	f7fa fd1e 	bl	800028c <__adddf3>
 8005850:	2200      	movs	r2, #0
 8005852:	2300      	movs	r3, #0
 8005854:	f7fb f95c 	bl	8000b10 <__aeabi_dcmpgt>
 8005858:	2800      	cmp	r0, #0
 800585a:	d0bf      	beq.n	80057dc <floor+0x4c>
 800585c:	2c00      	cmp	r4, #0
 800585e:	da02      	bge.n	8005866 <floor+0xd6>
 8005860:	2e14      	cmp	r6, #20
 8005862:	d103      	bne.n	800586c <floor+0xdc>
 8005864:	3401      	adds	r4, #1
 8005866:	ea25 0507 	bic.w	r5, r5, r7
 800586a:	e7b7      	b.n	80057dc <floor+0x4c>
 800586c:	2301      	movs	r3, #1
 800586e:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 8005872:	fa03 f606 	lsl.w	r6, r3, r6
 8005876:	4435      	add	r5, r6
 8005878:	45a8      	cmp	r8, r5
 800587a:	bf88      	it	hi
 800587c:	18e4      	addhi	r4, r4, r3
 800587e:	e7f2      	b.n	8005866 <floor+0xd6>
 8005880:	2500      	movs	r5, #0
 8005882:	462c      	mov	r4, r5
 8005884:	e7aa      	b.n	80057dc <floor+0x4c>
 8005886:	bf00      	nop
 8005888:	8800759c 	.word	0x8800759c
 800588c:	7e37e43c 	.word	0x7e37e43c
 8005890:	bff00000 	.word	0xbff00000
 8005894:	000fffff 	.word	0x000fffff

08005898 <scalbn>:
 8005898:	b570      	push	{r4, r5, r6, lr}
 800589a:	ec55 4b10 	vmov	r4, r5, d0
 800589e:	f3c5 520a 	ubfx	r2, r5, #20, #11
 80058a2:	4606      	mov	r6, r0
 80058a4:	462b      	mov	r3, r5
 80058a6:	b9b2      	cbnz	r2, 80058d6 <scalbn+0x3e>
 80058a8:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 80058ac:	4323      	orrs	r3, r4
 80058ae:	d03c      	beq.n	800592a <scalbn+0x92>
 80058b0:	2200      	movs	r2, #0
 80058b2:	4b33      	ldr	r3, [pc, #204]	; (8005980 <scalbn+0xe8>)
 80058b4:	4629      	mov	r1, r5
 80058b6:	ee10 0a10 	vmov	r0, s0
 80058ba:	f7fa fe99 	bl	80005f0 <__aeabi_dmul>
 80058be:	4a31      	ldr	r2, [pc, #196]	; (8005984 <scalbn+0xec>)
 80058c0:	4296      	cmp	r6, r2
 80058c2:	4604      	mov	r4, r0
 80058c4:	460d      	mov	r5, r1
 80058c6:	460b      	mov	r3, r1
 80058c8:	da13      	bge.n	80058f2 <scalbn+0x5a>
 80058ca:	a329      	add	r3, pc, #164	; (adr r3, 8005970 <scalbn+0xd8>)
 80058cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80058d0:	f7fa fe8e 	bl	80005f0 <__aeabi_dmul>
 80058d4:	e00a      	b.n	80058ec <scalbn+0x54>
 80058d6:	f240 71ff 	movw	r1, #2047	; 0x7ff
 80058da:	428a      	cmp	r2, r1
 80058dc:	d10c      	bne.n	80058f8 <scalbn+0x60>
 80058de:	ee10 2a10 	vmov	r2, s0
 80058e2:	462b      	mov	r3, r5
 80058e4:	4620      	mov	r0, r4
 80058e6:	4629      	mov	r1, r5
 80058e8:	f7fa fcd0 	bl	800028c <__adddf3>
 80058ec:	4604      	mov	r4, r0
 80058ee:	460d      	mov	r5, r1
 80058f0:	e01b      	b.n	800592a <scalbn+0x92>
 80058f2:	f3c1 520a 	ubfx	r2, r1, #20, #11
 80058f6:	3a36      	subs	r2, #54	; 0x36
 80058f8:	4432      	add	r2, r6
 80058fa:	f240 71fe 	movw	r1, #2046	; 0x7fe
 80058fe:	428a      	cmp	r2, r1
 8005900:	dd0b      	ble.n	800591a <scalbn+0x82>
 8005902:	ec45 4b11 	vmov	d1, r4, r5
 8005906:	ed9f 0b1c 	vldr	d0, [pc, #112]	; 8005978 <scalbn+0xe0>
 800590a:	f000 f83f 	bl	800598c <copysign>
 800590e:	a31a      	add	r3, pc, #104	; (adr r3, 8005978 <scalbn+0xe0>)
 8005910:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005914:	ec51 0b10 	vmov	r0, r1, d0
 8005918:	e7da      	b.n	80058d0 <scalbn+0x38>
 800591a:	2a00      	cmp	r2, #0
 800591c:	dd08      	ble.n	8005930 <scalbn+0x98>
 800591e:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8005922:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8005926:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800592a:	ec45 4b10 	vmov	d0, r4, r5
 800592e:	bd70      	pop	{r4, r5, r6, pc}
 8005930:	f112 0f35 	cmn.w	r2, #53	; 0x35
 8005934:	da0d      	bge.n	8005952 <scalbn+0xba>
 8005936:	f24c 3350 	movw	r3, #50000	; 0xc350
 800593a:	429e      	cmp	r6, r3
 800593c:	ec45 4b11 	vmov	d1, r4, r5
 8005940:	dce1      	bgt.n	8005906 <scalbn+0x6e>
 8005942:	ed9f 0b0b 	vldr	d0, [pc, #44]	; 8005970 <scalbn+0xd8>
 8005946:	f000 f821 	bl	800598c <copysign>
 800594a:	a309      	add	r3, pc, #36	; (adr r3, 8005970 <scalbn+0xd8>)
 800594c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005950:	e7e0      	b.n	8005914 <scalbn+0x7c>
 8005952:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8005956:	3236      	adds	r2, #54	; 0x36
 8005958:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800595c:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8005960:	4620      	mov	r0, r4
 8005962:	4629      	mov	r1, r5
 8005964:	2200      	movs	r2, #0
 8005966:	4b08      	ldr	r3, [pc, #32]	; (8005988 <scalbn+0xf0>)
 8005968:	e7b2      	b.n	80058d0 <scalbn+0x38>
 800596a:	bf00      	nop
 800596c:	f3af 8000 	nop.w
 8005970:	c2f8f359 	.word	0xc2f8f359
 8005974:	01a56e1f 	.word	0x01a56e1f
 8005978:	8800759c 	.word	0x8800759c
 800597c:	7e37e43c 	.word	0x7e37e43c
 8005980:	43500000 	.word	0x43500000
 8005984:	ffff3cb0 	.word	0xffff3cb0
 8005988:	3c900000 	.word	0x3c900000

0800598c <copysign>:
 800598c:	ec53 2b10 	vmov	r2, r3, d0
 8005990:	ee11 0a90 	vmov	r0, s3
 8005994:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 8005998:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 800599c:	ea41 0300 	orr.w	r3, r1, r0
 80059a0:	ec43 2b10 	vmov	d0, r2, r3
 80059a4:	4770      	bx	lr
	...

080059a8 <_sbrk>:
 80059a8:	4b04      	ldr	r3, [pc, #16]	; (80059bc <_sbrk+0x14>)
 80059aa:	6819      	ldr	r1, [r3, #0]
 80059ac:	4602      	mov	r2, r0
 80059ae:	b909      	cbnz	r1, 80059b4 <_sbrk+0xc>
 80059b0:	4903      	ldr	r1, [pc, #12]	; (80059c0 <_sbrk+0x18>)
 80059b2:	6019      	str	r1, [r3, #0]
 80059b4:	6818      	ldr	r0, [r3, #0]
 80059b6:	4402      	add	r2, r0
 80059b8:	601a      	str	r2, [r3, #0]
 80059ba:	4770      	bx	lr
 80059bc:	200000b4 	.word	0x200000b4
 80059c0:	2001d720 	.word	0x2001d720

080059c4 <_init>:
 80059c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80059c6:	bf00      	nop
 80059c8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80059ca:	bc08      	pop	{r3}
 80059cc:	469e      	mov	lr, r3
 80059ce:	4770      	bx	lr

080059d0 <_fini>:
 80059d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80059d2:	bf00      	nop
 80059d4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80059d6:	bc08      	pop	{r3}
 80059d8:	469e      	mov	lr, r3
 80059da:	4770      	bx	lr
