{"container_type": "Author", "filled": ["basics", "indices", "counts", "coauthors", "publications", "public_access"], "source": "SEARCH_AUTHOR_SNIPPETS", "scholar_id": "83MkY1wAAAAJ", "url_picture": "https://scholar.google.com/citations?view_op=medium_photo&user=83MkY1wAAAAJ", "name": "Goerschwin Fey", "affiliation": "Hamburg University of Technology", "email_domain": "@tuhh.de", "interests": [], "citedby": 2445, "organization": 16127495845435899069, "homepage": "https://www.tuhh.de/es/ce/people/gfey.html", "citedby5y": 644, "hindex": 25, "hindex5y": 14, "i10index": 67, "i10index5y": 18, "cites_per_year": {"2003": 9, "2004": 16, "2005": 40, "2006": 64, "2007": 87, "2008": 114, "2009": 162, "2010": 163, "2011": 123, "2012": 131, "2013": 182, "2014": 204, "2015": 214, "2016": 223, "2017": 126, "2018": 113, "2019": 126, "2020": 96, "2021": 108, "2022": 74}, "coauthors": [], "publications": [{"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "On acceleration of SAT-based ATPG for industrial designs", "pub_year": "2008", "citation": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and \u2026, 2008"}, "filled": false, "author_pub_id": "83MkY1wAAAAJ:t6usbXjVLHcC", "num_citations": 119, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13721727634431387305", "cites_id": ["13721727634431387305"], "public_access": false}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Advanced BDD optimization", "pub_year": "2005", "citation": "Springer Science & Business Media, 2005"}, "filled": false, "author_pub_id": "83MkY1wAAAAJ:r0BpntZqJG4C", "num_citations": 107, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12211546265190199362", "cites_id": ["12211546265190199362"], "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Automatic fault localization for property checking", "pub_year": "2008", "citation": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and \u2026, 2008"}, "filled": false, "author_pub_id": "83MkY1wAAAAJ:RHpTSmoSYBkC", "num_citations": 106, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1970311267659936668", "cites_id": ["1970311267659936668"], "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Synthesis of fully testable circuits from BDDs", "pub_year": "2004", "citation": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and \u2026, 2004"}, "filled": false, "author_pub_id": "83MkY1wAAAAJ:j3f4tGmQtD8C", "num_citations": 93, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11737764079125163053", "cites_id": ["11737764079125163053"], "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Using unsatisfiable cores to debug multiple design errors", "pub_year": "2008", "citation": "Proceedings of the 18th ACM Great Lakes symposium on VLSI, 77-82, 2008"}, "filled": false, "author_pub_id": "83MkY1wAAAAJ:4JMBOYKVnBMC", "num_citations": 87, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3643838434078516397", "cites_id": ["3643838434078516397"], "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "PASSAT: Efficient SAT-based test pattern generation for industrial circuits", "pub_year": "2005", "citation": "IEEE computer society annual symposium on VLSI: new frontiers in VLSI Design \u2026, 2005"}, "filled": false, "author_pub_id": "83MkY1wAAAAJ:iH-uZ7U-co4C", "num_citations": 75, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7064474697314596469", "cites_id": ["7064474697314596469"], "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Test pattern generation using Boolean proof engines", "pub_year": "2009", "citation": "Springer Science & Business Media, 2009"}, "filled": false, "author_pub_id": "83MkY1wAAAAJ:isC4tDSrTZIC", "num_citations": 65, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14688132782291706673", "cites_id": ["14688132782291706673"], "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "SWORD: A SAT like prover using word level information", "pub_year": "2009", "citation": "VLSI-SoC: Advanced Topics on Systems on a Chip, 1-17, 2009"}, "filled": false, "author_pub_id": "83MkY1wAAAAJ:maZDTaKrznsC", "num_citations": 65, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5994188894972473304", "cites_id": ["5994188894972473304"], "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Automatic generation of complex properties for hardware designs", "pub_year": "2008", "citation": "Proceedings of the conference on Design, automation and test in Europe, 545-548, 2008"}, "filled": false, "author_pub_id": "83MkY1wAAAAJ:JV2RwH3_ST0C", "num_citations": 56, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10869699862815769568", "cites_id": ["10869699862815769568"], "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "ParSyC: an efficient SystemC parser", "pub_year": "2004", "citation": "In Workshop on Synthesis And System Integration of Mixed Information \u2026, 2004"}, "filled": false, "author_pub_id": "83MkY1wAAAAJ:k_IJM867U9cC", "num_citations": 52, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4854409406273916804", "cites_id": ["4854409406273916804"], "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Minimizing the number of paths in BDDs: Theory and algorithm", "pub_year": "2005", "citation": "IEEE Transactions on Computer-Aided Design of Integrated circuits and \u2026, 2005"}, "filled": false, "author_pub_id": "83MkY1wAAAAJ:WA5NYHcadZ8C", "num_citations": 48, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8460686373781595946", "cites_id": ["8460686373781595946"], "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "WoLFram-a word level framework for formal verification", "pub_year": "2009", "citation": "2009 IEEE/IFIP International Symposium on Rapid System Prototyping, 11-17, 2009"}, "filled": false, "author_pub_id": "83MkY1wAAAAJ:TFP_iSt0sucC", "num_citations": 46, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16413028254069421570", "cites_id": ["16413028254069421570"], "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "A basis for formal robustness checking", "pub_year": "2008", "citation": "9th International Symposium on Quality Electronic Design (isqed 2008), 784-789, 2008"}, "filled": false, "author_pub_id": "83MkY1wAAAAJ:M3NEmzRMIkIC", "num_citations": 46, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9774856185078590137", "cites_id": ["9774856185078590137"], "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Cost-efficient block verification for a UMTS up-link chip-rate coprocessor", "pub_year": "2004", "citation": "Proceedings Design, Automation and Test in Europe Conference and Exhibition \u2026, 2004"}, "filled": false, "author_pub_id": "83MkY1wAAAAJ:bEWYMUwI8FkC", "num_citations": 44, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8876793243481928187", "cites_id": ["8876793243481928187"], "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Effective robustness analysis using bounded model checking techniques", "pub_year": "2011", "citation": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and \u2026, 2011"}, "filled": false, "author_pub_id": "83MkY1wAAAAJ:vV6vV6tmYwMC", "num_citations": 41, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3205320244332414697", "cites_id": ["3205320244332414697"], "public_access": true}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "OBC-NG: Towards a reconfigurable on-board computing architecture for spacecraft", "pub_year": "2014", "citation": "2014 IEEE Aerospace Conference, 1-13, 2014"}, "filled": false, "author_pub_id": "83MkY1wAAAAJ:5awf1xo2G04C", "num_citations": 39, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2163101102306975307", "cites_id": ["2163101102306975307"], "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Project-based learning in student teams in computer science education", "pub_year": "2005", "citation": "Facta universitatis-series: Electronics and Energetics 18 (2), 165-180, 2005"}, "filled": false, "author_pub_id": "83MkY1wAAAAJ:70eg2SAEIzsC", "num_citations": 38, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10575715362876341452", "cites_id": ["10575715362876341452"], "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "metaSMT: Focus on Your Application not on Solver Integration.", "pub_year": "2011", "citation": "DIFTS@ FMCAD, 2011"}, "filled": false, "author_pub_id": "83MkY1wAAAAJ:YFjsv_pBGBYC", "num_citations": 37, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9633296875488099773", "cites_id": ["9633296875488099773"], "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "SyCE: An integrated environment for system design in SystemC", "pub_year": "2005", "citation": "16th IEEE International Workshop on Rapid System Prototyping (RSP'05), 258-260, 2005"}, "filled": false, "author_pub_id": "83MkY1wAAAAJ:blknAaTinKkC", "num_citations": 37, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14327688331919495491", "cites_id": ["14327688331919495491"], "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Computing bounds for fault tolerance using formal techniques", "pub_year": "2009", "citation": "Proceedings of the 46th Annual Design Automation Conference, 190-195, 2009"}, "filled": false, "author_pub_id": "83MkY1wAAAAJ:hMod-77fHWUC", "num_citations": 33, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2405825444015123433", "cites_id": ["2405825444015123433"], "public_access": true}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Increasing the accuracy of SAT-based debugging", "pub_year": "2009", "citation": "2009 Design, Automation & Test in Europe Conference & Exhibition, 1326-1331, 2009"}, "filled": false, "author_pub_id": "83MkY1wAAAAJ:NMxIlDl6LWMC", "num_citations": 33, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1419009824118884246", "cites_id": ["1419009824118884246"], "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Finding good counter-examples to aid design verification", "pub_year": "2003", "citation": "First ACM and IEEE International Conference on Formal Methods and Models for \u2026, 2003"}, "filled": false, "author_pub_id": "83MkY1wAAAAJ:HE397vMXCloC", "num_citations": 31, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7775640254408660119", "cites_id": ["7775640254408660119"], "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Improving simulation-based verification by means of formal methods", "pub_year": "2004", "citation": "ASP-DAC 4, 640-643, 2004"}, "filled": false, "author_pub_id": "83MkY1wAAAAJ:GnPB-g6toBAC", "num_citations": 27, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8673723623300203412", "cites_id": ["8673723623300203412"], "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Utilizing BDDs for disjoint SOP minimization", "pub_year": "2002", "citation": "The 2002 45th Midwest Symposium on Circuits and Systems, 2002. MWSCAS-2002 \u2026, 2002"}, "filled": false, "author_pub_id": "83MkY1wAAAAJ:Mojj43d5GZwC", "num_citations": 27, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15436760604902370711", "cites_id": ["15436760604902370711"], "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "BDD circuit optimization for path delay fault testability", "pub_year": "2004", "citation": "Euromicro Symposium on Digital System Design, 2004. DSD 2004., 168-172, 2004"}, "filled": false, "author_pub_id": "83MkY1wAAAAJ:NaGl4SEjCO4C", "num_citations": 25, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10493724573292562487", "cites_id": ["10493724573292562487"], "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "MONSOON: SAT-based ATPG for path delay faults using multiple-valued logics", "pub_year": "2010", "citation": "Journal of Electronic Testing 26 (3), 307-322, 2010"}, "filled": false, "author_pub_id": "83MkY1wAAAAJ:35N4QoGY0k4C", "num_citations": 24, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16890995929875954424", "cites_id": ["16890995929875954424"], "public_access": true}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Using QBF to increase accuracy of SAT-based debugging", "pub_year": "2010", "citation": "Proceedings of 2010 IEEE International Symposium on Circuits and Systems \u2026, 2010"}, "filled": false, "author_pub_id": "83MkY1wAAAAJ:lSLTfruPkqcC", "num_citations": 24, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4318590296438953263", "cites_id": ["4318590296438953263"], "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Efficiency of multi-valued encoding in SAT-based ATPG", "pub_year": "2006", "citation": "36th International Symposium on Multiple-Valued Logic (ISMVL'06), 25-25, 2006"}, "filled": false, "author_pub_id": "83MkY1wAAAAJ:ns9cj8rnVeAC", "num_citations": 24, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1546043876830111380", "cites_id": ["1546043876830111380"], "public_access": true}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "SPIHT implemented in a XC4000 device", "pub_year": "2002", "citation": "The 2002 45th Midwest Symposium on Circuits and Systems, 2002. MWSCAS-2002 \u2026, 2002"}, "filled": false, "author_pub_id": "83MkY1wAAAAJ:O3NaXMp0MMsC", "num_citations": 24, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5546016200239962949", "cites_id": ["5546016200239962949"], "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Minimizing the number of paths in BDDs", "pub_year": "2002", "citation": "Proceedings. 15th Symposium on Integrated Circuits and Systems Design, 359-364, 2002"}, "filled": false, "author_pub_id": "83MkY1wAAAAJ:RGFaLdJalmkC", "num_citations": 23, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10008495660026534678", "cites_id": ["10008495660026534678"], "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Transaction-based online debug for NoC-based multiprocessor SoCs", "pub_year": "2015", "citation": "Microprocessors and Microsystems 39 (3), 157-166, 2015"}, "filled": false, "author_pub_id": "83MkY1wAAAAJ:ZHo1McVdvXMC", "num_citations": 21, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11124921402389304841", "cites_id": ["11124921402389304841"], "public_access": true}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Reliability analysis reloaded: How will we survive?", "pub_year": "2013", "citation": "2013 Design, Automation & Test in Europe Conference & Exhibition (DATE), 358-367, 2013"}, "filled": false, "author_pub_id": "83MkY1wAAAAJ:EUQCXRtRnyEC", "num_citations": 21, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15652084062727090860", "cites_id": ["15652084062727090860"], "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "FoREnSiC\u2013an automatic debugging environment for C programs", "pub_year": "2012", "citation": "Haifa Verification Conference, 260-265, 2012"}, "filled": false, "author_pub_id": "83MkY1wAAAAJ:pyW8ca7W8N0C", "num_citations": 21, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9496957611383154089", "cites_id": ["9496957611383154089"], "public_access": true}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Automatic fault localization for property checking", "pub_year": "2006", "citation": "Haifa Verification Conference, 50-64, 2006"}, "filled": false, "author_pub_id": "83MkY1wAAAAJ:RYcK_YlVTxYC", "num_citations": 21, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2349129933728433282", "cites_id": ["2349129933728433282"], "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Efficient hierarchical system debugging for property checking", "pub_year": "2005", "citation": "IEEE Workshop on Design and Diagnostics of Electronic Circuits and Systems \u2026, 2005"}, "filled": false, "author_pub_id": "83MkY1wAAAAJ:BqipwSGYUEgC", "num_citations": 21, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8246805481292565788", "cites_id": ["8246805481292565788"], "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Experimental studies on SAT-based test pattern generation for industrial circuits", "pub_year": "2005", "citation": "2005 6th International Conference on ASIC 2, 970-972, 2005"}, "filled": false, "author_pub_id": "83MkY1wAAAAJ:ldfaerwXgEUC", "num_citations": 20, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14091427155585846817", "cites_id": ["14091427155585846817"], "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "metaSMT: focus on your application and not on solver integration", "pub_year": "2017", "citation": "International Journal on Software Tools for Technology Transfer 19 (5), 605-621, 2017"}, "filled": false, "author_pub_id": "83MkY1wAAAAJ:URolC5Kub84C", "num_citations": 19, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=18131617701498100203", "cites_id": ["18131617701498100203"], "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "On modeling and evaluation of logic circuits under timing variations", "pub_year": "2012", "citation": "2012 15th Euromicro Conference on Digital System Design, 431-436, 2012"}, "filled": false, "author_pub_id": "83MkY1wAAAAJ:2P1L_qKh6hAC", "num_citations": 18, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11906078256063066048", "cites_id": ["11906078256063066048"], "public_access": true}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Debug automation for synchronization bugs at RTL", "pub_year": "2014", "citation": "2014 27th International Conference on VLSI Design and 2014 13th \u2026, 2014"}, "filled": false, "author_pub_id": "83MkY1wAAAAJ:AXPGKjj_ei8C", "num_citations": 17, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5316793850422096582", "cites_id": ["5316793850422096582"], "public_access": true}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Automated design debugging in a testbench-based verification environment", "pub_year": "2013", "citation": "Microprocessors and Microsystems 37 (2), 206-217, 2013"}, "filled": false, "author_pub_id": "83MkY1wAAAAJ:J_g5lzvAfSwC", "num_citations": 17, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6341642470548170989", "cites_id": ["6341642470548170989"], "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Automated design debugging in a testbench-based verification environment", "pub_year": "2011", "citation": "2011 14th Euromicro Conference on Digital System Design, 479-486, 2011"}, "filled": false, "author_pub_id": "83MkY1wAAAAJ:dBIO0h50nwkC", "num_citations": 17, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11463655410601807900", "cites_id": ["11463655410601807900"], "public_access": true}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Advanced verification by automatic property generation", "pub_year": "2009", "citation": "IET computers & digital techniques 3 (4), 338-353, 2009"}, "filled": false, "author_pub_id": "83MkY1wAAAAJ:a0OBvERweLwC", "num_citations": 17, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4017648403294817672", "cites_id": ["4017648403294817672"], "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Disjoint sum of product minimization by evolutionary algorithms", "pub_year": "2004", "citation": "Workshops on Applications of Evolutionary Computation, 198-207, 2004"}, "filled": false, "author_pub_id": "83MkY1wAAAAJ:M05iB0D1s5AC", "num_citations": 17, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2660494682498924429", "cites_id": ["2660494682498924429"], "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Test case generation from mutants using model checking techniques", "pub_year": "2011", "citation": "2011 IEEE Fourth International Conference on Software Testing, Verification \u2026, 2011"}, "filled": false, "author_pub_id": "83MkY1wAAAAJ:cFHS6HbyZ2cC", "num_citations": 16, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11501761572278162094", "cites_id": ["11501761572278162094"], "public_access": true}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Complete and effective robustness checking by means of interpolation", "pub_year": "2012", "citation": "2012 Formal Methods in Computer-Aided Design (FMCAD), 82-90, 2012"}, "filled": false, "author_pub_id": "83MkY1wAAAAJ:JoZmwDi-zQgC", "num_citations": 15, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7554771907756521056", "cites_id": ["7554771907756521056"], "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Utilizing don't care states in SAT-based bounded sequential problems", "pub_year": "2005", "citation": "Proceedings of the 15th ACM Great Lakes symposium on VLSI, 264-269, 2005"}, "filled": false, "author_pub_id": "83MkY1wAAAAJ:g5m5HwL7SMYC", "num_citations": 15, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10948465853972696306", "cites_id": ["10948465853972696306"], "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Property mining using dynamic dependency graphs", "pub_year": "2017", "citation": "2017 22nd Asia and South Pacific Design Automation Conference (ASP-DAC), 244-250, 2017"}, "filled": false, "author_pub_id": "83MkY1wAAAAJ:LI9QrySNdTsC", "num_citations": 14, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11797234678484191547", "cites_id": ["11797234678484191547"], "public_access": true}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Scalability of a base level design for an on-board-computer for scientific missions", "pub_year": "2014", "citation": "DASIA 2014-DAta Systems In Aerospace 725, 38, 2014"}, "filled": false, "author_pub_id": "83MkY1wAAAAJ:tKAzc9rXhukC", "num_citations": 14, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6766683051263566709", "cites_id": ["6766683051263566709"], "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Reusing learned information in SAT-based ATPG", "pub_year": "2007", "citation": "20th International Conference on VLSI Design held jointly with 6th \u2026, 2007"}, "filled": false, "author_pub_id": "83MkY1wAAAAJ:SeFeTyx0c_EC", "num_citations": 14, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15555012628297526379", "cites_id": ["15555012628297526379"], "public_access": true}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Synthesizing adaptive test strategies from temporal logic specifications", "pub_year": "2019", "citation": "Formal methods in system design 55 (2), 103-135, 2019"}, "filled": false, "author_pub_id": "83MkY1wAAAAJ:IRz6iEL74y4C", "num_citations": 13, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16956619015078561759", "cites_id": ["16956619015078561759"], "public_access": true}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Towards self-explaining digital systems: A design methodology for the next generation", "pub_year": "2018", "citation": "2018 IEEE 3rd International Verification and Security Workshop (IVSW), 1-6, 2018"}, "filled": false, "author_pub_id": "83MkY1wAAAAJ:bz8QjSJIRt4C", "num_citations": 13, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14259375610071386058", "cites_id": ["14259375610071386058"], "public_access": true}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Automated debugging from pre-silicon to post-silicon", "pub_year": "2015", "citation": "Debug Automation from Pre-Silicon to Post-Silicon, 49-62, 2015"}, "filled": false, "author_pub_id": "83MkY1wAAAAJ:yD5IFk8b50cC", "num_citations": 13, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=649077001261392275", "cites_id": ["649077001261392275"], "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Debug automation for logic circuits under timing variations", "pub_year": "2013", "citation": "IEEE Design & Test 30 (6), 60-69, 2013"}, "filled": false, "author_pub_id": "83MkY1wAAAAJ:Y5dfb0dijaUC", "num_citations": 13, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17744221396961963079", "cites_id": ["17744221396961963079"], "public_access": false}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "On the relation between simulation-based and SAT-based diagnosis", "pub_year": "2006", "citation": "Proceedings of the Design Automation & Test in Europe Conference 1, 6 pp., 2006"}, "filled": false, "author_pub_id": "83MkY1wAAAAJ:pqnbT2bcN3wC", "num_citations": 13, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9946860461506294039", "cites_id": ["9946860461506294039"], "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Exact diagnosis using Boolean satisfiability", "pub_year": "2016", "citation": "2016 IEEE/ACM International Conference on Computer-Aided Design (ICCAD), 1-8, 2016"}, "filled": false, "author_pub_id": "83MkY1wAAAAJ:BwyfMAYsbu0C", "num_citations": 12, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12292426853768378354", "cites_id": ["12292426853768378354"], "public_access": true}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Robustness check for multiple faults using formal techniques", "pub_year": "2009", "citation": "2009 12th Euromicro Conference on Digital System Design, Architectures \u2026, 2009"}, "filled": false, "author_pub_id": "83MkY1wAAAAJ:f2IySw72cVMC", "num_citations": 12, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10458428066456951143", "cites_id": ["10458428066456951143"], "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Experimental studies on SAT-based ATPG for gate delay faults", "pub_year": "2007", "citation": "37th International Symposium on Multiple-Valued Logic (ISMVL'07), 6-6, 2007"}, "filled": false, "author_pub_id": "83MkY1wAAAAJ:u_35RYKgDlwC", "num_citations": 12, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=953733154032245333", "cites_id": ["953733154032245333"], "public_access": true}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "BDD based synthesis of symmetric functions with full path-delay fault testability", "pub_year": "2003", "citation": "2003 Test Symposium, 290-290, 2003"}, "filled": false, "author_pub_id": "83MkY1wAAAAJ:HoB7MX3m0LUC", "num_citations": 12, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14738561737699391210", "cites_id": ["14738561737699391210"], "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "A better-than-worst-case robustness measure", "pub_year": "2010", "citation": "13th IEEE Symposium on Design and Diagnostics of Electronic Circuits and \u2026, 2010"}, "filled": false, "author_pub_id": "83MkY1wAAAAJ:_B80troHkn4C", "num_citations": 11, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5638103689452384708", "cites_id": ["5638103689452384708"], "public_access": true}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "SAT-based ATPG for path delay faults in sequential circuits", "pub_year": "2007", "citation": "2007 IEEE International Symposium on Circuits and Systems (ISCAS), 3671-3674, 2007"}, "filled": false, "author_pub_id": "83MkY1wAAAAJ:zA6iFVUQeVQC", "num_citations": 11, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7010129442183030743", "cites_id": ["7010129442183030743"], "public_access": true}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "MuTaTe: An efficient design for testability technique for multiplexor based circuits", "pub_year": "2003", "citation": "Proceedings of the 13th ACM Great Lakes symposium on VLSI, 80-83, 2003"}, "filled": false, "author_pub_id": "83MkY1wAAAAJ:dfsIfKJdRG4C", "num_citations": 11, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3530096047920930973", "cites_id": ["3530096047920930973"], "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Efficient automated speedpath debugging", "pub_year": "2015", "citation": "Debug Automation from Pre-Silicon to Post-Silicon, 115-129, 2015"}, "filled": false, "author_pub_id": "83MkY1wAAAAJ:tkaPQYYpVKoC", "num_citations": 10, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10542498932303714411", "cites_id": ["10542498932303714411"], "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "FAuST: A framework for formal verification, automated debugging, and software test generation", "pub_year": "2012", "citation": "International SPIN Workshop on Model Checking of Software, 234-240, 2012"}, "filled": false, "author_pub_id": "83MkY1wAAAAJ:UxriW0iASnsC", "num_citations": 10, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=18217192169320012087", "cites_id": ["18217192169320012087"], "public_access": true}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Automated feature localization for hardware designs using coverage metrics", "pub_year": "2012", "citation": "Proceedings of the 49th Annual Design Automation Conference, 941-946, 2012"}, "filled": false, "author_pub_id": "83MkY1wAAAAJ:b0M2c_1WBrUC", "num_citations": 10, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4884338658774325163", "cites_id": ["4884338658774325163"], "public_access": true}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Evaluation of cardinality constraints on SMT-based debugging", "pub_year": "2009", "citation": "2009 39th International Symposium on Multiple-Valued Logic, 298-303, 2009"}, "filled": false, "author_pub_id": "83MkY1wAAAAJ:_xSYboBqXhAC", "num_citations": 10, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11714945040058795411", "cites_id": ["11714945040058795411"], "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Combining multi-valued logics in SAT-based ATPG for path delay faults", "pub_year": "2007", "citation": "2007 5th IEEE/ACM International Conference on Formal Methods and Models for \u2026, 2007"}, "filled": false, "author_pub_id": "83MkY1wAAAAJ:eMMeJKvmdy0C", "num_citations": 10, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6797441085772364304", "cites_id": ["6797441085772364304"], "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Algorithms for Taylor expansion diagrams [IC design/verification applications]", "pub_year": "2004", "citation": "Proceedings. 34th International Symposium on Multiple-Valued Logic, 235-240, 2004"}, "filled": false, "author_pub_id": "83MkY1wAAAAJ:3s1wT3WcHBgC", "num_citations": 10, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14768257193563416073", "cites_id": ["14768257193563416073"], "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Adaptive compression schemes for housekeeping data", "pub_year": "2017", "citation": "2017 IEEE Aerospace Conference, 1-12, 2017"}, "filled": false, "author_pub_id": "83MkY1wAAAAJ:S16KYo8Pm5AC", "num_citations": 9, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12036137193009395149", "cites_id": ["12036137193009395149"], "public_access": false}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Multilevel design understanding: from specification to logic", "pub_year": "2016", "citation": "2016 IEEE/ACM International Conference on Computer-Aided Design (ICCAD), 1-6, 2016"}, "filled": false, "author_pub_id": "83MkY1wAAAAJ:4MWp96NkSFoC", "num_citations": 9, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6484557990156011354", "cites_id": ["6484557990156011354"], "public_access": true}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Debugging HDL designs based on functional equivalences with high-level specifications", "pub_year": "2013", "citation": "2013 IEEE 16th International Symposium on Design and Diagnostics of \u2026, 2013"}, "filled": false, "author_pub_id": "83MkY1wAAAAJ:dTyEYWd-f8wC", "num_citations": 9, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2618400024057957001", "cites_id": ["2618400024057957001"], "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Tuning dynamic data flow analysis to support design understanding", "pub_year": "2013", "citation": "2013 Design, Automation & Test in Europe Conference & Exhibition (DATE \u2026, 2013"}, "filled": false, "author_pub_id": "83MkY1wAAAAJ:PELIpwtuRlgC", "num_citations": 9, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14383190156595109490", "cites_id": ["14383190156595109490"], "public_access": true}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Design understanding by automatic property generation", "pub_year": "2004", "citation": "Workshop on Synthesis And System Integration of Mixed Information \u2026, 2004"}, "filled": false, "author_pub_id": "83MkY1wAAAAJ:rO6llkc54NcC", "num_citations": 9, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4275342964063500014", "cites_id": ["4275342964063500014"], "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "CEGAR-based EF synthesis of Boolean functions with an application to circuit rectification", "pub_year": "2017", "citation": "2017 22nd Asia and South Pacific Design Automation Conference (ASP-DAC), 251-256, 2017"}, "filled": false, "author_pub_id": "83MkY1wAAAAJ:tuHXwOkdijsC", "num_citations": 8, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8779952805095710221", "cites_id": ["8779952805095710221"], "public_access": true}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "SAT-based speedpath debugging using waveforms", "pub_year": "2014", "citation": "2014 19th IEEE European Test Symposium (ETS), 1-6, 2014"}, "filled": false, "author_pub_id": "83MkY1wAAAAJ:SdhP9T11ey4C", "num_citations": 8, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3903497642782227081", "cites_id": ["3903497642782227081"], "public_access": false}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "A logic for cardinality constraints", "pub_year": "2014", "citation": "MBMV, 217-220, 2014"}, "filled": false, "author_pub_id": "83MkY1wAAAAJ:OcBU2YAGkTUC", "num_citations": 8, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5296216408817677711", "cites_id": ["5296216408817677711"], "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Latency analysis for sequential circuits", "pub_year": "2011", "citation": "2011 Sixteenth IEEE European Test Symposium, 129-134, 2011"}, "filled": false, "author_pub_id": "83MkY1wAAAAJ:-f6ydRqryjwC", "num_citations": 8, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17299268126626432736", "cites_id": ["17299268126626432736"], "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Identifying a subset of System Verilog assertions for efficient bounded model checking", "pub_year": "2008", "citation": "2008 11th EUROMICRO Conference on Digital System Design Architectures \u2026, 2008"}, "filled": false, "author_pub_id": "83MkY1wAAAAJ:D03iK_w7-QYC", "num_citations": 8, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5200797638651211862", "cites_id": ["5200797638651211862"], "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Studies on integrating SAT-based ATPG in an industrial environment", "pub_year": "2007", "citation": "GI/ITG Workshop \u201cTestmethoden und Zuverl\u00e4ssigkeit von Schaltungen und Systemen, 2007"}, "filled": false, "author_pub_id": "83MkY1wAAAAJ:4OULZ7Gr8RgC", "num_citations": 8, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1129523622204692111", "cites_id": ["1129523622204692111"], "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Building free binary decision diagrams using SAT solvers", "pub_year": "2007", "citation": "Facta universitatis-series: Electronics and Energetics 20 (3), 381-394, 2007"}, "filled": false, "author_pub_id": "83MkY1wAAAAJ:fPk4N6BV_jEC", "num_citations": 8, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15519932026915952039", "cites_id": ["15519932026915952039"], "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Automatic test pattern generation", "pub_year": "2006", "citation": "International School on Formal Methods for the Design of Computer \u2026, 2006"}, "filled": false, "author_pub_id": "83MkY1wAAAAJ:CHSYGLWDkRkC", "num_citations": 8, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=637481880217840671", "cites_id": ["637481880217840671"], "public_access": true}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "A hybrid approach combining symbolic and structural techniques for disjoint SOP minimization", "pub_year": "2003", "citation": "In Workshop on Synthesis And System Integration of Mixed Information \u2026, 2003"}, "filled": false, "author_pub_id": "83MkY1wAAAAJ:bFI3QPDXJZMC", "num_citations": 8, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12331060646706752228", "cites_id": ["12331060646706752228"], "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Temporal redundancy latch-based architecture for soft error mitigation", "pub_year": "2017", "citation": "2017 IEEE 23rd International Symposium on On-Line Testing and Robust System \u2026, 2017"}, "filled": false, "author_pub_id": "83MkY1wAAAAJ:PoWvk5oyLR8C", "num_citations": 7, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4589845932887579155", "cites_id": ["4589845932887579155"], "public_access": true}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Model-based diagnosis versus error explanation", "pub_year": "2012", "citation": "Tenth ACM/IEEE International Conference on Formal Methods and Models for \u2026, 2012"}, "filled": false, "author_pub_id": "83MkY1wAAAAJ:xtRiw3GOFMkC", "num_citations": 7, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13893059507025719966", "cites_id": ["13893059507025719966"], "public_access": true}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Design Understanding: From Logic to Specification*", "pub_year": "2018", "citation": "2018 IFIP/IEEE International Conference on Very Large Scale Integration \u2026, 2018"}, "filled": false, "author_pub_id": "83MkY1wAAAAJ:NXb4pA-qfm4C", "num_citations": 6, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17548913630706341164", "cites_id": ["17548913630706341164"], "public_access": true}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "A high-level approach to analyze the effects of soft errors on lossless compression algorithms", "pub_year": "2017", "citation": "Journal of Electronic Testing 33 (1), 53-64, 2017"}, "filled": false, "author_pub_id": "83MkY1wAAAAJ:VaXvl8Fpj5cC", "num_citations": 6, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13604649608746411701", "cites_id": ["13604649608746411701"], "public_access": false}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "On the robustness of DCT-based compression algorithms for space applications", "pub_year": "2016", "citation": "2016 IEEE 22nd International Symposium on On-Line Testing and Robust System \u2026, 2016"}, "filled": false, "author_pub_id": "83MkY1wAAAAJ:Z5m8FVwuT1cC", "num_citations": 6, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10624779422398941078", "cites_id": ["10624779422398941078"], "public_access": true}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Obc-ng concept and implementation", "pub_year": "2016", "citation": "Deutsches Zentrum f\u00fcr Luft-und Raumfahrt (DLR), 2016"}, "filled": false, "author_pub_id": "83MkY1wAAAAJ:kzcrU_BdoSEC", "num_citations": 6, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4669262007413733536", "cites_id": ["4669262007413733536"], "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Empirical results on parity-based soft error detection with software-based retry", "pub_year": "2015", "citation": "2015 Nordic Circuits and Systems Conference (NORCAS): NORCHIP \u2026, 2015"}, "filled": false, "author_pub_id": "83MkY1wAAAAJ:Fu2w8maKXqMC", "num_citations": 6, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5346171890607923908", "cites_id": ["5346171890607923908"], "public_access": true}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Automated post-silicon debugging of failing speedpaths", "pub_year": "2012", "citation": "2012 IEEE 21st Asian Test Symposium, 13-18, 2012"}, "filled": false, "author_pub_id": "83MkY1wAAAAJ:abG-DnoFyZgC", "num_citations": 6, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12033355892936006950", "cites_id": ["12033355892936006950"], "public_access": true}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Experimental studies on SMT-based debugging", "pub_year": "2008", "citation": "IEEE Workshop on RTL and High Level Testing, 93-98, 2008"}, "filled": false, "author_pub_id": "83MkY1wAAAAJ:OU6Ihb5iCvQC", "num_citations": 6, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11233041422689123328", "cites_id": ["11233041422689123328"], "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Modeling multi-valued circuits in SystemC", "pub_year": "2003", "citation": "33rd International Symposium on Multiple-Valued Logic, 2003. Proceedings \u2026, 2003"}, "filled": false, "author_pub_id": "83MkY1wAAAAJ:1sJd4Hv_s6UC", "num_citations": 6, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4080800216276608037", "cites_id": ["4080800216276608037"], "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Designing reliable cyber-physical systems", "pub_year": "2018", "citation": "Languages, Design Methods, and Tools for Electronic System Design, 15-38, 2018"}, "filled": false, "author_pub_id": "83MkY1wAAAAJ:vbGhcppDl1QC", "num_citations": 5, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10479517269469878969", "cites_id": ["10479517269469878969"], "public_access": true}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Debugging hardware designs using dynamic dependency graphs", "pub_year": "2016", "citation": "Microprocessors and Microsystems 47, 347-359, 2016"}, "filled": false, "author_pub_id": "83MkY1wAAAAJ:ML0RJ9NH7IQC", "num_citations": 5, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14805739104792294781", "cites_id": ["14805739104792294781"], "public_access": false}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Equivalence checking on esl utilizing a priori knowledge", "pub_year": "2016", "citation": "2016 Forum on Specification and Design Languages (FDL), 1-8, 2016"}, "filled": false, "author_pub_id": "83MkY1wAAAAJ:p__nRnzSRKYC", "num_citations": 5, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17087612654051532525", "cites_id": ["17087612654051532525"], "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "SMT-Based CPS Parameter Synthesis.", "pub_year": "2016", "citation": "ARCH@ CPSWeek, 126-133, 2016"}, "filled": false, "author_pub_id": "83MkY1wAAAAJ:gsN89kCJA0AC", "num_citations": 5, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7670368816886358136", "cites_id": ["7670368816886358136"], "public_access": true}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "A simulation-based approach for automated feature localization", "pub_year": "2014", "citation": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and \u2026, 2014"}, "filled": false, "author_pub_id": "83MkY1wAAAAJ:VL0QpB8kHFEC", "num_citations": 5, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6390351939989330471", "cites_id": ["6390351939989330471"], "public_access": false}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Assessing system vulnerability using formal verification techniques", "pub_year": "2011", "citation": "International Doctoral Workshop on Mathematical and Engineering Methods in \u2026, 2011"}, "filled": false, "author_pub_id": "83MkY1wAAAAJ:sSrBHYA8nusC", "num_citations": 5, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9566845569282372262", "cites_id": ["9566845569282372262"], "public_access": false}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Polynomial datapath optimization using constraint solving and formal modelling", "pub_year": "2010", "citation": "2010 IEEE/ACM International Conference on Computer-Aided Design (ICCAD), 756-761, 2010"}, "filled": false, "author_pub_id": "83MkY1wAAAAJ:P5F9QuxV20EC", "num_citations": 5, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5110761139087583675", "cites_id": ["5110761139087583675"], "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "SAT-based ATPG testing of inter-and intra-gate bridging faults", "pub_year": "2009", "citation": "2009 European Conference on Circuit Theory and Design, 643-646, 2009"}, "filled": false, "author_pub_id": "83MkY1wAAAAJ:p2g8aNsByqUC", "num_citations": 5, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15900731972496902883", "cites_id": ["15900731972496902883"], "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Targeting leakage constraints during ATPG", "pub_year": "2008", "citation": "2008 17th Asian Test Symposium, 225-230, 2008"}, "filled": false, "author_pub_id": "83MkY1wAAAAJ:uWQEDVKXjbEC", "num_citations": 5, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7434842121283773032", "cites_id": ["7434842121283773032"], "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Instance generation for SAT-based ATPG", "pub_year": "2007", "citation": "2007 IEEE Design and Diagnostics of Electronic Circuits and Systems, 1-4, 2007"}, "filled": false, "author_pub_id": "83MkY1wAAAAJ:nb7KW1ujOQ8C", "num_citations": 5, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5757067288260360477", "cites_id": ["5757067288260360477"], "public_access": true}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Using structural learning techniques in SAT-based ATPG", "pub_year": "2007", "citation": "VLSI Design Conf, 69-74, 2007"}, "filled": false, "author_pub_id": "83MkY1wAAAAJ:HtEfBTGE9r8C", "num_citations": 5, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3607828780916492637", "cites_id": ["3607828780916492637"], "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "SAT-based Calculation of Source Code Coverage for BMC.", "pub_year": "2006", "citation": "MBMV, 163-170, 2006"}, "filled": false, "author_pub_id": "83MkY1wAAAAJ:NhqRSupF_l8C", "num_citations": 5, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13641689252999868263", "cites_id": ["13641689252999868263"], "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Self-Explaining Digital Systems: Technical View, Implementation Aspects, and Completeness", "pub_year": "2020", "citation": "Advanced Boolean Techniques, 1-20, 2020"}, "filled": false, "author_pub_id": "83MkY1wAAAAJ:DUooU5lO8OsC", "num_citations": 4, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12461387425098665118", "cites_id": ["12461387425098665118"], "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Local monitoring of embedded applications and devices using artificial neural networks", "pub_year": "2019", "citation": "2019 22nd Euromicro Conference on Digital System Design (DSD), 485-491, 2019"}, "filled": false, "author_pub_id": "83MkY1wAAAAJ:6ZxmRoH8BuwC", "num_citations": 4, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9241091909985021208", "cites_id": ["9241091909985021208"], "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Software-level tmr approach for on-board data processing in space applications", "pub_year": "2018", "citation": "2018 IEEE 21st International Symposium on Design and Diagnostics of \u2026, 2018"}, "filled": false, "author_pub_id": "83MkY1wAAAAJ:Ri6SYOTghG4C", "num_citations": 4, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17316942453601216186", "cites_id": ["17316942453601216186"], "public_access": false}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Time-triggered data transfers over SpaceWire for distributed systems", "pub_year": "2018", "citation": "2018 IEEE Aerospace Conference, 1-11, 2018"}, "filled": false, "author_pub_id": "83MkY1wAAAAJ:FAceZFleit8C", "num_citations": 4, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7760213542453569064", "cites_id": ["7760213542453569064"], "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Exploiting error detection latency for parity-based soft error detection", "pub_year": "2016", "citation": "2016 IEEE 19th International Symposium on Design and Diagnostics of \u2026, 2016"}, "filled": false, "author_pub_id": "83MkY1wAAAAJ:uWiczbcajpAC", "num_citations": 4, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1940784014139617710", "cites_id": ["1940784014139617710"], "public_access": true}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Analysis of the effects of soft errors on compression algorithms through fault injection inside program variables", "pub_year": "2016", "citation": "2016 17th Latin-American Test Symposium (LATS), 14-19, 2016"}, "filled": false, "author_pub_id": "83MkY1wAAAAJ:uc_IGeMz5qoC", "num_citations": 4, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5601518620621241550", "cites_id": ["5601518620621241550"], "public_access": true}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "MetaSMT: a unified interface to SMT-LIB2", "pub_year": "2014", "citation": "Proceedings of the 2014 Forum on Specification and Design Languages (FDL \u2026, 2014"}, "filled": false, "author_pub_id": "83MkY1wAAAAJ:BrmTIyaxlBUC", "num_citations": 4, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=45622740690847963", "cites_id": ["45622740690847963"], "public_access": true}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Test apparatus, test vector generate unit, test method, program, and recording medium", "pub_year": "2011", "citation": "US Patent 7,984,353, 2011"}, "filled": false, "author_pub_id": "83MkY1wAAAAJ:oNZyr7d5Mn4C", "num_citations": 4, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17732230866354690725", "cites_id": ["17732230866354690725"], "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Towards unifying localization and explanation for automated debugging", "pub_year": "2010", "citation": "2010 11th International Workshop on Microprocessor Test and Verification, 3-8, 2010"}, "filled": false, "author_pub_id": "83MkY1wAAAAJ:l7t_Zn2s7bgC", "num_citations": 4, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4075735698595176904", "cites_id": ["4075735698595176904"], "public_access": true}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Anwendungsbezogene Analyse der Robustheit von digitalen Schaltungen", "pub_year": "2009", "citation": "GMM/GI/ITG-Fachtagung Zuverlassigkeit und Entwurf, 45-52, 2009"}, "filled": false, "author_pub_id": "83MkY1wAAAAJ:XiSMed-E-HIC", "num_citations": 4, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=733720491796130571", "cites_id": ["733720491796130571"], "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "An integrated approach for combining BDD and SAT provers", "pub_year": "2006", "citation": "19th International Conference on VLSI Design held jointly with 5th \u2026, 2006"}, "filled": false, "author_pub_id": "83MkY1wAAAAJ:K3LRdlH-MEoC", "num_citations": 4, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2649808426391584505", "cites_id": ["2649808426391584505"], "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Bridging fault testability of BDD circuits", "pub_year": "2005", "citation": "Proceedings of the 2005 Asia and South Pacific Design Automation Conference \u2026, 2005"}, "filled": false, "author_pub_id": "83MkY1wAAAAJ:SP6oXDckpogC", "num_citations": 4, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3104263383548732316", "cites_id": ["3104263383548732316"], "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Cost-efficient Formal Block Verification for ASIC Design.", "pub_year": "2003", "citation": "MBMV, 184-188, 2003"}, "filled": false, "author_pub_id": "83MkY1wAAAAJ:KxtntwgDAa4C", "num_citations": 4, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7302753799061066576", "cites_id": ["7302753799061066576"], "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Engineering of an effective automatic dynamic assertion mining platform", "pub_year": "2019", "citation": "2019 IFIP/IEEE 27th International Conference on Very Large Scale Integration \u2026, 2019"}, "filled": false, "author_pub_id": "83MkY1wAAAAJ:WJVC3Jt7v1AC", "num_citations": 3, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=39527408316157339", "cites_id": ["39527408316157339"], "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Towards Making Fault Injection on Abstract Models a More Accurate Tool for Predicting RT-Level Effects", "pub_year": "2017", "citation": "2017 IEEE Computer Society Annual Symposium on VLSI (ISVLSI), 533-538, 2017"}, "filled": false, "author_pub_id": "83MkY1wAAAAJ:SpbeaW3--B0C", "num_citations": 3, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8020934208799987947", "cites_id": ["8020934208799987947"], "public_access": true}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "On the compression of spacecraft housekeeping data using discrete cosine transforms", "pub_year": "2016", "citation": "2016 International Workshop on Tracking, Telemetry and Command Systems for \u2026, 2016"}, "filled": false, "author_pub_id": "83MkY1wAAAAJ:kuK5TVdYjLIC", "num_citations": 3, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1692719758695726841", "cites_id": ["1692719758695726841"], "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "A hybrid algorithm to conservatively check the robustness of circuits", "pub_year": "2016", "citation": "2016 IEEE Computer Society Annual Symposium on VLSI (ISVLSI), 278-283, 2016"}, "filled": false, "author_pub_id": "83MkY1wAAAAJ:ipzZ9siozwsC", "num_citations": 3, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12141548893999432431", "cites_id": ["12141548893999432431"], "public_access": true}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Counterexample-guided diagnosis", "pub_year": "2016", "citation": "2016 1st IEEE International Verification and Security Workshop (IVSW), 1-6, 2016"}, "filled": false, "author_pub_id": "83MkY1wAAAAJ:AvfA0Oy_GE0C", "num_citations": 3, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3834674744667346731", "cites_id": ["3834674744667346731"], "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Conservatively analyzing transient faults", "pub_year": "2015", "citation": "2015 IEEE Computer Society Annual Symposium on VLSI, 50-55, 2015"}, "filled": false, "author_pub_id": "83MkY1wAAAAJ:JQOojiI6XY0C", "num_citations": 3, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6775596525313121135", "cites_id": ["6775596525313121135"], "public_access": true}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Equivalence checking on system level using a priori knowledge", "pub_year": "2015", "citation": "2015 IEEE 18th International Symposium on Design and Diagnostics of \u2026, 2015"}, "filled": false, "author_pub_id": "83MkY1wAAAAJ:PR6Y55bgFSsC", "num_citations": 3, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10823339895289317195", "cites_id": ["10823339895289317195"], "public_access": true}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Towards analysing feature locations through testing traces with {BUT4R} euse", "pub_year": "2015", "citation": "Workshop on Design Automation for Understanding Hardware Designs (DUHDe), 2015"}, "filled": false, "author_pub_id": "83MkY1wAAAAJ:UHK10RUVsp4C", "num_citations": 3, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10867954435436187488", "cites_id": ["10867954435436187488"], "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Analyzing an set at gate level using a conservative approach", "pub_year": "2015", "citation": "Testmethoden und Zuverl\u00e4ssigkeit von Schaltungen und Systemen, 2015"}, "filled": false, "author_pub_id": "83MkY1wAAAAJ:EkHepimYqZsC", "num_citations": 3, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12915320343481668631", "cites_id": ["12915320343481668631"], "public_access": true}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Mutation based feature localization", "pub_year": "2014", "citation": "2014 15th International Microprocessor Test and Verification Workshop, 49-54, 2014"}, "filled": false, "author_pub_id": "83MkY1wAAAAJ:hkOj_22Ku90C", "num_citations": 3, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13262335728156827618", "cites_id": ["13262335728156827618"], "public_access": true}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Test digitaler Schaltkreise", "pub_year": "2014", "citation": "Test digitaler Schaltkreise, 2014"}, "filled": false, "author_pub_id": "83MkY1wAAAAJ:4fKUyHm3Qg0C", "num_citations": 3, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5196063083225879584", "cites_id": ["5196063083225879584"], "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Improving fault tolerance utilizing hardware-software-co-synthesis", "pub_year": "2013", "citation": "2013 Design, Automation & Test in Europe Conference & Exhibition (DATE), 939-942, 2013"}, "filled": false, "author_pub_id": "83MkY1wAAAAJ:eq2jaN3J8jMC", "num_citations": 3, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5912290791180288457", "cites_id": ["5912290791180288457"], "public_access": true}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Evaluating debugging algorithms from a qualitative perspective", "pub_year": "2010", "citation": "2010 Forum on Specification & Design Languages (FDL 2010), 1-6, 2010"}, "filled": false, "author_pub_id": "83MkY1wAAAAJ:vRqMK49ujn8C", "num_citations": 3, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=18172474000504050476", "cites_id": ["18172474000504050476"], "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Debugging Design Errors by Using Unsatisfiable Cores.", "pub_year": "2008", "citation": "MBMV, 159-168, 2008"}, "filled": false, "author_pub_id": "83MkY1wAAAAJ:tOudhMTPpwUC", "num_citations": 3, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=60466447303923891", "cites_id": ["60466447303923891"], "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Avoiding false negatives in formal verification for protocol-driven blocks", "pub_year": "2006", "citation": "Proceedings of the Design Automation & Test in Europe Conference 1, 1-2, 2006"}, "filled": false, "author_pub_id": "83MkY1wAAAAJ:WbkHhVStYXYC", "num_citations": 3, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2551100217691752682", "cites_id": ["2551100217691752682"], "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Random pattern testability of circuits derived from BDDs", "pub_year": "2003", "citation": "4th Workshop on RTL and High Level Testing, 70-78, 2003"}, "filled": false, "author_pub_id": "83MkY1wAAAAJ:5Ul4iDaHHb8C", "num_citations": 3, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10475679806852906603", "cites_id": ["10475679806852906603"], "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Comparative Evaluation of Semi-Supervised Anomaly Detection Algorithms on High-Integrity Digital Systems", "pub_year": "2021", "citation": "2021 24th Euromicro Conference on Digital System Design (DSD), 123-130, 2021"}, "filled": false, "author_pub_id": "83MkY1wAAAAJ:ZzlSgRqYykMC", "num_citations": 2, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8401969940191222946", "cites_id": ["8401969940191222946"], "public_access": true}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Self-Explaining Digital Systems-Some Technical Steps", "pub_year": "2019", "citation": "MBMV 2019; 22nd Workshop-Methods and Description Languages for Modelling and \u2026, 2019"}, "filled": false, "author_pub_id": "83MkY1wAAAAJ:XvxMoLDsR5gC", "num_citations": 2, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9820618880876931227", "cites_id": ["9820618880876931227"], "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Augmenting all solution SAT solving for circuits with structural information", "pub_year": "2018", "citation": "2018 IEEE 21st International Symposium on Design and Diagnostics of \u2026, 2018"}, "filled": false, "author_pub_id": "83MkY1wAAAAJ:YohjEiUPhakC", "num_citations": 2, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9477663453009658429", "cites_id": ["9477663453009658429"], "public_access": false}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Diagnostic tests and diagnosis for delay faults using path segmentation", "pub_year": "2015", "citation": "2015 IEEE 24th Asian Test Symposium (ATS), 145-150, 2015"}, "filled": false, "author_pub_id": "83MkY1wAAAAJ:_Re3VWB3Y0AC", "num_citations": 2, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11181994498289091459", "cites_id": ["11181994498289091459"], "public_access": true}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Path-based program repair", "pub_year": "2015", "citation": "arXiv preprint arXiv:1503.04914, 2015"}, "filled": false, "author_pub_id": "83MkY1wAAAAJ:J-pR_7NvFogC", "num_citations": 2, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1991516987637922277", "cites_id": ["1991516987637922277"], "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Debug Automation from Pre-silicon to Post-silicon", "pub_year": "2014", "citation": "Springer, 2014"}, "filled": false, "author_pub_id": "83MkY1wAAAAJ:UeHWp8X0CEIC", "num_citations": 2, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15235436724053877153", "cites_id": ["15235436724053877153"], "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Automatic performance tracking of a SpaceWire network", "pub_year": "2014", "citation": "2014 International SpaceWire Conference (SpaceWire), 1-5, 2014"}, "filled": false, "author_pub_id": "83MkY1wAAAAJ:N5tVd3kTz84C", "num_citations": 2, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7135660208907385333", "cites_id": ["7135660208907385333"], "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Functional analysis of circuits under timing variations", "pub_year": "2012", "citation": "2012 17th IEEE European Test Symposium (ETS), 1-1, 2012"}, "filled": false, "author_pub_id": "83MkY1wAAAAJ:VOx2b1Wkg3QC", "num_citations": 2, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11913436805692577623", "cites_id": ["11913436805692577623"], "public_access": true}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Test apparatus, test method, program, and recording medium reducing the influence of variations", "pub_year": "2012", "citation": "US Patent 8,185,336, 2012"}, "filled": false, "author_pub_id": "83MkY1wAAAAJ:B3FOqHPlNUQC", "num_citations": 2, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7053934058956725204", "cites_id": ["7053934058956725204"], "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Enhanced formal verification flow for circuits integrating debugging and coverage analysis", "pub_year": "2011", "citation": "Design and Test Technology for Dependable Systems-on-Chip, 119-131, 2011"}, "filled": false, "author_pub_id": "83MkY1wAAAAJ:2osOgNQ5qMEC", "num_citations": 2, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9989413253568852627,6439802839794907930", "cites_id": ["9989413253568852627", "6439802839794907930"], "public_access": true}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Automated Post-Silicon Debugging of Design Bugs", "pub_year": "2011", "citation": "System, Software, SoC and Silcon Debug Conference (S4D), 67-71, 2011"}, "filled": false, "author_pub_id": "83MkY1wAAAAJ:u5HHmVD_uO8C", "num_citations": 2, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2568675351165396454", "cites_id": ["2568675351165396454"], "public_access": true}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "RobuCheck: A robustness checker for digital circuits", "pub_year": "2010", "citation": "Proceedings of the First Workshop on DYnamic Aspects in DEpendability Models \u2026, 2010"}, "filled": false, "author_pub_id": "83MkY1wAAAAJ:Tiz5es2fbqcC", "num_citations": 2, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1231571828585444159", "cites_id": ["1231571828585444159"], "public_access": true}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Formal verification meets robustness checking\u2014Techniques and challenges", "pub_year": "2010", "citation": "13th IEEE Symposium on Design and Diagnostics of Electronic Circuits and \u2026, 2010"}, "filled": false, "author_pub_id": "83MkY1wAAAAJ:738O_yMBCRsC", "num_citations": 2, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2614536333494034195", "cites_id": ["2614536333494034195"], "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Deterministic Algorithms for ATPG under Leakage Constraints", "pub_year": "2009", "citation": "2009 Asian Test Symposium, 313-316, 2009"}, "filled": false, "author_pub_id": "83MkY1wAAAAJ:08ZZubdj9fEC", "num_citations": 2, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1518289348079396102", "cites_id": ["1518289348079396102"], "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Computing bounds for fault tolerance using formal techniques", "pub_year": "2009", "citation": ""}, "filled": false, "author_pub_id": "83MkY1wAAAAJ:kz9GbA2Ns4gC", "num_citations": 2, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2704813637170074624", "cites_id": ["2704813637170074624"], "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "SAT-based Automatic Test Pattern Generation", "pub_year": "2009", "citation": "Dagstuhl Seminar Proceedings, 2009"}, "filled": false, "author_pub_id": "83MkY1wAAAAJ:9vf0nzSNQJEC", "num_citations": 2, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12638701514565892059", "cites_id": ["12638701514565892059"], "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "On the construction of small fully testable circuits with low depth", "pub_year": "2008", "citation": "Microprocessors and Microsystems 32 (5-6), 263-269, 2008"}, "filled": false, "author_pub_id": "83MkY1wAAAAJ:eflP2zaiRacC", "num_citations": 2, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17730746862579940863", "cites_id": ["17730746862579940863"], "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Formaler Nachweis der Fehlertoleranz von Schaltkreisen", "pub_year": "2008", "citation": "Tagungsband 2, 75-82, 2008"}, "filled": false, "author_pub_id": "83MkY1wAAAAJ:u9iWguZQMMsC", "num_citations": 2, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=81047888131769022", "cites_id": ["81047888131769022"], "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "SATRIX: Algorithmen f\u00fcr Boolesche Erf\u00fcllbarkeit", "pub_year": "2007", "citation": "Shaker, 2007"}, "filled": false, "author_pub_id": "83MkY1wAAAAJ:yMeIxYmEMEAC", "num_citations": 2, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9774922164888814654", "cites_id": ["9774922164888814654"], "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Ein formaler Ansatz zum Robustheitsnachweis", "pub_year": "2007", "citation": "Proc. Zuverl\u00e4ssigkeit und Entwurf (ZuE), 101-108, 2007"}, "filled": false, "author_pub_id": "83MkY1wAAAAJ:dshw04ExmUIC", "num_citations": 2, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14198936238475921019", "cites_id": ["14198936238475921019"], "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Self-Explanation in Systems of Systems", "pub_year": "2022", "citation": "2022 IEEE 30th International Requirements Engineering Conference Workshops \u2026, 2022"}, "filled": false, "author_pub_id": "83MkY1wAAAAJ:F1b5ZUV5XREC", "num_citations": 1, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16987701198980797254", "cites_id": ["16987701198980797254"], "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Explaining Cyber-Physical Systems Using Decision Trees", "pub_year": "2022", "citation": "2022 2nd International Workshop on Computation-Aware Algorithmic Design for \u2026, 2022"}, "filled": false, "author_pub_id": "83MkY1wAAAAJ:gVv57TyPmFsC", "num_citations": 1, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3861844631584458274", "cites_id": ["3861844631584458274"], "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Fault Analysis of the Beam Acceleration Control System at the European XFEL using Data Mining", "pub_year": "2021", "citation": "2021 IEEE 30th Asian Test Symposium (ATS), 61-66, 2021"}, "filled": false, "author_pub_id": "83MkY1wAAAAJ:5MTHONV0fEkC", "num_citations": 1, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8596103462950100705", "cites_id": ["8596103462950100705"], "public_access": false}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Designing recurrent neural networks for monitoring embedded devices", "pub_year": "2021", "citation": "2021 IEEE European Test Symposium (ETS), 1-4, 2021"}, "filled": false, "author_pub_id": "83MkY1wAAAAJ:Ehil0879vHcC", "num_citations": 1, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6906371865651101224", "cites_id": ["6906371865651101224"], "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Syntax-guided enumeration of temporal properties", "pub_year": "2019", "citation": "2019 Forum for Specification and Design Languages (FDL), 1-8, 2019"}, "filled": false, "author_pub_id": "83MkY1wAAAAJ:_5tno0g5mFcC", "num_citations": 1, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13745442747435918467", "cites_id": ["13745442747435918467"], "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Engineering of an effective automatic assertion-based verification platform", "pub_year": "2019", "citation": "6th Workshop on Design Automation for Understanding Hardware Designs, 557-562, 2019"}, "filled": false, "author_pub_id": "83MkY1wAAAAJ:mlAyqtXpCwEC", "num_citations": 1, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10560248451028643598", "cites_id": ["10560248451028643598"], "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Mining latency guarantees for RTL designs", "pub_year": "2018", "citation": "2018 IEEE 48th International Symposium on Multiple-Valued Logic (ISMVL), 68-73, 2018"}, "filled": false, "author_pub_id": "83MkY1wAAAAJ:kh2fBNsKQNwC", "num_citations": 1, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16630590610674457582", "cites_id": ["16630590610674457582"], "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Mapping abstract and concrete hardware models for design understanding", "pub_year": "2017", "citation": "2017 IEEE 20th International Symposium on Design and Diagnostics of \u2026, 2017"}, "filled": false, "author_pub_id": "83MkY1wAAAAJ:e_rmSamDkqQC", "num_citations": 1, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6552609067348131246", "cites_id": ["6552609067348131246"], "public_access": true}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "WCET overapproximation for software in the context of a Cyber-Physical System", "pub_year": "2016", "citation": "2016 IFIP/IEEE International Conference on Very Large Scale Integration \u2026, 2016"}, "filled": false, "author_pub_id": "83MkY1wAAAAJ:b1wdh0AR-JQC", "num_citations": 1, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10932405977001964474", "cites_id": ["10932405977001964474"], "public_access": true}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Designing reliable cyber-physical systems overview associated to the special session at FDL'16", "pub_year": "2016", "citation": "2016 Forum on Specification and Design Languages (FDL), 1-8, 2016"}, "filled": false, "author_pub_id": "83MkY1wAAAAJ:-FonjvnnhkoC", "num_citations": 1, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10106231722162408944", "cites_id": ["10106231722162408944"], "public_access": false}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Generating Good Properties from a Small Number of Use Cases", "pub_year": "2016", "citation": ""}, "filled": false, "author_pub_id": "83MkY1wAAAAJ:4vMrXwiscB8C", "num_citations": 1, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9142958753665437778", "cites_id": ["9142958753665437778"], "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Matching Abstract and Concrete Hardware Models for Design Understanding", "pub_year": "2016", "citation": "Design Automation for Understanding Hardware Designs (DUHDe), 2016"}, "filled": false, "author_pub_id": "83MkY1wAAAAJ:BUYA1_V_uYcC", "num_citations": 1, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2180128493042877762", "cites_id": ["2180128493042877762"], "public_access": true}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Execution Tracing of C Code for Formal Analysis", "pub_year": "2015", "citation": "MBMV, 160-164, 2015"}, "filled": false, "author_pub_id": "83MkY1wAAAAJ:L7CI7m0gUJcC", "num_citations": 1, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11725155981298690054", "cites_id": ["11725155981298690054"], "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "SAT-based speedpath debugging using X traces", "pub_year": "2014", "citation": "2014 9th International Design and Test Symposium (IDT), 100-105, 2014"}, "filled": false, "author_pub_id": "83MkY1wAAAAJ:WqliGbK-hY8C", "num_citations": 1, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1996235344309321990", "cites_id": ["1996235344309321990"], "public_access": false}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Automatically connecting hardware blocks via light-weight matching techniques", "pub_year": "2014", "citation": "17th International Symposium on Design and Diagnostics of Electronic \u2026, 2014"}, "filled": false, "author_pub_id": "83MkY1wAAAAJ:ZuybSZzF8UAC", "num_citations": 1, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9374913048034686185", "cites_id": ["9374913048034686185"], "public_access": true}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Equivalence Checking on System Level using Stepwise Induction.", "pub_year": "2014", "citation": "MBMV, 197-200, 2014"}, "filled": false, "author_pub_id": "83MkY1wAAAAJ:Dip1O2bNi0gC", "num_citations": 1, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2726159408190716299", "cites_id": ["2726159408190716299"], "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Command and Data Handling Infrastructure for Space Systems", "pub_year": "2014", "citation": ""}, "filled": false, "author_pub_id": "83MkY1wAAAAJ:KbBQZpvPDL4C", "num_citations": 1, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17410790012015308008", "cites_id": ["17410790012015308008"], "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Automatic performance tracking of a spacewire network", "pub_year": "2014", "citation": "IEEE International SpaceWire Conference, 2014"}, "filled": false, "author_pub_id": "83MkY1wAAAAJ:HtS1dXgVpQUC", "num_citations": 1, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=929027860918388767", "cites_id": ["929027860918388767"], "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Debug automation from pre-silicon to post-silicon.", "pub_year": "2013", "citation": "University of Bremen, 2013"}, "filled": false, "author_pub_id": "83MkY1wAAAAJ:i2xiXl-TujoC", "num_citations": 1, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3371942536287315524", "cites_id": ["3371942536287315524"], "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Enhanced Formal Verification Flow for Circuits Integrating Debugging and Coverage Analysis", "pub_year": "2013", "citation": "Electronic Communications of the EASST 62, 2013"}, "filled": false, "author_pub_id": "83MkY1wAAAAJ:HeT0ZceujKMC", "num_citations": 1, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15172866309515574618", "cites_id": ["15172866309515574618"], "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Analyse dynamischer Abh\u00e4ngigkeitsgraphen zum Debugging von Hardwaredesigns", "pub_year": "2013", "citation": ""}, "filled": false, "author_pub_id": "83MkY1wAAAAJ:lvd772isFD0C", "num_citations": 1, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1751663324463347050", "cites_id": ["1751663324463347050"], "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Yet a Better Error Explanation Algorithm", "pub_year": "2013", "citation": "MBMV, 193-194, 2013"}, "filled": false, "author_pub_id": "83MkY1wAAAAJ:tS2w5q8j5-wC", "num_citations": 1, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4020352351564119838", "cites_id": ["4020352351564119838"], "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Application of timing variation modeling to speedpath diagnosis", "pub_year": "2012", "citation": "Proceedings of the 2012 System, Software, SoC and Silicon Debug Conference, 1-4, 2012"}, "filled": false, "author_pub_id": "83MkY1wAAAAJ:4DMP91E08xMC", "num_citations": 1, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14021702442487030821", "cites_id": ["14021702442487030821"], "public_access": true}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Hardware-Software-Co-Synthese zur Verbesserung der Fehlertoleranz", "pub_year": "2012", "citation": "GMM/GI/ITG-Fachtagung Zuverl\u00e4ssigkeit und Entwurf (ZUE), 2012"}, "filled": false, "author_pub_id": "83MkY1wAAAAJ:V3AGJWp-ZtQC", "num_citations": 1, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1102160583755178661", "cites_id": ["1102160583755178661"], "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "SAT-Based ATPG", "pub_year": "2009", "citation": "Test Pattern Generation using Boolean Proof Engines, 43-52, 2009"}, "filled": false, "author_pub_id": "83MkY1wAAAAJ:fQNAKQ3IYiAC", "num_citations": 1, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11104233542444399942", "cites_id": ["11104233542444399942"], "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Robustness and usability in modern design flows", "pub_year": "2008", "citation": "Springer Science & Business Media, 2008"}, "filled": false, "author_pub_id": "83MkY1wAAAAJ:geHnlv5EZngC", "num_citations": 1, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8093835626599516312", "cites_id": ["8093835626599516312"], "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Algorithms and Data Structures", "pub_year": "2008", "citation": "Robustness and Usability in Modern Design Flows, 37-49, 2008"}, "filled": false, "author_pub_id": "83MkY1wAAAAJ:UebtZRa9Y70C", "num_citations": 1, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9532881166331277536", "cites_id": ["9532881166331277536"], "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Experimental studies on test pattern generation for BDD circuits", "pub_year": "2004", "citation": "International Workshop on Boolean Problems (IWSBP), 71-76, 2004"}, "filled": false, "author_pub_id": "83MkY1wAAAAJ:D_sINldO8mEC", "num_citations": 1, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17066404175854774538", "cites_id": ["17066404175854774538"], "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "An approach to formal verification of reconfigurable systems", "pub_year": "2003", "citation": "Proceedings of the 1st IFIP WG 10.5 Workshop on Frontiers in Automotive \u2026, 2003"}, "filled": false, "author_pub_id": "83MkY1wAAAAJ:8AbLer7MMksC", "num_citations": 1, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12037169650892050534", "cites_id": ["12037169650892050534"], "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "CNN Implementation and Analysis on Xilinx Versal ACAP at European XFEL", "pub_year": "2022", "citation": "2022 IEEE 35th International System-on-Chip Conference (SOCC), 1-6, 2022"}, "filled": false, "author_pub_id": "83MkY1wAAAAJ:LgRImbQfgY4C", "num_citations": 0, "citedby_url": null, "cites_id": null, "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Dagstuhl Reports, Vol. 12, Issue 2 ISSN 2192-5283", "pub_year": "2022", "citation": ""}, "filled": false, "author_pub_id": "83MkY1wAAAAJ:HDshCWvjkbEC", "num_citations": 0, "citedby_url": null, "cites_id": null, "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Decision Trees for Analyzing Influences on the Accuracy of Indoor Localization Systems", "pub_year": "2022", "citation": "arXiv preprint arXiv:2207.03853, 2022"}, "filled": false, "author_pub_id": "83MkY1wAAAAJ:artPoR2Yc-kC", "num_citations": 0, "citedby_url": null, "cites_id": null, "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Runtime Monitoring of c-LTL Specifications on FPGAs Using HLS", "pub_year": "2022", "citation": "2022 18th International Conference on Synthesis, Modeling, Analysis and \u2026, 2022"}, "filled": false, "author_pub_id": "83MkY1wAAAAJ:tH6gc1N1XXoC", "num_citations": 0, "citedby_url": null, "cites_id": null, "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Design Understanding: Identifying Instruction Pipelines in Hardware Designs", "pub_year": "2022", "citation": "2022 11th International Conference on Modern Circuits and Systems \u2026, 2022"}, "filled": false, "author_pub_id": "83MkY1wAAAAJ:5icHVeHT4IsC", "num_citations": 0, "citedby_url": null, "cites_id": null, "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "On the Viability of Decision Trees for Learning Models of Systems", "pub_year": "2022", "citation": "2022 27th Asia and South Pacific Design Automation Conference (ASP-DAC), 696-701, 2022"}, "filled": false, "author_pub_id": "83MkY1wAAAAJ:u-coK7KVo8oC", "num_citations": 0, "citedby_url": null, "cites_id": null, "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Resource-Aware Optimization of FPGA OpenCL Kernels", "pub_year": "2021", "citation": "2021 International Conference on Engineering and Emerging Technologies \u2026, 2021"}, "filled": false, "author_pub_id": "83MkY1wAAAAJ:fbc8zXXH2BUC", "num_citations": 0, "citedby_url": null, "cites_id": null, "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Metrics for the Evaluation of Approximate Sequential Streaming Circuits", "pub_year": "2021", "citation": "2021 24th Euromicro Conference on Digital System Design (DSD), 208-211, 2021"}, "filled": false, "author_pub_id": "83MkY1wAAAAJ:Aul-kAQHnToC", "num_citations": 0, "citedby_url": null, "cites_id": null, "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "YAPS-Your Open Examination System for Activating and emPowering Students", "pub_year": "2021", "citation": "2021 16th International Conference on Computer Science & Education (ICCSE \u2026, 2021"}, "filled": false, "author_pub_id": "83MkY1wAAAAJ:P7Ujq4OLJYoC", "num_citations": 0, "citedby_url": null, "cites_id": null, "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Learning Models of Cyber-Physical Systems using Automata Learning", "pub_year": "2021", "citation": "2021 IEEE 45th Annual Computers, Software, and Applications Conference \u2026, 2021"}, "filled": false, "author_pub_id": "83MkY1wAAAAJ:GFxP56DSvIMC", "num_citations": 0, "citedby_url": null, "cites_id": null, "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Effect Analysis of Low-Level Hardware Faults on Neural Networks using Emulated Inference", "pub_year": "2021", "citation": "2021 10th International Conference on Modern Circuits and Systems \u2026, 2021"}, "filled": false, "author_pub_id": "83MkY1wAAAAJ:8xutWZnSdmoC", "num_citations": 0, "citedby_url": null, "cites_id": null, "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Automata Learning for Automated Test Generation of Real Time Localization Systems", "pub_year": "2021", "citation": "arXiv preprint arXiv:2105.11911, 2021"}, "filled": false, "author_pub_id": "83MkY1wAAAAJ:OP4eGU-M3BUC", "num_citations": 0, "citedby_url": null, "cites_id": null, "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "METHODS AND APPLICATIONS OF INFORMATICS AND INFORMATION TECHNOLOGY", "pub_year": "2021", "citation": ""}, "filled": false, "author_pub_id": "83MkY1wAAAAJ:8d8msizDQcsC", "num_citations": 0, "citedby_url": null, "cites_id": null, "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Revisiting Explicit Enumeration for Exact Synthesis", "pub_year": "2020", "citation": "2020 23rd Euromicro Conference on Digital System Design (DSD), 29-34, 2020"}, "filled": false, "author_pub_id": "83MkY1wAAAAJ:OR75R8vi5nAC", "num_citations": 0, "citedby_url": null, "cites_id": null, "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Emulation of Neural Networks under HW Faults", "pub_year": "2020", "citation": "GI/GMM/ITG-Workshop f\u00fcr Testmethoden und Zuverl\u00e4ssigkeit von Schaltungen und \u2026, 2020"}, "filled": false, "author_pub_id": "83MkY1wAAAAJ:r_AWSJRzSzQC", "num_citations": 0, "citedby_url": null, "cites_id": null, "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Symbolic Circuit Analysis under an Arc Based Timing Model", "pub_year": "2019", "citation": "2019 IEEE European Test Symposium (ETS), 1-2, 2019"}, "filled": false, "author_pub_id": "83MkY1wAAAAJ:4hFrxpcac9AC", "num_citations": 0, "citedby_url": null, "cites_id": null, "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Approximation of Neural Networks for Verification", "pub_year": "2019", "citation": "MBMV 2019; 22nd Workshop-Methods and Description Languages for Modelling and \u2026, 2019"}, "filled": false, "author_pub_id": "83MkY1wAAAAJ:umqufdRvDiIC", "num_citations": 0, "citedby_url": null, "cites_id": null, "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Complete Specification Mining", "pub_year": "2019", "citation": "[DUHDe 2019 informal Proceedings], 2019"}, "filled": false, "author_pub_id": "83MkY1wAAAAJ:_OXeSy2IsFwC", "num_citations": 0, "citedby_url": null, "cites_id": null, "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "An Overview on Formal Techniques for Understanding Digital Hardware Designs", "pub_year": "2018", "citation": "2018 7th International Conference on Reliability, Infocom Technologies and \u2026, 2018"}, "filled": false, "author_pub_id": "83MkY1wAAAAJ:sNmaIFBj_lkC", "num_citations": 0, "citedby_url": null, "cites_id": null, "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Mining Latency Guarantees for RT-level Designs", "pub_year": "2017", "citation": ""}, "filled": false, "author_pub_id": "83MkY1wAAAAJ:mNrWkgRL2YcC", "num_citations": 0, "citedby_url": null, "cites_id": null, "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Counterexample-Guided EF Synthesis of Boolean Functions.", "pub_year": "2017", "citation": "MBMV, 67-74, 2017"}, "filled": false, "author_pub_id": "83MkY1wAAAAJ:Ug5p-4gJ2f0C", "num_citations": 0, "citedby_url": null, "cites_id": null, "public_access": true}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "LATS 2016-17TH IEEE LATIN-AMERICAN TEST SYMPOSIUM", "pub_year": "2016", "citation": ""}, "filled": false, "author_pub_id": "83MkY1wAAAAJ:ODE9OILHJdcC", "num_citations": 0, "citedby_url": null, "cites_id": null, "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Umgebung f\u00fcr automatisierte Tests von Dateisystemen auf NAND-Flash-Speichern", "pub_year": "2016", "citation": "Internet der Dinge, 127-132, 2016"}, "filled": false, "author_pub_id": "83MkY1wAAAAJ:EYYDruWGBe4C", "num_citations": 0, "citedby_url": null, "cites_id": null, "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "2015 European Conference on Circuit Theory and Design (ECCTD)", "pub_year": "2015", "citation": ""}, "filled": false, "author_pub_id": "83MkY1wAAAAJ:W5xh706n7nkC", "num_citations": 0, "citedby_url": null, "cites_id": null, "public_access": true}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "ECCTD 2015: 22nd European Conference on Circuit Theory and Design, Proceedings", "pub_year": "2015", "citation": ""}, "filled": false, "author_pub_id": "83MkY1wAAAAJ:fFSKOagxvKUC", "num_citations": 0, "citedby_url": null, "cites_id": null, "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Parity-based soft error detection with software-based retry vs. Triplicationbased soft error correction-an analytical comparison on a flash-based FPGA architecture", "pub_year": "2015", "citation": "INFORMATIK 2015, 2015"}, "filled": false, "author_pub_id": "83MkY1wAAAAJ:HbR8gkJAVGIC", "num_citations": 0, "citedby_url": null, "cites_id": null, "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Online Debug for NoC-Based Multiprocessor SoCs", "pub_year": "2015", "citation": "Debug Automation from Pre-Silicon to Post-Silicon, 133-157, 2015"}, "filled": false, "author_pub_id": "83MkY1wAAAAJ:bnK-pcrLprsC", "num_citations": 0, "citedby_url": null, "cites_id": null, "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Automated Debugging for Synchronization Bugs", "pub_year": "2015", "citation": "Debug Automation from Pre-Silicon to Post-Silicon, 63-76, 2015"}, "filled": false, "author_pub_id": "83MkY1wAAAAJ:kRWSkSYxWN8C", "num_citations": 0, "citedby_url": null, "cites_id": null, "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Automated Debugging for Logic Bugs", "pub_year": "2015", "citation": "Debug Automation from Pre-Silicon to Post-Silicon, 27-48, 2015"}, "filled": false, "author_pub_id": "83MkY1wAAAAJ:mB3voiENLucC", "num_citations": 0, "citedby_url": null, "cites_id": null, "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Automated Debugging for Timing Variations", "pub_year": "2015", "citation": "Debug Automation from Pre-Silicon to Post-Silicon, 101-114, 2015"}, "filled": false, "author_pub_id": "83MkY1wAAAAJ:QIV2ME_5wuYC", "num_citations": 0, "citedby_url": null, "cites_id": null, "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "In-circuit Error Detection with Software-based Error Correction\u2013An Alternative to TMR", "pub_year": "2015", "citation": "Formal Modeling and Verification of Cyber-Physical Systems, 272-274, 2015"}, "filled": false, "author_pub_id": "83MkY1wAAAAJ:M3ejUd6NZC8C", "num_citations": 0, "citedby_url": null, "cites_id": null, "public_access": true}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Analyzing Timing Variations", "pub_year": "2015", "citation": "Debug Automation from Pre-Silicon to Post-Silicon, 79-99, 2015"}, "filled": false, "author_pub_id": "83MkY1wAAAAJ:KlAtU1dfN6UC", "num_citations": 0, "citedby_url": null, "cites_id": null, "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Preliminaries", "pub_year": "2015", "citation": "Debug Automation from Pre-Silicon to Post-Silicon, 9-24, 2015"}, "filled": false, "author_pub_id": "83MkY1wAAAAJ:8k81kl-MbHgC", "num_citations": 0, "citedby_url": null, "cites_id": null, "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Summary and Outlook", "pub_year": "2015", "citation": "Debug Automation from Pre-Silicon to Post-Silicon, 159-160, 2015"}, "filled": false, "author_pub_id": "83MkY1wAAAAJ:hqOjcs7Dif8C", "num_citations": 0, "citedby_url": null, "cites_id": null, "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Formal Verification of Robustness", "pub_year": "2015", "citation": "Formal Modeling and Verification of Cyber-Physical Systems, 305-307, 2015"}, "filled": false, "author_pub_id": "83MkY1wAAAAJ:LkGwnXOMwfcC", "num_citations": 0, "citedby_url": null, "cites_id": null, "public_access": true}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Method for the computer-assisted analysis of buggy source code in a hardware description language", "pub_year": "2014", "citation": "US Patent App. 14/119,167, 2014"}, "filled": false, "author_pub_id": "83MkY1wAAAAJ:dQ2og3OwTAUC", "num_citations": 0, "citedby_url": null, "cites_id": null, "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Jerzy Dabrowski DK Das Shamik Das Pallab Dasgupta", "pub_year": "2014", "citation": "J Electron Test 30, 5-6, 2014"}, "filled": false, "author_pub_id": "83MkY1wAAAAJ:_Ybze24A_UAC", "num_citations": 0, "citedby_url": null, "cites_id": null, "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Foreword to the 16th IEEE DDECS Symposium", "pub_year": "2013", "citation": "2013 IEEE 16th International Symposium on Design and Diagnostics of \u2026, 2013"}, "filled": false, "author_pub_id": "83MkY1wAAAAJ:LjlpjdlvIbIC", "num_citations": 0, "citedby_url": null, "cites_id": null, "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "IEEE International Symposium on Design and Diagnostics of Electronic Circuits & Systems (DDECS)", "pub_year": "2013", "citation": ""}, "filled": false, "author_pub_id": "83MkY1wAAAAJ:3htObqc8RwsC", "num_citations": 0, "citedby_url": null, "cites_id": null, "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "FP7 DIAMOND: Design Error Diagnosis and Correction Success Stories", "pub_year": "2013", "citation": "IEEE European Test Symposium, 2013"}, "filled": false, "author_pub_id": "83MkY1wAAAAJ:IjCSPb-OGe4C", "num_citations": 0, "citedby_url": null, "cites_id": null, "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Verifying Reliability (Dagstuhl Seminar 12341)", "pub_year": "2012", "citation": "Dagstuhl Reports 2 (8), 2012"}, "filled": false, "author_pub_id": "83MkY1wAAAAJ:L8Ckcad2t8MC", "num_citations": 0, "citedby_url": null, "cites_id": null, "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Verifying Reliability (Dagstuhl Seminar 12341)", "pub_year": "2012", "citation": "Dagstuhl Reports 2 (8), 2012"}, "filled": false, "author_pub_id": "83MkY1wAAAAJ:_kc_bZDykSQC", "num_citations": 0, "citedby_url": null, "cites_id": null, "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Automated Design Debugging in a Testbench-Based Verification Environment", "pub_year": "2011", "citation": ""}, "filled": false, "author_pub_id": "83MkY1wAAAAJ:cWzG1nlazyYC", "num_citations": 0, "citedby_url": null, "cites_id": null, "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Orchestrated multi-level information flow analysis to understand SoCs", "pub_year": "2011", "citation": "2011 48th ACM/EDAC/IEEE Design Automation Conference (DAC), 284-285, 2011"}, "filled": false, "author_pub_id": "83MkY1wAAAAJ:_FxGoFyzp5QC", "num_citations": 0, "citedby_url": null, "cites_id": null, "public_access": true}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Transaction-Level Diagnosis", "pub_year": "2011", "citation": "., 2011"}, "filled": false, "author_pub_id": "83MkY1wAAAAJ:hCrLmN-GePgC", "num_citations": 0, "citedby_url": null, "cites_id": null, "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Report on Reasoning Engines and Dynamic Techniques", "pub_year": "2011", "citation": "., 2011"}, "filled": false, "author_pub_id": "83MkY1wAAAAJ:ClCfbGk0d_YC", "num_citations": 0, "citedby_url": null, "cites_id": null, "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Status on Implementation-Level Correction", "pub_year": "2011", "citation": "., 2011"}, "filled": false, "author_pub_id": "83MkY1wAAAAJ:FPJr55Dyh1AC", "num_citations": 0, "citedby_url": null, "cites_id": null, "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Definition of the Diagnostic Model", "pub_year": "2011", "citation": "., 2011"}, "filled": false, "author_pub_id": "83MkY1wAAAAJ:0N-VGjzr574C", "num_citations": 0, "citedby_url": null, "cites_id": null, "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Hochoptimierter Ablauf zur Robustheitsprufung", "pub_year": "2011", "citation": "GMM/GI/ITG-Fachtagung Zuverl\u00e4ssigkeit und Entwurf (ZUE), 2011"}, "filled": false, "author_pub_id": "83MkY1wAAAAJ:LPZeul_q3PIC", "num_citations": 0, "citedby_url": null, "cites_id": null, "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Bounded fault tolerance checking", "pub_year": "2010", "citation": "2010 Forum on Specification & Design Languages (FDL 2010), 1-1, 2010"}, "filled": false, "author_pub_id": "83MkY1wAAAAJ:3fE2CSJIrl8C", "num_citations": 0, "citedby_url": null, "cites_id": null, "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Automatische formale Verifikation der Fehlertoleranz von Schaltkreisen", "pub_year": "2010", "citation": "it-Information Technology 52 (4), 216-223, 2010"}, "filled": false, "author_pub_id": "83MkY1wAAAAJ:YOwf2qJgpHMC", "num_citations": 0, "citedby_url": null, "cites_id": null, "public_access": true}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Status on Implementation-Level Diagnosis", "pub_year": "2010", "citation": "., 2010"}, "filled": false, "author_pub_id": "83MkY1wAAAAJ:_axFR9aDTf0C", "num_citations": 0, "citedby_url": null, "cites_id": null, "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Status on Reasoning Engines and Dynamic Techniques", "pub_year": "2010", "citation": "., 2010"}, "filled": false, "author_pub_id": "83MkY1wAAAAJ:86PQX7AUzd4C", "num_citations": 0, "citedby_url": null, "cites_id": null, "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Requirements & Concept of the Diagnostic Model", "pub_year": "2010", "citation": "., 2010"}, "filled": false, "author_pub_id": "83MkY1wAAAAJ:PVjk1bu6vJQC", "num_citations": 0, "citedby_url": null, "cites_id": null, "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Definition of the DIAMOND Platform", "pub_year": "2010", "citation": "., 2010"}, "filled": false, "author_pub_id": "83MkY1wAAAAJ:5qfkUJPXOUwC", "num_citations": 0, "citedby_url": null, "cites_id": null, "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Kompositionelle Formale Robustheitsprufung", "pub_year": "2010", "citation": "GMM/GI/ITG-Fachtagung Zuverl\u00e4ssigkeit und Entwurf (ZUE), 2010"}, "filled": false, "author_pub_id": "83MkY1wAAAAJ:mvPsJ3kp5DgC", "num_citations": 0, "citedby_url": null, "cites_id": null, "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Efficient Satisfiability Solving Algorithms for Test Pattern Generation", "pub_year": "2009", "citation": "IT-INFORMATION TECHNOLOGY 51 (2), 102-111, 2009"}, "filled": false, "author_pub_id": "83MkY1wAAAAJ:9pM33mqn1YgC", "num_citations": 0, "citedby_url": null, "cites_id": null, "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Effiziente Erf\u00fcllbarkeitsalgorithmen f\u00fcr die Generierung von Testmustern Efficient Satisfiability Solving Algorithms for Test Pattern Generation", "pub_year": "2009", "citation": "Oldenbourg Wissenschaftsverlag GmbH 51 (2), 102-111, 2009"}, "filled": false, "author_pub_id": "83MkY1wAAAAJ:_Qo2XoVZTnwC", "num_citations": 0, "citedby_url": null, "cites_id": null, "public_access": true}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Effiziente Erfullbarkeitsalgorithmen fur die Generierung von TestmusternEfficient Satisfiability Solving Algorithms for Test Pattern Generation", "pub_year": "2009", "citation": "IT-Information Technology 51 (2), 102, 2009"}, "filled": false, "author_pub_id": "83MkY1wAAAAJ:1yQoGdGgb4wC", "num_citations": 0, "citedby_url": null, "cites_id": null, "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Multiple-Valued Logic", "pub_year": "2009", "citation": "Test Pattern Generation using Boolean Proof Engines, 71-87, 2009"}, "filled": false, "author_pub_id": "83MkY1wAAAAJ:R3hNpaxXUhUC", "num_citations": 0, "citedby_url": null, "cites_id": null, "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Integration into Industrial Flow", "pub_year": "2009", "citation": "Test Pattern Generation using Boolean Proof Engines, 119-135, 2009"}, "filled": false, "author_pub_id": "83MkY1wAAAAJ:hFOr9nPyWt4C", "num_citations": 0, "citedby_url": null, "cites_id": null, "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Improved Circuit-to-CNF Conversion", "pub_year": "2009", "citation": "Test Pattern Generation using Boolean Proof Engines, 89-111, 2009"}, "filled": false, "author_pub_id": "83MkY1wAAAAJ:Wp0gIr-vW9MC", "num_citations": 0, "citedby_url": null, "cites_id": null, "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Delay Faults", "pub_year": "2009", "citation": "Test Pattern Generation using Boolean Proof Engines, 137-171, 2009"}, "filled": false, "author_pub_id": "83MkY1wAAAAJ:qxL8FJ1GzNcC", "num_citations": 0, "citedby_url": null, "cites_id": null, "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Boolean Satisfiability", "pub_year": "2009", "citation": "Test Pattern Generation using Boolean Proof Engines, 29-42, 2009"}, "filled": false, "author_pub_id": "83MkY1wAAAAJ:MXK_kJrjxJIC", "num_citations": 0, "citedby_url": null, "cites_id": null, "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Learning Techniques", "pub_year": "2009", "citation": "Test Pattern Generation using Boolean Proof Engines, 53-70, 2009"}, "filled": false, "author_pub_id": "83MkY1wAAAAJ:eQOLeE2rZwMC", "num_citations": 0, "citedby_url": null, "cites_id": null, "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Branching Strategies", "pub_year": "2009", "citation": "Test Pattern Generation using Boolean Proof Engines, 113-117, 2009"}, "filled": false, "author_pub_id": "83MkY1wAAAAJ:zYLM7Y9cAGgC", "num_citations": 0, "citedby_url": null, "cites_id": null, "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Synthesis for Detection of Transient Faults", "pub_year": "2008", "citation": "\u60c5\u5831\u51e6\u7406\u5b66\u4f1a\u7814\u7a76\u5831\u544a. EMB, \u7d44\u8fbc\u307f\u30b7\u30b9\u30c6\u30e0 2008 (32), 161-166, 2008"}, "filled": false, "author_pub_id": "83MkY1wAAAAJ:IWHjjKOFINEC", "num_citations": 0, "citedby_url": null, "cites_id": null, "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Synthesis for Detection of Transient Faults", "pub_year": "2008", "citation": "\u60c5\u5831\u51e6\u7406\u5b66\u4f1a\u7814\u7a76\u5831\u544a. EMB, \u7d44\u8fbc\u307f\u30b7\u30b9\u30c6\u30e0 2008 (32), 161-166, 2008"}, "filled": false, "author_pub_id": "83MkY1wAAAAJ:dhFuZR0502QC", "num_citations": 0, "citedby_url": null, "cites_id": null, "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "\u30b7\u30b9\u30c6\u30e0 LSI \u8a2d\u8a08\u6280\u8853\u30fb\u7d44\u8fbc\u307f\u30b7\u30b9\u30c6\u30e0\u30fb\u7d44\u8fbc\u6280\u8853\u3068\u30cd\u30c3\u30c8\u30ef\u30fc\u30af\u306b\u95a2\u3059\u308b\u30ef\u30fc\u30af\u30b7\u30e7\u30c3\u30d7 ETNET2008", "pub_year": "2008", "citation": "\u60c5\u5831\u51e6\u7406\u5b66\u4f1a\u7814\u7a76\u5831\u544a. SLDM,[\u30b7\u30b9\u30c6\u30e0 LSI \u8a2d\u8a08\u6280\u8853] 134, 161-166, 2008"}, "filled": false, "author_pub_id": "83MkY1wAAAAJ:OTTXONDVkokC", "num_citations": 0, "citedby_url": null, "cites_id": null, "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Synthesis for detection of transient faults (\u30c7\u30a3\u30da\u30f3\u30c0\u30d6\u30eb\u30b3\u30f3\u30d4\u30e5\u30fc\u30c6\u30a3\u30f3\u30b0\u30fb\u7d44\u8fbc\u6280\u8853\u3068\u30cd\u30c3\u30c8\u30ef\u30fc\u30af\u306b\u95a2\u3059\u308b\u30ef\u30fc\u30af\u30b7\u30e7\u30c3\u30d7 ETNET2008)", "pub_year": "2008", "citation": "\u96fb\u5b50\u60c5\u5831\u901a\u4fe1\u5b66\u4f1a\u6280\u8853\u7814\u7a76\u5831\u544a. DC, \u30c7\u30a3\u30da\u30f3\u30c0\u30d6\u30eb\u30b3\u30f3\u30d4\u30e5\u30fc\u30c6\u30a3\u30f3\u30b0 107 (559), 161-166, 2008"}, "filled": false, "author_pub_id": "83MkY1wAAAAJ:qUcmZB5y_30C", "num_citations": 0, "citedby_url": null, "cites_id": null, "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Property Generation", "pub_year": "2008", "citation": "Robustness and Usability in Modern Design Flows, 75-97, 2008"}, "filled": false, "author_pub_id": "83MkY1wAAAAJ:TQgYirikUcIC", "num_citations": 0, "citedby_url": null, "cites_id": null, "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Preliminaries", "pub_year": "2008", "citation": "Robustness and Usability in Modern Design Flows, 9-35, 2008"}, "filled": false, "author_pub_id": "83MkY1wAAAAJ:W7OEmFMy1HYC", "num_citations": 0, "citedby_url": null, "cites_id": null, "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Increasing robustness and usability of circuit design tools by using formal techniques", "pub_year": "2007", "citation": "Ausgezeichnete Informatikdissertationen 2006, 2007"}, "filled": false, "author_pub_id": "83MkY1wAAAAJ:q3oQSFYPqjQC", "num_citations": 0, "citedby_url": null, "cites_id": null, "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Verbesserte SAT basierte Fehlerdiagnose durch Widerspruchanalyse.", "pub_year": "2007", "citation": "MBMV, 101-110, 2007"}, "filled": false, "author_pub_id": "83MkY1wAAAAJ:4TOpqqG69KYC", "num_citations": 0, "citedby_url": null, "cites_id": null, "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Controlling the memory during manipulation of word-level decision diagrams", "pub_year": "2005", "citation": "35th International Symposium on Multiple-Valued Logic (ISMVL'05), 250-255, 2005"}, "filled": false, "author_pub_id": "83MkY1wAAAAJ:WF5omc3nYNoC", "num_citations": 0, "citedby_url": null, "cites_id": null, "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Relation between SAT and BDDS", "pub_year": "2005", "citation": "Advanced BDD Optimization, 197-209, 2005"}, "filled": false, "author_pub_id": "83MkY1wAAAAJ:5ugPr518TE4C", "num_citations": 0, "citedby_url": null, "cites_id": null, "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Heuristic Node Minimization", "pub_year": "2005", "citation": "Advanced BDD Optimization, 121-143, 2005"}, "filled": false, "author_pub_id": "83MkY1wAAAAJ:e5wmG9Sq2KIC", "num_citations": 0, "citedby_url": null, "cites_id": null, "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Preliminaries", "pub_year": "2005", "citation": "Advanced BDD Optimization, 9-43, 2005"}, "filled": false, "author_pub_id": "83MkY1wAAAAJ:ULOm3_A8WrAC", "num_citations": 0, "citedby_url": null, "cites_id": null, "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Path Minimization", "pub_year": "2005", "citation": "Advanced BDD Optimization, 145-195, 2005"}, "filled": false, "author_pub_id": "83MkY1wAAAAJ:roLk4NBRz8UC", "num_citations": 0, "citedby_url": null, "cites_id": null, "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Final Remarks", "pub_year": "2005", "citation": "Advanced BDD Optimization, 211-212, 2005"}, "filled": false, "author_pub_id": "83MkY1wAAAAJ:9yKSN-GCB0IC", "num_citations": 0, "citedby_url": null, "cites_id": null, "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Exact Node Minimization", "pub_year": "2005", "citation": "Advanced BDD Optimization, 45-119, 2005"}, "filled": false, "author_pub_id": "83MkY1wAAAAJ:d1gkVwhDpl0C", "num_citations": 0, "citedby_url": null, "cites_id": null, "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Using games for benchmarking and representing the complete solution space using symbolic techniques", "pub_year": "2003", "citation": "33rd International Symposium on Multiple-Valued Logic, 2003. Proceedings \u2026, 2003"}, "filled": false, "author_pub_id": "83MkY1wAAAAJ:5nxA0vEk-isC", "num_citations": 0, "citedby_url": null, "cites_id": null, "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "MuTaTe: An Efficient Design for Testability Technique for Multiplexor based Circuits", "pub_year": "2003", "citation": "Proceedings of the... ACM Great Lakes Symposium on VLSI., 80, 2003"}, "filled": false, "author_pub_id": "83MkY1wAAAAJ:nZcligLrVowC", "num_citations": 0, "citedby_url": null, "cites_id": null, "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Set Partitioning in Hierarchical Trees: eine FPGA-Implementierung", "pub_year": "2001", "citation": ""}, "filled": false, "author_pub_id": "83MkY1wAAAAJ:Tyk-4Ss8FVUC", "num_citations": 0, "citedby_url": null, "cites_id": null, "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "CAADCPS 2022", "pub_year": null, "citation": ""}, "filled": false, "author_pub_id": "83MkY1wAAAAJ:gKiMpY-AVTkC", "num_citations": 0, "citedby_url": null, "cites_id": null, "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "DDECS 2022 Organizing Committee", "pub_year": null, "citation": ""}, "filled": false, "author_pub_id": "83MkY1wAAAAJ:nVrZBo8bIpAC", "num_citations": 0, "citedby_url": null, "cites_id": null, "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "De Micheli, Giovanni, x De Oliveira Junior, Luiz Antonio, 125 Demrozi, Florenc, 249", "pub_year": null, "citation": ""}, "filled": false, "author_pub_id": "83MkY1wAAAAJ:0izLItjtcgwC", "num_citations": 0, "citedby_url": null, "cites_id": null, "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "LIRMM/CNRS", "pub_year": null, "citation": ""}, "filled": false, "author_pub_id": "83MkY1wAAAAJ:_FM0Bhl9EiAC", "num_citations": 0, "citedby_url": null, "cites_id": null, "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Verification and Security Workshop (IVSW 2018)", "pub_year": null, "citation": ""}, "filled": false, "author_pub_id": "83MkY1wAAAAJ:4fGpz3EwCPoC", "num_citations": 0, "citedby_url": null, "cites_id": null, "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "ISMVL-2007 Program", "pub_year": null, "citation": ""}, "filled": false, "author_pub_id": "83MkY1wAAAAJ:WZBGuue-350C", "num_citations": 0, "citedby_url": null, "cites_id": null, "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Chairs", "pub_year": null, "citation": ""}, "filled": false, "author_pub_id": "83MkY1wAAAAJ:MLfJN-KU85MC", "num_citations": 0, "citedby_url": null, "cites_id": null, "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Session 1A: Soft Errors and Reliability", "pub_year": null, "citation": ""}, "filled": false, "author_pub_id": "83MkY1wAAAAJ:vDijr-p_gm4C", "num_citations": 0, "citedby_url": null, "cites_id": null, "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Analyzing Robustness using Formal Methods", "pub_year": null, "citation": ""}, "filled": false, "author_pub_id": "83MkY1wAAAAJ:zLWjf1WUPmwC", "num_citations": 0, "citedby_url": null, "cites_id": null, "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "B. Cha, University of Southern California K. Chakrabarty, Duke University T. Chakraborty, Qualcomm", "pub_year": null, "citation": ""}, "filled": false, "author_pub_id": "83MkY1wAAAAJ:uLbwQdceFCQC", "num_citations": 0, "citedby_url": null, "cites_id": null, "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Visualization of Diagnosis Results for Design Debugging", "pub_year": null, "citation": ""}, "filled": false, "author_pub_id": "83MkY1wAAAAJ:ye4kPcJQO24C", "num_citations": 0, "citedby_url": null, "cites_id": null, "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Abdelhafid Bouhraoua Aicha Beya Far Alexandre Amory Bin Guo", "pub_year": null, "citation": ""}, "filled": false, "author_pub_id": "83MkY1wAAAAJ:olpn-zPbct0C", "num_citations": 0, "citedby_url": null, "cites_id": null, "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Abd El Ghany, Mohamed 295 Arbet, Daniel 124, 263 Atef, Mohamed 72 Aunet, Snorre 135, 193", "pub_year": null, "citation": ""}, "filled": false, "author_pub_id": "83MkY1wAAAAJ:XiVPGOgt02cC", "num_citations": 0, "citedby_url": null, "cites_id": null, "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Conference Committee Members and Reviewers", "pub_year": null, "citation": ""}, "filled": false, "author_pub_id": "83MkY1wAAAAJ:wbdj-CoPYUoC", "num_citations": 0, "citedby_url": null, "cites_id": null, "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "36th International Symposium on Multiple-Valued Logic", "pub_year": null, "citation": ""}, "filled": false, "author_pub_id": "83MkY1wAAAAJ:hC7cP41nSMkC", "num_citations": 0, "citedby_url": null, "cites_id": null, "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "ReCoSoC 2015 technical program", "pub_year": null, "citation": ""}, "filled": false, "author_pub_id": "83MkY1wAAAAJ:ZeXyd9-uunAC", "num_citations": 0, "citedby_url": null, "cites_id": null, "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Verification of Embedded Systems Using Modeling and Implementation Languages", "pub_year": null, "citation": "ESWeek Workshop, 67, 0"}, "filled": false, "author_pub_id": "83MkY1wAAAAJ:7PzlFSSx8tAC", "num_citations": 0, "citedby_url": null, "cites_id": null, "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "RobuCheck: A Formal Verification Tool for Fault Tolerant Systems", "pub_year": null, "citation": ""}, "filled": false, "author_pub_id": "83MkY1wAAAAJ:9ZlFYXVOiuMC", "num_citations": 0, "citedby_url": null, "cites_id": null, "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "The Proceedings is published through IEEE and it is available at IEEE Xplore.", "pub_year": null, "citation": ""}, "filled": false, "author_pub_id": "83MkY1wAAAAJ:mVmsd5A6BfQC", "num_citations": 0, "citedby_url": null, "cites_id": null, "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Session 2: Profiling, Runtime Verification, Reverse Debug and Speedpath Diagnosis", "pub_year": null, "citation": ""}, "filled": false, "author_pub_id": "83MkY1wAAAAJ:aqlVkmm33-oC", "num_citations": 0, "citedby_url": null, "cites_id": null, "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "A Formal Repair Environment for Simple C", "pub_year": null, "citation": ""}, "filled": false, "author_pub_id": "83MkY1wAAAAJ:Zph67rFs4hoC", "num_citations": 0, "citedby_url": null, "cites_id": null, "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Algorithms for ATPG under Leakage Constraints", "pub_year": null, "citation": ""}, "filled": false, "author_pub_id": "83MkY1wAAAAJ:kNdYIx-mwKoC", "num_citations": 0, "citedby_url": null, "cites_id": null, "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Parallel Simulation and Verification", "pub_year": null, "citation": ""}, "filled": false, "author_pub_id": "83MkY1wAAAAJ:0EnyYjriUFMC", "num_citations": 0, "citedby_url": null, "cites_id": null, "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Towards Debug Automation for Timing Bugs at RTL", "pub_year": null, "citation": ""}, "filled": false, "author_pub_id": "83MkY1wAAAAJ:Se3iqnhoufwC", "num_citations": 0, "citedby_url": null, "cites_id": null, "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Symposium committees", "pub_year": null, "citation": ""}, "filled": false, "author_pub_id": "83MkY1wAAAAJ:ufrVoPGSRksC", "num_citations": 0, "citedby_url": null, "cites_id": null, "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Automatically Connecting Hardware Blocks via Light-Weight Matching Techniques Extended Abstract", "pub_year": null, "citation": ""}, "filled": false, "author_pub_id": "83MkY1wAAAAJ:YsMSGLbcyi4C", "num_citations": 0, "citedby_url": null, "cites_id": null, "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "2.1 Circuits", "pub_year": null, "citation": ""}, "filled": false, "author_pub_id": "83MkY1wAAAAJ:qjMakFHDy7sC", "num_citations": 0, "citedby_url": null, "cites_id": null, "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Analyse dynamischer Abh\u00e4ngigkeitsgraphen zum Debugging von Hardwaredesigns", "pub_year": null, "citation": ""}, "filled": false, "author_pub_id": "83MkY1wAAAAJ:u-x6o8ySG0sC", "num_citations": 0, "citedby_url": null, "cites_id": null, "public_access": null}], "public_access": {"available": 62, "not_available": 13}}