 
cpldfit:  version P.20131013                        Xilinx Inc.
                                  Fitter Report
Design Name: sch3                                Date: 11- 7-2023,  9:03AM
Device Used: XC9572XL-10-PC44
Fitting Status: Successful

*************************  Mapped Resource Summary  **************************

Macrocells     Product Terms    Function Block   Registers      Pins           
Used/Tot       Used/Tot         Inps Used/Tot    Used/Tot       Used/Tot       
15 /72  ( 21%) 42  /360  ( 12%) 9  /216 (  4%)   3  /72  (  4%) 20 /34  ( 59%)

** Function Block Resources **

Function    Mcells      FB Inps     Pterms      IO          
Block       Used/Tot    Used/Tot    Used/Tot    Used/Tot    
FB1           4/18        3/54        4/90       5/ 9
FB2           1/18        0/54        0/90       4/ 9
FB3           8/18        6/54       38/90       9/ 9*
FB4           2/18        0/54        0/90       2/ 7
             -----       -----       -----      -----    
             15/72        9/216      42/360     20/34 

* - Resource is exhausted

** Global Control Resources **

Signal 'clock' mapped onto global clock net GCK3.
Global output enable net(s) unused.
Global set/reset net(s) unused.

** Pin Resources **

Signal Type    Required     Mapped  |  Pin Type            Used    Total 
------------------------------------|------------------------------------
Input         :    4           4    |  I/O              :    17      28
Output        :   15          15    |  GCK/IO           :     2       3
Bidirectional :    0           0    |  GTS/IO           :     0       2
GCK           :    1           1    |  GSR/IO           :     1       1
GTS           :    0           0    |
GSR           :    0           0    |
                 ----        ----
        Total     20          20

** Power Data **

There are 15 macrocells in high performance mode (MCHP).
There are 0 macrocells in low power mode (MCLP).
End of Mapped Resource Summary
**************************  Errors and Warnings  ***************************

WARNING:Cpld - Unable to retrieve the path to the iSE Project Repository. Will
   use the default filename of 'sch3.ise'.
*************************  Summary of Mapped Logic  ************************

** 15 Outputs **

Signal              Total Total Loc     Pin  Pin     Pin     Pwr  Slew Reg Init
Name                Pts   Inps          No.  Type    Use     Mode Rate State
D7S_D<2>            1     1     FB1_8   4    I/O     O       STD  SLOW SET
D7S_D<1>            1     1     FB1_11  6    GCK/I/O O       STD  SLOW SET
D7S_D<0>            1     3     FB1_15  8    I/O     O       STD  SLOW SET
D7S_D<3>            1     3     FB1_17  9    I/O     O       STD  SLOW 
overflow1           0     0     FB2_2   35   I/O     O       STD  FAST 
D7S_S<5>            6     6     FB3_2   11   I/O     O       STD  FAST 
D7S_S<0>            7     6     FB3_5   12   I/O     O       STD  FAST 
D7S_S<1>            4     6     FB3_8   13   I/O     O       STD  FAST 
D7S_S<4>            5     6     FB3_9   14   I/O     O       STD  FAST 
D7S_S<7>            0     0     FB3_11  18   I/O     O       STD  FAST 
D7S_S<3>            8     6     FB3_14  19   I/O     O       STD  FAST 
D7S_S<6>            6     6     FB3_15  20   I/O     O       STD  FAST 
D7S_S<2>            2     6     FB3_17  22   I/O     O       STD  FAST 
cout                0     0     FB4_2   25   I/O     O       STD  FAST 
overflow0           0     0     FB4_14  29   I/O     O       STD  FAST 

** 5 Inputs **

Signal              Loc     Pin  Pin     Pin     
Name                        No.  Type    Use     
clock               FB1_14  7    GCK/I/O GCK
A<1>                FB2_5   36   I/O     I
A<0>                FB2_6   37   I/O     I
A<3>                FB2_9   39   GSR/I/O I
A<2>                FB3_16  24   I/O     I

Legend:
Pin No. - ~ - User Assigned
**************************  Function Block Details  ************************
Legend:
Total Pt     - Total product terms used by the macrocell signal
Imp Pt       - Product terms imported from other macrocells
Exp Pt       - Product terms exported to other macrocells
               in direction shown
Unused Pt    - Unused local product terms remaining in macrocell
Loc          - Location where logic was mapped in device
Pin Type/Use - I  - Input             GCK - Global Clock
               O  - Output            GTS - Global Output Enable
              (b) - Buried macrocell  GSR - Global Set/Reset
X            - Signal used as input to the macrocell logic.
Pin No.      - ~  - User Assigned
*********************************** FB1  ***********************************
Number of function block inputs used/remaining:               3/51
Number of signals used by logic mapping into function block:  3
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0     0   5     FB1_1         (b)     
(unused)              0       0     0   5     FB1_2   1     I/O     
(unused)              0       0     0   5     FB1_3         (b)     
(unused)              0       0     0   5     FB1_4         (b)     
(unused)              0       0     0   5     FB1_5   2     I/O     
(unused)              0       0     0   5     FB1_6   3     I/O     
(unused)              0       0     0   5     FB1_7         (b)     
D7S_D<2>              1       0     0   4     FB1_8   4     I/O     O
(unused)              0       0     0   5     FB1_9   5     GCK/I/O 
(unused)              0       0     0   5     FB1_10        (b)     
D7S_D<1>              1       0     0   4     FB1_11  6     GCK/I/O O
(unused)              0       0     0   5     FB1_12        (b)     
(unused)              0       0     0   5     FB1_13        (b)     
(unused)              0       0     0   5     FB1_14  7     GCK/I/O GCK
D7S_D<0>              1       0     0   4     FB1_15  8     I/O     O
(unused)              0       0     0   5     FB1_16        (b)     
D7S_D<3>              1       0     0   4     FB1_17  9     I/O     O
(unused)              0       0     0   5     FB1_18        (b)     

Signals Used by Logic in Function Block
  1: D7S_D<0>           2: D7S_D<1>           3: D7S_D<2> 

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
D7S_D<2>             .X...................................... 1
D7S_D<1>             X....................................... 1
D7S_D<0>             XXX..................................... 3
D7S_D<3>             XXX..................................... 3
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*********************************** FB2  ***********************************
Number of function block inputs used/remaining:               0/54
Number of signals used by logic mapping into function block:  0
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0     0   5     FB2_1         (b)     
overflow1             0       0     0   5     FB2_2   35    I/O     O
(unused)              0       0     0   5     FB2_3         (b)     
(unused)              0       0     0   5     FB2_4         (b)     
(unused)              0       0     0   5     FB2_5   36    I/O     I
(unused)              0       0     0   5     FB2_6   37    I/O     I
(unused)              0       0     0   5     FB2_7         (b)     
(unused)              0       0     0   5     FB2_8   38    I/O     
(unused)              0       0     0   5     FB2_9   39    GSR/I/O I
(unused)              0       0     0   5     FB2_10        (b)     
(unused)              0       0     0   5     FB2_11  40    GTS/I/O 
(unused)              0       0     0   5     FB2_12        (b)     
(unused)              0       0     0   5     FB2_13        (b)     
(unused)              0       0     0   5     FB2_14  42    GTS/I/O 
(unused)              0       0     0   5     FB2_15  43    I/O     
(unused)              0       0     0   5     FB2_16        (b)     
(unused)              0       0     0   5     FB2_17  44    I/O     
(unused)              0       0     0   5     FB2_18        (b)     

Signals Used by Logic in Function Block

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
overflow1            ........................................ 0
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*********************************** FB3  ***********************************
Number of function block inputs used/remaining:               6/48
Number of signals used by logic mapping into function block:  6
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0   \/1   4     FB3_1         (b)     (b)
D7S_S<5>              6       1<-   0   0     FB3_2   11    I/O     O
(unused)              0       0     0   5     FB3_3         (b)     
(unused)              0       0   \/1   4     FB3_4         (b)     (b)
D7S_S<0>              7       2<-   0   0     FB3_5   12    I/O     O
(unused)              0       0   /\1   4     FB3_6         (b)     (b)
(unused)              0       0     0   5     FB3_7         (b)     
D7S_S<1>              4       0     0   1     FB3_8   13    I/O     O
D7S_S<4>              5       0     0   0     FB3_9   14    I/O     O
(unused)              0       0     0   5     FB3_10        (b)     
D7S_S<7>              0       0     0   5     FB3_11  18    I/O     O
(unused)              0       0     0   5     FB3_12        (b)     
(unused)              0       0   \/3   2     FB3_13        (b)     (b)
D7S_S<3>              8       3<-   0   0     FB3_14  19    I/O     O
D7S_S<6>              6       1<-   0   0     FB3_15  20    I/O     O
(unused)              0       0   /\1   4     FB3_16  24    I/O     I
D7S_S<2>              2       0     0   3     FB3_17  22    I/O     O
(unused)              0       0     0   5     FB3_18        (b)     

Signals Used by Logic in Function Block
  1: A<0>               3: A<2>               5: D7S_D<0> 
  2: A<1>               4: A<3>               6: D7S_D<1> 

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
D7S_S<5>             XXXXXX.................................. 6
D7S_S<0>             XXXXXX.................................. 6
D7S_S<1>             XXXXXX.................................. 6
D7S_S<4>             XXXXXX.................................. 6
D7S_S<7>             ........................................ 0
D7S_S<3>             XXXXXX.................................. 6
D7S_S<6>             XXXXXX.................................. 6
D7S_S<2>             XXXXXX.................................. 6
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*********************************** FB4  ***********************************
Number of function block inputs used/remaining:               0/54
Number of signals used by logic mapping into function block:  0
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0     0   5     FB4_1         (b)     
cout                  0       0     0   5     FB4_2   25    I/O     O
(unused)              0       0     0   5     FB4_3         (b)     
(unused)              0       0     0   5     FB4_4         (b)     
(unused)              0       0     0   5     FB4_5   26    I/O     
(unused)              0       0     0   5     FB4_6         (b)     
(unused)              0       0     0   5     FB4_7         (b)     
(unused)              0       0     0   5     FB4_8   27    I/O     
(unused)              0       0     0   5     FB4_9         (b)     
(unused)              0       0     0   5     FB4_10        (b)     
(unused)              0       0     0   5     FB4_11  28    I/O     
(unused)              0       0     0   5     FB4_12        (b)     
(unused)              0       0     0   5     FB4_13        (b)     
overflow0             0       0     0   5     FB4_14  29    I/O     O
(unused)              0       0     0   5     FB4_15  33    I/O     
(unused)              0       0     0   5     FB4_16        (b)     
(unused)              0       0     0   5     FB4_17  34    I/O     
(unused)              0       0     0   5     FB4_18        (b)     

Signals Used by Logic in Function Block

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
cout                 ........................................ 0
overflow0            ........................................ 0
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*******************************  Equations  ********************************

********** Mapped Logic **********

FDCPE_D7S_D0: FDCPE port map (D7S_D(0),D7S_D_D(0),clock,'0','0');
D7S_D_D(0) <= (D7S_D(0) AND D7S_D(1) AND D7S_D(2));

FDCPE_D7S_D1: FDCPE port map (D7S_D(1),D7S_D(0),clock,'0','0');

FDCPE_D7S_D2: FDCPE port map (D7S_D(2),D7S_D(1),clock,'0','0');


D7S_D(3) <= NOT ((D7S_D(0) AND D7S_D(1) AND D7S_D(2)));


D7S_S(0) <= ((NOT A(0) AND A(3) AND A(1) AND NOT A(2) AND NOT D7S_D(0) AND 
	D7S_D(1))
	OR (NOT A(0) AND NOT A(3) AND NOT A(1) AND A(2) AND NOT D7S_D(0) AND 
	D7S_D(1))
	OR (A(3) AND A(1) AND D7S_D(0) AND NOT D7S_D(1))
	OR (A(3) AND A(2) AND D7S_D(0) AND NOT D7S_D(1))
	OR (A(0) AND A(3) AND NOT A(1) AND A(2) AND NOT D7S_D(0))
	OR (A(3) AND NOT A(1) AND NOT A(2) AND NOT D7S_D(0) AND NOT D7S_D(1))
	OR (A(0) AND NOT A(3) AND NOT A(1) AND NOT A(2) AND NOT D7S_D(0) AND 
	D7S_D(1)));


D7S_S(1) <= ((A(3) AND A(1) AND A(2) AND NOT D7S_D(0))
	OR (A(3) AND NOT A(2) AND NOT D7S_D(0) AND NOT D7S_D(1))
	OR (NOT A(0) AND A(1) AND A(2) AND NOT D7S_D(0) AND D7S_D(1))
	OR (A(0) AND NOT A(3) AND NOT A(1) AND A(2) AND NOT D7S_D(0) AND 
	D7S_D(1)));


D7S_S(2) <= ((A(0) AND A(3) AND A(1) AND NOT A(2) AND NOT D7S_D(0) AND 
	D7S_D(1))
	OR (NOT A(0) AND NOT A(3) AND A(1) AND NOT A(2) AND NOT D7S_D(0) AND 
	D7S_D(1)));


D7S_S(3) <= ((NOT A(0) AND NOT A(3) AND NOT A(1) AND A(2) AND NOT D7S_D(0))
	OR (A(0) AND NOT A(3) AND NOT A(1) AND NOT A(2) AND NOT D7S_D(0) AND 
	D7S_D(1))
	OR (NOT A(0) AND A(3) AND A(1) AND NOT A(2) AND NOT D7S_D(0) AND 
	D7S_D(1))
	OR (A(3) AND A(1) AND D7S_D(0) AND NOT D7S_D(1))
	OR (A(3) AND NOT A(1) AND A(2) AND NOT D7S_D(1))
	OR (NOT A(3) AND A(2) AND NOT D7S_D(0) AND NOT D7S_D(1))
	OR (A(0) AND A(3) AND NOT A(1) AND A(2) AND NOT D7S_D(0))
	OR (A(0) AND NOT A(3) AND A(1) AND A(2) AND NOT D7S_D(0)));


D7S_S(4) <= NOT (((D7S_D(0) AND D7S_D(1))
	OR (A(0) AND A(3) AND A(1) AND NOT D7S_D(0))
	OR (NOT A(0) AND NOT A(3) AND A(1) AND D7S_D(1))
	OR (NOT A(0) AND NOT A(1) AND NOT A(2) AND D7S_D(1))
	OR (A(3) AND NOT A(1) AND NOT A(2) AND NOT D7S_D(0) AND NOT D7S_D(1))));


D7S_S(5) <= ((NOT A(0) AND A(3) AND NOT A(1) AND A(2) AND NOT D7S_D(0) AND 
	D7S_D(1))
	OR (NOT A(3) AND NOT A(2) AND NOT D7S_D(1))
	OR (NOT A(3) AND D7S_D(0) AND NOT D7S_D(1))
	OR (A(0) AND NOT A(3) AND NOT A(2) AND NOT D7S_D(0))
	OR (A(1) AND NOT A(2) AND NOT D7S_D(0) AND D7S_D(1))
	OR (NOT A(1) AND NOT A(2) AND D7S_D(0) AND NOT D7S_D(1)));


D7S_S(6) <= ((NOT A(0) AND NOT A(1) AND A(2) AND NOT D7S_D(0) AND NOT D7S_D(1))
	OR (D7S_D(0) AND D7S_D(1))
	OR (NOT A(3) AND NOT A(1) AND NOT A(2) AND D7S_D(1))
	OR (NOT A(3) AND A(2) AND NOT D7S_D(0) AND NOT D7S_D(1))
	OR (A(0) AND NOT A(3) AND A(1) AND A(2) AND NOT D7S_D(0))
	OR (NOT A(0) AND A(3) AND A(1) AND NOT A(2) AND D7S_D(1)));


D7S_S(7) <= '1';












cout <= '0';


overflow0 <= '0';


overflow1 <= '0';

Register Legend:
 FDCPE (Q,D,C,CLR,PRE,CE); 
 FTCPE (Q,D,C,CLR,PRE,CE); 
 LDCP  (Q,D,G,CLR,PRE); 

******************************  Device Pin Out *****************************

Device : XC9572XL-10-PC44


   --------------------------------  
  /6  5  4  3  2  1  44 43 42 41 40 \
 | 7                             39 | 
 | 8                             38 | 
 | 9                             37 | 
 | 10                            36 | 
 | 11       XC9572XL-10-PC44     35 | 
 | 12                            34 | 
 | 13                            33 | 
 | 14                            32 | 
 | 15                            31 | 
 | 16                            30 | 
 | 17                            29 | 
 \ 18 19 20 21 22 23 24 25 26 27 28 /
   --------------------------------  


Pin Signal                         Pin Signal                        
No. Name                           No. Name                          
  1 KPR                              23 GND                           
  2 KPR                              24 A<2>                          
  3 KPR                              25 cout                          
  4 D7S_D<2>                         26 KPR                           
  5 KPR                              27 KPR                           
  6 D7S_D<1>                         28 KPR                           
  7 clock                            29 overflow0                     
  8 D7S_D<0>                         30 TDO                           
  9 D7S_D<3>                         31 GND                           
 10 GND                              32 VCC                           
 11 D7S_S<5>                         33 KPR                           
 12 D7S_S<0>                         34 KPR                           
 13 D7S_S<1>                         35 overflow1                     
 14 D7S_S<4>                         36 A<1>                          
 15 TDI                              37 A<0>                          
 16 TMS                              38 KPR                           
 17 TCK                              39 A<3>                          
 18 D7S_S<7>                         40 KPR                           
 19 D7S_S<3>                         41 VCC                           
 20 D7S_S<6>                         42 KPR                           
 21 VCC                              43 KPR                           
 22 D7S_S<2>                         44 KPR                           


Legend :  NC  = Not Connected, unbonded pin
         PGND = Unused I/O configured as additional Ground pin
         TIE  = Unused I/O floating -- must tie to VCC, GND or other signal
         KPR  = Unused I/O with weak keeper (leave unconnected)
         VCC  = Dedicated Power Pin
         GND  = Dedicated Ground Pin
         TDI  = Test Data In, JTAG pin
         TDO  = Test Data Out, JTAG pin
         TCK  = Test Clock, JTAG pin
         TMS  = Test Mode Select, JTAG pin
  PROHIBITED  = User reserved pin
****************************  Compiler Options  ****************************

Following is a list of all global compiler options used by the fitter run.

Device(s) Specified                         : xc9572xl-10-PC44
Optimization Method                         : SPEED
Multi-Level Logic Optimization              : ON
Ignore Timing Specifications                : OFF
Default Register Power Up Value             : LOW
Keep User Location Constraints              : ON
What-You-See-Is-What-You-Get                : OFF
Exhaustive Fitting                          : OFF
Keep Unused Inputs                          : OFF
Slew Rate                                   : FAST
Power Mode                                  : STD
Ground on Unused IOs                        : OFF
Set I/O Pin Termination                     : KEEPER
Global Clock Optimization                   : ON
Global Set/Reset Optimization               : ON
Global Ouput Enable Optimization            : ON
Input Limit                                 : 54
Pterm Limit                                 : 25
