
ynotag.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000bc  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000ae2c  080000bc  080000bc  000010bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000ac8  0800aee8  0800aee8  0000bee8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800b9b0  0800b9b0  0000da30  2**0
                  CONTENTS
  4 .ARM          00000008  0800b9b0  0800b9b0  0000c9b0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800b9b8  0800b9b8  0000da30  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800b9b8  0800b9b8  0000c9b8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800b9bc  0800b9bc  0000c9bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000a30  20000000  0800b9c0  0000d000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000694  20000a30  0800c3f0  0000da30  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  200010c4  0800c3f0  0000e0c4  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0000da30  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001b581  00000000  00000000  0000da58  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003534  00000000  00000000  00028fd9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001860  00000000  00000000  0002c510  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000013f2  00000000  00000000  0002dd70  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001fb00  00000000  00000000  0002f162  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001eb93  00000000  00000000  0004ec62  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000cae90  00000000  00000000  0006d7f5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00138685  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000064c0  00000000  00000000  001386c8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000085  00000000  00000000  0013eb88  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000bc <__do_global_dtors_aux>:
 80000bc:	b510      	push	{r4, lr}
 80000be:	4c06      	ldr	r4, [pc, #24]	@ (80000d8 <__do_global_dtors_aux+0x1c>)
 80000c0:	7823      	ldrb	r3, [r4, #0]
 80000c2:	2b00      	cmp	r3, #0
 80000c4:	d107      	bne.n	80000d6 <__do_global_dtors_aux+0x1a>
 80000c6:	4b05      	ldr	r3, [pc, #20]	@ (80000dc <__do_global_dtors_aux+0x20>)
 80000c8:	2b00      	cmp	r3, #0
 80000ca:	d002      	beq.n	80000d2 <__do_global_dtors_aux+0x16>
 80000cc:	4804      	ldr	r0, [pc, #16]	@ (80000e0 <__do_global_dtors_aux+0x24>)
 80000ce:	e000      	b.n	80000d2 <__do_global_dtors_aux+0x16>
 80000d0:	bf00      	nop
 80000d2:	2301      	movs	r3, #1
 80000d4:	7023      	strb	r3, [r4, #0]
 80000d6:	bd10      	pop	{r4, pc}
 80000d8:	20000a30 	.word	0x20000a30
 80000dc:	00000000 	.word	0x00000000
 80000e0:	0800aed0 	.word	0x0800aed0

080000e4 <frame_dummy>:
 80000e4:	4b04      	ldr	r3, [pc, #16]	@ (80000f8 <frame_dummy+0x14>)
 80000e6:	b510      	push	{r4, lr}
 80000e8:	2b00      	cmp	r3, #0
 80000ea:	d003      	beq.n	80000f4 <frame_dummy+0x10>
 80000ec:	4903      	ldr	r1, [pc, #12]	@ (80000fc <frame_dummy+0x18>)
 80000ee:	4804      	ldr	r0, [pc, #16]	@ (8000100 <frame_dummy+0x1c>)
 80000f0:	e000      	b.n	80000f4 <frame_dummy+0x10>
 80000f2:	bf00      	nop
 80000f4:	bd10      	pop	{r4, pc}
 80000f6:	46c0      	nop			@ (mov r8, r8)
 80000f8:	00000000 	.word	0x00000000
 80000fc:	20000a34 	.word	0x20000a34
 8000100:	0800aed0 	.word	0x0800aed0

08000104 <strcmp>:
 8000104:	7802      	ldrb	r2, [r0, #0]
 8000106:	780b      	ldrb	r3, [r1, #0]
 8000108:	2a00      	cmp	r2, #0
 800010a:	d003      	beq.n	8000114 <strcmp+0x10>
 800010c:	3001      	adds	r0, #1
 800010e:	3101      	adds	r1, #1
 8000110:	429a      	cmp	r2, r3
 8000112:	d0f7      	beq.n	8000104 <strcmp>
 8000114:	1ad0      	subs	r0, r2, r3
 8000116:	4770      	bx	lr

08000118 <__gnu_thumb1_case_shi>:
 8000118:	b403      	push	{r0, r1}
 800011a:	4671      	mov	r1, lr
 800011c:	0849      	lsrs	r1, r1, #1
 800011e:	0040      	lsls	r0, r0, #1
 8000120:	0049      	lsls	r1, r1, #1
 8000122:	5e09      	ldrsh	r1, [r1, r0]
 8000124:	0049      	lsls	r1, r1, #1
 8000126:	448e      	add	lr, r1
 8000128:	bc03      	pop	{r0, r1}
 800012a:	4770      	bx	lr

0800012c <__udivsi3>:
 800012c:	2200      	movs	r2, #0
 800012e:	0843      	lsrs	r3, r0, #1
 8000130:	428b      	cmp	r3, r1
 8000132:	d374      	bcc.n	800021e <__udivsi3+0xf2>
 8000134:	0903      	lsrs	r3, r0, #4
 8000136:	428b      	cmp	r3, r1
 8000138:	d35f      	bcc.n	80001fa <__udivsi3+0xce>
 800013a:	0a03      	lsrs	r3, r0, #8
 800013c:	428b      	cmp	r3, r1
 800013e:	d344      	bcc.n	80001ca <__udivsi3+0x9e>
 8000140:	0b03      	lsrs	r3, r0, #12
 8000142:	428b      	cmp	r3, r1
 8000144:	d328      	bcc.n	8000198 <__udivsi3+0x6c>
 8000146:	0c03      	lsrs	r3, r0, #16
 8000148:	428b      	cmp	r3, r1
 800014a:	d30d      	bcc.n	8000168 <__udivsi3+0x3c>
 800014c:	22ff      	movs	r2, #255	@ 0xff
 800014e:	0209      	lsls	r1, r1, #8
 8000150:	ba12      	rev	r2, r2
 8000152:	0c03      	lsrs	r3, r0, #16
 8000154:	428b      	cmp	r3, r1
 8000156:	d302      	bcc.n	800015e <__udivsi3+0x32>
 8000158:	1212      	asrs	r2, r2, #8
 800015a:	0209      	lsls	r1, r1, #8
 800015c:	d065      	beq.n	800022a <__udivsi3+0xfe>
 800015e:	0b03      	lsrs	r3, r0, #12
 8000160:	428b      	cmp	r3, r1
 8000162:	d319      	bcc.n	8000198 <__udivsi3+0x6c>
 8000164:	e000      	b.n	8000168 <__udivsi3+0x3c>
 8000166:	0a09      	lsrs	r1, r1, #8
 8000168:	0bc3      	lsrs	r3, r0, #15
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x46>
 800016e:	03cb      	lsls	r3, r1, #15
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0b83      	lsrs	r3, r0, #14
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x52>
 800017a:	038b      	lsls	r3, r1, #14
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0b43      	lsrs	r3, r0, #13
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x5e>
 8000186:	034b      	lsls	r3, r1, #13
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0b03      	lsrs	r3, r0, #12
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x6a>
 8000192:	030b      	lsls	r3, r1, #12
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0ac3      	lsrs	r3, r0, #11
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x76>
 800019e:	02cb      	lsls	r3, r1, #11
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	0a83      	lsrs	r3, r0, #10
 80001a6:	428b      	cmp	r3, r1
 80001a8:	d301      	bcc.n	80001ae <__udivsi3+0x82>
 80001aa:	028b      	lsls	r3, r1, #10
 80001ac:	1ac0      	subs	r0, r0, r3
 80001ae:	4152      	adcs	r2, r2
 80001b0:	0a43      	lsrs	r3, r0, #9
 80001b2:	428b      	cmp	r3, r1
 80001b4:	d301      	bcc.n	80001ba <__udivsi3+0x8e>
 80001b6:	024b      	lsls	r3, r1, #9
 80001b8:	1ac0      	subs	r0, r0, r3
 80001ba:	4152      	adcs	r2, r2
 80001bc:	0a03      	lsrs	r3, r0, #8
 80001be:	428b      	cmp	r3, r1
 80001c0:	d301      	bcc.n	80001c6 <__udivsi3+0x9a>
 80001c2:	020b      	lsls	r3, r1, #8
 80001c4:	1ac0      	subs	r0, r0, r3
 80001c6:	4152      	adcs	r2, r2
 80001c8:	d2cd      	bcs.n	8000166 <__udivsi3+0x3a>
 80001ca:	09c3      	lsrs	r3, r0, #7
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xa8>
 80001d0:	01cb      	lsls	r3, r1, #7
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	0983      	lsrs	r3, r0, #6
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xb4>
 80001dc:	018b      	lsls	r3, r1, #6
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0943      	lsrs	r3, r0, #5
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xc0>
 80001e8:	014b      	lsls	r3, r1, #5
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0903      	lsrs	r3, r0, #4
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xcc>
 80001f4:	010b      	lsls	r3, r1, #4
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	08c3      	lsrs	r3, r0, #3
 80001fc:	428b      	cmp	r3, r1
 80001fe:	d301      	bcc.n	8000204 <__udivsi3+0xd8>
 8000200:	00cb      	lsls	r3, r1, #3
 8000202:	1ac0      	subs	r0, r0, r3
 8000204:	4152      	adcs	r2, r2
 8000206:	0883      	lsrs	r3, r0, #2
 8000208:	428b      	cmp	r3, r1
 800020a:	d301      	bcc.n	8000210 <__udivsi3+0xe4>
 800020c:	008b      	lsls	r3, r1, #2
 800020e:	1ac0      	subs	r0, r0, r3
 8000210:	4152      	adcs	r2, r2
 8000212:	0843      	lsrs	r3, r0, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d301      	bcc.n	800021c <__udivsi3+0xf0>
 8000218:	004b      	lsls	r3, r1, #1
 800021a:	1ac0      	subs	r0, r0, r3
 800021c:	4152      	adcs	r2, r2
 800021e:	1a41      	subs	r1, r0, r1
 8000220:	d200      	bcs.n	8000224 <__udivsi3+0xf8>
 8000222:	4601      	mov	r1, r0
 8000224:	4152      	adcs	r2, r2
 8000226:	4610      	mov	r0, r2
 8000228:	4770      	bx	lr
 800022a:	e7ff      	b.n	800022c <__udivsi3+0x100>
 800022c:	b501      	push	{r0, lr}
 800022e:	2000      	movs	r0, #0
 8000230:	f000 f8f0 	bl	8000414 <__aeabi_idiv0>
 8000234:	bd02      	pop	{r1, pc}
 8000236:	46c0      	nop			@ (mov r8, r8)

08000238 <__aeabi_uidivmod>:
 8000238:	2900      	cmp	r1, #0
 800023a:	d0f7      	beq.n	800022c <__udivsi3+0x100>
 800023c:	e776      	b.n	800012c <__udivsi3>
 800023e:	4770      	bx	lr

08000240 <__divsi3>:
 8000240:	4603      	mov	r3, r0
 8000242:	430b      	orrs	r3, r1
 8000244:	d47f      	bmi.n	8000346 <__divsi3+0x106>
 8000246:	2200      	movs	r2, #0
 8000248:	0843      	lsrs	r3, r0, #1
 800024a:	428b      	cmp	r3, r1
 800024c:	d374      	bcc.n	8000338 <__divsi3+0xf8>
 800024e:	0903      	lsrs	r3, r0, #4
 8000250:	428b      	cmp	r3, r1
 8000252:	d35f      	bcc.n	8000314 <__divsi3+0xd4>
 8000254:	0a03      	lsrs	r3, r0, #8
 8000256:	428b      	cmp	r3, r1
 8000258:	d344      	bcc.n	80002e4 <__divsi3+0xa4>
 800025a:	0b03      	lsrs	r3, r0, #12
 800025c:	428b      	cmp	r3, r1
 800025e:	d328      	bcc.n	80002b2 <__divsi3+0x72>
 8000260:	0c03      	lsrs	r3, r0, #16
 8000262:	428b      	cmp	r3, r1
 8000264:	d30d      	bcc.n	8000282 <__divsi3+0x42>
 8000266:	22ff      	movs	r2, #255	@ 0xff
 8000268:	0209      	lsls	r1, r1, #8
 800026a:	ba12      	rev	r2, r2
 800026c:	0c03      	lsrs	r3, r0, #16
 800026e:	428b      	cmp	r3, r1
 8000270:	d302      	bcc.n	8000278 <__divsi3+0x38>
 8000272:	1212      	asrs	r2, r2, #8
 8000274:	0209      	lsls	r1, r1, #8
 8000276:	d065      	beq.n	8000344 <__divsi3+0x104>
 8000278:	0b03      	lsrs	r3, r0, #12
 800027a:	428b      	cmp	r3, r1
 800027c:	d319      	bcc.n	80002b2 <__divsi3+0x72>
 800027e:	e000      	b.n	8000282 <__divsi3+0x42>
 8000280:	0a09      	lsrs	r1, r1, #8
 8000282:	0bc3      	lsrs	r3, r0, #15
 8000284:	428b      	cmp	r3, r1
 8000286:	d301      	bcc.n	800028c <__divsi3+0x4c>
 8000288:	03cb      	lsls	r3, r1, #15
 800028a:	1ac0      	subs	r0, r0, r3
 800028c:	4152      	adcs	r2, r2
 800028e:	0b83      	lsrs	r3, r0, #14
 8000290:	428b      	cmp	r3, r1
 8000292:	d301      	bcc.n	8000298 <__divsi3+0x58>
 8000294:	038b      	lsls	r3, r1, #14
 8000296:	1ac0      	subs	r0, r0, r3
 8000298:	4152      	adcs	r2, r2
 800029a:	0b43      	lsrs	r3, r0, #13
 800029c:	428b      	cmp	r3, r1
 800029e:	d301      	bcc.n	80002a4 <__divsi3+0x64>
 80002a0:	034b      	lsls	r3, r1, #13
 80002a2:	1ac0      	subs	r0, r0, r3
 80002a4:	4152      	adcs	r2, r2
 80002a6:	0b03      	lsrs	r3, r0, #12
 80002a8:	428b      	cmp	r3, r1
 80002aa:	d301      	bcc.n	80002b0 <__divsi3+0x70>
 80002ac:	030b      	lsls	r3, r1, #12
 80002ae:	1ac0      	subs	r0, r0, r3
 80002b0:	4152      	adcs	r2, r2
 80002b2:	0ac3      	lsrs	r3, r0, #11
 80002b4:	428b      	cmp	r3, r1
 80002b6:	d301      	bcc.n	80002bc <__divsi3+0x7c>
 80002b8:	02cb      	lsls	r3, r1, #11
 80002ba:	1ac0      	subs	r0, r0, r3
 80002bc:	4152      	adcs	r2, r2
 80002be:	0a83      	lsrs	r3, r0, #10
 80002c0:	428b      	cmp	r3, r1
 80002c2:	d301      	bcc.n	80002c8 <__divsi3+0x88>
 80002c4:	028b      	lsls	r3, r1, #10
 80002c6:	1ac0      	subs	r0, r0, r3
 80002c8:	4152      	adcs	r2, r2
 80002ca:	0a43      	lsrs	r3, r0, #9
 80002cc:	428b      	cmp	r3, r1
 80002ce:	d301      	bcc.n	80002d4 <__divsi3+0x94>
 80002d0:	024b      	lsls	r3, r1, #9
 80002d2:	1ac0      	subs	r0, r0, r3
 80002d4:	4152      	adcs	r2, r2
 80002d6:	0a03      	lsrs	r3, r0, #8
 80002d8:	428b      	cmp	r3, r1
 80002da:	d301      	bcc.n	80002e0 <__divsi3+0xa0>
 80002dc:	020b      	lsls	r3, r1, #8
 80002de:	1ac0      	subs	r0, r0, r3
 80002e0:	4152      	adcs	r2, r2
 80002e2:	d2cd      	bcs.n	8000280 <__divsi3+0x40>
 80002e4:	09c3      	lsrs	r3, r0, #7
 80002e6:	428b      	cmp	r3, r1
 80002e8:	d301      	bcc.n	80002ee <__divsi3+0xae>
 80002ea:	01cb      	lsls	r3, r1, #7
 80002ec:	1ac0      	subs	r0, r0, r3
 80002ee:	4152      	adcs	r2, r2
 80002f0:	0983      	lsrs	r3, r0, #6
 80002f2:	428b      	cmp	r3, r1
 80002f4:	d301      	bcc.n	80002fa <__divsi3+0xba>
 80002f6:	018b      	lsls	r3, r1, #6
 80002f8:	1ac0      	subs	r0, r0, r3
 80002fa:	4152      	adcs	r2, r2
 80002fc:	0943      	lsrs	r3, r0, #5
 80002fe:	428b      	cmp	r3, r1
 8000300:	d301      	bcc.n	8000306 <__divsi3+0xc6>
 8000302:	014b      	lsls	r3, r1, #5
 8000304:	1ac0      	subs	r0, r0, r3
 8000306:	4152      	adcs	r2, r2
 8000308:	0903      	lsrs	r3, r0, #4
 800030a:	428b      	cmp	r3, r1
 800030c:	d301      	bcc.n	8000312 <__divsi3+0xd2>
 800030e:	010b      	lsls	r3, r1, #4
 8000310:	1ac0      	subs	r0, r0, r3
 8000312:	4152      	adcs	r2, r2
 8000314:	08c3      	lsrs	r3, r0, #3
 8000316:	428b      	cmp	r3, r1
 8000318:	d301      	bcc.n	800031e <__divsi3+0xde>
 800031a:	00cb      	lsls	r3, r1, #3
 800031c:	1ac0      	subs	r0, r0, r3
 800031e:	4152      	adcs	r2, r2
 8000320:	0883      	lsrs	r3, r0, #2
 8000322:	428b      	cmp	r3, r1
 8000324:	d301      	bcc.n	800032a <__divsi3+0xea>
 8000326:	008b      	lsls	r3, r1, #2
 8000328:	1ac0      	subs	r0, r0, r3
 800032a:	4152      	adcs	r2, r2
 800032c:	0843      	lsrs	r3, r0, #1
 800032e:	428b      	cmp	r3, r1
 8000330:	d301      	bcc.n	8000336 <__divsi3+0xf6>
 8000332:	004b      	lsls	r3, r1, #1
 8000334:	1ac0      	subs	r0, r0, r3
 8000336:	4152      	adcs	r2, r2
 8000338:	1a41      	subs	r1, r0, r1
 800033a:	d200      	bcs.n	800033e <__divsi3+0xfe>
 800033c:	4601      	mov	r1, r0
 800033e:	4152      	adcs	r2, r2
 8000340:	4610      	mov	r0, r2
 8000342:	4770      	bx	lr
 8000344:	e05d      	b.n	8000402 <__divsi3+0x1c2>
 8000346:	0fca      	lsrs	r2, r1, #31
 8000348:	d000      	beq.n	800034c <__divsi3+0x10c>
 800034a:	4249      	negs	r1, r1
 800034c:	1003      	asrs	r3, r0, #32
 800034e:	d300      	bcc.n	8000352 <__divsi3+0x112>
 8000350:	4240      	negs	r0, r0
 8000352:	4053      	eors	r3, r2
 8000354:	2200      	movs	r2, #0
 8000356:	469c      	mov	ip, r3
 8000358:	0903      	lsrs	r3, r0, #4
 800035a:	428b      	cmp	r3, r1
 800035c:	d32d      	bcc.n	80003ba <__divsi3+0x17a>
 800035e:	0a03      	lsrs	r3, r0, #8
 8000360:	428b      	cmp	r3, r1
 8000362:	d312      	bcc.n	800038a <__divsi3+0x14a>
 8000364:	22fc      	movs	r2, #252	@ 0xfc
 8000366:	0189      	lsls	r1, r1, #6
 8000368:	ba12      	rev	r2, r2
 800036a:	0a03      	lsrs	r3, r0, #8
 800036c:	428b      	cmp	r3, r1
 800036e:	d30c      	bcc.n	800038a <__divsi3+0x14a>
 8000370:	0189      	lsls	r1, r1, #6
 8000372:	1192      	asrs	r2, r2, #6
 8000374:	428b      	cmp	r3, r1
 8000376:	d308      	bcc.n	800038a <__divsi3+0x14a>
 8000378:	0189      	lsls	r1, r1, #6
 800037a:	1192      	asrs	r2, r2, #6
 800037c:	428b      	cmp	r3, r1
 800037e:	d304      	bcc.n	800038a <__divsi3+0x14a>
 8000380:	0189      	lsls	r1, r1, #6
 8000382:	d03a      	beq.n	80003fa <__divsi3+0x1ba>
 8000384:	1192      	asrs	r2, r2, #6
 8000386:	e000      	b.n	800038a <__divsi3+0x14a>
 8000388:	0989      	lsrs	r1, r1, #6
 800038a:	09c3      	lsrs	r3, r0, #7
 800038c:	428b      	cmp	r3, r1
 800038e:	d301      	bcc.n	8000394 <__divsi3+0x154>
 8000390:	01cb      	lsls	r3, r1, #7
 8000392:	1ac0      	subs	r0, r0, r3
 8000394:	4152      	adcs	r2, r2
 8000396:	0983      	lsrs	r3, r0, #6
 8000398:	428b      	cmp	r3, r1
 800039a:	d301      	bcc.n	80003a0 <__divsi3+0x160>
 800039c:	018b      	lsls	r3, r1, #6
 800039e:	1ac0      	subs	r0, r0, r3
 80003a0:	4152      	adcs	r2, r2
 80003a2:	0943      	lsrs	r3, r0, #5
 80003a4:	428b      	cmp	r3, r1
 80003a6:	d301      	bcc.n	80003ac <__divsi3+0x16c>
 80003a8:	014b      	lsls	r3, r1, #5
 80003aa:	1ac0      	subs	r0, r0, r3
 80003ac:	4152      	adcs	r2, r2
 80003ae:	0903      	lsrs	r3, r0, #4
 80003b0:	428b      	cmp	r3, r1
 80003b2:	d301      	bcc.n	80003b8 <__divsi3+0x178>
 80003b4:	010b      	lsls	r3, r1, #4
 80003b6:	1ac0      	subs	r0, r0, r3
 80003b8:	4152      	adcs	r2, r2
 80003ba:	08c3      	lsrs	r3, r0, #3
 80003bc:	428b      	cmp	r3, r1
 80003be:	d301      	bcc.n	80003c4 <__divsi3+0x184>
 80003c0:	00cb      	lsls	r3, r1, #3
 80003c2:	1ac0      	subs	r0, r0, r3
 80003c4:	4152      	adcs	r2, r2
 80003c6:	0883      	lsrs	r3, r0, #2
 80003c8:	428b      	cmp	r3, r1
 80003ca:	d301      	bcc.n	80003d0 <__divsi3+0x190>
 80003cc:	008b      	lsls	r3, r1, #2
 80003ce:	1ac0      	subs	r0, r0, r3
 80003d0:	4152      	adcs	r2, r2
 80003d2:	d2d9      	bcs.n	8000388 <__divsi3+0x148>
 80003d4:	0843      	lsrs	r3, r0, #1
 80003d6:	428b      	cmp	r3, r1
 80003d8:	d301      	bcc.n	80003de <__divsi3+0x19e>
 80003da:	004b      	lsls	r3, r1, #1
 80003dc:	1ac0      	subs	r0, r0, r3
 80003de:	4152      	adcs	r2, r2
 80003e0:	1a41      	subs	r1, r0, r1
 80003e2:	d200      	bcs.n	80003e6 <__divsi3+0x1a6>
 80003e4:	4601      	mov	r1, r0
 80003e6:	4663      	mov	r3, ip
 80003e8:	4152      	adcs	r2, r2
 80003ea:	105b      	asrs	r3, r3, #1
 80003ec:	4610      	mov	r0, r2
 80003ee:	d301      	bcc.n	80003f4 <__divsi3+0x1b4>
 80003f0:	4240      	negs	r0, r0
 80003f2:	2b00      	cmp	r3, #0
 80003f4:	d500      	bpl.n	80003f8 <__divsi3+0x1b8>
 80003f6:	4249      	negs	r1, r1
 80003f8:	4770      	bx	lr
 80003fa:	4663      	mov	r3, ip
 80003fc:	105b      	asrs	r3, r3, #1
 80003fe:	d300      	bcc.n	8000402 <__divsi3+0x1c2>
 8000400:	4240      	negs	r0, r0
 8000402:	b501      	push	{r0, lr}
 8000404:	2000      	movs	r0, #0
 8000406:	f000 f805 	bl	8000414 <__aeabi_idiv0>
 800040a:	bd02      	pop	{r1, pc}

0800040c <__aeabi_idivmod>:
 800040c:	2900      	cmp	r1, #0
 800040e:	d0f8      	beq.n	8000402 <__divsi3+0x1c2>
 8000410:	e716      	b.n	8000240 <__divsi3>
 8000412:	4770      	bx	lr

08000414 <__aeabi_idiv0>:
 8000414:	4770      	bx	lr
 8000416:	46c0      	nop			@ (mov r8, r8)

08000418 <__aeabi_cdrcmple>:
 8000418:	4684      	mov	ip, r0
 800041a:	0010      	movs	r0, r2
 800041c:	4662      	mov	r2, ip
 800041e:	468c      	mov	ip, r1
 8000420:	0019      	movs	r1, r3
 8000422:	4663      	mov	r3, ip
 8000424:	e000      	b.n	8000428 <__aeabi_cdcmpeq>
 8000426:	46c0      	nop			@ (mov r8, r8)

08000428 <__aeabi_cdcmpeq>:
 8000428:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800042a:	f001 fcb1 	bl	8001d90 <__ledf2>
 800042e:	2800      	cmp	r0, #0
 8000430:	d401      	bmi.n	8000436 <__aeabi_cdcmpeq+0xe>
 8000432:	2100      	movs	r1, #0
 8000434:	42c8      	cmn	r0, r1
 8000436:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

08000438 <__aeabi_dcmpeq>:
 8000438:	b510      	push	{r4, lr}
 800043a:	f001 fbf1 	bl	8001c20 <__eqdf2>
 800043e:	4240      	negs	r0, r0
 8000440:	3001      	adds	r0, #1
 8000442:	bd10      	pop	{r4, pc}

08000444 <__aeabi_dcmplt>:
 8000444:	b510      	push	{r4, lr}
 8000446:	f001 fca3 	bl	8001d90 <__ledf2>
 800044a:	2800      	cmp	r0, #0
 800044c:	db01      	blt.n	8000452 <__aeabi_dcmplt+0xe>
 800044e:	2000      	movs	r0, #0
 8000450:	bd10      	pop	{r4, pc}
 8000452:	2001      	movs	r0, #1
 8000454:	bd10      	pop	{r4, pc}
 8000456:	46c0      	nop			@ (mov r8, r8)

08000458 <__aeabi_dcmple>:
 8000458:	b510      	push	{r4, lr}
 800045a:	f001 fc99 	bl	8001d90 <__ledf2>
 800045e:	2800      	cmp	r0, #0
 8000460:	dd01      	ble.n	8000466 <__aeabi_dcmple+0xe>
 8000462:	2000      	movs	r0, #0
 8000464:	bd10      	pop	{r4, pc}
 8000466:	2001      	movs	r0, #1
 8000468:	bd10      	pop	{r4, pc}
 800046a:	46c0      	nop			@ (mov r8, r8)

0800046c <__aeabi_dcmpgt>:
 800046c:	b510      	push	{r4, lr}
 800046e:	f001 fc1b 	bl	8001ca8 <__gedf2>
 8000472:	2800      	cmp	r0, #0
 8000474:	dc01      	bgt.n	800047a <__aeabi_dcmpgt+0xe>
 8000476:	2000      	movs	r0, #0
 8000478:	bd10      	pop	{r4, pc}
 800047a:	2001      	movs	r0, #1
 800047c:	bd10      	pop	{r4, pc}
 800047e:	46c0      	nop			@ (mov r8, r8)

08000480 <__aeabi_dcmpge>:
 8000480:	b510      	push	{r4, lr}
 8000482:	f001 fc11 	bl	8001ca8 <__gedf2>
 8000486:	2800      	cmp	r0, #0
 8000488:	da01      	bge.n	800048e <__aeabi_dcmpge+0xe>
 800048a:	2000      	movs	r0, #0
 800048c:	bd10      	pop	{r4, pc}
 800048e:	2001      	movs	r0, #1
 8000490:	bd10      	pop	{r4, pc}
 8000492:	46c0      	nop			@ (mov r8, r8)

08000494 <__aeabi_cfrcmple>:
 8000494:	4684      	mov	ip, r0
 8000496:	0008      	movs	r0, r1
 8000498:	4661      	mov	r1, ip
 800049a:	e7ff      	b.n	800049c <__aeabi_cfcmpeq>

0800049c <__aeabi_cfcmpeq>:
 800049c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800049e:	f000 faed 	bl	8000a7c <__lesf2>
 80004a2:	2800      	cmp	r0, #0
 80004a4:	d401      	bmi.n	80004aa <__aeabi_cfcmpeq+0xe>
 80004a6:	2100      	movs	r1, #0
 80004a8:	42c8      	cmn	r0, r1
 80004aa:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

080004ac <__aeabi_fcmpeq>:
 80004ac:	b510      	push	{r4, lr}
 80004ae:	f000 fa6d 	bl	800098c <__eqsf2>
 80004b2:	4240      	negs	r0, r0
 80004b4:	3001      	adds	r0, #1
 80004b6:	bd10      	pop	{r4, pc}

080004b8 <__aeabi_fcmplt>:
 80004b8:	b510      	push	{r4, lr}
 80004ba:	f000 fadf 	bl	8000a7c <__lesf2>
 80004be:	2800      	cmp	r0, #0
 80004c0:	db01      	blt.n	80004c6 <__aeabi_fcmplt+0xe>
 80004c2:	2000      	movs	r0, #0
 80004c4:	bd10      	pop	{r4, pc}
 80004c6:	2001      	movs	r0, #1
 80004c8:	bd10      	pop	{r4, pc}
 80004ca:	46c0      	nop			@ (mov r8, r8)

080004cc <__aeabi_fcmple>:
 80004cc:	b510      	push	{r4, lr}
 80004ce:	f000 fad5 	bl	8000a7c <__lesf2>
 80004d2:	2800      	cmp	r0, #0
 80004d4:	dd01      	ble.n	80004da <__aeabi_fcmple+0xe>
 80004d6:	2000      	movs	r0, #0
 80004d8:	bd10      	pop	{r4, pc}
 80004da:	2001      	movs	r0, #1
 80004dc:	bd10      	pop	{r4, pc}
 80004de:	46c0      	nop			@ (mov r8, r8)

080004e0 <__aeabi_fcmpgt>:
 80004e0:	b510      	push	{r4, lr}
 80004e2:	f000 fa7b 	bl	80009dc <__gesf2>
 80004e6:	2800      	cmp	r0, #0
 80004e8:	dc01      	bgt.n	80004ee <__aeabi_fcmpgt+0xe>
 80004ea:	2000      	movs	r0, #0
 80004ec:	bd10      	pop	{r4, pc}
 80004ee:	2001      	movs	r0, #1
 80004f0:	bd10      	pop	{r4, pc}
 80004f2:	46c0      	nop			@ (mov r8, r8)

080004f4 <__aeabi_fcmpge>:
 80004f4:	b510      	push	{r4, lr}
 80004f6:	f000 fa71 	bl	80009dc <__gesf2>
 80004fa:	2800      	cmp	r0, #0
 80004fc:	da01      	bge.n	8000502 <__aeabi_fcmpge+0xe>
 80004fe:	2000      	movs	r0, #0
 8000500:	bd10      	pop	{r4, pc}
 8000502:	2001      	movs	r0, #1
 8000504:	bd10      	pop	{r4, pc}
 8000506:	46c0      	nop			@ (mov r8, r8)

08000508 <__aeabi_uldivmod>:
 8000508:	2b00      	cmp	r3, #0
 800050a:	d111      	bne.n	8000530 <__aeabi_uldivmod+0x28>
 800050c:	2a00      	cmp	r2, #0
 800050e:	d10f      	bne.n	8000530 <__aeabi_uldivmod+0x28>
 8000510:	2900      	cmp	r1, #0
 8000512:	d100      	bne.n	8000516 <__aeabi_uldivmod+0xe>
 8000514:	2800      	cmp	r0, #0
 8000516:	d002      	beq.n	800051e <__aeabi_uldivmod+0x16>
 8000518:	2100      	movs	r1, #0
 800051a:	43c9      	mvns	r1, r1
 800051c:	0008      	movs	r0, r1
 800051e:	b407      	push	{r0, r1, r2}
 8000520:	4802      	ldr	r0, [pc, #8]	@ (800052c <__aeabi_uldivmod+0x24>)
 8000522:	a102      	add	r1, pc, #8	@ (adr r1, 800052c <__aeabi_uldivmod+0x24>)
 8000524:	1840      	adds	r0, r0, r1
 8000526:	9002      	str	r0, [sp, #8]
 8000528:	bd03      	pop	{r0, r1, pc}
 800052a:	46c0      	nop			@ (mov r8, r8)
 800052c:	fffffee9 	.word	0xfffffee9
 8000530:	b403      	push	{r0, r1}
 8000532:	4668      	mov	r0, sp
 8000534:	b501      	push	{r0, lr}
 8000536:	9802      	ldr	r0, [sp, #8]
 8000538:	f000 f83c 	bl	80005b4 <__udivmoddi4>
 800053c:	9b01      	ldr	r3, [sp, #4]
 800053e:	469e      	mov	lr, r3
 8000540:	b002      	add	sp, #8
 8000542:	bc0c      	pop	{r2, r3}
 8000544:	4770      	bx	lr
 8000546:	46c0      	nop			@ (mov r8, r8)

08000548 <__aeabi_f2uiz>:
 8000548:	219e      	movs	r1, #158	@ 0x9e
 800054a:	b510      	push	{r4, lr}
 800054c:	05c9      	lsls	r1, r1, #23
 800054e:	1c04      	adds	r4, r0, #0
 8000550:	f7ff ffd0 	bl	80004f4 <__aeabi_fcmpge>
 8000554:	2800      	cmp	r0, #0
 8000556:	d103      	bne.n	8000560 <__aeabi_f2uiz+0x18>
 8000558:	1c20      	adds	r0, r4, #0
 800055a:	f000 fc81 	bl	8000e60 <__aeabi_f2iz>
 800055e:	bd10      	pop	{r4, pc}
 8000560:	219e      	movs	r1, #158	@ 0x9e
 8000562:	1c20      	adds	r0, r4, #0
 8000564:	05c9      	lsls	r1, r1, #23
 8000566:	f000 fad7 	bl	8000b18 <__aeabi_fsub>
 800056a:	f000 fc79 	bl	8000e60 <__aeabi_f2iz>
 800056e:	2380      	movs	r3, #128	@ 0x80
 8000570:	061b      	lsls	r3, r3, #24
 8000572:	469c      	mov	ip, r3
 8000574:	4460      	add	r0, ip
 8000576:	e7f2      	b.n	800055e <__aeabi_f2uiz+0x16>

08000578 <__aeabi_d2uiz>:
 8000578:	b570      	push	{r4, r5, r6, lr}
 800057a:	2200      	movs	r2, #0
 800057c:	4b0c      	ldr	r3, [pc, #48]	@ (80005b0 <__aeabi_d2uiz+0x38>)
 800057e:	0004      	movs	r4, r0
 8000580:	000d      	movs	r5, r1
 8000582:	f7ff ff7d 	bl	8000480 <__aeabi_dcmpge>
 8000586:	2800      	cmp	r0, #0
 8000588:	d104      	bne.n	8000594 <__aeabi_d2uiz+0x1c>
 800058a:	0020      	movs	r0, r4
 800058c:	0029      	movs	r1, r5
 800058e:	f002 faf7 	bl	8002b80 <__aeabi_d2iz>
 8000592:	bd70      	pop	{r4, r5, r6, pc}
 8000594:	4b06      	ldr	r3, [pc, #24]	@ (80005b0 <__aeabi_d2uiz+0x38>)
 8000596:	2200      	movs	r2, #0
 8000598:	0020      	movs	r0, r4
 800059a:	0029      	movs	r1, r5
 800059c:	f001 ff32 	bl	8002404 <__aeabi_dsub>
 80005a0:	f002 faee 	bl	8002b80 <__aeabi_d2iz>
 80005a4:	2380      	movs	r3, #128	@ 0x80
 80005a6:	061b      	lsls	r3, r3, #24
 80005a8:	469c      	mov	ip, r3
 80005aa:	4460      	add	r0, ip
 80005ac:	e7f1      	b.n	8000592 <__aeabi_d2uiz+0x1a>
 80005ae:	46c0      	nop			@ (mov r8, r8)
 80005b0:	41e00000 	.word	0x41e00000

080005b4 <__udivmoddi4>:
 80005b4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80005b6:	4657      	mov	r7, sl
 80005b8:	464e      	mov	r6, r9
 80005ba:	4645      	mov	r5, r8
 80005bc:	46de      	mov	lr, fp
 80005be:	b5e0      	push	{r5, r6, r7, lr}
 80005c0:	0004      	movs	r4, r0
 80005c2:	000d      	movs	r5, r1
 80005c4:	4692      	mov	sl, r2
 80005c6:	4699      	mov	r9, r3
 80005c8:	b083      	sub	sp, #12
 80005ca:	428b      	cmp	r3, r1
 80005cc:	d830      	bhi.n	8000630 <__udivmoddi4+0x7c>
 80005ce:	d02d      	beq.n	800062c <__udivmoddi4+0x78>
 80005d0:	4649      	mov	r1, r9
 80005d2:	4650      	mov	r0, sl
 80005d4:	f002 fbc8 	bl	8002d68 <__clzdi2>
 80005d8:	0029      	movs	r1, r5
 80005da:	0006      	movs	r6, r0
 80005dc:	0020      	movs	r0, r4
 80005de:	f002 fbc3 	bl	8002d68 <__clzdi2>
 80005e2:	1a33      	subs	r3, r6, r0
 80005e4:	4698      	mov	r8, r3
 80005e6:	3b20      	subs	r3, #32
 80005e8:	d434      	bmi.n	8000654 <__udivmoddi4+0xa0>
 80005ea:	469b      	mov	fp, r3
 80005ec:	4653      	mov	r3, sl
 80005ee:	465a      	mov	r2, fp
 80005f0:	4093      	lsls	r3, r2
 80005f2:	4642      	mov	r2, r8
 80005f4:	001f      	movs	r7, r3
 80005f6:	4653      	mov	r3, sl
 80005f8:	4093      	lsls	r3, r2
 80005fa:	001e      	movs	r6, r3
 80005fc:	42af      	cmp	r7, r5
 80005fe:	d83b      	bhi.n	8000678 <__udivmoddi4+0xc4>
 8000600:	42af      	cmp	r7, r5
 8000602:	d100      	bne.n	8000606 <__udivmoddi4+0x52>
 8000604:	e079      	b.n	80006fa <__udivmoddi4+0x146>
 8000606:	465b      	mov	r3, fp
 8000608:	1ba4      	subs	r4, r4, r6
 800060a:	41bd      	sbcs	r5, r7
 800060c:	2b00      	cmp	r3, #0
 800060e:	da00      	bge.n	8000612 <__udivmoddi4+0x5e>
 8000610:	e076      	b.n	8000700 <__udivmoddi4+0x14c>
 8000612:	2200      	movs	r2, #0
 8000614:	2300      	movs	r3, #0
 8000616:	9200      	str	r2, [sp, #0]
 8000618:	9301      	str	r3, [sp, #4]
 800061a:	2301      	movs	r3, #1
 800061c:	465a      	mov	r2, fp
 800061e:	4093      	lsls	r3, r2
 8000620:	9301      	str	r3, [sp, #4]
 8000622:	2301      	movs	r3, #1
 8000624:	4642      	mov	r2, r8
 8000626:	4093      	lsls	r3, r2
 8000628:	9300      	str	r3, [sp, #0]
 800062a:	e029      	b.n	8000680 <__udivmoddi4+0xcc>
 800062c:	4282      	cmp	r2, r0
 800062e:	d9cf      	bls.n	80005d0 <__udivmoddi4+0x1c>
 8000630:	2200      	movs	r2, #0
 8000632:	2300      	movs	r3, #0
 8000634:	9200      	str	r2, [sp, #0]
 8000636:	9301      	str	r3, [sp, #4]
 8000638:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800063a:	2b00      	cmp	r3, #0
 800063c:	d001      	beq.n	8000642 <__udivmoddi4+0x8e>
 800063e:	601c      	str	r4, [r3, #0]
 8000640:	605d      	str	r5, [r3, #4]
 8000642:	9800      	ldr	r0, [sp, #0]
 8000644:	9901      	ldr	r1, [sp, #4]
 8000646:	b003      	add	sp, #12
 8000648:	bcf0      	pop	{r4, r5, r6, r7}
 800064a:	46bb      	mov	fp, r7
 800064c:	46b2      	mov	sl, r6
 800064e:	46a9      	mov	r9, r5
 8000650:	46a0      	mov	r8, r4
 8000652:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000654:	4642      	mov	r2, r8
 8000656:	469b      	mov	fp, r3
 8000658:	2320      	movs	r3, #32
 800065a:	1a9b      	subs	r3, r3, r2
 800065c:	4652      	mov	r2, sl
 800065e:	40da      	lsrs	r2, r3
 8000660:	4641      	mov	r1, r8
 8000662:	0013      	movs	r3, r2
 8000664:	464a      	mov	r2, r9
 8000666:	408a      	lsls	r2, r1
 8000668:	0017      	movs	r7, r2
 800066a:	4642      	mov	r2, r8
 800066c:	431f      	orrs	r7, r3
 800066e:	4653      	mov	r3, sl
 8000670:	4093      	lsls	r3, r2
 8000672:	001e      	movs	r6, r3
 8000674:	42af      	cmp	r7, r5
 8000676:	d9c3      	bls.n	8000600 <__udivmoddi4+0x4c>
 8000678:	2200      	movs	r2, #0
 800067a:	2300      	movs	r3, #0
 800067c:	9200      	str	r2, [sp, #0]
 800067e:	9301      	str	r3, [sp, #4]
 8000680:	4643      	mov	r3, r8
 8000682:	2b00      	cmp	r3, #0
 8000684:	d0d8      	beq.n	8000638 <__udivmoddi4+0x84>
 8000686:	07fb      	lsls	r3, r7, #31
 8000688:	0872      	lsrs	r2, r6, #1
 800068a:	431a      	orrs	r2, r3
 800068c:	4646      	mov	r6, r8
 800068e:	087b      	lsrs	r3, r7, #1
 8000690:	e00e      	b.n	80006b0 <__udivmoddi4+0xfc>
 8000692:	42ab      	cmp	r3, r5
 8000694:	d101      	bne.n	800069a <__udivmoddi4+0xe6>
 8000696:	42a2      	cmp	r2, r4
 8000698:	d80c      	bhi.n	80006b4 <__udivmoddi4+0x100>
 800069a:	1aa4      	subs	r4, r4, r2
 800069c:	419d      	sbcs	r5, r3
 800069e:	2001      	movs	r0, #1
 80006a0:	1924      	adds	r4, r4, r4
 80006a2:	416d      	adcs	r5, r5
 80006a4:	2100      	movs	r1, #0
 80006a6:	3e01      	subs	r6, #1
 80006a8:	1824      	adds	r4, r4, r0
 80006aa:	414d      	adcs	r5, r1
 80006ac:	2e00      	cmp	r6, #0
 80006ae:	d006      	beq.n	80006be <__udivmoddi4+0x10a>
 80006b0:	42ab      	cmp	r3, r5
 80006b2:	d9ee      	bls.n	8000692 <__udivmoddi4+0xde>
 80006b4:	3e01      	subs	r6, #1
 80006b6:	1924      	adds	r4, r4, r4
 80006b8:	416d      	adcs	r5, r5
 80006ba:	2e00      	cmp	r6, #0
 80006bc:	d1f8      	bne.n	80006b0 <__udivmoddi4+0xfc>
 80006be:	9800      	ldr	r0, [sp, #0]
 80006c0:	9901      	ldr	r1, [sp, #4]
 80006c2:	465b      	mov	r3, fp
 80006c4:	1900      	adds	r0, r0, r4
 80006c6:	4169      	adcs	r1, r5
 80006c8:	2b00      	cmp	r3, #0
 80006ca:	db24      	blt.n	8000716 <__udivmoddi4+0x162>
 80006cc:	002b      	movs	r3, r5
 80006ce:	465a      	mov	r2, fp
 80006d0:	4644      	mov	r4, r8
 80006d2:	40d3      	lsrs	r3, r2
 80006d4:	002a      	movs	r2, r5
 80006d6:	40e2      	lsrs	r2, r4
 80006d8:	001c      	movs	r4, r3
 80006da:	465b      	mov	r3, fp
 80006dc:	0015      	movs	r5, r2
 80006de:	2b00      	cmp	r3, #0
 80006e0:	db2a      	blt.n	8000738 <__udivmoddi4+0x184>
 80006e2:	0026      	movs	r6, r4
 80006e4:	409e      	lsls	r6, r3
 80006e6:	0033      	movs	r3, r6
 80006e8:	0026      	movs	r6, r4
 80006ea:	4647      	mov	r7, r8
 80006ec:	40be      	lsls	r6, r7
 80006ee:	0032      	movs	r2, r6
 80006f0:	1a80      	subs	r0, r0, r2
 80006f2:	4199      	sbcs	r1, r3
 80006f4:	9000      	str	r0, [sp, #0]
 80006f6:	9101      	str	r1, [sp, #4]
 80006f8:	e79e      	b.n	8000638 <__udivmoddi4+0x84>
 80006fa:	42a3      	cmp	r3, r4
 80006fc:	d8bc      	bhi.n	8000678 <__udivmoddi4+0xc4>
 80006fe:	e782      	b.n	8000606 <__udivmoddi4+0x52>
 8000700:	4642      	mov	r2, r8
 8000702:	2320      	movs	r3, #32
 8000704:	2100      	movs	r1, #0
 8000706:	1a9b      	subs	r3, r3, r2
 8000708:	2200      	movs	r2, #0
 800070a:	9100      	str	r1, [sp, #0]
 800070c:	9201      	str	r2, [sp, #4]
 800070e:	2201      	movs	r2, #1
 8000710:	40da      	lsrs	r2, r3
 8000712:	9201      	str	r2, [sp, #4]
 8000714:	e785      	b.n	8000622 <__udivmoddi4+0x6e>
 8000716:	4642      	mov	r2, r8
 8000718:	2320      	movs	r3, #32
 800071a:	1a9b      	subs	r3, r3, r2
 800071c:	002a      	movs	r2, r5
 800071e:	4646      	mov	r6, r8
 8000720:	409a      	lsls	r2, r3
 8000722:	0023      	movs	r3, r4
 8000724:	40f3      	lsrs	r3, r6
 8000726:	4644      	mov	r4, r8
 8000728:	4313      	orrs	r3, r2
 800072a:	002a      	movs	r2, r5
 800072c:	40e2      	lsrs	r2, r4
 800072e:	001c      	movs	r4, r3
 8000730:	465b      	mov	r3, fp
 8000732:	0015      	movs	r5, r2
 8000734:	2b00      	cmp	r3, #0
 8000736:	dad4      	bge.n	80006e2 <__udivmoddi4+0x12e>
 8000738:	4642      	mov	r2, r8
 800073a:	002f      	movs	r7, r5
 800073c:	2320      	movs	r3, #32
 800073e:	0026      	movs	r6, r4
 8000740:	4097      	lsls	r7, r2
 8000742:	1a9b      	subs	r3, r3, r2
 8000744:	40de      	lsrs	r6, r3
 8000746:	003b      	movs	r3, r7
 8000748:	4333      	orrs	r3, r6
 800074a:	e7cd      	b.n	80006e8 <__udivmoddi4+0x134>

0800074c <__aeabi_fdiv>:
 800074c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800074e:	464f      	mov	r7, r9
 8000750:	4646      	mov	r6, r8
 8000752:	46d6      	mov	lr, sl
 8000754:	0244      	lsls	r4, r0, #9
 8000756:	b5c0      	push	{r6, r7, lr}
 8000758:	0047      	lsls	r7, r0, #1
 800075a:	1c0e      	adds	r6, r1, #0
 800075c:	0a64      	lsrs	r4, r4, #9
 800075e:	0e3f      	lsrs	r7, r7, #24
 8000760:	0fc5      	lsrs	r5, r0, #31
 8000762:	2f00      	cmp	r7, #0
 8000764:	d03c      	beq.n	80007e0 <__aeabi_fdiv+0x94>
 8000766:	2fff      	cmp	r7, #255	@ 0xff
 8000768:	d042      	beq.n	80007f0 <__aeabi_fdiv+0xa4>
 800076a:	2300      	movs	r3, #0
 800076c:	2280      	movs	r2, #128	@ 0x80
 800076e:	4699      	mov	r9, r3
 8000770:	469a      	mov	sl, r3
 8000772:	00e4      	lsls	r4, r4, #3
 8000774:	04d2      	lsls	r2, r2, #19
 8000776:	4314      	orrs	r4, r2
 8000778:	3f7f      	subs	r7, #127	@ 0x7f
 800077a:	0273      	lsls	r3, r6, #9
 800077c:	0a5b      	lsrs	r3, r3, #9
 800077e:	4698      	mov	r8, r3
 8000780:	0073      	lsls	r3, r6, #1
 8000782:	0e1b      	lsrs	r3, r3, #24
 8000784:	0ff6      	lsrs	r6, r6, #31
 8000786:	2b00      	cmp	r3, #0
 8000788:	d01b      	beq.n	80007c2 <__aeabi_fdiv+0x76>
 800078a:	2bff      	cmp	r3, #255	@ 0xff
 800078c:	d013      	beq.n	80007b6 <__aeabi_fdiv+0x6a>
 800078e:	4642      	mov	r2, r8
 8000790:	2180      	movs	r1, #128	@ 0x80
 8000792:	00d2      	lsls	r2, r2, #3
 8000794:	04c9      	lsls	r1, r1, #19
 8000796:	4311      	orrs	r1, r2
 8000798:	4688      	mov	r8, r1
 800079a:	2000      	movs	r0, #0
 800079c:	3b7f      	subs	r3, #127	@ 0x7f
 800079e:	0029      	movs	r1, r5
 80007a0:	1aff      	subs	r7, r7, r3
 80007a2:	464b      	mov	r3, r9
 80007a4:	4071      	eors	r1, r6
 80007a6:	b2c9      	uxtb	r1, r1
 80007a8:	2b0f      	cmp	r3, #15
 80007aa:	d900      	bls.n	80007ae <__aeabi_fdiv+0x62>
 80007ac:	e0b5      	b.n	800091a <__aeabi_fdiv+0x1ce>
 80007ae:	4a74      	ldr	r2, [pc, #464]	@ (8000980 <__aeabi_fdiv+0x234>)
 80007b0:	009b      	lsls	r3, r3, #2
 80007b2:	58d3      	ldr	r3, [r2, r3]
 80007b4:	469f      	mov	pc, r3
 80007b6:	4643      	mov	r3, r8
 80007b8:	2b00      	cmp	r3, #0
 80007ba:	d13f      	bne.n	800083c <__aeabi_fdiv+0xf0>
 80007bc:	3fff      	subs	r7, #255	@ 0xff
 80007be:	3302      	adds	r3, #2
 80007c0:	e003      	b.n	80007ca <__aeabi_fdiv+0x7e>
 80007c2:	4643      	mov	r3, r8
 80007c4:	2b00      	cmp	r3, #0
 80007c6:	d12d      	bne.n	8000824 <__aeabi_fdiv+0xd8>
 80007c8:	2301      	movs	r3, #1
 80007ca:	0029      	movs	r1, r5
 80007cc:	464a      	mov	r2, r9
 80007ce:	4071      	eors	r1, r6
 80007d0:	b2c9      	uxtb	r1, r1
 80007d2:	431a      	orrs	r2, r3
 80007d4:	2a0e      	cmp	r2, #14
 80007d6:	d838      	bhi.n	800084a <__aeabi_fdiv+0xfe>
 80007d8:	486a      	ldr	r0, [pc, #424]	@ (8000984 <__aeabi_fdiv+0x238>)
 80007da:	0092      	lsls	r2, r2, #2
 80007dc:	5882      	ldr	r2, [r0, r2]
 80007de:	4697      	mov	pc, r2
 80007e0:	2c00      	cmp	r4, #0
 80007e2:	d113      	bne.n	800080c <__aeabi_fdiv+0xc0>
 80007e4:	2304      	movs	r3, #4
 80007e6:	4699      	mov	r9, r3
 80007e8:	3b03      	subs	r3, #3
 80007ea:	2700      	movs	r7, #0
 80007ec:	469a      	mov	sl, r3
 80007ee:	e7c4      	b.n	800077a <__aeabi_fdiv+0x2e>
 80007f0:	2c00      	cmp	r4, #0
 80007f2:	d105      	bne.n	8000800 <__aeabi_fdiv+0xb4>
 80007f4:	2308      	movs	r3, #8
 80007f6:	4699      	mov	r9, r3
 80007f8:	3b06      	subs	r3, #6
 80007fa:	27ff      	movs	r7, #255	@ 0xff
 80007fc:	469a      	mov	sl, r3
 80007fe:	e7bc      	b.n	800077a <__aeabi_fdiv+0x2e>
 8000800:	230c      	movs	r3, #12
 8000802:	4699      	mov	r9, r3
 8000804:	3b09      	subs	r3, #9
 8000806:	27ff      	movs	r7, #255	@ 0xff
 8000808:	469a      	mov	sl, r3
 800080a:	e7b6      	b.n	800077a <__aeabi_fdiv+0x2e>
 800080c:	0020      	movs	r0, r4
 800080e:	f002 fa8d 	bl	8002d2c <__clzsi2>
 8000812:	2776      	movs	r7, #118	@ 0x76
 8000814:	1f43      	subs	r3, r0, #5
 8000816:	409c      	lsls	r4, r3
 8000818:	2300      	movs	r3, #0
 800081a:	427f      	negs	r7, r7
 800081c:	4699      	mov	r9, r3
 800081e:	469a      	mov	sl, r3
 8000820:	1a3f      	subs	r7, r7, r0
 8000822:	e7aa      	b.n	800077a <__aeabi_fdiv+0x2e>
 8000824:	4640      	mov	r0, r8
 8000826:	f002 fa81 	bl	8002d2c <__clzsi2>
 800082a:	4642      	mov	r2, r8
 800082c:	1f43      	subs	r3, r0, #5
 800082e:	409a      	lsls	r2, r3
 8000830:	2376      	movs	r3, #118	@ 0x76
 8000832:	425b      	negs	r3, r3
 8000834:	1a1b      	subs	r3, r3, r0
 8000836:	4690      	mov	r8, r2
 8000838:	2000      	movs	r0, #0
 800083a:	e7b0      	b.n	800079e <__aeabi_fdiv+0x52>
 800083c:	2303      	movs	r3, #3
 800083e:	464a      	mov	r2, r9
 8000840:	431a      	orrs	r2, r3
 8000842:	4691      	mov	r9, r2
 8000844:	2003      	movs	r0, #3
 8000846:	33fc      	adds	r3, #252	@ 0xfc
 8000848:	e7a9      	b.n	800079e <__aeabi_fdiv+0x52>
 800084a:	000d      	movs	r5, r1
 800084c:	20ff      	movs	r0, #255	@ 0xff
 800084e:	2200      	movs	r2, #0
 8000850:	05c0      	lsls	r0, r0, #23
 8000852:	07ed      	lsls	r5, r5, #31
 8000854:	4310      	orrs	r0, r2
 8000856:	4328      	orrs	r0, r5
 8000858:	bce0      	pop	{r5, r6, r7}
 800085a:	46ba      	mov	sl, r7
 800085c:	46b1      	mov	r9, r6
 800085e:	46a8      	mov	r8, r5
 8000860:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000862:	000d      	movs	r5, r1
 8000864:	2000      	movs	r0, #0
 8000866:	2200      	movs	r2, #0
 8000868:	e7f2      	b.n	8000850 <__aeabi_fdiv+0x104>
 800086a:	4653      	mov	r3, sl
 800086c:	2b02      	cmp	r3, #2
 800086e:	d0ed      	beq.n	800084c <__aeabi_fdiv+0x100>
 8000870:	2b03      	cmp	r3, #3
 8000872:	d033      	beq.n	80008dc <__aeabi_fdiv+0x190>
 8000874:	46a0      	mov	r8, r4
 8000876:	2b01      	cmp	r3, #1
 8000878:	d105      	bne.n	8000886 <__aeabi_fdiv+0x13a>
 800087a:	2000      	movs	r0, #0
 800087c:	2200      	movs	r2, #0
 800087e:	e7e7      	b.n	8000850 <__aeabi_fdiv+0x104>
 8000880:	0035      	movs	r5, r6
 8000882:	2803      	cmp	r0, #3
 8000884:	d07a      	beq.n	800097c <__aeabi_fdiv+0x230>
 8000886:	003b      	movs	r3, r7
 8000888:	337f      	adds	r3, #127	@ 0x7f
 800088a:	2b00      	cmp	r3, #0
 800088c:	dd2d      	ble.n	80008ea <__aeabi_fdiv+0x19e>
 800088e:	4642      	mov	r2, r8
 8000890:	0752      	lsls	r2, r2, #29
 8000892:	d007      	beq.n	80008a4 <__aeabi_fdiv+0x158>
 8000894:	220f      	movs	r2, #15
 8000896:	4641      	mov	r1, r8
 8000898:	400a      	ands	r2, r1
 800089a:	2a04      	cmp	r2, #4
 800089c:	d002      	beq.n	80008a4 <__aeabi_fdiv+0x158>
 800089e:	2204      	movs	r2, #4
 80008a0:	4694      	mov	ip, r2
 80008a2:	44e0      	add	r8, ip
 80008a4:	4642      	mov	r2, r8
 80008a6:	0112      	lsls	r2, r2, #4
 80008a8:	d505      	bpl.n	80008b6 <__aeabi_fdiv+0x16a>
 80008aa:	4642      	mov	r2, r8
 80008ac:	4b36      	ldr	r3, [pc, #216]	@ (8000988 <__aeabi_fdiv+0x23c>)
 80008ae:	401a      	ands	r2, r3
 80008b0:	003b      	movs	r3, r7
 80008b2:	4690      	mov	r8, r2
 80008b4:	3380      	adds	r3, #128	@ 0x80
 80008b6:	2bfe      	cmp	r3, #254	@ 0xfe
 80008b8:	dcc8      	bgt.n	800084c <__aeabi_fdiv+0x100>
 80008ba:	4642      	mov	r2, r8
 80008bc:	0192      	lsls	r2, r2, #6
 80008be:	0a52      	lsrs	r2, r2, #9
 80008c0:	b2d8      	uxtb	r0, r3
 80008c2:	e7c5      	b.n	8000850 <__aeabi_fdiv+0x104>
 80008c4:	2280      	movs	r2, #128	@ 0x80
 80008c6:	2500      	movs	r5, #0
 80008c8:	20ff      	movs	r0, #255	@ 0xff
 80008ca:	03d2      	lsls	r2, r2, #15
 80008cc:	e7c0      	b.n	8000850 <__aeabi_fdiv+0x104>
 80008ce:	2280      	movs	r2, #128	@ 0x80
 80008d0:	03d2      	lsls	r2, r2, #15
 80008d2:	4214      	tst	r4, r2
 80008d4:	d002      	beq.n	80008dc <__aeabi_fdiv+0x190>
 80008d6:	4643      	mov	r3, r8
 80008d8:	4213      	tst	r3, r2
 80008da:	d049      	beq.n	8000970 <__aeabi_fdiv+0x224>
 80008dc:	2280      	movs	r2, #128	@ 0x80
 80008de:	03d2      	lsls	r2, r2, #15
 80008e0:	4322      	orrs	r2, r4
 80008e2:	0252      	lsls	r2, r2, #9
 80008e4:	20ff      	movs	r0, #255	@ 0xff
 80008e6:	0a52      	lsrs	r2, r2, #9
 80008e8:	e7b2      	b.n	8000850 <__aeabi_fdiv+0x104>
 80008ea:	2201      	movs	r2, #1
 80008ec:	1ad3      	subs	r3, r2, r3
 80008ee:	2b1b      	cmp	r3, #27
 80008f0:	dcc3      	bgt.n	800087a <__aeabi_fdiv+0x12e>
 80008f2:	4642      	mov	r2, r8
 80008f4:	40da      	lsrs	r2, r3
 80008f6:	4643      	mov	r3, r8
 80008f8:	379e      	adds	r7, #158	@ 0x9e
 80008fa:	40bb      	lsls	r3, r7
 80008fc:	1e59      	subs	r1, r3, #1
 80008fe:	418b      	sbcs	r3, r1
 8000900:	431a      	orrs	r2, r3
 8000902:	0753      	lsls	r3, r2, #29
 8000904:	d004      	beq.n	8000910 <__aeabi_fdiv+0x1c4>
 8000906:	230f      	movs	r3, #15
 8000908:	4013      	ands	r3, r2
 800090a:	2b04      	cmp	r3, #4
 800090c:	d000      	beq.n	8000910 <__aeabi_fdiv+0x1c4>
 800090e:	3204      	adds	r2, #4
 8000910:	0153      	lsls	r3, r2, #5
 8000912:	d529      	bpl.n	8000968 <__aeabi_fdiv+0x21c>
 8000914:	2001      	movs	r0, #1
 8000916:	2200      	movs	r2, #0
 8000918:	e79a      	b.n	8000850 <__aeabi_fdiv+0x104>
 800091a:	4642      	mov	r2, r8
 800091c:	0163      	lsls	r3, r4, #5
 800091e:	0155      	lsls	r5, r2, #5
 8000920:	42ab      	cmp	r3, r5
 8000922:	d215      	bcs.n	8000950 <__aeabi_fdiv+0x204>
 8000924:	201b      	movs	r0, #27
 8000926:	2200      	movs	r2, #0
 8000928:	3f01      	subs	r7, #1
 800092a:	2601      	movs	r6, #1
 800092c:	001c      	movs	r4, r3
 800092e:	0052      	lsls	r2, r2, #1
 8000930:	005b      	lsls	r3, r3, #1
 8000932:	2c00      	cmp	r4, #0
 8000934:	db01      	blt.n	800093a <__aeabi_fdiv+0x1ee>
 8000936:	429d      	cmp	r5, r3
 8000938:	d801      	bhi.n	800093e <__aeabi_fdiv+0x1f2>
 800093a:	1b5b      	subs	r3, r3, r5
 800093c:	4332      	orrs	r2, r6
 800093e:	3801      	subs	r0, #1
 8000940:	2800      	cmp	r0, #0
 8000942:	d1f3      	bne.n	800092c <__aeabi_fdiv+0x1e0>
 8000944:	1e58      	subs	r0, r3, #1
 8000946:	4183      	sbcs	r3, r0
 8000948:	4313      	orrs	r3, r2
 800094a:	4698      	mov	r8, r3
 800094c:	000d      	movs	r5, r1
 800094e:	e79a      	b.n	8000886 <__aeabi_fdiv+0x13a>
 8000950:	201a      	movs	r0, #26
 8000952:	2201      	movs	r2, #1
 8000954:	1b5b      	subs	r3, r3, r5
 8000956:	e7e8      	b.n	800092a <__aeabi_fdiv+0x1de>
 8000958:	3b02      	subs	r3, #2
 800095a:	425a      	negs	r2, r3
 800095c:	4153      	adcs	r3, r2
 800095e:	425b      	negs	r3, r3
 8000960:	0035      	movs	r5, r6
 8000962:	2200      	movs	r2, #0
 8000964:	b2d8      	uxtb	r0, r3
 8000966:	e773      	b.n	8000850 <__aeabi_fdiv+0x104>
 8000968:	0192      	lsls	r2, r2, #6
 800096a:	2000      	movs	r0, #0
 800096c:	0a52      	lsrs	r2, r2, #9
 800096e:	e76f      	b.n	8000850 <__aeabi_fdiv+0x104>
 8000970:	431a      	orrs	r2, r3
 8000972:	0252      	lsls	r2, r2, #9
 8000974:	0035      	movs	r5, r6
 8000976:	20ff      	movs	r0, #255	@ 0xff
 8000978:	0a52      	lsrs	r2, r2, #9
 800097a:	e769      	b.n	8000850 <__aeabi_fdiv+0x104>
 800097c:	4644      	mov	r4, r8
 800097e:	e7ad      	b.n	80008dc <__aeabi_fdiv+0x190>
 8000980:	0800b0b0 	.word	0x0800b0b0
 8000984:	0800b0f0 	.word	0x0800b0f0
 8000988:	f7ffffff 	.word	0xf7ffffff

0800098c <__eqsf2>:
 800098c:	b570      	push	{r4, r5, r6, lr}
 800098e:	0042      	lsls	r2, r0, #1
 8000990:	024e      	lsls	r6, r1, #9
 8000992:	004c      	lsls	r4, r1, #1
 8000994:	0245      	lsls	r5, r0, #9
 8000996:	0a6d      	lsrs	r5, r5, #9
 8000998:	0e12      	lsrs	r2, r2, #24
 800099a:	0fc3      	lsrs	r3, r0, #31
 800099c:	0a76      	lsrs	r6, r6, #9
 800099e:	0e24      	lsrs	r4, r4, #24
 80009a0:	0fc9      	lsrs	r1, r1, #31
 80009a2:	2aff      	cmp	r2, #255	@ 0xff
 80009a4:	d010      	beq.n	80009c8 <__eqsf2+0x3c>
 80009a6:	2cff      	cmp	r4, #255	@ 0xff
 80009a8:	d00c      	beq.n	80009c4 <__eqsf2+0x38>
 80009aa:	2001      	movs	r0, #1
 80009ac:	42a2      	cmp	r2, r4
 80009ae:	d10a      	bne.n	80009c6 <__eqsf2+0x3a>
 80009b0:	42b5      	cmp	r5, r6
 80009b2:	d108      	bne.n	80009c6 <__eqsf2+0x3a>
 80009b4:	428b      	cmp	r3, r1
 80009b6:	d00f      	beq.n	80009d8 <__eqsf2+0x4c>
 80009b8:	2a00      	cmp	r2, #0
 80009ba:	d104      	bne.n	80009c6 <__eqsf2+0x3a>
 80009bc:	0028      	movs	r0, r5
 80009be:	1e43      	subs	r3, r0, #1
 80009c0:	4198      	sbcs	r0, r3
 80009c2:	e000      	b.n	80009c6 <__eqsf2+0x3a>
 80009c4:	2001      	movs	r0, #1
 80009c6:	bd70      	pop	{r4, r5, r6, pc}
 80009c8:	2001      	movs	r0, #1
 80009ca:	2cff      	cmp	r4, #255	@ 0xff
 80009cc:	d1fb      	bne.n	80009c6 <__eqsf2+0x3a>
 80009ce:	4335      	orrs	r5, r6
 80009d0:	d1f9      	bne.n	80009c6 <__eqsf2+0x3a>
 80009d2:	404b      	eors	r3, r1
 80009d4:	0018      	movs	r0, r3
 80009d6:	e7f6      	b.n	80009c6 <__eqsf2+0x3a>
 80009d8:	2000      	movs	r0, #0
 80009da:	e7f4      	b.n	80009c6 <__eqsf2+0x3a>

080009dc <__gesf2>:
 80009dc:	b530      	push	{r4, r5, lr}
 80009de:	0042      	lsls	r2, r0, #1
 80009e0:	0244      	lsls	r4, r0, #9
 80009e2:	024d      	lsls	r5, r1, #9
 80009e4:	0fc3      	lsrs	r3, r0, #31
 80009e6:	0048      	lsls	r0, r1, #1
 80009e8:	0a64      	lsrs	r4, r4, #9
 80009ea:	0e12      	lsrs	r2, r2, #24
 80009ec:	0a6d      	lsrs	r5, r5, #9
 80009ee:	0e00      	lsrs	r0, r0, #24
 80009f0:	0fc9      	lsrs	r1, r1, #31
 80009f2:	2aff      	cmp	r2, #255	@ 0xff
 80009f4:	d019      	beq.n	8000a2a <__gesf2+0x4e>
 80009f6:	28ff      	cmp	r0, #255	@ 0xff
 80009f8:	d00b      	beq.n	8000a12 <__gesf2+0x36>
 80009fa:	2a00      	cmp	r2, #0
 80009fc:	d11e      	bne.n	8000a3c <__gesf2+0x60>
 80009fe:	2800      	cmp	r0, #0
 8000a00:	d10b      	bne.n	8000a1a <__gesf2+0x3e>
 8000a02:	2d00      	cmp	r5, #0
 8000a04:	d027      	beq.n	8000a56 <__gesf2+0x7a>
 8000a06:	2c00      	cmp	r4, #0
 8000a08:	d134      	bne.n	8000a74 <__gesf2+0x98>
 8000a0a:	2900      	cmp	r1, #0
 8000a0c:	d02f      	beq.n	8000a6e <__gesf2+0x92>
 8000a0e:	0008      	movs	r0, r1
 8000a10:	bd30      	pop	{r4, r5, pc}
 8000a12:	2d00      	cmp	r5, #0
 8000a14:	d128      	bne.n	8000a68 <__gesf2+0x8c>
 8000a16:	2a00      	cmp	r2, #0
 8000a18:	d101      	bne.n	8000a1e <__gesf2+0x42>
 8000a1a:	2c00      	cmp	r4, #0
 8000a1c:	d0f5      	beq.n	8000a0a <__gesf2+0x2e>
 8000a1e:	428b      	cmp	r3, r1
 8000a20:	d107      	bne.n	8000a32 <__gesf2+0x56>
 8000a22:	2b00      	cmp	r3, #0
 8000a24:	d023      	beq.n	8000a6e <__gesf2+0x92>
 8000a26:	0018      	movs	r0, r3
 8000a28:	e7f2      	b.n	8000a10 <__gesf2+0x34>
 8000a2a:	2c00      	cmp	r4, #0
 8000a2c:	d11c      	bne.n	8000a68 <__gesf2+0x8c>
 8000a2e:	28ff      	cmp	r0, #255	@ 0xff
 8000a30:	d014      	beq.n	8000a5c <__gesf2+0x80>
 8000a32:	1e58      	subs	r0, r3, #1
 8000a34:	2302      	movs	r3, #2
 8000a36:	4018      	ands	r0, r3
 8000a38:	3801      	subs	r0, #1
 8000a3a:	e7e9      	b.n	8000a10 <__gesf2+0x34>
 8000a3c:	2800      	cmp	r0, #0
 8000a3e:	d0f8      	beq.n	8000a32 <__gesf2+0x56>
 8000a40:	428b      	cmp	r3, r1
 8000a42:	d1f6      	bne.n	8000a32 <__gesf2+0x56>
 8000a44:	4282      	cmp	r2, r0
 8000a46:	dcf4      	bgt.n	8000a32 <__gesf2+0x56>
 8000a48:	dbeb      	blt.n	8000a22 <__gesf2+0x46>
 8000a4a:	42ac      	cmp	r4, r5
 8000a4c:	d8f1      	bhi.n	8000a32 <__gesf2+0x56>
 8000a4e:	2000      	movs	r0, #0
 8000a50:	42ac      	cmp	r4, r5
 8000a52:	d2dd      	bcs.n	8000a10 <__gesf2+0x34>
 8000a54:	e7e5      	b.n	8000a22 <__gesf2+0x46>
 8000a56:	2c00      	cmp	r4, #0
 8000a58:	d0da      	beq.n	8000a10 <__gesf2+0x34>
 8000a5a:	e7ea      	b.n	8000a32 <__gesf2+0x56>
 8000a5c:	2d00      	cmp	r5, #0
 8000a5e:	d103      	bne.n	8000a68 <__gesf2+0x8c>
 8000a60:	428b      	cmp	r3, r1
 8000a62:	d1e6      	bne.n	8000a32 <__gesf2+0x56>
 8000a64:	2000      	movs	r0, #0
 8000a66:	e7d3      	b.n	8000a10 <__gesf2+0x34>
 8000a68:	2002      	movs	r0, #2
 8000a6a:	4240      	negs	r0, r0
 8000a6c:	e7d0      	b.n	8000a10 <__gesf2+0x34>
 8000a6e:	2001      	movs	r0, #1
 8000a70:	4240      	negs	r0, r0
 8000a72:	e7cd      	b.n	8000a10 <__gesf2+0x34>
 8000a74:	428b      	cmp	r3, r1
 8000a76:	d0e8      	beq.n	8000a4a <__gesf2+0x6e>
 8000a78:	e7db      	b.n	8000a32 <__gesf2+0x56>
 8000a7a:	46c0      	nop			@ (mov r8, r8)

08000a7c <__lesf2>:
 8000a7c:	b530      	push	{r4, r5, lr}
 8000a7e:	0042      	lsls	r2, r0, #1
 8000a80:	0244      	lsls	r4, r0, #9
 8000a82:	024d      	lsls	r5, r1, #9
 8000a84:	0fc3      	lsrs	r3, r0, #31
 8000a86:	0048      	lsls	r0, r1, #1
 8000a88:	0a64      	lsrs	r4, r4, #9
 8000a8a:	0e12      	lsrs	r2, r2, #24
 8000a8c:	0a6d      	lsrs	r5, r5, #9
 8000a8e:	0e00      	lsrs	r0, r0, #24
 8000a90:	0fc9      	lsrs	r1, r1, #31
 8000a92:	2aff      	cmp	r2, #255	@ 0xff
 8000a94:	d01a      	beq.n	8000acc <__lesf2+0x50>
 8000a96:	28ff      	cmp	r0, #255	@ 0xff
 8000a98:	d00e      	beq.n	8000ab8 <__lesf2+0x3c>
 8000a9a:	2a00      	cmp	r2, #0
 8000a9c:	d11e      	bne.n	8000adc <__lesf2+0x60>
 8000a9e:	2800      	cmp	r0, #0
 8000aa0:	d10e      	bne.n	8000ac0 <__lesf2+0x44>
 8000aa2:	2d00      	cmp	r5, #0
 8000aa4:	d02a      	beq.n	8000afc <__lesf2+0x80>
 8000aa6:	2c00      	cmp	r4, #0
 8000aa8:	d00c      	beq.n	8000ac4 <__lesf2+0x48>
 8000aaa:	428b      	cmp	r3, r1
 8000aac:	d01d      	beq.n	8000aea <__lesf2+0x6e>
 8000aae:	1e58      	subs	r0, r3, #1
 8000ab0:	2302      	movs	r3, #2
 8000ab2:	4018      	ands	r0, r3
 8000ab4:	3801      	subs	r0, #1
 8000ab6:	e010      	b.n	8000ada <__lesf2+0x5e>
 8000ab8:	2d00      	cmp	r5, #0
 8000aba:	d10d      	bne.n	8000ad8 <__lesf2+0x5c>
 8000abc:	2a00      	cmp	r2, #0
 8000abe:	d120      	bne.n	8000b02 <__lesf2+0x86>
 8000ac0:	2c00      	cmp	r4, #0
 8000ac2:	d11e      	bne.n	8000b02 <__lesf2+0x86>
 8000ac4:	2900      	cmp	r1, #0
 8000ac6:	d023      	beq.n	8000b10 <__lesf2+0x94>
 8000ac8:	0008      	movs	r0, r1
 8000aca:	e006      	b.n	8000ada <__lesf2+0x5e>
 8000acc:	2c00      	cmp	r4, #0
 8000ace:	d103      	bne.n	8000ad8 <__lesf2+0x5c>
 8000ad0:	28ff      	cmp	r0, #255	@ 0xff
 8000ad2:	d1ec      	bne.n	8000aae <__lesf2+0x32>
 8000ad4:	2d00      	cmp	r5, #0
 8000ad6:	d017      	beq.n	8000b08 <__lesf2+0x8c>
 8000ad8:	2002      	movs	r0, #2
 8000ada:	bd30      	pop	{r4, r5, pc}
 8000adc:	2800      	cmp	r0, #0
 8000ade:	d0e6      	beq.n	8000aae <__lesf2+0x32>
 8000ae0:	428b      	cmp	r3, r1
 8000ae2:	d1e4      	bne.n	8000aae <__lesf2+0x32>
 8000ae4:	4282      	cmp	r2, r0
 8000ae6:	dce2      	bgt.n	8000aae <__lesf2+0x32>
 8000ae8:	db04      	blt.n	8000af4 <__lesf2+0x78>
 8000aea:	42ac      	cmp	r4, r5
 8000aec:	d8df      	bhi.n	8000aae <__lesf2+0x32>
 8000aee:	2000      	movs	r0, #0
 8000af0:	42ac      	cmp	r4, r5
 8000af2:	d2f2      	bcs.n	8000ada <__lesf2+0x5e>
 8000af4:	2b00      	cmp	r3, #0
 8000af6:	d00b      	beq.n	8000b10 <__lesf2+0x94>
 8000af8:	0018      	movs	r0, r3
 8000afa:	e7ee      	b.n	8000ada <__lesf2+0x5e>
 8000afc:	2c00      	cmp	r4, #0
 8000afe:	d0ec      	beq.n	8000ada <__lesf2+0x5e>
 8000b00:	e7d5      	b.n	8000aae <__lesf2+0x32>
 8000b02:	428b      	cmp	r3, r1
 8000b04:	d1d3      	bne.n	8000aae <__lesf2+0x32>
 8000b06:	e7f5      	b.n	8000af4 <__lesf2+0x78>
 8000b08:	2000      	movs	r0, #0
 8000b0a:	428b      	cmp	r3, r1
 8000b0c:	d0e5      	beq.n	8000ada <__lesf2+0x5e>
 8000b0e:	e7ce      	b.n	8000aae <__lesf2+0x32>
 8000b10:	2001      	movs	r0, #1
 8000b12:	4240      	negs	r0, r0
 8000b14:	e7e1      	b.n	8000ada <__lesf2+0x5e>
 8000b16:	46c0      	nop			@ (mov r8, r8)

08000b18 <__aeabi_fsub>:
 8000b18:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000b1a:	4647      	mov	r7, r8
 8000b1c:	46ce      	mov	lr, r9
 8000b1e:	024e      	lsls	r6, r1, #9
 8000b20:	0243      	lsls	r3, r0, #9
 8000b22:	0045      	lsls	r5, r0, #1
 8000b24:	0a72      	lsrs	r2, r6, #9
 8000b26:	0fc4      	lsrs	r4, r0, #31
 8000b28:	0048      	lsls	r0, r1, #1
 8000b2a:	b580      	push	{r7, lr}
 8000b2c:	4694      	mov	ip, r2
 8000b2e:	0a5f      	lsrs	r7, r3, #9
 8000b30:	0e2d      	lsrs	r5, r5, #24
 8000b32:	099b      	lsrs	r3, r3, #6
 8000b34:	0e00      	lsrs	r0, r0, #24
 8000b36:	0fc9      	lsrs	r1, r1, #31
 8000b38:	09b6      	lsrs	r6, r6, #6
 8000b3a:	28ff      	cmp	r0, #255	@ 0xff
 8000b3c:	d024      	beq.n	8000b88 <__aeabi_fsub+0x70>
 8000b3e:	2201      	movs	r2, #1
 8000b40:	4051      	eors	r1, r2
 8000b42:	1a2a      	subs	r2, r5, r0
 8000b44:	428c      	cmp	r4, r1
 8000b46:	d00f      	beq.n	8000b68 <__aeabi_fsub+0x50>
 8000b48:	2a00      	cmp	r2, #0
 8000b4a:	dc00      	bgt.n	8000b4e <__aeabi_fsub+0x36>
 8000b4c:	e16a      	b.n	8000e24 <__aeabi_fsub+0x30c>
 8000b4e:	2800      	cmp	r0, #0
 8000b50:	d135      	bne.n	8000bbe <__aeabi_fsub+0xa6>
 8000b52:	2e00      	cmp	r6, #0
 8000b54:	d100      	bne.n	8000b58 <__aeabi_fsub+0x40>
 8000b56:	e0a2      	b.n	8000c9e <__aeabi_fsub+0x186>
 8000b58:	1e51      	subs	r1, r2, #1
 8000b5a:	2a01      	cmp	r2, #1
 8000b5c:	d100      	bne.n	8000b60 <__aeabi_fsub+0x48>
 8000b5e:	e124      	b.n	8000daa <__aeabi_fsub+0x292>
 8000b60:	2aff      	cmp	r2, #255	@ 0xff
 8000b62:	d021      	beq.n	8000ba8 <__aeabi_fsub+0x90>
 8000b64:	000a      	movs	r2, r1
 8000b66:	e02f      	b.n	8000bc8 <__aeabi_fsub+0xb0>
 8000b68:	2a00      	cmp	r2, #0
 8000b6a:	dc00      	bgt.n	8000b6e <__aeabi_fsub+0x56>
 8000b6c:	e167      	b.n	8000e3e <__aeabi_fsub+0x326>
 8000b6e:	2800      	cmp	r0, #0
 8000b70:	d05e      	beq.n	8000c30 <__aeabi_fsub+0x118>
 8000b72:	2dff      	cmp	r5, #255	@ 0xff
 8000b74:	d018      	beq.n	8000ba8 <__aeabi_fsub+0x90>
 8000b76:	2180      	movs	r1, #128	@ 0x80
 8000b78:	04c9      	lsls	r1, r1, #19
 8000b7a:	430e      	orrs	r6, r1
 8000b7c:	2a1b      	cmp	r2, #27
 8000b7e:	dc00      	bgt.n	8000b82 <__aeabi_fsub+0x6a>
 8000b80:	e076      	b.n	8000c70 <__aeabi_fsub+0x158>
 8000b82:	002a      	movs	r2, r5
 8000b84:	3301      	adds	r3, #1
 8000b86:	e032      	b.n	8000bee <__aeabi_fsub+0xd6>
 8000b88:	002a      	movs	r2, r5
 8000b8a:	3aff      	subs	r2, #255	@ 0xff
 8000b8c:	4691      	mov	r9, r2
 8000b8e:	2e00      	cmp	r6, #0
 8000b90:	d042      	beq.n	8000c18 <__aeabi_fsub+0x100>
 8000b92:	428c      	cmp	r4, r1
 8000b94:	d055      	beq.n	8000c42 <__aeabi_fsub+0x12a>
 8000b96:	464a      	mov	r2, r9
 8000b98:	2a00      	cmp	r2, #0
 8000b9a:	d100      	bne.n	8000b9e <__aeabi_fsub+0x86>
 8000b9c:	e09c      	b.n	8000cd8 <__aeabi_fsub+0x1c0>
 8000b9e:	2d00      	cmp	r5, #0
 8000ba0:	d100      	bne.n	8000ba4 <__aeabi_fsub+0x8c>
 8000ba2:	e077      	b.n	8000c94 <__aeabi_fsub+0x17c>
 8000ba4:	000c      	movs	r4, r1
 8000ba6:	0033      	movs	r3, r6
 8000ba8:	08db      	lsrs	r3, r3, #3
 8000baa:	2b00      	cmp	r3, #0
 8000bac:	d100      	bne.n	8000bb0 <__aeabi_fsub+0x98>
 8000bae:	e06e      	b.n	8000c8e <__aeabi_fsub+0x176>
 8000bb0:	2280      	movs	r2, #128	@ 0x80
 8000bb2:	03d2      	lsls	r2, r2, #15
 8000bb4:	4313      	orrs	r3, r2
 8000bb6:	025b      	lsls	r3, r3, #9
 8000bb8:	20ff      	movs	r0, #255	@ 0xff
 8000bba:	0a5b      	lsrs	r3, r3, #9
 8000bbc:	e024      	b.n	8000c08 <__aeabi_fsub+0xf0>
 8000bbe:	2dff      	cmp	r5, #255	@ 0xff
 8000bc0:	d0f2      	beq.n	8000ba8 <__aeabi_fsub+0x90>
 8000bc2:	2180      	movs	r1, #128	@ 0x80
 8000bc4:	04c9      	lsls	r1, r1, #19
 8000bc6:	430e      	orrs	r6, r1
 8000bc8:	2101      	movs	r1, #1
 8000bca:	2a1b      	cmp	r2, #27
 8000bcc:	dc08      	bgt.n	8000be0 <__aeabi_fsub+0xc8>
 8000bce:	0031      	movs	r1, r6
 8000bd0:	2020      	movs	r0, #32
 8000bd2:	40d1      	lsrs	r1, r2
 8000bd4:	1a82      	subs	r2, r0, r2
 8000bd6:	4096      	lsls	r6, r2
 8000bd8:	0032      	movs	r2, r6
 8000bda:	1e50      	subs	r0, r2, #1
 8000bdc:	4182      	sbcs	r2, r0
 8000bde:	4311      	orrs	r1, r2
 8000be0:	1a5b      	subs	r3, r3, r1
 8000be2:	015a      	lsls	r2, r3, #5
 8000be4:	d460      	bmi.n	8000ca8 <__aeabi_fsub+0x190>
 8000be6:	2107      	movs	r1, #7
 8000be8:	002a      	movs	r2, r5
 8000bea:	4019      	ands	r1, r3
 8000bec:	d057      	beq.n	8000c9e <__aeabi_fsub+0x186>
 8000bee:	210f      	movs	r1, #15
 8000bf0:	4019      	ands	r1, r3
 8000bf2:	2904      	cmp	r1, #4
 8000bf4:	d000      	beq.n	8000bf8 <__aeabi_fsub+0xe0>
 8000bf6:	3304      	adds	r3, #4
 8000bf8:	0159      	lsls	r1, r3, #5
 8000bfa:	d550      	bpl.n	8000c9e <__aeabi_fsub+0x186>
 8000bfc:	1c50      	adds	r0, r2, #1
 8000bfe:	2afe      	cmp	r2, #254	@ 0xfe
 8000c00:	d045      	beq.n	8000c8e <__aeabi_fsub+0x176>
 8000c02:	019b      	lsls	r3, r3, #6
 8000c04:	b2c0      	uxtb	r0, r0
 8000c06:	0a5b      	lsrs	r3, r3, #9
 8000c08:	05c0      	lsls	r0, r0, #23
 8000c0a:	4318      	orrs	r0, r3
 8000c0c:	07e4      	lsls	r4, r4, #31
 8000c0e:	4320      	orrs	r0, r4
 8000c10:	bcc0      	pop	{r6, r7}
 8000c12:	46b9      	mov	r9, r7
 8000c14:	46b0      	mov	r8, r6
 8000c16:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8000c18:	2201      	movs	r2, #1
 8000c1a:	4051      	eors	r1, r2
 8000c1c:	428c      	cmp	r4, r1
 8000c1e:	d1ba      	bne.n	8000b96 <__aeabi_fsub+0x7e>
 8000c20:	464a      	mov	r2, r9
 8000c22:	2a00      	cmp	r2, #0
 8000c24:	d010      	beq.n	8000c48 <__aeabi_fsub+0x130>
 8000c26:	2d00      	cmp	r5, #0
 8000c28:	d100      	bne.n	8000c2c <__aeabi_fsub+0x114>
 8000c2a:	e098      	b.n	8000d5e <__aeabi_fsub+0x246>
 8000c2c:	2300      	movs	r3, #0
 8000c2e:	e7bb      	b.n	8000ba8 <__aeabi_fsub+0x90>
 8000c30:	2e00      	cmp	r6, #0
 8000c32:	d034      	beq.n	8000c9e <__aeabi_fsub+0x186>
 8000c34:	1e51      	subs	r1, r2, #1
 8000c36:	2a01      	cmp	r2, #1
 8000c38:	d06e      	beq.n	8000d18 <__aeabi_fsub+0x200>
 8000c3a:	2aff      	cmp	r2, #255	@ 0xff
 8000c3c:	d0b4      	beq.n	8000ba8 <__aeabi_fsub+0x90>
 8000c3e:	000a      	movs	r2, r1
 8000c40:	e79c      	b.n	8000b7c <__aeabi_fsub+0x64>
 8000c42:	2a00      	cmp	r2, #0
 8000c44:	d000      	beq.n	8000c48 <__aeabi_fsub+0x130>
 8000c46:	e088      	b.n	8000d5a <__aeabi_fsub+0x242>
 8000c48:	20fe      	movs	r0, #254	@ 0xfe
 8000c4a:	1c6a      	adds	r2, r5, #1
 8000c4c:	4210      	tst	r0, r2
 8000c4e:	d000      	beq.n	8000c52 <__aeabi_fsub+0x13a>
 8000c50:	e092      	b.n	8000d78 <__aeabi_fsub+0x260>
 8000c52:	2d00      	cmp	r5, #0
 8000c54:	d000      	beq.n	8000c58 <__aeabi_fsub+0x140>
 8000c56:	e0a4      	b.n	8000da2 <__aeabi_fsub+0x28a>
 8000c58:	2b00      	cmp	r3, #0
 8000c5a:	d100      	bne.n	8000c5e <__aeabi_fsub+0x146>
 8000c5c:	e0cb      	b.n	8000df6 <__aeabi_fsub+0x2de>
 8000c5e:	2e00      	cmp	r6, #0
 8000c60:	d000      	beq.n	8000c64 <__aeabi_fsub+0x14c>
 8000c62:	e0ca      	b.n	8000dfa <__aeabi_fsub+0x2e2>
 8000c64:	2200      	movs	r2, #0
 8000c66:	08db      	lsrs	r3, r3, #3
 8000c68:	025b      	lsls	r3, r3, #9
 8000c6a:	0a5b      	lsrs	r3, r3, #9
 8000c6c:	b2d0      	uxtb	r0, r2
 8000c6e:	e7cb      	b.n	8000c08 <__aeabi_fsub+0xf0>
 8000c70:	0031      	movs	r1, r6
 8000c72:	2020      	movs	r0, #32
 8000c74:	40d1      	lsrs	r1, r2
 8000c76:	1a82      	subs	r2, r0, r2
 8000c78:	4096      	lsls	r6, r2
 8000c7a:	0032      	movs	r2, r6
 8000c7c:	1e50      	subs	r0, r2, #1
 8000c7e:	4182      	sbcs	r2, r0
 8000c80:	430a      	orrs	r2, r1
 8000c82:	189b      	adds	r3, r3, r2
 8000c84:	015a      	lsls	r2, r3, #5
 8000c86:	d5ae      	bpl.n	8000be6 <__aeabi_fsub+0xce>
 8000c88:	1c6a      	adds	r2, r5, #1
 8000c8a:	2dfe      	cmp	r5, #254	@ 0xfe
 8000c8c:	d14a      	bne.n	8000d24 <__aeabi_fsub+0x20c>
 8000c8e:	20ff      	movs	r0, #255	@ 0xff
 8000c90:	2300      	movs	r3, #0
 8000c92:	e7b9      	b.n	8000c08 <__aeabi_fsub+0xf0>
 8000c94:	22ff      	movs	r2, #255	@ 0xff
 8000c96:	2b00      	cmp	r3, #0
 8000c98:	d14b      	bne.n	8000d32 <__aeabi_fsub+0x21a>
 8000c9a:	000c      	movs	r4, r1
 8000c9c:	0033      	movs	r3, r6
 8000c9e:	08db      	lsrs	r3, r3, #3
 8000ca0:	2aff      	cmp	r2, #255	@ 0xff
 8000ca2:	d100      	bne.n	8000ca6 <__aeabi_fsub+0x18e>
 8000ca4:	e781      	b.n	8000baa <__aeabi_fsub+0x92>
 8000ca6:	e7df      	b.n	8000c68 <__aeabi_fsub+0x150>
 8000ca8:	019f      	lsls	r7, r3, #6
 8000caa:	09bf      	lsrs	r7, r7, #6
 8000cac:	0038      	movs	r0, r7
 8000cae:	f002 f83d 	bl	8002d2c <__clzsi2>
 8000cb2:	3805      	subs	r0, #5
 8000cb4:	4087      	lsls	r7, r0
 8000cb6:	4285      	cmp	r5, r0
 8000cb8:	dc21      	bgt.n	8000cfe <__aeabi_fsub+0x1e6>
 8000cba:	003b      	movs	r3, r7
 8000cbc:	2120      	movs	r1, #32
 8000cbe:	1b42      	subs	r2, r0, r5
 8000cc0:	3201      	adds	r2, #1
 8000cc2:	40d3      	lsrs	r3, r2
 8000cc4:	1a8a      	subs	r2, r1, r2
 8000cc6:	4097      	lsls	r7, r2
 8000cc8:	1e7a      	subs	r2, r7, #1
 8000cca:	4197      	sbcs	r7, r2
 8000ccc:	2200      	movs	r2, #0
 8000cce:	433b      	orrs	r3, r7
 8000cd0:	0759      	lsls	r1, r3, #29
 8000cd2:	d000      	beq.n	8000cd6 <__aeabi_fsub+0x1be>
 8000cd4:	e78b      	b.n	8000bee <__aeabi_fsub+0xd6>
 8000cd6:	e78f      	b.n	8000bf8 <__aeabi_fsub+0xe0>
 8000cd8:	20fe      	movs	r0, #254	@ 0xfe
 8000cda:	1c6a      	adds	r2, r5, #1
 8000cdc:	4210      	tst	r0, r2
 8000cde:	d112      	bne.n	8000d06 <__aeabi_fsub+0x1ee>
 8000ce0:	2d00      	cmp	r5, #0
 8000ce2:	d152      	bne.n	8000d8a <__aeabi_fsub+0x272>
 8000ce4:	2b00      	cmp	r3, #0
 8000ce6:	d07c      	beq.n	8000de2 <__aeabi_fsub+0x2ca>
 8000ce8:	2e00      	cmp	r6, #0
 8000cea:	d0bb      	beq.n	8000c64 <__aeabi_fsub+0x14c>
 8000cec:	1b9a      	subs	r2, r3, r6
 8000cee:	0150      	lsls	r0, r2, #5
 8000cf0:	d400      	bmi.n	8000cf4 <__aeabi_fsub+0x1dc>
 8000cf2:	e08b      	b.n	8000e0c <__aeabi_fsub+0x2f4>
 8000cf4:	2401      	movs	r4, #1
 8000cf6:	2200      	movs	r2, #0
 8000cf8:	1af3      	subs	r3, r6, r3
 8000cfa:	400c      	ands	r4, r1
 8000cfc:	e7e8      	b.n	8000cd0 <__aeabi_fsub+0x1b8>
 8000cfe:	4b56      	ldr	r3, [pc, #344]	@ (8000e58 <__aeabi_fsub+0x340>)
 8000d00:	1a2a      	subs	r2, r5, r0
 8000d02:	403b      	ands	r3, r7
 8000d04:	e7e4      	b.n	8000cd0 <__aeabi_fsub+0x1b8>
 8000d06:	1b9f      	subs	r7, r3, r6
 8000d08:	017a      	lsls	r2, r7, #5
 8000d0a:	d446      	bmi.n	8000d9a <__aeabi_fsub+0x282>
 8000d0c:	2f00      	cmp	r7, #0
 8000d0e:	d1cd      	bne.n	8000cac <__aeabi_fsub+0x194>
 8000d10:	2400      	movs	r4, #0
 8000d12:	2000      	movs	r0, #0
 8000d14:	2300      	movs	r3, #0
 8000d16:	e777      	b.n	8000c08 <__aeabi_fsub+0xf0>
 8000d18:	199b      	adds	r3, r3, r6
 8000d1a:	2501      	movs	r5, #1
 8000d1c:	3201      	adds	r2, #1
 8000d1e:	0159      	lsls	r1, r3, #5
 8000d20:	d400      	bmi.n	8000d24 <__aeabi_fsub+0x20c>
 8000d22:	e760      	b.n	8000be6 <__aeabi_fsub+0xce>
 8000d24:	2101      	movs	r1, #1
 8000d26:	484d      	ldr	r0, [pc, #308]	@ (8000e5c <__aeabi_fsub+0x344>)
 8000d28:	4019      	ands	r1, r3
 8000d2a:	085b      	lsrs	r3, r3, #1
 8000d2c:	4003      	ands	r3, r0
 8000d2e:	430b      	orrs	r3, r1
 8000d30:	e7ce      	b.n	8000cd0 <__aeabi_fsub+0x1b8>
 8000d32:	1e57      	subs	r7, r2, #1
 8000d34:	2a01      	cmp	r2, #1
 8000d36:	d05a      	beq.n	8000dee <__aeabi_fsub+0x2d6>
 8000d38:	000c      	movs	r4, r1
 8000d3a:	2aff      	cmp	r2, #255	@ 0xff
 8000d3c:	d033      	beq.n	8000da6 <__aeabi_fsub+0x28e>
 8000d3e:	2201      	movs	r2, #1
 8000d40:	2f1b      	cmp	r7, #27
 8000d42:	dc07      	bgt.n	8000d54 <__aeabi_fsub+0x23c>
 8000d44:	2120      	movs	r1, #32
 8000d46:	1bc9      	subs	r1, r1, r7
 8000d48:	001a      	movs	r2, r3
 8000d4a:	408b      	lsls	r3, r1
 8000d4c:	40fa      	lsrs	r2, r7
 8000d4e:	1e59      	subs	r1, r3, #1
 8000d50:	418b      	sbcs	r3, r1
 8000d52:	431a      	orrs	r2, r3
 8000d54:	0005      	movs	r5, r0
 8000d56:	1ab3      	subs	r3, r6, r2
 8000d58:	e743      	b.n	8000be2 <__aeabi_fsub+0xca>
 8000d5a:	2d00      	cmp	r5, #0
 8000d5c:	d123      	bne.n	8000da6 <__aeabi_fsub+0x28e>
 8000d5e:	22ff      	movs	r2, #255	@ 0xff
 8000d60:	2b00      	cmp	r3, #0
 8000d62:	d09b      	beq.n	8000c9c <__aeabi_fsub+0x184>
 8000d64:	1e51      	subs	r1, r2, #1
 8000d66:	2a01      	cmp	r2, #1
 8000d68:	d0d6      	beq.n	8000d18 <__aeabi_fsub+0x200>
 8000d6a:	2aff      	cmp	r2, #255	@ 0xff
 8000d6c:	d01b      	beq.n	8000da6 <__aeabi_fsub+0x28e>
 8000d6e:	291b      	cmp	r1, #27
 8000d70:	dd2c      	ble.n	8000dcc <__aeabi_fsub+0x2b4>
 8000d72:	0002      	movs	r2, r0
 8000d74:	1c73      	adds	r3, r6, #1
 8000d76:	e73a      	b.n	8000bee <__aeabi_fsub+0xd6>
 8000d78:	2aff      	cmp	r2, #255	@ 0xff
 8000d7a:	d088      	beq.n	8000c8e <__aeabi_fsub+0x176>
 8000d7c:	199b      	adds	r3, r3, r6
 8000d7e:	085b      	lsrs	r3, r3, #1
 8000d80:	0759      	lsls	r1, r3, #29
 8000d82:	d000      	beq.n	8000d86 <__aeabi_fsub+0x26e>
 8000d84:	e733      	b.n	8000bee <__aeabi_fsub+0xd6>
 8000d86:	08db      	lsrs	r3, r3, #3
 8000d88:	e76e      	b.n	8000c68 <__aeabi_fsub+0x150>
 8000d8a:	2b00      	cmp	r3, #0
 8000d8c:	d110      	bne.n	8000db0 <__aeabi_fsub+0x298>
 8000d8e:	2e00      	cmp	r6, #0
 8000d90:	d043      	beq.n	8000e1a <__aeabi_fsub+0x302>
 8000d92:	2401      	movs	r4, #1
 8000d94:	0033      	movs	r3, r6
 8000d96:	400c      	ands	r4, r1
 8000d98:	e706      	b.n	8000ba8 <__aeabi_fsub+0x90>
 8000d9a:	2401      	movs	r4, #1
 8000d9c:	1af7      	subs	r7, r6, r3
 8000d9e:	400c      	ands	r4, r1
 8000da0:	e784      	b.n	8000cac <__aeabi_fsub+0x194>
 8000da2:	2b00      	cmp	r3, #0
 8000da4:	d104      	bne.n	8000db0 <__aeabi_fsub+0x298>
 8000da6:	0033      	movs	r3, r6
 8000da8:	e6fe      	b.n	8000ba8 <__aeabi_fsub+0x90>
 8000daa:	2501      	movs	r5, #1
 8000dac:	1b9b      	subs	r3, r3, r6
 8000dae:	e718      	b.n	8000be2 <__aeabi_fsub+0xca>
 8000db0:	2e00      	cmp	r6, #0
 8000db2:	d100      	bne.n	8000db6 <__aeabi_fsub+0x29e>
 8000db4:	e6f8      	b.n	8000ba8 <__aeabi_fsub+0x90>
 8000db6:	2280      	movs	r2, #128	@ 0x80
 8000db8:	03d2      	lsls	r2, r2, #15
 8000dba:	4297      	cmp	r7, r2
 8000dbc:	d304      	bcc.n	8000dc8 <__aeabi_fsub+0x2b0>
 8000dbe:	4594      	cmp	ip, r2
 8000dc0:	d202      	bcs.n	8000dc8 <__aeabi_fsub+0x2b0>
 8000dc2:	2401      	movs	r4, #1
 8000dc4:	0033      	movs	r3, r6
 8000dc6:	400c      	ands	r4, r1
 8000dc8:	08db      	lsrs	r3, r3, #3
 8000dca:	e6f1      	b.n	8000bb0 <__aeabi_fsub+0x98>
 8000dcc:	001a      	movs	r2, r3
 8000dce:	2520      	movs	r5, #32
 8000dd0:	40ca      	lsrs	r2, r1
 8000dd2:	1a69      	subs	r1, r5, r1
 8000dd4:	408b      	lsls	r3, r1
 8000dd6:	1e59      	subs	r1, r3, #1
 8000dd8:	418b      	sbcs	r3, r1
 8000dda:	4313      	orrs	r3, r2
 8000ddc:	0005      	movs	r5, r0
 8000dde:	199b      	adds	r3, r3, r6
 8000de0:	e750      	b.n	8000c84 <__aeabi_fsub+0x16c>
 8000de2:	2e00      	cmp	r6, #0
 8000de4:	d094      	beq.n	8000d10 <__aeabi_fsub+0x1f8>
 8000de6:	2401      	movs	r4, #1
 8000de8:	0033      	movs	r3, r6
 8000dea:	400c      	ands	r4, r1
 8000dec:	e73a      	b.n	8000c64 <__aeabi_fsub+0x14c>
 8000dee:	000c      	movs	r4, r1
 8000df0:	2501      	movs	r5, #1
 8000df2:	1af3      	subs	r3, r6, r3
 8000df4:	e6f5      	b.n	8000be2 <__aeabi_fsub+0xca>
 8000df6:	0033      	movs	r3, r6
 8000df8:	e734      	b.n	8000c64 <__aeabi_fsub+0x14c>
 8000dfa:	199b      	adds	r3, r3, r6
 8000dfc:	2200      	movs	r2, #0
 8000dfe:	0159      	lsls	r1, r3, #5
 8000e00:	d5c1      	bpl.n	8000d86 <__aeabi_fsub+0x26e>
 8000e02:	4a15      	ldr	r2, [pc, #84]	@ (8000e58 <__aeabi_fsub+0x340>)
 8000e04:	4013      	ands	r3, r2
 8000e06:	08db      	lsrs	r3, r3, #3
 8000e08:	2201      	movs	r2, #1
 8000e0a:	e72d      	b.n	8000c68 <__aeabi_fsub+0x150>
 8000e0c:	2a00      	cmp	r2, #0
 8000e0e:	d100      	bne.n	8000e12 <__aeabi_fsub+0x2fa>
 8000e10:	e77e      	b.n	8000d10 <__aeabi_fsub+0x1f8>
 8000e12:	0013      	movs	r3, r2
 8000e14:	2200      	movs	r2, #0
 8000e16:	08db      	lsrs	r3, r3, #3
 8000e18:	e726      	b.n	8000c68 <__aeabi_fsub+0x150>
 8000e1a:	2380      	movs	r3, #128	@ 0x80
 8000e1c:	2400      	movs	r4, #0
 8000e1e:	20ff      	movs	r0, #255	@ 0xff
 8000e20:	03db      	lsls	r3, r3, #15
 8000e22:	e6f1      	b.n	8000c08 <__aeabi_fsub+0xf0>
 8000e24:	2a00      	cmp	r2, #0
 8000e26:	d100      	bne.n	8000e2a <__aeabi_fsub+0x312>
 8000e28:	e756      	b.n	8000cd8 <__aeabi_fsub+0x1c0>
 8000e2a:	1b47      	subs	r7, r0, r5
 8000e2c:	003a      	movs	r2, r7
 8000e2e:	2d00      	cmp	r5, #0
 8000e30:	d100      	bne.n	8000e34 <__aeabi_fsub+0x31c>
 8000e32:	e730      	b.n	8000c96 <__aeabi_fsub+0x17e>
 8000e34:	2280      	movs	r2, #128	@ 0x80
 8000e36:	04d2      	lsls	r2, r2, #19
 8000e38:	000c      	movs	r4, r1
 8000e3a:	4313      	orrs	r3, r2
 8000e3c:	e77f      	b.n	8000d3e <__aeabi_fsub+0x226>
 8000e3e:	2a00      	cmp	r2, #0
 8000e40:	d100      	bne.n	8000e44 <__aeabi_fsub+0x32c>
 8000e42:	e701      	b.n	8000c48 <__aeabi_fsub+0x130>
 8000e44:	1b41      	subs	r1, r0, r5
 8000e46:	2d00      	cmp	r5, #0
 8000e48:	d101      	bne.n	8000e4e <__aeabi_fsub+0x336>
 8000e4a:	000a      	movs	r2, r1
 8000e4c:	e788      	b.n	8000d60 <__aeabi_fsub+0x248>
 8000e4e:	2280      	movs	r2, #128	@ 0x80
 8000e50:	04d2      	lsls	r2, r2, #19
 8000e52:	4313      	orrs	r3, r2
 8000e54:	e78b      	b.n	8000d6e <__aeabi_fsub+0x256>
 8000e56:	46c0      	nop			@ (mov r8, r8)
 8000e58:	fbffffff 	.word	0xfbffffff
 8000e5c:	7dffffff 	.word	0x7dffffff

08000e60 <__aeabi_f2iz>:
 8000e60:	0241      	lsls	r1, r0, #9
 8000e62:	0042      	lsls	r2, r0, #1
 8000e64:	0fc3      	lsrs	r3, r0, #31
 8000e66:	0a49      	lsrs	r1, r1, #9
 8000e68:	2000      	movs	r0, #0
 8000e6a:	0e12      	lsrs	r2, r2, #24
 8000e6c:	2a7e      	cmp	r2, #126	@ 0x7e
 8000e6e:	dd03      	ble.n	8000e78 <__aeabi_f2iz+0x18>
 8000e70:	2a9d      	cmp	r2, #157	@ 0x9d
 8000e72:	dd02      	ble.n	8000e7a <__aeabi_f2iz+0x1a>
 8000e74:	4a09      	ldr	r2, [pc, #36]	@ (8000e9c <__aeabi_f2iz+0x3c>)
 8000e76:	1898      	adds	r0, r3, r2
 8000e78:	4770      	bx	lr
 8000e7a:	2080      	movs	r0, #128	@ 0x80
 8000e7c:	0400      	lsls	r0, r0, #16
 8000e7e:	4301      	orrs	r1, r0
 8000e80:	2a95      	cmp	r2, #149	@ 0x95
 8000e82:	dc07      	bgt.n	8000e94 <__aeabi_f2iz+0x34>
 8000e84:	2096      	movs	r0, #150	@ 0x96
 8000e86:	1a82      	subs	r2, r0, r2
 8000e88:	40d1      	lsrs	r1, r2
 8000e8a:	4248      	negs	r0, r1
 8000e8c:	2b00      	cmp	r3, #0
 8000e8e:	d1f3      	bne.n	8000e78 <__aeabi_f2iz+0x18>
 8000e90:	0008      	movs	r0, r1
 8000e92:	e7f1      	b.n	8000e78 <__aeabi_f2iz+0x18>
 8000e94:	3a96      	subs	r2, #150	@ 0x96
 8000e96:	4091      	lsls	r1, r2
 8000e98:	e7f7      	b.n	8000e8a <__aeabi_f2iz+0x2a>
 8000e9a:	46c0      	nop			@ (mov r8, r8)
 8000e9c:	7fffffff 	.word	0x7fffffff

08000ea0 <__aeabi_ui2f>:
 8000ea0:	b570      	push	{r4, r5, r6, lr}
 8000ea2:	1e04      	subs	r4, r0, #0
 8000ea4:	d00e      	beq.n	8000ec4 <__aeabi_ui2f+0x24>
 8000ea6:	f001 ff41 	bl	8002d2c <__clzsi2>
 8000eaa:	239e      	movs	r3, #158	@ 0x9e
 8000eac:	0001      	movs	r1, r0
 8000eae:	1a1b      	subs	r3, r3, r0
 8000eb0:	2b96      	cmp	r3, #150	@ 0x96
 8000eb2:	dc0c      	bgt.n	8000ece <__aeabi_ui2f+0x2e>
 8000eb4:	2808      	cmp	r0, #8
 8000eb6:	d02f      	beq.n	8000f18 <__aeabi_ui2f+0x78>
 8000eb8:	3908      	subs	r1, #8
 8000eba:	408c      	lsls	r4, r1
 8000ebc:	0264      	lsls	r4, r4, #9
 8000ebe:	0a64      	lsrs	r4, r4, #9
 8000ec0:	b2d8      	uxtb	r0, r3
 8000ec2:	e001      	b.n	8000ec8 <__aeabi_ui2f+0x28>
 8000ec4:	2000      	movs	r0, #0
 8000ec6:	2400      	movs	r4, #0
 8000ec8:	05c0      	lsls	r0, r0, #23
 8000eca:	4320      	orrs	r0, r4
 8000ecc:	bd70      	pop	{r4, r5, r6, pc}
 8000ece:	2b99      	cmp	r3, #153	@ 0x99
 8000ed0:	dc16      	bgt.n	8000f00 <__aeabi_ui2f+0x60>
 8000ed2:	1f42      	subs	r2, r0, #5
 8000ed4:	2805      	cmp	r0, #5
 8000ed6:	d000      	beq.n	8000eda <__aeabi_ui2f+0x3a>
 8000ed8:	4094      	lsls	r4, r2
 8000eda:	0022      	movs	r2, r4
 8000edc:	4810      	ldr	r0, [pc, #64]	@ (8000f20 <__aeabi_ui2f+0x80>)
 8000ede:	4002      	ands	r2, r0
 8000ee0:	0765      	lsls	r5, r4, #29
 8000ee2:	d009      	beq.n	8000ef8 <__aeabi_ui2f+0x58>
 8000ee4:	250f      	movs	r5, #15
 8000ee6:	402c      	ands	r4, r5
 8000ee8:	2c04      	cmp	r4, #4
 8000eea:	d005      	beq.n	8000ef8 <__aeabi_ui2f+0x58>
 8000eec:	3204      	adds	r2, #4
 8000eee:	0154      	lsls	r4, r2, #5
 8000ef0:	d502      	bpl.n	8000ef8 <__aeabi_ui2f+0x58>
 8000ef2:	239f      	movs	r3, #159	@ 0x9f
 8000ef4:	4002      	ands	r2, r0
 8000ef6:	1a5b      	subs	r3, r3, r1
 8000ef8:	0192      	lsls	r2, r2, #6
 8000efa:	0a54      	lsrs	r4, r2, #9
 8000efc:	b2d8      	uxtb	r0, r3
 8000efe:	e7e3      	b.n	8000ec8 <__aeabi_ui2f+0x28>
 8000f00:	0002      	movs	r2, r0
 8000f02:	0020      	movs	r0, r4
 8000f04:	321b      	adds	r2, #27
 8000f06:	4090      	lsls	r0, r2
 8000f08:	0002      	movs	r2, r0
 8000f0a:	1e50      	subs	r0, r2, #1
 8000f0c:	4182      	sbcs	r2, r0
 8000f0e:	2005      	movs	r0, #5
 8000f10:	1a40      	subs	r0, r0, r1
 8000f12:	40c4      	lsrs	r4, r0
 8000f14:	4314      	orrs	r4, r2
 8000f16:	e7e0      	b.n	8000eda <__aeabi_ui2f+0x3a>
 8000f18:	0264      	lsls	r4, r4, #9
 8000f1a:	2096      	movs	r0, #150	@ 0x96
 8000f1c:	0a64      	lsrs	r4, r4, #9
 8000f1e:	e7d3      	b.n	8000ec8 <__aeabi_ui2f+0x28>
 8000f20:	fbffffff 	.word	0xfbffffff

08000f24 <__aeabi_dadd>:
 8000f24:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000f26:	4657      	mov	r7, sl
 8000f28:	464e      	mov	r6, r9
 8000f2a:	4645      	mov	r5, r8
 8000f2c:	46de      	mov	lr, fp
 8000f2e:	b5e0      	push	{r5, r6, r7, lr}
 8000f30:	b083      	sub	sp, #12
 8000f32:	9000      	str	r0, [sp, #0]
 8000f34:	9101      	str	r1, [sp, #4]
 8000f36:	030c      	lsls	r4, r1, #12
 8000f38:	004f      	lsls	r7, r1, #1
 8000f3a:	0fce      	lsrs	r6, r1, #31
 8000f3c:	0a61      	lsrs	r1, r4, #9
 8000f3e:	9c00      	ldr	r4, [sp, #0]
 8000f40:	031d      	lsls	r5, r3, #12
 8000f42:	0f64      	lsrs	r4, r4, #29
 8000f44:	430c      	orrs	r4, r1
 8000f46:	9900      	ldr	r1, [sp, #0]
 8000f48:	9200      	str	r2, [sp, #0]
 8000f4a:	9301      	str	r3, [sp, #4]
 8000f4c:	00c8      	lsls	r0, r1, #3
 8000f4e:	0059      	lsls	r1, r3, #1
 8000f50:	0d4b      	lsrs	r3, r1, #21
 8000f52:	4699      	mov	r9, r3
 8000f54:	9a00      	ldr	r2, [sp, #0]
 8000f56:	9b01      	ldr	r3, [sp, #4]
 8000f58:	0a6d      	lsrs	r5, r5, #9
 8000f5a:	0fd9      	lsrs	r1, r3, #31
 8000f5c:	0f53      	lsrs	r3, r2, #29
 8000f5e:	432b      	orrs	r3, r5
 8000f60:	469a      	mov	sl, r3
 8000f62:	9b00      	ldr	r3, [sp, #0]
 8000f64:	0d7f      	lsrs	r7, r7, #21
 8000f66:	00da      	lsls	r2, r3, #3
 8000f68:	4694      	mov	ip, r2
 8000f6a:	464a      	mov	r2, r9
 8000f6c:	46b0      	mov	r8, r6
 8000f6e:	1aba      	subs	r2, r7, r2
 8000f70:	428e      	cmp	r6, r1
 8000f72:	d100      	bne.n	8000f76 <__aeabi_dadd+0x52>
 8000f74:	e0b0      	b.n	80010d8 <__aeabi_dadd+0x1b4>
 8000f76:	2a00      	cmp	r2, #0
 8000f78:	dc00      	bgt.n	8000f7c <__aeabi_dadd+0x58>
 8000f7a:	e078      	b.n	800106e <__aeabi_dadd+0x14a>
 8000f7c:	4649      	mov	r1, r9
 8000f7e:	2900      	cmp	r1, #0
 8000f80:	d100      	bne.n	8000f84 <__aeabi_dadd+0x60>
 8000f82:	e0e9      	b.n	8001158 <__aeabi_dadd+0x234>
 8000f84:	49c9      	ldr	r1, [pc, #804]	@ (80012ac <__aeabi_dadd+0x388>)
 8000f86:	428f      	cmp	r7, r1
 8000f88:	d100      	bne.n	8000f8c <__aeabi_dadd+0x68>
 8000f8a:	e195      	b.n	80012b8 <__aeabi_dadd+0x394>
 8000f8c:	2501      	movs	r5, #1
 8000f8e:	2a38      	cmp	r2, #56	@ 0x38
 8000f90:	dc16      	bgt.n	8000fc0 <__aeabi_dadd+0x9c>
 8000f92:	2180      	movs	r1, #128	@ 0x80
 8000f94:	4653      	mov	r3, sl
 8000f96:	0409      	lsls	r1, r1, #16
 8000f98:	430b      	orrs	r3, r1
 8000f9a:	469a      	mov	sl, r3
 8000f9c:	2a1f      	cmp	r2, #31
 8000f9e:	dd00      	ble.n	8000fa2 <__aeabi_dadd+0x7e>
 8000fa0:	e1e7      	b.n	8001372 <__aeabi_dadd+0x44e>
 8000fa2:	2120      	movs	r1, #32
 8000fa4:	4655      	mov	r5, sl
 8000fa6:	1a8b      	subs	r3, r1, r2
 8000fa8:	4661      	mov	r1, ip
 8000faa:	409d      	lsls	r5, r3
 8000fac:	40d1      	lsrs	r1, r2
 8000fae:	430d      	orrs	r5, r1
 8000fb0:	4661      	mov	r1, ip
 8000fb2:	4099      	lsls	r1, r3
 8000fb4:	1e4b      	subs	r3, r1, #1
 8000fb6:	4199      	sbcs	r1, r3
 8000fb8:	4653      	mov	r3, sl
 8000fba:	40d3      	lsrs	r3, r2
 8000fbc:	430d      	orrs	r5, r1
 8000fbe:	1ae4      	subs	r4, r4, r3
 8000fc0:	1b45      	subs	r5, r0, r5
 8000fc2:	42a8      	cmp	r0, r5
 8000fc4:	4180      	sbcs	r0, r0
 8000fc6:	4240      	negs	r0, r0
 8000fc8:	1a24      	subs	r4, r4, r0
 8000fca:	0223      	lsls	r3, r4, #8
 8000fcc:	d400      	bmi.n	8000fd0 <__aeabi_dadd+0xac>
 8000fce:	e10f      	b.n	80011f0 <__aeabi_dadd+0x2cc>
 8000fd0:	0264      	lsls	r4, r4, #9
 8000fd2:	0a64      	lsrs	r4, r4, #9
 8000fd4:	2c00      	cmp	r4, #0
 8000fd6:	d100      	bne.n	8000fda <__aeabi_dadd+0xb6>
 8000fd8:	e139      	b.n	800124e <__aeabi_dadd+0x32a>
 8000fda:	0020      	movs	r0, r4
 8000fdc:	f001 fea6 	bl	8002d2c <__clzsi2>
 8000fe0:	0003      	movs	r3, r0
 8000fe2:	3b08      	subs	r3, #8
 8000fe4:	2120      	movs	r1, #32
 8000fe6:	0028      	movs	r0, r5
 8000fe8:	1aca      	subs	r2, r1, r3
 8000fea:	40d0      	lsrs	r0, r2
 8000fec:	409c      	lsls	r4, r3
 8000fee:	0002      	movs	r2, r0
 8000ff0:	409d      	lsls	r5, r3
 8000ff2:	4322      	orrs	r2, r4
 8000ff4:	429f      	cmp	r7, r3
 8000ff6:	dd00      	ble.n	8000ffa <__aeabi_dadd+0xd6>
 8000ff8:	e173      	b.n	80012e2 <__aeabi_dadd+0x3be>
 8000ffa:	1bd8      	subs	r0, r3, r7
 8000ffc:	3001      	adds	r0, #1
 8000ffe:	1a09      	subs	r1, r1, r0
 8001000:	002c      	movs	r4, r5
 8001002:	408d      	lsls	r5, r1
 8001004:	40c4      	lsrs	r4, r0
 8001006:	1e6b      	subs	r3, r5, #1
 8001008:	419d      	sbcs	r5, r3
 800100a:	0013      	movs	r3, r2
 800100c:	40c2      	lsrs	r2, r0
 800100e:	408b      	lsls	r3, r1
 8001010:	4325      	orrs	r5, r4
 8001012:	2700      	movs	r7, #0
 8001014:	0014      	movs	r4, r2
 8001016:	431d      	orrs	r5, r3
 8001018:	076b      	lsls	r3, r5, #29
 800101a:	d009      	beq.n	8001030 <__aeabi_dadd+0x10c>
 800101c:	230f      	movs	r3, #15
 800101e:	402b      	ands	r3, r5
 8001020:	2b04      	cmp	r3, #4
 8001022:	d005      	beq.n	8001030 <__aeabi_dadd+0x10c>
 8001024:	1d2b      	adds	r3, r5, #4
 8001026:	42ab      	cmp	r3, r5
 8001028:	41ad      	sbcs	r5, r5
 800102a:	426d      	negs	r5, r5
 800102c:	1964      	adds	r4, r4, r5
 800102e:	001d      	movs	r5, r3
 8001030:	0223      	lsls	r3, r4, #8
 8001032:	d400      	bmi.n	8001036 <__aeabi_dadd+0x112>
 8001034:	e12d      	b.n	8001292 <__aeabi_dadd+0x36e>
 8001036:	4a9d      	ldr	r2, [pc, #628]	@ (80012ac <__aeabi_dadd+0x388>)
 8001038:	3701      	adds	r7, #1
 800103a:	4297      	cmp	r7, r2
 800103c:	d100      	bne.n	8001040 <__aeabi_dadd+0x11c>
 800103e:	e0d3      	b.n	80011e8 <__aeabi_dadd+0x2c4>
 8001040:	4646      	mov	r6, r8
 8001042:	499b      	ldr	r1, [pc, #620]	@ (80012b0 <__aeabi_dadd+0x38c>)
 8001044:	08ed      	lsrs	r5, r5, #3
 8001046:	4021      	ands	r1, r4
 8001048:	074a      	lsls	r2, r1, #29
 800104a:	432a      	orrs	r2, r5
 800104c:	057c      	lsls	r4, r7, #21
 800104e:	024d      	lsls	r5, r1, #9
 8001050:	0b2d      	lsrs	r5, r5, #12
 8001052:	0d64      	lsrs	r4, r4, #21
 8001054:	0524      	lsls	r4, r4, #20
 8001056:	432c      	orrs	r4, r5
 8001058:	07f6      	lsls	r6, r6, #31
 800105a:	4334      	orrs	r4, r6
 800105c:	0010      	movs	r0, r2
 800105e:	0021      	movs	r1, r4
 8001060:	b003      	add	sp, #12
 8001062:	bcf0      	pop	{r4, r5, r6, r7}
 8001064:	46bb      	mov	fp, r7
 8001066:	46b2      	mov	sl, r6
 8001068:	46a9      	mov	r9, r5
 800106a:	46a0      	mov	r8, r4
 800106c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800106e:	2a00      	cmp	r2, #0
 8001070:	d100      	bne.n	8001074 <__aeabi_dadd+0x150>
 8001072:	e084      	b.n	800117e <__aeabi_dadd+0x25a>
 8001074:	464a      	mov	r2, r9
 8001076:	1bd2      	subs	r2, r2, r7
 8001078:	2f00      	cmp	r7, #0
 800107a:	d000      	beq.n	800107e <__aeabi_dadd+0x15a>
 800107c:	e16d      	b.n	800135a <__aeabi_dadd+0x436>
 800107e:	0025      	movs	r5, r4
 8001080:	4305      	orrs	r5, r0
 8001082:	d100      	bne.n	8001086 <__aeabi_dadd+0x162>
 8001084:	e127      	b.n	80012d6 <__aeabi_dadd+0x3b2>
 8001086:	1e56      	subs	r6, r2, #1
 8001088:	2a01      	cmp	r2, #1
 800108a:	d100      	bne.n	800108e <__aeabi_dadd+0x16a>
 800108c:	e23b      	b.n	8001506 <__aeabi_dadd+0x5e2>
 800108e:	4d87      	ldr	r5, [pc, #540]	@ (80012ac <__aeabi_dadd+0x388>)
 8001090:	42aa      	cmp	r2, r5
 8001092:	d100      	bne.n	8001096 <__aeabi_dadd+0x172>
 8001094:	e26a      	b.n	800156c <__aeabi_dadd+0x648>
 8001096:	2501      	movs	r5, #1
 8001098:	2e38      	cmp	r6, #56	@ 0x38
 800109a:	dc12      	bgt.n	80010c2 <__aeabi_dadd+0x19e>
 800109c:	0032      	movs	r2, r6
 800109e:	2a1f      	cmp	r2, #31
 80010a0:	dd00      	ble.n	80010a4 <__aeabi_dadd+0x180>
 80010a2:	e1f8      	b.n	8001496 <__aeabi_dadd+0x572>
 80010a4:	2620      	movs	r6, #32
 80010a6:	0025      	movs	r5, r4
 80010a8:	1ab6      	subs	r6, r6, r2
 80010aa:	0007      	movs	r7, r0
 80010ac:	4653      	mov	r3, sl
 80010ae:	40b0      	lsls	r0, r6
 80010b0:	40d4      	lsrs	r4, r2
 80010b2:	40b5      	lsls	r5, r6
 80010b4:	40d7      	lsrs	r7, r2
 80010b6:	1e46      	subs	r6, r0, #1
 80010b8:	41b0      	sbcs	r0, r6
 80010ba:	1b1b      	subs	r3, r3, r4
 80010bc:	469a      	mov	sl, r3
 80010be:	433d      	orrs	r5, r7
 80010c0:	4305      	orrs	r5, r0
 80010c2:	4662      	mov	r2, ip
 80010c4:	1b55      	subs	r5, r2, r5
 80010c6:	45ac      	cmp	ip, r5
 80010c8:	4192      	sbcs	r2, r2
 80010ca:	4653      	mov	r3, sl
 80010cc:	4252      	negs	r2, r2
 80010ce:	000e      	movs	r6, r1
 80010d0:	464f      	mov	r7, r9
 80010d2:	4688      	mov	r8, r1
 80010d4:	1a9c      	subs	r4, r3, r2
 80010d6:	e778      	b.n	8000fca <__aeabi_dadd+0xa6>
 80010d8:	2a00      	cmp	r2, #0
 80010da:	dc00      	bgt.n	80010de <__aeabi_dadd+0x1ba>
 80010dc:	e08e      	b.n	80011fc <__aeabi_dadd+0x2d8>
 80010de:	4649      	mov	r1, r9
 80010e0:	2900      	cmp	r1, #0
 80010e2:	d175      	bne.n	80011d0 <__aeabi_dadd+0x2ac>
 80010e4:	4661      	mov	r1, ip
 80010e6:	4653      	mov	r3, sl
 80010e8:	4319      	orrs	r1, r3
 80010ea:	d100      	bne.n	80010ee <__aeabi_dadd+0x1ca>
 80010ec:	e0f6      	b.n	80012dc <__aeabi_dadd+0x3b8>
 80010ee:	1e51      	subs	r1, r2, #1
 80010f0:	2a01      	cmp	r2, #1
 80010f2:	d100      	bne.n	80010f6 <__aeabi_dadd+0x1d2>
 80010f4:	e191      	b.n	800141a <__aeabi_dadd+0x4f6>
 80010f6:	4d6d      	ldr	r5, [pc, #436]	@ (80012ac <__aeabi_dadd+0x388>)
 80010f8:	42aa      	cmp	r2, r5
 80010fa:	d100      	bne.n	80010fe <__aeabi_dadd+0x1da>
 80010fc:	e0dc      	b.n	80012b8 <__aeabi_dadd+0x394>
 80010fe:	2501      	movs	r5, #1
 8001100:	2938      	cmp	r1, #56	@ 0x38
 8001102:	dc14      	bgt.n	800112e <__aeabi_dadd+0x20a>
 8001104:	000a      	movs	r2, r1
 8001106:	2a1f      	cmp	r2, #31
 8001108:	dd00      	ble.n	800110c <__aeabi_dadd+0x1e8>
 800110a:	e1a2      	b.n	8001452 <__aeabi_dadd+0x52e>
 800110c:	2120      	movs	r1, #32
 800110e:	4653      	mov	r3, sl
 8001110:	1a89      	subs	r1, r1, r2
 8001112:	408b      	lsls	r3, r1
 8001114:	001d      	movs	r5, r3
 8001116:	4663      	mov	r3, ip
 8001118:	40d3      	lsrs	r3, r2
 800111a:	431d      	orrs	r5, r3
 800111c:	4663      	mov	r3, ip
 800111e:	408b      	lsls	r3, r1
 8001120:	0019      	movs	r1, r3
 8001122:	1e4b      	subs	r3, r1, #1
 8001124:	4199      	sbcs	r1, r3
 8001126:	4653      	mov	r3, sl
 8001128:	40d3      	lsrs	r3, r2
 800112a:	430d      	orrs	r5, r1
 800112c:	18e4      	adds	r4, r4, r3
 800112e:	182d      	adds	r5, r5, r0
 8001130:	4285      	cmp	r5, r0
 8001132:	4180      	sbcs	r0, r0
 8001134:	4240      	negs	r0, r0
 8001136:	1824      	adds	r4, r4, r0
 8001138:	0223      	lsls	r3, r4, #8
 800113a:	d559      	bpl.n	80011f0 <__aeabi_dadd+0x2cc>
 800113c:	4b5b      	ldr	r3, [pc, #364]	@ (80012ac <__aeabi_dadd+0x388>)
 800113e:	3701      	adds	r7, #1
 8001140:	429f      	cmp	r7, r3
 8001142:	d051      	beq.n	80011e8 <__aeabi_dadd+0x2c4>
 8001144:	2101      	movs	r1, #1
 8001146:	4b5a      	ldr	r3, [pc, #360]	@ (80012b0 <__aeabi_dadd+0x38c>)
 8001148:	086a      	lsrs	r2, r5, #1
 800114a:	401c      	ands	r4, r3
 800114c:	4029      	ands	r1, r5
 800114e:	430a      	orrs	r2, r1
 8001150:	07e5      	lsls	r5, r4, #31
 8001152:	4315      	orrs	r5, r2
 8001154:	0864      	lsrs	r4, r4, #1
 8001156:	e75f      	b.n	8001018 <__aeabi_dadd+0xf4>
 8001158:	4661      	mov	r1, ip
 800115a:	4653      	mov	r3, sl
 800115c:	4319      	orrs	r1, r3
 800115e:	d100      	bne.n	8001162 <__aeabi_dadd+0x23e>
 8001160:	e0bc      	b.n	80012dc <__aeabi_dadd+0x3b8>
 8001162:	1e51      	subs	r1, r2, #1
 8001164:	2a01      	cmp	r2, #1
 8001166:	d100      	bne.n	800116a <__aeabi_dadd+0x246>
 8001168:	e164      	b.n	8001434 <__aeabi_dadd+0x510>
 800116a:	4d50      	ldr	r5, [pc, #320]	@ (80012ac <__aeabi_dadd+0x388>)
 800116c:	42aa      	cmp	r2, r5
 800116e:	d100      	bne.n	8001172 <__aeabi_dadd+0x24e>
 8001170:	e16a      	b.n	8001448 <__aeabi_dadd+0x524>
 8001172:	2501      	movs	r5, #1
 8001174:	2938      	cmp	r1, #56	@ 0x38
 8001176:	dd00      	ble.n	800117a <__aeabi_dadd+0x256>
 8001178:	e722      	b.n	8000fc0 <__aeabi_dadd+0x9c>
 800117a:	000a      	movs	r2, r1
 800117c:	e70e      	b.n	8000f9c <__aeabi_dadd+0x78>
 800117e:	4a4d      	ldr	r2, [pc, #308]	@ (80012b4 <__aeabi_dadd+0x390>)
 8001180:	1c7d      	adds	r5, r7, #1
 8001182:	4215      	tst	r5, r2
 8001184:	d000      	beq.n	8001188 <__aeabi_dadd+0x264>
 8001186:	e0d0      	b.n	800132a <__aeabi_dadd+0x406>
 8001188:	0025      	movs	r5, r4
 800118a:	4662      	mov	r2, ip
 800118c:	4653      	mov	r3, sl
 800118e:	4305      	orrs	r5, r0
 8001190:	431a      	orrs	r2, r3
 8001192:	2f00      	cmp	r7, #0
 8001194:	d000      	beq.n	8001198 <__aeabi_dadd+0x274>
 8001196:	e137      	b.n	8001408 <__aeabi_dadd+0x4e4>
 8001198:	2d00      	cmp	r5, #0
 800119a:	d100      	bne.n	800119e <__aeabi_dadd+0x27a>
 800119c:	e1a8      	b.n	80014f0 <__aeabi_dadd+0x5cc>
 800119e:	2a00      	cmp	r2, #0
 80011a0:	d100      	bne.n	80011a4 <__aeabi_dadd+0x280>
 80011a2:	e16a      	b.n	800147a <__aeabi_dadd+0x556>
 80011a4:	4663      	mov	r3, ip
 80011a6:	1ac5      	subs	r5, r0, r3
 80011a8:	4653      	mov	r3, sl
 80011aa:	1ae2      	subs	r2, r4, r3
 80011ac:	42a8      	cmp	r0, r5
 80011ae:	419b      	sbcs	r3, r3
 80011b0:	425b      	negs	r3, r3
 80011b2:	1ad3      	subs	r3, r2, r3
 80011b4:	021a      	lsls	r2, r3, #8
 80011b6:	d400      	bmi.n	80011ba <__aeabi_dadd+0x296>
 80011b8:	e203      	b.n	80015c2 <__aeabi_dadd+0x69e>
 80011ba:	4663      	mov	r3, ip
 80011bc:	1a1d      	subs	r5, r3, r0
 80011be:	45ac      	cmp	ip, r5
 80011c0:	4192      	sbcs	r2, r2
 80011c2:	4653      	mov	r3, sl
 80011c4:	4252      	negs	r2, r2
 80011c6:	1b1c      	subs	r4, r3, r4
 80011c8:	000e      	movs	r6, r1
 80011ca:	4688      	mov	r8, r1
 80011cc:	1aa4      	subs	r4, r4, r2
 80011ce:	e723      	b.n	8001018 <__aeabi_dadd+0xf4>
 80011d0:	4936      	ldr	r1, [pc, #216]	@ (80012ac <__aeabi_dadd+0x388>)
 80011d2:	428f      	cmp	r7, r1
 80011d4:	d070      	beq.n	80012b8 <__aeabi_dadd+0x394>
 80011d6:	2501      	movs	r5, #1
 80011d8:	2a38      	cmp	r2, #56	@ 0x38
 80011da:	dca8      	bgt.n	800112e <__aeabi_dadd+0x20a>
 80011dc:	2180      	movs	r1, #128	@ 0x80
 80011de:	4653      	mov	r3, sl
 80011e0:	0409      	lsls	r1, r1, #16
 80011e2:	430b      	orrs	r3, r1
 80011e4:	469a      	mov	sl, r3
 80011e6:	e78e      	b.n	8001106 <__aeabi_dadd+0x1e2>
 80011e8:	003c      	movs	r4, r7
 80011ea:	2500      	movs	r5, #0
 80011ec:	2200      	movs	r2, #0
 80011ee:	e731      	b.n	8001054 <__aeabi_dadd+0x130>
 80011f0:	2307      	movs	r3, #7
 80011f2:	402b      	ands	r3, r5
 80011f4:	2b00      	cmp	r3, #0
 80011f6:	d000      	beq.n	80011fa <__aeabi_dadd+0x2d6>
 80011f8:	e710      	b.n	800101c <__aeabi_dadd+0xf8>
 80011fa:	e093      	b.n	8001324 <__aeabi_dadd+0x400>
 80011fc:	2a00      	cmp	r2, #0
 80011fe:	d074      	beq.n	80012ea <__aeabi_dadd+0x3c6>
 8001200:	464a      	mov	r2, r9
 8001202:	1bd2      	subs	r2, r2, r7
 8001204:	2f00      	cmp	r7, #0
 8001206:	d100      	bne.n	800120a <__aeabi_dadd+0x2e6>
 8001208:	e0c7      	b.n	800139a <__aeabi_dadd+0x476>
 800120a:	4928      	ldr	r1, [pc, #160]	@ (80012ac <__aeabi_dadd+0x388>)
 800120c:	4589      	cmp	r9, r1
 800120e:	d100      	bne.n	8001212 <__aeabi_dadd+0x2ee>
 8001210:	e185      	b.n	800151e <__aeabi_dadd+0x5fa>
 8001212:	2501      	movs	r5, #1
 8001214:	2a38      	cmp	r2, #56	@ 0x38
 8001216:	dc12      	bgt.n	800123e <__aeabi_dadd+0x31a>
 8001218:	2180      	movs	r1, #128	@ 0x80
 800121a:	0409      	lsls	r1, r1, #16
 800121c:	430c      	orrs	r4, r1
 800121e:	2a1f      	cmp	r2, #31
 8001220:	dd00      	ble.n	8001224 <__aeabi_dadd+0x300>
 8001222:	e1ab      	b.n	800157c <__aeabi_dadd+0x658>
 8001224:	2120      	movs	r1, #32
 8001226:	0025      	movs	r5, r4
 8001228:	1a89      	subs	r1, r1, r2
 800122a:	0007      	movs	r7, r0
 800122c:	4088      	lsls	r0, r1
 800122e:	408d      	lsls	r5, r1
 8001230:	40d7      	lsrs	r7, r2
 8001232:	1e41      	subs	r1, r0, #1
 8001234:	4188      	sbcs	r0, r1
 8001236:	40d4      	lsrs	r4, r2
 8001238:	433d      	orrs	r5, r7
 800123a:	4305      	orrs	r5, r0
 800123c:	44a2      	add	sl, r4
 800123e:	4465      	add	r5, ip
 8001240:	4565      	cmp	r5, ip
 8001242:	4192      	sbcs	r2, r2
 8001244:	4252      	negs	r2, r2
 8001246:	4452      	add	r2, sl
 8001248:	0014      	movs	r4, r2
 800124a:	464f      	mov	r7, r9
 800124c:	e774      	b.n	8001138 <__aeabi_dadd+0x214>
 800124e:	0028      	movs	r0, r5
 8001250:	f001 fd6c 	bl	8002d2c <__clzsi2>
 8001254:	0003      	movs	r3, r0
 8001256:	3318      	adds	r3, #24
 8001258:	2b1f      	cmp	r3, #31
 800125a:	dc00      	bgt.n	800125e <__aeabi_dadd+0x33a>
 800125c:	e6c2      	b.n	8000fe4 <__aeabi_dadd+0xc0>
 800125e:	002a      	movs	r2, r5
 8001260:	3808      	subs	r0, #8
 8001262:	4082      	lsls	r2, r0
 8001264:	429f      	cmp	r7, r3
 8001266:	dd00      	ble.n	800126a <__aeabi_dadd+0x346>
 8001268:	e0a9      	b.n	80013be <__aeabi_dadd+0x49a>
 800126a:	1bdb      	subs	r3, r3, r7
 800126c:	1c58      	adds	r0, r3, #1
 800126e:	281f      	cmp	r0, #31
 8001270:	dc00      	bgt.n	8001274 <__aeabi_dadd+0x350>
 8001272:	e1ac      	b.n	80015ce <__aeabi_dadd+0x6aa>
 8001274:	0015      	movs	r5, r2
 8001276:	3b1f      	subs	r3, #31
 8001278:	40dd      	lsrs	r5, r3
 800127a:	2820      	cmp	r0, #32
 800127c:	d005      	beq.n	800128a <__aeabi_dadd+0x366>
 800127e:	2340      	movs	r3, #64	@ 0x40
 8001280:	1a1b      	subs	r3, r3, r0
 8001282:	409a      	lsls	r2, r3
 8001284:	1e53      	subs	r3, r2, #1
 8001286:	419a      	sbcs	r2, r3
 8001288:	4315      	orrs	r5, r2
 800128a:	2307      	movs	r3, #7
 800128c:	2700      	movs	r7, #0
 800128e:	402b      	ands	r3, r5
 8001290:	e7b0      	b.n	80011f4 <__aeabi_dadd+0x2d0>
 8001292:	08ed      	lsrs	r5, r5, #3
 8001294:	4b05      	ldr	r3, [pc, #20]	@ (80012ac <__aeabi_dadd+0x388>)
 8001296:	0762      	lsls	r2, r4, #29
 8001298:	432a      	orrs	r2, r5
 800129a:	08e4      	lsrs	r4, r4, #3
 800129c:	429f      	cmp	r7, r3
 800129e:	d00f      	beq.n	80012c0 <__aeabi_dadd+0x39c>
 80012a0:	0324      	lsls	r4, r4, #12
 80012a2:	0b25      	lsrs	r5, r4, #12
 80012a4:	057c      	lsls	r4, r7, #21
 80012a6:	0d64      	lsrs	r4, r4, #21
 80012a8:	e6d4      	b.n	8001054 <__aeabi_dadd+0x130>
 80012aa:	46c0      	nop			@ (mov r8, r8)
 80012ac:	000007ff 	.word	0x000007ff
 80012b0:	ff7fffff 	.word	0xff7fffff
 80012b4:	000007fe 	.word	0x000007fe
 80012b8:	08c0      	lsrs	r0, r0, #3
 80012ba:	0762      	lsls	r2, r4, #29
 80012bc:	4302      	orrs	r2, r0
 80012be:	08e4      	lsrs	r4, r4, #3
 80012c0:	0013      	movs	r3, r2
 80012c2:	4323      	orrs	r3, r4
 80012c4:	d100      	bne.n	80012c8 <__aeabi_dadd+0x3a4>
 80012c6:	e186      	b.n	80015d6 <__aeabi_dadd+0x6b2>
 80012c8:	2580      	movs	r5, #128	@ 0x80
 80012ca:	032d      	lsls	r5, r5, #12
 80012cc:	4325      	orrs	r5, r4
 80012ce:	032d      	lsls	r5, r5, #12
 80012d0:	4cc3      	ldr	r4, [pc, #780]	@ (80015e0 <__aeabi_dadd+0x6bc>)
 80012d2:	0b2d      	lsrs	r5, r5, #12
 80012d4:	e6be      	b.n	8001054 <__aeabi_dadd+0x130>
 80012d6:	4660      	mov	r0, ip
 80012d8:	4654      	mov	r4, sl
 80012da:	000e      	movs	r6, r1
 80012dc:	0017      	movs	r7, r2
 80012de:	08c5      	lsrs	r5, r0, #3
 80012e0:	e7d8      	b.n	8001294 <__aeabi_dadd+0x370>
 80012e2:	4cc0      	ldr	r4, [pc, #768]	@ (80015e4 <__aeabi_dadd+0x6c0>)
 80012e4:	1aff      	subs	r7, r7, r3
 80012e6:	4014      	ands	r4, r2
 80012e8:	e696      	b.n	8001018 <__aeabi_dadd+0xf4>
 80012ea:	4abf      	ldr	r2, [pc, #764]	@ (80015e8 <__aeabi_dadd+0x6c4>)
 80012ec:	1c79      	adds	r1, r7, #1
 80012ee:	4211      	tst	r1, r2
 80012f0:	d16b      	bne.n	80013ca <__aeabi_dadd+0x4a6>
 80012f2:	0022      	movs	r2, r4
 80012f4:	4302      	orrs	r2, r0
 80012f6:	2f00      	cmp	r7, #0
 80012f8:	d000      	beq.n	80012fc <__aeabi_dadd+0x3d8>
 80012fa:	e0db      	b.n	80014b4 <__aeabi_dadd+0x590>
 80012fc:	2a00      	cmp	r2, #0
 80012fe:	d100      	bne.n	8001302 <__aeabi_dadd+0x3de>
 8001300:	e12d      	b.n	800155e <__aeabi_dadd+0x63a>
 8001302:	4662      	mov	r2, ip
 8001304:	4653      	mov	r3, sl
 8001306:	431a      	orrs	r2, r3
 8001308:	d100      	bne.n	800130c <__aeabi_dadd+0x3e8>
 800130a:	e0b6      	b.n	800147a <__aeabi_dadd+0x556>
 800130c:	4663      	mov	r3, ip
 800130e:	18c5      	adds	r5, r0, r3
 8001310:	4285      	cmp	r5, r0
 8001312:	4180      	sbcs	r0, r0
 8001314:	4454      	add	r4, sl
 8001316:	4240      	negs	r0, r0
 8001318:	1824      	adds	r4, r4, r0
 800131a:	0223      	lsls	r3, r4, #8
 800131c:	d502      	bpl.n	8001324 <__aeabi_dadd+0x400>
 800131e:	000f      	movs	r7, r1
 8001320:	4bb0      	ldr	r3, [pc, #704]	@ (80015e4 <__aeabi_dadd+0x6c0>)
 8001322:	401c      	ands	r4, r3
 8001324:	003a      	movs	r2, r7
 8001326:	0028      	movs	r0, r5
 8001328:	e7d8      	b.n	80012dc <__aeabi_dadd+0x3b8>
 800132a:	4662      	mov	r2, ip
 800132c:	1a85      	subs	r5, r0, r2
 800132e:	42a8      	cmp	r0, r5
 8001330:	4192      	sbcs	r2, r2
 8001332:	4653      	mov	r3, sl
 8001334:	4252      	negs	r2, r2
 8001336:	4691      	mov	r9, r2
 8001338:	1ae3      	subs	r3, r4, r3
 800133a:	001a      	movs	r2, r3
 800133c:	464b      	mov	r3, r9
 800133e:	1ad2      	subs	r2, r2, r3
 8001340:	0013      	movs	r3, r2
 8001342:	4691      	mov	r9, r2
 8001344:	021a      	lsls	r2, r3, #8
 8001346:	d454      	bmi.n	80013f2 <__aeabi_dadd+0x4ce>
 8001348:	464a      	mov	r2, r9
 800134a:	464c      	mov	r4, r9
 800134c:	432a      	orrs	r2, r5
 800134e:	d000      	beq.n	8001352 <__aeabi_dadd+0x42e>
 8001350:	e640      	b.n	8000fd4 <__aeabi_dadd+0xb0>
 8001352:	2600      	movs	r6, #0
 8001354:	2400      	movs	r4, #0
 8001356:	2500      	movs	r5, #0
 8001358:	e67c      	b.n	8001054 <__aeabi_dadd+0x130>
 800135a:	4da1      	ldr	r5, [pc, #644]	@ (80015e0 <__aeabi_dadd+0x6bc>)
 800135c:	45a9      	cmp	r9, r5
 800135e:	d100      	bne.n	8001362 <__aeabi_dadd+0x43e>
 8001360:	e090      	b.n	8001484 <__aeabi_dadd+0x560>
 8001362:	2501      	movs	r5, #1
 8001364:	2a38      	cmp	r2, #56	@ 0x38
 8001366:	dd00      	ble.n	800136a <__aeabi_dadd+0x446>
 8001368:	e6ab      	b.n	80010c2 <__aeabi_dadd+0x19e>
 800136a:	2580      	movs	r5, #128	@ 0x80
 800136c:	042d      	lsls	r5, r5, #16
 800136e:	432c      	orrs	r4, r5
 8001370:	e695      	b.n	800109e <__aeabi_dadd+0x17a>
 8001372:	0011      	movs	r1, r2
 8001374:	4655      	mov	r5, sl
 8001376:	3920      	subs	r1, #32
 8001378:	40cd      	lsrs	r5, r1
 800137a:	46a9      	mov	r9, r5
 800137c:	2a20      	cmp	r2, #32
 800137e:	d006      	beq.n	800138e <__aeabi_dadd+0x46a>
 8001380:	2140      	movs	r1, #64	@ 0x40
 8001382:	4653      	mov	r3, sl
 8001384:	1a8a      	subs	r2, r1, r2
 8001386:	4093      	lsls	r3, r2
 8001388:	4662      	mov	r2, ip
 800138a:	431a      	orrs	r2, r3
 800138c:	4694      	mov	ip, r2
 800138e:	4665      	mov	r5, ip
 8001390:	1e6b      	subs	r3, r5, #1
 8001392:	419d      	sbcs	r5, r3
 8001394:	464b      	mov	r3, r9
 8001396:	431d      	orrs	r5, r3
 8001398:	e612      	b.n	8000fc0 <__aeabi_dadd+0x9c>
 800139a:	0021      	movs	r1, r4
 800139c:	4301      	orrs	r1, r0
 800139e:	d100      	bne.n	80013a2 <__aeabi_dadd+0x47e>
 80013a0:	e0c4      	b.n	800152c <__aeabi_dadd+0x608>
 80013a2:	1e51      	subs	r1, r2, #1
 80013a4:	2a01      	cmp	r2, #1
 80013a6:	d100      	bne.n	80013aa <__aeabi_dadd+0x486>
 80013a8:	e0fb      	b.n	80015a2 <__aeabi_dadd+0x67e>
 80013aa:	4d8d      	ldr	r5, [pc, #564]	@ (80015e0 <__aeabi_dadd+0x6bc>)
 80013ac:	42aa      	cmp	r2, r5
 80013ae:	d100      	bne.n	80013b2 <__aeabi_dadd+0x48e>
 80013b0:	e0b5      	b.n	800151e <__aeabi_dadd+0x5fa>
 80013b2:	2501      	movs	r5, #1
 80013b4:	2938      	cmp	r1, #56	@ 0x38
 80013b6:	dd00      	ble.n	80013ba <__aeabi_dadd+0x496>
 80013b8:	e741      	b.n	800123e <__aeabi_dadd+0x31a>
 80013ba:	000a      	movs	r2, r1
 80013bc:	e72f      	b.n	800121e <__aeabi_dadd+0x2fa>
 80013be:	4c89      	ldr	r4, [pc, #548]	@ (80015e4 <__aeabi_dadd+0x6c0>)
 80013c0:	1aff      	subs	r7, r7, r3
 80013c2:	4014      	ands	r4, r2
 80013c4:	0762      	lsls	r2, r4, #29
 80013c6:	08e4      	lsrs	r4, r4, #3
 80013c8:	e76a      	b.n	80012a0 <__aeabi_dadd+0x37c>
 80013ca:	4a85      	ldr	r2, [pc, #532]	@ (80015e0 <__aeabi_dadd+0x6bc>)
 80013cc:	4291      	cmp	r1, r2
 80013ce:	d100      	bne.n	80013d2 <__aeabi_dadd+0x4ae>
 80013d0:	e0e3      	b.n	800159a <__aeabi_dadd+0x676>
 80013d2:	4663      	mov	r3, ip
 80013d4:	18c2      	adds	r2, r0, r3
 80013d6:	4282      	cmp	r2, r0
 80013d8:	4180      	sbcs	r0, r0
 80013da:	0023      	movs	r3, r4
 80013dc:	4240      	negs	r0, r0
 80013de:	4453      	add	r3, sl
 80013e0:	181b      	adds	r3, r3, r0
 80013e2:	07dd      	lsls	r5, r3, #31
 80013e4:	085c      	lsrs	r4, r3, #1
 80013e6:	2307      	movs	r3, #7
 80013e8:	0852      	lsrs	r2, r2, #1
 80013ea:	4315      	orrs	r5, r2
 80013ec:	000f      	movs	r7, r1
 80013ee:	402b      	ands	r3, r5
 80013f0:	e700      	b.n	80011f4 <__aeabi_dadd+0x2d0>
 80013f2:	4663      	mov	r3, ip
 80013f4:	1a1d      	subs	r5, r3, r0
 80013f6:	45ac      	cmp	ip, r5
 80013f8:	4192      	sbcs	r2, r2
 80013fa:	4653      	mov	r3, sl
 80013fc:	4252      	negs	r2, r2
 80013fe:	1b1c      	subs	r4, r3, r4
 8001400:	000e      	movs	r6, r1
 8001402:	4688      	mov	r8, r1
 8001404:	1aa4      	subs	r4, r4, r2
 8001406:	e5e5      	b.n	8000fd4 <__aeabi_dadd+0xb0>
 8001408:	2d00      	cmp	r5, #0
 800140a:	d000      	beq.n	800140e <__aeabi_dadd+0x4ea>
 800140c:	e091      	b.n	8001532 <__aeabi_dadd+0x60e>
 800140e:	2a00      	cmp	r2, #0
 8001410:	d138      	bne.n	8001484 <__aeabi_dadd+0x560>
 8001412:	2480      	movs	r4, #128	@ 0x80
 8001414:	2600      	movs	r6, #0
 8001416:	0324      	lsls	r4, r4, #12
 8001418:	e756      	b.n	80012c8 <__aeabi_dadd+0x3a4>
 800141a:	4663      	mov	r3, ip
 800141c:	18c5      	adds	r5, r0, r3
 800141e:	4285      	cmp	r5, r0
 8001420:	4180      	sbcs	r0, r0
 8001422:	4454      	add	r4, sl
 8001424:	4240      	negs	r0, r0
 8001426:	1824      	adds	r4, r4, r0
 8001428:	2701      	movs	r7, #1
 800142a:	0223      	lsls	r3, r4, #8
 800142c:	d400      	bmi.n	8001430 <__aeabi_dadd+0x50c>
 800142e:	e6df      	b.n	80011f0 <__aeabi_dadd+0x2cc>
 8001430:	2702      	movs	r7, #2
 8001432:	e687      	b.n	8001144 <__aeabi_dadd+0x220>
 8001434:	4663      	mov	r3, ip
 8001436:	1ac5      	subs	r5, r0, r3
 8001438:	42a8      	cmp	r0, r5
 800143a:	4180      	sbcs	r0, r0
 800143c:	4653      	mov	r3, sl
 800143e:	4240      	negs	r0, r0
 8001440:	1ae4      	subs	r4, r4, r3
 8001442:	2701      	movs	r7, #1
 8001444:	1a24      	subs	r4, r4, r0
 8001446:	e5c0      	b.n	8000fca <__aeabi_dadd+0xa6>
 8001448:	0762      	lsls	r2, r4, #29
 800144a:	08c0      	lsrs	r0, r0, #3
 800144c:	4302      	orrs	r2, r0
 800144e:	08e4      	lsrs	r4, r4, #3
 8001450:	e736      	b.n	80012c0 <__aeabi_dadd+0x39c>
 8001452:	0011      	movs	r1, r2
 8001454:	4653      	mov	r3, sl
 8001456:	3920      	subs	r1, #32
 8001458:	40cb      	lsrs	r3, r1
 800145a:	4699      	mov	r9, r3
 800145c:	2a20      	cmp	r2, #32
 800145e:	d006      	beq.n	800146e <__aeabi_dadd+0x54a>
 8001460:	2140      	movs	r1, #64	@ 0x40
 8001462:	4653      	mov	r3, sl
 8001464:	1a8a      	subs	r2, r1, r2
 8001466:	4093      	lsls	r3, r2
 8001468:	4662      	mov	r2, ip
 800146a:	431a      	orrs	r2, r3
 800146c:	4694      	mov	ip, r2
 800146e:	4665      	mov	r5, ip
 8001470:	1e6b      	subs	r3, r5, #1
 8001472:	419d      	sbcs	r5, r3
 8001474:	464b      	mov	r3, r9
 8001476:	431d      	orrs	r5, r3
 8001478:	e659      	b.n	800112e <__aeabi_dadd+0x20a>
 800147a:	0762      	lsls	r2, r4, #29
 800147c:	08c0      	lsrs	r0, r0, #3
 800147e:	4302      	orrs	r2, r0
 8001480:	08e4      	lsrs	r4, r4, #3
 8001482:	e70d      	b.n	80012a0 <__aeabi_dadd+0x37c>
 8001484:	4653      	mov	r3, sl
 8001486:	075a      	lsls	r2, r3, #29
 8001488:	4663      	mov	r3, ip
 800148a:	08d8      	lsrs	r0, r3, #3
 800148c:	4653      	mov	r3, sl
 800148e:	000e      	movs	r6, r1
 8001490:	4302      	orrs	r2, r0
 8001492:	08dc      	lsrs	r4, r3, #3
 8001494:	e714      	b.n	80012c0 <__aeabi_dadd+0x39c>
 8001496:	0015      	movs	r5, r2
 8001498:	0026      	movs	r6, r4
 800149a:	3d20      	subs	r5, #32
 800149c:	40ee      	lsrs	r6, r5
 800149e:	2a20      	cmp	r2, #32
 80014a0:	d003      	beq.n	80014aa <__aeabi_dadd+0x586>
 80014a2:	2540      	movs	r5, #64	@ 0x40
 80014a4:	1aaa      	subs	r2, r5, r2
 80014a6:	4094      	lsls	r4, r2
 80014a8:	4320      	orrs	r0, r4
 80014aa:	1e42      	subs	r2, r0, #1
 80014ac:	4190      	sbcs	r0, r2
 80014ae:	0005      	movs	r5, r0
 80014b0:	4335      	orrs	r5, r6
 80014b2:	e606      	b.n	80010c2 <__aeabi_dadd+0x19e>
 80014b4:	2a00      	cmp	r2, #0
 80014b6:	d07c      	beq.n	80015b2 <__aeabi_dadd+0x68e>
 80014b8:	4662      	mov	r2, ip
 80014ba:	4653      	mov	r3, sl
 80014bc:	08c0      	lsrs	r0, r0, #3
 80014be:	431a      	orrs	r2, r3
 80014c0:	d100      	bne.n	80014c4 <__aeabi_dadd+0x5a0>
 80014c2:	e6fa      	b.n	80012ba <__aeabi_dadd+0x396>
 80014c4:	0762      	lsls	r2, r4, #29
 80014c6:	4310      	orrs	r0, r2
 80014c8:	2280      	movs	r2, #128	@ 0x80
 80014ca:	08e4      	lsrs	r4, r4, #3
 80014cc:	0312      	lsls	r2, r2, #12
 80014ce:	4214      	tst	r4, r2
 80014d0:	d008      	beq.n	80014e4 <__aeabi_dadd+0x5c0>
 80014d2:	08d9      	lsrs	r1, r3, #3
 80014d4:	4211      	tst	r1, r2
 80014d6:	d105      	bne.n	80014e4 <__aeabi_dadd+0x5c0>
 80014d8:	4663      	mov	r3, ip
 80014da:	08d8      	lsrs	r0, r3, #3
 80014dc:	4653      	mov	r3, sl
 80014de:	000c      	movs	r4, r1
 80014e0:	075b      	lsls	r3, r3, #29
 80014e2:	4318      	orrs	r0, r3
 80014e4:	0f42      	lsrs	r2, r0, #29
 80014e6:	00c0      	lsls	r0, r0, #3
 80014e8:	08c0      	lsrs	r0, r0, #3
 80014ea:	0752      	lsls	r2, r2, #29
 80014ec:	4302      	orrs	r2, r0
 80014ee:	e6e7      	b.n	80012c0 <__aeabi_dadd+0x39c>
 80014f0:	2a00      	cmp	r2, #0
 80014f2:	d100      	bne.n	80014f6 <__aeabi_dadd+0x5d2>
 80014f4:	e72d      	b.n	8001352 <__aeabi_dadd+0x42e>
 80014f6:	4663      	mov	r3, ip
 80014f8:	08d8      	lsrs	r0, r3, #3
 80014fa:	4653      	mov	r3, sl
 80014fc:	075a      	lsls	r2, r3, #29
 80014fe:	000e      	movs	r6, r1
 8001500:	4302      	orrs	r2, r0
 8001502:	08dc      	lsrs	r4, r3, #3
 8001504:	e6cc      	b.n	80012a0 <__aeabi_dadd+0x37c>
 8001506:	4663      	mov	r3, ip
 8001508:	1a1d      	subs	r5, r3, r0
 800150a:	45ac      	cmp	ip, r5
 800150c:	4192      	sbcs	r2, r2
 800150e:	4653      	mov	r3, sl
 8001510:	4252      	negs	r2, r2
 8001512:	1b1c      	subs	r4, r3, r4
 8001514:	000e      	movs	r6, r1
 8001516:	4688      	mov	r8, r1
 8001518:	1aa4      	subs	r4, r4, r2
 800151a:	3701      	adds	r7, #1
 800151c:	e555      	b.n	8000fca <__aeabi_dadd+0xa6>
 800151e:	4663      	mov	r3, ip
 8001520:	08d9      	lsrs	r1, r3, #3
 8001522:	4653      	mov	r3, sl
 8001524:	075a      	lsls	r2, r3, #29
 8001526:	430a      	orrs	r2, r1
 8001528:	08dc      	lsrs	r4, r3, #3
 800152a:	e6c9      	b.n	80012c0 <__aeabi_dadd+0x39c>
 800152c:	4660      	mov	r0, ip
 800152e:	4654      	mov	r4, sl
 8001530:	e6d4      	b.n	80012dc <__aeabi_dadd+0x3b8>
 8001532:	08c0      	lsrs	r0, r0, #3
 8001534:	2a00      	cmp	r2, #0
 8001536:	d100      	bne.n	800153a <__aeabi_dadd+0x616>
 8001538:	e6bf      	b.n	80012ba <__aeabi_dadd+0x396>
 800153a:	0762      	lsls	r2, r4, #29
 800153c:	4310      	orrs	r0, r2
 800153e:	2280      	movs	r2, #128	@ 0x80
 8001540:	08e4      	lsrs	r4, r4, #3
 8001542:	0312      	lsls	r2, r2, #12
 8001544:	4214      	tst	r4, r2
 8001546:	d0cd      	beq.n	80014e4 <__aeabi_dadd+0x5c0>
 8001548:	08dd      	lsrs	r5, r3, #3
 800154a:	4215      	tst	r5, r2
 800154c:	d1ca      	bne.n	80014e4 <__aeabi_dadd+0x5c0>
 800154e:	4663      	mov	r3, ip
 8001550:	08d8      	lsrs	r0, r3, #3
 8001552:	4653      	mov	r3, sl
 8001554:	075b      	lsls	r3, r3, #29
 8001556:	000e      	movs	r6, r1
 8001558:	002c      	movs	r4, r5
 800155a:	4318      	orrs	r0, r3
 800155c:	e7c2      	b.n	80014e4 <__aeabi_dadd+0x5c0>
 800155e:	4663      	mov	r3, ip
 8001560:	08d9      	lsrs	r1, r3, #3
 8001562:	4653      	mov	r3, sl
 8001564:	075a      	lsls	r2, r3, #29
 8001566:	430a      	orrs	r2, r1
 8001568:	08dc      	lsrs	r4, r3, #3
 800156a:	e699      	b.n	80012a0 <__aeabi_dadd+0x37c>
 800156c:	4663      	mov	r3, ip
 800156e:	08d8      	lsrs	r0, r3, #3
 8001570:	4653      	mov	r3, sl
 8001572:	075a      	lsls	r2, r3, #29
 8001574:	000e      	movs	r6, r1
 8001576:	4302      	orrs	r2, r0
 8001578:	08dc      	lsrs	r4, r3, #3
 800157a:	e6a1      	b.n	80012c0 <__aeabi_dadd+0x39c>
 800157c:	0011      	movs	r1, r2
 800157e:	0027      	movs	r7, r4
 8001580:	3920      	subs	r1, #32
 8001582:	40cf      	lsrs	r7, r1
 8001584:	2a20      	cmp	r2, #32
 8001586:	d003      	beq.n	8001590 <__aeabi_dadd+0x66c>
 8001588:	2140      	movs	r1, #64	@ 0x40
 800158a:	1a8a      	subs	r2, r1, r2
 800158c:	4094      	lsls	r4, r2
 800158e:	4320      	orrs	r0, r4
 8001590:	1e42      	subs	r2, r0, #1
 8001592:	4190      	sbcs	r0, r2
 8001594:	0005      	movs	r5, r0
 8001596:	433d      	orrs	r5, r7
 8001598:	e651      	b.n	800123e <__aeabi_dadd+0x31a>
 800159a:	000c      	movs	r4, r1
 800159c:	2500      	movs	r5, #0
 800159e:	2200      	movs	r2, #0
 80015a0:	e558      	b.n	8001054 <__aeabi_dadd+0x130>
 80015a2:	4460      	add	r0, ip
 80015a4:	4560      	cmp	r0, ip
 80015a6:	4192      	sbcs	r2, r2
 80015a8:	4454      	add	r4, sl
 80015aa:	4252      	negs	r2, r2
 80015ac:	0005      	movs	r5, r0
 80015ae:	18a4      	adds	r4, r4, r2
 80015b0:	e73a      	b.n	8001428 <__aeabi_dadd+0x504>
 80015b2:	4653      	mov	r3, sl
 80015b4:	075a      	lsls	r2, r3, #29
 80015b6:	4663      	mov	r3, ip
 80015b8:	08d9      	lsrs	r1, r3, #3
 80015ba:	4653      	mov	r3, sl
 80015bc:	430a      	orrs	r2, r1
 80015be:	08dc      	lsrs	r4, r3, #3
 80015c0:	e67e      	b.n	80012c0 <__aeabi_dadd+0x39c>
 80015c2:	001a      	movs	r2, r3
 80015c4:	001c      	movs	r4, r3
 80015c6:	432a      	orrs	r2, r5
 80015c8:	d000      	beq.n	80015cc <__aeabi_dadd+0x6a8>
 80015ca:	e6ab      	b.n	8001324 <__aeabi_dadd+0x400>
 80015cc:	e6c1      	b.n	8001352 <__aeabi_dadd+0x42e>
 80015ce:	2120      	movs	r1, #32
 80015d0:	2500      	movs	r5, #0
 80015d2:	1a09      	subs	r1, r1, r0
 80015d4:	e519      	b.n	800100a <__aeabi_dadd+0xe6>
 80015d6:	2200      	movs	r2, #0
 80015d8:	2500      	movs	r5, #0
 80015da:	4c01      	ldr	r4, [pc, #4]	@ (80015e0 <__aeabi_dadd+0x6bc>)
 80015dc:	e53a      	b.n	8001054 <__aeabi_dadd+0x130>
 80015de:	46c0      	nop			@ (mov r8, r8)
 80015e0:	000007ff 	.word	0x000007ff
 80015e4:	ff7fffff 	.word	0xff7fffff
 80015e8:	000007fe 	.word	0x000007fe

080015ec <__aeabi_ddiv>:
 80015ec:	b5f0      	push	{r4, r5, r6, r7, lr}
 80015ee:	46de      	mov	lr, fp
 80015f0:	4645      	mov	r5, r8
 80015f2:	4657      	mov	r7, sl
 80015f4:	464e      	mov	r6, r9
 80015f6:	b5e0      	push	{r5, r6, r7, lr}
 80015f8:	b087      	sub	sp, #28
 80015fa:	9200      	str	r2, [sp, #0]
 80015fc:	9301      	str	r3, [sp, #4]
 80015fe:	030b      	lsls	r3, r1, #12
 8001600:	0b1b      	lsrs	r3, r3, #12
 8001602:	469b      	mov	fp, r3
 8001604:	0fca      	lsrs	r2, r1, #31
 8001606:	004b      	lsls	r3, r1, #1
 8001608:	0004      	movs	r4, r0
 800160a:	4680      	mov	r8, r0
 800160c:	0d5b      	lsrs	r3, r3, #21
 800160e:	9202      	str	r2, [sp, #8]
 8001610:	d100      	bne.n	8001614 <__aeabi_ddiv+0x28>
 8001612:	e16a      	b.n	80018ea <__aeabi_ddiv+0x2fe>
 8001614:	4ad4      	ldr	r2, [pc, #848]	@ (8001968 <__aeabi_ddiv+0x37c>)
 8001616:	4293      	cmp	r3, r2
 8001618:	d100      	bne.n	800161c <__aeabi_ddiv+0x30>
 800161a:	e18c      	b.n	8001936 <__aeabi_ddiv+0x34a>
 800161c:	4659      	mov	r1, fp
 800161e:	0f42      	lsrs	r2, r0, #29
 8001620:	00c9      	lsls	r1, r1, #3
 8001622:	430a      	orrs	r2, r1
 8001624:	2180      	movs	r1, #128	@ 0x80
 8001626:	0409      	lsls	r1, r1, #16
 8001628:	4311      	orrs	r1, r2
 800162a:	00c2      	lsls	r2, r0, #3
 800162c:	4690      	mov	r8, r2
 800162e:	4acf      	ldr	r2, [pc, #828]	@ (800196c <__aeabi_ddiv+0x380>)
 8001630:	4689      	mov	r9, r1
 8001632:	4692      	mov	sl, r2
 8001634:	449a      	add	sl, r3
 8001636:	2300      	movs	r3, #0
 8001638:	2400      	movs	r4, #0
 800163a:	9303      	str	r3, [sp, #12]
 800163c:	9e00      	ldr	r6, [sp, #0]
 800163e:	9f01      	ldr	r7, [sp, #4]
 8001640:	033b      	lsls	r3, r7, #12
 8001642:	0b1b      	lsrs	r3, r3, #12
 8001644:	469b      	mov	fp, r3
 8001646:	007b      	lsls	r3, r7, #1
 8001648:	0030      	movs	r0, r6
 800164a:	0d5b      	lsrs	r3, r3, #21
 800164c:	0ffd      	lsrs	r5, r7, #31
 800164e:	2b00      	cmp	r3, #0
 8001650:	d100      	bne.n	8001654 <__aeabi_ddiv+0x68>
 8001652:	e128      	b.n	80018a6 <__aeabi_ddiv+0x2ba>
 8001654:	4ac4      	ldr	r2, [pc, #784]	@ (8001968 <__aeabi_ddiv+0x37c>)
 8001656:	4293      	cmp	r3, r2
 8001658:	d100      	bne.n	800165c <__aeabi_ddiv+0x70>
 800165a:	e177      	b.n	800194c <__aeabi_ddiv+0x360>
 800165c:	4659      	mov	r1, fp
 800165e:	0f72      	lsrs	r2, r6, #29
 8001660:	00c9      	lsls	r1, r1, #3
 8001662:	430a      	orrs	r2, r1
 8001664:	2180      	movs	r1, #128	@ 0x80
 8001666:	0409      	lsls	r1, r1, #16
 8001668:	4311      	orrs	r1, r2
 800166a:	468b      	mov	fp, r1
 800166c:	49bf      	ldr	r1, [pc, #764]	@ (800196c <__aeabi_ddiv+0x380>)
 800166e:	00f2      	lsls	r2, r6, #3
 8001670:	468c      	mov	ip, r1
 8001672:	4651      	mov	r1, sl
 8001674:	4463      	add	r3, ip
 8001676:	1acb      	subs	r3, r1, r3
 8001678:	469a      	mov	sl, r3
 800167a:	2300      	movs	r3, #0
 800167c:	9e02      	ldr	r6, [sp, #8]
 800167e:	406e      	eors	r6, r5
 8001680:	2c0f      	cmp	r4, #15
 8001682:	d827      	bhi.n	80016d4 <__aeabi_ddiv+0xe8>
 8001684:	49ba      	ldr	r1, [pc, #744]	@ (8001970 <__aeabi_ddiv+0x384>)
 8001686:	00a4      	lsls	r4, r4, #2
 8001688:	5909      	ldr	r1, [r1, r4]
 800168a:	468f      	mov	pc, r1
 800168c:	46cb      	mov	fp, r9
 800168e:	4642      	mov	r2, r8
 8001690:	9e02      	ldr	r6, [sp, #8]
 8001692:	9b03      	ldr	r3, [sp, #12]
 8001694:	2b02      	cmp	r3, #2
 8001696:	d016      	beq.n	80016c6 <__aeabi_ddiv+0xda>
 8001698:	2b03      	cmp	r3, #3
 800169a:	d100      	bne.n	800169e <__aeabi_ddiv+0xb2>
 800169c:	e2a6      	b.n	8001bec <__aeabi_ddiv+0x600>
 800169e:	2b01      	cmp	r3, #1
 80016a0:	d000      	beq.n	80016a4 <__aeabi_ddiv+0xb8>
 80016a2:	e0df      	b.n	8001864 <__aeabi_ddiv+0x278>
 80016a4:	2200      	movs	r2, #0
 80016a6:	2300      	movs	r3, #0
 80016a8:	2400      	movs	r4, #0
 80016aa:	4690      	mov	r8, r2
 80016ac:	051b      	lsls	r3, r3, #20
 80016ae:	4323      	orrs	r3, r4
 80016b0:	07f6      	lsls	r6, r6, #31
 80016b2:	4333      	orrs	r3, r6
 80016b4:	4640      	mov	r0, r8
 80016b6:	0019      	movs	r1, r3
 80016b8:	b007      	add	sp, #28
 80016ba:	bcf0      	pop	{r4, r5, r6, r7}
 80016bc:	46bb      	mov	fp, r7
 80016be:	46b2      	mov	sl, r6
 80016c0:	46a9      	mov	r9, r5
 80016c2:	46a0      	mov	r8, r4
 80016c4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80016c6:	2200      	movs	r2, #0
 80016c8:	2400      	movs	r4, #0
 80016ca:	4690      	mov	r8, r2
 80016cc:	4ba6      	ldr	r3, [pc, #664]	@ (8001968 <__aeabi_ddiv+0x37c>)
 80016ce:	e7ed      	b.n	80016ac <__aeabi_ddiv+0xc0>
 80016d0:	002e      	movs	r6, r5
 80016d2:	e7df      	b.n	8001694 <__aeabi_ddiv+0xa8>
 80016d4:	45cb      	cmp	fp, r9
 80016d6:	d200      	bcs.n	80016da <__aeabi_ddiv+0xee>
 80016d8:	e1d4      	b.n	8001a84 <__aeabi_ddiv+0x498>
 80016da:	d100      	bne.n	80016de <__aeabi_ddiv+0xf2>
 80016dc:	e1cf      	b.n	8001a7e <__aeabi_ddiv+0x492>
 80016de:	2301      	movs	r3, #1
 80016e0:	425b      	negs	r3, r3
 80016e2:	469c      	mov	ip, r3
 80016e4:	4644      	mov	r4, r8
 80016e6:	4648      	mov	r0, r9
 80016e8:	2700      	movs	r7, #0
 80016ea:	44e2      	add	sl, ip
 80016ec:	465b      	mov	r3, fp
 80016ee:	0e15      	lsrs	r5, r2, #24
 80016f0:	021b      	lsls	r3, r3, #8
 80016f2:	431d      	orrs	r5, r3
 80016f4:	0c19      	lsrs	r1, r3, #16
 80016f6:	042b      	lsls	r3, r5, #16
 80016f8:	0212      	lsls	r2, r2, #8
 80016fa:	9500      	str	r5, [sp, #0]
 80016fc:	0c1d      	lsrs	r5, r3, #16
 80016fe:	4691      	mov	r9, r2
 8001700:	9102      	str	r1, [sp, #8]
 8001702:	9503      	str	r5, [sp, #12]
 8001704:	f7fe fd98 	bl	8000238 <__aeabi_uidivmod>
 8001708:	0002      	movs	r2, r0
 800170a:	436a      	muls	r2, r5
 800170c:	040b      	lsls	r3, r1, #16
 800170e:	0c21      	lsrs	r1, r4, #16
 8001710:	4680      	mov	r8, r0
 8001712:	4319      	orrs	r1, r3
 8001714:	428a      	cmp	r2, r1
 8001716:	d909      	bls.n	800172c <__aeabi_ddiv+0x140>
 8001718:	9d00      	ldr	r5, [sp, #0]
 800171a:	2301      	movs	r3, #1
 800171c:	46ac      	mov	ip, r5
 800171e:	425b      	negs	r3, r3
 8001720:	4461      	add	r1, ip
 8001722:	469c      	mov	ip, r3
 8001724:	44e0      	add	r8, ip
 8001726:	428d      	cmp	r5, r1
 8001728:	d800      	bhi.n	800172c <__aeabi_ddiv+0x140>
 800172a:	e1fb      	b.n	8001b24 <__aeabi_ddiv+0x538>
 800172c:	1a88      	subs	r0, r1, r2
 800172e:	9902      	ldr	r1, [sp, #8]
 8001730:	f7fe fd82 	bl	8000238 <__aeabi_uidivmod>
 8001734:	9a03      	ldr	r2, [sp, #12]
 8001736:	0424      	lsls	r4, r4, #16
 8001738:	4342      	muls	r2, r0
 800173a:	0409      	lsls	r1, r1, #16
 800173c:	0c24      	lsrs	r4, r4, #16
 800173e:	0003      	movs	r3, r0
 8001740:	430c      	orrs	r4, r1
 8001742:	42a2      	cmp	r2, r4
 8001744:	d906      	bls.n	8001754 <__aeabi_ddiv+0x168>
 8001746:	9900      	ldr	r1, [sp, #0]
 8001748:	3b01      	subs	r3, #1
 800174a:	468c      	mov	ip, r1
 800174c:	4464      	add	r4, ip
 800174e:	42a1      	cmp	r1, r4
 8001750:	d800      	bhi.n	8001754 <__aeabi_ddiv+0x168>
 8001752:	e1e1      	b.n	8001b18 <__aeabi_ddiv+0x52c>
 8001754:	1aa0      	subs	r0, r4, r2
 8001756:	4642      	mov	r2, r8
 8001758:	0412      	lsls	r2, r2, #16
 800175a:	431a      	orrs	r2, r3
 800175c:	4693      	mov	fp, r2
 800175e:	464b      	mov	r3, r9
 8001760:	4659      	mov	r1, fp
 8001762:	0c1b      	lsrs	r3, r3, #16
 8001764:	001d      	movs	r5, r3
 8001766:	9304      	str	r3, [sp, #16]
 8001768:	040b      	lsls	r3, r1, #16
 800176a:	4649      	mov	r1, r9
 800176c:	0409      	lsls	r1, r1, #16
 800176e:	0c09      	lsrs	r1, r1, #16
 8001770:	000c      	movs	r4, r1
 8001772:	0c1b      	lsrs	r3, r3, #16
 8001774:	435c      	muls	r4, r3
 8001776:	0c12      	lsrs	r2, r2, #16
 8001778:	436b      	muls	r3, r5
 800177a:	4688      	mov	r8, r1
 800177c:	4351      	muls	r1, r2
 800177e:	436a      	muls	r2, r5
 8001780:	0c25      	lsrs	r5, r4, #16
 8001782:	46ac      	mov	ip, r5
 8001784:	185b      	adds	r3, r3, r1
 8001786:	4463      	add	r3, ip
 8001788:	4299      	cmp	r1, r3
 800178a:	d903      	bls.n	8001794 <__aeabi_ddiv+0x1a8>
 800178c:	2180      	movs	r1, #128	@ 0x80
 800178e:	0249      	lsls	r1, r1, #9
 8001790:	468c      	mov	ip, r1
 8001792:	4462      	add	r2, ip
 8001794:	0c19      	lsrs	r1, r3, #16
 8001796:	0424      	lsls	r4, r4, #16
 8001798:	041b      	lsls	r3, r3, #16
 800179a:	0c24      	lsrs	r4, r4, #16
 800179c:	188a      	adds	r2, r1, r2
 800179e:	191c      	adds	r4, r3, r4
 80017a0:	4290      	cmp	r0, r2
 80017a2:	d302      	bcc.n	80017aa <__aeabi_ddiv+0x1be>
 80017a4:	d116      	bne.n	80017d4 <__aeabi_ddiv+0x1e8>
 80017a6:	42a7      	cmp	r7, r4
 80017a8:	d214      	bcs.n	80017d4 <__aeabi_ddiv+0x1e8>
 80017aa:	465b      	mov	r3, fp
 80017ac:	9d00      	ldr	r5, [sp, #0]
 80017ae:	3b01      	subs	r3, #1
 80017b0:	444f      	add	r7, r9
 80017b2:	9305      	str	r3, [sp, #20]
 80017b4:	454f      	cmp	r7, r9
 80017b6:	419b      	sbcs	r3, r3
 80017b8:	46ac      	mov	ip, r5
 80017ba:	425b      	negs	r3, r3
 80017bc:	4463      	add	r3, ip
 80017be:	18c0      	adds	r0, r0, r3
 80017c0:	4285      	cmp	r5, r0
 80017c2:	d300      	bcc.n	80017c6 <__aeabi_ddiv+0x1da>
 80017c4:	e1a1      	b.n	8001b0a <__aeabi_ddiv+0x51e>
 80017c6:	4282      	cmp	r2, r0
 80017c8:	d900      	bls.n	80017cc <__aeabi_ddiv+0x1e0>
 80017ca:	e1f6      	b.n	8001bba <__aeabi_ddiv+0x5ce>
 80017cc:	d100      	bne.n	80017d0 <__aeabi_ddiv+0x1e4>
 80017ce:	e1f1      	b.n	8001bb4 <__aeabi_ddiv+0x5c8>
 80017d0:	9b05      	ldr	r3, [sp, #20]
 80017d2:	469b      	mov	fp, r3
 80017d4:	1b3c      	subs	r4, r7, r4
 80017d6:	42a7      	cmp	r7, r4
 80017d8:	41bf      	sbcs	r7, r7
 80017da:	9d00      	ldr	r5, [sp, #0]
 80017dc:	1a80      	subs	r0, r0, r2
 80017de:	427f      	negs	r7, r7
 80017e0:	1bc0      	subs	r0, r0, r7
 80017e2:	4285      	cmp	r5, r0
 80017e4:	d100      	bne.n	80017e8 <__aeabi_ddiv+0x1fc>
 80017e6:	e1d0      	b.n	8001b8a <__aeabi_ddiv+0x59e>
 80017e8:	9902      	ldr	r1, [sp, #8]
 80017ea:	f7fe fd25 	bl	8000238 <__aeabi_uidivmod>
 80017ee:	9a03      	ldr	r2, [sp, #12]
 80017f0:	040b      	lsls	r3, r1, #16
 80017f2:	4342      	muls	r2, r0
 80017f4:	0c21      	lsrs	r1, r4, #16
 80017f6:	0007      	movs	r7, r0
 80017f8:	4319      	orrs	r1, r3
 80017fa:	428a      	cmp	r2, r1
 80017fc:	d900      	bls.n	8001800 <__aeabi_ddiv+0x214>
 80017fe:	e178      	b.n	8001af2 <__aeabi_ddiv+0x506>
 8001800:	1a88      	subs	r0, r1, r2
 8001802:	9902      	ldr	r1, [sp, #8]
 8001804:	f7fe fd18 	bl	8000238 <__aeabi_uidivmod>
 8001808:	9a03      	ldr	r2, [sp, #12]
 800180a:	0424      	lsls	r4, r4, #16
 800180c:	4342      	muls	r2, r0
 800180e:	0409      	lsls	r1, r1, #16
 8001810:	0c24      	lsrs	r4, r4, #16
 8001812:	0003      	movs	r3, r0
 8001814:	430c      	orrs	r4, r1
 8001816:	42a2      	cmp	r2, r4
 8001818:	d900      	bls.n	800181c <__aeabi_ddiv+0x230>
 800181a:	e15d      	b.n	8001ad8 <__aeabi_ddiv+0x4ec>
 800181c:	4641      	mov	r1, r8
 800181e:	1aa4      	subs	r4, r4, r2
 8001820:	043a      	lsls	r2, r7, #16
 8001822:	431a      	orrs	r2, r3
 8001824:	9d04      	ldr	r5, [sp, #16]
 8001826:	0413      	lsls	r3, r2, #16
 8001828:	0c1b      	lsrs	r3, r3, #16
 800182a:	4359      	muls	r1, r3
 800182c:	4647      	mov	r7, r8
 800182e:	436b      	muls	r3, r5
 8001830:	469c      	mov	ip, r3
 8001832:	0c10      	lsrs	r0, r2, #16
 8001834:	4347      	muls	r7, r0
 8001836:	0c0b      	lsrs	r3, r1, #16
 8001838:	44bc      	add	ip, r7
 800183a:	4463      	add	r3, ip
 800183c:	4368      	muls	r0, r5
 800183e:	429f      	cmp	r7, r3
 8001840:	d903      	bls.n	800184a <__aeabi_ddiv+0x25e>
 8001842:	2580      	movs	r5, #128	@ 0x80
 8001844:	026d      	lsls	r5, r5, #9
 8001846:	46ac      	mov	ip, r5
 8001848:	4460      	add	r0, ip
 800184a:	0c1f      	lsrs	r7, r3, #16
 800184c:	0409      	lsls	r1, r1, #16
 800184e:	041b      	lsls	r3, r3, #16
 8001850:	0c09      	lsrs	r1, r1, #16
 8001852:	183f      	adds	r7, r7, r0
 8001854:	185b      	adds	r3, r3, r1
 8001856:	42bc      	cmp	r4, r7
 8001858:	d200      	bcs.n	800185c <__aeabi_ddiv+0x270>
 800185a:	e102      	b.n	8001a62 <__aeabi_ddiv+0x476>
 800185c:	d100      	bne.n	8001860 <__aeabi_ddiv+0x274>
 800185e:	e0fd      	b.n	8001a5c <__aeabi_ddiv+0x470>
 8001860:	2301      	movs	r3, #1
 8001862:	431a      	orrs	r2, r3
 8001864:	4b43      	ldr	r3, [pc, #268]	@ (8001974 <__aeabi_ddiv+0x388>)
 8001866:	4453      	add	r3, sl
 8001868:	2b00      	cmp	r3, #0
 800186a:	dc00      	bgt.n	800186e <__aeabi_ddiv+0x282>
 800186c:	e0ae      	b.n	80019cc <__aeabi_ddiv+0x3e0>
 800186e:	0751      	lsls	r1, r2, #29
 8001870:	d000      	beq.n	8001874 <__aeabi_ddiv+0x288>
 8001872:	e198      	b.n	8001ba6 <__aeabi_ddiv+0x5ba>
 8001874:	4659      	mov	r1, fp
 8001876:	01c9      	lsls	r1, r1, #7
 8001878:	d506      	bpl.n	8001888 <__aeabi_ddiv+0x29c>
 800187a:	4659      	mov	r1, fp
 800187c:	4b3e      	ldr	r3, [pc, #248]	@ (8001978 <__aeabi_ddiv+0x38c>)
 800187e:	4019      	ands	r1, r3
 8001880:	2380      	movs	r3, #128	@ 0x80
 8001882:	468b      	mov	fp, r1
 8001884:	00db      	lsls	r3, r3, #3
 8001886:	4453      	add	r3, sl
 8001888:	493c      	ldr	r1, [pc, #240]	@ (800197c <__aeabi_ddiv+0x390>)
 800188a:	428b      	cmp	r3, r1
 800188c:	dd00      	ble.n	8001890 <__aeabi_ddiv+0x2a4>
 800188e:	e71a      	b.n	80016c6 <__aeabi_ddiv+0xda>
 8001890:	4659      	mov	r1, fp
 8001892:	08d2      	lsrs	r2, r2, #3
 8001894:	0749      	lsls	r1, r1, #29
 8001896:	4311      	orrs	r1, r2
 8001898:	465a      	mov	r2, fp
 800189a:	055b      	lsls	r3, r3, #21
 800189c:	0254      	lsls	r4, r2, #9
 800189e:	4688      	mov	r8, r1
 80018a0:	0b24      	lsrs	r4, r4, #12
 80018a2:	0d5b      	lsrs	r3, r3, #21
 80018a4:	e702      	b.n	80016ac <__aeabi_ddiv+0xc0>
 80018a6:	465a      	mov	r2, fp
 80018a8:	9b00      	ldr	r3, [sp, #0]
 80018aa:	431a      	orrs	r2, r3
 80018ac:	d100      	bne.n	80018b0 <__aeabi_ddiv+0x2c4>
 80018ae:	e07e      	b.n	80019ae <__aeabi_ddiv+0x3c2>
 80018b0:	465b      	mov	r3, fp
 80018b2:	2b00      	cmp	r3, #0
 80018b4:	d100      	bne.n	80018b8 <__aeabi_ddiv+0x2cc>
 80018b6:	e100      	b.n	8001aba <__aeabi_ddiv+0x4ce>
 80018b8:	4658      	mov	r0, fp
 80018ba:	f001 fa37 	bl	8002d2c <__clzsi2>
 80018be:	0002      	movs	r2, r0
 80018c0:	0003      	movs	r3, r0
 80018c2:	3a0b      	subs	r2, #11
 80018c4:	271d      	movs	r7, #29
 80018c6:	9e00      	ldr	r6, [sp, #0]
 80018c8:	1aba      	subs	r2, r7, r2
 80018ca:	0019      	movs	r1, r3
 80018cc:	4658      	mov	r0, fp
 80018ce:	40d6      	lsrs	r6, r2
 80018d0:	3908      	subs	r1, #8
 80018d2:	4088      	lsls	r0, r1
 80018d4:	0032      	movs	r2, r6
 80018d6:	4302      	orrs	r2, r0
 80018d8:	4693      	mov	fp, r2
 80018da:	9a00      	ldr	r2, [sp, #0]
 80018dc:	408a      	lsls	r2, r1
 80018de:	4928      	ldr	r1, [pc, #160]	@ (8001980 <__aeabi_ddiv+0x394>)
 80018e0:	4453      	add	r3, sl
 80018e2:	468a      	mov	sl, r1
 80018e4:	449a      	add	sl, r3
 80018e6:	2300      	movs	r3, #0
 80018e8:	e6c8      	b.n	800167c <__aeabi_ddiv+0x90>
 80018ea:	465b      	mov	r3, fp
 80018ec:	4303      	orrs	r3, r0
 80018ee:	4699      	mov	r9, r3
 80018f0:	d056      	beq.n	80019a0 <__aeabi_ddiv+0x3b4>
 80018f2:	465b      	mov	r3, fp
 80018f4:	2b00      	cmp	r3, #0
 80018f6:	d100      	bne.n	80018fa <__aeabi_ddiv+0x30e>
 80018f8:	e0cd      	b.n	8001a96 <__aeabi_ddiv+0x4aa>
 80018fa:	4658      	mov	r0, fp
 80018fc:	f001 fa16 	bl	8002d2c <__clzsi2>
 8001900:	230b      	movs	r3, #11
 8001902:	425b      	negs	r3, r3
 8001904:	469c      	mov	ip, r3
 8001906:	0002      	movs	r2, r0
 8001908:	4484      	add	ip, r0
 800190a:	4666      	mov	r6, ip
 800190c:	231d      	movs	r3, #29
 800190e:	1b9b      	subs	r3, r3, r6
 8001910:	0026      	movs	r6, r4
 8001912:	0011      	movs	r1, r2
 8001914:	4658      	mov	r0, fp
 8001916:	40de      	lsrs	r6, r3
 8001918:	3908      	subs	r1, #8
 800191a:	4088      	lsls	r0, r1
 800191c:	0033      	movs	r3, r6
 800191e:	4303      	orrs	r3, r0
 8001920:	4699      	mov	r9, r3
 8001922:	0023      	movs	r3, r4
 8001924:	408b      	lsls	r3, r1
 8001926:	4698      	mov	r8, r3
 8001928:	4b16      	ldr	r3, [pc, #88]	@ (8001984 <__aeabi_ddiv+0x398>)
 800192a:	2400      	movs	r4, #0
 800192c:	1a9b      	subs	r3, r3, r2
 800192e:	469a      	mov	sl, r3
 8001930:	2300      	movs	r3, #0
 8001932:	9303      	str	r3, [sp, #12]
 8001934:	e682      	b.n	800163c <__aeabi_ddiv+0x50>
 8001936:	465a      	mov	r2, fp
 8001938:	4302      	orrs	r2, r0
 800193a:	4691      	mov	r9, r2
 800193c:	d12a      	bne.n	8001994 <__aeabi_ddiv+0x3a8>
 800193e:	2200      	movs	r2, #0
 8001940:	469a      	mov	sl, r3
 8001942:	2302      	movs	r3, #2
 8001944:	4690      	mov	r8, r2
 8001946:	2408      	movs	r4, #8
 8001948:	9303      	str	r3, [sp, #12]
 800194a:	e677      	b.n	800163c <__aeabi_ddiv+0x50>
 800194c:	465a      	mov	r2, fp
 800194e:	9b00      	ldr	r3, [sp, #0]
 8001950:	431a      	orrs	r2, r3
 8001952:	4b0d      	ldr	r3, [pc, #52]	@ (8001988 <__aeabi_ddiv+0x39c>)
 8001954:	469c      	mov	ip, r3
 8001956:	44e2      	add	sl, ip
 8001958:	2a00      	cmp	r2, #0
 800195a:	d117      	bne.n	800198c <__aeabi_ddiv+0x3a0>
 800195c:	2302      	movs	r3, #2
 800195e:	431c      	orrs	r4, r3
 8001960:	2300      	movs	r3, #0
 8001962:	469b      	mov	fp, r3
 8001964:	3302      	adds	r3, #2
 8001966:	e689      	b.n	800167c <__aeabi_ddiv+0x90>
 8001968:	000007ff 	.word	0x000007ff
 800196c:	fffffc01 	.word	0xfffffc01
 8001970:	0800b12c 	.word	0x0800b12c
 8001974:	000003ff 	.word	0x000003ff
 8001978:	feffffff 	.word	0xfeffffff
 800197c:	000007fe 	.word	0x000007fe
 8001980:	000003f3 	.word	0x000003f3
 8001984:	fffffc0d 	.word	0xfffffc0d
 8001988:	fffff801 	.word	0xfffff801
 800198c:	2303      	movs	r3, #3
 800198e:	0032      	movs	r2, r6
 8001990:	431c      	orrs	r4, r3
 8001992:	e673      	b.n	800167c <__aeabi_ddiv+0x90>
 8001994:	469a      	mov	sl, r3
 8001996:	2303      	movs	r3, #3
 8001998:	46d9      	mov	r9, fp
 800199a:	240c      	movs	r4, #12
 800199c:	9303      	str	r3, [sp, #12]
 800199e:	e64d      	b.n	800163c <__aeabi_ddiv+0x50>
 80019a0:	2300      	movs	r3, #0
 80019a2:	4698      	mov	r8, r3
 80019a4:	469a      	mov	sl, r3
 80019a6:	3301      	adds	r3, #1
 80019a8:	2404      	movs	r4, #4
 80019aa:	9303      	str	r3, [sp, #12]
 80019ac:	e646      	b.n	800163c <__aeabi_ddiv+0x50>
 80019ae:	2301      	movs	r3, #1
 80019b0:	431c      	orrs	r4, r3
 80019b2:	2300      	movs	r3, #0
 80019b4:	469b      	mov	fp, r3
 80019b6:	3301      	adds	r3, #1
 80019b8:	e660      	b.n	800167c <__aeabi_ddiv+0x90>
 80019ba:	2300      	movs	r3, #0
 80019bc:	2480      	movs	r4, #128	@ 0x80
 80019be:	4698      	mov	r8, r3
 80019c0:	2600      	movs	r6, #0
 80019c2:	4b92      	ldr	r3, [pc, #584]	@ (8001c0c <__aeabi_ddiv+0x620>)
 80019c4:	0324      	lsls	r4, r4, #12
 80019c6:	e671      	b.n	80016ac <__aeabi_ddiv+0xc0>
 80019c8:	2201      	movs	r2, #1
 80019ca:	4252      	negs	r2, r2
 80019cc:	2101      	movs	r1, #1
 80019ce:	1ac9      	subs	r1, r1, r3
 80019d0:	2938      	cmp	r1, #56	@ 0x38
 80019d2:	dd00      	ble.n	80019d6 <__aeabi_ddiv+0x3ea>
 80019d4:	e666      	b.n	80016a4 <__aeabi_ddiv+0xb8>
 80019d6:	291f      	cmp	r1, #31
 80019d8:	dc00      	bgt.n	80019dc <__aeabi_ddiv+0x3f0>
 80019da:	e0ab      	b.n	8001b34 <__aeabi_ddiv+0x548>
 80019dc:	201f      	movs	r0, #31
 80019de:	4240      	negs	r0, r0
 80019e0:	1ac3      	subs	r3, r0, r3
 80019e2:	4658      	mov	r0, fp
 80019e4:	40d8      	lsrs	r0, r3
 80019e6:	0003      	movs	r3, r0
 80019e8:	2920      	cmp	r1, #32
 80019ea:	d004      	beq.n	80019f6 <__aeabi_ddiv+0x40a>
 80019ec:	4658      	mov	r0, fp
 80019ee:	4988      	ldr	r1, [pc, #544]	@ (8001c10 <__aeabi_ddiv+0x624>)
 80019f0:	4451      	add	r1, sl
 80019f2:	4088      	lsls	r0, r1
 80019f4:	4302      	orrs	r2, r0
 80019f6:	1e51      	subs	r1, r2, #1
 80019f8:	418a      	sbcs	r2, r1
 80019fa:	431a      	orrs	r2, r3
 80019fc:	2307      	movs	r3, #7
 80019fe:	0019      	movs	r1, r3
 8001a00:	2400      	movs	r4, #0
 8001a02:	4011      	ands	r1, r2
 8001a04:	4213      	tst	r3, r2
 8001a06:	d00c      	beq.n	8001a22 <__aeabi_ddiv+0x436>
 8001a08:	230f      	movs	r3, #15
 8001a0a:	4013      	ands	r3, r2
 8001a0c:	2b04      	cmp	r3, #4
 8001a0e:	d100      	bne.n	8001a12 <__aeabi_ddiv+0x426>
 8001a10:	e0f9      	b.n	8001c06 <__aeabi_ddiv+0x61a>
 8001a12:	1d11      	adds	r1, r2, #4
 8001a14:	4291      	cmp	r1, r2
 8001a16:	419b      	sbcs	r3, r3
 8001a18:	000a      	movs	r2, r1
 8001a1a:	425b      	negs	r3, r3
 8001a1c:	0759      	lsls	r1, r3, #29
 8001a1e:	025b      	lsls	r3, r3, #9
 8001a20:	0b1c      	lsrs	r4, r3, #12
 8001a22:	08d2      	lsrs	r2, r2, #3
 8001a24:	430a      	orrs	r2, r1
 8001a26:	4690      	mov	r8, r2
 8001a28:	2300      	movs	r3, #0
 8001a2a:	e63f      	b.n	80016ac <__aeabi_ddiv+0xc0>
 8001a2c:	2480      	movs	r4, #128	@ 0x80
 8001a2e:	464b      	mov	r3, r9
 8001a30:	0324      	lsls	r4, r4, #12
 8001a32:	4223      	tst	r3, r4
 8001a34:	d009      	beq.n	8001a4a <__aeabi_ddiv+0x45e>
 8001a36:	465b      	mov	r3, fp
 8001a38:	4223      	tst	r3, r4
 8001a3a:	d106      	bne.n	8001a4a <__aeabi_ddiv+0x45e>
 8001a3c:	431c      	orrs	r4, r3
 8001a3e:	0324      	lsls	r4, r4, #12
 8001a40:	002e      	movs	r6, r5
 8001a42:	4690      	mov	r8, r2
 8001a44:	4b71      	ldr	r3, [pc, #452]	@ (8001c0c <__aeabi_ddiv+0x620>)
 8001a46:	0b24      	lsrs	r4, r4, #12
 8001a48:	e630      	b.n	80016ac <__aeabi_ddiv+0xc0>
 8001a4a:	2480      	movs	r4, #128	@ 0x80
 8001a4c:	464b      	mov	r3, r9
 8001a4e:	0324      	lsls	r4, r4, #12
 8001a50:	431c      	orrs	r4, r3
 8001a52:	0324      	lsls	r4, r4, #12
 8001a54:	9e02      	ldr	r6, [sp, #8]
 8001a56:	4b6d      	ldr	r3, [pc, #436]	@ (8001c0c <__aeabi_ddiv+0x620>)
 8001a58:	0b24      	lsrs	r4, r4, #12
 8001a5a:	e627      	b.n	80016ac <__aeabi_ddiv+0xc0>
 8001a5c:	2b00      	cmp	r3, #0
 8001a5e:	d100      	bne.n	8001a62 <__aeabi_ddiv+0x476>
 8001a60:	e700      	b.n	8001864 <__aeabi_ddiv+0x278>
 8001a62:	9800      	ldr	r0, [sp, #0]
 8001a64:	1e51      	subs	r1, r2, #1
 8001a66:	4684      	mov	ip, r0
 8001a68:	4464      	add	r4, ip
 8001a6a:	4284      	cmp	r4, r0
 8001a6c:	d200      	bcs.n	8001a70 <__aeabi_ddiv+0x484>
 8001a6e:	e084      	b.n	8001b7a <__aeabi_ddiv+0x58e>
 8001a70:	42bc      	cmp	r4, r7
 8001a72:	d200      	bcs.n	8001a76 <__aeabi_ddiv+0x48a>
 8001a74:	e0ae      	b.n	8001bd4 <__aeabi_ddiv+0x5e8>
 8001a76:	d100      	bne.n	8001a7a <__aeabi_ddiv+0x48e>
 8001a78:	e0c1      	b.n	8001bfe <__aeabi_ddiv+0x612>
 8001a7a:	000a      	movs	r2, r1
 8001a7c:	e6f0      	b.n	8001860 <__aeabi_ddiv+0x274>
 8001a7e:	4542      	cmp	r2, r8
 8001a80:	d900      	bls.n	8001a84 <__aeabi_ddiv+0x498>
 8001a82:	e62c      	b.n	80016de <__aeabi_ddiv+0xf2>
 8001a84:	464b      	mov	r3, r9
 8001a86:	07dc      	lsls	r4, r3, #31
 8001a88:	0858      	lsrs	r0, r3, #1
 8001a8a:	4643      	mov	r3, r8
 8001a8c:	085b      	lsrs	r3, r3, #1
 8001a8e:	431c      	orrs	r4, r3
 8001a90:	4643      	mov	r3, r8
 8001a92:	07df      	lsls	r7, r3, #31
 8001a94:	e62a      	b.n	80016ec <__aeabi_ddiv+0x100>
 8001a96:	f001 f949 	bl	8002d2c <__clzsi2>
 8001a9a:	2315      	movs	r3, #21
 8001a9c:	469c      	mov	ip, r3
 8001a9e:	4484      	add	ip, r0
 8001aa0:	0002      	movs	r2, r0
 8001aa2:	4663      	mov	r3, ip
 8001aa4:	3220      	adds	r2, #32
 8001aa6:	2b1c      	cmp	r3, #28
 8001aa8:	dc00      	bgt.n	8001aac <__aeabi_ddiv+0x4c0>
 8001aaa:	e72e      	b.n	800190a <__aeabi_ddiv+0x31e>
 8001aac:	0023      	movs	r3, r4
 8001aae:	3808      	subs	r0, #8
 8001ab0:	4083      	lsls	r3, r0
 8001ab2:	4699      	mov	r9, r3
 8001ab4:	2300      	movs	r3, #0
 8001ab6:	4698      	mov	r8, r3
 8001ab8:	e736      	b.n	8001928 <__aeabi_ddiv+0x33c>
 8001aba:	f001 f937 	bl	8002d2c <__clzsi2>
 8001abe:	0002      	movs	r2, r0
 8001ac0:	0003      	movs	r3, r0
 8001ac2:	3215      	adds	r2, #21
 8001ac4:	3320      	adds	r3, #32
 8001ac6:	2a1c      	cmp	r2, #28
 8001ac8:	dc00      	bgt.n	8001acc <__aeabi_ddiv+0x4e0>
 8001aca:	e6fb      	b.n	80018c4 <__aeabi_ddiv+0x2d8>
 8001acc:	9900      	ldr	r1, [sp, #0]
 8001ace:	3808      	subs	r0, #8
 8001ad0:	4081      	lsls	r1, r0
 8001ad2:	2200      	movs	r2, #0
 8001ad4:	468b      	mov	fp, r1
 8001ad6:	e702      	b.n	80018de <__aeabi_ddiv+0x2f2>
 8001ad8:	9900      	ldr	r1, [sp, #0]
 8001ada:	3b01      	subs	r3, #1
 8001adc:	468c      	mov	ip, r1
 8001ade:	4464      	add	r4, ip
 8001ae0:	42a1      	cmp	r1, r4
 8001ae2:	d900      	bls.n	8001ae6 <__aeabi_ddiv+0x4fa>
 8001ae4:	e69a      	b.n	800181c <__aeabi_ddiv+0x230>
 8001ae6:	42a2      	cmp	r2, r4
 8001ae8:	d800      	bhi.n	8001aec <__aeabi_ddiv+0x500>
 8001aea:	e697      	b.n	800181c <__aeabi_ddiv+0x230>
 8001aec:	1e83      	subs	r3, r0, #2
 8001aee:	4464      	add	r4, ip
 8001af0:	e694      	b.n	800181c <__aeabi_ddiv+0x230>
 8001af2:	46ac      	mov	ip, r5
 8001af4:	4461      	add	r1, ip
 8001af6:	3f01      	subs	r7, #1
 8001af8:	428d      	cmp	r5, r1
 8001afa:	d900      	bls.n	8001afe <__aeabi_ddiv+0x512>
 8001afc:	e680      	b.n	8001800 <__aeabi_ddiv+0x214>
 8001afe:	428a      	cmp	r2, r1
 8001b00:	d800      	bhi.n	8001b04 <__aeabi_ddiv+0x518>
 8001b02:	e67d      	b.n	8001800 <__aeabi_ddiv+0x214>
 8001b04:	1e87      	subs	r7, r0, #2
 8001b06:	4461      	add	r1, ip
 8001b08:	e67a      	b.n	8001800 <__aeabi_ddiv+0x214>
 8001b0a:	4285      	cmp	r5, r0
 8001b0c:	d000      	beq.n	8001b10 <__aeabi_ddiv+0x524>
 8001b0e:	e65f      	b.n	80017d0 <__aeabi_ddiv+0x1e4>
 8001b10:	45b9      	cmp	r9, r7
 8001b12:	d900      	bls.n	8001b16 <__aeabi_ddiv+0x52a>
 8001b14:	e65c      	b.n	80017d0 <__aeabi_ddiv+0x1e4>
 8001b16:	e656      	b.n	80017c6 <__aeabi_ddiv+0x1da>
 8001b18:	42a2      	cmp	r2, r4
 8001b1a:	d800      	bhi.n	8001b1e <__aeabi_ddiv+0x532>
 8001b1c:	e61a      	b.n	8001754 <__aeabi_ddiv+0x168>
 8001b1e:	1e83      	subs	r3, r0, #2
 8001b20:	4464      	add	r4, ip
 8001b22:	e617      	b.n	8001754 <__aeabi_ddiv+0x168>
 8001b24:	428a      	cmp	r2, r1
 8001b26:	d800      	bhi.n	8001b2a <__aeabi_ddiv+0x53e>
 8001b28:	e600      	b.n	800172c <__aeabi_ddiv+0x140>
 8001b2a:	46ac      	mov	ip, r5
 8001b2c:	1e83      	subs	r3, r0, #2
 8001b2e:	4698      	mov	r8, r3
 8001b30:	4461      	add	r1, ip
 8001b32:	e5fb      	b.n	800172c <__aeabi_ddiv+0x140>
 8001b34:	4837      	ldr	r0, [pc, #220]	@ (8001c14 <__aeabi_ddiv+0x628>)
 8001b36:	0014      	movs	r4, r2
 8001b38:	4450      	add	r0, sl
 8001b3a:	4082      	lsls	r2, r0
 8001b3c:	465b      	mov	r3, fp
 8001b3e:	0017      	movs	r7, r2
 8001b40:	4083      	lsls	r3, r0
 8001b42:	40cc      	lsrs	r4, r1
 8001b44:	1e7a      	subs	r2, r7, #1
 8001b46:	4197      	sbcs	r7, r2
 8001b48:	4323      	orrs	r3, r4
 8001b4a:	433b      	orrs	r3, r7
 8001b4c:	001a      	movs	r2, r3
 8001b4e:	465b      	mov	r3, fp
 8001b50:	40cb      	lsrs	r3, r1
 8001b52:	0751      	lsls	r1, r2, #29
 8001b54:	d009      	beq.n	8001b6a <__aeabi_ddiv+0x57e>
 8001b56:	210f      	movs	r1, #15
 8001b58:	4011      	ands	r1, r2
 8001b5a:	2904      	cmp	r1, #4
 8001b5c:	d005      	beq.n	8001b6a <__aeabi_ddiv+0x57e>
 8001b5e:	1d11      	adds	r1, r2, #4
 8001b60:	4291      	cmp	r1, r2
 8001b62:	4192      	sbcs	r2, r2
 8001b64:	4252      	negs	r2, r2
 8001b66:	189b      	adds	r3, r3, r2
 8001b68:	000a      	movs	r2, r1
 8001b6a:	0219      	lsls	r1, r3, #8
 8001b6c:	d400      	bmi.n	8001b70 <__aeabi_ddiv+0x584>
 8001b6e:	e755      	b.n	8001a1c <__aeabi_ddiv+0x430>
 8001b70:	2200      	movs	r2, #0
 8001b72:	2301      	movs	r3, #1
 8001b74:	2400      	movs	r4, #0
 8001b76:	4690      	mov	r8, r2
 8001b78:	e598      	b.n	80016ac <__aeabi_ddiv+0xc0>
 8001b7a:	000a      	movs	r2, r1
 8001b7c:	42bc      	cmp	r4, r7
 8001b7e:	d000      	beq.n	8001b82 <__aeabi_ddiv+0x596>
 8001b80:	e66e      	b.n	8001860 <__aeabi_ddiv+0x274>
 8001b82:	454b      	cmp	r3, r9
 8001b84:	d000      	beq.n	8001b88 <__aeabi_ddiv+0x59c>
 8001b86:	e66b      	b.n	8001860 <__aeabi_ddiv+0x274>
 8001b88:	e66c      	b.n	8001864 <__aeabi_ddiv+0x278>
 8001b8a:	4b23      	ldr	r3, [pc, #140]	@ (8001c18 <__aeabi_ddiv+0x62c>)
 8001b8c:	4a23      	ldr	r2, [pc, #140]	@ (8001c1c <__aeabi_ddiv+0x630>)
 8001b8e:	4453      	add	r3, sl
 8001b90:	4592      	cmp	sl, r2
 8001b92:	da00      	bge.n	8001b96 <__aeabi_ddiv+0x5aa>
 8001b94:	e718      	b.n	80019c8 <__aeabi_ddiv+0x3dc>
 8001b96:	2101      	movs	r1, #1
 8001b98:	4249      	negs	r1, r1
 8001b9a:	1d0a      	adds	r2, r1, #4
 8001b9c:	428a      	cmp	r2, r1
 8001b9e:	4189      	sbcs	r1, r1
 8001ba0:	4249      	negs	r1, r1
 8001ba2:	448b      	add	fp, r1
 8001ba4:	e666      	b.n	8001874 <__aeabi_ddiv+0x288>
 8001ba6:	210f      	movs	r1, #15
 8001ba8:	4011      	ands	r1, r2
 8001baa:	2904      	cmp	r1, #4
 8001bac:	d100      	bne.n	8001bb0 <__aeabi_ddiv+0x5c4>
 8001bae:	e661      	b.n	8001874 <__aeabi_ddiv+0x288>
 8001bb0:	0011      	movs	r1, r2
 8001bb2:	e7f2      	b.n	8001b9a <__aeabi_ddiv+0x5ae>
 8001bb4:	42bc      	cmp	r4, r7
 8001bb6:	d800      	bhi.n	8001bba <__aeabi_ddiv+0x5ce>
 8001bb8:	e60a      	b.n	80017d0 <__aeabi_ddiv+0x1e4>
 8001bba:	2302      	movs	r3, #2
 8001bbc:	425b      	negs	r3, r3
 8001bbe:	469c      	mov	ip, r3
 8001bc0:	9900      	ldr	r1, [sp, #0]
 8001bc2:	444f      	add	r7, r9
 8001bc4:	454f      	cmp	r7, r9
 8001bc6:	419b      	sbcs	r3, r3
 8001bc8:	44e3      	add	fp, ip
 8001bca:	468c      	mov	ip, r1
 8001bcc:	425b      	negs	r3, r3
 8001bce:	4463      	add	r3, ip
 8001bd0:	18c0      	adds	r0, r0, r3
 8001bd2:	e5ff      	b.n	80017d4 <__aeabi_ddiv+0x1e8>
 8001bd4:	4649      	mov	r1, r9
 8001bd6:	9d00      	ldr	r5, [sp, #0]
 8001bd8:	0048      	lsls	r0, r1, #1
 8001bda:	4548      	cmp	r0, r9
 8001bdc:	4189      	sbcs	r1, r1
 8001bde:	46ac      	mov	ip, r5
 8001be0:	4249      	negs	r1, r1
 8001be2:	4461      	add	r1, ip
 8001be4:	4681      	mov	r9, r0
 8001be6:	3a02      	subs	r2, #2
 8001be8:	1864      	adds	r4, r4, r1
 8001bea:	e7c7      	b.n	8001b7c <__aeabi_ddiv+0x590>
 8001bec:	2480      	movs	r4, #128	@ 0x80
 8001bee:	465b      	mov	r3, fp
 8001bf0:	0324      	lsls	r4, r4, #12
 8001bf2:	431c      	orrs	r4, r3
 8001bf4:	0324      	lsls	r4, r4, #12
 8001bf6:	4690      	mov	r8, r2
 8001bf8:	4b04      	ldr	r3, [pc, #16]	@ (8001c0c <__aeabi_ddiv+0x620>)
 8001bfa:	0b24      	lsrs	r4, r4, #12
 8001bfc:	e556      	b.n	80016ac <__aeabi_ddiv+0xc0>
 8001bfe:	4599      	cmp	r9, r3
 8001c00:	d3e8      	bcc.n	8001bd4 <__aeabi_ddiv+0x5e8>
 8001c02:	000a      	movs	r2, r1
 8001c04:	e7bd      	b.n	8001b82 <__aeabi_ddiv+0x596>
 8001c06:	2300      	movs	r3, #0
 8001c08:	e708      	b.n	8001a1c <__aeabi_ddiv+0x430>
 8001c0a:	46c0      	nop			@ (mov r8, r8)
 8001c0c:	000007ff 	.word	0x000007ff
 8001c10:	0000043e 	.word	0x0000043e
 8001c14:	0000041e 	.word	0x0000041e
 8001c18:	000003ff 	.word	0x000003ff
 8001c1c:	fffffc02 	.word	0xfffffc02

08001c20 <__eqdf2>:
 8001c20:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001c22:	4657      	mov	r7, sl
 8001c24:	46de      	mov	lr, fp
 8001c26:	464e      	mov	r6, r9
 8001c28:	4645      	mov	r5, r8
 8001c2a:	b5e0      	push	{r5, r6, r7, lr}
 8001c2c:	000d      	movs	r5, r1
 8001c2e:	0004      	movs	r4, r0
 8001c30:	0fe8      	lsrs	r0, r5, #31
 8001c32:	4683      	mov	fp, r0
 8001c34:	0309      	lsls	r1, r1, #12
 8001c36:	0fd8      	lsrs	r0, r3, #31
 8001c38:	0b09      	lsrs	r1, r1, #12
 8001c3a:	4682      	mov	sl, r0
 8001c3c:	4819      	ldr	r0, [pc, #100]	@ (8001ca4 <__eqdf2+0x84>)
 8001c3e:	468c      	mov	ip, r1
 8001c40:	031f      	lsls	r7, r3, #12
 8001c42:	0069      	lsls	r1, r5, #1
 8001c44:	005e      	lsls	r6, r3, #1
 8001c46:	0d49      	lsrs	r1, r1, #21
 8001c48:	0b3f      	lsrs	r7, r7, #12
 8001c4a:	0d76      	lsrs	r6, r6, #21
 8001c4c:	4281      	cmp	r1, r0
 8001c4e:	d018      	beq.n	8001c82 <__eqdf2+0x62>
 8001c50:	4286      	cmp	r6, r0
 8001c52:	d00f      	beq.n	8001c74 <__eqdf2+0x54>
 8001c54:	2001      	movs	r0, #1
 8001c56:	42b1      	cmp	r1, r6
 8001c58:	d10d      	bne.n	8001c76 <__eqdf2+0x56>
 8001c5a:	45bc      	cmp	ip, r7
 8001c5c:	d10b      	bne.n	8001c76 <__eqdf2+0x56>
 8001c5e:	4294      	cmp	r4, r2
 8001c60:	d109      	bne.n	8001c76 <__eqdf2+0x56>
 8001c62:	45d3      	cmp	fp, sl
 8001c64:	d01c      	beq.n	8001ca0 <__eqdf2+0x80>
 8001c66:	2900      	cmp	r1, #0
 8001c68:	d105      	bne.n	8001c76 <__eqdf2+0x56>
 8001c6a:	4660      	mov	r0, ip
 8001c6c:	4320      	orrs	r0, r4
 8001c6e:	1e43      	subs	r3, r0, #1
 8001c70:	4198      	sbcs	r0, r3
 8001c72:	e000      	b.n	8001c76 <__eqdf2+0x56>
 8001c74:	2001      	movs	r0, #1
 8001c76:	bcf0      	pop	{r4, r5, r6, r7}
 8001c78:	46bb      	mov	fp, r7
 8001c7a:	46b2      	mov	sl, r6
 8001c7c:	46a9      	mov	r9, r5
 8001c7e:	46a0      	mov	r8, r4
 8001c80:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001c82:	2001      	movs	r0, #1
 8001c84:	428e      	cmp	r6, r1
 8001c86:	d1f6      	bne.n	8001c76 <__eqdf2+0x56>
 8001c88:	4661      	mov	r1, ip
 8001c8a:	4339      	orrs	r1, r7
 8001c8c:	000f      	movs	r7, r1
 8001c8e:	4317      	orrs	r7, r2
 8001c90:	4327      	orrs	r7, r4
 8001c92:	d1f0      	bne.n	8001c76 <__eqdf2+0x56>
 8001c94:	465b      	mov	r3, fp
 8001c96:	4652      	mov	r2, sl
 8001c98:	1a98      	subs	r0, r3, r2
 8001c9a:	1e43      	subs	r3, r0, #1
 8001c9c:	4198      	sbcs	r0, r3
 8001c9e:	e7ea      	b.n	8001c76 <__eqdf2+0x56>
 8001ca0:	2000      	movs	r0, #0
 8001ca2:	e7e8      	b.n	8001c76 <__eqdf2+0x56>
 8001ca4:	000007ff 	.word	0x000007ff

08001ca8 <__gedf2>:
 8001ca8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001caa:	4657      	mov	r7, sl
 8001cac:	464e      	mov	r6, r9
 8001cae:	4645      	mov	r5, r8
 8001cb0:	46de      	mov	lr, fp
 8001cb2:	b5e0      	push	{r5, r6, r7, lr}
 8001cb4:	000d      	movs	r5, r1
 8001cb6:	030f      	lsls	r7, r1, #12
 8001cb8:	0b39      	lsrs	r1, r7, #12
 8001cba:	b083      	sub	sp, #12
 8001cbc:	0004      	movs	r4, r0
 8001cbe:	4680      	mov	r8, r0
 8001cc0:	9101      	str	r1, [sp, #4]
 8001cc2:	0058      	lsls	r0, r3, #1
 8001cc4:	0fe9      	lsrs	r1, r5, #31
 8001cc6:	4f31      	ldr	r7, [pc, #196]	@ (8001d8c <__gedf2+0xe4>)
 8001cc8:	0d40      	lsrs	r0, r0, #21
 8001cca:	468c      	mov	ip, r1
 8001ccc:	006e      	lsls	r6, r5, #1
 8001cce:	0319      	lsls	r1, r3, #12
 8001cd0:	4682      	mov	sl, r0
 8001cd2:	4691      	mov	r9, r2
 8001cd4:	0d76      	lsrs	r6, r6, #21
 8001cd6:	0b09      	lsrs	r1, r1, #12
 8001cd8:	0fd8      	lsrs	r0, r3, #31
 8001cda:	42be      	cmp	r6, r7
 8001cdc:	d01f      	beq.n	8001d1e <__gedf2+0x76>
 8001cde:	45ba      	cmp	sl, r7
 8001ce0:	d00f      	beq.n	8001d02 <__gedf2+0x5a>
 8001ce2:	2e00      	cmp	r6, #0
 8001ce4:	d12f      	bne.n	8001d46 <__gedf2+0x9e>
 8001ce6:	4655      	mov	r5, sl
 8001ce8:	9e01      	ldr	r6, [sp, #4]
 8001cea:	4334      	orrs	r4, r6
 8001cec:	2d00      	cmp	r5, #0
 8001cee:	d127      	bne.n	8001d40 <__gedf2+0x98>
 8001cf0:	430a      	orrs	r2, r1
 8001cf2:	d03a      	beq.n	8001d6a <__gedf2+0xc2>
 8001cf4:	2c00      	cmp	r4, #0
 8001cf6:	d145      	bne.n	8001d84 <__gedf2+0xdc>
 8001cf8:	2800      	cmp	r0, #0
 8001cfa:	d11a      	bne.n	8001d32 <__gedf2+0x8a>
 8001cfc:	2001      	movs	r0, #1
 8001cfe:	4240      	negs	r0, r0
 8001d00:	e017      	b.n	8001d32 <__gedf2+0x8a>
 8001d02:	4311      	orrs	r1, r2
 8001d04:	d13b      	bne.n	8001d7e <__gedf2+0xd6>
 8001d06:	2e00      	cmp	r6, #0
 8001d08:	d102      	bne.n	8001d10 <__gedf2+0x68>
 8001d0a:	9f01      	ldr	r7, [sp, #4]
 8001d0c:	4327      	orrs	r7, r4
 8001d0e:	d0f3      	beq.n	8001cf8 <__gedf2+0x50>
 8001d10:	4584      	cmp	ip, r0
 8001d12:	d109      	bne.n	8001d28 <__gedf2+0x80>
 8001d14:	4663      	mov	r3, ip
 8001d16:	2b00      	cmp	r3, #0
 8001d18:	d0f0      	beq.n	8001cfc <__gedf2+0x54>
 8001d1a:	4660      	mov	r0, ip
 8001d1c:	e009      	b.n	8001d32 <__gedf2+0x8a>
 8001d1e:	9f01      	ldr	r7, [sp, #4]
 8001d20:	4327      	orrs	r7, r4
 8001d22:	d12c      	bne.n	8001d7e <__gedf2+0xd6>
 8001d24:	45b2      	cmp	sl, r6
 8001d26:	d024      	beq.n	8001d72 <__gedf2+0xca>
 8001d28:	4663      	mov	r3, ip
 8001d2a:	2002      	movs	r0, #2
 8001d2c:	3b01      	subs	r3, #1
 8001d2e:	4018      	ands	r0, r3
 8001d30:	3801      	subs	r0, #1
 8001d32:	b003      	add	sp, #12
 8001d34:	bcf0      	pop	{r4, r5, r6, r7}
 8001d36:	46bb      	mov	fp, r7
 8001d38:	46b2      	mov	sl, r6
 8001d3a:	46a9      	mov	r9, r5
 8001d3c:	46a0      	mov	r8, r4
 8001d3e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001d40:	2c00      	cmp	r4, #0
 8001d42:	d0d9      	beq.n	8001cf8 <__gedf2+0x50>
 8001d44:	e7e4      	b.n	8001d10 <__gedf2+0x68>
 8001d46:	4654      	mov	r4, sl
 8001d48:	2c00      	cmp	r4, #0
 8001d4a:	d0ed      	beq.n	8001d28 <__gedf2+0x80>
 8001d4c:	4584      	cmp	ip, r0
 8001d4e:	d1eb      	bne.n	8001d28 <__gedf2+0x80>
 8001d50:	4556      	cmp	r6, sl
 8001d52:	dce9      	bgt.n	8001d28 <__gedf2+0x80>
 8001d54:	dbde      	blt.n	8001d14 <__gedf2+0x6c>
 8001d56:	9b01      	ldr	r3, [sp, #4]
 8001d58:	428b      	cmp	r3, r1
 8001d5a:	d8e5      	bhi.n	8001d28 <__gedf2+0x80>
 8001d5c:	d1da      	bne.n	8001d14 <__gedf2+0x6c>
 8001d5e:	45c8      	cmp	r8, r9
 8001d60:	d8e2      	bhi.n	8001d28 <__gedf2+0x80>
 8001d62:	2000      	movs	r0, #0
 8001d64:	45c8      	cmp	r8, r9
 8001d66:	d2e4      	bcs.n	8001d32 <__gedf2+0x8a>
 8001d68:	e7d4      	b.n	8001d14 <__gedf2+0x6c>
 8001d6a:	2000      	movs	r0, #0
 8001d6c:	2c00      	cmp	r4, #0
 8001d6e:	d0e0      	beq.n	8001d32 <__gedf2+0x8a>
 8001d70:	e7da      	b.n	8001d28 <__gedf2+0x80>
 8001d72:	4311      	orrs	r1, r2
 8001d74:	d103      	bne.n	8001d7e <__gedf2+0xd6>
 8001d76:	4584      	cmp	ip, r0
 8001d78:	d1d6      	bne.n	8001d28 <__gedf2+0x80>
 8001d7a:	2000      	movs	r0, #0
 8001d7c:	e7d9      	b.n	8001d32 <__gedf2+0x8a>
 8001d7e:	2002      	movs	r0, #2
 8001d80:	4240      	negs	r0, r0
 8001d82:	e7d6      	b.n	8001d32 <__gedf2+0x8a>
 8001d84:	4584      	cmp	ip, r0
 8001d86:	d0e6      	beq.n	8001d56 <__gedf2+0xae>
 8001d88:	e7ce      	b.n	8001d28 <__gedf2+0x80>
 8001d8a:	46c0      	nop			@ (mov r8, r8)
 8001d8c:	000007ff 	.word	0x000007ff

08001d90 <__ledf2>:
 8001d90:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001d92:	4657      	mov	r7, sl
 8001d94:	464e      	mov	r6, r9
 8001d96:	4645      	mov	r5, r8
 8001d98:	46de      	mov	lr, fp
 8001d9a:	b5e0      	push	{r5, r6, r7, lr}
 8001d9c:	000d      	movs	r5, r1
 8001d9e:	030f      	lsls	r7, r1, #12
 8001da0:	0004      	movs	r4, r0
 8001da2:	4680      	mov	r8, r0
 8001da4:	0fe8      	lsrs	r0, r5, #31
 8001da6:	0b39      	lsrs	r1, r7, #12
 8001da8:	4684      	mov	ip, r0
 8001daa:	b083      	sub	sp, #12
 8001dac:	0058      	lsls	r0, r3, #1
 8001dae:	4f30      	ldr	r7, [pc, #192]	@ (8001e70 <__ledf2+0xe0>)
 8001db0:	0d40      	lsrs	r0, r0, #21
 8001db2:	9101      	str	r1, [sp, #4]
 8001db4:	031e      	lsls	r6, r3, #12
 8001db6:	0069      	lsls	r1, r5, #1
 8001db8:	4682      	mov	sl, r0
 8001dba:	4691      	mov	r9, r2
 8001dbc:	0d49      	lsrs	r1, r1, #21
 8001dbe:	0b36      	lsrs	r6, r6, #12
 8001dc0:	0fd8      	lsrs	r0, r3, #31
 8001dc2:	42b9      	cmp	r1, r7
 8001dc4:	d020      	beq.n	8001e08 <__ledf2+0x78>
 8001dc6:	45ba      	cmp	sl, r7
 8001dc8:	d00f      	beq.n	8001dea <__ledf2+0x5a>
 8001dca:	2900      	cmp	r1, #0
 8001dcc:	d12b      	bne.n	8001e26 <__ledf2+0x96>
 8001dce:	9901      	ldr	r1, [sp, #4]
 8001dd0:	430c      	orrs	r4, r1
 8001dd2:	4651      	mov	r1, sl
 8001dd4:	2900      	cmp	r1, #0
 8001dd6:	d137      	bne.n	8001e48 <__ledf2+0xb8>
 8001dd8:	4332      	orrs	r2, r6
 8001dda:	d038      	beq.n	8001e4e <__ledf2+0xbe>
 8001ddc:	2c00      	cmp	r4, #0
 8001dde:	d144      	bne.n	8001e6a <__ledf2+0xda>
 8001de0:	2800      	cmp	r0, #0
 8001de2:	d119      	bne.n	8001e18 <__ledf2+0x88>
 8001de4:	2001      	movs	r0, #1
 8001de6:	4240      	negs	r0, r0
 8001de8:	e016      	b.n	8001e18 <__ledf2+0x88>
 8001dea:	4316      	orrs	r6, r2
 8001dec:	d113      	bne.n	8001e16 <__ledf2+0x86>
 8001dee:	2900      	cmp	r1, #0
 8001df0:	d102      	bne.n	8001df8 <__ledf2+0x68>
 8001df2:	9f01      	ldr	r7, [sp, #4]
 8001df4:	4327      	orrs	r7, r4
 8001df6:	d0f3      	beq.n	8001de0 <__ledf2+0x50>
 8001df8:	4584      	cmp	ip, r0
 8001dfa:	d020      	beq.n	8001e3e <__ledf2+0xae>
 8001dfc:	4663      	mov	r3, ip
 8001dfe:	2002      	movs	r0, #2
 8001e00:	3b01      	subs	r3, #1
 8001e02:	4018      	ands	r0, r3
 8001e04:	3801      	subs	r0, #1
 8001e06:	e007      	b.n	8001e18 <__ledf2+0x88>
 8001e08:	9f01      	ldr	r7, [sp, #4]
 8001e0a:	4327      	orrs	r7, r4
 8001e0c:	d103      	bne.n	8001e16 <__ledf2+0x86>
 8001e0e:	458a      	cmp	sl, r1
 8001e10:	d1f4      	bne.n	8001dfc <__ledf2+0x6c>
 8001e12:	4316      	orrs	r6, r2
 8001e14:	d01f      	beq.n	8001e56 <__ledf2+0xc6>
 8001e16:	2002      	movs	r0, #2
 8001e18:	b003      	add	sp, #12
 8001e1a:	bcf0      	pop	{r4, r5, r6, r7}
 8001e1c:	46bb      	mov	fp, r7
 8001e1e:	46b2      	mov	sl, r6
 8001e20:	46a9      	mov	r9, r5
 8001e22:	46a0      	mov	r8, r4
 8001e24:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001e26:	4654      	mov	r4, sl
 8001e28:	2c00      	cmp	r4, #0
 8001e2a:	d0e7      	beq.n	8001dfc <__ledf2+0x6c>
 8001e2c:	4584      	cmp	ip, r0
 8001e2e:	d1e5      	bne.n	8001dfc <__ledf2+0x6c>
 8001e30:	4551      	cmp	r1, sl
 8001e32:	dce3      	bgt.n	8001dfc <__ledf2+0x6c>
 8001e34:	db03      	blt.n	8001e3e <__ledf2+0xae>
 8001e36:	9b01      	ldr	r3, [sp, #4]
 8001e38:	42b3      	cmp	r3, r6
 8001e3a:	d8df      	bhi.n	8001dfc <__ledf2+0x6c>
 8001e3c:	d00f      	beq.n	8001e5e <__ledf2+0xce>
 8001e3e:	4663      	mov	r3, ip
 8001e40:	2b00      	cmp	r3, #0
 8001e42:	d0cf      	beq.n	8001de4 <__ledf2+0x54>
 8001e44:	4660      	mov	r0, ip
 8001e46:	e7e7      	b.n	8001e18 <__ledf2+0x88>
 8001e48:	2c00      	cmp	r4, #0
 8001e4a:	d0c9      	beq.n	8001de0 <__ledf2+0x50>
 8001e4c:	e7d4      	b.n	8001df8 <__ledf2+0x68>
 8001e4e:	2000      	movs	r0, #0
 8001e50:	2c00      	cmp	r4, #0
 8001e52:	d0e1      	beq.n	8001e18 <__ledf2+0x88>
 8001e54:	e7d2      	b.n	8001dfc <__ledf2+0x6c>
 8001e56:	4584      	cmp	ip, r0
 8001e58:	d1d0      	bne.n	8001dfc <__ledf2+0x6c>
 8001e5a:	2000      	movs	r0, #0
 8001e5c:	e7dc      	b.n	8001e18 <__ledf2+0x88>
 8001e5e:	45c8      	cmp	r8, r9
 8001e60:	d8cc      	bhi.n	8001dfc <__ledf2+0x6c>
 8001e62:	2000      	movs	r0, #0
 8001e64:	45c8      	cmp	r8, r9
 8001e66:	d2d7      	bcs.n	8001e18 <__ledf2+0x88>
 8001e68:	e7e9      	b.n	8001e3e <__ledf2+0xae>
 8001e6a:	4584      	cmp	ip, r0
 8001e6c:	d0e3      	beq.n	8001e36 <__ledf2+0xa6>
 8001e6e:	e7c5      	b.n	8001dfc <__ledf2+0x6c>
 8001e70:	000007ff 	.word	0x000007ff

08001e74 <__aeabi_dmul>:
 8001e74:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001e76:	4657      	mov	r7, sl
 8001e78:	46de      	mov	lr, fp
 8001e7a:	464e      	mov	r6, r9
 8001e7c:	4645      	mov	r5, r8
 8001e7e:	b5e0      	push	{r5, r6, r7, lr}
 8001e80:	001f      	movs	r7, r3
 8001e82:	030b      	lsls	r3, r1, #12
 8001e84:	0b1b      	lsrs	r3, r3, #12
 8001e86:	0016      	movs	r6, r2
 8001e88:	469a      	mov	sl, r3
 8001e8a:	0fca      	lsrs	r2, r1, #31
 8001e8c:	004b      	lsls	r3, r1, #1
 8001e8e:	0004      	movs	r4, r0
 8001e90:	4693      	mov	fp, r2
 8001e92:	b087      	sub	sp, #28
 8001e94:	0d5b      	lsrs	r3, r3, #21
 8001e96:	d100      	bne.n	8001e9a <__aeabi_dmul+0x26>
 8001e98:	e0d5      	b.n	8002046 <__aeabi_dmul+0x1d2>
 8001e9a:	4abb      	ldr	r2, [pc, #748]	@ (8002188 <__aeabi_dmul+0x314>)
 8001e9c:	4293      	cmp	r3, r2
 8001e9e:	d100      	bne.n	8001ea2 <__aeabi_dmul+0x2e>
 8001ea0:	e0f8      	b.n	8002094 <__aeabi_dmul+0x220>
 8001ea2:	4651      	mov	r1, sl
 8001ea4:	0f42      	lsrs	r2, r0, #29
 8001ea6:	00c9      	lsls	r1, r1, #3
 8001ea8:	430a      	orrs	r2, r1
 8001eaa:	2180      	movs	r1, #128	@ 0x80
 8001eac:	0409      	lsls	r1, r1, #16
 8001eae:	4311      	orrs	r1, r2
 8001eb0:	00c2      	lsls	r2, r0, #3
 8001eb2:	4691      	mov	r9, r2
 8001eb4:	4ab5      	ldr	r2, [pc, #724]	@ (800218c <__aeabi_dmul+0x318>)
 8001eb6:	468a      	mov	sl, r1
 8001eb8:	189d      	adds	r5, r3, r2
 8001eba:	2300      	movs	r3, #0
 8001ebc:	4698      	mov	r8, r3
 8001ebe:	9302      	str	r3, [sp, #8]
 8001ec0:	033c      	lsls	r4, r7, #12
 8001ec2:	007b      	lsls	r3, r7, #1
 8001ec4:	0ffa      	lsrs	r2, r7, #31
 8001ec6:	0030      	movs	r0, r6
 8001ec8:	0b24      	lsrs	r4, r4, #12
 8001eca:	0d5b      	lsrs	r3, r3, #21
 8001ecc:	9200      	str	r2, [sp, #0]
 8001ece:	d100      	bne.n	8001ed2 <__aeabi_dmul+0x5e>
 8001ed0:	e096      	b.n	8002000 <__aeabi_dmul+0x18c>
 8001ed2:	4aad      	ldr	r2, [pc, #692]	@ (8002188 <__aeabi_dmul+0x314>)
 8001ed4:	4293      	cmp	r3, r2
 8001ed6:	d031      	beq.n	8001f3c <__aeabi_dmul+0xc8>
 8001ed8:	0f72      	lsrs	r2, r6, #29
 8001eda:	00e4      	lsls	r4, r4, #3
 8001edc:	4322      	orrs	r2, r4
 8001ede:	2480      	movs	r4, #128	@ 0x80
 8001ee0:	0424      	lsls	r4, r4, #16
 8001ee2:	4314      	orrs	r4, r2
 8001ee4:	4aa9      	ldr	r2, [pc, #676]	@ (800218c <__aeabi_dmul+0x318>)
 8001ee6:	00f0      	lsls	r0, r6, #3
 8001ee8:	4694      	mov	ip, r2
 8001eea:	4463      	add	r3, ip
 8001eec:	195b      	adds	r3, r3, r5
 8001eee:	1c5a      	adds	r2, r3, #1
 8001ef0:	9201      	str	r2, [sp, #4]
 8001ef2:	4642      	mov	r2, r8
 8001ef4:	2600      	movs	r6, #0
 8001ef6:	2a0a      	cmp	r2, #10
 8001ef8:	dc42      	bgt.n	8001f80 <__aeabi_dmul+0x10c>
 8001efa:	465a      	mov	r2, fp
 8001efc:	9900      	ldr	r1, [sp, #0]
 8001efe:	404a      	eors	r2, r1
 8001f00:	4693      	mov	fp, r2
 8001f02:	4642      	mov	r2, r8
 8001f04:	2a02      	cmp	r2, #2
 8001f06:	dc32      	bgt.n	8001f6e <__aeabi_dmul+0xfa>
 8001f08:	3a01      	subs	r2, #1
 8001f0a:	2a01      	cmp	r2, #1
 8001f0c:	d900      	bls.n	8001f10 <__aeabi_dmul+0x9c>
 8001f0e:	e149      	b.n	80021a4 <__aeabi_dmul+0x330>
 8001f10:	2e02      	cmp	r6, #2
 8001f12:	d100      	bne.n	8001f16 <__aeabi_dmul+0xa2>
 8001f14:	e0ca      	b.n	80020ac <__aeabi_dmul+0x238>
 8001f16:	2e01      	cmp	r6, #1
 8001f18:	d13d      	bne.n	8001f96 <__aeabi_dmul+0x122>
 8001f1a:	2300      	movs	r3, #0
 8001f1c:	2400      	movs	r4, #0
 8001f1e:	2200      	movs	r2, #0
 8001f20:	0010      	movs	r0, r2
 8001f22:	465a      	mov	r2, fp
 8001f24:	051b      	lsls	r3, r3, #20
 8001f26:	4323      	orrs	r3, r4
 8001f28:	07d2      	lsls	r2, r2, #31
 8001f2a:	4313      	orrs	r3, r2
 8001f2c:	0019      	movs	r1, r3
 8001f2e:	b007      	add	sp, #28
 8001f30:	bcf0      	pop	{r4, r5, r6, r7}
 8001f32:	46bb      	mov	fp, r7
 8001f34:	46b2      	mov	sl, r6
 8001f36:	46a9      	mov	r9, r5
 8001f38:	46a0      	mov	r8, r4
 8001f3a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001f3c:	4b92      	ldr	r3, [pc, #584]	@ (8002188 <__aeabi_dmul+0x314>)
 8001f3e:	4326      	orrs	r6, r4
 8001f40:	18eb      	adds	r3, r5, r3
 8001f42:	2e00      	cmp	r6, #0
 8001f44:	d100      	bne.n	8001f48 <__aeabi_dmul+0xd4>
 8001f46:	e0bb      	b.n	80020c0 <__aeabi_dmul+0x24c>
 8001f48:	2203      	movs	r2, #3
 8001f4a:	4641      	mov	r1, r8
 8001f4c:	4311      	orrs	r1, r2
 8001f4e:	465a      	mov	r2, fp
 8001f50:	4688      	mov	r8, r1
 8001f52:	9900      	ldr	r1, [sp, #0]
 8001f54:	404a      	eors	r2, r1
 8001f56:	2180      	movs	r1, #128	@ 0x80
 8001f58:	0109      	lsls	r1, r1, #4
 8001f5a:	468c      	mov	ip, r1
 8001f5c:	0029      	movs	r1, r5
 8001f5e:	4461      	add	r1, ip
 8001f60:	9101      	str	r1, [sp, #4]
 8001f62:	4641      	mov	r1, r8
 8001f64:	290a      	cmp	r1, #10
 8001f66:	dd00      	ble.n	8001f6a <__aeabi_dmul+0xf6>
 8001f68:	e233      	b.n	80023d2 <__aeabi_dmul+0x55e>
 8001f6a:	4693      	mov	fp, r2
 8001f6c:	2603      	movs	r6, #3
 8001f6e:	4642      	mov	r2, r8
 8001f70:	2701      	movs	r7, #1
 8001f72:	4097      	lsls	r7, r2
 8001f74:	21a6      	movs	r1, #166	@ 0xa6
 8001f76:	003a      	movs	r2, r7
 8001f78:	00c9      	lsls	r1, r1, #3
 8001f7a:	400a      	ands	r2, r1
 8001f7c:	420f      	tst	r7, r1
 8001f7e:	d031      	beq.n	8001fe4 <__aeabi_dmul+0x170>
 8001f80:	9e02      	ldr	r6, [sp, #8]
 8001f82:	2e02      	cmp	r6, #2
 8001f84:	d100      	bne.n	8001f88 <__aeabi_dmul+0x114>
 8001f86:	e235      	b.n	80023f4 <__aeabi_dmul+0x580>
 8001f88:	2e03      	cmp	r6, #3
 8001f8a:	d100      	bne.n	8001f8e <__aeabi_dmul+0x11a>
 8001f8c:	e1d2      	b.n	8002334 <__aeabi_dmul+0x4c0>
 8001f8e:	4654      	mov	r4, sl
 8001f90:	4648      	mov	r0, r9
 8001f92:	2e01      	cmp	r6, #1
 8001f94:	d0c1      	beq.n	8001f1a <__aeabi_dmul+0xa6>
 8001f96:	9a01      	ldr	r2, [sp, #4]
 8001f98:	4b7d      	ldr	r3, [pc, #500]	@ (8002190 <__aeabi_dmul+0x31c>)
 8001f9a:	4694      	mov	ip, r2
 8001f9c:	4463      	add	r3, ip
 8001f9e:	2b00      	cmp	r3, #0
 8001fa0:	dc00      	bgt.n	8001fa4 <__aeabi_dmul+0x130>
 8001fa2:	e0c0      	b.n	8002126 <__aeabi_dmul+0x2b2>
 8001fa4:	0742      	lsls	r2, r0, #29
 8001fa6:	d009      	beq.n	8001fbc <__aeabi_dmul+0x148>
 8001fa8:	220f      	movs	r2, #15
 8001faa:	4002      	ands	r2, r0
 8001fac:	2a04      	cmp	r2, #4
 8001fae:	d005      	beq.n	8001fbc <__aeabi_dmul+0x148>
 8001fb0:	1d02      	adds	r2, r0, #4
 8001fb2:	4282      	cmp	r2, r0
 8001fb4:	4180      	sbcs	r0, r0
 8001fb6:	4240      	negs	r0, r0
 8001fb8:	1824      	adds	r4, r4, r0
 8001fba:	0010      	movs	r0, r2
 8001fbc:	01e2      	lsls	r2, r4, #7
 8001fbe:	d506      	bpl.n	8001fce <__aeabi_dmul+0x15a>
 8001fc0:	4b74      	ldr	r3, [pc, #464]	@ (8002194 <__aeabi_dmul+0x320>)
 8001fc2:	9a01      	ldr	r2, [sp, #4]
 8001fc4:	401c      	ands	r4, r3
 8001fc6:	2380      	movs	r3, #128	@ 0x80
 8001fc8:	4694      	mov	ip, r2
 8001fca:	00db      	lsls	r3, r3, #3
 8001fcc:	4463      	add	r3, ip
 8001fce:	4a72      	ldr	r2, [pc, #456]	@ (8002198 <__aeabi_dmul+0x324>)
 8001fd0:	4293      	cmp	r3, r2
 8001fd2:	dc6b      	bgt.n	80020ac <__aeabi_dmul+0x238>
 8001fd4:	0762      	lsls	r2, r4, #29
 8001fd6:	08c0      	lsrs	r0, r0, #3
 8001fd8:	0264      	lsls	r4, r4, #9
 8001fda:	055b      	lsls	r3, r3, #21
 8001fdc:	4302      	orrs	r2, r0
 8001fde:	0b24      	lsrs	r4, r4, #12
 8001fe0:	0d5b      	lsrs	r3, r3, #21
 8001fe2:	e79d      	b.n	8001f20 <__aeabi_dmul+0xac>
 8001fe4:	2190      	movs	r1, #144	@ 0x90
 8001fe6:	0089      	lsls	r1, r1, #2
 8001fe8:	420f      	tst	r7, r1
 8001fea:	d163      	bne.n	80020b4 <__aeabi_dmul+0x240>
 8001fec:	2288      	movs	r2, #136	@ 0x88
 8001fee:	423a      	tst	r2, r7
 8001ff0:	d100      	bne.n	8001ff4 <__aeabi_dmul+0x180>
 8001ff2:	e0d7      	b.n	80021a4 <__aeabi_dmul+0x330>
 8001ff4:	9b00      	ldr	r3, [sp, #0]
 8001ff6:	46a2      	mov	sl, r4
 8001ff8:	469b      	mov	fp, r3
 8001ffa:	4681      	mov	r9, r0
 8001ffc:	9602      	str	r6, [sp, #8]
 8001ffe:	e7bf      	b.n	8001f80 <__aeabi_dmul+0x10c>
 8002000:	0023      	movs	r3, r4
 8002002:	4333      	orrs	r3, r6
 8002004:	d100      	bne.n	8002008 <__aeabi_dmul+0x194>
 8002006:	e07f      	b.n	8002108 <__aeabi_dmul+0x294>
 8002008:	2c00      	cmp	r4, #0
 800200a:	d100      	bne.n	800200e <__aeabi_dmul+0x19a>
 800200c:	e1ad      	b.n	800236a <__aeabi_dmul+0x4f6>
 800200e:	0020      	movs	r0, r4
 8002010:	f000 fe8c 	bl	8002d2c <__clzsi2>
 8002014:	0002      	movs	r2, r0
 8002016:	0003      	movs	r3, r0
 8002018:	3a0b      	subs	r2, #11
 800201a:	201d      	movs	r0, #29
 800201c:	0019      	movs	r1, r3
 800201e:	1a82      	subs	r2, r0, r2
 8002020:	0030      	movs	r0, r6
 8002022:	3908      	subs	r1, #8
 8002024:	40d0      	lsrs	r0, r2
 8002026:	408c      	lsls	r4, r1
 8002028:	4304      	orrs	r4, r0
 800202a:	0030      	movs	r0, r6
 800202c:	4088      	lsls	r0, r1
 800202e:	4a5b      	ldr	r2, [pc, #364]	@ (800219c <__aeabi_dmul+0x328>)
 8002030:	1aeb      	subs	r3, r5, r3
 8002032:	4694      	mov	ip, r2
 8002034:	4463      	add	r3, ip
 8002036:	1c5a      	adds	r2, r3, #1
 8002038:	9201      	str	r2, [sp, #4]
 800203a:	4642      	mov	r2, r8
 800203c:	2600      	movs	r6, #0
 800203e:	2a0a      	cmp	r2, #10
 8002040:	dc00      	bgt.n	8002044 <__aeabi_dmul+0x1d0>
 8002042:	e75a      	b.n	8001efa <__aeabi_dmul+0x86>
 8002044:	e79c      	b.n	8001f80 <__aeabi_dmul+0x10c>
 8002046:	4653      	mov	r3, sl
 8002048:	4303      	orrs	r3, r0
 800204a:	4699      	mov	r9, r3
 800204c:	d054      	beq.n	80020f8 <__aeabi_dmul+0x284>
 800204e:	4653      	mov	r3, sl
 8002050:	2b00      	cmp	r3, #0
 8002052:	d100      	bne.n	8002056 <__aeabi_dmul+0x1e2>
 8002054:	e177      	b.n	8002346 <__aeabi_dmul+0x4d2>
 8002056:	4650      	mov	r0, sl
 8002058:	f000 fe68 	bl	8002d2c <__clzsi2>
 800205c:	230b      	movs	r3, #11
 800205e:	425b      	negs	r3, r3
 8002060:	469c      	mov	ip, r3
 8002062:	0002      	movs	r2, r0
 8002064:	4484      	add	ip, r0
 8002066:	0011      	movs	r1, r2
 8002068:	4650      	mov	r0, sl
 800206a:	3908      	subs	r1, #8
 800206c:	4088      	lsls	r0, r1
 800206e:	231d      	movs	r3, #29
 8002070:	4680      	mov	r8, r0
 8002072:	4660      	mov	r0, ip
 8002074:	1a1b      	subs	r3, r3, r0
 8002076:	0020      	movs	r0, r4
 8002078:	40d8      	lsrs	r0, r3
 800207a:	0003      	movs	r3, r0
 800207c:	4640      	mov	r0, r8
 800207e:	4303      	orrs	r3, r0
 8002080:	469a      	mov	sl, r3
 8002082:	0023      	movs	r3, r4
 8002084:	408b      	lsls	r3, r1
 8002086:	4699      	mov	r9, r3
 8002088:	2300      	movs	r3, #0
 800208a:	4d44      	ldr	r5, [pc, #272]	@ (800219c <__aeabi_dmul+0x328>)
 800208c:	4698      	mov	r8, r3
 800208e:	1aad      	subs	r5, r5, r2
 8002090:	9302      	str	r3, [sp, #8]
 8002092:	e715      	b.n	8001ec0 <__aeabi_dmul+0x4c>
 8002094:	4652      	mov	r2, sl
 8002096:	4302      	orrs	r2, r0
 8002098:	4691      	mov	r9, r2
 800209a:	d126      	bne.n	80020ea <__aeabi_dmul+0x276>
 800209c:	2200      	movs	r2, #0
 800209e:	001d      	movs	r5, r3
 80020a0:	2302      	movs	r3, #2
 80020a2:	4692      	mov	sl, r2
 80020a4:	3208      	adds	r2, #8
 80020a6:	4690      	mov	r8, r2
 80020a8:	9302      	str	r3, [sp, #8]
 80020aa:	e709      	b.n	8001ec0 <__aeabi_dmul+0x4c>
 80020ac:	2400      	movs	r4, #0
 80020ae:	2200      	movs	r2, #0
 80020b0:	4b35      	ldr	r3, [pc, #212]	@ (8002188 <__aeabi_dmul+0x314>)
 80020b2:	e735      	b.n	8001f20 <__aeabi_dmul+0xac>
 80020b4:	2300      	movs	r3, #0
 80020b6:	2480      	movs	r4, #128	@ 0x80
 80020b8:	469b      	mov	fp, r3
 80020ba:	0324      	lsls	r4, r4, #12
 80020bc:	4b32      	ldr	r3, [pc, #200]	@ (8002188 <__aeabi_dmul+0x314>)
 80020be:	e72f      	b.n	8001f20 <__aeabi_dmul+0xac>
 80020c0:	2202      	movs	r2, #2
 80020c2:	4641      	mov	r1, r8
 80020c4:	4311      	orrs	r1, r2
 80020c6:	2280      	movs	r2, #128	@ 0x80
 80020c8:	0112      	lsls	r2, r2, #4
 80020ca:	4694      	mov	ip, r2
 80020cc:	002a      	movs	r2, r5
 80020ce:	4462      	add	r2, ip
 80020d0:	4688      	mov	r8, r1
 80020d2:	9201      	str	r2, [sp, #4]
 80020d4:	290a      	cmp	r1, #10
 80020d6:	dd00      	ble.n	80020da <__aeabi_dmul+0x266>
 80020d8:	e752      	b.n	8001f80 <__aeabi_dmul+0x10c>
 80020da:	465a      	mov	r2, fp
 80020dc:	2000      	movs	r0, #0
 80020de:	9900      	ldr	r1, [sp, #0]
 80020e0:	0004      	movs	r4, r0
 80020e2:	404a      	eors	r2, r1
 80020e4:	4693      	mov	fp, r2
 80020e6:	2602      	movs	r6, #2
 80020e8:	e70b      	b.n	8001f02 <__aeabi_dmul+0x8e>
 80020ea:	220c      	movs	r2, #12
 80020ec:	001d      	movs	r5, r3
 80020ee:	2303      	movs	r3, #3
 80020f0:	4681      	mov	r9, r0
 80020f2:	4690      	mov	r8, r2
 80020f4:	9302      	str	r3, [sp, #8]
 80020f6:	e6e3      	b.n	8001ec0 <__aeabi_dmul+0x4c>
 80020f8:	2300      	movs	r3, #0
 80020fa:	469a      	mov	sl, r3
 80020fc:	3304      	adds	r3, #4
 80020fe:	4698      	mov	r8, r3
 8002100:	3b03      	subs	r3, #3
 8002102:	2500      	movs	r5, #0
 8002104:	9302      	str	r3, [sp, #8]
 8002106:	e6db      	b.n	8001ec0 <__aeabi_dmul+0x4c>
 8002108:	4642      	mov	r2, r8
 800210a:	3301      	adds	r3, #1
 800210c:	431a      	orrs	r2, r3
 800210e:	002b      	movs	r3, r5
 8002110:	4690      	mov	r8, r2
 8002112:	1c5a      	adds	r2, r3, #1
 8002114:	9201      	str	r2, [sp, #4]
 8002116:	4642      	mov	r2, r8
 8002118:	2400      	movs	r4, #0
 800211a:	2000      	movs	r0, #0
 800211c:	2601      	movs	r6, #1
 800211e:	2a0a      	cmp	r2, #10
 8002120:	dc00      	bgt.n	8002124 <__aeabi_dmul+0x2b0>
 8002122:	e6ea      	b.n	8001efa <__aeabi_dmul+0x86>
 8002124:	e72c      	b.n	8001f80 <__aeabi_dmul+0x10c>
 8002126:	2201      	movs	r2, #1
 8002128:	1ad2      	subs	r2, r2, r3
 800212a:	2a38      	cmp	r2, #56	@ 0x38
 800212c:	dd00      	ble.n	8002130 <__aeabi_dmul+0x2bc>
 800212e:	e6f4      	b.n	8001f1a <__aeabi_dmul+0xa6>
 8002130:	2a1f      	cmp	r2, #31
 8002132:	dc00      	bgt.n	8002136 <__aeabi_dmul+0x2c2>
 8002134:	e12a      	b.n	800238c <__aeabi_dmul+0x518>
 8002136:	211f      	movs	r1, #31
 8002138:	4249      	negs	r1, r1
 800213a:	1acb      	subs	r3, r1, r3
 800213c:	0021      	movs	r1, r4
 800213e:	40d9      	lsrs	r1, r3
 8002140:	000b      	movs	r3, r1
 8002142:	2a20      	cmp	r2, #32
 8002144:	d005      	beq.n	8002152 <__aeabi_dmul+0x2de>
 8002146:	4a16      	ldr	r2, [pc, #88]	@ (80021a0 <__aeabi_dmul+0x32c>)
 8002148:	9d01      	ldr	r5, [sp, #4]
 800214a:	4694      	mov	ip, r2
 800214c:	4465      	add	r5, ip
 800214e:	40ac      	lsls	r4, r5
 8002150:	4320      	orrs	r0, r4
 8002152:	1e42      	subs	r2, r0, #1
 8002154:	4190      	sbcs	r0, r2
 8002156:	4318      	orrs	r0, r3
 8002158:	2307      	movs	r3, #7
 800215a:	0019      	movs	r1, r3
 800215c:	2400      	movs	r4, #0
 800215e:	4001      	ands	r1, r0
 8002160:	4203      	tst	r3, r0
 8002162:	d00c      	beq.n	800217e <__aeabi_dmul+0x30a>
 8002164:	230f      	movs	r3, #15
 8002166:	4003      	ands	r3, r0
 8002168:	2b04      	cmp	r3, #4
 800216a:	d100      	bne.n	800216e <__aeabi_dmul+0x2fa>
 800216c:	e140      	b.n	80023f0 <__aeabi_dmul+0x57c>
 800216e:	1d03      	adds	r3, r0, #4
 8002170:	4283      	cmp	r3, r0
 8002172:	41a4      	sbcs	r4, r4
 8002174:	0018      	movs	r0, r3
 8002176:	4264      	negs	r4, r4
 8002178:	0761      	lsls	r1, r4, #29
 800217a:	0264      	lsls	r4, r4, #9
 800217c:	0b24      	lsrs	r4, r4, #12
 800217e:	08c2      	lsrs	r2, r0, #3
 8002180:	2300      	movs	r3, #0
 8002182:	430a      	orrs	r2, r1
 8002184:	e6cc      	b.n	8001f20 <__aeabi_dmul+0xac>
 8002186:	46c0      	nop			@ (mov r8, r8)
 8002188:	000007ff 	.word	0x000007ff
 800218c:	fffffc01 	.word	0xfffffc01
 8002190:	000003ff 	.word	0x000003ff
 8002194:	feffffff 	.word	0xfeffffff
 8002198:	000007fe 	.word	0x000007fe
 800219c:	fffffc0d 	.word	0xfffffc0d
 80021a0:	0000043e 	.word	0x0000043e
 80021a4:	4649      	mov	r1, r9
 80021a6:	464a      	mov	r2, r9
 80021a8:	0409      	lsls	r1, r1, #16
 80021aa:	0c09      	lsrs	r1, r1, #16
 80021ac:	000d      	movs	r5, r1
 80021ae:	0c16      	lsrs	r6, r2, #16
 80021b0:	0c02      	lsrs	r2, r0, #16
 80021b2:	0400      	lsls	r0, r0, #16
 80021b4:	0c00      	lsrs	r0, r0, #16
 80021b6:	4345      	muls	r5, r0
 80021b8:	46ac      	mov	ip, r5
 80021ba:	0005      	movs	r5, r0
 80021bc:	4375      	muls	r5, r6
 80021be:	46a8      	mov	r8, r5
 80021c0:	0015      	movs	r5, r2
 80021c2:	000f      	movs	r7, r1
 80021c4:	4375      	muls	r5, r6
 80021c6:	9200      	str	r2, [sp, #0]
 80021c8:	9502      	str	r5, [sp, #8]
 80021ca:	002a      	movs	r2, r5
 80021cc:	9d00      	ldr	r5, [sp, #0]
 80021ce:	436f      	muls	r7, r5
 80021d0:	4665      	mov	r5, ip
 80021d2:	0c2d      	lsrs	r5, r5, #16
 80021d4:	46a9      	mov	r9, r5
 80021d6:	4447      	add	r7, r8
 80021d8:	444f      	add	r7, r9
 80021da:	45b8      	cmp	r8, r7
 80021dc:	d905      	bls.n	80021ea <__aeabi_dmul+0x376>
 80021de:	0015      	movs	r5, r2
 80021e0:	2280      	movs	r2, #128	@ 0x80
 80021e2:	0252      	lsls	r2, r2, #9
 80021e4:	4690      	mov	r8, r2
 80021e6:	4445      	add	r5, r8
 80021e8:	9502      	str	r5, [sp, #8]
 80021ea:	0c3d      	lsrs	r5, r7, #16
 80021ec:	9503      	str	r5, [sp, #12]
 80021ee:	4665      	mov	r5, ip
 80021f0:	042d      	lsls	r5, r5, #16
 80021f2:	043f      	lsls	r7, r7, #16
 80021f4:	0c2d      	lsrs	r5, r5, #16
 80021f6:	46ac      	mov	ip, r5
 80021f8:	003d      	movs	r5, r7
 80021fa:	4465      	add	r5, ip
 80021fc:	9504      	str	r5, [sp, #16]
 80021fe:	0c25      	lsrs	r5, r4, #16
 8002200:	0424      	lsls	r4, r4, #16
 8002202:	0c24      	lsrs	r4, r4, #16
 8002204:	46ac      	mov	ip, r5
 8002206:	0025      	movs	r5, r4
 8002208:	4375      	muls	r5, r6
 800220a:	46a8      	mov	r8, r5
 800220c:	4665      	mov	r5, ip
 800220e:	000f      	movs	r7, r1
 8002210:	4369      	muls	r1, r5
 8002212:	4441      	add	r1, r8
 8002214:	4689      	mov	r9, r1
 8002216:	4367      	muls	r7, r4
 8002218:	0c39      	lsrs	r1, r7, #16
 800221a:	4449      	add	r1, r9
 800221c:	436e      	muls	r6, r5
 800221e:	4588      	cmp	r8, r1
 8002220:	d903      	bls.n	800222a <__aeabi_dmul+0x3b6>
 8002222:	2280      	movs	r2, #128	@ 0x80
 8002224:	0252      	lsls	r2, r2, #9
 8002226:	4690      	mov	r8, r2
 8002228:	4446      	add	r6, r8
 800222a:	0c0d      	lsrs	r5, r1, #16
 800222c:	46a8      	mov	r8, r5
 800222e:	0035      	movs	r5, r6
 8002230:	4445      	add	r5, r8
 8002232:	9505      	str	r5, [sp, #20]
 8002234:	9d03      	ldr	r5, [sp, #12]
 8002236:	043f      	lsls	r7, r7, #16
 8002238:	46a8      	mov	r8, r5
 800223a:	0c3f      	lsrs	r7, r7, #16
 800223c:	0409      	lsls	r1, r1, #16
 800223e:	19c9      	adds	r1, r1, r7
 8002240:	4488      	add	r8, r1
 8002242:	4645      	mov	r5, r8
 8002244:	9503      	str	r5, [sp, #12]
 8002246:	4655      	mov	r5, sl
 8002248:	042e      	lsls	r6, r5, #16
 800224a:	0c36      	lsrs	r6, r6, #16
 800224c:	0c2f      	lsrs	r7, r5, #16
 800224e:	0035      	movs	r5, r6
 8002250:	4345      	muls	r5, r0
 8002252:	4378      	muls	r0, r7
 8002254:	4681      	mov	r9, r0
 8002256:	0038      	movs	r0, r7
 8002258:	46a8      	mov	r8, r5
 800225a:	0c2d      	lsrs	r5, r5, #16
 800225c:	46aa      	mov	sl, r5
 800225e:	9a00      	ldr	r2, [sp, #0]
 8002260:	4350      	muls	r0, r2
 8002262:	4372      	muls	r2, r6
 8002264:	444a      	add	r2, r9
 8002266:	4452      	add	r2, sl
 8002268:	4591      	cmp	r9, r2
 800226a:	d903      	bls.n	8002274 <__aeabi_dmul+0x400>
 800226c:	2580      	movs	r5, #128	@ 0x80
 800226e:	026d      	lsls	r5, r5, #9
 8002270:	46a9      	mov	r9, r5
 8002272:	4448      	add	r0, r9
 8002274:	0c15      	lsrs	r5, r2, #16
 8002276:	46a9      	mov	r9, r5
 8002278:	4645      	mov	r5, r8
 800227a:	042d      	lsls	r5, r5, #16
 800227c:	0c2d      	lsrs	r5, r5, #16
 800227e:	46a8      	mov	r8, r5
 8002280:	4665      	mov	r5, ip
 8002282:	437d      	muls	r5, r7
 8002284:	0412      	lsls	r2, r2, #16
 8002286:	4448      	add	r0, r9
 8002288:	4490      	add	r8, r2
 800228a:	46a9      	mov	r9, r5
 800228c:	0032      	movs	r2, r6
 800228e:	4665      	mov	r5, ip
 8002290:	4362      	muls	r2, r4
 8002292:	436e      	muls	r6, r5
 8002294:	437c      	muls	r4, r7
 8002296:	0c17      	lsrs	r7, r2, #16
 8002298:	1936      	adds	r6, r6, r4
 800229a:	19bf      	adds	r7, r7, r6
 800229c:	42bc      	cmp	r4, r7
 800229e:	d903      	bls.n	80022a8 <__aeabi_dmul+0x434>
 80022a0:	2480      	movs	r4, #128	@ 0x80
 80022a2:	0264      	lsls	r4, r4, #9
 80022a4:	46a4      	mov	ip, r4
 80022a6:	44e1      	add	r9, ip
 80022a8:	9c02      	ldr	r4, [sp, #8]
 80022aa:	9e03      	ldr	r6, [sp, #12]
 80022ac:	46a4      	mov	ip, r4
 80022ae:	9d05      	ldr	r5, [sp, #20]
 80022b0:	4466      	add	r6, ip
 80022b2:	428e      	cmp	r6, r1
 80022b4:	4189      	sbcs	r1, r1
 80022b6:	46ac      	mov	ip, r5
 80022b8:	0412      	lsls	r2, r2, #16
 80022ba:	043c      	lsls	r4, r7, #16
 80022bc:	0c12      	lsrs	r2, r2, #16
 80022be:	18a2      	adds	r2, r4, r2
 80022c0:	4462      	add	r2, ip
 80022c2:	4249      	negs	r1, r1
 80022c4:	1854      	adds	r4, r2, r1
 80022c6:	4446      	add	r6, r8
 80022c8:	46a4      	mov	ip, r4
 80022ca:	4546      	cmp	r6, r8
 80022cc:	41a4      	sbcs	r4, r4
 80022ce:	4682      	mov	sl, r0
 80022d0:	4264      	negs	r4, r4
 80022d2:	46a0      	mov	r8, r4
 80022d4:	42aa      	cmp	r2, r5
 80022d6:	4192      	sbcs	r2, r2
 80022d8:	458c      	cmp	ip, r1
 80022da:	4189      	sbcs	r1, r1
 80022dc:	44e2      	add	sl, ip
 80022de:	44d0      	add	r8, sl
 80022e0:	4249      	negs	r1, r1
 80022e2:	4252      	negs	r2, r2
 80022e4:	430a      	orrs	r2, r1
 80022e6:	45a0      	cmp	r8, r4
 80022e8:	41a4      	sbcs	r4, r4
 80022ea:	4582      	cmp	sl, r0
 80022ec:	4189      	sbcs	r1, r1
 80022ee:	4264      	negs	r4, r4
 80022f0:	4249      	negs	r1, r1
 80022f2:	430c      	orrs	r4, r1
 80022f4:	4641      	mov	r1, r8
 80022f6:	0c3f      	lsrs	r7, r7, #16
 80022f8:	19d2      	adds	r2, r2, r7
 80022fa:	1912      	adds	r2, r2, r4
 80022fc:	0dcc      	lsrs	r4, r1, #23
 80022fe:	9904      	ldr	r1, [sp, #16]
 8002300:	0270      	lsls	r0, r6, #9
 8002302:	4308      	orrs	r0, r1
 8002304:	1e41      	subs	r1, r0, #1
 8002306:	4188      	sbcs	r0, r1
 8002308:	4641      	mov	r1, r8
 800230a:	444a      	add	r2, r9
 800230c:	0df6      	lsrs	r6, r6, #23
 800230e:	0252      	lsls	r2, r2, #9
 8002310:	4330      	orrs	r0, r6
 8002312:	0249      	lsls	r1, r1, #9
 8002314:	4314      	orrs	r4, r2
 8002316:	4308      	orrs	r0, r1
 8002318:	01d2      	lsls	r2, r2, #7
 800231a:	d535      	bpl.n	8002388 <__aeabi_dmul+0x514>
 800231c:	2201      	movs	r2, #1
 800231e:	0843      	lsrs	r3, r0, #1
 8002320:	4002      	ands	r2, r0
 8002322:	4313      	orrs	r3, r2
 8002324:	07e0      	lsls	r0, r4, #31
 8002326:	4318      	orrs	r0, r3
 8002328:	0864      	lsrs	r4, r4, #1
 800232a:	e634      	b.n	8001f96 <__aeabi_dmul+0x122>
 800232c:	9b00      	ldr	r3, [sp, #0]
 800232e:	46a2      	mov	sl, r4
 8002330:	469b      	mov	fp, r3
 8002332:	4681      	mov	r9, r0
 8002334:	2480      	movs	r4, #128	@ 0x80
 8002336:	4653      	mov	r3, sl
 8002338:	0324      	lsls	r4, r4, #12
 800233a:	431c      	orrs	r4, r3
 800233c:	0324      	lsls	r4, r4, #12
 800233e:	464a      	mov	r2, r9
 8002340:	4b2e      	ldr	r3, [pc, #184]	@ (80023fc <__aeabi_dmul+0x588>)
 8002342:	0b24      	lsrs	r4, r4, #12
 8002344:	e5ec      	b.n	8001f20 <__aeabi_dmul+0xac>
 8002346:	f000 fcf1 	bl	8002d2c <__clzsi2>
 800234a:	2315      	movs	r3, #21
 800234c:	469c      	mov	ip, r3
 800234e:	4484      	add	ip, r0
 8002350:	0002      	movs	r2, r0
 8002352:	4663      	mov	r3, ip
 8002354:	3220      	adds	r2, #32
 8002356:	2b1c      	cmp	r3, #28
 8002358:	dc00      	bgt.n	800235c <__aeabi_dmul+0x4e8>
 800235a:	e684      	b.n	8002066 <__aeabi_dmul+0x1f2>
 800235c:	2300      	movs	r3, #0
 800235e:	4699      	mov	r9, r3
 8002360:	0023      	movs	r3, r4
 8002362:	3808      	subs	r0, #8
 8002364:	4083      	lsls	r3, r0
 8002366:	469a      	mov	sl, r3
 8002368:	e68e      	b.n	8002088 <__aeabi_dmul+0x214>
 800236a:	f000 fcdf 	bl	8002d2c <__clzsi2>
 800236e:	0002      	movs	r2, r0
 8002370:	0003      	movs	r3, r0
 8002372:	3215      	adds	r2, #21
 8002374:	3320      	adds	r3, #32
 8002376:	2a1c      	cmp	r2, #28
 8002378:	dc00      	bgt.n	800237c <__aeabi_dmul+0x508>
 800237a:	e64e      	b.n	800201a <__aeabi_dmul+0x1a6>
 800237c:	0002      	movs	r2, r0
 800237e:	0034      	movs	r4, r6
 8002380:	3a08      	subs	r2, #8
 8002382:	2000      	movs	r0, #0
 8002384:	4094      	lsls	r4, r2
 8002386:	e652      	b.n	800202e <__aeabi_dmul+0x1ba>
 8002388:	9301      	str	r3, [sp, #4]
 800238a:	e604      	b.n	8001f96 <__aeabi_dmul+0x122>
 800238c:	4b1c      	ldr	r3, [pc, #112]	@ (8002400 <__aeabi_dmul+0x58c>)
 800238e:	0021      	movs	r1, r4
 8002390:	469c      	mov	ip, r3
 8002392:	0003      	movs	r3, r0
 8002394:	9d01      	ldr	r5, [sp, #4]
 8002396:	40d3      	lsrs	r3, r2
 8002398:	4465      	add	r5, ip
 800239a:	40a9      	lsls	r1, r5
 800239c:	4319      	orrs	r1, r3
 800239e:	0003      	movs	r3, r0
 80023a0:	40ab      	lsls	r3, r5
 80023a2:	1e58      	subs	r0, r3, #1
 80023a4:	4183      	sbcs	r3, r0
 80023a6:	4319      	orrs	r1, r3
 80023a8:	0008      	movs	r0, r1
 80023aa:	40d4      	lsrs	r4, r2
 80023ac:	074b      	lsls	r3, r1, #29
 80023ae:	d009      	beq.n	80023c4 <__aeabi_dmul+0x550>
 80023b0:	230f      	movs	r3, #15
 80023b2:	400b      	ands	r3, r1
 80023b4:	2b04      	cmp	r3, #4
 80023b6:	d005      	beq.n	80023c4 <__aeabi_dmul+0x550>
 80023b8:	1d0b      	adds	r3, r1, #4
 80023ba:	428b      	cmp	r3, r1
 80023bc:	4180      	sbcs	r0, r0
 80023be:	4240      	negs	r0, r0
 80023c0:	1824      	adds	r4, r4, r0
 80023c2:	0018      	movs	r0, r3
 80023c4:	0223      	lsls	r3, r4, #8
 80023c6:	d400      	bmi.n	80023ca <__aeabi_dmul+0x556>
 80023c8:	e6d6      	b.n	8002178 <__aeabi_dmul+0x304>
 80023ca:	2301      	movs	r3, #1
 80023cc:	2400      	movs	r4, #0
 80023ce:	2200      	movs	r2, #0
 80023d0:	e5a6      	b.n	8001f20 <__aeabi_dmul+0xac>
 80023d2:	290f      	cmp	r1, #15
 80023d4:	d1aa      	bne.n	800232c <__aeabi_dmul+0x4b8>
 80023d6:	2380      	movs	r3, #128	@ 0x80
 80023d8:	4652      	mov	r2, sl
 80023da:	031b      	lsls	r3, r3, #12
 80023dc:	421a      	tst	r2, r3
 80023de:	d0a9      	beq.n	8002334 <__aeabi_dmul+0x4c0>
 80023e0:	421c      	tst	r4, r3
 80023e2:	d1a7      	bne.n	8002334 <__aeabi_dmul+0x4c0>
 80023e4:	431c      	orrs	r4, r3
 80023e6:	9b00      	ldr	r3, [sp, #0]
 80023e8:	0002      	movs	r2, r0
 80023ea:	469b      	mov	fp, r3
 80023ec:	4b03      	ldr	r3, [pc, #12]	@ (80023fc <__aeabi_dmul+0x588>)
 80023ee:	e597      	b.n	8001f20 <__aeabi_dmul+0xac>
 80023f0:	2400      	movs	r4, #0
 80023f2:	e6c1      	b.n	8002178 <__aeabi_dmul+0x304>
 80023f4:	2400      	movs	r4, #0
 80023f6:	4b01      	ldr	r3, [pc, #4]	@ (80023fc <__aeabi_dmul+0x588>)
 80023f8:	0022      	movs	r2, r4
 80023fa:	e591      	b.n	8001f20 <__aeabi_dmul+0xac>
 80023fc:	000007ff 	.word	0x000007ff
 8002400:	0000041e 	.word	0x0000041e

08002404 <__aeabi_dsub>:
 8002404:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002406:	464e      	mov	r6, r9
 8002408:	4645      	mov	r5, r8
 800240a:	46de      	mov	lr, fp
 800240c:	4657      	mov	r7, sl
 800240e:	b5e0      	push	{r5, r6, r7, lr}
 8002410:	b085      	sub	sp, #20
 8002412:	9000      	str	r0, [sp, #0]
 8002414:	9101      	str	r1, [sp, #4]
 8002416:	030c      	lsls	r4, r1, #12
 8002418:	004f      	lsls	r7, r1, #1
 800241a:	0fce      	lsrs	r6, r1, #31
 800241c:	0a61      	lsrs	r1, r4, #9
 800241e:	9c00      	ldr	r4, [sp, #0]
 8002420:	46b0      	mov	r8, r6
 8002422:	0f64      	lsrs	r4, r4, #29
 8002424:	430c      	orrs	r4, r1
 8002426:	9900      	ldr	r1, [sp, #0]
 8002428:	0d7f      	lsrs	r7, r7, #21
 800242a:	00c8      	lsls	r0, r1, #3
 800242c:	0011      	movs	r1, r2
 800242e:	001a      	movs	r2, r3
 8002430:	031b      	lsls	r3, r3, #12
 8002432:	469c      	mov	ip, r3
 8002434:	9100      	str	r1, [sp, #0]
 8002436:	9201      	str	r2, [sp, #4]
 8002438:	0051      	lsls	r1, r2, #1
 800243a:	0d4b      	lsrs	r3, r1, #21
 800243c:	4699      	mov	r9, r3
 800243e:	9b01      	ldr	r3, [sp, #4]
 8002440:	9d00      	ldr	r5, [sp, #0]
 8002442:	0fd9      	lsrs	r1, r3, #31
 8002444:	4663      	mov	r3, ip
 8002446:	0f6a      	lsrs	r2, r5, #29
 8002448:	0a5b      	lsrs	r3, r3, #9
 800244a:	4313      	orrs	r3, r2
 800244c:	00ea      	lsls	r2, r5, #3
 800244e:	4694      	mov	ip, r2
 8002450:	4693      	mov	fp, r2
 8002452:	4ac1      	ldr	r2, [pc, #772]	@ (8002758 <__aeabi_dsub+0x354>)
 8002454:	9003      	str	r0, [sp, #12]
 8002456:	9302      	str	r3, [sp, #8]
 8002458:	4591      	cmp	r9, r2
 800245a:	d100      	bne.n	800245e <__aeabi_dsub+0x5a>
 800245c:	e0cd      	b.n	80025fa <__aeabi_dsub+0x1f6>
 800245e:	2501      	movs	r5, #1
 8002460:	4069      	eors	r1, r5
 8002462:	464d      	mov	r5, r9
 8002464:	1b7d      	subs	r5, r7, r5
 8002466:	46aa      	mov	sl, r5
 8002468:	428e      	cmp	r6, r1
 800246a:	d100      	bne.n	800246e <__aeabi_dsub+0x6a>
 800246c:	e080      	b.n	8002570 <__aeabi_dsub+0x16c>
 800246e:	2d00      	cmp	r5, #0
 8002470:	dc00      	bgt.n	8002474 <__aeabi_dsub+0x70>
 8002472:	e335      	b.n	8002ae0 <__aeabi_dsub+0x6dc>
 8002474:	4649      	mov	r1, r9
 8002476:	2900      	cmp	r1, #0
 8002478:	d100      	bne.n	800247c <__aeabi_dsub+0x78>
 800247a:	e0df      	b.n	800263c <__aeabi_dsub+0x238>
 800247c:	4297      	cmp	r7, r2
 800247e:	d100      	bne.n	8002482 <__aeabi_dsub+0x7e>
 8002480:	e194      	b.n	80027ac <__aeabi_dsub+0x3a8>
 8002482:	4652      	mov	r2, sl
 8002484:	2501      	movs	r5, #1
 8002486:	2a38      	cmp	r2, #56	@ 0x38
 8002488:	dc19      	bgt.n	80024be <__aeabi_dsub+0xba>
 800248a:	2280      	movs	r2, #128	@ 0x80
 800248c:	9b02      	ldr	r3, [sp, #8]
 800248e:	0412      	lsls	r2, r2, #16
 8002490:	4313      	orrs	r3, r2
 8002492:	9302      	str	r3, [sp, #8]
 8002494:	4652      	mov	r2, sl
 8002496:	2a1f      	cmp	r2, #31
 8002498:	dd00      	ble.n	800249c <__aeabi_dsub+0x98>
 800249a:	e1e3      	b.n	8002864 <__aeabi_dsub+0x460>
 800249c:	4653      	mov	r3, sl
 800249e:	2220      	movs	r2, #32
 80024a0:	4661      	mov	r1, ip
 80024a2:	9d02      	ldr	r5, [sp, #8]
 80024a4:	1ad2      	subs	r2, r2, r3
 80024a6:	4095      	lsls	r5, r2
 80024a8:	40d9      	lsrs	r1, r3
 80024aa:	430d      	orrs	r5, r1
 80024ac:	4661      	mov	r1, ip
 80024ae:	4091      	lsls	r1, r2
 80024b0:	000a      	movs	r2, r1
 80024b2:	1e51      	subs	r1, r2, #1
 80024b4:	418a      	sbcs	r2, r1
 80024b6:	4315      	orrs	r5, r2
 80024b8:	9a02      	ldr	r2, [sp, #8]
 80024ba:	40da      	lsrs	r2, r3
 80024bc:	1aa4      	subs	r4, r4, r2
 80024be:	1b45      	subs	r5, r0, r5
 80024c0:	42a8      	cmp	r0, r5
 80024c2:	4180      	sbcs	r0, r0
 80024c4:	4240      	negs	r0, r0
 80024c6:	1a24      	subs	r4, r4, r0
 80024c8:	0223      	lsls	r3, r4, #8
 80024ca:	d400      	bmi.n	80024ce <__aeabi_dsub+0xca>
 80024cc:	e13d      	b.n	800274a <__aeabi_dsub+0x346>
 80024ce:	0264      	lsls	r4, r4, #9
 80024d0:	0a64      	lsrs	r4, r4, #9
 80024d2:	2c00      	cmp	r4, #0
 80024d4:	d100      	bne.n	80024d8 <__aeabi_dsub+0xd4>
 80024d6:	e147      	b.n	8002768 <__aeabi_dsub+0x364>
 80024d8:	0020      	movs	r0, r4
 80024da:	f000 fc27 	bl	8002d2c <__clzsi2>
 80024de:	0003      	movs	r3, r0
 80024e0:	3b08      	subs	r3, #8
 80024e2:	2120      	movs	r1, #32
 80024e4:	0028      	movs	r0, r5
 80024e6:	1aca      	subs	r2, r1, r3
 80024e8:	40d0      	lsrs	r0, r2
 80024ea:	409c      	lsls	r4, r3
 80024ec:	0002      	movs	r2, r0
 80024ee:	409d      	lsls	r5, r3
 80024f0:	4322      	orrs	r2, r4
 80024f2:	429f      	cmp	r7, r3
 80024f4:	dd00      	ble.n	80024f8 <__aeabi_dsub+0xf4>
 80024f6:	e177      	b.n	80027e8 <__aeabi_dsub+0x3e4>
 80024f8:	1bd8      	subs	r0, r3, r7
 80024fa:	3001      	adds	r0, #1
 80024fc:	1a09      	subs	r1, r1, r0
 80024fe:	002c      	movs	r4, r5
 8002500:	408d      	lsls	r5, r1
 8002502:	40c4      	lsrs	r4, r0
 8002504:	1e6b      	subs	r3, r5, #1
 8002506:	419d      	sbcs	r5, r3
 8002508:	0013      	movs	r3, r2
 800250a:	40c2      	lsrs	r2, r0
 800250c:	408b      	lsls	r3, r1
 800250e:	4325      	orrs	r5, r4
 8002510:	2700      	movs	r7, #0
 8002512:	0014      	movs	r4, r2
 8002514:	431d      	orrs	r5, r3
 8002516:	076b      	lsls	r3, r5, #29
 8002518:	d009      	beq.n	800252e <__aeabi_dsub+0x12a>
 800251a:	230f      	movs	r3, #15
 800251c:	402b      	ands	r3, r5
 800251e:	2b04      	cmp	r3, #4
 8002520:	d005      	beq.n	800252e <__aeabi_dsub+0x12a>
 8002522:	1d2b      	adds	r3, r5, #4
 8002524:	42ab      	cmp	r3, r5
 8002526:	41ad      	sbcs	r5, r5
 8002528:	426d      	negs	r5, r5
 800252a:	1964      	adds	r4, r4, r5
 800252c:	001d      	movs	r5, r3
 800252e:	0223      	lsls	r3, r4, #8
 8002530:	d400      	bmi.n	8002534 <__aeabi_dsub+0x130>
 8002532:	e140      	b.n	80027b6 <__aeabi_dsub+0x3b2>
 8002534:	4a88      	ldr	r2, [pc, #544]	@ (8002758 <__aeabi_dsub+0x354>)
 8002536:	3701      	adds	r7, #1
 8002538:	4297      	cmp	r7, r2
 800253a:	d100      	bne.n	800253e <__aeabi_dsub+0x13a>
 800253c:	e101      	b.n	8002742 <__aeabi_dsub+0x33e>
 800253e:	2601      	movs	r6, #1
 8002540:	4643      	mov	r3, r8
 8002542:	4986      	ldr	r1, [pc, #536]	@ (800275c <__aeabi_dsub+0x358>)
 8002544:	08ed      	lsrs	r5, r5, #3
 8002546:	4021      	ands	r1, r4
 8002548:	074a      	lsls	r2, r1, #29
 800254a:	432a      	orrs	r2, r5
 800254c:	057c      	lsls	r4, r7, #21
 800254e:	024d      	lsls	r5, r1, #9
 8002550:	0b2d      	lsrs	r5, r5, #12
 8002552:	0d64      	lsrs	r4, r4, #21
 8002554:	401e      	ands	r6, r3
 8002556:	0524      	lsls	r4, r4, #20
 8002558:	432c      	orrs	r4, r5
 800255a:	07f6      	lsls	r6, r6, #31
 800255c:	4334      	orrs	r4, r6
 800255e:	0010      	movs	r0, r2
 8002560:	0021      	movs	r1, r4
 8002562:	b005      	add	sp, #20
 8002564:	bcf0      	pop	{r4, r5, r6, r7}
 8002566:	46bb      	mov	fp, r7
 8002568:	46b2      	mov	sl, r6
 800256a:	46a9      	mov	r9, r5
 800256c:	46a0      	mov	r8, r4
 800256e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002570:	2d00      	cmp	r5, #0
 8002572:	dc00      	bgt.n	8002576 <__aeabi_dsub+0x172>
 8002574:	e2d0      	b.n	8002b18 <__aeabi_dsub+0x714>
 8002576:	4649      	mov	r1, r9
 8002578:	2900      	cmp	r1, #0
 800257a:	d000      	beq.n	800257e <__aeabi_dsub+0x17a>
 800257c:	e0d4      	b.n	8002728 <__aeabi_dsub+0x324>
 800257e:	4661      	mov	r1, ip
 8002580:	9b02      	ldr	r3, [sp, #8]
 8002582:	4319      	orrs	r1, r3
 8002584:	d100      	bne.n	8002588 <__aeabi_dsub+0x184>
 8002586:	e12b      	b.n	80027e0 <__aeabi_dsub+0x3dc>
 8002588:	1e69      	subs	r1, r5, #1
 800258a:	2d01      	cmp	r5, #1
 800258c:	d100      	bne.n	8002590 <__aeabi_dsub+0x18c>
 800258e:	e1d9      	b.n	8002944 <__aeabi_dsub+0x540>
 8002590:	4295      	cmp	r5, r2
 8002592:	d100      	bne.n	8002596 <__aeabi_dsub+0x192>
 8002594:	e10a      	b.n	80027ac <__aeabi_dsub+0x3a8>
 8002596:	2501      	movs	r5, #1
 8002598:	2938      	cmp	r1, #56	@ 0x38
 800259a:	dc17      	bgt.n	80025cc <__aeabi_dsub+0x1c8>
 800259c:	468a      	mov	sl, r1
 800259e:	4653      	mov	r3, sl
 80025a0:	2b1f      	cmp	r3, #31
 80025a2:	dd00      	ble.n	80025a6 <__aeabi_dsub+0x1a2>
 80025a4:	e1e7      	b.n	8002976 <__aeabi_dsub+0x572>
 80025a6:	2220      	movs	r2, #32
 80025a8:	1ad2      	subs	r2, r2, r3
 80025aa:	9b02      	ldr	r3, [sp, #8]
 80025ac:	4661      	mov	r1, ip
 80025ae:	4093      	lsls	r3, r2
 80025b0:	001d      	movs	r5, r3
 80025b2:	4653      	mov	r3, sl
 80025b4:	40d9      	lsrs	r1, r3
 80025b6:	4663      	mov	r3, ip
 80025b8:	4093      	lsls	r3, r2
 80025ba:	001a      	movs	r2, r3
 80025bc:	430d      	orrs	r5, r1
 80025be:	1e51      	subs	r1, r2, #1
 80025c0:	418a      	sbcs	r2, r1
 80025c2:	4653      	mov	r3, sl
 80025c4:	4315      	orrs	r5, r2
 80025c6:	9a02      	ldr	r2, [sp, #8]
 80025c8:	40da      	lsrs	r2, r3
 80025ca:	18a4      	adds	r4, r4, r2
 80025cc:	182d      	adds	r5, r5, r0
 80025ce:	4285      	cmp	r5, r0
 80025d0:	4180      	sbcs	r0, r0
 80025d2:	4240      	negs	r0, r0
 80025d4:	1824      	adds	r4, r4, r0
 80025d6:	0223      	lsls	r3, r4, #8
 80025d8:	d400      	bmi.n	80025dc <__aeabi_dsub+0x1d8>
 80025da:	e0b6      	b.n	800274a <__aeabi_dsub+0x346>
 80025dc:	4b5e      	ldr	r3, [pc, #376]	@ (8002758 <__aeabi_dsub+0x354>)
 80025de:	3701      	adds	r7, #1
 80025e0:	429f      	cmp	r7, r3
 80025e2:	d100      	bne.n	80025e6 <__aeabi_dsub+0x1e2>
 80025e4:	e0ad      	b.n	8002742 <__aeabi_dsub+0x33e>
 80025e6:	2101      	movs	r1, #1
 80025e8:	4b5c      	ldr	r3, [pc, #368]	@ (800275c <__aeabi_dsub+0x358>)
 80025ea:	086a      	lsrs	r2, r5, #1
 80025ec:	401c      	ands	r4, r3
 80025ee:	4029      	ands	r1, r5
 80025f0:	430a      	orrs	r2, r1
 80025f2:	07e5      	lsls	r5, r4, #31
 80025f4:	4315      	orrs	r5, r2
 80025f6:	0864      	lsrs	r4, r4, #1
 80025f8:	e78d      	b.n	8002516 <__aeabi_dsub+0x112>
 80025fa:	4a59      	ldr	r2, [pc, #356]	@ (8002760 <__aeabi_dsub+0x35c>)
 80025fc:	9b02      	ldr	r3, [sp, #8]
 80025fe:	4692      	mov	sl, r2
 8002600:	4662      	mov	r2, ip
 8002602:	44ba      	add	sl, r7
 8002604:	431a      	orrs	r2, r3
 8002606:	d02c      	beq.n	8002662 <__aeabi_dsub+0x25e>
 8002608:	428e      	cmp	r6, r1
 800260a:	d02e      	beq.n	800266a <__aeabi_dsub+0x266>
 800260c:	4652      	mov	r2, sl
 800260e:	2a00      	cmp	r2, #0
 8002610:	d060      	beq.n	80026d4 <__aeabi_dsub+0x2d0>
 8002612:	2f00      	cmp	r7, #0
 8002614:	d100      	bne.n	8002618 <__aeabi_dsub+0x214>
 8002616:	e0db      	b.n	80027d0 <__aeabi_dsub+0x3cc>
 8002618:	4663      	mov	r3, ip
 800261a:	000e      	movs	r6, r1
 800261c:	9c02      	ldr	r4, [sp, #8]
 800261e:	08d8      	lsrs	r0, r3, #3
 8002620:	0762      	lsls	r2, r4, #29
 8002622:	4302      	orrs	r2, r0
 8002624:	08e4      	lsrs	r4, r4, #3
 8002626:	0013      	movs	r3, r2
 8002628:	4323      	orrs	r3, r4
 800262a:	d100      	bne.n	800262e <__aeabi_dsub+0x22a>
 800262c:	e254      	b.n	8002ad8 <__aeabi_dsub+0x6d4>
 800262e:	2580      	movs	r5, #128	@ 0x80
 8002630:	032d      	lsls	r5, r5, #12
 8002632:	4325      	orrs	r5, r4
 8002634:	032d      	lsls	r5, r5, #12
 8002636:	4c48      	ldr	r4, [pc, #288]	@ (8002758 <__aeabi_dsub+0x354>)
 8002638:	0b2d      	lsrs	r5, r5, #12
 800263a:	e78c      	b.n	8002556 <__aeabi_dsub+0x152>
 800263c:	4661      	mov	r1, ip
 800263e:	9b02      	ldr	r3, [sp, #8]
 8002640:	4319      	orrs	r1, r3
 8002642:	d100      	bne.n	8002646 <__aeabi_dsub+0x242>
 8002644:	e0cc      	b.n	80027e0 <__aeabi_dsub+0x3dc>
 8002646:	0029      	movs	r1, r5
 8002648:	3901      	subs	r1, #1
 800264a:	2d01      	cmp	r5, #1
 800264c:	d100      	bne.n	8002650 <__aeabi_dsub+0x24c>
 800264e:	e188      	b.n	8002962 <__aeabi_dsub+0x55e>
 8002650:	4295      	cmp	r5, r2
 8002652:	d100      	bne.n	8002656 <__aeabi_dsub+0x252>
 8002654:	e0aa      	b.n	80027ac <__aeabi_dsub+0x3a8>
 8002656:	2501      	movs	r5, #1
 8002658:	2938      	cmp	r1, #56	@ 0x38
 800265a:	dd00      	ble.n	800265e <__aeabi_dsub+0x25a>
 800265c:	e72f      	b.n	80024be <__aeabi_dsub+0xba>
 800265e:	468a      	mov	sl, r1
 8002660:	e718      	b.n	8002494 <__aeabi_dsub+0x90>
 8002662:	2201      	movs	r2, #1
 8002664:	4051      	eors	r1, r2
 8002666:	428e      	cmp	r6, r1
 8002668:	d1d0      	bne.n	800260c <__aeabi_dsub+0x208>
 800266a:	4653      	mov	r3, sl
 800266c:	2b00      	cmp	r3, #0
 800266e:	d100      	bne.n	8002672 <__aeabi_dsub+0x26e>
 8002670:	e0be      	b.n	80027f0 <__aeabi_dsub+0x3ec>
 8002672:	2f00      	cmp	r7, #0
 8002674:	d000      	beq.n	8002678 <__aeabi_dsub+0x274>
 8002676:	e138      	b.n	80028ea <__aeabi_dsub+0x4e6>
 8002678:	46ca      	mov	sl, r9
 800267a:	0022      	movs	r2, r4
 800267c:	4302      	orrs	r2, r0
 800267e:	d100      	bne.n	8002682 <__aeabi_dsub+0x27e>
 8002680:	e1e2      	b.n	8002a48 <__aeabi_dsub+0x644>
 8002682:	4653      	mov	r3, sl
 8002684:	1e59      	subs	r1, r3, #1
 8002686:	2b01      	cmp	r3, #1
 8002688:	d100      	bne.n	800268c <__aeabi_dsub+0x288>
 800268a:	e20d      	b.n	8002aa8 <__aeabi_dsub+0x6a4>
 800268c:	4a32      	ldr	r2, [pc, #200]	@ (8002758 <__aeabi_dsub+0x354>)
 800268e:	4592      	cmp	sl, r2
 8002690:	d100      	bne.n	8002694 <__aeabi_dsub+0x290>
 8002692:	e1d2      	b.n	8002a3a <__aeabi_dsub+0x636>
 8002694:	2701      	movs	r7, #1
 8002696:	2938      	cmp	r1, #56	@ 0x38
 8002698:	dc13      	bgt.n	80026c2 <__aeabi_dsub+0x2be>
 800269a:	291f      	cmp	r1, #31
 800269c:	dd00      	ble.n	80026a0 <__aeabi_dsub+0x29c>
 800269e:	e1ee      	b.n	8002a7e <__aeabi_dsub+0x67a>
 80026a0:	2220      	movs	r2, #32
 80026a2:	9b02      	ldr	r3, [sp, #8]
 80026a4:	1a52      	subs	r2, r2, r1
 80026a6:	0025      	movs	r5, r4
 80026a8:	0007      	movs	r7, r0
 80026aa:	469a      	mov	sl, r3
 80026ac:	40cc      	lsrs	r4, r1
 80026ae:	4090      	lsls	r0, r2
 80026b0:	4095      	lsls	r5, r2
 80026b2:	40cf      	lsrs	r7, r1
 80026b4:	44a2      	add	sl, r4
 80026b6:	1e42      	subs	r2, r0, #1
 80026b8:	4190      	sbcs	r0, r2
 80026ba:	4653      	mov	r3, sl
 80026bc:	432f      	orrs	r7, r5
 80026be:	4307      	orrs	r7, r0
 80026c0:	9302      	str	r3, [sp, #8]
 80026c2:	003d      	movs	r5, r7
 80026c4:	4465      	add	r5, ip
 80026c6:	4565      	cmp	r5, ip
 80026c8:	4192      	sbcs	r2, r2
 80026ca:	9b02      	ldr	r3, [sp, #8]
 80026cc:	4252      	negs	r2, r2
 80026ce:	464f      	mov	r7, r9
 80026d0:	18d4      	adds	r4, r2, r3
 80026d2:	e780      	b.n	80025d6 <__aeabi_dsub+0x1d2>
 80026d4:	4a23      	ldr	r2, [pc, #140]	@ (8002764 <__aeabi_dsub+0x360>)
 80026d6:	1c7d      	adds	r5, r7, #1
 80026d8:	4215      	tst	r5, r2
 80026da:	d000      	beq.n	80026de <__aeabi_dsub+0x2da>
 80026dc:	e0aa      	b.n	8002834 <__aeabi_dsub+0x430>
 80026de:	4662      	mov	r2, ip
 80026e0:	0025      	movs	r5, r4
 80026e2:	9b02      	ldr	r3, [sp, #8]
 80026e4:	4305      	orrs	r5, r0
 80026e6:	431a      	orrs	r2, r3
 80026e8:	2f00      	cmp	r7, #0
 80026ea:	d000      	beq.n	80026ee <__aeabi_dsub+0x2ea>
 80026ec:	e0f5      	b.n	80028da <__aeabi_dsub+0x4d6>
 80026ee:	2d00      	cmp	r5, #0
 80026f0:	d100      	bne.n	80026f4 <__aeabi_dsub+0x2f0>
 80026f2:	e16b      	b.n	80029cc <__aeabi_dsub+0x5c8>
 80026f4:	2a00      	cmp	r2, #0
 80026f6:	d100      	bne.n	80026fa <__aeabi_dsub+0x2f6>
 80026f8:	e152      	b.n	80029a0 <__aeabi_dsub+0x59c>
 80026fa:	4663      	mov	r3, ip
 80026fc:	1ac5      	subs	r5, r0, r3
 80026fe:	9b02      	ldr	r3, [sp, #8]
 8002700:	1ae2      	subs	r2, r4, r3
 8002702:	42a8      	cmp	r0, r5
 8002704:	419b      	sbcs	r3, r3
 8002706:	425b      	negs	r3, r3
 8002708:	1ad3      	subs	r3, r2, r3
 800270a:	021a      	lsls	r2, r3, #8
 800270c:	d400      	bmi.n	8002710 <__aeabi_dsub+0x30c>
 800270e:	e1d5      	b.n	8002abc <__aeabi_dsub+0x6b8>
 8002710:	4663      	mov	r3, ip
 8002712:	1a1d      	subs	r5, r3, r0
 8002714:	45ac      	cmp	ip, r5
 8002716:	4192      	sbcs	r2, r2
 8002718:	2601      	movs	r6, #1
 800271a:	9b02      	ldr	r3, [sp, #8]
 800271c:	4252      	negs	r2, r2
 800271e:	1b1c      	subs	r4, r3, r4
 8002720:	4688      	mov	r8, r1
 8002722:	1aa4      	subs	r4, r4, r2
 8002724:	400e      	ands	r6, r1
 8002726:	e6f6      	b.n	8002516 <__aeabi_dsub+0x112>
 8002728:	4297      	cmp	r7, r2
 800272a:	d03f      	beq.n	80027ac <__aeabi_dsub+0x3a8>
 800272c:	4652      	mov	r2, sl
 800272e:	2501      	movs	r5, #1
 8002730:	2a38      	cmp	r2, #56	@ 0x38
 8002732:	dd00      	ble.n	8002736 <__aeabi_dsub+0x332>
 8002734:	e74a      	b.n	80025cc <__aeabi_dsub+0x1c8>
 8002736:	2280      	movs	r2, #128	@ 0x80
 8002738:	9b02      	ldr	r3, [sp, #8]
 800273a:	0412      	lsls	r2, r2, #16
 800273c:	4313      	orrs	r3, r2
 800273e:	9302      	str	r3, [sp, #8]
 8002740:	e72d      	b.n	800259e <__aeabi_dsub+0x19a>
 8002742:	003c      	movs	r4, r7
 8002744:	2500      	movs	r5, #0
 8002746:	2200      	movs	r2, #0
 8002748:	e705      	b.n	8002556 <__aeabi_dsub+0x152>
 800274a:	2307      	movs	r3, #7
 800274c:	402b      	ands	r3, r5
 800274e:	2b00      	cmp	r3, #0
 8002750:	d000      	beq.n	8002754 <__aeabi_dsub+0x350>
 8002752:	e6e2      	b.n	800251a <__aeabi_dsub+0x116>
 8002754:	e06b      	b.n	800282e <__aeabi_dsub+0x42a>
 8002756:	46c0      	nop			@ (mov r8, r8)
 8002758:	000007ff 	.word	0x000007ff
 800275c:	ff7fffff 	.word	0xff7fffff
 8002760:	fffff801 	.word	0xfffff801
 8002764:	000007fe 	.word	0x000007fe
 8002768:	0028      	movs	r0, r5
 800276a:	f000 fadf 	bl	8002d2c <__clzsi2>
 800276e:	0003      	movs	r3, r0
 8002770:	3318      	adds	r3, #24
 8002772:	2b1f      	cmp	r3, #31
 8002774:	dc00      	bgt.n	8002778 <__aeabi_dsub+0x374>
 8002776:	e6b4      	b.n	80024e2 <__aeabi_dsub+0xde>
 8002778:	002a      	movs	r2, r5
 800277a:	3808      	subs	r0, #8
 800277c:	4082      	lsls	r2, r0
 800277e:	429f      	cmp	r7, r3
 8002780:	dd00      	ble.n	8002784 <__aeabi_dsub+0x380>
 8002782:	e0b9      	b.n	80028f8 <__aeabi_dsub+0x4f4>
 8002784:	1bdb      	subs	r3, r3, r7
 8002786:	1c58      	adds	r0, r3, #1
 8002788:	281f      	cmp	r0, #31
 800278a:	dc00      	bgt.n	800278e <__aeabi_dsub+0x38a>
 800278c:	e1a0      	b.n	8002ad0 <__aeabi_dsub+0x6cc>
 800278e:	0015      	movs	r5, r2
 8002790:	3b1f      	subs	r3, #31
 8002792:	40dd      	lsrs	r5, r3
 8002794:	2820      	cmp	r0, #32
 8002796:	d005      	beq.n	80027a4 <__aeabi_dsub+0x3a0>
 8002798:	2340      	movs	r3, #64	@ 0x40
 800279a:	1a1b      	subs	r3, r3, r0
 800279c:	409a      	lsls	r2, r3
 800279e:	1e53      	subs	r3, r2, #1
 80027a0:	419a      	sbcs	r2, r3
 80027a2:	4315      	orrs	r5, r2
 80027a4:	2307      	movs	r3, #7
 80027a6:	2700      	movs	r7, #0
 80027a8:	402b      	ands	r3, r5
 80027aa:	e7d0      	b.n	800274e <__aeabi_dsub+0x34a>
 80027ac:	08c0      	lsrs	r0, r0, #3
 80027ae:	0762      	lsls	r2, r4, #29
 80027b0:	4302      	orrs	r2, r0
 80027b2:	08e4      	lsrs	r4, r4, #3
 80027b4:	e737      	b.n	8002626 <__aeabi_dsub+0x222>
 80027b6:	08ea      	lsrs	r2, r5, #3
 80027b8:	0763      	lsls	r3, r4, #29
 80027ba:	431a      	orrs	r2, r3
 80027bc:	4bd3      	ldr	r3, [pc, #844]	@ (8002b0c <__aeabi_dsub+0x708>)
 80027be:	08e4      	lsrs	r4, r4, #3
 80027c0:	429f      	cmp	r7, r3
 80027c2:	d100      	bne.n	80027c6 <__aeabi_dsub+0x3c2>
 80027c4:	e72f      	b.n	8002626 <__aeabi_dsub+0x222>
 80027c6:	0324      	lsls	r4, r4, #12
 80027c8:	0b25      	lsrs	r5, r4, #12
 80027ca:	057c      	lsls	r4, r7, #21
 80027cc:	0d64      	lsrs	r4, r4, #21
 80027ce:	e6c2      	b.n	8002556 <__aeabi_dsub+0x152>
 80027d0:	46ca      	mov	sl, r9
 80027d2:	0022      	movs	r2, r4
 80027d4:	4302      	orrs	r2, r0
 80027d6:	d158      	bne.n	800288a <__aeabi_dsub+0x486>
 80027d8:	4663      	mov	r3, ip
 80027da:	000e      	movs	r6, r1
 80027dc:	9c02      	ldr	r4, [sp, #8]
 80027de:	9303      	str	r3, [sp, #12]
 80027e0:	9b03      	ldr	r3, [sp, #12]
 80027e2:	4657      	mov	r7, sl
 80027e4:	08da      	lsrs	r2, r3, #3
 80027e6:	e7e7      	b.n	80027b8 <__aeabi_dsub+0x3b4>
 80027e8:	4cc9      	ldr	r4, [pc, #804]	@ (8002b10 <__aeabi_dsub+0x70c>)
 80027ea:	1aff      	subs	r7, r7, r3
 80027ec:	4014      	ands	r4, r2
 80027ee:	e692      	b.n	8002516 <__aeabi_dsub+0x112>
 80027f0:	4dc8      	ldr	r5, [pc, #800]	@ (8002b14 <__aeabi_dsub+0x710>)
 80027f2:	1c7a      	adds	r2, r7, #1
 80027f4:	422a      	tst	r2, r5
 80027f6:	d000      	beq.n	80027fa <__aeabi_dsub+0x3f6>
 80027f8:	e084      	b.n	8002904 <__aeabi_dsub+0x500>
 80027fa:	0022      	movs	r2, r4
 80027fc:	4302      	orrs	r2, r0
 80027fe:	2f00      	cmp	r7, #0
 8002800:	d000      	beq.n	8002804 <__aeabi_dsub+0x400>
 8002802:	e0ef      	b.n	80029e4 <__aeabi_dsub+0x5e0>
 8002804:	2a00      	cmp	r2, #0
 8002806:	d100      	bne.n	800280a <__aeabi_dsub+0x406>
 8002808:	e0e5      	b.n	80029d6 <__aeabi_dsub+0x5d2>
 800280a:	4662      	mov	r2, ip
 800280c:	9902      	ldr	r1, [sp, #8]
 800280e:	430a      	orrs	r2, r1
 8002810:	d100      	bne.n	8002814 <__aeabi_dsub+0x410>
 8002812:	e0c5      	b.n	80029a0 <__aeabi_dsub+0x59c>
 8002814:	4663      	mov	r3, ip
 8002816:	18c5      	adds	r5, r0, r3
 8002818:	468c      	mov	ip, r1
 800281a:	4285      	cmp	r5, r0
 800281c:	4180      	sbcs	r0, r0
 800281e:	4464      	add	r4, ip
 8002820:	4240      	negs	r0, r0
 8002822:	1824      	adds	r4, r4, r0
 8002824:	0223      	lsls	r3, r4, #8
 8002826:	d502      	bpl.n	800282e <__aeabi_dsub+0x42a>
 8002828:	4bb9      	ldr	r3, [pc, #740]	@ (8002b10 <__aeabi_dsub+0x70c>)
 800282a:	3701      	adds	r7, #1
 800282c:	401c      	ands	r4, r3
 800282e:	46ba      	mov	sl, r7
 8002830:	9503      	str	r5, [sp, #12]
 8002832:	e7d5      	b.n	80027e0 <__aeabi_dsub+0x3dc>
 8002834:	4662      	mov	r2, ip
 8002836:	1a85      	subs	r5, r0, r2
 8002838:	42a8      	cmp	r0, r5
 800283a:	4192      	sbcs	r2, r2
 800283c:	4252      	negs	r2, r2
 800283e:	4691      	mov	r9, r2
 8002840:	9b02      	ldr	r3, [sp, #8]
 8002842:	1ae3      	subs	r3, r4, r3
 8002844:	001a      	movs	r2, r3
 8002846:	464b      	mov	r3, r9
 8002848:	1ad2      	subs	r2, r2, r3
 800284a:	0013      	movs	r3, r2
 800284c:	4691      	mov	r9, r2
 800284e:	021a      	lsls	r2, r3, #8
 8002850:	d46c      	bmi.n	800292c <__aeabi_dsub+0x528>
 8002852:	464a      	mov	r2, r9
 8002854:	464c      	mov	r4, r9
 8002856:	432a      	orrs	r2, r5
 8002858:	d000      	beq.n	800285c <__aeabi_dsub+0x458>
 800285a:	e63a      	b.n	80024d2 <__aeabi_dsub+0xce>
 800285c:	2600      	movs	r6, #0
 800285e:	2400      	movs	r4, #0
 8002860:	2500      	movs	r5, #0
 8002862:	e678      	b.n	8002556 <__aeabi_dsub+0x152>
 8002864:	9902      	ldr	r1, [sp, #8]
 8002866:	4653      	mov	r3, sl
 8002868:	000d      	movs	r5, r1
 800286a:	3a20      	subs	r2, #32
 800286c:	40d5      	lsrs	r5, r2
 800286e:	2b20      	cmp	r3, #32
 8002870:	d006      	beq.n	8002880 <__aeabi_dsub+0x47c>
 8002872:	2240      	movs	r2, #64	@ 0x40
 8002874:	1ad2      	subs	r2, r2, r3
 8002876:	000b      	movs	r3, r1
 8002878:	4093      	lsls	r3, r2
 800287a:	4662      	mov	r2, ip
 800287c:	431a      	orrs	r2, r3
 800287e:	4693      	mov	fp, r2
 8002880:	465b      	mov	r3, fp
 8002882:	1e5a      	subs	r2, r3, #1
 8002884:	4193      	sbcs	r3, r2
 8002886:	431d      	orrs	r5, r3
 8002888:	e619      	b.n	80024be <__aeabi_dsub+0xba>
 800288a:	4653      	mov	r3, sl
 800288c:	1e5a      	subs	r2, r3, #1
 800288e:	2b01      	cmp	r3, #1
 8002890:	d100      	bne.n	8002894 <__aeabi_dsub+0x490>
 8002892:	e0c6      	b.n	8002a22 <__aeabi_dsub+0x61e>
 8002894:	4e9d      	ldr	r6, [pc, #628]	@ (8002b0c <__aeabi_dsub+0x708>)
 8002896:	45b2      	cmp	sl, r6
 8002898:	d100      	bne.n	800289c <__aeabi_dsub+0x498>
 800289a:	e6bd      	b.n	8002618 <__aeabi_dsub+0x214>
 800289c:	4688      	mov	r8, r1
 800289e:	000e      	movs	r6, r1
 80028a0:	2501      	movs	r5, #1
 80028a2:	2a38      	cmp	r2, #56	@ 0x38
 80028a4:	dc10      	bgt.n	80028c8 <__aeabi_dsub+0x4c4>
 80028a6:	2a1f      	cmp	r2, #31
 80028a8:	dc7f      	bgt.n	80029aa <__aeabi_dsub+0x5a6>
 80028aa:	2120      	movs	r1, #32
 80028ac:	0025      	movs	r5, r4
 80028ae:	1a89      	subs	r1, r1, r2
 80028b0:	0007      	movs	r7, r0
 80028b2:	4088      	lsls	r0, r1
 80028b4:	408d      	lsls	r5, r1
 80028b6:	40d7      	lsrs	r7, r2
 80028b8:	40d4      	lsrs	r4, r2
 80028ba:	1e41      	subs	r1, r0, #1
 80028bc:	4188      	sbcs	r0, r1
 80028be:	9b02      	ldr	r3, [sp, #8]
 80028c0:	433d      	orrs	r5, r7
 80028c2:	1b1b      	subs	r3, r3, r4
 80028c4:	4305      	orrs	r5, r0
 80028c6:	9302      	str	r3, [sp, #8]
 80028c8:	4662      	mov	r2, ip
 80028ca:	1b55      	subs	r5, r2, r5
 80028cc:	45ac      	cmp	ip, r5
 80028ce:	4192      	sbcs	r2, r2
 80028d0:	9b02      	ldr	r3, [sp, #8]
 80028d2:	4252      	negs	r2, r2
 80028d4:	464f      	mov	r7, r9
 80028d6:	1a9c      	subs	r4, r3, r2
 80028d8:	e5f6      	b.n	80024c8 <__aeabi_dsub+0xc4>
 80028da:	2d00      	cmp	r5, #0
 80028dc:	d000      	beq.n	80028e0 <__aeabi_dsub+0x4dc>
 80028de:	e0b7      	b.n	8002a50 <__aeabi_dsub+0x64c>
 80028e0:	2a00      	cmp	r2, #0
 80028e2:	d100      	bne.n	80028e6 <__aeabi_dsub+0x4e2>
 80028e4:	e0f0      	b.n	8002ac8 <__aeabi_dsub+0x6c4>
 80028e6:	2601      	movs	r6, #1
 80028e8:	400e      	ands	r6, r1
 80028ea:	4663      	mov	r3, ip
 80028ec:	9802      	ldr	r0, [sp, #8]
 80028ee:	08d9      	lsrs	r1, r3, #3
 80028f0:	0742      	lsls	r2, r0, #29
 80028f2:	430a      	orrs	r2, r1
 80028f4:	08c4      	lsrs	r4, r0, #3
 80028f6:	e696      	b.n	8002626 <__aeabi_dsub+0x222>
 80028f8:	4c85      	ldr	r4, [pc, #532]	@ (8002b10 <__aeabi_dsub+0x70c>)
 80028fa:	1aff      	subs	r7, r7, r3
 80028fc:	4014      	ands	r4, r2
 80028fe:	0762      	lsls	r2, r4, #29
 8002900:	08e4      	lsrs	r4, r4, #3
 8002902:	e760      	b.n	80027c6 <__aeabi_dsub+0x3c2>
 8002904:	4981      	ldr	r1, [pc, #516]	@ (8002b0c <__aeabi_dsub+0x708>)
 8002906:	428a      	cmp	r2, r1
 8002908:	d100      	bne.n	800290c <__aeabi_dsub+0x508>
 800290a:	e0c9      	b.n	8002aa0 <__aeabi_dsub+0x69c>
 800290c:	4663      	mov	r3, ip
 800290e:	18c1      	adds	r1, r0, r3
 8002910:	4281      	cmp	r1, r0
 8002912:	4180      	sbcs	r0, r0
 8002914:	9b02      	ldr	r3, [sp, #8]
 8002916:	4240      	negs	r0, r0
 8002918:	18e3      	adds	r3, r4, r3
 800291a:	181b      	adds	r3, r3, r0
 800291c:	07dd      	lsls	r5, r3, #31
 800291e:	085c      	lsrs	r4, r3, #1
 8002920:	2307      	movs	r3, #7
 8002922:	0849      	lsrs	r1, r1, #1
 8002924:	430d      	orrs	r5, r1
 8002926:	0017      	movs	r7, r2
 8002928:	402b      	ands	r3, r5
 800292a:	e710      	b.n	800274e <__aeabi_dsub+0x34a>
 800292c:	4663      	mov	r3, ip
 800292e:	1a1d      	subs	r5, r3, r0
 8002930:	45ac      	cmp	ip, r5
 8002932:	4192      	sbcs	r2, r2
 8002934:	2601      	movs	r6, #1
 8002936:	9b02      	ldr	r3, [sp, #8]
 8002938:	4252      	negs	r2, r2
 800293a:	1b1c      	subs	r4, r3, r4
 800293c:	4688      	mov	r8, r1
 800293e:	1aa4      	subs	r4, r4, r2
 8002940:	400e      	ands	r6, r1
 8002942:	e5c6      	b.n	80024d2 <__aeabi_dsub+0xce>
 8002944:	4663      	mov	r3, ip
 8002946:	18c5      	adds	r5, r0, r3
 8002948:	9b02      	ldr	r3, [sp, #8]
 800294a:	4285      	cmp	r5, r0
 800294c:	4180      	sbcs	r0, r0
 800294e:	469c      	mov	ip, r3
 8002950:	4240      	negs	r0, r0
 8002952:	4464      	add	r4, ip
 8002954:	1824      	adds	r4, r4, r0
 8002956:	2701      	movs	r7, #1
 8002958:	0223      	lsls	r3, r4, #8
 800295a:	d400      	bmi.n	800295e <__aeabi_dsub+0x55a>
 800295c:	e6f5      	b.n	800274a <__aeabi_dsub+0x346>
 800295e:	2702      	movs	r7, #2
 8002960:	e641      	b.n	80025e6 <__aeabi_dsub+0x1e2>
 8002962:	4663      	mov	r3, ip
 8002964:	1ac5      	subs	r5, r0, r3
 8002966:	42a8      	cmp	r0, r5
 8002968:	4180      	sbcs	r0, r0
 800296a:	9b02      	ldr	r3, [sp, #8]
 800296c:	4240      	negs	r0, r0
 800296e:	1ae4      	subs	r4, r4, r3
 8002970:	2701      	movs	r7, #1
 8002972:	1a24      	subs	r4, r4, r0
 8002974:	e5a8      	b.n	80024c8 <__aeabi_dsub+0xc4>
 8002976:	9d02      	ldr	r5, [sp, #8]
 8002978:	4652      	mov	r2, sl
 800297a:	002b      	movs	r3, r5
 800297c:	3a20      	subs	r2, #32
 800297e:	40d3      	lsrs	r3, r2
 8002980:	0019      	movs	r1, r3
 8002982:	4653      	mov	r3, sl
 8002984:	2b20      	cmp	r3, #32
 8002986:	d006      	beq.n	8002996 <__aeabi_dsub+0x592>
 8002988:	2240      	movs	r2, #64	@ 0x40
 800298a:	1ad2      	subs	r2, r2, r3
 800298c:	002b      	movs	r3, r5
 800298e:	4093      	lsls	r3, r2
 8002990:	4662      	mov	r2, ip
 8002992:	431a      	orrs	r2, r3
 8002994:	4693      	mov	fp, r2
 8002996:	465d      	mov	r5, fp
 8002998:	1e6b      	subs	r3, r5, #1
 800299a:	419d      	sbcs	r5, r3
 800299c:	430d      	orrs	r5, r1
 800299e:	e615      	b.n	80025cc <__aeabi_dsub+0x1c8>
 80029a0:	0762      	lsls	r2, r4, #29
 80029a2:	08c0      	lsrs	r0, r0, #3
 80029a4:	4302      	orrs	r2, r0
 80029a6:	08e4      	lsrs	r4, r4, #3
 80029a8:	e70d      	b.n	80027c6 <__aeabi_dsub+0x3c2>
 80029aa:	0011      	movs	r1, r2
 80029ac:	0027      	movs	r7, r4
 80029ae:	3920      	subs	r1, #32
 80029b0:	40cf      	lsrs	r7, r1
 80029b2:	2a20      	cmp	r2, #32
 80029b4:	d005      	beq.n	80029c2 <__aeabi_dsub+0x5be>
 80029b6:	2140      	movs	r1, #64	@ 0x40
 80029b8:	1a8a      	subs	r2, r1, r2
 80029ba:	4094      	lsls	r4, r2
 80029bc:	0025      	movs	r5, r4
 80029be:	4305      	orrs	r5, r0
 80029c0:	9503      	str	r5, [sp, #12]
 80029c2:	9d03      	ldr	r5, [sp, #12]
 80029c4:	1e6a      	subs	r2, r5, #1
 80029c6:	4195      	sbcs	r5, r2
 80029c8:	433d      	orrs	r5, r7
 80029ca:	e77d      	b.n	80028c8 <__aeabi_dsub+0x4c4>
 80029cc:	2a00      	cmp	r2, #0
 80029ce:	d100      	bne.n	80029d2 <__aeabi_dsub+0x5ce>
 80029d0:	e744      	b.n	800285c <__aeabi_dsub+0x458>
 80029d2:	2601      	movs	r6, #1
 80029d4:	400e      	ands	r6, r1
 80029d6:	4663      	mov	r3, ip
 80029d8:	08d9      	lsrs	r1, r3, #3
 80029da:	9b02      	ldr	r3, [sp, #8]
 80029dc:	075a      	lsls	r2, r3, #29
 80029de:	430a      	orrs	r2, r1
 80029e0:	08dc      	lsrs	r4, r3, #3
 80029e2:	e6f0      	b.n	80027c6 <__aeabi_dsub+0x3c2>
 80029e4:	2a00      	cmp	r2, #0
 80029e6:	d028      	beq.n	8002a3a <__aeabi_dsub+0x636>
 80029e8:	4662      	mov	r2, ip
 80029ea:	9f02      	ldr	r7, [sp, #8]
 80029ec:	08c0      	lsrs	r0, r0, #3
 80029ee:	433a      	orrs	r2, r7
 80029f0:	d100      	bne.n	80029f4 <__aeabi_dsub+0x5f0>
 80029f2:	e6dc      	b.n	80027ae <__aeabi_dsub+0x3aa>
 80029f4:	0762      	lsls	r2, r4, #29
 80029f6:	4310      	orrs	r0, r2
 80029f8:	2280      	movs	r2, #128	@ 0x80
 80029fa:	08e4      	lsrs	r4, r4, #3
 80029fc:	0312      	lsls	r2, r2, #12
 80029fe:	4214      	tst	r4, r2
 8002a00:	d009      	beq.n	8002a16 <__aeabi_dsub+0x612>
 8002a02:	08fd      	lsrs	r5, r7, #3
 8002a04:	4215      	tst	r5, r2
 8002a06:	d106      	bne.n	8002a16 <__aeabi_dsub+0x612>
 8002a08:	4663      	mov	r3, ip
 8002a0a:	2601      	movs	r6, #1
 8002a0c:	002c      	movs	r4, r5
 8002a0e:	08d8      	lsrs	r0, r3, #3
 8002a10:	077b      	lsls	r3, r7, #29
 8002a12:	4318      	orrs	r0, r3
 8002a14:	400e      	ands	r6, r1
 8002a16:	0f42      	lsrs	r2, r0, #29
 8002a18:	00c0      	lsls	r0, r0, #3
 8002a1a:	08c0      	lsrs	r0, r0, #3
 8002a1c:	0752      	lsls	r2, r2, #29
 8002a1e:	4302      	orrs	r2, r0
 8002a20:	e601      	b.n	8002626 <__aeabi_dsub+0x222>
 8002a22:	4663      	mov	r3, ip
 8002a24:	1a1d      	subs	r5, r3, r0
 8002a26:	45ac      	cmp	ip, r5
 8002a28:	4192      	sbcs	r2, r2
 8002a2a:	9b02      	ldr	r3, [sp, #8]
 8002a2c:	4252      	negs	r2, r2
 8002a2e:	1b1c      	subs	r4, r3, r4
 8002a30:	000e      	movs	r6, r1
 8002a32:	4688      	mov	r8, r1
 8002a34:	2701      	movs	r7, #1
 8002a36:	1aa4      	subs	r4, r4, r2
 8002a38:	e546      	b.n	80024c8 <__aeabi_dsub+0xc4>
 8002a3a:	4663      	mov	r3, ip
 8002a3c:	08d9      	lsrs	r1, r3, #3
 8002a3e:	9b02      	ldr	r3, [sp, #8]
 8002a40:	075a      	lsls	r2, r3, #29
 8002a42:	430a      	orrs	r2, r1
 8002a44:	08dc      	lsrs	r4, r3, #3
 8002a46:	e5ee      	b.n	8002626 <__aeabi_dsub+0x222>
 8002a48:	4663      	mov	r3, ip
 8002a4a:	9c02      	ldr	r4, [sp, #8]
 8002a4c:	9303      	str	r3, [sp, #12]
 8002a4e:	e6c7      	b.n	80027e0 <__aeabi_dsub+0x3dc>
 8002a50:	08c0      	lsrs	r0, r0, #3
 8002a52:	2a00      	cmp	r2, #0
 8002a54:	d100      	bne.n	8002a58 <__aeabi_dsub+0x654>
 8002a56:	e6aa      	b.n	80027ae <__aeabi_dsub+0x3aa>
 8002a58:	0762      	lsls	r2, r4, #29
 8002a5a:	4310      	orrs	r0, r2
 8002a5c:	2280      	movs	r2, #128	@ 0x80
 8002a5e:	08e4      	lsrs	r4, r4, #3
 8002a60:	0312      	lsls	r2, r2, #12
 8002a62:	4214      	tst	r4, r2
 8002a64:	d0d7      	beq.n	8002a16 <__aeabi_dsub+0x612>
 8002a66:	9f02      	ldr	r7, [sp, #8]
 8002a68:	08fd      	lsrs	r5, r7, #3
 8002a6a:	4215      	tst	r5, r2
 8002a6c:	d1d3      	bne.n	8002a16 <__aeabi_dsub+0x612>
 8002a6e:	4663      	mov	r3, ip
 8002a70:	2601      	movs	r6, #1
 8002a72:	08d8      	lsrs	r0, r3, #3
 8002a74:	077b      	lsls	r3, r7, #29
 8002a76:	002c      	movs	r4, r5
 8002a78:	4318      	orrs	r0, r3
 8002a7a:	400e      	ands	r6, r1
 8002a7c:	e7cb      	b.n	8002a16 <__aeabi_dsub+0x612>
 8002a7e:	000a      	movs	r2, r1
 8002a80:	0027      	movs	r7, r4
 8002a82:	3a20      	subs	r2, #32
 8002a84:	40d7      	lsrs	r7, r2
 8002a86:	2920      	cmp	r1, #32
 8002a88:	d005      	beq.n	8002a96 <__aeabi_dsub+0x692>
 8002a8a:	2240      	movs	r2, #64	@ 0x40
 8002a8c:	1a52      	subs	r2, r2, r1
 8002a8e:	4094      	lsls	r4, r2
 8002a90:	0025      	movs	r5, r4
 8002a92:	4305      	orrs	r5, r0
 8002a94:	9503      	str	r5, [sp, #12]
 8002a96:	9d03      	ldr	r5, [sp, #12]
 8002a98:	1e6a      	subs	r2, r5, #1
 8002a9a:	4195      	sbcs	r5, r2
 8002a9c:	432f      	orrs	r7, r5
 8002a9e:	e610      	b.n	80026c2 <__aeabi_dsub+0x2be>
 8002aa0:	0014      	movs	r4, r2
 8002aa2:	2500      	movs	r5, #0
 8002aa4:	2200      	movs	r2, #0
 8002aa6:	e556      	b.n	8002556 <__aeabi_dsub+0x152>
 8002aa8:	9b02      	ldr	r3, [sp, #8]
 8002aaa:	4460      	add	r0, ip
 8002aac:	4699      	mov	r9, r3
 8002aae:	4560      	cmp	r0, ip
 8002ab0:	4192      	sbcs	r2, r2
 8002ab2:	444c      	add	r4, r9
 8002ab4:	4252      	negs	r2, r2
 8002ab6:	0005      	movs	r5, r0
 8002ab8:	18a4      	adds	r4, r4, r2
 8002aba:	e74c      	b.n	8002956 <__aeabi_dsub+0x552>
 8002abc:	001a      	movs	r2, r3
 8002abe:	001c      	movs	r4, r3
 8002ac0:	432a      	orrs	r2, r5
 8002ac2:	d000      	beq.n	8002ac6 <__aeabi_dsub+0x6c2>
 8002ac4:	e6b3      	b.n	800282e <__aeabi_dsub+0x42a>
 8002ac6:	e6c9      	b.n	800285c <__aeabi_dsub+0x458>
 8002ac8:	2480      	movs	r4, #128	@ 0x80
 8002aca:	2600      	movs	r6, #0
 8002acc:	0324      	lsls	r4, r4, #12
 8002ace:	e5ae      	b.n	800262e <__aeabi_dsub+0x22a>
 8002ad0:	2120      	movs	r1, #32
 8002ad2:	2500      	movs	r5, #0
 8002ad4:	1a09      	subs	r1, r1, r0
 8002ad6:	e517      	b.n	8002508 <__aeabi_dsub+0x104>
 8002ad8:	2200      	movs	r2, #0
 8002ada:	2500      	movs	r5, #0
 8002adc:	4c0b      	ldr	r4, [pc, #44]	@ (8002b0c <__aeabi_dsub+0x708>)
 8002ade:	e53a      	b.n	8002556 <__aeabi_dsub+0x152>
 8002ae0:	2d00      	cmp	r5, #0
 8002ae2:	d100      	bne.n	8002ae6 <__aeabi_dsub+0x6e2>
 8002ae4:	e5f6      	b.n	80026d4 <__aeabi_dsub+0x2d0>
 8002ae6:	464b      	mov	r3, r9
 8002ae8:	1bda      	subs	r2, r3, r7
 8002aea:	4692      	mov	sl, r2
 8002aec:	2f00      	cmp	r7, #0
 8002aee:	d100      	bne.n	8002af2 <__aeabi_dsub+0x6ee>
 8002af0:	e66f      	b.n	80027d2 <__aeabi_dsub+0x3ce>
 8002af2:	2a38      	cmp	r2, #56	@ 0x38
 8002af4:	dc05      	bgt.n	8002b02 <__aeabi_dsub+0x6fe>
 8002af6:	2680      	movs	r6, #128	@ 0x80
 8002af8:	0436      	lsls	r6, r6, #16
 8002afa:	4334      	orrs	r4, r6
 8002afc:	4688      	mov	r8, r1
 8002afe:	000e      	movs	r6, r1
 8002b00:	e6d1      	b.n	80028a6 <__aeabi_dsub+0x4a2>
 8002b02:	4688      	mov	r8, r1
 8002b04:	000e      	movs	r6, r1
 8002b06:	2501      	movs	r5, #1
 8002b08:	e6de      	b.n	80028c8 <__aeabi_dsub+0x4c4>
 8002b0a:	46c0      	nop			@ (mov r8, r8)
 8002b0c:	000007ff 	.word	0x000007ff
 8002b10:	ff7fffff 	.word	0xff7fffff
 8002b14:	000007fe 	.word	0x000007fe
 8002b18:	2d00      	cmp	r5, #0
 8002b1a:	d100      	bne.n	8002b1e <__aeabi_dsub+0x71a>
 8002b1c:	e668      	b.n	80027f0 <__aeabi_dsub+0x3ec>
 8002b1e:	464b      	mov	r3, r9
 8002b20:	1bd9      	subs	r1, r3, r7
 8002b22:	2f00      	cmp	r7, #0
 8002b24:	d101      	bne.n	8002b2a <__aeabi_dsub+0x726>
 8002b26:	468a      	mov	sl, r1
 8002b28:	e5a7      	b.n	800267a <__aeabi_dsub+0x276>
 8002b2a:	2701      	movs	r7, #1
 8002b2c:	2938      	cmp	r1, #56	@ 0x38
 8002b2e:	dd00      	ble.n	8002b32 <__aeabi_dsub+0x72e>
 8002b30:	e5c7      	b.n	80026c2 <__aeabi_dsub+0x2be>
 8002b32:	2280      	movs	r2, #128	@ 0x80
 8002b34:	0412      	lsls	r2, r2, #16
 8002b36:	4314      	orrs	r4, r2
 8002b38:	e5af      	b.n	800269a <__aeabi_dsub+0x296>
 8002b3a:	46c0      	nop			@ (mov r8, r8)

08002b3c <__aeabi_dcmpun>:
 8002b3c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002b3e:	46c6      	mov	lr, r8
 8002b40:	031e      	lsls	r6, r3, #12
 8002b42:	0b36      	lsrs	r6, r6, #12
 8002b44:	46b0      	mov	r8, r6
 8002b46:	4e0d      	ldr	r6, [pc, #52]	@ (8002b7c <__aeabi_dcmpun+0x40>)
 8002b48:	030c      	lsls	r4, r1, #12
 8002b4a:	004d      	lsls	r5, r1, #1
 8002b4c:	005f      	lsls	r7, r3, #1
 8002b4e:	b500      	push	{lr}
 8002b50:	0b24      	lsrs	r4, r4, #12
 8002b52:	0d6d      	lsrs	r5, r5, #21
 8002b54:	0d7f      	lsrs	r7, r7, #21
 8002b56:	42b5      	cmp	r5, r6
 8002b58:	d00b      	beq.n	8002b72 <__aeabi_dcmpun+0x36>
 8002b5a:	4908      	ldr	r1, [pc, #32]	@ (8002b7c <__aeabi_dcmpun+0x40>)
 8002b5c:	2000      	movs	r0, #0
 8002b5e:	428f      	cmp	r7, r1
 8002b60:	d104      	bne.n	8002b6c <__aeabi_dcmpun+0x30>
 8002b62:	4646      	mov	r6, r8
 8002b64:	4316      	orrs	r6, r2
 8002b66:	0030      	movs	r0, r6
 8002b68:	1e43      	subs	r3, r0, #1
 8002b6a:	4198      	sbcs	r0, r3
 8002b6c:	bc80      	pop	{r7}
 8002b6e:	46b8      	mov	r8, r7
 8002b70:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002b72:	4304      	orrs	r4, r0
 8002b74:	2001      	movs	r0, #1
 8002b76:	2c00      	cmp	r4, #0
 8002b78:	d1f8      	bne.n	8002b6c <__aeabi_dcmpun+0x30>
 8002b7a:	e7ee      	b.n	8002b5a <__aeabi_dcmpun+0x1e>
 8002b7c:	000007ff 	.word	0x000007ff

08002b80 <__aeabi_d2iz>:
 8002b80:	000b      	movs	r3, r1
 8002b82:	0002      	movs	r2, r0
 8002b84:	b570      	push	{r4, r5, r6, lr}
 8002b86:	4d16      	ldr	r5, [pc, #88]	@ (8002be0 <__aeabi_d2iz+0x60>)
 8002b88:	030c      	lsls	r4, r1, #12
 8002b8a:	b082      	sub	sp, #8
 8002b8c:	0049      	lsls	r1, r1, #1
 8002b8e:	2000      	movs	r0, #0
 8002b90:	9200      	str	r2, [sp, #0]
 8002b92:	9301      	str	r3, [sp, #4]
 8002b94:	0b24      	lsrs	r4, r4, #12
 8002b96:	0d49      	lsrs	r1, r1, #21
 8002b98:	0fde      	lsrs	r6, r3, #31
 8002b9a:	42a9      	cmp	r1, r5
 8002b9c:	dd04      	ble.n	8002ba8 <__aeabi_d2iz+0x28>
 8002b9e:	4811      	ldr	r0, [pc, #68]	@ (8002be4 <__aeabi_d2iz+0x64>)
 8002ba0:	4281      	cmp	r1, r0
 8002ba2:	dd03      	ble.n	8002bac <__aeabi_d2iz+0x2c>
 8002ba4:	4b10      	ldr	r3, [pc, #64]	@ (8002be8 <__aeabi_d2iz+0x68>)
 8002ba6:	18f0      	adds	r0, r6, r3
 8002ba8:	b002      	add	sp, #8
 8002baa:	bd70      	pop	{r4, r5, r6, pc}
 8002bac:	2080      	movs	r0, #128	@ 0x80
 8002bae:	0340      	lsls	r0, r0, #13
 8002bb0:	4320      	orrs	r0, r4
 8002bb2:	4c0e      	ldr	r4, [pc, #56]	@ (8002bec <__aeabi_d2iz+0x6c>)
 8002bb4:	1a64      	subs	r4, r4, r1
 8002bb6:	2c1f      	cmp	r4, #31
 8002bb8:	dd08      	ble.n	8002bcc <__aeabi_d2iz+0x4c>
 8002bba:	4b0d      	ldr	r3, [pc, #52]	@ (8002bf0 <__aeabi_d2iz+0x70>)
 8002bbc:	1a5b      	subs	r3, r3, r1
 8002bbe:	40d8      	lsrs	r0, r3
 8002bc0:	0003      	movs	r3, r0
 8002bc2:	4258      	negs	r0, r3
 8002bc4:	2e00      	cmp	r6, #0
 8002bc6:	d1ef      	bne.n	8002ba8 <__aeabi_d2iz+0x28>
 8002bc8:	0018      	movs	r0, r3
 8002bca:	e7ed      	b.n	8002ba8 <__aeabi_d2iz+0x28>
 8002bcc:	4b09      	ldr	r3, [pc, #36]	@ (8002bf4 <__aeabi_d2iz+0x74>)
 8002bce:	9a00      	ldr	r2, [sp, #0]
 8002bd0:	469c      	mov	ip, r3
 8002bd2:	0003      	movs	r3, r0
 8002bd4:	4461      	add	r1, ip
 8002bd6:	408b      	lsls	r3, r1
 8002bd8:	40e2      	lsrs	r2, r4
 8002bda:	4313      	orrs	r3, r2
 8002bdc:	e7f1      	b.n	8002bc2 <__aeabi_d2iz+0x42>
 8002bde:	46c0      	nop			@ (mov r8, r8)
 8002be0:	000003fe 	.word	0x000003fe
 8002be4:	0000041d 	.word	0x0000041d
 8002be8:	7fffffff 	.word	0x7fffffff
 8002bec:	00000433 	.word	0x00000433
 8002bf0:	00000413 	.word	0x00000413
 8002bf4:	fffffbed 	.word	0xfffffbed

08002bf8 <__aeabi_i2d>:
 8002bf8:	b570      	push	{r4, r5, r6, lr}
 8002bfa:	2800      	cmp	r0, #0
 8002bfc:	d016      	beq.n	8002c2c <__aeabi_i2d+0x34>
 8002bfe:	17c3      	asrs	r3, r0, #31
 8002c00:	18c5      	adds	r5, r0, r3
 8002c02:	405d      	eors	r5, r3
 8002c04:	0fc4      	lsrs	r4, r0, #31
 8002c06:	0028      	movs	r0, r5
 8002c08:	f000 f890 	bl	8002d2c <__clzsi2>
 8002c0c:	4b10      	ldr	r3, [pc, #64]	@ (8002c50 <__aeabi_i2d+0x58>)
 8002c0e:	1a1b      	subs	r3, r3, r0
 8002c10:	055b      	lsls	r3, r3, #21
 8002c12:	0d5b      	lsrs	r3, r3, #21
 8002c14:	280a      	cmp	r0, #10
 8002c16:	dc14      	bgt.n	8002c42 <__aeabi_i2d+0x4a>
 8002c18:	0002      	movs	r2, r0
 8002c1a:	002e      	movs	r6, r5
 8002c1c:	3215      	adds	r2, #21
 8002c1e:	4096      	lsls	r6, r2
 8002c20:	220b      	movs	r2, #11
 8002c22:	1a12      	subs	r2, r2, r0
 8002c24:	40d5      	lsrs	r5, r2
 8002c26:	032d      	lsls	r5, r5, #12
 8002c28:	0b2d      	lsrs	r5, r5, #12
 8002c2a:	e003      	b.n	8002c34 <__aeabi_i2d+0x3c>
 8002c2c:	2400      	movs	r4, #0
 8002c2e:	2300      	movs	r3, #0
 8002c30:	2500      	movs	r5, #0
 8002c32:	2600      	movs	r6, #0
 8002c34:	051b      	lsls	r3, r3, #20
 8002c36:	432b      	orrs	r3, r5
 8002c38:	07e4      	lsls	r4, r4, #31
 8002c3a:	4323      	orrs	r3, r4
 8002c3c:	0030      	movs	r0, r6
 8002c3e:	0019      	movs	r1, r3
 8002c40:	bd70      	pop	{r4, r5, r6, pc}
 8002c42:	380b      	subs	r0, #11
 8002c44:	4085      	lsls	r5, r0
 8002c46:	032d      	lsls	r5, r5, #12
 8002c48:	2600      	movs	r6, #0
 8002c4a:	0b2d      	lsrs	r5, r5, #12
 8002c4c:	e7f2      	b.n	8002c34 <__aeabi_i2d+0x3c>
 8002c4e:	46c0      	nop			@ (mov r8, r8)
 8002c50:	0000041e 	.word	0x0000041e

08002c54 <__aeabi_ui2d>:
 8002c54:	b510      	push	{r4, lr}
 8002c56:	1e04      	subs	r4, r0, #0
 8002c58:	d010      	beq.n	8002c7c <__aeabi_ui2d+0x28>
 8002c5a:	f000 f867 	bl	8002d2c <__clzsi2>
 8002c5e:	4b0e      	ldr	r3, [pc, #56]	@ (8002c98 <__aeabi_ui2d+0x44>)
 8002c60:	1a1b      	subs	r3, r3, r0
 8002c62:	055b      	lsls	r3, r3, #21
 8002c64:	0d5b      	lsrs	r3, r3, #21
 8002c66:	280a      	cmp	r0, #10
 8002c68:	dc0f      	bgt.n	8002c8a <__aeabi_ui2d+0x36>
 8002c6a:	220b      	movs	r2, #11
 8002c6c:	0021      	movs	r1, r4
 8002c6e:	1a12      	subs	r2, r2, r0
 8002c70:	40d1      	lsrs	r1, r2
 8002c72:	3015      	adds	r0, #21
 8002c74:	030a      	lsls	r2, r1, #12
 8002c76:	4084      	lsls	r4, r0
 8002c78:	0b12      	lsrs	r2, r2, #12
 8002c7a:	e001      	b.n	8002c80 <__aeabi_ui2d+0x2c>
 8002c7c:	2300      	movs	r3, #0
 8002c7e:	2200      	movs	r2, #0
 8002c80:	051b      	lsls	r3, r3, #20
 8002c82:	4313      	orrs	r3, r2
 8002c84:	0020      	movs	r0, r4
 8002c86:	0019      	movs	r1, r3
 8002c88:	bd10      	pop	{r4, pc}
 8002c8a:	0022      	movs	r2, r4
 8002c8c:	380b      	subs	r0, #11
 8002c8e:	4082      	lsls	r2, r0
 8002c90:	0312      	lsls	r2, r2, #12
 8002c92:	2400      	movs	r4, #0
 8002c94:	0b12      	lsrs	r2, r2, #12
 8002c96:	e7f3      	b.n	8002c80 <__aeabi_ui2d+0x2c>
 8002c98:	0000041e 	.word	0x0000041e

08002c9c <__aeabi_f2d>:
 8002c9c:	b570      	push	{r4, r5, r6, lr}
 8002c9e:	0242      	lsls	r2, r0, #9
 8002ca0:	0043      	lsls	r3, r0, #1
 8002ca2:	0fc4      	lsrs	r4, r0, #31
 8002ca4:	20fe      	movs	r0, #254	@ 0xfe
 8002ca6:	0e1b      	lsrs	r3, r3, #24
 8002ca8:	1c59      	adds	r1, r3, #1
 8002caa:	0a55      	lsrs	r5, r2, #9
 8002cac:	4208      	tst	r0, r1
 8002cae:	d00c      	beq.n	8002cca <__aeabi_f2d+0x2e>
 8002cb0:	21e0      	movs	r1, #224	@ 0xe0
 8002cb2:	0089      	lsls	r1, r1, #2
 8002cb4:	468c      	mov	ip, r1
 8002cb6:	076d      	lsls	r5, r5, #29
 8002cb8:	0b12      	lsrs	r2, r2, #12
 8002cba:	4463      	add	r3, ip
 8002cbc:	051b      	lsls	r3, r3, #20
 8002cbe:	4313      	orrs	r3, r2
 8002cc0:	07e4      	lsls	r4, r4, #31
 8002cc2:	4323      	orrs	r3, r4
 8002cc4:	0028      	movs	r0, r5
 8002cc6:	0019      	movs	r1, r3
 8002cc8:	bd70      	pop	{r4, r5, r6, pc}
 8002cca:	2b00      	cmp	r3, #0
 8002ccc:	d114      	bne.n	8002cf8 <__aeabi_f2d+0x5c>
 8002cce:	2d00      	cmp	r5, #0
 8002cd0:	d01b      	beq.n	8002d0a <__aeabi_f2d+0x6e>
 8002cd2:	0028      	movs	r0, r5
 8002cd4:	f000 f82a 	bl	8002d2c <__clzsi2>
 8002cd8:	280a      	cmp	r0, #10
 8002cda:	dc1c      	bgt.n	8002d16 <__aeabi_f2d+0x7a>
 8002cdc:	230b      	movs	r3, #11
 8002cde:	002a      	movs	r2, r5
 8002ce0:	1a1b      	subs	r3, r3, r0
 8002ce2:	40da      	lsrs	r2, r3
 8002ce4:	0003      	movs	r3, r0
 8002ce6:	3315      	adds	r3, #21
 8002ce8:	409d      	lsls	r5, r3
 8002cea:	4b0e      	ldr	r3, [pc, #56]	@ (8002d24 <__aeabi_f2d+0x88>)
 8002cec:	0312      	lsls	r2, r2, #12
 8002cee:	1a1b      	subs	r3, r3, r0
 8002cf0:	055b      	lsls	r3, r3, #21
 8002cf2:	0b12      	lsrs	r2, r2, #12
 8002cf4:	0d5b      	lsrs	r3, r3, #21
 8002cf6:	e7e1      	b.n	8002cbc <__aeabi_f2d+0x20>
 8002cf8:	2d00      	cmp	r5, #0
 8002cfa:	d009      	beq.n	8002d10 <__aeabi_f2d+0x74>
 8002cfc:	0b13      	lsrs	r3, r2, #12
 8002cfe:	2280      	movs	r2, #128	@ 0x80
 8002d00:	0312      	lsls	r2, r2, #12
 8002d02:	431a      	orrs	r2, r3
 8002d04:	076d      	lsls	r5, r5, #29
 8002d06:	4b08      	ldr	r3, [pc, #32]	@ (8002d28 <__aeabi_f2d+0x8c>)
 8002d08:	e7d8      	b.n	8002cbc <__aeabi_f2d+0x20>
 8002d0a:	2300      	movs	r3, #0
 8002d0c:	2200      	movs	r2, #0
 8002d0e:	e7d5      	b.n	8002cbc <__aeabi_f2d+0x20>
 8002d10:	2200      	movs	r2, #0
 8002d12:	4b05      	ldr	r3, [pc, #20]	@ (8002d28 <__aeabi_f2d+0x8c>)
 8002d14:	e7d2      	b.n	8002cbc <__aeabi_f2d+0x20>
 8002d16:	0003      	movs	r3, r0
 8002d18:	002a      	movs	r2, r5
 8002d1a:	3b0b      	subs	r3, #11
 8002d1c:	409a      	lsls	r2, r3
 8002d1e:	2500      	movs	r5, #0
 8002d20:	e7e3      	b.n	8002cea <__aeabi_f2d+0x4e>
 8002d22:	46c0      	nop			@ (mov r8, r8)
 8002d24:	00000389 	.word	0x00000389
 8002d28:	000007ff 	.word	0x000007ff

08002d2c <__clzsi2>:
 8002d2c:	211c      	movs	r1, #28
 8002d2e:	2301      	movs	r3, #1
 8002d30:	041b      	lsls	r3, r3, #16
 8002d32:	4298      	cmp	r0, r3
 8002d34:	d301      	bcc.n	8002d3a <__clzsi2+0xe>
 8002d36:	0c00      	lsrs	r0, r0, #16
 8002d38:	3910      	subs	r1, #16
 8002d3a:	0a1b      	lsrs	r3, r3, #8
 8002d3c:	4298      	cmp	r0, r3
 8002d3e:	d301      	bcc.n	8002d44 <__clzsi2+0x18>
 8002d40:	0a00      	lsrs	r0, r0, #8
 8002d42:	3908      	subs	r1, #8
 8002d44:	091b      	lsrs	r3, r3, #4
 8002d46:	4298      	cmp	r0, r3
 8002d48:	d301      	bcc.n	8002d4e <__clzsi2+0x22>
 8002d4a:	0900      	lsrs	r0, r0, #4
 8002d4c:	3904      	subs	r1, #4
 8002d4e:	a202      	add	r2, pc, #8	@ (adr r2, 8002d58 <__clzsi2+0x2c>)
 8002d50:	5c10      	ldrb	r0, [r2, r0]
 8002d52:	1840      	adds	r0, r0, r1
 8002d54:	4770      	bx	lr
 8002d56:	46c0      	nop			@ (mov r8, r8)
 8002d58:	02020304 	.word	0x02020304
 8002d5c:	01010101 	.word	0x01010101
	...

08002d68 <__clzdi2>:
 8002d68:	b510      	push	{r4, lr}
 8002d6a:	2900      	cmp	r1, #0
 8002d6c:	d103      	bne.n	8002d76 <__clzdi2+0xe>
 8002d6e:	f7ff ffdd 	bl	8002d2c <__clzsi2>
 8002d72:	3020      	adds	r0, #32
 8002d74:	e002      	b.n	8002d7c <__clzdi2+0x14>
 8002d76:	0008      	movs	r0, r1
 8002d78:	f7ff ffd8 	bl	8002d2c <__clzsi2>
 8002d7c:	bd10      	pop	{r4, pc}
 8002d7e:	46c0      	nop			@ (mov r8, r8)

08002d80 <drawPixel>:
extern uint8_t _rowstart;       ///< Some displays need this changed to offset
extern uint8_t _xstart;
extern uint8_t _ystart;

void drawPixel(int16_t x, int16_t y, uint16_t color)
{
 8002d80:	b590      	push	{r4, r7, lr}
 8002d82:	b083      	sub	sp, #12
 8002d84:	af00      	add	r7, sp, #0
 8002d86:	0004      	movs	r4, r0
 8002d88:	0008      	movs	r0, r1
 8002d8a:	0011      	movs	r1, r2
 8002d8c:	1dbb      	adds	r3, r7, #6
 8002d8e:	1c22      	adds	r2, r4, #0
 8002d90:	801a      	strh	r2, [r3, #0]
 8002d92:	1d3b      	adds	r3, r7, #4
 8002d94:	1c02      	adds	r2, r0, #0
 8002d96:	801a      	strh	r2, [r3, #0]
 8002d98:	1cbb      	adds	r3, r7, #2
 8002d9a:	1c0a      	adds	r2, r1, #0
 8002d9c:	801a      	strh	r2, [r3, #0]
	ST7735_DrawPixel(y,x, color);
 8002d9e:	1d3b      	adds	r3, r7, #4
 8002da0:	8818      	ldrh	r0, [r3, #0]
 8002da2:	1dbb      	adds	r3, r7, #6
 8002da4:	8819      	ldrh	r1, [r3, #0]
 8002da6:	1cbb      	adds	r3, r7, #2
 8002da8:	881b      	ldrh	r3, [r3, #0]
 8002daa:	001a      	movs	r2, r3
 8002dac:	f000 fd00 	bl	80037b0 <ST7735_DrawPixel>
}
 8002db0:	46c0      	nop			@ (mov r8, r8)
 8002db2:	46bd      	mov	sp, r7
 8002db4:	b003      	add	sp, #12
 8002db6:	bd90      	pop	{r4, r7, pc}

08002db8 <fillRect>:

void fillRect(int16_t x, int16_t y, int16_t w, int16_t h, uint16_t color)
{
 8002db8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002dba:	46c6      	mov	lr, r8
 8002dbc:	b500      	push	{lr}
 8002dbe:	b090      	sub	sp, #64	@ 0x40
 8002dc0:	af04      	add	r7, sp, #16
 8002dc2:	468c      	mov	ip, r1
 8002dc4:	0016      	movs	r6, r2
 8002dc6:	0019      	movs	r1, r3
 8002dc8:	221e      	movs	r2, #30
 8002dca:	18ba      	adds	r2, r7, r2
 8002dcc:	1c03      	adds	r3, r0, #0
 8002dce:	8013      	strh	r3, [r2, #0]
 8002dd0:	231c      	movs	r3, #28
 8002dd2:	18fb      	adds	r3, r7, r3
 8002dd4:	4662      	mov	r2, ip
 8002dd6:	801a      	strh	r2, [r3, #0]
 8002dd8:	201a      	movs	r0, #26
 8002dda:	183b      	adds	r3, r7, r0
 8002ddc:	1c32      	adds	r2, r6, #0
 8002dde:	801a      	strh	r2, [r3, #0]
 8002de0:	2018      	movs	r0, #24
 8002de2:	183b      	adds	r3, r7, r0
 8002de4:	1c0a      	adds	r2, r1, #0
 8002de6:	801a      	strh	r2, [r3, #0]
 8002de8:	466b      	mov	r3, sp
 8002dea:	4698      	mov	r8, r3
	uint16_t pallette[] = {color};
 8002dec:	230c      	movs	r3, #12
 8002dee:	0001      	movs	r1, r0
 8002df0:	185e      	adds	r6, r3, r1
 8002df2:	19f2      	adds	r2, r6, r7
 8002df4:	2030      	movs	r0, #48	@ 0x30
 8002df6:	1846      	adds	r6, r0, r1
 8002df8:	19f3      	adds	r3, r6, r7
 8002dfa:	881b      	ldrh	r3, [r3, #0]
 8002dfc:	8013      	strh	r3, [r2, #0]
	    uint16_t pixels[w*h][2];
 8002dfe:	201a      	movs	r0, #26
 8002e00:	183b      	adds	r3, r7, r0
 8002e02:	2200      	movs	r2, #0
 8002e04:	5e9b      	ldrsh	r3, [r3, r2]
 8002e06:	187a      	adds	r2, r7, r1
 8002e08:	2000      	movs	r0, #0
 8002e0a:	5e12      	ldrsh	r2, [r2, r0]
 8002e0c:	4353      	muls	r3, r2
 8002e0e:	1e5a      	subs	r2, r3, #1
 8002e10:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8002e12:	001a      	movs	r2, r3
 8002e14:	60ba      	str	r2, [r7, #8]
 8002e16:	2200      	movs	r2, #0
 8002e18:	60fa      	str	r2, [r7, #12]
 8002e1a:	68b8      	ldr	r0, [r7, #8]
 8002e1c:	68f9      	ldr	r1, [r7, #12]
 8002e1e:	0002      	movs	r2, r0
 8002e20:	0ed2      	lsrs	r2, r2, #27
 8002e22:	000e      	movs	r6, r1
 8002e24:	0176      	lsls	r6, r6, #5
 8002e26:	617e      	str	r6, [r7, #20]
 8002e28:	697e      	ldr	r6, [r7, #20]
 8002e2a:	4316      	orrs	r6, r2
 8002e2c:	617e      	str	r6, [r7, #20]
 8002e2e:	0002      	movs	r2, r0
 8002e30:	0152      	lsls	r2, r2, #5
 8002e32:	613a      	str	r2, [r7, #16]
 8002e34:	001a      	movs	r2, r3
 8002e36:	603a      	str	r2, [r7, #0]
 8002e38:	2200      	movs	r2, #0
 8002e3a:	607a      	str	r2, [r7, #4]
 8002e3c:	6838      	ldr	r0, [r7, #0]
 8002e3e:	6879      	ldr	r1, [r7, #4]
 8002e40:	0002      	movs	r2, r0
 8002e42:	0ed2      	lsrs	r2, r2, #27
 8002e44:	000e      	movs	r6, r1
 8002e46:	0175      	lsls	r5, r6, #5
 8002e48:	4315      	orrs	r5, r2
 8002e4a:	0002      	movs	r2, r0
 8002e4c:	0154      	lsls	r4, r2, #5
 8002e4e:	009b      	lsls	r3, r3, #2
 8002e50:	3307      	adds	r3, #7
 8002e52:	08db      	lsrs	r3, r3, #3
 8002e54:	00db      	lsls	r3, r3, #3
 8002e56:	466a      	mov	r2, sp
 8002e58:	1ad2      	subs	r2, r2, r3
 8002e5a:	4695      	mov	sp, r2
 8002e5c:	ab04      	add	r3, sp, #16
 8002e5e:	3301      	adds	r3, #1
 8002e60:	085b      	lsrs	r3, r3, #1
 8002e62:	005b      	lsls	r3, r3, #1
 8002e64:	62bb      	str	r3, [r7, #40]	@ 0x28

	    pixels[0][0] = 0;
 8002e66:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002e68:	2200      	movs	r2, #0
 8002e6a:	801a      	strh	r2, [r3, #0]
	    pixels[0][1] = w*h;
 8002e6c:	201a      	movs	r0, #26
 8002e6e:	183b      	adds	r3, r7, r0
 8002e70:	881b      	ldrh	r3, [r3, #0]
 8002e72:	2118      	movs	r1, #24
 8002e74:	187a      	adds	r2, r7, r1
 8002e76:	8812      	ldrh	r2, [r2, #0]
 8002e78:	4353      	muls	r3, r2
 8002e7a:	b29a      	uxth	r2, r3
 8002e7c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002e7e:	805a      	strh	r2, [r3, #2]
	    drawImage(pixels, pallette, x, y, w, h, 1);
 8002e80:	221e      	movs	r2, #30
 8002e82:	18bb      	adds	r3, r7, r2
 8002e84:	881c      	ldrh	r4, [r3, #0]
 8002e86:	231c      	movs	r3, #28
 8002e88:	18fb      	adds	r3, r7, r3
 8002e8a:	881d      	ldrh	r5, [r3, #0]
 8002e8c:	183b      	adds	r3, r7, r0
 8002e8e:	881b      	ldrh	r3, [r3, #0]
 8002e90:	0008      	movs	r0, r1
 8002e92:	187a      	adds	r2, r7, r1
 8002e94:	8812      	ldrh	r2, [r2, #0]
 8002e96:	210c      	movs	r1, #12
 8002e98:	1809      	adds	r1, r1, r0
 8002e9a:	19c9      	adds	r1, r1, r7
 8002e9c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8002e9e:	2601      	movs	r6, #1
 8002ea0:	46b4      	mov	ip, r6
 8002ea2:	4666      	mov	r6, ip
 8002ea4:	9602      	str	r6, [sp, #8]
 8002ea6:	9201      	str	r2, [sp, #4]
 8002ea8:	9300      	str	r3, [sp, #0]
 8002eaa:	002b      	movs	r3, r5
 8002eac:	0022      	movs	r2, r4
 8002eae:	f000 f9dd 	bl	800326c <drawImage>
 8002eb2:	46c5      	mov	sp, r8

	//ST7735_FillRectangle(x, y, w, h, color);
}
 8002eb4:	46c0      	nop			@ (mov r8, r8)
 8002eb6:	46bd      	mov	sp, r7
 8002eb8:	b00c      	add	sp, #48	@ 0x30
 8002eba:	bc80      	pop	{r7}
 8002ebc:	46b8      	mov	r8, r7
 8002ebe:	bdf0      	pop	{r4, r5, r6, r7, pc}

08002ec0 <writePixel>:

#define min(a, b) (((a) < (b)) ? (a) : (b))


void writePixel(int16_t x, int16_t y, uint16_t color)
{
 8002ec0:	b590      	push	{r4, r7, lr}
 8002ec2:	b083      	sub	sp, #12
 8002ec4:	af00      	add	r7, sp, #0
 8002ec6:	0004      	movs	r4, r0
 8002ec8:	0008      	movs	r0, r1
 8002eca:	0011      	movs	r1, r2
 8002ecc:	1dbb      	adds	r3, r7, #6
 8002ece:	1c22      	adds	r2, r4, #0
 8002ed0:	801a      	strh	r2, [r3, #0]
 8002ed2:	1d3b      	adds	r3, r7, #4
 8002ed4:	1c02      	adds	r2, r0, #0
 8002ed6:	801a      	strh	r2, [r3, #0]
 8002ed8:	1cbb      	adds	r3, r7, #2
 8002eda:	1c0a      	adds	r2, r1, #0
 8002edc:	801a      	strh	r2, [r3, #0]
    drawPixel(x, y, color);
 8002ede:	1cbb      	adds	r3, r7, #2
 8002ee0:	881a      	ldrh	r2, [r3, #0]
 8002ee2:	1d3b      	adds	r3, r7, #4
 8002ee4:	2100      	movs	r1, #0
 8002ee6:	5e59      	ldrsh	r1, [r3, r1]
 8002ee8:	1dbb      	adds	r3, r7, #6
 8002eea:	2000      	movs	r0, #0
 8002eec:	5e1b      	ldrsh	r3, [r3, r0]
 8002eee:	0018      	movs	r0, r3
 8002ef0:	f7ff ff46 	bl	8002d80 <drawPixel>
}
 8002ef4:	46c0      	nop			@ (mov r8, r8)
 8002ef6:	46bd      	mov	sp, r7
 8002ef8:	b003      	add	sp, #12
 8002efa:	bd90      	pop	{r4, r7, pc}

08002efc <drawString>:
    } else {
        writeLine(x0, y0, x1, y1, color);
    }
}
void drawString(int16_t x, int16_t y, char* c, int16_t textColor, int16_t bgColor, uint8_t size, uint8_t spacing)
{
 8002efc:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002efe:	b089      	sub	sp, #36	@ 0x24
 8002f00:	af02      	add	r7, sp, #8
 8002f02:	0004      	movs	r4, r0
 8002f04:	0008      	movs	r0, r1
 8002f06:	60ba      	str	r2, [r7, #8]
 8002f08:	0019      	movs	r1, r3
 8002f0a:	230e      	movs	r3, #14
 8002f0c:	18fb      	adds	r3, r7, r3
 8002f0e:	1c22      	adds	r2, r4, #0
 8002f10:	801a      	strh	r2, [r3, #0]
 8002f12:	230c      	movs	r3, #12
 8002f14:	18fb      	adds	r3, r7, r3
 8002f16:	1c02      	adds	r2, r0, #0
 8002f18:	801a      	strh	r2, [r3, #0]
 8002f1a:	1dbb      	adds	r3, r7, #6
 8002f1c:	1c0a      	adds	r2, r1, #0
 8002f1e:	801a      	strh	r2, [r3, #0]
	uint16_t i =0;
 8002f20:	2316      	movs	r3, #22
 8002f22:	18fb      	adds	r3, r7, r3
 8002f24:	2200      	movs	r2, #0
 8002f26:	801a      	strh	r2, [r3, #0]

	while(c[i])
 8002f28:	e03f      	b.n	8002faa <drawString+0xae>
	{
		drawChar(x, y, c[i], textColor, bgColor, size);
 8002f2a:	2516      	movs	r5, #22
 8002f2c:	197b      	adds	r3, r7, r5
 8002f2e:	881b      	ldrh	r3, [r3, #0]
 8002f30:	68ba      	ldr	r2, [r7, #8]
 8002f32:	18d3      	adds	r3, r2, r3
 8002f34:	781b      	ldrb	r3, [r3, #0]
 8002f36:	469c      	mov	ip, r3
 8002f38:	1dbb      	adds	r3, r7, #6
 8002f3a:	2400      	movs	r4, #0
 8002f3c:	5f1c      	ldrsh	r4, [r3, r4]
 8002f3e:	230c      	movs	r3, #12
 8002f40:	18fb      	adds	r3, r7, r3
 8002f42:	2100      	movs	r1, #0
 8002f44:	5e59      	ldrsh	r1, [r3, r1]
 8002f46:	260e      	movs	r6, #14
 8002f48:	19bb      	adds	r3, r7, r6
 8002f4a:	2000      	movs	r0, #0
 8002f4c:	5e18      	ldrsh	r0, [r3, r0]
 8002f4e:	232c      	movs	r3, #44	@ 0x2c
 8002f50:	2208      	movs	r2, #8
 8002f52:	189b      	adds	r3, r3, r2
 8002f54:	19db      	adds	r3, r3, r7
 8002f56:	781b      	ldrb	r3, [r3, #0]
 8002f58:	9301      	str	r3, [sp, #4]
 8002f5a:	2328      	movs	r3, #40	@ 0x28
 8002f5c:	189b      	adds	r3, r3, r2
 8002f5e:	19db      	adds	r3, r3, r7
 8002f60:	2200      	movs	r2, #0
 8002f62:	5e9b      	ldrsh	r3, [r3, r2]
 8002f64:	9300      	str	r3, [sp, #0]
 8002f66:	0023      	movs	r3, r4
 8002f68:	4662      	mov	r2, ip
 8002f6a:	f000 f82b 	bl	8002fc4 <drawChar>
		x+=(size*6)+spacing;
 8002f6e:	232c      	movs	r3, #44	@ 0x2c
 8002f70:	2108      	movs	r1, #8
 8002f72:	185b      	adds	r3, r3, r1
 8002f74:	19db      	adds	r3, r3, r7
 8002f76:	781b      	ldrb	r3, [r3, #0]
 8002f78:	b29b      	uxth	r3, r3
 8002f7a:	1c1a      	adds	r2, r3, #0
 8002f7c:	1c13      	adds	r3, r2, #0
 8002f7e:	18db      	adds	r3, r3, r3
 8002f80:	189b      	adds	r3, r3, r2
 8002f82:	18db      	adds	r3, r3, r3
 8002f84:	b29a      	uxth	r2, r3
 8002f86:	2330      	movs	r3, #48	@ 0x30
 8002f88:	185b      	adds	r3, r3, r1
 8002f8a:	19db      	adds	r3, r3, r7
 8002f8c:	781b      	ldrb	r3, [r3, #0]
 8002f8e:	b29b      	uxth	r3, r3
 8002f90:	18d3      	adds	r3, r2, r3
 8002f92:	b29a      	uxth	r2, r3
 8002f94:	19bb      	adds	r3, r7, r6
 8002f96:	881b      	ldrh	r3, [r3, #0]
 8002f98:	18d3      	adds	r3, r2, r3
 8002f9a:	b29a      	uxth	r2, r3
 8002f9c:	19bb      	adds	r3, r7, r6
 8002f9e:	801a      	strh	r2, [r3, #0]
		i++;
 8002fa0:	197b      	adds	r3, r7, r5
 8002fa2:	881a      	ldrh	r2, [r3, #0]
 8002fa4:	197b      	adds	r3, r7, r5
 8002fa6:	3201      	adds	r2, #1
 8002fa8:	801a      	strh	r2, [r3, #0]
	while(c[i])
 8002faa:	2316      	movs	r3, #22
 8002fac:	18fb      	adds	r3, r7, r3
 8002fae:	881b      	ldrh	r3, [r3, #0]
 8002fb0:	68ba      	ldr	r2, [r7, #8]
 8002fb2:	18d3      	adds	r3, r2, r3
 8002fb4:	781b      	ldrb	r3, [r3, #0]
 8002fb6:	2b00      	cmp	r3, #0
 8002fb8:	d1b7      	bne.n	8002f2a <drawString+0x2e>
	}
}
 8002fba:	46c0      	nop			@ (mov r8, r8)
 8002fbc:	46c0      	nop			@ (mov r8, r8)
 8002fbe:	46bd      	mov	sp, r7
 8002fc0:	b007      	add	sp, #28
 8002fc2:	bdf0      	pop	{r4, r5, r6, r7, pc}

08002fc4 <drawChar>:
void drawChar(int16_t x, int16_t y, char c, int16_t textColor, int16_t bgColor, uint8_t size){
 8002fc4:	b5b0      	push	{r4, r5, r7, lr}
 8002fc6:	b088      	sub	sp, #32
 8002fc8:	af02      	add	r7, sp, #8
 8002fca:	0005      	movs	r5, r0
 8002fcc:	000c      	movs	r4, r1
 8002fce:	0010      	movs	r0, r2
 8002fd0:	0019      	movs	r1, r3
 8002fd2:	1dbb      	adds	r3, r7, #6
 8002fd4:	1c2a      	adds	r2, r5, #0
 8002fd6:	801a      	strh	r2, [r3, #0]
 8002fd8:	1d3b      	adds	r3, r7, #4
 8002fda:	1c22      	adds	r2, r4, #0
 8002fdc:	801a      	strh	r2, [r3, #0]
 8002fde:	1cfb      	adds	r3, r7, #3
 8002fe0:	1c02      	adds	r2, r0, #0
 8002fe2:	701a      	strb	r2, [r3, #0]
 8002fe4:	003b      	movs	r3, r7
 8002fe6:	1c0a      	adds	r2, r1, #0
 8002fe8:	801a      	strh	r2, [r3, #0]
     //(y >= _height))           //||
     //((x + 5 * size - 1) < 0) ||
     //((y + 8 * size - 1) < 0))
   // return;

  for (i=0; i<6; i++ ) {
 8002fea:	2300      	movs	r3, #0
 8002fec:	613b      	str	r3, [r7, #16]
 8002fee:	e0bd      	b.n	800316c <drawChar+0x1a8>
    if ((i) == 5)
 8002ff0:	693b      	ldr	r3, [r7, #16]
 8002ff2:	2b05      	cmp	r3, #5
 8002ff4:	d104      	bne.n	8003000 <drawChar+0x3c>
      line = 0x0;
 8002ff6:	2317      	movs	r3, #23
 8002ff8:	18fb      	adds	r3, r7, r3
 8002ffa:	2200      	movs	r2, #0
 8002ffc:	701a      	strb	r2, [r3, #0]
 8002ffe:	e00b      	b.n	8003018 <drawChar+0x54>
    else
      line = Font[(c*5)+(i)];
 8003000:	1cfb      	adds	r3, r7, #3
 8003002:	781a      	ldrb	r2, [r3, #0]
 8003004:	0013      	movs	r3, r2
 8003006:	009b      	lsls	r3, r3, #2
 8003008:	189a      	adds	r2, r3, r2
 800300a:	693b      	ldr	r3, [r7, #16]
 800300c:	18d2      	adds	r2, r2, r3
 800300e:	2317      	movs	r3, #23
 8003010:	18fb      	adds	r3, r7, r3
 8003012:	495b      	ldr	r1, [pc, #364]	@ (8003180 <drawChar+0x1bc>)
 8003014:	5c8a      	ldrb	r2, [r1, r2]
 8003016:	701a      	strb	r2, [r3, #0]
    for (j = 0; j<8; j++) {
 8003018:	2300      	movs	r3, #0
 800301a:	60fb      	str	r3, [r7, #12]
 800301c:	e09f      	b.n	800315e <drawChar+0x19a>
      if (line & 0x1) {
 800301e:	2317      	movs	r3, #23
 8003020:	18fb      	adds	r3, r7, r3
 8003022:	781b      	ldrb	r3, [r3, #0]
 8003024:	2201      	movs	r2, #1
 8003026:	4013      	ands	r3, r2
 8003028:	d043      	beq.n	80030b2 <drawChar+0xee>
        if (size == 1)
 800302a:	232c      	movs	r3, #44	@ 0x2c
 800302c:	18fb      	adds	r3, r7, r3
 800302e:	781b      	ldrb	r3, [r3, #0]
 8003030:	2b01      	cmp	r3, #1
 8003032:	d115      	bne.n	8003060 <drawChar+0x9c>
          writePixel(x+(i), y+(7-j), textColor);
 8003034:	693b      	ldr	r3, [r7, #16]
 8003036:	b29a      	uxth	r2, r3
 8003038:	1dbb      	adds	r3, r7, #6
 800303a:	881b      	ldrh	r3, [r3, #0]
 800303c:	18d3      	adds	r3, r2, r3
 800303e:	b29b      	uxth	r3, r3
 8003040:	b218      	sxth	r0, r3
 8003042:	1d3b      	adds	r3, r7, #4
 8003044:	881a      	ldrh	r2, [r3, #0]
 8003046:	68fb      	ldr	r3, [r7, #12]
 8003048:	b29b      	uxth	r3, r3
 800304a:	1ad3      	subs	r3, r2, r3
 800304c:	b29b      	uxth	r3, r3
 800304e:	3307      	adds	r3, #7
 8003050:	b29b      	uxth	r3, r3
 8003052:	b219      	sxth	r1, r3
 8003054:	003b      	movs	r3, r7
 8003056:	881b      	ldrh	r3, [r3, #0]
 8003058:	001a      	movs	r2, r3
 800305a:	f7ff ff31 	bl	8002ec0 <writePixel>
 800305e:	e075      	b.n	800314c <drawChar+0x188>
        else {
          fillRect(x+((i)*size), y+((7-j)*size), size, size, textColor);
 8003060:	212c      	movs	r1, #44	@ 0x2c
 8003062:	187b      	adds	r3, r7, r1
 8003064:	781b      	ldrb	r3, [r3, #0]
 8003066:	b29b      	uxth	r3, r3
 8003068:	693a      	ldr	r2, [r7, #16]
 800306a:	b292      	uxth	r2, r2
 800306c:	4353      	muls	r3, r2
 800306e:	b29a      	uxth	r2, r3
 8003070:	1dbb      	adds	r3, r7, #6
 8003072:	881b      	ldrh	r3, [r3, #0]
 8003074:	18d3      	adds	r3, r2, r3
 8003076:	b29b      	uxth	r3, r3
 8003078:	b218      	sxth	r0, r3
 800307a:	68fb      	ldr	r3, [r7, #12]
 800307c:	2207      	movs	r2, #7
 800307e:	1ad3      	subs	r3, r2, r3
 8003080:	b29b      	uxth	r3, r3
 8003082:	000c      	movs	r4, r1
 8003084:	187a      	adds	r2, r7, r1
 8003086:	7812      	ldrb	r2, [r2, #0]
 8003088:	b292      	uxth	r2, r2
 800308a:	4353      	muls	r3, r2
 800308c:	b29a      	uxth	r2, r3
 800308e:	1d3b      	adds	r3, r7, #4
 8003090:	881b      	ldrh	r3, [r3, #0]
 8003092:	18d3      	adds	r3, r2, r3
 8003094:	b29b      	uxth	r3, r3
 8003096:	b219      	sxth	r1, r3
 8003098:	193b      	adds	r3, r7, r4
 800309a:	781b      	ldrb	r3, [r3, #0]
 800309c:	b21a      	sxth	r2, r3
 800309e:	193b      	adds	r3, r7, r4
 80030a0:	781b      	ldrb	r3, [r3, #0]
 80030a2:	b21c      	sxth	r4, r3
 80030a4:	003b      	movs	r3, r7
 80030a6:	881b      	ldrh	r3, [r3, #0]
 80030a8:	9300      	str	r3, [sp, #0]
 80030aa:	0023      	movs	r3, r4
 80030ac:	f7ff fe84 	bl	8002db8 <fillRect>
 80030b0:	e04c      	b.n	800314c <drawChar+0x188>
        }
      } else if (bgColor != textColor) {
 80030b2:	2428      	movs	r4, #40	@ 0x28
 80030b4:	193b      	adds	r3, r7, r4
 80030b6:	0039      	movs	r1, r7
 80030b8:	2200      	movs	r2, #0
 80030ba:	5e9a      	ldrsh	r2, [r3, r2]
 80030bc:	2300      	movs	r3, #0
 80030be:	5ecb      	ldrsh	r3, [r1, r3]
 80030c0:	429a      	cmp	r2, r3
 80030c2:	d043      	beq.n	800314c <drawChar+0x188>
        if (size == 1) // default size
 80030c4:	232c      	movs	r3, #44	@ 0x2c
 80030c6:	18fb      	adds	r3, r7, r3
 80030c8:	781b      	ldrb	r3, [r3, #0]
 80030ca:	2b01      	cmp	r3, #1
 80030cc:	d115      	bne.n	80030fa <drawChar+0x136>
          writePixel(x+(i), y+(7-j), bgColor);
 80030ce:	693b      	ldr	r3, [r7, #16]
 80030d0:	b29a      	uxth	r2, r3
 80030d2:	1dbb      	adds	r3, r7, #6
 80030d4:	881b      	ldrh	r3, [r3, #0]
 80030d6:	18d3      	adds	r3, r2, r3
 80030d8:	b29b      	uxth	r3, r3
 80030da:	b218      	sxth	r0, r3
 80030dc:	1d3b      	adds	r3, r7, #4
 80030de:	881a      	ldrh	r2, [r3, #0]
 80030e0:	68fb      	ldr	r3, [r7, #12]
 80030e2:	b29b      	uxth	r3, r3
 80030e4:	1ad3      	subs	r3, r2, r3
 80030e6:	b29b      	uxth	r3, r3
 80030e8:	3307      	adds	r3, #7
 80030ea:	b29b      	uxth	r3, r3
 80030ec:	b219      	sxth	r1, r3
 80030ee:	193b      	adds	r3, r7, r4
 80030f0:	881b      	ldrh	r3, [r3, #0]
 80030f2:	001a      	movs	r2, r3
 80030f4:	f7ff fee4 	bl	8002ec0 <writePixel>
 80030f8:	e028      	b.n	800314c <drawChar+0x188>
        else {  // big size
          fillRect(x+(i)*size, y+(7-j)*size, size, size, bgColor);
 80030fa:	212c      	movs	r1, #44	@ 0x2c
 80030fc:	187b      	adds	r3, r7, r1
 80030fe:	781b      	ldrb	r3, [r3, #0]
 8003100:	b29b      	uxth	r3, r3
 8003102:	693a      	ldr	r2, [r7, #16]
 8003104:	b292      	uxth	r2, r2
 8003106:	4353      	muls	r3, r2
 8003108:	b29a      	uxth	r2, r3
 800310a:	1dbb      	adds	r3, r7, #6
 800310c:	881b      	ldrh	r3, [r3, #0]
 800310e:	18d3      	adds	r3, r2, r3
 8003110:	b29b      	uxth	r3, r3
 8003112:	b218      	sxth	r0, r3
 8003114:	68fb      	ldr	r3, [r7, #12]
 8003116:	2207      	movs	r2, #7
 8003118:	1ad3      	subs	r3, r2, r3
 800311a:	b29b      	uxth	r3, r3
 800311c:	000c      	movs	r4, r1
 800311e:	187a      	adds	r2, r7, r1
 8003120:	7812      	ldrb	r2, [r2, #0]
 8003122:	b292      	uxth	r2, r2
 8003124:	4353      	muls	r3, r2
 8003126:	b29a      	uxth	r2, r3
 8003128:	1d3b      	adds	r3, r7, #4
 800312a:	881b      	ldrh	r3, [r3, #0]
 800312c:	18d3      	adds	r3, r2, r3
 800312e:	b29b      	uxth	r3, r3
 8003130:	b219      	sxth	r1, r3
 8003132:	193b      	adds	r3, r7, r4
 8003134:	781b      	ldrb	r3, [r3, #0]
 8003136:	b21a      	sxth	r2, r3
 8003138:	193b      	adds	r3, r7, r4
 800313a:	781b      	ldrb	r3, [r3, #0]
 800313c:	b21c      	sxth	r4, r3
 800313e:	2328      	movs	r3, #40	@ 0x28
 8003140:	18fb      	adds	r3, r7, r3
 8003142:	881b      	ldrh	r3, [r3, #0]
 8003144:	9300      	str	r3, [sp, #0]
 8003146:	0023      	movs	r3, r4
 8003148:	f7ff fe36 	bl	8002db8 <fillRect>
        }
      }
      line >>= 1;
 800314c:	2217      	movs	r2, #23
 800314e:	18bb      	adds	r3, r7, r2
 8003150:	18ba      	adds	r2, r7, r2
 8003152:	7812      	ldrb	r2, [r2, #0]
 8003154:	0852      	lsrs	r2, r2, #1
 8003156:	701a      	strb	r2, [r3, #0]
    for (j = 0; j<8; j++) {
 8003158:	68fb      	ldr	r3, [r7, #12]
 800315a:	3301      	adds	r3, #1
 800315c:	60fb      	str	r3, [r7, #12]
 800315e:	68fb      	ldr	r3, [r7, #12]
 8003160:	2b07      	cmp	r3, #7
 8003162:	dc00      	bgt.n	8003166 <drawChar+0x1a2>
 8003164:	e75b      	b.n	800301e <drawChar+0x5a>
  for (i=0; i<6; i++ ) {
 8003166:	693b      	ldr	r3, [r7, #16]
 8003168:	3301      	adds	r3, #1
 800316a:	613b      	str	r3, [r7, #16]
 800316c:	693b      	ldr	r3, [r7, #16]
 800316e:	2b05      	cmp	r3, #5
 8003170:	dc00      	bgt.n	8003174 <drawChar+0x1b0>
 8003172:	e73d      	b.n	8002ff0 <drawChar+0x2c>
    }
  }
}
 8003174:	46c0      	nop			@ (mov r8, r8)
 8003176:	46c0      	nop			@ (mov r8, r8)
 8003178:	46bd      	mov	sp, r7
 800317a:	b006      	add	sp, #24
 800317c:	bdb0      	pop	{r4, r5, r7, pc}
 800317e:	46c0      	nop			@ (mov r8, r8)
 8003180:	0800b16c 	.word	0x0800b16c

08003184 <fillScreen>:
        if(a > b) _swap_int16_t(a,b);
        drawFastHLine(a, y, b-a+1, color);
    }
}

void fillScreen(uint16_t color) {
 8003184:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003186:	b091      	sub	sp, #68	@ 0x44
 8003188:	af04      	add	r7, sp, #16
 800318a:	231e      	movs	r3, #30
 800318c:	18f9      	adds	r1, r7, r3
 800318e:	8008      	strh	r0, [r1, #0]
 8003190:	4669      	mov	r1, sp
 8003192:	000e      	movs	r6, r1
    uint16_t pallette[] = {color};
 8003194:	210c      	movs	r1, #12
 8003196:	2318      	movs	r3, #24
 8003198:	18cb      	adds	r3, r1, r3
 800319a:	19d9      	adds	r1, r3, r7
 800319c:	231e      	movs	r3, #30
 800319e:	18f8      	adds	r0, r7, r3
 80031a0:	8800      	ldrh	r0, [r0, #0]
 80031a2:	8008      	strh	r0, [r1, #0]
    uint16_t pixels[_width*_height][2];
 80031a4:	492f      	ldr	r1, [pc, #188]	@ (8003264 <fillScreen+0xe0>)
 80031a6:	2300      	movs	r3, #0
 80031a8:	5ec9      	ldrsh	r1, [r1, r3]
 80031aa:	0008      	movs	r0, r1
 80031ac:	492e      	ldr	r1, [pc, #184]	@ (8003268 <fillScreen+0xe4>)
 80031ae:	2300      	movs	r3, #0
 80031b0:	5ec9      	ldrsh	r1, [r1, r3]
 80031b2:	4341      	muls	r1, r0
 80031b4:	1e48      	subs	r0, r1, #1
 80031b6:	62f8      	str	r0, [r7, #44]	@ 0x2c
 80031b8:	0008      	movs	r0, r1
 80031ba:	6138      	str	r0, [r7, #16]
 80031bc:	2000      	movs	r0, #0
 80031be:	6178      	str	r0, [r7, #20]
 80031c0:	693a      	ldr	r2, [r7, #16]
 80031c2:	697b      	ldr	r3, [r7, #20]
 80031c4:	0010      	movs	r0, r2
 80031c6:	0ec0      	lsrs	r0, r0, #27
 80031c8:	613a      	str	r2, [r7, #16]
 80031ca:	617b      	str	r3, [r7, #20]
 80031cc:	015d      	lsls	r5, r3, #5
 80031ce:	4305      	orrs	r5, r0
 80031d0:	693b      	ldr	r3, [r7, #16]
 80031d2:	015c      	lsls	r4, r3, #5
 80031d4:	0008      	movs	r0, r1
 80031d6:	6038      	str	r0, [r7, #0]
 80031d8:	2000      	movs	r0, #0
 80031da:	6078      	str	r0, [r7, #4]
 80031dc:	683c      	ldr	r4, [r7, #0]
 80031de:	687d      	ldr	r5, [r7, #4]
 80031e0:	0023      	movs	r3, r4
 80031e2:	0ed8      	lsrs	r0, r3, #27
 80031e4:	002b      	movs	r3, r5
 80031e6:	015b      	lsls	r3, r3, #5
 80031e8:	60fb      	str	r3, [r7, #12]
 80031ea:	68fb      	ldr	r3, [r7, #12]
 80031ec:	4303      	orrs	r3, r0
 80031ee:	60fb      	str	r3, [r7, #12]
 80031f0:	0023      	movs	r3, r4
 80031f2:	015b      	lsls	r3, r3, #5
 80031f4:	60bb      	str	r3, [r7, #8]
 80031f6:	000b      	movs	r3, r1
 80031f8:	009b      	lsls	r3, r3, #2
 80031fa:	3307      	adds	r3, #7
 80031fc:	08db      	lsrs	r3, r3, #3
 80031fe:	00db      	lsls	r3, r3, #3
 8003200:	466a      	mov	r2, sp
 8003202:	1ad3      	subs	r3, r2, r3
 8003204:	469d      	mov	sp, r3
 8003206:	ab04      	add	r3, sp, #16
 8003208:	3301      	adds	r3, #1
 800320a:	085b      	lsrs	r3, r3, #1
 800320c:	005b      	lsls	r3, r3, #1
 800320e:	62bb      	str	r3, [r7, #40]	@ 0x28

    pixels[0][0] = 0;
 8003210:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003212:	2200      	movs	r2, #0
 8003214:	801a      	strh	r2, [r3, #0]
    pixels[0][1] = _width*_height;
 8003216:	4b13      	ldr	r3, [pc, #76]	@ (8003264 <fillScreen+0xe0>)
 8003218:	2200      	movs	r2, #0
 800321a:	5e9b      	ldrsh	r3, [r3, r2]
 800321c:	b29b      	uxth	r3, r3
 800321e:	4a12      	ldr	r2, [pc, #72]	@ (8003268 <fillScreen+0xe4>)
 8003220:	2000      	movs	r0, #0
 8003222:	5e12      	ldrsh	r2, [r2, r0]
 8003224:	b292      	uxth	r2, r2
 8003226:	4353      	muls	r3, r2
 8003228:	b29a      	uxth	r2, r3
 800322a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800322c:	805a      	strh	r2, [r3, #2]
    drawImage(pixels, pallette, 0, 0, _width, _height, 1);
 800322e:	4b0d      	ldr	r3, [pc, #52]	@ (8003264 <fillScreen+0xe0>)
 8003230:	2200      	movs	r2, #0
 8003232:	5e9b      	ldrsh	r3, [r3, r2]
 8003234:	b29b      	uxth	r3, r3
 8003236:	4a0c      	ldr	r2, [pc, #48]	@ (8003268 <fillScreen+0xe4>)
 8003238:	2000      	movs	r0, #0
 800323a:	5e12      	ldrsh	r2, [r2, r0]
 800323c:	b292      	uxth	r2, r2
 800323e:	210c      	movs	r1, #12
 8003240:	2018      	movs	r0, #24
 8003242:	1809      	adds	r1, r1, r0
 8003244:	19c9      	adds	r1, r1, r7
 8003246:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8003248:	2401      	movs	r4, #1
 800324a:	9402      	str	r4, [sp, #8]
 800324c:	9201      	str	r2, [sp, #4]
 800324e:	9300      	str	r3, [sp, #0]
 8003250:	2300      	movs	r3, #0
 8003252:	2200      	movs	r2, #0
 8003254:	f000 f80a 	bl	800326c <drawImage>
 8003258:	46b5      	mov	sp, r6
	//fillRect(0, 0, _width, _height, color);
}
 800325a:	46c0      	nop			@ (mov r8, r8)
 800325c:	46bd      	mov	sp, r7
 800325e:	b00d      	add	sp, #52	@ 0x34
 8003260:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003262:	46c0      	nop			@ (mov r8, r8)
 8003264:	20000a4c 	.word	0x20000a4c
 8003268:	20000a4e 	.word	0x20000a4e

0800326c <drawImage>:

void drawImage(uint16_t image[][2], uint16_t palette[], uint16_t x, uint16_t y, uint16_t w, uint16_t h, uint16_t c)
{
 800326c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800326e:	46c6      	mov	lr, r8
 8003270:	b500      	push	{lr}
 8003272:	b092      	sub	sp, #72	@ 0x48
 8003274:	af02      	add	r7, sp, #8
 8003276:	6278      	str	r0, [r7, #36]	@ 0x24
 8003278:	6239      	str	r1, [r7, #32]
 800327a:	0019      	movs	r1, r3
 800327c:	231e      	movs	r3, #30
 800327e:	18fb      	adds	r3, r7, r3
 8003280:	801a      	strh	r2, [r3, #0]
 8003282:	231c      	movs	r3, #28
 8003284:	18fb      	adds	r3, r7, r3
 8003286:	1c0a      	adds	r2, r1, #0
 8003288:	801a      	strh	r2, [r3, #0]
 800328a:	466b      	mov	r3, sp
 800328c:	4698      	mov	r8, r3
	uint16_t i;
	uint16_t j;
	uint16_t totalInd =0;
 800328e:	2322      	movs	r3, #34	@ 0x22
 8003290:	2118      	movs	r1, #24
 8003292:	185b      	adds	r3, r3, r1
 8003294:	19db      	adds	r3, r3, r7
 8003296:	2200      	movs	r2, #0
 8003298:	801a      	strh	r2, [r3, #0]
	uint16_t ind;
	uint16_t count;
	uint16_t bufffer[w*h];
 800329a:	2340      	movs	r3, #64	@ 0x40
 800329c:	185b      	adds	r3, r3, r1
 800329e:	19db      	adds	r3, r3, r7
 80032a0:	881b      	ldrh	r3, [r3, #0]
 80032a2:	2244      	movs	r2, #68	@ 0x44
 80032a4:	1852      	adds	r2, r2, r1
 80032a6:	19d2      	adds	r2, r2, r7
 80032a8:	8812      	ldrh	r2, [r2, #0]
 80032aa:	4353      	muls	r3, r2
 80032ac:	1e5a      	subs	r2, r3, #1
 80032ae:	637a      	str	r2, [r7, #52]	@ 0x34
 80032b0:	001a      	movs	r2, r3
 80032b2:	60ba      	str	r2, [r7, #8]
 80032b4:	2200      	movs	r2, #0
 80032b6:	60fa      	str	r2, [r7, #12]
 80032b8:	68b8      	ldr	r0, [r7, #8]
 80032ba:	68f9      	ldr	r1, [r7, #12]
 80032bc:	0002      	movs	r2, r0
 80032be:	0f12      	lsrs	r2, r2, #28
 80032c0:	000e      	movs	r6, r1
 80032c2:	0136      	lsls	r6, r6, #4
 80032c4:	617e      	str	r6, [r7, #20]
 80032c6:	697e      	ldr	r6, [r7, #20]
 80032c8:	4316      	orrs	r6, r2
 80032ca:	617e      	str	r6, [r7, #20]
 80032cc:	0002      	movs	r2, r0
 80032ce:	0112      	lsls	r2, r2, #4
 80032d0:	613a      	str	r2, [r7, #16]
 80032d2:	001a      	movs	r2, r3
 80032d4:	603a      	str	r2, [r7, #0]
 80032d6:	2200      	movs	r2, #0
 80032d8:	607a      	str	r2, [r7, #4]
 80032da:	6838      	ldr	r0, [r7, #0]
 80032dc:	6879      	ldr	r1, [r7, #4]
 80032de:	0002      	movs	r2, r0
 80032e0:	0f12      	lsrs	r2, r2, #28
 80032e2:	000e      	movs	r6, r1
 80032e4:	0135      	lsls	r5, r6, #4
 80032e6:	4315      	orrs	r5, r2
 80032e8:	0002      	movs	r2, r0
 80032ea:	0114      	lsls	r4, r2, #4
 80032ec:	005b      	lsls	r3, r3, #1
 80032ee:	3307      	adds	r3, #7
 80032f0:	08db      	lsrs	r3, r3, #3
 80032f2:	00db      	lsls	r3, r3, #3
 80032f4:	466a      	mov	r2, sp
 80032f6:	1ad3      	subs	r3, r2, r3
 80032f8:	469d      	mov	sp, r3
 80032fa:	ab02      	add	r3, sp, #8
 80032fc:	3301      	adds	r3, #1
 80032fe:	085b      	lsrs	r3, r3, #1
 8003300:	005b      	lsls	r3, r3, #1
 8003302:	633b      	str	r3, [r7, #48]	@ 0x30
for(i=0; i<c; i++)
 8003304:	2326      	movs	r3, #38	@ 0x26
 8003306:	2118      	movs	r1, #24
 8003308:	185b      	adds	r3, r3, r1
 800330a:	19db      	adds	r3, r3, r7
 800330c:	2200      	movs	r2, #0
 800330e:	801a      	strh	r2, [r3, #0]
 8003310:	e04d      	b.n	80033ae <drawImage+0x142>
{
	ind = image[i][0];
 8003312:	2126      	movs	r1, #38	@ 0x26
 8003314:	2018      	movs	r0, #24
 8003316:	180b      	adds	r3, r1, r0
 8003318:	19db      	adds	r3, r3, r7
 800331a:	881b      	ldrh	r3, [r3, #0]
 800331c:	009b      	lsls	r3, r3, #2
 800331e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003320:	18d2      	adds	r2, r2, r3
 8003322:	2316      	movs	r3, #22
 8003324:	181b      	adds	r3, r3, r0
 8003326:	19db      	adds	r3, r3, r7
 8003328:	8812      	ldrh	r2, [r2, #0]
 800332a:	801a      	strh	r2, [r3, #0]
	count = image[i][1];
 800332c:	180b      	adds	r3, r1, r0
 800332e:	19db      	adds	r3, r3, r7
 8003330:	881b      	ldrh	r3, [r3, #0]
 8003332:	009b      	lsls	r3, r3, #2
 8003334:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003336:	18d2      	adds	r2, r2, r3
 8003338:	2314      	movs	r3, #20
 800333a:	181b      	adds	r3, r3, r0
 800333c:	19db      	adds	r3, r3, r7
 800333e:	8852      	ldrh	r2, [r2, #2]
 8003340:	801a      	strh	r2, [r3, #0]
	for(j=0; j<count; j++)
 8003342:	2324      	movs	r3, #36	@ 0x24
 8003344:	181b      	adds	r3, r3, r0
 8003346:	19db      	adds	r3, r3, r7
 8003348:	2200      	movs	r2, #0
 800334a:	801a      	strh	r2, [r3, #0]
 800334c:	e01c      	b.n	8003388 <drawImage+0x11c>
	{
		bufffer[totalInd++] = palette[ind];
 800334e:	2316      	movs	r3, #22
 8003350:	2418      	movs	r4, #24
 8003352:	191b      	adds	r3, r3, r4
 8003354:	19db      	adds	r3, r3, r7
 8003356:	881b      	ldrh	r3, [r3, #0]
 8003358:	005b      	lsls	r3, r3, #1
 800335a:	6a3a      	ldr	r2, [r7, #32]
 800335c:	18d2      	adds	r2, r2, r3
 800335e:	2122      	movs	r1, #34	@ 0x22
 8003360:	190b      	adds	r3, r1, r4
 8003362:	19db      	adds	r3, r3, r7
 8003364:	881b      	ldrh	r3, [r3, #0]
 8003366:	1909      	adds	r1, r1, r4
 8003368:	19c9      	adds	r1, r1, r7
 800336a:	1c58      	adds	r0, r3, #1
 800336c:	8008      	strh	r0, [r1, #0]
 800336e:	0018      	movs	r0, r3
 8003370:	8811      	ldrh	r1, [r2, #0]
 8003372:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003374:	0042      	lsls	r2, r0, #1
 8003376:	52d1      	strh	r1, [r2, r3]
	for(j=0; j<count; j++)
 8003378:	2124      	movs	r1, #36	@ 0x24
 800337a:	190b      	adds	r3, r1, r4
 800337c:	19db      	adds	r3, r3, r7
 800337e:	881a      	ldrh	r2, [r3, #0]
 8003380:	190b      	adds	r3, r1, r4
 8003382:	19db      	adds	r3, r3, r7
 8003384:	3201      	adds	r2, #1
 8003386:	801a      	strh	r2, [r3, #0]
 8003388:	2324      	movs	r3, #36	@ 0x24
 800338a:	2018      	movs	r0, #24
 800338c:	181b      	adds	r3, r3, r0
 800338e:	19da      	adds	r2, r3, r7
 8003390:	2314      	movs	r3, #20
 8003392:	181b      	adds	r3, r3, r0
 8003394:	19db      	adds	r3, r3, r7
 8003396:	8812      	ldrh	r2, [r2, #0]
 8003398:	881b      	ldrh	r3, [r3, #0]
 800339a:	429a      	cmp	r2, r3
 800339c:	d3d7      	bcc.n	800334e <drawImage+0xe2>
for(i=0; i<c; i++)
 800339e:	2126      	movs	r1, #38	@ 0x26
 80033a0:	180b      	adds	r3, r1, r0
 80033a2:	19db      	adds	r3, r3, r7
 80033a4:	881a      	ldrh	r2, [r3, #0]
 80033a6:	180b      	adds	r3, r1, r0
 80033a8:	19db      	adds	r3, r3, r7
 80033aa:	3201      	adds	r2, #1
 80033ac:	801a      	strh	r2, [r3, #0]
 80033ae:	2326      	movs	r3, #38	@ 0x26
 80033b0:	2118      	movs	r1, #24
 80033b2:	185b      	adds	r3, r3, r1
 80033b4:	19da      	adds	r2, r3, r7
 80033b6:	2348      	movs	r3, #72	@ 0x48
 80033b8:	185b      	adds	r3, r3, r1
 80033ba:	19db      	adds	r3, r3, r7
 80033bc:	8812      	ldrh	r2, [r2, #0]
 80033be:	881b      	ldrh	r3, [r3, #0]
 80033c0:	429a      	cmp	r2, r3
 80033c2:	d3a6      	bcc.n	8003312 <drawImage+0xa6>
	}
}
ST7735_DrawImage(y, x, w, h, bufffer);
 80033c4:	2344      	movs	r3, #68	@ 0x44
 80033c6:	185b      	adds	r3, r3, r1
 80033c8:	19db      	adds	r3, r3, r7
 80033ca:	881c      	ldrh	r4, [r3, #0]
 80033cc:	2340      	movs	r3, #64	@ 0x40
 80033ce:	185b      	adds	r3, r3, r1
 80033d0:	19db      	adds	r3, r3, r7
 80033d2:	881a      	ldrh	r2, [r3, #0]
 80033d4:	231e      	movs	r3, #30
 80033d6:	18fb      	adds	r3, r7, r3
 80033d8:	8819      	ldrh	r1, [r3, #0]
 80033da:	231c      	movs	r3, #28
 80033dc:	18fb      	adds	r3, r7, r3
 80033de:	8818      	ldrh	r0, [r3, #0]
 80033e0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80033e2:	9300      	str	r3, [sp, #0]
 80033e4:	0023      	movs	r3, r4
 80033e6:	f000 fa31 	bl	800384c <ST7735_DrawImage>
 80033ea:	46c5      	mov	sp, r8
}
 80033ec:	46c0      	nop			@ (mov r8, r8)
 80033ee:	46bd      	mov	sp, r7
 80033f0:	b010      	add	sp, #64	@ 0x40
 80033f2:	bc80      	pop	{r7}
 80033f4:	46b8      	mov	r8, r7
 80033f6:	bdf0      	pop	{r4, r5, r6, r7, pc}

080033f8 <ST7735_Select>:
      10,                     //     10 ms delay
    ST7735_DISPON ,    DELAY, //  4: Main screen turn on, no args w/delay
      100 };                  //     100 ms delay

void ST7735_Select()
{
 80033f8:	b580      	push	{r7, lr}
 80033fa:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(CS_PORT, CS_PIN, GPIO_PIN_RESET);
 80033fc:	23a0      	movs	r3, #160	@ 0xa0
 80033fe:	05db      	lsls	r3, r3, #23
 8003400:	2200      	movs	r2, #0
 8003402:	2120      	movs	r1, #32
 8003404:	0018      	movs	r0, r3
 8003406:	f002 fbb8 	bl	8005b7a <HAL_GPIO_WritePin>
}
 800340a:	46c0      	nop			@ (mov r8, r8)
 800340c:	46bd      	mov	sp, r7
 800340e:	bd80      	pop	{r7, pc}

08003410 <ST7735_Unselect>:

void ST7735_Unselect()
{
 8003410:	b580      	push	{r7, lr}
 8003412:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(CS_PORT, CS_PIN, GPIO_PIN_SET);
 8003414:	23a0      	movs	r3, #160	@ 0xa0
 8003416:	05db      	lsls	r3, r3, #23
 8003418:	2201      	movs	r2, #1
 800341a:	2120      	movs	r1, #32
 800341c:	0018      	movs	r0, r3
 800341e:	f002 fbac 	bl	8005b7a <HAL_GPIO_WritePin>
}
 8003422:	46c0      	nop			@ (mov r8, r8)
 8003424:	46bd      	mov	sp, r7
 8003426:	bd80      	pop	{r7, pc}

08003428 <ST7735_Reset>:

void ST7735_Reset()
{
 8003428:	b580      	push	{r7, lr}
 800342a:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(RST_PORT, RST_PIN, GPIO_PIN_RESET);
 800342c:	2380      	movs	r3, #128	@ 0x80
 800342e:	0219      	lsls	r1, r3, #8
 8003430:	23a0      	movs	r3, #160	@ 0xa0
 8003432:	05db      	lsls	r3, r3, #23
 8003434:	2200      	movs	r2, #0
 8003436:	0018      	movs	r0, r3
 8003438:	f002 fb9f 	bl	8005b7a <HAL_GPIO_WritePin>
    HAL_Delay(5);
 800343c:	2005      	movs	r0, #5
 800343e:	f002 f925 	bl	800568c <HAL_Delay>
    HAL_GPIO_WritePin(RST_PORT, RST_PIN, GPIO_PIN_SET);
 8003442:	2380      	movs	r3, #128	@ 0x80
 8003444:	0219      	lsls	r1, r3, #8
 8003446:	23a0      	movs	r3, #160	@ 0xa0
 8003448:	05db      	lsls	r3, r3, #23
 800344a:	2201      	movs	r2, #1
 800344c:	0018      	movs	r0, r3
 800344e:	f002 fb94 	bl	8005b7a <HAL_GPIO_WritePin>
}
 8003452:	46c0      	nop			@ (mov r8, r8)
 8003454:	46bd      	mov	sp, r7
 8003456:	bd80      	pop	{r7, pc}

08003458 <ST7735_WriteCommand>:

  void ST7735_WriteCommand(uint8_t cmd)
  {
 8003458:	b580      	push	{r7, lr}
 800345a:	b082      	sub	sp, #8
 800345c:	af00      	add	r7, sp, #0
 800345e:	0002      	movs	r2, r0
 8003460:	1dfb      	adds	r3, r7, #7
 8003462:	701a      	strb	r2, [r3, #0]
    HAL_GPIO_WritePin(DC_PORT, DC_PIN, GPIO_PIN_RESET);
 8003464:	23a0      	movs	r3, #160	@ 0xa0
 8003466:	05db      	lsls	r3, r3, #23
 8003468:	2200      	movs	r2, #0
 800346a:	2110      	movs	r1, #16
 800346c:	0018      	movs	r0, r3
 800346e:	f002 fb84 	bl	8005b7a <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(&ST7735_SPI_PORT, &cmd, sizeof(cmd), HAL_MAX_DELAY);
 8003472:	2301      	movs	r3, #1
 8003474:	425b      	negs	r3, r3
 8003476:	1df9      	adds	r1, r7, #7
 8003478:	4803      	ldr	r0, [pc, #12]	@ (8003488 <ST7735_WriteCommand+0x30>)
 800347a:	2201      	movs	r2, #1
 800347c:	f004 fce0 	bl	8007e40 <HAL_SPI_Transmit>
}
 8003480:	46c0      	nop			@ (mov r8, r8)
 8003482:	46bd      	mov	sp, r7
 8003484:	b002      	add	sp, #8
 8003486:	bd80      	pop	{r7, pc}
 8003488:	20000d9c 	.word	0x20000d9c

0800348c <ST7735_WriteData>:

void ST7735_WriteData(uint8_t* buff, size_t buff_size)
{
 800348c:	b580      	push	{r7, lr}
 800348e:	b082      	sub	sp, #8
 8003490:	af00      	add	r7, sp, #0
 8003492:	6078      	str	r0, [r7, #4]
 8003494:	6039      	str	r1, [r7, #0]
    HAL_GPIO_WritePin(DC_PORT, DC_PIN, GPIO_PIN_SET);
 8003496:	23a0      	movs	r3, #160	@ 0xa0
 8003498:	05db      	lsls	r3, r3, #23
 800349a:	2201      	movs	r2, #1
 800349c:	2110      	movs	r1, #16
 800349e:	0018      	movs	r0, r3
 80034a0:	f002 fb6b 	bl	8005b7a <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(&ST7735_SPI_PORT, buff, buff_size, HAL_MAX_DELAY);
 80034a4:	683b      	ldr	r3, [r7, #0]
 80034a6:	b29a      	uxth	r2, r3
 80034a8:	2301      	movs	r3, #1
 80034aa:	425b      	negs	r3, r3
 80034ac:	6879      	ldr	r1, [r7, #4]
 80034ae:	4803      	ldr	r0, [pc, #12]	@ (80034bc <ST7735_WriteData+0x30>)
 80034b0:	f004 fcc6 	bl	8007e40 <HAL_SPI_Transmit>
}
 80034b4:	46c0      	nop			@ (mov r8, r8)
 80034b6:	46bd      	mov	sp, r7
 80034b8:	b002      	add	sp, #8
 80034ba:	bd80      	pop	{r7, pc}
 80034bc:	20000d9c 	.word	0x20000d9c

080034c0 <DisplayInit>:

void DisplayInit(const uint8_t *addr)
{
 80034c0:	b590      	push	{r4, r7, lr}
 80034c2:	b085      	sub	sp, #20
 80034c4:	af00      	add	r7, sp, #0
 80034c6:	6078      	str	r0, [r7, #4]
    uint8_t numCommands, numArgs;
    uint16_t ms;

    numCommands = *addr++;
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	1c5a      	adds	r2, r3, #1
 80034cc:	607a      	str	r2, [r7, #4]
 80034ce:	220f      	movs	r2, #15
 80034d0:	18ba      	adds	r2, r7, r2
 80034d2:	781b      	ldrb	r3, [r3, #0]
 80034d4:	7013      	strb	r3, [r2, #0]
    while(numCommands--) {
 80034d6:	e04a      	b.n	800356e <DisplayInit+0xae>
        uint8_t cmd = *addr++;
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	1c5a      	adds	r2, r3, #1
 80034dc:	607a      	str	r2, [r7, #4]
 80034de:	210b      	movs	r1, #11
 80034e0:	187a      	adds	r2, r7, r1
 80034e2:	781b      	ldrb	r3, [r3, #0]
 80034e4:	7013      	strb	r3, [r2, #0]
        ST7735_WriteCommand(cmd);
 80034e6:	187b      	adds	r3, r7, r1
 80034e8:	781b      	ldrb	r3, [r3, #0]
 80034ea:	0018      	movs	r0, r3
 80034ec:	f7ff ffb4 	bl	8003458 <ST7735_WriteCommand>

        numArgs = *addr++;
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	1c5a      	adds	r2, r3, #1
 80034f4:	607a      	str	r2, [r7, #4]
 80034f6:	200a      	movs	r0, #10
 80034f8:	183a      	adds	r2, r7, r0
 80034fa:	781b      	ldrb	r3, [r3, #0]
 80034fc:	7013      	strb	r3, [r2, #0]
        // If high bit set, delay follows args
        ms = numArgs & DELAY;
 80034fe:	183b      	adds	r3, r7, r0
 8003500:	781b      	ldrb	r3, [r3, #0]
 8003502:	b29a      	uxth	r2, r3
 8003504:	230c      	movs	r3, #12
 8003506:	18fb      	adds	r3, r7, r3
 8003508:	2180      	movs	r1, #128	@ 0x80
 800350a:	400a      	ands	r2, r1
 800350c:	801a      	strh	r2, [r3, #0]
        numArgs &= ~DELAY;
 800350e:	183b      	adds	r3, r7, r0
 8003510:	183a      	adds	r2, r7, r0
 8003512:	7812      	ldrb	r2, [r2, #0]
 8003514:	217f      	movs	r1, #127	@ 0x7f
 8003516:	400a      	ands	r2, r1
 8003518:	701a      	strb	r2, [r3, #0]
        if(numArgs) {
 800351a:	183b      	adds	r3, r7, r0
 800351c:	781b      	ldrb	r3, [r3, #0]
 800351e:	2b00      	cmp	r3, #0
 8003520:	d00c      	beq.n	800353c <DisplayInit+0x7c>
            ST7735_WriteData((uint8_t*)addr, numArgs);
 8003522:	0004      	movs	r4, r0
 8003524:	183b      	adds	r3, r7, r0
 8003526:	781a      	ldrb	r2, [r3, #0]
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	0011      	movs	r1, r2
 800352c:	0018      	movs	r0, r3
 800352e:	f7ff ffad 	bl	800348c <ST7735_WriteData>
            addr += numArgs;
 8003532:	193b      	adds	r3, r7, r4
 8003534:	781b      	ldrb	r3, [r3, #0]
 8003536:	687a      	ldr	r2, [r7, #4]
 8003538:	18d3      	adds	r3, r2, r3
 800353a:	607b      	str	r3, [r7, #4]
        }

        if(ms) {
 800353c:	210c      	movs	r1, #12
 800353e:	187b      	adds	r3, r7, r1
 8003540:	881b      	ldrh	r3, [r3, #0]
 8003542:	2b00      	cmp	r3, #0
 8003544:	d013      	beq.n	800356e <DisplayInit+0xae>
            ms = *addr++;
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	1c5a      	adds	r2, r3, #1
 800354a:	607a      	str	r2, [r7, #4]
 800354c:	781a      	ldrb	r2, [r3, #0]
 800354e:	187b      	adds	r3, r7, r1
 8003550:	801a      	strh	r2, [r3, #0]
            if(ms == 255) ms = 500;
 8003552:	187b      	adds	r3, r7, r1
 8003554:	881b      	ldrh	r3, [r3, #0]
 8003556:	2bff      	cmp	r3, #255	@ 0xff
 8003558:	d103      	bne.n	8003562 <DisplayInit+0xa2>
 800355a:	187b      	adds	r3, r7, r1
 800355c:	22fa      	movs	r2, #250	@ 0xfa
 800355e:	0052      	lsls	r2, r2, #1
 8003560:	801a      	strh	r2, [r3, #0]
            HAL_Delay(ms);
 8003562:	230c      	movs	r3, #12
 8003564:	18fb      	adds	r3, r7, r3
 8003566:	881b      	ldrh	r3, [r3, #0]
 8003568:	0018      	movs	r0, r3
 800356a:	f002 f88f 	bl	800568c <HAL_Delay>
    while(numCommands--) {
 800356e:	220f      	movs	r2, #15
 8003570:	18bb      	adds	r3, r7, r2
 8003572:	781b      	ldrb	r3, [r3, #0]
 8003574:	18ba      	adds	r2, r7, r2
 8003576:	1e59      	subs	r1, r3, #1
 8003578:	7011      	strb	r1, [r2, #0]
 800357a:	2b00      	cmp	r3, #0
 800357c:	d1ac      	bne.n	80034d8 <DisplayInit+0x18>
        }
    }
}
 800357e:	46c0      	nop			@ (mov r8, r8)
 8003580:	46c0      	nop			@ (mov r8, r8)
 8003582:	46bd      	mov	sp, r7
 8003584:	b005      	add	sp, #20
 8003586:	bd90      	pop	{r4, r7, pc}

08003588 <ST7735_SetAddressWindow>:

void ST7735_SetAddressWindow(uint8_t x0, uint8_t y0, uint8_t x1, uint8_t y1)
{
 8003588:	b5b0      	push	{r4, r5, r7, lr}
 800358a:	b084      	sub	sp, #16
 800358c:	af00      	add	r7, sp, #0
 800358e:	0005      	movs	r5, r0
 8003590:	000c      	movs	r4, r1
 8003592:	0010      	movs	r0, r2
 8003594:	0019      	movs	r1, r3
 8003596:	1dfb      	adds	r3, r7, #7
 8003598:	1c2a      	adds	r2, r5, #0
 800359a:	701a      	strb	r2, [r3, #0]
 800359c:	1dbb      	adds	r3, r7, #6
 800359e:	1c22      	adds	r2, r4, #0
 80035a0:	701a      	strb	r2, [r3, #0]
 80035a2:	1d7b      	adds	r3, r7, #5
 80035a4:	1c02      	adds	r2, r0, #0
 80035a6:	701a      	strb	r2, [r3, #0]
 80035a8:	1d3b      	adds	r3, r7, #4
 80035aa:	1c0a      	adds	r2, r1, #0
 80035ac:	701a      	strb	r2, [r3, #0]
    // column address set
    ST7735_WriteCommand(ST7735_CASET);
 80035ae:	202a      	movs	r0, #42	@ 0x2a
 80035b0:	f7ff ff52 	bl	8003458 <ST7735_WriteCommand>
    uint8_t data[] = { 0x00, x0 + _xstart, 0x00, x1 + _xstart };
 80035b4:	210c      	movs	r1, #12
 80035b6:	187b      	adds	r3, r7, r1
 80035b8:	2200      	movs	r2, #0
 80035ba:	701a      	strb	r2, [r3, #0]
 80035bc:	4b1c      	ldr	r3, [pc, #112]	@ (8003630 <ST7735_SetAddressWindow+0xa8>)
 80035be:	781a      	ldrb	r2, [r3, #0]
 80035c0:	1dfb      	adds	r3, r7, #7
 80035c2:	781b      	ldrb	r3, [r3, #0]
 80035c4:	18d3      	adds	r3, r2, r3
 80035c6:	b2da      	uxtb	r2, r3
 80035c8:	187b      	adds	r3, r7, r1
 80035ca:	705a      	strb	r2, [r3, #1]
 80035cc:	187b      	adds	r3, r7, r1
 80035ce:	2200      	movs	r2, #0
 80035d0:	709a      	strb	r2, [r3, #2]
 80035d2:	4b17      	ldr	r3, [pc, #92]	@ (8003630 <ST7735_SetAddressWindow+0xa8>)
 80035d4:	781a      	ldrb	r2, [r3, #0]
 80035d6:	1d7b      	adds	r3, r7, #5
 80035d8:	781b      	ldrb	r3, [r3, #0]
 80035da:	18d3      	adds	r3, r2, r3
 80035dc:	b2da      	uxtb	r2, r3
 80035de:	187b      	adds	r3, r7, r1
 80035e0:	70da      	strb	r2, [r3, #3]
    ST7735_WriteData(data, sizeof(data));
 80035e2:	000c      	movs	r4, r1
 80035e4:	187b      	adds	r3, r7, r1
 80035e6:	2104      	movs	r1, #4
 80035e8:	0018      	movs	r0, r3
 80035ea:	f7ff ff4f 	bl	800348c <ST7735_WriteData>

    // row address set
    ST7735_WriteCommand(ST7735_RASET);
 80035ee:	202b      	movs	r0, #43	@ 0x2b
 80035f0:	f7ff ff32 	bl	8003458 <ST7735_WriteCommand>
    data[1] = y0 + _ystart;
 80035f4:	4b0f      	ldr	r3, [pc, #60]	@ (8003634 <ST7735_SetAddressWindow+0xac>)
 80035f6:	781a      	ldrb	r2, [r3, #0]
 80035f8:	1dbb      	adds	r3, r7, #6
 80035fa:	781b      	ldrb	r3, [r3, #0]
 80035fc:	18d3      	adds	r3, r2, r3
 80035fe:	b2da      	uxtb	r2, r3
 8003600:	0021      	movs	r1, r4
 8003602:	187b      	adds	r3, r7, r1
 8003604:	705a      	strb	r2, [r3, #1]
    data[3] = y1 + _ystart;
 8003606:	4b0b      	ldr	r3, [pc, #44]	@ (8003634 <ST7735_SetAddressWindow+0xac>)
 8003608:	781a      	ldrb	r2, [r3, #0]
 800360a:	1d3b      	adds	r3, r7, #4
 800360c:	781b      	ldrb	r3, [r3, #0]
 800360e:	18d3      	adds	r3, r2, r3
 8003610:	b2da      	uxtb	r2, r3
 8003612:	187b      	adds	r3, r7, r1
 8003614:	70da      	strb	r2, [r3, #3]
    ST7735_WriteData(data, sizeof(data));
 8003616:	187b      	adds	r3, r7, r1
 8003618:	2104      	movs	r1, #4
 800361a:	0018      	movs	r0, r3
 800361c:	f7ff ff36 	bl	800348c <ST7735_WriteData>

    // write to RAM
    ST7735_WriteCommand(ST7735_RAMWR);
 8003620:	202c      	movs	r0, #44	@ 0x2c
 8003622:	f7ff ff19 	bl	8003458 <ST7735_WriteCommand>
}
 8003626:	46c0      	nop			@ (mov r8, r8)
 8003628:	46bd      	mov	sp, r7
 800362a:	b004      	add	sp, #16
 800362c:	bdb0      	pop	{r4, r5, r7, pc}
 800362e:	46c0      	nop			@ (mov r8, r8)
 8003630:	20000a53 	.word	0x20000a53
 8003634:	20000a54 	.word	0x20000a54

08003638 <ST7735_Init>:

void ST7735_Init(uint8_t rotation)
{
 8003638:	b580      	push	{r7, lr}
 800363a:	b082      	sub	sp, #8
 800363c:	af00      	add	r7, sp, #0
 800363e:	0002      	movs	r2, r0
 8003640:	1dfb      	adds	r3, r7, #7
 8003642:	701a      	strb	r2, [r3, #0]
    ST7735_Select();
 8003644:	f7ff fed8 	bl	80033f8 <ST7735_Select>
    ST7735_Reset();
 8003648:	f7ff feee 	bl	8003428 <ST7735_Reset>
    DisplayInit(init_cmds1);
 800364c:	4b0e      	ldr	r3, [pc, #56]	@ (8003688 <ST7735_Init+0x50>)
 800364e:	0018      	movs	r0, r3
 8003650:	f7ff ff36 	bl	80034c0 <DisplayInit>
    DisplayInit(init_cmds2);
 8003654:	4b0d      	ldr	r3, [pc, #52]	@ (800368c <ST7735_Init+0x54>)
 8003656:	0018      	movs	r0, r3
 8003658:	f7ff ff32 	bl	80034c0 <DisplayInit>
    DisplayInit(init_cmds3);
 800365c:	4b0c      	ldr	r3, [pc, #48]	@ (8003690 <ST7735_Init+0x58>)
 800365e:	0018      	movs	r0, r3
 8003660:	f7ff ff2e 	bl	80034c0 <DisplayInit>

#elif ST7735_IS_128X128
    _colstart = 2;
    _rowstart = 3;
#else
    _colstart = 0;
 8003664:	4b0b      	ldr	r3, [pc, #44]	@ (8003694 <ST7735_Init+0x5c>)
 8003666:	2200      	movs	r2, #0
 8003668:	701a      	strb	r2, [r3, #0]
    _rowstart = 0;
 800366a:	4b0b      	ldr	r3, [pc, #44]	@ (8003698 <ST7735_Init+0x60>)
 800366c:	2200      	movs	r2, #0
 800366e:	701a      	strb	r2, [r3, #0]
#endif
    ST7735_SetRotation (rotation);
 8003670:	1dfb      	adds	r3, r7, #7
 8003672:	781b      	ldrb	r3, [r3, #0]
 8003674:	0018      	movs	r0, r3
 8003676:	f000 f811 	bl	800369c <ST7735_SetRotation>
    ST7735_Unselect();
 800367a:	f7ff fec9 	bl	8003410 <ST7735_Unselect>

}
 800367e:	46c0      	nop			@ (mov r8, r8)
 8003680:	46bd      	mov	sp, r7
 8003682:	b002      	add	sp, #8
 8003684:	bd80      	pop	{r7, pc}
 8003686:	46c0      	nop			@ (mov r8, r8)
 8003688:	0800b668 	.word	0x0800b668
 800368c:	0800b6a0 	.word	0x0800b6a0
 8003690:	0800b6b0 	.word	0x0800b6b0
 8003694:	20000a51 	.word	0x20000a51
 8003698:	20000a52 	.word	0x20000a52

0800369c <ST7735_SetRotation>:

void ST7735_SetRotation(uint8_t m)
{
 800369c:	b580      	push	{r7, lr}
 800369e:	b084      	sub	sp, #16
 80036a0:	af00      	add	r7, sp, #0
 80036a2:	0002      	movs	r2, r0
 80036a4:	1dfb      	adds	r3, r7, #7
 80036a6:	701a      	strb	r2, [r3, #0]

  uint8_t madctl = 0;
 80036a8:	230f      	movs	r3, #15
 80036aa:	18fb      	adds	r3, r7, r3
 80036ac:	2200      	movs	r2, #0
 80036ae:	701a      	strb	r2, [r3, #0]

  rotation = m % 4; // can't be higher than 3
 80036b0:	1dfb      	adds	r3, r7, #7
 80036b2:	781b      	ldrb	r3, [r3, #0]
 80036b4:	2203      	movs	r2, #3
 80036b6:	4013      	ands	r3, r2
 80036b8:	b2da      	uxtb	r2, r3
 80036ba:	4b36      	ldr	r3, [pc, #216]	@ (8003794 <ST7735_SetRotation+0xf8>)
 80036bc:	701a      	strb	r2, [r3, #0]

  switch (rotation)
 80036be:	4b35      	ldr	r3, [pc, #212]	@ (8003794 <ST7735_SetRotation+0xf8>)
 80036c0:	781b      	ldrb	r3, [r3, #0]
 80036c2:	2b03      	cmp	r3, #3
 80036c4:	d041      	beq.n	800374a <ST7735_SetRotation+0xae>
 80036c6:	dc53      	bgt.n	8003770 <ST7735_SetRotation+0xd4>
 80036c8:	2b02      	cmp	r3, #2
 80036ca:	d02b      	beq.n	8003724 <ST7735_SetRotation+0x88>
 80036cc:	dc50      	bgt.n	8003770 <ST7735_SetRotation+0xd4>
 80036ce:	2b00      	cmp	r3, #0
 80036d0:	d002      	beq.n	80036d8 <ST7735_SetRotation+0x3c>
 80036d2:	2b01      	cmp	r3, #1
 80036d4:	d013      	beq.n	80036fe <ST7735_SetRotation+0x62>
 80036d6:	e04b      	b.n	8003770 <ST7735_SetRotation+0xd4>
  {
  case 0:
#if ST7735_IS_160X80
	  madctl = ST7735_MADCTL_MX | ST7735_MADCTL_MY | ST7735_MADCTL_BGR;
#else
      madctl = ST7735_MADCTL_MX | ST7735_MADCTL_MY | ST7735_MADCTL_RGB;
 80036d8:	230f      	movs	r3, #15
 80036da:	18fb      	adds	r3, r7, r3
 80036dc:	22c0      	movs	r2, #192	@ 0xc0
 80036de:	701a      	strb	r2, [r3, #0]
      _height = ST7735_HEIGHT;
 80036e0:	4b2d      	ldr	r3, [pc, #180]	@ (8003798 <ST7735_SetRotation+0xfc>)
 80036e2:	22a0      	movs	r2, #160	@ 0xa0
 80036e4:	801a      	strh	r2, [r3, #0]
      _width = ST7735_WIDTH;
 80036e6:	4b2d      	ldr	r3, [pc, #180]	@ (800379c <ST7735_SetRotation+0x100>)
 80036e8:	2280      	movs	r2, #128	@ 0x80
 80036ea:	801a      	strh	r2, [r3, #0]
      _xstart = _colstart;
 80036ec:	4b2c      	ldr	r3, [pc, #176]	@ (80037a0 <ST7735_SetRotation+0x104>)
 80036ee:	781a      	ldrb	r2, [r3, #0]
 80036f0:	4b2c      	ldr	r3, [pc, #176]	@ (80037a4 <ST7735_SetRotation+0x108>)
 80036f2:	701a      	strb	r2, [r3, #0]
      _ystart = _rowstart;
 80036f4:	4b2c      	ldr	r3, [pc, #176]	@ (80037a8 <ST7735_SetRotation+0x10c>)
 80036f6:	781a      	ldrb	r2, [r3, #0]
 80036f8:	4b2c      	ldr	r3, [pc, #176]	@ (80037ac <ST7735_SetRotation+0x110>)
 80036fa:	701a      	strb	r2, [r3, #0]
#endif
    break;
 80036fc:	e038      	b.n	8003770 <ST7735_SetRotation+0xd4>
  case 1:
#if ST7735_IS_160X80
	  madctl = ST7735_MADCTL_MY | ST7735_MADCTL_MV | ST7735_MADCTL_BGR;
#else
      madctl = ST7735_MADCTL_MY | ST7735_MADCTL_MV | ST7735_MADCTL_RGB;
 80036fe:	230f      	movs	r3, #15
 8003700:	18fb      	adds	r3, r7, r3
 8003702:	22a0      	movs	r2, #160	@ 0xa0
 8003704:	701a      	strb	r2, [r3, #0]
      _width = ST7735_HEIGHT;
 8003706:	4b25      	ldr	r3, [pc, #148]	@ (800379c <ST7735_SetRotation+0x100>)
 8003708:	22a0      	movs	r2, #160	@ 0xa0
 800370a:	801a      	strh	r2, [r3, #0]
      _height = ST7735_WIDTH;
 800370c:	4b22      	ldr	r3, [pc, #136]	@ (8003798 <ST7735_SetRotation+0xfc>)
 800370e:	2280      	movs	r2, #128	@ 0x80
 8003710:	801a      	strh	r2, [r3, #0]
    _ystart = _colstart;
 8003712:	4b23      	ldr	r3, [pc, #140]	@ (80037a0 <ST7735_SetRotation+0x104>)
 8003714:	781a      	ldrb	r2, [r3, #0]
 8003716:	4b25      	ldr	r3, [pc, #148]	@ (80037ac <ST7735_SetRotation+0x110>)
 8003718:	701a      	strb	r2, [r3, #0]
    _xstart = _rowstart;
 800371a:	4b23      	ldr	r3, [pc, #140]	@ (80037a8 <ST7735_SetRotation+0x10c>)
 800371c:	781a      	ldrb	r2, [r3, #0]
 800371e:	4b21      	ldr	r3, [pc, #132]	@ (80037a4 <ST7735_SetRotation+0x108>)
 8003720:	701a      	strb	r2, [r3, #0]
#endif
    break;
 8003722:	e025      	b.n	8003770 <ST7735_SetRotation+0xd4>
  case 2:
#if ST7735_IS_160X80
	  madctl = ST7735_MADCTL_BGR;
#else
      madctl = ST7735_MADCTL_RGB;
 8003724:	230f      	movs	r3, #15
 8003726:	18fb      	adds	r3, r7, r3
 8003728:	2200      	movs	r2, #0
 800372a:	701a      	strb	r2, [r3, #0]
      _height = ST7735_HEIGHT;
 800372c:	4b1a      	ldr	r3, [pc, #104]	@ (8003798 <ST7735_SetRotation+0xfc>)
 800372e:	22a0      	movs	r2, #160	@ 0xa0
 8003730:	801a      	strh	r2, [r3, #0]
      _width = ST7735_WIDTH;
 8003732:	4b1a      	ldr	r3, [pc, #104]	@ (800379c <ST7735_SetRotation+0x100>)
 8003734:	2280      	movs	r2, #128	@ 0x80
 8003736:	801a      	strh	r2, [r3, #0]
    _xstart = _colstart;
 8003738:	4b19      	ldr	r3, [pc, #100]	@ (80037a0 <ST7735_SetRotation+0x104>)
 800373a:	781a      	ldrb	r2, [r3, #0]
 800373c:	4b19      	ldr	r3, [pc, #100]	@ (80037a4 <ST7735_SetRotation+0x108>)
 800373e:	701a      	strb	r2, [r3, #0]
    _ystart = _rowstart;
 8003740:	4b19      	ldr	r3, [pc, #100]	@ (80037a8 <ST7735_SetRotation+0x10c>)
 8003742:	781a      	ldrb	r2, [r3, #0]
 8003744:	4b19      	ldr	r3, [pc, #100]	@ (80037ac <ST7735_SetRotation+0x110>)
 8003746:	701a      	strb	r2, [r3, #0]
#endif
    break;
 8003748:	e012      	b.n	8003770 <ST7735_SetRotation+0xd4>
  case 3:
#if ST7735_IS_160X80
	  madctl = ST7735_MADCTL_MX | ST7735_MADCTL_MV | ST7735_MADCTL_BGR;
#else
      madctl = ST7735_MADCTL_MX | ST7735_MADCTL_MV | ST7735_MADCTL_RGB;
 800374a:	230f      	movs	r3, #15
 800374c:	18fb      	adds	r3, r7, r3
 800374e:	2260      	movs	r2, #96	@ 0x60
 8003750:	701a      	strb	r2, [r3, #0]
      _width = ST7735_HEIGHT;
 8003752:	4b12      	ldr	r3, [pc, #72]	@ (800379c <ST7735_SetRotation+0x100>)
 8003754:	22a0      	movs	r2, #160	@ 0xa0
 8003756:	801a      	strh	r2, [r3, #0]
      _height = ST7735_WIDTH;
 8003758:	4b0f      	ldr	r3, [pc, #60]	@ (8003798 <ST7735_SetRotation+0xfc>)
 800375a:	2280      	movs	r2, #128	@ 0x80
 800375c:	801a      	strh	r2, [r3, #0]
    _ystart = _colstart;
 800375e:	4b10      	ldr	r3, [pc, #64]	@ (80037a0 <ST7735_SetRotation+0x104>)
 8003760:	781a      	ldrb	r2, [r3, #0]
 8003762:	4b12      	ldr	r3, [pc, #72]	@ (80037ac <ST7735_SetRotation+0x110>)
 8003764:	701a      	strb	r2, [r3, #0]
    _xstart = _rowstart;
 8003766:	4b10      	ldr	r3, [pc, #64]	@ (80037a8 <ST7735_SetRotation+0x10c>)
 8003768:	781a      	ldrb	r2, [r3, #0]
 800376a:	4b0e      	ldr	r3, [pc, #56]	@ (80037a4 <ST7735_SetRotation+0x108>)
 800376c:	701a      	strb	r2, [r3, #0]
#endif
    break;
 800376e:	46c0      	nop			@ (mov r8, r8)
  }
  ST7735_Select();
 8003770:	f7ff fe42 	bl	80033f8 <ST7735_Select>
  ST7735_WriteCommand(ST7735_MADCTL);
 8003774:	2036      	movs	r0, #54	@ 0x36
 8003776:	f7ff fe6f 	bl	8003458 <ST7735_WriteCommand>
  ST7735_WriteData(&madctl,1);
 800377a:	230f      	movs	r3, #15
 800377c:	18fb      	adds	r3, r7, r3
 800377e:	2101      	movs	r1, #1
 8003780:	0018      	movs	r0, r3
 8003782:	f7ff fe83 	bl	800348c <ST7735_WriteData>
  ST7735_Unselect();
 8003786:	f7ff fe43 	bl	8003410 <ST7735_Unselect>
}
 800378a:	46c0      	nop			@ (mov r8, r8)
 800378c:	46bd      	mov	sp, r7
 800378e:	b004      	add	sp, #16
 8003790:	bd80      	pop	{r7, pc}
 8003792:	46c0      	nop			@ (mov r8, r8)
 8003794:	20000a50 	.word	0x20000a50
 8003798:	20000a4e 	.word	0x20000a4e
 800379c:	20000a4c 	.word	0x20000a4c
 80037a0:	20000a51 	.word	0x20000a51
 80037a4:	20000a53 	.word	0x20000a53
 80037a8:	20000a52 	.word	0x20000a52
 80037ac:	20000a54 	.word	0x20000a54

080037b0 <ST7735_DrawPixel>:

void ST7735_DrawPixel(uint16_t x, uint16_t y, uint16_t color) {
 80037b0:	b590      	push	{r4, r7, lr}
 80037b2:	b085      	sub	sp, #20
 80037b4:	af00      	add	r7, sp, #0
 80037b6:	0004      	movs	r4, r0
 80037b8:	0008      	movs	r0, r1
 80037ba:	0011      	movs	r1, r2
 80037bc:	1dbb      	adds	r3, r7, #6
 80037be:	1c22      	adds	r2, r4, #0
 80037c0:	801a      	strh	r2, [r3, #0]
 80037c2:	1d3b      	adds	r3, r7, #4
 80037c4:	1c02      	adds	r2, r0, #0
 80037c6:	801a      	strh	r2, [r3, #0]
 80037c8:	1cbb      	adds	r3, r7, #2
 80037ca:	1c0a      	adds	r2, r1, #0
 80037cc:	801a      	strh	r2, [r3, #0]
    if((x >= _width) || (y >= _height))
 80037ce:	1dbb      	adds	r3, r7, #6
 80037d0:	881b      	ldrh	r3, [r3, #0]
 80037d2:	4a1c      	ldr	r2, [pc, #112]	@ (8003844 <ST7735_DrawPixel+0x94>)
 80037d4:	2100      	movs	r1, #0
 80037d6:	5e52      	ldrsh	r2, [r2, r1]
 80037d8:	4293      	cmp	r3, r2
 80037da:	da2f      	bge.n	800383c <ST7735_DrawPixel+0x8c>
 80037dc:	1d3b      	adds	r3, r7, #4
 80037de:	881b      	ldrh	r3, [r3, #0]
 80037e0:	4a19      	ldr	r2, [pc, #100]	@ (8003848 <ST7735_DrawPixel+0x98>)
 80037e2:	2100      	movs	r1, #0
 80037e4:	5e52      	ldrsh	r2, [r2, r1]
 80037e6:	4293      	cmp	r3, r2
 80037e8:	da28      	bge.n	800383c <ST7735_DrawPixel+0x8c>
        return;

    ST7735_Select();
 80037ea:	f7ff fe05 	bl	80033f8 <ST7735_Select>

    ST7735_SetAddressWindow(x, y, x+1, y+1);
 80037ee:	1dbb      	adds	r3, r7, #6
 80037f0:	881b      	ldrh	r3, [r3, #0]
 80037f2:	b2d8      	uxtb	r0, r3
 80037f4:	1d3b      	adds	r3, r7, #4
 80037f6:	881b      	ldrh	r3, [r3, #0]
 80037f8:	b2d9      	uxtb	r1, r3
 80037fa:	1dbb      	adds	r3, r7, #6
 80037fc:	881b      	ldrh	r3, [r3, #0]
 80037fe:	b2db      	uxtb	r3, r3
 8003800:	3301      	adds	r3, #1
 8003802:	b2da      	uxtb	r2, r3
 8003804:	1d3b      	adds	r3, r7, #4
 8003806:	881b      	ldrh	r3, [r3, #0]
 8003808:	b2db      	uxtb	r3, r3
 800380a:	3301      	adds	r3, #1
 800380c:	b2db      	uxtb	r3, r3
 800380e:	f7ff febb 	bl	8003588 <ST7735_SetAddressWindow>
    uint8_t data[] = { color >> 8, color & 0xFF };
 8003812:	1cbb      	adds	r3, r7, #2
 8003814:	881b      	ldrh	r3, [r3, #0]
 8003816:	0a1b      	lsrs	r3, r3, #8
 8003818:	b29b      	uxth	r3, r3
 800381a:	b2da      	uxtb	r2, r3
 800381c:	210c      	movs	r1, #12
 800381e:	187b      	adds	r3, r7, r1
 8003820:	701a      	strb	r2, [r3, #0]
 8003822:	1cbb      	adds	r3, r7, #2
 8003824:	881b      	ldrh	r3, [r3, #0]
 8003826:	b2da      	uxtb	r2, r3
 8003828:	187b      	adds	r3, r7, r1
 800382a:	705a      	strb	r2, [r3, #1]
    ST7735_WriteData(data, sizeof(data));
 800382c:	187b      	adds	r3, r7, r1
 800382e:	2102      	movs	r1, #2
 8003830:	0018      	movs	r0, r3
 8003832:	f7ff fe2b 	bl	800348c <ST7735_WriteData>

    ST7735_Unselect();
 8003836:	f7ff fdeb 	bl	8003410 <ST7735_Unselect>
 800383a:	e000      	b.n	800383e <ST7735_DrawPixel+0x8e>
        return;
 800383c:	46c0      	nop			@ (mov r8, r8)
}
 800383e:	46bd      	mov	sp, r7
 8003840:	b005      	add	sp, #20
 8003842:	bd90      	pop	{r4, r7, pc}
 8003844:	20000a4c 	.word	0x20000a4c
 8003848:	20000a4e 	.word	0x20000a4e

0800384c <ST7735_DrawImage>:
    }

    ST7735_Unselect();
}

void ST7735_DrawImage(uint16_t x, uint16_t y, uint16_t w, uint16_t h, const uint16_t* data) {
 800384c:	b5b0      	push	{r4, r5, r7, lr}
 800384e:	b082      	sub	sp, #8
 8003850:	af00      	add	r7, sp, #0
 8003852:	0005      	movs	r5, r0
 8003854:	000c      	movs	r4, r1
 8003856:	0010      	movs	r0, r2
 8003858:	0019      	movs	r1, r3
 800385a:	1dbb      	adds	r3, r7, #6
 800385c:	1c2a      	adds	r2, r5, #0
 800385e:	801a      	strh	r2, [r3, #0]
 8003860:	1d3b      	adds	r3, r7, #4
 8003862:	1c22      	adds	r2, r4, #0
 8003864:	801a      	strh	r2, [r3, #0]
 8003866:	1cbb      	adds	r3, r7, #2
 8003868:	1c02      	adds	r2, r0, #0
 800386a:	801a      	strh	r2, [r3, #0]
 800386c:	003b      	movs	r3, r7
 800386e:	1c0a      	adds	r2, r1, #0
 8003870:	801a      	strh	r2, [r3, #0]
    if((x >= _width) || (y >= _height)) return;
 8003872:	1dbb      	adds	r3, r7, #6
 8003874:	881b      	ldrh	r3, [r3, #0]
 8003876:	4a2a      	ldr	r2, [pc, #168]	@ (8003920 <ST7735_DrawImage+0xd4>)
 8003878:	2100      	movs	r1, #0
 800387a:	5e52      	ldrsh	r2, [r2, r1]
 800387c:	4293      	cmp	r3, r2
 800387e:	da47      	bge.n	8003910 <ST7735_DrawImage+0xc4>
 8003880:	1d3b      	adds	r3, r7, #4
 8003882:	881b      	ldrh	r3, [r3, #0]
 8003884:	4a27      	ldr	r2, [pc, #156]	@ (8003924 <ST7735_DrawImage+0xd8>)
 8003886:	2100      	movs	r1, #0
 8003888:	5e52      	ldrsh	r2, [r2, r1]
 800388a:	4293      	cmp	r3, r2
 800388c:	da40      	bge.n	8003910 <ST7735_DrawImage+0xc4>
    if((x + w - 1) >= _width) return;
 800388e:	1dbb      	adds	r3, r7, #6
 8003890:	881a      	ldrh	r2, [r3, #0]
 8003892:	1cbb      	adds	r3, r7, #2
 8003894:	881b      	ldrh	r3, [r3, #0]
 8003896:	18d3      	adds	r3, r2, r3
 8003898:	4a21      	ldr	r2, [pc, #132]	@ (8003920 <ST7735_DrawImage+0xd4>)
 800389a:	2100      	movs	r1, #0
 800389c:	5e52      	ldrsh	r2, [r2, r1]
 800389e:	4293      	cmp	r3, r2
 80038a0:	dc38      	bgt.n	8003914 <ST7735_DrawImage+0xc8>
    if((y + h - 1) >= _height) return;
 80038a2:	1d3b      	adds	r3, r7, #4
 80038a4:	881a      	ldrh	r2, [r3, #0]
 80038a6:	003b      	movs	r3, r7
 80038a8:	881b      	ldrh	r3, [r3, #0]
 80038aa:	18d3      	adds	r3, r2, r3
 80038ac:	4a1d      	ldr	r2, [pc, #116]	@ (8003924 <ST7735_DrawImage+0xd8>)
 80038ae:	2100      	movs	r1, #0
 80038b0:	5e52      	ldrsh	r2, [r2, r1]
 80038b2:	4293      	cmp	r3, r2
 80038b4:	dc30      	bgt.n	8003918 <ST7735_DrawImage+0xcc>

    ST7735_Select();
 80038b6:	f7ff fd9f 	bl	80033f8 <ST7735_Select>
    ST7735_SetAddressWindow(x, y, x+w-1, y+h-1);
 80038ba:	1dbb      	adds	r3, r7, #6
 80038bc:	881b      	ldrh	r3, [r3, #0]
 80038be:	b2d8      	uxtb	r0, r3
 80038c0:	1d3b      	adds	r3, r7, #4
 80038c2:	881b      	ldrh	r3, [r3, #0]
 80038c4:	b2d9      	uxtb	r1, r3
 80038c6:	1dbb      	adds	r3, r7, #6
 80038c8:	881b      	ldrh	r3, [r3, #0]
 80038ca:	b2da      	uxtb	r2, r3
 80038cc:	1cbb      	adds	r3, r7, #2
 80038ce:	881b      	ldrh	r3, [r3, #0]
 80038d0:	b2db      	uxtb	r3, r3
 80038d2:	18d3      	adds	r3, r2, r3
 80038d4:	b2db      	uxtb	r3, r3
 80038d6:	3b01      	subs	r3, #1
 80038d8:	b2dc      	uxtb	r4, r3
 80038da:	1d3b      	adds	r3, r7, #4
 80038dc:	881b      	ldrh	r3, [r3, #0]
 80038de:	b2da      	uxtb	r2, r3
 80038e0:	003b      	movs	r3, r7
 80038e2:	881b      	ldrh	r3, [r3, #0]
 80038e4:	b2db      	uxtb	r3, r3
 80038e6:	18d3      	adds	r3, r2, r3
 80038e8:	b2db      	uxtb	r3, r3
 80038ea:	3b01      	subs	r3, #1
 80038ec:	b2db      	uxtb	r3, r3
 80038ee:	0022      	movs	r2, r4
 80038f0:	f7ff fe4a 	bl	8003588 <ST7735_SetAddressWindow>
    ST7735_WriteData((uint8_t*)data, sizeof(uint16_t)*w*h);
 80038f4:	1cbb      	adds	r3, r7, #2
 80038f6:	881b      	ldrh	r3, [r3, #0]
 80038f8:	003a      	movs	r2, r7
 80038fa:	8812      	ldrh	r2, [r2, #0]
 80038fc:	4353      	muls	r3, r2
 80038fe:	005a      	lsls	r2, r3, #1
 8003900:	69bb      	ldr	r3, [r7, #24]
 8003902:	0011      	movs	r1, r2
 8003904:	0018      	movs	r0, r3
 8003906:	f7ff fdc1 	bl	800348c <ST7735_WriteData>
    ST7735_Unselect();
 800390a:	f7ff fd81 	bl	8003410 <ST7735_Unselect>
 800390e:	e004      	b.n	800391a <ST7735_DrawImage+0xce>
    if((x >= _width) || (y >= _height)) return;
 8003910:	46c0      	nop			@ (mov r8, r8)
 8003912:	e002      	b.n	800391a <ST7735_DrawImage+0xce>
    if((x + w - 1) >= _width) return;
 8003914:	46c0      	nop			@ (mov r8, r8)
 8003916:	e000      	b.n	800391a <ST7735_DrawImage+0xce>
    if((y + h - 1) >= _height) return;
 8003918:	46c0      	nop			@ (mov r8, r8)
}
 800391a:	46bd      	mov	sp, r7
 800391c:	b002      	add	sp, #8
 800391e:	bdb0      	pop	{r4, r5, r7, pc}
 8003920:	20000a4c 	.word	0x20000a4c
 8003924:	20000a4e 	.word	0x20000a4e

08003928 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8003928:	b580      	push	{r7, lr}
 800392a:	b086      	sub	sp, #24
 800392c:	af04      	add	r7, sp, #16
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800392e:	f001 fe27 	bl	8005580 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8003932:	f000 fa89 	bl	8003e48 <SystemClock_Config>

  /* USER CODE BEGIN SysInit */
  steps=0;
 8003936:	4bb9      	ldr	r3, [pc, #740]	@ (8003c1c <main+0x2f4>)
 8003938:	2200      	movs	r2, #0
 800393a:	701a      	strb	r2, [r3, #0]
  sitting0.Body = *imgSitting0;
 800393c:	4bb8      	ldr	r3, [pc, #736]	@ (8003c20 <main+0x2f8>)
 800393e:	4ab9      	ldr	r2, [pc, #740]	@ (8003c24 <main+0x2fc>)
 8003940:	601a      	str	r2, [r3, #0]
  sitting0.Size = 307;
 8003942:	4bb7      	ldr	r3, [pc, #732]	@ (8003c20 <main+0x2f8>)
 8003944:	2234      	movs	r2, #52	@ 0x34
 8003946:	32ff      	adds	r2, #255	@ 0xff
 8003948:	605a      	str	r2, [r3, #4]
  sitting1.Body = *imgSitting1;
 800394a:	4bb7      	ldr	r3, [pc, #732]	@ (8003c28 <main+0x300>)
 800394c:	4ab7      	ldr	r2, [pc, #732]	@ (8003c2c <main+0x304>)
 800394e:	601a      	str	r2, [r3, #0]
  sitting1.Size = 305;
 8003950:	4bb5      	ldr	r3, [pc, #724]	@ (8003c28 <main+0x300>)
 8003952:	2232      	movs	r2, #50	@ 0x32
 8003954:	32ff      	adds	r2, #255	@ 0xff
 8003956:	605a      	str	r2, [r3, #4]
  animSitting[0] = sitting0;
 8003958:	4bb5      	ldr	r3, [pc, #724]	@ (8003c30 <main+0x308>)
 800395a:	4ab1      	ldr	r2, [pc, #708]	@ (8003c20 <main+0x2f8>)
 800395c:	ca03      	ldmia	r2!, {r0, r1}
 800395e:	c303      	stmia	r3!, {r0, r1}
  animSitting[1] = sitting1;
 8003960:	4bb3      	ldr	r3, [pc, #716]	@ (8003c30 <main+0x308>)
 8003962:	4ab1      	ldr	r2, [pc, #708]	@ (8003c28 <main+0x300>)
 8003964:	3308      	adds	r3, #8
 8003966:	ca03      	ldmia	r2!, {r0, r1}
 8003968:	c303      	stmia	r3!, {r0, r1}
  game.evo=0;
 800396a:	4bb2      	ldr	r3, [pc, #712]	@ (8003c34 <main+0x30c>)
 800396c:	2200      	movs	r2, #0
 800396e:	741a      	strb	r2, [r3, #16]
  game.uid[0]='h';
 8003970:	4ab0      	ldr	r2, [pc, #704]	@ (8003c34 <main+0x30c>)
 8003972:	2394      	movs	r3, #148	@ 0x94
 8003974:	005b      	lsls	r3, r3, #1
 8003976:	2168      	movs	r1, #104	@ 0x68
 8003978:	54d1      	strb	r1, [r2, r3]
  game.uid[1]='i';
 800397a:	4aae      	ldr	r2, [pc, #696]	@ (8003c34 <main+0x30c>)
 800397c:	232a      	movs	r3, #42	@ 0x2a
 800397e:	33ff      	adds	r3, #255	@ 0xff
 8003980:	2169      	movs	r1, #105	@ 0x69
 8003982:	54d1      	strb	r1, [r2, r3]
  game.allSteps=0;
 8003984:	4aab      	ldr	r2, [pc, #684]	@ (8003c34 <main+0x30c>)
 8003986:	238c      	movs	r3, #140	@ 0x8c
 8003988:	005b      	lsls	r3, r3, #1
 800398a:	2100      	movs	r1, #0
 800398c:	50d1      	str	r1, [r2, r3]
  game.mood=100;
 800398e:	4ba9      	ldr	r3, [pc, #676]	@ (8003c34 <main+0x30c>)
 8003990:	2264      	movs	r2, #100	@ 0x64
 8003992:	745a      	strb	r2, [r3, #17]
  game.numLocations=3;
 8003994:	4ba7      	ldr	r3, [pc, #668]	@ (8003c34 <main+0x30c>)
 8003996:	2203      	movs	r2, #3
 8003998:	615a      	str	r2, [r3, #20]
  game.stepsToday=0;
 800399a:	4aa6      	ldr	r2, [pc, #664]	@ (8003c34 <main+0x30c>)
 800399c:	2390      	movs	r3, #144	@ 0x90
 800399e:	005b      	lsls	r3, r3, #1
 80039a0:	2100      	movs	r1, #0
 80039a2:	50d1      	str	r1, [r2, r3]
  game.weeklySteps=0;
 80039a4:	4aa3      	ldr	r2, [pc, #652]	@ (8003c34 <main+0x30c>)
 80039a6:	238e      	movs	r3, #142	@ 0x8e
 80039a8:	005b      	lsls	r3, r3, #1
 80039aa:	2100      	movs	r1, #0
 80039ac:	50d1      	str	r1, [r2, r3]
  game.challengeGoal=20000;
 80039ae:	4aa1      	ldr	r2, [pc, #644]	@ (8003c34 <main+0x30c>)
 80039b0:	2392      	movs	r3, #146	@ 0x92
 80039b2:	005b      	lsls	r3, r3, #1
 80039b4:	49a0      	ldr	r1, [pc, #640]	@ (8003c38 <main+0x310>)
 80039b6:	50d1      	str	r1, [r2, r3]
  dummy.lat=12.34567;
 80039b8:	4ba0      	ldr	r3, [pc, #640]	@ (8003c3c <main+0x314>)
 80039ba:	4aa1      	ldr	r2, [pc, #644]	@ (8003c40 <main+0x318>)
 80039bc:	601a      	str	r2, [r3, #0]
  dummy.lon=-89.10111;
 80039be:	4b9f      	ldr	r3, [pc, #636]	@ (8003c3c <main+0x314>)
 80039c0:	4aa0      	ldr	r2, [pc, #640]	@ (8003c44 <main+0x31c>)
 80039c2:	605a      	str	r2, [r3, #4]
  game.positions[0]=dummy;
 80039c4:	4b9b      	ldr	r3, [pc, #620]	@ (8003c34 <main+0x30c>)
 80039c6:	4a9d      	ldr	r2, [pc, #628]	@ (8003c3c <main+0x314>)
 80039c8:	3318      	adds	r3, #24
 80039ca:	ca03      	ldmia	r2!, {r0, r1}
 80039cc:	c303      	stmia	r3!, {r0, r1}
  game.positions[1]=dummy;
 80039ce:	4b99      	ldr	r3, [pc, #612]	@ (8003c34 <main+0x30c>)
 80039d0:	4a9a      	ldr	r2, [pc, #616]	@ (8003c3c <main+0x314>)
 80039d2:	3320      	adds	r3, #32
 80039d4:	ca03      	ldmia	r2!, {r0, r1}
 80039d6:	c303      	stmia	r3!, {r0, r1}
  game.positions[2]=dummy;
 80039d8:	4b96      	ldr	r3, [pc, #600]	@ (8003c34 <main+0x30c>)
 80039da:	4a98      	ldr	r2, [pc, #608]	@ (8003c3c <main+0x314>)
 80039dc:	3328      	adds	r3, #40	@ 0x28
 80039de:	ca03      	ldmia	r2!, {r0, r1}
 80039e0:	c303      	stmia	r3!, {r0, r1}
  gpsThreshold = .00001;
 80039e2:	4b99      	ldr	r3, [pc, #612]	@ (8003c48 <main+0x320>)
 80039e4:	4a99      	ldr	r2, [pc, #612]	@ (8003c4c <main+0x324>)
 80039e6:	601a      	str	r2, [r3, #0]
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80039e8:	f000 fc34 	bl	8004254 <MX_GPIO_Init>
  MX_I2C1_Init();
 80039ec:	f000 fa8e 	bl	8003f0c <MX_I2C1_Init>
  MX_SPI1_Init();
 80039f0:	f000 facc 	bl	8003f8c <MX_SPI1_Init>
  MX_TIM17_Init();
 80039f4:	f000 fb0a 	bl	800400c <MX_TIM17_Init>
  MX_USART1_UART_Init();
 80039f8:	f000 fb90 	bl	800411c <MX_USART1_UART_Init>
  MX_USART2_UART_Init();
 80039fc:	f000 fbdc 	bl	80041b8 <MX_USART2_UART_Init>
  //MX_RTC_Init();
  /* USER CODE BEGIN 2 */
  //HAL_TIM_PWM_Start(&htim17, TIM_CHANNEL_1);
  ST7735_Unselect();
 8003a00:	f7ff fd06 	bl	8003410 <ST7735_Unselect>
  ST7735_Init(1);
 8003a04:	2001      	movs	r0, #1
 8003a06:	f7ff fe17 	bl	8003638 <ST7735_Init>
  //testAll();
  buffer[0] = 'A';
 8003a0a:	4b91      	ldr	r3, [pc, #580]	@ (8003c50 <main+0x328>)
 8003a0c:	2241      	movs	r2, #65	@ 0x41
 8003a0e:	701a      	strb	r2, [r3, #0]
  buffer[1] = 'B';
 8003a10:	4b8f      	ldr	r3, [pc, #572]	@ (8003c50 <main+0x328>)
 8003a12:	2242      	movs	r2, #66	@ 0x42
 8003a14:	705a      	strb	r2, [r3, #1]
  TIM17->CCR1 = 5;
 8003a16:	4b8f      	ldr	r3, [pc, #572]	@ (8003c54 <main+0x32c>)
 8003a18:	2205      	movs	r2, #5
 8003a1a:	635a      	str	r2, [r3, #52]	@ 0x34
  TIM17->PSC=64;
 8003a1c:	4b8d      	ldr	r3, [pc, #564]	@ (8003c54 <main+0x32c>)
 8003a1e:	2240      	movs	r2, #64	@ 0x40
 8003a20:	629a      	str	r2, [r3, #40]	@ 0x28
  uint8_t ret=0;
 8003a22:	1dfb      	adds	r3, r7, #7
 8003a24:	2200      	movs	r2, #0
 8003a26:	701a      	strb	r2, [r3, #0]
    //_ADXL343_Init();

      //Pedometer Setup
      _ADXL343_WriteReg8(0x19, 0x02);
 8003a28:	2102      	movs	r1, #2
 8003a2a:	2019      	movs	r0, #25
 8003a2c:	f000 fd08 	bl	8004440 <_ADXL343_WriteReg8>
      ////wait

      _ADXL343_WriteReg8(0x7C, 0x01);
 8003a30:	2101      	movs	r1, #1
 8003a32:	207c      	movs	r0, #124	@ 0x7c
 8003a34:	f000 fd04 	bl	8004440 <_ADXL343_WriteReg8>
       _ADXL343_WriteReg8(0x1A, 0x38);
 8003a38:	2138      	movs	r1, #56	@ 0x38
 8003a3a:	201a      	movs	r0, #26
 8003a3c:	f000 fd00 	bl	8004440 <_ADXL343_WriteReg8>
      _ADXL343_WriteReg8(0x1B, 0x04);
 8003a40:	2104      	movs	r1, #4
 8003a42:	201b      	movs	r0, #27
 8003a44:	f000 fcfc 	bl	8004440 <_ADXL343_WriteReg8>
      _ADXL343_WriteReg8(0x1F, 0x80);
 8003a48:	2180      	movs	r1, #128	@ 0x80
 8003a4a:	201f      	movs	r0, #31
 8003a4c:	f000 fcf8 	bl	8004440 <_ADXL343_WriteReg8>
      _ADXL343_WriteReg8(0x21, 0x80);
 8003a50:	2180      	movs	r1, #128	@ 0x80
 8003a52:	2021      	movs	r0, #33	@ 0x21
 8003a54:	f000 fcf4 	bl	8004440 <_ADXL343_WriteReg8>



      //  //Step Counter
      _ADXL343_WriteReg8(0x18, 0x01); // enable walking mode
 8003a58:	2101      	movs	r1, #1
 8003a5a:	2018      	movs	r0, #24
 8003a5c:	f000 fcf0 	bl	8004440 <_ADXL343_WriteReg8>
      _ADXL343_WriteReg8(0x20, 0x01); // enable step interrupt
 8003a60:	2101      	movs	r1, #1
 8003a62:	2020      	movs	r0, #32
 8003a64:	f000 fcec 	bl	8004440 <_ADXL343_WriteReg8>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
      //Before entering the while, fill the screen to clear it once
      fillScreen(BLACK);
 8003a68:	2000      	movs	r0, #0
 8003a6a:	f7ff fb8b 	bl	8003184 <fillScreen>
  while (1)
  {
	  _ADXL343_ReadReg8(0x00, &steps, 1);
 8003a6e:	4b6b      	ldr	r3, [pc, #428]	@ (8003c1c <main+0x2f4>)
 8003a70:	2201      	movs	r2, #1
 8003a72:	0019      	movs	r1, r3
 8003a74:	2000      	movs	r0, #0
 8003a76:	f000 fcb1 	bl	80043dc <_ADXL343_ReadReg8>

	  //SendData();
	  //ReceiveData();
	  //_ADXL343_ReadReg8(0x00, &steps, 1);
	  if(((game.time.hours%dayLength)==0) && game.time.hours>0) game.stepsToday=0;
 8003a7a:	4b6e      	ldr	r3, [pc, #440]	@ (8003c34 <main+0x30c>)
 8003a7c:	681b      	ldr	r3, [r3, #0]
 8003a7e:	2218      	movs	r2, #24
 8003a80:	0011      	movs	r1, r2
 8003a82:	0018      	movs	r0, r3
 8003a84:	f7fc fcc2 	bl	800040c <__aeabi_idivmod>
 8003a88:	1e0b      	subs	r3, r1, #0
 8003a8a:	d108      	bne.n	8003a9e <main+0x176>
 8003a8c:	4b69      	ldr	r3, [pc, #420]	@ (8003c34 <main+0x30c>)
 8003a8e:	681b      	ldr	r3, [r3, #0]
 8003a90:	2b00      	cmp	r3, #0
 8003a92:	dd04      	ble.n	8003a9e <main+0x176>
 8003a94:	4a67      	ldr	r2, [pc, #412]	@ (8003c34 <main+0x30c>)
 8003a96:	2390      	movs	r3, #144	@ 0x90
 8003a98:	005b      	lsls	r3, r3, #1
 8003a9a:	2100      	movs	r1, #0
 8003a9c:	50d1      	str	r1, [r2, r3]
	  if(((game.time.hours%weekLength)==0) && game.time.hours>0) game.weeklySteps=0;
 8003a9e:	4b65      	ldr	r3, [pc, #404]	@ (8003c34 <main+0x30c>)
 8003aa0:	681b      	ldr	r3, [r3, #0]
 8003aa2:	22a8      	movs	r2, #168	@ 0xa8
 8003aa4:	0011      	movs	r1, r2
 8003aa6:	0018      	movs	r0, r3
 8003aa8:	f7fc fcb0 	bl	800040c <__aeabi_idivmod>
 8003aac:	1e0b      	subs	r3, r1, #0
 8003aae:	d108      	bne.n	8003ac2 <main+0x19a>
 8003ab0:	4b60      	ldr	r3, [pc, #384]	@ (8003c34 <main+0x30c>)
 8003ab2:	681b      	ldr	r3, [r3, #0]
 8003ab4:	2b00      	cmp	r3, #0
 8003ab6:	dd04      	ble.n	8003ac2 <main+0x19a>
 8003ab8:	4a5e      	ldr	r2, [pc, #376]	@ (8003c34 <main+0x30c>)
 8003aba:	238e      	movs	r3, #142	@ 0x8e
 8003abc:	005b      	lsls	r3, r3, #1
 8003abe:	2100      	movs	r1, #0
 8003ac0:	50d1      	str	r1, [r2, r3]
	  if(steps!=0){
 8003ac2:	4b56      	ldr	r3, [pc, #344]	@ (8003c1c <main+0x2f4>)
 8003ac4:	781b      	ldrb	r3, [r3, #0]
 8003ac6:	2b00      	cmp	r3, #0
 8003ac8:	d033      	beq.n	8003b32 <main+0x20a>
	  game.stepsToday +=steps*game.numLocations;
 8003aca:	4a5a      	ldr	r2, [pc, #360]	@ (8003c34 <main+0x30c>)
 8003acc:	2390      	movs	r3, #144	@ 0x90
 8003ace:	005b      	lsls	r3, r3, #1
 8003ad0:	58d2      	ldr	r2, [r2, r3]
 8003ad2:	4b52      	ldr	r3, [pc, #328]	@ (8003c1c <main+0x2f4>)
 8003ad4:	781b      	ldrb	r3, [r3, #0]
 8003ad6:	0019      	movs	r1, r3
 8003ad8:	4b56      	ldr	r3, [pc, #344]	@ (8003c34 <main+0x30c>)
 8003ada:	695b      	ldr	r3, [r3, #20]
 8003adc:	434b      	muls	r3, r1
 8003ade:	18d1      	adds	r1, r2, r3
 8003ae0:	4a54      	ldr	r2, [pc, #336]	@ (8003c34 <main+0x30c>)
 8003ae2:	2390      	movs	r3, #144	@ 0x90
 8003ae4:	005b      	lsls	r3, r3, #1
 8003ae6:	50d1      	str	r1, [r2, r3]
	  game.weeklySteps+=steps*game.numLocations;
 8003ae8:	4a52      	ldr	r2, [pc, #328]	@ (8003c34 <main+0x30c>)
 8003aea:	238e      	movs	r3, #142	@ 0x8e
 8003aec:	005b      	lsls	r3, r3, #1
 8003aee:	58d2      	ldr	r2, [r2, r3]
 8003af0:	4b4a      	ldr	r3, [pc, #296]	@ (8003c1c <main+0x2f4>)
 8003af2:	781b      	ldrb	r3, [r3, #0]
 8003af4:	0019      	movs	r1, r3
 8003af6:	4b4f      	ldr	r3, [pc, #316]	@ (8003c34 <main+0x30c>)
 8003af8:	695b      	ldr	r3, [r3, #20]
 8003afa:	434b      	muls	r3, r1
 8003afc:	18d1      	adds	r1, r2, r3
 8003afe:	4a4d      	ldr	r2, [pc, #308]	@ (8003c34 <main+0x30c>)
 8003b00:	238e      	movs	r3, #142	@ 0x8e
 8003b02:	005b      	lsls	r3, r3, #1
 8003b04:	50d1      	str	r1, [r2, r3]
	  game.allSteps+=steps*game.numLocations;
 8003b06:	4a4b      	ldr	r2, [pc, #300]	@ (8003c34 <main+0x30c>)
 8003b08:	238c      	movs	r3, #140	@ 0x8c
 8003b0a:	005b      	lsls	r3, r3, #1
 8003b0c:	58d2      	ldr	r2, [r2, r3]
 8003b0e:	4b43      	ldr	r3, [pc, #268]	@ (8003c1c <main+0x2f4>)
 8003b10:	781b      	ldrb	r3, [r3, #0]
 8003b12:	0019      	movs	r1, r3
 8003b14:	4b47      	ldr	r3, [pc, #284]	@ (8003c34 <main+0x30c>)
 8003b16:	695b      	ldr	r3, [r3, #20]
 8003b18:	434b      	muls	r3, r1
 8003b1a:	18d1      	adds	r1, r2, r3
 8003b1c:	4a45      	ldr	r2, [pc, #276]	@ (8003c34 <main+0x30c>)
 8003b1e:	238c      	movs	r3, #140	@ 0x8c
 8003b20:	005b      	lsls	r3, r3, #1
 8003b22:	50d1      	str	r1, [r2, r3]
	  steps=0;
 8003b24:	4b3d      	ldr	r3, [pc, #244]	@ (8003c1c <main+0x2f4>)
 8003b26:	2200      	movs	r2, #0
 8003b28:	701a      	strb	r2, [r3, #0]
	  _ADXL343_WriteReg8(0x7E, 0xB1);
 8003b2a:	21b1      	movs	r1, #177	@ 0xb1
 8003b2c:	207e      	movs	r0, #126	@ 0x7e
 8003b2e:	f000 fc87 	bl	8004440 <_ADXL343_WriteReg8>
	  }
	  //SendData();
	  //HAL_UART_Transmit(&huart2, "hello", 5, 100);
	  switch(currentMenu){
 8003b32:	4b49      	ldr	r3, [pc, #292]	@ (8003c58 <main+0x330>)
 8003b34:	781b      	ldrb	r3, [r3, #0]
 8003b36:	2b04      	cmp	r3, #4
 8003b38:	d100      	bne.n	8003b3c <main+0x214>
 8003b3a:	e140      	b.n	8003dbe <main+0x496>
 8003b3c:	dd00      	ble.n	8003b40 <main+0x218>
 8003b3e:	e15c      	b.n	8003dfa <main+0x4d2>
 8003b40:	2b02      	cmp	r3, #2
 8003b42:	d100      	bne.n	8003b46 <main+0x21e>
 8003b44:	e109      	b.n	8003d5a <main+0x432>
 8003b46:	dd00      	ble.n	8003b4a <main+0x222>
 8003b48:	e157      	b.n	8003dfa <main+0x4d2>
 8003b4a:	2b00      	cmp	r3, #0
 8003b4c:	d100      	bne.n	8003b50 <main+0x228>
 8003b4e:	e093      	b.n	8003c78 <main+0x350>
 8003b50:	2b01      	cmp	r3, #1
 8003b52:	d000      	beq.n	8003b56 <main+0x22e>
 8003b54:	e151      	b.n	8003dfa <main+0x4d2>
	  case Main:

		  if((totalFrames)%600==0) GetLatLon();
 8003b56:	4b41      	ldr	r3, [pc, #260]	@ (8003c5c <main+0x334>)
 8003b58:	881b      	ldrh	r3, [r3, #0]
 8003b5a:	2296      	movs	r2, #150	@ 0x96
 8003b5c:	0091      	lsls	r1, r2, #2
 8003b5e:	0018      	movs	r0, r3
 8003b60:	f7fc fb6a 	bl	8000238 <__aeabi_uidivmod>
 8003b64:	000b      	movs	r3, r1
 8003b66:	b29b      	uxth	r3, r3
 8003b68:	2b00      	cmp	r3, #0
 8003b6a:	d101      	bne.n	8003b70 <main+0x248>
 8003b6c:	f000 fc8e 	bl	800448c <GetLatLon>
		  if((++updateScreen)>=5)
 8003b70:	4b3b      	ldr	r3, [pc, #236]	@ (8003c60 <main+0x338>)
 8003b72:	681b      	ldr	r3, [r3, #0]
 8003b74:	1c5a      	adds	r2, r3, #1
 8003b76:	4b3a      	ldr	r3, [pc, #232]	@ (8003c60 <main+0x338>)
 8003b78:	601a      	str	r2, [r3, #0]
 8003b7a:	4b39      	ldr	r3, [pc, #228]	@ (8003c60 <main+0x338>)
 8003b7c:	681b      	ldr	r3, [r3, #0]
 8003b7e:	2b04      	cmp	r3, #4
 8003b80:	d91c      	bls.n	8003bbc <main+0x294>
		  {
			  //Animate character
			  Animate(animSitting,1);
 8003b82:	4b2b      	ldr	r3, [pc, #172]	@ (8003c30 <main+0x308>)
 8003b84:	2101      	movs	r1, #1
 8003b86:	0018      	movs	r0, r3
 8003b88:	f000 fbf6 	bl	8004378 <Animate>
			  updateScreen = 0;
 8003b8c:	4b34      	ldr	r3, [pc, #208]	@ (8003c60 <main+0x338>)
 8003b8e:	2200      	movs	r2, #0
 8003b90:	601a      	str	r2, [r3, #0]
			  //Update steps
			  sprintf(buffer2, "Steps today: %d ", steps);
 8003b92:	4b22      	ldr	r3, [pc, #136]	@ (8003c1c <main+0x2f4>)
 8003b94:	781b      	ldrb	r3, [r3, #0]
 8003b96:	001a      	movs	r2, r3
 8003b98:	4932      	ldr	r1, [pc, #200]	@ (8003c64 <main+0x33c>)
 8003b9a:	4b33      	ldr	r3, [pc, #204]	@ (8003c68 <main+0x340>)
 8003b9c:	0018      	movs	r0, r3
 8003b9e:	f006 fbeb 	bl	800a378 <siprintf>
			  drawString(0, 20, buffer2, WHITE, BLACK, 1, 1);
 8003ba2:	2301      	movs	r3, #1
 8003ba4:	425b      	negs	r3, r3
 8003ba6:	4a30      	ldr	r2, [pc, #192]	@ (8003c68 <main+0x340>)
 8003ba8:	2101      	movs	r1, #1
 8003baa:	9102      	str	r1, [sp, #8]
 8003bac:	2101      	movs	r1, #1
 8003bae:	9101      	str	r1, [sp, #4]
 8003bb0:	2100      	movs	r1, #0
 8003bb2:	9100      	str	r1, [sp, #0]
 8003bb4:	2114      	movs	r1, #20
 8003bb6:	2000      	movs	r0, #0
 8003bb8:	f7ff f9a0 	bl	8002efc <drawString>
		  }


		  //Change current Menu
		  if(HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_2) == GPIO_PIN_SET ) {
 8003bbc:	4b2b      	ldr	r3, [pc, #172]	@ (8003c6c <main+0x344>)
 8003bbe:	2104      	movs	r1, #4
 8003bc0:	0018      	movs	r0, r3
 8003bc2:	f001 ffbd 	bl	8005b40 <HAL_GPIO_ReadPin>
 8003bc6:	0003      	movs	r3, r0
 8003bc8:	2b01      	cmp	r3, #1
 8003bca:	d10e      	bne.n	8003bea <main+0x2c2>
			  HAL_TIM_PWM_Start(&htim17, TIM_CHANNEL_1);
 8003bcc:	4b28      	ldr	r3, [pc, #160]	@ (8003c70 <main+0x348>)
 8003bce:	2100      	movs	r1, #0
 8003bd0:	0018      	movs	r0, r3
 8003bd2:	f004 fcc3 	bl	800855c <HAL_TIM_PWM_Start>
			  currentMenu = Settings;
 8003bd6:	4b20      	ldr	r3, [pc, #128]	@ (8003c58 <main+0x330>)
 8003bd8:	2204      	movs	r2, #4
 8003bda:	701a      	strb	r2, [r3, #0]
			  canChange = 0;
 8003bdc:	4b25      	ldr	r3, [pc, #148]	@ (8003c74 <main+0x34c>)
 8003bde:	2200      	movs	r2, #0
 8003be0:	701a      	strb	r2, [r3, #0]
			  fillScreen(BLACK);
 8003be2:	2000      	movs	r0, #0
 8003be4:	f7ff face 	bl	8003184 <fillScreen>
		  }
		  else
			  canChange = 1;


		  break;
 8003be8:	e107      	b.n	8003dfa <main+0x4d2>
		  else if(HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_11) == GPIO_PIN_SET ) {
 8003bea:	2380      	movs	r3, #128	@ 0x80
 8003bec:	011a      	lsls	r2, r3, #4
 8003bee:	23a0      	movs	r3, #160	@ 0xa0
 8003bf0:	05db      	lsls	r3, r3, #23
 8003bf2:	0011      	movs	r1, r2
 8003bf4:	0018      	movs	r0, r3
 8003bf6:	f001 ffa3 	bl	8005b40 <HAL_GPIO_ReadPin>
 8003bfa:	0003      	movs	r3, r0
 8003bfc:	2b01      	cmp	r3, #1
 8003bfe:	d109      	bne.n	8003c14 <main+0x2ec>
			  currentMenu = StatsDisplay;
 8003c00:	4b15      	ldr	r3, [pc, #84]	@ (8003c58 <main+0x330>)
 8003c02:	2200      	movs	r2, #0
 8003c04:	701a      	strb	r2, [r3, #0]
			  canChange = 0;
 8003c06:	4b1b      	ldr	r3, [pc, #108]	@ (8003c74 <main+0x34c>)
 8003c08:	2200      	movs	r2, #0
 8003c0a:	701a      	strb	r2, [r3, #0]
			  fillScreen(BLACK);
 8003c0c:	2000      	movs	r0, #0
 8003c0e:	f7ff fab9 	bl	8003184 <fillScreen>
		  break;
 8003c12:	e0f2      	b.n	8003dfa <main+0x4d2>
			  canChange = 1;
 8003c14:	4b17      	ldr	r3, [pc, #92]	@ (8003c74 <main+0x34c>)
 8003c16:	2201      	movs	r2, #1
 8003c18:	701a      	strb	r2, [r3, #0]
		  break;
 8003c1a:	e0ee      	b.n	8003dfa <main+0x4d2>
 8003c1c:	20000d18 	.word	0x20000d18
 8003c20:	20000c80 	.word	0x20000c80
 8003c24:	20000000 	.word	0x20000000
 8003c28:	20000c88 	.word	0x20000c88
 8003c2c:	200004cc 	.word	0x200004cc
 8003c30:	20000c90 	.word	0x20000c90
 8003c34:	20000a58 	.word	0x20000a58
 8003c38:	00004e20 	.word	0x00004e20
 8003c3c:	20000ba0 	.word	0x20000ba0
 8003c40:	414587dd 	.word	0x414587dd
 8003c44:	c2b233c5 	.word	0xc2b233c5
 8003c48:	20000ca4 	.word	0x20000ca4
 8003c4c:	3727c5ac 	.word	0x3727c5ac
 8003c50:	20000bfc 	.word	0x20000bfc
 8003c54:	40014800 	.word	0x40014800
 8003c58:	200009bc 	.word	0x200009bc
 8003c5c:	20000bf8 	.word	0x20000bf8
 8003c60:	20000c7c 	.word	0x20000c7c
 8003c64:	0800aee8 	.word	0x0800aee8
 8003c68:	20000cb4 	.word	0x20000cb4
 8003c6c:	50000400 	.word	0x50000400
 8003c70:	20000e00 	.word	0x20000e00
 8003c74:	200009bd 	.word	0x200009bd
	  case StatsDisplay:

		  if((++updateScreen)>=5)
 8003c78:	4b63      	ldr	r3, [pc, #396]	@ (8003e08 <main+0x4e0>)
 8003c7a:	681b      	ldr	r3, [r3, #0]
 8003c7c:	1c5a      	adds	r2, r3, #1
 8003c7e:	4b62      	ldr	r3, [pc, #392]	@ (8003e08 <main+0x4e0>)
 8003c80:	601a      	str	r2, [r3, #0]
 8003c82:	4b61      	ldr	r3, [pc, #388]	@ (8003e08 <main+0x4e0>)
 8003c84:	681b      	ldr	r3, [r3, #0]
 8003c86:	2b04      	cmp	r3, #4
 8003c88:	d951      	bls.n	8003d2e <main+0x406>
		  {
			  //fillScreen(BLACK);

			  drawString(0, 150, "STEPS", WHITE, BLACK, 1, 1);
 8003c8a:	2301      	movs	r3, #1
 8003c8c:	425b      	negs	r3, r3
 8003c8e:	4a5f      	ldr	r2, [pc, #380]	@ (8003e0c <main+0x4e4>)
 8003c90:	2101      	movs	r1, #1
 8003c92:	9102      	str	r1, [sp, #8]
 8003c94:	2101      	movs	r1, #1
 8003c96:	9101      	str	r1, [sp, #4]
 8003c98:	2100      	movs	r1, #0
 8003c9a:	9100      	str	r1, [sp, #0]
 8003c9c:	2196      	movs	r1, #150	@ 0x96
 8003c9e:	2000      	movs	r0, #0
 8003ca0:	f7ff f92c 	bl	8002efc <drawString>
			  sprintf(buffer2, "Today: %d ", game.stepsToday);
 8003ca4:	4a5a      	ldr	r2, [pc, #360]	@ (8003e10 <main+0x4e8>)
 8003ca6:	2390      	movs	r3, #144	@ 0x90
 8003ca8:	005b      	lsls	r3, r3, #1
 8003caa:	58d2      	ldr	r2, [r2, r3]
 8003cac:	4959      	ldr	r1, [pc, #356]	@ (8003e14 <main+0x4ec>)
 8003cae:	4b5a      	ldr	r3, [pc, #360]	@ (8003e18 <main+0x4f0>)
 8003cb0:	0018      	movs	r0, r3
 8003cb2:	f006 fb61 	bl	800a378 <siprintf>
			  drawString(0, 140, buffer2, WHITE, BLACK, 1, 1);
 8003cb6:	2301      	movs	r3, #1
 8003cb8:	425b      	negs	r3, r3
 8003cba:	4a57      	ldr	r2, [pc, #348]	@ (8003e18 <main+0x4f0>)
 8003cbc:	2101      	movs	r1, #1
 8003cbe:	9102      	str	r1, [sp, #8]
 8003cc0:	2101      	movs	r1, #1
 8003cc2:	9101      	str	r1, [sp, #4]
 8003cc4:	2100      	movs	r1, #0
 8003cc6:	9100      	str	r1, [sp, #0]
 8003cc8:	218c      	movs	r1, #140	@ 0x8c
 8003cca:	2000      	movs	r0, #0
 8003ccc:	f7ff f916 	bl	8002efc <drawString>
			  sprintf(buffer2, "This week: %d ", game.weeklySteps);
 8003cd0:	4a4f      	ldr	r2, [pc, #316]	@ (8003e10 <main+0x4e8>)
 8003cd2:	238e      	movs	r3, #142	@ 0x8e
 8003cd4:	005b      	lsls	r3, r3, #1
 8003cd6:	58d2      	ldr	r2, [r2, r3]
 8003cd8:	4950      	ldr	r1, [pc, #320]	@ (8003e1c <main+0x4f4>)
 8003cda:	4b4f      	ldr	r3, [pc, #316]	@ (8003e18 <main+0x4f0>)
 8003cdc:	0018      	movs	r0, r3
 8003cde:	f006 fb4b 	bl	800a378 <siprintf>
			  drawString(0, 130, buffer2, WHITE, BLACK, 1, 1);
 8003ce2:	2301      	movs	r3, #1
 8003ce4:	425b      	negs	r3, r3
 8003ce6:	4a4c      	ldr	r2, [pc, #304]	@ (8003e18 <main+0x4f0>)
 8003ce8:	2101      	movs	r1, #1
 8003cea:	9102      	str	r1, [sp, #8]
 8003cec:	2101      	movs	r1, #1
 8003cee:	9101      	str	r1, [sp, #4]
 8003cf0:	2100      	movs	r1, #0
 8003cf2:	9100      	str	r1, [sp, #0]
 8003cf4:	2182      	movs	r1, #130	@ 0x82
 8003cf6:	2000      	movs	r0, #0
 8003cf8:	f7ff f900 	bl	8002efc <drawString>
			  sprintf(buffer2, "All time: %d ", game.allSteps);
 8003cfc:	4a44      	ldr	r2, [pc, #272]	@ (8003e10 <main+0x4e8>)
 8003cfe:	238c      	movs	r3, #140	@ 0x8c
 8003d00:	005b      	lsls	r3, r3, #1
 8003d02:	58d2      	ldr	r2, [r2, r3]
 8003d04:	4946      	ldr	r1, [pc, #280]	@ (8003e20 <main+0x4f8>)
 8003d06:	4b44      	ldr	r3, [pc, #272]	@ (8003e18 <main+0x4f0>)
 8003d08:	0018      	movs	r0, r3
 8003d0a:	f006 fb35 	bl	800a378 <siprintf>
			  drawString(0, 120, buffer2, WHITE, BLACK, 1, 1);
 8003d0e:	2301      	movs	r3, #1
 8003d10:	425b      	negs	r3, r3
 8003d12:	4a41      	ldr	r2, [pc, #260]	@ (8003e18 <main+0x4f0>)
 8003d14:	2101      	movs	r1, #1
 8003d16:	9102      	str	r1, [sp, #8]
 8003d18:	2101      	movs	r1, #1
 8003d1a:	9101      	str	r1, [sp, #4]
 8003d1c:	2100      	movs	r1, #0
 8003d1e:	9100      	str	r1, [sp, #0]
 8003d20:	2178      	movs	r1, #120	@ 0x78
 8003d22:	2000      	movs	r0, #0
 8003d24:	f7ff f8ea 	bl	8002efc <drawString>

			  //drawString(0, 70, "PET", WHITE, BLACK, 1, 1);
			  updateScreen = 0;
 8003d28:	4b37      	ldr	r3, [pc, #220]	@ (8003e08 <main+0x4e0>)
 8003d2a:	2200      	movs	r2, #0
 8003d2c:	601a      	str	r2, [r3, #0]
		  }
	  	  if(HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_2) == GPIO_PIN_SET ){
 8003d2e:	4b3d      	ldr	r3, [pc, #244]	@ (8003e24 <main+0x4fc>)
 8003d30:	2104      	movs	r1, #4
 8003d32:	0018      	movs	r0, r3
 8003d34:	f001 ff04 	bl	8005b40 <HAL_GPIO_ReadPin>
 8003d38:	0003      	movs	r3, r0
 8003d3a:	2b01      	cmp	r3, #1
 8003d3c:	d109      	bne.n	8003d52 <main+0x42a>
	  		currentMenu = Main;
 8003d3e:	4b3a      	ldr	r3, [pc, #232]	@ (8003e28 <main+0x500>)
 8003d40:	2201      	movs	r2, #1
 8003d42:	701a      	strb	r2, [r3, #0]
	  		canChange = 0;
 8003d44:	4b39      	ldr	r3, [pc, #228]	@ (8003e2c <main+0x504>)
 8003d46:	2200      	movs	r2, #0
 8003d48:	701a      	strb	r2, [r3, #0]
	  		fillScreen(BLACK);
 8003d4a:	2000      	movs	r0, #0
 8003d4c:	f7ff fa1a 	bl	8003184 <fillScreen>
	  	  }
	  	  else
	  	      canChange = 1;

	  	  break;
 8003d50:	e053      	b.n	8003dfa <main+0x4d2>
	  	      canChange = 1;
 8003d52:	4b36      	ldr	r3, [pc, #216]	@ (8003e2c <main+0x504>)
 8003d54:	2201      	movs	r2, #1
 8003d56:	701a      	strb	r2, [r3, #0]
	  	  break;
 8003d58:	e04f      	b.n	8003dfa <main+0x4d2>
	  case MusicTest:
		  //fillScreen(BLUE);
		  if((totalFrames++)%1000000==0){
 8003d5a:	4b35      	ldr	r3, [pc, #212]	@ (8003e30 <main+0x508>)
 8003d5c:	881b      	ldrh	r3, [r3, #0]
 8003d5e:	1c5a      	adds	r2, r3, #1
 8003d60:	b291      	uxth	r1, r2
 8003d62:	4a33      	ldr	r2, [pc, #204]	@ (8003e30 <main+0x508>)
 8003d64:	8011      	strh	r1, [r2, #0]
 8003d66:	4933      	ldr	r1, [pc, #204]	@ (8003e34 <main+0x50c>)
 8003d68:	0018      	movs	r0, r3
 8003d6a:	f7fc fb4f 	bl	800040c <__aeabi_idivmod>
 8003d6e:	1e0b      	subs	r3, r1, #0
 8003d70:	d125      	bne.n	8003dbe <main+0x496>
			  freq = scale[toneIndex++%13];
 8003d72:	4b31      	ldr	r3, [pc, #196]	@ (8003e38 <main+0x510>)
 8003d74:	881b      	ldrh	r3, [r3, #0]
 8003d76:	b29b      	uxth	r3, r3
 8003d78:	1c5a      	adds	r2, r3, #1
 8003d7a:	b291      	uxth	r1, r2
 8003d7c:	4a2e      	ldr	r2, [pc, #184]	@ (8003e38 <main+0x510>)
 8003d7e:	8011      	strh	r1, [r2, #0]
 8003d80:	210d      	movs	r1, #13
 8003d82:	0018      	movs	r0, r3
 8003d84:	f7fc fa58 	bl	8000238 <__aeabi_uidivmod>
 8003d88:	000b      	movs	r3, r1
 8003d8a:	b29b      	uxth	r3, r3
 8003d8c:	001a      	movs	r2, r3
 8003d8e:	4b2b      	ldr	r3, [pc, #172]	@ (8003e3c <main+0x514>)
 8003d90:	0052      	lsls	r2, r2, #1
 8003d92:	5ad3      	ldrh	r3, [r2, r3]
 8003d94:	b29b      	uxth	r3, r3
 8003d96:	0018      	movs	r0, r3
 8003d98:	f7fe ff5c 	bl	8002c54 <__aeabi_ui2d>
 8003d9c:	0002      	movs	r2, r0
 8003d9e:	000b      	movs	r3, r1
 8003da0:	4927      	ldr	r1, [pc, #156]	@ (8003e40 <main+0x518>)
 8003da2:	600a      	str	r2, [r1, #0]
 8003da4:	604b      	str	r3, [r1, #4]
			  ChangeNote(freq);
 8003da6:	4b26      	ldr	r3, [pc, #152]	@ (8003e40 <main+0x518>)
 8003da8:	681a      	ldr	r2, [r3, #0]
 8003daa:	685b      	ldr	r3, [r3, #4]
 8003dac:	0010      	movs	r0, r2
 8003dae:	0019      	movs	r1, r3
 8003db0:	f7fc fbe2 	bl	8000578 <__aeabi_d2uiz>
 8003db4:	0003      	movs	r3, r0
 8003db6:	b29b      	uxth	r3, r3
 8003db8:	0018      	movs	r0, r3
 8003dba:	f000 fce1 	bl	8004780 <ChangeNote>
		  }

	  case Settings:
		  if(HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_11) == GPIO_PIN_SET) {
 8003dbe:	2380      	movs	r3, #128	@ 0x80
 8003dc0:	011a      	lsls	r2, r3, #4
 8003dc2:	23a0      	movs	r3, #160	@ 0xa0
 8003dc4:	05db      	lsls	r3, r3, #23
 8003dc6:	0011      	movs	r1, r2
 8003dc8:	0018      	movs	r0, r3
 8003dca:	f001 feb9 	bl	8005b40 <HAL_GPIO_ReadPin>
 8003dce:	0003      	movs	r3, r0
 8003dd0:	2b01      	cmp	r3, #1
 8003dd2:	d10e      	bne.n	8003df2 <main+0x4ca>
			  currentMenu = Main;
 8003dd4:	4b14      	ldr	r3, [pc, #80]	@ (8003e28 <main+0x500>)
 8003dd6:	2201      	movs	r2, #1
 8003dd8:	701a      	strb	r2, [r3, #0]
			  canChange = 0;
 8003dda:	4b14      	ldr	r3, [pc, #80]	@ (8003e2c <main+0x504>)
 8003ddc:	2200      	movs	r2, #0
 8003dde:	701a      	strb	r2, [r3, #0]
			  HAL_TIM_PWM_Stop(&htim17, TIM_CHANNEL_1);
 8003de0:	4b18      	ldr	r3, [pc, #96]	@ (8003e44 <main+0x51c>)
 8003de2:	2100      	movs	r1, #0
 8003de4:	0018      	movs	r0, r3
 8003de6:	f004 fca9 	bl	800873c <HAL_TIM_PWM_Stop>
			  fillScreen(BLACK);
 8003dea:	2000      	movs	r0, #0
 8003dec:	f7ff f9ca 	bl	8003184 <fillScreen>
		  }
		  else
			  canChange = 1;

		  break;
 8003df0:	e002      	b.n	8003df8 <main+0x4d0>
			  canChange = 1;
 8003df2:	4b0e      	ldr	r3, [pc, #56]	@ (8003e2c <main+0x504>)
 8003df4:	2201      	movs	r2, #1
 8003df6:	701a      	strb	r2, [r3, #0]
		  break;
 8003df8:	46c0      	nop			@ (mov r8, r8)
		  	  drawString(70, 70, buffer, BLACK, GREEN, 1, 1);

		  break;*/

	  }
	  totalFrames++;
 8003dfa:	4b0d      	ldr	r3, [pc, #52]	@ (8003e30 <main+0x508>)
 8003dfc:	881b      	ldrh	r3, [r3, #0]
 8003dfe:	3301      	adds	r3, #1
 8003e00:	b29a      	uxth	r2, r3
 8003e02:	4b0b      	ldr	r3, [pc, #44]	@ (8003e30 <main+0x508>)
 8003e04:	801a      	strh	r2, [r3, #0]
	  _ADXL343_ReadReg8(0x00, &steps, 1);
 8003e06:	e632      	b.n	8003a6e <main+0x146>
 8003e08:	20000c7c 	.word	0x20000c7c
 8003e0c:	0800aefc 	.word	0x0800aefc
 8003e10:	20000a58 	.word	0x20000a58
 8003e14:	0800af04 	.word	0x0800af04
 8003e18:	20000cb4 	.word	0x20000cb4
 8003e1c:	0800af10 	.word	0x0800af10
 8003e20:	0800af20 	.word	0x0800af20
 8003e24:	50000400 	.word	0x50000400
 8003e28:	200009bc 	.word	0x200009bc
 8003e2c:	200009bd 	.word	0x200009bd
 8003e30:	20000bf8 	.word	0x20000bf8
 8003e34:	000f4240 	.word	0x000f4240
 8003e38:	20000cb0 	.word	0x20000cb0
 8003e3c:	20000990 	.word	0x20000990
 8003e40:	20000ca8 	.word	0x20000ca8
 8003e44:	20000e00 	.word	0x20000e00

08003e48 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8003e48:	b590      	push	{r4, r7, lr}
 8003e4a:	b095      	sub	sp, #84	@ 0x54
 8003e4c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8003e4e:	2414      	movs	r4, #20
 8003e50:	193b      	adds	r3, r7, r4
 8003e52:	0018      	movs	r0, r3
 8003e54:	233c      	movs	r3, #60	@ 0x3c
 8003e56:	001a      	movs	r2, r3
 8003e58:	2100      	movs	r1, #0
 8003e5a:	f006 faad 	bl	800a3b8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8003e5e:	1d3b      	adds	r3, r7, #4
 8003e60:	0018      	movs	r0, r3
 8003e62:	2310      	movs	r3, #16
 8003e64:	001a      	movs	r2, r3
 8003e66:	2100      	movs	r1, #0
 8003e68:	f006 faa6 	bl	800a3b8 <memset>

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 8003e6c:	2380      	movs	r3, #128	@ 0x80
 8003e6e:	009b      	lsls	r3, r3, #2
 8003e70:	0018      	movs	r0, r3
 8003e72:	f002 fce3 	bl	800683c <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSI;
 8003e76:	193b      	adds	r3, r7, r4
 8003e78:	220a      	movs	r2, #10
 8003e7a:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8003e7c:	193b      	adds	r3, r7, r4
 8003e7e:	2280      	movs	r2, #128	@ 0x80
 8003e80:	0052      	lsls	r2, r2, #1
 8003e82:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
 8003e84:	0021      	movs	r1, r4
 8003e86:	187b      	adds	r3, r7, r1
 8003e88:	2200      	movs	r2, #0
 8003e8a:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8003e8c:	187b      	adds	r3, r7, r1
 8003e8e:	2240      	movs	r2, #64	@ 0x40
 8003e90:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8003e92:	187b      	adds	r3, r7, r1
 8003e94:	2201      	movs	r2, #1
 8003e96:	619a      	str	r2, [r3, #24]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8003e98:	187b      	adds	r3, r7, r1
 8003e9a:	2202      	movs	r2, #2
 8003e9c:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8003e9e:	187b      	adds	r3, r7, r1
 8003ea0:	2202      	movs	r2, #2
 8003ea2:	625a      	str	r2, [r3, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV1;
 8003ea4:	187b      	adds	r3, r7, r1
 8003ea6:	2200      	movs	r2, #0
 8003ea8:	629a      	str	r2, [r3, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLN = 8;
 8003eaa:	187b      	adds	r3, r7, r1
 8003eac:	2208      	movs	r2, #8
 8003eae:	62da      	str	r2, [r3, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8003eb0:	187b      	adds	r3, r7, r1
 8003eb2:	2280      	movs	r2, #128	@ 0x80
 8003eb4:	0292      	lsls	r2, r2, #10
 8003eb6:	631a      	str	r2, [r3, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8003eb8:	187b      	adds	r3, r7, r1
 8003eba:	2280      	movs	r2, #128	@ 0x80
 8003ebc:	0492      	lsls	r2, r2, #18
 8003ebe:	635a      	str	r2, [r3, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8003ec0:	187b      	adds	r3, r7, r1
 8003ec2:	2280      	movs	r2, #128	@ 0x80
 8003ec4:	0592      	lsls	r2, r2, #22
 8003ec6:	639a      	str	r2, [r3, #56]	@ 0x38
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8003ec8:	187b      	adds	r3, r7, r1
 8003eca:	0018      	movs	r0, r3
 8003ecc:	f002 fd02 	bl	80068d4 <HAL_RCC_OscConfig>
 8003ed0:	1e03      	subs	r3, r0, #0
 8003ed2:	d001      	beq.n	8003ed8 <SystemClock_Config+0x90>
  {
    Error_Handler();
 8003ed4:	f000 fc74 	bl	80047c0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8003ed8:	1d3b      	adds	r3, r7, #4
 8003eda:	2207      	movs	r2, #7
 8003edc:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8003ede:	1d3b      	adds	r3, r7, #4
 8003ee0:	2202      	movs	r2, #2
 8003ee2:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8003ee4:	1d3b      	adds	r3, r7, #4
 8003ee6:	2200      	movs	r2, #0
 8003ee8:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8003eea:	1d3b      	adds	r3, r7, #4
 8003eec:	2200      	movs	r2, #0
 8003eee:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8003ef0:	1d3b      	adds	r3, r7, #4
 8003ef2:	2102      	movs	r1, #2
 8003ef4:	0018      	movs	r0, r3
 8003ef6:	f003 f84d 	bl	8006f94 <HAL_RCC_ClockConfig>
 8003efa:	1e03      	subs	r3, r0, #0
 8003efc:	d001      	beq.n	8003f02 <SystemClock_Config+0xba>
  {
    Error_Handler();
 8003efe:	f000 fc5f 	bl	80047c0 <Error_Handler>
  }
}
 8003f02:	46c0      	nop			@ (mov r8, r8)
 8003f04:	46bd      	mov	sp, r7
 8003f06:	b015      	add	sp, #84	@ 0x54
 8003f08:	bd90      	pop	{r4, r7, pc}
	...

08003f0c <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8003f0c:	b580      	push	{r7, lr}
 8003f0e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8003f10:	4b1b      	ldr	r3, [pc, #108]	@ (8003f80 <MX_I2C1_Init+0x74>)
 8003f12:	4a1c      	ldr	r2, [pc, #112]	@ (8003f84 <MX_I2C1_Init+0x78>)
 8003f14:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x10B17DB5;
 8003f16:	4b1a      	ldr	r3, [pc, #104]	@ (8003f80 <MX_I2C1_Init+0x74>)
 8003f18:	4a1b      	ldr	r2, [pc, #108]	@ (8003f88 <MX_I2C1_Init+0x7c>)
 8003f1a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8003f1c:	4b18      	ldr	r3, [pc, #96]	@ (8003f80 <MX_I2C1_Init+0x74>)
 8003f1e:	2200      	movs	r2, #0
 8003f20:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8003f22:	4b17      	ldr	r3, [pc, #92]	@ (8003f80 <MX_I2C1_Init+0x74>)
 8003f24:	2201      	movs	r2, #1
 8003f26:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8003f28:	4b15      	ldr	r3, [pc, #84]	@ (8003f80 <MX_I2C1_Init+0x74>)
 8003f2a:	2200      	movs	r2, #0
 8003f2c:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8003f2e:	4b14      	ldr	r3, [pc, #80]	@ (8003f80 <MX_I2C1_Init+0x74>)
 8003f30:	2200      	movs	r2, #0
 8003f32:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8003f34:	4b12      	ldr	r3, [pc, #72]	@ (8003f80 <MX_I2C1_Init+0x74>)
 8003f36:	2200      	movs	r2, #0
 8003f38:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8003f3a:	4b11      	ldr	r3, [pc, #68]	@ (8003f80 <MX_I2C1_Init+0x74>)
 8003f3c:	2200      	movs	r2, #0
 8003f3e:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8003f40:	4b0f      	ldr	r3, [pc, #60]	@ (8003f80 <MX_I2C1_Init+0x74>)
 8003f42:	2200      	movs	r2, #0
 8003f44:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8003f46:	4b0e      	ldr	r3, [pc, #56]	@ (8003f80 <MX_I2C1_Init+0x74>)
 8003f48:	0018      	movs	r0, r3
 8003f4a:	f001 fe33 	bl	8005bb4 <HAL_I2C_Init>
 8003f4e:	1e03      	subs	r3, r0, #0
 8003f50:	d001      	beq.n	8003f56 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8003f52:	f000 fc35 	bl	80047c0 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8003f56:	4b0a      	ldr	r3, [pc, #40]	@ (8003f80 <MX_I2C1_Init+0x74>)
 8003f58:	2100      	movs	r1, #0
 8003f5a:	0018      	movs	r0, r3
 8003f5c:	f002 fbd6 	bl	800670c <HAL_I2CEx_ConfigAnalogFilter>
 8003f60:	1e03      	subs	r3, r0, #0
 8003f62:	d001      	beq.n	8003f68 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8003f64:	f000 fc2c 	bl	80047c0 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8003f68:	4b05      	ldr	r3, [pc, #20]	@ (8003f80 <MX_I2C1_Init+0x74>)
 8003f6a:	2100      	movs	r1, #0
 8003f6c:	0018      	movs	r0, r3
 8003f6e:	f002 fc19 	bl	80067a4 <HAL_I2CEx_ConfigDigitalFilter>
 8003f72:	1e03      	subs	r3, r0, #0
 8003f74:	d001      	beq.n	8003f7a <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8003f76:	f000 fc23 	bl	80047c0 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8003f7a:	46c0      	nop			@ (mov r8, r8)
 8003f7c:	46bd      	mov	sp, r7
 8003f7e:	bd80      	pop	{r7, pc}
 8003f80:	20000d1c 	.word	0x20000d1c
 8003f84:	40005400 	.word	0x40005400
 8003f88:	10b17db5 	.word	0x10b17db5

08003f8c <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8003f8c:	b580      	push	{r7, lr}
 8003f8e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8003f90:	4b1c      	ldr	r3, [pc, #112]	@ (8004004 <MX_SPI1_Init+0x78>)
 8003f92:	4a1d      	ldr	r2, [pc, #116]	@ (8004008 <MX_SPI1_Init+0x7c>)
 8003f94:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8003f96:	4b1b      	ldr	r3, [pc, #108]	@ (8004004 <MX_SPI1_Init+0x78>)
 8003f98:	2282      	movs	r2, #130	@ 0x82
 8003f9a:	0052      	lsls	r2, r2, #1
 8003f9c:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_1LINE;
 8003f9e:	4b19      	ldr	r3, [pc, #100]	@ (8004004 <MX_SPI1_Init+0x78>)
 8003fa0:	2280      	movs	r2, #128	@ 0x80
 8003fa2:	0212      	lsls	r2, r2, #8
 8003fa4:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8003fa6:	4b17      	ldr	r3, [pc, #92]	@ (8004004 <MX_SPI1_Init+0x78>)
 8003fa8:	22e0      	movs	r2, #224	@ 0xe0
 8003faa:	00d2      	lsls	r2, r2, #3
 8003fac:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8003fae:	4b15      	ldr	r3, [pc, #84]	@ (8004004 <MX_SPI1_Init+0x78>)
 8003fb0:	2200      	movs	r2, #0
 8003fb2:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8003fb4:	4b13      	ldr	r3, [pc, #76]	@ (8004004 <MX_SPI1_Init+0x78>)
 8003fb6:	2200      	movs	r2, #0
 8003fb8:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8003fba:	4b12      	ldr	r3, [pc, #72]	@ (8004004 <MX_SPI1_Init+0x78>)
 8003fbc:	2280      	movs	r2, #128	@ 0x80
 8003fbe:	0092      	lsls	r2, r2, #2
 8003fc0:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 8003fc2:	4b10      	ldr	r3, [pc, #64]	@ (8004004 <MX_SPI1_Init+0x78>)
 8003fc4:	2220      	movs	r2, #32
 8003fc6:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8003fc8:	4b0e      	ldr	r3, [pc, #56]	@ (8004004 <MX_SPI1_Init+0x78>)
 8003fca:	2200      	movs	r2, #0
 8003fcc:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8003fce:	4b0d      	ldr	r3, [pc, #52]	@ (8004004 <MX_SPI1_Init+0x78>)
 8003fd0:	2200      	movs	r2, #0
 8003fd2:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003fd4:	4b0b      	ldr	r3, [pc, #44]	@ (8004004 <MX_SPI1_Init+0x78>)
 8003fd6:	2200      	movs	r2, #0
 8003fd8:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 7;
 8003fda:	4b0a      	ldr	r3, [pc, #40]	@ (8004004 <MX_SPI1_Init+0x78>)
 8003fdc:	2207      	movs	r2, #7
 8003fde:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8003fe0:	4b08      	ldr	r3, [pc, #32]	@ (8004004 <MX_SPI1_Init+0x78>)
 8003fe2:	2200      	movs	r2, #0
 8003fe4:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8003fe6:	4b07      	ldr	r3, [pc, #28]	@ (8004004 <MX_SPI1_Init+0x78>)
 8003fe8:	2208      	movs	r2, #8
 8003fea:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8003fec:	4b05      	ldr	r3, [pc, #20]	@ (8004004 <MX_SPI1_Init+0x78>)
 8003fee:	0018      	movs	r0, r3
 8003ff0:	f003 fe6e 	bl	8007cd0 <HAL_SPI_Init>
 8003ff4:	1e03      	subs	r3, r0, #0
 8003ff6:	d001      	beq.n	8003ffc <MX_SPI1_Init+0x70>
  {
    Error_Handler();
 8003ff8:	f000 fbe2 	bl	80047c0 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8003ffc:	46c0      	nop			@ (mov r8, r8)
 8003ffe:	46bd      	mov	sp, r7
 8004000:	bd80      	pop	{r7, pc}
 8004002:	46c0      	nop			@ (mov r8, r8)
 8004004:	20000d9c 	.word	0x20000d9c
 8004008:	40013000 	.word	0x40013000

0800400c <MX_TIM17_Init>:
  * @brief TIM17 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM17_Init(void)
{
 800400c:	b580      	push	{r7, lr}
 800400e:	b094      	sub	sp, #80	@ 0x50
 8004010:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM17_Init 0 */

  /* USER CODE END TIM17_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 8004012:	2334      	movs	r3, #52	@ 0x34
 8004014:	18fb      	adds	r3, r7, r3
 8004016:	0018      	movs	r0, r3
 8004018:	231c      	movs	r3, #28
 800401a:	001a      	movs	r2, r3
 800401c:	2100      	movs	r1, #0
 800401e:	f006 f9cb 	bl	800a3b8 <memset>
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8004022:	003b      	movs	r3, r7
 8004024:	0018      	movs	r0, r3
 8004026:	2334      	movs	r3, #52	@ 0x34
 8004028:	001a      	movs	r2, r3
 800402a:	2100      	movs	r1, #0
 800402c:	f006 f9c4 	bl	800a3b8 <memset>

  /* USER CODE BEGIN TIM17_Init 1 */

  /* USER CODE END TIM17_Init 1 */
  htim17.Instance = TIM17;
 8004030:	4b37      	ldr	r3, [pc, #220]	@ (8004110 <MX_TIM17_Init+0x104>)
 8004032:	4a38      	ldr	r2, [pc, #224]	@ (8004114 <MX_TIM17_Init+0x108>)
 8004034:	601a      	str	r2, [r3, #0]
  htim17.Init.Prescaler = 0;
 8004036:	4b36      	ldr	r3, [pc, #216]	@ (8004110 <MX_TIM17_Init+0x104>)
 8004038:	2200      	movs	r2, #0
 800403a:	605a      	str	r2, [r3, #4]
  htim17.Init.CounterMode = TIM_COUNTERMODE_UP;
 800403c:	4b34      	ldr	r3, [pc, #208]	@ (8004110 <MX_TIM17_Init+0x104>)
 800403e:	2200      	movs	r2, #0
 8004040:	609a      	str	r2, [r3, #8]
  htim17.Init.Period = 65535;
 8004042:	4b33      	ldr	r3, [pc, #204]	@ (8004110 <MX_TIM17_Init+0x104>)
 8004044:	4a34      	ldr	r2, [pc, #208]	@ (8004118 <MX_TIM17_Init+0x10c>)
 8004046:	60da      	str	r2, [r3, #12]
  htim17.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8004048:	4b31      	ldr	r3, [pc, #196]	@ (8004110 <MX_TIM17_Init+0x104>)
 800404a:	2200      	movs	r2, #0
 800404c:	611a      	str	r2, [r3, #16]
  htim17.Init.RepetitionCounter = 0;
 800404e:	4b30      	ldr	r3, [pc, #192]	@ (8004110 <MX_TIM17_Init+0x104>)
 8004050:	2200      	movs	r2, #0
 8004052:	615a      	str	r2, [r3, #20]
  htim17.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8004054:	4b2e      	ldr	r3, [pc, #184]	@ (8004110 <MX_TIM17_Init+0x104>)
 8004056:	2200      	movs	r2, #0
 8004058:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim17) != HAL_OK)
 800405a:	4b2d      	ldr	r3, [pc, #180]	@ (8004110 <MX_TIM17_Init+0x104>)
 800405c:	0018      	movs	r0, r3
 800405e:	f004 f9c5 	bl	80083ec <HAL_TIM_Base_Init>
 8004062:	1e03      	subs	r3, r0, #0
 8004064:	d001      	beq.n	800406a <MX_TIM17_Init+0x5e>
  {
    Error_Handler();
 8004066:	f000 fbab 	bl	80047c0 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim17) != HAL_OK)
 800406a:	4b29      	ldr	r3, [pc, #164]	@ (8004110 <MX_TIM17_Init+0x104>)
 800406c:	0018      	movs	r0, r3
 800406e:	f004 fa15 	bl	800849c <HAL_TIM_PWM_Init>
 8004072:	1e03      	subs	r3, r0, #0
 8004074:	d001      	beq.n	800407a <MX_TIM17_Init+0x6e>
  {
    Error_Handler();
 8004076:	f000 fba3 	bl	80047c0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800407a:	2134      	movs	r1, #52	@ 0x34
 800407c:	187b      	adds	r3, r7, r1
 800407e:	2260      	movs	r2, #96	@ 0x60
 8004080:	601a      	str	r2, [r3, #0]
  sConfigOC.Pulse = 0;
 8004082:	187b      	adds	r3, r7, r1
 8004084:	2200      	movs	r2, #0
 8004086:	605a      	str	r2, [r3, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8004088:	187b      	adds	r3, r7, r1
 800408a:	2200      	movs	r2, #0
 800408c:	609a      	str	r2, [r3, #8]
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 800408e:	187b      	adds	r3, r7, r1
 8004090:	2200      	movs	r2, #0
 8004092:	60da      	str	r2, [r3, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8004094:	187b      	adds	r3, r7, r1
 8004096:	2200      	movs	r2, #0
 8004098:	611a      	str	r2, [r3, #16]
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 800409a:	187b      	adds	r3, r7, r1
 800409c:	2200      	movs	r2, #0
 800409e:	615a      	str	r2, [r3, #20]
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80040a0:	187b      	adds	r3, r7, r1
 80040a2:	2200      	movs	r2, #0
 80040a4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_ConfigChannel(&htim17, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80040a6:	1879      	adds	r1, r7, r1
 80040a8:	4b19      	ldr	r3, [pc, #100]	@ (8004110 <MX_TIM17_Init+0x104>)
 80040aa:	2200      	movs	r2, #0
 80040ac:	0018      	movs	r0, r3
 80040ae:	f004 fbd1 	bl	8008854 <HAL_TIM_PWM_ConfigChannel>
 80040b2:	1e03      	subs	r3, r0, #0
 80040b4:	d001      	beq.n	80040ba <MX_TIM17_Init+0xae>
  {
    Error_Handler();
 80040b6:	f000 fb83 	bl	80047c0 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80040ba:	003b      	movs	r3, r7
 80040bc:	2200      	movs	r2, #0
 80040be:	601a      	str	r2, [r3, #0]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80040c0:	003b      	movs	r3, r7
 80040c2:	2200      	movs	r2, #0
 80040c4:	605a      	str	r2, [r3, #4]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80040c6:	003b      	movs	r3, r7
 80040c8:	2200      	movs	r2, #0
 80040ca:	609a      	str	r2, [r3, #8]
  sBreakDeadTimeConfig.DeadTime = 0;
 80040cc:	003b      	movs	r3, r7
 80040ce:	2200      	movs	r2, #0
 80040d0:	60da      	str	r2, [r3, #12]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80040d2:	003b      	movs	r3, r7
 80040d4:	2200      	movs	r2, #0
 80040d6:	611a      	str	r2, [r3, #16]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80040d8:	003b      	movs	r3, r7
 80040da:	2280      	movs	r2, #128	@ 0x80
 80040dc:	0192      	lsls	r2, r2, #6
 80040de:	615a      	str	r2, [r3, #20]
  sBreakDeadTimeConfig.BreakFilter = 0;
 80040e0:	003b      	movs	r3, r7
 80040e2:	2200      	movs	r2, #0
 80040e4:	619a      	str	r2, [r3, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80040e6:	003b      	movs	r3, r7
 80040e8:	2200      	movs	r2, #0
 80040ea:	631a      	str	r2, [r3, #48]	@ 0x30
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim17, &sBreakDeadTimeConfig) != HAL_OK)
 80040ec:	003a      	movs	r2, r7
 80040ee:	4b08      	ldr	r3, [pc, #32]	@ (8004110 <MX_TIM17_Init+0x104>)
 80040f0:	0011      	movs	r1, r2
 80040f2:	0018      	movs	r0, r3
 80040f4:	f005 f82e 	bl	8009154 <HAL_TIMEx_ConfigBreakDeadTime>
 80040f8:	1e03      	subs	r3, r0, #0
 80040fa:	d001      	beq.n	8004100 <MX_TIM17_Init+0xf4>
  {
    Error_Handler();
 80040fc:	f000 fb60 	bl	80047c0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM17_Init 2 */

  /* USER CODE END TIM17_Init 2 */
  HAL_TIM_MspPostInit(&htim17);
 8004100:	4b03      	ldr	r3, [pc, #12]	@ (8004110 <MX_TIM17_Init+0x104>)
 8004102:	0018      	movs	r0, r3
 8004104:	f001 f8c6 	bl	8005294 <HAL_TIM_MspPostInit>

}
 8004108:	46c0      	nop			@ (mov r8, r8)
 800410a:	46bd      	mov	sp, r7
 800410c:	b014      	add	sp, #80	@ 0x50
 800410e:	bd80      	pop	{r7, pc}
 8004110:	20000e00 	.word	0x20000e00
 8004114:	40014800 	.word	0x40014800
 8004118:	0000ffff 	.word	0x0000ffff

0800411c <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 800411c:	b580      	push	{r7, lr}
 800411e:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8004120:	4b23      	ldr	r3, [pc, #140]	@ (80041b0 <MX_USART1_UART_Init+0x94>)
 8004122:	4a24      	ldr	r2, [pc, #144]	@ (80041b4 <MX_USART1_UART_Init+0x98>)
 8004124:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 8004126:	4b22      	ldr	r3, [pc, #136]	@ (80041b0 <MX_USART1_UART_Init+0x94>)
 8004128:	2296      	movs	r2, #150	@ 0x96
 800412a:	0192      	lsls	r2, r2, #6
 800412c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800412e:	4b20      	ldr	r3, [pc, #128]	@ (80041b0 <MX_USART1_UART_Init+0x94>)
 8004130:	2200      	movs	r2, #0
 8004132:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8004134:	4b1e      	ldr	r3, [pc, #120]	@ (80041b0 <MX_USART1_UART_Init+0x94>)
 8004136:	2200      	movs	r2, #0
 8004138:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800413a:	4b1d      	ldr	r3, [pc, #116]	@ (80041b0 <MX_USART1_UART_Init+0x94>)
 800413c:	2200      	movs	r2, #0
 800413e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8004140:	4b1b      	ldr	r3, [pc, #108]	@ (80041b0 <MX_USART1_UART_Init+0x94>)
 8004142:	220c      	movs	r2, #12
 8004144:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8004146:	4b1a      	ldr	r3, [pc, #104]	@ (80041b0 <MX_USART1_UART_Init+0x94>)
 8004148:	2200      	movs	r2, #0
 800414a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800414c:	4b18      	ldr	r3, [pc, #96]	@ (80041b0 <MX_USART1_UART_Init+0x94>)
 800414e:	2200      	movs	r2, #0
 8004150:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8004152:	4b17      	ldr	r3, [pc, #92]	@ (80041b0 <MX_USART1_UART_Init+0x94>)
 8004154:	2200      	movs	r2, #0
 8004156:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8004158:	4b15      	ldr	r3, [pc, #84]	@ (80041b0 <MX_USART1_UART_Init+0x94>)
 800415a:	2200      	movs	r2, #0
 800415c:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800415e:	4b14      	ldr	r3, [pc, #80]	@ (80041b0 <MX_USART1_UART_Init+0x94>)
 8004160:	2200      	movs	r2, #0
 8004162:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8004164:	4b12      	ldr	r3, [pc, #72]	@ (80041b0 <MX_USART1_UART_Init+0x94>)
 8004166:	0018      	movs	r0, r3
 8004168:	f005 f890 	bl	800928c <HAL_UART_Init>
 800416c:	1e03      	subs	r3, r0, #0
 800416e:	d001      	beq.n	8004174 <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 8004170:	f000 fb26 	bl	80047c0 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8004174:	4b0e      	ldr	r3, [pc, #56]	@ (80041b0 <MX_USART1_UART_Init+0x94>)
 8004176:	2100      	movs	r1, #0
 8004178:	0018      	movs	r0, r3
 800417a:	f005 ff87 	bl	800a08c <HAL_UARTEx_SetTxFifoThreshold>
 800417e:	1e03      	subs	r3, r0, #0
 8004180:	d001      	beq.n	8004186 <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 8004182:	f000 fb1d 	bl	80047c0 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8004186:	4b0a      	ldr	r3, [pc, #40]	@ (80041b0 <MX_USART1_UART_Init+0x94>)
 8004188:	2100      	movs	r1, #0
 800418a:	0018      	movs	r0, r3
 800418c:	f005 ffbe 	bl	800a10c <HAL_UARTEx_SetRxFifoThreshold>
 8004190:	1e03      	subs	r3, r0, #0
 8004192:	d001      	beq.n	8004198 <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 8004194:	f000 fb14 	bl	80047c0 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 8004198:	4b05      	ldr	r3, [pc, #20]	@ (80041b0 <MX_USART1_UART_Init+0x94>)
 800419a:	0018      	movs	r0, r3
 800419c:	f005 ff3c 	bl	800a018 <HAL_UARTEx_DisableFifoMode>
 80041a0:	1e03      	subs	r3, r0, #0
 80041a2:	d001      	beq.n	80041a8 <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 80041a4:	f000 fb0c 	bl	80047c0 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80041a8:	46c0      	nop			@ (mov r8, r8)
 80041aa:	46bd      	mov	sp, r7
 80041ac:	bd80      	pop	{r7, pc}
 80041ae:	46c0      	nop			@ (mov r8, r8)
 80041b0:	20000e4c 	.word	0x20000e4c
 80041b4:	40013800 	.word	0x40013800

080041b8 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80041b8:	b580      	push	{r7, lr}
 80041ba:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80041bc:	4b23      	ldr	r3, [pc, #140]	@ (800424c <MX_USART2_UART_Init+0x94>)
 80041be:	4a24      	ldr	r2, [pc, #144]	@ (8004250 <MX_USART2_UART_Init+0x98>)
 80041c0:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80041c2:	4b22      	ldr	r3, [pc, #136]	@ (800424c <MX_USART2_UART_Init+0x94>)
 80041c4:	22e1      	movs	r2, #225	@ 0xe1
 80041c6:	0252      	lsls	r2, r2, #9
 80041c8:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80041ca:	4b20      	ldr	r3, [pc, #128]	@ (800424c <MX_USART2_UART_Init+0x94>)
 80041cc:	2200      	movs	r2, #0
 80041ce:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80041d0:	4b1e      	ldr	r3, [pc, #120]	@ (800424c <MX_USART2_UART_Init+0x94>)
 80041d2:	2200      	movs	r2, #0
 80041d4:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80041d6:	4b1d      	ldr	r3, [pc, #116]	@ (800424c <MX_USART2_UART_Init+0x94>)
 80041d8:	2200      	movs	r2, #0
 80041da:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80041dc:	4b1b      	ldr	r3, [pc, #108]	@ (800424c <MX_USART2_UART_Init+0x94>)
 80041de:	220c      	movs	r2, #12
 80041e0:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80041e2:	4b1a      	ldr	r3, [pc, #104]	@ (800424c <MX_USART2_UART_Init+0x94>)
 80041e4:	2200      	movs	r2, #0
 80041e6:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80041e8:	4b18      	ldr	r3, [pc, #96]	@ (800424c <MX_USART2_UART_Init+0x94>)
 80041ea:	2200      	movs	r2, #0
 80041ec:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80041ee:	4b17      	ldr	r3, [pc, #92]	@ (800424c <MX_USART2_UART_Init+0x94>)
 80041f0:	2200      	movs	r2, #0
 80041f2:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80041f4:	4b15      	ldr	r3, [pc, #84]	@ (800424c <MX_USART2_UART_Init+0x94>)
 80041f6:	2200      	movs	r2, #0
 80041f8:	625a      	str	r2, [r3, #36]	@ 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80041fa:	4b14      	ldr	r3, [pc, #80]	@ (800424c <MX_USART2_UART_Init+0x94>)
 80041fc:	2200      	movs	r2, #0
 80041fe:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8004200:	4b12      	ldr	r3, [pc, #72]	@ (800424c <MX_USART2_UART_Init+0x94>)
 8004202:	0018      	movs	r0, r3
 8004204:	f005 f842 	bl	800928c <HAL_UART_Init>
 8004208:	1e03      	subs	r3, r0, #0
 800420a:	d001      	beq.n	8004210 <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 800420c:	f000 fad8 	bl	80047c0 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8004210:	4b0e      	ldr	r3, [pc, #56]	@ (800424c <MX_USART2_UART_Init+0x94>)
 8004212:	2100      	movs	r1, #0
 8004214:	0018      	movs	r0, r3
 8004216:	f005 ff39 	bl	800a08c <HAL_UARTEx_SetTxFifoThreshold>
 800421a:	1e03      	subs	r3, r0, #0
 800421c:	d001      	beq.n	8004222 <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 800421e:	f000 facf 	bl	80047c0 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8004222:	4b0a      	ldr	r3, [pc, #40]	@ (800424c <MX_USART2_UART_Init+0x94>)
 8004224:	2100      	movs	r1, #0
 8004226:	0018      	movs	r0, r3
 8004228:	f005 ff70 	bl	800a10c <HAL_UARTEx_SetRxFifoThreshold>
 800422c:	1e03      	subs	r3, r0, #0
 800422e:	d001      	beq.n	8004234 <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 8004230:	f000 fac6 	bl	80047c0 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 8004234:	4b05      	ldr	r3, [pc, #20]	@ (800424c <MX_USART2_UART_Init+0x94>)
 8004236:	0018      	movs	r0, r3
 8004238:	f005 feee 	bl	800a018 <HAL_UARTEx_DisableFifoMode>
 800423c:	1e03      	subs	r3, r0, #0
 800423e:	d001      	beq.n	8004244 <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 8004240:	f000 fabe 	bl	80047c0 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8004244:	46c0      	nop			@ (mov r8, r8)
 8004246:	46bd      	mov	sp, r7
 8004248:	bd80      	pop	{r7, pc}
 800424a:	46c0      	nop			@ (mov r8, r8)
 800424c:	20000ee0 	.word	0x20000ee0
 8004250:	40004400 	.word	0x40004400

08004254 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8004254:	b590      	push	{r4, r7, lr}
 8004256:	b08b      	sub	sp, #44	@ 0x2c
 8004258:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800425a:	2414      	movs	r4, #20
 800425c:	193b      	adds	r3, r7, r4
 800425e:	0018      	movs	r0, r3
 8004260:	2314      	movs	r3, #20
 8004262:	001a      	movs	r2, r3
 8004264:	2100      	movs	r1, #0
 8004266:	f006 f8a7 	bl	800a3b8 <memset>
  /* USER CODE BEGIN MX_GPIO_Init_1 */
  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800426a:	4b3f      	ldr	r3, [pc, #252]	@ (8004368 <MX_GPIO_Init+0x114>)
 800426c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800426e:	4b3e      	ldr	r3, [pc, #248]	@ (8004368 <MX_GPIO_Init+0x114>)
 8004270:	2104      	movs	r1, #4
 8004272:	430a      	orrs	r2, r1
 8004274:	635a      	str	r2, [r3, #52]	@ 0x34
 8004276:	4b3c      	ldr	r3, [pc, #240]	@ (8004368 <MX_GPIO_Init+0x114>)
 8004278:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800427a:	2204      	movs	r2, #4
 800427c:	4013      	ands	r3, r2
 800427e:	613b      	str	r3, [r7, #16]
 8004280:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8004282:	4b39      	ldr	r3, [pc, #228]	@ (8004368 <MX_GPIO_Init+0x114>)
 8004284:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004286:	4b38      	ldr	r3, [pc, #224]	@ (8004368 <MX_GPIO_Init+0x114>)
 8004288:	2101      	movs	r1, #1
 800428a:	430a      	orrs	r2, r1
 800428c:	635a      	str	r2, [r3, #52]	@ 0x34
 800428e:	4b36      	ldr	r3, [pc, #216]	@ (8004368 <MX_GPIO_Init+0x114>)
 8004290:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004292:	2201      	movs	r2, #1
 8004294:	4013      	ands	r3, r2
 8004296:	60fb      	str	r3, [r7, #12]
 8004298:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800429a:	4b33      	ldr	r3, [pc, #204]	@ (8004368 <MX_GPIO_Init+0x114>)
 800429c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800429e:	4b32      	ldr	r3, [pc, #200]	@ (8004368 <MX_GPIO_Init+0x114>)
 80042a0:	2102      	movs	r1, #2
 80042a2:	430a      	orrs	r2, r1
 80042a4:	635a      	str	r2, [r3, #52]	@ 0x34
 80042a6:	4b30      	ldr	r3, [pc, #192]	@ (8004368 <MX_GPIO_Init+0x114>)
 80042a8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80042aa:	2202      	movs	r2, #2
 80042ac:	4013      	ands	r3, r2
 80042ae:	60bb      	str	r3, [r7, #8]
 80042b0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80042b2:	4b2d      	ldr	r3, [pc, #180]	@ (8004368 <MX_GPIO_Init+0x114>)
 80042b4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80042b6:	4b2c      	ldr	r3, [pc, #176]	@ (8004368 <MX_GPIO_Init+0x114>)
 80042b8:	2108      	movs	r1, #8
 80042ba:	430a      	orrs	r2, r1
 80042bc:	635a      	str	r2, [r3, #52]	@ 0x34
 80042be:	4b2a      	ldr	r3, [pc, #168]	@ (8004368 <MX_GPIO_Init+0x114>)
 80042c0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80042c2:	2208      	movs	r2, #8
 80042c4:	4013      	ands	r3, r2
 80042c6:	607b      	str	r3, [r7, #4]
 80042c8:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_15, GPIO_PIN_RESET);
 80042ca:	4928      	ldr	r1, [pc, #160]	@ (800436c <MX_GPIO_Init+0x118>)
 80042cc:	23a0      	movs	r3, #160	@ 0xa0
 80042ce:	05db      	lsls	r3, r3, #23
 80042d0:	2200      	movs	r2, #0
 80042d2:	0018      	movs	r0, r3
 80042d4:	f001 fc51 	bl	8005b7a <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC1 */
  GPIO_InitStruct.Pin = GPIO_PIN_1;
 80042d8:	193b      	adds	r3, r7, r4
 80042da:	2202      	movs	r2, #2
 80042dc:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80042de:	193b      	adds	r3, r7, r4
 80042e0:	2200      	movs	r2, #0
 80042e2:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80042e4:	193b      	adds	r3, r7, r4
 80042e6:	2200      	movs	r2, #0
 80042e8:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80042ea:	193b      	adds	r3, r7, r4
 80042ec:	4a20      	ldr	r2, [pc, #128]	@ (8004370 <MX_GPIO_Init+0x11c>)
 80042ee:	0019      	movs	r1, r3
 80042f0:	0010      	movs	r0, r2
 80042f2:	f001 fab9 	bl	8005868 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA4 PA5 PA15 */
  GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_15;
 80042f6:	193b      	adds	r3, r7, r4
 80042f8:	4a1c      	ldr	r2, [pc, #112]	@ (800436c <MX_GPIO_Init+0x118>)
 80042fa:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80042fc:	193b      	adds	r3, r7, r4
 80042fe:	2201      	movs	r2, #1
 8004300:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004302:	193b      	adds	r3, r7, r4
 8004304:	2200      	movs	r2, #0
 8004306:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004308:	193b      	adds	r3, r7, r4
 800430a:	2200      	movs	r2, #0
 800430c:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800430e:	193a      	adds	r2, r7, r4
 8004310:	23a0      	movs	r3, #160	@ 0xa0
 8004312:	05db      	lsls	r3, r3, #23
 8004314:	0011      	movs	r1, r2
 8004316:	0018      	movs	r0, r3
 8004318:	f001 faa6 	bl	8005868 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 800431c:	193b      	adds	r3, r7, r4
 800431e:	2204      	movs	r2, #4
 8004320:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8004322:	193b      	adds	r3, r7, r4
 8004324:	2200      	movs	r2, #0
 8004326:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004328:	193b      	adds	r3, r7, r4
 800432a:	2200      	movs	r2, #0
 800432c:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800432e:	193b      	adds	r3, r7, r4
 8004330:	4a10      	ldr	r2, [pc, #64]	@ (8004374 <MX_GPIO_Init+0x120>)
 8004332:	0019      	movs	r1, r3
 8004334:	0010      	movs	r0, r2
 8004336:	f001 fa97 	bl	8005868 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA11 */
  GPIO_InitStruct.Pin = GPIO_PIN_11;
 800433a:	0021      	movs	r1, r4
 800433c:	187b      	adds	r3, r7, r1
 800433e:	2280      	movs	r2, #128	@ 0x80
 8004340:	0112      	lsls	r2, r2, #4
 8004342:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8004344:	187b      	adds	r3, r7, r1
 8004346:	2200      	movs	r2, #0
 8004348:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800434a:	187b      	adds	r3, r7, r1
 800434c:	2200      	movs	r2, #0
 800434e:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004350:	187a      	adds	r2, r7, r1
 8004352:	23a0      	movs	r3, #160	@ 0xa0
 8004354:	05db      	lsls	r3, r3, #23
 8004356:	0011      	movs	r1, r2
 8004358:	0018      	movs	r0, r3
 800435a:	f001 fa85 	bl	8005868 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */
  /* USER CODE END MX_GPIO_Init_2 */
}
 800435e:	46c0      	nop			@ (mov r8, r8)
 8004360:	46bd      	mov	sp, r7
 8004362:	b00b      	add	sp, #44	@ 0x2c
 8004364:	bd90      	pop	{r4, r7, pc}
 8004366:	46c0      	nop			@ (mov r8, r8)
 8004368:	40021000 	.word	0x40021000
 800436c:	00008030 	.word	0x00008030
 8004370:	50000800 	.word	0x50000800
 8004374:	50000400 	.word	0x50000400

08004378 <Animate>:

/* USER CODE BEGIN 4 */
//AURORA: Put custom functions here!
void Animate (struct Img* animation, unsigned int size)
{
 8004378:	b580      	push	{r7, lr}
 800437a:	b086      	sub	sp, #24
 800437c:	af04      	add	r7, sp, #16
 800437e:	6078      	str	r0, [r7, #4]
 8004380:	6039      	str	r1, [r7, #0]
	++currentFrame;
 8004382:	4b14      	ldr	r3, [pc, #80]	@ (80043d4 <Animate+0x5c>)
 8004384:	681b      	ldr	r3, [r3, #0]
 8004386:	1c5a      	adds	r2, r3, #1
 8004388:	4b12      	ldr	r3, [pc, #72]	@ (80043d4 <Animate+0x5c>)
 800438a:	601a      	str	r2, [r3, #0]
	if(currentFrame > size)
 800438c:	4b11      	ldr	r3, [pc, #68]	@ (80043d4 <Animate+0x5c>)
 800438e:	681b      	ldr	r3, [r3, #0]
 8004390:	683a      	ldr	r2, [r7, #0]
 8004392:	429a      	cmp	r2, r3
 8004394:	d202      	bcs.n	800439c <Animate+0x24>
	{
		currentFrame = 0;
 8004396:	4b0f      	ldr	r3, [pc, #60]	@ (80043d4 <Animate+0x5c>)
 8004398:	2200      	movs	r2, #0
 800439a:	601a      	str	r2, [r3, #0]
	}
	drawImage(animation[currentFrame].Body, palette, 40, 40, 64, 64, animation[currentFrame].Size);
 800439c:	4b0d      	ldr	r3, [pc, #52]	@ (80043d4 <Animate+0x5c>)
 800439e:	681b      	ldr	r3, [r3, #0]
 80043a0:	00db      	lsls	r3, r3, #3
 80043a2:	687a      	ldr	r2, [r7, #4]
 80043a4:	18d3      	adds	r3, r2, r3
 80043a6:	6818      	ldr	r0, [r3, #0]
 80043a8:	4b0a      	ldr	r3, [pc, #40]	@ (80043d4 <Animate+0x5c>)
 80043aa:	681b      	ldr	r3, [r3, #0]
 80043ac:	00db      	lsls	r3, r3, #3
 80043ae:	687a      	ldr	r2, [r7, #4]
 80043b0:	18d3      	adds	r3, r2, r3
 80043b2:	685b      	ldr	r3, [r3, #4]
 80043b4:	b29b      	uxth	r3, r3
 80043b6:	4908      	ldr	r1, [pc, #32]	@ (80043d8 <Animate+0x60>)
 80043b8:	9302      	str	r3, [sp, #8]
 80043ba:	2340      	movs	r3, #64	@ 0x40
 80043bc:	9301      	str	r3, [sp, #4]
 80043be:	2340      	movs	r3, #64	@ 0x40
 80043c0:	9300      	str	r3, [sp, #0]
 80043c2:	2328      	movs	r3, #40	@ 0x28
 80043c4:	2228      	movs	r2, #40	@ 0x28
 80043c6:	f7fe ff51 	bl	800326c <drawImage>
	return;
 80043ca:	46c0      	nop			@ (mov r8, r8)
}
 80043cc:	46bd      	mov	sp, r7
 80043ce:	b002      	add	sp, #8
 80043d0:	bd80      	pop	{r7, pc}
 80043d2:	46c0      	nop			@ (mov r8, r8)
 80043d4:	20000ca0 	.word	0x20000ca0
 80043d8:	200009ac 	.word	0x200009ac

080043dc <_ADXL343_ReadReg8>:
int _ADXL343_ReadReg8 (unsigned char TargetRegister, unsigned char * TargetValue, uint8_t size)
{
 80043dc:	b580      	push	{r7, lr}
 80043de:	b084      	sub	sp, #16
 80043e0:	af02      	add	r7, sp, #8
 80043e2:	6039      	str	r1, [r7, #0]
 80043e4:	0011      	movs	r1, r2
 80043e6:	1dfb      	adds	r3, r7, #7
 80043e8:	1c02      	adds	r2, r0, #0
 80043ea:	701a      	strb	r2, [r3, #0]
 80043ec:	1dbb      	adds	r3, r7, #6
 80043ee:	1c0a      	adds	r2, r1, #0
 80043f0:	701a      	strb	r2, [r3, #0]
  if (!HAL_I2C_Master_Transmit(&hi2c1, 0x38<<1, &TargetRegister, 1, 1000)==HAL_OK)
 80043f2:	1dfa      	adds	r2, r7, #7
 80043f4:	4811      	ldr	r0, [pc, #68]	@ (800443c <_ADXL343_ReadReg8+0x60>)
 80043f6:	23fa      	movs	r3, #250	@ 0xfa
 80043f8:	009b      	lsls	r3, r3, #2
 80043fa:	9300      	str	r3, [sp, #0]
 80043fc:	2301      	movs	r3, #1
 80043fe:	2170      	movs	r1, #112	@ 0x70
 8004400:	f001 fc7e 	bl	8005d00 <HAL_I2C_Master_Transmit>
 8004404:	1e03      	subs	r3, r0, #0
 8004406:	d002      	beq.n	800440e <_ADXL343_ReadReg8+0x32>
      return -1;
 8004408:	2301      	movs	r3, #1
 800440a:	425b      	negs	r3, r3
 800440c:	e011      	b.n	8004432 <_ADXL343_ReadReg8+0x56>

  if (!HAL_I2C_Master_Receive(&hi2c1, 0x38<<1, TargetValue, size, 1000)==HAL_OK)
 800440e:	1dbb      	adds	r3, r7, #6
 8004410:	781b      	ldrb	r3, [r3, #0]
 8004412:	b299      	uxth	r1, r3
 8004414:	683a      	ldr	r2, [r7, #0]
 8004416:	4809      	ldr	r0, [pc, #36]	@ (800443c <_ADXL343_ReadReg8+0x60>)
 8004418:	23fa      	movs	r3, #250	@ 0xfa
 800441a:	009b      	lsls	r3, r3, #2
 800441c:	9300      	str	r3, [sp, #0]
 800441e:	000b      	movs	r3, r1
 8004420:	2170      	movs	r1, #112	@ 0x70
 8004422:	f001 fd97 	bl	8005f54 <HAL_I2C_Master_Receive>
 8004426:	1e03      	subs	r3, r0, #0
 8004428:	d002      	beq.n	8004430 <_ADXL343_ReadReg8+0x54>
    return -2;
 800442a:	2302      	movs	r3, #2
 800442c:	425b      	negs	r3, r3
 800442e:	e000      	b.n	8004432 <_ADXL343_ReadReg8+0x56>

  return 0;
 8004430:	2300      	movs	r3, #0
}
 8004432:	0018      	movs	r0, r3
 8004434:	46bd      	mov	sp, r7
 8004436:	b002      	add	sp, #8
 8004438:	bd80      	pop	{r7, pc}
 800443a:	46c0      	nop			@ (mov r8, r8)
 800443c:	20000d1c 	.word	0x20000d1c

08004440 <_ADXL343_WriteReg8>:

int _ADXL343_WriteReg8 (unsigned char TargetRegister, unsigned char TargetValue)
{
 8004440:	b580      	push	{r7, lr}
 8004442:	b086      	sub	sp, #24
 8004444:	af02      	add	r7, sp, #8
 8004446:	0002      	movs	r2, r0
 8004448:	1dfb      	adds	r3, r7, #7
 800444a:	701a      	strb	r2, [r3, #0]
 800444c:	1dbb      	adds	r3, r7, #6
 800444e:	1c0a      	adds	r2, r1, #0
 8004450:	701a      	strb	r2, [r3, #0]
  unsigned char buff [2];
  buff[0] = TargetRegister;
 8004452:	210c      	movs	r1, #12
 8004454:	187b      	adds	r3, r7, r1
 8004456:	1dfa      	adds	r2, r7, #7
 8004458:	7812      	ldrb	r2, [r2, #0]
 800445a:	701a      	strb	r2, [r3, #0]
  buff[1] = TargetValue;
 800445c:	187b      	adds	r3, r7, r1
 800445e:	1dba      	adds	r2, r7, #6
 8004460:	7812      	ldrb	r2, [r2, #0]
 8004462:	705a      	strb	r2, [r3, #1]

  if (HAL_I2C_Master_Transmit(&hi2c1, 0x38<<1, buff, 2, 100))
 8004464:	187a      	adds	r2, r7, r1
 8004466:	4808      	ldr	r0, [pc, #32]	@ (8004488 <_ADXL343_WriteReg8+0x48>)
 8004468:	2364      	movs	r3, #100	@ 0x64
 800446a:	9300      	str	r3, [sp, #0]
 800446c:	2302      	movs	r3, #2
 800446e:	2170      	movs	r1, #112	@ 0x70
 8004470:	f001 fc46 	bl	8005d00 <HAL_I2C_Master_Transmit>
 8004474:	1e03      	subs	r3, r0, #0
 8004476:	d002      	beq.n	800447e <_ADXL343_WriteReg8+0x3e>
      return -1;
 8004478:	2301      	movs	r3, #1
 800447a:	425b      	negs	r3, r3
 800447c:	e000      	b.n	8004480 <_ADXL343_WriteReg8+0x40>

  return 0;
 800447e:	2300      	movs	r3, #0
}
 8004480:	0018      	movs	r0, r3
 8004482:	46bd      	mov	sp, r7
 8004484:	b004      	add	sp, #16
 8004486:	bd80      	pop	{r7, pc}
 8004488:	20000d1c 	.word	0x20000d1c

0800448c <GetLatLon>:
	}
}

}
void GetLatLon()
{
 800448c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800448e:	b08b      	sub	sp, #44	@ 0x2c
 8004490:	af00      	add	r7, sp, #0
	int gpsI=0;
 8004492:	2300      	movs	r3, #0
 8004494:	627b      	str	r3, [r7, #36]	@ 0x24
	struct latLon tempPos;
	double checkW;
	double checkH;

	//HAL_UART_Recieve();
	while(HAL_UART_Receive(&huart1, &(buffer[gpsI]), 1, 1000)==HAL_OK||1)
 8004496:	e112      	b.n	80046be <GetLatLon+0x232>
			  		  	{
							if(buffer[gpsI]=='$')
							{
								for(ii=0;ii<=127;ii++) buffer[ii]=0;
 8004498:	4b93      	ldr	r3, [pc, #588]	@ (80046e8 <GetLatLon+0x25c>)
 800449a:	2200      	movs	r2, #0
 800449c:	801a      	strh	r2, [r3, #0]
 800449e:	e00d      	b.n	80044bc <GetLatLon+0x30>
 80044a0:	4b91      	ldr	r3, [pc, #580]	@ (80046e8 <GetLatLon+0x25c>)
 80044a2:	881b      	ldrh	r3, [r3, #0]
 80044a4:	b29b      	uxth	r3, r3
 80044a6:	001a      	movs	r2, r3
 80044a8:	4b90      	ldr	r3, [pc, #576]	@ (80046ec <GetLatLon+0x260>)
 80044aa:	2100      	movs	r1, #0
 80044ac:	5499      	strb	r1, [r3, r2]
 80044ae:	4b8e      	ldr	r3, [pc, #568]	@ (80046e8 <GetLatLon+0x25c>)
 80044b0:	881b      	ldrh	r3, [r3, #0]
 80044b2:	b29b      	uxth	r3, r3
 80044b4:	3301      	adds	r3, #1
 80044b6:	b29a      	uxth	r2, r3
 80044b8:	4b8b      	ldr	r3, [pc, #556]	@ (80046e8 <GetLatLon+0x25c>)
 80044ba:	801a      	strh	r2, [r3, #0]
 80044bc:	4b8a      	ldr	r3, [pc, #552]	@ (80046e8 <GetLatLon+0x25c>)
 80044be:	881b      	ldrh	r3, [r3, #0]
 80044c0:	b29b      	uxth	r3, r3
 80044c2:	2b7f      	cmp	r3, #127	@ 0x7f
 80044c4:	d9ec      	bls.n	80044a0 <GetLatLon+0x14>
								buffer[0]='$';
 80044c6:	4b89      	ldr	r3, [pc, #548]	@ (80046ec <GetLatLon+0x260>)
 80044c8:	2224      	movs	r2, #36	@ 0x24
 80044ca:	701a      	strb	r2, [r3, #0]
								gpsI=0;
 80044cc:	2300      	movs	r3, #0
 80044ce:	627b      	str	r3, [r7, #36]	@ 0x24
							}//HAL_UART_Transmit(&huart2, buffer[i], 1, 1000);
			  			  if(buffer[gpsI]=='\n')
 80044d0:	4a86      	ldr	r2, [pc, #536]	@ (80046ec <GetLatLon+0x260>)
 80044d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80044d4:	18d3      	adds	r3, r2, r3
 80044d6:	781b      	ldrb	r3, [r3, #0]
 80044d8:	2b0a      	cmp	r3, #10
 80044da:	d000      	beq.n	80044de <GetLatLon+0x52>
 80044dc:	e0ec      	b.n	80046b8 <GetLatLon+0x22c>
			  				    	  else return;
			  				      }

			  				      break;
			  				  }*/
			  				if(minmea_parse_gga(&ggaStruct, &(buffer))){
 80044de:	4a83      	ldr	r2, [pc, #524]	@ (80046ec <GetLatLon+0x260>)
 80044e0:	4b83      	ldr	r3, [pc, #524]	@ (80046f0 <GetLatLon+0x264>)
 80044e2:	0011      	movs	r1, r2
 80044e4:	0018      	movs	r0, r3
 80044e6:	f000 fd27 	bl	8004f38 <minmea_parse_gga>
 80044ea:	1e03      	subs	r3, r0, #0
 80044ec:	d100      	bne.n	80044f0 <GetLatLon+0x64>
 80044ee:	e0cc      	b.n	800468a <GetLatLon+0x1fe>
			  							  		//		      pos.lat = minmea_tocoord(&ggaStruct.latitude);
			  							  		//		      pos.lon = minmea_tocoord(&ggaStruct.longitude);
			  							  				      game.time = ggaStruct.time;
 80044f0:	4b80      	ldr	r3, [pc, #512]	@ (80046f4 <GetLatLon+0x268>)
 80044f2:	4a7f      	ldr	r2, [pc, #508]	@ (80046f0 <GetLatLon+0x264>)
 80044f4:	ca13      	ldmia	r2!, {r0, r1, r4}
 80044f6:	c313      	stmia	r3!, {r0, r1, r4}
 80044f8:	6812      	ldr	r2, [r2, #0]
 80044fa:	601a      	str	r2, [r3, #0]
			  							  				      frameGot=1;
 80044fc:	4b7e      	ldr	r3, [pc, #504]	@ (80046f8 <GetLatLon+0x26c>)
 80044fe:	2201      	movs	r2, #1
 8004500:	701a      	strb	r2, [r3, #0]
			  							  				  for(int posCheckI=0;posCheckI<game.numLocations;posCheckI++)
 8004502:	2300      	movs	r3, #0
 8004504:	623b      	str	r3, [r7, #32]
 8004506:	e0b9      	b.n	800467c <GetLatLon+0x1f0>
			  							  				  			  				      {

			  							  				  			  				    	  tempPos = game.positions[posCheckI];
 8004508:	003a      	movs	r2, r7
 800450a:	497a      	ldr	r1, [pc, #488]	@ (80046f4 <GetLatLon+0x268>)
 800450c:	6a3b      	ldr	r3, [r7, #32]
 800450e:	3303      	adds	r3, #3
 8004510:	00db      	lsls	r3, r3, #3
 8004512:	18cb      	adds	r3, r1, r3
 8004514:	cb03      	ldmia	r3!, {r0, r1}
 8004516:	c203      	stmia	r2!, {r0, r1}
			  							  				  			  				    	  if((tempPos.lat>.000001f||tempPos.lat<-.000001f)&&(tempPos.lon>.000001f||tempPos.lon<-.000001f)&&(pos.lat>.000001f||pos.lat<-.000001f)&&(pos.lat>.000001f||pos.lat<-.000001f)){
 8004518:	003b      	movs	r3, r7
 800451a:	681b      	ldr	r3, [r3, #0]
 800451c:	4977      	ldr	r1, [pc, #476]	@ (80046fc <GetLatLon+0x270>)
 800451e:	1c18      	adds	r0, r3, #0
 8004520:	f7fb ffde 	bl	80004e0 <__aeabi_fcmpgt>
 8004524:	1e03      	subs	r3, r0, #0
 8004526:	d108      	bne.n	800453a <GetLatLon+0xae>
 8004528:	003b      	movs	r3, r7
 800452a:	681b      	ldr	r3, [r3, #0]
 800452c:	4974      	ldr	r1, [pc, #464]	@ (8004700 <GetLatLon+0x274>)
 800452e:	1c18      	adds	r0, r3, #0
 8004530:	f7fb ffc2 	bl	80004b8 <__aeabi_fcmplt>
 8004534:	1e03      	subs	r3, r0, #0
 8004536:	d100      	bne.n	800453a <GetLatLon+0xae>
			  							  				  			  				    	  checkH = abs(tempPos.lon-pos.lon);
			  							  				  			  				    	  if(sqrt((checkW*checkW)+(checkH*checkH))<gpsThreshold) return;
			  							  				  			  				  game.positions[game.numLocations] = pos;
			  							  				  			  				  								  game.numLocations++;
			  							  				  			  				    	  }
			  							  				  			  				    	  else return;
 8004538:	e0d3      	b.n	80046e2 <GetLatLon+0x256>
			  							  				  			  				    	  if((tempPos.lat>.000001f||tempPos.lat<-.000001f)&&(tempPos.lon>.000001f||tempPos.lon<-.000001f)&&(pos.lat>.000001f||pos.lat<-.000001f)&&(pos.lat>.000001f||pos.lat<-.000001f)){
 800453a:	003b      	movs	r3, r7
 800453c:	685b      	ldr	r3, [r3, #4]
 800453e:	496f      	ldr	r1, [pc, #444]	@ (80046fc <GetLatLon+0x270>)
 8004540:	1c18      	adds	r0, r3, #0
 8004542:	f7fb ffcd 	bl	80004e0 <__aeabi_fcmpgt>
 8004546:	1e03      	subs	r3, r0, #0
 8004548:	d108      	bne.n	800455c <GetLatLon+0xd0>
 800454a:	003b      	movs	r3, r7
 800454c:	685b      	ldr	r3, [r3, #4]
 800454e:	496c      	ldr	r1, [pc, #432]	@ (8004700 <GetLatLon+0x274>)
 8004550:	1c18      	adds	r0, r3, #0
 8004552:	f7fb ffb1 	bl	80004b8 <__aeabi_fcmplt>
 8004556:	1e03      	subs	r3, r0, #0
 8004558:	d100      	bne.n	800455c <GetLatLon+0xd0>
			  							  				  			  				    	  else return;
 800455a:	e0c2      	b.n	80046e2 <GetLatLon+0x256>
			  							  				  			  				    	  if((tempPos.lat>.000001f||tempPos.lat<-.000001f)&&(tempPos.lon>.000001f||tempPos.lon<-.000001f)&&(pos.lat>.000001f||pos.lat<-.000001f)&&(pos.lat>.000001f||pos.lat<-.000001f)){
 800455c:	2408      	movs	r4, #8
 800455e:	193b      	adds	r3, r7, r4
 8004560:	681b      	ldr	r3, [r3, #0]
 8004562:	4966      	ldr	r1, [pc, #408]	@ (80046fc <GetLatLon+0x270>)
 8004564:	1c18      	adds	r0, r3, #0
 8004566:	f7fb ffbb 	bl	80004e0 <__aeabi_fcmpgt>
 800456a:	1e03      	subs	r3, r0, #0
 800456c:	d108      	bne.n	8004580 <GetLatLon+0xf4>
 800456e:	193b      	adds	r3, r7, r4
 8004570:	681b      	ldr	r3, [r3, #0]
 8004572:	4963      	ldr	r1, [pc, #396]	@ (8004700 <GetLatLon+0x274>)
 8004574:	1c18      	adds	r0, r3, #0
 8004576:	f7fb ff9f 	bl	80004b8 <__aeabi_fcmplt>
 800457a:	1e03      	subs	r3, r0, #0
 800457c:	d100      	bne.n	8004580 <GetLatLon+0xf4>
			  							  				  			  				    	  else return;
 800457e:	e0b0      	b.n	80046e2 <GetLatLon+0x256>
			  							  				  			  				    	  if((tempPos.lat>.000001f||tempPos.lat<-.000001f)&&(tempPos.lon>.000001f||tempPos.lon<-.000001f)&&(pos.lat>.000001f||pos.lat<-.000001f)&&(pos.lat>.000001f||pos.lat<-.000001f)){
 8004580:	2408      	movs	r4, #8
 8004582:	193b      	adds	r3, r7, r4
 8004584:	681b      	ldr	r3, [r3, #0]
 8004586:	495d      	ldr	r1, [pc, #372]	@ (80046fc <GetLatLon+0x270>)
 8004588:	1c18      	adds	r0, r3, #0
 800458a:	f7fb ffa9 	bl	80004e0 <__aeabi_fcmpgt>
 800458e:	1e03      	subs	r3, r0, #0
 8004590:	d108      	bne.n	80045a4 <GetLatLon+0x118>
 8004592:	193b      	adds	r3, r7, r4
 8004594:	681b      	ldr	r3, [r3, #0]
 8004596:	495a      	ldr	r1, [pc, #360]	@ (8004700 <GetLatLon+0x274>)
 8004598:	1c18      	adds	r0, r3, #0
 800459a:	f7fb ff8d 	bl	80004b8 <__aeabi_fcmplt>
 800459e:	1e03      	subs	r3, r0, #0
 80045a0:	d100      	bne.n	80045a4 <GetLatLon+0x118>
			  							  				  			  				    	  else return;
 80045a2:	e09e      	b.n	80046e2 <GetLatLon+0x256>
			  							  				  			  				    	  checkW = abs(tempPos.lat-pos.lat);
 80045a4:	003b      	movs	r3, r7
 80045a6:	681a      	ldr	r2, [r3, #0]
 80045a8:	2608      	movs	r6, #8
 80045aa:	19bb      	adds	r3, r7, r6
 80045ac:	681b      	ldr	r3, [r3, #0]
 80045ae:	1c19      	adds	r1, r3, #0
 80045b0:	1c10      	adds	r0, r2, #0
 80045b2:	f7fc fab1 	bl	8000b18 <__aeabi_fsub>
 80045b6:	1c03      	adds	r3, r0, #0
 80045b8:	1c18      	adds	r0, r3, #0
 80045ba:	f7fc fc51 	bl	8000e60 <__aeabi_f2iz>
 80045be:	0003      	movs	r3, r0
 80045c0:	17da      	asrs	r2, r3, #31
 80045c2:	189b      	adds	r3, r3, r2
 80045c4:	4053      	eors	r3, r2
 80045c6:	0018      	movs	r0, r3
 80045c8:	f7fe fb16 	bl	8002bf8 <__aeabi_i2d>
 80045cc:	0002      	movs	r2, r0
 80045ce:	000b      	movs	r3, r1
 80045d0:	61ba      	str	r2, [r7, #24]
 80045d2:	61fb      	str	r3, [r7, #28]
			  							  				  			  				    	  checkH = abs(tempPos.lon-pos.lon);
 80045d4:	003b      	movs	r3, r7
 80045d6:	685a      	ldr	r2, [r3, #4]
 80045d8:	19bb      	adds	r3, r7, r6
 80045da:	685b      	ldr	r3, [r3, #4]
 80045dc:	1c19      	adds	r1, r3, #0
 80045de:	1c10      	adds	r0, r2, #0
 80045e0:	f7fc fa9a 	bl	8000b18 <__aeabi_fsub>
 80045e4:	1c03      	adds	r3, r0, #0
 80045e6:	1c18      	adds	r0, r3, #0
 80045e8:	f7fc fc3a 	bl	8000e60 <__aeabi_f2iz>
 80045ec:	0003      	movs	r3, r0
 80045ee:	17da      	asrs	r2, r3, #31
 80045f0:	189b      	adds	r3, r3, r2
 80045f2:	4053      	eors	r3, r2
 80045f4:	0018      	movs	r0, r3
 80045f6:	f7fe faff 	bl	8002bf8 <__aeabi_i2d>
 80045fa:	0002      	movs	r2, r0
 80045fc:	000b      	movs	r3, r1
 80045fe:	613a      	str	r2, [r7, #16]
 8004600:	617b      	str	r3, [r7, #20]
			  							  				  			  				    	  if(sqrt((checkW*checkW)+(checkH*checkH))<gpsThreshold) return;
 8004602:	69ba      	ldr	r2, [r7, #24]
 8004604:	69fb      	ldr	r3, [r7, #28]
 8004606:	69b8      	ldr	r0, [r7, #24]
 8004608:	69f9      	ldr	r1, [r7, #28]
 800460a:	f7fd fc33 	bl	8001e74 <__aeabi_dmul>
 800460e:	0002      	movs	r2, r0
 8004610:	000b      	movs	r3, r1
 8004612:	0014      	movs	r4, r2
 8004614:	001d      	movs	r5, r3
 8004616:	693a      	ldr	r2, [r7, #16]
 8004618:	697b      	ldr	r3, [r7, #20]
 800461a:	6938      	ldr	r0, [r7, #16]
 800461c:	6979      	ldr	r1, [r7, #20]
 800461e:	f7fd fc29 	bl	8001e74 <__aeabi_dmul>
 8004622:	0002      	movs	r2, r0
 8004624:	000b      	movs	r3, r1
 8004626:	0020      	movs	r0, r4
 8004628:	0029      	movs	r1, r5
 800462a:	f7fc fc7b 	bl	8000f24 <__aeabi_dadd>
 800462e:	0002      	movs	r2, r0
 8004630:	000b      	movs	r3, r1
 8004632:	0010      	movs	r0, r2
 8004634:	0019      	movs	r1, r3
 8004636:	f006 fb3d 	bl	800acb4 <sqrt>
 800463a:	0004      	movs	r4, r0
 800463c:	000d      	movs	r5, r1
 800463e:	4b31      	ldr	r3, [pc, #196]	@ (8004704 <GetLatLon+0x278>)
 8004640:	681b      	ldr	r3, [r3, #0]
 8004642:	1c18      	adds	r0, r3, #0
 8004644:	f7fe fb2a 	bl	8002c9c <__aeabi_f2d>
 8004648:	0002      	movs	r2, r0
 800464a:	000b      	movs	r3, r1
 800464c:	0020      	movs	r0, r4
 800464e:	0029      	movs	r1, r5
 8004650:	f7fb fef8 	bl	8000444 <__aeabi_dcmplt>
 8004654:	1e03      	subs	r3, r0, #0
 8004656:	d143      	bne.n	80046e0 <GetLatLon+0x254>
			  							  				  			  				  game.positions[game.numLocations] = pos;
 8004658:	4b26      	ldr	r3, [pc, #152]	@ (80046f4 <GetLatLon+0x268>)
 800465a:	695b      	ldr	r3, [r3, #20]
 800465c:	4a25      	ldr	r2, [pc, #148]	@ (80046f4 <GetLatLon+0x268>)
 800465e:	3303      	adds	r3, #3
 8004660:	00db      	lsls	r3, r3, #3
 8004662:	19b9      	adds	r1, r7, r6
 8004664:	18d3      	adds	r3, r2, r3
 8004666:	000a      	movs	r2, r1
 8004668:	ca03      	ldmia	r2!, {r0, r1}
 800466a:	c303      	stmia	r3!, {r0, r1}
			  							  				  			  				  								  game.numLocations++;
 800466c:	4b21      	ldr	r3, [pc, #132]	@ (80046f4 <GetLatLon+0x268>)
 800466e:	695b      	ldr	r3, [r3, #20]
 8004670:	1c5a      	adds	r2, r3, #1
 8004672:	4b20      	ldr	r3, [pc, #128]	@ (80046f4 <GetLatLon+0x268>)
 8004674:	615a      	str	r2, [r3, #20]
			  							  				  for(int posCheckI=0;posCheckI<game.numLocations;posCheckI++)
 8004676:	6a3b      	ldr	r3, [r7, #32]
 8004678:	3301      	adds	r3, #1
 800467a:	623b      	str	r3, [r7, #32]
 800467c:	4b1d      	ldr	r3, [pc, #116]	@ (80046f4 <GetLatLon+0x268>)
 800467e:	695a      	ldr	r2, [r3, #20]
 8004680:	6a3b      	ldr	r3, [r7, #32]
 8004682:	429a      	cmp	r2, r3
 8004684:	d900      	bls.n	8004688 <GetLatLon+0x1fc>
 8004686:	e73f      	b.n	8004508 <GetLatLon+0x7c>
			  							  				  			  				      }
			  							  				      break;
 8004688:	e02b      	b.n	80046e2 <GetLatLon+0x256>
			  							  				  }

			  				for(ii=0;ii<=127;ii++) buffer[ii]=0;
 800468a:	4b17      	ldr	r3, [pc, #92]	@ (80046e8 <GetLatLon+0x25c>)
 800468c:	2200      	movs	r2, #0
 800468e:	801a      	strh	r2, [r3, #0]
 8004690:	e00d      	b.n	80046ae <GetLatLon+0x222>
 8004692:	4b15      	ldr	r3, [pc, #84]	@ (80046e8 <GetLatLon+0x25c>)
 8004694:	881b      	ldrh	r3, [r3, #0]
 8004696:	b29b      	uxth	r3, r3
 8004698:	001a      	movs	r2, r3
 800469a:	4b14      	ldr	r3, [pc, #80]	@ (80046ec <GetLatLon+0x260>)
 800469c:	2100      	movs	r1, #0
 800469e:	5499      	strb	r1, [r3, r2]
 80046a0:	4b11      	ldr	r3, [pc, #68]	@ (80046e8 <GetLatLon+0x25c>)
 80046a2:	881b      	ldrh	r3, [r3, #0]
 80046a4:	b29b      	uxth	r3, r3
 80046a6:	3301      	adds	r3, #1
 80046a8:	b29a      	uxth	r2, r3
 80046aa:	4b0f      	ldr	r3, [pc, #60]	@ (80046e8 <GetLatLon+0x25c>)
 80046ac:	801a      	strh	r2, [r3, #0]
 80046ae:	4b0e      	ldr	r3, [pc, #56]	@ (80046e8 <GetLatLon+0x25c>)
 80046b0:	881b      	ldrh	r3, [r3, #0]
 80046b2:	b29b      	uxth	r3, r3
 80046b4:	2b7f      	cmp	r3, #127	@ 0x7f
 80046b6:	d9ec      	bls.n	8004692 <GetLatLon+0x206>
			  				  }
			  			  gpsI++;
 80046b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80046ba:	3301      	adds	r3, #1
 80046bc:	627b      	str	r3, [r7, #36]	@ 0x24
	while(HAL_UART_Receive(&huart1, &(buffer[gpsI]), 1, 1000)==HAL_OK||1)
 80046be:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80046c0:	4b0a      	ldr	r3, [pc, #40]	@ (80046ec <GetLatLon+0x260>)
 80046c2:	18d1      	adds	r1, r2, r3
 80046c4:	23fa      	movs	r3, #250	@ 0xfa
 80046c6:	009b      	lsls	r3, r3, #2
 80046c8:	480f      	ldr	r0, [pc, #60]	@ (8004708 <GetLatLon+0x27c>)
 80046ca:	2201      	movs	r2, #1
 80046cc:	f004 fe34 	bl	8009338 <HAL_UART_Receive>
							if(buffer[gpsI]=='$')
 80046d0:	4a06      	ldr	r2, [pc, #24]	@ (80046ec <GetLatLon+0x260>)
 80046d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80046d4:	18d3      	adds	r3, r2, r3
 80046d6:	781b      	ldrb	r3, [r3, #0]
 80046d8:	2b24      	cmp	r3, #36	@ 0x24
 80046da:	d000      	beq.n	80046de <GetLatLon+0x252>
 80046dc:	e6f8      	b.n	80044d0 <GetLatLon+0x44>
 80046de:	e6db      	b.n	8004498 <GetLatLon+0xc>
			  							  				  			  				    	  if(sqrt((checkW*checkW)+(checkH*checkH))<gpsThreshold) return;
 80046e0:	46c0      	nop			@ (mov r8, r8)


			  		  	}


}
 80046e2:	46bd      	mov	sp, r7
 80046e4:	b00b      	add	sp, #44	@ 0x2c
 80046e6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80046e8:	20000ba8 	.word	0x20000ba8
 80046ec:	20000bfc 	.word	0x20000bfc
 80046f0:	20000bac 	.word	0x20000bac
 80046f4:	20000a58 	.word	0x20000a58
 80046f8:	20000bfa 	.word	0x20000bfa
 80046fc:	358637bd 	.word	0x358637bd
 8004700:	b58637bd 	.word	0xb58637bd
 8004704:	20000ca4 	.word	0x20000ca4
 8004708:	20000e4c 	.word	0x20000e4c

0800470c <HAL_RTC_AlarmAEventCallback>:
void HAL_RTC_AlarmAEventCallback(RTC_HandleTypeDef *hrtc) {
 800470c:	b590      	push	{r4, r7, lr}
 800470e:	b091      	sub	sp, #68	@ 0x44
 8004710:	af04      	add	r7, sp, #16
 8004712:	6078      	str	r0, [r7, #4]
  RTC_AlarmTypeDef sAlarm;
  HAL_RTC_GetAlarm(hrtc,&sAlarm,RTC_ALARM_A,FORMAT_BIN);
 8004714:	2380      	movs	r3, #128	@ 0x80
 8004716:	005a      	lsls	r2, r3, #1
 8004718:	2408      	movs	r4, #8
 800471a:	1939      	adds	r1, r7, r4
 800471c:	6878      	ldr	r0, [r7, #4]
 800471e:	2300      	movs	r3, #0
 8004720:	f003 f95e 	bl	80079e0 <HAL_RTC_GetAlarm>
  if(sAlarm.AlarmTime.Seconds>58) {
 8004724:	0022      	movs	r2, r4
 8004726:	18bb      	adds	r3, r7, r2
 8004728:	789b      	ldrb	r3, [r3, #2]
 800472a:	2b3a      	cmp	r3, #58	@ 0x3a
 800472c:	d903      	bls.n	8004736 <HAL_RTC_AlarmAEventCallback+0x2a>
    sAlarm.AlarmTime.Seconds=0;
 800472e:	18bb      	adds	r3, r7, r2
 8004730:	2200      	movs	r2, #0
 8004732:	709a      	strb	r2, [r3, #2]
 8004734:	e006      	b.n	8004744 <HAL_RTC_AlarmAEventCallback+0x38>
  }else{
    sAlarm.AlarmTime.Seconds=sAlarm.AlarmTime.Seconds+1;
 8004736:	2108      	movs	r1, #8
 8004738:	187b      	adds	r3, r7, r1
 800473a:	789b      	ldrb	r3, [r3, #2]
 800473c:	3301      	adds	r3, #1
 800473e:	b2da      	uxtb	r2, r3
 8004740:	187b      	adds	r3, r7, r1
 8004742:	709a      	strb	r2, [r3, #2]
  }
    while(HAL_RTC_SetAlarm_IT(hrtc, &sAlarm, FORMAT_BIN)!=HAL_OK){}
 8004744:	46c0      	nop			@ (mov r8, r8)
 8004746:	2308      	movs	r3, #8
 8004748:	18f9      	adds	r1, r7, r3
 800474a:	687b      	ldr	r3, [r7, #4]
 800474c:	2200      	movs	r2, #0
 800474e:	0018      	movs	r0, r3
 8004750:	f003 f806 	bl	8007760 <HAL_RTC_SetAlarm_IT>
 8004754:	1e03      	subs	r3, r0, #0
 8004756:	d1f6      	bne.n	8004746 <HAL_RTC_AlarmAEventCallback+0x3a>
  	  drawString(30, 30, "testTime", BLACK, GREEN, 1, 1);
 8004758:	4a07      	ldr	r2, [pc, #28]	@ (8004778 <HAL_RTC_AlarmAEventCallback+0x6c>)
 800475a:	2301      	movs	r3, #1
 800475c:	9302      	str	r3, [sp, #8]
 800475e:	2301      	movs	r3, #1
 8004760:	9301      	str	r3, [sp, #4]
 8004762:	4b06      	ldr	r3, [pc, #24]	@ (800477c <HAL_RTC_AlarmAEventCallback+0x70>)
 8004764:	9300      	str	r3, [sp, #0]
 8004766:	2300      	movs	r3, #0
 8004768:	211e      	movs	r1, #30
 800476a:	201e      	movs	r0, #30
 800476c:	f7fe fbc6 	bl	8002efc <drawString>
}
 8004770:	46c0      	nop			@ (mov r8, r8)
 8004772:	46bd      	mov	sp, r7
 8004774:	b00d      	add	sp, #52	@ 0x34
 8004776:	bd90      	pop	{r4, r7, pc}
 8004778:	0800b02c 	.word	0x0800b02c
 800477c:	ffffe007 	.word	0xffffe007

08004780 <ChangeNote>:

void ChangeNote(enum Scale freq)
{
 8004780:	b590      	push	{r4, r7, lr}
 8004782:	b083      	sub	sp, #12
 8004784:	af00      	add	r7, sp, #0
 8004786:	0002      	movs	r2, r0
 8004788:	1dbb      	adds	r3, r7, #6
 800478a:	801a      	strh	r2, [r3, #0]
    TIM17->ARR=(uint32_t)(987*(float)1000/(float)freq);
 800478c:	1dbb      	adds	r3, r7, #6
 800478e:	881b      	ldrh	r3, [r3, #0]
 8004790:	0018      	movs	r0, r3
 8004792:	f7fc fb85 	bl	8000ea0 <__aeabi_ui2f>
 8004796:	1c03      	adds	r3, r0, #0
 8004798:	1c19      	adds	r1, r3, #0
 800479a:	4807      	ldr	r0, [pc, #28]	@ (80047b8 <ChangeNote+0x38>)
 800479c:	f7fb ffd6 	bl	800074c <__aeabi_fdiv>
 80047a0:	1c03      	adds	r3, r0, #0
 80047a2:	4c06      	ldr	r4, [pc, #24]	@ (80047bc <ChangeNote+0x3c>)
 80047a4:	1c18      	adds	r0, r3, #0
 80047a6:	f7fb fecf 	bl	8000548 <__aeabi_f2uiz>
 80047aa:	0003      	movs	r3, r0
 80047ac:	62e3      	str	r3, [r4, #44]	@ 0x2c
}
 80047ae:	46c0      	nop			@ (mov r8, r8)
 80047b0:	46bd      	mov	sp, r7
 80047b2:	b003      	add	sp, #12
 80047b4:	bd90      	pop	{r4, r7, pc}
 80047b6:	46c0      	nop			@ (mov r8, r8)
 80047b8:	4970f780 	.word	0x4970f780
 80047bc:	40014800 	.word	0x40014800

080047c0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80047c0:	b580      	push	{r7, lr}
 80047c2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80047c4:	b672      	cpsid	i
}
 80047c6:	46c0      	nop			@ (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80047c8:	46c0      	nop			@ (mov r8, r8)
 80047ca:	e7fd      	b.n	80047c8 <Error_Handler+0x8>

080047cc <minmea_isfield>:
        return false;

    return true;
}

static inline bool minmea_isfield(char c) {
 80047cc:	b580      	push	{r7, lr}
 80047ce:	b082      	sub	sp, #8
 80047d0:	af00      	add	r7, sp, #0
 80047d2:	0002      	movs	r2, r0
 80047d4:	1dfb      	adds	r3, r7, #7
 80047d6:	701a      	strb	r2, [r3, #0]
    return isprint((unsigned char) c) && c != ',' && c != '*';
 80047d8:	1dfb      	adds	r3, r7, #7
 80047da:	781b      	ldrb	r3, [r3, #0]
 80047dc:	1c5a      	adds	r2, r3, #1
 80047de:	4b0d      	ldr	r3, [pc, #52]	@ (8004814 <minmea_isfield+0x48>)
 80047e0:	18d3      	adds	r3, r2, r3
 80047e2:	781b      	ldrb	r3, [r3, #0]
 80047e4:	001a      	movs	r2, r3
 80047e6:	2397      	movs	r3, #151	@ 0x97
 80047e8:	4013      	ands	r3, r2
 80047ea:	d009      	beq.n	8004800 <minmea_isfield+0x34>
 80047ec:	1dfb      	adds	r3, r7, #7
 80047ee:	781b      	ldrb	r3, [r3, #0]
 80047f0:	2b2c      	cmp	r3, #44	@ 0x2c
 80047f2:	d005      	beq.n	8004800 <minmea_isfield+0x34>
 80047f4:	1dfb      	adds	r3, r7, #7
 80047f6:	781b      	ldrb	r3, [r3, #0]
 80047f8:	2b2a      	cmp	r3, #42	@ 0x2a
 80047fa:	d001      	beq.n	8004800 <minmea_isfield+0x34>
 80047fc:	2301      	movs	r3, #1
 80047fe:	e000      	b.n	8004802 <minmea_isfield+0x36>
 8004800:	2300      	movs	r3, #0
 8004802:	1c1a      	adds	r2, r3, #0
 8004804:	2301      	movs	r3, #1
 8004806:	4013      	ands	r3, r2
 8004808:	b2db      	uxtb	r3, r3
}
 800480a:	0018      	movs	r0, r3
 800480c:	46bd      	mov	sp, r7
 800480e:	b002      	add	sp, #8
 8004810:	bd80      	pop	{r7, pc}
 8004812:	46c0      	nop			@ (mov r8, r8)
 8004814:	0800b87c 	.word	0x0800b87c

08004818 <minmea_scan>:

bool minmea_scan(const char *sentence, const char *format, ...)
{
 8004818:	b40e      	push	{r1, r2, r3}
 800481a:	b5b0      	push	{r4, r5, r7, lr}
 800481c:	b0a7      	sub	sp, #156	@ 0x9c
 800481e:	af00      	add	r7, sp, #0
 8004820:	6078      	str	r0, [r7, #4]
    bool result = false;
 8004822:	2397      	movs	r3, #151	@ 0x97
 8004824:	18fb      	adds	r3, r7, r3
 8004826:	2200      	movs	r2, #0
 8004828:	701a      	strb	r2, [r3, #0]
    bool optional = false;
 800482a:	2396      	movs	r3, #150	@ 0x96
 800482c:	18fb      	adds	r3, r7, r3
 800482e:	2200      	movs	r2, #0
 8004830:	701a      	strb	r2, [r3, #0]
    va_list ap;
    va_start(ap, format);
 8004832:	23a8      	movs	r3, #168	@ 0xa8
 8004834:	2208      	movs	r2, #8
 8004836:	189b      	adds	r3, r3, r2
 8004838:	19db      	adds	r3, r3, r7
 800483a:	62fb      	str	r3, [r7, #44]	@ 0x2c

    const char *field = sentence;
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	2290      	movs	r2, #144	@ 0x90
 8004840:	18ba      	adds	r2, r7, r2
 8004842:	6013      	str	r3, [r2, #0]
        } else { \
            field = NULL; \
        } \
    } while (0)

    while (*format) {
 8004844:	e345      	b.n	8004ed2 <minmea_scan+0x6ba>
        char type = *format++;
 8004846:	21a4      	movs	r1, #164	@ 0xa4
 8004848:	2008      	movs	r0, #8
 800484a:	180b      	adds	r3, r1, r0
 800484c:	19db      	adds	r3, r3, r7
 800484e:	681b      	ldr	r3, [r3, #0]
 8004850:	1c5a      	adds	r2, r3, #1
 8004852:	1809      	adds	r1, r1, r0
 8004854:	19c9      	adds	r1, r1, r7
 8004856:	600a      	str	r2, [r1, #0]
 8004858:	2143      	movs	r1, #67	@ 0x43
 800485a:	187a      	adds	r2, r7, r1
 800485c:	781b      	ldrb	r3, [r3, #0]
 800485e:	7013      	strb	r3, [r2, #0]

        if (type == ';') {
 8004860:	187b      	adds	r3, r7, r1
 8004862:	781b      	ldrb	r3, [r3, #0]
 8004864:	2b3b      	cmp	r3, #59	@ 0x3b
 8004866:	d104      	bne.n	8004872 <minmea_scan+0x5a>
            // All further fields are optional.
            optional = true;
 8004868:	2396      	movs	r3, #150	@ 0x96
 800486a:	18fb      	adds	r3, r7, r3
 800486c:	2201      	movs	r2, #1
 800486e:	701a      	strb	r2, [r3, #0]
            continue;
 8004870:	e32f      	b.n	8004ed2 <minmea_scan+0x6ba>
        }

        if (!field && !optional) {
 8004872:	2390      	movs	r3, #144	@ 0x90
 8004874:	18fb      	adds	r3, r7, r3
 8004876:	681b      	ldr	r3, [r3, #0]
 8004878:	2b00      	cmp	r3, #0
 800487a:	d108      	bne.n	800488e <minmea_scan+0x76>
 800487c:	2396      	movs	r3, #150	@ 0x96
 800487e:	18fb      	adds	r3, r7, r3
 8004880:	781b      	ldrb	r3, [r3, #0]
 8004882:	2201      	movs	r2, #1
 8004884:	4053      	eors	r3, r2
 8004886:	b2db      	uxtb	r3, r3
 8004888:	2b00      	cmp	r3, #0
 800488a:	d000      	beq.n	800488e <minmea_scan+0x76>
 800488c:	e32f      	b.n	8004eee <minmea_scan+0x6d6>
            // Field requested but we ran out if input. Bail out.
            goto parse_error;
        }

        switch (type) {
 800488e:	2343      	movs	r3, #67	@ 0x43
 8004890:	18fb      	adds	r3, r7, r3
 8004892:	781b      	ldrb	r3, [r3, #0]
 8004894:	3b44      	subs	r3, #68	@ 0x44
 8004896:	2b30      	cmp	r3, #48	@ 0x30
 8004898:	d900      	bls.n	800489c <minmea_scan+0x84>
 800489a:	e32a      	b.n	8004ef2 <minmea_scan+0x6da>
 800489c:	009a      	lsls	r2, r3, #2
 800489e:	4bbd      	ldr	r3, [pc, #756]	@ (8004b94 <minmea_scan+0x37c>)
 80048a0:	18d3      	adds	r3, r2, r3
 80048a2:	681b      	ldr	r3, [r3, #0]
 80048a4:	469f      	mov	pc, r3
            case 'c': { // Single character field (char).
                char value = '\0';
 80048a6:	258f      	movs	r5, #143	@ 0x8f
 80048a8:	197b      	adds	r3, r7, r5
 80048aa:	2200      	movs	r2, #0
 80048ac:	701a      	strb	r2, [r3, #0]

                if (field && minmea_isfield(*field))
 80048ae:	2490      	movs	r4, #144	@ 0x90
 80048b0:	193b      	adds	r3, r7, r4
 80048b2:	681b      	ldr	r3, [r3, #0]
 80048b4:	2b00      	cmp	r3, #0
 80048b6:	d00c      	beq.n	80048d2 <minmea_scan+0xba>
 80048b8:	193b      	adds	r3, r7, r4
 80048ba:	681b      	ldr	r3, [r3, #0]
 80048bc:	781b      	ldrb	r3, [r3, #0]
 80048be:	0018      	movs	r0, r3
 80048c0:	f7ff ff84 	bl	80047cc <minmea_isfield>
 80048c4:	1e03      	subs	r3, r0, #0
 80048c6:	d004      	beq.n	80048d2 <minmea_scan+0xba>
                    value = *field;
 80048c8:	197b      	adds	r3, r7, r5
 80048ca:	193a      	adds	r2, r7, r4
 80048cc:	6812      	ldr	r2, [r2, #0]
 80048ce:	7812      	ldrb	r2, [r2, #0]
 80048d0:	701a      	strb	r2, [r3, #0]

                *va_arg(ap, char *) = value;
 80048d2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80048d4:	1d1a      	adds	r2, r3, #4
 80048d6:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80048d8:	681b      	ldr	r3, [r3, #0]
 80048da:	228f      	movs	r2, #143	@ 0x8f
 80048dc:	18ba      	adds	r2, r7, r2
 80048de:	7812      	ldrb	r2, [r2, #0]
 80048e0:	701a      	strb	r2, [r3, #0]
            } break;
 80048e2:	e2db      	b.n	8004e9c <minmea_scan+0x684>

            case 'd': { // Single character direction field (int).
                int value = 0;
 80048e4:	2300      	movs	r3, #0
 80048e6:	2288      	movs	r2, #136	@ 0x88
 80048e8:	18ba      	adds	r2, r7, r2
 80048ea:	6013      	str	r3, [r2, #0]

                if (field && minmea_isfield(*field)) {
 80048ec:	2490      	movs	r4, #144	@ 0x90
 80048ee:	193b      	adds	r3, r7, r4
 80048f0:	681b      	ldr	r3, [r3, #0]
 80048f2:	2b00      	cmp	r3, #0
 80048f4:	d022      	beq.n	800493c <minmea_scan+0x124>
 80048f6:	193b      	adds	r3, r7, r4
 80048f8:	681b      	ldr	r3, [r3, #0]
 80048fa:	781b      	ldrb	r3, [r3, #0]
 80048fc:	0018      	movs	r0, r3
 80048fe:	f7ff ff65 	bl	80047cc <minmea_isfield>
 8004902:	1e03      	subs	r3, r0, #0
 8004904:	d01a      	beq.n	800493c <minmea_scan+0x124>
                    switch (*field) {
 8004906:	193b      	adds	r3, r7, r4
 8004908:	681b      	ldr	r3, [r3, #0]
 800490a:	781b      	ldrb	r3, [r3, #0]
 800490c:	2b57      	cmp	r3, #87	@ 0x57
 800490e:	d00f      	beq.n	8004930 <minmea_scan+0x118>
 8004910:	dd00      	ble.n	8004914 <minmea_scan+0xfc>
 8004912:	e2f0      	b.n	8004ef6 <minmea_scan+0x6de>
 8004914:	2b53      	cmp	r3, #83	@ 0x53
 8004916:	d00b      	beq.n	8004930 <minmea_scan+0x118>
 8004918:	dd00      	ble.n	800491c <minmea_scan+0x104>
 800491a:	e2ec      	b.n	8004ef6 <minmea_scan+0x6de>
 800491c:	2b45      	cmp	r3, #69	@ 0x45
 800491e:	d002      	beq.n	8004926 <minmea_scan+0x10e>
 8004920:	2b4e      	cmp	r3, #78	@ 0x4e
 8004922:	d000      	beq.n	8004926 <minmea_scan+0x10e>
 8004924:	e2e7      	b.n	8004ef6 <minmea_scan+0x6de>
                        case 'N':
                        case 'E':
                            value = 1;
 8004926:	2301      	movs	r3, #1
 8004928:	2288      	movs	r2, #136	@ 0x88
 800492a:	18ba      	adds	r2, r7, r2
 800492c:	6013      	str	r3, [r2, #0]
                            break;
 800492e:	e005      	b.n	800493c <minmea_scan+0x124>
                        case 'S':
                        case 'W':
                            value = -1;
 8004930:	2301      	movs	r3, #1
 8004932:	425b      	negs	r3, r3
 8004934:	2288      	movs	r2, #136	@ 0x88
 8004936:	18ba      	adds	r2, r7, r2
 8004938:	6013      	str	r3, [r2, #0]
                            break;
 800493a:	46c0      	nop			@ (mov r8, r8)
                        default:
                            goto parse_error;
                    }
                }

                *va_arg(ap, int *) = value;
 800493c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800493e:	1d1a      	adds	r2, r3, #4
 8004940:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004942:	681b      	ldr	r3, [r3, #0]
 8004944:	2288      	movs	r2, #136	@ 0x88
 8004946:	18ba      	adds	r2, r7, r2
 8004948:	6812      	ldr	r2, [r2, #0]
 800494a:	601a      	str	r2, [r3, #0]
            } break;
 800494c:	e2a6      	b.n	8004e9c <minmea_scan+0x684>

            case 'f': { // Fractional value with scale (struct minmea_float).
                int sign = 0;
 800494e:	2300      	movs	r3, #0
 8004950:	2284      	movs	r2, #132	@ 0x84
 8004952:	18ba      	adds	r2, r7, r2
 8004954:	6013      	str	r3, [r2, #0]
                int_least32_t value = -1;
 8004956:	2301      	movs	r3, #1
 8004958:	425b      	negs	r3, r3
 800495a:	2280      	movs	r2, #128	@ 0x80
 800495c:	18ba      	adds	r2, r7, r2
 800495e:	6013      	str	r3, [r2, #0]
                int_least32_t scale = 0;
 8004960:	2300      	movs	r3, #0
 8004962:	67fb      	str	r3, [r7, #124]	@ 0x7c

                if (field) {
 8004964:	2390      	movs	r3, #144	@ 0x90
 8004966:	18fb      	adds	r3, r7, r3
 8004968:	681b      	ldr	r3, [r3, #0]
 800496a:	2b00      	cmp	r3, #0
 800496c:	d100      	bne.n	8004970 <minmea_scan+0x158>
 800496e:	e088      	b.n	8004a82 <minmea_scan+0x26a>
                    while (minmea_isfield(*field)) {
 8004970:	e07d      	b.n	8004a6e <minmea_scan+0x256>
                        if (*field == '+' && !sign && value == -1) {
 8004972:	2390      	movs	r3, #144	@ 0x90
 8004974:	18fb      	adds	r3, r7, r3
 8004976:	681b      	ldr	r3, [r3, #0]
 8004978:	781b      	ldrb	r3, [r3, #0]
 800497a:	2b2b      	cmp	r3, #43	@ 0x2b
 800497c:	d10d      	bne.n	800499a <minmea_scan+0x182>
 800497e:	2284      	movs	r2, #132	@ 0x84
 8004980:	18bb      	adds	r3, r7, r2
 8004982:	681b      	ldr	r3, [r3, #0]
 8004984:	2b00      	cmp	r3, #0
 8004986:	d108      	bne.n	800499a <minmea_scan+0x182>
 8004988:	2380      	movs	r3, #128	@ 0x80
 800498a:	18fb      	adds	r3, r7, r3
 800498c:	681b      	ldr	r3, [r3, #0]
 800498e:	3301      	adds	r3, #1
 8004990:	d103      	bne.n	800499a <minmea_scan+0x182>
                            sign = 1;
 8004992:	2301      	movs	r3, #1
 8004994:	18ba      	adds	r2, r7, r2
 8004996:	6013      	str	r3, [r2, #0]
 8004998:	e063      	b.n	8004a62 <minmea_scan+0x24a>
                        } else if (*field == '-' && !sign && value == -1) {
 800499a:	2390      	movs	r3, #144	@ 0x90
 800499c:	18fb      	adds	r3, r7, r3
 800499e:	681b      	ldr	r3, [r3, #0]
 80049a0:	781b      	ldrb	r3, [r3, #0]
 80049a2:	2b2d      	cmp	r3, #45	@ 0x2d
 80049a4:	d10e      	bne.n	80049c4 <minmea_scan+0x1ac>
 80049a6:	2284      	movs	r2, #132	@ 0x84
 80049a8:	18bb      	adds	r3, r7, r2
 80049aa:	681b      	ldr	r3, [r3, #0]
 80049ac:	2b00      	cmp	r3, #0
 80049ae:	d109      	bne.n	80049c4 <minmea_scan+0x1ac>
 80049b0:	2380      	movs	r3, #128	@ 0x80
 80049b2:	18fb      	adds	r3, r7, r3
 80049b4:	681b      	ldr	r3, [r3, #0]
 80049b6:	3301      	adds	r3, #1
 80049b8:	d104      	bne.n	80049c4 <minmea_scan+0x1ac>
                            sign = -1;
 80049ba:	2301      	movs	r3, #1
 80049bc:	425b      	negs	r3, r3
 80049be:	18ba      	adds	r2, r7, r2
 80049c0:	6013      	str	r3, [r2, #0]
 80049c2:	e04e      	b.n	8004a62 <minmea_scan+0x24a>
                        } else if (isdigit((unsigned char) *field)) {
 80049c4:	2190      	movs	r1, #144	@ 0x90
 80049c6:	187b      	adds	r3, r7, r1
 80049c8:	681b      	ldr	r3, [r3, #0]
 80049ca:	781b      	ldrb	r3, [r3, #0]
 80049cc:	1c5a      	adds	r2, r3, #1
 80049ce:	4b72      	ldr	r3, [pc, #456]	@ (8004b98 <minmea_scan+0x380>)
 80049d0:	18d3      	adds	r3, r2, r3
 80049d2:	781b      	ldrb	r3, [r3, #0]
 80049d4:	001a      	movs	r2, r3
 80049d6:	2304      	movs	r3, #4
 80049d8:	4013      	ands	r3, r2
 80049da:	d035      	beq.n	8004a48 <minmea_scan+0x230>
                            int digit = *field - '0';
 80049dc:	187b      	adds	r3, r7, r1
 80049de:	681b      	ldr	r3, [r3, #0]
 80049e0:	781b      	ldrb	r3, [r3, #0]
 80049e2:	3b30      	subs	r3, #48	@ 0x30
 80049e4:	63bb      	str	r3, [r7, #56]	@ 0x38
                            if (value == -1)
 80049e6:	2280      	movs	r2, #128	@ 0x80
 80049e8:	18bb      	adds	r3, r7, r2
 80049ea:	681b      	ldr	r3, [r3, #0]
 80049ec:	3301      	adds	r3, #1
 80049ee:	d102      	bne.n	80049f6 <minmea_scan+0x1de>
                                value = 0;
 80049f0:	2300      	movs	r3, #0
 80049f2:	18ba      	adds	r2, r7, r2
 80049f4:	6013      	str	r3, [r2, #0]
                            if (value > (INT_LEAST32_MAX-digit) / 10) {
 80049f6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80049f8:	4a68      	ldr	r2, [pc, #416]	@ (8004b9c <minmea_scan+0x384>)
 80049fa:	1ad3      	subs	r3, r2, r3
 80049fc:	210a      	movs	r1, #10
 80049fe:	0018      	movs	r0, r3
 8004a00:	f7fb fc1e 	bl	8000240 <__divsi3>
 8004a04:	0003      	movs	r3, r0
 8004a06:	001a      	movs	r2, r3
 8004a08:	2380      	movs	r3, #128	@ 0x80
 8004a0a:	18fb      	adds	r3, r7, r3
 8004a0c:	681b      	ldr	r3, [r3, #0]
 8004a0e:	4293      	cmp	r3, r2
 8004a10:	dd04      	ble.n	8004a1c <minmea_scan+0x204>
                                /* we ran out of bits, what do we do? */
                                if (scale) {
 8004a12:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8004a14:	2b00      	cmp	r3, #0
 8004a16:	d100      	bne.n	8004a1a <minmea_scan+0x202>
 8004a18:	e26f      	b.n	8004efa <minmea_scan+0x6e2>
                                    /* truncate extra precision */
                                    break;
 8004a1a:	e032      	b.n	8004a82 <minmea_scan+0x26a>
                                } else {
                                    /* integer overflow. bail out. */
                                    goto parse_error;
                                }
                            }
                            value = (10 * value) + digit;
 8004a1c:	2180      	movs	r1, #128	@ 0x80
 8004a1e:	187b      	adds	r3, r7, r1
 8004a20:	681a      	ldr	r2, [r3, #0]
 8004a22:	0013      	movs	r3, r2
 8004a24:	009b      	lsls	r3, r3, #2
 8004a26:	189b      	adds	r3, r3, r2
 8004a28:	005b      	lsls	r3, r3, #1
 8004a2a:	001a      	movs	r2, r3
 8004a2c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004a2e:	189b      	adds	r3, r3, r2
 8004a30:	187a      	adds	r2, r7, r1
 8004a32:	6013      	str	r3, [r2, #0]
                            if (scale)
 8004a34:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8004a36:	2b00      	cmp	r3, #0
 8004a38:	d013      	beq.n	8004a62 <minmea_scan+0x24a>
                                scale *= 10;
 8004a3a:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8004a3c:	0013      	movs	r3, r2
 8004a3e:	009b      	lsls	r3, r3, #2
 8004a40:	189b      	adds	r3, r3, r2
 8004a42:	005b      	lsls	r3, r3, #1
 8004a44:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8004a46:	e00c      	b.n	8004a62 <minmea_scan+0x24a>
                        } else if (*field == '.' && scale == 0) {
 8004a48:	2390      	movs	r3, #144	@ 0x90
 8004a4a:	18fb      	adds	r3, r7, r3
 8004a4c:	681b      	ldr	r3, [r3, #0]
 8004a4e:	781b      	ldrb	r3, [r3, #0]
 8004a50:	2b2e      	cmp	r3, #46	@ 0x2e
 8004a52:	d000      	beq.n	8004a56 <minmea_scan+0x23e>
 8004a54:	e253      	b.n	8004efe <minmea_scan+0x6e6>
 8004a56:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8004a58:	2b00      	cmp	r3, #0
 8004a5a:	d000      	beq.n	8004a5e <minmea_scan+0x246>
 8004a5c:	e24f      	b.n	8004efe <minmea_scan+0x6e6>
                            scale = 1;
 8004a5e:	2301      	movs	r3, #1
 8004a60:	67fb      	str	r3, [r7, #124]	@ 0x7c
                        } else {
                            goto parse_error;
                        }
                        field++;
 8004a62:	2290      	movs	r2, #144	@ 0x90
 8004a64:	18bb      	adds	r3, r7, r2
 8004a66:	681b      	ldr	r3, [r3, #0]
 8004a68:	3301      	adds	r3, #1
 8004a6a:	18ba      	adds	r2, r7, r2
 8004a6c:	6013      	str	r3, [r2, #0]
                    while (minmea_isfield(*field)) {
 8004a6e:	2390      	movs	r3, #144	@ 0x90
 8004a70:	18fb      	adds	r3, r7, r3
 8004a72:	681b      	ldr	r3, [r3, #0]
 8004a74:	781b      	ldrb	r3, [r3, #0]
 8004a76:	0018      	movs	r0, r3
 8004a78:	f7ff fea8 	bl	80047cc <minmea_isfield>
 8004a7c:	1e03      	subs	r3, r0, #0
 8004a7e:	d000      	beq.n	8004a82 <minmea_scan+0x26a>
 8004a80:	e777      	b.n	8004972 <minmea_scan+0x15a>
                    }
                }

                if ((sign || scale) && value == -1)
 8004a82:	2384      	movs	r3, #132	@ 0x84
 8004a84:	18fb      	adds	r3, r7, r3
 8004a86:	681b      	ldr	r3, [r3, #0]
 8004a88:	2b00      	cmp	r3, #0
 8004a8a:	d102      	bne.n	8004a92 <minmea_scan+0x27a>
 8004a8c:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8004a8e:	2b00      	cmp	r3, #0
 8004a90:	d005      	beq.n	8004a9e <minmea_scan+0x286>
 8004a92:	2380      	movs	r3, #128	@ 0x80
 8004a94:	18fb      	adds	r3, r7, r3
 8004a96:	681b      	ldr	r3, [r3, #0]
 8004a98:	3301      	adds	r3, #1
 8004a9a:	d100      	bne.n	8004a9e <minmea_scan+0x286>
 8004a9c:	e231      	b.n	8004f02 <minmea_scan+0x6ea>
                    goto parse_error;

                if (value == -1) {
 8004a9e:	2280      	movs	r2, #128	@ 0x80
 8004aa0:	18bb      	adds	r3, r7, r2
 8004aa2:	681b      	ldr	r3, [r3, #0]
 8004aa4:	3301      	adds	r3, #1
 8004aa6:	d105      	bne.n	8004ab4 <minmea_scan+0x29c>
                    /* No digits were scanned. */
                    value = 0;
 8004aa8:	2300      	movs	r3, #0
 8004aaa:	18ba      	adds	r2, r7, r2
 8004aac:	6013      	str	r3, [r2, #0]
                    scale = 0;
 8004aae:	2300      	movs	r3, #0
 8004ab0:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8004ab2:	e004      	b.n	8004abe <minmea_scan+0x2a6>
                } else if (scale == 0) {
 8004ab4:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8004ab6:	2b00      	cmp	r3, #0
 8004ab8:	d101      	bne.n	8004abe <minmea_scan+0x2a6>
                    /* No decimal point. */
                    scale = 1;
 8004aba:	2301      	movs	r3, #1
 8004abc:	67fb      	str	r3, [r7, #124]	@ 0x7c
                }
                if (sign)
 8004abe:	2284      	movs	r2, #132	@ 0x84
 8004ac0:	18bb      	adds	r3, r7, r2
 8004ac2:	681b      	ldr	r3, [r3, #0]
 8004ac4:	2b00      	cmp	r3, #0
 8004ac6:	d007      	beq.n	8004ad8 <minmea_scan+0x2c0>
                    value *= sign;
 8004ac8:	2180      	movs	r1, #128	@ 0x80
 8004aca:	187b      	adds	r3, r7, r1
 8004acc:	681b      	ldr	r3, [r3, #0]
 8004ace:	18ba      	adds	r2, r7, r2
 8004ad0:	6812      	ldr	r2, [r2, #0]
 8004ad2:	4353      	muls	r3, r2
 8004ad4:	187a      	adds	r2, r7, r1
 8004ad6:	6013      	str	r3, [r2, #0]

                *va_arg(ap, struct minmea_float *) = (struct minmea_float) {value, scale};
 8004ad8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004ada:	1d1a      	adds	r2, r3, #4
 8004adc:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004ade:	681b      	ldr	r3, [r3, #0]
 8004ae0:	2280      	movs	r2, #128	@ 0x80
 8004ae2:	18ba      	adds	r2, r7, r2
 8004ae4:	6812      	ldr	r2, [r2, #0]
 8004ae6:	601a      	str	r2, [r3, #0]
 8004ae8:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8004aea:	605a      	str	r2, [r3, #4]
            } break;
 8004aec:	e1d6      	b.n	8004e9c <minmea_scan+0x684>

            case 'i': { // Integer value, default 0 (int).
                int value = 0;
 8004aee:	2300      	movs	r3, #0
 8004af0:	67bb      	str	r3, [r7, #120]	@ 0x78

                if (field) {
 8004af2:	2290      	movs	r2, #144	@ 0x90
 8004af4:	18bb      	adds	r3, r7, r2
 8004af6:	681b      	ldr	r3, [r3, #0]
 8004af8:	2b00      	cmp	r3, #0
 8004afa:	d011      	beq.n	8004b20 <minmea_scan+0x308>
                    char *endptr;
                    value = strtol(field, &endptr, 10);
 8004afc:	2320      	movs	r3, #32
 8004afe:	18f9      	adds	r1, r7, r3
 8004b00:	18bb      	adds	r3, r7, r2
 8004b02:	681b      	ldr	r3, [r3, #0]
 8004b04:	220a      	movs	r2, #10
 8004b06:	0018      	movs	r0, r3
 8004b08:	f005 fc2a 	bl	800a360 <strtol>
 8004b0c:	0003      	movs	r3, r0
 8004b0e:	67bb      	str	r3, [r7, #120]	@ 0x78
                    if (minmea_isfield(*endptr))
 8004b10:	6a3b      	ldr	r3, [r7, #32]
 8004b12:	781b      	ldrb	r3, [r3, #0]
 8004b14:	0018      	movs	r0, r3
 8004b16:	f7ff fe59 	bl	80047cc <minmea_isfield>
 8004b1a:	1e03      	subs	r3, r0, #0
 8004b1c:	d000      	beq.n	8004b20 <minmea_scan+0x308>
 8004b1e:	e1f2      	b.n	8004f06 <minmea_scan+0x6ee>
                        goto parse_error;
                }

                *va_arg(ap, int *) = value;
 8004b20:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004b22:	1d1a      	adds	r2, r3, #4
 8004b24:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004b26:	681b      	ldr	r3, [r3, #0]
 8004b28:	6fba      	ldr	r2, [r7, #120]	@ 0x78
 8004b2a:	601a      	str	r2, [r3, #0]
            } break;
 8004b2c:	e1b6      	b.n	8004e9c <minmea_scan+0x684>

            case 's': { // String value (char *).
                char *buf = va_arg(ap, char *);
 8004b2e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004b30:	1d1a      	adds	r2, r3, #4
 8004b32:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004b34:	681b      	ldr	r3, [r3, #0]
 8004b36:	677b      	str	r3, [r7, #116]	@ 0x74

                if (field) {
 8004b38:	2390      	movs	r3, #144	@ 0x90
 8004b3a:	18fb      	adds	r3, r7, r3
 8004b3c:	681b      	ldr	r3, [r3, #0]
 8004b3e:	2b00      	cmp	r3, #0
 8004b40:	d014      	beq.n	8004b6c <minmea_scan+0x354>
                    while (minmea_isfield(*field))
 8004b42:	e00a      	b.n	8004b5a <minmea_scan+0x342>
                        *buf++ = *field++;
 8004b44:	2190      	movs	r1, #144	@ 0x90
 8004b46:	187b      	adds	r3, r7, r1
 8004b48:	681a      	ldr	r2, [r3, #0]
 8004b4a:	1c53      	adds	r3, r2, #1
 8004b4c:	1879      	adds	r1, r7, r1
 8004b4e:	600b      	str	r3, [r1, #0]
 8004b50:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004b52:	1c59      	adds	r1, r3, #1
 8004b54:	6779      	str	r1, [r7, #116]	@ 0x74
 8004b56:	7812      	ldrb	r2, [r2, #0]
 8004b58:	701a      	strb	r2, [r3, #0]
                    while (minmea_isfield(*field))
 8004b5a:	2390      	movs	r3, #144	@ 0x90
 8004b5c:	18fb      	adds	r3, r7, r3
 8004b5e:	681b      	ldr	r3, [r3, #0]
 8004b60:	781b      	ldrb	r3, [r3, #0]
 8004b62:	0018      	movs	r0, r3
 8004b64:	f7ff fe32 	bl	80047cc <minmea_isfield>
 8004b68:	1e03      	subs	r3, r0, #0
 8004b6a:	d1eb      	bne.n	8004b44 <minmea_scan+0x32c>
                }

                *buf = '\0';
 8004b6c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004b6e:	2200      	movs	r2, #0
 8004b70:	701a      	strb	r2, [r3, #0]
            } break;
 8004b72:	e193      	b.n	8004e9c <minmea_scan+0x684>

            case 't': { // NMEA talker+sentence identifier (char *).
                // This field is always mandatory.
                if (!field)
 8004b74:	2290      	movs	r2, #144	@ 0x90
 8004b76:	18bb      	adds	r3, r7, r2
 8004b78:	681b      	ldr	r3, [r3, #0]
 8004b7a:	2b00      	cmp	r3, #0
 8004b7c:	d100      	bne.n	8004b80 <minmea_scan+0x368>
 8004b7e:	e1c4      	b.n	8004f0a <minmea_scan+0x6f2>
                    goto parse_error;

                if (field[0] != '$')
 8004b80:	18bb      	adds	r3, r7, r2
 8004b82:	681b      	ldr	r3, [r3, #0]
 8004b84:	781b      	ldrb	r3, [r3, #0]
 8004b86:	2b24      	cmp	r3, #36	@ 0x24
 8004b88:	d000      	beq.n	8004b8c <minmea_scan+0x374>
 8004b8a:	e1c0      	b.n	8004f0e <minmea_scan+0x6f6>
                    goto parse_error;
                for (int i=0; i<5; i++)
 8004b8c:	2300      	movs	r3, #0
 8004b8e:	673b      	str	r3, [r7, #112]	@ 0x70
 8004b90:	e01c      	b.n	8004bcc <minmea_scan+0x3b4>
 8004b92:	46c0      	nop			@ (mov r8, r8)
 8004b94:	0800b6dc 	.word	0x0800b6dc
 8004b98:	0800b87c 	.word	0x0800b87c
 8004b9c:	7fffffff 	.word	0x7fffffff
                    if (!minmea_isfield(field[1+i]))
 8004ba0:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8004ba2:	3301      	adds	r3, #1
 8004ba4:	001a      	movs	r2, r3
 8004ba6:	2390      	movs	r3, #144	@ 0x90
 8004ba8:	18fb      	adds	r3, r7, r3
 8004baa:	681b      	ldr	r3, [r3, #0]
 8004bac:	189b      	adds	r3, r3, r2
 8004bae:	781b      	ldrb	r3, [r3, #0]
 8004bb0:	0018      	movs	r0, r3
 8004bb2:	f7ff fe0b 	bl	80047cc <minmea_isfield>
 8004bb6:	0003      	movs	r3, r0
 8004bb8:	001a      	movs	r2, r3
 8004bba:	2301      	movs	r3, #1
 8004bbc:	4053      	eors	r3, r2
 8004bbe:	b2db      	uxtb	r3, r3
 8004bc0:	2b00      	cmp	r3, #0
 8004bc2:	d000      	beq.n	8004bc6 <minmea_scan+0x3ae>
 8004bc4:	e1a5      	b.n	8004f12 <minmea_scan+0x6fa>
                for (int i=0; i<5; i++)
 8004bc6:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8004bc8:	3301      	adds	r3, #1
 8004bca:	673b      	str	r3, [r7, #112]	@ 0x70
 8004bcc:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8004bce:	2b04      	cmp	r3, #4
 8004bd0:	dde6      	ble.n	8004ba0 <minmea_scan+0x388>
                        goto parse_error;

                char *buf = va_arg(ap, char *);
 8004bd2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004bd4:	1d1a      	adds	r2, r3, #4
 8004bd6:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004bd8:	681b      	ldr	r3, [r3, #0]
 8004bda:	63fb      	str	r3, [r7, #60]	@ 0x3c
                memcpy(buf, field+1, 5);
 8004bdc:	2390      	movs	r3, #144	@ 0x90
 8004bde:	18fb      	adds	r3, r7, r3
 8004be0:	681b      	ldr	r3, [r3, #0]
 8004be2:	1c59      	adds	r1, r3, #1
 8004be4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004be6:	2205      	movs	r2, #5
 8004be8:	0018      	movs	r0, r3
 8004bea:	f005 fc19 	bl	800a420 <memcpy>
                buf[5] = '\0';
 8004bee:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004bf0:	3305      	adds	r3, #5
 8004bf2:	2200      	movs	r2, #0
 8004bf4:	701a      	strb	r2, [r3, #0]
            } break;
 8004bf6:	e151      	b.n	8004e9c <minmea_scan+0x684>

            case 'D': { // Date (int, int, int), -1 if empty.
                struct minmea_date *date = va_arg(ap, struct minmea_date *);
 8004bf8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004bfa:	1d1a      	adds	r2, r3, #4
 8004bfc:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004bfe:	681b      	ldr	r3, [r3, #0]
 8004c00:	633b      	str	r3, [r7, #48]	@ 0x30

                int d = -1, m = -1, y = -1;
 8004c02:	2301      	movs	r3, #1
 8004c04:	425b      	negs	r3, r3
 8004c06:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8004c08:	2301      	movs	r3, #1
 8004c0a:	425b      	negs	r3, r3
 8004c0c:	66bb      	str	r3, [r7, #104]	@ 0x68
 8004c0e:	2301      	movs	r3, #1
 8004c10:	425b      	negs	r3, r3
 8004c12:	667b      	str	r3, [r7, #100]	@ 0x64

                if (field && minmea_isfield(*field)) {
 8004c14:	2290      	movs	r2, #144	@ 0x90
 8004c16:	18bb      	adds	r3, r7, r2
 8004c18:	681b      	ldr	r3, [r3, #0]
 8004c1a:	2b00      	cmp	r3, #0
 8004c1c:	d067      	beq.n	8004cee <minmea_scan+0x4d6>
 8004c1e:	18bb      	adds	r3, r7, r2
 8004c20:	681b      	ldr	r3, [r3, #0]
 8004c22:	781b      	ldrb	r3, [r3, #0]
 8004c24:	0018      	movs	r0, r3
 8004c26:	f7ff fdd1 	bl	80047cc <minmea_isfield>
 8004c2a:	1e03      	subs	r3, r0, #0
 8004c2c:	d05f      	beq.n	8004cee <minmea_scan+0x4d6>
                    // Always six digits.
                    for (int i=0; i<6; i++)
 8004c2e:	2300      	movs	r3, #0
 8004c30:	663b      	str	r3, [r7, #96]	@ 0x60
 8004c32:	e011      	b.n	8004c58 <minmea_scan+0x440>
                        if (!isdigit((unsigned char) field[i]))
 8004c34:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8004c36:	2290      	movs	r2, #144	@ 0x90
 8004c38:	18ba      	adds	r2, r7, r2
 8004c3a:	6812      	ldr	r2, [r2, #0]
 8004c3c:	18d3      	adds	r3, r2, r3
 8004c3e:	781b      	ldrb	r3, [r3, #0]
 8004c40:	1c5a      	adds	r2, r3, #1
 8004c42:	4bbb      	ldr	r3, [pc, #748]	@ (8004f30 <minmea_scan+0x718>)
 8004c44:	18d3      	adds	r3, r2, r3
 8004c46:	781b      	ldrb	r3, [r3, #0]
 8004c48:	001a      	movs	r2, r3
 8004c4a:	2304      	movs	r3, #4
 8004c4c:	4013      	ands	r3, r2
 8004c4e:	d100      	bne.n	8004c52 <minmea_scan+0x43a>
 8004c50:	e161      	b.n	8004f16 <minmea_scan+0x6fe>
                    for (int i=0; i<6; i++)
 8004c52:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8004c54:	3301      	adds	r3, #1
 8004c56:	663b      	str	r3, [r7, #96]	@ 0x60
 8004c58:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8004c5a:	2b05      	cmp	r3, #5
 8004c5c:	ddea      	ble.n	8004c34 <minmea_scan+0x41c>
                            goto parse_error;

                    d = strtol((char[]) {field[0], field[1], '\0'}, NULL, 10);
 8004c5e:	2490      	movs	r4, #144	@ 0x90
 8004c60:	193b      	adds	r3, r7, r4
 8004c62:	681b      	ldr	r3, [r3, #0]
 8004c64:	781a      	ldrb	r2, [r3, #0]
 8004c66:	211c      	movs	r1, #28
 8004c68:	187b      	adds	r3, r7, r1
 8004c6a:	701a      	strb	r2, [r3, #0]
 8004c6c:	193b      	adds	r3, r7, r4
 8004c6e:	681b      	ldr	r3, [r3, #0]
 8004c70:	3301      	adds	r3, #1
 8004c72:	781a      	ldrb	r2, [r3, #0]
 8004c74:	187b      	adds	r3, r7, r1
 8004c76:	705a      	strb	r2, [r3, #1]
 8004c78:	187b      	adds	r3, r7, r1
 8004c7a:	2200      	movs	r2, #0
 8004c7c:	709a      	strb	r2, [r3, #2]
 8004c7e:	187b      	adds	r3, r7, r1
 8004c80:	220a      	movs	r2, #10
 8004c82:	2100      	movs	r1, #0
 8004c84:	0018      	movs	r0, r3
 8004c86:	f005 fb6b 	bl	800a360 <strtol>
 8004c8a:	0003      	movs	r3, r0
 8004c8c:	66fb      	str	r3, [r7, #108]	@ 0x6c
                    m = strtol((char[]) {field[2], field[3], '\0'}, NULL, 10);
 8004c8e:	193b      	adds	r3, r7, r4
 8004c90:	681b      	ldr	r3, [r3, #0]
 8004c92:	3302      	adds	r3, #2
 8004c94:	781a      	ldrb	r2, [r3, #0]
 8004c96:	2118      	movs	r1, #24
 8004c98:	187b      	adds	r3, r7, r1
 8004c9a:	701a      	strb	r2, [r3, #0]
 8004c9c:	193b      	adds	r3, r7, r4
 8004c9e:	681b      	ldr	r3, [r3, #0]
 8004ca0:	3303      	adds	r3, #3
 8004ca2:	781a      	ldrb	r2, [r3, #0]
 8004ca4:	187b      	adds	r3, r7, r1
 8004ca6:	705a      	strb	r2, [r3, #1]
 8004ca8:	187b      	adds	r3, r7, r1
 8004caa:	2200      	movs	r2, #0
 8004cac:	709a      	strb	r2, [r3, #2]
 8004cae:	187b      	adds	r3, r7, r1
 8004cb0:	220a      	movs	r2, #10
 8004cb2:	2100      	movs	r1, #0
 8004cb4:	0018      	movs	r0, r3
 8004cb6:	f005 fb53 	bl	800a360 <strtol>
 8004cba:	0003      	movs	r3, r0
 8004cbc:	66bb      	str	r3, [r7, #104]	@ 0x68
                    y = strtol((char[]) {field[4], field[5], '\0'}, NULL, 10);
 8004cbe:	193b      	adds	r3, r7, r4
 8004cc0:	681b      	ldr	r3, [r3, #0]
 8004cc2:	3304      	adds	r3, #4
 8004cc4:	781a      	ldrb	r2, [r3, #0]
 8004cc6:	2114      	movs	r1, #20
 8004cc8:	187b      	adds	r3, r7, r1
 8004cca:	701a      	strb	r2, [r3, #0]
 8004ccc:	193b      	adds	r3, r7, r4
 8004cce:	681b      	ldr	r3, [r3, #0]
 8004cd0:	3305      	adds	r3, #5
 8004cd2:	781a      	ldrb	r2, [r3, #0]
 8004cd4:	187b      	adds	r3, r7, r1
 8004cd6:	705a      	strb	r2, [r3, #1]
 8004cd8:	187b      	adds	r3, r7, r1
 8004cda:	2200      	movs	r2, #0
 8004cdc:	709a      	strb	r2, [r3, #2]
 8004cde:	187b      	adds	r3, r7, r1
 8004ce0:	220a      	movs	r2, #10
 8004ce2:	2100      	movs	r1, #0
 8004ce4:	0018      	movs	r0, r3
 8004ce6:	f005 fb3b 	bl	800a360 <strtol>
 8004cea:	0003      	movs	r3, r0
 8004cec:	667b      	str	r3, [r7, #100]	@ 0x64
                }

                date->day = d;
 8004cee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004cf0:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8004cf2:	601a      	str	r2, [r3, #0]
                date->month = m;
 8004cf4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004cf6:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8004cf8:	605a      	str	r2, [r3, #4]
                date->year = y;
 8004cfa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004cfc:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8004cfe:	609a      	str	r2, [r3, #8]
            } break;
 8004d00:	e0cc      	b.n	8004e9c <minmea_scan+0x684>

            case 'T': { // Time (int, int, int, int), -1 if empty.
                struct minmea_time *time = va_arg(ap, struct minmea_time *);
 8004d02:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004d04:	1d1a      	adds	r2, r3, #4
 8004d06:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004d08:	681b      	ldr	r3, [r3, #0]
 8004d0a:	637b      	str	r3, [r7, #52]	@ 0x34

                int h = -1, i = -1, s = -1, u = -1;
 8004d0c:	2301      	movs	r3, #1
 8004d0e:	425b      	negs	r3, r3
 8004d10:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8004d12:	2301      	movs	r3, #1
 8004d14:	425b      	negs	r3, r3
 8004d16:	65bb      	str	r3, [r7, #88]	@ 0x58
 8004d18:	2301      	movs	r3, #1
 8004d1a:	425b      	negs	r3, r3
 8004d1c:	657b      	str	r3, [r7, #84]	@ 0x54
 8004d1e:	2301      	movs	r3, #1
 8004d20:	425b      	negs	r3, r3
 8004d22:	653b      	str	r3, [r7, #80]	@ 0x50

                if (field && minmea_isfield(*field)) {
 8004d24:	2290      	movs	r2, #144	@ 0x90
 8004d26:	18bb      	adds	r3, r7, r2
 8004d28:	681b      	ldr	r3, [r3, #0]
 8004d2a:	2b00      	cmp	r3, #0
 8004d2c:	d100      	bne.n	8004d30 <minmea_scan+0x518>
 8004d2e:	e0a7      	b.n	8004e80 <minmea_scan+0x668>
 8004d30:	18bb      	adds	r3, r7, r2
 8004d32:	681b      	ldr	r3, [r3, #0]
 8004d34:	781b      	ldrb	r3, [r3, #0]
 8004d36:	0018      	movs	r0, r3
 8004d38:	f7ff fd48 	bl	80047cc <minmea_isfield>
 8004d3c:	1e03      	subs	r3, r0, #0
 8004d3e:	d100      	bne.n	8004d42 <minmea_scan+0x52a>
 8004d40:	e09e      	b.n	8004e80 <minmea_scan+0x668>
                    // Minimum required: integer time.
                    for (int i=0; i<6; i++)
 8004d42:	2300      	movs	r3, #0
 8004d44:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004d46:	e011      	b.n	8004d6c <minmea_scan+0x554>
                        if (!isdigit((unsigned char) field[i]))
 8004d48:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004d4a:	2290      	movs	r2, #144	@ 0x90
 8004d4c:	18ba      	adds	r2, r7, r2
 8004d4e:	6812      	ldr	r2, [r2, #0]
 8004d50:	18d3      	adds	r3, r2, r3
 8004d52:	781b      	ldrb	r3, [r3, #0]
 8004d54:	1c5a      	adds	r2, r3, #1
 8004d56:	4b76      	ldr	r3, [pc, #472]	@ (8004f30 <minmea_scan+0x718>)
 8004d58:	18d3      	adds	r3, r2, r3
 8004d5a:	781b      	ldrb	r3, [r3, #0]
 8004d5c:	001a      	movs	r2, r3
 8004d5e:	2304      	movs	r3, #4
 8004d60:	4013      	ands	r3, r2
 8004d62:	d100      	bne.n	8004d66 <minmea_scan+0x54e>
 8004d64:	e0d9      	b.n	8004f1a <minmea_scan+0x702>
                    for (int i=0; i<6; i++)
 8004d66:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004d68:	3301      	adds	r3, #1
 8004d6a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004d6c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004d6e:	2b05      	cmp	r3, #5
 8004d70:	ddea      	ble.n	8004d48 <minmea_scan+0x530>
                            goto parse_error;

                    h = strtol((char[]) {field[0], field[1], '\0'}, NULL, 10);
 8004d72:	2490      	movs	r4, #144	@ 0x90
 8004d74:	193b      	adds	r3, r7, r4
 8004d76:	681b      	ldr	r3, [r3, #0]
 8004d78:	781a      	ldrb	r2, [r3, #0]
 8004d7a:	2110      	movs	r1, #16
 8004d7c:	187b      	adds	r3, r7, r1
 8004d7e:	701a      	strb	r2, [r3, #0]
 8004d80:	193b      	adds	r3, r7, r4
 8004d82:	681b      	ldr	r3, [r3, #0]
 8004d84:	3301      	adds	r3, #1
 8004d86:	781a      	ldrb	r2, [r3, #0]
 8004d88:	187b      	adds	r3, r7, r1
 8004d8a:	705a      	strb	r2, [r3, #1]
 8004d8c:	187b      	adds	r3, r7, r1
 8004d8e:	2200      	movs	r2, #0
 8004d90:	709a      	strb	r2, [r3, #2]
 8004d92:	187b      	adds	r3, r7, r1
 8004d94:	220a      	movs	r2, #10
 8004d96:	2100      	movs	r1, #0
 8004d98:	0018      	movs	r0, r3
 8004d9a:	f005 fae1 	bl	800a360 <strtol>
 8004d9e:	0003      	movs	r3, r0
 8004da0:	65fb      	str	r3, [r7, #92]	@ 0x5c
                    i = strtol((char[]) {field[2], field[3], '\0'}, NULL, 10);
 8004da2:	193b      	adds	r3, r7, r4
 8004da4:	681b      	ldr	r3, [r3, #0]
 8004da6:	3302      	adds	r3, #2
 8004da8:	781a      	ldrb	r2, [r3, #0]
 8004daa:	210c      	movs	r1, #12
 8004dac:	187b      	adds	r3, r7, r1
 8004dae:	701a      	strb	r2, [r3, #0]
 8004db0:	193b      	adds	r3, r7, r4
 8004db2:	681b      	ldr	r3, [r3, #0]
 8004db4:	3303      	adds	r3, #3
 8004db6:	781a      	ldrb	r2, [r3, #0]
 8004db8:	187b      	adds	r3, r7, r1
 8004dba:	705a      	strb	r2, [r3, #1]
 8004dbc:	187b      	adds	r3, r7, r1
 8004dbe:	2200      	movs	r2, #0
 8004dc0:	709a      	strb	r2, [r3, #2]
 8004dc2:	187b      	adds	r3, r7, r1
 8004dc4:	220a      	movs	r2, #10
 8004dc6:	2100      	movs	r1, #0
 8004dc8:	0018      	movs	r0, r3
 8004dca:	f005 fac9 	bl	800a360 <strtol>
 8004dce:	0003      	movs	r3, r0
 8004dd0:	65bb      	str	r3, [r7, #88]	@ 0x58
                    s = strtol((char[]) {field[4], field[5], '\0'}, NULL, 10);
 8004dd2:	193b      	adds	r3, r7, r4
 8004dd4:	681b      	ldr	r3, [r3, #0]
 8004dd6:	3304      	adds	r3, #4
 8004dd8:	781a      	ldrb	r2, [r3, #0]
 8004dda:	2108      	movs	r1, #8
 8004ddc:	187b      	adds	r3, r7, r1
 8004dde:	701a      	strb	r2, [r3, #0]
 8004de0:	193b      	adds	r3, r7, r4
 8004de2:	681b      	ldr	r3, [r3, #0]
 8004de4:	3305      	adds	r3, #5
 8004de6:	781a      	ldrb	r2, [r3, #0]
 8004de8:	187b      	adds	r3, r7, r1
 8004dea:	705a      	strb	r2, [r3, #1]
 8004dec:	187b      	adds	r3, r7, r1
 8004dee:	2200      	movs	r2, #0
 8004df0:	709a      	strb	r2, [r3, #2]
 8004df2:	187b      	adds	r3, r7, r1
 8004df4:	220a      	movs	r2, #10
 8004df6:	2100      	movs	r1, #0
 8004df8:	0018      	movs	r0, r3
 8004dfa:	f005 fab1 	bl	800a360 <strtol>
 8004dfe:	0003      	movs	r3, r0
 8004e00:	657b      	str	r3, [r7, #84]	@ 0x54
                    field += 6;
 8004e02:	193b      	adds	r3, r7, r4
 8004e04:	681b      	ldr	r3, [r3, #0]
 8004e06:	3306      	adds	r3, #6
 8004e08:	193a      	adds	r2, r7, r4
 8004e0a:	6013      	str	r3, [r2, #0]

                    // Extra: fractional time. Saved as microseconds.
                    if (*field++ == '.') {
 8004e0c:	193b      	adds	r3, r7, r4
 8004e0e:	681b      	ldr	r3, [r3, #0]
 8004e10:	1c5a      	adds	r2, r3, #1
 8004e12:	1939      	adds	r1, r7, r4
 8004e14:	600a      	str	r2, [r1, #0]
 8004e16:	781b      	ldrb	r3, [r3, #0]
 8004e18:	2b2e      	cmp	r3, #46	@ 0x2e
 8004e1a:	d12f      	bne.n	8004e7c <minmea_scan+0x664>
                        int value = 0;
 8004e1c:	2300      	movs	r3, #0
 8004e1e:	64bb      	str	r3, [r7, #72]	@ 0x48
                        int scale = 1000000;
 8004e20:	4b44      	ldr	r3, [pc, #272]	@ (8004f34 <minmea_scan+0x71c>)
 8004e22:	647b      	str	r3, [r7, #68]	@ 0x44
                        while (isdigit((unsigned char) *field) && scale > 1) {
 8004e24:	e016      	b.n	8004e54 <minmea_scan+0x63c>
                            value = (value * 10) + (*field++ - '0');
 8004e26:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004e28:	0013      	movs	r3, r2
 8004e2a:	009b      	lsls	r3, r3, #2
 8004e2c:	189b      	adds	r3, r3, r2
 8004e2e:	005b      	lsls	r3, r3, #1
 8004e30:	0019      	movs	r1, r3
 8004e32:	2090      	movs	r0, #144	@ 0x90
 8004e34:	183b      	adds	r3, r7, r0
 8004e36:	681b      	ldr	r3, [r3, #0]
 8004e38:	1c5a      	adds	r2, r3, #1
 8004e3a:	1838      	adds	r0, r7, r0
 8004e3c:	6002      	str	r2, [r0, #0]
 8004e3e:	781b      	ldrb	r3, [r3, #0]
 8004e40:	3b30      	subs	r3, #48	@ 0x30
 8004e42:	18cb      	adds	r3, r1, r3
 8004e44:	64bb      	str	r3, [r7, #72]	@ 0x48
                            scale /= 10;
 8004e46:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004e48:	210a      	movs	r1, #10
 8004e4a:	0018      	movs	r0, r3
 8004e4c:	f7fb f9f8 	bl	8000240 <__divsi3>
 8004e50:	0003      	movs	r3, r0
 8004e52:	647b      	str	r3, [r7, #68]	@ 0x44
                        while (isdigit((unsigned char) *field) && scale > 1) {
 8004e54:	2390      	movs	r3, #144	@ 0x90
 8004e56:	18fb      	adds	r3, r7, r3
 8004e58:	681b      	ldr	r3, [r3, #0]
 8004e5a:	781b      	ldrb	r3, [r3, #0]
 8004e5c:	1c5a      	adds	r2, r3, #1
 8004e5e:	4b34      	ldr	r3, [pc, #208]	@ (8004f30 <minmea_scan+0x718>)
 8004e60:	18d3      	adds	r3, r2, r3
 8004e62:	781b      	ldrb	r3, [r3, #0]
 8004e64:	001a      	movs	r2, r3
 8004e66:	2304      	movs	r3, #4
 8004e68:	4013      	ands	r3, r2
 8004e6a:	d002      	beq.n	8004e72 <minmea_scan+0x65a>
 8004e6c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004e6e:	2b01      	cmp	r3, #1
 8004e70:	dcd9      	bgt.n	8004e26 <minmea_scan+0x60e>
                        }
                        u = value * scale;
 8004e72:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004e74:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004e76:	4353      	muls	r3, r2
 8004e78:	653b      	str	r3, [r7, #80]	@ 0x50
 8004e7a:	e001      	b.n	8004e80 <minmea_scan+0x668>
                    } else {
                        u = 0;
 8004e7c:	2300      	movs	r3, #0
 8004e7e:	653b      	str	r3, [r7, #80]	@ 0x50
                    }
                }

                time->hours = h;
 8004e80:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004e82:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8004e84:	601a      	str	r2, [r3, #0]
                time->minutes = i;
 8004e86:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004e88:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8004e8a:	605a      	str	r2, [r3, #4]
                time->seconds = s;
 8004e8c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004e8e:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8004e90:	609a      	str	r2, [r3, #8]
                time->microseconds = u;
 8004e92:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004e94:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8004e96:	60da      	str	r2, [r3, #12]
            } break;
 8004e98:	e000      	b.n	8004e9c <minmea_scan+0x684>

            case '_': { // Ignore the field.
            } break;
 8004e9a:	46c0      	nop			@ (mov r8, r8)
            default: { // Unknown.
                goto parse_error;
            } break;
        }

        next_field();
 8004e9c:	e002      	b.n	8004ea4 <minmea_scan+0x68c>
 8004e9e:	687b      	ldr	r3, [r7, #4]
 8004ea0:	3301      	adds	r3, #1
 8004ea2:	607b      	str	r3, [r7, #4]
 8004ea4:	687b      	ldr	r3, [r7, #4]
 8004ea6:	781b      	ldrb	r3, [r3, #0]
 8004ea8:	0018      	movs	r0, r3
 8004eaa:	f7ff fc8f 	bl	80047cc <minmea_isfield>
 8004eae:	1e03      	subs	r3, r0, #0
 8004eb0:	d1f5      	bne.n	8004e9e <minmea_scan+0x686>
 8004eb2:	687b      	ldr	r3, [r7, #4]
 8004eb4:	781b      	ldrb	r3, [r3, #0]
 8004eb6:	2b2c      	cmp	r3, #44	@ 0x2c
 8004eb8:	d107      	bne.n	8004eca <minmea_scan+0x6b2>
 8004eba:	687b      	ldr	r3, [r7, #4]
 8004ebc:	3301      	adds	r3, #1
 8004ebe:	607b      	str	r3, [r7, #4]
 8004ec0:	687b      	ldr	r3, [r7, #4]
 8004ec2:	2290      	movs	r2, #144	@ 0x90
 8004ec4:	18ba      	adds	r2, r7, r2
 8004ec6:	6013      	str	r3, [r2, #0]
 8004ec8:	e003      	b.n	8004ed2 <minmea_scan+0x6ba>
 8004eca:	2300      	movs	r3, #0
 8004ecc:	2290      	movs	r2, #144	@ 0x90
 8004ece:	18ba      	adds	r2, r7, r2
 8004ed0:	6013      	str	r3, [r2, #0]
    while (*format) {
 8004ed2:	23a4      	movs	r3, #164	@ 0xa4
 8004ed4:	2208      	movs	r2, #8
 8004ed6:	189b      	adds	r3, r3, r2
 8004ed8:	19db      	adds	r3, r3, r7
 8004eda:	681b      	ldr	r3, [r3, #0]
 8004edc:	781b      	ldrb	r3, [r3, #0]
 8004ede:	2b00      	cmp	r3, #0
 8004ee0:	d000      	beq.n	8004ee4 <minmea_scan+0x6cc>
 8004ee2:	e4b0      	b.n	8004846 <minmea_scan+0x2e>
    }

    result = true;
 8004ee4:	2397      	movs	r3, #151	@ 0x97
 8004ee6:	18fb      	adds	r3, r7, r3
 8004ee8:	2201      	movs	r2, #1
 8004eea:	701a      	strb	r2, [r3, #0]
 8004eec:	e016      	b.n	8004f1c <minmea_scan+0x704>
            goto parse_error;
 8004eee:	46c0      	nop			@ (mov r8, r8)
 8004ef0:	e014      	b.n	8004f1c <minmea_scan+0x704>
                goto parse_error;
 8004ef2:	46c0      	nop			@ (mov r8, r8)
 8004ef4:	e012      	b.n	8004f1c <minmea_scan+0x704>
                            goto parse_error;
 8004ef6:	46c0      	nop			@ (mov r8, r8)
 8004ef8:	e010      	b.n	8004f1c <minmea_scan+0x704>
                                    goto parse_error;
 8004efa:	46c0      	nop			@ (mov r8, r8)
 8004efc:	e00e      	b.n	8004f1c <minmea_scan+0x704>
                            goto parse_error;
 8004efe:	46c0      	nop			@ (mov r8, r8)
 8004f00:	e00c      	b.n	8004f1c <minmea_scan+0x704>
                    goto parse_error;
 8004f02:	46c0      	nop			@ (mov r8, r8)
 8004f04:	e00a      	b.n	8004f1c <minmea_scan+0x704>
                        goto parse_error;
 8004f06:	46c0      	nop			@ (mov r8, r8)
 8004f08:	e008      	b.n	8004f1c <minmea_scan+0x704>
                    goto parse_error;
 8004f0a:	46c0      	nop			@ (mov r8, r8)
 8004f0c:	e006      	b.n	8004f1c <minmea_scan+0x704>
                    goto parse_error;
 8004f0e:	46c0      	nop			@ (mov r8, r8)
 8004f10:	e004      	b.n	8004f1c <minmea_scan+0x704>
                        goto parse_error;
 8004f12:	46c0      	nop			@ (mov r8, r8)
 8004f14:	e002      	b.n	8004f1c <minmea_scan+0x704>
                            goto parse_error;
 8004f16:	46c0      	nop			@ (mov r8, r8)
 8004f18:	e000      	b.n	8004f1c <minmea_scan+0x704>
                            goto parse_error;
 8004f1a:	46c0      	nop			@ (mov r8, r8)

parse_error:
    va_end(ap);
    return result;
 8004f1c:	2397      	movs	r3, #151	@ 0x97
 8004f1e:	18fb      	adds	r3, r7, r3
 8004f20:	781b      	ldrb	r3, [r3, #0]
}
 8004f22:	0018      	movs	r0, r3
 8004f24:	46bd      	mov	sp, r7
 8004f26:	b027      	add	sp, #156	@ 0x9c
 8004f28:	bcb0      	pop	{r4, r5, r7}
 8004f2a:	bc08      	pop	{r3}
 8004f2c:	b003      	add	sp, #12
 8004f2e:	4718      	bx	r3
 8004f30:	0800b87c 	.word	0x0800b87c
 8004f34:	000f4240 	.word	0x000f4240

08004f38 <minmea_parse_gga>:

    return true;
}

bool minmea_parse_gga(struct minmea_sentence_gga *frame, const char *sentence)
{
 8004f38:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004f3a:	46de      	mov	lr, fp
 8004f3c:	4657      	mov	r7, sl
 8004f3e:	464e      	mov	r6, r9
 8004f40:	4645      	mov	r5, r8
 8004f42:	b5e0      	push	{r5, r6, r7, lr}
 8004f44:	b097      	sub	sp, #92	@ 0x5c
 8004f46:	af0c      	add	r7, sp, #48	@ 0x30
 8004f48:	6178      	str	r0, [r7, #20]
 8004f4a:	6139      	str	r1, [r7, #16]
    // $GPGGA,123519,4807.038,N,01131.000,E,1,08,0.9,545.4,M,46.9,M,,*47
    char type[6];
    int latitude_direction;
    int longitude_direction;

    if (!minmea_scan(sentence, "tTfdfdiiffcfci_",
 8004f4c:	697b      	ldr	r3, [r7, #20]
 8004f4e:	60fb      	str	r3, [r7, #12]
 8004f50:	697b      	ldr	r3, [r7, #20]
 8004f52:	001a      	movs	r2, r3
 8004f54:	3210      	adds	r2, #16
 8004f56:	697b      	ldr	r3, [r7, #20]
 8004f58:	0019      	movs	r1, r3
 8004f5a:	3118      	adds	r1, #24
 8004f5c:	697b      	ldr	r3, [r7, #20]
 8004f5e:	001c      	movs	r4, r3
 8004f60:	3420      	adds	r4, #32
 8004f62:	697b      	ldr	r3, [r7, #20]
 8004f64:	001d      	movs	r5, r3
 8004f66:	3524      	adds	r5, #36	@ 0x24
 8004f68:	697b      	ldr	r3, [r7, #20]
 8004f6a:	001e      	movs	r6, r3
 8004f6c:	3628      	adds	r6, #40	@ 0x28
 8004f6e:	697b      	ldr	r3, [r7, #20]
 8004f70:	2030      	movs	r0, #48	@ 0x30
 8004f72:	4684      	mov	ip, r0
 8004f74:	449c      	add	ip, r3
 8004f76:	4663      	mov	r3, ip
 8004f78:	607b      	str	r3, [r7, #4]
 8004f7a:	697b      	ldr	r3, [r7, #20]
 8004f7c:	2038      	movs	r0, #56	@ 0x38
 8004f7e:	4680      	mov	r8, r0
 8004f80:	4498      	add	r8, r3
 8004f82:	4643      	mov	r3, r8
 8004f84:	603b      	str	r3, [r7, #0]
 8004f86:	697b      	ldr	r3, [r7, #20]
 8004f88:	203c      	movs	r0, #60	@ 0x3c
 8004f8a:	4681      	mov	r9, r0
 8004f8c:	4499      	add	r9, r3
 8004f8e:	697b      	ldr	r3, [r7, #20]
 8004f90:	2044      	movs	r0, #68	@ 0x44
 8004f92:	4682      	mov	sl, r0
 8004f94:	449a      	add	sl, r3
 8004f96:	697b      	ldr	r3, [r7, #20]
 8004f98:	3348      	adds	r3, #72	@ 0x48
 8004f9a:	2010      	movs	r0, #16
 8004f9c:	4683      	mov	fp, r0
 8004f9e:	2008      	movs	r0, #8
 8004fa0:	4684      	mov	ip, r0
 8004fa2:	2008      	movs	r0, #8
 8004fa4:	4680      	mov	r8, r0
 8004fa6:	44b8      	add	r8, r7
 8004fa8:	44c4      	add	ip, r8
 8004faa:	44e3      	add	fp, ip
 8004fac:	4658      	mov	r0, fp
 8004fae:	60b8      	str	r0, [r7, #8]
 8004fb0:	482a      	ldr	r0, [pc, #168]	@ (800505c <minmea_parse_gga+0x124>)
 8004fb2:	4683      	mov	fp, r0
 8004fb4:	6938      	ldr	r0, [r7, #16]
 8004fb6:	930b      	str	r3, [sp, #44]	@ 0x2c
 8004fb8:	4653      	mov	r3, sl
 8004fba:	930a      	str	r3, [sp, #40]	@ 0x28
 8004fbc:	464b      	mov	r3, r9
 8004fbe:	9309      	str	r3, [sp, #36]	@ 0x24
 8004fc0:	683b      	ldr	r3, [r7, #0]
 8004fc2:	9308      	str	r3, [sp, #32]
 8004fc4:	687b      	ldr	r3, [r7, #4]
 8004fc6:	9307      	str	r3, [sp, #28]
 8004fc8:	9606      	str	r6, [sp, #24]
 8004fca:	9505      	str	r5, [sp, #20]
 8004fcc:	9404      	str	r4, [sp, #16]
 8004fce:	2408      	movs	r4, #8
 8004fd0:	2508      	movs	r5, #8
 8004fd2:	1963      	adds	r3, r4, r5
 8004fd4:	2408      	movs	r4, #8
 8004fd6:	46a4      	mov	ip, r4
 8004fd8:	44bc      	add	ip, r7
 8004fda:	4463      	add	r3, ip
 8004fdc:	9303      	str	r3, [sp, #12]
 8004fde:	9102      	str	r1, [sp, #8]
 8004fe0:	210c      	movs	r1, #12
 8004fe2:	194b      	adds	r3, r1, r5
 8004fe4:	2108      	movs	r1, #8
 8004fe6:	468c      	mov	ip, r1
 8004fe8:	44bc      	add	ip, r7
 8004fea:	4463      	add	r3, ip
 8004fec:	9301      	str	r3, [sp, #4]
 8004fee:	9200      	str	r2, [sp, #0]
 8004ff0:	68fb      	ldr	r3, [r7, #12]
 8004ff2:	68ba      	ldr	r2, [r7, #8]
 8004ff4:	4659      	mov	r1, fp
 8004ff6:	f7ff fc0f 	bl	8004818 <minmea_scan>
 8004ffa:	0003      	movs	r3, r0
 8004ffc:	001a      	movs	r2, r3
 8004ffe:	2301      	movs	r3, #1
 8005000:	4053      	eors	r3, r2
 8005002:	b2db      	uxtb	r3, r3
 8005004:	2b00      	cmp	r3, #0
 8005006:	d001      	beq.n	800500c <minmea_parse_gga+0xd4>
            &frame->satellites_tracked,
            &frame->hdop,
            &frame->altitude, &frame->altitude_units,
            &frame->height, &frame->height_units,
            &frame->dgps_age))
        return false;
 8005008:	2300      	movs	r3, #0
 800500a:	e01d      	b.n	8005048 <minmea_parse_gga+0x110>
    if (strcmp(type+2, "GGA"))
 800500c:	2310      	movs	r3, #16
 800500e:	2208      	movs	r2, #8
 8005010:	189b      	adds	r3, r3, r2
 8005012:	2208      	movs	r2, #8
 8005014:	4694      	mov	ip, r2
 8005016:	44bc      	add	ip, r7
 8005018:	4463      	add	r3, ip
 800501a:	3302      	adds	r3, #2
 800501c:	4a10      	ldr	r2, [pc, #64]	@ (8005060 <minmea_parse_gga+0x128>)
 800501e:	0011      	movs	r1, r2
 8005020:	0018      	movs	r0, r3
 8005022:	f7fb f86f 	bl	8000104 <strcmp>
 8005026:	1e03      	subs	r3, r0, #0
 8005028:	d001      	beq.n	800502e <minmea_parse_gga+0xf6>
        return false;
 800502a:	2300      	movs	r3, #0
 800502c:	e00c      	b.n	8005048 <minmea_parse_gga+0x110>

    frame->latitude.value *= latitude_direction;
 800502e:	697b      	ldr	r3, [r7, #20]
 8005030:	691b      	ldr	r3, [r3, #16]
 8005032:	69fa      	ldr	r2, [r7, #28]
 8005034:	435a      	muls	r2, r3
 8005036:	697b      	ldr	r3, [r7, #20]
 8005038:	611a      	str	r2, [r3, #16]
    frame->longitude.value *= longitude_direction;
 800503a:	697b      	ldr	r3, [r7, #20]
 800503c:	699b      	ldr	r3, [r3, #24]
 800503e:	69ba      	ldr	r2, [r7, #24]
 8005040:	435a      	muls	r2, r3
 8005042:	697b      	ldr	r3, [r7, #20]
 8005044:	619a      	str	r2, [r3, #24]

    return true;
 8005046:	2301      	movs	r3, #1
}
 8005048:	0018      	movs	r0, r3
 800504a:	46bd      	mov	sp, r7
 800504c:	b00b      	add	sp, #44	@ 0x2c
 800504e:	bcf0      	pop	{r4, r5, r6, r7}
 8005050:	46bb      	mov	fp, r7
 8005052:	46b2      	mov	sl, r6
 8005054:	46a9      	mov	r9, r5
 8005056:	46a0      	mov	r8, r4
 8005058:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800505a:	46c0      	nop			@ (mov r8, r8)
 800505c:	0800b068 	.word	0x0800b068
 8005060:	0800b048 	.word	0x0800b048

08005064 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8005064:	b580      	push	{r7, lr}
 8005066:	b082      	sub	sp, #8
 8005068:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800506a:	4b11      	ldr	r3, [pc, #68]	@ (80050b0 <HAL_MspInit+0x4c>)
 800506c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800506e:	4b10      	ldr	r3, [pc, #64]	@ (80050b0 <HAL_MspInit+0x4c>)
 8005070:	2101      	movs	r1, #1
 8005072:	430a      	orrs	r2, r1
 8005074:	641a      	str	r2, [r3, #64]	@ 0x40
 8005076:	4b0e      	ldr	r3, [pc, #56]	@ (80050b0 <HAL_MspInit+0x4c>)
 8005078:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800507a:	2201      	movs	r2, #1
 800507c:	4013      	ands	r3, r2
 800507e:	607b      	str	r3, [r7, #4]
 8005080:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8005082:	4b0b      	ldr	r3, [pc, #44]	@ (80050b0 <HAL_MspInit+0x4c>)
 8005084:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8005086:	4b0a      	ldr	r3, [pc, #40]	@ (80050b0 <HAL_MspInit+0x4c>)
 8005088:	2180      	movs	r1, #128	@ 0x80
 800508a:	0549      	lsls	r1, r1, #21
 800508c:	430a      	orrs	r2, r1
 800508e:	63da      	str	r2, [r3, #60]	@ 0x3c
 8005090:	4b07      	ldr	r3, [pc, #28]	@ (80050b0 <HAL_MspInit+0x4c>)
 8005092:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8005094:	2380      	movs	r3, #128	@ 0x80
 8005096:	055b      	lsls	r3, r3, #21
 8005098:	4013      	ands	r3, r2
 800509a:	603b      	str	r3, [r7, #0]
 800509c:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_SYSCFG_StrobeDBattpinsConfig(SYSCFG_CFGR1_UCPD1_STROBE | SYSCFG_CFGR1_UCPD2_STROBE);
 800509e:	23c0      	movs	r3, #192	@ 0xc0
 80050a0:	00db      	lsls	r3, r3, #3
 80050a2:	0018      	movs	r0, r3
 80050a4:	f000 fb16 	bl	80056d4 <HAL_SYSCFG_StrobeDBattpinsConfig>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80050a8:	46c0      	nop			@ (mov r8, r8)
 80050aa:	46bd      	mov	sp, r7
 80050ac:	b002      	add	sp, #8
 80050ae:	bd80      	pop	{r7, pc}
 80050b0:	40021000 	.word	0x40021000

080050b4 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80050b4:	b590      	push	{r4, r7, lr}
 80050b6:	b09d      	sub	sp, #116	@ 0x74
 80050b8:	af00      	add	r7, sp, #0
 80050ba:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80050bc:	235c      	movs	r3, #92	@ 0x5c
 80050be:	18fb      	adds	r3, r7, r3
 80050c0:	0018      	movs	r0, r3
 80050c2:	2314      	movs	r3, #20
 80050c4:	001a      	movs	r2, r3
 80050c6:	2100      	movs	r1, #0
 80050c8:	f005 f976 	bl	800a3b8 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80050cc:	2410      	movs	r4, #16
 80050ce:	193b      	adds	r3, r7, r4
 80050d0:	0018      	movs	r0, r3
 80050d2:	234c      	movs	r3, #76	@ 0x4c
 80050d4:	001a      	movs	r2, r3
 80050d6:	2100      	movs	r1, #0
 80050d8:	f005 f96e 	bl	800a3b8 <memset>
  if(hi2c->Instance==I2C1)
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	681b      	ldr	r3, [r3, #0]
 80050e0:	4a23      	ldr	r2, [pc, #140]	@ (8005170 <HAL_I2C_MspInit+0xbc>)
 80050e2:	4293      	cmp	r3, r2
 80050e4:	d13f      	bne.n	8005166 <HAL_I2C_MspInit+0xb2>

    /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 80050e6:	193b      	adds	r3, r7, r4
 80050e8:	2220      	movs	r2, #32
 80050ea:	601a      	str	r2, [r3, #0]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 80050ec:	193b      	adds	r3, r7, r4
 80050ee:	2200      	movs	r2, #0
 80050f0:	619a      	str	r2, [r3, #24]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80050f2:	193b      	adds	r3, r7, r4
 80050f4:	0018      	movs	r0, r3
 80050f6:	f002 f8f7 	bl	80072e8 <HAL_RCCEx_PeriphCLKConfig>
 80050fa:	1e03      	subs	r3, r0, #0
 80050fc:	d001      	beq.n	8005102 <HAL_I2C_MspInit+0x4e>
    {
      Error_Handler();
 80050fe:	f7ff fb5f 	bl	80047c0 <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005102:	4b1c      	ldr	r3, [pc, #112]	@ (8005174 <HAL_I2C_MspInit+0xc0>)
 8005104:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005106:	4b1b      	ldr	r3, [pc, #108]	@ (8005174 <HAL_I2C_MspInit+0xc0>)
 8005108:	2101      	movs	r1, #1
 800510a:	430a      	orrs	r2, r1
 800510c:	635a      	str	r2, [r3, #52]	@ 0x34
 800510e:	4b19      	ldr	r3, [pc, #100]	@ (8005174 <HAL_I2C_MspInit+0xc0>)
 8005110:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005112:	2201      	movs	r2, #1
 8005114:	4013      	ands	r3, r2
 8005116:	60fb      	str	r3, [r7, #12]
 8005118:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PA9     ------> I2C1_SCL
    PA10     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 800511a:	215c      	movs	r1, #92	@ 0x5c
 800511c:	187b      	adds	r3, r7, r1
 800511e:	22c0      	movs	r2, #192	@ 0xc0
 8005120:	00d2      	lsls	r2, r2, #3
 8005122:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8005124:	187b      	adds	r3, r7, r1
 8005126:	2212      	movs	r2, #18
 8005128:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800512a:	187b      	adds	r3, r7, r1
 800512c:	2200      	movs	r2, #0
 800512e:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005130:	187b      	adds	r3, r7, r1
 8005132:	2200      	movs	r2, #0
 8005134:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF6_I2C1;
 8005136:	187b      	adds	r3, r7, r1
 8005138:	2206      	movs	r2, #6
 800513a:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800513c:	187a      	adds	r2, r7, r1
 800513e:	23a0      	movs	r3, #160	@ 0xa0
 8005140:	05db      	lsls	r3, r3, #23
 8005142:	0011      	movs	r1, r2
 8005144:	0018      	movs	r0, r3
 8005146:	f000 fb8f 	bl	8005868 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800514a:	4b0a      	ldr	r3, [pc, #40]	@ (8005174 <HAL_I2C_MspInit+0xc0>)
 800514c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800514e:	4b09      	ldr	r3, [pc, #36]	@ (8005174 <HAL_I2C_MspInit+0xc0>)
 8005150:	2180      	movs	r1, #128	@ 0x80
 8005152:	0389      	lsls	r1, r1, #14
 8005154:	430a      	orrs	r2, r1
 8005156:	63da      	str	r2, [r3, #60]	@ 0x3c
 8005158:	4b06      	ldr	r3, [pc, #24]	@ (8005174 <HAL_I2C_MspInit+0xc0>)
 800515a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800515c:	2380      	movs	r3, #128	@ 0x80
 800515e:	039b      	lsls	r3, r3, #14
 8005160:	4013      	ands	r3, r2
 8005162:	60bb      	str	r3, [r7, #8]
 8005164:	68bb      	ldr	r3, [r7, #8]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 8005166:	46c0      	nop			@ (mov r8, r8)
 8005168:	46bd      	mov	sp, r7
 800516a:	b01d      	add	sp, #116	@ 0x74
 800516c:	bd90      	pop	{r4, r7, pc}
 800516e:	46c0      	nop			@ (mov r8, r8)
 8005170:	40005400 	.word	0x40005400
 8005174:	40021000 	.word	0x40021000

08005178 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8005178:	b590      	push	{r4, r7, lr}
 800517a:	b08b      	sub	sp, #44	@ 0x2c
 800517c:	af00      	add	r7, sp, #0
 800517e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005180:	2414      	movs	r4, #20
 8005182:	193b      	adds	r3, r7, r4
 8005184:	0018      	movs	r0, r3
 8005186:	2314      	movs	r3, #20
 8005188:	001a      	movs	r2, r3
 800518a:	2100      	movs	r1, #0
 800518c:	f005 f914 	bl	800a3b8 <memset>
  if(hspi->Instance==SPI1)
 8005190:	687b      	ldr	r3, [r7, #4]
 8005192:	681b      	ldr	r3, [r3, #0]
 8005194:	4a2c      	ldr	r2, [pc, #176]	@ (8005248 <HAL_SPI_MspInit+0xd0>)
 8005196:	4293      	cmp	r3, r2
 8005198:	d151      	bne.n	800523e <HAL_SPI_MspInit+0xc6>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800519a:	4b2c      	ldr	r3, [pc, #176]	@ (800524c <HAL_SPI_MspInit+0xd4>)
 800519c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800519e:	4b2b      	ldr	r3, [pc, #172]	@ (800524c <HAL_SPI_MspInit+0xd4>)
 80051a0:	2180      	movs	r1, #128	@ 0x80
 80051a2:	0149      	lsls	r1, r1, #5
 80051a4:	430a      	orrs	r2, r1
 80051a6:	641a      	str	r2, [r3, #64]	@ 0x40
 80051a8:	4b28      	ldr	r3, [pc, #160]	@ (800524c <HAL_SPI_MspInit+0xd4>)
 80051aa:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80051ac:	2380      	movs	r3, #128	@ 0x80
 80051ae:	015b      	lsls	r3, r3, #5
 80051b0:	4013      	ands	r3, r2
 80051b2:	613b      	str	r3, [r7, #16]
 80051b4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80051b6:	4b25      	ldr	r3, [pc, #148]	@ (800524c <HAL_SPI_MspInit+0xd4>)
 80051b8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80051ba:	4b24      	ldr	r3, [pc, #144]	@ (800524c <HAL_SPI_MspInit+0xd4>)
 80051bc:	2101      	movs	r1, #1
 80051be:	430a      	orrs	r2, r1
 80051c0:	635a      	str	r2, [r3, #52]	@ 0x34
 80051c2:	4b22      	ldr	r3, [pc, #136]	@ (800524c <HAL_SPI_MspInit+0xd4>)
 80051c4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80051c6:	2201      	movs	r2, #1
 80051c8:	4013      	ands	r3, r2
 80051ca:	60fb      	str	r3, [r7, #12]
 80051cc:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80051ce:	4b1f      	ldr	r3, [pc, #124]	@ (800524c <HAL_SPI_MspInit+0xd4>)
 80051d0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80051d2:	4b1e      	ldr	r3, [pc, #120]	@ (800524c <HAL_SPI_MspInit+0xd4>)
 80051d4:	2108      	movs	r1, #8
 80051d6:	430a      	orrs	r2, r1
 80051d8:	635a      	str	r2, [r3, #52]	@ 0x34
 80051da:	4b1c      	ldr	r3, [pc, #112]	@ (800524c <HAL_SPI_MspInit+0xd4>)
 80051dc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80051de:	2208      	movs	r2, #8
 80051e0:	4013      	ands	r3, r2
 80051e2:	60bb      	str	r3, [r7, #8]
 80051e4:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA1     ------> SPI1_SCK
    PD5     ------> SPI1_MISO
    PD6     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 80051e6:	193b      	adds	r3, r7, r4
 80051e8:	2202      	movs	r2, #2
 80051ea:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80051ec:	193b      	adds	r3, r7, r4
 80051ee:	2202      	movs	r2, #2
 80051f0:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80051f2:	193b      	adds	r3, r7, r4
 80051f4:	2200      	movs	r2, #0
 80051f6:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80051f8:	193b      	adds	r3, r7, r4
 80051fa:	2200      	movs	r2, #0
 80051fc:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI1;
 80051fe:	193b      	adds	r3, r7, r4
 8005200:	2200      	movs	r2, #0
 8005202:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005204:	193a      	adds	r2, r7, r4
 8005206:	23a0      	movs	r3, #160	@ 0xa0
 8005208:	05db      	lsls	r3, r3, #23
 800520a:	0011      	movs	r1, r2
 800520c:	0018      	movs	r0, r3
 800520e:	f000 fb2b 	bl	8005868 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 8005212:	0021      	movs	r1, r4
 8005214:	187b      	adds	r3, r7, r1
 8005216:	2260      	movs	r2, #96	@ 0x60
 8005218:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800521a:	187b      	adds	r3, r7, r1
 800521c:	2202      	movs	r2, #2
 800521e:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005220:	187b      	adds	r3, r7, r1
 8005222:	2200      	movs	r2, #0
 8005224:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005226:	187b      	adds	r3, r7, r1
 8005228:	2200      	movs	r2, #0
 800522a:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_SPI1;
 800522c:	187b      	adds	r3, r7, r1
 800522e:	2201      	movs	r2, #1
 8005230:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8005232:	187b      	adds	r3, r7, r1
 8005234:	4a06      	ldr	r2, [pc, #24]	@ (8005250 <HAL_SPI_MspInit+0xd8>)
 8005236:	0019      	movs	r1, r3
 8005238:	0010      	movs	r0, r2
 800523a:	f000 fb15 	bl	8005868 <HAL_GPIO_Init>

    /* USER CODE END SPI1_MspInit 1 */

  }

}
 800523e:	46c0      	nop			@ (mov r8, r8)
 8005240:	46bd      	mov	sp, r7
 8005242:	b00b      	add	sp, #44	@ 0x2c
 8005244:	bd90      	pop	{r4, r7, pc}
 8005246:	46c0      	nop			@ (mov r8, r8)
 8005248:	40013000 	.word	0x40013000
 800524c:	40021000 	.word	0x40021000
 8005250:	50000c00 	.word	0x50000c00

08005254 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8005254:	b580      	push	{r7, lr}
 8005256:	b084      	sub	sp, #16
 8005258:	af00      	add	r7, sp, #0
 800525a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM17)
 800525c:	687b      	ldr	r3, [r7, #4]
 800525e:	681b      	ldr	r3, [r3, #0]
 8005260:	4a0a      	ldr	r2, [pc, #40]	@ (800528c <HAL_TIM_Base_MspInit+0x38>)
 8005262:	4293      	cmp	r3, r2
 8005264:	d10d      	bne.n	8005282 <HAL_TIM_Base_MspInit+0x2e>
  {
    /* USER CODE BEGIN TIM17_MspInit 0 */

    /* USER CODE END TIM17_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM17_CLK_ENABLE();
 8005266:	4b0a      	ldr	r3, [pc, #40]	@ (8005290 <HAL_TIM_Base_MspInit+0x3c>)
 8005268:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800526a:	4b09      	ldr	r3, [pc, #36]	@ (8005290 <HAL_TIM_Base_MspInit+0x3c>)
 800526c:	2180      	movs	r1, #128	@ 0x80
 800526e:	02c9      	lsls	r1, r1, #11
 8005270:	430a      	orrs	r2, r1
 8005272:	641a      	str	r2, [r3, #64]	@ 0x40
 8005274:	4b06      	ldr	r3, [pc, #24]	@ (8005290 <HAL_TIM_Base_MspInit+0x3c>)
 8005276:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8005278:	2380      	movs	r3, #128	@ 0x80
 800527a:	02db      	lsls	r3, r3, #11
 800527c:	4013      	ands	r3, r2
 800527e:	60fb      	str	r3, [r7, #12]
 8005280:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END TIM17_MspInit 1 */

  }

}
 8005282:	46c0      	nop			@ (mov r8, r8)
 8005284:	46bd      	mov	sp, r7
 8005286:	b004      	add	sp, #16
 8005288:	bd80      	pop	{r7, pc}
 800528a:	46c0      	nop			@ (mov r8, r8)
 800528c:	40014800 	.word	0x40014800
 8005290:	40021000 	.word	0x40021000

08005294 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8005294:	b590      	push	{r4, r7, lr}
 8005296:	b089      	sub	sp, #36	@ 0x24
 8005298:	af00      	add	r7, sp, #0
 800529a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800529c:	240c      	movs	r4, #12
 800529e:	193b      	adds	r3, r7, r4
 80052a0:	0018      	movs	r0, r3
 80052a2:	2314      	movs	r3, #20
 80052a4:	001a      	movs	r2, r3
 80052a6:	2100      	movs	r1, #0
 80052a8:	f005 f886 	bl	800a3b8 <memset>
  if(htim->Instance==TIM17)
 80052ac:	687b      	ldr	r3, [r7, #4]
 80052ae:	681b      	ldr	r3, [r3, #0]
 80052b0:	4a14      	ldr	r2, [pc, #80]	@ (8005304 <HAL_TIM_MspPostInit+0x70>)
 80052b2:	4293      	cmp	r3, r2
 80052b4:	d122      	bne.n	80052fc <HAL_TIM_MspPostInit+0x68>
  {
    /* USER CODE BEGIN TIM17_MspPostInit 0 */

    /* USER CODE END TIM17_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80052b6:	4b14      	ldr	r3, [pc, #80]	@ (8005308 <HAL_TIM_MspPostInit+0x74>)
 80052b8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80052ba:	4b13      	ldr	r3, [pc, #76]	@ (8005308 <HAL_TIM_MspPostInit+0x74>)
 80052bc:	2101      	movs	r1, #1
 80052be:	430a      	orrs	r2, r1
 80052c0:	635a      	str	r2, [r3, #52]	@ 0x34
 80052c2:	4b11      	ldr	r3, [pc, #68]	@ (8005308 <HAL_TIM_MspPostInit+0x74>)
 80052c4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80052c6:	2201      	movs	r2, #1
 80052c8:	4013      	ands	r3, r2
 80052ca:	60bb      	str	r3, [r7, #8]
 80052cc:	68bb      	ldr	r3, [r7, #8]
    /**TIM17 GPIO Configuration
    PA7     ------> TIM17_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 80052ce:	0021      	movs	r1, r4
 80052d0:	187b      	adds	r3, r7, r1
 80052d2:	2280      	movs	r2, #128	@ 0x80
 80052d4:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80052d6:	187b      	adds	r3, r7, r1
 80052d8:	2202      	movs	r2, #2
 80052da:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80052dc:	187b      	adds	r3, r7, r1
 80052de:	2200      	movs	r2, #0
 80052e0:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80052e2:	187b      	adds	r3, r7, r1
 80052e4:	2200      	movs	r2, #0
 80052e6:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF5_TIM17;
 80052e8:	187b      	adds	r3, r7, r1
 80052ea:	2205      	movs	r2, #5
 80052ec:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80052ee:	187a      	adds	r2, r7, r1
 80052f0:	23a0      	movs	r3, #160	@ 0xa0
 80052f2:	05db      	lsls	r3, r3, #23
 80052f4:	0011      	movs	r1, r2
 80052f6:	0018      	movs	r0, r3
 80052f8:	f000 fab6 	bl	8005868 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM17_MspPostInit 1 */

    /* USER CODE END TIM17_MspPostInit 1 */
  }

}
 80052fc:	46c0      	nop			@ (mov r8, r8)
 80052fe:	46bd      	mov	sp, r7
 8005300:	b009      	add	sp, #36	@ 0x24
 8005302:	bd90      	pop	{r4, r7, pc}
 8005304:	40014800 	.word	0x40014800
 8005308:	40021000 	.word	0x40021000

0800530c <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800530c:	b590      	push	{r4, r7, lr}
 800530e:	b09f      	sub	sp, #124	@ 0x7c
 8005310:	af00      	add	r7, sp, #0
 8005312:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005314:	2364      	movs	r3, #100	@ 0x64
 8005316:	18fb      	adds	r3, r7, r3
 8005318:	0018      	movs	r0, r3
 800531a:	2314      	movs	r3, #20
 800531c:	001a      	movs	r2, r3
 800531e:	2100      	movs	r1, #0
 8005320:	f005 f84a 	bl	800a3b8 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8005324:	2418      	movs	r4, #24
 8005326:	193b      	adds	r3, r7, r4
 8005328:	0018      	movs	r0, r3
 800532a:	234c      	movs	r3, #76	@ 0x4c
 800532c:	001a      	movs	r2, r3
 800532e:	2100      	movs	r1, #0
 8005330:	f005 f842 	bl	800a3b8 <memset>
  if(huart->Instance==USART1)
 8005334:	687b      	ldr	r3, [r7, #4]
 8005336:	681b      	ldr	r3, [r3, #0]
 8005338:	4a45      	ldr	r2, [pc, #276]	@ (8005450 <HAL_UART_MspInit+0x144>)
 800533a:	4293      	cmp	r3, r2
 800533c:	d13e      	bne.n	80053bc <HAL_UART_MspInit+0xb0>

    /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 800533e:	193b      	adds	r3, r7, r4
 8005340:	2201      	movs	r2, #1
 8005342:	601a      	str	r2, [r3, #0]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK1;
 8005344:	193b      	adds	r3, r7, r4
 8005346:	2200      	movs	r2, #0
 8005348:	605a      	str	r2, [r3, #4]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800534a:	193b      	adds	r3, r7, r4
 800534c:	0018      	movs	r0, r3
 800534e:	f001 ffcb 	bl	80072e8 <HAL_RCCEx_PeriphCLKConfig>
 8005352:	1e03      	subs	r3, r0, #0
 8005354:	d001      	beq.n	800535a <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8005356:	f7ff fa33 	bl	80047c0 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800535a:	4b3e      	ldr	r3, [pc, #248]	@ (8005454 <HAL_UART_MspInit+0x148>)
 800535c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800535e:	4b3d      	ldr	r3, [pc, #244]	@ (8005454 <HAL_UART_MspInit+0x148>)
 8005360:	2180      	movs	r1, #128	@ 0x80
 8005362:	01c9      	lsls	r1, r1, #7
 8005364:	430a      	orrs	r2, r1
 8005366:	641a      	str	r2, [r3, #64]	@ 0x40
 8005368:	4b3a      	ldr	r3, [pc, #232]	@ (8005454 <HAL_UART_MspInit+0x148>)
 800536a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800536c:	2380      	movs	r3, #128	@ 0x80
 800536e:	01db      	lsls	r3, r3, #7
 8005370:	4013      	ands	r3, r2
 8005372:	617b      	str	r3, [r7, #20]
 8005374:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8005376:	4b37      	ldr	r3, [pc, #220]	@ (8005454 <HAL_UART_MspInit+0x148>)
 8005378:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800537a:	4b36      	ldr	r3, [pc, #216]	@ (8005454 <HAL_UART_MspInit+0x148>)
 800537c:	2104      	movs	r1, #4
 800537e:	430a      	orrs	r2, r1
 8005380:	635a      	str	r2, [r3, #52]	@ 0x34
 8005382:	4b34      	ldr	r3, [pc, #208]	@ (8005454 <HAL_UART_MspInit+0x148>)
 8005384:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005386:	2204      	movs	r2, #4
 8005388:	4013      	ands	r3, r2
 800538a:	613b      	str	r3, [r7, #16]
 800538c:	693b      	ldr	r3, [r7, #16]
    /**USART1 GPIO Configuration
    PC4     ------> USART1_TX
    PC5     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 800538e:	2164      	movs	r1, #100	@ 0x64
 8005390:	187b      	adds	r3, r7, r1
 8005392:	2230      	movs	r2, #48	@ 0x30
 8005394:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005396:	187b      	adds	r3, r7, r1
 8005398:	2202      	movs	r2, #2
 800539a:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800539c:	187b      	adds	r3, r7, r1
 800539e:	2200      	movs	r2, #0
 80053a0:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80053a2:	187b      	adds	r3, r7, r1
 80053a4:	2200      	movs	r2, #0
 80053a6:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART1;
 80053a8:	187b      	adds	r3, r7, r1
 80053aa:	2201      	movs	r2, #1
 80053ac:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80053ae:	187b      	adds	r3, r7, r1
 80053b0:	4a29      	ldr	r2, [pc, #164]	@ (8005458 <HAL_UART_MspInit+0x14c>)
 80053b2:	0019      	movs	r1, r3
 80053b4:	0010      	movs	r0, r2
 80053b6:	f000 fa57 	bl	8005868 <HAL_GPIO_Init>
    /* USER CODE BEGIN USART2_MspInit 1 */

    /* USER CODE END USART2_MspInit 1 */
  }

}
 80053ba:	e044      	b.n	8005446 <HAL_UART_MspInit+0x13a>
  else if(huart->Instance==USART2)
 80053bc:	687b      	ldr	r3, [r7, #4]
 80053be:	681b      	ldr	r3, [r3, #0]
 80053c0:	4a26      	ldr	r2, [pc, #152]	@ (800545c <HAL_UART_MspInit+0x150>)
 80053c2:	4293      	cmp	r3, r2
 80053c4:	d13f      	bne.n	8005446 <HAL_UART_MspInit+0x13a>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 80053c6:	2118      	movs	r1, #24
 80053c8:	187b      	adds	r3, r7, r1
 80053ca:	2202      	movs	r2, #2
 80053cc:	601a      	str	r2, [r3, #0]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 80053ce:	187b      	adds	r3, r7, r1
 80053d0:	2200      	movs	r2, #0
 80053d2:	609a      	str	r2, [r3, #8]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80053d4:	187b      	adds	r3, r7, r1
 80053d6:	0018      	movs	r0, r3
 80053d8:	f001 ff86 	bl	80072e8 <HAL_RCCEx_PeriphCLKConfig>
 80053dc:	1e03      	subs	r3, r0, #0
 80053de:	d001      	beq.n	80053e4 <HAL_UART_MspInit+0xd8>
      Error_Handler();
 80053e0:	f7ff f9ee 	bl	80047c0 <Error_Handler>
    __HAL_RCC_USART2_CLK_ENABLE();
 80053e4:	4b1b      	ldr	r3, [pc, #108]	@ (8005454 <HAL_UART_MspInit+0x148>)
 80053e6:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80053e8:	4b1a      	ldr	r3, [pc, #104]	@ (8005454 <HAL_UART_MspInit+0x148>)
 80053ea:	2180      	movs	r1, #128	@ 0x80
 80053ec:	0289      	lsls	r1, r1, #10
 80053ee:	430a      	orrs	r2, r1
 80053f0:	63da      	str	r2, [r3, #60]	@ 0x3c
 80053f2:	4b18      	ldr	r3, [pc, #96]	@ (8005454 <HAL_UART_MspInit+0x148>)
 80053f4:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80053f6:	2380      	movs	r3, #128	@ 0x80
 80053f8:	029b      	lsls	r3, r3, #10
 80053fa:	4013      	ands	r3, r2
 80053fc:	60fb      	str	r3, [r7, #12]
 80053fe:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005400:	4b14      	ldr	r3, [pc, #80]	@ (8005454 <HAL_UART_MspInit+0x148>)
 8005402:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005404:	4b13      	ldr	r3, [pc, #76]	@ (8005454 <HAL_UART_MspInit+0x148>)
 8005406:	2101      	movs	r1, #1
 8005408:	430a      	orrs	r2, r1
 800540a:	635a      	str	r2, [r3, #52]	@ 0x34
 800540c:	4b11      	ldr	r3, [pc, #68]	@ (8005454 <HAL_UART_MspInit+0x148>)
 800540e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005410:	2201      	movs	r2, #1
 8005412:	4013      	ands	r3, r2
 8005414:	60bb      	str	r3, [r7, #8]
 8005416:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8005418:	2164      	movs	r1, #100	@ 0x64
 800541a:	187b      	adds	r3, r7, r1
 800541c:	220c      	movs	r2, #12
 800541e:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005420:	187b      	adds	r3, r7, r1
 8005422:	2202      	movs	r2, #2
 8005424:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005426:	187b      	adds	r3, r7, r1
 8005428:	2200      	movs	r2, #0
 800542a:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800542c:	187b      	adds	r3, r7, r1
 800542e:	2200      	movs	r2, #0
 8005430:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
 8005432:	187b      	adds	r3, r7, r1
 8005434:	2201      	movs	r2, #1
 8005436:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005438:	187a      	adds	r2, r7, r1
 800543a:	23a0      	movs	r3, #160	@ 0xa0
 800543c:	05db      	lsls	r3, r3, #23
 800543e:	0011      	movs	r1, r2
 8005440:	0018      	movs	r0, r3
 8005442:	f000 fa11 	bl	8005868 <HAL_GPIO_Init>
}
 8005446:	46c0      	nop			@ (mov r8, r8)
 8005448:	46bd      	mov	sp, r7
 800544a:	b01f      	add	sp, #124	@ 0x7c
 800544c:	bd90      	pop	{r4, r7, pc}
 800544e:	46c0      	nop			@ (mov r8, r8)
 8005450:	40013800 	.word	0x40013800
 8005454:	40021000 	.word	0x40021000
 8005458:	50000800 	.word	0x50000800
 800545c:	40004400 	.word	0x40004400

08005460 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8005460:	b580      	push	{r7, lr}
 8005462:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8005464:	46c0      	nop			@ (mov r8, r8)
 8005466:	e7fd      	b.n	8005464 <NMI_Handler+0x4>

08005468 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8005468:	b580      	push	{r7, lr}
 800546a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */
	//drawString(0, 150, "ERROR", WHITE, BLACK, 10, 10);
  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800546c:	46c0      	nop			@ (mov r8, r8)
 800546e:	e7fd      	b.n	800546c <HardFault_Handler+0x4>

08005470 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8005470:	b580      	push	{r7, lr}
 8005472:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8005474:	46c0      	nop			@ (mov r8, r8)
 8005476:	46bd      	mov	sp, r7
 8005478:	bd80      	pop	{r7, pc}

0800547a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800547a:	b580      	push	{r7, lr}
 800547c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800547e:	46c0      	nop			@ (mov r8, r8)
 8005480:	46bd      	mov	sp, r7
 8005482:	bd80      	pop	{r7, pc}

08005484 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8005484:	b580      	push	{r7, lr}
 8005486:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8005488:	f000 f8e4 	bl	8005654 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800548c:	46c0      	nop			@ (mov r8, r8)
 800548e:	46bd      	mov	sp, r7
 8005490:	bd80      	pop	{r7, pc}
	...

08005494 <RTC_TAMP_IRQHandler>:

/**
  * @brief This function handles RTC and TAMP interrupts through EXTI lines 19 and 21.
  */
void RTC_TAMP_IRQHandler(void)
{
 8005494:	b580      	push	{r7, lr}
 8005496:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RTC_TAMP_IRQn 0 */

  /* USER CODE END RTC_TAMP_IRQn 0 */
  HAL_RTC_AlarmIRQHandler(&hrtc);
 8005498:	4b05      	ldr	r3, [pc, #20]	@ (80054b0 <RTC_TAMP_IRQHandler+0x1c>)
 800549a:	0018      	movs	r0, r3
 800549c:	f002 fb66 	bl	8007b6c <HAL_RTC_AlarmIRQHandler>
  HAL_RTCEx_WakeUpTimerIRQHandler(&hrtc);
 80054a0:	4b03      	ldr	r3, [pc, #12]	@ (80054b0 <RTC_TAMP_IRQHandler+0x1c>)
 80054a2:	0018      	movs	r0, r3
 80054a4:	f002 fbe5 	bl	8007c72 <HAL_RTCEx_WakeUpTimerIRQHandler>
  /* USER CODE BEGIN RTC_TAMP_IRQn 1 */

  /* USER CODE END RTC_TAMP_IRQn 1 */
}
 80054a8:	46c0      	nop			@ (mov r8, r8)
 80054aa:	46bd      	mov	sp, r7
 80054ac:	bd80      	pop	{r7, pc}
 80054ae:	46c0      	nop			@ (mov r8, r8)
 80054b0:	20000d70 	.word	0x20000d70

080054b4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80054b4:	b580      	push	{r7, lr}
 80054b6:	b086      	sub	sp, #24
 80054b8:	af00      	add	r7, sp, #0
 80054ba:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80054bc:	4a14      	ldr	r2, [pc, #80]	@ (8005510 <_sbrk+0x5c>)
 80054be:	4b15      	ldr	r3, [pc, #84]	@ (8005514 <_sbrk+0x60>)
 80054c0:	1ad3      	subs	r3, r2, r3
 80054c2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80054c4:	697b      	ldr	r3, [r7, #20]
 80054c6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80054c8:	4b13      	ldr	r3, [pc, #76]	@ (8005518 <_sbrk+0x64>)
 80054ca:	681b      	ldr	r3, [r3, #0]
 80054cc:	2b00      	cmp	r3, #0
 80054ce:	d102      	bne.n	80054d6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80054d0:	4b11      	ldr	r3, [pc, #68]	@ (8005518 <_sbrk+0x64>)
 80054d2:	4a12      	ldr	r2, [pc, #72]	@ (800551c <_sbrk+0x68>)
 80054d4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80054d6:	4b10      	ldr	r3, [pc, #64]	@ (8005518 <_sbrk+0x64>)
 80054d8:	681a      	ldr	r2, [r3, #0]
 80054da:	687b      	ldr	r3, [r7, #4]
 80054dc:	18d3      	adds	r3, r2, r3
 80054de:	693a      	ldr	r2, [r7, #16]
 80054e0:	429a      	cmp	r2, r3
 80054e2:	d207      	bcs.n	80054f4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80054e4:	f004 ff70 	bl	800a3c8 <__errno>
 80054e8:	0003      	movs	r3, r0
 80054ea:	220c      	movs	r2, #12
 80054ec:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80054ee:	2301      	movs	r3, #1
 80054f0:	425b      	negs	r3, r3
 80054f2:	e009      	b.n	8005508 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80054f4:	4b08      	ldr	r3, [pc, #32]	@ (8005518 <_sbrk+0x64>)
 80054f6:	681b      	ldr	r3, [r3, #0]
 80054f8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80054fa:	4b07      	ldr	r3, [pc, #28]	@ (8005518 <_sbrk+0x64>)
 80054fc:	681a      	ldr	r2, [r3, #0]
 80054fe:	687b      	ldr	r3, [r7, #4]
 8005500:	18d2      	adds	r2, r2, r3
 8005502:	4b05      	ldr	r3, [pc, #20]	@ (8005518 <_sbrk+0x64>)
 8005504:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 8005506:	68fb      	ldr	r3, [r7, #12]
}
 8005508:	0018      	movs	r0, r3
 800550a:	46bd      	mov	sp, r7
 800550c:	b006      	add	sp, #24
 800550e:	bd80      	pop	{r7, pc}
 8005510:	20024000 	.word	0x20024000
 8005514:	00000400 	.word	0x00000400
 8005518:	20000f74 	.word	0x20000f74
 800551c:	200010c8 	.word	0x200010c8

08005520 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8005520:	b580      	push	{r7, lr}
 8005522:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8005524:	46c0      	nop			@ (mov r8, r8)
 8005526:	46bd      	mov	sp, r7
 8005528:	bd80      	pop	{r7, pc}
	...

0800552c <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 800552c:	480d      	ldr	r0, [pc, #52]	@ (8005564 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800552e:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 8005530:	f7ff fff6 	bl	8005520 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8005534:	480c      	ldr	r0, [pc, #48]	@ (8005568 <LoopForever+0x6>)
  ldr r1, =_edata
 8005536:	490d      	ldr	r1, [pc, #52]	@ (800556c <LoopForever+0xa>)
  ldr r2, =_sidata
 8005538:	4a0d      	ldr	r2, [pc, #52]	@ (8005570 <LoopForever+0xe>)
  movs r3, #0
 800553a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800553c:	e002      	b.n	8005544 <LoopCopyDataInit>

0800553e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800553e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8005540:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8005542:	3304      	adds	r3, #4

08005544 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8005544:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8005546:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8005548:	d3f9      	bcc.n	800553e <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800554a:	4a0a      	ldr	r2, [pc, #40]	@ (8005574 <LoopForever+0x12>)
  ldr r4, =_ebss
 800554c:	4c0a      	ldr	r4, [pc, #40]	@ (8005578 <LoopForever+0x16>)
  movs r3, #0
 800554e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8005550:	e001      	b.n	8005556 <LoopFillZerobss>

08005552 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8005552:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8005554:	3204      	adds	r2, #4

08005556 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8005556:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8005558:	d3fb      	bcc.n	8005552 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 800555a:	f004 ff3b 	bl	800a3d4 <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 800555e:	f7fe f9e3 	bl	8003928 <main>

08005562 <LoopForever>:

LoopForever:
  b LoopForever
 8005562:	e7fe      	b.n	8005562 <LoopForever>
  ldr   r0, =_estack
 8005564:	20024000 	.word	0x20024000
  ldr r0, =_sdata
 8005568:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800556c:	20000a30 	.word	0x20000a30
  ldr r2, =_sidata
 8005570:	0800b9c0 	.word	0x0800b9c0
  ldr r2, =_sbss
 8005574:	20000a30 	.word	0x20000a30
  ldr r4, =_ebss
 8005578:	200010c4 	.word	0x200010c4

0800557c <ADC1_COMP_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800557c:	e7fe      	b.n	800557c <ADC1_COMP_IRQHandler>
	...

08005580 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8005580:	b580      	push	{r7, lr}
 8005582:	b082      	sub	sp, #8
 8005584:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8005586:	1dfb      	adds	r3, r7, #7
 8005588:	2200      	movs	r2, #0
 800558a:	701a      	strb	r2, [r3, #0]
#if (INSTRUCTION_CACHE_ENABLE == 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800558c:	4b0b      	ldr	r3, [pc, #44]	@ (80055bc <HAL_Init+0x3c>)
 800558e:	681a      	ldr	r2, [r3, #0]
 8005590:	4b0a      	ldr	r3, [pc, #40]	@ (80055bc <HAL_Init+0x3c>)
 8005592:	2180      	movs	r1, #128	@ 0x80
 8005594:	0049      	lsls	r1, r1, #1
 8005596:	430a      	orrs	r2, r1
 8005598:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800559a:	2003      	movs	r0, #3
 800559c:	f000 f810 	bl	80055c0 <HAL_InitTick>
 80055a0:	1e03      	subs	r3, r0, #0
 80055a2:	d003      	beq.n	80055ac <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 80055a4:	1dfb      	adds	r3, r7, #7
 80055a6:	2201      	movs	r2, #1
 80055a8:	701a      	strb	r2, [r3, #0]
 80055aa:	e001      	b.n	80055b0 <HAL_Init+0x30>
  }
  else
  {
  /* Init the low level hardware */
  HAL_MspInit();
 80055ac:	f7ff fd5a 	bl	8005064 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80055b0:	1dfb      	adds	r3, r7, #7
 80055b2:	781b      	ldrb	r3, [r3, #0]
}
 80055b4:	0018      	movs	r0, r3
 80055b6:	46bd      	mov	sp, r7
 80055b8:	b002      	add	sp, #8
 80055ba:	bd80      	pop	{r7, pc}
 80055bc:	40022000 	.word	0x40022000

080055c0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80055c0:	b590      	push	{r4, r7, lr}
 80055c2:	b085      	sub	sp, #20
 80055c4:	af00      	add	r7, sp, #0
 80055c6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80055c8:	230f      	movs	r3, #15
 80055ca:	18fb      	adds	r3, r7, r3
 80055cc:	2200      	movs	r2, #0
 80055ce:	701a      	strb	r2, [r3, #0]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/ 
  if ((uint32_t)uwTickFreq != 0U)
 80055d0:	4b1d      	ldr	r3, [pc, #116]	@ (8005648 <HAL_InitTick+0x88>)
 80055d2:	781b      	ldrb	r3, [r3, #0]
 80055d4:	2b00      	cmp	r3, #0
 80055d6:	d02b      	beq.n	8005630 <HAL_InitTick+0x70>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U /(uint32_t)uwTickFreq)) == 0U)
 80055d8:	4b1c      	ldr	r3, [pc, #112]	@ (800564c <HAL_InitTick+0x8c>)
 80055da:	681c      	ldr	r4, [r3, #0]
 80055dc:	4b1a      	ldr	r3, [pc, #104]	@ (8005648 <HAL_InitTick+0x88>)
 80055de:	781b      	ldrb	r3, [r3, #0]
 80055e0:	0019      	movs	r1, r3
 80055e2:	23fa      	movs	r3, #250	@ 0xfa
 80055e4:	0098      	lsls	r0, r3, #2
 80055e6:	f7fa fda1 	bl	800012c <__udivsi3>
 80055ea:	0003      	movs	r3, r0
 80055ec:	0019      	movs	r1, r3
 80055ee:	0020      	movs	r0, r4
 80055f0:	f7fa fd9c 	bl	800012c <__udivsi3>
 80055f4:	0003      	movs	r3, r0
 80055f6:	0018      	movs	r0, r3
 80055f8:	f000 f929 	bl	800584e <HAL_SYSTICK_Config>
 80055fc:	1e03      	subs	r3, r0, #0
 80055fe:	d112      	bne.n	8005626 <HAL_InitTick+0x66>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8005600:	687b      	ldr	r3, [r7, #4]
 8005602:	2b03      	cmp	r3, #3
 8005604:	d80a      	bhi.n	800561c <HAL_InitTick+0x5c>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8005606:	6879      	ldr	r1, [r7, #4]
 8005608:	2301      	movs	r3, #1
 800560a:	425b      	negs	r3, r3
 800560c:	2200      	movs	r2, #0
 800560e:	0018      	movs	r0, r3
 8005610:	f000 f908 	bl	8005824 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8005614:	4b0e      	ldr	r3, [pc, #56]	@ (8005650 <HAL_InitTick+0x90>)
 8005616:	687a      	ldr	r2, [r7, #4]
 8005618:	601a      	str	r2, [r3, #0]
 800561a:	e00d      	b.n	8005638 <HAL_InitTick+0x78>
      }
      else
      {
        status = HAL_ERROR;
 800561c:	230f      	movs	r3, #15
 800561e:	18fb      	adds	r3, r7, r3
 8005620:	2201      	movs	r2, #1
 8005622:	701a      	strb	r2, [r3, #0]
 8005624:	e008      	b.n	8005638 <HAL_InitTick+0x78>
      }
    }
    else
    {
      status = HAL_ERROR;
 8005626:	230f      	movs	r3, #15
 8005628:	18fb      	adds	r3, r7, r3
 800562a:	2201      	movs	r2, #1
 800562c:	701a      	strb	r2, [r3, #0]
 800562e:	e003      	b.n	8005638 <HAL_InitTick+0x78>
    }
  }
  else
  {
    status = HAL_ERROR;
 8005630:	230f      	movs	r3, #15
 8005632:	18fb      	adds	r3, r7, r3
 8005634:	2201      	movs	r2, #1
 8005636:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return status;
 8005638:	230f      	movs	r3, #15
 800563a:	18fb      	adds	r3, r7, r3
 800563c:	781b      	ldrb	r3, [r3, #0]
}
 800563e:	0018      	movs	r0, r3
 8005640:	46bd      	mov	sp, r7
 8005642:	b005      	add	sp, #20
 8005644:	bd90      	pop	{r4, r7, pc}
 8005646:	46c0      	nop			@ (mov r8, r8)
 8005648:	200009c8 	.word	0x200009c8
 800564c:	200009c0 	.word	0x200009c0
 8005650:	200009c4 	.word	0x200009c4

08005654 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8005654:	b580      	push	{r7, lr}
 8005656:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8005658:	4b05      	ldr	r3, [pc, #20]	@ (8005670 <HAL_IncTick+0x1c>)
 800565a:	781b      	ldrb	r3, [r3, #0]
 800565c:	001a      	movs	r2, r3
 800565e:	4b05      	ldr	r3, [pc, #20]	@ (8005674 <HAL_IncTick+0x20>)
 8005660:	681b      	ldr	r3, [r3, #0]
 8005662:	18d2      	adds	r2, r2, r3
 8005664:	4b03      	ldr	r3, [pc, #12]	@ (8005674 <HAL_IncTick+0x20>)
 8005666:	601a      	str	r2, [r3, #0]
}
 8005668:	46c0      	nop			@ (mov r8, r8)
 800566a:	46bd      	mov	sp, r7
 800566c:	bd80      	pop	{r7, pc}
 800566e:	46c0      	nop			@ (mov r8, r8)
 8005670:	200009c8 	.word	0x200009c8
 8005674:	20000f78 	.word	0x20000f78

08005678 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8005678:	b580      	push	{r7, lr}
 800567a:	af00      	add	r7, sp, #0
  return uwTick;
 800567c:	4b02      	ldr	r3, [pc, #8]	@ (8005688 <HAL_GetTick+0x10>)
 800567e:	681b      	ldr	r3, [r3, #0]
}
 8005680:	0018      	movs	r0, r3
 8005682:	46bd      	mov	sp, r7
 8005684:	bd80      	pop	{r7, pc}
 8005686:	46c0      	nop			@ (mov r8, r8)
 8005688:	20000f78 	.word	0x20000f78

0800568c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800568c:	b580      	push	{r7, lr}
 800568e:	b084      	sub	sp, #16
 8005690:	af00      	add	r7, sp, #0
 8005692:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8005694:	f7ff fff0 	bl	8005678 <HAL_GetTick>
 8005698:	0003      	movs	r3, r0
 800569a:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 800569c:	687b      	ldr	r3, [r7, #4]
 800569e:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80056a0:	68fb      	ldr	r3, [r7, #12]
 80056a2:	3301      	adds	r3, #1
 80056a4:	d005      	beq.n	80056b2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80056a6:	4b0a      	ldr	r3, [pc, #40]	@ (80056d0 <HAL_Delay+0x44>)
 80056a8:	781b      	ldrb	r3, [r3, #0]
 80056aa:	001a      	movs	r2, r3
 80056ac:	68fb      	ldr	r3, [r7, #12]
 80056ae:	189b      	adds	r3, r3, r2
 80056b0:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80056b2:	46c0      	nop			@ (mov r8, r8)
 80056b4:	f7ff ffe0 	bl	8005678 <HAL_GetTick>
 80056b8:	0002      	movs	r2, r0
 80056ba:	68bb      	ldr	r3, [r7, #8]
 80056bc:	1ad3      	subs	r3, r2, r3
 80056be:	68fa      	ldr	r2, [r7, #12]
 80056c0:	429a      	cmp	r2, r3
 80056c2:	d8f7      	bhi.n	80056b4 <HAL_Delay+0x28>
  {
  }
}
 80056c4:	46c0      	nop			@ (mov r8, r8)
 80056c6:	46c0      	nop			@ (mov r8, r8)
 80056c8:	46bd      	mov	sp, r7
 80056ca:	b004      	add	sp, #16
 80056cc:	bd80      	pop	{r7, pc}
 80056ce:	46c0      	nop			@ (mov r8, r8)
 80056d0:	200009c8 	.word	0x200009c8

080056d4 <HAL_SYSCFG_StrobeDBattpinsConfig>:
  *         @arg @ref SYSCFG_UCPD1_STROBE
  *         @arg @ref SYSCFG_UCPD2_STROBE
  * @retval None
  */
void HAL_SYSCFG_StrobeDBattpinsConfig(uint32_t ConfigDeadBattery)
{
 80056d4:	b580      	push	{r7, lr}
 80056d6:	b082      	sub	sp, #8
 80056d8:	af00      	add	r7, sp, #0
 80056da:	6078      	str	r0, [r7, #4]
  assert_param(IS_SYSCFG_DBATT_CONFIG(ConfigDeadBattery));

  /* Change strobe configuration of GPIO depending on UCPDx dead battery settings */
  MODIFY_REG(SYSCFG->CFGR1, (SYSCFG_CFGR1_UCPD1_STROBE | SYSCFG_CFGR1_UCPD2_STROBE), ConfigDeadBattery);
 80056dc:	4b06      	ldr	r3, [pc, #24]	@ (80056f8 <HAL_SYSCFG_StrobeDBattpinsConfig+0x24>)
 80056de:	681b      	ldr	r3, [r3, #0]
 80056e0:	4a06      	ldr	r2, [pc, #24]	@ (80056fc <HAL_SYSCFG_StrobeDBattpinsConfig+0x28>)
 80056e2:	4013      	ands	r3, r2
 80056e4:	0019      	movs	r1, r3
 80056e6:	4b04      	ldr	r3, [pc, #16]	@ (80056f8 <HAL_SYSCFG_StrobeDBattpinsConfig+0x24>)
 80056e8:	687a      	ldr	r2, [r7, #4]
 80056ea:	430a      	orrs	r2, r1
 80056ec:	601a      	str	r2, [r3, #0]
}
 80056ee:	46c0      	nop			@ (mov r8, r8)
 80056f0:	46bd      	mov	sp, r7
 80056f2:	b002      	add	sp, #8
 80056f4:	bd80      	pop	{r7, pc}
 80056f6:	46c0      	nop			@ (mov r8, r8)
 80056f8:	40010000 	.word	0x40010000
 80056fc:	fffff9ff 	.word	0xfffff9ff

08005700 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8005700:	b590      	push	{r4, r7, lr}
 8005702:	b083      	sub	sp, #12
 8005704:	af00      	add	r7, sp, #0
 8005706:	0002      	movs	r2, r0
 8005708:	6039      	str	r1, [r7, #0]
 800570a:	1dfb      	adds	r3, r7, #7
 800570c:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 800570e:	1dfb      	adds	r3, r7, #7
 8005710:	781b      	ldrb	r3, [r3, #0]
 8005712:	2b7f      	cmp	r3, #127	@ 0x7f
 8005714:	d828      	bhi.n	8005768 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8005716:	4a2f      	ldr	r2, [pc, #188]	@ (80057d4 <__NVIC_SetPriority+0xd4>)
 8005718:	1dfb      	adds	r3, r7, #7
 800571a:	781b      	ldrb	r3, [r3, #0]
 800571c:	b25b      	sxtb	r3, r3
 800571e:	089b      	lsrs	r3, r3, #2
 8005720:	33c0      	adds	r3, #192	@ 0xc0
 8005722:	009b      	lsls	r3, r3, #2
 8005724:	589b      	ldr	r3, [r3, r2]
 8005726:	1dfa      	adds	r2, r7, #7
 8005728:	7812      	ldrb	r2, [r2, #0]
 800572a:	0011      	movs	r1, r2
 800572c:	2203      	movs	r2, #3
 800572e:	400a      	ands	r2, r1
 8005730:	00d2      	lsls	r2, r2, #3
 8005732:	21ff      	movs	r1, #255	@ 0xff
 8005734:	4091      	lsls	r1, r2
 8005736:	000a      	movs	r2, r1
 8005738:	43d2      	mvns	r2, r2
 800573a:	401a      	ands	r2, r3
 800573c:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800573e:	683b      	ldr	r3, [r7, #0]
 8005740:	019b      	lsls	r3, r3, #6
 8005742:	22ff      	movs	r2, #255	@ 0xff
 8005744:	401a      	ands	r2, r3
 8005746:	1dfb      	adds	r3, r7, #7
 8005748:	781b      	ldrb	r3, [r3, #0]
 800574a:	0018      	movs	r0, r3
 800574c:	2303      	movs	r3, #3
 800574e:	4003      	ands	r3, r0
 8005750:	00db      	lsls	r3, r3, #3
 8005752:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8005754:	481f      	ldr	r0, [pc, #124]	@ (80057d4 <__NVIC_SetPriority+0xd4>)
 8005756:	1dfb      	adds	r3, r7, #7
 8005758:	781b      	ldrb	r3, [r3, #0]
 800575a:	b25b      	sxtb	r3, r3
 800575c:	089b      	lsrs	r3, r3, #2
 800575e:	430a      	orrs	r2, r1
 8005760:	33c0      	adds	r3, #192	@ 0xc0
 8005762:	009b      	lsls	r3, r3, #2
 8005764:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8005766:	e031      	b.n	80057cc <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8005768:	4a1b      	ldr	r2, [pc, #108]	@ (80057d8 <__NVIC_SetPriority+0xd8>)
 800576a:	1dfb      	adds	r3, r7, #7
 800576c:	781b      	ldrb	r3, [r3, #0]
 800576e:	0019      	movs	r1, r3
 8005770:	230f      	movs	r3, #15
 8005772:	400b      	ands	r3, r1
 8005774:	3b08      	subs	r3, #8
 8005776:	089b      	lsrs	r3, r3, #2
 8005778:	3306      	adds	r3, #6
 800577a:	009b      	lsls	r3, r3, #2
 800577c:	18d3      	adds	r3, r2, r3
 800577e:	3304      	adds	r3, #4
 8005780:	681b      	ldr	r3, [r3, #0]
 8005782:	1dfa      	adds	r2, r7, #7
 8005784:	7812      	ldrb	r2, [r2, #0]
 8005786:	0011      	movs	r1, r2
 8005788:	2203      	movs	r2, #3
 800578a:	400a      	ands	r2, r1
 800578c:	00d2      	lsls	r2, r2, #3
 800578e:	21ff      	movs	r1, #255	@ 0xff
 8005790:	4091      	lsls	r1, r2
 8005792:	000a      	movs	r2, r1
 8005794:	43d2      	mvns	r2, r2
 8005796:	401a      	ands	r2, r3
 8005798:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800579a:	683b      	ldr	r3, [r7, #0]
 800579c:	019b      	lsls	r3, r3, #6
 800579e:	22ff      	movs	r2, #255	@ 0xff
 80057a0:	401a      	ands	r2, r3
 80057a2:	1dfb      	adds	r3, r7, #7
 80057a4:	781b      	ldrb	r3, [r3, #0]
 80057a6:	0018      	movs	r0, r3
 80057a8:	2303      	movs	r3, #3
 80057aa:	4003      	ands	r3, r0
 80057ac:	00db      	lsls	r3, r3, #3
 80057ae:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80057b0:	4809      	ldr	r0, [pc, #36]	@ (80057d8 <__NVIC_SetPriority+0xd8>)
 80057b2:	1dfb      	adds	r3, r7, #7
 80057b4:	781b      	ldrb	r3, [r3, #0]
 80057b6:	001c      	movs	r4, r3
 80057b8:	230f      	movs	r3, #15
 80057ba:	4023      	ands	r3, r4
 80057bc:	3b08      	subs	r3, #8
 80057be:	089b      	lsrs	r3, r3, #2
 80057c0:	430a      	orrs	r2, r1
 80057c2:	3306      	adds	r3, #6
 80057c4:	009b      	lsls	r3, r3, #2
 80057c6:	18c3      	adds	r3, r0, r3
 80057c8:	3304      	adds	r3, #4
 80057ca:	601a      	str	r2, [r3, #0]
}
 80057cc:	46c0      	nop			@ (mov r8, r8)
 80057ce:	46bd      	mov	sp, r7
 80057d0:	b003      	add	sp, #12
 80057d2:	bd90      	pop	{r4, r7, pc}
 80057d4:	e000e100 	.word	0xe000e100
 80057d8:	e000ed00 	.word	0xe000ed00

080057dc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80057dc:	b580      	push	{r7, lr}
 80057de:	b082      	sub	sp, #8
 80057e0:	af00      	add	r7, sp, #0
 80057e2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80057e4:	687b      	ldr	r3, [r7, #4]
 80057e6:	1e5a      	subs	r2, r3, #1
 80057e8:	2380      	movs	r3, #128	@ 0x80
 80057ea:	045b      	lsls	r3, r3, #17
 80057ec:	429a      	cmp	r2, r3
 80057ee:	d301      	bcc.n	80057f4 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 80057f0:	2301      	movs	r3, #1
 80057f2:	e010      	b.n	8005816 <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80057f4:	4b0a      	ldr	r3, [pc, #40]	@ (8005820 <SysTick_Config+0x44>)
 80057f6:	687a      	ldr	r2, [r7, #4]
 80057f8:	3a01      	subs	r2, #1
 80057fa:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80057fc:	2301      	movs	r3, #1
 80057fe:	425b      	negs	r3, r3
 8005800:	2103      	movs	r1, #3
 8005802:	0018      	movs	r0, r3
 8005804:	f7ff ff7c 	bl	8005700 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8005808:	4b05      	ldr	r3, [pc, #20]	@ (8005820 <SysTick_Config+0x44>)
 800580a:	2200      	movs	r2, #0
 800580c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800580e:	4b04      	ldr	r3, [pc, #16]	@ (8005820 <SysTick_Config+0x44>)
 8005810:	2207      	movs	r2, #7
 8005812:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8005814:	2300      	movs	r3, #0
}
 8005816:	0018      	movs	r0, r3
 8005818:	46bd      	mov	sp, r7
 800581a:	b002      	add	sp, #8
 800581c:	bd80      	pop	{r7, pc}
 800581e:	46c0      	nop			@ (mov r8, r8)
 8005820:	e000e010 	.word	0xe000e010

08005824 <HAL_NVIC_SetPriority>:
  *         with stm32g0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8005824:	b580      	push	{r7, lr}
 8005826:	b084      	sub	sp, #16
 8005828:	af00      	add	r7, sp, #0
 800582a:	60b9      	str	r1, [r7, #8]
 800582c:	607a      	str	r2, [r7, #4]
 800582e:	210f      	movs	r1, #15
 8005830:	187b      	adds	r3, r7, r1
 8005832:	1c02      	adds	r2, r0, #0
 8005834:	701a      	strb	r2, [r3, #0]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);

  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
 8005836:	68ba      	ldr	r2, [r7, #8]
 8005838:	187b      	adds	r3, r7, r1
 800583a:	781b      	ldrb	r3, [r3, #0]
 800583c:	b25b      	sxtb	r3, r3
 800583e:	0011      	movs	r1, r2
 8005840:	0018      	movs	r0, r3
 8005842:	f7ff ff5d 	bl	8005700 <__NVIC_SetPriority>
}
 8005846:	46c0      	nop			@ (mov r8, r8)
 8005848:	46bd      	mov	sp, r7
 800584a:	b004      	add	sp, #16
 800584c:	bd80      	pop	{r7, pc}

0800584e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800584e:	b580      	push	{r7, lr}
 8005850:	b082      	sub	sp, #8
 8005852:	af00      	add	r7, sp, #0
 8005854:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 8005856:	687b      	ldr	r3, [r7, #4]
 8005858:	0018      	movs	r0, r3
 800585a:	f7ff ffbf 	bl	80057dc <SysTick_Config>
 800585e:	0003      	movs	r3, r0
}
 8005860:	0018      	movs	r0, r3
 8005862:	46bd      	mov	sp, r7
 8005864:	b002      	add	sp, #8
 8005866:	bd80      	pop	{r7, pc}

08005868 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8005868:	b580      	push	{r7, lr}
 800586a:	b086      	sub	sp, #24
 800586c:	af00      	add	r7, sp, #0
 800586e:	6078      	str	r0, [r7, #4]
 8005870:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8005872:	2300      	movs	r3, #0
 8005874:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8005876:	e14d      	b.n	8005b14 <HAL_GPIO_Init+0x2ac>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8005878:	683b      	ldr	r3, [r7, #0]
 800587a:	681b      	ldr	r3, [r3, #0]
 800587c:	2101      	movs	r1, #1
 800587e:	697a      	ldr	r2, [r7, #20]
 8005880:	4091      	lsls	r1, r2
 8005882:	000a      	movs	r2, r1
 8005884:	4013      	ands	r3, r2
 8005886:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8005888:	68fb      	ldr	r3, [r7, #12]
 800588a:	2b00      	cmp	r3, #0
 800588c:	d100      	bne.n	8005890 <HAL_GPIO_Init+0x28>
 800588e:	e13e      	b.n	8005b0e <HAL_GPIO_Init+0x2a6>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8005890:	683b      	ldr	r3, [r7, #0]
 8005892:	685b      	ldr	r3, [r3, #4]
 8005894:	2203      	movs	r2, #3
 8005896:	4013      	ands	r3, r2
 8005898:	2b01      	cmp	r3, #1
 800589a:	d005      	beq.n	80058a8 <HAL_GPIO_Init+0x40>
 800589c:	683b      	ldr	r3, [r7, #0]
 800589e:	685b      	ldr	r3, [r3, #4]
 80058a0:	2203      	movs	r2, #3
 80058a2:	4013      	ands	r3, r2
 80058a4:	2b02      	cmp	r3, #2
 80058a6:	d130      	bne.n	800590a <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80058a8:	687b      	ldr	r3, [r7, #4]
 80058aa:	689b      	ldr	r3, [r3, #8]
 80058ac:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80058ae:	697b      	ldr	r3, [r7, #20]
 80058b0:	005b      	lsls	r3, r3, #1
 80058b2:	2203      	movs	r2, #3
 80058b4:	409a      	lsls	r2, r3
 80058b6:	0013      	movs	r3, r2
 80058b8:	43da      	mvns	r2, r3
 80058ba:	693b      	ldr	r3, [r7, #16]
 80058bc:	4013      	ands	r3, r2
 80058be:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80058c0:	683b      	ldr	r3, [r7, #0]
 80058c2:	68da      	ldr	r2, [r3, #12]
 80058c4:	697b      	ldr	r3, [r7, #20]
 80058c6:	005b      	lsls	r3, r3, #1
 80058c8:	409a      	lsls	r2, r3
 80058ca:	0013      	movs	r3, r2
 80058cc:	693a      	ldr	r2, [r7, #16]
 80058ce:	4313      	orrs	r3, r2
 80058d0:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80058d2:	687b      	ldr	r3, [r7, #4]
 80058d4:	693a      	ldr	r2, [r7, #16]
 80058d6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80058d8:	687b      	ldr	r3, [r7, #4]
 80058da:	685b      	ldr	r3, [r3, #4]
 80058dc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80058de:	2201      	movs	r2, #1
 80058e0:	697b      	ldr	r3, [r7, #20]
 80058e2:	409a      	lsls	r2, r3
 80058e4:	0013      	movs	r3, r2
 80058e6:	43da      	mvns	r2, r3
 80058e8:	693b      	ldr	r3, [r7, #16]
 80058ea:	4013      	ands	r3, r2
 80058ec:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80058ee:	683b      	ldr	r3, [r7, #0]
 80058f0:	685b      	ldr	r3, [r3, #4]
 80058f2:	091b      	lsrs	r3, r3, #4
 80058f4:	2201      	movs	r2, #1
 80058f6:	401a      	ands	r2, r3
 80058f8:	697b      	ldr	r3, [r7, #20]
 80058fa:	409a      	lsls	r2, r3
 80058fc:	0013      	movs	r3, r2
 80058fe:	693a      	ldr	r2, [r7, #16]
 8005900:	4313      	orrs	r3, r2
 8005902:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8005904:	687b      	ldr	r3, [r7, #4]
 8005906:	693a      	ldr	r2, [r7, #16]
 8005908:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800590a:	683b      	ldr	r3, [r7, #0]
 800590c:	685b      	ldr	r3, [r3, #4]
 800590e:	2203      	movs	r2, #3
 8005910:	4013      	ands	r3, r2
 8005912:	2b03      	cmp	r3, #3
 8005914:	d017      	beq.n	8005946 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8005916:	687b      	ldr	r3, [r7, #4]
 8005918:	68db      	ldr	r3, [r3, #12]
 800591a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 800591c:	697b      	ldr	r3, [r7, #20]
 800591e:	005b      	lsls	r3, r3, #1
 8005920:	2203      	movs	r2, #3
 8005922:	409a      	lsls	r2, r3
 8005924:	0013      	movs	r3, r2
 8005926:	43da      	mvns	r2, r3
 8005928:	693b      	ldr	r3, [r7, #16]
 800592a:	4013      	ands	r3, r2
 800592c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 800592e:	683b      	ldr	r3, [r7, #0]
 8005930:	689a      	ldr	r2, [r3, #8]
 8005932:	697b      	ldr	r3, [r7, #20]
 8005934:	005b      	lsls	r3, r3, #1
 8005936:	409a      	lsls	r2, r3
 8005938:	0013      	movs	r3, r2
 800593a:	693a      	ldr	r2, [r7, #16]
 800593c:	4313      	orrs	r3, r2
 800593e:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8005940:	687b      	ldr	r3, [r7, #4]
 8005942:	693a      	ldr	r2, [r7, #16]
 8005944:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8005946:	683b      	ldr	r3, [r7, #0]
 8005948:	685b      	ldr	r3, [r3, #4]
 800594a:	2203      	movs	r2, #3
 800594c:	4013      	ands	r3, r2
 800594e:	2b02      	cmp	r3, #2
 8005950:	d123      	bne.n	800599a <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8005952:	697b      	ldr	r3, [r7, #20]
 8005954:	08da      	lsrs	r2, r3, #3
 8005956:	687b      	ldr	r3, [r7, #4]
 8005958:	3208      	adds	r2, #8
 800595a:	0092      	lsls	r2, r2, #2
 800595c:	58d3      	ldr	r3, [r2, r3]
 800595e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8005960:	697b      	ldr	r3, [r7, #20]
 8005962:	2207      	movs	r2, #7
 8005964:	4013      	ands	r3, r2
 8005966:	009b      	lsls	r3, r3, #2
 8005968:	220f      	movs	r2, #15
 800596a:	409a      	lsls	r2, r3
 800596c:	0013      	movs	r3, r2
 800596e:	43da      	mvns	r2, r3
 8005970:	693b      	ldr	r3, [r7, #16]
 8005972:	4013      	ands	r3, r2
 8005974:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8005976:	683b      	ldr	r3, [r7, #0]
 8005978:	691a      	ldr	r2, [r3, #16]
 800597a:	697b      	ldr	r3, [r7, #20]
 800597c:	2107      	movs	r1, #7
 800597e:	400b      	ands	r3, r1
 8005980:	009b      	lsls	r3, r3, #2
 8005982:	409a      	lsls	r2, r3
 8005984:	0013      	movs	r3, r2
 8005986:	693a      	ldr	r2, [r7, #16]
 8005988:	4313      	orrs	r3, r2
 800598a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 800598c:	697b      	ldr	r3, [r7, #20]
 800598e:	08da      	lsrs	r2, r3, #3
 8005990:	687b      	ldr	r3, [r7, #4]
 8005992:	3208      	adds	r2, #8
 8005994:	0092      	lsls	r2, r2, #2
 8005996:	6939      	ldr	r1, [r7, #16]
 8005998:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800599a:	687b      	ldr	r3, [r7, #4]
 800599c:	681b      	ldr	r3, [r3, #0]
 800599e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80059a0:	697b      	ldr	r3, [r7, #20]
 80059a2:	005b      	lsls	r3, r3, #1
 80059a4:	2203      	movs	r2, #3
 80059a6:	409a      	lsls	r2, r3
 80059a8:	0013      	movs	r3, r2
 80059aa:	43da      	mvns	r2, r3
 80059ac:	693b      	ldr	r3, [r7, #16]
 80059ae:	4013      	ands	r3, r2
 80059b0:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80059b2:	683b      	ldr	r3, [r7, #0]
 80059b4:	685b      	ldr	r3, [r3, #4]
 80059b6:	2203      	movs	r2, #3
 80059b8:	401a      	ands	r2, r3
 80059ba:	697b      	ldr	r3, [r7, #20]
 80059bc:	005b      	lsls	r3, r3, #1
 80059be:	409a      	lsls	r2, r3
 80059c0:	0013      	movs	r3, r2
 80059c2:	693a      	ldr	r2, [r7, #16]
 80059c4:	4313      	orrs	r3, r2
 80059c6:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80059c8:	687b      	ldr	r3, [r7, #4]
 80059ca:	693a      	ldr	r2, [r7, #16]
 80059cc:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80059ce:	683b      	ldr	r3, [r7, #0]
 80059d0:	685a      	ldr	r2, [r3, #4]
 80059d2:	23c0      	movs	r3, #192	@ 0xc0
 80059d4:	029b      	lsls	r3, r3, #10
 80059d6:	4013      	ands	r3, r2
 80059d8:	d100      	bne.n	80059dc <HAL_GPIO_Init+0x174>
 80059da:	e098      	b.n	8005b0e <HAL_GPIO_Init+0x2a6>
      {
        temp = EXTI->EXTICR[position >> 2u];
 80059dc:	4a53      	ldr	r2, [pc, #332]	@ (8005b2c <HAL_GPIO_Init+0x2c4>)
 80059de:	697b      	ldr	r3, [r7, #20]
 80059e0:	089b      	lsrs	r3, r3, #2
 80059e2:	3318      	adds	r3, #24
 80059e4:	009b      	lsls	r3, r3, #2
 80059e6:	589b      	ldr	r3, [r3, r2]
 80059e8:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 80059ea:	697b      	ldr	r3, [r7, #20]
 80059ec:	2203      	movs	r2, #3
 80059ee:	4013      	ands	r3, r2
 80059f0:	00db      	lsls	r3, r3, #3
 80059f2:	220f      	movs	r2, #15
 80059f4:	409a      	lsls	r2, r3
 80059f6:	0013      	movs	r3, r2
 80059f8:	43da      	mvns	r2, r3
 80059fa:	693b      	ldr	r3, [r7, #16]
 80059fc:	4013      	ands	r3, r2
 80059fe:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 8005a00:	687a      	ldr	r2, [r7, #4]
 8005a02:	23a0      	movs	r3, #160	@ 0xa0
 8005a04:	05db      	lsls	r3, r3, #23
 8005a06:	429a      	cmp	r2, r3
 8005a08:	d019      	beq.n	8005a3e <HAL_GPIO_Init+0x1d6>
 8005a0a:	687b      	ldr	r3, [r7, #4]
 8005a0c:	4a48      	ldr	r2, [pc, #288]	@ (8005b30 <HAL_GPIO_Init+0x2c8>)
 8005a0e:	4293      	cmp	r3, r2
 8005a10:	d013      	beq.n	8005a3a <HAL_GPIO_Init+0x1d2>
 8005a12:	687b      	ldr	r3, [r7, #4]
 8005a14:	4a47      	ldr	r2, [pc, #284]	@ (8005b34 <HAL_GPIO_Init+0x2cc>)
 8005a16:	4293      	cmp	r3, r2
 8005a18:	d00d      	beq.n	8005a36 <HAL_GPIO_Init+0x1ce>
 8005a1a:	687b      	ldr	r3, [r7, #4]
 8005a1c:	4a46      	ldr	r2, [pc, #280]	@ (8005b38 <HAL_GPIO_Init+0x2d0>)
 8005a1e:	4293      	cmp	r3, r2
 8005a20:	d007      	beq.n	8005a32 <HAL_GPIO_Init+0x1ca>
 8005a22:	687b      	ldr	r3, [r7, #4]
 8005a24:	4a45      	ldr	r2, [pc, #276]	@ (8005b3c <HAL_GPIO_Init+0x2d4>)
 8005a26:	4293      	cmp	r3, r2
 8005a28:	d101      	bne.n	8005a2e <HAL_GPIO_Init+0x1c6>
 8005a2a:	2304      	movs	r3, #4
 8005a2c:	e008      	b.n	8005a40 <HAL_GPIO_Init+0x1d8>
 8005a2e:	2305      	movs	r3, #5
 8005a30:	e006      	b.n	8005a40 <HAL_GPIO_Init+0x1d8>
 8005a32:	2303      	movs	r3, #3
 8005a34:	e004      	b.n	8005a40 <HAL_GPIO_Init+0x1d8>
 8005a36:	2302      	movs	r3, #2
 8005a38:	e002      	b.n	8005a40 <HAL_GPIO_Init+0x1d8>
 8005a3a:	2301      	movs	r3, #1
 8005a3c:	e000      	b.n	8005a40 <HAL_GPIO_Init+0x1d8>
 8005a3e:	2300      	movs	r3, #0
 8005a40:	697a      	ldr	r2, [r7, #20]
 8005a42:	2103      	movs	r1, #3
 8005a44:	400a      	ands	r2, r1
 8005a46:	00d2      	lsls	r2, r2, #3
 8005a48:	4093      	lsls	r3, r2
 8005a4a:	693a      	ldr	r2, [r7, #16]
 8005a4c:	4313      	orrs	r3, r2
 8005a4e:	613b      	str	r3, [r7, #16]
        EXTI->EXTICR[position >> 2u] = temp;
 8005a50:	4936      	ldr	r1, [pc, #216]	@ (8005b2c <HAL_GPIO_Init+0x2c4>)
 8005a52:	697b      	ldr	r3, [r7, #20]
 8005a54:	089b      	lsrs	r3, r3, #2
 8005a56:	3318      	adds	r3, #24
 8005a58:	009b      	lsls	r3, r3, #2
 8005a5a:	693a      	ldr	r2, [r7, #16]
 8005a5c:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8005a5e:	4b33      	ldr	r3, [pc, #204]	@ (8005b2c <HAL_GPIO_Init+0x2c4>)
 8005a60:	681b      	ldr	r3, [r3, #0]
 8005a62:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005a64:	68fb      	ldr	r3, [r7, #12]
 8005a66:	43da      	mvns	r2, r3
 8005a68:	693b      	ldr	r3, [r7, #16]
 8005a6a:	4013      	ands	r3, r2
 8005a6c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8005a6e:	683b      	ldr	r3, [r7, #0]
 8005a70:	685a      	ldr	r2, [r3, #4]
 8005a72:	2380      	movs	r3, #128	@ 0x80
 8005a74:	035b      	lsls	r3, r3, #13
 8005a76:	4013      	ands	r3, r2
 8005a78:	d003      	beq.n	8005a82 <HAL_GPIO_Init+0x21a>
        {
          temp |= iocurrent;
 8005a7a:	693a      	ldr	r2, [r7, #16]
 8005a7c:	68fb      	ldr	r3, [r7, #12]
 8005a7e:	4313      	orrs	r3, r2
 8005a80:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8005a82:	4b2a      	ldr	r3, [pc, #168]	@ (8005b2c <HAL_GPIO_Init+0x2c4>)
 8005a84:	693a      	ldr	r2, [r7, #16]
 8005a86:	601a      	str	r2, [r3, #0]

        temp = EXTI->FTSR1;
 8005a88:	4b28      	ldr	r3, [pc, #160]	@ (8005b2c <HAL_GPIO_Init+0x2c4>)
 8005a8a:	685b      	ldr	r3, [r3, #4]
 8005a8c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005a8e:	68fb      	ldr	r3, [r7, #12]
 8005a90:	43da      	mvns	r2, r3
 8005a92:	693b      	ldr	r3, [r7, #16]
 8005a94:	4013      	ands	r3, r2
 8005a96:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8005a98:	683b      	ldr	r3, [r7, #0]
 8005a9a:	685a      	ldr	r2, [r3, #4]
 8005a9c:	2380      	movs	r3, #128	@ 0x80
 8005a9e:	039b      	lsls	r3, r3, #14
 8005aa0:	4013      	ands	r3, r2
 8005aa2:	d003      	beq.n	8005aac <HAL_GPIO_Init+0x244>
        {
          temp |= iocurrent;
 8005aa4:	693a      	ldr	r2, [r7, #16]
 8005aa6:	68fb      	ldr	r3, [r7, #12]
 8005aa8:	4313      	orrs	r3, r2
 8005aaa:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8005aac:	4b1f      	ldr	r3, [pc, #124]	@ (8005b2c <HAL_GPIO_Init+0x2c4>)
 8005aae:	693a      	ldr	r2, [r7, #16]
 8005ab0:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8005ab2:	4a1e      	ldr	r2, [pc, #120]	@ (8005b2c <HAL_GPIO_Init+0x2c4>)
 8005ab4:	2384      	movs	r3, #132	@ 0x84
 8005ab6:	58d3      	ldr	r3, [r2, r3]
 8005ab8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005aba:	68fb      	ldr	r3, [r7, #12]
 8005abc:	43da      	mvns	r2, r3
 8005abe:	693b      	ldr	r3, [r7, #16]
 8005ac0:	4013      	ands	r3, r2
 8005ac2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8005ac4:	683b      	ldr	r3, [r7, #0]
 8005ac6:	685a      	ldr	r2, [r3, #4]
 8005ac8:	2380      	movs	r3, #128	@ 0x80
 8005aca:	029b      	lsls	r3, r3, #10
 8005acc:	4013      	ands	r3, r2
 8005ace:	d003      	beq.n	8005ad8 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8005ad0:	693a      	ldr	r2, [r7, #16]
 8005ad2:	68fb      	ldr	r3, [r7, #12]
 8005ad4:	4313      	orrs	r3, r2
 8005ad6:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8005ad8:	4914      	ldr	r1, [pc, #80]	@ (8005b2c <HAL_GPIO_Init+0x2c4>)
 8005ada:	2284      	movs	r2, #132	@ 0x84
 8005adc:	693b      	ldr	r3, [r7, #16]
 8005ade:	508b      	str	r3, [r1, r2]

        temp = EXTI->IMR1;
 8005ae0:	4a12      	ldr	r2, [pc, #72]	@ (8005b2c <HAL_GPIO_Init+0x2c4>)
 8005ae2:	2380      	movs	r3, #128	@ 0x80
 8005ae4:	58d3      	ldr	r3, [r2, r3]
 8005ae6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005ae8:	68fb      	ldr	r3, [r7, #12]
 8005aea:	43da      	mvns	r2, r3
 8005aec:	693b      	ldr	r3, [r7, #16]
 8005aee:	4013      	ands	r3, r2
 8005af0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8005af2:	683b      	ldr	r3, [r7, #0]
 8005af4:	685a      	ldr	r2, [r3, #4]
 8005af6:	2380      	movs	r3, #128	@ 0x80
 8005af8:	025b      	lsls	r3, r3, #9
 8005afa:	4013      	ands	r3, r2
 8005afc:	d003      	beq.n	8005b06 <HAL_GPIO_Init+0x29e>
        {
          temp |= iocurrent;
 8005afe:	693a      	ldr	r2, [r7, #16]
 8005b00:	68fb      	ldr	r3, [r7, #12]
 8005b02:	4313      	orrs	r3, r2
 8005b04:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8005b06:	4909      	ldr	r1, [pc, #36]	@ (8005b2c <HAL_GPIO_Init+0x2c4>)
 8005b08:	2280      	movs	r2, #128	@ 0x80
 8005b0a:	693b      	ldr	r3, [r7, #16]
 8005b0c:	508b      	str	r3, [r1, r2]
      }
    }

    position++;
 8005b0e:	697b      	ldr	r3, [r7, #20]
 8005b10:	3301      	adds	r3, #1
 8005b12:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8005b14:	683b      	ldr	r3, [r7, #0]
 8005b16:	681a      	ldr	r2, [r3, #0]
 8005b18:	697b      	ldr	r3, [r7, #20]
 8005b1a:	40da      	lsrs	r2, r3
 8005b1c:	1e13      	subs	r3, r2, #0
 8005b1e:	d000      	beq.n	8005b22 <HAL_GPIO_Init+0x2ba>
 8005b20:	e6aa      	b.n	8005878 <HAL_GPIO_Init+0x10>
  }
}
 8005b22:	46c0      	nop			@ (mov r8, r8)
 8005b24:	46c0      	nop			@ (mov r8, r8)
 8005b26:	46bd      	mov	sp, r7
 8005b28:	b006      	add	sp, #24
 8005b2a:	bd80      	pop	{r7, pc}
 8005b2c:	40021800 	.word	0x40021800
 8005b30:	50000400 	.word	0x50000400
 8005b34:	50000800 	.word	0x50000800
 8005b38:	50000c00 	.word	0x50000c00
 8005b3c:	50001000 	.word	0x50001000

08005b40 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8005b40:	b580      	push	{r7, lr}
 8005b42:	b084      	sub	sp, #16
 8005b44:	af00      	add	r7, sp, #0
 8005b46:	6078      	str	r0, [r7, #4]
 8005b48:	000a      	movs	r2, r1
 8005b4a:	1cbb      	adds	r3, r7, #2
 8005b4c:	801a      	strh	r2, [r3, #0]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 8005b4e:	687b      	ldr	r3, [r7, #4]
 8005b50:	691b      	ldr	r3, [r3, #16]
 8005b52:	1cba      	adds	r2, r7, #2
 8005b54:	8812      	ldrh	r2, [r2, #0]
 8005b56:	4013      	ands	r3, r2
 8005b58:	d004      	beq.n	8005b64 <HAL_GPIO_ReadPin+0x24>
  {
    bitstatus = GPIO_PIN_SET;
 8005b5a:	230f      	movs	r3, #15
 8005b5c:	18fb      	adds	r3, r7, r3
 8005b5e:	2201      	movs	r2, #1
 8005b60:	701a      	strb	r2, [r3, #0]
 8005b62:	e003      	b.n	8005b6c <HAL_GPIO_ReadPin+0x2c>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8005b64:	230f      	movs	r3, #15
 8005b66:	18fb      	adds	r3, r7, r3
 8005b68:	2200      	movs	r2, #0
 8005b6a:	701a      	strb	r2, [r3, #0]
  }
  return bitstatus;
 8005b6c:	230f      	movs	r3, #15
 8005b6e:	18fb      	adds	r3, r7, r3
 8005b70:	781b      	ldrb	r3, [r3, #0]
}
 8005b72:	0018      	movs	r0, r3
 8005b74:	46bd      	mov	sp, r7
 8005b76:	b004      	add	sp, #16
 8005b78:	bd80      	pop	{r7, pc}

08005b7a <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8005b7a:	b580      	push	{r7, lr}
 8005b7c:	b082      	sub	sp, #8
 8005b7e:	af00      	add	r7, sp, #0
 8005b80:	6078      	str	r0, [r7, #4]
 8005b82:	0008      	movs	r0, r1
 8005b84:	0011      	movs	r1, r2
 8005b86:	1cbb      	adds	r3, r7, #2
 8005b88:	1c02      	adds	r2, r0, #0
 8005b8a:	801a      	strh	r2, [r3, #0]
 8005b8c:	1c7b      	adds	r3, r7, #1
 8005b8e:	1c0a      	adds	r2, r1, #0
 8005b90:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8005b92:	1c7b      	adds	r3, r7, #1
 8005b94:	781b      	ldrb	r3, [r3, #0]
 8005b96:	2b00      	cmp	r3, #0
 8005b98:	d004      	beq.n	8005ba4 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8005b9a:	1cbb      	adds	r3, r7, #2
 8005b9c:	881a      	ldrh	r2, [r3, #0]
 8005b9e:	687b      	ldr	r3, [r7, #4]
 8005ba0:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8005ba2:	e003      	b.n	8005bac <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8005ba4:	1cbb      	adds	r3, r7, #2
 8005ba6:	881a      	ldrh	r2, [r3, #0]
 8005ba8:	687b      	ldr	r3, [r7, #4]
 8005baa:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8005bac:	46c0      	nop			@ (mov r8, r8)
 8005bae:	46bd      	mov	sp, r7
 8005bb0:	b002      	add	sp, #8
 8005bb2:	bd80      	pop	{r7, pc}

08005bb4 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8005bb4:	b580      	push	{r7, lr}
 8005bb6:	b082      	sub	sp, #8
 8005bb8:	af00      	add	r7, sp, #0
 8005bba:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8005bbc:	687b      	ldr	r3, [r7, #4]
 8005bbe:	2b00      	cmp	r3, #0
 8005bc0:	d101      	bne.n	8005bc6 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8005bc2:	2301      	movs	r3, #1
 8005bc4:	e08f      	b.n	8005ce6 <HAL_I2C_Init+0x132>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8005bc6:	687b      	ldr	r3, [r7, #4]
 8005bc8:	2241      	movs	r2, #65	@ 0x41
 8005bca:	5c9b      	ldrb	r3, [r3, r2]
 8005bcc:	b2db      	uxtb	r3, r3
 8005bce:	2b00      	cmp	r3, #0
 8005bd0:	d107      	bne.n	8005be2 <HAL_I2C_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8005bd2:	687b      	ldr	r3, [r7, #4]
 8005bd4:	2240      	movs	r2, #64	@ 0x40
 8005bd6:	2100      	movs	r1, #0
 8005bd8:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8005bda:	687b      	ldr	r3, [r7, #4]
 8005bdc:	0018      	movs	r0, r3
 8005bde:	f7ff fa69 	bl	80050b4 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8005be2:	687b      	ldr	r3, [r7, #4]
 8005be4:	2241      	movs	r2, #65	@ 0x41
 8005be6:	2124      	movs	r1, #36	@ 0x24
 8005be8:	5499      	strb	r1, [r3, r2]

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8005bea:	687b      	ldr	r3, [r7, #4]
 8005bec:	681b      	ldr	r3, [r3, #0]
 8005bee:	681a      	ldr	r2, [r3, #0]
 8005bf0:	687b      	ldr	r3, [r7, #4]
 8005bf2:	681b      	ldr	r3, [r3, #0]
 8005bf4:	2101      	movs	r1, #1
 8005bf6:	438a      	bics	r2, r1
 8005bf8:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8005bfa:	687b      	ldr	r3, [r7, #4]
 8005bfc:	685a      	ldr	r2, [r3, #4]
 8005bfe:	687b      	ldr	r3, [r7, #4]
 8005c00:	681b      	ldr	r3, [r3, #0]
 8005c02:	493b      	ldr	r1, [pc, #236]	@ (8005cf0 <HAL_I2C_Init+0x13c>)
 8005c04:	400a      	ands	r2, r1
 8005c06:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8005c08:	687b      	ldr	r3, [r7, #4]
 8005c0a:	681b      	ldr	r3, [r3, #0]
 8005c0c:	689a      	ldr	r2, [r3, #8]
 8005c0e:	687b      	ldr	r3, [r7, #4]
 8005c10:	681b      	ldr	r3, [r3, #0]
 8005c12:	4938      	ldr	r1, [pc, #224]	@ (8005cf4 <HAL_I2C_Init+0x140>)
 8005c14:	400a      	ands	r2, r1
 8005c16:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8005c18:	687b      	ldr	r3, [r7, #4]
 8005c1a:	68db      	ldr	r3, [r3, #12]
 8005c1c:	2b01      	cmp	r3, #1
 8005c1e:	d108      	bne.n	8005c32 <HAL_I2C_Init+0x7e>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8005c20:	687b      	ldr	r3, [r7, #4]
 8005c22:	689a      	ldr	r2, [r3, #8]
 8005c24:	687b      	ldr	r3, [r7, #4]
 8005c26:	681b      	ldr	r3, [r3, #0]
 8005c28:	2180      	movs	r1, #128	@ 0x80
 8005c2a:	0209      	lsls	r1, r1, #8
 8005c2c:	430a      	orrs	r2, r1
 8005c2e:	609a      	str	r2, [r3, #8]
 8005c30:	e007      	b.n	8005c42 <HAL_I2C_Init+0x8e>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8005c32:	687b      	ldr	r3, [r7, #4]
 8005c34:	689a      	ldr	r2, [r3, #8]
 8005c36:	687b      	ldr	r3, [r7, #4]
 8005c38:	681b      	ldr	r3, [r3, #0]
 8005c3a:	2184      	movs	r1, #132	@ 0x84
 8005c3c:	0209      	lsls	r1, r1, #8
 8005c3e:	430a      	orrs	r2, r1
 8005c40:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8005c42:	687b      	ldr	r3, [r7, #4]
 8005c44:	68db      	ldr	r3, [r3, #12]
 8005c46:	2b02      	cmp	r3, #2
 8005c48:	d109      	bne.n	8005c5e <HAL_I2C_Init+0xaa>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8005c4a:	687b      	ldr	r3, [r7, #4]
 8005c4c:	681b      	ldr	r3, [r3, #0]
 8005c4e:	685a      	ldr	r2, [r3, #4]
 8005c50:	687b      	ldr	r3, [r7, #4]
 8005c52:	681b      	ldr	r3, [r3, #0]
 8005c54:	2180      	movs	r1, #128	@ 0x80
 8005c56:	0109      	lsls	r1, r1, #4
 8005c58:	430a      	orrs	r2, r1
 8005c5a:	605a      	str	r2, [r3, #4]
 8005c5c:	e007      	b.n	8005c6e <HAL_I2C_Init+0xba>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8005c5e:	687b      	ldr	r3, [r7, #4]
 8005c60:	681b      	ldr	r3, [r3, #0]
 8005c62:	685a      	ldr	r2, [r3, #4]
 8005c64:	687b      	ldr	r3, [r7, #4]
 8005c66:	681b      	ldr	r3, [r3, #0]
 8005c68:	4923      	ldr	r1, [pc, #140]	@ (8005cf8 <HAL_I2C_Init+0x144>)
 8005c6a:	400a      	ands	r2, r1
 8005c6c:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8005c6e:	687b      	ldr	r3, [r7, #4]
 8005c70:	681b      	ldr	r3, [r3, #0]
 8005c72:	685a      	ldr	r2, [r3, #4]
 8005c74:	687b      	ldr	r3, [r7, #4]
 8005c76:	681b      	ldr	r3, [r3, #0]
 8005c78:	4920      	ldr	r1, [pc, #128]	@ (8005cfc <HAL_I2C_Init+0x148>)
 8005c7a:	430a      	orrs	r2, r1
 8005c7c:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8005c7e:	687b      	ldr	r3, [r7, #4]
 8005c80:	681b      	ldr	r3, [r3, #0]
 8005c82:	68da      	ldr	r2, [r3, #12]
 8005c84:	687b      	ldr	r3, [r7, #4]
 8005c86:	681b      	ldr	r3, [r3, #0]
 8005c88:	491a      	ldr	r1, [pc, #104]	@ (8005cf4 <HAL_I2C_Init+0x140>)
 8005c8a:	400a      	ands	r2, r1
 8005c8c:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8005c8e:	687b      	ldr	r3, [r7, #4]
 8005c90:	691a      	ldr	r2, [r3, #16]
 8005c92:	687b      	ldr	r3, [r7, #4]
 8005c94:	695b      	ldr	r3, [r3, #20]
 8005c96:	431a      	orrs	r2, r3
 8005c98:	0011      	movs	r1, r2
                          (hi2c->Init.OwnAddress2Masks << 8));
 8005c9a:	687b      	ldr	r3, [r7, #4]
 8005c9c:	699b      	ldr	r3, [r3, #24]
 8005c9e:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8005ca0:	687b      	ldr	r3, [r7, #4]
 8005ca2:	681b      	ldr	r3, [r3, #0]
 8005ca4:	430a      	orrs	r2, r1
 8005ca6:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8005ca8:	687b      	ldr	r3, [r7, #4]
 8005caa:	69d9      	ldr	r1, [r3, #28]
 8005cac:	687b      	ldr	r3, [r7, #4]
 8005cae:	6a1a      	ldr	r2, [r3, #32]
 8005cb0:	687b      	ldr	r3, [r7, #4]
 8005cb2:	681b      	ldr	r3, [r3, #0]
 8005cb4:	430a      	orrs	r2, r1
 8005cb6:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8005cb8:	687b      	ldr	r3, [r7, #4]
 8005cba:	681b      	ldr	r3, [r3, #0]
 8005cbc:	681a      	ldr	r2, [r3, #0]
 8005cbe:	687b      	ldr	r3, [r7, #4]
 8005cc0:	681b      	ldr	r3, [r3, #0]
 8005cc2:	2101      	movs	r1, #1
 8005cc4:	430a      	orrs	r2, r1
 8005cc6:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005cc8:	687b      	ldr	r3, [r7, #4]
 8005cca:	2200      	movs	r2, #0
 8005ccc:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8005cce:	687b      	ldr	r3, [r7, #4]
 8005cd0:	2241      	movs	r2, #65	@ 0x41
 8005cd2:	2120      	movs	r1, #32
 8005cd4:	5499      	strb	r1, [r3, r2]
  hi2c->PreviousState = I2C_STATE_NONE;
 8005cd6:	687b      	ldr	r3, [r7, #4]
 8005cd8:	2200      	movs	r2, #0
 8005cda:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8005cdc:	687b      	ldr	r3, [r7, #4]
 8005cde:	2242      	movs	r2, #66	@ 0x42
 8005ce0:	2100      	movs	r1, #0
 8005ce2:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8005ce4:	2300      	movs	r3, #0
}
 8005ce6:	0018      	movs	r0, r3
 8005ce8:	46bd      	mov	sp, r7
 8005cea:	b002      	add	sp, #8
 8005cec:	bd80      	pop	{r7, pc}
 8005cee:	46c0      	nop			@ (mov r8, r8)
 8005cf0:	f0ffffff 	.word	0xf0ffffff
 8005cf4:	ffff7fff 	.word	0xffff7fff
 8005cf8:	fffff7ff 	.word	0xfffff7ff
 8005cfc:	02008000 	.word	0x02008000

08005d00 <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 8005d00:	b590      	push	{r4, r7, lr}
 8005d02:	b089      	sub	sp, #36	@ 0x24
 8005d04:	af02      	add	r7, sp, #8
 8005d06:	60f8      	str	r0, [r7, #12]
 8005d08:	0008      	movs	r0, r1
 8005d0a:	607a      	str	r2, [r7, #4]
 8005d0c:	0019      	movs	r1, r3
 8005d0e:	230a      	movs	r3, #10
 8005d10:	18fb      	adds	r3, r7, r3
 8005d12:	1c02      	adds	r2, r0, #0
 8005d14:	801a      	strh	r2, [r3, #0]
 8005d16:	2308      	movs	r3, #8
 8005d18:	18fb      	adds	r3, r7, r3
 8005d1a:	1c0a      	adds	r2, r1, #0
 8005d1c:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;
  uint32_t xfermode;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005d1e:	68fb      	ldr	r3, [r7, #12]
 8005d20:	2241      	movs	r2, #65	@ 0x41
 8005d22:	5c9b      	ldrb	r3, [r3, r2]
 8005d24:	b2db      	uxtb	r3, r3
 8005d26:	2b20      	cmp	r3, #32
 8005d28:	d000      	beq.n	8005d2c <HAL_I2C_Master_Transmit+0x2c>
 8005d2a:	e10a      	b.n	8005f42 <HAL_I2C_Master_Transmit+0x242>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005d2c:	68fb      	ldr	r3, [r7, #12]
 8005d2e:	2240      	movs	r2, #64	@ 0x40
 8005d30:	5c9b      	ldrb	r3, [r3, r2]
 8005d32:	2b01      	cmp	r3, #1
 8005d34:	d101      	bne.n	8005d3a <HAL_I2C_Master_Transmit+0x3a>
 8005d36:	2302      	movs	r3, #2
 8005d38:	e104      	b.n	8005f44 <HAL_I2C_Master_Transmit+0x244>
 8005d3a:	68fb      	ldr	r3, [r7, #12]
 8005d3c:	2240      	movs	r2, #64	@ 0x40
 8005d3e:	2101      	movs	r1, #1
 8005d40:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8005d42:	f7ff fc99 	bl	8005678 <HAL_GetTick>
 8005d46:	0003      	movs	r3, r0
 8005d48:	613b      	str	r3, [r7, #16]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8005d4a:	2380      	movs	r3, #128	@ 0x80
 8005d4c:	0219      	lsls	r1, r3, #8
 8005d4e:	68f8      	ldr	r0, [r7, #12]
 8005d50:	693b      	ldr	r3, [r7, #16]
 8005d52:	9300      	str	r3, [sp, #0]
 8005d54:	2319      	movs	r3, #25
 8005d56:	2201      	movs	r2, #1
 8005d58:	f000 fa26 	bl	80061a8 <I2C_WaitOnFlagUntilTimeout>
 8005d5c:	1e03      	subs	r3, r0, #0
 8005d5e:	d001      	beq.n	8005d64 <HAL_I2C_Master_Transmit+0x64>
    {
      return HAL_ERROR;
 8005d60:	2301      	movs	r3, #1
 8005d62:	e0ef      	b.n	8005f44 <HAL_I2C_Master_Transmit+0x244>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8005d64:	68fb      	ldr	r3, [r7, #12]
 8005d66:	2241      	movs	r2, #65	@ 0x41
 8005d68:	2121      	movs	r1, #33	@ 0x21
 8005d6a:	5499      	strb	r1, [r3, r2]
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8005d6c:	68fb      	ldr	r3, [r7, #12]
 8005d6e:	2242      	movs	r2, #66	@ 0x42
 8005d70:	2110      	movs	r1, #16
 8005d72:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005d74:	68fb      	ldr	r3, [r7, #12]
 8005d76:	2200      	movs	r2, #0
 8005d78:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8005d7a:	68fb      	ldr	r3, [r7, #12]
 8005d7c:	687a      	ldr	r2, [r7, #4]
 8005d7e:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8005d80:	68fb      	ldr	r3, [r7, #12]
 8005d82:	2208      	movs	r2, #8
 8005d84:	18ba      	adds	r2, r7, r2
 8005d86:	8812      	ldrh	r2, [r2, #0]
 8005d88:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8005d8a:	68fb      	ldr	r3, [r7, #12]
 8005d8c:	2200      	movs	r2, #0
 8005d8e:	635a      	str	r2, [r3, #52]	@ 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8005d90:	68fb      	ldr	r3, [r7, #12]
 8005d92:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005d94:	b29b      	uxth	r3, r3
 8005d96:	2bff      	cmp	r3, #255	@ 0xff
 8005d98:	d906      	bls.n	8005da8 <HAL_I2C_Master_Transmit+0xa8>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8005d9a:	68fb      	ldr	r3, [r7, #12]
 8005d9c:	22ff      	movs	r2, #255	@ 0xff
 8005d9e:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_RELOAD_MODE;
 8005da0:	2380      	movs	r3, #128	@ 0x80
 8005da2:	045b      	lsls	r3, r3, #17
 8005da4:	617b      	str	r3, [r7, #20]
 8005da6:	e007      	b.n	8005db8 <HAL_I2C_Master_Transmit+0xb8>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8005da8:	68fb      	ldr	r3, [r7, #12]
 8005daa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005dac:	b29a      	uxth	r2, r3
 8005dae:	68fb      	ldr	r3, [r7, #12]
 8005db0:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_AUTOEND_MODE;
 8005db2:	2380      	movs	r3, #128	@ 0x80
 8005db4:	049b      	lsls	r3, r3, #18
 8005db6:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferSize > 0U)
 8005db8:	68fb      	ldr	r3, [r7, #12]
 8005dba:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005dbc:	2b00      	cmp	r3, #0
 8005dbe:	d027      	beq.n	8005e10 <HAL_I2C_Master_Transmit+0x110>
    {
      /* Preload TX register */
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8005dc0:	68fb      	ldr	r3, [r7, #12]
 8005dc2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005dc4:	781a      	ldrb	r2, [r3, #0]
 8005dc6:	68fb      	ldr	r3, [r7, #12]
 8005dc8:	681b      	ldr	r3, [r3, #0]
 8005dca:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005dcc:	68fb      	ldr	r3, [r7, #12]
 8005dce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005dd0:	1c5a      	adds	r2, r3, #1
 8005dd2:	68fb      	ldr	r3, [r7, #12]
 8005dd4:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8005dd6:	68fb      	ldr	r3, [r7, #12]
 8005dd8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005dda:	b29b      	uxth	r3, r3
 8005ddc:	3b01      	subs	r3, #1
 8005dde:	b29a      	uxth	r2, r3
 8005de0:	68fb      	ldr	r3, [r7, #12]
 8005de2:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8005de4:	68fb      	ldr	r3, [r7, #12]
 8005de6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005de8:	3b01      	subs	r3, #1
 8005dea:	b29a      	uxth	r2, r3
 8005dec:	68fb      	ldr	r3, [r7, #12]
 8005dee:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)(hi2c->XferSize + 1U), xfermode,
 8005df0:	68fb      	ldr	r3, [r7, #12]
 8005df2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005df4:	b2db      	uxtb	r3, r3
 8005df6:	3301      	adds	r3, #1
 8005df8:	b2da      	uxtb	r2, r3
 8005dfa:	697c      	ldr	r4, [r7, #20]
 8005dfc:	230a      	movs	r3, #10
 8005dfe:	18fb      	adds	r3, r7, r3
 8005e00:	8819      	ldrh	r1, [r3, #0]
 8005e02:	68f8      	ldr	r0, [r7, #12]
 8005e04:	4b51      	ldr	r3, [pc, #324]	@ (8005f4c <HAL_I2C_Master_Transmit+0x24c>)
 8005e06:	9300      	str	r3, [sp, #0]
 8005e08:	0023      	movs	r3, r4
 8005e0a:	f000 fc45 	bl	8006698 <I2C_TransferConfig>
 8005e0e:	e06f      	b.n	8005ef0 <HAL_I2C_Master_Transmit+0x1f0>
    }
    else
    {
      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode,
 8005e10:	68fb      	ldr	r3, [r7, #12]
 8005e12:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005e14:	b2da      	uxtb	r2, r3
 8005e16:	697c      	ldr	r4, [r7, #20]
 8005e18:	230a      	movs	r3, #10
 8005e1a:	18fb      	adds	r3, r7, r3
 8005e1c:	8819      	ldrh	r1, [r3, #0]
 8005e1e:	68f8      	ldr	r0, [r7, #12]
 8005e20:	4b4a      	ldr	r3, [pc, #296]	@ (8005f4c <HAL_I2C_Master_Transmit+0x24c>)
 8005e22:	9300      	str	r3, [sp, #0]
 8005e24:	0023      	movs	r3, r4
 8005e26:	f000 fc37 	bl	8006698 <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 8005e2a:	e061      	b.n	8005ef0 <HAL_I2C_Master_Transmit+0x1f0>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005e2c:	693a      	ldr	r2, [r7, #16]
 8005e2e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005e30:	68fb      	ldr	r3, [r7, #12]
 8005e32:	0018      	movs	r0, r3
 8005e34:	f000 fa10 	bl	8006258 <I2C_WaitOnTXISFlagUntilTimeout>
 8005e38:	1e03      	subs	r3, r0, #0
 8005e3a:	d001      	beq.n	8005e40 <HAL_I2C_Master_Transmit+0x140>
      {
        return HAL_ERROR;
 8005e3c:	2301      	movs	r3, #1
 8005e3e:	e081      	b.n	8005f44 <HAL_I2C_Master_Transmit+0x244>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8005e40:	68fb      	ldr	r3, [r7, #12]
 8005e42:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005e44:	781a      	ldrb	r2, [r3, #0]
 8005e46:	68fb      	ldr	r3, [r7, #12]
 8005e48:	681b      	ldr	r3, [r3, #0]
 8005e4a:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005e4c:	68fb      	ldr	r3, [r7, #12]
 8005e4e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005e50:	1c5a      	adds	r2, r3, #1
 8005e52:	68fb      	ldr	r3, [r7, #12]
 8005e54:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8005e56:	68fb      	ldr	r3, [r7, #12]
 8005e58:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005e5a:	b29b      	uxth	r3, r3
 8005e5c:	3b01      	subs	r3, #1
 8005e5e:	b29a      	uxth	r2, r3
 8005e60:	68fb      	ldr	r3, [r7, #12]
 8005e62:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8005e64:	68fb      	ldr	r3, [r7, #12]
 8005e66:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005e68:	3b01      	subs	r3, #1
 8005e6a:	b29a      	uxth	r2, r3
 8005e6c:	68fb      	ldr	r3, [r7, #12]
 8005e6e:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8005e70:	68fb      	ldr	r3, [r7, #12]
 8005e72:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005e74:	b29b      	uxth	r3, r3
 8005e76:	2b00      	cmp	r3, #0
 8005e78:	d03a      	beq.n	8005ef0 <HAL_I2C_Master_Transmit+0x1f0>
 8005e7a:	68fb      	ldr	r3, [r7, #12]
 8005e7c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005e7e:	2b00      	cmp	r3, #0
 8005e80:	d136      	bne.n	8005ef0 <HAL_I2C_Master_Transmit+0x1f0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8005e82:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005e84:	68f8      	ldr	r0, [r7, #12]
 8005e86:	693b      	ldr	r3, [r7, #16]
 8005e88:	9300      	str	r3, [sp, #0]
 8005e8a:	0013      	movs	r3, r2
 8005e8c:	2200      	movs	r2, #0
 8005e8e:	2180      	movs	r1, #128	@ 0x80
 8005e90:	f000 f98a 	bl	80061a8 <I2C_WaitOnFlagUntilTimeout>
 8005e94:	1e03      	subs	r3, r0, #0
 8005e96:	d001      	beq.n	8005e9c <HAL_I2C_Master_Transmit+0x19c>
        {
          return HAL_ERROR;
 8005e98:	2301      	movs	r3, #1
 8005e9a:	e053      	b.n	8005f44 <HAL_I2C_Master_Transmit+0x244>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8005e9c:	68fb      	ldr	r3, [r7, #12]
 8005e9e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005ea0:	b29b      	uxth	r3, r3
 8005ea2:	2bff      	cmp	r3, #255	@ 0xff
 8005ea4:	d911      	bls.n	8005eca <HAL_I2C_Master_Transmit+0x1ca>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8005ea6:	68fb      	ldr	r3, [r7, #12]
 8005ea8:	22ff      	movs	r2, #255	@ 0xff
 8005eaa:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8005eac:	68fb      	ldr	r3, [r7, #12]
 8005eae:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005eb0:	b2da      	uxtb	r2, r3
 8005eb2:	2380      	movs	r3, #128	@ 0x80
 8005eb4:	045c      	lsls	r4, r3, #17
 8005eb6:	230a      	movs	r3, #10
 8005eb8:	18fb      	adds	r3, r7, r3
 8005eba:	8819      	ldrh	r1, [r3, #0]
 8005ebc:	68f8      	ldr	r0, [r7, #12]
 8005ebe:	2300      	movs	r3, #0
 8005ec0:	9300      	str	r3, [sp, #0]
 8005ec2:	0023      	movs	r3, r4
 8005ec4:	f000 fbe8 	bl	8006698 <I2C_TransferConfig>
 8005ec8:	e012      	b.n	8005ef0 <HAL_I2C_Master_Transmit+0x1f0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8005eca:	68fb      	ldr	r3, [r7, #12]
 8005ecc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005ece:	b29a      	uxth	r2, r3
 8005ed0:	68fb      	ldr	r3, [r7, #12]
 8005ed2:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8005ed4:	68fb      	ldr	r3, [r7, #12]
 8005ed6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005ed8:	b2da      	uxtb	r2, r3
 8005eda:	2380      	movs	r3, #128	@ 0x80
 8005edc:	049c      	lsls	r4, r3, #18
 8005ede:	230a      	movs	r3, #10
 8005ee0:	18fb      	adds	r3, r7, r3
 8005ee2:	8819      	ldrh	r1, [r3, #0]
 8005ee4:	68f8      	ldr	r0, [r7, #12]
 8005ee6:	2300      	movs	r3, #0
 8005ee8:	9300      	str	r3, [sp, #0]
 8005eea:	0023      	movs	r3, r4
 8005eec:	f000 fbd4 	bl	8006698 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8005ef0:	68fb      	ldr	r3, [r7, #12]
 8005ef2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005ef4:	b29b      	uxth	r3, r3
 8005ef6:	2b00      	cmp	r3, #0
 8005ef8:	d198      	bne.n	8005e2c <HAL_I2C_Master_Transmit+0x12c>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005efa:	693a      	ldr	r2, [r7, #16]
 8005efc:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005efe:	68fb      	ldr	r3, [r7, #12]
 8005f00:	0018      	movs	r0, r3
 8005f02:	f000 f9ef 	bl	80062e4 <I2C_WaitOnSTOPFlagUntilTimeout>
 8005f06:	1e03      	subs	r3, r0, #0
 8005f08:	d001      	beq.n	8005f0e <HAL_I2C_Master_Transmit+0x20e>
    {
      return HAL_ERROR;
 8005f0a:	2301      	movs	r3, #1
 8005f0c:	e01a      	b.n	8005f44 <HAL_I2C_Master_Transmit+0x244>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005f0e:	68fb      	ldr	r3, [r7, #12]
 8005f10:	681b      	ldr	r3, [r3, #0]
 8005f12:	2220      	movs	r2, #32
 8005f14:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8005f16:	68fb      	ldr	r3, [r7, #12]
 8005f18:	681b      	ldr	r3, [r3, #0]
 8005f1a:	685a      	ldr	r2, [r3, #4]
 8005f1c:	68fb      	ldr	r3, [r7, #12]
 8005f1e:	681b      	ldr	r3, [r3, #0]
 8005f20:	490b      	ldr	r1, [pc, #44]	@ (8005f50 <HAL_I2C_Master_Transmit+0x250>)
 8005f22:	400a      	ands	r2, r1
 8005f24:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8005f26:	68fb      	ldr	r3, [r7, #12]
 8005f28:	2241      	movs	r2, #65	@ 0x41
 8005f2a:	2120      	movs	r1, #32
 8005f2c:	5499      	strb	r1, [r3, r2]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8005f2e:	68fb      	ldr	r3, [r7, #12]
 8005f30:	2242      	movs	r2, #66	@ 0x42
 8005f32:	2100      	movs	r1, #0
 8005f34:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005f36:	68fb      	ldr	r3, [r7, #12]
 8005f38:	2240      	movs	r2, #64	@ 0x40
 8005f3a:	2100      	movs	r1, #0
 8005f3c:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8005f3e:	2300      	movs	r3, #0
 8005f40:	e000      	b.n	8005f44 <HAL_I2C_Master_Transmit+0x244>
  }
  else
  {
    return HAL_BUSY;
 8005f42:	2302      	movs	r3, #2
  }
}
 8005f44:	0018      	movs	r0, r3
 8005f46:	46bd      	mov	sp, r7
 8005f48:	b007      	add	sp, #28
 8005f4a:	bd90      	pop	{r4, r7, pc}
 8005f4c:	80002000 	.word	0x80002000
 8005f50:	fe00e800 	.word	0xfe00e800

08005f54 <HAL_I2C_Master_Receive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                         uint16_t Size, uint32_t Timeout)
{
 8005f54:	b590      	push	{r4, r7, lr}
 8005f56:	b089      	sub	sp, #36	@ 0x24
 8005f58:	af02      	add	r7, sp, #8
 8005f5a:	60f8      	str	r0, [r7, #12]
 8005f5c:	0008      	movs	r0, r1
 8005f5e:	607a      	str	r2, [r7, #4]
 8005f60:	0019      	movs	r1, r3
 8005f62:	230a      	movs	r3, #10
 8005f64:	18fb      	adds	r3, r7, r3
 8005f66:	1c02      	adds	r2, r0, #0
 8005f68:	801a      	strh	r2, [r3, #0]
 8005f6a:	2308      	movs	r3, #8
 8005f6c:	18fb      	adds	r3, r7, r3
 8005f6e:	1c0a      	adds	r2, r1, #0
 8005f70:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005f72:	68fb      	ldr	r3, [r7, #12]
 8005f74:	2241      	movs	r2, #65	@ 0x41
 8005f76:	5c9b      	ldrb	r3, [r3, r2]
 8005f78:	b2db      	uxtb	r3, r3
 8005f7a:	2b20      	cmp	r3, #32
 8005f7c:	d000      	beq.n	8005f80 <HAL_I2C_Master_Receive+0x2c>
 8005f7e:	e0e8      	b.n	8006152 <HAL_I2C_Master_Receive+0x1fe>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005f80:	68fb      	ldr	r3, [r7, #12]
 8005f82:	2240      	movs	r2, #64	@ 0x40
 8005f84:	5c9b      	ldrb	r3, [r3, r2]
 8005f86:	2b01      	cmp	r3, #1
 8005f88:	d101      	bne.n	8005f8e <HAL_I2C_Master_Receive+0x3a>
 8005f8a:	2302      	movs	r3, #2
 8005f8c:	e0e2      	b.n	8006154 <HAL_I2C_Master_Receive+0x200>
 8005f8e:	68fb      	ldr	r3, [r7, #12]
 8005f90:	2240      	movs	r2, #64	@ 0x40
 8005f92:	2101      	movs	r1, #1
 8005f94:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8005f96:	f7ff fb6f 	bl	8005678 <HAL_GetTick>
 8005f9a:	0003      	movs	r3, r0
 8005f9c:	617b      	str	r3, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8005f9e:	2380      	movs	r3, #128	@ 0x80
 8005fa0:	0219      	lsls	r1, r3, #8
 8005fa2:	68f8      	ldr	r0, [r7, #12]
 8005fa4:	697b      	ldr	r3, [r7, #20]
 8005fa6:	9300      	str	r3, [sp, #0]
 8005fa8:	2319      	movs	r3, #25
 8005faa:	2201      	movs	r2, #1
 8005fac:	f000 f8fc 	bl	80061a8 <I2C_WaitOnFlagUntilTimeout>
 8005fb0:	1e03      	subs	r3, r0, #0
 8005fb2:	d001      	beq.n	8005fb8 <HAL_I2C_Master_Receive+0x64>
    {
      return HAL_ERROR;
 8005fb4:	2301      	movs	r3, #1
 8005fb6:	e0cd      	b.n	8006154 <HAL_I2C_Master_Receive+0x200>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8005fb8:	68fb      	ldr	r3, [r7, #12]
 8005fba:	2241      	movs	r2, #65	@ 0x41
 8005fbc:	2122      	movs	r1, #34	@ 0x22
 8005fbe:	5499      	strb	r1, [r3, r2]
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8005fc0:	68fb      	ldr	r3, [r7, #12]
 8005fc2:	2242      	movs	r2, #66	@ 0x42
 8005fc4:	2110      	movs	r1, #16
 8005fc6:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005fc8:	68fb      	ldr	r3, [r7, #12]
 8005fca:	2200      	movs	r2, #0
 8005fcc:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8005fce:	68fb      	ldr	r3, [r7, #12]
 8005fd0:	687a      	ldr	r2, [r7, #4]
 8005fd2:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8005fd4:	68fb      	ldr	r3, [r7, #12]
 8005fd6:	2208      	movs	r2, #8
 8005fd8:	18ba      	adds	r2, r7, r2
 8005fda:	8812      	ldrh	r2, [r2, #0]
 8005fdc:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8005fde:	68fb      	ldr	r3, [r7, #12]
 8005fe0:	2200      	movs	r2, #0
 8005fe2:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8005fe4:	68fb      	ldr	r3, [r7, #12]
 8005fe6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005fe8:	b29b      	uxth	r3, r3
 8005fea:	2bff      	cmp	r3, #255	@ 0xff
 8005fec:	d911      	bls.n	8006012 <HAL_I2C_Master_Receive+0xbe>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8005fee:	68fb      	ldr	r3, [r7, #12]
 8005ff0:	22ff      	movs	r2, #255	@ 0xff
 8005ff2:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8005ff4:	68fb      	ldr	r3, [r7, #12]
 8005ff6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005ff8:	b2da      	uxtb	r2, r3
 8005ffa:	2380      	movs	r3, #128	@ 0x80
 8005ffc:	045c      	lsls	r4, r3, #17
 8005ffe:	230a      	movs	r3, #10
 8006000:	18fb      	adds	r3, r7, r3
 8006002:	8819      	ldrh	r1, [r3, #0]
 8006004:	68f8      	ldr	r0, [r7, #12]
 8006006:	4b55      	ldr	r3, [pc, #340]	@ (800615c <HAL_I2C_Master_Receive+0x208>)
 8006008:	9300      	str	r3, [sp, #0]
 800600a:	0023      	movs	r3, r4
 800600c:	f000 fb44 	bl	8006698 <I2C_TransferConfig>
 8006010:	e076      	b.n	8006100 <HAL_I2C_Master_Receive+0x1ac>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8006012:	68fb      	ldr	r3, [r7, #12]
 8006014:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006016:	b29a      	uxth	r2, r3
 8006018:	68fb      	ldr	r3, [r7, #12]
 800601a:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800601c:	68fb      	ldr	r3, [r7, #12]
 800601e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006020:	b2da      	uxtb	r2, r3
 8006022:	2380      	movs	r3, #128	@ 0x80
 8006024:	049c      	lsls	r4, r3, #18
 8006026:	230a      	movs	r3, #10
 8006028:	18fb      	adds	r3, r7, r3
 800602a:	8819      	ldrh	r1, [r3, #0]
 800602c:	68f8      	ldr	r0, [r7, #12]
 800602e:	4b4b      	ldr	r3, [pc, #300]	@ (800615c <HAL_I2C_Master_Receive+0x208>)
 8006030:	9300      	str	r3, [sp, #0]
 8006032:	0023      	movs	r3, r4
 8006034:	f000 fb30 	bl	8006698 <I2C_TransferConfig>
                         I2C_GENERATE_START_READ);
    }

    while (hi2c->XferCount > 0U)
 8006038:	e062      	b.n	8006100 <HAL_I2C_Master_Receive+0x1ac>
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800603a:	697a      	ldr	r2, [r7, #20]
 800603c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800603e:	68fb      	ldr	r3, [r7, #12]
 8006040:	0018      	movs	r0, r3
 8006042:	f000 f993 	bl	800636c <I2C_WaitOnRXNEFlagUntilTimeout>
 8006046:	1e03      	subs	r3, r0, #0
 8006048:	d001      	beq.n	800604e <HAL_I2C_Master_Receive+0xfa>
      {
        return HAL_ERROR;
 800604a:	2301      	movs	r3, #1
 800604c:	e082      	b.n	8006154 <HAL_I2C_Master_Receive+0x200>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800604e:	68fb      	ldr	r3, [r7, #12]
 8006050:	681b      	ldr	r3, [r3, #0]
 8006052:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8006054:	68fb      	ldr	r3, [r7, #12]
 8006056:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006058:	b2d2      	uxtb	r2, r2
 800605a:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800605c:	68fb      	ldr	r3, [r7, #12]
 800605e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006060:	1c5a      	adds	r2, r3, #1
 8006062:	68fb      	ldr	r3, [r7, #12]
 8006064:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8006066:	68fb      	ldr	r3, [r7, #12]
 8006068:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800606a:	3b01      	subs	r3, #1
 800606c:	b29a      	uxth	r2, r3
 800606e:	68fb      	ldr	r3, [r7, #12]
 8006070:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8006072:	68fb      	ldr	r3, [r7, #12]
 8006074:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006076:	b29b      	uxth	r3, r3
 8006078:	3b01      	subs	r3, #1
 800607a:	b29a      	uxth	r2, r3
 800607c:	68fb      	ldr	r3, [r7, #12]
 800607e:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8006080:	68fb      	ldr	r3, [r7, #12]
 8006082:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006084:	b29b      	uxth	r3, r3
 8006086:	2b00      	cmp	r3, #0
 8006088:	d03a      	beq.n	8006100 <HAL_I2C_Master_Receive+0x1ac>
 800608a:	68fb      	ldr	r3, [r7, #12]
 800608c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800608e:	2b00      	cmp	r3, #0
 8006090:	d136      	bne.n	8006100 <HAL_I2C_Master_Receive+0x1ac>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8006092:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8006094:	68f8      	ldr	r0, [r7, #12]
 8006096:	697b      	ldr	r3, [r7, #20]
 8006098:	9300      	str	r3, [sp, #0]
 800609a:	0013      	movs	r3, r2
 800609c:	2200      	movs	r2, #0
 800609e:	2180      	movs	r1, #128	@ 0x80
 80060a0:	f000 f882 	bl	80061a8 <I2C_WaitOnFlagUntilTimeout>
 80060a4:	1e03      	subs	r3, r0, #0
 80060a6:	d001      	beq.n	80060ac <HAL_I2C_Master_Receive+0x158>
        {
          return HAL_ERROR;
 80060a8:	2301      	movs	r3, #1
 80060aa:	e053      	b.n	8006154 <HAL_I2C_Master_Receive+0x200>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80060ac:	68fb      	ldr	r3, [r7, #12]
 80060ae:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80060b0:	b29b      	uxth	r3, r3
 80060b2:	2bff      	cmp	r3, #255	@ 0xff
 80060b4:	d911      	bls.n	80060da <HAL_I2C_Master_Receive+0x186>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80060b6:	68fb      	ldr	r3, [r7, #12]
 80060b8:	22ff      	movs	r2, #255	@ 0xff
 80060ba:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80060bc:	68fb      	ldr	r3, [r7, #12]
 80060be:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80060c0:	b2da      	uxtb	r2, r3
 80060c2:	2380      	movs	r3, #128	@ 0x80
 80060c4:	045c      	lsls	r4, r3, #17
 80060c6:	230a      	movs	r3, #10
 80060c8:	18fb      	adds	r3, r7, r3
 80060ca:	8819      	ldrh	r1, [r3, #0]
 80060cc:	68f8      	ldr	r0, [r7, #12]
 80060ce:	2300      	movs	r3, #0
 80060d0:	9300      	str	r3, [sp, #0]
 80060d2:	0023      	movs	r3, r4
 80060d4:	f000 fae0 	bl	8006698 <I2C_TransferConfig>
 80060d8:	e012      	b.n	8006100 <HAL_I2C_Master_Receive+0x1ac>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80060da:	68fb      	ldr	r3, [r7, #12]
 80060dc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80060de:	b29a      	uxth	r2, r3
 80060e0:	68fb      	ldr	r3, [r7, #12]
 80060e2:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80060e4:	68fb      	ldr	r3, [r7, #12]
 80060e6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80060e8:	b2da      	uxtb	r2, r3
 80060ea:	2380      	movs	r3, #128	@ 0x80
 80060ec:	049c      	lsls	r4, r3, #18
 80060ee:	230a      	movs	r3, #10
 80060f0:	18fb      	adds	r3, r7, r3
 80060f2:	8819      	ldrh	r1, [r3, #0]
 80060f4:	68f8      	ldr	r0, [r7, #12]
 80060f6:	2300      	movs	r3, #0
 80060f8:	9300      	str	r3, [sp, #0]
 80060fa:	0023      	movs	r3, r4
 80060fc:	f000 facc 	bl	8006698 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8006100:	68fb      	ldr	r3, [r7, #12]
 8006102:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006104:	b29b      	uxth	r3, r3
 8006106:	2b00      	cmp	r3, #0
 8006108:	d197      	bne.n	800603a <HAL_I2C_Master_Receive+0xe6>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800610a:	697a      	ldr	r2, [r7, #20]
 800610c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800610e:	68fb      	ldr	r3, [r7, #12]
 8006110:	0018      	movs	r0, r3
 8006112:	f000 f8e7 	bl	80062e4 <I2C_WaitOnSTOPFlagUntilTimeout>
 8006116:	1e03      	subs	r3, r0, #0
 8006118:	d001      	beq.n	800611e <HAL_I2C_Master_Receive+0x1ca>
    {
      return HAL_ERROR;
 800611a:	2301      	movs	r3, #1
 800611c:	e01a      	b.n	8006154 <HAL_I2C_Master_Receive+0x200>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800611e:	68fb      	ldr	r3, [r7, #12]
 8006120:	681b      	ldr	r3, [r3, #0]
 8006122:	2220      	movs	r2, #32
 8006124:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8006126:	68fb      	ldr	r3, [r7, #12]
 8006128:	681b      	ldr	r3, [r3, #0]
 800612a:	685a      	ldr	r2, [r3, #4]
 800612c:	68fb      	ldr	r3, [r7, #12]
 800612e:	681b      	ldr	r3, [r3, #0]
 8006130:	490b      	ldr	r1, [pc, #44]	@ (8006160 <HAL_I2C_Master_Receive+0x20c>)
 8006132:	400a      	ands	r2, r1
 8006134:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8006136:	68fb      	ldr	r3, [r7, #12]
 8006138:	2241      	movs	r2, #65	@ 0x41
 800613a:	2120      	movs	r1, #32
 800613c:	5499      	strb	r1, [r3, r2]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800613e:	68fb      	ldr	r3, [r7, #12]
 8006140:	2242      	movs	r2, #66	@ 0x42
 8006142:	2100      	movs	r1, #0
 8006144:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006146:	68fb      	ldr	r3, [r7, #12]
 8006148:	2240      	movs	r2, #64	@ 0x40
 800614a:	2100      	movs	r1, #0
 800614c:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 800614e:	2300      	movs	r3, #0
 8006150:	e000      	b.n	8006154 <HAL_I2C_Master_Receive+0x200>
  }
  else
  {
    return HAL_BUSY;
 8006152:	2302      	movs	r3, #2
  }
}
 8006154:	0018      	movs	r0, r3
 8006156:	46bd      	mov	sp, r7
 8006158:	b007      	add	sp, #28
 800615a:	bd90      	pop	{r4, r7, pc}
 800615c:	80002400 	.word	0x80002400
 8006160:	fe00e800 	.word	0xfe00e800

08006164 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8006164:	b580      	push	{r7, lr}
 8006166:	b082      	sub	sp, #8
 8006168:	af00      	add	r7, sp, #0
 800616a:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 800616c:	687b      	ldr	r3, [r7, #4]
 800616e:	681b      	ldr	r3, [r3, #0]
 8006170:	699b      	ldr	r3, [r3, #24]
 8006172:	2202      	movs	r2, #2
 8006174:	4013      	ands	r3, r2
 8006176:	2b02      	cmp	r3, #2
 8006178:	d103      	bne.n	8006182 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 800617a:	687b      	ldr	r3, [r7, #4]
 800617c:	681b      	ldr	r3, [r3, #0]
 800617e:	2200      	movs	r2, #0
 8006180:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8006182:	687b      	ldr	r3, [r7, #4]
 8006184:	681b      	ldr	r3, [r3, #0]
 8006186:	699b      	ldr	r3, [r3, #24]
 8006188:	2201      	movs	r2, #1
 800618a:	4013      	ands	r3, r2
 800618c:	2b01      	cmp	r3, #1
 800618e:	d007      	beq.n	80061a0 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8006190:	687b      	ldr	r3, [r7, #4]
 8006192:	681b      	ldr	r3, [r3, #0]
 8006194:	699a      	ldr	r2, [r3, #24]
 8006196:	687b      	ldr	r3, [r7, #4]
 8006198:	681b      	ldr	r3, [r3, #0]
 800619a:	2101      	movs	r1, #1
 800619c:	430a      	orrs	r2, r1
 800619e:	619a      	str	r2, [r3, #24]
  }
}
 80061a0:	46c0      	nop			@ (mov r8, r8)
 80061a2:	46bd      	mov	sp, r7
 80061a4:	b002      	add	sp, #8
 80061a6:	bd80      	pop	{r7, pc}

080061a8 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 80061a8:	b580      	push	{r7, lr}
 80061aa:	b084      	sub	sp, #16
 80061ac:	af00      	add	r7, sp, #0
 80061ae:	60f8      	str	r0, [r7, #12]
 80061b0:	60b9      	str	r1, [r7, #8]
 80061b2:	603b      	str	r3, [r7, #0]
 80061b4:	1dfb      	adds	r3, r7, #7
 80061b6:	701a      	strb	r2, [r3, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80061b8:	e03a      	b.n	8006230 <I2C_WaitOnFlagUntilTimeout+0x88>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80061ba:	69ba      	ldr	r2, [r7, #24]
 80061bc:	6839      	ldr	r1, [r7, #0]
 80061be:	68fb      	ldr	r3, [r7, #12]
 80061c0:	0018      	movs	r0, r3
 80061c2:	f000 f971 	bl	80064a8 <I2C_IsErrorOccurred>
 80061c6:	1e03      	subs	r3, r0, #0
 80061c8:	d001      	beq.n	80061ce <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 80061ca:	2301      	movs	r3, #1
 80061cc:	e040      	b.n	8006250 <I2C_WaitOnFlagUntilTimeout+0xa8>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80061ce:	683b      	ldr	r3, [r7, #0]
 80061d0:	3301      	adds	r3, #1
 80061d2:	d02d      	beq.n	8006230 <I2C_WaitOnFlagUntilTimeout+0x88>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80061d4:	f7ff fa50 	bl	8005678 <HAL_GetTick>
 80061d8:	0002      	movs	r2, r0
 80061da:	69bb      	ldr	r3, [r7, #24]
 80061dc:	1ad3      	subs	r3, r2, r3
 80061de:	683a      	ldr	r2, [r7, #0]
 80061e0:	429a      	cmp	r2, r3
 80061e2:	d302      	bcc.n	80061ea <I2C_WaitOnFlagUntilTimeout+0x42>
 80061e4:	683b      	ldr	r3, [r7, #0]
 80061e6:	2b00      	cmp	r3, #0
 80061e8:	d122      	bne.n	8006230 <I2C_WaitOnFlagUntilTimeout+0x88>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 80061ea:	68fb      	ldr	r3, [r7, #12]
 80061ec:	681b      	ldr	r3, [r3, #0]
 80061ee:	699b      	ldr	r3, [r3, #24]
 80061f0:	68ba      	ldr	r2, [r7, #8]
 80061f2:	4013      	ands	r3, r2
 80061f4:	68ba      	ldr	r2, [r7, #8]
 80061f6:	1ad3      	subs	r3, r2, r3
 80061f8:	425a      	negs	r2, r3
 80061fa:	4153      	adcs	r3, r2
 80061fc:	b2db      	uxtb	r3, r3
 80061fe:	001a      	movs	r2, r3
 8006200:	1dfb      	adds	r3, r7, #7
 8006202:	781b      	ldrb	r3, [r3, #0]
 8006204:	429a      	cmp	r2, r3
 8006206:	d113      	bne.n	8006230 <I2C_WaitOnFlagUntilTimeout+0x88>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8006208:	68fb      	ldr	r3, [r7, #12]
 800620a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800620c:	2220      	movs	r2, #32
 800620e:	431a      	orrs	r2, r3
 8006210:	68fb      	ldr	r3, [r7, #12]
 8006212:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8006214:	68fb      	ldr	r3, [r7, #12]
 8006216:	2241      	movs	r2, #65	@ 0x41
 8006218:	2120      	movs	r1, #32
 800621a:	5499      	strb	r1, [r3, r2]
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800621c:	68fb      	ldr	r3, [r7, #12]
 800621e:	2242      	movs	r2, #66	@ 0x42
 8006220:	2100      	movs	r1, #0
 8006222:	5499      	strb	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8006224:	68fb      	ldr	r3, [r7, #12]
 8006226:	2240      	movs	r2, #64	@ 0x40
 8006228:	2100      	movs	r1, #0
 800622a:	5499      	strb	r1, [r3, r2]
          return HAL_ERROR;
 800622c:	2301      	movs	r3, #1
 800622e:	e00f      	b.n	8006250 <I2C_WaitOnFlagUntilTimeout+0xa8>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8006230:	68fb      	ldr	r3, [r7, #12]
 8006232:	681b      	ldr	r3, [r3, #0]
 8006234:	699b      	ldr	r3, [r3, #24]
 8006236:	68ba      	ldr	r2, [r7, #8]
 8006238:	4013      	ands	r3, r2
 800623a:	68ba      	ldr	r2, [r7, #8]
 800623c:	1ad3      	subs	r3, r2, r3
 800623e:	425a      	negs	r2, r3
 8006240:	4153      	adcs	r3, r2
 8006242:	b2db      	uxtb	r3, r3
 8006244:	001a      	movs	r2, r3
 8006246:	1dfb      	adds	r3, r7, #7
 8006248:	781b      	ldrb	r3, [r3, #0]
 800624a:	429a      	cmp	r2, r3
 800624c:	d0b5      	beq.n	80061ba <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800624e:	2300      	movs	r3, #0
}
 8006250:	0018      	movs	r0, r3
 8006252:	46bd      	mov	sp, r7
 8006254:	b004      	add	sp, #16
 8006256:	bd80      	pop	{r7, pc}

08006258 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8006258:	b580      	push	{r7, lr}
 800625a:	b084      	sub	sp, #16
 800625c:	af00      	add	r7, sp, #0
 800625e:	60f8      	str	r0, [r7, #12]
 8006260:	60b9      	str	r1, [r7, #8]
 8006262:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8006264:	e032      	b.n	80062cc <I2C_WaitOnTXISFlagUntilTimeout+0x74>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8006266:	687a      	ldr	r2, [r7, #4]
 8006268:	68b9      	ldr	r1, [r7, #8]
 800626a:	68fb      	ldr	r3, [r7, #12]
 800626c:	0018      	movs	r0, r3
 800626e:	f000 f91b 	bl	80064a8 <I2C_IsErrorOccurred>
 8006272:	1e03      	subs	r3, r0, #0
 8006274:	d001      	beq.n	800627a <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8006276:	2301      	movs	r3, #1
 8006278:	e030      	b.n	80062dc <I2C_WaitOnTXISFlagUntilTimeout+0x84>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800627a:	68bb      	ldr	r3, [r7, #8]
 800627c:	3301      	adds	r3, #1
 800627e:	d025      	beq.n	80062cc <I2C_WaitOnTXISFlagUntilTimeout+0x74>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006280:	f7ff f9fa 	bl	8005678 <HAL_GetTick>
 8006284:	0002      	movs	r2, r0
 8006286:	687b      	ldr	r3, [r7, #4]
 8006288:	1ad3      	subs	r3, r2, r3
 800628a:	68ba      	ldr	r2, [r7, #8]
 800628c:	429a      	cmp	r2, r3
 800628e:	d302      	bcc.n	8006296 <I2C_WaitOnTXISFlagUntilTimeout+0x3e>
 8006290:	68bb      	ldr	r3, [r7, #8]
 8006292:	2b00      	cmp	r3, #0
 8006294:	d11a      	bne.n	80062cc <I2C_WaitOnTXISFlagUntilTimeout+0x74>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 8006296:	68fb      	ldr	r3, [r7, #12]
 8006298:	681b      	ldr	r3, [r3, #0]
 800629a:	699b      	ldr	r3, [r3, #24]
 800629c:	2202      	movs	r2, #2
 800629e:	4013      	ands	r3, r2
 80062a0:	2b02      	cmp	r3, #2
 80062a2:	d013      	beq.n	80062cc <I2C_WaitOnTXISFlagUntilTimeout+0x74>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80062a4:	68fb      	ldr	r3, [r7, #12]
 80062a6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80062a8:	2220      	movs	r2, #32
 80062aa:	431a      	orrs	r2, r3
 80062ac:	68fb      	ldr	r3, [r7, #12]
 80062ae:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80062b0:	68fb      	ldr	r3, [r7, #12]
 80062b2:	2241      	movs	r2, #65	@ 0x41
 80062b4:	2120      	movs	r1, #32
 80062b6:	5499      	strb	r1, [r3, r2]
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80062b8:	68fb      	ldr	r3, [r7, #12]
 80062ba:	2242      	movs	r2, #66	@ 0x42
 80062bc:	2100      	movs	r1, #0
 80062be:	5499      	strb	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80062c0:	68fb      	ldr	r3, [r7, #12]
 80062c2:	2240      	movs	r2, #64	@ 0x40
 80062c4:	2100      	movs	r1, #0
 80062c6:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 80062c8:	2301      	movs	r3, #1
 80062ca:	e007      	b.n	80062dc <I2C_WaitOnTXISFlagUntilTimeout+0x84>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80062cc:	68fb      	ldr	r3, [r7, #12]
 80062ce:	681b      	ldr	r3, [r3, #0]
 80062d0:	699b      	ldr	r3, [r3, #24]
 80062d2:	2202      	movs	r2, #2
 80062d4:	4013      	ands	r3, r2
 80062d6:	2b02      	cmp	r3, #2
 80062d8:	d1c5      	bne.n	8006266 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80062da:	2300      	movs	r3, #0
}
 80062dc:	0018      	movs	r0, r3
 80062de:	46bd      	mov	sp, r7
 80062e0:	b004      	add	sp, #16
 80062e2:	bd80      	pop	{r7, pc}

080062e4 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80062e4:	b580      	push	{r7, lr}
 80062e6:	b084      	sub	sp, #16
 80062e8:	af00      	add	r7, sp, #0
 80062ea:	60f8      	str	r0, [r7, #12]
 80062ec:	60b9      	str	r1, [r7, #8]
 80062ee:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80062f0:	e02f      	b.n	8006352 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80062f2:	687a      	ldr	r2, [r7, #4]
 80062f4:	68b9      	ldr	r1, [r7, #8]
 80062f6:	68fb      	ldr	r3, [r7, #12]
 80062f8:	0018      	movs	r0, r3
 80062fa:	f000 f8d5 	bl	80064a8 <I2C_IsErrorOccurred>
 80062fe:	1e03      	subs	r3, r0, #0
 8006300:	d001      	beq.n	8006306 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8006302:	2301      	movs	r3, #1
 8006304:	e02d      	b.n	8006362 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006306:	f7ff f9b7 	bl	8005678 <HAL_GetTick>
 800630a:	0002      	movs	r2, r0
 800630c:	687b      	ldr	r3, [r7, #4]
 800630e:	1ad3      	subs	r3, r2, r3
 8006310:	68ba      	ldr	r2, [r7, #8]
 8006312:	429a      	cmp	r2, r3
 8006314:	d302      	bcc.n	800631c <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8006316:	68bb      	ldr	r3, [r7, #8]
 8006318:	2b00      	cmp	r3, #0
 800631a:	d11a      	bne.n	8006352 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 800631c:	68fb      	ldr	r3, [r7, #12]
 800631e:	681b      	ldr	r3, [r3, #0]
 8006320:	699b      	ldr	r3, [r3, #24]
 8006322:	2220      	movs	r2, #32
 8006324:	4013      	ands	r3, r2
 8006326:	2b20      	cmp	r3, #32
 8006328:	d013      	beq.n	8006352 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800632a:	68fb      	ldr	r3, [r7, #12]
 800632c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800632e:	2220      	movs	r2, #32
 8006330:	431a      	orrs	r2, r3
 8006332:	68fb      	ldr	r3, [r7, #12]
 8006334:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8006336:	68fb      	ldr	r3, [r7, #12]
 8006338:	2241      	movs	r2, #65	@ 0x41
 800633a:	2120      	movs	r1, #32
 800633c:	5499      	strb	r1, [r3, r2]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800633e:	68fb      	ldr	r3, [r7, #12]
 8006340:	2242      	movs	r2, #66	@ 0x42
 8006342:	2100      	movs	r1, #0
 8006344:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8006346:	68fb      	ldr	r3, [r7, #12]
 8006348:	2240      	movs	r2, #64	@ 0x40
 800634a:	2100      	movs	r1, #0
 800634c:	5499      	strb	r1, [r3, r2]

        return HAL_ERROR;
 800634e:	2301      	movs	r3, #1
 8006350:	e007      	b.n	8006362 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8006352:	68fb      	ldr	r3, [r7, #12]
 8006354:	681b      	ldr	r3, [r3, #0]
 8006356:	699b      	ldr	r3, [r3, #24]
 8006358:	2220      	movs	r2, #32
 800635a:	4013      	ands	r3, r2
 800635c:	2b20      	cmp	r3, #32
 800635e:	d1c8      	bne.n	80062f2 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8006360:	2300      	movs	r3, #0
}
 8006362:	0018      	movs	r0, r3
 8006364:	46bd      	mov	sp, r7
 8006366:	b004      	add	sp, #16
 8006368:	bd80      	pop	{r7, pc}
	...

0800636c <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800636c:	b580      	push	{r7, lr}
 800636e:	b086      	sub	sp, #24
 8006370:	af00      	add	r7, sp, #0
 8006372:	60f8      	str	r0, [r7, #12]
 8006374:	60b9      	str	r1, [r7, #8]
 8006376:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006378:	2317      	movs	r3, #23
 800637a:	18fb      	adds	r3, r7, r3
 800637c:	2200      	movs	r2, #0
 800637e:	701a      	strb	r2, [r3, #0]

  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 8006380:	e07b      	b.n	800647a <I2C_WaitOnRXNEFlagUntilTimeout+0x10e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8006382:	687a      	ldr	r2, [r7, #4]
 8006384:	68b9      	ldr	r1, [r7, #8]
 8006386:	68fb      	ldr	r3, [r7, #12]
 8006388:	0018      	movs	r0, r3
 800638a:	f000 f88d 	bl	80064a8 <I2C_IsErrorOccurred>
 800638e:	1e03      	subs	r3, r0, #0
 8006390:	d003      	beq.n	800639a <I2C_WaitOnRXNEFlagUntilTimeout+0x2e>
    {
      status = HAL_ERROR;
 8006392:	2317      	movs	r3, #23
 8006394:	18fb      	adds	r3, r7, r3
 8006396:	2201      	movs	r2, #1
 8006398:	701a      	strb	r2, [r3, #0]
    }

    /* Check if a STOPF is detected */
    if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET) && (status == HAL_OK))
 800639a:	68fb      	ldr	r3, [r7, #12]
 800639c:	681b      	ldr	r3, [r3, #0]
 800639e:	699b      	ldr	r3, [r3, #24]
 80063a0:	2220      	movs	r2, #32
 80063a2:	4013      	ands	r3, r2
 80063a4:	2b20      	cmp	r3, #32
 80063a6:	d140      	bne.n	800642a <I2C_WaitOnRXNEFlagUntilTimeout+0xbe>
 80063a8:	2117      	movs	r1, #23
 80063aa:	187b      	adds	r3, r7, r1
 80063ac:	781b      	ldrb	r3, [r3, #0]
 80063ae:	2b00      	cmp	r3, #0
 80063b0:	d13b      	bne.n	800642a <I2C_WaitOnRXNEFlagUntilTimeout+0xbe>
    {
      /* Check if an RXNE is pending */
      /* Store Last receive data if any */
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 80063b2:	68fb      	ldr	r3, [r7, #12]
 80063b4:	681b      	ldr	r3, [r3, #0]
 80063b6:	699b      	ldr	r3, [r3, #24]
 80063b8:	2204      	movs	r2, #4
 80063ba:	4013      	ands	r3, r2
 80063bc:	2b04      	cmp	r3, #4
 80063be:	d106      	bne.n	80063ce <I2C_WaitOnRXNEFlagUntilTimeout+0x62>
 80063c0:	68fb      	ldr	r3, [r7, #12]
 80063c2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80063c4:	2b00      	cmp	r3, #0
 80063c6:	d002      	beq.n	80063ce <I2C_WaitOnRXNEFlagUntilTimeout+0x62>
      {
        /* Return HAL_OK */
        /* The Reading of data from RXDR will be done in caller function */
        status = HAL_OK;
 80063c8:	187b      	adds	r3, r7, r1
 80063ca:	2200      	movs	r2, #0
 80063cc:	701a      	strb	r2, [r3, #0]
      }

      /* Check a no-acknowledge have been detected */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80063ce:	68fb      	ldr	r3, [r7, #12]
 80063d0:	681b      	ldr	r3, [r3, #0]
 80063d2:	699b      	ldr	r3, [r3, #24]
 80063d4:	2210      	movs	r2, #16
 80063d6:	4013      	ands	r3, r2
 80063d8:	2b10      	cmp	r3, #16
 80063da:	d123      	bne.n	8006424 <I2C_WaitOnRXNEFlagUntilTimeout+0xb8>
      {
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80063dc:	68fb      	ldr	r3, [r7, #12]
 80063de:	681b      	ldr	r3, [r3, #0]
 80063e0:	2210      	movs	r2, #16
 80063e2:	61da      	str	r2, [r3, #28]
        hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 80063e4:	68fb      	ldr	r3, [r7, #12]
 80063e6:	2204      	movs	r2, #4
 80063e8:	645a      	str	r2, [r3, #68]	@ 0x44

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80063ea:	68fb      	ldr	r3, [r7, #12]
 80063ec:	681b      	ldr	r3, [r3, #0]
 80063ee:	2220      	movs	r2, #32
 80063f0:	61da      	str	r2, [r3, #28]

        /* Clear Configuration Register 2 */
        I2C_RESET_CR2(hi2c);
 80063f2:	68fb      	ldr	r3, [r7, #12]
 80063f4:	681b      	ldr	r3, [r3, #0]
 80063f6:	685a      	ldr	r2, [r3, #4]
 80063f8:	68fb      	ldr	r3, [r7, #12]
 80063fa:	681b      	ldr	r3, [r3, #0]
 80063fc:	4929      	ldr	r1, [pc, #164]	@ (80064a4 <I2C_WaitOnRXNEFlagUntilTimeout+0x138>)
 80063fe:	400a      	ands	r2, r1
 8006400:	605a      	str	r2, [r3, #4]

        hi2c->State = HAL_I2C_STATE_READY;
 8006402:	68fb      	ldr	r3, [r7, #12]
 8006404:	2241      	movs	r2, #65	@ 0x41
 8006406:	2120      	movs	r1, #32
 8006408:	5499      	strb	r1, [r3, r2]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800640a:	68fb      	ldr	r3, [r7, #12]
 800640c:	2242      	movs	r2, #66	@ 0x42
 800640e:	2100      	movs	r1, #0
 8006410:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8006412:	68fb      	ldr	r3, [r7, #12]
 8006414:	2240      	movs	r2, #64	@ 0x40
 8006416:	2100      	movs	r1, #0
 8006418:	5499      	strb	r1, [r3, r2]

        status = HAL_ERROR;
 800641a:	2317      	movs	r3, #23
 800641c:	18fb      	adds	r3, r7, r3
 800641e:	2201      	movs	r2, #1
 8006420:	701a      	strb	r2, [r3, #0]
 8006422:	e002      	b.n	800642a <I2C_WaitOnRXNEFlagUntilTimeout+0xbe>
      }
      else
      {
        hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006424:	68fb      	ldr	r3, [r7, #12]
 8006426:	2200      	movs	r2, #0
 8006428:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }

    /* Check for the Timeout */
    if ((((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U)) && (status == HAL_OK))
 800642a:	f7ff f925 	bl	8005678 <HAL_GetTick>
 800642e:	0002      	movs	r2, r0
 8006430:	687b      	ldr	r3, [r7, #4]
 8006432:	1ad3      	subs	r3, r2, r3
 8006434:	68ba      	ldr	r2, [r7, #8]
 8006436:	429a      	cmp	r2, r3
 8006438:	d302      	bcc.n	8006440 <I2C_WaitOnRXNEFlagUntilTimeout+0xd4>
 800643a:	68bb      	ldr	r3, [r7, #8]
 800643c:	2b00      	cmp	r3, #0
 800643e:	d11c      	bne.n	800647a <I2C_WaitOnRXNEFlagUntilTimeout+0x10e>
 8006440:	2017      	movs	r0, #23
 8006442:	183b      	adds	r3, r7, r0
 8006444:	781b      	ldrb	r3, [r3, #0]
 8006446:	2b00      	cmp	r3, #0
 8006448:	d117      	bne.n	800647a <I2C_WaitOnRXNEFlagUntilTimeout+0x10e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 800644a:	68fb      	ldr	r3, [r7, #12]
 800644c:	681b      	ldr	r3, [r3, #0]
 800644e:	699b      	ldr	r3, [r3, #24]
 8006450:	2204      	movs	r2, #4
 8006452:	4013      	ands	r3, r2
 8006454:	2b04      	cmp	r3, #4
 8006456:	d010      	beq.n	800647a <I2C_WaitOnRXNEFlagUntilTimeout+0x10e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8006458:	68fb      	ldr	r3, [r7, #12]
 800645a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800645c:	2220      	movs	r2, #32
 800645e:	431a      	orrs	r2, r3
 8006460:	68fb      	ldr	r3, [r7, #12]
 8006462:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8006464:	68fb      	ldr	r3, [r7, #12]
 8006466:	2241      	movs	r2, #65	@ 0x41
 8006468:	2120      	movs	r1, #32
 800646a:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800646c:	68fb      	ldr	r3, [r7, #12]
 800646e:	2240      	movs	r2, #64	@ 0x40
 8006470:	2100      	movs	r1, #0
 8006472:	5499      	strb	r1, [r3, r2]

        status = HAL_ERROR;
 8006474:	183b      	adds	r3, r7, r0
 8006476:	2201      	movs	r2, #1
 8006478:	701a      	strb	r2, [r3, #0]
  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 800647a:	68fb      	ldr	r3, [r7, #12]
 800647c:	681b      	ldr	r3, [r3, #0]
 800647e:	699b      	ldr	r3, [r3, #24]
 8006480:	2204      	movs	r2, #4
 8006482:	4013      	ands	r3, r2
 8006484:	2b04      	cmp	r3, #4
 8006486:	d005      	beq.n	8006494 <I2C_WaitOnRXNEFlagUntilTimeout+0x128>
 8006488:	2317      	movs	r3, #23
 800648a:	18fb      	adds	r3, r7, r3
 800648c:	781b      	ldrb	r3, [r3, #0]
 800648e:	2b00      	cmp	r3, #0
 8006490:	d100      	bne.n	8006494 <I2C_WaitOnRXNEFlagUntilTimeout+0x128>
 8006492:	e776      	b.n	8006382 <I2C_WaitOnRXNEFlagUntilTimeout+0x16>
      }
    }
  }
  return status;
 8006494:	2317      	movs	r3, #23
 8006496:	18fb      	adds	r3, r7, r3
 8006498:	781b      	ldrb	r3, [r3, #0]
}
 800649a:	0018      	movs	r0, r3
 800649c:	46bd      	mov	sp, r7
 800649e:	b006      	add	sp, #24
 80064a0:	bd80      	pop	{r7, pc}
 80064a2:	46c0      	nop			@ (mov r8, r8)
 80064a4:	fe00e800 	.word	0xfe00e800

080064a8 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80064a8:	b580      	push	{r7, lr}
 80064aa:	b08a      	sub	sp, #40	@ 0x28
 80064ac:	af00      	add	r7, sp, #0
 80064ae:	60f8      	str	r0, [r7, #12]
 80064b0:	60b9      	str	r1, [r7, #8]
 80064b2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80064b4:	2327      	movs	r3, #39	@ 0x27
 80064b6:	18fb      	adds	r3, r7, r3
 80064b8:	2200      	movs	r2, #0
 80064ba:	701a      	strb	r2, [r3, #0]
  uint32_t itflag   = hi2c->Instance->ISR;
 80064bc:	68fb      	ldr	r3, [r7, #12]
 80064be:	681b      	ldr	r3, [r3, #0]
 80064c0:	699b      	ldr	r3, [r3, #24]
 80064c2:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 80064c4:	2300      	movs	r3, #0
 80064c6:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 80064c8:	687b      	ldr	r3, [r7, #4]
 80064ca:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 80064cc:	69bb      	ldr	r3, [r7, #24]
 80064ce:	2210      	movs	r2, #16
 80064d0:	4013      	ands	r3, r2
 80064d2:	d100      	bne.n	80064d6 <I2C_IsErrorOccurred+0x2e>
 80064d4:	e079      	b.n	80065ca <I2C_IsErrorOccurred+0x122>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80064d6:	68fb      	ldr	r3, [r7, #12]
 80064d8:	681b      	ldr	r3, [r3, #0]
 80064da:	2210      	movs	r2, #16
 80064dc:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80064de:	e057      	b.n	8006590 <I2C_IsErrorOccurred+0xe8>
 80064e0:	2227      	movs	r2, #39	@ 0x27
 80064e2:	18bb      	adds	r3, r7, r2
 80064e4:	18ba      	adds	r2, r7, r2
 80064e6:	7812      	ldrb	r2, [r2, #0]
 80064e8:	701a      	strb	r2, [r3, #0]
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 80064ea:	68bb      	ldr	r3, [r7, #8]
 80064ec:	3301      	adds	r3, #1
 80064ee:	d04f      	beq.n	8006590 <I2C_IsErrorOccurred+0xe8>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80064f0:	f7ff f8c2 	bl	8005678 <HAL_GetTick>
 80064f4:	0002      	movs	r2, r0
 80064f6:	69fb      	ldr	r3, [r7, #28]
 80064f8:	1ad3      	subs	r3, r2, r3
 80064fa:	68ba      	ldr	r2, [r7, #8]
 80064fc:	429a      	cmp	r2, r3
 80064fe:	d302      	bcc.n	8006506 <I2C_IsErrorOccurred+0x5e>
 8006500:	68bb      	ldr	r3, [r7, #8]
 8006502:	2b00      	cmp	r3, #0
 8006504:	d144      	bne.n	8006590 <I2C_IsErrorOccurred+0xe8>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8006506:	68fb      	ldr	r3, [r7, #12]
 8006508:	681b      	ldr	r3, [r3, #0]
 800650a:	685a      	ldr	r2, [r3, #4]
 800650c:	2380      	movs	r3, #128	@ 0x80
 800650e:	01db      	lsls	r3, r3, #7
 8006510:	4013      	ands	r3, r2
 8006512:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8006514:	2013      	movs	r0, #19
 8006516:	183b      	adds	r3, r7, r0
 8006518:	68fa      	ldr	r2, [r7, #12]
 800651a:	2142      	movs	r1, #66	@ 0x42
 800651c:	5c52      	ldrb	r2, [r2, r1]
 800651e:	701a      	strb	r2, [r3, #0]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8006520:	68fb      	ldr	r3, [r7, #12]
 8006522:	681b      	ldr	r3, [r3, #0]
 8006524:	699a      	ldr	r2, [r3, #24]
 8006526:	2380      	movs	r3, #128	@ 0x80
 8006528:	021b      	lsls	r3, r3, #8
 800652a:	401a      	ands	r2, r3
 800652c:	2380      	movs	r3, #128	@ 0x80
 800652e:	021b      	lsls	r3, r3, #8
 8006530:	429a      	cmp	r2, r3
 8006532:	d126      	bne.n	8006582 <I2C_IsErrorOccurred+0xda>
 8006534:	697a      	ldr	r2, [r7, #20]
 8006536:	2380      	movs	r3, #128	@ 0x80
 8006538:	01db      	lsls	r3, r3, #7
 800653a:	429a      	cmp	r2, r3
 800653c:	d021      	beq.n	8006582 <I2C_IsErrorOccurred+0xda>
              (tmp1 != I2C_CR2_STOP) && \
 800653e:	183b      	adds	r3, r7, r0
 8006540:	781b      	ldrb	r3, [r3, #0]
 8006542:	2b20      	cmp	r3, #32
 8006544:	d01d      	beq.n	8006582 <I2C_IsErrorOccurred+0xda>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8006546:	68fb      	ldr	r3, [r7, #12]
 8006548:	681b      	ldr	r3, [r3, #0]
 800654a:	685a      	ldr	r2, [r3, #4]
 800654c:	68fb      	ldr	r3, [r7, #12]
 800654e:	681b      	ldr	r3, [r3, #0]
 8006550:	2180      	movs	r1, #128	@ 0x80
 8006552:	01c9      	lsls	r1, r1, #7
 8006554:	430a      	orrs	r2, r1
 8006556:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8006558:	f7ff f88e 	bl	8005678 <HAL_GetTick>
 800655c:	0003      	movs	r3, r0
 800655e:	61fb      	str	r3, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8006560:	e00f      	b.n	8006582 <I2C_IsErrorOccurred+0xda>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8006562:	f7ff f889 	bl	8005678 <HAL_GetTick>
 8006566:	0002      	movs	r2, r0
 8006568:	69fb      	ldr	r3, [r7, #28]
 800656a:	1ad3      	subs	r3, r2, r3
 800656c:	2b19      	cmp	r3, #25
 800656e:	d908      	bls.n	8006582 <I2C_IsErrorOccurred+0xda>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8006570:	6a3b      	ldr	r3, [r7, #32]
 8006572:	2220      	movs	r2, #32
 8006574:	4313      	orrs	r3, r2
 8006576:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8006578:	2327      	movs	r3, #39	@ 0x27
 800657a:	18fb      	adds	r3, r7, r3
 800657c:	2201      	movs	r2, #1
 800657e:	701a      	strb	r2, [r3, #0]

              break;
 8006580:	e006      	b.n	8006590 <I2C_IsErrorOccurred+0xe8>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8006582:	68fb      	ldr	r3, [r7, #12]
 8006584:	681b      	ldr	r3, [r3, #0]
 8006586:	699b      	ldr	r3, [r3, #24]
 8006588:	2220      	movs	r2, #32
 800658a:	4013      	ands	r3, r2
 800658c:	2b20      	cmp	r3, #32
 800658e:	d1e8      	bne.n	8006562 <I2C_IsErrorOccurred+0xba>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8006590:	68fb      	ldr	r3, [r7, #12]
 8006592:	681b      	ldr	r3, [r3, #0]
 8006594:	699b      	ldr	r3, [r3, #24]
 8006596:	2220      	movs	r2, #32
 8006598:	4013      	ands	r3, r2
 800659a:	2b20      	cmp	r3, #32
 800659c:	d004      	beq.n	80065a8 <I2C_IsErrorOccurred+0x100>
 800659e:	2327      	movs	r3, #39	@ 0x27
 80065a0:	18fb      	adds	r3, r7, r3
 80065a2:	781b      	ldrb	r3, [r3, #0]
 80065a4:	2b00      	cmp	r3, #0
 80065a6:	d09b      	beq.n	80064e0 <I2C_IsErrorOccurred+0x38>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 80065a8:	2327      	movs	r3, #39	@ 0x27
 80065aa:	18fb      	adds	r3, r7, r3
 80065ac:	781b      	ldrb	r3, [r3, #0]
 80065ae:	2b00      	cmp	r3, #0
 80065b0:	d103      	bne.n	80065ba <I2C_IsErrorOccurred+0x112>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80065b2:	68fb      	ldr	r3, [r7, #12]
 80065b4:	681b      	ldr	r3, [r3, #0]
 80065b6:	2220      	movs	r2, #32
 80065b8:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 80065ba:	6a3b      	ldr	r3, [r7, #32]
 80065bc:	2204      	movs	r2, #4
 80065be:	4313      	orrs	r3, r2
 80065c0:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 80065c2:	2327      	movs	r3, #39	@ 0x27
 80065c4:	18fb      	adds	r3, r7, r3
 80065c6:	2201      	movs	r2, #1
 80065c8:	701a      	strb	r2, [r3, #0]
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 80065ca:	68fb      	ldr	r3, [r7, #12]
 80065cc:	681b      	ldr	r3, [r3, #0]
 80065ce:	699b      	ldr	r3, [r3, #24]
 80065d0:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 80065d2:	69ba      	ldr	r2, [r7, #24]
 80065d4:	2380      	movs	r3, #128	@ 0x80
 80065d6:	005b      	lsls	r3, r3, #1
 80065d8:	4013      	ands	r3, r2
 80065da:	d00c      	beq.n	80065f6 <I2C_IsErrorOccurred+0x14e>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 80065dc:	6a3b      	ldr	r3, [r7, #32]
 80065de:	2201      	movs	r2, #1
 80065e0:	4313      	orrs	r3, r2
 80065e2:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 80065e4:	68fb      	ldr	r3, [r7, #12]
 80065e6:	681b      	ldr	r3, [r3, #0]
 80065e8:	2280      	movs	r2, #128	@ 0x80
 80065ea:	0052      	lsls	r2, r2, #1
 80065ec:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80065ee:	2327      	movs	r3, #39	@ 0x27
 80065f0:	18fb      	adds	r3, r7, r3
 80065f2:	2201      	movs	r2, #1
 80065f4:	701a      	strb	r2, [r3, #0]
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 80065f6:	69ba      	ldr	r2, [r7, #24]
 80065f8:	2380      	movs	r3, #128	@ 0x80
 80065fa:	00db      	lsls	r3, r3, #3
 80065fc:	4013      	ands	r3, r2
 80065fe:	d00c      	beq.n	800661a <I2C_IsErrorOccurred+0x172>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8006600:	6a3b      	ldr	r3, [r7, #32]
 8006602:	2208      	movs	r2, #8
 8006604:	4313      	orrs	r3, r2
 8006606:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8006608:	68fb      	ldr	r3, [r7, #12]
 800660a:	681b      	ldr	r3, [r3, #0]
 800660c:	2280      	movs	r2, #128	@ 0x80
 800660e:	00d2      	lsls	r2, r2, #3
 8006610:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8006612:	2327      	movs	r3, #39	@ 0x27
 8006614:	18fb      	adds	r3, r7, r3
 8006616:	2201      	movs	r2, #1
 8006618:	701a      	strb	r2, [r3, #0]
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 800661a:	69ba      	ldr	r2, [r7, #24]
 800661c:	2380      	movs	r3, #128	@ 0x80
 800661e:	009b      	lsls	r3, r3, #2
 8006620:	4013      	ands	r3, r2
 8006622:	d00c      	beq.n	800663e <I2C_IsErrorOccurred+0x196>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8006624:	6a3b      	ldr	r3, [r7, #32]
 8006626:	2202      	movs	r2, #2
 8006628:	4313      	orrs	r3, r2
 800662a:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 800662c:	68fb      	ldr	r3, [r7, #12]
 800662e:	681b      	ldr	r3, [r3, #0]
 8006630:	2280      	movs	r2, #128	@ 0x80
 8006632:	0092      	lsls	r2, r2, #2
 8006634:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8006636:	2327      	movs	r3, #39	@ 0x27
 8006638:	18fb      	adds	r3, r7, r3
 800663a:	2201      	movs	r2, #1
 800663c:	701a      	strb	r2, [r3, #0]
  }

  if (status != HAL_OK)
 800663e:	2327      	movs	r3, #39	@ 0x27
 8006640:	18fb      	adds	r3, r7, r3
 8006642:	781b      	ldrb	r3, [r3, #0]
 8006644:	2b00      	cmp	r3, #0
 8006646:	d01d      	beq.n	8006684 <I2C_IsErrorOccurred+0x1dc>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8006648:	68fb      	ldr	r3, [r7, #12]
 800664a:	0018      	movs	r0, r3
 800664c:	f7ff fd8a 	bl	8006164 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8006650:	68fb      	ldr	r3, [r7, #12]
 8006652:	681b      	ldr	r3, [r3, #0]
 8006654:	685a      	ldr	r2, [r3, #4]
 8006656:	68fb      	ldr	r3, [r7, #12]
 8006658:	681b      	ldr	r3, [r3, #0]
 800665a:	490e      	ldr	r1, [pc, #56]	@ (8006694 <I2C_IsErrorOccurred+0x1ec>)
 800665c:	400a      	ands	r2, r1
 800665e:	605a      	str	r2, [r3, #4]

    hi2c->ErrorCode |= error_code;
 8006660:	68fb      	ldr	r3, [r7, #12]
 8006662:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8006664:	6a3b      	ldr	r3, [r7, #32]
 8006666:	431a      	orrs	r2, r3
 8006668:	68fb      	ldr	r3, [r7, #12]
 800666a:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 800666c:	68fb      	ldr	r3, [r7, #12]
 800666e:	2241      	movs	r2, #65	@ 0x41
 8006670:	2120      	movs	r1, #32
 8006672:	5499      	strb	r1, [r3, r2]
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8006674:	68fb      	ldr	r3, [r7, #12]
 8006676:	2242      	movs	r2, #66	@ 0x42
 8006678:	2100      	movs	r1, #0
 800667a:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800667c:	68fb      	ldr	r3, [r7, #12]
 800667e:	2240      	movs	r2, #64	@ 0x40
 8006680:	2100      	movs	r1, #0
 8006682:	5499      	strb	r1, [r3, r2]
  }

  return status;
 8006684:	2327      	movs	r3, #39	@ 0x27
 8006686:	18fb      	adds	r3, r7, r3
 8006688:	781b      	ldrb	r3, [r3, #0]
}
 800668a:	0018      	movs	r0, r3
 800668c:	46bd      	mov	sp, r7
 800668e:	b00a      	add	sp, #40	@ 0x28
 8006690:	bd80      	pop	{r7, pc}
 8006692:	46c0      	nop			@ (mov r8, r8)
 8006694:	fe00e800 	.word	0xfe00e800

08006698 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8006698:	b590      	push	{r4, r7, lr}
 800669a:	b087      	sub	sp, #28
 800669c:	af00      	add	r7, sp, #0
 800669e:	60f8      	str	r0, [r7, #12]
 80066a0:	0008      	movs	r0, r1
 80066a2:	0011      	movs	r1, r2
 80066a4:	607b      	str	r3, [r7, #4]
 80066a6:	240a      	movs	r4, #10
 80066a8:	193b      	adds	r3, r7, r4
 80066aa:	1c02      	adds	r2, r0, #0
 80066ac:	801a      	strh	r2, [r3, #0]
 80066ae:	2009      	movs	r0, #9
 80066b0:	183b      	adds	r3, r7, r0
 80066b2:	1c0a      	adds	r2, r1, #0
 80066b4:	701a      	strb	r2, [r3, #0]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80066b6:	193b      	adds	r3, r7, r4
 80066b8:	881b      	ldrh	r3, [r3, #0]
 80066ba:	059b      	lsls	r3, r3, #22
 80066bc:	0d9a      	lsrs	r2, r3, #22
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80066be:	183b      	adds	r3, r7, r0
 80066c0:	781b      	ldrb	r3, [r3, #0]
 80066c2:	0419      	lsls	r1, r3, #16
 80066c4:	23ff      	movs	r3, #255	@ 0xff
 80066c6:	041b      	lsls	r3, r3, #16
 80066c8:	400b      	ands	r3, r1
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80066ca:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80066cc:	687b      	ldr	r3, [r7, #4]
 80066ce:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80066d0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80066d2:	4313      	orrs	r3, r2
 80066d4:	005b      	lsls	r3, r3, #1
 80066d6:	085b      	lsrs	r3, r3, #1
 80066d8:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 80066da:	68fb      	ldr	r3, [r7, #12]
 80066dc:	681b      	ldr	r3, [r3, #0]
 80066de:	685b      	ldr	r3, [r3, #4]
 80066e0:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80066e2:	0d51      	lsrs	r1, r2, #21
 80066e4:	2280      	movs	r2, #128	@ 0x80
 80066e6:	00d2      	lsls	r2, r2, #3
 80066e8:	400a      	ands	r2, r1
 80066ea:	4907      	ldr	r1, [pc, #28]	@ (8006708 <I2C_TransferConfig+0x70>)
 80066ec:	430a      	orrs	r2, r1
 80066ee:	43d2      	mvns	r2, r2
 80066f0:	401a      	ands	r2, r3
 80066f2:	0011      	movs	r1, r2
 80066f4:	68fb      	ldr	r3, [r7, #12]
 80066f6:	681b      	ldr	r3, [r3, #0]
 80066f8:	697a      	ldr	r2, [r7, #20]
 80066fa:	430a      	orrs	r2, r1
 80066fc:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 80066fe:	46c0      	nop			@ (mov r8, r8)
 8006700:	46bd      	mov	sp, r7
 8006702:	b007      	add	sp, #28
 8006704:	bd90      	pop	{r4, r7, pc}
 8006706:	46c0      	nop			@ (mov r8, r8)
 8006708:	03ff63ff 	.word	0x03ff63ff

0800670c <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 800670c:	b580      	push	{r7, lr}
 800670e:	b082      	sub	sp, #8
 8006710:	af00      	add	r7, sp, #0
 8006712:	6078      	str	r0, [r7, #4]
 8006714:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006716:	687b      	ldr	r3, [r7, #4]
 8006718:	2241      	movs	r2, #65	@ 0x41
 800671a:	5c9b      	ldrb	r3, [r3, r2]
 800671c:	b2db      	uxtb	r3, r3
 800671e:	2b20      	cmp	r3, #32
 8006720:	d138      	bne.n	8006794 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006722:	687b      	ldr	r3, [r7, #4]
 8006724:	2240      	movs	r2, #64	@ 0x40
 8006726:	5c9b      	ldrb	r3, [r3, r2]
 8006728:	2b01      	cmp	r3, #1
 800672a:	d101      	bne.n	8006730 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 800672c:	2302      	movs	r3, #2
 800672e:	e032      	b.n	8006796 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8006730:	687b      	ldr	r3, [r7, #4]
 8006732:	2240      	movs	r2, #64	@ 0x40
 8006734:	2101      	movs	r1, #1
 8006736:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8006738:	687b      	ldr	r3, [r7, #4]
 800673a:	2241      	movs	r2, #65	@ 0x41
 800673c:	2124      	movs	r1, #36	@ 0x24
 800673e:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8006740:	687b      	ldr	r3, [r7, #4]
 8006742:	681b      	ldr	r3, [r3, #0]
 8006744:	681a      	ldr	r2, [r3, #0]
 8006746:	687b      	ldr	r3, [r7, #4]
 8006748:	681b      	ldr	r3, [r3, #0]
 800674a:	2101      	movs	r1, #1
 800674c:	438a      	bics	r2, r1
 800674e:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8006750:	687b      	ldr	r3, [r7, #4]
 8006752:	681b      	ldr	r3, [r3, #0]
 8006754:	681a      	ldr	r2, [r3, #0]
 8006756:	687b      	ldr	r3, [r7, #4]
 8006758:	681b      	ldr	r3, [r3, #0]
 800675a:	4911      	ldr	r1, [pc, #68]	@ (80067a0 <HAL_I2CEx_ConfigAnalogFilter+0x94>)
 800675c:	400a      	ands	r2, r1
 800675e:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8006760:	687b      	ldr	r3, [r7, #4]
 8006762:	681b      	ldr	r3, [r3, #0]
 8006764:	6819      	ldr	r1, [r3, #0]
 8006766:	687b      	ldr	r3, [r7, #4]
 8006768:	681b      	ldr	r3, [r3, #0]
 800676a:	683a      	ldr	r2, [r7, #0]
 800676c:	430a      	orrs	r2, r1
 800676e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8006770:	687b      	ldr	r3, [r7, #4]
 8006772:	681b      	ldr	r3, [r3, #0]
 8006774:	681a      	ldr	r2, [r3, #0]
 8006776:	687b      	ldr	r3, [r7, #4]
 8006778:	681b      	ldr	r3, [r3, #0]
 800677a:	2101      	movs	r1, #1
 800677c:	430a      	orrs	r2, r1
 800677e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8006780:	687b      	ldr	r3, [r7, #4]
 8006782:	2241      	movs	r2, #65	@ 0x41
 8006784:	2120      	movs	r1, #32
 8006786:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006788:	687b      	ldr	r3, [r7, #4]
 800678a:	2240      	movs	r2, #64	@ 0x40
 800678c:	2100      	movs	r1, #0
 800678e:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8006790:	2300      	movs	r3, #0
 8006792:	e000      	b.n	8006796 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8006794:	2302      	movs	r3, #2
  }
}
 8006796:	0018      	movs	r0, r3
 8006798:	46bd      	mov	sp, r7
 800679a:	b002      	add	sp, #8
 800679c:	bd80      	pop	{r7, pc}
 800679e:	46c0      	nop			@ (mov r8, r8)
 80067a0:	ffffefff 	.word	0xffffefff

080067a4 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 80067a4:	b580      	push	{r7, lr}
 80067a6:	b084      	sub	sp, #16
 80067a8:	af00      	add	r7, sp, #0
 80067aa:	6078      	str	r0, [r7, #4]
 80067ac:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80067ae:	687b      	ldr	r3, [r7, #4]
 80067b0:	2241      	movs	r2, #65	@ 0x41
 80067b2:	5c9b      	ldrb	r3, [r3, r2]
 80067b4:	b2db      	uxtb	r3, r3
 80067b6:	2b20      	cmp	r3, #32
 80067b8:	d139      	bne.n	800682e <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80067ba:	687b      	ldr	r3, [r7, #4]
 80067bc:	2240      	movs	r2, #64	@ 0x40
 80067be:	5c9b      	ldrb	r3, [r3, r2]
 80067c0:	2b01      	cmp	r3, #1
 80067c2:	d101      	bne.n	80067c8 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 80067c4:	2302      	movs	r3, #2
 80067c6:	e033      	b.n	8006830 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 80067c8:	687b      	ldr	r3, [r7, #4]
 80067ca:	2240      	movs	r2, #64	@ 0x40
 80067cc:	2101      	movs	r1, #1
 80067ce:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 80067d0:	687b      	ldr	r3, [r7, #4]
 80067d2:	2241      	movs	r2, #65	@ 0x41
 80067d4:	2124      	movs	r1, #36	@ 0x24
 80067d6:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80067d8:	687b      	ldr	r3, [r7, #4]
 80067da:	681b      	ldr	r3, [r3, #0]
 80067dc:	681a      	ldr	r2, [r3, #0]
 80067de:	687b      	ldr	r3, [r7, #4]
 80067e0:	681b      	ldr	r3, [r3, #0]
 80067e2:	2101      	movs	r1, #1
 80067e4:	438a      	bics	r2, r1
 80067e6:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 80067e8:	687b      	ldr	r3, [r7, #4]
 80067ea:	681b      	ldr	r3, [r3, #0]
 80067ec:	681b      	ldr	r3, [r3, #0]
 80067ee:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 80067f0:	68fb      	ldr	r3, [r7, #12]
 80067f2:	4a11      	ldr	r2, [pc, #68]	@ (8006838 <HAL_I2CEx_ConfigDigitalFilter+0x94>)
 80067f4:	4013      	ands	r3, r2
 80067f6:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 80067f8:	683b      	ldr	r3, [r7, #0]
 80067fa:	021b      	lsls	r3, r3, #8
 80067fc:	68fa      	ldr	r2, [r7, #12]
 80067fe:	4313      	orrs	r3, r2
 8006800:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8006802:	687b      	ldr	r3, [r7, #4]
 8006804:	681b      	ldr	r3, [r3, #0]
 8006806:	68fa      	ldr	r2, [r7, #12]
 8006808:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800680a:	687b      	ldr	r3, [r7, #4]
 800680c:	681b      	ldr	r3, [r3, #0]
 800680e:	681a      	ldr	r2, [r3, #0]
 8006810:	687b      	ldr	r3, [r7, #4]
 8006812:	681b      	ldr	r3, [r3, #0]
 8006814:	2101      	movs	r1, #1
 8006816:	430a      	orrs	r2, r1
 8006818:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800681a:	687b      	ldr	r3, [r7, #4]
 800681c:	2241      	movs	r2, #65	@ 0x41
 800681e:	2120      	movs	r1, #32
 8006820:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006822:	687b      	ldr	r3, [r7, #4]
 8006824:	2240      	movs	r2, #64	@ 0x40
 8006826:	2100      	movs	r1, #0
 8006828:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 800682a:	2300      	movs	r3, #0
 800682c:	e000      	b.n	8006830 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 800682e:	2302      	movs	r3, #2
  }
}
 8006830:	0018      	movs	r0, r3
 8006832:	46bd      	mov	sp, r7
 8006834:	b004      	add	sp, #16
 8006836:	bd80      	pop	{r7, pc}
 8006838:	fffff0ff 	.word	0xfffff0ff

0800683c <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        6 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 800683c:	b580      	push	{r7, lr}
 800683e:	b084      	sub	sp, #16
 8006840:	af00      	add	r7, sp, #0
 8006842:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Modify voltage scaling range */
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 8006844:	4b19      	ldr	r3, [pc, #100]	@ (80068ac <HAL_PWREx_ControlVoltageScaling+0x70>)
 8006846:	681b      	ldr	r3, [r3, #0]
 8006848:	4a19      	ldr	r2, [pc, #100]	@ (80068b0 <HAL_PWREx_ControlVoltageScaling+0x74>)
 800684a:	4013      	ands	r3, r2
 800684c:	0019      	movs	r1, r3
 800684e:	4b17      	ldr	r3, [pc, #92]	@ (80068ac <HAL_PWREx_ControlVoltageScaling+0x70>)
 8006850:	687a      	ldr	r2, [r7, #4]
 8006852:	430a      	orrs	r2, r1
 8006854:	601a      	str	r2, [r3, #0]

  /* In case of Range 1 selected, we need to ensure that main regulator reaches new value */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8006856:	687a      	ldr	r2, [r7, #4]
 8006858:	2380      	movs	r3, #128	@ 0x80
 800685a:	009b      	lsls	r3, r3, #2
 800685c:	429a      	cmp	r2, r3
 800685e:	d11f      	bne.n	80068a0 <HAL_PWREx_ControlVoltageScaling+0x64>
  {
    /* Set timeout value */
    wait_loop_index = ((PWR_VOSF_SETTING_DELAY_6_US * SystemCoreClock) / 1000000U) + 1U;
 8006860:	4b14      	ldr	r3, [pc, #80]	@ (80068b4 <HAL_PWREx_ControlVoltageScaling+0x78>)
 8006862:	681a      	ldr	r2, [r3, #0]
 8006864:	0013      	movs	r3, r2
 8006866:	005b      	lsls	r3, r3, #1
 8006868:	189b      	adds	r3, r3, r2
 800686a:	005b      	lsls	r3, r3, #1
 800686c:	4912      	ldr	r1, [pc, #72]	@ (80068b8 <HAL_PWREx_ControlVoltageScaling+0x7c>)
 800686e:	0018      	movs	r0, r3
 8006870:	f7f9 fc5c 	bl	800012c <__udivsi3>
 8006874:	0003      	movs	r3, r0
 8006876:	3301      	adds	r3, #1
 8006878:	60fb      	str	r3, [r7, #12]

    /* Wait until VOSF is reset */
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800687a:	e008      	b.n	800688e <HAL_PWREx_ControlVoltageScaling+0x52>
    {
      if (wait_loop_index != 0U)
 800687c:	68fb      	ldr	r3, [r7, #12]
 800687e:	2b00      	cmp	r3, #0
 8006880:	d003      	beq.n	800688a <HAL_PWREx_ControlVoltageScaling+0x4e>
      {
        wait_loop_index--;
 8006882:	68fb      	ldr	r3, [r7, #12]
 8006884:	3b01      	subs	r3, #1
 8006886:	60fb      	str	r3, [r7, #12]
 8006888:	e001      	b.n	800688e <HAL_PWREx_ControlVoltageScaling+0x52>
      }
      else
      {
        return HAL_TIMEOUT;
 800688a:	2303      	movs	r3, #3
 800688c:	e009      	b.n	80068a2 <HAL_PWREx_ControlVoltageScaling+0x66>
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800688e:	4b07      	ldr	r3, [pc, #28]	@ (80068ac <HAL_PWREx_ControlVoltageScaling+0x70>)
 8006890:	695a      	ldr	r2, [r3, #20]
 8006892:	2380      	movs	r3, #128	@ 0x80
 8006894:	00db      	lsls	r3, r3, #3
 8006896:	401a      	ands	r2, r3
 8006898:	2380      	movs	r3, #128	@ 0x80
 800689a:	00db      	lsls	r3, r3, #3
 800689c:	429a      	cmp	r2, r3
 800689e:	d0ed      	beq.n	800687c <HAL_PWREx_ControlVoltageScaling+0x40>
      }
    }
  }

  return HAL_OK;
 80068a0:	2300      	movs	r3, #0
}
 80068a2:	0018      	movs	r0, r3
 80068a4:	46bd      	mov	sp, r7
 80068a6:	b004      	add	sp, #16
 80068a8:	bd80      	pop	{r7, pc}
 80068aa:	46c0      	nop			@ (mov r8, r8)
 80068ac:	40007000 	.word	0x40007000
 80068b0:	fffff9ff 	.word	0xfffff9ff
 80068b4:	200009c0 	.word	0x200009c0
 80068b8:	000f4240 	.word	0x000f4240

080068bc <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 80068bc:	b580      	push	{r7, lr}
 80068be:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE));
 80068c0:	4b03      	ldr	r3, [pc, #12]	@ (80068d0 <LL_RCC_GetAPB1Prescaler+0x14>)
 80068c2:	689a      	ldr	r2, [r3, #8]
 80068c4:	23e0      	movs	r3, #224	@ 0xe0
 80068c6:	01db      	lsls	r3, r3, #7
 80068c8:	4013      	ands	r3, r2
}
 80068ca:	0018      	movs	r0, r3
 80068cc:	46bd      	mov	sp, r7
 80068ce:	bd80      	pop	{r7, pc}
 80068d0:	40021000 	.word	0x40021000

080068d4 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to LSE Off
  *         first and then to LSE On or LSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80068d4:	b580      	push	{r7, lr}
 80068d6:	b088      	sub	sp, #32
 80068d8:	af00      	add	r7, sp, #0
 80068da:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80068dc:	687b      	ldr	r3, [r7, #4]
 80068de:	2b00      	cmp	r3, #0
 80068e0:	d102      	bne.n	80068e8 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 80068e2:	2301      	movs	r3, #1
 80068e4:	f000 fb50 	bl	8006f88 <HAL_RCC_OscConfig+0x6b4>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80068e8:	687b      	ldr	r3, [r7, #4]
 80068ea:	681b      	ldr	r3, [r3, #0]
 80068ec:	2201      	movs	r2, #1
 80068ee:	4013      	ands	r3, r2
 80068f0:	d100      	bne.n	80068f4 <HAL_RCC_OscConfig+0x20>
 80068f2:	e07c      	b.n	80069ee <HAL_RCC_OscConfig+0x11a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80068f4:	4bc3      	ldr	r3, [pc, #780]	@ (8006c04 <HAL_RCC_OscConfig+0x330>)
 80068f6:	689b      	ldr	r3, [r3, #8]
 80068f8:	2238      	movs	r2, #56	@ 0x38
 80068fa:	4013      	ands	r3, r2
 80068fc:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80068fe:	4bc1      	ldr	r3, [pc, #772]	@ (8006c04 <HAL_RCC_OscConfig+0x330>)
 8006900:	68db      	ldr	r3, [r3, #12]
 8006902:	2203      	movs	r2, #3
 8006904:	4013      	ands	r3, r2
 8006906:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSE))
 8006908:	69bb      	ldr	r3, [r7, #24]
 800690a:	2b10      	cmp	r3, #16
 800690c:	d102      	bne.n	8006914 <HAL_RCC_OscConfig+0x40>
 800690e:	697b      	ldr	r3, [r7, #20]
 8006910:	2b03      	cmp	r3, #3
 8006912:	d002      	beq.n	800691a <HAL_RCC_OscConfig+0x46>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE))
 8006914:	69bb      	ldr	r3, [r7, #24]
 8006916:	2b08      	cmp	r3, #8
 8006918:	d10b      	bne.n	8006932 <HAL_RCC_OscConfig+0x5e>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800691a:	4bba      	ldr	r3, [pc, #744]	@ (8006c04 <HAL_RCC_OscConfig+0x330>)
 800691c:	681a      	ldr	r2, [r3, #0]
 800691e:	2380      	movs	r3, #128	@ 0x80
 8006920:	029b      	lsls	r3, r3, #10
 8006922:	4013      	ands	r3, r2
 8006924:	d062      	beq.n	80069ec <HAL_RCC_OscConfig+0x118>
 8006926:	687b      	ldr	r3, [r7, #4]
 8006928:	685b      	ldr	r3, [r3, #4]
 800692a:	2b00      	cmp	r3, #0
 800692c:	d15e      	bne.n	80069ec <HAL_RCC_OscConfig+0x118>
      {
        return HAL_ERROR;
 800692e:	2301      	movs	r3, #1
 8006930:	e32a      	b.n	8006f88 <HAL_RCC_OscConfig+0x6b4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006932:	687b      	ldr	r3, [r7, #4]
 8006934:	685a      	ldr	r2, [r3, #4]
 8006936:	2380      	movs	r3, #128	@ 0x80
 8006938:	025b      	lsls	r3, r3, #9
 800693a:	429a      	cmp	r2, r3
 800693c:	d107      	bne.n	800694e <HAL_RCC_OscConfig+0x7a>
 800693e:	4bb1      	ldr	r3, [pc, #708]	@ (8006c04 <HAL_RCC_OscConfig+0x330>)
 8006940:	681a      	ldr	r2, [r3, #0]
 8006942:	4bb0      	ldr	r3, [pc, #704]	@ (8006c04 <HAL_RCC_OscConfig+0x330>)
 8006944:	2180      	movs	r1, #128	@ 0x80
 8006946:	0249      	lsls	r1, r1, #9
 8006948:	430a      	orrs	r2, r1
 800694a:	601a      	str	r2, [r3, #0]
 800694c:	e020      	b.n	8006990 <HAL_RCC_OscConfig+0xbc>
 800694e:	687b      	ldr	r3, [r7, #4]
 8006950:	685a      	ldr	r2, [r3, #4]
 8006952:	23a0      	movs	r3, #160	@ 0xa0
 8006954:	02db      	lsls	r3, r3, #11
 8006956:	429a      	cmp	r2, r3
 8006958:	d10e      	bne.n	8006978 <HAL_RCC_OscConfig+0xa4>
 800695a:	4baa      	ldr	r3, [pc, #680]	@ (8006c04 <HAL_RCC_OscConfig+0x330>)
 800695c:	681a      	ldr	r2, [r3, #0]
 800695e:	4ba9      	ldr	r3, [pc, #676]	@ (8006c04 <HAL_RCC_OscConfig+0x330>)
 8006960:	2180      	movs	r1, #128	@ 0x80
 8006962:	02c9      	lsls	r1, r1, #11
 8006964:	430a      	orrs	r2, r1
 8006966:	601a      	str	r2, [r3, #0]
 8006968:	4ba6      	ldr	r3, [pc, #664]	@ (8006c04 <HAL_RCC_OscConfig+0x330>)
 800696a:	681a      	ldr	r2, [r3, #0]
 800696c:	4ba5      	ldr	r3, [pc, #660]	@ (8006c04 <HAL_RCC_OscConfig+0x330>)
 800696e:	2180      	movs	r1, #128	@ 0x80
 8006970:	0249      	lsls	r1, r1, #9
 8006972:	430a      	orrs	r2, r1
 8006974:	601a      	str	r2, [r3, #0]
 8006976:	e00b      	b.n	8006990 <HAL_RCC_OscConfig+0xbc>
 8006978:	4ba2      	ldr	r3, [pc, #648]	@ (8006c04 <HAL_RCC_OscConfig+0x330>)
 800697a:	681a      	ldr	r2, [r3, #0]
 800697c:	4ba1      	ldr	r3, [pc, #644]	@ (8006c04 <HAL_RCC_OscConfig+0x330>)
 800697e:	49a2      	ldr	r1, [pc, #648]	@ (8006c08 <HAL_RCC_OscConfig+0x334>)
 8006980:	400a      	ands	r2, r1
 8006982:	601a      	str	r2, [r3, #0]
 8006984:	4b9f      	ldr	r3, [pc, #636]	@ (8006c04 <HAL_RCC_OscConfig+0x330>)
 8006986:	681a      	ldr	r2, [r3, #0]
 8006988:	4b9e      	ldr	r3, [pc, #632]	@ (8006c04 <HAL_RCC_OscConfig+0x330>)
 800698a:	49a0      	ldr	r1, [pc, #640]	@ (8006c0c <HAL_RCC_OscConfig+0x338>)
 800698c:	400a      	ands	r2, r1
 800698e:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8006990:	687b      	ldr	r3, [r7, #4]
 8006992:	685b      	ldr	r3, [r3, #4]
 8006994:	2b00      	cmp	r3, #0
 8006996:	d014      	beq.n	80069c2 <HAL_RCC_OscConfig+0xee>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006998:	f7fe fe6e 	bl	8005678 <HAL_GetTick>
 800699c:	0003      	movs	r3, r0
 800699e:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80069a0:	e008      	b.n	80069b4 <HAL_RCC_OscConfig+0xe0>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80069a2:	f7fe fe69 	bl	8005678 <HAL_GetTick>
 80069a6:	0002      	movs	r2, r0
 80069a8:	693b      	ldr	r3, [r7, #16]
 80069aa:	1ad3      	subs	r3, r2, r3
 80069ac:	2b64      	cmp	r3, #100	@ 0x64
 80069ae:	d901      	bls.n	80069b4 <HAL_RCC_OscConfig+0xe0>
          {
            return HAL_TIMEOUT;
 80069b0:	2303      	movs	r3, #3
 80069b2:	e2e9      	b.n	8006f88 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80069b4:	4b93      	ldr	r3, [pc, #588]	@ (8006c04 <HAL_RCC_OscConfig+0x330>)
 80069b6:	681a      	ldr	r2, [r3, #0]
 80069b8:	2380      	movs	r3, #128	@ 0x80
 80069ba:	029b      	lsls	r3, r3, #10
 80069bc:	4013      	ands	r3, r2
 80069be:	d0f0      	beq.n	80069a2 <HAL_RCC_OscConfig+0xce>
 80069c0:	e015      	b.n	80069ee <HAL_RCC_OscConfig+0x11a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80069c2:	f7fe fe59 	bl	8005678 <HAL_GetTick>
 80069c6:	0003      	movs	r3, r0
 80069c8:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80069ca:	e008      	b.n	80069de <HAL_RCC_OscConfig+0x10a>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80069cc:	f7fe fe54 	bl	8005678 <HAL_GetTick>
 80069d0:	0002      	movs	r2, r0
 80069d2:	693b      	ldr	r3, [r7, #16]
 80069d4:	1ad3      	subs	r3, r2, r3
 80069d6:	2b64      	cmp	r3, #100	@ 0x64
 80069d8:	d901      	bls.n	80069de <HAL_RCC_OscConfig+0x10a>
          {
            return HAL_TIMEOUT;
 80069da:	2303      	movs	r3, #3
 80069dc:	e2d4      	b.n	8006f88 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80069de:	4b89      	ldr	r3, [pc, #548]	@ (8006c04 <HAL_RCC_OscConfig+0x330>)
 80069e0:	681a      	ldr	r2, [r3, #0]
 80069e2:	2380      	movs	r3, #128	@ 0x80
 80069e4:	029b      	lsls	r3, r3, #10
 80069e6:	4013      	ands	r3, r2
 80069e8:	d1f0      	bne.n	80069cc <HAL_RCC_OscConfig+0xf8>
 80069ea:	e000      	b.n	80069ee <HAL_RCC_OscConfig+0x11a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80069ec:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80069ee:	687b      	ldr	r3, [r7, #4]
 80069f0:	681b      	ldr	r3, [r3, #0]
 80069f2:	2202      	movs	r2, #2
 80069f4:	4013      	ands	r3, r2
 80069f6:	d100      	bne.n	80069fa <HAL_RCC_OscConfig+0x126>
 80069f8:	e099      	b.n	8006b2e <HAL_RCC_OscConfig+0x25a>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI16 is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80069fa:	4b82      	ldr	r3, [pc, #520]	@ (8006c04 <HAL_RCC_OscConfig+0x330>)
 80069fc:	689b      	ldr	r3, [r3, #8]
 80069fe:	2238      	movs	r2, #56	@ 0x38
 8006a00:	4013      	ands	r3, r2
 8006a02:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8006a04:	4b7f      	ldr	r3, [pc, #508]	@ (8006c04 <HAL_RCC_OscConfig+0x330>)
 8006a06:	68db      	ldr	r3, [r3, #12]
 8006a08:	2203      	movs	r2, #3
 8006a0a:	4013      	ands	r3, r2
 8006a0c:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSI))
 8006a0e:	69bb      	ldr	r3, [r7, #24]
 8006a10:	2b10      	cmp	r3, #16
 8006a12:	d102      	bne.n	8006a1a <HAL_RCC_OscConfig+0x146>
 8006a14:	697b      	ldr	r3, [r7, #20]
 8006a16:	2b02      	cmp	r3, #2
 8006a18:	d002      	beq.n	8006a20 <HAL_RCC_OscConfig+0x14c>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI))
 8006a1a:	69bb      	ldr	r3, [r7, #24]
 8006a1c:	2b00      	cmp	r3, #0
 8006a1e:	d135      	bne.n	8006a8c <HAL_RCC_OscConfig+0x1b8>
    {
      /* When HSI is used as system clock or as PLL input clock it can not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8006a20:	4b78      	ldr	r3, [pc, #480]	@ (8006c04 <HAL_RCC_OscConfig+0x330>)
 8006a22:	681a      	ldr	r2, [r3, #0]
 8006a24:	2380      	movs	r3, #128	@ 0x80
 8006a26:	00db      	lsls	r3, r3, #3
 8006a28:	4013      	ands	r3, r2
 8006a2a:	d005      	beq.n	8006a38 <HAL_RCC_OscConfig+0x164>
 8006a2c:	687b      	ldr	r3, [r7, #4]
 8006a2e:	68db      	ldr	r3, [r3, #12]
 8006a30:	2b00      	cmp	r3, #0
 8006a32:	d101      	bne.n	8006a38 <HAL_RCC_OscConfig+0x164>
      {
        return HAL_ERROR;
 8006a34:	2301      	movs	r3, #1
 8006a36:	e2a7      	b.n	8006f88 <HAL_RCC_OscConfig+0x6b4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006a38:	4b72      	ldr	r3, [pc, #456]	@ (8006c04 <HAL_RCC_OscConfig+0x330>)
 8006a3a:	685b      	ldr	r3, [r3, #4]
 8006a3c:	4a74      	ldr	r2, [pc, #464]	@ (8006c10 <HAL_RCC_OscConfig+0x33c>)
 8006a3e:	4013      	ands	r3, r2
 8006a40:	0019      	movs	r1, r3
 8006a42:	687b      	ldr	r3, [r7, #4]
 8006a44:	695b      	ldr	r3, [r3, #20]
 8006a46:	021a      	lsls	r2, r3, #8
 8006a48:	4b6e      	ldr	r3, [pc, #440]	@ (8006c04 <HAL_RCC_OscConfig+0x330>)
 8006a4a:	430a      	orrs	r2, r1
 8006a4c:	605a      	str	r2, [r3, #4]

        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 8006a4e:	69bb      	ldr	r3, [r7, #24]
 8006a50:	2b00      	cmp	r3, #0
 8006a52:	d112      	bne.n	8006a7a <HAL_RCC_OscConfig+0x1a6>
        {
          /* Adjust the HSI16 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8006a54:	4b6b      	ldr	r3, [pc, #428]	@ (8006c04 <HAL_RCC_OscConfig+0x330>)
 8006a56:	681b      	ldr	r3, [r3, #0]
 8006a58:	4a6e      	ldr	r2, [pc, #440]	@ (8006c14 <HAL_RCC_OscConfig+0x340>)
 8006a5a:	4013      	ands	r3, r2
 8006a5c:	0019      	movs	r1, r3
 8006a5e:	687b      	ldr	r3, [r7, #4]
 8006a60:	691a      	ldr	r2, [r3, #16]
 8006a62:	4b68      	ldr	r3, [pc, #416]	@ (8006c04 <HAL_RCC_OscConfig+0x330>)
 8006a64:	430a      	orrs	r2, r1
 8006a66:	601a      	str	r2, [r3, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 8006a68:	4b66      	ldr	r3, [pc, #408]	@ (8006c04 <HAL_RCC_OscConfig+0x330>)
 8006a6a:	681b      	ldr	r3, [r3, #0]
 8006a6c:	0adb      	lsrs	r3, r3, #11
 8006a6e:	2207      	movs	r2, #7
 8006a70:	4013      	ands	r3, r2
 8006a72:	4a69      	ldr	r2, [pc, #420]	@ (8006c18 <HAL_RCC_OscConfig+0x344>)
 8006a74:	40da      	lsrs	r2, r3
 8006a76:	4b69      	ldr	r3, [pc, #420]	@ (8006c1c <HAL_RCC_OscConfig+0x348>)
 8006a78:	601a      	str	r2, [r3, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8006a7a:	4b69      	ldr	r3, [pc, #420]	@ (8006c20 <HAL_RCC_OscConfig+0x34c>)
 8006a7c:	681b      	ldr	r3, [r3, #0]
 8006a7e:	0018      	movs	r0, r3
 8006a80:	f7fe fd9e 	bl	80055c0 <HAL_InitTick>
 8006a84:	1e03      	subs	r3, r0, #0
 8006a86:	d051      	beq.n	8006b2c <HAL_RCC_OscConfig+0x258>
        {
          return HAL_ERROR;
 8006a88:	2301      	movs	r3, #1
 8006a8a:	e27d      	b.n	8006f88 <HAL_RCC_OscConfig+0x6b4>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8006a8c:	687b      	ldr	r3, [r7, #4]
 8006a8e:	68db      	ldr	r3, [r3, #12]
 8006a90:	2b00      	cmp	r3, #0
 8006a92:	d030      	beq.n	8006af6 <HAL_RCC_OscConfig+0x222>
      {
        /* Configure the HSI16 division factor */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8006a94:	4b5b      	ldr	r3, [pc, #364]	@ (8006c04 <HAL_RCC_OscConfig+0x330>)
 8006a96:	681b      	ldr	r3, [r3, #0]
 8006a98:	4a5e      	ldr	r2, [pc, #376]	@ (8006c14 <HAL_RCC_OscConfig+0x340>)
 8006a9a:	4013      	ands	r3, r2
 8006a9c:	0019      	movs	r1, r3
 8006a9e:	687b      	ldr	r3, [r7, #4]
 8006aa0:	691a      	ldr	r2, [r3, #16]
 8006aa2:	4b58      	ldr	r3, [pc, #352]	@ (8006c04 <HAL_RCC_OscConfig+0x330>)
 8006aa4:	430a      	orrs	r2, r1
 8006aa6:	601a      	str	r2, [r3, #0]

        /* Enable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_ENABLE();
 8006aa8:	4b56      	ldr	r3, [pc, #344]	@ (8006c04 <HAL_RCC_OscConfig+0x330>)
 8006aaa:	681a      	ldr	r2, [r3, #0]
 8006aac:	4b55      	ldr	r3, [pc, #340]	@ (8006c04 <HAL_RCC_OscConfig+0x330>)
 8006aae:	2180      	movs	r1, #128	@ 0x80
 8006ab0:	0049      	lsls	r1, r1, #1
 8006ab2:	430a      	orrs	r2, r1
 8006ab4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006ab6:	f7fe fddf 	bl	8005678 <HAL_GetTick>
 8006aba:	0003      	movs	r3, r0
 8006abc:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8006abe:	e008      	b.n	8006ad2 <HAL_RCC_OscConfig+0x1fe>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006ac0:	f7fe fdda 	bl	8005678 <HAL_GetTick>
 8006ac4:	0002      	movs	r2, r0
 8006ac6:	693b      	ldr	r3, [r7, #16]
 8006ac8:	1ad3      	subs	r3, r2, r3
 8006aca:	2b02      	cmp	r3, #2
 8006acc:	d901      	bls.n	8006ad2 <HAL_RCC_OscConfig+0x1fe>
          {
            return HAL_TIMEOUT;
 8006ace:	2303      	movs	r3, #3
 8006ad0:	e25a      	b.n	8006f88 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8006ad2:	4b4c      	ldr	r3, [pc, #304]	@ (8006c04 <HAL_RCC_OscConfig+0x330>)
 8006ad4:	681a      	ldr	r2, [r3, #0]
 8006ad6:	2380      	movs	r3, #128	@ 0x80
 8006ad8:	00db      	lsls	r3, r3, #3
 8006ada:	4013      	ands	r3, r2
 8006adc:	d0f0      	beq.n	8006ac0 <HAL_RCC_OscConfig+0x1ec>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006ade:	4b49      	ldr	r3, [pc, #292]	@ (8006c04 <HAL_RCC_OscConfig+0x330>)
 8006ae0:	685b      	ldr	r3, [r3, #4]
 8006ae2:	4a4b      	ldr	r2, [pc, #300]	@ (8006c10 <HAL_RCC_OscConfig+0x33c>)
 8006ae4:	4013      	ands	r3, r2
 8006ae6:	0019      	movs	r1, r3
 8006ae8:	687b      	ldr	r3, [r7, #4]
 8006aea:	695b      	ldr	r3, [r3, #20]
 8006aec:	021a      	lsls	r2, r3, #8
 8006aee:	4b45      	ldr	r3, [pc, #276]	@ (8006c04 <HAL_RCC_OscConfig+0x330>)
 8006af0:	430a      	orrs	r2, r1
 8006af2:	605a      	str	r2, [r3, #4]
 8006af4:	e01b      	b.n	8006b2e <HAL_RCC_OscConfig+0x25a>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_DISABLE();
 8006af6:	4b43      	ldr	r3, [pc, #268]	@ (8006c04 <HAL_RCC_OscConfig+0x330>)
 8006af8:	681a      	ldr	r2, [r3, #0]
 8006afa:	4b42      	ldr	r3, [pc, #264]	@ (8006c04 <HAL_RCC_OscConfig+0x330>)
 8006afc:	4949      	ldr	r1, [pc, #292]	@ (8006c24 <HAL_RCC_OscConfig+0x350>)
 8006afe:	400a      	ands	r2, r1
 8006b00:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006b02:	f7fe fdb9 	bl	8005678 <HAL_GetTick>
 8006b06:	0003      	movs	r3, r0
 8006b08:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8006b0a:	e008      	b.n	8006b1e <HAL_RCC_OscConfig+0x24a>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006b0c:	f7fe fdb4 	bl	8005678 <HAL_GetTick>
 8006b10:	0002      	movs	r2, r0
 8006b12:	693b      	ldr	r3, [r7, #16]
 8006b14:	1ad3      	subs	r3, r2, r3
 8006b16:	2b02      	cmp	r3, #2
 8006b18:	d901      	bls.n	8006b1e <HAL_RCC_OscConfig+0x24a>
          {
            return HAL_TIMEOUT;
 8006b1a:	2303      	movs	r3, #3
 8006b1c:	e234      	b.n	8006f88 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8006b1e:	4b39      	ldr	r3, [pc, #228]	@ (8006c04 <HAL_RCC_OscConfig+0x330>)
 8006b20:	681a      	ldr	r2, [r3, #0]
 8006b22:	2380      	movs	r3, #128	@ 0x80
 8006b24:	00db      	lsls	r3, r3, #3
 8006b26:	4013      	ands	r3, r2
 8006b28:	d1f0      	bne.n	8006b0c <HAL_RCC_OscConfig+0x238>
 8006b2a:	e000      	b.n	8006b2e <HAL_RCC_OscConfig+0x25a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8006b2c:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8006b2e:	687b      	ldr	r3, [r7, #4]
 8006b30:	681b      	ldr	r3, [r3, #0]
 8006b32:	2208      	movs	r2, #8
 8006b34:	4013      	ands	r3, r2
 8006b36:	d047      	beq.n	8006bc8 <HAL_RCC_OscConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check if LSI is used as system clock */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8006b38:	4b32      	ldr	r3, [pc, #200]	@ (8006c04 <HAL_RCC_OscConfig+0x330>)
 8006b3a:	689b      	ldr	r3, [r3, #8]
 8006b3c:	2238      	movs	r2, #56	@ 0x38
 8006b3e:	4013      	ands	r3, r2
 8006b40:	2b18      	cmp	r3, #24
 8006b42:	d10a      	bne.n	8006b5a <HAL_RCC_OscConfig+0x286>
    {
      /* When LSI is used as system clock it will not be disabled */
      if ((((RCC->CSR) & RCC_CSR_LSIRDY) != 0U) && (RCC_OscInitStruct->LSIState == RCC_LSI_OFF))
 8006b44:	4b2f      	ldr	r3, [pc, #188]	@ (8006c04 <HAL_RCC_OscConfig+0x330>)
 8006b46:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006b48:	2202      	movs	r2, #2
 8006b4a:	4013      	ands	r3, r2
 8006b4c:	d03c      	beq.n	8006bc8 <HAL_RCC_OscConfig+0x2f4>
 8006b4e:	687b      	ldr	r3, [r7, #4]
 8006b50:	699b      	ldr	r3, [r3, #24]
 8006b52:	2b00      	cmp	r3, #0
 8006b54:	d138      	bne.n	8006bc8 <HAL_RCC_OscConfig+0x2f4>
      {
        return HAL_ERROR;
 8006b56:	2301      	movs	r3, #1
 8006b58:	e216      	b.n	8006f88 <HAL_RCC_OscConfig+0x6b4>
      }
    }
    else
    {
      /* Check the LSI State */
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8006b5a:	687b      	ldr	r3, [r7, #4]
 8006b5c:	699b      	ldr	r3, [r3, #24]
 8006b5e:	2b00      	cmp	r3, #0
 8006b60:	d019      	beq.n	8006b96 <HAL_RCC_OscConfig+0x2c2>
      {
        /* Enable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_ENABLE();
 8006b62:	4b28      	ldr	r3, [pc, #160]	@ (8006c04 <HAL_RCC_OscConfig+0x330>)
 8006b64:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8006b66:	4b27      	ldr	r3, [pc, #156]	@ (8006c04 <HAL_RCC_OscConfig+0x330>)
 8006b68:	2101      	movs	r1, #1
 8006b6a:	430a      	orrs	r2, r1
 8006b6c:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006b6e:	f7fe fd83 	bl	8005678 <HAL_GetTick>
 8006b72:	0003      	movs	r3, r0
 8006b74:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is ready */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8006b76:	e008      	b.n	8006b8a <HAL_RCC_OscConfig+0x2b6>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006b78:	f7fe fd7e 	bl	8005678 <HAL_GetTick>
 8006b7c:	0002      	movs	r2, r0
 8006b7e:	693b      	ldr	r3, [r7, #16]
 8006b80:	1ad3      	subs	r3, r2, r3
 8006b82:	2b02      	cmp	r3, #2
 8006b84:	d901      	bls.n	8006b8a <HAL_RCC_OscConfig+0x2b6>
          {
            return HAL_TIMEOUT;
 8006b86:	2303      	movs	r3, #3
 8006b88:	e1fe      	b.n	8006f88 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8006b8a:	4b1e      	ldr	r3, [pc, #120]	@ (8006c04 <HAL_RCC_OscConfig+0x330>)
 8006b8c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006b8e:	2202      	movs	r2, #2
 8006b90:	4013      	ands	r3, r2
 8006b92:	d0f1      	beq.n	8006b78 <HAL_RCC_OscConfig+0x2a4>
 8006b94:	e018      	b.n	8006bc8 <HAL_RCC_OscConfig+0x2f4>
        }
      }
      else
      {
        /* Disable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_DISABLE();
 8006b96:	4b1b      	ldr	r3, [pc, #108]	@ (8006c04 <HAL_RCC_OscConfig+0x330>)
 8006b98:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8006b9a:	4b1a      	ldr	r3, [pc, #104]	@ (8006c04 <HAL_RCC_OscConfig+0x330>)
 8006b9c:	2101      	movs	r1, #1
 8006b9e:	438a      	bics	r2, r1
 8006ba0:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006ba2:	f7fe fd69 	bl	8005678 <HAL_GetTick>
 8006ba6:	0003      	movs	r3, r0
 8006ba8:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is disabled */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8006baa:	e008      	b.n	8006bbe <HAL_RCC_OscConfig+0x2ea>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006bac:	f7fe fd64 	bl	8005678 <HAL_GetTick>
 8006bb0:	0002      	movs	r2, r0
 8006bb2:	693b      	ldr	r3, [r7, #16]
 8006bb4:	1ad3      	subs	r3, r2, r3
 8006bb6:	2b02      	cmp	r3, #2
 8006bb8:	d901      	bls.n	8006bbe <HAL_RCC_OscConfig+0x2ea>
          {
            return HAL_TIMEOUT;
 8006bba:	2303      	movs	r3, #3
 8006bbc:	e1e4      	b.n	8006f88 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8006bbe:	4b11      	ldr	r3, [pc, #68]	@ (8006c04 <HAL_RCC_OscConfig+0x330>)
 8006bc0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006bc2:	2202      	movs	r2, #2
 8006bc4:	4013      	ands	r3, r2
 8006bc6:	d1f1      	bne.n	8006bac <HAL_RCC_OscConfig+0x2d8>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8006bc8:	687b      	ldr	r3, [r7, #4]
 8006bca:	681b      	ldr	r3, [r3, #0]
 8006bcc:	2204      	movs	r2, #4
 8006bce:	4013      	ands	r3, r2
 8006bd0:	d100      	bne.n	8006bd4 <HAL_RCC_OscConfig+0x300>
 8006bd2:	e0c7      	b.n	8006d64 <HAL_RCC_OscConfig+0x490>
  {
    FlagStatus       pwrclkchanged = RESET;
 8006bd4:	231f      	movs	r3, #31
 8006bd6:	18fb      	adds	r3, r7, r3
 8006bd8:	2200      	movs	r2, #0
 8006bda:	701a      	strb	r2, [r3, #0]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8006bdc:	4b09      	ldr	r3, [pc, #36]	@ (8006c04 <HAL_RCC_OscConfig+0x330>)
 8006bde:	689b      	ldr	r3, [r3, #8]
 8006be0:	2238      	movs	r2, #56	@ 0x38
 8006be2:	4013      	ands	r3, r2
 8006be4:	2b20      	cmp	r3, #32
 8006be6:	d11f      	bne.n	8006c28 <HAL_RCC_OscConfig+0x354>
    {
      if ((((RCC->BDCR) & RCC_BDCR_LSERDY) != 0U) && (RCC_OscInitStruct->LSEState == RCC_LSE_OFF))
 8006be8:	4b06      	ldr	r3, [pc, #24]	@ (8006c04 <HAL_RCC_OscConfig+0x330>)
 8006bea:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006bec:	2202      	movs	r2, #2
 8006bee:	4013      	ands	r3, r2
 8006bf0:	d100      	bne.n	8006bf4 <HAL_RCC_OscConfig+0x320>
 8006bf2:	e0b7      	b.n	8006d64 <HAL_RCC_OscConfig+0x490>
 8006bf4:	687b      	ldr	r3, [r7, #4]
 8006bf6:	689b      	ldr	r3, [r3, #8]
 8006bf8:	2b00      	cmp	r3, #0
 8006bfa:	d000      	beq.n	8006bfe <HAL_RCC_OscConfig+0x32a>
 8006bfc:	e0b2      	b.n	8006d64 <HAL_RCC_OscConfig+0x490>
      {
        return HAL_ERROR;
 8006bfe:	2301      	movs	r3, #1
 8006c00:	e1c2      	b.n	8006f88 <HAL_RCC_OscConfig+0x6b4>
 8006c02:	46c0      	nop			@ (mov r8, r8)
 8006c04:	40021000 	.word	0x40021000
 8006c08:	fffeffff 	.word	0xfffeffff
 8006c0c:	fffbffff 	.word	0xfffbffff
 8006c10:	ffff80ff 	.word	0xffff80ff
 8006c14:	ffffc7ff 	.word	0xffffc7ff
 8006c18:	00f42400 	.word	0x00f42400
 8006c1c:	200009c0 	.word	0x200009c0
 8006c20:	200009c4 	.word	0x200009c4
 8006c24:	fffffeff 	.word	0xfffffeff
    }
    else
    {
      /* Update LSE configuration in Backup Domain control register    */
      /* Requires to enable write access to Backup Domain of necessary */
      if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8006c28:	4bb5      	ldr	r3, [pc, #724]	@ (8006f00 <HAL_RCC_OscConfig+0x62c>)
 8006c2a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8006c2c:	2380      	movs	r3, #128	@ 0x80
 8006c2e:	055b      	lsls	r3, r3, #21
 8006c30:	4013      	ands	r3, r2
 8006c32:	d101      	bne.n	8006c38 <HAL_RCC_OscConfig+0x364>
 8006c34:	2301      	movs	r3, #1
 8006c36:	e000      	b.n	8006c3a <HAL_RCC_OscConfig+0x366>
 8006c38:	2300      	movs	r3, #0
 8006c3a:	2b00      	cmp	r3, #0
 8006c3c:	d011      	beq.n	8006c62 <HAL_RCC_OscConfig+0x38e>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 8006c3e:	4bb0      	ldr	r3, [pc, #704]	@ (8006f00 <HAL_RCC_OscConfig+0x62c>)
 8006c40:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8006c42:	4baf      	ldr	r3, [pc, #700]	@ (8006f00 <HAL_RCC_OscConfig+0x62c>)
 8006c44:	2180      	movs	r1, #128	@ 0x80
 8006c46:	0549      	lsls	r1, r1, #21
 8006c48:	430a      	orrs	r2, r1
 8006c4a:	63da      	str	r2, [r3, #60]	@ 0x3c
 8006c4c:	4bac      	ldr	r3, [pc, #688]	@ (8006f00 <HAL_RCC_OscConfig+0x62c>)
 8006c4e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8006c50:	2380      	movs	r3, #128	@ 0x80
 8006c52:	055b      	lsls	r3, r3, #21
 8006c54:	4013      	ands	r3, r2
 8006c56:	60fb      	str	r3, [r7, #12]
 8006c58:	68fb      	ldr	r3, [r7, #12]
        pwrclkchanged = SET;
 8006c5a:	231f      	movs	r3, #31
 8006c5c:	18fb      	adds	r3, r7, r3
 8006c5e:	2201      	movs	r2, #1
 8006c60:	701a      	strb	r2, [r3, #0]
      }

      if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8006c62:	4ba8      	ldr	r3, [pc, #672]	@ (8006f04 <HAL_RCC_OscConfig+0x630>)
 8006c64:	681a      	ldr	r2, [r3, #0]
 8006c66:	2380      	movs	r3, #128	@ 0x80
 8006c68:	005b      	lsls	r3, r3, #1
 8006c6a:	4013      	ands	r3, r2
 8006c6c:	d11a      	bne.n	8006ca4 <HAL_RCC_OscConfig+0x3d0>
      {
        /* Enable write access to Backup domain */
        SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8006c6e:	4ba5      	ldr	r3, [pc, #660]	@ (8006f04 <HAL_RCC_OscConfig+0x630>)
 8006c70:	681a      	ldr	r2, [r3, #0]
 8006c72:	4ba4      	ldr	r3, [pc, #656]	@ (8006f04 <HAL_RCC_OscConfig+0x630>)
 8006c74:	2180      	movs	r1, #128	@ 0x80
 8006c76:	0049      	lsls	r1, r1, #1
 8006c78:	430a      	orrs	r2, r1
 8006c7a:	601a      	str	r2, [r3, #0]

        /* Wait for Backup domain Write protection disable */
        tickstart = HAL_GetTick();
 8006c7c:	f7fe fcfc 	bl	8005678 <HAL_GetTick>
 8006c80:	0003      	movs	r3, r0
 8006c82:	613b      	str	r3, [r7, #16]

        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8006c84:	e008      	b.n	8006c98 <HAL_RCC_OscConfig+0x3c4>
        {
          if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006c86:	f7fe fcf7 	bl	8005678 <HAL_GetTick>
 8006c8a:	0002      	movs	r2, r0
 8006c8c:	693b      	ldr	r3, [r7, #16]
 8006c8e:	1ad3      	subs	r3, r2, r3
 8006c90:	2b02      	cmp	r3, #2
 8006c92:	d901      	bls.n	8006c98 <HAL_RCC_OscConfig+0x3c4>
          {
            return HAL_TIMEOUT;
 8006c94:	2303      	movs	r3, #3
 8006c96:	e177      	b.n	8006f88 <HAL_RCC_OscConfig+0x6b4>
        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8006c98:	4b9a      	ldr	r3, [pc, #616]	@ (8006f04 <HAL_RCC_OscConfig+0x630>)
 8006c9a:	681a      	ldr	r2, [r3, #0]
 8006c9c:	2380      	movs	r3, #128	@ 0x80
 8006c9e:	005b      	lsls	r3, r3, #1
 8006ca0:	4013      	ands	r3, r2
 8006ca2:	d0f0      	beq.n	8006c86 <HAL_RCC_OscConfig+0x3b2>
          }
        }
      }

      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006ca4:	687b      	ldr	r3, [r7, #4]
 8006ca6:	689b      	ldr	r3, [r3, #8]
 8006ca8:	2b01      	cmp	r3, #1
 8006caa:	d106      	bne.n	8006cba <HAL_RCC_OscConfig+0x3e6>
 8006cac:	4b94      	ldr	r3, [pc, #592]	@ (8006f00 <HAL_RCC_OscConfig+0x62c>)
 8006cae:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8006cb0:	4b93      	ldr	r3, [pc, #588]	@ (8006f00 <HAL_RCC_OscConfig+0x62c>)
 8006cb2:	2101      	movs	r1, #1
 8006cb4:	430a      	orrs	r2, r1
 8006cb6:	65da      	str	r2, [r3, #92]	@ 0x5c
 8006cb8:	e01c      	b.n	8006cf4 <HAL_RCC_OscConfig+0x420>
 8006cba:	687b      	ldr	r3, [r7, #4]
 8006cbc:	689b      	ldr	r3, [r3, #8]
 8006cbe:	2b05      	cmp	r3, #5
 8006cc0:	d10c      	bne.n	8006cdc <HAL_RCC_OscConfig+0x408>
 8006cc2:	4b8f      	ldr	r3, [pc, #572]	@ (8006f00 <HAL_RCC_OscConfig+0x62c>)
 8006cc4:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8006cc6:	4b8e      	ldr	r3, [pc, #568]	@ (8006f00 <HAL_RCC_OscConfig+0x62c>)
 8006cc8:	2104      	movs	r1, #4
 8006cca:	430a      	orrs	r2, r1
 8006ccc:	65da      	str	r2, [r3, #92]	@ 0x5c
 8006cce:	4b8c      	ldr	r3, [pc, #560]	@ (8006f00 <HAL_RCC_OscConfig+0x62c>)
 8006cd0:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8006cd2:	4b8b      	ldr	r3, [pc, #556]	@ (8006f00 <HAL_RCC_OscConfig+0x62c>)
 8006cd4:	2101      	movs	r1, #1
 8006cd6:	430a      	orrs	r2, r1
 8006cd8:	65da      	str	r2, [r3, #92]	@ 0x5c
 8006cda:	e00b      	b.n	8006cf4 <HAL_RCC_OscConfig+0x420>
 8006cdc:	4b88      	ldr	r3, [pc, #544]	@ (8006f00 <HAL_RCC_OscConfig+0x62c>)
 8006cde:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8006ce0:	4b87      	ldr	r3, [pc, #540]	@ (8006f00 <HAL_RCC_OscConfig+0x62c>)
 8006ce2:	2101      	movs	r1, #1
 8006ce4:	438a      	bics	r2, r1
 8006ce6:	65da      	str	r2, [r3, #92]	@ 0x5c
 8006ce8:	4b85      	ldr	r3, [pc, #532]	@ (8006f00 <HAL_RCC_OscConfig+0x62c>)
 8006cea:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8006cec:	4b84      	ldr	r3, [pc, #528]	@ (8006f00 <HAL_RCC_OscConfig+0x62c>)
 8006cee:	2104      	movs	r1, #4
 8006cf0:	438a      	bics	r2, r1
 8006cf2:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8006cf4:	687b      	ldr	r3, [r7, #4]
 8006cf6:	689b      	ldr	r3, [r3, #8]
 8006cf8:	2b00      	cmp	r3, #0
 8006cfa:	d014      	beq.n	8006d26 <HAL_RCC_OscConfig+0x452>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006cfc:	f7fe fcbc 	bl	8005678 <HAL_GetTick>
 8006d00:	0003      	movs	r3, r0
 8006d02:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006d04:	e009      	b.n	8006d1a <HAL_RCC_OscConfig+0x446>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006d06:	f7fe fcb7 	bl	8005678 <HAL_GetTick>
 8006d0a:	0002      	movs	r2, r0
 8006d0c:	693b      	ldr	r3, [r7, #16]
 8006d0e:	1ad3      	subs	r3, r2, r3
 8006d10:	4a7d      	ldr	r2, [pc, #500]	@ (8006f08 <HAL_RCC_OscConfig+0x634>)
 8006d12:	4293      	cmp	r3, r2
 8006d14:	d901      	bls.n	8006d1a <HAL_RCC_OscConfig+0x446>
          {
            return HAL_TIMEOUT;
 8006d16:	2303      	movs	r3, #3
 8006d18:	e136      	b.n	8006f88 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006d1a:	4b79      	ldr	r3, [pc, #484]	@ (8006f00 <HAL_RCC_OscConfig+0x62c>)
 8006d1c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006d1e:	2202      	movs	r2, #2
 8006d20:	4013      	ands	r3, r2
 8006d22:	d0f0      	beq.n	8006d06 <HAL_RCC_OscConfig+0x432>
 8006d24:	e013      	b.n	8006d4e <HAL_RCC_OscConfig+0x47a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006d26:	f7fe fca7 	bl	8005678 <HAL_GetTick>
 8006d2a:	0003      	movs	r3, r0
 8006d2c:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is disabled */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8006d2e:	e009      	b.n	8006d44 <HAL_RCC_OscConfig+0x470>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006d30:	f7fe fca2 	bl	8005678 <HAL_GetTick>
 8006d34:	0002      	movs	r2, r0
 8006d36:	693b      	ldr	r3, [r7, #16]
 8006d38:	1ad3      	subs	r3, r2, r3
 8006d3a:	4a73      	ldr	r2, [pc, #460]	@ (8006f08 <HAL_RCC_OscConfig+0x634>)
 8006d3c:	4293      	cmp	r3, r2
 8006d3e:	d901      	bls.n	8006d44 <HAL_RCC_OscConfig+0x470>
          {
            return HAL_TIMEOUT;
 8006d40:	2303      	movs	r3, #3
 8006d42:	e121      	b.n	8006f88 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8006d44:	4b6e      	ldr	r3, [pc, #440]	@ (8006f00 <HAL_RCC_OscConfig+0x62c>)
 8006d46:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006d48:	2202      	movs	r2, #2
 8006d4a:	4013      	ands	r3, r2
 8006d4c:	d1f0      	bne.n	8006d30 <HAL_RCC_OscConfig+0x45c>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 8006d4e:	231f      	movs	r3, #31
 8006d50:	18fb      	adds	r3, r7, r3
 8006d52:	781b      	ldrb	r3, [r3, #0]
 8006d54:	2b01      	cmp	r3, #1
 8006d56:	d105      	bne.n	8006d64 <HAL_RCC_OscConfig+0x490>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 8006d58:	4b69      	ldr	r3, [pc, #420]	@ (8006f00 <HAL_RCC_OscConfig+0x62c>)
 8006d5a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8006d5c:	4b68      	ldr	r3, [pc, #416]	@ (8006f00 <HAL_RCC_OscConfig+0x62c>)
 8006d5e:	496b      	ldr	r1, [pc, #428]	@ (8006f0c <HAL_RCC_OscConfig+0x638>)
 8006d60:	400a      	ands	r2, r1
 8006d62:	63da      	str	r2, [r3, #60]	@ 0x3c
      }
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8006d64:	687b      	ldr	r3, [r7, #4]
 8006d66:	681b      	ldr	r3, [r3, #0]
 8006d68:	2220      	movs	r2, #32
 8006d6a:	4013      	ands	r3, r2
 8006d6c:	d039      	beq.n	8006de2 <HAL_RCC_OscConfig+0x50e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if (RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8006d6e:	687b      	ldr	r3, [r7, #4]
 8006d70:	69db      	ldr	r3, [r3, #28]
 8006d72:	2b00      	cmp	r3, #0
 8006d74:	d01b      	beq.n	8006dae <HAL_RCC_OscConfig+0x4da>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8006d76:	4b62      	ldr	r3, [pc, #392]	@ (8006f00 <HAL_RCC_OscConfig+0x62c>)
 8006d78:	681a      	ldr	r2, [r3, #0]
 8006d7a:	4b61      	ldr	r3, [pc, #388]	@ (8006f00 <HAL_RCC_OscConfig+0x62c>)
 8006d7c:	2180      	movs	r1, #128	@ 0x80
 8006d7e:	03c9      	lsls	r1, r1, #15
 8006d80:	430a      	orrs	r2, r1
 8006d82:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006d84:	f7fe fc78 	bl	8005678 <HAL_GetTick>
 8006d88:	0003      	movs	r3, r0
 8006d8a:	613b      	str	r3, [r7, #16]

      /* Wait till HSI48 is ready */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 8006d8c:	e008      	b.n	8006da0 <HAL_RCC_OscConfig+0x4cc>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8006d8e:	f7fe fc73 	bl	8005678 <HAL_GetTick>
 8006d92:	0002      	movs	r2, r0
 8006d94:	693b      	ldr	r3, [r7, #16]
 8006d96:	1ad3      	subs	r3, r2, r3
 8006d98:	2b02      	cmp	r3, #2
 8006d9a:	d901      	bls.n	8006da0 <HAL_RCC_OscConfig+0x4cc>
        {
          return HAL_TIMEOUT;
 8006d9c:	2303      	movs	r3, #3
 8006d9e:	e0f3      	b.n	8006f88 <HAL_RCC_OscConfig+0x6b4>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 8006da0:	4b57      	ldr	r3, [pc, #348]	@ (8006f00 <HAL_RCC_OscConfig+0x62c>)
 8006da2:	681a      	ldr	r2, [r3, #0]
 8006da4:	2380      	movs	r3, #128	@ 0x80
 8006da6:	041b      	lsls	r3, r3, #16
 8006da8:	4013      	ands	r3, r2
 8006daa:	d0f0      	beq.n	8006d8e <HAL_RCC_OscConfig+0x4ba>
 8006dac:	e019      	b.n	8006de2 <HAL_RCC_OscConfig+0x50e>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8006dae:	4b54      	ldr	r3, [pc, #336]	@ (8006f00 <HAL_RCC_OscConfig+0x62c>)
 8006db0:	681a      	ldr	r2, [r3, #0]
 8006db2:	4b53      	ldr	r3, [pc, #332]	@ (8006f00 <HAL_RCC_OscConfig+0x62c>)
 8006db4:	4956      	ldr	r1, [pc, #344]	@ (8006f10 <HAL_RCC_OscConfig+0x63c>)
 8006db6:	400a      	ands	r2, r1
 8006db8:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006dba:	f7fe fc5d 	bl	8005678 <HAL_GetTick>
 8006dbe:	0003      	movs	r3, r0
 8006dc0:	613b      	str	r3, [r7, #16]

      /* Wait till HSI48 is disabled */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 8006dc2:	e008      	b.n	8006dd6 <HAL_RCC_OscConfig+0x502>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8006dc4:	f7fe fc58 	bl	8005678 <HAL_GetTick>
 8006dc8:	0002      	movs	r2, r0
 8006dca:	693b      	ldr	r3, [r7, #16]
 8006dcc:	1ad3      	subs	r3, r2, r3
 8006dce:	2b02      	cmp	r3, #2
 8006dd0:	d901      	bls.n	8006dd6 <HAL_RCC_OscConfig+0x502>
        {
          return HAL_TIMEOUT;
 8006dd2:	2303      	movs	r3, #3
 8006dd4:	e0d8      	b.n	8006f88 <HAL_RCC_OscConfig+0x6b4>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 8006dd6:	4b4a      	ldr	r3, [pc, #296]	@ (8006f00 <HAL_RCC_OscConfig+0x62c>)
 8006dd8:	681a      	ldr	r2, [r3, #0]
 8006dda:	2380      	movs	r3, #128	@ 0x80
 8006ddc:	041b      	lsls	r3, r3, #16
 8006dde:	4013      	ands	r3, r2
 8006de0:	d1f0      	bne.n	8006dc4 <HAL_RCC_OscConfig+0x4f0>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8006de2:	687b      	ldr	r3, [r7, #4]
 8006de4:	6a1b      	ldr	r3, [r3, #32]
 8006de6:	2b00      	cmp	r3, #0
 8006de8:	d100      	bne.n	8006dec <HAL_RCC_OscConfig+0x518>
 8006dea:	e0cc      	b.n	8006f86 <HAL_RCC_OscConfig+0x6b2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8006dec:	4b44      	ldr	r3, [pc, #272]	@ (8006f00 <HAL_RCC_OscConfig+0x62c>)
 8006dee:	689b      	ldr	r3, [r3, #8]
 8006df0:	2238      	movs	r2, #56	@ 0x38
 8006df2:	4013      	ands	r3, r2
 8006df4:	2b10      	cmp	r3, #16
 8006df6:	d100      	bne.n	8006dfa <HAL_RCC_OscConfig+0x526>
 8006df8:	e07b      	b.n	8006ef2 <HAL_RCC_OscConfig+0x61e>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8006dfa:	687b      	ldr	r3, [r7, #4]
 8006dfc:	6a1b      	ldr	r3, [r3, #32]
 8006dfe:	2b02      	cmp	r3, #2
 8006e00:	d156      	bne.n	8006eb0 <HAL_RCC_OscConfig+0x5dc>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
#endif /* RCC_PLLQ_SUPPORT */
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006e02:	4b3f      	ldr	r3, [pc, #252]	@ (8006f00 <HAL_RCC_OscConfig+0x62c>)
 8006e04:	681a      	ldr	r2, [r3, #0]
 8006e06:	4b3e      	ldr	r3, [pc, #248]	@ (8006f00 <HAL_RCC_OscConfig+0x62c>)
 8006e08:	4942      	ldr	r1, [pc, #264]	@ (8006f14 <HAL_RCC_OscConfig+0x640>)
 8006e0a:	400a      	ands	r2, r1
 8006e0c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006e0e:	f7fe fc33 	bl	8005678 <HAL_GetTick>
 8006e12:	0003      	movs	r3, r0
 8006e14:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8006e16:	e008      	b.n	8006e2a <HAL_RCC_OscConfig+0x556>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006e18:	f7fe fc2e 	bl	8005678 <HAL_GetTick>
 8006e1c:	0002      	movs	r2, r0
 8006e1e:	693b      	ldr	r3, [r7, #16]
 8006e20:	1ad3      	subs	r3, r2, r3
 8006e22:	2b02      	cmp	r3, #2
 8006e24:	d901      	bls.n	8006e2a <HAL_RCC_OscConfig+0x556>
          {
            return HAL_TIMEOUT;
 8006e26:	2303      	movs	r3, #3
 8006e28:	e0ae      	b.n	8006f88 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8006e2a:	4b35      	ldr	r3, [pc, #212]	@ (8006f00 <HAL_RCC_OscConfig+0x62c>)
 8006e2c:	681a      	ldr	r2, [r3, #0]
 8006e2e:	2380      	movs	r3, #128	@ 0x80
 8006e30:	049b      	lsls	r3, r3, #18
 8006e32:	4013      	ands	r3, r2
 8006e34:	d1f0      	bne.n	8006e18 <HAL_RCC_OscConfig+0x544>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLQ_SUPPORT)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8006e36:	4b32      	ldr	r3, [pc, #200]	@ (8006f00 <HAL_RCC_OscConfig+0x62c>)
 8006e38:	68db      	ldr	r3, [r3, #12]
 8006e3a:	4a37      	ldr	r2, [pc, #220]	@ (8006f18 <HAL_RCC_OscConfig+0x644>)
 8006e3c:	4013      	ands	r3, r2
 8006e3e:	0019      	movs	r1, r3
 8006e40:	687b      	ldr	r3, [r7, #4]
 8006e42:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8006e44:	687b      	ldr	r3, [r7, #4]
 8006e46:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006e48:	431a      	orrs	r2, r3
 8006e4a:	687b      	ldr	r3, [r7, #4]
 8006e4c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006e4e:	021b      	lsls	r3, r3, #8
 8006e50:	431a      	orrs	r2, r3
 8006e52:	687b      	ldr	r3, [r7, #4]
 8006e54:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006e56:	431a      	orrs	r2, r3
 8006e58:	687b      	ldr	r3, [r7, #4]
 8006e5a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006e5c:	431a      	orrs	r2, r3
 8006e5e:	687b      	ldr	r3, [r7, #4]
 8006e60:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006e62:	431a      	orrs	r2, r3
 8006e64:	4b26      	ldr	r3, [pc, #152]	@ (8006f00 <HAL_RCC_OscConfig+0x62c>)
 8006e66:	430a      	orrs	r2, r1
 8006e68:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLR);
#endif /* RCC_PLLQ_SUPPORT */

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8006e6a:	4b25      	ldr	r3, [pc, #148]	@ (8006f00 <HAL_RCC_OscConfig+0x62c>)
 8006e6c:	681a      	ldr	r2, [r3, #0]
 8006e6e:	4b24      	ldr	r3, [pc, #144]	@ (8006f00 <HAL_RCC_OscConfig+0x62c>)
 8006e70:	2180      	movs	r1, #128	@ 0x80
 8006e72:	0449      	lsls	r1, r1, #17
 8006e74:	430a      	orrs	r2, r1
 8006e76:	601a      	str	r2, [r3, #0]

        /* Enable PLLR Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLRCLK);
 8006e78:	4b21      	ldr	r3, [pc, #132]	@ (8006f00 <HAL_RCC_OscConfig+0x62c>)
 8006e7a:	68da      	ldr	r2, [r3, #12]
 8006e7c:	4b20      	ldr	r3, [pc, #128]	@ (8006f00 <HAL_RCC_OscConfig+0x62c>)
 8006e7e:	2180      	movs	r1, #128	@ 0x80
 8006e80:	0549      	lsls	r1, r1, #21
 8006e82:	430a      	orrs	r2, r1
 8006e84:	60da      	str	r2, [r3, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006e86:	f7fe fbf7 	bl	8005678 <HAL_GetTick>
 8006e8a:	0003      	movs	r3, r0
 8006e8c:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006e8e:	e008      	b.n	8006ea2 <HAL_RCC_OscConfig+0x5ce>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006e90:	f7fe fbf2 	bl	8005678 <HAL_GetTick>
 8006e94:	0002      	movs	r2, r0
 8006e96:	693b      	ldr	r3, [r7, #16]
 8006e98:	1ad3      	subs	r3, r2, r3
 8006e9a:	2b02      	cmp	r3, #2
 8006e9c:	d901      	bls.n	8006ea2 <HAL_RCC_OscConfig+0x5ce>
          {
            return HAL_TIMEOUT;
 8006e9e:	2303      	movs	r3, #3
 8006ea0:	e072      	b.n	8006f88 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006ea2:	4b17      	ldr	r3, [pc, #92]	@ (8006f00 <HAL_RCC_OscConfig+0x62c>)
 8006ea4:	681a      	ldr	r2, [r3, #0]
 8006ea6:	2380      	movs	r3, #128	@ 0x80
 8006ea8:	049b      	lsls	r3, r3, #18
 8006eaa:	4013      	ands	r3, r2
 8006eac:	d0f0      	beq.n	8006e90 <HAL_RCC_OscConfig+0x5bc>
 8006eae:	e06a      	b.n	8006f86 <HAL_RCC_OscConfig+0x6b2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006eb0:	4b13      	ldr	r3, [pc, #76]	@ (8006f00 <HAL_RCC_OscConfig+0x62c>)
 8006eb2:	681a      	ldr	r2, [r3, #0]
 8006eb4:	4b12      	ldr	r3, [pc, #72]	@ (8006f00 <HAL_RCC_OscConfig+0x62c>)
 8006eb6:	4917      	ldr	r1, [pc, #92]	@ (8006f14 <HAL_RCC_OscConfig+0x640>)
 8006eb8:	400a      	ands	r2, r1
 8006eba:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006ebc:	f7fe fbdc 	bl	8005678 <HAL_GetTick>
 8006ec0:	0003      	movs	r3, r0
 8006ec2:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8006ec4:	e008      	b.n	8006ed8 <HAL_RCC_OscConfig+0x604>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006ec6:	f7fe fbd7 	bl	8005678 <HAL_GetTick>
 8006eca:	0002      	movs	r2, r0
 8006ecc:	693b      	ldr	r3, [r7, #16]
 8006ece:	1ad3      	subs	r3, r2, r3
 8006ed0:	2b02      	cmp	r3, #2
 8006ed2:	d901      	bls.n	8006ed8 <HAL_RCC_OscConfig+0x604>
          {
            return HAL_TIMEOUT;
 8006ed4:	2303      	movs	r3, #3
 8006ed6:	e057      	b.n	8006f88 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8006ed8:	4b09      	ldr	r3, [pc, #36]	@ (8006f00 <HAL_RCC_OscConfig+0x62c>)
 8006eda:	681a      	ldr	r2, [r3, #0]
 8006edc:	2380      	movs	r3, #128	@ 0x80
 8006ede:	049b      	lsls	r3, r3, #18
 8006ee0:	4013      	ands	r3, r2
 8006ee2:	d1f0      	bne.n	8006ec6 <HAL_RCC_OscConfig+0x5f2>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLQ_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN);
 8006ee4:	4b06      	ldr	r3, [pc, #24]	@ (8006f00 <HAL_RCC_OscConfig+0x62c>)
 8006ee6:	68da      	ldr	r2, [r3, #12]
 8006ee8:	4b05      	ldr	r3, [pc, #20]	@ (8006f00 <HAL_RCC_OscConfig+0x62c>)
 8006eea:	490c      	ldr	r1, [pc, #48]	@ (8006f1c <HAL_RCC_OscConfig+0x648>)
 8006eec:	400a      	ands	r2, r1
 8006eee:	60da      	str	r2, [r3, #12]
 8006ef0:	e049      	b.n	8006f86 <HAL_RCC_OscConfig+0x6b2>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8006ef2:	687b      	ldr	r3, [r7, #4]
 8006ef4:	6a1b      	ldr	r3, [r3, #32]
 8006ef6:	2b01      	cmp	r3, #1
 8006ef8:	d112      	bne.n	8006f20 <HAL_RCC_OscConfig+0x64c>
      {
        return HAL_ERROR;
 8006efa:	2301      	movs	r3, #1
 8006efc:	e044      	b.n	8006f88 <HAL_RCC_OscConfig+0x6b4>
 8006efe:	46c0      	nop			@ (mov r8, r8)
 8006f00:	40021000 	.word	0x40021000
 8006f04:	40007000 	.word	0x40007000
 8006f08:	00001388 	.word	0x00001388
 8006f0c:	efffffff 	.word	0xefffffff
 8006f10:	ffbfffff 	.word	0xffbfffff
 8006f14:	feffffff 	.word	0xfeffffff
 8006f18:	11c1808c 	.word	0x11c1808c
 8006f1c:	eefefffc 	.word	0xeefefffc
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        temp_pllckcfg = RCC->PLLCFGR;
 8006f20:	4b1b      	ldr	r3, [pc, #108]	@ (8006f90 <HAL_RCC_OscConfig+0x6bc>)
 8006f22:	68db      	ldr	r3, [r3, #12]
 8006f24:	617b      	str	r3, [r7, #20]
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006f26:	697b      	ldr	r3, [r7, #20]
 8006f28:	2203      	movs	r2, #3
 8006f2a:	401a      	ands	r2, r3
 8006f2c:	687b      	ldr	r3, [r7, #4]
 8006f2e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006f30:	429a      	cmp	r2, r3
 8006f32:	d126      	bne.n	8006f82 <HAL_RCC_OscConfig+0x6ae>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8006f34:	697b      	ldr	r3, [r7, #20]
 8006f36:	2270      	movs	r2, #112	@ 0x70
 8006f38:	401a      	ands	r2, r3
 8006f3a:	687b      	ldr	r3, [r7, #4]
 8006f3c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006f3e:	429a      	cmp	r2, r3
 8006f40:	d11f      	bne.n	8006f82 <HAL_RCC_OscConfig+0x6ae>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8006f42:	697a      	ldr	r2, [r7, #20]
 8006f44:	23fe      	movs	r3, #254	@ 0xfe
 8006f46:	01db      	lsls	r3, r3, #7
 8006f48:	401a      	ands	r2, r3
 8006f4a:	687b      	ldr	r3, [r7, #4]
 8006f4c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006f4e:	021b      	lsls	r3, r3, #8
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8006f50:	429a      	cmp	r2, r3
 8006f52:	d116      	bne.n	8006f82 <HAL_RCC_OscConfig+0x6ae>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8006f54:	697a      	ldr	r2, [r7, #20]
 8006f56:	23f8      	movs	r3, #248	@ 0xf8
 8006f58:	039b      	lsls	r3, r3, #14
 8006f5a:	401a      	ands	r2, r3
 8006f5c:	687b      	ldr	r3, [r7, #4]
 8006f5e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8006f60:	429a      	cmp	r2, r3
 8006f62:	d10e      	bne.n	8006f82 <HAL_RCC_OscConfig+0x6ae>
#if defined (RCC_PLLQ_SUPPORT)
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8006f64:	697a      	ldr	r2, [r7, #20]
 8006f66:	23e0      	movs	r3, #224	@ 0xe0
 8006f68:	051b      	lsls	r3, r3, #20
 8006f6a:	401a      	ands	r2, r3
 8006f6c:	687b      	ldr	r3, [r7, #4]
 8006f6e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8006f70:	429a      	cmp	r2, r3
 8006f72:	d106      	bne.n	8006f82 <HAL_RCC_OscConfig+0x6ae>
#endif /* RCC_PLLQ_SUPPORT */
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 8006f74:	697b      	ldr	r3, [r7, #20]
 8006f76:	0f5b      	lsrs	r3, r3, #29
 8006f78:	075a      	lsls	r2, r3, #29
 8006f7a:	687b      	ldr	r3, [r7, #4]
 8006f7c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8006f7e:	429a      	cmp	r2, r3
 8006f80:	d001      	beq.n	8006f86 <HAL_RCC_OscConfig+0x6b2>
        {
          return HAL_ERROR;
 8006f82:	2301      	movs	r3, #1
 8006f84:	e000      	b.n	8006f88 <HAL_RCC_OscConfig+0x6b4>
        }
      }
    }
  }
  return HAL_OK;
 8006f86:	2300      	movs	r3, #0
}
 8006f88:	0018      	movs	r0, r3
 8006f8a:	46bd      	mov	sp, r7
 8006f8c:	b008      	add	sp, #32
 8006f8e:	bd80      	pop	{r7, pc}
 8006f90:	40021000 	.word	0x40021000

08006f94 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006f94:	b580      	push	{r7, lr}
 8006f96:	b084      	sub	sp, #16
 8006f98:	af00      	add	r7, sp, #0
 8006f9a:	6078      	str	r0, [r7, #4]
 8006f9c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8006f9e:	687b      	ldr	r3, [r7, #4]
 8006fa0:	2b00      	cmp	r3, #0
 8006fa2:	d101      	bne.n	8006fa8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8006fa4:	2301      	movs	r3, #1
 8006fa6:	e0e9      	b.n	800717c <HAL_RCC_ClockConfig+0x1e8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8006fa8:	4b76      	ldr	r3, [pc, #472]	@ (8007184 <HAL_RCC_ClockConfig+0x1f0>)
 8006faa:	681b      	ldr	r3, [r3, #0]
 8006fac:	2207      	movs	r2, #7
 8006fae:	4013      	ands	r3, r2
 8006fb0:	683a      	ldr	r2, [r7, #0]
 8006fb2:	429a      	cmp	r2, r3
 8006fb4:	d91e      	bls.n	8006ff4 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006fb6:	4b73      	ldr	r3, [pc, #460]	@ (8007184 <HAL_RCC_ClockConfig+0x1f0>)
 8006fb8:	681b      	ldr	r3, [r3, #0]
 8006fba:	2207      	movs	r2, #7
 8006fbc:	4393      	bics	r3, r2
 8006fbe:	0019      	movs	r1, r3
 8006fc0:	4b70      	ldr	r3, [pc, #448]	@ (8007184 <HAL_RCC_ClockConfig+0x1f0>)
 8006fc2:	683a      	ldr	r2, [r7, #0]
 8006fc4:	430a      	orrs	r2, r1
 8006fc6:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8006fc8:	f7fe fb56 	bl	8005678 <HAL_GetTick>
 8006fcc:	0003      	movs	r3, r0
 8006fce:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8006fd0:	e009      	b.n	8006fe6 <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006fd2:	f7fe fb51 	bl	8005678 <HAL_GetTick>
 8006fd6:	0002      	movs	r2, r0
 8006fd8:	68fb      	ldr	r3, [r7, #12]
 8006fda:	1ad3      	subs	r3, r2, r3
 8006fdc:	4a6a      	ldr	r2, [pc, #424]	@ (8007188 <HAL_RCC_ClockConfig+0x1f4>)
 8006fde:	4293      	cmp	r3, r2
 8006fe0:	d901      	bls.n	8006fe6 <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 8006fe2:	2303      	movs	r3, #3
 8006fe4:	e0ca      	b.n	800717c <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8006fe6:	4b67      	ldr	r3, [pc, #412]	@ (8007184 <HAL_RCC_ClockConfig+0x1f0>)
 8006fe8:	681b      	ldr	r3, [r3, #0]
 8006fea:	2207      	movs	r2, #7
 8006fec:	4013      	ands	r3, r2
 8006fee:	683a      	ldr	r2, [r7, #0]
 8006ff0:	429a      	cmp	r2, r3
 8006ff2:	d1ee      	bne.n	8006fd2 <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006ff4:	687b      	ldr	r3, [r7, #4]
 8006ff6:	681b      	ldr	r3, [r3, #0]
 8006ff8:	2202      	movs	r2, #2
 8006ffa:	4013      	ands	r3, r2
 8006ffc:	d015      	beq.n	800702a <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006ffe:	687b      	ldr	r3, [r7, #4]
 8007000:	681b      	ldr	r3, [r3, #0]
 8007002:	2204      	movs	r2, #4
 8007004:	4013      	ands	r3, r2
 8007006:	d006      	beq.n	8007016 <HAL_RCC_ClockConfig+0x82>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8007008:	4b60      	ldr	r3, [pc, #384]	@ (800718c <HAL_RCC_ClockConfig+0x1f8>)
 800700a:	689a      	ldr	r2, [r3, #8]
 800700c:	4b5f      	ldr	r3, [pc, #380]	@ (800718c <HAL_RCC_ClockConfig+0x1f8>)
 800700e:	21e0      	movs	r1, #224	@ 0xe0
 8007010:	01c9      	lsls	r1, r1, #7
 8007012:	430a      	orrs	r2, r1
 8007014:	609a      	str	r2, [r3, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8007016:	4b5d      	ldr	r3, [pc, #372]	@ (800718c <HAL_RCC_ClockConfig+0x1f8>)
 8007018:	689b      	ldr	r3, [r3, #8]
 800701a:	4a5d      	ldr	r2, [pc, #372]	@ (8007190 <HAL_RCC_ClockConfig+0x1fc>)
 800701c:	4013      	ands	r3, r2
 800701e:	0019      	movs	r1, r3
 8007020:	687b      	ldr	r3, [r7, #4]
 8007022:	689a      	ldr	r2, [r3, #8]
 8007024:	4b59      	ldr	r3, [pc, #356]	@ (800718c <HAL_RCC_ClockConfig+0x1f8>)
 8007026:	430a      	orrs	r2, r1
 8007028:	609a      	str	r2, [r3, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800702a:	687b      	ldr	r3, [r7, #4]
 800702c:	681b      	ldr	r3, [r3, #0]
 800702e:	2201      	movs	r2, #1
 8007030:	4013      	ands	r3, r2
 8007032:	d057      	beq.n	80070e4 <HAL_RCC_ClockConfig+0x150>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8007034:	687b      	ldr	r3, [r7, #4]
 8007036:	685b      	ldr	r3, [r3, #4]
 8007038:	2b01      	cmp	r3, #1
 800703a:	d107      	bne.n	800704c <HAL_RCC_ClockConfig+0xb8>
    {
      /* Check the HSE ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800703c:	4b53      	ldr	r3, [pc, #332]	@ (800718c <HAL_RCC_ClockConfig+0x1f8>)
 800703e:	681a      	ldr	r2, [r3, #0]
 8007040:	2380      	movs	r3, #128	@ 0x80
 8007042:	029b      	lsls	r3, r3, #10
 8007044:	4013      	ands	r3, r2
 8007046:	d12b      	bne.n	80070a0 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8007048:	2301      	movs	r3, #1
 800704a:	e097      	b.n	800717c <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800704c:	687b      	ldr	r3, [r7, #4]
 800704e:	685b      	ldr	r3, [r3, #4]
 8007050:	2b02      	cmp	r3, #2
 8007052:	d107      	bne.n	8007064 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8007054:	4b4d      	ldr	r3, [pc, #308]	@ (800718c <HAL_RCC_ClockConfig+0x1f8>)
 8007056:	681a      	ldr	r2, [r3, #0]
 8007058:	2380      	movs	r3, #128	@ 0x80
 800705a:	049b      	lsls	r3, r3, #18
 800705c:	4013      	ands	r3, r2
 800705e:	d11f      	bne.n	80070a0 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8007060:	2301      	movs	r3, #1
 8007062:	e08b      	b.n	800717c <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* HSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8007064:	687b      	ldr	r3, [r7, #4]
 8007066:	685b      	ldr	r3, [r3, #4]
 8007068:	2b00      	cmp	r3, #0
 800706a:	d107      	bne.n	800707c <HAL_RCC_ClockConfig+0xe8>
    {
      /* Check the HSI ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800706c:	4b47      	ldr	r3, [pc, #284]	@ (800718c <HAL_RCC_ClockConfig+0x1f8>)
 800706e:	681a      	ldr	r2, [r3, #0]
 8007070:	2380      	movs	r3, #128	@ 0x80
 8007072:	00db      	lsls	r3, r3, #3
 8007074:	4013      	ands	r3, r2
 8007076:	d113      	bne.n	80070a0 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8007078:	2301      	movs	r3, #1
 800707a:	e07f      	b.n	800717c <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* LSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 800707c:	687b      	ldr	r3, [r7, #4]
 800707e:	685b      	ldr	r3, [r3, #4]
 8007080:	2b03      	cmp	r3, #3
 8007082:	d106      	bne.n	8007092 <HAL_RCC_ClockConfig+0xfe>
    {
      /* Check the LSI ready flag */
      if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8007084:	4b41      	ldr	r3, [pc, #260]	@ (800718c <HAL_RCC_ClockConfig+0x1f8>)
 8007086:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007088:	2202      	movs	r2, #2
 800708a:	4013      	ands	r3, r2
 800708c:	d108      	bne.n	80070a0 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 800708e:	2301      	movs	r3, #1
 8007090:	e074      	b.n	800717c <HAL_RCC_ClockConfig+0x1e8>
    }
    /* LSE is selected as System Clock Source */
    else
    {
      /* Check the LSE ready flag */
      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8007092:	4b3e      	ldr	r3, [pc, #248]	@ (800718c <HAL_RCC_ClockConfig+0x1f8>)
 8007094:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007096:	2202      	movs	r2, #2
 8007098:	4013      	ands	r3, r2
 800709a:	d101      	bne.n	80070a0 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 800709c:	2301      	movs	r3, #1
 800709e:	e06d      	b.n	800717c <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80070a0:	4b3a      	ldr	r3, [pc, #232]	@ (800718c <HAL_RCC_ClockConfig+0x1f8>)
 80070a2:	689b      	ldr	r3, [r3, #8]
 80070a4:	2207      	movs	r2, #7
 80070a6:	4393      	bics	r3, r2
 80070a8:	0019      	movs	r1, r3
 80070aa:	687b      	ldr	r3, [r7, #4]
 80070ac:	685a      	ldr	r2, [r3, #4]
 80070ae:	4b37      	ldr	r3, [pc, #220]	@ (800718c <HAL_RCC_ClockConfig+0x1f8>)
 80070b0:	430a      	orrs	r2, r1
 80070b2:	609a      	str	r2, [r3, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80070b4:	f7fe fae0 	bl	8005678 <HAL_GetTick>
 80070b8:	0003      	movs	r3, r0
 80070ba:	60fb      	str	r3, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80070bc:	e009      	b.n	80070d2 <HAL_RCC_ClockConfig+0x13e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80070be:	f7fe fadb 	bl	8005678 <HAL_GetTick>
 80070c2:	0002      	movs	r2, r0
 80070c4:	68fb      	ldr	r3, [r7, #12]
 80070c6:	1ad3      	subs	r3, r2, r3
 80070c8:	4a2f      	ldr	r2, [pc, #188]	@ (8007188 <HAL_RCC_ClockConfig+0x1f4>)
 80070ca:	4293      	cmp	r3, r2
 80070cc:	d901      	bls.n	80070d2 <HAL_RCC_ClockConfig+0x13e>
      {
        return HAL_TIMEOUT;
 80070ce:	2303      	movs	r3, #3
 80070d0:	e054      	b.n	800717c <HAL_RCC_ClockConfig+0x1e8>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80070d2:	4b2e      	ldr	r3, [pc, #184]	@ (800718c <HAL_RCC_ClockConfig+0x1f8>)
 80070d4:	689b      	ldr	r3, [r3, #8]
 80070d6:	2238      	movs	r2, #56	@ 0x38
 80070d8:	401a      	ands	r2, r3
 80070da:	687b      	ldr	r3, [r7, #4]
 80070dc:	685b      	ldr	r3, [r3, #4]
 80070de:	00db      	lsls	r3, r3, #3
 80070e0:	429a      	cmp	r2, r3
 80070e2:	d1ec      	bne.n	80070be <HAL_RCC_ClockConfig+0x12a>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80070e4:	4b27      	ldr	r3, [pc, #156]	@ (8007184 <HAL_RCC_ClockConfig+0x1f0>)
 80070e6:	681b      	ldr	r3, [r3, #0]
 80070e8:	2207      	movs	r2, #7
 80070ea:	4013      	ands	r3, r2
 80070ec:	683a      	ldr	r2, [r7, #0]
 80070ee:	429a      	cmp	r2, r3
 80070f0:	d21e      	bcs.n	8007130 <HAL_RCC_ClockConfig+0x19c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80070f2:	4b24      	ldr	r3, [pc, #144]	@ (8007184 <HAL_RCC_ClockConfig+0x1f0>)
 80070f4:	681b      	ldr	r3, [r3, #0]
 80070f6:	2207      	movs	r2, #7
 80070f8:	4393      	bics	r3, r2
 80070fa:	0019      	movs	r1, r3
 80070fc:	4b21      	ldr	r3, [pc, #132]	@ (8007184 <HAL_RCC_ClockConfig+0x1f0>)
 80070fe:	683a      	ldr	r2, [r7, #0]
 8007100:	430a      	orrs	r2, r1
 8007102:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8007104:	f7fe fab8 	bl	8005678 <HAL_GetTick>
 8007108:	0003      	movs	r3, r0
 800710a:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800710c:	e009      	b.n	8007122 <HAL_RCC_ClockConfig+0x18e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800710e:	f7fe fab3 	bl	8005678 <HAL_GetTick>
 8007112:	0002      	movs	r2, r0
 8007114:	68fb      	ldr	r3, [r7, #12]
 8007116:	1ad3      	subs	r3, r2, r3
 8007118:	4a1b      	ldr	r2, [pc, #108]	@ (8007188 <HAL_RCC_ClockConfig+0x1f4>)
 800711a:	4293      	cmp	r3, r2
 800711c:	d901      	bls.n	8007122 <HAL_RCC_ClockConfig+0x18e>
      {
        return HAL_TIMEOUT;
 800711e:	2303      	movs	r3, #3
 8007120:	e02c      	b.n	800717c <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8007122:	4b18      	ldr	r3, [pc, #96]	@ (8007184 <HAL_RCC_ClockConfig+0x1f0>)
 8007124:	681b      	ldr	r3, [r3, #0]
 8007126:	2207      	movs	r2, #7
 8007128:	4013      	ands	r3, r2
 800712a:	683a      	ldr	r2, [r7, #0]
 800712c:	429a      	cmp	r2, r3
 800712e:	d1ee      	bne.n	800710e <HAL_RCC_ClockConfig+0x17a>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007130:	687b      	ldr	r3, [r7, #4]
 8007132:	681b      	ldr	r3, [r3, #0]
 8007134:	2204      	movs	r2, #4
 8007136:	4013      	ands	r3, r2
 8007138:	d009      	beq.n	800714e <HAL_RCC_ClockConfig+0x1ba>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 800713a:	4b14      	ldr	r3, [pc, #80]	@ (800718c <HAL_RCC_ClockConfig+0x1f8>)
 800713c:	689b      	ldr	r3, [r3, #8]
 800713e:	4a15      	ldr	r2, [pc, #84]	@ (8007194 <HAL_RCC_ClockConfig+0x200>)
 8007140:	4013      	ands	r3, r2
 8007142:	0019      	movs	r1, r3
 8007144:	687b      	ldr	r3, [r7, #4]
 8007146:	68da      	ldr	r2, [r3, #12]
 8007148:	4b10      	ldr	r3, [pc, #64]	@ (800718c <HAL_RCC_ClockConfig+0x1f8>)
 800714a:	430a      	orrs	r2, r1
 800714c:	609a      	str	r2, [r3, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 800714e:	f000 f829 	bl	80071a4 <HAL_RCC_GetSysClockFreq>
 8007152:	0001      	movs	r1, r0
 8007154:	4b0d      	ldr	r3, [pc, #52]	@ (800718c <HAL_RCC_ClockConfig+0x1f8>)
 8007156:	689b      	ldr	r3, [r3, #8]
 8007158:	0a1b      	lsrs	r3, r3, #8
 800715a:	220f      	movs	r2, #15
 800715c:	401a      	ands	r2, r3
 800715e:	4b0e      	ldr	r3, [pc, #56]	@ (8007198 <HAL_RCC_ClockConfig+0x204>)
 8007160:	0092      	lsls	r2, r2, #2
 8007162:	58d3      	ldr	r3, [r2, r3]
 8007164:	221f      	movs	r2, #31
 8007166:	4013      	ands	r3, r2
 8007168:	000a      	movs	r2, r1
 800716a:	40da      	lsrs	r2, r3
 800716c:	4b0b      	ldr	r3, [pc, #44]	@ (800719c <HAL_RCC_ClockConfig+0x208>)
 800716e:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8007170:	4b0b      	ldr	r3, [pc, #44]	@ (80071a0 <HAL_RCC_ClockConfig+0x20c>)
 8007172:	681b      	ldr	r3, [r3, #0]
 8007174:	0018      	movs	r0, r3
 8007176:	f7fe fa23 	bl	80055c0 <HAL_InitTick>
 800717a:	0003      	movs	r3, r0
}
 800717c:	0018      	movs	r0, r3
 800717e:	46bd      	mov	sp, r7
 8007180:	b004      	add	sp, #16
 8007182:	bd80      	pop	{r7, pc}
 8007184:	40022000 	.word	0x40022000
 8007188:	00001388 	.word	0x00001388
 800718c:	40021000 	.word	0x40021000
 8007190:	fffff0ff 	.word	0xfffff0ff
 8007194:	ffff8fff 	.word	0xffff8fff
 8007198:	0800b7a0 	.word	0x0800b7a0
 800719c:	200009c0 	.word	0x200009c0
 80071a0:	200009c4 	.word	0x200009c4

080071a4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80071a4:	b580      	push	{r7, lr}
 80071a6:	b086      	sub	sp, #24
 80071a8:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm, hsidiv;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80071aa:	4b3c      	ldr	r3, [pc, #240]	@ (800729c <HAL_RCC_GetSysClockFreq+0xf8>)
 80071ac:	689b      	ldr	r3, [r3, #8]
 80071ae:	2238      	movs	r2, #56	@ 0x38
 80071b0:	4013      	ands	r3, r2
 80071b2:	d10f      	bne.n	80071d4 <HAL_RCC_GetSysClockFreq+0x30>
  {
    /* HSISYS can be derived for HSI16 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 80071b4:	4b39      	ldr	r3, [pc, #228]	@ (800729c <HAL_RCC_GetSysClockFreq+0xf8>)
 80071b6:	681b      	ldr	r3, [r3, #0]
 80071b8:	0adb      	lsrs	r3, r3, #11
 80071ba:	2207      	movs	r2, #7
 80071bc:	4013      	ands	r3, r2
 80071be:	2201      	movs	r2, #1
 80071c0:	409a      	lsls	r2, r3
 80071c2:	0013      	movs	r3, r2
 80071c4:	603b      	str	r3, [r7, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 80071c6:	6839      	ldr	r1, [r7, #0]
 80071c8:	4835      	ldr	r0, [pc, #212]	@ (80072a0 <HAL_RCC_GetSysClockFreq+0xfc>)
 80071ca:	f7f8 ffaf 	bl	800012c <__udivsi3>
 80071ce:	0003      	movs	r3, r0
 80071d0:	613b      	str	r3, [r7, #16]
 80071d2:	e05d      	b.n	8007290 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80071d4:	4b31      	ldr	r3, [pc, #196]	@ (800729c <HAL_RCC_GetSysClockFreq+0xf8>)
 80071d6:	689b      	ldr	r3, [r3, #8]
 80071d8:	2238      	movs	r2, #56	@ 0x38
 80071da:	4013      	ands	r3, r2
 80071dc:	2b08      	cmp	r3, #8
 80071de:	d102      	bne.n	80071e6 <HAL_RCC_GetSysClockFreq+0x42>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80071e0:	4b30      	ldr	r3, [pc, #192]	@ (80072a4 <HAL_RCC_GetSysClockFreq+0x100>)
 80071e2:	613b      	str	r3, [r7, #16]
 80071e4:	e054      	b.n	8007290 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80071e6:	4b2d      	ldr	r3, [pc, #180]	@ (800729c <HAL_RCC_GetSysClockFreq+0xf8>)
 80071e8:	689b      	ldr	r3, [r3, #8]
 80071ea:	2238      	movs	r2, #56	@ 0x38
 80071ec:	4013      	ands	r3, r2
 80071ee:	2b10      	cmp	r3, #16
 80071f0:	d138      	bne.n	8007264 <HAL_RCC_GetSysClockFreq+0xc0>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 80071f2:	4b2a      	ldr	r3, [pc, #168]	@ (800729c <HAL_RCC_GetSysClockFreq+0xf8>)
 80071f4:	68db      	ldr	r3, [r3, #12]
 80071f6:	2203      	movs	r2, #3
 80071f8:	4013      	ands	r3, r2
 80071fa:	60fb      	str	r3, [r7, #12]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80071fc:	4b27      	ldr	r3, [pc, #156]	@ (800729c <HAL_RCC_GetSysClockFreq+0xf8>)
 80071fe:	68db      	ldr	r3, [r3, #12]
 8007200:	091b      	lsrs	r3, r3, #4
 8007202:	2207      	movs	r2, #7
 8007204:	4013      	ands	r3, r2
 8007206:	3301      	adds	r3, #1
 8007208:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800720a:	68fb      	ldr	r3, [r7, #12]
 800720c:	2b03      	cmp	r3, #3
 800720e:	d10d      	bne.n	800722c <HAL_RCC_GetSysClockFreq+0x88>
    {
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8007210:	68b9      	ldr	r1, [r7, #8]
 8007212:	4824      	ldr	r0, [pc, #144]	@ (80072a4 <HAL_RCC_GetSysClockFreq+0x100>)
 8007214:	f7f8 ff8a 	bl	800012c <__udivsi3>
 8007218:	0003      	movs	r3, r0
 800721a:	0019      	movs	r1, r3
 800721c:	4b1f      	ldr	r3, [pc, #124]	@ (800729c <HAL_RCC_GetSysClockFreq+0xf8>)
 800721e:	68db      	ldr	r3, [r3, #12]
 8007220:	0a1b      	lsrs	r3, r3, #8
 8007222:	227f      	movs	r2, #127	@ 0x7f
 8007224:	4013      	ands	r3, r2
 8007226:	434b      	muls	r3, r1
 8007228:	617b      	str	r3, [r7, #20]
        break;
 800722a:	e00d      	b.n	8007248 <HAL_RCC_GetSysClockFreq+0xa4>

      case RCC_PLLSOURCE_HSI:  /* HSI16 used as PLL clock source */
      default:                 /* HSI16 used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 800722c:	68b9      	ldr	r1, [r7, #8]
 800722e:	481c      	ldr	r0, [pc, #112]	@ (80072a0 <HAL_RCC_GetSysClockFreq+0xfc>)
 8007230:	f7f8 ff7c 	bl	800012c <__udivsi3>
 8007234:	0003      	movs	r3, r0
 8007236:	0019      	movs	r1, r3
 8007238:	4b18      	ldr	r3, [pc, #96]	@ (800729c <HAL_RCC_GetSysClockFreq+0xf8>)
 800723a:	68db      	ldr	r3, [r3, #12]
 800723c:	0a1b      	lsrs	r3, r3, #8
 800723e:	227f      	movs	r2, #127	@ 0x7f
 8007240:	4013      	ands	r3, r2
 8007242:	434b      	muls	r3, r1
 8007244:	617b      	str	r3, [r7, #20]
        break;
 8007246:	46c0      	nop			@ (mov r8, r8)
    }
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U);
 8007248:	4b14      	ldr	r3, [pc, #80]	@ (800729c <HAL_RCC_GetSysClockFreq+0xf8>)
 800724a:	68db      	ldr	r3, [r3, #12]
 800724c:	0f5b      	lsrs	r3, r3, #29
 800724e:	2207      	movs	r2, #7
 8007250:	4013      	ands	r3, r2
 8007252:	3301      	adds	r3, #1
 8007254:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco / pllr;
 8007256:	6879      	ldr	r1, [r7, #4]
 8007258:	6978      	ldr	r0, [r7, #20]
 800725a:	f7f8 ff67 	bl	800012c <__udivsi3>
 800725e:	0003      	movs	r3, r0
 8007260:	613b      	str	r3, [r7, #16]
 8007262:	e015      	b.n	8007290 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8007264:	4b0d      	ldr	r3, [pc, #52]	@ (800729c <HAL_RCC_GetSysClockFreq+0xf8>)
 8007266:	689b      	ldr	r3, [r3, #8]
 8007268:	2238      	movs	r2, #56	@ 0x38
 800726a:	4013      	ands	r3, r2
 800726c:	2b20      	cmp	r3, #32
 800726e:	d103      	bne.n	8007278 <HAL_RCC_GetSysClockFreq+0xd4>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 8007270:	2380      	movs	r3, #128	@ 0x80
 8007272:	021b      	lsls	r3, r3, #8
 8007274:	613b      	str	r3, [r7, #16]
 8007276:	e00b      	b.n	8007290 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8007278:	4b08      	ldr	r3, [pc, #32]	@ (800729c <HAL_RCC_GetSysClockFreq+0xf8>)
 800727a:	689b      	ldr	r3, [r3, #8]
 800727c:	2238      	movs	r2, #56	@ 0x38
 800727e:	4013      	ands	r3, r2
 8007280:	2b18      	cmp	r3, #24
 8007282:	d103      	bne.n	800728c <HAL_RCC_GetSysClockFreq+0xe8>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 8007284:	23fa      	movs	r3, #250	@ 0xfa
 8007286:	01db      	lsls	r3, r3, #7
 8007288:	613b      	str	r3, [r7, #16]
 800728a:	e001      	b.n	8007290 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else
  {
    sysclockfreq = 0U;
 800728c:	2300      	movs	r3, #0
 800728e:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8007290:	693b      	ldr	r3, [r7, #16]
}
 8007292:	0018      	movs	r0, r3
 8007294:	46bd      	mov	sp, r7
 8007296:	b006      	add	sp, #24
 8007298:	bd80      	pop	{r7, pc}
 800729a:	46c0      	nop			@ (mov r8, r8)
 800729c:	40021000 	.word	0x40021000
 80072a0:	00f42400 	.word	0x00f42400
 80072a4:	007a1200 	.word	0x007a1200

080072a8 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80072a8:	b580      	push	{r7, lr}
 80072aa:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80072ac:	4b02      	ldr	r3, [pc, #8]	@ (80072b8 <HAL_RCC_GetHCLKFreq+0x10>)
 80072ae:	681b      	ldr	r3, [r3, #0]
}
 80072b0:	0018      	movs	r0, r3
 80072b2:	46bd      	mov	sp, r7
 80072b4:	bd80      	pop	{r7, pc}
 80072b6:	46c0      	nop			@ (mov r8, r8)
 80072b8:	200009c0 	.word	0x200009c0

080072bc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80072bc:	b5b0      	push	{r4, r5, r7, lr}
 80072be:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 80072c0:	f7ff fff2 	bl	80072a8 <HAL_RCC_GetHCLKFreq>
 80072c4:	0004      	movs	r4, r0
 80072c6:	f7ff faf9 	bl	80068bc <LL_RCC_GetAPB1Prescaler>
 80072ca:	0003      	movs	r3, r0
 80072cc:	0b1a      	lsrs	r2, r3, #12
 80072ce:	4b05      	ldr	r3, [pc, #20]	@ (80072e4 <HAL_RCC_GetPCLK1Freq+0x28>)
 80072d0:	0092      	lsls	r2, r2, #2
 80072d2:	58d3      	ldr	r3, [r2, r3]
 80072d4:	221f      	movs	r2, #31
 80072d6:	4013      	ands	r3, r2
 80072d8:	40dc      	lsrs	r4, r3
 80072da:	0023      	movs	r3, r4
}
 80072dc:	0018      	movs	r0, r3
 80072de:	46bd      	mov	sp, r7
 80072e0:	bdb0      	pop	{r4, r5, r7, pc}
 80072e2:	46c0      	nop			@ (mov r8, r8)
 80072e4:	0800b7e0 	.word	0x0800b7e0

080072e8 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80072e8:	b580      	push	{r7, lr}
 80072ea:	b086      	sub	sp, #24
 80072ec:	af00      	add	r7, sp, #0
 80072ee:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret    = HAL_OK;   /* Intermediate status */
 80072f0:	2313      	movs	r3, #19
 80072f2:	18fb      	adds	r3, r7, r3
 80072f4:	2200      	movs	r2, #0
 80072f6:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80072f8:	2312      	movs	r3, #18
 80072fa:	18fb      	adds	r3, r7, r3
 80072fc:	2200      	movs	r2, #0
 80072fe:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8007300:	687b      	ldr	r3, [r7, #4]
 8007302:	681a      	ldr	r2, [r3, #0]
 8007304:	2380      	movs	r3, #128	@ 0x80
 8007306:	029b      	lsls	r3, r3, #10
 8007308:	4013      	ands	r3, r2
 800730a:	d100      	bne.n	800730e <HAL_RCCEx_PeriphCLKConfig+0x26>
 800730c:	e0ad      	b.n	800746a <HAL_RCCEx_PeriphCLKConfig+0x182>
  {
    FlagStatus       pwrclkchanged = RESET;
 800730e:	2011      	movs	r0, #17
 8007310:	183b      	adds	r3, r7, r0
 8007312:	2200      	movs	r2, #0
 8007314:	701a      	strb	r2, [r3, #0]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8007316:	4b47      	ldr	r3, [pc, #284]	@ (8007434 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8007318:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800731a:	2380      	movs	r3, #128	@ 0x80
 800731c:	055b      	lsls	r3, r3, #21
 800731e:	4013      	ands	r3, r2
 8007320:	d110      	bne.n	8007344 <HAL_RCCEx_PeriphCLKConfig+0x5c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8007322:	4b44      	ldr	r3, [pc, #272]	@ (8007434 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8007324:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8007326:	4b43      	ldr	r3, [pc, #268]	@ (8007434 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8007328:	2180      	movs	r1, #128	@ 0x80
 800732a:	0549      	lsls	r1, r1, #21
 800732c:	430a      	orrs	r2, r1
 800732e:	63da      	str	r2, [r3, #60]	@ 0x3c
 8007330:	4b40      	ldr	r3, [pc, #256]	@ (8007434 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8007332:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8007334:	2380      	movs	r3, #128	@ 0x80
 8007336:	055b      	lsls	r3, r3, #21
 8007338:	4013      	ands	r3, r2
 800733a:	60bb      	str	r3, [r7, #8]
 800733c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800733e:	183b      	adds	r3, r7, r0
 8007340:	2201      	movs	r2, #1
 8007342:	701a      	strb	r2, [r3, #0]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8007344:	4b3c      	ldr	r3, [pc, #240]	@ (8007438 <HAL_RCCEx_PeriphCLKConfig+0x150>)
 8007346:	681a      	ldr	r2, [r3, #0]
 8007348:	4b3b      	ldr	r3, [pc, #236]	@ (8007438 <HAL_RCCEx_PeriphCLKConfig+0x150>)
 800734a:	2180      	movs	r1, #128	@ 0x80
 800734c:	0049      	lsls	r1, r1, #1
 800734e:	430a      	orrs	r2, r1
 8007350:	601a      	str	r2, [r3, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8007352:	f7fe f991 	bl	8005678 <HAL_GetTick>
 8007356:	0003      	movs	r3, r0
 8007358:	60fb      	str	r3, [r7, #12]

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800735a:	e00b      	b.n	8007374 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800735c:	f7fe f98c 	bl	8005678 <HAL_GetTick>
 8007360:	0002      	movs	r2, r0
 8007362:	68fb      	ldr	r3, [r7, #12]
 8007364:	1ad3      	subs	r3, r2, r3
 8007366:	2b02      	cmp	r3, #2
 8007368:	d904      	bls.n	8007374 <HAL_RCCEx_PeriphCLKConfig+0x8c>
      {
        ret = HAL_TIMEOUT;
 800736a:	2313      	movs	r3, #19
 800736c:	18fb      	adds	r3, r7, r3
 800736e:	2203      	movs	r2, #3
 8007370:	701a      	strb	r2, [r3, #0]
        break;
 8007372:	e005      	b.n	8007380 <HAL_RCCEx_PeriphCLKConfig+0x98>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8007374:	4b30      	ldr	r3, [pc, #192]	@ (8007438 <HAL_RCCEx_PeriphCLKConfig+0x150>)
 8007376:	681a      	ldr	r2, [r3, #0]
 8007378:	2380      	movs	r3, #128	@ 0x80
 800737a:	005b      	lsls	r3, r3, #1
 800737c:	4013      	ands	r3, r2
 800737e:	d0ed      	beq.n	800735c <HAL_RCCEx_PeriphCLKConfig+0x74>
      }
    }

    if (ret == HAL_OK)
 8007380:	2313      	movs	r3, #19
 8007382:	18fb      	adds	r3, r7, r3
 8007384:	781b      	ldrb	r3, [r3, #0]
 8007386:	2b00      	cmp	r3, #0
 8007388:	d15e      	bne.n	8007448 <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800738a:	4b2a      	ldr	r3, [pc, #168]	@ (8007434 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 800738c:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800738e:	23c0      	movs	r3, #192	@ 0xc0
 8007390:	009b      	lsls	r3, r3, #2
 8007392:	4013      	ands	r3, r2
 8007394:	617b      	str	r3, [r7, #20]

      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8007396:	697b      	ldr	r3, [r7, #20]
 8007398:	2b00      	cmp	r3, #0
 800739a:	d019      	beq.n	80073d0 <HAL_RCCEx_PeriphCLKConfig+0xe8>
 800739c:	687b      	ldr	r3, [r7, #4]
 800739e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80073a0:	697a      	ldr	r2, [r7, #20]
 80073a2:	429a      	cmp	r2, r3
 80073a4:	d014      	beq.n	80073d0 <HAL_RCCEx_PeriphCLKConfig+0xe8>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80073a6:	4b23      	ldr	r3, [pc, #140]	@ (8007434 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 80073a8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80073aa:	4a24      	ldr	r2, [pc, #144]	@ (800743c <HAL_RCCEx_PeriphCLKConfig+0x154>)
 80073ac:	4013      	ands	r3, r2
 80073ae:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80073b0:	4b20      	ldr	r3, [pc, #128]	@ (8007434 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 80073b2:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80073b4:	4b1f      	ldr	r3, [pc, #124]	@ (8007434 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 80073b6:	2180      	movs	r1, #128	@ 0x80
 80073b8:	0249      	lsls	r1, r1, #9
 80073ba:	430a      	orrs	r2, r1
 80073bc:	65da      	str	r2, [r3, #92]	@ 0x5c
        __HAL_RCC_BACKUPRESET_RELEASE();
 80073be:	4b1d      	ldr	r3, [pc, #116]	@ (8007434 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 80073c0:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80073c2:	4b1c      	ldr	r3, [pc, #112]	@ (8007434 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 80073c4:	491e      	ldr	r1, [pc, #120]	@ (8007440 <HAL_RCCEx_PeriphCLKConfig+0x158>)
 80073c6:	400a      	ands	r2, r1
 80073c8:	65da      	str	r2, [r3, #92]	@ 0x5c
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80073ca:	4b1a      	ldr	r3, [pc, #104]	@ (8007434 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 80073cc:	697a      	ldr	r2, [r7, #20]
 80073ce:	65da      	str	r2, [r3, #92]	@ 0x5c
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80073d0:	697b      	ldr	r3, [r7, #20]
 80073d2:	2201      	movs	r2, #1
 80073d4:	4013      	ands	r3, r2
 80073d6:	d016      	beq.n	8007406 <HAL_RCCEx_PeriphCLKConfig+0x11e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80073d8:	f7fe f94e 	bl	8005678 <HAL_GetTick>
 80073dc:	0003      	movs	r3, r0
 80073de:	60fb      	str	r3, [r7, #12]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80073e0:	e00c      	b.n	80073fc <HAL_RCCEx_PeriphCLKConfig+0x114>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80073e2:	f7fe f949 	bl	8005678 <HAL_GetTick>
 80073e6:	0002      	movs	r2, r0
 80073e8:	68fb      	ldr	r3, [r7, #12]
 80073ea:	1ad3      	subs	r3, r2, r3
 80073ec:	4a15      	ldr	r2, [pc, #84]	@ (8007444 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 80073ee:	4293      	cmp	r3, r2
 80073f0:	d904      	bls.n	80073fc <HAL_RCCEx_PeriphCLKConfig+0x114>
          {
            ret = HAL_TIMEOUT;
 80073f2:	2313      	movs	r3, #19
 80073f4:	18fb      	adds	r3, r7, r3
 80073f6:	2203      	movs	r2, #3
 80073f8:	701a      	strb	r2, [r3, #0]
            break;
 80073fa:	e004      	b.n	8007406 <HAL_RCCEx_PeriphCLKConfig+0x11e>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80073fc:	4b0d      	ldr	r3, [pc, #52]	@ (8007434 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 80073fe:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007400:	2202      	movs	r2, #2
 8007402:	4013      	ands	r3, r2
 8007404:	d0ed      	beq.n	80073e2 <HAL_RCCEx_PeriphCLKConfig+0xfa>
          }
        }
      }

      if (ret == HAL_OK)
 8007406:	2313      	movs	r3, #19
 8007408:	18fb      	adds	r3, r7, r3
 800740a:	781b      	ldrb	r3, [r3, #0]
 800740c:	2b00      	cmp	r3, #0
 800740e:	d10a      	bne.n	8007426 <HAL_RCCEx_PeriphCLKConfig+0x13e>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8007410:	4b08      	ldr	r3, [pc, #32]	@ (8007434 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8007412:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007414:	4a09      	ldr	r2, [pc, #36]	@ (800743c <HAL_RCCEx_PeriphCLKConfig+0x154>)
 8007416:	4013      	ands	r3, r2
 8007418:	0019      	movs	r1, r3
 800741a:	687b      	ldr	r3, [r7, #4]
 800741c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800741e:	4b05      	ldr	r3, [pc, #20]	@ (8007434 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8007420:	430a      	orrs	r2, r1
 8007422:	65da      	str	r2, [r3, #92]	@ 0x5c
 8007424:	e016      	b.n	8007454 <HAL_RCCEx_PeriphCLKConfig+0x16c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8007426:	2312      	movs	r3, #18
 8007428:	18fb      	adds	r3, r7, r3
 800742a:	2213      	movs	r2, #19
 800742c:	18ba      	adds	r2, r7, r2
 800742e:	7812      	ldrb	r2, [r2, #0]
 8007430:	701a      	strb	r2, [r3, #0]
 8007432:	e00f      	b.n	8007454 <HAL_RCCEx_PeriphCLKConfig+0x16c>
 8007434:	40021000 	.word	0x40021000
 8007438:	40007000 	.word	0x40007000
 800743c:	fffffcff 	.word	0xfffffcff
 8007440:	fffeffff 	.word	0xfffeffff
 8007444:	00001388 	.word	0x00001388
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007448:	2312      	movs	r3, #18
 800744a:	18fb      	adds	r3, r7, r3
 800744c:	2213      	movs	r2, #19
 800744e:	18ba      	adds	r2, r7, r2
 8007450:	7812      	ldrb	r2, [r2, #0]
 8007452:	701a      	strb	r2, [r3, #0]
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8007454:	2311      	movs	r3, #17
 8007456:	18fb      	adds	r3, r7, r3
 8007458:	781b      	ldrb	r3, [r3, #0]
 800745a:	2b01      	cmp	r3, #1
 800745c:	d105      	bne.n	800746a <HAL_RCCEx_PeriphCLKConfig+0x182>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800745e:	4bb6      	ldr	r3, [pc, #728]	@ (8007738 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8007460:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8007462:	4bb5      	ldr	r3, [pc, #724]	@ (8007738 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8007464:	49b5      	ldr	r1, [pc, #724]	@ (800773c <HAL_RCCEx_PeriphCLKConfig+0x454>)
 8007466:	400a      	ands	r2, r1
 8007468:	63da      	str	r2, [r3, #60]	@ 0x3c
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800746a:	687b      	ldr	r3, [r7, #4]
 800746c:	681b      	ldr	r3, [r3, #0]
 800746e:	2201      	movs	r2, #1
 8007470:	4013      	ands	r3, r2
 8007472:	d009      	beq.n	8007488 <HAL_RCCEx_PeriphCLKConfig+0x1a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8007474:	4bb0      	ldr	r3, [pc, #704]	@ (8007738 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8007476:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007478:	2203      	movs	r2, #3
 800747a:	4393      	bics	r3, r2
 800747c:	0019      	movs	r1, r3
 800747e:	687b      	ldr	r3, [r7, #4]
 8007480:	685a      	ldr	r2, [r3, #4]
 8007482:	4bad      	ldr	r3, [pc, #692]	@ (8007738 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8007484:	430a      	orrs	r2, r1
 8007486:	655a      	str	r2, [r3, #84]	@ 0x54
  }

#if defined(RCC_CCIPR_USART2SEL)
  /*-------------------------- USART2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8007488:	687b      	ldr	r3, [r7, #4]
 800748a:	681b      	ldr	r3, [r3, #0]
 800748c:	2202      	movs	r2, #2
 800748e:	4013      	ands	r3, r2
 8007490:	d009      	beq.n	80074a6 <HAL_RCCEx_PeriphCLKConfig+0x1be>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8007492:	4ba9      	ldr	r3, [pc, #676]	@ (8007738 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8007494:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007496:	220c      	movs	r2, #12
 8007498:	4393      	bics	r3, r2
 800749a:	0019      	movs	r1, r3
 800749c:	687b      	ldr	r3, [r7, #4]
 800749e:	689a      	ldr	r2, [r3, #8]
 80074a0:	4ba5      	ldr	r3, [pc, #660]	@ (8007738 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80074a2:	430a      	orrs	r2, r1
 80074a4:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* RCC_CCIPR_USART2SEL */

#if defined(RCC_CCIPR_USART3SEL)
  /*-------------------------- USART3 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80074a6:	687b      	ldr	r3, [r7, #4]
 80074a8:	681b      	ldr	r3, [r3, #0]
 80074aa:	2204      	movs	r2, #4
 80074ac:	4013      	ands	r3, r2
 80074ae:	d009      	beq.n	80074c4 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80074b0:	4ba1      	ldr	r3, [pc, #644]	@ (8007738 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80074b2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80074b4:	2230      	movs	r2, #48	@ 0x30
 80074b6:	4393      	bics	r3, r2
 80074b8:	0019      	movs	r1, r3
 80074ba:	687b      	ldr	r3, [r7, #4]
 80074bc:	68da      	ldr	r2, [r3, #12]
 80074be:	4b9e      	ldr	r3, [pc, #632]	@ (8007738 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80074c0:	430a      	orrs	r2, r1
 80074c2:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* RCC_CCIPR_USART3SEL */

#if defined(LPUART1)
  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80074c4:	687b      	ldr	r3, [r7, #4]
 80074c6:	681b      	ldr	r3, [r3, #0]
 80074c8:	2210      	movs	r2, #16
 80074ca:	4013      	ands	r3, r2
 80074cc:	d009      	beq.n	80074e2 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80074ce:	4b9a      	ldr	r3, [pc, #616]	@ (8007738 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80074d0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80074d2:	4a9b      	ldr	r2, [pc, #620]	@ (8007740 <HAL_RCCEx_PeriphCLKConfig+0x458>)
 80074d4:	4013      	ands	r3, r2
 80074d6:	0019      	movs	r1, r3
 80074d8:	687b      	ldr	r3, [r7, #4]
 80074da:	691a      	ldr	r2, [r3, #16]
 80074dc:	4b96      	ldr	r3, [pc, #600]	@ (8007738 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80074de:	430a      	orrs	r2, r1
 80074e0:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* LPUART1 */

#if defined(LPUART2)
  /*-------------------------- LPUART2 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART2) == RCC_PERIPHCLK_LPUART2)
 80074e2:	687b      	ldr	r3, [r7, #4]
 80074e4:	681a      	ldr	r2, [r3, #0]
 80074e6:	2380      	movs	r3, #128	@ 0x80
 80074e8:	015b      	lsls	r3, r3, #5
 80074ea:	4013      	ands	r3, r2
 80074ec:	d009      	beq.n	8007502 <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART2CLKSOURCE(PeriphClkInit->Lpuart2ClockSelection));

    /* Configure the LPUART clock source */
    __HAL_RCC_LPUART2_CONFIG(PeriphClkInit->Lpuart2ClockSelection);
 80074ee:	4b92      	ldr	r3, [pc, #584]	@ (8007738 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80074f0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80074f2:	4a94      	ldr	r2, [pc, #592]	@ (8007744 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 80074f4:	4013      	ands	r3, r2
 80074f6:	0019      	movs	r1, r3
 80074f8:	687b      	ldr	r3, [r7, #4]
 80074fa:	695a      	ldr	r2, [r3, #20]
 80074fc:	4b8e      	ldr	r3, [pc, #568]	@ (8007738 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80074fe:	430a      	orrs	r2, r1
 8007500:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* LPUART2 */

#if defined(RCC_CCIPR_LPTIM1SEL)
  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8007502:	687b      	ldr	r3, [r7, #4]
 8007504:	681a      	ldr	r2, [r3, #0]
 8007506:	2380      	movs	r3, #128	@ 0x80
 8007508:	009b      	lsls	r3, r3, #2
 800750a:	4013      	ands	r3, r2
 800750c:	d009      	beq.n	8007522 <HAL_RCCEx_PeriphCLKConfig+0x23a>
  {
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800750e:	4b8a      	ldr	r3, [pc, #552]	@ (8007738 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8007510:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007512:	4a8d      	ldr	r2, [pc, #564]	@ (8007748 <HAL_RCCEx_PeriphCLKConfig+0x460>)
 8007514:	4013      	ands	r3, r2
 8007516:	0019      	movs	r1, r3
 8007518:	687b      	ldr	r3, [r7, #4]
 800751a:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800751c:	4b86      	ldr	r3, [pc, #536]	@ (8007738 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800751e:	430a      	orrs	r2, r1
 8007520:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* RCC_CCIPR_LPTIM1SEL */

#if defined(RCC_CCIPR_LPTIM2SEL)
  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8007522:	687b      	ldr	r3, [r7, #4]
 8007524:	681a      	ldr	r2, [r3, #0]
 8007526:	2380      	movs	r3, #128	@ 0x80
 8007528:	00db      	lsls	r3, r3, #3
 800752a:	4013      	ands	r3, r2
 800752c:	d009      	beq.n	8007542 <HAL_RCCEx_PeriphCLKConfig+0x25a>
  {
    assert_param(IS_RCC_LPTIM2CLKSOURCE(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800752e:	4b82      	ldr	r3, [pc, #520]	@ (8007738 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8007530:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007532:	4a86      	ldr	r2, [pc, #536]	@ (800774c <HAL_RCCEx_PeriphCLKConfig+0x464>)
 8007534:	4013      	ands	r3, r2
 8007536:	0019      	movs	r1, r3
 8007538:	687b      	ldr	r3, [r7, #4]
 800753a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800753c:	4b7e      	ldr	r3, [pc, #504]	@ (8007738 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800753e:	430a      	orrs	r2, r1
 8007540:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* RCC_CCIPR_LPTIM2SEL */

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8007542:	687b      	ldr	r3, [r7, #4]
 8007544:	681b      	ldr	r3, [r3, #0]
 8007546:	2220      	movs	r2, #32
 8007548:	4013      	ands	r3, r2
 800754a:	d009      	beq.n	8007560 <HAL_RCCEx_PeriphCLKConfig+0x278>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800754c:	4b7a      	ldr	r3, [pc, #488]	@ (8007738 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800754e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007550:	4a7f      	ldr	r2, [pc, #508]	@ (8007750 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 8007552:	4013      	ands	r3, r2
 8007554:	0019      	movs	r1, r3
 8007556:	687b      	ldr	r3, [r7, #4]
 8007558:	699a      	ldr	r2, [r3, #24]
 800755a:	4b77      	ldr	r3, [pc, #476]	@ (8007738 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800755c:	430a      	orrs	r2, r1
 800755e:	655a      	str	r2, [r3, #84]	@ 0x54
  }

#if defined(RCC_CCIPR_I2C2SEL)
  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8007560:	687b      	ldr	r3, [r7, #4]
 8007562:	681b      	ldr	r3, [r3, #0]
 8007564:	2240      	movs	r2, #64	@ 0x40
 8007566:	4013      	ands	r3, r2
 8007568:	d009      	beq.n	800757e <HAL_RCCEx_PeriphCLKConfig+0x296>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800756a:	4b73      	ldr	r3, [pc, #460]	@ (8007738 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800756c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800756e:	4a79      	ldr	r2, [pc, #484]	@ (8007754 <HAL_RCCEx_PeriphCLKConfig+0x46c>)
 8007570:	4013      	ands	r3, r2
 8007572:	0019      	movs	r1, r3
 8007574:	687b      	ldr	r3, [r7, #4]
 8007576:	69da      	ldr	r2, [r3, #28]
 8007578:	4b6f      	ldr	r3, [pc, #444]	@ (8007738 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800757a:	430a      	orrs	r2, r1
 800757c:	655a      	str	r2, [r3, #84]	@ 0x54
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* RNG */
  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800757e:	687b      	ldr	r3, [r7, #4]
 8007580:	681a      	ldr	r2, [r3, #0]
 8007582:	2380      	movs	r3, #128	@ 0x80
 8007584:	01db      	lsls	r3, r3, #7
 8007586:	4013      	ands	r3, r2
 8007588:	d015      	beq.n	80075b6 <HAL_RCCEx_PeriphCLKConfig+0x2ce>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800758a:	4b6b      	ldr	r3, [pc, #428]	@ (8007738 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800758c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800758e:	009b      	lsls	r3, r3, #2
 8007590:	0899      	lsrs	r1, r3, #2
 8007592:	687b      	ldr	r3, [r7, #4]
 8007594:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8007596:	4b68      	ldr	r3, [pc, #416]	@ (8007738 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8007598:	430a      	orrs	r2, r1
 800759a:	655a      	str	r2, [r3, #84]	@ 0x54

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLADC)
 800759c:	687b      	ldr	r3, [r7, #4]
 800759e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80075a0:	2380      	movs	r3, #128	@ 0x80
 80075a2:	05db      	lsls	r3, r3, #23
 80075a4:	429a      	cmp	r2, r3
 80075a6:	d106      	bne.n	80075b6 <HAL_RCCEx_PeriphCLKConfig+0x2ce>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 80075a8:	4b63      	ldr	r3, [pc, #396]	@ (8007738 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80075aa:	68da      	ldr	r2, [r3, #12]
 80075ac:	4b62      	ldr	r3, [pc, #392]	@ (8007738 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80075ae:	2180      	movs	r1, #128	@ 0x80
 80075b0:	0249      	lsls	r1, r1, #9
 80075b2:	430a      	orrs	r2, r1
 80075b4:	60da      	str	r2, [r3, #12]
    }
  }

#if defined(CEC)
  /*-------------------------- CEC clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 80075b6:	687b      	ldr	r3, [r7, #4]
 80075b8:	681a      	ldr	r2, [r3, #0]
 80075ba:	2380      	movs	r3, #128	@ 0x80
 80075bc:	031b      	lsls	r3, r3, #12
 80075be:	4013      	ands	r3, r2
 80075c0:	d009      	beq.n	80075d6 <HAL_RCCEx_PeriphCLKConfig+0x2ee>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 80075c2:	4b5d      	ldr	r3, [pc, #372]	@ (8007738 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80075c4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80075c6:	2240      	movs	r2, #64	@ 0x40
 80075c8:	4393      	bics	r3, r2
 80075ca:	0019      	movs	r1, r3
 80075cc:	687b      	ldr	r3, [r7, #4]
 80075ce:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80075d0:	4b59      	ldr	r3, [pc, #356]	@ (8007738 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80075d2:	430a      	orrs	r2, r1
 80075d4:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* CEC */

#if defined(RCC_CCIPR_TIM1SEL)
  /*-------------------------- TIM1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 80075d6:	687b      	ldr	r3, [r7, #4]
 80075d8:	681a      	ldr	r2, [r3, #0]
 80075da:	2380      	movs	r3, #128	@ 0x80
 80075dc:	039b      	lsls	r3, r3, #14
 80075de:	4013      	ands	r3, r2
 80075e0:	d016      	beq.n	8007610 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));

    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 80075e2:	4b55      	ldr	r3, [pc, #340]	@ (8007738 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80075e4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80075e6:	4a5c      	ldr	r2, [pc, #368]	@ (8007758 <HAL_RCCEx_PeriphCLKConfig+0x470>)
 80075e8:	4013      	ands	r3, r2
 80075ea:	0019      	movs	r1, r3
 80075ec:	687b      	ldr	r3, [r7, #4]
 80075ee:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80075f0:	4b51      	ldr	r3, [pc, #324]	@ (8007738 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80075f2:	430a      	orrs	r2, r1
 80075f4:	655a      	str	r2, [r3, #84]	@ 0x54

    if (PeriphClkInit->Tim1ClockSelection == RCC_TIM1CLKSOURCE_PLL)
 80075f6:	687b      	ldr	r3, [r7, #4]
 80075f8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80075fa:	2380      	movs	r3, #128	@ 0x80
 80075fc:	03db      	lsls	r3, r3, #15
 80075fe:	429a      	cmp	r2, r3
 8007600:	d106      	bne.n	8007610 <HAL_RCCEx_PeriphCLKConfig+0x328>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 8007602:	4b4d      	ldr	r3, [pc, #308]	@ (8007738 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8007604:	68da      	ldr	r2, [r3, #12]
 8007606:	4b4c      	ldr	r3, [pc, #304]	@ (8007738 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8007608:	2180      	movs	r1, #128	@ 0x80
 800760a:	0449      	lsls	r1, r1, #17
 800760c:	430a      	orrs	r2, r1
 800760e:	60da      	str	r2, [r3, #12]
  }
#endif /* RCC_CCIPR_TIM1SEL */

#if defined(RCC_CCIPR_TIM15SEL)
  /*-------------------------- TIM15 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM15) == RCC_PERIPHCLK_TIM15)
 8007610:	687b      	ldr	r3, [r7, #4]
 8007612:	681a      	ldr	r2, [r3, #0]
 8007614:	2380      	movs	r3, #128	@ 0x80
 8007616:	03db      	lsls	r3, r3, #15
 8007618:	4013      	ands	r3, r2
 800761a:	d016      	beq.n	800764a <HAL_RCCEx_PeriphCLKConfig+0x362>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM15CLKSOURCE(PeriphClkInit->Tim15ClockSelection));

    /* Configure the TIM15 clock source */
    __HAL_RCC_TIM15_CONFIG(PeriphClkInit->Tim15ClockSelection);
 800761c:	4b46      	ldr	r3, [pc, #280]	@ (8007738 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800761e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007620:	4a4e      	ldr	r2, [pc, #312]	@ (800775c <HAL_RCCEx_PeriphCLKConfig+0x474>)
 8007622:	4013      	ands	r3, r2
 8007624:	0019      	movs	r1, r3
 8007626:	687b      	ldr	r3, [r7, #4]
 8007628:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800762a:	4b43      	ldr	r3, [pc, #268]	@ (8007738 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800762c:	430a      	orrs	r2, r1
 800762e:	655a      	str	r2, [r3, #84]	@ 0x54

    if (PeriphClkInit->Tim15ClockSelection == RCC_TIM15CLKSOURCE_PLL)
 8007630:	687b      	ldr	r3, [r7, #4]
 8007632:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8007634:	2380      	movs	r3, #128	@ 0x80
 8007636:	045b      	lsls	r3, r3, #17
 8007638:	429a      	cmp	r2, r3
 800763a:	d106      	bne.n	800764a <HAL_RCCEx_PeriphCLKConfig+0x362>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 800763c:	4b3e      	ldr	r3, [pc, #248]	@ (8007738 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800763e:	68da      	ldr	r2, [r3, #12]
 8007640:	4b3d      	ldr	r3, [pc, #244]	@ (8007738 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8007642:	2180      	movs	r1, #128	@ 0x80
 8007644:	0449      	lsls	r1, r1, #17
 8007646:	430a      	orrs	r2, r1
 8007648:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* RCC_CCIPR_TIM15SEL */

  /*-------------------------- I2S1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S1) == RCC_PERIPHCLK_I2S1)
 800764a:	687b      	ldr	r3, [r7, #4]
 800764c:	681a      	ldr	r2, [r3, #0]
 800764e:	2380      	movs	r3, #128	@ 0x80
 8007650:	011b      	lsls	r3, r3, #4
 8007652:	4013      	ands	r3, r2
 8007654:	d014      	beq.n	8007680 <HAL_RCCEx_PeriphCLKConfig+0x398>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S1CLKSOURCE(PeriphClkInit->I2s1ClockSelection));

    /* Configure the I2S1 clock source */
    __HAL_RCC_I2S1_CONFIG(PeriphClkInit->I2s1ClockSelection);
 8007656:	4b38      	ldr	r3, [pc, #224]	@ (8007738 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8007658:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800765a:	2203      	movs	r2, #3
 800765c:	4393      	bics	r3, r2
 800765e:	0019      	movs	r1, r3
 8007660:	687b      	ldr	r3, [r7, #4]
 8007662:	6a1a      	ldr	r2, [r3, #32]
 8007664:	4b34      	ldr	r3, [pc, #208]	@ (8007738 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8007666:	430a      	orrs	r2, r1
 8007668:	659a      	str	r2, [r3, #88]	@ 0x58

    if (PeriphClkInit->I2s1ClockSelection == RCC_I2S1CLKSOURCE_PLL)
 800766a:	687b      	ldr	r3, [r7, #4]
 800766c:	6a1b      	ldr	r3, [r3, #32]
 800766e:	2b01      	cmp	r3, #1
 8007670:	d106      	bne.n	8007680 <HAL_RCCEx_PeriphCLKConfig+0x398>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 8007672:	4b31      	ldr	r3, [pc, #196]	@ (8007738 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8007674:	68da      	ldr	r2, [r3, #12]
 8007676:	4b30      	ldr	r3, [pc, #192]	@ (8007738 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8007678:	2180      	movs	r1, #128	@ 0x80
 800767a:	0249      	lsls	r1, r1, #9
 800767c:	430a      	orrs	r2, r1
 800767e:	60da      	str	r2, [r3, #12]
    }
  }

#if defined(RCC_CCIPR2_I2S2SEL)
  /*-------------------------- I2S2 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S2) == RCC_PERIPHCLK_I2S2)
 8007680:	687b      	ldr	r3, [r7, #4]
 8007682:	681a      	ldr	r2, [r3, #0]
 8007684:	2380      	movs	r3, #128	@ 0x80
 8007686:	019b      	lsls	r3, r3, #6
 8007688:	4013      	ands	r3, r2
 800768a:	d014      	beq.n	80076b6 <HAL_RCCEx_PeriphCLKConfig+0x3ce>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S2CLKSOURCE(PeriphClkInit->I2s2ClockSelection));

    /* Configure the I2S2 clock source */
    __HAL_RCC_I2S2_CONFIG(PeriphClkInit->I2s2ClockSelection);
 800768c:	4b2a      	ldr	r3, [pc, #168]	@ (8007738 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800768e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007690:	220c      	movs	r2, #12
 8007692:	4393      	bics	r3, r2
 8007694:	0019      	movs	r1, r3
 8007696:	687b      	ldr	r3, [r7, #4]
 8007698:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800769a:	4b27      	ldr	r3, [pc, #156]	@ (8007738 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800769c:	430a      	orrs	r2, r1
 800769e:	659a      	str	r2, [r3, #88]	@ 0x58

    if (PeriphClkInit->I2s2ClockSelection == RCC_I2S2CLKSOURCE_PLL)
 80076a0:	687b      	ldr	r3, [r7, #4]
 80076a2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80076a4:	2b04      	cmp	r3, #4
 80076a6:	d106      	bne.n	80076b6 <HAL_RCCEx_PeriphCLKConfig+0x3ce>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 80076a8:	4b23      	ldr	r3, [pc, #140]	@ (8007738 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80076aa:	68da      	ldr	r2, [r3, #12]
 80076ac:	4b22      	ldr	r3, [pc, #136]	@ (8007738 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80076ae:	2180      	movs	r1, #128	@ 0x80
 80076b0:	0249      	lsls	r1, r1, #9
 80076b2:	430a      	orrs	r2, r1
 80076b4:	60da      	str	r2, [r3, #12]
  }
#endif /* RCC_CCIPR2_I2S2SEL */

#if defined(STM32G0C1xx) || defined(STM32G0B1xx)  || defined(STM32G0B0xx)
  /*-------------------------- USB clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80076b6:	687b      	ldr	r3, [r7, #4]
 80076b8:	681a      	ldr	r2, [r3, #0]
 80076ba:	2380      	movs	r3, #128	@ 0x80
 80076bc:	045b      	lsls	r3, r3, #17
 80076be:	4013      	ands	r3, r2
 80076c0:	d016      	beq.n	80076f0 <HAL_RCCEx_PeriphCLKConfig+0x408>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80076c2:	4b1d      	ldr	r3, [pc, #116]	@ (8007738 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80076c4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80076c6:	4a22      	ldr	r2, [pc, #136]	@ (8007750 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 80076c8:	4013      	ands	r3, r2
 80076ca:	0019      	movs	r1, r3
 80076cc:	687b      	ldr	r3, [r7, #4]
 80076ce:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80076d0:	4b19      	ldr	r3, [pc, #100]	@ (8007738 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80076d2:	430a      	orrs	r2, r1
 80076d4:	659a      	str	r2, [r3, #88]	@ 0x58

    if (PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80076d6:	687b      	ldr	r3, [r7, #4]
 80076d8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80076da:	2380      	movs	r3, #128	@ 0x80
 80076dc:	019b      	lsls	r3, r3, #6
 80076de:	429a      	cmp	r2, r3
 80076e0:	d106      	bne.n	80076f0 <HAL_RCCEx_PeriphCLKConfig+0x408>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 80076e2:	4b15      	ldr	r3, [pc, #84]	@ (8007738 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80076e4:	68da      	ldr	r2, [r3, #12]
 80076e6:	4b14      	ldr	r3, [pc, #80]	@ (8007738 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80076e8:	2180      	movs	r1, #128	@ 0x80
 80076ea:	0449      	lsls	r1, r1, #17
 80076ec:	430a      	orrs	r2, r1
 80076ee:	60da      	str	r2, [r3, #12]
  }
#endif /* STM32G0C1xx || STM32G0B1xx || STM32G0B0xx */

#if defined(FDCAN1) || defined(FDCAN2)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 80076f0:	687b      	ldr	r3, [r7, #4]
 80076f2:	681a      	ldr	r2, [r3, #0]
 80076f4:	2380      	movs	r3, #128	@ 0x80
 80076f6:	049b      	lsls	r3, r3, #18
 80076f8:	4013      	ands	r3, r2
 80076fa:	d016      	beq.n	800772a <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 80076fc:	4b0e      	ldr	r3, [pc, #56]	@ (8007738 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80076fe:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007700:	4a10      	ldr	r2, [pc, #64]	@ (8007744 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8007702:	4013      	ands	r3, r2
 8007704:	0019      	movs	r1, r3
 8007706:	687b      	ldr	r3, [r7, #4]
 8007708:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800770a:	4b0b      	ldr	r3, [pc, #44]	@ (8007738 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800770c:	430a      	orrs	r2, r1
 800770e:	659a      	str	r2, [r3, #88]	@ 0x58

    if (PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 8007710:	687b      	ldr	r3, [r7, #4]
 8007712:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8007714:	2380      	movs	r3, #128	@ 0x80
 8007716:	005b      	lsls	r3, r3, #1
 8007718:	429a      	cmp	r2, r3
 800771a:	d106      	bne.n	800772a <HAL_RCCEx_PeriphCLKConfig+0x442>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 800771c:	4b06      	ldr	r3, [pc, #24]	@ (8007738 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800771e:	68da      	ldr	r2, [r3, #12]
 8007720:	4b05      	ldr	r3, [pc, #20]	@ (8007738 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8007722:	2180      	movs	r1, #128	@ 0x80
 8007724:	0449      	lsls	r1, r1, #17
 8007726:	430a      	orrs	r2, r1
 8007728:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* FDCAN1 || FDCAN2 */

  return status;
 800772a:	2312      	movs	r3, #18
 800772c:	18fb      	adds	r3, r7, r3
 800772e:	781b      	ldrb	r3, [r3, #0]
}
 8007730:	0018      	movs	r0, r3
 8007732:	46bd      	mov	sp, r7
 8007734:	b006      	add	sp, #24
 8007736:	bd80      	pop	{r7, pc}
 8007738:	40021000 	.word	0x40021000
 800773c:	efffffff 	.word	0xefffffff
 8007740:	fffff3ff 	.word	0xfffff3ff
 8007744:	fffffcff 	.word	0xfffffcff
 8007748:	fff3ffff 	.word	0xfff3ffff
 800774c:	ffcfffff 	.word	0xffcfffff
 8007750:	ffffcfff 	.word	0xffffcfff
 8007754:	ffff3fff 	.word	0xffff3fff
 8007758:	ffbfffff 	.word	0xffbfffff
 800775c:	feffffff 	.word	0xfeffffff

08007760 <HAL_RTC_SetAlarm_IT>:
  *             @arg RTC_FORMAT_BIN: Binary data format
  *             @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetAlarm_IT(RTC_HandleTypeDef *hrtc, RTC_AlarmTypeDef *sAlarm, uint32_t Format)
{
 8007760:	b590      	push	{r4, r7, lr}
 8007762:	b089      	sub	sp, #36	@ 0x24
 8007764:	af00      	add	r7, sp, #0
 8007766:	60f8      	str	r0, [r7, #12]
 8007768:	60b9      	str	r1, [r7, #8]
 800776a:	607a      	str	r2, [r7, #4]
  assert_param(IS_RTC_ALARM_DATE_WEEKDAY_SEL(sAlarm->AlarmDateWeekDaySel));
  assert_param(IS_RTC_ALARM_SUB_SECOND_VALUE(sAlarm->AlarmTime.SubSeconds));
  assert_param(IS_RTC_ALARM_SUB_SECOND_MASK(sAlarm->AlarmSubSecondMask));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 800776c:	68fb      	ldr	r3, [r7, #12]
 800776e:	2228      	movs	r2, #40	@ 0x28
 8007770:	5c9b      	ldrb	r3, [r3, r2]
 8007772:	2b01      	cmp	r3, #1
 8007774:	d101      	bne.n	800777a <HAL_RTC_SetAlarm_IT+0x1a>
 8007776:	2302      	movs	r3, #2
 8007778:	e127      	b.n	80079ca <HAL_RTC_SetAlarm_IT+0x26a>
 800777a:	68fb      	ldr	r3, [r7, #12]
 800777c:	2228      	movs	r2, #40	@ 0x28
 800777e:	2101      	movs	r1, #1
 8007780:	5499      	strb	r1, [r3, r2]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8007782:	68fb      	ldr	r3, [r7, #12]
 8007784:	2229      	movs	r2, #41	@ 0x29
 8007786:	2102      	movs	r1, #2
 8007788:	5499      	strb	r1, [r3, r2]

  if(Format == RTC_FORMAT_BIN)
 800778a:	687b      	ldr	r3, [r7, #4]
 800778c:	2b00      	cmp	r3, #0
 800778e:	d136      	bne.n	80077fe <HAL_RTC_SetAlarm_IT+0x9e>
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8007790:	68fb      	ldr	r3, [r7, #12]
 8007792:	681b      	ldr	r3, [r3, #0]
 8007794:	699b      	ldr	r3, [r3, #24]
 8007796:	2240      	movs	r2, #64	@ 0x40
 8007798:	4013      	ands	r3, r2
 800779a:	d102      	bne.n	80077a2 <HAL_RTC_SetAlarm_IT+0x42>
      assert_param(IS_RTC_HOUR12(sAlarm->AlarmTime.Hours));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    }
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 800779c:	68bb      	ldr	r3, [r7, #8]
 800779e:	2200      	movs	r2, #0
 80077a0:	70da      	strb	r2, [r3, #3]
    }
    else
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(sAlarm->AlarmDateWeekDay));
    }
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 80077a2:	68bb      	ldr	r3, [r7, #8]
 80077a4:	781b      	ldrb	r3, [r3, #0]
 80077a6:	0018      	movs	r0, r3
 80077a8:	f000 fa1e 	bl	8007be8 <RTC_ByteToBcd2>
 80077ac:	0003      	movs	r3, r0
 80077ae:	041c      	lsls	r4, r3, #16
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 80077b0:	68bb      	ldr	r3, [r7, #8]
 80077b2:	785b      	ldrb	r3, [r3, #1]
 80077b4:	0018      	movs	r0, r3
 80077b6:	f000 fa17 	bl	8007be8 <RTC_ByteToBcd2>
 80077ba:	0003      	movs	r3, r0
 80077bc:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 80077be:	431c      	orrs	r4, r3
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 80077c0:	68bb      	ldr	r3, [r7, #8]
 80077c2:	789b      	ldrb	r3, [r3, #2]
 80077c4:	0018      	movs	r0, r3
 80077c6:	f000 fa0f 	bl	8007be8 <RTC_ByteToBcd2>
 80077ca:	0003      	movs	r3, r0
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 80077cc:	0022      	movs	r2, r4
 80077ce:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 80077d0:	68bb      	ldr	r3, [r7, #8]
 80077d2:	78db      	ldrb	r3, [r3, #3]
 80077d4:	059b      	lsls	r3, r3, #22
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 80077d6:	431a      	orrs	r2, r3
 80077d8:	0014      	movs	r4, r2
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 80077da:	68bb      	ldr	r3, [r7, #8]
 80077dc:	2220      	movs	r2, #32
 80077de:	5c9b      	ldrb	r3, [r3, r2]
 80077e0:	0018      	movs	r0, r3
 80077e2:	f000 fa01 	bl	8007be8 <RTC_ByteToBcd2>
 80077e6:	0003      	movs	r3, r0
 80077e8:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 80077ea:	0022      	movs	r2, r4
 80077ec:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmDateWeekDaySel) | \
 80077ee:	68bb      	ldr	r3, [r7, #8]
 80077f0:	69db      	ldr	r3, [r3, #28]
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 80077f2:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmMask));
 80077f4:	68bb      	ldr	r3, [r7, #8]
 80077f6:	695b      	ldr	r3, [r3, #20]
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 80077f8:	4313      	orrs	r3, r2
 80077fa:	61fb      	str	r3, [r7, #28]
 80077fc:	e022      	b.n	8007844 <HAL_RTC_SetAlarm_IT+0xe4>
  }
  else
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 80077fe:	68fb      	ldr	r3, [r7, #12]
 8007800:	681b      	ldr	r3, [r3, #0]
 8007802:	699b      	ldr	r3, [r3, #24]
 8007804:	2240      	movs	r2, #64	@ 0x40
 8007806:	4013      	ands	r3, r2
 8007808:	d102      	bne.n	8007810 <HAL_RTC_SetAlarm_IT+0xb0>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sAlarm->AlarmTime.Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    }
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 800780a:	68bb      	ldr	r3, [r7, #8]
 800780c:	2200      	movs	r2, #0
 800780e:	70da      	strb	r2, [r3, #3]
    }
    else
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(RTC_Bcd2ToByte(sAlarm->AlarmDateWeekDay)));
    }
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8007810:	68bb      	ldr	r3, [r7, #8]
 8007812:	781b      	ldrb	r3, [r3, #0]
 8007814:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 8007816:	68bb      	ldr	r3, [r7, #8]
 8007818:	785b      	ldrb	r3, [r3, #1]
 800781a:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 800781c:	4313      	orrs	r3, r2
              ((uint32_t)(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 800781e:	68ba      	ldr	r2, [r7, #8]
 8007820:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 8007822:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 8007824:	68bb      	ldr	r3, [r7, #8]
 8007826:	78db      	ldrb	r3, [r3, #3]
 8007828:	059b      	lsls	r3, r3, #22
              ((uint32_t)(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 800782a:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 800782c:	68bb      	ldr	r3, [r7, #8]
 800782e:	2120      	movs	r1, #32
 8007830:	5c5b      	ldrb	r3, [r3, r1]
 8007832:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 8007834:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmDateWeekDaySel) | \
 8007836:	68bb      	ldr	r3, [r7, #8]
 8007838:	69db      	ldr	r3, [r3, #28]
              ((uint32_t)(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 800783a:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmMask));
 800783c:	68bb      	ldr	r3, [r7, #8]
 800783e:	695b      	ldr	r3, [r3, #20]
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8007840:	4313      	orrs	r3, r2
 8007842:	61fb      	str	r3, [r7, #28]
  }
  /* Configure the Alarm A or Alarm B Sub Second registers */
  subsecondtmpreg = (uint32_t)((uint32_t)(sAlarm->AlarmTime.SubSeconds) | (uint32_t)(sAlarm->AlarmSubSecondMask));
 8007844:	68bb      	ldr	r3, [r7, #8]
 8007846:	685a      	ldr	r2, [r3, #4]
 8007848:	68bb      	ldr	r3, [r7, #8]
 800784a:	699b      	ldr	r3, [r3, #24]
 800784c:	4313      	orrs	r3, r2
 800784e:	61bb      	str	r3, [r7, #24]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8007850:	68fb      	ldr	r3, [r7, #12]
 8007852:	681b      	ldr	r3, [r3, #0]
 8007854:	22ca      	movs	r2, #202	@ 0xca
 8007856:	625a      	str	r2, [r3, #36]	@ 0x24
 8007858:	68fb      	ldr	r3, [r7, #12]
 800785a:	681b      	ldr	r3, [r3, #0]
 800785c:	2253      	movs	r2, #83	@ 0x53
 800785e:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Configure the Alarm register */
  if(sAlarm->Alarm == RTC_ALARM_A)
 8007860:	68bb      	ldr	r3, [r7, #8]
 8007862:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8007864:	2380      	movs	r3, #128	@ 0x80
 8007866:	005b      	lsls	r3, r3, #1
 8007868:	429a      	cmp	r2, r3
 800786a:	d14c      	bne.n	8007906 <HAL_RTC_SetAlarm_IT+0x1a6>
  {
    /* Disable the Alarm A interrupt */
    __HAL_RTC_ALARMA_DISABLE(hrtc);
 800786c:	68fb      	ldr	r3, [r7, #12]
 800786e:	681b      	ldr	r3, [r3, #0]
 8007870:	699a      	ldr	r2, [r3, #24]
 8007872:	68fb      	ldr	r3, [r7, #12]
 8007874:	681b      	ldr	r3, [r3, #0]
 8007876:	4957      	ldr	r1, [pc, #348]	@ (80079d4 <HAL_RTC_SetAlarm_IT+0x274>)
 8007878:	400a      	ands	r2, r1
 800787a:	619a      	str	r2, [r3, #24]

    /* Clear flag alarm A */
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 800787c:	68fb      	ldr	r3, [r7, #12]
 800787e:	681b      	ldr	r3, [r3, #0]
 8007880:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8007882:	68fb      	ldr	r3, [r7, #12]
 8007884:	681b      	ldr	r3, [r3, #0]
 8007886:	2101      	movs	r1, #1
 8007888:	430a      	orrs	r2, r1
 800788a:	65da      	str	r2, [r3, #92]	@ 0x5c

    tickstart = HAL_GetTick();
 800788c:	f7fd fef4 	bl	8005678 <HAL_GetTick>
 8007890:	0003      	movs	r3, r0
 8007892:	617b      	str	r3, [r7, #20]
    /* Wait till RTC ALRAWF flag is set and if Time out is reached exit */
    while(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == 0U)
 8007894:	e016      	b.n	80078c4 <HAL_RTC_SetAlarm_IT+0x164>
    {
      if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 8007896:	f7fd feef 	bl	8005678 <HAL_GetTick>
 800789a:	0002      	movs	r2, r0
 800789c:	697b      	ldr	r3, [r7, #20]
 800789e:	1ad2      	subs	r2, r2, r3
 80078a0:	23fa      	movs	r3, #250	@ 0xfa
 80078a2:	009b      	lsls	r3, r3, #2
 80078a4:	429a      	cmp	r2, r3
 80078a6:	d90d      	bls.n	80078c4 <HAL_RTC_SetAlarm_IT+0x164>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80078a8:	68fb      	ldr	r3, [r7, #12]
 80078aa:	681b      	ldr	r3, [r3, #0]
 80078ac:	22ff      	movs	r2, #255	@ 0xff
 80078ae:	625a      	str	r2, [r3, #36]	@ 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 80078b0:	68fb      	ldr	r3, [r7, #12]
 80078b2:	2229      	movs	r2, #41	@ 0x29
 80078b4:	2103      	movs	r1, #3
 80078b6:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 80078b8:	68fb      	ldr	r3, [r7, #12]
 80078ba:	2228      	movs	r2, #40	@ 0x28
 80078bc:	2100      	movs	r1, #0
 80078be:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 80078c0:	2303      	movs	r3, #3
 80078c2:	e082      	b.n	80079ca <HAL_RTC_SetAlarm_IT+0x26a>
    while(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == 0U)
 80078c4:	68fb      	ldr	r3, [r7, #12]
 80078c6:	681b      	ldr	r3, [r3, #0]
 80078c8:	68db      	ldr	r3, [r3, #12]
 80078ca:	2201      	movs	r2, #1
 80078cc:	4013      	ands	r3, r2
 80078ce:	d0e2      	beq.n	8007896 <HAL_RTC_SetAlarm_IT+0x136>
      }
    }

    hrtc->Instance->ALRMAR = (uint32_t)tmpreg;
 80078d0:	68fb      	ldr	r3, [r7, #12]
 80078d2:	681b      	ldr	r3, [r3, #0]
 80078d4:	69fa      	ldr	r2, [r7, #28]
 80078d6:	641a      	str	r2, [r3, #64]	@ 0x40
    /* Configure the Alarm A Sub Second register */
    hrtc->Instance->ALRMASSR = subsecondtmpreg;
 80078d8:	68fb      	ldr	r3, [r7, #12]
 80078da:	681b      	ldr	r3, [r3, #0]
 80078dc:	69ba      	ldr	r2, [r7, #24]
 80078de:	645a      	str	r2, [r3, #68]	@ 0x44
    /* Configure the Alarm state: Enable Alarm */
    __HAL_RTC_ALARMA_ENABLE(hrtc);
 80078e0:	68fb      	ldr	r3, [r7, #12]
 80078e2:	681b      	ldr	r3, [r3, #0]
 80078e4:	699a      	ldr	r2, [r3, #24]
 80078e6:	68fb      	ldr	r3, [r7, #12]
 80078e8:	681b      	ldr	r3, [r3, #0]
 80078ea:	2180      	movs	r1, #128	@ 0x80
 80078ec:	0049      	lsls	r1, r1, #1
 80078ee:	430a      	orrs	r2, r1
 80078f0:	619a      	str	r2, [r3, #24]
    /* Configure the Alarm interrupt */
    __HAL_RTC_ALARM_ENABLE_IT(hrtc,RTC_IT_ALRA);
 80078f2:	68fb      	ldr	r3, [r7, #12]
 80078f4:	681b      	ldr	r3, [r3, #0]
 80078f6:	699a      	ldr	r2, [r3, #24]
 80078f8:	68fb      	ldr	r3, [r7, #12]
 80078fa:	681b      	ldr	r3, [r3, #0]
 80078fc:	2180      	movs	r1, #128	@ 0x80
 80078fe:	0149      	lsls	r1, r1, #5
 8007900:	430a      	orrs	r2, r1
 8007902:	619a      	str	r2, [r3, #24]
 8007904:	e04b      	b.n	800799e <HAL_RTC_SetAlarm_IT+0x23e>
  }
  else
  {
    /* Disable the Alarm B interrupt */
    __HAL_RTC_ALARMB_DISABLE(hrtc);
 8007906:	68fb      	ldr	r3, [r7, #12]
 8007908:	681b      	ldr	r3, [r3, #0]
 800790a:	699a      	ldr	r2, [r3, #24]
 800790c:	68fb      	ldr	r3, [r7, #12]
 800790e:	681b      	ldr	r3, [r3, #0]
 8007910:	4931      	ldr	r1, [pc, #196]	@ (80079d8 <HAL_RTC_SetAlarm_IT+0x278>)
 8007912:	400a      	ands	r2, r1
 8007914:	619a      	str	r2, [r3, #24]

    /* Clear flag alarm B */
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_CLEAR_ALRBF);
 8007916:	68fb      	ldr	r3, [r7, #12]
 8007918:	681b      	ldr	r3, [r3, #0]
 800791a:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800791c:	68fb      	ldr	r3, [r7, #12]
 800791e:	681b      	ldr	r3, [r3, #0]
 8007920:	2102      	movs	r1, #2
 8007922:	430a      	orrs	r2, r1
 8007924:	65da      	str	r2, [r3, #92]	@ 0x5c

    tickstart = HAL_GetTick();
 8007926:	f7fd fea7 	bl	8005678 <HAL_GetTick>
 800792a:	0003      	movs	r3, r0
 800792c:	617b      	str	r3, [r7, #20]
    /* Wait till RTC ALRBWF flag is set and if Time out is reached exit */
    while(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == 0U)
 800792e:	e016      	b.n	800795e <HAL_RTC_SetAlarm_IT+0x1fe>
    {
      if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 8007930:	f7fd fea2 	bl	8005678 <HAL_GetTick>
 8007934:	0002      	movs	r2, r0
 8007936:	697b      	ldr	r3, [r7, #20]
 8007938:	1ad2      	subs	r2, r2, r3
 800793a:	23fa      	movs	r3, #250	@ 0xfa
 800793c:	009b      	lsls	r3, r3, #2
 800793e:	429a      	cmp	r2, r3
 8007940:	d90d      	bls.n	800795e <HAL_RTC_SetAlarm_IT+0x1fe>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8007942:	68fb      	ldr	r3, [r7, #12]
 8007944:	681b      	ldr	r3, [r3, #0]
 8007946:	22ff      	movs	r2, #255	@ 0xff
 8007948:	625a      	str	r2, [r3, #36]	@ 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800794a:	68fb      	ldr	r3, [r7, #12]
 800794c:	2229      	movs	r2, #41	@ 0x29
 800794e:	2103      	movs	r1, #3
 8007950:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8007952:	68fb      	ldr	r3, [r7, #12]
 8007954:	2228      	movs	r2, #40	@ 0x28
 8007956:	2100      	movs	r1, #0
 8007958:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 800795a:	2303      	movs	r3, #3
 800795c:	e035      	b.n	80079ca <HAL_RTC_SetAlarm_IT+0x26a>
    while(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == 0U)
 800795e:	68fb      	ldr	r3, [r7, #12]
 8007960:	681b      	ldr	r3, [r3, #0]
 8007962:	68db      	ldr	r3, [r3, #12]
 8007964:	2202      	movs	r2, #2
 8007966:	4013      	ands	r3, r2
 8007968:	d0e2      	beq.n	8007930 <HAL_RTC_SetAlarm_IT+0x1d0>
      }
    }

    hrtc->Instance->ALRMBR = (uint32_t)tmpreg;
 800796a:	68fb      	ldr	r3, [r7, #12]
 800796c:	681b      	ldr	r3, [r3, #0]
 800796e:	69fa      	ldr	r2, [r7, #28]
 8007970:	649a      	str	r2, [r3, #72]	@ 0x48
    /* Configure the Alarm B Sub Second register */
    hrtc->Instance->ALRMBSSR = subsecondtmpreg;
 8007972:	68fb      	ldr	r3, [r7, #12]
 8007974:	681b      	ldr	r3, [r3, #0]
 8007976:	69ba      	ldr	r2, [r7, #24]
 8007978:	64da      	str	r2, [r3, #76]	@ 0x4c
    /* Configure the Alarm state: Enable Alarm */
    __HAL_RTC_ALARMB_ENABLE(hrtc);
 800797a:	68fb      	ldr	r3, [r7, #12]
 800797c:	681b      	ldr	r3, [r3, #0]
 800797e:	699a      	ldr	r2, [r3, #24]
 8007980:	68fb      	ldr	r3, [r7, #12]
 8007982:	681b      	ldr	r3, [r3, #0]
 8007984:	2180      	movs	r1, #128	@ 0x80
 8007986:	0089      	lsls	r1, r1, #2
 8007988:	430a      	orrs	r2, r1
 800798a:	619a      	str	r2, [r3, #24]
    /* Configure the Alarm interrupt */
    __HAL_RTC_ALARM_ENABLE_IT(hrtc, RTC_IT_ALRB);
 800798c:	68fb      	ldr	r3, [r7, #12]
 800798e:	681b      	ldr	r3, [r3, #0]
 8007990:	699a      	ldr	r2, [r3, #24]
 8007992:	68fb      	ldr	r3, [r7, #12]
 8007994:	681b      	ldr	r3, [r3, #0]
 8007996:	2180      	movs	r1, #128	@ 0x80
 8007998:	0189      	lsls	r1, r1, #6
 800799a:	430a      	orrs	r2, r1
 800799c:	619a      	str	r2, [r3, #24]
  }

  /* RTC Alarm Interrupt Configuration: EXTI configuration */
  __HAL_RTC_ALARM_EXTI_ENABLE_IT();
 800799e:	4a0f      	ldr	r2, [pc, #60]	@ (80079dc <HAL_RTC_SetAlarm_IT+0x27c>)
 80079a0:	2380      	movs	r3, #128	@ 0x80
 80079a2:	58d3      	ldr	r3, [r2, r3]
 80079a4:	490d      	ldr	r1, [pc, #52]	@ (80079dc <HAL_RTC_SetAlarm_IT+0x27c>)
 80079a6:	2280      	movs	r2, #128	@ 0x80
 80079a8:	0312      	lsls	r2, r2, #12
 80079aa:	4313      	orrs	r3, r2
 80079ac:	2280      	movs	r2, #128	@ 0x80
 80079ae:	508b      	str	r3, [r1, r2]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80079b0:	68fb      	ldr	r3, [r7, #12]
 80079b2:	681b      	ldr	r3, [r3, #0]
 80079b4:	22ff      	movs	r2, #255	@ 0xff
 80079b6:	625a      	str	r2, [r3, #36]	@ 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 80079b8:	68fb      	ldr	r3, [r7, #12]
 80079ba:	2229      	movs	r2, #41	@ 0x29
 80079bc:	2101      	movs	r1, #1
 80079be:	5499      	strb	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 80079c0:	68fb      	ldr	r3, [r7, #12]
 80079c2:	2228      	movs	r2, #40	@ 0x28
 80079c4:	2100      	movs	r1, #0
 80079c6:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80079c8:	2300      	movs	r3, #0
}
 80079ca:	0018      	movs	r0, r3
 80079cc:	46bd      	mov	sp, r7
 80079ce:	b009      	add	sp, #36	@ 0x24
 80079d0:	bd90      	pop	{r4, r7, pc}
 80079d2:	46c0      	nop			@ (mov r8, r8)
 80079d4:	fffffeff 	.word	0xfffffeff
 80079d8:	fffffdff 	.word	0xfffffdff
 80079dc:	40021800 	.word	0x40021800

080079e0 <HAL_RTC_GetAlarm>:
  *             @arg RTC_FORMAT_BIN: Binary data format
  *             @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetAlarm(RTC_HandleTypeDef *hrtc, RTC_AlarmTypeDef *sAlarm, uint32_t Alarm, uint32_t Format)
{
 80079e0:	b580      	push	{r7, lr}
 80079e2:	b086      	sub	sp, #24
 80079e4:	af00      	add	r7, sp, #0
 80079e6:	60f8      	str	r0, [r7, #12]
 80079e8:	60b9      	str	r1, [r7, #8]
 80079ea:	607a      	str	r2, [r7, #4]
 80079ec:	603b      	str	r3, [r7, #0]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_ALARM(Alarm));

  if(Alarm == RTC_ALARM_A)
 80079ee:	687a      	ldr	r2, [r7, #4]
 80079f0:	2380      	movs	r3, #128	@ 0x80
 80079f2:	005b      	lsls	r3, r3, #1
 80079f4:	429a      	cmp	r2, r3
 80079f6:	d144      	bne.n	8007a82 <HAL_RTC_GetAlarm+0xa2>
  {
    /* AlarmA */
    sAlarm->Alarm = RTC_ALARM_A;
 80079f8:	68bb      	ldr	r3, [r7, #8]
 80079fa:	2280      	movs	r2, #128	@ 0x80
 80079fc:	0052      	lsls	r2, r2, #1
 80079fe:	625a      	str	r2, [r3, #36]	@ 0x24

    tmpreg = (uint32_t)(hrtc->Instance->ALRMAR);
 8007a00:	68fb      	ldr	r3, [r7, #12]
 8007a02:	681b      	ldr	r3, [r3, #0]
 8007a04:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007a06:	617b      	str	r3, [r7, #20]
    subsecondtmpreg = (uint32_t)((hrtc->Instance->ALRMASSR ) & RTC_ALRMASSR_SS);
 8007a08:	68fb      	ldr	r3, [r7, #12]
 8007a0a:	681b      	ldr	r3, [r3, #0]
 8007a0c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007a0e:	045b      	lsls	r3, r3, #17
 8007a10:	0c5b      	lsrs	r3, r3, #17
 8007a12:	613b      	str	r3, [r7, #16]

    /* Fill the structure with the read parameters */
    sAlarm->AlarmTime.Hours = (uint8_t)((tmpreg & (RTC_ALRMAR_HT | RTC_ALRMAR_HU)) >> RTC_ALRMAR_HU_Pos);
 8007a14:	697b      	ldr	r3, [r7, #20]
 8007a16:	0c1b      	lsrs	r3, r3, #16
 8007a18:	b2db      	uxtb	r3, r3
 8007a1a:	223f      	movs	r2, #63	@ 0x3f
 8007a1c:	4013      	ands	r3, r2
 8007a1e:	b2da      	uxtb	r2, r3
 8007a20:	68bb      	ldr	r3, [r7, #8]
 8007a22:	701a      	strb	r2, [r3, #0]
    sAlarm->AlarmTime.Minutes = (uint8_t)((tmpreg & (RTC_ALRMAR_MNT | RTC_ALRMAR_MNU)) >> RTC_ALRMAR_MNU_Pos);
 8007a24:	697b      	ldr	r3, [r7, #20]
 8007a26:	0a1b      	lsrs	r3, r3, #8
 8007a28:	b2db      	uxtb	r3, r3
 8007a2a:	227f      	movs	r2, #127	@ 0x7f
 8007a2c:	4013      	ands	r3, r2
 8007a2e:	b2da      	uxtb	r2, r3
 8007a30:	68bb      	ldr	r3, [r7, #8]
 8007a32:	705a      	strb	r2, [r3, #1]
    sAlarm->AlarmTime.Seconds = (uint8_t)((tmpreg & (RTC_ALRMAR_ST | RTC_ALRMAR_SU)) >> RTC_ALRMAR_SU_Pos);
 8007a34:	697b      	ldr	r3, [r7, #20]
 8007a36:	b2db      	uxtb	r3, r3
 8007a38:	227f      	movs	r2, #127	@ 0x7f
 8007a3a:	4013      	ands	r3, r2
 8007a3c:	b2da      	uxtb	r2, r3
 8007a3e:	68bb      	ldr	r3, [r7, #8]
 8007a40:	709a      	strb	r2, [r3, #2]
    sAlarm->AlarmTime.TimeFormat = (uint8_t)((tmpreg & RTC_ALRMAR_PM) >> RTC_ALRMAR_PM_Pos);
 8007a42:	697b      	ldr	r3, [r7, #20]
 8007a44:	0d9b      	lsrs	r3, r3, #22
 8007a46:	b2db      	uxtb	r3, r3
 8007a48:	2201      	movs	r2, #1
 8007a4a:	4013      	ands	r3, r2
 8007a4c:	b2da      	uxtb	r2, r3
 8007a4e:	68bb      	ldr	r3, [r7, #8]
 8007a50:	70da      	strb	r2, [r3, #3]
    sAlarm->AlarmTime.SubSeconds = (uint32_t) subsecondtmpreg;
 8007a52:	68bb      	ldr	r3, [r7, #8]
 8007a54:	693a      	ldr	r2, [r7, #16]
 8007a56:	605a      	str	r2, [r3, #4]
    sAlarm->AlarmDateWeekDay = (uint8_t)((tmpreg & (RTC_ALRMAR_DT | RTC_ALRMAR_DU)) >> RTC_ALRMAR_DU_Pos);
 8007a58:	697b      	ldr	r3, [r7, #20]
 8007a5a:	0e1b      	lsrs	r3, r3, #24
 8007a5c:	b2db      	uxtb	r3, r3
 8007a5e:	223f      	movs	r2, #63	@ 0x3f
 8007a60:	4013      	ands	r3, r2
 8007a62:	b2d9      	uxtb	r1, r3
 8007a64:	68bb      	ldr	r3, [r7, #8]
 8007a66:	2220      	movs	r2, #32
 8007a68:	5499      	strb	r1, [r3, r2]
    sAlarm->AlarmDateWeekDaySel = (uint32_t)(tmpreg & RTC_ALRMAR_WDSEL);
 8007a6a:	697a      	ldr	r2, [r7, #20]
 8007a6c:	2380      	movs	r3, #128	@ 0x80
 8007a6e:	05db      	lsls	r3, r3, #23
 8007a70:	401a      	ands	r2, r3
 8007a72:	68bb      	ldr	r3, [r7, #8]
 8007a74:	61da      	str	r2, [r3, #28]
    sAlarm->AlarmMask = (uint32_t)(tmpreg & RTC_ALARMMASK_ALL);
 8007a76:	697b      	ldr	r3, [r7, #20]
 8007a78:	4a3b      	ldr	r2, [pc, #236]	@ (8007b68 <HAL_RTC_GetAlarm+0x188>)
 8007a7a:	401a      	ands	r2, r3
 8007a7c:	68bb      	ldr	r3, [r7, #8]
 8007a7e:	615a      	str	r2, [r3, #20]
 8007a80:	e043      	b.n	8007b0a <HAL_RTC_GetAlarm+0x12a>
  }
  else
  {
    sAlarm->Alarm = RTC_ALARM_B;
 8007a82:	68bb      	ldr	r3, [r7, #8]
 8007a84:	2280      	movs	r2, #128	@ 0x80
 8007a86:	0092      	lsls	r2, r2, #2
 8007a88:	625a      	str	r2, [r3, #36]	@ 0x24

    tmpreg = (uint32_t)(hrtc->Instance->ALRMBR);
 8007a8a:	68fb      	ldr	r3, [r7, #12]
 8007a8c:	681b      	ldr	r3, [r3, #0]
 8007a8e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007a90:	617b      	str	r3, [r7, #20]
    subsecondtmpreg = (uint32_t)((hrtc->Instance->ALRMBSSR) & RTC_ALRMBSSR_SS);
 8007a92:	68fb      	ldr	r3, [r7, #12]
 8007a94:	681b      	ldr	r3, [r3, #0]
 8007a96:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007a98:	045b      	lsls	r3, r3, #17
 8007a9a:	0c5b      	lsrs	r3, r3, #17
 8007a9c:	613b      	str	r3, [r7, #16]

    /* Fill the structure with the read parameters */
    sAlarm->AlarmTime.Hours = (uint8_t)((tmpreg & (RTC_ALRMBR_HT | RTC_ALRMBR_HU)) >> RTC_ALRMBR_HU_Pos);
 8007a9e:	697b      	ldr	r3, [r7, #20]
 8007aa0:	0c1b      	lsrs	r3, r3, #16
 8007aa2:	b2db      	uxtb	r3, r3
 8007aa4:	223f      	movs	r2, #63	@ 0x3f
 8007aa6:	4013      	ands	r3, r2
 8007aa8:	b2da      	uxtb	r2, r3
 8007aaa:	68bb      	ldr	r3, [r7, #8]
 8007aac:	701a      	strb	r2, [r3, #0]
    sAlarm->AlarmTime.Minutes = (uint8_t)((tmpreg & (RTC_ALRMBR_MNT | RTC_ALRMBR_MNU)) >> RTC_ALRMBR_MNU_Pos);
 8007aae:	697b      	ldr	r3, [r7, #20]
 8007ab0:	0a1b      	lsrs	r3, r3, #8
 8007ab2:	b2db      	uxtb	r3, r3
 8007ab4:	227f      	movs	r2, #127	@ 0x7f
 8007ab6:	4013      	ands	r3, r2
 8007ab8:	b2da      	uxtb	r2, r3
 8007aba:	68bb      	ldr	r3, [r7, #8]
 8007abc:	705a      	strb	r2, [r3, #1]
    sAlarm->AlarmTime.Seconds = (uint8_t)((tmpreg & (RTC_ALRMBR_ST | RTC_ALRMBR_SU)) >> RTC_ALRMBR_SU_Pos);
 8007abe:	697b      	ldr	r3, [r7, #20]
 8007ac0:	b2db      	uxtb	r3, r3
 8007ac2:	227f      	movs	r2, #127	@ 0x7f
 8007ac4:	4013      	ands	r3, r2
 8007ac6:	b2da      	uxtb	r2, r3
 8007ac8:	68bb      	ldr	r3, [r7, #8]
 8007aca:	709a      	strb	r2, [r3, #2]
    sAlarm->AlarmTime.TimeFormat = (uint8_t)((tmpreg & RTC_ALRMBR_PM) >> RTC_ALRMBR_PM_Pos);
 8007acc:	697b      	ldr	r3, [r7, #20]
 8007ace:	0d9b      	lsrs	r3, r3, #22
 8007ad0:	b2db      	uxtb	r3, r3
 8007ad2:	2201      	movs	r2, #1
 8007ad4:	4013      	ands	r3, r2
 8007ad6:	b2da      	uxtb	r2, r3
 8007ad8:	68bb      	ldr	r3, [r7, #8]
 8007ada:	70da      	strb	r2, [r3, #3]
    sAlarm->AlarmTime.SubSeconds = (uint32_t) subsecondtmpreg;
 8007adc:	68bb      	ldr	r3, [r7, #8]
 8007ade:	693a      	ldr	r2, [r7, #16]
 8007ae0:	605a      	str	r2, [r3, #4]
    sAlarm->AlarmDateWeekDay = (uint8_t)((tmpreg & (RTC_ALRMBR_DT | RTC_ALRMBR_DU)) >> RTC_ALRMBR_DU_Pos);
 8007ae2:	697b      	ldr	r3, [r7, #20]
 8007ae4:	0e1b      	lsrs	r3, r3, #24
 8007ae6:	b2db      	uxtb	r3, r3
 8007ae8:	223f      	movs	r2, #63	@ 0x3f
 8007aea:	4013      	ands	r3, r2
 8007aec:	b2d9      	uxtb	r1, r3
 8007aee:	68bb      	ldr	r3, [r7, #8]
 8007af0:	2220      	movs	r2, #32
 8007af2:	5499      	strb	r1, [r3, r2]
    sAlarm->AlarmDateWeekDaySel = (uint32_t)(tmpreg & RTC_ALRMBR_WDSEL);
 8007af4:	697a      	ldr	r2, [r7, #20]
 8007af6:	2380      	movs	r3, #128	@ 0x80
 8007af8:	05db      	lsls	r3, r3, #23
 8007afa:	401a      	ands	r2, r3
 8007afc:	68bb      	ldr	r3, [r7, #8]
 8007afe:	61da      	str	r2, [r3, #28]
    sAlarm->AlarmMask = (uint32_t)(tmpreg & RTC_ALARMMASK_ALL);
 8007b00:	697b      	ldr	r3, [r7, #20]
 8007b02:	4a19      	ldr	r2, [pc, #100]	@ (8007b68 <HAL_RTC_GetAlarm+0x188>)
 8007b04:	401a      	ands	r2, r3
 8007b06:	68bb      	ldr	r3, [r7, #8]
 8007b08:	615a      	str	r2, [r3, #20]
  }

  if(Format == RTC_FORMAT_BIN)
 8007b0a:	683b      	ldr	r3, [r7, #0]
 8007b0c:	2b00      	cmp	r3, #0
 8007b0e:	d125      	bne.n	8007b5c <HAL_RTC_GetAlarm+0x17c>
  {
    sAlarm->AlarmTime.Hours = RTC_Bcd2ToByte(sAlarm->AlarmTime.Hours);
 8007b10:	68bb      	ldr	r3, [r7, #8]
 8007b12:	781b      	ldrb	r3, [r3, #0]
 8007b14:	0018      	movs	r0, r3
 8007b16:	f000 f88f 	bl	8007c38 <RTC_Bcd2ToByte>
 8007b1a:	0003      	movs	r3, r0
 8007b1c:	001a      	movs	r2, r3
 8007b1e:	68bb      	ldr	r3, [r7, #8]
 8007b20:	701a      	strb	r2, [r3, #0]
    sAlarm->AlarmTime.Minutes = RTC_Bcd2ToByte(sAlarm->AlarmTime.Minutes);
 8007b22:	68bb      	ldr	r3, [r7, #8]
 8007b24:	785b      	ldrb	r3, [r3, #1]
 8007b26:	0018      	movs	r0, r3
 8007b28:	f000 f886 	bl	8007c38 <RTC_Bcd2ToByte>
 8007b2c:	0003      	movs	r3, r0
 8007b2e:	001a      	movs	r2, r3
 8007b30:	68bb      	ldr	r3, [r7, #8]
 8007b32:	705a      	strb	r2, [r3, #1]
    sAlarm->AlarmTime.Seconds = RTC_Bcd2ToByte(sAlarm->AlarmTime.Seconds);
 8007b34:	68bb      	ldr	r3, [r7, #8]
 8007b36:	789b      	ldrb	r3, [r3, #2]
 8007b38:	0018      	movs	r0, r3
 8007b3a:	f000 f87d 	bl	8007c38 <RTC_Bcd2ToByte>
 8007b3e:	0003      	movs	r3, r0
 8007b40:	001a      	movs	r2, r3
 8007b42:	68bb      	ldr	r3, [r7, #8]
 8007b44:	709a      	strb	r2, [r3, #2]
    sAlarm->AlarmDateWeekDay = RTC_Bcd2ToByte(sAlarm->AlarmDateWeekDay);
 8007b46:	68bb      	ldr	r3, [r7, #8]
 8007b48:	2220      	movs	r2, #32
 8007b4a:	5c9b      	ldrb	r3, [r3, r2]
 8007b4c:	0018      	movs	r0, r3
 8007b4e:	f000 f873 	bl	8007c38 <RTC_Bcd2ToByte>
 8007b52:	0003      	movs	r3, r0
 8007b54:	0019      	movs	r1, r3
 8007b56:	68bb      	ldr	r3, [r7, #8]
 8007b58:	2220      	movs	r2, #32
 8007b5a:	5499      	strb	r1, [r3, r2]
  }

  return HAL_OK;
 8007b5c:	2300      	movs	r3, #0
}
 8007b5e:	0018      	movs	r0, r3
 8007b60:	46bd      	mov	sp, r7
 8007b62:	b006      	add	sp, #24
 8007b64:	bd80      	pop	{r7, pc}
 8007b66:	46c0      	nop			@ (mov r8, r8)
 8007b68:	80808080 	.word	0x80808080

08007b6c <HAL_RTC_AlarmIRQHandler>:
  * @brief  Handle Alarm interrupt request.
  * @param  hrtc RTC handle
  * @retval None
  */
void HAL_RTC_AlarmIRQHandler(RTC_HandleTypeDef* hrtc)
{
 8007b6c:	b580      	push	{r7, lr}
 8007b6e:	b082      	sub	sp, #8
 8007b70:	af00      	add	r7, sp, #0
 8007b72:	6078      	str	r0, [r7, #4]
  /* Get the AlarmA interrupt source enable status */
  if(__HAL_RTC_ALARM_GET_IT_SOURCE(hrtc, RTC_IT_ALRA) != 0U)
 8007b74:	687b      	ldr	r3, [r7, #4]
 8007b76:	681b      	ldr	r3, [r3, #0]
 8007b78:	699a      	ldr	r2, [r3, #24]
 8007b7a:	2380      	movs	r3, #128	@ 0x80
 8007b7c:	015b      	lsls	r3, r3, #5
 8007b7e:	4013      	ands	r3, r2
 8007b80:	d011      	beq.n	8007ba6 <HAL_RTC_AlarmIRQHandler+0x3a>
  {
    /* Get the pending status of the AlarmA Interrupt */
    if(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAF) != 0U)
 8007b82:	687b      	ldr	r3, [r7, #4]
 8007b84:	681b      	ldr	r3, [r3, #0]
 8007b86:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007b88:	2201      	movs	r2, #1
 8007b8a:	4013      	ands	r3, r2
 8007b8c:	d00b      	beq.n	8007ba6 <HAL_RTC_AlarmIRQHandler+0x3a>
    {
      /* Clear the AlarmA interrupt pending bit */
      __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 8007b8e:	687b      	ldr	r3, [r7, #4]
 8007b90:	681b      	ldr	r3, [r3, #0]
 8007b92:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8007b94:	687b      	ldr	r3, [r7, #4]
 8007b96:	681b      	ldr	r3, [r3, #0]
 8007b98:	2101      	movs	r1, #1
 8007b9a:	430a      	orrs	r2, r1
 8007b9c:	65da      	str	r2, [r3, #92]	@ 0x5c
#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
      /* Call Compare Match registered Callback */
      hrtc->AlarmAEventCallback(hrtc);
#else
      /* AlarmA callback */
      HAL_RTC_AlarmAEventCallback(hrtc);
 8007b9e:	687b      	ldr	r3, [r7, #4]
 8007ba0:	0018      	movs	r0, r3
 8007ba2:	f7fc fdb3 	bl	800470c <HAL_RTC_AlarmAEventCallback>
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */
    }
  }

  /* Get the AlarmB interrupt source enable status */
  if(__HAL_RTC_ALARM_GET_IT_SOURCE(hrtc, RTC_IT_ALRB) != 0U)
 8007ba6:	687b      	ldr	r3, [r7, #4]
 8007ba8:	681b      	ldr	r3, [r3, #0]
 8007baa:	699a      	ldr	r2, [r3, #24]
 8007bac:	2380      	movs	r3, #128	@ 0x80
 8007bae:	019b      	lsls	r3, r3, #6
 8007bb0:	4013      	ands	r3, r2
 8007bb2:	d011      	beq.n	8007bd8 <HAL_RTC_AlarmIRQHandler+0x6c>
  {
    /* Get the pending status of the AlarmB Interrupt */
    if(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBF) != 0U)
 8007bb4:	687b      	ldr	r3, [r7, #4]
 8007bb6:	681b      	ldr	r3, [r3, #0]
 8007bb8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007bba:	2202      	movs	r2, #2
 8007bbc:	4013      	ands	r3, r2
 8007bbe:	d00b      	beq.n	8007bd8 <HAL_RTC_AlarmIRQHandler+0x6c>
    {
      /* Clear the AlarmB interrupt pending bit */
      __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_CLEAR_ALRBF);
 8007bc0:	687b      	ldr	r3, [r7, #4]
 8007bc2:	681b      	ldr	r3, [r3, #0]
 8007bc4:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8007bc6:	687b      	ldr	r3, [r7, #4]
 8007bc8:	681b      	ldr	r3, [r3, #0]
 8007bca:	2102      	movs	r1, #2
 8007bcc:	430a      	orrs	r2, r1
 8007bce:	65da      	str	r2, [r3, #92]	@ 0x5c
#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
      /* Call Compare Match registered Callback */
      hrtc->AlarmBEventCallback(hrtc);
#else
      /* AlarmB callback */
      HAL_RTCEx_AlarmBEventCallback(hrtc);
 8007bd0:	687b      	ldr	r3, [r7, #4]
 8007bd2:	0018      	movs	r0, r3
 8007bd4:	f000 f873 	bl	8007cbe <HAL_RTCEx_AlarmBEventCallback>
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */
    }
  }

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 8007bd8:	687b      	ldr	r3, [r7, #4]
 8007bda:	2229      	movs	r2, #41	@ 0x29
 8007bdc:	2101      	movs	r1, #1
 8007bde:	5499      	strb	r1, [r3, r2]
}
 8007be0:	46c0      	nop			@ (mov r8, r8)
 8007be2:	46bd      	mov	sp, r7
 8007be4:	b002      	add	sp, #8
 8007be6:	bd80      	pop	{r7, pc}

08007be8 <RTC_ByteToBcd2>:
  * @brief  Convert a 2 digit decimal to BCD format.
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 8007be8:	b580      	push	{r7, lr}
 8007bea:	b084      	sub	sp, #16
 8007bec:	af00      	add	r7, sp, #0
 8007bee:	0002      	movs	r2, r0
 8007bf0:	1dfb      	adds	r3, r7, #7
 8007bf2:	701a      	strb	r2, [r3, #0]
  uint32_t bcdhigh = 0U;
 8007bf4:	2300      	movs	r3, #0
 8007bf6:	60fb      	str	r3, [r7, #12]
  uint8_t Param = Value;
 8007bf8:	230b      	movs	r3, #11
 8007bfa:	18fb      	adds	r3, r7, r3
 8007bfc:	1dfa      	adds	r2, r7, #7
 8007bfe:	7812      	ldrb	r2, [r2, #0]
 8007c00:	701a      	strb	r2, [r3, #0]

  while(Param >= 10U)
 8007c02:	e008      	b.n	8007c16 <RTC_ByteToBcd2+0x2e>
  {
    bcdhigh++;
 8007c04:	68fb      	ldr	r3, [r7, #12]
 8007c06:	3301      	adds	r3, #1
 8007c08:	60fb      	str	r3, [r7, #12]
    Param -= 10U;
 8007c0a:	220b      	movs	r2, #11
 8007c0c:	18bb      	adds	r3, r7, r2
 8007c0e:	18ba      	adds	r2, r7, r2
 8007c10:	7812      	ldrb	r2, [r2, #0]
 8007c12:	3a0a      	subs	r2, #10
 8007c14:	701a      	strb	r2, [r3, #0]
  while(Param >= 10U)
 8007c16:	210b      	movs	r1, #11
 8007c18:	187b      	adds	r3, r7, r1
 8007c1a:	781b      	ldrb	r3, [r3, #0]
 8007c1c:	2b09      	cmp	r3, #9
 8007c1e:	d8f1      	bhi.n	8007c04 <RTC_ByteToBcd2+0x1c>
  }

  return  ((uint8_t)(bcdhigh << 4U) | Param);
 8007c20:	68fb      	ldr	r3, [r7, #12]
 8007c22:	b2db      	uxtb	r3, r3
 8007c24:	011b      	lsls	r3, r3, #4
 8007c26:	b2da      	uxtb	r2, r3
 8007c28:	187b      	adds	r3, r7, r1
 8007c2a:	781b      	ldrb	r3, [r3, #0]
 8007c2c:	4313      	orrs	r3, r2
 8007c2e:	b2db      	uxtb	r3, r3
}
 8007c30:	0018      	movs	r0, r3
 8007c32:	46bd      	mov	sp, r7
 8007c34:	b004      	add	sp, #16
 8007c36:	bd80      	pop	{r7, pc}

08007c38 <RTC_Bcd2ToByte>:
  * @brief  Convert from 2 digit BCD to Binary.
  * @param  Value BCD value to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t Value)
{
 8007c38:	b580      	push	{r7, lr}
 8007c3a:	b084      	sub	sp, #16
 8007c3c:	af00      	add	r7, sp, #0
 8007c3e:	0002      	movs	r2, r0
 8007c40:	1dfb      	adds	r3, r7, #7
 8007c42:	701a      	strb	r2, [r3, #0]
  uint32_t tmp;
  tmp = (((uint32_t)Value & 0xF0U) >> 4U) * 10U;
 8007c44:	1dfb      	adds	r3, r7, #7
 8007c46:	781b      	ldrb	r3, [r3, #0]
 8007c48:	091b      	lsrs	r3, r3, #4
 8007c4a:	b2db      	uxtb	r3, r3
 8007c4c:	001a      	movs	r2, r3
 8007c4e:	0013      	movs	r3, r2
 8007c50:	009b      	lsls	r3, r3, #2
 8007c52:	189b      	adds	r3, r3, r2
 8007c54:	005b      	lsls	r3, r3, #1
 8007c56:	60fb      	str	r3, [r7, #12]
  return (uint8_t)(tmp + ((uint32_t)Value & 0x0FU));
 8007c58:	68fb      	ldr	r3, [r7, #12]
 8007c5a:	b2da      	uxtb	r2, r3
 8007c5c:	1dfb      	adds	r3, r7, #7
 8007c5e:	781b      	ldrb	r3, [r3, #0]
 8007c60:	210f      	movs	r1, #15
 8007c62:	400b      	ands	r3, r1
 8007c64:	b2db      	uxtb	r3, r3
 8007c66:	18d3      	adds	r3, r2, r3
 8007c68:	b2db      	uxtb	r3, r3
}
 8007c6a:	0018      	movs	r0, r3
 8007c6c:	46bd      	mov	sp, r7
 8007c6e:	b004      	add	sp, #16
 8007c70:	bd80      	pop	{r7, pc}

08007c72 <HAL_RTCEx_WakeUpTimerIRQHandler>:
  * @brief  Handle Wake Up Timer interrupt request.
  * @param  hrtc RTC handle
  * @retval None
  */
void HAL_RTCEx_WakeUpTimerIRQHandler(RTC_HandleTypeDef *hrtc)
{
 8007c72:	b580      	push	{r7, lr}
 8007c74:	b082      	sub	sp, #8
 8007c76:	af00      	add	r7, sp, #0
 8007c78:	6078      	str	r0, [r7, #4]
    /* Get the pending status of the WAKEUPTIMER Interrupt */
    if(__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTF) != 0U)
 8007c7a:	687b      	ldr	r3, [r7, #4]
 8007c7c:	681b      	ldr	r3, [r3, #0]
 8007c7e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007c80:	2204      	movs	r2, #4
 8007c82:	4013      	ands	r3, r2
 8007c84:	d00b      	beq.n	8007c9e <HAL_RTCEx_WakeUpTimerIRQHandler+0x2c>
    {
      /* Clear the WAKEUPTIMER interrupt pending bit */
      __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(hrtc, RTC_FLAG_WUTF);
 8007c86:	687b      	ldr	r3, [r7, #4]
 8007c88:	681b      	ldr	r3, [r3, #0]
 8007c8a:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8007c8c:	687b      	ldr	r3, [r7, #4]
 8007c8e:	681b      	ldr	r3, [r3, #0]
 8007c90:	2104      	movs	r1, #4
 8007c92:	430a      	orrs	r2, r1
 8007c94:	65da      	str	r2, [r3, #92]	@ 0x5c
#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
      /* Call WakeUpTimerEvent registered Callback */
      hrtc->WakeUpTimerEventCallback(hrtc);
#else
      /* WAKEUPTIMER callback */
      HAL_RTCEx_WakeUpTimerEventCallback(hrtc);
 8007c96:	687b      	ldr	r3, [r7, #4]
 8007c98:	0018      	movs	r0, r3
 8007c9a:	f000 f808 	bl	8007cae <HAL_RTCEx_WakeUpTimerEventCallback>
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */
    }

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 8007c9e:	687b      	ldr	r3, [r7, #4]
 8007ca0:	2229      	movs	r2, #41	@ 0x29
 8007ca2:	2101      	movs	r1, #1
 8007ca4:	5499      	strb	r1, [r3, r2]
}
 8007ca6:	46c0      	nop			@ (mov r8, r8)
 8007ca8:	46bd      	mov	sp, r7
 8007caa:	b002      	add	sp, #8
 8007cac:	bd80      	pop	{r7, pc}

08007cae <HAL_RTCEx_WakeUpTimerEventCallback>:
  * @brief  Wake Up Timer callback.
  * @param  hrtc RTC handle
  * @retval None
  */
__weak void HAL_RTCEx_WakeUpTimerEventCallback(RTC_HandleTypeDef *hrtc)
{
 8007cae:	b580      	push	{r7, lr}
 8007cb0:	b082      	sub	sp, #8
 8007cb2:	af00      	add	r7, sp, #0
 8007cb4:	6078      	str	r0, [r7, #4]
  UNUSED(hrtc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_RTCEx_WakeUpTimerEventCallback could be implemented in the user file
   */
}
 8007cb6:	46c0      	nop			@ (mov r8, r8)
 8007cb8:	46bd      	mov	sp, r7
 8007cba:	b002      	add	sp, #8
 8007cbc:	bd80      	pop	{r7, pc}

08007cbe <HAL_RTCEx_AlarmBEventCallback>:
  * @brief  Alarm B callback.
  * @param  hrtc RTC handle
  * @retval None
  */
__weak void HAL_RTCEx_AlarmBEventCallback(RTC_HandleTypeDef *hrtc)
{
 8007cbe:	b580      	push	{r7, lr}
 8007cc0:	b082      	sub	sp, #8
 8007cc2:	af00      	add	r7, sp, #0
 8007cc4:	6078      	str	r0, [r7, #4]
  UNUSED(hrtc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_RTCEx_AlarmBEventCallback could be implemented in the user file
   */
}
 8007cc6:	46c0      	nop			@ (mov r8, r8)
 8007cc8:	46bd      	mov	sp, r7
 8007cca:	b002      	add	sp, #8
 8007ccc:	bd80      	pop	{r7, pc}
	...

08007cd0 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8007cd0:	b580      	push	{r7, lr}
 8007cd2:	b084      	sub	sp, #16
 8007cd4:	af00      	add	r7, sp, #0
 8007cd6:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8007cd8:	687b      	ldr	r3, [r7, #4]
 8007cda:	2b00      	cmp	r3, #0
 8007cdc:	d101      	bne.n	8007ce2 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8007cde:	2301      	movs	r3, #1
 8007ce0:	e0a8      	b.n	8007e34 <HAL_SPI_Init+0x164>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8007ce2:	687b      	ldr	r3, [r7, #4]
 8007ce4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007ce6:	2b00      	cmp	r3, #0
 8007ce8:	d109      	bne.n	8007cfe <HAL_SPI_Init+0x2e>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8007cea:	687b      	ldr	r3, [r7, #4]
 8007cec:	685a      	ldr	r2, [r3, #4]
 8007cee:	2382      	movs	r3, #130	@ 0x82
 8007cf0:	005b      	lsls	r3, r3, #1
 8007cf2:	429a      	cmp	r2, r3
 8007cf4:	d009      	beq.n	8007d0a <HAL_SPI_Init+0x3a>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8007cf6:	687b      	ldr	r3, [r7, #4]
 8007cf8:	2200      	movs	r2, #0
 8007cfa:	61da      	str	r2, [r3, #28]
 8007cfc:	e005      	b.n	8007d0a <HAL_SPI_Init+0x3a>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8007cfe:	687b      	ldr	r3, [r7, #4]
 8007d00:	2200      	movs	r2, #0
 8007d02:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8007d04:	687b      	ldr	r3, [r7, #4]
 8007d06:	2200      	movs	r2, #0
 8007d08:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8007d0a:	687b      	ldr	r3, [r7, #4]
 8007d0c:	2200      	movs	r2, #0
 8007d0e:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8007d10:	687b      	ldr	r3, [r7, #4]
 8007d12:	225d      	movs	r2, #93	@ 0x5d
 8007d14:	5c9b      	ldrb	r3, [r3, r2]
 8007d16:	b2db      	uxtb	r3, r3
 8007d18:	2b00      	cmp	r3, #0
 8007d1a:	d107      	bne.n	8007d2c <HAL_SPI_Init+0x5c>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8007d1c:	687b      	ldr	r3, [r7, #4]
 8007d1e:	225c      	movs	r2, #92	@ 0x5c
 8007d20:	2100      	movs	r1, #0
 8007d22:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8007d24:	687b      	ldr	r3, [r7, #4]
 8007d26:	0018      	movs	r0, r3
 8007d28:	f7fd fa26 	bl	8005178 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8007d2c:	687b      	ldr	r3, [r7, #4]
 8007d2e:	225d      	movs	r2, #93	@ 0x5d
 8007d30:	2102      	movs	r1, #2
 8007d32:	5499      	strb	r1, [r3, r2]

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8007d34:	687b      	ldr	r3, [r7, #4]
 8007d36:	681b      	ldr	r3, [r3, #0]
 8007d38:	681a      	ldr	r2, [r3, #0]
 8007d3a:	687b      	ldr	r3, [r7, #4]
 8007d3c:	681b      	ldr	r3, [r3, #0]
 8007d3e:	2140      	movs	r1, #64	@ 0x40
 8007d40:	438a      	bics	r2, r1
 8007d42:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8007d44:	687b      	ldr	r3, [r7, #4]
 8007d46:	68da      	ldr	r2, [r3, #12]
 8007d48:	23e0      	movs	r3, #224	@ 0xe0
 8007d4a:	00db      	lsls	r3, r3, #3
 8007d4c:	429a      	cmp	r2, r3
 8007d4e:	d902      	bls.n	8007d56 <HAL_SPI_Init+0x86>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8007d50:	2300      	movs	r3, #0
 8007d52:	60fb      	str	r3, [r7, #12]
 8007d54:	e002      	b.n	8007d5c <HAL_SPI_Init+0x8c>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8007d56:	2380      	movs	r3, #128	@ 0x80
 8007d58:	015b      	lsls	r3, r3, #5
 8007d5a:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8007d5c:	687b      	ldr	r3, [r7, #4]
 8007d5e:	68da      	ldr	r2, [r3, #12]
 8007d60:	23f0      	movs	r3, #240	@ 0xf0
 8007d62:	011b      	lsls	r3, r3, #4
 8007d64:	429a      	cmp	r2, r3
 8007d66:	d008      	beq.n	8007d7a <HAL_SPI_Init+0xaa>
 8007d68:	687b      	ldr	r3, [r7, #4]
 8007d6a:	68da      	ldr	r2, [r3, #12]
 8007d6c:	23e0      	movs	r3, #224	@ 0xe0
 8007d6e:	00db      	lsls	r3, r3, #3
 8007d70:	429a      	cmp	r2, r3
 8007d72:	d002      	beq.n	8007d7a <HAL_SPI_Init+0xaa>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8007d74:	687b      	ldr	r3, [r7, #4]
 8007d76:	2200      	movs	r2, #0
 8007d78:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8007d7a:	687b      	ldr	r3, [r7, #4]
 8007d7c:	685a      	ldr	r2, [r3, #4]
 8007d7e:	2382      	movs	r3, #130	@ 0x82
 8007d80:	005b      	lsls	r3, r3, #1
 8007d82:	401a      	ands	r2, r3
 8007d84:	687b      	ldr	r3, [r7, #4]
 8007d86:	6899      	ldr	r1, [r3, #8]
 8007d88:	2384      	movs	r3, #132	@ 0x84
 8007d8a:	021b      	lsls	r3, r3, #8
 8007d8c:	400b      	ands	r3, r1
 8007d8e:	431a      	orrs	r2, r3
 8007d90:	687b      	ldr	r3, [r7, #4]
 8007d92:	691b      	ldr	r3, [r3, #16]
 8007d94:	2102      	movs	r1, #2
 8007d96:	400b      	ands	r3, r1
 8007d98:	431a      	orrs	r2, r3
 8007d9a:	687b      	ldr	r3, [r7, #4]
 8007d9c:	695b      	ldr	r3, [r3, #20]
 8007d9e:	2101      	movs	r1, #1
 8007da0:	400b      	ands	r3, r1
 8007da2:	431a      	orrs	r2, r3
 8007da4:	687b      	ldr	r3, [r7, #4]
 8007da6:	6999      	ldr	r1, [r3, #24]
 8007da8:	2380      	movs	r3, #128	@ 0x80
 8007daa:	009b      	lsls	r3, r3, #2
 8007dac:	400b      	ands	r3, r1
 8007dae:	431a      	orrs	r2, r3
 8007db0:	687b      	ldr	r3, [r7, #4]
 8007db2:	69db      	ldr	r3, [r3, #28]
 8007db4:	2138      	movs	r1, #56	@ 0x38
 8007db6:	400b      	ands	r3, r1
 8007db8:	431a      	orrs	r2, r3
 8007dba:	687b      	ldr	r3, [r7, #4]
 8007dbc:	6a1b      	ldr	r3, [r3, #32]
 8007dbe:	2180      	movs	r1, #128	@ 0x80
 8007dc0:	400b      	ands	r3, r1
 8007dc2:	431a      	orrs	r2, r3
 8007dc4:	0011      	movs	r1, r2
 8007dc6:	687b      	ldr	r3, [r7, #4]
 8007dc8:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8007dca:	2380      	movs	r3, #128	@ 0x80
 8007dcc:	019b      	lsls	r3, r3, #6
 8007dce:	401a      	ands	r2, r3
 8007dd0:	687b      	ldr	r3, [r7, #4]
 8007dd2:	681b      	ldr	r3, [r3, #0]
 8007dd4:	430a      	orrs	r2, r1
 8007dd6:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8007dd8:	687b      	ldr	r3, [r7, #4]
 8007dda:	699b      	ldr	r3, [r3, #24]
 8007ddc:	0c1b      	lsrs	r3, r3, #16
 8007dde:	2204      	movs	r2, #4
 8007de0:	401a      	ands	r2, r3
 8007de2:	687b      	ldr	r3, [r7, #4]
 8007de4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007de6:	2110      	movs	r1, #16
 8007de8:	400b      	ands	r3, r1
 8007dea:	431a      	orrs	r2, r3
 8007dec:	687b      	ldr	r3, [r7, #4]
 8007dee:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007df0:	2108      	movs	r1, #8
 8007df2:	400b      	ands	r3, r1
 8007df4:	431a      	orrs	r2, r3
 8007df6:	687b      	ldr	r3, [r7, #4]
 8007df8:	68d9      	ldr	r1, [r3, #12]
 8007dfa:	23f0      	movs	r3, #240	@ 0xf0
 8007dfc:	011b      	lsls	r3, r3, #4
 8007dfe:	400b      	ands	r3, r1
 8007e00:	431a      	orrs	r2, r3
 8007e02:	0011      	movs	r1, r2
 8007e04:	68fa      	ldr	r2, [r7, #12]
 8007e06:	2380      	movs	r3, #128	@ 0x80
 8007e08:	015b      	lsls	r3, r3, #5
 8007e0a:	401a      	ands	r2, r3
 8007e0c:	687b      	ldr	r3, [r7, #4]
 8007e0e:	681b      	ldr	r3, [r3, #0]
 8007e10:	430a      	orrs	r2, r1
 8007e12:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8007e14:	687b      	ldr	r3, [r7, #4]
 8007e16:	681b      	ldr	r3, [r3, #0]
 8007e18:	69da      	ldr	r2, [r3, #28]
 8007e1a:	687b      	ldr	r3, [r7, #4]
 8007e1c:	681b      	ldr	r3, [r3, #0]
 8007e1e:	4907      	ldr	r1, [pc, #28]	@ (8007e3c <HAL_SPI_Init+0x16c>)
 8007e20:	400a      	ands	r2, r1
 8007e22:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8007e24:	687b      	ldr	r3, [r7, #4]
 8007e26:	2200      	movs	r2, #0
 8007e28:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8007e2a:	687b      	ldr	r3, [r7, #4]
 8007e2c:	225d      	movs	r2, #93	@ 0x5d
 8007e2e:	2101      	movs	r1, #1
 8007e30:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8007e32:	2300      	movs	r3, #0
}
 8007e34:	0018      	movs	r0, r3
 8007e36:	46bd      	mov	sp, r7
 8007e38:	b004      	add	sp, #16
 8007e3a:	bd80      	pop	{r7, pc}
 8007e3c:	fffff7ff 	.word	0xfffff7ff

08007e40 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007e40:	b580      	push	{r7, lr}
 8007e42:	b088      	sub	sp, #32
 8007e44:	af00      	add	r7, sp, #0
 8007e46:	60f8      	str	r0, [r7, #12]
 8007e48:	60b9      	str	r1, [r7, #8]
 8007e4a:	603b      	str	r3, [r7, #0]
 8007e4c:	1dbb      	adds	r3, r7, #6
 8007e4e:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8007e50:	231f      	movs	r3, #31
 8007e52:	18fb      	adds	r3, r7, r3
 8007e54:	2200      	movs	r2, #0
 8007e56:	701a      	strb	r2, [r3, #0]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8007e58:	68fb      	ldr	r3, [r7, #12]
 8007e5a:	225c      	movs	r2, #92	@ 0x5c
 8007e5c:	5c9b      	ldrb	r3, [r3, r2]
 8007e5e:	2b01      	cmp	r3, #1
 8007e60:	d101      	bne.n	8007e66 <HAL_SPI_Transmit+0x26>
 8007e62:	2302      	movs	r3, #2
 8007e64:	e147      	b.n	80080f6 <HAL_SPI_Transmit+0x2b6>
 8007e66:	68fb      	ldr	r3, [r7, #12]
 8007e68:	225c      	movs	r2, #92	@ 0x5c
 8007e6a:	2101      	movs	r1, #1
 8007e6c:	5499      	strb	r1, [r3, r2]

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8007e6e:	f7fd fc03 	bl	8005678 <HAL_GetTick>
 8007e72:	0003      	movs	r3, r0
 8007e74:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8007e76:	2316      	movs	r3, #22
 8007e78:	18fb      	adds	r3, r7, r3
 8007e7a:	1dba      	adds	r2, r7, #6
 8007e7c:	8812      	ldrh	r2, [r2, #0]
 8007e7e:	801a      	strh	r2, [r3, #0]

  if (hspi->State != HAL_SPI_STATE_READY)
 8007e80:	68fb      	ldr	r3, [r7, #12]
 8007e82:	225d      	movs	r2, #93	@ 0x5d
 8007e84:	5c9b      	ldrb	r3, [r3, r2]
 8007e86:	b2db      	uxtb	r3, r3
 8007e88:	2b01      	cmp	r3, #1
 8007e8a:	d004      	beq.n	8007e96 <HAL_SPI_Transmit+0x56>
  {
    errorcode = HAL_BUSY;
 8007e8c:	231f      	movs	r3, #31
 8007e8e:	18fb      	adds	r3, r7, r3
 8007e90:	2202      	movs	r2, #2
 8007e92:	701a      	strb	r2, [r3, #0]
    goto error;
 8007e94:	e128      	b.n	80080e8 <HAL_SPI_Transmit+0x2a8>
  }

  if ((pData == NULL) || (Size == 0U))
 8007e96:	68bb      	ldr	r3, [r7, #8]
 8007e98:	2b00      	cmp	r3, #0
 8007e9a:	d003      	beq.n	8007ea4 <HAL_SPI_Transmit+0x64>
 8007e9c:	1dbb      	adds	r3, r7, #6
 8007e9e:	881b      	ldrh	r3, [r3, #0]
 8007ea0:	2b00      	cmp	r3, #0
 8007ea2:	d104      	bne.n	8007eae <HAL_SPI_Transmit+0x6e>
  {
    errorcode = HAL_ERROR;
 8007ea4:	231f      	movs	r3, #31
 8007ea6:	18fb      	adds	r3, r7, r3
 8007ea8:	2201      	movs	r2, #1
 8007eaa:	701a      	strb	r2, [r3, #0]
    goto error;
 8007eac:	e11c      	b.n	80080e8 <HAL_SPI_Transmit+0x2a8>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8007eae:	68fb      	ldr	r3, [r7, #12]
 8007eb0:	225d      	movs	r2, #93	@ 0x5d
 8007eb2:	2103      	movs	r1, #3
 8007eb4:	5499      	strb	r1, [r3, r2]
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8007eb6:	68fb      	ldr	r3, [r7, #12]
 8007eb8:	2200      	movs	r2, #0
 8007eba:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8007ebc:	68fb      	ldr	r3, [r7, #12]
 8007ebe:	68ba      	ldr	r2, [r7, #8]
 8007ec0:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 8007ec2:	68fb      	ldr	r3, [r7, #12]
 8007ec4:	1dba      	adds	r2, r7, #6
 8007ec6:	8812      	ldrh	r2, [r2, #0]
 8007ec8:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 8007eca:	68fb      	ldr	r3, [r7, #12]
 8007ecc:	1dba      	adds	r2, r7, #6
 8007ece:	8812      	ldrh	r2, [r2, #0]
 8007ed0:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8007ed2:	68fb      	ldr	r3, [r7, #12]
 8007ed4:	2200      	movs	r2, #0
 8007ed6:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 8007ed8:	68fb      	ldr	r3, [r7, #12]
 8007eda:	2244      	movs	r2, #68	@ 0x44
 8007edc:	2100      	movs	r1, #0
 8007ede:	5299      	strh	r1, [r3, r2]
  hspi->RxXferCount = 0U;
 8007ee0:	68fb      	ldr	r3, [r7, #12]
 8007ee2:	2246      	movs	r2, #70	@ 0x46
 8007ee4:	2100      	movs	r1, #0
 8007ee6:	5299      	strh	r1, [r3, r2]
  hspi->TxISR       = NULL;
 8007ee8:	68fb      	ldr	r3, [r7, #12]
 8007eea:	2200      	movs	r2, #0
 8007eec:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 8007eee:	68fb      	ldr	r3, [r7, #12]
 8007ef0:	2200      	movs	r2, #0
 8007ef2:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007ef4:	68fb      	ldr	r3, [r7, #12]
 8007ef6:	689a      	ldr	r2, [r3, #8]
 8007ef8:	2380      	movs	r3, #128	@ 0x80
 8007efa:	021b      	lsls	r3, r3, #8
 8007efc:	429a      	cmp	r2, r3
 8007efe:	d110      	bne.n	8007f22 <HAL_SPI_Transmit+0xe2>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8007f00:	68fb      	ldr	r3, [r7, #12]
 8007f02:	681b      	ldr	r3, [r3, #0]
 8007f04:	681a      	ldr	r2, [r3, #0]
 8007f06:	68fb      	ldr	r3, [r7, #12]
 8007f08:	681b      	ldr	r3, [r3, #0]
 8007f0a:	2140      	movs	r1, #64	@ 0x40
 8007f0c:	438a      	bics	r2, r1
 8007f0e:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8007f10:	68fb      	ldr	r3, [r7, #12]
 8007f12:	681b      	ldr	r3, [r3, #0]
 8007f14:	681a      	ldr	r2, [r3, #0]
 8007f16:	68fb      	ldr	r3, [r7, #12]
 8007f18:	681b      	ldr	r3, [r3, #0]
 8007f1a:	2180      	movs	r1, #128	@ 0x80
 8007f1c:	01c9      	lsls	r1, r1, #7
 8007f1e:	430a      	orrs	r2, r1
 8007f20:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8007f22:	68fb      	ldr	r3, [r7, #12]
 8007f24:	681b      	ldr	r3, [r3, #0]
 8007f26:	681b      	ldr	r3, [r3, #0]
 8007f28:	2240      	movs	r2, #64	@ 0x40
 8007f2a:	4013      	ands	r3, r2
 8007f2c:	2b40      	cmp	r3, #64	@ 0x40
 8007f2e:	d007      	beq.n	8007f40 <HAL_SPI_Transmit+0x100>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8007f30:	68fb      	ldr	r3, [r7, #12]
 8007f32:	681b      	ldr	r3, [r3, #0]
 8007f34:	681a      	ldr	r2, [r3, #0]
 8007f36:	68fb      	ldr	r3, [r7, #12]
 8007f38:	681b      	ldr	r3, [r3, #0]
 8007f3a:	2140      	movs	r1, #64	@ 0x40
 8007f3c:	430a      	orrs	r2, r1
 8007f3e:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8007f40:	68fb      	ldr	r3, [r7, #12]
 8007f42:	68da      	ldr	r2, [r3, #12]
 8007f44:	23e0      	movs	r3, #224	@ 0xe0
 8007f46:	00db      	lsls	r3, r3, #3
 8007f48:	429a      	cmp	r2, r3
 8007f4a:	d952      	bls.n	8007ff2 <HAL_SPI_Transmit+0x1b2>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8007f4c:	68fb      	ldr	r3, [r7, #12]
 8007f4e:	685b      	ldr	r3, [r3, #4]
 8007f50:	2b00      	cmp	r3, #0
 8007f52:	d004      	beq.n	8007f5e <HAL_SPI_Transmit+0x11e>
 8007f54:	2316      	movs	r3, #22
 8007f56:	18fb      	adds	r3, r7, r3
 8007f58:	881b      	ldrh	r3, [r3, #0]
 8007f5a:	2b01      	cmp	r3, #1
 8007f5c:	d143      	bne.n	8007fe6 <HAL_SPI_Transmit+0x1a6>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8007f5e:	68fb      	ldr	r3, [r7, #12]
 8007f60:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007f62:	881a      	ldrh	r2, [r3, #0]
 8007f64:	68fb      	ldr	r3, [r7, #12]
 8007f66:	681b      	ldr	r3, [r3, #0]
 8007f68:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8007f6a:	68fb      	ldr	r3, [r7, #12]
 8007f6c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007f6e:	1c9a      	adds	r2, r3, #2
 8007f70:	68fb      	ldr	r3, [r7, #12]
 8007f72:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8007f74:	68fb      	ldr	r3, [r7, #12]
 8007f76:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007f78:	b29b      	uxth	r3, r3
 8007f7a:	3b01      	subs	r3, #1
 8007f7c:	b29a      	uxth	r2, r3
 8007f7e:	68fb      	ldr	r3, [r7, #12]
 8007f80:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8007f82:	e030      	b.n	8007fe6 <HAL_SPI_Transmit+0x1a6>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8007f84:	68fb      	ldr	r3, [r7, #12]
 8007f86:	681b      	ldr	r3, [r3, #0]
 8007f88:	689b      	ldr	r3, [r3, #8]
 8007f8a:	2202      	movs	r2, #2
 8007f8c:	4013      	ands	r3, r2
 8007f8e:	2b02      	cmp	r3, #2
 8007f90:	d112      	bne.n	8007fb8 <HAL_SPI_Transmit+0x178>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8007f92:	68fb      	ldr	r3, [r7, #12]
 8007f94:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007f96:	881a      	ldrh	r2, [r3, #0]
 8007f98:	68fb      	ldr	r3, [r7, #12]
 8007f9a:	681b      	ldr	r3, [r3, #0]
 8007f9c:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8007f9e:	68fb      	ldr	r3, [r7, #12]
 8007fa0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007fa2:	1c9a      	adds	r2, r3, #2
 8007fa4:	68fb      	ldr	r3, [r7, #12]
 8007fa6:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8007fa8:	68fb      	ldr	r3, [r7, #12]
 8007faa:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007fac:	b29b      	uxth	r3, r3
 8007fae:	3b01      	subs	r3, #1
 8007fb0:	b29a      	uxth	r2, r3
 8007fb2:	68fb      	ldr	r3, [r7, #12]
 8007fb4:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8007fb6:	e016      	b.n	8007fe6 <HAL_SPI_Transmit+0x1a6>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8007fb8:	f7fd fb5e 	bl	8005678 <HAL_GetTick>
 8007fbc:	0002      	movs	r2, r0
 8007fbe:	69bb      	ldr	r3, [r7, #24]
 8007fc0:	1ad3      	subs	r3, r2, r3
 8007fc2:	683a      	ldr	r2, [r7, #0]
 8007fc4:	429a      	cmp	r2, r3
 8007fc6:	d802      	bhi.n	8007fce <HAL_SPI_Transmit+0x18e>
 8007fc8:	683b      	ldr	r3, [r7, #0]
 8007fca:	3301      	adds	r3, #1
 8007fcc:	d102      	bne.n	8007fd4 <HAL_SPI_Transmit+0x194>
 8007fce:	683b      	ldr	r3, [r7, #0]
 8007fd0:	2b00      	cmp	r3, #0
 8007fd2:	d108      	bne.n	8007fe6 <HAL_SPI_Transmit+0x1a6>
        {
          errorcode = HAL_TIMEOUT;
 8007fd4:	231f      	movs	r3, #31
 8007fd6:	18fb      	adds	r3, r7, r3
 8007fd8:	2203      	movs	r2, #3
 8007fda:	701a      	strb	r2, [r3, #0]
          hspi->State = HAL_SPI_STATE_READY;
 8007fdc:	68fb      	ldr	r3, [r7, #12]
 8007fde:	225d      	movs	r2, #93	@ 0x5d
 8007fe0:	2101      	movs	r1, #1
 8007fe2:	5499      	strb	r1, [r3, r2]
          goto error;
 8007fe4:	e080      	b.n	80080e8 <HAL_SPI_Transmit+0x2a8>
    while (hspi->TxXferCount > 0U)
 8007fe6:	68fb      	ldr	r3, [r7, #12]
 8007fe8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007fea:	b29b      	uxth	r3, r3
 8007fec:	2b00      	cmp	r3, #0
 8007fee:	d1c9      	bne.n	8007f84 <HAL_SPI_Transmit+0x144>
 8007ff0:	e053      	b.n	800809a <HAL_SPI_Transmit+0x25a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8007ff2:	68fb      	ldr	r3, [r7, #12]
 8007ff4:	685b      	ldr	r3, [r3, #4]
 8007ff6:	2b00      	cmp	r3, #0
 8007ff8:	d004      	beq.n	8008004 <HAL_SPI_Transmit+0x1c4>
 8007ffa:	2316      	movs	r3, #22
 8007ffc:	18fb      	adds	r3, r7, r3
 8007ffe:	881b      	ldrh	r3, [r3, #0]
 8008000:	2b01      	cmp	r3, #1
 8008002:	d145      	bne.n	8008090 <HAL_SPI_Transmit+0x250>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8008004:	68fb      	ldr	r3, [r7, #12]
 8008006:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8008008:	68fb      	ldr	r3, [r7, #12]
 800800a:	681b      	ldr	r3, [r3, #0]
 800800c:	330c      	adds	r3, #12
 800800e:	7812      	ldrb	r2, [r2, #0]
 8008010:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8008012:	68fb      	ldr	r3, [r7, #12]
 8008014:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008016:	1c5a      	adds	r2, r3, #1
 8008018:	68fb      	ldr	r3, [r7, #12]
 800801a:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 800801c:	68fb      	ldr	r3, [r7, #12]
 800801e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008020:	b29b      	uxth	r3, r3
 8008022:	3b01      	subs	r3, #1
 8008024:	b29a      	uxth	r2, r3
 8008026:	68fb      	ldr	r3, [r7, #12]
 8008028:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    while (hspi->TxXferCount > 0U)
 800802a:	e031      	b.n	8008090 <HAL_SPI_Transmit+0x250>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800802c:	68fb      	ldr	r3, [r7, #12]
 800802e:	681b      	ldr	r3, [r3, #0]
 8008030:	689b      	ldr	r3, [r3, #8]
 8008032:	2202      	movs	r2, #2
 8008034:	4013      	ands	r3, r2
 8008036:	2b02      	cmp	r3, #2
 8008038:	d113      	bne.n	8008062 <HAL_SPI_Transmit+0x222>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800803a:	68fb      	ldr	r3, [r7, #12]
 800803c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800803e:	68fb      	ldr	r3, [r7, #12]
 8008040:	681b      	ldr	r3, [r3, #0]
 8008042:	330c      	adds	r3, #12
 8008044:	7812      	ldrb	r2, [r2, #0]
 8008046:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8008048:	68fb      	ldr	r3, [r7, #12]
 800804a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800804c:	1c5a      	adds	r2, r3, #1
 800804e:	68fb      	ldr	r3, [r7, #12]
 8008050:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8008052:	68fb      	ldr	r3, [r7, #12]
 8008054:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008056:	b29b      	uxth	r3, r3
 8008058:	3b01      	subs	r3, #1
 800805a:	b29a      	uxth	r2, r3
 800805c:	68fb      	ldr	r3, [r7, #12]
 800805e:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8008060:	e016      	b.n	8008090 <HAL_SPI_Transmit+0x250>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8008062:	f7fd fb09 	bl	8005678 <HAL_GetTick>
 8008066:	0002      	movs	r2, r0
 8008068:	69bb      	ldr	r3, [r7, #24]
 800806a:	1ad3      	subs	r3, r2, r3
 800806c:	683a      	ldr	r2, [r7, #0]
 800806e:	429a      	cmp	r2, r3
 8008070:	d802      	bhi.n	8008078 <HAL_SPI_Transmit+0x238>
 8008072:	683b      	ldr	r3, [r7, #0]
 8008074:	3301      	adds	r3, #1
 8008076:	d102      	bne.n	800807e <HAL_SPI_Transmit+0x23e>
 8008078:	683b      	ldr	r3, [r7, #0]
 800807a:	2b00      	cmp	r3, #0
 800807c:	d108      	bne.n	8008090 <HAL_SPI_Transmit+0x250>
        {
          errorcode = HAL_TIMEOUT;
 800807e:	231f      	movs	r3, #31
 8008080:	18fb      	adds	r3, r7, r3
 8008082:	2203      	movs	r2, #3
 8008084:	701a      	strb	r2, [r3, #0]
          hspi->State = HAL_SPI_STATE_READY;
 8008086:	68fb      	ldr	r3, [r7, #12]
 8008088:	225d      	movs	r2, #93	@ 0x5d
 800808a:	2101      	movs	r1, #1
 800808c:	5499      	strb	r1, [r3, r2]
          goto error;
 800808e:	e02b      	b.n	80080e8 <HAL_SPI_Transmit+0x2a8>
    while (hspi->TxXferCount > 0U)
 8008090:	68fb      	ldr	r3, [r7, #12]
 8008092:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008094:	b29b      	uxth	r3, r3
 8008096:	2b00      	cmp	r3, #0
 8008098:	d1c8      	bne.n	800802c <HAL_SPI_Transmit+0x1ec>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800809a:	69ba      	ldr	r2, [r7, #24]
 800809c:	6839      	ldr	r1, [r7, #0]
 800809e:	68fb      	ldr	r3, [r7, #12]
 80080a0:	0018      	movs	r0, r3
 80080a2:	f000 f95d 	bl	8008360 <SPI_EndRxTxTransaction>
 80080a6:	1e03      	subs	r3, r0, #0
 80080a8:	d002      	beq.n	80080b0 <HAL_SPI_Transmit+0x270>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80080aa:	68fb      	ldr	r3, [r7, #12]
 80080ac:	2220      	movs	r2, #32
 80080ae:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80080b0:	68fb      	ldr	r3, [r7, #12]
 80080b2:	689b      	ldr	r3, [r3, #8]
 80080b4:	2b00      	cmp	r3, #0
 80080b6:	d10a      	bne.n	80080ce <HAL_SPI_Transmit+0x28e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80080b8:	2300      	movs	r3, #0
 80080ba:	613b      	str	r3, [r7, #16]
 80080bc:	68fb      	ldr	r3, [r7, #12]
 80080be:	681b      	ldr	r3, [r3, #0]
 80080c0:	68db      	ldr	r3, [r3, #12]
 80080c2:	613b      	str	r3, [r7, #16]
 80080c4:	68fb      	ldr	r3, [r7, #12]
 80080c6:	681b      	ldr	r3, [r3, #0]
 80080c8:	689b      	ldr	r3, [r3, #8]
 80080ca:	613b      	str	r3, [r7, #16]
 80080cc:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80080ce:	68fb      	ldr	r3, [r7, #12]
 80080d0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80080d2:	2b00      	cmp	r3, #0
 80080d4:	d004      	beq.n	80080e0 <HAL_SPI_Transmit+0x2a0>
  {
    errorcode = HAL_ERROR;
 80080d6:	231f      	movs	r3, #31
 80080d8:	18fb      	adds	r3, r7, r3
 80080da:	2201      	movs	r2, #1
 80080dc:	701a      	strb	r2, [r3, #0]
 80080de:	e003      	b.n	80080e8 <HAL_SPI_Transmit+0x2a8>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 80080e0:	68fb      	ldr	r3, [r7, #12]
 80080e2:	225d      	movs	r2, #93	@ 0x5d
 80080e4:	2101      	movs	r1, #1
 80080e6:	5499      	strb	r1, [r3, r2]
  }

error:
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80080e8:	68fb      	ldr	r3, [r7, #12]
 80080ea:	225c      	movs	r2, #92	@ 0x5c
 80080ec:	2100      	movs	r1, #0
 80080ee:	5499      	strb	r1, [r3, r2]
  return errorcode;
 80080f0:	231f      	movs	r3, #31
 80080f2:	18fb      	adds	r3, r7, r3
 80080f4:	781b      	ldrb	r3, [r3, #0]
}
 80080f6:	0018      	movs	r0, r3
 80080f8:	46bd      	mov	sp, r7
 80080fa:	b008      	add	sp, #32
 80080fc:	bd80      	pop	{r7, pc}
	...

08008100 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8008100:	b580      	push	{r7, lr}
 8008102:	b088      	sub	sp, #32
 8008104:	af00      	add	r7, sp, #0
 8008106:	60f8      	str	r0, [r7, #12]
 8008108:	60b9      	str	r1, [r7, #8]
 800810a:	603b      	str	r3, [r7, #0]
 800810c:	1dfb      	adds	r3, r7, #7
 800810e:	701a      	strb	r2, [r3, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8008110:	f7fd fab2 	bl	8005678 <HAL_GetTick>
 8008114:	0002      	movs	r2, r0
 8008116:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008118:	1a9b      	subs	r3, r3, r2
 800811a:	683a      	ldr	r2, [r7, #0]
 800811c:	18d3      	adds	r3, r2, r3
 800811e:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8008120:	f7fd faaa 	bl	8005678 <HAL_GetTick>
 8008124:	0003      	movs	r3, r0
 8008126:	61bb      	str	r3, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8008128:	4b3a      	ldr	r3, [pc, #232]	@ (8008214 <SPI_WaitFlagStateUntilTimeout+0x114>)
 800812a:	681b      	ldr	r3, [r3, #0]
 800812c:	015b      	lsls	r3, r3, #5
 800812e:	0d1b      	lsrs	r3, r3, #20
 8008130:	69fa      	ldr	r2, [r7, #28]
 8008132:	4353      	muls	r3, r2
 8008134:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8008136:	e058      	b.n	80081ea <SPI_WaitFlagStateUntilTimeout+0xea>
  {
    if (Timeout != HAL_MAX_DELAY)
 8008138:	683b      	ldr	r3, [r7, #0]
 800813a:	3301      	adds	r3, #1
 800813c:	d055      	beq.n	80081ea <SPI_WaitFlagStateUntilTimeout+0xea>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800813e:	f7fd fa9b 	bl	8005678 <HAL_GetTick>
 8008142:	0002      	movs	r2, r0
 8008144:	69bb      	ldr	r3, [r7, #24]
 8008146:	1ad3      	subs	r3, r2, r3
 8008148:	69fa      	ldr	r2, [r7, #28]
 800814a:	429a      	cmp	r2, r3
 800814c:	d902      	bls.n	8008154 <SPI_WaitFlagStateUntilTimeout+0x54>
 800814e:	69fb      	ldr	r3, [r7, #28]
 8008150:	2b00      	cmp	r3, #0
 8008152:	d142      	bne.n	80081da <SPI_WaitFlagStateUntilTimeout+0xda>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8008154:	68fb      	ldr	r3, [r7, #12]
 8008156:	681b      	ldr	r3, [r3, #0]
 8008158:	685a      	ldr	r2, [r3, #4]
 800815a:	68fb      	ldr	r3, [r7, #12]
 800815c:	681b      	ldr	r3, [r3, #0]
 800815e:	21e0      	movs	r1, #224	@ 0xe0
 8008160:	438a      	bics	r2, r1
 8008162:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8008164:	68fb      	ldr	r3, [r7, #12]
 8008166:	685a      	ldr	r2, [r3, #4]
 8008168:	2382      	movs	r3, #130	@ 0x82
 800816a:	005b      	lsls	r3, r3, #1
 800816c:	429a      	cmp	r2, r3
 800816e:	d113      	bne.n	8008198 <SPI_WaitFlagStateUntilTimeout+0x98>
 8008170:	68fb      	ldr	r3, [r7, #12]
 8008172:	689a      	ldr	r2, [r3, #8]
 8008174:	2380      	movs	r3, #128	@ 0x80
 8008176:	021b      	lsls	r3, r3, #8
 8008178:	429a      	cmp	r2, r3
 800817a:	d005      	beq.n	8008188 <SPI_WaitFlagStateUntilTimeout+0x88>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800817c:	68fb      	ldr	r3, [r7, #12]
 800817e:	689a      	ldr	r2, [r3, #8]
 8008180:	2380      	movs	r3, #128	@ 0x80
 8008182:	00db      	lsls	r3, r3, #3
 8008184:	429a      	cmp	r2, r3
 8008186:	d107      	bne.n	8008198 <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8008188:	68fb      	ldr	r3, [r7, #12]
 800818a:	681b      	ldr	r3, [r3, #0]
 800818c:	681a      	ldr	r2, [r3, #0]
 800818e:	68fb      	ldr	r3, [r7, #12]
 8008190:	681b      	ldr	r3, [r3, #0]
 8008192:	2140      	movs	r1, #64	@ 0x40
 8008194:	438a      	bics	r2, r1
 8008196:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8008198:	68fb      	ldr	r3, [r7, #12]
 800819a:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800819c:	2380      	movs	r3, #128	@ 0x80
 800819e:	019b      	lsls	r3, r3, #6
 80081a0:	429a      	cmp	r2, r3
 80081a2:	d110      	bne.n	80081c6 <SPI_WaitFlagStateUntilTimeout+0xc6>
        {
          SPI_RESET_CRC(hspi);
 80081a4:	68fb      	ldr	r3, [r7, #12]
 80081a6:	681b      	ldr	r3, [r3, #0]
 80081a8:	681a      	ldr	r2, [r3, #0]
 80081aa:	68fb      	ldr	r3, [r7, #12]
 80081ac:	681b      	ldr	r3, [r3, #0]
 80081ae:	491a      	ldr	r1, [pc, #104]	@ (8008218 <SPI_WaitFlagStateUntilTimeout+0x118>)
 80081b0:	400a      	ands	r2, r1
 80081b2:	601a      	str	r2, [r3, #0]
 80081b4:	68fb      	ldr	r3, [r7, #12]
 80081b6:	681b      	ldr	r3, [r3, #0]
 80081b8:	681a      	ldr	r2, [r3, #0]
 80081ba:	68fb      	ldr	r3, [r7, #12]
 80081bc:	681b      	ldr	r3, [r3, #0]
 80081be:	2180      	movs	r1, #128	@ 0x80
 80081c0:	0189      	lsls	r1, r1, #6
 80081c2:	430a      	orrs	r2, r1
 80081c4:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80081c6:	68fb      	ldr	r3, [r7, #12]
 80081c8:	225d      	movs	r2, #93	@ 0x5d
 80081ca:	2101      	movs	r1, #1
 80081cc:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80081ce:	68fb      	ldr	r3, [r7, #12]
 80081d0:	225c      	movs	r2, #92	@ 0x5c
 80081d2:	2100      	movs	r1, #0
 80081d4:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 80081d6:	2303      	movs	r3, #3
 80081d8:	e017      	b.n	800820a <SPI_WaitFlagStateUntilTimeout+0x10a>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80081da:	697b      	ldr	r3, [r7, #20]
 80081dc:	2b00      	cmp	r3, #0
 80081de:	d101      	bne.n	80081e4 <SPI_WaitFlagStateUntilTimeout+0xe4>
      {
        tmp_timeout = 0U;
 80081e0:	2300      	movs	r3, #0
 80081e2:	61fb      	str	r3, [r7, #28]
      }
      count--;
 80081e4:	697b      	ldr	r3, [r7, #20]
 80081e6:	3b01      	subs	r3, #1
 80081e8:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80081ea:	68fb      	ldr	r3, [r7, #12]
 80081ec:	681b      	ldr	r3, [r3, #0]
 80081ee:	689b      	ldr	r3, [r3, #8]
 80081f0:	68ba      	ldr	r2, [r7, #8]
 80081f2:	4013      	ands	r3, r2
 80081f4:	68ba      	ldr	r2, [r7, #8]
 80081f6:	1ad3      	subs	r3, r2, r3
 80081f8:	425a      	negs	r2, r3
 80081fa:	4153      	adcs	r3, r2
 80081fc:	b2db      	uxtb	r3, r3
 80081fe:	001a      	movs	r2, r3
 8008200:	1dfb      	adds	r3, r7, #7
 8008202:	781b      	ldrb	r3, [r3, #0]
 8008204:	429a      	cmp	r2, r3
 8008206:	d197      	bne.n	8008138 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8008208:	2300      	movs	r3, #0
}
 800820a:	0018      	movs	r0, r3
 800820c:	46bd      	mov	sp, r7
 800820e:	b008      	add	sp, #32
 8008210:	bd80      	pop	{r7, pc}
 8008212:	46c0      	nop			@ (mov r8, r8)
 8008214:	200009c0 	.word	0x200009c0
 8008218:	ffffdfff 	.word	0xffffdfff

0800821c <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800821c:	b580      	push	{r7, lr}
 800821e:	b08a      	sub	sp, #40	@ 0x28
 8008220:	af00      	add	r7, sp, #0
 8008222:	60f8      	str	r0, [r7, #12]
 8008224:	60b9      	str	r1, [r7, #8]
 8008226:	607a      	str	r2, [r7, #4]
 8008228:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 800822a:	2317      	movs	r3, #23
 800822c:	18fb      	adds	r3, r7, r3
 800822e:	2200      	movs	r2, #0
 8008230:	701a      	strb	r2, [r3, #0]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8008232:	f7fd fa21 	bl	8005678 <HAL_GetTick>
 8008236:	0002      	movs	r2, r0
 8008238:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800823a:	1a9b      	subs	r3, r3, r2
 800823c:	683a      	ldr	r2, [r7, #0]
 800823e:	18d3      	adds	r3, r2, r3
 8008240:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 8008242:	f7fd fa19 	bl	8005678 <HAL_GetTick>
 8008246:	0003      	movs	r3, r0
 8008248:	623b      	str	r3, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 800824a:	68fb      	ldr	r3, [r7, #12]
 800824c:	681b      	ldr	r3, [r3, #0]
 800824e:	330c      	adds	r3, #12
 8008250:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8008252:	4b41      	ldr	r3, [pc, #260]	@ (8008358 <SPI_WaitFifoStateUntilTimeout+0x13c>)
 8008254:	681a      	ldr	r2, [r3, #0]
 8008256:	0013      	movs	r3, r2
 8008258:	009b      	lsls	r3, r3, #2
 800825a:	189b      	adds	r3, r3, r2
 800825c:	00da      	lsls	r2, r3, #3
 800825e:	1ad3      	subs	r3, r2, r3
 8008260:	0d1b      	lsrs	r3, r3, #20
 8008262:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008264:	4353      	muls	r3, r2
 8008266:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8008268:	e068      	b.n	800833c <SPI_WaitFifoStateUntilTimeout+0x120>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 800826a:	68ba      	ldr	r2, [r7, #8]
 800826c:	23c0      	movs	r3, #192	@ 0xc0
 800826e:	00db      	lsls	r3, r3, #3
 8008270:	429a      	cmp	r2, r3
 8008272:	d10a      	bne.n	800828a <SPI_WaitFifoStateUntilTimeout+0x6e>
 8008274:	687b      	ldr	r3, [r7, #4]
 8008276:	2b00      	cmp	r3, #0
 8008278:	d107      	bne.n	800828a <SPI_WaitFifoStateUntilTimeout+0x6e>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 800827a:	69fb      	ldr	r3, [r7, #28]
 800827c:	781b      	ldrb	r3, [r3, #0]
 800827e:	b2da      	uxtb	r2, r3
 8008280:	2117      	movs	r1, #23
 8008282:	187b      	adds	r3, r7, r1
 8008284:	701a      	strb	r2, [r3, #0]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8008286:	187b      	adds	r3, r7, r1
 8008288:	781b      	ldrb	r3, [r3, #0]
    }

    if (Timeout != HAL_MAX_DELAY)
 800828a:	683b      	ldr	r3, [r7, #0]
 800828c:	3301      	adds	r3, #1
 800828e:	d055      	beq.n	800833c <SPI_WaitFifoStateUntilTimeout+0x120>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8008290:	f7fd f9f2 	bl	8005678 <HAL_GetTick>
 8008294:	0002      	movs	r2, r0
 8008296:	6a3b      	ldr	r3, [r7, #32]
 8008298:	1ad3      	subs	r3, r2, r3
 800829a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800829c:	429a      	cmp	r2, r3
 800829e:	d902      	bls.n	80082a6 <SPI_WaitFifoStateUntilTimeout+0x8a>
 80082a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80082a2:	2b00      	cmp	r3, #0
 80082a4:	d142      	bne.n	800832c <SPI_WaitFifoStateUntilTimeout+0x110>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80082a6:	68fb      	ldr	r3, [r7, #12]
 80082a8:	681b      	ldr	r3, [r3, #0]
 80082aa:	685a      	ldr	r2, [r3, #4]
 80082ac:	68fb      	ldr	r3, [r7, #12]
 80082ae:	681b      	ldr	r3, [r3, #0]
 80082b0:	21e0      	movs	r1, #224	@ 0xe0
 80082b2:	438a      	bics	r2, r1
 80082b4:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80082b6:	68fb      	ldr	r3, [r7, #12]
 80082b8:	685a      	ldr	r2, [r3, #4]
 80082ba:	2382      	movs	r3, #130	@ 0x82
 80082bc:	005b      	lsls	r3, r3, #1
 80082be:	429a      	cmp	r2, r3
 80082c0:	d113      	bne.n	80082ea <SPI_WaitFifoStateUntilTimeout+0xce>
 80082c2:	68fb      	ldr	r3, [r7, #12]
 80082c4:	689a      	ldr	r2, [r3, #8]
 80082c6:	2380      	movs	r3, #128	@ 0x80
 80082c8:	021b      	lsls	r3, r3, #8
 80082ca:	429a      	cmp	r2, r3
 80082cc:	d005      	beq.n	80082da <SPI_WaitFifoStateUntilTimeout+0xbe>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80082ce:	68fb      	ldr	r3, [r7, #12]
 80082d0:	689a      	ldr	r2, [r3, #8]
 80082d2:	2380      	movs	r3, #128	@ 0x80
 80082d4:	00db      	lsls	r3, r3, #3
 80082d6:	429a      	cmp	r2, r3
 80082d8:	d107      	bne.n	80082ea <SPI_WaitFifoStateUntilTimeout+0xce>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80082da:	68fb      	ldr	r3, [r7, #12]
 80082dc:	681b      	ldr	r3, [r3, #0]
 80082de:	681a      	ldr	r2, [r3, #0]
 80082e0:	68fb      	ldr	r3, [r7, #12]
 80082e2:	681b      	ldr	r3, [r3, #0]
 80082e4:	2140      	movs	r1, #64	@ 0x40
 80082e6:	438a      	bics	r2, r1
 80082e8:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80082ea:	68fb      	ldr	r3, [r7, #12]
 80082ec:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80082ee:	2380      	movs	r3, #128	@ 0x80
 80082f0:	019b      	lsls	r3, r3, #6
 80082f2:	429a      	cmp	r2, r3
 80082f4:	d110      	bne.n	8008318 <SPI_WaitFifoStateUntilTimeout+0xfc>
        {
          SPI_RESET_CRC(hspi);
 80082f6:	68fb      	ldr	r3, [r7, #12]
 80082f8:	681b      	ldr	r3, [r3, #0]
 80082fa:	681a      	ldr	r2, [r3, #0]
 80082fc:	68fb      	ldr	r3, [r7, #12]
 80082fe:	681b      	ldr	r3, [r3, #0]
 8008300:	4916      	ldr	r1, [pc, #88]	@ (800835c <SPI_WaitFifoStateUntilTimeout+0x140>)
 8008302:	400a      	ands	r2, r1
 8008304:	601a      	str	r2, [r3, #0]
 8008306:	68fb      	ldr	r3, [r7, #12]
 8008308:	681b      	ldr	r3, [r3, #0]
 800830a:	681a      	ldr	r2, [r3, #0]
 800830c:	68fb      	ldr	r3, [r7, #12]
 800830e:	681b      	ldr	r3, [r3, #0]
 8008310:	2180      	movs	r1, #128	@ 0x80
 8008312:	0189      	lsls	r1, r1, #6
 8008314:	430a      	orrs	r2, r1
 8008316:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8008318:	68fb      	ldr	r3, [r7, #12]
 800831a:	225d      	movs	r2, #93	@ 0x5d
 800831c:	2101      	movs	r1, #1
 800831e:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8008320:	68fb      	ldr	r3, [r7, #12]
 8008322:	225c      	movs	r2, #92	@ 0x5c
 8008324:	2100      	movs	r1, #0
 8008326:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8008328:	2303      	movs	r3, #3
 800832a:	e010      	b.n	800834e <SPI_WaitFifoStateUntilTimeout+0x132>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800832c:	69bb      	ldr	r3, [r7, #24]
 800832e:	2b00      	cmp	r3, #0
 8008330:	d101      	bne.n	8008336 <SPI_WaitFifoStateUntilTimeout+0x11a>
      {
        tmp_timeout = 0U;
 8008332:	2300      	movs	r3, #0
 8008334:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 8008336:	69bb      	ldr	r3, [r7, #24]
 8008338:	3b01      	subs	r3, #1
 800833a:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 800833c:	68fb      	ldr	r3, [r7, #12]
 800833e:	681b      	ldr	r3, [r3, #0]
 8008340:	689b      	ldr	r3, [r3, #8]
 8008342:	68ba      	ldr	r2, [r7, #8]
 8008344:	4013      	ands	r3, r2
 8008346:	687a      	ldr	r2, [r7, #4]
 8008348:	429a      	cmp	r2, r3
 800834a:	d18e      	bne.n	800826a <SPI_WaitFifoStateUntilTimeout+0x4e>
    }
  }

  return HAL_OK;
 800834c:	2300      	movs	r3, #0
}
 800834e:	0018      	movs	r0, r3
 8008350:	46bd      	mov	sp, r7
 8008352:	b00a      	add	sp, #40	@ 0x28
 8008354:	bd80      	pop	{r7, pc}
 8008356:	46c0      	nop			@ (mov r8, r8)
 8008358:	200009c0 	.word	0x200009c0
 800835c:	ffffdfff 	.word	0xffffdfff

08008360 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8008360:	b580      	push	{r7, lr}
 8008362:	b086      	sub	sp, #24
 8008364:	af02      	add	r7, sp, #8
 8008366:	60f8      	str	r0, [r7, #12]
 8008368:	60b9      	str	r1, [r7, #8]
 800836a:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800836c:	68ba      	ldr	r2, [r7, #8]
 800836e:	23c0      	movs	r3, #192	@ 0xc0
 8008370:	0159      	lsls	r1, r3, #5
 8008372:	68f8      	ldr	r0, [r7, #12]
 8008374:	687b      	ldr	r3, [r7, #4]
 8008376:	9300      	str	r3, [sp, #0]
 8008378:	0013      	movs	r3, r2
 800837a:	2200      	movs	r2, #0
 800837c:	f7ff ff4e 	bl	800821c <SPI_WaitFifoStateUntilTimeout>
 8008380:	1e03      	subs	r3, r0, #0
 8008382:	d007      	beq.n	8008394 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8008384:	68fb      	ldr	r3, [r7, #12]
 8008386:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008388:	2220      	movs	r2, #32
 800838a:	431a      	orrs	r2, r3
 800838c:	68fb      	ldr	r3, [r7, #12]
 800838e:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8008390:	2303      	movs	r3, #3
 8008392:	e027      	b.n	80083e4 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8008394:	68ba      	ldr	r2, [r7, #8]
 8008396:	68f8      	ldr	r0, [r7, #12]
 8008398:	687b      	ldr	r3, [r7, #4]
 800839a:	9300      	str	r3, [sp, #0]
 800839c:	0013      	movs	r3, r2
 800839e:	2200      	movs	r2, #0
 80083a0:	2180      	movs	r1, #128	@ 0x80
 80083a2:	f7ff fead 	bl	8008100 <SPI_WaitFlagStateUntilTimeout>
 80083a6:	1e03      	subs	r3, r0, #0
 80083a8:	d007      	beq.n	80083ba <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80083aa:	68fb      	ldr	r3, [r7, #12]
 80083ac:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80083ae:	2220      	movs	r2, #32
 80083b0:	431a      	orrs	r2, r3
 80083b2:	68fb      	ldr	r3, [r7, #12]
 80083b4:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 80083b6:	2303      	movs	r3, #3
 80083b8:	e014      	b.n	80083e4 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80083ba:	68ba      	ldr	r2, [r7, #8]
 80083bc:	23c0      	movs	r3, #192	@ 0xc0
 80083be:	00d9      	lsls	r1, r3, #3
 80083c0:	68f8      	ldr	r0, [r7, #12]
 80083c2:	687b      	ldr	r3, [r7, #4]
 80083c4:	9300      	str	r3, [sp, #0]
 80083c6:	0013      	movs	r3, r2
 80083c8:	2200      	movs	r2, #0
 80083ca:	f7ff ff27 	bl	800821c <SPI_WaitFifoStateUntilTimeout>
 80083ce:	1e03      	subs	r3, r0, #0
 80083d0:	d007      	beq.n	80083e2 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80083d2:	68fb      	ldr	r3, [r7, #12]
 80083d4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80083d6:	2220      	movs	r2, #32
 80083d8:	431a      	orrs	r2, r3
 80083da:	68fb      	ldr	r3, [r7, #12]
 80083dc:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 80083de:	2303      	movs	r3, #3
 80083e0:	e000      	b.n	80083e4 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 80083e2:	2300      	movs	r3, #0
}
 80083e4:	0018      	movs	r0, r3
 80083e6:	46bd      	mov	sp, r7
 80083e8:	b004      	add	sp, #16
 80083ea:	bd80      	pop	{r7, pc}

080083ec <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80083ec:	b580      	push	{r7, lr}
 80083ee:	b082      	sub	sp, #8
 80083f0:	af00      	add	r7, sp, #0
 80083f2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80083f4:	687b      	ldr	r3, [r7, #4]
 80083f6:	2b00      	cmp	r3, #0
 80083f8:	d101      	bne.n	80083fe <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80083fa:	2301      	movs	r3, #1
 80083fc:	e04a      	b.n	8008494 <HAL_TIM_Base_Init+0xa8>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80083fe:	687b      	ldr	r3, [r7, #4]
 8008400:	223d      	movs	r2, #61	@ 0x3d
 8008402:	5c9b      	ldrb	r3, [r3, r2]
 8008404:	b2db      	uxtb	r3, r3
 8008406:	2b00      	cmp	r3, #0
 8008408:	d107      	bne.n	800841a <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800840a:	687b      	ldr	r3, [r7, #4]
 800840c:	223c      	movs	r2, #60	@ 0x3c
 800840e:	2100      	movs	r1, #0
 8008410:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8008412:	687b      	ldr	r3, [r7, #4]
 8008414:	0018      	movs	r0, r3
 8008416:	f7fc ff1d 	bl	8005254 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800841a:	687b      	ldr	r3, [r7, #4]
 800841c:	223d      	movs	r2, #61	@ 0x3d
 800841e:	2102      	movs	r1, #2
 8008420:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8008422:	687b      	ldr	r3, [r7, #4]
 8008424:	681a      	ldr	r2, [r3, #0]
 8008426:	687b      	ldr	r3, [r7, #4]
 8008428:	3304      	adds	r3, #4
 800842a:	0019      	movs	r1, r3
 800842c:	0010      	movs	r0, r2
 800842e:	f000 fb11 	bl	8008a54 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8008432:	687b      	ldr	r3, [r7, #4]
 8008434:	2248      	movs	r2, #72	@ 0x48
 8008436:	2101      	movs	r1, #1
 8008438:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800843a:	687b      	ldr	r3, [r7, #4]
 800843c:	223e      	movs	r2, #62	@ 0x3e
 800843e:	2101      	movs	r1, #1
 8008440:	5499      	strb	r1, [r3, r2]
 8008442:	687b      	ldr	r3, [r7, #4]
 8008444:	223f      	movs	r2, #63	@ 0x3f
 8008446:	2101      	movs	r1, #1
 8008448:	5499      	strb	r1, [r3, r2]
 800844a:	687b      	ldr	r3, [r7, #4]
 800844c:	2240      	movs	r2, #64	@ 0x40
 800844e:	2101      	movs	r1, #1
 8008450:	5499      	strb	r1, [r3, r2]
 8008452:	687b      	ldr	r3, [r7, #4]
 8008454:	2241      	movs	r2, #65	@ 0x41
 8008456:	2101      	movs	r1, #1
 8008458:	5499      	strb	r1, [r3, r2]
 800845a:	687b      	ldr	r3, [r7, #4]
 800845c:	2242      	movs	r2, #66	@ 0x42
 800845e:	2101      	movs	r1, #1
 8008460:	5499      	strb	r1, [r3, r2]
 8008462:	687b      	ldr	r3, [r7, #4]
 8008464:	2243      	movs	r2, #67	@ 0x43
 8008466:	2101      	movs	r1, #1
 8008468:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800846a:	687b      	ldr	r3, [r7, #4]
 800846c:	2244      	movs	r2, #68	@ 0x44
 800846e:	2101      	movs	r1, #1
 8008470:	5499      	strb	r1, [r3, r2]
 8008472:	687b      	ldr	r3, [r7, #4]
 8008474:	2245      	movs	r2, #69	@ 0x45
 8008476:	2101      	movs	r1, #1
 8008478:	5499      	strb	r1, [r3, r2]
 800847a:	687b      	ldr	r3, [r7, #4]
 800847c:	2246      	movs	r2, #70	@ 0x46
 800847e:	2101      	movs	r1, #1
 8008480:	5499      	strb	r1, [r3, r2]
 8008482:	687b      	ldr	r3, [r7, #4]
 8008484:	2247      	movs	r2, #71	@ 0x47
 8008486:	2101      	movs	r1, #1
 8008488:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800848a:	687b      	ldr	r3, [r7, #4]
 800848c:	223d      	movs	r2, #61	@ 0x3d
 800848e:	2101      	movs	r1, #1
 8008490:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8008492:	2300      	movs	r3, #0
}
 8008494:	0018      	movs	r0, r3
 8008496:	46bd      	mov	sp, r7
 8008498:	b002      	add	sp, #8
 800849a:	bd80      	pop	{r7, pc}

0800849c <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800849c:	b580      	push	{r7, lr}
 800849e:	b082      	sub	sp, #8
 80084a0:	af00      	add	r7, sp, #0
 80084a2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80084a4:	687b      	ldr	r3, [r7, #4]
 80084a6:	2b00      	cmp	r3, #0
 80084a8:	d101      	bne.n	80084ae <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80084aa:	2301      	movs	r3, #1
 80084ac:	e04a      	b.n	8008544 <HAL_TIM_PWM_Init+0xa8>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80084ae:	687b      	ldr	r3, [r7, #4]
 80084b0:	223d      	movs	r2, #61	@ 0x3d
 80084b2:	5c9b      	ldrb	r3, [r3, r2]
 80084b4:	b2db      	uxtb	r3, r3
 80084b6:	2b00      	cmp	r3, #0
 80084b8:	d107      	bne.n	80084ca <HAL_TIM_PWM_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80084ba:	687b      	ldr	r3, [r7, #4]
 80084bc:	223c      	movs	r2, #60	@ 0x3c
 80084be:	2100      	movs	r1, #0
 80084c0:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80084c2:	687b      	ldr	r3, [r7, #4]
 80084c4:	0018      	movs	r0, r3
 80084c6:	f000 f841 	bl	800854c <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80084ca:	687b      	ldr	r3, [r7, #4]
 80084cc:	223d      	movs	r2, #61	@ 0x3d
 80084ce:	2102      	movs	r1, #2
 80084d0:	5499      	strb	r1, [r3, r2]

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80084d2:	687b      	ldr	r3, [r7, #4]
 80084d4:	681a      	ldr	r2, [r3, #0]
 80084d6:	687b      	ldr	r3, [r7, #4]
 80084d8:	3304      	adds	r3, #4
 80084da:	0019      	movs	r1, r3
 80084dc:	0010      	movs	r0, r2
 80084de:	f000 fab9 	bl	8008a54 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80084e2:	687b      	ldr	r3, [r7, #4]
 80084e4:	2248      	movs	r2, #72	@ 0x48
 80084e6:	2101      	movs	r1, #1
 80084e8:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80084ea:	687b      	ldr	r3, [r7, #4]
 80084ec:	223e      	movs	r2, #62	@ 0x3e
 80084ee:	2101      	movs	r1, #1
 80084f0:	5499      	strb	r1, [r3, r2]
 80084f2:	687b      	ldr	r3, [r7, #4]
 80084f4:	223f      	movs	r2, #63	@ 0x3f
 80084f6:	2101      	movs	r1, #1
 80084f8:	5499      	strb	r1, [r3, r2]
 80084fa:	687b      	ldr	r3, [r7, #4]
 80084fc:	2240      	movs	r2, #64	@ 0x40
 80084fe:	2101      	movs	r1, #1
 8008500:	5499      	strb	r1, [r3, r2]
 8008502:	687b      	ldr	r3, [r7, #4]
 8008504:	2241      	movs	r2, #65	@ 0x41
 8008506:	2101      	movs	r1, #1
 8008508:	5499      	strb	r1, [r3, r2]
 800850a:	687b      	ldr	r3, [r7, #4]
 800850c:	2242      	movs	r2, #66	@ 0x42
 800850e:	2101      	movs	r1, #1
 8008510:	5499      	strb	r1, [r3, r2]
 8008512:	687b      	ldr	r3, [r7, #4]
 8008514:	2243      	movs	r2, #67	@ 0x43
 8008516:	2101      	movs	r1, #1
 8008518:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800851a:	687b      	ldr	r3, [r7, #4]
 800851c:	2244      	movs	r2, #68	@ 0x44
 800851e:	2101      	movs	r1, #1
 8008520:	5499      	strb	r1, [r3, r2]
 8008522:	687b      	ldr	r3, [r7, #4]
 8008524:	2245      	movs	r2, #69	@ 0x45
 8008526:	2101      	movs	r1, #1
 8008528:	5499      	strb	r1, [r3, r2]
 800852a:	687b      	ldr	r3, [r7, #4]
 800852c:	2246      	movs	r2, #70	@ 0x46
 800852e:	2101      	movs	r1, #1
 8008530:	5499      	strb	r1, [r3, r2]
 8008532:	687b      	ldr	r3, [r7, #4]
 8008534:	2247      	movs	r2, #71	@ 0x47
 8008536:	2101      	movs	r1, #1
 8008538:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800853a:	687b      	ldr	r3, [r7, #4]
 800853c:	223d      	movs	r2, #61	@ 0x3d
 800853e:	2101      	movs	r1, #1
 8008540:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8008542:	2300      	movs	r3, #0
}
 8008544:	0018      	movs	r0, r3
 8008546:	46bd      	mov	sp, r7
 8008548:	b002      	add	sp, #8
 800854a:	bd80      	pop	{r7, pc}

0800854c <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800854c:	b580      	push	{r7, lr}
 800854e:	b082      	sub	sp, #8
 8008550:	af00      	add	r7, sp, #0
 8008552:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8008554:	46c0      	nop			@ (mov r8, r8)
 8008556:	46bd      	mov	sp, r7
 8008558:	b002      	add	sp, #8
 800855a:	bd80      	pop	{r7, pc}

0800855c <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800855c:	b580      	push	{r7, lr}
 800855e:	b084      	sub	sp, #16
 8008560:	af00      	add	r7, sp, #0
 8008562:	6078      	str	r0, [r7, #4]
 8008564:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8008566:	683b      	ldr	r3, [r7, #0]
 8008568:	2b00      	cmp	r3, #0
 800856a:	d108      	bne.n	800857e <HAL_TIM_PWM_Start+0x22>
 800856c:	687b      	ldr	r3, [r7, #4]
 800856e:	223e      	movs	r2, #62	@ 0x3e
 8008570:	5c9b      	ldrb	r3, [r3, r2]
 8008572:	b2db      	uxtb	r3, r3
 8008574:	3b01      	subs	r3, #1
 8008576:	1e5a      	subs	r2, r3, #1
 8008578:	4193      	sbcs	r3, r2
 800857a:	b2db      	uxtb	r3, r3
 800857c:	e037      	b.n	80085ee <HAL_TIM_PWM_Start+0x92>
 800857e:	683b      	ldr	r3, [r7, #0]
 8008580:	2b04      	cmp	r3, #4
 8008582:	d108      	bne.n	8008596 <HAL_TIM_PWM_Start+0x3a>
 8008584:	687b      	ldr	r3, [r7, #4]
 8008586:	223f      	movs	r2, #63	@ 0x3f
 8008588:	5c9b      	ldrb	r3, [r3, r2]
 800858a:	b2db      	uxtb	r3, r3
 800858c:	3b01      	subs	r3, #1
 800858e:	1e5a      	subs	r2, r3, #1
 8008590:	4193      	sbcs	r3, r2
 8008592:	b2db      	uxtb	r3, r3
 8008594:	e02b      	b.n	80085ee <HAL_TIM_PWM_Start+0x92>
 8008596:	683b      	ldr	r3, [r7, #0]
 8008598:	2b08      	cmp	r3, #8
 800859a:	d108      	bne.n	80085ae <HAL_TIM_PWM_Start+0x52>
 800859c:	687b      	ldr	r3, [r7, #4]
 800859e:	2240      	movs	r2, #64	@ 0x40
 80085a0:	5c9b      	ldrb	r3, [r3, r2]
 80085a2:	b2db      	uxtb	r3, r3
 80085a4:	3b01      	subs	r3, #1
 80085a6:	1e5a      	subs	r2, r3, #1
 80085a8:	4193      	sbcs	r3, r2
 80085aa:	b2db      	uxtb	r3, r3
 80085ac:	e01f      	b.n	80085ee <HAL_TIM_PWM_Start+0x92>
 80085ae:	683b      	ldr	r3, [r7, #0]
 80085b0:	2b0c      	cmp	r3, #12
 80085b2:	d108      	bne.n	80085c6 <HAL_TIM_PWM_Start+0x6a>
 80085b4:	687b      	ldr	r3, [r7, #4]
 80085b6:	2241      	movs	r2, #65	@ 0x41
 80085b8:	5c9b      	ldrb	r3, [r3, r2]
 80085ba:	b2db      	uxtb	r3, r3
 80085bc:	3b01      	subs	r3, #1
 80085be:	1e5a      	subs	r2, r3, #1
 80085c0:	4193      	sbcs	r3, r2
 80085c2:	b2db      	uxtb	r3, r3
 80085c4:	e013      	b.n	80085ee <HAL_TIM_PWM_Start+0x92>
 80085c6:	683b      	ldr	r3, [r7, #0]
 80085c8:	2b10      	cmp	r3, #16
 80085ca:	d108      	bne.n	80085de <HAL_TIM_PWM_Start+0x82>
 80085cc:	687b      	ldr	r3, [r7, #4]
 80085ce:	2242      	movs	r2, #66	@ 0x42
 80085d0:	5c9b      	ldrb	r3, [r3, r2]
 80085d2:	b2db      	uxtb	r3, r3
 80085d4:	3b01      	subs	r3, #1
 80085d6:	1e5a      	subs	r2, r3, #1
 80085d8:	4193      	sbcs	r3, r2
 80085da:	b2db      	uxtb	r3, r3
 80085dc:	e007      	b.n	80085ee <HAL_TIM_PWM_Start+0x92>
 80085de:	687b      	ldr	r3, [r7, #4]
 80085e0:	2243      	movs	r2, #67	@ 0x43
 80085e2:	5c9b      	ldrb	r3, [r3, r2]
 80085e4:	b2db      	uxtb	r3, r3
 80085e6:	3b01      	subs	r3, #1
 80085e8:	1e5a      	subs	r2, r3, #1
 80085ea:	4193      	sbcs	r3, r2
 80085ec:	b2db      	uxtb	r3, r3
 80085ee:	2b00      	cmp	r3, #0
 80085f0:	d001      	beq.n	80085f6 <HAL_TIM_PWM_Start+0x9a>
  {
    return HAL_ERROR;
 80085f2:	2301      	movs	r3, #1
 80085f4:	e090      	b.n	8008718 <HAL_TIM_PWM_Start+0x1bc>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80085f6:	683b      	ldr	r3, [r7, #0]
 80085f8:	2b00      	cmp	r3, #0
 80085fa:	d104      	bne.n	8008606 <HAL_TIM_PWM_Start+0xaa>
 80085fc:	687b      	ldr	r3, [r7, #4]
 80085fe:	223e      	movs	r2, #62	@ 0x3e
 8008600:	2102      	movs	r1, #2
 8008602:	5499      	strb	r1, [r3, r2]
 8008604:	e023      	b.n	800864e <HAL_TIM_PWM_Start+0xf2>
 8008606:	683b      	ldr	r3, [r7, #0]
 8008608:	2b04      	cmp	r3, #4
 800860a:	d104      	bne.n	8008616 <HAL_TIM_PWM_Start+0xba>
 800860c:	687b      	ldr	r3, [r7, #4]
 800860e:	223f      	movs	r2, #63	@ 0x3f
 8008610:	2102      	movs	r1, #2
 8008612:	5499      	strb	r1, [r3, r2]
 8008614:	e01b      	b.n	800864e <HAL_TIM_PWM_Start+0xf2>
 8008616:	683b      	ldr	r3, [r7, #0]
 8008618:	2b08      	cmp	r3, #8
 800861a:	d104      	bne.n	8008626 <HAL_TIM_PWM_Start+0xca>
 800861c:	687b      	ldr	r3, [r7, #4]
 800861e:	2240      	movs	r2, #64	@ 0x40
 8008620:	2102      	movs	r1, #2
 8008622:	5499      	strb	r1, [r3, r2]
 8008624:	e013      	b.n	800864e <HAL_TIM_PWM_Start+0xf2>
 8008626:	683b      	ldr	r3, [r7, #0]
 8008628:	2b0c      	cmp	r3, #12
 800862a:	d104      	bne.n	8008636 <HAL_TIM_PWM_Start+0xda>
 800862c:	687b      	ldr	r3, [r7, #4]
 800862e:	2241      	movs	r2, #65	@ 0x41
 8008630:	2102      	movs	r1, #2
 8008632:	5499      	strb	r1, [r3, r2]
 8008634:	e00b      	b.n	800864e <HAL_TIM_PWM_Start+0xf2>
 8008636:	683b      	ldr	r3, [r7, #0]
 8008638:	2b10      	cmp	r3, #16
 800863a:	d104      	bne.n	8008646 <HAL_TIM_PWM_Start+0xea>
 800863c:	687b      	ldr	r3, [r7, #4]
 800863e:	2242      	movs	r2, #66	@ 0x42
 8008640:	2102      	movs	r1, #2
 8008642:	5499      	strb	r1, [r3, r2]
 8008644:	e003      	b.n	800864e <HAL_TIM_PWM_Start+0xf2>
 8008646:	687b      	ldr	r3, [r7, #4]
 8008648:	2243      	movs	r2, #67	@ 0x43
 800864a:	2102      	movs	r1, #2
 800864c:	5499      	strb	r1, [r3, r2]

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800864e:	687b      	ldr	r3, [r7, #4]
 8008650:	681b      	ldr	r3, [r3, #0]
 8008652:	6839      	ldr	r1, [r7, #0]
 8008654:	2201      	movs	r2, #1
 8008656:	0018      	movs	r0, r3
 8008658:	f000 fd58 	bl	800910c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800865c:	687b      	ldr	r3, [r7, #4]
 800865e:	681b      	ldr	r3, [r3, #0]
 8008660:	4a2f      	ldr	r2, [pc, #188]	@ (8008720 <HAL_TIM_PWM_Start+0x1c4>)
 8008662:	4293      	cmp	r3, r2
 8008664:	d00e      	beq.n	8008684 <HAL_TIM_PWM_Start+0x128>
 8008666:	687b      	ldr	r3, [r7, #4]
 8008668:	681b      	ldr	r3, [r3, #0]
 800866a:	4a2e      	ldr	r2, [pc, #184]	@ (8008724 <HAL_TIM_PWM_Start+0x1c8>)
 800866c:	4293      	cmp	r3, r2
 800866e:	d009      	beq.n	8008684 <HAL_TIM_PWM_Start+0x128>
 8008670:	687b      	ldr	r3, [r7, #4]
 8008672:	681b      	ldr	r3, [r3, #0]
 8008674:	4a2c      	ldr	r2, [pc, #176]	@ (8008728 <HAL_TIM_PWM_Start+0x1cc>)
 8008676:	4293      	cmp	r3, r2
 8008678:	d004      	beq.n	8008684 <HAL_TIM_PWM_Start+0x128>
 800867a:	687b      	ldr	r3, [r7, #4]
 800867c:	681b      	ldr	r3, [r3, #0]
 800867e:	4a2b      	ldr	r2, [pc, #172]	@ (800872c <HAL_TIM_PWM_Start+0x1d0>)
 8008680:	4293      	cmp	r3, r2
 8008682:	d101      	bne.n	8008688 <HAL_TIM_PWM_Start+0x12c>
 8008684:	2301      	movs	r3, #1
 8008686:	e000      	b.n	800868a <HAL_TIM_PWM_Start+0x12e>
 8008688:	2300      	movs	r3, #0
 800868a:	2b00      	cmp	r3, #0
 800868c:	d008      	beq.n	80086a0 <HAL_TIM_PWM_Start+0x144>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800868e:	687b      	ldr	r3, [r7, #4]
 8008690:	681b      	ldr	r3, [r3, #0]
 8008692:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8008694:	687b      	ldr	r3, [r7, #4]
 8008696:	681b      	ldr	r3, [r3, #0]
 8008698:	2180      	movs	r1, #128	@ 0x80
 800869a:	0209      	lsls	r1, r1, #8
 800869c:	430a      	orrs	r2, r1
 800869e:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80086a0:	687b      	ldr	r3, [r7, #4]
 80086a2:	681b      	ldr	r3, [r3, #0]
 80086a4:	4a1e      	ldr	r2, [pc, #120]	@ (8008720 <HAL_TIM_PWM_Start+0x1c4>)
 80086a6:	4293      	cmp	r3, r2
 80086a8:	d014      	beq.n	80086d4 <HAL_TIM_PWM_Start+0x178>
 80086aa:	687b      	ldr	r3, [r7, #4]
 80086ac:	681a      	ldr	r2, [r3, #0]
 80086ae:	2380      	movs	r3, #128	@ 0x80
 80086b0:	05db      	lsls	r3, r3, #23
 80086b2:	429a      	cmp	r2, r3
 80086b4:	d00e      	beq.n	80086d4 <HAL_TIM_PWM_Start+0x178>
 80086b6:	687b      	ldr	r3, [r7, #4]
 80086b8:	681b      	ldr	r3, [r3, #0]
 80086ba:	4a1d      	ldr	r2, [pc, #116]	@ (8008730 <HAL_TIM_PWM_Start+0x1d4>)
 80086bc:	4293      	cmp	r3, r2
 80086be:	d009      	beq.n	80086d4 <HAL_TIM_PWM_Start+0x178>
 80086c0:	687b      	ldr	r3, [r7, #4]
 80086c2:	681b      	ldr	r3, [r3, #0]
 80086c4:	4a1b      	ldr	r2, [pc, #108]	@ (8008734 <HAL_TIM_PWM_Start+0x1d8>)
 80086c6:	4293      	cmp	r3, r2
 80086c8:	d004      	beq.n	80086d4 <HAL_TIM_PWM_Start+0x178>
 80086ca:	687b      	ldr	r3, [r7, #4]
 80086cc:	681b      	ldr	r3, [r3, #0]
 80086ce:	4a15      	ldr	r2, [pc, #84]	@ (8008724 <HAL_TIM_PWM_Start+0x1c8>)
 80086d0:	4293      	cmp	r3, r2
 80086d2:	d116      	bne.n	8008702 <HAL_TIM_PWM_Start+0x1a6>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80086d4:	687b      	ldr	r3, [r7, #4]
 80086d6:	681b      	ldr	r3, [r3, #0]
 80086d8:	689b      	ldr	r3, [r3, #8]
 80086da:	4a17      	ldr	r2, [pc, #92]	@ (8008738 <HAL_TIM_PWM_Start+0x1dc>)
 80086dc:	4013      	ands	r3, r2
 80086de:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80086e0:	68fb      	ldr	r3, [r7, #12]
 80086e2:	2b06      	cmp	r3, #6
 80086e4:	d016      	beq.n	8008714 <HAL_TIM_PWM_Start+0x1b8>
 80086e6:	68fa      	ldr	r2, [r7, #12]
 80086e8:	2380      	movs	r3, #128	@ 0x80
 80086ea:	025b      	lsls	r3, r3, #9
 80086ec:	429a      	cmp	r2, r3
 80086ee:	d011      	beq.n	8008714 <HAL_TIM_PWM_Start+0x1b8>
    {
      __HAL_TIM_ENABLE(htim);
 80086f0:	687b      	ldr	r3, [r7, #4]
 80086f2:	681b      	ldr	r3, [r3, #0]
 80086f4:	681a      	ldr	r2, [r3, #0]
 80086f6:	687b      	ldr	r3, [r7, #4]
 80086f8:	681b      	ldr	r3, [r3, #0]
 80086fa:	2101      	movs	r1, #1
 80086fc:	430a      	orrs	r2, r1
 80086fe:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008700:	e008      	b.n	8008714 <HAL_TIM_PWM_Start+0x1b8>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8008702:	687b      	ldr	r3, [r7, #4]
 8008704:	681b      	ldr	r3, [r3, #0]
 8008706:	681a      	ldr	r2, [r3, #0]
 8008708:	687b      	ldr	r3, [r7, #4]
 800870a:	681b      	ldr	r3, [r3, #0]
 800870c:	2101      	movs	r1, #1
 800870e:	430a      	orrs	r2, r1
 8008710:	601a      	str	r2, [r3, #0]
 8008712:	e000      	b.n	8008716 <HAL_TIM_PWM_Start+0x1ba>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008714:	46c0      	nop			@ (mov r8, r8)
  }

  /* Return function status */
  return HAL_OK;
 8008716:	2300      	movs	r3, #0
}
 8008718:	0018      	movs	r0, r3
 800871a:	46bd      	mov	sp, r7
 800871c:	b004      	add	sp, #16
 800871e:	bd80      	pop	{r7, pc}
 8008720:	40012c00 	.word	0x40012c00
 8008724:	40014000 	.word	0x40014000
 8008728:	40014400 	.word	0x40014400
 800872c:	40014800 	.word	0x40014800
 8008730:	40000400 	.word	0x40000400
 8008734:	40000800 	.word	0x40000800
 8008738:	00010007 	.word	0x00010007

0800873c <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800873c:	b580      	push	{r7, lr}
 800873e:	b082      	sub	sp, #8
 8008740:	af00      	add	r7, sp, #0
 8008742:	6078      	str	r0, [r7, #4]
 8008744:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8008746:	687b      	ldr	r3, [r7, #4]
 8008748:	681b      	ldr	r3, [r3, #0]
 800874a:	6839      	ldr	r1, [r7, #0]
 800874c:	2200      	movs	r2, #0
 800874e:	0018      	movs	r0, r3
 8008750:	f000 fcdc 	bl	800910c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8008754:	687b      	ldr	r3, [r7, #4]
 8008756:	681b      	ldr	r3, [r3, #0]
 8008758:	4a37      	ldr	r2, [pc, #220]	@ (8008838 <HAL_TIM_PWM_Stop+0xfc>)
 800875a:	4293      	cmp	r3, r2
 800875c:	d00e      	beq.n	800877c <HAL_TIM_PWM_Stop+0x40>
 800875e:	687b      	ldr	r3, [r7, #4]
 8008760:	681b      	ldr	r3, [r3, #0]
 8008762:	4a36      	ldr	r2, [pc, #216]	@ (800883c <HAL_TIM_PWM_Stop+0x100>)
 8008764:	4293      	cmp	r3, r2
 8008766:	d009      	beq.n	800877c <HAL_TIM_PWM_Stop+0x40>
 8008768:	687b      	ldr	r3, [r7, #4]
 800876a:	681b      	ldr	r3, [r3, #0]
 800876c:	4a34      	ldr	r2, [pc, #208]	@ (8008840 <HAL_TIM_PWM_Stop+0x104>)
 800876e:	4293      	cmp	r3, r2
 8008770:	d004      	beq.n	800877c <HAL_TIM_PWM_Stop+0x40>
 8008772:	687b      	ldr	r3, [r7, #4]
 8008774:	681b      	ldr	r3, [r3, #0]
 8008776:	4a33      	ldr	r2, [pc, #204]	@ (8008844 <HAL_TIM_PWM_Stop+0x108>)
 8008778:	4293      	cmp	r3, r2
 800877a:	d101      	bne.n	8008780 <HAL_TIM_PWM_Stop+0x44>
 800877c:	2301      	movs	r3, #1
 800877e:	e000      	b.n	8008782 <HAL_TIM_PWM_Stop+0x46>
 8008780:	2300      	movs	r3, #0
 8008782:	2b00      	cmp	r3, #0
 8008784:	d013      	beq.n	80087ae <HAL_TIM_PWM_Stop+0x72>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 8008786:	687b      	ldr	r3, [r7, #4]
 8008788:	681b      	ldr	r3, [r3, #0]
 800878a:	6a1b      	ldr	r3, [r3, #32]
 800878c:	4a2e      	ldr	r2, [pc, #184]	@ (8008848 <HAL_TIM_PWM_Stop+0x10c>)
 800878e:	4013      	ands	r3, r2
 8008790:	d10d      	bne.n	80087ae <HAL_TIM_PWM_Stop+0x72>
 8008792:	687b      	ldr	r3, [r7, #4]
 8008794:	681b      	ldr	r3, [r3, #0]
 8008796:	6a1b      	ldr	r3, [r3, #32]
 8008798:	4a2c      	ldr	r2, [pc, #176]	@ (800884c <HAL_TIM_PWM_Stop+0x110>)
 800879a:	4013      	ands	r3, r2
 800879c:	d107      	bne.n	80087ae <HAL_TIM_PWM_Stop+0x72>
 800879e:	687b      	ldr	r3, [r7, #4]
 80087a0:	681b      	ldr	r3, [r3, #0]
 80087a2:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80087a4:	687b      	ldr	r3, [r7, #4]
 80087a6:	681b      	ldr	r3, [r3, #0]
 80087a8:	4929      	ldr	r1, [pc, #164]	@ (8008850 <HAL_TIM_PWM_Stop+0x114>)
 80087aa:	400a      	ands	r2, r1
 80087ac:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 80087ae:	687b      	ldr	r3, [r7, #4]
 80087b0:	681b      	ldr	r3, [r3, #0]
 80087b2:	6a1b      	ldr	r3, [r3, #32]
 80087b4:	4a24      	ldr	r2, [pc, #144]	@ (8008848 <HAL_TIM_PWM_Stop+0x10c>)
 80087b6:	4013      	ands	r3, r2
 80087b8:	d10d      	bne.n	80087d6 <HAL_TIM_PWM_Stop+0x9a>
 80087ba:	687b      	ldr	r3, [r7, #4]
 80087bc:	681b      	ldr	r3, [r3, #0]
 80087be:	6a1b      	ldr	r3, [r3, #32]
 80087c0:	4a22      	ldr	r2, [pc, #136]	@ (800884c <HAL_TIM_PWM_Stop+0x110>)
 80087c2:	4013      	ands	r3, r2
 80087c4:	d107      	bne.n	80087d6 <HAL_TIM_PWM_Stop+0x9a>
 80087c6:	687b      	ldr	r3, [r7, #4]
 80087c8:	681b      	ldr	r3, [r3, #0]
 80087ca:	681a      	ldr	r2, [r3, #0]
 80087cc:	687b      	ldr	r3, [r7, #4]
 80087ce:	681b      	ldr	r3, [r3, #0]
 80087d0:	2101      	movs	r1, #1
 80087d2:	438a      	bics	r2, r1
 80087d4:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 80087d6:	683b      	ldr	r3, [r7, #0]
 80087d8:	2b00      	cmp	r3, #0
 80087da:	d104      	bne.n	80087e6 <HAL_TIM_PWM_Stop+0xaa>
 80087dc:	687b      	ldr	r3, [r7, #4]
 80087de:	223e      	movs	r2, #62	@ 0x3e
 80087e0:	2101      	movs	r1, #1
 80087e2:	5499      	strb	r1, [r3, r2]
 80087e4:	e023      	b.n	800882e <HAL_TIM_PWM_Stop+0xf2>
 80087e6:	683b      	ldr	r3, [r7, #0]
 80087e8:	2b04      	cmp	r3, #4
 80087ea:	d104      	bne.n	80087f6 <HAL_TIM_PWM_Stop+0xba>
 80087ec:	687b      	ldr	r3, [r7, #4]
 80087ee:	223f      	movs	r2, #63	@ 0x3f
 80087f0:	2101      	movs	r1, #1
 80087f2:	5499      	strb	r1, [r3, r2]
 80087f4:	e01b      	b.n	800882e <HAL_TIM_PWM_Stop+0xf2>
 80087f6:	683b      	ldr	r3, [r7, #0]
 80087f8:	2b08      	cmp	r3, #8
 80087fa:	d104      	bne.n	8008806 <HAL_TIM_PWM_Stop+0xca>
 80087fc:	687b      	ldr	r3, [r7, #4]
 80087fe:	2240      	movs	r2, #64	@ 0x40
 8008800:	2101      	movs	r1, #1
 8008802:	5499      	strb	r1, [r3, r2]
 8008804:	e013      	b.n	800882e <HAL_TIM_PWM_Stop+0xf2>
 8008806:	683b      	ldr	r3, [r7, #0]
 8008808:	2b0c      	cmp	r3, #12
 800880a:	d104      	bne.n	8008816 <HAL_TIM_PWM_Stop+0xda>
 800880c:	687b      	ldr	r3, [r7, #4]
 800880e:	2241      	movs	r2, #65	@ 0x41
 8008810:	2101      	movs	r1, #1
 8008812:	5499      	strb	r1, [r3, r2]
 8008814:	e00b      	b.n	800882e <HAL_TIM_PWM_Stop+0xf2>
 8008816:	683b      	ldr	r3, [r7, #0]
 8008818:	2b10      	cmp	r3, #16
 800881a:	d104      	bne.n	8008826 <HAL_TIM_PWM_Stop+0xea>
 800881c:	687b      	ldr	r3, [r7, #4]
 800881e:	2242      	movs	r2, #66	@ 0x42
 8008820:	2101      	movs	r1, #1
 8008822:	5499      	strb	r1, [r3, r2]
 8008824:	e003      	b.n	800882e <HAL_TIM_PWM_Stop+0xf2>
 8008826:	687b      	ldr	r3, [r7, #4]
 8008828:	2243      	movs	r2, #67	@ 0x43
 800882a:	2101      	movs	r1, #1
 800882c:	5499      	strb	r1, [r3, r2]

  /* Return function status */
  return HAL_OK;
 800882e:	2300      	movs	r3, #0
}
 8008830:	0018      	movs	r0, r3
 8008832:	46bd      	mov	sp, r7
 8008834:	b002      	add	sp, #8
 8008836:	bd80      	pop	{r7, pc}
 8008838:	40012c00 	.word	0x40012c00
 800883c:	40014000 	.word	0x40014000
 8008840:	40014400 	.word	0x40014400
 8008844:	40014800 	.word	0x40014800
 8008848:	00001111 	.word	0x00001111
 800884c:	00000444 	.word	0x00000444
 8008850:	ffff7fff 	.word	0xffff7fff

08008854 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8008854:	b580      	push	{r7, lr}
 8008856:	b086      	sub	sp, #24
 8008858:	af00      	add	r7, sp, #0
 800885a:	60f8      	str	r0, [r7, #12]
 800885c:	60b9      	str	r1, [r7, #8]
 800885e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8008860:	2317      	movs	r3, #23
 8008862:	18fb      	adds	r3, r7, r3
 8008864:	2200      	movs	r2, #0
 8008866:	701a      	strb	r2, [r3, #0]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8008868:	68fb      	ldr	r3, [r7, #12]
 800886a:	223c      	movs	r2, #60	@ 0x3c
 800886c:	5c9b      	ldrb	r3, [r3, r2]
 800886e:	2b01      	cmp	r3, #1
 8008870:	d101      	bne.n	8008876 <HAL_TIM_PWM_ConfigChannel+0x22>
 8008872:	2302      	movs	r3, #2
 8008874:	e0e5      	b.n	8008a42 <HAL_TIM_PWM_ConfigChannel+0x1ee>
 8008876:	68fb      	ldr	r3, [r7, #12]
 8008878:	223c      	movs	r2, #60	@ 0x3c
 800887a:	2101      	movs	r1, #1
 800887c:	5499      	strb	r1, [r3, r2]

  switch (Channel)
 800887e:	687b      	ldr	r3, [r7, #4]
 8008880:	2b14      	cmp	r3, #20
 8008882:	d900      	bls.n	8008886 <HAL_TIM_PWM_ConfigChannel+0x32>
 8008884:	e0d1      	b.n	8008a2a <HAL_TIM_PWM_ConfigChannel+0x1d6>
 8008886:	687b      	ldr	r3, [r7, #4]
 8008888:	009a      	lsls	r2, r3, #2
 800888a:	4b70      	ldr	r3, [pc, #448]	@ (8008a4c <HAL_TIM_PWM_ConfigChannel+0x1f8>)
 800888c:	18d3      	adds	r3, r2, r3
 800888e:	681b      	ldr	r3, [r3, #0]
 8008890:	469f      	mov	pc, r3
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8008892:	68fb      	ldr	r3, [r7, #12]
 8008894:	681b      	ldr	r3, [r3, #0]
 8008896:	68ba      	ldr	r2, [r7, #8]
 8008898:	0011      	movs	r1, r2
 800889a:	0018      	movs	r0, r3
 800889c:	f000 f972 	bl	8008b84 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80088a0:	68fb      	ldr	r3, [r7, #12]
 80088a2:	681b      	ldr	r3, [r3, #0]
 80088a4:	699a      	ldr	r2, [r3, #24]
 80088a6:	68fb      	ldr	r3, [r7, #12]
 80088a8:	681b      	ldr	r3, [r3, #0]
 80088aa:	2108      	movs	r1, #8
 80088ac:	430a      	orrs	r2, r1
 80088ae:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80088b0:	68fb      	ldr	r3, [r7, #12]
 80088b2:	681b      	ldr	r3, [r3, #0]
 80088b4:	699a      	ldr	r2, [r3, #24]
 80088b6:	68fb      	ldr	r3, [r7, #12]
 80088b8:	681b      	ldr	r3, [r3, #0]
 80088ba:	2104      	movs	r1, #4
 80088bc:	438a      	bics	r2, r1
 80088be:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80088c0:	68fb      	ldr	r3, [r7, #12]
 80088c2:	681b      	ldr	r3, [r3, #0]
 80088c4:	6999      	ldr	r1, [r3, #24]
 80088c6:	68bb      	ldr	r3, [r7, #8]
 80088c8:	691a      	ldr	r2, [r3, #16]
 80088ca:	68fb      	ldr	r3, [r7, #12]
 80088cc:	681b      	ldr	r3, [r3, #0]
 80088ce:	430a      	orrs	r2, r1
 80088d0:	619a      	str	r2, [r3, #24]
      break;
 80088d2:	e0af      	b.n	8008a34 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80088d4:	68fb      	ldr	r3, [r7, #12]
 80088d6:	681b      	ldr	r3, [r3, #0]
 80088d8:	68ba      	ldr	r2, [r7, #8]
 80088da:	0011      	movs	r1, r2
 80088dc:	0018      	movs	r0, r3
 80088de:	f000 f9db 	bl	8008c98 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80088e2:	68fb      	ldr	r3, [r7, #12]
 80088e4:	681b      	ldr	r3, [r3, #0]
 80088e6:	699a      	ldr	r2, [r3, #24]
 80088e8:	68fb      	ldr	r3, [r7, #12]
 80088ea:	681b      	ldr	r3, [r3, #0]
 80088ec:	2180      	movs	r1, #128	@ 0x80
 80088ee:	0109      	lsls	r1, r1, #4
 80088f0:	430a      	orrs	r2, r1
 80088f2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80088f4:	68fb      	ldr	r3, [r7, #12]
 80088f6:	681b      	ldr	r3, [r3, #0]
 80088f8:	699a      	ldr	r2, [r3, #24]
 80088fa:	68fb      	ldr	r3, [r7, #12]
 80088fc:	681b      	ldr	r3, [r3, #0]
 80088fe:	4954      	ldr	r1, [pc, #336]	@ (8008a50 <HAL_TIM_PWM_ConfigChannel+0x1fc>)
 8008900:	400a      	ands	r2, r1
 8008902:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8008904:	68fb      	ldr	r3, [r7, #12]
 8008906:	681b      	ldr	r3, [r3, #0]
 8008908:	6999      	ldr	r1, [r3, #24]
 800890a:	68bb      	ldr	r3, [r7, #8]
 800890c:	691b      	ldr	r3, [r3, #16]
 800890e:	021a      	lsls	r2, r3, #8
 8008910:	68fb      	ldr	r3, [r7, #12]
 8008912:	681b      	ldr	r3, [r3, #0]
 8008914:	430a      	orrs	r2, r1
 8008916:	619a      	str	r2, [r3, #24]
      break;
 8008918:	e08c      	b.n	8008a34 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800891a:	68fb      	ldr	r3, [r7, #12]
 800891c:	681b      	ldr	r3, [r3, #0]
 800891e:	68ba      	ldr	r2, [r7, #8]
 8008920:	0011      	movs	r1, r2
 8008922:	0018      	movs	r0, r3
 8008924:	f000 fa3c 	bl	8008da0 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8008928:	68fb      	ldr	r3, [r7, #12]
 800892a:	681b      	ldr	r3, [r3, #0]
 800892c:	69da      	ldr	r2, [r3, #28]
 800892e:	68fb      	ldr	r3, [r7, #12]
 8008930:	681b      	ldr	r3, [r3, #0]
 8008932:	2108      	movs	r1, #8
 8008934:	430a      	orrs	r2, r1
 8008936:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8008938:	68fb      	ldr	r3, [r7, #12]
 800893a:	681b      	ldr	r3, [r3, #0]
 800893c:	69da      	ldr	r2, [r3, #28]
 800893e:	68fb      	ldr	r3, [r7, #12]
 8008940:	681b      	ldr	r3, [r3, #0]
 8008942:	2104      	movs	r1, #4
 8008944:	438a      	bics	r2, r1
 8008946:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8008948:	68fb      	ldr	r3, [r7, #12]
 800894a:	681b      	ldr	r3, [r3, #0]
 800894c:	69d9      	ldr	r1, [r3, #28]
 800894e:	68bb      	ldr	r3, [r7, #8]
 8008950:	691a      	ldr	r2, [r3, #16]
 8008952:	68fb      	ldr	r3, [r7, #12]
 8008954:	681b      	ldr	r3, [r3, #0]
 8008956:	430a      	orrs	r2, r1
 8008958:	61da      	str	r2, [r3, #28]
      break;
 800895a:	e06b      	b.n	8008a34 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800895c:	68fb      	ldr	r3, [r7, #12]
 800895e:	681b      	ldr	r3, [r3, #0]
 8008960:	68ba      	ldr	r2, [r7, #8]
 8008962:	0011      	movs	r1, r2
 8008964:	0018      	movs	r0, r3
 8008966:	f000 faa3 	bl	8008eb0 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800896a:	68fb      	ldr	r3, [r7, #12]
 800896c:	681b      	ldr	r3, [r3, #0]
 800896e:	69da      	ldr	r2, [r3, #28]
 8008970:	68fb      	ldr	r3, [r7, #12]
 8008972:	681b      	ldr	r3, [r3, #0]
 8008974:	2180      	movs	r1, #128	@ 0x80
 8008976:	0109      	lsls	r1, r1, #4
 8008978:	430a      	orrs	r2, r1
 800897a:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800897c:	68fb      	ldr	r3, [r7, #12]
 800897e:	681b      	ldr	r3, [r3, #0]
 8008980:	69da      	ldr	r2, [r3, #28]
 8008982:	68fb      	ldr	r3, [r7, #12]
 8008984:	681b      	ldr	r3, [r3, #0]
 8008986:	4932      	ldr	r1, [pc, #200]	@ (8008a50 <HAL_TIM_PWM_ConfigChannel+0x1fc>)
 8008988:	400a      	ands	r2, r1
 800898a:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800898c:	68fb      	ldr	r3, [r7, #12]
 800898e:	681b      	ldr	r3, [r3, #0]
 8008990:	69d9      	ldr	r1, [r3, #28]
 8008992:	68bb      	ldr	r3, [r7, #8]
 8008994:	691b      	ldr	r3, [r3, #16]
 8008996:	021a      	lsls	r2, r3, #8
 8008998:	68fb      	ldr	r3, [r7, #12]
 800899a:	681b      	ldr	r3, [r3, #0]
 800899c:	430a      	orrs	r2, r1
 800899e:	61da      	str	r2, [r3, #28]
      break;
 80089a0:	e048      	b.n	8008a34 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 80089a2:	68fb      	ldr	r3, [r7, #12]
 80089a4:	681b      	ldr	r3, [r3, #0]
 80089a6:	68ba      	ldr	r2, [r7, #8]
 80089a8:	0011      	movs	r1, r2
 80089aa:	0018      	movs	r0, r3
 80089ac:	f000 faea 	bl	8008f84 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 80089b0:	68fb      	ldr	r3, [r7, #12]
 80089b2:	681b      	ldr	r3, [r3, #0]
 80089b4:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80089b6:	68fb      	ldr	r3, [r7, #12]
 80089b8:	681b      	ldr	r3, [r3, #0]
 80089ba:	2108      	movs	r1, #8
 80089bc:	430a      	orrs	r2, r1
 80089be:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 80089c0:	68fb      	ldr	r3, [r7, #12]
 80089c2:	681b      	ldr	r3, [r3, #0]
 80089c4:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80089c6:	68fb      	ldr	r3, [r7, #12]
 80089c8:	681b      	ldr	r3, [r3, #0]
 80089ca:	2104      	movs	r1, #4
 80089cc:	438a      	bics	r2, r1
 80089ce:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 80089d0:	68fb      	ldr	r3, [r7, #12]
 80089d2:	681b      	ldr	r3, [r3, #0]
 80089d4:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 80089d6:	68bb      	ldr	r3, [r7, #8]
 80089d8:	691a      	ldr	r2, [r3, #16]
 80089da:	68fb      	ldr	r3, [r7, #12]
 80089dc:	681b      	ldr	r3, [r3, #0]
 80089de:	430a      	orrs	r2, r1
 80089e0:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 80089e2:	e027      	b.n	8008a34 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 80089e4:	68fb      	ldr	r3, [r7, #12]
 80089e6:	681b      	ldr	r3, [r3, #0]
 80089e8:	68ba      	ldr	r2, [r7, #8]
 80089ea:	0011      	movs	r1, r2
 80089ec:	0018      	movs	r0, r3
 80089ee:	f000 fb29 	bl	8009044 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 80089f2:	68fb      	ldr	r3, [r7, #12]
 80089f4:	681b      	ldr	r3, [r3, #0]
 80089f6:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80089f8:	68fb      	ldr	r3, [r7, #12]
 80089fa:	681b      	ldr	r3, [r3, #0]
 80089fc:	2180      	movs	r1, #128	@ 0x80
 80089fe:	0109      	lsls	r1, r1, #4
 8008a00:	430a      	orrs	r2, r1
 8008a02:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8008a04:	68fb      	ldr	r3, [r7, #12]
 8008a06:	681b      	ldr	r3, [r3, #0]
 8008a08:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8008a0a:	68fb      	ldr	r3, [r7, #12]
 8008a0c:	681b      	ldr	r3, [r3, #0]
 8008a0e:	4910      	ldr	r1, [pc, #64]	@ (8008a50 <HAL_TIM_PWM_ConfigChannel+0x1fc>)
 8008a10:	400a      	ands	r2, r1
 8008a12:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8008a14:	68fb      	ldr	r3, [r7, #12]
 8008a16:	681b      	ldr	r3, [r3, #0]
 8008a18:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8008a1a:	68bb      	ldr	r3, [r7, #8]
 8008a1c:	691b      	ldr	r3, [r3, #16]
 8008a1e:	021a      	lsls	r2, r3, #8
 8008a20:	68fb      	ldr	r3, [r7, #12]
 8008a22:	681b      	ldr	r3, [r3, #0]
 8008a24:	430a      	orrs	r2, r1
 8008a26:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8008a28:	e004      	b.n	8008a34 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    }

    default:
      status = HAL_ERROR;
 8008a2a:	2317      	movs	r3, #23
 8008a2c:	18fb      	adds	r3, r7, r3
 8008a2e:	2201      	movs	r2, #1
 8008a30:	701a      	strb	r2, [r3, #0]
      break;
 8008a32:	46c0      	nop			@ (mov r8, r8)
  }

  __HAL_UNLOCK(htim);
 8008a34:	68fb      	ldr	r3, [r7, #12]
 8008a36:	223c      	movs	r2, #60	@ 0x3c
 8008a38:	2100      	movs	r1, #0
 8008a3a:	5499      	strb	r1, [r3, r2]

  return status;
 8008a3c:	2317      	movs	r3, #23
 8008a3e:	18fb      	adds	r3, r7, r3
 8008a40:	781b      	ldrb	r3, [r3, #0]
}
 8008a42:	0018      	movs	r0, r3
 8008a44:	46bd      	mov	sp, r7
 8008a46:	b006      	add	sp, #24
 8008a48:	bd80      	pop	{r7, pc}
 8008a4a:	46c0      	nop			@ (mov r8, r8)
 8008a4c:	0800b800 	.word	0x0800b800
 8008a50:	fffffbff 	.word	0xfffffbff

08008a54 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8008a54:	b580      	push	{r7, lr}
 8008a56:	b084      	sub	sp, #16
 8008a58:	af00      	add	r7, sp, #0
 8008a5a:	6078      	str	r0, [r7, #4]
 8008a5c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8008a5e:	687b      	ldr	r3, [r7, #4]
 8008a60:	681b      	ldr	r3, [r3, #0]
 8008a62:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8008a64:	687b      	ldr	r3, [r7, #4]
 8008a66:	4a3f      	ldr	r2, [pc, #252]	@ (8008b64 <TIM_Base_SetConfig+0x110>)
 8008a68:	4293      	cmp	r3, r2
 8008a6a:	d00c      	beq.n	8008a86 <TIM_Base_SetConfig+0x32>
 8008a6c:	687a      	ldr	r2, [r7, #4]
 8008a6e:	2380      	movs	r3, #128	@ 0x80
 8008a70:	05db      	lsls	r3, r3, #23
 8008a72:	429a      	cmp	r2, r3
 8008a74:	d007      	beq.n	8008a86 <TIM_Base_SetConfig+0x32>
 8008a76:	687b      	ldr	r3, [r7, #4]
 8008a78:	4a3b      	ldr	r2, [pc, #236]	@ (8008b68 <TIM_Base_SetConfig+0x114>)
 8008a7a:	4293      	cmp	r3, r2
 8008a7c:	d003      	beq.n	8008a86 <TIM_Base_SetConfig+0x32>
 8008a7e:	687b      	ldr	r3, [r7, #4]
 8008a80:	4a3a      	ldr	r2, [pc, #232]	@ (8008b6c <TIM_Base_SetConfig+0x118>)
 8008a82:	4293      	cmp	r3, r2
 8008a84:	d108      	bne.n	8008a98 <TIM_Base_SetConfig+0x44>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8008a86:	68fb      	ldr	r3, [r7, #12]
 8008a88:	2270      	movs	r2, #112	@ 0x70
 8008a8a:	4393      	bics	r3, r2
 8008a8c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8008a8e:	683b      	ldr	r3, [r7, #0]
 8008a90:	685b      	ldr	r3, [r3, #4]
 8008a92:	68fa      	ldr	r2, [r7, #12]
 8008a94:	4313      	orrs	r3, r2
 8008a96:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8008a98:	687b      	ldr	r3, [r7, #4]
 8008a9a:	4a32      	ldr	r2, [pc, #200]	@ (8008b64 <TIM_Base_SetConfig+0x110>)
 8008a9c:	4293      	cmp	r3, r2
 8008a9e:	d01c      	beq.n	8008ada <TIM_Base_SetConfig+0x86>
 8008aa0:	687a      	ldr	r2, [r7, #4]
 8008aa2:	2380      	movs	r3, #128	@ 0x80
 8008aa4:	05db      	lsls	r3, r3, #23
 8008aa6:	429a      	cmp	r2, r3
 8008aa8:	d017      	beq.n	8008ada <TIM_Base_SetConfig+0x86>
 8008aaa:	687b      	ldr	r3, [r7, #4]
 8008aac:	4a2e      	ldr	r2, [pc, #184]	@ (8008b68 <TIM_Base_SetConfig+0x114>)
 8008aae:	4293      	cmp	r3, r2
 8008ab0:	d013      	beq.n	8008ada <TIM_Base_SetConfig+0x86>
 8008ab2:	687b      	ldr	r3, [r7, #4]
 8008ab4:	4a2d      	ldr	r2, [pc, #180]	@ (8008b6c <TIM_Base_SetConfig+0x118>)
 8008ab6:	4293      	cmp	r3, r2
 8008ab8:	d00f      	beq.n	8008ada <TIM_Base_SetConfig+0x86>
 8008aba:	687b      	ldr	r3, [r7, #4]
 8008abc:	4a2c      	ldr	r2, [pc, #176]	@ (8008b70 <TIM_Base_SetConfig+0x11c>)
 8008abe:	4293      	cmp	r3, r2
 8008ac0:	d00b      	beq.n	8008ada <TIM_Base_SetConfig+0x86>
 8008ac2:	687b      	ldr	r3, [r7, #4]
 8008ac4:	4a2b      	ldr	r2, [pc, #172]	@ (8008b74 <TIM_Base_SetConfig+0x120>)
 8008ac6:	4293      	cmp	r3, r2
 8008ac8:	d007      	beq.n	8008ada <TIM_Base_SetConfig+0x86>
 8008aca:	687b      	ldr	r3, [r7, #4]
 8008acc:	4a2a      	ldr	r2, [pc, #168]	@ (8008b78 <TIM_Base_SetConfig+0x124>)
 8008ace:	4293      	cmp	r3, r2
 8008ad0:	d003      	beq.n	8008ada <TIM_Base_SetConfig+0x86>
 8008ad2:	687b      	ldr	r3, [r7, #4]
 8008ad4:	4a29      	ldr	r2, [pc, #164]	@ (8008b7c <TIM_Base_SetConfig+0x128>)
 8008ad6:	4293      	cmp	r3, r2
 8008ad8:	d108      	bne.n	8008aec <TIM_Base_SetConfig+0x98>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8008ada:	68fb      	ldr	r3, [r7, #12]
 8008adc:	4a28      	ldr	r2, [pc, #160]	@ (8008b80 <TIM_Base_SetConfig+0x12c>)
 8008ade:	4013      	ands	r3, r2
 8008ae0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8008ae2:	683b      	ldr	r3, [r7, #0]
 8008ae4:	68db      	ldr	r3, [r3, #12]
 8008ae6:	68fa      	ldr	r2, [r7, #12]
 8008ae8:	4313      	orrs	r3, r2
 8008aea:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8008aec:	68fb      	ldr	r3, [r7, #12]
 8008aee:	2280      	movs	r2, #128	@ 0x80
 8008af0:	4393      	bics	r3, r2
 8008af2:	001a      	movs	r2, r3
 8008af4:	683b      	ldr	r3, [r7, #0]
 8008af6:	695b      	ldr	r3, [r3, #20]
 8008af8:	4313      	orrs	r3, r2
 8008afa:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8008afc:	687b      	ldr	r3, [r7, #4]
 8008afe:	68fa      	ldr	r2, [r7, #12]
 8008b00:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8008b02:	683b      	ldr	r3, [r7, #0]
 8008b04:	689a      	ldr	r2, [r3, #8]
 8008b06:	687b      	ldr	r3, [r7, #4]
 8008b08:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8008b0a:	683b      	ldr	r3, [r7, #0]
 8008b0c:	681a      	ldr	r2, [r3, #0]
 8008b0e:	687b      	ldr	r3, [r7, #4]
 8008b10:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8008b12:	687b      	ldr	r3, [r7, #4]
 8008b14:	4a13      	ldr	r2, [pc, #76]	@ (8008b64 <TIM_Base_SetConfig+0x110>)
 8008b16:	4293      	cmp	r3, r2
 8008b18:	d00b      	beq.n	8008b32 <TIM_Base_SetConfig+0xde>
 8008b1a:	687b      	ldr	r3, [r7, #4]
 8008b1c:	4a15      	ldr	r2, [pc, #84]	@ (8008b74 <TIM_Base_SetConfig+0x120>)
 8008b1e:	4293      	cmp	r3, r2
 8008b20:	d007      	beq.n	8008b32 <TIM_Base_SetConfig+0xde>
 8008b22:	687b      	ldr	r3, [r7, #4]
 8008b24:	4a14      	ldr	r2, [pc, #80]	@ (8008b78 <TIM_Base_SetConfig+0x124>)
 8008b26:	4293      	cmp	r3, r2
 8008b28:	d003      	beq.n	8008b32 <TIM_Base_SetConfig+0xde>
 8008b2a:	687b      	ldr	r3, [r7, #4]
 8008b2c:	4a13      	ldr	r2, [pc, #76]	@ (8008b7c <TIM_Base_SetConfig+0x128>)
 8008b2e:	4293      	cmp	r3, r2
 8008b30:	d103      	bne.n	8008b3a <TIM_Base_SetConfig+0xe6>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8008b32:	683b      	ldr	r3, [r7, #0]
 8008b34:	691a      	ldr	r2, [r3, #16]
 8008b36:	687b      	ldr	r3, [r7, #4]
 8008b38:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8008b3a:	687b      	ldr	r3, [r7, #4]
 8008b3c:	2201      	movs	r2, #1
 8008b3e:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8008b40:	687b      	ldr	r3, [r7, #4]
 8008b42:	691b      	ldr	r3, [r3, #16]
 8008b44:	2201      	movs	r2, #1
 8008b46:	4013      	ands	r3, r2
 8008b48:	2b01      	cmp	r3, #1
 8008b4a:	d106      	bne.n	8008b5a <TIM_Base_SetConfig+0x106>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8008b4c:	687b      	ldr	r3, [r7, #4]
 8008b4e:	691b      	ldr	r3, [r3, #16]
 8008b50:	2201      	movs	r2, #1
 8008b52:	4393      	bics	r3, r2
 8008b54:	001a      	movs	r2, r3
 8008b56:	687b      	ldr	r3, [r7, #4]
 8008b58:	611a      	str	r2, [r3, #16]
  }
}
 8008b5a:	46c0      	nop			@ (mov r8, r8)
 8008b5c:	46bd      	mov	sp, r7
 8008b5e:	b004      	add	sp, #16
 8008b60:	bd80      	pop	{r7, pc}
 8008b62:	46c0      	nop			@ (mov r8, r8)
 8008b64:	40012c00 	.word	0x40012c00
 8008b68:	40000400 	.word	0x40000400
 8008b6c:	40000800 	.word	0x40000800
 8008b70:	40002000 	.word	0x40002000
 8008b74:	40014000 	.word	0x40014000
 8008b78:	40014400 	.word	0x40014400
 8008b7c:	40014800 	.word	0x40014800
 8008b80:	fffffcff 	.word	0xfffffcff

08008b84 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8008b84:	b580      	push	{r7, lr}
 8008b86:	b086      	sub	sp, #24
 8008b88:	af00      	add	r7, sp, #0
 8008b8a:	6078      	str	r0, [r7, #4]
 8008b8c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008b8e:	687b      	ldr	r3, [r7, #4]
 8008b90:	6a1b      	ldr	r3, [r3, #32]
 8008b92:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8008b94:	687b      	ldr	r3, [r7, #4]
 8008b96:	6a1b      	ldr	r3, [r3, #32]
 8008b98:	2201      	movs	r2, #1
 8008b9a:	4393      	bics	r3, r2
 8008b9c:	001a      	movs	r2, r3
 8008b9e:	687b      	ldr	r3, [r7, #4]
 8008ba0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008ba2:	687b      	ldr	r3, [r7, #4]
 8008ba4:	685b      	ldr	r3, [r3, #4]
 8008ba6:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8008ba8:	687b      	ldr	r3, [r7, #4]
 8008baa:	699b      	ldr	r3, [r3, #24]
 8008bac:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8008bae:	68fb      	ldr	r3, [r7, #12]
 8008bb0:	4a32      	ldr	r2, [pc, #200]	@ (8008c7c <TIM_OC1_SetConfig+0xf8>)
 8008bb2:	4013      	ands	r3, r2
 8008bb4:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8008bb6:	68fb      	ldr	r3, [r7, #12]
 8008bb8:	2203      	movs	r2, #3
 8008bba:	4393      	bics	r3, r2
 8008bbc:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8008bbe:	683b      	ldr	r3, [r7, #0]
 8008bc0:	681b      	ldr	r3, [r3, #0]
 8008bc2:	68fa      	ldr	r2, [r7, #12]
 8008bc4:	4313      	orrs	r3, r2
 8008bc6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8008bc8:	697b      	ldr	r3, [r7, #20]
 8008bca:	2202      	movs	r2, #2
 8008bcc:	4393      	bics	r3, r2
 8008bce:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8008bd0:	683b      	ldr	r3, [r7, #0]
 8008bd2:	689b      	ldr	r3, [r3, #8]
 8008bd4:	697a      	ldr	r2, [r7, #20]
 8008bd6:	4313      	orrs	r3, r2
 8008bd8:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8008bda:	687b      	ldr	r3, [r7, #4]
 8008bdc:	4a28      	ldr	r2, [pc, #160]	@ (8008c80 <TIM_OC1_SetConfig+0xfc>)
 8008bde:	4293      	cmp	r3, r2
 8008be0:	d00b      	beq.n	8008bfa <TIM_OC1_SetConfig+0x76>
 8008be2:	687b      	ldr	r3, [r7, #4]
 8008be4:	4a27      	ldr	r2, [pc, #156]	@ (8008c84 <TIM_OC1_SetConfig+0x100>)
 8008be6:	4293      	cmp	r3, r2
 8008be8:	d007      	beq.n	8008bfa <TIM_OC1_SetConfig+0x76>
 8008bea:	687b      	ldr	r3, [r7, #4]
 8008bec:	4a26      	ldr	r2, [pc, #152]	@ (8008c88 <TIM_OC1_SetConfig+0x104>)
 8008bee:	4293      	cmp	r3, r2
 8008bf0:	d003      	beq.n	8008bfa <TIM_OC1_SetConfig+0x76>
 8008bf2:	687b      	ldr	r3, [r7, #4]
 8008bf4:	4a25      	ldr	r2, [pc, #148]	@ (8008c8c <TIM_OC1_SetConfig+0x108>)
 8008bf6:	4293      	cmp	r3, r2
 8008bf8:	d10c      	bne.n	8008c14 <TIM_OC1_SetConfig+0x90>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8008bfa:	697b      	ldr	r3, [r7, #20]
 8008bfc:	2208      	movs	r2, #8
 8008bfe:	4393      	bics	r3, r2
 8008c00:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8008c02:	683b      	ldr	r3, [r7, #0]
 8008c04:	68db      	ldr	r3, [r3, #12]
 8008c06:	697a      	ldr	r2, [r7, #20]
 8008c08:	4313      	orrs	r3, r2
 8008c0a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8008c0c:	697b      	ldr	r3, [r7, #20]
 8008c0e:	2204      	movs	r2, #4
 8008c10:	4393      	bics	r3, r2
 8008c12:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008c14:	687b      	ldr	r3, [r7, #4]
 8008c16:	4a1a      	ldr	r2, [pc, #104]	@ (8008c80 <TIM_OC1_SetConfig+0xfc>)
 8008c18:	4293      	cmp	r3, r2
 8008c1a:	d00b      	beq.n	8008c34 <TIM_OC1_SetConfig+0xb0>
 8008c1c:	687b      	ldr	r3, [r7, #4]
 8008c1e:	4a19      	ldr	r2, [pc, #100]	@ (8008c84 <TIM_OC1_SetConfig+0x100>)
 8008c20:	4293      	cmp	r3, r2
 8008c22:	d007      	beq.n	8008c34 <TIM_OC1_SetConfig+0xb0>
 8008c24:	687b      	ldr	r3, [r7, #4]
 8008c26:	4a18      	ldr	r2, [pc, #96]	@ (8008c88 <TIM_OC1_SetConfig+0x104>)
 8008c28:	4293      	cmp	r3, r2
 8008c2a:	d003      	beq.n	8008c34 <TIM_OC1_SetConfig+0xb0>
 8008c2c:	687b      	ldr	r3, [r7, #4]
 8008c2e:	4a17      	ldr	r2, [pc, #92]	@ (8008c8c <TIM_OC1_SetConfig+0x108>)
 8008c30:	4293      	cmp	r3, r2
 8008c32:	d111      	bne.n	8008c58 <TIM_OC1_SetConfig+0xd4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8008c34:	693b      	ldr	r3, [r7, #16]
 8008c36:	4a16      	ldr	r2, [pc, #88]	@ (8008c90 <TIM_OC1_SetConfig+0x10c>)
 8008c38:	4013      	ands	r3, r2
 8008c3a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8008c3c:	693b      	ldr	r3, [r7, #16]
 8008c3e:	4a15      	ldr	r2, [pc, #84]	@ (8008c94 <TIM_OC1_SetConfig+0x110>)
 8008c40:	4013      	ands	r3, r2
 8008c42:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8008c44:	683b      	ldr	r3, [r7, #0]
 8008c46:	695b      	ldr	r3, [r3, #20]
 8008c48:	693a      	ldr	r2, [r7, #16]
 8008c4a:	4313      	orrs	r3, r2
 8008c4c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8008c4e:	683b      	ldr	r3, [r7, #0]
 8008c50:	699b      	ldr	r3, [r3, #24]
 8008c52:	693a      	ldr	r2, [r7, #16]
 8008c54:	4313      	orrs	r3, r2
 8008c56:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008c58:	687b      	ldr	r3, [r7, #4]
 8008c5a:	693a      	ldr	r2, [r7, #16]
 8008c5c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8008c5e:	687b      	ldr	r3, [r7, #4]
 8008c60:	68fa      	ldr	r2, [r7, #12]
 8008c62:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8008c64:	683b      	ldr	r3, [r7, #0]
 8008c66:	685a      	ldr	r2, [r3, #4]
 8008c68:	687b      	ldr	r3, [r7, #4]
 8008c6a:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008c6c:	687b      	ldr	r3, [r7, #4]
 8008c6e:	697a      	ldr	r2, [r7, #20]
 8008c70:	621a      	str	r2, [r3, #32]
}
 8008c72:	46c0      	nop			@ (mov r8, r8)
 8008c74:	46bd      	mov	sp, r7
 8008c76:	b006      	add	sp, #24
 8008c78:	bd80      	pop	{r7, pc}
 8008c7a:	46c0      	nop			@ (mov r8, r8)
 8008c7c:	fffeff8f 	.word	0xfffeff8f
 8008c80:	40012c00 	.word	0x40012c00
 8008c84:	40014000 	.word	0x40014000
 8008c88:	40014400 	.word	0x40014400
 8008c8c:	40014800 	.word	0x40014800
 8008c90:	fffffeff 	.word	0xfffffeff
 8008c94:	fffffdff 	.word	0xfffffdff

08008c98 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8008c98:	b580      	push	{r7, lr}
 8008c9a:	b086      	sub	sp, #24
 8008c9c:	af00      	add	r7, sp, #0
 8008c9e:	6078      	str	r0, [r7, #4]
 8008ca0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008ca2:	687b      	ldr	r3, [r7, #4]
 8008ca4:	6a1b      	ldr	r3, [r3, #32]
 8008ca6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8008ca8:	687b      	ldr	r3, [r7, #4]
 8008caa:	6a1b      	ldr	r3, [r3, #32]
 8008cac:	2210      	movs	r2, #16
 8008cae:	4393      	bics	r3, r2
 8008cb0:	001a      	movs	r2, r3
 8008cb2:	687b      	ldr	r3, [r7, #4]
 8008cb4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008cb6:	687b      	ldr	r3, [r7, #4]
 8008cb8:	685b      	ldr	r3, [r3, #4]
 8008cba:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8008cbc:	687b      	ldr	r3, [r7, #4]
 8008cbe:	699b      	ldr	r3, [r3, #24]
 8008cc0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8008cc2:	68fb      	ldr	r3, [r7, #12]
 8008cc4:	4a2e      	ldr	r2, [pc, #184]	@ (8008d80 <TIM_OC2_SetConfig+0xe8>)
 8008cc6:	4013      	ands	r3, r2
 8008cc8:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8008cca:	68fb      	ldr	r3, [r7, #12]
 8008ccc:	4a2d      	ldr	r2, [pc, #180]	@ (8008d84 <TIM_OC2_SetConfig+0xec>)
 8008cce:	4013      	ands	r3, r2
 8008cd0:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008cd2:	683b      	ldr	r3, [r7, #0]
 8008cd4:	681b      	ldr	r3, [r3, #0]
 8008cd6:	021b      	lsls	r3, r3, #8
 8008cd8:	68fa      	ldr	r2, [r7, #12]
 8008cda:	4313      	orrs	r3, r2
 8008cdc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8008cde:	697b      	ldr	r3, [r7, #20]
 8008ce0:	2220      	movs	r2, #32
 8008ce2:	4393      	bics	r3, r2
 8008ce4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8008ce6:	683b      	ldr	r3, [r7, #0]
 8008ce8:	689b      	ldr	r3, [r3, #8]
 8008cea:	011b      	lsls	r3, r3, #4
 8008cec:	697a      	ldr	r2, [r7, #20]
 8008cee:	4313      	orrs	r3, r2
 8008cf0:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8008cf2:	687b      	ldr	r3, [r7, #4]
 8008cf4:	4a24      	ldr	r2, [pc, #144]	@ (8008d88 <TIM_OC2_SetConfig+0xf0>)
 8008cf6:	4293      	cmp	r3, r2
 8008cf8:	d10d      	bne.n	8008d16 <TIM_OC2_SetConfig+0x7e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8008cfa:	697b      	ldr	r3, [r7, #20]
 8008cfc:	2280      	movs	r2, #128	@ 0x80
 8008cfe:	4393      	bics	r3, r2
 8008d00:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8008d02:	683b      	ldr	r3, [r7, #0]
 8008d04:	68db      	ldr	r3, [r3, #12]
 8008d06:	011b      	lsls	r3, r3, #4
 8008d08:	697a      	ldr	r2, [r7, #20]
 8008d0a:	4313      	orrs	r3, r2
 8008d0c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8008d0e:	697b      	ldr	r3, [r7, #20]
 8008d10:	2240      	movs	r2, #64	@ 0x40
 8008d12:	4393      	bics	r3, r2
 8008d14:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008d16:	687b      	ldr	r3, [r7, #4]
 8008d18:	4a1b      	ldr	r2, [pc, #108]	@ (8008d88 <TIM_OC2_SetConfig+0xf0>)
 8008d1a:	4293      	cmp	r3, r2
 8008d1c:	d00b      	beq.n	8008d36 <TIM_OC2_SetConfig+0x9e>
 8008d1e:	687b      	ldr	r3, [r7, #4]
 8008d20:	4a1a      	ldr	r2, [pc, #104]	@ (8008d8c <TIM_OC2_SetConfig+0xf4>)
 8008d22:	4293      	cmp	r3, r2
 8008d24:	d007      	beq.n	8008d36 <TIM_OC2_SetConfig+0x9e>
 8008d26:	687b      	ldr	r3, [r7, #4]
 8008d28:	4a19      	ldr	r2, [pc, #100]	@ (8008d90 <TIM_OC2_SetConfig+0xf8>)
 8008d2a:	4293      	cmp	r3, r2
 8008d2c:	d003      	beq.n	8008d36 <TIM_OC2_SetConfig+0x9e>
 8008d2e:	687b      	ldr	r3, [r7, #4]
 8008d30:	4a18      	ldr	r2, [pc, #96]	@ (8008d94 <TIM_OC2_SetConfig+0xfc>)
 8008d32:	4293      	cmp	r3, r2
 8008d34:	d113      	bne.n	8008d5e <TIM_OC2_SetConfig+0xc6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8008d36:	693b      	ldr	r3, [r7, #16]
 8008d38:	4a17      	ldr	r2, [pc, #92]	@ (8008d98 <TIM_OC2_SetConfig+0x100>)
 8008d3a:	4013      	ands	r3, r2
 8008d3c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8008d3e:	693b      	ldr	r3, [r7, #16]
 8008d40:	4a16      	ldr	r2, [pc, #88]	@ (8008d9c <TIM_OC2_SetConfig+0x104>)
 8008d42:	4013      	ands	r3, r2
 8008d44:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8008d46:	683b      	ldr	r3, [r7, #0]
 8008d48:	695b      	ldr	r3, [r3, #20]
 8008d4a:	009b      	lsls	r3, r3, #2
 8008d4c:	693a      	ldr	r2, [r7, #16]
 8008d4e:	4313      	orrs	r3, r2
 8008d50:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8008d52:	683b      	ldr	r3, [r7, #0]
 8008d54:	699b      	ldr	r3, [r3, #24]
 8008d56:	009b      	lsls	r3, r3, #2
 8008d58:	693a      	ldr	r2, [r7, #16]
 8008d5a:	4313      	orrs	r3, r2
 8008d5c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008d5e:	687b      	ldr	r3, [r7, #4]
 8008d60:	693a      	ldr	r2, [r7, #16]
 8008d62:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8008d64:	687b      	ldr	r3, [r7, #4]
 8008d66:	68fa      	ldr	r2, [r7, #12]
 8008d68:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8008d6a:	683b      	ldr	r3, [r7, #0]
 8008d6c:	685a      	ldr	r2, [r3, #4]
 8008d6e:	687b      	ldr	r3, [r7, #4]
 8008d70:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008d72:	687b      	ldr	r3, [r7, #4]
 8008d74:	697a      	ldr	r2, [r7, #20]
 8008d76:	621a      	str	r2, [r3, #32]
}
 8008d78:	46c0      	nop			@ (mov r8, r8)
 8008d7a:	46bd      	mov	sp, r7
 8008d7c:	b006      	add	sp, #24
 8008d7e:	bd80      	pop	{r7, pc}
 8008d80:	feff8fff 	.word	0xfeff8fff
 8008d84:	fffffcff 	.word	0xfffffcff
 8008d88:	40012c00 	.word	0x40012c00
 8008d8c:	40014000 	.word	0x40014000
 8008d90:	40014400 	.word	0x40014400
 8008d94:	40014800 	.word	0x40014800
 8008d98:	fffffbff 	.word	0xfffffbff
 8008d9c:	fffff7ff 	.word	0xfffff7ff

08008da0 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8008da0:	b580      	push	{r7, lr}
 8008da2:	b086      	sub	sp, #24
 8008da4:	af00      	add	r7, sp, #0
 8008da6:	6078      	str	r0, [r7, #4]
 8008da8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008daa:	687b      	ldr	r3, [r7, #4]
 8008dac:	6a1b      	ldr	r3, [r3, #32]
 8008dae:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8008db0:	687b      	ldr	r3, [r7, #4]
 8008db2:	6a1b      	ldr	r3, [r3, #32]
 8008db4:	4a33      	ldr	r2, [pc, #204]	@ (8008e84 <TIM_OC3_SetConfig+0xe4>)
 8008db6:	401a      	ands	r2, r3
 8008db8:	687b      	ldr	r3, [r7, #4]
 8008dba:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008dbc:	687b      	ldr	r3, [r7, #4]
 8008dbe:	685b      	ldr	r3, [r3, #4]
 8008dc0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8008dc2:	687b      	ldr	r3, [r7, #4]
 8008dc4:	69db      	ldr	r3, [r3, #28]
 8008dc6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8008dc8:	68fb      	ldr	r3, [r7, #12]
 8008dca:	4a2f      	ldr	r2, [pc, #188]	@ (8008e88 <TIM_OC3_SetConfig+0xe8>)
 8008dcc:	4013      	ands	r3, r2
 8008dce:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8008dd0:	68fb      	ldr	r3, [r7, #12]
 8008dd2:	2203      	movs	r2, #3
 8008dd4:	4393      	bics	r3, r2
 8008dd6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8008dd8:	683b      	ldr	r3, [r7, #0]
 8008dda:	681b      	ldr	r3, [r3, #0]
 8008ddc:	68fa      	ldr	r2, [r7, #12]
 8008dde:	4313      	orrs	r3, r2
 8008de0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8008de2:	697b      	ldr	r3, [r7, #20]
 8008de4:	4a29      	ldr	r2, [pc, #164]	@ (8008e8c <TIM_OC3_SetConfig+0xec>)
 8008de6:	4013      	ands	r3, r2
 8008de8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8008dea:	683b      	ldr	r3, [r7, #0]
 8008dec:	689b      	ldr	r3, [r3, #8]
 8008dee:	021b      	lsls	r3, r3, #8
 8008df0:	697a      	ldr	r2, [r7, #20]
 8008df2:	4313      	orrs	r3, r2
 8008df4:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8008df6:	687b      	ldr	r3, [r7, #4]
 8008df8:	4a25      	ldr	r2, [pc, #148]	@ (8008e90 <TIM_OC3_SetConfig+0xf0>)
 8008dfa:	4293      	cmp	r3, r2
 8008dfc:	d10d      	bne.n	8008e1a <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8008dfe:	697b      	ldr	r3, [r7, #20]
 8008e00:	4a24      	ldr	r2, [pc, #144]	@ (8008e94 <TIM_OC3_SetConfig+0xf4>)
 8008e02:	4013      	ands	r3, r2
 8008e04:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8008e06:	683b      	ldr	r3, [r7, #0]
 8008e08:	68db      	ldr	r3, [r3, #12]
 8008e0a:	021b      	lsls	r3, r3, #8
 8008e0c:	697a      	ldr	r2, [r7, #20]
 8008e0e:	4313      	orrs	r3, r2
 8008e10:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8008e12:	697b      	ldr	r3, [r7, #20]
 8008e14:	4a20      	ldr	r2, [pc, #128]	@ (8008e98 <TIM_OC3_SetConfig+0xf8>)
 8008e16:	4013      	ands	r3, r2
 8008e18:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008e1a:	687b      	ldr	r3, [r7, #4]
 8008e1c:	4a1c      	ldr	r2, [pc, #112]	@ (8008e90 <TIM_OC3_SetConfig+0xf0>)
 8008e1e:	4293      	cmp	r3, r2
 8008e20:	d00b      	beq.n	8008e3a <TIM_OC3_SetConfig+0x9a>
 8008e22:	687b      	ldr	r3, [r7, #4]
 8008e24:	4a1d      	ldr	r2, [pc, #116]	@ (8008e9c <TIM_OC3_SetConfig+0xfc>)
 8008e26:	4293      	cmp	r3, r2
 8008e28:	d007      	beq.n	8008e3a <TIM_OC3_SetConfig+0x9a>
 8008e2a:	687b      	ldr	r3, [r7, #4]
 8008e2c:	4a1c      	ldr	r2, [pc, #112]	@ (8008ea0 <TIM_OC3_SetConfig+0x100>)
 8008e2e:	4293      	cmp	r3, r2
 8008e30:	d003      	beq.n	8008e3a <TIM_OC3_SetConfig+0x9a>
 8008e32:	687b      	ldr	r3, [r7, #4]
 8008e34:	4a1b      	ldr	r2, [pc, #108]	@ (8008ea4 <TIM_OC3_SetConfig+0x104>)
 8008e36:	4293      	cmp	r3, r2
 8008e38:	d113      	bne.n	8008e62 <TIM_OC3_SetConfig+0xc2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8008e3a:	693b      	ldr	r3, [r7, #16]
 8008e3c:	4a1a      	ldr	r2, [pc, #104]	@ (8008ea8 <TIM_OC3_SetConfig+0x108>)
 8008e3e:	4013      	ands	r3, r2
 8008e40:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8008e42:	693b      	ldr	r3, [r7, #16]
 8008e44:	4a19      	ldr	r2, [pc, #100]	@ (8008eac <TIM_OC3_SetConfig+0x10c>)
 8008e46:	4013      	ands	r3, r2
 8008e48:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8008e4a:	683b      	ldr	r3, [r7, #0]
 8008e4c:	695b      	ldr	r3, [r3, #20]
 8008e4e:	011b      	lsls	r3, r3, #4
 8008e50:	693a      	ldr	r2, [r7, #16]
 8008e52:	4313      	orrs	r3, r2
 8008e54:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8008e56:	683b      	ldr	r3, [r7, #0]
 8008e58:	699b      	ldr	r3, [r3, #24]
 8008e5a:	011b      	lsls	r3, r3, #4
 8008e5c:	693a      	ldr	r2, [r7, #16]
 8008e5e:	4313      	orrs	r3, r2
 8008e60:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008e62:	687b      	ldr	r3, [r7, #4]
 8008e64:	693a      	ldr	r2, [r7, #16]
 8008e66:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8008e68:	687b      	ldr	r3, [r7, #4]
 8008e6a:	68fa      	ldr	r2, [r7, #12]
 8008e6c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8008e6e:	683b      	ldr	r3, [r7, #0]
 8008e70:	685a      	ldr	r2, [r3, #4]
 8008e72:	687b      	ldr	r3, [r7, #4]
 8008e74:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008e76:	687b      	ldr	r3, [r7, #4]
 8008e78:	697a      	ldr	r2, [r7, #20]
 8008e7a:	621a      	str	r2, [r3, #32]
}
 8008e7c:	46c0      	nop			@ (mov r8, r8)
 8008e7e:	46bd      	mov	sp, r7
 8008e80:	b006      	add	sp, #24
 8008e82:	bd80      	pop	{r7, pc}
 8008e84:	fffffeff 	.word	0xfffffeff
 8008e88:	fffeff8f 	.word	0xfffeff8f
 8008e8c:	fffffdff 	.word	0xfffffdff
 8008e90:	40012c00 	.word	0x40012c00
 8008e94:	fffff7ff 	.word	0xfffff7ff
 8008e98:	fffffbff 	.word	0xfffffbff
 8008e9c:	40014000 	.word	0x40014000
 8008ea0:	40014400 	.word	0x40014400
 8008ea4:	40014800 	.word	0x40014800
 8008ea8:	ffffefff 	.word	0xffffefff
 8008eac:	ffffdfff 	.word	0xffffdfff

08008eb0 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8008eb0:	b580      	push	{r7, lr}
 8008eb2:	b086      	sub	sp, #24
 8008eb4:	af00      	add	r7, sp, #0
 8008eb6:	6078      	str	r0, [r7, #4]
 8008eb8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008eba:	687b      	ldr	r3, [r7, #4]
 8008ebc:	6a1b      	ldr	r3, [r3, #32]
 8008ebe:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8008ec0:	687b      	ldr	r3, [r7, #4]
 8008ec2:	6a1b      	ldr	r3, [r3, #32]
 8008ec4:	4a26      	ldr	r2, [pc, #152]	@ (8008f60 <TIM_OC4_SetConfig+0xb0>)
 8008ec6:	401a      	ands	r2, r3
 8008ec8:	687b      	ldr	r3, [r7, #4]
 8008eca:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008ecc:	687b      	ldr	r3, [r7, #4]
 8008ece:	685b      	ldr	r3, [r3, #4]
 8008ed0:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8008ed2:	687b      	ldr	r3, [r7, #4]
 8008ed4:	69db      	ldr	r3, [r3, #28]
 8008ed6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8008ed8:	68fb      	ldr	r3, [r7, #12]
 8008eda:	4a22      	ldr	r2, [pc, #136]	@ (8008f64 <TIM_OC4_SetConfig+0xb4>)
 8008edc:	4013      	ands	r3, r2
 8008ede:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8008ee0:	68fb      	ldr	r3, [r7, #12]
 8008ee2:	4a21      	ldr	r2, [pc, #132]	@ (8008f68 <TIM_OC4_SetConfig+0xb8>)
 8008ee4:	4013      	ands	r3, r2
 8008ee6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008ee8:	683b      	ldr	r3, [r7, #0]
 8008eea:	681b      	ldr	r3, [r3, #0]
 8008eec:	021b      	lsls	r3, r3, #8
 8008eee:	68fa      	ldr	r2, [r7, #12]
 8008ef0:	4313      	orrs	r3, r2
 8008ef2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8008ef4:	693b      	ldr	r3, [r7, #16]
 8008ef6:	4a1d      	ldr	r2, [pc, #116]	@ (8008f6c <TIM_OC4_SetConfig+0xbc>)
 8008ef8:	4013      	ands	r3, r2
 8008efa:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8008efc:	683b      	ldr	r3, [r7, #0]
 8008efe:	689b      	ldr	r3, [r3, #8]
 8008f00:	031b      	lsls	r3, r3, #12
 8008f02:	693a      	ldr	r2, [r7, #16]
 8008f04:	4313      	orrs	r3, r2
 8008f06:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008f08:	687b      	ldr	r3, [r7, #4]
 8008f0a:	4a19      	ldr	r2, [pc, #100]	@ (8008f70 <TIM_OC4_SetConfig+0xc0>)
 8008f0c:	4293      	cmp	r3, r2
 8008f0e:	d00b      	beq.n	8008f28 <TIM_OC4_SetConfig+0x78>
 8008f10:	687b      	ldr	r3, [r7, #4]
 8008f12:	4a18      	ldr	r2, [pc, #96]	@ (8008f74 <TIM_OC4_SetConfig+0xc4>)
 8008f14:	4293      	cmp	r3, r2
 8008f16:	d007      	beq.n	8008f28 <TIM_OC4_SetConfig+0x78>
 8008f18:	687b      	ldr	r3, [r7, #4]
 8008f1a:	4a17      	ldr	r2, [pc, #92]	@ (8008f78 <TIM_OC4_SetConfig+0xc8>)
 8008f1c:	4293      	cmp	r3, r2
 8008f1e:	d003      	beq.n	8008f28 <TIM_OC4_SetConfig+0x78>
 8008f20:	687b      	ldr	r3, [r7, #4]
 8008f22:	4a16      	ldr	r2, [pc, #88]	@ (8008f7c <TIM_OC4_SetConfig+0xcc>)
 8008f24:	4293      	cmp	r3, r2
 8008f26:	d109      	bne.n	8008f3c <TIM_OC4_SetConfig+0x8c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8008f28:	697b      	ldr	r3, [r7, #20]
 8008f2a:	4a15      	ldr	r2, [pc, #84]	@ (8008f80 <TIM_OC4_SetConfig+0xd0>)
 8008f2c:	4013      	ands	r3, r2
 8008f2e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8008f30:	683b      	ldr	r3, [r7, #0]
 8008f32:	695b      	ldr	r3, [r3, #20]
 8008f34:	019b      	lsls	r3, r3, #6
 8008f36:	697a      	ldr	r2, [r7, #20]
 8008f38:	4313      	orrs	r3, r2
 8008f3a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008f3c:	687b      	ldr	r3, [r7, #4]
 8008f3e:	697a      	ldr	r2, [r7, #20]
 8008f40:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8008f42:	687b      	ldr	r3, [r7, #4]
 8008f44:	68fa      	ldr	r2, [r7, #12]
 8008f46:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8008f48:	683b      	ldr	r3, [r7, #0]
 8008f4a:	685a      	ldr	r2, [r3, #4]
 8008f4c:	687b      	ldr	r3, [r7, #4]
 8008f4e:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008f50:	687b      	ldr	r3, [r7, #4]
 8008f52:	693a      	ldr	r2, [r7, #16]
 8008f54:	621a      	str	r2, [r3, #32]
}
 8008f56:	46c0      	nop			@ (mov r8, r8)
 8008f58:	46bd      	mov	sp, r7
 8008f5a:	b006      	add	sp, #24
 8008f5c:	bd80      	pop	{r7, pc}
 8008f5e:	46c0      	nop			@ (mov r8, r8)
 8008f60:	ffffefff 	.word	0xffffefff
 8008f64:	feff8fff 	.word	0xfeff8fff
 8008f68:	fffffcff 	.word	0xfffffcff
 8008f6c:	ffffdfff 	.word	0xffffdfff
 8008f70:	40012c00 	.word	0x40012c00
 8008f74:	40014000 	.word	0x40014000
 8008f78:	40014400 	.word	0x40014400
 8008f7c:	40014800 	.word	0x40014800
 8008f80:	ffffbfff 	.word	0xffffbfff

08008f84 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8008f84:	b580      	push	{r7, lr}
 8008f86:	b086      	sub	sp, #24
 8008f88:	af00      	add	r7, sp, #0
 8008f8a:	6078      	str	r0, [r7, #4]
 8008f8c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008f8e:	687b      	ldr	r3, [r7, #4]
 8008f90:	6a1b      	ldr	r3, [r3, #32]
 8008f92:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8008f94:	687b      	ldr	r3, [r7, #4]
 8008f96:	6a1b      	ldr	r3, [r3, #32]
 8008f98:	4a23      	ldr	r2, [pc, #140]	@ (8009028 <TIM_OC5_SetConfig+0xa4>)
 8008f9a:	401a      	ands	r2, r3
 8008f9c:	687b      	ldr	r3, [r7, #4]
 8008f9e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008fa0:	687b      	ldr	r3, [r7, #4]
 8008fa2:	685b      	ldr	r3, [r3, #4]
 8008fa4:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8008fa6:	687b      	ldr	r3, [r7, #4]
 8008fa8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008faa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8008fac:	68fb      	ldr	r3, [r7, #12]
 8008fae:	4a1f      	ldr	r2, [pc, #124]	@ (800902c <TIM_OC5_SetConfig+0xa8>)
 8008fb0:	4013      	ands	r3, r2
 8008fb2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8008fb4:	683b      	ldr	r3, [r7, #0]
 8008fb6:	681b      	ldr	r3, [r3, #0]
 8008fb8:	68fa      	ldr	r2, [r7, #12]
 8008fba:	4313      	orrs	r3, r2
 8008fbc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8008fbe:	693b      	ldr	r3, [r7, #16]
 8008fc0:	4a1b      	ldr	r2, [pc, #108]	@ (8009030 <TIM_OC5_SetConfig+0xac>)
 8008fc2:	4013      	ands	r3, r2
 8008fc4:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8008fc6:	683b      	ldr	r3, [r7, #0]
 8008fc8:	689b      	ldr	r3, [r3, #8]
 8008fca:	041b      	lsls	r3, r3, #16
 8008fcc:	693a      	ldr	r2, [r7, #16]
 8008fce:	4313      	orrs	r3, r2
 8008fd0:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008fd2:	687b      	ldr	r3, [r7, #4]
 8008fd4:	4a17      	ldr	r2, [pc, #92]	@ (8009034 <TIM_OC5_SetConfig+0xb0>)
 8008fd6:	4293      	cmp	r3, r2
 8008fd8:	d00b      	beq.n	8008ff2 <TIM_OC5_SetConfig+0x6e>
 8008fda:	687b      	ldr	r3, [r7, #4]
 8008fdc:	4a16      	ldr	r2, [pc, #88]	@ (8009038 <TIM_OC5_SetConfig+0xb4>)
 8008fde:	4293      	cmp	r3, r2
 8008fe0:	d007      	beq.n	8008ff2 <TIM_OC5_SetConfig+0x6e>
 8008fe2:	687b      	ldr	r3, [r7, #4]
 8008fe4:	4a15      	ldr	r2, [pc, #84]	@ (800903c <TIM_OC5_SetConfig+0xb8>)
 8008fe6:	4293      	cmp	r3, r2
 8008fe8:	d003      	beq.n	8008ff2 <TIM_OC5_SetConfig+0x6e>
 8008fea:	687b      	ldr	r3, [r7, #4]
 8008fec:	4a14      	ldr	r2, [pc, #80]	@ (8009040 <TIM_OC5_SetConfig+0xbc>)
 8008fee:	4293      	cmp	r3, r2
 8008ff0:	d109      	bne.n	8009006 <TIM_OC5_SetConfig+0x82>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8008ff2:	697b      	ldr	r3, [r7, #20]
 8008ff4:	4a0c      	ldr	r2, [pc, #48]	@ (8009028 <TIM_OC5_SetConfig+0xa4>)
 8008ff6:	4013      	ands	r3, r2
 8008ff8:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8008ffa:	683b      	ldr	r3, [r7, #0]
 8008ffc:	695b      	ldr	r3, [r3, #20]
 8008ffe:	021b      	lsls	r3, r3, #8
 8009000:	697a      	ldr	r2, [r7, #20]
 8009002:	4313      	orrs	r3, r2
 8009004:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009006:	687b      	ldr	r3, [r7, #4]
 8009008:	697a      	ldr	r2, [r7, #20]
 800900a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800900c:	687b      	ldr	r3, [r7, #4]
 800900e:	68fa      	ldr	r2, [r7, #12]
 8009010:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8009012:	683b      	ldr	r3, [r7, #0]
 8009014:	685a      	ldr	r2, [r3, #4]
 8009016:	687b      	ldr	r3, [r7, #4]
 8009018:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800901a:	687b      	ldr	r3, [r7, #4]
 800901c:	693a      	ldr	r2, [r7, #16]
 800901e:	621a      	str	r2, [r3, #32]
}
 8009020:	46c0      	nop			@ (mov r8, r8)
 8009022:	46bd      	mov	sp, r7
 8009024:	b006      	add	sp, #24
 8009026:	bd80      	pop	{r7, pc}
 8009028:	fffeffff 	.word	0xfffeffff
 800902c:	fffeff8f 	.word	0xfffeff8f
 8009030:	fffdffff 	.word	0xfffdffff
 8009034:	40012c00 	.word	0x40012c00
 8009038:	40014000 	.word	0x40014000
 800903c:	40014400 	.word	0x40014400
 8009040:	40014800 	.word	0x40014800

08009044 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8009044:	b580      	push	{r7, lr}
 8009046:	b086      	sub	sp, #24
 8009048:	af00      	add	r7, sp, #0
 800904a:	6078      	str	r0, [r7, #4]
 800904c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800904e:	687b      	ldr	r3, [r7, #4]
 8009050:	6a1b      	ldr	r3, [r3, #32]
 8009052:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8009054:	687b      	ldr	r3, [r7, #4]
 8009056:	6a1b      	ldr	r3, [r3, #32]
 8009058:	4a24      	ldr	r2, [pc, #144]	@ (80090ec <TIM_OC6_SetConfig+0xa8>)
 800905a:	401a      	ands	r2, r3
 800905c:	687b      	ldr	r3, [r7, #4]
 800905e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009060:	687b      	ldr	r3, [r7, #4]
 8009062:	685b      	ldr	r3, [r3, #4]
 8009064:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8009066:	687b      	ldr	r3, [r7, #4]
 8009068:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800906a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800906c:	68fb      	ldr	r3, [r7, #12]
 800906e:	4a20      	ldr	r2, [pc, #128]	@ (80090f0 <TIM_OC6_SetConfig+0xac>)
 8009070:	4013      	ands	r3, r2
 8009072:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8009074:	683b      	ldr	r3, [r7, #0]
 8009076:	681b      	ldr	r3, [r3, #0]
 8009078:	021b      	lsls	r3, r3, #8
 800907a:	68fa      	ldr	r2, [r7, #12]
 800907c:	4313      	orrs	r3, r2
 800907e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8009080:	693b      	ldr	r3, [r7, #16]
 8009082:	4a1c      	ldr	r2, [pc, #112]	@ (80090f4 <TIM_OC6_SetConfig+0xb0>)
 8009084:	4013      	ands	r3, r2
 8009086:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8009088:	683b      	ldr	r3, [r7, #0]
 800908a:	689b      	ldr	r3, [r3, #8]
 800908c:	051b      	lsls	r3, r3, #20
 800908e:	693a      	ldr	r2, [r7, #16]
 8009090:	4313      	orrs	r3, r2
 8009092:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009094:	687b      	ldr	r3, [r7, #4]
 8009096:	4a18      	ldr	r2, [pc, #96]	@ (80090f8 <TIM_OC6_SetConfig+0xb4>)
 8009098:	4293      	cmp	r3, r2
 800909a:	d00b      	beq.n	80090b4 <TIM_OC6_SetConfig+0x70>
 800909c:	687b      	ldr	r3, [r7, #4]
 800909e:	4a17      	ldr	r2, [pc, #92]	@ (80090fc <TIM_OC6_SetConfig+0xb8>)
 80090a0:	4293      	cmp	r3, r2
 80090a2:	d007      	beq.n	80090b4 <TIM_OC6_SetConfig+0x70>
 80090a4:	687b      	ldr	r3, [r7, #4]
 80090a6:	4a16      	ldr	r2, [pc, #88]	@ (8009100 <TIM_OC6_SetConfig+0xbc>)
 80090a8:	4293      	cmp	r3, r2
 80090aa:	d003      	beq.n	80090b4 <TIM_OC6_SetConfig+0x70>
 80090ac:	687b      	ldr	r3, [r7, #4]
 80090ae:	4a15      	ldr	r2, [pc, #84]	@ (8009104 <TIM_OC6_SetConfig+0xc0>)
 80090b0:	4293      	cmp	r3, r2
 80090b2:	d109      	bne.n	80090c8 <TIM_OC6_SetConfig+0x84>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 80090b4:	697b      	ldr	r3, [r7, #20]
 80090b6:	4a14      	ldr	r2, [pc, #80]	@ (8009108 <TIM_OC6_SetConfig+0xc4>)
 80090b8:	4013      	ands	r3, r2
 80090ba:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 80090bc:	683b      	ldr	r3, [r7, #0]
 80090be:	695b      	ldr	r3, [r3, #20]
 80090c0:	029b      	lsls	r3, r3, #10
 80090c2:	697a      	ldr	r2, [r7, #20]
 80090c4:	4313      	orrs	r3, r2
 80090c6:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80090c8:	687b      	ldr	r3, [r7, #4]
 80090ca:	697a      	ldr	r2, [r7, #20]
 80090cc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80090ce:	687b      	ldr	r3, [r7, #4]
 80090d0:	68fa      	ldr	r2, [r7, #12]
 80090d2:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 80090d4:	683b      	ldr	r3, [r7, #0]
 80090d6:	685a      	ldr	r2, [r3, #4]
 80090d8:	687b      	ldr	r3, [r7, #4]
 80090da:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80090dc:	687b      	ldr	r3, [r7, #4]
 80090de:	693a      	ldr	r2, [r7, #16]
 80090e0:	621a      	str	r2, [r3, #32]
}
 80090e2:	46c0      	nop			@ (mov r8, r8)
 80090e4:	46bd      	mov	sp, r7
 80090e6:	b006      	add	sp, #24
 80090e8:	bd80      	pop	{r7, pc}
 80090ea:	46c0      	nop			@ (mov r8, r8)
 80090ec:	ffefffff 	.word	0xffefffff
 80090f0:	feff8fff 	.word	0xfeff8fff
 80090f4:	ffdfffff 	.word	0xffdfffff
 80090f8:	40012c00 	.word	0x40012c00
 80090fc:	40014000 	.word	0x40014000
 8009100:	40014400 	.word	0x40014400
 8009104:	40014800 	.word	0x40014800
 8009108:	fffbffff 	.word	0xfffbffff

0800910c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800910c:	b580      	push	{r7, lr}
 800910e:	b086      	sub	sp, #24
 8009110:	af00      	add	r7, sp, #0
 8009112:	60f8      	str	r0, [r7, #12]
 8009114:	60b9      	str	r1, [r7, #8]
 8009116:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8009118:	68bb      	ldr	r3, [r7, #8]
 800911a:	221f      	movs	r2, #31
 800911c:	4013      	ands	r3, r2
 800911e:	2201      	movs	r2, #1
 8009120:	409a      	lsls	r2, r3
 8009122:	0013      	movs	r3, r2
 8009124:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8009126:	68fb      	ldr	r3, [r7, #12]
 8009128:	6a1b      	ldr	r3, [r3, #32]
 800912a:	697a      	ldr	r2, [r7, #20]
 800912c:	43d2      	mvns	r2, r2
 800912e:	401a      	ands	r2, r3
 8009130:	68fb      	ldr	r3, [r7, #12]
 8009132:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8009134:	68fb      	ldr	r3, [r7, #12]
 8009136:	6a1a      	ldr	r2, [r3, #32]
 8009138:	68bb      	ldr	r3, [r7, #8]
 800913a:	211f      	movs	r1, #31
 800913c:	400b      	ands	r3, r1
 800913e:	6879      	ldr	r1, [r7, #4]
 8009140:	4099      	lsls	r1, r3
 8009142:	000b      	movs	r3, r1
 8009144:	431a      	orrs	r2, r3
 8009146:	68fb      	ldr	r3, [r7, #12]
 8009148:	621a      	str	r2, [r3, #32]
}
 800914a:	46c0      	nop			@ (mov r8, r8)
 800914c:	46bd      	mov	sp, r7
 800914e:	b006      	add	sp, #24
 8009150:	bd80      	pop	{r7, pc}
	...

08009154 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8009154:	b580      	push	{r7, lr}
 8009156:	b084      	sub	sp, #16
 8009158:	af00      	add	r7, sp, #0
 800915a:	6078      	str	r0, [r7, #4]
 800915c:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800915e:	2300      	movs	r3, #0
 8009160:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));
  assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8009162:	687b      	ldr	r3, [r7, #4]
 8009164:	223c      	movs	r2, #60	@ 0x3c
 8009166:	5c9b      	ldrb	r3, [r3, r2]
 8009168:	2b01      	cmp	r3, #1
 800916a:	d101      	bne.n	8009170 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800916c:	2302      	movs	r3, #2
 800916e:	e06f      	b.n	8009250 <HAL_TIMEx_ConfigBreakDeadTime+0xfc>
 8009170:	687b      	ldr	r3, [r7, #4]
 8009172:	223c      	movs	r2, #60	@ 0x3c
 8009174:	2101      	movs	r1, #1
 8009176:	5499      	strb	r1, [r3, r2]

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8009178:	68fb      	ldr	r3, [r7, #12]
 800917a:	22ff      	movs	r2, #255	@ 0xff
 800917c:	4393      	bics	r3, r2
 800917e:	001a      	movs	r2, r3
 8009180:	683b      	ldr	r3, [r7, #0]
 8009182:	68db      	ldr	r3, [r3, #12]
 8009184:	4313      	orrs	r3, r2
 8009186:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8009188:	68fb      	ldr	r3, [r7, #12]
 800918a:	4a33      	ldr	r2, [pc, #204]	@ (8009258 <HAL_TIMEx_ConfigBreakDeadTime+0x104>)
 800918c:	401a      	ands	r2, r3
 800918e:	683b      	ldr	r3, [r7, #0]
 8009190:	689b      	ldr	r3, [r3, #8]
 8009192:	4313      	orrs	r3, r2
 8009194:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8009196:	68fb      	ldr	r3, [r7, #12]
 8009198:	4a30      	ldr	r2, [pc, #192]	@ (800925c <HAL_TIMEx_ConfigBreakDeadTime+0x108>)
 800919a:	401a      	ands	r2, r3
 800919c:	683b      	ldr	r3, [r7, #0]
 800919e:	685b      	ldr	r3, [r3, #4]
 80091a0:	4313      	orrs	r3, r2
 80091a2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 80091a4:	68fb      	ldr	r3, [r7, #12]
 80091a6:	4a2e      	ldr	r2, [pc, #184]	@ (8009260 <HAL_TIMEx_ConfigBreakDeadTime+0x10c>)
 80091a8:	401a      	ands	r2, r3
 80091aa:	683b      	ldr	r3, [r7, #0]
 80091ac:	681b      	ldr	r3, [r3, #0]
 80091ae:	4313      	orrs	r3, r2
 80091b0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 80091b2:	68fb      	ldr	r3, [r7, #12]
 80091b4:	4a2b      	ldr	r2, [pc, #172]	@ (8009264 <HAL_TIMEx_ConfigBreakDeadTime+0x110>)
 80091b6:	401a      	ands	r2, r3
 80091b8:	683b      	ldr	r3, [r7, #0]
 80091ba:	691b      	ldr	r3, [r3, #16]
 80091bc:	4313      	orrs	r3, r2
 80091be:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 80091c0:	68fb      	ldr	r3, [r7, #12]
 80091c2:	4a29      	ldr	r2, [pc, #164]	@ (8009268 <HAL_TIMEx_ConfigBreakDeadTime+0x114>)
 80091c4:	401a      	ands	r2, r3
 80091c6:	683b      	ldr	r3, [r7, #0]
 80091c8:	695b      	ldr	r3, [r3, #20]
 80091ca:	4313      	orrs	r3, r2
 80091cc:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 80091ce:	68fb      	ldr	r3, [r7, #12]
 80091d0:	4a26      	ldr	r2, [pc, #152]	@ (800926c <HAL_TIMEx_ConfigBreakDeadTime+0x118>)
 80091d2:	401a      	ands	r2, r3
 80091d4:	683b      	ldr	r3, [r7, #0]
 80091d6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80091d8:	4313      	orrs	r3, r2
 80091da:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 80091dc:	68fb      	ldr	r3, [r7, #12]
 80091de:	4a24      	ldr	r2, [pc, #144]	@ (8009270 <HAL_TIMEx_ConfigBreakDeadTime+0x11c>)
 80091e0:	401a      	ands	r2, r3
 80091e2:	683b      	ldr	r3, [r7, #0]
 80091e4:	699b      	ldr	r3, [r3, #24]
 80091e6:	041b      	lsls	r3, r3, #16
 80091e8:	4313      	orrs	r3, r2
 80091ea:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 80091ec:	68fb      	ldr	r3, [r7, #12]
 80091ee:	4a21      	ldr	r2, [pc, #132]	@ (8009274 <HAL_TIMEx_ConfigBreakDeadTime+0x120>)
 80091f0:	401a      	ands	r2, r3
 80091f2:	683b      	ldr	r3, [r7, #0]
 80091f4:	69db      	ldr	r3, [r3, #28]
 80091f6:	4313      	orrs	r3, r2
 80091f8:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 80091fa:	687b      	ldr	r3, [r7, #4]
 80091fc:	681b      	ldr	r3, [r3, #0]
 80091fe:	4a1e      	ldr	r2, [pc, #120]	@ (8009278 <HAL_TIMEx_ConfigBreakDeadTime+0x124>)
 8009200:	4293      	cmp	r3, r2
 8009202:	d11c      	bne.n	800923e <HAL_TIMEx_ConfigBreakDeadTime+0xea>
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));
    assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 8009204:	68fb      	ldr	r3, [r7, #12]
 8009206:	4a1d      	ldr	r2, [pc, #116]	@ (800927c <HAL_TIMEx_ConfigBreakDeadTime+0x128>)
 8009208:	401a      	ands	r2, r3
 800920a:	683b      	ldr	r3, [r7, #0]
 800920c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800920e:	051b      	lsls	r3, r3, #20
 8009210:	4313      	orrs	r3, r2
 8009212:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 8009214:	68fb      	ldr	r3, [r7, #12]
 8009216:	4a1a      	ldr	r2, [pc, #104]	@ (8009280 <HAL_TIMEx_ConfigBreakDeadTime+0x12c>)
 8009218:	401a      	ands	r2, r3
 800921a:	683b      	ldr	r3, [r7, #0]
 800921c:	6a1b      	ldr	r3, [r3, #32]
 800921e:	4313      	orrs	r3, r2
 8009220:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 8009222:	68fb      	ldr	r3, [r7, #12]
 8009224:	4a17      	ldr	r2, [pc, #92]	@ (8009284 <HAL_TIMEx_ConfigBreakDeadTime+0x130>)
 8009226:	401a      	ands	r2, r3
 8009228:	683b      	ldr	r3, [r7, #0]
 800922a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800922c:	4313      	orrs	r3, r2
 800922e:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 8009230:	68fb      	ldr	r3, [r7, #12]
 8009232:	4a15      	ldr	r2, [pc, #84]	@ (8009288 <HAL_TIMEx_ConfigBreakDeadTime+0x134>)
 8009234:	401a      	ands	r2, r3
 8009236:	683b      	ldr	r3, [r7, #0]
 8009238:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800923a:	4313      	orrs	r3, r2
 800923c:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800923e:	687b      	ldr	r3, [r7, #4]
 8009240:	681b      	ldr	r3, [r3, #0]
 8009242:	68fa      	ldr	r2, [r7, #12]
 8009244:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 8009246:	687b      	ldr	r3, [r7, #4]
 8009248:	223c      	movs	r2, #60	@ 0x3c
 800924a:	2100      	movs	r1, #0
 800924c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800924e:	2300      	movs	r3, #0
}
 8009250:	0018      	movs	r0, r3
 8009252:	46bd      	mov	sp, r7
 8009254:	b004      	add	sp, #16
 8009256:	bd80      	pop	{r7, pc}
 8009258:	fffffcff 	.word	0xfffffcff
 800925c:	fffffbff 	.word	0xfffffbff
 8009260:	fffff7ff 	.word	0xfffff7ff
 8009264:	ffffefff 	.word	0xffffefff
 8009268:	ffffdfff 	.word	0xffffdfff
 800926c:	ffffbfff 	.word	0xffffbfff
 8009270:	fff0ffff 	.word	0xfff0ffff
 8009274:	efffffff 	.word	0xefffffff
 8009278:	40012c00 	.word	0x40012c00
 800927c:	ff0fffff 	.word	0xff0fffff
 8009280:	feffffff 	.word	0xfeffffff
 8009284:	fdffffff 	.word	0xfdffffff
 8009288:	dfffffff 	.word	0xdfffffff

0800928c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800928c:	b580      	push	{r7, lr}
 800928e:	b082      	sub	sp, #8
 8009290:	af00      	add	r7, sp, #0
 8009292:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8009294:	687b      	ldr	r3, [r7, #4]
 8009296:	2b00      	cmp	r3, #0
 8009298:	d101      	bne.n	800929e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800929a:	2301      	movs	r3, #1
 800929c:	e046      	b.n	800932c <HAL_UART_Init+0xa0>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800929e:	687b      	ldr	r3, [r7, #4]
 80092a0:	2288      	movs	r2, #136	@ 0x88
 80092a2:	589b      	ldr	r3, [r3, r2]
 80092a4:	2b00      	cmp	r3, #0
 80092a6:	d107      	bne.n	80092b8 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80092a8:	687b      	ldr	r3, [r7, #4]
 80092aa:	2284      	movs	r2, #132	@ 0x84
 80092ac:	2100      	movs	r1, #0
 80092ae:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80092b0:	687b      	ldr	r3, [r7, #4]
 80092b2:	0018      	movs	r0, r3
 80092b4:	f7fc f82a 	bl	800530c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80092b8:	687b      	ldr	r3, [r7, #4]
 80092ba:	2288      	movs	r2, #136	@ 0x88
 80092bc:	2124      	movs	r1, #36	@ 0x24
 80092be:	5099      	str	r1, [r3, r2]

  __HAL_UART_DISABLE(huart);
 80092c0:	687b      	ldr	r3, [r7, #4]
 80092c2:	681b      	ldr	r3, [r3, #0]
 80092c4:	681a      	ldr	r2, [r3, #0]
 80092c6:	687b      	ldr	r3, [r7, #4]
 80092c8:	681b      	ldr	r3, [r3, #0]
 80092ca:	2101      	movs	r1, #1
 80092cc:	438a      	bics	r2, r1
 80092ce:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80092d0:	687b      	ldr	r3, [r7, #4]
 80092d2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80092d4:	2b00      	cmp	r3, #0
 80092d6:	d003      	beq.n	80092e0 <HAL_UART_Init+0x54>
  {
    UART_AdvFeatureConfig(huart);
 80092d8:	687b      	ldr	r3, [r7, #4]
 80092da:	0018      	movs	r0, r3
 80092dc:	f000 fc68 	bl	8009bb0 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80092e0:	687b      	ldr	r3, [r7, #4]
 80092e2:	0018      	movs	r0, r3
 80092e4:	f000 f90e 	bl	8009504 <UART_SetConfig>
 80092e8:	0003      	movs	r3, r0
 80092ea:	2b01      	cmp	r3, #1
 80092ec:	d101      	bne.n	80092f2 <HAL_UART_Init+0x66>
  {
    return HAL_ERROR;
 80092ee:	2301      	movs	r3, #1
 80092f0:	e01c      	b.n	800932c <HAL_UART_Init+0xa0>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80092f2:	687b      	ldr	r3, [r7, #4]
 80092f4:	681b      	ldr	r3, [r3, #0]
 80092f6:	685a      	ldr	r2, [r3, #4]
 80092f8:	687b      	ldr	r3, [r7, #4]
 80092fa:	681b      	ldr	r3, [r3, #0]
 80092fc:	490d      	ldr	r1, [pc, #52]	@ (8009334 <HAL_UART_Init+0xa8>)
 80092fe:	400a      	ands	r2, r1
 8009300:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8009302:	687b      	ldr	r3, [r7, #4]
 8009304:	681b      	ldr	r3, [r3, #0]
 8009306:	689a      	ldr	r2, [r3, #8]
 8009308:	687b      	ldr	r3, [r7, #4]
 800930a:	681b      	ldr	r3, [r3, #0]
 800930c:	212a      	movs	r1, #42	@ 0x2a
 800930e:	438a      	bics	r2, r1
 8009310:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8009312:	687b      	ldr	r3, [r7, #4]
 8009314:	681b      	ldr	r3, [r3, #0]
 8009316:	681a      	ldr	r2, [r3, #0]
 8009318:	687b      	ldr	r3, [r7, #4]
 800931a:	681b      	ldr	r3, [r3, #0]
 800931c:	2101      	movs	r1, #1
 800931e:	430a      	orrs	r2, r1
 8009320:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8009322:	687b      	ldr	r3, [r7, #4]
 8009324:	0018      	movs	r0, r3
 8009326:	f000 fcf7 	bl	8009d18 <UART_CheckIdleState>
 800932a:	0003      	movs	r3, r0
}
 800932c:	0018      	movs	r0, r3
 800932e:	46bd      	mov	sp, r7
 8009330:	b002      	add	sp, #8
 8009332:	bd80      	pop	{r7, pc}
 8009334:	ffffb7ff 	.word	0xffffb7ff

08009338 <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8009338:	b580      	push	{r7, lr}
 800933a:	b08a      	sub	sp, #40	@ 0x28
 800933c:	af02      	add	r7, sp, #8
 800933e:	60f8      	str	r0, [r7, #12]
 8009340:	60b9      	str	r1, [r7, #8]
 8009342:	603b      	str	r3, [r7, #0]
 8009344:	1dbb      	adds	r3, r7, #6
 8009346:	801a      	strh	r2, [r3, #0]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8009348:	68fb      	ldr	r3, [r7, #12]
 800934a:	228c      	movs	r2, #140	@ 0x8c
 800934c:	589b      	ldr	r3, [r3, r2]
 800934e:	2b20      	cmp	r3, #32
 8009350:	d000      	beq.n	8009354 <HAL_UART_Receive+0x1c>
 8009352:	e0d0      	b.n	80094f6 <HAL_UART_Receive+0x1be>
  {
    if ((pData == NULL) || (Size == 0U))
 8009354:	68bb      	ldr	r3, [r7, #8]
 8009356:	2b00      	cmp	r3, #0
 8009358:	d003      	beq.n	8009362 <HAL_UART_Receive+0x2a>
 800935a:	1dbb      	adds	r3, r7, #6
 800935c:	881b      	ldrh	r3, [r3, #0]
 800935e:	2b00      	cmp	r3, #0
 8009360:	d101      	bne.n	8009366 <HAL_UART_Receive+0x2e>
    {
      return  HAL_ERROR;
 8009362:	2301      	movs	r3, #1
 8009364:	e0c8      	b.n	80094f8 <HAL_UART_Receive+0x1c0>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be received from RDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8009366:	68fb      	ldr	r3, [r7, #12]
 8009368:	689a      	ldr	r2, [r3, #8]
 800936a:	2380      	movs	r3, #128	@ 0x80
 800936c:	015b      	lsls	r3, r3, #5
 800936e:	429a      	cmp	r2, r3
 8009370:	d109      	bne.n	8009386 <HAL_UART_Receive+0x4e>
 8009372:	68fb      	ldr	r3, [r7, #12]
 8009374:	691b      	ldr	r3, [r3, #16]
 8009376:	2b00      	cmp	r3, #0
 8009378:	d105      	bne.n	8009386 <HAL_UART_Receive+0x4e>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 800937a:	68bb      	ldr	r3, [r7, #8]
 800937c:	2201      	movs	r2, #1
 800937e:	4013      	ands	r3, r2
 8009380:	d001      	beq.n	8009386 <HAL_UART_Receive+0x4e>
      {
        return  HAL_ERROR;
 8009382:	2301      	movs	r3, #1
 8009384:	e0b8      	b.n	80094f8 <HAL_UART_Receive+0x1c0>
      }
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009386:	68fb      	ldr	r3, [r7, #12]
 8009388:	2290      	movs	r2, #144	@ 0x90
 800938a:	2100      	movs	r1, #0
 800938c:	5099      	str	r1, [r3, r2]
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 800938e:	68fb      	ldr	r3, [r7, #12]
 8009390:	228c      	movs	r2, #140	@ 0x8c
 8009392:	2122      	movs	r1, #34	@ 0x22
 8009394:	5099      	str	r1, [r3, r2]
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009396:	68fb      	ldr	r3, [r7, #12]
 8009398:	2200      	movs	r2, #0
 800939a:	66da      	str	r2, [r3, #108]	@ 0x6c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800939c:	f7fc f96c 	bl	8005678 <HAL_GetTick>
 80093a0:	0003      	movs	r3, r0
 80093a2:	617b      	str	r3, [r7, #20]

    huart->RxXferSize  = Size;
 80093a4:	68fb      	ldr	r3, [r7, #12]
 80093a6:	1dba      	adds	r2, r7, #6
 80093a8:	215c      	movs	r1, #92	@ 0x5c
 80093aa:	8812      	ldrh	r2, [r2, #0]
 80093ac:	525a      	strh	r2, [r3, r1]
    huart->RxXferCount = Size;
 80093ae:	68fb      	ldr	r3, [r7, #12]
 80093b0:	1dba      	adds	r2, r7, #6
 80093b2:	215e      	movs	r1, #94	@ 0x5e
 80093b4:	8812      	ldrh	r2, [r2, #0]
 80093b6:	525a      	strh	r2, [r3, r1]

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 80093b8:	68fb      	ldr	r3, [r7, #12]
 80093ba:	689a      	ldr	r2, [r3, #8]
 80093bc:	2380      	movs	r3, #128	@ 0x80
 80093be:	015b      	lsls	r3, r3, #5
 80093c0:	429a      	cmp	r2, r3
 80093c2:	d10d      	bne.n	80093e0 <HAL_UART_Receive+0xa8>
 80093c4:	68fb      	ldr	r3, [r7, #12]
 80093c6:	691b      	ldr	r3, [r3, #16]
 80093c8:	2b00      	cmp	r3, #0
 80093ca:	d104      	bne.n	80093d6 <HAL_UART_Receive+0x9e>
 80093cc:	68fb      	ldr	r3, [r7, #12]
 80093ce:	2260      	movs	r2, #96	@ 0x60
 80093d0:	494b      	ldr	r1, [pc, #300]	@ (8009500 <HAL_UART_Receive+0x1c8>)
 80093d2:	5299      	strh	r1, [r3, r2]
 80093d4:	e02e      	b.n	8009434 <HAL_UART_Receive+0xfc>
 80093d6:	68fb      	ldr	r3, [r7, #12]
 80093d8:	2260      	movs	r2, #96	@ 0x60
 80093da:	21ff      	movs	r1, #255	@ 0xff
 80093dc:	5299      	strh	r1, [r3, r2]
 80093de:	e029      	b.n	8009434 <HAL_UART_Receive+0xfc>
 80093e0:	68fb      	ldr	r3, [r7, #12]
 80093e2:	689b      	ldr	r3, [r3, #8]
 80093e4:	2b00      	cmp	r3, #0
 80093e6:	d10d      	bne.n	8009404 <HAL_UART_Receive+0xcc>
 80093e8:	68fb      	ldr	r3, [r7, #12]
 80093ea:	691b      	ldr	r3, [r3, #16]
 80093ec:	2b00      	cmp	r3, #0
 80093ee:	d104      	bne.n	80093fa <HAL_UART_Receive+0xc2>
 80093f0:	68fb      	ldr	r3, [r7, #12]
 80093f2:	2260      	movs	r2, #96	@ 0x60
 80093f4:	21ff      	movs	r1, #255	@ 0xff
 80093f6:	5299      	strh	r1, [r3, r2]
 80093f8:	e01c      	b.n	8009434 <HAL_UART_Receive+0xfc>
 80093fa:	68fb      	ldr	r3, [r7, #12]
 80093fc:	2260      	movs	r2, #96	@ 0x60
 80093fe:	217f      	movs	r1, #127	@ 0x7f
 8009400:	5299      	strh	r1, [r3, r2]
 8009402:	e017      	b.n	8009434 <HAL_UART_Receive+0xfc>
 8009404:	68fb      	ldr	r3, [r7, #12]
 8009406:	689a      	ldr	r2, [r3, #8]
 8009408:	2380      	movs	r3, #128	@ 0x80
 800940a:	055b      	lsls	r3, r3, #21
 800940c:	429a      	cmp	r2, r3
 800940e:	d10d      	bne.n	800942c <HAL_UART_Receive+0xf4>
 8009410:	68fb      	ldr	r3, [r7, #12]
 8009412:	691b      	ldr	r3, [r3, #16]
 8009414:	2b00      	cmp	r3, #0
 8009416:	d104      	bne.n	8009422 <HAL_UART_Receive+0xea>
 8009418:	68fb      	ldr	r3, [r7, #12]
 800941a:	2260      	movs	r2, #96	@ 0x60
 800941c:	217f      	movs	r1, #127	@ 0x7f
 800941e:	5299      	strh	r1, [r3, r2]
 8009420:	e008      	b.n	8009434 <HAL_UART_Receive+0xfc>
 8009422:	68fb      	ldr	r3, [r7, #12]
 8009424:	2260      	movs	r2, #96	@ 0x60
 8009426:	213f      	movs	r1, #63	@ 0x3f
 8009428:	5299      	strh	r1, [r3, r2]
 800942a:	e003      	b.n	8009434 <HAL_UART_Receive+0xfc>
 800942c:	68fb      	ldr	r3, [r7, #12]
 800942e:	2260      	movs	r2, #96	@ 0x60
 8009430:	2100      	movs	r1, #0
 8009432:	5299      	strh	r1, [r3, r2]
    uhMask = huart->Mask;
 8009434:	2312      	movs	r3, #18
 8009436:	18fb      	adds	r3, r7, r3
 8009438:	68fa      	ldr	r2, [r7, #12]
 800943a:	2160      	movs	r1, #96	@ 0x60
 800943c:	5a52      	ldrh	r2, [r2, r1]
 800943e:	801a      	strh	r2, [r3, #0]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8009440:	68fb      	ldr	r3, [r7, #12]
 8009442:	689a      	ldr	r2, [r3, #8]
 8009444:	2380      	movs	r3, #128	@ 0x80
 8009446:	015b      	lsls	r3, r3, #5
 8009448:	429a      	cmp	r2, r3
 800944a:	d108      	bne.n	800945e <HAL_UART_Receive+0x126>
 800944c:	68fb      	ldr	r3, [r7, #12]
 800944e:	691b      	ldr	r3, [r3, #16]
 8009450:	2b00      	cmp	r3, #0
 8009452:	d104      	bne.n	800945e <HAL_UART_Receive+0x126>
    {
      pdata8bits  = NULL;
 8009454:	2300      	movs	r3, #0
 8009456:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8009458:	68bb      	ldr	r3, [r7, #8]
 800945a:	61bb      	str	r3, [r7, #24]
 800945c:	e003      	b.n	8009466 <HAL_UART_Receive+0x12e>
    }
    else
    {
      pdata8bits  = pData;
 800945e:	68bb      	ldr	r3, [r7, #8]
 8009460:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8009462:	2300      	movs	r3, #0
 8009464:	61bb      	str	r3, [r7, #24]
    }

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 8009466:	e03a      	b.n	80094de <HAL_UART_Receive+0x1a6>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8009468:	697a      	ldr	r2, [r7, #20]
 800946a:	68f8      	ldr	r0, [r7, #12]
 800946c:	683b      	ldr	r3, [r7, #0]
 800946e:	9300      	str	r3, [sp, #0]
 8009470:	0013      	movs	r3, r2
 8009472:	2200      	movs	r2, #0
 8009474:	2120      	movs	r1, #32
 8009476:	f000 fcf9 	bl	8009e6c <UART_WaitOnFlagUntilTimeout>
 800947a:	1e03      	subs	r3, r0, #0
 800947c:	d005      	beq.n	800948a <HAL_UART_Receive+0x152>
      {
        huart->RxState = HAL_UART_STATE_READY;
 800947e:	68fb      	ldr	r3, [r7, #12]
 8009480:	228c      	movs	r2, #140	@ 0x8c
 8009482:	2120      	movs	r1, #32
 8009484:	5099      	str	r1, [r3, r2]

        return HAL_TIMEOUT;
 8009486:	2303      	movs	r3, #3
 8009488:	e036      	b.n	80094f8 <HAL_UART_Receive+0x1c0>
      }
      if (pdata8bits == NULL)
 800948a:	69fb      	ldr	r3, [r7, #28]
 800948c:	2b00      	cmp	r3, #0
 800948e:	d10e      	bne.n	80094ae <HAL_UART_Receive+0x176>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 8009490:	68fb      	ldr	r3, [r7, #12]
 8009492:	681b      	ldr	r3, [r3, #0]
 8009494:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009496:	b29b      	uxth	r3, r3
 8009498:	2212      	movs	r2, #18
 800949a:	18ba      	adds	r2, r7, r2
 800949c:	8812      	ldrh	r2, [r2, #0]
 800949e:	4013      	ands	r3, r2
 80094a0:	b29a      	uxth	r2, r3
 80094a2:	69bb      	ldr	r3, [r7, #24]
 80094a4:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 80094a6:	69bb      	ldr	r3, [r7, #24]
 80094a8:	3302      	adds	r3, #2
 80094aa:	61bb      	str	r3, [r7, #24]
 80094ac:	e00e      	b.n	80094cc <HAL_UART_Receive+0x194>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 80094ae:	68fb      	ldr	r3, [r7, #12]
 80094b0:	681b      	ldr	r3, [r3, #0]
 80094b2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80094b4:	b2db      	uxtb	r3, r3
 80094b6:	2212      	movs	r2, #18
 80094b8:	18ba      	adds	r2, r7, r2
 80094ba:	8812      	ldrh	r2, [r2, #0]
 80094bc:	b2d2      	uxtb	r2, r2
 80094be:	4013      	ands	r3, r2
 80094c0:	b2da      	uxtb	r2, r3
 80094c2:	69fb      	ldr	r3, [r7, #28]
 80094c4:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 80094c6:	69fb      	ldr	r3, [r7, #28]
 80094c8:	3301      	adds	r3, #1
 80094ca:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 80094cc:	68fb      	ldr	r3, [r7, #12]
 80094ce:	225e      	movs	r2, #94	@ 0x5e
 80094d0:	5a9b      	ldrh	r3, [r3, r2]
 80094d2:	b29b      	uxth	r3, r3
 80094d4:	3b01      	subs	r3, #1
 80094d6:	b299      	uxth	r1, r3
 80094d8:	68fb      	ldr	r3, [r7, #12]
 80094da:	225e      	movs	r2, #94	@ 0x5e
 80094dc:	5299      	strh	r1, [r3, r2]
    while (huart->RxXferCount > 0U)
 80094de:	68fb      	ldr	r3, [r7, #12]
 80094e0:	225e      	movs	r2, #94	@ 0x5e
 80094e2:	5a9b      	ldrh	r3, [r3, r2]
 80094e4:	b29b      	uxth	r3, r3
 80094e6:	2b00      	cmp	r3, #0
 80094e8:	d1be      	bne.n	8009468 <HAL_UART_Receive+0x130>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 80094ea:	68fb      	ldr	r3, [r7, #12]
 80094ec:	228c      	movs	r2, #140	@ 0x8c
 80094ee:	2120      	movs	r1, #32
 80094f0:	5099      	str	r1, [r3, r2]

    return HAL_OK;
 80094f2:	2300      	movs	r3, #0
 80094f4:	e000      	b.n	80094f8 <HAL_UART_Receive+0x1c0>
  }
  else
  {
    return HAL_BUSY;
 80094f6:	2302      	movs	r3, #2
  }
}
 80094f8:	0018      	movs	r0, r3
 80094fa:	46bd      	mov	sp, r7
 80094fc:	b008      	add	sp, #32
 80094fe:	bd80      	pop	{r7, pc}
 8009500:	000001ff 	.word	0x000001ff

08009504 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8009504:	b5b0      	push	{r4, r5, r7, lr}
 8009506:	b090      	sub	sp, #64	@ 0x40
 8009508:	af00      	add	r7, sp, #0
 800950a:	6278      	str	r0, [r7, #36]	@ 0x24
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800950c:	231a      	movs	r3, #26
 800950e:	2220      	movs	r2, #32
 8009510:	189b      	adds	r3, r3, r2
 8009512:	19db      	adds	r3, r3, r7
 8009514:	2200      	movs	r2, #0
 8009516:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8009518:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800951a:	689a      	ldr	r2, [r3, #8]
 800951c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800951e:	691b      	ldr	r3, [r3, #16]
 8009520:	431a      	orrs	r2, r3
 8009522:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009524:	695b      	ldr	r3, [r3, #20]
 8009526:	431a      	orrs	r2, r3
 8009528:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800952a:	69db      	ldr	r3, [r3, #28]
 800952c:	4313      	orrs	r3, r2
 800952e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8009530:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009532:	681b      	ldr	r3, [r3, #0]
 8009534:	681b      	ldr	r3, [r3, #0]
 8009536:	4ac1      	ldr	r2, [pc, #772]	@ (800983c <UART_SetConfig+0x338>)
 8009538:	4013      	ands	r3, r2
 800953a:	0019      	movs	r1, r3
 800953c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800953e:	681a      	ldr	r2, [r3, #0]
 8009540:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009542:	430b      	orrs	r3, r1
 8009544:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8009546:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009548:	681b      	ldr	r3, [r3, #0]
 800954a:	685b      	ldr	r3, [r3, #4]
 800954c:	4abc      	ldr	r2, [pc, #752]	@ (8009840 <UART_SetConfig+0x33c>)
 800954e:	4013      	ands	r3, r2
 8009550:	0018      	movs	r0, r3
 8009552:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009554:	68d9      	ldr	r1, [r3, #12]
 8009556:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009558:	681a      	ldr	r2, [r3, #0]
 800955a:	0003      	movs	r3, r0
 800955c:	430b      	orrs	r3, r1
 800955e:	6053      	str	r3, [r2, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8009560:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009562:	699b      	ldr	r3, [r3, #24]
 8009564:	63fb      	str	r3, [r7, #60]	@ 0x3c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8009566:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009568:	681b      	ldr	r3, [r3, #0]
 800956a:	4ab6      	ldr	r2, [pc, #728]	@ (8009844 <UART_SetConfig+0x340>)
 800956c:	4293      	cmp	r3, r2
 800956e:	d009      	beq.n	8009584 <UART_SetConfig+0x80>
 8009570:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009572:	681b      	ldr	r3, [r3, #0]
 8009574:	4ab4      	ldr	r2, [pc, #720]	@ (8009848 <UART_SetConfig+0x344>)
 8009576:	4293      	cmp	r3, r2
 8009578:	d004      	beq.n	8009584 <UART_SetConfig+0x80>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800957a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800957c:	6a1b      	ldr	r3, [r3, #32]
 800957e:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8009580:	4313      	orrs	r3, r2
 8009582:	63fb      	str	r3, [r7, #60]	@ 0x3c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8009584:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009586:	681b      	ldr	r3, [r3, #0]
 8009588:	689b      	ldr	r3, [r3, #8]
 800958a:	4ab0      	ldr	r2, [pc, #704]	@ (800984c <UART_SetConfig+0x348>)
 800958c:	4013      	ands	r3, r2
 800958e:	0019      	movs	r1, r3
 8009590:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009592:	681a      	ldr	r2, [r3, #0]
 8009594:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009596:	430b      	orrs	r3, r1
 8009598:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800959a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800959c:	681b      	ldr	r3, [r3, #0]
 800959e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80095a0:	220f      	movs	r2, #15
 80095a2:	4393      	bics	r3, r2
 80095a4:	0018      	movs	r0, r3
 80095a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80095a8:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 80095aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80095ac:	681a      	ldr	r2, [r3, #0]
 80095ae:	0003      	movs	r3, r0
 80095b0:	430b      	orrs	r3, r1
 80095b2:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80095b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80095b6:	681b      	ldr	r3, [r3, #0]
 80095b8:	4aa5      	ldr	r2, [pc, #660]	@ (8009850 <UART_SetConfig+0x34c>)
 80095ba:	4293      	cmp	r3, r2
 80095bc:	d131      	bne.n	8009622 <UART_SetConfig+0x11e>
 80095be:	4ba5      	ldr	r3, [pc, #660]	@ (8009854 <UART_SetConfig+0x350>)
 80095c0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80095c2:	2203      	movs	r2, #3
 80095c4:	4013      	ands	r3, r2
 80095c6:	2b03      	cmp	r3, #3
 80095c8:	d01d      	beq.n	8009606 <UART_SetConfig+0x102>
 80095ca:	d823      	bhi.n	8009614 <UART_SetConfig+0x110>
 80095cc:	2b02      	cmp	r3, #2
 80095ce:	d00c      	beq.n	80095ea <UART_SetConfig+0xe6>
 80095d0:	d820      	bhi.n	8009614 <UART_SetConfig+0x110>
 80095d2:	2b00      	cmp	r3, #0
 80095d4:	d002      	beq.n	80095dc <UART_SetConfig+0xd8>
 80095d6:	2b01      	cmp	r3, #1
 80095d8:	d00e      	beq.n	80095f8 <UART_SetConfig+0xf4>
 80095da:	e01b      	b.n	8009614 <UART_SetConfig+0x110>
 80095dc:	231b      	movs	r3, #27
 80095de:	2220      	movs	r2, #32
 80095e0:	189b      	adds	r3, r3, r2
 80095e2:	19db      	adds	r3, r3, r7
 80095e4:	2200      	movs	r2, #0
 80095e6:	701a      	strb	r2, [r3, #0]
 80095e8:	e154      	b.n	8009894 <UART_SetConfig+0x390>
 80095ea:	231b      	movs	r3, #27
 80095ec:	2220      	movs	r2, #32
 80095ee:	189b      	adds	r3, r3, r2
 80095f0:	19db      	adds	r3, r3, r7
 80095f2:	2202      	movs	r2, #2
 80095f4:	701a      	strb	r2, [r3, #0]
 80095f6:	e14d      	b.n	8009894 <UART_SetConfig+0x390>
 80095f8:	231b      	movs	r3, #27
 80095fa:	2220      	movs	r2, #32
 80095fc:	189b      	adds	r3, r3, r2
 80095fe:	19db      	adds	r3, r3, r7
 8009600:	2204      	movs	r2, #4
 8009602:	701a      	strb	r2, [r3, #0]
 8009604:	e146      	b.n	8009894 <UART_SetConfig+0x390>
 8009606:	231b      	movs	r3, #27
 8009608:	2220      	movs	r2, #32
 800960a:	189b      	adds	r3, r3, r2
 800960c:	19db      	adds	r3, r3, r7
 800960e:	2208      	movs	r2, #8
 8009610:	701a      	strb	r2, [r3, #0]
 8009612:	e13f      	b.n	8009894 <UART_SetConfig+0x390>
 8009614:	231b      	movs	r3, #27
 8009616:	2220      	movs	r2, #32
 8009618:	189b      	adds	r3, r3, r2
 800961a:	19db      	adds	r3, r3, r7
 800961c:	2210      	movs	r2, #16
 800961e:	701a      	strb	r2, [r3, #0]
 8009620:	e138      	b.n	8009894 <UART_SetConfig+0x390>
 8009622:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009624:	681b      	ldr	r3, [r3, #0]
 8009626:	4a8c      	ldr	r2, [pc, #560]	@ (8009858 <UART_SetConfig+0x354>)
 8009628:	4293      	cmp	r3, r2
 800962a:	d131      	bne.n	8009690 <UART_SetConfig+0x18c>
 800962c:	4b89      	ldr	r3, [pc, #548]	@ (8009854 <UART_SetConfig+0x350>)
 800962e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009630:	220c      	movs	r2, #12
 8009632:	4013      	ands	r3, r2
 8009634:	2b0c      	cmp	r3, #12
 8009636:	d01d      	beq.n	8009674 <UART_SetConfig+0x170>
 8009638:	d823      	bhi.n	8009682 <UART_SetConfig+0x17e>
 800963a:	2b08      	cmp	r3, #8
 800963c:	d00c      	beq.n	8009658 <UART_SetConfig+0x154>
 800963e:	d820      	bhi.n	8009682 <UART_SetConfig+0x17e>
 8009640:	2b00      	cmp	r3, #0
 8009642:	d002      	beq.n	800964a <UART_SetConfig+0x146>
 8009644:	2b04      	cmp	r3, #4
 8009646:	d00e      	beq.n	8009666 <UART_SetConfig+0x162>
 8009648:	e01b      	b.n	8009682 <UART_SetConfig+0x17e>
 800964a:	231b      	movs	r3, #27
 800964c:	2220      	movs	r2, #32
 800964e:	189b      	adds	r3, r3, r2
 8009650:	19db      	adds	r3, r3, r7
 8009652:	2200      	movs	r2, #0
 8009654:	701a      	strb	r2, [r3, #0]
 8009656:	e11d      	b.n	8009894 <UART_SetConfig+0x390>
 8009658:	231b      	movs	r3, #27
 800965a:	2220      	movs	r2, #32
 800965c:	189b      	adds	r3, r3, r2
 800965e:	19db      	adds	r3, r3, r7
 8009660:	2202      	movs	r2, #2
 8009662:	701a      	strb	r2, [r3, #0]
 8009664:	e116      	b.n	8009894 <UART_SetConfig+0x390>
 8009666:	231b      	movs	r3, #27
 8009668:	2220      	movs	r2, #32
 800966a:	189b      	adds	r3, r3, r2
 800966c:	19db      	adds	r3, r3, r7
 800966e:	2204      	movs	r2, #4
 8009670:	701a      	strb	r2, [r3, #0]
 8009672:	e10f      	b.n	8009894 <UART_SetConfig+0x390>
 8009674:	231b      	movs	r3, #27
 8009676:	2220      	movs	r2, #32
 8009678:	189b      	adds	r3, r3, r2
 800967a:	19db      	adds	r3, r3, r7
 800967c:	2208      	movs	r2, #8
 800967e:	701a      	strb	r2, [r3, #0]
 8009680:	e108      	b.n	8009894 <UART_SetConfig+0x390>
 8009682:	231b      	movs	r3, #27
 8009684:	2220      	movs	r2, #32
 8009686:	189b      	adds	r3, r3, r2
 8009688:	19db      	adds	r3, r3, r7
 800968a:	2210      	movs	r2, #16
 800968c:	701a      	strb	r2, [r3, #0]
 800968e:	e101      	b.n	8009894 <UART_SetConfig+0x390>
 8009690:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009692:	681b      	ldr	r3, [r3, #0]
 8009694:	4a71      	ldr	r2, [pc, #452]	@ (800985c <UART_SetConfig+0x358>)
 8009696:	4293      	cmp	r3, r2
 8009698:	d131      	bne.n	80096fe <UART_SetConfig+0x1fa>
 800969a:	4b6e      	ldr	r3, [pc, #440]	@ (8009854 <UART_SetConfig+0x350>)
 800969c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800969e:	2230      	movs	r2, #48	@ 0x30
 80096a0:	4013      	ands	r3, r2
 80096a2:	2b30      	cmp	r3, #48	@ 0x30
 80096a4:	d01d      	beq.n	80096e2 <UART_SetConfig+0x1de>
 80096a6:	d823      	bhi.n	80096f0 <UART_SetConfig+0x1ec>
 80096a8:	2b20      	cmp	r3, #32
 80096aa:	d00c      	beq.n	80096c6 <UART_SetConfig+0x1c2>
 80096ac:	d820      	bhi.n	80096f0 <UART_SetConfig+0x1ec>
 80096ae:	2b00      	cmp	r3, #0
 80096b0:	d002      	beq.n	80096b8 <UART_SetConfig+0x1b4>
 80096b2:	2b10      	cmp	r3, #16
 80096b4:	d00e      	beq.n	80096d4 <UART_SetConfig+0x1d0>
 80096b6:	e01b      	b.n	80096f0 <UART_SetConfig+0x1ec>
 80096b8:	231b      	movs	r3, #27
 80096ba:	2220      	movs	r2, #32
 80096bc:	189b      	adds	r3, r3, r2
 80096be:	19db      	adds	r3, r3, r7
 80096c0:	2200      	movs	r2, #0
 80096c2:	701a      	strb	r2, [r3, #0]
 80096c4:	e0e6      	b.n	8009894 <UART_SetConfig+0x390>
 80096c6:	231b      	movs	r3, #27
 80096c8:	2220      	movs	r2, #32
 80096ca:	189b      	adds	r3, r3, r2
 80096cc:	19db      	adds	r3, r3, r7
 80096ce:	2202      	movs	r2, #2
 80096d0:	701a      	strb	r2, [r3, #0]
 80096d2:	e0df      	b.n	8009894 <UART_SetConfig+0x390>
 80096d4:	231b      	movs	r3, #27
 80096d6:	2220      	movs	r2, #32
 80096d8:	189b      	adds	r3, r3, r2
 80096da:	19db      	adds	r3, r3, r7
 80096dc:	2204      	movs	r2, #4
 80096de:	701a      	strb	r2, [r3, #0]
 80096e0:	e0d8      	b.n	8009894 <UART_SetConfig+0x390>
 80096e2:	231b      	movs	r3, #27
 80096e4:	2220      	movs	r2, #32
 80096e6:	189b      	adds	r3, r3, r2
 80096e8:	19db      	adds	r3, r3, r7
 80096ea:	2208      	movs	r2, #8
 80096ec:	701a      	strb	r2, [r3, #0]
 80096ee:	e0d1      	b.n	8009894 <UART_SetConfig+0x390>
 80096f0:	231b      	movs	r3, #27
 80096f2:	2220      	movs	r2, #32
 80096f4:	189b      	adds	r3, r3, r2
 80096f6:	19db      	adds	r3, r3, r7
 80096f8:	2210      	movs	r2, #16
 80096fa:	701a      	strb	r2, [r3, #0]
 80096fc:	e0ca      	b.n	8009894 <UART_SetConfig+0x390>
 80096fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009700:	681b      	ldr	r3, [r3, #0]
 8009702:	4a57      	ldr	r2, [pc, #348]	@ (8009860 <UART_SetConfig+0x35c>)
 8009704:	4293      	cmp	r3, r2
 8009706:	d106      	bne.n	8009716 <UART_SetConfig+0x212>
 8009708:	231b      	movs	r3, #27
 800970a:	2220      	movs	r2, #32
 800970c:	189b      	adds	r3, r3, r2
 800970e:	19db      	adds	r3, r3, r7
 8009710:	2200      	movs	r2, #0
 8009712:	701a      	strb	r2, [r3, #0]
 8009714:	e0be      	b.n	8009894 <UART_SetConfig+0x390>
 8009716:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009718:	681b      	ldr	r3, [r3, #0]
 800971a:	4a52      	ldr	r2, [pc, #328]	@ (8009864 <UART_SetConfig+0x360>)
 800971c:	4293      	cmp	r3, r2
 800971e:	d106      	bne.n	800972e <UART_SetConfig+0x22a>
 8009720:	231b      	movs	r3, #27
 8009722:	2220      	movs	r2, #32
 8009724:	189b      	adds	r3, r3, r2
 8009726:	19db      	adds	r3, r3, r7
 8009728:	2200      	movs	r2, #0
 800972a:	701a      	strb	r2, [r3, #0]
 800972c:	e0b2      	b.n	8009894 <UART_SetConfig+0x390>
 800972e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009730:	681b      	ldr	r3, [r3, #0]
 8009732:	4a4d      	ldr	r2, [pc, #308]	@ (8009868 <UART_SetConfig+0x364>)
 8009734:	4293      	cmp	r3, r2
 8009736:	d106      	bne.n	8009746 <UART_SetConfig+0x242>
 8009738:	231b      	movs	r3, #27
 800973a:	2220      	movs	r2, #32
 800973c:	189b      	adds	r3, r3, r2
 800973e:	19db      	adds	r3, r3, r7
 8009740:	2200      	movs	r2, #0
 8009742:	701a      	strb	r2, [r3, #0]
 8009744:	e0a6      	b.n	8009894 <UART_SetConfig+0x390>
 8009746:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009748:	681b      	ldr	r3, [r3, #0]
 800974a:	4a3e      	ldr	r2, [pc, #248]	@ (8009844 <UART_SetConfig+0x340>)
 800974c:	4293      	cmp	r3, r2
 800974e:	d13e      	bne.n	80097ce <UART_SetConfig+0x2ca>
 8009750:	4b40      	ldr	r3, [pc, #256]	@ (8009854 <UART_SetConfig+0x350>)
 8009752:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8009754:	23c0      	movs	r3, #192	@ 0xc0
 8009756:	011b      	lsls	r3, r3, #4
 8009758:	4013      	ands	r3, r2
 800975a:	22c0      	movs	r2, #192	@ 0xc0
 800975c:	0112      	lsls	r2, r2, #4
 800975e:	4293      	cmp	r3, r2
 8009760:	d027      	beq.n	80097b2 <UART_SetConfig+0x2ae>
 8009762:	22c0      	movs	r2, #192	@ 0xc0
 8009764:	0112      	lsls	r2, r2, #4
 8009766:	4293      	cmp	r3, r2
 8009768:	d82a      	bhi.n	80097c0 <UART_SetConfig+0x2bc>
 800976a:	2280      	movs	r2, #128	@ 0x80
 800976c:	0112      	lsls	r2, r2, #4
 800976e:	4293      	cmp	r3, r2
 8009770:	d011      	beq.n	8009796 <UART_SetConfig+0x292>
 8009772:	2280      	movs	r2, #128	@ 0x80
 8009774:	0112      	lsls	r2, r2, #4
 8009776:	4293      	cmp	r3, r2
 8009778:	d822      	bhi.n	80097c0 <UART_SetConfig+0x2bc>
 800977a:	2b00      	cmp	r3, #0
 800977c:	d004      	beq.n	8009788 <UART_SetConfig+0x284>
 800977e:	2280      	movs	r2, #128	@ 0x80
 8009780:	00d2      	lsls	r2, r2, #3
 8009782:	4293      	cmp	r3, r2
 8009784:	d00e      	beq.n	80097a4 <UART_SetConfig+0x2a0>
 8009786:	e01b      	b.n	80097c0 <UART_SetConfig+0x2bc>
 8009788:	231b      	movs	r3, #27
 800978a:	2220      	movs	r2, #32
 800978c:	189b      	adds	r3, r3, r2
 800978e:	19db      	adds	r3, r3, r7
 8009790:	2200      	movs	r2, #0
 8009792:	701a      	strb	r2, [r3, #0]
 8009794:	e07e      	b.n	8009894 <UART_SetConfig+0x390>
 8009796:	231b      	movs	r3, #27
 8009798:	2220      	movs	r2, #32
 800979a:	189b      	adds	r3, r3, r2
 800979c:	19db      	adds	r3, r3, r7
 800979e:	2202      	movs	r2, #2
 80097a0:	701a      	strb	r2, [r3, #0]
 80097a2:	e077      	b.n	8009894 <UART_SetConfig+0x390>
 80097a4:	231b      	movs	r3, #27
 80097a6:	2220      	movs	r2, #32
 80097a8:	189b      	adds	r3, r3, r2
 80097aa:	19db      	adds	r3, r3, r7
 80097ac:	2204      	movs	r2, #4
 80097ae:	701a      	strb	r2, [r3, #0]
 80097b0:	e070      	b.n	8009894 <UART_SetConfig+0x390>
 80097b2:	231b      	movs	r3, #27
 80097b4:	2220      	movs	r2, #32
 80097b6:	189b      	adds	r3, r3, r2
 80097b8:	19db      	adds	r3, r3, r7
 80097ba:	2208      	movs	r2, #8
 80097bc:	701a      	strb	r2, [r3, #0]
 80097be:	e069      	b.n	8009894 <UART_SetConfig+0x390>
 80097c0:	231b      	movs	r3, #27
 80097c2:	2220      	movs	r2, #32
 80097c4:	189b      	adds	r3, r3, r2
 80097c6:	19db      	adds	r3, r3, r7
 80097c8:	2210      	movs	r2, #16
 80097ca:	701a      	strb	r2, [r3, #0]
 80097cc:	e062      	b.n	8009894 <UART_SetConfig+0x390>
 80097ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80097d0:	681b      	ldr	r3, [r3, #0]
 80097d2:	4a1d      	ldr	r2, [pc, #116]	@ (8009848 <UART_SetConfig+0x344>)
 80097d4:	4293      	cmp	r3, r2
 80097d6:	d157      	bne.n	8009888 <UART_SetConfig+0x384>
 80097d8:	4b1e      	ldr	r3, [pc, #120]	@ (8009854 <UART_SetConfig+0x350>)
 80097da:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80097dc:	23c0      	movs	r3, #192	@ 0xc0
 80097de:	009b      	lsls	r3, r3, #2
 80097e0:	4013      	ands	r3, r2
 80097e2:	22c0      	movs	r2, #192	@ 0xc0
 80097e4:	0092      	lsls	r2, r2, #2
 80097e6:	4293      	cmp	r3, r2
 80097e8:	d040      	beq.n	800986c <UART_SetConfig+0x368>
 80097ea:	22c0      	movs	r2, #192	@ 0xc0
 80097ec:	0092      	lsls	r2, r2, #2
 80097ee:	4293      	cmp	r3, r2
 80097f0:	d843      	bhi.n	800987a <UART_SetConfig+0x376>
 80097f2:	2280      	movs	r2, #128	@ 0x80
 80097f4:	0092      	lsls	r2, r2, #2
 80097f6:	4293      	cmp	r3, r2
 80097f8:	d011      	beq.n	800981e <UART_SetConfig+0x31a>
 80097fa:	2280      	movs	r2, #128	@ 0x80
 80097fc:	0092      	lsls	r2, r2, #2
 80097fe:	4293      	cmp	r3, r2
 8009800:	d83b      	bhi.n	800987a <UART_SetConfig+0x376>
 8009802:	2b00      	cmp	r3, #0
 8009804:	d004      	beq.n	8009810 <UART_SetConfig+0x30c>
 8009806:	2280      	movs	r2, #128	@ 0x80
 8009808:	0052      	lsls	r2, r2, #1
 800980a:	4293      	cmp	r3, r2
 800980c:	d00e      	beq.n	800982c <UART_SetConfig+0x328>
 800980e:	e034      	b.n	800987a <UART_SetConfig+0x376>
 8009810:	231b      	movs	r3, #27
 8009812:	2220      	movs	r2, #32
 8009814:	189b      	adds	r3, r3, r2
 8009816:	19db      	adds	r3, r3, r7
 8009818:	2200      	movs	r2, #0
 800981a:	701a      	strb	r2, [r3, #0]
 800981c:	e03a      	b.n	8009894 <UART_SetConfig+0x390>
 800981e:	231b      	movs	r3, #27
 8009820:	2220      	movs	r2, #32
 8009822:	189b      	adds	r3, r3, r2
 8009824:	19db      	adds	r3, r3, r7
 8009826:	2202      	movs	r2, #2
 8009828:	701a      	strb	r2, [r3, #0]
 800982a:	e033      	b.n	8009894 <UART_SetConfig+0x390>
 800982c:	231b      	movs	r3, #27
 800982e:	2220      	movs	r2, #32
 8009830:	189b      	adds	r3, r3, r2
 8009832:	19db      	adds	r3, r3, r7
 8009834:	2204      	movs	r2, #4
 8009836:	701a      	strb	r2, [r3, #0]
 8009838:	e02c      	b.n	8009894 <UART_SetConfig+0x390>
 800983a:	46c0      	nop			@ (mov r8, r8)
 800983c:	cfff69f3 	.word	0xcfff69f3
 8009840:	ffffcfff 	.word	0xffffcfff
 8009844:	40008000 	.word	0x40008000
 8009848:	40008400 	.word	0x40008400
 800984c:	11fff4ff 	.word	0x11fff4ff
 8009850:	40013800 	.word	0x40013800
 8009854:	40021000 	.word	0x40021000
 8009858:	40004400 	.word	0x40004400
 800985c:	40004800 	.word	0x40004800
 8009860:	40004c00 	.word	0x40004c00
 8009864:	40005000 	.word	0x40005000
 8009868:	40013c00 	.word	0x40013c00
 800986c:	231b      	movs	r3, #27
 800986e:	2220      	movs	r2, #32
 8009870:	189b      	adds	r3, r3, r2
 8009872:	19db      	adds	r3, r3, r7
 8009874:	2208      	movs	r2, #8
 8009876:	701a      	strb	r2, [r3, #0]
 8009878:	e00c      	b.n	8009894 <UART_SetConfig+0x390>
 800987a:	231b      	movs	r3, #27
 800987c:	2220      	movs	r2, #32
 800987e:	189b      	adds	r3, r3, r2
 8009880:	19db      	adds	r3, r3, r7
 8009882:	2210      	movs	r2, #16
 8009884:	701a      	strb	r2, [r3, #0]
 8009886:	e005      	b.n	8009894 <UART_SetConfig+0x390>
 8009888:	231b      	movs	r3, #27
 800988a:	2220      	movs	r2, #32
 800988c:	189b      	adds	r3, r3, r2
 800988e:	19db      	adds	r3, r3, r7
 8009890:	2210      	movs	r2, #16
 8009892:	701a      	strb	r2, [r3, #0]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8009894:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009896:	681b      	ldr	r3, [r3, #0]
 8009898:	4ac1      	ldr	r2, [pc, #772]	@ (8009ba0 <UART_SetConfig+0x69c>)
 800989a:	4293      	cmp	r3, r2
 800989c:	d005      	beq.n	80098aa <UART_SetConfig+0x3a6>
 800989e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80098a0:	681b      	ldr	r3, [r3, #0]
 80098a2:	4ac0      	ldr	r2, [pc, #768]	@ (8009ba4 <UART_SetConfig+0x6a0>)
 80098a4:	4293      	cmp	r3, r2
 80098a6:	d000      	beq.n	80098aa <UART_SetConfig+0x3a6>
 80098a8:	e093      	b.n	80099d2 <UART_SetConfig+0x4ce>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80098aa:	231b      	movs	r3, #27
 80098ac:	2220      	movs	r2, #32
 80098ae:	189b      	adds	r3, r3, r2
 80098b0:	19db      	adds	r3, r3, r7
 80098b2:	781b      	ldrb	r3, [r3, #0]
 80098b4:	2b08      	cmp	r3, #8
 80098b6:	d015      	beq.n	80098e4 <UART_SetConfig+0x3e0>
 80098b8:	dc18      	bgt.n	80098ec <UART_SetConfig+0x3e8>
 80098ba:	2b04      	cmp	r3, #4
 80098bc:	d00d      	beq.n	80098da <UART_SetConfig+0x3d6>
 80098be:	dc15      	bgt.n	80098ec <UART_SetConfig+0x3e8>
 80098c0:	2b00      	cmp	r3, #0
 80098c2:	d002      	beq.n	80098ca <UART_SetConfig+0x3c6>
 80098c4:	2b02      	cmp	r3, #2
 80098c6:	d005      	beq.n	80098d4 <UART_SetConfig+0x3d0>
 80098c8:	e010      	b.n	80098ec <UART_SetConfig+0x3e8>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80098ca:	f7fd fcf7 	bl	80072bc <HAL_RCC_GetPCLK1Freq>
 80098ce:	0003      	movs	r3, r0
 80098d0:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80098d2:	e014      	b.n	80098fe <UART_SetConfig+0x3fa>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80098d4:	4bb4      	ldr	r3, [pc, #720]	@ (8009ba8 <UART_SetConfig+0x6a4>)
 80098d6:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80098d8:	e011      	b.n	80098fe <UART_SetConfig+0x3fa>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80098da:	f7fd fc63 	bl	80071a4 <HAL_RCC_GetSysClockFreq>
 80098de:	0003      	movs	r3, r0
 80098e0:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80098e2:	e00c      	b.n	80098fe <UART_SetConfig+0x3fa>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80098e4:	2380      	movs	r3, #128	@ 0x80
 80098e6:	021b      	lsls	r3, r3, #8
 80098e8:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80098ea:	e008      	b.n	80098fe <UART_SetConfig+0x3fa>
      default:
        pclk = 0U;
 80098ec:	2300      	movs	r3, #0
 80098ee:	637b      	str	r3, [r7, #52]	@ 0x34
        ret = HAL_ERROR;
 80098f0:	231a      	movs	r3, #26
 80098f2:	2220      	movs	r2, #32
 80098f4:	189b      	adds	r3, r3, r2
 80098f6:	19db      	adds	r3, r3, r7
 80098f8:	2201      	movs	r2, #1
 80098fa:	701a      	strb	r2, [r3, #0]
        break;
 80098fc:	46c0      	nop			@ (mov r8, r8)
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80098fe:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009900:	2b00      	cmp	r3, #0
 8009902:	d100      	bne.n	8009906 <UART_SetConfig+0x402>
 8009904:	e135      	b.n	8009b72 <UART_SetConfig+0x66e>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8009906:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009908:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800990a:	4ba8      	ldr	r3, [pc, #672]	@ (8009bac <UART_SetConfig+0x6a8>)
 800990c:	0052      	lsls	r2, r2, #1
 800990e:	5ad3      	ldrh	r3, [r2, r3]
 8009910:	0019      	movs	r1, r3
 8009912:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8009914:	f7f6 fc0a 	bl	800012c <__udivsi3>
 8009918:	0003      	movs	r3, r0
 800991a:	62bb      	str	r3, [r7, #40]	@ 0x28

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800991c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800991e:	685a      	ldr	r2, [r3, #4]
 8009920:	0013      	movs	r3, r2
 8009922:	005b      	lsls	r3, r3, #1
 8009924:	189b      	adds	r3, r3, r2
 8009926:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8009928:	429a      	cmp	r2, r3
 800992a:	d305      	bcc.n	8009938 <UART_SetConfig+0x434>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800992c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800992e:	685b      	ldr	r3, [r3, #4]
 8009930:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8009932:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8009934:	429a      	cmp	r2, r3
 8009936:	d906      	bls.n	8009946 <UART_SetConfig+0x442>
      {
        ret = HAL_ERROR;
 8009938:	231a      	movs	r3, #26
 800993a:	2220      	movs	r2, #32
 800993c:	189b      	adds	r3, r3, r2
 800993e:	19db      	adds	r3, r3, r7
 8009940:	2201      	movs	r2, #1
 8009942:	701a      	strb	r2, [r3, #0]
 8009944:	e044      	b.n	80099d0 <UART_SetConfig+0x4cc>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8009946:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009948:	61bb      	str	r3, [r7, #24]
 800994a:	2300      	movs	r3, #0
 800994c:	61fb      	str	r3, [r7, #28]
 800994e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009950:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8009952:	4b96      	ldr	r3, [pc, #600]	@ (8009bac <UART_SetConfig+0x6a8>)
 8009954:	0052      	lsls	r2, r2, #1
 8009956:	5ad3      	ldrh	r3, [r2, r3]
 8009958:	613b      	str	r3, [r7, #16]
 800995a:	2300      	movs	r3, #0
 800995c:	617b      	str	r3, [r7, #20]
 800995e:	693a      	ldr	r2, [r7, #16]
 8009960:	697b      	ldr	r3, [r7, #20]
 8009962:	69b8      	ldr	r0, [r7, #24]
 8009964:	69f9      	ldr	r1, [r7, #28]
 8009966:	f7f6 fdcf 	bl	8000508 <__aeabi_uldivmod>
 800996a:	0002      	movs	r2, r0
 800996c:	000b      	movs	r3, r1
 800996e:	0e11      	lsrs	r1, r2, #24
 8009970:	021d      	lsls	r5, r3, #8
 8009972:	430d      	orrs	r5, r1
 8009974:	0214      	lsls	r4, r2, #8
 8009976:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009978:	685b      	ldr	r3, [r3, #4]
 800997a:	085b      	lsrs	r3, r3, #1
 800997c:	60bb      	str	r3, [r7, #8]
 800997e:	2300      	movs	r3, #0
 8009980:	60fb      	str	r3, [r7, #12]
 8009982:	68b8      	ldr	r0, [r7, #8]
 8009984:	68f9      	ldr	r1, [r7, #12]
 8009986:	1900      	adds	r0, r0, r4
 8009988:	4169      	adcs	r1, r5
 800998a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800998c:	685b      	ldr	r3, [r3, #4]
 800998e:	603b      	str	r3, [r7, #0]
 8009990:	2300      	movs	r3, #0
 8009992:	607b      	str	r3, [r7, #4]
 8009994:	683a      	ldr	r2, [r7, #0]
 8009996:	687b      	ldr	r3, [r7, #4]
 8009998:	f7f6 fdb6 	bl	8000508 <__aeabi_uldivmod>
 800999c:	0002      	movs	r2, r0
 800999e:	000b      	movs	r3, r1
 80099a0:	0013      	movs	r3, r2
 80099a2:	633b      	str	r3, [r7, #48]	@ 0x30
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80099a4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80099a6:	23c0      	movs	r3, #192	@ 0xc0
 80099a8:	009b      	lsls	r3, r3, #2
 80099aa:	429a      	cmp	r2, r3
 80099ac:	d309      	bcc.n	80099c2 <UART_SetConfig+0x4be>
 80099ae:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80099b0:	2380      	movs	r3, #128	@ 0x80
 80099b2:	035b      	lsls	r3, r3, #13
 80099b4:	429a      	cmp	r2, r3
 80099b6:	d204      	bcs.n	80099c2 <UART_SetConfig+0x4be>
        {
          huart->Instance->BRR = usartdiv;
 80099b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80099ba:	681b      	ldr	r3, [r3, #0]
 80099bc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80099be:	60da      	str	r2, [r3, #12]
 80099c0:	e006      	b.n	80099d0 <UART_SetConfig+0x4cc>
        }
        else
        {
          ret = HAL_ERROR;
 80099c2:	231a      	movs	r3, #26
 80099c4:	2220      	movs	r2, #32
 80099c6:	189b      	adds	r3, r3, r2
 80099c8:	19db      	adds	r3, r3, r7
 80099ca:	2201      	movs	r2, #1
 80099cc:	701a      	strb	r2, [r3, #0]
    if (pclk != 0U)
 80099ce:	e0d0      	b.n	8009b72 <UART_SetConfig+0x66e>
 80099d0:	e0cf      	b.n	8009b72 <UART_SetConfig+0x66e>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80099d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80099d4:	69da      	ldr	r2, [r3, #28]
 80099d6:	2380      	movs	r3, #128	@ 0x80
 80099d8:	021b      	lsls	r3, r3, #8
 80099da:	429a      	cmp	r2, r3
 80099dc:	d000      	beq.n	80099e0 <UART_SetConfig+0x4dc>
 80099de:	e070      	b.n	8009ac2 <UART_SetConfig+0x5be>
  {
    switch (clocksource)
 80099e0:	231b      	movs	r3, #27
 80099e2:	2220      	movs	r2, #32
 80099e4:	189b      	adds	r3, r3, r2
 80099e6:	19db      	adds	r3, r3, r7
 80099e8:	781b      	ldrb	r3, [r3, #0]
 80099ea:	2b08      	cmp	r3, #8
 80099ec:	d015      	beq.n	8009a1a <UART_SetConfig+0x516>
 80099ee:	dc18      	bgt.n	8009a22 <UART_SetConfig+0x51e>
 80099f0:	2b04      	cmp	r3, #4
 80099f2:	d00d      	beq.n	8009a10 <UART_SetConfig+0x50c>
 80099f4:	dc15      	bgt.n	8009a22 <UART_SetConfig+0x51e>
 80099f6:	2b00      	cmp	r3, #0
 80099f8:	d002      	beq.n	8009a00 <UART_SetConfig+0x4fc>
 80099fa:	2b02      	cmp	r3, #2
 80099fc:	d005      	beq.n	8009a0a <UART_SetConfig+0x506>
 80099fe:	e010      	b.n	8009a22 <UART_SetConfig+0x51e>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8009a00:	f7fd fc5c 	bl	80072bc <HAL_RCC_GetPCLK1Freq>
 8009a04:	0003      	movs	r3, r0
 8009a06:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8009a08:	e014      	b.n	8009a34 <UART_SetConfig+0x530>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8009a0a:	4b67      	ldr	r3, [pc, #412]	@ (8009ba8 <UART_SetConfig+0x6a4>)
 8009a0c:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8009a0e:	e011      	b.n	8009a34 <UART_SetConfig+0x530>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8009a10:	f7fd fbc8 	bl	80071a4 <HAL_RCC_GetSysClockFreq>
 8009a14:	0003      	movs	r3, r0
 8009a16:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8009a18:	e00c      	b.n	8009a34 <UART_SetConfig+0x530>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8009a1a:	2380      	movs	r3, #128	@ 0x80
 8009a1c:	021b      	lsls	r3, r3, #8
 8009a1e:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8009a20:	e008      	b.n	8009a34 <UART_SetConfig+0x530>
      default:
        pclk = 0U;
 8009a22:	2300      	movs	r3, #0
 8009a24:	637b      	str	r3, [r7, #52]	@ 0x34
        ret = HAL_ERROR;
 8009a26:	231a      	movs	r3, #26
 8009a28:	2220      	movs	r2, #32
 8009a2a:	189b      	adds	r3, r3, r2
 8009a2c:	19db      	adds	r3, r3, r7
 8009a2e:	2201      	movs	r2, #1
 8009a30:	701a      	strb	r2, [r3, #0]
        break;
 8009a32:	46c0      	nop			@ (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8009a34:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009a36:	2b00      	cmp	r3, #0
 8009a38:	d100      	bne.n	8009a3c <UART_SetConfig+0x538>
 8009a3a:	e09a      	b.n	8009b72 <UART_SetConfig+0x66e>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8009a3c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009a3e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8009a40:	4b5a      	ldr	r3, [pc, #360]	@ (8009bac <UART_SetConfig+0x6a8>)
 8009a42:	0052      	lsls	r2, r2, #1
 8009a44:	5ad3      	ldrh	r3, [r2, r3]
 8009a46:	0019      	movs	r1, r3
 8009a48:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8009a4a:	f7f6 fb6f 	bl	800012c <__udivsi3>
 8009a4e:	0003      	movs	r3, r0
 8009a50:	005a      	lsls	r2, r3, #1
 8009a52:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009a54:	685b      	ldr	r3, [r3, #4]
 8009a56:	085b      	lsrs	r3, r3, #1
 8009a58:	18d2      	adds	r2, r2, r3
 8009a5a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009a5c:	685b      	ldr	r3, [r3, #4]
 8009a5e:	0019      	movs	r1, r3
 8009a60:	0010      	movs	r0, r2
 8009a62:	f7f6 fb63 	bl	800012c <__udivsi3>
 8009a66:	0003      	movs	r3, r0
 8009a68:	633b      	str	r3, [r7, #48]	@ 0x30
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8009a6a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009a6c:	2b0f      	cmp	r3, #15
 8009a6e:	d921      	bls.n	8009ab4 <UART_SetConfig+0x5b0>
 8009a70:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009a72:	2380      	movs	r3, #128	@ 0x80
 8009a74:	025b      	lsls	r3, r3, #9
 8009a76:	429a      	cmp	r2, r3
 8009a78:	d21c      	bcs.n	8009ab4 <UART_SetConfig+0x5b0>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8009a7a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009a7c:	b29a      	uxth	r2, r3
 8009a7e:	200e      	movs	r0, #14
 8009a80:	2420      	movs	r4, #32
 8009a82:	1903      	adds	r3, r0, r4
 8009a84:	19db      	adds	r3, r3, r7
 8009a86:	210f      	movs	r1, #15
 8009a88:	438a      	bics	r2, r1
 8009a8a:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8009a8c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009a8e:	085b      	lsrs	r3, r3, #1
 8009a90:	b29b      	uxth	r3, r3
 8009a92:	2207      	movs	r2, #7
 8009a94:	4013      	ands	r3, r2
 8009a96:	b299      	uxth	r1, r3
 8009a98:	1903      	adds	r3, r0, r4
 8009a9a:	19db      	adds	r3, r3, r7
 8009a9c:	1902      	adds	r2, r0, r4
 8009a9e:	19d2      	adds	r2, r2, r7
 8009aa0:	8812      	ldrh	r2, [r2, #0]
 8009aa2:	430a      	orrs	r2, r1
 8009aa4:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 8009aa6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009aa8:	681b      	ldr	r3, [r3, #0]
 8009aaa:	1902      	adds	r2, r0, r4
 8009aac:	19d2      	adds	r2, r2, r7
 8009aae:	8812      	ldrh	r2, [r2, #0]
 8009ab0:	60da      	str	r2, [r3, #12]
 8009ab2:	e05e      	b.n	8009b72 <UART_SetConfig+0x66e>
      }
      else
      {
        ret = HAL_ERROR;
 8009ab4:	231a      	movs	r3, #26
 8009ab6:	2220      	movs	r2, #32
 8009ab8:	189b      	adds	r3, r3, r2
 8009aba:	19db      	adds	r3, r3, r7
 8009abc:	2201      	movs	r2, #1
 8009abe:	701a      	strb	r2, [r3, #0]
 8009ac0:	e057      	b.n	8009b72 <UART_SetConfig+0x66e>
      }
    }
  }
  else
  {
    switch (clocksource)
 8009ac2:	231b      	movs	r3, #27
 8009ac4:	2220      	movs	r2, #32
 8009ac6:	189b      	adds	r3, r3, r2
 8009ac8:	19db      	adds	r3, r3, r7
 8009aca:	781b      	ldrb	r3, [r3, #0]
 8009acc:	2b08      	cmp	r3, #8
 8009ace:	d015      	beq.n	8009afc <UART_SetConfig+0x5f8>
 8009ad0:	dc18      	bgt.n	8009b04 <UART_SetConfig+0x600>
 8009ad2:	2b04      	cmp	r3, #4
 8009ad4:	d00d      	beq.n	8009af2 <UART_SetConfig+0x5ee>
 8009ad6:	dc15      	bgt.n	8009b04 <UART_SetConfig+0x600>
 8009ad8:	2b00      	cmp	r3, #0
 8009ada:	d002      	beq.n	8009ae2 <UART_SetConfig+0x5de>
 8009adc:	2b02      	cmp	r3, #2
 8009ade:	d005      	beq.n	8009aec <UART_SetConfig+0x5e8>
 8009ae0:	e010      	b.n	8009b04 <UART_SetConfig+0x600>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8009ae2:	f7fd fbeb 	bl	80072bc <HAL_RCC_GetPCLK1Freq>
 8009ae6:	0003      	movs	r3, r0
 8009ae8:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8009aea:	e014      	b.n	8009b16 <UART_SetConfig+0x612>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8009aec:	4b2e      	ldr	r3, [pc, #184]	@ (8009ba8 <UART_SetConfig+0x6a4>)
 8009aee:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8009af0:	e011      	b.n	8009b16 <UART_SetConfig+0x612>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8009af2:	f7fd fb57 	bl	80071a4 <HAL_RCC_GetSysClockFreq>
 8009af6:	0003      	movs	r3, r0
 8009af8:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8009afa:	e00c      	b.n	8009b16 <UART_SetConfig+0x612>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8009afc:	2380      	movs	r3, #128	@ 0x80
 8009afe:	021b      	lsls	r3, r3, #8
 8009b00:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8009b02:	e008      	b.n	8009b16 <UART_SetConfig+0x612>
      default:
        pclk = 0U;
 8009b04:	2300      	movs	r3, #0
 8009b06:	637b      	str	r3, [r7, #52]	@ 0x34
        ret = HAL_ERROR;
 8009b08:	231a      	movs	r3, #26
 8009b0a:	2220      	movs	r2, #32
 8009b0c:	189b      	adds	r3, r3, r2
 8009b0e:	19db      	adds	r3, r3, r7
 8009b10:	2201      	movs	r2, #1
 8009b12:	701a      	strb	r2, [r3, #0]
        break;
 8009b14:	46c0      	nop			@ (mov r8, r8)
    }

    if (pclk != 0U)
 8009b16:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009b18:	2b00      	cmp	r3, #0
 8009b1a:	d02a      	beq.n	8009b72 <UART_SetConfig+0x66e>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8009b1c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009b1e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8009b20:	4b22      	ldr	r3, [pc, #136]	@ (8009bac <UART_SetConfig+0x6a8>)
 8009b22:	0052      	lsls	r2, r2, #1
 8009b24:	5ad3      	ldrh	r3, [r2, r3]
 8009b26:	0019      	movs	r1, r3
 8009b28:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8009b2a:	f7f6 faff 	bl	800012c <__udivsi3>
 8009b2e:	0003      	movs	r3, r0
 8009b30:	001a      	movs	r2, r3
 8009b32:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009b34:	685b      	ldr	r3, [r3, #4]
 8009b36:	085b      	lsrs	r3, r3, #1
 8009b38:	18d2      	adds	r2, r2, r3
 8009b3a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009b3c:	685b      	ldr	r3, [r3, #4]
 8009b3e:	0019      	movs	r1, r3
 8009b40:	0010      	movs	r0, r2
 8009b42:	f7f6 faf3 	bl	800012c <__udivsi3>
 8009b46:	0003      	movs	r3, r0
 8009b48:	633b      	str	r3, [r7, #48]	@ 0x30
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8009b4a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009b4c:	2b0f      	cmp	r3, #15
 8009b4e:	d90a      	bls.n	8009b66 <UART_SetConfig+0x662>
 8009b50:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009b52:	2380      	movs	r3, #128	@ 0x80
 8009b54:	025b      	lsls	r3, r3, #9
 8009b56:	429a      	cmp	r2, r3
 8009b58:	d205      	bcs.n	8009b66 <UART_SetConfig+0x662>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8009b5a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009b5c:	b29a      	uxth	r2, r3
 8009b5e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009b60:	681b      	ldr	r3, [r3, #0]
 8009b62:	60da      	str	r2, [r3, #12]
 8009b64:	e005      	b.n	8009b72 <UART_SetConfig+0x66e>
      }
      else
      {
        ret = HAL_ERROR;
 8009b66:	231a      	movs	r3, #26
 8009b68:	2220      	movs	r2, #32
 8009b6a:	189b      	adds	r3, r3, r2
 8009b6c:	19db      	adds	r3, r3, r7
 8009b6e:	2201      	movs	r2, #1
 8009b70:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8009b72:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009b74:	226a      	movs	r2, #106	@ 0x6a
 8009b76:	2101      	movs	r1, #1
 8009b78:	5299      	strh	r1, [r3, r2]
  huart->NbRxDataToProcess = 1;
 8009b7a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009b7c:	2268      	movs	r2, #104	@ 0x68
 8009b7e:	2101      	movs	r1, #1
 8009b80:	5299      	strh	r1, [r3, r2]

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8009b82:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009b84:	2200      	movs	r2, #0
 8009b86:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8009b88:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009b8a:	2200      	movs	r2, #0
 8009b8c:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8009b8e:	231a      	movs	r3, #26
 8009b90:	2220      	movs	r2, #32
 8009b92:	189b      	adds	r3, r3, r2
 8009b94:	19db      	adds	r3, r3, r7
 8009b96:	781b      	ldrb	r3, [r3, #0]
}
 8009b98:	0018      	movs	r0, r3
 8009b9a:	46bd      	mov	sp, r7
 8009b9c:	b010      	add	sp, #64	@ 0x40
 8009b9e:	bdb0      	pop	{r4, r5, r7, pc}
 8009ba0:	40008000 	.word	0x40008000
 8009ba4:	40008400 	.word	0x40008400
 8009ba8:	00f42400 	.word	0x00f42400
 8009bac:	0800b854 	.word	0x0800b854

08009bb0 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8009bb0:	b580      	push	{r7, lr}
 8009bb2:	b082      	sub	sp, #8
 8009bb4:	af00      	add	r7, sp, #0
 8009bb6:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8009bb8:	687b      	ldr	r3, [r7, #4]
 8009bba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009bbc:	2208      	movs	r2, #8
 8009bbe:	4013      	ands	r3, r2
 8009bc0:	d00b      	beq.n	8009bda <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8009bc2:	687b      	ldr	r3, [r7, #4]
 8009bc4:	681b      	ldr	r3, [r3, #0]
 8009bc6:	685b      	ldr	r3, [r3, #4]
 8009bc8:	4a4a      	ldr	r2, [pc, #296]	@ (8009cf4 <UART_AdvFeatureConfig+0x144>)
 8009bca:	4013      	ands	r3, r2
 8009bcc:	0019      	movs	r1, r3
 8009bce:	687b      	ldr	r3, [r7, #4]
 8009bd0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8009bd2:	687b      	ldr	r3, [r7, #4]
 8009bd4:	681b      	ldr	r3, [r3, #0]
 8009bd6:	430a      	orrs	r2, r1
 8009bd8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8009bda:	687b      	ldr	r3, [r7, #4]
 8009bdc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009bde:	2201      	movs	r2, #1
 8009be0:	4013      	ands	r3, r2
 8009be2:	d00b      	beq.n	8009bfc <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8009be4:	687b      	ldr	r3, [r7, #4]
 8009be6:	681b      	ldr	r3, [r3, #0]
 8009be8:	685b      	ldr	r3, [r3, #4]
 8009bea:	4a43      	ldr	r2, [pc, #268]	@ (8009cf8 <UART_AdvFeatureConfig+0x148>)
 8009bec:	4013      	ands	r3, r2
 8009bee:	0019      	movs	r1, r3
 8009bf0:	687b      	ldr	r3, [r7, #4]
 8009bf2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009bf4:	687b      	ldr	r3, [r7, #4]
 8009bf6:	681b      	ldr	r3, [r3, #0]
 8009bf8:	430a      	orrs	r2, r1
 8009bfa:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8009bfc:	687b      	ldr	r3, [r7, #4]
 8009bfe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009c00:	2202      	movs	r2, #2
 8009c02:	4013      	ands	r3, r2
 8009c04:	d00b      	beq.n	8009c1e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8009c06:	687b      	ldr	r3, [r7, #4]
 8009c08:	681b      	ldr	r3, [r3, #0]
 8009c0a:	685b      	ldr	r3, [r3, #4]
 8009c0c:	4a3b      	ldr	r2, [pc, #236]	@ (8009cfc <UART_AdvFeatureConfig+0x14c>)
 8009c0e:	4013      	ands	r3, r2
 8009c10:	0019      	movs	r1, r3
 8009c12:	687b      	ldr	r3, [r7, #4]
 8009c14:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8009c16:	687b      	ldr	r3, [r7, #4]
 8009c18:	681b      	ldr	r3, [r3, #0]
 8009c1a:	430a      	orrs	r2, r1
 8009c1c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8009c1e:	687b      	ldr	r3, [r7, #4]
 8009c20:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009c22:	2204      	movs	r2, #4
 8009c24:	4013      	ands	r3, r2
 8009c26:	d00b      	beq.n	8009c40 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8009c28:	687b      	ldr	r3, [r7, #4]
 8009c2a:	681b      	ldr	r3, [r3, #0]
 8009c2c:	685b      	ldr	r3, [r3, #4]
 8009c2e:	4a34      	ldr	r2, [pc, #208]	@ (8009d00 <UART_AdvFeatureConfig+0x150>)
 8009c30:	4013      	ands	r3, r2
 8009c32:	0019      	movs	r1, r3
 8009c34:	687b      	ldr	r3, [r7, #4]
 8009c36:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8009c38:	687b      	ldr	r3, [r7, #4]
 8009c3a:	681b      	ldr	r3, [r3, #0]
 8009c3c:	430a      	orrs	r2, r1
 8009c3e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8009c40:	687b      	ldr	r3, [r7, #4]
 8009c42:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009c44:	2210      	movs	r2, #16
 8009c46:	4013      	ands	r3, r2
 8009c48:	d00b      	beq.n	8009c62 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8009c4a:	687b      	ldr	r3, [r7, #4]
 8009c4c:	681b      	ldr	r3, [r3, #0]
 8009c4e:	689b      	ldr	r3, [r3, #8]
 8009c50:	4a2c      	ldr	r2, [pc, #176]	@ (8009d04 <UART_AdvFeatureConfig+0x154>)
 8009c52:	4013      	ands	r3, r2
 8009c54:	0019      	movs	r1, r3
 8009c56:	687b      	ldr	r3, [r7, #4]
 8009c58:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8009c5a:	687b      	ldr	r3, [r7, #4]
 8009c5c:	681b      	ldr	r3, [r3, #0]
 8009c5e:	430a      	orrs	r2, r1
 8009c60:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8009c62:	687b      	ldr	r3, [r7, #4]
 8009c64:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009c66:	2220      	movs	r2, #32
 8009c68:	4013      	ands	r3, r2
 8009c6a:	d00b      	beq.n	8009c84 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8009c6c:	687b      	ldr	r3, [r7, #4]
 8009c6e:	681b      	ldr	r3, [r3, #0]
 8009c70:	689b      	ldr	r3, [r3, #8]
 8009c72:	4a25      	ldr	r2, [pc, #148]	@ (8009d08 <UART_AdvFeatureConfig+0x158>)
 8009c74:	4013      	ands	r3, r2
 8009c76:	0019      	movs	r1, r3
 8009c78:	687b      	ldr	r3, [r7, #4]
 8009c7a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8009c7c:	687b      	ldr	r3, [r7, #4]
 8009c7e:	681b      	ldr	r3, [r3, #0]
 8009c80:	430a      	orrs	r2, r1
 8009c82:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8009c84:	687b      	ldr	r3, [r7, #4]
 8009c86:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009c88:	2240      	movs	r2, #64	@ 0x40
 8009c8a:	4013      	ands	r3, r2
 8009c8c:	d01d      	beq.n	8009cca <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8009c8e:	687b      	ldr	r3, [r7, #4]
 8009c90:	681b      	ldr	r3, [r3, #0]
 8009c92:	685b      	ldr	r3, [r3, #4]
 8009c94:	4a1d      	ldr	r2, [pc, #116]	@ (8009d0c <UART_AdvFeatureConfig+0x15c>)
 8009c96:	4013      	ands	r3, r2
 8009c98:	0019      	movs	r1, r3
 8009c9a:	687b      	ldr	r3, [r7, #4]
 8009c9c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8009c9e:	687b      	ldr	r3, [r7, #4]
 8009ca0:	681b      	ldr	r3, [r3, #0]
 8009ca2:	430a      	orrs	r2, r1
 8009ca4:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8009ca6:	687b      	ldr	r3, [r7, #4]
 8009ca8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8009caa:	2380      	movs	r3, #128	@ 0x80
 8009cac:	035b      	lsls	r3, r3, #13
 8009cae:	429a      	cmp	r2, r3
 8009cb0:	d10b      	bne.n	8009cca <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8009cb2:	687b      	ldr	r3, [r7, #4]
 8009cb4:	681b      	ldr	r3, [r3, #0]
 8009cb6:	685b      	ldr	r3, [r3, #4]
 8009cb8:	4a15      	ldr	r2, [pc, #84]	@ (8009d10 <UART_AdvFeatureConfig+0x160>)
 8009cba:	4013      	ands	r3, r2
 8009cbc:	0019      	movs	r1, r3
 8009cbe:	687b      	ldr	r3, [r7, #4]
 8009cc0:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8009cc2:	687b      	ldr	r3, [r7, #4]
 8009cc4:	681b      	ldr	r3, [r3, #0]
 8009cc6:	430a      	orrs	r2, r1
 8009cc8:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8009cca:	687b      	ldr	r3, [r7, #4]
 8009ccc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009cce:	2280      	movs	r2, #128	@ 0x80
 8009cd0:	4013      	ands	r3, r2
 8009cd2:	d00b      	beq.n	8009cec <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8009cd4:	687b      	ldr	r3, [r7, #4]
 8009cd6:	681b      	ldr	r3, [r3, #0]
 8009cd8:	685b      	ldr	r3, [r3, #4]
 8009cda:	4a0e      	ldr	r2, [pc, #56]	@ (8009d14 <UART_AdvFeatureConfig+0x164>)
 8009cdc:	4013      	ands	r3, r2
 8009cde:	0019      	movs	r1, r3
 8009ce0:	687b      	ldr	r3, [r7, #4]
 8009ce2:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8009ce4:	687b      	ldr	r3, [r7, #4]
 8009ce6:	681b      	ldr	r3, [r3, #0]
 8009ce8:	430a      	orrs	r2, r1
 8009cea:	605a      	str	r2, [r3, #4]
  }
}
 8009cec:	46c0      	nop			@ (mov r8, r8)
 8009cee:	46bd      	mov	sp, r7
 8009cf0:	b002      	add	sp, #8
 8009cf2:	bd80      	pop	{r7, pc}
 8009cf4:	ffff7fff 	.word	0xffff7fff
 8009cf8:	fffdffff 	.word	0xfffdffff
 8009cfc:	fffeffff 	.word	0xfffeffff
 8009d00:	fffbffff 	.word	0xfffbffff
 8009d04:	ffffefff 	.word	0xffffefff
 8009d08:	ffffdfff 	.word	0xffffdfff
 8009d0c:	ffefffff 	.word	0xffefffff
 8009d10:	ff9fffff 	.word	0xff9fffff
 8009d14:	fff7ffff 	.word	0xfff7ffff

08009d18 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8009d18:	b580      	push	{r7, lr}
 8009d1a:	b092      	sub	sp, #72	@ 0x48
 8009d1c:	af02      	add	r7, sp, #8
 8009d1e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009d20:	687b      	ldr	r3, [r7, #4]
 8009d22:	2290      	movs	r2, #144	@ 0x90
 8009d24:	2100      	movs	r1, #0
 8009d26:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8009d28:	f7fb fca6 	bl	8005678 <HAL_GetTick>
 8009d2c:	0003      	movs	r3, r0
 8009d2e:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8009d30:	687b      	ldr	r3, [r7, #4]
 8009d32:	681b      	ldr	r3, [r3, #0]
 8009d34:	681b      	ldr	r3, [r3, #0]
 8009d36:	2208      	movs	r2, #8
 8009d38:	4013      	ands	r3, r2
 8009d3a:	2b08      	cmp	r3, #8
 8009d3c:	d12d      	bne.n	8009d9a <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8009d3e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009d40:	2280      	movs	r2, #128	@ 0x80
 8009d42:	0391      	lsls	r1, r2, #14
 8009d44:	6878      	ldr	r0, [r7, #4]
 8009d46:	4a47      	ldr	r2, [pc, #284]	@ (8009e64 <UART_CheckIdleState+0x14c>)
 8009d48:	9200      	str	r2, [sp, #0]
 8009d4a:	2200      	movs	r2, #0
 8009d4c:	f000 f88e 	bl	8009e6c <UART_WaitOnFlagUntilTimeout>
 8009d50:	1e03      	subs	r3, r0, #0
 8009d52:	d022      	beq.n	8009d9a <UART_CheckIdleState+0x82>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8009d54:	f3ef 8310 	mrs	r3, PRIMASK
 8009d58:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 8009d5a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8009d5c:	63bb      	str	r3, [r7, #56]	@ 0x38
 8009d5e:	2301      	movs	r3, #1
 8009d60:	62bb      	str	r3, [r7, #40]	@ 0x28
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009d62:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009d64:	f383 8810 	msr	PRIMASK, r3
}
 8009d68:	46c0      	nop			@ (mov r8, r8)
 8009d6a:	687b      	ldr	r3, [r7, #4]
 8009d6c:	681b      	ldr	r3, [r3, #0]
 8009d6e:	681a      	ldr	r2, [r3, #0]
 8009d70:	687b      	ldr	r3, [r7, #4]
 8009d72:	681b      	ldr	r3, [r3, #0]
 8009d74:	2180      	movs	r1, #128	@ 0x80
 8009d76:	438a      	bics	r2, r1
 8009d78:	601a      	str	r2, [r3, #0]
 8009d7a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009d7c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009d7e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009d80:	f383 8810 	msr	PRIMASK, r3
}
 8009d84:	46c0      	nop			@ (mov r8, r8)

      huart->gState = HAL_UART_STATE_READY;
 8009d86:	687b      	ldr	r3, [r7, #4]
 8009d88:	2288      	movs	r2, #136	@ 0x88
 8009d8a:	2120      	movs	r1, #32
 8009d8c:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 8009d8e:	687b      	ldr	r3, [r7, #4]
 8009d90:	2284      	movs	r2, #132	@ 0x84
 8009d92:	2100      	movs	r1, #0
 8009d94:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8009d96:	2303      	movs	r3, #3
 8009d98:	e060      	b.n	8009e5c <UART_CheckIdleState+0x144>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8009d9a:	687b      	ldr	r3, [r7, #4]
 8009d9c:	681b      	ldr	r3, [r3, #0]
 8009d9e:	681b      	ldr	r3, [r3, #0]
 8009da0:	2204      	movs	r2, #4
 8009da2:	4013      	ands	r3, r2
 8009da4:	2b04      	cmp	r3, #4
 8009da6:	d146      	bne.n	8009e36 <UART_CheckIdleState+0x11e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8009da8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009daa:	2280      	movs	r2, #128	@ 0x80
 8009dac:	03d1      	lsls	r1, r2, #15
 8009dae:	6878      	ldr	r0, [r7, #4]
 8009db0:	4a2c      	ldr	r2, [pc, #176]	@ (8009e64 <UART_CheckIdleState+0x14c>)
 8009db2:	9200      	str	r2, [sp, #0]
 8009db4:	2200      	movs	r2, #0
 8009db6:	f000 f859 	bl	8009e6c <UART_WaitOnFlagUntilTimeout>
 8009dba:	1e03      	subs	r3, r0, #0
 8009dbc:	d03b      	beq.n	8009e36 <UART_CheckIdleState+0x11e>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8009dbe:	f3ef 8310 	mrs	r3, PRIMASK
 8009dc2:	60fb      	str	r3, [r7, #12]
  return(result);
 8009dc4:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8009dc6:	637b      	str	r3, [r7, #52]	@ 0x34
 8009dc8:	2301      	movs	r3, #1
 8009dca:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009dcc:	693b      	ldr	r3, [r7, #16]
 8009dce:	f383 8810 	msr	PRIMASK, r3
}
 8009dd2:	46c0      	nop			@ (mov r8, r8)
 8009dd4:	687b      	ldr	r3, [r7, #4]
 8009dd6:	681b      	ldr	r3, [r3, #0]
 8009dd8:	681a      	ldr	r2, [r3, #0]
 8009dda:	687b      	ldr	r3, [r7, #4]
 8009ddc:	681b      	ldr	r3, [r3, #0]
 8009dde:	4922      	ldr	r1, [pc, #136]	@ (8009e68 <UART_CheckIdleState+0x150>)
 8009de0:	400a      	ands	r2, r1
 8009de2:	601a      	str	r2, [r3, #0]
 8009de4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009de6:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009de8:	697b      	ldr	r3, [r7, #20]
 8009dea:	f383 8810 	msr	PRIMASK, r3
}
 8009dee:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8009df0:	f3ef 8310 	mrs	r3, PRIMASK
 8009df4:	61bb      	str	r3, [r7, #24]
  return(result);
 8009df6:	69bb      	ldr	r3, [r7, #24]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009df8:	633b      	str	r3, [r7, #48]	@ 0x30
 8009dfa:	2301      	movs	r3, #1
 8009dfc:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009dfe:	69fb      	ldr	r3, [r7, #28]
 8009e00:	f383 8810 	msr	PRIMASK, r3
}
 8009e04:	46c0      	nop			@ (mov r8, r8)
 8009e06:	687b      	ldr	r3, [r7, #4]
 8009e08:	681b      	ldr	r3, [r3, #0]
 8009e0a:	689a      	ldr	r2, [r3, #8]
 8009e0c:	687b      	ldr	r3, [r7, #4]
 8009e0e:	681b      	ldr	r3, [r3, #0]
 8009e10:	2101      	movs	r1, #1
 8009e12:	438a      	bics	r2, r1
 8009e14:	609a      	str	r2, [r3, #8]
 8009e16:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009e18:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009e1a:	6a3b      	ldr	r3, [r7, #32]
 8009e1c:	f383 8810 	msr	PRIMASK, r3
}
 8009e20:	46c0      	nop			@ (mov r8, r8)

      huart->RxState = HAL_UART_STATE_READY;
 8009e22:	687b      	ldr	r3, [r7, #4]
 8009e24:	228c      	movs	r2, #140	@ 0x8c
 8009e26:	2120      	movs	r1, #32
 8009e28:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 8009e2a:	687b      	ldr	r3, [r7, #4]
 8009e2c:	2284      	movs	r2, #132	@ 0x84
 8009e2e:	2100      	movs	r1, #0
 8009e30:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8009e32:	2303      	movs	r3, #3
 8009e34:	e012      	b.n	8009e5c <UART_CheckIdleState+0x144>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8009e36:	687b      	ldr	r3, [r7, #4]
 8009e38:	2288      	movs	r2, #136	@ 0x88
 8009e3a:	2120      	movs	r1, #32
 8009e3c:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_READY;
 8009e3e:	687b      	ldr	r3, [r7, #4]
 8009e40:	228c      	movs	r2, #140	@ 0x8c
 8009e42:	2120      	movs	r1, #32
 8009e44:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009e46:	687b      	ldr	r3, [r7, #4]
 8009e48:	2200      	movs	r2, #0
 8009e4a:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8009e4c:	687b      	ldr	r3, [r7, #4]
 8009e4e:	2200      	movs	r2, #0
 8009e50:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8009e52:	687b      	ldr	r3, [r7, #4]
 8009e54:	2284      	movs	r2, #132	@ 0x84
 8009e56:	2100      	movs	r1, #0
 8009e58:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8009e5a:	2300      	movs	r3, #0
}
 8009e5c:	0018      	movs	r0, r3
 8009e5e:	46bd      	mov	sp, r7
 8009e60:	b010      	add	sp, #64	@ 0x40
 8009e62:	bd80      	pop	{r7, pc}
 8009e64:	01ffffff 	.word	0x01ffffff
 8009e68:	fffffedf 	.word	0xfffffedf

08009e6c <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8009e6c:	b580      	push	{r7, lr}
 8009e6e:	b084      	sub	sp, #16
 8009e70:	af00      	add	r7, sp, #0
 8009e72:	60f8      	str	r0, [r7, #12]
 8009e74:	60b9      	str	r1, [r7, #8]
 8009e76:	603b      	str	r3, [r7, #0]
 8009e78:	1dfb      	adds	r3, r7, #7
 8009e7a:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009e7c:	e051      	b.n	8009f22 <UART_WaitOnFlagUntilTimeout+0xb6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8009e7e:	69bb      	ldr	r3, [r7, #24]
 8009e80:	3301      	adds	r3, #1
 8009e82:	d04e      	beq.n	8009f22 <UART_WaitOnFlagUntilTimeout+0xb6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009e84:	f7fb fbf8 	bl	8005678 <HAL_GetTick>
 8009e88:	0002      	movs	r2, r0
 8009e8a:	683b      	ldr	r3, [r7, #0]
 8009e8c:	1ad3      	subs	r3, r2, r3
 8009e8e:	69ba      	ldr	r2, [r7, #24]
 8009e90:	429a      	cmp	r2, r3
 8009e92:	d302      	bcc.n	8009e9a <UART_WaitOnFlagUntilTimeout+0x2e>
 8009e94:	69bb      	ldr	r3, [r7, #24]
 8009e96:	2b00      	cmp	r3, #0
 8009e98:	d101      	bne.n	8009e9e <UART_WaitOnFlagUntilTimeout+0x32>
      {

        return HAL_TIMEOUT;
 8009e9a:	2303      	movs	r3, #3
 8009e9c:	e051      	b.n	8009f42 <UART_WaitOnFlagUntilTimeout+0xd6>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8009e9e:	68fb      	ldr	r3, [r7, #12]
 8009ea0:	681b      	ldr	r3, [r3, #0]
 8009ea2:	681b      	ldr	r3, [r3, #0]
 8009ea4:	2204      	movs	r2, #4
 8009ea6:	4013      	ands	r3, r2
 8009ea8:	d03b      	beq.n	8009f22 <UART_WaitOnFlagUntilTimeout+0xb6>
 8009eaa:	68bb      	ldr	r3, [r7, #8]
 8009eac:	2b80      	cmp	r3, #128	@ 0x80
 8009eae:	d038      	beq.n	8009f22 <UART_WaitOnFlagUntilTimeout+0xb6>
 8009eb0:	68bb      	ldr	r3, [r7, #8]
 8009eb2:	2b40      	cmp	r3, #64	@ 0x40
 8009eb4:	d035      	beq.n	8009f22 <UART_WaitOnFlagUntilTimeout+0xb6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8009eb6:	68fb      	ldr	r3, [r7, #12]
 8009eb8:	681b      	ldr	r3, [r3, #0]
 8009eba:	69db      	ldr	r3, [r3, #28]
 8009ebc:	2208      	movs	r2, #8
 8009ebe:	4013      	ands	r3, r2
 8009ec0:	2b08      	cmp	r3, #8
 8009ec2:	d111      	bne.n	8009ee8 <UART_WaitOnFlagUntilTimeout+0x7c>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8009ec4:	68fb      	ldr	r3, [r7, #12]
 8009ec6:	681b      	ldr	r3, [r3, #0]
 8009ec8:	2208      	movs	r2, #8
 8009eca:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8009ecc:	68fb      	ldr	r3, [r7, #12]
 8009ece:	0018      	movs	r0, r3
 8009ed0:	f000 f83c 	bl	8009f4c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8009ed4:	68fb      	ldr	r3, [r7, #12]
 8009ed6:	2290      	movs	r2, #144	@ 0x90
 8009ed8:	2108      	movs	r1, #8
 8009eda:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8009edc:	68fb      	ldr	r3, [r7, #12]
 8009ede:	2284      	movs	r2, #132	@ 0x84
 8009ee0:	2100      	movs	r1, #0
 8009ee2:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 8009ee4:	2301      	movs	r3, #1
 8009ee6:	e02c      	b.n	8009f42 <UART_WaitOnFlagUntilTimeout+0xd6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8009ee8:	68fb      	ldr	r3, [r7, #12]
 8009eea:	681b      	ldr	r3, [r3, #0]
 8009eec:	69da      	ldr	r2, [r3, #28]
 8009eee:	2380      	movs	r3, #128	@ 0x80
 8009ef0:	011b      	lsls	r3, r3, #4
 8009ef2:	401a      	ands	r2, r3
 8009ef4:	2380      	movs	r3, #128	@ 0x80
 8009ef6:	011b      	lsls	r3, r3, #4
 8009ef8:	429a      	cmp	r2, r3
 8009efa:	d112      	bne.n	8009f22 <UART_WaitOnFlagUntilTimeout+0xb6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8009efc:	68fb      	ldr	r3, [r7, #12]
 8009efe:	681b      	ldr	r3, [r3, #0]
 8009f00:	2280      	movs	r2, #128	@ 0x80
 8009f02:	0112      	lsls	r2, r2, #4
 8009f04:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8009f06:	68fb      	ldr	r3, [r7, #12]
 8009f08:	0018      	movs	r0, r3
 8009f0a:	f000 f81f 	bl	8009f4c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8009f0e:	68fb      	ldr	r3, [r7, #12]
 8009f10:	2290      	movs	r2, #144	@ 0x90
 8009f12:	2120      	movs	r1, #32
 8009f14:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8009f16:	68fb      	ldr	r3, [r7, #12]
 8009f18:	2284      	movs	r2, #132	@ 0x84
 8009f1a:	2100      	movs	r1, #0
 8009f1c:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 8009f1e:	2303      	movs	r3, #3
 8009f20:	e00f      	b.n	8009f42 <UART_WaitOnFlagUntilTimeout+0xd6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009f22:	68fb      	ldr	r3, [r7, #12]
 8009f24:	681b      	ldr	r3, [r3, #0]
 8009f26:	69db      	ldr	r3, [r3, #28]
 8009f28:	68ba      	ldr	r2, [r7, #8]
 8009f2a:	4013      	ands	r3, r2
 8009f2c:	68ba      	ldr	r2, [r7, #8]
 8009f2e:	1ad3      	subs	r3, r2, r3
 8009f30:	425a      	negs	r2, r3
 8009f32:	4153      	adcs	r3, r2
 8009f34:	b2db      	uxtb	r3, r3
 8009f36:	001a      	movs	r2, r3
 8009f38:	1dfb      	adds	r3, r7, #7
 8009f3a:	781b      	ldrb	r3, [r3, #0]
 8009f3c:	429a      	cmp	r2, r3
 8009f3e:	d09e      	beq.n	8009e7e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8009f40:	2300      	movs	r3, #0
}
 8009f42:	0018      	movs	r0, r3
 8009f44:	46bd      	mov	sp, r7
 8009f46:	b004      	add	sp, #16
 8009f48:	bd80      	pop	{r7, pc}
	...

08009f4c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8009f4c:	b580      	push	{r7, lr}
 8009f4e:	b08e      	sub	sp, #56	@ 0x38
 8009f50:	af00      	add	r7, sp, #0
 8009f52:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8009f54:	f3ef 8310 	mrs	r3, PRIMASK
 8009f58:	617b      	str	r3, [r7, #20]
  return(result);
 8009f5a:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8009f5c:	637b      	str	r3, [r7, #52]	@ 0x34
 8009f5e:	2301      	movs	r3, #1
 8009f60:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009f62:	69bb      	ldr	r3, [r7, #24]
 8009f64:	f383 8810 	msr	PRIMASK, r3
}
 8009f68:	46c0      	nop			@ (mov r8, r8)
 8009f6a:	687b      	ldr	r3, [r7, #4]
 8009f6c:	681b      	ldr	r3, [r3, #0]
 8009f6e:	681a      	ldr	r2, [r3, #0]
 8009f70:	687b      	ldr	r3, [r7, #4]
 8009f72:	681b      	ldr	r3, [r3, #0]
 8009f74:	4926      	ldr	r1, [pc, #152]	@ (800a010 <UART_EndRxTransfer+0xc4>)
 8009f76:	400a      	ands	r2, r1
 8009f78:	601a      	str	r2, [r3, #0]
 8009f7a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009f7c:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009f7e:	69fb      	ldr	r3, [r7, #28]
 8009f80:	f383 8810 	msr	PRIMASK, r3
}
 8009f84:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8009f86:	f3ef 8310 	mrs	r3, PRIMASK
 8009f8a:	623b      	str	r3, [r7, #32]
  return(result);
 8009f8c:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8009f8e:	633b      	str	r3, [r7, #48]	@ 0x30
 8009f90:	2301      	movs	r3, #1
 8009f92:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009f94:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009f96:	f383 8810 	msr	PRIMASK, r3
}
 8009f9a:	46c0      	nop			@ (mov r8, r8)
 8009f9c:	687b      	ldr	r3, [r7, #4]
 8009f9e:	681b      	ldr	r3, [r3, #0]
 8009fa0:	689a      	ldr	r2, [r3, #8]
 8009fa2:	687b      	ldr	r3, [r7, #4]
 8009fa4:	681b      	ldr	r3, [r3, #0]
 8009fa6:	491b      	ldr	r1, [pc, #108]	@ (800a014 <UART_EndRxTransfer+0xc8>)
 8009fa8:	400a      	ands	r2, r1
 8009faa:	609a      	str	r2, [r3, #8]
 8009fac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009fae:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009fb0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009fb2:	f383 8810 	msr	PRIMASK, r3
}
 8009fb6:	46c0      	nop			@ (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009fb8:	687b      	ldr	r3, [r7, #4]
 8009fba:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009fbc:	2b01      	cmp	r3, #1
 8009fbe:	d118      	bne.n	8009ff2 <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8009fc0:	f3ef 8310 	mrs	r3, PRIMASK
 8009fc4:	60bb      	str	r3, [r7, #8]
  return(result);
 8009fc6:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009fc8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8009fca:	2301      	movs	r3, #1
 8009fcc:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009fce:	68fb      	ldr	r3, [r7, #12]
 8009fd0:	f383 8810 	msr	PRIMASK, r3
}
 8009fd4:	46c0      	nop			@ (mov r8, r8)
 8009fd6:	687b      	ldr	r3, [r7, #4]
 8009fd8:	681b      	ldr	r3, [r3, #0]
 8009fda:	681a      	ldr	r2, [r3, #0]
 8009fdc:	687b      	ldr	r3, [r7, #4]
 8009fde:	681b      	ldr	r3, [r3, #0]
 8009fe0:	2110      	movs	r1, #16
 8009fe2:	438a      	bics	r2, r1
 8009fe4:	601a      	str	r2, [r3, #0]
 8009fe6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009fe8:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009fea:	693b      	ldr	r3, [r7, #16]
 8009fec:	f383 8810 	msr	PRIMASK, r3
}
 8009ff0:	46c0      	nop			@ (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8009ff2:	687b      	ldr	r3, [r7, #4]
 8009ff4:	228c      	movs	r2, #140	@ 0x8c
 8009ff6:	2120      	movs	r1, #32
 8009ff8:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009ffa:	687b      	ldr	r3, [r7, #4]
 8009ffc:	2200      	movs	r2, #0
 8009ffe:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800a000:	687b      	ldr	r3, [r7, #4]
 800a002:	2200      	movs	r2, #0
 800a004:	675a      	str	r2, [r3, #116]	@ 0x74
}
 800a006:	46c0      	nop			@ (mov r8, r8)
 800a008:	46bd      	mov	sp, r7
 800a00a:	b00e      	add	sp, #56	@ 0x38
 800a00c:	bd80      	pop	{r7, pc}
 800a00e:	46c0      	nop			@ (mov r8, r8)
 800a010:	fffffedf 	.word	0xfffffedf
 800a014:	effffffe 	.word	0xeffffffe

0800a018 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800a018:	b580      	push	{r7, lr}
 800a01a:	b084      	sub	sp, #16
 800a01c:	af00      	add	r7, sp, #0
 800a01e:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800a020:	687b      	ldr	r3, [r7, #4]
 800a022:	2284      	movs	r2, #132	@ 0x84
 800a024:	5c9b      	ldrb	r3, [r3, r2]
 800a026:	2b01      	cmp	r3, #1
 800a028:	d101      	bne.n	800a02e <HAL_UARTEx_DisableFifoMode+0x16>
 800a02a:	2302      	movs	r3, #2
 800a02c:	e027      	b.n	800a07e <HAL_UARTEx_DisableFifoMode+0x66>
 800a02e:	687b      	ldr	r3, [r7, #4]
 800a030:	2284      	movs	r2, #132	@ 0x84
 800a032:	2101      	movs	r1, #1
 800a034:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 800a036:	687b      	ldr	r3, [r7, #4]
 800a038:	2288      	movs	r2, #136	@ 0x88
 800a03a:	2124      	movs	r1, #36	@ 0x24
 800a03c:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800a03e:	687b      	ldr	r3, [r7, #4]
 800a040:	681b      	ldr	r3, [r3, #0]
 800a042:	681b      	ldr	r3, [r3, #0]
 800a044:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800a046:	687b      	ldr	r3, [r7, #4]
 800a048:	681b      	ldr	r3, [r3, #0]
 800a04a:	681a      	ldr	r2, [r3, #0]
 800a04c:	687b      	ldr	r3, [r7, #4]
 800a04e:	681b      	ldr	r3, [r3, #0]
 800a050:	2101      	movs	r1, #1
 800a052:	438a      	bics	r2, r1
 800a054:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800a056:	68fb      	ldr	r3, [r7, #12]
 800a058:	4a0b      	ldr	r2, [pc, #44]	@ (800a088 <HAL_UARTEx_DisableFifoMode+0x70>)
 800a05a:	4013      	ands	r3, r2
 800a05c:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800a05e:	687b      	ldr	r3, [r7, #4]
 800a060:	2200      	movs	r2, #0
 800a062:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800a064:	687b      	ldr	r3, [r7, #4]
 800a066:	681b      	ldr	r3, [r3, #0]
 800a068:	68fa      	ldr	r2, [r7, #12]
 800a06a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800a06c:	687b      	ldr	r3, [r7, #4]
 800a06e:	2288      	movs	r2, #136	@ 0x88
 800a070:	2120      	movs	r1, #32
 800a072:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800a074:	687b      	ldr	r3, [r7, #4]
 800a076:	2284      	movs	r2, #132	@ 0x84
 800a078:	2100      	movs	r1, #0
 800a07a:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800a07c:	2300      	movs	r3, #0
}
 800a07e:	0018      	movs	r0, r3
 800a080:	46bd      	mov	sp, r7
 800a082:	b004      	add	sp, #16
 800a084:	bd80      	pop	{r7, pc}
 800a086:	46c0      	nop			@ (mov r8, r8)
 800a088:	dfffffff 	.word	0xdfffffff

0800a08c <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800a08c:	b580      	push	{r7, lr}
 800a08e:	b084      	sub	sp, #16
 800a090:	af00      	add	r7, sp, #0
 800a092:	6078      	str	r0, [r7, #4]
 800a094:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800a096:	687b      	ldr	r3, [r7, #4]
 800a098:	2284      	movs	r2, #132	@ 0x84
 800a09a:	5c9b      	ldrb	r3, [r3, r2]
 800a09c:	2b01      	cmp	r3, #1
 800a09e:	d101      	bne.n	800a0a4 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800a0a0:	2302      	movs	r3, #2
 800a0a2:	e02e      	b.n	800a102 <HAL_UARTEx_SetTxFifoThreshold+0x76>
 800a0a4:	687b      	ldr	r3, [r7, #4]
 800a0a6:	2284      	movs	r2, #132	@ 0x84
 800a0a8:	2101      	movs	r1, #1
 800a0aa:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 800a0ac:	687b      	ldr	r3, [r7, #4]
 800a0ae:	2288      	movs	r2, #136	@ 0x88
 800a0b0:	2124      	movs	r1, #36	@ 0x24
 800a0b2:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800a0b4:	687b      	ldr	r3, [r7, #4]
 800a0b6:	681b      	ldr	r3, [r3, #0]
 800a0b8:	681b      	ldr	r3, [r3, #0]
 800a0ba:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800a0bc:	687b      	ldr	r3, [r7, #4]
 800a0be:	681b      	ldr	r3, [r3, #0]
 800a0c0:	681a      	ldr	r2, [r3, #0]
 800a0c2:	687b      	ldr	r3, [r7, #4]
 800a0c4:	681b      	ldr	r3, [r3, #0]
 800a0c6:	2101      	movs	r1, #1
 800a0c8:	438a      	bics	r2, r1
 800a0ca:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800a0cc:	687b      	ldr	r3, [r7, #4]
 800a0ce:	681b      	ldr	r3, [r3, #0]
 800a0d0:	689b      	ldr	r3, [r3, #8]
 800a0d2:	00db      	lsls	r3, r3, #3
 800a0d4:	08d9      	lsrs	r1, r3, #3
 800a0d6:	687b      	ldr	r3, [r7, #4]
 800a0d8:	681b      	ldr	r3, [r3, #0]
 800a0da:	683a      	ldr	r2, [r7, #0]
 800a0dc:	430a      	orrs	r2, r1
 800a0de:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800a0e0:	687b      	ldr	r3, [r7, #4]
 800a0e2:	0018      	movs	r0, r3
 800a0e4:	f000 f854 	bl	800a190 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800a0e8:	687b      	ldr	r3, [r7, #4]
 800a0ea:	681b      	ldr	r3, [r3, #0]
 800a0ec:	68fa      	ldr	r2, [r7, #12]
 800a0ee:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800a0f0:	687b      	ldr	r3, [r7, #4]
 800a0f2:	2288      	movs	r2, #136	@ 0x88
 800a0f4:	2120      	movs	r1, #32
 800a0f6:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800a0f8:	687b      	ldr	r3, [r7, #4]
 800a0fa:	2284      	movs	r2, #132	@ 0x84
 800a0fc:	2100      	movs	r1, #0
 800a0fe:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800a100:	2300      	movs	r3, #0
}
 800a102:	0018      	movs	r0, r3
 800a104:	46bd      	mov	sp, r7
 800a106:	b004      	add	sp, #16
 800a108:	bd80      	pop	{r7, pc}
	...

0800a10c <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800a10c:	b580      	push	{r7, lr}
 800a10e:	b084      	sub	sp, #16
 800a110:	af00      	add	r7, sp, #0
 800a112:	6078      	str	r0, [r7, #4]
 800a114:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800a116:	687b      	ldr	r3, [r7, #4]
 800a118:	2284      	movs	r2, #132	@ 0x84
 800a11a:	5c9b      	ldrb	r3, [r3, r2]
 800a11c:	2b01      	cmp	r3, #1
 800a11e:	d101      	bne.n	800a124 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800a120:	2302      	movs	r3, #2
 800a122:	e02f      	b.n	800a184 <HAL_UARTEx_SetRxFifoThreshold+0x78>
 800a124:	687b      	ldr	r3, [r7, #4]
 800a126:	2284      	movs	r2, #132	@ 0x84
 800a128:	2101      	movs	r1, #1
 800a12a:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 800a12c:	687b      	ldr	r3, [r7, #4]
 800a12e:	2288      	movs	r2, #136	@ 0x88
 800a130:	2124      	movs	r1, #36	@ 0x24
 800a132:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800a134:	687b      	ldr	r3, [r7, #4]
 800a136:	681b      	ldr	r3, [r3, #0]
 800a138:	681b      	ldr	r3, [r3, #0]
 800a13a:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800a13c:	687b      	ldr	r3, [r7, #4]
 800a13e:	681b      	ldr	r3, [r3, #0]
 800a140:	681a      	ldr	r2, [r3, #0]
 800a142:	687b      	ldr	r3, [r7, #4]
 800a144:	681b      	ldr	r3, [r3, #0]
 800a146:	2101      	movs	r1, #1
 800a148:	438a      	bics	r2, r1
 800a14a:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800a14c:	687b      	ldr	r3, [r7, #4]
 800a14e:	681b      	ldr	r3, [r3, #0]
 800a150:	689b      	ldr	r3, [r3, #8]
 800a152:	4a0e      	ldr	r2, [pc, #56]	@ (800a18c <HAL_UARTEx_SetRxFifoThreshold+0x80>)
 800a154:	4013      	ands	r3, r2
 800a156:	0019      	movs	r1, r3
 800a158:	687b      	ldr	r3, [r7, #4]
 800a15a:	681b      	ldr	r3, [r3, #0]
 800a15c:	683a      	ldr	r2, [r7, #0]
 800a15e:	430a      	orrs	r2, r1
 800a160:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800a162:	687b      	ldr	r3, [r7, #4]
 800a164:	0018      	movs	r0, r3
 800a166:	f000 f813 	bl	800a190 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800a16a:	687b      	ldr	r3, [r7, #4]
 800a16c:	681b      	ldr	r3, [r3, #0]
 800a16e:	68fa      	ldr	r2, [r7, #12]
 800a170:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800a172:	687b      	ldr	r3, [r7, #4]
 800a174:	2288      	movs	r2, #136	@ 0x88
 800a176:	2120      	movs	r1, #32
 800a178:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800a17a:	687b      	ldr	r3, [r7, #4]
 800a17c:	2284      	movs	r2, #132	@ 0x84
 800a17e:	2100      	movs	r1, #0
 800a180:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800a182:	2300      	movs	r3, #0
}
 800a184:	0018      	movs	r0, r3
 800a186:	46bd      	mov	sp, r7
 800a188:	b004      	add	sp, #16
 800a18a:	bd80      	pop	{r7, pc}
 800a18c:	f1ffffff 	.word	0xf1ffffff

0800a190 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800a190:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a192:	b085      	sub	sp, #20
 800a194:	af00      	add	r7, sp, #0
 800a196:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800a198:	687b      	ldr	r3, [r7, #4]
 800a19a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800a19c:	2b00      	cmp	r3, #0
 800a19e:	d108      	bne.n	800a1b2 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800a1a0:	687b      	ldr	r3, [r7, #4]
 800a1a2:	226a      	movs	r2, #106	@ 0x6a
 800a1a4:	2101      	movs	r1, #1
 800a1a6:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = 1U;
 800a1a8:	687b      	ldr	r3, [r7, #4]
 800a1aa:	2268      	movs	r2, #104	@ 0x68
 800a1ac:	2101      	movs	r1, #1
 800a1ae:	5299      	strh	r1, [r3, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800a1b0:	e043      	b.n	800a23a <UARTEx_SetNbDataToProcess+0xaa>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800a1b2:	260f      	movs	r6, #15
 800a1b4:	19bb      	adds	r3, r7, r6
 800a1b6:	2208      	movs	r2, #8
 800a1b8:	701a      	strb	r2, [r3, #0]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800a1ba:	200e      	movs	r0, #14
 800a1bc:	183b      	adds	r3, r7, r0
 800a1be:	2208      	movs	r2, #8
 800a1c0:	701a      	strb	r2, [r3, #0]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800a1c2:	687b      	ldr	r3, [r7, #4]
 800a1c4:	681b      	ldr	r3, [r3, #0]
 800a1c6:	689b      	ldr	r3, [r3, #8]
 800a1c8:	0e5b      	lsrs	r3, r3, #25
 800a1ca:	b2da      	uxtb	r2, r3
 800a1cc:	240d      	movs	r4, #13
 800a1ce:	193b      	adds	r3, r7, r4
 800a1d0:	2107      	movs	r1, #7
 800a1d2:	400a      	ands	r2, r1
 800a1d4:	701a      	strb	r2, [r3, #0]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800a1d6:	687b      	ldr	r3, [r7, #4]
 800a1d8:	681b      	ldr	r3, [r3, #0]
 800a1da:	689b      	ldr	r3, [r3, #8]
 800a1dc:	0f5b      	lsrs	r3, r3, #29
 800a1de:	b2da      	uxtb	r2, r3
 800a1e0:	250c      	movs	r5, #12
 800a1e2:	197b      	adds	r3, r7, r5
 800a1e4:	2107      	movs	r1, #7
 800a1e6:	400a      	ands	r2, r1
 800a1e8:	701a      	strb	r2, [r3, #0]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800a1ea:	183b      	adds	r3, r7, r0
 800a1ec:	781b      	ldrb	r3, [r3, #0]
 800a1ee:	197a      	adds	r2, r7, r5
 800a1f0:	7812      	ldrb	r2, [r2, #0]
 800a1f2:	4914      	ldr	r1, [pc, #80]	@ (800a244 <UARTEx_SetNbDataToProcess+0xb4>)
 800a1f4:	5c8a      	ldrb	r2, [r1, r2]
 800a1f6:	435a      	muls	r2, r3
 800a1f8:	0010      	movs	r0, r2
                               (uint16_t)denominator[tx_fifo_threshold];
 800a1fa:	197b      	adds	r3, r7, r5
 800a1fc:	781b      	ldrb	r3, [r3, #0]
 800a1fe:	4a12      	ldr	r2, [pc, #72]	@ (800a248 <UARTEx_SetNbDataToProcess+0xb8>)
 800a200:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800a202:	0019      	movs	r1, r3
 800a204:	f7f6 f81c 	bl	8000240 <__divsi3>
 800a208:	0003      	movs	r3, r0
 800a20a:	b299      	uxth	r1, r3
 800a20c:	687b      	ldr	r3, [r7, #4]
 800a20e:	226a      	movs	r2, #106	@ 0x6a
 800a210:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800a212:	19bb      	adds	r3, r7, r6
 800a214:	781b      	ldrb	r3, [r3, #0]
 800a216:	193a      	adds	r2, r7, r4
 800a218:	7812      	ldrb	r2, [r2, #0]
 800a21a:	490a      	ldr	r1, [pc, #40]	@ (800a244 <UARTEx_SetNbDataToProcess+0xb4>)
 800a21c:	5c8a      	ldrb	r2, [r1, r2]
 800a21e:	435a      	muls	r2, r3
 800a220:	0010      	movs	r0, r2
                               (uint16_t)denominator[rx_fifo_threshold];
 800a222:	193b      	adds	r3, r7, r4
 800a224:	781b      	ldrb	r3, [r3, #0]
 800a226:	4a08      	ldr	r2, [pc, #32]	@ (800a248 <UARTEx_SetNbDataToProcess+0xb8>)
 800a228:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800a22a:	0019      	movs	r1, r3
 800a22c:	f7f6 f808 	bl	8000240 <__divsi3>
 800a230:	0003      	movs	r3, r0
 800a232:	b299      	uxth	r1, r3
 800a234:	687b      	ldr	r3, [r7, #4]
 800a236:	2268      	movs	r2, #104	@ 0x68
 800a238:	5299      	strh	r1, [r3, r2]
}
 800a23a:	46c0      	nop			@ (mov r8, r8)
 800a23c:	46bd      	mov	sp, r7
 800a23e:	b005      	add	sp, #20
 800a240:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a242:	46c0      	nop			@ (mov r8, r8)
 800a244:	0800b86c 	.word	0x0800b86c
 800a248:	0800b874 	.word	0x0800b874

0800a24c <_strtol_l.constprop.0>:
 800a24c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a24e:	b085      	sub	sp, #20
 800a250:	0017      	movs	r7, r2
 800a252:	001e      	movs	r6, r3
 800a254:	9003      	str	r0, [sp, #12]
 800a256:	9101      	str	r1, [sp, #4]
 800a258:	2b24      	cmp	r3, #36	@ 0x24
 800a25a:	d844      	bhi.n	800a2e6 <_strtol_l.constprop.0+0x9a>
 800a25c:	000c      	movs	r4, r1
 800a25e:	2b01      	cmp	r3, #1
 800a260:	d041      	beq.n	800a2e6 <_strtol_l.constprop.0+0x9a>
 800a262:	4b3d      	ldr	r3, [pc, #244]	@ (800a358 <_strtol_l.constprop.0+0x10c>)
 800a264:	2208      	movs	r2, #8
 800a266:	469c      	mov	ip, r3
 800a268:	0023      	movs	r3, r4
 800a26a:	4661      	mov	r1, ip
 800a26c:	781d      	ldrb	r5, [r3, #0]
 800a26e:	3401      	adds	r4, #1
 800a270:	5d48      	ldrb	r0, [r1, r5]
 800a272:	0001      	movs	r1, r0
 800a274:	4011      	ands	r1, r2
 800a276:	4210      	tst	r0, r2
 800a278:	d1f6      	bne.n	800a268 <_strtol_l.constprop.0+0x1c>
 800a27a:	2d2d      	cmp	r5, #45	@ 0x2d
 800a27c:	d13a      	bne.n	800a2f4 <_strtol_l.constprop.0+0xa8>
 800a27e:	7825      	ldrb	r5, [r4, #0]
 800a280:	1c9c      	adds	r4, r3, #2
 800a282:	2301      	movs	r3, #1
 800a284:	9300      	str	r3, [sp, #0]
 800a286:	2210      	movs	r2, #16
 800a288:	0033      	movs	r3, r6
 800a28a:	4393      	bics	r3, r2
 800a28c:	d109      	bne.n	800a2a2 <_strtol_l.constprop.0+0x56>
 800a28e:	2d30      	cmp	r5, #48	@ 0x30
 800a290:	d136      	bne.n	800a300 <_strtol_l.constprop.0+0xb4>
 800a292:	2120      	movs	r1, #32
 800a294:	7823      	ldrb	r3, [r4, #0]
 800a296:	438b      	bics	r3, r1
 800a298:	2b58      	cmp	r3, #88	@ 0x58
 800a29a:	d131      	bne.n	800a300 <_strtol_l.constprop.0+0xb4>
 800a29c:	0016      	movs	r6, r2
 800a29e:	7865      	ldrb	r5, [r4, #1]
 800a2a0:	3402      	adds	r4, #2
 800a2a2:	4a2e      	ldr	r2, [pc, #184]	@ (800a35c <_strtol_l.constprop.0+0x110>)
 800a2a4:	9b00      	ldr	r3, [sp, #0]
 800a2a6:	4694      	mov	ip, r2
 800a2a8:	4463      	add	r3, ip
 800a2aa:	0031      	movs	r1, r6
 800a2ac:	0018      	movs	r0, r3
 800a2ae:	9302      	str	r3, [sp, #8]
 800a2b0:	f7f5 ffc2 	bl	8000238 <__aeabi_uidivmod>
 800a2b4:	2200      	movs	r2, #0
 800a2b6:	4684      	mov	ip, r0
 800a2b8:	0010      	movs	r0, r2
 800a2ba:	002b      	movs	r3, r5
 800a2bc:	3b30      	subs	r3, #48	@ 0x30
 800a2be:	2b09      	cmp	r3, #9
 800a2c0:	d825      	bhi.n	800a30e <_strtol_l.constprop.0+0xc2>
 800a2c2:	001d      	movs	r5, r3
 800a2c4:	42ae      	cmp	r6, r5
 800a2c6:	dd31      	ble.n	800a32c <_strtol_l.constprop.0+0xe0>
 800a2c8:	1c53      	adds	r3, r2, #1
 800a2ca:	d009      	beq.n	800a2e0 <_strtol_l.constprop.0+0x94>
 800a2cc:	2201      	movs	r2, #1
 800a2ce:	4252      	negs	r2, r2
 800a2d0:	4584      	cmp	ip, r0
 800a2d2:	d305      	bcc.n	800a2e0 <_strtol_l.constprop.0+0x94>
 800a2d4:	d101      	bne.n	800a2da <_strtol_l.constprop.0+0x8e>
 800a2d6:	42a9      	cmp	r1, r5
 800a2d8:	db25      	blt.n	800a326 <_strtol_l.constprop.0+0xda>
 800a2da:	2201      	movs	r2, #1
 800a2dc:	4370      	muls	r0, r6
 800a2de:	1828      	adds	r0, r5, r0
 800a2e0:	7825      	ldrb	r5, [r4, #0]
 800a2e2:	3401      	adds	r4, #1
 800a2e4:	e7e9      	b.n	800a2ba <_strtol_l.constprop.0+0x6e>
 800a2e6:	f000 f86f 	bl	800a3c8 <__errno>
 800a2ea:	2316      	movs	r3, #22
 800a2ec:	6003      	str	r3, [r0, #0]
 800a2ee:	2000      	movs	r0, #0
 800a2f0:	b005      	add	sp, #20
 800a2f2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a2f4:	9100      	str	r1, [sp, #0]
 800a2f6:	2d2b      	cmp	r5, #43	@ 0x2b
 800a2f8:	d1c5      	bne.n	800a286 <_strtol_l.constprop.0+0x3a>
 800a2fa:	7825      	ldrb	r5, [r4, #0]
 800a2fc:	1c9c      	adds	r4, r3, #2
 800a2fe:	e7c2      	b.n	800a286 <_strtol_l.constprop.0+0x3a>
 800a300:	2e00      	cmp	r6, #0
 800a302:	d1ce      	bne.n	800a2a2 <_strtol_l.constprop.0+0x56>
 800a304:	3608      	adds	r6, #8
 800a306:	2d30      	cmp	r5, #48	@ 0x30
 800a308:	d0cb      	beq.n	800a2a2 <_strtol_l.constprop.0+0x56>
 800a30a:	3602      	adds	r6, #2
 800a30c:	e7c9      	b.n	800a2a2 <_strtol_l.constprop.0+0x56>
 800a30e:	002b      	movs	r3, r5
 800a310:	3b41      	subs	r3, #65	@ 0x41
 800a312:	2b19      	cmp	r3, #25
 800a314:	d801      	bhi.n	800a31a <_strtol_l.constprop.0+0xce>
 800a316:	3d37      	subs	r5, #55	@ 0x37
 800a318:	e7d4      	b.n	800a2c4 <_strtol_l.constprop.0+0x78>
 800a31a:	002b      	movs	r3, r5
 800a31c:	3b61      	subs	r3, #97	@ 0x61
 800a31e:	2b19      	cmp	r3, #25
 800a320:	d804      	bhi.n	800a32c <_strtol_l.constprop.0+0xe0>
 800a322:	3d57      	subs	r5, #87	@ 0x57
 800a324:	e7ce      	b.n	800a2c4 <_strtol_l.constprop.0+0x78>
 800a326:	2201      	movs	r2, #1
 800a328:	4252      	negs	r2, r2
 800a32a:	e7d9      	b.n	800a2e0 <_strtol_l.constprop.0+0x94>
 800a32c:	1c53      	adds	r3, r2, #1
 800a32e:	d108      	bne.n	800a342 <_strtol_l.constprop.0+0xf6>
 800a330:	2322      	movs	r3, #34	@ 0x22
 800a332:	9a03      	ldr	r2, [sp, #12]
 800a334:	9802      	ldr	r0, [sp, #8]
 800a336:	6013      	str	r3, [r2, #0]
 800a338:	2f00      	cmp	r7, #0
 800a33a:	d0d9      	beq.n	800a2f0 <_strtol_l.constprop.0+0xa4>
 800a33c:	1e63      	subs	r3, r4, #1
 800a33e:	9301      	str	r3, [sp, #4]
 800a340:	e007      	b.n	800a352 <_strtol_l.constprop.0+0x106>
 800a342:	9b00      	ldr	r3, [sp, #0]
 800a344:	2b00      	cmp	r3, #0
 800a346:	d000      	beq.n	800a34a <_strtol_l.constprop.0+0xfe>
 800a348:	4240      	negs	r0, r0
 800a34a:	2f00      	cmp	r7, #0
 800a34c:	d0d0      	beq.n	800a2f0 <_strtol_l.constprop.0+0xa4>
 800a34e:	2a00      	cmp	r2, #0
 800a350:	d1f4      	bne.n	800a33c <_strtol_l.constprop.0+0xf0>
 800a352:	9b01      	ldr	r3, [sp, #4]
 800a354:	603b      	str	r3, [r7, #0]
 800a356:	e7cb      	b.n	800a2f0 <_strtol_l.constprop.0+0xa4>
 800a358:	0800b87d 	.word	0x0800b87d
 800a35c:	7fffffff 	.word	0x7fffffff

0800a360 <strtol>:
 800a360:	b510      	push	{r4, lr}
 800a362:	4c04      	ldr	r4, [pc, #16]	@ (800a374 <strtol+0x14>)
 800a364:	0013      	movs	r3, r2
 800a366:	000a      	movs	r2, r1
 800a368:	0001      	movs	r1, r0
 800a36a:	6820      	ldr	r0, [r4, #0]
 800a36c:	f7ff ff6e 	bl	800a24c <_strtol_l.constprop.0>
 800a370:	bd10      	pop	{r4, pc}
 800a372:	46c0      	nop			@ (mov r8, r8)
 800a374:	200009cc 	.word	0x200009cc

0800a378 <siprintf>:
 800a378:	b40e      	push	{r1, r2, r3}
 800a37a:	b500      	push	{lr}
 800a37c:	490b      	ldr	r1, [pc, #44]	@ (800a3ac <siprintf+0x34>)
 800a37e:	b09c      	sub	sp, #112	@ 0x70
 800a380:	ab1d      	add	r3, sp, #116	@ 0x74
 800a382:	9002      	str	r0, [sp, #8]
 800a384:	9006      	str	r0, [sp, #24]
 800a386:	9107      	str	r1, [sp, #28]
 800a388:	9104      	str	r1, [sp, #16]
 800a38a:	4809      	ldr	r0, [pc, #36]	@ (800a3b0 <siprintf+0x38>)
 800a38c:	4909      	ldr	r1, [pc, #36]	@ (800a3b4 <siprintf+0x3c>)
 800a38e:	cb04      	ldmia	r3!, {r2}
 800a390:	9105      	str	r1, [sp, #20]
 800a392:	6800      	ldr	r0, [r0, #0]
 800a394:	a902      	add	r1, sp, #8
 800a396:	9301      	str	r3, [sp, #4]
 800a398:	f000 f9a8 	bl	800a6ec <_svfiprintf_r>
 800a39c:	2200      	movs	r2, #0
 800a39e:	9b02      	ldr	r3, [sp, #8]
 800a3a0:	701a      	strb	r2, [r3, #0]
 800a3a2:	b01c      	add	sp, #112	@ 0x70
 800a3a4:	bc08      	pop	{r3}
 800a3a6:	b003      	add	sp, #12
 800a3a8:	4718      	bx	r3
 800a3aa:	46c0      	nop			@ (mov r8, r8)
 800a3ac:	7fffffff 	.word	0x7fffffff
 800a3b0:	200009cc 	.word	0x200009cc
 800a3b4:	ffff0208 	.word	0xffff0208

0800a3b8 <memset>:
 800a3b8:	0003      	movs	r3, r0
 800a3ba:	1882      	adds	r2, r0, r2
 800a3bc:	4293      	cmp	r3, r2
 800a3be:	d100      	bne.n	800a3c2 <memset+0xa>
 800a3c0:	4770      	bx	lr
 800a3c2:	7019      	strb	r1, [r3, #0]
 800a3c4:	3301      	adds	r3, #1
 800a3c6:	e7f9      	b.n	800a3bc <memset+0x4>

0800a3c8 <__errno>:
 800a3c8:	4b01      	ldr	r3, [pc, #4]	@ (800a3d0 <__errno+0x8>)
 800a3ca:	6818      	ldr	r0, [r3, #0]
 800a3cc:	4770      	bx	lr
 800a3ce:	46c0      	nop			@ (mov r8, r8)
 800a3d0:	200009cc 	.word	0x200009cc

0800a3d4 <__libc_init_array>:
 800a3d4:	b570      	push	{r4, r5, r6, lr}
 800a3d6:	2600      	movs	r6, #0
 800a3d8:	4c0c      	ldr	r4, [pc, #48]	@ (800a40c <__libc_init_array+0x38>)
 800a3da:	4d0d      	ldr	r5, [pc, #52]	@ (800a410 <__libc_init_array+0x3c>)
 800a3dc:	1b64      	subs	r4, r4, r5
 800a3de:	10a4      	asrs	r4, r4, #2
 800a3e0:	42a6      	cmp	r6, r4
 800a3e2:	d109      	bne.n	800a3f8 <__libc_init_array+0x24>
 800a3e4:	2600      	movs	r6, #0
 800a3e6:	f000 fd73 	bl	800aed0 <_init>
 800a3ea:	4c0a      	ldr	r4, [pc, #40]	@ (800a414 <__libc_init_array+0x40>)
 800a3ec:	4d0a      	ldr	r5, [pc, #40]	@ (800a418 <__libc_init_array+0x44>)
 800a3ee:	1b64      	subs	r4, r4, r5
 800a3f0:	10a4      	asrs	r4, r4, #2
 800a3f2:	42a6      	cmp	r6, r4
 800a3f4:	d105      	bne.n	800a402 <__libc_init_array+0x2e>
 800a3f6:	bd70      	pop	{r4, r5, r6, pc}
 800a3f8:	00b3      	lsls	r3, r6, #2
 800a3fa:	58eb      	ldr	r3, [r5, r3]
 800a3fc:	4798      	blx	r3
 800a3fe:	3601      	adds	r6, #1
 800a400:	e7ee      	b.n	800a3e0 <__libc_init_array+0xc>
 800a402:	00b3      	lsls	r3, r6, #2
 800a404:	58eb      	ldr	r3, [r5, r3]
 800a406:	4798      	blx	r3
 800a408:	3601      	adds	r6, #1
 800a40a:	e7f2      	b.n	800a3f2 <__libc_init_array+0x1e>
 800a40c:	0800b9b8 	.word	0x0800b9b8
 800a410:	0800b9b8 	.word	0x0800b9b8
 800a414:	0800b9bc 	.word	0x0800b9bc
 800a418:	0800b9b8 	.word	0x0800b9b8

0800a41c <__retarget_lock_acquire_recursive>:
 800a41c:	4770      	bx	lr

0800a41e <__retarget_lock_release_recursive>:
 800a41e:	4770      	bx	lr

0800a420 <memcpy>:
 800a420:	2300      	movs	r3, #0
 800a422:	b510      	push	{r4, lr}
 800a424:	429a      	cmp	r2, r3
 800a426:	d100      	bne.n	800a42a <memcpy+0xa>
 800a428:	bd10      	pop	{r4, pc}
 800a42a:	5ccc      	ldrb	r4, [r1, r3]
 800a42c:	54c4      	strb	r4, [r0, r3]
 800a42e:	3301      	adds	r3, #1
 800a430:	e7f8      	b.n	800a424 <memcpy+0x4>
	...

0800a434 <_free_r>:
 800a434:	b570      	push	{r4, r5, r6, lr}
 800a436:	0005      	movs	r5, r0
 800a438:	1e0c      	subs	r4, r1, #0
 800a43a:	d010      	beq.n	800a45e <_free_r+0x2a>
 800a43c:	3c04      	subs	r4, #4
 800a43e:	6823      	ldr	r3, [r4, #0]
 800a440:	2b00      	cmp	r3, #0
 800a442:	da00      	bge.n	800a446 <_free_r+0x12>
 800a444:	18e4      	adds	r4, r4, r3
 800a446:	0028      	movs	r0, r5
 800a448:	f000 f8e0 	bl	800a60c <__malloc_lock>
 800a44c:	4a1d      	ldr	r2, [pc, #116]	@ (800a4c4 <_free_r+0x90>)
 800a44e:	6813      	ldr	r3, [r2, #0]
 800a450:	2b00      	cmp	r3, #0
 800a452:	d105      	bne.n	800a460 <_free_r+0x2c>
 800a454:	6063      	str	r3, [r4, #4]
 800a456:	6014      	str	r4, [r2, #0]
 800a458:	0028      	movs	r0, r5
 800a45a:	f000 f8df 	bl	800a61c <__malloc_unlock>
 800a45e:	bd70      	pop	{r4, r5, r6, pc}
 800a460:	42a3      	cmp	r3, r4
 800a462:	d908      	bls.n	800a476 <_free_r+0x42>
 800a464:	6820      	ldr	r0, [r4, #0]
 800a466:	1821      	adds	r1, r4, r0
 800a468:	428b      	cmp	r3, r1
 800a46a:	d1f3      	bne.n	800a454 <_free_r+0x20>
 800a46c:	6819      	ldr	r1, [r3, #0]
 800a46e:	685b      	ldr	r3, [r3, #4]
 800a470:	1809      	adds	r1, r1, r0
 800a472:	6021      	str	r1, [r4, #0]
 800a474:	e7ee      	b.n	800a454 <_free_r+0x20>
 800a476:	001a      	movs	r2, r3
 800a478:	685b      	ldr	r3, [r3, #4]
 800a47a:	2b00      	cmp	r3, #0
 800a47c:	d001      	beq.n	800a482 <_free_r+0x4e>
 800a47e:	42a3      	cmp	r3, r4
 800a480:	d9f9      	bls.n	800a476 <_free_r+0x42>
 800a482:	6811      	ldr	r1, [r2, #0]
 800a484:	1850      	adds	r0, r2, r1
 800a486:	42a0      	cmp	r0, r4
 800a488:	d10b      	bne.n	800a4a2 <_free_r+0x6e>
 800a48a:	6820      	ldr	r0, [r4, #0]
 800a48c:	1809      	adds	r1, r1, r0
 800a48e:	1850      	adds	r0, r2, r1
 800a490:	6011      	str	r1, [r2, #0]
 800a492:	4283      	cmp	r3, r0
 800a494:	d1e0      	bne.n	800a458 <_free_r+0x24>
 800a496:	6818      	ldr	r0, [r3, #0]
 800a498:	685b      	ldr	r3, [r3, #4]
 800a49a:	1841      	adds	r1, r0, r1
 800a49c:	6011      	str	r1, [r2, #0]
 800a49e:	6053      	str	r3, [r2, #4]
 800a4a0:	e7da      	b.n	800a458 <_free_r+0x24>
 800a4a2:	42a0      	cmp	r0, r4
 800a4a4:	d902      	bls.n	800a4ac <_free_r+0x78>
 800a4a6:	230c      	movs	r3, #12
 800a4a8:	602b      	str	r3, [r5, #0]
 800a4aa:	e7d5      	b.n	800a458 <_free_r+0x24>
 800a4ac:	6820      	ldr	r0, [r4, #0]
 800a4ae:	1821      	adds	r1, r4, r0
 800a4b0:	428b      	cmp	r3, r1
 800a4b2:	d103      	bne.n	800a4bc <_free_r+0x88>
 800a4b4:	6819      	ldr	r1, [r3, #0]
 800a4b6:	685b      	ldr	r3, [r3, #4]
 800a4b8:	1809      	adds	r1, r1, r0
 800a4ba:	6021      	str	r1, [r4, #0]
 800a4bc:	6063      	str	r3, [r4, #4]
 800a4be:	6054      	str	r4, [r2, #4]
 800a4c0:	e7ca      	b.n	800a458 <_free_r+0x24>
 800a4c2:	46c0      	nop			@ (mov r8, r8)
 800a4c4:	200010c0 	.word	0x200010c0

0800a4c8 <sbrk_aligned>:
 800a4c8:	b570      	push	{r4, r5, r6, lr}
 800a4ca:	4e0f      	ldr	r6, [pc, #60]	@ (800a508 <sbrk_aligned+0x40>)
 800a4cc:	000d      	movs	r5, r1
 800a4ce:	6831      	ldr	r1, [r6, #0]
 800a4d0:	0004      	movs	r4, r0
 800a4d2:	2900      	cmp	r1, #0
 800a4d4:	d102      	bne.n	800a4dc <sbrk_aligned+0x14>
 800a4d6:	f000 fb99 	bl	800ac0c <_sbrk_r>
 800a4da:	6030      	str	r0, [r6, #0]
 800a4dc:	0029      	movs	r1, r5
 800a4de:	0020      	movs	r0, r4
 800a4e0:	f000 fb94 	bl	800ac0c <_sbrk_r>
 800a4e4:	1c43      	adds	r3, r0, #1
 800a4e6:	d103      	bne.n	800a4f0 <sbrk_aligned+0x28>
 800a4e8:	2501      	movs	r5, #1
 800a4ea:	426d      	negs	r5, r5
 800a4ec:	0028      	movs	r0, r5
 800a4ee:	bd70      	pop	{r4, r5, r6, pc}
 800a4f0:	2303      	movs	r3, #3
 800a4f2:	1cc5      	adds	r5, r0, #3
 800a4f4:	439d      	bics	r5, r3
 800a4f6:	42a8      	cmp	r0, r5
 800a4f8:	d0f8      	beq.n	800a4ec <sbrk_aligned+0x24>
 800a4fa:	1a29      	subs	r1, r5, r0
 800a4fc:	0020      	movs	r0, r4
 800a4fe:	f000 fb85 	bl	800ac0c <_sbrk_r>
 800a502:	3001      	adds	r0, #1
 800a504:	d1f2      	bne.n	800a4ec <sbrk_aligned+0x24>
 800a506:	e7ef      	b.n	800a4e8 <sbrk_aligned+0x20>
 800a508:	200010bc 	.word	0x200010bc

0800a50c <_malloc_r>:
 800a50c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800a50e:	2203      	movs	r2, #3
 800a510:	1ccb      	adds	r3, r1, #3
 800a512:	4393      	bics	r3, r2
 800a514:	3308      	adds	r3, #8
 800a516:	0005      	movs	r5, r0
 800a518:	001f      	movs	r7, r3
 800a51a:	2b0c      	cmp	r3, #12
 800a51c:	d234      	bcs.n	800a588 <_malloc_r+0x7c>
 800a51e:	270c      	movs	r7, #12
 800a520:	42b9      	cmp	r1, r7
 800a522:	d833      	bhi.n	800a58c <_malloc_r+0x80>
 800a524:	0028      	movs	r0, r5
 800a526:	f000 f871 	bl	800a60c <__malloc_lock>
 800a52a:	4e37      	ldr	r6, [pc, #220]	@ (800a608 <_malloc_r+0xfc>)
 800a52c:	6833      	ldr	r3, [r6, #0]
 800a52e:	001c      	movs	r4, r3
 800a530:	2c00      	cmp	r4, #0
 800a532:	d12f      	bne.n	800a594 <_malloc_r+0x88>
 800a534:	0039      	movs	r1, r7
 800a536:	0028      	movs	r0, r5
 800a538:	f7ff ffc6 	bl	800a4c8 <sbrk_aligned>
 800a53c:	0004      	movs	r4, r0
 800a53e:	1c43      	adds	r3, r0, #1
 800a540:	d15f      	bne.n	800a602 <_malloc_r+0xf6>
 800a542:	6834      	ldr	r4, [r6, #0]
 800a544:	9400      	str	r4, [sp, #0]
 800a546:	9b00      	ldr	r3, [sp, #0]
 800a548:	2b00      	cmp	r3, #0
 800a54a:	d14a      	bne.n	800a5e2 <_malloc_r+0xd6>
 800a54c:	2c00      	cmp	r4, #0
 800a54e:	d052      	beq.n	800a5f6 <_malloc_r+0xea>
 800a550:	6823      	ldr	r3, [r4, #0]
 800a552:	0028      	movs	r0, r5
 800a554:	18e3      	adds	r3, r4, r3
 800a556:	9900      	ldr	r1, [sp, #0]
 800a558:	9301      	str	r3, [sp, #4]
 800a55a:	f000 fb57 	bl	800ac0c <_sbrk_r>
 800a55e:	9b01      	ldr	r3, [sp, #4]
 800a560:	4283      	cmp	r3, r0
 800a562:	d148      	bne.n	800a5f6 <_malloc_r+0xea>
 800a564:	6823      	ldr	r3, [r4, #0]
 800a566:	0028      	movs	r0, r5
 800a568:	1aff      	subs	r7, r7, r3
 800a56a:	0039      	movs	r1, r7
 800a56c:	f7ff ffac 	bl	800a4c8 <sbrk_aligned>
 800a570:	3001      	adds	r0, #1
 800a572:	d040      	beq.n	800a5f6 <_malloc_r+0xea>
 800a574:	6823      	ldr	r3, [r4, #0]
 800a576:	19db      	adds	r3, r3, r7
 800a578:	6023      	str	r3, [r4, #0]
 800a57a:	6833      	ldr	r3, [r6, #0]
 800a57c:	685a      	ldr	r2, [r3, #4]
 800a57e:	2a00      	cmp	r2, #0
 800a580:	d133      	bne.n	800a5ea <_malloc_r+0xde>
 800a582:	9b00      	ldr	r3, [sp, #0]
 800a584:	6033      	str	r3, [r6, #0]
 800a586:	e019      	b.n	800a5bc <_malloc_r+0xb0>
 800a588:	2b00      	cmp	r3, #0
 800a58a:	dac9      	bge.n	800a520 <_malloc_r+0x14>
 800a58c:	230c      	movs	r3, #12
 800a58e:	602b      	str	r3, [r5, #0]
 800a590:	2000      	movs	r0, #0
 800a592:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800a594:	6821      	ldr	r1, [r4, #0]
 800a596:	1bc9      	subs	r1, r1, r7
 800a598:	d420      	bmi.n	800a5dc <_malloc_r+0xd0>
 800a59a:	290b      	cmp	r1, #11
 800a59c:	d90a      	bls.n	800a5b4 <_malloc_r+0xa8>
 800a59e:	19e2      	adds	r2, r4, r7
 800a5a0:	6027      	str	r7, [r4, #0]
 800a5a2:	42a3      	cmp	r3, r4
 800a5a4:	d104      	bne.n	800a5b0 <_malloc_r+0xa4>
 800a5a6:	6032      	str	r2, [r6, #0]
 800a5a8:	6863      	ldr	r3, [r4, #4]
 800a5aa:	6011      	str	r1, [r2, #0]
 800a5ac:	6053      	str	r3, [r2, #4]
 800a5ae:	e005      	b.n	800a5bc <_malloc_r+0xb0>
 800a5b0:	605a      	str	r2, [r3, #4]
 800a5b2:	e7f9      	b.n	800a5a8 <_malloc_r+0x9c>
 800a5b4:	6862      	ldr	r2, [r4, #4]
 800a5b6:	42a3      	cmp	r3, r4
 800a5b8:	d10e      	bne.n	800a5d8 <_malloc_r+0xcc>
 800a5ba:	6032      	str	r2, [r6, #0]
 800a5bc:	0028      	movs	r0, r5
 800a5be:	f000 f82d 	bl	800a61c <__malloc_unlock>
 800a5c2:	0020      	movs	r0, r4
 800a5c4:	2207      	movs	r2, #7
 800a5c6:	300b      	adds	r0, #11
 800a5c8:	1d23      	adds	r3, r4, #4
 800a5ca:	4390      	bics	r0, r2
 800a5cc:	1ac2      	subs	r2, r0, r3
 800a5ce:	4298      	cmp	r0, r3
 800a5d0:	d0df      	beq.n	800a592 <_malloc_r+0x86>
 800a5d2:	1a1b      	subs	r3, r3, r0
 800a5d4:	50a3      	str	r3, [r4, r2]
 800a5d6:	e7dc      	b.n	800a592 <_malloc_r+0x86>
 800a5d8:	605a      	str	r2, [r3, #4]
 800a5da:	e7ef      	b.n	800a5bc <_malloc_r+0xb0>
 800a5dc:	0023      	movs	r3, r4
 800a5de:	6864      	ldr	r4, [r4, #4]
 800a5e0:	e7a6      	b.n	800a530 <_malloc_r+0x24>
 800a5e2:	9c00      	ldr	r4, [sp, #0]
 800a5e4:	6863      	ldr	r3, [r4, #4]
 800a5e6:	9300      	str	r3, [sp, #0]
 800a5e8:	e7ad      	b.n	800a546 <_malloc_r+0x3a>
 800a5ea:	001a      	movs	r2, r3
 800a5ec:	685b      	ldr	r3, [r3, #4]
 800a5ee:	42a3      	cmp	r3, r4
 800a5f0:	d1fb      	bne.n	800a5ea <_malloc_r+0xde>
 800a5f2:	2300      	movs	r3, #0
 800a5f4:	e7da      	b.n	800a5ac <_malloc_r+0xa0>
 800a5f6:	230c      	movs	r3, #12
 800a5f8:	0028      	movs	r0, r5
 800a5fa:	602b      	str	r3, [r5, #0]
 800a5fc:	f000 f80e 	bl	800a61c <__malloc_unlock>
 800a600:	e7c6      	b.n	800a590 <_malloc_r+0x84>
 800a602:	6007      	str	r7, [r0, #0]
 800a604:	e7da      	b.n	800a5bc <_malloc_r+0xb0>
 800a606:	46c0      	nop			@ (mov r8, r8)
 800a608:	200010c0 	.word	0x200010c0

0800a60c <__malloc_lock>:
 800a60c:	b510      	push	{r4, lr}
 800a60e:	4802      	ldr	r0, [pc, #8]	@ (800a618 <__malloc_lock+0xc>)
 800a610:	f7ff ff04 	bl	800a41c <__retarget_lock_acquire_recursive>
 800a614:	bd10      	pop	{r4, pc}
 800a616:	46c0      	nop			@ (mov r8, r8)
 800a618:	200010b8 	.word	0x200010b8

0800a61c <__malloc_unlock>:
 800a61c:	b510      	push	{r4, lr}
 800a61e:	4802      	ldr	r0, [pc, #8]	@ (800a628 <__malloc_unlock+0xc>)
 800a620:	f7ff fefd 	bl	800a41e <__retarget_lock_release_recursive>
 800a624:	bd10      	pop	{r4, pc}
 800a626:	46c0      	nop			@ (mov r8, r8)
 800a628:	200010b8 	.word	0x200010b8

0800a62c <__ssputs_r>:
 800a62c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a62e:	688e      	ldr	r6, [r1, #8]
 800a630:	b085      	sub	sp, #20
 800a632:	001f      	movs	r7, r3
 800a634:	000c      	movs	r4, r1
 800a636:	680b      	ldr	r3, [r1, #0]
 800a638:	9002      	str	r0, [sp, #8]
 800a63a:	9203      	str	r2, [sp, #12]
 800a63c:	42be      	cmp	r6, r7
 800a63e:	d830      	bhi.n	800a6a2 <__ssputs_r+0x76>
 800a640:	210c      	movs	r1, #12
 800a642:	5e62      	ldrsh	r2, [r4, r1]
 800a644:	2190      	movs	r1, #144	@ 0x90
 800a646:	00c9      	lsls	r1, r1, #3
 800a648:	420a      	tst	r2, r1
 800a64a:	d028      	beq.n	800a69e <__ssputs_r+0x72>
 800a64c:	2003      	movs	r0, #3
 800a64e:	6921      	ldr	r1, [r4, #16]
 800a650:	1a5b      	subs	r3, r3, r1
 800a652:	9301      	str	r3, [sp, #4]
 800a654:	6963      	ldr	r3, [r4, #20]
 800a656:	4343      	muls	r3, r0
 800a658:	9801      	ldr	r0, [sp, #4]
 800a65a:	0fdd      	lsrs	r5, r3, #31
 800a65c:	18ed      	adds	r5, r5, r3
 800a65e:	1c7b      	adds	r3, r7, #1
 800a660:	181b      	adds	r3, r3, r0
 800a662:	106d      	asrs	r5, r5, #1
 800a664:	42ab      	cmp	r3, r5
 800a666:	d900      	bls.n	800a66a <__ssputs_r+0x3e>
 800a668:	001d      	movs	r5, r3
 800a66a:	0552      	lsls	r2, r2, #21
 800a66c:	d528      	bpl.n	800a6c0 <__ssputs_r+0x94>
 800a66e:	0029      	movs	r1, r5
 800a670:	9802      	ldr	r0, [sp, #8]
 800a672:	f7ff ff4b 	bl	800a50c <_malloc_r>
 800a676:	1e06      	subs	r6, r0, #0
 800a678:	d02c      	beq.n	800a6d4 <__ssputs_r+0xa8>
 800a67a:	9a01      	ldr	r2, [sp, #4]
 800a67c:	6921      	ldr	r1, [r4, #16]
 800a67e:	f7ff fecf 	bl	800a420 <memcpy>
 800a682:	89a2      	ldrh	r2, [r4, #12]
 800a684:	4b18      	ldr	r3, [pc, #96]	@ (800a6e8 <__ssputs_r+0xbc>)
 800a686:	401a      	ands	r2, r3
 800a688:	2380      	movs	r3, #128	@ 0x80
 800a68a:	4313      	orrs	r3, r2
 800a68c:	81a3      	strh	r3, [r4, #12]
 800a68e:	9b01      	ldr	r3, [sp, #4]
 800a690:	6126      	str	r6, [r4, #16]
 800a692:	18f6      	adds	r6, r6, r3
 800a694:	6026      	str	r6, [r4, #0]
 800a696:	003e      	movs	r6, r7
 800a698:	6165      	str	r5, [r4, #20]
 800a69a:	1aed      	subs	r5, r5, r3
 800a69c:	60a5      	str	r5, [r4, #8]
 800a69e:	42be      	cmp	r6, r7
 800a6a0:	d900      	bls.n	800a6a4 <__ssputs_r+0x78>
 800a6a2:	003e      	movs	r6, r7
 800a6a4:	0032      	movs	r2, r6
 800a6a6:	9903      	ldr	r1, [sp, #12]
 800a6a8:	6820      	ldr	r0, [r4, #0]
 800a6aa:	f000 fa9b 	bl	800abe4 <memmove>
 800a6ae:	2000      	movs	r0, #0
 800a6b0:	68a3      	ldr	r3, [r4, #8]
 800a6b2:	1b9b      	subs	r3, r3, r6
 800a6b4:	60a3      	str	r3, [r4, #8]
 800a6b6:	6823      	ldr	r3, [r4, #0]
 800a6b8:	199b      	adds	r3, r3, r6
 800a6ba:	6023      	str	r3, [r4, #0]
 800a6bc:	b005      	add	sp, #20
 800a6be:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a6c0:	002a      	movs	r2, r5
 800a6c2:	9802      	ldr	r0, [sp, #8]
 800a6c4:	f000 fabf 	bl	800ac46 <_realloc_r>
 800a6c8:	1e06      	subs	r6, r0, #0
 800a6ca:	d1e0      	bne.n	800a68e <__ssputs_r+0x62>
 800a6cc:	6921      	ldr	r1, [r4, #16]
 800a6ce:	9802      	ldr	r0, [sp, #8]
 800a6d0:	f7ff feb0 	bl	800a434 <_free_r>
 800a6d4:	230c      	movs	r3, #12
 800a6d6:	2001      	movs	r0, #1
 800a6d8:	9a02      	ldr	r2, [sp, #8]
 800a6da:	4240      	negs	r0, r0
 800a6dc:	6013      	str	r3, [r2, #0]
 800a6de:	89a2      	ldrh	r2, [r4, #12]
 800a6e0:	3334      	adds	r3, #52	@ 0x34
 800a6e2:	4313      	orrs	r3, r2
 800a6e4:	81a3      	strh	r3, [r4, #12]
 800a6e6:	e7e9      	b.n	800a6bc <__ssputs_r+0x90>
 800a6e8:	fffffb7f 	.word	0xfffffb7f

0800a6ec <_svfiprintf_r>:
 800a6ec:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a6ee:	b0a1      	sub	sp, #132	@ 0x84
 800a6f0:	9003      	str	r0, [sp, #12]
 800a6f2:	001d      	movs	r5, r3
 800a6f4:	898b      	ldrh	r3, [r1, #12]
 800a6f6:	000f      	movs	r7, r1
 800a6f8:	0016      	movs	r6, r2
 800a6fa:	061b      	lsls	r3, r3, #24
 800a6fc:	d511      	bpl.n	800a722 <_svfiprintf_r+0x36>
 800a6fe:	690b      	ldr	r3, [r1, #16]
 800a700:	2b00      	cmp	r3, #0
 800a702:	d10e      	bne.n	800a722 <_svfiprintf_r+0x36>
 800a704:	2140      	movs	r1, #64	@ 0x40
 800a706:	f7ff ff01 	bl	800a50c <_malloc_r>
 800a70a:	6038      	str	r0, [r7, #0]
 800a70c:	6138      	str	r0, [r7, #16]
 800a70e:	2800      	cmp	r0, #0
 800a710:	d105      	bne.n	800a71e <_svfiprintf_r+0x32>
 800a712:	230c      	movs	r3, #12
 800a714:	9a03      	ldr	r2, [sp, #12]
 800a716:	6013      	str	r3, [r2, #0]
 800a718:	2001      	movs	r0, #1
 800a71a:	4240      	negs	r0, r0
 800a71c:	e0cf      	b.n	800a8be <_svfiprintf_r+0x1d2>
 800a71e:	2340      	movs	r3, #64	@ 0x40
 800a720:	617b      	str	r3, [r7, #20]
 800a722:	2300      	movs	r3, #0
 800a724:	ac08      	add	r4, sp, #32
 800a726:	6163      	str	r3, [r4, #20]
 800a728:	3320      	adds	r3, #32
 800a72a:	7663      	strb	r3, [r4, #25]
 800a72c:	3310      	adds	r3, #16
 800a72e:	76a3      	strb	r3, [r4, #26]
 800a730:	9507      	str	r5, [sp, #28]
 800a732:	0035      	movs	r5, r6
 800a734:	782b      	ldrb	r3, [r5, #0]
 800a736:	2b00      	cmp	r3, #0
 800a738:	d001      	beq.n	800a73e <_svfiprintf_r+0x52>
 800a73a:	2b25      	cmp	r3, #37	@ 0x25
 800a73c:	d148      	bne.n	800a7d0 <_svfiprintf_r+0xe4>
 800a73e:	1bab      	subs	r3, r5, r6
 800a740:	9305      	str	r3, [sp, #20]
 800a742:	42b5      	cmp	r5, r6
 800a744:	d00b      	beq.n	800a75e <_svfiprintf_r+0x72>
 800a746:	0032      	movs	r2, r6
 800a748:	0039      	movs	r1, r7
 800a74a:	9803      	ldr	r0, [sp, #12]
 800a74c:	f7ff ff6e 	bl	800a62c <__ssputs_r>
 800a750:	3001      	adds	r0, #1
 800a752:	d100      	bne.n	800a756 <_svfiprintf_r+0x6a>
 800a754:	e0ae      	b.n	800a8b4 <_svfiprintf_r+0x1c8>
 800a756:	6963      	ldr	r3, [r4, #20]
 800a758:	9a05      	ldr	r2, [sp, #20]
 800a75a:	189b      	adds	r3, r3, r2
 800a75c:	6163      	str	r3, [r4, #20]
 800a75e:	782b      	ldrb	r3, [r5, #0]
 800a760:	2b00      	cmp	r3, #0
 800a762:	d100      	bne.n	800a766 <_svfiprintf_r+0x7a>
 800a764:	e0a6      	b.n	800a8b4 <_svfiprintf_r+0x1c8>
 800a766:	2201      	movs	r2, #1
 800a768:	2300      	movs	r3, #0
 800a76a:	4252      	negs	r2, r2
 800a76c:	6062      	str	r2, [r4, #4]
 800a76e:	a904      	add	r1, sp, #16
 800a770:	3254      	adds	r2, #84	@ 0x54
 800a772:	1852      	adds	r2, r2, r1
 800a774:	1c6e      	adds	r6, r5, #1
 800a776:	6023      	str	r3, [r4, #0]
 800a778:	60e3      	str	r3, [r4, #12]
 800a77a:	60a3      	str	r3, [r4, #8]
 800a77c:	7013      	strb	r3, [r2, #0]
 800a77e:	65a3      	str	r3, [r4, #88]	@ 0x58
 800a780:	4b54      	ldr	r3, [pc, #336]	@ (800a8d4 <_svfiprintf_r+0x1e8>)
 800a782:	2205      	movs	r2, #5
 800a784:	0018      	movs	r0, r3
 800a786:	7831      	ldrb	r1, [r6, #0]
 800a788:	9305      	str	r3, [sp, #20]
 800a78a:	f000 fa51 	bl	800ac30 <memchr>
 800a78e:	1c75      	adds	r5, r6, #1
 800a790:	2800      	cmp	r0, #0
 800a792:	d11f      	bne.n	800a7d4 <_svfiprintf_r+0xe8>
 800a794:	6822      	ldr	r2, [r4, #0]
 800a796:	06d3      	lsls	r3, r2, #27
 800a798:	d504      	bpl.n	800a7a4 <_svfiprintf_r+0xb8>
 800a79a:	2353      	movs	r3, #83	@ 0x53
 800a79c:	a904      	add	r1, sp, #16
 800a79e:	185b      	adds	r3, r3, r1
 800a7a0:	2120      	movs	r1, #32
 800a7a2:	7019      	strb	r1, [r3, #0]
 800a7a4:	0713      	lsls	r3, r2, #28
 800a7a6:	d504      	bpl.n	800a7b2 <_svfiprintf_r+0xc6>
 800a7a8:	2353      	movs	r3, #83	@ 0x53
 800a7aa:	a904      	add	r1, sp, #16
 800a7ac:	185b      	adds	r3, r3, r1
 800a7ae:	212b      	movs	r1, #43	@ 0x2b
 800a7b0:	7019      	strb	r1, [r3, #0]
 800a7b2:	7833      	ldrb	r3, [r6, #0]
 800a7b4:	2b2a      	cmp	r3, #42	@ 0x2a
 800a7b6:	d016      	beq.n	800a7e6 <_svfiprintf_r+0xfa>
 800a7b8:	0035      	movs	r5, r6
 800a7ba:	2100      	movs	r1, #0
 800a7bc:	200a      	movs	r0, #10
 800a7be:	68e3      	ldr	r3, [r4, #12]
 800a7c0:	782a      	ldrb	r2, [r5, #0]
 800a7c2:	1c6e      	adds	r6, r5, #1
 800a7c4:	3a30      	subs	r2, #48	@ 0x30
 800a7c6:	2a09      	cmp	r2, #9
 800a7c8:	d950      	bls.n	800a86c <_svfiprintf_r+0x180>
 800a7ca:	2900      	cmp	r1, #0
 800a7cc:	d111      	bne.n	800a7f2 <_svfiprintf_r+0x106>
 800a7ce:	e017      	b.n	800a800 <_svfiprintf_r+0x114>
 800a7d0:	3501      	adds	r5, #1
 800a7d2:	e7af      	b.n	800a734 <_svfiprintf_r+0x48>
 800a7d4:	9b05      	ldr	r3, [sp, #20]
 800a7d6:	6822      	ldr	r2, [r4, #0]
 800a7d8:	1ac0      	subs	r0, r0, r3
 800a7da:	2301      	movs	r3, #1
 800a7dc:	4083      	lsls	r3, r0
 800a7de:	4313      	orrs	r3, r2
 800a7e0:	002e      	movs	r6, r5
 800a7e2:	6023      	str	r3, [r4, #0]
 800a7e4:	e7cc      	b.n	800a780 <_svfiprintf_r+0x94>
 800a7e6:	9b07      	ldr	r3, [sp, #28]
 800a7e8:	1d19      	adds	r1, r3, #4
 800a7ea:	681b      	ldr	r3, [r3, #0]
 800a7ec:	9107      	str	r1, [sp, #28]
 800a7ee:	2b00      	cmp	r3, #0
 800a7f0:	db01      	blt.n	800a7f6 <_svfiprintf_r+0x10a>
 800a7f2:	930b      	str	r3, [sp, #44]	@ 0x2c
 800a7f4:	e004      	b.n	800a800 <_svfiprintf_r+0x114>
 800a7f6:	425b      	negs	r3, r3
 800a7f8:	60e3      	str	r3, [r4, #12]
 800a7fa:	2302      	movs	r3, #2
 800a7fc:	4313      	orrs	r3, r2
 800a7fe:	6023      	str	r3, [r4, #0]
 800a800:	782b      	ldrb	r3, [r5, #0]
 800a802:	2b2e      	cmp	r3, #46	@ 0x2e
 800a804:	d10c      	bne.n	800a820 <_svfiprintf_r+0x134>
 800a806:	786b      	ldrb	r3, [r5, #1]
 800a808:	2b2a      	cmp	r3, #42	@ 0x2a
 800a80a:	d134      	bne.n	800a876 <_svfiprintf_r+0x18a>
 800a80c:	9b07      	ldr	r3, [sp, #28]
 800a80e:	3502      	adds	r5, #2
 800a810:	1d1a      	adds	r2, r3, #4
 800a812:	681b      	ldr	r3, [r3, #0]
 800a814:	9207      	str	r2, [sp, #28]
 800a816:	2b00      	cmp	r3, #0
 800a818:	da01      	bge.n	800a81e <_svfiprintf_r+0x132>
 800a81a:	2301      	movs	r3, #1
 800a81c:	425b      	negs	r3, r3
 800a81e:	9309      	str	r3, [sp, #36]	@ 0x24
 800a820:	4e2d      	ldr	r6, [pc, #180]	@ (800a8d8 <_svfiprintf_r+0x1ec>)
 800a822:	2203      	movs	r2, #3
 800a824:	0030      	movs	r0, r6
 800a826:	7829      	ldrb	r1, [r5, #0]
 800a828:	f000 fa02 	bl	800ac30 <memchr>
 800a82c:	2800      	cmp	r0, #0
 800a82e:	d006      	beq.n	800a83e <_svfiprintf_r+0x152>
 800a830:	2340      	movs	r3, #64	@ 0x40
 800a832:	1b80      	subs	r0, r0, r6
 800a834:	4083      	lsls	r3, r0
 800a836:	6822      	ldr	r2, [r4, #0]
 800a838:	3501      	adds	r5, #1
 800a83a:	4313      	orrs	r3, r2
 800a83c:	6023      	str	r3, [r4, #0]
 800a83e:	7829      	ldrb	r1, [r5, #0]
 800a840:	2206      	movs	r2, #6
 800a842:	4826      	ldr	r0, [pc, #152]	@ (800a8dc <_svfiprintf_r+0x1f0>)
 800a844:	1c6e      	adds	r6, r5, #1
 800a846:	7621      	strb	r1, [r4, #24]
 800a848:	f000 f9f2 	bl	800ac30 <memchr>
 800a84c:	2800      	cmp	r0, #0
 800a84e:	d038      	beq.n	800a8c2 <_svfiprintf_r+0x1d6>
 800a850:	4b23      	ldr	r3, [pc, #140]	@ (800a8e0 <_svfiprintf_r+0x1f4>)
 800a852:	2b00      	cmp	r3, #0
 800a854:	d122      	bne.n	800a89c <_svfiprintf_r+0x1b0>
 800a856:	2207      	movs	r2, #7
 800a858:	9b07      	ldr	r3, [sp, #28]
 800a85a:	3307      	adds	r3, #7
 800a85c:	4393      	bics	r3, r2
 800a85e:	3308      	adds	r3, #8
 800a860:	9307      	str	r3, [sp, #28]
 800a862:	6963      	ldr	r3, [r4, #20]
 800a864:	9a04      	ldr	r2, [sp, #16]
 800a866:	189b      	adds	r3, r3, r2
 800a868:	6163      	str	r3, [r4, #20]
 800a86a:	e762      	b.n	800a732 <_svfiprintf_r+0x46>
 800a86c:	4343      	muls	r3, r0
 800a86e:	0035      	movs	r5, r6
 800a870:	2101      	movs	r1, #1
 800a872:	189b      	adds	r3, r3, r2
 800a874:	e7a4      	b.n	800a7c0 <_svfiprintf_r+0xd4>
 800a876:	2300      	movs	r3, #0
 800a878:	200a      	movs	r0, #10
 800a87a:	0019      	movs	r1, r3
 800a87c:	3501      	adds	r5, #1
 800a87e:	6063      	str	r3, [r4, #4]
 800a880:	782a      	ldrb	r2, [r5, #0]
 800a882:	1c6e      	adds	r6, r5, #1
 800a884:	3a30      	subs	r2, #48	@ 0x30
 800a886:	2a09      	cmp	r2, #9
 800a888:	d903      	bls.n	800a892 <_svfiprintf_r+0x1a6>
 800a88a:	2b00      	cmp	r3, #0
 800a88c:	d0c8      	beq.n	800a820 <_svfiprintf_r+0x134>
 800a88e:	9109      	str	r1, [sp, #36]	@ 0x24
 800a890:	e7c6      	b.n	800a820 <_svfiprintf_r+0x134>
 800a892:	4341      	muls	r1, r0
 800a894:	0035      	movs	r5, r6
 800a896:	2301      	movs	r3, #1
 800a898:	1889      	adds	r1, r1, r2
 800a89a:	e7f1      	b.n	800a880 <_svfiprintf_r+0x194>
 800a89c:	aa07      	add	r2, sp, #28
 800a89e:	9200      	str	r2, [sp, #0]
 800a8a0:	0021      	movs	r1, r4
 800a8a2:	003a      	movs	r2, r7
 800a8a4:	4b0f      	ldr	r3, [pc, #60]	@ (800a8e4 <_svfiprintf_r+0x1f8>)
 800a8a6:	9803      	ldr	r0, [sp, #12]
 800a8a8:	e000      	b.n	800a8ac <_svfiprintf_r+0x1c0>
 800a8aa:	bf00      	nop
 800a8ac:	9004      	str	r0, [sp, #16]
 800a8ae:	9b04      	ldr	r3, [sp, #16]
 800a8b0:	3301      	adds	r3, #1
 800a8b2:	d1d6      	bne.n	800a862 <_svfiprintf_r+0x176>
 800a8b4:	89bb      	ldrh	r3, [r7, #12]
 800a8b6:	980d      	ldr	r0, [sp, #52]	@ 0x34
 800a8b8:	065b      	lsls	r3, r3, #25
 800a8ba:	d500      	bpl.n	800a8be <_svfiprintf_r+0x1d2>
 800a8bc:	e72c      	b.n	800a718 <_svfiprintf_r+0x2c>
 800a8be:	b021      	add	sp, #132	@ 0x84
 800a8c0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a8c2:	aa07      	add	r2, sp, #28
 800a8c4:	9200      	str	r2, [sp, #0]
 800a8c6:	0021      	movs	r1, r4
 800a8c8:	003a      	movs	r2, r7
 800a8ca:	4b06      	ldr	r3, [pc, #24]	@ (800a8e4 <_svfiprintf_r+0x1f8>)
 800a8cc:	9803      	ldr	r0, [sp, #12]
 800a8ce:	f000 f87b 	bl	800a9c8 <_printf_i>
 800a8d2:	e7eb      	b.n	800a8ac <_svfiprintf_r+0x1c0>
 800a8d4:	0800b97d 	.word	0x0800b97d
 800a8d8:	0800b983 	.word	0x0800b983
 800a8dc:	0800b987 	.word	0x0800b987
 800a8e0:	00000000 	.word	0x00000000
 800a8e4:	0800a62d 	.word	0x0800a62d

0800a8e8 <_printf_common>:
 800a8e8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800a8ea:	0016      	movs	r6, r2
 800a8ec:	9301      	str	r3, [sp, #4]
 800a8ee:	688a      	ldr	r2, [r1, #8]
 800a8f0:	690b      	ldr	r3, [r1, #16]
 800a8f2:	000c      	movs	r4, r1
 800a8f4:	9000      	str	r0, [sp, #0]
 800a8f6:	4293      	cmp	r3, r2
 800a8f8:	da00      	bge.n	800a8fc <_printf_common+0x14>
 800a8fa:	0013      	movs	r3, r2
 800a8fc:	0022      	movs	r2, r4
 800a8fe:	6033      	str	r3, [r6, #0]
 800a900:	3243      	adds	r2, #67	@ 0x43
 800a902:	7812      	ldrb	r2, [r2, #0]
 800a904:	2a00      	cmp	r2, #0
 800a906:	d001      	beq.n	800a90c <_printf_common+0x24>
 800a908:	3301      	adds	r3, #1
 800a90a:	6033      	str	r3, [r6, #0]
 800a90c:	6823      	ldr	r3, [r4, #0]
 800a90e:	069b      	lsls	r3, r3, #26
 800a910:	d502      	bpl.n	800a918 <_printf_common+0x30>
 800a912:	6833      	ldr	r3, [r6, #0]
 800a914:	3302      	adds	r3, #2
 800a916:	6033      	str	r3, [r6, #0]
 800a918:	6822      	ldr	r2, [r4, #0]
 800a91a:	2306      	movs	r3, #6
 800a91c:	0015      	movs	r5, r2
 800a91e:	401d      	ands	r5, r3
 800a920:	421a      	tst	r2, r3
 800a922:	d027      	beq.n	800a974 <_printf_common+0x8c>
 800a924:	0023      	movs	r3, r4
 800a926:	3343      	adds	r3, #67	@ 0x43
 800a928:	781b      	ldrb	r3, [r3, #0]
 800a92a:	1e5a      	subs	r2, r3, #1
 800a92c:	4193      	sbcs	r3, r2
 800a92e:	6822      	ldr	r2, [r4, #0]
 800a930:	0692      	lsls	r2, r2, #26
 800a932:	d430      	bmi.n	800a996 <_printf_common+0xae>
 800a934:	0022      	movs	r2, r4
 800a936:	9901      	ldr	r1, [sp, #4]
 800a938:	9800      	ldr	r0, [sp, #0]
 800a93a:	9d08      	ldr	r5, [sp, #32]
 800a93c:	3243      	adds	r2, #67	@ 0x43
 800a93e:	47a8      	blx	r5
 800a940:	3001      	adds	r0, #1
 800a942:	d025      	beq.n	800a990 <_printf_common+0xa8>
 800a944:	2206      	movs	r2, #6
 800a946:	6823      	ldr	r3, [r4, #0]
 800a948:	2500      	movs	r5, #0
 800a94a:	4013      	ands	r3, r2
 800a94c:	2b04      	cmp	r3, #4
 800a94e:	d105      	bne.n	800a95c <_printf_common+0x74>
 800a950:	6833      	ldr	r3, [r6, #0]
 800a952:	68e5      	ldr	r5, [r4, #12]
 800a954:	1aed      	subs	r5, r5, r3
 800a956:	43eb      	mvns	r3, r5
 800a958:	17db      	asrs	r3, r3, #31
 800a95a:	401d      	ands	r5, r3
 800a95c:	68a3      	ldr	r3, [r4, #8]
 800a95e:	6922      	ldr	r2, [r4, #16]
 800a960:	4293      	cmp	r3, r2
 800a962:	dd01      	ble.n	800a968 <_printf_common+0x80>
 800a964:	1a9b      	subs	r3, r3, r2
 800a966:	18ed      	adds	r5, r5, r3
 800a968:	2600      	movs	r6, #0
 800a96a:	42b5      	cmp	r5, r6
 800a96c:	d120      	bne.n	800a9b0 <_printf_common+0xc8>
 800a96e:	2000      	movs	r0, #0
 800a970:	e010      	b.n	800a994 <_printf_common+0xac>
 800a972:	3501      	adds	r5, #1
 800a974:	68e3      	ldr	r3, [r4, #12]
 800a976:	6832      	ldr	r2, [r6, #0]
 800a978:	1a9b      	subs	r3, r3, r2
 800a97a:	42ab      	cmp	r3, r5
 800a97c:	ddd2      	ble.n	800a924 <_printf_common+0x3c>
 800a97e:	0022      	movs	r2, r4
 800a980:	2301      	movs	r3, #1
 800a982:	9901      	ldr	r1, [sp, #4]
 800a984:	9800      	ldr	r0, [sp, #0]
 800a986:	9f08      	ldr	r7, [sp, #32]
 800a988:	3219      	adds	r2, #25
 800a98a:	47b8      	blx	r7
 800a98c:	3001      	adds	r0, #1
 800a98e:	d1f0      	bne.n	800a972 <_printf_common+0x8a>
 800a990:	2001      	movs	r0, #1
 800a992:	4240      	negs	r0, r0
 800a994:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800a996:	2030      	movs	r0, #48	@ 0x30
 800a998:	18e1      	adds	r1, r4, r3
 800a99a:	3143      	adds	r1, #67	@ 0x43
 800a99c:	7008      	strb	r0, [r1, #0]
 800a99e:	0021      	movs	r1, r4
 800a9a0:	1c5a      	adds	r2, r3, #1
 800a9a2:	3145      	adds	r1, #69	@ 0x45
 800a9a4:	7809      	ldrb	r1, [r1, #0]
 800a9a6:	18a2      	adds	r2, r4, r2
 800a9a8:	3243      	adds	r2, #67	@ 0x43
 800a9aa:	3302      	adds	r3, #2
 800a9ac:	7011      	strb	r1, [r2, #0]
 800a9ae:	e7c1      	b.n	800a934 <_printf_common+0x4c>
 800a9b0:	0022      	movs	r2, r4
 800a9b2:	2301      	movs	r3, #1
 800a9b4:	9901      	ldr	r1, [sp, #4]
 800a9b6:	9800      	ldr	r0, [sp, #0]
 800a9b8:	9f08      	ldr	r7, [sp, #32]
 800a9ba:	321a      	adds	r2, #26
 800a9bc:	47b8      	blx	r7
 800a9be:	3001      	adds	r0, #1
 800a9c0:	d0e6      	beq.n	800a990 <_printf_common+0xa8>
 800a9c2:	3601      	adds	r6, #1
 800a9c4:	e7d1      	b.n	800a96a <_printf_common+0x82>
	...

0800a9c8 <_printf_i>:
 800a9c8:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a9ca:	b08b      	sub	sp, #44	@ 0x2c
 800a9cc:	9206      	str	r2, [sp, #24]
 800a9ce:	000a      	movs	r2, r1
 800a9d0:	3243      	adds	r2, #67	@ 0x43
 800a9d2:	9307      	str	r3, [sp, #28]
 800a9d4:	9005      	str	r0, [sp, #20]
 800a9d6:	9203      	str	r2, [sp, #12]
 800a9d8:	7e0a      	ldrb	r2, [r1, #24]
 800a9da:	000c      	movs	r4, r1
 800a9dc:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800a9de:	2a78      	cmp	r2, #120	@ 0x78
 800a9e0:	d809      	bhi.n	800a9f6 <_printf_i+0x2e>
 800a9e2:	2a62      	cmp	r2, #98	@ 0x62
 800a9e4:	d80b      	bhi.n	800a9fe <_printf_i+0x36>
 800a9e6:	2a00      	cmp	r2, #0
 800a9e8:	d100      	bne.n	800a9ec <_printf_i+0x24>
 800a9ea:	e0bc      	b.n	800ab66 <_printf_i+0x19e>
 800a9ec:	497b      	ldr	r1, [pc, #492]	@ (800abdc <_printf_i+0x214>)
 800a9ee:	9104      	str	r1, [sp, #16]
 800a9f0:	2a58      	cmp	r2, #88	@ 0x58
 800a9f2:	d100      	bne.n	800a9f6 <_printf_i+0x2e>
 800a9f4:	e090      	b.n	800ab18 <_printf_i+0x150>
 800a9f6:	0025      	movs	r5, r4
 800a9f8:	3542      	adds	r5, #66	@ 0x42
 800a9fa:	702a      	strb	r2, [r5, #0]
 800a9fc:	e022      	b.n	800aa44 <_printf_i+0x7c>
 800a9fe:	0010      	movs	r0, r2
 800aa00:	3863      	subs	r0, #99	@ 0x63
 800aa02:	2815      	cmp	r0, #21
 800aa04:	d8f7      	bhi.n	800a9f6 <_printf_i+0x2e>
 800aa06:	f7f5 fb87 	bl	8000118 <__gnu_thumb1_case_shi>
 800aa0a:	0016      	.short	0x0016
 800aa0c:	fff6001f 	.word	0xfff6001f
 800aa10:	fff6fff6 	.word	0xfff6fff6
 800aa14:	001ffff6 	.word	0x001ffff6
 800aa18:	fff6fff6 	.word	0xfff6fff6
 800aa1c:	fff6fff6 	.word	0xfff6fff6
 800aa20:	003600a1 	.word	0x003600a1
 800aa24:	fff60080 	.word	0xfff60080
 800aa28:	00b2fff6 	.word	0x00b2fff6
 800aa2c:	0036fff6 	.word	0x0036fff6
 800aa30:	fff6fff6 	.word	0xfff6fff6
 800aa34:	0084      	.short	0x0084
 800aa36:	0025      	movs	r5, r4
 800aa38:	681a      	ldr	r2, [r3, #0]
 800aa3a:	3542      	adds	r5, #66	@ 0x42
 800aa3c:	1d11      	adds	r1, r2, #4
 800aa3e:	6019      	str	r1, [r3, #0]
 800aa40:	6813      	ldr	r3, [r2, #0]
 800aa42:	702b      	strb	r3, [r5, #0]
 800aa44:	2301      	movs	r3, #1
 800aa46:	e0a0      	b.n	800ab8a <_printf_i+0x1c2>
 800aa48:	6818      	ldr	r0, [r3, #0]
 800aa4a:	6809      	ldr	r1, [r1, #0]
 800aa4c:	1d02      	adds	r2, r0, #4
 800aa4e:	060d      	lsls	r5, r1, #24
 800aa50:	d50b      	bpl.n	800aa6a <_printf_i+0xa2>
 800aa52:	6806      	ldr	r6, [r0, #0]
 800aa54:	601a      	str	r2, [r3, #0]
 800aa56:	2e00      	cmp	r6, #0
 800aa58:	da03      	bge.n	800aa62 <_printf_i+0x9a>
 800aa5a:	232d      	movs	r3, #45	@ 0x2d
 800aa5c:	9a03      	ldr	r2, [sp, #12]
 800aa5e:	4276      	negs	r6, r6
 800aa60:	7013      	strb	r3, [r2, #0]
 800aa62:	4b5e      	ldr	r3, [pc, #376]	@ (800abdc <_printf_i+0x214>)
 800aa64:	270a      	movs	r7, #10
 800aa66:	9304      	str	r3, [sp, #16]
 800aa68:	e018      	b.n	800aa9c <_printf_i+0xd4>
 800aa6a:	6806      	ldr	r6, [r0, #0]
 800aa6c:	601a      	str	r2, [r3, #0]
 800aa6e:	0649      	lsls	r1, r1, #25
 800aa70:	d5f1      	bpl.n	800aa56 <_printf_i+0x8e>
 800aa72:	b236      	sxth	r6, r6
 800aa74:	e7ef      	b.n	800aa56 <_printf_i+0x8e>
 800aa76:	6808      	ldr	r0, [r1, #0]
 800aa78:	6819      	ldr	r1, [r3, #0]
 800aa7a:	c940      	ldmia	r1!, {r6}
 800aa7c:	0605      	lsls	r5, r0, #24
 800aa7e:	d402      	bmi.n	800aa86 <_printf_i+0xbe>
 800aa80:	0640      	lsls	r0, r0, #25
 800aa82:	d500      	bpl.n	800aa86 <_printf_i+0xbe>
 800aa84:	b2b6      	uxth	r6, r6
 800aa86:	6019      	str	r1, [r3, #0]
 800aa88:	4b54      	ldr	r3, [pc, #336]	@ (800abdc <_printf_i+0x214>)
 800aa8a:	270a      	movs	r7, #10
 800aa8c:	9304      	str	r3, [sp, #16]
 800aa8e:	2a6f      	cmp	r2, #111	@ 0x6f
 800aa90:	d100      	bne.n	800aa94 <_printf_i+0xcc>
 800aa92:	3f02      	subs	r7, #2
 800aa94:	0023      	movs	r3, r4
 800aa96:	2200      	movs	r2, #0
 800aa98:	3343      	adds	r3, #67	@ 0x43
 800aa9a:	701a      	strb	r2, [r3, #0]
 800aa9c:	6863      	ldr	r3, [r4, #4]
 800aa9e:	60a3      	str	r3, [r4, #8]
 800aaa0:	2b00      	cmp	r3, #0
 800aaa2:	db03      	blt.n	800aaac <_printf_i+0xe4>
 800aaa4:	2104      	movs	r1, #4
 800aaa6:	6822      	ldr	r2, [r4, #0]
 800aaa8:	438a      	bics	r2, r1
 800aaaa:	6022      	str	r2, [r4, #0]
 800aaac:	2e00      	cmp	r6, #0
 800aaae:	d102      	bne.n	800aab6 <_printf_i+0xee>
 800aab0:	9d03      	ldr	r5, [sp, #12]
 800aab2:	2b00      	cmp	r3, #0
 800aab4:	d00c      	beq.n	800aad0 <_printf_i+0x108>
 800aab6:	9d03      	ldr	r5, [sp, #12]
 800aab8:	0030      	movs	r0, r6
 800aaba:	0039      	movs	r1, r7
 800aabc:	f7f5 fbbc 	bl	8000238 <__aeabi_uidivmod>
 800aac0:	9b04      	ldr	r3, [sp, #16]
 800aac2:	3d01      	subs	r5, #1
 800aac4:	5c5b      	ldrb	r3, [r3, r1]
 800aac6:	702b      	strb	r3, [r5, #0]
 800aac8:	0033      	movs	r3, r6
 800aaca:	0006      	movs	r6, r0
 800aacc:	429f      	cmp	r7, r3
 800aace:	d9f3      	bls.n	800aab8 <_printf_i+0xf0>
 800aad0:	2f08      	cmp	r7, #8
 800aad2:	d109      	bne.n	800aae8 <_printf_i+0x120>
 800aad4:	6823      	ldr	r3, [r4, #0]
 800aad6:	07db      	lsls	r3, r3, #31
 800aad8:	d506      	bpl.n	800aae8 <_printf_i+0x120>
 800aada:	6862      	ldr	r2, [r4, #4]
 800aadc:	6923      	ldr	r3, [r4, #16]
 800aade:	429a      	cmp	r2, r3
 800aae0:	dc02      	bgt.n	800aae8 <_printf_i+0x120>
 800aae2:	2330      	movs	r3, #48	@ 0x30
 800aae4:	3d01      	subs	r5, #1
 800aae6:	702b      	strb	r3, [r5, #0]
 800aae8:	9b03      	ldr	r3, [sp, #12]
 800aaea:	1b5b      	subs	r3, r3, r5
 800aaec:	6123      	str	r3, [r4, #16]
 800aaee:	9b07      	ldr	r3, [sp, #28]
 800aaf0:	0021      	movs	r1, r4
 800aaf2:	9300      	str	r3, [sp, #0]
 800aaf4:	9805      	ldr	r0, [sp, #20]
 800aaf6:	9b06      	ldr	r3, [sp, #24]
 800aaf8:	aa09      	add	r2, sp, #36	@ 0x24
 800aafa:	f7ff fef5 	bl	800a8e8 <_printf_common>
 800aafe:	3001      	adds	r0, #1
 800ab00:	d148      	bne.n	800ab94 <_printf_i+0x1cc>
 800ab02:	2001      	movs	r0, #1
 800ab04:	4240      	negs	r0, r0
 800ab06:	b00b      	add	sp, #44	@ 0x2c
 800ab08:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ab0a:	2220      	movs	r2, #32
 800ab0c:	6809      	ldr	r1, [r1, #0]
 800ab0e:	430a      	orrs	r2, r1
 800ab10:	6022      	str	r2, [r4, #0]
 800ab12:	2278      	movs	r2, #120	@ 0x78
 800ab14:	4932      	ldr	r1, [pc, #200]	@ (800abe0 <_printf_i+0x218>)
 800ab16:	9104      	str	r1, [sp, #16]
 800ab18:	0021      	movs	r1, r4
 800ab1a:	3145      	adds	r1, #69	@ 0x45
 800ab1c:	700a      	strb	r2, [r1, #0]
 800ab1e:	6819      	ldr	r1, [r3, #0]
 800ab20:	6822      	ldr	r2, [r4, #0]
 800ab22:	c940      	ldmia	r1!, {r6}
 800ab24:	0610      	lsls	r0, r2, #24
 800ab26:	d402      	bmi.n	800ab2e <_printf_i+0x166>
 800ab28:	0650      	lsls	r0, r2, #25
 800ab2a:	d500      	bpl.n	800ab2e <_printf_i+0x166>
 800ab2c:	b2b6      	uxth	r6, r6
 800ab2e:	6019      	str	r1, [r3, #0]
 800ab30:	07d3      	lsls	r3, r2, #31
 800ab32:	d502      	bpl.n	800ab3a <_printf_i+0x172>
 800ab34:	2320      	movs	r3, #32
 800ab36:	4313      	orrs	r3, r2
 800ab38:	6023      	str	r3, [r4, #0]
 800ab3a:	2e00      	cmp	r6, #0
 800ab3c:	d001      	beq.n	800ab42 <_printf_i+0x17a>
 800ab3e:	2710      	movs	r7, #16
 800ab40:	e7a8      	b.n	800aa94 <_printf_i+0xcc>
 800ab42:	2220      	movs	r2, #32
 800ab44:	6823      	ldr	r3, [r4, #0]
 800ab46:	4393      	bics	r3, r2
 800ab48:	6023      	str	r3, [r4, #0]
 800ab4a:	e7f8      	b.n	800ab3e <_printf_i+0x176>
 800ab4c:	681a      	ldr	r2, [r3, #0]
 800ab4e:	680d      	ldr	r5, [r1, #0]
 800ab50:	1d10      	adds	r0, r2, #4
 800ab52:	6949      	ldr	r1, [r1, #20]
 800ab54:	6018      	str	r0, [r3, #0]
 800ab56:	6813      	ldr	r3, [r2, #0]
 800ab58:	062e      	lsls	r6, r5, #24
 800ab5a:	d501      	bpl.n	800ab60 <_printf_i+0x198>
 800ab5c:	6019      	str	r1, [r3, #0]
 800ab5e:	e002      	b.n	800ab66 <_printf_i+0x19e>
 800ab60:	066d      	lsls	r5, r5, #25
 800ab62:	d5fb      	bpl.n	800ab5c <_printf_i+0x194>
 800ab64:	8019      	strh	r1, [r3, #0]
 800ab66:	2300      	movs	r3, #0
 800ab68:	9d03      	ldr	r5, [sp, #12]
 800ab6a:	6123      	str	r3, [r4, #16]
 800ab6c:	e7bf      	b.n	800aaee <_printf_i+0x126>
 800ab6e:	681a      	ldr	r2, [r3, #0]
 800ab70:	1d11      	adds	r1, r2, #4
 800ab72:	6019      	str	r1, [r3, #0]
 800ab74:	6815      	ldr	r5, [r2, #0]
 800ab76:	2100      	movs	r1, #0
 800ab78:	0028      	movs	r0, r5
 800ab7a:	6862      	ldr	r2, [r4, #4]
 800ab7c:	f000 f858 	bl	800ac30 <memchr>
 800ab80:	2800      	cmp	r0, #0
 800ab82:	d001      	beq.n	800ab88 <_printf_i+0x1c0>
 800ab84:	1b40      	subs	r0, r0, r5
 800ab86:	6060      	str	r0, [r4, #4]
 800ab88:	6863      	ldr	r3, [r4, #4]
 800ab8a:	6123      	str	r3, [r4, #16]
 800ab8c:	2300      	movs	r3, #0
 800ab8e:	9a03      	ldr	r2, [sp, #12]
 800ab90:	7013      	strb	r3, [r2, #0]
 800ab92:	e7ac      	b.n	800aaee <_printf_i+0x126>
 800ab94:	002a      	movs	r2, r5
 800ab96:	6923      	ldr	r3, [r4, #16]
 800ab98:	9906      	ldr	r1, [sp, #24]
 800ab9a:	9805      	ldr	r0, [sp, #20]
 800ab9c:	9d07      	ldr	r5, [sp, #28]
 800ab9e:	47a8      	blx	r5
 800aba0:	3001      	adds	r0, #1
 800aba2:	d0ae      	beq.n	800ab02 <_printf_i+0x13a>
 800aba4:	6823      	ldr	r3, [r4, #0]
 800aba6:	079b      	lsls	r3, r3, #30
 800aba8:	d415      	bmi.n	800abd6 <_printf_i+0x20e>
 800abaa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800abac:	68e0      	ldr	r0, [r4, #12]
 800abae:	4298      	cmp	r0, r3
 800abb0:	daa9      	bge.n	800ab06 <_printf_i+0x13e>
 800abb2:	0018      	movs	r0, r3
 800abb4:	e7a7      	b.n	800ab06 <_printf_i+0x13e>
 800abb6:	0022      	movs	r2, r4
 800abb8:	2301      	movs	r3, #1
 800abba:	9906      	ldr	r1, [sp, #24]
 800abbc:	9805      	ldr	r0, [sp, #20]
 800abbe:	9e07      	ldr	r6, [sp, #28]
 800abc0:	3219      	adds	r2, #25
 800abc2:	47b0      	blx	r6
 800abc4:	3001      	adds	r0, #1
 800abc6:	d09c      	beq.n	800ab02 <_printf_i+0x13a>
 800abc8:	3501      	adds	r5, #1
 800abca:	68e3      	ldr	r3, [r4, #12]
 800abcc:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800abce:	1a9b      	subs	r3, r3, r2
 800abd0:	42ab      	cmp	r3, r5
 800abd2:	dcf0      	bgt.n	800abb6 <_printf_i+0x1ee>
 800abd4:	e7e9      	b.n	800abaa <_printf_i+0x1e2>
 800abd6:	2500      	movs	r5, #0
 800abd8:	e7f7      	b.n	800abca <_printf_i+0x202>
 800abda:	46c0      	nop			@ (mov r8, r8)
 800abdc:	0800b98e 	.word	0x0800b98e
 800abe0:	0800b99f 	.word	0x0800b99f

0800abe4 <memmove>:
 800abe4:	b510      	push	{r4, lr}
 800abe6:	4288      	cmp	r0, r1
 800abe8:	d806      	bhi.n	800abf8 <memmove+0x14>
 800abea:	2300      	movs	r3, #0
 800abec:	429a      	cmp	r2, r3
 800abee:	d008      	beq.n	800ac02 <memmove+0x1e>
 800abf0:	5ccc      	ldrb	r4, [r1, r3]
 800abf2:	54c4      	strb	r4, [r0, r3]
 800abf4:	3301      	adds	r3, #1
 800abf6:	e7f9      	b.n	800abec <memmove+0x8>
 800abf8:	188b      	adds	r3, r1, r2
 800abfa:	4298      	cmp	r0, r3
 800abfc:	d2f5      	bcs.n	800abea <memmove+0x6>
 800abfe:	3a01      	subs	r2, #1
 800ac00:	d200      	bcs.n	800ac04 <memmove+0x20>
 800ac02:	bd10      	pop	{r4, pc}
 800ac04:	5c8b      	ldrb	r3, [r1, r2]
 800ac06:	5483      	strb	r3, [r0, r2]
 800ac08:	e7f9      	b.n	800abfe <memmove+0x1a>
	...

0800ac0c <_sbrk_r>:
 800ac0c:	2300      	movs	r3, #0
 800ac0e:	b570      	push	{r4, r5, r6, lr}
 800ac10:	4d06      	ldr	r5, [pc, #24]	@ (800ac2c <_sbrk_r+0x20>)
 800ac12:	0004      	movs	r4, r0
 800ac14:	0008      	movs	r0, r1
 800ac16:	602b      	str	r3, [r5, #0]
 800ac18:	f7fa fc4c 	bl	80054b4 <_sbrk>
 800ac1c:	1c43      	adds	r3, r0, #1
 800ac1e:	d103      	bne.n	800ac28 <_sbrk_r+0x1c>
 800ac20:	682b      	ldr	r3, [r5, #0]
 800ac22:	2b00      	cmp	r3, #0
 800ac24:	d000      	beq.n	800ac28 <_sbrk_r+0x1c>
 800ac26:	6023      	str	r3, [r4, #0]
 800ac28:	bd70      	pop	{r4, r5, r6, pc}
 800ac2a:	46c0      	nop			@ (mov r8, r8)
 800ac2c:	200010b4 	.word	0x200010b4

0800ac30 <memchr>:
 800ac30:	b2c9      	uxtb	r1, r1
 800ac32:	1882      	adds	r2, r0, r2
 800ac34:	4290      	cmp	r0, r2
 800ac36:	d101      	bne.n	800ac3c <memchr+0xc>
 800ac38:	2000      	movs	r0, #0
 800ac3a:	4770      	bx	lr
 800ac3c:	7803      	ldrb	r3, [r0, #0]
 800ac3e:	428b      	cmp	r3, r1
 800ac40:	d0fb      	beq.n	800ac3a <memchr+0xa>
 800ac42:	3001      	adds	r0, #1
 800ac44:	e7f6      	b.n	800ac34 <memchr+0x4>

0800ac46 <_realloc_r>:
 800ac46:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800ac48:	0006      	movs	r6, r0
 800ac4a:	000c      	movs	r4, r1
 800ac4c:	0015      	movs	r5, r2
 800ac4e:	2900      	cmp	r1, #0
 800ac50:	d105      	bne.n	800ac5e <_realloc_r+0x18>
 800ac52:	0011      	movs	r1, r2
 800ac54:	f7ff fc5a 	bl	800a50c <_malloc_r>
 800ac58:	0004      	movs	r4, r0
 800ac5a:	0020      	movs	r0, r4
 800ac5c:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800ac5e:	2a00      	cmp	r2, #0
 800ac60:	d103      	bne.n	800ac6a <_realloc_r+0x24>
 800ac62:	f7ff fbe7 	bl	800a434 <_free_r>
 800ac66:	2400      	movs	r4, #0
 800ac68:	e7f7      	b.n	800ac5a <_realloc_r+0x14>
 800ac6a:	f000 f81b 	bl	800aca4 <_malloc_usable_size_r>
 800ac6e:	0007      	movs	r7, r0
 800ac70:	4285      	cmp	r5, r0
 800ac72:	d802      	bhi.n	800ac7a <_realloc_r+0x34>
 800ac74:	0843      	lsrs	r3, r0, #1
 800ac76:	42ab      	cmp	r3, r5
 800ac78:	d3ef      	bcc.n	800ac5a <_realloc_r+0x14>
 800ac7a:	0029      	movs	r1, r5
 800ac7c:	0030      	movs	r0, r6
 800ac7e:	f7ff fc45 	bl	800a50c <_malloc_r>
 800ac82:	9001      	str	r0, [sp, #4]
 800ac84:	2800      	cmp	r0, #0
 800ac86:	d0ee      	beq.n	800ac66 <_realloc_r+0x20>
 800ac88:	002a      	movs	r2, r5
 800ac8a:	42bd      	cmp	r5, r7
 800ac8c:	d900      	bls.n	800ac90 <_realloc_r+0x4a>
 800ac8e:	003a      	movs	r2, r7
 800ac90:	0021      	movs	r1, r4
 800ac92:	9801      	ldr	r0, [sp, #4]
 800ac94:	f7ff fbc4 	bl	800a420 <memcpy>
 800ac98:	0021      	movs	r1, r4
 800ac9a:	0030      	movs	r0, r6
 800ac9c:	f7ff fbca 	bl	800a434 <_free_r>
 800aca0:	9c01      	ldr	r4, [sp, #4]
 800aca2:	e7da      	b.n	800ac5a <_realloc_r+0x14>

0800aca4 <_malloc_usable_size_r>:
 800aca4:	1f0b      	subs	r3, r1, #4
 800aca6:	681b      	ldr	r3, [r3, #0]
 800aca8:	1f18      	subs	r0, r3, #4
 800acaa:	2b00      	cmp	r3, #0
 800acac:	da01      	bge.n	800acb2 <_malloc_usable_size_r+0xe>
 800acae:	580b      	ldr	r3, [r1, r0]
 800acb0:	18c0      	adds	r0, r0, r3
 800acb2:	4770      	bx	lr

0800acb4 <sqrt>:
 800acb4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800acb6:	0004      	movs	r4, r0
 800acb8:	000d      	movs	r5, r1
 800acba:	f000 f821 	bl	800ad00 <__ieee754_sqrt>
 800acbe:	0022      	movs	r2, r4
 800acc0:	0006      	movs	r6, r0
 800acc2:	000f      	movs	r7, r1
 800acc4:	002b      	movs	r3, r5
 800acc6:	0020      	movs	r0, r4
 800acc8:	0029      	movs	r1, r5
 800acca:	f7f7 ff37 	bl	8002b3c <__aeabi_dcmpun>
 800acce:	2800      	cmp	r0, #0
 800acd0:	d113      	bne.n	800acfa <sqrt+0x46>
 800acd2:	2200      	movs	r2, #0
 800acd4:	2300      	movs	r3, #0
 800acd6:	0020      	movs	r0, r4
 800acd8:	0029      	movs	r1, r5
 800acda:	f7f5 fbb3 	bl	8000444 <__aeabi_dcmplt>
 800acde:	2800      	cmp	r0, #0
 800ace0:	d00b      	beq.n	800acfa <sqrt+0x46>
 800ace2:	f7ff fb71 	bl	800a3c8 <__errno>
 800ace6:	2321      	movs	r3, #33	@ 0x21
 800ace8:	2200      	movs	r2, #0
 800acea:	6003      	str	r3, [r0, #0]
 800acec:	2300      	movs	r3, #0
 800acee:	0010      	movs	r0, r2
 800acf0:	0019      	movs	r1, r3
 800acf2:	f7f6 fc7b 	bl	80015ec <__aeabi_ddiv>
 800acf6:	0006      	movs	r6, r0
 800acf8:	000f      	movs	r7, r1
 800acfa:	0030      	movs	r0, r6
 800acfc:	0039      	movs	r1, r7
 800acfe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800ad00 <__ieee754_sqrt>:
 800ad00:	b5f0      	push	{r4, r5, r6, r7, lr}
 800ad02:	000a      	movs	r2, r1
 800ad04:	000d      	movs	r5, r1
 800ad06:	496d      	ldr	r1, [pc, #436]	@ (800aebc <__ieee754_sqrt+0x1bc>)
 800ad08:	0004      	movs	r4, r0
 800ad0a:	0003      	movs	r3, r0
 800ad0c:	0008      	movs	r0, r1
 800ad0e:	b087      	sub	sp, #28
 800ad10:	4028      	ands	r0, r5
 800ad12:	4288      	cmp	r0, r1
 800ad14:	d111      	bne.n	800ad3a <__ieee754_sqrt+0x3a>
 800ad16:	0022      	movs	r2, r4
 800ad18:	002b      	movs	r3, r5
 800ad1a:	0020      	movs	r0, r4
 800ad1c:	0029      	movs	r1, r5
 800ad1e:	f7f7 f8a9 	bl	8001e74 <__aeabi_dmul>
 800ad22:	0002      	movs	r2, r0
 800ad24:	000b      	movs	r3, r1
 800ad26:	0020      	movs	r0, r4
 800ad28:	0029      	movs	r1, r5
 800ad2a:	f7f6 f8fb 	bl	8000f24 <__aeabi_dadd>
 800ad2e:	0004      	movs	r4, r0
 800ad30:	000d      	movs	r5, r1
 800ad32:	0020      	movs	r0, r4
 800ad34:	0029      	movs	r1, r5
 800ad36:	b007      	add	sp, #28
 800ad38:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ad3a:	2d00      	cmp	r5, #0
 800ad3c:	dc11      	bgt.n	800ad62 <__ieee754_sqrt+0x62>
 800ad3e:	0069      	lsls	r1, r5, #1
 800ad40:	0849      	lsrs	r1, r1, #1
 800ad42:	4321      	orrs	r1, r4
 800ad44:	d0f5      	beq.n	800ad32 <__ieee754_sqrt+0x32>
 800ad46:	2000      	movs	r0, #0
 800ad48:	4285      	cmp	r5, r0
 800ad4a:	d010      	beq.n	800ad6e <__ieee754_sqrt+0x6e>
 800ad4c:	0022      	movs	r2, r4
 800ad4e:	002b      	movs	r3, r5
 800ad50:	0020      	movs	r0, r4
 800ad52:	0029      	movs	r1, r5
 800ad54:	f7f7 fb56 	bl	8002404 <__aeabi_dsub>
 800ad58:	0002      	movs	r2, r0
 800ad5a:	000b      	movs	r3, r1
 800ad5c:	f7f6 fc46 	bl	80015ec <__aeabi_ddiv>
 800ad60:	e7e5      	b.n	800ad2e <__ieee754_sqrt+0x2e>
 800ad62:	1528      	asrs	r0, r5, #20
 800ad64:	d115      	bne.n	800ad92 <__ieee754_sqrt+0x92>
 800ad66:	2480      	movs	r4, #128	@ 0x80
 800ad68:	2100      	movs	r1, #0
 800ad6a:	0364      	lsls	r4, r4, #13
 800ad6c:	e007      	b.n	800ad7e <__ieee754_sqrt+0x7e>
 800ad6e:	0ada      	lsrs	r2, r3, #11
 800ad70:	3815      	subs	r0, #21
 800ad72:	055b      	lsls	r3, r3, #21
 800ad74:	2a00      	cmp	r2, #0
 800ad76:	d0fa      	beq.n	800ad6e <__ieee754_sqrt+0x6e>
 800ad78:	e7f5      	b.n	800ad66 <__ieee754_sqrt+0x66>
 800ad7a:	0052      	lsls	r2, r2, #1
 800ad7c:	3101      	adds	r1, #1
 800ad7e:	4222      	tst	r2, r4
 800ad80:	d0fb      	beq.n	800ad7a <__ieee754_sqrt+0x7a>
 800ad82:	1e4c      	subs	r4, r1, #1
 800ad84:	1b00      	subs	r0, r0, r4
 800ad86:	2420      	movs	r4, #32
 800ad88:	001d      	movs	r5, r3
 800ad8a:	1a64      	subs	r4, r4, r1
 800ad8c:	40e5      	lsrs	r5, r4
 800ad8e:	408b      	lsls	r3, r1
 800ad90:	432a      	orrs	r2, r5
 800ad92:	494b      	ldr	r1, [pc, #300]	@ (800aec0 <__ieee754_sqrt+0x1c0>)
 800ad94:	0312      	lsls	r2, r2, #12
 800ad96:	1844      	adds	r4, r0, r1
 800ad98:	2180      	movs	r1, #128	@ 0x80
 800ad9a:	0b12      	lsrs	r2, r2, #12
 800ad9c:	0349      	lsls	r1, r1, #13
 800ad9e:	4311      	orrs	r1, r2
 800ada0:	07c0      	lsls	r0, r0, #31
 800ada2:	d403      	bmi.n	800adac <__ieee754_sqrt+0xac>
 800ada4:	0fda      	lsrs	r2, r3, #31
 800ada6:	0049      	lsls	r1, r1, #1
 800ada8:	1851      	adds	r1, r2, r1
 800adaa:	005b      	lsls	r3, r3, #1
 800adac:	2500      	movs	r5, #0
 800adae:	1062      	asrs	r2, r4, #1
 800adb0:	0049      	lsls	r1, r1, #1
 800adb2:	2480      	movs	r4, #128	@ 0x80
 800adb4:	9205      	str	r2, [sp, #20]
 800adb6:	0fda      	lsrs	r2, r3, #31
 800adb8:	1852      	adds	r2, r2, r1
 800adba:	2016      	movs	r0, #22
 800adbc:	0029      	movs	r1, r5
 800adbe:	005b      	lsls	r3, r3, #1
 800adc0:	03a4      	lsls	r4, r4, #14
 800adc2:	190e      	adds	r6, r1, r4
 800adc4:	4296      	cmp	r6, r2
 800adc6:	dc02      	bgt.n	800adce <__ieee754_sqrt+0xce>
 800adc8:	1931      	adds	r1, r6, r4
 800adca:	1b92      	subs	r2, r2, r6
 800adcc:	192d      	adds	r5, r5, r4
 800adce:	0fde      	lsrs	r6, r3, #31
 800add0:	0052      	lsls	r2, r2, #1
 800add2:	3801      	subs	r0, #1
 800add4:	1992      	adds	r2, r2, r6
 800add6:	005b      	lsls	r3, r3, #1
 800add8:	0864      	lsrs	r4, r4, #1
 800adda:	2800      	cmp	r0, #0
 800addc:	d1f1      	bne.n	800adc2 <__ieee754_sqrt+0xc2>
 800adde:	2620      	movs	r6, #32
 800ade0:	2780      	movs	r7, #128	@ 0x80
 800ade2:	0004      	movs	r4, r0
 800ade4:	9604      	str	r6, [sp, #16]
 800ade6:	063f      	lsls	r7, r7, #24
 800ade8:	19c6      	adds	r6, r0, r7
 800adea:	46b4      	mov	ip, r6
 800adec:	4291      	cmp	r1, r2
 800adee:	db02      	blt.n	800adf6 <__ieee754_sqrt+0xf6>
 800adf0:	d114      	bne.n	800ae1c <__ieee754_sqrt+0x11c>
 800adf2:	429e      	cmp	r6, r3
 800adf4:	d812      	bhi.n	800ae1c <__ieee754_sqrt+0x11c>
 800adf6:	4660      	mov	r0, ip
 800adf8:	4666      	mov	r6, ip
 800adfa:	19c0      	adds	r0, r0, r7
 800adfc:	9100      	str	r1, [sp, #0]
 800adfe:	2e00      	cmp	r6, #0
 800ae00:	da03      	bge.n	800ae0a <__ieee754_sqrt+0x10a>
 800ae02:	43c6      	mvns	r6, r0
 800ae04:	0ff6      	lsrs	r6, r6, #31
 800ae06:	198e      	adds	r6, r1, r6
 800ae08:	9600      	str	r6, [sp, #0]
 800ae0a:	1a52      	subs	r2, r2, r1
 800ae0c:	4563      	cmp	r3, ip
 800ae0e:	4189      	sbcs	r1, r1
 800ae10:	4249      	negs	r1, r1
 800ae12:	1a52      	subs	r2, r2, r1
 800ae14:	4661      	mov	r1, ip
 800ae16:	1a5b      	subs	r3, r3, r1
 800ae18:	9900      	ldr	r1, [sp, #0]
 800ae1a:	19e4      	adds	r4, r4, r7
 800ae1c:	0fde      	lsrs	r6, r3, #31
 800ae1e:	0052      	lsls	r2, r2, #1
 800ae20:	1992      	adds	r2, r2, r6
 800ae22:	9e04      	ldr	r6, [sp, #16]
 800ae24:	005b      	lsls	r3, r3, #1
 800ae26:	3e01      	subs	r6, #1
 800ae28:	087f      	lsrs	r7, r7, #1
 800ae2a:	9604      	str	r6, [sp, #16]
 800ae2c:	2e00      	cmp	r6, #0
 800ae2e:	d1db      	bne.n	800ade8 <__ieee754_sqrt+0xe8>
 800ae30:	431a      	orrs	r2, r3
 800ae32:	d01f      	beq.n	800ae74 <__ieee754_sqrt+0x174>
 800ae34:	4e23      	ldr	r6, [pc, #140]	@ (800aec4 <__ieee754_sqrt+0x1c4>)
 800ae36:	4f24      	ldr	r7, [pc, #144]	@ (800aec8 <__ieee754_sqrt+0x1c8>)
 800ae38:	6830      	ldr	r0, [r6, #0]
 800ae3a:	6871      	ldr	r1, [r6, #4]
 800ae3c:	683a      	ldr	r2, [r7, #0]
 800ae3e:	687b      	ldr	r3, [r7, #4]
 800ae40:	9200      	str	r2, [sp, #0]
 800ae42:	9301      	str	r3, [sp, #4]
 800ae44:	6832      	ldr	r2, [r6, #0]
 800ae46:	6873      	ldr	r3, [r6, #4]
 800ae48:	9202      	str	r2, [sp, #8]
 800ae4a:	9303      	str	r3, [sp, #12]
 800ae4c:	9a00      	ldr	r2, [sp, #0]
 800ae4e:	9b01      	ldr	r3, [sp, #4]
 800ae50:	f7f7 fad8 	bl	8002404 <__aeabi_dsub>
 800ae54:	0002      	movs	r2, r0
 800ae56:	000b      	movs	r3, r1
 800ae58:	9802      	ldr	r0, [sp, #8]
 800ae5a:	9903      	ldr	r1, [sp, #12]
 800ae5c:	f7f5 fafc 	bl	8000458 <__aeabi_dcmple>
 800ae60:	2800      	cmp	r0, #0
 800ae62:	d007      	beq.n	800ae74 <__ieee754_sqrt+0x174>
 800ae64:	6830      	ldr	r0, [r6, #0]
 800ae66:	6871      	ldr	r1, [r6, #4]
 800ae68:	683a      	ldr	r2, [r7, #0]
 800ae6a:	687b      	ldr	r3, [r7, #4]
 800ae6c:	1c67      	adds	r7, r4, #1
 800ae6e:	d10f      	bne.n	800ae90 <__ieee754_sqrt+0x190>
 800ae70:	9c04      	ldr	r4, [sp, #16]
 800ae72:	3501      	adds	r5, #1
 800ae74:	4b15      	ldr	r3, [pc, #84]	@ (800aecc <__ieee754_sqrt+0x1cc>)
 800ae76:	106a      	asrs	r2, r5, #1
 800ae78:	18d2      	adds	r2, r2, r3
 800ae7a:	0863      	lsrs	r3, r4, #1
 800ae7c:	07ed      	lsls	r5, r5, #31
 800ae7e:	d502      	bpl.n	800ae86 <__ieee754_sqrt+0x186>
 800ae80:	2180      	movs	r1, #128	@ 0x80
 800ae82:	0609      	lsls	r1, r1, #24
 800ae84:	430b      	orrs	r3, r1
 800ae86:	9905      	ldr	r1, [sp, #20]
 800ae88:	001c      	movs	r4, r3
 800ae8a:	0509      	lsls	r1, r1, #20
 800ae8c:	188d      	adds	r5, r1, r2
 800ae8e:	e750      	b.n	800ad32 <__ieee754_sqrt+0x32>
 800ae90:	f7f6 f848 	bl	8000f24 <__aeabi_dadd>
 800ae94:	6877      	ldr	r7, [r6, #4]
 800ae96:	6836      	ldr	r6, [r6, #0]
 800ae98:	0002      	movs	r2, r0
 800ae9a:	000b      	movs	r3, r1
 800ae9c:	0030      	movs	r0, r6
 800ae9e:	0039      	movs	r1, r7
 800aea0:	f7f5 fad0 	bl	8000444 <__aeabi_dcmplt>
 800aea4:	2800      	cmp	r0, #0
 800aea6:	d004      	beq.n	800aeb2 <__ieee754_sqrt+0x1b2>
 800aea8:	3402      	adds	r4, #2
 800aeaa:	4263      	negs	r3, r4
 800aeac:	4163      	adcs	r3, r4
 800aeae:	18ed      	adds	r5, r5, r3
 800aeb0:	e7e0      	b.n	800ae74 <__ieee754_sqrt+0x174>
 800aeb2:	2301      	movs	r3, #1
 800aeb4:	3401      	adds	r4, #1
 800aeb6:	439c      	bics	r4, r3
 800aeb8:	e7dc      	b.n	800ae74 <__ieee754_sqrt+0x174>
 800aeba:	46c0      	nop			@ (mov r8, r8)
 800aebc:	7ff00000 	.word	0x7ff00000
 800aec0:	fffffc01 	.word	0xfffffc01
 800aec4:	20000a28 	.word	0x20000a28
 800aec8:	20000a20 	.word	0x20000a20
 800aecc:	3fe00000 	.word	0x3fe00000

0800aed0 <_init>:
 800aed0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800aed2:	46c0      	nop			@ (mov r8, r8)
 800aed4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800aed6:	bc08      	pop	{r3}
 800aed8:	469e      	mov	lr, r3
 800aeda:	4770      	bx	lr

0800aedc <_fini>:
 800aedc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800aede:	46c0      	nop			@ (mov r8, r8)
 800aee0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800aee2:	bc08      	pop	{r3}
 800aee4:	469e      	mov	lr, r3
 800aee6:	4770      	bx	lr
