// Seed: 1553656764
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_5;
  assign id_1 = 1;
  wire id_6;
  wire id_7;
  assign id_2 = 1'd0;
endmodule
module module_1 (
    output tri id_0,
    input wor id_1,
    input wand id_2,
    input wand id_3,
    input supply1 id_4,
    input uwire id_5,
    input tri1 id_6,
    output supply1 id_7
);
  wire id_9;
  xnor (id_0, id_3, id_1, id_2, id_4, id_5, id_6);
  assign id_7 = 1;
  module_0(
      id_9, id_9, id_9, id_9
  );
endmodule
