

================================================================
== Vitis HLS Report for 'top_kernel_Pipeline_VITIS_LOOP_215_4'
================================================================
* Date:           Sat Feb  7 22:58:20 2026

* Version:        2025.1.1 (Build 6214317 on Sep 11 2025)
* Project:        project_1
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.492 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |      173|      173|  1.730 us|  1.730 us|  130|  130|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_215_4  |      171|      171|        46|          2|          1|    64|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 46


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 46
* Pipeline : 1
  Pipeline-0 : II = 2, D = 46, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.87>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [top.cpp:215]   --->   Operation 49 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%conv_i343_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %conv_i343"   --->   Operation 50 'read' 'conv_i343_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%i_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %i"   --->   Operation 51 'read' 'i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%conv_i343_cast = sext i24 %conv_i343_read"   --->   Operation 52 'sext' 'conv_i343_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.48ns)   --->   "%store_ln215 = store i7 0, i7 %j" [top.cpp:215]   --->   Operation 53 'store' 'store_ln215' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body25"   --->   Operation 54 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%j_1 = load i7 %j" [top.cpp:215]   --->   Operation 55 'load' 'j_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.89ns)   --->   "%icmp_ln215 = icmp_eq  i7 %j_1, i7 64" [top.cpp:215]   --->   Operation 56 'icmp' 'icmp_ln215' <Predicate = true> <Delay = 0.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 57 [1/1] (0.89ns)   --->   "%add_ln215 = add i7 %j_1, i7 1" [top.cpp:215]   --->   Operation 57 'add' 'add_ln215' <Predicate = true> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%br_ln215 = br i1 %icmp_ln215, void %for.body25.split, void %for.inc39.exitStub" [top.cpp:215]   --->   Operation 58 'br' 'br_ln215' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%trunc_ln215 = trunc i7 %j_1" [top.cpp:215]   --->   Operation 59 'trunc' 'trunc_ln215' <Predicate = (!icmp_ln215)> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i7.i32, i7 %j_1, i32 5" [top.cpp:215]   --->   Operation 60 'bitselect' 'tmp' <Predicate = (!icmp_ln215)> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%zext_ln215 = zext i1 %tmp" [top.cpp:215]   --->   Operation 61 'zext' 'zext_ln215' <Predicate = (!icmp_ln215)> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%row_buffer_addr = getelementptr i24 %row_buffer, i64 0, i64 %zext_ln215" [top.cpp:217]   --->   Operation 62 'getelementptr' 'row_buffer_addr' <Predicate = (!icmp_ln215)> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%row_buffer_1_addr = getelementptr i24 %row_buffer_1, i64 0, i64 %zext_ln215" [top.cpp:217]   --->   Operation 63 'getelementptr' 'row_buffer_1_addr' <Predicate = (!icmp_ln215)> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%row_buffer_2_addr = getelementptr i24 %row_buffer_2, i64 0, i64 %zext_ln215" [top.cpp:217]   --->   Operation 64 'getelementptr' 'row_buffer_2_addr' <Predicate = (!icmp_ln215)> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%row_buffer_3_addr = getelementptr i24 %row_buffer_3, i64 0, i64 %zext_ln215" [top.cpp:217]   --->   Operation 65 'getelementptr' 'row_buffer_3_addr' <Predicate = (!icmp_ln215)> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%row_buffer_4_addr = getelementptr i24 %row_buffer_4, i64 0, i64 %zext_ln215" [top.cpp:217]   --->   Operation 66 'getelementptr' 'row_buffer_4_addr' <Predicate = (!icmp_ln215)> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%row_buffer_5_addr = getelementptr i24 %row_buffer_5, i64 0, i64 %zext_ln215" [top.cpp:217]   --->   Operation 67 'getelementptr' 'row_buffer_5_addr' <Predicate = (!icmp_ln215)> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%row_buffer_6_addr = getelementptr i24 %row_buffer_6, i64 0, i64 %zext_ln215" [top.cpp:217]   --->   Operation 68 'getelementptr' 'row_buffer_6_addr' <Predicate = (!icmp_ln215)> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%row_buffer_7_addr = getelementptr i24 %row_buffer_7, i64 0, i64 %zext_ln215" [top.cpp:217]   --->   Operation 69 'getelementptr' 'row_buffer_7_addr' <Predicate = (!icmp_ln215)> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%row_buffer_8_addr = getelementptr i24 %row_buffer_8, i64 0, i64 %zext_ln215" [top.cpp:217]   --->   Operation 70 'getelementptr' 'row_buffer_8_addr' <Predicate = (!icmp_ln215)> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%row_buffer_9_addr = getelementptr i24 %row_buffer_9, i64 0, i64 %zext_ln215" [top.cpp:217]   --->   Operation 71 'getelementptr' 'row_buffer_9_addr' <Predicate = (!icmp_ln215)> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%row_buffer_10_addr = getelementptr i24 %row_buffer_10, i64 0, i64 %zext_ln215" [top.cpp:217]   --->   Operation 72 'getelementptr' 'row_buffer_10_addr' <Predicate = (!icmp_ln215)> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%row_buffer_11_addr = getelementptr i24 %row_buffer_11, i64 0, i64 %zext_ln215" [top.cpp:217]   --->   Operation 73 'getelementptr' 'row_buffer_11_addr' <Predicate = (!icmp_ln215)> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%row_buffer_12_addr = getelementptr i24 %row_buffer_12, i64 0, i64 %zext_ln215" [top.cpp:217]   --->   Operation 74 'getelementptr' 'row_buffer_12_addr' <Predicate = (!icmp_ln215)> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%row_buffer_13_addr = getelementptr i24 %row_buffer_13, i64 0, i64 %zext_ln215" [top.cpp:217]   --->   Operation 75 'getelementptr' 'row_buffer_13_addr' <Predicate = (!icmp_ln215)> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%row_buffer_14_addr = getelementptr i24 %row_buffer_14, i64 0, i64 %zext_ln215" [top.cpp:217]   --->   Operation 76 'getelementptr' 'row_buffer_14_addr' <Predicate = (!icmp_ln215)> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%row_buffer_15_addr = getelementptr i24 %row_buffer_15, i64 0, i64 %zext_ln215" [top.cpp:217]   --->   Operation 77 'getelementptr' 'row_buffer_15_addr' <Predicate = (!icmp_ln215)> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%row_buffer_16_addr = getelementptr i24 %row_buffer_16, i64 0, i64 %zext_ln215" [top.cpp:217]   --->   Operation 78 'getelementptr' 'row_buffer_16_addr' <Predicate = (!icmp_ln215)> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%row_buffer_17_addr = getelementptr i24 %row_buffer_17, i64 0, i64 %zext_ln215" [top.cpp:217]   --->   Operation 79 'getelementptr' 'row_buffer_17_addr' <Predicate = (!icmp_ln215)> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%row_buffer_18_addr = getelementptr i24 %row_buffer_18, i64 0, i64 %zext_ln215" [top.cpp:217]   --->   Operation 80 'getelementptr' 'row_buffer_18_addr' <Predicate = (!icmp_ln215)> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%row_buffer_19_addr = getelementptr i24 %row_buffer_19, i64 0, i64 %zext_ln215" [top.cpp:217]   --->   Operation 81 'getelementptr' 'row_buffer_19_addr' <Predicate = (!icmp_ln215)> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%row_buffer_20_addr = getelementptr i24 %row_buffer_20, i64 0, i64 %zext_ln215" [top.cpp:217]   --->   Operation 82 'getelementptr' 'row_buffer_20_addr' <Predicate = (!icmp_ln215)> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%row_buffer_21_addr = getelementptr i24 %row_buffer_21, i64 0, i64 %zext_ln215" [top.cpp:217]   --->   Operation 83 'getelementptr' 'row_buffer_21_addr' <Predicate = (!icmp_ln215)> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%row_buffer_22_addr = getelementptr i24 %row_buffer_22, i64 0, i64 %zext_ln215" [top.cpp:217]   --->   Operation 84 'getelementptr' 'row_buffer_22_addr' <Predicate = (!icmp_ln215)> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%row_buffer_23_addr = getelementptr i24 %row_buffer_23, i64 0, i64 %zext_ln215" [top.cpp:217]   --->   Operation 85 'getelementptr' 'row_buffer_23_addr' <Predicate = (!icmp_ln215)> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%row_buffer_24_addr = getelementptr i24 %row_buffer_24, i64 0, i64 %zext_ln215" [top.cpp:217]   --->   Operation 86 'getelementptr' 'row_buffer_24_addr' <Predicate = (!icmp_ln215)> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%row_buffer_25_addr = getelementptr i24 %row_buffer_25, i64 0, i64 %zext_ln215" [top.cpp:217]   --->   Operation 87 'getelementptr' 'row_buffer_25_addr' <Predicate = (!icmp_ln215)> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%row_buffer_26_addr = getelementptr i24 %row_buffer_26, i64 0, i64 %zext_ln215" [top.cpp:217]   --->   Operation 88 'getelementptr' 'row_buffer_26_addr' <Predicate = (!icmp_ln215)> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%row_buffer_27_addr = getelementptr i24 %row_buffer_27, i64 0, i64 %zext_ln215" [top.cpp:217]   --->   Operation 89 'getelementptr' 'row_buffer_27_addr' <Predicate = (!icmp_ln215)> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%row_buffer_28_addr = getelementptr i24 %row_buffer_28, i64 0, i64 %zext_ln215" [top.cpp:217]   --->   Operation 90 'getelementptr' 'row_buffer_28_addr' <Predicate = (!icmp_ln215)> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%row_buffer_29_addr = getelementptr i24 %row_buffer_29, i64 0, i64 %zext_ln215" [top.cpp:217]   --->   Operation 91 'getelementptr' 'row_buffer_29_addr' <Predicate = (!icmp_ln215)> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%row_buffer_30_addr = getelementptr i24 %row_buffer_30, i64 0, i64 %zext_ln215" [top.cpp:217]   --->   Operation 92 'getelementptr' 'row_buffer_30_addr' <Predicate = (!icmp_ln215)> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%row_buffer_31_addr = getelementptr i24 %row_buffer_31, i64 0, i64 %zext_ln215" [top.cpp:217]   --->   Operation 93 'getelementptr' 'row_buffer_31_addr' <Predicate = (!icmp_ln215)> <Delay = 0.00>
ST_1 : Operation 94 [2/2] (0.79ns)   --->   "%row_buffer_load = load i1 %row_buffer_addr" [top.cpp:217]   --->   Operation 94 'load' 'row_buffer_load' <Predicate = (!icmp_ln215)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_1 : Operation 95 [2/2] (0.79ns)   --->   "%row_buffer_1_load = load i1 %row_buffer_1_addr" [top.cpp:217]   --->   Operation 95 'load' 'row_buffer_1_load' <Predicate = (!icmp_ln215)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_1 : Operation 96 [2/2] (0.79ns)   --->   "%row_buffer_2_load = load i1 %row_buffer_2_addr" [top.cpp:217]   --->   Operation 96 'load' 'row_buffer_2_load' <Predicate = (!icmp_ln215)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_1 : Operation 97 [2/2] (0.79ns)   --->   "%row_buffer_3_load = load i1 %row_buffer_3_addr" [top.cpp:217]   --->   Operation 97 'load' 'row_buffer_3_load' <Predicate = (!icmp_ln215)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_1 : Operation 98 [2/2] (0.79ns)   --->   "%row_buffer_4_load = load i1 %row_buffer_4_addr" [top.cpp:217]   --->   Operation 98 'load' 'row_buffer_4_load' <Predicate = (!icmp_ln215)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_1 : Operation 99 [2/2] (0.79ns)   --->   "%row_buffer_5_load = load i1 %row_buffer_5_addr" [top.cpp:217]   --->   Operation 99 'load' 'row_buffer_5_load' <Predicate = (!icmp_ln215)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_1 : Operation 100 [2/2] (0.79ns)   --->   "%row_buffer_6_load = load i1 %row_buffer_6_addr" [top.cpp:217]   --->   Operation 100 'load' 'row_buffer_6_load' <Predicate = (!icmp_ln215)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_1 : Operation 101 [2/2] (0.79ns)   --->   "%row_buffer_7_load = load i1 %row_buffer_7_addr" [top.cpp:217]   --->   Operation 101 'load' 'row_buffer_7_load' <Predicate = (!icmp_ln215)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_1 : Operation 102 [2/2] (0.79ns)   --->   "%row_buffer_8_load = load i1 %row_buffer_8_addr" [top.cpp:217]   --->   Operation 102 'load' 'row_buffer_8_load' <Predicate = (!icmp_ln215)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_1 : Operation 103 [2/2] (0.79ns)   --->   "%row_buffer_9_load = load i1 %row_buffer_9_addr" [top.cpp:217]   --->   Operation 103 'load' 'row_buffer_9_load' <Predicate = (!icmp_ln215)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_1 : Operation 104 [2/2] (0.79ns)   --->   "%row_buffer_10_load = load i1 %row_buffer_10_addr" [top.cpp:217]   --->   Operation 104 'load' 'row_buffer_10_load' <Predicate = (!icmp_ln215)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_1 : Operation 105 [2/2] (0.79ns)   --->   "%row_buffer_11_load = load i1 %row_buffer_11_addr" [top.cpp:217]   --->   Operation 105 'load' 'row_buffer_11_load' <Predicate = (!icmp_ln215)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_1 : Operation 106 [2/2] (0.79ns)   --->   "%row_buffer_12_load = load i1 %row_buffer_12_addr" [top.cpp:217]   --->   Operation 106 'load' 'row_buffer_12_load' <Predicate = (!icmp_ln215)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_1 : Operation 107 [2/2] (0.79ns)   --->   "%row_buffer_13_load = load i1 %row_buffer_13_addr" [top.cpp:217]   --->   Operation 107 'load' 'row_buffer_13_load' <Predicate = (!icmp_ln215)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_1 : Operation 108 [2/2] (0.79ns)   --->   "%row_buffer_14_load = load i1 %row_buffer_14_addr" [top.cpp:217]   --->   Operation 108 'load' 'row_buffer_14_load' <Predicate = (!icmp_ln215)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_1 : Operation 109 [2/2] (0.79ns)   --->   "%row_buffer_15_load = load i1 %row_buffer_15_addr" [top.cpp:217]   --->   Operation 109 'load' 'row_buffer_15_load' <Predicate = (!icmp_ln215)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_1 : Operation 110 [2/2] (0.79ns)   --->   "%row_buffer_16_load = load i1 %row_buffer_16_addr" [top.cpp:217]   --->   Operation 110 'load' 'row_buffer_16_load' <Predicate = (!icmp_ln215)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_1 : Operation 111 [2/2] (0.79ns)   --->   "%row_buffer_17_load = load i1 %row_buffer_17_addr" [top.cpp:217]   --->   Operation 111 'load' 'row_buffer_17_load' <Predicate = (!icmp_ln215)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_1 : Operation 112 [2/2] (0.79ns)   --->   "%row_buffer_18_load = load i1 %row_buffer_18_addr" [top.cpp:217]   --->   Operation 112 'load' 'row_buffer_18_load' <Predicate = (!icmp_ln215)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_1 : Operation 113 [2/2] (0.79ns)   --->   "%row_buffer_19_load = load i1 %row_buffer_19_addr" [top.cpp:217]   --->   Operation 113 'load' 'row_buffer_19_load' <Predicate = (!icmp_ln215)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_1 : Operation 114 [2/2] (0.79ns)   --->   "%row_buffer_20_load = load i1 %row_buffer_20_addr" [top.cpp:217]   --->   Operation 114 'load' 'row_buffer_20_load' <Predicate = (!icmp_ln215)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_1 : Operation 115 [2/2] (0.79ns)   --->   "%row_buffer_21_load = load i1 %row_buffer_21_addr" [top.cpp:217]   --->   Operation 115 'load' 'row_buffer_21_load' <Predicate = (!icmp_ln215)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_1 : Operation 116 [2/2] (0.79ns)   --->   "%row_buffer_22_load = load i1 %row_buffer_22_addr" [top.cpp:217]   --->   Operation 116 'load' 'row_buffer_22_load' <Predicate = (!icmp_ln215)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_1 : Operation 117 [2/2] (0.79ns)   --->   "%row_buffer_23_load = load i1 %row_buffer_23_addr" [top.cpp:217]   --->   Operation 117 'load' 'row_buffer_23_load' <Predicate = (!icmp_ln215)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_1 : Operation 118 [2/2] (0.79ns)   --->   "%row_buffer_24_load = load i1 %row_buffer_24_addr" [top.cpp:217]   --->   Operation 118 'load' 'row_buffer_24_load' <Predicate = (!icmp_ln215)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_1 : Operation 119 [2/2] (0.79ns)   --->   "%row_buffer_25_load = load i1 %row_buffer_25_addr" [top.cpp:217]   --->   Operation 119 'load' 'row_buffer_25_load' <Predicate = (!icmp_ln215)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_1 : Operation 120 [2/2] (0.79ns)   --->   "%row_buffer_26_load = load i1 %row_buffer_26_addr" [top.cpp:217]   --->   Operation 120 'load' 'row_buffer_26_load' <Predicate = (!icmp_ln215)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_1 : Operation 121 [2/2] (0.79ns)   --->   "%row_buffer_27_load = load i1 %row_buffer_27_addr" [top.cpp:217]   --->   Operation 121 'load' 'row_buffer_27_load' <Predicate = (!icmp_ln215)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_1 : Operation 122 [2/2] (0.79ns)   --->   "%row_buffer_28_load = load i1 %row_buffer_28_addr" [top.cpp:217]   --->   Operation 122 'load' 'row_buffer_28_load' <Predicate = (!icmp_ln215)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_1 : Operation 123 [2/2] (0.79ns)   --->   "%row_buffer_29_load = load i1 %row_buffer_29_addr" [top.cpp:217]   --->   Operation 123 'load' 'row_buffer_29_load' <Predicate = (!icmp_ln215)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_1 : Operation 124 [2/2] (0.79ns)   --->   "%row_buffer_30_load = load i1 %row_buffer_30_addr" [top.cpp:217]   --->   Operation 124 'load' 'row_buffer_30_load' <Predicate = (!icmp_ln215)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_1 : Operation 125 [2/2] (0.79ns)   --->   "%row_buffer_31_load = load i1 %row_buffer_31_addr" [top.cpp:217]   --->   Operation 125 'load' 'row_buffer_31_load' <Predicate = (!icmp_ln215)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_1 : Operation 126 [1/1] (0.87ns)   --->   "%switch_ln218 = switch i5 %trunc_ln215, void %arrayidx323.case.31, i5 0, void %arrayidx323.case.0, i5 1, void %arrayidx323.case.1, i5 2, void %arrayidx323.case.2, i5 3, void %arrayidx323.case.3, i5 4, void %arrayidx323.case.4, i5 5, void %arrayidx323.case.5, i5 6, void %arrayidx323.case.6, i5 7, void %arrayidx323.case.7, i5 8, void %arrayidx323.case.8, i5 9, void %arrayidx323.case.9, i5 10, void %arrayidx323.case.10, i5 11, void %arrayidx323.case.11, i5 12, void %arrayidx323.case.12, i5 13, void %arrayidx323.case.13, i5 14, void %arrayidx323.case.14, i5 15, void %arrayidx323.case.15, i5 16, void %arrayidx323.case.16, i5 17, void %arrayidx323.case.17, i5 18, void %arrayidx323.case.18, i5 19, void %arrayidx323.case.19, i5 20, void %arrayidx323.case.20, i5 21, void %arrayidx323.case.21, i5 22, void %arrayidx323.case.22, i5 23, void %arrayidx323.case.23, i5 24, void %arrayidx323.case.24, i5 25, void %arrayidx323.case.25, i5 26, void %arrayidx323.case.26, i5 27, void %arrayidx323.case.27, i5 28, void %arrayidx323.case.28, i5 29, void %arrayidx323.case.29, i5 30, void %arrayidx323.case.30" [top.cpp:218]   --->   Operation 126 'switch' 'switch_ln218' <Predicate = (!icmp_ln215)> <Delay = 0.87>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "%br_ln218 = br void %arrayidx323.exit" [top.cpp:218]   --->   Operation 127 'br' 'br_ln218' <Predicate = (!icmp_ln215 & trunc_ln215 == 30)> <Delay = 0.00>
ST_1 : Operation 128 [1/1] (0.00ns)   --->   "%br_ln218 = br void %arrayidx323.exit" [top.cpp:218]   --->   Operation 128 'br' 'br_ln218' <Predicate = (!icmp_ln215 & trunc_ln215 == 29)> <Delay = 0.00>
ST_1 : Operation 129 [1/1] (0.00ns)   --->   "%br_ln218 = br void %arrayidx323.exit" [top.cpp:218]   --->   Operation 129 'br' 'br_ln218' <Predicate = (!icmp_ln215 & trunc_ln215 == 28)> <Delay = 0.00>
ST_1 : Operation 130 [1/1] (0.00ns)   --->   "%br_ln218 = br void %arrayidx323.exit" [top.cpp:218]   --->   Operation 130 'br' 'br_ln218' <Predicate = (!icmp_ln215 & trunc_ln215 == 27)> <Delay = 0.00>
ST_1 : Operation 131 [1/1] (0.00ns)   --->   "%br_ln218 = br void %arrayidx323.exit" [top.cpp:218]   --->   Operation 131 'br' 'br_ln218' <Predicate = (!icmp_ln215 & trunc_ln215 == 26)> <Delay = 0.00>
ST_1 : Operation 132 [1/1] (0.00ns)   --->   "%br_ln218 = br void %arrayidx323.exit" [top.cpp:218]   --->   Operation 132 'br' 'br_ln218' <Predicate = (!icmp_ln215 & trunc_ln215 == 25)> <Delay = 0.00>
ST_1 : Operation 133 [1/1] (0.00ns)   --->   "%br_ln218 = br void %arrayidx323.exit" [top.cpp:218]   --->   Operation 133 'br' 'br_ln218' <Predicate = (!icmp_ln215 & trunc_ln215 == 24)> <Delay = 0.00>
ST_1 : Operation 134 [1/1] (0.00ns)   --->   "%br_ln218 = br void %arrayidx323.exit" [top.cpp:218]   --->   Operation 134 'br' 'br_ln218' <Predicate = (!icmp_ln215 & trunc_ln215 == 23)> <Delay = 0.00>
ST_1 : Operation 135 [1/1] (0.00ns)   --->   "%br_ln218 = br void %arrayidx323.exit" [top.cpp:218]   --->   Operation 135 'br' 'br_ln218' <Predicate = (!icmp_ln215 & trunc_ln215 == 22)> <Delay = 0.00>
ST_1 : Operation 136 [1/1] (0.00ns)   --->   "%br_ln218 = br void %arrayidx323.exit" [top.cpp:218]   --->   Operation 136 'br' 'br_ln218' <Predicate = (!icmp_ln215 & trunc_ln215 == 21)> <Delay = 0.00>
ST_1 : Operation 137 [1/1] (0.00ns)   --->   "%br_ln218 = br void %arrayidx323.exit" [top.cpp:218]   --->   Operation 137 'br' 'br_ln218' <Predicate = (!icmp_ln215 & trunc_ln215 == 20)> <Delay = 0.00>
ST_1 : Operation 138 [1/1] (0.00ns)   --->   "%br_ln218 = br void %arrayidx323.exit" [top.cpp:218]   --->   Operation 138 'br' 'br_ln218' <Predicate = (!icmp_ln215 & trunc_ln215 == 19)> <Delay = 0.00>
ST_1 : Operation 139 [1/1] (0.00ns)   --->   "%br_ln218 = br void %arrayidx323.exit" [top.cpp:218]   --->   Operation 139 'br' 'br_ln218' <Predicate = (!icmp_ln215 & trunc_ln215 == 18)> <Delay = 0.00>
ST_1 : Operation 140 [1/1] (0.00ns)   --->   "%br_ln218 = br void %arrayidx323.exit" [top.cpp:218]   --->   Operation 140 'br' 'br_ln218' <Predicate = (!icmp_ln215 & trunc_ln215 == 17)> <Delay = 0.00>
ST_1 : Operation 141 [1/1] (0.00ns)   --->   "%br_ln218 = br void %arrayidx323.exit" [top.cpp:218]   --->   Operation 141 'br' 'br_ln218' <Predicate = (!icmp_ln215 & trunc_ln215 == 16)> <Delay = 0.00>
ST_1 : Operation 142 [1/1] (0.00ns)   --->   "%br_ln218 = br void %arrayidx323.exit" [top.cpp:218]   --->   Operation 142 'br' 'br_ln218' <Predicate = (!icmp_ln215 & trunc_ln215 == 15)> <Delay = 0.00>
ST_1 : Operation 143 [1/1] (0.00ns)   --->   "%br_ln218 = br void %arrayidx323.exit" [top.cpp:218]   --->   Operation 143 'br' 'br_ln218' <Predicate = (!icmp_ln215 & trunc_ln215 == 14)> <Delay = 0.00>
ST_1 : Operation 144 [1/1] (0.00ns)   --->   "%br_ln218 = br void %arrayidx323.exit" [top.cpp:218]   --->   Operation 144 'br' 'br_ln218' <Predicate = (!icmp_ln215 & trunc_ln215 == 13)> <Delay = 0.00>
ST_1 : Operation 145 [1/1] (0.00ns)   --->   "%br_ln218 = br void %arrayidx323.exit" [top.cpp:218]   --->   Operation 145 'br' 'br_ln218' <Predicate = (!icmp_ln215 & trunc_ln215 == 12)> <Delay = 0.00>
ST_1 : Operation 146 [1/1] (0.00ns)   --->   "%br_ln218 = br void %arrayidx323.exit" [top.cpp:218]   --->   Operation 146 'br' 'br_ln218' <Predicate = (!icmp_ln215 & trunc_ln215 == 11)> <Delay = 0.00>
ST_1 : Operation 147 [1/1] (0.00ns)   --->   "%br_ln218 = br void %arrayidx323.exit" [top.cpp:218]   --->   Operation 147 'br' 'br_ln218' <Predicate = (!icmp_ln215 & trunc_ln215 == 10)> <Delay = 0.00>
ST_1 : Operation 148 [1/1] (0.00ns)   --->   "%br_ln218 = br void %arrayidx323.exit" [top.cpp:218]   --->   Operation 148 'br' 'br_ln218' <Predicate = (!icmp_ln215 & trunc_ln215 == 9)> <Delay = 0.00>
ST_1 : Operation 149 [1/1] (0.00ns)   --->   "%br_ln218 = br void %arrayidx323.exit" [top.cpp:218]   --->   Operation 149 'br' 'br_ln218' <Predicate = (!icmp_ln215 & trunc_ln215 == 8)> <Delay = 0.00>
ST_1 : Operation 150 [1/1] (0.00ns)   --->   "%br_ln218 = br void %arrayidx323.exit" [top.cpp:218]   --->   Operation 150 'br' 'br_ln218' <Predicate = (!icmp_ln215 & trunc_ln215 == 7)> <Delay = 0.00>
ST_1 : Operation 151 [1/1] (0.00ns)   --->   "%br_ln218 = br void %arrayidx323.exit" [top.cpp:218]   --->   Operation 151 'br' 'br_ln218' <Predicate = (!icmp_ln215 & trunc_ln215 == 6)> <Delay = 0.00>
ST_1 : Operation 152 [1/1] (0.00ns)   --->   "%br_ln218 = br void %arrayidx323.exit" [top.cpp:218]   --->   Operation 152 'br' 'br_ln218' <Predicate = (!icmp_ln215 & trunc_ln215 == 5)> <Delay = 0.00>
ST_1 : Operation 153 [1/1] (0.00ns)   --->   "%br_ln218 = br void %arrayidx323.exit" [top.cpp:218]   --->   Operation 153 'br' 'br_ln218' <Predicate = (!icmp_ln215 & trunc_ln215 == 4)> <Delay = 0.00>
ST_1 : Operation 154 [1/1] (0.00ns)   --->   "%br_ln218 = br void %arrayidx323.exit" [top.cpp:218]   --->   Operation 154 'br' 'br_ln218' <Predicate = (!icmp_ln215 & trunc_ln215 == 3)> <Delay = 0.00>
ST_1 : Operation 155 [1/1] (0.00ns)   --->   "%br_ln218 = br void %arrayidx323.exit" [top.cpp:218]   --->   Operation 155 'br' 'br_ln218' <Predicate = (!icmp_ln215 & trunc_ln215 == 2)> <Delay = 0.00>
ST_1 : Operation 156 [1/1] (0.00ns)   --->   "%br_ln218 = br void %arrayidx323.exit" [top.cpp:218]   --->   Operation 156 'br' 'br_ln218' <Predicate = (!icmp_ln215 & trunc_ln215 == 1)> <Delay = 0.00>
ST_1 : Operation 157 [1/1] (0.00ns)   --->   "%br_ln218 = br void %arrayidx323.exit" [top.cpp:218]   --->   Operation 157 'br' 'br_ln218' <Predicate = (!icmp_ln215 & trunc_ln215 == 0)> <Delay = 0.00>
ST_1 : Operation 158 [1/1] (0.00ns)   --->   "%br_ln218 = br void %arrayidx323.exit" [top.cpp:218]   --->   Operation 158 'br' 'br_ln218' <Predicate = (!icmp_ln215 & trunc_ln215 == 31)> <Delay = 0.00>
ST_1 : Operation 159 [1/1] (0.48ns)   --->   "%store_ln215 = store i7 %add_ln215, i7 %j" [top.cpp:215]   --->   Operation 159 'store' 'store_ln215' <Predicate = (!icmp_ln215)> <Delay = 0.48>
ST_1 : Operation 160 [1/1] (0.00ns)   --->   "%br_ln215 = br void %for.body25" [top.cpp:215]   --->   Operation 160 'br' 'br_ln215' <Predicate = (!icmp_ln215)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.43>
ST_2 : Operation 161 [1/2] ( I:0.79ns O:0.79ns )   --->   "%row_buffer_load = load i1 %row_buffer_addr" [top.cpp:217]   --->   Operation 161 'load' 'row_buffer_load' <Predicate = (!icmp_ln215)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_2 : Operation 162 [1/2] ( I:0.79ns O:0.79ns )   --->   "%row_buffer_1_load = load i1 %row_buffer_1_addr" [top.cpp:217]   --->   Operation 162 'load' 'row_buffer_1_load' <Predicate = (!icmp_ln215)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_2 : Operation 163 [1/2] ( I:0.79ns O:0.79ns )   --->   "%row_buffer_2_load = load i1 %row_buffer_2_addr" [top.cpp:217]   --->   Operation 163 'load' 'row_buffer_2_load' <Predicate = (!icmp_ln215)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_2 : Operation 164 [1/2] ( I:0.79ns O:0.79ns )   --->   "%row_buffer_3_load = load i1 %row_buffer_3_addr" [top.cpp:217]   --->   Operation 164 'load' 'row_buffer_3_load' <Predicate = (!icmp_ln215)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_2 : Operation 165 [1/2] ( I:0.79ns O:0.79ns )   --->   "%row_buffer_4_load = load i1 %row_buffer_4_addr" [top.cpp:217]   --->   Operation 165 'load' 'row_buffer_4_load' <Predicate = (!icmp_ln215)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_2 : Operation 166 [1/2] ( I:0.79ns O:0.79ns )   --->   "%row_buffer_5_load = load i1 %row_buffer_5_addr" [top.cpp:217]   --->   Operation 166 'load' 'row_buffer_5_load' <Predicate = (!icmp_ln215)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_2 : Operation 167 [1/2] ( I:0.79ns O:0.79ns )   --->   "%row_buffer_6_load = load i1 %row_buffer_6_addr" [top.cpp:217]   --->   Operation 167 'load' 'row_buffer_6_load' <Predicate = (!icmp_ln215)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_2 : Operation 168 [1/2] ( I:0.79ns O:0.79ns )   --->   "%row_buffer_7_load = load i1 %row_buffer_7_addr" [top.cpp:217]   --->   Operation 168 'load' 'row_buffer_7_load' <Predicate = (!icmp_ln215)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_2 : Operation 169 [1/2] ( I:0.79ns O:0.79ns )   --->   "%row_buffer_8_load = load i1 %row_buffer_8_addr" [top.cpp:217]   --->   Operation 169 'load' 'row_buffer_8_load' <Predicate = (!icmp_ln215)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_2 : Operation 170 [1/2] ( I:0.79ns O:0.79ns )   --->   "%row_buffer_9_load = load i1 %row_buffer_9_addr" [top.cpp:217]   --->   Operation 170 'load' 'row_buffer_9_load' <Predicate = (!icmp_ln215)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_2 : Operation 171 [1/2] ( I:0.79ns O:0.79ns )   --->   "%row_buffer_10_load = load i1 %row_buffer_10_addr" [top.cpp:217]   --->   Operation 171 'load' 'row_buffer_10_load' <Predicate = (!icmp_ln215)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_2 : Operation 172 [1/2] ( I:0.79ns O:0.79ns )   --->   "%row_buffer_11_load = load i1 %row_buffer_11_addr" [top.cpp:217]   --->   Operation 172 'load' 'row_buffer_11_load' <Predicate = (!icmp_ln215)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_2 : Operation 173 [1/2] ( I:0.79ns O:0.79ns )   --->   "%row_buffer_12_load = load i1 %row_buffer_12_addr" [top.cpp:217]   --->   Operation 173 'load' 'row_buffer_12_load' <Predicate = (!icmp_ln215)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_2 : Operation 174 [1/2] ( I:0.79ns O:0.79ns )   --->   "%row_buffer_13_load = load i1 %row_buffer_13_addr" [top.cpp:217]   --->   Operation 174 'load' 'row_buffer_13_load' <Predicate = (!icmp_ln215)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_2 : Operation 175 [1/2] ( I:0.79ns O:0.79ns )   --->   "%row_buffer_14_load = load i1 %row_buffer_14_addr" [top.cpp:217]   --->   Operation 175 'load' 'row_buffer_14_load' <Predicate = (!icmp_ln215)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_2 : Operation 176 [1/2] ( I:0.79ns O:0.79ns )   --->   "%row_buffer_15_load = load i1 %row_buffer_15_addr" [top.cpp:217]   --->   Operation 176 'load' 'row_buffer_15_load' <Predicate = (!icmp_ln215)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_2 : Operation 177 [1/2] ( I:0.79ns O:0.79ns )   --->   "%row_buffer_16_load = load i1 %row_buffer_16_addr" [top.cpp:217]   --->   Operation 177 'load' 'row_buffer_16_load' <Predicate = (!icmp_ln215)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_2 : Operation 178 [1/2] ( I:0.79ns O:0.79ns )   --->   "%row_buffer_17_load = load i1 %row_buffer_17_addr" [top.cpp:217]   --->   Operation 178 'load' 'row_buffer_17_load' <Predicate = (!icmp_ln215)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_2 : Operation 179 [1/2] ( I:0.79ns O:0.79ns )   --->   "%row_buffer_18_load = load i1 %row_buffer_18_addr" [top.cpp:217]   --->   Operation 179 'load' 'row_buffer_18_load' <Predicate = (!icmp_ln215)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_2 : Operation 180 [1/2] ( I:0.79ns O:0.79ns )   --->   "%row_buffer_19_load = load i1 %row_buffer_19_addr" [top.cpp:217]   --->   Operation 180 'load' 'row_buffer_19_load' <Predicate = (!icmp_ln215)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_2 : Operation 181 [1/2] ( I:0.79ns O:0.79ns )   --->   "%row_buffer_20_load = load i1 %row_buffer_20_addr" [top.cpp:217]   --->   Operation 181 'load' 'row_buffer_20_load' <Predicate = (!icmp_ln215)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_2 : Operation 182 [1/2] ( I:0.79ns O:0.79ns )   --->   "%row_buffer_21_load = load i1 %row_buffer_21_addr" [top.cpp:217]   --->   Operation 182 'load' 'row_buffer_21_load' <Predicate = (!icmp_ln215)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_2 : Operation 183 [1/2] ( I:0.79ns O:0.79ns )   --->   "%row_buffer_22_load = load i1 %row_buffer_22_addr" [top.cpp:217]   --->   Operation 183 'load' 'row_buffer_22_load' <Predicate = (!icmp_ln215)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_2 : Operation 184 [1/2] ( I:0.79ns O:0.79ns )   --->   "%row_buffer_23_load = load i1 %row_buffer_23_addr" [top.cpp:217]   --->   Operation 184 'load' 'row_buffer_23_load' <Predicate = (!icmp_ln215)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_2 : Operation 185 [1/2] ( I:0.79ns O:0.79ns )   --->   "%row_buffer_24_load = load i1 %row_buffer_24_addr" [top.cpp:217]   --->   Operation 185 'load' 'row_buffer_24_load' <Predicate = (!icmp_ln215)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_2 : Operation 186 [1/2] ( I:0.79ns O:0.79ns )   --->   "%row_buffer_25_load = load i1 %row_buffer_25_addr" [top.cpp:217]   --->   Operation 186 'load' 'row_buffer_25_load' <Predicate = (!icmp_ln215)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_2 : Operation 187 [1/2] ( I:0.79ns O:0.79ns )   --->   "%row_buffer_26_load = load i1 %row_buffer_26_addr" [top.cpp:217]   --->   Operation 187 'load' 'row_buffer_26_load' <Predicate = (!icmp_ln215)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_2 : Operation 188 [1/2] ( I:0.79ns O:0.79ns )   --->   "%row_buffer_27_load = load i1 %row_buffer_27_addr" [top.cpp:217]   --->   Operation 188 'load' 'row_buffer_27_load' <Predicate = (!icmp_ln215)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_2 : Operation 189 [1/2] ( I:0.79ns O:0.79ns )   --->   "%row_buffer_28_load = load i1 %row_buffer_28_addr" [top.cpp:217]   --->   Operation 189 'load' 'row_buffer_28_load' <Predicate = (!icmp_ln215)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_2 : Operation 190 [1/2] ( I:0.79ns O:0.79ns )   --->   "%row_buffer_29_load = load i1 %row_buffer_29_addr" [top.cpp:217]   --->   Operation 190 'load' 'row_buffer_29_load' <Predicate = (!icmp_ln215)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_2 : Operation 191 [1/2] ( I:0.79ns O:0.79ns )   --->   "%row_buffer_30_load = load i1 %row_buffer_30_addr" [top.cpp:217]   --->   Operation 191 'load' 'row_buffer_30_load' <Predicate = (!icmp_ln215)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_2 : Operation 192 [1/2] ( I:0.79ns O:0.79ns )   --->   "%row_buffer_31_load = load i1 %row_buffer_31_addr" [top.cpp:217]   --->   Operation 192 'load' 'row_buffer_31_load' <Predicate = (!icmp_ln215)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_2 : Operation 193 [1/1] (0.93ns)   --->   "%tmp_1 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.32i24.i24.i5, i5 0, i24 %row_buffer_load, i5 1, i24 %row_buffer_1_load, i5 2, i24 %row_buffer_2_load, i5 3, i24 %row_buffer_3_load, i5 4, i24 %row_buffer_4_load, i5 5, i24 %row_buffer_5_load, i5 6, i24 %row_buffer_6_load, i5 7, i24 %row_buffer_7_load, i5 8, i24 %row_buffer_8_load, i5 9, i24 %row_buffer_9_load, i5 10, i24 %row_buffer_10_load, i5 11, i24 %row_buffer_11_load, i5 12, i24 %row_buffer_12_load, i5 13, i24 %row_buffer_13_load, i5 14, i24 %row_buffer_14_load, i5 15, i24 %row_buffer_15_load, i5 16, i24 %row_buffer_16_load, i5 17, i24 %row_buffer_17_load, i5 18, i24 %row_buffer_18_load, i5 19, i24 %row_buffer_19_load, i5 20, i24 %row_buffer_20_load, i5 21, i24 %row_buffer_21_load, i5 22, i24 %row_buffer_22_load, i5 23, i24 %row_buffer_23_load, i5 24, i24 %row_buffer_24_load, i5 25, i24 %row_buffer_25_load, i5 26, i24 %row_buffer_26_load, i5 27, i24 %row_buffer_27_load, i5 28, i24 %row_buffer_28_load, i5 29, i24 %row_buffer_29_load, i5 30, i24 %row_buffer_30_load, i5 31, i24 %row_buffer_31_load, i24 0, i5 %trunc_ln215" [top.cpp:217]   --->   Operation 193 'sparsemux' 'tmp_1' <Predicate = (!icmp_ln215)> <Delay = 0.93> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 194 [1/1] (0.00ns)   --->   "%shl_ln1 = bitconcatenate i38 @_ssdm_op_BitConcatenate.i38.i24.i14, i24 %tmp_1, i14 0" [top.cpp:217]   --->   Operation 194 'bitconcatenate' 'shl_ln1' <Predicate = (!icmp_ln215)> <Delay = 0.00>
ST_2 : Operation 195 [42/42] (1.71ns)   --->   "%sdiv_ln217 = sdiv i38 %shl_ln1, i38 %conv_i343_cast" [top.cpp:217]   --->   Operation 195 'sdiv' 'sdiv_ln217' <Predicate = (!icmp_ln215)> <Delay = 1.71> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 41> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 196 [1/1] (0.00ns)   --->   "%col_sums_addr = getelementptr i24 %col_sums, i64 0, i64 %zext_ln215" [top.cpp:219]   --->   Operation 196 'getelementptr' 'col_sums_addr' <Predicate = (!icmp_ln215)> <Delay = 0.00>
ST_2 : Operation 197 [1/1] (0.00ns)   --->   "%col_sums_1_addr = getelementptr i24 %col_sums_1, i64 0, i64 %zext_ln215" [top.cpp:219]   --->   Operation 197 'getelementptr' 'col_sums_1_addr' <Predicate = (!icmp_ln215)> <Delay = 0.00>
ST_2 : Operation 198 [1/1] (0.00ns)   --->   "%col_sums_2_addr = getelementptr i24 %col_sums_2, i64 0, i64 %zext_ln215" [top.cpp:219]   --->   Operation 198 'getelementptr' 'col_sums_2_addr' <Predicate = (!icmp_ln215)> <Delay = 0.00>
ST_2 : Operation 199 [1/1] (0.00ns)   --->   "%col_sums_3_addr = getelementptr i24 %col_sums_3, i64 0, i64 %zext_ln215" [top.cpp:219]   --->   Operation 199 'getelementptr' 'col_sums_3_addr' <Predicate = (!icmp_ln215)> <Delay = 0.00>
ST_2 : Operation 200 [1/1] (0.00ns)   --->   "%col_sums_4_addr = getelementptr i24 %col_sums_4, i64 0, i64 %zext_ln215" [top.cpp:219]   --->   Operation 200 'getelementptr' 'col_sums_4_addr' <Predicate = (!icmp_ln215)> <Delay = 0.00>
ST_2 : Operation 201 [1/1] (0.00ns)   --->   "%col_sums_5_addr = getelementptr i24 %col_sums_5, i64 0, i64 %zext_ln215" [top.cpp:219]   --->   Operation 201 'getelementptr' 'col_sums_5_addr' <Predicate = (!icmp_ln215)> <Delay = 0.00>
ST_2 : Operation 202 [1/1] (0.00ns)   --->   "%col_sums_6_addr = getelementptr i24 %col_sums_6, i64 0, i64 %zext_ln215" [top.cpp:219]   --->   Operation 202 'getelementptr' 'col_sums_6_addr' <Predicate = (!icmp_ln215)> <Delay = 0.00>
ST_2 : Operation 203 [1/1] (0.00ns)   --->   "%col_sums_7_addr = getelementptr i24 %col_sums_7, i64 0, i64 %zext_ln215" [top.cpp:219]   --->   Operation 203 'getelementptr' 'col_sums_7_addr' <Predicate = (!icmp_ln215)> <Delay = 0.00>
ST_2 : Operation 204 [1/1] (0.00ns)   --->   "%col_sums_8_addr = getelementptr i24 %col_sums_8, i64 0, i64 %zext_ln215" [top.cpp:219]   --->   Operation 204 'getelementptr' 'col_sums_8_addr' <Predicate = (!icmp_ln215)> <Delay = 0.00>
ST_2 : Operation 205 [1/1] (0.00ns)   --->   "%col_sums_9_addr = getelementptr i24 %col_sums_9, i64 0, i64 %zext_ln215" [top.cpp:219]   --->   Operation 205 'getelementptr' 'col_sums_9_addr' <Predicate = (!icmp_ln215)> <Delay = 0.00>
ST_2 : Operation 206 [1/1] (0.00ns)   --->   "%col_sums_10_addr = getelementptr i24 %col_sums_10, i64 0, i64 %zext_ln215" [top.cpp:219]   --->   Operation 206 'getelementptr' 'col_sums_10_addr' <Predicate = (!icmp_ln215)> <Delay = 0.00>
ST_2 : Operation 207 [1/1] (0.00ns)   --->   "%col_sums_11_addr = getelementptr i24 %col_sums_11, i64 0, i64 %zext_ln215" [top.cpp:219]   --->   Operation 207 'getelementptr' 'col_sums_11_addr' <Predicate = (!icmp_ln215)> <Delay = 0.00>
ST_2 : Operation 208 [1/1] (0.00ns)   --->   "%col_sums_12_addr = getelementptr i24 %col_sums_12, i64 0, i64 %zext_ln215" [top.cpp:219]   --->   Operation 208 'getelementptr' 'col_sums_12_addr' <Predicate = (!icmp_ln215)> <Delay = 0.00>
ST_2 : Operation 209 [1/1] (0.00ns)   --->   "%col_sums_13_addr = getelementptr i24 %col_sums_13, i64 0, i64 %zext_ln215" [top.cpp:219]   --->   Operation 209 'getelementptr' 'col_sums_13_addr' <Predicate = (!icmp_ln215)> <Delay = 0.00>
ST_2 : Operation 210 [1/1] (0.00ns)   --->   "%col_sums_14_addr = getelementptr i24 %col_sums_14, i64 0, i64 %zext_ln215" [top.cpp:219]   --->   Operation 210 'getelementptr' 'col_sums_14_addr' <Predicate = (!icmp_ln215)> <Delay = 0.00>
ST_2 : Operation 211 [1/1] (0.00ns)   --->   "%col_sums_15_addr = getelementptr i24 %col_sums_15, i64 0, i64 %zext_ln215" [top.cpp:219]   --->   Operation 211 'getelementptr' 'col_sums_15_addr' <Predicate = (!icmp_ln215)> <Delay = 0.00>
ST_2 : Operation 212 [1/1] (0.00ns)   --->   "%col_sums_16_addr = getelementptr i24 %col_sums_16, i64 0, i64 %zext_ln215" [top.cpp:219]   --->   Operation 212 'getelementptr' 'col_sums_16_addr' <Predicate = (!icmp_ln215)> <Delay = 0.00>
ST_2 : Operation 213 [1/1] (0.00ns)   --->   "%col_sums_17_addr = getelementptr i24 %col_sums_17, i64 0, i64 %zext_ln215" [top.cpp:219]   --->   Operation 213 'getelementptr' 'col_sums_17_addr' <Predicate = (!icmp_ln215)> <Delay = 0.00>
ST_2 : Operation 214 [1/1] (0.00ns)   --->   "%col_sums_18_addr = getelementptr i24 %col_sums_18, i64 0, i64 %zext_ln215" [top.cpp:219]   --->   Operation 214 'getelementptr' 'col_sums_18_addr' <Predicate = (!icmp_ln215)> <Delay = 0.00>
ST_2 : Operation 215 [1/1] (0.00ns)   --->   "%col_sums_19_addr = getelementptr i24 %col_sums_19, i64 0, i64 %zext_ln215" [top.cpp:219]   --->   Operation 215 'getelementptr' 'col_sums_19_addr' <Predicate = (!icmp_ln215)> <Delay = 0.00>
ST_2 : Operation 216 [1/1] (0.00ns)   --->   "%col_sums_20_addr = getelementptr i24 %col_sums_20, i64 0, i64 %zext_ln215" [top.cpp:219]   --->   Operation 216 'getelementptr' 'col_sums_20_addr' <Predicate = (!icmp_ln215)> <Delay = 0.00>
ST_2 : Operation 217 [1/1] (0.00ns)   --->   "%col_sums_21_addr = getelementptr i24 %col_sums_21, i64 0, i64 %zext_ln215" [top.cpp:219]   --->   Operation 217 'getelementptr' 'col_sums_21_addr' <Predicate = (!icmp_ln215)> <Delay = 0.00>
ST_2 : Operation 218 [1/1] (0.00ns)   --->   "%col_sums_22_addr = getelementptr i24 %col_sums_22, i64 0, i64 %zext_ln215" [top.cpp:219]   --->   Operation 218 'getelementptr' 'col_sums_22_addr' <Predicate = (!icmp_ln215)> <Delay = 0.00>
ST_2 : Operation 219 [1/1] (0.00ns)   --->   "%col_sums_23_addr = getelementptr i24 %col_sums_23, i64 0, i64 %zext_ln215" [top.cpp:219]   --->   Operation 219 'getelementptr' 'col_sums_23_addr' <Predicate = (!icmp_ln215)> <Delay = 0.00>
ST_2 : Operation 220 [1/1] (0.00ns)   --->   "%col_sums_24_addr = getelementptr i24 %col_sums_24, i64 0, i64 %zext_ln215" [top.cpp:219]   --->   Operation 220 'getelementptr' 'col_sums_24_addr' <Predicate = (!icmp_ln215)> <Delay = 0.00>
ST_2 : Operation 221 [1/1] (0.00ns)   --->   "%col_sums_25_addr = getelementptr i24 %col_sums_25, i64 0, i64 %zext_ln215" [top.cpp:219]   --->   Operation 221 'getelementptr' 'col_sums_25_addr' <Predicate = (!icmp_ln215)> <Delay = 0.00>
ST_2 : Operation 222 [1/1] (0.00ns)   --->   "%col_sums_26_addr = getelementptr i24 %col_sums_26, i64 0, i64 %zext_ln215" [top.cpp:219]   --->   Operation 222 'getelementptr' 'col_sums_26_addr' <Predicate = (!icmp_ln215)> <Delay = 0.00>
ST_2 : Operation 223 [1/1] (0.00ns)   --->   "%col_sums_27_addr = getelementptr i24 %col_sums_27, i64 0, i64 %zext_ln215" [top.cpp:219]   --->   Operation 223 'getelementptr' 'col_sums_27_addr' <Predicate = (!icmp_ln215)> <Delay = 0.00>
ST_2 : Operation 224 [1/1] (0.00ns)   --->   "%col_sums_28_addr = getelementptr i24 %col_sums_28, i64 0, i64 %zext_ln215" [top.cpp:219]   --->   Operation 224 'getelementptr' 'col_sums_28_addr' <Predicate = (!icmp_ln215)> <Delay = 0.00>
ST_2 : Operation 225 [1/1] (0.00ns)   --->   "%col_sums_29_addr = getelementptr i24 %col_sums_29, i64 0, i64 %zext_ln215" [top.cpp:219]   --->   Operation 225 'getelementptr' 'col_sums_29_addr' <Predicate = (!icmp_ln215)> <Delay = 0.00>
ST_2 : Operation 226 [1/1] (0.00ns)   --->   "%col_sums_30_addr = getelementptr i24 %col_sums_30, i64 0, i64 %zext_ln215" [top.cpp:219]   --->   Operation 226 'getelementptr' 'col_sums_30_addr' <Predicate = (!icmp_ln215)> <Delay = 0.00>
ST_2 : Operation 227 [1/1] (0.00ns)   --->   "%col_sums_31_addr = getelementptr i24 %col_sums_31, i64 0, i64 %zext_ln215" [top.cpp:219]   --->   Operation 227 'getelementptr' 'col_sums_31_addr' <Predicate = (!icmp_ln215)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.71>
ST_3 : Operation 228 [41/42] (1.71ns)   --->   "%sdiv_ln217 = sdiv i38 %shl_ln1, i38 %conv_i343_cast" [top.cpp:217]   --->   Operation 228 'sdiv' 'sdiv_ln217' <Predicate = true> <Delay = 1.71> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 41> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 1.71>
ST_4 : Operation 229 [40/42] (1.71ns)   --->   "%sdiv_ln217 = sdiv i38 %shl_ln1, i38 %conv_i343_cast" [top.cpp:217]   --->   Operation 229 'sdiv' 'sdiv_ln217' <Predicate = true> <Delay = 1.71> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 41> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 1.71>
ST_5 : Operation 230 [39/42] (1.71ns)   --->   "%sdiv_ln217 = sdiv i38 %shl_ln1, i38 %conv_i343_cast" [top.cpp:217]   --->   Operation 230 'sdiv' 'sdiv_ln217' <Predicate = true> <Delay = 1.71> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 41> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 1.71>
ST_6 : Operation 231 [38/42] (1.71ns)   --->   "%sdiv_ln217 = sdiv i38 %shl_ln1, i38 %conv_i343_cast" [top.cpp:217]   --->   Operation 231 'sdiv' 'sdiv_ln217' <Predicate = true> <Delay = 1.71> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 41> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 1.71>
ST_7 : Operation 232 [37/42] (1.71ns)   --->   "%sdiv_ln217 = sdiv i38 %shl_ln1, i38 %conv_i343_cast" [top.cpp:217]   --->   Operation 232 'sdiv' 'sdiv_ln217' <Predicate = true> <Delay = 1.71> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 41> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 1.71>
ST_8 : Operation 233 [36/42] (1.71ns)   --->   "%sdiv_ln217 = sdiv i38 %shl_ln1, i38 %conv_i343_cast" [top.cpp:217]   --->   Operation 233 'sdiv' 'sdiv_ln217' <Predicate = true> <Delay = 1.71> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 41> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 1.71>
ST_9 : Operation 234 [35/42] (1.71ns)   --->   "%sdiv_ln217 = sdiv i38 %shl_ln1, i38 %conv_i343_cast" [top.cpp:217]   --->   Operation 234 'sdiv' 'sdiv_ln217' <Predicate = true> <Delay = 1.71> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 41> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 1.71>
ST_10 : Operation 235 [34/42] (1.71ns)   --->   "%sdiv_ln217 = sdiv i38 %shl_ln1, i38 %conv_i343_cast" [top.cpp:217]   --->   Operation 235 'sdiv' 'sdiv_ln217' <Predicate = true> <Delay = 1.71> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 41> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 1.71>
ST_11 : Operation 236 [33/42] (1.71ns)   --->   "%sdiv_ln217 = sdiv i38 %shl_ln1, i38 %conv_i343_cast" [top.cpp:217]   --->   Operation 236 'sdiv' 'sdiv_ln217' <Predicate = true> <Delay = 1.71> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 41> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 1.71>
ST_12 : Operation 237 [32/42] (1.71ns)   --->   "%sdiv_ln217 = sdiv i38 %shl_ln1, i38 %conv_i343_cast" [top.cpp:217]   --->   Operation 237 'sdiv' 'sdiv_ln217' <Predicate = true> <Delay = 1.71> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 41> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 1.71>
ST_13 : Operation 238 [31/42] (1.71ns)   --->   "%sdiv_ln217 = sdiv i38 %shl_ln1, i38 %conv_i343_cast" [top.cpp:217]   --->   Operation 238 'sdiv' 'sdiv_ln217' <Predicate = true> <Delay = 1.71> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 41> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 1.71>
ST_14 : Operation 239 [30/42] (1.71ns)   --->   "%sdiv_ln217 = sdiv i38 %shl_ln1, i38 %conv_i343_cast" [top.cpp:217]   --->   Operation 239 'sdiv' 'sdiv_ln217' <Predicate = true> <Delay = 1.71> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 41> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 1.71>
ST_15 : Operation 240 [29/42] (1.71ns)   --->   "%sdiv_ln217 = sdiv i38 %shl_ln1, i38 %conv_i343_cast" [top.cpp:217]   --->   Operation 240 'sdiv' 'sdiv_ln217' <Predicate = true> <Delay = 1.71> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 41> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 1.71>
ST_16 : Operation 241 [28/42] (1.71ns)   --->   "%sdiv_ln217 = sdiv i38 %shl_ln1, i38 %conv_i343_cast" [top.cpp:217]   --->   Operation 241 'sdiv' 'sdiv_ln217' <Predicate = true> <Delay = 1.71> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 41> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 1.71>
ST_17 : Operation 242 [27/42] (1.71ns)   --->   "%sdiv_ln217 = sdiv i38 %shl_ln1, i38 %conv_i343_cast" [top.cpp:217]   --->   Operation 242 'sdiv' 'sdiv_ln217' <Predicate = true> <Delay = 1.71> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 41> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 1.71>
ST_18 : Operation 243 [26/42] (1.71ns)   --->   "%sdiv_ln217 = sdiv i38 %shl_ln1, i38 %conv_i343_cast" [top.cpp:217]   --->   Operation 243 'sdiv' 'sdiv_ln217' <Predicate = true> <Delay = 1.71> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 41> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 1.71>
ST_19 : Operation 244 [25/42] (1.71ns)   --->   "%sdiv_ln217 = sdiv i38 %shl_ln1, i38 %conv_i343_cast" [top.cpp:217]   --->   Operation 244 'sdiv' 'sdiv_ln217' <Predicate = true> <Delay = 1.71> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 41> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 1.71>
ST_20 : Operation 245 [24/42] (1.71ns)   --->   "%sdiv_ln217 = sdiv i38 %shl_ln1, i38 %conv_i343_cast" [top.cpp:217]   --->   Operation 245 'sdiv' 'sdiv_ln217' <Predicate = true> <Delay = 1.71> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 41> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 1.71>
ST_21 : Operation 246 [23/42] (1.71ns)   --->   "%sdiv_ln217 = sdiv i38 %shl_ln1, i38 %conv_i343_cast" [top.cpp:217]   --->   Operation 246 'sdiv' 'sdiv_ln217' <Predicate = true> <Delay = 1.71> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 41> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 1.71>
ST_22 : Operation 247 [22/42] (1.71ns)   --->   "%sdiv_ln217 = sdiv i38 %shl_ln1, i38 %conv_i343_cast" [top.cpp:217]   --->   Operation 247 'sdiv' 'sdiv_ln217' <Predicate = true> <Delay = 1.71> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 41> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 1.71>
ST_23 : Operation 248 [21/42] (1.71ns)   --->   "%sdiv_ln217 = sdiv i38 %shl_ln1, i38 %conv_i343_cast" [top.cpp:217]   --->   Operation 248 'sdiv' 'sdiv_ln217' <Predicate = true> <Delay = 1.71> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 41> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 1.71>
ST_24 : Operation 249 [20/42] (1.71ns)   --->   "%sdiv_ln217 = sdiv i38 %shl_ln1, i38 %conv_i343_cast" [top.cpp:217]   --->   Operation 249 'sdiv' 'sdiv_ln217' <Predicate = true> <Delay = 1.71> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 41> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 1.71>
ST_25 : Operation 250 [19/42] (1.71ns)   --->   "%sdiv_ln217 = sdiv i38 %shl_ln1, i38 %conv_i343_cast" [top.cpp:217]   --->   Operation 250 'sdiv' 'sdiv_ln217' <Predicate = true> <Delay = 1.71> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 41> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 1.71>
ST_26 : Operation 251 [18/42] (1.71ns)   --->   "%sdiv_ln217 = sdiv i38 %shl_ln1, i38 %conv_i343_cast" [top.cpp:217]   --->   Operation 251 'sdiv' 'sdiv_ln217' <Predicate = true> <Delay = 1.71> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 41> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 1.71>
ST_27 : Operation 252 [17/42] (1.71ns)   --->   "%sdiv_ln217 = sdiv i38 %shl_ln1, i38 %conv_i343_cast" [top.cpp:217]   --->   Operation 252 'sdiv' 'sdiv_ln217' <Predicate = true> <Delay = 1.71> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 41> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 1.71>
ST_28 : Operation 253 [16/42] (1.71ns)   --->   "%sdiv_ln217 = sdiv i38 %shl_ln1, i38 %conv_i343_cast" [top.cpp:217]   --->   Operation 253 'sdiv' 'sdiv_ln217' <Predicate = true> <Delay = 1.71> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 41> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 1.71>
ST_29 : Operation 254 [15/42] (1.71ns)   --->   "%sdiv_ln217 = sdiv i38 %shl_ln1, i38 %conv_i343_cast" [top.cpp:217]   --->   Operation 254 'sdiv' 'sdiv_ln217' <Predicate = true> <Delay = 1.71> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 41> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 1.71>
ST_30 : Operation 255 [14/42] (1.71ns)   --->   "%sdiv_ln217 = sdiv i38 %shl_ln1, i38 %conv_i343_cast" [top.cpp:217]   --->   Operation 255 'sdiv' 'sdiv_ln217' <Predicate = true> <Delay = 1.71> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 41> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 1.71>
ST_31 : Operation 256 [13/42] (1.71ns)   --->   "%sdiv_ln217 = sdiv i38 %shl_ln1, i38 %conv_i343_cast" [top.cpp:217]   --->   Operation 256 'sdiv' 'sdiv_ln217' <Predicate = true> <Delay = 1.71> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 41> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 1.71>
ST_32 : Operation 257 [12/42] (1.71ns)   --->   "%sdiv_ln217 = sdiv i38 %shl_ln1, i38 %conv_i343_cast" [top.cpp:217]   --->   Operation 257 'sdiv' 'sdiv_ln217' <Predicate = true> <Delay = 1.71> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 41> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 1.71>
ST_33 : Operation 258 [11/42] (1.71ns)   --->   "%sdiv_ln217 = sdiv i38 %shl_ln1, i38 %conv_i343_cast" [top.cpp:217]   --->   Operation 258 'sdiv' 'sdiv_ln217' <Predicate = true> <Delay = 1.71> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 41> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 1.71>
ST_34 : Operation 259 [10/42] (1.71ns)   --->   "%sdiv_ln217 = sdiv i38 %shl_ln1, i38 %conv_i343_cast" [top.cpp:217]   --->   Operation 259 'sdiv' 'sdiv_ln217' <Predicate = true> <Delay = 1.71> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 41> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 1.71>
ST_35 : Operation 260 [9/42] (1.71ns)   --->   "%sdiv_ln217 = sdiv i38 %shl_ln1, i38 %conv_i343_cast" [top.cpp:217]   --->   Operation 260 'sdiv' 'sdiv_ln217' <Predicate = true> <Delay = 1.71> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 41> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 1.71>
ST_36 : Operation 261 [8/42] (1.71ns)   --->   "%sdiv_ln217 = sdiv i38 %shl_ln1, i38 %conv_i343_cast" [top.cpp:217]   --->   Operation 261 'sdiv' 'sdiv_ln217' <Predicate = true> <Delay = 1.71> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 41> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 1.71>
ST_37 : Operation 262 [7/42] (1.71ns)   --->   "%sdiv_ln217 = sdiv i38 %shl_ln1, i38 %conv_i343_cast" [top.cpp:217]   --->   Operation 262 'sdiv' 'sdiv_ln217' <Predicate = true> <Delay = 1.71> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 41> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 1.71>
ST_38 : Operation 263 [6/42] (1.71ns)   --->   "%sdiv_ln217 = sdiv i38 %shl_ln1, i38 %conv_i343_cast" [top.cpp:217]   --->   Operation 263 'sdiv' 'sdiv_ln217' <Predicate = true> <Delay = 1.71> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 41> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 1.71>
ST_39 : Operation 264 [5/42] (1.71ns)   --->   "%sdiv_ln217 = sdiv i38 %shl_ln1, i38 %conv_i343_cast" [top.cpp:217]   --->   Operation 264 'sdiv' 'sdiv_ln217' <Predicate = true> <Delay = 1.71> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 41> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 1.71>
ST_40 : Operation 265 [4/42] (1.71ns)   --->   "%sdiv_ln217 = sdiv i38 %shl_ln1, i38 %conv_i343_cast" [top.cpp:217]   --->   Operation 265 'sdiv' 'sdiv_ln217' <Predicate = true> <Delay = 1.71> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 41> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 1.71>
ST_41 : Operation 266 [3/42] (1.71ns)   --->   "%sdiv_ln217 = sdiv i38 %shl_ln1, i38 %conv_i343_cast" [top.cpp:217]   --->   Operation 266 'sdiv' 'sdiv_ln217' <Predicate = true> <Delay = 1.71> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 41> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 267 [2/2] (0.79ns)   --->   "%col_sums_load = load i1 %col_sums_addr" [top.cpp:219]   --->   Operation 267 'load' 'col_sums_load' <Predicate = (trunc_ln215 == 0)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_41 : Operation 268 [2/2] (0.79ns)   --->   "%col_sums_1_load = load i1 %col_sums_1_addr" [top.cpp:219]   --->   Operation 268 'load' 'col_sums_1_load' <Predicate = (trunc_ln215 == 1)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_41 : Operation 269 [2/2] (0.79ns)   --->   "%col_sums_2_load = load i1 %col_sums_2_addr" [top.cpp:219]   --->   Operation 269 'load' 'col_sums_2_load' <Predicate = (trunc_ln215 == 2)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_41 : Operation 270 [2/2] (0.79ns)   --->   "%col_sums_3_load = load i1 %col_sums_3_addr" [top.cpp:219]   --->   Operation 270 'load' 'col_sums_3_load' <Predicate = (trunc_ln215 == 3)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_41 : Operation 271 [2/2] (0.79ns)   --->   "%col_sums_4_load = load i1 %col_sums_4_addr" [top.cpp:219]   --->   Operation 271 'load' 'col_sums_4_load' <Predicate = (trunc_ln215 == 4)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_41 : Operation 272 [2/2] (0.79ns)   --->   "%col_sums_5_load = load i1 %col_sums_5_addr" [top.cpp:219]   --->   Operation 272 'load' 'col_sums_5_load' <Predicate = (trunc_ln215 == 5)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_41 : Operation 273 [2/2] (0.79ns)   --->   "%col_sums_6_load = load i1 %col_sums_6_addr" [top.cpp:219]   --->   Operation 273 'load' 'col_sums_6_load' <Predicate = (trunc_ln215 == 6)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_41 : Operation 274 [2/2] (0.79ns)   --->   "%col_sums_7_load = load i1 %col_sums_7_addr" [top.cpp:219]   --->   Operation 274 'load' 'col_sums_7_load' <Predicate = (trunc_ln215 == 7)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_41 : Operation 275 [2/2] (0.79ns)   --->   "%col_sums_8_load = load i1 %col_sums_8_addr" [top.cpp:219]   --->   Operation 275 'load' 'col_sums_8_load' <Predicate = (trunc_ln215 == 8)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_41 : Operation 276 [2/2] (0.79ns)   --->   "%col_sums_9_load = load i1 %col_sums_9_addr" [top.cpp:219]   --->   Operation 276 'load' 'col_sums_9_load' <Predicate = (trunc_ln215 == 9)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_41 : Operation 277 [2/2] (0.79ns)   --->   "%col_sums_10_load = load i1 %col_sums_10_addr" [top.cpp:219]   --->   Operation 277 'load' 'col_sums_10_load' <Predicate = (trunc_ln215 == 10)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_41 : Operation 278 [2/2] (0.79ns)   --->   "%col_sums_11_load = load i1 %col_sums_11_addr" [top.cpp:219]   --->   Operation 278 'load' 'col_sums_11_load' <Predicate = (trunc_ln215 == 11)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_41 : Operation 279 [2/2] (0.79ns)   --->   "%col_sums_12_load = load i1 %col_sums_12_addr" [top.cpp:219]   --->   Operation 279 'load' 'col_sums_12_load' <Predicate = (trunc_ln215 == 12)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_41 : Operation 280 [2/2] (0.79ns)   --->   "%col_sums_13_load = load i1 %col_sums_13_addr" [top.cpp:219]   --->   Operation 280 'load' 'col_sums_13_load' <Predicate = (trunc_ln215 == 13)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_41 : Operation 281 [2/2] (0.79ns)   --->   "%col_sums_14_load = load i1 %col_sums_14_addr" [top.cpp:219]   --->   Operation 281 'load' 'col_sums_14_load' <Predicate = (trunc_ln215 == 14)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_41 : Operation 282 [2/2] (0.79ns)   --->   "%col_sums_15_load = load i1 %col_sums_15_addr" [top.cpp:219]   --->   Operation 282 'load' 'col_sums_15_load' <Predicate = (trunc_ln215 == 15)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_41 : Operation 283 [2/2] (0.79ns)   --->   "%col_sums_16_load = load i1 %col_sums_16_addr" [top.cpp:219]   --->   Operation 283 'load' 'col_sums_16_load' <Predicate = (trunc_ln215 == 16)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_41 : Operation 284 [2/2] (0.79ns)   --->   "%col_sums_17_load = load i1 %col_sums_17_addr" [top.cpp:219]   --->   Operation 284 'load' 'col_sums_17_load' <Predicate = (trunc_ln215 == 17)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_41 : Operation 285 [2/2] (0.79ns)   --->   "%col_sums_18_load = load i1 %col_sums_18_addr" [top.cpp:219]   --->   Operation 285 'load' 'col_sums_18_load' <Predicate = (trunc_ln215 == 18)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_41 : Operation 286 [2/2] (0.79ns)   --->   "%col_sums_19_load = load i1 %col_sums_19_addr" [top.cpp:219]   --->   Operation 286 'load' 'col_sums_19_load' <Predicate = (trunc_ln215 == 19)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_41 : Operation 287 [2/2] (0.79ns)   --->   "%col_sums_20_load = load i1 %col_sums_20_addr" [top.cpp:219]   --->   Operation 287 'load' 'col_sums_20_load' <Predicate = (trunc_ln215 == 20)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_41 : Operation 288 [2/2] (0.79ns)   --->   "%col_sums_21_load = load i1 %col_sums_21_addr" [top.cpp:219]   --->   Operation 288 'load' 'col_sums_21_load' <Predicate = (trunc_ln215 == 21)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_41 : Operation 289 [2/2] (0.79ns)   --->   "%col_sums_22_load = load i1 %col_sums_22_addr" [top.cpp:219]   --->   Operation 289 'load' 'col_sums_22_load' <Predicate = (trunc_ln215 == 22)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_41 : Operation 290 [2/2] (0.79ns)   --->   "%col_sums_23_load = load i1 %col_sums_23_addr" [top.cpp:219]   --->   Operation 290 'load' 'col_sums_23_load' <Predicate = (trunc_ln215 == 23)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_41 : Operation 291 [2/2] (0.79ns)   --->   "%col_sums_24_load = load i1 %col_sums_24_addr" [top.cpp:219]   --->   Operation 291 'load' 'col_sums_24_load' <Predicate = (trunc_ln215 == 24)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_41 : Operation 292 [2/2] (0.79ns)   --->   "%col_sums_25_load = load i1 %col_sums_25_addr" [top.cpp:219]   --->   Operation 292 'load' 'col_sums_25_load' <Predicate = (trunc_ln215 == 25)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_41 : Operation 293 [2/2] (0.79ns)   --->   "%col_sums_26_load = load i1 %col_sums_26_addr" [top.cpp:219]   --->   Operation 293 'load' 'col_sums_26_load' <Predicate = (trunc_ln215 == 26)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_41 : Operation 294 [2/2] (0.79ns)   --->   "%col_sums_27_load = load i1 %col_sums_27_addr" [top.cpp:219]   --->   Operation 294 'load' 'col_sums_27_load' <Predicate = (trunc_ln215 == 27)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_41 : Operation 295 [2/2] (0.79ns)   --->   "%col_sums_28_load = load i1 %col_sums_28_addr" [top.cpp:219]   --->   Operation 295 'load' 'col_sums_28_load' <Predicate = (trunc_ln215 == 28)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_41 : Operation 296 [2/2] (0.79ns)   --->   "%col_sums_29_load = load i1 %col_sums_29_addr" [top.cpp:219]   --->   Operation 296 'load' 'col_sums_29_load' <Predicate = (trunc_ln215 == 29)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_41 : Operation 297 [2/2] (0.79ns)   --->   "%col_sums_30_load = load i1 %col_sums_30_addr" [top.cpp:219]   --->   Operation 297 'load' 'col_sums_30_load' <Predicate = (trunc_ln215 == 30)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_41 : Operation 298 [2/2] (0.79ns)   --->   "%col_sums_31_load = load i1 %col_sums_31_addr" [top.cpp:219]   --->   Operation 298 'load' 'col_sums_31_load' <Predicate = (trunc_ln215 == 31)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>

State 42 <SV = 41> <Delay = 1.72>
ST_42 : Operation 299 [2/42] (1.71ns)   --->   "%sdiv_ln217 = sdiv i38 %shl_ln1, i38 %conv_i343_cast" [top.cpp:217]   --->   Operation 299 'sdiv' 'sdiv_ln217' <Predicate = true> <Delay = 1.71> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 41> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 300 [1/2] ( I:0.79ns O:0.79ns )   --->   "%col_sums_load = load i1 %col_sums_addr" [top.cpp:219]   --->   Operation 300 'load' 'col_sums_load' <Predicate = (trunc_ln215 == 0)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_42 : Operation 301 [1/2] ( I:0.79ns O:0.79ns )   --->   "%col_sums_1_load = load i1 %col_sums_1_addr" [top.cpp:219]   --->   Operation 301 'load' 'col_sums_1_load' <Predicate = (trunc_ln215 == 1)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_42 : Operation 302 [1/2] ( I:0.79ns O:0.79ns )   --->   "%col_sums_2_load = load i1 %col_sums_2_addr" [top.cpp:219]   --->   Operation 302 'load' 'col_sums_2_load' <Predicate = (trunc_ln215 == 2)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_42 : Operation 303 [1/2] ( I:0.79ns O:0.79ns )   --->   "%col_sums_3_load = load i1 %col_sums_3_addr" [top.cpp:219]   --->   Operation 303 'load' 'col_sums_3_load' <Predicate = (trunc_ln215 == 3)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_42 : Operation 304 [1/2] ( I:0.79ns O:0.79ns )   --->   "%col_sums_4_load = load i1 %col_sums_4_addr" [top.cpp:219]   --->   Operation 304 'load' 'col_sums_4_load' <Predicate = (trunc_ln215 == 4)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_42 : Operation 305 [1/2] ( I:0.79ns O:0.79ns )   --->   "%col_sums_5_load = load i1 %col_sums_5_addr" [top.cpp:219]   --->   Operation 305 'load' 'col_sums_5_load' <Predicate = (trunc_ln215 == 5)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_42 : Operation 306 [1/2] ( I:0.79ns O:0.79ns )   --->   "%col_sums_6_load = load i1 %col_sums_6_addr" [top.cpp:219]   --->   Operation 306 'load' 'col_sums_6_load' <Predicate = (trunc_ln215 == 6)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_42 : Operation 307 [1/2] ( I:0.79ns O:0.79ns )   --->   "%col_sums_7_load = load i1 %col_sums_7_addr" [top.cpp:219]   --->   Operation 307 'load' 'col_sums_7_load' <Predicate = (trunc_ln215 == 7)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_42 : Operation 308 [1/2] ( I:0.79ns O:0.79ns )   --->   "%col_sums_8_load = load i1 %col_sums_8_addr" [top.cpp:219]   --->   Operation 308 'load' 'col_sums_8_load' <Predicate = (trunc_ln215 == 8)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_42 : Operation 309 [1/2] ( I:0.79ns O:0.79ns )   --->   "%col_sums_9_load = load i1 %col_sums_9_addr" [top.cpp:219]   --->   Operation 309 'load' 'col_sums_9_load' <Predicate = (trunc_ln215 == 9)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_42 : Operation 310 [1/2] ( I:0.79ns O:0.79ns )   --->   "%col_sums_10_load = load i1 %col_sums_10_addr" [top.cpp:219]   --->   Operation 310 'load' 'col_sums_10_load' <Predicate = (trunc_ln215 == 10)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_42 : Operation 311 [1/2] ( I:0.79ns O:0.79ns )   --->   "%col_sums_11_load = load i1 %col_sums_11_addr" [top.cpp:219]   --->   Operation 311 'load' 'col_sums_11_load' <Predicate = (trunc_ln215 == 11)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_42 : Operation 312 [1/2] ( I:0.79ns O:0.79ns )   --->   "%col_sums_12_load = load i1 %col_sums_12_addr" [top.cpp:219]   --->   Operation 312 'load' 'col_sums_12_load' <Predicate = (trunc_ln215 == 12)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_42 : Operation 313 [1/2] ( I:0.79ns O:0.79ns )   --->   "%col_sums_13_load = load i1 %col_sums_13_addr" [top.cpp:219]   --->   Operation 313 'load' 'col_sums_13_load' <Predicate = (trunc_ln215 == 13)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_42 : Operation 314 [1/2] ( I:0.79ns O:0.79ns )   --->   "%col_sums_14_load = load i1 %col_sums_14_addr" [top.cpp:219]   --->   Operation 314 'load' 'col_sums_14_load' <Predicate = (trunc_ln215 == 14)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_42 : Operation 315 [1/2] ( I:0.79ns O:0.79ns )   --->   "%col_sums_15_load = load i1 %col_sums_15_addr" [top.cpp:219]   --->   Operation 315 'load' 'col_sums_15_load' <Predicate = (trunc_ln215 == 15)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_42 : Operation 316 [1/2] ( I:0.79ns O:0.79ns )   --->   "%col_sums_16_load = load i1 %col_sums_16_addr" [top.cpp:219]   --->   Operation 316 'load' 'col_sums_16_load' <Predicate = (trunc_ln215 == 16)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_42 : Operation 317 [1/2] ( I:0.79ns O:0.79ns )   --->   "%col_sums_17_load = load i1 %col_sums_17_addr" [top.cpp:219]   --->   Operation 317 'load' 'col_sums_17_load' <Predicate = (trunc_ln215 == 17)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_42 : Operation 318 [1/2] ( I:0.79ns O:0.79ns )   --->   "%col_sums_18_load = load i1 %col_sums_18_addr" [top.cpp:219]   --->   Operation 318 'load' 'col_sums_18_load' <Predicate = (trunc_ln215 == 18)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_42 : Operation 319 [1/2] ( I:0.79ns O:0.79ns )   --->   "%col_sums_19_load = load i1 %col_sums_19_addr" [top.cpp:219]   --->   Operation 319 'load' 'col_sums_19_load' <Predicate = (trunc_ln215 == 19)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_42 : Operation 320 [1/2] ( I:0.79ns O:0.79ns )   --->   "%col_sums_20_load = load i1 %col_sums_20_addr" [top.cpp:219]   --->   Operation 320 'load' 'col_sums_20_load' <Predicate = (trunc_ln215 == 20)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_42 : Operation 321 [1/2] ( I:0.79ns O:0.79ns )   --->   "%col_sums_21_load = load i1 %col_sums_21_addr" [top.cpp:219]   --->   Operation 321 'load' 'col_sums_21_load' <Predicate = (trunc_ln215 == 21)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_42 : Operation 322 [1/2] ( I:0.79ns O:0.79ns )   --->   "%col_sums_22_load = load i1 %col_sums_22_addr" [top.cpp:219]   --->   Operation 322 'load' 'col_sums_22_load' <Predicate = (trunc_ln215 == 22)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_42 : Operation 323 [1/2] ( I:0.79ns O:0.79ns )   --->   "%col_sums_23_load = load i1 %col_sums_23_addr" [top.cpp:219]   --->   Operation 323 'load' 'col_sums_23_load' <Predicate = (trunc_ln215 == 23)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_42 : Operation 324 [1/2] ( I:0.79ns O:0.79ns )   --->   "%col_sums_24_load = load i1 %col_sums_24_addr" [top.cpp:219]   --->   Operation 324 'load' 'col_sums_24_load' <Predicate = (trunc_ln215 == 24)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_42 : Operation 325 [1/2] ( I:0.79ns O:0.79ns )   --->   "%col_sums_25_load = load i1 %col_sums_25_addr" [top.cpp:219]   --->   Operation 325 'load' 'col_sums_25_load' <Predicate = (trunc_ln215 == 25)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_42 : Operation 326 [1/2] ( I:0.79ns O:0.79ns )   --->   "%col_sums_26_load = load i1 %col_sums_26_addr" [top.cpp:219]   --->   Operation 326 'load' 'col_sums_26_load' <Predicate = (trunc_ln215 == 26)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_42 : Operation 327 [1/2] ( I:0.79ns O:0.79ns )   --->   "%col_sums_27_load = load i1 %col_sums_27_addr" [top.cpp:219]   --->   Operation 327 'load' 'col_sums_27_load' <Predicate = (trunc_ln215 == 27)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_42 : Operation 328 [1/2] ( I:0.79ns O:0.79ns )   --->   "%col_sums_28_load = load i1 %col_sums_28_addr" [top.cpp:219]   --->   Operation 328 'load' 'col_sums_28_load' <Predicate = (trunc_ln215 == 28)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_42 : Operation 329 [1/2] ( I:0.79ns O:0.79ns )   --->   "%col_sums_29_load = load i1 %col_sums_29_addr" [top.cpp:219]   --->   Operation 329 'load' 'col_sums_29_load' <Predicate = (trunc_ln215 == 29)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_42 : Operation 330 [1/2] ( I:0.79ns O:0.79ns )   --->   "%col_sums_30_load = load i1 %col_sums_30_addr" [top.cpp:219]   --->   Operation 330 'load' 'col_sums_30_load' <Predicate = (trunc_ln215 == 30)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_42 : Operation 331 [1/2] ( I:0.79ns O:0.79ns )   --->   "%col_sums_31_load = load i1 %col_sums_31_addr" [top.cpp:219]   --->   Operation 331 'load' 'col_sums_31_load' <Predicate = (trunc_ln215 == 31)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_42 : Operation 332 [1/1] (0.93ns)   --->   "%tmp_3 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.32i24.i24.i5, i5 0, i24 %col_sums_load, i5 1, i24 %col_sums_1_load, i5 2, i24 %col_sums_2_load, i5 3, i24 %col_sums_3_load, i5 4, i24 %col_sums_4_load, i5 5, i24 %col_sums_5_load, i5 6, i24 %col_sums_6_load, i5 7, i24 %col_sums_7_load, i5 8, i24 %col_sums_8_load, i5 9, i24 %col_sums_9_load, i5 10, i24 %col_sums_10_load, i5 11, i24 %col_sums_11_load, i5 12, i24 %col_sums_12_load, i5 13, i24 %col_sums_13_load, i5 14, i24 %col_sums_14_load, i5 15, i24 %col_sums_15_load, i5 16, i24 %col_sums_16_load, i5 17, i24 %col_sums_17_load, i5 18, i24 %col_sums_18_load, i5 19, i24 %col_sums_19_load, i5 20, i24 %col_sums_20_load, i5 21, i24 %col_sums_21_load, i5 22, i24 %col_sums_22_load, i5 23, i24 %col_sums_23_load, i5 24, i24 %col_sums_24_load, i5 25, i24 %col_sums_25_load, i5 26, i24 %col_sums_26_load, i5 27, i24 %col_sums_27_load, i5 28, i24 %col_sums_28_load, i5 29, i24 %col_sums_29_load, i5 30, i24 %col_sums_30_load, i5 31, i24 %col_sums_31_load, i24 0, i5 %trunc_ln215" [top.cpp:219]   --->   Operation 332 'sparsemux' 'tmp_3' <Predicate = true> <Delay = 0.93> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 333 [1/1] (0.00ns)   --->   "%br_ln219 = br void %V32.i.i27.i.i178489.exit" [top.cpp:219]   --->   Operation 333 'br' 'br_ln219' <Predicate = (trunc_ln215 == 30)> <Delay = 0.00>
ST_42 : Operation 334 [1/1] (0.00ns)   --->   "%br_ln219 = br void %V32.i.i27.i.i178489.exit" [top.cpp:219]   --->   Operation 334 'br' 'br_ln219' <Predicate = (trunc_ln215 == 29)> <Delay = 0.00>
ST_42 : Operation 335 [1/1] (0.00ns)   --->   "%br_ln219 = br void %V32.i.i27.i.i178489.exit" [top.cpp:219]   --->   Operation 335 'br' 'br_ln219' <Predicate = (trunc_ln215 == 28)> <Delay = 0.00>
ST_42 : Operation 336 [1/1] (0.00ns)   --->   "%br_ln219 = br void %V32.i.i27.i.i178489.exit" [top.cpp:219]   --->   Operation 336 'br' 'br_ln219' <Predicate = (trunc_ln215 == 27)> <Delay = 0.00>
ST_42 : Operation 337 [1/1] (0.00ns)   --->   "%br_ln219 = br void %V32.i.i27.i.i178489.exit" [top.cpp:219]   --->   Operation 337 'br' 'br_ln219' <Predicate = (trunc_ln215 == 26)> <Delay = 0.00>
ST_42 : Operation 338 [1/1] (0.00ns)   --->   "%br_ln219 = br void %V32.i.i27.i.i178489.exit" [top.cpp:219]   --->   Operation 338 'br' 'br_ln219' <Predicate = (trunc_ln215 == 25)> <Delay = 0.00>
ST_42 : Operation 339 [1/1] (0.00ns)   --->   "%br_ln219 = br void %V32.i.i27.i.i178489.exit" [top.cpp:219]   --->   Operation 339 'br' 'br_ln219' <Predicate = (trunc_ln215 == 24)> <Delay = 0.00>
ST_42 : Operation 340 [1/1] (0.00ns)   --->   "%br_ln219 = br void %V32.i.i27.i.i178489.exit" [top.cpp:219]   --->   Operation 340 'br' 'br_ln219' <Predicate = (trunc_ln215 == 23)> <Delay = 0.00>
ST_42 : Operation 341 [1/1] (0.00ns)   --->   "%br_ln219 = br void %V32.i.i27.i.i178489.exit" [top.cpp:219]   --->   Operation 341 'br' 'br_ln219' <Predicate = (trunc_ln215 == 22)> <Delay = 0.00>
ST_42 : Operation 342 [1/1] (0.00ns)   --->   "%br_ln219 = br void %V32.i.i27.i.i178489.exit" [top.cpp:219]   --->   Operation 342 'br' 'br_ln219' <Predicate = (trunc_ln215 == 21)> <Delay = 0.00>
ST_42 : Operation 343 [1/1] (0.00ns)   --->   "%br_ln219 = br void %V32.i.i27.i.i178489.exit" [top.cpp:219]   --->   Operation 343 'br' 'br_ln219' <Predicate = (trunc_ln215 == 20)> <Delay = 0.00>
ST_42 : Operation 344 [1/1] (0.00ns)   --->   "%br_ln219 = br void %V32.i.i27.i.i178489.exit" [top.cpp:219]   --->   Operation 344 'br' 'br_ln219' <Predicate = (trunc_ln215 == 19)> <Delay = 0.00>
ST_42 : Operation 345 [1/1] (0.00ns)   --->   "%br_ln219 = br void %V32.i.i27.i.i178489.exit" [top.cpp:219]   --->   Operation 345 'br' 'br_ln219' <Predicate = (trunc_ln215 == 18)> <Delay = 0.00>
ST_42 : Operation 346 [1/1] (0.00ns)   --->   "%br_ln219 = br void %V32.i.i27.i.i178489.exit" [top.cpp:219]   --->   Operation 346 'br' 'br_ln219' <Predicate = (trunc_ln215 == 17)> <Delay = 0.00>
ST_42 : Operation 347 [1/1] (0.00ns)   --->   "%br_ln219 = br void %V32.i.i27.i.i178489.exit" [top.cpp:219]   --->   Operation 347 'br' 'br_ln219' <Predicate = (trunc_ln215 == 16)> <Delay = 0.00>
ST_42 : Operation 348 [1/1] (0.00ns)   --->   "%br_ln219 = br void %V32.i.i27.i.i178489.exit" [top.cpp:219]   --->   Operation 348 'br' 'br_ln219' <Predicate = (trunc_ln215 == 15)> <Delay = 0.00>
ST_42 : Operation 349 [1/1] (0.00ns)   --->   "%br_ln219 = br void %V32.i.i27.i.i178489.exit" [top.cpp:219]   --->   Operation 349 'br' 'br_ln219' <Predicate = (trunc_ln215 == 14)> <Delay = 0.00>
ST_42 : Operation 350 [1/1] (0.00ns)   --->   "%br_ln219 = br void %V32.i.i27.i.i178489.exit" [top.cpp:219]   --->   Operation 350 'br' 'br_ln219' <Predicate = (trunc_ln215 == 13)> <Delay = 0.00>
ST_42 : Operation 351 [1/1] (0.00ns)   --->   "%br_ln219 = br void %V32.i.i27.i.i178489.exit" [top.cpp:219]   --->   Operation 351 'br' 'br_ln219' <Predicate = (trunc_ln215 == 12)> <Delay = 0.00>
ST_42 : Operation 352 [1/1] (0.00ns)   --->   "%br_ln219 = br void %V32.i.i27.i.i178489.exit" [top.cpp:219]   --->   Operation 352 'br' 'br_ln219' <Predicate = (trunc_ln215 == 11)> <Delay = 0.00>
ST_42 : Operation 353 [1/1] (0.00ns)   --->   "%br_ln219 = br void %V32.i.i27.i.i178489.exit" [top.cpp:219]   --->   Operation 353 'br' 'br_ln219' <Predicate = (trunc_ln215 == 10)> <Delay = 0.00>
ST_42 : Operation 354 [1/1] (0.00ns)   --->   "%br_ln219 = br void %V32.i.i27.i.i178489.exit" [top.cpp:219]   --->   Operation 354 'br' 'br_ln219' <Predicate = (trunc_ln215 == 9)> <Delay = 0.00>
ST_42 : Operation 355 [1/1] (0.00ns)   --->   "%br_ln219 = br void %V32.i.i27.i.i178489.exit" [top.cpp:219]   --->   Operation 355 'br' 'br_ln219' <Predicate = (trunc_ln215 == 8)> <Delay = 0.00>
ST_42 : Operation 356 [1/1] (0.00ns)   --->   "%br_ln219 = br void %V32.i.i27.i.i178489.exit" [top.cpp:219]   --->   Operation 356 'br' 'br_ln219' <Predicate = (trunc_ln215 == 7)> <Delay = 0.00>
ST_42 : Operation 357 [1/1] (0.00ns)   --->   "%br_ln219 = br void %V32.i.i27.i.i178489.exit" [top.cpp:219]   --->   Operation 357 'br' 'br_ln219' <Predicate = (trunc_ln215 == 6)> <Delay = 0.00>
ST_42 : Operation 358 [1/1] (0.00ns)   --->   "%br_ln219 = br void %V32.i.i27.i.i178489.exit" [top.cpp:219]   --->   Operation 358 'br' 'br_ln219' <Predicate = (trunc_ln215 == 5)> <Delay = 0.00>
ST_42 : Operation 359 [1/1] (0.00ns)   --->   "%br_ln219 = br void %V32.i.i27.i.i178489.exit" [top.cpp:219]   --->   Operation 359 'br' 'br_ln219' <Predicate = (trunc_ln215 == 4)> <Delay = 0.00>
ST_42 : Operation 360 [1/1] (0.00ns)   --->   "%br_ln219 = br void %V32.i.i27.i.i178489.exit" [top.cpp:219]   --->   Operation 360 'br' 'br_ln219' <Predicate = (trunc_ln215 == 3)> <Delay = 0.00>
ST_42 : Operation 361 [1/1] (0.00ns)   --->   "%br_ln219 = br void %V32.i.i27.i.i178489.exit" [top.cpp:219]   --->   Operation 361 'br' 'br_ln219' <Predicate = (trunc_ln215 == 2)> <Delay = 0.00>
ST_42 : Operation 362 [1/1] (0.00ns)   --->   "%br_ln219 = br void %V32.i.i27.i.i178489.exit" [top.cpp:219]   --->   Operation 362 'br' 'br_ln219' <Predicate = (trunc_ln215 == 1)> <Delay = 0.00>
ST_42 : Operation 363 [1/1] (0.00ns)   --->   "%br_ln219 = br void %V32.i.i27.i.i178489.exit" [top.cpp:219]   --->   Operation 363 'br' 'br_ln219' <Predicate = (trunc_ln215 == 0)> <Delay = 0.00>
ST_42 : Operation 364 [1/1] (0.00ns)   --->   "%br_ln219 = br void %V32.i.i27.i.i178489.exit" [top.cpp:219]   --->   Operation 364 'br' 'br_ln219' <Predicate = (trunc_ln215 == 31)> <Delay = 0.00>

State 43 <SV = 42> <Delay = 6.49>
ST_43 : Operation 365 [1/1] (0.00ns)   --->   "%specpipeline_ln216 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0" [top.cpp:216]   --->   Operation 365 'specpipeline' 'specpipeline_ln216' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 366 [1/1] (0.00ns)   --->   "%speclooptripcount_ln215 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64" [top.cpp:215]   --->   Operation 366 'speclooptripcount' 'speclooptripcount_ln215' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 367 [1/1] (0.00ns)   --->   "%specloopname_ln215 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9" [top.cpp:215]   --->   Operation 367 'specloopname' 'specloopname_ln215' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 368 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %i_read, i1 %tmp" [top.cpp:218]   --->   Operation 368 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 369 [1/1] (0.00ns)   --->   "%zext_ln218 = zext i9 %tmp_s" [top.cpp:218]   --->   Operation 369 'zext' 'zext_ln218' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 370 [1/1] (0.00ns)   --->   "%A_internal_addr = getelementptr i24 %A_internal, i64 0, i64 %zext_ln218" [top.cpp:218]   --->   Operation 370 'getelementptr' 'A_internal_addr' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 371 [1/1] (0.00ns)   --->   "%A_internal_1_addr = getelementptr i24 %A_internal_1, i64 0, i64 %zext_ln218" [top.cpp:218]   --->   Operation 371 'getelementptr' 'A_internal_1_addr' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 372 [1/1] (0.00ns)   --->   "%A_internal_2_addr = getelementptr i24 %A_internal_2, i64 0, i64 %zext_ln218" [top.cpp:218]   --->   Operation 372 'getelementptr' 'A_internal_2_addr' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 373 [1/1] (0.00ns)   --->   "%A_internal_3_addr = getelementptr i24 %A_internal_3, i64 0, i64 %zext_ln218" [top.cpp:218]   --->   Operation 373 'getelementptr' 'A_internal_3_addr' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 374 [1/1] (0.00ns)   --->   "%A_internal_4_addr = getelementptr i24 %A_internal_4, i64 0, i64 %zext_ln218" [top.cpp:218]   --->   Operation 374 'getelementptr' 'A_internal_4_addr' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 375 [1/1] (0.00ns)   --->   "%A_internal_5_addr = getelementptr i24 %A_internal_5, i64 0, i64 %zext_ln218" [top.cpp:218]   --->   Operation 375 'getelementptr' 'A_internal_5_addr' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 376 [1/1] (0.00ns)   --->   "%A_internal_6_addr = getelementptr i24 %A_internal_6, i64 0, i64 %zext_ln218" [top.cpp:218]   --->   Operation 376 'getelementptr' 'A_internal_6_addr' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 377 [1/1] (0.00ns)   --->   "%A_internal_7_addr = getelementptr i24 %A_internal_7, i64 0, i64 %zext_ln218" [top.cpp:218]   --->   Operation 377 'getelementptr' 'A_internal_7_addr' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 378 [1/1] (0.00ns)   --->   "%A_internal_8_addr = getelementptr i24 %A_internal_8, i64 0, i64 %zext_ln218" [top.cpp:218]   --->   Operation 378 'getelementptr' 'A_internal_8_addr' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 379 [1/1] (0.00ns)   --->   "%A_internal_9_addr = getelementptr i24 %A_internal_9, i64 0, i64 %zext_ln218" [top.cpp:218]   --->   Operation 379 'getelementptr' 'A_internal_9_addr' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 380 [1/1] (0.00ns)   --->   "%A_internal_10_addr = getelementptr i24 %A_internal_10, i64 0, i64 %zext_ln218" [top.cpp:218]   --->   Operation 380 'getelementptr' 'A_internal_10_addr' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 381 [1/1] (0.00ns)   --->   "%A_internal_11_addr = getelementptr i24 %A_internal_11, i64 0, i64 %zext_ln218" [top.cpp:218]   --->   Operation 381 'getelementptr' 'A_internal_11_addr' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 382 [1/1] (0.00ns)   --->   "%A_internal_12_addr = getelementptr i24 %A_internal_12, i64 0, i64 %zext_ln218" [top.cpp:218]   --->   Operation 382 'getelementptr' 'A_internal_12_addr' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 383 [1/1] (0.00ns)   --->   "%A_internal_13_addr = getelementptr i24 %A_internal_13, i64 0, i64 %zext_ln218" [top.cpp:218]   --->   Operation 383 'getelementptr' 'A_internal_13_addr' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 384 [1/1] (0.00ns)   --->   "%A_internal_14_addr = getelementptr i24 %A_internal_14, i64 0, i64 %zext_ln218" [top.cpp:218]   --->   Operation 384 'getelementptr' 'A_internal_14_addr' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 385 [1/1] (0.00ns)   --->   "%A_internal_15_addr = getelementptr i24 %A_internal_15, i64 0, i64 %zext_ln218" [top.cpp:218]   --->   Operation 385 'getelementptr' 'A_internal_15_addr' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 386 [1/1] (0.00ns)   --->   "%A_internal_16_addr = getelementptr i24 %A_internal_16, i64 0, i64 %zext_ln218" [top.cpp:218]   --->   Operation 386 'getelementptr' 'A_internal_16_addr' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 387 [1/1] (0.00ns)   --->   "%A_internal_17_addr = getelementptr i24 %A_internal_17, i64 0, i64 %zext_ln218" [top.cpp:218]   --->   Operation 387 'getelementptr' 'A_internal_17_addr' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 388 [1/1] (0.00ns)   --->   "%A_internal_18_addr = getelementptr i24 %A_internal_18, i64 0, i64 %zext_ln218" [top.cpp:218]   --->   Operation 388 'getelementptr' 'A_internal_18_addr' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 389 [1/1] (0.00ns)   --->   "%A_internal_19_addr = getelementptr i24 %A_internal_19, i64 0, i64 %zext_ln218" [top.cpp:218]   --->   Operation 389 'getelementptr' 'A_internal_19_addr' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 390 [1/1] (0.00ns)   --->   "%A_internal_20_addr = getelementptr i24 %A_internal_20, i64 0, i64 %zext_ln218" [top.cpp:218]   --->   Operation 390 'getelementptr' 'A_internal_20_addr' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 391 [1/1] (0.00ns)   --->   "%A_internal_21_addr = getelementptr i24 %A_internal_21, i64 0, i64 %zext_ln218" [top.cpp:218]   --->   Operation 391 'getelementptr' 'A_internal_21_addr' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 392 [1/1] (0.00ns)   --->   "%A_internal_22_addr = getelementptr i24 %A_internal_22, i64 0, i64 %zext_ln218" [top.cpp:218]   --->   Operation 392 'getelementptr' 'A_internal_22_addr' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 393 [1/1] (0.00ns)   --->   "%A_internal_23_addr = getelementptr i24 %A_internal_23, i64 0, i64 %zext_ln218" [top.cpp:218]   --->   Operation 393 'getelementptr' 'A_internal_23_addr' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 394 [1/1] (0.00ns)   --->   "%A_internal_24_addr = getelementptr i24 %A_internal_24, i64 0, i64 %zext_ln218" [top.cpp:218]   --->   Operation 394 'getelementptr' 'A_internal_24_addr' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 395 [1/1] (0.00ns)   --->   "%A_internal_25_addr = getelementptr i24 %A_internal_25, i64 0, i64 %zext_ln218" [top.cpp:218]   --->   Operation 395 'getelementptr' 'A_internal_25_addr' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 396 [1/1] (0.00ns)   --->   "%A_internal_26_addr = getelementptr i24 %A_internal_26, i64 0, i64 %zext_ln218" [top.cpp:218]   --->   Operation 396 'getelementptr' 'A_internal_26_addr' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 397 [1/1] (0.00ns)   --->   "%A_internal_27_addr = getelementptr i24 %A_internal_27, i64 0, i64 %zext_ln218" [top.cpp:218]   --->   Operation 397 'getelementptr' 'A_internal_27_addr' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 398 [1/1] (0.00ns)   --->   "%A_internal_28_addr = getelementptr i24 %A_internal_28, i64 0, i64 %zext_ln218" [top.cpp:218]   --->   Operation 398 'getelementptr' 'A_internal_28_addr' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 399 [1/1] (0.00ns)   --->   "%A_internal_29_addr = getelementptr i24 %A_internal_29, i64 0, i64 %zext_ln218" [top.cpp:218]   --->   Operation 399 'getelementptr' 'A_internal_29_addr' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 400 [1/1] (0.00ns)   --->   "%A_internal_30_addr = getelementptr i24 %A_internal_30, i64 0, i64 %zext_ln218" [top.cpp:218]   --->   Operation 400 'getelementptr' 'A_internal_30_addr' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 401 [1/1] (0.00ns)   --->   "%A_internal_31_addr = getelementptr i24 %A_internal_31, i64 0, i64 %zext_ln218" [top.cpp:218]   --->   Operation 401 'getelementptr' 'A_internal_31_addr' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 402 [1/42] (1.71ns)   --->   "%sdiv_ln217 = sdiv i38 %shl_ln1, i38 %conv_i343_cast" [top.cpp:217]   --->   Operation 402 'sdiv' 'sdiv_ln217' <Predicate = true> <Delay = 1.71> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 41> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 403 [1/1] (0.00ns)   --->   "%tmp_14 = bitselect i1 @_ssdm_op_BitSelect.i1.i38.i32, i38 %sdiv_ln217, i32 37" [top.cpp:217]   --->   Operation 403 'bitselect' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 404 [1/1] (0.00ns) (grouped into LUT with out node norm_val_1)   --->   "%norm_val = trunc i38 %sdiv_ln217" [top.cpp:217]   --->   Operation 404 'trunc' 'norm_val' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 405 [1/1] (0.00ns)   --->   "%tmp_15 = bitselect i1 @_ssdm_op_BitSelect.i1.i38.i32, i38 %sdiv_ln217, i32 23" [top.cpp:217]   --->   Operation 405 'bitselect' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 406 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i14 @_ssdm_op_PartSelect.i14.i38.i32.i32, i38 %sdiv_ln217, i32 24, i32 37" [top.cpp:217]   --->   Operation 406 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 407 [1/1] (0.98ns)   --->   "%icmp_ln217 = icmp_ne  i14 %tmp_2, i14 16383" [top.cpp:217]   --->   Operation 407 'icmp' 'icmp_ln217' <Predicate = true> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 408 [1/1] (0.98ns)   --->   "%icmp_ln217_1 = icmp_ne  i14 %tmp_2, i14 0" [top.cpp:217]   --->   Operation 408 'icmp' 'icmp_ln217_1' <Predicate = true> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 409 [1/1] (0.00ns) (grouped into LUT with out node and_ln217)   --->   "%or_ln217 = or i1 %tmp_15, i1 %icmp_ln217_1" [top.cpp:217]   --->   Operation 409 'or' 'or_ln217' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 410 [1/1] (0.00ns) (grouped into LUT with out node and_ln217)   --->   "%xor_ln217 = xor i1 %tmp_14, i1 1" [top.cpp:217]   --->   Operation 410 'xor' 'xor_ln217' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 411 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln217 = and i1 %or_ln217, i1 %xor_ln217" [top.cpp:217]   --->   Operation 411 'and' 'and_ln217' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 412 [1/1] (0.00ns) (grouped into LUT with out node norm_val_1)   --->   "%xor_ln217_1 = xor i1 %tmp_15, i1 1" [top.cpp:217]   --->   Operation 412 'xor' 'xor_ln217_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 413 [1/1] (0.00ns) (grouped into LUT with out node norm_val_1)   --->   "%or_ln217_1 = or i1 %icmp_ln217, i1 %xor_ln217_1" [top.cpp:217]   --->   Operation 413 'or' 'or_ln217_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 414 [1/1] (0.00ns) (grouped into LUT with out node norm_val_1)   --->   "%and_ln217_1 = and i1 %or_ln217_1, i1 %tmp_14" [top.cpp:217]   --->   Operation 414 'and' 'and_ln217_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 415 [1/1] (0.00ns) (grouped into LUT with out node norm_val_1)   --->   "%select_ln217 = select i1 %and_ln217, i24 8388607, i24 8388608" [top.cpp:217]   --->   Operation 415 'select' 'select_ln217' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_43 : Operation 416 [1/1] (0.00ns) (grouped into LUT with out node norm_val_1)   --->   "%or_ln217_2 = or i1 %and_ln217, i1 %and_ln217_1" [top.cpp:217]   --->   Operation 416 'or' 'or_ln217_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 417 [1/1] (0.43ns) (out node of the LUT)   --->   "%norm_val_1 = select i1 %or_ln217_2, i24 %select_ln217, i24 %norm_val" [top.cpp:217]   --->   Operation 417 'select' 'norm_val_1' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_43 : Operation 418 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln218 = store i24 %norm_val_1, i9 %A_internal_30_addr" [top.cpp:218]   --->   Operation 418 'store' 'store_ln218' <Predicate = (trunc_ln215 == 30)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 512> <RAM>
ST_43 : Operation 419 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln218 = store i24 %norm_val_1, i9 %A_internal_29_addr" [top.cpp:218]   --->   Operation 419 'store' 'store_ln218' <Predicate = (trunc_ln215 == 29)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 512> <RAM>
ST_43 : Operation 420 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln218 = store i24 %norm_val_1, i9 %A_internal_28_addr" [top.cpp:218]   --->   Operation 420 'store' 'store_ln218' <Predicate = (trunc_ln215 == 28)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 512> <RAM>
ST_43 : Operation 421 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln218 = store i24 %norm_val_1, i9 %A_internal_27_addr" [top.cpp:218]   --->   Operation 421 'store' 'store_ln218' <Predicate = (trunc_ln215 == 27)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 512> <RAM>
ST_43 : Operation 422 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln218 = store i24 %norm_val_1, i9 %A_internal_26_addr" [top.cpp:218]   --->   Operation 422 'store' 'store_ln218' <Predicate = (trunc_ln215 == 26)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 512> <RAM>
ST_43 : Operation 423 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln218 = store i24 %norm_val_1, i9 %A_internal_25_addr" [top.cpp:218]   --->   Operation 423 'store' 'store_ln218' <Predicate = (trunc_ln215 == 25)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 512> <RAM>
ST_43 : Operation 424 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln218 = store i24 %norm_val_1, i9 %A_internal_24_addr" [top.cpp:218]   --->   Operation 424 'store' 'store_ln218' <Predicate = (trunc_ln215 == 24)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 512> <RAM>
ST_43 : Operation 425 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln218 = store i24 %norm_val_1, i9 %A_internal_23_addr" [top.cpp:218]   --->   Operation 425 'store' 'store_ln218' <Predicate = (trunc_ln215 == 23)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 512> <RAM>
ST_43 : Operation 426 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln218 = store i24 %norm_val_1, i9 %A_internal_22_addr" [top.cpp:218]   --->   Operation 426 'store' 'store_ln218' <Predicate = (trunc_ln215 == 22)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 512> <RAM>
ST_43 : Operation 427 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln218 = store i24 %norm_val_1, i9 %A_internal_21_addr" [top.cpp:218]   --->   Operation 427 'store' 'store_ln218' <Predicate = (trunc_ln215 == 21)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 512> <RAM>
ST_43 : Operation 428 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln218 = store i24 %norm_val_1, i9 %A_internal_20_addr" [top.cpp:218]   --->   Operation 428 'store' 'store_ln218' <Predicate = (trunc_ln215 == 20)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 512> <RAM>
ST_43 : Operation 429 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln218 = store i24 %norm_val_1, i9 %A_internal_19_addr" [top.cpp:218]   --->   Operation 429 'store' 'store_ln218' <Predicate = (trunc_ln215 == 19)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 512> <RAM>
ST_43 : Operation 430 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln218 = store i24 %norm_val_1, i9 %A_internal_18_addr" [top.cpp:218]   --->   Operation 430 'store' 'store_ln218' <Predicate = (trunc_ln215 == 18)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 512> <RAM>
ST_43 : Operation 431 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln218 = store i24 %norm_val_1, i9 %A_internal_17_addr" [top.cpp:218]   --->   Operation 431 'store' 'store_ln218' <Predicate = (trunc_ln215 == 17)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 512> <RAM>
ST_43 : Operation 432 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln218 = store i24 %norm_val_1, i9 %A_internal_16_addr" [top.cpp:218]   --->   Operation 432 'store' 'store_ln218' <Predicate = (trunc_ln215 == 16)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 512> <RAM>
ST_43 : Operation 433 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln218 = store i24 %norm_val_1, i9 %A_internal_15_addr" [top.cpp:218]   --->   Operation 433 'store' 'store_ln218' <Predicate = (trunc_ln215 == 15)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 512> <RAM>
ST_43 : Operation 434 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln218 = store i24 %norm_val_1, i9 %A_internal_14_addr" [top.cpp:218]   --->   Operation 434 'store' 'store_ln218' <Predicate = (trunc_ln215 == 14)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 512> <RAM>
ST_43 : Operation 435 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln218 = store i24 %norm_val_1, i9 %A_internal_13_addr" [top.cpp:218]   --->   Operation 435 'store' 'store_ln218' <Predicate = (trunc_ln215 == 13)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 512> <RAM>
ST_43 : Operation 436 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln218 = store i24 %norm_val_1, i9 %A_internal_12_addr" [top.cpp:218]   --->   Operation 436 'store' 'store_ln218' <Predicate = (trunc_ln215 == 12)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 512> <RAM>
ST_43 : Operation 437 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln218 = store i24 %norm_val_1, i9 %A_internal_11_addr" [top.cpp:218]   --->   Operation 437 'store' 'store_ln218' <Predicate = (trunc_ln215 == 11)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 512> <RAM>
ST_43 : Operation 438 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln218 = store i24 %norm_val_1, i9 %A_internal_10_addr" [top.cpp:218]   --->   Operation 438 'store' 'store_ln218' <Predicate = (trunc_ln215 == 10)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 512> <RAM>
ST_43 : Operation 439 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln218 = store i24 %norm_val_1, i9 %A_internal_9_addr" [top.cpp:218]   --->   Operation 439 'store' 'store_ln218' <Predicate = (trunc_ln215 == 9)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 512> <RAM>
ST_43 : Operation 440 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln218 = store i24 %norm_val_1, i9 %A_internal_8_addr" [top.cpp:218]   --->   Operation 440 'store' 'store_ln218' <Predicate = (trunc_ln215 == 8)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 512> <RAM>
ST_43 : Operation 441 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln218 = store i24 %norm_val_1, i9 %A_internal_7_addr" [top.cpp:218]   --->   Operation 441 'store' 'store_ln218' <Predicate = (trunc_ln215 == 7)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 512> <RAM>
ST_43 : Operation 442 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln218 = store i24 %norm_val_1, i9 %A_internal_6_addr" [top.cpp:218]   --->   Operation 442 'store' 'store_ln218' <Predicate = (trunc_ln215 == 6)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 512> <RAM>
ST_43 : Operation 443 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln218 = store i24 %norm_val_1, i9 %A_internal_5_addr" [top.cpp:218]   --->   Operation 443 'store' 'store_ln218' <Predicate = (trunc_ln215 == 5)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 512> <RAM>
ST_43 : Operation 444 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln218 = store i24 %norm_val_1, i9 %A_internal_4_addr" [top.cpp:218]   --->   Operation 444 'store' 'store_ln218' <Predicate = (trunc_ln215 == 4)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 512> <RAM>
ST_43 : Operation 445 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln218 = store i24 %norm_val_1, i9 %A_internal_3_addr" [top.cpp:218]   --->   Operation 445 'store' 'store_ln218' <Predicate = (trunc_ln215 == 3)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 512> <RAM>
ST_43 : Operation 446 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln218 = store i24 %norm_val_1, i9 %A_internal_2_addr" [top.cpp:218]   --->   Operation 446 'store' 'store_ln218' <Predicate = (trunc_ln215 == 2)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 512> <RAM>
ST_43 : Operation 447 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln218 = store i24 %norm_val_1, i9 %A_internal_1_addr" [top.cpp:218]   --->   Operation 447 'store' 'store_ln218' <Predicate = (trunc_ln215 == 1)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 512> <RAM>
ST_43 : Operation 448 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln218 = store i24 %norm_val_1, i9 %A_internal_addr" [top.cpp:218]   --->   Operation 448 'store' 'store_ln218' <Predicate = (trunc_ln215 == 0)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 512> <RAM>
ST_43 : Operation 449 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln218 = store i24 %norm_val_1, i9 %A_internal_31_addr" [top.cpp:218]   --->   Operation 449 'store' 'store_ln218' <Predicate = (trunc_ln215 == 31)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 512> <RAM>
ST_43 : Operation 450 [1/1] (0.00ns)   --->   "%sext_ln219 = sext i24 %tmp_3" [top.cpp:219]   --->   Operation 450 'sext' 'sext_ln219' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 451 [1/1] (0.00ns)   --->   "%sext_ln219_1 = sext i24 %norm_val_1" [top.cpp:219]   --->   Operation 451 'sext' 'sext_ln219_1' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 452 [1/1] (1.10ns)   --->   "%add_ln219 = add i24 %tmp_3, i24 %norm_val_1" [top.cpp:219]   --->   Operation 452 'add' 'add_ln219' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 453 [1/1] (1.10ns)   --->   "%add_ln219_1 = add i25 %sext_ln219, i25 %sext_ln219_1" [top.cpp:219]   --->   Operation 453 'add' 'add_ln219_1' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 454 [1/1] (1.12ns)   --->   "%icmp_ln219 = icmp_eq  i25 %add_ln219_1, i25 0" [top.cpp:219]   --->   Operation 454 'icmp' 'icmp_ln219' <Predicate = true> <Delay = 1.12> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 455 [1/1] (0.00ns)   --->   "%br_ln219 = br i1 %icmp_ln219, void %if.end.i.i208, void %if.then.i.i206" [top.cpp:219]   --->   Operation 455 'br' 'br_ln219' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 456 [1/1] (0.87ns)   --->   "%switch_ln219 = switch i5 %trunc_ln215, void %V32.i.i27.i.i178489.case.31171, i5 0, void %V32.i.i27.i.i178489.case.0140, i5 1, void %V32.i.i27.i.i178489.case.1141, i5 2, void %V32.i.i27.i.i178489.case.2142, i5 3, void %V32.i.i27.i.i178489.case.3143, i5 4, void %V32.i.i27.i.i178489.case.4144, i5 5, void %V32.i.i27.i.i178489.case.5145, i5 6, void %V32.i.i27.i.i178489.case.6146, i5 7, void %V32.i.i27.i.i178489.case.7147, i5 8, void %V32.i.i27.i.i178489.case.8148, i5 9, void %V32.i.i27.i.i178489.case.9149, i5 10, void %V32.i.i27.i.i178489.case.10150, i5 11, void %V32.i.i27.i.i178489.case.11151, i5 12, void %V32.i.i27.i.i178489.case.12152, i5 13, void %V32.i.i27.i.i178489.case.13153, i5 14, void %V32.i.i27.i.i178489.case.14154, i5 15, void %V32.i.i27.i.i178489.case.15155, i5 16, void %V32.i.i27.i.i178489.case.16156, i5 17, void %V32.i.i27.i.i178489.case.17157, i5 18, void %V32.i.i27.i.i178489.case.18158, i5 19, void %V32.i.i27.i.i178489.case.19159, i5 20, void %V32.i.i27.i.i178489.case.20160, i5 21, void %V32.i.i27.i.i178489.case.21161, i5 22, void %V32.i.i27.i.i178489.case.22162, i5 23, void %V32.i.i27.i.i178489.case.23163, i5 24, void %V32.i.i27.i.i178489.case.24164, i5 25, void %V32.i.i27.i.i178489.case.25165, i5 26, void %V32.i.i27.i.i178489.case.26166, i5 27, void %V32.i.i27.i.i178489.case.27167, i5 28, void %V32.i.i27.i.i178489.case.28168, i5 29, void %V32.i.i27.i.i178489.case.29169, i5 30, void %V32.i.i27.i.i178489.case.30170" [top.cpp:219]   --->   Operation 456 'switch' 'switch_ln219' <Predicate = (icmp_ln219)> <Delay = 0.87>
ST_43 : Operation 457 [1/1] ( I:0.79ns O:0.79ns )   --->   "%store_ln219 = store i24 0, i1 %col_sums_30_addr" [top.cpp:219]   --->   Operation 457 'store' 'store_ln219' <Predicate = (trunc_ln215 == 30 & icmp_ln219)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_43 : Operation 458 [1/1] (0.00ns)   --->   "%br_ln219 = br void %V32.i.i27.i.i178489.exit139" [top.cpp:219]   --->   Operation 458 'br' 'br_ln219' <Predicate = (trunc_ln215 == 30 & icmp_ln219)> <Delay = 0.00>
ST_43 : Operation 459 [1/1] ( I:0.79ns O:0.79ns )   --->   "%store_ln219 = store i24 0, i1 %col_sums_29_addr" [top.cpp:219]   --->   Operation 459 'store' 'store_ln219' <Predicate = (trunc_ln215 == 29 & icmp_ln219)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_43 : Operation 460 [1/1] (0.00ns)   --->   "%br_ln219 = br void %V32.i.i27.i.i178489.exit139" [top.cpp:219]   --->   Operation 460 'br' 'br_ln219' <Predicate = (trunc_ln215 == 29 & icmp_ln219)> <Delay = 0.00>
ST_43 : Operation 461 [1/1] ( I:0.79ns O:0.79ns )   --->   "%store_ln219 = store i24 0, i1 %col_sums_28_addr" [top.cpp:219]   --->   Operation 461 'store' 'store_ln219' <Predicate = (trunc_ln215 == 28 & icmp_ln219)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_43 : Operation 462 [1/1] (0.00ns)   --->   "%br_ln219 = br void %V32.i.i27.i.i178489.exit139" [top.cpp:219]   --->   Operation 462 'br' 'br_ln219' <Predicate = (trunc_ln215 == 28 & icmp_ln219)> <Delay = 0.00>
ST_43 : Operation 463 [1/1] ( I:0.79ns O:0.79ns )   --->   "%store_ln219 = store i24 0, i1 %col_sums_27_addr" [top.cpp:219]   --->   Operation 463 'store' 'store_ln219' <Predicate = (trunc_ln215 == 27 & icmp_ln219)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_43 : Operation 464 [1/1] (0.00ns)   --->   "%br_ln219 = br void %V32.i.i27.i.i178489.exit139" [top.cpp:219]   --->   Operation 464 'br' 'br_ln219' <Predicate = (trunc_ln215 == 27 & icmp_ln219)> <Delay = 0.00>
ST_43 : Operation 465 [1/1] ( I:0.79ns O:0.79ns )   --->   "%store_ln219 = store i24 0, i1 %col_sums_26_addr" [top.cpp:219]   --->   Operation 465 'store' 'store_ln219' <Predicate = (trunc_ln215 == 26 & icmp_ln219)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_43 : Operation 466 [1/1] (0.00ns)   --->   "%br_ln219 = br void %V32.i.i27.i.i178489.exit139" [top.cpp:219]   --->   Operation 466 'br' 'br_ln219' <Predicate = (trunc_ln215 == 26 & icmp_ln219)> <Delay = 0.00>
ST_43 : Operation 467 [1/1] ( I:0.79ns O:0.79ns )   --->   "%store_ln219 = store i24 0, i1 %col_sums_25_addr" [top.cpp:219]   --->   Operation 467 'store' 'store_ln219' <Predicate = (trunc_ln215 == 25 & icmp_ln219)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_43 : Operation 468 [1/1] (0.00ns)   --->   "%br_ln219 = br void %V32.i.i27.i.i178489.exit139" [top.cpp:219]   --->   Operation 468 'br' 'br_ln219' <Predicate = (trunc_ln215 == 25 & icmp_ln219)> <Delay = 0.00>
ST_43 : Operation 469 [1/1] ( I:0.79ns O:0.79ns )   --->   "%store_ln219 = store i24 0, i1 %col_sums_24_addr" [top.cpp:219]   --->   Operation 469 'store' 'store_ln219' <Predicate = (trunc_ln215 == 24 & icmp_ln219)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_43 : Operation 470 [1/1] (0.00ns)   --->   "%br_ln219 = br void %V32.i.i27.i.i178489.exit139" [top.cpp:219]   --->   Operation 470 'br' 'br_ln219' <Predicate = (trunc_ln215 == 24 & icmp_ln219)> <Delay = 0.00>
ST_43 : Operation 471 [1/1] ( I:0.79ns O:0.79ns )   --->   "%store_ln219 = store i24 0, i1 %col_sums_23_addr" [top.cpp:219]   --->   Operation 471 'store' 'store_ln219' <Predicate = (trunc_ln215 == 23 & icmp_ln219)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_43 : Operation 472 [1/1] (0.00ns)   --->   "%br_ln219 = br void %V32.i.i27.i.i178489.exit139" [top.cpp:219]   --->   Operation 472 'br' 'br_ln219' <Predicate = (trunc_ln215 == 23 & icmp_ln219)> <Delay = 0.00>
ST_43 : Operation 473 [1/1] ( I:0.79ns O:0.79ns )   --->   "%store_ln219 = store i24 0, i1 %col_sums_22_addr" [top.cpp:219]   --->   Operation 473 'store' 'store_ln219' <Predicate = (trunc_ln215 == 22 & icmp_ln219)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_43 : Operation 474 [1/1] (0.00ns)   --->   "%br_ln219 = br void %V32.i.i27.i.i178489.exit139" [top.cpp:219]   --->   Operation 474 'br' 'br_ln219' <Predicate = (trunc_ln215 == 22 & icmp_ln219)> <Delay = 0.00>
ST_43 : Operation 475 [1/1] ( I:0.79ns O:0.79ns )   --->   "%store_ln219 = store i24 0, i1 %col_sums_21_addr" [top.cpp:219]   --->   Operation 475 'store' 'store_ln219' <Predicate = (trunc_ln215 == 21 & icmp_ln219)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_43 : Operation 476 [1/1] (0.00ns)   --->   "%br_ln219 = br void %V32.i.i27.i.i178489.exit139" [top.cpp:219]   --->   Operation 476 'br' 'br_ln219' <Predicate = (trunc_ln215 == 21 & icmp_ln219)> <Delay = 0.00>
ST_43 : Operation 477 [1/1] ( I:0.79ns O:0.79ns )   --->   "%store_ln219 = store i24 0, i1 %col_sums_20_addr" [top.cpp:219]   --->   Operation 477 'store' 'store_ln219' <Predicate = (trunc_ln215 == 20 & icmp_ln219)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_43 : Operation 478 [1/1] (0.00ns)   --->   "%br_ln219 = br void %V32.i.i27.i.i178489.exit139" [top.cpp:219]   --->   Operation 478 'br' 'br_ln219' <Predicate = (trunc_ln215 == 20 & icmp_ln219)> <Delay = 0.00>
ST_43 : Operation 479 [1/1] ( I:0.79ns O:0.79ns )   --->   "%store_ln219 = store i24 0, i1 %col_sums_19_addr" [top.cpp:219]   --->   Operation 479 'store' 'store_ln219' <Predicate = (trunc_ln215 == 19 & icmp_ln219)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_43 : Operation 480 [1/1] (0.00ns)   --->   "%br_ln219 = br void %V32.i.i27.i.i178489.exit139" [top.cpp:219]   --->   Operation 480 'br' 'br_ln219' <Predicate = (trunc_ln215 == 19 & icmp_ln219)> <Delay = 0.00>
ST_43 : Operation 481 [1/1] ( I:0.79ns O:0.79ns )   --->   "%store_ln219 = store i24 0, i1 %col_sums_18_addr" [top.cpp:219]   --->   Operation 481 'store' 'store_ln219' <Predicate = (trunc_ln215 == 18 & icmp_ln219)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_43 : Operation 482 [1/1] (0.00ns)   --->   "%br_ln219 = br void %V32.i.i27.i.i178489.exit139" [top.cpp:219]   --->   Operation 482 'br' 'br_ln219' <Predicate = (trunc_ln215 == 18 & icmp_ln219)> <Delay = 0.00>
ST_43 : Operation 483 [1/1] ( I:0.79ns O:0.79ns )   --->   "%store_ln219 = store i24 0, i1 %col_sums_17_addr" [top.cpp:219]   --->   Operation 483 'store' 'store_ln219' <Predicate = (trunc_ln215 == 17 & icmp_ln219)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_43 : Operation 484 [1/1] (0.00ns)   --->   "%br_ln219 = br void %V32.i.i27.i.i178489.exit139" [top.cpp:219]   --->   Operation 484 'br' 'br_ln219' <Predicate = (trunc_ln215 == 17 & icmp_ln219)> <Delay = 0.00>
ST_43 : Operation 485 [1/1] ( I:0.79ns O:0.79ns )   --->   "%store_ln219 = store i24 0, i1 %col_sums_16_addr" [top.cpp:219]   --->   Operation 485 'store' 'store_ln219' <Predicate = (trunc_ln215 == 16 & icmp_ln219)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_43 : Operation 486 [1/1] (0.00ns)   --->   "%br_ln219 = br void %V32.i.i27.i.i178489.exit139" [top.cpp:219]   --->   Operation 486 'br' 'br_ln219' <Predicate = (trunc_ln215 == 16 & icmp_ln219)> <Delay = 0.00>
ST_43 : Operation 487 [1/1] ( I:0.79ns O:0.79ns )   --->   "%store_ln219 = store i24 0, i1 %col_sums_15_addr" [top.cpp:219]   --->   Operation 487 'store' 'store_ln219' <Predicate = (trunc_ln215 == 15 & icmp_ln219)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_43 : Operation 488 [1/1] (0.00ns)   --->   "%br_ln219 = br void %V32.i.i27.i.i178489.exit139" [top.cpp:219]   --->   Operation 488 'br' 'br_ln219' <Predicate = (trunc_ln215 == 15 & icmp_ln219)> <Delay = 0.00>
ST_43 : Operation 489 [1/1] ( I:0.79ns O:0.79ns )   --->   "%store_ln219 = store i24 0, i1 %col_sums_14_addr" [top.cpp:219]   --->   Operation 489 'store' 'store_ln219' <Predicate = (trunc_ln215 == 14 & icmp_ln219)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_43 : Operation 490 [1/1] (0.00ns)   --->   "%br_ln219 = br void %V32.i.i27.i.i178489.exit139" [top.cpp:219]   --->   Operation 490 'br' 'br_ln219' <Predicate = (trunc_ln215 == 14 & icmp_ln219)> <Delay = 0.00>
ST_43 : Operation 491 [1/1] ( I:0.79ns O:0.79ns )   --->   "%store_ln219 = store i24 0, i1 %col_sums_13_addr" [top.cpp:219]   --->   Operation 491 'store' 'store_ln219' <Predicate = (trunc_ln215 == 13 & icmp_ln219)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_43 : Operation 492 [1/1] (0.00ns)   --->   "%br_ln219 = br void %V32.i.i27.i.i178489.exit139" [top.cpp:219]   --->   Operation 492 'br' 'br_ln219' <Predicate = (trunc_ln215 == 13 & icmp_ln219)> <Delay = 0.00>
ST_43 : Operation 493 [1/1] ( I:0.79ns O:0.79ns )   --->   "%store_ln219 = store i24 0, i1 %col_sums_12_addr" [top.cpp:219]   --->   Operation 493 'store' 'store_ln219' <Predicate = (trunc_ln215 == 12 & icmp_ln219)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_43 : Operation 494 [1/1] (0.00ns)   --->   "%br_ln219 = br void %V32.i.i27.i.i178489.exit139" [top.cpp:219]   --->   Operation 494 'br' 'br_ln219' <Predicate = (trunc_ln215 == 12 & icmp_ln219)> <Delay = 0.00>
ST_43 : Operation 495 [1/1] ( I:0.79ns O:0.79ns )   --->   "%store_ln219 = store i24 0, i1 %col_sums_11_addr" [top.cpp:219]   --->   Operation 495 'store' 'store_ln219' <Predicate = (trunc_ln215 == 11 & icmp_ln219)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_43 : Operation 496 [1/1] (0.00ns)   --->   "%br_ln219 = br void %V32.i.i27.i.i178489.exit139" [top.cpp:219]   --->   Operation 496 'br' 'br_ln219' <Predicate = (trunc_ln215 == 11 & icmp_ln219)> <Delay = 0.00>
ST_43 : Operation 497 [1/1] ( I:0.79ns O:0.79ns )   --->   "%store_ln219 = store i24 0, i1 %col_sums_10_addr" [top.cpp:219]   --->   Operation 497 'store' 'store_ln219' <Predicate = (trunc_ln215 == 10 & icmp_ln219)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_43 : Operation 498 [1/1] (0.00ns)   --->   "%br_ln219 = br void %V32.i.i27.i.i178489.exit139" [top.cpp:219]   --->   Operation 498 'br' 'br_ln219' <Predicate = (trunc_ln215 == 10 & icmp_ln219)> <Delay = 0.00>
ST_43 : Operation 499 [1/1] ( I:0.79ns O:0.79ns )   --->   "%store_ln219 = store i24 0, i1 %col_sums_9_addr" [top.cpp:219]   --->   Operation 499 'store' 'store_ln219' <Predicate = (trunc_ln215 == 9 & icmp_ln219)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_43 : Operation 500 [1/1] (0.00ns)   --->   "%br_ln219 = br void %V32.i.i27.i.i178489.exit139" [top.cpp:219]   --->   Operation 500 'br' 'br_ln219' <Predicate = (trunc_ln215 == 9 & icmp_ln219)> <Delay = 0.00>
ST_43 : Operation 501 [1/1] ( I:0.79ns O:0.79ns )   --->   "%store_ln219 = store i24 0, i1 %col_sums_8_addr" [top.cpp:219]   --->   Operation 501 'store' 'store_ln219' <Predicate = (trunc_ln215 == 8 & icmp_ln219)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_43 : Operation 502 [1/1] (0.00ns)   --->   "%br_ln219 = br void %V32.i.i27.i.i178489.exit139" [top.cpp:219]   --->   Operation 502 'br' 'br_ln219' <Predicate = (trunc_ln215 == 8 & icmp_ln219)> <Delay = 0.00>
ST_43 : Operation 503 [1/1] ( I:0.79ns O:0.79ns )   --->   "%store_ln219 = store i24 0, i1 %col_sums_7_addr" [top.cpp:219]   --->   Operation 503 'store' 'store_ln219' <Predicate = (trunc_ln215 == 7 & icmp_ln219)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_43 : Operation 504 [1/1] (0.00ns)   --->   "%br_ln219 = br void %V32.i.i27.i.i178489.exit139" [top.cpp:219]   --->   Operation 504 'br' 'br_ln219' <Predicate = (trunc_ln215 == 7 & icmp_ln219)> <Delay = 0.00>
ST_43 : Operation 505 [1/1] ( I:0.79ns O:0.79ns )   --->   "%store_ln219 = store i24 0, i1 %col_sums_6_addr" [top.cpp:219]   --->   Operation 505 'store' 'store_ln219' <Predicate = (trunc_ln215 == 6 & icmp_ln219)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_43 : Operation 506 [1/1] (0.00ns)   --->   "%br_ln219 = br void %V32.i.i27.i.i178489.exit139" [top.cpp:219]   --->   Operation 506 'br' 'br_ln219' <Predicate = (trunc_ln215 == 6 & icmp_ln219)> <Delay = 0.00>
ST_43 : Operation 507 [1/1] ( I:0.79ns O:0.79ns )   --->   "%store_ln219 = store i24 0, i1 %col_sums_5_addr" [top.cpp:219]   --->   Operation 507 'store' 'store_ln219' <Predicate = (trunc_ln215 == 5 & icmp_ln219)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_43 : Operation 508 [1/1] (0.00ns)   --->   "%br_ln219 = br void %V32.i.i27.i.i178489.exit139" [top.cpp:219]   --->   Operation 508 'br' 'br_ln219' <Predicate = (trunc_ln215 == 5 & icmp_ln219)> <Delay = 0.00>
ST_43 : Operation 509 [1/1] ( I:0.79ns O:0.79ns )   --->   "%store_ln219 = store i24 0, i1 %col_sums_4_addr" [top.cpp:219]   --->   Operation 509 'store' 'store_ln219' <Predicate = (trunc_ln215 == 4 & icmp_ln219)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_43 : Operation 510 [1/1] (0.00ns)   --->   "%br_ln219 = br void %V32.i.i27.i.i178489.exit139" [top.cpp:219]   --->   Operation 510 'br' 'br_ln219' <Predicate = (trunc_ln215 == 4 & icmp_ln219)> <Delay = 0.00>
ST_43 : Operation 511 [1/1] ( I:0.79ns O:0.79ns )   --->   "%store_ln219 = store i24 0, i1 %col_sums_3_addr" [top.cpp:219]   --->   Operation 511 'store' 'store_ln219' <Predicate = (trunc_ln215 == 3 & icmp_ln219)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_43 : Operation 512 [1/1] (0.00ns)   --->   "%br_ln219 = br void %V32.i.i27.i.i178489.exit139" [top.cpp:219]   --->   Operation 512 'br' 'br_ln219' <Predicate = (trunc_ln215 == 3 & icmp_ln219)> <Delay = 0.00>
ST_43 : Operation 513 [1/1] ( I:0.79ns O:0.79ns )   --->   "%store_ln219 = store i24 0, i1 %col_sums_2_addr" [top.cpp:219]   --->   Operation 513 'store' 'store_ln219' <Predicate = (trunc_ln215 == 2 & icmp_ln219)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_43 : Operation 514 [1/1] (0.00ns)   --->   "%br_ln219 = br void %V32.i.i27.i.i178489.exit139" [top.cpp:219]   --->   Operation 514 'br' 'br_ln219' <Predicate = (trunc_ln215 == 2 & icmp_ln219)> <Delay = 0.00>
ST_43 : Operation 515 [1/1] ( I:0.79ns O:0.79ns )   --->   "%store_ln219 = store i24 0, i1 %col_sums_1_addr" [top.cpp:219]   --->   Operation 515 'store' 'store_ln219' <Predicate = (trunc_ln215 == 1 & icmp_ln219)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_43 : Operation 516 [1/1] (0.00ns)   --->   "%br_ln219 = br void %V32.i.i27.i.i178489.exit139" [top.cpp:219]   --->   Operation 516 'br' 'br_ln219' <Predicate = (trunc_ln215 == 1 & icmp_ln219)> <Delay = 0.00>
ST_43 : Operation 517 [1/1] ( I:0.79ns O:0.79ns )   --->   "%store_ln219 = store i24 0, i1 %col_sums_addr" [top.cpp:219]   --->   Operation 517 'store' 'store_ln219' <Predicate = (trunc_ln215 == 0 & icmp_ln219)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_43 : Operation 518 [1/1] (0.00ns)   --->   "%br_ln219 = br void %V32.i.i27.i.i178489.exit139" [top.cpp:219]   --->   Operation 518 'br' 'br_ln219' <Predicate = (trunc_ln215 == 0 & icmp_ln219)> <Delay = 0.00>
ST_43 : Operation 519 [1/1] ( I:0.79ns O:0.79ns )   --->   "%store_ln219 = store i24 0, i1 %col_sums_31_addr" [top.cpp:219]   --->   Operation 519 'store' 'store_ln219' <Predicate = (trunc_ln215 == 31 & icmp_ln219)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_43 : Operation 520 [1/1] (0.00ns)   --->   "%br_ln219 = br void %V32.i.i27.i.i178489.exit139" [top.cpp:219]   --->   Operation 520 'br' 'br_ln219' <Predicate = (trunc_ln215 == 31 & icmp_ln219)> <Delay = 0.00>
ST_43 : Operation 521 [1/1] (0.00ns)   --->   "%tmp_16 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln219_1, i32 24" [top.cpp:219]   --->   Operation 521 'bitselect' 'tmp_16' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 522 [1/1] (0.87ns)   --->   "%switch_ln219 = switch i5 %trunc_ln215, void %V32.i.i27.i.i178489.case.31, i5 0, void %V32.i.i27.i.i178489.case.0, i5 1, void %V32.i.i27.i.i178489.case.1, i5 2, void %V32.i.i27.i.i178489.case.2, i5 3, void %V32.i.i27.i.i178489.case.3, i5 4, void %V32.i.i27.i.i178489.case.4, i5 5, void %V32.i.i27.i.i178489.case.5, i5 6, void %V32.i.i27.i.i178489.case.6, i5 7, void %V32.i.i27.i.i178489.case.7, i5 8, void %V32.i.i27.i.i178489.case.8, i5 9, void %V32.i.i27.i.i178489.case.9, i5 10, void %V32.i.i27.i.i178489.case.10, i5 11, void %V32.i.i27.i.i178489.case.11, i5 12, void %V32.i.i27.i.i178489.case.12, i5 13, void %V32.i.i27.i.i178489.case.13, i5 14, void %V32.i.i27.i.i178489.case.14, i5 15, void %V32.i.i27.i.i178489.case.15, i5 16, void %V32.i.i27.i.i178489.case.16, i5 17, void %V32.i.i27.i.i178489.case.17, i5 18, void %V32.i.i27.i.i178489.case.18, i5 19, void %V32.i.i27.i.i178489.case.19, i5 20, void %V32.i.i27.i.i178489.case.20, i5 21, void %V32.i.i27.i.i178489.case.21, i5 22, void %V32.i.i27.i.i178489.case.22, i5 23, void %V32.i.i27.i.i178489.case.23, i5 24, void %V32.i.i27.i.i178489.case.24, i5 25, void %V32.i.i27.i.i178489.case.25, i5 26, void %V32.i.i27.i.i178489.case.26, i5 27, void %V32.i.i27.i.i178489.case.27, i5 28, void %V32.i.i27.i.i178489.case.28, i5 29, void %V32.i.i27.i.i178489.case.29, i5 30, void %V32.i.i27.i.i178489.case.30" [top.cpp:219]   --->   Operation 522 'switch' 'switch_ln219' <Predicate = true> <Delay = 0.87>
ST_43 : Operation 523 [1/1] (0.00ns)   --->   "%tmp_17 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln219, i32 23" [top.cpp:219]   --->   Operation 523 'bitselect' 'tmp_17' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 524 [1/1] (0.00ns) (grouped into LUT with out node and_ln219)   --->   "%xor_ln219 = xor i1 %tmp_16, i1 1" [top.cpp:219]   --->   Operation 524 'xor' 'xor_ln219' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 525 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln219 = and i1 %tmp_17, i1 %xor_ln219" [top.cpp:219]   --->   Operation 525 'and' 'and_ln219' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 526 [1/1] (0.00ns) (grouped into LUT with out node and_ln219_1)   --->   "%xor_ln219_1 = xor i1 %tmp_17, i1 1" [top.cpp:219]   --->   Operation 526 'xor' 'xor_ln219_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 527 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln219_1 = and i1 %tmp_16, i1 %xor_ln219_1" [top.cpp:219]   --->   Operation 527 'and' 'and_ln219_1' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 528 [1/1] (0.33ns)   --->   "%xor_ln219_2 = xor i1 %tmp_16, i1 %tmp_17" [top.cpp:219]   --->   Operation 528 'xor' 'xor_ln219_2' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 529 [1/1] (0.00ns)   --->   "%br_ln219 = br i1 %xor_ln219_2, void %for.inc36, void %if.end.i.i.i230" [top.cpp:219]   --->   Operation 529 'br' 'br_ln219' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 530 [1/1] (0.00ns)   --->   "%br_ln219 = br i1 %and_ln219, void %if.else.i.i.i239, void %if.then2.i.i.i238" [top.cpp:219]   --->   Operation 530 'br' 'br_ln219' <Predicate = (xor_ln219_2)> <Delay = 0.00>
ST_43 : Operation 531 [1/1] (0.00ns)   --->   "%br_ln219 = br i1 %and_ln219_1, void %if.end15.i.i.i246, void %if.then9.i.i.i245" [top.cpp:219]   --->   Operation 531 'br' 'br_ln219' <Predicate = (xor_ln219_2 & !and_ln219)> <Delay = 0.00>
ST_43 : Operation 532 [1/1] (0.87ns)   --->   "%switch_ln219 = switch i5 %trunc_ln215, void %V32.i.i27.i.i178489.case.31105, i5 0, void %V32.i.i27.i.i178489.case.074, i5 1, void %V32.i.i27.i.i178489.case.175, i5 2, void %V32.i.i27.i.i178489.case.276, i5 3, void %V32.i.i27.i.i178489.case.377, i5 4, void %V32.i.i27.i.i178489.case.478, i5 5, void %V32.i.i27.i.i178489.case.579, i5 6, void %V32.i.i27.i.i178489.case.680, i5 7, void %V32.i.i27.i.i178489.case.781, i5 8, void %V32.i.i27.i.i178489.case.882, i5 9, void %V32.i.i27.i.i178489.case.983, i5 10, void %V32.i.i27.i.i178489.case.1084, i5 11, void %V32.i.i27.i.i178489.case.1185, i5 12, void %V32.i.i27.i.i178489.case.1286, i5 13, void %V32.i.i27.i.i178489.case.1387, i5 14, void %V32.i.i27.i.i178489.case.1488, i5 15, void %V32.i.i27.i.i178489.case.1589, i5 16, void %V32.i.i27.i.i178489.case.1690, i5 17, void %V32.i.i27.i.i178489.case.1791, i5 18, void %V32.i.i27.i.i178489.case.1892, i5 19, void %V32.i.i27.i.i178489.case.1993, i5 20, void %V32.i.i27.i.i178489.case.2094, i5 21, void %V32.i.i27.i.i178489.case.2195, i5 22, void %V32.i.i27.i.i178489.case.2296, i5 23, void %V32.i.i27.i.i178489.case.2397, i5 24, void %V32.i.i27.i.i178489.case.2498, i5 25, void %V32.i.i27.i.i178489.case.2599, i5 26, void %V32.i.i27.i.i178489.case.26100, i5 27, void %V32.i.i27.i.i178489.case.27101, i5 28, void %V32.i.i27.i.i178489.case.28102, i5 29, void %V32.i.i27.i.i178489.case.29103, i5 30, void %V32.i.i27.i.i178489.case.30104" [top.cpp:219]   --->   Operation 532 'switch' 'switch_ln219' <Predicate = (xor_ln219_2 & !and_ln219 & and_ln219_1)> <Delay = 0.87>
ST_43 : Operation 533 [1/1] (0.00ns)   --->   "%br_ln219 = br void %for.inc36" [top.cpp:219]   --->   Operation 533 'br' 'br_ln219' <Predicate = (xor_ln219_2 & !and_ln219)> <Delay = 0.00>
ST_43 : Operation 534 [1/1] (0.87ns)   --->   "%switch_ln219 = switch i5 %trunc_ln215, void %V32.i.i27.i.i178489.case.31138, i5 0, void %V32.i.i27.i.i178489.case.0107, i5 1, void %V32.i.i27.i.i178489.case.1108, i5 2, void %V32.i.i27.i.i178489.case.2109, i5 3, void %V32.i.i27.i.i178489.case.3110, i5 4, void %V32.i.i27.i.i178489.case.4111, i5 5, void %V32.i.i27.i.i178489.case.5112, i5 6, void %V32.i.i27.i.i178489.case.6113, i5 7, void %V32.i.i27.i.i178489.case.7114, i5 8, void %V32.i.i27.i.i178489.case.8115, i5 9, void %V32.i.i27.i.i178489.case.9116, i5 10, void %V32.i.i27.i.i178489.case.10117, i5 11, void %V32.i.i27.i.i178489.case.11118, i5 12, void %V32.i.i27.i.i178489.case.12119, i5 13, void %V32.i.i27.i.i178489.case.13120, i5 14, void %V32.i.i27.i.i178489.case.14121, i5 15, void %V32.i.i27.i.i178489.case.15122, i5 16, void %V32.i.i27.i.i178489.case.16123, i5 17, void %V32.i.i27.i.i178489.case.17124, i5 18, void %V32.i.i27.i.i178489.case.18125, i5 19, void %V32.i.i27.i.i178489.case.19126, i5 20, void %V32.i.i27.i.i178489.case.20127, i5 21, void %V32.i.i27.i.i178489.case.21128, i5 22, void %V32.i.i27.i.i178489.case.22129, i5 23, void %V32.i.i27.i.i178489.case.23130, i5 24, void %V32.i.i27.i.i178489.case.24131, i5 25, void %V32.i.i27.i.i178489.case.25132, i5 26, void %V32.i.i27.i.i178489.case.26133, i5 27, void %V32.i.i27.i.i178489.case.27134, i5 28, void %V32.i.i27.i.i178489.case.28135, i5 29, void %V32.i.i27.i.i178489.case.29136, i5 30, void %V32.i.i27.i.i178489.case.30137" [top.cpp:219]   --->   Operation 534 'switch' 'switch_ln219' <Predicate = (xor_ln219_2 & and_ln219)> <Delay = 0.87>

State 44 <SV = 43> <Delay = 0.79>
ST_44 : Operation 535 [1/1] (0.00ns)   --->   "%br_ln219 = br void %if.end.i.i208" [top.cpp:219]   --->   Operation 535 'br' 'br_ln219' <Predicate = (icmp_ln219)> <Delay = 0.00>
ST_44 : Operation 536 [1/1] ( I:0.79ns O:0.79ns )   --->   "%store_ln219 = store i24 %add_ln219, i1 %col_sums_30_addr" [top.cpp:219]   --->   Operation 536 'store' 'store_ln219' <Predicate = (trunc_ln215 == 30)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_44 : Operation 537 [1/1] ( I:0.79ns O:0.79ns )   --->   "%store_ln219 = store i24 %add_ln219, i1 %col_sums_29_addr" [top.cpp:219]   --->   Operation 537 'store' 'store_ln219' <Predicate = (trunc_ln215 == 29)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_44 : Operation 538 [1/1] ( I:0.79ns O:0.79ns )   --->   "%store_ln219 = store i24 %add_ln219, i1 %col_sums_28_addr" [top.cpp:219]   --->   Operation 538 'store' 'store_ln219' <Predicate = (trunc_ln215 == 28)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_44 : Operation 539 [1/1] ( I:0.79ns O:0.79ns )   --->   "%store_ln219 = store i24 %add_ln219, i1 %col_sums_27_addr" [top.cpp:219]   --->   Operation 539 'store' 'store_ln219' <Predicate = (trunc_ln215 == 27)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_44 : Operation 540 [1/1] ( I:0.79ns O:0.79ns )   --->   "%store_ln219 = store i24 %add_ln219, i1 %col_sums_26_addr" [top.cpp:219]   --->   Operation 540 'store' 'store_ln219' <Predicate = (trunc_ln215 == 26)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_44 : Operation 541 [1/1] ( I:0.79ns O:0.79ns )   --->   "%store_ln219 = store i24 %add_ln219, i1 %col_sums_25_addr" [top.cpp:219]   --->   Operation 541 'store' 'store_ln219' <Predicate = (trunc_ln215 == 25)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_44 : Operation 542 [1/1] ( I:0.79ns O:0.79ns )   --->   "%store_ln219 = store i24 %add_ln219, i1 %col_sums_24_addr" [top.cpp:219]   --->   Operation 542 'store' 'store_ln219' <Predicate = (trunc_ln215 == 24)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_44 : Operation 543 [1/1] ( I:0.79ns O:0.79ns )   --->   "%store_ln219 = store i24 %add_ln219, i1 %col_sums_23_addr" [top.cpp:219]   --->   Operation 543 'store' 'store_ln219' <Predicate = (trunc_ln215 == 23)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_44 : Operation 544 [1/1] ( I:0.79ns O:0.79ns )   --->   "%store_ln219 = store i24 %add_ln219, i1 %col_sums_22_addr" [top.cpp:219]   --->   Operation 544 'store' 'store_ln219' <Predicate = (trunc_ln215 == 22)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_44 : Operation 545 [1/1] ( I:0.79ns O:0.79ns )   --->   "%store_ln219 = store i24 %add_ln219, i1 %col_sums_21_addr" [top.cpp:219]   --->   Operation 545 'store' 'store_ln219' <Predicate = (trunc_ln215 == 21)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_44 : Operation 546 [1/1] ( I:0.79ns O:0.79ns )   --->   "%store_ln219 = store i24 %add_ln219, i1 %col_sums_20_addr" [top.cpp:219]   --->   Operation 546 'store' 'store_ln219' <Predicate = (trunc_ln215 == 20)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_44 : Operation 547 [1/1] ( I:0.79ns O:0.79ns )   --->   "%store_ln219 = store i24 %add_ln219, i1 %col_sums_19_addr" [top.cpp:219]   --->   Operation 547 'store' 'store_ln219' <Predicate = (trunc_ln215 == 19)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_44 : Operation 548 [1/1] ( I:0.79ns O:0.79ns )   --->   "%store_ln219 = store i24 %add_ln219, i1 %col_sums_18_addr" [top.cpp:219]   --->   Operation 548 'store' 'store_ln219' <Predicate = (trunc_ln215 == 18)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_44 : Operation 549 [1/1] ( I:0.79ns O:0.79ns )   --->   "%store_ln219 = store i24 %add_ln219, i1 %col_sums_17_addr" [top.cpp:219]   --->   Operation 549 'store' 'store_ln219' <Predicate = (trunc_ln215 == 17)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_44 : Operation 550 [1/1] ( I:0.79ns O:0.79ns )   --->   "%store_ln219 = store i24 %add_ln219, i1 %col_sums_16_addr" [top.cpp:219]   --->   Operation 550 'store' 'store_ln219' <Predicate = (trunc_ln215 == 16)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_44 : Operation 551 [1/1] ( I:0.79ns O:0.79ns )   --->   "%store_ln219 = store i24 %add_ln219, i1 %col_sums_15_addr" [top.cpp:219]   --->   Operation 551 'store' 'store_ln219' <Predicate = (trunc_ln215 == 15)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_44 : Operation 552 [1/1] ( I:0.79ns O:0.79ns )   --->   "%store_ln219 = store i24 %add_ln219, i1 %col_sums_14_addr" [top.cpp:219]   --->   Operation 552 'store' 'store_ln219' <Predicate = (trunc_ln215 == 14)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_44 : Operation 553 [1/1] ( I:0.79ns O:0.79ns )   --->   "%store_ln219 = store i24 %add_ln219, i1 %col_sums_13_addr" [top.cpp:219]   --->   Operation 553 'store' 'store_ln219' <Predicate = (trunc_ln215 == 13)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_44 : Operation 554 [1/1] ( I:0.79ns O:0.79ns )   --->   "%store_ln219 = store i24 %add_ln219, i1 %col_sums_12_addr" [top.cpp:219]   --->   Operation 554 'store' 'store_ln219' <Predicate = (trunc_ln215 == 12)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_44 : Operation 555 [1/1] ( I:0.79ns O:0.79ns )   --->   "%store_ln219 = store i24 %add_ln219, i1 %col_sums_11_addr" [top.cpp:219]   --->   Operation 555 'store' 'store_ln219' <Predicate = (trunc_ln215 == 11)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_44 : Operation 556 [1/1] ( I:0.79ns O:0.79ns )   --->   "%store_ln219 = store i24 %add_ln219, i1 %col_sums_10_addr" [top.cpp:219]   --->   Operation 556 'store' 'store_ln219' <Predicate = (trunc_ln215 == 10)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_44 : Operation 557 [1/1] ( I:0.79ns O:0.79ns )   --->   "%store_ln219 = store i24 %add_ln219, i1 %col_sums_9_addr" [top.cpp:219]   --->   Operation 557 'store' 'store_ln219' <Predicate = (trunc_ln215 == 9)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_44 : Operation 558 [1/1] ( I:0.79ns O:0.79ns )   --->   "%store_ln219 = store i24 %add_ln219, i1 %col_sums_8_addr" [top.cpp:219]   --->   Operation 558 'store' 'store_ln219' <Predicate = (trunc_ln215 == 8)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_44 : Operation 559 [1/1] ( I:0.79ns O:0.79ns )   --->   "%store_ln219 = store i24 %add_ln219, i1 %col_sums_7_addr" [top.cpp:219]   --->   Operation 559 'store' 'store_ln219' <Predicate = (trunc_ln215 == 7)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_44 : Operation 560 [1/1] ( I:0.79ns O:0.79ns )   --->   "%store_ln219 = store i24 %add_ln219, i1 %col_sums_6_addr" [top.cpp:219]   --->   Operation 560 'store' 'store_ln219' <Predicate = (trunc_ln215 == 6)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_44 : Operation 561 [1/1] ( I:0.79ns O:0.79ns )   --->   "%store_ln219 = store i24 %add_ln219, i1 %col_sums_5_addr" [top.cpp:219]   --->   Operation 561 'store' 'store_ln219' <Predicate = (trunc_ln215 == 5)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_44 : Operation 562 [1/1] ( I:0.79ns O:0.79ns )   --->   "%store_ln219 = store i24 %add_ln219, i1 %col_sums_4_addr" [top.cpp:219]   --->   Operation 562 'store' 'store_ln219' <Predicate = (trunc_ln215 == 4)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_44 : Operation 563 [1/1] ( I:0.79ns O:0.79ns )   --->   "%store_ln219 = store i24 %add_ln219, i1 %col_sums_3_addr" [top.cpp:219]   --->   Operation 563 'store' 'store_ln219' <Predicate = (trunc_ln215 == 3)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_44 : Operation 564 [1/1] ( I:0.79ns O:0.79ns )   --->   "%store_ln219 = store i24 %add_ln219, i1 %col_sums_2_addr" [top.cpp:219]   --->   Operation 564 'store' 'store_ln219' <Predicate = (trunc_ln215 == 2)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_44 : Operation 565 [1/1] ( I:0.79ns O:0.79ns )   --->   "%store_ln219 = store i24 %add_ln219, i1 %col_sums_1_addr" [top.cpp:219]   --->   Operation 565 'store' 'store_ln219' <Predicate = (trunc_ln215 == 1)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_44 : Operation 566 [1/1] ( I:0.79ns O:0.79ns )   --->   "%store_ln219 = store i24 %add_ln219, i1 %col_sums_addr" [top.cpp:219]   --->   Operation 566 'store' 'store_ln219' <Predicate = (trunc_ln215 == 0)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_44 : Operation 567 [1/1] ( I:0.79ns O:0.79ns )   --->   "%store_ln219 = store i24 %add_ln219, i1 %col_sums_31_addr" [top.cpp:219]   --->   Operation 567 'store' 'store_ln219' <Predicate = (trunc_ln215 == 31)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_44 : Operation 698 [1/1] (0.48ns)   --->   "%ret_ln0 = ret"   --->   Operation 698 'ret' 'ret_ln0' <Predicate = (icmp_ln215)> <Delay = 0.48>

State 45 <SV = 44> <Delay = 0.00>
ST_45 : Operation 568 [1/1] (0.00ns)   --->   "%br_ln219 = br void %V32.i.i27.i.i178489.exit73" [top.cpp:219]   --->   Operation 568 'br' 'br_ln219' <Predicate = (trunc_ln215 == 30 & xor_ln219_2 & !and_ln219 & and_ln219_1)> <Delay = 0.00>
ST_45 : Operation 569 [1/1] (0.00ns)   --->   "%br_ln219 = br void %V32.i.i27.i.i178489.exit73" [top.cpp:219]   --->   Operation 569 'br' 'br_ln219' <Predicate = (trunc_ln215 == 29 & xor_ln219_2 & !and_ln219 & and_ln219_1)> <Delay = 0.00>
ST_45 : Operation 570 [1/1] (0.00ns)   --->   "%br_ln219 = br void %V32.i.i27.i.i178489.exit73" [top.cpp:219]   --->   Operation 570 'br' 'br_ln219' <Predicate = (trunc_ln215 == 28 & xor_ln219_2 & !and_ln219 & and_ln219_1)> <Delay = 0.00>
ST_45 : Operation 571 [1/1] (0.00ns)   --->   "%br_ln219 = br void %V32.i.i27.i.i178489.exit73" [top.cpp:219]   --->   Operation 571 'br' 'br_ln219' <Predicate = (trunc_ln215 == 27 & xor_ln219_2 & !and_ln219 & and_ln219_1)> <Delay = 0.00>
ST_45 : Operation 572 [1/1] (0.00ns)   --->   "%br_ln219 = br void %V32.i.i27.i.i178489.exit73" [top.cpp:219]   --->   Operation 572 'br' 'br_ln219' <Predicate = (trunc_ln215 == 26 & xor_ln219_2 & !and_ln219 & and_ln219_1)> <Delay = 0.00>
ST_45 : Operation 573 [1/1] (0.00ns)   --->   "%br_ln219 = br void %V32.i.i27.i.i178489.exit73" [top.cpp:219]   --->   Operation 573 'br' 'br_ln219' <Predicate = (trunc_ln215 == 25 & xor_ln219_2 & !and_ln219 & and_ln219_1)> <Delay = 0.00>
ST_45 : Operation 574 [1/1] (0.00ns)   --->   "%br_ln219 = br void %V32.i.i27.i.i178489.exit73" [top.cpp:219]   --->   Operation 574 'br' 'br_ln219' <Predicate = (trunc_ln215 == 24 & xor_ln219_2 & !and_ln219 & and_ln219_1)> <Delay = 0.00>
ST_45 : Operation 575 [1/1] (0.00ns)   --->   "%br_ln219 = br void %V32.i.i27.i.i178489.exit73" [top.cpp:219]   --->   Operation 575 'br' 'br_ln219' <Predicate = (trunc_ln215 == 23 & xor_ln219_2 & !and_ln219 & and_ln219_1)> <Delay = 0.00>
ST_45 : Operation 576 [1/1] (0.00ns)   --->   "%br_ln219 = br void %V32.i.i27.i.i178489.exit73" [top.cpp:219]   --->   Operation 576 'br' 'br_ln219' <Predicate = (trunc_ln215 == 22 & xor_ln219_2 & !and_ln219 & and_ln219_1)> <Delay = 0.00>
ST_45 : Operation 577 [1/1] (0.00ns)   --->   "%br_ln219 = br void %V32.i.i27.i.i178489.exit73" [top.cpp:219]   --->   Operation 577 'br' 'br_ln219' <Predicate = (trunc_ln215 == 21 & xor_ln219_2 & !and_ln219 & and_ln219_1)> <Delay = 0.00>
ST_45 : Operation 578 [1/1] (0.00ns)   --->   "%br_ln219 = br void %V32.i.i27.i.i178489.exit73" [top.cpp:219]   --->   Operation 578 'br' 'br_ln219' <Predicate = (trunc_ln215 == 20 & xor_ln219_2 & !and_ln219 & and_ln219_1)> <Delay = 0.00>
ST_45 : Operation 579 [1/1] (0.00ns)   --->   "%br_ln219 = br void %V32.i.i27.i.i178489.exit73" [top.cpp:219]   --->   Operation 579 'br' 'br_ln219' <Predicate = (trunc_ln215 == 19 & xor_ln219_2 & !and_ln219 & and_ln219_1)> <Delay = 0.00>
ST_45 : Operation 580 [1/1] (0.00ns)   --->   "%br_ln219 = br void %V32.i.i27.i.i178489.exit73" [top.cpp:219]   --->   Operation 580 'br' 'br_ln219' <Predicate = (trunc_ln215 == 18 & xor_ln219_2 & !and_ln219 & and_ln219_1)> <Delay = 0.00>
ST_45 : Operation 581 [1/1] (0.00ns)   --->   "%br_ln219 = br void %V32.i.i27.i.i178489.exit73" [top.cpp:219]   --->   Operation 581 'br' 'br_ln219' <Predicate = (trunc_ln215 == 17 & xor_ln219_2 & !and_ln219 & and_ln219_1)> <Delay = 0.00>
ST_45 : Operation 582 [1/1] (0.00ns)   --->   "%br_ln219 = br void %V32.i.i27.i.i178489.exit73" [top.cpp:219]   --->   Operation 582 'br' 'br_ln219' <Predicate = (trunc_ln215 == 16 & xor_ln219_2 & !and_ln219 & and_ln219_1)> <Delay = 0.00>
ST_45 : Operation 583 [1/1] (0.00ns)   --->   "%br_ln219 = br void %V32.i.i27.i.i178489.exit73" [top.cpp:219]   --->   Operation 583 'br' 'br_ln219' <Predicate = (trunc_ln215 == 15 & xor_ln219_2 & !and_ln219 & and_ln219_1)> <Delay = 0.00>
ST_45 : Operation 584 [1/1] (0.00ns)   --->   "%br_ln219 = br void %V32.i.i27.i.i178489.exit73" [top.cpp:219]   --->   Operation 584 'br' 'br_ln219' <Predicate = (trunc_ln215 == 14 & xor_ln219_2 & !and_ln219 & and_ln219_1)> <Delay = 0.00>
ST_45 : Operation 585 [1/1] (0.00ns)   --->   "%br_ln219 = br void %V32.i.i27.i.i178489.exit73" [top.cpp:219]   --->   Operation 585 'br' 'br_ln219' <Predicate = (trunc_ln215 == 13 & xor_ln219_2 & !and_ln219 & and_ln219_1)> <Delay = 0.00>
ST_45 : Operation 586 [1/1] (0.00ns)   --->   "%br_ln219 = br void %V32.i.i27.i.i178489.exit73" [top.cpp:219]   --->   Operation 586 'br' 'br_ln219' <Predicate = (trunc_ln215 == 12 & xor_ln219_2 & !and_ln219 & and_ln219_1)> <Delay = 0.00>
ST_45 : Operation 587 [1/1] (0.00ns)   --->   "%br_ln219 = br void %V32.i.i27.i.i178489.exit73" [top.cpp:219]   --->   Operation 587 'br' 'br_ln219' <Predicate = (trunc_ln215 == 11 & xor_ln219_2 & !and_ln219 & and_ln219_1)> <Delay = 0.00>
ST_45 : Operation 588 [1/1] (0.00ns)   --->   "%br_ln219 = br void %V32.i.i27.i.i178489.exit73" [top.cpp:219]   --->   Operation 588 'br' 'br_ln219' <Predicate = (trunc_ln215 == 10 & xor_ln219_2 & !and_ln219 & and_ln219_1)> <Delay = 0.00>
ST_45 : Operation 589 [1/1] (0.00ns)   --->   "%br_ln219 = br void %V32.i.i27.i.i178489.exit73" [top.cpp:219]   --->   Operation 589 'br' 'br_ln219' <Predicate = (trunc_ln215 == 9 & xor_ln219_2 & !and_ln219 & and_ln219_1)> <Delay = 0.00>
ST_45 : Operation 590 [1/1] (0.00ns)   --->   "%br_ln219 = br void %V32.i.i27.i.i178489.exit73" [top.cpp:219]   --->   Operation 590 'br' 'br_ln219' <Predicate = (trunc_ln215 == 8 & xor_ln219_2 & !and_ln219 & and_ln219_1)> <Delay = 0.00>
ST_45 : Operation 591 [1/1] (0.00ns)   --->   "%br_ln219 = br void %V32.i.i27.i.i178489.exit73" [top.cpp:219]   --->   Operation 591 'br' 'br_ln219' <Predicate = (trunc_ln215 == 7 & xor_ln219_2 & !and_ln219 & and_ln219_1)> <Delay = 0.00>
ST_45 : Operation 592 [1/1] (0.00ns)   --->   "%br_ln219 = br void %V32.i.i27.i.i178489.exit73" [top.cpp:219]   --->   Operation 592 'br' 'br_ln219' <Predicate = (trunc_ln215 == 6 & xor_ln219_2 & !and_ln219 & and_ln219_1)> <Delay = 0.00>
ST_45 : Operation 593 [1/1] (0.00ns)   --->   "%br_ln219 = br void %V32.i.i27.i.i178489.exit73" [top.cpp:219]   --->   Operation 593 'br' 'br_ln219' <Predicate = (trunc_ln215 == 5 & xor_ln219_2 & !and_ln219 & and_ln219_1)> <Delay = 0.00>
ST_45 : Operation 594 [1/1] (0.00ns)   --->   "%br_ln219 = br void %V32.i.i27.i.i178489.exit73" [top.cpp:219]   --->   Operation 594 'br' 'br_ln219' <Predicate = (trunc_ln215 == 4 & xor_ln219_2 & !and_ln219 & and_ln219_1)> <Delay = 0.00>
ST_45 : Operation 595 [1/1] (0.00ns)   --->   "%br_ln219 = br void %V32.i.i27.i.i178489.exit73" [top.cpp:219]   --->   Operation 595 'br' 'br_ln219' <Predicate = (trunc_ln215 == 3 & xor_ln219_2 & !and_ln219 & and_ln219_1)> <Delay = 0.00>
ST_45 : Operation 596 [1/1] (0.00ns)   --->   "%br_ln219 = br void %V32.i.i27.i.i178489.exit73" [top.cpp:219]   --->   Operation 596 'br' 'br_ln219' <Predicate = (trunc_ln215 == 2 & xor_ln219_2 & !and_ln219 & and_ln219_1)> <Delay = 0.00>
ST_45 : Operation 597 [1/1] (0.00ns)   --->   "%br_ln219 = br void %V32.i.i27.i.i178489.exit73" [top.cpp:219]   --->   Operation 597 'br' 'br_ln219' <Predicate = (trunc_ln215 == 1 & xor_ln219_2 & !and_ln219 & and_ln219_1)> <Delay = 0.00>
ST_45 : Operation 598 [1/1] (0.00ns)   --->   "%br_ln219 = br void %V32.i.i27.i.i178489.exit73" [top.cpp:219]   --->   Operation 598 'br' 'br_ln219' <Predicate = (trunc_ln215 == 0 & xor_ln219_2 & !and_ln219 & and_ln219_1)> <Delay = 0.00>
ST_45 : Operation 599 [1/1] (0.00ns)   --->   "%br_ln219 = br void %V32.i.i27.i.i178489.exit73" [top.cpp:219]   --->   Operation 599 'br' 'br_ln219' <Predicate = (trunc_ln215 == 31 & xor_ln219_2 & !and_ln219 & and_ln219_1)> <Delay = 0.00>
ST_45 : Operation 600 [1/1] (0.00ns)   --->   "%br_ln219 = br void %V32.i.i27.i.i178489.exit106" [top.cpp:219]   --->   Operation 600 'br' 'br_ln219' <Predicate = (trunc_ln215 == 30 & xor_ln219_2 & and_ln219)> <Delay = 0.00>
ST_45 : Operation 601 [1/1] (0.00ns)   --->   "%br_ln219 = br void %V32.i.i27.i.i178489.exit106" [top.cpp:219]   --->   Operation 601 'br' 'br_ln219' <Predicate = (trunc_ln215 == 29 & xor_ln219_2 & and_ln219)> <Delay = 0.00>
ST_45 : Operation 602 [1/1] (0.00ns)   --->   "%br_ln219 = br void %V32.i.i27.i.i178489.exit106" [top.cpp:219]   --->   Operation 602 'br' 'br_ln219' <Predicate = (trunc_ln215 == 28 & xor_ln219_2 & and_ln219)> <Delay = 0.00>
ST_45 : Operation 603 [1/1] (0.00ns)   --->   "%br_ln219 = br void %V32.i.i27.i.i178489.exit106" [top.cpp:219]   --->   Operation 603 'br' 'br_ln219' <Predicate = (trunc_ln215 == 27 & xor_ln219_2 & and_ln219)> <Delay = 0.00>
ST_45 : Operation 604 [1/1] (0.00ns)   --->   "%br_ln219 = br void %V32.i.i27.i.i178489.exit106" [top.cpp:219]   --->   Operation 604 'br' 'br_ln219' <Predicate = (trunc_ln215 == 26 & xor_ln219_2 & and_ln219)> <Delay = 0.00>
ST_45 : Operation 605 [1/1] (0.00ns)   --->   "%br_ln219 = br void %V32.i.i27.i.i178489.exit106" [top.cpp:219]   --->   Operation 605 'br' 'br_ln219' <Predicate = (trunc_ln215 == 25 & xor_ln219_2 & and_ln219)> <Delay = 0.00>
ST_45 : Operation 606 [1/1] (0.00ns)   --->   "%br_ln219 = br void %V32.i.i27.i.i178489.exit106" [top.cpp:219]   --->   Operation 606 'br' 'br_ln219' <Predicate = (trunc_ln215 == 24 & xor_ln219_2 & and_ln219)> <Delay = 0.00>
ST_45 : Operation 607 [1/1] (0.00ns)   --->   "%br_ln219 = br void %V32.i.i27.i.i178489.exit106" [top.cpp:219]   --->   Operation 607 'br' 'br_ln219' <Predicate = (trunc_ln215 == 23 & xor_ln219_2 & and_ln219)> <Delay = 0.00>
ST_45 : Operation 608 [1/1] (0.00ns)   --->   "%br_ln219 = br void %V32.i.i27.i.i178489.exit106" [top.cpp:219]   --->   Operation 608 'br' 'br_ln219' <Predicate = (trunc_ln215 == 22 & xor_ln219_2 & and_ln219)> <Delay = 0.00>
ST_45 : Operation 609 [1/1] (0.00ns)   --->   "%br_ln219 = br void %V32.i.i27.i.i178489.exit106" [top.cpp:219]   --->   Operation 609 'br' 'br_ln219' <Predicate = (trunc_ln215 == 21 & xor_ln219_2 & and_ln219)> <Delay = 0.00>
ST_45 : Operation 610 [1/1] (0.00ns)   --->   "%br_ln219 = br void %V32.i.i27.i.i178489.exit106" [top.cpp:219]   --->   Operation 610 'br' 'br_ln219' <Predicate = (trunc_ln215 == 20 & xor_ln219_2 & and_ln219)> <Delay = 0.00>
ST_45 : Operation 611 [1/1] (0.00ns)   --->   "%br_ln219 = br void %V32.i.i27.i.i178489.exit106" [top.cpp:219]   --->   Operation 611 'br' 'br_ln219' <Predicate = (trunc_ln215 == 19 & xor_ln219_2 & and_ln219)> <Delay = 0.00>
ST_45 : Operation 612 [1/1] (0.00ns)   --->   "%br_ln219 = br void %V32.i.i27.i.i178489.exit106" [top.cpp:219]   --->   Operation 612 'br' 'br_ln219' <Predicate = (trunc_ln215 == 18 & xor_ln219_2 & and_ln219)> <Delay = 0.00>
ST_45 : Operation 613 [1/1] (0.00ns)   --->   "%br_ln219 = br void %V32.i.i27.i.i178489.exit106" [top.cpp:219]   --->   Operation 613 'br' 'br_ln219' <Predicate = (trunc_ln215 == 17 & xor_ln219_2 & and_ln219)> <Delay = 0.00>
ST_45 : Operation 614 [1/1] (0.00ns)   --->   "%br_ln219 = br void %V32.i.i27.i.i178489.exit106" [top.cpp:219]   --->   Operation 614 'br' 'br_ln219' <Predicate = (trunc_ln215 == 16 & xor_ln219_2 & and_ln219)> <Delay = 0.00>
ST_45 : Operation 615 [1/1] (0.00ns)   --->   "%br_ln219 = br void %V32.i.i27.i.i178489.exit106" [top.cpp:219]   --->   Operation 615 'br' 'br_ln219' <Predicate = (trunc_ln215 == 15 & xor_ln219_2 & and_ln219)> <Delay = 0.00>
ST_45 : Operation 616 [1/1] (0.00ns)   --->   "%br_ln219 = br void %V32.i.i27.i.i178489.exit106" [top.cpp:219]   --->   Operation 616 'br' 'br_ln219' <Predicate = (trunc_ln215 == 14 & xor_ln219_2 & and_ln219)> <Delay = 0.00>
ST_45 : Operation 617 [1/1] (0.00ns)   --->   "%br_ln219 = br void %V32.i.i27.i.i178489.exit106" [top.cpp:219]   --->   Operation 617 'br' 'br_ln219' <Predicate = (trunc_ln215 == 13 & xor_ln219_2 & and_ln219)> <Delay = 0.00>
ST_45 : Operation 618 [1/1] (0.00ns)   --->   "%br_ln219 = br void %V32.i.i27.i.i178489.exit106" [top.cpp:219]   --->   Operation 618 'br' 'br_ln219' <Predicate = (trunc_ln215 == 12 & xor_ln219_2 & and_ln219)> <Delay = 0.00>
ST_45 : Operation 619 [1/1] (0.00ns)   --->   "%br_ln219 = br void %V32.i.i27.i.i178489.exit106" [top.cpp:219]   --->   Operation 619 'br' 'br_ln219' <Predicate = (trunc_ln215 == 11 & xor_ln219_2 & and_ln219)> <Delay = 0.00>
ST_45 : Operation 620 [1/1] (0.00ns)   --->   "%br_ln219 = br void %V32.i.i27.i.i178489.exit106" [top.cpp:219]   --->   Operation 620 'br' 'br_ln219' <Predicate = (trunc_ln215 == 10 & xor_ln219_2 & and_ln219)> <Delay = 0.00>
ST_45 : Operation 621 [1/1] (0.00ns)   --->   "%br_ln219 = br void %V32.i.i27.i.i178489.exit106" [top.cpp:219]   --->   Operation 621 'br' 'br_ln219' <Predicate = (trunc_ln215 == 9 & xor_ln219_2 & and_ln219)> <Delay = 0.00>
ST_45 : Operation 622 [1/1] (0.00ns)   --->   "%br_ln219 = br void %V32.i.i27.i.i178489.exit106" [top.cpp:219]   --->   Operation 622 'br' 'br_ln219' <Predicate = (trunc_ln215 == 8 & xor_ln219_2 & and_ln219)> <Delay = 0.00>
ST_45 : Operation 623 [1/1] (0.00ns)   --->   "%br_ln219 = br void %V32.i.i27.i.i178489.exit106" [top.cpp:219]   --->   Operation 623 'br' 'br_ln219' <Predicate = (trunc_ln215 == 7 & xor_ln219_2 & and_ln219)> <Delay = 0.00>
ST_45 : Operation 624 [1/1] (0.00ns)   --->   "%br_ln219 = br void %V32.i.i27.i.i178489.exit106" [top.cpp:219]   --->   Operation 624 'br' 'br_ln219' <Predicate = (trunc_ln215 == 6 & xor_ln219_2 & and_ln219)> <Delay = 0.00>
ST_45 : Operation 625 [1/1] (0.00ns)   --->   "%br_ln219 = br void %V32.i.i27.i.i178489.exit106" [top.cpp:219]   --->   Operation 625 'br' 'br_ln219' <Predicate = (trunc_ln215 == 5 & xor_ln219_2 & and_ln219)> <Delay = 0.00>
ST_45 : Operation 626 [1/1] (0.00ns)   --->   "%br_ln219 = br void %V32.i.i27.i.i178489.exit106" [top.cpp:219]   --->   Operation 626 'br' 'br_ln219' <Predicate = (trunc_ln215 == 4 & xor_ln219_2 & and_ln219)> <Delay = 0.00>
ST_45 : Operation 627 [1/1] (0.00ns)   --->   "%br_ln219 = br void %V32.i.i27.i.i178489.exit106" [top.cpp:219]   --->   Operation 627 'br' 'br_ln219' <Predicate = (trunc_ln215 == 3 & xor_ln219_2 & and_ln219)> <Delay = 0.00>
ST_45 : Operation 628 [1/1] (0.00ns)   --->   "%br_ln219 = br void %V32.i.i27.i.i178489.exit106" [top.cpp:219]   --->   Operation 628 'br' 'br_ln219' <Predicate = (trunc_ln215 == 2 & xor_ln219_2 & and_ln219)> <Delay = 0.00>
ST_45 : Operation 629 [1/1] (0.00ns)   --->   "%br_ln219 = br void %V32.i.i27.i.i178489.exit106" [top.cpp:219]   --->   Operation 629 'br' 'br_ln219' <Predicate = (trunc_ln215 == 1 & xor_ln219_2 & and_ln219)> <Delay = 0.00>
ST_45 : Operation 630 [1/1] (0.00ns)   --->   "%br_ln219 = br void %V32.i.i27.i.i178489.exit106" [top.cpp:219]   --->   Operation 630 'br' 'br_ln219' <Predicate = (trunc_ln215 == 0 & xor_ln219_2 & and_ln219)> <Delay = 0.00>
ST_45 : Operation 631 [1/1] (0.00ns)   --->   "%br_ln219 = br void %V32.i.i27.i.i178489.exit106" [top.cpp:219]   --->   Operation 631 'br' 'br_ln219' <Predicate = (trunc_ln215 == 31 & xor_ln219_2 & and_ln219)> <Delay = 0.00>

State 46 <SV = 45> <Delay = 0.79>
ST_46 : Operation 632 [1/1] ( I:0.79ns O:0.79ns )   --->   "%store_ln219 = store i24 8388608, i1 %col_sums_30_addr" [top.cpp:219]   --->   Operation 632 'store' 'store_ln219' <Predicate = (trunc_ln215 == 30 & xor_ln219_2 & !and_ln219 & and_ln219_1)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_46 : Operation 633 [1/1] ( I:0.79ns O:0.79ns )   --->   "%store_ln219 = store i24 8388608, i1 %col_sums_29_addr" [top.cpp:219]   --->   Operation 633 'store' 'store_ln219' <Predicate = (trunc_ln215 == 29 & xor_ln219_2 & !and_ln219 & and_ln219_1)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_46 : Operation 634 [1/1] ( I:0.79ns O:0.79ns )   --->   "%store_ln219 = store i24 8388608, i1 %col_sums_28_addr" [top.cpp:219]   --->   Operation 634 'store' 'store_ln219' <Predicate = (trunc_ln215 == 28 & xor_ln219_2 & !and_ln219 & and_ln219_1)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_46 : Operation 635 [1/1] ( I:0.79ns O:0.79ns )   --->   "%store_ln219 = store i24 8388608, i1 %col_sums_27_addr" [top.cpp:219]   --->   Operation 635 'store' 'store_ln219' <Predicate = (trunc_ln215 == 27 & xor_ln219_2 & !and_ln219 & and_ln219_1)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_46 : Operation 636 [1/1] ( I:0.79ns O:0.79ns )   --->   "%store_ln219 = store i24 8388608, i1 %col_sums_26_addr" [top.cpp:219]   --->   Operation 636 'store' 'store_ln219' <Predicate = (trunc_ln215 == 26 & xor_ln219_2 & !and_ln219 & and_ln219_1)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_46 : Operation 637 [1/1] ( I:0.79ns O:0.79ns )   --->   "%store_ln219 = store i24 8388608, i1 %col_sums_25_addr" [top.cpp:219]   --->   Operation 637 'store' 'store_ln219' <Predicate = (trunc_ln215 == 25 & xor_ln219_2 & !and_ln219 & and_ln219_1)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_46 : Operation 638 [1/1] ( I:0.79ns O:0.79ns )   --->   "%store_ln219 = store i24 8388608, i1 %col_sums_24_addr" [top.cpp:219]   --->   Operation 638 'store' 'store_ln219' <Predicate = (trunc_ln215 == 24 & xor_ln219_2 & !and_ln219 & and_ln219_1)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_46 : Operation 639 [1/1] ( I:0.79ns O:0.79ns )   --->   "%store_ln219 = store i24 8388608, i1 %col_sums_23_addr" [top.cpp:219]   --->   Operation 639 'store' 'store_ln219' <Predicate = (trunc_ln215 == 23 & xor_ln219_2 & !and_ln219 & and_ln219_1)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_46 : Operation 640 [1/1] ( I:0.79ns O:0.79ns )   --->   "%store_ln219 = store i24 8388608, i1 %col_sums_22_addr" [top.cpp:219]   --->   Operation 640 'store' 'store_ln219' <Predicate = (trunc_ln215 == 22 & xor_ln219_2 & !and_ln219 & and_ln219_1)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_46 : Operation 641 [1/1] ( I:0.79ns O:0.79ns )   --->   "%store_ln219 = store i24 8388608, i1 %col_sums_21_addr" [top.cpp:219]   --->   Operation 641 'store' 'store_ln219' <Predicate = (trunc_ln215 == 21 & xor_ln219_2 & !and_ln219 & and_ln219_1)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_46 : Operation 642 [1/1] ( I:0.79ns O:0.79ns )   --->   "%store_ln219 = store i24 8388608, i1 %col_sums_20_addr" [top.cpp:219]   --->   Operation 642 'store' 'store_ln219' <Predicate = (trunc_ln215 == 20 & xor_ln219_2 & !and_ln219 & and_ln219_1)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_46 : Operation 643 [1/1] ( I:0.79ns O:0.79ns )   --->   "%store_ln219 = store i24 8388608, i1 %col_sums_19_addr" [top.cpp:219]   --->   Operation 643 'store' 'store_ln219' <Predicate = (trunc_ln215 == 19 & xor_ln219_2 & !and_ln219 & and_ln219_1)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_46 : Operation 644 [1/1] ( I:0.79ns O:0.79ns )   --->   "%store_ln219 = store i24 8388608, i1 %col_sums_18_addr" [top.cpp:219]   --->   Operation 644 'store' 'store_ln219' <Predicate = (trunc_ln215 == 18 & xor_ln219_2 & !and_ln219 & and_ln219_1)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_46 : Operation 645 [1/1] ( I:0.79ns O:0.79ns )   --->   "%store_ln219 = store i24 8388608, i1 %col_sums_17_addr" [top.cpp:219]   --->   Operation 645 'store' 'store_ln219' <Predicate = (trunc_ln215 == 17 & xor_ln219_2 & !and_ln219 & and_ln219_1)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_46 : Operation 646 [1/1] ( I:0.79ns O:0.79ns )   --->   "%store_ln219 = store i24 8388608, i1 %col_sums_16_addr" [top.cpp:219]   --->   Operation 646 'store' 'store_ln219' <Predicate = (trunc_ln215 == 16 & xor_ln219_2 & !and_ln219 & and_ln219_1)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_46 : Operation 647 [1/1] ( I:0.79ns O:0.79ns )   --->   "%store_ln219 = store i24 8388608, i1 %col_sums_15_addr" [top.cpp:219]   --->   Operation 647 'store' 'store_ln219' <Predicate = (trunc_ln215 == 15 & xor_ln219_2 & !and_ln219 & and_ln219_1)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_46 : Operation 648 [1/1] ( I:0.79ns O:0.79ns )   --->   "%store_ln219 = store i24 8388608, i1 %col_sums_14_addr" [top.cpp:219]   --->   Operation 648 'store' 'store_ln219' <Predicate = (trunc_ln215 == 14 & xor_ln219_2 & !and_ln219 & and_ln219_1)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_46 : Operation 649 [1/1] ( I:0.79ns O:0.79ns )   --->   "%store_ln219 = store i24 8388608, i1 %col_sums_13_addr" [top.cpp:219]   --->   Operation 649 'store' 'store_ln219' <Predicate = (trunc_ln215 == 13 & xor_ln219_2 & !and_ln219 & and_ln219_1)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_46 : Operation 650 [1/1] ( I:0.79ns O:0.79ns )   --->   "%store_ln219 = store i24 8388608, i1 %col_sums_12_addr" [top.cpp:219]   --->   Operation 650 'store' 'store_ln219' <Predicate = (trunc_ln215 == 12 & xor_ln219_2 & !and_ln219 & and_ln219_1)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_46 : Operation 651 [1/1] ( I:0.79ns O:0.79ns )   --->   "%store_ln219 = store i24 8388608, i1 %col_sums_11_addr" [top.cpp:219]   --->   Operation 651 'store' 'store_ln219' <Predicate = (trunc_ln215 == 11 & xor_ln219_2 & !and_ln219 & and_ln219_1)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_46 : Operation 652 [1/1] ( I:0.79ns O:0.79ns )   --->   "%store_ln219 = store i24 8388608, i1 %col_sums_10_addr" [top.cpp:219]   --->   Operation 652 'store' 'store_ln219' <Predicate = (trunc_ln215 == 10 & xor_ln219_2 & !and_ln219 & and_ln219_1)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_46 : Operation 653 [1/1] ( I:0.79ns O:0.79ns )   --->   "%store_ln219 = store i24 8388608, i1 %col_sums_9_addr" [top.cpp:219]   --->   Operation 653 'store' 'store_ln219' <Predicate = (trunc_ln215 == 9 & xor_ln219_2 & !and_ln219 & and_ln219_1)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_46 : Operation 654 [1/1] ( I:0.79ns O:0.79ns )   --->   "%store_ln219 = store i24 8388608, i1 %col_sums_8_addr" [top.cpp:219]   --->   Operation 654 'store' 'store_ln219' <Predicate = (trunc_ln215 == 8 & xor_ln219_2 & !and_ln219 & and_ln219_1)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_46 : Operation 655 [1/1] ( I:0.79ns O:0.79ns )   --->   "%store_ln219 = store i24 8388608, i1 %col_sums_7_addr" [top.cpp:219]   --->   Operation 655 'store' 'store_ln219' <Predicate = (trunc_ln215 == 7 & xor_ln219_2 & !and_ln219 & and_ln219_1)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_46 : Operation 656 [1/1] ( I:0.79ns O:0.79ns )   --->   "%store_ln219 = store i24 8388608, i1 %col_sums_6_addr" [top.cpp:219]   --->   Operation 656 'store' 'store_ln219' <Predicate = (trunc_ln215 == 6 & xor_ln219_2 & !and_ln219 & and_ln219_1)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_46 : Operation 657 [1/1] ( I:0.79ns O:0.79ns )   --->   "%store_ln219 = store i24 8388608, i1 %col_sums_5_addr" [top.cpp:219]   --->   Operation 657 'store' 'store_ln219' <Predicate = (trunc_ln215 == 5 & xor_ln219_2 & !and_ln219 & and_ln219_1)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_46 : Operation 658 [1/1] ( I:0.79ns O:0.79ns )   --->   "%store_ln219 = store i24 8388608, i1 %col_sums_4_addr" [top.cpp:219]   --->   Operation 658 'store' 'store_ln219' <Predicate = (trunc_ln215 == 4 & xor_ln219_2 & !and_ln219 & and_ln219_1)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_46 : Operation 659 [1/1] ( I:0.79ns O:0.79ns )   --->   "%store_ln219 = store i24 8388608, i1 %col_sums_3_addr" [top.cpp:219]   --->   Operation 659 'store' 'store_ln219' <Predicate = (trunc_ln215 == 3 & xor_ln219_2 & !and_ln219 & and_ln219_1)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_46 : Operation 660 [1/1] ( I:0.79ns O:0.79ns )   --->   "%store_ln219 = store i24 8388608, i1 %col_sums_2_addr" [top.cpp:219]   --->   Operation 660 'store' 'store_ln219' <Predicate = (trunc_ln215 == 2 & xor_ln219_2 & !and_ln219 & and_ln219_1)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_46 : Operation 661 [1/1] ( I:0.79ns O:0.79ns )   --->   "%store_ln219 = store i24 8388608, i1 %col_sums_1_addr" [top.cpp:219]   --->   Operation 661 'store' 'store_ln219' <Predicate = (trunc_ln215 == 1 & xor_ln219_2 & !and_ln219 & and_ln219_1)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_46 : Operation 662 [1/1] ( I:0.79ns O:0.79ns )   --->   "%store_ln219 = store i24 8388608, i1 %col_sums_addr" [top.cpp:219]   --->   Operation 662 'store' 'store_ln219' <Predicate = (trunc_ln215 == 0 & xor_ln219_2 & !and_ln219 & and_ln219_1)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_46 : Operation 663 [1/1] ( I:0.79ns O:0.79ns )   --->   "%store_ln219 = store i24 8388608, i1 %col_sums_31_addr" [top.cpp:219]   --->   Operation 663 'store' 'store_ln219' <Predicate = (trunc_ln215 == 31 & xor_ln219_2 & !and_ln219 & and_ln219_1)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_46 : Operation 664 [1/1] (0.00ns)   --->   "%br_ln219 = br void %if.end15.i.i.i246" [top.cpp:219]   --->   Operation 664 'br' 'br_ln219' <Predicate = (xor_ln219_2 & !and_ln219 & and_ln219_1)> <Delay = 0.00>
ST_46 : Operation 665 [1/1] ( I:0.79ns O:0.79ns )   --->   "%store_ln219 = store i24 8388607, i1 %col_sums_30_addr" [top.cpp:219]   --->   Operation 665 'store' 'store_ln219' <Predicate = (trunc_ln215 == 30 & xor_ln219_2 & and_ln219)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_46 : Operation 666 [1/1] ( I:0.79ns O:0.79ns )   --->   "%store_ln219 = store i24 8388607, i1 %col_sums_29_addr" [top.cpp:219]   --->   Operation 666 'store' 'store_ln219' <Predicate = (trunc_ln215 == 29 & xor_ln219_2 & and_ln219)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_46 : Operation 667 [1/1] ( I:0.79ns O:0.79ns )   --->   "%store_ln219 = store i24 8388607, i1 %col_sums_28_addr" [top.cpp:219]   --->   Operation 667 'store' 'store_ln219' <Predicate = (trunc_ln215 == 28 & xor_ln219_2 & and_ln219)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_46 : Operation 668 [1/1] ( I:0.79ns O:0.79ns )   --->   "%store_ln219 = store i24 8388607, i1 %col_sums_27_addr" [top.cpp:219]   --->   Operation 668 'store' 'store_ln219' <Predicate = (trunc_ln215 == 27 & xor_ln219_2 & and_ln219)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_46 : Operation 669 [1/1] ( I:0.79ns O:0.79ns )   --->   "%store_ln219 = store i24 8388607, i1 %col_sums_26_addr" [top.cpp:219]   --->   Operation 669 'store' 'store_ln219' <Predicate = (trunc_ln215 == 26 & xor_ln219_2 & and_ln219)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_46 : Operation 670 [1/1] ( I:0.79ns O:0.79ns )   --->   "%store_ln219 = store i24 8388607, i1 %col_sums_25_addr" [top.cpp:219]   --->   Operation 670 'store' 'store_ln219' <Predicate = (trunc_ln215 == 25 & xor_ln219_2 & and_ln219)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_46 : Operation 671 [1/1] ( I:0.79ns O:0.79ns )   --->   "%store_ln219 = store i24 8388607, i1 %col_sums_24_addr" [top.cpp:219]   --->   Operation 671 'store' 'store_ln219' <Predicate = (trunc_ln215 == 24 & xor_ln219_2 & and_ln219)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_46 : Operation 672 [1/1] ( I:0.79ns O:0.79ns )   --->   "%store_ln219 = store i24 8388607, i1 %col_sums_23_addr" [top.cpp:219]   --->   Operation 672 'store' 'store_ln219' <Predicate = (trunc_ln215 == 23 & xor_ln219_2 & and_ln219)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_46 : Operation 673 [1/1] ( I:0.79ns O:0.79ns )   --->   "%store_ln219 = store i24 8388607, i1 %col_sums_22_addr" [top.cpp:219]   --->   Operation 673 'store' 'store_ln219' <Predicate = (trunc_ln215 == 22 & xor_ln219_2 & and_ln219)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_46 : Operation 674 [1/1] ( I:0.79ns O:0.79ns )   --->   "%store_ln219 = store i24 8388607, i1 %col_sums_21_addr" [top.cpp:219]   --->   Operation 674 'store' 'store_ln219' <Predicate = (trunc_ln215 == 21 & xor_ln219_2 & and_ln219)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_46 : Operation 675 [1/1] ( I:0.79ns O:0.79ns )   --->   "%store_ln219 = store i24 8388607, i1 %col_sums_20_addr" [top.cpp:219]   --->   Operation 675 'store' 'store_ln219' <Predicate = (trunc_ln215 == 20 & xor_ln219_2 & and_ln219)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_46 : Operation 676 [1/1] ( I:0.79ns O:0.79ns )   --->   "%store_ln219 = store i24 8388607, i1 %col_sums_19_addr" [top.cpp:219]   --->   Operation 676 'store' 'store_ln219' <Predicate = (trunc_ln215 == 19 & xor_ln219_2 & and_ln219)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_46 : Operation 677 [1/1] ( I:0.79ns O:0.79ns )   --->   "%store_ln219 = store i24 8388607, i1 %col_sums_18_addr" [top.cpp:219]   --->   Operation 677 'store' 'store_ln219' <Predicate = (trunc_ln215 == 18 & xor_ln219_2 & and_ln219)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_46 : Operation 678 [1/1] ( I:0.79ns O:0.79ns )   --->   "%store_ln219 = store i24 8388607, i1 %col_sums_17_addr" [top.cpp:219]   --->   Operation 678 'store' 'store_ln219' <Predicate = (trunc_ln215 == 17 & xor_ln219_2 & and_ln219)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_46 : Operation 679 [1/1] ( I:0.79ns O:0.79ns )   --->   "%store_ln219 = store i24 8388607, i1 %col_sums_16_addr" [top.cpp:219]   --->   Operation 679 'store' 'store_ln219' <Predicate = (trunc_ln215 == 16 & xor_ln219_2 & and_ln219)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_46 : Operation 680 [1/1] ( I:0.79ns O:0.79ns )   --->   "%store_ln219 = store i24 8388607, i1 %col_sums_15_addr" [top.cpp:219]   --->   Operation 680 'store' 'store_ln219' <Predicate = (trunc_ln215 == 15 & xor_ln219_2 & and_ln219)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_46 : Operation 681 [1/1] ( I:0.79ns O:0.79ns )   --->   "%store_ln219 = store i24 8388607, i1 %col_sums_14_addr" [top.cpp:219]   --->   Operation 681 'store' 'store_ln219' <Predicate = (trunc_ln215 == 14 & xor_ln219_2 & and_ln219)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_46 : Operation 682 [1/1] ( I:0.79ns O:0.79ns )   --->   "%store_ln219 = store i24 8388607, i1 %col_sums_13_addr" [top.cpp:219]   --->   Operation 682 'store' 'store_ln219' <Predicate = (trunc_ln215 == 13 & xor_ln219_2 & and_ln219)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_46 : Operation 683 [1/1] ( I:0.79ns O:0.79ns )   --->   "%store_ln219 = store i24 8388607, i1 %col_sums_12_addr" [top.cpp:219]   --->   Operation 683 'store' 'store_ln219' <Predicate = (trunc_ln215 == 12 & xor_ln219_2 & and_ln219)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_46 : Operation 684 [1/1] ( I:0.79ns O:0.79ns )   --->   "%store_ln219 = store i24 8388607, i1 %col_sums_11_addr" [top.cpp:219]   --->   Operation 684 'store' 'store_ln219' <Predicate = (trunc_ln215 == 11 & xor_ln219_2 & and_ln219)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_46 : Operation 685 [1/1] ( I:0.79ns O:0.79ns )   --->   "%store_ln219 = store i24 8388607, i1 %col_sums_10_addr" [top.cpp:219]   --->   Operation 685 'store' 'store_ln219' <Predicate = (trunc_ln215 == 10 & xor_ln219_2 & and_ln219)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_46 : Operation 686 [1/1] ( I:0.79ns O:0.79ns )   --->   "%store_ln219 = store i24 8388607, i1 %col_sums_9_addr" [top.cpp:219]   --->   Operation 686 'store' 'store_ln219' <Predicate = (trunc_ln215 == 9 & xor_ln219_2 & and_ln219)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_46 : Operation 687 [1/1] ( I:0.79ns O:0.79ns )   --->   "%store_ln219 = store i24 8388607, i1 %col_sums_8_addr" [top.cpp:219]   --->   Operation 687 'store' 'store_ln219' <Predicate = (trunc_ln215 == 8 & xor_ln219_2 & and_ln219)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_46 : Operation 688 [1/1] ( I:0.79ns O:0.79ns )   --->   "%store_ln219 = store i24 8388607, i1 %col_sums_7_addr" [top.cpp:219]   --->   Operation 688 'store' 'store_ln219' <Predicate = (trunc_ln215 == 7 & xor_ln219_2 & and_ln219)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_46 : Operation 689 [1/1] ( I:0.79ns O:0.79ns )   --->   "%store_ln219 = store i24 8388607, i1 %col_sums_6_addr" [top.cpp:219]   --->   Operation 689 'store' 'store_ln219' <Predicate = (trunc_ln215 == 6 & xor_ln219_2 & and_ln219)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_46 : Operation 690 [1/1] ( I:0.79ns O:0.79ns )   --->   "%store_ln219 = store i24 8388607, i1 %col_sums_5_addr" [top.cpp:219]   --->   Operation 690 'store' 'store_ln219' <Predicate = (trunc_ln215 == 5 & xor_ln219_2 & and_ln219)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_46 : Operation 691 [1/1] ( I:0.79ns O:0.79ns )   --->   "%store_ln219 = store i24 8388607, i1 %col_sums_4_addr" [top.cpp:219]   --->   Operation 691 'store' 'store_ln219' <Predicate = (trunc_ln215 == 4 & xor_ln219_2 & and_ln219)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_46 : Operation 692 [1/1] ( I:0.79ns O:0.79ns )   --->   "%store_ln219 = store i24 8388607, i1 %col_sums_3_addr" [top.cpp:219]   --->   Operation 692 'store' 'store_ln219' <Predicate = (trunc_ln215 == 3 & xor_ln219_2 & and_ln219)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_46 : Operation 693 [1/1] ( I:0.79ns O:0.79ns )   --->   "%store_ln219 = store i24 8388607, i1 %col_sums_2_addr" [top.cpp:219]   --->   Operation 693 'store' 'store_ln219' <Predicate = (trunc_ln215 == 2 & xor_ln219_2 & and_ln219)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_46 : Operation 694 [1/1] ( I:0.79ns O:0.79ns )   --->   "%store_ln219 = store i24 8388607, i1 %col_sums_1_addr" [top.cpp:219]   --->   Operation 694 'store' 'store_ln219' <Predicate = (trunc_ln215 == 1 & xor_ln219_2 & and_ln219)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_46 : Operation 695 [1/1] ( I:0.79ns O:0.79ns )   --->   "%store_ln219 = store i24 8388607, i1 %col_sums_addr" [top.cpp:219]   --->   Operation 695 'store' 'store_ln219' <Predicate = (trunc_ln215 == 0 & xor_ln219_2 & and_ln219)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_46 : Operation 696 [1/1] ( I:0.79ns O:0.79ns )   --->   "%store_ln219 = store i24 8388607, i1 %col_sums_31_addr" [top.cpp:219]   --->   Operation 696 'store' 'store_ln219' <Predicate = (trunc_ln215 == 31 & xor_ln219_2 & and_ln219)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_46 : Operation 697 [1/1] (0.00ns)   --->   "%br_ln219 = br void %for.inc36" [top.cpp:219]   --->   Operation 697 'br' 'br_ln219' <Predicate = (xor_ln219_2 & and_ln219)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 1.875ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln215', top.cpp:215) of constant 0 on local variable 'j', top.cpp:215 [103]  (0.489 ns)
	'load' operation 7 bit ('j', top.cpp:215) on local variable 'j', top.cpp:215 [106]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln215', top.cpp:215) [107]  (0.897 ns)
	'store' operation 0 bit ('store_ln215', top.cpp:215) of variable 'add_ln215', top.cpp:215 on local variable 'j', top.cpp:215 [816]  (0.489 ns)

 <State 2>: 3.440ns
The critical path consists of the following:
	'load' operation 24 bit ('row_buffer_load', top.cpp:217) on array 'row_buffer' [183]  (0.790 ns)
	'sparsemux' operation 24 bit ('tmp_1', top.cpp:217) [215]  (0.933 ns)
	'sdiv' operation 38 bit ('sdiv_ln217', top.cpp:217) [217]  (1.716 ns)

 <State 3>: 1.716ns
The critical path consists of the following:
	'sdiv' operation 38 bit ('sdiv_ln217', top.cpp:217) [217]  (1.716 ns)

 <State 4>: 1.716ns
The critical path consists of the following:
	'sdiv' operation 38 bit ('sdiv_ln217', top.cpp:217) [217]  (1.716 ns)

 <State 5>: 1.716ns
The critical path consists of the following:
	'sdiv' operation 38 bit ('sdiv_ln217', top.cpp:217) [217]  (1.716 ns)

 <State 6>: 1.716ns
The critical path consists of the following:
	'sdiv' operation 38 bit ('sdiv_ln217', top.cpp:217) [217]  (1.716 ns)

 <State 7>: 1.716ns
The critical path consists of the following:
	'sdiv' operation 38 bit ('sdiv_ln217', top.cpp:217) [217]  (1.716 ns)

 <State 8>: 1.716ns
The critical path consists of the following:
	'sdiv' operation 38 bit ('sdiv_ln217', top.cpp:217) [217]  (1.716 ns)

 <State 9>: 1.716ns
The critical path consists of the following:
	'sdiv' operation 38 bit ('sdiv_ln217', top.cpp:217) [217]  (1.716 ns)

 <State 10>: 1.716ns
The critical path consists of the following:
	'sdiv' operation 38 bit ('sdiv_ln217', top.cpp:217) [217]  (1.716 ns)

 <State 11>: 1.716ns
The critical path consists of the following:
	'sdiv' operation 38 bit ('sdiv_ln217', top.cpp:217) [217]  (1.716 ns)

 <State 12>: 1.716ns
The critical path consists of the following:
	'sdiv' operation 38 bit ('sdiv_ln217', top.cpp:217) [217]  (1.716 ns)

 <State 13>: 1.716ns
The critical path consists of the following:
	'sdiv' operation 38 bit ('sdiv_ln217', top.cpp:217) [217]  (1.716 ns)

 <State 14>: 1.716ns
The critical path consists of the following:
	'sdiv' operation 38 bit ('sdiv_ln217', top.cpp:217) [217]  (1.716 ns)

 <State 15>: 1.716ns
The critical path consists of the following:
	'sdiv' operation 38 bit ('sdiv_ln217', top.cpp:217) [217]  (1.716 ns)

 <State 16>: 1.716ns
The critical path consists of the following:
	'sdiv' operation 38 bit ('sdiv_ln217', top.cpp:217) [217]  (1.716 ns)

 <State 17>: 1.716ns
The critical path consists of the following:
	'sdiv' operation 38 bit ('sdiv_ln217', top.cpp:217) [217]  (1.716 ns)

 <State 18>: 1.716ns
The critical path consists of the following:
	'sdiv' operation 38 bit ('sdiv_ln217', top.cpp:217) [217]  (1.716 ns)

 <State 19>: 1.716ns
The critical path consists of the following:
	'sdiv' operation 38 bit ('sdiv_ln217', top.cpp:217) [217]  (1.716 ns)

 <State 20>: 1.716ns
The critical path consists of the following:
	'sdiv' operation 38 bit ('sdiv_ln217', top.cpp:217) [217]  (1.716 ns)

 <State 21>: 1.716ns
The critical path consists of the following:
	'sdiv' operation 38 bit ('sdiv_ln217', top.cpp:217) [217]  (1.716 ns)

 <State 22>: 1.716ns
The critical path consists of the following:
	'sdiv' operation 38 bit ('sdiv_ln217', top.cpp:217) [217]  (1.716 ns)

 <State 23>: 1.716ns
The critical path consists of the following:
	'sdiv' operation 38 bit ('sdiv_ln217', top.cpp:217) [217]  (1.716 ns)

 <State 24>: 1.716ns
The critical path consists of the following:
	'sdiv' operation 38 bit ('sdiv_ln217', top.cpp:217) [217]  (1.716 ns)

 <State 25>: 1.716ns
The critical path consists of the following:
	'sdiv' operation 38 bit ('sdiv_ln217', top.cpp:217) [217]  (1.716 ns)

 <State 26>: 1.716ns
The critical path consists of the following:
	'sdiv' operation 38 bit ('sdiv_ln217', top.cpp:217) [217]  (1.716 ns)

 <State 27>: 1.716ns
The critical path consists of the following:
	'sdiv' operation 38 bit ('sdiv_ln217', top.cpp:217) [217]  (1.716 ns)

 <State 28>: 1.716ns
The critical path consists of the following:
	'sdiv' operation 38 bit ('sdiv_ln217', top.cpp:217) [217]  (1.716 ns)

 <State 29>: 1.716ns
The critical path consists of the following:
	'sdiv' operation 38 bit ('sdiv_ln217', top.cpp:217) [217]  (1.716 ns)

 <State 30>: 1.716ns
The critical path consists of the following:
	'sdiv' operation 38 bit ('sdiv_ln217', top.cpp:217) [217]  (1.716 ns)

 <State 31>: 1.716ns
The critical path consists of the following:
	'sdiv' operation 38 bit ('sdiv_ln217', top.cpp:217) [217]  (1.716 ns)

 <State 32>: 1.716ns
The critical path consists of the following:
	'sdiv' operation 38 bit ('sdiv_ln217', top.cpp:217) [217]  (1.716 ns)

 <State 33>: 1.716ns
The critical path consists of the following:
	'sdiv' operation 38 bit ('sdiv_ln217', top.cpp:217) [217]  (1.716 ns)

 <State 34>: 1.716ns
The critical path consists of the following:
	'sdiv' operation 38 bit ('sdiv_ln217', top.cpp:217) [217]  (1.716 ns)

 <State 35>: 1.716ns
The critical path consists of the following:
	'sdiv' operation 38 bit ('sdiv_ln217', top.cpp:217) [217]  (1.716 ns)

 <State 36>: 1.716ns
The critical path consists of the following:
	'sdiv' operation 38 bit ('sdiv_ln217', top.cpp:217) [217]  (1.716 ns)

 <State 37>: 1.716ns
The critical path consists of the following:
	'sdiv' operation 38 bit ('sdiv_ln217', top.cpp:217) [217]  (1.716 ns)

 <State 38>: 1.716ns
The critical path consists of the following:
	'sdiv' operation 38 bit ('sdiv_ln217', top.cpp:217) [217]  (1.716 ns)

 <State 39>: 1.716ns
The critical path consists of the following:
	'sdiv' operation 38 bit ('sdiv_ln217', top.cpp:217) [217]  (1.716 ns)

 <State 40>: 1.716ns
The critical path consists of the following:
	'sdiv' operation 38 bit ('sdiv_ln217', top.cpp:217) [217]  (1.716 ns)

 <State 41>: 1.716ns
The critical path consists of the following:
	'sdiv' operation 38 bit ('sdiv_ln217', top.cpp:217) [217]  (1.716 ns)

 <State 42>: 1.723ns
The critical path consists of the following:
	'load' operation 24 bit ('col_sums_load', top.cpp:219) on array 'col_sums' [363]  (0.790 ns)
	'sparsemux' operation 24 bit ('tmp_3', top.cpp:219) [395]  (0.933 ns)

 <State 43>: 6.492ns
The critical path consists of the following:
	'sdiv' operation 38 bit ('sdiv_ln217', top.cpp:217) [217]  (1.716 ns)
	'icmp' operation 1 bit ('icmp_ln217_1', top.cpp:217) [223]  (0.989 ns)
	'or' operation 1 bit ('or_ln217', top.cpp:217) [224]  (0.000 ns)
	'and' operation 1 bit ('and_ln217', top.cpp:217) [226]  (0.331 ns)
	'select' operation 24 bit ('select_ln217', top.cpp:217) [230]  (0.000 ns)
	'select' operation 24 bit ('norm_val', top.cpp:217) [232]  (0.435 ns)
	'add' operation 25 bit ('add_ln219_1', top.cpp:219) [399]  (1.110 ns)
	'icmp' operation 1 bit ('icmp_ln219', top.cpp:219) [400]  (1.121 ns)
	blocking operation 0.79 ns on control path)

 <State 44>: 0.790ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln219', top.cpp:219) of variable 'add_ln219', top.cpp:219 on array 'col_sums_30' [506]  (0.790 ns)

 <State 45>: 0.000ns
The critical path consists of the following:

 <State 46>: 0.790ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln219', top.cpp:219) of constant 8388608 on array 'col_sums_29' [619]  (0.790 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
