###############################################################################
#
# IAR ANSI C/C++ Compiler V7.40.3.8902/W32 for ARM        05/Nov/2025  15:02:26
# Copyright 1999-2015 IAR Systems AB.
#
#    Cpu mode     =  thumb
#    Endian       =  little
#    Source file  =  
#        D:\Turbo Fan\Codes\14030723 BLDC-valve2
#        added\startup\system_stm32f4xx.c
#    Command line =  
#        "D:\Turbo Fan\Codes\14030723 BLDC-valve2
#        added\startup\system_stm32f4xx.c" -D USE_STDPERIPH_DRIVER -D
#        STM32F40XX -lC "D:\Turbo Fan\Codes\14030723 BLDC-valve2
#        added\Debug\List\" -o "D:\Turbo Fan\Codes\14030723 BLDC-valve2
#        added\Debug\Obj\" --no_cse --no_unroll --no_inline --no_code_motion
#        --no_tbaa --no_clustering --no_scheduling --debug --endian=little
#        --cpu=Cortex-M4 -e --fpu=VFPv4_sp --dlib_config "C:\Program Files
#        (x86)\IAR Systems\Embedded Workbench
#        7.2\arm\INC\c\DLib_Config_Normal.h" -I "D:\Turbo Fan\Codes\14030723
#        BLDC-valve2 added\board\" -I "D:\Turbo Fan\Codes\14030723 BLDC-valve2
#        added\app\" -I "D:\Turbo Fan\Codes\14030723 BLDC-valve2
#        added\Libraries\CMSIS\Device\ST\STM32F4xx\Include\" -I "D:\Turbo
#        Fan\Codes\14030723 BLDC-valve2
#        added\Libraries\STM32F4xx_StdPeriph_Driver\inc\" -I "D:\Turbo
#        Fan\Codes\14030723 BLDC-valve2 added\modules\Header\" -On
#        --use_c++_inline -I "C:\Program Files (x86)\IAR Systems\Embedded
#        Workbench 7.2\arm\CMSIS\Include\" --relaxed_fp
#    List file    =  
#        D:\Turbo Fan\Codes\14030723 BLDC-valve2
#        added\Debug\List\system_stm32f4xx.lst
#    Object file  =  
#        D:\Turbo Fan\Codes\14030723 BLDC-valve2
#        added\Debug\Obj\system_stm32f4xx.o
#
###############################################################################

D:\Turbo Fan\Codes\14030723 BLDC-valve2 added\startup\system_stm32f4xx.c
      1          /**
      2            ******************************************************************************
      3            * @file    system_stm32f4xx.c
      4            * @author  MCD Application Team
      5            * @version V1.3.0
      6            * @date    08-November-2013
      7            * @brief   CMSIS Cortex-M4 Device Peripheral Access Layer System Source File.
      8            *          This file contains the system clock configuration for STM32F4xx devices.
      9            *             
     10            * 1.  This file provides two functions and one global variable to be called from 
     11            *     user application:
     12            *      - SystemInit(): Setups the system clock (System clock source, PLL Multiplier
     13            *                      and Divider factors, AHB/APBx prescalers and Flash settings),
     14            *                      depending on the configuration made in the clock xls tool. 
     15            *                      This function is called at startup just after reset and 
     16            *                      before branch to main program. This call is made inside
     17            *                      the "startup_stm32f4xx.s" file.
     18            *
     19            *      - SystemCoreClock variable: Contains the core clock (HCLK), it can be used
     20            *                                  by the user application to setup the SysTick 
     21            *                                  timer or configure other parameters.
     22            *                                     
     23            *      - SystemCoreClockUpdate(): Updates the variable SystemCoreClock and must
     24            *                                 be called whenever the core clock is changed
     25            *                                 during program execution.
     26            *
     27            * 2. After each device reset the HSI (16 MHz) is used as system clock source.
     28            *    Then SystemInit() function is called, in "startup_stm32f4xx.s" file, to
     29            *    configure the system clock before to branch to main program.
     30            *
     31            * 3. If the system clock source selected by user fails to startup, the SystemInit()
     32            *    function will do nothing and HSI still used as system clock source. User can 
     33            *    add some code to deal with this issue inside the SetSysClock() function.
     34            *
     35            * 4. The default value of HSE crystal is set to 25MHz, refer to "HSE_VALUE" define
     36            *    in "stm32f4xx.h" file. When HSE is used as system clock source, directly or
     37            *    through PLL, and you are using different crystal you have to adapt the HSE
     38            *    value to your own configuration.
     39            *
     40            * 5. This file configures the system clock as follows:
     41            *=============================================================================
     42            *=============================================================================
     43            *                    Supported STM32F40xxx/41xxx devices
     44            *-----------------------------------------------------------------------------
     45            *        System Clock source                    | PLL (HSE)
     46            *-----------------------------------------------------------------------------
     47            *        SYSCLK(Hz)                             | 168000000
     48            *-----------------------------------------------------------------------------
     49            *        HCLK(Hz)                               | 168000000
     50            *-----------------------------------------------------------------------------
     51            *        AHB Prescaler                          | 1
     52            *-----------------------------------------------------------------------------
     53            *        APB1 Prescaler                         | 4
     54            *-----------------------------------------------------------------------------
     55            *        APB2 Prescaler                         | 2
     56            *-----------------------------------------------------------------------------
     57            *        HSE Frequency(Hz)                      | 25000000
     58            *-----------------------------------------------------------------------------
     59            *        PLL_M                                  | 25
     60            *-----------------------------------------------------------------------------
     61            *        PLL_N                                  | 336
     62            *-----------------------------------------------------------------------------
     63            *        PLL_P                                  | 2
     64            *-----------------------------------------------------------------------------
     65            *        PLL_Q                                  | 7
     66            *-----------------------------------------------------------------------------
     67            *        PLLI2S_N                               | NA
     68            *-----------------------------------------------------------------------------
     69            *        PLLI2S_R                               | NA
     70            *-----------------------------------------------------------------------------
     71            *        I2S input clock                        | NA
     72            *-----------------------------------------------------------------------------
     73            *        VDD(V)                                 | 3.3
     74            *-----------------------------------------------------------------------------
     75            *        Main regulator output voltage          | Scale1 mode
     76            *-----------------------------------------------------------------------------
     77            *        Flash Latency(WS)                      | 5
     78            *-----------------------------------------------------------------------------
     79            *        Prefetch Buffer                        | ON
     80            *-----------------------------------------------------------------------------
     81            *        Instruction cache                      | ON
     82            *-----------------------------------------------------------------------------
     83            *        Data cache                             | ON
     84            *-----------------------------------------------------------------------------
     85            *        Require 48MHz for USB OTG FS,          | Disabled
     86            *        SDIO and RNG clock                     |
     87            *-----------------------------------------------------------------------------
     88            *=============================================================================
     89            *=============================================================================
     90            *                    Supported STM32F42xxx/43xxx devices
     91            *-----------------------------------------------------------------------------
     92            *        System Clock source                    | PLL (HSE)
     93            *-----------------------------------------------------------------------------
     94            *        SYSCLK(Hz)                             | 180000000
     95            *-----------------------------------------------------------------------------
     96            *        HCLK(Hz)                               | 180000000
     97            *-----------------------------------------------------------------------------
     98            *        AHB Prescaler                          | 1
     99            *-----------------------------------------------------------------------------
    100            *        APB1 Prescaler                         | 4
    101            *-----------------------------------------------------------------------------
    102            *        APB2 Prescaler                         | 2
    103            *-----------------------------------------------------------------------------
    104            *        HSE Frequency(Hz)                      | 25000000
    105            *-----------------------------------------------------------------------------
    106            *        PLL_M                                  | 25
    107            *-----------------------------------------------------------------------------
    108            *        PLL_N                                  | 360
    109            *-----------------------------------------------------------------------------
    110            *        PLL_P                                  | 2
    111            *-----------------------------------------------------------------------------
    112            *        PLL_Q                                  | 7
    113            *-----------------------------------------------------------------------------
    114            *        PLLI2S_N                               | NA
    115            *-----------------------------------------------------------------------------
    116            *        PLLI2S_R                               | NA
    117            *-----------------------------------------------------------------------------
    118            *        I2S input clock                        | NA
    119            *-----------------------------------------------------------------------------
    120            *        VDD(V)                                 | 3.3
    121            *-----------------------------------------------------------------------------
    122            *        Main regulator output voltage          | Scale1 mode
    123            *-----------------------------------------------------------------------------
    124            *        Flash Latency(WS)                      | 5
    125            *-----------------------------------------------------------------------------
    126            *        Prefetch Buffer                        | ON
    127            *-----------------------------------------------------------------------------
    128            *        Instruction cache                      | ON
    129            *-----------------------------------------------------------------------------
    130            *        Data cache                             | ON
    131            *-----------------------------------------------------------------------------
    132            *        Require 48MHz for USB OTG FS,          | Disabled
    133            *        SDIO and RNG clock                     |
    134            *-----------------------------------------------------------------------------
    135            *=============================================================================
    136            *=============================================================================
    137            *                         Supported STM32F401xx devices
    138            *-----------------------------------------------------------------------------
    139            *        System Clock source                    | PLL (HSE)
    140            *-----------------------------------------------------------------------------
    141            *        SYSCLK(Hz)                             | 84000000
    142            *-----------------------------------------------------------------------------
    143            *        HCLK(Hz)                               | 84000000
    144            *-----------------------------------------------------------------------------
    145            *        AHB Prescaler                          | 1
    146            *-----------------------------------------------------------------------------
    147            *        APB1 Prescaler                         | 2
    148            *-----------------------------------------------------------------------------
    149            *        APB2 Prescaler                         | 1
    150            *-----------------------------------------------------------------------------
    151            *        HSE Frequency(Hz)                      | 25000000
    152            *-----------------------------------------------------------------------------
    153            *        PLL_M                                  | 25
    154            *-----------------------------------------------------------------------------
    155            *        PLL_N                                  | 336
    156            *-----------------------------------------------------------------------------
    157            *        PLL_P                                  | 4
    158            *-----------------------------------------------------------------------------
    159            *        PLL_Q                                  | 7
    160            *-----------------------------------------------------------------------------
    161            *        PLLI2S_N                               | NA
    162            *-----------------------------------------------------------------------------
    163            *        PLLI2S_R                               | NA
    164            *-----------------------------------------------------------------------------
    165            *        I2S input clock                        | NA
    166            *-----------------------------------------------------------------------------
    167            *        VDD(V)                                 | 3.3
    168            *-----------------------------------------------------------------------------
    169            *        Main regulator output voltage          | Scale1 mode
    170            *-----------------------------------------------------------------------------
    171            *        Flash Latency(WS)                      | 2
    172            *-----------------------------------------------------------------------------
    173            *        Prefetch Buffer                        | ON
    174            *-----------------------------------------------------------------------------
    175            *        Instruction cache                      | ON
    176            *-----------------------------------------------------------------------------
    177            *        Data cache                             | ON
    178            *-----------------------------------------------------------------------------
    179            *        Require 48MHz for USB OTG FS,          | Disabled
    180            *        SDIO and RNG clock                     |
    181            *-----------------------------------------------------------------------------
    182            *=============================================================================      
    183            ****************************************************************************** 
    184            * @attention
    185            *
    186            * <h2><center>&copy; COPYRIGHT 2013 STMicroelectronics</center></h2>
    187            *
    188            * Licensed under MCD-ST Liberty SW License Agreement V2, (the "License");
    189            * You may not use this file except in compliance with the License.
    190            * You may obtain a copy of the License at:
    191            *
    192            *        http://www.st.com/software_license_agreement_liberty_v2
    193            *
    194            * Unless required by applicable law or agreed to in writing, software 
    195            * distributed under the License is distributed on an "AS IS" BASIS, 
    196            * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
    197            * See the License for the specific language governing permissions and
    198            * limitations under the License.
    199            *
    200            ******************************************************************************
    201            */
    202          
    203          /** @addtogroup CMSIS
    204            * @{
    205            */
    206          
    207          /** @addtogroup stm32f4xx_system
    208            * @{
    209            */  
    210            
    211          /** @addtogroup STM32F4xx_System_Private_Includes
    212            * @{
    213            */
    214          #include "stm32f4xx.h"
    215          //RCC_ClocksTypeDef       SystemClockStatus;
    216          
    217          /**
    218            * @}
    219            */
    220          
    221          /** @addtogroup STM32F4xx_System_Private_TypesDefinitions
    222            * @{
    223            */
    224          
    225          /**
    226            * @}
    227            */
    228          
    229          /** @addtogroup STM32F4xx_System_Private_Defines
    230            * @{
    231            */
    232          
    233          /************************* Miscellaneous Configuration ************************/
    234          /*!< Uncomment the following line if you need to use external SRAM or SDRAM mounted
    235               on STM324xG_EVAL/STM324x7I_EVAL/STM324x9I_EVAL boards as data memory  */
    236               
    237          #if defined (STM32F40_41xxx) || defined (STM32F427_437xx) || defined (STM32F429_439xx)
    238          /* #define DATA_IN_ExtSRAM */
    239          #endif /* STM32F40_41xxx || STM32F427_437x || STM32F429_439xx */
    240          
    241          #if defined (STM32F427_437xx) || defined (STM32F429_439xx)
    242          /* #define DATA_IN_ExtSDRAM */
    243          #endif /* STM32F427_437x || STM32F429_439xx */ 
    244          
    245          /*!< Uncomment the following line if you need to relocate your vector Table in
    246               Internal SRAM. */
    247          /* #define VECT_TAB_SRAM */
    248          #define VECT_TAB_OFFSET  0x00 /*!< Vector Table base offset field. 
    249                                             This value must be a multiple of 0x200. */
    250          /******************************************************************************/
    251          
    252          /************************* PLL Parameters *************************************/
    253          /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLL_M) * PLL_N */
    254          ////#define PLL_M      25
    255          /////* USB OTG FS, SDIO and RNG Clock =  PLL_VCO / PLLQ */
    256          ////#define PLL_Q      7
    257          ////
    258          ////#if defined (STM32F40_41xxx)
    259          ////#define PLL_N      336
    260          /////* SYSCLK = PLL_VCO / PLL_P */
    261          ////#define PLL_P      2
    262          ////#endif /* STM32F40_41xxx */
    263          ////
    264          ////#if defined (STM32F427_437xx) || defined (STM32F429_439xx)
    265          ////#define PLL_N      360
    266          /////* SYSCLK = PLL_VCO / PLL_P */
    267          ////#define PLL_P      2
    268          ////#endif /* STM32F427_437x || STM32F429_439xx */
    269          ////
    270          ////#if defined (STM32F401xx)
    271          ////#define PLL_N      336
    272          /////* SYSCLK = PLL_VCO / PLL_P */
    273          ////#define PLL_P      4
    274          ////#endif /* STM32F401xx */
    275          
    276          /* PLL_VCO = (HSE_VALUE / PLL_M) * PLL_N */  
    277          #define 	PLL_M      8	// 1 MHz
    278          #define 	PLL_N      336	// 336 MHz
    279          
    280          /* SYSCLK = PLL_VCO / PLL_P */
    281          #define 	PLL_P      2	// 168 MHz
    282          
    283          /* USB OTG FS, SDIO and RNG Clock =  PLL_VCO / PLLQ */
    284          #define 	PLL_Q      15	// 11.2 MHz
    285          //
    286          /******************************************************************************/
    287          
    288          /**
    289            * @}
    290            */
    291          
    292          /** @addtogroup STM32F4xx_System_Private_Macros
    293            * @{
    294            */
    295          
    296          /**
    297            * @}
    298            */
    299          
    300          /** @addtogroup STM32F4xx_System_Private_Variables
    301            * @{
    302            */
    303          
    304          #if defined (STM32F40_41xxx)

   \                                 In section .data, align 4
    305            uint32_t SystemCoreClock = 168000000;
   \                     SystemCoreClock:
   \   00000000   0x0A037A00         DC32 168000000
    306          #endif /* STM32F40_41xxx */
    307          
    308          #if defined (STM32F427_437xx) || defined (STM32F429_439xx)
    309            uint32_t SystemCoreClock = 180000000;
    310          #endif /* STM32F427_437x || STM32F429_439xx */
    311          
    312          #if defined (STM32F401xx)
    313            uint32_t SystemCoreClock = 84000000;
    314          #endif /* STM32F401xx */
    315          

   \                                 In section .data, align 4
    316            __I uint8_t AHBPrescTable[16] = {0, 0, 0, 0, 0, 0, 0, 0, 1, 2, 3, 4, 6, 7, 8, 9};
   \                     AHBPrescTable:
   \   00000000   0x00 0x00          DC8 0, 0, 0, 0, 0, 0, 0, 0, 1, 2, 3, 4, 6, 7, 8, 9
   \              0x00 0x00    
   \              0x00 0x00    
   \              0x00 0x00    
   \              0x01 0x02    
   \              0x03 0x04    
   \              0x06 0x07    
   \              0x08 0x09    
    317          
    318          /**
    319            * @}
    320            */
    321          
    322          /** @addtogroup STM32F4xx_System_Private_FunctionPrototypes
    323            * @{
    324            */
    325          
    326          static void SetSysClock(void);
    327          
    328          #if defined (DATA_IN_ExtSRAM) || defined (DATA_IN_ExtSDRAM)
    329          static void SystemInit_ExtMemCtl(void); 
    330          #endif /* DATA_IN_ExtSRAM || DATA_IN_ExtSDRAM */
    331          
    332          /**
    333            * @}
    334            */
    335          
    336          /** @addtogroup STM32F4xx_System_Private_Functions
    337            * @{
    338            */
    339          
    340          /**
    341            * @brief  Setup the microcontroller system
    342            *         Initialize the Embedded Flash Interface, the PLL and update the 
    343            *         SystemFrequency variable.
    344            * @param  None
    345            * @retval None
    346            */

   \                                 In section .text, align 2, keep-with-next
    347          void SystemInit(void)
    348          {
   \                     SystemInit: (+1)
   \   00000000   0xB580             PUSH     {R7,LR}
    349            /* FPU settings ------------------------------------------------------------*/
    350            #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    351              SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
   \   00000002   0x....             LDR.N    R0,??DataTable2  ;; 0xe000ed88
   \   00000004   0x6800             LDR      R0,[R0, #+0]
   \   00000006   0xF450 0x0070      ORRS     R0,R0,#0xF00000
   \   0000000A   0x....             LDR.N    R1,??DataTable2  ;; 0xe000ed88
   \   0000000C   0x6008             STR      R0,[R1, #+0]
    352            #endif
    353            /* Reset the RCC clock configuration to the default reset state ------------*/
    354            /* Set HSION bit */
    355            RCC->CR |= (uint32_t)0x00000001;
   \   0000000E   0x....             LDR.N    R0,??DataTable2_1  ;; 0x40023800
   \   00000010   0x6800             LDR      R0,[R0, #+0]
   \   00000012   0xF050 0x0001      ORRS     R0,R0,#0x1
   \   00000016   0x....             LDR.N    R1,??DataTable2_1  ;; 0x40023800
   \   00000018   0x6008             STR      R0,[R1, #+0]
    356          
    357            /* Reset CFGR register */
    358            RCC->CFGR = 0x00000000;
   \   0000001A   0x2000             MOVS     R0,#+0
   \   0000001C   0x....             LDR.N    R1,??DataTable2_2  ;; 0x40023808
   \   0000001E   0x6008             STR      R0,[R1, #+0]
    359          
    360            /* Reset HSEON, CSSON and PLLON bits */
    361            RCC->CR &= (uint32_t)0xFEF6FFFF;
   \   00000020   0x....             LDR.N    R0,??DataTable2_1  ;; 0x40023800
   \   00000022   0x6800             LDR      R0,[R0, #+0]
   \   00000024   0x....             LDR.N    R1,??DataTable2_3  ;; 0xfef6ffff
   \   00000026   0x4008             ANDS     R0,R1,R0
   \   00000028   0x....             LDR.N    R1,??DataTable2_1  ;; 0x40023800
   \   0000002A   0x6008             STR      R0,[R1, #+0]
    362          
    363            /* Reset PLLCFGR register */
    364            RCC->PLLCFGR = 0x24003010;
   \   0000002C   0x....             LDR.N    R0,??DataTable2_4  ;; 0x24003010
   \   0000002E   0x....             LDR.N    R1,??DataTable2_5  ;; 0x40023804
   \   00000030   0x6008             STR      R0,[R1, #+0]
    365          
    366            /* Reset HSEBYP bit */
    367            RCC->CR &= (uint32_t)0xFFFBFFFF;
   \   00000032   0x....             LDR.N    R0,??DataTable2_1  ;; 0x40023800
   \   00000034   0x6800             LDR      R0,[R0, #+0]
   \   00000036   0xF430 0x2080      BICS     R0,R0,#0x40000
   \   0000003A   0x....             LDR.N    R1,??DataTable2_1  ;; 0x40023800
   \   0000003C   0x6008             STR      R0,[R1, #+0]
    368          
    369            /* Disable all interrupts */
    370            RCC->CIR = 0x00000000;
   \   0000003E   0x2000             MOVS     R0,#+0
   \   00000040   0x....             LDR.N    R1,??DataTable2_6  ;; 0x4002380c
   \   00000042   0x6008             STR      R0,[R1, #+0]
    371          
    372          #if defined (DATA_IN_ExtSRAM) || defined (DATA_IN_ExtSDRAM)
    373            SystemInit_ExtMemCtl(); 
    374          #endif /* DATA_IN_ExtSRAM || DATA_IN_ExtSDRAM */
    375                   
    376            /* Configure the System clock source, PLL Multiplier and Divider factors, 
    377               AHB/APBx prescalers and Flash settings ----------------------------------*/
    378            SetSysClock();
   \   00000044   0x.... 0x....      BL       SetSysClock
    379          
    380            /* Configure the Vector Table location add offset address ------------------*/
    381          #ifdef VECT_TAB_SRAM
    382            SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
    383          #else
    384            SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
   \   00000048   0xF05F 0x6000      MOVS     R0,#+134217728
   \   0000004C   0x....             LDR.N    R1,??DataTable2_7  ;; 0xe000ed08
   \   0000004E   0x6008             STR      R0,[R1, #+0]
    385          #endif
    386          }
   \   00000050   0xBD01             POP      {R0,PC}          ;; return
    387          
    388          /**
    389             * @brief  Update SystemCoreClock variable according to Clock Register Values.
    390            *         The SystemCoreClock variable contains the core clock (HCLK), it can
    391            *         be used by the user application to setup the SysTick timer or configure
    392            *         other parameters.
    393            *           
    394            * @note   Each time the core clock (HCLK) changes, this function must be called
    395            *         to update SystemCoreClock variable value. Otherwise, any configuration
    396            *         based on this variable will be incorrect.         
    397            *     
    398            * @note   - The system frequency computed by this function is not the real 
    399            *           frequency in the chip. It is calculated based on the predefined 
    400            *           constant and the selected clock source:
    401            *             
    402            *           - If SYSCLK source is HSI, SystemCoreClock will contain the HSI_VALUE(*)
    403            *                                              
    404            *           - If SYSCLK source is HSE, SystemCoreClock will contain the HSE_VALUE(**)
    405            *                          
    406            *           - If SYSCLK source is PLL, SystemCoreClock will contain the HSE_VALUE(**) 
    407            *             or HSI_VALUE(*) multiplied/divided by the PLL factors.
    408            *         
    409            *         (*) HSI_VALUE is a constant defined in stm32f4xx.h file (default value
    410            *             16 MHz) but the real value may vary depending on the variations
    411            *             in voltage and temperature.   
    412            *    
    413            *         (**) HSE_VALUE is a constant defined in stm32f4xx.h file (default value
    414            *              25 MHz), user has to ensure that HSE_VALUE is same as the real
    415            *              frequency of the crystal used. Otherwise, this function may
    416            *              have wrong result.
    417            *                
    418            *         - The result of this function could be not correct when using fractional
    419            *           value for HSE crystal.
    420            *     
    421            * @param  None
    422            * @retval None
    423            */

   \                                 In section .text, align 2, keep-with-next
    424          void SystemCoreClockUpdate(void)
    425          {
   \                     SystemCoreClockUpdate: (+1)
   \   00000000   0xB470             PUSH     {R4-R6}
    426            uint32_t tmp = 0, pllvco = 0, pllp = 2, pllsource = 0, pllm = 2;
   \   00000002   0x2000             MOVS     R0,#+0
   \   00000004   0x2100             MOVS     R1,#+0
   \   00000006   0x2202             MOVS     R2,#+2
   \   00000008   0x2300             MOVS     R3,#+0
   \   0000000A   0x2402             MOVS     R4,#+2
    427            
    428            /* Get SYSCLK source -------------------------------------------------------*/
    429            tmp = RCC->CFGR & RCC_CFGR_SWS;
   \   0000000C   0x....             LDR.N    R5,??DataTable2_2  ;; 0x40023808
   \   0000000E   0x682D             LDR      R5,[R5, #+0]
   \   00000010   0xF015 0x050C      ANDS     R5,R5,#0xC
   \   00000014   0x0028             MOVS     R0,R5
    430          
    431            switch (tmp)
   \   00000016   0x0005             MOVS     R5,R0
   \   00000018   0x2D00             CMP      R5,#+0
   \   0000001A   0xD004             BEQ.N    ??SystemCoreClockUpdate_0
   \   0000001C   0x2D04             CMP      R5,#+4
   \   0000001E   0xD006             BEQ.N    ??SystemCoreClockUpdate_1
   \   00000020   0x2D08             CMP      R5,#+8
   \   00000022   0xD008             BEQ.N    ??SystemCoreClockUpdate_2
   \   00000024   0xE032             B.N      ??SystemCoreClockUpdate_3
    432            {
    433              case 0x00:  /* HSI used as system clock source */
    434                SystemCoreClock = HSI_VALUE;
   \                     ??SystemCoreClockUpdate_0: (+1)
   \   00000026   0x....             LDR.N    R5,??DataTable2_8  ;; 0xf42400
   \   00000028   0x....             LDR.N    R6,??DataTable2_9
   \   0000002A   0x6035             STR      R5,[R6, #+0]
    435                break;
   \   0000002C   0xE031             B.N      ??SystemCoreClockUpdate_4
    436              case 0x04:  /* HSE used as system clock source */
    437                SystemCoreClock = HSE_VALUE;
   \                     ??SystemCoreClockUpdate_1: (+1)
   \   0000002E   0x....             LDR.N    R5,??DataTable2_10  ;; 0x7a1200
   \   00000030   0x....             LDR.N    R6,??DataTable2_9
   \   00000032   0x6035             STR      R5,[R6, #+0]
    438                break;
   \   00000034   0xE02D             B.N      ??SystemCoreClockUpdate_4
    439              case 0x08:  /* PLL used as system clock source */
    440          
    441                /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLL_M) * PLL_N
    442                   SYSCLK = PLL_VCO / PLL_P
    443                   */    
    444                pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) >> 22;
   \                     ??SystemCoreClockUpdate_2: (+1)
   \   00000036   0x....             LDR.N    R5,??DataTable2_5  ;; 0x40023804
   \   00000038   0x682D             LDR      R5,[R5, #+0]
   \   0000003A   0xF3C5 0x5580      UBFX     R5,R5,#+22,#+1
   \   0000003E   0x002B             MOVS     R3,R5
    445                pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
   \   00000040   0x....             LDR.N    R5,??DataTable2_5  ;; 0x40023804
   \   00000042   0x682D             LDR      R5,[R5, #+0]
   \   00000044   0xF015 0x053F      ANDS     R5,R5,#0x3F
   \   00000048   0x002C             MOVS     R4,R5
    446                
    447                if (pllsource != 0)
   \   0000004A   0x2B00             CMP      R3,#+0
   \   0000004C   0xD009             BEQ.N    ??SystemCoreClockUpdate_5
    448                {
    449                  /* HSE used as PLL clock source */
    450                  pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
   \   0000004E   0x....             LDR.N    R5,??DataTable2_10  ;; 0x7a1200
   \   00000050   0xFBB5 0xF5F4      UDIV     R5,R5,R4
   \   00000054   0x....             LDR.N    R6,??DataTable2_5  ;; 0x40023804
   \   00000056   0x6836             LDR      R6,[R6, #+0]
   \   00000058   0xF3C6 0x1688      UBFX     R6,R6,#+6,#+9
   \   0000005C   0x4375             MULS     R5,R6,R5
   \   0000005E   0x0029             MOVS     R1,R5
   \   00000060   0xE008             B.N      ??SystemCoreClockUpdate_6
    451                }
    452                else
    453                {
    454                  /* HSI used as PLL clock source */
    455                  pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);      
   \                     ??SystemCoreClockUpdate_5: (+1)
   \   00000062   0x....             LDR.N    R5,??DataTable2_8  ;; 0xf42400
   \   00000064   0xFBB5 0xF5F4      UDIV     R5,R5,R4
   \   00000068   0x....             LDR.N    R6,??DataTable2_5  ;; 0x40023804
   \   0000006A   0x6836             LDR      R6,[R6, #+0]
   \   0000006C   0xF3C6 0x1688      UBFX     R6,R6,#+6,#+9
   \   00000070   0x4375             MULS     R5,R6,R5
   \   00000072   0x0029             MOVS     R1,R5
    456                }
    457          
    458                pllp = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >>16) + 1 ) *2;
   \                     ??SystemCoreClockUpdate_6: (+1)
   \   00000074   0x....             LDR.N    R5,??DataTable2_5  ;; 0x40023804
   \   00000076   0x682D             LDR      R5,[R5, #+0]
   \   00000078   0xF3C5 0x4501      UBFX     R5,R5,#+16,#+2
   \   0000007C   0x1C6D             ADDS     R5,R5,#+1
   \   0000007E   0x006D             LSLS     R5,R5,#+1
   \   00000080   0x002A             MOVS     R2,R5
    459                SystemCoreClock = pllvco/pllp;
   \   00000082   0xFBB1 0xF5F2      UDIV     R5,R1,R2
   \   00000086   0x....             LDR.N    R6,??DataTable2_9
   \   00000088   0x6035             STR      R5,[R6, #+0]
    460                break;
   \   0000008A   0xE002             B.N      ??SystemCoreClockUpdate_4
    461              default:
    462                SystemCoreClock = HSI_VALUE;
   \                     ??SystemCoreClockUpdate_3: (+1)
   \   0000008C   0x....             LDR.N    R5,??DataTable2_8  ;; 0xf42400
   \   0000008E   0x....             LDR.N    R6,??DataTable2_9
   \   00000090   0x6035             STR      R5,[R6, #+0]
    463                break;
    464            }
    465            /* Compute HCLK frequency --------------------------------------------------*/
    466            /* Get HCLK prescaler */
    467            tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4)];
   \                     ??SystemCoreClockUpdate_4: (+1)
   \   00000092   0x....             LDR.N    R5,??DataTable2_2  ;; 0x40023808
   \   00000094   0x682D             LDR      R5,[R5, #+0]
   \   00000096   0x....             LDR.N    R6,??DataTable2_11
   \   00000098   0xF3C5 0x1503      UBFX     R5,R5,#+4,#+4
   \   0000009C   0x5DAD             LDRB     R5,[R5, R6]
   \   0000009E   0x0028             MOVS     R0,R5
    468            /* HCLK frequency */
    469            SystemCoreClock >>= tmp;
   \   000000A0   0x....             LDR.N    R5,??DataTable2_9
   \   000000A2   0x682D             LDR      R5,[R5, #+0]
   \   000000A4   0x002E             MOVS     R6,R5
   \   000000A6   0x40C6             LSRS     R6,R6,R0
   \   000000A8   0x....             LDR.N    R5,??DataTable2_9
   \   000000AA   0x602E             STR      R6,[R5, #+0]
    470          }
   \   000000AC   0xBC70             POP      {R4-R6}
   \   000000AE   0x4770             BX       LR               ;; return
    471          
    472          /**
    473            * @brief  Configures the System clock source, PLL Multiplier and Divider factors, 
    474            *         AHB/APBx prescalers and Flash settings
    475            * @Note   This function should be called only once the RCC clock configuration  
    476            *         is reset to the default reset state (done in SystemInit() function).   
    477            * @param  None
    478            * @retval None
    479            */

   \                                 In section .text, align 2, keep-with-next
    480          static void SetSysClock(void)
    481          {
   \                     SetSysClock: (+1)
   \   00000000   0xB082             SUB      SP,SP,#+8
    482          /******************************************************************************/
    483          /*            PLL (clocked by HSE) used as System clock source                */
    484          /******************************************************************************/
    485          //////////// init by rezaei in keil
    486          ////////  u32 TimeOutCNT=0;
    487          ////////  
    488          ////////  //Resets the RCC clock configuration to the default reset state. 
    489          ////////  RCC_DeInit();
    490          ////////  ////	//--------------------------------------------------------
    491          ////////  //	/* GPIOG Periph clock enable */
    492          ////////  RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOD, ENABLE);
    493          ////////  
    494          ////////  //Configures the External High Speed oscillator (HSE). 
    495          ////////  RCC_HSEConfig(RCC_HSE_ON);
    496          ////////  //Waits for HSE start-up. 
    497          ////////  
    498          ////////  if( RCC_WaitForHSEStartUp() == ERROR )
    499          ////////  {
    500          ////////    // Send Error to High Level
    501          ////////    // Go to 
    502          ////////  }
    503          ////////  
    504          ////////  /* Select regulator voltage output Scale 1 mode, System frequency up to 168 MHz */
    505          ////////  RCC->APB1ENR |= RCC_APB1ENR_PWREN;
    506          ////////  PWR->CR |= PWR_CR_VOS;
    507          ////////  //Configures the AHB clock (HCLK). 
    508          ////////  RCC_HCLKConfig(RCC_SYSCLK_Div1);	//AHB clock = SYSCLK 
    509          ////////  //Configures the High Speed APB2 clock (PCLK2). Max=84 MHz
    510          ////////  RCC_PCLK2Config(RCC_HCLK_Div2);	//	84 MHz
    511          ////////  //Configures the Low Speed APB1 clock (PCLK1). Max=42 MHz
    512          ////////  RCC_PCLK1Config(RCC_HCLK_Div4);	//	42 MHz
    513          ////////  //Configures the main PLL clock source, multiplication and division factors. 
    514          ////////  RCC_PLLConfig(RCC_PLLSource_HSE,PLL_M,PLL_N,PLL_P,PLL_Q);
    515          ////////  //Enables or disables the main PLL. 
    516          ////////  RCC_PLLCmd(ENABLE);
    517          ////////  /* Wait till the main PLL is ready */
    518          ////////  while((RCC->CR & RCC_CR_PLLRDY) == 0)
    519          ////////  {
    520          ////////    
    521          ////////    TimeOutCNT++;
    522          ////////    if(TimeOutCNT == 0xFFFFF00)
    523          ////////    {
    524          ////////      // switch to HSI frequency OR try again 
    525          ////////    }
    526          ////////  };
    527          ////////  
    528          ////////  //.........................................
    529          ////////  
    530          ////////  /* Configure Flash prefetch, Instruction cache, Data cache and wait state */
    531          ////////  FLASH->ACR = FLASH_ACR_ICEN |FLASH_ACR_DCEN |FLASH_ACR_LATENCY_5WS;
    532          ////////  
    533          ////////  //Configures the system clock (SYSCLK).  /* Select the main PLL as system clock source */
    534          ////////  RCC_SYSCLKConfig(RCC_SYSCLKSource_PLLCLK); 	//  SYSCLK = 168 MHz
    535          ////////  
    536          ////////  /* Wait till the main PLL is used as system clock source */
    537          ////////  while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS ) != RCC_CFGR_SWS_PLL);
    538          ////////  {
    539          ////////    GPIO_WriteBit(GPIOD,GPIO_Pin_12,Bit_SET);		//@@@@ LED
    540          ////////  }
    541          ////////  
    542          ////////  GPIO_WriteBit(GPIOD,GPIO_Pin_13,Bit_SET);		//@@@@ LED
    543          ////////  
    544          ////////  //....................................  
    545          ////////  /*The system frequency computed by this function anb hold the frequencies into the "SystemClockStatus" Structure [ SYSCLK, HCLK, PCLK1 and PCLK2].*/
    546          ////////  RCC_GetClocksFreq(& SystemClockStatus);
    547          
    548            __IO uint32_t StartUpCounter = 0, HSEStatus = 0;
   \   00000002   0x2000             MOVS     R0,#+0
   \   00000004   0x9001             STR      R0,[SP, #+4]
   \   00000006   0x2000             MOVS     R0,#+0
   \   00000008   0x9000             STR      R0,[SP, #+0]
    549            
    550            /* Enable HSE */
    551            RCC->CR |= ((uint32_t)RCC_CR_HSEON);
   \   0000000A   0x....             LDR.N    R0,??DataTable2_1  ;; 0x40023800
   \   0000000C   0x6800             LDR      R0,[R0, #+0]
   \   0000000E   0xF450 0x3080      ORRS     R0,R0,#0x10000
   \   00000012   0x....             LDR.N    R1,??DataTable2_1  ;; 0x40023800
   \   00000014   0x6008             STR      R0,[R1, #+0]
    552           
    553            /* Wait till HSE is ready and if Time out is reached exit */
    554            do
    555            {
    556              HSEStatus = RCC->CR & RCC_CR_HSERDY;
   \                     ??SetSysClock_0: (+1)
   \   00000016   0x....             LDR.N    R0,??DataTable2_1  ;; 0x40023800
   \   00000018   0x6800             LDR      R0,[R0, #+0]
   \   0000001A   0xF410 0x3000      ANDS     R0,R0,#0x20000
   \   0000001E   0x9000             STR      R0,[SP, #+0]
    557              StartUpCounter++;
   \   00000020   0x9801             LDR      R0,[SP, #+4]
   \   00000022   0x1C40             ADDS     R0,R0,#+1
   \   00000024   0x9001             STR      R0,[SP, #+4]
    558            } while((HSEStatus == 0) && (StartUpCounter != HSE_STARTUP_TIMEOUT));
   \   00000026   0x9800             LDR      R0,[SP, #+0]
   \   00000028   0x2800             CMP      R0,#+0
   \   0000002A   0xD103             BNE.N    ??SetSysClock_1
   \   0000002C   0x9801             LDR      R0,[SP, #+4]
   \   0000002E   0xF5B0 0x4FA0      CMP      R0,#+20480
   \   00000032   0xD1F0             BNE.N    ??SetSysClock_0
    559          
    560            if ((RCC->CR & RCC_CR_HSERDY) != RESET)
   \                     ??SetSysClock_1: (+1)
   \   00000034   0x....             LDR.N    R0,??DataTable2_1  ;; 0x40023800
   \   00000036   0x6800             LDR      R0,[R0, #+0]
   \   00000038   0x0380             LSLS     R0,R0,#+14
   \   0000003A   0xD502             BPL.N    ??SetSysClock_2
    561            {
    562              HSEStatus = (uint32_t)0x01;
   \   0000003C   0x2001             MOVS     R0,#+1
   \   0000003E   0x9000             STR      R0,[SP, #+0]
   \   00000040   0xE001             B.N      ??SetSysClock_3
    563            }
    564            else
    565            {
    566              HSEStatus = (uint32_t)0x00;
   \                     ??SetSysClock_2: (+1)
   \   00000042   0x2000             MOVS     R0,#+0
   \   00000044   0x9000             STR      R0,[SP, #+0]
    567            }
    568          
    569            if (HSEStatus == (uint32_t)0x01)
   \                     ??SetSysClock_3: (+1)
   \   00000046   0x9800             LDR      R0,[SP, #+0]
   \   00000048   0x2801             CMP      R0,#+1
   \   0000004A   0xD13E             BNE.N    ??SetSysClock_4
    570            {
    571              /* Select regulator voltage output Scale 1 mode */
    572              RCC->APB1ENR |= RCC_APB1ENR_PWREN;
   \   0000004C   0x....             LDR.N    R0,??DataTable2_12  ;; 0x40023840
   \   0000004E   0x6800             LDR      R0,[R0, #+0]
   \   00000050   0xF050 0x5080      ORRS     R0,R0,#0x10000000
   \   00000054   0x....             LDR.N    R1,??DataTable2_12  ;; 0x40023840
   \   00000056   0x6008             STR      R0,[R1, #+0]
    573              PWR->CR |= PWR_CR_VOS;
   \   00000058   0x....             LDR.N    R0,??DataTable2_13  ;; 0x40007000
   \   0000005A   0x6800             LDR      R0,[R0, #+0]
   \   0000005C   0xF450 0x4040      ORRS     R0,R0,#0xC000
   \   00000060   0x....             LDR.N    R1,??DataTable2_13  ;; 0x40007000
   \   00000062   0x6008             STR      R0,[R1, #+0]
    574          
    575              /* HCLK = SYSCLK / 1*/
    576              RCC->CFGR |= RCC_CFGR_HPRE_DIV1;
   \   00000064   0x....             LDR.N    R0,??DataTable2_2  ;; 0x40023808
   \   00000066   0x6800             LDR      R0,[R0, #+0]
   \   00000068   0x....             LDR.N    R1,??DataTable2_2  ;; 0x40023808
   \   0000006A   0x6008             STR      R0,[R1, #+0]
    577          
    578          #if defined (STM32F40_41xxx) || defined (STM32F427_437xx) || defined (STM32F429_439xx)      
    579              /* PCLK2 = HCLK / 2*/
    580              RCC->CFGR |= RCC_CFGR_PPRE2_DIV2;
   \   0000006C   0x....             LDR.N    R0,??DataTable2_2  ;; 0x40023808
   \   0000006E   0x6800             LDR      R0,[R0, #+0]
   \   00000070   0xF450 0x4000      ORRS     R0,R0,#0x8000
   \   00000074   0x....             LDR.N    R1,??DataTable2_2  ;; 0x40023808
   \   00000076   0x6008             STR      R0,[R1, #+0]
    581              
    582              /* PCLK1 = HCLK / 4*/
    583              RCC->CFGR |= RCC_CFGR_PPRE1_DIV4;
   \   00000078   0x....             LDR.N    R0,??DataTable2_2  ;; 0x40023808
   \   0000007A   0x6800             LDR      R0,[R0, #+0]
   \   0000007C   0xF450 0x50A0      ORRS     R0,R0,#0x1400
   \   00000080   0x....             LDR.N    R1,??DataTable2_2  ;; 0x40023808
   \   00000082   0x6008             STR      R0,[R1, #+0]
    584          #endif /* STM32F40_41xxx || STM32F427_437x || STM32F429_439xx */
    585          
    586          #if defined (STM32F401xx)
    587              /* PCLK2 = HCLK / 2*/
    588              RCC->CFGR |= RCC_CFGR_PPRE2_DIV1;
    589              
    590              /* PCLK1 = HCLK / 4*/
    591              RCC->CFGR |= RCC_CFGR_PPRE1_DIV2;
    592          #endif /* STM32F401xx */
    593             
    594              /* Configure the main PLL */
    595              RCC->PLLCFGR = PLL_M | (PLL_N << 6) | (((PLL_P >> 1) -1) << 16) |
    596                             (RCC_PLLCFGR_PLLSRC_HSE) | (PLL_Q << 24);
   \   00000084   0x....             LDR.N    R0,??DataTable2_14  ;; 0xf405408
   \   00000086   0x....             LDR.N    R1,??DataTable2_5  ;; 0x40023804
   \   00000088   0x6008             STR      R0,[R1, #+0]
    597          
    598              /* Enable the main PLL */
    599              RCC->CR |= RCC_CR_PLLON;
   \   0000008A   0x....             LDR.N    R0,??DataTable2_1  ;; 0x40023800
   \   0000008C   0x6800             LDR      R0,[R0, #+0]
   \   0000008E   0xF050 0x7080      ORRS     R0,R0,#0x1000000
   \   00000092   0x....             LDR.N    R1,??DataTable2_1  ;; 0x40023800
   \   00000094   0x6008             STR      R0,[R1, #+0]
    600          
    601              /* Wait till the main PLL is ready */
    602              while((RCC->CR & RCC_CR_PLLRDY) == 0)
   \                     ??SetSysClock_5: (+1)
   \   00000096   0x....             LDR.N    R0,??DataTable2_1  ;; 0x40023800
   \   00000098   0x6800             LDR      R0,[R0, #+0]
   \   0000009A   0x0180             LSLS     R0,R0,#+6
   \   0000009C   0xD5FB             BPL.N    ??SetSysClock_5
    603              {
    604              }
    605             
    606          #if defined (STM32F427_437xx) || defined (STM32F429_439xx)
    607              /* Enable the Over-drive to extend the clock frequency to 180 Mhz */
    608              PWR->CR |= PWR_CR_ODEN;
    609              while((PWR->CSR & PWR_CSR_ODRDY) == 0)
    610              {
    611              }
    612              PWR->CR |= PWR_CR_ODSWEN;
    613              while((PWR->CSR & PWR_CSR_ODSWRDY) == 0)
    614              {
    615              }      
    616              /* Configure Flash prefetch, Instruction cache, Data cache and wait state */
    617              FLASH->ACR = FLASH_ACR_PRFTEN | FLASH_ACR_ICEN |FLASH_ACR_DCEN |FLASH_ACR_LATENCY_5WS;
    618          #endif /* STM32F427_437x || STM32F429_439xx  */
    619          
    620          #if defined (STM32F40_41xxx)     
    621              /* Configure Flash prefetch, Instruction cache, Data cache and wait state */
    622              FLASH->ACR = FLASH_ACR_PRFTEN | FLASH_ACR_ICEN |FLASH_ACR_DCEN |FLASH_ACR_LATENCY_5WS;
   \   0000009E   0xF240 0x7005      MOVW     R0,#+1797
   \   000000A2   0x....             LDR.N    R1,??DataTable2_15  ;; 0x40023c00
   \   000000A4   0x6008             STR      R0,[R1, #+0]
    623          #endif /* STM32F40_41xxx  */
    624          
    625          #if defined (STM32F401xx)
    626              /* Configure Flash prefetch, Instruction cache, Data cache and wait state */
    627              FLASH->ACR = FLASH_ACR_PRFTEN | FLASH_ACR_ICEN |FLASH_ACR_DCEN |FLASH_ACR_LATENCY_2WS;
    628          #endif /* STM32F401xx */
    629          
    630              /* Select the main PLL as system clock source */
    631              RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
   \   000000A6   0x....             LDR.N    R0,??DataTable2_2  ;; 0x40023808
   \   000000A8   0x6800             LDR      R0,[R0, #+0]
   \   000000AA   0x0880             LSRS     R0,R0,#+2
   \   000000AC   0x0080             LSLS     R0,R0,#+2
   \   000000AE   0x....             LDR.N    R1,??DataTable2_2  ;; 0x40023808
   \   000000B0   0x6008             STR      R0,[R1, #+0]
    632              RCC->CFGR |= RCC_CFGR_SW_PLL;
   \   000000B2   0x....             LDR.N    R0,??DataTable2_2  ;; 0x40023808
   \   000000B4   0x6800             LDR      R0,[R0, #+0]
   \   000000B6   0xF050 0x0002      ORRS     R0,R0,#0x2
   \   000000BA   0x....             LDR.N    R1,??DataTable2_2  ;; 0x40023808
   \   000000BC   0x6008             STR      R0,[R1, #+0]
    633          
    634              /* Wait till the main PLL is used as system clock source */
    635              while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS ) != RCC_CFGR_SWS_PLL);
   \                     ??SetSysClock_6: (+1)
   \   000000BE   0x....             LDR.N    R0,??DataTable2_2  ;; 0x40023808
   \   000000C0   0x6800             LDR      R0,[R0, #+0]
   \   000000C2   0xF010 0x000C      ANDS     R0,R0,#0xC
   \   000000C6   0x2808             CMP      R0,#+8
   \   000000C8   0xD1F9             BNE.N    ??SetSysClock_6
    636              {
    637              }
    638            }
    639            else
    640            { /* If HSE fails to start-up, the application will have wrong clock
    641                   configuration. User can add here some code to deal with this error */
    642            }
    643          
    644          }
   \                     ??SetSysClock_4: (+1)
   \   000000CA   0xB002             ADD      SP,SP,#+8
   \   000000CC   0x4770             BX       LR               ;; return

   \                                 In section .text, align 4, keep-with-next
   \                     ??DataTable2:
   \   00000000   0xE000ED88         DC32     0xe000ed88

   \                                 In section .text, align 4, keep-with-next
   \                     ??DataTable2_1:
   \   00000000   0x40023800         DC32     0x40023800

   \                                 In section .text, align 4, keep-with-next
   \                     ??DataTable2_2:
   \   00000000   0x40023808         DC32     0x40023808

   \                                 In section .text, align 4, keep-with-next
   \                     ??DataTable2_3:
   \   00000000   0xFEF6FFFF         DC32     0xfef6ffff

   \                                 In section .text, align 4, keep-with-next
   \                     ??DataTable2_4:
   \   00000000   0x24003010         DC32     0x24003010

   \                                 In section .text, align 4, keep-with-next
   \                     ??DataTable2_5:
   \   00000000   0x40023804         DC32     0x40023804

   \                                 In section .text, align 4, keep-with-next
   \                     ??DataTable2_6:
   \   00000000   0x4002380C         DC32     0x4002380c

   \                                 In section .text, align 4, keep-with-next
   \                     ??DataTable2_7:
   \   00000000   0xE000ED08         DC32     0xe000ed08

   \                                 In section .text, align 4, keep-with-next
   \                     ??DataTable2_8:
   \   00000000   0x00F42400         DC32     0xf42400

   \                                 In section .text, align 4, keep-with-next
   \                     ??DataTable2_9:
   \   00000000   0x........         DC32     SystemCoreClock

   \                                 In section .text, align 4, keep-with-next
   \                     ??DataTable2_10:
   \   00000000   0x007A1200         DC32     0x7a1200

   \                                 In section .text, align 4, keep-with-next
   \                     ??DataTable2_11:
   \   00000000   0x........         DC32     AHBPrescTable

   \                                 In section .text, align 4, keep-with-next
   \                     ??DataTable2_12:
   \   00000000   0x40023840         DC32     0x40023840

   \                                 In section .text, align 4, keep-with-next
   \                     ??DataTable2_13:
   \   00000000   0x40007000         DC32     0x40007000

   \                                 In section .text, align 4, keep-with-next
   \                     ??DataTable2_14:
   \   00000000   0x0F405408         DC32     0xf405408

   \                                 In section .text, align 4, keep-with-next
   \                     ??DataTable2_15:
   \   00000000   0x40023C00         DC32     0x40023c00
    645          //---------------------------------------------------------------------------------------
    646          
    647          /**
    648            * @brief  Setup the external memory controller. Called in startup_stm32f4xx.s 
    649            *          before jump to __main
    650            * @param  None
    651            * @retval None
    652            */ 
    653          #ifdef DATA_IN_ExtSRAM
    654          /**
    655            * @brief  Setup the external memory controller.
    656            *         Called in startup_stm32f4xx.s before jump to main.
    657            *         This function configures the external SRAM mounted on STM324xG_EVAL/STM324x7I boards
    658            *         This SRAM will be used as program data memory (including heap and stack).
    659            * @param  None
    660            * @retval None
    661            */
    662          void SystemInit_ExtMemCtl(void)
    663          {
    664          /*-- GPIOs Configuration -----------------------------------------------------*/
    665          /*
    666           +-------------------+--------------------+------------------+--------------+
    667           +                       SRAM pins assignment                               +
    668           +-------------------+--------------------+------------------+--------------+
    669           | PD0  <-> FMC_D2  | PE0  <-> FMC_NBL0 | PF0  <-> FMC_A0 | PG0 <-> FMC_A10 | 
    670           | PD1  <-> FMC_D3  | PE1  <-> FMC_NBL1 | PF1  <-> FMC_A1 | PG1 <-> FMC_A11 | 
    671           | PD4  <-> FMC_NOE | PE3  <-> FMC_A19  | PF2  <-> FMC_A2 | PG2 <-> FMC_A12 | 
    672           | PD5  <-> FMC_NWE | PE4  <-> FMC_A20  | PF3  <-> FMC_A3 | PG3 <-> FMC_A13 | 
    673           | PD8  <-> FMC_D13 | PE7  <-> FMC_D4   | PF4  <-> FMC_A4 | PG4 <-> FMC_A14 | 
    674           | PD9  <-> FMC_D14 | PE8  <-> FMC_D5   | PF5  <-> FMC_A5 | PG5 <-> FMC_A15 | 
    675           | PD10 <-> FMC_D15 | PE9  <-> FMC_D6   | PF12 <-> FMC_A6 | PG9 <-> FMC_NE2 | 
    676           | PD11 <-> FMC_A16 | PE10 <-> FMC_D7   | PF13 <-> FMC_A7 |-----------------+
    677           | PD12 <-> FMC_A17 | PE11 <-> FMC_D8   | PF14 <-> FMC_A8 | 
    678           | PD13 <-> FMC_A18 | PE12 <-> FMC_D9   | PF15 <-> FMC_A9 | 
    679           | PD14 <-> FMC_D0  | PE13 <-> FMC_D10  |-----------------+
    680           | PD15 <-> FMC_D1  | PE14 <-> FMC_D11  |
    681           |                  | PE15 <-> FMC_D12  |
    682           +------------------+------------------+
    683          */
    684             /* Enable GPIOD, GPIOE, GPIOF and GPIOG interface clock */
    685            RCC->AHB1ENR   |= 0x00000078;
    686            
    687            /* Connect PDx pins to FMC Alternate function */
    688            GPIOD->AFR[0]  = 0x00cc00cc;
    689            GPIOD->AFR[1]  = 0xcccccccc;
    690            /* Configure PDx pins in Alternate function mode */  
    691            GPIOD->MODER   = 0xaaaa0a0a;
    692            /* Configure PDx pins speed to 100 MHz */  
    693            GPIOD->OSPEEDR = 0xffff0f0f;
    694            /* Configure PDx pins Output type to push-pull */  
    695            GPIOD->OTYPER  = 0x00000000;
    696            /* No pull-up, pull-down for PDx pins */ 
    697            GPIOD->PUPDR   = 0x00000000;
    698          
    699            /* Connect PEx pins to FMC Alternate function */
    700            GPIOE->AFR[0]  = 0xcccccccc;
    701            GPIOE->AFR[1]  = 0xcccccccc;
    702            /* Configure PEx pins in Alternate function mode */ 
    703            GPIOE->MODER   = 0xaaaaaaaa;
    704            /* Configure PEx pins speed to 100 MHz */ 
    705            GPIOE->OSPEEDR = 0xffffffff;
    706            /* Configure PEx pins Output type to push-pull */  
    707            GPIOE->OTYPER  = 0x00000000;
    708            /* No pull-up, pull-down for PEx pins */ 
    709            GPIOE->PUPDR   = 0x00000000;
    710          
    711            /* Connect PFx pins to FMC Alternate function */
    712            GPIOF->AFR[0]  = 0x00cccccc;
    713            GPIOF->AFR[1]  = 0xcccc0000;
    714            /* Configure PFx pins in Alternate function mode */   
    715            GPIOF->MODER   = 0xaa000aaa;
    716            /* Configure PFx pins speed to 100 MHz */ 
    717            GPIOF->OSPEEDR = 0xff000fff;
    718            /* Configure PFx pins Output type to push-pull */  
    719            GPIOF->OTYPER  = 0x00000000;
    720            /* No pull-up, pull-down for PFx pins */ 
    721            GPIOF->PUPDR   = 0x00000000;
    722          
    723            /* Connect PGx pins to FMC Alternate function */
    724            GPIOG->AFR[0]  = 0x00cccccc;
    725            GPIOG->AFR[1]  = 0x000000c0;
    726            /* Configure PGx pins in Alternate function mode */ 
    727            GPIOG->MODER   = 0x00080aaa;
    728            /* Configure PGx pins speed to 100 MHz */ 
    729            GPIOG->OSPEEDR = 0x000c0fff;
    730            /* Configure PGx pins Output type to push-pull */  
    731            GPIOG->OTYPER  = 0x00000000;
    732            /* No pull-up, pull-down for PGx pins */ 
    733            GPIOG->PUPDR   = 0x00000000;
    734            
    735          /*-- FMC Configuration ------------------------------------------------------*/
    736            /* Enable the FMC/FSMC interface clock */
    737            RCC->AHB3ENR         |= 0x00000001;
    738            
    739          #if defined (STM32F427_437xx) || defined (STM32F429_439xx)
    740            /* Configure and enable Bank1_SRAM2 */
    741            FMC_Bank1->BTCR[2]  = 0x00001011;
    742            FMC_Bank1->BTCR[3]  = 0x00000201;
    743            FMC_Bank1E->BWTR[2] = 0x0fffffff;
    744          #endif /* STM32F427_437xx || STM32F429_439xx */ 
    745          
    746          #if defined (STM32F40_41xxx)
    747            /* Configure and enable Bank1_SRAM2 */
    748            FSMC_Bank1->BTCR[2]  = 0x00001011;
    749            FSMC_Bank1->BTCR[3]  = 0x00000201;
    750            FSMC_Bank1E->BWTR[2] = 0x0fffffff;
    751          #endif  /* STM32F40_41xxx */
    752          
    753          /*
    754            Bank1_SRAM2 is configured as follow:
    755            In case of FSMC configuration 
    756            NORSRAMTimingStructure.FSMC_AddressSetupTime = 1;
    757            NORSRAMTimingStructure.FSMC_AddressHoldTime = 0;
    758            NORSRAMTimingStructure.FSMC_DataSetupTime = 2;
    759            NORSRAMTimingStructure.FSMC_BusTurnAroundDuration = 0;
    760            NORSRAMTimingStructure.FSMC_CLKDivision = 0;
    761            NORSRAMTimingStructure.FSMC_DataLatency = 0;
    762            NORSRAMTimingStructure.FSMC_AccessMode = FMC_AccessMode_A;
    763          
    764            FSMC_NORSRAMInitStructure.FSMC_Bank = FSMC_Bank1_NORSRAM2;
    765            FSMC_NORSRAMInitStructure.FSMC_DataAddressMux = FSMC_DataAddressMux_Disable;
    766            FSMC_NORSRAMInitStructure.FSMC_MemoryType = FSMC_MemoryType_SRAM;
    767            FSMC_NORSRAMInitStructure.FSMC_MemoryDataWidth = FSMC_MemoryDataWidth_16b;
    768            FSMC_NORSRAMInitStructure.FSMC_BurstAccessMode = FSMC_BurstAccessMode_Disable;
    769            FSMC_NORSRAMInitStructure.FSMC_AsynchronousWait = FSMC_AsynchronousWait_Disable;  
    770            FSMC_NORSRAMInitStructure.FSMC_WaitSignalPolarity = FSMC_WaitSignalPolarity_Low;
    771            FSMC_NORSRAMInitStructure.FSMC_WrapMode = FSMC_WrapMode_Disable;
    772            FSMC_NORSRAMInitStructure.FSMC_WaitSignalActive = FSMC_WaitSignalActive_BeforeWaitState;
    773            FSMC_NORSRAMInitStructure.FSMC_WriteOperation = FSMC_WriteOperation_Enable;
    774            FSMC_NORSRAMInitStructure.FSMC_WaitSignal = FSMC_WaitSignal_Disable;
    775            FSMC_NORSRAMInitStructure.FSMC_ExtendedMode = FSMC_ExtendedMode_Disable;
    776            FSMC_NORSRAMInitStructure.FSMC_WriteBurst = FSMC_WriteBurst_Disable;
    777            FSMC_NORSRAMInitStructure.FSMC_ReadWriteTimingStruct = &NORSRAMTimingStructure;
    778            FSMC_NORSRAMInitStructure.FSMC_WriteTimingStruct = &NORSRAMTimingStructure;
    779          
    780            In case of FMC configuration   
    781            NORSRAMTimingStructure.FMC_AddressSetupTime = 1;
    782            NORSRAMTimingStructure.FMC_AddressHoldTime = 0;
    783            NORSRAMTimingStructure.FMC_DataSetupTime = 2;
    784            NORSRAMTimingStructure.FMC_BusTurnAroundDuration = 0;
    785            NORSRAMTimingStructure.FMC_CLKDivision = 0;
    786            NORSRAMTimingStructure.FMC_DataLatency = 0;
    787            NORSRAMTimingStructure.FMC_AccessMode = FMC_AccessMode_A;
    788          
    789            FMC_NORSRAMInitStructure.FMC_Bank = FMC_Bank1_NORSRAM2;
    790            FMC_NORSRAMInitStructure.FMC_DataAddressMux = FMC_DataAddressMux_Disable;
    791            FMC_NORSRAMInitStructure.FMC_MemoryType = FMC_MemoryType_SRAM;
    792            FMC_NORSRAMInitStructure.FMC_MemoryDataWidth = FMC_MemoryDataWidth_16b;
    793            FMC_NORSRAMInitStructure.FMC_BurstAccessMode = FMC_BurstAccessMode_Disable;
    794            FMC_NORSRAMInitStructure.FMC_AsynchronousWait = FMC_AsynchronousWait_Disable;  
    795            FMC_NORSRAMInitStructure.FMC_WaitSignalPolarity = FMC_WaitSignalPolarity_Low;
    796            FMC_NORSRAMInitStructure.FMC_WrapMode = FMC_WrapMode_Disable;
    797            FMC_NORSRAMInitStructure.FMC_WaitSignalActive = FMC_WaitSignalActive_BeforeWaitState;
    798            FMC_NORSRAMInitStructure.FMC_WriteOperation = FMC_WriteOperation_Enable;
    799            FMC_NORSRAMInitStructure.FMC_WaitSignal = FMC_WaitSignal_Disable;
    800            FMC_NORSRAMInitStructure.FMC_ExtendedMode = FMC_ExtendedMode_Disable;
    801            FMC_NORSRAMInitStructure.FMC_WriteBurst = FMC_WriteBurst_Disable;
    802            FMC_NORSRAMInitStructure.FMC_ContinousClock = FMC_CClock_SyncOnly;
    803            FMC_NORSRAMInitStructure.FMC_ReadWriteTimingStruct = &NORSRAMTimingStructure;
    804            FMC_NORSRAMInitStructure.FMC_WriteTimingStruct = &NORSRAMTimingStructure;
    805          */
    806            
    807          }
    808          #endif /* DATA_IN_ExtSRAM */
    809            
    810          #ifdef DATA_IN_ExtSDRAM
    811          /**
    812            * @brief  Setup the external memory controller.
    813            *         Called in startup_stm32f4xx.s before jump to main.
    814            *         This function configures the external SDRAM mounted on STM324x9I_EVAL board
    815            *         This SDRAM will be used as program data memory (including heap and stack).
    816            * @param  None
    817            * @retval None
    818            */
    819          void SystemInit_ExtMemCtl(void)
    820          {
    821            register uint32_t tmpreg = 0, timeout = 0xFFFF;
    822            register uint32_t index;
    823          
    824            /* Enable GPIOC, GPIOD, GPIOE, GPIOF, GPIOG, GPIOH and GPIOI interface 
    825                clock */
    826            RCC->AHB1ENR |= 0x000001FC;
    827            
    828            /* Connect PCx pins to FMC Alternate function */
    829            GPIOC->AFR[0]  = 0x0000000c;
    830            GPIOC->AFR[1]  = 0x00007700;
    831            /* Configure PCx pins in Alternate function mode */  
    832            GPIOC->MODER   = 0x00a00002;
    833            /* Configure PCx pins speed to 50 MHz */  
    834            GPIOC->OSPEEDR = 0x00a00002;
    835            /* Configure PCx pins Output type to push-pull */  
    836            GPIOC->OTYPER  = 0x00000000;
    837            /* No pull-up, pull-down for PCx pins */ 
    838            GPIOC->PUPDR   = 0x00500000;
    839            
    840            /* Connect PDx pins to FMC Alternate function */
    841            GPIOD->AFR[0]  = 0x000000CC;
    842            GPIOD->AFR[1]  = 0xCC000CCC;
    843            /* Configure PDx pins in Alternate function mode */  
    844            GPIOD->MODER   = 0xA02A000A;
    845            /* Configure PDx pins speed to 50 MHz */  
    846            GPIOD->OSPEEDR = 0xA02A000A;
    847            /* Configure PDx pins Output type to push-pull */  
    848            GPIOD->OTYPER  = 0x00000000;
    849            /* No pull-up, pull-down for PDx pins */ 
    850            GPIOD->PUPDR   = 0x00000000;
    851          
    852            /* Connect PEx pins to FMC Alternate function */
    853            GPIOE->AFR[0]  = 0xC00000CC;
    854            GPIOE->AFR[1]  = 0xCCCCCCCC;
    855            /* Configure PEx pins in Alternate function mode */ 
    856            GPIOE->MODER   = 0xAAAA800A;
    857            /* Configure PEx pins speed to 50 MHz */ 
    858            GPIOE->OSPEEDR = 0xAAAA800A;
    859            /* Configure PEx pins Output type to push-pull */  
    860            GPIOE->OTYPER  = 0x00000000;
    861            /* No pull-up, pull-down for PEx pins */ 
    862            GPIOE->PUPDR   = 0x00000000;
    863          
    864            /* Connect PFx pins to FMC Alternate function */
    865            GPIOF->AFR[0]  = 0xcccccccc;
    866            GPIOF->AFR[1]  = 0xcccccccc;
    867            /* Configure PFx pins in Alternate function mode */   
    868            GPIOF->MODER   = 0xAA800AAA;
    869            /* Configure PFx pins speed to 50 MHz */ 
    870            GPIOF->OSPEEDR = 0xAA800AAA;
    871            /* Configure PFx pins Output type to push-pull */  
    872            GPIOF->OTYPER  = 0x00000000;
    873            /* No pull-up, pull-down for PFx pins */ 
    874            GPIOF->PUPDR   = 0x00000000;
    875          
    876            /* Connect PGx pins to FMC Alternate function */
    877            GPIOG->AFR[0]  = 0xcccccccc;
    878            GPIOG->AFR[1]  = 0xcccccccc;
    879            /* Configure PGx pins in Alternate function mode */ 
    880            GPIOG->MODER   = 0xaaaaaaaa;
    881            /* Configure PGx pins speed to 50 MHz */ 
    882            GPIOG->OSPEEDR = 0xaaaaaaaa;
    883            /* Configure PGx pins Output type to push-pull */  
    884            GPIOG->OTYPER  = 0x00000000;
    885            /* No pull-up, pull-down for PGx pins */ 
    886            GPIOG->PUPDR   = 0x00000000;
    887            
    888            /* Connect PHx pins to FMC Alternate function */
    889            GPIOH->AFR[0]  = 0x00C0CC00;
    890            GPIOH->AFR[1]  = 0xCCCCCCCC;
    891            /* Configure PHx pins in Alternate function mode */ 
    892            GPIOH->MODER   = 0xAAAA08A0;
    893            /* Configure PHx pins speed to 50 MHz */ 
    894            GPIOH->OSPEEDR = 0xAAAA08A0;
    895            /* Configure PHx pins Output type to push-pull */  
    896            GPIOH->OTYPER  = 0x00000000;
    897            /* No pull-up, pull-down for PHx pins */ 
    898            GPIOH->PUPDR   = 0x00000000;
    899            
    900            /* Connect PIx pins to FMC Alternate function */
    901            GPIOI->AFR[0]  = 0xCCCCCCCC;
    902            GPIOI->AFR[1]  = 0x00000CC0;
    903            /* Configure PIx pins in Alternate function mode */ 
    904            GPIOI->MODER   = 0x0028AAAA;
    905            /* Configure PIx pins speed to 50 MHz */ 
    906            GPIOI->OSPEEDR = 0x0028AAAA;
    907            /* Configure PIx pins Output type to push-pull */  
    908            GPIOI->OTYPER  = 0x00000000;
    909            /* No pull-up, pull-down for PIx pins */ 
    910            GPIOI->PUPDR   = 0x00000000;
    911            
    912          /*-- FMC Configuration ------------------------------------------------------*/
    913            /* Enable the FMC interface clock */
    914            RCC->AHB3ENR |= 0x00000001;
    915            
    916            /* Configure and enable SDRAM bank1 */
    917            FMC_Bank5_6->SDCR[0] = 0x000039D0;
    918            FMC_Bank5_6->SDTR[0] = 0x01115351;      
    919            
    920            /* SDRAM initialization sequence */
    921            /* Clock enable command */
    922            FMC_Bank5_6->SDCMR = 0x00000011; 
    923            tmpreg = FMC_Bank5_6->SDSR & 0x00000020; 
    924            while((tmpreg != 0) & (timeout-- > 0))
    925            {
    926              tmpreg = FMC_Bank5_6->SDSR & 0x00000020; 
    927            }
    928            
    929            /* Delay */
    930            for (index = 0; index<1000; index++);
    931            
    932            /* PALL command */
    933            FMC_Bank5_6->SDCMR = 0x00000012;           
    934            timeout = 0xFFFF;
    935            while((tmpreg != 0) & (timeout-- > 0))
    936            {
    937            tmpreg = FMC_Bank5_6->SDSR & 0x00000020; 
    938            }
    939            
    940            /* Auto refresh command */
    941            FMC_Bank5_6->SDCMR = 0x00000073;
    942            timeout = 0xFFFF;
    943            while((tmpreg != 0) & (timeout-- > 0))
    944            {
    945            tmpreg = FMC_Bank5_6->SDSR & 0x00000020; 
    946            }
    947           
    948            /* MRD register program */
    949            FMC_Bank5_6->SDCMR = 0x00046014;
    950            timeout = 0xFFFF;
    951            while((tmpreg != 0) & (timeout-- > 0))
    952            {
    953            tmpreg = FMC_Bank5_6->SDSR & 0x00000020; 
    954            } 
    955            
    956            /* Set refresh count */
    957            tmpreg = FMC_Bank5_6->SDRTR;
    958            FMC_Bank5_6->SDRTR = (tmpreg | (0x0000027C<<1));
    959            
    960            /* Disable write protection */
    961            tmpreg = FMC_Bank5_6->SDCR[0]; 
    962            FMC_Bank5_6->SDCR[0] = (tmpreg & 0xFFFFFDFF);
    963            
    964          /*
    965            Bank1_SDRAM is configured as follow:
    966          
    967            FMC_SDRAMTimingInitStructure.FMC_LoadToActiveDelay = 2;      
    968            FMC_SDRAMTimingInitStructure.FMC_ExitSelfRefreshDelay = 6;  
    969            FMC_SDRAMTimingInitStructure.FMC_SelfRefreshTime = 4;        
    970            FMC_SDRAMTimingInitStructure.FMC_RowCycleDelay = 6;         
    971            FMC_SDRAMTimingInitStructure.FMC_WriteRecoveryTime = 2;      
    972            FMC_SDRAMTimingInitStructure.FMC_RPDelay = 2;                
    973            FMC_SDRAMTimingInitStructure.FMC_RCDDelay = 2;               
    974          
    975            FMC_SDRAMInitStructure.FMC_Bank = SDRAM_BANK;
    976            FMC_SDRAMInitStructure.FMC_ColumnBitsNumber = FMC_ColumnBits_Number_8b;
    977            FMC_SDRAMInitStructure.FMC_RowBitsNumber = FMC_RowBits_Number_11b;
    978            FMC_SDRAMInitStructure.FMC_SDMemoryDataWidth = FMC_SDMemory_Width_16b;
    979            FMC_SDRAMInitStructure.FMC_InternalBankNumber = FMC_InternalBank_Number_4;
    980            FMC_SDRAMInitStructure.FMC_CASLatency = FMC_CAS_Latency_3; 
    981            FMC_SDRAMInitStructure.FMC_WriteProtection = FMC_Write_Protection_Disable;
    982            FMC_SDRAMInitStructure.FMC_SDClockPeriod = FMC_SDClock_Period_2;
    983            FMC_SDRAMInitStructure.FMC_ReadBurst = FMC_Read_Burst_disable;
    984            FMC_SDRAMInitStructure.FMC_ReadPipeDelay = FMC_ReadPipe_Delay_1;
    985            FMC_SDRAMInitStructure.FMC_SDRAMTimingStruct = &FMC_SDRAMTimingInitStructure;
    986          */
    987            
    988          }
    989          #endif /* DATA_IN_ExtSDRAM */
    990          
    991          
    992          /**
    993            * @}
    994            */
    995          
    996          /**
    997            * @}
    998            */
    999            
   1000          /**
   1001            * @}
   1002            */    
   1003          /************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/

   Maximum stack usage in bytes:

   .cstack Function
   ------- --------
       8   SetSysClock
      12   SystemCoreClockUpdate
       8   SystemInit
         8   -> SetSysClock


   Section sizes:

   Bytes  Function/Label
   -----  --------------
       4  ??DataTable2
       4  ??DataTable2_1
       4  ??DataTable2_10
       4  ??DataTable2_11
       4  ??DataTable2_12
       4  ??DataTable2_13
       4  ??DataTable2_14
       4  ??DataTable2_15
       4  ??DataTable2_2
       4  ??DataTable2_3
       4  ??DataTable2_4
       4  ??DataTable2_5
       4  ??DataTable2_6
       4  ??DataTable2_7
       4  ??DataTable2_8
       4  ??DataTable2_9
      16  AHBPrescTable
     206  SetSysClock
       4  SystemCoreClock
     176  SystemCoreClockUpdate
      82  SystemInit

 
  20 bytes in section .data
 528 bytes in section .text
 
 528 bytes of CODE memory
  20 bytes of DATA memory

Errors: none
Warnings: none
