#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x14a8ff0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1497f70 .scope module, "tb" "tb" 3 29;
 .timescale -12 -12;
L_0x14d26c0 .functor NOT 1, L_0x14d58e0, C4<0>, C4<0>, C4<0>;
L_0x14d5760 .functor XOR 5, L_0x14d5620, L_0x14d56c0, C4<00000>, C4<00000>;
L_0x14d5870 .functor XOR 5, L_0x14d5760, L_0x14d57d0, C4<00000>, C4<00000>;
v0x14d1a40_0 .net *"_ivl_10", 4 0, L_0x14d57d0;  1 drivers
v0x14d1b40_0 .net *"_ivl_12", 4 0, L_0x14d5870;  1 drivers
v0x14d1c20_0 .net *"_ivl_2", 4 0, L_0x14d5580;  1 drivers
v0x14d1ce0_0 .net *"_ivl_4", 4 0, L_0x14d5620;  1 drivers
v0x14d1dc0_0 .net *"_ivl_6", 4 0, L_0x14d56c0;  1 drivers
v0x14d1ef0_0 .net *"_ivl_8", 4 0, L_0x14d5760;  1 drivers
v0x14d1fd0_0 .var "clk", 0 0;
v0x14d2070_0 .var/2u "stats1", 159 0;
v0x14d2130_0 .var/2u "strobe", 0 0;
v0x14d2280_0 .net "sum_dut", 4 0, L_0x14d54e0;  1 drivers
v0x14d2340_0 .net "sum_ref", 4 0, L_0x14d2ac0;  1 drivers
v0x14d23e0_0 .net "tb_match", 0 0, L_0x14d58e0;  1 drivers
v0x14d2480_0 .net "tb_mismatch", 0 0, L_0x14d26c0;  1 drivers
v0x14d2540_0 .net "x", 3 0, v0x14c64b0_0;  1 drivers
v0x14d2600_0 .net "y", 3 0, v0x14c6570_0;  1 drivers
L_0x14d5580 .concat [ 5 0 0 0], L_0x14d2ac0;
L_0x14d5620 .concat [ 5 0 0 0], L_0x14d2ac0;
L_0x14d56c0 .concat [ 5 0 0 0], L_0x14d54e0;
L_0x14d57d0 .concat [ 5 0 0 0], L_0x14d2ac0;
L_0x14d58e0 .cmp/eeq 5, L_0x14d5580, L_0x14d5870;
S_0x14a4390 .scope module, "good1" "reference_module" 3 70, 3 4 0, S_0x1497f70;
 .timescale -12 -12;
    .port_info 0 /INPUT 4 "x";
    .port_info 1 /INPUT 4 "y";
    .port_info 2 /OUTPUT 5 "sum";
v0x14a3e60_0 .net *"_ivl_0", 4 0, L_0x14d27b0;  1 drivers
L_0x7f997166a018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x14a0db0_0 .net *"_ivl_3", 0 0, L_0x7f997166a018;  1 drivers
v0x149dca0_0 .net *"_ivl_4", 4 0, L_0x14d2940;  1 drivers
L_0x7f997166a060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x14c5d60_0 .net *"_ivl_7", 0 0, L_0x7f997166a060;  1 drivers
v0x14c5e40_0 .net "sum", 4 0, L_0x14d2ac0;  alias, 1 drivers
v0x14c5f70_0 .net "x", 3 0, v0x14c64b0_0;  alias, 1 drivers
v0x14c6050_0 .net "y", 3 0, v0x14c6570_0;  alias, 1 drivers
L_0x14d27b0 .concat [ 4 1 0 0], v0x14c64b0_0, L_0x7f997166a018;
L_0x14d2940 .concat [ 4 1 0 0], v0x14c6570_0, L_0x7f997166a060;
L_0x14d2ac0 .arith/sum 5, L_0x14d27b0, L_0x14d2940;
S_0x14c61b0 .scope module, "stim1" "stimulus_gen" 3 65, 3 14 0, S_0x1497f70;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 4 "x";
    .port_info 2 /OUTPUT 4 "y";
v0x14c63d0_0 .net "clk", 0 0, v0x14d1fd0_0;  1 drivers
v0x14c64b0_0 .var "x", 3 0;
v0x14c6570_0 .var "y", 3 0;
E_0x14843b0/0 .event negedge, v0x14c63d0_0;
E_0x14843b0/1 .event posedge, v0x14c63d0_0;
E_0x14843b0 .event/or E_0x14843b0/0, E_0x14843b0/1;
S_0x14c6650 .scope module, "top_module1" "top_module" 3 75, 4 1 0, S_0x1497f70;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "x";
    .port_info 1 /INPUT 4 "y";
    .port_info 2 /OUTPUT 5 "sum";
L_0x14d52b0 .functor BUFZ 4, L_0x14d5210, C4<0000>, C4<0000>, C4<0000>;
v0x14d1140_0 .net *"_ivl_45", 0 0, L_0x14d53c0;  1 drivers
v0x14d1240_0 .net *"_ivl_50", 3 0, L_0x14d52b0;  1 drivers
v0x14d1320_0 .net "carry", 3 0, L_0x14d5320;  1 drivers
v0x14d13e0_0 .net "sum", 4 0, L_0x14d54e0;  alias, 1 drivers
v0x14d14c0_0 .net "sum_bits", 3 0, L_0x14d5210;  1 drivers
v0x14d15a0_0 .net "x", 3 0, v0x14c64b0_0;  alias, 1 drivers
v0x14d16b0_0 .net "y", 3 0, v0x14c6570_0;  alias, 1 drivers
L_0x14d3340 .part v0x14c64b0_0, 0, 1;
L_0x14d3400 .part v0x14c6570_0, 0, 1;
L_0x14d3c00 .part v0x14c64b0_0, 1, 1;
L_0x14d3ca0 .part v0x14c6570_0, 1, 1;
L_0x14d3d40 .part L_0x14d5320, 0, 1;
L_0x14d4520 .part v0x14c64b0_0, 2, 1;
L_0x14d4600 .part v0x14c6570_0, 2, 1;
L_0x14d46a0 .part L_0x14d5320, 1, 1;
L_0x14d4ec0 .part v0x14c64b0_0, 3, 1;
L_0x14d4f60 .part v0x14c6570_0, 3, 1;
L_0x14d5170 .part L_0x14d5320, 2, 1;
L_0x14d5210 .concat8 [ 1 1 1 1], L_0x14d2d90, L_0x14d3650, L_0x14d3f70, L_0x14d4910;
o0x7f99716b37c8 .functor BUFZ 1, C4<z>; HiZ drive
o0x7f99716b3df8 .functor BUFZ 1, C4<z>; HiZ drive
o0x7f99716b4428 .functor BUFZ 1, C4<z>; HiZ drive
o0x7f99716b4a58 .functor BUFZ 1, C4<z>; HiZ drive
L_0x14d5320 .concat8 [ 1 1 1 1], o0x7f99716b37c8, o0x7f99716b3df8, o0x7f99716b4428, o0x7f99716b4a58;
L_0x14d53c0 .part L_0x14d5320, 3, 1;
L_0x14d54e0 .concat8 [ 4 1 0 0], L_0x14d52b0, L_0x14d53c0;
S_0x14c6830 .scope module, "fa0" "full_adder" 4 11, 4 23 0, S_0x14c6650;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
v0x14c8a80_0 .net "a", 0 0, L_0x14d3340;  1 drivers
v0x14c8b20_0 .net "b", 0 0, L_0x14d3400;  1 drivers
v0x14c8c30_0 .net "c0", 0 0, L_0x14d2ed0;  1 drivers
v0x14c8d20_0 .net "c1", 0 0, L_0x14d3010;  1 drivers
v0x14c8e10_0 .net "c2", 0 0, L_0x14d30c0;  1 drivers
v0x14c8f00_0 .net "carry", 0 0, L_0x14d3170;  1 drivers
L_0x7f997166a0a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x14c8fa0_0 .net "cin", 0 0, L_0x7f997166a0a8;  1 drivers
v0x14c9040_0 .net "cout", 0 0, o0x7f99716b37c8;  0 drivers
v0x14c90e0_0 .net "s0", 0 0, L_0x14d2b60;  1 drivers
v0x14c9180_0 .net "sum", 0 0, L_0x14d2d90;  1 drivers
S_0x14c6ac0 .scope module, "a0" "and_gate" 4 36, 4 51 0, S_0x14c6830;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "z";
L_0x14d2ed0 .functor AND 1, L_0x14d3340, L_0x14d3400, C4<1>, C4<1>;
v0x14c6d50_0 .net "a", 0 0, L_0x14d3340;  alias, 1 drivers
v0x14c6e30_0 .net "b", 0 0, L_0x14d3400;  alias, 1 drivers
v0x14c6ef0_0 .net "z", 0 0, L_0x14d2ed0;  alias, 1 drivers
S_0x14c7040 .scope module, "a1" "and_gate" 4 37, 4 51 0, S_0x14c6830;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "z";
L_0x14d3010 .functor AND 1, L_0x14d2b60, L_0x7f997166a0a8, C4<1>, C4<1>;
v0x14c7290_0 .net "a", 0 0, L_0x14d2b60;  alias, 1 drivers
v0x14c7370_0 .net "b", 0 0, L_0x7f997166a0a8;  alias, 1 drivers
v0x14c7430_0 .net "z", 0 0, L_0x14d3010;  alias, 1 drivers
S_0x14c7580 .scope module, "a2" "and_gate" 4 38, 4 51 0, S_0x14c6830;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "z";
L_0x14d30c0 .functor AND 1, L_0x14d3340, L_0x7f997166a0a8, C4<1>, C4<1>;
v0x14c7800_0 .net "a", 0 0, L_0x14d3340;  alias, 1 drivers
v0x14c78d0_0 .net "b", 0 0, L_0x7f997166a0a8;  alias, 1 drivers
v0x14c79a0_0 .net "z", 0 0, L_0x14d30c0;  alias, 1 drivers
S_0x14c7ab0 .scope module, "o0" "or_gate" 4 41, 4 58 0, S_0x14c6830;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "z";
L_0x14d3170 .functor OR 1, L_0x14d2ed0, L_0x14d3010, C4<0>, C4<0>;
v0x14c7d00_0 .net "a", 0 0, L_0x14d2ed0;  alias, 1 drivers
v0x14c7df0_0 .net "b", 0 0, L_0x14d3010;  alias, 1 drivers
v0x14c7ec0_0 .net "z", 0 0, L_0x14d3170;  alias, 1 drivers
S_0x14c7fd0 .scope module, "x0" "xor_gate" 4 34, 4 44 0, S_0x14c6830;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "z";
L_0x14d2b60 .functor XOR 1, L_0x14d3340, L_0x14d3400, C4<0>, C4<0>;
v0x14c8270_0 .net "a", 0 0, L_0x14d3340;  alias, 1 drivers
v0x14c8380_0 .net "b", 0 0, L_0x14d3400;  alias, 1 drivers
v0x14c8440_0 .net "z", 0 0, L_0x14d2b60;  alias, 1 drivers
S_0x14c8510 .scope module, "x1" "xor_gate" 4 35, 4 44 0, S_0x14c6830;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "z";
L_0x14d2d90 .functor XOR 1, L_0x14d2b60, L_0x7f997166a0a8, C4<0>, C4<0>;
v0x14c8760_0 .net "a", 0 0, L_0x14d2b60;  alias, 1 drivers
v0x14c8870_0 .net "b", 0 0, L_0x7f997166a0a8;  alias, 1 drivers
v0x14c8980_0 .net "z", 0 0, L_0x14d2d90;  alias, 1 drivers
S_0x14c9240 .scope module, "fa1" "full_adder" 4 12, 4 23 0, S_0x14c6650;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
v0x14cb440_0 .net "a", 0 0, L_0x14d3c00;  1 drivers
v0x14cb4e0_0 .net "b", 0 0, L_0x14d3ca0;  1 drivers
v0x14cb5f0_0 .net "c0", 0 0, L_0x14d3790;  1 drivers
v0x14cb6e0_0 .net "c1", 0 0, L_0x14d38d0;  1 drivers
v0x14cb7d0_0 .net "c2", 0 0, L_0x14d3980;  1 drivers
v0x14cb8c0_0 .net "carry", 0 0, L_0x14d3a30;  1 drivers
v0x14cb960_0 .net "cin", 0 0, L_0x14d3d40;  1 drivers
v0x14cba00_0 .net "cout", 0 0, o0x7f99716b3df8;  0 drivers
v0x14cbaa0_0 .net "s0", 0 0, L_0x14d34a0;  1 drivers
v0x14cbbd0_0 .net "sum", 0 0, L_0x14d3650;  1 drivers
S_0x14c94a0 .scope module, "a0" "and_gate" 4 36, 4 51 0, S_0x14c9240;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "z";
L_0x14d3790 .functor AND 1, L_0x14d3c00, L_0x14d3ca0, C4<1>, C4<1>;
v0x14c9710_0 .net "a", 0 0, L_0x14d3c00;  alias, 1 drivers
v0x14c97f0_0 .net "b", 0 0, L_0x14d3ca0;  alias, 1 drivers
v0x14c98b0_0 .net "z", 0 0, L_0x14d3790;  alias, 1 drivers
S_0x14c9a00 .scope module, "a1" "and_gate" 4 37, 4 51 0, S_0x14c9240;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "z";
L_0x14d38d0 .functor AND 1, L_0x14d34a0, L_0x14d3d40, C4<1>, C4<1>;
v0x14c9c50_0 .net "a", 0 0, L_0x14d34a0;  alias, 1 drivers
v0x14c9d30_0 .net "b", 0 0, L_0x14d3d40;  alias, 1 drivers
v0x14c9df0_0 .net "z", 0 0, L_0x14d38d0;  alias, 1 drivers
S_0x14c9f40 .scope module, "a2" "and_gate" 4 38, 4 51 0, S_0x14c9240;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "z";
L_0x14d3980 .functor AND 1, L_0x14d3c00, L_0x14d3d40, C4<1>, C4<1>;
v0x14ca1c0_0 .net "a", 0 0, L_0x14d3c00;  alias, 1 drivers
v0x14ca290_0 .net "b", 0 0, L_0x14d3d40;  alias, 1 drivers
v0x14ca360_0 .net "z", 0 0, L_0x14d3980;  alias, 1 drivers
S_0x14ca470 .scope module, "o0" "or_gate" 4 41, 4 58 0, S_0x14c9240;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "z";
L_0x14d3a30 .functor OR 1, L_0x14d3790, L_0x14d38d0, C4<0>, C4<0>;
v0x14ca6c0_0 .net "a", 0 0, L_0x14d3790;  alias, 1 drivers
v0x14ca7b0_0 .net "b", 0 0, L_0x14d38d0;  alias, 1 drivers
v0x14ca880_0 .net "z", 0 0, L_0x14d3a30;  alias, 1 drivers
S_0x14ca990 .scope module, "x0" "xor_gate" 4 34, 4 44 0, S_0x14c9240;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "z";
L_0x14d34a0 .functor XOR 1, L_0x14d3c00, L_0x14d3ca0, C4<0>, C4<0>;
v0x14cac30_0 .net "a", 0 0, L_0x14d3c00;  alias, 1 drivers
v0x14cad40_0 .net "b", 0 0, L_0x14d3ca0;  alias, 1 drivers
v0x14cae00_0 .net "z", 0 0, L_0x14d34a0;  alias, 1 drivers
S_0x14caed0 .scope module, "x1" "xor_gate" 4 35, 4 44 0, S_0x14c9240;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "z";
L_0x14d3650 .functor XOR 1, L_0x14d34a0, L_0x14d3d40, C4<0>, C4<0>;
v0x14cb120_0 .net "a", 0 0, L_0x14d34a0;  alias, 1 drivers
v0x14cb230_0 .net "b", 0 0, L_0x14d3d40;  alias, 1 drivers
v0x14cb340_0 .net "z", 0 0, L_0x14d3650;  alias, 1 drivers
S_0x14cbc90 .scope module, "fa2" "full_adder" 4 13, 4 23 0, S_0x14c6650;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
v0x14cdea0_0 .net "a", 0 0, L_0x14d4520;  1 drivers
v0x14cdf40_0 .net "b", 0 0, L_0x14d4600;  1 drivers
v0x14ce050_0 .net "c0", 0 0, L_0x14d40b0;  1 drivers
v0x14ce140_0 .net "c1", 0 0, L_0x14d41f0;  1 drivers
v0x14ce230_0 .net "c2", 0 0, L_0x14d42a0;  1 drivers
v0x14ce320_0 .net "carry", 0 0, L_0x14d4350;  1 drivers
v0x14ce3c0_0 .net "cin", 0 0, L_0x14d46a0;  1 drivers
v0x14ce460_0 .net "cout", 0 0, o0x7f99716b4428;  0 drivers
v0x14ce500_0 .net "s0", 0 0, L_0x14d3de0;  1 drivers
v0x14ce630_0 .net "sum", 0 0, L_0x14d3f70;  1 drivers
S_0x14cbf00 .scope module, "a0" "and_gate" 4 36, 4 51 0, S_0x14cbc90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "z";
L_0x14d40b0 .functor AND 1, L_0x14d4520, L_0x14d4600, C4<1>, C4<1>;
v0x14cc170_0 .net "a", 0 0, L_0x14d4520;  alias, 1 drivers
v0x14cc250_0 .net "b", 0 0, L_0x14d4600;  alias, 1 drivers
v0x14cc310_0 .net "z", 0 0, L_0x14d40b0;  alias, 1 drivers
S_0x14cc460 .scope module, "a1" "and_gate" 4 37, 4 51 0, S_0x14cbc90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "z";
L_0x14d41f0 .functor AND 1, L_0x14d3de0, L_0x14d46a0, C4<1>, C4<1>;
v0x14cc6b0_0 .net "a", 0 0, L_0x14d3de0;  alias, 1 drivers
v0x14cc790_0 .net "b", 0 0, L_0x14d46a0;  alias, 1 drivers
v0x14cc850_0 .net "z", 0 0, L_0x14d41f0;  alias, 1 drivers
S_0x14cc9a0 .scope module, "a2" "and_gate" 4 38, 4 51 0, S_0x14cbc90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "z";
L_0x14d42a0 .functor AND 1, L_0x14d4520, L_0x14d46a0, C4<1>, C4<1>;
v0x14ccc20_0 .net "a", 0 0, L_0x14d4520;  alias, 1 drivers
v0x14cccf0_0 .net "b", 0 0, L_0x14d46a0;  alias, 1 drivers
v0x14ccdc0_0 .net "z", 0 0, L_0x14d42a0;  alias, 1 drivers
S_0x14cced0 .scope module, "o0" "or_gate" 4 41, 4 58 0, S_0x14cbc90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "z";
L_0x14d4350 .functor OR 1, L_0x14d40b0, L_0x14d41f0, C4<0>, C4<0>;
v0x14cd120_0 .net "a", 0 0, L_0x14d40b0;  alias, 1 drivers
v0x14cd210_0 .net "b", 0 0, L_0x14d41f0;  alias, 1 drivers
v0x14cd2e0_0 .net "z", 0 0, L_0x14d4350;  alias, 1 drivers
S_0x14cd3f0 .scope module, "x0" "xor_gate" 4 34, 4 44 0, S_0x14cbc90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "z";
L_0x14d3de0 .functor XOR 1, L_0x14d4520, L_0x14d4600, C4<0>, C4<0>;
v0x14cd690_0 .net "a", 0 0, L_0x14d4520;  alias, 1 drivers
v0x14cd7a0_0 .net "b", 0 0, L_0x14d4600;  alias, 1 drivers
v0x14cd860_0 .net "z", 0 0, L_0x14d3de0;  alias, 1 drivers
S_0x14cd930 .scope module, "x1" "xor_gate" 4 35, 4 44 0, S_0x14cbc90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "z";
L_0x14d3f70 .functor XOR 1, L_0x14d3de0, L_0x14d46a0, C4<0>, C4<0>;
v0x14cdb80_0 .net "a", 0 0, L_0x14d3de0;  alias, 1 drivers
v0x14cdc90_0 .net "b", 0 0, L_0x14d46a0;  alias, 1 drivers
v0x14cdda0_0 .net "z", 0 0, L_0x14d3f70;  alias, 1 drivers
S_0x14ce6f0 .scope module, "fa3" "full_adder" 4 14, 4 23 0, S_0x14c6650;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
v0x14d08f0_0 .net "a", 0 0, L_0x14d4ec0;  1 drivers
v0x14d0990_0 .net "b", 0 0, L_0x14d4f60;  1 drivers
v0x14d0aa0_0 .net "c0", 0 0, L_0x14d4a50;  1 drivers
v0x14d0b90_0 .net "c1", 0 0, L_0x14d4b90;  1 drivers
v0x14d0c80_0 .net "c2", 0 0, L_0x14d4c40;  1 drivers
v0x14d0d70_0 .net "carry", 0 0, L_0x14d4cf0;  1 drivers
v0x14d0e10_0 .net "cin", 0 0, L_0x14d5170;  1 drivers
v0x14d0eb0_0 .net "cout", 0 0, o0x7f99716b4a58;  0 drivers
v0x14d0f50_0 .net "s0", 0 0, L_0x14d4740;  1 drivers
v0x14d1080_0 .net "sum", 0 0, L_0x14d4910;  1 drivers
S_0x14ce930 .scope module, "a0" "and_gate" 4 36, 4 51 0, S_0x14ce6f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "z";
L_0x14d4a50 .functor AND 1, L_0x14d4ec0, L_0x14d4f60, C4<1>, C4<1>;
v0x14cebc0_0 .net "a", 0 0, L_0x14d4ec0;  alias, 1 drivers
v0x14ceca0_0 .net "b", 0 0, L_0x14d4f60;  alias, 1 drivers
v0x14ced60_0 .net "z", 0 0, L_0x14d4a50;  alias, 1 drivers
S_0x14ceeb0 .scope module, "a1" "and_gate" 4 37, 4 51 0, S_0x14ce6f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "z";
L_0x14d4b90 .functor AND 1, L_0x14d4740, L_0x14d5170, C4<1>, C4<1>;
v0x14cf100_0 .net "a", 0 0, L_0x14d4740;  alias, 1 drivers
v0x14cf1e0_0 .net "b", 0 0, L_0x14d5170;  alias, 1 drivers
v0x14cf2a0_0 .net "z", 0 0, L_0x14d4b90;  alias, 1 drivers
S_0x14cf3f0 .scope module, "a2" "and_gate" 4 38, 4 51 0, S_0x14ce6f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "z";
L_0x14d4c40 .functor AND 1, L_0x14d4ec0, L_0x14d5170, C4<1>, C4<1>;
v0x14cf670_0 .net "a", 0 0, L_0x14d4ec0;  alias, 1 drivers
v0x14cf740_0 .net "b", 0 0, L_0x14d5170;  alias, 1 drivers
v0x14cf810_0 .net "z", 0 0, L_0x14d4c40;  alias, 1 drivers
S_0x14cf920 .scope module, "o0" "or_gate" 4 41, 4 58 0, S_0x14ce6f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "z";
L_0x14d4cf0 .functor OR 1, L_0x14d4a50, L_0x14d4b90, C4<0>, C4<0>;
v0x14cfb70_0 .net "a", 0 0, L_0x14d4a50;  alias, 1 drivers
v0x14cfc60_0 .net "b", 0 0, L_0x14d4b90;  alias, 1 drivers
v0x14cfd30_0 .net "z", 0 0, L_0x14d4cf0;  alias, 1 drivers
S_0x14cfe40 .scope module, "x0" "xor_gate" 4 34, 4 44 0, S_0x14ce6f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "z";
L_0x14d4740 .functor XOR 1, L_0x14d4ec0, L_0x14d4f60, C4<0>, C4<0>;
v0x14d00e0_0 .net "a", 0 0, L_0x14d4ec0;  alias, 1 drivers
v0x14d01f0_0 .net "b", 0 0, L_0x14d4f60;  alias, 1 drivers
v0x14d02b0_0 .net "z", 0 0, L_0x14d4740;  alias, 1 drivers
S_0x14d0380 .scope module, "x1" "xor_gate" 4 35, 4 44 0, S_0x14ce6f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "z";
L_0x14d4910 .functor XOR 1, L_0x14d4740, L_0x14d5170, C4<0>, C4<0>;
v0x14d05d0_0 .net "a", 0 0, L_0x14d4740;  alias, 1 drivers
v0x14d06e0_0 .net "b", 0 0, L_0x14d5170;  alias, 1 drivers
v0x14d07f0_0 .net "z", 0 0, L_0x14d4910;  alias, 1 drivers
S_0x14d1840 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 82, 3 82 0, S_0x1497f70;
 .timescale -12 -12;
E_0x1484620 .event anyedge, v0x14d2130_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x14d2130_0;
    %nor/r;
    %assign/vec4 v0x14d2130_0, 0;
    %wait E_0x1484620;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x14c61b0;
T_1 ;
    %pushi/vec4 100, 0, 32;
T_1.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.1, 5;
    %jmp/1 T_1.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x14843b0;
    %vpi_func 3 21 "$random" 32 {0 0 0};
    %pad/s 8;
    %split/vec4 4;
    %assign/vec4 v0x14c6570_0, 0;
    %assign/vec4 v0x14c64b0_0, 0;
    %jmp T_1.0;
T_1.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 24 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x1497f70;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14d1fd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14d2130_0, 0, 1;
    %end;
    .thread T_2, $init;
    .scope S_0x1497f70;
T_3 ;
T_3.0 ;
    %delay 5, 0;
    %load/vec4 v0x14d1fd0_0;
    %inv;
    %store/vec4 v0x14d1fd0_0, 0, 1;
    %jmp T_3.0;
T_3.1 ;
    %end;
    .thread T_3;
    .scope S_0x1497f70;
T_4 ;
    %vpi_call/w 3 57 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 58 "$dumpvars", 32'sb00000000000000000000000000000001, v0x14c63d0_0, v0x14d2480_0, v0x14d2540_0, v0x14d2600_0, v0x14d2340_0, v0x14d2280_0 {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x1497f70;
T_5 ;
    %load/vec4 v0x14d2070_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %load/vec4 v0x14d2070_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x14d2070_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 91 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "sum", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_5.1;
T_5.0 ;
    %vpi_call/w 3 92 "$display", "Hint: Output '%s' has no mismatches.", "sum" {0 0 0};
T_5.1 ;
    %load/vec4 v0x14d2070_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x14d2070_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 94 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 95 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x14d2070_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x14d2070_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 96 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_5, $final;
    .scope S_0x1497f70;
T_6 ;
    %wait E_0x14843b0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x14d2070_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x14d2070_0, 4, 32;
    %load/vec4 v0x14d23e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x14d2070_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.2, 4;
    %vpi_func 3 107 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x14d2070_0, 4, 32;
T_6.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x14d2070_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x14d2070_0, 4, 32;
T_6.0 ;
    %load/vec4 v0x14d2340_0;
    %load/vec4 v0x14d2340_0;
    %load/vec4 v0x14d2280_0;
    %xor;
    %load/vec4 v0x14d2340_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_6.4, 6;
    %load/vec4 v0x14d2070_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.6, 4;
    %vpi_func 3 111 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x14d2070_0, 4, 32;
T_6.6 ;
    %load/vec4 v0x14d2070_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x14d2070_0, 4, 32;
T_6.4 ;
    %jmp T_6;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/m2014_q4j/m2014_q4j_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5/can55_depth0/human/m2014_q4j/iter0/response8/top_module.sv";
