Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o X:/.win_desktop/My processor/Microprocessor/processor_testbench_isim_beh.exe -prj X:/.win_desktop/My processor/Microprocessor/processor_testbench_beh.prj work.processor_testbench work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "X:/.win_desktop/My processor/Microprocessor/mux_2t01.v" into library work
Analyzing Verilog file "X:/.win_desktop/My processor/Microprocessor/mux_1to4_rxry.v" into library work
Analyzing Verilog file "X:/.win_desktop/My processor/Microprocessor/mux_1to4.v" into library work
Analyzing Verilog file "X:/.win_desktop/My processor/Microprocessor/eight_to_one_mux.v" into library work
Analyzing Verilog file "X:/.win_desktop/My processor/Microprocessor/DFlip_Flop.v" into library work
Analyzing Verilog file "X:/.win_desktop/My processor/Microprocessor/ROM.v" into library work
Analyzing Verilog file "X:/.win_desktop/My processor/Microprocessor/LEDS.v" into library work
Analyzing Verilog file "X:/.win_desktop/My processor/Microprocessor/FSMC.v" into library work
Analyzing Verilog file "X:/.win_desktop/My processor/Microprocessor/FourBitRegister.v" into library work
Analyzing Verilog file "X:/.win_desktop/My processor/Microprocessor/ALU.v" into library work
Analyzing Verilog file "X:/.win_desktop/My processor/Microprocessor/processor.v" into library work
Analyzing Verilog file "X:/.win_desktop/My processor/Microprocessor/processor_testbench.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module ALU
Compiling module LEDS
Compiling module ROM
Compiling module DFlip_Flop
Compiling module mux_2to1
Compiling module mux_1to4
Compiling module mux_1to4_rxry
Compiling module mux_4to1
Compiling module RegisterFile
Compiling module FSMC
Compiling module processor
Compiling module processor_testbench
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 13 Verilog Units
Built simulation executable X:/.win_desktop/My processor/Microprocessor/processor_testbench_isim_beh.exe
Fuse Memory Usage: 29960 KB
Fuse CPU Usage: 389 ms
