// Seed: 1365314030
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_4 = !id_1;
  assign module_1.id_10 = 0;
endmodule
module module_1 (
    input uwire id_0,
    input wire id_1,
    input tri id_2,
    input wand id_3,
    input tri0 id_4,
    input tri0 id_5,
    input tri0 id_6,
    output wor id_7
    , id_15,
    output wor id_8,
    input tri1 id_9,
    input supply0 id_10,
    output tri0 id_11,
    output tri0 id_12,
    input wand id_13
);
  assign id_11 = id_15;
  xor primCall (id_11, id_1, id_16, id_13, id_6, id_9, id_4);
  wire id_16;
  module_0 modCall_1 (
      id_16,
      id_16,
      id_16
  );
  tri1 id_17 = id_10;
  assign id_12 = (id_3);
endmodule
