M:hal_mcu
F:G$halMcuInit$0$0({2}DF,SV:S),Z,0,0,0,0,0
F:G$halMcuWaitUs$0$0({2}DF,SV:S),Z,0,0,0,0,0
F:G$halMcuWaitMs$0$0({2}DF,SV:S),Z,0,0,0,0,0
F:G$halMcuSetLowPowerMode$0$0({2}DF,SV:S),Z,0,0,0,0,0
F:G$halMcuReset$0$0({2}DF,SV:S),Z,0,0,0,0,0
S:G$MDMCTRL0H$0$0({1}SC:U),F,0,0
S:G$SYNC1$0$0({1}SC:U),F,0,0
S:G$SYNC0$0$0({1}SC:U),F,0,0
S:G$PKTLEN$0$0({1}SC:U),F,0,0
S:G$PKTCTRL1$0$0({1}SC:U),F,0,0
S:G$PKTCTRL0$0$0({1}SC:U),F,0,0
S:G$ADDR$0$0({1}SC:U),F,0,0
S:G$CHANNR$0$0({1}SC:U),F,0,0
S:G$FSCTRL1$0$0({1}SC:U),F,0,0
S:G$FSCTRL0$0$0({1}SC:U),F,0,0
S:G$FREQ2$0$0({1}SC:U),F,0,0
S:G$FREQ1$0$0({1}SC:U),F,0,0
S:G$FREQ0$0$0({1}SC:U),F,0,0
S:G$MDMCFG4$0$0({1}SC:U),F,0,0
S:G$MDMCFG3$0$0({1}SC:U),F,0,0
S:G$MDMCFG2$0$0({1}SC:U),F,0,0
S:G$MDMCFG1$0$0({1}SC:U),F,0,0
S:G$MDMCFG0$0$0({1}SC:U),F,0,0
S:G$DEVIATN$0$0({1}SC:U),F,0,0
S:G$MCSM2$0$0({1}SC:U),F,0,0
S:G$MCSM1$0$0({1}SC:U),F,0,0
S:G$MCSM0$0$0({1}SC:U),F,0,0
S:G$FOCCFG$0$0({1}SC:U),F,0,0
S:G$BSCFG$0$0({1}SC:U),F,0,0
S:G$AGCCTRL2$0$0({1}SC:U),F,0,0
S:G$AGCCTRL1$0$0({1}SC:U),F,0,0
S:G$AGCCTRL0$0$0({1}SC:U),F,0,0
S:G$FREND1$0$0({1}SC:U),F,0,0
S:G$FREND0$0$0({1}SC:U),F,0,0
S:G$FSCAL3$0$0({1}SC:U),F,0,0
S:G$FSCAL2$0$0({1}SC:U),F,0,0
S:G$FSCAL1$0$0({1}SC:U),F,0,0
S:G$FSCAL0$0$0({1}SC:U),F,0,0
S:G$_XREGDF20$0$0({1}SC:U),F,0,0
S:G$_XREGDF21$0$0({1}SC:U),F,0,0
S:G$_XREGDF22$0$0({1}SC:U),F,0,0
S:G$TEST2$0$0({1}SC:U),F,0,0
S:G$TEST1$0$0({1}SC:U),F,0,0
S:G$TEST0$0$0({1}SC:U),F,0,0
S:G$_XREGDF26$0$0({1}SC:U),F,0,0
S:G$PA_TABLE7$0$0({1}SC:U),F,0,0
S:G$PA_TABLE6$0$0({1}SC:U),F,0,0
S:G$PA_TABLE5$0$0({1}SC:U),F,0,0
S:G$PA_TABLE4$0$0({1}SC:U),F,0,0
S:G$PA_TABLE3$0$0({1}SC:U),F,0,0
S:G$PA_TABLE2$0$0({1}SC:U),F,0,0
S:G$PA_TABLE1$0$0({1}SC:U),F,0,0
S:G$PA_TABLE0$0$0({1}SC:U),F,0,0
S:G$IOCFG2$0$0({1}SC:U),F,0,0
S:G$IOCFG1$0$0({1}SC:U),F,0,0
S:G$IOCFG0$0$0({1}SC:U),F,0,0
S:G$_XREGDF32$0$0({1}SC:U),F,0,0
S:G$_XREGDF33$0$0({1}SC:U),F,0,0
S:G$_XREGDF34$0$0({1}SC:U),F,0,0
S:G$_XREGDF35$0$0({1}SC:U),F,0,0
S:G$PARTNUM$0$0({1}SC:U),F,0,0
S:G$VERSION$0$0({1}SC:U),F,0,0
S:G$FREQEST$0$0({1}SC:U),F,0,0
S:G$LQI$0$0({1}SC:U),F,0,0
S:G$RSSI$0$0({1}SC:U),F,0,0
S:G$MARCSTATE$0$0({1}SC:U),F,0,0
S:G$PKTSTATUS$0$0({1}SC:U),F,0,0
S:G$VCO_VC_DAC$0$0({1}SC:U),F,0,0
S:G$I2SCFG0$0$0({1}SC:U),F,0,0
S:G$I2SCFG1$0$0({1}SC:U),F,0,0
S:G$I2SDATL$0$0({1}SC:U),F,0,0
S:G$I2SDATH$0$0({1}SC:U),F,0,0
S:G$I2SWCNT$0$0({1}SC:U),F,0,0
S:G$I2SSTAT$0$0({1}SC:U),F,0,0
S:G$I2SCLKF0$0$0({1}SC:U),F,0,0
S:G$I2SCLKF1$0$0({1}SC:U),F,0,0
S:G$I2SCLKF2$0$0({1}SC:U),F,0,0
S:G$_NA_P0$0$0({1}SC:U),F,0,0
S:G$_NA_SP$0$0({1}SC:U),F,0,0
S:G$_NA_DPL0$0$0({1}SC:U),F,0,0
S:G$_NA_DPH0$0$0({1}SC:U),F,0,0
S:G$_NA_DPL1$0$0({1}SC:U),F,0,0
S:G$_NA_DPH1$0$0({1}SC:U),F,0,0
S:G$X_U0CSR$0$0({1}SC:U),F,0,0
S:G$_NA_PCON$0$0({1}SC:U),F,0,0
S:G$_NA_TCON$0$0({1}SC:U),F,0,0
S:G$X_P0IFG$0$0({1}SC:U),F,0,0
S:G$X_P1IFG$0$0({1}SC:U),F,0,0
S:G$X_P2IFG$0$0({1}SC:U),F,0,0
S:G$X_PICTL$0$0({1}SC:U),F,0,0
S:G$X_P1IEN$0$0({1}SC:U),F,0,0
S:G$_X_SFR8E$0$0({1}SC:U),F,0,0
S:G$X_P0INP$0$0({1}SC:U),F,0,0
S:G$_NA_P1$0$0({1}SC:U),F,0,0
S:G$X_RFIM$0$0({1}SC:U),F,0,0
S:G$_NA_DPS$0$0({1}SC:U),F,0,0
S:G$X_MPAGE$0$0({1}SC:U),F,0,0
S:G$_X_SFR94$0$0({1}SC:U),F,0,0
S:G$_X_SFR95$0$0({1}SC:U),F,0,0
S:G$_X_SFR96$0$0({1}SC:U),F,0,0
S:G$_X_SFR97$0$0({1}SC:U),F,0,0
S:G$_NA_S0CON$0$0({1}SC:U),F,0,0
S:G$_X_SFR99$0$0({1}SC:U),F,0,0
S:G$_NA_IEN2$0$0({1}SC:U),F,0,0
S:G$_NA_S1CON$0$0({1}SC:U),F,0,0
S:G$X_T2CT$0$0({1}SC:U),F,0,0
S:G$X_T2PR$0$0({1}SC:U),F,0,0
S:G$X_T2CTL$0$0({1}SC:U),F,0,0
S:G$_X_SFR9F$0$0({1}SC:U),F,0,0
S:G$_NA_P2$0$0({1}SC:U),F,0,0
S:G$X_WORIRQ$0$0({1}SC:U),F,0,0
S:G$X_WORCTRL$0$0({1}SC:U),F,0,0
S:G$X_WOREVT0$0$0({1}SC:U),F,0,0
S:G$X_WOREVT1$0$0({1}SC:U),F,0,0
S:G$X_WORTIME0$0$0({1}SC:U),F,0,0
S:G$X_WORTIME1$0$0({1}SC:U),F,0,0
S:G$_X_SFRA7$0$0({1}SC:U),F,0,0
S:G$_NA_IEN0$0$0({1}SC:U),F,0,0
S:G$_NA_IP0$0$0({1}SC:U),F,0,0
S:G$_X_SFRAA$0$0({1}SC:U),F,0,0
S:G$X_FWT$0$0({1}SC:U),F,0,0
S:G$X_FADDRL$0$0({1}SC:U),F,0,0
S:G$X_FADDRH$0$0({1}SC:U),F,0,0
S:G$X_FCTL$0$0({1}SC:U),F,0,0
S:G$X_FWDATA$0$0({1}SC:U),F,0,0
S:G$_X_SFRB0$0$0({1}SC:U),F,0,0
S:G$X_ENCDI$0$0({1}SC:U),F,0,0
S:G$X_ENCDO$0$0({1}SC:U),F,0,0
S:G$X_ENCCS$0$0({1}SC:U),F,0,0
S:G$X_ADCCON1$0$0({1}SC:U),F,0,0
S:G$X_ADCCON2$0$0({1}SC:U),F,0,0
S:G$X_ADCCON3$0$0({1}SC:U),F,0,0
S:G$_X_SFRB7$0$0({1}SC:U),F,0,0
S:G$_NA_IEN1$0$0({1}SC:U),F,0,0
S:G$_NA_IP1$0$0({1}SC:U),F,0,0
S:G$X_ADCL$0$0({1}SC:U),F,0,0
S:G$X_ADCH$0$0({1}SC:U),F,0,0
S:G$X_RNDL$0$0({1}SC:U),F,0,0
S:G$X_RNDH$0$0({1}SC:U),F,0,0
S:G$X_SLEEP$0$0({1}SC:U),F,0,0
S:G$_X_SFRBF$0$0({1}SC:U),F,0,0
S:G$_NA_IRCON$0$0({1}SC:U),F,0,0
S:G$X_U0DBUF$0$0({1}SC:U),F,0,0
S:G$X_U0BAUD$0$0({1}SC:U),F,0,0
S:G$_X_SFRC3$0$0({1}SC:U),F,0,0
S:G$X_U0UCR$0$0({1}SC:U),F,0,0
S:G$X_U0GCR$0$0({1}SC:U),F,0,0
S:G$X_CLKCON$0$0({1}SC:U),F,0,0
S:G$X_MEMCTR$0$0({1}SC:U),F,0,0
S:G$_X_SFRC8$0$0({1}SC:U),F,0,0
S:G$X_WDCTL$0$0({1}SC:U),F,0,0
S:G$X_T3CNT$0$0({1}SC:U),F,0,0
S:G$X_T3CTL$0$0({1}SC:U),F,0,0
S:G$X_T3CCTL0$0$0({1}SC:U),F,0,0
S:G$X_T3CC0$0$0({1}SC:U),F,0,0
S:G$X_T3CCTL1$0$0({1}SC:U),F,0,0
S:G$X_T3CC1$0$0({1}SC:U),F,0,0
S:G$_NA_PSW$0$0({1}SC:U),F,0,0
S:G$X_DMAIRQ$0$0({1}SC:U),F,0,0
S:G$X_DMA1CFGL$0$0({1}SC:U),F,0,0
S:G$X_DMA1CFGH$0$0({1}SC:U),F,0,0
S:G$X_DMA0CFGL$0$0({1}SC:U),F,0,0
S:G$X_DMA0CFGH$0$0({1}SC:U),F,0,0
S:G$X_DMAARM$0$0({1}SC:U),F,0,0
S:G$X_DMAREQ$0$0({1}SC:U),F,0,0
S:G$X_TIMIF$0$0({1}SC:U),F,0,0
S:G$X_RFD$0$0({1}SC:U),F,0,0
S:G$X_T1CC0L$0$0({1}SC:U),F,0,0
S:G$X_T1CC0H$0$0({1}SC:U),F,0,0
S:G$X_T1CC1L$0$0({1}SC:U),F,0,0
S:G$X_T1CC1H$0$0({1}SC:U),F,0,0
S:G$X_T1CC2L$0$0({1}SC:U),F,0,0
S:G$X_T1CC2H$0$0({1}SC:U),F,0,0
S:G$_NA_ACC$0$0({1}SC:U),F,0,0
S:G$X_RFST$0$0({1}SC:U),F,0,0
S:G$X_T1CNTL$0$0({1}SC:U),F,0,0
S:G$X_T1CNTH$0$0({1}SC:U),F,0,0
S:G$X_T1CTL$0$0({1}SC:U),F,0,0
S:G$X_T1CCTL0$0$0({1}SC:U),F,0,0
S:G$X_T1CCTL1$0$0({1}SC:U),F,0,0
S:G$X_T1CCTL2$0$0({1}SC:U),F,0,0
S:G$_NA_IRCON2$0$0({1}SC:U),F,0,0
S:G$X_RFIF$0$0({1}SC:U),F,0,0
S:G$X_T4CNT$0$0({1}SC:U),F,0,0
S:G$X_T4CTL$0$0({1}SC:U),F,0,0
S:G$X_T4CCTL0$0$0({1}SC:U),F,0,0
S:G$X_T4CC0$0$0({1}SC:U),F,0,0
S:G$X_T4CCTL1$0$0({1}SC:U),F,0,0
S:G$X_T4CC1$0$0({1}SC:U),F,0,0
S:G$_NA_B$0$0({1}SC:U),F,0,0
S:G$X_PERCFG$0$0({1}SC:U),F,0,0
S:G$X_ADCCFG$0$0({1}SC:U),F,0,0
S:G$X_P0SEL$0$0({1}SC:U),F,0,0
S:G$X_P1SEL$0$0({1}SC:U),F,0,0
S:G$X_P2SEL$0$0({1}SC:U),F,0,0
S:G$X_P1INP$0$0({1}SC:U),F,0,0
S:G$X_P2INP$0$0({1}SC:U),F,0,0
S:G$X_U1CSR$0$0({1}SC:U),F,0,0
S:G$X_U1DBUF$0$0({1}SC:U),F,0,0
S:G$X_U1BAUD$0$0({1}SC:U),F,0,0
S:G$X_U1UCR$0$0({1}SC:U),F,0,0
S:G$X_U1GCR$0$0({1}SC:U),F,0,0
S:G$X_P0DIR$0$0({1}SC:U),F,0,0
S:G$X_P1DIR$0$0({1}SC:U),F,0,0
S:G$X_P2DIR$0$0({1}SC:U),F,0,0
S:Lhal_mcu.halMcuWaitUs$usec$1$12({2}SI:U),F,0,0
S:Lhal_mcu.halMcuWaitMs$msec$1$15({2}SI:U),F,0,0
S:Lhal_mcu.halMcuSetLowPowerMode$mode$1$18({1}SC:U),F,0,0
S:Lhal_mcu.halMcuReset$WDT_INTERVAL_MSEC_2$1$21({1}SC:U),F,0,0
S:G$P0$0$0({1}SC:U),I,0,0
S:G$SP$0$0({1}SC:U),I,0,0
S:G$DPL0$0$0({1}SC:U),I,0,0
S:G$DPH0$0$0({1}SC:U),I,0,0
S:G$DPL1$0$0({1}SC:U),I,0,0
S:G$DPH1$0$0({1}SC:U),I,0,0
S:G$U0CSR$0$0({1}SC:U),I,0,0
S:G$PCON$0$0({1}SC:U),I,0,0
S:G$TCON$0$0({1}SC:U),I,0,0
S:G$P0IFG$0$0({1}SC:U),I,0,0
S:G$P1IFG$0$0({1}SC:U),I,0,0
S:G$P2IFG$0$0({1}SC:U),I,0,0
S:G$PICTL$0$0({1}SC:U),I,0,0
S:G$P1IEN$0$0({1}SC:U),I,0,0
S:G$_SFR8E$0$0({1}SC:U),I,0,0
S:G$P0INP$0$0({1}SC:U),I,0,0
S:G$P1$0$0({1}SC:U),I,0,0
S:G$RFIM$0$0({1}SC:U),I,0,0
S:G$DPS$0$0({1}SC:U),I,0,0
S:G$MPAGE$0$0({1}SC:U),I,0,0
S:G$_XPAGE$0$0({1}SC:U),I,0,0
S:G$_SFR94$0$0({1}SC:U),I,0,0
S:G$_SFR95$0$0({1}SC:U),I,0,0
S:G$_SFR96$0$0({1}SC:U),I,0,0
S:G$_SFR97$0$0({1}SC:U),I,0,0
S:G$S0CON$0$0({1}SC:U),I,0,0
S:G$_SFR99$0$0({1}SC:U),I,0,0
S:G$IEN2$0$0({1}SC:U),I,0,0
S:G$S1CON$0$0({1}SC:U),I,0,0
S:G$T2CT$0$0({1}SC:U),I,0,0
S:G$T2PR$0$0({1}SC:U),I,0,0
S:G$T2CTL$0$0({1}SC:U),I,0,0
S:G$_SFR9F$0$0({1}SC:U),I,0,0
S:G$P2$0$0({1}SC:U),I,0,0
S:G$WORIRQ$0$0({1}SC:U),I,0,0
S:G$WORCTRL$0$0({1}SC:U),I,0,0
S:G$WOREVT0$0$0({1}SC:U),I,0,0
S:G$WOREVT1$0$0({1}SC:U),I,0,0
S:G$WORTIME0$0$0({1}SC:U),I,0,0
S:G$WORTIME1$0$0({1}SC:U),I,0,0
S:G$_SFRA7$0$0({1}SC:U),I,0,0
S:G$IEN0$0$0({1}SC:U),I,0,0
S:G$IP0$0$0({1}SC:U),I,0,0
S:G$_SFRAA$0$0({1}SC:U),I,0,0
S:G$FWT$0$0({1}SC:U),I,0,0
S:G$FADDRL$0$0({1}SC:U),I,0,0
S:G$FADDRH$0$0({1}SC:U),I,0,0
S:G$FCTL$0$0({1}SC:U),I,0,0
S:G$FWDATA$0$0({1}SC:U),I,0,0
S:G$_SFRB0$0$0({1}SC:U),I,0,0
S:G$ENCDI$0$0({1}SC:U),I,0,0
S:G$ENCDO$0$0({1}SC:U),I,0,0
S:G$ENCCS$0$0({1}SC:U),I,0,0
S:G$ADCCON1$0$0({1}SC:U),I,0,0
S:G$ADCCON2$0$0({1}SC:U),I,0,0
S:G$ADCCON3$0$0({1}SC:U),I,0,0
S:G$_SFRB7$0$0({1}SC:U),I,0,0
S:G$IEN1$0$0({1}SC:U),I,0,0
S:G$IP1$0$0({1}SC:U),I,0,0
S:G$ADCL$0$0({1}SC:U),I,0,0
S:G$ADCH$0$0({1}SC:U),I,0,0
S:G$RNDL$0$0({1}SC:U),I,0,0
S:G$RNDH$0$0({1}SC:U),I,0,0
S:G$SLEEP$0$0({1}SC:U),I,0,0
S:G$_SFRBF$0$0({1}SC:U),I,0,0
S:G$IRCON$0$0({1}SC:U),I,0,0
S:G$U0DBUF$0$0({1}SC:U),I,0,0
S:G$U0BAUD$0$0({1}SC:U),I,0,0
S:G$_SFRC3$0$0({1}SC:U),I,0,0
S:G$U0UCR$0$0({1}SC:U),I,0,0
S:G$U0GCR$0$0({1}SC:U),I,0,0
S:G$CLKCON$0$0({1}SC:U),I,0,0
S:G$MEMCTR$0$0({1}SC:U),I,0,0
S:G$_SFRC8$0$0({1}SC:U),I,0,0
S:G$WDCTL$0$0({1}SC:U),I,0,0
S:G$T3CNT$0$0({1}SC:U),I,0,0
S:G$T3CTL$0$0({1}SC:U),I,0,0
S:G$T3CCTL0$0$0({1}SC:U),I,0,0
S:G$T3CC0$0$0({1}SC:U),I,0,0
S:G$T3CCTL1$0$0({1}SC:U),I,0,0
S:G$T3CC1$0$0({1}SC:U),I,0,0
S:G$PSW$0$0({1}SC:U),I,0,0
S:G$DMAIRQ$0$0({1}SC:U),I,0,0
S:G$DMA1CFGL$0$0({1}SC:U),I,0,0
S:G$DMA1CFGH$0$0({1}SC:U),I,0,0
S:G$DMA0CFGL$0$0({1}SC:U),I,0,0
S:G$DMA0CFGH$0$0({1}SC:U),I,0,0
S:G$DMAARM$0$0({1}SC:U),I,0,0
S:G$DMAREQ$0$0({1}SC:U),I,0,0
S:G$TIMIF$0$0({1}SC:U),I,0,0
S:G$RFD$0$0({1}SC:U),I,0,0
S:G$T1CC0L$0$0({1}SC:U),I,0,0
S:G$T1CC0H$0$0({1}SC:U),I,0,0
S:G$T1CC1L$0$0({1}SC:U),I,0,0
S:G$T1CC1H$0$0({1}SC:U),I,0,0
S:G$T1CC2L$0$0({1}SC:U),I,0,0
S:G$T1CC2H$0$0({1}SC:U),I,0,0
S:G$ACC$0$0({1}SC:U),I,0,0
S:G$RFST$0$0({1}SC:U),I,0,0
S:G$T1CNTL$0$0({1}SC:U),I,0,0
S:G$T1CNTH$0$0({1}SC:U),I,0,0
S:G$T1CTL$0$0({1}SC:U),I,0,0
S:G$T1CCTL0$0$0({1}SC:U),I,0,0
S:G$T1CCTL1$0$0({1}SC:U),I,0,0
S:G$T1CCTL2$0$0({1}SC:U),I,0,0
S:G$IRCON2$0$0({1}SC:U),I,0,0
S:G$RFIF$0$0({1}SC:U),I,0,0
S:G$T4CNT$0$0({1}SC:U),I,0,0
S:G$T4CTL$0$0({1}SC:U),I,0,0
S:G$T4CCTL0$0$0({1}SC:U),I,0,0
S:G$T4CC0$0$0({1}SC:U),I,0,0
S:G$T4CCTL1$0$0({1}SC:U),I,0,0
S:G$T4CC1$0$0({1}SC:U),I,0,0
S:G$B$0$0({1}SC:U),I,0,0
S:G$PERCFG$0$0({1}SC:U),I,0,0
S:G$ADCCFG$0$0({1}SC:U),I,0,0
S:G$P0SEL$0$0({1}SC:U),I,0,0
S:G$P1SEL$0$0({1}SC:U),I,0,0
S:G$P2SEL$0$0({1}SC:U),I,0,0
S:G$P1INP$0$0({1}SC:U),I,0,0
S:G$P2INP$0$0({1}SC:U),I,0,0
S:G$U1CSR$0$0({1}SC:U),I,0,0
S:G$U1DBUF$0$0({1}SC:U),I,0,0
S:G$U1BAUD$0$0({1}SC:U),I,0,0
S:G$U1UCR$0$0({1}SC:U),I,0,0
S:G$U1GCR$0$0({1}SC:U),I,0,0
S:G$P0DIR$0$0({1}SC:U),I,0,0
S:G$P1DIR$0$0({1}SC:U),I,0,0
S:G$P2DIR$0$0({1}SC:U),I,0,0
S:G$P0_0$0$0({1}SX:U),J,0,0
S:G$P0_1$0$0({1}SX:U),J,0,0
S:G$P0_2$0$0({1}SX:U),J,0,0
S:G$P0_3$0$0({1}SX:U),J,0,0
S:G$P0_4$0$0({1}SX:U),J,0,0
S:G$P0_5$0$0({1}SX:U),J,0,0
S:G$P0_6$0$0({1}SX:U),J,0,0
S:G$P0_7$0$0({1}SX:U),J,0,0
S:G$IT0$0$0({1}SX:U),J,0,0
S:G$RFTXRXIF$0$0({1}SX:U),J,0,0
S:G$IT1$0$0({1}SX:U),J,0,0
S:G$URX0IF$0$0({1}SX:U),J,0,0
S:G$ADCIF$0$0({1}SX:U),J,0,0
S:G$URX1IF$0$0({1}SX:U),J,0,0
S:G$P1_0$0$0({1}SX:U),J,0,0
S:G$P1_1$0$0({1}SX:U),J,0,0
S:G$P1_2$0$0({1}SX:U),J,0,0
S:G$P1_3$0$0({1}SX:U),J,0,0
S:G$P1_4$0$0({1}SX:U),J,0,0
S:G$P1_5$0$0({1}SX:U),J,0,0
S:G$P1_6$0$0({1}SX:U),J,0,0
S:G$P1_7$0$0({1}SX:U),J,0,0
S:G$ENCIF_0$0$0({1}SX:U),J,0,0
S:G$ENCIF_1$0$0({1}SX:U),J,0,0
S:G$P2_0$0$0({1}SX:U),J,0,0
S:G$P2_1$0$0({1}SX:U),J,0,0
S:G$P2_2$0$0({1}SX:U),J,0,0
S:G$P2_3$0$0({1}SX:U),J,0,0
S:G$P2_4$0$0({1}SX:U),J,0,0
S:G$P2_5$0$0({1}SX:U),J,0,0
S:G$P2_6$0$0({1}SX:U),J,0,0
S:G$P2_7$0$0({1}SX:U),J,0,0
S:G$RFTXRXIE$0$0({1}SX:U),J,0,0
S:G$ADCIE$0$0({1}SX:U),J,0,0
S:G$URX0IE$0$0({1}SX:U),J,0,0
S:G$URX1IE$0$0({1}SX:U),J,0,0
S:G$ENCIE$0$0({1}SX:U),J,0,0
S:G$STIE$0$0({1}SX:U),J,0,0
S:G$EA$0$0({1}SX:U),J,0,0
S:G$DMAIE$0$0({1}SX:U),J,0,0
S:G$T1IE$0$0({1}SX:U),J,0,0
S:G$T2IE$0$0({1}SX:U),J,0,0
S:G$T3IE$0$0({1}SX:U),J,0,0
S:G$T4IE$0$0({1}SX:U),J,0,0
S:G$P0IE$0$0({1}SX:U),J,0,0
S:G$DMAIF$0$0({1}SX:U),J,0,0
S:G$T1IF$0$0({1}SX:U),J,0,0
S:G$T2IF$0$0({1}SX:U),J,0,0
S:G$T3IF$0$0({1}SX:U),J,0,0
S:G$T4IF$0$0({1}SX:U),J,0,0
S:G$P0IF$0$0({1}SX:U),J,0,0
S:G$STIF$0$0({1}SX:U),J,0,0
S:G$P$0$0({1}SX:U),J,0,0
S:G$F1$0$0({1}SX:U),J,0,0
S:G$OV$0$0({1}SX:U),J,0,0
S:G$RS0$0$0({1}SX:U),J,0,0
S:G$RS1$0$0({1}SX:U),J,0,0
S:G$F0$0$0({1}SX:U),J,0,0
S:G$AC$0$0({1}SX:U),J,0,0
S:G$CY$0$0({1}SX:U),J,0,0
S:G$T3OVFIF$0$0({1}SX:U),J,0,0
S:G$T3CH0IF$0$0({1}SX:U),J,0,0
S:G$T3CH1IF$0$0({1}SX:U),J,0,0
S:G$T4OVFIF$0$0({1}SX:U),J,0,0
S:G$T4CH0IF$0$0({1}SX:U),J,0,0
S:G$T4CH1IF$0$0({1}SX:U),J,0,0
S:G$OVFIM$0$0({1}SX:U),J,0,0
S:G$ACC_0$0$0({1}SX:U),J,0,0
S:G$ACC_1$0$0({1}SX:U),J,0,0
S:G$ACC_2$0$0({1}SX:U),J,0,0
S:G$ACC_3$0$0({1}SX:U),J,0,0
S:G$ACC_4$0$0({1}SX:U),J,0,0
S:G$ACC_5$0$0({1}SX:U),J,0,0
S:G$ACC_6$0$0({1}SX:U),J,0,0
S:G$ACC_7$0$0({1}SX:U),J,0,0
S:G$P2IF$0$0({1}SX:U),J,0,0
S:G$UTX0IF$0$0({1}SX:U),J,0,0
S:G$UTX1IF$0$0({1}SX:U),J,0,0
S:G$P1IF$0$0({1}SX:U),J,0,0
S:G$WDTIF$0$0({1}SX:U),J,0,0
S:G$B_0$0$0({1}SX:U),J,0,0
S:G$B_1$0$0({1}SX:U),J,0,0
S:G$B_2$0$0({1}SX:U),J,0,0
S:G$B_3$0$0({1}SX:U),J,0,0
S:G$B_4$0$0({1}SX:U),J,0,0
S:G$B_5$0$0({1}SX:U),J,0,0
S:G$B_6$0$0({1}SX:U),J,0,0
S:G$B_7$0$0({1}SX:U),J,0,0
S:G$ACTIVE$0$0({1}SX:U),J,0,0
S:G$TX_BYTE$0$0({1}SX:U),J,0,0
S:G$RX_BYTE$0$0({1}SX:U),J,0,0
S:G$ERR$0$0({1}SX:U),J,0,0
S:G$FE$0$0({1}SX:U),J,0,0
S:G$SLAVE$0$0({1}SX:U),J,0,0
S:G$RE$0$0({1}SX:U),J,0,0
S:G$MODE$0$0({1}SX:U),J,0,0
S:G$halMcuGetResetCause$0$0({2}DF,SC:U),C,0,0
S:G$clockSetMainSrc$0$0({2}DF,SV:S),C,0,0
