# Reading C:/intelFPGA/17.0/modelsim_ase/tcl/vsim/pref.tcl
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:44:39 on Mar 11,2020
# vlog -reportprogress 300 ./pinputs.sv 
# -- Compiling module pinputs
# -- Compiling module pinputs_testbench
# 
# Top level modules:
# 	pinputs_testbench
# End time: 18:44:39 on Mar 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:44:39 on Mar 11,2020
# vlog -reportprogress 300 ./buffer.sv 
# -- Compiling module buffer
# -- Compiling module buffer_testbench
# 
# Top level modules:
# 	buffer_testbench
# End time: 18:44:39 on Mar 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:44:39 on Mar 11,2020
# vlog -reportprogress 300 ./LEDDriver.sv 
# -- Compiling module LEDDriver
# -- Compiling module LEDDriver_Test
# -- Compiling module LEDDriver_TestPhysical
# 
# Top level modules:
# 	LEDDriver_Test
# 	LEDDriver_TestPhysical
# End time: 18:44:39 on Mar 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:44:39 on Mar 11,2020
# vlog -reportprogress 300 ./DE1_SoC.sv 
# -- Compiling module DE1_SoC
# -- Compiling module clock_divider
# -- Compiling module DE1_SoC_testbench
# 
# Top level modules:
# 	clock_divider
# 	DE1_SoC_testbench
# End time: 18:44:39 on Mar 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:44:39 on Mar 11,2020
# vlog -reportprogress 300 ./lfsr.sv 
# -- Compiling module lfsr
# ** Warning: ./lfsr.sv(13): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# -- Compiling module lfsr_testbench
# 
# Top level modules:
# 	lfsr_testbench
# End time: 18:44:40 on Mar 11,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:44:40 on Mar 11,2020
# vlog -reportprogress 300 ./counter_09.sv 
# -- Compiling module counter_09
# -- Compiling module counter_09_testbench
# 
# Top level modules:
# 	counter_09_testbench
# End time: 18:44:40 on Mar 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:44:40 on Mar 11,2020
# vlog -reportprogress 300 ./gravitySpeed.sv 
# -- Compiling module gravitySpeed
# -- Compiling module gravitySpeed_testbench
# 
# Top level modules:
# 	gravitySpeed_testbench
# End time: 18:44:40 on Mar 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:44:40 on Mar 11,2020
# vlog -reportprogress 300 ./pipeSpeed.sv 
# -- Compiling module pipeSpeed
# -- Compiling module pipeSpeed_testbench
# 
# Top level modules:
# 	pipeSpeed_testbench
# End time: 18:44:40 on Mar 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:44:40 on Mar 11,2020
# vlog -reportprogress 300 ./pipeMakeSpeed.sv 
# -- Compiling module pipeMakeSpeed
# -- Compiling module pipeMakeSpeed_testbench
# 
# Top level modules:
# 	pipeMakeSpeed_testbench
# End time: 18:44:40 on Mar 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:44:40 on Mar 11,2020
# vlog -reportprogress 300 ./pipeGenerator.sv 
# -- Compiling module pipeGenerator
# -- Compiling module pipeGenerator_testbench
# 
# Top level modules:
# 	pipeGenerator_testbench
# End time: 18:44:40 on Mar 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:44:40 on Mar 11,2020
# vlog -reportprogress 300 ./gameField.sv 
# -- Compiling module gameField
# -- Compiling module gameField_testbench
# 
# Top level modules:
# 	gameField_testbench
# End time: 18:44:40 on Mar 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:44:40 on Mar 11,2020
# vlog -reportprogress 300 ./highScore.sv 
# -- Compiling module highScore
# ** Warning: ./highScore.sv(15): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ./highScore.sv(16): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ./highScore.sv(17): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ./highScore.sv(21): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ./highScore.sv(22): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ./highScore.sv(23): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# -- Compiling module highScore_testbench
# 
# Top level modules:
# 	highScore_testbench
# End time: 18:44:40 on Mar 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 6
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:44:40 on Mar 11,2020
# vlog -reportprogress 300 ./comparator.sv 
# -- Compiling module comparator
# -- Compiling module comparator_testbench
# 
# Top level modules:
# 	comparator_testbench
# End time: 18:44:40 on Mar 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:44:40 on Mar 11,2020
# vlog -reportprogress 300 ./runlab.sv 
# ** Error: (vlog-7) Failed to open design unit file "./runlab.sv" in read mode.
# No such file or directory. (errno = ENOENT)
# End time: 18:44:40 on Mar 11,2020, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 21
# C:/intelFPGA/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./runlab.sv""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:46:08 on Mar 11,2020
# vlog -reportprogress 300 ./pinputs.sv 
# -- Compiling module pinputs
# -- Compiling module pinputs_testbench
# 
# Top level modules:
# 	pinputs_testbench
# End time: 18:46:08 on Mar 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:46:08 on Mar 11,2020
# vlog -reportprogress 300 ./buffer.sv 
# -- Compiling module buffer
# -- Compiling module buffer_testbench
# 
# Top level modules:
# 	buffer_testbench
# End time: 18:46:08 on Mar 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:46:09 on Mar 11,2020
# vlog -reportprogress 300 ./LEDDriver.sv 
# -- Compiling module LEDDriver
# -- Compiling module LEDDriver_Test
# -- Compiling module LEDDriver_TestPhysical
# 
# Top level modules:
# 	LEDDriver_Test
# 	LEDDriver_TestPhysical
# End time: 18:46:09 on Mar 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:46:09 on Mar 11,2020
# vlog -reportprogress 300 ./DE1_SoC.sv 
# -- Compiling module DE1_SoC
# -- Compiling module clock_divider
# -- Compiling module DE1_SoC_testbench
# 
# Top level modules:
# 	clock_divider
# 	DE1_SoC_testbench
# End time: 18:46:09 on Mar 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:46:09 on Mar 11,2020
# vlog -reportprogress 300 ./lfsr.sv 
# -- Compiling module lfsr
# ** Warning: ./lfsr.sv(13): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# -- Compiling module lfsr_testbench
# 
# Top level modules:
# 	lfsr_testbench
# End time: 18:46:09 on Mar 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:46:09 on Mar 11,2020
# vlog -reportprogress 300 ./counter_09.sv 
# -- Compiling module counter_09
# -- Compiling module counter_09_testbench
# 
# Top level modules:
# 	counter_09_testbench
# End time: 18:46:09 on Mar 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:46:09 on Mar 11,2020
# vlog -reportprogress 300 ./gravitySpeed.sv 
# -- Compiling module gravitySpeed
# -- Compiling module gravitySpeed_testbench
# 
# Top level modules:
# 	gravitySpeed_testbench
# End time: 18:46:09 on Mar 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:46:09 on Mar 11,2020
# vlog -reportprogress 300 ./pipeSpeed.sv 
# -- Compiling module pipeSpeed
# -- Compiling module pipeSpeed_testbench
# 
# Top level modules:
# 	pipeSpeed_testbench
# End time: 18:46:09 on Mar 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:46:09 on Mar 11,2020
# vlog -reportprogress 300 ./pipeMakeSpeed.sv 
# -- Compiling module pipeMakeSpeed
# -- Compiling module pipeMakeSpeed_testbench
# 
# Top level modules:
# 	pipeMakeSpeed_testbench
# End time: 18:46:09 on Mar 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:46:09 on Mar 11,2020
# vlog -reportprogress 300 ./pipeGenerator.sv 
# -- Compiling module pipeGenerator
# -- Compiling module pipeGenerator_testbench
# 
# Top level modules:
# 	pipeGenerator_testbench
# End time: 18:46:09 on Mar 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:46:09 on Mar 11,2020
# vlog -reportprogress 300 ./gameField.sv 
# -- Compiling module gameField
# -- Compiling module gameField_testbench
# 
# Top level modules:
# 	gameField_testbench
# End time: 18:46:09 on Mar 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:46:09 on Mar 11,2020
# vlog -reportprogress 300 ./highScore.sv 
# -- Compiling module highScore
# -- Compiling module highScore_testbench
# 
# Top level modules:
# 	highScore_testbench
# End time: 18:46:09 on Mar 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:46:09 on Mar 11,2020
# vlog -reportprogress 300 ./comparator.sv 
# -- Compiling module comparator
# -- Compiling module comparator_testbench
# 
# Top level modules:
# 	comparator_testbench
# End time: 18:46:09 on Mar 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:46:09 on Mar 11,2020
# vlog -reportprogress 300 ./runlab.sv 
# ** Error: (vlog-7) Failed to open design unit file "./runlab.sv" in read mode.
# No such file or directory. (errno = ENOENT)
# End time: 18:46:09 on Mar 11,2020, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 21
# C:/intelFPGA/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./runlab.sv""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:47:03 on Mar 11,2020
# vlog -reportprogress 300 ./pinputs.sv 
# -- Compiling module pinputs
# -- Compiling module pinputs_testbench
# 
# Top level modules:
# 	pinputs_testbench
# End time: 18:47:03 on Mar 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:47:03 on Mar 11,2020
# vlog -reportprogress 300 ./buffer.sv 
# -- Compiling module buffer
# -- Compiling module buffer_testbench
# 
# Top level modules:
# 	buffer_testbench
# End time: 18:47:03 on Mar 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:47:03 on Mar 11,2020
# vlog -reportprogress 300 ./LEDDriver.sv 
# -- Compiling module LEDDriver
# -- Compiling module LEDDriver_Test
# -- Compiling module LEDDriver_TestPhysical
# 
# Top level modules:
# 	LEDDriver_Test
# 	LEDDriver_TestPhysical
# End time: 18:47:03 on Mar 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:47:03 on Mar 11,2020
# vlog -reportprogress 300 ./DE1_SoC.sv 
# -- Compiling module DE1_SoC
# -- Compiling module clock_divider
# -- Compiling module DE1_SoC_testbench
# 
# Top level modules:
# 	clock_divider
# 	DE1_SoC_testbench
# End time: 18:47:03 on Mar 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:47:03 on Mar 11,2020
# vlog -reportprogress 300 ./lfsr.sv 
# -- Compiling module lfsr
# ** Warning: ./lfsr.sv(13): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# -- Compiling module lfsr_testbench
# 
# Top level modules:
# 	lfsr_testbench
# End time: 18:47:03 on Mar 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:47:03 on Mar 11,2020
# vlog -reportprogress 300 ./counter_09.sv 
# -- Compiling module counter_09
# -- Compiling module counter_09_testbench
# 
# Top level modules:
# 	counter_09_testbench
# End time: 18:47:03 on Mar 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:47:03 on Mar 11,2020
# vlog -reportprogress 300 ./gravitySpeed.sv 
# -- Compiling module gravitySpeed
# -- Compiling module gravitySpeed_testbench
# 
# Top level modules:
# 	gravitySpeed_testbench
# End time: 18:47:04 on Mar 11,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:47:04 on Mar 11,2020
# vlog -reportprogress 300 ./pipeSpeed.sv 
# -- Compiling module pipeSpeed
# -- Compiling module pipeSpeed_testbench
# 
# Top level modules:
# 	pipeSpeed_testbench
# End time: 18:47:04 on Mar 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:47:04 on Mar 11,2020
# vlog -reportprogress 300 ./pipeMakeSpeed.sv 
# -- Compiling module pipeMakeSpeed
# -- Compiling module pipeMakeSpeed_testbench
# 
# Top level modules:
# 	pipeMakeSpeed_testbench
# End time: 18:47:04 on Mar 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:47:04 on Mar 11,2020
# vlog -reportprogress 300 ./pipeGenerator.sv 
# -- Compiling module pipeGenerator
# -- Compiling module pipeGenerator_testbench
# 
# Top level modules:
# 	pipeGenerator_testbench
# End time: 18:47:04 on Mar 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:47:04 on Mar 11,2020
# vlog -reportprogress 300 ./gameField.sv 
# -- Compiling module gameField
# -- Compiling module gameField_testbench
# 
# Top level modules:
# 	gameField_testbench
# End time: 18:47:04 on Mar 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:47:04 on Mar 11,2020
# vlog -reportprogress 300 ./highScore.sv 
# -- Compiling module highScore
# -- Compiling module highScore_testbench
# 
# Top level modules:
# 	highScore_testbench
# End time: 18:47:04 on Mar 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:47:04 on Mar 11,2020
# vlog -reportprogress 300 ./comparator.sv 
# -- Compiling module comparator
# -- Compiling module comparator_testbench
# 
# Top level modules:
# 	comparator_testbench
# End time: 18:47:04 on Mar 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:47:04 on Mar 11,2020
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# End time: 18:47:04 on Mar 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work DE1_SoC_testbench 
# Start time: 18:47:04 on Mar 11,2020
# Loading sv_std.std
# Loading work.DE1_SoC_testbench
# Loading work.DE1_SoC
# Loading work.gravitySpeed
# Loading work.pipeSpeed
# Loading work.pipeMakeSpeed
# Loading work.lfsr
# Loading work.pipeGenerator
# Loading work.buffer
# Loading work.gameField
# Loading work.pinputs
# Loading work.counter_09
# Loading work.highScore
# Loading work.mux2_1
# Loading work.LEDDriver
# ** Warning: (vsim-3015) ./DE1_SoC.sv(64): [PCDPC] - Port size (8) does not match connection size (7) for port 'HEXout0'. The port definition is at: ./highScore.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_testbench/dut/highScore1 File: ./highScore.sv
# ** Warning: (vsim-3015) ./DE1_SoC.sv(64): [PCDPC] - Port size (8) does not match connection size (7) for port 'HEXout1'. The port definition is at: ./highScore.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_testbench/dut/highScore1 File: ./highScore.sv
# ** Warning: (vsim-3015) ./DE1_SoC.sv(64): [PCDPC] - Port size (8) does not match connection size (7) for port 'HEXout2'. The port definition is at: ./highScore.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_testbench/dut/highScore1 File: ./highScore.sv
# ** Warning: (vsim-3015) ./DE1_SoC.sv(64): [PCDPC] - Port size (8) does not match connection size (7) for port 'HEXin0'. The port definition is at: ./highScore.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_testbench/dut/highScore1 File: ./highScore.sv
# ** Warning: (vsim-3015) ./DE1_SoC.sv(64): [PCDPC] - Port size (8) does not match connection size (7) for port 'HEXin1'. The port definition is at: ./highScore.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_testbench/dut/highScore1 File: ./highScore.sv
# ** Warning: (vsim-3015) ./DE1_SoC.sv(64): [PCDPC] - Port size (8) does not match connection size (7) for port 'HEXin2'. The port definition is at: ./highScore.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_testbench/dut/highScore1 File: ./highScore.sv
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: rouen  Hostname: DESKTOP-URKC558  ProcessID: 9616
#           Attempting to use alternate WLF file "./wlftdh3z55".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftdh3z55
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./DE1_SoC.sv(132)
#    Time: 351550 ps  Iteration: 1  Instance: /DE1_SoC_testbench
# Break in Module DE1_SoC_testbench at ./DE1_SoC.sv line 132
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:50:30 on Mar 11,2020
# vlog -reportprogress 300 ./pinputs.sv 
# -- Compiling module pinputs
# -- Compiling module pinputs_testbench
# 
# Top level modules:
# 	pinputs_testbench
# End time: 18:50:30 on Mar 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:50:30 on Mar 11,2020
# vlog -reportprogress 300 ./buffer.sv 
# -- Compiling module buffer
# -- Compiling module buffer_testbench
# 
# Top level modules:
# 	buffer_testbench
# End time: 18:50:30 on Mar 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:50:30 on Mar 11,2020
# vlog -reportprogress 300 ./LEDDriver.sv 
# -- Compiling module LEDDriver
# -- Compiling module LEDDriver_Test
# -- Compiling module LEDDriver_TestPhysical
# 
# Top level modules:
# 	LEDDriver_Test
# 	LEDDriver_TestPhysical
# End time: 18:50:30 on Mar 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:50:30 on Mar 11,2020
# vlog -reportprogress 300 ./DE1_SoC.sv 
# -- Compiling module DE1_SoC
# -- Compiling module clock_divider
# -- Compiling module DE1_SoC_testbench
# 
# Top level modules:
# 	clock_divider
# 	DE1_SoC_testbench
# End time: 18:50:30 on Mar 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:50:30 on Mar 11,2020
# vlog -reportprogress 300 ./lfsr.sv 
# -- Compiling module lfsr
# ** Warning: ./lfsr.sv(13): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# -- Compiling module lfsr_testbench
# 
# Top level modules:
# 	lfsr_testbench
# End time: 18:50:30 on Mar 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:50:30 on Mar 11,2020
# vlog -reportprogress 300 ./counter_09.sv 
# -- Compiling module counter_09
# -- Compiling module counter_09_testbench
# 
# Top level modules:
# 	counter_09_testbench
# End time: 18:50:31 on Mar 11,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:50:31 on Mar 11,2020
# vlog -reportprogress 300 ./gravitySpeed.sv 
# -- Compiling module gravitySpeed
# -- Compiling module gravitySpeed_testbench
# 
# Top level modules:
# 	gravitySpeed_testbench
# End time: 18:50:31 on Mar 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:50:31 on Mar 11,2020
# vlog -reportprogress 300 ./pipeSpeed.sv 
# -- Compiling module pipeSpeed
# -- Compiling module pipeSpeed_testbench
# 
# Top level modules:
# 	pipeSpeed_testbench
# End time: 18:50:31 on Mar 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:50:31 on Mar 11,2020
# vlog -reportprogress 300 ./pipeMakeSpeed.sv 
# -- Compiling module pipeMakeSpeed
# -- Compiling module pipeMakeSpeed_testbench
# 
# Top level modules:
# 	pipeMakeSpeed_testbench
# End time: 18:50:31 on Mar 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:50:31 on Mar 11,2020
# vlog -reportprogress 300 ./pipeGenerator.sv 
# -- Compiling module pipeGenerator
# -- Compiling module pipeGenerator_testbench
# 
# Top level modules:
# 	pipeGenerator_testbench
# End time: 18:50:31 on Mar 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:50:31 on Mar 11,2020
# vlog -reportprogress 300 ./gameField.sv 
# -- Compiling module gameField
# -- Compiling module gameField_testbench
# 
# Top level modules:
# 	gameField_testbench
# End time: 18:50:31 on Mar 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:50:31 on Mar 11,2020
# vlog -reportprogress 300 ./highScore.sv 
# -- Compiling module highScore
# -- Compiling module highScore_testbench
# 
# Top level modules:
# 	highScore_testbench
# End time: 18:50:31 on Mar 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:50:31 on Mar 11,2020
# vlog -reportprogress 300 ./comparator.sv 
# -- Compiling module comparator
# -- Compiling module comparator_testbench
# 
# Top level modules:
# 	comparator_testbench
# End time: 18:50:31 on Mar 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:50:31 on Mar 11,2020
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# End time: 18:50:31 on Mar 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 18:51:16 on Mar 11,2020, Elapsed time: 0:04:12
# Errors: 0, Warnings: 9
# vsim -voptargs=""+acc"" -t 1ps -lib work DE1_SoC_testbench 
# Start time: 18:51:16 on Mar 11,2020
# Loading sv_std.std
# Loading work.DE1_SoC_testbench
# Loading work.DE1_SoC
# Loading work.gravitySpeed
# Loading work.pipeSpeed
# Loading work.pipeMakeSpeed
# Loading work.lfsr
# Loading work.pipeGenerator
# Loading work.buffer
# Loading work.gameField
# Loading work.pinputs
# Loading work.counter_09
# Loading work.highScore
# Loading work.mux2_1
# Loading work.LEDDriver
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: rouen  Hostname: DESKTOP-URKC558  ProcessID: 9616
#           Attempting to use alternate WLF file "./wlftyz1vhw".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftyz1vhw
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./DE1_SoC.sv(132)
#    Time: 351550 ps  Iteration: 1  Instance: /DE1_SoC_testbench
# Break in Module DE1_SoC_testbench at ./DE1_SoC.sv line 132
add wave -position end  sim:/DE1_SoC_testbench/dut/Driver/FREQDIV
add wave -position end  sim:/DE1_SoC_testbench/dut/Driver/GPIO_1
add wave -position end  sim:/DE1_SoC_testbench/dut/Driver/RedPixels
add wave -position end  sim:/DE1_SoC_testbench/dut/Driver/GrnPixels
add wave -position end  sim:/DE1_SoC_testbench/dut/Driver/EnableCount
add wave -position end  sim:/DE1_SoC_testbench/dut/Driver/CLK
add wave -position end  sim:/DE1_SoC_testbench/dut/Driver/RST
add wave -position end  sim:/DE1_SoC_testbench/dut/Driver/Counter
add wave -position end  sim:/DE1_SoC_testbench/dut/Driver/RowSelect
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:57:39 on Mar 11,2020
# vlog -reportprogress 300 ./pinputs.sv 
# -- Compiling module pinputs
# -- Compiling module pinputs_testbench
# 
# Top level modules:
# 	pinputs_testbench
# End time: 18:57:39 on Mar 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:57:39 on Mar 11,2020
# vlog -reportprogress 300 ./buffer.sv 
# -- Compiling module buffer
# -- Compiling module buffer_testbench
# 
# Top level modules:
# 	buffer_testbench
# End time: 18:57:39 on Mar 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:57:39 on Mar 11,2020
# vlog -reportprogress 300 ./LEDDriver.sv 
# -- Compiling module LEDDriver
# -- Compiling module LEDDriver_Test
# -- Compiling module LEDDriver_TestPhysical
# 
# Top level modules:
# 	LEDDriver_Test
# 	LEDDriver_TestPhysical
# End time: 18:57:39 on Mar 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:57:39 on Mar 11,2020
# vlog -reportprogress 300 ./DE1_SoC.sv 
# -- Compiling module DE1_SoC
# -- Compiling module clock_divider
# -- Compiling module DE1_SoC_testbench
# 
# Top level modules:
# 	clock_divider
# 	DE1_SoC_testbench
# End time: 18:57:39 on Mar 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:57:39 on Mar 11,2020
# vlog -reportprogress 300 ./lfsr.sv 
# -- Compiling module lfsr
# ** Warning: ./lfsr.sv(13): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# -- Compiling module lfsr_testbench
# 
# Top level modules:
# 	lfsr_testbench
# End time: 18:57:39 on Mar 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:57:39 on Mar 11,2020
# vlog -reportprogress 300 ./counter_09.sv 
# -- Compiling module counter_09
# -- Compiling module counter_09_testbench
# 
# Top level modules:
# 	counter_09_testbench
# End time: 18:57:39 on Mar 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:57:39 on Mar 11,2020
# vlog -reportprogress 300 ./gravitySpeed.sv 
# -- Compiling module gravitySpeed
# -- Compiling module gravitySpeed_testbench
# 
# Top level modules:
# 	gravitySpeed_testbench
# End time: 18:57:39 on Mar 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:57:39 on Mar 11,2020
# vlog -reportprogress 300 ./pipeSpeed.sv 
# -- Compiling module pipeSpeed
# -- Compiling module pipeSpeed_testbench
# 
# Top level modules:
# 	pipeSpeed_testbench
# End time: 18:57:39 on Mar 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:57:39 on Mar 11,2020
# vlog -reportprogress 300 ./pipeMakeSpeed.sv 
# -- Compiling module pipeMakeSpeed
# -- Compiling module pipeMakeSpeed_testbench
# 
# Top level modules:
# 	pipeMakeSpeed_testbench
# End time: 18:57:39 on Mar 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:57:39 on Mar 11,2020
# vlog -reportprogress 300 ./pipeGenerator.sv 
# -- Compiling module pipeGenerator
# -- Compiling module pipeGenerator_testbench
# 
# Top level modules:
# 	pipeGenerator_testbench
# End time: 18:57:39 on Mar 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:57:39 on Mar 11,2020
# vlog -reportprogress 300 ./gameField.sv 
# -- Compiling module gameField
# -- Compiling module gameField_testbench
# 
# Top level modules:
# 	gameField_testbench
# End time: 18:57:39 on Mar 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:57:39 on Mar 11,2020
# vlog -reportprogress 300 ./highScore.sv 
# -- Compiling module highScore
# -- Compiling module highScore_testbench
# 
# Top level modules:
# 	highScore_testbench
# End time: 18:57:40 on Mar 11,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:57:40 on Mar 11,2020
# vlog -reportprogress 300 ./comparator.sv 
# -- Compiling module comparator
# -- Compiling module comparator_testbench
# 
# Top level modules:
# 	comparator_testbench
# End time: 18:57:40 on Mar 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:57:40 on Mar 11,2020
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# End time: 18:57:40 on Mar 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 18:57:41 on Mar 11,2020, Elapsed time: 0:06:25
# Errors: 0, Warnings: 3
# vsim -voptargs=""+acc"" -t 1ps -lib work DE1_SoC_testbench 
# Start time: 18:57:41 on Mar 11,2020
# Loading sv_std.std
# Loading work.DE1_SoC_testbench
# Loading work.DE1_SoC
# Loading work.gravitySpeed
# Loading work.pipeSpeed
# Loading work.pipeMakeSpeed
# Loading work.lfsr
# Loading work.pipeGenerator
# Loading work.buffer
# Loading work.gameField
# Loading work.pinputs
# Loading work.counter_09
# Loading work.highScore
# Loading work.mux2_1
# Loading work.LEDDriver
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: rouen  Hostname: DESKTOP-URKC558  ProcessID: 9616
#           Attempting to use alternate WLF file "./wlft9qfa6i".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft9qfa6i
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./DE1_SoC.sv(131)
#    Time: 3550550 ps  Iteration: 1  Instance: /DE1_SoC_testbench
# Break in Module DE1_SoC_testbench at ./DE1_SoC.sv line 131
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:57:49 on Mar 11,2020
# vlog -reportprogress 300 ./pinputs.sv 
# -- Compiling module pinputs
# -- Compiling module pinputs_testbench
# 
# Top level modules:
# 	pinputs_testbench
# End time: 18:57:49 on Mar 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:57:49 on Mar 11,2020
# vlog -reportprogress 300 ./buffer.sv 
# -- Compiling module buffer
# -- Compiling module buffer_testbench
# 
# Top level modules:
# 	buffer_testbench
# End time: 18:57:49 on Mar 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:57:49 on Mar 11,2020
# vlog -reportprogress 300 ./LEDDriver.sv 
# -- Compiling module LEDDriver
# -- Compiling module LEDDriver_Test
# -- Compiling module LEDDriver_TestPhysical
# 
# Top level modules:
# 	LEDDriver_Test
# 	LEDDriver_TestPhysical
# End time: 18:57:49 on Mar 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:57:49 on Mar 11,2020
# vlog -reportprogress 300 ./DE1_SoC.sv 
# -- Compiling module DE1_SoC
# -- Compiling module clock_divider
# -- Compiling module DE1_SoC_testbench
# 
# Top level modules:
# 	clock_divider
# 	DE1_SoC_testbench
# End time: 18:57:50 on Mar 11,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:57:50 on Mar 11,2020
# vlog -reportprogress 300 ./lfsr.sv 
# -- Compiling module lfsr
# ** Warning: ./lfsr.sv(13): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# -- Compiling module lfsr_testbench
# 
# Top level modules:
# 	lfsr_testbench
# End time: 18:57:50 on Mar 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:57:50 on Mar 11,2020
# vlog -reportprogress 300 ./counter_09.sv 
# -- Compiling module counter_09
# -- Compiling module counter_09_testbench
# 
# Top level modules:
# 	counter_09_testbench
# End time: 18:57:50 on Mar 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:57:50 on Mar 11,2020
# vlog -reportprogress 300 ./gravitySpeed.sv 
# -- Compiling module gravitySpeed
# -- Compiling module gravitySpeed_testbench
# 
# Top level modules:
# 	gravitySpeed_testbench
# End time: 18:57:50 on Mar 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:57:50 on Mar 11,2020
# vlog -reportprogress 300 ./pipeSpeed.sv 
# -- Compiling module pipeSpeed
# -- Compiling module pipeSpeed_testbench
# 
# Top level modules:
# 	pipeSpeed_testbench
# End time: 18:57:50 on Mar 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:57:50 on Mar 11,2020
# vlog -reportprogress 300 ./pipeMakeSpeed.sv 
# -- Compiling module pipeMakeSpeed
# -- Compiling module pipeMakeSpeed_testbench
# 
# Top level modules:
# 	pipeMakeSpeed_testbench
# End time: 18:57:50 on Mar 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:57:50 on Mar 11,2020
# vlog -reportprogress 300 ./pipeGenerator.sv 
# -- Compiling module pipeGenerator
# -- Compiling module pipeGenerator_testbench
# 
# Top level modules:
# 	pipeGenerator_testbench
# End time: 18:57:50 on Mar 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:57:50 on Mar 11,2020
# vlog -reportprogress 300 ./gameField.sv 
# -- Compiling module gameField
# -- Compiling module gameField_testbench
# 
# Top level modules:
# 	gameField_testbench
# End time: 18:57:50 on Mar 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:57:50 on Mar 11,2020
# vlog -reportprogress 300 ./highScore.sv 
# -- Compiling module highScore
# -- Compiling module highScore_testbench
# 
# Top level modules:
# 	highScore_testbench
# End time: 18:57:50 on Mar 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:57:50 on Mar 11,2020
# vlog -reportprogress 300 ./comparator.sv 
# -- Compiling module comparator
# -- Compiling module comparator_testbench
# 
# Top level modules:
# 	comparator_testbench
# End time: 18:57:50 on Mar 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:57:50 on Mar 11,2020
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# End time: 18:57:50 on Mar 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 18:57:51 on Mar 11,2020, Elapsed time: 0:00:10
# Errors: 0, Warnings: 3
# vsim -voptargs=""+acc"" -t 1ps -lib work DE1_SoC_testbench 
# Start time: 18:57:51 on Mar 11,2020
# Loading sv_std.std
# Loading work.DE1_SoC_testbench
# Loading work.DE1_SoC
# Loading work.gravitySpeed
# Loading work.pipeSpeed
# Loading work.pipeMakeSpeed
# Loading work.lfsr
# Loading work.pipeGenerator
# Loading work.buffer
# Loading work.gameField
# Loading work.pinputs
# Loading work.counter_09
# Loading work.highScore
# Loading work.mux2_1
# Loading work.LEDDriver
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: rouen  Hostname: DESKTOP-URKC558  ProcessID: 9616
#           Attempting to use alternate WLF file "./wlftngc2qr".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftngc2qr
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./DE1_SoC.sv(131)
#    Time: 3550550 ps  Iteration: 1  Instance: /DE1_SoC_testbench
# Break in Module DE1_SoC_testbench at ./DE1_SoC.sv line 131
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:58:13 on Mar 11,2020
# vlog -reportprogress 300 ./pinputs.sv 
# -- Compiling module pinputs
# -- Compiling module pinputs_testbench
# 
# Top level modules:
# 	pinputs_testbench
# End time: 18:58:13 on Mar 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:58:13 on Mar 11,2020
# vlog -reportprogress 300 ./buffer.sv 
# -- Compiling module buffer
# -- Compiling module buffer_testbench
# 
# Top level modules:
# 	buffer_testbench
# End time: 18:58:13 on Mar 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:58:13 on Mar 11,2020
# vlog -reportprogress 300 ./LEDDriver.sv 
# -- Compiling module LEDDriver
# -- Compiling module LEDDriver_Test
# -- Compiling module LEDDriver_TestPhysical
# 
# Top level modules:
# 	LEDDriver_Test
# 	LEDDriver_TestPhysical
# End time: 18:58:13 on Mar 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:58:13 on Mar 11,2020
# vlog -reportprogress 300 ./DE1_SoC.sv 
# -- Compiling module DE1_SoC
# -- Compiling module clock_divider
# -- Compiling module DE1_SoC_testbench
# 
# Top level modules:
# 	clock_divider
# 	DE1_SoC_testbench
# End time: 18:58:13 on Mar 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:58:13 on Mar 11,2020
# vlog -reportprogress 300 ./lfsr.sv 
# -- Compiling module lfsr
# ** Warning: ./lfsr.sv(13): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# -- Compiling module lfsr_testbench
# 
# Top level modules:
# 	lfsr_testbench
# End time: 18:58:14 on Mar 11,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:58:14 on Mar 11,2020
# vlog -reportprogress 300 ./counter_09.sv 
# -- Compiling module counter_09
# -- Compiling module counter_09_testbench
# 
# Top level modules:
# 	counter_09_testbench
# End time: 18:58:14 on Mar 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:58:14 on Mar 11,2020
# vlog -reportprogress 300 ./gravitySpeed.sv 
# -- Compiling module gravitySpeed
# -- Compiling module gravitySpeed_testbench
# 
# Top level modules:
# 	gravitySpeed_testbench
# End time: 18:58:14 on Mar 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:58:14 on Mar 11,2020
# vlog -reportprogress 300 ./pipeSpeed.sv 
# -- Compiling module pipeSpeed
# -- Compiling module pipeSpeed_testbench
# 
# Top level modules:
# 	pipeSpeed_testbench
# End time: 18:58:14 on Mar 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:58:14 on Mar 11,2020
# vlog -reportprogress 300 ./pipeMakeSpeed.sv 
# -- Compiling module pipeMakeSpeed
# -- Compiling module pipeMakeSpeed_testbench
# 
# Top level modules:
# 	pipeMakeSpeed_testbench
# End time: 18:58:14 on Mar 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:58:14 on Mar 11,2020
# vlog -reportprogress 300 ./pipeGenerator.sv 
# -- Compiling module pipeGenerator
# -- Compiling module pipeGenerator_testbench
# 
# Top level modules:
# 	pipeGenerator_testbench
# End time: 18:58:14 on Mar 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:58:14 on Mar 11,2020
# vlog -reportprogress 300 ./gameField.sv 
# -- Compiling module gameField
# -- Compiling module gameField_testbench
# 
# Top level modules:
# 	gameField_testbench
# End time: 18:58:14 on Mar 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:58:14 on Mar 11,2020
# vlog -reportprogress 300 ./highScore.sv 
# -- Compiling module highScore
# -- Compiling module highScore_testbench
# 
# Top level modules:
# 	highScore_testbench
# End time: 18:58:14 on Mar 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:58:14 on Mar 11,2020
# vlog -reportprogress 300 ./comparator.sv 
# -- Compiling module comparator
# -- Compiling module comparator_testbench
# 
# Top level modules:
# 	comparator_testbench
# End time: 18:58:14 on Mar 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:58:14 on Mar 11,2020
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# End time: 18:58:14 on Mar 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 18:58:15 on Mar 11,2020, Elapsed time: 0:00:24
# Errors: 0, Warnings: 3
# vsim -voptargs=""+acc"" -t 1ps -lib work DE1_SoC_testbench 
# Start time: 18:58:15 on Mar 11,2020
# Loading sv_std.std
# Loading work.DE1_SoC_testbench
# Loading work.DE1_SoC
# Loading work.gravitySpeed
# Loading work.pipeSpeed
# Loading work.pipeMakeSpeed
# Loading work.lfsr
# Loading work.pipeGenerator
# Loading work.buffer
# Loading work.gameField
# Loading work.pinputs
# Loading work.counter_09
# Loading work.highScore
# Loading work.mux2_1
# Loading work.LEDDriver
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: rouen  Hostname: DESKTOP-URKC558  ProcessID: 9616
#           Attempting to use alternate WLF file "./wlftmf18fj".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftmf18fj
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./DE1_SoC.sv(131)
#    Time: 3550550 ps  Iteration: 1  Instance: /DE1_SoC_testbench
# Break in Module DE1_SoC_testbench at ./DE1_SoC.sv line 131
jdo runlab.do
# invalid command name "jdo"
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:59:39 on Mar 11,2020
# vlog -reportprogress 300 ./pinputs.sv 
# -- Compiling module pinputs
# -- Compiling module pinputs_testbench
# 
# Top level modules:
# 	pinputs_testbench
# End time: 18:59:39 on Mar 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:59:39 on Mar 11,2020
# vlog -reportprogress 300 ./buffer.sv 
# -- Compiling module buffer
# -- Compiling module buffer_testbench
# 
# Top level modules:
# 	buffer_testbench
# End time: 18:59:39 on Mar 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:59:39 on Mar 11,2020
# vlog -reportprogress 300 ./LEDDriver.sv 
# -- Compiling module LEDDriver
# -- Compiling module LEDDriver_Test
# -- Compiling module LEDDriver_TestPhysical
# 
# Top level modules:
# 	LEDDriver_Test
# 	LEDDriver_TestPhysical
# End time: 18:59:39 on Mar 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:59:39 on Mar 11,2020
# vlog -reportprogress 300 ./DE1_SoC.sv 
# -- Compiling module DE1_SoC
# -- Compiling module clock_divider
# -- Compiling module DE1_SoC_testbench
# 
# Top level modules:
# 	clock_divider
# 	DE1_SoC_testbench
# End time: 18:59:39 on Mar 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:59:39 on Mar 11,2020
# vlog -reportprogress 300 ./lfsr.sv 
# -- Compiling module lfsr
# ** Warning: ./lfsr.sv(13): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# -- Compiling module lfsr_testbench
# 
# Top level modules:
# 	lfsr_testbench
# End time: 18:59:39 on Mar 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:59:39 on Mar 11,2020
# vlog -reportprogress 300 ./counter_09.sv 
# -- Compiling module counter_09
# -- Compiling module counter_09_testbench
# 
# Top level modules:
# 	counter_09_testbench
# End time: 18:59:39 on Mar 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:59:39 on Mar 11,2020
# vlog -reportprogress 300 ./gravitySpeed.sv 
# -- Compiling module gravitySpeed
# -- Compiling module gravitySpeed_testbench
# 
# Top level modules:
# 	gravitySpeed_testbench
# End time: 18:59:39 on Mar 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:59:39 on Mar 11,2020
# vlog -reportprogress 300 ./pipeSpeed.sv 
# -- Compiling module pipeSpeed
# -- Compiling module pipeSpeed_testbench
# 
# Top level modules:
# 	pipeSpeed_testbench
# End time: 18:59:39 on Mar 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:59:39 on Mar 11,2020
# vlog -reportprogress 300 ./pipeMakeSpeed.sv 
# -- Compiling module pipeMakeSpeed
# -- Compiling module pipeMakeSpeed_testbench
# 
# Top level modules:
# 	pipeMakeSpeed_testbench
# End time: 18:59:39 on Mar 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:59:39 on Mar 11,2020
# vlog -reportprogress 300 ./pipeGenerator.sv 
# -- Compiling module pipeGenerator
# -- Compiling module pipeGenerator_testbench
# 
# Top level modules:
# 	pipeGenerator_testbench
# End time: 18:59:39 on Mar 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:59:40 on Mar 11,2020
# vlog -reportprogress 300 ./gameField.sv 
# -- Compiling module gameField
# -- Compiling module gameField_testbench
# 
# Top level modules:
# 	gameField_testbench
# End time: 18:59:40 on Mar 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:59:40 on Mar 11,2020
# vlog -reportprogress 300 ./highScore.sv 
# -- Compiling module highScore
# -- Compiling module highScore_testbench
# 
# Top level modules:
# 	highScore_testbench
# End time: 18:59:40 on Mar 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:59:40 on Mar 11,2020
# vlog -reportprogress 300 ./comparator.sv 
# -- Compiling module comparator
# -- Compiling module comparator_testbench
# 
# Top level modules:
# 	comparator_testbench
# End time: 18:59:40 on Mar 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:59:40 on Mar 11,2020
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# End time: 18:59:40 on Mar 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 18:59:40 on Mar 11,2020, Elapsed time: 0:01:25
# Errors: 1, Warnings: 3
# vsim -voptargs=""+acc"" -t 1ps -lib work DE1_SoC_testbench 
# Start time: 18:59:40 on Mar 11,2020
# Loading sv_std.std
# Loading work.DE1_SoC_testbench
# Loading work.DE1_SoC
# Loading work.gravitySpeed
# Loading work.pipeSpeed
# Loading work.pipeMakeSpeed
# Loading work.lfsr
# Loading work.pipeGenerator
# Loading work.buffer
# Loading work.gameField
# Loading work.pinputs
# Loading work.counter_09
# Loading work.highScore
# Loading work.mux2_1
# Loading work.LEDDriver
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: rouen  Hostname: DESKTOP-URKC558  ProcessID: 9616
#           Attempting to use alternate WLF file "./wlft6i3a2i".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft6i3a2i
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./DE1_SoC.sv(131)
#    Time: 500450 ps  Iteration: 1  Instance: /DE1_SoC_testbench
# Break in Module DE1_SoC_testbench at ./DE1_SoC.sv line 131
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:00:51 on Mar 11,2020
# vlog -reportprogress 300 ./pinputs.sv 
# -- Compiling module pinputs
# -- Compiling module pinputs_testbench
# 
# Top level modules:
# 	pinputs_testbench
# End time: 19:00:51 on Mar 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:00:52 on Mar 11,2020
# vlog -reportprogress 300 ./buffer.sv 
# -- Compiling module buffer
# -- Compiling module buffer_testbench
# 
# Top level modules:
# 	buffer_testbench
# End time: 19:00:52 on Mar 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:00:52 on Mar 11,2020
# vlog -reportprogress 300 ./LEDDriver.sv 
# -- Compiling module LEDDriver
# -- Compiling module LEDDriver_Test
# -- Compiling module LEDDriver_TestPhysical
# 
# Top level modules:
# 	LEDDriver_Test
# 	LEDDriver_TestPhysical
# End time: 19:00:52 on Mar 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:00:52 on Mar 11,2020
# vlog -reportprogress 300 ./DE1_SoC.sv 
# -- Compiling module DE1_SoC
# -- Compiling module clock_divider
# -- Compiling module DE1_SoC_testbench
# 
# Top level modules:
# 	clock_divider
# 	DE1_SoC_testbench
# End time: 19:00:52 on Mar 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:00:52 on Mar 11,2020
# vlog -reportprogress 300 ./lfsr.sv 
# -- Compiling module lfsr
# ** Warning: ./lfsr.sv(13): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# -- Compiling module lfsr_testbench
# 
# Top level modules:
# 	lfsr_testbench
# End time: 19:00:52 on Mar 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:00:52 on Mar 11,2020
# vlog -reportprogress 300 ./counter_09.sv 
# -- Compiling module counter_09
# -- Compiling module counter_09_testbench
# 
# Top level modules:
# 	counter_09_testbench
# End time: 19:00:52 on Mar 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:00:52 on Mar 11,2020
# vlog -reportprogress 300 ./gravitySpeed.sv 
# -- Compiling module gravitySpeed
# -- Compiling module gravitySpeed_testbench
# 
# Top level modules:
# 	gravitySpeed_testbench
# End time: 19:00:52 on Mar 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:00:52 on Mar 11,2020
# vlog -reportprogress 300 ./pipeSpeed.sv 
# -- Compiling module pipeSpeed
# -- Compiling module pipeSpeed_testbench
# 
# Top level modules:
# 	pipeSpeed_testbench
# End time: 19:00:52 on Mar 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:00:52 on Mar 11,2020
# vlog -reportprogress 300 ./pipeMakeSpeed.sv 
# -- Compiling module pipeMakeSpeed
# -- Compiling module pipeMakeSpeed_testbench
# 
# Top level modules:
# 	pipeMakeSpeed_testbench
# End time: 19:00:52 on Mar 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:00:52 on Mar 11,2020
# vlog -reportprogress 300 ./pipeGenerator.sv 
# -- Compiling module pipeGenerator
# -- Compiling module pipeGenerator_testbench
# 
# Top level modules:
# 	pipeGenerator_testbench
# End time: 19:00:52 on Mar 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:00:52 on Mar 11,2020
# vlog -reportprogress 300 ./gameField.sv 
# -- Compiling module gameField
# -- Compiling module gameField_testbench
# 
# Top level modules:
# 	gameField_testbench
# End time: 19:00:52 on Mar 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:00:52 on Mar 11,2020
# vlog -reportprogress 300 ./highScore.sv 
# -- Compiling module highScore
# -- Compiling module highScore_testbench
# 
# Top level modules:
# 	highScore_testbench
# End time: 19:00:52 on Mar 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:00:52 on Mar 11,2020
# vlog -reportprogress 300 ./comparator.sv 
# -- Compiling module comparator
# -- Compiling module comparator_testbench
# 
# Top level modules:
# 	comparator_testbench
# End time: 19:00:52 on Mar 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:00:52 on Mar 11,2020
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# End time: 19:00:52 on Mar 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 19:00:53 on Mar 11,2020, Elapsed time: 0:01:13
# Errors: 0, Warnings: 3
# vsim -voptargs=""+acc"" -t 1ps -lib work DE1_SoC_testbench 
# Start time: 19:00:53 on Mar 11,2020
# Loading sv_std.std
# Loading work.DE1_SoC_testbench
# Loading work.DE1_SoC
# Loading work.gravitySpeed
# Loading work.pipeSpeed
# Loading work.pipeMakeSpeed
# Loading work.lfsr
# Loading work.pipeGenerator
# Loading work.buffer
# Loading work.gameField
# Loading work.pinputs
# Loading work.counter_09
# Loading work.highScore
# Loading work.mux2_1
# Loading work.LEDDriver
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: rouen  Hostname: DESKTOP-URKC558  ProcessID: 9616
#           Attempting to use alternate WLF file "./wlft84zkj1".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft84zkj1
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./DE1_SoC.sv(131)
#    Time: 1000450 ps  Iteration: 1  Instance: /DE1_SoC_testbench
# Break in Module DE1_SoC_testbench at ./DE1_SoC.sv line 131
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:01:57 on Mar 11,2020
# vlog -reportprogress 300 ./pinputs.sv 
# -- Compiling module pinputs
# -- Compiling module pinputs_testbench
# 
# Top level modules:
# 	pinputs_testbench
# End time: 19:01:57 on Mar 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:01:57 on Mar 11,2020
# vlog -reportprogress 300 ./buffer.sv 
# -- Compiling module buffer
# -- Compiling module buffer_testbench
# 
# Top level modules:
# 	buffer_testbench
# End time: 19:01:57 on Mar 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:01:57 on Mar 11,2020
# vlog -reportprogress 300 ./LEDDriver.sv 
# -- Compiling module LEDDriver
# -- Compiling module LEDDriver_Test
# -- Compiling module LEDDriver_TestPhysical
# 
# Top level modules:
# 	LEDDriver_Test
# 	LEDDriver_TestPhysical
# End time: 19:01:57 on Mar 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:01:57 on Mar 11,2020
# vlog -reportprogress 300 ./DE1_SoC.sv 
# -- Compiling module DE1_SoC
# -- Compiling module clock_divider
# -- Compiling module DE1_SoC_testbench
# 
# Top level modules:
# 	clock_divider
# 	DE1_SoC_testbench
# End time: 19:01:57 on Mar 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:01:57 on Mar 11,2020
# vlog -reportprogress 300 ./lfsr.sv 
# -- Compiling module lfsr
# ** Warning: ./lfsr.sv(13): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# -- Compiling module lfsr_testbench
# 
# Top level modules:
# 	lfsr_testbench
# End time: 19:01:57 on Mar 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:01:57 on Mar 11,2020
# vlog -reportprogress 300 ./counter_09.sv 
# -- Compiling module counter_09
# -- Compiling module counter_09_testbench
# 
# Top level modules:
# 	counter_09_testbench
# End time: 19:01:57 on Mar 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:01:57 on Mar 11,2020
# vlog -reportprogress 300 ./gravitySpeed.sv 
# -- Compiling module gravitySpeed
# -- Compiling module gravitySpeed_testbench
# 
# Top level modules:
# 	gravitySpeed_testbench
# End time: 19:01:57 on Mar 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:01:57 on Mar 11,2020
# vlog -reportprogress 300 ./pipeSpeed.sv 
# -- Compiling module pipeSpeed
# -- Compiling module pipeSpeed_testbench
# 
# Top level modules:
# 	pipeSpeed_testbench
# End time: 19:01:57 on Mar 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:01:57 on Mar 11,2020
# vlog -reportprogress 300 ./pipeMakeSpeed.sv 
# -- Compiling module pipeMakeSpeed
# -- Compiling module pipeMakeSpeed_testbench
# 
# Top level modules:
# 	pipeMakeSpeed_testbench
# End time: 19:01:57 on Mar 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:01:57 on Mar 11,2020
# vlog -reportprogress 300 ./pipeGenerator.sv 
# -- Compiling module pipeGenerator
# -- Compiling module pipeGenerator_testbench
# 
# Top level modules:
# 	pipeGenerator_testbench
# End time: 19:01:57 on Mar 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:01:57 on Mar 11,2020
# vlog -reportprogress 300 ./gameField.sv 
# -- Compiling module gameField
# -- Compiling module gameField_testbench
# 
# Top level modules:
# 	gameField_testbench
# End time: 19:01:57 on Mar 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:01:57 on Mar 11,2020
# vlog -reportprogress 300 ./highScore.sv 
# -- Compiling module highScore
# -- Compiling module highScore_testbench
# 
# Top level modules:
# 	highScore_testbench
# End time: 19:01:57 on Mar 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:01:57 on Mar 11,2020
# vlog -reportprogress 300 ./comparator.sv 
# -- Compiling module comparator
# -- Compiling module comparator_testbench
# 
# Top level modules:
# 	comparator_testbench
# End time: 19:01:57 on Mar 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:01:57 on Mar 11,2020
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# End time: 19:01:58 on Mar 11,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 19:01:58 on Mar 11,2020, Elapsed time: 0:01:05
# Errors: 0, Warnings: 3
# vsim -voptargs=""+acc"" -t 1ps -lib work DE1_SoC_testbench 
# Start time: 19:01:58 on Mar 11,2020
# Loading sv_std.std
# Loading work.DE1_SoC_testbench
# Loading work.DE1_SoC
# Loading work.gravitySpeed
# Loading work.pipeSpeed
# Loading work.pipeMakeSpeed
# Loading work.lfsr
# Loading work.pipeGenerator
# Loading work.buffer
# Loading work.gameField
# Loading work.pinputs
# Loading work.counter_09
# Loading work.highScore
# Loading work.mux2_1
# Loading work.LEDDriver
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: rouen  Hostname: DESKTOP-URKC558  ProcessID: 9616
#           Attempting to use alternate WLF file "./wlftsdj1iw".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftsdj1iw
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./DE1_SoC.sv(131)
#    Time: 600450 ps  Iteration: 1  Instance: /DE1_SoC_testbench
# Break in Module DE1_SoC_testbench at ./DE1_SoC.sv line 131
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:02:36 on Mar 11,2020
# vlog -reportprogress 300 ./pinputs.sv 
# -- Compiling module pinputs
# -- Compiling module pinputs_testbench
# 
# Top level modules:
# 	pinputs_testbench
# End time: 19:02:37 on Mar 11,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:02:37 on Mar 11,2020
# vlog -reportprogress 300 ./buffer.sv 
# -- Compiling module buffer
# -- Compiling module buffer_testbench
# 
# Top level modules:
# 	buffer_testbench
# End time: 19:02:37 on Mar 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:02:37 on Mar 11,2020
# vlog -reportprogress 300 ./LEDDriver.sv 
# -- Compiling module LEDDriver
# -- Compiling module LEDDriver_Test
# -- Compiling module LEDDriver_TestPhysical
# 
# Top level modules:
# 	LEDDriver_Test
# 	LEDDriver_TestPhysical
# End time: 19:02:37 on Mar 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:02:37 on Mar 11,2020
# vlog -reportprogress 300 ./DE1_SoC.sv 
# -- Compiling module DE1_SoC
# -- Compiling module clock_divider
# -- Compiling module DE1_SoC_testbench
# 
# Top level modules:
# 	clock_divider
# 	DE1_SoC_testbench
# End time: 19:02:37 on Mar 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:02:37 on Mar 11,2020
# vlog -reportprogress 300 ./lfsr.sv 
# -- Compiling module lfsr
# ** Warning: ./lfsr.sv(13): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# -- Compiling module lfsr_testbench
# 
# Top level modules:
# 	lfsr_testbench
# End time: 19:02:37 on Mar 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:02:37 on Mar 11,2020
# vlog -reportprogress 300 ./counter_09.sv 
# -- Compiling module counter_09
# -- Compiling module counter_09_testbench
# 
# Top level modules:
# 	counter_09_testbench
# End time: 19:02:37 on Mar 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:02:37 on Mar 11,2020
# vlog -reportprogress 300 ./gravitySpeed.sv 
# -- Compiling module gravitySpeed
# -- Compiling module gravitySpeed_testbench
# 
# Top level modules:
# 	gravitySpeed_testbench
# End time: 19:02:37 on Mar 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:02:37 on Mar 11,2020
# vlog -reportprogress 300 ./pipeSpeed.sv 
# -- Compiling module pipeSpeed
# -- Compiling module pipeSpeed_testbench
# 
# Top level modules:
# 	pipeSpeed_testbench
# End time: 19:02:37 on Mar 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:02:37 on Mar 11,2020
# vlog -reportprogress 300 ./pipeMakeSpeed.sv 
# -- Compiling module pipeMakeSpeed
# -- Compiling module pipeMakeSpeed_testbench
# 
# Top level modules:
# 	pipeMakeSpeed_testbench
# End time: 19:02:37 on Mar 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:02:37 on Mar 11,2020
# vlog -reportprogress 300 ./pipeGenerator.sv 
# -- Compiling module pipeGenerator
# -- Compiling module pipeGenerator_testbench
# 
# Top level modules:
# 	pipeGenerator_testbench
# End time: 19:02:37 on Mar 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:02:37 on Mar 11,2020
# vlog -reportprogress 300 ./gameField.sv 
# -- Compiling module gameField
# -- Compiling module gameField_testbench
# 
# Top level modules:
# 	gameField_testbench
# End time: 19:02:37 on Mar 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:02:37 on Mar 11,2020
# vlog -reportprogress 300 ./highScore.sv 
# -- Compiling module highScore
# -- Compiling module highScore_testbench
# 
# Top level modules:
# 	highScore_testbench
# End time: 19:02:37 on Mar 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:02:37 on Mar 11,2020
# vlog -reportprogress 300 ./comparator.sv 
# -- Compiling module comparator
# -- Compiling module comparator_testbench
# 
# Top level modules:
# 	comparator_testbench
# End time: 19:02:37 on Mar 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:02:37 on Mar 11,2020
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# End time: 19:02:37 on Mar 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 19:02:38 on Mar 11,2020, Elapsed time: 0:00:40
# Errors: 0, Warnings: 3
# vsim -voptargs=""+acc"" -t 1ps -lib work DE1_SoC_testbench 
# Start time: 19:02:38 on Mar 11,2020
# Loading sv_std.std
# Loading work.DE1_SoC_testbench
# Loading work.DE1_SoC
# Loading work.gravitySpeed
# Loading work.pipeSpeed
# Loading work.pipeMakeSpeed
# Loading work.lfsr
# Loading work.pipeGenerator
# Loading work.buffer
# Loading work.gameField
# Loading work.pinputs
# Loading work.counter_09
# Loading work.highScore
# Loading work.mux2_1
# Loading work.LEDDriver
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: rouen  Hostname: DESKTOP-URKC558  ProcessID: 9616
#           Attempting to use alternate WLF file "./wlft4hnm0y".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft4hnm0y
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./DE1_SoC.sv(131)
#    Time: 500450 ps  Iteration: 1  Instance: /DE1_SoC_testbench
# Break in Module DE1_SoC_testbench at ./DE1_SoC.sv line 131
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:03:12 on Mar 11,2020
# vlog -reportprogress 300 ./pinputs.sv 
# -- Compiling module pinputs
# -- Compiling module pinputs_testbench
# 
# Top level modules:
# 	pinputs_testbench
# End time: 19:03:12 on Mar 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:03:12 on Mar 11,2020
# vlog -reportprogress 300 ./buffer.sv 
# -- Compiling module buffer
# -- Compiling module buffer_testbench
# 
# Top level modules:
# 	buffer_testbench
# End time: 19:03:12 on Mar 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:03:13 on Mar 11,2020
# vlog -reportprogress 300 ./LEDDriver.sv 
# -- Compiling module LEDDriver
# -- Compiling module LEDDriver_Test
# -- Compiling module LEDDriver_TestPhysical
# 
# Top level modules:
# 	LEDDriver_Test
# 	LEDDriver_TestPhysical
# End time: 19:03:13 on Mar 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:03:13 on Mar 11,2020
# vlog -reportprogress 300 ./DE1_SoC.sv 
# -- Compiling module DE1_SoC
# -- Compiling module clock_divider
# -- Compiling module DE1_SoC_testbench
# 
# Top level modules:
# 	clock_divider
# 	DE1_SoC_testbench
# End time: 19:03:13 on Mar 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:03:13 on Mar 11,2020
# vlog -reportprogress 300 ./lfsr.sv 
# -- Compiling module lfsr
# ** Warning: ./lfsr.sv(13): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# -- Compiling module lfsr_testbench
# 
# Top level modules:
# 	lfsr_testbench
# End time: 19:03:13 on Mar 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:03:13 on Mar 11,2020
# vlog -reportprogress 300 ./counter_09.sv 
# -- Compiling module counter_09
# -- Compiling module counter_09_testbench
# 
# Top level modules:
# 	counter_09_testbench
# End time: 19:03:13 on Mar 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:03:13 on Mar 11,2020
# vlog -reportprogress 300 ./gravitySpeed.sv 
# -- Compiling module gravitySpeed
# -- Compiling module gravitySpeed_testbench
# 
# Top level modules:
# 	gravitySpeed_testbench
# End time: 19:03:13 on Mar 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:03:13 on Mar 11,2020
# vlog -reportprogress 300 ./pipeSpeed.sv 
# -- Compiling module pipeSpeed
# -- Compiling module pipeSpeed_testbench
# 
# Top level modules:
# 	pipeSpeed_testbench
# End time: 19:03:13 on Mar 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:03:13 on Mar 11,2020
# vlog -reportprogress 300 ./pipeMakeSpeed.sv 
# -- Compiling module pipeMakeSpeed
# -- Compiling module pipeMakeSpeed_testbench
# 
# Top level modules:
# 	pipeMakeSpeed_testbench
# End time: 19:03:13 on Mar 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:03:13 on Mar 11,2020
# vlog -reportprogress 300 ./pipeGenerator.sv 
# -- Compiling module pipeGenerator
# -- Compiling module pipeGenerator_testbench
# 
# Top level modules:
# 	pipeGenerator_testbench
# End time: 19:03:13 on Mar 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:03:13 on Mar 11,2020
# vlog -reportprogress 300 ./gameField.sv 
# -- Compiling module gameField
# -- Compiling module gameField_testbench
# 
# Top level modules:
# 	gameField_testbench
# End time: 19:03:13 on Mar 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:03:13 on Mar 11,2020
# vlog -reportprogress 300 ./highScore.sv 
# -- Compiling module highScore
# -- Compiling module highScore_testbench
# 
# Top level modules:
# 	highScore_testbench
# End time: 19:03:13 on Mar 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:03:13 on Mar 11,2020
# vlog -reportprogress 300 ./comparator.sv 
# -- Compiling module comparator
# -- Compiling module comparator_testbench
# 
# Top level modules:
# 	comparator_testbench
# End time: 19:03:13 on Mar 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:03:13 on Mar 11,2020
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# End time: 19:03:13 on Mar 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 19:03:14 on Mar 11,2020, Elapsed time: 0:00:36
# Errors: 0, Warnings: 3
# vsim -voptargs=""+acc"" -t 1ps -lib work DE1_SoC_testbench 
# Start time: 19:03:14 on Mar 11,2020
# Loading sv_std.std
# Loading work.DE1_SoC_testbench
# Loading work.DE1_SoC
# Loading work.gravitySpeed
# Loading work.pipeSpeed
# Loading work.pipeMakeSpeed
# Loading work.lfsr
# Loading work.pipeGenerator
# Loading work.buffer
# Loading work.gameField
# Loading work.pinputs
# Loading work.counter_09
# Loading work.highScore
# Loading work.mux2_1
# Loading work.LEDDriver
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: rouen  Hostname: DESKTOP-URKC558  ProcessID: 9616
#           Attempting to use alternate WLF file "./wlftz64v41".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftz64v41
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./DE1_SoC.sv(131)
#    Time: 550450 ps  Iteration: 1  Instance: /DE1_SoC_testbench
# Break in Module DE1_SoC_testbench at ./DE1_SoC.sv line 131
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:08:41 on Mar 11,2020
# vlog -reportprogress 300 ./pinputs.sv 
# -- Compiling module pinputs
# -- Compiling module pinputs_testbench
# 
# Top level modules:
# 	pinputs_testbench
# End time: 19:08:41 on Mar 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:08:41 on Mar 11,2020
# vlog -reportprogress 300 ./buffer.sv 
# -- Compiling module buffer
# -- Compiling module buffer_testbench
# 
# Top level modules:
# 	buffer_testbench
# End time: 19:08:41 on Mar 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:08:41 on Mar 11,2020
# vlog -reportprogress 300 ./LEDDriver.sv 
# -- Compiling module LEDDriver
# -- Compiling module LEDDriver_Test
# -- Compiling module LEDDriver_TestPhysical
# 
# Top level modules:
# 	LEDDriver_Test
# 	LEDDriver_TestPhysical
# End time: 19:08:41 on Mar 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:08:41 on Mar 11,2020
# vlog -reportprogress 300 ./DE1_SoC.sv 
# -- Compiling module DE1_SoC
# -- Compiling module clock_divider
# -- Compiling module DE1_SoC_testbench
# 
# Top level modules:
# 	clock_divider
# 	DE1_SoC_testbench
# End time: 19:08:41 on Mar 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:08:41 on Mar 11,2020
# vlog -reportprogress 300 ./lfsr.sv 
# -- Compiling module lfsr
# ** Warning: ./lfsr.sv(13): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# -- Compiling module lfsr_testbench
# 
# Top level modules:
# 	lfsr_testbench
# End time: 19:08:41 on Mar 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:08:41 on Mar 11,2020
# vlog -reportprogress 300 ./counter_09.sv 
# -- Compiling module counter_09
# -- Compiling module counter_09_testbench
# 
# Top level modules:
# 	counter_09_testbench
# End time: 19:08:41 on Mar 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:08:41 on Mar 11,2020
# vlog -reportprogress 300 ./gravitySpeed.sv 
# -- Compiling module gravitySpeed
# -- Compiling module gravitySpeed_testbench
# 
# Top level modules:
# 	gravitySpeed_testbench
# End time: 19:08:41 on Mar 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:08:42 on Mar 11,2020
# vlog -reportprogress 300 ./pipeSpeed.sv 
# -- Compiling module pipeSpeed
# -- Compiling module pipeSpeed_testbench
# 
# Top level modules:
# 	pipeSpeed_testbench
# End time: 19:08:42 on Mar 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:08:42 on Mar 11,2020
# vlog -reportprogress 300 ./pipeMakeSpeed.sv 
# -- Compiling module pipeMakeSpeed
# -- Compiling module pipeMakeSpeed_testbench
# 
# Top level modules:
# 	pipeMakeSpeed_testbench
# End time: 19:08:42 on Mar 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:08:42 on Mar 11,2020
# vlog -reportprogress 300 ./pipeGenerator.sv 
# -- Compiling module pipeGenerator
# -- Compiling module pipeGenerator_testbench
# 
# Top level modules:
# 	pipeGenerator_testbench
# End time: 19:08:42 on Mar 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:08:42 on Mar 11,2020
# vlog -reportprogress 300 ./gameField.sv 
# -- Compiling module gameField
# -- Compiling module gameField_testbench
# 
# Top level modules:
# 	gameField_testbench
# End time: 19:08:42 on Mar 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:08:42 on Mar 11,2020
# vlog -reportprogress 300 ./highScore.sv 
# -- Compiling module highScore
# -- Compiling module highScore_testbench
# 
# Top level modules:
# 	highScore_testbench
# End time: 19:08:42 on Mar 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:08:42 on Mar 11,2020
# vlog -reportprogress 300 ./comparator.sv 
# -- Compiling module comparator
# -- Compiling module comparator_testbench
# 
# Top level modules:
# 	comparator_testbench
# End time: 19:08:42 on Mar 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:08:42 on Mar 11,2020
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# End time: 19:08:42 on Mar 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 19:08:46 on Mar 11,2020, Elapsed time: 0:05:32
# Errors: 0, Warnings: 3
# vsim -voptargs=""+acc"" -t 1ps -lib work DE1_SoC_testbench 
# Start time: 19:08:46 on Mar 11,2020
# Loading sv_std.std
# Loading work.DE1_SoC_testbench
# Loading work.DE1_SoC
# Loading work.gravitySpeed
# Loading work.pipeSpeed
# Loading work.pipeMakeSpeed
# Loading work.lfsr
# Loading work.pipeGenerator
# Loading work.buffer
# Loading work.gameField
# Loading work.pinputs
# Loading work.counter_09
# Loading work.highScore
# Loading work.mux2_1
# Loading work.LEDDriver
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: rouen  Hostname: DESKTOP-URKC558  ProcessID: 9616
#           Attempting to use alternate WLF file "./wlftbdjyi1".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftbdjyi1
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./DE1_SoC.sv(129)
#    Time: 4170550 ps  Iteration: 1  Instance: /DE1_SoC_testbench
# Break in Module DE1_SoC_testbench at ./DE1_SoC.sv line 129
# End time: 19:10:05 on Mar 11,2020, Elapsed time: 0:01:19
# Errors: 0, Warnings: 2
