# RISC-V CPU

This repository is an implementation of a subset of RISC-V.

Now, I am making RV32I.

## Overview

![CPU design](docs/CPU%20design.png)

## ISA

This repository follow the [unprivileged spec](https://riscv.org/specifications/isa-spec-pdf/)

## Emulator

![CI](https://github.com/diohabara/risc-v/workflows/CI/badge.svg)

Written in Rust.

- [ ] RV32I

