@W: MT530 :"c:\users\cheec\desktop\libero_projects\sccb_test\hdl\sccb_ctrl.v":68:4:68:9|Found inferred clock sccb_design|xclk which controls 9 sequential elements including SCCB_CTRL_0.SCCB_CLK_cnt[7:0]. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MT530 :"c:\users\cheec\desktop\libero_projects\sccb_test\hdl\sccb_ctrl.v":111:4:111:9|Found inferred clock SCCB_CTRL|SCCB_CLK_inferred_clock which controls 11 sequential elements including SCCB_CTRL_0.data_send. This clock has no specified timing constraint which may adversely impact design performance. 
