/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [4:0] celloutsig_0_0z;
  wire celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  reg [11:0] celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [5:0] celloutsig_1_6z;
  wire [4:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [25:0] celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_4z = ~(celloutsig_1_2z & celloutsig_1_2z);
  assign celloutsig_0_1z = ~(celloutsig_0_0z[2] & in_data[74]);
  assign celloutsig_1_0z = ~((in_data[140] | in_data[119]) & (in_data[128] | in_data[117]));
  assign celloutsig_0_2z = ~((celloutsig_0_0z[4] | in_data[32]) & (in_data[90] | celloutsig_0_1z));
  assign celloutsig_1_3z = { celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_2z } > { celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_0z };
  assign celloutsig_1_14z = { in_data[184:173], celloutsig_1_10z, celloutsig_1_8z, celloutsig_1_1z, celloutsig_1_7z, celloutsig_1_0z } > { celloutsig_1_10z, celloutsig_1_7z, celloutsig_1_13z, celloutsig_1_7z, celloutsig_1_12z, celloutsig_1_7z, celloutsig_1_11z, celloutsig_1_4z, celloutsig_1_3z };
  assign celloutsig_1_13z = { celloutsig_1_6z[3:0], celloutsig_1_3z } <= { celloutsig_1_9z[25:22], celloutsig_1_3z };
  assign celloutsig_1_15z = { in_data[190:185], celloutsig_1_10z, celloutsig_1_4z, celloutsig_1_8z, celloutsig_1_6z } <= { celloutsig_1_9z[15:2], celloutsig_1_13z };
  assign celloutsig_1_6z = { celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_5z, celloutsig_1_1z } * { celloutsig_1_1z, celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_3z };
  assign celloutsig_1_7z = { in_data[181:179], celloutsig_1_3z, celloutsig_1_3z } * { in_data[175:173], celloutsig_1_3z, celloutsig_1_2z };
  assign celloutsig_1_9z = { in_data[171:150], celloutsig_1_3z, celloutsig_1_8z, celloutsig_1_2z, celloutsig_1_2z } | { in_data[171:155], celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_7z, celloutsig_1_4z };
  assign celloutsig_1_1z = & in_data[173:171];
  assign celloutsig_1_5z = & in_data[148:135];
  assign celloutsig_1_18z = & { celloutsig_1_0z, in_data[155:153] };
  assign celloutsig_1_2z = celloutsig_1_0z & in_data[181];
  assign celloutsig_1_17z = celloutsig_1_14z & celloutsig_1_2z;
  assign celloutsig_1_8z = | in_data[163:149];
  assign celloutsig_1_11z = | celloutsig_1_6z[5:3];
  assign celloutsig_1_12z = | { celloutsig_1_10z, in_data[163:149], in_data[120:113] };
  always_latch
    if (clkin_data[32]) celloutsig_0_0z = 5'h00;
    else if (celloutsig_1_18z) celloutsig_0_0z = in_data[83:79];
  always_latch
    if (clkin_data[64]) celloutsig_1_16z = 12'h000;
    else if (clkin_data[0]) celloutsig_1_16z = { celloutsig_1_15z, celloutsig_1_13z, celloutsig_1_6z, celloutsig_1_4z, celloutsig_1_12z, celloutsig_1_0z, celloutsig_1_10z };
  assign celloutsig_1_10z = ~((in_data[122] & celloutsig_1_4z) | (celloutsig_1_8z & celloutsig_1_0z));
  assign { out_data[105], out_data[101], out_data[108], out_data[97], out_data[100], out_data[103], out_data[106], out_data[111], out_data[98], out_data[102], out_data[96], out_data[107], out_data[110], out_data[115:114], out_data[109], out_data[99], out_data[116], out_data[104], out_data[113] } = { celloutsig_1_18z, celloutsig_1_18z, celloutsig_1_17z, celloutsig_1_17z, celloutsig_1_15z, celloutsig_1_14z, celloutsig_1_13z, celloutsig_1_13z, celloutsig_1_12z, celloutsig_1_12z, celloutsig_1_12z, celloutsig_1_10z, celloutsig_1_8z, celloutsig_1_8z, celloutsig_1_8z, celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_0z } ~^ { celloutsig_1_16z[6], celloutsig_1_16z[2], celloutsig_1_16z[9], celloutsig_1_4z, celloutsig_1_16z[1], celloutsig_1_16z[4], celloutsig_1_16z[7], celloutsig_1_0z, celloutsig_1_18z, celloutsig_1_16z[3], celloutsig_1_11z, celloutsig_1_16z[8], celloutsig_1_16z[11], celloutsig_1_11z, celloutsig_1_5z, celloutsig_1_16z[10], celloutsig_1_16z[0], celloutsig_1_9z[0], celloutsig_1_16z[5], celloutsig_1_17z };
  assign { out_data[128], out_data[112], out_data[32], out_data[0] } = { celloutsig_1_18z, 1'h1, celloutsig_0_1z, celloutsig_0_2z };
endmodule
