// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
// Version: 2020.2
// Copyright (C) Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="hls_xfft2real_hls_xfft2real,hls_ip_2020_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7k325t-ffg676-2,HLS_INPUT_CLOCK=5.000000,HLS_INPUT_ARCH=dataflow,HLS_SYN_CLOCK=4.272000,HLS_SYN_LAT=3092,HLS_SYN_TPT=3093,HLS_SYN_MEM=18,HLS_SYN_DSP=0,HLS_SYN_FF=4434,HLS_SYN_LUT=3943,HLS_VERSION=2020_2}" *)

module hls_xfft2real (
        din_V_TDATA,
        dout_V_TDATA,
        ap_clk,
        ap_rst_n,
        din_V_TVALID,
        din_V_TREADY,
        dout_V_TVALID,
        dout_V_TREADY,
        ap_start,
        ap_done,
        ap_ready,
        ap_idle
);


input  [63:0] din_V_TDATA;
output  [63:0] dout_V_TDATA;
input   ap_clk;
input   ap_rst_n;
input   din_V_TVALID;
output   din_V_TREADY;
output   dout_V_TVALID;
input   dout_V_TREADY;
input   ap_start;
output   ap_done;
output   ap_ready;
output   ap_idle;

 reg    ap_rst_n_inv;
wire    xfft2real_complex_ap_fixed_32_1_5_3_0_complex_ap_fixed_32_1_5_3_0_11_true_U0_ap_start;
wire    xfft2real_complex_ap_fixed_32_1_5_3_0_complex_ap_fixed_32_1_5_3_0_11_true_U0_ap_done;
wire    xfft2real_complex_ap_fixed_32_1_5_3_0_complex_ap_fixed_32_1_5_3_0_11_true_U0_ap_continue;
wire    xfft2real_complex_ap_fixed_32_1_5_3_0_complex_ap_fixed_32_1_5_3_0_11_true_U0_ap_idle;
wire    xfft2real_complex_ap_fixed_32_1_5_3_0_complex_ap_fixed_32_1_5_3_0_11_true_U0_ap_ready;
wire    xfft2real_complex_ap_fixed_32_1_5_3_0_complex_ap_fixed_32_1_5_3_0_11_true_U0_din_V_TREADY;
wire   [63:0] xfft2real_complex_ap_fixed_32_1_5_3_0_complex_ap_fixed_32_1_5_3_0_11_true_U0_dout_V_TDATA;
wire    xfft2real_complex_ap_fixed_32_1_5_3_0_complex_ap_fixed_32_1_5_3_0_11_true_U0_dout_V_TVALID;
wire    ap_sync_continue;
wire    ap_sync_done;
wire    ap_sync_ready;
wire    xfft2real_complex_ap_fixed_32_1_5_3_0_complex_ap_fixed_32_1_5_3_0_11_true_U0_start_full_n;
wire    xfft2real_complex_ap_fixed_32_1_5_3_0_complex_ap_fixed_32_1_5_3_0_11_true_U0_start_write;

hls_xfft2real_xfft2real_complex_ap_fixed_32_1_5_3_0_complex_ap_fixed_32_1_5_3_0_11_true_s xfft2real_complex_ap_fixed_32_1_5_3_0_complex_ap_fixed_32_1_5_3_0_11_true_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(xfft2real_complex_ap_fixed_32_1_5_3_0_complex_ap_fixed_32_1_5_3_0_11_true_U0_ap_start),
    .ap_done(xfft2real_complex_ap_fixed_32_1_5_3_0_complex_ap_fixed_32_1_5_3_0_11_true_U0_ap_done),
    .ap_continue(xfft2real_complex_ap_fixed_32_1_5_3_0_complex_ap_fixed_32_1_5_3_0_11_true_U0_ap_continue),
    .ap_idle(xfft2real_complex_ap_fixed_32_1_5_3_0_complex_ap_fixed_32_1_5_3_0_11_true_U0_ap_idle),
    .ap_ready(xfft2real_complex_ap_fixed_32_1_5_3_0_complex_ap_fixed_32_1_5_3_0_11_true_U0_ap_ready),
    .din_V_TDATA(din_V_TDATA),
    .din_V_TVALID(din_V_TVALID),
    .din_V_TREADY(xfft2real_complex_ap_fixed_32_1_5_3_0_complex_ap_fixed_32_1_5_3_0_11_true_U0_din_V_TREADY),
    .dout_V_TDATA(xfft2real_complex_ap_fixed_32_1_5_3_0_complex_ap_fixed_32_1_5_3_0_11_true_U0_dout_V_TDATA),
    .dout_V_TVALID(xfft2real_complex_ap_fixed_32_1_5_3_0_complex_ap_fixed_32_1_5_3_0_11_true_U0_dout_V_TVALID),
    .dout_V_TREADY(dout_V_TREADY)
);

assign ap_done = xfft2real_complex_ap_fixed_32_1_5_3_0_complex_ap_fixed_32_1_5_3_0_11_true_U0_ap_done;

assign ap_idle = xfft2real_complex_ap_fixed_32_1_5_3_0_complex_ap_fixed_32_1_5_3_0_11_true_U0_ap_idle;

assign ap_ready = xfft2real_complex_ap_fixed_32_1_5_3_0_complex_ap_fixed_32_1_5_3_0_11_true_U0_ap_ready;

always @ (*) begin
    ap_rst_n_inv = ~ap_rst_n;
end

assign ap_sync_continue = 1'b1;

assign ap_sync_done = xfft2real_complex_ap_fixed_32_1_5_3_0_complex_ap_fixed_32_1_5_3_0_11_true_U0_ap_done;

assign ap_sync_ready = xfft2real_complex_ap_fixed_32_1_5_3_0_complex_ap_fixed_32_1_5_3_0_11_true_U0_ap_ready;

assign din_V_TREADY = xfft2real_complex_ap_fixed_32_1_5_3_0_complex_ap_fixed_32_1_5_3_0_11_true_U0_din_V_TREADY;

assign dout_V_TDATA = xfft2real_complex_ap_fixed_32_1_5_3_0_complex_ap_fixed_32_1_5_3_0_11_true_U0_dout_V_TDATA;

assign dout_V_TVALID = xfft2real_complex_ap_fixed_32_1_5_3_0_complex_ap_fixed_32_1_5_3_0_11_true_U0_dout_V_TVALID;

assign xfft2real_complex_ap_fixed_32_1_5_3_0_complex_ap_fixed_32_1_5_3_0_11_true_U0_ap_continue = 1'b1;

assign xfft2real_complex_ap_fixed_32_1_5_3_0_complex_ap_fixed_32_1_5_3_0_11_true_U0_ap_start = ap_start;

assign xfft2real_complex_ap_fixed_32_1_5_3_0_complex_ap_fixed_32_1_5_3_0_11_true_U0_start_full_n = 1'b1;

assign xfft2real_complex_ap_fixed_32_1_5_3_0_complex_ap_fixed_32_1_5_3_0_11_true_U0_start_write = 1'b0;

endmodule //hls_xfft2real
