Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Mon Sep 16 09:27:53 2024
| Host         : DESKTOP-7LOSJP1 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  19          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (11)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (11)
-------------------------------
 There are 11 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   52          inf        0.000                      0                   52        4.500        0.000                       0                    23  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                     4.500        0.000                       0                    23  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y85     i_data_a_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y85     i_data_a_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y85     i_data_a_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y84     i_data_a_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y84     i_data_a_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y85     i_data_a_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y86     i_data_a_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y86     i_data_a_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y86     i_data_b_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y85     i_data_a_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y85     i_data_a_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y85     i_data_a_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y85     i_data_a_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y85     i_data_a_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y85     i_data_a_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y84     i_data_a_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y84     i_data_a_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y84     i_data_a_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y84     i_data_a_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y85     i_data_a_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y85     i_data_a_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y85     i_data_a_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y85     i_data_a_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y85     i_data_a_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y85     i_data_a_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y84     i_data_a_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y84     i_data_a_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y84     i_data_a_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y84     i_data_a_reg[4]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_data_b_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_leds[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.940ns  (logic 5.428ns (49.620%)  route 5.511ns (50.380%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.720     5.323    clk_IBUF_BUFG
    SLICE_X1Y86          FDRE                                         r  i_data_b_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y86          FDRE (Prop_fdre_C_Q)         0.456     5.779 r  i_data_b_reg[1]/Q
                         net (fo=15, routed)          1.468     7.247    alu_instance/Q[1]
    SLICE_X1Y87          LUT2 (Prop_lut2_I0_O)        0.124     7.371 r  alu_instance/i__carry_i_3/O
                         net (fo=1, routed)           0.000     7.371    alu_instance/i__carry_i_3_n_0
    SLICE_X1Y87          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.921 r  alu_instance/tmp0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.921    alu_instance/tmp0_inferred__0/i__carry_n_0
    SLICE_X1Y88          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.234 r  alu_instance/tmp0_inferred__0/i__carry__0/O[3]
                         net (fo=1, routed)           0.905     9.139    alu_instance/data1[7]
    SLICE_X0Y88          LUT6 (Prop_lut6_I0_O)        0.306     9.445 r  alu_instance/o_leds_OBUF[7]_inst_i_4/O
                         net (fo=1, routed)           0.636    10.081    alu_instance/o_leds_OBUF[7]_inst_i_4_n_0
    SLICE_X0Y87          LUT5 (Prop_lut5_I2_O)        0.124    10.205 r  alu_instance/o_leds_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           2.502    12.707    o_leds_OBUF[7]
    U16                  OBUF (Prop_obuf_I_O)         3.555    16.262 r  o_leds_OBUF[7]_inst/O
                         net (fo=0)                   0.000    16.262    o_leds[7]
    U16                                                               r  o_leds[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_data_b_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_leds[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.749ns  (logic 4.755ns (44.233%)  route 5.994ns (55.767%))
  Logic Levels:           5  (LUT5=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.720     5.323    clk_IBUF_BUFG
    SLICE_X1Y86          FDRE                                         r  i_data_b_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y86          FDRE (Prop_fdre_C_Q)         0.456     5.779 r  i_data_b_reg[1]/Q
                         net (fo=15, routed)          1.074     6.853    alu_instance/Q[1]
    SLICE_X2Y87          LUT5 (Prop_lut5_I1_O)        0.150     7.003 r  alu_instance/o_leds_OBUF[3]_inst_i_6/O
                         net (fo=1, routed)           0.812     7.815    alu_instance/o_leds_OBUF[3]_inst_i_6_n_0
    SLICE_X3Y86          LUT6 (Prop_lut6_I3_O)        0.348     8.163 r  alu_instance/o_leds_OBUF[3]_inst_i_5/O
                         net (fo=2, routed)           0.806     8.969    alu_instance/o_leds_OBUF[3]_inst_i_5_n_0
    SLICE_X3Y85          LUT6 (Prop_lut6_I1_O)        0.124     9.093 r  alu_instance/o_leds_OBUF[2]_inst_i_4/O
                         net (fo=1, routed)           0.792     9.885    alu_instance/o_leds_OBUF[2]_inst_i_4_n_0
    SLICE_X0Y85          LUT6 (Prop_lut6_I5_O)        0.124    10.009 r  alu_instance/o_leds_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.510    12.519    o_leds_OBUF[2]
    J13                  OBUF (Prop_obuf_I_O)         3.553    16.072 r  o_leds_OBUF[2]_inst/O
                         net (fo=0)                   0.000    16.072    o_leds[2]
    J13                                                               r  o_leds[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_data_b_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_leds[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.548ns  (logic 4.504ns (42.699%)  route 6.044ns (57.301%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.720     5.323    clk_IBUF_BUFG
    SLICE_X1Y86          FDRE                                         r  i_data_b_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y86          FDRE (Prop_fdre_C_Q)         0.456     5.779 r  i_data_b_reg[5]/Q
                         net (fo=6, routed)           1.278     7.057    alu_instance/Q[5]
    SLICE_X2Y88          LUT5 (Prop_lut5_I2_O)        0.124     7.181 f  alu_instance/o_leds_OBUF[6]_inst_i_8/O
                         net (fo=8, routed)           0.817     7.998    alu_instance/o_leds_OBUF[6]_inst_i_8_n_0
    SLICE_X3Y85          LUT4 (Prop_lut4_I3_O)        0.124     8.122 r  alu_instance/o_leds_OBUF[0]_inst_i_2/O
                         net (fo=6, routed)           0.923     9.045    alu_instance/o_leds_OBUF[0]_inst_i_2_n_0
    SLICE_X2Y86          LUT6 (Prop_lut6_I5_O)        0.124     9.169 r  alu_instance/o_leds_OBUF[5]_inst_i_4/O
                         net (fo=1, routed)           0.666     9.836    alu_instance/o_leds_OBUF[5]_inst_i_4_n_0
    SLICE_X2Y86          LUT6 (Prop_lut6_I5_O)        0.124     9.960 r  alu_instance/o_leds_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.359    12.319    o_leds_OBUF[5]
    V17                  OBUF (Prop_obuf_I_O)         3.552    15.870 r  o_leds_OBUF[5]_inst/O
                         net (fo=0)                   0.000    15.870    o_leds[5]
    V17                                                               r  o_leds[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_data_b_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_leds[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.458ns  (logic 4.717ns (45.108%)  route 5.740ns (54.892%))
  Logic Levels:           5  (LUT5=2 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.720     5.323    clk_IBUF_BUFG
    SLICE_X1Y86          FDRE                                         r  i_data_b_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y86          FDRE (Prop_fdre_C_Q)         0.456     5.779 r  i_data_b_reg[1]/Q
                         net (fo=15, routed)          1.373     7.152    alu_instance/Q[1]
    SLICE_X3Y86          LUT5 (Prop_lut5_I1_O)        0.152     7.304 r  alu_instance/o_leds_OBUF[2]_inst_i_6/O
                         net (fo=1, routed)           0.437     7.741    alu_instance/o_leds_OBUF[2]_inst_i_6_n_0
    SLICE_X3Y85          LUT6 (Prop_lut6_I3_O)        0.326     8.067 r  alu_instance/o_leds_OBUF[2]_inst_i_5/O
                         net (fo=2, routed)           0.672     8.739    alu_instance/o_leds_OBUF[2]_inst_i_5_n_0
    SLICE_X2Y85          LUT6 (Prop_lut6_I5_O)        0.124     8.863 r  alu_instance/o_leds_OBUF[1]_inst_i_4/O
                         net (fo=1, routed)           1.001     9.863    alu_instance/o_leds_OBUF[1]_inst_i_4_n_0
    SLICE_X0Y85          LUT5 (Prop_lut5_I3_O)        0.124     9.987 r  alu_instance/o_leds_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.258    12.245    o_leds_OBUF[1]
    K15                  OBUF (Prop_obuf_I_O)         3.535    15.780 r  o_leds_OBUF[1]_inst/O
                         net (fo=0)                   0.000    15.780    o_leds[1]
    K15                                                               r  o_leds[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_data_b_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_leds[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.119ns  (logic 5.327ns (52.642%)  route 4.792ns (47.358%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.720     5.323    clk_IBUF_BUFG
    SLICE_X1Y86          FDRE                                         r  i_data_b_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y86          FDRE (Prop_fdre_C_Q)         0.456     5.779 r  i_data_b_reg[1]/Q
                         net (fo=15, routed)          1.468     7.247    alu_instance/Q[1]
    SLICE_X1Y87          LUT2 (Prop_lut2_I0_O)        0.124     7.371 r  alu_instance/i__carry_i_3/O
                         net (fo=1, routed)           0.000     7.371    alu_instance/i__carry_i_3_n_0
    SLICE_X1Y87          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.921 r  alu_instance/tmp0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.921    alu_instance/tmp0_inferred__0/i__carry_n_0
    SLICE_X1Y88          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.143 r  alu_instance/tmp0_inferred__0/i__carry__0/O[0]
                         net (fo=1, routed)           1.146     9.289    alu_instance/data1[4]
    SLICE_X0Y88          LUT6 (Prop_lut6_I5_O)        0.299     9.588 r  alu_instance/o_leds_OBUF[4]_inst_i_2/O
                         net (fo=1, routed)           0.649    10.237    alu_instance/o_leds_OBUF[4]_inst_i_2_n_0
    SLICE_X0Y86          LUT6 (Prop_lut6_I0_O)        0.124    10.361 r  alu_instance/o_leds_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.529    11.890    o_leds_OBUF[4]
    R18                  OBUF (Prop_obuf_I_O)         3.552    15.442 r  o_leds_OBUF[4]_inst/O
                         net (fo=0)                   0.000    15.442    o_leds[4]
    R18                                                               r  o_leds[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_data_b_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_leds[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.080ns  (logic 5.350ns (53.077%)  route 4.730ns (46.923%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.720     5.323    clk_IBUF_BUFG
    SLICE_X1Y86          FDRE                                         r  i_data_b_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y86          FDRE (Prop_fdre_C_Q)         0.456     5.779 r  i_data_b_reg[1]/Q
                         net (fo=15, routed)          1.468     7.247    alu_instance/Q[1]
    SLICE_X1Y87          LUT2 (Prop_lut2_I0_O)        0.124     7.371 r  alu_instance/i__carry_i_3/O
                         net (fo=1, routed)           0.000     7.371    alu_instance/i__carry_i_3_n_0
    SLICE_X1Y87          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.921 r  alu_instance/tmp0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.921    alu_instance/tmp0_inferred__0/i__carry_n_0
    SLICE_X1Y88          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.160 r  alu_instance/tmp0_inferred__0/i__carry__0/O[2]
                         net (fo=1, routed)           0.501     8.661    alu_instance/data1[6]
    SLICE_X0Y88          LUT6 (Prop_lut6_I5_O)        0.302     8.963 r  alu_instance/o_leds_OBUF[6]_inst_i_2/O
                         net (fo=1, routed)           0.306     9.269    alu_instance/o_leds_OBUF[6]_inst_i_2_n_0
    SLICE_X0Y86          LUT5 (Prop_lut5_I0_O)        0.124     9.393 r  alu_instance/o_leds_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.455    11.847    o_leds_OBUF[6]
    U17                  OBUF (Prop_obuf_I_O)         3.555    15.402 r  o_leds_OBUF[6]_inst/O
                         net (fo=0)                   0.000    15.402    o_leds[6]
    U17                                                               r  o_leds[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_data_op_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_leds[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.044ns  (logic 4.640ns (46.200%)  route 5.404ns (53.800%))
  Logic Levels:           4  (LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.720     5.323    clk_IBUF_BUFG
    SLICE_X2Y85          FDRE                                         r  i_data_op_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y85          FDRE (Prop_fdre_C_Q)         0.518     5.841 f  i_data_op_reg[3]/Q
                         net (fo=6, routed)           0.981     6.822    alu_instance/o_leds[2][3]
    SLICE_X2Y86          LUT4 (Prop_lut4_I3_O)        0.150     6.972 r  alu_instance/o_leds_OBUF[6]_inst_i_5/O
                         net (fo=9, routed)           1.197     8.168    alu_instance/o_leds_OBUF[6]_inst_i_5_n_0
    SLICE_X2Y84          LUT6 (Prop_lut6_I1_O)        0.328     8.496 r  alu_instance/o_leds_OBUF[0]_inst_i_3/O
                         net (fo=1, routed)           0.790     9.287    alu_instance/o_leds_OBUF[0]_inst_i_3_n_0
    SLICE_X1Y84          LUT6 (Prop_lut6_I2_O)        0.124     9.411 r  alu_instance/o_leds_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.436    11.846    o_leds_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         3.520    15.367 r  o_leds_OBUF[0]_inst/O
                         net (fo=0)                   0.000    15.367    o_leds[0]
    H17                                                               r  o_leds[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_data_b_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_leds[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.975ns  (logic 4.503ns (45.137%)  route 5.473ns (54.863%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.720     5.323    clk_IBUF_BUFG
    SLICE_X1Y86          FDRE                                         r  i_data_b_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y86          FDRE (Prop_fdre_C_Q)         0.456     5.779 r  i_data_b_reg[1]/Q
                         net (fo=15, routed)          1.373     7.152    alu_instance/Q[1]
    SLICE_X3Y86          LUT4 (Prop_lut4_I2_O)        0.124     7.276 r  alu_instance/o_leds_OBUF[4]_inst_i_6/O
                         net (fo=1, routed)           0.670     7.946    alu_instance/o_leds_OBUF[4]_inst_i_6_n_0
    SLICE_X3Y86          LUT5 (Prop_lut5_I2_O)        0.124     8.070 r  alu_instance/o_leds_OBUF[4]_inst_i_5/O
                         net (fo=2, routed)           0.960     9.030    alu_instance/o_leds_OBUF[4]_inst_i_5_n_0
    SLICE_X3Y85          LUT6 (Prop_lut6_I4_O)        0.124     9.154 r  alu_instance/o_leds_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.655     9.809    alu_instance/o_leds_OBUF[3]_inst_i_4_n_0
    SLICE_X2Y85          LUT6 (Prop_lut6_I5_O)        0.124     9.933 r  alu_instance/o_leds_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.814    11.747    o_leds_OBUF[3]
    N14                  OBUF (Prop_obuf_I_O)         3.551    15.298 r  o_leds_OBUF[3]_inst/O
                         net (fo=0)                   0.000    15.298    o_leds[3]
    N14                                                               r  o_leds[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_data_op_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_leds[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.959ns  (logic 1.461ns (74.613%)  route 0.497ns (25.387%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.600     1.519    clk_IBUF_BUFG
    SLICE_X2Y85          FDRE                                         r  i_data_op_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y85          FDRE (Prop_fdre_C_Q)         0.164     1.683 f  i_data_op_reg[3]/Q
                         net (fo=6, routed)           0.216     1.899    alu_instance/o_leds[2][3]
    SLICE_X0Y86          LUT6 (Prop_lut6_I3_O)        0.045     1.944 r  alu_instance/o_leds_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.282     2.226    o_leds_OBUF[4]
    R18                  OBUF (Prop_obuf_I_O)         1.252     3.478 r  o_leds_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.478    o_leds[4]
    R18                                                               r  o_leds[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_data_op_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_leds[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.094ns  (logic 1.437ns (68.638%)  route 0.657ns (31.362%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.601     1.520    clk_IBUF_BUFG
    SLICE_X1Y87          FDRE                                         r  i_data_op_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y87          FDRE (Prop_fdre_C_Q)         0.141     1.661 r  i_data_op_reg[5]/Q
                         net (fo=6, routed)           0.281     1.943    alu_instance/o_leds[2][5]
    SLICE_X2Y85          LUT6 (Prop_lut6_I4_O)        0.045     1.988 r  alu_instance/o_leds_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.375     2.363    o_leds_OBUF[3]
    N14                  OBUF (Prop_obuf_I_O)         1.251     3.614 r  o_leds_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.614    o_leds[3]
    N14                                                               r  o_leds[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_data_op_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_leds[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.283ns  (logic 1.461ns (64.028%)  route 0.821ns (35.972%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.600     1.519    clk_IBUF_BUFG
    SLICE_X2Y85          FDRE                                         r  i_data_op_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y85          FDRE (Prop_fdre_C_Q)         0.164     1.683 f  i_data_op_reg[4]/Q
                         net (fo=6, routed)           0.187     1.870    alu_instance/o_leds[2][4]
    SLICE_X2Y86          LUT6 (Prop_lut6_I2_O)        0.045     1.915 r  alu_instance/o_leds_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.634     2.549    o_leds_OBUF[5]
    V17                  OBUF (Prop_obuf_I_O)         1.252     3.802 r  o_leds_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.802    o_leds[5]
    V17                                                               r  o_leds[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_data_b_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_leds[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.340ns  (logic 1.452ns (62.057%)  route 0.888ns (37.943%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.600     1.519    clk_IBUF_BUFG
    SLICE_X1Y86          FDRE                                         r  i_data_b_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y86          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  i_data_b_reg[0]/Q
                         net (fo=13, routed)          0.199     1.860    alu_instance/Q[0]
    SLICE_X1Y84          LUT6 (Prop_lut6_I5_O)        0.045     1.905 r  alu_instance/o_leds_OBUF[0]_inst_i_5/O
                         net (fo=1, routed)           0.051     1.956    alu_instance/o_leds_OBUF[0]_inst_i_5_n_0
    SLICE_X1Y84          LUT6 (Prop_lut6_I4_O)        0.045     2.001 r  alu_instance/o_leds_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.638     2.638    o_leds_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         1.221     3.860 r  o_leds_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.860    o_leds[0]
    H17                                                               r  o_leds[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_data_op_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_leds[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.366ns  (logic 1.462ns (61.810%)  route 0.903ns (38.190%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.600     1.519    clk_IBUF_BUFG
    SLICE_X2Y85          FDRE                                         r  i_data_op_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y85          FDRE (Prop_fdre_C_Q)         0.164     1.683 f  i_data_op_reg[4]/Q
                         net (fo=6, routed)           0.205     1.888    alu_instance/o_leds[2][4]
    SLICE_X0Y85          LUT6 (Prop_lut6_I2_O)        0.045     1.933 r  alu_instance/o_leds_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.698     2.632    o_leds_OBUF[2]
    J13                  OBUF (Prop_obuf_I_O)         1.253     3.885 r  o_leds_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.885    o_leds[2]
    J13                                                               r  o_leds[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_data_op_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_leds[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.456ns  (logic 1.487ns (60.531%)  route 0.970ns (39.469%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.601     1.520    clk_IBUF_BUFG
    SLICE_X1Y87          FDRE                                         r  i_data_op_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y87          FDRE (Prop_fdre_C_Q)         0.141     1.661 f  i_data_op_reg[2]/Q
                         net (fo=28, routed)          0.206     1.868    alu_instance/o_leds[2][2]
    SLICE_X0Y87          LUT6 (Prop_lut6_I3_O)        0.045     1.913 r  alu_instance/o_leds_OBUF[7]_inst_i_2/O
                         net (fo=1, routed)           0.059     1.972    alu_instance/o_leds_OBUF[7]_inst_i_2_n_0
    SLICE_X0Y87          LUT5 (Prop_lut5_I0_O)        0.045     2.017 r  alu_instance/o_leds_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           0.704     2.721    o_leds_OBUF[7]
    U16                  OBUF (Prop_obuf_I_O)         1.256     3.977 r  o_leds_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.977    o_leds[7]
    U16                                                               r  o_leds[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_data_op_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_leds[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.458ns  (logic 1.487ns (60.485%)  route 0.971ns (39.515%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.601     1.520    clk_IBUF_BUFG
    SLICE_X1Y87          FDRE                                         r  i_data_op_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y87          FDRE (Prop_fdre_C_Q)         0.141     1.661 r  i_data_op_reg[2]/Q
                         net (fo=28, routed)          0.165     1.826    alu_instance/o_leds[2][2]
    SLICE_X0Y88          LUT6 (Prop_lut6_I3_O)        0.045     1.871 r  alu_instance/o_leds_OBUF[6]_inst_i_2/O
                         net (fo=1, routed)           0.120     1.991    alu_instance/o_leds_OBUF[6]_inst_i_2_n_0
    SLICE_X0Y86          LUT5 (Prop_lut5_I0_O)        0.045     2.036 r  alu_instance/o_leds_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.687     2.723    o_leds_OBUF[6]
    U17                  OBUF (Prop_obuf_I_O)         1.256     3.978 r  o_leds_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.978    o_leds[6]
    U17                                                               r  o_leds[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_data_a_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_leds[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.475ns  (logic 1.467ns (59.277%)  route 1.008ns (40.723%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.600     1.519    clk_IBUF_BUFG
    SLICE_X1Y85          FDRE                                         r  i_data_a_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y85          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  i_data_a_reg[1]/Q
                         net (fo=7, routed)           0.205     1.865    alu_instance/o_leds_OBUF[3]_inst_i_5_0[1]
    SLICE_X0Y85          LUT6 (Prop_lut6_I1_O)        0.045     1.910 r  alu_instance/o_leds_OBUF[1]_inst_i_2/O
                         net (fo=1, routed)           0.222     2.132    alu_instance/o_leds_OBUF[1]_inst_i_2_n_0
    SLICE_X0Y85          LUT5 (Prop_lut5_I0_O)        0.045     2.177 r  alu_instance/o_leds_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.581     2.758    o_leds_OBUF[1]
    K15                  OBUF (Prop_obuf_I_O)         1.236     3.994 r  o_leds_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.994    o_leds[1]
    K15                                                               r  o_leds[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            44 Endpoints
Min Delay            44 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_button[2]
                            (input port)
  Destination:            i_data_op_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.968ns  (logic 1.612ns (40.618%)  route 2.357ns (59.382%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        5.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  i_button[2] (IN)
                         net (fo=0)                   0.000     0.000    i_button[2]
    P17                  IBUF (Prop_ibuf_I_O)         1.488     1.488 r  i_button_IBUF[2]_inst/O
                         net (fo=3, routed)           1.560     3.048    i_button_IBUF[2]
    SLICE_X0Y84          LUT3 (Prop_lut3_I1_O)        0.124     3.172 r  i_data_op[5]_i_1/O
                         net (fo=6, routed)           0.797     3.968    i_data_op[5]_i_1_n_0
    SLICE_X1Y87          FDRE                                         r  i_data_op_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.601     5.024    clk_IBUF_BUFG
    SLICE_X1Y87          FDRE                                         r  i_data_op_reg[0]/C

Slack:                    inf
  Source:                 i_button[2]
                            (input port)
  Destination:            i_data_op_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.968ns  (logic 1.612ns (40.618%)  route 2.357ns (59.382%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        5.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  i_button[2] (IN)
                         net (fo=0)                   0.000     0.000    i_button[2]
    P17                  IBUF (Prop_ibuf_I_O)         1.488     1.488 r  i_button_IBUF[2]_inst/O
                         net (fo=3, routed)           1.560     3.048    i_button_IBUF[2]
    SLICE_X0Y84          LUT3 (Prop_lut3_I1_O)        0.124     3.172 r  i_data_op[5]_i_1/O
                         net (fo=6, routed)           0.797     3.968    i_data_op[5]_i_1_n_0
    SLICE_X1Y87          FDRE                                         r  i_data_op_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.601     5.024    clk_IBUF_BUFG
    SLICE_X1Y87          FDRE                                         r  i_data_op_reg[1]/C

Slack:                    inf
  Source:                 i_button[2]
                            (input port)
  Destination:            i_data_op_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.968ns  (logic 1.612ns (40.618%)  route 2.357ns (59.382%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        5.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  i_button[2] (IN)
                         net (fo=0)                   0.000     0.000    i_button[2]
    P17                  IBUF (Prop_ibuf_I_O)         1.488     1.488 r  i_button_IBUF[2]_inst/O
                         net (fo=3, routed)           1.560     3.048    i_button_IBUF[2]
    SLICE_X0Y84          LUT3 (Prop_lut3_I1_O)        0.124     3.172 r  i_data_op[5]_i_1/O
                         net (fo=6, routed)           0.797     3.968    i_data_op[5]_i_1_n_0
    SLICE_X1Y87          FDRE                                         r  i_data_op_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.601     5.024    clk_IBUF_BUFG
    SLICE_X1Y87          FDRE                                         r  i_data_op_reg[2]/C

Slack:                    inf
  Source:                 i_button[2]
                            (input port)
  Destination:            i_data_op_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.968ns  (logic 1.612ns (40.618%)  route 2.357ns (59.382%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        5.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  i_button[2] (IN)
                         net (fo=0)                   0.000     0.000    i_button[2]
    P17                  IBUF (Prop_ibuf_I_O)         1.488     1.488 r  i_button_IBUF[2]_inst/O
                         net (fo=3, routed)           1.560     3.048    i_button_IBUF[2]
    SLICE_X0Y84          LUT3 (Prop_lut3_I1_O)        0.124     3.172 r  i_data_op[5]_i_1/O
                         net (fo=6, routed)           0.797     3.968    i_data_op[5]_i_1_n_0
    SLICE_X1Y87          FDRE                                         r  i_data_op_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.601     5.024    clk_IBUF_BUFG
    SLICE_X1Y87          FDRE                                         r  i_data_op_reg[5]/C

Slack:                    inf
  Source:                 i_button[1]
                            (input port)
  Destination:            i_data_b_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.842ns  (logic 1.610ns (41.895%)  route 2.233ns (58.105%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        5.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  i_button[1] (IN)
                         net (fo=0)                   0.000     0.000    i_button[1]
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 r  i_button_IBUF[1]_inst/O
                         net (fo=3, routed)           1.596     3.081    i_button_IBUF[1]
    SLICE_X0Y84          LUT3 (Prop_lut3_I1_O)        0.124     3.205 r  i_data_b[7]_i_1/O
                         net (fo=8, routed)           0.637     3.842    i_data_b[7]_i_1_n_0
    SLICE_X0Y87          FDRE                                         r  i_data_b_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.601     5.024    clk_IBUF_BUFG
    SLICE_X0Y87          FDRE                                         r  i_data_b_reg[4]/C

Slack:                    inf
  Source:                 i_button[1]
                            (input port)
  Destination:            i_data_b_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.842ns  (logic 1.610ns (41.895%)  route 2.233ns (58.105%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        5.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  i_button[1] (IN)
                         net (fo=0)                   0.000     0.000    i_button[1]
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 r  i_button_IBUF[1]_inst/O
                         net (fo=3, routed)           1.596     3.081    i_button_IBUF[1]
    SLICE_X0Y84          LUT3 (Prop_lut3_I1_O)        0.124     3.205 r  i_data_b[7]_i_1/O
                         net (fo=8, routed)           0.637     3.842    i_data_b[7]_i_1_n_0
    SLICE_X0Y87          FDRE                                         r  i_data_b_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.601     5.024    clk_IBUF_BUFG
    SLICE_X0Y87          FDRE                                         r  i_data_b_reg[6]/C

Slack:                    inf
  Source:                 i_button[1]
                            (input port)
  Destination:            i_data_b_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.842ns  (logic 1.610ns (41.895%)  route 2.233ns (58.105%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        5.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  i_button[1] (IN)
                         net (fo=0)                   0.000     0.000    i_button[1]
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 r  i_button_IBUF[1]_inst/O
                         net (fo=3, routed)           1.596     3.081    i_button_IBUF[1]
    SLICE_X0Y84          LUT3 (Prop_lut3_I1_O)        0.124     3.205 r  i_data_b[7]_i_1/O
                         net (fo=8, routed)           0.637     3.842    i_data_b[7]_i_1_n_0
    SLICE_X0Y87          FDRE                                         r  i_data_b_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.601     5.024    clk_IBUF_BUFG
    SLICE_X0Y87          FDRE                                         r  i_data_b_reg[7]/C

Slack:                    inf
  Source:                 i_button[1]
                            (input port)
  Destination:            i_data_b_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.732ns  (logic 1.610ns (43.139%)  route 2.122ns (56.861%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        5.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  i_button[1] (IN)
                         net (fo=0)                   0.000     0.000    i_button[1]
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 r  i_button_IBUF[1]_inst/O
                         net (fo=3, routed)           1.596     3.081    i_button_IBUF[1]
    SLICE_X0Y84          LUT3 (Prop_lut3_I1_O)        0.124     3.205 r  i_data_b[7]_i_1/O
                         net (fo=8, routed)           0.526     3.732    i_data_b[7]_i_1_n_0
    SLICE_X0Y85          FDRE                                         r  i_data_b_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.600     5.023    clk_IBUF_BUFG
    SLICE_X0Y85          FDRE                                         r  i_data_b_reg[3]/C

Slack:                    inf
  Source:                 i_button[1]
                            (input port)
  Destination:            i_data_a_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.620ns  (logic 1.610ns (44.465%)  route 2.011ns (55.535%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        5.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  i_button[1] (IN)
                         net (fo=0)                   0.000     0.000    i_button[1]
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  i_button_IBUF[1]_inst/O
                         net (fo=3, routed)           1.381     2.867    i_button_IBUF[1]
    SLICE_X0Y84          LUT3 (Prop_lut3_I2_O)        0.124     2.991 r  i_data_a[7]_i_1/O
                         net (fo=8, routed)           0.630     3.620    i_data_a[7]_i_1_n_0
    SLICE_X0Y86          FDRE                                         r  i_data_a_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.600     5.023    clk_IBUF_BUFG
    SLICE_X0Y86          FDRE                                         r  i_data_a_reg[6]/C

Slack:                    inf
  Source:                 i_button[1]
                            (input port)
  Destination:            i_data_a_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.620ns  (logic 1.610ns (44.465%)  route 2.011ns (55.535%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        5.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  i_button[1] (IN)
                         net (fo=0)                   0.000     0.000    i_button[1]
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  i_button_IBUF[1]_inst/O
                         net (fo=3, routed)           1.381     2.867    i_button_IBUF[1]
    SLICE_X0Y84          LUT3 (Prop_lut3_I2_O)        0.124     2.991 r  i_data_a[7]_i_1/O
                         net (fo=8, routed)           0.630     3.620    i_data_a[7]_i_1_n_0
    SLICE_X0Y86          FDRE                                         r  i_data_a_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.600     5.023    clk_IBUF_BUFG
    SLICE_X0Y86          FDRE                                         r  i_data_a_reg[7]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_switch[7]
                            (input port)
  Destination:            i_data_b_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.623ns  (logic 0.275ns (44.236%)  route 0.347ns (55.764%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 r  i_switch[7] (IN)
                         net (fo=0)                   0.000     0.000    i_switch[7]
    R13                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  i_switch_IBUF[7]_inst/O
                         net (fo=2, routed)           0.347     0.623    i_switch_IBUF[7]
    SLICE_X0Y87          FDRE                                         r  i_data_b_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.873     2.038    clk_IBUF_BUFG
    SLICE_X0Y87          FDRE                                         r  i_data_b_reg[7]/C

Slack:                    inf
  Source:                 i_switch[7]
                            (input port)
  Destination:            i_data_a_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.686ns  (logic 0.275ns (40.175%)  route 0.410ns (59.825%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 r  i_switch[7] (IN)
                         net (fo=0)                   0.000     0.000    i_switch[7]
    R13                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  i_switch_IBUF[7]_inst/O
                         net (fo=2, routed)           0.410     0.686    i_switch_IBUF[7]
    SLICE_X0Y86          FDRE                                         r  i_data_a_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.872     2.037    clk_IBUF_BUFG
    SLICE_X0Y86          FDRE                                         r  i_data_a_reg[7]/C

Slack:                    inf
  Source:                 i_switch[2]
                            (input port)
  Destination:            i_data_a_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.709ns  (logic 0.253ns (35.660%)  route 0.456ns (64.340%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  i_switch[2] (IN)
                         net (fo=0)                   0.000     0.000    i_switch[2]
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  i_switch_IBUF[2]_inst/O
                         net (fo=3, routed)           0.456     0.709    i_switch_IBUF[2]
    SLICE_X1Y85          FDRE                                         r  i_data_a_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.872     2.037    clk_IBUF_BUFG
    SLICE_X1Y85          FDRE                                         r  i_data_a_reg[2]/C

Slack:                    inf
  Source:                 i_switch[2]
                            (input port)
  Destination:            i_data_op_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.724ns  (logic 0.253ns (34.928%)  route 0.471ns (65.072%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  i_switch[2] (IN)
                         net (fo=0)                   0.000     0.000    i_switch[2]
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  i_switch_IBUF[2]_inst/O
                         net (fo=3, routed)           0.471     0.724    i_switch_IBUF[2]
    SLICE_X1Y87          FDRE                                         r  i_data_op_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.873     2.038    clk_IBUF_BUFG
    SLICE_X1Y87          FDRE                                         r  i_data_op_reg[2]/C

Slack:                    inf
  Source:                 i_switch[5]
                            (input port)
  Destination:            i_data_a_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.740ns  (logic 0.265ns (35.824%)  route 0.475ns (64.176%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  i_switch[5] (IN)
                         net (fo=0)                   0.000     0.000    i_switch[5]
    T18                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  i_switch_IBUF[5]_inst/O
                         net (fo=3, routed)           0.475     0.740    i_switch_IBUF[5]
    SLICE_X1Y85          FDRE                                         r  i_data_a_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.872     2.037    clk_IBUF_BUFG
    SLICE_X1Y85          FDRE                                         r  i_data_a_reg[5]/C

Slack:                    inf
  Source:                 i_switch[3]
                            (input port)
  Destination:            i_data_a_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.757ns  (logic 0.245ns (32.372%)  route 0.512ns (67.628%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  i_switch[3] (IN)
                         net (fo=0)                   0.000     0.000    i_switch[3]
    R15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  i_switch_IBUF[3]_inst/O
                         net (fo=3, routed)           0.512     0.757    i_switch_IBUF[3]
    SLICE_X1Y84          FDRE                                         r  i_data_a_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.871     2.036    clk_IBUF_BUFG
    SLICE_X1Y84          FDRE                                         r  i_data_a_reg[3]/C

Slack:                    inf
  Source:                 i_switch[1]
                            (input port)
  Destination:            i_data_b_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.764ns  (logic 0.247ns (32.389%)  route 0.516ns (67.611%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  i_switch[1] (IN)
                         net (fo=0)                   0.000     0.000    i_switch[1]
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  i_switch_IBUF[1]_inst/O
                         net (fo=3, routed)           0.516     0.764    i_switch_IBUF[1]
    SLICE_X1Y86          FDRE                                         r  i_data_b_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.872     2.037    clk_IBUF_BUFG
    SLICE_X1Y86          FDRE                                         r  i_data_b_reg[1]/C

Slack:                    inf
  Source:                 i_switch[2]
                            (input port)
  Destination:            i_data_b_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.777ns  (logic 0.253ns (32.539%)  route 0.524ns (67.461%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  i_switch[2] (IN)
                         net (fo=0)                   0.000     0.000    i_switch[2]
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  i_switch_IBUF[2]_inst/O
                         net (fo=3, routed)           0.524     0.777    i_switch_IBUF[2]
    SLICE_X1Y86          FDRE                                         r  i_data_b_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.872     2.037    clk_IBUF_BUFG
    SLICE_X1Y86          FDRE                                         r  i_data_b_reg[2]/C

Slack:                    inf
  Source:                 i_switch[3]
                            (input port)
  Destination:            i_data_op_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.790ns  (logic 0.245ns (31.012%)  route 0.545ns (68.988%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  i_switch[3] (IN)
                         net (fo=0)                   0.000     0.000    i_switch[3]
    R15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  i_switch_IBUF[3]_inst/O
                         net (fo=3, routed)           0.545     0.790    i_switch_IBUF[3]
    SLICE_X2Y85          FDRE                                         r  i_data_op_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.872     2.037    clk_IBUF_BUFG
    SLICE_X2Y85          FDRE                                         r  i_data_op_reg[3]/C

Slack:                    inf
  Source:                 i_switch[1]
                            (input port)
  Destination:            i_data_op_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.795ns  (logic 0.247ns (31.124%)  route 0.548ns (68.876%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  i_switch[1] (IN)
                         net (fo=0)                   0.000     0.000    i_switch[1]
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  i_switch_IBUF[1]_inst/O
                         net (fo=3, routed)           0.548     0.795    i_switch_IBUF[1]
    SLICE_X1Y87          FDRE                                         r  i_data_op_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.873     2.038    clk_IBUF_BUFG
    SLICE_X1Y87          FDRE                                         r  i_data_op_reg[1]/C





