0.6
2018.3
Dec  7 2018
00:33:28
D:/project/lab2/lab2.sim/sim_1/synth/timing/xsim/top_tb_time_synth.v,1714114074,verilog,,D:/project/lab2/lab2.srcs/sim_1/new/top_tb.v,,glbl;top,,,,,,,,
D:/project/lab2/lab2.srcs/sim_1/new/top_tb.v,1712916601,verilog,,,,top_tb,,,,,,,,
