<!DOCTYPE html><html lang="en"><head><meta charset="utf-8"><meta name="viewport" content="width=device-width, initial-scale=1.0"><meta name="generator" content="rustdoc"><meta name="description" content="Source of the Rust file `/home/runner/.cargo/registry/src/index.crates.io-1949cf8c6b5b557f/cortex-m-0.7.7/src/peripheral/icb.rs`."><title>icb.rs - source</title><script>if(window.location.protocol!=="file:")document.head.insertAdjacentHTML("beforeend","SourceSerif4-Regular-6b053e98.ttf.woff2,FiraSans-Italic-81dc35de.woff2,FiraSans-Regular-0fe48ade.woff2,FiraSans-MediumItalic-ccf7e434.woff2,FiraSans-Medium-e1aa3f0a.woff2,SourceCodePro-Regular-8badfe75.ttf.woff2,SourceCodePro-Semibold-aa29a496.ttf.woff2".split(",").map(f=>`<link rel="preload" as="font" type="font/woff2" crossorigin href="../../../static.files/${f}">`).join(""))</script><link rel="stylesheet" href="../../../static.files/normalize-9960930a.css"><link rel="stylesheet" href="../../../static.files/rustdoc-84e720fa.css"><meta name="rustdoc-vars" data-root-path="../../../" data-static-root-path="../../../static.files/" data-current-crate="cortex_m" data-themes="" data-resource-suffix="" data-rustdoc-version="1.89.0 (29483883e 2025-08-04)" data-channel="1.89.0" data-search-js="search-92309212.js" data-settings-js="settings-5514c975.js" ><script src="../../../static.files/storage-4e99c027.js"></script><script defer src="../../../static.files/src-script-813739b1.js"></script><script defer src="../../../src-files.js"></script><script defer src="../../../static.files/main-fd3af306.js"></script><noscript><link rel="stylesheet" href="../../../static.files/noscript-32bb7600.css"></noscript><link rel="alternate icon" type="image/png" href="../../../static.files/favicon-32x32-6580c154.png"><link rel="icon" type="image/svg+xml" href="../../../static.files/favicon-044be391.svg"></head><body class="rustdoc src"><!--[if lte IE 11]><div class="warning">This old browser is unsupported and will most likely display funky things.</div><![endif]--><nav class="sidebar"><div class="src-sidebar-title"><h2>Files</h2></div></nav><div class="sidebar-resizer" title="Drag to resize sidebar"></div><main><rustdoc-search></rustdoc-search><section id="main-content" class="content"><div class="main-heading"><h1><div class="sub-heading">cortex_m/peripheral/</div>icb.rs</h1><rustdoc-toolbar></rustdoc-toolbar></div><div class="example-wrap digits-2"><pre class="rust"><code><a href=#1 id=1 data-nosnippet>1</a><span class="doccomment">//! Implementation Control Block
<a href=#2 id=2 data-nosnippet>2</a>
<a href=#3 id=3 data-nosnippet>3</a></span><span class="attr">#[cfg(any(armv7m, armv8m, native))]
<a href=#4 id=4 data-nosnippet>4</a></span><span class="kw">use </span>volatile_register::RO;
<a href=#5 id=5 data-nosnippet>5</a><span class="kw">use </span>volatile_register::RW;
<a href=#6 id=6 data-nosnippet>6</a>
<a href=#7 id=7 data-nosnippet>7</a><span class="doccomment">/// Register block
<a href=#8 id=8 data-nosnippet>8</a></span><span class="attr">#[repr(C)]
<a href=#9 id=9 data-nosnippet>9</a></span><span class="kw">pub struct </span>RegisterBlock {
<a href=#10 id=10 data-nosnippet>10</a>    <span class="doccomment">/// Interrupt Controller Type Register
<a href=#11 id=11 data-nosnippet>11</a>    ///
<a href=#12 id=12 data-nosnippet>12</a>    /// The bottom four bits of this register give the number of implemented
<a href=#13 id=13 data-nosnippet>13</a>    /// interrupt lines, divided by 32. So a value of `0b0010` indicates 64
<a href=#14 id=14 data-nosnippet>14</a>    /// interrupts.
<a href=#15 id=15 data-nosnippet>15</a>    </span><span class="attr">#[cfg(any(armv7m, armv8m, native))]
<a href=#16 id=16 data-nosnippet>16</a>    </span><span class="kw">pub </span>ictr: RO&lt;u32&gt;,
<a href=#17 id=17 data-nosnippet>17</a>
<a href=#18 id=18 data-nosnippet>18</a>    <span class="doccomment">/// The ICTR is not defined in the ARMv6-M Architecture Reference manual, so
<a href=#19 id=19 data-nosnippet>19</a>    /// we replace it with this.
<a href=#20 id=20 data-nosnippet>20</a>    </span><span class="attr">#[cfg(not(any(armv7m, armv8m, native)))]
<a href=#21 id=21 data-nosnippet>21</a>    </span>_reserved: u32,
<a href=#22 id=22 data-nosnippet>22</a>
<a href=#23 id=23 data-nosnippet>23</a>    <span class="doccomment">/// Auxiliary Control Register
<a href=#24 id=24 data-nosnippet>24</a>    ///
<a href=#25 id=25 data-nosnippet>25</a>    /// This register is entirely implementation defined -- the standard gives
<a href=#26 id=26 data-nosnippet>26</a>    /// it an address, but does not define its role or contents.
<a href=#27 id=27 data-nosnippet>27</a>    </span><span class="kw">pub </span>actlr: RW&lt;u32&gt;,
<a href=#28 id=28 data-nosnippet>28</a>
<a href=#29 id=29 data-nosnippet>29</a>    <span class="doccomment">/// Coprocessor Power Control Register
<a href=#30 id=30 data-nosnippet>30</a>    </span><span class="attr">#[cfg(armv8m)]
<a href=#31 id=31 data-nosnippet>31</a>    </span><span class="kw">pub </span>cppwr: RW&lt;u32&gt;,
<a href=#32 id=32 data-nosnippet>32</a>}</code></pre></div></section></main></body></html>