
cv05.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000314c  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000264  0800320c  0800320c  0001320c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003470  08003470  000201dc  2**0
                  CONTENTS
  4 .ARM          00000000  08003470  08003470  000201dc  2**0
                  CONTENTS
  5 .preinit_array 00000000  08003470  08003470  000201dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003470  08003470  00013470  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08003474  08003474  00013474  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001dc  20000000  08003478  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000023c  200001dc  08003654  000201dc  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000418  08003654  00020418  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  000201dc  2**0
                  CONTENTS, READONLY
 12 .debug_info   00007508  00000000  00000000  00020204  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 000016eb  00000000  00000000  0002770c  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 000006e0  00000000  00000000  00028df8  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000618  00000000  00000000  000294d8  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  0000d1cb  00000000  00000000  00029af0  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00006620  00000000  00000000  00036cbb  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    00045cdf  00000000  00000000  0003d2db  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  00082fba  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00001e80  00000000  00000000  00083038  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	200001dc 	.word	0x200001dc
 80000e0:	00000000 	.word	0x00000000
 80000e4:	080031f4 	.word	0x080031f4

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	200001e0 	.word	0x200001e0
 8000104:	080031f4 	.word	0x080031f4

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	; 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f806 	bl	800021c <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			; (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__aeabi_idiv0>:
 800021c:	4770      	bx	lr
 800021e:	46c0      	nop			; (mov r8, r8)

08000220 <_write>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
int _write(int file, char const *buf, int n)
{
 8000220:	b580      	push	{r7, lr}
 8000222:	b084      	sub	sp, #16
 8000224:	af00      	add	r7, sp, #0
 8000226:	60f8      	str	r0, [r7, #12]
 8000228:	60b9      	str	r1, [r7, #8]
 800022a:	607a      	str	r2, [r7, #4]
	/* stdout redirection to UART2 */
	HAL_UART_Transmit(&huart2, (uint8_t*)(buf), n, HAL_MAX_DELAY);
 800022c:	687b      	ldr	r3, [r7, #4]
 800022e:	b29a      	uxth	r2, r3
 8000230:	2301      	movs	r3, #1
 8000232:	425b      	negs	r3, r3
 8000234:	68b9      	ldr	r1, [r7, #8]
 8000236:	4804      	ldr	r0, [pc, #16]	; (8000248 <_write+0x28>)
 8000238:	f001 fd4c 	bl	8001cd4 <HAL_UART_Transmit>
	return n;
 800023c:	687b      	ldr	r3, [r7, #4]
}
 800023e:	0018      	movs	r0, r3
 8000240:	46bd      	mov	sp, r7
 8000242:	b004      	add	sp, #16
 8000244:	bd80      	pop	{r7, pc}
 8000246:	46c0      	nop			; (mov r8, r8)
 8000248:	20000390 	.word	0x20000390

0800024c <uart_byte_available>:

static void uart_byte_available(uint8_t c)
{
 800024c:	b580      	push	{r7, lr}
 800024e:	b082      	sub	sp, #8
 8000250:	af00      	add	r7, sp, #0
 8000252:	0002      	movs	r2, r0
 8000254:	1dfb      	adds	r3, r7, #7
 8000256:	701a      	strb	r2, [r3, #0]
	static uint16_t cnt;
	static char data[CMD_BUFFER_LEN];
	if ((c>=32)&&(c<=126))
 8000258:	1dfb      	adds	r3, r7, #7
 800025a:	781b      	ldrb	r3, [r3, #0]
 800025c:	2b1f      	cmp	r3, #31
 800025e:	d912      	bls.n	8000286 <uart_byte_available+0x3a>
 8000260:	1dfb      	adds	r3, r7, #7
 8000262:	781b      	ldrb	r3, [r3, #0]
 8000264:	2b7e      	cmp	r3, #126	; 0x7e
 8000266:	d80e      	bhi.n	8000286 <uart_byte_available+0x3a>
	if (cnt < CMD_BUFFER_LEN) data[cnt++] = c;
 8000268:	4b16      	ldr	r3, [pc, #88]	; (80002c4 <uart_byte_available+0x78>)
 800026a:	881b      	ldrh	r3, [r3, #0]
 800026c:	2bff      	cmp	r3, #255	; 0xff
 800026e:	d80a      	bhi.n	8000286 <uart_byte_available+0x3a>
 8000270:	4b14      	ldr	r3, [pc, #80]	; (80002c4 <uart_byte_available+0x78>)
 8000272:	881b      	ldrh	r3, [r3, #0]
 8000274:	1c5a      	adds	r2, r3, #1
 8000276:	b291      	uxth	r1, r2
 8000278:	4a12      	ldr	r2, [pc, #72]	; (80002c4 <uart_byte_available+0x78>)
 800027a:	8011      	strh	r1, [r2, #0]
 800027c:	0019      	movs	r1, r3
 800027e:	4b12      	ldr	r3, [pc, #72]	; (80002c8 <uart_byte_available+0x7c>)
 8000280:	1dfa      	adds	r2, r7, #7
 8000282:	7812      	ldrb	r2, [r2, #0]
 8000284:	545a      	strb	r2, [r3, r1]
		if (c == '\n' || c == '\r') {
 8000286:	1dfb      	adds	r3, r7, #7
 8000288:	781b      	ldrb	r3, [r3, #0]
 800028a:	2b0a      	cmp	r3, #10
 800028c:	d003      	beq.n	8000296 <uart_byte_available+0x4a>
 800028e:	1dfb      	adds	r3, r7, #7
 8000290:	781b      	ldrb	r3, [r3, #0]
 8000292:	2b0d      	cmp	r3, #13
 8000294:	d112      	bne.n	80002bc <uart_byte_available+0x70>

			data[cnt] = '\0';
 8000296:	4b0b      	ldr	r3, [pc, #44]	; (80002c4 <uart_byte_available+0x78>)
 8000298:	881b      	ldrh	r3, [r3, #0]
 800029a:	001a      	movs	r2, r3
 800029c:	4b0a      	ldr	r3, [pc, #40]	; (80002c8 <uart_byte_available+0x7c>)
 800029e:	2100      	movs	r1, #0
 80002a0:	5499      	strb	r1, [r3, r2]
			uart_process_command(data);
 80002a2:	4b09      	ldr	r3, [pc, #36]	; (80002c8 <uart_byte_available+0x7c>)
 80002a4:	0018      	movs	r0, r3
 80002a6:	f000 f813 	bl	80002d0 <uart_process_command>
			cnt = 0;
 80002aa:	4b06      	ldr	r3, [pc, #24]	; (80002c4 <uart_byte_available+0x78>)
 80002ac:	2200      	movs	r2, #0
 80002ae:	801a      	strh	r2, [r3, #0]
			ls_char = HAL_GetTick();
 80002b0:	f000 fc24 	bl	8000afc <HAL_GetTick>
 80002b4:	0003      	movs	r3, r0
 80002b6:	b29a      	uxth	r2, r3
 80002b8:	4b04      	ldr	r3, [pc, #16]	; (80002cc <uart_byte_available+0x80>)
 80002ba:	801a      	strh	r2, [r3, #0]
		}


}
 80002bc:	46c0      	nop			; (mov r8, r8)
 80002be:	46bd      	mov	sp, r7
 80002c0:	b002      	add	sp, #8
 80002c2:	bd80      	pop	{r7, pc}
 80002c4:	2000023c 	.word	0x2000023c
 80002c8:	20000240 	.word	0x20000240
 80002cc:	2000023a 	.word	0x2000023a

080002d0 <uart_process_command>:


static void uart_process_command(char *data)
{
 80002d0:	b580      	push	{r7, lr}
 80002d2:	b084      	sub	sp, #16
 80002d4:	af00      	add	r7, sp, #0
 80002d6:	6078      	str	r0, [r7, #4]
	char *token;
	token = strtok(data, " ");
 80002d8:	4a5e      	ldr	r2, [pc, #376]	; (8000454 <uart_process_command+0x184>)
 80002da:	687b      	ldr	r3, [r7, #4]
 80002dc:	0011      	movs	r1, r2
 80002de:	0018      	movs	r0, r3
 80002e0:	f002 fabe 	bl	8002860 <strtok>
 80002e4:	0003      	movs	r3, r0
 80002e6:	60fb      	str	r3, [r7, #12]
	if (strcasecmp(token, "HELLO") == 0) {
 80002e8:	4a5b      	ldr	r2, [pc, #364]	; (8000458 <uart_process_command+0x188>)
 80002ea:	68fb      	ldr	r3, [r7, #12]
 80002ec:	0011      	movs	r1, r2
 80002ee:	0018      	movs	r0, r3
 80002f0:	f002 fa98 	bl	8002824 <strcasecmp>
 80002f4:	1e03      	subs	r3, r0, #0
 80002f6:	d104      	bne.n	8000302 <uart_process_command+0x32>
		printf("Komunikace OK\n");
 80002f8:	4b58      	ldr	r3, [pc, #352]	; (800045c <uart_process_command+0x18c>)
 80002fa:	0018      	movs	r0, r3
 80002fc:	f002 fa88 	bl	8002810 <puts>
		if (HAL_GPIO_ReadPin(LED1_GPIO_Port, LED1_Pin) ==0 ) {printf("LED1 vypnuta\n");};
	    if (HAL_GPIO_ReadPin(LED2_GPIO_Port, LED2_Pin) ==1 ) {printf("LED2 zapnuta\n");};
		if (HAL_GPIO_ReadPin(LED2_GPIO_Port, LED2_Pin) ==0 ) {printf("LED2 vypnuta\n");};

	}
}
 8000300:	e0a4      	b.n	800044c <uart_process_command+0x17c>
	else if (strcasecmp(token, "LED1") == 0) {
 8000302:	4a57      	ldr	r2, [pc, #348]	; (8000460 <uart_process_command+0x190>)
 8000304:	68fb      	ldr	r3, [r7, #12]
 8000306:	0011      	movs	r1, r2
 8000308:	0018      	movs	r0, r3
 800030a:	f002 fa8b 	bl	8002824 <strcasecmp>
 800030e:	1e03      	subs	r3, r0, #0
 8000310:	d12f      	bne.n	8000372 <uart_process_command+0xa2>
		token = strtok(NULL, " ");
 8000312:	4b50      	ldr	r3, [pc, #320]	; (8000454 <uart_process_command+0x184>)
 8000314:	0019      	movs	r1, r3
 8000316:	2000      	movs	r0, #0
 8000318:	f002 faa2 	bl	8002860 <strtok>
 800031c:	0003      	movs	r3, r0
 800031e:	60fb      	str	r3, [r7, #12]
		if (strcasecmp(token, "ON") == 0)
 8000320:	4a50      	ldr	r2, [pc, #320]	; (8000464 <uart_process_command+0x194>)
 8000322:	68fb      	ldr	r3, [r7, #12]
 8000324:	0011      	movs	r1, r2
 8000326:	0018      	movs	r0, r3
 8000328:	f002 fa7c 	bl	8002824 <strcasecmp>
 800032c:	1e03      	subs	r3, r0, #0
 800032e:	d10b      	bne.n	8000348 <uart_process_command+0x78>
			HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, 1);
 8000330:	2390      	movs	r3, #144	; 0x90
 8000332:	05db      	lsls	r3, r3, #23
 8000334:	2201      	movs	r2, #1
 8000336:	2110      	movs	r1, #16
 8000338:	0018      	movs	r0, r3
 800033a:	f000 ffec 	bl	8001316 <HAL_GPIO_WritePin>
			printf("LED1 je zapnuta\n");
 800033e:	4b4a      	ldr	r3, [pc, #296]	; (8000468 <uart_process_command+0x198>)
 8000340:	0018      	movs	r0, r3
 8000342:	f002 fa65 	bl	8002810 <puts>
}
 8000346:	e081      	b.n	800044c <uart_process_command+0x17c>
		else if (strcasecmp(token, "OFF") == 0)
 8000348:	4a48      	ldr	r2, [pc, #288]	; (800046c <uart_process_command+0x19c>)
 800034a:	68fb      	ldr	r3, [r7, #12]
 800034c:	0011      	movs	r1, r2
 800034e:	0018      	movs	r0, r3
 8000350:	f002 fa68 	bl	8002824 <strcasecmp>
 8000354:	1e03      	subs	r3, r0, #0
 8000356:	d000      	beq.n	800035a <uart_process_command+0x8a>
 8000358:	e078      	b.n	800044c <uart_process_command+0x17c>
			HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, 0);
 800035a:	2390      	movs	r3, #144	; 0x90
 800035c:	05db      	lsls	r3, r3, #23
 800035e:	2200      	movs	r2, #0
 8000360:	2110      	movs	r1, #16
 8000362:	0018      	movs	r0, r3
 8000364:	f000 ffd7 	bl	8001316 <HAL_GPIO_WritePin>
			printf("LED1 je vypnuta\n");
 8000368:	4b41      	ldr	r3, [pc, #260]	; (8000470 <uart_process_command+0x1a0>)
 800036a:	0018      	movs	r0, r3
 800036c:	f002 fa50 	bl	8002810 <puts>
}
 8000370:	e06c      	b.n	800044c <uart_process_command+0x17c>
	else if (strcasecmp(token, "LED2") == 0) {
 8000372:	4a40      	ldr	r2, [pc, #256]	; (8000474 <uart_process_command+0x1a4>)
 8000374:	68fb      	ldr	r3, [r7, #12]
 8000376:	0011      	movs	r1, r2
 8000378:	0018      	movs	r0, r3
 800037a:	f002 fa53 	bl	8002824 <strcasecmp>
 800037e:	1e03      	subs	r3, r0, #0
 8000380:	d12c      	bne.n	80003dc <uart_process_command+0x10c>
			token = strtok(NULL, " ");
 8000382:	4b34      	ldr	r3, [pc, #208]	; (8000454 <uart_process_command+0x184>)
 8000384:	0019      	movs	r1, r3
 8000386:	2000      	movs	r0, #0
 8000388:	f002 fa6a 	bl	8002860 <strtok>
 800038c:	0003      	movs	r3, r0
 800038e:	60fb      	str	r3, [r7, #12]
			if (strcasecmp(token, "ON") == 0)
 8000390:	4a34      	ldr	r2, [pc, #208]	; (8000464 <uart_process_command+0x194>)
 8000392:	68fb      	ldr	r3, [r7, #12]
 8000394:	0011      	movs	r1, r2
 8000396:	0018      	movs	r0, r3
 8000398:	f002 fa44 	bl	8002824 <strcasecmp>
 800039c:	1e03      	subs	r3, r0, #0
 800039e:	d10a      	bne.n	80003b6 <uart_process_command+0xe6>
				HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, 1);
 80003a0:	4b35      	ldr	r3, [pc, #212]	; (8000478 <uart_process_command+0x1a8>)
 80003a2:	2201      	movs	r2, #1
 80003a4:	2101      	movs	r1, #1
 80003a6:	0018      	movs	r0, r3
 80003a8:	f000 ffb5 	bl	8001316 <HAL_GPIO_WritePin>
				printf("LED2 je zapnuta\n");
 80003ac:	4b33      	ldr	r3, [pc, #204]	; (800047c <uart_process_command+0x1ac>)
 80003ae:	0018      	movs	r0, r3
 80003b0:	f002 fa2e 	bl	8002810 <puts>
}
 80003b4:	e04a      	b.n	800044c <uart_process_command+0x17c>
			else if (strcasecmp(token, "OFF") == 0)
 80003b6:	4a2d      	ldr	r2, [pc, #180]	; (800046c <uart_process_command+0x19c>)
 80003b8:	68fb      	ldr	r3, [r7, #12]
 80003ba:	0011      	movs	r1, r2
 80003bc:	0018      	movs	r0, r3
 80003be:	f002 fa31 	bl	8002824 <strcasecmp>
 80003c2:	1e03      	subs	r3, r0, #0
 80003c4:	d142      	bne.n	800044c <uart_process_command+0x17c>
				HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, 0);
 80003c6:	4b2c      	ldr	r3, [pc, #176]	; (8000478 <uart_process_command+0x1a8>)
 80003c8:	2200      	movs	r2, #0
 80003ca:	2101      	movs	r1, #1
 80003cc:	0018      	movs	r0, r3
 80003ce:	f000 ffa2 	bl	8001316 <HAL_GPIO_WritePin>
				printf("LED2 je vypnuta\n");
 80003d2:	4b2b      	ldr	r3, [pc, #172]	; (8000480 <uart_process_command+0x1b0>)
 80003d4:	0018      	movs	r0, r3
 80003d6:	f002 fa1b 	bl	8002810 <puts>
}
 80003da:	e037      	b.n	800044c <uart_process_command+0x17c>
	else if (strcasecmp(token, "STATUS") == 0)
 80003dc:	4a29      	ldr	r2, [pc, #164]	; (8000484 <uart_process_command+0x1b4>)
 80003de:	68fb      	ldr	r3, [r7, #12]
 80003e0:	0011      	movs	r1, r2
 80003e2:	0018      	movs	r0, r3
 80003e4:	f002 fa1e 	bl	8002824 <strcasecmp>
 80003e8:	1e03      	subs	r3, r0, #0
 80003ea:	d12f      	bne.n	800044c <uart_process_command+0x17c>
		if (HAL_GPIO_ReadPin(LED1_GPIO_Port, LED1_Pin) ==1 ) {printf("LED1 zapnuta\n");};
 80003ec:	2390      	movs	r3, #144	; 0x90
 80003ee:	05db      	lsls	r3, r3, #23
 80003f0:	2110      	movs	r1, #16
 80003f2:	0018      	movs	r0, r3
 80003f4:	f000 ff72 	bl	80012dc <HAL_GPIO_ReadPin>
 80003f8:	0003      	movs	r3, r0
 80003fa:	2b01      	cmp	r3, #1
 80003fc:	d103      	bne.n	8000406 <uart_process_command+0x136>
 80003fe:	4b22      	ldr	r3, [pc, #136]	; (8000488 <uart_process_command+0x1b8>)
 8000400:	0018      	movs	r0, r3
 8000402:	f002 fa05 	bl	8002810 <puts>
		if (HAL_GPIO_ReadPin(LED1_GPIO_Port, LED1_Pin) ==0 ) {printf("LED1 vypnuta\n");};
 8000406:	2390      	movs	r3, #144	; 0x90
 8000408:	05db      	lsls	r3, r3, #23
 800040a:	2110      	movs	r1, #16
 800040c:	0018      	movs	r0, r3
 800040e:	f000 ff65 	bl	80012dc <HAL_GPIO_ReadPin>
 8000412:	1e03      	subs	r3, r0, #0
 8000414:	d103      	bne.n	800041e <uart_process_command+0x14e>
 8000416:	4b1d      	ldr	r3, [pc, #116]	; (800048c <uart_process_command+0x1bc>)
 8000418:	0018      	movs	r0, r3
 800041a:	f002 f9f9 	bl	8002810 <puts>
	    if (HAL_GPIO_ReadPin(LED2_GPIO_Port, LED2_Pin) ==1 ) {printf("LED2 zapnuta\n");};
 800041e:	4b16      	ldr	r3, [pc, #88]	; (8000478 <uart_process_command+0x1a8>)
 8000420:	2101      	movs	r1, #1
 8000422:	0018      	movs	r0, r3
 8000424:	f000 ff5a 	bl	80012dc <HAL_GPIO_ReadPin>
 8000428:	0003      	movs	r3, r0
 800042a:	2b01      	cmp	r3, #1
 800042c:	d103      	bne.n	8000436 <uart_process_command+0x166>
 800042e:	4b18      	ldr	r3, [pc, #96]	; (8000490 <uart_process_command+0x1c0>)
 8000430:	0018      	movs	r0, r3
 8000432:	f002 f9ed 	bl	8002810 <puts>
		if (HAL_GPIO_ReadPin(LED2_GPIO_Port, LED2_Pin) ==0 ) {printf("LED2 vypnuta\n");};
 8000436:	4b10      	ldr	r3, [pc, #64]	; (8000478 <uart_process_command+0x1a8>)
 8000438:	2101      	movs	r1, #1
 800043a:	0018      	movs	r0, r3
 800043c:	f000 ff4e 	bl	80012dc <HAL_GPIO_ReadPin>
 8000440:	1e03      	subs	r3, r0, #0
 8000442:	d103      	bne.n	800044c <uart_process_command+0x17c>
 8000444:	4b13      	ldr	r3, [pc, #76]	; (8000494 <uart_process_command+0x1c4>)
 8000446:	0018      	movs	r0, r3
 8000448:	f002 f9e2 	bl	8002810 <puts>
}
 800044c:	46c0      	nop			; (mov r8, r8)
 800044e:	46bd      	mov	sp, r7
 8000450:	b004      	add	sp, #16
 8000452:	bd80      	pop	{r7, pc}
 8000454:	0800320c 	.word	0x0800320c
 8000458:	08003210 	.word	0x08003210
 800045c:	08003218 	.word	0x08003218
 8000460:	08003228 	.word	0x08003228
 8000464:	08003230 	.word	0x08003230
 8000468:	08003234 	.word	0x08003234
 800046c:	08003244 	.word	0x08003244
 8000470:	08003248 	.word	0x08003248
 8000474:	08003258 	.word	0x08003258
 8000478:	48000400 	.word	0x48000400
 800047c:	08003260 	.word	0x08003260
 8000480:	08003270 	.word	0x08003270
 8000484:	08003280 	.word	0x08003280
 8000488:	08003288 	.word	0x08003288
 800048c:	08003298 	.word	0x08003298
 8000490:	080032a8 	.word	0x080032a8
 8000494:	080032b8 	.word	0x080032b8

08000498 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000498:	b580      	push	{r7, lr}
 800049a:	b082      	sub	sp, #8
 800049c:	af00      	add	r7, sp, #0
  

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800049e:	f000 fad3 	bl	8000a48 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80004a2:	f000 f83b 	bl	800051c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80004a6:	f000 f8d1 	bl	800064c <MX_GPIO_Init>
  MX_DMA_Init();
 80004aa:	f000 f8b1 	bl	8000610 <MX_DMA_Init>
  MX_USART2_UART_Init();
 80004ae:	f000 f87f 	bl	80005b0 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
	HAL_UART_Receive_DMA(&huart2, uart_rx_buf, RX_BUFFER_LEN);
 80004b2:	4916      	ldr	r1, [pc, #88]	; (800050c <main+0x74>)
 80004b4:	4b16      	ldr	r3, [pc, #88]	; (8000510 <main+0x78>)
 80004b6:	2240      	movs	r2, #64	; 0x40
 80004b8:	0018      	movs	r0, r3
 80004ba:	f001 fcb3 	bl	8001e24 <HAL_UART_Receive_DMA>

    /* USER CODE BEGIN 3 */
		//uint8_t c;
		//HAL_UART_Receive(&huart2, &c, 1, HAL_MAX_DELAY);
		//HAL_UART_Transmit(&huart2, &c, 1, HAL_MAX_DELAY);
		while (uart_rx_read_ptr != uart_rx_write_ptr)
 80004be:	e019      	b.n	80004f4 <main+0x5c>
		{
			uint8_t b = uart_rx_buf[uart_rx_read_ptr];
 80004c0:	4b14      	ldr	r3, [pc, #80]	; (8000514 <main+0x7c>)
 80004c2:	881b      	ldrh	r3, [r3, #0]
 80004c4:	b29b      	uxth	r3, r3
 80004c6:	0019      	movs	r1, r3
 80004c8:	1dfb      	adds	r3, r7, #7
 80004ca:	4a10      	ldr	r2, [pc, #64]	; (800050c <main+0x74>)
 80004cc:	5c52      	ldrb	r2, [r2, r1]
 80004ce:	701a      	strb	r2, [r3, #0]
			if (++uart_rx_read_ptr >= RX_BUFFER_LEN) uart_rx_read_ptr = 0;    // increase read pointer
 80004d0:	4b10      	ldr	r3, [pc, #64]	; (8000514 <main+0x7c>)
 80004d2:	881b      	ldrh	r3, [r3, #0]
 80004d4:	b29b      	uxth	r3, r3
 80004d6:	3301      	adds	r3, #1
 80004d8:	b29b      	uxth	r3, r3
 80004da:	4a0e      	ldr	r2, [pc, #56]	; (8000514 <main+0x7c>)
 80004dc:	1c19      	adds	r1, r3, #0
 80004de:	8011      	strh	r1, [r2, #0]
 80004e0:	2b3f      	cmp	r3, #63	; 0x3f
 80004e2:	d902      	bls.n	80004ea <main+0x52>
 80004e4:	4b0b      	ldr	r3, [pc, #44]	; (8000514 <main+0x7c>)
 80004e6:	2200      	movs	r2, #0
 80004e8:	801a      	strh	r2, [r3, #0]
			uart_byte_available(b);                                           // process every received byte with the RX state machine
 80004ea:	1dfb      	adds	r3, r7, #7
 80004ec:	781b      	ldrb	r3, [r3, #0]
 80004ee:	0018      	movs	r0, r3
 80004f0:	f7ff feac 	bl	800024c <uart_byte_available>
		while (uart_rx_read_ptr != uart_rx_write_ptr)
 80004f4:	4b07      	ldr	r3, [pc, #28]	; (8000514 <main+0x7c>)
 80004f6:	881b      	ldrh	r3, [r3, #0]
 80004f8:	b29b      	uxth	r3, r3
 80004fa:	0019      	movs	r1, r3
 80004fc:	4b06      	ldr	r3, [pc, #24]	; (8000518 <main+0x80>)
 80004fe:	681b      	ldr	r3, [r3, #0]
 8000500:	685b      	ldr	r3, [r3, #4]
 8000502:	2240      	movs	r2, #64	; 0x40
 8000504:	1ad3      	subs	r3, r2, r3
 8000506:	4299      	cmp	r1, r3
 8000508:	d1da      	bne.n	80004c0 <main+0x28>
 800050a:	e7f3      	b.n	80004f4 <main+0x5c>
 800050c:	200001f8 	.word	0x200001f8
 8000510:	20000390 	.word	0x20000390
 8000514:	20000238 	.word	0x20000238
 8000518:	2000034c 	.word	0x2000034c

0800051c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800051c:	b590      	push	{r4, r7, lr}
 800051e:	b091      	sub	sp, #68	; 0x44
 8000520:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000522:	2410      	movs	r4, #16
 8000524:	193b      	adds	r3, r7, r4
 8000526:	0018      	movs	r0, r3
 8000528:	2330      	movs	r3, #48	; 0x30
 800052a:	001a      	movs	r2, r3
 800052c:	2100      	movs	r1, #0
 800052e:	f002 f907 	bl	8002740 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000532:	003b      	movs	r3, r7
 8000534:	0018      	movs	r0, r3
 8000536:	2310      	movs	r3, #16
 8000538:	001a      	movs	r2, r3
 800053a:	2100      	movs	r1, #0
 800053c:	f002 f900 	bl	8002740 <memset>

  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000540:	0021      	movs	r1, r4
 8000542:	187b      	adds	r3, r7, r1
 8000544:	2202      	movs	r2, #2
 8000546:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000548:	187b      	adds	r3, r7, r1
 800054a:	2201      	movs	r2, #1
 800054c:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800054e:	187b      	adds	r3, r7, r1
 8000550:	2210      	movs	r2, #16
 8000552:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000554:	187b      	adds	r3, r7, r1
 8000556:	2202      	movs	r2, #2
 8000558:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800055a:	187b      	adds	r3, r7, r1
 800055c:	2200      	movs	r2, #0
 800055e:	625a      	str	r2, [r3, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL12;
 8000560:	187b      	adds	r3, r7, r1
 8000562:	22a0      	movs	r2, #160	; 0xa0
 8000564:	0392      	lsls	r2, r2, #14
 8000566:	629a      	str	r2, [r3, #40]	; 0x28
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 8000568:	187b      	adds	r3, r7, r1
 800056a:	2200      	movs	r2, #0
 800056c:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800056e:	187b      	adds	r3, r7, r1
 8000570:	0018      	movs	r0, r3
 8000572:	f000 feed 	bl	8001350 <HAL_RCC_OscConfig>
 8000576:	1e03      	subs	r3, r0, #0
 8000578:	d001      	beq.n	800057e <SystemClock_Config+0x62>
  {
    Error_Handler();
 800057a:	f000 f8f9 	bl	8000770 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800057e:	003b      	movs	r3, r7
 8000580:	2207      	movs	r2, #7
 8000582:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000584:	003b      	movs	r3, r7
 8000586:	2202      	movs	r2, #2
 8000588:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800058a:	003b      	movs	r3, r7
 800058c:	2200      	movs	r2, #0
 800058e:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000590:	003b      	movs	r3, r7
 8000592:	2200      	movs	r2, #0
 8000594:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8000596:	003b      	movs	r3, r7
 8000598:	2101      	movs	r1, #1
 800059a:	0018      	movs	r0, r3
 800059c:	f001 f9f4 	bl	8001988 <HAL_RCC_ClockConfig>
 80005a0:	1e03      	subs	r3, r0, #0
 80005a2:	d001      	beq.n	80005a8 <SystemClock_Config+0x8c>
  {
    Error_Handler();
 80005a4:	f000 f8e4 	bl	8000770 <Error_Handler>
  }
}
 80005a8:	46c0      	nop			; (mov r8, r8)
 80005aa:	46bd      	mov	sp, r7
 80005ac:	b011      	add	sp, #68	; 0x44
 80005ae:	bd90      	pop	{r4, r7, pc}

080005b0 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80005b0:	b580      	push	{r7, lr}
 80005b2:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80005b4:	4b14      	ldr	r3, [pc, #80]	; (8000608 <MX_USART2_UART_Init+0x58>)
 80005b6:	4a15      	ldr	r2, [pc, #84]	; (800060c <MX_USART2_UART_Init+0x5c>)
 80005b8:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 38400;
 80005ba:	4b13      	ldr	r3, [pc, #76]	; (8000608 <MX_USART2_UART_Init+0x58>)
 80005bc:	2296      	movs	r2, #150	; 0x96
 80005be:	0212      	lsls	r2, r2, #8
 80005c0:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80005c2:	4b11      	ldr	r3, [pc, #68]	; (8000608 <MX_USART2_UART_Init+0x58>)
 80005c4:	2200      	movs	r2, #0
 80005c6:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80005c8:	4b0f      	ldr	r3, [pc, #60]	; (8000608 <MX_USART2_UART_Init+0x58>)
 80005ca:	2200      	movs	r2, #0
 80005cc:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80005ce:	4b0e      	ldr	r3, [pc, #56]	; (8000608 <MX_USART2_UART_Init+0x58>)
 80005d0:	2200      	movs	r2, #0
 80005d2:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80005d4:	4b0c      	ldr	r3, [pc, #48]	; (8000608 <MX_USART2_UART_Init+0x58>)
 80005d6:	220c      	movs	r2, #12
 80005d8:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80005da:	4b0b      	ldr	r3, [pc, #44]	; (8000608 <MX_USART2_UART_Init+0x58>)
 80005dc:	2200      	movs	r2, #0
 80005de:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80005e0:	4b09      	ldr	r3, [pc, #36]	; (8000608 <MX_USART2_UART_Init+0x58>)
 80005e2:	2200      	movs	r2, #0
 80005e4:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80005e6:	4b08      	ldr	r3, [pc, #32]	; (8000608 <MX_USART2_UART_Init+0x58>)
 80005e8:	2200      	movs	r2, #0
 80005ea:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80005ec:	4b06      	ldr	r3, [pc, #24]	; (8000608 <MX_USART2_UART_Init+0x58>)
 80005ee:	2200      	movs	r2, #0
 80005f0:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80005f2:	4b05      	ldr	r3, [pc, #20]	; (8000608 <MX_USART2_UART_Init+0x58>)
 80005f4:	0018      	movs	r0, r3
 80005f6:	f001 fb19 	bl	8001c2c <HAL_UART_Init>
 80005fa:	1e03      	subs	r3, r0, #0
 80005fc:	d001      	beq.n	8000602 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 80005fe:	f000 f8b7 	bl	8000770 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000602:	46c0      	nop			; (mov r8, r8)
 8000604:	46bd      	mov	sp, r7
 8000606:	bd80      	pop	{r7, pc}
 8000608:	20000390 	.word	0x20000390
 800060c:	40004400 	.word	0x40004400

08000610 <MX_DMA_Init>:

/** 
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void) 
{
 8000610:	b580      	push	{r7, lr}
 8000612:	b082      	sub	sp, #8
 8000614:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000616:	4b0c      	ldr	r3, [pc, #48]	; (8000648 <MX_DMA_Init+0x38>)
 8000618:	695a      	ldr	r2, [r3, #20]
 800061a:	4b0b      	ldr	r3, [pc, #44]	; (8000648 <MX_DMA_Init+0x38>)
 800061c:	2101      	movs	r1, #1
 800061e:	430a      	orrs	r2, r1
 8000620:	615a      	str	r2, [r3, #20]
 8000622:	4b09      	ldr	r3, [pc, #36]	; (8000648 <MX_DMA_Init+0x38>)
 8000624:	695b      	ldr	r3, [r3, #20]
 8000626:	2201      	movs	r2, #1
 8000628:	4013      	ands	r3, r2
 800062a:	607b      	str	r3, [r7, #4]
 800062c:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel4_5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel4_5_IRQn, 0, 0);
 800062e:	2200      	movs	r2, #0
 8000630:	2100      	movs	r1, #0
 8000632:	200b      	movs	r0, #11
 8000634:	f000 fb18 	bl	8000c68 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel4_5_IRQn);
 8000638:	200b      	movs	r0, #11
 800063a:	f000 fb2a 	bl	8000c92 <HAL_NVIC_EnableIRQ>

}
 800063e:	46c0      	nop			; (mov r8, r8)
 8000640:	46bd      	mov	sp, r7
 8000642:	b002      	add	sp, #8
 8000644:	bd80      	pop	{r7, pc}
 8000646:	46c0      	nop			; (mov r8, r8)
 8000648:	40021000 	.word	0x40021000

0800064c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800064c:	b590      	push	{r4, r7, lr}
 800064e:	b08b      	sub	sp, #44	; 0x2c
 8000650:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000652:	2414      	movs	r4, #20
 8000654:	193b      	adds	r3, r7, r4
 8000656:	0018      	movs	r0, r3
 8000658:	2314      	movs	r3, #20
 800065a:	001a      	movs	r2, r3
 800065c:	2100      	movs	r1, #0
 800065e:	f002 f86f 	bl	8002740 <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000662:	4b3f      	ldr	r3, [pc, #252]	; (8000760 <MX_GPIO_Init+0x114>)
 8000664:	695a      	ldr	r2, [r3, #20]
 8000666:	4b3e      	ldr	r3, [pc, #248]	; (8000760 <MX_GPIO_Init+0x114>)
 8000668:	2180      	movs	r1, #128	; 0x80
 800066a:	0309      	lsls	r1, r1, #12
 800066c:	430a      	orrs	r2, r1
 800066e:	615a      	str	r2, [r3, #20]
 8000670:	4b3b      	ldr	r3, [pc, #236]	; (8000760 <MX_GPIO_Init+0x114>)
 8000672:	695a      	ldr	r2, [r3, #20]
 8000674:	2380      	movs	r3, #128	; 0x80
 8000676:	031b      	lsls	r3, r3, #12
 8000678:	4013      	ands	r3, r2
 800067a:	613b      	str	r3, [r7, #16]
 800067c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800067e:	4b38      	ldr	r3, [pc, #224]	; (8000760 <MX_GPIO_Init+0x114>)
 8000680:	695a      	ldr	r2, [r3, #20]
 8000682:	4b37      	ldr	r3, [pc, #220]	; (8000760 <MX_GPIO_Init+0x114>)
 8000684:	2180      	movs	r1, #128	; 0x80
 8000686:	03c9      	lsls	r1, r1, #15
 8000688:	430a      	orrs	r2, r1
 800068a:	615a      	str	r2, [r3, #20]
 800068c:	4b34      	ldr	r3, [pc, #208]	; (8000760 <MX_GPIO_Init+0x114>)
 800068e:	695a      	ldr	r2, [r3, #20]
 8000690:	2380      	movs	r3, #128	; 0x80
 8000692:	03db      	lsls	r3, r3, #15
 8000694:	4013      	ands	r3, r2
 8000696:	60fb      	str	r3, [r7, #12]
 8000698:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800069a:	4b31      	ldr	r3, [pc, #196]	; (8000760 <MX_GPIO_Init+0x114>)
 800069c:	695a      	ldr	r2, [r3, #20]
 800069e:	4b30      	ldr	r3, [pc, #192]	; (8000760 <MX_GPIO_Init+0x114>)
 80006a0:	2180      	movs	r1, #128	; 0x80
 80006a2:	0289      	lsls	r1, r1, #10
 80006a4:	430a      	orrs	r2, r1
 80006a6:	615a      	str	r2, [r3, #20]
 80006a8:	4b2d      	ldr	r3, [pc, #180]	; (8000760 <MX_GPIO_Init+0x114>)
 80006aa:	695a      	ldr	r2, [r3, #20]
 80006ac:	2380      	movs	r3, #128	; 0x80
 80006ae:	029b      	lsls	r3, r3, #10
 80006b0:	4013      	ands	r3, r2
 80006b2:	60bb      	str	r3, [r7, #8]
 80006b4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80006b6:	4b2a      	ldr	r3, [pc, #168]	; (8000760 <MX_GPIO_Init+0x114>)
 80006b8:	695a      	ldr	r2, [r3, #20]
 80006ba:	4b29      	ldr	r3, [pc, #164]	; (8000760 <MX_GPIO_Init+0x114>)
 80006bc:	2180      	movs	r1, #128	; 0x80
 80006be:	02c9      	lsls	r1, r1, #11
 80006c0:	430a      	orrs	r2, r1
 80006c2:	615a      	str	r2, [r3, #20]
 80006c4:	4b26      	ldr	r3, [pc, #152]	; (8000760 <MX_GPIO_Init+0x114>)
 80006c6:	695a      	ldr	r2, [r3, #20]
 80006c8:	2380      	movs	r3, #128	; 0x80
 80006ca:	02db      	lsls	r3, r3, #11
 80006cc:	4013      	ands	r3, r2
 80006ce:	607b      	str	r3, [r7, #4]
 80006d0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LED1_Pin|LD2_Pin, GPIO_PIN_RESET);
 80006d2:	2390      	movs	r3, #144	; 0x90
 80006d4:	05db      	lsls	r3, r3, #23
 80006d6:	2200      	movs	r2, #0
 80006d8:	2130      	movs	r1, #48	; 0x30
 80006da:	0018      	movs	r0, r3
 80006dc:	f000 fe1b 	bl	8001316 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, GPIO_PIN_RESET);
 80006e0:	4b20      	ldr	r3, [pc, #128]	; (8000764 <MX_GPIO_Init+0x118>)
 80006e2:	2200      	movs	r2, #0
 80006e4:	2101      	movs	r1, #1
 80006e6:	0018      	movs	r0, r3
 80006e8:	f000 fe15 	bl	8001316 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80006ec:	193b      	adds	r3, r7, r4
 80006ee:	2280      	movs	r2, #128	; 0x80
 80006f0:	0192      	lsls	r2, r2, #6
 80006f2:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80006f4:	193b      	adds	r3, r7, r4
 80006f6:	4a1c      	ldr	r2, [pc, #112]	; (8000768 <MX_GPIO_Init+0x11c>)
 80006f8:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006fa:	193b      	adds	r3, r7, r4
 80006fc:	2200      	movs	r2, #0
 80006fe:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000700:	193b      	adds	r3, r7, r4
 8000702:	4a1a      	ldr	r2, [pc, #104]	; (800076c <MX_GPIO_Init+0x120>)
 8000704:	0019      	movs	r1, r3
 8000706:	0010      	movs	r0, r2
 8000708:	f000 fc78 	bl	8000ffc <HAL_GPIO_Init>

  /*Configure GPIO pins : LED1_Pin LD2_Pin */
  GPIO_InitStruct.Pin = LED1_Pin|LD2_Pin;
 800070c:	193b      	adds	r3, r7, r4
 800070e:	2230      	movs	r2, #48	; 0x30
 8000710:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000712:	193b      	adds	r3, r7, r4
 8000714:	2201      	movs	r2, #1
 8000716:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000718:	193b      	adds	r3, r7, r4
 800071a:	2200      	movs	r2, #0
 800071c:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800071e:	193b      	adds	r3, r7, r4
 8000720:	2200      	movs	r2, #0
 8000722:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000724:	193a      	adds	r2, r7, r4
 8000726:	2390      	movs	r3, #144	; 0x90
 8000728:	05db      	lsls	r3, r3, #23
 800072a:	0011      	movs	r1, r2
 800072c:	0018      	movs	r0, r3
 800072e:	f000 fc65 	bl	8000ffc <HAL_GPIO_Init>

  /*Configure GPIO pin : LED2_Pin */
  GPIO_InitStruct.Pin = LED2_Pin;
 8000732:	0021      	movs	r1, r4
 8000734:	187b      	adds	r3, r7, r1
 8000736:	2201      	movs	r2, #1
 8000738:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800073a:	187b      	adds	r3, r7, r1
 800073c:	2201      	movs	r2, #1
 800073e:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000740:	187b      	adds	r3, r7, r1
 8000742:	2200      	movs	r2, #0
 8000744:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000746:	187b      	adds	r3, r7, r1
 8000748:	2200      	movs	r2, #0
 800074a:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(LED2_GPIO_Port, &GPIO_InitStruct);
 800074c:	187b      	adds	r3, r7, r1
 800074e:	4a05      	ldr	r2, [pc, #20]	; (8000764 <MX_GPIO_Init+0x118>)
 8000750:	0019      	movs	r1, r3
 8000752:	0010      	movs	r0, r2
 8000754:	f000 fc52 	bl	8000ffc <HAL_GPIO_Init>

}
 8000758:	46c0      	nop			; (mov r8, r8)
 800075a:	46bd      	mov	sp, r7
 800075c:	b00b      	add	sp, #44	; 0x2c
 800075e:	bd90      	pop	{r4, r7, pc}
 8000760:	40021000 	.word	0x40021000
 8000764:	48000400 	.word	0x48000400
 8000768:	10210000 	.word	0x10210000
 800076c:	48000800 	.word	0x48000800

08000770 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000770:	b580      	push	{r7, lr}
 8000772:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8000774:	46c0      	nop			; (mov r8, r8)
 8000776:	46bd      	mov	sp, r7
 8000778:	bd80      	pop	{r7, pc}
	...

0800077c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800077c:	b580      	push	{r7, lr}
 800077e:	b082      	sub	sp, #8
 8000780:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000782:	4b0f      	ldr	r3, [pc, #60]	; (80007c0 <HAL_MspInit+0x44>)
 8000784:	699a      	ldr	r2, [r3, #24]
 8000786:	4b0e      	ldr	r3, [pc, #56]	; (80007c0 <HAL_MspInit+0x44>)
 8000788:	2101      	movs	r1, #1
 800078a:	430a      	orrs	r2, r1
 800078c:	619a      	str	r2, [r3, #24]
 800078e:	4b0c      	ldr	r3, [pc, #48]	; (80007c0 <HAL_MspInit+0x44>)
 8000790:	699b      	ldr	r3, [r3, #24]
 8000792:	2201      	movs	r2, #1
 8000794:	4013      	ands	r3, r2
 8000796:	607b      	str	r3, [r7, #4]
 8000798:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800079a:	4b09      	ldr	r3, [pc, #36]	; (80007c0 <HAL_MspInit+0x44>)
 800079c:	69da      	ldr	r2, [r3, #28]
 800079e:	4b08      	ldr	r3, [pc, #32]	; (80007c0 <HAL_MspInit+0x44>)
 80007a0:	2180      	movs	r1, #128	; 0x80
 80007a2:	0549      	lsls	r1, r1, #21
 80007a4:	430a      	orrs	r2, r1
 80007a6:	61da      	str	r2, [r3, #28]
 80007a8:	4b05      	ldr	r3, [pc, #20]	; (80007c0 <HAL_MspInit+0x44>)
 80007aa:	69da      	ldr	r2, [r3, #28]
 80007ac:	2380      	movs	r3, #128	; 0x80
 80007ae:	055b      	lsls	r3, r3, #21
 80007b0:	4013      	ands	r3, r2
 80007b2:	603b      	str	r3, [r7, #0]
 80007b4:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80007b6:	46c0      	nop			; (mov r8, r8)
 80007b8:	46bd      	mov	sp, r7
 80007ba:	b002      	add	sp, #8
 80007bc:	bd80      	pop	{r7, pc}
 80007be:	46c0      	nop			; (mov r8, r8)
 80007c0:	40021000 	.word	0x40021000

080007c4 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80007c4:	b580      	push	{r7, lr}
 80007c6:	b08a      	sub	sp, #40	; 0x28
 80007c8:	af00      	add	r7, sp, #0
 80007ca:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80007cc:	2314      	movs	r3, #20
 80007ce:	18fb      	adds	r3, r7, r3
 80007d0:	0018      	movs	r0, r3
 80007d2:	2314      	movs	r3, #20
 80007d4:	001a      	movs	r2, r3
 80007d6:	2100      	movs	r1, #0
 80007d8:	f001 ffb2 	bl	8002740 <memset>
  if(huart->Instance==USART2)
 80007dc:	687b      	ldr	r3, [r7, #4]
 80007de:	681b      	ldr	r3, [r3, #0]
 80007e0:	4a2f      	ldr	r2, [pc, #188]	; (80008a0 <HAL_UART_MspInit+0xdc>)
 80007e2:	4293      	cmp	r3, r2
 80007e4:	d158      	bne.n	8000898 <HAL_UART_MspInit+0xd4>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80007e6:	4b2f      	ldr	r3, [pc, #188]	; (80008a4 <HAL_UART_MspInit+0xe0>)
 80007e8:	69da      	ldr	r2, [r3, #28]
 80007ea:	4b2e      	ldr	r3, [pc, #184]	; (80008a4 <HAL_UART_MspInit+0xe0>)
 80007ec:	2180      	movs	r1, #128	; 0x80
 80007ee:	0289      	lsls	r1, r1, #10
 80007f0:	430a      	orrs	r2, r1
 80007f2:	61da      	str	r2, [r3, #28]
 80007f4:	4b2b      	ldr	r3, [pc, #172]	; (80008a4 <HAL_UART_MspInit+0xe0>)
 80007f6:	69da      	ldr	r2, [r3, #28]
 80007f8:	2380      	movs	r3, #128	; 0x80
 80007fa:	029b      	lsls	r3, r3, #10
 80007fc:	4013      	ands	r3, r2
 80007fe:	613b      	str	r3, [r7, #16]
 8000800:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000802:	4b28      	ldr	r3, [pc, #160]	; (80008a4 <HAL_UART_MspInit+0xe0>)
 8000804:	695a      	ldr	r2, [r3, #20]
 8000806:	4b27      	ldr	r3, [pc, #156]	; (80008a4 <HAL_UART_MspInit+0xe0>)
 8000808:	2180      	movs	r1, #128	; 0x80
 800080a:	0289      	lsls	r1, r1, #10
 800080c:	430a      	orrs	r2, r1
 800080e:	615a      	str	r2, [r3, #20]
 8000810:	4b24      	ldr	r3, [pc, #144]	; (80008a4 <HAL_UART_MspInit+0xe0>)
 8000812:	695a      	ldr	r2, [r3, #20]
 8000814:	2380      	movs	r3, #128	; 0x80
 8000816:	029b      	lsls	r3, r3, #10
 8000818:	4013      	ands	r3, r2
 800081a:	60fb      	str	r3, [r7, #12]
 800081c:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration    
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX 
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 800081e:	2114      	movs	r1, #20
 8000820:	187b      	adds	r3, r7, r1
 8000822:	220c      	movs	r2, #12
 8000824:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000826:	187b      	adds	r3, r7, r1
 8000828:	2202      	movs	r2, #2
 800082a:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800082c:	187b      	adds	r3, r7, r1
 800082e:	2200      	movs	r2, #0
 8000830:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000832:	187b      	adds	r3, r7, r1
 8000834:	2200      	movs	r2, #0
 8000836:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
 8000838:	187b      	adds	r3, r7, r1
 800083a:	2201      	movs	r2, #1
 800083c:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800083e:	187a      	adds	r2, r7, r1
 8000840:	2390      	movs	r3, #144	; 0x90
 8000842:	05db      	lsls	r3, r3, #23
 8000844:	0011      	movs	r1, r2
 8000846:	0018      	movs	r0, r3
 8000848:	f000 fbd8 	bl	8000ffc <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_RX Init */
    hdma_usart2_rx.Instance = DMA1_Channel5;
 800084c:	4b16      	ldr	r3, [pc, #88]	; (80008a8 <HAL_UART_MspInit+0xe4>)
 800084e:	4a17      	ldr	r2, [pc, #92]	; (80008ac <HAL_UART_MspInit+0xe8>)
 8000850:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000852:	4b15      	ldr	r3, [pc, #84]	; (80008a8 <HAL_UART_MspInit+0xe4>)
 8000854:	2200      	movs	r2, #0
 8000856:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000858:	4b13      	ldr	r3, [pc, #76]	; (80008a8 <HAL_UART_MspInit+0xe4>)
 800085a:	2200      	movs	r2, #0
 800085c:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 800085e:	4b12      	ldr	r3, [pc, #72]	; (80008a8 <HAL_UART_MspInit+0xe4>)
 8000860:	2280      	movs	r2, #128	; 0x80
 8000862:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8000864:	4b10      	ldr	r3, [pc, #64]	; (80008a8 <HAL_UART_MspInit+0xe4>)
 8000866:	2200      	movs	r2, #0
 8000868:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800086a:	4b0f      	ldr	r3, [pc, #60]	; (80008a8 <HAL_UART_MspInit+0xe4>)
 800086c:	2200      	movs	r2, #0
 800086e:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.Mode = DMA_CIRCULAR;
 8000870:	4b0d      	ldr	r3, [pc, #52]	; (80008a8 <HAL_UART_MspInit+0xe4>)
 8000872:	2220      	movs	r2, #32
 8000874:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 8000876:	4b0c      	ldr	r3, [pc, #48]	; (80008a8 <HAL_UART_MspInit+0xe4>)
 8000878:	2200      	movs	r2, #0
 800087a:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 800087c:	4b0a      	ldr	r3, [pc, #40]	; (80008a8 <HAL_UART_MspInit+0xe4>)
 800087e:	0018      	movs	r0, r3
 8000880:	f000 fa24 	bl	8000ccc <HAL_DMA_Init>
 8000884:	1e03      	subs	r3, r0, #0
 8000886:	d001      	beq.n	800088c <HAL_UART_MspInit+0xc8>
    {
      Error_Handler();
 8000888:	f7ff ff72 	bl	8000770 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart2_rx);
 800088c:	687b      	ldr	r3, [r7, #4]
 800088e:	4a06      	ldr	r2, [pc, #24]	; (80008a8 <HAL_UART_MspInit+0xe4>)
 8000890:	66da      	str	r2, [r3, #108]	; 0x6c
 8000892:	4b05      	ldr	r3, [pc, #20]	; (80008a8 <HAL_UART_MspInit+0xe4>)
 8000894:	687a      	ldr	r2, [r7, #4]
 8000896:	625a      	str	r2, [r3, #36]	; 0x24
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8000898:	46c0      	nop			; (mov r8, r8)
 800089a:	46bd      	mov	sp, r7
 800089c:	b00a      	add	sp, #40	; 0x28
 800089e:	bd80      	pop	{r7, pc}
 80008a0:	40004400 	.word	0x40004400
 80008a4:	40021000 	.word	0x40021000
 80008a8:	2000034c 	.word	0x2000034c
 80008ac:	40020058 	.word	0x40020058

080008b0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80008b0:	b580      	push	{r7, lr}
 80008b2:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 80008b4:	46c0      	nop			; (mov r8, r8)
 80008b6:	46bd      	mov	sp, r7
 80008b8:	bd80      	pop	{r7, pc}

080008ba <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80008ba:	b580      	push	{r7, lr}
 80008bc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80008be:	e7fe      	b.n	80008be <HardFault_Handler+0x4>

080008c0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80008c0:	b580      	push	{r7, lr}
 80008c2:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 80008c4:	46c0      	nop			; (mov r8, r8)
 80008c6:	46bd      	mov	sp, r7
 80008c8:	bd80      	pop	{r7, pc}

080008ca <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80008ca:	b580      	push	{r7, lr}
 80008cc:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80008ce:	46c0      	nop			; (mov r8, r8)
 80008d0:	46bd      	mov	sp, r7
 80008d2:	bd80      	pop	{r7, pc}

080008d4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80008d4:	b580      	push	{r7, lr}
 80008d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80008d8:	f000 f8fe 	bl	8000ad8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80008dc:	46c0      	nop			; (mov r8, r8)
 80008de:	46bd      	mov	sp, r7
 80008e0:	bd80      	pop	{r7, pc}
	...

080008e4 <DMA1_Channel4_5_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 4 and 5 interrupts.
  */
void DMA1_Channel4_5_IRQHandler(void)
{
 80008e4:	b580      	push	{r7, lr}
 80008e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel4_5_IRQn 0 */

  /* USER CODE END DMA1_Channel4_5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 80008e8:	4b03      	ldr	r3, [pc, #12]	; (80008f8 <DMA1_Channel4_5_IRQHandler+0x14>)
 80008ea:	0018      	movs	r0, r3
 80008ec:	f000 fa9c 	bl	8000e28 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel4_5_IRQn 1 */

  /* USER CODE END DMA1_Channel4_5_IRQn 1 */
}
 80008f0:	46c0      	nop			; (mov r8, r8)
 80008f2:	46bd      	mov	sp, r7
 80008f4:	bd80      	pop	{r7, pc}
 80008f6:	46c0      	nop			; (mov r8, r8)
 80008f8:	2000034c 	.word	0x2000034c

080008fc <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80008fc:	b580      	push	{r7, lr}
 80008fe:	b086      	sub	sp, #24
 8000900:	af00      	add	r7, sp, #0
 8000902:	60f8      	str	r0, [r7, #12]
 8000904:	60b9      	str	r1, [r7, #8]
 8000906:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000908:	2300      	movs	r3, #0
 800090a:	617b      	str	r3, [r7, #20]
 800090c:	e00a      	b.n	8000924 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 800090e:	e000      	b.n	8000912 <_read+0x16>
 8000910:	bf00      	nop
 8000912:	0001      	movs	r1, r0
 8000914:	68bb      	ldr	r3, [r7, #8]
 8000916:	1c5a      	adds	r2, r3, #1
 8000918:	60ba      	str	r2, [r7, #8]
 800091a:	b2ca      	uxtb	r2, r1
 800091c:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800091e:	697b      	ldr	r3, [r7, #20]
 8000920:	3301      	adds	r3, #1
 8000922:	617b      	str	r3, [r7, #20]
 8000924:	697a      	ldr	r2, [r7, #20]
 8000926:	687b      	ldr	r3, [r7, #4]
 8000928:	429a      	cmp	r2, r3
 800092a:	dbf0      	blt.n	800090e <_read+0x12>
	}

return len;
 800092c:	687b      	ldr	r3, [r7, #4]
}
 800092e:	0018      	movs	r0, r3
 8000930:	46bd      	mov	sp, r7
 8000932:	b006      	add	sp, #24
 8000934:	bd80      	pop	{r7, pc}

08000936 <_close>:
	}
	return len;
}

int _close(int file)
{
 8000936:	b580      	push	{r7, lr}
 8000938:	b082      	sub	sp, #8
 800093a:	af00      	add	r7, sp, #0
 800093c:	6078      	str	r0, [r7, #4]
	return -1;
 800093e:	2301      	movs	r3, #1
 8000940:	425b      	negs	r3, r3
}
 8000942:	0018      	movs	r0, r3
 8000944:	46bd      	mov	sp, r7
 8000946:	b002      	add	sp, #8
 8000948:	bd80      	pop	{r7, pc}

0800094a <_fstat>:


int _fstat(int file, struct stat *st)
{
 800094a:	b580      	push	{r7, lr}
 800094c:	b082      	sub	sp, #8
 800094e:	af00      	add	r7, sp, #0
 8000950:	6078      	str	r0, [r7, #4]
 8000952:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8000954:	683b      	ldr	r3, [r7, #0]
 8000956:	2280      	movs	r2, #128	; 0x80
 8000958:	0192      	lsls	r2, r2, #6
 800095a:	605a      	str	r2, [r3, #4]
	return 0;
 800095c:	2300      	movs	r3, #0
}
 800095e:	0018      	movs	r0, r3
 8000960:	46bd      	mov	sp, r7
 8000962:	b002      	add	sp, #8
 8000964:	bd80      	pop	{r7, pc}

08000966 <_isatty>:

int _isatty(int file)
{
 8000966:	b580      	push	{r7, lr}
 8000968:	b082      	sub	sp, #8
 800096a:	af00      	add	r7, sp, #0
 800096c:	6078      	str	r0, [r7, #4]
	return 1;
 800096e:	2301      	movs	r3, #1
}
 8000970:	0018      	movs	r0, r3
 8000972:	46bd      	mov	sp, r7
 8000974:	b002      	add	sp, #8
 8000976:	bd80      	pop	{r7, pc}

08000978 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000978:	b580      	push	{r7, lr}
 800097a:	b084      	sub	sp, #16
 800097c:	af00      	add	r7, sp, #0
 800097e:	60f8      	str	r0, [r7, #12]
 8000980:	60b9      	str	r1, [r7, #8]
 8000982:	607a      	str	r2, [r7, #4]
	return 0;
 8000984:	2300      	movs	r3, #0
}
 8000986:	0018      	movs	r0, r3
 8000988:	46bd      	mov	sp, r7
 800098a:	b004      	add	sp, #16
 800098c:	bd80      	pop	{r7, pc}
	...

08000990 <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 8000990:	b580      	push	{r7, lr}
 8000992:	b084      	sub	sp, #16
 8000994:	af00      	add	r7, sp, #0
 8000996:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8000998:	4b11      	ldr	r3, [pc, #68]	; (80009e0 <_sbrk+0x50>)
 800099a:	681b      	ldr	r3, [r3, #0]
 800099c:	2b00      	cmp	r3, #0
 800099e:	d102      	bne.n	80009a6 <_sbrk+0x16>
		heap_end = &end;
 80009a0:	4b0f      	ldr	r3, [pc, #60]	; (80009e0 <_sbrk+0x50>)
 80009a2:	4a10      	ldr	r2, [pc, #64]	; (80009e4 <_sbrk+0x54>)
 80009a4:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 80009a6:	4b0e      	ldr	r3, [pc, #56]	; (80009e0 <_sbrk+0x50>)
 80009a8:	681b      	ldr	r3, [r3, #0]
 80009aa:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 80009ac:	4b0c      	ldr	r3, [pc, #48]	; (80009e0 <_sbrk+0x50>)
 80009ae:	681a      	ldr	r2, [r3, #0]
 80009b0:	687b      	ldr	r3, [r7, #4]
 80009b2:	18d3      	adds	r3, r2, r3
 80009b4:	466a      	mov	r2, sp
 80009b6:	4293      	cmp	r3, r2
 80009b8:	d907      	bls.n	80009ca <_sbrk+0x3a>
	{
		errno = ENOMEM;
 80009ba:	f001 fe97 	bl	80026ec <__errno>
 80009be:	0003      	movs	r3, r0
 80009c0:	220c      	movs	r2, #12
 80009c2:	601a      	str	r2, [r3, #0]
		return (caddr_t) -1;
 80009c4:	2301      	movs	r3, #1
 80009c6:	425b      	negs	r3, r3
 80009c8:	e006      	b.n	80009d8 <_sbrk+0x48>
	}

	heap_end += incr;
 80009ca:	4b05      	ldr	r3, [pc, #20]	; (80009e0 <_sbrk+0x50>)
 80009cc:	681a      	ldr	r2, [r3, #0]
 80009ce:	687b      	ldr	r3, [r7, #4]
 80009d0:	18d2      	adds	r2, r2, r3
 80009d2:	4b03      	ldr	r3, [pc, #12]	; (80009e0 <_sbrk+0x50>)
 80009d4:	601a      	str	r2, [r3, #0]

	return (caddr_t) prev_heap_end;
 80009d6:	68fb      	ldr	r3, [r7, #12]
}
 80009d8:	0018      	movs	r0, r3
 80009da:	46bd      	mov	sp, r7
 80009dc:	b004      	add	sp, #16
 80009de:	bd80      	pop	{r7, pc}
 80009e0:	20000340 	.word	0x20000340
 80009e4:	20000418 	.word	0x20000418

080009e8 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80009e8:	b580      	push	{r7, lr}
 80009ea:	af00      	add	r7, sp, #0
                         before branch to main program. This call is made inside
                         the "startup_stm32f0xx.s" file.
                         User can setups the default system clock (System clock source, PLL Multiplier
                         and Divider factors, AHB/APBx prescalers and Flash settings).
   */
}
 80009ec:	46c0      	nop			; (mov r8, r8)
 80009ee:	46bd      	mov	sp, r7
 80009f0:	bd80      	pop	{r7, pc}
	...

080009f4 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80009f4:	480d      	ldr	r0, [pc, #52]	; (8000a2c <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80009f6:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80009f8:	480d      	ldr	r0, [pc, #52]	; (8000a30 <LoopForever+0x6>)
  ldr r1, =_edata
 80009fa:	490e      	ldr	r1, [pc, #56]	; (8000a34 <LoopForever+0xa>)
  ldr r2, =_sidata
 80009fc:	4a0e      	ldr	r2, [pc, #56]	; (8000a38 <LoopForever+0xe>)
  movs r3, #0
 80009fe:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000a00:	e002      	b.n	8000a08 <LoopCopyDataInit>

08000a02 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000a02:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000a04:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000a06:	3304      	adds	r3, #4

08000a08 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000a08:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000a0a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000a0c:	d3f9      	bcc.n	8000a02 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000a0e:	4a0b      	ldr	r2, [pc, #44]	; (8000a3c <LoopForever+0x12>)
  ldr r4, =_ebss
 8000a10:	4c0b      	ldr	r4, [pc, #44]	; (8000a40 <LoopForever+0x16>)
  movs r3, #0
 8000a12:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000a14:	e001      	b.n	8000a1a <LoopFillZerobss>

08000a16 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000a16:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000a18:	3204      	adds	r2, #4

08000a1a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000a1a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000a1c:	d3fb      	bcc.n	8000a16 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 8000a1e:	f7ff ffe3 	bl	80009e8 <SystemInit>
/* Call static constructors */
  bl __libc_init_array
 8000a22:	f001 fe69 	bl	80026f8 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000a26:	f7ff fd37 	bl	8000498 <main>

08000a2a <LoopForever>:

LoopForever:
    b LoopForever
 8000a2a:	e7fe      	b.n	8000a2a <LoopForever>
  ldr   r0, =_estack
 8000a2c:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 8000a30:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000a34:	200001dc 	.word	0x200001dc
  ldr r2, =_sidata
 8000a38:	08003478 	.word	0x08003478
  ldr r2, =_sbss
 8000a3c:	200001dc 	.word	0x200001dc
  ldr r4, =_ebss
 8000a40:	20000418 	.word	0x20000418

08000a44 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000a44:	e7fe      	b.n	8000a44 <ADC1_IRQHandler>
	...

08000a48 <HAL_Init>:
  *       In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000a48:	b580      	push	{r7, lr}
 8000a4a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */ 
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000a4c:	4b07      	ldr	r3, [pc, #28]	; (8000a6c <HAL_Init+0x24>)
 8000a4e:	681a      	ldr	r2, [r3, #0]
 8000a50:	4b06      	ldr	r3, [pc, #24]	; (8000a6c <HAL_Init+0x24>)
 8000a52:	2110      	movs	r1, #16
 8000a54:	430a      	orrs	r2, r1
 8000a56:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */

  HAL_InitTick(TICK_INT_PRIORITY);
 8000a58:	2000      	movs	r0, #0
 8000a5a:	f000 f809 	bl	8000a70 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000a5e:	f7ff fe8d 	bl	800077c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000a62:	2300      	movs	r3, #0
}
 8000a64:	0018      	movs	r0, r3
 8000a66:	46bd      	mov	sp, r7
 8000a68:	bd80      	pop	{r7, pc}
 8000a6a:	46c0      	nop			; (mov r8, r8)
 8000a6c:	40022000 	.word	0x40022000

08000a70 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000a70:	b590      	push	{r4, r7, lr}
 8000a72:	b083      	sub	sp, #12
 8000a74:	af00      	add	r7, sp, #0
 8000a76:	6078      	str	r0, [r7, #4]
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000a78:	4b14      	ldr	r3, [pc, #80]	; (8000acc <HAL_InitTick+0x5c>)
 8000a7a:	681c      	ldr	r4, [r3, #0]
 8000a7c:	4b14      	ldr	r3, [pc, #80]	; (8000ad0 <HAL_InitTick+0x60>)
 8000a7e:	781b      	ldrb	r3, [r3, #0]
 8000a80:	0019      	movs	r1, r3
 8000a82:	23fa      	movs	r3, #250	; 0xfa
 8000a84:	0098      	lsls	r0, r3, #2
 8000a86:	f7ff fb3f 	bl	8000108 <__udivsi3>
 8000a8a:	0003      	movs	r3, r0
 8000a8c:	0019      	movs	r1, r3
 8000a8e:	0020      	movs	r0, r4
 8000a90:	f7ff fb3a 	bl	8000108 <__udivsi3>
 8000a94:	0003      	movs	r3, r0
 8000a96:	0018      	movs	r0, r3
 8000a98:	f000 f90b 	bl	8000cb2 <HAL_SYSTICK_Config>
 8000a9c:	1e03      	subs	r3, r0, #0
 8000a9e:	d001      	beq.n	8000aa4 <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 8000aa0:	2301      	movs	r3, #1
 8000aa2:	e00f      	b.n	8000ac4 <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000aa4:	687b      	ldr	r3, [r7, #4]
 8000aa6:	2b03      	cmp	r3, #3
 8000aa8:	d80b      	bhi.n	8000ac2 <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000aaa:	6879      	ldr	r1, [r7, #4]
 8000aac:	2301      	movs	r3, #1
 8000aae:	425b      	negs	r3, r3
 8000ab0:	2200      	movs	r2, #0
 8000ab2:	0018      	movs	r0, r3
 8000ab4:	f000 f8d8 	bl	8000c68 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000ab8:	4b06      	ldr	r3, [pc, #24]	; (8000ad4 <HAL_InitTick+0x64>)
 8000aba:	687a      	ldr	r2, [r7, #4]
 8000abc:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

   /* Return function status */
  return HAL_OK;
 8000abe:	2300      	movs	r3, #0
 8000ac0:	e000      	b.n	8000ac4 <HAL_InitTick+0x54>
    return HAL_ERROR;
 8000ac2:	2301      	movs	r3, #1
}
 8000ac4:	0018      	movs	r0, r3
 8000ac6:	46bd      	mov	sp, r7
 8000ac8:	b003      	add	sp, #12
 8000aca:	bd90      	pop	{r4, r7, pc}
 8000acc:	20000000 	.word	0x20000000
 8000ad0:	20000008 	.word	0x20000008
 8000ad4:	20000004 	.word	0x20000004

08000ad8 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000ad8:	b580      	push	{r7, lr}
 8000ada:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000adc:	4b05      	ldr	r3, [pc, #20]	; (8000af4 <HAL_IncTick+0x1c>)
 8000ade:	781b      	ldrb	r3, [r3, #0]
 8000ae0:	001a      	movs	r2, r3
 8000ae2:	4b05      	ldr	r3, [pc, #20]	; (8000af8 <HAL_IncTick+0x20>)
 8000ae4:	681b      	ldr	r3, [r3, #0]
 8000ae6:	18d2      	adds	r2, r2, r3
 8000ae8:	4b03      	ldr	r3, [pc, #12]	; (8000af8 <HAL_IncTick+0x20>)
 8000aea:	601a      	str	r2, [r3, #0]
}
 8000aec:	46c0      	nop			; (mov r8, r8)
 8000aee:	46bd      	mov	sp, r7
 8000af0:	bd80      	pop	{r7, pc}
 8000af2:	46c0      	nop			; (mov r8, r8)
 8000af4:	20000008 	.word	0x20000008
 8000af8:	20000410 	.word	0x20000410

08000afc <HAL_GetTick>:
  * @note   This function is declared as __weak  to be overwritten  in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000afc:	b580      	push	{r7, lr}
 8000afe:	af00      	add	r7, sp, #0
  return uwTick;
 8000b00:	4b02      	ldr	r3, [pc, #8]	; (8000b0c <HAL_GetTick+0x10>)
 8000b02:	681b      	ldr	r3, [r3, #0]
}
 8000b04:	0018      	movs	r0, r3
 8000b06:	46bd      	mov	sp, r7
 8000b08:	bd80      	pop	{r7, pc}
 8000b0a:	46c0      	nop			; (mov r8, r8)
 8000b0c:	20000410 	.word	0x20000410

08000b10 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000b10:	b580      	push	{r7, lr}
 8000b12:	b082      	sub	sp, #8
 8000b14:	af00      	add	r7, sp, #0
 8000b16:	0002      	movs	r2, r0
 8000b18:	1dfb      	adds	r3, r7, #7
 8000b1a:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8000b1c:	1dfb      	adds	r3, r7, #7
 8000b1e:	781b      	ldrb	r3, [r3, #0]
 8000b20:	2b7f      	cmp	r3, #127	; 0x7f
 8000b22:	d809      	bhi.n	8000b38 <__NVIC_EnableIRQ+0x28>
  {
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000b24:	1dfb      	adds	r3, r7, #7
 8000b26:	781b      	ldrb	r3, [r3, #0]
 8000b28:	001a      	movs	r2, r3
 8000b2a:	231f      	movs	r3, #31
 8000b2c:	401a      	ands	r2, r3
 8000b2e:	4b04      	ldr	r3, [pc, #16]	; (8000b40 <__NVIC_EnableIRQ+0x30>)
 8000b30:	2101      	movs	r1, #1
 8000b32:	4091      	lsls	r1, r2
 8000b34:	000a      	movs	r2, r1
 8000b36:	601a      	str	r2, [r3, #0]
  }
}
 8000b38:	46c0      	nop			; (mov r8, r8)
 8000b3a:	46bd      	mov	sp, r7
 8000b3c:	b002      	add	sp, #8
 8000b3e:	bd80      	pop	{r7, pc}
 8000b40:	e000e100 	.word	0xe000e100

08000b44 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000b44:	b590      	push	{r4, r7, lr}
 8000b46:	b083      	sub	sp, #12
 8000b48:	af00      	add	r7, sp, #0
 8000b4a:	0002      	movs	r2, r0
 8000b4c:	6039      	str	r1, [r7, #0]
 8000b4e:	1dfb      	adds	r3, r7, #7
 8000b50:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8000b52:	1dfb      	adds	r3, r7, #7
 8000b54:	781b      	ldrb	r3, [r3, #0]
 8000b56:	2b7f      	cmp	r3, #127	; 0x7f
 8000b58:	d828      	bhi.n	8000bac <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000b5a:	4a2f      	ldr	r2, [pc, #188]	; (8000c18 <__NVIC_SetPriority+0xd4>)
 8000b5c:	1dfb      	adds	r3, r7, #7
 8000b5e:	781b      	ldrb	r3, [r3, #0]
 8000b60:	b25b      	sxtb	r3, r3
 8000b62:	089b      	lsrs	r3, r3, #2
 8000b64:	33c0      	adds	r3, #192	; 0xc0
 8000b66:	009b      	lsls	r3, r3, #2
 8000b68:	589b      	ldr	r3, [r3, r2]
 8000b6a:	1dfa      	adds	r2, r7, #7
 8000b6c:	7812      	ldrb	r2, [r2, #0]
 8000b6e:	0011      	movs	r1, r2
 8000b70:	2203      	movs	r2, #3
 8000b72:	400a      	ands	r2, r1
 8000b74:	00d2      	lsls	r2, r2, #3
 8000b76:	21ff      	movs	r1, #255	; 0xff
 8000b78:	4091      	lsls	r1, r2
 8000b7a:	000a      	movs	r2, r1
 8000b7c:	43d2      	mvns	r2, r2
 8000b7e:	401a      	ands	r2, r3
 8000b80:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000b82:	683b      	ldr	r3, [r7, #0]
 8000b84:	019b      	lsls	r3, r3, #6
 8000b86:	22ff      	movs	r2, #255	; 0xff
 8000b88:	401a      	ands	r2, r3
 8000b8a:	1dfb      	adds	r3, r7, #7
 8000b8c:	781b      	ldrb	r3, [r3, #0]
 8000b8e:	0018      	movs	r0, r3
 8000b90:	2303      	movs	r3, #3
 8000b92:	4003      	ands	r3, r0
 8000b94:	00db      	lsls	r3, r3, #3
 8000b96:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000b98:	481f      	ldr	r0, [pc, #124]	; (8000c18 <__NVIC_SetPriority+0xd4>)
 8000b9a:	1dfb      	adds	r3, r7, #7
 8000b9c:	781b      	ldrb	r3, [r3, #0]
 8000b9e:	b25b      	sxtb	r3, r3
 8000ba0:	089b      	lsrs	r3, r3, #2
 8000ba2:	430a      	orrs	r2, r1
 8000ba4:	33c0      	adds	r3, #192	; 0xc0
 8000ba6:	009b      	lsls	r3, r3, #2
 8000ba8:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8000baa:	e031      	b.n	8000c10 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000bac:	4a1b      	ldr	r2, [pc, #108]	; (8000c1c <__NVIC_SetPriority+0xd8>)
 8000bae:	1dfb      	adds	r3, r7, #7
 8000bb0:	781b      	ldrb	r3, [r3, #0]
 8000bb2:	0019      	movs	r1, r3
 8000bb4:	230f      	movs	r3, #15
 8000bb6:	400b      	ands	r3, r1
 8000bb8:	3b08      	subs	r3, #8
 8000bba:	089b      	lsrs	r3, r3, #2
 8000bbc:	3306      	adds	r3, #6
 8000bbe:	009b      	lsls	r3, r3, #2
 8000bc0:	18d3      	adds	r3, r2, r3
 8000bc2:	3304      	adds	r3, #4
 8000bc4:	681b      	ldr	r3, [r3, #0]
 8000bc6:	1dfa      	adds	r2, r7, #7
 8000bc8:	7812      	ldrb	r2, [r2, #0]
 8000bca:	0011      	movs	r1, r2
 8000bcc:	2203      	movs	r2, #3
 8000bce:	400a      	ands	r2, r1
 8000bd0:	00d2      	lsls	r2, r2, #3
 8000bd2:	21ff      	movs	r1, #255	; 0xff
 8000bd4:	4091      	lsls	r1, r2
 8000bd6:	000a      	movs	r2, r1
 8000bd8:	43d2      	mvns	r2, r2
 8000bda:	401a      	ands	r2, r3
 8000bdc:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000bde:	683b      	ldr	r3, [r7, #0]
 8000be0:	019b      	lsls	r3, r3, #6
 8000be2:	22ff      	movs	r2, #255	; 0xff
 8000be4:	401a      	ands	r2, r3
 8000be6:	1dfb      	adds	r3, r7, #7
 8000be8:	781b      	ldrb	r3, [r3, #0]
 8000bea:	0018      	movs	r0, r3
 8000bec:	2303      	movs	r3, #3
 8000bee:	4003      	ands	r3, r0
 8000bf0:	00db      	lsls	r3, r3, #3
 8000bf2:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000bf4:	4809      	ldr	r0, [pc, #36]	; (8000c1c <__NVIC_SetPriority+0xd8>)
 8000bf6:	1dfb      	adds	r3, r7, #7
 8000bf8:	781b      	ldrb	r3, [r3, #0]
 8000bfa:	001c      	movs	r4, r3
 8000bfc:	230f      	movs	r3, #15
 8000bfe:	4023      	ands	r3, r4
 8000c00:	3b08      	subs	r3, #8
 8000c02:	089b      	lsrs	r3, r3, #2
 8000c04:	430a      	orrs	r2, r1
 8000c06:	3306      	adds	r3, #6
 8000c08:	009b      	lsls	r3, r3, #2
 8000c0a:	18c3      	adds	r3, r0, r3
 8000c0c:	3304      	adds	r3, #4
 8000c0e:	601a      	str	r2, [r3, #0]
}
 8000c10:	46c0      	nop			; (mov r8, r8)
 8000c12:	46bd      	mov	sp, r7
 8000c14:	b003      	add	sp, #12
 8000c16:	bd90      	pop	{r4, r7, pc}
 8000c18:	e000e100 	.word	0xe000e100
 8000c1c:	e000ed00 	.word	0xe000ed00

08000c20 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000c20:	b580      	push	{r7, lr}
 8000c22:	b082      	sub	sp, #8
 8000c24:	af00      	add	r7, sp, #0
 8000c26:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000c28:	687b      	ldr	r3, [r7, #4]
 8000c2a:	3b01      	subs	r3, #1
 8000c2c:	4a0c      	ldr	r2, [pc, #48]	; (8000c60 <SysTick_Config+0x40>)
 8000c2e:	4293      	cmp	r3, r2
 8000c30:	d901      	bls.n	8000c36 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000c32:	2301      	movs	r3, #1
 8000c34:	e010      	b.n	8000c58 <SysTick_Config+0x38>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000c36:	4b0b      	ldr	r3, [pc, #44]	; (8000c64 <SysTick_Config+0x44>)
 8000c38:	687a      	ldr	r2, [r7, #4]
 8000c3a:	3a01      	subs	r2, #1
 8000c3c:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000c3e:	2301      	movs	r3, #1
 8000c40:	425b      	negs	r3, r3
 8000c42:	2103      	movs	r1, #3
 8000c44:	0018      	movs	r0, r3
 8000c46:	f7ff ff7d 	bl	8000b44 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000c4a:	4b06      	ldr	r3, [pc, #24]	; (8000c64 <SysTick_Config+0x44>)
 8000c4c:	2200      	movs	r2, #0
 8000c4e:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000c50:	4b04      	ldr	r3, [pc, #16]	; (8000c64 <SysTick_Config+0x44>)
 8000c52:	2207      	movs	r2, #7
 8000c54:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000c56:	2300      	movs	r3, #0
}
 8000c58:	0018      	movs	r0, r3
 8000c5a:	46bd      	mov	sp, r7
 8000c5c:	b002      	add	sp, #8
 8000c5e:	bd80      	pop	{r7, pc}
 8000c60:	00ffffff 	.word	0x00ffffff
 8000c64:	e000e010 	.word	0xe000e010

08000c68 <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000c68:	b580      	push	{r7, lr}
 8000c6a:	b084      	sub	sp, #16
 8000c6c:	af00      	add	r7, sp, #0
 8000c6e:	60b9      	str	r1, [r7, #8]
 8000c70:	607a      	str	r2, [r7, #4]
 8000c72:	210f      	movs	r1, #15
 8000c74:	187b      	adds	r3, r7, r1
 8000c76:	1c02      	adds	r2, r0, #0
 8000c78:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 8000c7a:	68ba      	ldr	r2, [r7, #8]
 8000c7c:	187b      	adds	r3, r7, r1
 8000c7e:	781b      	ldrb	r3, [r3, #0]
 8000c80:	b25b      	sxtb	r3, r3
 8000c82:	0011      	movs	r1, r2
 8000c84:	0018      	movs	r0, r3
 8000c86:	f7ff ff5d 	bl	8000b44 <__NVIC_SetPriority>
}
 8000c8a:	46c0      	nop			; (mov r8, r8)
 8000c8c:	46bd      	mov	sp, r7
 8000c8e:	b004      	add	sp, #16
 8000c90:	bd80      	pop	{r7, pc}

08000c92 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000c92:	b580      	push	{r7, lr}
 8000c94:	b082      	sub	sp, #8
 8000c96:	af00      	add	r7, sp, #0
 8000c98:	0002      	movs	r2, r0
 8000c9a:	1dfb      	adds	r3, r7, #7
 8000c9c:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000c9e:	1dfb      	adds	r3, r7, #7
 8000ca0:	781b      	ldrb	r3, [r3, #0]
 8000ca2:	b25b      	sxtb	r3, r3
 8000ca4:	0018      	movs	r0, r3
 8000ca6:	f7ff ff33 	bl	8000b10 <__NVIC_EnableIRQ>
}
 8000caa:	46c0      	nop			; (mov r8, r8)
 8000cac:	46bd      	mov	sp, r7
 8000cae:	b002      	add	sp, #8
 8000cb0:	bd80      	pop	{r7, pc}

08000cb2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000cb2:	b580      	push	{r7, lr}
 8000cb4:	b082      	sub	sp, #8
 8000cb6:	af00      	add	r7, sp, #0
 8000cb8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000cba:	687b      	ldr	r3, [r7, #4]
 8000cbc:	0018      	movs	r0, r3
 8000cbe:	f7ff ffaf 	bl	8000c20 <SysTick_Config>
 8000cc2:	0003      	movs	r3, r0
}
 8000cc4:	0018      	movs	r0, r3
 8000cc6:	46bd      	mov	sp, r7
 8000cc8:	b002      	add	sp, #8
 8000cca:	bd80      	pop	{r7, pc}

08000ccc <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{ 
 8000ccc:	b580      	push	{r7, lr}
 8000cce:	b084      	sub	sp, #16
 8000cd0:	af00      	add	r7, sp, #0
 8000cd2:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8000cd4:	2300      	movs	r3, #0
 8000cd6:	60fb      	str	r3, [r7, #12]
  
  /* Check the DMA handle allocation */
  if(NULL == hdma)
 8000cd8:	687b      	ldr	r3, [r7, #4]
 8000cda:	2b00      	cmp	r3, #0
 8000cdc:	d101      	bne.n	8000ce2 <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8000cde:	2301      	movs	r3, #1
 8000ce0:	e036      	b.n	8000d50 <HAL_DMA_Init+0x84>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));
  
  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8000ce2:	687b      	ldr	r3, [r7, #4]
 8000ce4:	2221      	movs	r2, #33	; 0x21
 8000ce6:	2102      	movs	r1, #2
 8000ce8:	5499      	strb	r1, [r3, r2]

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8000cea:	687b      	ldr	r3, [r7, #4]
 8000cec:	681b      	ldr	r3, [r3, #0]
 8000cee:	681b      	ldr	r3, [r3, #0]
 8000cf0:	60fb      	str	r3, [r7, #12]
  
  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8000cf2:	68fb      	ldr	r3, [r7, #12]
 8000cf4:	4a18      	ldr	r2, [pc, #96]	; (8000d58 <HAL_DMA_Init+0x8c>)
 8000cf6:	4013      	ands	r3, r2
 8000cf8:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));
  
  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8000cfa:	687b      	ldr	r3, [r7, #4]
 8000cfc:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8000cfe:	687b      	ldr	r3, [r7, #4]
 8000d00:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8000d02:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8000d04:	687b      	ldr	r3, [r7, #4]
 8000d06:	68db      	ldr	r3, [r3, #12]
 8000d08:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8000d0a:	687b      	ldr	r3, [r7, #4]
 8000d0c:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8000d0e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8000d10:	687b      	ldr	r3, [r7, #4]
 8000d12:	695b      	ldr	r3, [r3, #20]
 8000d14:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8000d16:	687b      	ldr	r3, [r7, #4]
 8000d18:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8000d1a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8000d1c:	687b      	ldr	r3, [r7, #4]
 8000d1e:	69db      	ldr	r3, [r3, #28]
 8000d20:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8000d22:	68fa      	ldr	r2, [r7, #12]
 8000d24:	4313      	orrs	r3, r2
 8000d26:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;  
 8000d28:	687b      	ldr	r3, [r7, #4]
 8000d2a:	681b      	ldr	r3, [r3, #0]
 8000d2c:	68fa      	ldr	r2, [r7, #12]
 8000d2e:	601a      	str	r2, [r3, #0]
  
  /* Initialize DmaBaseAddress and ChannelIndex parameters used 
     by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  DMA_CalcBaseAndBitshift(hdma);
 8000d30:	687b      	ldr	r3, [r7, #4]
 8000d32:	0018      	movs	r0, r3
 8000d34:	f000 f946 	bl	8000fc4 <DMA_CalcBaseAndBitshift>
  
  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8000d38:	687b      	ldr	r3, [r7, #4]
 8000d3a:	2200      	movs	r2, #0
 8000d3c:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8000d3e:	687b      	ldr	r3, [r7, #4]
 8000d40:	2221      	movs	r2, #33	; 0x21
 8000d42:	2101      	movs	r1, #1
 8000d44:	5499      	strb	r1, [r3, r2]
  
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8000d46:	687b      	ldr	r3, [r7, #4]
 8000d48:	2220      	movs	r2, #32
 8000d4a:	2100      	movs	r1, #0
 8000d4c:	5499      	strb	r1, [r3, r2]
  
  return HAL_OK;
 8000d4e:	2300      	movs	r3, #0
}  
 8000d50:	0018      	movs	r0, r3
 8000d52:	46bd      	mov	sp, r7
 8000d54:	b004      	add	sp, #16
 8000d56:	bd80      	pop	{r7, pc}
 8000d58:	ffffc00f 	.word	0xffffc00f

08000d5c <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8000d5c:	b580      	push	{r7, lr}
 8000d5e:	b086      	sub	sp, #24
 8000d60:	af00      	add	r7, sp, #0
 8000d62:	60f8      	str	r0, [r7, #12]
 8000d64:	60b9      	str	r1, [r7, #8]
 8000d66:	607a      	str	r2, [r7, #4]
 8000d68:	603b      	str	r3, [r7, #0]
	HAL_StatusTypeDef status = HAL_OK;
 8000d6a:	2317      	movs	r3, #23
 8000d6c:	18fb      	adds	r3, r7, r3
 8000d6e:	2200      	movs	r2, #0
 8000d70:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
  
  /* Process locked */
  __HAL_LOCK(hdma);
 8000d72:	68fb      	ldr	r3, [r7, #12]
 8000d74:	2220      	movs	r2, #32
 8000d76:	5c9b      	ldrb	r3, [r3, r2]
 8000d78:	2b01      	cmp	r3, #1
 8000d7a:	d101      	bne.n	8000d80 <HAL_DMA_Start_IT+0x24>
 8000d7c:	2302      	movs	r3, #2
 8000d7e:	e04f      	b.n	8000e20 <HAL_DMA_Start_IT+0xc4>
 8000d80:	68fb      	ldr	r3, [r7, #12]
 8000d82:	2220      	movs	r2, #32
 8000d84:	2101      	movs	r1, #1
 8000d86:	5499      	strb	r1, [r3, r2]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8000d88:	68fb      	ldr	r3, [r7, #12]
 8000d8a:	2221      	movs	r2, #33	; 0x21
 8000d8c:	5c9b      	ldrb	r3, [r3, r2]
 8000d8e:	b2db      	uxtb	r3, r3
 8000d90:	2b01      	cmp	r3, #1
 8000d92:	d13a      	bne.n	8000e0a <HAL_DMA_Start_IT+0xae>
  {
  	/* Change DMA peripheral state */  
  	hdma->State = HAL_DMA_STATE_BUSY;
 8000d94:	68fb      	ldr	r3, [r7, #12]
 8000d96:	2221      	movs	r2, #33	; 0x21
 8000d98:	2102      	movs	r1, #2
 8000d9a:	5499      	strb	r1, [r3, r2]
  	
  	hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8000d9c:	68fb      	ldr	r3, [r7, #12]
 8000d9e:	2200      	movs	r2, #0
 8000da0:	639a      	str	r2, [r3, #56]	; 0x38
  	
  	/* Disable the peripheral */
  	hdma->Instance->CCR &= ~DMA_CCR_EN;
 8000da2:	68fb      	ldr	r3, [r7, #12]
 8000da4:	681b      	ldr	r3, [r3, #0]
 8000da6:	681a      	ldr	r2, [r3, #0]
 8000da8:	68fb      	ldr	r3, [r7, #12]
 8000daa:	681b      	ldr	r3, [r3, #0]
 8000dac:	2101      	movs	r1, #1
 8000dae:	438a      	bics	r2, r1
 8000db0:	601a      	str	r2, [r3, #0]
  	
  	/* Configure the source, destination address and the data length */  
  	DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8000db2:	683b      	ldr	r3, [r7, #0]
 8000db4:	687a      	ldr	r2, [r7, #4]
 8000db6:	68b9      	ldr	r1, [r7, #8]
 8000db8:	68f8      	ldr	r0, [r7, #12]
 8000dba:	f000 f8d7 	bl	8000f6c <DMA_SetConfig>
  	
  	/* Enable the transfer complete, & transfer error interrupts */
  	/* Half transfer interrupt is optional: enable it only if associated callback is available */
    if(NULL != hdma->XferHalfCpltCallback )
 8000dbe:	68fb      	ldr	r3, [r7, #12]
 8000dc0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000dc2:	2b00      	cmp	r3, #0
 8000dc4:	d008      	beq.n	8000dd8 <HAL_DMA_Start_IT+0x7c>
    {
      hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8000dc6:	68fb      	ldr	r3, [r7, #12]
 8000dc8:	681b      	ldr	r3, [r3, #0]
 8000dca:	681a      	ldr	r2, [r3, #0]
 8000dcc:	68fb      	ldr	r3, [r7, #12]
 8000dce:	681b      	ldr	r3, [r3, #0]
 8000dd0:	210e      	movs	r1, #14
 8000dd2:	430a      	orrs	r2, r1
 8000dd4:	601a      	str	r2, [r3, #0]
 8000dd6:	e00f      	b.n	8000df8 <HAL_DMA_Start_IT+0x9c>
    }
  	else
  	{
  		hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_TE);
 8000dd8:	68fb      	ldr	r3, [r7, #12]
 8000dda:	681b      	ldr	r3, [r3, #0]
 8000ddc:	681a      	ldr	r2, [r3, #0]
 8000dde:	68fb      	ldr	r3, [r7, #12]
 8000de0:	681b      	ldr	r3, [r3, #0]
 8000de2:	210a      	movs	r1, #10
 8000de4:	430a      	orrs	r2, r1
 8000de6:	601a      	str	r2, [r3, #0]
  		hdma->Instance->CCR &= ~DMA_IT_HT;
 8000de8:	68fb      	ldr	r3, [r7, #12]
 8000dea:	681b      	ldr	r3, [r3, #0]
 8000dec:	681a      	ldr	r2, [r3, #0]
 8000dee:	68fb      	ldr	r3, [r7, #12]
 8000df0:	681b      	ldr	r3, [r3, #0]
 8000df2:	2104      	movs	r1, #4
 8000df4:	438a      	bics	r2, r1
 8000df6:	601a      	str	r2, [r3, #0]
  	}
  	
  	/* Enable the Peripheral */
  	hdma->Instance->CCR |= DMA_CCR_EN;
 8000df8:	68fb      	ldr	r3, [r7, #12]
 8000dfa:	681b      	ldr	r3, [r3, #0]
 8000dfc:	681a      	ldr	r2, [r3, #0]
 8000dfe:	68fb      	ldr	r3, [r7, #12]
 8000e00:	681b      	ldr	r3, [r3, #0]
 8000e02:	2101      	movs	r1, #1
 8000e04:	430a      	orrs	r2, r1
 8000e06:	601a      	str	r2, [r3, #0]
 8000e08:	e007      	b.n	8000e1a <HAL_DMA_Start_IT+0xbe>
  }
  else
  {
  	/* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8000e0a:	68fb      	ldr	r3, [r7, #12]
 8000e0c:	2220      	movs	r2, #32
 8000e0e:	2100      	movs	r1, #0
 8000e10:	5499      	strb	r1, [r3, r2]
  
    /* Remain BUSY */
    status = HAL_BUSY;
 8000e12:	2317      	movs	r3, #23
 8000e14:	18fb      	adds	r3, r7, r3
 8000e16:	2202      	movs	r2, #2
 8000e18:	701a      	strb	r2, [r3, #0]
  }     
  
  return status;    
 8000e1a:	2317      	movs	r3, #23
 8000e1c:	18fb      	adds	r3, r7, r3
 8000e1e:	781b      	ldrb	r3, [r3, #0]
} 
 8000e20:	0018      	movs	r0, r3
 8000e22:	46bd      	mov	sp, r7
 8000e24:	b006      	add	sp, #24
 8000e26:	bd80      	pop	{r7, pc}

08000e28 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8000e28:	b580      	push	{r7, lr}
 8000e2a:	b084      	sub	sp, #16
 8000e2c:	af00      	add	r7, sp, #0
 8000e2e:	6078      	str	r0, [r7, #4]
	uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8000e30:	687b      	ldr	r3, [r7, #4]
 8000e32:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000e34:	681b      	ldr	r3, [r3, #0]
 8000e36:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8000e38:	687b      	ldr	r3, [r7, #4]
 8000e3a:	681b      	ldr	r3, [r3, #0]
 8000e3c:	681b      	ldr	r3, [r3, #0]
 8000e3e:	60bb      	str	r3, [r7, #8]
          
  /* Half Transfer Complete Interrupt management ******************************/
  if ((RESET != (flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_HT)))
 8000e40:	687b      	ldr	r3, [r7, #4]
 8000e42:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000e44:	2204      	movs	r2, #4
 8000e46:	409a      	lsls	r2, r3
 8000e48:	0013      	movs	r3, r2
 8000e4a:	68fa      	ldr	r2, [r7, #12]
 8000e4c:	4013      	ands	r3, r2
 8000e4e:	d024      	beq.n	8000e9a <HAL_DMA_IRQHandler+0x72>
 8000e50:	68bb      	ldr	r3, [r7, #8]
 8000e52:	2204      	movs	r2, #4
 8000e54:	4013      	ands	r3, r2
 8000e56:	d020      	beq.n	8000e9a <HAL_DMA_IRQHandler+0x72>
  {
  	/* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
  	if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8000e58:	687b      	ldr	r3, [r7, #4]
 8000e5a:	681b      	ldr	r3, [r3, #0]
 8000e5c:	681b      	ldr	r3, [r3, #0]
 8000e5e:	2220      	movs	r2, #32
 8000e60:	4013      	ands	r3, r2
 8000e62:	d107      	bne.n	8000e74 <HAL_DMA_IRQHandler+0x4c>
  	{
  		/* Disable the half transfer interrupt */
  		hdma->Instance->CCR &= ~DMA_IT_HT;
 8000e64:	687b      	ldr	r3, [r7, #4]
 8000e66:	681b      	ldr	r3, [r3, #0]
 8000e68:	681a      	ldr	r2, [r3, #0]
 8000e6a:	687b      	ldr	r3, [r7, #4]
 8000e6c:	681b      	ldr	r3, [r3, #0]
 8000e6e:	2104      	movs	r1, #4
 8000e70:	438a      	bics	r2, r1
 8000e72:	601a      	str	r2, [r3, #0]
  	}
  	
  	/* Clear the half transfer complete flag */
  	hdma->DmaBaseAddress->IFCR = DMA_FLAG_HT1 << hdma->ChannelIndex;
 8000e74:	687b      	ldr	r3, [r7, #4]
 8000e76:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000e78:	687b      	ldr	r3, [r7, #4]
 8000e7a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000e7c:	2104      	movs	r1, #4
 8000e7e:	4091      	lsls	r1, r2
 8000e80:	000a      	movs	r2, r1
 8000e82:	605a      	str	r2, [r3, #4]
  	
  	/* DMA peripheral state is not updated in Half Transfer */
  	/* State is updated only in Transfer Complete case */
  	
  	if(hdma->XferHalfCpltCallback != NULL)
 8000e84:	687b      	ldr	r3, [r7, #4]
 8000e86:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000e88:	2b00      	cmp	r3, #0
 8000e8a:	d100      	bne.n	8000e8e <HAL_DMA_IRQHandler+0x66>
 8000e8c:	e06a      	b.n	8000f64 <HAL_DMA_IRQHandler+0x13c>
  	{
  		/* Half transfer callback */
  		hdma->XferHalfCpltCallback(hdma);
 8000e8e:	687b      	ldr	r3, [r7, #4]
 8000e90:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000e92:	687a      	ldr	r2, [r7, #4]
 8000e94:	0010      	movs	r0, r2
 8000e96:	4798      	blx	r3
  	if(hdma->XferHalfCpltCallback != NULL)
 8000e98:	e064      	b.n	8000f64 <HAL_DMA_IRQHandler+0x13c>
  	}
  }
  
  /* Transfer Complete Interrupt management ***********************************/
  else if ((RESET != (flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TC)))
 8000e9a:	687b      	ldr	r3, [r7, #4]
 8000e9c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000e9e:	2202      	movs	r2, #2
 8000ea0:	409a      	lsls	r2, r3
 8000ea2:	0013      	movs	r3, r2
 8000ea4:	68fa      	ldr	r2, [r7, #12]
 8000ea6:	4013      	ands	r3, r2
 8000ea8:	d02b      	beq.n	8000f02 <HAL_DMA_IRQHandler+0xda>
 8000eaa:	68bb      	ldr	r3, [r7, #8]
 8000eac:	2202      	movs	r2, #2
 8000eae:	4013      	ands	r3, r2
 8000eb0:	d027      	beq.n	8000f02 <HAL_DMA_IRQHandler+0xda>
  {
  	if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8000eb2:	687b      	ldr	r3, [r7, #4]
 8000eb4:	681b      	ldr	r3, [r3, #0]
 8000eb6:	681b      	ldr	r3, [r3, #0]
 8000eb8:	2220      	movs	r2, #32
 8000eba:	4013      	ands	r3, r2
 8000ebc:	d10b      	bne.n	8000ed6 <HAL_DMA_IRQHandler+0xae>
  	{
  		/* Disable the transfer complete  & transfer error interrupts */
  		/* if the DMA mode is not CIRCULAR */
  		hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_TE);
 8000ebe:	687b      	ldr	r3, [r7, #4]
 8000ec0:	681b      	ldr	r3, [r3, #0]
 8000ec2:	681a      	ldr	r2, [r3, #0]
 8000ec4:	687b      	ldr	r3, [r7, #4]
 8000ec6:	681b      	ldr	r3, [r3, #0]
 8000ec8:	210a      	movs	r1, #10
 8000eca:	438a      	bics	r2, r1
 8000ecc:	601a      	str	r2, [r3, #0]
  		
  		/* Change the DMA state */
  		hdma->State = HAL_DMA_STATE_READY;
 8000ece:	687b      	ldr	r3, [r7, #4]
 8000ed0:	2221      	movs	r2, #33	; 0x21
 8000ed2:	2101      	movs	r1, #1
 8000ed4:	5499      	strb	r1, [r3, r2]
  	}
  	
  	/* Clear the transfer complete flag */
  	hdma->DmaBaseAddress->IFCR = DMA_FLAG_TC1 << hdma->ChannelIndex;
 8000ed6:	687b      	ldr	r3, [r7, #4]
 8000ed8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000eda:	687b      	ldr	r3, [r7, #4]
 8000edc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000ede:	2102      	movs	r1, #2
 8000ee0:	4091      	lsls	r1, r2
 8000ee2:	000a      	movs	r2, r1
 8000ee4:	605a      	str	r2, [r3, #4]
  	
  	/* Process Unlocked */
  	__HAL_UNLOCK(hdma);
 8000ee6:	687b      	ldr	r3, [r7, #4]
 8000ee8:	2220      	movs	r2, #32
 8000eea:	2100      	movs	r1, #0
 8000eec:	5499      	strb	r1, [r3, r2]
  	
  	if(hdma->XferCpltCallback != NULL)
 8000eee:	687b      	ldr	r3, [r7, #4]
 8000ef0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000ef2:	2b00      	cmp	r3, #0
 8000ef4:	d036      	beq.n	8000f64 <HAL_DMA_IRQHandler+0x13c>
  	{
  		/* Transfer complete callback */
  		hdma->XferCpltCallback(hdma);
 8000ef6:	687b      	ldr	r3, [r7, #4]
 8000ef8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000efa:	687a      	ldr	r2, [r7, #4]
 8000efc:	0010      	movs	r0, r2
 8000efe:	4798      	blx	r3
  	if(hdma->XferCpltCallback != NULL)
 8000f00:	e030      	b.n	8000f64 <HAL_DMA_IRQHandler+0x13c>
  	}
  }
  
  /* Transfer Error Interrupt management ***************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8000f02:	687b      	ldr	r3, [r7, #4]
 8000f04:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000f06:	2208      	movs	r2, #8
 8000f08:	409a      	lsls	r2, r3
 8000f0a:	0013      	movs	r3, r2
 8000f0c:	68fa      	ldr	r2, [r7, #12]
 8000f0e:	4013      	ands	r3, r2
 8000f10:	d028      	beq.n	8000f64 <HAL_DMA_IRQHandler+0x13c>
 8000f12:	68bb      	ldr	r3, [r7, #8]
 8000f14:	2208      	movs	r2, #8
 8000f16:	4013      	ands	r3, r2
 8000f18:	d024      	beq.n	8000f64 <HAL_DMA_IRQHandler+0x13c>
  {
  	/* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Then, disable all DMA interrupts */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8000f1a:	687b      	ldr	r3, [r7, #4]
 8000f1c:	681b      	ldr	r3, [r3, #0]
 8000f1e:	681a      	ldr	r2, [r3, #0]
 8000f20:	687b      	ldr	r3, [r7, #4]
 8000f22:	681b      	ldr	r3, [r3, #0]
 8000f24:	210e      	movs	r1, #14
 8000f26:	438a      	bics	r2, r1
 8000f28:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8000f2a:	687b      	ldr	r3, [r7, #4]
 8000f2c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000f2e:	687b      	ldr	r3, [r7, #4]
 8000f30:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000f32:	2101      	movs	r1, #1
 8000f34:	4091      	lsls	r1, r2
 8000f36:	000a      	movs	r2, r1
 8000f38:	605a      	str	r2, [r3, #4]
    
    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8000f3a:	687b      	ldr	r3, [r7, #4]
 8000f3c:	2201      	movs	r2, #1
 8000f3e:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;    
 8000f40:	687b      	ldr	r3, [r7, #4]
 8000f42:	2221      	movs	r2, #33	; 0x21
 8000f44:	2101      	movs	r1, #1
 8000f46:	5499      	strb	r1, [r3, r2]
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8000f48:	687b      	ldr	r3, [r7, #4]
 8000f4a:	2220      	movs	r2, #32
 8000f4c:	2100      	movs	r1, #0
 8000f4e:	5499      	strb	r1, [r3, r2]
    
    if(hdma->XferErrorCallback != NULL)
 8000f50:	687b      	ldr	r3, [r7, #4]
 8000f52:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f54:	2b00      	cmp	r3, #0
 8000f56:	d005      	beq.n	8000f64 <HAL_DMA_IRQHandler+0x13c>
    {
    	/* Transfer error callback */
    	hdma->XferErrorCallback(hdma);
 8000f58:	687b      	ldr	r3, [r7, #4]
 8000f5a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f5c:	687a      	ldr	r2, [r7, #4]
 8000f5e:	0010      	movs	r0, r2
 8000f60:	4798      	blx	r3
    }
   }
}  
 8000f62:	e7ff      	b.n	8000f64 <HAL_DMA_IRQHandler+0x13c>
 8000f64:	46c0      	nop			; (mov r8, r8)
 8000f66:	46bd      	mov	sp, r7
 8000f68:	b004      	add	sp, #16
 8000f6a:	bd80      	pop	{r7, pc}

08000f6c <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8000f6c:	b580      	push	{r7, lr}
 8000f6e:	b084      	sub	sp, #16
 8000f70:	af00      	add	r7, sp, #0
 8000f72:	60f8      	str	r0, [r7, #12]
 8000f74:	60b9      	str	r1, [r7, #8]
 8000f76:	607a      	str	r2, [r7, #4]
 8000f78:	603b      	str	r3, [r7, #0]
	/* Clear all flags */
  hdma->DmaBaseAddress->IFCR  = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8000f7a:	68fb      	ldr	r3, [r7, #12]
 8000f7c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000f7e:	68fb      	ldr	r3, [r7, #12]
 8000f80:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000f82:	2101      	movs	r1, #1
 8000f84:	4091      	lsls	r1, r2
 8000f86:	000a      	movs	r2, r1
 8000f88:	605a      	str	r2, [r3, #4]
  
  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8000f8a:	68fb      	ldr	r3, [r7, #12]
 8000f8c:	681b      	ldr	r3, [r3, #0]
 8000f8e:	683a      	ldr	r2, [r7, #0]
 8000f90:	605a      	str	r2, [r3, #4]
  
  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8000f92:	68fb      	ldr	r3, [r7, #12]
 8000f94:	685b      	ldr	r3, [r3, #4]
 8000f96:	2b10      	cmp	r3, #16
 8000f98:	d108      	bne.n	8000fac <DMA_SetConfig+0x40>
  {   
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8000f9a:	68fb      	ldr	r3, [r7, #12]
 8000f9c:	681b      	ldr	r3, [r3, #0]
 8000f9e:	687a      	ldr	r2, [r7, #4]
 8000fa0:	609a      	str	r2, [r3, #8]
    
    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8000fa2:	68fb      	ldr	r3, [r7, #12]
 8000fa4:	681b      	ldr	r3, [r3, #0]
 8000fa6:	68ba      	ldr	r2, [r7, #8]
 8000fa8:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;
    
    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8000faa:	e007      	b.n	8000fbc <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 8000fac:	68fb      	ldr	r3, [r7, #12]
 8000fae:	681b      	ldr	r3, [r3, #0]
 8000fb0:	68ba      	ldr	r2, [r7, #8]
 8000fb2:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8000fb4:	68fb      	ldr	r3, [r7, #12]
 8000fb6:	681b      	ldr	r3, [r3, #0]
 8000fb8:	687a      	ldr	r2, [r7, #4]
 8000fba:	60da      	str	r2, [r3, #12]
}
 8000fbc:	46c0      	nop			; (mov r8, r8)
 8000fbe:	46bd      	mov	sp, r7
 8000fc0:	b004      	add	sp, #16
 8000fc2:	bd80      	pop	{r7, pc}

08000fc4 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval None
  */
static void DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8000fc4:	b580      	push	{r7, lr}
 8000fc6:	b082      	sub	sp, #8
 8000fc8:	af00      	add	r7, sp, #0
 8000fca:	6078      	str	r0, [r7, #4]
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* calculation of the channel index */
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8000fcc:	687b      	ldr	r3, [r7, #4]
 8000fce:	681b      	ldr	r3, [r3, #0]
 8000fd0:	4a08      	ldr	r2, [pc, #32]	; (8000ff4 <DMA_CalcBaseAndBitshift+0x30>)
 8000fd2:	4694      	mov	ip, r2
 8000fd4:	4463      	add	r3, ip
 8000fd6:	2114      	movs	r1, #20
 8000fd8:	0018      	movs	r0, r3
 8000fda:	f7ff f895 	bl	8000108 <__udivsi3>
 8000fde:	0003      	movs	r3, r0
 8000fe0:	009a      	lsls	r2, r3, #2
 8000fe2:	687b      	ldr	r3, [r7, #4]
 8000fe4:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 8000fe6:	687b      	ldr	r3, [r7, #4]
 8000fe8:	4a03      	ldr	r2, [pc, #12]	; (8000ff8 <DMA_CalcBaseAndBitshift+0x34>)
 8000fea:	63da      	str	r2, [r3, #60]	; 0x3c
#endif
}
 8000fec:	46c0      	nop			; (mov r8, r8)
 8000fee:	46bd      	mov	sp, r7
 8000ff0:	b002      	add	sp, #8
 8000ff2:	bd80      	pop	{r7, pc}
 8000ff4:	bffdfff8 	.word	0xbffdfff8
 8000ff8:	40020000 	.word	0x40020000

08000ffc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{ 
 8000ffc:	b580      	push	{r7, lr}
 8000ffe:	b086      	sub	sp, #24
 8001000:	af00      	add	r7, sp, #0
 8001002:	6078      	str	r0, [r7, #4]
 8001004:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001006:	2300      	movs	r3, #0
 8001008:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800100a:	e14f      	b.n	80012ac <HAL_GPIO_Init+0x2b0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 800100c:	683b      	ldr	r3, [r7, #0]
 800100e:	681b      	ldr	r3, [r3, #0]
 8001010:	2101      	movs	r1, #1
 8001012:	697a      	ldr	r2, [r7, #20]
 8001014:	4091      	lsls	r1, r2
 8001016:	000a      	movs	r2, r1
 8001018:	4013      	ands	r3, r2
 800101a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 800101c:	68fb      	ldr	r3, [r7, #12]
 800101e:	2b00      	cmp	r3, #0
 8001020:	d100      	bne.n	8001024 <HAL_GPIO_Init+0x28>
 8001022:	e140      	b.n	80012a6 <HAL_GPIO_Init+0x2aa>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001024:	683b      	ldr	r3, [r7, #0]
 8001026:	685b      	ldr	r3, [r3, #4]
 8001028:	2b02      	cmp	r3, #2
 800102a:	d003      	beq.n	8001034 <HAL_GPIO_Init+0x38>
 800102c:	683b      	ldr	r3, [r7, #0]
 800102e:	685b      	ldr	r3, [r3, #4]
 8001030:	2b12      	cmp	r3, #18
 8001032:	d123      	bne.n	800107c <HAL_GPIO_Init+0x80>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001034:	697b      	ldr	r3, [r7, #20]
 8001036:	08da      	lsrs	r2, r3, #3
 8001038:	687b      	ldr	r3, [r7, #4]
 800103a:	3208      	adds	r2, #8
 800103c:	0092      	lsls	r2, r2, #2
 800103e:	58d3      	ldr	r3, [r2, r3]
 8001040:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001042:	697b      	ldr	r3, [r7, #20]
 8001044:	2207      	movs	r2, #7
 8001046:	4013      	ands	r3, r2
 8001048:	009b      	lsls	r3, r3, #2
 800104a:	220f      	movs	r2, #15
 800104c:	409a      	lsls	r2, r3
 800104e:	0013      	movs	r3, r2
 8001050:	43da      	mvns	r2, r3
 8001052:	693b      	ldr	r3, [r7, #16]
 8001054:	4013      	ands	r3, r2
 8001056:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001058:	683b      	ldr	r3, [r7, #0]
 800105a:	691a      	ldr	r2, [r3, #16]
 800105c:	697b      	ldr	r3, [r7, #20]
 800105e:	2107      	movs	r1, #7
 8001060:	400b      	ands	r3, r1
 8001062:	009b      	lsls	r3, r3, #2
 8001064:	409a      	lsls	r2, r3
 8001066:	0013      	movs	r3, r2
 8001068:	693a      	ldr	r2, [r7, #16]
 800106a:	4313      	orrs	r3, r2
 800106c:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 800106e:	697b      	ldr	r3, [r7, #20]
 8001070:	08da      	lsrs	r2, r3, #3
 8001072:	687b      	ldr	r3, [r7, #4]
 8001074:	3208      	adds	r2, #8
 8001076:	0092      	lsls	r2, r2, #2
 8001078:	6939      	ldr	r1, [r7, #16]
 800107a:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800107c:	687b      	ldr	r3, [r7, #4]
 800107e:	681b      	ldr	r3, [r3, #0]
 8001080:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8001082:	697b      	ldr	r3, [r7, #20]
 8001084:	005b      	lsls	r3, r3, #1
 8001086:	2203      	movs	r2, #3
 8001088:	409a      	lsls	r2, r3
 800108a:	0013      	movs	r3, r2
 800108c:	43da      	mvns	r2, r3
 800108e:	693b      	ldr	r3, [r7, #16]
 8001090:	4013      	ands	r3, r2
 8001092:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001094:	683b      	ldr	r3, [r7, #0]
 8001096:	685b      	ldr	r3, [r3, #4]
 8001098:	2203      	movs	r2, #3
 800109a:	401a      	ands	r2, r3
 800109c:	697b      	ldr	r3, [r7, #20]
 800109e:	005b      	lsls	r3, r3, #1
 80010a0:	409a      	lsls	r2, r3
 80010a2:	0013      	movs	r3, r2
 80010a4:	693a      	ldr	r2, [r7, #16]
 80010a6:	4313      	orrs	r3, r2
 80010a8:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80010aa:	687b      	ldr	r3, [r7, #4]
 80010ac:	693a      	ldr	r2, [r7, #16]
 80010ae:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80010b0:	683b      	ldr	r3, [r7, #0]
 80010b2:	685b      	ldr	r3, [r3, #4]
 80010b4:	2b01      	cmp	r3, #1
 80010b6:	d00b      	beq.n	80010d0 <HAL_GPIO_Init+0xd4>
 80010b8:	683b      	ldr	r3, [r7, #0]
 80010ba:	685b      	ldr	r3, [r3, #4]
 80010bc:	2b02      	cmp	r3, #2
 80010be:	d007      	beq.n	80010d0 <HAL_GPIO_Init+0xd4>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80010c0:	683b      	ldr	r3, [r7, #0]
 80010c2:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80010c4:	2b11      	cmp	r3, #17
 80010c6:	d003      	beq.n	80010d0 <HAL_GPIO_Init+0xd4>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80010c8:	683b      	ldr	r3, [r7, #0]
 80010ca:	685b      	ldr	r3, [r3, #4]
 80010cc:	2b12      	cmp	r3, #18
 80010ce:	d130      	bne.n	8001132 <HAL_GPIO_Init+0x136>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80010d0:	687b      	ldr	r3, [r7, #4]
 80010d2:	689b      	ldr	r3, [r3, #8]
 80010d4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 80010d6:	697b      	ldr	r3, [r7, #20]
 80010d8:	005b      	lsls	r3, r3, #1
 80010da:	2203      	movs	r2, #3
 80010dc:	409a      	lsls	r2, r3
 80010de:	0013      	movs	r3, r2
 80010e0:	43da      	mvns	r2, r3
 80010e2:	693b      	ldr	r3, [r7, #16]
 80010e4:	4013      	ands	r3, r2
 80010e6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80010e8:	683b      	ldr	r3, [r7, #0]
 80010ea:	68da      	ldr	r2, [r3, #12]
 80010ec:	697b      	ldr	r3, [r7, #20]
 80010ee:	005b      	lsls	r3, r3, #1
 80010f0:	409a      	lsls	r2, r3
 80010f2:	0013      	movs	r3, r2
 80010f4:	693a      	ldr	r2, [r7, #16]
 80010f6:	4313      	orrs	r3, r2
 80010f8:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80010fa:	687b      	ldr	r3, [r7, #4]
 80010fc:	693a      	ldr	r2, [r7, #16]
 80010fe:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001100:	687b      	ldr	r3, [r7, #4]
 8001102:	685b      	ldr	r3, [r3, #4]
 8001104:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001106:	2201      	movs	r2, #1
 8001108:	697b      	ldr	r3, [r7, #20]
 800110a:	409a      	lsls	r2, r3
 800110c:	0013      	movs	r3, r2
 800110e:	43da      	mvns	r2, r3
 8001110:	693b      	ldr	r3, [r7, #16]
 8001112:	4013      	ands	r3, r2
 8001114:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 8001116:	683b      	ldr	r3, [r7, #0]
 8001118:	685b      	ldr	r3, [r3, #4]
 800111a:	091b      	lsrs	r3, r3, #4
 800111c:	2201      	movs	r2, #1
 800111e:	401a      	ands	r2, r3
 8001120:	697b      	ldr	r3, [r7, #20]
 8001122:	409a      	lsls	r2, r3
 8001124:	0013      	movs	r3, r2
 8001126:	693a      	ldr	r2, [r7, #16]
 8001128:	4313      	orrs	r3, r2
 800112a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800112c:	687b      	ldr	r3, [r7, #4]
 800112e:	693a      	ldr	r2, [r7, #16]
 8001130:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8001132:	687b      	ldr	r3, [r7, #4]
 8001134:	68db      	ldr	r3, [r3, #12]
 8001136:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8001138:	697b      	ldr	r3, [r7, #20]
 800113a:	005b      	lsls	r3, r3, #1
 800113c:	2203      	movs	r2, #3
 800113e:	409a      	lsls	r2, r3
 8001140:	0013      	movs	r3, r2
 8001142:	43da      	mvns	r2, r3
 8001144:	693b      	ldr	r3, [r7, #16]
 8001146:	4013      	ands	r3, r2
 8001148:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 800114a:	683b      	ldr	r3, [r7, #0]
 800114c:	689a      	ldr	r2, [r3, #8]
 800114e:	697b      	ldr	r3, [r7, #20]
 8001150:	005b      	lsls	r3, r3, #1
 8001152:	409a      	lsls	r2, r3
 8001154:	0013      	movs	r3, r2
 8001156:	693a      	ldr	r2, [r7, #16]
 8001158:	4313      	orrs	r3, r2
 800115a:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 800115c:	687b      	ldr	r3, [r7, #4]
 800115e:	693a      	ldr	r2, [r7, #16]
 8001160:	60da      	str	r2, [r3, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001162:	683b      	ldr	r3, [r7, #0]
 8001164:	685a      	ldr	r2, [r3, #4]
 8001166:	2380      	movs	r3, #128	; 0x80
 8001168:	055b      	lsls	r3, r3, #21
 800116a:	4013      	ands	r3, r2
 800116c:	d100      	bne.n	8001170 <HAL_GPIO_Init+0x174>
 800116e:	e09a      	b.n	80012a6 <HAL_GPIO_Init+0x2aa>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001170:	4b54      	ldr	r3, [pc, #336]	; (80012c4 <HAL_GPIO_Init+0x2c8>)
 8001172:	699a      	ldr	r2, [r3, #24]
 8001174:	4b53      	ldr	r3, [pc, #332]	; (80012c4 <HAL_GPIO_Init+0x2c8>)
 8001176:	2101      	movs	r1, #1
 8001178:	430a      	orrs	r2, r1
 800117a:	619a      	str	r2, [r3, #24]
 800117c:	4b51      	ldr	r3, [pc, #324]	; (80012c4 <HAL_GPIO_Init+0x2c8>)
 800117e:	699b      	ldr	r3, [r3, #24]
 8001180:	2201      	movs	r2, #1
 8001182:	4013      	ands	r3, r2
 8001184:	60bb      	str	r3, [r7, #8]
 8001186:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8001188:	4a4f      	ldr	r2, [pc, #316]	; (80012c8 <HAL_GPIO_Init+0x2cc>)
 800118a:	697b      	ldr	r3, [r7, #20]
 800118c:	089b      	lsrs	r3, r3, #2
 800118e:	3302      	adds	r3, #2
 8001190:	009b      	lsls	r3, r3, #2
 8001192:	589b      	ldr	r3, [r3, r2]
 8001194:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001196:	697b      	ldr	r3, [r7, #20]
 8001198:	2203      	movs	r2, #3
 800119a:	4013      	ands	r3, r2
 800119c:	009b      	lsls	r3, r3, #2
 800119e:	220f      	movs	r2, #15
 80011a0:	409a      	lsls	r2, r3
 80011a2:	0013      	movs	r3, r2
 80011a4:	43da      	mvns	r2, r3
 80011a6:	693b      	ldr	r3, [r7, #16]
 80011a8:	4013      	ands	r3, r2
 80011aa:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80011ac:	687a      	ldr	r2, [r7, #4]
 80011ae:	2390      	movs	r3, #144	; 0x90
 80011b0:	05db      	lsls	r3, r3, #23
 80011b2:	429a      	cmp	r2, r3
 80011b4:	d013      	beq.n	80011de <HAL_GPIO_Init+0x1e2>
 80011b6:	687b      	ldr	r3, [r7, #4]
 80011b8:	4a44      	ldr	r2, [pc, #272]	; (80012cc <HAL_GPIO_Init+0x2d0>)
 80011ba:	4293      	cmp	r3, r2
 80011bc:	d00d      	beq.n	80011da <HAL_GPIO_Init+0x1de>
 80011be:	687b      	ldr	r3, [r7, #4]
 80011c0:	4a43      	ldr	r2, [pc, #268]	; (80012d0 <HAL_GPIO_Init+0x2d4>)
 80011c2:	4293      	cmp	r3, r2
 80011c4:	d007      	beq.n	80011d6 <HAL_GPIO_Init+0x1da>
 80011c6:	687b      	ldr	r3, [r7, #4]
 80011c8:	4a42      	ldr	r2, [pc, #264]	; (80012d4 <HAL_GPIO_Init+0x2d8>)
 80011ca:	4293      	cmp	r3, r2
 80011cc:	d101      	bne.n	80011d2 <HAL_GPIO_Init+0x1d6>
 80011ce:	2303      	movs	r3, #3
 80011d0:	e006      	b.n	80011e0 <HAL_GPIO_Init+0x1e4>
 80011d2:	2305      	movs	r3, #5
 80011d4:	e004      	b.n	80011e0 <HAL_GPIO_Init+0x1e4>
 80011d6:	2302      	movs	r3, #2
 80011d8:	e002      	b.n	80011e0 <HAL_GPIO_Init+0x1e4>
 80011da:	2301      	movs	r3, #1
 80011dc:	e000      	b.n	80011e0 <HAL_GPIO_Init+0x1e4>
 80011de:	2300      	movs	r3, #0
 80011e0:	697a      	ldr	r2, [r7, #20]
 80011e2:	2103      	movs	r1, #3
 80011e4:	400a      	ands	r2, r1
 80011e6:	0092      	lsls	r2, r2, #2
 80011e8:	4093      	lsls	r3, r2
 80011ea:	693a      	ldr	r2, [r7, #16]
 80011ec:	4313      	orrs	r3, r2
 80011ee:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80011f0:	4935      	ldr	r1, [pc, #212]	; (80012c8 <HAL_GPIO_Init+0x2cc>)
 80011f2:	697b      	ldr	r3, [r7, #20]
 80011f4:	089b      	lsrs	r3, r3, #2
 80011f6:	3302      	adds	r3, #2
 80011f8:	009b      	lsls	r3, r3, #2
 80011fa:	693a      	ldr	r2, [r7, #16]
 80011fc:	505a      	str	r2, [r3, r1]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80011fe:	4b36      	ldr	r3, [pc, #216]	; (80012d8 <HAL_GPIO_Init+0x2dc>)
 8001200:	681b      	ldr	r3, [r3, #0]
 8001202:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001204:	68fb      	ldr	r3, [r7, #12]
 8001206:	43da      	mvns	r2, r3
 8001208:	693b      	ldr	r3, [r7, #16]
 800120a:	4013      	ands	r3, r2
 800120c:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800120e:	683b      	ldr	r3, [r7, #0]
 8001210:	685a      	ldr	r2, [r3, #4]
 8001212:	2380      	movs	r3, #128	; 0x80
 8001214:	025b      	lsls	r3, r3, #9
 8001216:	4013      	ands	r3, r2
 8001218:	d003      	beq.n	8001222 <HAL_GPIO_Init+0x226>
        {
          temp |= iocurrent;
 800121a:	693a      	ldr	r2, [r7, #16]
 800121c:	68fb      	ldr	r3, [r7, #12]
 800121e:	4313      	orrs	r3, r2
 8001220:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8001222:	4b2d      	ldr	r3, [pc, #180]	; (80012d8 <HAL_GPIO_Init+0x2dc>)
 8001224:	693a      	ldr	r2, [r7, #16]
 8001226:	601a      	str	r2, [r3, #0]

        temp = EXTI->EMR;
 8001228:	4b2b      	ldr	r3, [pc, #172]	; (80012d8 <HAL_GPIO_Init+0x2dc>)
 800122a:	685b      	ldr	r3, [r3, #4]
 800122c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800122e:	68fb      	ldr	r3, [r7, #12]
 8001230:	43da      	mvns	r2, r3
 8001232:	693b      	ldr	r3, [r7, #16]
 8001234:	4013      	ands	r3, r2
 8001236:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001238:	683b      	ldr	r3, [r7, #0]
 800123a:	685a      	ldr	r2, [r3, #4]
 800123c:	2380      	movs	r3, #128	; 0x80
 800123e:	029b      	lsls	r3, r3, #10
 8001240:	4013      	ands	r3, r2
 8001242:	d003      	beq.n	800124c <HAL_GPIO_Init+0x250>
        {
          temp |= iocurrent;
 8001244:	693a      	ldr	r2, [r7, #16]
 8001246:	68fb      	ldr	r3, [r7, #12]
 8001248:	4313      	orrs	r3, r2
 800124a:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 800124c:	4b22      	ldr	r3, [pc, #136]	; (80012d8 <HAL_GPIO_Init+0x2dc>)
 800124e:	693a      	ldr	r2, [r7, #16]
 8001250:	605a      	str	r2, [r3, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001252:	4b21      	ldr	r3, [pc, #132]	; (80012d8 <HAL_GPIO_Init+0x2dc>)
 8001254:	689b      	ldr	r3, [r3, #8]
 8001256:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001258:	68fb      	ldr	r3, [r7, #12]
 800125a:	43da      	mvns	r2, r3
 800125c:	693b      	ldr	r3, [r7, #16]
 800125e:	4013      	ands	r3, r2
 8001260:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001262:	683b      	ldr	r3, [r7, #0]
 8001264:	685a      	ldr	r2, [r3, #4]
 8001266:	2380      	movs	r3, #128	; 0x80
 8001268:	035b      	lsls	r3, r3, #13
 800126a:	4013      	ands	r3, r2
 800126c:	d003      	beq.n	8001276 <HAL_GPIO_Init+0x27a>
        {
          temp |= iocurrent;
 800126e:	693a      	ldr	r2, [r7, #16]
 8001270:	68fb      	ldr	r3, [r7, #12]
 8001272:	4313      	orrs	r3, r2
 8001274:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8001276:	4b18      	ldr	r3, [pc, #96]	; (80012d8 <HAL_GPIO_Init+0x2dc>)
 8001278:	693a      	ldr	r2, [r7, #16]
 800127a:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 800127c:	4b16      	ldr	r3, [pc, #88]	; (80012d8 <HAL_GPIO_Init+0x2dc>)
 800127e:	68db      	ldr	r3, [r3, #12]
 8001280:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001282:	68fb      	ldr	r3, [r7, #12]
 8001284:	43da      	mvns	r2, r3
 8001286:	693b      	ldr	r3, [r7, #16]
 8001288:	4013      	ands	r3, r2
 800128a:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800128c:	683b      	ldr	r3, [r7, #0]
 800128e:	685a      	ldr	r2, [r3, #4]
 8001290:	2380      	movs	r3, #128	; 0x80
 8001292:	039b      	lsls	r3, r3, #14
 8001294:	4013      	ands	r3, r2
 8001296:	d003      	beq.n	80012a0 <HAL_GPIO_Init+0x2a4>
        {
          temp |= iocurrent;
 8001298:	693a      	ldr	r2, [r7, #16]
 800129a:	68fb      	ldr	r3, [r7, #12]
 800129c:	4313      	orrs	r3, r2
 800129e:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 80012a0:	4b0d      	ldr	r3, [pc, #52]	; (80012d8 <HAL_GPIO_Init+0x2dc>)
 80012a2:	693a      	ldr	r2, [r7, #16]
 80012a4:	60da      	str	r2, [r3, #12]
      }
    }

    position++;
 80012a6:	697b      	ldr	r3, [r7, #20]
 80012a8:	3301      	adds	r3, #1
 80012aa:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80012ac:	683b      	ldr	r3, [r7, #0]
 80012ae:	681a      	ldr	r2, [r3, #0]
 80012b0:	697b      	ldr	r3, [r7, #20]
 80012b2:	40da      	lsrs	r2, r3
 80012b4:	1e13      	subs	r3, r2, #0
 80012b6:	d000      	beq.n	80012ba <HAL_GPIO_Init+0x2be>
 80012b8:	e6a8      	b.n	800100c <HAL_GPIO_Init+0x10>
  } 
}
 80012ba:	46c0      	nop			; (mov r8, r8)
 80012bc:	46bd      	mov	sp, r7
 80012be:	b006      	add	sp, #24
 80012c0:	bd80      	pop	{r7, pc}
 80012c2:	46c0      	nop			; (mov r8, r8)
 80012c4:	40021000 	.word	0x40021000
 80012c8:	40010000 	.word	0x40010000
 80012cc:	48000400 	.word	0x48000400
 80012d0:	48000800 	.word	0x48000800
 80012d4:	48000c00 	.word	0x48000c00
 80012d8:	40010400 	.word	0x40010400

080012dc <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80012dc:	b580      	push	{r7, lr}
 80012de:	b084      	sub	sp, #16
 80012e0:	af00      	add	r7, sp, #0
 80012e2:	6078      	str	r0, [r7, #4]
 80012e4:	000a      	movs	r2, r1
 80012e6:	1cbb      	adds	r3, r7, #2
 80012e8:	801a      	strh	r2, [r3, #0]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80012ea:	687b      	ldr	r3, [r7, #4]
 80012ec:	691b      	ldr	r3, [r3, #16]
 80012ee:	1cba      	adds	r2, r7, #2
 80012f0:	8812      	ldrh	r2, [r2, #0]
 80012f2:	4013      	ands	r3, r2
 80012f4:	d004      	beq.n	8001300 <HAL_GPIO_ReadPin+0x24>
  {
    bitstatus = GPIO_PIN_SET;
 80012f6:	230f      	movs	r3, #15
 80012f8:	18fb      	adds	r3, r7, r3
 80012fa:	2201      	movs	r2, #1
 80012fc:	701a      	strb	r2, [r3, #0]
 80012fe:	e003      	b.n	8001308 <HAL_GPIO_ReadPin+0x2c>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001300:	230f      	movs	r3, #15
 8001302:	18fb      	adds	r3, r7, r3
 8001304:	2200      	movs	r2, #0
 8001306:	701a      	strb	r2, [r3, #0]
  }
  return bitstatus;
 8001308:	230f      	movs	r3, #15
 800130a:	18fb      	adds	r3, r7, r3
 800130c:	781b      	ldrb	r3, [r3, #0]
  }
 800130e:	0018      	movs	r0, r3
 8001310:	46bd      	mov	sp, r7
 8001312:	b004      	add	sp, #16
 8001314:	bd80      	pop	{r7, pc}

08001316 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001316:	b580      	push	{r7, lr}
 8001318:	b082      	sub	sp, #8
 800131a:	af00      	add	r7, sp, #0
 800131c:	6078      	str	r0, [r7, #4]
 800131e:	0008      	movs	r0, r1
 8001320:	0011      	movs	r1, r2
 8001322:	1cbb      	adds	r3, r7, #2
 8001324:	1c02      	adds	r2, r0, #0
 8001326:	801a      	strh	r2, [r3, #0]
 8001328:	1c7b      	adds	r3, r7, #1
 800132a:	1c0a      	adds	r2, r1, #0
 800132c:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800132e:	1c7b      	adds	r3, r7, #1
 8001330:	781b      	ldrb	r3, [r3, #0]
 8001332:	2b00      	cmp	r3, #0
 8001334:	d004      	beq.n	8001340 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001336:	1cbb      	adds	r3, r7, #2
 8001338:	881a      	ldrh	r2, [r3, #0]
 800133a:	687b      	ldr	r3, [r7, #4]
 800133c:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800133e:	e003      	b.n	8001348 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001340:	1cbb      	adds	r3, r7, #2
 8001342:	881a      	ldrh	r2, [r3, #0]
 8001344:	687b      	ldr	r3, [r7, #4]
 8001346:	629a      	str	r2, [r3, #40]	; 0x28
}
 8001348:	46c0      	nop			; (mov r8, r8)
 800134a:	46bd      	mov	sp, r7
 800134c:	b002      	add	sp, #8
 800134e:	bd80      	pop	{r7, pc}

08001350 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001350:	b580      	push	{r7, lr}
 8001352:	b088      	sub	sp, #32
 8001354:	af00      	add	r7, sp, #0
 8001356:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  uint32_t pll_config2;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001358:	687b      	ldr	r3, [r7, #4]
 800135a:	2b00      	cmp	r3, #0
 800135c:	d101      	bne.n	8001362 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800135e:	2301      	movs	r3, #1
 8001360:	e303      	b.n	800196a <HAL_RCC_OscConfig+0x61a>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001362:	687b      	ldr	r3, [r7, #4]
 8001364:	681b      	ldr	r3, [r3, #0]
 8001366:	2201      	movs	r2, #1
 8001368:	4013      	ands	r3, r2
 800136a:	d100      	bne.n	800136e <HAL_RCC_OscConfig+0x1e>
 800136c:	e08d      	b.n	800148a <HAL_RCC_OscConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 800136e:	4bc4      	ldr	r3, [pc, #784]	; (8001680 <HAL_RCC_OscConfig+0x330>)
 8001370:	685b      	ldr	r3, [r3, #4]
 8001372:	220c      	movs	r2, #12
 8001374:	4013      	ands	r3, r2
 8001376:	2b04      	cmp	r3, #4
 8001378:	d00e      	beq.n	8001398 <HAL_RCC_OscConfig+0x48>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 800137a:	4bc1      	ldr	r3, [pc, #772]	; (8001680 <HAL_RCC_OscConfig+0x330>)
 800137c:	685b      	ldr	r3, [r3, #4]
 800137e:	220c      	movs	r2, #12
 8001380:	4013      	ands	r3, r2
 8001382:	2b08      	cmp	r3, #8
 8001384:	d116      	bne.n	80013b4 <HAL_RCC_OscConfig+0x64>
 8001386:	4bbe      	ldr	r3, [pc, #760]	; (8001680 <HAL_RCC_OscConfig+0x330>)
 8001388:	685a      	ldr	r2, [r3, #4]
 800138a:	2380      	movs	r3, #128	; 0x80
 800138c:	025b      	lsls	r3, r3, #9
 800138e:	401a      	ands	r2, r3
 8001390:	2380      	movs	r3, #128	; 0x80
 8001392:	025b      	lsls	r3, r3, #9
 8001394:	429a      	cmp	r2, r3
 8001396:	d10d      	bne.n	80013b4 <HAL_RCC_OscConfig+0x64>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001398:	4bb9      	ldr	r3, [pc, #740]	; (8001680 <HAL_RCC_OscConfig+0x330>)
 800139a:	681a      	ldr	r2, [r3, #0]
 800139c:	2380      	movs	r3, #128	; 0x80
 800139e:	029b      	lsls	r3, r3, #10
 80013a0:	4013      	ands	r3, r2
 80013a2:	d100      	bne.n	80013a6 <HAL_RCC_OscConfig+0x56>
 80013a4:	e070      	b.n	8001488 <HAL_RCC_OscConfig+0x138>
 80013a6:	687b      	ldr	r3, [r7, #4]
 80013a8:	685b      	ldr	r3, [r3, #4]
 80013aa:	2b00      	cmp	r3, #0
 80013ac:	d000      	beq.n	80013b0 <HAL_RCC_OscConfig+0x60>
 80013ae:	e06b      	b.n	8001488 <HAL_RCC_OscConfig+0x138>
      {
        return HAL_ERROR;
 80013b0:	2301      	movs	r3, #1
 80013b2:	e2da      	b.n	800196a <HAL_RCC_OscConfig+0x61a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80013b4:	687b      	ldr	r3, [r7, #4]
 80013b6:	685b      	ldr	r3, [r3, #4]
 80013b8:	2b01      	cmp	r3, #1
 80013ba:	d107      	bne.n	80013cc <HAL_RCC_OscConfig+0x7c>
 80013bc:	4bb0      	ldr	r3, [pc, #704]	; (8001680 <HAL_RCC_OscConfig+0x330>)
 80013be:	681a      	ldr	r2, [r3, #0]
 80013c0:	4baf      	ldr	r3, [pc, #700]	; (8001680 <HAL_RCC_OscConfig+0x330>)
 80013c2:	2180      	movs	r1, #128	; 0x80
 80013c4:	0249      	lsls	r1, r1, #9
 80013c6:	430a      	orrs	r2, r1
 80013c8:	601a      	str	r2, [r3, #0]
 80013ca:	e02f      	b.n	800142c <HAL_RCC_OscConfig+0xdc>
 80013cc:	687b      	ldr	r3, [r7, #4]
 80013ce:	685b      	ldr	r3, [r3, #4]
 80013d0:	2b00      	cmp	r3, #0
 80013d2:	d10c      	bne.n	80013ee <HAL_RCC_OscConfig+0x9e>
 80013d4:	4baa      	ldr	r3, [pc, #680]	; (8001680 <HAL_RCC_OscConfig+0x330>)
 80013d6:	681a      	ldr	r2, [r3, #0]
 80013d8:	4ba9      	ldr	r3, [pc, #676]	; (8001680 <HAL_RCC_OscConfig+0x330>)
 80013da:	49aa      	ldr	r1, [pc, #680]	; (8001684 <HAL_RCC_OscConfig+0x334>)
 80013dc:	400a      	ands	r2, r1
 80013de:	601a      	str	r2, [r3, #0]
 80013e0:	4ba7      	ldr	r3, [pc, #668]	; (8001680 <HAL_RCC_OscConfig+0x330>)
 80013e2:	681a      	ldr	r2, [r3, #0]
 80013e4:	4ba6      	ldr	r3, [pc, #664]	; (8001680 <HAL_RCC_OscConfig+0x330>)
 80013e6:	49a8      	ldr	r1, [pc, #672]	; (8001688 <HAL_RCC_OscConfig+0x338>)
 80013e8:	400a      	ands	r2, r1
 80013ea:	601a      	str	r2, [r3, #0]
 80013ec:	e01e      	b.n	800142c <HAL_RCC_OscConfig+0xdc>
 80013ee:	687b      	ldr	r3, [r7, #4]
 80013f0:	685b      	ldr	r3, [r3, #4]
 80013f2:	2b05      	cmp	r3, #5
 80013f4:	d10e      	bne.n	8001414 <HAL_RCC_OscConfig+0xc4>
 80013f6:	4ba2      	ldr	r3, [pc, #648]	; (8001680 <HAL_RCC_OscConfig+0x330>)
 80013f8:	681a      	ldr	r2, [r3, #0]
 80013fa:	4ba1      	ldr	r3, [pc, #644]	; (8001680 <HAL_RCC_OscConfig+0x330>)
 80013fc:	2180      	movs	r1, #128	; 0x80
 80013fe:	02c9      	lsls	r1, r1, #11
 8001400:	430a      	orrs	r2, r1
 8001402:	601a      	str	r2, [r3, #0]
 8001404:	4b9e      	ldr	r3, [pc, #632]	; (8001680 <HAL_RCC_OscConfig+0x330>)
 8001406:	681a      	ldr	r2, [r3, #0]
 8001408:	4b9d      	ldr	r3, [pc, #628]	; (8001680 <HAL_RCC_OscConfig+0x330>)
 800140a:	2180      	movs	r1, #128	; 0x80
 800140c:	0249      	lsls	r1, r1, #9
 800140e:	430a      	orrs	r2, r1
 8001410:	601a      	str	r2, [r3, #0]
 8001412:	e00b      	b.n	800142c <HAL_RCC_OscConfig+0xdc>
 8001414:	4b9a      	ldr	r3, [pc, #616]	; (8001680 <HAL_RCC_OscConfig+0x330>)
 8001416:	681a      	ldr	r2, [r3, #0]
 8001418:	4b99      	ldr	r3, [pc, #612]	; (8001680 <HAL_RCC_OscConfig+0x330>)
 800141a:	499a      	ldr	r1, [pc, #616]	; (8001684 <HAL_RCC_OscConfig+0x334>)
 800141c:	400a      	ands	r2, r1
 800141e:	601a      	str	r2, [r3, #0]
 8001420:	4b97      	ldr	r3, [pc, #604]	; (8001680 <HAL_RCC_OscConfig+0x330>)
 8001422:	681a      	ldr	r2, [r3, #0]
 8001424:	4b96      	ldr	r3, [pc, #600]	; (8001680 <HAL_RCC_OscConfig+0x330>)
 8001426:	4998      	ldr	r1, [pc, #608]	; (8001688 <HAL_RCC_OscConfig+0x338>)
 8001428:	400a      	ands	r2, r1
 800142a:	601a      	str	r2, [r3, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800142c:	687b      	ldr	r3, [r7, #4]
 800142e:	685b      	ldr	r3, [r3, #4]
 8001430:	2b00      	cmp	r3, #0
 8001432:	d014      	beq.n	800145e <HAL_RCC_OscConfig+0x10e>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001434:	f7ff fb62 	bl	8000afc <HAL_GetTick>
 8001438:	0003      	movs	r3, r0
 800143a:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800143c:	e008      	b.n	8001450 <HAL_RCC_OscConfig+0x100>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800143e:	f7ff fb5d 	bl	8000afc <HAL_GetTick>
 8001442:	0002      	movs	r2, r0
 8001444:	69bb      	ldr	r3, [r7, #24]
 8001446:	1ad3      	subs	r3, r2, r3
 8001448:	2b64      	cmp	r3, #100	; 0x64
 800144a:	d901      	bls.n	8001450 <HAL_RCC_OscConfig+0x100>
          {
            return HAL_TIMEOUT;
 800144c:	2303      	movs	r3, #3
 800144e:	e28c      	b.n	800196a <HAL_RCC_OscConfig+0x61a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001450:	4b8b      	ldr	r3, [pc, #556]	; (8001680 <HAL_RCC_OscConfig+0x330>)
 8001452:	681a      	ldr	r2, [r3, #0]
 8001454:	2380      	movs	r3, #128	; 0x80
 8001456:	029b      	lsls	r3, r3, #10
 8001458:	4013      	ands	r3, r2
 800145a:	d0f0      	beq.n	800143e <HAL_RCC_OscConfig+0xee>
 800145c:	e015      	b.n	800148a <HAL_RCC_OscConfig+0x13a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800145e:	f7ff fb4d 	bl	8000afc <HAL_GetTick>
 8001462:	0003      	movs	r3, r0
 8001464:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001466:	e008      	b.n	800147a <HAL_RCC_OscConfig+0x12a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001468:	f7ff fb48 	bl	8000afc <HAL_GetTick>
 800146c:	0002      	movs	r2, r0
 800146e:	69bb      	ldr	r3, [r7, #24]
 8001470:	1ad3      	subs	r3, r2, r3
 8001472:	2b64      	cmp	r3, #100	; 0x64
 8001474:	d901      	bls.n	800147a <HAL_RCC_OscConfig+0x12a>
          {
            return HAL_TIMEOUT;
 8001476:	2303      	movs	r3, #3
 8001478:	e277      	b.n	800196a <HAL_RCC_OscConfig+0x61a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800147a:	4b81      	ldr	r3, [pc, #516]	; (8001680 <HAL_RCC_OscConfig+0x330>)
 800147c:	681a      	ldr	r2, [r3, #0]
 800147e:	2380      	movs	r3, #128	; 0x80
 8001480:	029b      	lsls	r3, r3, #10
 8001482:	4013      	ands	r3, r2
 8001484:	d1f0      	bne.n	8001468 <HAL_RCC_OscConfig+0x118>
 8001486:	e000      	b.n	800148a <HAL_RCC_OscConfig+0x13a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001488:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800148a:	687b      	ldr	r3, [r7, #4]
 800148c:	681b      	ldr	r3, [r3, #0]
 800148e:	2202      	movs	r2, #2
 8001490:	4013      	ands	r3, r2
 8001492:	d100      	bne.n	8001496 <HAL_RCC_OscConfig+0x146>
 8001494:	e069      	b.n	800156a <HAL_RCC_OscConfig+0x21a>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8001496:	4b7a      	ldr	r3, [pc, #488]	; (8001680 <HAL_RCC_OscConfig+0x330>)
 8001498:	685b      	ldr	r3, [r3, #4]
 800149a:	220c      	movs	r2, #12
 800149c:	4013      	ands	r3, r2
 800149e:	d00b      	beq.n	80014b8 <HAL_RCC_OscConfig+0x168>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 80014a0:	4b77      	ldr	r3, [pc, #476]	; (8001680 <HAL_RCC_OscConfig+0x330>)
 80014a2:	685b      	ldr	r3, [r3, #4]
 80014a4:	220c      	movs	r2, #12
 80014a6:	4013      	ands	r3, r2
 80014a8:	2b08      	cmp	r3, #8
 80014aa:	d11c      	bne.n	80014e6 <HAL_RCC_OscConfig+0x196>
 80014ac:	4b74      	ldr	r3, [pc, #464]	; (8001680 <HAL_RCC_OscConfig+0x330>)
 80014ae:	685a      	ldr	r2, [r3, #4]
 80014b0:	2380      	movs	r3, #128	; 0x80
 80014b2:	025b      	lsls	r3, r3, #9
 80014b4:	4013      	ands	r3, r2
 80014b6:	d116      	bne.n	80014e6 <HAL_RCC_OscConfig+0x196>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80014b8:	4b71      	ldr	r3, [pc, #452]	; (8001680 <HAL_RCC_OscConfig+0x330>)
 80014ba:	681b      	ldr	r3, [r3, #0]
 80014bc:	2202      	movs	r2, #2
 80014be:	4013      	ands	r3, r2
 80014c0:	d005      	beq.n	80014ce <HAL_RCC_OscConfig+0x17e>
 80014c2:	687b      	ldr	r3, [r7, #4]
 80014c4:	68db      	ldr	r3, [r3, #12]
 80014c6:	2b01      	cmp	r3, #1
 80014c8:	d001      	beq.n	80014ce <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 80014ca:	2301      	movs	r3, #1
 80014cc:	e24d      	b.n	800196a <HAL_RCC_OscConfig+0x61a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80014ce:	4b6c      	ldr	r3, [pc, #432]	; (8001680 <HAL_RCC_OscConfig+0x330>)
 80014d0:	681b      	ldr	r3, [r3, #0]
 80014d2:	22f8      	movs	r2, #248	; 0xf8
 80014d4:	4393      	bics	r3, r2
 80014d6:	0019      	movs	r1, r3
 80014d8:	687b      	ldr	r3, [r7, #4]
 80014da:	691b      	ldr	r3, [r3, #16]
 80014dc:	00da      	lsls	r2, r3, #3
 80014de:	4b68      	ldr	r3, [pc, #416]	; (8001680 <HAL_RCC_OscConfig+0x330>)
 80014e0:	430a      	orrs	r2, r1
 80014e2:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80014e4:	e041      	b.n	800156a <HAL_RCC_OscConfig+0x21a>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80014e6:	687b      	ldr	r3, [r7, #4]
 80014e8:	68db      	ldr	r3, [r3, #12]
 80014ea:	2b00      	cmp	r3, #0
 80014ec:	d024      	beq.n	8001538 <HAL_RCC_OscConfig+0x1e8>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80014ee:	4b64      	ldr	r3, [pc, #400]	; (8001680 <HAL_RCC_OscConfig+0x330>)
 80014f0:	681a      	ldr	r2, [r3, #0]
 80014f2:	4b63      	ldr	r3, [pc, #396]	; (8001680 <HAL_RCC_OscConfig+0x330>)
 80014f4:	2101      	movs	r1, #1
 80014f6:	430a      	orrs	r2, r1
 80014f8:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80014fa:	f7ff faff 	bl	8000afc <HAL_GetTick>
 80014fe:	0003      	movs	r3, r0
 8001500:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001502:	e008      	b.n	8001516 <HAL_RCC_OscConfig+0x1c6>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001504:	f7ff fafa 	bl	8000afc <HAL_GetTick>
 8001508:	0002      	movs	r2, r0
 800150a:	69bb      	ldr	r3, [r7, #24]
 800150c:	1ad3      	subs	r3, r2, r3
 800150e:	2b02      	cmp	r3, #2
 8001510:	d901      	bls.n	8001516 <HAL_RCC_OscConfig+0x1c6>
          {
            return HAL_TIMEOUT;
 8001512:	2303      	movs	r3, #3
 8001514:	e229      	b.n	800196a <HAL_RCC_OscConfig+0x61a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001516:	4b5a      	ldr	r3, [pc, #360]	; (8001680 <HAL_RCC_OscConfig+0x330>)
 8001518:	681b      	ldr	r3, [r3, #0]
 800151a:	2202      	movs	r2, #2
 800151c:	4013      	ands	r3, r2
 800151e:	d0f1      	beq.n	8001504 <HAL_RCC_OscConfig+0x1b4>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001520:	4b57      	ldr	r3, [pc, #348]	; (8001680 <HAL_RCC_OscConfig+0x330>)
 8001522:	681b      	ldr	r3, [r3, #0]
 8001524:	22f8      	movs	r2, #248	; 0xf8
 8001526:	4393      	bics	r3, r2
 8001528:	0019      	movs	r1, r3
 800152a:	687b      	ldr	r3, [r7, #4]
 800152c:	691b      	ldr	r3, [r3, #16]
 800152e:	00da      	lsls	r2, r3, #3
 8001530:	4b53      	ldr	r3, [pc, #332]	; (8001680 <HAL_RCC_OscConfig+0x330>)
 8001532:	430a      	orrs	r2, r1
 8001534:	601a      	str	r2, [r3, #0]
 8001536:	e018      	b.n	800156a <HAL_RCC_OscConfig+0x21a>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001538:	4b51      	ldr	r3, [pc, #324]	; (8001680 <HAL_RCC_OscConfig+0x330>)
 800153a:	681a      	ldr	r2, [r3, #0]
 800153c:	4b50      	ldr	r3, [pc, #320]	; (8001680 <HAL_RCC_OscConfig+0x330>)
 800153e:	2101      	movs	r1, #1
 8001540:	438a      	bics	r2, r1
 8001542:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001544:	f7ff fada 	bl	8000afc <HAL_GetTick>
 8001548:	0003      	movs	r3, r0
 800154a:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800154c:	e008      	b.n	8001560 <HAL_RCC_OscConfig+0x210>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800154e:	f7ff fad5 	bl	8000afc <HAL_GetTick>
 8001552:	0002      	movs	r2, r0
 8001554:	69bb      	ldr	r3, [r7, #24]
 8001556:	1ad3      	subs	r3, r2, r3
 8001558:	2b02      	cmp	r3, #2
 800155a:	d901      	bls.n	8001560 <HAL_RCC_OscConfig+0x210>
          {
            return HAL_TIMEOUT;
 800155c:	2303      	movs	r3, #3
 800155e:	e204      	b.n	800196a <HAL_RCC_OscConfig+0x61a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001560:	4b47      	ldr	r3, [pc, #284]	; (8001680 <HAL_RCC_OscConfig+0x330>)
 8001562:	681b      	ldr	r3, [r3, #0]
 8001564:	2202      	movs	r2, #2
 8001566:	4013      	ands	r3, r2
 8001568:	d1f1      	bne.n	800154e <HAL_RCC_OscConfig+0x1fe>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800156a:	687b      	ldr	r3, [r7, #4]
 800156c:	681b      	ldr	r3, [r3, #0]
 800156e:	2208      	movs	r2, #8
 8001570:	4013      	ands	r3, r2
 8001572:	d036      	beq.n	80015e2 <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001574:	687b      	ldr	r3, [r7, #4]
 8001576:	69db      	ldr	r3, [r3, #28]
 8001578:	2b00      	cmp	r3, #0
 800157a:	d019      	beq.n	80015b0 <HAL_RCC_OscConfig+0x260>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800157c:	4b40      	ldr	r3, [pc, #256]	; (8001680 <HAL_RCC_OscConfig+0x330>)
 800157e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001580:	4b3f      	ldr	r3, [pc, #252]	; (8001680 <HAL_RCC_OscConfig+0x330>)
 8001582:	2101      	movs	r1, #1
 8001584:	430a      	orrs	r2, r1
 8001586:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001588:	f7ff fab8 	bl	8000afc <HAL_GetTick>
 800158c:	0003      	movs	r3, r0
 800158e:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001590:	e008      	b.n	80015a4 <HAL_RCC_OscConfig+0x254>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001592:	f7ff fab3 	bl	8000afc <HAL_GetTick>
 8001596:	0002      	movs	r2, r0
 8001598:	69bb      	ldr	r3, [r7, #24]
 800159a:	1ad3      	subs	r3, r2, r3
 800159c:	2b02      	cmp	r3, #2
 800159e:	d901      	bls.n	80015a4 <HAL_RCC_OscConfig+0x254>
        {
          return HAL_TIMEOUT;
 80015a0:	2303      	movs	r3, #3
 80015a2:	e1e2      	b.n	800196a <HAL_RCC_OscConfig+0x61a>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80015a4:	4b36      	ldr	r3, [pc, #216]	; (8001680 <HAL_RCC_OscConfig+0x330>)
 80015a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80015a8:	2202      	movs	r2, #2
 80015aa:	4013      	ands	r3, r2
 80015ac:	d0f1      	beq.n	8001592 <HAL_RCC_OscConfig+0x242>
 80015ae:	e018      	b.n	80015e2 <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80015b0:	4b33      	ldr	r3, [pc, #204]	; (8001680 <HAL_RCC_OscConfig+0x330>)
 80015b2:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80015b4:	4b32      	ldr	r3, [pc, #200]	; (8001680 <HAL_RCC_OscConfig+0x330>)
 80015b6:	2101      	movs	r1, #1
 80015b8:	438a      	bics	r2, r1
 80015ba:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80015bc:	f7ff fa9e 	bl	8000afc <HAL_GetTick>
 80015c0:	0003      	movs	r3, r0
 80015c2:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80015c4:	e008      	b.n	80015d8 <HAL_RCC_OscConfig+0x288>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80015c6:	f7ff fa99 	bl	8000afc <HAL_GetTick>
 80015ca:	0002      	movs	r2, r0
 80015cc:	69bb      	ldr	r3, [r7, #24]
 80015ce:	1ad3      	subs	r3, r2, r3
 80015d0:	2b02      	cmp	r3, #2
 80015d2:	d901      	bls.n	80015d8 <HAL_RCC_OscConfig+0x288>
        {
          return HAL_TIMEOUT;
 80015d4:	2303      	movs	r3, #3
 80015d6:	e1c8      	b.n	800196a <HAL_RCC_OscConfig+0x61a>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80015d8:	4b29      	ldr	r3, [pc, #164]	; (8001680 <HAL_RCC_OscConfig+0x330>)
 80015da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80015dc:	2202      	movs	r2, #2
 80015de:	4013      	ands	r3, r2
 80015e0:	d1f1      	bne.n	80015c6 <HAL_RCC_OscConfig+0x276>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80015e2:	687b      	ldr	r3, [r7, #4]
 80015e4:	681b      	ldr	r3, [r3, #0]
 80015e6:	2204      	movs	r2, #4
 80015e8:	4013      	ands	r3, r2
 80015ea:	d100      	bne.n	80015ee <HAL_RCC_OscConfig+0x29e>
 80015ec:	e0b6      	b.n	800175c <HAL_RCC_OscConfig+0x40c>
  {
    FlagStatus       pwrclkchanged = RESET;
 80015ee:	231f      	movs	r3, #31
 80015f0:	18fb      	adds	r3, r7, r3
 80015f2:	2200      	movs	r2, #0
 80015f4:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80015f6:	4b22      	ldr	r3, [pc, #136]	; (8001680 <HAL_RCC_OscConfig+0x330>)
 80015f8:	69da      	ldr	r2, [r3, #28]
 80015fa:	2380      	movs	r3, #128	; 0x80
 80015fc:	055b      	lsls	r3, r3, #21
 80015fe:	4013      	ands	r3, r2
 8001600:	d111      	bne.n	8001626 <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001602:	4b1f      	ldr	r3, [pc, #124]	; (8001680 <HAL_RCC_OscConfig+0x330>)
 8001604:	69da      	ldr	r2, [r3, #28]
 8001606:	4b1e      	ldr	r3, [pc, #120]	; (8001680 <HAL_RCC_OscConfig+0x330>)
 8001608:	2180      	movs	r1, #128	; 0x80
 800160a:	0549      	lsls	r1, r1, #21
 800160c:	430a      	orrs	r2, r1
 800160e:	61da      	str	r2, [r3, #28]
 8001610:	4b1b      	ldr	r3, [pc, #108]	; (8001680 <HAL_RCC_OscConfig+0x330>)
 8001612:	69da      	ldr	r2, [r3, #28]
 8001614:	2380      	movs	r3, #128	; 0x80
 8001616:	055b      	lsls	r3, r3, #21
 8001618:	4013      	ands	r3, r2
 800161a:	60fb      	str	r3, [r7, #12]
 800161c:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 800161e:	231f      	movs	r3, #31
 8001620:	18fb      	adds	r3, r7, r3
 8001622:	2201      	movs	r2, #1
 8001624:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001626:	4b19      	ldr	r3, [pc, #100]	; (800168c <HAL_RCC_OscConfig+0x33c>)
 8001628:	681a      	ldr	r2, [r3, #0]
 800162a:	2380      	movs	r3, #128	; 0x80
 800162c:	005b      	lsls	r3, r3, #1
 800162e:	4013      	ands	r3, r2
 8001630:	d11a      	bne.n	8001668 <HAL_RCC_OscConfig+0x318>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001632:	4b16      	ldr	r3, [pc, #88]	; (800168c <HAL_RCC_OscConfig+0x33c>)
 8001634:	681a      	ldr	r2, [r3, #0]
 8001636:	4b15      	ldr	r3, [pc, #84]	; (800168c <HAL_RCC_OscConfig+0x33c>)
 8001638:	2180      	movs	r1, #128	; 0x80
 800163a:	0049      	lsls	r1, r1, #1
 800163c:	430a      	orrs	r2, r1
 800163e:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001640:	f7ff fa5c 	bl	8000afc <HAL_GetTick>
 8001644:	0003      	movs	r3, r0
 8001646:	61bb      	str	r3, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001648:	e008      	b.n	800165c <HAL_RCC_OscConfig+0x30c>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800164a:	f7ff fa57 	bl	8000afc <HAL_GetTick>
 800164e:	0002      	movs	r2, r0
 8001650:	69bb      	ldr	r3, [r7, #24]
 8001652:	1ad3      	subs	r3, r2, r3
 8001654:	2b64      	cmp	r3, #100	; 0x64
 8001656:	d901      	bls.n	800165c <HAL_RCC_OscConfig+0x30c>
        {
          return HAL_TIMEOUT;
 8001658:	2303      	movs	r3, #3
 800165a:	e186      	b.n	800196a <HAL_RCC_OscConfig+0x61a>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800165c:	4b0b      	ldr	r3, [pc, #44]	; (800168c <HAL_RCC_OscConfig+0x33c>)
 800165e:	681a      	ldr	r2, [r3, #0]
 8001660:	2380      	movs	r3, #128	; 0x80
 8001662:	005b      	lsls	r3, r3, #1
 8001664:	4013      	ands	r3, r2
 8001666:	d0f0      	beq.n	800164a <HAL_RCC_OscConfig+0x2fa>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001668:	687b      	ldr	r3, [r7, #4]
 800166a:	689b      	ldr	r3, [r3, #8]
 800166c:	2b01      	cmp	r3, #1
 800166e:	d10f      	bne.n	8001690 <HAL_RCC_OscConfig+0x340>
 8001670:	4b03      	ldr	r3, [pc, #12]	; (8001680 <HAL_RCC_OscConfig+0x330>)
 8001672:	6a1a      	ldr	r2, [r3, #32]
 8001674:	4b02      	ldr	r3, [pc, #8]	; (8001680 <HAL_RCC_OscConfig+0x330>)
 8001676:	2101      	movs	r1, #1
 8001678:	430a      	orrs	r2, r1
 800167a:	621a      	str	r2, [r3, #32]
 800167c:	e036      	b.n	80016ec <HAL_RCC_OscConfig+0x39c>
 800167e:	46c0      	nop			; (mov r8, r8)
 8001680:	40021000 	.word	0x40021000
 8001684:	fffeffff 	.word	0xfffeffff
 8001688:	fffbffff 	.word	0xfffbffff
 800168c:	40007000 	.word	0x40007000
 8001690:	687b      	ldr	r3, [r7, #4]
 8001692:	689b      	ldr	r3, [r3, #8]
 8001694:	2b00      	cmp	r3, #0
 8001696:	d10c      	bne.n	80016b2 <HAL_RCC_OscConfig+0x362>
 8001698:	4bb6      	ldr	r3, [pc, #728]	; (8001974 <HAL_RCC_OscConfig+0x624>)
 800169a:	6a1a      	ldr	r2, [r3, #32]
 800169c:	4bb5      	ldr	r3, [pc, #724]	; (8001974 <HAL_RCC_OscConfig+0x624>)
 800169e:	2101      	movs	r1, #1
 80016a0:	438a      	bics	r2, r1
 80016a2:	621a      	str	r2, [r3, #32]
 80016a4:	4bb3      	ldr	r3, [pc, #716]	; (8001974 <HAL_RCC_OscConfig+0x624>)
 80016a6:	6a1a      	ldr	r2, [r3, #32]
 80016a8:	4bb2      	ldr	r3, [pc, #712]	; (8001974 <HAL_RCC_OscConfig+0x624>)
 80016aa:	2104      	movs	r1, #4
 80016ac:	438a      	bics	r2, r1
 80016ae:	621a      	str	r2, [r3, #32]
 80016b0:	e01c      	b.n	80016ec <HAL_RCC_OscConfig+0x39c>
 80016b2:	687b      	ldr	r3, [r7, #4]
 80016b4:	689b      	ldr	r3, [r3, #8]
 80016b6:	2b05      	cmp	r3, #5
 80016b8:	d10c      	bne.n	80016d4 <HAL_RCC_OscConfig+0x384>
 80016ba:	4bae      	ldr	r3, [pc, #696]	; (8001974 <HAL_RCC_OscConfig+0x624>)
 80016bc:	6a1a      	ldr	r2, [r3, #32]
 80016be:	4bad      	ldr	r3, [pc, #692]	; (8001974 <HAL_RCC_OscConfig+0x624>)
 80016c0:	2104      	movs	r1, #4
 80016c2:	430a      	orrs	r2, r1
 80016c4:	621a      	str	r2, [r3, #32]
 80016c6:	4bab      	ldr	r3, [pc, #684]	; (8001974 <HAL_RCC_OscConfig+0x624>)
 80016c8:	6a1a      	ldr	r2, [r3, #32]
 80016ca:	4baa      	ldr	r3, [pc, #680]	; (8001974 <HAL_RCC_OscConfig+0x624>)
 80016cc:	2101      	movs	r1, #1
 80016ce:	430a      	orrs	r2, r1
 80016d0:	621a      	str	r2, [r3, #32]
 80016d2:	e00b      	b.n	80016ec <HAL_RCC_OscConfig+0x39c>
 80016d4:	4ba7      	ldr	r3, [pc, #668]	; (8001974 <HAL_RCC_OscConfig+0x624>)
 80016d6:	6a1a      	ldr	r2, [r3, #32]
 80016d8:	4ba6      	ldr	r3, [pc, #664]	; (8001974 <HAL_RCC_OscConfig+0x624>)
 80016da:	2101      	movs	r1, #1
 80016dc:	438a      	bics	r2, r1
 80016de:	621a      	str	r2, [r3, #32]
 80016e0:	4ba4      	ldr	r3, [pc, #656]	; (8001974 <HAL_RCC_OscConfig+0x624>)
 80016e2:	6a1a      	ldr	r2, [r3, #32]
 80016e4:	4ba3      	ldr	r3, [pc, #652]	; (8001974 <HAL_RCC_OscConfig+0x624>)
 80016e6:	2104      	movs	r1, #4
 80016e8:	438a      	bics	r2, r1
 80016ea:	621a      	str	r2, [r3, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80016ec:	687b      	ldr	r3, [r7, #4]
 80016ee:	689b      	ldr	r3, [r3, #8]
 80016f0:	2b00      	cmp	r3, #0
 80016f2:	d014      	beq.n	800171e <HAL_RCC_OscConfig+0x3ce>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80016f4:	f7ff fa02 	bl	8000afc <HAL_GetTick>
 80016f8:	0003      	movs	r3, r0
 80016fa:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80016fc:	e009      	b.n	8001712 <HAL_RCC_OscConfig+0x3c2>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80016fe:	f7ff f9fd 	bl	8000afc <HAL_GetTick>
 8001702:	0002      	movs	r2, r0
 8001704:	69bb      	ldr	r3, [r7, #24]
 8001706:	1ad3      	subs	r3, r2, r3
 8001708:	4a9b      	ldr	r2, [pc, #620]	; (8001978 <HAL_RCC_OscConfig+0x628>)
 800170a:	4293      	cmp	r3, r2
 800170c:	d901      	bls.n	8001712 <HAL_RCC_OscConfig+0x3c2>
        {
          return HAL_TIMEOUT;
 800170e:	2303      	movs	r3, #3
 8001710:	e12b      	b.n	800196a <HAL_RCC_OscConfig+0x61a>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001712:	4b98      	ldr	r3, [pc, #608]	; (8001974 <HAL_RCC_OscConfig+0x624>)
 8001714:	6a1b      	ldr	r3, [r3, #32]
 8001716:	2202      	movs	r2, #2
 8001718:	4013      	ands	r3, r2
 800171a:	d0f0      	beq.n	80016fe <HAL_RCC_OscConfig+0x3ae>
 800171c:	e013      	b.n	8001746 <HAL_RCC_OscConfig+0x3f6>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800171e:	f7ff f9ed 	bl	8000afc <HAL_GetTick>
 8001722:	0003      	movs	r3, r0
 8001724:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001726:	e009      	b.n	800173c <HAL_RCC_OscConfig+0x3ec>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001728:	f7ff f9e8 	bl	8000afc <HAL_GetTick>
 800172c:	0002      	movs	r2, r0
 800172e:	69bb      	ldr	r3, [r7, #24]
 8001730:	1ad3      	subs	r3, r2, r3
 8001732:	4a91      	ldr	r2, [pc, #580]	; (8001978 <HAL_RCC_OscConfig+0x628>)
 8001734:	4293      	cmp	r3, r2
 8001736:	d901      	bls.n	800173c <HAL_RCC_OscConfig+0x3ec>
        {
          return HAL_TIMEOUT;
 8001738:	2303      	movs	r3, #3
 800173a:	e116      	b.n	800196a <HAL_RCC_OscConfig+0x61a>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800173c:	4b8d      	ldr	r3, [pc, #564]	; (8001974 <HAL_RCC_OscConfig+0x624>)
 800173e:	6a1b      	ldr	r3, [r3, #32]
 8001740:	2202      	movs	r2, #2
 8001742:	4013      	ands	r3, r2
 8001744:	d1f0      	bne.n	8001728 <HAL_RCC_OscConfig+0x3d8>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8001746:	231f      	movs	r3, #31
 8001748:	18fb      	adds	r3, r7, r3
 800174a:	781b      	ldrb	r3, [r3, #0]
 800174c:	2b01      	cmp	r3, #1
 800174e:	d105      	bne.n	800175c <HAL_RCC_OscConfig+0x40c>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001750:	4b88      	ldr	r3, [pc, #544]	; (8001974 <HAL_RCC_OscConfig+0x624>)
 8001752:	69da      	ldr	r2, [r3, #28]
 8001754:	4b87      	ldr	r3, [pc, #540]	; (8001974 <HAL_RCC_OscConfig+0x624>)
 8001756:	4989      	ldr	r1, [pc, #548]	; (800197c <HAL_RCC_OscConfig+0x62c>)
 8001758:	400a      	ands	r2, r1
 800175a:	61da      	str	r2, [r3, #28]
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 800175c:	687b      	ldr	r3, [r7, #4]
 800175e:	681b      	ldr	r3, [r3, #0]
 8001760:	2210      	movs	r2, #16
 8001762:	4013      	ands	r3, r2
 8001764:	d063      	beq.n	800182e <HAL_RCC_OscConfig+0x4de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 8001766:	687b      	ldr	r3, [r7, #4]
 8001768:	695b      	ldr	r3, [r3, #20]
 800176a:	2b01      	cmp	r3, #1
 800176c:	d12a      	bne.n	80017c4 <HAL_RCC_OscConfig+0x474>
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 800176e:	4b81      	ldr	r3, [pc, #516]	; (8001974 <HAL_RCC_OscConfig+0x624>)
 8001770:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001772:	4b80      	ldr	r3, [pc, #512]	; (8001974 <HAL_RCC_OscConfig+0x624>)
 8001774:	2104      	movs	r1, #4
 8001776:	430a      	orrs	r2, r1
 8001778:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_ENABLE();
 800177a:	4b7e      	ldr	r3, [pc, #504]	; (8001974 <HAL_RCC_OscConfig+0x624>)
 800177c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800177e:	4b7d      	ldr	r3, [pc, #500]	; (8001974 <HAL_RCC_OscConfig+0x624>)
 8001780:	2101      	movs	r1, #1
 8001782:	430a      	orrs	r2, r1
 8001784:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001786:	f7ff f9b9 	bl	8000afc <HAL_GetTick>
 800178a:	0003      	movs	r3, r0
 800178c:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 800178e:	e008      	b.n	80017a2 <HAL_RCC_OscConfig+0x452>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8001790:	f7ff f9b4 	bl	8000afc <HAL_GetTick>
 8001794:	0002      	movs	r2, r0
 8001796:	69bb      	ldr	r3, [r7, #24]
 8001798:	1ad3      	subs	r3, r2, r3
 800179a:	2b02      	cmp	r3, #2
 800179c:	d901      	bls.n	80017a2 <HAL_RCC_OscConfig+0x452>
        {
          return HAL_TIMEOUT;
 800179e:	2303      	movs	r3, #3
 80017a0:	e0e3      	b.n	800196a <HAL_RCC_OscConfig+0x61a>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 80017a2:	4b74      	ldr	r3, [pc, #464]	; (8001974 <HAL_RCC_OscConfig+0x624>)
 80017a4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80017a6:	2202      	movs	r2, #2
 80017a8:	4013      	ands	r3, r2
 80017aa:	d0f1      	beq.n	8001790 <HAL_RCC_OscConfig+0x440>
        }      
      } 

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 80017ac:	4b71      	ldr	r3, [pc, #452]	; (8001974 <HAL_RCC_OscConfig+0x624>)
 80017ae:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80017b0:	22f8      	movs	r2, #248	; 0xf8
 80017b2:	4393      	bics	r3, r2
 80017b4:	0019      	movs	r1, r3
 80017b6:	687b      	ldr	r3, [r7, #4]
 80017b8:	699b      	ldr	r3, [r3, #24]
 80017ba:	00da      	lsls	r2, r3, #3
 80017bc:	4b6d      	ldr	r3, [pc, #436]	; (8001974 <HAL_RCC_OscConfig+0x624>)
 80017be:	430a      	orrs	r2, r1
 80017c0:	635a      	str	r2, [r3, #52]	; 0x34
 80017c2:	e034      	b.n	800182e <HAL_RCC_OscConfig+0x4de>
    }
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 80017c4:	687b      	ldr	r3, [r7, #4]
 80017c6:	695b      	ldr	r3, [r3, #20]
 80017c8:	3305      	adds	r3, #5
 80017ca:	d111      	bne.n	80017f0 <HAL_RCC_OscConfig+0x4a0>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();
 80017cc:	4b69      	ldr	r3, [pc, #420]	; (8001974 <HAL_RCC_OscConfig+0x624>)
 80017ce:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80017d0:	4b68      	ldr	r3, [pc, #416]	; (8001974 <HAL_RCC_OscConfig+0x624>)
 80017d2:	2104      	movs	r1, #4
 80017d4:	438a      	bics	r2, r1
 80017d6:	635a      	str	r2, [r3, #52]	; 0x34

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 80017d8:	4b66      	ldr	r3, [pc, #408]	; (8001974 <HAL_RCC_OscConfig+0x624>)
 80017da:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80017dc:	22f8      	movs	r2, #248	; 0xf8
 80017de:	4393      	bics	r3, r2
 80017e0:	0019      	movs	r1, r3
 80017e2:	687b      	ldr	r3, [r7, #4]
 80017e4:	699b      	ldr	r3, [r3, #24]
 80017e6:	00da      	lsls	r2, r3, #3
 80017e8:	4b62      	ldr	r3, [pc, #392]	; (8001974 <HAL_RCC_OscConfig+0x624>)
 80017ea:	430a      	orrs	r2, r1
 80017ec:	635a      	str	r2, [r3, #52]	; 0x34
 80017ee:	e01e      	b.n	800182e <HAL_RCC_OscConfig+0x4de>
    }
    else
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 80017f0:	4b60      	ldr	r3, [pc, #384]	; (8001974 <HAL_RCC_OscConfig+0x624>)
 80017f2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80017f4:	4b5f      	ldr	r3, [pc, #380]	; (8001974 <HAL_RCC_OscConfig+0x624>)
 80017f6:	2104      	movs	r1, #4
 80017f8:	430a      	orrs	r2, r1
 80017fa:	635a      	str	r2, [r3, #52]	; 0x34

      /* Disable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_DISABLE();
 80017fc:	4b5d      	ldr	r3, [pc, #372]	; (8001974 <HAL_RCC_OscConfig+0x624>)
 80017fe:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001800:	4b5c      	ldr	r3, [pc, #368]	; (8001974 <HAL_RCC_OscConfig+0x624>)
 8001802:	2101      	movs	r1, #1
 8001804:	438a      	bics	r2, r1
 8001806:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001808:	f7ff f978 	bl	8000afc <HAL_GetTick>
 800180c:	0003      	movs	r3, r0
 800180e:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8001810:	e008      	b.n	8001824 <HAL_RCC_OscConfig+0x4d4>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8001812:	f7ff f973 	bl	8000afc <HAL_GetTick>
 8001816:	0002      	movs	r2, r0
 8001818:	69bb      	ldr	r3, [r7, #24]
 800181a:	1ad3      	subs	r3, r2, r3
 800181c:	2b02      	cmp	r3, #2
 800181e:	d901      	bls.n	8001824 <HAL_RCC_OscConfig+0x4d4>
        {
          return HAL_TIMEOUT;
 8001820:	2303      	movs	r3, #3
 8001822:	e0a2      	b.n	800196a <HAL_RCC_OscConfig+0x61a>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8001824:	4b53      	ldr	r3, [pc, #332]	; (8001974 <HAL_RCC_OscConfig+0x624>)
 8001826:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001828:	2202      	movs	r2, #2
 800182a:	4013      	ands	r3, r2
 800182c:	d1f1      	bne.n	8001812 <HAL_RCC_OscConfig+0x4c2>
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800182e:	687b      	ldr	r3, [r7, #4]
 8001830:	6a1b      	ldr	r3, [r3, #32]
 8001832:	2b00      	cmp	r3, #0
 8001834:	d100      	bne.n	8001838 <HAL_RCC_OscConfig+0x4e8>
 8001836:	e097      	b.n	8001968 <HAL_RCC_OscConfig+0x618>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001838:	4b4e      	ldr	r3, [pc, #312]	; (8001974 <HAL_RCC_OscConfig+0x624>)
 800183a:	685b      	ldr	r3, [r3, #4]
 800183c:	220c      	movs	r2, #12
 800183e:	4013      	ands	r3, r2
 8001840:	2b08      	cmp	r3, #8
 8001842:	d100      	bne.n	8001846 <HAL_RCC_OscConfig+0x4f6>
 8001844:	e06b      	b.n	800191e <HAL_RCC_OscConfig+0x5ce>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001846:	687b      	ldr	r3, [r7, #4]
 8001848:	6a1b      	ldr	r3, [r3, #32]
 800184a:	2b02      	cmp	r3, #2
 800184c:	d14c      	bne.n	80018e8 <HAL_RCC_OscConfig+0x598>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800184e:	4b49      	ldr	r3, [pc, #292]	; (8001974 <HAL_RCC_OscConfig+0x624>)
 8001850:	681a      	ldr	r2, [r3, #0]
 8001852:	4b48      	ldr	r3, [pc, #288]	; (8001974 <HAL_RCC_OscConfig+0x624>)
 8001854:	494a      	ldr	r1, [pc, #296]	; (8001980 <HAL_RCC_OscConfig+0x630>)
 8001856:	400a      	ands	r2, r1
 8001858:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800185a:	f7ff f94f 	bl	8000afc <HAL_GetTick>
 800185e:	0003      	movs	r3, r0
 8001860:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001862:	e008      	b.n	8001876 <HAL_RCC_OscConfig+0x526>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001864:	f7ff f94a 	bl	8000afc <HAL_GetTick>
 8001868:	0002      	movs	r2, r0
 800186a:	69bb      	ldr	r3, [r7, #24]
 800186c:	1ad3      	subs	r3, r2, r3
 800186e:	2b02      	cmp	r3, #2
 8001870:	d901      	bls.n	8001876 <HAL_RCC_OscConfig+0x526>
          {
            return HAL_TIMEOUT;
 8001872:	2303      	movs	r3, #3
 8001874:	e079      	b.n	800196a <HAL_RCC_OscConfig+0x61a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001876:	4b3f      	ldr	r3, [pc, #252]	; (8001974 <HAL_RCC_OscConfig+0x624>)
 8001878:	681a      	ldr	r2, [r3, #0]
 800187a:	2380      	movs	r3, #128	; 0x80
 800187c:	049b      	lsls	r3, r3, #18
 800187e:	4013      	ands	r3, r2
 8001880:	d1f0      	bne.n	8001864 <HAL_RCC_OscConfig+0x514>
          }
        }

        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001882:	4b3c      	ldr	r3, [pc, #240]	; (8001974 <HAL_RCC_OscConfig+0x624>)
 8001884:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001886:	220f      	movs	r2, #15
 8001888:	4393      	bics	r3, r2
 800188a:	0019      	movs	r1, r3
 800188c:	687b      	ldr	r3, [r7, #4]
 800188e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001890:	4b38      	ldr	r3, [pc, #224]	; (8001974 <HAL_RCC_OscConfig+0x624>)
 8001892:	430a      	orrs	r2, r1
 8001894:	62da      	str	r2, [r3, #44]	; 0x2c
 8001896:	4b37      	ldr	r3, [pc, #220]	; (8001974 <HAL_RCC_OscConfig+0x624>)
 8001898:	685b      	ldr	r3, [r3, #4]
 800189a:	4a3a      	ldr	r2, [pc, #232]	; (8001984 <HAL_RCC_OscConfig+0x634>)
 800189c:	4013      	ands	r3, r2
 800189e:	0019      	movs	r1, r3
 80018a0:	687b      	ldr	r3, [r7, #4]
 80018a2:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80018a4:	687b      	ldr	r3, [r7, #4]
 80018a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80018a8:	431a      	orrs	r2, r3
 80018aa:	4b32      	ldr	r3, [pc, #200]	; (8001974 <HAL_RCC_OscConfig+0x624>)
 80018ac:	430a      	orrs	r2, r1
 80018ae:	605a      	str	r2, [r3, #4]
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80018b0:	4b30      	ldr	r3, [pc, #192]	; (8001974 <HAL_RCC_OscConfig+0x624>)
 80018b2:	681a      	ldr	r2, [r3, #0]
 80018b4:	4b2f      	ldr	r3, [pc, #188]	; (8001974 <HAL_RCC_OscConfig+0x624>)
 80018b6:	2180      	movs	r1, #128	; 0x80
 80018b8:	0449      	lsls	r1, r1, #17
 80018ba:	430a      	orrs	r2, r1
 80018bc:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80018be:	f7ff f91d 	bl	8000afc <HAL_GetTick>
 80018c2:	0003      	movs	r3, r0
 80018c4:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80018c6:	e008      	b.n	80018da <HAL_RCC_OscConfig+0x58a>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80018c8:	f7ff f918 	bl	8000afc <HAL_GetTick>
 80018cc:	0002      	movs	r2, r0
 80018ce:	69bb      	ldr	r3, [r7, #24]
 80018d0:	1ad3      	subs	r3, r2, r3
 80018d2:	2b02      	cmp	r3, #2
 80018d4:	d901      	bls.n	80018da <HAL_RCC_OscConfig+0x58a>
          {
            return HAL_TIMEOUT;
 80018d6:	2303      	movs	r3, #3
 80018d8:	e047      	b.n	800196a <HAL_RCC_OscConfig+0x61a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80018da:	4b26      	ldr	r3, [pc, #152]	; (8001974 <HAL_RCC_OscConfig+0x624>)
 80018dc:	681a      	ldr	r2, [r3, #0]
 80018de:	2380      	movs	r3, #128	; 0x80
 80018e0:	049b      	lsls	r3, r3, #18
 80018e2:	4013      	ands	r3, r2
 80018e4:	d0f0      	beq.n	80018c8 <HAL_RCC_OscConfig+0x578>
 80018e6:	e03f      	b.n	8001968 <HAL_RCC_OscConfig+0x618>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80018e8:	4b22      	ldr	r3, [pc, #136]	; (8001974 <HAL_RCC_OscConfig+0x624>)
 80018ea:	681a      	ldr	r2, [r3, #0]
 80018ec:	4b21      	ldr	r3, [pc, #132]	; (8001974 <HAL_RCC_OscConfig+0x624>)
 80018ee:	4924      	ldr	r1, [pc, #144]	; (8001980 <HAL_RCC_OscConfig+0x630>)
 80018f0:	400a      	ands	r2, r1
 80018f2:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80018f4:	f7ff f902 	bl	8000afc <HAL_GetTick>
 80018f8:	0003      	movs	r3, r0
 80018fa:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80018fc:	e008      	b.n	8001910 <HAL_RCC_OscConfig+0x5c0>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80018fe:	f7ff f8fd 	bl	8000afc <HAL_GetTick>
 8001902:	0002      	movs	r2, r0
 8001904:	69bb      	ldr	r3, [r7, #24]
 8001906:	1ad3      	subs	r3, r2, r3
 8001908:	2b02      	cmp	r3, #2
 800190a:	d901      	bls.n	8001910 <HAL_RCC_OscConfig+0x5c0>
          {
            return HAL_TIMEOUT;
 800190c:	2303      	movs	r3, #3
 800190e:	e02c      	b.n	800196a <HAL_RCC_OscConfig+0x61a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001910:	4b18      	ldr	r3, [pc, #96]	; (8001974 <HAL_RCC_OscConfig+0x624>)
 8001912:	681a      	ldr	r2, [r3, #0]
 8001914:	2380      	movs	r3, #128	; 0x80
 8001916:	049b      	lsls	r3, r3, #18
 8001918:	4013      	ands	r3, r2
 800191a:	d1f0      	bne.n	80018fe <HAL_RCC_OscConfig+0x5ae>
 800191c:	e024      	b.n	8001968 <HAL_RCC_OscConfig+0x618>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800191e:	687b      	ldr	r3, [r7, #4]
 8001920:	6a1b      	ldr	r3, [r3, #32]
 8001922:	2b01      	cmp	r3, #1
 8001924:	d101      	bne.n	800192a <HAL_RCC_OscConfig+0x5da>
      {
        return HAL_ERROR;
 8001926:	2301      	movs	r3, #1
 8001928:	e01f      	b.n	800196a <HAL_RCC_OscConfig+0x61a>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config  = RCC->CFGR;
 800192a:	4b12      	ldr	r3, [pc, #72]	; (8001974 <HAL_RCC_OscConfig+0x624>)
 800192c:	685b      	ldr	r3, [r3, #4]
 800192e:	617b      	str	r3, [r7, #20]
        pll_config2 = RCC->CFGR2;
 8001930:	4b10      	ldr	r3, [pc, #64]	; (8001974 <HAL_RCC_OscConfig+0x624>)
 8001932:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001934:	613b      	str	r3, [r7, #16]
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001936:	697a      	ldr	r2, [r7, #20]
 8001938:	2380      	movs	r3, #128	; 0x80
 800193a:	025b      	lsls	r3, r3, #9
 800193c:	401a      	ands	r2, r3
 800193e:	687b      	ldr	r3, [r7, #4]
 8001940:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001942:	429a      	cmp	r2, r3
 8001944:	d10e      	bne.n	8001964 <HAL_RCC_OscConfig+0x614>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8001946:	693b      	ldr	r3, [r7, #16]
 8001948:	220f      	movs	r2, #15
 800194a:	401a      	ands	r2, r3
 800194c:	687b      	ldr	r3, [r7, #4]
 800194e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001950:	429a      	cmp	r2, r3
 8001952:	d107      	bne.n	8001964 <HAL_RCC_OscConfig+0x614>
           (READ_BIT(pll_config,  RCC_CFGR_PLLMUL)  != RCC_OscInitStruct->PLL.PLLMUL))
 8001954:	697a      	ldr	r2, [r7, #20]
 8001956:	23f0      	movs	r3, #240	; 0xf0
 8001958:	039b      	lsls	r3, r3, #14
 800195a:	401a      	ands	r2, r3
 800195c:	687b      	ldr	r3, [r7, #4]
 800195e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8001960:	429a      	cmp	r2, r3
 8001962:	d001      	beq.n	8001968 <HAL_RCC_OscConfig+0x618>
        {
          return HAL_ERROR;
 8001964:	2301      	movs	r3, #1
 8001966:	e000      	b.n	800196a <HAL_RCC_OscConfig+0x61a>
        }
      }
    }
  }

  return HAL_OK;
 8001968:	2300      	movs	r3, #0
}
 800196a:	0018      	movs	r0, r3
 800196c:	46bd      	mov	sp, r7
 800196e:	b008      	add	sp, #32
 8001970:	bd80      	pop	{r7, pc}
 8001972:	46c0      	nop			; (mov r8, r8)
 8001974:	40021000 	.word	0x40021000
 8001978:	00001388 	.word	0x00001388
 800197c:	efffffff 	.word	0xefffffff
 8001980:	feffffff 	.word	0xfeffffff
 8001984:	ffc2ffff 	.word	0xffc2ffff

08001988 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001988:	b580      	push	{r7, lr}
 800198a:	b084      	sub	sp, #16
 800198c:	af00      	add	r7, sp, #0
 800198e:	6078      	str	r0, [r7, #4]
 8001990:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001992:	687b      	ldr	r3, [r7, #4]
 8001994:	2b00      	cmp	r3, #0
 8001996:	d101      	bne.n	800199c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001998:	2301      	movs	r3, #1
 800199a:	e0b3      	b.n	8001b04 <HAL_RCC_ClockConfig+0x17c>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800199c:	4b5b      	ldr	r3, [pc, #364]	; (8001b0c <HAL_RCC_ClockConfig+0x184>)
 800199e:	681b      	ldr	r3, [r3, #0]
 80019a0:	2201      	movs	r2, #1
 80019a2:	4013      	ands	r3, r2
 80019a4:	683a      	ldr	r2, [r7, #0]
 80019a6:	429a      	cmp	r2, r3
 80019a8:	d911      	bls.n	80019ce <HAL_RCC_ClockConfig+0x46>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80019aa:	4b58      	ldr	r3, [pc, #352]	; (8001b0c <HAL_RCC_ClockConfig+0x184>)
 80019ac:	681b      	ldr	r3, [r3, #0]
 80019ae:	2201      	movs	r2, #1
 80019b0:	4393      	bics	r3, r2
 80019b2:	0019      	movs	r1, r3
 80019b4:	4b55      	ldr	r3, [pc, #340]	; (8001b0c <HAL_RCC_ClockConfig+0x184>)
 80019b6:	683a      	ldr	r2, [r7, #0]
 80019b8:	430a      	orrs	r2, r1
 80019ba:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80019bc:	4b53      	ldr	r3, [pc, #332]	; (8001b0c <HAL_RCC_ClockConfig+0x184>)
 80019be:	681b      	ldr	r3, [r3, #0]
 80019c0:	2201      	movs	r2, #1
 80019c2:	4013      	ands	r3, r2
 80019c4:	683a      	ldr	r2, [r7, #0]
 80019c6:	429a      	cmp	r2, r3
 80019c8:	d001      	beq.n	80019ce <HAL_RCC_ClockConfig+0x46>
    {
      return HAL_ERROR;
 80019ca:	2301      	movs	r3, #1
 80019cc:	e09a      	b.n	8001b04 <HAL_RCC_ClockConfig+0x17c>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80019ce:	687b      	ldr	r3, [r7, #4]
 80019d0:	681b      	ldr	r3, [r3, #0]
 80019d2:	2202      	movs	r2, #2
 80019d4:	4013      	ands	r3, r2
 80019d6:	d015      	beq.n	8001a04 <HAL_RCC_ClockConfig+0x7c>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80019d8:	687b      	ldr	r3, [r7, #4]
 80019da:	681b      	ldr	r3, [r3, #0]
 80019dc:	2204      	movs	r2, #4
 80019de:	4013      	ands	r3, r2
 80019e0:	d006      	beq.n	80019f0 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 80019e2:	4b4b      	ldr	r3, [pc, #300]	; (8001b10 <HAL_RCC_ClockConfig+0x188>)
 80019e4:	685a      	ldr	r2, [r3, #4]
 80019e6:	4b4a      	ldr	r3, [pc, #296]	; (8001b10 <HAL_RCC_ClockConfig+0x188>)
 80019e8:	21e0      	movs	r1, #224	; 0xe0
 80019ea:	00c9      	lsls	r1, r1, #3
 80019ec:	430a      	orrs	r2, r1
 80019ee:	605a      	str	r2, [r3, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80019f0:	4b47      	ldr	r3, [pc, #284]	; (8001b10 <HAL_RCC_ClockConfig+0x188>)
 80019f2:	685b      	ldr	r3, [r3, #4]
 80019f4:	22f0      	movs	r2, #240	; 0xf0
 80019f6:	4393      	bics	r3, r2
 80019f8:	0019      	movs	r1, r3
 80019fa:	687b      	ldr	r3, [r7, #4]
 80019fc:	689a      	ldr	r2, [r3, #8]
 80019fe:	4b44      	ldr	r3, [pc, #272]	; (8001b10 <HAL_RCC_ClockConfig+0x188>)
 8001a00:	430a      	orrs	r2, r1
 8001a02:	605a      	str	r2, [r3, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001a04:	687b      	ldr	r3, [r7, #4]
 8001a06:	681b      	ldr	r3, [r3, #0]
 8001a08:	2201      	movs	r2, #1
 8001a0a:	4013      	ands	r3, r2
 8001a0c:	d040      	beq.n	8001a90 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001a0e:	687b      	ldr	r3, [r7, #4]
 8001a10:	685b      	ldr	r3, [r3, #4]
 8001a12:	2b01      	cmp	r3, #1
 8001a14:	d107      	bne.n	8001a26 <HAL_RCC_ClockConfig+0x9e>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001a16:	4b3e      	ldr	r3, [pc, #248]	; (8001b10 <HAL_RCC_ClockConfig+0x188>)
 8001a18:	681a      	ldr	r2, [r3, #0]
 8001a1a:	2380      	movs	r3, #128	; 0x80
 8001a1c:	029b      	lsls	r3, r3, #10
 8001a1e:	4013      	ands	r3, r2
 8001a20:	d114      	bne.n	8001a4c <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 8001a22:	2301      	movs	r3, #1
 8001a24:	e06e      	b.n	8001b04 <HAL_RCC_ClockConfig+0x17c>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001a26:	687b      	ldr	r3, [r7, #4]
 8001a28:	685b      	ldr	r3, [r3, #4]
 8001a2a:	2b02      	cmp	r3, #2
 8001a2c:	d107      	bne.n	8001a3e <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001a2e:	4b38      	ldr	r3, [pc, #224]	; (8001b10 <HAL_RCC_ClockConfig+0x188>)
 8001a30:	681a      	ldr	r2, [r3, #0]
 8001a32:	2380      	movs	r3, #128	; 0x80
 8001a34:	049b      	lsls	r3, r3, #18
 8001a36:	4013      	ands	r3, r2
 8001a38:	d108      	bne.n	8001a4c <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 8001a3a:	2301      	movs	r3, #1
 8001a3c:	e062      	b.n	8001b04 <HAL_RCC_ClockConfig+0x17c>
#endif /* RCC_CFGR_SWS_HSI48 */
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001a3e:	4b34      	ldr	r3, [pc, #208]	; (8001b10 <HAL_RCC_ClockConfig+0x188>)
 8001a40:	681b      	ldr	r3, [r3, #0]
 8001a42:	2202      	movs	r2, #2
 8001a44:	4013      	ands	r3, r2
 8001a46:	d101      	bne.n	8001a4c <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 8001a48:	2301      	movs	r3, #1
 8001a4a:	e05b      	b.n	8001b04 <HAL_RCC_ClockConfig+0x17c>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001a4c:	4b30      	ldr	r3, [pc, #192]	; (8001b10 <HAL_RCC_ClockConfig+0x188>)
 8001a4e:	685b      	ldr	r3, [r3, #4]
 8001a50:	2203      	movs	r2, #3
 8001a52:	4393      	bics	r3, r2
 8001a54:	0019      	movs	r1, r3
 8001a56:	687b      	ldr	r3, [r7, #4]
 8001a58:	685a      	ldr	r2, [r3, #4]
 8001a5a:	4b2d      	ldr	r3, [pc, #180]	; (8001b10 <HAL_RCC_ClockConfig+0x188>)
 8001a5c:	430a      	orrs	r2, r1
 8001a5e:	605a      	str	r2, [r3, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001a60:	f7ff f84c 	bl	8000afc <HAL_GetTick>
 8001a64:	0003      	movs	r3, r0
 8001a66:	60fb      	str	r3, [r7, #12]
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001a68:	e009      	b.n	8001a7e <HAL_RCC_ClockConfig+0xf6>
    {
      if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001a6a:	f7ff f847 	bl	8000afc <HAL_GetTick>
 8001a6e:	0002      	movs	r2, r0
 8001a70:	68fb      	ldr	r3, [r7, #12]
 8001a72:	1ad3      	subs	r3, r2, r3
 8001a74:	4a27      	ldr	r2, [pc, #156]	; (8001b14 <HAL_RCC_ClockConfig+0x18c>)
 8001a76:	4293      	cmp	r3, r2
 8001a78:	d901      	bls.n	8001a7e <HAL_RCC_ClockConfig+0xf6>
      {
        return HAL_TIMEOUT;
 8001a7a:	2303      	movs	r3, #3
 8001a7c:	e042      	b.n	8001b04 <HAL_RCC_ClockConfig+0x17c>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001a7e:	4b24      	ldr	r3, [pc, #144]	; (8001b10 <HAL_RCC_ClockConfig+0x188>)
 8001a80:	685b      	ldr	r3, [r3, #4]
 8001a82:	220c      	movs	r2, #12
 8001a84:	401a      	ands	r2, r3
 8001a86:	687b      	ldr	r3, [r7, #4]
 8001a88:	685b      	ldr	r3, [r3, #4]
 8001a8a:	009b      	lsls	r3, r3, #2
 8001a8c:	429a      	cmp	r2, r3
 8001a8e:	d1ec      	bne.n	8001a6a <HAL_RCC_ClockConfig+0xe2>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001a90:	4b1e      	ldr	r3, [pc, #120]	; (8001b0c <HAL_RCC_ClockConfig+0x184>)
 8001a92:	681b      	ldr	r3, [r3, #0]
 8001a94:	2201      	movs	r2, #1
 8001a96:	4013      	ands	r3, r2
 8001a98:	683a      	ldr	r2, [r7, #0]
 8001a9a:	429a      	cmp	r2, r3
 8001a9c:	d211      	bcs.n	8001ac2 <HAL_RCC_ClockConfig+0x13a>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001a9e:	4b1b      	ldr	r3, [pc, #108]	; (8001b0c <HAL_RCC_ClockConfig+0x184>)
 8001aa0:	681b      	ldr	r3, [r3, #0]
 8001aa2:	2201      	movs	r2, #1
 8001aa4:	4393      	bics	r3, r2
 8001aa6:	0019      	movs	r1, r3
 8001aa8:	4b18      	ldr	r3, [pc, #96]	; (8001b0c <HAL_RCC_ClockConfig+0x184>)
 8001aaa:	683a      	ldr	r2, [r7, #0]
 8001aac:	430a      	orrs	r2, r1
 8001aae:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001ab0:	4b16      	ldr	r3, [pc, #88]	; (8001b0c <HAL_RCC_ClockConfig+0x184>)
 8001ab2:	681b      	ldr	r3, [r3, #0]
 8001ab4:	2201      	movs	r2, #1
 8001ab6:	4013      	ands	r3, r2
 8001ab8:	683a      	ldr	r2, [r7, #0]
 8001aba:	429a      	cmp	r2, r3
 8001abc:	d001      	beq.n	8001ac2 <HAL_RCC_ClockConfig+0x13a>
    {
      return HAL_ERROR;
 8001abe:	2301      	movs	r3, #1
 8001ac0:	e020      	b.n	8001b04 <HAL_RCC_ClockConfig+0x17c>
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001ac2:	687b      	ldr	r3, [r7, #4]
 8001ac4:	681b      	ldr	r3, [r3, #0]
 8001ac6:	2204      	movs	r2, #4
 8001ac8:	4013      	ands	r3, r2
 8001aca:	d009      	beq.n	8001ae0 <HAL_RCC_ClockConfig+0x158>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8001acc:	4b10      	ldr	r3, [pc, #64]	; (8001b10 <HAL_RCC_ClockConfig+0x188>)
 8001ace:	685b      	ldr	r3, [r3, #4]
 8001ad0:	4a11      	ldr	r2, [pc, #68]	; (8001b18 <HAL_RCC_ClockConfig+0x190>)
 8001ad2:	4013      	ands	r3, r2
 8001ad4:	0019      	movs	r1, r3
 8001ad6:	687b      	ldr	r3, [r7, #4]
 8001ad8:	68da      	ldr	r2, [r3, #12]
 8001ada:	4b0d      	ldr	r3, [pc, #52]	; (8001b10 <HAL_RCC_ClockConfig+0x188>)
 8001adc:	430a      	orrs	r2, r1
 8001ade:	605a      	str	r2, [r3, #4]
  }
  
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8001ae0:	f000 f820 	bl	8001b24 <HAL_RCC_GetSysClockFreq>
 8001ae4:	0001      	movs	r1, r0
 8001ae6:	4b0a      	ldr	r3, [pc, #40]	; (8001b10 <HAL_RCC_ClockConfig+0x188>)
 8001ae8:	685b      	ldr	r3, [r3, #4]
 8001aea:	091b      	lsrs	r3, r3, #4
 8001aec:	220f      	movs	r2, #15
 8001aee:	4013      	ands	r3, r2
 8001af0:	4a0a      	ldr	r2, [pc, #40]	; (8001b1c <HAL_RCC_ClockConfig+0x194>)
 8001af2:	5cd3      	ldrb	r3, [r2, r3]
 8001af4:	000a      	movs	r2, r1
 8001af6:	40da      	lsrs	r2, r3
 8001af8:	4b09      	ldr	r3, [pc, #36]	; (8001b20 <HAL_RCC_ClockConfig+0x198>)
 8001afa:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 8001afc:	2000      	movs	r0, #0
 8001afe:	f7fe ffb7 	bl	8000a70 <HAL_InitTick>
  
  return HAL_OK;
 8001b02:	2300      	movs	r3, #0
}
 8001b04:	0018      	movs	r0, r3
 8001b06:	46bd      	mov	sp, r7
 8001b08:	b004      	add	sp, #16
 8001b0a:	bd80      	pop	{r7, pc}
 8001b0c:	40022000 	.word	0x40022000
 8001b10:	40021000 	.word	0x40021000
 8001b14:	00001388 	.word	0x00001388
 8001b18:	fffff8ff 	.word	0xfffff8ff
 8001b1c:	080032e8 	.word	0x080032e8
 8001b20:	20000000 	.word	0x20000000

08001b24 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001b24:	b590      	push	{r4, r7, lr}
 8001b26:	b08f      	sub	sp, #60	; 0x3c
 8001b28:	af00      	add	r7, sp, #0
  const uint8_t aPLLMULFactorTable[16] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
 8001b2a:	2314      	movs	r3, #20
 8001b2c:	18fb      	adds	r3, r7, r3
 8001b2e:	4a2b      	ldr	r2, [pc, #172]	; (8001bdc <HAL_RCC_GetSysClockFreq+0xb8>)
 8001b30:	ca13      	ldmia	r2!, {r0, r1, r4}
 8001b32:	c313      	stmia	r3!, {r0, r1, r4}
 8001b34:	6812      	ldr	r2, [r2, #0]
 8001b36:	601a      	str	r2, [r3, #0]
                                         10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
  const uint8_t aPredivFactorTable[16] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
 8001b38:	1d3b      	adds	r3, r7, #4
 8001b3a:	4a29      	ldr	r2, [pc, #164]	; (8001be0 <HAL_RCC_GetSysClockFreq+0xbc>)
 8001b3c:	ca13      	ldmia	r2!, {r0, r1, r4}
 8001b3e:	c313      	stmia	r3!, {r0, r1, r4}
 8001b40:	6812      	ldr	r2, [r2, #0]
 8001b42:	601a      	str	r2, [r3, #0]
                                           9U,10U, 11U, 12U, 13U, 14U, 15U, 16U};

  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8001b44:	2300      	movs	r3, #0
 8001b46:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001b48:	2300      	movs	r3, #0
 8001b4a:	62bb      	str	r3, [r7, #40]	; 0x28
 8001b4c:	2300      	movs	r3, #0
 8001b4e:	637b      	str	r3, [r7, #52]	; 0x34
 8001b50:	2300      	movs	r3, #0
 8001b52:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t sysclockfreq = 0U;
 8001b54:	2300      	movs	r3, #0
 8001b56:	633b      	str	r3, [r7, #48]	; 0x30
  
  tmpreg = RCC->CFGR;
 8001b58:	4b22      	ldr	r3, [pc, #136]	; (8001be4 <HAL_RCC_GetSysClockFreq+0xc0>)
 8001b5a:	685b      	ldr	r3, [r3, #4]
 8001b5c:	62fb      	str	r3, [r7, #44]	; 0x2c
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001b5e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001b60:	220c      	movs	r2, #12
 8001b62:	4013      	ands	r3, r2
 8001b64:	2b04      	cmp	r3, #4
 8001b66:	d002      	beq.n	8001b6e <HAL_RCC_GetSysClockFreq+0x4a>
 8001b68:	2b08      	cmp	r3, #8
 8001b6a:	d003      	beq.n	8001b74 <HAL_RCC_GetSysClockFreq+0x50>
 8001b6c:	e02d      	b.n	8001bca <HAL_RCC_GetSysClockFreq+0xa6>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001b6e:	4b1e      	ldr	r3, [pc, #120]	; (8001be8 <HAL_RCC_GetSysClockFreq+0xc4>)
 8001b70:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8001b72:	e02d      	b.n	8001bd0 <HAL_RCC_GetSysClockFreq+0xac>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 8001b74:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001b76:	0c9b      	lsrs	r3, r3, #18
 8001b78:	220f      	movs	r2, #15
 8001b7a:	4013      	ands	r3, r2
 8001b7c:	2214      	movs	r2, #20
 8001b7e:	18ba      	adds	r2, r7, r2
 8001b80:	5cd3      	ldrb	r3, [r2, r3]
 8001b82:	627b      	str	r3, [r7, #36]	; 0x24
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 8001b84:	4b17      	ldr	r3, [pc, #92]	; (8001be4 <HAL_RCC_GetSysClockFreq+0xc0>)
 8001b86:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001b88:	220f      	movs	r2, #15
 8001b8a:	4013      	ands	r3, r2
 8001b8c:	1d3a      	adds	r2, r7, #4
 8001b8e:	5cd3      	ldrb	r3, [r2, r3]
 8001b90:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8001b92:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001b94:	2380      	movs	r3, #128	; 0x80
 8001b96:	025b      	lsls	r3, r3, #9
 8001b98:	4013      	ands	r3, r2
 8001b9a:	d009      	beq.n	8001bb0 <HAL_RCC_GetSysClockFreq+0x8c>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8001b9c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8001b9e:	4812      	ldr	r0, [pc, #72]	; (8001be8 <HAL_RCC_GetSysClockFreq+0xc4>)
 8001ba0:	f7fe fab2 	bl	8000108 <__udivsi3>
 8001ba4:	0003      	movs	r3, r0
 8001ba6:	001a      	movs	r2, r3
 8001ba8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001baa:	4353      	muls	r3, r2
 8001bac:	637b      	str	r3, [r7, #52]	; 0x34
 8001bae:	e009      	b.n	8001bc4 <HAL_RCC_GetSysClockFreq+0xa0>
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
#else
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 8001bb0:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8001bb2:	000a      	movs	r2, r1
 8001bb4:	0152      	lsls	r2, r2, #5
 8001bb6:	1a52      	subs	r2, r2, r1
 8001bb8:	0193      	lsls	r3, r2, #6
 8001bba:	1a9b      	subs	r3, r3, r2
 8001bbc:	00db      	lsls	r3, r3, #3
 8001bbe:	185b      	adds	r3, r3, r1
 8001bc0:	021b      	lsls	r3, r3, #8
 8001bc2:	637b      	str	r3, [r7, #52]	; 0x34
#endif
      }
      sysclockfreq = pllclk;
 8001bc4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001bc6:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8001bc8:	e002      	b.n	8001bd0 <HAL_RCC_GetSysClockFreq+0xac>
    }
#endif /* RCC_CFGR_SWS_HSI48 */
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8001bca:	4b07      	ldr	r3, [pc, #28]	; (8001be8 <HAL_RCC_GetSysClockFreq+0xc4>)
 8001bcc:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8001bce:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 8001bd0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
}
 8001bd2:	0018      	movs	r0, r3
 8001bd4:	46bd      	mov	sp, r7
 8001bd6:	b00f      	add	sp, #60	; 0x3c
 8001bd8:	bd90      	pop	{r4, r7, pc}
 8001bda:	46c0      	nop			; (mov r8, r8)
 8001bdc:	080032c8 	.word	0x080032c8
 8001be0:	080032d8 	.word	0x080032d8
 8001be4:	40021000 	.word	0x40021000
 8001be8:	007a1200 	.word	0x007a1200

08001bec <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001bec:	b580      	push	{r7, lr}
 8001bee:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001bf0:	4b02      	ldr	r3, [pc, #8]	; (8001bfc <HAL_RCC_GetHCLKFreq+0x10>)
 8001bf2:	681b      	ldr	r3, [r3, #0]
}
 8001bf4:	0018      	movs	r0, r3
 8001bf6:	46bd      	mov	sp, r7
 8001bf8:	bd80      	pop	{r7, pc}
 8001bfa:	46c0      	nop			; (mov r8, r8)
 8001bfc:	20000000 	.word	0x20000000

08001c00 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001c00:	b580      	push	{r7, lr}
 8001c02:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE) >> RCC_CFGR_PPRE_BITNUMBER]);
 8001c04:	f7ff fff2 	bl	8001bec <HAL_RCC_GetHCLKFreq>
 8001c08:	0001      	movs	r1, r0
 8001c0a:	4b06      	ldr	r3, [pc, #24]	; (8001c24 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001c0c:	685b      	ldr	r3, [r3, #4]
 8001c0e:	0a1b      	lsrs	r3, r3, #8
 8001c10:	2207      	movs	r2, #7
 8001c12:	4013      	ands	r3, r2
 8001c14:	4a04      	ldr	r2, [pc, #16]	; (8001c28 <HAL_RCC_GetPCLK1Freq+0x28>)
 8001c16:	5cd3      	ldrb	r3, [r2, r3]
 8001c18:	40d9      	lsrs	r1, r3
 8001c1a:	000b      	movs	r3, r1
}    
 8001c1c:	0018      	movs	r0, r3
 8001c1e:	46bd      	mov	sp, r7
 8001c20:	bd80      	pop	{r7, pc}
 8001c22:	46c0      	nop			; (mov r8, r8)
 8001c24:	40021000 	.word	0x40021000
 8001c28:	080032f8 	.word	0x080032f8

08001c2c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8001c2c:	b580      	push	{r7, lr}
 8001c2e:	b082      	sub	sp, #8
 8001c30:	af00      	add	r7, sp, #0
 8001c32:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8001c34:	687b      	ldr	r3, [r7, #4]
 8001c36:	2b00      	cmp	r3, #0
 8001c38:	d101      	bne.n	8001c3e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8001c3a:	2301      	movs	r3, #1
 8001c3c:	e044      	b.n	8001cc8 <HAL_UART_Init+0x9c>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8001c3e:	687b      	ldr	r3, [r7, #4]
 8001c40:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001c42:	2b00      	cmp	r3, #0
 8001c44:	d107      	bne.n	8001c56 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8001c46:	687b      	ldr	r3, [r7, #4]
 8001c48:	2270      	movs	r2, #112	; 0x70
 8001c4a:	2100      	movs	r1, #0
 8001c4c:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8001c4e:	687b      	ldr	r3, [r7, #4]
 8001c50:	0018      	movs	r0, r3
 8001c52:	f7fe fdb7 	bl	80007c4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8001c56:	687b      	ldr	r3, [r7, #4]
 8001c58:	2224      	movs	r2, #36	; 0x24
 8001c5a:	675a      	str	r2, [r3, #116]	; 0x74

  __HAL_UART_DISABLE(huart);
 8001c5c:	687b      	ldr	r3, [r7, #4]
 8001c5e:	681b      	ldr	r3, [r3, #0]
 8001c60:	681a      	ldr	r2, [r3, #0]
 8001c62:	687b      	ldr	r3, [r7, #4]
 8001c64:	681b      	ldr	r3, [r3, #0]
 8001c66:	2101      	movs	r1, #1
 8001c68:	438a      	bics	r2, r1
 8001c6a:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8001c6c:	687b      	ldr	r3, [r7, #4]
 8001c6e:	0018      	movs	r0, r3
 8001c70:	f000 f988 	bl	8001f84 <UART_SetConfig>
 8001c74:	0003      	movs	r3, r0
 8001c76:	2b01      	cmp	r3, #1
 8001c78:	d101      	bne.n	8001c7e <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 8001c7a:	2301      	movs	r3, #1
 8001c7c:	e024      	b.n	8001cc8 <HAL_UART_Init+0x9c>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8001c7e:	687b      	ldr	r3, [r7, #4]
 8001c80:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001c82:	2b00      	cmp	r3, #0
 8001c84:	d003      	beq.n	8001c8e <HAL_UART_Init+0x62>
  {
    UART_AdvFeatureConfig(huart);
 8001c86:	687b      	ldr	r3, [r7, #4]
 8001c88:	0018      	movs	r0, r3
 8001c8a:	f000 fb01 	bl	8002290 <UART_AdvFeatureConfig>
  - LINEN (if LIN is supported) and CLKEN bits in the USART_CR2 register,
  - SCEN (if Smartcard is supported), HDSEL and IREN (if IrDA is supported)  bits in the USART_CR3 register.*/
#if defined (USART_CR2_LINEN)
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
#else
  CLEAR_BIT(huart->Instance->CR2, USART_CR2_CLKEN);
 8001c8e:	687b      	ldr	r3, [r7, #4]
 8001c90:	681b      	ldr	r3, [r3, #0]
 8001c92:	685a      	ldr	r2, [r3, #4]
 8001c94:	687b      	ldr	r3, [r7, #4]
 8001c96:	681b      	ldr	r3, [r3, #0]
 8001c98:	490d      	ldr	r1, [pc, #52]	; (8001cd0 <HAL_UART_Init+0xa4>)
 8001c9a:	400a      	ands	r2, r1
 8001c9c:	605a      	str	r2, [r3, #4]
#endif /* USART_CR3_IREN */
#else
#if defined (USART_CR3_IREN)
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_HDSEL | USART_CR3_IREN));
#else
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
 8001c9e:	687b      	ldr	r3, [r7, #4]
 8001ca0:	681b      	ldr	r3, [r3, #0]
 8001ca2:	689a      	ldr	r2, [r3, #8]
 8001ca4:	687b      	ldr	r3, [r7, #4]
 8001ca6:	681b      	ldr	r3, [r3, #0]
 8001ca8:	2108      	movs	r1, #8
 8001caa:	438a      	bics	r2, r1
 8001cac:	609a      	str	r2, [r3, #8]
#endif /* USART_CR3_IREN*/
#endif /* USART_CR3_SCEN */

  __HAL_UART_ENABLE(huart);
 8001cae:	687b      	ldr	r3, [r7, #4]
 8001cb0:	681b      	ldr	r3, [r3, #0]
 8001cb2:	681a      	ldr	r2, [r3, #0]
 8001cb4:	687b      	ldr	r3, [r7, #4]
 8001cb6:	681b      	ldr	r3, [r3, #0]
 8001cb8:	2101      	movs	r1, #1
 8001cba:	430a      	orrs	r2, r1
 8001cbc:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8001cbe:	687b      	ldr	r3, [r7, #4]
 8001cc0:	0018      	movs	r0, r3
 8001cc2:	f000 fb99 	bl	80023f8 <UART_CheckIdleState>
 8001cc6:	0003      	movs	r3, r0
}
 8001cc8:	0018      	movs	r0, r3
 8001cca:	46bd      	mov	sp, r7
 8001ccc:	b002      	add	sp, #8
 8001cce:	bd80      	pop	{r7, pc}
 8001cd0:	fffff7ff 	.word	0xfffff7ff

08001cd4 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001cd4:	b580      	push	{r7, lr}
 8001cd6:	b08a      	sub	sp, #40	; 0x28
 8001cd8:	af02      	add	r7, sp, #8
 8001cda:	60f8      	str	r0, [r7, #12]
 8001cdc:	60b9      	str	r1, [r7, #8]
 8001cde:	603b      	str	r3, [r7, #0]
 8001ce0:	1dbb      	adds	r3, r7, #6
 8001ce2:	801a      	strh	r2, [r3, #0]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8001ce4:	68fb      	ldr	r3, [r7, #12]
 8001ce6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001ce8:	2b20      	cmp	r3, #32
 8001cea:	d000      	beq.n	8001cee <HAL_UART_Transmit+0x1a>
 8001cec:	e095      	b.n	8001e1a <HAL_UART_Transmit+0x146>
  {
    if ((pData == NULL) || (Size == 0U))
 8001cee:	68bb      	ldr	r3, [r7, #8]
 8001cf0:	2b00      	cmp	r3, #0
 8001cf2:	d003      	beq.n	8001cfc <HAL_UART_Transmit+0x28>
 8001cf4:	1dbb      	adds	r3, r7, #6
 8001cf6:	881b      	ldrh	r3, [r3, #0]
 8001cf8:	2b00      	cmp	r3, #0
 8001cfa:	d101      	bne.n	8001d00 <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 8001cfc:	2301      	movs	r3, #1
 8001cfe:	e08d      	b.n	8001e1c <HAL_UART_Transmit+0x148>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8001d00:	68fb      	ldr	r3, [r7, #12]
 8001d02:	689a      	ldr	r2, [r3, #8]
 8001d04:	2380      	movs	r3, #128	; 0x80
 8001d06:	015b      	lsls	r3, r3, #5
 8001d08:	429a      	cmp	r2, r3
 8001d0a:	d109      	bne.n	8001d20 <HAL_UART_Transmit+0x4c>
 8001d0c:	68fb      	ldr	r3, [r7, #12]
 8001d0e:	691b      	ldr	r3, [r3, #16]
 8001d10:	2b00      	cmp	r3, #0
 8001d12:	d105      	bne.n	8001d20 <HAL_UART_Transmit+0x4c>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8001d14:	68bb      	ldr	r3, [r7, #8]
 8001d16:	2201      	movs	r2, #1
 8001d18:	4013      	ands	r3, r2
 8001d1a:	d001      	beq.n	8001d20 <HAL_UART_Transmit+0x4c>
      {
        return  HAL_ERROR;
 8001d1c:	2301      	movs	r3, #1
 8001d1e:	e07d      	b.n	8001e1c <HAL_UART_Transmit+0x148>
      }
    }

    __HAL_LOCK(huart);
 8001d20:	68fb      	ldr	r3, [r7, #12]
 8001d22:	2270      	movs	r2, #112	; 0x70
 8001d24:	5c9b      	ldrb	r3, [r3, r2]
 8001d26:	2b01      	cmp	r3, #1
 8001d28:	d101      	bne.n	8001d2e <HAL_UART_Transmit+0x5a>
 8001d2a:	2302      	movs	r3, #2
 8001d2c:	e076      	b.n	8001e1c <HAL_UART_Transmit+0x148>
 8001d2e:	68fb      	ldr	r3, [r7, #12]
 8001d30:	2270      	movs	r2, #112	; 0x70
 8001d32:	2101      	movs	r1, #1
 8001d34:	5499      	strb	r1, [r3, r2]

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001d36:	68fb      	ldr	r3, [r7, #12]
 8001d38:	2200      	movs	r2, #0
 8001d3a:	67da      	str	r2, [r3, #124]	; 0x7c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8001d3c:	68fb      	ldr	r3, [r7, #12]
 8001d3e:	2221      	movs	r2, #33	; 0x21
 8001d40:	675a      	str	r2, [r3, #116]	; 0x74

    /* Init tickstart for timeout managment*/
    tickstart = HAL_GetTick();
 8001d42:	f7fe fedb 	bl	8000afc <HAL_GetTick>
 8001d46:	0003      	movs	r3, r0
 8001d48:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 8001d4a:	68fb      	ldr	r3, [r7, #12]
 8001d4c:	1dba      	adds	r2, r7, #6
 8001d4e:	2150      	movs	r1, #80	; 0x50
 8001d50:	8812      	ldrh	r2, [r2, #0]
 8001d52:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 8001d54:	68fb      	ldr	r3, [r7, #12]
 8001d56:	1dba      	adds	r2, r7, #6
 8001d58:	2152      	movs	r1, #82	; 0x52
 8001d5a:	8812      	ldrh	r2, [r2, #0]
 8001d5c:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8001d5e:	68fb      	ldr	r3, [r7, #12]
 8001d60:	689a      	ldr	r2, [r3, #8]
 8001d62:	2380      	movs	r3, #128	; 0x80
 8001d64:	015b      	lsls	r3, r3, #5
 8001d66:	429a      	cmp	r2, r3
 8001d68:	d108      	bne.n	8001d7c <HAL_UART_Transmit+0xa8>
 8001d6a:	68fb      	ldr	r3, [r7, #12]
 8001d6c:	691b      	ldr	r3, [r3, #16]
 8001d6e:	2b00      	cmp	r3, #0
 8001d70:	d104      	bne.n	8001d7c <HAL_UART_Transmit+0xa8>
    {
      pdata8bits  = NULL;
 8001d72:	2300      	movs	r3, #0
 8001d74:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8001d76:	68bb      	ldr	r3, [r7, #8]
 8001d78:	61bb      	str	r3, [r7, #24]
 8001d7a:	e003      	b.n	8001d84 <HAL_UART_Transmit+0xb0>
    }
    else
    {
      pdata8bits  = pData;
 8001d7c:	68bb      	ldr	r3, [r7, #8]
 8001d7e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8001d80:	2300      	movs	r3, #0
 8001d82:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8001d84:	e02d      	b.n	8001de2 <HAL_UART_Transmit+0x10e>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8001d86:	697a      	ldr	r2, [r7, #20]
 8001d88:	68f8      	ldr	r0, [r7, #12]
 8001d8a:	683b      	ldr	r3, [r7, #0]
 8001d8c:	9300      	str	r3, [sp, #0]
 8001d8e:	0013      	movs	r3, r2
 8001d90:	2200      	movs	r2, #0
 8001d92:	2180      	movs	r1, #128	; 0x80
 8001d94:	f000 fb76 	bl	8002484 <UART_WaitOnFlagUntilTimeout>
 8001d98:	1e03      	subs	r3, r0, #0
 8001d9a:	d001      	beq.n	8001da0 <HAL_UART_Transmit+0xcc>
      {
        return HAL_TIMEOUT;
 8001d9c:	2303      	movs	r3, #3
 8001d9e:	e03d      	b.n	8001e1c <HAL_UART_Transmit+0x148>
      }
      if (pdata8bits == NULL)
 8001da0:	69fb      	ldr	r3, [r7, #28]
 8001da2:	2b00      	cmp	r3, #0
 8001da4:	d10b      	bne.n	8001dbe <HAL_UART_Transmit+0xea>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8001da6:	69bb      	ldr	r3, [r7, #24]
 8001da8:	881a      	ldrh	r2, [r3, #0]
 8001daa:	68fb      	ldr	r3, [r7, #12]
 8001dac:	681b      	ldr	r3, [r3, #0]
 8001dae:	05d2      	lsls	r2, r2, #23
 8001db0:	0dd2      	lsrs	r2, r2, #23
 8001db2:	b292      	uxth	r2, r2
 8001db4:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8001db6:	69bb      	ldr	r3, [r7, #24]
 8001db8:	3302      	adds	r3, #2
 8001dba:	61bb      	str	r3, [r7, #24]
 8001dbc:	e008      	b.n	8001dd0 <HAL_UART_Transmit+0xfc>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8001dbe:	69fb      	ldr	r3, [r7, #28]
 8001dc0:	781a      	ldrb	r2, [r3, #0]
 8001dc2:	68fb      	ldr	r3, [r7, #12]
 8001dc4:	681b      	ldr	r3, [r3, #0]
 8001dc6:	b292      	uxth	r2, r2
 8001dc8:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8001dca:	69fb      	ldr	r3, [r7, #28]
 8001dcc:	3301      	adds	r3, #1
 8001dce:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8001dd0:	68fb      	ldr	r3, [r7, #12]
 8001dd2:	2252      	movs	r2, #82	; 0x52
 8001dd4:	5a9b      	ldrh	r3, [r3, r2]
 8001dd6:	b29b      	uxth	r3, r3
 8001dd8:	3b01      	subs	r3, #1
 8001dda:	b299      	uxth	r1, r3
 8001ddc:	68fb      	ldr	r3, [r7, #12]
 8001dde:	2252      	movs	r2, #82	; 0x52
 8001de0:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 8001de2:	68fb      	ldr	r3, [r7, #12]
 8001de4:	2252      	movs	r2, #82	; 0x52
 8001de6:	5a9b      	ldrh	r3, [r3, r2]
 8001de8:	b29b      	uxth	r3, r3
 8001dea:	2b00      	cmp	r3, #0
 8001dec:	d1cb      	bne.n	8001d86 <HAL_UART_Transmit+0xb2>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8001dee:	697a      	ldr	r2, [r7, #20]
 8001df0:	68f8      	ldr	r0, [r7, #12]
 8001df2:	683b      	ldr	r3, [r7, #0]
 8001df4:	9300      	str	r3, [sp, #0]
 8001df6:	0013      	movs	r3, r2
 8001df8:	2200      	movs	r2, #0
 8001dfa:	2140      	movs	r1, #64	; 0x40
 8001dfc:	f000 fb42 	bl	8002484 <UART_WaitOnFlagUntilTimeout>
 8001e00:	1e03      	subs	r3, r0, #0
 8001e02:	d001      	beq.n	8001e08 <HAL_UART_Transmit+0x134>
    {
      return HAL_TIMEOUT;
 8001e04:	2303      	movs	r3, #3
 8001e06:	e009      	b.n	8001e1c <HAL_UART_Transmit+0x148>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8001e08:	68fb      	ldr	r3, [r7, #12]
 8001e0a:	2220      	movs	r2, #32
 8001e0c:	675a      	str	r2, [r3, #116]	; 0x74

    __HAL_UNLOCK(huart);
 8001e0e:	68fb      	ldr	r3, [r7, #12]
 8001e10:	2270      	movs	r2, #112	; 0x70
 8001e12:	2100      	movs	r1, #0
 8001e14:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8001e16:	2300      	movs	r3, #0
 8001e18:	e000      	b.n	8001e1c <HAL_UART_Transmit+0x148>
  }
  else
  {
    return HAL_BUSY;
 8001e1a:	2302      	movs	r3, #2
  }
}
 8001e1c:	0018      	movs	r0, r3
 8001e1e:	46bd      	mov	sp, r7
 8001e20:	b008      	add	sp, #32
 8001e22:	bd80      	pop	{r7, pc}

08001e24 <HAL_UART_Receive_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8001e24:	b580      	push	{r7, lr}
 8001e26:	b084      	sub	sp, #16
 8001e28:	af00      	add	r7, sp, #0
 8001e2a:	60f8      	str	r0, [r7, #12]
 8001e2c:	60b9      	str	r1, [r7, #8]
 8001e2e:	1dbb      	adds	r3, r7, #6
 8001e30:	801a      	strh	r2, [r3, #0]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8001e32:	68fb      	ldr	r3, [r7, #12]
 8001e34:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8001e36:	2b20      	cmp	r3, #32
 8001e38:	d000      	beq.n	8001e3c <HAL_UART_Receive_DMA+0x18>
 8001e3a:	e07f      	b.n	8001f3c <HAL_UART_Receive_DMA+0x118>
  {
    if ((pData == NULL) || (Size == 0U))
 8001e3c:	68bb      	ldr	r3, [r7, #8]
 8001e3e:	2b00      	cmp	r3, #0
 8001e40:	d003      	beq.n	8001e4a <HAL_UART_Receive_DMA+0x26>
 8001e42:	1dbb      	adds	r3, r7, #6
 8001e44:	881b      	ldrh	r3, [r3, #0]
 8001e46:	2b00      	cmp	r3, #0
 8001e48:	d101      	bne.n	8001e4e <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 8001e4a:	2301      	movs	r3, #1
 8001e4c:	e077      	b.n	8001f3e <HAL_UART_Receive_DMA+0x11a>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data copy from RDR will be
       handled by DMA from a u16 frontier. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8001e4e:	68fb      	ldr	r3, [r7, #12]
 8001e50:	689a      	ldr	r2, [r3, #8]
 8001e52:	2380      	movs	r3, #128	; 0x80
 8001e54:	015b      	lsls	r3, r3, #5
 8001e56:	429a      	cmp	r2, r3
 8001e58:	d109      	bne.n	8001e6e <HAL_UART_Receive_DMA+0x4a>
 8001e5a:	68fb      	ldr	r3, [r7, #12]
 8001e5c:	691b      	ldr	r3, [r3, #16]
 8001e5e:	2b00      	cmp	r3, #0
 8001e60:	d105      	bne.n	8001e6e <HAL_UART_Receive_DMA+0x4a>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8001e62:	68bb      	ldr	r3, [r7, #8]
 8001e64:	2201      	movs	r2, #1
 8001e66:	4013      	ands	r3, r2
 8001e68:	d001      	beq.n	8001e6e <HAL_UART_Receive_DMA+0x4a>
      {
        return  HAL_ERROR;
 8001e6a:	2301      	movs	r3, #1
 8001e6c:	e067      	b.n	8001f3e <HAL_UART_Receive_DMA+0x11a>
      }
    }

    __HAL_LOCK(huart);
 8001e6e:	68fb      	ldr	r3, [r7, #12]
 8001e70:	2270      	movs	r2, #112	; 0x70
 8001e72:	5c9b      	ldrb	r3, [r3, r2]
 8001e74:	2b01      	cmp	r3, #1
 8001e76:	d101      	bne.n	8001e7c <HAL_UART_Receive_DMA+0x58>
 8001e78:	2302      	movs	r3, #2
 8001e7a:	e060      	b.n	8001f3e <HAL_UART_Receive_DMA+0x11a>
 8001e7c:	68fb      	ldr	r3, [r7, #12]
 8001e7e:	2270      	movs	r2, #112	; 0x70
 8001e80:	2101      	movs	r1, #1
 8001e82:	5499      	strb	r1, [r3, r2]

    huart->pRxBuffPtr = pData;
 8001e84:	68fb      	ldr	r3, [r7, #12]
 8001e86:	68ba      	ldr	r2, [r7, #8]
 8001e88:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferSize = Size;
 8001e8a:	68fb      	ldr	r3, [r7, #12]
 8001e8c:	1dba      	adds	r2, r7, #6
 8001e8e:	2158      	movs	r1, #88	; 0x58
 8001e90:	8812      	ldrh	r2, [r2, #0]
 8001e92:	525a      	strh	r2, [r3, r1]

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001e94:	68fb      	ldr	r3, [r7, #12]
 8001e96:	2200      	movs	r2, #0
 8001e98:	67da      	str	r2, [r3, #124]	; 0x7c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8001e9a:	68fb      	ldr	r3, [r7, #12]
 8001e9c:	2222      	movs	r2, #34	; 0x22
 8001e9e:	679a      	str	r2, [r3, #120]	; 0x78

    if (huart->hdmarx != NULL)
 8001ea0:	68fb      	ldr	r3, [r7, #12]
 8001ea2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8001ea4:	2b00      	cmp	r3, #0
 8001ea6:	d02a      	beq.n	8001efe <HAL_UART_Receive_DMA+0xda>
    {
      /* Set the UART DMA transfer complete callback */
      huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8001ea8:	68fb      	ldr	r3, [r7, #12]
 8001eaa:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8001eac:	4a26      	ldr	r2, [pc, #152]	; (8001f48 <HAL_UART_Receive_DMA+0x124>)
 8001eae:	629a      	str	r2, [r3, #40]	; 0x28

      /* Set the UART DMA Half transfer complete callback */
      huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8001eb0:	68fb      	ldr	r3, [r7, #12]
 8001eb2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8001eb4:	4a25      	ldr	r2, [pc, #148]	; (8001f4c <HAL_UART_Receive_DMA+0x128>)
 8001eb6:	62da      	str	r2, [r3, #44]	; 0x2c

      /* Set the DMA error callback */
      huart->hdmarx->XferErrorCallback = UART_DMAError;
 8001eb8:	68fb      	ldr	r3, [r7, #12]
 8001eba:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8001ebc:	4a24      	ldr	r2, [pc, #144]	; (8001f50 <HAL_UART_Receive_DMA+0x12c>)
 8001ebe:	631a      	str	r2, [r3, #48]	; 0x30

      /* Set the DMA abort callback */
      huart->hdmarx->XferAbortCallback = NULL;
 8001ec0:	68fb      	ldr	r3, [r7, #12]
 8001ec2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8001ec4:	2200      	movs	r2, #0
 8001ec6:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 8001ec8:	68fb      	ldr	r3, [r7, #12]
 8001eca:	6ed8      	ldr	r0, [r3, #108]	; 0x6c
 8001ecc:	68fb      	ldr	r3, [r7, #12]
 8001ece:	681b      	ldr	r3, [r3, #0]
 8001ed0:	3324      	adds	r3, #36	; 0x24
 8001ed2:	0019      	movs	r1, r3
 8001ed4:	68fb      	ldr	r3, [r7, #12]
 8001ed6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001ed8:	001a      	movs	r2, r3
 8001eda:	1dbb      	adds	r3, r7, #6
 8001edc:	881b      	ldrh	r3, [r3, #0]
 8001ede:	f7fe ff3d 	bl	8000d5c <HAL_DMA_Start_IT>
 8001ee2:	1e03      	subs	r3, r0, #0
 8001ee4:	d00b      	beq.n	8001efe <HAL_UART_Receive_DMA+0xda>
      {
        /* Set error code to DMA */
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 8001ee6:	68fb      	ldr	r3, [r7, #12]
 8001ee8:	2210      	movs	r2, #16
 8001eea:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 8001eec:	68fb      	ldr	r3, [r7, #12]
 8001eee:	2270      	movs	r2, #112	; 0x70
 8001ef0:	2100      	movs	r1, #0
 8001ef2:	5499      	strb	r1, [r3, r2]

        /* Restore huart->gState to ready */
        huart->gState = HAL_UART_STATE_READY;
 8001ef4:	68fb      	ldr	r3, [r7, #12]
 8001ef6:	2220      	movs	r2, #32
 8001ef8:	675a      	str	r2, [r3, #116]	; 0x74

        return HAL_ERROR;
 8001efa:	2301      	movs	r3, #1
 8001efc:	e01f      	b.n	8001f3e <HAL_UART_Receive_DMA+0x11a>
      }
    }
    __HAL_UNLOCK(huart);
 8001efe:	68fb      	ldr	r3, [r7, #12]
 8001f00:	2270      	movs	r2, #112	; 0x70
 8001f02:	2100      	movs	r1, #0
 8001f04:	5499      	strb	r1, [r3, r2]

    /* Enable the UART Parity Error Interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8001f06:	68fb      	ldr	r3, [r7, #12]
 8001f08:	681b      	ldr	r3, [r3, #0]
 8001f0a:	681a      	ldr	r2, [r3, #0]
 8001f0c:	68fb      	ldr	r3, [r7, #12]
 8001f0e:	681b      	ldr	r3, [r3, #0]
 8001f10:	2180      	movs	r1, #128	; 0x80
 8001f12:	0049      	lsls	r1, r1, #1
 8001f14:	430a      	orrs	r2, r1
 8001f16:	601a      	str	r2, [r3, #0]

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8001f18:	68fb      	ldr	r3, [r7, #12]
 8001f1a:	681b      	ldr	r3, [r3, #0]
 8001f1c:	689a      	ldr	r2, [r3, #8]
 8001f1e:	68fb      	ldr	r3, [r7, #12]
 8001f20:	681b      	ldr	r3, [r3, #0]
 8001f22:	2101      	movs	r1, #1
 8001f24:	430a      	orrs	r2, r1
 8001f26:	609a      	str	r2, [r3, #8]

    /* Enable the DMA transfer for the receiver request by setting the DMAR bit
    in the UART CR3 register */
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8001f28:	68fb      	ldr	r3, [r7, #12]
 8001f2a:	681b      	ldr	r3, [r3, #0]
 8001f2c:	689a      	ldr	r2, [r3, #8]
 8001f2e:	68fb      	ldr	r3, [r7, #12]
 8001f30:	681b      	ldr	r3, [r3, #0]
 8001f32:	2140      	movs	r1, #64	; 0x40
 8001f34:	430a      	orrs	r2, r1
 8001f36:	609a      	str	r2, [r3, #8]

    return HAL_OK;
 8001f38:	2300      	movs	r3, #0
 8001f3a:	e000      	b.n	8001f3e <HAL_UART_Receive_DMA+0x11a>
  }
  else
  {
    return HAL_BUSY;
 8001f3c:	2302      	movs	r3, #2
  }
}
 8001f3e:	0018      	movs	r0, r3
 8001f40:	46bd      	mov	sp, r7
 8001f42:	b004      	add	sp, #16
 8001f44:	bd80      	pop	{r7, pc}
 8001f46:	46c0      	nop			; (mov r8, r8)
 8001f48:	080025e9 	.word	0x080025e9
 8001f4c:	08002651 	.word	0x08002651
 8001f50:	0800266f 	.word	0x0800266f

08001f54 <HAL_UART_RxCpltCallback>:
  * @brief  Rx Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8001f54:	b580      	push	{r7, lr}
 8001f56:	b082      	sub	sp, #8
 8001f58:	af00      	add	r7, sp, #0
 8001f5a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_RxCpltCallback can be implemented in the user file.
   */
}
 8001f5c:	46c0      	nop			; (mov r8, r8)
 8001f5e:	46bd      	mov	sp, r7
 8001f60:	b002      	add	sp, #8
 8001f62:	bd80      	pop	{r7, pc}

08001f64 <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8001f64:	b580      	push	{r7, lr}
 8001f66:	b082      	sub	sp, #8
 8001f68:	af00      	add	r7, sp, #0
 8001f6a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 8001f6c:	46c0      	nop			; (mov r8, r8)
 8001f6e:	46bd      	mov	sp, r7
 8001f70:	b002      	add	sp, #8
 8001f72:	bd80      	pop	{r7, pc}

08001f74 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8001f74:	b580      	push	{r7, lr}
 8001f76:	b082      	sub	sp, #8
 8001f78:	af00      	add	r7, sp, #0
 8001f7a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8001f7c:	46c0      	nop			; (mov r8, r8)
 8001f7e:	46bd      	mov	sp, r7
 8001f80:	b002      	add	sp, #8
 8001f82:	bd80      	pop	{r7, pc}

08001f84 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8001f84:	b580      	push	{r7, lr}
 8001f86:	b088      	sub	sp, #32
 8001f88:	af00      	add	r7, sp, #0
 8001f8a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv                   = 0x00000000U;
 8001f8c:	2300      	movs	r3, #0
 8001f8e:	61bb      	str	r3, [r7, #24]
  HAL_StatusTypeDef ret               = HAL_OK;
 8001f90:	2317      	movs	r3, #23
 8001f92:	18fb      	adds	r3, r7, r3
 8001f94:	2200      	movs	r2, #0
 8001f96:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	689a      	ldr	r2, [r3, #8]
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	691b      	ldr	r3, [r3, #16]
 8001fa0:	431a      	orrs	r2, r3
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	695b      	ldr	r3, [r3, #20]
 8001fa6:	431a      	orrs	r2, r3
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	69db      	ldr	r3, [r3, #28]
 8001fac:	4313      	orrs	r3, r2
 8001fae:	613b      	str	r3, [r7, #16]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	681b      	ldr	r3, [r3, #0]
 8001fb4:	681b      	ldr	r3, [r3, #0]
 8001fb6:	4aad      	ldr	r2, [pc, #692]	; (800226c <UART_SetConfig+0x2e8>)
 8001fb8:	4013      	ands	r3, r2
 8001fba:	0019      	movs	r1, r3
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	681b      	ldr	r3, [r3, #0]
 8001fc0:	693a      	ldr	r2, [r7, #16]
 8001fc2:	430a      	orrs	r2, r1
 8001fc4:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8001fc6:	687b      	ldr	r3, [r7, #4]
 8001fc8:	681b      	ldr	r3, [r3, #0]
 8001fca:	685b      	ldr	r3, [r3, #4]
 8001fcc:	4aa8      	ldr	r2, [pc, #672]	; (8002270 <UART_SetConfig+0x2ec>)
 8001fce:	4013      	ands	r3, r2
 8001fd0:	0019      	movs	r1, r3
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	68da      	ldr	r2, [r3, #12]
 8001fd6:	687b      	ldr	r3, [r7, #4]
 8001fd8:	681b      	ldr	r3, [r3, #0]
 8001fda:	430a      	orrs	r2, r1
 8001fdc:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8001fde:	687b      	ldr	r3, [r7, #4]
 8001fe0:	699b      	ldr	r3, [r3, #24]
 8001fe2:	613b      	str	r3, [r7, #16]

  tmpreg |= huart->Init.OneBitSampling;
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	6a1b      	ldr	r3, [r3, #32]
 8001fe8:	693a      	ldr	r2, [r7, #16]
 8001fea:	4313      	orrs	r3, r2
 8001fec:	613b      	str	r3, [r7, #16]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8001fee:	687b      	ldr	r3, [r7, #4]
 8001ff0:	681b      	ldr	r3, [r3, #0]
 8001ff2:	689b      	ldr	r3, [r3, #8]
 8001ff4:	4a9f      	ldr	r2, [pc, #636]	; (8002274 <UART_SetConfig+0x2f0>)
 8001ff6:	4013      	ands	r3, r2
 8001ff8:	0019      	movs	r1, r3
 8001ffa:	687b      	ldr	r3, [r7, #4]
 8001ffc:	681b      	ldr	r3, [r3, #0]
 8001ffe:	693a      	ldr	r2, [r7, #16]
 8002000:	430a      	orrs	r2, r1
 8002002:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8002004:	687b      	ldr	r3, [r7, #4]
 8002006:	681b      	ldr	r3, [r3, #0]
 8002008:	4a9b      	ldr	r2, [pc, #620]	; (8002278 <UART_SetConfig+0x2f4>)
 800200a:	4293      	cmp	r3, r2
 800200c:	d125      	bne.n	800205a <UART_SetConfig+0xd6>
 800200e:	4b9b      	ldr	r3, [pc, #620]	; (800227c <UART_SetConfig+0x2f8>)
 8002010:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002012:	2203      	movs	r2, #3
 8002014:	4013      	ands	r3, r2
 8002016:	2b01      	cmp	r3, #1
 8002018:	d00f      	beq.n	800203a <UART_SetConfig+0xb6>
 800201a:	d304      	bcc.n	8002026 <UART_SetConfig+0xa2>
 800201c:	2b02      	cmp	r3, #2
 800201e:	d011      	beq.n	8002044 <UART_SetConfig+0xc0>
 8002020:	2b03      	cmp	r3, #3
 8002022:	d005      	beq.n	8002030 <UART_SetConfig+0xac>
 8002024:	e013      	b.n	800204e <UART_SetConfig+0xca>
 8002026:	231f      	movs	r3, #31
 8002028:	18fb      	adds	r3, r7, r3
 800202a:	2200      	movs	r2, #0
 800202c:	701a      	strb	r2, [r3, #0]
 800202e:	e022      	b.n	8002076 <UART_SetConfig+0xf2>
 8002030:	231f      	movs	r3, #31
 8002032:	18fb      	adds	r3, r7, r3
 8002034:	2202      	movs	r2, #2
 8002036:	701a      	strb	r2, [r3, #0]
 8002038:	e01d      	b.n	8002076 <UART_SetConfig+0xf2>
 800203a:	231f      	movs	r3, #31
 800203c:	18fb      	adds	r3, r7, r3
 800203e:	2204      	movs	r2, #4
 8002040:	701a      	strb	r2, [r3, #0]
 8002042:	e018      	b.n	8002076 <UART_SetConfig+0xf2>
 8002044:	231f      	movs	r3, #31
 8002046:	18fb      	adds	r3, r7, r3
 8002048:	2208      	movs	r2, #8
 800204a:	701a      	strb	r2, [r3, #0]
 800204c:	e013      	b.n	8002076 <UART_SetConfig+0xf2>
 800204e:	231f      	movs	r3, #31
 8002050:	18fb      	adds	r3, r7, r3
 8002052:	2210      	movs	r2, #16
 8002054:	701a      	strb	r2, [r3, #0]
 8002056:	46c0      	nop			; (mov r8, r8)
 8002058:	e00d      	b.n	8002076 <UART_SetConfig+0xf2>
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	681b      	ldr	r3, [r3, #0]
 800205e:	4a88      	ldr	r2, [pc, #544]	; (8002280 <UART_SetConfig+0x2fc>)
 8002060:	4293      	cmp	r3, r2
 8002062:	d104      	bne.n	800206e <UART_SetConfig+0xea>
 8002064:	231f      	movs	r3, #31
 8002066:	18fb      	adds	r3, r7, r3
 8002068:	2200      	movs	r2, #0
 800206a:	701a      	strb	r2, [r3, #0]
 800206c:	e003      	b.n	8002076 <UART_SetConfig+0xf2>
 800206e:	231f      	movs	r3, #31
 8002070:	18fb      	adds	r3, r7, r3
 8002072:	2210      	movs	r2, #16
 8002074:	701a      	strb	r2, [r3, #0]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	69da      	ldr	r2, [r3, #28]
 800207a:	2380      	movs	r3, #128	; 0x80
 800207c:	021b      	lsls	r3, r3, #8
 800207e:	429a      	cmp	r2, r3
 8002080:	d000      	beq.n	8002084 <UART_SetConfig+0x100>
 8002082:	e07d      	b.n	8002180 <UART_SetConfig+0x1fc>
  {
    switch (clocksource)
 8002084:	231f      	movs	r3, #31
 8002086:	18fb      	adds	r3, r7, r3
 8002088:	781b      	ldrb	r3, [r3, #0]
 800208a:	2b02      	cmp	r3, #2
 800208c:	d01c      	beq.n	80020c8 <UART_SetConfig+0x144>
 800208e:	dc02      	bgt.n	8002096 <UART_SetConfig+0x112>
 8002090:	2b00      	cmp	r3, #0
 8002092:	d005      	beq.n	80020a0 <UART_SetConfig+0x11c>
 8002094:	e04b      	b.n	800212e <UART_SetConfig+0x1aa>
 8002096:	2b04      	cmp	r3, #4
 8002098:	d025      	beq.n	80020e6 <UART_SetConfig+0x162>
 800209a:	2b08      	cmp	r3, #8
 800209c:	d037      	beq.n	800210e <UART_SetConfig+0x18a>
 800209e:	e046      	b.n	800212e <UART_SetConfig+0x1aa>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80020a0:	f7ff fdae 	bl	8001c00 <HAL_RCC_GetPCLK1Freq>
 80020a4:	0003      	movs	r3, r0
 80020a6:	60fb      	str	r3, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80020a8:	68fb      	ldr	r3, [r7, #12]
 80020aa:	005a      	lsls	r2, r3, #1
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	685b      	ldr	r3, [r3, #4]
 80020b0:	085b      	lsrs	r3, r3, #1
 80020b2:	18d2      	adds	r2, r2, r3
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	685b      	ldr	r3, [r3, #4]
 80020b8:	0019      	movs	r1, r3
 80020ba:	0010      	movs	r0, r2
 80020bc:	f7fe f824 	bl	8000108 <__udivsi3>
 80020c0:	0003      	movs	r3, r0
 80020c2:	b29b      	uxth	r3, r3
 80020c4:	61bb      	str	r3, [r7, #24]
        break;
 80020c6:	e037      	b.n	8002138 <UART_SetConfig+0x1b4>
      case UART_CLOCKSOURCE_HSI:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	685b      	ldr	r3, [r3, #4]
 80020cc:	085b      	lsrs	r3, r3, #1
 80020ce:	4a6d      	ldr	r2, [pc, #436]	; (8002284 <UART_SetConfig+0x300>)
 80020d0:	189a      	adds	r2, r3, r2
 80020d2:	687b      	ldr	r3, [r7, #4]
 80020d4:	685b      	ldr	r3, [r3, #4]
 80020d6:	0019      	movs	r1, r3
 80020d8:	0010      	movs	r0, r2
 80020da:	f7fe f815 	bl	8000108 <__udivsi3>
 80020de:	0003      	movs	r3, r0
 80020e0:	b29b      	uxth	r3, r3
 80020e2:	61bb      	str	r3, [r7, #24]
        break;
 80020e4:	e028      	b.n	8002138 <UART_SetConfig+0x1b4>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80020e6:	f7ff fd1d 	bl	8001b24 <HAL_RCC_GetSysClockFreq>
 80020ea:	0003      	movs	r3, r0
 80020ec:	60fb      	str	r3, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80020ee:	68fb      	ldr	r3, [r7, #12]
 80020f0:	005a      	lsls	r2, r3, #1
 80020f2:	687b      	ldr	r3, [r7, #4]
 80020f4:	685b      	ldr	r3, [r3, #4]
 80020f6:	085b      	lsrs	r3, r3, #1
 80020f8:	18d2      	adds	r2, r2, r3
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	685b      	ldr	r3, [r3, #4]
 80020fe:	0019      	movs	r1, r3
 8002100:	0010      	movs	r0, r2
 8002102:	f7fe f801 	bl	8000108 <__udivsi3>
 8002106:	0003      	movs	r3, r0
 8002108:	b29b      	uxth	r3, r3
 800210a:	61bb      	str	r3, [r7, #24]
        break;
 800210c:	e014      	b.n	8002138 <UART_SetConfig+0x1b4>
      case UART_CLOCKSOURCE_LSE:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	685b      	ldr	r3, [r3, #4]
 8002112:	085b      	lsrs	r3, r3, #1
 8002114:	2280      	movs	r2, #128	; 0x80
 8002116:	0252      	lsls	r2, r2, #9
 8002118:	189a      	adds	r2, r3, r2
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	685b      	ldr	r3, [r3, #4]
 800211e:	0019      	movs	r1, r3
 8002120:	0010      	movs	r0, r2
 8002122:	f7fd fff1 	bl	8000108 <__udivsi3>
 8002126:	0003      	movs	r3, r0
 8002128:	b29b      	uxth	r3, r3
 800212a:	61bb      	str	r3, [r7, #24]
        break;
 800212c:	e004      	b.n	8002138 <UART_SetConfig+0x1b4>
      default:
        ret = HAL_ERROR;
 800212e:	2317      	movs	r3, #23
 8002130:	18fb      	adds	r3, r7, r3
 8002132:	2201      	movs	r2, #1
 8002134:	701a      	strb	r2, [r3, #0]
        break;
 8002136:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8002138:	69bb      	ldr	r3, [r7, #24]
 800213a:	2b0f      	cmp	r3, #15
 800213c:	d91b      	bls.n	8002176 <UART_SetConfig+0x1f2>
 800213e:	69bb      	ldr	r3, [r7, #24]
 8002140:	4a51      	ldr	r2, [pc, #324]	; (8002288 <UART_SetConfig+0x304>)
 8002142:	4293      	cmp	r3, r2
 8002144:	d817      	bhi.n	8002176 <UART_SetConfig+0x1f2>
    {
      brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8002146:	69bb      	ldr	r3, [r7, #24]
 8002148:	b29a      	uxth	r2, r3
 800214a:	200a      	movs	r0, #10
 800214c:	183b      	adds	r3, r7, r0
 800214e:	210f      	movs	r1, #15
 8002150:	438a      	bics	r2, r1
 8002152:	801a      	strh	r2, [r3, #0]
      brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8002154:	69bb      	ldr	r3, [r7, #24]
 8002156:	085b      	lsrs	r3, r3, #1
 8002158:	b29b      	uxth	r3, r3
 800215a:	2207      	movs	r2, #7
 800215c:	4013      	ands	r3, r2
 800215e:	b299      	uxth	r1, r3
 8002160:	183b      	adds	r3, r7, r0
 8002162:	183a      	adds	r2, r7, r0
 8002164:	8812      	ldrh	r2, [r2, #0]
 8002166:	430a      	orrs	r2, r1
 8002168:	801a      	strh	r2, [r3, #0]
      huart->Instance->BRR = brrtemp;
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	681b      	ldr	r3, [r3, #0]
 800216e:	183a      	adds	r2, r7, r0
 8002170:	8812      	ldrh	r2, [r2, #0]
 8002172:	60da      	str	r2, [r3, #12]
 8002174:	e06c      	b.n	8002250 <UART_SetConfig+0x2cc>
    }
    else
    {
      ret = HAL_ERROR;
 8002176:	2317      	movs	r3, #23
 8002178:	18fb      	adds	r3, r7, r3
 800217a:	2201      	movs	r2, #1
 800217c:	701a      	strb	r2, [r3, #0]
 800217e:	e067      	b.n	8002250 <UART_SetConfig+0x2cc>
    }
  }
  else
  {
    switch (clocksource)
 8002180:	231f      	movs	r3, #31
 8002182:	18fb      	adds	r3, r7, r3
 8002184:	781b      	ldrb	r3, [r3, #0]
 8002186:	2b02      	cmp	r3, #2
 8002188:	d01b      	beq.n	80021c2 <UART_SetConfig+0x23e>
 800218a:	dc02      	bgt.n	8002192 <UART_SetConfig+0x20e>
 800218c:	2b00      	cmp	r3, #0
 800218e:	d005      	beq.n	800219c <UART_SetConfig+0x218>
 8002190:	e049      	b.n	8002226 <UART_SetConfig+0x2a2>
 8002192:	2b04      	cmp	r3, #4
 8002194:	d024      	beq.n	80021e0 <UART_SetConfig+0x25c>
 8002196:	2b08      	cmp	r3, #8
 8002198:	d035      	beq.n	8002206 <UART_SetConfig+0x282>
 800219a:	e044      	b.n	8002226 <UART_SetConfig+0x2a2>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800219c:	f7ff fd30 	bl	8001c00 <HAL_RCC_GetPCLK1Freq>
 80021a0:	0003      	movs	r3, r0
 80021a2:	60fb      	str	r3, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	685b      	ldr	r3, [r3, #4]
 80021a8:	085a      	lsrs	r2, r3, #1
 80021aa:	68fb      	ldr	r3, [r7, #12]
 80021ac:	18d2      	adds	r2, r2, r3
 80021ae:	687b      	ldr	r3, [r7, #4]
 80021b0:	685b      	ldr	r3, [r3, #4]
 80021b2:	0019      	movs	r1, r3
 80021b4:	0010      	movs	r0, r2
 80021b6:	f7fd ffa7 	bl	8000108 <__udivsi3>
 80021ba:	0003      	movs	r3, r0
 80021bc:	b29b      	uxth	r3, r3
 80021be:	61bb      	str	r3, [r7, #24]
        break;
 80021c0:	e036      	b.n	8002230 <UART_SetConfig+0x2ac>
      case UART_CLOCKSOURCE_HSI:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
 80021c2:	687b      	ldr	r3, [r7, #4]
 80021c4:	685b      	ldr	r3, [r3, #4]
 80021c6:	085b      	lsrs	r3, r3, #1
 80021c8:	4a30      	ldr	r2, [pc, #192]	; (800228c <UART_SetConfig+0x308>)
 80021ca:	189a      	adds	r2, r3, r2
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	685b      	ldr	r3, [r3, #4]
 80021d0:	0019      	movs	r1, r3
 80021d2:	0010      	movs	r0, r2
 80021d4:	f7fd ff98 	bl	8000108 <__udivsi3>
 80021d8:	0003      	movs	r3, r0
 80021da:	b29b      	uxth	r3, r3
 80021dc:	61bb      	str	r3, [r7, #24]
        break;
 80021de:	e027      	b.n	8002230 <UART_SetConfig+0x2ac>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80021e0:	f7ff fca0 	bl	8001b24 <HAL_RCC_GetSysClockFreq>
 80021e4:	0003      	movs	r3, r0
 80021e6:	60fb      	str	r3, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	685b      	ldr	r3, [r3, #4]
 80021ec:	085a      	lsrs	r2, r3, #1
 80021ee:	68fb      	ldr	r3, [r7, #12]
 80021f0:	18d2      	adds	r2, r2, r3
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	685b      	ldr	r3, [r3, #4]
 80021f6:	0019      	movs	r1, r3
 80021f8:	0010      	movs	r0, r2
 80021fa:	f7fd ff85 	bl	8000108 <__udivsi3>
 80021fe:	0003      	movs	r3, r0
 8002200:	b29b      	uxth	r3, r3
 8002202:	61bb      	str	r3, [r7, #24]
        break;
 8002204:	e014      	b.n	8002230 <UART_SetConfig+0x2ac>
      case UART_CLOCKSOURCE_LSE:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	685b      	ldr	r3, [r3, #4]
 800220a:	085b      	lsrs	r3, r3, #1
 800220c:	2280      	movs	r2, #128	; 0x80
 800220e:	0212      	lsls	r2, r2, #8
 8002210:	189a      	adds	r2, r3, r2
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	685b      	ldr	r3, [r3, #4]
 8002216:	0019      	movs	r1, r3
 8002218:	0010      	movs	r0, r2
 800221a:	f7fd ff75 	bl	8000108 <__udivsi3>
 800221e:	0003      	movs	r3, r0
 8002220:	b29b      	uxth	r3, r3
 8002222:	61bb      	str	r3, [r7, #24]
        break;
 8002224:	e004      	b.n	8002230 <UART_SetConfig+0x2ac>
      default:
        ret = HAL_ERROR;
 8002226:	2317      	movs	r3, #23
 8002228:	18fb      	adds	r3, r7, r3
 800222a:	2201      	movs	r2, #1
 800222c:	701a      	strb	r2, [r3, #0]
        break;
 800222e:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8002230:	69bb      	ldr	r3, [r7, #24]
 8002232:	2b0f      	cmp	r3, #15
 8002234:	d908      	bls.n	8002248 <UART_SetConfig+0x2c4>
 8002236:	69bb      	ldr	r3, [r7, #24]
 8002238:	4a13      	ldr	r2, [pc, #76]	; (8002288 <UART_SetConfig+0x304>)
 800223a:	4293      	cmp	r3, r2
 800223c:	d804      	bhi.n	8002248 <UART_SetConfig+0x2c4>
    {
      huart->Instance->BRR = usartdiv;
 800223e:	687b      	ldr	r3, [r7, #4]
 8002240:	681b      	ldr	r3, [r3, #0]
 8002242:	69ba      	ldr	r2, [r7, #24]
 8002244:	60da      	str	r2, [r3, #12]
 8002246:	e003      	b.n	8002250 <UART_SetConfig+0x2cc>
    }
    else
    {
      ret = HAL_ERROR;
 8002248:	2317      	movs	r3, #23
 800224a:	18fb      	adds	r3, r7, r3
 800224c:	2201      	movs	r2, #1
 800224e:	701a      	strb	r2, [r3, #0]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8002250:	687b      	ldr	r3, [r7, #4]
 8002252:	2200      	movs	r2, #0
 8002254:	661a      	str	r2, [r3, #96]	; 0x60
  huart->TxISR = NULL;
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	2200      	movs	r2, #0
 800225a:	665a      	str	r2, [r3, #100]	; 0x64

  return ret;
 800225c:	2317      	movs	r3, #23
 800225e:	18fb      	adds	r3, r7, r3
 8002260:	781b      	ldrb	r3, [r3, #0]
}
 8002262:	0018      	movs	r0, r3
 8002264:	46bd      	mov	sp, r7
 8002266:	b008      	add	sp, #32
 8002268:	bd80      	pop	{r7, pc}
 800226a:	46c0      	nop			; (mov r8, r8)
 800226c:	ffff69f3 	.word	0xffff69f3
 8002270:	ffffcfff 	.word	0xffffcfff
 8002274:	fffff4ff 	.word	0xfffff4ff
 8002278:	40013800 	.word	0x40013800
 800227c:	40021000 	.word	0x40021000
 8002280:	40004400 	.word	0x40004400
 8002284:	00f42400 	.word	0x00f42400
 8002288:	0000ffff 	.word	0x0000ffff
 800228c:	007a1200 	.word	0x007a1200

08002290 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8002290:	b580      	push	{r7, lr}
 8002292:	b082      	sub	sp, #8
 8002294:	af00      	add	r7, sp, #0
 8002296:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800229c:	2201      	movs	r2, #1
 800229e:	4013      	ands	r3, r2
 80022a0:	d00b      	beq.n	80022ba <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	681b      	ldr	r3, [r3, #0]
 80022a6:	685b      	ldr	r3, [r3, #4]
 80022a8:	4a4a      	ldr	r2, [pc, #296]	; (80023d4 <UART_AdvFeatureConfig+0x144>)
 80022aa:	4013      	ands	r3, r2
 80022ac:	0019      	movs	r1, r3
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	681b      	ldr	r3, [r3, #0]
 80022b6:	430a      	orrs	r2, r1
 80022b8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80022be:	2202      	movs	r2, #2
 80022c0:	4013      	ands	r3, r2
 80022c2:	d00b      	beq.n	80022dc <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	681b      	ldr	r3, [r3, #0]
 80022c8:	685b      	ldr	r3, [r3, #4]
 80022ca:	4a43      	ldr	r2, [pc, #268]	; (80023d8 <UART_AdvFeatureConfig+0x148>)
 80022cc:	4013      	ands	r3, r2
 80022ce:	0019      	movs	r1, r3
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	681b      	ldr	r3, [r3, #0]
 80022d8:	430a      	orrs	r2, r1
 80022da:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80022e0:	2204      	movs	r2, #4
 80022e2:	4013      	ands	r3, r2
 80022e4:	d00b      	beq.n	80022fe <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	681b      	ldr	r3, [r3, #0]
 80022ea:	685b      	ldr	r3, [r3, #4]
 80022ec:	4a3b      	ldr	r2, [pc, #236]	; (80023dc <UART_AdvFeatureConfig+0x14c>)
 80022ee:	4013      	ands	r3, r2
 80022f0:	0019      	movs	r1, r3
 80022f2:	687b      	ldr	r3, [r7, #4]
 80022f4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	681b      	ldr	r3, [r3, #0]
 80022fa:	430a      	orrs	r2, r1
 80022fc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80022fe:	687b      	ldr	r3, [r7, #4]
 8002300:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002302:	2208      	movs	r2, #8
 8002304:	4013      	ands	r3, r2
 8002306:	d00b      	beq.n	8002320 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	681b      	ldr	r3, [r3, #0]
 800230c:	685b      	ldr	r3, [r3, #4]
 800230e:	4a34      	ldr	r2, [pc, #208]	; (80023e0 <UART_AdvFeatureConfig+0x150>)
 8002310:	4013      	ands	r3, r2
 8002312:	0019      	movs	r1, r3
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	681b      	ldr	r3, [r3, #0]
 800231c:	430a      	orrs	r2, r1
 800231e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002324:	2210      	movs	r2, #16
 8002326:	4013      	ands	r3, r2
 8002328:	d00b      	beq.n	8002342 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	681b      	ldr	r3, [r3, #0]
 800232e:	689b      	ldr	r3, [r3, #8]
 8002330:	4a2c      	ldr	r2, [pc, #176]	; (80023e4 <UART_AdvFeatureConfig+0x154>)
 8002332:	4013      	ands	r3, r2
 8002334:	0019      	movs	r1, r3
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	681b      	ldr	r3, [r3, #0]
 800233e:	430a      	orrs	r2, r1
 8002340:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8002342:	687b      	ldr	r3, [r7, #4]
 8002344:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002346:	2220      	movs	r2, #32
 8002348:	4013      	ands	r3, r2
 800234a:	d00b      	beq.n	8002364 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	681b      	ldr	r3, [r3, #0]
 8002350:	689b      	ldr	r3, [r3, #8]
 8002352:	4a25      	ldr	r2, [pc, #148]	; (80023e8 <UART_AdvFeatureConfig+0x158>)
 8002354:	4013      	ands	r3, r2
 8002356:	0019      	movs	r1, r3
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	681b      	ldr	r3, [r3, #0]
 8002360:	430a      	orrs	r2, r1
 8002362:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002368:	2240      	movs	r2, #64	; 0x40
 800236a:	4013      	ands	r3, r2
 800236c:	d01d      	beq.n	80023aa <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	681b      	ldr	r3, [r3, #0]
 8002372:	685b      	ldr	r3, [r3, #4]
 8002374:	4a1d      	ldr	r2, [pc, #116]	; (80023ec <UART_AdvFeatureConfig+0x15c>)
 8002376:	4013      	ands	r3, r2
 8002378:	0019      	movs	r1, r3
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	681b      	ldr	r3, [r3, #0]
 8002382:	430a      	orrs	r2, r1
 8002384:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800238a:	2380      	movs	r3, #128	; 0x80
 800238c:	035b      	lsls	r3, r3, #13
 800238e:	429a      	cmp	r2, r3
 8002390:	d10b      	bne.n	80023aa <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8002392:	687b      	ldr	r3, [r7, #4]
 8002394:	681b      	ldr	r3, [r3, #0]
 8002396:	685b      	ldr	r3, [r3, #4]
 8002398:	4a15      	ldr	r2, [pc, #84]	; (80023f0 <UART_AdvFeatureConfig+0x160>)
 800239a:	4013      	ands	r3, r2
 800239c:	0019      	movs	r1, r3
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	681b      	ldr	r3, [r3, #0]
 80023a6:	430a      	orrs	r2, r1
 80023a8:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80023ae:	2280      	movs	r2, #128	; 0x80
 80023b0:	4013      	ands	r3, r2
 80023b2:	d00b      	beq.n	80023cc <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	681b      	ldr	r3, [r3, #0]
 80023b8:	685b      	ldr	r3, [r3, #4]
 80023ba:	4a0e      	ldr	r2, [pc, #56]	; (80023f4 <UART_AdvFeatureConfig+0x164>)
 80023bc:	4013      	ands	r3, r2
 80023be:	0019      	movs	r1, r3
 80023c0:	687b      	ldr	r3, [r7, #4]
 80023c2:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	681b      	ldr	r3, [r3, #0]
 80023c8:	430a      	orrs	r2, r1
 80023ca:	605a      	str	r2, [r3, #4]
  }
}
 80023cc:	46c0      	nop			; (mov r8, r8)
 80023ce:	46bd      	mov	sp, r7
 80023d0:	b002      	add	sp, #8
 80023d2:	bd80      	pop	{r7, pc}
 80023d4:	fffdffff 	.word	0xfffdffff
 80023d8:	fffeffff 	.word	0xfffeffff
 80023dc:	fffbffff 	.word	0xfffbffff
 80023e0:	ffff7fff 	.word	0xffff7fff
 80023e4:	ffffefff 	.word	0xffffefff
 80023e8:	ffffdfff 	.word	0xffffdfff
 80023ec:	ffefffff 	.word	0xffefffff
 80023f0:	ff9fffff 	.word	0xff9fffff
 80023f4:	fff7ffff 	.word	0xfff7ffff

080023f8 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80023f8:	b580      	push	{r7, lr}
 80023fa:	b086      	sub	sp, #24
 80023fc:	af02      	add	r7, sp, #8
 80023fe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	2200      	movs	r2, #0
 8002404:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Init tickstart for timeout managment*/
  tickstart = HAL_GetTick();
 8002406:	f7fe fb79 	bl	8000afc <HAL_GetTick>
 800240a:	0003      	movs	r3, r0
 800240c:	60fb      	str	r3, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	681b      	ldr	r3, [r3, #0]
 8002412:	681b      	ldr	r3, [r3, #0]
 8002414:	2208      	movs	r2, #8
 8002416:	4013      	ands	r3, r2
 8002418:	2b08      	cmp	r3, #8
 800241a:	d10d      	bne.n	8002438 <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800241c:	68fa      	ldr	r2, [r7, #12]
 800241e:	2380      	movs	r3, #128	; 0x80
 8002420:	0399      	lsls	r1, r3, #14
 8002422:	6878      	ldr	r0, [r7, #4]
 8002424:	4b16      	ldr	r3, [pc, #88]	; (8002480 <UART_CheckIdleState+0x88>)
 8002426:	9300      	str	r3, [sp, #0]
 8002428:	0013      	movs	r3, r2
 800242a:	2200      	movs	r2, #0
 800242c:	f000 f82a 	bl	8002484 <UART_WaitOnFlagUntilTimeout>
 8002430:	1e03      	subs	r3, r0, #0
 8002432:	d001      	beq.n	8002438 <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8002434:	2303      	movs	r3, #3
 8002436:	e01f      	b.n	8002478 <UART_CheckIdleState+0x80>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	681b      	ldr	r3, [r3, #0]
 800243c:	681b      	ldr	r3, [r3, #0]
 800243e:	2204      	movs	r2, #4
 8002440:	4013      	ands	r3, r2
 8002442:	2b04      	cmp	r3, #4
 8002444:	d10d      	bne.n	8002462 <UART_CheckIdleState+0x6a>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8002446:	68fa      	ldr	r2, [r7, #12]
 8002448:	2380      	movs	r3, #128	; 0x80
 800244a:	03d9      	lsls	r1, r3, #15
 800244c:	6878      	ldr	r0, [r7, #4]
 800244e:	4b0c      	ldr	r3, [pc, #48]	; (8002480 <UART_CheckIdleState+0x88>)
 8002450:	9300      	str	r3, [sp, #0]
 8002452:	0013      	movs	r3, r2
 8002454:	2200      	movs	r2, #0
 8002456:	f000 f815 	bl	8002484 <UART_WaitOnFlagUntilTimeout>
 800245a:	1e03      	subs	r3, r0, #0
 800245c:	d001      	beq.n	8002462 <UART_CheckIdleState+0x6a>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800245e:	2303      	movs	r3, #3
 8002460:	e00a      	b.n	8002478 <UART_CheckIdleState+0x80>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	2220      	movs	r2, #32
 8002466:	675a      	str	r2, [r3, #116]	; 0x74
  huart->RxState = HAL_UART_STATE_READY;
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	2220      	movs	r2, #32
 800246c:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UNLOCK(huart);
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	2270      	movs	r2, #112	; 0x70
 8002472:	2100      	movs	r1, #0
 8002474:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002476:	2300      	movs	r3, #0
}
 8002478:	0018      	movs	r0, r3
 800247a:	46bd      	mov	sp, r7
 800247c:	b004      	add	sp, #16
 800247e:	bd80      	pop	{r7, pc}
 8002480:	01ffffff 	.word	0x01ffffff

08002484 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8002484:	b580      	push	{r7, lr}
 8002486:	b084      	sub	sp, #16
 8002488:	af00      	add	r7, sp, #0
 800248a:	60f8      	str	r0, [r7, #12]
 800248c:	60b9      	str	r1, [r7, #8]
 800248e:	603b      	str	r3, [r7, #0]
 8002490:	1dfb      	adds	r3, r7, #7
 8002492:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002494:	e05d      	b.n	8002552 <UART_WaitOnFlagUntilTimeout+0xce>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002496:	69bb      	ldr	r3, [r7, #24]
 8002498:	3301      	adds	r3, #1
 800249a:	d05a      	beq.n	8002552 <UART_WaitOnFlagUntilTimeout+0xce>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800249c:	f7fe fb2e 	bl	8000afc <HAL_GetTick>
 80024a0:	0002      	movs	r2, r0
 80024a2:	683b      	ldr	r3, [r7, #0]
 80024a4:	1ad3      	subs	r3, r2, r3
 80024a6:	69ba      	ldr	r2, [r7, #24]
 80024a8:	429a      	cmp	r2, r3
 80024aa:	d302      	bcc.n	80024b2 <UART_WaitOnFlagUntilTimeout+0x2e>
 80024ac:	69bb      	ldr	r3, [r7, #24]
 80024ae:	2b00      	cmp	r3, #0
 80024b0:	d11b      	bne.n	80024ea <UART_WaitOnFlagUntilTimeout+0x66>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80024b2:	68fb      	ldr	r3, [r7, #12]
 80024b4:	681b      	ldr	r3, [r3, #0]
 80024b6:	681a      	ldr	r2, [r3, #0]
 80024b8:	68fb      	ldr	r3, [r7, #12]
 80024ba:	681b      	ldr	r3, [r3, #0]
 80024bc:	492f      	ldr	r1, [pc, #188]	; (800257c <UART_WaitOnFlagUntilTimeout+0xf8>)
 80024be:	400a      	ands	r2, r1
 80024c0:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80024c2:	68fb      	ldr	r3, [r7, #12]
 80024c4:	681b      	ldr	r3, [r3, #0]
 80024c6:	689a      	ldr	r2, [r3, #8]
 80024c8:	68fb      	ldr	r3, [r7, #12]
 80024ca:	681b      	ldr	r3, [r3, #0]
 80024cc:	2101      	movs	r1, #1
 80024ce:	438a      	bics	r2, r1
 80024d0:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 80024d2:	68fb      	ldr	r3, [r7, #12]
 80024d4:	2220      	movs	r2, #32
 80024d6:	675a      	str	r2, [r3, #116]	; 0x74
        huart->RxState = HAL_UART_STATE_READY;
 80024d8:	68fb      	ldr	r3, [r7, #12]
 80024da:	2220      	movs	r2, #32
 80024dc:	679a      	str	r2, [r3, #120]	; 0x78

        __HAL_UNLOCK(huart);
 80024de:	68fb      	ldr	r3, [r7, #12]
 80024e0:	2270      	movs	r2, #112	; 0x70
 80024e2:	2100      	movs	r1, #0
 80024e4:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 80024e6:	2303      	movs	r3, #3
 80024e8:	e043      	b.n	8002572 <UART_WaitOnFlagUntilTimeout+0xee>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80024ea:	68fb      	ldr	r3, [r7, #12]
 80024ec:	681b      	ldr	r3, [r3, #0]
 80024ee:	681b      	ldr	r3, [r3, #0]
 80024f0:	2204      	movs	r2, #4
 80024f2:	4013      	ands	r3, r2
 80024f4:	d02d      	beq.n	8002552 <UART_WaitOnFlagUntilTimeout+0xce>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80024f6:	68fb      	ldr	r3, [r7, #12]
 80024f8:	681b      	ldr	r3, [r3, #0]
 80024fa:	69da      	ldr	r2, [r3, #28]
 80024fc:	2380      	movs	r3, #128	; 0x80
 80024fe:	011b      	lsls	r3, r3, #4
 8002500:	401a      	ands	r2, r3
 8002502:	2380      	movs	r3, #128	; 0x80
 8002504:	011b      	lsls	r3, r3, #4
 8002506:	429a      	cmp	r2, r3
 8002508:	d123      	bne.n	8002552 <UART_WaitOnFlagUntilTimeout+0xce>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800250a:	68fb      	ldr	r3, [r7, #12]
 800250c:	681b      	ldr	r3, [r3, #0]
 800250e:	2280      	movs	r2, #128	; 0x80
 8002510:	0112      	lsls	r2, r2, #4
 8002512:	621a      	str	r2, [r3, #32]
          
          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8002514:	68fb      	ldr	r3, [r7, #12]
 8002516:	681b      	ldr	r3, [r3, #0]
 8002518:	681a      	ldr	r2, [r3, #0]
 800251a:	68fb      	ldr	r3, [r7, #12]
 800251c:	681b      	ldr	r3, [r3, #0]
 800251e:	4917      	ldr	r1, [pc, #92]	; (800257c <UART_WaitOnFlagUntilTimeout+0xf8>)
 8002520:	400a      	ands	r2, r1
 8002522:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002524:	68fb      	ldr	r3, [r7, #12]
 8002526:	681b      	ldr	r3, [r3, #0]
 8002528:	689a      	ldr	r2, [r3, #8]
 800252a:	68fb      	ldr	r3, [r7, #12]
 800252c:	681b      	ldr	r3, [r3, #0]
 800252e:	2101      	movs	r1, #1
 8002530:	438a      	bics	r2, r1
 8002532:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 8002534:	68fb      	ldr	r3, [r7, #12]
 8002536:	2220      	movs	r2, #32
 8002538:	675a      	str	r2, [r3, #116]	; 0x74
          huart->RxState = HAL_UART_STATE_READY;
 800253a:	68fb      	ldr	r3, [r7, #12]
 800253c:	2220      	movs	r2, #32
 800253e:	679a      	str	r2, [r3, #120]	; 0x78
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8002540:	68fb      	ldr	r3, [r7, #12]
 8002542:	2220      	movs	r2, #32
 8002544:	67da      	str	r2, [r3, #124]	; 0x7c
          
          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8002546:	68fb      	ldr	r3, [r7, #12]
 8002548:	2270      	movs	r2, #112	; 0x70
 800254a:	2100      	movs	r1, #0
 800254c:	5499      	strb	r1, [r3, r2]
          
          return HAL_TIMEOUT;
 800254e:	2303      	movs	r3, #3
 8002550:	e00f      	b.n	8002572 <UART_WaitOnFlagUntilTimeout+0xee>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002552:	68fb      	ldr	r3, [r7, #12]
 8002554:	681b      	ldr	r3, [r3, #0]
 8002556:	69db      	ldr	r3, [r3, #28]
 8002558:	68ba      	ldr	r2, [r7, #8]
 800255a:	4013      	ands	r3, r2
 800255c:	68ba      	ldr	r2, [r7, #8]
 800255e:	1ad3      	subs	r3, r2, r3
 8002560:	425a      	negs	r2, r3
 8002562:	4153      	adcs	r3, r2
 8002564:	b2db      	uxtb	r3, r3
 8002566:	001a      	movs	r2, r3
 8002568:	1dfb      	adds	r3, r7, #7
 800256a:	781b      	ldrb	r3, [r3, #0]
 800256c:	429a      	cmp	r2, r3
 800256e:	d092      	beq.n	8002496 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002570:	2300      	movs	r3, #0
}
 8002572:	0018      	movs	r0, r3
 8002574:	46bd      	mov	sp, r7
 8002576:	b004      	add	sp, #16
 8002578:	bd80      	pop	{r7, pc}
 800257a:	46c0      	nop			; (mov r8, r8)
 800257c:	fffffe5f 	.word	0xfffffe5f

08002580 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8002580:	b580      	push	{r7, lr}
 8002582:	b082      	sub	sp, #8
 8002584:	af00      	add	r7, sp, #0
 8002586:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	681b      	ldr	r3, [r3, #0]
 800258c:	681a      	ldr	r2, [r3, #0]
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	681b      	ldr	r3, [r3, #0]
 8002592:	21c0      	movs	r1, #192	; 0xc0
 8002594:	438a      	bics	r2, r1
 8002596:	601a      	str	r2, [r3, #0]

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	2220      	movs	r2, #32
 800259c:	675a      	str	r2, [r3, #116]	; 0x74
}
 800259e:	46c0      	nop			; (mov r8, r8)
 80025a0:	46bd      	mov	sp, r7
 80025a2:	b002      	add	sp, #8
 80025a4:	bd80      	pop	{r7, pc}
	...

080025a8 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80025a8:	b580      	push	{r7, lr}
 80025aa:	b082      	sub	sp, #8
 80025ac:	af00      	add	r7, sp, #0
 80025ae:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	681b      	ldr	r3, [r3, #0]
 80025b4:	681a      	ldr	r2, [r3, #0]
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	681b      	ldr	r3, [r3, #0]
 80025ba:	490a      	ldr	r1, [pc, #40]	; (80025e4 <UART_EndRxTransfer+0x3c>)
 80025bc:	400a      	ands	r2, r1
 80025be:	601a      	str	r2, [r3, #0]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	681b      	ldr	r3, [r3, #0]
 80025c4:	689a      	ldr	r2, [r3, #8]
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	681b      	ldr	r3, [r3, #0]
 80025ca:	2101      	movs	r1, #1
 80025cc:	438a      	bics	r2, r1
 80025ce:	609a      	str	r2, [r3, #8]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	2220      	movs	r2, #32
 80025d4:	679a      	str	r2, [r3, #120]	; 0x78

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	2200      	movs	r2, #0
 80025da:	661a      	str	r2, [r3, #96]	; 0x60
}
 80025dc:	46c0      	nop			; (mov r8, r8)
 80025de:	46bd      	mov	sp, r7
 80025e0:	b002      	add	sp, #8
 80025e2:	bd80      	pop	{r7, pc}
 80025e4:	fffffedf 	.word	0xfffffedf

080025e8 <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 80025e8:	b580      	push	{r7, lr}
 80025ea:	b084      	sub	sp, #16
 80025ec:	af00      	add	r7, sp, #0
 80025ee:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80025f4:	60fb      	str	r3, [r7, #12]

  /* DMA Normal mode */
  if (hdma->Init.Mode != DMA_CIRCULAR)
 80025f6:	687b      	ldr	r3, [r7, #4]
 80025f8:	699b      	ldr	r3, [r3, #24]
 80025fa:	2b20      	cmp	r3, #32
 80025fc:	d01e      	beq.n	800263c <UART_DMAReceiveCplt+0x54>
  {
    huart->RxXferCount = 0U;
 80025fe:	68fb      	ldr	r3, [r7, #12]
 8002600:	225a      	movs	r2, #90	; 0x5a
 8002602:	2100      	movs	r1, #0
 8002604:	5299      	strh	r1, [r3, r2]

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8002606:	68fb      	ldr	r3, [r7, #12]
 8002608:	681b      	ldr	r3, [r3, #0]
 800260a:	681a      	ldr	r2, [r3, #0]
 800260c:	68fb      	ldr	r3, [r7, #12]
 800260e:	681b      	ldr	r3, [r3, #0]
 8002610:	490e      	ldr	r1, [pc, #56]	; (800264c <UART_DMAReceiveCplt+0x64>)
 8002612:	400a      	ands	r2, r1
 8002614:	601a      	str	r2, [r3, #0]
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002616:	68fb      	ldr	r3, [r7, #12]
 8002618:	681b      	ldr	r3, [r3, #0]
 800261a:	689a      	ldr	r2, [r3, #8]
 800261c:	68fb      	ldr	r3, [r7, #12]
 800261e:	681b      	ldr	r3, [r3, #0]
 8002620:	2101      	movs	r1, #1
 8002622:	438a      	bics	r2, r1
 8002624:	609a      	str	r2, [r3, #8]

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002626:	68fb      	ldr	r3, [r7, #12]
 8002628:	681b      	ldr	r3, [r3, #0]
 800262a:	689a      	ldr	r2, [r3, #8]
 800262c:	68fb      	ldr	r3, [r7, #12]
 800262e:	681b      	ldr	r3, [r3, #0]
 8002630:	2140      	movs	r1, #64	; 0x40
 8002632:	438a      	bics	r2, r1
 8002634:	609a      	str	r2, [r3, #8]

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8002636:	68fb      	ldr	r3, [r7, #12]
 8002638:	2220      	movs	r2, #32
 800263a:	679a      	str	r2, [r3, #120]	; 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Rx complete callback*/
  huart->RxCpltCallback(huart);
#else
  /*Call legacy weak Rx complete callback*/
  HAL_UART_RxCpltCallback(huart);
 800263c:	68fb      	ldr	r3, [r7, #12]
 800263e:	0018      	movs	r0, r3
 8002640:	f7ff fc88 	bl	8001f54 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8002644:	46c0      	nop			; (mov r8, r8)
 8002646:	46bd      	mov	sp, r7
 8002648:	b004      	add	sp, #16
 800264a:	bd80      	pop	{r7, pc}
 800264c:	fffffeff 	.word	0xfffffeff

08002650 <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8002650:	b580      	push	{r7, lr}
 8002652:	b084      	sub	sp, #16
 8002654:	af00      	add	r7, sp, #0
 8002656:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800265c:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Rx Half complete callback*/
  huart->RxHalfCpltCallback(huart);
#else
  /*Call legacy weak Rx Half complete callback*/
  HAL_UART_RxHalfCpltCallback(huart);
 800265e:	68fb      	ldr	r3, [r7, #12]
 8002660:	0018      	movs	r0, r3
 8002662:	f7ff fc7f 	bl	8001f64 <HAL_UART_RxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8002666:	46c0      	nop			; (mov r8, r8)
 8002668:	46bd      	mov	sp, r7
 800266a:	b004      	add	sp, #16
 800266c:	bd80      	pop	{r7, pc}

0800266e <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 800266e:	b580      	push	{r7, lr}
 8002670:	b086      	sub	sp, #24
 8002672:	af00      	add	r7, sp, #0
 8002674:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800267a:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 800267c:	697b      	ldr	r3, [r7, #20]
 800267e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002680:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 8002682:	697b      	ldr	r3, [r7, #20]
 8002684:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8002686:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 8002688:	697b      	ldr	r3, [r7, #20]
 800268a:	681b      	ldr	r3, [r3, #0]
 800268c:	689b      	ldr	r3, [r3, #8]
 800268e:	2280      	movs	r2, #128	; 0x80
 8002690:	4013      	ands	r3, r2
 8002692:	2b80      	cmp	r3, #128	; 0x80
 8002694:	d10a      	bne.n	80026ac <UART_DMAError+0x3e>
 8002696:	693b      	ldr	r3, [r7, #16]
 8002698:	2b21      	cmp	r3, #33	; 0x21
 800269a:	d107      	bne.n	80026ac <UART_DMAError+0x3e>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 800269c:	697b      	ldr	r3, [r7, #20]
 800269e:	2252      	movs	r2, #82	; 0x52
 80026a0:	2100      	movs	r1, #0
 80026a2:	5299      	strh	r1, [r3, r2]
    UART_EndTxTransfer(huart);
 80026a4:	697b      	ldr	r3, [r7, #20]
 80026a6:	0018      	movs	r0, r3
 80026a8:	f7ff ff6a 	bl	8002580 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 80026ac:	697b      	ldr	r3, [r7, #20]
 80026ae:	681b      	ldr	r3, [r3, #0]
 80026b0:	689b      	ldr	r3, [r3, #8]
 80026b2:	2240      	movs	r2, #64	; 0x40
 80026b4:	4013      	ands	r3, r2
 80026b6:	2b40      	cmp	r3, #64	; 0x40
 80026b8:	d10a      	bne.n	80026d0 <UART_DMAError+0x62>
 80026ba:	68fb      	ldr	r3, [r7, #12]
 80026bc:	2b22      	cmp	r3, #34	; 0x22
 80026be:	d107      	bne.n	80026d0 <UART_DMAError+0x62>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 80026c0:	697b      	ldr	r3, [r7, #20]
 80026c2:	225a      	movs	r2, #90	; 0x5a
 80026c4:	2100      	movs	r1, #0
 80026c6:	5299      	strh	r1, [r3, r2]
    UART_EndRxTransfer(huart);
 80026c8:	697b      	ldr	r3, [r7, #20]
 80026ca:	0018      	movs	r0, r3
 80026cc:	f7ff ff6c 	bl	80025a8 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 80026d0:	697b      	ldr	r3, [r7, #20]
 80026d2:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80026d4:	2210      	movs	r2, #16
 80026d6:	431a      	orrs	r2, r3
 80026d8:	697b      	ldr	r3, [r7, #20]
 80026da:	67da      	str	r2, [r3, #124]	; 0x7c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80026dc:	697b      	ldr	r3, [r7, #20]
 80026de:	0018      	movs	r0, r3
 80026e0:	f7ff fc48 	bl	8001f74 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80026e4:	46c0      	nop			; (mov r8, r8)
 80026e6:	46bd      	mov	sp, r7
 80026e8:	b006      	add	sp, #24
 80026ea:	bd80      	pop	{r7, pc}

080026ec <__errno>:
 80026ec:	4b01      	ldr	r3, [pc, #4]	; (80026f4 <__errno+0x8>)
 80026ee:	6818      	ldr	r0, [r3, #0]
 80026f0:	4770      	bx	lr
 80026f2:	46c0      	nop			; (mov r8, r8)
 80026f4:	2000000c 	.word	0x2000000c

080026f8 <__libc_init_array>:
 80026f8:	b570      	push	{r4, r5, r6, lr}
 80026fa:	2600      	movs	r6, #0
 80026fc:	4d0c      	ldr	r5, [pc, #48]	; (8002730 <__libc_init_array+0x38>)
 80026fe:	4c0d      	ldr	r4, [pc, #52]	; (8002734 <__libc_init_array+0x3c>)
 8002700:	1b64      	subs	r4, r4, r5
 8002702:	10a4      	asrs	r4, r4, #2
 8002704:	42a6      	cmp	r6, r4
 8002706:	d109      	bne.n	800271c <__libc_init_array+0x24>
 8002708:	2600      	movs	r6, #0
 800270a:	f000 fd73 	bl	80031f4 <_init>
 800270e:	4d0a      	ldr	r5, [pc, #40]	; (8002738 <__libc_init_array+0x40>)
 8002710:	4c0a      	ldr	r4, [pc, #40]	; (800273c <__libc_init_array+0x44>)
 8002712:	1b64      	subs	r4, r4, r5
 8002714:	10a4      	asrs	r4, r4, #2
 8002716:	42a6      	cmp	r6, r4
 8002718:	d105      	bne.n	8002726 <__libc_init_array+0x2e>
 800271a:	bd70      	pop	{r4, r5, r6, pc}
 800271c:	00b3      	lsls	r3, r6, #2
 800271e:	58eb      	ldr	r3, [r5, r3]
 8002720:	4798      	blx	r3
 8002722:	3601      	adds	r6, #1
 8002724:	e7ee      	b.n	8002704 <__libc_init_array+0xc>
 8002726:	00b3      	lsls	r3, r6, #2
 8002728:	58eb      	ldr	r3, [r5, r3]
 800272a:	4798      	blx	r3
 800272c:	3601      	adds	r6, #1
 800272e:	e7f2      	b.n	8002716 <__libc_init_array+0x1e>
 8002730:	08003470 	.word	0x08003470
 8002734:	08003470 	.word	0x08003470
 8002738:	08003470 	.word	0x08003470
 800273c:	08003474 	.word	0x08003474

08002740 <memset>:
 8002740:	0003      	movs	r3, r0
 8002742:	1812      	adds	r2, r2, r0
 8002744:	4293      	cmp	r3, r2
 8002746:	d100      	bne.n	800274a <memset+0xa>
 8002748:	4770      	bx	lr
 800274a:	7019      	strb	r1, [r3, #0]
 800274c:	3301      	adds	r3, #1
 800274e:	e7f9      	b.n	8002744 <memset+0x4>

08002750 <_puts_r>:
 8002750:	b570      	push	{r4, r5, r6, lr}
 8002752:	0005      	movs	r5, r0
 8002754:	000e      	movs	r6, r1
 8002756:	2800      	cmp	r0, #0
 8002758:	d004      	beq.n	8002764 <_puts_r+0x14>
 800275a:	6983      	ldr	r3, [r0, #24]
 800275c:	2b00      	cmp	r3, #0
 800275e:	d101      	bne.n	8002764 <_puts_r+0x14>
 8002760:	f000 fa98 	bl	8002c94 <__sinit>
 8002764:	69ab      	ldr	r3, [r5, #24]
 8002766:	68ac      	ldr	r4, [r5, #8]
 8002768:	2b00      	cmp	r3, #0
 800276a:	d102      	bne.n	8002772 <_puts_r+0x22>
 800276c:	0028      	movs	r0, r5
 800276e:	f000 fa91 	bl	8002c94 <__sinit>
 8002772:	4b24      	ldr	r3, [pc, #144]	; (8002804 <_puts_r+0xb4>)
 8002774:	429c      	cmp	r4, r3
 8002776:	d10f      	bne.n	8002798 <_puts_r+0x48>
 8002778:	686c      	ldr	r4, [r5, #4]
 800277a:	89a3      	ldrh	r3, [r4, #12]
 800277c:	071b      	lsls	r3, r3, #28
 800277e:	d502      	bpl.n	8002786 <_puts_r+0x36>
 8002780:	6923      	ldr	r3, [r4, #16]
 8002782:	2b00      	cmp	r3, #0
 8002784:	d11f      	bne.n	80027c6 <_puts_r+0x76>
 8002786:	0021      	movs	r1, r4
 8002788:	0028      	movs	r0, r5
 800278a:	f000 f915 	bl	80029b8 <__swsetup_r>
 800278e:	2800      	cmp	r0, #0
 8002790:	d019      	beq.n	80027c6 <_puts_r+0x76>
 8002792:	2001      	movs	r0, #1
 8002794:	4240      	negs	r0, r0
 8002796:	bd70      	pop	{r4, r5, r6, pc}
 8002798:	4b1b      	ldr	r3, [pc, #108]	; (8002808 <_puts_r+0xb8>)
 800279a:	429c      	cmp	r4, r3
 800279c:	d101      	bne.n	80027a2 <_puts_r+0x52>
 800279e:	68ac      	ldr	r4, [r5, #8]
 80027a0:	e7eb      	b.n	800277a <_puts_r+0x2a>
 80027a2:	4b1a      	ldr	r3, [pc, #104]	; (800280c <_puts_r+0xbc>)
 80027a4:	429c      	cmp	r4, r3
 80027a6:	d1e8      	bne.n	800277a <_puts_r+0x2a>
 80027a8:	68ec      	ldr	r4, [r5, #12]
 80027aa:	e7e6      	b.n	800277a <_puts_r+0x2a>
 80027ac:	3601      	adds	r6, #1
 80027ae:	60a3      	str	r3, [r4, #8]
 80027b0:	2b00      	cmp	r3, #0
 80027b2:	da04      	bge.n	80027be <_puts_r+0x6e>
 80027b4:	69a2      	ldr	r2, [r4, #24]
 80027b6:	429a      	cmp	r2, r3
 80027b8:	dc16      	bgt.n	80027e8 <_puts_r+0x98>
 80027ba:	290a      	cmp	r1, #10
 80027bc:	d014      	beq.n	80027e8 <_puts_r+0x98>
 80027be:	6823      	ldr	r3, [r4, #0]
 80027c0:	1c5a      	adds	r2, r3, #1
 80027c2:	6022      	str	r2, [r4, #0]
 80027c4:	7019      	strb	r1, [r3, #0]
 80027c6:	68a3      	ldr	r3, [r4, #8]
 80027c8:	7831      	ldrb	r1, [r6, #0]
 80027ca:	3b01      	subs	r3, #1
 80027cc:	2900      	cmp	r1, #0
 80027ce:	d1ed      	bne.n	80027ac <_puts_r+0x5c>
 80027d0:	60a3      	str	r3, [r4, #8]
 80027d2:	2b00      	cmp	r3, #0
 80027d4:	da0f      	bge.n	80027f6 <_puts_r+0xa6>
 80027d6:	0022      	movs	r2, r4
 80027d8:	310a      	adds	r1, #10
 80027da:	0028      	movs	r0, r5
 80027dc:	f000 f896 	bl	800290c <__swbuf_r>
 80027e0:	1c43      	adds	r3, r0, #1
 80027e2:	d0d6      	beq.n	8002792 <_puts_r+0x42>
 80027e4:	200a      	movs	r0, #10
 80027e6:	e7d6      	b.n	8002796 <_puts_r+0x46>
 80027e8:	0022      	movs	r2, r4
 80027ea:	0028      	movs	r0, r5
 80027ec:	f000 f88e 	bl	800290c <__swbuf_r>
 80027f0:	1c43      	adds	r3, r0, #1
 80027f2:	d1e8      	bne.n	80027c6 <_puts_r+0x76>
 80027f4:	e7cd      	b.n	8002792 <_puts_r+0x42>
 80027f6:	200a      	movs	r0, #10
 80027f8:	6823      	ldr	r3, [r4, #0]
 80027fa:	1c5a      	adds	r2, r3, #1
 80027fc:	6022      	str	r2, [r4, #0]
 80027fe:	7018      	strb	r0, [r3, #0]
 8002800:	e7c9      	b.n	8002796 <_puts_r+0x46>
 8002802:	46c0      	nop			; (mov r8, r8)
 8002804:	08003324 	.word	0x08003324
 8002808:	08003344 	.word	0x08003344
 800280c:	08003304 	.word	0x08003304

08002810 <puts>:
 8002810:	b510      	push	{r4, lr}
 8002812:	4b03      	ldr	r3, [pc, #12]	; (8002820 <puts+0x10>)
 8002814:	0001      	movs	r1, r0
 8002816:	6818      	ldr	r0, [r3, #0]
 8002818:	f7ff ff9a 	bl	8002750 <_puts_r>
 800281c:	bd10      	pop	{r4, pc}
 800281e:	46c0      	nop			; (mov r8, r8)
 8002820:	2000000c 	.word	0x2000000c

08002824 <strcasecmp>:
 8002824:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002826:	0007      	movs	r7, r0
 8002828:	000e      	movs	r6, r1
 800282a:	783c      	ldrb	r4, [r7, #0]
 800282c:	f000 fac6 	bl	8002dbc <__locale_ctype_ptr>
 8002830:	2203      	movs	r2, #3
 8002832:	1900      	adds	r0, r0, r4
 8002834:	7843      	ldrb	r3, [r0, #1]
 8002836:	4013      	ands	r3, r2
 8002838:	2b01      	cmp	r3, #1
 800283a:	d100      	bne.n	800283e <strcasecmp+0x1a>
 800283c:	3420      	adds	r4, #32
 800283e:	7835      	ldrb	r5, [r6, #0]
 8002840:	f000 fabc 	bl	8002dbc <__locale_ctype_ptr>
 8002844:	2203      	movs	r2, #3
 8002846:	1940      	adds	r0, r0, r5
 8002848:	7843      	ldrb	r3, [r0, #1]
 800284a:	4013      	ands	r3, r2
 800284c:	2b01      	cmp	r3, #1
 800284e:	d100      	bne.n	8002852 <strcasecmp+0x2e>
 8002850:	3520      	adds	r5, #32
 8002852:	1b60      	subs	r0, r4, r5
 8002854:	d103      	bne.n	800285e <strcasecmp+0x3a>
 8002856:	3701      	adds	r7, #1
 8002858:	3601      	adds	r6, #1
 800285a:	2d00      	cmp	r5, #0
 800285c:	d1e5      	bne.n	800282a <strcasecmp+0x6>
 800285e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08002860 <strtok>:
 8002860:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002862:	4b12      	ldr	r3, [pc, #72]	; (80028ac <strtok+0x4c>)
 8002864:	0006      	movs	r6, r0
 8002866:	681d      	ldr	r5, [r3, #0]
 8002868:	000f      	movs	r7, r1
 800286a:	6dac      	ldr	r4, [r5, #88]	; 0x58
 800286c:	2c00      	cmp	r4, #0
 800286e:	d116      	bne.n	800289e <strtok+0x3e>
 8002870:	2050      	movs	r0, #80	; 0x50
 8002872:	f000 fb1d 	bl	8002eb0 <malloc>
 8002876:	65a8      	str	r0, [r5, #88]	; 0x58
 8002878:	6004      	str	r4, [r0, #0]
 800287a:	6044      	str	r4, [r0, #4]
 800287c:	6084      	str	r4, [r0, #8]
 800287e:	60c4      	str	r4, [r0, #12]
 8002880:	6104      	str	r4, [r0, #16]
 8002882:	6144      	str	r4, [r0, #20]
 8002884:	6184      	str	r4, [r0, #24]
 8002886:	6284      	str	r4, [r0, #40]	; 0x28
 8002888:	62c4      	str	r4, [r0, #44]	; 0x2c
 800288a:	6304      	str	r4, [r0, #48]	; 0x30
 800288c:	6344      	str	r4, [r0, #52]	; 0x34
 800288e:	6384      	str	r4, [r0, #56]	; 0x38
 8002890:	63c4      	str	r4, [r0, #60]	; 0x3c
 8002892:	6404      	str	r4, [r0, #64]	; 0x40
 8002894:	6444      	str	r4, [r0, #68]	; 0x44
 8002896:	6484      	str	r4, [r0, #72]	; 0x48
 8002898:	64c4      	str	r4, [r0, #76]	; 0x4c
 800289a:	7704      	strb	r4, [r0, #28]
 800289c:	6244      	str	r4, [r0, #36]	; 0x24
 800289e:	6daa      	ldr	r2, [r5, #88]	; 0x58
 80028a0:	0039      	movs	r1, r7
 80028a2:	0030      	movs	r0, r6
 80028a4:	2301      	movs	r3, #1
 80028a6:	f000 f803 	bl	80028b0 <__strtok_r>
 80028aa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80028ac:	2000000c 	.word	0x2000000c

080028b0 <__strtok_r>:
 80028b0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80028b2:	2800      	cmp	r0, #0
 80028b4:	d104      	bne.n	80028c0 <__strtok_r+0x10>
 80028b6:	6810      	ldr	r0, [r2, #0]
 80028b8:	2800      	cmp	r0, #0
 80028ba:	d101      	bne.n	80028c0 <__strtok_r+0x10>
 80028bc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80028be:	0020      	movs	r0, r4
 80028c0:	000e      	movs	r6, r1
 80028c2:	7805      	ldrb	r5, [r0, #0]
 80028c4:	1c44      	adds	r4, r0, #1
 80028c6:	7837      	ldrb	r7, [r6, #0]
 80028c8:	2f00      	cmp	r7, #0
 80028ca:	d104      	bne.n	80028d6 <__strtok_r+0x26>
 80028cc:	2d00      	cmp	r5, #0
 80028ce:	d110      	bne.n	80028f2 <__strtok_r+0x42>
 80028d0:	6015      	str	r5, [r2, #0]
 80028d2:	0028      	movs	r0, r5
 80028d4:	e7f2      	b.n	80028bc <__strtok_r+0xc>
 80028d6:	3601      	adds	r6, #1
 80028d8:	42bd      	cmp	r5, r7
 80028da:	d1f4      	bne.n	80028c6 <__strtok_r+0x16>
 80028dc:	2b00      	cmp	r3, #0
 80028de:	d1ee      	bne.n	80028be <__strtok_r+0xe>
 80028e0:	6014      	str	r4, [r2, #0]
 80028e2:	7003      	strb	r3, [r0, #0]
 80028e4:	e7ea      	b.n	80028bc <__strtok_r+0xc>
 80028e6:	0033      	movs	r3, r6
 80028e8:	e00d      	b.n	8002906 <__strtok_r+0x56>
 80028ea:	3501      	adds	r5, #1
 80028ec:	2f00      	cmp	r7, #0
 80028ee:	d103      	bne.n	80028f8 <__strtok_r+0x48>
 80028f0:	001c      	movs	r4, r3
 80028f2:	000d      	movs	r5, r1
 80028f4:	7826      	ldrb	r6, [r4, #0]
 80028f6:	1c63      	adds	r3, r4, #1
 80028f8:	782f      	ldrb	r7, [r5, #0]
 80028fa:	42be      	cmp	r6, r7
 80028fc:	d1f5      	bne.n	80028ea <__strtok_r+0x3a>
 80028fe:	2e00      	cmp	r6, #0
 8002900:	d0f1      	beq.n	80028e6 <__strtok_r+0x36>
 8002902:	2100      	movs	r1, #0
 8002904:	7021      	strb	r1, [r4, #0]
 8002906:	6013      	str	r3, [r2, #0]
 8002908:	e7d8      	b.n	80028bc <__strtok_r+0xc>
	...

0800290c <__swbuf_r>:
 800290c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800290e:	0005      	movs	r5, r0
 8002910:	000e      	movs	r6, r1
 8002912:	0014      	movs	r4, r2
 8002914:	2800      	cmp	r0, #0
 8002916:	d004      	beq.n	8002922 <__swbuf_r+0x16>
 8002918:	6983      	ldr	r3, [r0, #24]
 800291a:	2b00      	cmp	r3, #0
 800291c:	d101      	bne.n	8002922 <__swbuf_r+0x16>
 800291e:	f000 f9b9 	bl	8002c94 <__sinit>
 8002922:	4b22      	ldr	r3, [pc, #136]	; (80029ac <__swbuf_r+0xa0>)
 8002924:	429c      	cmp	r4, r3
 8002926:	d12d      	bne.n	8002984 <__swbuf_r+0x78>
 8002928:	686c      	ldr	r4, [r5, #4]
 800292a:	69a3      	ldr	r3, [r4, #24]
 800292c:	60a3      	str	r3, [r4, #8]
 800292e:	89a3      	ldrh	r3, [r4, #12]
 8002930:	071b      	lsls	r3, r3, #28
 8002932:	d531      	bpl.n	8002998 <__swbuf_r+0x8c>
 8002934:	6923      	ldr	r3, [r4, #16]
 8002936:	2b00      	cmp	r3, #0
 8002938:	d02e      	beq.n	8002998 <__swbuf_r+0x8c>
 800293a:	6823      	ldr	r3, [r4, #0]
 800293c:	6922      	ldr	r2, [r4, #16]
 800293e:	b2f7      	uxtb	r7, r6
 8002940:	1a98      	subs	r0, r3, r2
 8002942:	6963      	ldr	r3, [r4, #20]
 8002944:	b2f6      	uxtb	r6, r6
 8002946:	4283      	cmp	r3, r0
 8002948:	dc05      	bgt.n	8002956 <__swbuf_r+0x4a>
 800294a:	0021      	movs	r1, r4
 800294c:	0028      	movs	r0, r5
 800294e:	f000 f933 	bl	8002bb8 <_fflush_r>
 8002952:	2800      	cmp	r0, #0
 8002954:	d126      	bne.n	80029a4 <__swbuf_r+0x98>
 8002956:	68a3      	ldr	r3, [r4, #8]
 8002958:	3001      	adds	r0, #1
 800295a:	3b01      	subs	r3, #1
 800295c:	60a3      	str	r3, [r4, #8]
 800295e:	6823      	ldr	r3, [r4, #0]
 8002960:	1c5a      	adds	r2, r3, #1
 8002962:	6022      	str	r2, [r4, #0]
 8002964:	701f      	strb	r7, [r3, #0]
 8002966:	6963      	ldr	r3, [r4, #20]
 8002968:	4283      	cmp	r3, r0
 800296a:	d004      	beq.n	8002976 <__swbuf_r+0x6a>
 800296c:	89a3      	ldrh	r3, [r4, #12]
 800296e:	07db      	lsls	r3, r3, #31
 8002970:	d51a      	bpl.n	80029a8 <__swbuf_r+0x9c>
 8002972:	2e0a      	cmp	r6, #10
 8002974:	d118      	bne.n	80029a8 <__swbuf_r+0x9c>
 8002976:	0021      	movs	r1, r4
 8002978:	0028      	movs	r0, r5
 800297a:	f000 f91d 	bl	8002bb8 <_fflush_r>
 800297e:	2800      	cmp	r0, #0
 8002980:	d012      	beq.n	80029a8 <__swbuf_r+0x9c>
 8002982:	e00f      	b.n	80029a4 <__swbuf_r+0x98>
 8002984:	4b0a      	ldr	r3, [pc, #40]	; (80029b0 <__swbuf_r+0xa4>)
 8002986:	429c      	cmp	r4, r3
 8002988:	d101      	bne.n	800298e <__swbuf_r+0x82>
 800298a:	68ac      	ldr	r4, [r5, #8]
 800298c:	e7cd      	b.n	800292a <__swbuf_r+0x1e>
 800298e:	4b09      	ldr	r3, [pc, #36]	; (80029b4 <__swbuf_r+0xa8>)
 8002990:	429c      	cmp	r4, r3
 8002992:	d1ca      	bne.n	800292a <__swbuf_r+0x1e>
 8002994:	68ec      	ldr	r4, [r5, #12]
 8002996:	e7c8      	b.n	800292a <__swbuf_r+0x1e>
 8002998:	0021      	movs	r1, r4
 800299a:	0028      	movs	r0, r5
 800299c:	f000 f80c 	bl	80029b8 <__swsetup_r>
 80029a0:	2800      	cmp	r0, #0
 80029a2:	d0ca      	beq.n	800293a <__swbuf_r+0x2e>
 80029a4:	2601      	movs	r6, #1
 80029a6:	4276      	negs	r6, r6
 80029a8:	0030      	movs	r0, r6
 80029aa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80029ac:	08003324 	.word	0x08003324
 80029b0:	08003344 	.word	0x08003344
 80029b4:	08003304 	.word	0x08003304

080029b8 <__swsetup_r>:
 80029b8:	4b36      	ldr	r3, [pc, #216]	; (8002a94 <__swsetup_r+0xdc>)
 80029ba:	b570      	push	{r4, r5, r6, lr}
 80029bc:	681d      	ldr	r5, [r3, #0]
 80029be:	0006      	movs	r6, r0
 80029c0:	000c      	movs	r4, r1
 80029c2:	2d00      	cmp	r5, #0
 80029c4:	d005      	beq.n	80029d2 <__swsetup_r+0x1a>
 80029c6:	69ab      	ldr	r3, [r5, #24]
 80029c8:	2b00      	cmp	r3, #0
 80029ca:	d102      	bne.n	80029d2 <__swsetup_r+0x1a>
 80029cc:	0028      	movs	r0, r5
 80029ce:	f000 f961 	bl	8002c94 <__sinit>
 80029d2:	4b31      	ldr	r3, [pc, #196]	; (8002a98 <__swsetup_r+0xe0>)
 80029d4:	429c      	cmp	r4, r3
 80029d6:	d10f      	bne.n	80029f8 <__swsetup_r+0x40>
 80029d8:	686c      	ldr	r4, [r5, #4]
 80029da:	230c      	movs	r3, #12
 80029dc:	5ee2      	ldrsh	r2, [r4, r3]
 80029de:	b293      	uxth	r3, r2
 80029e0:	0719      	lsls	r1, r3, #28
 80029e2:	d42d      	bmi.n	8002a40 <__swsetup_r+0x88>
 80029e4:	06d9      	lsls	r1, r3, #27
 80029e6:	d411      	bmi.n	8002a0c <__swsetup_r+0x54>
 80029e8:	2309      	movs	r3, #9
 80029ea:	2001      	movs	r0, #1
 80029ec:	6033      	str	r3, [r6, #0]
 80029ee:	3337      	adds	r3, #55	; 0x37
 80029f0:	4313      	orrs	r3, r2
 80029f2:	81a3      	strh	r3, [r4, #12]
 80029f4:	4240      	negs	r0, r0
 80029f6:	bd70      	pop	{r4, r5, r6, pc}
 80029f8:	4b28      	ldr	r3, [pc, #160]	; (8002a9c <__swsetup_r+0xe4>)
 80029fa:	429c      	cmp	r4, r3
 80029fc:	d101      	bne.n	8002a02 <__swsetup_r+0x4a>
 80029fe:	68ac      	ldr	r4, [r5, #8]
 8002a00:	e7eb      	b.n	80029da <__swsetup_r+0x22>
 8002a02:	4b27      	ldr	r3, [pc, #156]	; (8002aa0 <__swsetup_r+0xe8>)
 8002a04:	429c      	cmp	r4, r3
 8002a06:	d1e8      	bne.n	80029da <__swsetup_r+0x22>
 8002a08:	68ec      	ldr	r4, [r5, #12]
 8002a0a:	e7e6      	b.n	80029da <__swsetup_r+0x22>
 8002a0c:	075b      	lsls	r3, r3, #29
 8002a0e:	d513      	bpl.n	8002a38 <__swsetup_r+0x80>
 8002a10:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8002a12:	2900      	cmp	r1, #0
 8002a14:	d008      	beq.n	8002a28 <__swsetup_r+0x70>
 8002a16:	0023      	movs	r3, r4
 8002a18:	3344      	adds	r3, #68	; 0x44
 8002a1a:	4299      	cmp	r1, r3
 8002a1c:	d002      	beq.n	8002a24 <__swsetup_r+0x6c>
 8002a1e:	0030      	movs	r0, r6
 8002a20:	f000 fa62 	bl	8002ee8 <_free_r>
 8002a24:	2300      	movs	r3, #0
 8002a26:	6363      	str	r3, [r4, #52]	; 0x34
 8002a28:	2224      	movs	r2, #36	; 0x24
 8002a2a:	89a3      	ldrh	r3, [r4, #12]
 8002a2c:	4393      	bics	r3, r2
 8002a2e:	81a3      	strh	r3, [r4, #12]
 8002a30:	2300      	movs	r3, #0
 8002a32:	6063      	str	r3, [r4, #4]
 8002a34:	6923      	ldr	r3, [r4, #16]
 8002a36:	6023      	str	r3, [r4, #0]
 8002a38:	2308      	movs	r3, #8
 8002a3a:	89a2      	ldrh	r2, [r4, #12]
 8002a3c:	4313      	orrs	r3, r2
 8002a3e:	81a3      	strh	r3, [r4, #12]
 8002a40:	6923      	ldr	r3, [r4, #16]
 8002a42:	2b00      	cmp	r3, #0
 8002a44:	d10b      	bne.n	8002a5e <__swsetup_r+0xa6>
 8002a46:	21a0      	movs	r1, #160	; 0xa0
 8002a48:	2280      	movs	r2, #128	; 0x80
 8002a4a:	89a3      	ldrh	r3, [r4, #12]
 8002a4c:	0089      	lsls	r1, r1, #2
 8002a4e:	0092      	lsls	r2, r2, #2
 8002a50:	400b      	ands	r3, r1
 8002a52:	4293      	cmp	r3, r2
 8002a54:	d003      	beq.n	8002a5e <__swsetup_r+0xa6>
 8002a56:	0021      	movs	r1, r4
 8002a58:	0030      	movs	r0, r6
 8002a5a:	f000 f9e5 	bl	8002e28 <__smakebuf_r>
 8002a5e:	2301      	movs	r3, #1
 8002a60:	89a2      	ldrh	r2, [r4, #12]
 8002a62:	4013      	ands	r3, r2
 8002a64:	d011      	beq.n	8002a8a <__swsetup_r+0xd2>
 8002a66:	2300      	movs	r3, #0
 8002a68:	60a3      	str	r3, [r4, #8]
 8002a6a:	6963      	ldr	r3, [r4, #20]
 8002a6c:	425b      	negs	r3, r3
 8002a6e:	61a3      	str	r3, [r4, #24]
 8002a70:	2000      	movs	r0, #0
 8002a72:	6923      	ldr	r3, [r4, #16]
 8002a74:	4283      	cmp	r3, r0
 8002a76:	d1be      	bne.n	80029f6 <__swsetup_r+0x3e>
 8002a78:	230c      	movs	r3, #12
 8002a7a:	5ee2      	ldrsh	r2, [r4, r3]
 8002a7c:	0613      	lsls	r3, r2, #24
 8002a7e:	d5ba      	bpl.n	80029f6 <__swsetup_r+0x3e>
 8002a80:	2340      	movs	r3, #64	; 0x40
 8002a82:	4313      	orrs	r3, r2
 8002a84:	81a3      	strh	r3, [r4, #12]
 8002a86:	3801      	subs	r0, #1
 8002a88:	e7b5      	b.n	80029f6 <__swsetup_r+0x3e>
 8002a8a:	0792      	lsls	r2, r2, #30
 8002a8c:	d400      	bmi.n	8002a90 <__swsetup_r+0xd8>
 8002a8e:	6963      	ldr	r3, [r4, #20]
 8002a90:	60a3      	str	r3, [r4, #8]
 8002a92:	e7ed      	b.n	8002a70 <__swsetup_r+0xb8>
 8002a94:	2000000c 	.word	0x2000000c
 8002a98:	08003324 	.word	0x08003324
 8002a9c:	08003344 	.word	0x08003344
 8002aa0:	08003304 	.word	0x08003304

08002aa4 <__sflush_r>:
 8002aa4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8002aa6:	898a      	ldrh	r2, [r1, #12]
 8002aa8:	0005      	movs	r5, r0
 8002aaa:	000c      	movs	r4, r1
 8002aac:	0713      	lsls	r3, r2, #28
 8002aae:	d460      	bmi.n	8002b72 <__sflush_r+0xce>
 8002ab0:	684b      	ldr	r3, [r1, #4]
 8002ab2:	2b00      	cmp	r3, #0
 8002ab4:	dc04      	bgt.n	8002ac0 <__sflush_r+0x1c>
 8002ab6:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8002ab8:	2b00      	cmp	r3, #0
 8002aba:	dc01      	bgt.n	8002ac0 <__sflush_r+0x1c>
 8002abc:	2000      	movs	r0, #0
 8002abe:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8002ac0:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
 8002ac2:	2f00      	cmp	r7, #0
 8002ac4:	d0fa      	beq.n	8002abc <__sflush_r+0x18>
 8002ac6:	2300      	movs	r3, #0
 8002ac8:	682e      	ldr	r6, [r5, #0]
 8002aca:	602b      	str	r3, [r5, #0]
 8002acc:	2380      	movs	r3, #128	; 0x80
 8002ace:	015b      	lsls	r3, r3, #5
 8002ad0:	6a21      	ldr	r1, [r4, #32]
 8002ad2:	401a      	ands	r2, r3
 8002ad4:	d034      	beq.n	8002b40 <__sflush_r+0x9c>
 8002ad6:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8002ad8:	89a3      	ldrh	r3, [r4, #12]
 8002ada:	075b      	lsls	r3, r3, #29
 8002adc:	d506      	bpl.n	8002aec <__sflush_r+0x48>
 8002ade:	6863      	ldr	r3, [r4, #4]
 8002ae0:	1ac0      	subs	r0, r0, r3
 8002ae2:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8002ae4:	2b00      	cmp	r3, #0
 8002ae6:	d001      	beq.n	8002aec <__sflush_r+0x48>
 8002ae8:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8002aea:	1ac0      	subs	r0, r0, r3
 8002aec:	0002      	movs	r2, r0
 8002aee:	6a21      	ldr	r1, [r4, #32]
 8002af0:	2300      	movs	r3, #0
 8002af2:	0028      	movs	r0, r5
 8002af4:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
 8002af6:	47b8      	blx	r7
 8002af8:	89a1      	ldrh	r1, [r4, #12]
 8002afa:	1c43      	adds	r3, r0, #1
 8002afc:	d106      	bne.n	8002b0c <__sflush_r+0x68>
 8002afe:	682b      	ldr	r3, [r5, #0]
 8002b00:	2b1d      	cmp	r3, #29
 8002b02:	d830      	bhi.n	8002b66 <__sflush_r+0xc2>
 8002b04:	4a2b      	ldr	r2, [pc, #172]	; (8002bb4 <__sflush_r+0x110>)
 8002b06:	40da      	lsrs	r2, r3
 8002b08:	07d3      	lsls	r3, r2, #31
 8002b0a:	d52c      	bpl.n	8002b66 <__sflush_r+0xc2>
 8002b0c:	2300      	movs	r3, #0
 8002b0e:	6063      	str	r3, [r4, #4]
 8002b10:	6923      	ldr	r3, [r4, #16]
 8002b12:	6023      	str	r3, [r4, #0]
 8002b14:	04cb      	lsls	r3, r1, #19
 8002b16:	d505      	bpl.n	8002b24 <__sflush_r+0x80>
 8002b18:	1c43      	adds	r3, r0, #1
 8002b1a:	d102      	bne.n	8002b22 <__sflush_r+0x7e>
 8002b1c:	682b      	ldr	r3, [r5, #0]
 8002b1e:	2b00      	cmp	r3, #0
 8002b20:	d100      	bne.n	8002b24 <__sflush_r+0x80>
 8002b22:	6560      	str	r0, [r4, #84]	; 0x54
 8002b24:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8002b26:	602e      	str	r6, [r5, #0]
 8002b28:	2900      	cmp	r1, #0
 8002b2a:	d0c7      	beq.n	8002abc <__sflush_r+0x18>
 8002b2c:	0023      	movs	r3, r4
 8002b2e:	3344      	adds	r3, #68	; 0x44
 8002b30:	4299      	cmp	r1, r3
 8002b32:	d002      	beq.n	8002b3a <__sflush_r+0x96>
 8002b34:	0028      	movs	r0, r5
 8002b36:	f000 f9d7 	bl	8002ee8 <_free_r>
 8002b3a:	2000      	movs	r0, #0
 8002b3c:	6360      	str	r0, [r4, #52]	; 0x34
 8002b3e:	e7be      	b.n	8002abe <__sflush_r+0x1a>
 8002b40:	2301      	movs	r3, #1
 8002b42:	0028      	movs	r0, r5
 8002b44:	47b8      	blx	r7
 8002b46:	1c43      	adds	r3, r0, #1
 8002b48:	d1c6      	bne.n	8002ad8 <__sflush_r+0x34>
 8002b4a:	682b      	ldr	r3, [r5, #0]
 8002b4c:	2b00      	cmp	r3, #0
 8002b4e:	d0c3      	beq.n	8002ad8 <__sflush_r+0x34>
 8002b50:	2b1d      	cmp	r3, #29
 8002b52:	d001      	beq.n	8002b58 <__sflush_r+0xb4>
 8002b54:	2b16      	cmp	r3, #22
 8002b56:	d101      	bne.n	8002b5c <__sflush_r+0xb8>
 8002b58:	602e      	str	r6, [r5, #0]
 8002b5a:	e7af      	b.n	8002abc <__sflush_r+0x18>
 8002b5c:	2340      	movs	r3, #64	; 0x40
 8002b5e:	89a2      	ldrh	r2, [r4, #12]
 8002b60:	4313      	orrs	r3, r2
 8002b62:	81a3      	strh	r3, [r4, #12]
 8002b64:	e7ab      	b.n	8002abe <__sflush_r+0x1a>
 8002b66:	2340      	movs	r3, #64	; 0x40
 8002b68:	430b      	orrs	r3, r1
 8002b6a:	2001      	movs	r0, #1
 8002b6c:	81a3      	strh	r3, [r4, #12]
 8002b6e:	4240      	negs	r0, r0
 8002b70:	e7a5      	b.n	8002abe <__sflush_r+0x1a>
 8002b72:	690f      	ldr	r7, [r1, #16]
 8002b74:	2f00      	cmp	r7, #0
 8002b76:	d0a1      	beq.n	8002abc <__sflush_r+0x18>
 8002b78:	680b      	ldr	r3, [r1, #0]
 8002b7a:	600f      	str	r7, [r1, #0]
 8002b7c:	1bdb      	subs	r3, r3, r7
 8002b7e:	9301      	str	r3, [sp, #4]
 8002b80:	2300      	movs	r3, #0
 8002b82:	0792      	lsls	r2, r2, #30
 8002b84:	d100      	bne.n	8002b88 <__sflush_r+0xe4>
 8002b86:	694b      	ldr	r3, [r1, #20]
 8002b88:	60a3      	str	r3, [r4, #8]
 8002b8a:	9b01      	ldr	r3, [sp, #4]
 8002b8c:	2b00      	cmp	r3, #0
 8002b8e:	dc00      	bgt.n	8002b92 <__sflush_r+0xee>
 8002b90:	e794      	b.n	8002abc <__sflush_r+0x18>
 8002b92:	9b01      	ldr	r3, [sp, #4]
 8002b94:	003a      	movs	r2, r7
 8002b96:	6a21      	ldr	r1, [r4, #32]
 8002b98:	0028      	movs	r0, r5
 8002b9a:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8002b9c:	47b0      	blx	r6
 8002b9e:	2800      	cmp	r0, #0
 8002ba0:	dc03      	bgt.n	8002baa <__sflush_r+0x106>
 8002ba2:	2340      	movs	r3, #64	; 0x40
 8002ba4:	89a2      	ldrh	r2, [r4, #12]
 8002ba6:	4313      	orrs	r3, r2
 8002ba8:	e7df      	b.n	8002b6a <__sflush_r+0xc6>
 8002baa:	9b01      	ldr	r3, [sp, #4]
 8002bac:	183f      	adds	r7, r7, r0
 8002bae:	1a1b      	subs	r3, r3, r0
 8002bb0:	9301      	str	r3, [sp, #4]
 8002bb2:	e7ea      	b.n	8002b8a <__sflush_r+0xe6>
 8002bb4:	20400001 	.word	0x20400001

08002bb8 <_fflush_r>:
 8002bb8:	690b      	ldr	r3, [r1, #16]
 8002bba:	b570      	push	{r4, r5, r6, lr}
 8002bbc:	0005      	movs	r5, r0
 8002bbe:	000c      	movs	r4, r1
 8002bc0:	2b00      	cmp	r3, #0
 8002bc2:	d101      	bne.n	8002bc8 <_fflush_r+0x10>
 8002bc4:	2000      	movs	r0, #0
 8002bc6:	bd70      	pop	{r4, r5, r6, pc}
 8002bc8:	2800      	cmp	r0, #0
 8002bca:	d004      	beq.n	8002bd6 <_fflush_r+0x1e>
 8002bcc:	6983      	ldr	r3, [r0, #24]
 8002bce:	2b00      	cmp	r3, #0
 8002bd0:	d101      	bne.n	8002bd6 <_fflush_r+0x1e>
 8002bd2:	f000 f85f 	bl	8002c94 <__sinit>
 8002bd6:	4b0b      	ldr	r3, [pc, #44]	; (8002c04 <_fflush_r+0x4c>)
 8002bd8:	429c      	cmp	r4, r3
 8002bda:	d109      	bne.n	8002bf0 <_fflush_r+0x38>
 8002bdc:	686c      	ldr	r4, [r5, #4]
 8002bde:	220c      	movs	r2, #12
 8002be0:	5ea3      	ldrsh	r3, [r4, r2]
 8002be2:	2b00      	cmp	r3, #0
 8002be4:	d0ee      	beq.n	8002bc4 <_fflush_r+0xc>
 8002be6:	0021      	movs	r1, r4
 8002be8:	0028      	movs	r0, r5
 8002bea:	f7ff ff5b 	bl	8002aa4 <__sflush_r>
 8002bee:	e7ea      	b.n	8002bc6 <_fflush_r+0xe>
 8002bf0:	4b05      	ldr	r3, [pc, #20]	; (8002c08 <_fflush_r+0x50>)
 8002bf2:	429c      	cmp	r4, r3
 8002bf4:	d101      	bne.n	8002bfa <_fflush_r+0x42>
 8002bf6:	68ac      	ldr	r4, [r5, #8]
 8002bf8:	e7f1      	b.n	8002bde <_fflush_r+0x26>
 8002bfa:	4b04      	ldr	r3, [pc, #16]	; (8002c0c <_fflush_r+0x54>)
 8002bfc:	429c      	cmp	r4, r3
 8002bfe:	d1ee      	bne.n	8002bde <_fflush_r+0x26>
 8002c00:	68ec      	ldr	r4, [r5, #12]
 8002c02:	e7ec      	b.n	8002bde <_fflush_r+0x26>
 8002c04:	08003324 	.word	0x08003324
 8002c08:	08003344 	.word	0x08003344
 8002c0c:	08003304 	.word	0x08003304

08002c10 <std>:
 8002c10:	2300      	movs	r3, #0
 8002c12:	b510      	push	{r4, lr}
 8002c14:	0004      	movs	r4, r0
 8002c16:	6003      	str	r3, [r0, #0]
 8002c18:	6043      	str	r3, [r0, #4]
 8002c1a:	6083      	str	r3, [r0, #8]
 8002c1c:	8181      	strh	r1, [r0, #12]
 8002c1e:	6643      	str	r3, [r0, #100]	; 0x64
 8002c20:	81c2      	strh	r2, [r0, #14]
 8002c22:	6103      	str	r3, [r0, #16]
 8002c24:	6143      	str	r3, [r0, #20]
 8002c26:	6183      	str	r3, [r0, #24]
 8002c28:	0019      	movs	r1, r3
 8002c2a:	2208      	movs	r2, #8
 8002c2c:	305c      	adds	r0, #92	; 0x5c
 8002c2e:	f7ff fd87 	bl	8002740 <memset>
 8002c32:	4b05      	ldr	r3, [pc, #20]	; (8002c48 <std+0x38>)
 8002c34:	6224      	str	r4, [r4, #32]
 8002c36:	6263      	str	r3, [r4, #36]	; 0x24
 8002c38:	4b04      	ldr	r3, [pc, #16]	; (8002c4c <std+0x3c>)
 8002c3a:	62a3      	str	r3, [r4, #40]	; 0x28
 8002c3c:	4b04      	ldr	r3, [pc, #16]	; (8002c50 <std+0x40>)
 8002c3e:	62e3      	str	r3, [r4, #44]	; 0x2c
 8002c40:	4b04      	ldr	r3, [pc, #16]	; (8002c54 <std+0x44>)
 8002c42:	6323      	str	r3, [r4, #48]	; 0x30
 8002c44:	bd10      	pop	{r4, pc}
 8002c46:	46c0      	nop			; (mov r8, r8)
 8002c48:	0800305d 	.word	0x0800305d
 8002c4c:	08003085 	.word	0x08003085
 8002c50:	080030bd 	.word	0x080030bd
 8002c54:	080030e9 	.word	0x080030e9

08002c58 <_cleanup_r>:
 8002c58:	b510      	push	{r4, lr}
 8002c5a:	4902      	ldr	r1, [pc, #8]	; (8002c64 <_cleanup_r+0xc>)
 8002c5c:	f000 f88c 	bl	8002d78 <_fwalk_reent>
 8002c60:	bd10      	pop	{r4, pc}
 8002c62:	46c0      	nop			; (mov r8, r8)
 8002c64:	08002bb9 	.word	0x08002bb9

08002c68 <__sfmoreglue>:
 8002c68:	b570      	push	{r4, r5, r6, lr}
 8002c6a:	2568      	movs	r5, #104	; 0x68
 8002c6c:	1e4a      	subs	r2, r1, #1
 8002c6e:	4355      	muls	r5, r2
 8002c70:	000e      	movs	r6, r1
 8002c72:	0029      	movs	r1, r5
 8002c74:	3174      	adds	r1, #116	; 0x74
 8002c76:	f000 f981 	bl	8002f7c <_malloc_r>
 8002c7a:	1e04      	subs	r4, r0, #0
 8002c7c:	d008      	beq.n	8002c90 <__sfmoreglue+0x28>
 8002c7e:	2100      	movs	r1, #0
 8002c80:	002a      	movs	r2, r5
 8002c82:	6001      	str	r1, [r0, #0]
 8002c84:	6046      	str	r6, [r0, #4]
 8002c86:	300c      	adds	r0, #12
 8002c88:	60a0      	str	r0, [r4, #8]
 8002c8a:	3268      	adds	r2, #104	; 0x68
 8002c8c:	f7ff fd58 	bl	8002740 <memset>
 8002c90:	0020      	movs	r0, r4
 8002c92:	bd70      	pop	{r4, r5, r6, pc}

08002c94 <__sinit>:
 8002c94:	6983      	ldr	r3, [r0, #24]
 8002c96:	b513      	push	{r0, r1, r4, lr}
 8002c98:	0004      	movs	r4, r0
 8002c9a:	2b00      	cmp	r3, #0
 8002c9c:	d128      	bne.n	8002cf0 <__sinit+0x5c>
 8002c9e:	6483      	str	r3, [r0, #72]	; 0x48
 8002ca0:	64c3      	str	r3, [r0, #76]	; 0x4c
 8002ca2:	6503      	str	r3, [r0, #80]	; 0x50
 8002ca4:	4b13      	ldr	r3, [pc, #76]	; (8002cf4 <__sinit+0x60>)
 8002ca6:	4a14      	ldr	r2, [pc, #80]	; (8002cf8 <__sinit+0x64>)
 8002ca8:	681b      	ldr	r3, [r3, #0]
 8002caa:	6282      	str	r2, [r0, #40]	; 0x28
 8002cac:	9301      	str	r3, [sp, #4]
 8002cae:	4298      	cmp	r0, r3
 8002cb0:	d101      	bne.n	8002cb6 <__sinit+0x22>
 8002cb2:	2301      	movs	r3, #1
 8002cb4:	6183      	str	r3, [r0, #24]
 8002cb6:	0020      	movs	r0, r4
 8002cb8:	f000 f820 	bl	8002cfc <__sfp>
 8002cbc:	6060      	str	r0, [r4, #4]
 8002cbe:	0020      	movs	r0, r4
 8002cc0:	f000 f81c 	bl	8002cfc <__sfp>
 8002cc4:	60a0      	str	r0, [r4, #8]
 8002cc6:	0020      	movs	r0, r4
 8002cc8:	f000 f818 	bl	8002cfc <__sfp>
 8002ccc:	2200      	movs	r2, #0
 8002cce:	60e0      	str	r0, [r4, #12]
 8002cd0:	2104      	movs	r1, #4
 8002cd2:	6860      	ldr	r0, [r4, #4]
 8002cd4:	f7ff ff9c 	bl	8002c10 <std>
 8002cd8:	2201      	movs	r2, #1
 8002cda:	2109      	movs	r1, #9
 8002cdc:	68a0      	ldr	r0, [r4, #8]
 8002cde:	f7ff ff97 	bl	8002c10 <std>
 8002ce2:	2202      	movs	r2, #2
 8002ce4:	2112      	movs	r1, #18
 8002ce6:	68e0      	ldr	r0, [r4, #12]
 8002ce8:	f7ff ff92 	bl	8002c10 <std>
 8002cec:	2301      	movs	r3, #1
 8002cee:	61a3      	str	r3, [r4, #24]
 8002cf0:	bd13      	pop	{r0, r1, r4, pc}
 8002cf2:	46c0      	nop			; (mov r8, r8)
 8002cf4:	08003300 	.word	0x08003300
 8002cf8:	08002c59 	.word	0x08002c59

08002cfc <__sfp>:
 8002cfc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002cfe:	4b1c      	ldr	r3, [pc, #112]	; (8002d70 <__sfp+0x74>)
 8002d00:	0007      	movs	r7, r0
 8002d02:	681e      	ldr	r6, [r3, #0]
 8002d04:	69b3      	ldr	r3, [r6, #24]
 8002d06:	2b00      	cmp	r3, #0
 8002d08:	d102      	bne.n	8002d10 <__sfp+0x14>
 8002d0a:	0030      	movs	r0, r6
 8002d0c:	f7ff ffc2 	bl	8002c94 <__sinit>
 8002d10:	3648      	adds	r6, #72	; 0x48
 8002d12:	68b4      	ldr	r4, [r6, #8]
 8002d14:	6873      	ldr	r3, [r6, #4]
 8002d16:	3b01      	subs	r3, #1
 8002d18:	d504      	bpl.n	8002d24 <__sfp+0x28>
 8002d1a:	6833      	ldr	r3, [r6, #0]
 8002d1c:	2b00      	cmp	r3, #0
 8002d1e:	d007      	beq.n	8002d30 <__sfp+0x34>
 8002d20:	6836      	ldr	r6, [r6, #0]
 8002d22:	e7f6      	b.n	8002d12 <__sfp+0x16>
 8002d24:	220c      	movs	r2, #12
 8002d26:	5ea5      	ldrsh	r5, [r4, r2]
 8002d28:	2d00      	cmp	r5, #0
 8002d2a:	d00d      	beq.n	8002d48 <__sfp+0x4c>
 8002d2c:	3468      	adds	r4, #104	; 0x68
 8002d2e:	e7f2      	b.n	8002d16 <__sfp+0x1a>
 8002d30:	2104      	movs	r1, #4
 8002d32:	0038      	movs	r0, r7
 8002d34:	f7ff ff98 	bl	8002c68 <__sfmoreglue>
 8002d38:	6030      	str	r0, [r6, #0]
 8002d3a:	2800      	cmp	r0, #0
 8002d3c:	d1f0      	bne.n	8002d20 <__sfp+0x24>
 8002d3e:	230c      	movs	r3, #12
 8002d40:	0004      	movs	r4, r0
 8002d42:	603b      	str	r3, [r7, #0]
 8002d44:	0020      	movs	r0, r4
 8002d46:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002d48:	0020      	movs	r0, r4
 8002d4a:	4b0a      	ldr	r3, [pc, #40]	; (8002d74 <__sfp+0x78>)
 8002d4c:	6665      	str	r5, [r4, #100]	; 0x64
 8002d4e:	6025      	str	r5, [r4, #0]
 8002d50:	6065      	str	r5, [r4, #4]
 8002d52:	60a5      	str	r5, [r4, #8]
 8002d54:	60e3      	str	r3, [r4, #12]
 8002d56:	6125      	str	r5, [r4, #16]
 8002d58:	6165      	str	r5, [r4, #20]
 8002d5a:	61a5      	str	r5, [r4, #24]
 8002d5c:	2208      	movs	r2, #8
 8002d5e:	0029      	movs	r1, r5
 8002d60:	305c      	adds	r0, #92	; 0x5c
 8002d62:	f7ff fced 	bl	8002740 <memset>
 8002d66:	6365      	str	r5, [r4, #52]	; 0x34
 8002d68:	63a5      	str	r5, [r4, #56]	; 0x38
 8002d6a:	64a5      	str	r5, [r4, #72]	; 0x48
 8002d6c:	64e5      	str	r5, [r4, #76]	; 0x4c
 8002d6e:	e7e9      	b.n	8002d44 <__sfp+0x48>
 8002d70:	08003300 	.word	0x08003300
 8002d74:	ffff0001 	.word	0xffff0001

08002d78 <_fwalk_reent>:
 8002d78:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8002d7a:	0004      	movs	r4, r0
 8002d7c:	0007      	movs	r7, r0
 8002d7e:	2600      	movs	r6, #0
 8002d80:	9101      	str	r1, [sp, #4]
 8002d82:	3448      	adds	r4, #72	; 0x48
 8002d84:	2c00      	cmp	r4, #0
 8002d86:	d101      	bne.n	8002d8c <_fwalk_reent+0x14>
 8002d88:	0030      	movs	r0, r6
 8002d8a:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8002d8c:	6863      	ldr	r3, [r4, #4]
 8002d8e:	68a5      	ldr	r5, [r4, #8]
 8002d90:	9300      	str	r3, [sp, #0]
 8002d92:	9b00      	ldr	r3, [sp, #0]
 8002d94:	3b01      	subs	r3, #1
 8002d96:	9300      	str	r3, [sp, #0]
 8002d98:	d501      	bpl.n	8002d9e <_fwalk_reent+0x26>
 8002d9a:	6824      	ldr	r4, [r4, #0]
 8002d9c:	e7f2      	b.n	8002d84 <_fwalk_reent+0xc>
 8002d9e:	89ab      	ldrh	r3, [r5, #12]
 8002da0:	2b01      	cmp	r3, #1
 8002da2:	d908      	bls.n	8002db6 <_fwalk_reent+0x3e>
 8002da4:	220e      	movs	r2, #14
 8002da6:	5eab      	ldrsh	r3, [r5, r2]
 8002da8:	3301      	adds	r3, #1
 8002daa:	d004      	beq.n	8002db6 <_fwalk_reent+0x3e>
 8002dac:	0029      	movs	r1, r5
 8002dae:	0038      	movs	r0, r7
 8002db0:	9b01      	ldr	r3, [sp, #4]
 8002db2:	4798      	blx	r3
 8002db4:	4306      	orrs	r6, r0
 8002db6:	3568      	adds	r5, #104	; 0x68
 8002db8:	e7eb      	b.n	8002d92 <_fwalk_reent+0x1a>
	...

08002dbc <__locale_ctype_ptr>:
 8002dbc:	4b04      	ldr	r3, [pc, #16]	; (8002dd0 <__locale_ctype_ptr+0x14>)
 8002dbe:	681b      	ldr	r3, [r3, #0]
 8002dc0:	6a1b      	ldr	r3, [r3, #32]
 8002dc2:	2b00      	cmp	r3, #0
 8002dc4:	d100      	bne.n	8002dc8 <__locale_ctype_ptr+0xc>
 8002dc6:	4b03      	ldr	r3, [pc, #12]	; (8002dd4 <__locale_ctype_ptr+0x18>)
 8002dc8:	33ec      	adds	r3, #236	; 0xec
 8002dca:	6818      	ldr	r0, [r3, #0]
 8002dcc:	4770      	bx	lr
 8002dce:	46c0      	nop			; (mov r8, r8)
 8002dd0:	2000000c 	.word	0x2000000c
 8002dd4:	20000070 	.word	0x20000070

08002dd8 <__swhatbuf_r>:
 8002dd8:	b570      	push	{r4, r5, r6, lr}
 8002dda:	000e      	movs	r6, r1
 8002ddc:	001d      	movs	r5, r3
 8002dde:	230e      	movs	r3, #14
 8002de0:	5ec9      	ldrsh	r1, [r1, r3]
 8002de2:	b096      	sub	sp, #88	; 0x58
 8002de4:	0014      	movs	r4, r2
 8002de6:	2900      	cmp	r1, #0
 8002de8:	da07      	bge.n	8002dfa <__swhatbuf_r+0x22>
 8002dea:	2300      	movs	r3, #0
 8002dec:	602b      	str	r3, [r5, #0]
 8002dee:	89b3      	ldrh	r3, [r6, #12]
 8002df0:	061b      	lsls	r3, r3, #24
 8002df2:	d411      	bmi.n	8002e18 <__swhatbuf_r+0x40>
 8002df4:	2380      	movs	r3, #128	; 0x80
 8002df6:	00db      	lsls	r3, r3, #3
 8002df8:	e00f      	b.n	8002e1a <__swhatbuf_r+0x42>
 8002dfa:	466a      	mov	r2, sp
 8002dfc:	f000 f9ac 	bl	8003158 <_fstat_r>
 8002e00:	2800      	cmp	r0, #0
 8002e02:	dbf2      	blt.n	8002dea <__swhatbuf_r+0x12>
 8002e04:	22f0      	movs	r2, #240	; 0xf0
 8002e06:	9b01      	ldr	r3, [sp, #4]
 8002e08:	0212      	lsls	r2, r2, #8
 8002e0a:	4013      	ands	r3, r2
 8002e0c:	4a05      	ldr	r2, [pc, #20]	; (8002e24 <__swhatbuf_r+0x4c>)
 8002e0e:	189b      	adds	r3, r3, r2
 8002e10:	425a      	negs	r2, r3
 8002e12:	4153      	adcs	r3, r2
 8002e14:	602b      	str	r3, [r5, #0]
 8002e16:	e7ed      	b.n	8002df4 <__swhatbuf_r+0x1c>
 8002e18:	2340      	movs	r3, #64	; 0x40
 8002e1a:	2000      	movs	r0, #0
 8002e1c:	6023      	str	r3, [r4, #0]
 8002e1e:	b016      	add	sp, #88	; 0x58
 8002e20:	bd70      	pop	{r4, r5, r6, pc}
 8002e22:	46c0      	nop			; (mov r8, r8)
 8002e24:	ffffe000 	.word	0xffffe000

08002e28 <__smakebuf_r>:
 8002e28:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8002e2a:	2602      	movs	r6, #2
 8002e2c:	898b      	ldrh	r3, [r1, #12]
 8002e2e:	0005      	movs	r5, r0
 8002e30:	000c      	movs	r4, r1
 8002e32:	4233      	tst	r3, r6
 8002e34:	d006      	beq.n	8002e44 <__smakebuf_r+0x1c>
 8002e36:	0023      	movs	r3, r4
 8002e38:	3347      	adds	r3, #71	; 0x47
 8002e3a:	6023      	str	r3, [r4, #0]
 8002e3c:	6123      	str	r3, [r4, #16]
 8002e3e:	2301      	movs	r3, #1
 8002e40:	6163      	str	r3, [r4, #20]
 8002e42:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
 8002e44:	ab01      	add	r3, sp, #4
 8002e46:	466a      	mov	r2, sp
 8002e48:	f7ff ffc6 	bl	8002dd8 <__swhatbuf_r>
 8002e4c:	9900      	ldr	r1, [sp, #0]
 8002e4e:	0007      	movs	r7, r0
 8002e50:	0028      	movs	r0, r5
 8002e52:	f000 f893 	bl	8002f7c <_malloc_r>
 8002e56:	2800      	cmp	r0, #0
 8002e58:	d108      	bne.n	8002e6c <__smakebuf_r+0x44>
 8002e5a:	220c      	movs	r2, #12
 8002e5c:	5ea3      	ldrsh	r3, [r4, r2]
 8002e5e:	059a      	lsls	r2, r3, #22
 8002e60:	d4ef      	bmi.n	8002e42 <__smakebuf_r+0x1a>
 8002e62:	2203      	movs	r2, #3
 8002e64:	4393      	bics	r3, r2
 8002e66:	431e      	orrs	r6, r3
 8002e68:	81a6      	strh	r6, [r4, #12]
 8002e6a:	e7e4      	b.n	8002e36 <__smakebuf_r+0xe>
 8002e6c:	4b0f      	ldr	r3, [pc, #60]	; (8002eac <__smakebuf_r+0x84>)
 8002e6e:	62ab      	str	r3, [r5, #40]	; 0x28
 8002e70:	2380      	movs	r3, #128	; 0x80
 8002e72:	89a2      	ldrh	r2, [r4, #12]
 8002e74:	6020      	str	r0, [r4, #0]
 8002e76:	4313      	orrs	r3, r2
 8002e78:	81a3      	strh	r3, [r4, #12]
 8002e7a:	9b00      	ldr	r3, [sp, #0]
 8002e7c:	6120      	str	r0, [r4, #16]
 8002e7e:	6163      	str	r3, [r4, #20]
 8002e80:	9b01      	ldr	r3, [sp, #4]
 8002e82:	2b00      	cmp	r3, #0
 8002e84:	d00d      	beq.n	8002ea2 <__smakebuf_r+0x7a>
 8002e86:	230e      	movs	r3, #14
 8002e88:	5ee1      	ldrsh	r1, [r4, r3]
 8002e8a:	0028      	movs	r0, r5
 8002e8c:	f000 f976 	bl	800317c <_isatty_r>
 8002e90:	2800      	cmp	r0, #0
 8002e92:	d006      	beq.n	8002ea2 <__smakebuf_r+0x7a>
 8002e94:	2203      	movs	r2, #3
 8002e96:	89a3      	ldrh	r3, [r4, #12]
 8002e98:	4393      	bics	r3, r2
 8002e9a:	001a      	movs	r2, r3
 8002e9c:	2301      	movs	r3, #1
 8002e9e:	4313      	orrs	r3, r2
 8002ea0:	81a3      	strh	r3, [r4, #12]
 8002ea2:	89a0      	ldrh	r0, [r4, #12]
 8002ea4:	4338      	orrs	r0, r7
 8002ea6:	81a0      	strh	r0, [r4, #12]
 8002ea8:	e7cb      	b.n	8002e42 <__smakebuf_r+0x1a>
 8002eaa:	46c0      	nop			; (mov r8, r8)
 8002eac:	08002c59 	.word	0x08002c59

08002eb0 <malloc>:
 8002eb0:	b510      	push	{r4, lr}
 8002eb2:	4b03      	ldr	r3, [pc, #12]	; (8002ec0 <malloc+0x10>)
 8002eb4:	0001      	movs	r1, r0
 8002eb6:	6818      	ldr	r0, [r3, #0]
 8002eb8:	f000 f860 	bl	8002f7c <_malloc_r>
 8002ebc:	bd10      	pop	{r4, pc}
 8002ebe:	46c0      	nop			; (mov r8, r8)
 8002ec0:	2000000c 	.word	0x2000000c

08002ec4 <__ascii_mbtowc>:
 8002ec4:	b082      	sub	sp, #8
 8002ec6:	2900      	cmp	r1, #0
 8002ec8:	d100      	bne.n	8002ecc <__ascii_mbtowc+0x8>
 8002eca:	a901      	add	r1, sp, #4
 8002ecc:	1e10      	subs	r0, r2, #0
 8002ece:	d006      	beq.n	8002ede <__ascii_mbtowc+0x1a>
 8002ed0:	2b00      	cmp	r3, #0
 8002ed2:	d006      	beq.n	8002ee2 <__ascii_mbtowc+0x1e>
 8002ed4:	7813      	ldrb	r3, [r2, #0]
 8002ed6:	600b      	str	r3, [r1, #0]
 8002ed8:	7810      	ldrb	r0, [r2, #0]
 8002eda:	1e43      	subs	r3, r0, #1
 8002edc:	4198      	sbcs	r0, r3
 8002ede:	b002      	add	sp, #8
 8002ee0:	4770      	bx	lr
 8002ee2:	2002      	movs	r0, #2
 8002ee4:	4240      	negs	r0, r0
 8002ee6:	e7fa      	b.n	8002ede <__ascii_mbtowc+0x1a>

08002ee8 <_free_r>:
 8002ee8:	b570      	push	{r4, r5, r6, lr}
 8002eea:	0005      	movs	r5, r0
 8002eec:	2900      	cmp	r1, #0
 8002eee:	d010      	beq.n	8002f12 <_free_r+0x2a>
 8002ef0:	1f0c      	subs	r4, r1, #4
 8002ef2:	6823      	ldr	r3, [r4, #0]
 8002ef4:	2b00      	cmp	r3, #0
 8002ef6:	da00      	bge.n	8002efa <_free_r+0x12>
 8002ef8:	18e4      	adds	r4, r4, r3
 8002efa:	0028      	movs	r0, r5
 8002efc:	f000 f964 	bl	80031c8 <__malloc_lock>
 8002f00:	4a1d      	ldr	r2, [pc, #116]	; (8002f78 <_free_r+0x90>)
 8002f02:	6813      	ldr	r3, [r2, #0]
 8002f04:	2b00      	cmp	r3, #0
 8002f06:	d105      	bne.n	8002f14 <_free_r+0x2c>
 8002f08:	6063      	str	r3, [r4, #4]
 8002f0a:	6014      	str	r4, [r2, #0]
 8002f0c:	0028      	movs	r0, r5
 8002f0e:	f000 f95c 	bl	80031ca <__malloc_unlock>
 8002f12:	bd70      	pop	{r4, r5, r6, pc}
 8002f14:	42a3      	cmp	r3, r4
 8002f16:	d909      	bls.n	8002f2c <_free_r+0x44>
 8002f18:	6821      	ldr	r1, [r4, #0]
 8002f1a:	1860      	adds	r0, r4, r1
 8002f1c:	4283      	cmp	r3, r0
 8002f1e:	d1f3      	bne.n	8002f08 <_free_r+0x20>
 8002f20:	6818      	ldr	r0, [r3, #0]
 8002f22:	685b      	ldr	r3, [r3, #4]
 8002f24:	1841      	adds	r1, r0, r1
 8002f26:	6021      	str	r1, [r4, #0]
 8002f28:	e7ee      	b.n	8002f08 <_free_r+0x20>
 8002f2a:	0013      	movs	r3, r2
 8002f2c:	685a      	ldr	r2, [r3, #4]
 8002f2e:	2a00      	cmp	r2, #0
 8002f30:	d001      	beq.n	8002f36 <_free_r+0x4e>
 8002f32:	42a2      	cmp	r2, r4
 8002f34:	d9f9      	bls.n	8002f2a <_free_r+0x42>
 8002f36:	6819      	ldr	r1, [r3, #0]
 8002f38:	1858      	adds	r0, r3, r1
 8002f3a:	42a0      	cmp	r0, r4
 8002f3c:	d10b      	bne.n	8002f56 <_free_r+0x6e>
 8002f3e:	6820      	ldr	r0, [r4, #0]
 8002f40:	1809      	adds	r1, r1, r0
 8002f42:	1858      	adds	r0, r3, r1
 8002f44:	6019      	str	r1, [r3, #0]
 8002f46:	4282      	cmp	r2, r0
 8002f48:	d1e0      	bne.n	8002f0c <_free_r+0x24>
 8002f4a:	6810      	ldr	r0, [r2, #0]
 8002f4c:	6852      	ldr	r2, [r2, #4]
 8002f4e:	1841      	adds	r1, r0, r1
 8002f50:	6019      	str	r1, [r3, #0]
 8002f52:	605a      	str	r2, [r3, #4]
 8002f54:	e7da      	b.n	8002f0c <_free_r+0x24>
 8002f56:	42a0      	cmp	r0, r4
 8002f58:	d902      	bls.n	8002f60 <_free_r+0x78>
 8002f5a:	230c      	movs	r3, #12
 8002f5c:	602b      	str	r3, [r5, #0]
 8002f5e:	e7d5      	b.n	8002f0c <_free_r+0x24>
 8002f60:	6821      	ldr	r1, [r4, #0]
 8002f62:	1860      	adds	r0, r4, r1
 8002f64:	4282      	cmp	r2, r0
 8002f66:	d103      	bne.n	8002f70 <_free_r+0x88>
 8002f68:	6810      	ldr	r0, [r2, #0]
 8002f6a:	6852      	ldr	r2, [r2, #4]
 8002f6c:	1841      	adds	r1, r0, r1
 8002f6e:	6021      	str	r1, [r4, #0]
 8002f70:	6062      	str	r2, [r4, #4]
 8002f72:	605c      	str	r4, [r3, #4]
 8002f74:	e7ca      	b.n	8002f0c <_free_r+0x24>
 8002f76:	46c0      	nop			; (mov r8, r8)
 8002f78:	20000344 	.word	0x20000344

08002f7c <_malloc_r>:
 8002f7c:	2303      	movs	r3, #3
 8002f7e:	b570      	push	{r4, r5, r6, lr}
 8002f80:	1ccd      	adds	r5, r1, #3
 8002f82:	439d      	bics	r5, r3
 8002f84:	3508      	adds	r5, #8
 8002f86:	0006      	movs	r6, r0
 8002f88:	2d0c      	cmp	r5, #12
 8002f8a:	d21e      	bcs.n	8002fca <_malloc_r+0x4e>
 8002f8c:	250c      	movs	r5, #12
 8002f8e:	42a9      	cmp	r1, r5
 8002f90:	d81d      	bhi.n	8002fce <_malloc_r+0x52>
 8002f92:	0030      	movs	r0, r6
 8002f94:	f000 f918 	bl	80031c8 <__malloc_lock>
 8002f98:	4a25      	ldr	r2, [pc, #148]	; (8003030 <_malloc_r+0xb4>)
 8002f9a:	6814      	ldr	r4, [r2, #0]
 8002f9c:	0021      	movs	r1, r4
 8002f9e:	2900      	cmp	r1, #0
 8002fa0:	d119      	bne.n	8002fd6 <_malloc_r+0x5a>
 8002fa2:	4c24      	ldr	r4, [pc, #144]	; (8003034 <_malloc_r+0xb8>)
 8002fa4:	6823      	ldr	r3, [r4, #0]
 8002fa6:	2b00      	cmp	r3, #0
 8002fa8:	d103      	bne.n	8002fb2 <_malloc_r+0x36>
 8002faa:	0030      	movs	r0, r6
 8002fac:	f000 f844 	bl	8003038 <_sbrk_r>
 8002fb0:	6020      	str	r0, [r4, #0]
 8002fb2:	0029      	movs	r1, r5
 8002fb4:	0030      	movs	r0, r6
 8002fb6:	f000 f83f 	bl	8003038 <_sbrk_r>
 8002fba:	1c43      	adds	r3, r0, #1
 8002fbc:	d12b      	bne.n	8003016 <_malloc_r+0x9a>
 8002fbe:	230c      	movs	r3, #12
 8002fc0:	0030      	movs	r0, r6
 8002fc2:	6033      	str	r3, [r6, #0]
 8002fc4:	f000 f901 	bl	80031ca <__malloc_unlock>
 8002fc8:	e003      	b.n	8002fd2 <_malloc_r+0x56>
 8002fca:	2d00      	cmp	r5, #0
 8002fcc:	dadf      	bge.n	8002f8e <_malloc_r+0x12>
 8002fce:	230c      	movs	r3, #12
 8002fd0:	6033      	str	r3, [r6, #0]
 8002fd2:	2000      	movs	r0, #0
 8002fd4:	bd70      	pop	{r4, r5, r6, pc}
 8002fd6:	680b      	ldr	r3, [r1, #0]
 8002fd8:	1b5b      	subs	r3, r3, r5
 8002fda:	d419      	bmi.n	8003010 <_malloc_r+0x94>
 8002fdc:	2b0b      	cmp	r3, #11
 8002fde:	d903      	bls.n	8002fe8 <_malloc_r+0x6c>
 8002fe0:	600b      	str	r3, [r1, #0]
 8002fe2:	18cc      	adds	r4, r1, r3
 8002fe4:	6025      	str	r5, [r4, #0]
 8002fe6:	e003      	b.n	8002ff0 <_malloc_r+0x74>
 8002fe8:	684b      	ldr	r3, [r1, #4]
 8002fea:	428c      	cmp	r4, r1
 8002fec:	d10d      	bne.n	800300a <_malloc_r+0x8e>
 8002fee:	6013      	str	r3, [r2, #0]
 8002ff0:	0030      	movs	r0, r6
 8002ff2:	f000 f8ea 	bl	80031ca <__malloc_unlock>
 8002ff6:	0020      	movs	r0, r4
 8002ff8:	2207      	movs	r2, #7
 8002ffa:	300b      	adds	r0, #11
 8002ffc:	1d23      	adds	r3, r4, #4
 8002ffe:	4390      	bics	r0, r2
 8003000:	1ac3      	subs	r3, r0, r3
 8003002:	d0e7      	beq.n	8002fd4 <_malloc_r+0x58>
 8003004:	425a      	negs	r2, r3
 8003006:	50e2      	str	r2, [r4, r3]
 8003008:	e7e4      	b.n	8002fd4 <_malloc_r+0x58>
 800300a:	6063      	str	r3, [r4, #4]
 800300c:	000c      	movs	r4, r1
 800300e:	e7ef      	b.n	8002ff0 <_malloc_r+0x74>
 8003010:	000c      	movs	r4, r1
 8003012:	6849      	ldr	r1, [r1, #4]
 8003014:	e7c3      	b.n	8002f9e <_malloc_r+0x22>
 8003016:	2303      	movs	r3, #3
 8003018:	1cc4      	adds	r4, r0, #3
 800301a:	439c      	bics	r4, r3
 800301c:	42a0      	cmp	r0, r4
 800301e:	d0e1      	beq.n	8002fe4 <_malloc_r+0x68>
 8003020:	1a21      	subs	r1, r4, r0
 8003022:	0030      	movs	r0, r6
 8003024:	f000 f808 	bl	8003038 <_sbrk_r>
 8003028:	1c43      	adds	r3, r0, #1
 800302a:	d1db      	bne.n	8002fe4 <_malloc_r+0x68>
 800302c:	e7c7      	b.n	8002fbe <_malloc_r+0x42>
 800302e:	46c0      	nop			; (mov r8, r8)
 8003030:	20000344 	.word	0x20000344
 8003034:	20000348 	.word	0x20000348

08003038 <_sbrk_r>:
 8003038:	2300      	movs	r3, #0
 800303a:	b570      	push	{r4, r5, r6, lr}
 800303c:	4c06      	ldr	r4, [pc, #24]	; (8003058 <_sbrk_r+0x20>)
 800303e:	0005      	movs	r5, r0
 8003040:	0008      	movs	r0, r1
 8003042:	6023      	str	r3, [r4, #0]
 8003044:	f7fd fca4 	bl	8000990 <_sbrk>
 8003048:	1c43      	adds	r3, r0, #1
 800304a:	d103      	bne.n	8003054 <_sbrk_r+0x1c>
 800304c:	6823      	ldr	r3, [r4, #0]
 800304e:	2b00      	cmp	r3, #0
 8003050:	d000      	beq.n	8003054 <_sbrk_r+0x1c>
 8003052:	602b      	str	r3, [r5, #0]
 8003054:	bd70      	pop	{r4, r5, r6, pc}
 8003056:	46c0      	nop			; (mov r8, r8)
 8003058:	20000414 	.word	0x20000414

0800305c <__sread>:
 800305c:	b570      	push	{r4, r5, r6, lr}
 800305e:	000c      	movs	r4, r1
 8003060:	250e      	movs	r5, #14
 8003062:	5f49      	ldrsh	r1, [r1, r5]
 8003064:	f000 f8b2 	bl	80031cc <_read_r>
 8003068:	2800      	cmp	r0, #0
 800306a:	db03      	blt.n	8003074 <__sread+0x18>
 800306c:	6d63      	ldr	r3, [r4, #84]	; 0x54
 800306e:	181b      	adds	r3, r3, r0
 8003070:	6563      	str	r3, [r4, #84]	; 0x54
 8003072:	bd70      	pop	{r4, r5, r6, pc}
 8003074:	89a3      	ldrh	r3, [r4, #12]
 8003076:	4a02      	ldr	r2, [pc, #8]	; (8003080 <__sread+0x24>)
 8003078:	4013      	ands	r3, r2
 800307a:	81a3      	strh	r3, [r4, #12]
 800307c:	e7f9      	b.n	8003072 <__sread+0x16>
 800307e:	46c0      	nop			; (mov r8, r8)
 8003080:	ffffefff 	.word	0xffffefff

08003084 <__swrite>:
 8003084:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003086:	001f      	movs	r7, r3
 8003088:	898b      	ldrh	r3, [r1, #12]
 800308a:	0005      	movs	r5, r0
 800308c:	000c      	movs	r4, r1
 800308e:	0016      	movs	r6, r2
 8003090:	05db      	lsls	r3, r3, #23
 8003092:	d505      	bpl.n	80030a0 <__swrite+0x1c>
 8003094:	230e      	movs	r3, #14
 8003096:	5ec9      	ldrsh	r1, [r1, r3]
 8003098:	2200      	movs	r2, #0
 800309a:	2302      	movs	r3, #2
 800309c:	f000 f880 	bl	80031a0 <_lseek_r>
 80030a0:	89a3      	ldrh	r3, [r4, #12]
 80030a2:	4a05      	ldr	r2, [pc, #20]	; (80030b8 <__swrite+0x34>)
 80030a4:	0028      	movs	r0, r5
 80030a6:	4013      	ands	r3, r2
 80030a8:	81a3      	strh	r3, [r4, #12]
 80030aa:	0032      	movs	r2, r6
 80030ac:	230e      	movs	r3, #14
 80030ae:	5ee1      	ldrsh	r1, [r4, r3]
 80030b0:	003b      	movs	r3, r7
 80030b2:	f000 f82b 	bl	800310c <_write_r>
 80030b6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80030b8:	ffffefff 	.word	0xffffefff

080030bc <__sseek>:
 80030bc:	b570      	push	{r4, r5, r6, lr}
 80030be:	000c      	movs	r4, r1
 80030c0:	250e      	movs	r5, #14
 80030c2:	5f49      	ldrsh	r1, [r1, r5]
 80030c4:	f000 f86c 	bl	80031a0 <_lseek_r>
 80030c8:	89a3      	ldrh	r3, [r4, #12]
 80030ca:	1c42      	adds	r2, r0, #1
 80030cc:	d103      	bne.n	80030d6 <__sseek+0x1a>
 80030ce:	4a05      	ldr	r2, [pc, #20]	; (80030e4 <__sseek+0x28>)
 80030d0:	4013      	ands	r3, r2
 80030d2:	81a3      	strh	r3, [r4, #12]
 80030d4:	bd70      	pop	{r4, r5, r6, pc}
 80030d6:	2280      	movs	r2, #128	; 0x80
 80030d8:	0152      	lsls	r2, r2, #5
 80030da:	4313      	orrs	r3, r2
 80030dc:	81a3      	strh	r3, [r4, #12]
 80030de:	6560      	str	r0, [r4, #84]	; 0x54
 80030e0:	e7f8      	b.n	80030d4 <__sseek+0x18>
 80030e2:	46c0      	nop			; (mov r8, r8)
 80030e4:	ffffefff 	.word	0xffffefff

080030e8 <__sclose>:
 80030e8:	b510      	push	{r4, lr}
 80030ea:	230e      	movs	r3, #14
 80030ec:	5ec9      	ldrsh	r1, [r1, r3]
 80030ee:	f000 f821 	bl	8003134 <_close_r>
 80030f2:	bd10      	pop	{r4, pc}

080030f4 <__ascii_wctomb>:
 80030f4:	1e0b      	subs	r3, r1, #0
 80030f6:	d004      	beq.n	8003102 <__ascii_wctomb+0xe>
 80030f8:	2aff      	cmp	r2, #255	; 0xff
 80030fa:	d904      	bls.n	8003106 <__ascii_wctomb+0x12>
 80030fc:	238a      	movs	r3, #138	; 0x8a
 80030fe:	6003      	str	r3, [r0, #0]
 8003100:	3b8b      	subs	r3, #139	; 0x8b
 8003102:	0018      	movs	r0, r3
 8003104:	4770      	bx	lr
 8003106:	700a      	strb	r2, [r1, #0]
 8003108:	2301      	movs	r3, #1
 800310a:	e7fa      	b.n	8003102 <__ascii_wctomb+0xe>

0800310c <_write_r>:
 800310c:	b570      	push	{r4, r5, r6, lr}
 800310e:	0005      	movs	r5, r0
 8003110:	0008      	movs	r0, r1
 8003112:	0011      	movs	r1, r2
 8003114:	2200      	movs	r2, #0
 8003116:	4c06      	ldr	r4, [pc, #24]	; (8003130 <_write_r+0x24>)
 8003118:	6022      	str	r2, [r4, #0]
 800311a:	001a      	movs	r2, r3
 800311c:	f7fd f880 	bl	8000220 <_write>
 8003120:	1c43      	adds	r3, r0, #1
 8003122:	d103      	bne.n	800312c <_write_r+0x20>
 8003124:	6823      	ldr	r3, [r4, #0]
 8003126:	2b00      	cmp	r3, #0
 8003128:	d000      	beq.n	800312c <_write_r+0x20>
 800312a:	602b      	str	r3, [r5, #0]
 800312c:	bd70      	pop	{r4, r5, r6, pc}
 800312e:	46c0      	nop			; (mov r8, r8)
 8003130:	20000414 	.word	0x20000414

08003134 <_close_r>:
 8003134:	2300      	movs	r3, #0
 8003136:	b570      	push	{r4, r5, r6, lr}
 8003138:	4c06      	ldr	r4, [pc, #24]	; (8003154 <_close_r+0x20>)
 800313a:	0005      	movs	r5, r0
 800313c:	0008      	movs	r0, r1
 800313e:	6023      	str	r3, [r4, #0]
 8003140:	f7fd fbf9 	bl	8000936 <_close>
 8003144:	1c43      	adds	r3, r0, #1
 8003146:	d103      	bne.n	8003150 <_close_r+0x1c>
 8003148:	6823      	ldr	r3, [r4, #0]
 800314a:	2b00      	cmp	r3, #0
 800314c:	d000      	beq.n	8003150 <_close_r+0x1c>
 800314e:	602b      	str	r3, [r5, #0]
 8003150:	bd70      	pop	{r4, r5, r6, pc}
 8003152:	46c0      	nop			; (mov r8, r8)
 8003154:	20000414 	.word	0x20000414

08003158 <_fstat_r>:
 8003158:	2300      	movs	r3, #0
 800315a:	b570      	push	{r4, r5, r6, lr}
 800315c:	4c06      	ldr	r4, [pc, #24]	; (8003178 <_fstat_r+0x20>)
 800315e:	0005      	movs	r5, r0
 8003160:	0008      	movs	r0, r1
 8003162:	0011      	movs	r1, r2
 8003164:	6023      	str	r3, [r4, #0]
 8003166:	f7fd fbf0 	bl	800094a <_fstat>
 800316a:	1c43      	adds	r3, r0, #1
 800316c:	d103      	bne.n	8003176 <_fstat_r+0x1e>
 800316e:	6823      	ldr	r3, [r4, #0]
 8003170:	2b00      	cmp	r3, #0
 8003172:	d000      	beq.n	8003176 <_fstat_r+0x1e>
 8003174:	602b      	str	r3, [r5, #0]
 8003176:	bd70      	pop	{r4, r5, r6, pc}
 8003178:	20000414 	.word	0x20000414

0800317c <_isatty_r>:
 800317c:	2300      	movs	r3, #0
 800317e:	b570      	push	{r4, r5, r6, lr}
 8003180:	4c06      	ldr	r4, [pc, #24]	; (800319c <_isatty_r+0x20>)
 8003182:	0005      	movs	r5, r0
 8003184:	0008      	movs	r0, r1
 8003186:	6023      	str	r3, [r4, #0]
 8003188:	f7fd fbed 	bl	8000966 <_isatty>
 800318c:	1c43      	adds	r3, r0, #1
 800318e:	d103      	bne.n	8003198 <_isatty_r+0x1c>
 8003190:	6823      	ldr	r3, [r4, #0]
 8003192:	2b00      	cmp	r3, #0
 8003194:	d000      	beq.n	8003198 <_isatty_r+0x1c>
 8003196:	602b      	str	r3, [r5, #0]
 8003198:	bd70      	pop	{r4, r5, r6, pc}
 800319a:	46c0      	nop			; (mov r8, r8)
 800319c:	20000414 	.word	0x20000414

080031a0 <_lseek_r>:
 80031a0:	b570      	push	{r4, r5, r6, lr}
 80031a2:	0005      	movs	r5, r0
 80031a4:	0008      	movs	r0, r1
 80031a6:	0011      	movs	r1, r2
 80031a8:	2200      	movs	r2, #0
 80031aa:	4c06      	ldr	r4, [pc, #24]	; (80031c4 <_lseek_r+0x24>)
 80031ac:	6022      	str	r2, [r4, #0]
 80031ae:	001a      	movs	r2, r3
 80031b0:	f7fd fbe2 	bl	8000978 <_lseek>
 80031b4:	1c43      	adds	r3, r0, #1
 80031b6:	d103      	bne.n	80031c0 <_lseek_r+0x20>
 80031b8:	6823      	ldr	r3, [r4, #0]
 80031ba:	2b00      	cmp	r3, #0
 80031bc:	d000      	beq.n	80031c0 <_lseek_r+0x20>
 80031be:	602b      	str	r3, [r5, #0]
 80031c0:	bd70      	pop	{r4, r5, r6, pc}
 80031c2:	46c0      	nop			; (mov r8, r8)
 80031c4:	20000414 	.word	0x20000414

080031c8 <__malloc_lock>:
 80031c8:	4770      	bx	lr

080031ca <__malloc_unlock>:
 80031ca:	4770      	bx	lr

080031cc <_read_r>:
 80031cc:	b570      	push	{r4, r5, r6, lr}
 80031ce:	0005      	movs	r5, r0
 80031d0:	0008      	movs	r0, r1
 80031d2:	0011      	movs	r1, r2
 80031d4:	2200      	movs	r2, #0
 80031d6:	4c06      	ldr	r4, [pc, #24]	; (80031f0 <_read_r+0x24>)
 80031d8:	6022      	str	r2, [r4, #0]
 80031da:	001a      	movs	r2, r3
 80031dc:	f7fd fb8e 	bl	80008fc <_read>
 80031e0:	1c43      	adds	r3, r0, #1
 80031e2:	d103      	bne.n	80031ec <_read_r+0x20>
 80031e4:	6823      	ldr	r3, [r4, #0]
 80031e6:	2b00      	cmp	r3, #0
 80031e8:	d000      	beq.n	80031ec <_read_r+0x20>
 80031ea:	602b      	str	r3, [r5, #0]
 80031ec:	bd70      	pop	{r4, r5, r6, pc}
 80031ee:	46c0      	nop			; (mov r8, r8)
 80031f0:	20000414 	.word	0x20000414

080031f4 <_init>:
 80031f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80031f6:	46c0      	nop			; (mov r8, r8)
 80031f8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80031fa:	bc08      	pop	{r3}
 80031fc:	469e      	mov	lr, r3
 80031fe:	4770      	bx	lr

08003200 <_fini>:
 8003200:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003202:	46c0      	nop			; (mov r8, r8)
 8003204:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003206:	bc08      	pop	{r3}
 8003208:	469e      	mov	lr, r3
 800320a:	4770      	bx	lr
