// Copyright (C) 2023  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition"

// DATE "08/20/2023 15:27:19"

// 
// Device: Altera 5CSEMA5F31C6 Package FBGA896
// 

// 
// This Verilog file should be used for Questa Intel FPGA (SystemVerilog) only
// 

`timescale 1 ps/ 1 ps

module tallernios (
	clk,
	rst_n,
	switch,
	display1,
	display2);
input 	clk;
input 	rst_n;
input 	[1:0] switch;
output 	[6:0] display1;
output 	[6:0] display2;

// Design Ports Information
// display1[0]	=>  Location: PIN_AE26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display1[1]	=>  Location: PIN_AE27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display1[2]	=>  Location: PIN_AE28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display1[3]	=>  Location: PIN_AG27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display1[4]	=>  Location: PIN_AF28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display1[5]	=>  Location: PIN_AG28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display1[6]	=>  Location: PIN_AH28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display2[0]	=>  Location: PIN_AJ29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display2[1]	=>  Location: PIN_AH29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display2[2]	=>  Location: PIN_AH30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display2[3]	=>  Location: PIN_AG30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display2[4]	=>  Location: PIN_AF29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display2[5]	=>  Location: PIN_AF30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display2[6]	=>  Location: PIN_AD27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_AF14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// switch[0]	=>  Location: PIN_AC12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// switch[1]	=>  Location: PIN_AF9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rst_n	=>  Location: PIN_AB12,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \clk~input_o ;
wire \clk~inputCLKENA0_outclk ;
wire \plat|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout ;
wire \rst_n~input_o ;
wire \plat|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ;
wire \plat|rst_controller|altera_reset_synchronizer_int_chain[0]~feeder_combout ;
wire \plat|rst_controller|altera_reset_synchronizer_int_chain[4]~0_combout ;
wire \plat|rst_controller|r_sync_rst_chain~1_combout ;
wire \plat|rst_controller|r_sync_rst_chain~0_combout ;
wire \plat|rst_controller|WideOr0~0_combout ;
wire \plat|rst_controller|r_sync_rst~q ;
wire \plat|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0_combout ;
wire \plat|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout ;
wire \plat|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out~q ;
wire \plat|rst_controller|always2~0_combout ;
wire \plat|rst_controller|r_early_rst~q ;
wire \~GND~combout ;
wire \plat|mm_interconnect_0|nios2_gen2_0_data_master_agent|hold_waitrequest~feeder_combout ;
wire \plat|mm_interconnect_0|nios2_gen2_0_data_master_agent|hold_waitrequest~q ;
wire \plat|mm_interconnect_1|nios2_gen2_0_instruction_master_translator|read_accepted~0_combout ;
wire \plat|mm_interconnect_1|nios2_gen2_0_instruction_master_translator|read_accepted~q ;
wire \plat|mm_interconnect_1|rom_0_s1_agent_rsp_fifo|mem_used[0]~1_combout ;
wire \plat|mm_interconnect_1|rom_0_s1_agent_rsp_fifo|mem_used[1]~0_combout ;
wire \plat|mm_interconnect_1|rom_0_s1_translator|read_latency_shift_reg~0_combout ;
wire \plat|nios2_gen2_0|cpu|i_read_nxt~0_combout ;
wire \plat|nios2_gen2_0|cpu|i_read~q ;
wire \plat|nios2_gen2_0|cpu|F_valid~0_combout ;
wire \plat|nios2_gen2_0|cpu|R_ctrl_br_nxt~0_combout ;
wire \plat|nios2_gen2_0|cpu|E_alu_sub~q ;
wire \plat|nios2_gen2_0|cpu|Add0~34 ;
wire \plat|nios2_gen2_0|cpu|Add0~38 ;
wire \plat|nios2_gen2_0|cpu|Add0~2 ;
wire \plat|nios2_gen2_0|cpu|Add0~6 ;
wire \plat|nios2_gen2_0|cpu|Add0~22 ;
wire \plat|nios2_gen2_0|cpu|Add0~30 ;
wire \plat|nios2_gen2_0|cpu|Add0~18 ;
wire \plat|nios2_gen2_0|cpu|Add0~13_sumout ;
wire \plat|nios2_gen2_0|cpu|D_iw[12]~DUPLICATE_q ;
wire \plat|nios2_gen2_0|cpu|Add0~14 ;
wire \plat|nios2_gen2_0|cpu|Add0~25_sumout ;
wire \plat|nios2_gen2_0|cpu|D_iw[4]~DUPLICATE_q ;
wire \plat|nios2_gen2_0|cpu|Equal0~0_combout ;
wire \plat|nios2_gen2_0|cpu|D_ctrl_alu_subtract~2_combout ;
wire \plat|nios2_gen2_0|cpu|Add0~26 ;
wire \plat|nios2_gen2_0|cpu|Add0~9_sumout ;
wire \plat|nios2_gen2_0|cpu|Equal0~9_combout ;
wire \plat|nios2_gen2_0|cpu|D_ctrl_exception~3_combout ;
wire \plat|nios2_gen2_0|cpu|D_ctrl_exception~4_combout ;
wire \plat|nios2_gen2_0|cpu|D_ctrl_exception~5_combout ;
wire \plat|nios2_gen2_0|cpu|Equal0~8_combout ;
wire \plat|nios2_gen2_0|cpu|D_ctrl_exception~0_combout ;
wire \plat|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~2_combout ;
wire \plat|nios2_gen2_0|cpu|D_iw[13]~DUPLICATE_q ;
wire \plat|nios2_gen2_0|cpu|D_iw[16]~DUPLICATE_q ;
wire \plat|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~1_combout ;
wire \plat|nios2_gen2_0|cpu|D_ctrl_b_is_dst~0_combout ;
wire \plat|nios2_gen2_0|cpu|F_iw~10_combout ;
wire \plat|nios2_gen2_0|cpu|D_dst_regnum[0]~8_combout ;
wire \plat|nios2_gen2_0|cpu|Equal0~7_combout ;
wire \plat|nios2_gen2_0|cpu|D_dst_regnum[0]~9_combout ;
wire \plat|nios2_gen2_0|cpu|D_iw[18]~DUPLICATE_q ;
wire \plat|nios2_gen2_0|cpu|D_dst_regnum[1]~0_combout ;
wire \plat|nios2_gen2_0|cpu|D_dst_regnum[1]~1_combout ;
wire \plat|nios2_gen2_0|cpu|F_iw~9_combout ;
wire \plat|nios2_gen2_0|cpu|D_dst_regnum[2]~6_combout ;
wire \plat|nios2_gen2_0|cpu|D_dst_regnum[2]~7_combout ;
wire \plat|nios2_gen2_0|cpu|F_iw~12_combout ;
wire \plat|nios2_gen2_0|cpu|D_iw[20]~DUPLICATE_q ;
wire \plat|nios2_gen2_0|cpu|D_dst_regnum[3]~4_combout ;
wire \plat|nios2_gen2_0|cpu|D_dst_regnum[3]~5_combout ;
wire \plat|nios2_gen2_0|cpu|F_iw~11_combout ;
wire \plat|nios2_gen2_0|cpu|D_iw[21]~DUPLICATE_q ;
wire \plat|nios2_gen2_0|cpu|D_dst_regnum[4]~2_combout ;
wire \plat|nios2_gen2_0|cpu|D_dst_regnum[4]~3_combout ;
wire \plat|nios2_gen2_0|cpu|D_iw[28]~feeder_combout ;
wire \plat|nios2_gen2_0|cpu|Add0~37_sumout ;
wire \plat|nios2_gen2_0|cpu|F_pc_sel_nxt.10~1_combout ;
wire \plat|nios2_gen2_0|cpu|D_iw[31]~feeder_combout ;
wire \switch[1]~input_o ;
wire \plat|nios2_gen2_0|cpu|D_ctrl_shift_rot~0_combout ;
wire \plat|nios2_gen2_0|cpu|D_ctrl_shift_rot~1_combout ;
wire \plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~q ;
wire \plat|nios2_gen2_0|cpu|D_ctrl_shift_rot_right~0_combout ;
wire \plat|nios2_gen2_0|cpu|D_ctrl_shift_rot_right~1_combout ;
wire \plat|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q ;
wire \plat|nios2_gen2_0|cpu|D_valid~q ;
wire \plat|nios2_gen2_0|cpu|R_valid~q ;
wire \plat|nios2_gen2_0|cpu|E_new_inst~q ;
wire \plat|nios2_gen2_0|cpu|E_shift_rot_result[9]~DUPLICATE_q ;
wire \plat|mm_interconnect_0|nios2_gen2_0_data_master_agent|hold_waitrequest~DUPLICATE_q ;
wire \plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg~0_combout ;
wire \plat|mm_interconnect_0|ram_0_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q ;
wire \plat|mm_interconnect_0|ram_0_s1_agent_rsp_fifo|mem_used[0]~1_combout ;
wire \plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|end_begintransfer~0_combout ;
wire \plat|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~0_combout ;
wire \plat|nios2_gen2_0|cpu|D_logic_op_raw[0]~1_combout ;
wire \plat|nios2_gen2_0|cpu|D_logic_op[0]~1_combout ;
wire \plat|nios2_gen2_0|cpu|R_logic_op[0]~DUPLICATE_q ;
wire \plat|nios2_gen2_0|cpu|R_logic_op[1]~DUPLICATE_q ;
wire \plat|nios2_gen2_0|cpu|Add0~21_sumout ;
wire \plat|nios2_gen2_0|cpu|Equal62~4_combout ;
wire \plat|nios2_gen2_0|cpu|D_op_rdctl~combout ;
wire \plat|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~DUPLICATE_q ;
wire \plat|nios2_gen2_0|cpu|D_ctrl_unsigned_lo_imm16~1_combout ;
wire \plat|nios2_gen2_0|cpu|Equal62~6_combout ;
wire \plat|nios2_gen2_0|cpu|Equal62~5_combout ;
wire \plat|nios2_gen2_0|cpu|Equal0~6_combout ;
wire \plat|nios2_gen2_0|cpu|Equal0~4_combout ;
wire \plat|nios2_gen2_0|cpu|Equal0~1_combout ;
wire \plat|nios2_gen2_0|cpu|Equal0~5_combout ;
wire \plat|nios2_gen2_0|cpu|D_ctrl_br_cmp~0_combout ;
wire \plat|nios2_gen2_0|cpu|D_ctrl_br_cmp~1_combout ;
wire \plat|nios2_gen2_0|cpu|R_ctrl_br_cmp~q ;
wire \plat|nios2_gen2_0|cpu|E_alu_result~1_combout ;
wire \plat|nios2_gen2_0|cpu|Add0~1_sumout ;
wire \plat|nios2_gen2_0|cpu|D_iw[8]~DUPLICATE_q ;
wire \plat|nios2_gen2_0|cpu|D_ctrl_ld~0_combout ;
wire \plat|nios2_gen2_0|cpu|R_ctrl_ld~DUPLICATE_q ;
wire \plat|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~q ;
wire \plat|nios2_gen2_0|cpu|av_ld_aligning_data_nxt~1_combout ;
wire \plat|nios2_gen2_0|cpu|av_ld_align_cycle_nxt[0]~1_combout ;
wire \plat|nios2_gen2_0|cpu|av_ld_align_cycle[0]~DUPLICATE_q ;
wire \plat|nios2_gen2_0|cpu|av_ld_align_cycle_nxt[1]~0_combout ;
wire \plat|nios2_gen2_0|cpu|D_ctrl_mem16~0_combout ;
wire \plat|nios2_gen2_0|cpu|av_ld_aligning_data_nxt~0_combout ;
wire \plat|nios2_gen2_0|cpu|av_ld_aligning_data_nxt~2_combout ;
wire \plat|nios2_gen2_0|cpu|av_ld_aligning_data_nxt~3_combout ;
wire \plat|nios2_gen2_0|cpu|av_ld_aligning_data~q ;
wire \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[20]~23_combout ;
wire \plat|nios2_gen2_0|cpu|D_ctrl_ld_signed~0_combout ;
wire \plat|nios2_gen2_0|cpu|R_ctrl_ld_signed~q ;
wire \plat|ram_0|wren~0_combout ;
wire \plat|nios2_gen2_0|cpu|D_iw[9]~DUPLICATE_q ;
wire \plat|nios2_gen2_0|cpu|Add0~5_sumout ;
wire \plat|nios2_gen2_0|cpu|E_src2[11]~feeder_combout ;
wire \plat|nios2_gen2_0|cpu|Add0~29_sumout ;
wire \plat|nios2_gen2_0|cpu|E_src2[15]~feeder_combout ;
wire \plat|nios2_gen2_0|cpu|R_src2_use_imm~5_combout ;
wire \plat|nios2_gen2_0|cpu|R_src2_use_imm~1_combout ;
wire \plat|nios2_gen2_0|cpu|R_src2_use_imm~0_combout ;
wire \plat|nios2_gen2_0|cpu|R_src2_use_imm~q ;
wire \plat|nios2_gen2_0|cpu|E_src2[8]~feeder_combout ;
wire \plat|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~6_combout ;
wire \plat|nios2_gen2_0|cpu|Equal62~7_combout ;
wire \plat|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~4_combout ;
wire \plat|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~5_combout ;
wire \plat|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~3_combout ;
wire \plat|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~0_combout ;
wire \plat|nios2_gen2_0|cpu|Equal62~12_combout ;
wire \plat|nios2_gen2_0|cpu|Equal62~11_combout ;
wire \plat|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~2_combout ;
wire \plat|nios2_gen2_0|cpu|Equal62~14_combout ;
wire \plat|nios2_gen2_0|cpu|Equal62~13_combout ;
wire \plat|nios2_gen2_0|cpu|Equal0~10_combout ;
wire \plat|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~3_combout ;
wire \plat|nios2_gen2_0|cpu|Equal62~10_combout ;
wire \plat|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~0_combout ;
wire \plat|nios2_gen2_0|cpu|D_ctrl_retaddr~1_combout ;
wire \plat|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~1_combout ;
wire \plat|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~4_combout ;
wire \plat|nios2_gen2_0|cpu|R_ctrl_force_src2_zero~q ;
wire \plat|nios2_gen2_0|cpu|R_ctrl_src_imm5_shift_rot~DUPLICATE_q ;
wire \plat|nios2_gen2_0|cpu|E_src2[6]~0_combout ;
wire \plat|nios2_gen2_0|cpu|E_logic_result[8]~6_combout ;
wire \plat|nios2_gen2_0|cpu|E_alu_result[8]~7_combout ;
wire \plat|nios2_gen2_0|cpu|E_src2[9]~feeder_combout ;
wire \plat|nios2_gen2_0|cpu|E_src2[10]~feeder_combout ;
wire \plat|nios2_gen2_0|cpu|D_ctrl_mem16~1_combout ;
wire \plat|nios2_gen2_0|cpu|D_ctrl_mem8~0_combout ;
wire \plat|nios2_gen2_0|cpu|D_ctrl_mem8~1_combout ;
wire \plat|nios2_gen2_0|cpu|R_src2_hi[10]~16_combout ;
wire \plat|nios2_gen2_0|cpu|D_ctrl_logic~2_combout ;
wire \plat|nios2_gen2_0|cpu|D_ctrl_unsigned_lo_imm16~0_combout ;
wire \plat|nios2_gen2_0|cpu|R_ctrl_unsigned_lo_imm16~q ;
wire \plat|nios2_gen2_0|cpu|R_src2_hi~1_combout ;
wire \plat|nios2_gen2_0|cpu|E_src1[31]~0_combout ;
wire \plat|nios2_gen2_0|cpu|E_src1[31]~DUPLICATE_q ;
wire \plat|nios2_gen2_0|cpu|R_src2_hi[15]~12_combout ;
wire \plat|nios2_gen2_0|cpu|E_logic_result[31]~21_combout ;
wire \plat|nios2_gen2_0|cpu|Equal62~3_combout ;
wire \plat|nios2_gen2_0|cpu|Equal0~2_combout ;
wire \plat|nios2_gen2_0|cpu|E_invert_arith_src_msb~0_combout ;
wire \plat|nios2_gen2_0|cpu|Equal0~11_combout ;
wire \plat|nios2_gen2_0|cpu|E_invert_arith_src_msb~1_combout ;
wire \plat|nios2_gen2_0|cpu|E_invert_arith_src_msb~q ;
wire \plat|nios2_gen2_0|cpu|R_src2_hi[14]~0_combout ;
wire \plat|nios2_gen2_0|cpu|R_src2_hi[13]~13_combout ;
wire \plat|nios2_gen2_0|cpu|R_src2_hi[11]~15_combout ;
wire \plat|nios2_gen2_0|cpu|R_src2_hi[9]~10_combout ;
wire \plat|nios2_gen2_0|cpu|R_src2_hi[8]~11_combout ;
wire \plat|nios2_gen2_0|cpu|R_src2_hi[7]~8_combout ;
wire \plat|nios2_gen2_0|cpu|R_src2_hi[6]~9_combout ;
wire \plat|nios2_gen2_0|cpu|R_src2_hi[5]~6_combout ;
wire \plat|nios2_gen2_0|cpu|R_src2_hi[4]~7_combout ;
wire \plat|nios2_gen2_0|cpu|R_src2_hi[3]~3_combout ;
wire \plat|nios2_gen2_0|cpu|R_src2_hi[1]~2_combout ;
wire \plat|nios2_gen2_0|cpu|E_src1[17]~feeder_combout ;
wire \plat|nios2_gen2_0|cpu|E_src2[14]~feeder_combout ;
wire \plat|nios2_gen2_0|cpu|E_src2[14]~DUPLICATE_q ;
wire \plat|nios2_gen2_0|cpu|E_src2[13]~feeder_combout ;
wire \plat|nios2_gen2_0|cpu|E_src2[12]~feeder_combout ;
wire \plat|nios2_gen2_0|cpu|E_src1[12]~feeder_combout ;
wire \plat|nios2_gen2_0|cpu|E_src1[12]~DUPLICATE_q ;
wire \plat|nios2_gen2_0|cpu|E_src2[5]~feeder_combout ;
wire \plat|nios2_gen2_0|cpu|E_src1[4]~DUPLICATE_q ;
wire \plat|nios2_gen2_0|cpu|R_src1[3]~11_combout ;
wire \plat|nios2_gen2_0|cpu|Add0~33_sumout ;
wire \plat|nios2_gen2_0|cpu|R_src1[2]~10_combout ;
wire \plat|nios2_gen2_0|cpu|R_src2_lo[2]~2_combout ;
wire \plat|nios2_gen2_0|cpu|E_src1[1]~feeder_combout ;
wire \plat|nios2_gen2_0|cpu|E_src1[1]~DUPLICATE_q ;
wire \plat|nios2_gen2_0|cpu|R_src2_lo[1]~4_combout ;
wire \plat|nios2_gen2_0|cpu|R_src2_lo[0]~5_combout ;
wire \plat|nios2_gen2_0|cpu|Add2~66_cout ;
wire \plat|nios2_gen2_0|cpu|Add2~58 ;
wire \plat|nios2_gen2_0|cpu|Add2~50 ;
wire \plat|nios2_gen2_0|cpu|Add2~42 ;
wire \plat|nios2_gen2_0|cpu|Add2~46 ;
wire \plat|nios2_gen2_0|cpu|Add2~2 ;
wire \plat|nios2_gen2_0|cpu|Add2~6 ;
wire \plat|nios2_gen2_0|cpu|Add2~30 ;
wire \plat|nios2_gen2_0|cpu|Add2~38 ;
wire \plat|nios2_gen2_0|cpu|Add2~26 ;
wire \plat|nios2_gen2_0|cpu|Add2~22 ;
wire \plat|nios2_gen2_0|cpu|Add2~34 ;
wire \plat|nios2_gen2_0|cpu|Add2~18 ;
wire \plat|nios2_gen2_0|cpu|Add2~14 ;
wire \plat|nios2_gen2_0|cpu|Add2~10 ;
wire \plat|nios2_gen2_0|cpu|Add2~98 ;
wire \plat|nios2_gen2_0|cpu|Add2~94 ;
wire \plat|nios2_gen2_0|cpu|Add2~90 ;
wire \plat|nios2_gen2_0|cpu|Add2~78 ;
wire \plat|nios2_gen2_0|cpu|Add2~86 ;
wire \plat|nios2_gen2_0|cpu|Add2~82 ;
wire \plat|nios2_gen2_0|cpu|Add2~106 ;
wire \plat|nios2_gen2_0|cpu|Add2~102 ;
wire \plat|nios2_gen2_0|cpu|Add2~114 ;
wire \plat|nios2_gen2_0|cpu|Add2~110 ;
wire \plat|nios2_gen2_0|cpu|Add2~122 ;
wire \plat|nios2_gen2_0|cpu|Add2~118 ;
wire \plat|nios2_gen2_0|cpu|Add2~134 ;
wire \plat|nios2_gen2_0|cpu|Add2~130 ;
wire \plat|nios2_gen2_0|cpu|Add2~126 ;
wire \plat|nios2_gen2_0|cpu|Add2~74 ;
wire \plat|nios2_gen2_0|cpu|Add2~70 ;
wire \plat|nios2_gen2_0|cpu|Add2~61_sumout ;
wire \plat|nios2_gen2_0|cpu|E_alu_result[31]~28_combout ;
wire \plat|nios2_gen2_0|cpu|E_src2[1]~DUPLICATE_q ;
wire \plat|nios2_gen2_0|cpu|E_logic_result[1]~19_combout ;
wire \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[1]~13_combout ;
wire \plat|nios2_gen2_0|cpu|Add2~49_sumout ;
wire \plat|nios2_gen2_0|cpu|E_alu_result[1]~14_combout ;
wire \plat|nios2_gen2_0|cpu|W_alu_result[1]~DUPLICATE_q ;
wire \plat|nios2_gen2_0|cpu|av_ld_rshift8~0_combout ;
wire \plat|nios2_gen2_0|cpu|av_ld_byte3_data[7]~DUPLICATE_q ;
wire \plat|nios2_gen2_0|cpu|W_rf_wr_data[31]~26_combout ;
wire \plat|nios2_gen2_0|cpu|E_shift_rot_result[30]~DUPLICATE_q ;
wire \plat|nios2_gen2_0|cpu|E_logic_result[30]~12_combout ;
wire \plat|nios2_gen2_0|cpu|Add2~69_sumout ;
wire \plat|nios2_gen2_0|cpu|E_alu_result[30]~15_combout ;
wire \plat|nios2_gen2_0|cpu|W_rf_wr_data[30]~13_combout ;
wire \plat|nios2_gen2_0|cpu|E_st_data[27]~7_combout ;
wire \plat|nios2_gen2_0|cpu|E_st_data[28]~6_combout ;
wire \plat|nios2_gen2_0|cpu|E_st_data[29]~5_combout ;
wire \plat|nios2_gen2_0|cpu|E_st_data[30]~2_combout ;
wire \plat|nios2_gen2_0|cpu|E_st_data[31]~4_combout ;
wire \plat|mm_interconnect_0|rsp_mux|src_payload~10_combout ;
wire \plat|nios2_gen2_0|cpu|E_shift_rot_result[29]~DUPLICATE_q ;
wire \plat|nios2_gen2_0|cpu|E_logic_result[29]~22_combout ;
wire \plat|nios2_gen2_0|cpu|Add2~73_sumout ;
wire \plat|nios2_gen2_0|cpu|E_alu_result[29]~29_combout ;
wire \plat|nios2_gen2_0|cpu|W_rf_wr_data[29]~27_combout ;
wire \plat|nios2_gen2_0|cpu|R_src2_hi[12]~14_combout ;
wire \plat|nios2_gen2_0|cpu|E_logic_result[28]~23_combout ;
wire \plat|nios2_gen2_0|cpu|Add2~125_sumout ;
wire \plat|nios2_gen2_0|cpu|E_alu_result[28]~30_combout ;
wire \plat|nios2_gen2_0|cpu|W_rf_wr_data[28]~28_combout ;
wire \plat|nios2_gen2_0|cpu|E_logic_result[27]~24_combout ;
wire \plat|nios2_gen2_0|cpu|Add2~129_sumout ;
wire \plat|nios2_gen2_0|cpu|E_alu_result[27]~31_combout ;
wire \plat|nios2_gen2_0|cpu|W_rf_wr_data[27]~29_combout ;
wire \plat|nios2_gen2_0|cpu|E_logic_result[26]~25_combout ;
wire \plat|nios2_gen2_0|cpu|E_shift_rot_result[26]~DUPLICATE_q ;
wire \plat|nios2_gen2_0|cpu|Add2~133_sumout ;
wire \plat|nios2_gen2_0|cpu|E_alu_result[26]~32_combout ;
wire \plat|mm_interconnect_0|rsp_mux|src_payload~13_combout ;
wire \plat|nios2_gen2_0|cpu|W_rf_wr_data[26]~30_combout ;
wire \plat|nios2_gen2_0|cpu|E_shift_rot_result[25]~DUPLICATE_q ;
wire \plat|nios2_gen2_0|cpu|E_logic_result[25]~30_combout ;
wire \plat|nios2_gen2_0|cpu|Add2~117_sumout ;
wire \plat|nios2_gen2_0|cpu|E_alu_result[25]~26_combout ;
wire \plat|nios2_gen2_0|cpu|W_rf_wr_data[25]~24_combout ;
wire \plat|nios2_gen2_0|cpu|E_st_data[26]~8_combout ;
wire \plat|mm_interconnect_0|rsp_mux|src_payload~6_combout ;
wire \plat|nios2_gen2_0|cpu|E_src2[24]~DUPLICATE_q ;
wire \plat|nios2_gen2_0|cpu|E_logic_result[24]~31_combout ;
wire \plat|nios2_gen2_0|cpu|Add2~121_sumout ;
wire \plat|nios2_gen2_0|cpu|E_alu_result[24]~27_combout ;
wire \plat|nios2_gen2_0|cpu|W_rf_wr_data[24]~25_combout ;
wire \plat|nios2_gen2_0|cpu|E_st_data[25]~3_combout ;
wire \plat|mm_interconnect_0|rsp_mux|src_payload~9_combout ;
wire \plat|nios2_gen2_0|cpu|d_writedata[16]~feeder_combout ;
wire \plat|nios2_gen2_0|cpu|E_st_data[23]~0_combout ;
wire \plat|nios2_gen2_0|cpu|E_mem_byte_en[2]~2_combout ;
wire \plat|nios2_gen2_0|cpu|d_writedata[17]~feeder_combout ;
wire \plat|nios2_gen2_0|cpu|d_writedata[18]~feeder_combout ;
wire \plat|nios2_gen2_0|cpu|d_writedata[19]~feeder_combout ;
wire \plat|nios2_gen2_0|cpu|d_writedata[20]~feeder_combout ;
wire \plat|nios2_gen2_0|cpu|d_writedata[21]~feeder_combout ;
wire \plat|nios2_gen2_0|cpu|d_writedata[22]~feeder_combout ;
wire \plat|nios2_gen2_0|cpu|d_writedata[23]~feeder_combout ;
wire \plat|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[7]~7_combout ;
wire \plat|nios2_gen2_0|cpu|Add2~109_sumout ;
wire \plat|nios2_gen2_0|cpu|E_logic_result[23]~28_combout ;
wire \plat|nios2_gen2_0|cpu|E_alu_result[23]~24_combout ;
wire \plat|nios2_gen2_0|cpu|W_rf_wr_data[23]~22_combout ;
wire \plat|nios2_gen2_0|cpu|Add2~57_sumout ;
wire \plat|nios2_gen2_0|cpu|E_mem_byte_en[3]~3_combout ;
wire \plat|mm_interconnect_0|rsp_mux|src_payload~7_combout ;
wire \plat|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[6]~6_combout ;
wire \plat|nios2_gen2_0|cpu|E_shift_rot_result[22]~DUPLICATE_q ;
wire \plat|nios2_gen2_0|cpu|Add2~113_sumout ;
wire \plat|nios2_gen2_0|cpu|E_logic_result[22]~29_combout ;
wire \plat|nios2_gen2_0|cpu|E_alu_result[22]~25_combout ;
wire \plat|nios2_gen2_0|cpu|W_rf_wr_data[22]~23_combout ;
wire \plat|nios2_gen2_0|cpu|E_shift_rot_result[21]~DUPLICATE_q ;
wire \plat|nios2_gen2_0|cpu|E_logic_result[21]~26_combout ;
wire \plat|nios2_gen2_0|cpu|Add2~101_sumout ;
wire \plat|nios2_gen2_0|cpu|E_alu_result[21]~22_combout ;
wire \plat|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[5]~1_combout ;
wire \plat|nios2_gen2_0|cpu|W_rf_wr_data[21]~20_combout ;
wire \plat|nios2_gen2_0|cpu|E_logic_result[10]~8_combout ;
wire \plat|nios2_gen2_0|cpu|E_alu_result[10]~9_combout ;
wire \plat|mm_interconnect_0|rsp_mux|src_payload~11_combout ;
wire \plat|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[4]~2_combout ;
wire \plat|nios2_gen2_0|cpu|E_logic_result[20]~27_combout ;
wire \plat|nios2_gen2_0|cpu|Add2~105_sumout ;
wire \plat|nios2_gen2_0|cpu|E_alu_result[20]~23_combout ;
wire \plat|nios2_gen2_0|cpu|W_rf_wr_data[20]~21_combout ;
wire \plat|nios2_gen2_0|cpu|E_logic_result[9]~5_combout ;
wire \plat|nios2_gen2_0|cpu|E_alu_result[9]~6_combout ;
wire \plat|nios2_gen2_0|cpu|W_alu_result[9]~DUPLICATE_q ;
wire \plat|mm_interconnect_0|rsp_mux|src_payload~12_combout ;
wire \plat|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[3]~3_combout ;
wire \plat|nios2_gen2_0|cpu|E_logic_result[19]~14_combout ;
wire \plat|nios2_gen2_0|cpu|Add2~81_sumout ;
wire \plat|nios2_gen2_0|cpu|E_alu_result[19]~17_combout ;
wire \plat|nios2_gen2_0|cpu|R_ctrl_ld~q ;
wire \plat|nios2_gen2_0|cpu|W_rf_wr_data[19]~15_combout ;
wire \plat|nios2_gen2_0|cpu|R_src2_hi[2]~4_combout ;
wire \plat|nios2_gen2_0|cpu|E_logic_result[18]~15_combout ;
wire \plat|nios2_gen2_0|cpu|Add2~85_sumout ;
wire \plat|nios2_gen2_0|cpu|E_alu_result[18]~18_combout ;
wire \plat|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[2]~5_combout ;
wire \plat|nios2_gen2_0|cpu|av_ld_byte2_data[2]~DUPLICATE_q ;
wire \plat|nios2_gen2_0|cpu|W_rf_wr_data[18]~16_combout ;
wire \plat|nios2_gen2_0|cpu|E_st_data[24]~1_combout ;
wire \plat|mm_interconnect_0|rsp_mux|src_payload~8_combout ;
wire \plat|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[1]~4_combout ;
wire \plat|nios2_gen2_0|cpu|av_ld_byte2_data[1]~DUPLICATE_q ;
wire \plat|nios2_gen2_0|cpu|Add2~77_sumout ;
wire \plat|nios2_gen2_0|cpu|E_alu_result[17]~16_combout ;
wire \plat|nios2_gen2_0|cpu|W_rf_wr_data[17]~14_combout ;
wire \plat|nios2_gen2_0|cpu|R_src2_hi[0]~5_combout ;
wire \plat|nios2_gen2_0|cpu|E_logic_result[16]~16_combout ;
wire \plat|nios2_gen2_0|cpu|Add2~89_sumout ;
wire \plat|nios2_gen2_0|cpu|E_alu_result[16]~19_combout ;
wire \plat|nios2_gen2_0|cpu|W_rf_wr_data[16]~17_combout ;
wire \plat|nios2_gen2_0|cpu|E_logic_result[15]~17_combout ;
wire \plat|nios2_gen2_0|cpu|Add2~93_sumout ;
wire \plat|nios2_gen2_0|cpu|E_alu_result[15]~20_combout ;
wire \plat|nios2_gen2_0|cpu|W_rf_wr_data[15]~18_combout ;
wire \plat|nios2_gen2_0|cpu|E_shift_rot_result[14]~DUPLICATE_q ;
wire \plat|nios2_gen2_0|cpu|E_logic_result[14]~18_combout ;
wire \plat|nios2_gen2_0|cpu|Add2~97_sumout ;
wire \plat|nios2_gen2_0|cpu|E_alu_result[14]~21_combout ;
wire \plat|nios2_gen2_0|cpu|E_mem_byte_en[1]~1_combout ;
wire \plat|nios2_gen2_0|cpu|d_writedata[9]~feeder_combout ;
wire \plat|nios2_gen2_0|cpu|d_writedata[10]~feeder_combout ;
wire \plat|nios2_gen2_0|cpu|d_writedata[11]~feeder_combout ;
wire \plat|nios2_gen2_0|cpu|d_writedata[12]~feeder_combout ;
wire \plat|nios2_gen2_0|cpu|d_writedata[13]~feeder_combout ;
wire \plat|nios2_gen2_0|cpu|d_writedata[14]~feeder_combout ;
wire \plat|nios2_gen2_0|cpu|d_writedata[15]~feeder_combout ;
wire \plat|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[6]~6_combout ;
wire \plat|nios2_gen2_0|cpu|av_ld_byte0_data[7]~0_combout ;
wire \plat|nios2_gen2_0|cpu|av_ld_byte1_data_en~0_combout ;
wire \plat|nios2_gen2_0|cpu|W_rf_wr_data[14]~19_combout ;
wire \plat|nios2_gen2_0|cpu|E_src1[13]~feeder_combout ;
wire \plat|nios2_gen2_0|cpu|E_logic_result[13]~2_combout ;
wire \plat|nios2_gen2_0|cpu|Add2~9_sumout ;
wire \plat|nios2_gen2_0|cpu|E_alu_result[13]~3_combout ;
wire \plat|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[5]~1_combout ;
wire \plat|nios2_gen2_0|cpu|W_rf_wr_data[13]~7_combout ;
wire \plat|nios2_gen2_0|cpu|R_src1[7]~9_combout ;
wire \plat|nios2_gen2_0|cpu|E_logic_result[7]~9_combout ;
wire \plat|nios2_gen2_0|cpu|E_alu_result[7]~10_combout ;
wire \plat|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[4]~2_combout ;
wire \plat|nios2_gen2_0|cpu|E_logic_result[12]~3_combout ;
wire \plat|nios2_gen2_0|cpu|Add2~13_sumout ;
wire \plat|nios2_gen2_0|cpu|E_alu_result[12]~4_combout ;
wire \plat|nios2_gen2_0|cpu|W_rf_wr_data[12]~8_combout ;
wire \plat|nios2_gen2_0|cpu|E_src2[11]~DUPLICATE_q ;
wire \plat|nios2_gen2_0|cpu|E_logic_result[11]~4_combout ;
wire \plat|nios2_gen2_0|cpu|E_alu_result[11]~5_combout ;
wire \plat|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[3]~3_combout ;
wire \plat|nios2_gen2_0|cpu|W_rf_wr_data[11]~9_combout ;
wire \plat|nios2_gen2_0|cpu|R_src1[5]~3_combout ;
wire \plat|nios2_gen2_0|cpu|E_src1[5]~DUPLICATE_q ;
wire \plat|nios2_gen2_0|cpu|E_logic_result[5]~1_combout ;
wire \plat|nios2_gen2_0|cpu|Add2~5_sumout ;
wire \plat|nios2_gen2_0|cpu|E_alu_result[5]~2_combout ;
wire \plat|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[2]~5_combout ;
wire \plat|nios2_gen2_0|cpu|W_rf_wr_data[10]~12_combout ;
wire \plat|nios2_gen2_0|cpu|d_writedata[8]~feeder_combout ;
wire \plat|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[7]~7_combout ;
wire \plat|nios2_gen2_0|cpu|av_fill_bit~0_combout ;
wire \plat|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[1]~4_combout ;
wire \plat|nios2_gen2_0|cpu|W_rf_wr_data[9]~10_combout ;
wire \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[21]~22_combout ;
wire \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[22]~25_combout ;
wire \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[23]~24_combout ;
wire \plat|nios2_gen2_0|cpu|E_shift_rot_result[23]~DUPLICATE_q ;
wire \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[24]~27_combout ;
wire \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[25]~26_combout ;
wire \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[26]~31_combout ;
wire \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[27]~30_combout ;
wire \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[28]~29_combout ;
wire \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[29]~28_combout ;
wire \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[30]~18_combout ;
wire \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[31]~16_combout ;
wire \plat|nios2_gen2_0|cpu|Equal62~2_combout ;
wire \plat|nios2_gen2_0|cpu|D_ctrl_shift_logical~0_combout ;
wire \plat|nios2_gen2_0|cpu|Equal62~0_combout ;
wire \plat|nios2_gen2_0|cpu|D_ctrl_shift_logical~1_combout ;
wire \plat|nios2_gen2_0|cpu|R_ctrl_shift_logical~q ;
wire \plat|nios2_gen2_0|cpu|Equal62~1_combout ;
wire \plat|nios2_gen2_0|cpu|R_ctrl_rot_right_nxt~combout ;
wire \plat|nios2_gen2_0|cpu|R_ctrl_rot_right~q ;
wire \plat|nios2_gen2_0|cpu|E_shift_rot_fill_bit~0_combout ;
wire \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[0]~14_combout ;
wire \plat|nios2_gen2_0|cpu|E_src2[0]~DUPLICATE_q ;
wire \plat|nios2_gen2_0|cpu|E_logic_result[0]~20_combout ;
wire \plat|nios2_gen2_0|cpu|E_alu_result[0]~13_combout ;
wire \plat|nios2_gen2_0|cpu|LessThan0~0_combout ;
wire \plat|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[0]~0_combout ;
wire \plat|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[0]~0_combout ;
wire \plat|nios2_gen2_0|cpu|W_rf_wr_data[8]~11_combout ;
wire \plat|nios2_gen2_0|cpu|d_read~q ;
wire \plat|mm_interconnect_0|pio_switch_0_s1_translator|wait_latency_counter[1]~0_combout ;
wire \plat|mm_interconnect_0|pio_leds_0_s1_translator|wait_latency_counter~1_combout ;
wire \plat|mm_interconnect_0|router|Equal1~1_combout ;
wire \plat|mm_interconnect_0|cmd_demux|sink_ready~1_combout ;
wire \plat|mm_interconnect_0|cmd_demux|sink_ready~2_combout ;
wire \plat|mm_interconnect_0|pio_leds_0_s1_agent_rsp_fifo|mem_used[0]~3_combout ;
wire \plat|mm_interconnect_0|pio_leds_0_s1_agent_rsp_fifo|mem_used[0]~DUPLICATE_q ;
wire \plat|mm_interconnect_0|pio_leds_0_s1_agent_rsp_fifo|mem_used[1]~1_combout ;
wire \plat|mm_interconnect_0|pio_leds_0_s1_agent_rsp_fifo|mem_used[1]~0_combout ;
wire \plat|mm_interconnect_0|pio_leds_0_s1_agent|m0_write~combout ;
wire \plat|mm_interconnect_0|pio_leds_0_s1_agent_rsp_fifo|mem_used[1]~2_combout ;
wire \plat|mm_interconnect_0|pio_leds_0_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q ;
wire \plat|pio_leds_0|always0~0_combout ;
wire \plat|pio_leds_0|always0~1_combout ;
wire \plat|pio_leds_0|always0~2_combout ;
wire \plat|nios2_gen2_0|cpu|E_mem_byte_en~0_combout ;
wire \plat|nios2_gen2_0|cpu|d_writedata[1]~feeder_combout ;
wire \plat|mm_interconnect_0|rsp_mux|src_payload~5_combout ;
wire \plat|nios2_gen2_0|cpu|W_rf_wr_data[7]~6_combout ;
wire \plat|nios2_gen2_0|cpu|d_writedata[6]~feeder_combout ;
wire \plat|mm_interconnect_0|rsp_mux|src_payload~4_combout ;
wire \plat|nios2_gen2_0|cpu|W_rf_wr_data[6]~5_combout ;
wire \plat|mm_interconnect_0|rsp_mux|src_payload~3_combout ;
wire \plat|nios2_gen2_0|cpu|W_rf_wr_data[5]~4_combout ;
wire \plat|nios2_gen2_0|cpu|R_src1[4]~2_combout ;
wire \plat|nios2_gen2_0|cpu|E_logic_result[4]~0_combout ;
wire \plat|nios2_gen2_0|cpu|E_alu_result[4]~0_combout ;
wire \plat|mm_interconnect_0|rsp_mux|src_payload~2_combout ;
wire \plat|nios2_gen2_0|cpu|W_rf_wr_data[4]~3_combout ;
wire \plat|nios2_gen2_0|cpu|d_writedata[3]~feeder_combout ;
wire \plat|mm_interconnect_0|rsp_mux|src_payload~1_combout ;
wire \plat|nios2_gen2_0|cpu|av_ld_byte1_data[3]~DUPLICATE_q ;
wire \plat|nios2_gen2_0|cpu|W_rf_wr_data[3]~2_combout ;
wire \plat|nios2_gen2_0|cpu|R_src1[6]~7_combout ;
wire \plat|nios2_gen2_0|cpu|E_src1[6]~DUPLICATE_q ;
wire \plat|nios2_gen2_0|cpu|E_logic_result[6]~7_combout ;
wire \plat|nios2_gen2_0|cpu|E_alu_result[6]~8_combout ;
wire \plat|nios2_gen2_0|cpu|W_alu_result[6]~DUPLICATE_q ;
wire \plat|nios2_gen2_0|cpu|W_alu_result[11]~DUPLICATE_q ;
wire \plat|mm_interconnect_0|router|Equal1~0_combout ;
wire \plat|mm_interconnect_0|router|always1~0_combout ;
wire \plat|mm_interconnect_0|pio_switch_0_s1_agent_rsp_fifo|mem_used[0]~3_combout ;
wire \plat|mm_interconnect_0|router|always1~1_combout ;
wire \plat|mm_interconnect_0|cmd_demux|sink_ready~3_combout ;
wire \plat|mm_interconnect_0|pio_switch_0_s1_agent|m0_write~combout ;
wire \plat|mm_interconnect_0|pio_switch_0_s1_agent_rsp_fifo|mem_used[0]~4_combout ;
wire \plat|mm_interconnect_0|pio_switch_0_s1_agent_rsp_fifo|mem_used[0]~DUPLICATE_q ;
wire \plat|mm_interconnect_0|pio_switch_0_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q ;
wire \plat|mm_interconnect_0|pio_switch_0_s1_agent_rsp_fifo|mem_used[1]~0_combout ;
wire \plat|mm_interconnect_0|pio_switch_0_s1_agent_rsp_fifo|mem_used[1]~1_combout ;
wire \plat|mm_interconnect_0|pio_switch_0_s1_agent_rsp_fifo|mem_used[1]~2_combout ;
wire \plat|mm_interconnect_0|pio_switch_0_s1_translator|wait_latency_counter~1_combout ;
wire \plat|mm_interconnect_0|pio_switch_0_s1_translator|wait_latency_counter~2_combout ;
wire \plat|mm_interconnect_0|pio_switch_0_s1_translator|wait_latency_counter[0]~DUPLICATE_q ;
wire \plat|mm_interconnect_0|pio_switch_0_s1_translator|wait_latency_counter[1]~DUPLICATE_q ;
wire \plat|mm_interconnect_0|cmd_demux|sink_ready~0_combout ;
wire \plat|mm_interconnect_0|router|src_channel[1]~1_combout ;
wire \plat|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg~1_combout ;
wire \plat|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[0]~3_combout ;
wire \plat|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[1]~1_combout ;
wire \plat|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[1]~0_combout ;
wire \plat|timer_0|period_l_wr_strobe~1_combout ;
wire \plat|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[1]~2_combout ;
wire \plat|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q ;
wire \plat|mm_interconnect_0|timer_0_s1_agent|m0_write~0_combout ;
wire \plat|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter~0_combout ;
wire \plat|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter~1_combout ;
wire \plat|timer_0|period_l_wr_strobe~0_combout ;
wire \plat|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg~0_combout ;
wire \plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|end_begintransfer~1_combout ;
wire \plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|end_begintransfer~q ;
wire \plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|av_waitrequest~1_combout ;
wire \plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|av_waitrequest~0_combout ;
wire \plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|av_waitrequest~2_combout ;
wire \plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted~0_combout ;
wire \plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted~q ;
wire \plat|mm_interconnect_0|pio_switch_0_s1_agent|m0_write~0_combout ;
wire \plat|mm_interconnect_0|pio_leds_0_s1_translator|wait_latency_counter~0_combout ;
wire \plat|mm_interconnect_0|pio_leds_0_s1_translator|wait_latency_counter[1]~DUPLICATE_q ;
wire \plat|mm_interconnect_0|pio_leds_0_s1_translator|read_latency_shift_reg~0_combout ;
wire \plat|mm_interconnect_0|pio_leds_0_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ;
wire \plat|mm_interconnect_0|rsp_mux|WideOr1~combout ;
wire \plat|nios2_gen2_0|cpu|E_ld_stall~0_combout ;
wire \plat|nios2_gen2_0|cpu|d_read_nxt~combout ;
wire \plat|nios2_gen2_0|cpu|d_read~DUPLICATE_q ;
wire \plat|mm_interconnect_0|router|src_channel[0]~0_combout ;
wire \plat|mm_interconnect_0|ram_0_s1_agent_rsp_fifo|mem_used[1]~0_combout ;
wire \plat|mm_interconnect_0|ram_0_s1_agent|cp_ready~0_combout ;
wire \plat|mm_interconnect_0|cmd_demux|WideOr0~combout ;
wire \plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~0_combout ;
wire \plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~q ;
wire \plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|uav_read~0_combout ;
wire \plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg~1_combout ;
wire \plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg~2_combout ;
wire \plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ;
wire \plat|mm_interconnect_0|rsp_mux|src_payload~0_combout ;
wire \plat|nios2_gen2_0|cpu|W_rf_wr_data[2]~1_combout ;
wire \plat|nios2_gen2_0|cpu|E_src1[18]~feeder_combout ;
wire \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[19]~20_combout ;
wire \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[18]~21_combout ;
wire \plat|nios2_gen2_0|cpu|E_shift_rot_result[18]~DUPLICATE_q ;
wire \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[17]~19_combout ;
wire \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[16]~17_combout ;
wire \plat|nios2_gen2_0|cpu|E_shift_rot_result[16]~DUPLICATE_q ;
wire \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[15]~15_combout ;
wire \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[14]~12_combout ;
wire \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[13]~2_combout ;
wire \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[12]~3_combout ;
wire \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[11]~4_combout ;
wire \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[10]~8_combout ;
wire \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[9]~5_combout ;
wire \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[8]~6_combout ;
wire \plat|nios2_gen2_0|cpu|E_shift_rot_result[8]~DUPLICATE_q ;
wire \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[7]~9_combout ;
wire \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[6]~7_combout ;
wire \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[5]~1_combout ;
wire \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[4]~0_combout ;
wire \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[3]~11_combout ;
wire \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[2]~10_combout ;
wire \plat|nios2_gen2_0|cpu|E_logic_result[2]~10_combout ;
wire \plat|nios2_gen2_0|cpu|E_alu_result[2]~11_combout ;
wire \plat|nios2_gen2_0|cpu|W_alu_result[2]~DUPLICATE_q ;
wire \plat|timer_0|counter_is_running~feeder_combout ;
wire \plat|timer_0|counter_is_running~q ;
wire \plat|timer_0|read_mux_out[1]~0_combout ;
wire \plat|timer_0|read_mux_out[1]~2_combout ;
wire \plat|mm_interconnect_0|rsp_mux|src_data[1]~1_combout ;
wire \plat|nios2_gen2_0|cpu|W_rf_wr_data[1]~0_combout ;
wire \plat|nios2_gen2_0|cpu|R_src1[11]~4_combout ;
wire \plat|nios2_gen2_0|cpu|Add2~17_sumout ;
wire \plat|nios2_gen2_0|cpu|F_pc[9]~feeder_combout ;
wire \plat|nios2_gen2_0|cpu|F_iw~6_combout ;
wire \plat|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~1_combout ;
wire \plat|nios2_gen2_0|cpu|D_logic_op_raw[1]~0_combout ;
wire \plat|nios2_gen2_0|cpu|D_logic_op[1]~0_combout ;
wire \plat|nios2_gen2_0|cpu|E_logic_result[17]~13_combout ;
wire \plat|nios2_gen2_0|cpu|Equal127~0_combout ;
wire \plat|nios2_gen2_0|cpu|Equal127~1_combout ;
wire \plat|nios2_gen2_0|cpu|Equal127~9_combout ;
wire \plat|nios2_gen2_0|cpu|Equal127~11_combout ;
wire \plat|nios2_gen2_0|cpu|Equal127~10_combout ;
wire \plat|nios2_gen2_0|cpu|Equal127~2_combout ;
wire \plat|nios2_gen2_0|cpu|Equal127~8_combout ;
wire \plat|nios2_gen2_0|cpu|E_logic_result[3]~11_combout ;
wire \plat|nios2_gen2_0|cpu|Equal127~4_combout ;
wire \plat|nios2_gen2_0|cpu|Equal127~6_combout ;
wire \plat|nios2_gen2_0|cpu|Equal127~3_combout ;
wire \plat|nios2_gen2_0|cpu|Equal127~5_combout ;
wire \plat|nios2_gen2_0|cpu|Equal127~7_combout ;
wire \plat|nios2_gen2_0|cpu|Equal127~12_combout ;
wire \plat|nios2_gen2_0|cpu|Add2~62 ;
wire \plat|nios2_gen2_0|cpu|Add2~53_sumout ;
wire \plat|nios2_gen2_0|cpu|E_cmp_result~0_combout ;
wire \plat|nios2_gen2_0|cpu|W_cmp_result~q ;
wire \plat|nios2_gen2_0|cpu|D_op_bret~combout ;
wire \plat|nios2_gen2_0|cpu|Equal62~15_combout ;
wire \plat|nios2_gen2_0|cpu|D_op_wrctl~combout ;
wire \plat|nios2_gen2_0|cpu|R_ctrl_wrctl_inst~q ;
wire \plat|nios2_gen2_0|cpu|Equal132~0_combout ;
wire \plat|nios2_gen2_0|cpu|W_status_reg_pie_inst_nxt~0_combout ;
wire \plat|nios2_gen2_0|cpu|D_op_eret~combout ;
wire \plat|nios2_gen2_0|cpu|Equal133~0_combout ;
wire \plat|nios2_gen2_0|cpu|W_estatus_reg_inst_nxt~0_combout ;
wire \plat|nios2_gen2_0|cpu|E_stall~0_combout ;
wire \plat|nios2_gen2_0|cpu|av_ld_waiting_for_data_nxt~0_combout ;
wire \plat|nios2_gen2_0|cpu|av_ld_waiting_for_data~q ;
wire \plat|nios2_gen2_0|cpu|E_shift_rot_cnt[0]~feeder_combout ;
wire \plat|nios2_gen2_0|cpu|E_shift_rot_cnt[0]~_wirecell_combout ;
wire \plat|nios2_gen2_0|cpu|E_shift_rot_cnt[0]~DUPLICATE_q ;
wire \plat|nios2_gen2_0|cpu|Add3~3_combout ;
wire \plat|nios2_gen2_0|cpu|Add3~2_combout ;
wire \plat|nios2_gen2_0|cpu|Add3~1_combout ;
wire \plat|nios2_gen2_0|cpu|Add3~0_combout ;
wire \plat|nios2_gen2_0|cpu|E_stall~1_combout ;
wire \plat|nios2_gen2_0|cpu|E_stall~2_combout ;
wire \plat|nios2_gen2_0|cpu|E_stall~3_combout ;
wire \plat|nios2_gen2_0|cpu|E_valid_from_R~0_combout ;
wire \plat|nios2_gen2_0|cpu|E_valid_from_R~q ;
wire \plat|nios2_gen2_0|cpu|W_estatus_reg~q ;
wire \plat|nios2_gen2_0|cpu|W_bstatus_reg~q ;
wire \plat|nios2_gen2_0|cpu|R_ctrl_break_nxt~combout ;
wire \plat|nios2_gen2_0|cpu|R_ctrl_break~q ;
wire \plat|nios2_gen2_0|cpu|Equal134~0_combout ;
wire \plat|nios2_gen2_0|cpu|W_bstatus_reg_inst_nxt~0_combout ;
wire \plat|nios2_gen2_0|cpu|W_bstatus_reg~DUPLICATE_q ;
wire \plat|nios2_gen2_0|cpu|W_status_reg_pie_inst_nxt~1_combout ;
wire \plat|nios2_gen2_0|cpu|W_status_reg_pie~q ;
wire \plat|nios2_gen2_0|cpu|E_control_rd_data[0]~0_combout ;
wire \plat|nios2_gen2_0|cpu|W_ienable_reg[0]~0_combout ;
wire \plat|nios2_gen2_0|cpu|E_control_rd_data[0]~1_combout ;
wire \plat|nios2_gen2_0|cpu|E_control_rd_data[0]~2_combout ;
wire \plat|pio_leds_0|data_out[0]~DUPLICATE_q ;
wire \switch[0]~input_o ;
wire \plat|timer_0|period_l_wr_strobe~2_combout ;
wire \plat|timer_0|period_l_wr_strobe~3_combout ;
wire \plat|timer_0|control_register~0_combout ;
wire \plat|timer_0|control_register~feeder_combout ;
wire \plat|timer_0|control_register~q ;
wire \plat|timer_0|read_mux_out[0]~1_combout ;
wire \plat|mm_interconnect_0|rsp_mux|src_data[0]~0_combout ;
wire \plat|nios2_gen2_0|cpu|W_alu_result[0]~DUPLICATE_q ;
wire \plat|nios2_gen2_0|cpu|W_rf_wr_data[0]~31_combout ;
wire \plat|nios2_gen2_0|cpu|R_src1[10]~8_combout ;
wire \plat|nios2_gen2_0|cpu|E_src1[10]~DUPLICATE_q ;
wire \plat|nios2_gen2_0|cpu|Add2~33_sumout ;
wire \plat|nios2_gen2_0|cpu|F_pc[8]~feeder_combout ;
wire \plat|nios2_gen2_0|cpu|F_iw~3_combout ;
wire \plat|nios2_gen2_0|cpu|D_iw[11]~DUPLICATE_q ;
wire \plat|nios2_gen2_0|cpu|Equal62~8_combout ;
wire \plat|nios2_gen2_0|cpu|D_ctrl_exception~1_combout ;
wire \plat|nios2_gen2_0|cpu|D_ctrl_exception~2_combout ;
wire \plat|nios2_gen2_0|cpu|R_ctrl_exception~q ;
wire \plat|nios2_gen2_0|cpu|F_pc_sel_nxt.10~0_combout ;
wire \plat|nios2_gen2_0|cpu|F_pc[7]~DUPLICATE_q ;
wire \plat|nios2_gen2_0|cpu|F_iw~7_combout ;
wire \plat|nios2_gen2_0|cpu|D_ctrl_retaddr~2_combout ;
wire \plat|nios2_gen2_0|cpu|D_ctrl_retaddr~0_combout ;
wire \plat|nios2_gen2_0|cpu|R_ctrl_retaddr~q ;
wire \plat|nios2_gen2_0|cpu|R_src1~0_combout ;
wire \plat|nios2_gen2_0|cpu|R_src1[9]~5_combout ;
wire \plat|nios2_gen2_0|cpu|Add2~21_sumout ;
wire \plat|nios2_gen2_0|cpu|F_pc[7]~feeder_combout ;
wire \plat|nios2_gen2_0|cpu|F_iw~0_combout ;
wire \plat|nios2_gen2_0|cpu|D_iw[1]~DUPLICATE_q ;
wire \plat|nios2_gen2_0|cpu|D_ctrl_jmp_direct~0_combout ;
wire \plat|nios2_gen2_0|cpu|R_ctrl_jmp_direct~q ;
wire \plat|nios2_gen2_0|cpu|R_src1~1_combout ;
wire \plat|nios2_gen2_0|cpu|Add0~17_sumout ;
wire \plat|nios2_gen2_0|cpu|R_src1[8]~6_combout ;
wire \plat|nios2_gen2_0|cpu|E_src1[8]~DUPLICATE_q ;
wire \plat|nios2_gen2_0|cpu|Add2~25_sumout ;
wire \plat|nios2_gen2_0|cpu|F_pc[6]~feeder_combout ;
wire \plat|nios2_gen2_0|cpu|F_iw~4_combout ;
wire \plat|nios2_gen2_0|cpu|E_src2[7]~feeder_combout ;
wire \plat|nios2_gen2_0|cpu|Add2~37_sumout ;
wire \plat|nios2_gen2_0|cpu|F_pc[5]~feeder_combout ;
wire \plat|nios2_gen2_0|cpu|D_iw[12]~feeder_combout ;
wire \plat|nios2_gen2_0|cpu|E_src2[6]~feeder_combout ;
wire \plat|nios2_gen2_0|cpu|Add2~29_sumout ;
wire \plat|nios2_gen2_0|cpu|F_pc[4]~feeder_combout ;
wire \plat|nios2_gen2_0|cpu|R_ctrl_br_nxt~1_combout ;
wire \plat|nios2_gen2_0|cpu|R_ctrl_br_nxt~2_combout ;
wire \plat|nios2_gen2_0|cpu|R_ctrl_br~q ;
wire \plat|nios2_gen2_0|cpu|Equal62~9_combout ;
wire \plat|nios2_gen2_0|cpu|D_ctrl_uncond_cti_non_br~0_combout ;
wire \plat|nios2_gen2_0|cpu|D_ctrl_uncond_cti_non_br~1_combout ;
wire \plat|nios2_gen2_0|cpu|R_ctrl_uncond_cti_non_br~q ;
wire \plat|nios2_gen2_0|cpu|Equal0~3_combout ;
wire \plat|nios2_gen2_0|cpu|R_ctrl_br_uncond~q ;
wire \plat|nios2_gen2_0|cpu|F_pc_sel_nxt~0_combout ;
wire \plat|nios2_gen2_0|cpu|F_pc[3]~0_combout ;
wire \plat|nios2_gen2_0|cpu|F_iw~8_combout ;
wire \plat|nios2_gen2_0|cpu|D_iw[5]~DUPLICATE_q ;
wire \plat|nios2_gen2_0|cpu|D_ctrl_hi_imm16~0_combout ;
wire \plat|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q ;
wire \plat|nios2_gen2_0|cpu|R_src2_lo[4]~1_combout ;
wire \plat|nios2_gen2_0|cpu|Add2~1_sumout ;
wire \plat|nios2_gen2_0|cpu|F_pc[2]~feeder_combout ;
wire \plat|nios2_gen2_0|cpu|F_iw~5_combout ;
wire \plat|nios2_gen2_0|cpu|D_ctrl_src_imm5_shift_rot~0_combout ;
wire \plat|nios2_gen2_0|cpu|D_ctrl_src_imm5_shift_rot~1_combout ;
wire \plat|nios2_gen2_0|cpu|R_ctrl_src_imm5_shift_rot~q ;
wire \plat|nios2_gen2_0|cpu|R_src2_lo~0_combout ;
wire \plat|nios2_gen2_0|cpu|R_src2_lo[3]~3_combout ;
wire \plat|nios2_gen2_0|cpu|Add2~45_sumout ;
wire \plat|nios2_gen2_0|cpu|F_pc[1]~feeder_combout ;
wire \plat|nios2_gen2_0|cpu|F_pc[1]~DUPLICATE_q ;
wire \plat|nios2_gen2_0|cpu|D_ctrl_alu_subtract~0_combout ;
wire \plat|nios2_gen2_0|cpu|D_ctrl_alu_subtract~1_combout ;
wire \plat|nios2_gen2_0|cpu|E_alu_sub~0_combout ;
wire \plat|nios2_gen2_0|cpu|E_alu_sub~DUPLICATE_q ;
wire \plat|nios2_gen2_0|cpu|Add2~41_sumout ;
wire \plat|nios2_gen2_0|cpu|F_pc[0]~feeder_combout ;
wire \plat|nios2_gen2_0|cpu|F_iw~1_combout ;
wire \plat|nios2_gen2_0|cpu|D_ctrl_logic~0_combout ;
wire \plat|nios2_gen2_0|cpu|D_ctrl_logic~1_combout ;
wire \plat|nios2_gen2_0|cpu|R_ctrl_logic~q ;
wire \plat|nios2_gen2_0|cpu|E_alu_result[3]~12_combout ;
wire \plat|nios2_gen2_0|cpu|W_alu_result[3]~DUPLICATE_q ;
wire \plat|timer_0|force_reload~0_combout ;
wire \plat|timer_0|force_reload~q ;
wire \plat|timer_0|Add0~21_sumout ;
wire \plat|timer_0|internal_counter~5_combout ;
wire \plat|timer_0|counter_is_running~DUPLICATE_q ;
wire \plat|timer_0|always0~0_combout ;
wire \plat|timer_0|Add0~22 ;
wire \plat|timer_0|Add0~17_sumout ;
wire \plat|timer_0|internal_counter~4_combout ;
wire \plat|timer_0|Add0~18 ;
wire \plat|timer_0|Add0~13_sumout ;
wire \plat|timer_0|internal_counter~3_combout ;
wire \plat|timer_0|Add0~14 ;
wire \plat|timer_0|Add0~9_sumout ;
wire \plat|timer_0|internal_counter~2_combout ;
wire \plat|timer_0|Add0~10 ;
wire \plat|timer_0|Add0~5_sumout ;
wire \plat|timer_0|internal_counter~1_combout ;
wire \plat|timer_0|internal_counter[11]~DUPLICATE_q ;
wire \plat|timer_0|Add0~6 ;
wire \plat|timer_0|Add0~61_sumout ;
wire \plat|timer_0|internal_counter~15_combout ;
wire \plat|timer_0|Add0~62 ;
wire \plat|timer_0|Add0~57_sumout ;
wire \plat|timer_0|internal_counter~14_combout ;
wire \plat|timer_0|Add0~58 ;
wire \plat|timer_0|Add0~53_sumout ;
wire \plat|timer_0|internal_counter~13_combout ;
wire \plat|timer_0|Add0~54 ;
wire \plat|timer_0|Add0~49_sumout ;
wire \plat|timer_0|internal_counter~12_combout ;
wire \plat|timer_0|Add0~50 ;
wire \plat|timer_0|Add0~45_sumout ;
wire \plat|timer_0|internal_counter~11_combout ;
wire \plat|timer_0|Add0~46 ;
wire \plat|timer_0|Add0~1_sumout ;
wire \plat|timer_0|internal_counter~0_combout ;
wire \plat|timer_0|internal_counter[10]~DUPLICATE_q ;
wire \plat|timer_0|Add0~2 ;
wire \plat|timer_0|Add0~41_sumout ;
wire \plat|timer_0|internal_counter~10_combout ;
wire \plat|timer_0|internal_counter[13]~DUPLICATE_q ;
wire \plat|timer_0|Add0~42 ;
wire \plat|timer_0|Add0~37_sumout ;
wire \plat|timer_0|internal_counter~9_combout ;
wire \plat|timer_0|internal_counter[12]~DUPLICATE_q ;
wire \plat|timer_0|Add0~38 ;
wire \plat|timer_0|Add0~33_sumout ;
wire \plat|timer_0|internal_counter~8_combout ;
wire \plat|timer_0|Add0~34 ;
wire \plat|timer_0|Add0~29_sumout ;
wire \plat|timer_0|internal_counter~7_combout ;
wire \plat|timer_0|Add0~30 ;
wire \plat|timer_0|Add0~25_sumout ;
wire \plat|timer_0|internal_counter~6_combout ;
wire \plat|timer_0|internal_counter[14]~DUPLICATE_q ;
wire \plat|timer_0|Equal0~1_combout ;
wire \plat|timer_0|Equal0~2_combout ;
wire \plat|timer_0|Equal0~0_combout ;
wire \plat|timer_0|Equal0~3_combout ;
wire \plat|timer_0|delayed_unxcounter_is_zeroxx0~q ;
wire \plat|timer_0|timeout_occurred~0_combout ;
wire \plat|timer_0|timeout_occurred~1_combout ;
wire \plat|timer_0|timeout_occurred~q ;
wire \plat|nios2_gen2_0|cpu|W_ipending_reg_nxt~0_combout ;
wire \plat|nios2_gen2_0|cpu|W_ipending_reg[0]~DUPLICATE_q ;
wire \plat|nios2_gen2_0|cpu|intr_req~combout ;
wire \plat|nios2_gen2_0|cpu|F_iw~2_combout ;
wire \plat|nios2_gen2_0|cpu|D_iw[3]~DUPLICATE_q ;
wire \plat|nios2_gen2_0|cpu|D_ctrl_st~0_combout ;
wire \plat|nios2_gen2_0|cpu|R_ctrl_st~q ;
wire \plat|nios2_gen2_0|cpu|d_write_nxt~0_combout ;
wire \plat|nios2_gen2_0|cpu|E_st_stall~combout ;
wire \plat|nios2_gen2_0|cpu|d_write~q ;
wire \plat|nios2_gen2_0|cpu|W_valid~0_combout ;
wire \plat|nios2_gen2_0|cpu|W_valid~q ;
wire \plat|nios2_gen2_0|cpu|D_wr_dst_reg~0_combout ;
wire \plat|nios2_gen2_0|cpu|D_wr_dst_reg~combout ;
wire \plat|nios2_gen2_0|cpu|R_wr_dst_reg~q ;
wire \plat|nios2_gen2_0|cpu|W_rf_wren~combout ;
wire \comb_3|bcd_to_7seg1|WideOr6~0_combout ;
wire \comb_3|bcd_to_7seg1|WideOr5~0_combout ;
wire \comb_3|bcd_to_7seg1|WideOr4~0_combout ;
wire \comb_3|bcd_to_7seg1|WideOr3~0_combout ;
wire \comb_3|bcd_to_7seg1|WideOr2~0_combout ;
wire \comb_3|bcd_to_7seg1|WideOr1~0_combout ;
wire \comb_3|bcd_to_7seg1|WideOr0~0_combout ;
wire \comb_3|bcd_to_7seg2|WideOr6~0_combout ;
wire \comb_3|bcd_to_7seg2|WideOr5~0_combout ;
wire \comb_3|bcd_to_7seg2|WideOr4~0_combout ;
wire \comb_3|bcd_to_7seg2|WideOr3~0_combout ;
wire \comb_3|bcd_to_7seg2|WideOr2~0_combout ;
wire \comb_3|bcd_to_7seg2|WideOr1~0_combout ;
wire \comb_3|bcd_to_7seg2|WideOr0~0_combout ;
wire [4:0] \plat|rst_controller|altera_reset_synchronizer_int_chain ;
wire [1:0] \plat|mm_interconnect_0|pio_leds_0_s1_agent_rsp_fifo|mem_used ;
wire [31:0] \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b ;
wire [7:0] \plat|nios2_gen2_0|cpu|av_ld_byte0_data ;
wire [1:0] \plat|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain ;
wire [31:0] \plat|nios2_gen2_0|cpu|W_alu_result ;
wire [0:0] \plat|mm_interconnect_1|rom_0_s1_translator|read_latency_shift_reg ;
wire [31:0] \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b ;
wire [31:0] \plat|nios2_gen2_0|cpu|D_iw ;
wire [31:0] \plat|nios2_gen2_0|cpu|E_shift_rot_result ;
wire [31:0] \plat|pio_leds_0|readdata ;
wire [31:0] \plat|nios2_gen2_0|cpu|E_src2 ;
wire [7:0] \plat|pio_leds_0|data_out ;
wire [31:0] \plat|nios2_gen2_0|cpu|E_src1 ;
wire [4:0] \plat|nios2_gen2_0|cpu|E_shift_rot_cnt ;
wire [31:0] \plat|ram_0|the_altsyncram|auto_generated|q_a ;
wire [31:0] \plat|rom_0|the_altsyncram|auto_generated|q_a ;
wire [9:0] \plat|nios2_gen2_0|cpu|F_pc ;
wire [31:0] \plat|nios2_gen2_0|cpu|d_writedata ;
wire [7:0] \plat|nios2_gen2_0|cpu|av_ld_byte3_data ;
wire [1:0] \plat|pio_switch_0|read_mux_out ;
wire [1:0] \plat|mm_interconnect_0|pio_leds_0_s1_translator|wait_latency_counter ;
wire [7:0] \plat|nios2_gen2_0|cpu|av_ld_byte1_data ;
wire [3:0] \plat|rst_controller|r_sync_rst_chain ;
wire [1:0] \plat|mm_interconnect_0|ram_0_s1_agent_rsp_fifo|mem_used ;
wire [1:0] \plat|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain ;
wire [1:0] \plat|mm_interconnect_0|pio_switch_0_s1_agent_rsp_fifo|mem_used ;
wire [1:0] \plat|mm_interconnect_0|pio_switch_0_s1_translator|wait_latency_counter ;
wire [1:0] \plat|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter ;
wire [15:0] \plat|timer_0|readdata ;
wire [1:0] \plat|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used ;
wire [31:0] \plat|nios2_gen2_0|cpu|W_ipending_reg ;
wire [0:0] \plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg ;
wire [1:0] \plat|nios2_gen2_0|cpu|R_logic_op ;
wire [0:0] \plat|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg ;
wire [0:0] \plat|mm_interconnect_0|pio_leds_0_s1_translator|read_latency_shift_reg ;
wire [0:0] \plat|mm_interconnect_0|pio_switch_0_s1_translator|read_latency_shift_reg ;
wire [31:0] \plat|nios2_gen2_0|cpu|W_control_rd_data ;
wire [15:0] \plat|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre ;
wire [4:0] \plat|nios2_gen2_0|cpu|R_dst_regnum ;
wire [1:0] \plat|nios2_gen2_0|cpu|av_ld_align_cycle ;
wire [31:0] \plat|mm_interconnect_0|pio_leds_0_s1_translator|av_readdata_pre ;
wire [31:0] \plat|mm_interconnect_0|pio_switch_0_s1_translator|av_readdata_pre ;
wire [85:0] \plat|mm_interconnect_0|rsp_mux|src_data ;
wire [1:0] \plat|nios2_gen2_0|cpu|R_compare_op ;
wire [31:0] \plat|nios2_gen2_0|cpu|W_ienable_reg ;
wire [31:0] \plat|pio_switch_0|readdata ;
wire [3:0] \plat|nios2_gen2_0|cpu|d_byteenable ;
wire [7:0] \plat|nios2_gen2_0|cpu|av_ld_byte2_data ;
wire [1:0] \plat|mm_interconnect_1|rom_0_s1_agent_rsp_fifo|mem_used ;
wire [15:0] \plat|timer_0|internal_counter ;

wire [39:0] \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [9:0] \plat|ram_0|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [9:0] \plat|rom_0|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [9:0] \plat|rom_0|the_altsyncram|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [9:0] \plat|rom_0|the_altsyncram|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [9:0] \plat|ram_0|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [39:0] \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [9:0] \plat|rom_0|the_altsyncram|auto_generated|ram_block1a30_PORTADATAOUT_bus ;
wire [9:0] \plat|ram_0|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus ;
wire [9:0] \plat|ram_0|the_altsyncram|auto_generated|ram_block1a24_PORTADATAOUT_bus ;

assign \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [0] = \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [1] = \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [2] = \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [3] = \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [4] = \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [5] = \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [6] = \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [7] = \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];
assign \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [8] = \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [8];
assign \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [9] = \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [9];
assign \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [10] = \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [10];
assign \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [11] = \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [11];
assign \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [12] = \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [12];
assign \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [13] = \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [13];
assign \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [14] = \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [14];
assign \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [15] = \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [15];
assign \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [16] = \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [16];
assign \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [17] = \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [17];
assign \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [18] = \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [18];
assign \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [19] = \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [19];
assign \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [20] = \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [20];
assign \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [21] = \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [21];
assign \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [22] = \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [22];
assign \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [23] = \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [23];
assign \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [24] = \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [24];
assign \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [25] = \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [25];
assign \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [26] = \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [26];
assign \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [27] = \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [27];
assign \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [28] = \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [28];
assign \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [29] = \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [29];
assign \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [30] = \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [30];
assign \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [31] = \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [31];

assign \plat|ram_0|the_altsyncram|auto_generated|q_a [0] = \plat|ram_0|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \plat|ram_0|the_altsyncram|auto_generated|q_a [1] = \plat|ram_0|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \plat|ram_0|the_altsyncram|auto_generated|q_a [2] = \plat|ram_0|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \plat|ram_0|the_altsyncram|auto_generated|q_a [3] = \plat|ram_0|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \plat|ram_0|the_altsyncram|auto_generated|q_a [4] = \plat|ram_0|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];
assign \plat|ram_0|the_altsyncram|auto_generated|q_a [5] = \plat|ram_0|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [5];
assign \plat|ram_0|the_altsyncram|auto_generated|q_a [6] = \plat|ram_0|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [6];
assign \plat|ram_0|the_altsyncram|auto_generated|q_a [7] = \plat|ram_0|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [7];

assign \plat|rom_0|the_altsyncram|auto_generated|q_a [0] = \plat|rom_0|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \plat|rom_0|the_altsyncram|auto_generated|q_a [1] = \plat|rom_0|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \plat|rom_0|the_altsyncram|auto_generated|q_a [2] = \plat|rom_0|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \plat|rom_0|the_altsyncram|auto_generated|q_a [3] = \plat|rom_0|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \plat|rom_0|the_altsyncram|auto_generated|q_a [4] = \plat|rom_0|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];
assign \plat|rom_0|the_altsyncram|auto_generated|q_a [22] = \plat|rom_0|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [5];
assign \plat|rom_0|the_altsyncram|auto_generated|q_a [23] = \plat|rom_0|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [6];
assign \plat|rom_0|the_altsyncram|auto_generated|q_a [24] = \plat|rom_0|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [7];
assign \plat|rom_0|the_altsyncram|auto_generated|q_a [25] = \plat|rom_0|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [8];
assign \plat|rom_0|the_altsyncram|auto_generated|q_a [26] = \plat|rom_0|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [9];

assign \plat|rom_0|the_altsyncram|auto_generated|q_a [5] = \plat|rom_0|the_altsyncram|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];
assign \plat|rom_0|the_altsyncram|auto_generated|q_a [8] = \plat|rom_0|the_altsyncram|auto_generated|ram_block1a5_PORTADATAOUT_bus [1];
assign \plat|rom_0|the_altsyncram|auto_generated|q_a [9] = \plat|rom_0|the_altsyncram|auto_generated|ram_block1a5_PORTADATAOUT_bus [2];
assign \plat|rom_0|the_altsyncram|auto_generated|q_a [10] = \plat|rom_0|the_altsyncram|auto_generated|ram_block1a5_PORTADATAOUT_bus [3];
assign \plat|rom_0|the_altsyncram|auto_generated|q_a [11] = \plat|rom_0|the_altsyncram|auto_generated|ram_block1a5_PORTADATAOUT_bus [4];
assign \plat|rom_0|the_altsyncram|auto_generated|q_a [12] = \plat|rom_0|the_altsyncram|auto_generated|ram_block1a5_PORTADATAOUT_bus [5];
assign \plat|rom_0|the_altsyncram|auto_generated|q_a [13] = \plat|rom_0|the_altsyncram|auto_generated|ram_block1a5_PORTADATAOUT_bus [6];
assign \plat|rom_0|the_altsyncram|auto_generated|q_a [14] = \plat|rom_0|the_altsyncram|auto_generated|ram_block1a5_PORTADATAOUT_bus [7];
assign \plat|rom_0|the_altsyncram|auto_generated|q_a [15] = \plat|rom_0|the_altsyncram|auto_generated|ram_block1a5_PORTADATAOUT_bus [8];
assign \plat|rom_0|the_altsyncram|auto_generated|q_a [16] = \plat|rom_0|the_altsyncram|auto_generated|ram_block1a5_PORTADATAOUT_bus [9];

assign \plat|rom_0|the_altsyncram|auto_generated|q_a [6] = \plat|rom_0|the_altsyncram|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];
assign \plat|rom_0|the_altsyncram|auto_generated|q_a [7] = \plat|rom_0|the_altsyncram|auto_generated|ram_block1a6_PORTADATAOUT_bus [1];
assign \plat|rom_0|the_altsyncram|auto_generated|q_a [17] = \plat|rom_0|the_altsyncram|auto_generated|ram_block1a6_PORTADATAOUT_bus [2];
assign \plat|rom_0|the_altsyncram|auto_generated|q_a [18] = \plat|rom_0|the_altsyncram|auto_generated|ram_block1a6_PORTADATAOUT_bus [3];
assign \plat|rom_0|the_altsyncram|auto_generated|q_a [19] = \plat|rom_0|the_altsyncram|auto_generated|ram_block1a6_PORTADATAOUT_bus [4];
assign \plat|rom_0|the_altsyncram|auto_generated|q_a [20] = \plat|rom_0|the_altsyncram|auto_generated|ram_block1a6_PORTADATAOUT_bus [5];
assign \plat|rom_0|the_altsyncram|auto_generated|q_a [21] = \plat|rom_0|the_altsyncram|auto_generated|ram_block1a6_PORTADATAOUT_bus [6];
assign \plat|rom_0|the_altsyncram|auto_generated|q_a [27] = \plat|rom_0|the_altsyncram|auto_generated|ram_block1a6_PORTADATAOUT_bus [7];
assign \plat|rom_0|the_altsyncram|auto_generated|q_a [28] = \plat|rom_0|the_altsyncram|auto_generated|ram_block1a6_PORTADATAOUT_bus [8];
assign \plat|rom_0|the_altsyncram|auto_generated|q_a [29] = \plat|rom_0|the_altsyncram|auto_generated|ram_block1a6_PORTADATAOUT_bus [9];

assign \plat|ram_0|the_altsyncram|auto_generated|q_a [8] = \plat|ram_0|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];
assign \plat|ram_0|the_altsyncram|auto_generated|q_a [9] = \plat|ram_0|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus [1];
assign \plat|ram_0|the_altsyncram|auto_generated|q_a [10] = \plat|ram_0|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus [2];
assign \plat|ram_0|the_altsyncram|auto_generated|q_a [11] = \plat|ram_0|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus [3];
assign \plat|ram_0|the_altsyncram|auto_generated|q_a [12] = \plat|ram_0|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus [4];
assign \plat|ram_0|the_altsyncram|auto_generated|q_a [13] = \plat|ram_0|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus [5];
assign \plat|ram_0|the_altsyncram|auto_generated|q_a [14] = \plat|ram_0|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus [6];
assign \plat|ram_0|the_altsyncram|auto_generated|q_a [15] = \plat|ram_0|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus [7];

assign \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [0] = \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [1] = \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [2] = \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [3] = \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [4] = \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [5] = \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [6] = \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [7] = \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];
assign \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [8] = \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [8];
assign \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [9] = \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [9];
assign \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [10] = \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [10];
assign \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [11] = \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [11];
assign \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [12] = \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [12];
assign \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [13] = \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [13];
assign \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [14] = \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [14];
assign \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [15] = \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [15];
assign \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [16] = \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [16];
assign \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [17] = \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [17];
assign \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [18] = \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [18];
assign \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [19] = \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [19];
assign \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [20] = \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [20];
assign \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [21] = \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [21];
assign \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [22] = \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [22];
assign \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [23] = \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [23];
assign \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [24] = \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [24];
assign \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [25] = \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [25];
assign \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [26] = \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [26];
assign \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [27] = \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [27];
assign \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [28] = \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [28];
assign \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [29] = \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [29];
assign \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [30] = \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [30];
assign \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [31] = \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [31];

assign \plat|rom_0|the_altsyncram|auto_generated|q_a [30] = \plat|rom_0|the_altsyncram|auto_generated|ram_block1a30_PORTADATAOUT_bus [0];
assign \plat|rom_0|the_altsyncram|auto_generated|q_a [31] = \plat|rom_0|the_altsyncram|auto_generated|ram_block1a30_PORTADATAOUT_bus [1];

assign \plat|ram_0|the_altsyncram|auto_generated|q_a [16] = \plat|ram_0|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus [0];
assign \plat|ram_0|the_altsyncram|auto_generated|q_a [17] = \plat|ram_0|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus [1];
assign \plat|ram_0|the_altsyncram|auto_generated|q_a [18] = \plat|ram_0|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus [2];
assign \plat|ram_0|the_altsyncram|auto_generated|q_a [19] = \plat|ram_0|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus [3];
assign \plat|ram_0|the_altsyncram|auto_generated|q_a [20] = \plat|ram_0|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus [4];
assign \plat|ram_0|the_altsyncram|auto_generated|q_a [21] = \plat|ram_0|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus [5];
assign \plat|ram_0|the_altsyncram|auto_generated|q_a [22] = \plat|ram_0|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus [6];
assign \plat|ram_0|the_altsyncram|auto_generated|q_a [23] = \plat|ram_0|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus [7];

assign \plat|ram_0|the_altsyncram|auto_generated|q_a [24] = \plat|ram_0|the_altsyncram|auto_generated|ram_block1a24_PORTADATAOUT_bus [0];
assign \plat|ram_0|the_altsyncram|auto_generated|q_a [25] = \plat|ram_0|the_altsyncram|auto_generated|ram_block1a24_PORTADATAOUT_bus [1];
assign \plat|ram_0|the_altsyncram|auto_generated|q_a [26] = \plat|ram_0|the_altsyncram|auto_generated|ram_block1a24_PORTADATAOUT_bus [2];
assign \plat|ram_0|the_altsyncram|auto_generated|q_a [27] = \plat|ram_0|the_altsyncram|auto_generated|ram_block1a24_PORTADATAOUT_bus [3];
assign \plat|ram_0|the_altsyncram|auto_generated|q_a [28] = \plat|ram_0|the_altsyncram|auto_generated|ram_block1a24_PORTADATAOUT_bus [4];
assign \plat|ram_0|the_altsyncram|auto_generated|q_a [29] = \plat|ram_0|the_altsyncram|auto_generated|ram_block1a24_PORTADATAOUT_bus [5];
assign \plat|ram_0|the_altsyncram|auto_generated|q_a [30] = \plat|ram_0|the_altsyncram|auto_generated|ram_block1a24_PORTADATAOUT_bus [6];
assign \plat|ram_0|the_altsyncram|auto_generated|q_a [31] = \plat|ram_0|the_altsyncram|auto_generated|ram_block1a24_PORTADATAOUT_bus [7];

// Location: IOOBUF_X89_Y8_N39
cyclonev_io_obuf \display1[0]~output (
	.i(\comb_3|bcd_to_7seg1|WideOr6~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(display1[0]),
	.obar());
// synopsys translate_off
defparam \display1[0]~output .bus_hold = "false";
defparam \display1[0]~output .open_drain_output = "false";
defparam \display1[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N79
cyclonev_io_obuf \display1[1]~output (
	.i(\comb_3|bcd_to_7seg1|WideOr5~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(display1[1]),
	.obar());
// synopsys translate_off
defparam \display1[1]~output .bus_hold = "false";
defparam \display1[1]~output .open_drain_output = "false";
defparam \display1[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N96
cyclonev_io_obuf \display1[2]~output (
	.i(\comb_3|bcd_to_7seg1|WideOr4~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(display1[2]),
	.obar());
// synopsys translate_off
defparam \display1[2]~output .bus_hold = "false";
defparam \display1[2]~output .open_drain_output = "false";
defparam \display1[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N79
cyclonev_io_obuf \display1[3]~output (
	.i(\comb_3|bcd_to_7seg1|WideOr3~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(display1[3]),
	.obar());
// synopsys translate_off
defparam \display1[3]~output .bus_hold = "false";
defparam \display1[3]~output .open_drain_output = "false";
defparam \display1[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N56
cyclonev_io_obuf \display1[4]~output (
	.i(\comb_3|bcd_to_7seg1|WideOr2~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(display1[4]),
	.obar());
// synopsys translate_off
defparam \display1[4]~output .bus_hold = "false";
defparam \display1[4]~output .open_drain_output = "false";
defparam \display1[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N39
cyclonev_io_obuf \display1[5]~output (
	.i(\comb_3|bcd_to_7seg1|WideOr1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(display1[5]),
	.obar());
// synopsys translate_off
defparam \display1[5]~output .bus_hold = "false";
defparam \display1[5]~output .open_drain_output = "false";
defparam \display1[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N96
cyclonev_io_obuf \display1[6]~output (
	.i(!\comb_3|bcd_to_7seg1|WideOr0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(display1[6]),
	.obar());
// synopsys translate_off
defparam \display1[6]~output .bus_hold = "false";
defparam \display1[6]~output .open_drain_output = "false";
defparam \display1[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N39
cyclonev_io_obuf \display2[0]~output (
	.i(\comb_3|bcd_to_7seg2|WideOr6~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(display2[0]),
	.obar());
// synopsys translate_off
defparam \display2[0]~output .bus_hold = "false";
defparam \display2[0]~output .open_drain_output = "false";
defparam \display2[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N56
cyclonev_io_obuf \display2[1]~output (
	.i(\comb_3|bcd_to_7seg2|WideOr5~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(display2[1]),
	.obar());
// synopsys translate_off
defparam \display2[1]~output .bus_hold = "false";
defparam \display2[1]~output .open_drain_output = "false";
defparam \display2[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N39
cyclonev_io_obuf \display2[2]~output (
	.i(\comb_3|bcd_to_7seg2|WideOr4~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(display2[2]),
	.obar());
// synopsys translate_off
defparam \display2[2]~output .bus_hold = "false";
defparam \display2[2]~output .open_drain_output = "false";
defparam \display2[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N56
cyclonev_io_obuf \display2[3]~output (
	.i(\comb_3|bcd_to_7seg2|WideOr3~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(display2[3]),
	.obar());
// synopsys translate_off
defparam \display2[3]~output .bus_hold = "false";
defparam \display2[3]~output .open_drain_output = "false";
defparam \display2[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N39
cyclonev_io_obuf \display2[4]~output (
	.i(\comb_3|bcd_to_7seg2|WideOr2~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(display2[4]),
	.obar());
// synopsys translate_off
defparam \display2[4]~output .bus_hold = "false";
defparam \display2[4]~output .open_drain_output = "false";
defparam \display2[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N56
cyclonev_io_obuf \display2[5]~output (
	.i(\comb_3|bcd_to_7seg2|WideOr1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(display2[5]),
	.obar());
// synopsys translate_off
defparam \display2[5]~output .bus_hold = "false";
defparam \display2[5]~output .open_drain_output = "false";
defparam \display2[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N56
cyclonev_io_obuf \display2[6]~output (
	.i(!\comb_3|bcd_to_7seg2|WideOr0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(display2[6]),
	.obar());
// synopsys translate_off
defparam \display2[6]~output .bus_hold = "false";
defparam \display2[6]~output .open_drain_output = "false";
defparam \display2[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N1
cyclonev_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G6
cyclonev_clkena \clk~inputCLKENA0 (
	.inclk(\clk~input_o ),
	.ena(vcc),
	.outclk(\clk~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \clk~inputCLKENA0 .clock_type = "global clock";
defparam \clk~inputCLKENA0 .disable_mode = "low";
defparam \clk~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \clk~inputCLKENA0 .ena_register_power_up = "high";
defparam \clk~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: LABCELL_X29_Y2_N30
cyclonev_lcell_comb \plat|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder (
// Equation(s):
// \plat|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder .extended_lut = "off";
defparam \plat|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \plat|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X12_Y0_N18
cyclonev_io_ibuf \rst_n~input (
	.i(rst_n),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\rst_n~input_o ));
// synopsys translate_off
defparam \rst_n~input .bus_hold = "false";
defparam \rst_n~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X29_Y2_N32
dffeas \plat|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain [1]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1] .is_wysiwyg = "true";
defparam \plat|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y2_N41
dffeas \plat|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain [1]),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0] .is_wysiwyg = "true";
defparam \plat|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y2_N37
dffeas \plat|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain [0]),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out .is_wysiwyg = "true";
defparam \plat|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y2_N24
cyclonev_lcell_comb \plat|rst_controller|altera_reset_synchronizer_int_chain[0]~feeder (
// Equation(s):
// \plat|rst_controller|altera_reset_synchronizer_int_chain[0]~feeder_combout  = ( \plat|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|rst_controller|altera_reset_synchronizer_int_chain[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|rst_controller|altera_reset_synchronizer_int_chain[0]~feeder .extended_lut = "off";
defparam \plat|rst_controller|altera_reset_synchronizer_int_chain[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \plat|rst_controller|altera_reset_synchronizer_int_chain[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y2_N26
dffeas \plat|rst_controller|altera_reset_synchronizer_int_chain[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|rst_controller|altera_reset_synchronizer_int_chain[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|rst_controller|altera_reset_synchronizer_int_chain [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|rst_controller|altera_reset_synchronizer_int_chain[0] .is_wysiwyg = "true";
defparam \plat|rst_controller|altera_reset_synchronizer_int_chain[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y2_N11
dffeas \plat|rst_controller|altera_reset_synchronizer_int_chain[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|rst_controller|altera_reset_synchronizer_int_chain [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|rst_controller|altera_reset_synchronizer_int_chain [1]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|rst_controller|altera_reset_synchronizer_int_chain[1] .is_wysiwyg = "true";
defparam \plat|rst_controller|altera_reset_synchronizer_int_chain[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y2_N16
dffeas \plat|rst_controller|altera_reset_synchronizer_int_chain[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|rst_controller|altera_reset_synchronizer_int_chain [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|rst_controller|altera_reset_synchronizer_int_chain [2]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|rst_controller|altera_reset_synchronizer_int_chain[2] .is_wysiwyg = "true";
defparam \plat|rst_controller|altera_reset_synchronizer_int_chain[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y4_N40
dffeas \plat|rst_controller|altera_reset_synchronizer_int_chain[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|rst_controller|altera_reset_synchronizer_int_chain [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|rst_controller|altera_reset_synchronizer_int_chain [3]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|rst_controller|altera_reset_synchronizer_int_chain[3] .is_wysiwyg = "true";
defparam \plat|rst_controller|altera_reset_synchronizer_int_chain[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y4_N36
cyclonev_lcell_comb \plat|rst_controller|altera_reset_synchronizer_int_chain[4]~0 (
// Equation(s):
// \plat|rst_controller|altera_reset_synchronizer_int_chain[4]~0_combout  = ( !\plat|rst_controller|altera_reset_synchronizer_int_chain [3] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|rst_controller|altera_reset_synchronizer_int_chain [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|rst_controller|altera_reset_synchronizer_int_chain[4]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|rst_controller|altera_reset_synchronizer_int_chain[4]~0 .extended_lut = "off";
defparam \plat|rst_controller|altera_reset_synchronizer_int_chain[4]~0 .lut_mask = 64'hFFFFFFFF00000000;
defparam \plat|rst_controller|altera_reset_synchronizer_int_chain[4]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y4_N37
dffeas \plat|rst_controller|altera_reset_synchronizer_int_chain[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|rst_controller|altera_reset_synchronizer_int_chain[4]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|rst_controller|altera_reset_synchronizer_int_chain [4]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|rst_controller|altera_reset_synchronizer_int_chain[4] .is_wysiwyg = "true";
defparam \plat|rst_controller|altera_reset_synchronizer_int_chain[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y4_N25
dffeas \plat|rst_controller|r_sync_rst_chain[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|rst_controller|altera_reset_synchronizer_int_chain [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|rst_controller|r_sync_rst_chain [3]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|rst_controller|r_sync_rst_chain[3] .is_wysiwyg = "true";
defparam \plat|rst_controller|r_sync_rst_chain[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y4_N27
cyclonev_lcell_comb \plat|rst_controller|r_sync_rst_chain~1 (
// Equation(s):
// \plat|rst_controller|r_sync_rst_chain~1_combout  = ( \plat|rst_controller|altera_reset_synchronizer_int_chain [2] & ( \plat|rst_controller|r_sync_rst_chain [3] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\plat|rst_controller|altera_reset_synchronizer_int_chain [2]),
	.dataf(!\plat|rst_controller|r_sync_rst_chain [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|rst_controller|r_sync_rst_chain~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|rst_controller|r_sync_rst_chain~1 .extended_lut = "off";
defparam \plat|rst_controller|r_sync_rst_chain~1 .lut_mask = 64'h000000000000FFFF;
defparam \plat|rst_controller|r_sync_rst_chain~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y4_N28
dffeas \plat|rst_controller|r_sync_rst_chain[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|rst_controller|r_sync_rst_chain~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|rst_controller|r_sync_rst_chain [2]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|rst_controller|r_sync_rst_chain[2] .is_wysiwyg = "true";
defparam \plat|rst_controller|r_sync_rst_chain[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y4_N18
cyclonev_lcell_comb \plat|rst_controller|r_sync_rst_chain~0 (
// Equation(s):
// \plat|rst_controller|r_sync_rst_chain~0_combout  = ( \plat|rst_controller|altera_reset_synchronizer_int_chain [2] & ( \plat|rst_controller|r_sync_rst_chain [2] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\plat|rst_controller|altera_reset_synchronizer_int_chain [2]),
	.dataf(!\plat|rst_controller|r_sync_rst_chain [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|rst_controller|r_sync_rst_chain~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|rst_controller|r_sync_rst_chain~0 .extended_lut = "off";
defparam \plat|rst_controller|r_sync_rst_chain~0 .lut_mask = 64'h000000000000FFFF;
defparam \plat|rst_controller|r_sync_rst_chain~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y4_N19
dffeas \plat|rst_controller|r_sync_rst_chain[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|rst_controller|r_sync_rst_chain~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|rst_controller|r_sync_rst_chain [1]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|rst_controller|r_sync_rst_chain[1] .is_wysiwyg = "true";
defparam \plat|rst_controller|r_sync_rst_chain[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y6_N42
cyclonev_lcell_comb \plat|rst_controller|WideOr0~0 (
// Equation(s):
// \plat|rst_controller|WideOr0~0_combout  = ((!\plat|rst_controller|r_sync_rst_chain [1] & \plat|rst_controller|r_sync_rst~q )) # (\plat|rst_controller|altera_reset_synchronizer_int_chain [4])

	.dataa(gnd),
	.datab(!\plat|rst_controller|altera_reset_synchronizer_int_chain [4]),
	.datac(!\plat|rst_controller|r_sync_rst_chain [1]),
	.datad(!\plat|rst_controller|r_sync_rst~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|rst_controller|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|rst_controller|WideOr0~0 .extended_lut = "off";
defparam \plat|rst_controller|WideOr0~0 .lut_mask = 64'h33F333F333F333F3;
defparam \plat|rst_controller|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y6_N44
dffeas \plat|rst_controller|r_sync_rst (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|rst_controller|WideOr0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|rst_controller|r_sync_rst~q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|rst_controller|r_sync_rst .is_wysiwyg = "true";
defparam \plat|rst_controller|r_sync_rst .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y4_N42
cyclonev_lcell_comb \plat|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0 (
// Equation(s):
// \plat|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0 .extended_lut = "off";
defparam \plat|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0 .lut_mask = 64'h0000000000000000;
defparam \plat|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y4_N0
cyclonev_lcell_comb \plat|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder (
// Equation(s):
// \plat|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout  = ( \plat|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder .extended_lut = "off";
defparam \plat|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \plat|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y4_N2
dffeas \plat|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain [1]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1] .is_wysiwyg = "true";
defparam \plat|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y4_N23
dffeas \plat|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0] .is_wysiwyg = "true";
defparam \plat|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y4_N35
dffeas \plat|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out .is_wysiwyg = "true";
defparam \plat|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y4_N30
cyclonev_lcell_comb \plat|rst_controller|always2~0 (
// Equation(s):
// \plat|rst_controller|always2~0_combout  = ( \plat|rst_controller|r_sync_rst_chain [2] & ( \plat|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out~q  ) ) # ( !\plat|rst_controller|r_sync_rst_chain [2] )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|rst_controller|r_sync_rst_chain [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|rst_controller|always2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|rst_controller|always2~0 .extended_lut = "off";
defparam \plat|rst_controller|always2~0 .lut_mask = 64'hFFFFFFFF0F0F0F0F;
defparam \plat|rst_controller|always2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y4_N31
dffeas \plat|rst_controller|r_early_rst (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|rst_controller|always2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|rst_controller|r_early_rst~q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|rst_controller|r_early_rst .is_wysiwyg = "true";
defparam \plat|rst_controller|r_early_rst .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y2_N24
cyclonev_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~GND~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~GND .extended_lut = "off";
defparam \~GND .lut_mask = 64'h0000000000000000;
defparam \~GND .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y7_N12
cyclonev_lcell_comb \plat|mm_interconnect_0|nios2_gen2_0_data_master_agent|hold_waitrequest~feeder (
// Equation(s):
// \plat|mm_interconnect_0|nios2_gen2_0_data_master_agent|hold_waitrequest~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|nios2_gen2_0_data_master_agent|hold_waitrequest~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|nios2_gen2_0_data_master_agent|hold_waitrequest~feeder .extended_lut = "off";
defparam \plat|mm_interconnect_0|nios2_gen2_0_data_master_agent|hold_waitrequest~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \plat|mm_interconnect_0|nios2_gen2_0_data_master_agent|hold_waitrequest~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y7_N13
dffeas \plat|mm_interconnect_0|nios2_gen2_0_data_master_agent|hold_waitrequest (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|nios2_gen2_0_data_master_agent|hold_waitrequest~feeder_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|nios2_gen2_0_data_master_agent|hold_waitrequest~q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|nios2_gen2_0_data_master_agent|hold_waitrequest .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|nios2_gen2_0_data_master_agent|hold_waitrequest .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y4_N51
cyclonev_lcell_comb \plat|mm_interconnect_1|nios2_gen2_0_instruction_master_translator|read_accepted~0 (
// Equation(s):
// \plat|mm_interconnect_1|nios2_gen2_0_instruction_master_translator|read_accepted~0_combout  = ( \plat|mm_interconnect_1|nios2_gen2_0_instruction_master_translator|read_accepted~q  & ( 
// \plat|mm_interconnect_0|nios2_gen2_0_data_master_agent|hold_waitrequest~q  & ( !\plat|mm_interconnect_1|rom_0_s1_translator|read_latency_shift_reg [0] ) ) ) # ( !\plat|mm_interconnect_1|nios2_gen2_0_instruction_master_translator|read_accepted~q  & ( 
// \plat|mm_interconnect_0|nios2_gen2_0_data_master_agent|hold_waitrequest~q  & ( (!\plat|mm_interconnect_1|rom_0_s1_translator|read_latency_shift_reg [0] & (!\plat|mm_interconnect_1|rom_0_s1_agent_rsp_fifo|mem_used [1] & !\plat|nios2_gen2_0|cpu|i_read~q )) 
// ) ) ) # ( \plat|mm_interconnect_1|nios2_gen2_0_instruction_master_translator|read_accepted~q  & ( !\plat|mm_interconnect_0|nios2_gen2_0_data_master_agent|hold_waitrequest~q  & ( !\plat|mm_interconnect_1|rom_0_s1_translator|read_latency_shift_reg [0] ) ) )

	.dataa(!\plat|mm_interconnect_1|rom_0_s1_translator|read_latency_shift_reg [0]),
	.datab(!\plat|mm_interconnect_1|rom_0_s1_agent_rsp_fifo|mem_used [1]),
	.datac(!\plat|nios2_gen2_0|cpu|i_read~q ),
	.datad(gnd),
	.datae(!\plat|mm_interconnect_1|nios2_gen2_0_instruction_master_translator|read_accepted~q ),
	.dataf(!\plat|mm_interconnect_0|nios2_gen2_0_data_master_agent|hold_waitrequest~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_1|nios2_gen2_0_instruction_master_translator|read_accepted~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_1|nios2_gen2_0_instruction_master_translator|read_accepted~0 .extended_lut = "off";
defparam \plat|mm_interconnect_1|nios2_gen2_0_instruction_master_translator|read_accepted~0 .lut_mask = 64'h0000AAAA8080AAAA;
defparam \plat|mm_interconnect_1|nios2_gen2_0_instruction_master_translator|read_accepted~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y4_N2
dffeas \plat|mm_interconnect_1|nios2_gen2_0_instruction_master_translator|read_accepted (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|mm_interconnect_1|nios2_gen2_0_instruction_master_translator|read_accepted~0_combout ),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_1|nios2_gen2_0_instruction_master_translator|read_accepted~q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_1|nios2_gen2_0_instruction_master_translator|read_accepted .is_wysiwyg = "true";
defparam \plat|mm_interconnect_1|nios2_gen2_0_instruction_master_translator|read_accepted .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y4_N24
cyclonev_lcell_comb \plat|mm_interconnect_1|rom_0_s1_agent_rsp_fifo|mem_used[0]~1 (
// Equation(s):
// \plat|mm_interconnect_1|rom_0_s1_agent_rsp_fifo|mem_used[0]~1_combout  = ( \plat|mm_interconnect_1|rom_0_s1_translator|read_latency_shift_reg [0] & ( ((\plat|mm_interconnect_1|rom_0_s1_agent_rsp_fifo|mem_used [1] & 
// \plat|mm_interconnect_1|rom_0_s1_agent_rsp_fifo|mem_used [0])) # (\plat|mm_interconnect_1|rom_0_s1_translator|read_latency_shift_reg~0_combout ) ) ) # ( !\plat|mm_interconnect_1|rom_0_s1_translator|read_latency_shift_reg [0] & ( 
// (\plat|mm_interconnect_1|rom_0_s1_agent_rsp_fifo|mem_used [0]) # (\plat|mm_interconnect_1|rom_0_s1_translator|read_latency_shift_reg~0_combout ) ) )

	.dataa(gnd),
	.datab(!\plat|mm_interconnect_1|rom_0_s1_translator|read_latency_shift_reg~0_combout ),
	.datac(!\plat|mm_interconnect_1|rom_0_s1_agent_rsp_fifo|mem_used [1]),
	.datad(!\plat|mm_interconnect_1|rom_0_s1_agent_rsp_fifo|mem_used [0]),
	.datae(gnd),
	.dataf(!\plat|mm_interconnect_1|rom_0_s1_translator|read_latency_shift_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_1|rom_0_s1_agent_rsp_fifo|mem_used[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_1|rom_0_s1_agent_rsp_fifo|mem_used[0]~1 .extended_lut = "off";
defparam \plat|mm_interconnect_1|rom_0_s1_agent_rsp_fifo|mem_used[0]~1 .lut_mask = 64'h33FF33FF333F333F;
defparam \plat|mm_interconnect_1|rom_0_s1_agent_rsp_fifo|mem_used[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y4_N25
dffeas \plat|mm_interconnect_1|rom_0_s1_agent_rsp_fifo|mem_used[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_1|rom_0_s1_agent_rsp_fifo|mem_used[0]~1_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_1|rom_0_s1_agent_rsp_fifo|mem_used [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_1|rom_0_s1_agent_rsp_fifo|mem_used[0] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_1|rom_0_s1_agent_rsp_fifo|mem_used[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y4_N48
cyclonev_lcell_comb \plat|mm_interconnect_1|rom_0_s1_agent_rsp_fifo|mem_used[1]~0 (
// Equation(s):
// \plat|mm_interconnect_1|rom_0_s1_agent_rsp_fifo|mem_used[1]~0_combout  = ( \plat|mm_interconnect_1|rom_0_s1_agent_rsp_fifo|mem_used [1] & ( \plat|nios2_gen2_0|cpu|i_read~q  & ( (!\plat|mm_interconnect_1|rom_0_s1_agent_rsp_fifo|mem_used [0]) # 
// (!\plat|mm_interconnect_1|rom_0_s1_translator|read_latency_shift_reg [0]) ) ) ) # ( \plat|mm_interconnect_1|rom_0_s1_agent_rsp_fifo|mem_used [1] & ( !\plat|nios2_gen2_0|cpu|i_read~q  & ( (!\plat|mm_interconnect_1|rom_0_s1_agent_rsp_fifo|mem_used [0]) # 
// (!\plat|mm_interconnect_1|rom_0_s1_translator|read_latency_shift_reg [0]) ) ) ) # ( !\plat|mm_interconnect_1|rom_0_s1_agent_rsp_fifo|mem_used [1] & ( !\plat|nios2_gen2_0|cpu|i_read~q  & ( 
// (!\plat|mm_interconnect_1|nios2_gen2_0_instruction_master_translator|read_accepted~q  & (\plat|mm_interconnect_1|rom_0_s1_agent_rsp_fifo|mem_used [0] & (!\plat|mm_interconnect_1|rom_0_s1_translator|read_latency_shift_reg [0] & 
// \plat|mm_interconnect_0|nios2_gen2_0_data_master_agent|hold_waitrequest~q ))) ) ) )

	.dataa(!\plat|mm_interconnect_1|nios2_gen2_0_instruction_master_translator|read_accepted~q ),
	.datab(!\plat|mm_interconnect_1|rom_0_s1_agent_rsp_fifo|mem_used [0]),
	.datac(!\plat|mm_interconnect_1|rom_0_s1_translator|read_latency_shift_reg [0]),
	.datad(!\plat|mm_interconnect_0|nios2_gen2_0_data_master_agent|hold_waitrequest~q ),
	.datae(!\plat|mm_interconnect_1|rom_0_s1_agent_rsp_fifo|mem_used [1]),
	.dataf(!\plat|nios2_gen2_0|cpu|i_read~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_1|rom_0_s1_agent_rsp_fifo|mem_used[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_1|rom_0_s1_agent_rsp_fifo|mem_used[1]~0 .extended_lut = "off";
defparam \plat|mm_interconnect_1|rom_0_s1_agent_rsp_fifo|mem_used[1]~0 .lut_mask = 64'h0020FCFC0000FCFC;
defparam \plat|mm_interconnect_1|rom_0_s1_agent_rsp_fifo|mem_used[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y4_N50
dffeas \plat|mm_interconnect_1|rom_0_s1_agent_rsp_fifo|mem_used[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_1|rom_0_s1_agent_rsp_fifo|mem_used[1]~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_1|rom_0_s1_agent_rsp_fifo|mem_used [1]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_1|rom_0_s1_agent_rsp_fifo|mem_used[1] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_1|rom_0_s1_agent_rsp_fifo|mem_used[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y4_N27
cyclonev_lcell_comb \plat|mm_interconnect_1|rom_0_s1_translator|read_latency_shift_reg~0 (
// Equation(s):
// \plat|mm_interconnect_1|rom_0_s1_translator|read_latency_shift_reg~0_combout  = ( !\plat|nios2_gen2_0|cpu|i_read~q  & ( (!\plat|mm_interconnect_1|rom_0_s1_agent_rsp_fifo|mem_used [1] & 
// (\plat|mm_interconnect_0|nios2_gen2_0_data_master_agent|hold_waitrequest~q  & !\plat|mm_interconnect_1|nios2_gen2_0_instruction_master_translator|read_accepted~q )) ) )

	.dataa(!\plat|mm_interconnect_1|rom_0_s1_agent_rsp_fifo|mem_used [1]),
	.datab(gnd),
	.datac(!\plat|mm_interconnect_0|nios2_gen2_0_data_master_agent|hold_waitrequest~q ),
	.datad(!\plat|mm_interconnect_1|nios2_gen2_0_instruction_master_translator|read_accepted~q ),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|i_read~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_1|rom_0_s1_translator|read_latency_shift_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_1|rom_0_s1_translator|read_latency_shift_reg~0 .extended_lut = "off";
defparam \plat|mm_interconnect_1|rom_0_s1_translator|read_latency_shift_reg~0 .lut_mask = 64'h0A000A0000000000;
defparam \plat|mm_interconnect_1|rom_0_s1_translator|read_latency_shift_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y4_N29
dffeas \plat|mm_interconnect_1|rom_0_s1_translator|read_latency_shift_reg[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_1|rom_0_s1_translator|read_latency_shift_reg~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_1|rom_0_s1_translator|read_latency_shift_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_1|rom_0_s1_translator|read_latency_shift_reg[0] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_1|rom_0_s1_translator|read_latency_shift_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y4_N9
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|i_read_nxt~0 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|i_read_nxt~0_combout  = ( \plat|nios2_gen2_0|cpu|i_read~q  & ( \plat|mm_interconnect_1|rom_0_s1_translator|read_latency_shift_reg [0] & ( !\plat|nios2_gen2_0|cpu|W_valid~q  ) ) ) # ( !\plat|nios2_gen2_0|cpu|i_read~q  & ( 
// \plat|mm_interconnect_1|rom_0_s1_translator|read_latency_shift_reg [0] & ( !\plat|nios2_gen2_0|cpu|W_valid~q  ) ) ) # ( \plat|nios2_gen2_0|cpu|i_read~q  & ( !\plat|mm_interconnect_1|rom_0_s1_translator|read_latency_shift_reg [0] & ( 
// !\plat|nios2_gen2_0|cpu|W_valid~q  ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|W_valid~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\plat|nios2_gen2_0|cpu|i_read~q ),
	.dataf(!\plat|mm_interconnect_1|rom_0_s1_translator|read_latency_shift_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|i_read_nxt~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|i_read_nxt~0 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|i_read_nxt~0 .lut_mask = 64'h0000AAAAAAAAAAAA;
defparam \plat|nios2_gen2_0|cpu|i_read_nxt~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y4_N10
dffeas \plat|nios2_gen2_0|cpu|i_read (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|i_read_nxt~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|i_read~q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|i_read .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|i_read .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y4_N45
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|F_valid~0 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|F_valid~0_combout  = ( \plat|mm_interconnect_1|rom_0_s1_translator|read_latency_shift_reg [0] & ( !\plat|nios2_gen2_0|cpu|i_read~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|nios2_gen2_0|cpu|i_read~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|mm_interconnect_1|rom_0_s1_translator|read_latency_shift_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|F_valid~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|F_valid~0 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|F_valid~0 .lut_mask = 64'h00000000F0F0F0F0;
defparam \plat|nios2_gen2_0|cpu|F_valid~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y4_N52
dffeas \plat|nios2_gen2_0|cpu|D_iw[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|F_iw~2_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\plat|nios2_gen2_0|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|D_iw [3]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|D_iw[3] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|D_iw[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y7_N21
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|R_ctrl_br_nxt~0 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|R_ctrl_br_nxt~0_combout  = ( \plat|nios2_gen2_0|cpu|D_iw [3] & ( (!\plat|nios2_gen2_0|cpu|D_iw [0] & ((!\plat|nios2_gen2_0|cpu|D_iw[5]~DUPLICATE_q ) # (!\plat|nios2_gen2_0|cpu|D_iw [4]))) ) ) # ( !\plat|nios2_gen2_0|cpu|D_iw [3] & ( 
// !\plat|nios2_gen2_0|cpu|D_iw [0] ) )

	.dataa(!\plat|nios2_gen2_0|cpu|D_iw [0]),
	.datab(gnd),
	.datac(!\plat|nios2_gen2_0|cpu|D_iw[5]~DUPLICATE_q ),
	.datad(!\plat|nios2_gen2_0|cpu|D_iw [4]),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|D_iw [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|R_ctrl_br_nxt~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|R_ctrl_br_nxt~0 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|R_ctrl_br_nxt~0 .lut_mask = 64'hAAAAAAAAAAA0AAA0;
defparam \plat|nios2_gen2_0|cpu|R_ctrl_br_nxt~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y4_N32
dffeas \plat|nios2_gen2_0|cpu|D_iw[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|F_iw~8_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\plat|nios2_gen2_0|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|D_iw [5]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|D_iw[5] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|D_iw[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y7_N28
dffeas \plat|nios2_gen2_0|cpu|E_alu_sub (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|E_alu_sub~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_alu_sub~q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_alu_sub .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_alu_sub .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y3_N0
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|Add0~33 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|Add0~33_sumout  = SUM(( \plat|nios2_gen2_0|cpu|F_pc [0] ) + ( VCC ) + ( !VCC ))
// \plat|nios2_gen2_0|cpu|Add0~34  = CARRY(( \plat|nios2_gen2_0|cpu|F_pc [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|nios2_gen2_0|cpu|F_pc [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\plat|nios2_gen2_0|cpu|Add0~33_sumout ),
	.cout(\plat|nios2_gen2_0|cpu|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|Add0~33 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|Add0~33 .lut_mask = 64'h0000000000000F0F;
defparam \plat|nios2_gen2_0|cpu|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y3_N3
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|Add0~37 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|Add0~37_sumout  = SUM(( \plat|nios2_gen2_0|cpu|F_pc[1]~DUPLICATE_q  ) + ( GND ) + ( \plat|nios2_gen2_0|cpu|Add0~34  ))
// \plat|nios2_gen2_0|cpu|Add0~38  = CARRY(( \plat|nios2_gen2_0|cpu|F_pc[1]~DUPLICATE_q  ) + ( GND ) + ( \plat|nios2_gen2_0|cpu|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|nios2_gen2_0|cpu|F_pc[1]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\plat|nios2_gen2_0|cpu|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\plat|nios2_gen2_0|cpu|Add0~37_sumout ),
	.cout(\plat|nios2_gen2_0|cpu|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|Add0~37 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|Add0~37 .lut_mask = 64'h0000FFFF00000F0F;
defparam \plat|nios2_gen2_0|cpu|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y3_N6
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|Add0~1 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|Add0~1_sumout  = SUM(( \plat|nios2_gen2_0|cpu|F_pc [2] ) + ( GND ) + ( \plat|nios2_gen2_0|cpu|Add0~38  ))
// \plat|nios2_gen2_0|cpu|Add0~2  = CARRY(( \plat|nios2_gen2_0|cpu|F_pc [2] ) + ( GND ) + ( \plat|nios2_gen2_0|cpu|Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\plat|nios2_gen2_0|cpu|F_pc [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\plat|nios2_gen2_0|cpu|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\plat|nios2_gen2_0|cpu|Add0~1_sumout ),
	.cout(\plat|nios2_gen2_0|cpu|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|Add0~1 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|Add0~1 .lut_mask = 64'h0000FFFF000000FF;
defparam \plat|nios2_gen2_0|cpu|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y3_N9
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|Add0~5 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|Add0~5_sumout  = SUM(( \plat|nios2_gen2_0|cpu|F_pc [3] ) + ( GND ) + ( \plat|nios2_gen2_0|cpu|Add0~2  ))
// \plat|nios2_gen2_0|cpu|Add0~6  = CARRY(( \plat|nios2_gen2_0|cpu|F_pc [3] ) + ( GND ) + ( \plat|nios2_gen2_0|cpu|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\plat|nios2_gen2_0|cpu|F_pc [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\plat|nios2_gen2_0|cpu|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\plat|nios2_gen2_0|cpu|Add0~5_sumout ),
	.cout(\plat|nios2_gen2_0|cpu|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|Add0~5 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|Add0~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \plat|nios2_gen2_0|cpu|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y3_N12
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|Add0~21 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|Add0~21_sumout  = SUM(( \plat|nios2_gen2_0|cpu|F_pc [4] ) + ( GND ) + ( \plat|nios2_gen2_0|cpu|Add0~6  ))
// \plat|nios2_gen2_0|cpu|Add0~22  = CARRY(( \plat|nios2_gen2_0|cpu|F_pc [4] ) + ( GND ) + ( \plat|nios2_gen2_0|cpu|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\plat|nios2_gen2_0|cpu|F_pc [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\plat|nios2_gen2_0|cpu|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\plat|nios2_gen2_0|cpu|Add0~21_sumout ),
	.cout(\plat|nios2_gen2_0|cpu|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|Add0~21 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|Add0~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \plat|nios2_gen2_0|cpu|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y3_N15
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|Add0~29 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|Add0~29_sumout  = SUM(( \plat|nios2_gen2_0|cpu|F_pc [5] ) + ( GND ) + ( \plat|nios2_gen2_0|cpu|Add0~22  ))
// \plat|nios2_gen2_0|cpu|Add0~30  = CARRY(( \plat|nios2_gen2_0|cpu|F_pc [5] ) + ( GND ) + ( \plat|nios2_gen2_0|cpu|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\plat|nios2_gen2_0|cpu|F_pc [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\plat|nios2_gen2_0|cpu|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\plat|nios2_gen2_0|cpu|Add0~29_sumout ),
	.cout(\plat|nios2_gen2_0|cpu|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|Add0~29 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|Add0~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \plat|nios2_gen2_0|cpu|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y3_N18
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|Add0~17 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|Add0~17_sumout  = SUM(( \plat|nios2_gen2_0|cpu|F_pc [6] ) + ( GND ) + ( \plat|nios2_gen2_0|cpu|Add0~30  ))
// \plat|nios2_gen2_0|cpu|Add0~18  = CARRY(( \plat|nios2_gen2_0|cpu|F_pc [6] ) + ( GND ) + ( \plat|nios2_gen2_0|cpu|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\plat|nios2_gen2_0|cpu|F_pc [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\plat|nios2_gen2_0|cpu|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\plat|nios2_gen2_0|cpu|Add0~17_sumout ),
	.cout(\plat|nios2_gen2_0|cpu|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|Add0~17 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|Add0~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \plat|nios2_gen2_0|cpu|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y3_N21
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|Add0~13 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|Add0~13_sumout  = SUM(( \plat|nios2_gen2_0|cpu|F_pc[7]~DUPLICATE_q  ) + ( GND ) + ( \plat|nios2_gen2_0|cpu|Add0~18  ))
// \plat|nios2_gen2_0|cpu|Add0~14  = CARRY(( \plat|nios2_gen2_0|cpu|F_pc[7]~DUPLICATE_q  ) + ( GND ) + ( \plat|nios2_gen2_0|cpu|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|nios2_gen2_0|cpu|F_pc[7]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\plat|nios2_gen2_0|cpu|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\plat|nios2_gen2_0|cpu|Add0~13_sumout ),
	.cout(\plat|nios2_gen2_0|cpu|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|Add0~13 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|Add0~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \plat|nios2_gen2_0|cpu|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y3_N7
dffeas \plat|nios2_gen2_0|cpu|D_iw[12]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|D_iw[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|nios2_gen2_0|cpu|intr_req~combout ),
	.sload(gnd),
	.ena(\plat|nios2_gen2_0|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|D_iw[12]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|D_iw[12]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|D_iw[12]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y3_N24
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|Add0~25 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|Add0~25_sumout  = SUM(( \plat|nios2_gen2_0|cpu|F_pc [8] ) + ( GND ) + ( \plat|nios2_gen2_0|cpu|Add0~14  ))
// \plat|nios2_gen2_0|cpu|Add0~26  = CARRY(( \plat|nios2_gen2_0|cpu|F_pc [8] ) + ( GND ) + ( \plat|nios2_gen2_0|cpu|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|nios2_gen2_0|cpu|F_pc [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\plat|nios2_gen2_0|cpu|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\plat|nios2_gen2_0|cpu|Add0~25_sumout ),
	.cout(\plat|nios2_gen2_0|cpu|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|Add0~25 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|Add0~25 .lut_mask = 64'h0000FFFF00000F0F;
defparam \plat|nios2_gen2_0|cpu|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y4_N40
dffeas \plat|nios2_gen2_0|cpu|D_iw[4]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|F_iw~1_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\plat|nios2_gen2_0|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|D_iw[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|D_iw[4]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|D_iw[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y4_N35
dffeas \plat|nios2_gen2_0|cpu|D_iw[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|F_iw~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\plat|nios2_gen2_0|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|D_iw [1]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|D_iw[1] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|D_iw[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y4_N45
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|Equal0~0 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|Equal0~0_combout  = ( !\plat|nios2_gen2_0|cpu|D_iw [0] & ( \plat|nios2_gen2_0|cpu|D_iw [1] & ( (\plat|nios2_gen2_0|cpu|D_iw[4]~DUPLICATE_q  & (\plat|nios2_gen2_0|cpu|D_iw [5] & (!\plat|nios2_gen2_0|cpu|D_iw [2] & 
// \plat|nios2_gen2_0|cpu|D_iw[3]~DUPLICATE_q ))) ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|D_iw[4]~DUPLICATE_q ),
	.datab(!\plat|nios2_gen2_0|cpu|D_iw [5]),
	.datac(!\plat|nios2_gen2_0|cpu|D_iw [2]),
	.datad(!\plat|nios2_gen2_0|cpu|D_iw[3]~DUPLICATE_q ),
	.datae(!\plat|nios2_gen2_0|cpu|D_iw [0]),
	.dataf(!\plat|nios2_gen2_0|cpu|D_iw [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|Equal0~0 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|Equal0~0 .lut_mask = 64'h0000000000100000;
defparam \plat|nios2_gen2_0|cpu|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y8_N42
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|D_ctrl_alu_subtract~2 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|D_ctrl_alu_subtract~2_combout  = ( \plat|nios2_gen2_0|cpu|D_iw[3]~DUPLICATE_q  & ( !\plat|nios2_gen2_0|cpu|D_iw [4] & ( (!\plat|nios2_gen2_0|cpu|D_iw [0] & (!\plat|nios2_gen2_0|cpu|D_iw[1]~DUPLICATE_q  $ (\plat|nios2_gen2_0|cpu|D_iw 
// [2]))) ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|D_iw[1]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\plat|nios2_gen2_0|cpu|D_iw [0]),
	.datad(!\plat|nios2_gen2_0|cpu|D_iw [2]),
	.datae(!\plat|nios2_gen2_0|cpu|D_iw[3]~DUPLICATE_q ),
	.dataf(!\plat|nios2_gen2_0|cpu|D_iw [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|D_ctrl_alu_subtract~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|D_ctrl_alu_subtract~2 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|D_ctrl_alu_subtract~2 .lut_mask = 64'h0000A05000000000;
defparam \plat|nios2_gen2_0|cpu|D_ctrl_alu_subtract~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y3_N27
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|Add0~9 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|Add0~9_sumout  = SUM(( \plat|nios2_gen2_0|cpu|F_pc [9] ) + ( GND ) + ( \plat|nios2_gen2_0|cpu|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|nios2_gen2_0|cpu|F_pc [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\plat|nios2_gen2_0|cpu|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\plat|nios2_gen2_0|cpu|Add0~9_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|Add0~9 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|Add0~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \plat|nios2_gen2_0|cpu|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y4_N0
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|Equal0~9 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|Equal0~9_combout  = ( \plat|nios2_gen2_0|cpu|D_iw [4] & ( \plat|nios2_gen2_0|cpu|D_iw [1] & ( (\plat|nios2_gen2_0|cpu|D_iw [0] & (\plat|nios2_gen2_0|cpu|D_iw [5] & (\plat|nios2_gen2_0|cpu|D_iw[3]~DUPLICATE_q  & 
// \plat|nios2_gen2_0|cpu|D_iw [2]))) ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|D_iw [0]),
	.datab(!\plat|nios2_gen2_0|cpu|D_iw [5]),
	.datac(!\plat|nios2_gen2_0|cpu|D_iw[3]~DUPLICATE_q ),
	.datad(!\plat|nios2_gen2_0|cpu|D_iw [2]),
	.datae(!\plat|nios2_gen2_0|cpu|D_iw [4]),
	.dataf(!\plat|nios2_gen2_0|cpu|D_iw [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|Equal0~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|Equal0~9 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|Equal0~9 .lut_mask = 64'h0000000000000001;
defparam \plat|nios2_gen2_0|cpu|Equal0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y4_N24
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|D_ctrl_exception~3 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|D_ctrl_exception~3_combout  = ( \plat|nios2_gen2_0|cpu|D_iw [4] & ( \plat|nios2_gen2_0|cpu|D_iw [0] & ( (\plat|nios2_gen2_0|cpu|D_iw[3]~DUPLICATE_q  & (\plat|nios2_gen2_0|cpu|D_iw [2] & !\plat|nios2_gen2_0|cpu|D_iw [5])) ) ) ) # ( 
// !\plat|nios2_gen2_0|cpu|D_iw [4] & ( \plat|nios2_gen2_0|cpu|D_iw [0] & ( (!\plat|nios2_gen2_0|cpu|D_iw [2] & (!\plat|nios2_gen2_0|cpu|D_iw [1] & \plat|nios2_gen2_0|cpu|D_iw [5])) ) ) ) # ( \plat|nios2_gen2_0|cpu|D_iw [4] & ( !\plat|nios2_gen2_0|cpu|D_iw 
// [0] & ( (\plat|nios2_gen2_0|cpu|D_iw[3]~DUPLICATE_q  & (!\plat|nios2_gen2_0|cpu|D_iw [2] & (\plat|nios2_gen2_0|cpu|D_iw [1] & !\plat|nios2_gen2_0|cpu|D_iw [5]))) ) ) ) # ( !\plat|nios2_gen2_0|cpu|D_iw [4] & ( !\plat|nios2_gen2_0|cpu|D_iw [0] & ( 
// (!\plat|nios2_gen2_0|cpu|D_iw[3]~DUPLICATE_q  & (!\plat|nios2_gen2_0|cpu|D_iw [2] & (\plat|nios2_gen2_0|cpu|D_iw [1] & \plat|nios2_gen2_0|cpu|D_iw [5]))) ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|D_iw[3]~DUPLICATE_q ),
	.datab(!\plat|nios2_gen2_0|cpu|D_iw [2]),
	.datac(!\plat|nios2_gen2_0|cpu|D_iw [1]),
	.datad(!\plat|nios2_gen2_0|cpu|D_iw [5]),
	.datae(!\plat|nios2_gen2_0|cpu|D_iw [4]),
	.dataf(!\plat|nios2_gen2_0|cpu|D_iw [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|D_ctrl_exception~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|D_ctrl_exception~3 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|D_ctrl_exception~3 .lut_mask = 64'h0008040000C01100;
defparam \plat|nios2_gen2_0|cpu|D_ctrl_exception~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y4_N30
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|D_ctrl_exception~4 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|D_ctrl_exception~4_combout  = ( !\plat|nios2_gen2_0|cpu|D_iw [2] & ( !\plat|nios2_gen2_0|cpu|D_iw[5]~DUPLICATE_q  & ( (!\plat|nios2_gen2_0|cpu|D_iw [0] & (\plat|nios2_gen2_0|cpu|D_iw[1]~DUPLICATE_q  & ((!\plat|nios2_gen2_0|cpu|D_iw 
// [3]) # (!\plat|nios2_gen2_0|cpu|D_iw [4])))) # (\plat|nios2_gen2_0|cpu|D_iw [0] & (!\plat|nios2_gen2_0|cpu|D_iw[1]~DUPLICATE_q  & ((\plat|nios2_gen2_0|cpu|D_iw [4]) # (\plat|nios2_gen2_0|cpu|D_iw [3])))) ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|D_iw [3]),
	.datab(!\plat|nios2_gen2_0|cpu|D_iw [4]),
	.datac(!\plat|nios2_gen2_0|cpu|D_iw [0]),
	.datad(!\plat|nios2_gen2_0|cpu|D_iw[1]~DUPLICATE_q ),
	.datae(!\plat|nios2_gen2_0|cpu|D_iw [2]),
	.dataf(!\plat|nios2_gen2_0|cpu|D_iw[5]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|D_ctrl_exception~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|D_ctrl_exception~4 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|D_ctrl_exception~4 .lut_mask = 64'h07E0000000000000;
defparam \plat|nios2_gen2_0|cpu|D_ctrl_exception~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y4_N54
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|D_ctrl_exception~5 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|D_ctrl_exception~5_combout  = ( \plat|nios2_gen2_0|cpu|D_iw [4] & ( \plat|nios2_gen2_0|cpu|D_iw [0] & ( (!\plat|nios2_gen2_0|cpu|D_iw [1] & (\plat|nios2_gen2_0|cpu|D_iw [5] & ((!\plat|nios2_gen2_0|cpu|D_iw [2]) # 
// (\plat|nios2_gen2_0|cpu|D_iw[3]~DUPLICATE_q )))) ) ) ) # ( \plat|nios2_gen2_0|cpu|D_iw [4] & ( !\plat|nios2_gen2_0|cpu|D_iw [0] & ( (\plat|nios2_gen2_0|cpu|D_iw [5] & (\plat|nios2_gen2_0|cpu|D_iw[3]~DUPLICATE_q  & (!\plat|nios2_gen2_0|cpu|D_iw [1] $ 
// (\plat|nios2_gen2_0|cpu|D_iw [2])))) ) ) ) # ( !\plat|nios2_gen2_0|cpu|D_iw [4] & ( !\plat|nios2_gen2_0|cpu|D_iw [0] & ( (\plat|nios2_gen2_0|cpu|D_iw [1] & (\plat|nios2_gen2_0|cpu|D_iw [5] & (\plat|nios2_gen2_0|cpu|D_iw[3]~DUPLICATE_q  & 
// !\plat|nios2_gen2_0|cpu|D_iw [2]))) ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|D_iw [1]),
	.datab(!\plat|nios2_gen2_0|cpu|D_iw [5]),
	.datac(!\plat|nios2_gen2_0|cpu|D_iw[3]~DUPLICATE_q ),
	.datad(!\plat|nios2_gen2_0|cpu|D_iw [2]),
	.datae(!\plat|nios2_gen2_0|cpu|D_iw [4]),
	.dataf(!\plat|nios2_gen2_0|cpu|D_iw [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|D_ctrl_exception~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|D_ctrl_exception~5 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|D_ctrl_exception~5 .lut_mask = 64'h0100020100002202;
defparam \plat|nios2_gen2_0|cpu|D_ctrl_exception~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y4_N24
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|Equal0~8 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|Equal0~8_combout  = ( !\plat|nios2_gen2_0|cpu|D_iw [4] & ( !\plat|nios2_gen2_0|cpu|D_iw [3] & ( (!\plat|nios2_gen2_0|cpu|D_iw [0] & (!\plat|nios2_gen2_0|cpu|D_iw[1]~DUPLICATE_q  & (\plat|nios2_gen2_0|cpu|D_iw[5]~DUPLICATE_q  & 
// \plat|nios2_gen2_0|cpu|D_iw [2]))) ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|D_iw [0]),
	.datab(!\plat|nios2_gen2_0|cpu|D_iw[1]~DUPLICATE_q ),
	.datac(!\plat|nios2_gen2_0|cpu|D_iw[5]~DUPLICATE_q ),
	.datad(!\plat|nios2_gen2_0|cpu|D_iw [2]),
	.datae(!\plat|nios2_gen2_0|cpu|D_iw [4]),
	.dataf(!\plat|nios2_gen2_0|cpu|D_iw [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|Equal0~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|Equal0~8 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|Equal0~8 .lut_mask = 64'h0008000000000000;
defparam \plat|nios2_gen2_0|cpu|Equal0~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y4_N12
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|D_ctrl_exception~0 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|D_ctrl_exception~0_combout  = ( !\plat|nios2_gen2_0|cpu|D_ctrl_exception~5_combout  & ( !\plat|nios2_gen2_0|cpu|Equal0~8_combout  & ( (!\plat|nios2_gen2_0|cpu|Equal0~9_combout  & (!\plat|nios2_gen2_0|cpu|D_ctrl_exception~3_combout  
// & !\plat|nios2_gen2_0|cpu|D_ctrl_exception~4_combout )) ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|Equal0~9_combout ),
	.datab(gnd),
	.datac(!\plat|nios2_gen2_0|cpu|D_ctrl_exception~3_combout ),
	.datad(!\plat|nios2_gen2_0|cpu|D_ctrl_exception~4_combout ),
	.datae(!\plat|nios2_gen2_0|cpu|D_ctrl_exception~5_combout ),
	.dataf(!\plat|nios2_gen2_0|cpu|Equal0~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|D_ctrl_exception~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|D_ctrl_exception~0 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|D_ctrl_exception~0 .lut_mask = 64'hA000000000000000;
defparam \plat|nios2_gen2_0|cpu|D_ctrl_exception~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y3_N3
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~2 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~2_combout  = ( \plat|nios2_gen2_0|cpu|D_iw [15] & ( \plat|nios2_gen2_0|cpu|D_iw [13] & ( (!\plat|nios2_gen2_0|cpu|D_iw[11]~DUPLICATE_q  & ((!\plat|nios2_gen2_0|cpu|D_iw [14] & 
// (!\plat|nios2_gen2_0|cpu|D_iw [12] & !\plat|nios2_gen2_0|cpu|D_iw [16])) # (\plat|nios2_gen2_0|cpu|D_iw [14] & ((\plat|nios2_gen2_0|cpu|D_iw [16]))))) # (\plat|nios2_gen2_0|cpu|D_iw[11]~DUPLICATE_q  & (((!\plat|nios2_gen2_0|cpu|D_iw [14])) # 
// (\plat|nios2_gen2_0|cpu|D_iw [12]))) ) ) ) # ( !\plat|nios2_gen2_0|cpu|D_iw [15] & ( \plat|nios2_gen2_0|cpu|D_iw [13] & ( (\plat|nios2_gen2_0|cpu|D_iw[11]~DUPLICATE_q  & (\plat|nios2_gen2_0|cpu|D_iw [12] & ((!\plat|nios2_gen2_0|cpu|D_iw [16]) # 
// (\plat|nios2_gen2_0|cpu|D_iw [14])))) ) ) ) # ( \plat|nios2_gen2_0|cpu|D_iw [15] & ( !\plat|nios2_gen2_0|cpu|D_iw [13] & ( (!\plat|nios2_gen2_0|cpu|D_iw [12] & ((!\plat|nios2_gen2_0|cpu|D_iw[11]~DUPLICATE_q  & (\plat|nios2_gen2_0|cpu|D_iw [14] & 
// \plat|nios2_gen2_0|cpu|D_iw [16])) # (\plat|nios2_gen2_0|cpu|D_iw[11]~DUPLICATE_q  & ((!\plat|nios2_gen2_0|cpu|D_iw [16]))))) # (\plat|nios2_gen2_0|cpu|D_iw [12] & (((!\plat|nios2_gen2_0|cpu|D_iw [14] & \plat|nios2_gen2_0|cpu|D_iw [16])))) ) ) ) # ( 
// !\plat|nios2_gen2_0|cpu|D_iw [15] & ( !\plat|nios2_gen2_0|cpu|D_iw [13] & ( (!\plat|nios2_gen2_0|cpu|D_iw[11]~DUPLICATE_q  & (!\plat|nios2_gen2_0|cpu|D_iw [12] $ (((\plat|nios2_gen2_0|cpu|D_iw [16]) # (\plat|nios2_gen2_0|cpu|D_iw [14]))))) # 
// (\plat|nios2_gen2_0|cpu|D_iw[11]~DUPLICATE_q  & (\plat|nios2_gen2_0|cpu|D_iw [16] & ((!\plat|nios2_gen2_0|cpu|D_iw [14]) # (\plat|nios2_gen2_0|cpu|D_iw [12])))) ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|D_iw[11]~DUPLICATE_q ),
	.datab(!\plat|nios2_gen2_0|cpu|D_iw [12]),
	.datac(!\plat|nios2_gen2_0|cpu|D_iw [14]),
	.datad(!\plat|nios2_gen2_0|cpu|D_iw [16]),
	.datae(!\plat|nios2_gen2_0|cpu|D_iw [15]),
	.dataf(!\plat|nios2_gen2_0|cpu|D_iw [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~2 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~2 .lut_mask = 64'h827344381101D15B;
defparam \plat|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y3_N16
dffeas \plat|nios2_gen2_0|cpu|D_iw[13]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|F_iw~4_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\plat|nios2_gen2_0|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|D_iw[13]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|D_iw[13]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|D_iw[13]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y3_N55
dffeas \plat|nios2_gen2_0|cpu|D_iw[16]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|F_iw~7_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\plat|nios2_gen2_0|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|D_iw[16]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|D_iw[16]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|D_iw[16]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y5_N45
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~1 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~1_combout  = ( \plat|nios2_gen2_0|cpu|D_iw[16]~DUPLICATE_q  & ( \plat|nios2_gen2_0|cpu|D_iw[11]~DUPLICATE_q  & ( (!\plat|nios2_gen2_0|cpu|D_iw [15] & (!\plat|nios2_gen2_0|cpu|D_iw [14] & 
// \plat|nios2_gen2_0|cpu|D_iw[13]~DUPLICATE_q )) ) ) ) # ( \plat|nios2_gen2_0|cpu|D_iw[16]~DUPLICATE_q  & ( !\plat|nios2_gen2_0|cpu|D_iw[11]~DUPLICATE_q  & ( (!\plat|nios2_gen2_0|cpu|D_iw [15] & (!\plat|nios2_gen2_0|cpu|D_iw[12]~DUPLICATE_q  & 
// \plat|nios2_gen2_0|cpu|D_iw[13]~DUPLICATE_q )) ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|D_iw [15]),
	.datab(!\plat|nios2_gen2_0|cpu|D_iw[12]~DUPLICATE_q ),
	.datac(!\plat|nios2_gen2_0|cpu|D_iw [14]),
	.datad(!\plat|nios2_gen2_0|cpu|D_iw[13]~DUPLICATE_q ),
	.datae(!\plat|nios2_gen2_0|cpu|D_iw[16]~DUPLICATE_q ),
	.dataf(!\plat|nios2_gen2_0|cpu|D_iw[11]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~1 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~1 .lut_mask = 64'h00000088000000A0;
defparam \plat|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y4_N48
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|D_ctrl_b_is_dst~0 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|D_ctrl_b_is_dst~0_combout  = ( \plat|nios2_gen2_0|cpu|D_iw [5] & ( \plat|nios2_gen2_0|cpu|D_iw[3]~DUPLICATE_q  & ( (!\plat|nios2_gen2_0|cpu|D_iw [1] & (!\plat|nios2_gen2_0|cpu|D_iw [0] & ((!\plat|nios2_gen2_0|cpu|D_iw [4]) # 
// (\plat|nios2_gen2_0|cpu|D_iw [2])))) # (\plat|nios2_gen2_0|cpu|D_iw [1] & (\plat|nios2_gen2_0|cpu|D_iw [0] & ((!\plat|nios2_gen2_0|cpu|D_iw [2]) # (!\plat|nios2_gen2_0|cpu|D_iw [4])))) ) ) ) # ( !\plat|nios2_gen2_0|cpu|D_iw [5] & ( 
// \plat|nios2_gen2_0|cpu|D_iw[3]~DUPLICATE_q  & ( (!\plat|nios2_gen2_0|cpu|D_iw [1] & (((!\plat|nios2_gen2_0|cpu|D_iw [0])))) # (\plat|nios2_gen2_0|cpu|D_iw [1] & (\plat|nios2_gen2_0|cpu|D_iw [0] & ((!\plat|nios2_gen2_0|cpu|D_iw [2]) # 
// (!\plat|nios2_gen2_0|cpu|D_iw [4])))) ) ) ) # ( \plat|nios2_gen2_0|cpu|D_iw [5] & ( !\plat|nios2_gen2_0|cpu|D_iw[3]~DUPLICATE_q  & ( (!\plat|nios2_gen2_0|cpu|D_iw [1] & (!\plat|nios2_gen2_0|cpu|D_iw [0] & ((!\plat|nios2_gen2_0|cpu|D_iw [2]) # 
// (\plat|nios2_gen2_0|cpu|D_iw [4])))) # (\plat|nios2_gen2_0|cpu|D_iw [1] & (((\plat|nios2_gen2_0|cpu|D_iw [0])))) ) ) ) # ( !\plat|nios2_gen2_0|cpu|D_iw [5] & ( !\plat|nios2_gen2_0|cpu|D_iw[3]~DUPLICATE_q  & ( (!\plat|nios2_gen2_0|cpu|D_iw [1] & 
// ((!\plat|nios2_gen2_0|cpu|D_iw [0]) # ((!\plat|nios2_gen2_0|cpu|D_iw [2] & !\plat|nios2_gen2_0|cpu|D_iw [4])))) # (\plat|nios2_gen2_0|cpu|D_iw [1] & (((\plat|nios2_gen2_0|cpu|D_iw [0])))) ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|D_iw [1]),
	.datab(!\plat|nios2_gen2_0|cpu|D_iw [2]),
	.datac(!\plat|nios2_gen2_0|cpu|D_iw [0]),
	.datad(!\plat|nios2_gen2_0|cpu|D_iw [4]),
	.datae(!\plat|nios2_gen2_0|cpu|D_iw [5]),
	.dataf(!\plat|nios2_gen2_0|cpu|D_iw[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|D_ctrl_b_is_dst~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|D_ctrl_b_is_dst~0 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|D_ctrl_b_is_dst~0 .lut_mask = 64'hADA585A5A5A4A524;
defparam \plat|nios2_gen2_0|cpu|D_ctrl_b_is_dst~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X69_Y4_N0
cyclonev_ram_block \plat|rom_0|the_altsyncram|auto_generated|ram_block1a0 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\plat|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portaaddr({\plat|nios2_gen2_0|cpu|F_pc [9],\plat|nios2_gen2_0|cpu|F_pc [8],\plat|nios2_gen2_0|cpu|F_pc [7],\plat|nios2_gen2_0|cpu|F_pc [6],\plat|nios2_gen2_0|cpu|F_pc [5],\plat|nios2_gen2_0|cpu|F_pc [4],\plat|nios2_gen2_0|cpu|F_pc [3],\plat|nios2_gen2_0|cpu|F_pc [2],
\plat|nios2_gen2_0|cpu|F_pc[1]~DUPLICATE_q ,\plat|nios2_gen2_0|cpu|F_pc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(10'b0000000000),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\plat|rom_0|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a0 .clk0_input_clock_enable = "ena0";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a0 .init_file = "platform_rom_0.hex";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a0 .logical_ram_name = "platform:plat|platform_rom_0:rom_0|altsyncram:the_altsyncram|altsyncram_ubm1:auto_generated|ALTSYNCRAM";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a0 .operation_mode = "single_port";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a0 .port_a_address_width = 10;
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a0 .port_a_data_width = 10;
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a0 .port_a_last_address = 1023;
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 1024;
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "dont_care";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a0 .port_b_address_width = 10;
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a0 .port_b_data_width = 10;
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a0 .mem_init4 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a0 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a0 .mem_init2 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000F";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a0 .mem_init1 = "FC06394641E8E31E81A1F81A0681A0681A0681A1309A1501E120840681A0681AD93F706844003F5D9001D93F725CB735C00003F506B6400764FDC000009A310D4298A4210B425000268C4350A6290842D0940009A310D4298A4213F52D094D901A110060001AD9217FDC1A000063D4D51E8441501A0685A1101A857F5D901E1201A0687A2E8440681A0681A068572D49A2E8971101A168440681A0681A068572D49A2E8971101A1684406801018640681A0681E068BA2D81A018961E8C42E81601806190C40588E068061901A0681A0781A0687A2E8B6068062587A110BA0580601864110162381A0181A018E42681A168060781A2E8B6068062587A310BA018";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a0 .mem_init0 = "06190C4238642E80E0681A05806068063909A0685A0181E0681A1E8BA2D81A018961E8442E806018641108E1901A3F0BA0381A0580615444003F50681A3101A054D4D900615C1A0545515C1E1601AD93F705455003F52936425C1E15C150785015C551101515C1E140571544405457078501544415C06000001D844054661D07415054D5354DD3740681A0681A2101A0181A15C061101A06B6485FF70781A068971DC5A068061E86406A048501A857F5D93DAD91F775DB765D7755D3745CF735CB725C7715C3706BF7EDCB77D5E40780021057ED406000060184C069F5790B57D5D56D5955D5554D515068F5354B52547515435FD76400000000000001A0D034";
// synopsys translate_on

// Location: FF_X70_Y4_N38
dffeas \plat|nios2_gen2_0|cpu|D_iw[22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|rom_0|the_altsyncram|auto_generated|q_a [22]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|nios2_gen2_0|cpu|intr_req~combout ),
	.sload(vcc),
	.ena(\plat|nios2_gen2_0|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|D_iw [22]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|D_iw[22] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|D_iw[22] .power_up = "low";
// synopsys translate_on

// Location: M10K_X69_Y2_N0
cyclonev_ram_block \plat|rom_0|the_altsyncram|auto_generated|ram_block1a6 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\plat|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portaaddr({\plat|nios2_gen2_0|cpu|F_pc [9],\plat|nios2_gen2_0|cpu|F_pc [8],\plat|nios2_gen2_0|cpu|F_pc[7]~DUPLICATE_q ,\plat|nios2_gen2_0|cpu|F_pc [6],\plat|nios2_gen2_0|cpu|F_pc [5],\plat|nios2_gen2_0|cpu|F_pc [4],\plat|nios2_gen2_0|cpu|F_pc [3],\plat|nios2_gen2_0|cpu|F_pc [2],
\plat|nios2_gen2_0|cpu|F_pc[1]~DUPLICATE_q ,\plat|nios2_gen2_0|cpu|F_pc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(10'b0000000000),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\plat|rom_0|the_altsyncram|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a6 .clk0_input_clock_enable = "ena0";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a6 .init_file = "platform_rom_0.hex";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a6 .logical_ram_name = "platform:plat|platform_rom_0:rom_0|altsyncram:the_altsyncram|altsyncram_ubm1:auto_generated|ALTSYNCRAM";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a6 .operation_mode = "single_port";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a6 .port_a_address_width = 10;
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a6 .port_a_data_width = 10;
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a6 .port_a_last_address = 1023;
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 1024;
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a6 .port_a_logical_ram_width = 32;
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "dont_care";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a6 .port_b_address_width = 10;
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a6 .port_b_data_width = 10;
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a6 .ram_block_type = "M20K";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a6 .mem_init4 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a6 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a6 .mem_init2 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000F";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a6 .mem_init1 = "FC7C8018144380A7380C000C8238000F80023804050811D008027EE0380E03806018040001005807F00360180501405000100580041FC00D806000200F18C2000802808200000003C630000200A02000000000F18C20008028082180000007F3801F87C00F8060180600000070040100421080028F400081F840601807F100A0380421084200103F800218040D4050294451401F9006207E033800218040D405029445140005006207E030031F001E0208E01FCA55084018D602FC6337FA5280C000000400A02808207C00780023807F29563508C630002180BF18C5FE94A01000000100280A02181F2081F00104380023807F2954210063580BF18CDFE94C00";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a6 .mem_init0 = "0000400A0001052808201C8007C0207C00410E0008E01FCA558D42318C0008602FC6317FA5100000010028000618E0414A001C8007C040030018004014C001C600007F07C50380040105010040780601800401000580001FC50100041404010050140405405010040140501015014040100501015007C008015F1004010062000420005200064000E00081E1001FC18402145007C4058DE0180601809F0107F1004000842E80850010200800010601807F2806018060180601806018060180601806018060180A058060180602FC40003BF2FC6000000E004028104180BF1806018060180601806018005580601806018060180601FC00000000000008020000";
// synopsys translate_on

// Location: LABCELL_X70_Y4_N33
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|F_iw~10 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|F_iw~10_combout  = ( \plat|rom_0|the_altsyncram|auto_generated|q_a [17] ) # ( !\plat|rom_0|the_altsyncram|auto_generated|q_a [17] & ( \plat|nios2_gen2_0|cpu|intr_req~combout  ) )

	.dataa(!\plat|nios2_gen2_0|cpu|intr_req~combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|rom_0|the_altsyncram|auto_generated|q_a [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|F_iw~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|F_iw~10 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|F_iw~10 .lut_mask = 64'h55555555FFFFFFFF;
defparam \plat|nios2_gen2_0|cpu|F_iw~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y4_N35
dffeas \plat|nios2_gen2_0|cpu|D_iw[17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|F_iw~10_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\plat|nios2_gen2_0|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|D_iw [17]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|D_iw[17] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|D_iw[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y4_N36
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|D_dst_regnum[0]~8 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|D_dst_regnum[0]~8_combout  = ( \plat|nios2_gen2_0|cpu|D_iw [17] & ( (!\plat|nios2_gen2_0|cpu|D_ctrl_b_is_dst~0_combout ) # (\plat|nios2_gen2_0|cpu|D_iw [22]) ) ) # ( !\plat|nios2_gen2_0|cpu|D_iw [17] & ( 
// (\plat|nios2_gen2_0|cpu|D_ctrl_b_is_dst~0_combout  & \plat|nios2_gen2_0|cpu|D_iw [22]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|nios2_gen2_0|cpu|D_ctrl_b_is_dst~0_combout ),
	.datad(!\plat|nios2_gen2_0|cpu|D_iw [22]),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|D_iw [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|D_dst_regnum[0]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|D_dst_regnum[0]~8 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|D_dst_regnum[0]~8 .lut_mask = 64'h000F000FF0FFF0FF;
defparam \plat|nios2_gen2_0|cpu|D_dst_regnum[0]~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y4_N6
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|Equal0~7 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|Equal0~7_combout  = ( !\plat|nios2_gen2_0|cpu|D_iw[1]~DUPLICATE_q  & ( !\plat|nios2_gen2_0|cpu|D_iw [0] & ( (!\plat|nios2_gen2_0|cpu|D_iw [3] & (!\plat|nios2_gen2_0|cpu|D_iw [2] & (!\plat|nios2_gen2_0|cpu|D_iw[5]~DUPLICATE_q  & 
// !\plat|nios2_gen2_0|cpu|D_iw [4]))) ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|D_iw [3]),
	.datab(!\plat|nios2_gen2_0|cpu|D_iw [2]),
	.datac(!\plat|nios2_gen2_0|cpu|D_iw[5]~DUPLICATE_q ),
	.datad(!\plat|nios2_gen2_0|cpu|D_iw [4]),
	.datae(!\plat|nios2_gen2_0|cpu|D_iw[1]~DUPLICATE_q ),
	.dataf(!\plat|nios2_gen2_0|cpu|D_iw [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|Equal0~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|Equal0~7 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|Equal0~7 .lut_mask = 64'h8000000000000000;
defparam \plat|nios2_gen2_0|cpu|Equal0~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y4_N45
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|D_dst_regnum[0]~9 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|D_dst_regnum[0]~9_combout  = ( \plat|nios2_gen2_0|cpu|D_dst_regnum[0]~8_combout  & ( \plat|nios2_gen2_0|cpu|Equal0~7_combout  ) ) # ( !\plat|nios2_gen2_0|cpu|D_dst_regnum[0]~8_combout  & ( \plat|nios2_gen2_0|cpu|Equal0~7_combout  ) 
// ) # ( \plat|nios2_gen2_0|cpu|D_dst_regnum[0]~8_combout  & ( !\plat|nios2_gen2_0|cpu|Equal0~7_combout  ) ) # ( !\plat|nios2_gen2_0|cpu|D_dst_regnum[0]~8_combout  & ( !\plat|nios2_gen2_0|cpu|Equal0~7_combout  & ( 
// (!\plat|nios2_gen2_0|cpu|D_ctrl_exception~0_combout ) # ((\plat|nios2_gen2_0|cpu|Equal0~0_combout  & ((\plat|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~1_combout ) # (\plat|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~2_combout )))) ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|Equal0~0_combout ),
	.datab(!\plat|nios2_gen2_0|cpu|D_ctrl_exception~0_combout ),
	.datac(!\plat|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~2_combout ),
	.datad(!\plat|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~1_combout ),
	.datae(!\plat|nios2_gen2_0|cpu|D_dst_regnum[0]~8_combout ),
	.dataf(!\plat|nios2_gen2_0|cpu|Equal0~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|D_dst_regnum[0]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|D_dst_regnum[0]~9 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|D_dst_regnum[0]~9 .lut_mask = 64'hCDDDFFFFFFFFFFFF;
defparam \plat|nios2_gen2_0|cpu|D_dst_regnum[0]~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y4_N47
dffeas \plat|nios2_gen2_0|cpu|R_dst_regnum[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|D_dst_regnum[0]~9_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|R_dst_regnum [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|R_dst_regnum[0] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|R_dst_regnum[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y4_N8
dffeas \plat|nios2_gen2_0|cpu|D_iw[18]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|rom_0|the_altsyncram|auto_generated|q_a [18]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|nios2_gen2_0|cpu|intr_req~combout ),
	.sload(vcc),
	.ena(\plat|nios2_gen2_0|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|D_iw[18]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|D_iw[18]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|D_iw[18]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y4_N26
dffeas \plat|nios2_gen2_0|cpu|D_iw[23] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|rom_0|the_altsyncram|auto_generated|q_a [23]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|nios2_gen2_0|cpu|intr_req~combout ),
	.sload(vcc),
	.ena(\plat|nios2_gen2_0|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|D_iw [23]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|D_iw[23] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|D_iw[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y4_N30
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|D_dst_regnum[1]~0 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|D_dst_regnum[1]~0_combout  = ( \plat|nios2_gen2_0|cpu|D_ctrl_b_is_dst~0_combout  & ( \plat|nios2_gen2_0|cpu|D_iw [23] ) ) # ( !\plat|nios2_gen2_0|cpu|D_ctrl_b_is_dst~0_combout  & ( \plat|nios2_gen2_0|cpu|D_iw[18]~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(!\plat|nios2_gen2_0|cpu|D_iw[18]~DUPLICATE_q ),
	.datac(!\plat|nios2_gen2_0|cpu|D_iw [23]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|D_ctrl_b_is_dst~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|D_dst_regnum[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|D_dst_regnum[1]~0 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|D_dst_regnum[1]~0 .lut_mask = 64'h333333330F0F0F0F;
defparam \plat|nios2_gen2_0|cpu|D_dst_regnum[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y4_N9
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|D_dst_regnum[1]~1 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|D_dst_regnum[1]~1_combout  = ( \plat|nios2_gen2_0|cpu|Equal0~7_combout  & ( \plat|nios2_gen2_0|cpu|D_ctrl_exception~0_combout  ) ) # ( !\plat|nios2_gen2_0|cpu|Equal0~7_combout  & ( \plat|nios2_gen2_0|cpu|D_ctrl_exception~0_combout  
// & ( (\plat|nios2_gen2_0|cpu|D_dst_regnum[1]~0_combout  & ((!\plat|nios2_gen2_0|cpu|Equal0~0_combout ) # ((!\plat|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~2_combout  & !\plat|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~1_combout )))) ) ) ) # ( 
// \plat|nios2_gen2_0|cpu|Equal0~7_combout  & ( !\plat|nios2_gen2_0|cpu|D_ctrl_exception~0_combout  ) )

	.dataa(!\plat|nios2_gen2_0|cpu|Equal0~0_combout ),
	.datab(!\plat|nios2_gen2_0|cpu|D_dst_regnum[1]~0_combout ),
	.datac(!\plat|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~2_combout ),
	.datad(!\plat|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~1_combout ),
	.datae(!\plat|nios2_gen2_0|cpu|Equal0~7_combout ),
	.dataf(!\plat|nios2_gen2_0|cpu|D_ctrl_exception~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|D_dst_regnum[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|D_dst_regnum[1]~1 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|D_dst_regnum[1]~1 .lut_mask = 64'h0000FFFF3222FFFF;
defparam \plat|nios2_gen2_0|cpu|D_dst_regnum[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y6_N34
dffeas \plat|nios2_gen2_0|cpu|R_dst_regnum[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|nios2_gen2_0|cpu|D_dst_regnum[1]~1_combout ),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|R_dst_regnum [1]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|R_dst_regnum[1] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|R_dst_regnum[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y4_N57
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|F_iw~9 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|F_iw~9_combout  = ( \plat|rom_0|the_altsyncram|auto_generated|q_a [19] ) # ( !\plat|rom_0|the_altsyncram|auto_generated|q_a [19] & ( \plat|nios2_gen2_0|cpu|intr_req~combout  ) )

	.dataa(!\plat|nios2_gen2_0|cpu|intr_req~combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|rom_0|the_altsyncram|auto_generated|q_a [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|F_iw~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|F_iw~9 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|F_iw~9 .lut_mask = 64'h55555555FFFFFFFF;
defparam \plat|nios2_gen2_0|cpu|F_iw~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y4_N58
dffeas \plat|nios2_gen2_0|cpu|D_iw[19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|F_iw~9_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\plat|nios2_gen2_0|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|D_iw [19]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|D_iw[19] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|D_iw[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y4_N55
dffeas \plat|nios2_gen2_0|cpu|D_iw[24] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|rom_0|the_altsyncram|auto_generated|q_a [24]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|nios2_gen2_0|cpu|intr_req~combout ),
	.sload(vcc),
	.ena(\plat|nios2_gen2_0|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|D_iw [24]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|D_iw[24] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|D_iw[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y4_N54
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|D_dst_regnum[2]~6 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|D_dst_regnum[2]~6_combout  = ( \plat|nios2_gen2_0|cpu|D_ctrl_b_is_dst~0_combout  & ( \plat|nios2_gen2_0|cpu|D_iw [24] ) ) # ( !\plat|nios2_gen2_0|cpu|D_ctrl_b_is_dst~0_combout  & ( \plat|nios2_gen2_0|cpu|D_iw [19] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|nios2_gen2_0|cpu|D_iw [19]),
	.datad(!\plat|nios2_gen2_0|cpu|D_iw [24]),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|D_ctrl_b_is_dst~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|D_dst_regnum[2]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|D_dst_regnum[2]~6 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|D_dst_regnum[2]~6 .lut_mask = 64'h0F0F0F0F00FF00FF;
defparam \plat|nios2_gen2_0|cpu|D_dst_regnum[2]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y4_N27
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|D_dst_regnum[2]~7 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|D_dst_regnum[2]~7_combout  = ( \plat|nios2_gen2_0|cpu|D_dst_regnum[2]~6_combout  & ( \plat|nios2_gen2_0|cpu|Equal0~7_combout  ) ) # ( !\plat|nios2_gen2_0|cpu|D_dst_regnum[2]~6_combout  & ( \plat|nios2_gen2_0|cpu|Equal0~7_combout  ) 
// ) # ( \plat|nios2_gen2_0|cpu|D_dst_regnum[2]~6_combout  & ( !\plat|nios2_gen2_0|cpu|Equal0~7_combout  ) ) # ( !\plat|nios2_gen2_0|cpu|D_dst_regnum[2]~6_combout  & ( !\plat|nios2_gen2_0|cpu|Equal0~7_combout  & ( 
// (!\plat|nios2_gen2_0|cpu|D_ctrl_exception~0_combout ) # ((\plat|nios2_gen2_0|cpu|Equal0~0_combout  & ((\plat|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~2_combout ) # (\plat|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~1_combout )))) ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~1_combout ),
	.datab(!\plat|nios2_gen2_0|cpu|D_ctrl_exception~0_combout ),
	.datac(!\plat|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~2_combout ),
	.datad(!\plat|nios2_gen2_0|cpu|Equal0~0_combout ),
	.datae(!\plat|nios2_gen2_0|cpu|D_dst_regnum[2]~6_combout ),
	.dataf(!\plat|nios2_gen2_0|cpu|Equal0~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|D_dst_regnum[2]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|D_dst_regnum[2]~7 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|D_dst_regnum[2]~7 .lut_mask = 64'hCCDFFFFFFFFFFFFF;
defparam \plat|nios2_gen2_0|cpu|D_dst_regnum[2]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y4_N29
dffeas \plat|nios2_gen2_0|cpu|R_dst_regnum[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|D_dst_regnum[2]~7_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|R_dst_regnum [2]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|R_dst_regnum[2] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|R_dst_regnum[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y4_N3
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|F_iw~12 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|F_iw~12_combout  = ( \plat|rom_0|the_altsyncram|auto_generated|q_a [20] ) # ( !\plat|rom_0|the_altsyncram|auto_generated|q_a [20] & ( \plat|nios2_gen2_0|cpu|intr_req~combout  ) )

	.dataa(!\plat|nios2_gen2_0|cpu|intr_req~combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|rom_0|the_altsyncram|auto_generated|q_a [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|F_iw~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|F_iw~12 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|F_iw~12 .lut_mask = 64'h55555555FFFFFFFF;
defparam \plat|nios2_gen2_0|cpu|F_iw~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y4_N5
dffeas \plat|nios2_gen2_0|cpu|D_iw[20]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|F_iw~12_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\plat|nios2_gen2_0|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|D_iw[20]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|D_iw[20]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|D_iw[20]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y4_N2
dffeas \plat|nios2_gen2_0|cpu|D_iw[25] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|rom_0|the_altsyncram|auto_generated|q_a [25]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|nios2_gen2_0|cpu|intr_req~combout ),
	.sload(vcc),
	.ena(\plat|nios2_gen2_0|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|D_iw [25]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|D_iw[25] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|D_iw[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y4_N0
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|D_dst_regnum[3]~4 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|D_dst_regnum[3]~4_combout  = ( \plat|nios2_gen2_0|cpu|D_ctrl_b_is_dst~0_combout  & ( \plat|nios2_gen2_0|cpu|D_iw [25] ) ) # ( !\plat|nios2_gen2_0|cpu|D_ctrl_b_is_dst~0_combout  & ( \plat|nios2_gen2_0|cpu|D_iw[20]~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|nios2_gen2_0|cpu|D_iw[20]~DUPLICATE_q ),
	.datad(!\plat|nios2_gen2_0|cpu|D_iw [25]),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|D_ctrl_b_is_dst~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|D_dst_regnum[3]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|D_dst_regnum[3]~4 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|D_dst_regnum[3]~4 .lut_mask = 64'h0F0F0F0F00FF00FF;
defparam \plat|nios2_gen2_0|cpu|D_dst_regnum[3]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y4_N42
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|D_dst_regnum[3]~5 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|D_dst_regnum[3]~5_combout  = ( \plat|nios2_gen2_0|cpu|Equal0~7_combout  & ( \plat|nios2_gen2_0|cpu|D_dst_regnum[3]~4_combout  ) ) # ( !\plat|nios2_gen2_0|cpu|Equal0~7_combout  & ( \plat|nios2_gen2_0|cpu|D_dst_regnum[3]~4_combout  ) 
// ) # ( \plat|nios2_gen2_0|cpu|Equal0~7_combout  & ( !\plat|nios2_gen2_0|cpu|D_dst_regnum[3]~4_combout  ) ) # ( !\plat|nios2_gen2_0|cpu|Equal0~7_combout  & ( !\plat|nios2_gen2_0|cpu|D_dst_regnum[3]~4_combout  & ( 
// (!\plat|nios2_gen2_0|cpu|D_ctrl_exception~0_combout ) # ((\plat|nios2_gen2_0|cpu|Equal0~0_combout  & ((\plat|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~2_combout ) # (\plat|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~1_combout )))) ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|Equal0~0_combout ),
	.datab(!\plat|nios2_gen2_0|cpu|D_ctrl_exception~0_combout ),
	.datac(!\plat|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~1_combout ),
	.datad(!\plat|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~2_combout ),
	.datae(!\plat|nios2_gen2_0|cpu|Equal0~7_combout ),
	.dataf(!\plat|nios2_gen2_0|cpu|D_dst_regnum[3]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|D_dst_regnum[3]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|D_dst_regnum[3]~5 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|D_dst_regnum[3]~5 .lut_mask = 64'hCDDDFFFFFFFFFFFF;
defparam \plat|nios2_gen2_0|cpu|D_dst_regnum[3]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y4_N44
dffeas \plat|nios2_gen2_0|cpu|R_dst_regnum[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|D_dst_regnum[3]~5_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|R_dst_regnum [3]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|R_dst_regnum[3] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|R_dst_regnum[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y3_N24
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|F_iw~11 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|F_iw~11_combout  = ( \plat|rom_0|the_altsyncram|auto_generated|q_a [21] ) # ( !\plat|rom_0|the_altsyncram|auto_generated|q_a [21] & ( \plat|nios2_gen2_0|cpu|intr_req~combout  ) )

	.dataa(gnd),
	.datab(!\plat|nios2_gen2_0|cpu|intr_req~combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|rom_0|the_altsyncram|auto_generated|q_a [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|F_iw~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|F_iw~11 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|F_iw~11 .lut_mask = 64'h33333333FFFFFFFF;
defparam \plat|nios2_gen2_0|cpu|F_iw~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y3_N26
dffeas \plat|nios2_gen2_0|cpu|D_iw[21]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|F_iw~11_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\plat|nios2_gen2_0|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|D_iw[21]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|D_iw[21]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|D_iw[21]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y3_N37
dffeas \plat|nios2_gen2_0|cpu|D_iw[26] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|rom_0|the_altsyncram|auto_generated|q_a [26]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|nios2_gen2_0|cpu|intr_req~combout ),
	.sload(vcc),
	.ena(\plat|nios2_gen2_0|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|D_iw [26]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|D_iw[26] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|D_iw[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y3_N36
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|D_dst_regnum[4]~2 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|D_dst_regnum[4]~2_combout  = ( \plat|nios2_gen2_0|cpu|D_iw [26] & ( \plat|nios2_gen2_0|cpu|D_ctrl_b_is_dst~0_combout  ) ) # ( \plat|nios2_gen2_0|cpu|D_iw [26] & ( !\plat|nios2_gen2_0|cpu|D_ctrl_b_is_dst~0_combout  & ( 
// \plat|nios2_gen2_0|cpu|D_iw[21]~DUPLICATE_q  ) ) ) # ( !\plat|nios2_gen2_0|cpu|D_iw [26] & ( !\plat|nios2_gen2_0|cpu|D_ctrl_b_is_dst~0_combout  & ( \plat|nios2_gen2_0|cpu|D_iw[21]~DUPLICATE_q  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|nios2_gen2_0|cpu|D_iw[21]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\plat|nios2_gen2_0|cpu|D_iw [26]),
	.dataf(!\plat|nios2_gen2_0|cpu|D_ctrl_b_is_dst~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|D_dst_regnum[4]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|D_dst_regnum[4]~2 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|D_dst_regnum[4]~2 .lut_mask = 64'h0F0F0F0F0000FFFF;
defparam \plat|nios2_gen2_0|cpu|D_dst_regnum[4]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y4_N24
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|D_dst_regnum[4]~3 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|D_dst_regnum[4]~3_combout  = ( \plat|nios2_gen2_0|cpu|D_dst_regnum[4]~2_combout  & ( \plat|nios2_gen2_0|cpu|Equal0~7_combout  ) ) # ( !\plat|nios2_gen2_0|cpu|D_dst_regnum[4]~2_combout  & ( \plat|nios2_gen2_0|cpu|Equal0~7_combout  ) 
// ) # ( \plat|nios2_gen2_0|cpu|D_dst_regnum[4]~2_combout  & ( !\plat|nios2_gen2_0|cpu|Equal0~7_combout  ) ) # ( !\plat|nios2_gen2_0|cpu|D_dst_regnum[4]~2_combout  & ( !\plat|nios2_gen2_0|cpu|Equal0~7_combout  & ( 
// (!\plat|nios2_gen2_0|cpu|D_ctrl_exception~0_combout ) # ((\plat|nios2_gen2_0|cpu|Equal0~0_combout  & ((\plat|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~2_combout ) # (\plat|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~1_combout )))) ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~1_combout ),
	.datab(!\plat|nios2_gen2_0|cpu|D_ctrl_exception~0_combout ),
	.datac(!\plat|nios2_gen2_0|cpu|Equal0~0_combout ),
	.datad(!\plat|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~2_combout ),
	.datae(!\plat|nios2_gen2_0|cpu|D_dst_regnum[4]~2_combout ),
	.dataf(!\plat|nios2_gen2_0|cpu|Equal0~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|D_dst_regnum[4]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|D_dst_regnum[4]~3 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|D_dst_regnum[4]~3 .lut_mask = 64'hCDCFFFFFFFFFFFFF;
defparam \plat|nios2_gen2_0|cpu|D_dst_regnum[4]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y4_N26
dffeas \plat|nios2_gen2_0|cpu|R_dst_regnum[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|D_dst_regnum[4]~3_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|R_dst_regnum [4]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|R_dst_regnum[4] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|R_dst_regnum[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y4_N28
dffeas \plat|nios2_gen2_0|cpu|D_iw[27] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|rom_0|the_altsyncram|auto_generated|q_a [27]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|nios2_gen2_0|cpu|intr_req~combout ),
	.sload(vcc),
	.ena(\plat|nios2_gen2_0|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|D_iw [27]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|D_iw[27] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|D_iw[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y3_N9
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|D_iw[28]~feeder (
// Equation(s):
// \plat|nios2_gen2_0|cpu|D_iw[28]~feeder_combout  = ( \plat|rom_0|the_altsyncram|auto_generated|q_a [28] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|rom_0|the_altsyncram|auto_generated|q_a [28]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|D_iw[28]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|D_iw[28]~feeder .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|D_iw[28]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \plat|nios2_gen2_0|cpu|D_iw[28]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y3_N10
dffeas \plat|nios2_gen2_0|cpu|D_iw[28] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|D_iw[28]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|nios2_gen2_0|cpu|intr_req~combout ),
	.sload(gnd),
	.ena(\plat|nios2_gen2_0|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|D_iw [28]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|D_iw[28] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|D_iw[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y4_N4
dffeas \plat|nios2_gen2_0|cpu|D_iw[29] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|rom_0|the_altsyncram|auto_generated|q_a [29]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|nios2_gen2_0|cpu|intr_req~combout ),
	.sload(vcc),
	.ena(\plat|nios2_gen2_0|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|D_iw [29]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|D_iw[29] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|D_iw[29] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y3_N51
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|F_pc_sel_nxt.10~1 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|F_pc_sel_nxt.10~1_combout  = ( \plat|nios2_gen2_0|cpu|F_pc_sel_nxt.10~0_combout  ) # ( !\plat|nios2_gen2_0|cpu|F_pc_sel_nxt.10~0_combout  & ( \plat|nios2_gen2_0|cpu|F_pc_sel_nxt~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\plat|nios2_gen2_0|cpu|F_pc_sel_nxt~0_combout ),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|F_pc_sel_nxt.10~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|F_pc_sel_nxt.10~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|F_pc_sel_nxt.10~1 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|F_pc_sel_nxt.10~1 .lut_mask = 64'h00FF00FFFFFFFFFF;
defparam \plat|nios2_gen2_0|cpu|F_pc_sel_nxt.10~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y3_N58
dffeas \plat|nios2_gen2_0|cpu|F_pc[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|F_pc[1]~feeder_combout ),
	.asdata(\plat|nios2_gen2_0|cpu|Add0~37_sumout ),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|nios2_gen2_0|cpu|F_pc_sel_nxt.10~0_combout ),
	.sload(\plat|nios2_gen2_0|cpu|F_pc_sel_nxt.10~1_combout ),
	.ena(\plat|nios2_gen2_0|cpu|W_valid~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|F_pc [1]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|F_pc[1] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|F_pc[1] .power_up = "low";
// synopsys translate_on

// Location: M10K_X76_Y4_N0
cyclonev_ram_block \plat|rom_0|the_altsyncram|auto_generated|ram_block1a30 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\plat|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\~GND~combout ,\~GND~combout }),
	.portaaddr({\plat|nios2_gen2_0|cpu|F_pc [9],\plat|nios2_gen2_0|cpu|F_pc [8],\plat|nios2_gen2_0|cpu|F_pc [7],\plat|nios2_gen2_0|cpu|F_pc [6],\plat|nios2_gen2_0|cpu|F_pc [5],\plat|nios2_gen2_0|cpu|F_pc [4],\plat|nios2_gen2_0|cpu|F_pc [3],\plat|nios2_gen2_0|cpu|F_pc [2],\plat|nios2_gen2_0|cpu|F_pc [1],
\plat|nios2_gen2_0|cpu|F_pc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(10'b0000000000),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\plat|rom_0|the_altsyncram|auto_generated|ram_block1a30_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a30 .clk0_core_clock_enable = "ena0";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a30 .clk0_input_clock_enable = "ena0";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a30 .init_file = "platform_rom_0.hex";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a30 .init_file_layout = "port_a";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a30 .logical_ram_name = "platform:plat|platform_rom_0:rom_0|altsyncram:the_altsyncram|altsyncram_ubm1:auto_generated|ALTSYNCRAM";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a30 .operation_mode = "single_port";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a30 .port_a_address_width = 10;
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a30 .port_a_byte_enable_clock = "none";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a30 .port_a_data_out_clear = "none";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a30 .port_a_data_out_clock = "none";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a30 .port_a_data_width = 10;
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a30 .port_a_first_bit_number = 30;
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a30 .port_a_last_address = 1023;
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 1024;
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a30 .port_a_logical_ram_width = 32;
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a30 .port_a_read_during_write_mode = "dont_care";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a30 .port_b_address_width = 10;
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a30 .port_b_data_width = 10;
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a30 .ram_block_type = "M20K";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a30 .mem_init4 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a30 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a30 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a30 .mem_init1 = "0C000000000000000030000000003000030000300000000000000000C0300C0300C03000000000300C0000C0300C0300C0000003000030000300C00000000000000000000000000000000000000000000000000000000000000000030000000C03000000000300C0300C0200000000000000000000000020000000C0300C0000003000000000000003000000000300C0000003000000000000003000000000300C00000030000000000000000000000C0000C00000000000000000000000000000000000000000000000000030000300000000000000000000000000000000000000000000000000000000000000003000000000000000000000000000000000";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a30 .mem_init0 = "000000000000000000000000000000000000000C00000000000000000000000000000000000000000000000000000000000000000000000000003000000000000C0000C0000C030000000C000000300C0300000000030000300C00000030000000C030000300C000000300C0000C030000000C0000C00000000000000000000000000000C0000C0000C0000000000000000000C000000000C0300C030000000000000020000000000000020000000C0300C0300C0300C0300C0300C0300C0300C0300C0300C030000300C0300C030000000C0300C0000000000000000300C0300C0300C0300C0300C030000300C0300C0300C0300C0300000000000000000000";
// synopsys translate_on

// Location: FF_X74_Y4_N40
dffeas \plat|nios2_gen2_0|cpu|D_iw[30] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|rom_0|the_altsyncram|auto_generated|q_a [30]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|nios2_gen2_0|cpu|intr_req~combout ),
	.sload(vcc),
	.ena(\plat|nios2_gen2_0|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|D_iw [30]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|D_iw[30] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|D_iw[30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y4_N39
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|D_iw[31]~feeder (
// Equation(s):
// \plat|nios2_gen2_0|cpu|D_iw[31]~feeder_combout  = ( \plat|rom_0|the_altsyncram|auto_generated|q_a [31] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|rom_0|the_altsyncram|auto_generated|q_a [31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|D_iw[31]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|D_iw[31]~feeder .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|D_iw[31]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \plat|nios2_gen2_0|cpu|D_iw[31]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y4_N40
dffeas \plat|nios2_gen2_0|cpu|D_iw[31] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|D_iw[31]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|nios2_gen2_0|cpu|intr_req~combout ),
	.sload(gnd),
	.ena(\plat|nios2_gen2_0|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|D_iw [31]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|D_iw[31] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|D_iw[31] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X8_Y0_N35
cyclonev_io_ibuf \switch[1]~input (
	.i(switch[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\switch[1]~input_o ));
// synopsys translate_off
defparam \switch[1]~input .bus_hold = "false";
defparam \switch[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X71_Y3_N6
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|D_ctrl_shift_rot~0 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|D_ctrl_shift_rot~0_combout  = ( !\plat|nios2_gen2_0|cpu|D_iw [13] & ( \plat|nios2_gen2_0|cpu|D_iw [15] & ( (\plat|nios2_gen2_0|cpu|D_iw[12]~DUPLICATE_q  & ((!\plat|nios2_gen2_0|cpu|D_iw[16]~DUPLICATE_q ) # 
// (\plat|nios2_gen2_0|cpu|D_iw [14]))) ) ) ) # ( !\plat|nios2_gen2_0|cpu|D_iw [13] & ( !\plat|nios2_gen2_0|cpu|D_iw [15] & ( (!\plat|nios2_gen2_0|cpu|D_iw[16]~DUPLICATE_q  & (\plat|nios2_gen2_0|cpu|D_iw[12]~DUPLICATE_q  & ((!\plat|nios2_gen2_0|cpu|D_iw 
// [14]) # (\plat|nios2_gen2_0|cpu|D_iw[11]~DUPLICATE_q )))) ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|D_iw[16]~DUPLICATE_q ),
	.datab(!\plat|nios2_gen2_0|cpu|D_iw[12]~DUPLICATE_q ),
	.datac(!\plat|nios2_gen2_0|cpu|D_iw [14]),
	.datad(!\plat|nios2_gen2_0|cpu|D_iw[11]~DUPLICATE_q ),
	.datae(!\plat|nios2_gen2_0|cpu|D_iw [13]),
	.dataf(!\plat|nios2_gen2_0|cpu|D_iw [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|D_ctrl_shift_rot~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|D_ctrl_shift_rot~0 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|D_ctrl_shift_rot~0 .lut_mask = 64'h2022000023230000;
defparam \plat|nios2_gen2_0|cpu|D_ctrl_shift_rot~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y5_N54
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|D_ctrl_shift_rot~1 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|D_ctrl_shift_rot~1_combout  = ( \plat|nios2_gen2_0|cpu|D_ctrl_shift_rot~0_combout  & ( \plat|nios2_gen2_0|cpu|Equal0~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\plat|nios2_gen2_0|cpu|D_ctrl_shift_rot~0_combout ),
	.dataf(!\plat|nios2_gen2_0|cpu|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|D_ctrl_shift_rot~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|D_ctrl_shift_rot~1 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|D_ctrl_shift_rot~1 .lut_mask = 64'h000000000000FFFF;
defparam \plat|nios2_gen2_0|cpu|D_ctrl_shift_rot~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y5_N55
dffeas \plat|nios2_gen2_0|cpu|R_ctrl_shift_rot (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|D_ctrl_shift_rot~1_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|R_ctrl_shift_rot .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|R_ctrl_shift_rot .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y3_N57
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|D_ctrl_shift_rot_right~0 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|D_ctrl_shift_rot_right~0_combout  = ( \plat|nios2_gen2_0|cpu|D_iw[16]~DUPLICATE_q  & ( (\plat|nios2_gen2_0|cpu|D_iw[12]~DUPLICATE_q  & \plat|nios2_gen2_0|cpu|D_iw [15]) ) ) # ( !\plat|nios2_gen2_0|cpu|D_iw[16]~DUPLICATE_q  & ( 
// (\plat|nios2_gen2_0|cpu|D_iw[12]~DUPLICATE_q  & ((\plat|nios2_gen2_0|cpu|D_iw [15]) # (\plat|nios2_gen2_0|cpu|D_iw[11]~DUPLICATE_q ))) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|D_iw[11]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\plat|nios2_gen2_0|cpu|D_iw[12]~DUPLICATE_q ),
	.datad(!\plat|nios2_gen2_0|cpu|D_iw [15]),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|D_iw[16]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|D_ctrl_shift_rot_right~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|D_ctrl_shift_rot_right~0 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|D_ctrl_shift_rot_right~0 .lut_mask = 64'h050F050F000F000F;
defparam \plat|nios2_gen2_0|cpu|D_ctrl_shift_rot_right~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y3_N54
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|D_ctrl_shift_rot_right~1 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|D_ctrl_shift_rot_right~1_combout  = ( \plat|nios2_gen2_0|cpu|D_ctrl_shift_rot_right~0_combout  & ( (\plat|nios2_gen2_0|cpu|Equal0~0_combout  & (!\plat|nios2_gen2_0|cpu|D_iw [13] & \plat|nios2_gen2_0|cpu|D_iw [14])) ) )

	.dataa(gnd),
	.datab(!\plat|nios2_gen2_0|cpu|Equal0~0_combout ),
	.datac(!\plat|nios2_gen2_0|cpu|D_iw [13]),
	.datad(!\plat|nios2_gen2_0|cpu|D_iw [14]),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|D_ctrl_shift_rot_right~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|D_ctrl_shift_rot_right~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|D_ctrl_shift_rot_right~1 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|D_ctrl_shift_rot_right~1 .lut_mask = 64'h0000000000300030;
defparam \plat|nios2_gen2_0|cpu|D_ctrl_shift_rot_right~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y3_N55
dffeas \plat|nios2_gen2_0|cpu|R_ctrl_shift_rot_right (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|D_ctrl_shift_rot_right~1_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|R_ctrl_shift_rot_right .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|R_ctrl_shift_rot_right .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y7_N13
dffeas \plat|nios2_gen2_0|cpu|E_src1[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|R_src1[8]~6_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_src1 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_src1[8] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_src1[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y4_N56
dffeas \plat|nios2_gen2_0|cpu|D_valid (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|nios2_gen2_0|cpu|F_valid~0_combout ),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|D_valid~q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|D_valid .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|D_valid .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y4_N41
dffeas \plat|nios2_gen2_0|cpu|R_valid (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|nios2_gen2_0|cpu|D_valid~q ),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|R_valid~q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|R_valid .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|R_valid .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y5_N53
dffeas \plat|nios2_gen2_0|cpu|E_new_inst (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|nios2_gen2_0|cpu|R_valid~q ),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_new_inst~q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_new_inst .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_new_inst .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y5_N35
dffeas \plat|nios2_gen2_0|cpu|E_shift_rot_result[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[8]~6_combout ),
	.asdata(\plat|nios2_gen2_0|cpu|E_src1 [8]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|nios2_gen2_0|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_shift_rot_result [8]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result[8] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y5_N37
dffeas \plat|nios2_gen2_0|cpu|E_shift_rot_result[9]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[9]~5_combout ),
	.asdata(\plat|nios2_gen2_0|cpu|E_src1 [9]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|nios2_gen2_0|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_shift_rot_result[9]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result[9]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result[9]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y6_N15
cyclonev_lcell_comb \plat|pio_leds_0|readdata[2] (
// Equation(s):
// \plat|pio_leds_0|readdata [2] = ( \plat|pio_leds_0|data_out [2] & ( (!\plat|nios2_gen2_0|cpu|W_alu_result[3]~DUPLICATE_q  & !\plat|nios2_gen2_0|cpu|W_alu_result[2]~DUPLICATE_q ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|W_alu_result[3]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\plat|nios2_gen2_0|cpu|W_alu_result[2]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|pio_leds_0|data_out [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|pio_leds_0|readdata [2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|pio_leds_0|readdata[2] .extended_lut = "off";
defparam \plat|pio_leds_0|readdata[2] .lut_mask = 64'h00000000A0A0A0A0;
defparam \plat|pio_leds_0|readdata[2] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y6_N16
dffeas \plat|mm_interconnect_0|pio_leds_0_s1_translator|av_readdata_pre[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|pio_leds_0|readdata [2]),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|pio_leds_0_s1_translator|av_readdata_pre [2]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_leds_0_s1_translator|av_readdata_pre[2] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|pio_leds_0_s1_translator|av_readdata_pre[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y7_N14
dffeas \plat|mm_interconnect_0|nios2_gen2_0_data_master_agent|hold_waitrequest~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|nios2_gen2_0_data_master_agent|hold_waitrequest~feeder_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|nios2_gen2_0_data_master_agent|hold_waitrequest~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|nios2_gen2_0_data_master_agent|hold_waitrequest~DUPLICATE .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|nios2_gen2_0_data_master_agent|hold_waitrequest~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y7_N54
cyclonev_lcell_comb \plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg~0 (
// Equation(s):
// \plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg~0_combout  = ( \plat|mm_interconnect_0|nios2_gen2_0_data_master_agent|hold_waitrequest~DUPLICATE_q  & ( \plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|uav_read~0_combout  ) )

	.dataa(gnd),
	.datab(!\plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|uav_read~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|mm_interconnect_0|nios2_gen2_0_data_master_agent|hold_waitrequest~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg~0 .extended_lut = "off";
defparam \plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg~0 .lut_mask = 64'h0000000033333333;
defparam \plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y7_N32
dffeas \plat|mm_interconnect_0|ram_0_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|ram_0_s1_agent_rsp_fifo|mem_used[1]~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|ram_0_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|ram_0_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|ram_0_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y7_N33
cyclonev_lcell_comb \plat|mm_interconnect_0|ram_0_s1_agent_rsp_fifo|mem_used[0]~1 (
// Equation(s):
// \plat|mm_interconnect_0|ram_0_s1_agent_rsp_fifo|mem_used[0]~1_combout  = ( \plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg~1_combout  & ( ((\plat|mm_interconnect_0|ram_0_s1_agent_rsp_fifo|mem_used [0] & 
// ((!\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ) # (\plat|mm_interconnect_0|ram_0_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q )))) # (\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg~0_combout ) ) ) # 
// ( !\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg~1_combout  & ( (\plat|mm_interconnect_0|ram_0_s1_agent_rsp_fifo|mem_used [0] & ((!\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ) # 
// (\plat|mm_interconnect_0|ram_0_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q ))) ) )

	.dataa(!\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg~0_combout ),
	.datab(!\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ),
	.datac(!\plat|mm_interconnect_0|ram_0_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q ),
	.datad(!\plat|mm_interconnect_0|ram_0_s1_agent_rsp_fifo|mem_used [0]),
	.datae(gnd),
	.dataf(!\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|ram_0_s1_agent_rsp_fifo|mem_used[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|ram_0_s1_agent_rsp_fifo|mem_used[0]~1 .extended_lut = "off";
defparam \plat|mm_interconnect_0|ram_0_s1_agent_rsp_fifo|mem_used[0]~1 .lut_mask = 64'h00CF00CF55DF55DF;
defparam \plat|mm_interconnect_0|ram_0_s1_agent_rsp_fifo|mem_used[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y7_N35
dffeas \plat|mm_interconnect_0|ram_0_s1_agent_rsp_fifo|mem_used[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|ram_0_s1_agent_rsp_fifo|mem_used[0]~1_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|ram_0_s1_agent_rsp_fifo|mem_used [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|ram_0_s1_agent_rsp_fifo|mem_used[0] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|ram_0_s1_agent_rsp_fifo|mem_used[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y7_N57
cyclonev_lcell_comb \plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|end_begintransfer~0 (
// Equation(s):
// \plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|end_begintransfer~0_combout  = ( \plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted~q  & ( (!\plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|uav_read~0_combout 
//  & !\plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|end_begintransfer~q ) ) ) # ( !\plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted~q  & ( 
// (!\plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|uav_read~0_combout  & (!\plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|end_begintransfer~q  & !\plat|nios2_gen2_0|cpu|d_write~q )) ) )

	.dataa(gnd),
	.datab(!\plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|uav_read~0_combout ),
	.datac(!\plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|end_begintransfer~q ),
	.datad(!\plat|nios2_gen2_0|cpu|d_write~q ),
	.datae(gnd),
	.dataf(!\plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|end_begintransfer~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|end_begintransfer~0 .extended_lut = "off";
defparam \plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|end_begintransfer~0 .lut_mask = 64'hC000C000C0C0C0C0;
defparam \plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|end_begintransfer~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y6_N26
dffeas \plat|mm_interconnect_0|pio_switch_0_s1_translator|wait_latency_counter[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|pio_switch_0_s1_translator|wait_latency_counter~2_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|pio_switch_0_s1_translator|wait_latency_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_switch_0_s1_translator|wait_latency_counter[0] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|pio_switch_0_s1_translator|wait_latency_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y5_N18
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~0 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~0_combout  = ( \plat|nios2_gen2_0|cpu|D_iw [4] & ( \plat|nios2_gen2_0|cpu|D_iw [2] & ( (\plat|nios2_gen2_0|cpu|D_iw[3]~DUPLICATE_q  & (!\plat|nios2_gen2_0|cpu|D_iw[5]~DUPLICATE_q  & 
// (\plat|nios2_gen2_0|cpu|D_iw[1]~DUPLICATE_q  & !\plat|nios2_gen2_0|cpu|D_iw [0]))) ) ) ) # ( !\plat|nios2_gen2_0|cpu|D_iw [4] & ( \plat|nios2_gen2_0|cpu|D_iw [2] & ( (!\plat|nios2_gen2_0|cpu|D_iw[3]~DUPLICATE_q  & 
// (\plat|nios2_gen2_0|cpu|D_iw[1]~DUPLICATE_q  & !\plat|nios2_gen2_0|cpu|D_iw [0])) ) ) ) # ( \plat|nios2_gen2_0|cpu|D_iw [4] & ( !\plat|nios2_gen2_0|cpu|D_iw [2] & ( (\plat|nios2_gen2_0|cpu|D_iw[3]~DUPLICATE_q  & 
// (!\plat|nios2_gen2_0|cpu|D_iw[5]~DUPLICATE_q  & (!\plat|nios2_gen2_0|cpu|D_iw[1]~DUPLICATE_q  & !\plat|nios2_gen2_0|cpu|D_iw [0]))) ) ) ) # ( !\plat|nios2_gen2_0|cpu|D_iw [4] & ( !\plat|nios2_gen2_0|cpu|D_iw [2] & ( 
// (!\plat|nios2_gen2_0|cpu|D_iw[3]~DUPLICATE_q  & (\plat|nios2_gen2_0|cpu|D_iw[5]~DUPLICATE_q  & (!\plat|nios2_gen2_0|cpu|D_iw[1]~DUPLICATE_q  & !\plat|nios2_gen2_0|cpu|D_iw [0]))) ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|D_iw[3]~DUPLICATE_q ),
	.datab(!\plat|nios2_gen2_0|cpu|D_iw[5]~DUPLICATE_q ),
	.datac(!\plat|nios2_gen2_0|cpu|D_iw[1]~DUPLICATE_q ),
	.datad(!\plat|nios2_gen2_0|cpu|D_iw [0]),
	.datae(!\plat|nios2_gen2_0|cpu|D_iw [4]),
	.dataf(!\plat|nios2_gen2_0|cpu|D_iw [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~0 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~0 .lut_mask = 64'h200040000A000400;
defparam \plat|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y8_N9
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|D_logic_op_raw[0]~1 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|D_logic_op_raw[0]~1_combout  = ( \plat|nios2_gen2_0|cpu|D_iw[3]~DUPLICATE_q  & ( (!\plat|nios2_gen2_0|cpu|Equal0~0_combout ) # (\plat|nios2_gen2_0|cpu|D_iw [14]) ) ) # ( !\plat|nios2_gen2_0|cpu|D_iw[3]~DUPLICATE_q  & ( 
// (\plat|nios2_gen2_0|cpu|Equal0~0_combout  & \plat|nios2_gen2_0|cpu|D_iw [14]) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|Equal0~0_combout ),
	.datab(gnd),
	.datac(!\plat|nios2_gen2_0|cpu|D_iw [14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|D_iw[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|D_logic_op_raw[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|D_logic_op_raw[0]~1 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|D_logic_op_raw[0]~1 .lut_mask = 64'h05050505AFAFAFAF;
defparam \plat|nios2_gen2_0|cpu|D_logic_op_raw[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y8_N6
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|D_logic_op[0]~1 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|D_logic_op[0]~1_combout  = ( \plat|nios2_gen2_0|cpu|D_logic_op_raw[0]~1_combout  ) # ( !\plat|nios2_gen2_0|cpu|D_logic_op_raw[0]~1_combout  & ( (((\plat|nios2_gen2_0|cpu|Equal0~0_combout  & 
// \plat|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~1_combout )) # (\plat|nios2_gen2_0|cpu|D_ctrl_alu_subtract~2_combout )) # (\plat|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~0_combout ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|Equal0~0_combout ),
	.datab(!\plat|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~1_combout ),
	.datac(!\plat|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~0_combout ),
	.datad(!\plat|nios2_gen2_0|cpu|D_ctrl_alu_subtract~2_combout ),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|D_logic_op_raw[0]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|D_logic_op[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|D_logic_op[0]~1 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|D_logic_op[0]~1 .lut_mask = 64'h1FFF1FFFFFFFFFFF;
defparam \plat|nios2_gen2_0|cpu|D_logic_op[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y8_N7
dffeas \plat|nios2_gen2_0|cpu|R_logic_op[0]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|D_logic_op[0]~1_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|R_logic_op[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|R_logic_op[0]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|R_logic_op[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y8_N53
dffeas \plat|nios2_gen2_0|cpu|R_logic_op[1]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|D_logic_op[1]~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|R_logic_op[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|R_logic_op[1]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|R_logic_op[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: M10K_X69_Y3_N0
cyclonev_ram_block \plat|rom_0|the_altsyncram|auto_generated|ram_block1a5 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\plat|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portaaddr({\plat|nios2_gen2_0|cpu|F_pc [9],\plat|nios2_gen2_0|cpu|F_pc [8],\plat|nios2_gen2_0|cpu|F_pc[7]~DUPLICATE_q ,\plat|nios2_gen2_0|cpu|F_pc [6],\plat|nios2_gen2_0|cpu|F_pc [5],\plat|nios2_gen2_0|cpu|F_pc [4],\plat|nios2_gen2_0|cpu|F_pc [3],\plat|nios2_gen2_0|cpu|F_pc [2],
\plat|nios2_gen2_0|cpu|F_pc[1]~DUPLICATE_q ,\plat|nios2_gen2_0|cpu|F_pc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(10'b0000000000),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\plat|rom_0|the_altsyncram|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a5 .clk0_input_clock_enable = "ena0";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a5 .init_file = "platform_rom_0.hex";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a5 .logical_ram_name = "platform:plat|platform_rom_0:rom_0|altsyncram:the_altsyncram|altsyncram_ubm1:auto_generated|ALTSYNCRAM";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a5 .operation_mode = "single_port";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a5 .port_a_address_width = 10;
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a5 .port_a_data_width = 10;
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a5 .port_a_last_address = 1023;
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 1024;
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a5 .port_a_logical_ram_width = 32;
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "dont_care";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a5 .port_b_address_width = 10;
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a5 .port_b_data_width = 10;
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a5 .ram_block_type = "M20K";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a5 .mem_init4 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a5 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a5 .mem_init2 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000F";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a5 .mem_init1 = "FFF000000C4400C445100B11C4451B8451C4451001B164008027FC144511445100800B840031800FF84A008000380C028C02F000C47FE30002000C031B91000010273200001004C6E44C000409040100040131B9100801027320000000401FF851FD3F2238510100000AE12200D00800C441200521B84E1FFA6100002FF02C04051604E14C40098451C46E1B8408020E10C408FFAE1387FE98451C46E1B8408021614C408002E1387FE98498FB00014711147F66879100DA1037F5C47FEC4408064040001009027C47E800051C4451FD1A168561E4405C4411FD711FFB110201D01000040280AF11FC311F3800E4451E4403FD9A1E440368417FDF11FFB11084";
defparam \plat|rom_0|the_altsyncram|auto_generated|ram_block1a5 .mem_init0 = "020001004C00E4402C47110BBF0C47C8003911479100FF4685A1587910171106FF7C47FEC442500800040130031100391013110D3FE00C0022002C471137B1100001FF3F60085100419010080005100800004191F0000CBFE01814044020083300802000040080807C040100001804021F50180001BFE2D8A6FEC02000072480100801000010000114711D04D1FFB1101F11043E0001211440400002FAA6374402003114841738400C44120066300002FF011098200781C0681805814048100380C0280801804B840009022093FE0102AFFBFE0900E0780501C0098C24FF8220801E0701A0601605012984100380C0280801804003DA0000000000000D130001";
// synopsys translate_on

// Location: FF_X71_Y4_N16
dffeas \plat|nios2_gen2_0|cpu|D_iw[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|rom_0|the_altsyncram|auto_generated|q_a [10]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|nios2_gen2_0|cpu|intr_req~combout ),
	.sload(vcc),
	.ena(\plat|nios2_gen2_0|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|D_iw [10]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|D_iw[10] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|D_iw[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y7_N28
dffeas \plat|mm_interconnect_0|pio_leds_0_s1_translator|read_latency_shift_reg[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|mm_interconnect_0|pio_leds_0_s1_translator|read_latency_shift_reg~0_combout ),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|pio_leds_0_s1_translator|read_latency_shift_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_leds_0_s1_translator|read_latency_shift_reg[0] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|pio_leds_0_s1_translator|read_latency_shift_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y5_N39
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|Equal62~4 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|Equal62~4_combout  = ( \plat|nios2_gen2_0|cpu|D_iw[13]~DUPLICATE_q  & ( !\plat|nios2_gen2_0|cpu|D_iw [14] & ( (\plat|nios2_gen2_0|cpu|D_iw[16]~DUPLICATE_q  & (\plat|nios2_gen2_0|cpu|D_iw[12]~DUPLICATE_q  & 
// (!\plat|nios2_gen2_0|cpu|D_iw [15] & !\plat|nios2_gen2_0|cpu|D_iw[11]~DUPLICATE_q ))) ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|D_iw[16]~DUPLICATE_q ),
	.datab(!\plat|nios2_gen2_0|cpu|D_iw[12]~DUPLICATE_q ),
	.datac(!\plat|nios2_gen2_0|cpu|D_iw [15]),
	.datad(!\plat|nios2_gen2_0|cpu|D_iw[11]~DUPLICATE_q ),
	.datae(!\plat|nios2_gen2_0|cpu|D_iw[13]~DUPLICATE_q ),
	.dataf(!\plat|nios2_gen2_0|cpu|D_iw [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|Equal62~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|Equal62~4 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|Equal62~4 .lut_mask = 64'h0000100000000000;
defparam \plat|nios2_gen2_0|cpu|Equal62~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y5_N30
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|D_op_rdctl (
// Equation(s):
// \plat|nios2_gen2_0|cpu|D_op_rdctl~combout  = (\plat|nios2_gen2_0|cpu|Equal0~0_combout  & \plat|nios2_gen2_0|cpu|Equal62~4_combout )

	.dataa(gnd),
	.datab(!\plat|nios2_gen2_0|cpu|Equal0~0_combout ),
	.datac(!\plat|nios2_gen2_0|cpu|Equal62~4_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|D_op_rdctl~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|D_op_rdctl .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|D_op_rdctl .lut_mask = 64'h0303030303030303;
defparam \plat|nios2_gen2_0|cpu|D_op_rdctl .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y5_N32
dffeas \plat|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|D_op_rdctl~combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~DUPLICATE .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y4_N36
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|D_ctrl_unsigned_lo_imm16~1 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|D_ctrl_unsigned_lo_imm16~1_combout  = ( !\plat|nios2_gen2_0|cpu|D_iw [2] & ( !\plat|nios2_gen2_0|cpu|D_iw [0] & ( (!\plat|nios2_gen2_0|cpu|D_iw[1]~DUPLICATE_q  & (\plat|nios2_gen2_0|cpu|D_iw[5]~DUPLICATE_q  & 
// (!\plat|nios2_gen2_0|cpu|D_iw [3] $ (!\plat|nios2_gen2_0|cpu|D_iw [4])))) ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|D_iw [3]),
	.datab(!\plat|nios2_gen2_0|cpu|D_iw[1]~DUPLICATE_q ),
	.datac(!\plat|nios2_gen2_0|cpu|D_iw[5]~DUPLICATE_q ),
	.datad(!\plat|nios2_gen2_0|cpu|D_iw [4]),
	.datae(!\plat|nios2_gen2_0|cpu|D_iw [2]),
	.dataf(!\plat|nios2_gen2_0|cpu|D_iw [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|D_ctrl_unsigned_lo_imm16~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|D_ctrl_unsigned_lo_imm16~1 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|D_ctrl_unsigned_lo_imm16~1 .lut_mask = 64'h0408000000000000;
defparam \plat|nios2_gen2_0|cpu|D_ctrl_unsigned_lo_imm16~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y2_N42
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|Equal62~6 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|Equal62~6_combout  = ( !\plat|nios2_gen2_0|cpu|D_iw[11]~DUPLICATE_q  & ( !\plat|nios2_gen2_0|cpu|D_iw[12]~DUPLICATE_q  & ( (!\plat|nios2_gen2_0|cpu|D_iw [14] & (\plat|nios2_gen2_0|cpu|D_iw [15] & 
// (!\plat|nios2_gen2_0|cpu|D_iw[13]~DUPLICATE_q  & \plat|nios2_gen2_0|cpu|D_iw[16]~DUPLICATE_q ))) ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|D_iw [14]),
	.datab(!\plat|nios2_gen2_0|cpu|D_iw [15]),
	.datac(!\plat|nios2_gen2_0|cpu|D_iw[13]~DUPLICATE_q ),
	.datad(!\plat|nios2_gen2_0|cpu|D_iw[16]~DUPLICATE_q ),
	.datae(!\plat|nios2_gen2_0|cpu|D_iw[11]~DUPLICATE_q ),
	.dataf(!\plat|nios2_gen2_0|cpu|D_iw[12]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|Equal62~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|Equal62~6 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|Equal62~6 .lut_mask = 64'h0020000000000000;
defparam \plat|nios2_gen2_0|cpu|Equal62~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y3_N51
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|Equal62~5 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|Equal62~5_combout  = ( \plat|nios2_gen2_0|cpu|D_iw [15] & ( !\plat|nios2_gen2_0|cpu|D_iw [14] & ( (!\plat|nios2_gen2_0|cpu|D_iw[16]~DUPLICATE_q  & (!\plat|nios2_gen2_0|cpu|D_iw[11]~DUPLICATE_q  & 
// (!\plat|nios2_gen2_0|cpu|D_iw[12]~DUPLICATE_q  & !\plat|nios2_gen2_0|cpu|D_iw [13]))) ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|D_iw[16]~DUPLICATE_q ),
	.datab(!\plat|nios2_gen2_0|cpu|D_iw[11]~DUPLICATE_q ),
	.datac(!\plat|nios2_gen2_0|cpu|D_iw[12]~DUPLICATE_q ),
	.datad(!\plat|nios2_gen2_0|cpu|D_iw [13]),
	.datae(!\plat|nios2_gen2_0|cpu|D_iw [15]),
	.dataf(!\plat|nios2_gen2_0|cpu|D_iw [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|Equal62~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|Equal62~5 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|Equal62~5 .lut_mask = 64'h0000800000000000;
defparam \plat|nios2_gen2_0|cpu|Equal62~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y7_N15
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|Equal0~6 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|Equal0~6_combout  = ( !\plat|nios2_gen2_0|cpu|D_iw[5]~DUPLICATE_q  & ( \plat|nios2_gen2_0|cpu|D_iw [4] & ( (!\plat|nios2_gen2_0|cpu|D_iw[1]~DUPLICATE_q  & (!\plat|nios2_gen2_0|cpu|D_iw [0] & (!\plat|nios2_gen2_0|cpu|D_iw [2] & 
// !\plat|nios2_gen2_0|cpu|D_iw[3]~DUPLICATE_q ))) ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|D_iw[1]~DUPLICATE_q ),
	.datab(!\plat|nios2_gen2_0|cpu|D_iw [0]),
	.datac(!\plat|nios2_gen2_0|cpu|D_iw [2]),
	.datad(!\plat|nios2_gen2_0|cpu|D_iw[3]~DUPLICATE_q ),
	.datae(!\plat|nios2_gen2_0|cpu|D_iw[5]~DUPLICATE_q ),
	.dataf(!\plat|nios2_gen2_0|cpu|D_iw [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|Equal0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|Equal0~6 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|Equal0~6 .lut_mask = 64'h0000000080000000;
defparam \plat|nios2_gen2_0|cpu|Equal0~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y7_N54
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|Equal0~4 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|Equal0~4_combout  = ( !\plat|nios2_gen2_0|cpu|D_iw [1] & ( !\plat|nios2_gen2_0|cpu|D_iw[5]~DUPLICATE_q  & ( (\plat|nios2_gen2_0|cpu|D_iw[3]~DUPLICATE_q  & (!\plat|nios2_gen2_0|cpu|D_iw [2] & (!\plat|nios2_gen2_0|cpu|D_iw [0] & 
// \plat|nios2_gen2_0|cpu|D_iw [4]))) ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|D_iw[3]~DUPLICATE_q ),
	.datab(!\plat|nios2_gen2_0|cpu|D_iw [2]),
	.datac(!\plat|nios2_gen2_0|cpu|D_iw [0]),
	.datad(!\plat|nios2_gen2_0|cpu|D_iw [4]),
	.datae(!\plat|nios2_gen2_0|cpu|D_iw [1]),
	.dataf(!\plat|nios2_gen2_0|cpu|D_iw[5]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|Equal0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|Equal0~4 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|Equal0~4 .lut_mask = 64'h0040000000000000;
defparam \plat|nios2_gen2_0|cpu|Equal0~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y8_N9
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|Equal0~1 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|Equal0~1_combout  = ( !\plat|nios2_gen2_0|cpu|D_iw [0] & ( !\plat|nios2_gen2_0|cpu|D_iw [4] & ( (!\plat|nios2_gen2_0|cpu|D_iw[5]~DUPLICATE_q  & (!\plat|nios2_gen2_0|cpu|D_iw [2] & (\plat|nios2_gen2_0|cpu|D_iw[3]~DUPLICATE_q  & 
// !\plat|nios2_gen2_0|cpu|D_iw[1]~DUPLICATE_q ))) ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|D_iw[5]~DUPLICATE_q ),
	.datab(!\plat|nios2_gen2_0|cpu|D_iw [2]),
	.datac(!\plat|nios2_gen2_0|cpu|D_iw[3]~DUPLICATE_q ),
	.datad(!\plat|nios2_gen2_0|cpu|D_iw[1]~DUPLICATE_q ),
	.datae(!\plat|nios2_gen2_0|cpu|D_iw [0]),
	.dataf(!\plat|nios2_gen2_0|cpu|D_iw [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|Equal0~1 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|Equal0~1 .lut_mask = 64'h0800000000000000;
defparam \plat|nios2_gen2_0|cpu|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y7_N12
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|Equal0~5 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|Equal0~5_combout  = ( !\plat|nios2_gen2_0|cpu|D_iw [4] & ( \plat|nios2_gen2_0|cpu|D_iw[5]~DUPLICATE_q  & ( (!\plat|nios2_gen2_0|cpu|D_iw[1]~DUPLICATE_q  & (!\plat|nios2_gen2_0|cpu|D_iw [0] & 
// (!\plat|nios2_gen2_0|cpu|D_iw[3]~DUPLICATE_q  & !\plat|nios2_gen2_0|cpu|D_iw [2]))) ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|D_iw[1]~DUPLICATE_q ),
	.datab(!\plat|nios2_gen2_0|cpu|D_iw [0]),
	.datac(!\plat|nios2_gen2_0|cpu|D_iw[3]~DUPLICATE_q ),
	.datad(!\plat|nios2_gen2_0|cpu|D_iw [2]),
	.datae(!\plat|nios2_gen2_0|cpu|D_iw [4]),
	.dataf(!\plat|nios2_gen2_0|cpu|D_iw[5]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|Equal0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|Equal0~5 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|Equal0~5 .lut_mask = 64'h0000000080000000;
defparam \plat|nios2_gen2_0|cpu|Equal0~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y7_N48
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|D_ctrl_br_cmp~0 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|D_ctrl_br_cmp~0_combout  = ( !\plat|nios2_gen2_0|cpu|Equal0~1_combout  & ( !\plat|nios2_gen2_0|cpu|Equal0~5_combout  & ( (!\plat|nios2_gen2_0|cpu|Equal0~6_combout  & (!\plat|nios2_gen2_0|cpu|Equal0~4_combout  & 
// ((!\plat|nios2_gen2_0|cpu|R_ctrl_br_nxt~0_combout ) # (!\plat|nios2_gen2_0|cpu|R_ctrl_br_nxt~1_combout )))) ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|R_ctrl_br_nxt~0_combout ),
	.datab(!\plat|nios2_gen2_0|cpu|Equal0~6_combout ),
	.datac(!\plat|nios2_gen2_0|cpu|Equal0~4_combout ),
	.datad(!\plat|nios2_gen2_0|cpu|R_ctrl_br_nxt~1_combout ),
	.datae(!\plat|nios2_gen2_0|cpu|Equal0~1_combout ),
	.dataf(!\plat|nios2_gen2_0|cpu|Equal0~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|D_ctrl_br_cmp~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|D_ctrl_br_cmp~0 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|D_ctrl_br_cmp~0 .lut_mask = 64'hC080000000000000;
defparam \plat|nios2_gen2_0|cpu|D_ctrl_br_cmp~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y4_N18
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|D_ctrl_br_cmp~1 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|D_ctrl_br_cmp~1_combout  = ( \plat|nios2_gen2_0|cpu|D_ctrl_br_cmp~0_combout  & ( \plat|nios2_gen2_0|cpu|Equal0~0_combout  & ( (((\plat|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~1_combout ) # (\plat|nios2_gen2_0|cpu|Equal62~5_combout )) 
// # (\plat|nios2_gen2_0|cpu|Equal62~6_combout )) # (\plat|nios2_gen2_0|cpu|D_ctrl_unsigned_lo_imm16~1_combout ) ) ) ) # ( !\plat|nios2_gen2_0|cpu|D_ctrl_br_cmp~0_combout  & ( \plat|nios2_gen2_0|cpu|Equal0~0_combout  ) ) # ( 
// \plat|nios2_gen2_0|cpu|D_ctrl_br_cmp~0_combout  & ( !\plat|nios2_gen2_0|cpu|Equal0~0_combout  & ( \plat|nios2_gen2_0|cpu|D_ctrl_unsigned_lo_imm16~1_combout  ) ) ) # ( !\plat|nios2_gen2_0|cpu|D_ctrl_br_cmp~0_combout  & ( 
// !\plat|nios2_gen2_0|cpu|Equal0~0_combout  ) )

	.dataa(!\plat|nios2_gen2_0|cpu|D_ctrl_unsigned_lo_imm16~1_combout ),
	.datab(!\plat|nios2_gen2_0|cpu|Equal62~6_combout ),
	.datac(!\plat|nios2_gen2_0|cpu|Equal62~5_combout ),
	.datad(!\plat|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~1_combout ),
	.datae(!\plat|nios2_gen2_0|cpu|D_ctrl_br_cmp~0_combout ),
	.dataf(!\plat|nios2_gen2_0|cpu|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|D_ctrl_br_cmp~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|D_ctrl_br_cmp~1 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|D_ctrl_br_cmp~1 .lut_mask = 64'hFFFF5555FFFF7FFF;
defparam \plat|nios2_gen2_0|cpu|D_ctrl_br_cmp~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y4_N19
dffeas \plat|nios2_gen2_0|cpu|R_ctrl_br_cmp (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|D_ctrl_br_cmp~1_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|R_ctrl_br_cmp~q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|R_ctrl_br_cmp .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|R_ctrl_br_cmp .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y5_N27
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_alu_result~1 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_alu_result~1_combout  = ( \plat|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~DUPLICATE_q  & ( \plat|nios2_gen2_0|cpu|R_ctrl_br_cmp~q  ) ) # ( !\plat|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~DUPLICATE_q  & ( \plat|nios2_gen2_0|cpu|R_ctrl_br_cmp~q  
// ) ) # ( \plat|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~DUPLICATE_q  & ( !\plat|nios2_gen2_0|cpu|R_ctrl_br_cmp~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\plat|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~DUPLICATE_q ),
	.dataf(!\plat|nios2_gen2_0|cpu|R_ctrl_br_cmp~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_alu_result~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_alu_result~1 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_alu_result~1 .lut_mask = 64'h0000FFFFFFFFFFFF;
defparam \plat|nios2_gen2_0|cpu|E_alu_result~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y6_N41
dffeas \plat|nios2_gen2_0|cpu|W_alu_result[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|E_alu_result[3]~12_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|nios2_gen2_0|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|W_alu_result [3]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|W_alu_result[3] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|W_alu_result[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y4_N25
dffeas \plat|nios2_gen2_0|cpu|D_iw[8]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|rom_0|the_altsyncram|auto_generated|q_a [8]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|nios2_gen2_0|cpu|intr_req~combout ),
	.sload(vcc),
	.ena(\plat|nios2_gen2_0|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|D_iw[8]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|D_iw[8]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|D_iw[8]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y8_N39
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|D_ctrl_ld~0 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|D_ctrl_ld~0_combout  = ( \plat|nios2_gen2_0|cpu|D_iw [0] & ( \plat|nios2_gen2_0|cpu|D_iw [4] & ( (\plat|nios2_gen2_0|cpu|D_iw[1]~DUPLICATE_q  & (!\plat|nios2_gen2_0|cpu|D_iw[3]~DUPLICATE_q  & \plat|nios2_gen2_0|cpu|D_iw [2])) ) ) ) 
// # ( \plat|nios2_gen2_0|cpu|D_iw [0] & ( !\plat|nios2_gen2_0|cpu|D_iw [4] & ( \plat|nios2_gen2_0|cpu|D_iw[1]~DUPLICATE_q  ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|D_iw[1]~DUPLICATE_q ),
	.datab(!\plat|nios2_gen2_0|cpu|D_iw[3]~DUPLICATE_q ),
	.datac(!\plat|nios2_gen2_0|cpu|D_iw [2]),
	.datad(gnd),
	.datae(!\plat|nios2_gen2_0|cpu|D_iw [0]),
	.dataf(!\plat|nios2_gen2_0|cpu|D_iw [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|D_ctrl_ld~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|D_ctrl_ld~0 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|D_ctrl_ld~0 .lut_mask = 64'h0000555500000404;
defparam \plat|nios2_gen2_0|cpu|D_ctrl_ld~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y8_N40
dffeas \plat|nios2_gen2_0|cpu|R_ctrl_ld~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|D_ctrl_ld~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|R_ctrl_ld~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|R_ctrl_ld~DUPLICATE .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|R_ctrl_ld~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y5_N31
dffeas \plat|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|D_op_rdctl~combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y5_N27
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|av_ld_aligning_data_nxt~1 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|av_ld_aligning_data_nxt~1_combout  = ( \plat|nios2_gen2_0|cpu|d_read~DUPLICATE_q  & ( !\plat|mm_interconnect_0|rsp_mux|WideOr1~combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\plat|nios2_gen2_0|cpu|d_read~DUPLICATE_q ),
	.dataf(!\plat|mm_interconnect_0|rsp_mux|WideOr1~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|av_ld_aligning_data_nxt~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|av_ld_aligning_data_nxt~1 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|av_ld_aligning_data_nxt~1 .lut_mask = 64'h0000FFFF00000000;
defparam \plat|nios2_gen2_0|cpu|av_ld_aligning_data_nxt~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y5_N27
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|av_ld_align_cycle_nxt[0]~1 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|av_ld_align_cycle_nxt[0]~1_combout  = ( !\plat|nios2_gen2_0|cpu|av_ld_aligning_data_nxt~1_combout  & ( !\plat|nios2_gen2_0|cpu|av_ld_align_cycle [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\plat|nios2_gen2_0|cpu|av_ld_align_cycle [0]),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|av_ld_aligning_data_nxt~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|av_ld_align_cycle_nxt[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|av_ld_align_cycle_nxt[0]~1 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|av_ld_align_cycle_nxt[0]~1 .lut_mask = 64'hFF00FF0000000000;
defparam \plat|nios2_gen2_0|cpu|av_ld_align_cycle_nxt[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y5_N29
dffeas \plat|nios2_gen2_0|cpu|av_ld_align_cycle[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|av_ld_align_cycle_nxt[0]~1_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|av_ld_align_cycle [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|av_ld_align_cycle[0] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|av_ld_align_cycle[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y5_N28
dffeas \plat|nios2_gen2_0|cpu|av_ld_align_cycle[0]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|av_ld_align_cycle_nxt[0]~1_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|av_ld_align_cycle[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|av_ld_align_cycle[0]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|av_ld_align_cycle[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y5_N6
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|av_ld_align_cycle_nxt[1]~0 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|av_ld_align_cycle_nxt[1]~0_combout  = ( \plat|nios2_gen2_0|cpu|av_ld_align_cycle[0]~DUPLICATE_q  & ( (!\plat|nios2_gen2_0|cpu|av_ld_aligning_data_nxt~1_combout  & !\plat|nios2_gen2_0|cpu|av_ld_align_cycle [1]) ) ) # ( 
// !\plat|nios2_gen2_0|cpu|av_ld_align_cycle[0]~DUPLICATE_q  & ( (!\plat|nios2_gen2_0|cpu|av_ld_aligning_data_nxt~1_combout  & \plat|nios2_gen2_0|cpu|av_ld_align_cycle [1]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|nios2_gen2_0|cpu|av_ld_aligning_data_nxt~1_combout ),
	.datad(!\plat|nios2_gen2_0|cpu|av_ld_align_cycle [1]),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|av_ld_align_cycle[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|av_ld_align_cycle_nxt[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|av_ld_align_cycle_nxt[1]~0 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|av_ld_align_cycle_nxt[1]~0 .lut_mask = 64'h00F000F0F000F000;
defparam \plat|nios2_gen2_0|cpu|av_ld_align_cycle_nxt[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y5_N8
dffeas \plat|nios2_gen2_0|cpu|av_ld_align_cycle[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|av_ld_align_cycle_nxt[1]~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|av_ld_align_cycle [1]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|av_ld_align_cycle[1] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|av_ld_align_cycle[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y5_N9
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|D_ctrl_mem16~0 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|D_ctrl_mem16~0_combout  = ( \plat|nios2_gen2_0|cpu|D_iw[3]~DUPLICATE_q  & ( (\plat|nios2_gen2_0|cpu|D_iw [0] & ((\plat|nios2_gen2_0|cpu|D_iw [1]) # (\plat|nios2_gen2_0|cpu|D_iw [2]))) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|D_iw [2]),
	.datab(gnd),
	.datac(!\plat|nios2_gen2_0|cpu|D_iw [0]),
	.datad(!\plat|nios2_gen2_0|cpu|D_iw [1]),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|D_iw[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|D_ctrl_mem16~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|D_ctrl_mem16~0 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|D_ctrl_mem16~0 .lut_mask = 64'h00000000050F050F;
defparam \plat|nios2_gen2_0|cpu|D_ctrl_mem16~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y5_N33
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|av_ld_aligning_data_nxt~0 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|av_ld_aligning_data_nxt~0_combout  = ( \plat|nios2_gen2_0|cpu|av_ld_aligning_data~q  & ( \plat|nios2_gen2_0|cpu|D_ctrl_mem16~0_combout  & ( (!\plat|nios2_gen2_0|cpu|av_ld_align_cycle [1]) # (!\plat|nios2_gen2_0|cpu|av_ld_align_cycle 
// [0] $ (!\plat|nios2_gen2_0|cpu|D_iw[4]~DUPLICATE_q )) ) ) ) # ( \plat|nios2_gen2_0|cpu|av_ld_aligning_data~q  & ( !\plat|nios2_gen2_0|cpu|D_ctrl_mem16~0_combout  & ( (!\plat|nios2_gen2_0|cpu|av_ld_align_cycle [0]) # 
// (!\plat|nios2_gen2_0|cpu|av_ld_align_cycle [1]) ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|av_ld_align_cycle [0]),
	.datab(!\plat|nios2_gen2_0|cpu|D_iw[4]~DUPLICATE_q ),
	.datac(!\plat|nios2_gen2_0|cpu|av_ld_align_cycle [1]),
	.datad(gnd),
	.datae(!\plat|nios2_gen2_0|cpu|av_ld_aligning_data~q ),
	.dataf(!\plat|nios2_gen2_0|cpu|D_ctrl_mem16~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|av_ld_aligning_data_nxt~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|av_ld_aligning_data_nxt~0 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|av_ld_aligning_data_nxt~0 .lut_mask = 64'h0000FAFA0000F6F6;
defparam \plat|nios2_gen2_0|cpu|av_ld_aligning_data_nxt~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y5_N48
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|av_ld_aligning_data_nxt~2 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|av_ld_aligning_data_nxt~2_combout  = ( \plat|nios2_gen2_0|cpu|D_iw [4] & ( \plat|nios2_gen2_0|cpu|av_ld_aligning_data_nxt~1_combout  & ( (!\plat|nios2_gen2_0|cpu|av_ld_aligning_data~q  & ((!\plat|nios2_gen2_0|cpu|D_iw [0]) # 
// ((!\plat|nios2_gen2_0|cpu|D_iw [2]) # (\plat|nios2_gen2_0|cpu|D_iw[3]~DUPLICATE_q )))) ) ) ) # ( !\plat|nios2_gen2_0|cpu|D_iw [4] & ( \plat|nios2_gen2_0|cpu|av_ld_aligning_data_nxt~1_combout  & ( !\plat|nios2_gen2_0|cpu|av_ld_aligning_data~q  ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|av_ld_aligning_data~q ),
	.datab(!\plat|nios2_gen2_0|cpu|D_iw [0]),
	.datac(!\plat|nios2_gen2_0|cpu|D_iw [2]),
	.datad(!\plat|nios2_gen2_0|cpu|D_iw[3]~DUPLICATE_q ),
	.datae(!\plat|nios2_gen2_0|cpu|D_iw [4]),
	.dataf(!\plat|nios2_gen2_0|cpu|av_ld_aligning_data_nxt~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|av_ld_aligning_data_nxt~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|av_ld_aligning_data_nxt~2 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|av_ld_aligning_data_nxt~2 .lut_mask = 64'h00000000AAAAA8AA;
defparam \plat|nios2_gen2_0|cpu|av_ld_aligning_data_nxt~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y5_N45
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|av_ld_aligning_data_nxt~3 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|av_ld_aligning_data_nxt~3_combout  = ( \plat|nios2_gen2_0|cpu|av_ld_aligning_data_nxt~2_combout  ) # ( !\plat|nios2_gen2_0|cpu|av_ld_aligning_data_nxt~2_combout  & ( \plat|nios2_gen2_0|cpu|av_ld_aligning_data_nxt~0_combout  ) )

	.dataa(!\plat|nios2_gen2_0|cpu|av_ld_aligning_data_nxt~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|av_ld_aligning_data_nxt~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|av_ld_aligning_data_nxt~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|av_ld_aligning_data_nxt~3 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|av_ld_aligning_data_nxt~3 .lut_mask = 64'h55555555FFFFFFFF;
defparam \plat|nios2_gen2_0|cpu|av_ld_aligning_data_nxt~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y5_N47
dffeas \plat|nios2_gen2_0|cpu|av_ld_aligning_data (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|av_ld_aligning_data_nxt~3_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|av_ld_aligning_data~q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|av_ld_aligning_data .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|av_ld_aligning_data .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y5_N0
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[20]~23 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[20]~23_combout  = (!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q  & ((\plat|nios2_gen2_0|cpu|E_shift_rot_result [19]))) # (\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q  & 
// (\plat|nios2_gen2_0|cpu|E_shift_rot_result [21]))

	.dataa(!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q ),
	.datab(gnd),
	.datac(!\plat|nios2_gen2_0|cpu|E_shift_rot_result [21]),
	.datad(!\plat|nios2_gen2_0|cpu|E_shift_rot_result [19]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[20]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[20]~23 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[20]~23 .lut_mask = 64'h05AF05AF05AF05AF;
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[20]~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y7_N3
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|D_ctrl_ld_signed~0 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|D_ctrl_ld_signed~0_combout  = ( \plat|nios2_gen2_0|cpu|D_iw [0] & ( \plat|nios2_gen2_0|cpu|D_iw [2] & ( (\plat|nios2_gen2_0|cpu|D_iw [1] & ((!\plat|nios2_gen2_0|cpu|D_iw [4]) # (!\plat|nios2_gen2_0|cpu|D_iw[3]~DUPLICATE_q ))) ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|D_iw [1]),
	.datab(gnd),
	.datac(!\plat|nios2_gen2_0|cpu|D_iw [4]),
	.datad(!\plat|nios2_gen2_0|cpu|D_iw[3]~DUPLICATE_q ),
	.datae(!\plat|nios2_gen2_0|cpu|D_iw [0]),
	.dataf(!\plat|nios2_gen2_0|cpu|D_iw [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|D_ctrl_ld_signed~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|D_ctrl_ld_signed~0 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|D_ctrl_ld_signed~0 .lut_mask = 64'h0000000000005550;
defparam \plat|nios2_gen2_0|cpu|D_ctrl_ld_signed~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y7_N5
dffeas \plat|nios2_gen2_0|cpu|R_ctrl_ld_signed (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|D_ctrl_ld_signed~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|R_ctrl_ld_signed~q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|R_ctrl_ld_signed .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|R_ctrl_ld_signed .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y5_N12
cyclonev_lcell_comb \plat|ram_0|wren~0 (
// Equation(s):
// \plat|ram_0|wren~0_combout  = ( \plat|mm_interconnect_0|router|src_channel[0]~0_combout  ) # ( !\plat|mm_interconnect_0|router|src_channel[0]~0_combout  & ( (!\plat|mm_interconnect_0|pio_switch_0_s1_agent|m0_write~0_combout ) # 
// (\plat|mm_interconnect_0|ram_0_s1_agent_rsp_fifo|mem_used [1]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|mm_interconnect_0|ram_0_s1_agent_rsp_fifo|mem_used [1]),
	.datad(!\plat|mm_interconnect_0|pio_switch_0_s1_agent|m0_write~0_combout ),
	.datae(gnd),
	.dataf(!\plat|mm_interconnect_0|router|src_channel[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|ram_0|wren~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|ram_0|wren~0 .extended_lut = "off";
defparam \plat|ram_0|wren~0 .lut_mask = 64'hFF0FFF0FFFFFFFFF;
defparam \plat|ram_0|wren~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y7_N58
dffeas \plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg~2_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg[0] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y4_N23
dffeas \plat|nios2_gen2_0|cpu|D_iw[9]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|rom_0|the_altsyncram|auto_generated|q_a [9]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|nios2_gen2_0|cpu|intr_req~combout ),
	.sload(vcc),
	.ena(\plat|nios2_gen2_0|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|D_iw[9]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|D_iw[9]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|D_iw[9]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y6_N45
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_src2[11]~feeder (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_src2[11]~feeder_combout  = ( \plat|nios2_gen2_0|cpu|D_iw [17] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|D_iw [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_src2[11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_src2[11]~feeder .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_src2[11]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \plat|nios2_gen2_0|cpu|E_src2[11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y8_N8
dffeas \plat|nios2_gen2_0|cpu|R_logic_op[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|D_logic_op[0]~1_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|R_logic_op [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|R_logic_op[0] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|R_logic_op[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y3_N25
dffeas \plat|nios2_gen2_0|cpu|D_iw[21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|F_iw~11_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\plat|nios2_gen2_0|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|D_iw [21]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|D_iw[21] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|D_iw[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y6_N42
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_src2[15]~feeder (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_src2[15]~feeder_combout  = \plat|nios2_gen2_0|cpu|D_iw [21]

	.dataa(gnd),
	.datab(!\plat|nios2_gen2_0|cpu|D_iw [21]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_src2[15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_src2[15]~feeder .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_src2[15]~feeder .lut_mask = 64'h3333333333333333;
defparam \plat|nios2_gen2_0|cpu|E_src2[15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y5_N12
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|R_src2_use_imm~5 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|R_src2_use_imm~5_combout  = ( \plat|nios2_gen2_0|cpu|D_iw [4] & ( \plat|nios2_gen2_0|cpu|D_iw [2] & ( (!\plat|nios2_gen2_0|cpu|D_iw[3]~DUPLICATE_q  & (!\plat|nios2_gen2_0|cpu|D_iw[1]~DUPLICATE_q  & \plat|nios2_gen2_0|cpu|D_iw [0])) 
// ) ) ) # ( !\plat|nios2_gen2_0|cpu|D_iw [4] & ( \plat|nios2_gen2_0|cpu|D_iw [2] & ( (!\plat|nios2_gen2_0|cpu|D_iw[1]~DUPLICATE_q  & \plat|nios2_gen2_0|cpu|D_iw [0]) ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|D_iw[3]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\plat|nios2_gen2_0|cpu|D_iw[1]~DUPLICATE_q ),
	.datad(!\plat|nios2_gen2_0|cpu|D_iw [0]),
	.datae(!\plat|nios2_gen2_0|cpu|D_iw [4]),
	.dataf(!\plat|nios2_gen2_0|cpu|D_iw [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|R_src2_use_imm~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|R_src2_use_imm~5 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|R_src2_use_imm~5 .lut_mask = 64'h0000000000F000A0;
defparam \plat|nios2_gen2_0|cpu|R_src2_use_imm~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y8_N54
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|R_src2_use_imm~1 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|R_src2_use_imm~1_combout  = ( !\plat|nios2_gen2_0|cpu|D_iw [14] & ( (\plat|nios2_gen2_0|cpu|D_iw [12] & (\plat|nios2_gen2_0|cpu|Equal0~0_combout  & (!\plat|nios2_gen2_0|cpu|D_iw[16]~DUPLICATE_q  & 
// (!\plat|nios2_gen2_0|cpu|D_iw[13]~DUPLICATE_q  & !\plat|nios2_gen2_0|cpu|D_iw[11]~DUPLICATE_q )))) ) ) # ( \plat|nios2_gen2_0|cpu|D_iw [14] & ( (\plat|nios2_gen2_0|cpu|D_iw [12] & (\plat|nios2_gen2_0|cpu|Equal0~0_combout  & (\plat|nios2_gen2_0|cpu|D_iw 
// [15] & (!\plat|nios2_gen2_0|cpu|D_iw[13]~DUPLICATE_q  & !\plat|nios2_gen2_0|cpu|D_iw[11]~DUPLICATE_q )))) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|D_iw [12]),
	.datab(!\plat|nios2_gen2_0|cpu|Equal0~0_combout ),
	.datac(!\plat|nios2_gen2_0|cpu|D_iw [15]),
	.datad(!\plat|nios2_gen2_0|cpu|D_iw[13]~DUPLICATE_q ),
	.datae(!\plat|nios2_gen2_0|cpu|D_iw [14]),
	.dataf(!\plat|nios2_gen2_0|cpu|D_iw[11]~DUPLICATE_q ),
	.datag(!\plat|nios2_gen2_0|cpu|D_iw[16]~DUPLICATE_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|R_src2_use_imm~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|R_src2_use_imm~1 .extended_lut = "on";
defparam \plat|nios2_gen2_0|cpu|R_src2_use_imm~1 .lut_mask = 64'h1000010000000000;
defparam \plat|nios2_gen2_0|cpu|R_src2_use_imm~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y4_N54
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|R_src2_use_imm~0 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|R_src2_use_imm~0_combout  = ( \plat|nios2_gen2_0|cpu|R_src2_use_imm~1_combout  ) # ( !\plat|nios2_gen2_0|cpu|R_src2_use_imm~1_combout  & ( (((\plat|nios2_gen2_0|cpu|R_valid~q  & \plat|nios2_gen2_0|cpu|R_ctrl_br_nxt~2_combout )) # 
// (\plat|nios2_gen2_0|cpu|R_src2_use_imm~5_combout )) # (\plat|nios2_gen2_0|cpu|D_ctrl_b_is_dst~0_combout ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|D_ctrl_b_is_dst~0_combout ),
	.datab(!\plat|nios2_gen2_0|cpu|R_src2_use_imm~5_combout ),
	.datac(!\plat|nios2_gen2_0|cpu|R_valid~q ),
	.datad(!\plat|nios2_gen2_0|cpu|R_ctrl_br_nxt~2_combout ),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|R_src2_use_imm~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|R_src2_use_imm~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|R_src2_use_imm~0 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|R_src2_use_imm~0 .lut_mask = 64'h777F777FFFFFFFFF;
defparam \plat|nios2_gen2_0|cpu|R_src2_use_imm~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y4_N56
dffeas \plat|nios2_gen2_0|cpu|R_src2_use_imm (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|R_src2_use_imm~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|R_src2_use_imm~q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|R_src2_use_imm .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|R_src2_use_imm .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y5_N46
dffeas \plat|nios2_gen2_0|cpu|W_alu_result[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|E_alu_result[6]~8_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|nios2_gen2_0|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|W_alu_result [6]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|W_alu_result[6] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|W_alu_result[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y6_N9
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_src2[8]~feeder (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_src2[8]~feeder_combout  = \plat|nios2_gen2_0|cpu|D_iw [14]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|nios2_gen2_0|cpu|D_iw [14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_src2[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_src2[8]~feeder .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_src2[8]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \plat|nios2_gen2_0|cpu|E_src2[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y2_N18
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~6 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~6_combout  = ( \plat|nios2_gen2_0|cpu|D_iw [13] & ( \plat|nios2_gen2_0|cpu|D_iw [15] & ( (\plat|nios2_gen2_0|cpu|D_iw[16]~DUPLICATE_q  & (\plat|nios2_gen2_0|cpu|D_iw [14] & 
// ((!\plat|nios2_gen2_0|cpu|D_iw[11]~DUPLICATE_q ) # (\plat|nios2_gen2_0|cpu|D_iw[12]~DUPLICATE_q )))) ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|D_iw[12]~DUPLICATE_q ),
	.datab(!\plat|nios2_gen2_0|cpu|D_iw[16]~DUPLICATE_q ),
	.datac(!\plat|nios2_gen2_0|cpu|D_iw [14]),
	.datad(!\plat|nios2_gen2_0|cpu|D_iw[11]~DUPLICATE_q ),
	.datae(!\plat|nios2_gen2_0|cpu|D_iw [13]),
	.dataf(!\plat|nios2_gen2_0|cpu|D_iw [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~6 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~6 .lut_mask = 64'h0000000000000301;
defparam \plat|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y2_N15
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|Equal62~7 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|Equal62~7_combout  = ( !\plat|nios2_gen2_0|cpu|D_iw [13] & ( \plat|nios2_gen2_0|cpu|D_iw[11]~DUPLICATE_q  & ( (\plat|nios2_gen2_0|cpu|D_iw[12]~DUPLICATE_q  & (!\plat|nios2_gen2_0|cpu|D_iw [15] & 
// (\plat|nios2_gen2_0|cpu|D_iw[16]~DUPLICATE_q  & \plat|nios2_gen2_0|cpu|D_iw [14]))) ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|D_iw[12]~DUPLICATE_q ),
	.datab(!\plat|nios2_gen2_0|cpu|D_iw [15]),
	.datac(!\plat|nios2_gen2_0|cpu|D_iw[16]~DUPLICATE_q ),
	.datad(!\plat|nios2_gen2_0|cpu|D_iw [14]),
	.datae(!\plat|nios2_gen2_0|cpu|D_iw [13]),
	.dataf(!\plat|nios2_gen2_0|cpu|D_iw[11]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|Equal62~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|Equal62~7 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|Equal62~7 .lut_mask = 64'h0000000000040000;
defparam \plat|nios2_gen2_0|cpu|Equal62~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y2_N30
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~4 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~4_combout  = ( \plat|nios2_gen2_0|cpu|D_iw [13] & ( \plat|nios2_gen2_0|cpu|D_iw [15] & ( (!\plat|nios2_gen2_0|cpu|D_iw[12]~DUPLICATE_q  & (!\plat|nios2_gen2_0|cpu|D_iw[16]~DUPLICATE_q  & 
// !\plat|nios2_gen2_0|cpu|D_iw [14])) ) ) ) # ( !\plat|nios2_gen2_0|cpu|D_iw [13] & ( \plat|nios2_gen2_0|cpu|D_iw [15] & ( (!\plat|nios2_gen2_0|cpu|D_iw[12]~DUPLICATE_q  & (!\plat|nios2_gen2_0|cpu|D_iw[16]~DUPLICATE_q  & (!\plat|nios2_gen2_0|cpu|D_iw [14] & 
// \plat|nios2_gen2_0|cpu|D_iw[11]~DUPLICATE_q ))) ) ) ) # ( \plat|nios2_gen2_0|cpu|D_iw [13] & ( !\plat|nios2_gen2_0|cpu|D_iw [15] & ( (\plat|nios2_gen2_0|cpu|D_iw[12]~DUPLICATE_q  & (!\plat|nios2_gen2_0|cpu|D_iw[16]~DUPLICATE_q  & 
// (\plat|nios2_gen2_0|cpu|D_iw [14] & \plat|nios2_gen2_0|cpu|D_iw[11]~DUPLICATE_q ))) ) ) ) # ( !\plat|nios2_gen2_0|cpu|D_iw [13] & ( !\plat|nios2_gen2_0|cpu|D_iw [15] & ( (!\plat|nios2_gen2_0|cpu|D_iw[16]~DUPLICATE_q  & 
// (!\plat|nios2_gen2_0|cpu|D_iw[11]~DUPLICATE_q  & (!\plat|nios2_gen2_0|cpu|D_iw[12]~DUPLICATE_q  $ (\plat|nios2_gen2_0|cpu|D_iw [14])))) ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|D_iw[12]~DUPLICATE_q ),
	.datab(!\plat|nios2_gen2_0|cpu|D_iw[16]~DUPLICATE_q ),
	.datac(!\plat|nios2_gen2_0|cpu|D_iw [14]),
	.datad(!\plat|nios2_gen2_0|cpu|D_iw[11]~DUPLICATE_q ),
	.datae(!\plat|nios2_gen2_0|cpu|D_iw [13]),
	.dataf(!\plat|nios2_gen2_0|cpu|D_iw [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~4 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~4 .lut_mask = 64'h8400000400808080;
defparam \plat|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y2_N0
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~5 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~5_combout  = ( \plat|nios2_gen2_0|cpu|D_iw [13] & ( \plat|nios2_gen2_0|cpu|D_iw [15] & ( (\plat|nios2_gen2_0|cpu|D_iw[16]~DUPLICATE_q  & (!\plat|nios2_gen2_0|cpu|D_iw [14] & 
// \plat|nios2_gen2_0|cpu|D_iw[11]~DUPLICATE_q )) ) ) ) # ( !\plat|nios2_gen2_0|cpu|D_iw [13] & ( \plat|nios2_gen2_0|cpu|D_iw [15] & ( (\plat|nios2_gen2_0|cpu|D_iw[16]~DUPLICATE_q  & ((!\plat|nios2_gen2_0|cpu|D_iw[12]~DUPLICATE_q  & 
// (\plat|nios2_gen2_0|cpu|D_iw [14] & !\plat|nios2_gen2_0|cpu|D_iw[11]~DUPLICATE_q )) # (\plat|nios2_gen2_0|cpu|D_iw[12]~DUPLICATE_q  & (!\plat|nios2_gen2_0|cpu|D_iw [14])))) ) ) ) # ( \plat|nios2_gen2_0|cpu|D_iw [13] & ( !\plat|nios2_gen2_0|cpu|D_iw [15] & 
// ( (\plat|nios2_gen2_0|cpu|D_iw[12]~DUPLICATE_q  & (\plat|nios2_gen2_0|cpu|D_iw[16]~DUPLICATE_q  & (\plat|nios2_gen2_0|cpu|D_iw [14] & \plat|nios2_gen2_0|cpu|D_iw[11]~DUPLICATE_q ))) ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|D_iw[12]~DUPLICATE_q ),
	.datab(!\plat|nios2_gen2_0|cpu|D_iw[16]~DUPLICATE_q ),
	.datac(!\plat|nios2_gen2_0|cpu|D_iw [14]),
	.datad(!\plat|nios2_gen2_0|cpu|D_iw[11]~DUPLICATE_q ),
	.datae(!\plat|nios2_gen2_0|cpu|D_iw [13]),
	.dataf(!\plat|nios2_gen2_0|cpu|D_iw [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~5 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~5 .lut_mask = 64'h0000000112100030;
defparam \plat|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y2_N24
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~3 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~3_combout  = ( !\plat|nios2_gen2_0|cpu|D_iw [13] & ( \plat|nios2_gen2_0|cpu|D_iw [15] & ( (!\plat|nios2_gen2_0|cpu|D_iw[12]~DUPLICATE_q  & (!\plat|nios2_gen2_0|cpu|D_iw[16]~DUPLICATE_q  & 
// (\plat|nios2_gen2_0|cpu|D_iw [14] & \plat|nios2_gen2_0|cpu|D_iw[11]~DUPLICATE_q ))) ) ) ) # ( !\plat|nios2_gen2_0|cpu|D_iw [13] & ( !\plat|nios2_gen2_0|cpu|D_iw [15] & ( (\plat|nios2_gen2_0|cpu|D_iw[16]~DUPLICATE_q  & 
// ((!\plat|nios2_gen2_0|cpu|D_iw[11]~DUPLICATE_q  & (\plat|nios2_gen2_0|cpu|D_iw[12]~DUPLICATE_q )) # (\plat|nios2_gen2_0|cpu|D_iw[11]~DUPLICATE_q  & ((!\plat|nios2_gen2_0|cpu|D_iw [14]))))) ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|D_iw[12]~DUPLICATE_q ),
	.datab(!\plat|nios2_gen2_0|cpu|D_iw[16]~DUPLICATE_q ),
	.datac(!\plat|nios2_gen2_0|cpu|D_iw [14]),
	.datad(!\plat|nios2_gen2_0|cpu|D_iw[11]~DUPLICATE_q ),
	.datae(!\plat|nios2_gen2_0|cpu|D_iw [13]),
	.dataf(!\plat|nios2_gen2_0|cpu|D_iw [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~3 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~3 .lut_mask = 64'h1130000000080000;
defparam \plat|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y2_N57
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~0 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~0_combout  = ( !\plat|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~3_combout  & ( (!\plat|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~6_combout  & (!\plat|nios2_gen2_0|cpu|Equal62~7_combout  & 
// (!\plat|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~4_combout  & !\plat|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~5_combout ))) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~6_combout ),
	.datab(!\plat|nios2_gen2_0|cpu|Equal62~7_combout ),
	.datac(!\plat|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~4_combout ),
	.datad(!\plat|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~5_combout ),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~0 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~0 .lut_mask = 64'h8000800000000000;
defparam \plat|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y3_N42
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|Equal62~12 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|Equal62~12_combout  = ( \plat|nios2_gen2_0|cpu|D_iw [13] & ( !\plat|nios2_gen2_0|cpu|D_iw [15] & ( (!\plat|nios2_gen2_0|cpu|D_iw[12]~DUPLICATE_q  & (\plat|nios2_gen2_0|cpu|D_iw [14] & (!\plat|nios2_gen2_0|cpu|D_iw[16]~DUPLICATE_q  & 
// \plat|nios2_gen2_0|cpu|D_iw[11]~DUPLICATE_q ))) ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|D_iw[12]~DUPLICATE_q ),
	.datab(!\plat|nios2_gen2_0|cpu|D_iw [14]),
	.datac(!\plat|nios2_gen2_0|cpu|D_iw[16]~DUPLICATE_q ),
	.datad(!\plat|nios2_gen2_0|cpu|D_iw[11]~DUPLICATE_q ),
	.datae(!\plat|nios2_gen2_0|cpu|D_iw [13]),
	.dataf(!\plat|nios2_gen2_0|cpu|D_iw [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|Equal62~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|Equal62~12 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|Equal62~12 .lut_mask = 64'h0000002000000000;
defparam \plat|nios2_gen2_0|cpu|Equal62~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y3_N24
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|Equal62~11 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|Equal62~11_combout  = ( \plat|nios2_gen2_0|cpu|D_iw [13] & ( !\plat|nios2_gen2_0|cpu|D_iw [14] & ( (!\plat|nios2_gen2_0|cpu|D_iw[16]~DUPLICATE_q  & (!\plat|nios2_gen2_0|cpu|D_iw [15] & (!\plat|nios2_gen2_0|cpu|D_iw[12]~DUPLICATE_q  
// & \plat|nios2_gen2_0|cpu|D_iw[11]~DUPLICATE_q ))) ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|D_iw[16]~DUPLICATE_q ),
	.datab(!\plat|nios2_gen2_0|cpu|D_iw [15]),
	.datac(!\plat|nios2_gen2_0|cpu|D_iw[12]~DUPLICATE_q ),
	.datad(!\plat|nios2_gen2_0|cpu|D_iw[11]~DUPLICATE_q ),
	.datae(!\plat|nios2_gen2_0|cpu|D_iw [13]),
	.dataf(!\plat|nios2_gen2_0|cpu|D_iw [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|Equal62~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|Equal62~11 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|Equal62~11 .lut_mask = 64'h0000008000000000;
defparam \plat|nios2_gen2_0|cpu|Equal62~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y3_N3
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~2 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~2_combout  = ( !\plat|nios2_gen2_0|cpu|Equal62~11_combout  & ( (!\plat|nios2_gen2_0|cpu|Equal62~12_combout  & !\plat|nios2_gen2_0|cpu|Equal62~8_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|nios2_gen2_0|cpu|Equal62~12_combout ),
	.datad(!\plat|nios2_gen2_0|cpu|Equal62~8_combout ),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|Equal62~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~2 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~2 .lut_mask = 64'hF000F00000000000;
defparam \plat|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y3_N27
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|Equal62~14 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|Equal62~14_combout  = ( \plat|nios2_gen2_0|cpu|D_iw [14] & ( !\plat|nios2_gen2_0|cpu|D_iw[13]~DUPLICATE_q  & ( (!\plat|nios2_gen2_0|cpu|D_iw[16]~DUPLICATE_q  & (!\plat|nios2_gen2_0|cpu|D_iw [15] & 
// (\plat|nios2_gen2_0|cpu|D_iw[11]~DUPLICATE_q  & !\plat|nios2_gen2_0|cpu|D_iw[12]~DUPLICATE_q ))) ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|D_iw[16]~DUPLICATE_q ),
	.datab(!\plat|nios2_gen2_0|cpu|D_iw [15]),
	.datac(!\plat|nios2_gen2_0|cpu|D_iw[11]~DUPLICATE_q ),
	.datad(!\plat|nios2_gen2_0|cpu|D_iw[12]~DUPLICATE_q ),
	.datae(!\plat|nios2_gen2_0|cpu|D_iw [14]),
	.dataf(!\plat|nios2_gen2_0|cpu|D_iw[13]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|Equal62~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|Equal62~14 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|Equal62~14 .lut_mask = 64'h0000080000000000;
defparam \plat|nios2_gen2_0|cpu|Equal62~14 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y2_N36
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|Equal62~13 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|Equal62~13_combout  = ( \plat|nios2_gen2_0|cpu|D_iw[11]~DUPLICATE_q  & ( !\plat|nios2_gen2_0|cpu|D_iw[13]~DUPLICATE_q  & ( (!\plat|nios2_gen2_0|cpu|D_iw [14] & (!\plat|nios2_gen2_0|cpu|D_iw [15] & 
// (!\plat|nios2_gen2_0|cpu|D_iw[12]~DUPLICATE_q  & !\plat|nios2_gen2_0|cpu|D_iw[16]~DUPLICATE_q ))) ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|D_iw [14]),
	.datab(!\plat|nios2_gen2_0|cpu|D_iw [15]),
	.datac(!\plat|nios2_gen2_0|cpu|D_iw[12]~DUPLICATE_q ),
	.datad(!\plat|nios2_gen2_0|cpu|D_iw[16]~DUPLICATE_q ),
	.datae(!\plat|nios2_gen2_0|cpu|D_iw[11]~DUPLICATE_q ),
	.dataf(!\plat|nios2_gen2_0|cpu|D_iw[13]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|Equal62~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|Equal62~13 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|Equal62~13 .lut_mask = 64'h0000800000000000;
defparam \plat|nios2_gen2_0|cpu|Equal62~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y4_N0
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|Equal0~10 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|Equal0~10_combout  = ( !\plat|nios2_gen2_0|cpu|D_iw [4] & ( !\plat|nios2_gen2_0|cpu|D_iw[1]~DUPLICATE_q  & ( (\plat|nios2_gen2_0|cpu|D_iw [0] & (!\plat|nios2_gen2_0|cpu|D_iw[5]~DUPLICATE_q  & (!\plat|nios2_gen2_0|cpu|D_iw [2] & 
// !\plat|nios2_gen2_0|cpu|D_iw[3]~DUPLICATE_q ))) ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|D_iw [0]),
	.datab(!\plat|nios2_gen2_0|cpu|D_iw[5]~DUPLICATE_q ),
	.datac(!\plat|nios2_gen2_0|cpu|D_iw [2]),
	.datad(!\plat|nios2_gen2_0|cpu|D_iw[3]~DUPLICATE_q ),
	.datae(!\plat|nios2_gen2_0|cpu|D_iw [4]),
	.dataf(!\plat|nios2_gen2_0|cpu|D_iw[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|Equal0~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|Equal0~10 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|Equal0~10 .lut_mask = 64'h4000000000000000;
defparam \plat|nios2_gen2_0|cpu|Equal0~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y4_N36
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~3 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~3_combout  = ( !\plat|nios2_gen2_0|cpu|Equal0~10_combout  & ( (!\plat|nios2_gen2_0|cpu|Equal0~0_combout ) # ((!\plat|nios2_gen2_0|cpu|Equal62~14_combout  & !\plat|nios2_gen2_0|cpu|Equal62~13_combout )) ) )

	.dataa(gnd),
	.datab(!\plat|nios2_gen2_0|cpu|Equal0~0_combout ),
	.datac(!\plat|nios2_gen2_0|cpu|Equal62~14_combout ),
	.datad(!\plat|nios2_gen2_0|cpu|Equal62~13_combout ),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|Equal0~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~3 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~3 .lut_mask = 64'hFCCCFCCC00000000;
defparam \plat|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y3_N46
dffeas \plat|nios2_gen2_0|cpu|D_iw[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|F_iw~3_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\plat|nios2_gen2_0|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|D_iw [11]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|D_iw[11] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|D_iw[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y4_N24
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|Equal62~10 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|Equal62~10_combout  = ( \plat|nios2_gen2_0|cpu|D_iw[13]~DUPLICATE_q  & ( !\plat|nios2_gen2_0|cpu|D_iw [11] & ( (\plat|nios2_gen2_0|cpu|D_iw[16]~DUPLICATE_q  & (\plat|nios2_gen2_0|cpu|D_iw [15] & (!\plat|nios2_gen2_0|cpu|D_iw [14] & 
// !\plat|nios2_gen2_0|cpu|D_iw [12]))) ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|D_iw[16]~DUPLICATE_q ),
	.datab(!\plat|nios2_gen2_0|cpu|D_iw [15]),
	.datac(!\plat|nios2_gen2_0|cpu|D_iw [14]),
	.datad(!\plat|nios2_gen2_0|cpu|D_iw [12]),
	.datae(!\plat|nios2_gen2_0|cpu|D_iw[13]~DUPLICATE_q ),
	.dataf(!\plat|nios2_gen2_0|cpu|D_iw [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|Equal62~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|Equal62~10 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|Equal62~10 .lut_mask = 64'h0000100000000000;
defparam \plat|nios2_gen2_0|cpu|Equal62~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y4_N57
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~0 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~0_combout  = ( \plat|nios2_gen2_0|cpu|Equal0~0_combout  & ( (!\plat|nios2_gen2_0|cpu|Equal62~10_combout  & !\plat|nios2_gen2_0|cpu|Equal0~7_combout ) ) ) # ( !\plat|nios2_gen2_0|cpu|Equal0~0_combout  & ( 
// !\plat|nios2_gen2_0|cpu|Equal0~7_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|nios2_gen2_0|cpu|Equal62~10_combout ),
	.datad(!\plat|nios2_gen2_0|cpu|Equal0~7_combout ),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~0 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~0 .lut_mask = 64'hFF00FF00F000F000;
defparam \plat|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y4_N51
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|D_ctrl_retaddr~1 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|D_ctrl_retaddr~1_combout  = ( \plat|nios2_gen2_0|cpu|D_iw[13]~DUPLICATE_q  & ( \plat|nios2_gen2_0|cpu|Equal0~0_combout  & ( (!\plat|nios2_gen2_0|cpu|D_iw [12] & (\plat|nios2_gen2_0|cpu|D_iw [14] & 
// (!\plat|nios2_gen2_0|cpu|D_iw[16]~DUPLICATE_q  $ (!\plat|nios2_gen2_0|cpu|D_iw [15])))) ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|D_iw[16]~DUPLICATE_q ),
	.datab(!\plat|nios2_gen2_0|cpu|D_iw [12]),
	.datac(!\plat|nios2_gen2_0|cpu|D_iw [15]),
	.datad(!\plat|nios2_gen2_0|cpu|D_iw [14]),
	.datae(!\plat|nios2_gen2_0|cpu|D_iw[13]~DUPLICATE_q ),
	.dataf(!\plat|nios2_gen2_0|cpu|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|D_ctrl_retaddr~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|D_ctrl_retaddr~1 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|D_ctrl_retaddr~1 .lut_mask = 64'h0000000000000048;
defparam \plat|nios2_gen2_0|cpu|D_ctrl_retaddr~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y4_N6
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~1 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~1_combout  = ( !\plat|nios2_gen2_0|cpu|Equal0~9_combout  & ( !\plat|nios2_gen2_0|cpu|D_ctrl_exception~3_combout  & ( (!\plat|nios2_gen2_0|cpu|D_ctrl_exception~4_combout  & 
// (\plat|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~0_combout  & (!\plat|nios2_gen2_0|cpu|D_ctrl_exception~5_combout  & !\plat|nios2_gen2_0|cpu|D_ctrl_retaddr~1_combout ))) ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|D_ctrl_exception~4_combout ),
	.datab(!\plat|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~0_combout ),
	.datac(!\plat|nios2_gen2_0|cpu|D_ctrl_exception~5_combout ),
	.datad(!\plat|nios2_gen2_0|cpu|D_ctrl_retaddr~1_combout ),
	.datae(!\plat|nios2_gen2_0|cpu|Equal0~9_combout ),
	.dataf(!\plat|nios2_gen2_0|cpu|D_ctrl_exception~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~1 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~1 .lut_mask = 64'h2000000000000000;
defparam \plat|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y4_N39
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~4 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~4_combout  = ( \plat|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~1_combout  & ( (!\plat|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~3_combout ) # ((\plat|nios2_gen2_0|cpu|Equal0~0_combout  & 
// ((!\plat|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~0_combout ) # (!\plat|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~2_combout )))) ) ) # ( !\plat|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~1_combout  )

	.dataa(!\plat|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~0_combout ),
	.datab(!\plat|nios2_gen2_0|cpu|Equal0~0_combout ),
	.datac(!\plat|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~2_combout ),
	.datad(!\plat|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~3_combout ),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~4 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~4 .lut_mask = 64'hFFFFFFFFFF32FF32;
defparam \plat|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y4_N40
dffeas \plat|nios2_gen2_0|cpu|R_ctrl_force_src2_zero (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~4_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|R_ctrl_force_src2_zero~q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|R_ctrl_force_src2_zero .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|R_ctrl_force_src2_zero .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y8_N14
dffeas \plat|nios2_gen2_0|cpu|R_ctrl_src_imm5_shift_rot~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|D_ctrl_src_imm5_shift_rot~1_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|R_ctrl_src_imm5_shift_rot~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|R_ctrl_src_imm5_shift_rot~DUPLICATE .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|R_ctrl_src_imm5_shift_rot~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y8_N33
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_src2[6]~0 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_src2[6]~0_combout  = ( \plat|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q  ) # ( !\plat|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q  & ( (\plat|nios2_gen2_0|cpu|R_ctrl_src_imm5_shift_rot~DUPLICATE_q ) # 
// (\plat|nios2_gen2_0|cpu|R_ctrl_force_src2_zero~q ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|R_ctrl_force_src2_zero~q ),
	.datab(gnd),
	.datac(!\plat|nios2_gen2_0|cpu|R_ctrl_src_imm5_shift_rot~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_src2[6]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_src2[6]~0 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_src2[6]~0 .lut_mask = 64'h5F5F5F5FFFFFFFFF;
defparam \plat|nios2_gen2_0|cpu|E_src2[6]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y6_N10
dffeas \plat|nios2_gen2_0|cpu|E_src2[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|E_src2[8]~feeder_combout ),
	.asdata(\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [8]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|nios2_gen2_0|cpu|E_src2[6]~0_combout ),
	.sload(!\plat|nios2_gen2_0|cpu|R_src2_use_imm~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_src2 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_src2[8] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_src2[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y7_N24
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_logic_result[8]~6 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_logic_result[8]~6_combout  = ( \plat|nios2_gen2_0|cpu|E_src2 [8] & ( !\plat|nios2_gen2_0|cpu|R_logic_op[1]~DUPLICATE_q  $ (((!\plat|nios2_gen2_0|cpu|R_logic_op[0]~DUPLICATE_q ) # (!\plat|nios2_gen2_0|cpu|E_src1 [8]))) ) ) # ( 
// !\plat|nios2_gen2_0|cpu|E_src2 [8] & ( (!\plat|nios2_gen2_0|cpu|R_logic_op[1]~DUPLICATE_q  & (!\plat|nios2_gen2_0|cpu|R_logic_op[0]~DUPLICATE_q  & !\plat|nios2_gen2_0|cpu|E_src1 [8])) # (\plat|nios2_gen2_0|cpu|R_logic_op[1]~DUPLICATE_q  & 
// ((\plat|nios2_gen2_0|cpu|E_src1 [8]))) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|R_logic_op[0]~DUPLICATE_q ),
	.datab(!\plat|nios2_gen2_0|cpu|R_logic_op[1]~DUPLICATE_q ),
	.datac(!\plat|nios2_gen2_0|cpu|E_src1 [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|E_src2 [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_logic_result[8]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_logic_result[8]~6 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_logic_result[8]~6 .lut_mask = 64'h8383838336363636;
defparam \plat|nios2_gen2_0|cpu|E_logic_result[8]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y5_N36
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_alu_result[8]~7 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_alu_result[8]~7_combout  = ( \plat|nios2_gen2_0|cpu|Add2~25_sumout  & ( \plat|nios2_gen2_0|cpu|E_logic_result[8]~6_combout  & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~q ) # 
// (\plat|nios2_gen2_0|cpu|E_shift_rot_result[8]~DUPLICATE_q ) ) ) ) # ( !\plat|nios2_gen2_0|cpu|Add2~25_sumout  & ( \plat|nios2_gen2_0|cpu|E_logic_result[8]~6_combout  & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & 
// ((\plat|nios2_gen2_0|cpu|R_ctrl_logic~q ))) # (\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & (\plat|nios2_gen2_0|cpu|E_shift_rot_result[8]~DUPLICATE_q )) ) ) ) # ( \plat|nios2_gen2_0|cpu|Add2~25_sumout  & ( 
// !\plat|nios2_gen2_0|cpu|E_logic_result[8]~6_combout  & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & ((!\plat|nios2_gen2_0|cpu|R_ctrl_logic~q ))) # (\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & (\plat|nios2_gen2_0|cpu|E_shift_rot_result[8]~DUPLICATE_q 
// )) ) ) ) # ( !\plat|nios2_gen2_0|cpu|Add2~25_sumout  & ( !\plat|nios2_gen2_0|cpu|E_logic_result[8]~6_combout  & ( (\plat|nios2_gen2_0|cpu|E_shift_rot_result[8]~DUPLICATE_q  & \plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~q ) ) ) )

	.dataa(gnd),
	.datab(!\plat|nios2_gen2_0|cpu|E_shift_rot_result[8]~DUPLICATE_q ),
	.datac(!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~q ),
	.datad(!\plat|nios2_gen2_0|cpu|R_ctrl_logic~q ),
	.datae(!\plat|nios2_gen2_0|cpu|Add2~25_sumout ),
	.dataf(!\plat|nios2_gen2_0|cpu|E_logic_result[8]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_alu_result[8]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_alu_result[8]~7 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_alu_result[8]~7 .lut_mask = 64'h0303F30303F3F3F3;
defparam \plat|nios2_gen2_0|cpu|E_alu_result[8]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y5_N37
dffeas \plat|nios2_gen2_0|cpu|W_alu_result[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|E_alu_result[8]~7_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|nios2_gen2_0|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|W_alu_result [8]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|W_alu_result[8] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|W_alu_result[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y6_N0
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_src2[9]~feeder (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_src2[9]~feeder_combout  = ( \plat|nios2_gen2_0|cpu|D_iw [15] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|D_iw [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_src2[9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_src2[9]~feeder .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_src2[9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \plat|nios2_gen2_0|cpu|E_src2[9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y6_N39
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_src2[10]~feeder (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_src2[10]~feeder_combout  = ( \plat|nios2_gen2_0|cpu|D_iw[16]~DUPLICATE_q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|D_iw[16]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_src2[10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_src2[10]~feeder .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_src2[10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \plat|nios2_gen2_0|cpu|E_src2[10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y5_N6
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|D_ctrl_mem16~1 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|D_ctrl_mem16~1_combout  = ( \plat|nios2_gen2_0|cpu|D_ctrl_mem16~0_combout  & ( !\plat|nios2_gen2_0|cpu|D_iw [4] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\plat|nios2_gen2_0|cpu|D_iw [4]),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|D_ctrl_mem16~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|D_ctrl_mem16~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|D_ctrl_mem16~1 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|D_ctrl_mem16~1 .lut_mask = 64'h00000000FF00FF00;
defparam \plat|nios2_gen2_0|cpu|D_ctrl_mem16~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y5_N33
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|D_ctrl_mem8~0 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|D_ctrl_mem8~0_combout  = ( \plat|nios2_gen2_0|cpu|D_iw[1]~DUPLICATE_q  & ( (\plat|nios2_gen2_0|cpu|D_iw [0] & !\plat|nios2_gen2_0|cpu|D_iw[3]~DUPLICATE_q ) ) ) # ( !\plat|nios2_gen2_0|cpu|D_iw[1]~DUPLICATE_q  & ( 
// (\plat|nios2_gen2_0|cpu|D_iw [2] & (\plat|nios2_gen2_0|cpu|D_iw [0] & !\plat|nios2_gen2_0|cpu|D_iw[3]~DUPLICATE_q )) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|D_iw [2]),
	.datab(!\plat|nios2_gen2_0|cpu|D_iw [0]),
	.datac(!\plat|nios2_gen2_0|cpu|D_iw[3]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|D_iw[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|D_ctrl_mem8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|D_ctrl_mem8~0 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|D_ctrl_mem8~0 .lut_mask = 64'h1010101030303030;
defparam \plat|nios2_gen2_0|cpu|D_ctrl_mem8~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y5_N36
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|D_ctrl_mem8~1 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|D_ctrl_mem8~1_combout  = ( \plat|nios2_gen2_0|cpu|D_ctrl_mem8~0_combout  & ( \plat|nios2_gen2_0|cpu|D_iw [4] ) ) # ( !\plat|nios2_gen2_0|cpu|D_ctrl_mem8~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|nios2_gen2_0|cpu|D_iw [4]),
	.datad(gnd),
	.datae(!\plat|nios2_gen2_0|cpu|D_ctrl_mem8~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|D_ctrl_mem8~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|D_ctrl_mem8~1 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|D_ctrl_mem8~1 .lut_mask = 64'hFFFF0F0FFFFF0F0F;
defparam \plat|nios2_gen2_0|cpu|D_ctrl_mem8~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y6_N9
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|R_src2_hi[10]~16 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|R_src2_hi[10]~16_combout  = ( \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [26] & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q  & (((!\plat|nios2_gen2_0|cpu|R_src2_use_imm~q )) # 
// (\plat|nios2_gen2_0|cpu|D_iw [21]))) # (\plat|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q  & (((\plat|nios2_gen2_0|cpu|D_iw[16]~DUPLICATE_q )))) ) ) # ( !\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [26] & ( 
// (!\plat|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q  & (\plat|nios2_gen2_0|cpu|D_iw [21] & (\plat|nios2_gen2_0|cpu|R_src2_use_imm~q ))) # (\plat|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q  & (((\plat|nios2_gen2_0|cpu|D_iw[16]~DUPLICATE_q )))) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|D_iw [21]),
	.datab(!\plat|nios2_gen2_0|cpu|R_src2_use_imm~q ),
	.datac(!\plat|nios2_gen2_0|cpu|D_iw[16]~DUPLICATE_q ),
	.datad(!\plat|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q ),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [26]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|R_src2_hi[10]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|R_src2_hi[10]~16 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|R_src2_hi[10]~16 .lut_mask = 64'h110F110FDD0FDD0F;
defparam \plat|nios2_gen2_0|cpu|R_src2_hi[10]~16 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y4_N42
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|D_ctrl_logic~2 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|D_ctrl_logic~2_combout  = ( !\plat|nios2_gen2_0|cpu|D_iw[1]~DUPLICATE_q  & ( !\plat|nios2_gen2_0|cpu|D_iw [0] & ( (!\plat|nios2_gen2_0|cpu|D_iw[5]~DUPLICATE_q  & (\plat|nios2_gen2_0|cpu|D_iw [2] & ((\plat|nios2_gen2_0|cpu|D_iw [3]) 
// # (\plat|nios2_gen2_0|cpu|D_iw [4])))) ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|D_iw[5]~DUPLICATE_q ),
	.datab(!\plat|nios2_gen2_0|cpu|D_iw [4]),
	.datac(!\plat|nios2_gen2_0|cpu|D_iw [3]),
	.datad(!\plat|nios2_gen2_0|cpu|D_iw [2]),
	.datae(!\plat|nios2_gen2_0|cpu|D_iw[1]~DUPLICATE_q ),
	.dataf(!\plat|nios2_gen2_0|cpu|D_iw [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|D_ctrl_logic~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|D_ctrl_logic~2 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|D_ctrl_logic~2 .lut_mask = 64'h002A000000000000;
defparam \plat|nios2_gen2_0|cpu|D_ctrl_logic~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y8_N48
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|D_ctrl_unsigned_lo_imm16~0 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|D_ctrl_unsigned_lo_imm16~0_combout  = ( \plat|nios2_gen2_0|cpu|D_ctrl_unsigned_lo_imm16~1_combout  ) # ( !\plat|nios2_gen2_0|cpu|D_ctrl_unsigned_lo_imm16~1_combout  & ( (\plat|nios2_gen2_0|cpu|R_src2_use_imm~1_combout ) # 
// (\plat|nios2_gen2_0|cpu|D_ctrl_logic~2_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|nios2_gen2_0|cpu|D_ctrl_logic~2_combout ),
	.datad(!\plat|nios2_gen2_0|cpu|R_src2_use_imm~1_combout ),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|D_ctrl_unsigned_lo_imm16~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|D_ctrl_unsigned_lo_imm16~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|D_ctrl_unsigned_lo_imm16~0 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|D_ctrl_unsigned_lo_imm16~0 .lut_mask = 64'h0FFF0FFFFFFFFFFF;
defparam \plat|nios2_gen2_0|cpu|D_ctrl_unsigned_lo_imm16~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y8_N50
dffeas \plat|nios2_gen2_0|cpu|R_ctrl_unsigned_lo_imm16 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|D_ctrl_unsigned_lo_imm16~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|R_ctrl_unsigned_lo_imm16~q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|R_ctrl_unsigned_lo_imm16 .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|R_ctrl_unsigned_lo_imm16 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y8_N51
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|R_src2_hi~1 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|R_src2_hi~1_combout  = ( \plat|nios2_gen2_0|cpu|R_ctrl_unsigned_lo_imm16~q  ) # ( !\plat|nios2_gen2_0|cpu|R_ctrl_unsigned_lo_imm16~q  & ( \plat|nios2_gen2_0|cpu|R_ctrl_force_src2_zero~q  ) )

	.dataa(!\plat|nios2_gen2_0|cpu|R_ctrl_force_src2_zero~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|R_ctrl_unsigned_lo_imm16~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|R_src2_hi~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|R_src2_hi~1 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|R_src2_hi~1 .lut_mask = 64'h55555555FFFFFFFF;
defparam \plat|nios2_gen2_0|cpu|R_src2_hi~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y6_N10
dffeas \plat|nios2_gen2_0|cpu|E_src2[26] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|R_src2_hi[10]~16_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|nios2_gen2_0|cpu|R_src2_hi~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_src2 [26]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_src2[26] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_src2[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y4_N7
dffeas \plat|nios2_gen2_0|cpu|D_iw[18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|rom_0|the_altsyncram|auto_generated|q_a [18]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|nios2_gen2_0|cpu|intr_req~combout ),
	.sload(vcc),
	.ena(\plat|nios2_gen2_0|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|D_iw [18]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|D_iw[18] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|D_iw[18] .power_up = "low";
// synopsys translate_on

// Location: M10K_X76_Y6_N0
cyclonev_ram_block \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 (
	.portawe(\plat|nios2_gen2_0|cpu|W_rf_wren~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\plat|nios2_gen2_0|cpu|W_rf_wren~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\plat|nios2_gen2_0|cpu|W_rf_wr_data[31]~26_combout ,\plat|nios2_gen2_0|cpu|W_rf_wr_data[30]~13_combout ,\plat|nios2_gen2_0|cpu|W_rf_wr_data[29]~27_combout ,\plat|nios2_gen2_0|cpu|W_rf_wr_data[28]~28_combout ,
\plat|nios2_gen2_0|cpu|W_rf_wr_data[27]~29_combout ,\plat|nios2_gen2_0|cpu|W_rf_wr_data[26]~30_combout ,\plat|nios2_gen2_0|cpu|W_rf_wr_data[25]~24_combout ,\plat|nios2_gen2_0|cpu|W_rf_wr_data[24]~25_combout ,\plat|nios2_gen2_0|cpu|W_rf_wr_data[23]~22_combout ,
\plat|nios2_gen2_0|cpu|W_rf_wr_data[22]~23_combout ,\plat|nios2_gen2_0|cpu|W_rf_wr_data[21]~20_combout ,\plat|nios2_gen2_0|cpu|W_rf_wr_data[20]~21_combout ,\plat|nios2_gen2_0|cpu|W_rf_wr_data[19]~15_combout ,\plat|nios2_gen2_0|cpu|W_rf_wr_data[18]~16_combout ,
\plat|nios2_gen2_0|cpu|W_rf_wr_data[17]~14_combout ,\plat|nios2_gen2_0|cpu|W_rf_wr_data[16]~17_combout ,\plat|nios2_gen2_0|cpu|W_rf_wr_data[15]~18_combout ,\plat|nios2_gen2_0|cpu|W_rf_wr_data[14]~19_combout ,\plat|nios2_gen2_0|cpu|W_rf_wr_data[13]~7_combout ,
\plat|nios2_gen2_0|cpu|W_rf_wr_data[12]~8_combout ,\plat|nios2_gen2_0|cpu|W_rf_wr_data[11]~9_combout ,\plat|nios2_gen2_0|cpu|W_rf_wr_data[10]~12_combout ,\plat|nios2_gen2_0|cpu|W_rf_wr_data[9]~10_combout ,\plat|nios2_gen2_0|cpu|W_rf_wr_data[8]~11_combout ,
\plat|nios2_gen2_0|cpu|W_rf_wr_data[7]~6_combout ,\plat|nios2_gen2_0|cpu|W_rf_wr_data[6]~5_combout ,\plat|nios2_gen2_0|cpu|W_rf_wr_data[5]~4_combout ,\plat|nios2_gen2_0|cpu|W_rf_wr_data[4]~3_combout ,\plat|nios2_gen2_0|cpu|W_rf_wr_data[3]~2_combout ,
\plat|nios2_gen2_0|cpu|W_rf_wr_data[2]~1_combout ,\plat|nios2_gen2_0|cpu|W_rf_wr_data[1]~0_combout ,\plat|nios2_gen2_0|cpu|W_rf_wr_data[0]~31_combout }),
	.portaaddr({\plat|nios2_gen2_0|cpu|R_dst_regnum [4],\plat|nios2_gen2_0|cpu|R_dst_regnum [3],\plat|nios2_gen2_0|cpu|R_dst_regnum [2],\plat|nios2_gen2_0|cpu|R_dst_regnum [1],\plat|nios2_gen2_0|cpu|R_dst_regnum [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(40'b0000000000000000000000000000000000000000),
	.portbaddr({\plat|nios2_gen2_0|cpu|D_iw [31],\plat|nios2_gen2_0|cpu|D_iw [30],\plat|nios2_gen2_0|cpu|D_iw [29],\plat|nios2_gen2_0|cpu|D_iw [28],\plat|nios2_gen2_0|cpu|D_iw [27]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .logical_ram_name = "platform:plat|platform_nios2_gen2_0:nios2_gen2_0|platform_nios2_gen2_0_cpu:cpu|platform_nios2_gen2_0_cpu_register_bank_a_module:platform_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|ALTSYNCRAM";
defparam \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_a_address_width = 5;
defparam \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_a_data_width = 40;
defparam \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_a_last_address = 31;
defparam \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 32;
defparam \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_b_address_clock = "clock1";
defparam \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_b_address_width = 5;
defparam \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_b_data_width = 40;
defparam \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_b_last_address = 31;
defparam \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 32;
defparam \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_b_logical_ram_width = 32;
defparam \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X68_Y4_N42
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_src1[31]~0 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_src1[31]~0_combout  = ( \plat|nios2_gen2_0|cpu|R_src1~0_combout  ) # ( !\plat|nios2_gen2_0|cpu|R_src1~0_combout  & ( \plat|nios2_gen2_0|cpu|R_src1~1_combout  ) )

	.dataa(gnd),
	.datab(!\plat|nios2_gen2_0|cpu|R_src1~1_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|R_src1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_src1[31]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_src1[31]~0 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_src1[31]~0 .lut_mask = 64'h33333333FFFFFFFF;
defparam \plat|nios2_gen2_0|cpu|E_src1[31]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y6_N52
dffeas \plat|nios2_gen2_0|cpu|E_src1[31]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [31]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|nios2_gen2_0|cpu|E_src1[31]~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_src1[31]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_src1[31]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_src1[31]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: M10K_X69_Y6_N0
cyclonev_ram_block \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 (
	.portawe(\plat|nios2_gen2_0|cpu|W_rf_wren~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\plat|nios2_gen2_0|cpu|W_rf_wren~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\plat|nios2_gen2_0|cpu|W_rf_wr_data[31]~26_combout ,\plat|nios2_gen2_0|cpu|W_rf_wr_data[30]~13_combout ,\plat|nios2_gen2_0|cpu|W_rf_wr_data[29]~27_combout ,\plat|nios2_gen2_0|cpu|W_rf_wr_data[28]~28_combout ,
\plat|nios2_gen2_0|cpu|W_rf_wr_data[27]~29_combout ,\plat|nios2_gen2_0|cpu|W_rf_wr_data[26]~30_combout ,\plat|nios2_gen2_0|cpu|W_rf_wr_data[25]~24_combout ,\plat|nios2_gen2_0|cpu|W_rf_wr_data[24]~25_combout ,\plat|nios2_gen2_0|cpu|W_rf_wr_data[23]~22_combout ,
\plat|nios2_gen2_0|cpu|W_rf_wr_data[22]~23_combout ,\plat|nios2_gen2_0|cpu|W_rf_wr_data[21]~20_combout ,\plat|nios2_gen2_0|cpu|W_rf_wr_data[20]~21_combout ,\plat|nios2_gen2_0|cpu|W_rf_wr_data[19]~15_combout ,\plat|nios2_gen2_0|cpu|W_rf_wr_data[18]~16_combout ,
\plat|nios2_gen2_0|cpu|W_rf_wr_data[17]~14_combout ,\plat|nios2_gen2_0|cpu|W_rf_wr_data[16]~17_combout ,\plat|nios2_gen2_0|cpu|W_rf_wr_data[15]~18_combout ,\plat|nios2_gen2_0|cpu|W_rf_wr_data[14]~19_combout ,\plat|nios2_gen2_0|cpu|W_rf_wr_data[13]~7_combout ,
\plat|nios2_gen2_0|cpu|W_rf_wr_data[12]~8_combout ,\plat|nios2_gen2_0|cpu|W_rf_wr_data[11]~9_combout ,\plat|nios2_gen2_0|cpu|W_rf_wr_data[10]~12_combout ,\plat|nios2_gen2_0|cpu|W_rf_wr_data[9]~10_combout ,\plat|nios2_gen2_0|cpu|W_rf_wr_data[8]~11_combout ,
\plat|nios2_gen2_0|cpu|W_rf_wr_data[7]~6_combout ,\plat|nios2_gen2_0|cpu|W_rf_wr_data[6]~5_combout ,\plat|nios2_gen2_0|cpu|W_rf_wr_data[5]~4_combout ,\plat|nios2_gen2_0|cpu|W_rf_wr_data[4]~3_combout ,\plat|nios2_gen2_0|cpu|W_rf_wr_data[3]~2_combout ,
\plat|nios2_gen2_0|cpu|W_rf_wr_data[2]~1_combout ,\plat|nios2_gen2_0|cpu|W_rf_wr_data[1]~0_combout ,\plat|nios2_gen2_0|cpu|W_rf_wr_data[0]~31_combout }),
	.portaaddr({\plat|nios2_gen2_0|cpu|R_dst_regnum [4],\plat|nios2_gen2_0|cpu|R_dst_regnum [3],\plat|nios2_gen2_0|cpu|R_dst_regnum [2],\plat|nios2_gen2_0|cpu|R_dst_regnum [1],\plat|nios2_gen2_0|cpu|R_dst_regnum [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(40'b0000000000000000000000000000000000000000),
	.portbaddr({\plat|nios2_gen2_0|cpu|D_iw [26],\plat|nios2_gen2_0|cpu|D_iw [25],\plat|nios2_gen2_0|cpu|D_iw [24],\plat|nios2_gen2_0|cpu|D_iw [23],\plat|nios2_gen2_0|cpu|D_iw [22]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .logical_ram_name = "platform:plat|platform_nios2_gen2_0:nios2_gen2_0|platform_nios2_gen2_0_cpu:cpu|platform_nios2_gen2_0_cpu_register_bank_b_module:platform_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|ALTSYNCRAM";
defparam \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_a_address_width = 5;
defparam \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_a_data_width = 40;
defparam \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_a_last_address = 31;
defparam \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 32;
defparam \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_b_address_clock = "clock1";
defparam \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_b_address_width = 5;
defparam \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_b_data_width = 40;
defparam \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_b_last_address = 31;
defparam \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 32;
defparam \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_b_logical_ram_width = 32;
defparam \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X70_Y6_N51
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|R_src2_hi[15]~12 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|R_src2_hi[15]~12_combout  = ( \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [31] & ( (!\plat|nios2_gen2_0|cpu|R_src2_hi~1_combout  & (((!\plat|nios2_gen2_0|cpu|R_src2_use_imm~q  & 
// !\plat|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q )) # (\plat|nios2_gen2_0|cpu|D_iw [21]))) ) ) # ( !\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [31] & ( (\plat|nios2_gen2_0|cpu|D_iw [21] & 
// (!\plat|nios2_gen2_0|cpu|R_src2_hi~1_combout  & ((\plat|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q ) # (\plat|nios2_gen2_0|cpu|R_src2_use_imm~q )))) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|D_iw [21]),
	.datab(!\plat|nios2_gen2_0|cpu|R_src2_use_imm~q ),
	.datac(!\plat|nios2_gen2_0|cpu|R_src2_hi~1_combout ),
	.datad(!\plat|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q ),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|R_src2_hi[15]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|R_src2_hi[15]~12 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|R_src2_hi[15]~12 .lut_mask = 64'h10501050D050D050;
defparam \plat|nios2_gen2_0|cpu|R_src2_hi[15]~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y6_N52
dffeas \plat|nios2_gen2_0|cpu|E_src2[31] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|R_src2_hi[15]~12_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_src2 [31]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_src2[31] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_src2[31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y8_N15
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_logic_result[31]~21 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_logic_result[31]~21_combout  = ( \plat|nios2_gen2_0|cpu|E_src2 [31] & ( !\plat|nios2_gen2_0|cpu|R_logic_op[1]~DUPLICATE_q  $ (((!\plat|nios2_gen2_0|cpu|R_logic_op [0]) # (!\plat|nios2_gen2_0|cpu|E_src1[31]~DUPLICATE_q ))) ) ) # ( 
// !\plat|nios2_gen2_0|cpu|E_src2 [31] & ( (!\plat|nios2_gen2_0|cpu|R_logic_op[1]~DUPLICATE_q  & (!\plat|nios2_gen2_0|cpu|R_logic_op [0] & !\plat|nios2_gen2_0|cpu|E_src1[31]~DUPLICATE_q )) # (\plat|nios2_gen2_0|cpu|R_logic_op[1]~DUPLICATE_q  & 
// ((\plat|nios2_gen2_0|cpu|E_src1[31]~DUPLICATE_q ))) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|R_logic_op[1]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\plat|nios2_gen2_0|cpu|R_logic_op [0]),
	.datad(!\plat|nios2_gen2_0|cpu|E_src1[31]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|E_src2 [31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_logic_result[31]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_logic_result[31]~21 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_logic_result[31]~21 .lut_mask = 64'hA055A055555A555A;
defparam \plat|nios2_gen2_0|cpu|E_logic_result[31]~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y3_N48
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|Equal62~3 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|Equal62~3_combout  = ( \plat|nios2_gen2_0|cpu|D_iw [14] & ( !\plat|nios2_gen2_0|cpu|D_iw [15] & ( (!\plat|nios2_gen2_0|cpu|D_iw[16]~DUPLICATE_q  & (!\plat|nios2_gen2_0|cpu|D_iw[11]~DUPLICATE_q  & (!\plat|nios2_gen2_0|cpu|D_iw [13] & 
// !\plat|nios2_gen2_0|cpu|D_iw[12]~DUPLICATE_q ))) ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|D_iw[16]~DUPLICATE_q ),
	.datab(!\plat|nios2_gen2_0|cpu|D_iw[11]~DUPLICATE_q ),
	.datac(!\plat|nios2_gen2_0|cpu|D_iw [13]),
	.datad(!\plat|nios2_gen2_0|cpu|D_iw[12]~DUPLICATE_q ),
	.datae(!\plat|nios2_gen2_0|cpu|D_iw [14]),
	.dataf(!\plat|nios2_gen2_0|cpu|D_iw [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|Equal62~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|Equal62~3 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|Equal62~3 .lut_mask = 64'h0000800000000000;
defparam \plat|nios2_gen2_0|cpu|Equal62~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y7_N39
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|Equal0~2 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|Equal0~2_combout  = ( !\plat|nios2_gen2_0|cpu|D_iw [4] & ( \plat|nios2_gen2_0|cpu|D_iw[3]~DUPLICATE_q  & ( (!\plat|nios2_gen2_0|cpu|D_iw[5]~DUPLICATE_q  & (!\plat|nios2_gen2_0|cpu|D_iw [0] & (\plat|nios2_gen2_0|cpu|D_iw [2] & 
// \plat|nios2_gen2_0|cpu|D_iw[1]~DUPLICATE_q ))) ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|D_iw[5]~DUPLICATE_q ),
	.datab(!\plat|nios2_gen2_0|cpu|D_iw [0]),
	.datac(!\plat|nios2_gen2_0|cpu|D_iw [2]),
	.datad(!\plat|nios2_gen2_0|cpu|D_iw[1]~DUPLICATE_q ),
	.datae(!\plat|nios2_gen2_0|cpu|D_iw [4]),
	.dataf(!\plat|nios2_gen2_0|cpu|D_iw[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|Equal0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|Equal0~2 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|Equal0~2 .lut_mask = 64'h0000000000080000;
defparam \plat|nios2_gen2_0|cpu|Equal0~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y7_N6
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_invert_arith_src_msb~0 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_invert_arith_src_msb~0_combout  = ( !\plat|nios2_gen2_0|cpu|Equal0~2_combout  & ( (!\plat|nios2_gen2_0|cpu|Equal0~1_combout  & ((!\plat|nios2_gen2_0|cpu|Equal0~0_combout ) # ((!\plat|nios2_gen2_0|cpu|Equal62~3_combout  & 
// !\plat|nios2_gen2_0|cpu|Equal62~5_combout )))) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|Equal62~3_combout ),
	.datab(!\plat|nios2_gen2_0|cpu|Equal62~5_combout ),
	.datac(!\plat|nios2_gen2_0|cpu|Equal0~0_combout ),
	.datad(!\plat|nios2_gen2_0|cpu|Equal0~1_combout ),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|Equal0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_invert_arith_src_msb~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_invert_arith_src_msb~0 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_invert_arith_src_msb~0 .lut_mask = 64'hF800F80000000000;
defparam \plat|nios2_gen2_0|cpu|E_invert_arith_src_msb~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y7_N36
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|Equal0~11 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|Equal0~11_combout  = ( !\plat|nios2_gen2_0|cpu|D_iw[3]~DUPLICATE_q  & ( \plat|nios2_gen2_0|cpu|D_iw [4] & ( (!\plat|nios2_gen2_0|cpu|D_iw[5]~DUPLICATE_q  & (!\plat|nios2_gen2_0|cpu|D_iw [0] & 
// (\plat|nios2_gen2_0|cpu|D_iw[1]~DUPLICATE_q  & \plat|nios2_gen2_0|cpu|D_iw [2]))) ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|D_iw[5]~DUPLICATE_q ),
	.datab(!\plat|nios2_gen2_0|cpu|D_iw [0]),
	.datac(!\plat|nios2_gen2_0|cpu|D_iw[1]~DUPLICATE_q ),
	.datad(!\plat|nios2_gen2_0|cpu|D_iw [2]),
	.datae(!\plat|nios2_gen2_0|cpu|D_iw[3]~DUPLICATE_q ),
	.dataf(!\plat|nios2_gen2_0|cpu|D_iw [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|Equal0~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|Equal0~11 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|Equal0~11 .lut_mask = 64'h0000000000080000;
defparam \plat|nios2_gen2_0|cpu|Equal0~11 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y7_N18
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_invert_arith_src_msb~1 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_invert_arith_src_msb~1_combout  = ( \plat|nios2_gen2_0|cpu|Equal0~6_combout  & ( \plat|nios2_gen2_0|cpu|R_valid~q  ) ) # ( !\plat|nios2_gen2_0|cpu|Equal0~6_combout  & ( (\plat|nios2_gen2_0|cpu|R_valid~q  & 
// ((!\plat|nios2_gen2_0|cpu|E_invert_arith_src_msb~0_combout ) # (\plat|nios2_gen2_0|cpu|Equal0~11_combout ))) ) )

	.dataa(gnd),
	.datab(!\plat|nios2_gen2_0|cpu|E_invert_arith_src_msb~0_combout ),
	.datac(!\plat|nios2_gen2_0|cpu|Equal0~11_combout ),
	.datad(!\plat|nios2_gen2_0|cpu|R_valid~q ),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|Equal0~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_invert_arith_src_msb~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_invert_arith_src_msb~1 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_invert_arith_src_msb~1 .lut_mask = 64'h00CF00CF00FF00FF;
defparam \plat|nios2_gen2_0|cpu|E_invert_arith_src_msb~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y7_N19
dffeas \plat|nios2_gen2_0|cpu|E_invert_arith_src_msb (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|E_invert_arith_src_msb~1_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_invert_arith_src_msb~q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_invert_arith_src_msb .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_invert_arith_src_msb .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y6_N53
dffeas \plat|nios2_gen2_0|cpu|E_src1[31] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [31]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|nios2_gen2_0|cpu|E_src1[31]~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_src1 [31]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_src1[31] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_src1[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y4_N4
dffeas \plat|nios2_gen2_0|cpu|D_iw[20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|F_iw~12_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\plat|nios2_gen2_0|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|D_iw [20]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|D_iw[20] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|D_iw[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y6_N3
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|R_src2_hi[14]~0 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|R_src2_hi[14]~0_combout  = ( \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [30] & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q  & (((!\plat|nios2_gen2_0|cpu|R_src2_use_imm~q )) # 
// (\plat|nios2_gen2_0|cpu|D_iw [21]))) # (\plat|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q  & (((\plat|nios2_gen2_0|cpu|D_iw [20])))) ) ) # ( !\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [30] & ( 
// (!\plat|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q  & (\plat|nios2_gen2_0|cpu|D_iw [21] & (\plat|nios2_gen2_0|cpu|R_src2_use_imm~q ))) # (\plat|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q  & (((\plat|nios2_gen2_0|cpu|D_iw [20])))) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|D_iw [21]),
	.datab(!\plat|nios2_gen2_0|cpu|R_src2_use_imm~q ),
	.datac(!\plat|nios2_gen2_0|cpu|D_iw [20]),
	.datad(!\plat|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q ),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [30]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|R_src2_hi[14]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|R_src2_hi[14]~0 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|R_src2_hi[14]~0 .lut_mask = 64'h110F110FDD0FDD0F;
defparam \plat|nios2_gen2_0|cpu|R_src2_hi[14]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y6_N4
dffeas \plat|nios2_gen2_0|cpu|E_src2[30] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|R_src2_hi[14]~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|nios2_gen2_0|cpu|R_src2_hi~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_src2 [30]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_src2[30] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_src2[30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y6_N36
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|R_src2_hi[13]~13 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|R_src2_hi[13]~13_combout  = ( \plat|nios2_gen2_0|cpu|D_iw [19] & ( ((!\plat|nios2_gen2_0|cpu|R_src2_use_imm~q  & ((\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [29]))) # 
// (\plat|nios2_gen2_0|cpu|R_src2_use_imm~q  & (\plat|nios2_gen2_0|cpu|D_iw [21]))) # (\plat|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q ) ) ) # ( !\plat|nios2_gen2_0|cpu|D_iw [19] & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q  & 
// ((!\plat|nios2_gen2_0|cpu|R_src2_use_imm~q  & ((\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [29]))) # (\plat|nios2_gen2_0|cpu|R_src2_use_imm~q  & (\plat|nios2_gen2_0|cpu|D_iw [21])))) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q ),
	.datab(!\plat|nios2_gen2_0|cpu|D_iw [21]),
	.datac(!\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [29]),
	.datad(!\plat|nios2_gen2_0|cpu|R_src2_use_imm~q ),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|D_iw [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|R_src2_hi[13]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|R_src2_hi[13]~13 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|R_src2_hi[13]~13 .lut_mask = 64'h0A220A225F775F77;
defparam \plat|nios2_gen2_0|cpu|R_src2_hi[13]~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y6_N38
dffeas \plat|nios2_gen2_0|cpu|E_src2[29] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|R_src2_hi[13]~13_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|nios2_gen2_0|cpu|R_src2_hi~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_src2 [29]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_src2[29] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_src2[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y6_N38
dffeas \plat|nios2_gen2_0|cpu|E_src1[29] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [29]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|nios2_gen2_0|cpu|E_src1[31]~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_src1 [29]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_src1[29] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_src1[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y6_N29
dffeas \plat|nios2_gen2_0|cpu|E_src1[28] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [28]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|nios2_gen2_0|cpu|E_src1[31]~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_src1 [28]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_src1[28] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_src1[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y6_N6
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|R_src2_hi[11]~15 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|R_src2_hi[11]~15_combout  = ( \plat|nios2_gen2_0|cpu|D_iw [17] & ( ((!\plat|nios2_gen2_0|cpu|R_src2_use_imm~q  & ((\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [27]))) # 
// (\plat|nios2_gen2_0|cpu|R_src2_use_imm~q  & (\plat|nios2_gen2_0|cpu|D_iw [21]))) # (\plat|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q ) ) ) # ( !\plat|nios2_gen2_0|cpu|D_iw [17] & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q  & 
// ((!\plat|nios2_gen2_0|cpu|R_src2_use_imm~q  & ((\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [27]))) # (\plat|nios2_gen2_0|cpu|R_src2_use_imm~q  & (\plat|nios2_gen2_0|cpu|D_iw [21])))) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|D_iw [21]),
	.datab(!\plat|nios2_gen2_0|cpu|R_src2_use_imm~q ),
	.datac(!\plat|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q ),
	.datad(!\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [27]),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|D_iw [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|R_src2_hi[11]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|R_src2_hi[11]~15 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|R_src2_hi[11]~15 .lut_mask = 64'h10D010D01FDF1FDF;
defparam \plat|nios2_gen2_0|cpu|R_src2_hi[11]~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y6_N8
dffeas \plat|nios2_gen2_0|cpu|E_src2[27] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|R_src2_hi[11]~15_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|nios2_gen2_0|cpu|R_src2_hi~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_src2 [27]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_src2[27] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_src2[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y6_N30
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|R_src2_hi[9]~10 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|R_src2_hi[9]~10_combout  = ( \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [25] & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q  & (((!\plat|nios2_gen2_0|cpu|R_src2_use_imm~q )) # 
// (\plat|nios2_gen2_0|cpu|D_iw [21]))) # (\plat|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q  & (((\plat|nios2_gen2_0|cpu|D_iw [15])))) ) ) # ( !\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [25] & ( 
// (!\plat|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q  & (\plat|nios2_gen2_0|cpu|D_iw [21] & ((\plat|nios2_gen2_0|cpu|R_src2_use_imm~q )))) # (\plat|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q  & (((\plat|nios2_gen2_0|cpu|D_iw [15])))) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q ),
	.datab(!\plat|nios2_gen2_0|cpu|D_iw [21]),
	.datac(!\plat|nios2_gen2_0|cpu|D_iw [15]),
	.datad(!\plat|nios2_gen2_0|cpu|R_src2_use_imm~q ),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [25]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|R_src2_hi[9]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|R_src2_hi[9]~10 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|R_src2_hi[9]~10 .lut_mask = 64'h05270527AF27AF27;
defparam \plat|nios2_gen2_0|cpu|R_src2_hi[9]~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y6_N31
dffeas \plat|nios2_gen2_0|cpu|E_src2[25] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|R_src2_hi[9]~10_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|nios2_gen2_0|cpu|R_src2_hi~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_src2 [25]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_src2[25] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_src2[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y6_N17
dffeas \plat|nios2_gen2_0|cpu|E_src1[24] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [24]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|nios2_gen2_0|cpu|E_src1[31]~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_src1 [24]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_src1[24] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_src1[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y6_N33
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|R_src2_hi[8]~11 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|R_src2_hi[8]~11_combout  = ( \plat|nios2_gen2_0|cpu|D_iw [14] & ( ((!\plat|nios2_gen2_0|cpu|R_src2_use_imm~q  & ((\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [24]))) # 
// (\plat|nios2_gen2_0|cpu|R_src2_use_imm~q  & (\plat|nios2_gen2_0|cpu|D_iw [21]))) # (\plat|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q ) ) ) # ( !\plat|nios2_gen2_0|cpu|D_iw [14] & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q  & 
// ((!\plat|nios2_gen2_0|cpu|R_src2_use_imm~q  & ((\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [24]))) # (\plat|nios2_gen2_0|cpu|R_src2_use_imm~q  & (\plat|nios2_gen2_0|cpu|D_iw [21])))) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q ),
	.datab(!\plat|nios2_gen2_0|cpu|D_iw [21]),
	.datac(!\plat|nios2_gen2_0|cpu|R_src2_use_imm~q ),
	.datad(!\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [24]),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|D_iw [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|R_src2_hi[8]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|R_src2_hi[8]~11 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|R_src2_hi[8]~11 .lut_mask = 64'h02A202A257F757F7;
defparam \plat|nios2_gen2_0|cpu|R_src2_hi[8]~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y6_N34
dffeas \plat|nios2_gen2_0|cpu|E_src2[24] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|R_src2_hi[8]~11_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|nios2_gen2_0|cpu|R_src2_hi~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_src2 [24]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_src2[24] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_src2[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y6_N14
dffeas \plat|nios2_gen2_0|cpu|E_src1[23] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [23]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|nios2_gen2_0|cpu|E_src1[31]~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_src1 [23]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_src1[23] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_src1[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y6_N12
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|R_src2_hi[7]~8 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|R_src2_hi[7]~8_combout  = ( \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [23] & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q  & (((!\plat|nios2_gen2_0|cpu|R_src2_use_imm~q )) # 
// (\plat|nios2_gen2_0|cpu|D_iw [21]))) # (\plat|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q  & (((\plat|nios2_gen2_0|cpu|D_iw[13]~DUPLICATE_q )))) ) ) # ( !\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [23] & ( 
// (!\plat|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q  & (\plat|nios2_gen2_0|cpu|D_iw [21] & ((\plat|nios2_gen2_0|cpu|R_src2_use_imm~q )))) # (\plat|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q  & (((\plat|nios2_gen2_0|cpu|D_iw[13]~DUPLICATE_q )))) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q ),
	.datab(!\plat|nios2_gen2_0|cpu|D_iw [21]),
	.datac(!\plat|nios2_gen2_0|cpu|D_iw[13]~DUPLICATE_q ),
	.datad(!\plat|nios2_gen2_0|cpu|R_src2_use_imm~q ),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|R_src2_hi[7]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|R_src2_hi[7]~8 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|R_src2_hi[7]~8 .lut_mask = 64'h05270527AF27AF27;
defparam \plat|nios2_gen2_0|cpu|R_src2_hi[7]~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y6_N14
dffeas \plat|nios2_gen2_0|cpu|E_src2[23] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|R_src2_hi[7]~8_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|nios2_gen2_0|cpu|R_src2_hi~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_src2 [23]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_src2[23] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_src2[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y6_N11
dffeas \plat|nios2_gen2_0|cpu|E_src1[22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [22]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|nios2_gen2_0|cpu|E_src1[31]~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_src1 [22]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_src1[22] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_src1[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y6_N57
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|R_src2_hi[6]~9 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|R_src2_hi[6]~9_combout  = ( \plat|nios2_gen2_0|cpu|D_iw [21] & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q  & (((\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [22])) # 
// (\plat|nios2_gen2_0|cpu|R_src2_use_imm~q ))) # (\plat|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q  & (((\plat|nios2_gen2_0|cpu|D_iw [12])))) ) ) # ( !\plat|nios2_gen2_0|cpu|D_iw [21] & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q  & 
// (!\plat|nios2_gen2_0|cpu|R_src2_use_imm~q  & ((\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [22])))) # (\plat|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q  & (((\plat|nios2_gen2_0|cpu|D_iw [12])))) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q ),
	.datab(!\plat|nios2_gen2_0|cpu|R_src2_use_imm~q ),
	.datac(!\plat|nios2_gen2_0|cpu|D_iw [12]),
	.datad(!\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [22]),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|D_iw [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|R_src2_hi[6]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|R_src2_hi[6]~9 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|R_src2_hi[6]~9 .lut_mask = 64'h058D058D27AF27AF;
defparam \plat|nios2_gen2_0|cpu|R_src2_hi[6]~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y6_N58
dffeas \plat|nios2_gen2_0|cpu|E_src2[22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|R_src2_hi[6]~9_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|nios2_gen2_0|cpu|R_src2_hi~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_src2 [22]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_src2[22] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_src2[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y6_N18
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|R_src2_hi[5]~6 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|R_src2_hi[5]~6_combout  = ( \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [21] & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q  & ((!\plat|nios2_gen2_0|cpu|R_src2_use_imm~q ) # 
// ((\plat|nios2_gen2_0|cpu|D_iw [21])))) # (\plat|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q  & (((\plat|nios2_gen2_0|cpu|D_iw[11]~DUPLICATE_q )))) ) ) # ( !\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [21] & ( 
// (!\plat|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q  & (\plat|nios2_gen2_0|cpu|R_src2_use_imm~q  & (\plat|nios2_gen2_0|cpu|D_iw [21]))) # (\plat|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q  & (((\plat|nios2_gen2_0|cpu|D_iw[11]~DUPLICATE_q )))) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q ),
	.datab(!\plat|nios2_gen2_0|cpu|R_src2_use_imm~q ),
	.datac(!\plat|nios2_gen2_0|cpu|D_iw [21]),
	.datad(!\plat|nios2_gen2_0|cpu|D_iw[11]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|R_src2_hi[5]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|R_src2_hi[5]~6 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|R_src2_hi[5]~6 .lut_mask = 64'h025702578ADF8ADF;
defparam \plat|nios2_gen2_0|cpu|R_src2_hi[5]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y6_N19
dffeas \plat|nios2_gen2_0|cpu|E_src2[21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|R_src2_hi[5]~6_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|nios2_gen2_0|cpu|R_src2_hi~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_src2 [21]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_src2[21] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_src2[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y6_N48
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|R_src2_hi[4]~7 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|R_src2_hi[4]~7_combout  = ( \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [20] & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q  & (((!\plat|nios2_gen2_0|cpu|R_src2_use_imm~q )) # 
// (\plat|nios2_gen2_0|cpu|D_iw [21]))) # (\plat|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q  & (((\plat|nios2_gen2_0|cpu|D_iw [10])))) ) ) # ( !\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [20] & ( 
// (!\plat|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q  & (\plat|nios2_gen2_0|cpu|D_iw [21] & (\plat|nios2_gen2_0|cpu|R_src2_use_imm~q ))) # (\plat|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q  & (((\plat|nios2_gen2_0|cpu|D_iw [10])))) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|D_iw [21]),
	.datab(!\plat|nios2_gen2_0|cpu|R_src2_use_imm~q ),
	.datac(!\plat|nios2_gen2_0|cpu|D_iw [10]),
	.datad(!\plat|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q ),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|R_src2_hi[4]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|R_src2_hi[4]~7 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|R_src2_hi[4]~7 .lut_mask = 64'h110F110FDD0FDD0F;
defparam \plat|nios2_gen2_0|cpu|R_src2_hi[4]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y6_N49
dffeas \plat|nios2_gen2_0|cpu|E_src2[20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|R_src2_hi[4]~7_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|nios2_gen2_0|cpu|R_src2_hi~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_src2 [20]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_src2[20] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_src2[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y4_N22
dffeas \plat|nios2_gen2_0|cpu|D_iw[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|rom_0|the_altsyncram|auto_generated|q_a [9]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|nios2_gen2_0|cpu|intr_req~combout ),
	.sload(vcc),
	.ena(\plat|nios2_gen2_0|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|D_iw [9]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|D_iw[9] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|D_iw[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y6_N15
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|R_src2_hi[3]~3 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|R_src2_hi[3]~3_combout  = ( \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [19] & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q  & (((!\plat|nios2_gen2_0|cpu|R_src2_use_imm~q )) # 
// (\plat|nios2_gen2_0|cpu|D_iw [21]))) # (\plat|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q  & (((\plat|nios2_gen2_0|cpu|D_iw [9])))) ) ) # ( !\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [19] & ( 
// (!\plat|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q  & (\plat|nios2_gen2_0|cpu|D_iw [21] & ((\plat|nios2_gen2_0|cpu|R_src2_use_imm~q )))) # (\plat|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q  & (((\plat|nios2_gen2_0|cpu|D_iw [9])))) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q ),
	.datab(!\plat|nios2_gen2_0|cpu|D_iw [21]),
	.datac(!\plat|nios2_gen2_0|cpu|D_iw [9]),
	.datad(!\plat|nios2_gen2_0|cpu|R_src2_use_imm~q ),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|R_src2_hi[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|R_src2_hi[3]~3 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|R_src2_hi[3]~3 .lut_mask = 64'h05270527AF27AF27;
defparam \plat|nios2_gen2_0|cpu|R_src2_hi[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y6_N16
dffeas \plat|nios2_gen2_0|cpu|E_src2[19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|R_src2_hi[3]~3_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|nios2_gen2_0|cpu|R_src2_hi~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_src2 [19]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_src2[19] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_src2[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y6_N59
dffeas \plat|nios2_gen2_0|cpu|E_src1[19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [19]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|nios2_gen2_0|cpu|E_src1[31]~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_src1 [19]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_src1[19] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_src1[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y3_N1
dffeas \plat|nios2_gen2_0|cpu|D_iw[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|rom_0|the_altsyncram|auto_generated|q_a [7]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|nios2_gen2_0|cpu|intr_req~combout ),
	.sload(vcc),
	.ena(\plat|nios2_gen2_0|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|D_iw [7]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|D_iw[7] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|D_iw[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y6_N54
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|R_src2_hi[1]~2 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|R_src2_hi[1]~2_combout  = ( \plat|nios2_gen2_0|cpu|D_iw [21] & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q  & (((\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [17])) # 
// (\plat|nios2_gen2_0|cpu|R_src2_use_imm~q ))) # (\plat|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q  & (((\plat|nios2_gen2_0|cpu|D_iw [7])))) ) ) # ( !\plat|nios2_gen2_0|cpu|D_iw [21] & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q  & 
// (!\plat|nios2_gen2_0|cpu|R_src2_use_imm~q  & ((\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [17])))) # (\plat|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q  & (((\plat|nios2_gen2_0|cpu|D_iw [7])))) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q ),
	.datab(!\plat|nios2_gen2_0|cpu|R_src2_use_imm~q ),
	.datac(!\plat|nios2_gen2_0|cpu|D_iw [7]),
	.datad(!\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [17]),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|D_iw [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|R_src2_hi[1]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|R_src2_hi[1]~2 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|R_src2_hi[1]~2 .lut_mask = 64'h058D058D27AF27AF;
defparam \plat|nios2_gen2_0|cpu|R_src2_hi[1]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y6_N55
dffeas \plat|nios2_gen2_0|cpu|E_src2[17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|R_src2_hi[1]~2_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|nios2_gen2_0|cpu|R_src2_hi~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_src2 [17]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_src2[17] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_src2[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y7_N30
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_src1[17]~feeder (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_src1[17]~feeder_combout  = ( \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [17] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_src1[17]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_src1[17]~feeder .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_src1[17]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \plat|nios2_gen2_0|cpu|E_src1[17]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y7_N31
dffeas \plat|nios2_gen2_0|cpu|E_src1[17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|E_src1[17]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|nios2_gen2_0|cpu|E_src1[31]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_src1 [17]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_src1[17] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_src1[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y7_N7
dffeas \plat|nios2_gen2_0|cpu|E_src1[16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [16]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|nios2_gen2_0|cpu|E_src1[31]~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_src1 [16]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_src1[16] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_src1[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y7_N22
dffeas \plat|nios2_gen2_0|cpu|E_src1[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [15]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|nios2_gen2_0|cpu|E_src1[31]~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_src1 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_src1[15] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_src1[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y6_N18
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_src2[14]~feeder (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_src2[14]~feeder_combout  = ( \plat|nios2_gen2_0|cpu|D_iw[20]~DUPLICATE_q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|D_iw[20]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_src2[14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_src2[14]~feeder .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_src2[14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \plat|nios2_gen2_0|cpu|E_src2[14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y6_N20
dffeas \plat|nios2_gen2_0|cpu|E_src2[14]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|E_src2[14]~feeder_combout ),
	.asdata(\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [14]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|nios2_gen2_0|cpu|E_src2[6]~0_combout ),
	.sload(!\plat|nios2_gen2_0|cpu|R_src2_use_imm~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_src2[14]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_src2[14]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_src2[14]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y6_N51
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_src2[13]~feeder (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_src2[13]~feeder_combout  = \plat|nios2_gen2_0|cpu|D_iw [19]

	.dataa(!\plat|nios2_gen2_0|cpu|D_iw [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_src2[13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_src2[13]~feeder .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_src2[13]~feeder .lut_mask = 64'h5555555555555555;
defparam \plat|nios2_gen2_0|cpu|E_src2[13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y6_N52
dffeas \plat|nios2_gen2_0|cpu|E_src2[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|E_src2[13]~feeder_combout ),
	.asdata(\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [13]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|nios2_gen2_0|cpu|E_src2[6]~0_combout ),
	.sload(!\plat|nios2_gen2_0|cpu|R_src2_use_imm~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_src2 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_src2[13] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_src2[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y6_N48
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_src2[12]~feeder (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_src2[12]~feeder_combout  = \plat|nios2_gen2_0|cpu|D_iw [18]

	.dataa(gnd),
	.datab(!\plat|nios2_gen2_0|cpu|D_iw [18]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_src2[12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_src2[12]~feeder .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_src2[12]~feeder .lut_mask = 64'h3333333333333333;
defparam \plat|nios2_gen2_0|cpu|E_src2[12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y6_N49
dffeas \plat|nios2_gen2_0|cpu|E_src2[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|E_src2[12]~feeder_combout ),
	.asdata(\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [12]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|nios2_gen2_0|cpu|E_src2[6]~0_combout ),
	.sload(!\plat|nios2_gen2_0|cpu|R_src2_use_imm~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_src2 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_src2[12] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_src2[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y7_N51
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_src1[12]~feeder (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_src1[12]~feeder_combout  = ( \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [12] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_src1[12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_src1[12]~feeder .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_src1[12]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \plat|nios2_gen2_0|cpu|E_src1[12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y7_N52
dffeas \plat|nios2_gen2_0|cpu|E_src1[12]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|E_src1[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|nios2_gen2_0|cpu|E_src1[31]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_src1[12]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_src1[12]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_src1[12]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y6_N15
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_src2[5]~feeder (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_src2[5]~feeder_combout  = \plat|nios2_gen2_0|cpu|D_iw[11]~DUPLICATE_q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|nios2_gen2_0|cpu|D_iw[11]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_src2[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_src2[5]~feeder .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_src2[5]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \plat|nios2_gen2_0|cpu|E_src2[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y6_N16
dffeas \plat|nios2_gen2_0|cpu|E_src2[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|E_src2[5]~feeder_combout ),
	.asdata(\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [5]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|nios2_gen2_0|cpu|E_src2[6]~0_combout ),
	.sload(!\plat|nios2_gen2_0|cpu|R_src2_use_imm~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_src2 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_src2[5] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_src2[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y7_N8
dffeas \plat|nios2_gen2_0|cpu|E_src1[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|R_src1[5]~3_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_src1 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_src1[5] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_src1[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y7_N5
dffeas \plat|nios2_gen2_0|cpu|E_src1[4]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|R_src1[4]~2_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_src1[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_src1[4]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_src1[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y7_N57
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|R_src1[3]~11 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|R_src1[3]~11_combout  = ( \plat|nios2_gen2_0|cpu|Add0~37_sumout  & ( \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [3] & ( ((!\plat|nios2_gen2_0|cpu|R_src1~1_combout ) # 
// (\plat|nios2_gen2_0|cpu|D_iw [7])) # (\plat|nios2_gen2_0|cpu|R_src1~0_combout ) ) ) ) # ( !\plat|nios2_gen2_0|cpu|Add0~37_sumout  & ( \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [3] & ( 
// (!\plat|nios2_gen2_0|cpu|R_src1~0_combout  & ((!\plat|nios2_gen2_0|cpu|R_src1~1_combout ) # (\plat|nios2_gen2_0|cpu|D_iw [7]))) ) ) ) # ( \plat|nios2_gen2_0|cpu|Add0~37_sumout  & ( 
// !\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [3] & ( ((\plat|nios2_gen2_0|cpu|D_iw [7] & \plat|nios2_gen2_0|cpu|R_src1~1_combout )) # (\plat|nios2_gen2_0|cpu|R_src1~0_combout ) ) ) ) # ( 
// !\plat|nios2_gen2_0|cpu|Add0~37_sumout  & ( !\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [3] & ( (!\plat|nios2_gen2_0|cpu|R_src1~0_combout  & (\plat|nios2_gen2_0|cpu|D_iw [7] & 
// \plat|nios2_gen2_0|cpu|R_src1~1_combout )) ) ) )

	.dataa(gnd),
	.datab(!\plat|nios2_gen2_0|cpu|R_src1~0_combout ),
	.datac(!\plat|nios2_gen2_0|cpu|D_iw [7]),
	.datad(!\plat|nios2_gen2_0|cpu|R_src1~1_combout ),
	.datae(!\plat|nios2_gen2_0|cpu|Add0~37_sumout ),
	.dataf(!\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|R_src1[3]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|R_src1[3]~11 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|R_src1[3]~11 .lut_mask = 64'h000C333FCC0CFF3F;
defparam \plat|nios2_gen2_0|cpu|R_src1[3]~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y7_N56
dffeas \plat|nios2_gen2_0|cpu|E_src1[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|nios2_gen2_0|cpu|R_src1[3]~11_combout ),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_src1 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_src1[3] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_src1[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y4_N58
dffeas \plat|nios2_gen2_0|cpu|D_iw[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|rom_0|the_altsyncram|auto_generated|q_a [6]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|nios2_gen2_0|cpu|intr_req~combout ),
	.sload(vcc),
	.ena(\plat|nios2_gen2_0|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|D_iw [6]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|D_iw[6] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|D_iw[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y7_N30
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|R_src1[2]~10 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|R_src1[2]~10_combout  = ( \plat|nios2_gen2_0|cpu|D_iw [6] & ( \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [2] & ( (!\plat|nios2_gen2_0|cpu|R_src1~0_combout ) # 
// (\plat|nios2_gen2_0|cpu|Add0~33_sumout ) ) ) ) # ( !\plat|nios2_gen2_0|cpu|D_iw [6] & ( \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [2] & ( (!\plat|nios2_gen2_0|cpu|R_src1~0_combout  & 
// ((!\plat|nios2_gen2_0|cpu|R_src1~1_combout ))) # (\plat|nios2_gen2_0|cpu|R_src1~0_combout  & (\plat|nios2_gen2_0|cpu|Add0~33_sumout )) ) ) ) # ( \plat|nios2_gen2_0|cpu|D_iw [6] & ( 
// !\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [2] & ( (!\plat|nios2_gen2_0|cpu|R_src1~0_combout  & ((\plat|nios2_gen2_0|cpu|R_src1~1_combout ))) # (\plat|nios2_gen2_0|cpu|R_src1~0_combout  & 
// (\plat|nios2_gen2_0|cpu|Add0~33_sumout )) ) ) ) # ( !\plat|nios2_gen2_0|cpu|D_iw [6] & ( !\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [2] & ( (\plat|nios2_gen2_0|cpu|Add0~33_sumout  & 
// \plat|nios2_gen2_0|cpu|R_src1~0_combout ) ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|Add0~33_sumout ),
	.datab(!\plat|nios2_gen2_0|cpu|R_src1~0_combout ),
	.datac(!\plat|nios2_gen2_0|cpu|R_src1~1_combout ),
	.datad(gnd),
	.datae(!\plat|nios2_gen2_0|cpu|D_iw [6]),
	.dataf(!\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|R_src1[2]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|R_src1[2]~10 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|R_src1[2]~10 .lut_mask = 64'h11111D1DD1D1DDDD;
defparam \plat|nios2_gen2_0|cpu|R_src1[2]~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y7_N8
dffeas \plat|nios2_gen2_0|cpu|E_src1[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|nios2_gen2_0|cpu|R_src1[2]~10_combout ),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_src1 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_src1[2] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_src1[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y7_N57
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|R_src2_lo[2]~2 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|R_src2_lo[2]~2_combout  = ( \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [2] & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q  & (!\plat|nios2_gen2_0|cpu|R_ctrl_force_src2_zero~q  
// & ((\plat|nios2_gen2_0|cpu|D_iw[8]~DUPLICATE_q ) # (\plat|nios2_gen2_0|cpu|R_src2_lo~0_combout )))) ) ) # ( !\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [2] & ( 
// (!\plat|nios2_gen2_0|cpu|R_src2_lo~0_combout  & (!\plat|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q  & (!\plat|nios2_gen2_0|cpu|R_ctrl_force_src2_zero~q  & \plat|nios2_gen2_0|cpu|D_iw[8]~DUPLICATE_q ))) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|R_src2_lo~0_combout ),
	.datab(!\plat|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q ),
	.datac(!\plat|nios2_gen2_0|cpu|R_ctrl_force_src2_zero~q ),
	.datad(!\plat|nios2_gen2_0|cpu|D_iw[8]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|R_src2_lo[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|R_src2_lo[2]~2 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|R_src2_lo[2]~2 .lut_mask = 64'h0080008040C040C0;
defparam \plat|nios2_gen2_0|cpu|R_src2_lo[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y7_N58
dffeas \plat|nios2_gen2_0|cpu|E_src2[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|R_src2_lo[2]~2_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_src2 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_src2[2] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_src2[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y7_N27
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_src1[1]~feeder (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_src1[1]~feeder_combout  = ( \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [1] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_src1[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_src1[1]~feeder .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_src1[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \plat|nios2_gen2_0|cpu|E_src1[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y7_N28
dffeas \plat|nios2_gen2_0|cpu|E_src1[1]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|E_src1[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|nios2_gen2_0|cpu|E_src1[31]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_src1[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_src1[1]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_src1[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y7_N27
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|R_src2_lo[1]~4 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|R_src2_lo[1]~4_combout  = ( \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [1] & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_force_src2_zero~q  & (!\plat|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q  
// & ((\plat|nios2_gen2_0|cpu|D_iw [7]) # (\plat|nios2_gen2_0|cpu|R_src2_lo~0_combout )))) ) ) # ( !\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [1] & ( (!\plat|nios2_gen2_0|cpu|R_src2_lo~0_combout  & 
// (!\plat|nios2_gen2_0|cpu|R_ctrl_force_src2_zero~q  & (!\plat|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q  & \plat|nios2_gen2_0|cpu|D_iw [7]))) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|R_src2_lo~0_combout ),
	.datab(!\plat|nios2_gen2_0|cpu|R_ctrl_force_src2_zero~q ),
	.datac(!\plat|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q ),
	.datad(!\plat|nios2_gen2_0|cpu|D_iw [7]),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|R_src2_lo[1]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|R_src2_lo[1]~4 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|R_src2_lo[1]~4 .lut_mask = 64'h0080008040C040C0;
defparam \plat|nios2_gen2_0|cpu|R_src2_lo[1]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y7_N28
dffeas \plat|nios2_gen2_0|cpu|E_src2[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|R_src2_lo[1]~4_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_src2 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_src2[1] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_src2[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y7_N42
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|R_src2_lo[0]~5 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|R_src2_lo[0]~5_combout  = ( \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [0] & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_force_src2_zero~q  & (!\plat|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q  
// & ((\plat|nios2_gen2_0|cpu|D_iw [6]) # (\plat|nios2_gen2_0|cpu|R_src2_lo~0_combout )))) ) ) # ( !\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [0] & ( (!\plat|nios2_gen2_0|cpu|R_src2_lo~0_combout  & 
// (!\plat|nios2_gen2_0|cpu|R_ctrl_force_src2_zero~q  & (\plat|nios2_gen2_0|cpu|D_iw [6] & !\plat|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q ))) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|R_src2_lo~0_combout ),
	.datab(!\plat|nios2_gen2_0|cpu|R_ctrl_force_src2_zero~q ),
	.datac(!\plat|nios2_gen2_0|cpu|D_iw [6]),
	.datad(!\plat|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q ),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|R_src2_lo[0]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|R_src2_lo[0]~5 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|R_src2_lo[0]~5 .lut_mask = 64'h080008004C004C00;
defparam \plat|nios2_gen2_0|cpu|R_src2_lo[0]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y7_N43
dffeas \plat|nios2_gen2_0|cpu|E_src2[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|R_src2_lo[0]~5_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_src2 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_src2[0] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_src2[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y7_N0
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|Add2~66 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|Add2~66_cout  = CARRY(( \plat|nios2_gen2_0|cpu|E_alu_sub~DUPLICATE_q  ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|nios2_gen2_0|cpu|E_alu_sub~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\plat|nios2_gen2_0|cpu|Add2~66_cout ),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|Add2~66 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|Add2~66 .lut_mask = 64'h0000000000000F0F;
defparam \plat|nios2_gen2_0|cpu|Add2~66 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y7_N3
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|Add2~57 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|Add2~57_sumout  = SUM(( !\plat|nios2_gen2_0|cpu|E_alu_sub~q  $ (!\plat|nios2_gen2_0|cpu|E_src2 [0]) ) + ( \plat|nios2_gen2_0|cpu|E_src1 [0] ) + ( \plat|nios2_gen2_0|cpu|Add2~66_cout  ))
// \plat|nios2_gen2_0|cpu|Add2~58  = CARRY(( !\plat|nios2_gen2_0|cpu|E_alu_sub~q  $ (!\plat|nios2_gen2_0|cpu|E_src2 [0]) ) + ( \plat|nios2_gen2_0|cpu|E_src1 [0] ) + ( \plat|nios2_gen2_0|cpu|Add2~66_cout  ))

	.dataa(!\plat|nios2_gen2_0|cpu|E_src1 [0]),
	.datab(gnd),
	.datac(!\plat|nios2_gen2_0|cpu|E_alu_sub~q ),
	.datad(!\plat|nios2_gen2_0|cpu|E_src2 [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\plat|nios2_gen2_0|cpu|Add2~66_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\plat|nios2_gen2_0|cpu|Add2~57_sumout ),
	.cout(\plat|nios2_gen2_0|cpu|Add2~58 ),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|Add2~57 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|Add2~57 .lut_mask = 64'h0000AAAA00000FF0;
defparam \plat|nios2_gen2_0|cpu|Add2~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y7_N6
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|Add2~49 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|Add2~49_sumout  = SUM(( !\plat|nios2_gen2_0|cpu|E_alu_sub~DUPLICATE_q  $ (!\plat|nios2_gen2_0|cpu|E_src2 [1]) ) + ( \plat|nios2_gen2_0|cpu|E_src1[1]~DUPLICATE_q  ) + ( \plat|nios2_gen2_0|cpu|Add2~58  ))
// \plat|nios2_gen2_0|cpu|Add2~50  = CARRY(( !\plat|nios2_gen2_0|cpu|E_alu_sub~DUPLICATE_q  $ (!\plat|nios2_gen2_0|cpu|E_src2 [1]) ) + ( \plat|nios2_gen2_0|cpu|E_src1[1]~DUPLICATE_q  ) + ( \plat|nios2_gen2_0|cpu|Add2~58  ))

	.dataa(!\plat|nios2_gen2_0|cpu|E_alu_sub~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\plat|nios2_gen2_0|cpu|E_src1[1]~DUPLICATE_q ),
	.datad(!\plat|nios2_gen2_0|cpu|E_src2 [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\plat|nios2_gen2_0|cpu|Add2~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\plat|nios2_gen2_0|cpu|Add2~49_sumout ),
	.cout(\plat|nios2_gen2_0|cpu|Add2~50 ),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|Add2~49 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|Add2~49 .lut_mask = 64'h0000F0F0000055AA;
defparam \plat|nios2_gen2_0|cpu|Add2~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y7_N9
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|Add2~41 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|Add2~41_sumout  = SUM(( !\plat|nios2_gen2_0|cpu|E_alu_sub~DUPLICATE_q  $ (!\plat|nios2_gen2_0|cpu|E_src2 [2]) ) + ( \plat|nios2_gen2_0|cpu|E_src1 [2] ) + ( \plat|nios2_gen2_0|cpu|Add2~50  ))
// \plat|nios2_gen2_0|cpu|Add2~42  = CARRY(( !\plat|nios2_gen2_0|cpu|E_alu_sub~DUPLICATE_q  $ (!\plat|nios2_gen2_0|cpu|E_src2 [2]) ) + ( \plat|nios2_gen2_0|cpu|E_src1 [2] ) + ( \plat|nios2_gen2_0|cpu|Add2~50  ))

	.dataa(!\plat|nios2_gen2_0|cpu|E_alu_sub~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\plat|nios2_gen2_0|cpu|E_src1 [2]),
	.datad(!\plat|nios2_gen2_0|cpu|E_src2 [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\plat|nios2_gen2_0|cpu|Add2~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\plat|nios2_gen2_0|cpu|Add2~41_sumout ),
	.cout(\plat|nios2_gen2_0|cpu|Add2~42 ),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|Add2~41 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|Add2~41 .lut_mask = 64'h0000F0F0000055AA;
defparam \plat|nios2_gen2_0|cpu|Add2~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y7_N12
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|Add2~45 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|Add2~45_sumout  = SUM(( \plat|nios2_gen2_0|cpu|E_src1 [3] ) + ( !\plat|nios2_gen2_0|cpu|E_alu_sub~DUPLICATE_q  $ (!\plat|nios2_gen2_0|cpu|E_src2 [3]) ) + ( \plat|nios2_gen2_0|cpu|Add2~42  ))
// \plat|nios2_gen2_0|cpu|Add2~46  = CARRY(( \plat|nios2_gen2_0|cpu|E_src1 [3] ) + ( !\plat|nios2_gen2_0|cpu|E_alu_sub~DUPLICATE_q  $ (!\plat|nios2_gen2_0|cpu|E_src2 [3]) ) + ( \plat|nios2_gen2_0|cpu|Add2~42  ))

	.dataa(!\plat|nios2_gen2_0|cpu|E_alu_sub~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\plat|nios2_gen2_0|cpu|E_src2 [3]),
	.datad(!\plat|nios2_gen2_0|cpu|E_src1 [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\plat|nios2_gen2_0|cpu|Add2~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\plat|nios2_gen2_0|cpu|Add2~45_sumout ),
	.cout(\plat|nios2_gen2_0|cpu|Add2~46 ),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|Add2~45 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|Add2~45 .lut_mask = 64'h0000A5A5000000FF;
defparam \plat|nios2_gen2_0|cpu|Add2~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y7_N15
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|Add2~1 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|Add2~1_sumout  = SUM(( \plat|nios2_gen2_0|cpu|E_src1[4]~DUPLICATE_q  ) + ( !\plat|nios2_gen2_0|cpu|E_alu_sub~DUPLICATE_q  $ (!\plat|nios2_gen2_0|cpu|E_src2 [4]) ) + ( \plat|nios2_gen2_0|cpu|Add2~46  ))
// \plat|nios2_gen2_0|cpu|Add2~2  = CARRY(( \plat|nios2_gen2_0|cpu|E_src1[4]~DUPLICATE_q  ) + ( !\plat|nios2_gen2_0|cpu|E_alu_sub~DUPLICATE_q  $ (!\plat|nios2_gen2_0|cpu|E_src2 [4]) ) + ( \plat|nios2_gen2_0|cpu|Add2~46  ))

	.dataa(!\plat|nios2_gen2_0|cpu|E_alu_sub~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\plat|nios2_gen2_0|cpu|E_src2 [4]),
	.datad(!\plat|nios2_gen2_0|cpu|E_src1[4]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\plat|nios2_gen2_0|cpu|Add2~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\plat|nios2_gen2_0|cpu|Add2~1_sumout ),
	.cout(\plat|nios2_gen2_0|cpu|Add2~2 ),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|Add2~1 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|Add2~1 .lut_mask = 64'h0000A5A5000000FF;
defparam \plat|nios2_gen2_0|cpu|Add2~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y7_N18
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|Add2~5 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|Add2~5_sumout  = SUM(( \plat|nios2_gen2_0|cpu|E_src1 [5] ) + ( !\plat|nios2_gen2_0|cpu|E_alu_sub~DUPLICATE_q  $ (!\plat|nios2_gen2_0|cpu|E_src2 [5]) ) + ( \plat|nios2_gen2_0|cpu|Add2~2  ))
// \plat|nios2_gen2_0|cpu|Add2~6  = CARRY(( \plat|nios2_gen2_0|cpu|E_src1 [5] ) + ( !\plat|nios2_gen2_0|cpu|E_alu_sub~DUPLICATE_q  $ (!\plat|nios2_gen2_0|cpu|E_src2 [5]) ) + ( \plat|nios2_gen2_0|cpu|Add2~2  ))

	.dataa(!\plat|nios2_gen2_0|cpu|E_alu_sub~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\plat|nios2_gen2_0|cpu|E_src2 [5]),
	.datad(!\plat|nios2_gen2_0|cpu|E_src1 [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\plat|nios2_gen2_0|cpu|Add2~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\plat|nios2_gen2_0|cpu|Add2~5_sumout ),
	.cout(\plat|nios2_gen2_0|cpu|Add2~6 ),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|Add2~5 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|Add2~5 .lut_mask = 64'h0000A5A5000000FF;
defparam \plat|nios2_gen2_0|cpu|Add2~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y7_N21
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|Add2~29 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|Add2~29_sumout  = SUM(( \plat|nios2_gen2_0|cpu|E_src1[6]~DUPLICATE_q  ) + ( !\plat|nios2_gen2_0|cpu|E_alu_sub~DUPLICATE_q  $ (!\plat|nios2_gen2_0|cpu|E_src2 [6]) ) + ( \plat|nios2_gen2_0|cpu|Add2~6  ))
// \plat|nios2_gen2_0|cpu|Add2~30  = CARRY(( \plat|nios2_gen2_0|cpu|E_src1[6]~DUPLICATE_q  ) + ( !\plat|nios2_gen2_0|cpu|E_alu_sub~DUPLICATE_q  $ (!\plat|nios2_gen2_0|cpu|E_src2 [6]) ) + ( \plat|nios2_gen2_0|cpu|Add2~6  ))

	.dataa(!\plat|nios2_gen2_0|cpu|E_alu_sub~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\plat|nios2_gen2_0|cpu|E_src2 [6]),
	.datad(!\plat|nios2_gen2_0|cpu|E_src1[6]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\plat|nios2_gen2_0|cpu|Add2~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\plat|nios2_gen2_0|cpu|Add2~29_sumout ),
	.cout(\plat|nios2_gen2_0|cpu|Add2~30 ),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|Add2~29 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|Add2~29 .lut_mask = 64'h0000A5A5000000FF;
defparam \plat|nios2_gen2_0|cpu|Add2~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y7_N24
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|Add2~37 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|Add2~37_sumout  = SUM(( \plat|nios2_gen2_0|cpu|E_src1 [7] ) + ( !\plat|nios2_gen2_0|cpu|E_alu_sub~DUPLICATE_q  $ (!\plat|nios2_gen2_0|cpu|E_src2 [7]) ) + ( \plat|nios2_gen2_0|cpu|Add2~30  ))
// \plat|nios2_gen2_0|cpu|Add2~38  = CARRY(( \plat|nios2_gen2_0|cpu|E_src1 [7] ) + ( !\plat|nios2_gen2_0|cpu|E_alu_sub~DUPLICATE_q  $ (!\plat|nios2_gen2_0|cpu|E_src2 [7]) ) + ( \plat|nios2_gen2_0|cpu|Add2~30  ))

	.dataa(!\plat|nios2_gen2_0|cpu|E_alu_sub~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\plat|nios2_gen2_0|cpu|E_src2 [7]),
	.datad(!\plat|nios2_gen2_0|cpu|E_src1 [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\plat|nios2_gen2_0|cpu|Add2~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\plat|nios2_gen2_0|cpu|Add2~37_sumout ),
	.cout(\plat|nios2_gen2_0|cpu|Add2~38 ),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|Add2~37 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|Add2~37 .lut_mask = 64'h0000A5A5000000FF;
defparam \plat|nios2_gen2_0|cpu|Add2~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y7_N27
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|Add2~25 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|Add2~25_sumout  = SUM(( !\plat|nios2_gen2_0|cpu|E_alu_sub~DUPLICATE_q  $ (!\plat|nios2_gen2_0|cpu|E_src2 [8]) ) + ( \plat|nios2_gen2_0|cpu|E_src1[8]~DUPLICATE_q  ) + ( \plat|nios2_gen2_0|cpu|Add2~38  ))
// \plat|nios2_gen2_0|cpu|Add2~26  = CARRY(( !\plat|nios2_gen2_0|cpu|E_alu_sub~DUPLICATE_q  $ (!\plat|nios2_gen2_0|cpu|E_src2 [8]) ) + ( \plat|nios2_gen2_0|cpu|E_src1[8]~DUPLICATE_q  ) + ( \plat|nios2_gen2_0|cpu|Add2~38  ))

	.dataa(!\plat|nios2_gen2_0|cpu|E_alu_sub~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\plat|nios2_gen2_0|cpu|E_src1[8]~DUPLICATE_q ),
	.datad(!\plat|nios2_gen2_0|cpu|E_src2 [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\plat|nios2_gen2_0|cpu|Add2~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\plat|nios2_gen2_0|cpu|Add2~25_sumout ),
	.cout(\plat|nios2_gen2_0|cpu|Add2~26 ),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|Add2~25 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|Add2~25 .lut_mask = 64'h0000F0F0000055AA;
defparam \plat|nios2_gen2_0|cpu|Add2~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y7_N30
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|Add2~21 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|Add2~21_sumout  = SUM(( !\plat|nios2_gen2_0|cpu|E_alu_sub~q  $ (!\plat|nios2_gen2_0|cpu|E_src2 [9]) ) + ( \plat|nios2_gen2_0|cpu|E_src1 [9] ) + ( \plat|nios2_gen2_0|cpu|Add2~26  ))
// \plat|nios2_gen2_0|cpu|Add2~22  = CARRY(( !\plat|nios2_gen2_0|cpu|E_alu_sub~q  $ (!\plat|nios2_gen2_0|cpu|E_src2 [9]) ) + ( \plat|nios2_gen2_0|cpu|E_src1 [9] ) + ( \plat|nios2_gen2_0|cpu|Add2~26  ))

	.dataa(gnd),
	.datab(!\plat|nios2_gen2_0|cpu|E_alu_sub~q ),
	.datac(!\plat|nios2_gen2_0|cpu|E_src1 [9]),
	.datad(!\plat|nios2_gen2_0|cpu|E_src2 [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\plat|nios2_gen2_0|cpu|Add2~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\plat|nios2_gen2_0|cpu|Add2~21_sumout ),
	.cout(\plat|nios2_gen2_0|cpu|Add2~22 ),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|Add2~21 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|Add2~21 .lut_mask = 64'h0000F0F0000033CC;
defparam \plat|nios2_gen2_0|cpu|Add2~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y7_N33
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|Add2~33 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|Add2~33_sumout  = SUM(( !\plat|nios2_gen2_0|cpu|E_alu_sub~q  $ (!\plat|nios2_gen2_0|cpu|E_src2 [10]) ) + ( \plat|nios2_gen2_0|cpu|E_src1[10]~DUPLICATE_q  ) + ( \plat|nios2_gen2_0|cpu|Add2~22  ))
// \plat|nios2_gen2_0|cpu|Add2~34  = CARRY(( !\plat|nios2_gen2_0|cpu|E_alu_sub~q  $ (!\plat|nios2_gen2_0|cpu|E_src2 [10]) ) + ( \plat|nios2_gen2_0|cpu|E_src1[10]~DUPLICATE_q  ) + ( \plat|nios2_gen2_0|cpu|Add2~22  ))

	.dataa(!\plat|nios2_gen2_0|cpu|E_src1[10]~DUPLICATE_q ),
	.datab(!\plat|nios2_gen2_0|cpu|E_alu_sub~q ),
	.datac(!\plat|nios2_gen2_0|cpu|E_src2 [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\plat|nios2_gen2_0|cpu|Add2~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\plat|nios2_gen2_0|cpu|Add2~33_sumout ),
	.cout(\plat|nios2_gen2_0|cpu|Add2~34 ),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|Add2~33 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|Add2~33 .lut_mask = 64'h0000AAAA00003C3C;
defparam \plat|nios2_gen2_0|cpu|Add2~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y7_N36
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|Add2~17 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|Add2~17_sumout  = SUM(( !\plat|nios2_gen2_0|cpu|E_alu_sub~DUPLICATE_q  $ (!\plat|nios2_gen2_0|cpu|E_src2[11]~DUPLICATE_q ) ) + ( \plat|nios2_gen2_0|cpu|E_src1 [11] ) + ( \plat|nios2_gen2_0|cpu|Add2~34  ))
// \plat|nios2_gen2_0|cpu|Add2~18  = CARRY(( !\plat|nios2_gen2_0|cpu|E_alu_sub~DUPLICATE_q  $ (!\plat|nios2_gen2_0|cpu|E_src2[11]~DUPLICATE_q ) ) + ( \plat|nios2_gen2_0|cpu|E_src1 [11] ) + ( \plat|nios2_gen2_0|cpu|Add2~34  ))

	.dataa(!\plat|nios2_gen2_0|cpu|E_alu_sub~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\plat|nios2_gen2_0|cpu|E_src1 [11]),
	.datad(!\plat|nios2_gen2_0|cpu|E_src2[11]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\plat|nios2_gen2_0|cpu|Add2~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\plat|nios2_gen2_0|cpu|Add2~17_sumout ),
	.cout(\plat|nios2_gen2_0|cpu|Add2~18 ),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|Add2~17 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|Add2~17 .lut_mask = 64'h0000F0F0000055AA;
defparam \plat|nios2_gen2_0|cpu|Add2~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y7_N39
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|Add2~13 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|Add2~13_sumout  = SUM(( !\plat|nios2_gen2_0|cpu|E_alu_sub~DUPLICATE_q  $ (!\plat|nios2_gen2_0|cpu|E_src2 [12]) ) + ( \plat|nios2_gen2_0|cpu|E_src1[12]~DUPLICATE_q  ) + ( \plat|nios2_gen2_0|cpu|Add2~18  ))
// \plat|nios2_gen2_0|cpu|Add2~14  = CARRY(( !\plat|nios2_gen2_0|cpu|E_alu_sub~DUPLICATE_q  $ (!\plat|nios2_gen2_0|cpu|E_src2 [12]) ) + ( \plat|nios2_gen2_0|cpu|E_src1[12]~DUPLICATE_q  ) + ( \plat|nios2_gen2_0|cpu|Add2~18  ))

	.dataa(!\plat|nios2_gen2_0|cpu|E_alu_sub~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\plat|nios2_gen2_0|cpu|E_src2 [12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|E_src1[12]~DUPLICATE_q ),
	.datag(gnd),
	.cin(\plat|nios2_gen2_0|cpu|Add2~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\plat|nios2_gen2_0|cpu|Add2~13_sumout ),
	.cout(\plat|nios2_gen2_0|cpu|Add2~14 ),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|Add2~13 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|Add2~13 .lut_mask = 64'h0000FF0000005A5A;
defparam \plat|nios2_gen2_0|cpu|Add2~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y7_N42
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|Add2~9 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|Add2~9_sumout  = SUM(( !\plat|nios2_gen2_0|cpu|E_alu_sub~DUPLICATE_q  $ (!\plat|nios2_gen2_0|cpu|E_src2 [13]) ) + ( \plat|nios2_gen2_0|cpu|E_src1 [13] ) + ( \plat|nios2_gen2_0|cpu|Add2~14  ))
// \plat|nios2_gen2_0|cpu|Add2~10  = CARRY(( !\plat|nios2_gen2_0|cpu|E_alu_sub~DUPLICATE_q  $ (!\plat|nios2_gen2_0|cpu|E_src2 [13]) ) + ( \plat|nios2_gen2_0|cpu|E_src1 [13] ) + ( \plat|nios2_gen2_0|cpu|Add2~14  ))

	.dataa(!\plat|nios2_gen2_0|cpu|E_alu_sub~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\plat|nios2_gen2_0|cpu|E_src1 [13]),
	.datad(!\plat|nios2_gen2_0|cpu|E_src2 [13]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\plat|nios2_gen2_0|cpu|Add2~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\plat|nios2_gen2_0|cpu|Add2~9_sumout ),
	.cout(\plat|nios2_gen2_0|cpu|Add2~10 ),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|Add2~9 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|Add2~9 .lut_mask = 64'h0000F0F0000055AA;
defparam \plat|nios2_gen2_0|cpu|Add2~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y7_N45
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|Add2~97 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|Add2~97_sumout  = SUM(( !\plat|nios2_gen2_0|cpu|E_alu_sub~DUPLICATE_q  $ (!\plat|nios2_gen2_0|cpu|E_src2[14]~DUPLICATE_q ) ) + ( \plat|nios2_gen2_0|cpu|E_src1 [14] ) + ( \plat|nios2_gen2_0|cpu|Add2~10  ))
// \plat|nios2_gen2_0|cpu|Add2~98  = CARRY(( !\plat|nios2_gen2_0|cpu|E_alu_sub~DUPLICATE_q  $ (!\plat|nios2_gen2_0|cpu|E_src2[14]~DUPLICATE_q ) ) + ( \plat|nios2_gen2_0|cpu|E_src1 [14] ) + ( \plat|nios2_gen2_0|cpu|Add2~10  ))

	.dataa(!\plat|nios2_gen2_0|cpu|E_alu_sub~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\plat|nios2_gen2_0|cpu|E_src1 [14]),
	.datad(!\plat|nios2_gen2_0|cpu|E_src2[14]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\plat|nios2_gen2_0|cpu|Add2~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\plat|nios2_gen2_0|cpu|Add2~97_sumout ),
	.cout(\plat|nios2_gen2_0|cpu|Add2~98 ),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|Add2~97 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|Add2~97 .lut_mask = 64'h0000F0F0000055AA;
defparam \plat|nios2_gen2_0|cpu|Add2~97 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y7_N48
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|Add2~93 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|Add2~93_sumout  = SUM(( !\plat|nios2_gen2_0|cpu|E_alu_sub~DUPLICATE_q  $ (!\plat|nios2_gen2_0|cpu|E_src2 [15]) ) + ( \plat|nios2_gen2_0|cpu|E_src1 [15] ) + ( \plat|nios2_gen2_0|cpu|Add2~98  ))
// \plat|nios2_gen2_0|cpu|Add2~94  = CARRY(( !\plat|nios2_gen2_0|cpu|E_alu_sub~DUPLICATE_q  $ (!\plat|nios2_gen2_0|cpu|E_src2 [15]) ) + ( \plat|nios2_gen2_0|cpu|E_src1 [15] ) + ( \plat|nios2_gen2_0|cpu|Add2~98  ))

	.dataa(!\plat|nios2_gen2_0|cpu|E_alu_sub~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\plat|nios2_gen2_0|cpu|E_src1 [15]),
	.datad(!\plat|nios2_gen2_0|cpu|E_src2 [15]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\plat|nios2_gen2_0|cpu|Add2~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\plat|nios2_gen2_0|cpu|Add2~93_sumout ),
	.cout(\plat|nios2_gen2_0|cpu|Add2~94 ),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|Add2~93 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|Add2~93 .lut_mask = 64'h0000F0F0000055AA;
defparam \plat|nios2_gen2_0|cpu|Add2~93 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y7_N51
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|Add2~89 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|Add2~89_sumout  = SUM(( !\plat|nios2_gen2_0|cpu|E_alu_sub~DUPLICATE_q  $ (!\plat|nios2_gen2_0|cpu|E_src2 [16]) ) + ( \plat|nios2_gen2_0|cpu|E_src1 [16] ) + ( \plat|nios2_gen2_0|cpu|Add2~94  ))
// \plat|nios2_gen2_0|cpu|Add2~90  = CARRY(( !\plat|nios2_gen2_0|cpu|E_alu_sub~DUPLICATE_q  $ (!\plat|nios2_gen2_0|cpu|E_src2 [16]) ) + ( \plat|nios2_gen2_0|cpu|E_src1 [16] ) + ( \plat|nios2_gen2_0|cpu|Add2~94  ))

	.dataa(!\plat|nios2_gen2_0|cpu|E_alu_sub~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\plat|nios2_gen2_0|cpu|E_src1 [16]),
	.datad(!\plat|nios2_gen2_0|cpu|E_src2 [16]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\plat|nios2_gen2_0|cpu|Add2~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\plat|nios2_gen2_0|cpu|Add2~89_sumout ),
	.cout(\plat|nios2_gen2_0|cpu|Add2~90 ),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|Add2~89 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|Add2~89 .lut_mask = 64'h0000F0F0000055AA;
defparam \plat|nios2_gen2_0|cpu|Add2~89 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y7_N54
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|Add2~77 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|Add2~77_sumout  = SUM(( !\plat|nios2_gen2_0|cpu|E_src2 [17] $ (!\plat|nios2_gen2_0|cpu|E_alu_sub~q ) ) + ( \plat|nios2_gen2_0|cpu|E_src1 [17] ) + ( \plat|nios2_gen2_0|cpu|Add2~90  ))
// \plat|nios2_gen2_0|cpu|Add2~78  = CARRY(( !\plat|nios2_gen2_0|cpu|E_src2 [17] $ (!\plat|nios2_gen2_0|cpu|E_alu_sub~q ) ) + ( \plat|nios2_gen2_0|cpu|E_src1 [17] ) + ( \plat|nios2_gen2_0|cpu|Add2~90  ))

	.dataa(!\plat|nios2_gen2_0|cpu|E_src2 [17]),
	.datab(!\plat|nios2_gen2_0|cpu|E_alu_sub~q ),
	.datac(!\plat|nios2_gen2_0|cpu|E_src1 [17]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\plat|nios2_gen2_0|cpu|Add2~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\plat|nios2_gen2_0|cpu|Add2~77_sumout ),
	.cout(\plat|nios2_gen2_0|cpu|Add2~78 ),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|Add2~77 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|Add2~77 .lut_mask = 64'h0000F0F000006666;
defparam \plat|nios2_gen2_0|cpu|Add2~77 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y7_N57
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|Add2~85 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|Add2~85_sumout  = SUM(( !\plat|nios2_gen2_0|cpu|E_alu_sub~q  $ (!\plat|nios2_gen2_0|cpu|E_src2 [18]) ) + ( \plat|nios2_gen2_0|cpu|E_src1 [18] ) + ( \plat|nios2_gen2_0|cpu|Add2~78  ))
// \plat|nios2_gen2_0|cpu|Add2~86  = CARRY(( !\plat|nios2_gen2_0|cpu|E_alu_sub~q  $ (!\plat|nios2_gen2_0|cpu|E_src2 [18]) ) + ( \plat|nios2_gen2_0|cpu|E_src1 [18] ) + ( \plat|nios2_gen2_0|cpu|Add2~78  ))

	.dataa(gnd),
	.datab(!\plat|nios2_gen2_0|cpu|E_alu_sub~q ),
	.datac(!\plat|nios2_gen2_0|cpu|E_src1 [18]),
	.datad(!\plat|nios2_gen2_0|cpu|E_src2 [18]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\plat|nios2_gen2_0|cpu|Add2~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\plat|nios2_gen2_0|cpu|Add2~85_sumout ),
	.cout(\plat|nios2_gen2_0|cpu|Add2~86 ),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|Add2~85 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|Add2~85 .lut_mask = 64'h0000F0F0000033CC;
defparam \plat|nios2_gen2_0|cpu|Add2~85 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y6_N0
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|Add2~81 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|Add2~81_sumout  = SUM(( \plat|nios2_gen2_0|cpu|E_src1 [19] ) + ( !\plat|nios2_gen2_0|cpu|E_src2 [19] $ (!\plat|nios2_gen2_0|cpu|E_alu_sub~q ) ) + ( \plat|nios2_gen2_0|cpu|Add2~86  ))
// \plat|nios2_gen2_0|cpu|Add2~82  = CARRY(( \plat|nios2_gen2_0|cpu|E_src1 [19] ) + ( !\plat|nios2_gen2_0|cpu|E_src2 [19] $ (!\plat|nios2_gen2_0|cpu|E_alu_sub~q ) ) + ( \plat|nios2_gen2_0|cpu|Add2~86  ))

	.dataa(gnd),
	.datab(!\plat|nios2_gen2_0|cpu|E_src2 [19]),
	.datac(!\plat|nios2_gen2_0|cpu|E_alu_sub~q ),
	.datad(!\plat|nios2_gen2_0|cpu|E_src1 [19]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\plat|nios2_gen2_0|cpu|Add2~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\plat|nios2_gen2_0|cpu|Add2~81_sumout ),
	.cout(\plat|nios2_gen2_0|cpu|Add2~82 ),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|Add2~81 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|Add2~81 .lut_mask = 64'h0000C3C3000000FF;
defparam \plat|nios2_gen2_0|cpu|Add2~81 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y6_N3
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|Add2~105 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|Add2~105_sumout  = SUM(( !\plat|nios2_gen2_0|cpu|E_alu_sub~q  $ (!\plat|nios2_gen2_0|cpu|E_src2 [20]) ) + ( \plat|nios2_gen2_0|cpu|E_src1 [20] ) + ( \plat|nios2_gen2_0|cpu|Add2~82  ))
// \plat|nios2_gen2_0|cpu|Add2~106  = CARRY(( !\plat|nios2_gen2_0|cpu|E_alu_sub~q  $ (!\plat|nios2_gen2_0|cpu|E_src2 [20]) ) + ( \plat|nios2_gen2_0|cpu|E_src1 [20] ) + ( \plat|nios2_gen2_0|cpu|Add2~82  ))

	.dataa(!\plat|nios2_gen2_0|cpu|E_alu_sub~q ),
	.datab(gnd),
	.datac(!\plat|nios2_gen2_0|cpu|E_src2 [20]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|E_src1 [20]),
	.datag(gnd),
	.cin(\plat|nios2_gen2_0|cpu|Add2~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\plat|nios2_gen2_0|cpu|Add2~105_sumout ),
	.cout(\plat|nios2_gen2_0|cpu|Add2~106 ),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|Add2~105 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|Add2~105 .lut_mask = 64'h0000FF0000005A5A;
defparam \plat|nios2_gen2_0|cpu|Add2~105 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y6_N6
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|Add2~101 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|Add2~101_sumout  = SUM(( !\plat|nios2_gen2_0|cpu|E_alu_sub~q  $ (!\plat|nios2_gen2_0|cpu|E_src2 [21]) ) + ( \plat|nios2_gen2_0|cpu|E_src1 [21] ) + ( \plat|nios2_gen2_0|cpu|Add2~106  ))
// \plat|nios2_gen2_0|cpu|Add2~102  = CARRY(( !\plat|nios2_gen2_0|cpu|E_alu_sub~q  $ (!\plat|nios2_gen2_0|cpu|E_src2 [21]) ) + ( \plat|nios2_gen2_0|cpu|E_src1 [21] ) + ( \plat|nios2_gen2_0|cpu|Add2~106  ))

	.dataa(!\plat|nios2_gen2_0|cpu|E_alu_sub~q ),
	.datab(gnd),
	.datac(!\plat|nios2_gen2_0|cpu|E_src1 [21]),
	.datad(!\plat|nios2_gen2_0|cpu|E_src2 [21]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\plat|nios2_gen2_0|cpu|Add2~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\plat|nios2_gen2_0|cpu|Add2~101_sumout ),
	.cout(\plat|nios2_gen2_0|cpu|Add2~102 ),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|Add2~101 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|Add2~101 .lut_mask = 64'h0000F0F0000055AA;
defparam \plat|nios2_gen2_0|cpu|Add2~101 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y6_N9
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|Add2~113 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|Add2~113_sumout  = SUM(( !\plat|nios2_gen2_0|cpu|E_alu_sub~q  $ (!\plat|nios2_gen2_0|cpu|E_src2 [22]) ) + ( \plat|nios2_gen2_0|cpu|E_src1 [22] ) + ( \plat|nios2_gen2_0|cpu|Add2~102  ))
// \plat|nios2_gen2_0|cpu|Add2~114  = CARRY(( !\plat|nios2_gen2_0|cpu|E_alu_sub~q  $ (!\plat|nios2_gen2_0|cpu|E_src2 [22]) ) + ( \plat|nios2_gen2_0|cpu|E_src1 [22] ) + ( \plat|nios2_gen2_0|cpu|Add2~102  ))

	.dataa(!\plat|nios2_gen2_0|cpu|E_alu_sub~q ),
	.datab(!\plat|nios2_gen2_0|cpu|E_src1 [22]),
	.datac(!\plat|nios2_gen2_0|cpu|E_src2 [22]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\plat|nios2_gen2_0|cpu|Add2~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\plat|nios2_gen2_0|cpu|Add2~113_sumout ),
	.cout(\plat|nios2_gen2_0|cpu|Add2~114 ),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|Add2~113 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|Add2~113 .lut_mask = 64'h0000CCCC00005A5A;
defparam \plat|nios2_gen2_0|cpu|Add2~113 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y6_N12
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|Add2~109 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|Add2~109_sumout  = SUM(( !\plat|nios2_gen2_0|cpu|E_alu_sub~q  $ (!\plat|nios2_gen2_0|cpu|E_src2 [23]) ) + ( \plat|nios2_gen2_0|cpu|E_src1 [23] ) + ( \plat|nios2_gen2_0|cpu|Add2~114  ))
// \plat|nios2_gen2_0|cpu|Add2~110  = CARRY(( !\plat|nios2_gen2_0|cpu|E_alu_sub~q  $ (!\plat|nios2_gen2_0|cpu|E_src2 [23]) ) + ( \plat|nios2_gen2_0|cpu|E_src1 [23] ) + ( \plat|nios2_gen2_0|cpu|Add2~114  ))

	.dataa(!\plat|nios2_gen2_0|cpu|E_alu_sub~q ),
	.datab(!\plat|nios2_gen2_0|cpu|E_src1 [23]),
	.datac(!\plat|nios2_gen2_0|cpu|E_src2 [23]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\plat|nios2_gen2_0|cpu|Add2~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\plat|nios2_gen2_0|cpu|Add2~109_sumout ),
	.cout(\plat|nios2_gen2_0|cpu|Add2~110 ),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|Add2~109 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|Add2~109 .lut_mask = 64'h0000CCCC00005A5A;
defparam \plat|nios2_gen2_0|cpu|Add2~109 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y6_N15
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|Add2~121 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|Add2~121_sumout  = SUM(( !\plat|nios2_gen2_0|cpu|E_alu_sub~q  $ (!\plat|nios2_gen2_0|cpu|E_src2 [24]) ) + ( \plat|nios2_gen2_0|cpu|E_src1 [24] ) + ( \plat|nios2_gen2_0|cpu|Add2~110  ))
// \plat|nios2_gen2_0|cpu|Add2~122  = CARRY(( !\plat|nios2_gen2_0|cpu|E_alu_sub~q  $ (!\plat|nios2_gen2_0|cpu|E_src2 [24]) ) + ( \plat|nios2_gen2_0|cpu|E_src1 [24] ) + ( \plat|nios2_gen2_0|cpu|Add2~110  ))

	.dataa(!\plat|nios2_gen2_0|cpu|E_alu_sub~q ),
	.datab(gnd),
	.datac(!\plat|nios2_gen2_0|cpu|E_src1 [24]),
	.datad(!\plat|nios2_gen2_0|cpu|E_src2 [24]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\plat|nios2_gen2_0|cpu|Add2~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\plat|nios2_gen2_0|cpu|Add2~121_sumout ),
	.cout(\plat|nios2_gen2_0|cpu|Add2~122 ),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|Add2~121 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|Add2~121 .lut_mask = 64'h0000F0F0000055AA;
defparam \plat|nios2_gen2_0|cpu|Add2~121 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y6_N18
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|Add2~117 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|Add2~117_sumout  = SUM(( !\plat|nios2_gen2_0|cpu|E_alu_sub~q  $ (!\plat|nios2_gen2_0|cpu|E_src2 [25]) ) + ( \plat|nios2_gen2_0|cpu|E_src1 [25] ) + ( \plat|nios2_gen2_0|cpu|Add2~122  ))
// \plat|nios2_gen2_0|cpu|Add2~118  = CARRY(( !\plat|nios2_gen2_0|cpu|E_alu_sub~q  $ (!\plat|nios2_gen2_0|cpu|E_src2 [25]) ) + ( \plat|nios2_gen2_0|cpu|E_src1 [25] ) + ( \plat|nios2_gen2_0|cpu|Add2~122  ))

	.dataa(gnd),
	.datab(!\plat|nios2_gen2_0|cpu|E_alu_sub~q ),
	.datac(!\plat|nios2_gen2_0|cpu|E_src1 [25]),
	.datad(!\plat|nios2_gen2_0|cpu|E_src2 [25]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\plat|nios2_gen2_0|cpu|Add2~122 ),
	.sharein(gnd),
	.combout(),
	.sumout(\plat|nios2_gen2_0|cpu|Add2~117_sumout ),
	.cout(\plat|nios2_gen2_0|cpu|Add2~118 ),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|Add2~117 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|Add2~117 .lut_mask = 64'h0000F0F0000033CC;
defparam \plat|nios2_gen2_0|cpu|Add2~117 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y6_N21
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|Add2~133 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|Add2~133_sumout  = SUM(( !\plat|nios2_gen2_0|cpu|E_alu_sub~q  $ (!\plat|nios2_gen2_0|cpu|E_src2 [26]) ) + ( \plat|nios2_gen2_0|cpu|E_src1 [26] ) + ( \plat|nios2_gen2_0|cpu|Add2~118  ))
// \plat|nios2_gen2_0|cpu|Add2~134  = CARRY(( !\plat|nios2_gen2_0|cpu|E_alu_sub~q  $ (!\plat|nios2_gen2_0|cpu|E_src2 [26]) ) + ( \plat|nios2_gen2_0|cpu|E_src1 [26] ) + ( \plat|nios2_gen2_0|cpu|Add2~118  ))

	.dataa(!\plat|nios2_gen2_0|cpu|E_src1 [26]),
	.datab(gnd),
	.datac(!\plat|nios2_gen2_0|cpu|E_alu_sub~q ),
	.datad(!\plat|nios2_gen2_0|cpu|E_src2 [26]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\plat|nios2_gen2_0|cpu|Add2~118 ),
	.sharein(gnd),
	.combout(),
	.sumout(\plat|nios2_gen2_0|cpu|Add2~133_sumout ),
	.cout(\plat|nios2_gen2_0|cpu|Add2~134 ),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|Add2~133 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|Add2~133 .lut_mask = 64'h0000AAAA00000FF0;
defparam \plat|nios2_gen2_0|cpu|Add2~133 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y6_N24
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|Add2~129 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|Add2~129_sumout  = SUM(( !\plat|nios2_gen2_0|cpu|E_alu_sub~q  $ (!\plat|nios2_gen2_0|cpu|E_src2 [27]) ) + ( \plat|nios2_gen2_0|cpu|E_src1 [27] ) + ( \plat|nios2_gen2_0|cpu|Add2~134  ))
// \plat|nios2_gen2_0|cpu|Add2~130  = CARRY(( !\plat|nios2_gen2_0|cpu|E_alu_sub~q  $ (!\plat|nios2_gen2_0|cpu|E_src2 [27]) ) + ( \plat|nios2_gen2_0|cpu|E_src1 [27] ) + ( \plat|nios2_gen2_0|cpu|Add2~134  ))

	.dataa(gnd),
	.datab(!\plat|nios2_gen2_0|cpu|E_alu_sub~q ),
	.datac(!\plat|nios2_gen2_0|cpu|E_src1 [27]),
	.datad(!\plat|nios2_gen2_0|cpu|E_src2 [27]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\plat|nios2_gen2_0|cpu|Add2~134 ),
	.sharein(gnd),
	.combout(),
	.sumout(\plat|nios2_gen2_0|cpu|Add2~129_sumout ),
	.cout(\plat|nios2_gen2_0|cpu|Add2~130 ),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|Add2~129 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|Add2~129 .lut_mask = 64'h0000F0F0000033CC;
defparam \plat|nios2_gen2_0|cpu|Add2~129 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y6_N27
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|Add2~125 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|Add2~125_sumout  = SUM(( !\plat|nios2_gen2_0|cpu|E_alu_sub~q  $ (!\plat|nios2_gen2_0|cpu|E_src2 [28]) ) + ( \plat|nios2_gen2_0|cpu|E_src1 [28] ) + ( \plat|nios2_gen2_0|cpu|Add2~130  ))
// \plat|nios2_gen2_0|cpu|Add2~126  = CARRY(( !\plat|nios2_gen2_0|cpu|E_alu_sub~q  $ (!\plat|nios2_gen2_0|cpu|E_src2 [28]) ) + ( \plat|nios2_gen2_0|cpu|E_src1 [28] ) + ( \plat|nios2_gen2_0|cpu|Add2~130  ))

	.dataa(!\plat|nios2_gen2_0|cpu|E_src1 [28]),
	.datab(!\plat|nios2_gen2_0|cpu|E_alu_sub~q ),
	.datac(!\plat|nios2_gen2_0|cpu|E_src2 [28]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\plat|nios2_gen2_0|cpu|Add2~130 ),
	.sharein(gnd),
	.combout(),
	.sumout(\plat|nios2_gen2_0|cpu|Add2~125_sumout ),
	.cout(\plat|nios2_gen2_0|cpu|Add2~126 ),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|Add2~125 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|Add2~125 .lut_mask = 64'h0000AAAA00003C3C;
defparam \plat|nios2_gen2_0|cpu|Add2~125 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y6_N30
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|Add2~73 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|Add2~73_sumout  = SUM(( \plat|nios2_gen2_0|cpu|E_src1 [29] ) + ( !\plat|nios2_gen2_0|cpu|E_alu_sub~q  $ (!\plat|nios2_gen2_0|cpu|E_src2 [29]) ) + ( \plat|nios2_gen2_0|cpu|Add2~126  ))
// \plat|nios2_gen2_0|cpu|Add2~74  = CARRY(( \plat|nios2_gen2_0|cpu|E_src1 [29] ) + ( !\plat|nios2_gen2_0|cpu|E_alu_sub~q  $ (!\plat|nios2_gen2_0|cpu|E_src2 [29]) ) + ( \plat|nios2_gen2_0|cpu|Add2~126  ))

	.dataa(!\plat|nios2_gen2_0|cpu|E_alu_sub~q ),
	.datab(gnd),
	.datac(!\plat|nios2_gen2_0|cpu|E_src2 [29]),
	.datad(!\plat|nios2_gen2_0|cpu|E_src1 [29]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\plat|nios2_gen2_0|cpu|Add2~126 ),
	.sharein(gnd),
	.combout(),
	.sumout(\plat|nios2_gen2_0|cpu|Add2~73_sumout ),
	.cout(\plat|nios2_gen2_0|cpu|Add2~74 ),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|Add2~73 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|Add2~73 .lut_mask = 64'h0000A5A5000000FF;
defparam \plat|nios2_gen2_0|cpu|Add2~73 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y6_N33
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|Add2~69 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|Add2~69_sumout  = SUM(( !\plat|nios2_gen2_0|cpu|E_alu_sub~q  $ (!\plat|nios2_gen2_0|cpu|E_src2 [30]) ) + ( \plat|nios2_gen2_0|cpu|E_src1 [30] ) + ( \plat|nios2_gen2_0|cpu|Add2~74  ))
// \plat|nios2_gen2_0|cpu|Add2~70  = CARRY(( !\plat|nios2_gen2_0|cpu|E_alu_sub~q  $ (!\plat|nios2_gen2_0|cpu|E_src2 [30]) ) + ( \plat|nios2_gen2_0|cpu|E_src1 [30] ) + ( \plat|nios2_gen2_0|cpu|Add2~74  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|nios2_gen2_0|cpu|E_alu_sub~q ),
	.datad(!\plat|nios2_gen2_0|cpu|E_src2 [30]),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|E_src1 [30]),
	.datag(gnd),
	.cin(\plat|nios2_gen2_0|cpu|Add2~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\plat|nios2_gen2_0|cpu|Add2~69_sumout ),
	.cout(\plat|nios2_gen2_0|cpu|Add2~70 ),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|Add2~69 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|Add2~69 .lut_mask = 64'h0000FF0000000FF0;
defparam \plat|nios2_gen2_0|cpu|Add2~69 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y6_N36
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|Add2~61 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|Add2~61_sumout  = SUM(( !\plat|nios2_gen2_0|cpu|E_alu_sub~q  $ (!\plat|nios2_gen2_0|cpu|E_invert_arith_src_msb~q  $ (\plat|nios2_gen2_0|cpu|E_src2 [31])) ) + ( !\plat|nios2_gen2_0|cpu|E_invert_arith_src_msb~q  $ 
// (!\plat|nios2_gen2_0|cpu|E_src1 [31]) ) + ( \plat|nios2_gen2_0|cpu|Add2~70  ))
// \plat|nios2_gen2_0|cpu|Add2~62  = CARRY(( !\plat|nios2_gen2_0|cpu|E_alu_sub~q  $ (!\plat|nios2_gen2_0|cpu|E_invert_arith_src_msb~q  $ (\plat|nios2_gen2_0|cpu|E_src2 [31])) ) + ( !\plat|nios2_gen2_0|cpu|E_invert_arith_src_msb~q  $ 
// (!\plat|nios2_gen2_0|cpu|E_src1 [31]) ) + ( \plat|nios2_gen2_0|cpu|Add2~70  ))

	.dataa(!\plat|nios2_gen2_0|cpu|E_alu_sub~q ),
	.datab(!\plat|nios2_gen2_0|cpu|E_invert_arith_src_msb~q ),
	.datac(!\plat|nios2_gen2_0|cpu|E_src2 [31]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|E_src1 [31]),
	.datag(gnd),
	.cin(\plat|nios2_gen2_0|cpu|Add2~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\plat|nios2_gen2_0|cpu|Add2~61_sumout ),
	.cout(\plat|nios2_gen2_0|cpu|Add2~62 ),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|Add2~61 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|Add2~61 .lut_mask = 64'h0000CC3300006969;
defparam \plat|nios2_gen2_0|cpu|Add2~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y5_N12
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_alu_result[31]~28 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_alu_result[31]~28_combout  = ( \plat|nios2_gen2_0|cpu|Add2~61_sumout  & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & ((!\plat|nios2_gen2_0|cpu|R_ctrl_logic~q ) # ((\plat|nios2_gen2_0|cpu|E_logic_result[31]~21_combout )))) # 
// (\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & (((\plat|nios2_gen2_0|cpu|E_shift_rot_result [31])))) ) ) # ( !\plat|nios2_gen2_0|cpu|Add2~61_sumout  & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & (\plat|nios2_gen2_0|cpu|R_ctrl_logic~q  & 
// ((\plat|nios2_gen2_0|cpu|E_logic_result[31]~21_combout )))) # (\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & (((\plat|nios2_gen2_0|cpu|E_shift_rot_result [31])))) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~q ),
	.datab(!\plat|nios2_gen2_0|cpu|R_ctrl_logic~q ),
	.datac(!\plat|nios2_gen2_0|cpu|E_shift_rot_result [31]),
	.datad(!\plat|nios2_gen2_0|cpu|E_logic_result[31]~21_combout ),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|Add2~61_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_alu_result[31]~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_alu_result[31]~28 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_alu_result[31]~28 .lut_mask = 64'h052705278DAF8DAF;
defparam \plat|nios2_gen2_0|cpu|E_alu_result[31]~28 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y5_N13
dffeas \plat|nios2_gen2_0|cpu|W_alu_result[31] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|E_alu_result[31]~28_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|nios2_gen2_0|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|W_alu_result [31]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|W_alu_result[31] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|W_alu_result[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y7_N29
dffeas \plat|nios2_gen2_0|cpu|E_src2[1]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|R_src2_lo[1]~4_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_src2[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_src2[1]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_src2[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y7_N29
dffeas \plat|nios2_gen2_0|cpu|E_src1[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|E_src1[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|nios2_gen2_0|cpu|E_src1[31]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_src1 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_src1[1] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_src1[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y6_N0
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_logic_result[1]~19 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_logic_result[1]~19_combout  = ( \plat|nios2_gen2_0|cpu|E_src1 [1] & ( \plat|nios2_gen2_0|cpu|R_logic_op [1] & ( (!\plat|nios2_gen2_0|cpu|E_src2[1]~DUPLICATE_q ) # (!\plat|nios2_gen2_0|cpu|R_logic_op[0]~DUPLICATE_q ) ) ) ) # ( 
// !\plat|nios2_gen2_0|cpu|E_src1 [1] & ( \plat|nios2_gen2_0|cpu|R_logic_op [1] & ( \plat|nios2_gen2_0|cpu|E_src2[1]~DUPLICATE_q  ) ) ) # ( \plat|nios2_gen2_0|cpu|E_src1 [1] & ( !\plat|nios2_gen2_0|cpu|R_logic_op [1] & ( 
// (\plat|nios2_gen2_0|cpu|E_src2[1]~DUPLICATE_q  & \plat|nios2_gen2_0|cpu|R_logic_op[0]~DUPLICATE_q ) ) ) ) # ( !\plat|nios2_gen2_0|cpu|E_src1 [1] & ( !\plat|nios2_gen2_0|cpu|R_logic_op [1] & ( (!\plat|nios2_gen2_0|cpu|E_src2[1]~DUPLICATE_q  & 
// !\plat|nios2_gen2_0|cpu|R_logic_op[0]~DUPLICATE_q ) ) ) )

	.dataa(gnd),
	.datab(!\plat|nios2_gen2_0|cpu|E_src2[1]~DUPLICATE_q ),
	.datac(!\plat|nios2_gen2_0|cpu|R_logic_op[0]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\plat|nios2_gen2_0|cpu|E_src1 [1]),
	.dataf(!\plat|nios2_gen2_0|cpu|R_logic_op [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_logic_result[1]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_logic_result[1]~19 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_logic_result[1]~19 .lut_mask = 64'hC0C003033333FCFC;
defparam \plat|nios2_gen2_0|cpu|E_logic_result[1]~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y5_N42
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[1]~13 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[1]~13_combout  = ( \plat|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q  & ( \plat|nios2_gen2_0|cpu|E_shift_rot_result [2] ) ) # ( !\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q  & ( 
// \plat|nios2_gen2_0|cpu|E_shift_rot_result [0] ) )

	.dataa(gnd),
	.datab(!\plat|nios2_gen2_0|cpu|E_shift_rot_result [2]),
	.datac(!\plat|nios2_gen2_0|cpu|E_shift_rot_result [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[1]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[1]~13 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[1]~13 .lut_mask = 64'h0F0F0F0F33333333;
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[1]~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y5_N43
dffeas \plat|nios2_gen2_0|cpu|E_shift_rot_result[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[1]~13_combout ),
	.asdata(\plat|nios2_gen2_0|cpu|E_src1 [1]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|nios2_gen2_0|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_shift_rot_result [1]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result[1] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y6_N48
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_alu_result[1]~14 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_alu_result[1]~14_combout  = ( \plat|nios2_gen2_0|cpu|Add2~49_sumout  & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & (((!\plat|nios2_gen2_0|cpu|R_ctrl_logic~q )) # (\plat|nios2_gen2_0|cpu|E_logic_result[1]~19_combout ))) # 
// (\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & (((\plat|nios2_gen2_0|cpu|E_shift_rot_result [1])))) ) ) # ( !\plat|nios2_gen2_0|cpu|Add2~49_sumout  & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & (\plat|nios2_gen2_0|cpu|E_logic_result[1]~19_combout  & 
// ((\plat|nios2_gen2_0|cpu|R_ctrl_logic~q )))) # (\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & (((\plat|nios2_gen2_0|cpu|E_shift_rot_result [1])))) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|E_logic_result[1]~19_combout ),
	.datab(!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~q ),
	.datac(!\plat|nios2_gen2_0|cpu|E_shift_rot_result [1]),
	.datad(!\plat|nios2_gen2_0|cpu|R_ctrl_logic~q ),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|Add2~49_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_alu_result[1]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_alu_result[1]~14 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_alu_result[1]~14 .lut_mask = 64'h03470347CF47CF47;
defparam \plat|nios2_gen2_0|cpu|E_alu_result[1]~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y6_N49
dffeas \plat|nios2_gen2_0|cpu|W_alu_result[1]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|E_alu_result[1]~14_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|nios2_gen2_0|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|W_alu_result[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|W_alu_result[1]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|W_alu_result[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y5_N9
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|av_ld_rshift8~0 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|av_ld_rshift8~0_combout  = ( \plat|nios2_gen2_0|cpu|W_alu_result [0] & ( (\plat|nios2_gen2_0|cpu|av_ld_aligning_data~q  & ((!\plat|nios2_gen2_0|cpu|av_ld_align_cycle [0] & ((!\plat|nios2_gen2_0|cpu|av_ld_align_cycle [1]) # 
// (\plat|nios2_gen2_0|cpu|W_alu_result[1]~DUPLICATE_q ))) # (\plat|nios2_gen2_0|cpu|av_ld_align_cycle [0] & (!\plat|nios2_gen2_0|cpu|av_ld_align_cycle [1] & \plat|nios2_gen2_0|cpu|W_alu_result[1]~DUPLICATE_q )))) ) ) # ( !\plat|nios2_gen2_0|cpu|W_alu_result 
// [0] & ( (\plat|nios2_gen2_0|cpu|av_ld_aligning_data~q  & (!\plat|nios2_gen2_0|cpu|av_ld_align_cycle [1] & \plat|nios2_gen2_0|cpu|W_alu_result[1]~DUPLICATE_q )) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|av_ld_align_cycle [0]),
	.datab(!\plat|nios2_gen2_0|cpu|av_ld_aligning_data~q ),
	.datac(!\plat|nios2_gen2_0|cpu|av_ld_align_cycle [1]),
	.datad(!\plat|nios2_gen2_0|cpu|W_alu_result[1]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|W_alu_result [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|av_ld_rshift8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|av_ld_rshift8~0 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|av_ld_rshift8~0 .lut_mask = 64'h0030003020322032;
defparam \plat|nios2_gen2_0|cpu|av_ld_rshift8~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y8_N58
dffeas \plat|nios2_gen2_0|cpu|av_ld_byte3_data[7]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|rsp_mux|src_payload~9_combout ),
	.asdata(\plat|nios2_gen2_0|cpu|av_fill_bit~0_combout ),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|nios2_gen2_0|cpu|av_ld_aligning_data~q ),
	.ena(!\plat|nios2_gen2_0|cpu|av_ld_rshift8~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|av_ld_byte3_data[7]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|av_ld_byte3_data[7]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|av_ld_byte3_data[7]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y6_N12
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|W_rf_wr_data[31]~26 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|W_rf_wr_data[31]~26_combout  = ( \plat|nios2_gen2_0|cpu|R_ctrl_ld~DUPLICATE_q  & ( \plat|nios2_gen2_0|cpu|av_ld_byte3_data[7]~DUPLICATE_q  ) ) # ( !\plat|nios2_gen2_0|cpu|R_ctrl_ld~DUPLICATE_q  & ( 
// (!\plat|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~DUPLICATE_q  & (!\plat|nios2_gen2_0|cpu|R_ctrl_br_cmp~q  & \plat|nios2_gen2_0|cpu|W_alu_result [31])) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~DUPLICATE_q ),
	.datab(!\plat|nios2_gen2_0|cpu|R_ctrl_br_cmp~q ),
	.datac(!\plat|nios2_gen2_0|cpu|W_alu_result [31]),
	.datad(!\plat|nios2_gen2_0|cpu|av_ld_byte3_data[7]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|R_ctrl_ld~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|W_rf_wr_data[31]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|W_rf_wr_data[31]~26 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|W_rf_wr_data[31]~26 .lut_mask = 64'h0808080800FF00FF;
defparam \plat|nios2_gen2_0|cpu|W_rf_wr_data[31]~26 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y6_N35
dffeas \plat|nios2_gen2_0|cpu|E_src1[30] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [30]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|nios2_gen2_0|cpu|E_src1[31]~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_src1 [30]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_src1[30] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_src1[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y5_N37
dffeas \plat|nios2_gen2_0|cpu|E_shift_rot_result[30]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[30]~18_combout ),
	.asdata(\plat|nios2_gen2_0|cpu|E_src1 [30]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|nios2_gen2_0|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_shift_rot_result[30]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result[30]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result[30]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y6_N15
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_logic_result[30]~12 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_logic_result[30]~12_combout  = ( \plat|nios2_gen2_0|cpu|R_logic_op[0]~DUPLICATE_q  & ( \plat|nios2_gen2_0|cpu|E_src1 [30] & ( !\plat|nios2_gen2_0|cpu|E_src2 [30] $ (!\plat|nios2_gen2_0|cpu|R_logic_op [1]) ) ) ) # ( 
// !\plat|nios2_gen2_0|cpu|R_logic_op[0]~DUPLICATE_q  & ( \plat|nios2_gen2_0|cpu|E_src1 [30] & ( \plat|nios2_gen2_0|cpu|R_logic_op [1] ) ) ) # ( \plat|nios2_gen2_0|cpu|R_logic_op[0]~DUPLICATE_q  & ( !\plat|nios2_gen2_0|cpu|E_src1 [30] & ( 
// (\plat|nios2_gen2_0|cpu|E_src2 [30] & \plat|nios2_gen2_0|cpu|R_logic_op [1]) ) ) ) # ( !\plat|nios2_gen2_0|cpu|R_logic_op[0]~DUPLICATE_q  & ( !\plat|nios2_gen2_0|cpu|E_src1 [30] & ( !\plat|nios2_gen2_0|cpu|E_src2 [30] $ (\plat|nios2_gen2_0|cpu|R_logic_op 
// [1]) ) ) )

	.dataa(gnd),
	.datab(!\plat|nios2_gen2_0|cpu|E_src2 [30]),
	.datac(!\plat|nios2_gen2_0|cpu|R_logic_op [1]),
	.datad(gnd),
	.datae(!\plat|nios2_gen2_0|cpu|R_logic_op[0]~DUPLICATE_q ),
	.dataf(!\plat|nios2_gen2_0|cpu|E_src1 [30]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_logic_result[30]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_logic_result[30]~12 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_logic_result[30]~12 .lut_mask = 64'hC3C303030F0F3C3C;
defparam \plat|nios2_gen2_0|cpu|E_logic_result[30]~12 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y6_N6
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_alu_result[30]~15 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_alu_result[30]~15_combout  = ( \plat|nios2_gen2_0|cpu|Add2~69_sumout  & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & ((!\plat|nios2_gen2_0|cpu|R_ctrl_logic~q ) # ((\plat|nios2_gen2_0|cpu|E_logic_result[30]~12_combout )))) # 
// (\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & (((\plat|nios2_gen2_0|cpu|E_shift_rot_result[30]~DUPLICATE_q )))) ) ) # ( !\plat|nios2_gen2_0|cpu|Add2~69_sumout  & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & (\plat|nios2_gen2_0|cpu|R_ctrl_logic~q  & 
// ((\plat|nios2_gen2_0|cpu|E_logic_result[30]~12_combout )))) # (\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & (((\plat|nios2_gen2_0|cpu|E_shift_rot_result[30]~DUPLICATE_q )))) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~q ),
	.datab(!\plat|nios2_gen2_0|cpu|R_ctrl_logic~q ),
	.datac(!\plat|nios2_gen2_0|cpu|E_shift_rot_result[30]~DUPLICATE_q ),
	.datad(!\plat|nios2_gen2_0|cpu|E_logic_result[30]~12_combout ),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|Add2~69_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_alu_result[30]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_alu_result[30]~15 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_alu_result[30]~15 .lut_mask = 64'h052705278DAF8DAF;
defparam \plat|nios2_gen2_0|cpu|E_alu_result[30]~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y6_N7
dffeas \plat|nios2_gen2_0|cpu|W_alu_result[30] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|E_alu_result[30]~15_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|nios2_gen2_0|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|W_alu_result [30]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|W_alu_result[30] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|W_alu_result[30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y8_N39
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|W_rf_wr_data[30]~13 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|W_rf_wr_data[30]~13_combout  = ( \plat|nios2_gen2_0|cpu|W_alu_result [30] & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_ld~DUPLICATE_q  & (!\plat|nios2_gen2_0|cpu|R_ctrl_br_cmp~q  & (!\plat|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~DUPLICATE_q ))) # 
// (\plat|nios2_gen2_0|cpu|R_ctrl_ld~DUPLICATE_q  & (((\plat|nios2_gen2_0|cpu|av_ld_byte3_data [6])))) ) ) # ( !\plat|nios2_gen2_0|cpu|W_alu_result [30] & ( (\plat|nios2_gen2_0|cpu|R_ctrl_ld~DUPLICATE_q  & \plat|nios2_gen2_0|cpu|av_ld_byte3_data [6]) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|R_ctrl_ld~DUPLICATE_q ),
	.datab(!\plat|nios2_gen2_0|cpu|R_ctrl_br_cmp~q ),
	.datac(!\plat|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~DUPLICATE_q ),
	.datad(!\plat|nios2_gen2_0|cpu|av_ld_byte3_data [6]),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|W_alu_result [30]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|W_rf_wr_data[30]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|W_rf_wr_data[30]~13 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|W_rf_wr_data[30]~13 .lut_mask = 64'h0055005580D580D5;
defparam \plat|nios2_gen2_0|cpu|W_rf_wr_data[30]~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y6_N45
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_st_data[27]~7 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_st_data[27]~7_combout  = ( \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [27] & ( (!\plat|nios2_gen2_0|cpu|D_ctrl_mem8~1_combout  & 
// (((\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [3])))) # (\plat|nios2_gen2_0|cpu|D_ctrl_mem8~1_combout  & (((!\plat|nios2_gen2_0|cpu|D_ctrl_mem16~1_combout )) # 
// (\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [11]))) ) ) # ( !\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [27] & ( 
// (!\plat|nios2_gen2_0|cpu|D_ctrl_mem8~1_combout  & (((\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [3])))) # (\plat|nios2_gen2_0|cpu|D_ctrl_mem8~1_combout  & 
// (\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [11] & ((\plat|nios2_gen2_0|cpu|D_ctrl_mem16~1_combout )))) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [11]),
	.datab(!\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [3]),
	.datac(!\plat|nios2_gen2_0|cpu|D_ctrl_mem8~1_combout ),
	.datad(!\plat|nios2_gen2_0|cpu|D_ctrl_mem16~1_combout ),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [27]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_st_data[27]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_st_data[27]~7 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_st_data[27]~7 .lut_mask = 64'h303530353F353F35;
defparam \plat|nios2_gen2_0|cpu|E_st_data[27]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y6_N47
dffeas \plat|nios2_gen2_0|cpu|d_writedata[27] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|E_st_data[27]~7_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|d_writedata [27]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|d_writedata[27] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|d_writedata[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y6_N30
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_st_data[28]~6 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_st_data[28]~6_combout  = ( \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [4] & ( (!\plat|nios2_gen2_0|cpu|D_ctrl_mem8~1_combout ) # 
// ((!\plat|nios2_gen2_0|cpu|D_ctrl_mem16~1_combout  & (\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [28])) # (\plat|nios2_gen2_0|cpu|D_ctrl_mem16~1_combout  & 
// ((\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [12])))) ) ) # ( !\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [4] & ( 
// (\plat|nios2_gen2_0|cpu|D_ctrl_mem8~1_combout  & ((!\plat|nios2_gen2_0|cpu|D_ctrl_mem16~1_combout  & (\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [28])) # 
// (\plat|nios2_gen2_0|cpu|D_ctrl_mem16~1_combout  & ((\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [12]))))) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|D_ctrl_mem16~1_combout ),
	.datab(!\plat|nios2_gen2_0|cpu|D_ctrl_mem8~1_combout ),
	.datac(!\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [28]),
	.datad(!\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [12]),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_st_data[28]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_st_data[28]~6 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_st_data[28]~6 .lut_mask = 64'h02130213CEDFCEDF;
defparam \plat|nios2_gen2_0|cpu|E_st_data[28]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y6_N32
dffeas \plat|nios2_gen2_0|cpu|d_writedata[28] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|E_st_data[28]~6_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|d_writedata [28]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|d_writedata[28] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|d_writedata[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y6_N21
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_st_data[29]~5 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_st_data[29]~5_combout  = ( \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [13] & ( (!\plat|nios2_gen2_0|cpu|D_ctrl_mem8~1_combout  & 
// (((\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [5])))) # (\plat|nios2_gen2_0|cpu|D_ctrl_mem8~1_combout  & 
// (((\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [29])) # (\plat|nios2_gen2_0|cpu|D_ctrl_mem16~1_combout ))) ) ) # ( 
// !\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [13] & ( (!\plat|nios2_gen2_0|cpu|D_ctrl_mem8~1_combout  & 
// (((\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [5])))) # (\plat|nios2_gen2_0|cpu|D_ctrl_mem8~1_combout  & (!\plat|nios2_gen2_0|cpu|D_ctrl_mem16~1_combout  & 
// (\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [29]))) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|D_ctrl_mem16~1_combout ),
	.datab(!\plat|nios2_gen2_0|cpu|D_ctrl_mem8~1_combout ),
	.datac(!\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [29]),
	.datad(!\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [5]),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_st_data[29]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_st_data[29]~5 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_st_data[29]~5 .lut_mask = 64'h02CE02CE13DF13DF;
defparam \plat|nios2_gen2_0|cpu|E_st_data[29]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y6_N23
dffeas \plat|nios2_gen2_0|cpu|d_writedata[29] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|E_st_data[29]~5_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|d_writedata [29]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|d_writedata[29] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|d_writedata[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y6_N9
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_st_data[30]~2 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_st_data[30]~2_combout  = ( \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [30] & ( 
// \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [14] & ( (\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [6]) # 
// (\plat|nios2_gen2_0|cpu|D_ctrl_mem8~1_combout ) ) ) ) # ( !\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [30] & ( 
// \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [14] & ( (!\plat|nios2_gen2_0|cpu|D_ctrl_mem8~1_combout  & 
// (\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [6])) # (\plat|nios2_gen2_0|cpu|D_ctrl_mem8~1_combout  & ((\plat|nios2_gen2_0|cpu|D_ctrl_mem16~1_combout ))) ) ) ) # ( 
// \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [30] & ( !\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [14] & ( 
// (!\plat|nios2_gen2_0|cpu|D_ctrl_mem8~1_combout  & (\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [6])) # (\plat|nios2_gen2_0|cpu|D_ctrl_mem8~1_combout  & ((!\plat|nios2_gen2_0|cpu|D_ctrl_mem16~1_combout 
// ))) ) ) ) # ( !\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [30] & ( !\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [14] & ( 
// (!\plat|nios2_gen2_0|cpu|D_ctrl_mem8~1_combout  & \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [6]) ) ) )

	.dataa(gnd),
	.datab(!\plat|nios2_gen2_0|cpu|D_ctrl_mem8~1_combout ),
	.datac(!\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [6]),
	.datad(!\plat|nios2_gen2_0|cpu|D_ctrl_mem16~1_combout ),
	.datae(!\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [30]),
	.dataf(!\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_st_data[30]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_st_data[30]~2 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_st_data[30]~2 .lut_mask = 64'h0C0C3F0C0C3F3F3F;
defparam \plat|nios2_gen2_0|cpu|E_st_data[30]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y6_N11
dffeas \plat|nios2_gen2_0|cpu|d_writedata[30] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|E_st_data[30]~2_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|d_writedata [30]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|d_writedata[30] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|d_writedata[30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y6_N36
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_st_data[31]~4 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_st_data[31]~4_combout  = ( \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [31] & ( (!\plat|nios2_gen2_0|cpu|D_ctrl_mem8~1_combout  & 
// (((\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [7])))) # (\plat|nios2_gen2_0|cpu|D_ctrl_mem8~1_combout  & ((!\plat|nios2_gen2_0|cpu|D_ctrl_mem16~1_combout ) # 
// ((\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [15])))) ) ) # ( !\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [31] & ( 
// (!\plat|nios2_gen2_0|cpu|D_ctrl_mem8~1_combout  & (((\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [7])))) # (\plat|nios2_gen2_0|cpu|D_ctrl_mem8~1_combout  & 
// (\plat|nios2_gen2_0|cpu|D_ctrl_mem16~1_combout  & ((\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [15])))) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|D_ctrl_mem16~1_combout ),
	.datab(!\plat|nios2_gen2_0|cpu|D_ctrl_mem8~1_combout ),
	.datac(!\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [7]),
	.datad(!\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [15]),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_st_data[31]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_st_data[31]~4 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_st_data[31]~4 .lut_mask = 64'h0C1D0C1D2E3F2E3F;
defparam \plat|nios2_gen2_0|cpu|E_st_data[31]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y6_N38
dffeas \plat|nios2_gen2_0|cpu|d_writedata[31] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|E_st_data[31]~4_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|d_writedata [31]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|d_writedata[31] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|d_writedata[31] .power_up = "low";
// synopsys translate_on

// Location: M10K_X69_Y9_N0
cyclonev_ram_block \plat|ram_0|the_altsyncram|auto_generated|ram_block1a24 (
	.portawe(!\plat|ram_0|wren~0_combout ),
	.portare(\plat|ram_0|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\plat|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,\plat|nios2_gen2_0|cpu|d_writedata [31],\plat|nios2_gen2_0|cpu|d_writedata [30],\plat|nios2_gen2_0|cpu|d_writedata [29],\plat|nios2_gen2_0|cpu|d_writedata [28],\plat|nios2_gen2_0|cpu|d_writedata [27],\plat|nios2_gen2_0|cpu|d_writedata [26],\plat|nios2_gen2_0|cpu|d_writedata [25],
\plat|nios2_gen2_0|cpu|d_writedata [24]}),
	.portaaddr({\plat|nios2_gen2_0|cpu|W_alu_result [11],\plat|nios2_gen2_0|cpu|W_alu_result [10],\plat|nios2_gen2_0|cpu|W_alu_result[9]~DUPLICATE_q ,\plat|nios2_gen2_0|cpu|W_alu_result [8],\plat|nios2_gen2_0|cpu|W_alu_result [7],\plat|nios2_gen2_0|cpu|W_alu_result [6],
\plat|nios2_gen2_0|cpu|W_alu_result [5],\plat|nios2_gen2_0|cpu|W_alu_result [4],\plat|nios2_gen2_0|cpu|W_alu_result[3]~DUPLICATE_q ,\plat|nios2_gen2_0|cpu|W_alu_result[2]~DUPLICATE_q }),
	.portabyteenamasks({\plat|nios2_gen2_0|cpu|d_byteenable [3]}),
	.portbdatain(10'b0000000000),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\plat|ram_0|the_altsyncram|auto_generated|ram_block1a24_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a24 .clk0_core_clock_enable = "ena0";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a24 .clk0_input_clock_enable = "ena0";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a24 .init_file = "platform_ram_0.hex";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a24 .init_file_layout = "port_a";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a24 .logical_ram_name = "platform:plat|platform_ram_0:ram_0|altsyncram:the_altsyncram|altsyncram_gbm1:auto_generated|ALTSYNCRAM";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a24 .operation_mode = "single_port";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a24 .port_a_address_width = 10;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a24 .port_a_byte_enable_mask_width = 1;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a24 .port_a_byte_size = 10;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a24 .port_a_data_out_clock = "none";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a24 .port_a_data_width = 10;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a24 .port_a_first_bit_number = 24;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a24 .port_a_last_address = 1023;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 1024;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a24 .port_a_logical_ram_width = 32;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "dont_care";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a24 .port_b_address_width = 10;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a24 .port_b_data_width = 10;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a24 .ram_block_type = "M20K";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a24 .mem_init4 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a24 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a24 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a24 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a24 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X71_Y8_N48
cyclonev_lcell_comb \plat|mm_interconnect_0|rsp_mux|src_payload~10 (
// Equation(s):
// \plat|mm_interconnect_0|rsp_mux|src_payload~10_combout  = ( \plat|ram_0|the_altsyncram|auto_generated|q_a [29] & ( \plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(!\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|ram_0|the_altsyncram|auto_generated|q_a [29]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|rsp_mux|src_payload~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|rsp_mux|src_payload~10 .extended_lut = "off";
defparam \plat|mm_interconnect_0|rsp_mux|src_payload~10 .lut_mask = 64'h0000000033333333;
defparam \plat|mm_interconnect_0|rsp_mux|src_payload~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y8_N49
dffeas \plat|nios2_gen2_0|cpu|av_ld_byte3_data[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|rsp_mux|src_payload~10_combout ),
	.asdata(\plat|nios2_gen2_0|cpu|av_fill_bit~0_combout ),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|nios2_gen2_0|cpu|av_ld_aligning_data~q ),
	.ena(!\plat|nios2_gen2_0|cpu|av_ld_rshift8~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|av_ld_byte3_data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|av_ld_byte3_data[5] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|av_ld_byte3_data[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y5_N31
dffeas \plat|nios2_gen2_0|cpu|E_shift_rot_result[29]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[29]~28_combout ),
	.asdata(\plat|nios2_gen2_0|cpu|E_src1 [29]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|nios2_gen2_0|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_shift_rot_result[29]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result[29]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result[29]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y6_N42
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_logic_result[29]~22 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_logic_result[29]~22_combout  = ( \plat|nios2_gen2_0|cpu|E_src2 [29] & ( !\plat|nios2_gen2_0|cpu|R_logic_op [1] $ (((!\plat|nios2_gen2_0|cpu|E_src1 [29]) # (!\plat|nios2_gen2_0|cpu|R_logic_op[0]~DUPLICATE_q ))) ) ) # ( 
// !\plat|nios2_gen2_0|cpu|E_src2 [29] & ( (!\plat|nios2_gen2_0|cpu|R_logic_op [1] & (!\plat|nios2_gen2_0|cpu|E_src1 [29] & !\plat|nios2_gen2_0|cpu|R_logic_op[0]~DUPLICATE_q )) # (\plat|nios2_gen2_0|cpu|R_logic_op [1] & (\plat|nios2_gen2_0|cpu|E_src1 [29])) 
// ) )

	.dataa(gnd),
	.datab(!\plat|nios2_gen2_0|cpu|R_logic_op [1]),
	.datac(!\plat|nios2_gen2_0|cpu|E_src1 [29]),
	.datad(!\plat|nios2_gen2_0|cpu|R_logic_op[0]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|E_src2 [29]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_logic_result[29]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_logic_result[29]~22 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_logic_result[29]~22 .lut_mask = 64'hC303C303333C333C;
defparam \plat|nios2_gen2_0|cpu|E_logic_result[29]~22 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y6_N36
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_alu_result[29]~29 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_alu_result[29]~29_combout  = ( \plat|nios2_gen2_0|cpu|R_ctrl_logic~q  & ( \plat|nios2_gen2_0|cpu|Add2~73_sumout  & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & ((\plat|nios2_gen2_0|cpu|E_logic_result[29]~22_combout ))) # 
// (\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & (\plat|nios2_gen2_0|cpu|E_shift_rot_result[29]~DUPLICATE_q )) ) ) ) # ( !\plat|nios2_gen2_0|cpu|R_ctrl_logic~q  & ( \plat|nios2_gen2_0|cpu|Add2~73_sumout  & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~q ) # 
// (\plat|nios2_gen2_0|cpu|E_shift_rot_result[29]~DUPLICATE_q ) ) ) ) # ( \plat|nios2_gen2_0|cpu|R_ctrl_logic~q  & ( !\plat|nios2_gen2_0|cpu|Add2~73_sumout  & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & 
// ((\plat|nios2_gen2_0|cpu|E_logic_result[29]~22_combout ))) # (\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & (\plat|nios2_gen2_0|cpu|E_shift_rot_result[29]~DUPLICATE_q )) ) ) ) # ( !\plat|nios2_gen2_0|cpu|R_ctrl_logic~q  & ( 
// !\plat|nios2_gen2_0|cpu|Add2~73_sumout  & ( (\plat|nios2_gen2_0|cpu|E_shift_rot_result[29]~DUPLICATE_q  & \plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~q ) ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|E_shift_rot_result[29]~DUPLICATE_q ),
	.datab(!\plat|nios2_gen2_0|cpu|E_logic_result[29]~22_combout ),
	.datac(!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~q ),
	.datad(gnd),
	.datae(!\plat|nios2_gen2_0|cpu|R_ctrl_logic~q ),
	.dataf(!\plat|nios2_gen2_0|cpu|Add2~73_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_alu_result[29]~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_alu_result[29]~29 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_alu_result[29]~29 .lut_mask = 64'h05053535F5F53535;
defparam \plat|nios2_gen2_0|cpu|E_alu_result[29]~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y6_N37
dffeas \plat|nios2_gen2_0|cpu|W_alu_result[29] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|E_alu_result[29]~29_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|nios2_gen2_0|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|W_alu_result [29]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|W_alu_result[29] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|W_alu_result[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y8_N36
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|W_rf_wr_data[29]~27 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|W_rf_wr_data[29]~27_combout  = ( \plat|nios2_gen2_0|cpu|W_alu_result [29] & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_ld~DUPLICATE_q  & (!\plat|nios2_gen2_0|cpu|R_ctrl_br_cmp~q  & (!\plat|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~DUPLICATE_q ))) # 
// (\plat|nios2_gen2_0|cpu|R_ctrl_ld~DUPLICATE_q  & (((\plat|nios2_gen2_0|cpu|av_ld_byte3_data [5])))) ) ) # ( !\plat|nios2_gen2_0|cpu|W_alu_result [29] & ( (\plat|nios2_gen2_0|cpu|R_ctrl_ld~DUPLICATE_q  & \plat|nios2_gen2_0|cpu|av_ld_byte3_data [5]) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|R_ctrl_ld~DUPLICATE_q ),
	.datab(!\plat|nios2_gen2_0|cpu|R_ctrl_br_cmp~q ),
	.datac(!\plat|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~DUPLICATE_q ),
	.datad(!\plat|nios2_gen2_0|cpu|av_ld_byte3_data [5]),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|W_alu_result [29]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|W_rf_wr_data[29]~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|W_rf_wr_data[29]~27 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|W_rf_wr_data[29]~27 .lut_mask = 64'h0055005580D580D5;
defparam \plat|nios2_gen2_0|cpu|W_rf_wr_data[29]~27 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y6_N39
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|R_src2_hi[12]~14 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|R_src2_hi[12]~14_combout  = ( \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [28] & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q  & (((!\plat|nios2_gen2_0|cpu|R_src2_use_imm~q )) # 
// (\plat|nios2_gen2_0|cpu|D_iw [21]))) # (\plat|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q  & (((\plat|nios2_gen2_0|cpu|D_iw [18])))) ) ) # ( !\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [28] & ( 
// (!\plat|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q  & (\plat|nios2_gen2_0|cpu|D_iw [21] & (\plat|nios2_gen2_0|cpu|R_src2_use_imm~q ))) # (\plat|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q  & (((\plat|nios2_gen2_0|cpu|D_iw [18])))) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q ),
	.datab(!\plat|nios2_gen2_0|cpu|D_iw [21]),
	.datac(!\plat|nios2_gen2_0|cpu|R_src2_use_imm~q ),
	.datad(!\plat|nios2_gen2_0|cpu|D_iw [18]),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [28]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|R_src2_hi[12]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|R_src2_hi[12]~14 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|R_src2_hi[12]~14 .lut_mask = 64'h02570257A2F7A2F7;
defparam \plat|nios2_gen2_0|cpu|R_src2_hi[12]~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y6_N41
dffeas \plat|nios2_gen2_0|cpu|E_src2[28] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|R_src2_hi[12]~14_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|nios2_gen2_0|cpu|R_src2_hi~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_src2 [28]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_src2[28] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_src2[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y8_N51
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_logic_result[28]~23 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_logic_result[28]~23_combout  = ( \plat|nios2_gen2_0|cpu|E_src1 [28] & ( \plat|nios2_gen2_0|cpu|R_logic_op [1] & ( (!\plat|nios2_gen2_0|cpu|R_logic_op[0]~DUPLICATE_q ) # (!\plat|nios2_gen2_0|cpu|E_src2 [28]) ) ) ) # ( 
// !\plat|nios2_gen2_0|cpu|E_src1 [28] & ( \plat|nios2_gen2_0|cpu|R_logic_op [1] & ( \plat|nios2_gen2_0|cpu|E_src2 [28] ) ) ) # ( \plat|nios2_gen2_0|cpu|E_src1 [28] & ( !\plat|nios2_gen2_0|cpu|R_logic_op [1] & ( 
// (\plat|nios2_gen2_0|cpu|R_logic_op[0]~DUPLICATE_q  & \plat|nios2_gen2_0|cpu|E_src2 [28]) ) ) ) # ( !\plat|nios2_gen2_0|cpu|E_src1 [28] & ( !\plat|nios2_gen2_0|cpu|R_logic_op [1] & ( (!\plat|nios2_gen2_0|cpu|R_logic_op[0]~DUPLICATE_q  & 
// !\plat|nios2_gen2_0|cpu|E_src2 [28]) ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|R_logic_op[0]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\plat|nios2_gen2_0|cpu|E_src2 [28]),
	.datad(gnd),
	.datae(!\plat|nios2_gen2_0|cpu|E_src1 [28]),
	.dataf(!\plat|nios2_gen2_0|cpu|R_logic_op [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_logic_result[28]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_logic_result[28]~23 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_logic_result[28]~23 .lut_mask = 64'hA0A005050F0FFAFA;
defparam \plat|nios2_gen2_0|cpu|E_logic_result[28]~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y6_N24
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_alu_result[28]~30 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_alu_result[28]~30_combout  = ( \plat|nios2_gen2_0|cpu|Add2~125_sumout  & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & ((!\plat|nios2_gen2_0|cpu|R_ctrl_logic~q ) # ((\plat|nios2_gen2_0|cpu|E_logic_result[28]~23_combout )))) # 
// (\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & (((\plat|nios2_gen2_0|cpu|E_shift_rot_result [28])))) ) ) # ( !\plat|nios2_gen2_0|cpu|Add2~125_sumout  & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & (\plat|nios2_gen2_0|cpu|R_ctrl_logic~q  & 
// (\plat|nios2_gen2_0|cpu|E_logic_result[28]~23_combout ))) # (\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & (((\plat|nios2_gen2_0|cpu|E_shift_rot_result [28])))) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|R_ctrl_logic~q ),
	.datab(!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~q ),
	.datac(!\plat|nios2_gen2_0|cpu|E_logic_result[28]~23_combout ),
	.datad(!\plat|nios2_gen2_0|cpu|E_shift_rot_result [28]),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|Add2~125_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_alu_result[28]~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_alu_result[28]~30 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_alu_result[28]~30 .lut_mask = 64'h043704378CBF8CBF;
defparam \plat|nios2_gen2_0|cpu|E_alu_result[28]~30 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y6_N26
dffeas \plat|nios2_gen2_0|cpu|W_alu_result[28] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|E_alu_result[28]~30_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|nios2_gen2_0|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|W_alu_result [28]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|W_alu_result[28] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|W_alu_result[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y8_N12
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|W_rf_wr_data[28]~28 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|W_rf_wr_data[28]~28_combout  = ( \plat|nios2_gen2_0|cpu|R_ctrl_br_cmp~q  & ( \plat|nios2_gen2_0|cpu|av_ld_byte3_data [4] & ( \plat|nios2_gen2_0|cpu|R_ctrl_ld~DUPLICATE_q  ) ) ) # ( !\plat|nios2_gen2_0|cpu|R_ctrl_br_cmp~q  & ( 
// \plat|nios2_gen2_0|cpu|av_ld_byte3_data [4] & ( ((!\plat|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~DUPLICATE_q  & \plat|nios2_gen2_0|cpu|W_alu_result [28])) # (\plat|nios2_gen2_0|cpu|R_ctrl_ld~DUPLICATE_q ) ) ) ) # ( !\plat|nios2_gen2_0|cpu|R_ctrl_br_cmp~q  & ( 
// !\plat|nios2_gen2_0|cpu|av_ld_byte3_data [4] & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_ld~DUPLICATE_q  & (!\plat|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~DUPLICATE_q  & \plat|nios2_gen2_0|cpu|W_alu_result [28])) ) ) )

	.dataa(gnd),
	.datab(!\plat|nios2_gen2_0|cpu|R_ctrl_ld~DUPLICATE_q ),
	.datac(!\plat|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~DUPLICATE_q ),
	.datad(!\plat|nios2_gen2_0|cpu|W_alu_result [28]),
	.datae(!\plat|nios2_gen2_0|cpu|R_ctrl_br_cmp~q ),
	.dataf(!\plat|nios2_gen2_0|cpu|av_ld_byte3_data [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|W_rf_wr_data[28]~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|W_rf_wr_data[28]~28 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|W_rf_wr_data[28]~28 .lut_mask = 64'h00C0000033F33333;
defparam \plat|nios2_gen2_0|cpu|W_rf_wr_data[28]~28 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y6_N5
dffeas \plat|nios2_gen2_0|cpu|E_src1[27] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [27]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|nios2_gen2_0|cpu|E_src1[31]~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_src1 [27]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_src1[27] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_src1[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y6_N54
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_logic_result[27]~24 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_logic_result[27]~24_combout  = ( \plat|nios2_gen2_0|cpu|E_src2 [27] & ( !\plat|nios2_gen2_0|cpu|R_logic_op [1] $ (((!\plat|nios2_gen2_0|cpu|R_logic_op[0]~DUPLICATE_q ) # (!\plat|nios2_gen2_0|cpu|E_src1 [27]))) ) ) # ( 
// !\plat|nios2_gen2_0|cpu|E_src2 [27] & ( (!\plat|nios2_gen2_0|cpu|R_logic_op [1] & (!\plat|nios2_gen2_0|cpu|R_logic_op[0]~DUPLICATE_q  & !\plat|nios2_gen2_0|cpu|E_src1 [27])) # (\plat|nios2_gen2_0|cpu|R_logic_op [1] & ((\plat|nios2_gen2_0|cpu|E_src1 
// [27]))) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|R_logic_op[0]~DUPLICATE_q ),
	.datab(!\plat|nios2_gen2_0|cpu|R_logic_op [1]),
	.datac(!\plat|nios2_gen2_0|cpu|E_src1 [27]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|E_src2 [27]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_logic_result[27]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_logic_result[27]~24 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_logic_result[27]~24 .lut_mask = 64'h8383838336363636;
defparam \plat|nios2_gen2_0|cpu|E_logic_result[27]~24 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y6_N9
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_alu_result[27]~31 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_alu_result[27]~31_combout  = ( \plat|nios2_gen2_0|cpu|Add2~129_sumout  & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & ((!\plat|nios2_gen2_0|cpu|R_ctrl_logic~q ) # ((\plat|nios2_gen2_0|cpu|E_logic_result[27]~24_combout )))) # 
// (\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & (((\plat|nios2_gen2_0|cpu|E_shift_rot_result [27])))) ) ) # ( !\plat|nios2_gen2_0|cpu|Add2~129_sumout  & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & (\plat|nios2_gen2_0|cpu|R_ctrl_logic~q  & 
// ((\plat|nios2_gen2_0|cpu|E_logic_result[27]~24_combout )))) # (\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & (((\plat|nios2_gen2_0|cpu|E_shift_rot_result [27])))) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~q ),
	.datab(!\plat|nios2_gen2_0|cpu|R_ctrl_logic~q ),
	.datac(!\plat|nios2_gen2_0|cpu|E_shift_rot_result [27]),
	.datad(!\plat|nios2_gen2_0|cpu|E_logic_result[27]~24_combout ),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|Add2~129_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_alu_result[27]~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_alu_result[27]~31 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_alu_result[27]~31 .lut_mask = 64'h052705278DAF8DAF;
defparam \plat|nios2_gen2_0|cpu|E_alu_result[27]~31 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y6_N10
dffeas \plat|nios2_gen2_0|cpu|W_alu_result[27] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|E_alu_result[27]~31_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|nios2_gen2_0|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|W_alu_result [27]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|W_alu_result[27] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|W_alu_result[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y8_N54
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|W_rf_wr_data[27]~29 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|W_rf_wr_data[27]~29_combout  = ( \plat|nios2_gen2_0|cpu|W_alu_result [27] & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_ld~DUPLICATE_q  & (!\plat|nios2_gen2_0|cpu|R_ctrl_br_cmp~q  & ((!\plat|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~q )))) # 
// (\plat|nios2_gen2_0|cpu|R_ctrl_ld~DUPLICATE_q  & (((\plat|nios2_gen2_0|cpu|av_ld_byte3_data [3])))) ) ) # ( !\plat|nios2_gen2_0|cpu|W_alu_result [27] & ( (\plat|nios2_gen2_0|cpu|av_ld_byte3_data [3] & \plat|nios2_gen2_0|cpu|R_ctrl_ld~DUPLICATE_q ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|R_ctrl_br_cmp~q ),
	.datab(!\plat|nios2_gen2_0|cpu|av_ld_byte3_data [3]),
	.datac(!\plat|nios2_gen2_0|cpu|R_ctrl_ld~DUPLICATE_q ),
	.datad(!\plat|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~q ),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|W_alu_result [27]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|W_rf_wr_data[27]~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|W_rf_wr_data[27]~29 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|W_rf_wr_data[27]~29 .lut_mask = 64'h03030303A303A303;
defparam \plat|nios2_gen2_0|cpu|W_rf_wr_data[27]~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y6_N23
dffeas \plat|nios2_gen2_0|cpu|E_src1[26] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [26]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|nios2_gen2_0|cpu|E_src1[31]~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_src1 [26]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_src1[26] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_src1[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y8_N54
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_logic_result[26]~25 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_logic_result[26]~25_combout  = ( \plat|nios2_gen2_0|cpu|R_logic_op[0]~DUPLICATE_q  & ( \plat|nios2_gen2_0|cpu|E_src1 [26] & ( !\plat|nios2_gen2_0|cpu|E_src2 [26] $ (!\plat|nios2_gen2_0|cpu|R_logic_op [1]) ) ) ) # ( 
// !\plat|nios2_gen2_0|cpu|R_logic_op[0]~DUPLICATE_q  & ( \plat|nios2_gen2_0|cpu|E_src1 [26] & ( \plat|nios2_gen2_0|cpu|R_logic_op [1] ) ) ) # ( \plat|nios2_gen2_0|cpu|R_logic_op[0]~DUPLICATE_q  & ( !\plat|nios2_gen2_0|cpu|E_src1 [26] & ( 
// (\plat|nios2_gen2_0|cpu|E_src2 [26] & \plat|nios2_gen2_0|cpu|R_logic_op [1]) ) ) ) # ( !\plat|nios2_gen2_0|cpu|R_logic_op[0]~DUPLICATE_q  & ( !\plat|nios2_gen2_0|cpu|E_src1 [26] & ( !\plat|nios2_gen2_0|cpu|E_src2 [26] $ (\plat|nios2_gen2_0|cpu|R_logic_op 
// [1]) ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|E_src2 [26]),
	.datab(gnd),
	.datac(!\plat|nios2_gen2_0|cpu|R_logic_op [1]),
	.datad(gnd),
	.datae(!\plat|nios2_gen2_0|cpu|R_logic_op[0]~DUPLICATE_q ),
	.dataf(!\plat|nios2_gen2_0|cpu|E_src1 [26]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_logic_result[26]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_logic_result[26]~25 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_logic_result[26]~25 .lut_mask = 64'hA5A505050F0F5A5A;
defparam \plat|nios2_gen2_0|cpu|E_logic_result[26]~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y5_N58
dffeas \plat|nios2_gen2_0|cpu|E_shift_rot_result[26]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[26]~31_combout ),
	.asdata(\plat|nios2_gen2_0|cpu|E_src1 [26]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|nios2_gen2_0|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_shift_rot_result[26]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result[26]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result[26]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y6_N18
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_alu_result[26]~32 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_alu_result[26]~32_combout  = ( \plat|nios2_gen2_0|cpu|R_ctrl_logic~q  & ( \plat|nios2_gen2_0|cpu|Add2~133_sumout  & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & (\plat|nios2_gen2_0|cpu|E_logic_result[26]~25_combout )) # 
// (\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & ((\plat|nios2_gen2_0|cpu|E_shift_rot_result[26]~DUPLICATE_q ))) ) ) ) # ( !\plat|nios2_gen2_0|cpu|R_ctrl_logic~q  & ( \plat|nios2_gen2_0|cpu|Add2~133_sumout  & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~q ) # 
// (\plat|nios2_gen2_0|cpu|E_shift_rot_result[26]~DUPLICATE_q ) ) ) ) # ( \plat|nios2_gen2_0|cpu|R_ctrl_logic~q  & ( !\plat|nios2_gen2_0|cpu|Add2~133_sumout  & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & 
// (\plat|nios2_gen2_0|cpu|E_logic_result[26]~25_combout )) # (\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & ((\plat|nios2_gen2_0|cpu|E_shift_rot_result[26]~DUPLICATE_q ))) ) ) ) # ( !\plat|nios2_gen2_0|cpu|R_ctrl_logic~q  & ( 
// !\plat|nios2_gen2_0|cpu|Add2~133_sumout  & ( (\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & \plat|nios2_gen2_0|cpu|E_shift_rot_result[26]~DUPLICATE_q ) ) ) )

	.dataa(gnd),
	.datab(!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~q ),
	.datac(!\plat|nios2_gen2_0|cpu|E_logic_result[26]~25_combout ),
	.datad(!\plat|nios2_gen2_0|cpu|E_shift_rot_result[26]~DUPLICATE_q ),
	.datae(!\plat|nios2_gen2_0|cpu|R_ctrl_logic~q ),
	.dataf(!\plat|nios2_gen2_0|cpu|Add2~133_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_alu_result[26]~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_alu_result[26]~32 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_alu_result[26]~32 .lut_mask = 64'h00330C3FCCFF0C3F;
defparam \plat|nios2_gen2_0|cpu|E_alu_result[26]~32 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y6_N19
dffeas \plat|nios2_gen2_0|cpu|W_alu_result[26] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|E_alu_result[26]~32_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|nios2_gen2_0|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|W_alu_result [26]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|W_alu_result[26] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|W_alu_result[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y8_N33
cyclonev_lcell_comb \plat|mm_interconnect_0|rsp_mux|src_payload~13 (
// Equation(s):
// \plat|mm_interconnect_0|rsp_mux|src_payload~13_combout  = ( \plat|ram_0|the_altsyncram|auto_generated|q_a [26] & ( \plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(!\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|ram_0|the_altsyncram|auto_generated|q_a [26]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|rsp_mux|src_payload~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|rsp_mux|src_payload~13 .extended_lut = "off";
defparam \plat|mm_interconnect_0|rsp_mux|src_payload~13 .lut_mask = 64'h0000000033333333;
defparam \plat|mm_interconnect_0|rsp_mux|src_payload~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y8_N35
dffeas \plat|nios2_gen2_0|cpu|av_ld_byte3_data[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|rsp_mux|src_payload~13_combout ),
	.asdata(\plat|nios2_gen2_0|cpu|av_fill_bit~0_combout ),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|nios2_gen2_0|cpu|av_ld_aligning_data~q ),
	.ena(!\plat|nios2_gen2_0|cpu|av_ld_rshift8~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|av_ld_byte3_data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|av_ld_byte3_data[2] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|av_ld_byte3_data[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y8_N6
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|W_rf_wr_data[26]~30 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|W_rf_wr_data[26]~30_combout  = ( \plat|nios2_gen2_0|cpu|av_ld_byte3_data [2] & ( ((!\plat|nios2_gen2_0|cpu|R_ctrl_br_cmp~q  & (\plat|nios2_gen2_0|cpu|W_alu_result [26] & !\plat|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~DUPLICATE_q ))) # 
// (\plat|nios2_gen2_0|cpu|R_ctrl_ld~DUPLICATE_q ) ) ) # ( !\plat|nios2_gen2_0|cpu|av_ld_byte3_data [2] & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_ld~DUPLICATE_q  & (!\plat|nios2_gen2_0|cpu|R_ctrl_br_cmp~q  & (\plat|nios2_gen2_0|cpu|W_alu_result [26] & 
// !\plat|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~DUPLICATE_q ))) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|R_ctrl_ld~DUPLICATE_q ),
	.datab(!\plat|nios2_gen2_0|cpu|R_ctrl_br_cmp~q ),
	.datac(!\plat|nios2_gen2_0|cpu|W_alu_result [26]),
	.datad(!\plat|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|av_ld_byte3_data [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|W_rf_wr_data[26]~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|W_rf_wr_data[26]~30 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|W_rf_wr_data[26]~30 .lut_mask = 64'h080008005D555D55;
defparam \plat|nios2_gen2_0|cpu|W_rf_wr_data[26]~30 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y6_N26
dffeas \plat|nios2_gen2_0|cpu|E_src1[25] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [25]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|nios2_gen2_0|cpu|E_src1[31]~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_src1 [25]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_src1[25] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_src1[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y5_N46
dffeas \plat|nios2_gen2_0|cpu|E_shift_rot_result[25]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[25]~26_combout ),
	.asdata(\plat|nios2_gen2_0|cpu|E_src1 [25]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|nios2_gen2_0|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_shift_rot_result[25]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result[25]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result[25]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y8_N42
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_logic_result[25]~30 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_logic_result[25]~30_combout  = ( \plat|nios2_gen2_0|cpu|E_src1 [25] & ( \plat|nios2_gen2_0|cpu|R_logic_op [0] & ( !\plat|nios2_gen2_0|cpu|R_logic_op[1]~DUPLICATE_q  $ (!\plat|nios2_gen2_0|cpu|E_src2 [25]) ) ) ) # ( 
// !\plat|nios2_gen2_0|cpu|E_src1 [25] & ( \plat|nios2_gen2_0|cpu|R_logic_op [0] & ( (\plat|nios2_gen2_0|cpu|R_logic_op[1]~DUPLICATE_q  & \plat|nios2_gen2_0|cpu|E_src2 [25]) ) ) ) # ( \plat|nios2_gen2_0|cpu|E_src1 [25] & ( !\plat|nios2_gen2_0|cpu|R_logic_op 
// [0] & ( \plat|nios2_gen2_0|cpu|R_logic_op[1]~DUPLICATE_q  ) ) ) # ( !\plat|nios2_gen2_0|cpu|E_src1 [25] & ( !\plat|nios2_gen2_0|cpu|R_logic_op [0] & ( !\plat|nios2_gen2_0|cpu|R_logic_op[1]~DUPLICATE_q  $ (\plat|nios2_gen2_0|cpu|E_src2 [25]) ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|R_logic_op[1]~DUPLICATE_q ),
	.datab(!\plat|nios2_gen2_0|cpu|E_src2 [25]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\plat|nios2_gen2_0|cpu|E_src1 [25]),
	.dataf(!\plat|nios2_gen2_0|cpu|R_logic_op [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_logic_result[25]~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_logic_result[25]~30 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_logic_result[25]~30 .lut_mask = 64'h9999555511116666;
defparam \plat|nios2_gen2_0|cpu|E_logic_result[25]~30 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y6_N48
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_alu_result[25]~26 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_alu_result[25]~26_combout  = ( \plat|nios2_gen2_0|cpu|Add2~117_sumout  & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & ((!\plat|nios2_gen2_0|cpu|R_ctrl_logic~q ) # ((\plat|nios2_gen2_0|cpu|E_logic_result[25]~30_combout )))) # 
// (\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & (((\plat|nios2_gen2_0|cpu|E_shift_rot_result[25]~DUPLICATE_q )))) ) ) # ( !\plat|nios2_gen2_0|cpu|Add2~117_sumout  & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & (\plat|nios2_gen2_0|cpu|R_ctrl_logic~q  & 
// ((\plat|nios2_gen2_0|cpu|E_logic_result[25]~30_combout )))) # (\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & (((\plat|nios2_gen2_0|cpu|E_shift_rot_result[25]~DUPLICATE_q )))) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~q ),
	.datab(!\plat|nios2_gen2_0|cpu|R_ctrl_logic~q ),
	.datac(!\plat|nios2_gen2_0|cpu|E_shift_rot_result[25]~DUPLICATE_q ),
	.datad(!\plat|nios2_gen2_0|cpu|E_logic_result[25]~30_combout ),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|Add2~117_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_alu_result[25]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_alu_result[25]~26 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_alu_result[25]~26 .lut_mask = 64'h052705278DAF8DAF;
defparam \plat|nios2_gen2_0|cpu|E_alu_result[25]~26 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y6_N49
dffeas \plat|nios2_gen2_0|cpu|W_alu_result[25] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|E_alu_result[25]~26_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|nios2_gen2_0|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|W_alu_result [25]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|W_alu_result[25] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|W_alu_result[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y6_N45
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|W_rf_wr_data[25]~24 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|W_rf_wr_data[25]~24_combout  = ( \plat|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~DUPLICATE_q  & ( \plat|nios2_gen2_0|cpu|av_ld_byte3_data [1] & ( \plat|nios2_gen2_0|cpu|R_ctrl_ld~DUPLICATE_q  ) ) ) # ( 
// !\plat|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~DUPLICATE_q  & ( \plat|nios2_gen2_0|cpu|av_ld_byte3_data [1] & ( ((!\plat|nios2_gen2_0|cpu|R_ctrl_br_cmp~q  & \plat|nios2_gen2_0|cpu|W_alu_result [25])) # (\plat|nios2_gen2_0|cpu|R_ctrl_ld~DUPLICATE_q ) ) ) ) # ( 
// !\plat|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~DUPLICATE_q  & ( !\plat|nios2_gen2_0|cpu|av_ld_byte3_data [1] & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_br_cmp~q  & (!\plat|nios2_gen2_0|cpu|R_ctrl_ld~DUPLICATE_q  & \plat|nios2_gen2_0|cpu|W_alu_result [25])) ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|R_ctrl_br_cmp~q ),
	.datab(gnd),
	.datac(!\plat|nios2_gen2_0|cpu|R_ctrl_ld~DUPLICATE_q ),
	.datad(!\plat|nios2_gen2_0|cpu|W_alu_result [25]),
	.datae(!\plat|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~DUPLICATE_q ),
	.dataf(!\plat|nios2_gen2_0|cpu|av_ld_byte3_data [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|W_rf_wr_data[25]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|W_rf_wr_data[25]~24 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|W_rf_wr_data[25]~24 .lut_mask = 64'h00A000000FAF0F0F;
defparam \plat|nios2_gen2_0|cpu|W_rf_wr_data[25]~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y6_N33
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_st_data[26]~8 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_st_data[26]~8_combout  = ( \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [26] & ( (!\plat|nios2_gen2_0|cpu|D_ctrl_mem8~1_combout  & 
// (((\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [2])))) # (\plat|nios2_gen2_0|cpu|D_ctrl_mem8~1_combout  & ((!\plat|nios2_gen2_0|cpu|D_ctrl_mem16~1_combout ) # 
// ((\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [10])))) ) ) # ( !\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [26] & ( 
// (!\plat|nios2_gen2_0|cpu|D_ctrl_mem8~1_combout  & (((\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [2])))) # (\plat|nios2_gen2_0|cpu|D_ctrl_mem8~1_combout  & 
// (\plat|nios2_gen2_0|cpu|D_ctrl_mem16~1_combout  & (\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [10]))) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|D_ctrl_mem16~1_combout ),
	.datab(!\plat|nios2_gen2_0|cpu|D_ctrl_mem8~1_combout ),
	.datac(!\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [10]),
	.datad(!\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [2]),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [26]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_st_data[26]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_st_data[26]~8 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_st_data[26]~8 .lut_mask = 64'h01CD01CD23EF23EF;
defparam \plat|nios2_gen2_0|cpu|E_st_data[26]~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y6_N35
dffeas \plat|nios2_gen2_0|cpu|d_writedata[26] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|E_st_data[26]~8_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|d_writedata [26]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|d_writedata[26] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|d_writedata[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y8_N0
cyclonev_lcell_comb \plat|mm_interconnect_0|rsp_mux|src_payload~6 (
// Equation(s):
// \plat|mm_interconnect_0|rsp_mux|src_payload~6_combout  = ( \plat|ram_0|the_altsyncram|auto_generated|q_a [24] & ( \plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(!\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|ram_0|the_altsyncram|auto_generated|q_a [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|rsp_mux|src_payload~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|rsp_mux|src_payload~6 .extended_lut = "off";
defparam \plat|mm_interconnect_0|rsp_mux|src_payload~6 .lut_mask = 64'h0000000033333333;
defparam \plat|mm_interconnect_0|rsp_mux|src_payload~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y8_N2
dffeas \plat|nios2_gen2_0|cpu|av_ld_byte3_data[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|rsp_mux|src_payload~6_combout ),
	.asdata(\plat|nios2_gen2_0|cpu|av_fill_bit~0_combout ),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|nios2_gen2_0|cpu|av_ld_aligning_data~q ),
	.ena(!\plat|nios2_gen2_0|cpu|av_ld_rshift8~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|av_ld_byte3_data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|av_ld_byte3_data[0] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|av_ld_byte3_data[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y6_N35
dffeas \plat|nios2_gen2_0|cpu|E_src2[24]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|R_src2_hi[8]~11_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|nios2_gen2_0|cpu|R_src2_hi~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_src2[24]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_src2[24]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_src2[24]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y8_N39
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_logic_result[24]~31 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_logic_result[24]~31_combout  = ( \plat|nios2_gen2_0|cpu|R_logic_op[1]~DUPLICATE_q  & ( (!\plat|nios2_gen2_0|cpu|E_src2[24]~DUPLICATE_q  & ((\plat|nios2_gen2_0|cpu|E_src1 [24]))) # (\plat|nios2_gen2_0|cpu|E_src2[24]~DUPLICATE_q  & 
// ((!\plat|nios2_gen2_0|cpu|R_logic_op [0]) # (!\plat|nios2_gen2_0|cpu|E_src1 [24]))) ) ) # ( !\plat|nios2_gen2_0|cpu|R_logic_op[1]~DUPLICATE_q  & ( (!\plat|nios2_gen2_0|cpu|E_src2[24]~DUPLICATE_q  & (!\plat|nios2_gen2_0|cpu|R_logic_op [0] & 
// !\plat|nios2_gen2_0|cpu|E_src1 [24])) # (\plat|nios2_gen2_0|cpu|E_src2[24]~DUPLICATE_q  & (\plat|nios2_gen2_0|cpu|R_logic_op [0] & \plat|nios2_gen2_0|cpu|E_src1 [24])) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|E_src2[24]~DUPLICATE_q ),
	.datab(!\plat|nios2_gen2_0|cpu|R_logic_op [0]),
	.datac(!\plat|nios2_gen2_0|cpu|E_src1 [24]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|R_logic_op[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_logic_result[24]~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_logic_result[24]~31 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_logic_result[24]~31 .lut_mask = 64'h818181815E5E5E5E;
defparam \plat|nios2_gen2_0|cpu|E_logic_result[24]~31 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y6_N27
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_alu_result[24]~27 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_alu_result[24]~27_combout  = ( \plat|nios2_gen2_0|cpu|Add2~121_sumout  & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & ((!\plat|nios2_gen2_0|cpu|R_ctrl_logic~q ) # ((\plat|nios2_gen2_0|cpu|E_logic_result[24]~31_combout )))) # 
// (\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & (((\plat|nios2_gen2_0|cpu|E_shift_rot_result [24])))) ) ) # ( !\plat|nios2_gen2_0|cpu|Add2~121_sumout  & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & (\plat|nios2_gen2_0|cpu|R_ctrl_logic~q  & 
// ((\plat|nios2_gen2_0|cpu|E_logic_result[24]~31_combout )))) # (\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & (((\plat|nios2_gen2_0|cpu|E_shift_rot_result [24])))) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~q ),
	.datab(!\plat|nios2_gen2_0|cpu|R_ctrl_logic~q ),
	.datac(!\plat|nios2_gen2_0|cpu|E_shift_rot_result [24]),
	.datad(!\plat|nios2_gen2_0|cpu|E_logic_result[24]~31_combout ),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|Add2~121_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_alu_result[24]~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_alu_result[24]~27 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_alu_result[24]~27 .lut_mask = 64'h052705278DAF8DAF;
defparam \plat|nios2_gen2_0|cpu|E_alu_result[24]~27 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y6_N29
dffeas \plat|nios2_gen2_0|cpu|W_alu_result[24] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|E_alu_result[24]~27_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|nios2_gen2_0|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|W_alu_result [24]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|W_alu_result[24] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|W_alu_result[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y8_N27
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|W_rf_wr_data[24]~25 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|W_rf_wr_data[24]~25_combout  = ( \plat|nios2_gen2_0|cpu|W_alu_result [24] & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_ld~DUPLICATE_q  & (!\plat|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~q  & (!\plat|nios2_gen2_0|cpu|R_ctrl_br_cmp~q ))) # 
// (\plat|nios2_gen2_0|cpu|R_ctrl_ld~DUPLICATE_q  & (((\plat|nios2_gen2_0|cpu|av_ld_byte3_data [0])))) ) ) # ( !\plat|nios2_gen2_0|cpu|W_alu_result [24] & ( (\plat|nios2_gen2_0|cpu|R_ctrl_ld~DUPLICATE_q  & \plat|nios2_gen2_0|cpu|av_ld_byte3_data [0]) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|R_ctrl_ld~DUPLICATE_q ),
	.datab(!\plat|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~q ),
	.datac(!\plat|nios2_gen2_0|cpu|R_ctrl_br_cmp~q ),
	.datad(!\plat|nios2_gen2_0|cpu|av_ld_byte3_data [0]),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|W_alu_result [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|W_rf_wr_data[24]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|W_rf_wr_data[24]~25 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|W_rf_wr_data[24]~25 .lut_mask = 64'h0055005580D580D5;
defparam \plat|nios2_gen2_0|cpu|W_rf_wr_data[24]~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y6_N39
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_st_data[25]~3 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_st_data[25]~3_combout  = ( \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [25] & ( (!\plat|nios2_gen2_0|cpu|D_ctrl_mem8~1_combout  & 
// (((\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [1])))) # (\plat|nios2_gen2_0|cpu|D_ctrl_mem8~1_combout  & ((!\plat|nios2_gen2_0|cpu|D_ctrl_mem16~1_combout ) # 
// ((\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [9])))) ) ) # ( !\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [25] & ( 
// (!\plat|nios2_gen2_0|cpu|D_ctrl_mem8~1_combout  & (((\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [1])))) # (\plat|nios2_gen2_0|cpu|D_ctrl_mem8~1_combout  & 
// (\plat|nios2_gen2_0|cpu|D_ctrl_mem16~1_combout  & ((\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [9])))) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|D_ctrl_mem16~1_combout ),
	.datab(!\plat|nios2_gen2_0|cpu|D_ctrl_mem8~1_combout ),
	.datac(!\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [1]),
	.datad(!\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [9]),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [25]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_st_data[25]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_st_data[25]~3 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_st_data[25]~3 .lut_mask = 64'h0C1D0C1D2E3F2E3F;
defparam \plat|nios2_gen2_0|cpu|E_st_data[25]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y6_N41
dffeas \plat|nios2_gen2_0|cpu|d_writedata[25] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|E_st_data[25]~3_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|d_writedata [25]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|d_writedata[25] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|d_writedata[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y8_N57
cyclonev_lcell_comb \plat|mm_interconnect_0|rsp_mux|src_payload~9 (
// Equation(s):
// \plat|mm_interconnect_0|rsp_mux|src_payload~9_combout  = ( \plat|ram_0|the_altsyncram|auto_generated|q_a [31] & ( \plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(!\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|ram_0|the_altsyncram|auto_generated|q_a [31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|rsp_mux|src_payload~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|rsp_mux|src_payload~9 .extended_lut = "off";
defparam \plat|mm_interconnect_0|rsp_mux|src_payload~9 .lut_mask = 64'h0000000033333333;
defparam \plat|mm_interconnect_0|rsp_mux|src_payload~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y8_N59
dffeas \plat|nios2_gen2_0|cpu|av_ld_byte3_data[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|rsp_mux|src_payload~9_combout ),
	.asdata(\plat|nios2_gen2_0|cpu|av_fill_bit~0_combout ),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|nios2_gen2_0|cpu|av_ld_aligning_data~q ),
	.ena(!\plat|nios2_gen2_0|cpu|av_ld_rshift8~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|av_ld_byte3_data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|av_ld_byte3_data[7] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|av_ld_byte3_data[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y6_N48
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|d_writedata[16]~feeder (
// Equation(s):
// \plat|nios2_gen2_0|cpu|d_writedata[16]~feeder_combout  = ( \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|d_writedata[16]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|d_writedata[16]~feeder .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|d_writedata[16]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \plat|nios2_gen2_0|cpu|d_writedata[16]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y5_N3
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_st_data[23]~0 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_st_data[23]~0_combout  = ( \plat|nios2_gen2_0|cpu|D_ctrl_mem8~0_combout  & ( \plat|nios2_gen2_0|cpu|D_iw [4] ) ) # ( !\plat|nios2_gen2_0|cpu|D_ctrl_mem8~0_combout  & ( (!\plat|nios2_gen2_0|cpu|D_ctrl_mem16~0_combout ) # 
// (\plat|nios2_gen2_0|cpu|D_iw [4]) ) )

	.dataa(gnd),
	.datab(!\plat|nios2_gen2_0|cpu|D_ctrl_mem16~0_combout ),
	.datac(gnd),
	.datad(!\plat|nios2_gen2_0|cpu|D_iw [4]),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|D_ctrl_mem8~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_st_data[23]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_st_data[23]~0 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_st_data[23]~0 .lut_mask = 64'hCCFFCCFF00FF00FF;
defparam \plat|nios2_gen2_0|cpu|E_st_data[23]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y6_N50
dffeas \plat|nios2_gen2_0|cpu|d_writedata[16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|d_writedata[16]~feeder_combout ),
	.asdata(\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [16]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|nios2_gen2_0|cpu|E_st_data[23]~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|d_writedata [16]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|d_writedata[16] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|d_writedata[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y6_N0
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_mem_byte_en[2]~2 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_mem_byte_en[2]~2_combout  = ( \plat|nios2_gen2_0|cpu|Add2~49_sumout  & ( (!\plat|nios2_gen2_0|cpu|Add2~57_sumout ) # ((\plat|nios2_gen2_0|cpu|D_ctrl_mem16~1_combout ) # (\plat|nios2_gen2_0|cpu|D_ctrl_mem8~1_combout )) ) ) # ( 
// !\plat|nios2_gen2_0|cpu|Add2~49_sumout  & ( !\plat|nios2_gen2_0|cpu|D_ctrl_mem8~1_combout  $ (!\plat|nios2_gen2_0|cpu|D_ctrl_mem16~1_combout ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|Add2~57_sumout ),
	.datab(!\plat|nios2_gen2_0|cpu|D_ctrl_mem8~1_combout ),
	.datac(gnd),
	.datad(!\plat|nios2_gen2_0|cpu|D_ctrl_mem16~1_combout ),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|Add2~49_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_mem_byte_en[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_mem_byte_en[2]~2 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_mem_byte_en[2]~2 .lut_mask = 64'h33CC33CCBBFFBBFF;
defparam \plat|nios2_gen2_0|cpu|E_mem_byte_en[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y6_N2
dffeas \plat|nios2_gen2_0|cpu|d_byteenable[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|E_mem_byte_en[2]~2_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|d_byteenable [2]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|d_byteenable[2] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|d_byteenable[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y6_N18
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|d_writedata[17]~feeder (
// Equation(s):
// \plat|nios2_gen2_0|cpu|d_writedata[17]~feeder_combout  = ( \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [1] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|d_writedata[17]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|d_writedata[17]~feeder .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|d_writedata[17]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \plat|nios2_gen2_0|cpu|d_writedata[17]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y6_N20
dffeas \plat|nios2_gen2_0|cpu|d_writedata[17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|d_writedata[17]~feeder_combout ),
	.asdata(\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [17]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|nios2_gen2_0|cpu|E_st_data[23]~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|d_writedata [17]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|d_writedata[17] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|d_writedata[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y6_N36
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|d_writedata[18]~feeder (
// Equation(s):
// \plat|nios2_gen2_0|cpu|d_writedata[18]~feeder_combout  = \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|d_writedata[18]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|d_writedata[18]~feeder .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|d_writedata[18]~feeder .lut_mask = 64'h00FF00FF00FF00FF;
defparam \plat|nios2_gen2_0|cpu|d_writedata[18]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y6_N38
dffeas \plat|nios2_gen2_0|cpu|d_writedata[18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|d_writedata[18]~feeder_combout ),
	.asdata(\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [18]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|nios2_gen2_0|cpu|E_st_data[23]~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|d_writedata [18]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|d_writedata[18] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|d_writedata[18] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y6_N15
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|d_writedata[19]~feeder (
// Equation(s):
// \plat|nios2_gen2_0|cpu|d_writedata[19]~feeder_combout  = ( \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [3] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|d_writedata[19]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|d_writedata[19]~feeder .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|d_writedata[19]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \plat|nios2_gen2_0|cpu|d_writedata[19]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y6_N17
dffeas \plat|nios2_gen2_0|cpu|d_writedata[19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|d_writedata[19]~feeder_combout ),
	.asdata(\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [19]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|nios2_gen2_0|cpu|E_st_data[23]~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|d_writedata [19]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|d_writedata[19] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|d_writedata[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y6_N36
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|d_writedata[20]~feeder (
// Equation(s):
// \plat|nios2_gen2_0|cpu|d_writedata[20]~feeder_combout  = ( \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [4] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|d_writedata[20]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|d_writedata[20]~feeder .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|d_writedata[20]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \plat|nios2_gen2_0|cpu|d_writedata[20]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y6_N38
dffeas \plat|nios2_gen2_0|cpu|d_writedata[20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|d_writedata[20]~feeder_combout ),
	.asdata(\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [20]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|nios2_gen2_0|cpu|E_st_data[23]~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|d_writedata [20]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|d_writedata[20] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|d_writedata[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y6_N45
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|d_writedata[21]~feeder (
// Equation(s):
// \plat|nios2_gen2_0|cpu|d_writedata[21]~feeder_combout  = ( \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [5] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|d_writedata[21]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|d_writedata[21]~feeder .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|d_writedata[21]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \plat|nios2_gen2_0|cpu|d_writedata[21]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y6_N47
dffeas \plat|nios2_gen2_0|cpu|d_writedata[21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|d_writedata[21]~feeder_combout ),
	.asdata(\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [21]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|nios2_gen2_0|cpu|E_st_data[23]~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|d_writedata [21]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|d_writedata[21] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|d_writedata[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y6_N0
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|d_writedata[22]~feeder (
// Equation(s):
// \plat|nios2_gen2_0|cpu|d_writedata[22]~feeder_combout  = ( \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [6] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|d_writedata[22]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|d_writedata[22]~feeder .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|d_writedata[22]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \plat|nios2_gen2_0|cpu|d_writedata[22]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y6_N2
dffeas \plat|nios2_gen2_0|cpu|d_writedata[22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|d_writedata[22]~feeder_combout ),
	.asdata(\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [22]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|nios2_gen2_0|cpu|E_st_data[23]~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|d_writedata [22]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|d_writedata[22] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|d_writedata[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y6_N33
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|d_writedata[23]~feeder (
// Equation(s):
// \plat|nios2_gen2_0|cpu|d_writedata[23]~feeder_combout  = ( \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [7] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|d_writedata[23]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|d_writedata[23]~feeder .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|d_writedata[23]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \plat|nios2_gen2_0|cpu|d_writedata[23]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y6_N35
dffeas \plat|nios2_gen2_0|cpu|d_writedata[23] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|d_writedata[23]~feeder_combout ),
	.asdata(\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [23]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|nios2_gen2_0|cpu|E_st_data[23]~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|d_writedata [23]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|d_writedata[23] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|d_writedata[23] .power_up = "low";
// synopsys translate_on

// Location: M10K_X69_Y8_N0
cyclonev_ram_block \plat|ram_0|the_altsyncram|auto_generated|ram_block1a16 (
	.portawe(!\plat|ram_0|wren~0_combout ),
	.portare(\plat|ram_0|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\plat|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,\plat|nios2_gen2_0|cpu|d_writedata [23],\plat|nios2_gen2_0|cpu|d_writedata [22],\plat|nios2_gen2_0|cpu|d_writedata [21],\plat|nios2_gen2_0|cpu|d_writedata [20],\plat|nios2_gen2_0|cpu|d_writedata [19],\plat|nios2_gen2_0|cpu|d_writedata [18],\plat|nios2_gen2_0|cpu|d_writedata [17],
\plat|nios2_gen2_0|cpu|d_writedata [16]}),
	.portaaddr({\plat|nios2_gen2_0|cpu|W_alu_result [11],\plat|nios2_gen2_0|cpu|W_alu_result [10],\plat|nios2_gen2_0|cpu|W_alu_result[9]~DUPLICATE_q ,\plat|nios2_gen2_0|cpu|W_alu_result [8],\plat|nios2_gen2_0|cpu|W_alu_result [7],\plat|nios2_gen2_0|cpu|W_alu_result [6],
\plat|nios2_gen2_0|cpu|W_alu_result [5],\plat|nios2_gen2_0|cpu|W_alu_result [4],\plat|nios2_gen2_0|cpu|W_alu_result[3]~DUPLICATE_q ,\plat|nios2_gen2_0|cpu|W_alu_result[2]~DUPLICATE_q }),
	.portabyteenamasks({\plat|nios2_gen2_0|cpu|d_byteenable [2]}),
	.portbdatain(10'b0000000000),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\plat|ram_0|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a16 .clk0_core_clock_enable = "ena0";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a16 .clk0_input_clock_enable = "ena0";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a16 .init_file = "platform_ram_0.hex";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a16 .init_file_layout = "port_a";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a16 .logical_ram_name = "platform:plat|platform_ram_0:ram_0|altsyncram:the_altsyncram|altsyncram_gbm1:auto_generated|ALTSYNCRAM";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a16 .operation_mode = "single_port";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a16 .port_a_address_width = 10;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a16 .port_a_byte_enable_mask_width = 1;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a16 .port_a_byte_size = 10;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a16 .port_a_data_out_clock = "none";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a16 .port_a_data_width = 10;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a16 .port_a_first_bit_number = 16;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a16 .port_a_last_address = 1023;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 1024;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a16 .port_a_logical_ram_width = 32;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "dont_care";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a16 .port_b_address_width = 10;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a16 .port_b_data_width = 10;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a16 .ram_block_type = "M20K";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a16 .mem_init4 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a16 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a16 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a16 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a16 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X71_Y8_N45
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[7]~7 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[7]~7_combout  = ( \plat|nios2_gen2_0|cpu|av_ld_byte3_data [7] & ( \plat|ram_0|the_altsyncram|auto_generated|q_a [23] & ( (!\plat|nios2_gen2_0|cpu|av_ld_aligning_data~q  & 
// (((\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q )))) # (\plat|nios2_gen2_0|cpu|av_ld_aligning_data~q  & (((\plat|nios2_gen2_0|cpu|av_fill_bit~0_combout )) # (\plat|nios2_gen2_0|cpu|LessThan0~0_combout ))) ) ) ) # ( 
// !\plat|nios2_gen2_0|cpu|av_ld_byte3_data [7] & ( \plat|ram_0|the_altsyncram|auto_generated|q_a [23] & ( (!\plat|nios2_gen2_0|cpu|av_ld_aligning_data~q  & (((\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q )))) # 
// (\plat|nios2_gen2_0|cpu|av_ld_aligning_data~q  & (!\plat|nios2_gen2_0|cpu|LessThan0~0_combout  & ((\plat|nios2_gen2_0|cpu|av_fill_bit~0_combout )))) ) ) ) # ( \plat|nios2_gen2_0|cpu|av_ld_byte3_data [7] & ( !\plat|ram_0|the_altsyncram|auto_generated|q_a 
// [23] & ( (\plat|nios2_gen2_0|cpu|av_ld_aligning_data~q  & ((\plat|nios2_gen2_0|cpu|av_fill_bit~0_combout ) # (\plat|nios2_gen2_0|cpu|LessThan0~0_combout ))) ) ) ) # ( !\plat|nios2_gen2_0|cpu|av_ld_byte3_data [7] & ( 
// !\plat|ram_0|the_altsyncram|auto_generated|q_a [23] & ( (!\plat|nios2_gen2_0|cpu|LessThan0~0_combout  & (\plat|nios2_gen2_0|cpu|av_ld_aligning_data~q  & \plat|nios2_gen2_0|cpu|av_fill_bit~0_combout )) ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|LessThan0~0_combout ),
	.datab(!\plat|nios2_gen2_0|cpu|av_ld_aligning_data~q ),
	.datac(!\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ),
	.datad(!\plat|nios2_gen2_0|cpu|av_fill_bit~0_combout ),
	.datae(!\plat|nios2_gen2_0|cpu|av_ld_byte3_data [7]),
	.dataf(!\plat|ram_0|the_altsyncram|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[7]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[7]~7 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[7]~7 .lut_mask = 64'h002211330C2E1D3F;
defparam \plat|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[7]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y8_N46
dffeas \plat|nios2_gen2_0|cpu|av_ld_byte2_data[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[7]~7_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|av_ld_byte2_data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|av_ld_byte2_data[7] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|av_ld_byte2_data[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y5_N28
dffeas \plat|nios2_gen2_0|cpu|E_shift_rot_result[23] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[23]~24_combout ),
	.asdata(\plat|nios2_gen2_0|cpu|E_src1 [23]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|nios2_gen2_0|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_shift_rot_result [23]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result[23] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y6_N45
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_logic_result[23]~28 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_logic_result[23]~28_combout  = (!\plat|nios2_gen2_0|cpu|E_src1 [23] & ((!\plat|nios2_gen2_0|cpu|R_logic_op [1] & (!\plat|nios2_gen2_0|cpu|R_logic_op[0]~DUPLICATE_q  & !\plat|nios2_gen2_0|cpu|E_src2 [23])) # 
// (\plat|nios2_gen2_0|cpu|R_logic_op [1] & ((\plat|nios2_gen2_0|cpu|E_src2 [23]))))) # (\plat|nios2_gen2_0|cpu|E_src1 [23] & (!\plat|nios2_gen2_0|cpu|R_logic_op [1] $ (((!\plat|nios2_gen2_0|cpu|R_logic_op[0]~DUPLICATE_q ) # (!\plat|nios2_gen2_0|cpu|E_src2 
// [23])))))

	.dataa(!\plat|nios2_gen2_0|cpu|R_logic_op[0]~DUPLICATE_q ),
	.datab(!\plat|nios2_gen2_0|cpu|R_logic_op [1]),
	.datac(!\plat|nios2_gen2_0|cpu|E_src1 [23]),
	.datad(!\plat|nios2_gen2_0|cpu|E_src2 [23]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_logic_result[23]~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_logic_result[23]~28 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_logic_result[23]~28 .lut_mask = 64'h8336833683368336;
defparam \plat|nios2_gen2_0|cpu|E_logic_result[23]~28 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y6_N24
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_alu_result[23]~24 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_alu_result[23]~24_combout  = ( \plat|nios2_gen2_0|cpu|E_logic_result[23]~28_combout  & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & (((\plat|nios2_gen2_0|cpu|Add2~109_sumout )) # (\plat|nios2_gen2_0|cpu|R_ctrl_logic~q ))) # 
// (\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & (((\plat|nios2_gen2_0|cpu|E_shift_rot_result [23])))) ) ) # ( !\plat|nios2_gen2_0|cpu|E_logic_result[23]~28_combout  & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & (!\plat|nios2_gen2_0|cpu|R_ctrl_logic~q  
// & ((\plat|nios2_gen2_0|cpu|Add2~109_sumout )))) # (\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & (((\plat|nios2_gen2_0|cpu|E_shift_rot_result [23])))) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~q ),
	.datab(!\plat|nios2_gen2_0|cpu|R_ctrl_logic~q ),
	.datac(!\plat|nios2_gen2_0|cpu|E_shift_rot_result [23]),
	.datad(!\plat|nios2_gen2_0|cpu|Add2~109_sumout ),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|E_logic_result[23]~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_alu_result[23]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_alu_result[23]~24 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_alu_result[23]~24 .lut_mask = 64'h058D058D27AF27AF;
defparam \plat|nios2_gen2_0|cpu|E_alu_result[23]~24 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y6_N25
dffeas \plat|nios2_gen2_0|cpu|W_alu_result[23] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|E_alu_result[23]~24_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|nios2_gen2_0|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|W_alu_result [23]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|W_alu_result[23] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|W_alu_result[23] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y6_N30
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|W_rf_wr_data[23]~22 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|W_rf_wr_data[23]~22_combout  = ( \plat|nios2_gen2_0|cpu|W_alu_result [23] & ( \plat|nios2_gen2_0|cpu|R_ctrl_ld~DUPLICATE_q  & ( \plat|nios2_gen2_0|cpu|av_ld_byte2_data [7] ) ) ) # ( !\plat|nios2_gen2_0|cpu|W_alu_result [23] & ( 
// \plat|nios2_gen2_0|cpu|R_ctrl_ld~DUPLICATE_q  & ( \plat|nios2_gen2_0|cpu|av_ld_byte2_data [7] ) ) ) # ( \plat|nios2_gen2_0|cpu|W_alu_result [23] & ( !\plat|nios2_gen2_0|cpu|R_ctrl_ld~DUPLICATE_q  & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_br_cmp~q  & 
// !\plat|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~q ) ) ) )

	.dataa(gnd),
	.datab(!\plat|nios2_gen2_0|cpu|R_ctrl_br_cmp~q ),
	.datac(!\plat|nios2_gen2_0|cpu|av_ld_byte2_data [7]),
	.datad(!\plat|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~q ),
	.datae(!\plat|nios2_gen2_0|cpu|W_alu_result [23]),
	.dataf(!\plat|nios2_gen2_0|cpu|R_ctrl_ld~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|W_rf_wr_data[23]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|W_rf_wr_data[23]~22 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|W_rf_wr_data[23]~22 .lut_mask = 64'h0000CC000F0F0F0F;
defparam \plat|nios2_gen2_0|cpu|W_rf_wr_data[23]~22 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y7_N20
dffeas \plat|nios2_gen2_0|cpu|E_src1[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [0]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|nios2_gen2_0|cpu|E_src1[31]~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_src1 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_src1[0] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_src1[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y6_N18
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_mem_byte_en[3]~3 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_mem_byte_en[3]~3_combout  = ( \plat|nios2_gen2_0|cpu|Add2~49_sumout  & ( ((\plat|nios2_gen2_0|cpu|Add2~57_sumout ) # (\plat|nios2_gen2_0|cpu|D_ctrl_mem8~1_combout )) # (\plat|nios2_gen2_0|cpu|D_ctrl_mem16~1_combout ) ) ) # ( 
// !\plat|nios2_gen2_0|cpu|Add2~49_sumout  & ( !\plat|nios2_gen2_0|cpu|D_ctrl_mem16~1_combout  $ (!\plat|nios2_gen2_0|cpu|D_ctrl_mem8~1_combout ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|D_ctrl_mem16~1_combout ),
	.datab(!\plat|nios2_gen2_0|cpu|D_ctrl_mem8~1_combout ),
	.datac(!\plat|nios2_gen2_0|cpu|Add2~57_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|Add2~49_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_mem_byte_en[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_mem_byte_en[3]~3 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_mem_byte_en[3]~3 .lut_mask = 64'h666666667F7F7F7F;
defparam \plat|nios2_gen2_0|cpu|E_mem_byte_en[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y6_N19
dffeas \plat|nios2_gen2_0|cpu|d_byteenable[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|E_mem_byte_en[3]~3_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|d_byteenable [3]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|d_byteenable[3] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|d_byteenable[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y8_N3
cyclonev_lcell_comb \plat|mm_interconnect_0|rsp_mux|src_payload~7 (
// Equation(s):
// \plat|mm_interconnect_0|rsp_mux|src_payload~7_combout  = ( \plat|ram_0|the_altsyncram|auto_generated|q_a [30] & ( \plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(!\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|ram_0|the_altsyncram|auto_generated|q_a [30]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|rsp_mux|src_payload~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|rsp_mux|src_payload~7 .extended_lut = "off";
defparam \plat|mm_interconnect_0|rsp_mux|src_payload~7 .lut_mask = 64'h0000000033333333;
defparam \plat|mm_interconnect_0|rsp_mux|src_payload~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y8_N5
dffeas \plat|nios2_gen2_0|cpu|av_ld_byte3_data[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|rsp_mux|src_payload~7_combout ),
	.asdata(\plat|nios2_gen2_0|cpu|av_fill_bit~0_combout ),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|nios2_gen2_0|cpu|av_ld_aligning_data~q ),
	.ena(!\plat|nios2_gen2_0|cpu|av_ld_rshift8~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|av_ld_byte3_data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|av_ld_byte3_data[6] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|av_ld_byte3_data[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y8_N0
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[6]~6 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[6]~6_combout  = ( \plat|nios2_gen2_0|cpu|av_ld_byte3_data [6] & ( \plat|ram_0|the_altsyncram|auto_generated|q_a [22] & ( (!\plat|nios2_gen2_0|cpu|av_ld_aligning_data~q  & 
// (((\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0])))) # (\plat|nios2_gen2_0|cpu|av_ld_aligning_data~q  & (((\plat|nios2_gen2_0|cpu|av_fill_bit~0_combout )) # (\plat|nios2_gen2_0|cpu|LessThan0~0_combout ))) ) ) ) # ( 
// !\plat|nios2_gen2_0|cpu|av_ld_byte3_data [6] & ( \plat|ram_0|the_altsyncram|auto_generated|q_a [22] & ( (!\plat|nios2_gen2_0|cpu|av_ld_aligning_data~q  & (((\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0])))) # 
// (\plat|nios2_gen2_0|cpu|av_ld_aligning_data~q  & (!\plat|nios2_gen2_0|cpu|LessThan0~0_combout  & (\plat|nios2_gen2_0|cpu|av_fill_bit~0_combout ))) ) ) ) # ( \plat|nios2_gen2_0|cpu|av_ld_byte3_data [6] & ( !\plat|ram_0|the_altsyncram|auto_generated|q_a 
// [22] & ( (\plat|nios2_gen2_0|cpu|av_ld_aligning_data~q  & ((\plat|nios2_gen2_0|cpu|av_fill_bit~0_combout ) # (\plat|nios2_gen2_0|cpu|LessThan0~0_combout ))) ) ) ) # ( !\plat|nios2_gen2_0|cpu|av_ld_byte3_data [6] & ( 
// !\plat|ram_0|the_altsyncram|auto_generated|q_a [22] & ( (\plat|nios2_gen2_0|cpu|av_ld_aligning_data~q  & (!\plat|nios2_gen2_0|cpu|LessThan0~0_combout  & \plat|nios2_gen2_0|cpu|av_fill_bit~0_combout )) ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|av_ld_aligning_data~q ),
	.datab(!\plat|nios2_gen2_0|cpu|LessThan0~0_combout ),
	.datac(!\plat|nios2_gen2_0|cpu|av_fill_bit~0_combout ),
	.datad(!\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0]),
	.datae(!\plat|nios2_gen2_0|cpu|av_ld_byte3_data [6]),
	.dataf(!\plat|ram_0|the_altsyncram|auto_generated|q_a [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[6]~6 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[6]~6 .lut_mask = 64'h0404151504AE15BF;
defparam \plat|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y8_N2
dffeas \plat|nios2_gen2_0|cpu|av_ld_byte2_data[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[6]~6_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|av_ld_byte2_data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|av_ld_byte2_data[6] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|av_ld_byte2_data[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y5_N19
dffeas \plat|nios2_gen2_0|cpu|E_shift_rot_result[22]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[22]~25_combout ),
	.asdata(\plat|nios2_gen2_0|cpu|E_src1 [22]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|nios2_gen2_0|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_shift_rot_result[22]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result[22]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result[22]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y6_N57
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_logic_result[22]~29 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_logic_result[22]~29_combout  = ( \plat|nios2_gen2_0|cpu|E_src2 [22] & ( !\plat|nios2_gen2_0|cpu|R_logic_op [1] $ (((!\plat|nios2_gen2_0|cpu|R_logic_op[0]~DUPLICATE_q ) # (!\plat|nios2_gen2_0|cpu|E_src1 [22]))) ) ) # ( 
// !\plat|nios2_gen2_0|cpu|E_src2 [22] & ( (!\plat|nios2_gen2_0|cpu|R_logic_op [1] & (!\plat|nios2_gen2_0|cpu|R_logic_op[0]~DUPLICATE_q  & !\plat|nios2_gen2_0|cpu|E_src1 [22])) # (\plat|nios2_gen2_0|cpu|R_logic_op [1] & ((\plat|nios2_gen2_0|cpu|E_src1 
// [22]))) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|R_logic_op[0]~DUPLICATE_q ),
	.datab(!\plat|nios2_gen2_0|cpu|R_logic_op [1]),
	.datac(!\plat|nios2_gen2_0|cpu|E_src1 [22]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|E_src2 [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_logic_result[22]~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_logic_result[22]~29 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_logic_result[22]~29 .lut_mask = 64'h8383838336363636;
defparam \plat|nios2_gen2_0|cpu|E_logic_result[22]~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y6_N42
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_alu_result[22]~25 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_alu_result[22]~25_combout  = ( \plat|nios2_gen2_0|cpu|Add2~113_sumout  & ( \plat|nios2_gen2_0|cpu|E_logic_result[22]~29_combout  & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~q ) # 
// (\plat|nios2_gen2_0|cpu|E_shift_rot_result[22]~DUPLICATE_q ) ) ) ) # ( !\plat|nios2_gen2_0|cpu|Add2~113_sumout  & ( \plat|nios2_gen2_0|cpu|E_logic_result[22]~29_combout  & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & 
// (\plat|nios2_gen2_0|cpu|R_ctrl_logic~q )) # (\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & ((\plat|nios2_gen2_0|cpu|E_shift_rot_result[22]~DUPLICATE_q ))) ) ) ) # ( \plat|nios2_gen2_0|cpu|Add2~113_sumout  & ( 
// !\plat|nios2_gen2_0|cpu|E_logic_result[22]~29_combout  & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & (!\plat|nios2_gen2_0|cpu|R_ctrl_logic~q )) # (\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & 
// ((\plat|nios2_gen2_0|cpu|E_shift_rot_result[22]~DUPLICATE_q ))) ) ) ) # ( !\plat|nios2_gen2_0|cpu|Add2~113_sumout  & ( !\plat|nios2_gen2_0|cpu|E_logic_result[22]~29_combout  & ( (\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & 
// \plat|nios2_gen2_0|cpu|E_shift_rot_result[22]~DUPLICATE_q ) ) ) )

	.dataa(gnd),
	.datab(!\plat|nios2_gen2_0|cpu|R_ctrl_logic~q ),
	.datac(!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~q ),
	.datad(!\plat|nios2_gen2_0|cpu|E_shift_rot_result[22]~DUPLICATE_q ),
	.datae(!\plat|nios2_gen2_0|cpu|Add2~113_sumout ),
	.dataf(!\plat|nios2_gen2_0|cpu|E_logic_result[22]~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_alu_result[22]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_alu_result[22]~25 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_alu_result[22]~25 .lut_mask = 64'h000FC0CF303FF0FF;
defparam \plat|nios2_gen2_0|cpu|E_alu_result[22]~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y6_N44
dffeas \plat|nios2_gen2_0|cpu|W_alu_result[22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|E_alu_result[22]~25_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|nios2_gen2_0|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|W_alu_result [22]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|W_alu_result[22] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|W_alu_result[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y6_N0
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|W_rf_wr_data[22]~23 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|W_rf_wr_data[22]~23_combout  = ( \plat|nios2_gen2_0|cpu|R_ctrl_br_cmp~q  & ( \plat|nios2_gen2_0|cpu|R_ctrl_ld~DUPLICATE_q  & ( \plat|nios2_gen2_0|cpu|av_ld_byte2_data [6] ) ) ) # ( !\plat|nios2_gen2_0|cpu|R_ctrl_br_cmp~q  & ( 
// \plat|nios2_gen2_0|cpu|R_ctrl_ld~DUPLICATE_q  & ( \plat|nios2_gen2_0|cpu|av_ld_byte2_data [6] ) ) ) # ( !\plat|nios2_gen2_0|cpu|R_ctrl_br_cmp~q  & ( !\plat|nios2_gen2_0|cpu|R_ctrl_ld~DUPLICATE_q  & ( (\plat|nios2_gen2_0|cpu|W_alu_result [22] & 
// !\plat|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~DUPLICATE_q ) ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|av_ld_byte2_data [6]),
	.datab(!\plat|nios2_gen2_0|cpu|W_alu_result [22]),
	.datac(!\plat|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\plat|nios2_gen2_0|cpu|R_ctrl_br_cmp~q ),
	.dataf(!\plat|nios2_gen2_0|cpu|R_ctrl_ld~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|W_rf_wr_data[22]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|W_rf_wr_data[22]~23 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|W_rf_wr_data[22]~23 .lut_mask = 64'h3030000055555555;
defparam \plat|nios2_gen2_0|cpu|W_rf_wr_data[22]~23 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y6_N56
dffeas \plat|nios2_gen2_0|cpu|E_src1[21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [21]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|nios2_gen2_0|cpu|E_src1[31]~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_src1 [21]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_src1[21] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_src1[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y5_N22
dffeas \plat|nios2_gen2_0|cpu|E_shift_rot_result[21]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[21]~22_combout ),
	.asdata(\plat|nios2_gen2_0|cpu|E_src1 [21]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|nios2_gen2_0|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_shift_rot_result[21]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result[21]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result[21]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y6_N24
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_logic_result[21]~26 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_logic_result[21]~26_combout  = ( \plat|nios2_gen2_0|cpu|R_logic_op[0]~DUPLICATE_q  & ( \plat|nios2_gen2_0|cpu|R_logic_op [1] & ( !\plat|nios2_gen2_0|cpu|E_src1 [21] $ (!\plat|nios2_gen2_0|cpu|E_src2 [21]) ) ) ) # ( 
// !\plat|nios2_gen2_0|cpu|R_logic_op[0]~DUPLICATE_q  & ( \plat|nios2_gen2_0|cpu|R_logic_op [1] & ( (\plat|nios2_gen2_0|cpu|E_src2 [21]) # (\plat|nios2_gen2_0|cpu|E_src1 [21]) ) ) ) # ( \plat|nios2_gen2_0|cpu|R_logic_op[0]~DUPLICATE_q  & ( 
// !\plat|nios2_gen2_0|cpu|R_logic_op [1] & ( (\plat|nios2_gen2_0|cpu|E_src1 [21] & \plat|nios2_gen2_0|cpu|E_src2 [21]) ) ) ) # ( !\plat|nios2_gen2_0|cpu|R_logic_op[0]~DUPLICATE_q  & ( !\plat|nios2_gen2_0|cpu|R_logic_op [1] & ( 
// (!\plat|nios2_gen2_0|cpu|E_src1 [21] & !\plat|nios2_gen2_0|cpu|E_src2 [21]) ) ) )

	.dataa(gnd),
	.datab(!\plat|nios2_gen2_0|cpu|E_src1 [21]),
	.datac(!\plat|nios2_gen2_0|cpu|E_src2 [21]),
	.datad(gnd),
	.datae(!\plat|nios2_gen2_0|cpu|R_logic_op[0]~DUPLICATE_q ),
	.dataf(!\plat|nios2_gen2_0|cpu|R_logic_op [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_logic_result[21]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_logic_result[21]~26 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_logic_result[21]~26 .lut_mask = 64'hC0C003033F3F3C3C;
defparam \plat|nios2_gen2_0|cpu|E_logic_result[21]~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y6_N36
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_alu_result[21]~22 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_alu_result[21]~22_combout  = ( \plat|nios2_gen2_0|cpu|Add2~101_sumout  & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & ((!\plat|nios2_gen2_0|cpu|R_ctrl_logic~q ) # ((\plat|nios2_gen2_0|cpu|E_logic_result[21]~26_combout )))) # 
// (\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & (((\plat|nios2_gen2_0|cpu|E_shift_rot_result[21]~DUPLICATE_q )))) ) ) # ( !\plat|nios2_gen2_0|cpu|Add2~101_sumout  & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & (\plat|nios2_gen2_0|cpu|R_ctrl_logic~q  & 
// ((\plat|nios2_gen2_0|cpu|E_logic_result[21]~26_combout )))) # (\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & (((\plat|nios2_gen2_0|cpu|E_shift_rot_result[21]~DUPLICATE_q )))) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|R_ctrl_logic~q ),
	.datab(!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~q ),
	.datac(!\plat|nios2_gen2_0|cpu|E_shift_rot_result[21]~DUPLICATE_q ),
	.datad(!\plat|nios2_gen2_0|cpu|E_logic_result[21]~26_combout ),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|Add2~101_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_alu_result[21]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_alu_result[21]~22 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_alu_result[21]~22 .lut_mask = 64'h034703478BCF8BCF;
defparam \plat|nios2_gen2_0|cpu|E_alu_result[21]~22 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y6_N37
dffeas \plat|nios2_gen2_0|cpu|W_alu_result[21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|E_alu_result[21]~22_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|nios2_gen2_0|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|W_alu_result [21]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|W_alu_result[21] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|W_alu_result[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y8_N12
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[5]~1 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[5]~1_combout  = ( \plat|nios2_gen2_0|cpu|av_ld_byte3_data [5] & ( \plat|ram_0|the_altsyncram|auto_generated|q_a [21] & ( (!\plat|nios2_gen2_0|cpu|av_ld_aligning_data~q  & 
// (((\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q )))) # (\plat|nios2_gen2_0|cpu|av_ld_aligning_data~q  & (((\plat|nios2_gen2_0|cpu|av_fill_bit~0_combout )) # (\plat|nios2_gen2_0|cpu|LessThan0~0_combout ))) ) ) ) # ( 
// !\plat|nios2_gen2_0|cpu|av_ld_byte3_data [5] & ( \plat|ram_0|the_altsyncram|auto_generated|q_a [21] & ( (!\plat|nios2_gen2_0|cpu|av_ld_aligning_data~q  & (((\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q )))) # 
// (\plat|nios2_gen2_0|cpu|av_ld_aligning_data~q  & (!\plat|nios2_gen2_0|cpu|LessThan0~0_combout  & (\plat|nios2_gen2_0|cpu|av_fill_bit~0_combout ))) ) ) ) # ( \plat|nios2_gen2_0|cpu|av_ld_byte3_data [5] & ( !\plat|ram_0|the_altsyncram|auto_generated|q_a 
// [21] & ( (\plat|nios2_gen2_0|cpu|av_ld_aligning_data~q  & ((\plat|nios2_gen2_0|cpu|av_fill_bit~0_combout ) # (\plat|nios2_gen2_0|cpu|LessThan0~0_combout ))) ) ) ) # ( !\plat|nios2_gen2_0|cpu|av_ld_byte3_data [5] & ( 
// !\plat|ram_0|the_altsyncram|auto_generated|q_a [21] & ( (!\plat|nios2_gen2_0|cpu|LessThan0~0_combout  & (\plat|nios2_gen2_0|cpu|av_ld_aligning_data~q  & \plat|nios2_gen2_0|cpu|av_fill_bit~0_combout )) ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|LessThan0~0_combout ),
	.datab(!\plat|nios2_gen2_0|cpu|av_ld_aligning_data~q ),
	.datac(!\plat|nios2_gen2_0|cpu|av_fill_bit~0_combout ),
	.datad(!\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ),
	.datae(!\plat|nios2_gen2_0|cpu|av_ld_byte3_data [5]),
	.dataf(!\plat|ram_0|the_altsyncram|auto_generated|q_a [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[5]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[5]~1 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[5]~1 .lut_mask = 64'h0202131302CE13DF;
defparam \plat|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[5]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y8_N13
dffeas \plat|nios2_gen2_0|cpu|av_ld_byte2_data[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[5]~1_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|av_ld_byte2_data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|av_ld_byte2_data[5] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|av_ld_byte2_data[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y8_N9
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|W_rf_wr_data[21]~20 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|W_rf_wr_data[21]~20_combout  = ( \plat|nios2_gen2_0|cpu|av_ld_byte2_data [5] & ( ((!\plat|nios2_gen2_0|cpu|R_ctrl_br_cmp~q  & (\plat|nios2_gen2_0|cpu|W_alu_result [21] & !\plat|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~DUPLICATE_q ))) # 
// (\plat|nios2_gen2_0|cpu|R_ctrl_ld~DUPLICATE_q ) ) ) # ( !\plat|nios2_gen2_0|cpu|av_ld_byte2_data [5] & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_ld~DUPLICATE_q  & (!\plat|nios2_gen2_0|cpu|R_ctrl_br_cmp~q  & (\plat|nios2_gen2_0|cpu|W_alu_result [21] & 
// !\plat|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~DUPLICATE_q ))) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|R_ctrl_ld~DUPLICATE_q ),
	.datab(!\plat|nios2_gen2_0|cpu|R_ctrl_br_cmp~q ),
	.datac(!\plat|nios2_gen2_0|cpu|W_alu_result [21]),
	.datad(!\plat|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|av_ld_byte2_data [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|W_rf_wr_data[21]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|W_rf_wr_data[21]~20 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|W_rf_wr_data[21]~20 .lut_mask = 64'h080008005D555D55;
defparam \plat|nios2_gen2_0|cpu|W_rf_wr_data[21]~20 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y6_N40
dffeas \plat|nios2_gen2_0|cpu|E_src2[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|E_src2[10]~feeder_combout ),
	.asdata(\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [10]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|nios2_gen2_0|cpu|E_src2[6]~0_combout ),
	.sload(!\plat|nios2_gen2_0|cpu|R_src2_use_imm~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_src2 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_src2[10] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_src2[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y7_N44
dffeas \plat|nios2_gen2_0|cpu|E_src1[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|R_src1[10]~8_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_src1 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_src1[10] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_src1[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y8_N24
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_logic_result[10]~8 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_logic_result[10]~8_combout  = ( \plat|nios2_gen2_0|cpu|E_src2 [10] & ( \plat|nios2_gen2_0|cpu|E_src1 [10] & ( !\plat|nios2_gen2_0|cpu|R_logic_op[1]~DUPLICATE_q  $ (!\plat|nios2_gen2_0|cpu|R_logic_op [0]) ) ) ) # ( 
// !\plat|nios2_gen2_0|cpu|E_src2 [10] & ( \plat|nios2_gen2_0|cpu|E_src1 [10] & ( \plat|nios2_gen2_0|cpu|R_logic_op[1]~DUPLICATE_q  ) ) ) # ( \plat|nios2_gen2_0|cpu|E_src2 [10] & ( !\plat|nios2_gen2_0|cpu|E_src1 [10] & ( 
// \plat|nios2_gen2_0|cpu|R_logic_op[1]~DUPLICATE_q  ) ) ) # ( !\plat|nios2_gen2_0|cpu|E_src2 [10] & ( !\plat|nios2_gen2_0|cpu|E_src1 [10] & ( (!\plat|nios2_gen2_0|cpu|R_logic_op[1]~DUPLICATE_q  & !\plat|nios2_gen2_0|cpu|R_logic_op [0]) ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|R_logic_op[1]~DUPLICATE_q ),
	.datab(!\plat|nios2_gen2_0|cpu|R_logic_op [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\plat|nios2_gen2_0|cpu|E_src2 [10]),
	.dataf(!\plat|nios2_gen2_0|cpu|E_src1 [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_logic_result[10]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_logic_result[10]~8 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_logic_result[10]~8 .lut_mask = 64'h8888555555556666;
defparam \plat|nios2_gen2_0|cpu|E_logic_result[10]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y5_N42
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_alu_result[10]~9 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_alu_result[10]~9_combout  = ( \plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & ( \plat|nios2_gen2_0|cpu|E_shift_rot_result [10] ) ) # ( !\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_logic~q  & 
// ((\plat|nios2_gen2_0|cpu|Add2~33_sumout ))) # (\plat|nios2_gen2_0|cpu|R_ctrl_logic~q  & (\plat|nios2_gen2_0|cpu|E_logic_result[10]~8_combout )) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|E_shift_rot_result [10]),
	.datab(!\plat|nios2_gen2_0|cpu|E_logic_result[10]~8_combout ),
	.datac(!\plat|nios2_gen2_0|cpu|Add2~33_sumout ),
	.datad(!\plat|nios2_gen2_0|cpu|R_ctrl_logic~q ),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_alu_result[10]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_alu_result[10]~9 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_alu_result[10]~9 .lut_mask = 64'h0F330F3355555555;
defparam \plat|nios2_gen2_0|cpu|E_alu_result[10]~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y5_N43
dffeas \plat|nios2_gen2_0|cpu|W_alu_result[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|E_alu_result[10]~9_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|nios2_gen2_0|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|W_alu_result [10]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|W_alu_result[10] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|W_alu_result[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y8_N51
cyclonev_lcell_comb \plat|mm_interconnect_0|rsp_mux|src_payload~11 (
// Equation(s):
// \plat|mm_interconnect_0|rsp_mux|src_payload~11_combout  = ( \plat|ram_0|the_altsyncram|auto_generated|q_a [28] & ( \plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(!\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|ram_0|the_altsyncram|auto_generated|q_a [28]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|rsp_mux|src_payload~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|rsp_mux|src_payload~11 .extended_lut = "off";
defparam \plat|mm_interconnect_0|rsp_mux|src_payload~11 .lut_mask = 64'h0000000033333333;
defparam \plat|mm_interconnect_0|rsp_mux|src_payload~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y8_N52
dffeas \plat|nios2_gen2_0|cpu|av_ld_byte3_data[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|rsp_mux|src_payload~11_combout ),
	.asdata(\plat|nios2_gen2_0|cpu|av_fill_bit~0_combout ),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|nios2_gen2_0|cpu|av_ld_aligning_data~q ),
	.ena(!\plat|nios2_gen2_0|cpu|av_ld_rshift8~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|av_ld_byte3_data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|av_ld_byte3_data[4] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|av_ld_byte3_data[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y8_N15
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[4]~2 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[4]~2_combout  = ( \plat|nios2_gen2_0|cpu|av_ld_byte3_data [4] & ( \plat|ram_0|the_altsyncram|auto_generated|q_a [20] & ( (!\plat|nios2_gen2_0|cpu|av_ld_aligning_data~q  & 
// (((\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q )))) # (\plat|nios2_gen2_0|cpu|av_ld_aligning_data~q  & (((\plat|nios2_gen2_0|cpu|av_fill_bit~0_combout )) # (\plat|nios2_gen2_0|cpu|LessThan0~0_combout ))) ) ) ) # ( 
// !\plat|nios2_gen2_0|cpu|av_ld_byte3_data [4] & ( \plat|ram_0|the_altsyncram|auto_generated|q_a [20] & ( (!\plat|nios2_gen2_0|cpu|av_ld_aligning_data~q  & (((\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q )))) # 
// (\plat|nios2_gen2_0|cpu|av_ld_aligning_data~q  & (!\plat|nios2_gen2_0|cpu|LessThan0~0_combout  & ((\plat|nios2_gen2_0|cpu|av_fill_bit~0_combout )))) ) ) ) # ( \plat|nios2_gen2_0|cpu|av_ld_byte3_data [4] & ( !\plat|ram_0|the_altsyncram|auto_generated|q_a 
// [20] & ( (\plat|nios2_gen2_0|cpu|av_ld_aligning_data~q  & ((\plat|nios2_gen2_0|cpu|av_fill_bit~0_combout ) # (\plat|nios2_gen2_0|cpu|LessThan0~0_combout ))) ) ) ) # ( !\plat|nios2_gen2_0|cpu|av_ld_byte3_data [4] & ( 
// !\plat|ram_0|the_altsyncram|auto_generated|q_a [20] & ( (!\plat|nios2_gen2_0|cpu|LessThan0~0_combout  & (\plat|nios2_gen2_0|cpu|av_ld_aligning_data~q  & \plat|nios2_gen2_0|cpu|av_fill_bit~0_combout )) ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|LessThan0~0_combout ),
	.datab(!\plat|nios2_gen2_0|cpu|av_ld_aligning_data~q ),
	.datac(!\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ),
	.datad(!\plat|nios2_gen2_0|cpu|av_fill_bit~0_combout ),
	.datae(!\plat|nios2_gen2_0|cpu|av_ld_byte3_data [4]),
	.dataf(!\plat|ram_0|the_altsyncram|auto_generated|q_a [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[4]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[4]~2 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[4]~2 .lut_mask = 64'h002211330C2E1D3F;
defparam \plat|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[4]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y8_N16
dffeas \plat|nios2_gen2_0|cpu|av_ld_byte2_data[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[4]~2_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|av_ld_byte2_data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|av_ld_byte2_data[4] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|av_ld_byte2_data[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y5_N54
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_logic_result[20]~27 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_logic_result[20]~27_combout  = ( \plat|nios2_gen2_0|cpu|E_src2 [20] & ( !\plat|nios2_gen2_0|cpu|R_logic_op[1]~DUPLICATE_q  $ (((!\plat|nios2_gen2_0|cpu|R_logic_op[0]~DUPLICATE_q ) # (!\plat|nios2_gen2_0|cpu|E_src1 [20]))) ) ) # ( 
// !\plat|nios2_gen2_0|cpu|E_src2 [20] & ( (!\plat|nios2_gen2_0|cpu|R_logic_op[1]~DUPLICATE_q  & (!\plat|nios2_gen2_0|cpu|R_logic_op[0]~DUPLICATE_q  & !\plat|nios2_gen2_0|cpu|E_src1 [20])) # (\plat|nios2_gen2_0|cpu|R_logic_op[1]~DUPLICATE_q  & 
// ((\plat|nios2_gen2_0|cpu|E_src1 [20]))) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|R_logic_op[0]~DUPLICATE_q ),
	.datab(!\plat|nios2_gen2_0|cpu|R_logic_op[1]~DUPLICATE_q ),
	.datac(!\plat|nios2_gen2_0|cpu|E_src1 [20]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|E_src2 [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_logic_result[20]~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_logic_result[20]~27 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_logic_result[20]~27 .lut_mask = 64'h8383838336363636;
defparam \plat|nios2_gen2_0|cpu|E_logic_result[20]~27 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y5_N18
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_alu_result[20]~23 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_alu_result[20]~23_combout  = ( \plat|nios2_gen2_0|cpu|Add2~105_sumout  & ( \plat|nios2_gen2_0|cpu|E_shift_rot_result [20] & ( ((!\plat|nios2_gen2_0|cpu|R_ctrl_logic~q ) # (\plat|nios2_gen2_0|cpu|E_logic_result[20]~27_combout )) # 
// (\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~q ) ) ) ) # ( !\plat|nios2_gen2_0|cpu|Add2~105_sumout  & ( \plat|nios2_gen2_0|cpu|E_shift_rot_result [20] & ( ((\plat|nios2_gen2_0|cpu|R_ctrl_logic~q  & \plat|nios2_gen2_0|cpu|E_logic_result[20]~27_combout )) # 
// (\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~q ) ) ) ) # ( \plat|nios2_gen2_0|cpu|Add2~105_sumout  & ( !\plat|nios2_gen2_0|cpu|E_shift_rot_result [20] & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & ((!\plat|nios2_gen2_0|cpu|R_ctrl_logic~q ) # 
// (\plat|nios2_gen2_0|cpu|E_logic_result[20]~27_combout ))) ) ) ) # ( !\plat|nios2_gen2_0|cpu|Add2~105_sumout  & ( !\plat|nios2_gen2_0|cpu|E_shift_rot_result [20] & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & (\plat|nios2_gen2_0|cpu|R_ctrl_logic~q  & 
// \plat|nios2_gen2_0|cpu|E_logic_result[20]~27_combout )) ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~q ),
	.datab(!\plat|nios2_gen2_0|cpu|R_ctrl_logic~q ),
	.datac(!\plat|nios2_gen2_0|cpu|E_logic_result[20]~27_combout ),
	.datad(gnd),
	.datae(!\plat|nios2_gen2_0|cpu|Add2~105_sumout ),
	.dataf(!\plat|nios2_gen2_0|cpu|E_shift_rot_result [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_alu_result[20]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_alu_result[20]~23 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_alu_result[20]~23 .lut_mask = 64'h02028A8A5757DFDF;
defparam \plat|nios2_gen2_0|cpu|E_alu_result[20]~23 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y5_N19
dffeas \plat|nios2_gen2_0|cpu|W_alu_result[20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|E_alu_result[20]~23_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|nios2_gen2_0|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|W_alu_result [20]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|W_alu_result[20] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|W_alu_result[20] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y5_N30
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|W_rf_wr_data[20]~21 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|W_rf_wr_data[20]~21_combout  = ( \plat|nios2_gen2_0|cpu|W_alu_result [20] & ( \plat|nios2_gen2_0|cpu|R_ctrl_ld~DUPLICATE_q  & ( \plat|nios2_gen2_0|cpu|av_ld_byte2_data [4] ) ) ) # ( !\plat|nios2_gen2_0|cpu|W_alu_result [20] & ( 
// \plat|nios2_gen2_0|cpu|R_ctrl_ld~DUPLICATE_q  & ( \plat|nios2_gen2_0|cpu|av_ld_byte2_data [4] ) ) ) # ( \plat|nios2_gen2_0|cpu|W_alu_result [20] & ( !\plat|nios2_gen2_0|cpu|R_ctrl_ld~DUPLICATE_q  & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~q  & 
// !\plat|nios2_gen2_0|cpu|R_ctrl_br_cmp~q ) ) ) )

	.dataa(gnd),
	.datab(!\plat|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~q ),
	.datac(!\plat|nios2_gen2_0|cpu|av_ld_byte2_data [4]),
	.datad(!\plat|nios2_gen2_0|cpu|R_ctrl_br_cmp~q ),
	.datae(!\plat|nios2_gen2_0|cpu|W_alu_result [20]),
	.dataf(!\plat|nios2_gen2_0|cpu|R_ctrl_ld~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|W_rf_wr_data[20]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|W_rf_wr_data[20]~21 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|W_rf_wr_data[20]~21 .lut_mask = 64'h0000CC000F0F0F0F;
defparam \plat|nios2_gen2_0|cpu|W_rf_wr_data[20]~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y6_N1
dffeas \plat|nios2_gen2_0|cpu|E_src2[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|E_src2[9]~feeder_combout ),
	.asdata(\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [9]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|nios2_gen2_0|cpu|E_src2[6]~0_combout ),
	.sload(!\plat|nios2_gen2_0|cpu|R_src2_use_imm~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_src2 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_src2[9] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_src2[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y5_N27
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_logic_result[9]~5 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_logic_result[9]~5_combout  = ( \plat|nios2_gen2_0|cpu|E_src1 [9] & ( !\plat|nios2_gen2_0|cpu|R_logic_op[1]~DUPLICATE_q  $ (((!\plat|nios2_gen2_0|cpu|R_logic_op[0]~DUPLICATE_q ) # (!\plat|nios2_gen2_0|cpu|E_src2 [9]))) ) ) # ( 
// !\plat|nios2_gen2_0|cpu|E_src1 [9] & ( (!\plat|nios2_gen2_0|cpu|R_logic_op[1]~DUPLICATE_q  & (!\plat|nios2_gen2_0|cpu|R_logic_op[0]~DUPLICATE_q  & !\plat|nios2_gen2_0|cpu|E_src2 [9])) # (\plat|nios2_gen2_0|cpu|R_logic_op[1]~DUPLICATE_q  & 
// ((\plat|nios2_gen2_0|cpu|E_src2 [9]))) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|R_logic_op[0]~DUPLICATE_q ),
	.datab(!\plat|nios2_gen2_0|cpu|R_logic_op[1]~DUPLICATE_q ),
	.datac(!\plat|nios2_gen2_0|cpu|E_src2 [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|E_src1 [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_logic_result[9]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_logic_result[9]~5 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_logic_result[9]~5 .lut_mask = 64'h8383838336363636;
defparam \plat|nios2_gen2_0|cpu|E_logic_result[9]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y5_N42
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_alu_result[9]~6 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_alu_result[9]~6_combout  = ( \plat|nios2_gen2_0|cpu|E_logic_result[9]~5_combout  & ( \plat|nios2_gen2_0|cpu|Add2~21_sumout  & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~q ) # (\plat|nios2_gen2_0|cpu|E_shift_rot_result [9]) ) ) ) 
// # ( !\plat|nios2_gen2_0|cpu|E_logic_result[9]~5_combout  & ( \plat|nios2_gen2_0|cpu|Add2~21_sumout  & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & (!\plat|nios2_gen2_0|cpu|R_ctrl_logic~q )) # (\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & 
// ((\plat|nios2_gen2_0|cpu|E_shift_rot_result [9]))) ) ) ) # ( \plat|nios2_gen2_0|cpu|E_logic_result[9]~5_combout  & ( !\plat|nios2_gen2_0|cpu|Add2~21_sumout  & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & (\plat|nios2_gen2_0|cpu|R_ctrl_logic~q )) # 
// (\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & ((\plat|nios2_gen2_0|cpu|E_shift_rot_result [9]))) ) ) ) # ( !\plat|nios2_gen2_0|cpu|E_logic_result[9]~5_combout  & ( !\plat|nios2_gen2_0|cpu|Add2~21_sumout  & ( (\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & 
// \plat|nios2_gen2_0|cpu|E_shift_rot_result [9]) ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~q ),
	.datab(!\plat|nios2_gen2_0|cpu|R_ctrl_logic~q ),
	.datac(!\plat|nios2_gen2_0|cpu|E_shift_rot_result [9]),
	.datad(gnd),
	.datae(!\plat|nios2_gen2_0|cpu|E_logic_result[9]~5_combout ),
	.dataf(!\plat|nios2_gen2_0|cpu|Add2~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_alu_result[9]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_alu_result[9]~6 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_alu_result[9]~6 .lut_mask = 64'h050527278D8DAFAF;
defparam \plat|nios2_gen2_0|cpu|E_alu_result[9]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y5_N44
dffeas \plat|nios2_gen2_0|cpu|W_alu_result[9]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|E_alu_result[9]~6_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|nios2_gen2_0|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|W_alu_result[9]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|W_alu_result[9]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|W_alu_result[9]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y8_N30
cyclonev_lcell_comb \plat|mm_interconnect_0|rsp_mux|src_payload~12 (
// Equation(s):
// \plat|mm_interconnect_0|rsp_mux|src_payload~12_combout  = ( \plat|ram_0|the_altsyncram|auto_generated|q_a [27] & ( \plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(!\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|ram_0|the_altsyncram|auto_generated|q_a [27]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|rsp_mux|src_payload~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|rsp_mux|src_payload~12 .extended_lut = "off";
defparam \plat|mm_interconnect_0|rsp_mux|src_payload~12 .lut_mask = 64'h0000000033333333;
defparam \plat|mm_interconnect_0|rsp_mux|src_payload~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y8_N31
dffeas \plat|nios2_gen2_0|cpu|av_ld_byte3_data[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|rsp_mux|src_payload~12_combout ),
	.asdata(\plat|nios2_gen2_0|cpu|av_fill_bit~0_combout ),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|nios2_gen2_0|cpu|av_ld_aligning_data~q ),
	.ena(!\plat|nios2_gen2_0|cpu|av_ld_rshift8~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|av_ld_byte3_data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|av_ld_byte3_data[3] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|av_ld_byte3_data[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y8_N30
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[3]~3 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[3]~3_combout  = ( \plat|nios2_gen2_0|cpu|av_ld_byte3_data [3] & ( \plat|ram_0|the_altsyncram|auto_generated|q_a [19] & ( (!\plat|nios2_gen2_0|cpu|av_ld_aligning_data~q  & 
// (((\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0])))) # (\plat|nios2_gen2_0|cpu|av_ld_aligning_data~q  & (((\plat|nios2_gen2_0|cpu|av_fill_bit~0_combout )) # (\plat|nios2_gen2_0|cpu|LessThan0~0_combout ))) ) ) ) # ( 
// !\plat|nios2_gen2_0|cpu|av_ld_byte3_data [3] & ( \plat|ram_0|the_altsyncram|auto_generated|q_a [19] & ( (!\plat|nios2_gen2_0|cpu|av_ld_aligning_data~q  & (((\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0])))) # 
// (\plat|nios2_gen2_0|cpu|av_ld_aligning_data~q  & (!\plat|nios2_gen2_0|cpu|LessThan0~0_combout  & (\plat|nios2_gen2_0|cpu|av_fill_bit~0_combout ))) ) ) ) # ( \plat|nios2_gen2_0|cpu|av_ld_byte3_data [3] & ( !\plat|ram_0|the_altsyncram|auto_generated|q_a 
// [19] & ( (\plat|nios2_gen2_0|cpu|av_ld_aligning_data~q  & ((\plat|nios2_gen2_0|cpu|av_fill_bit~0_combout ) # (\plat|nios2_gen2_0|cpu|LessThan0~0_combout ))) ) ) ) # ( !\plat|nios2_gen2_0|cpu|av_ld_byte3_data [3] & ( 
// !\plat|ram_0|the_altsyncram|auto_generated|q_a [19] & ( (\plat|nios2_gen2_0|cpu|av_ld_aligning_data~q  & (!\plat|nios2_gen2_0|cpu|LessThan0~0_combout  & \plat|nios2_gen2_0|cpu|av_fill_bit~0_combout )) ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|av_ld_aligning_data~q ),
	.datab(!\plat|nios2_gen2_0|cpu|LessThan0~0_combout ),
	.datac(!\plat|nios2_gen2_0|cpu|av_fill_bit~0_combout ),
	.datad(!\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0]),
	.datae(!\plat|nios2_gen2_0|cpu|av_ld_byte3_data [3]),
	.dataf(!\plat|ram_0|the_altsyncram|auto_generated|q_a [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[3]~3 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[3]~3 .lut_mask = 64'h0404151504AE15BF;
defparam \plat|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y8_N31
dffeas \plat|nios2_gen2_0|cpu|av_ld_byte2_data[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[3]~3_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|av_ld_byte2_data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|av_ld_byte2_data[3] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|av_ld_byte2_data[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y6_N54
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_logic_result[19]~14 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_logic_result[19]~14_combout  = ( \plat|nios2_gen2_0|cpu|E_src1 [19] & ( !\plat|nios2_gen2_0|cpu|R_logic_op [1] $ (((!\plat|nios2_gen2_0|cpu|E_src2 [19]) # (!\plat|nios2_gen2_0|cpu|R_logic_op[0]~DUPLICATE_q ))) ) ) # ( 
// !\plat|nios2_gen2_0|cpu|E_src1 [19] & ( (!\plat|nios2_gen2_0|cpu|E_src2 [19] & (!\plat|nios2_gen2_0|cpu|R_logic_op [1] & !\plat|nios2_gen2_0|cpu|R_logic_op[0]~DUPLICATE_q )) # (\plat|nios2_gen2_0|cpu|E_src2 [19] & (\plat|nios2_gen2_0|cpu|R_logic_op [1])) 
// ) )

	.dataa(gnd),
	.datab(!\plat|nios2_gen2_0|cpu|E_src2 [19]),
	.datac(!\plat|nios2_gen2_0|cpu|R_logic_op [1]),
	.datad(!\plat|nios2_gen2_0|cpu|R_logic_op[0]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|E_src1 [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_logic_result[19]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_logic_result[19]~14 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_logic_result[19]~14 .lut_mask = 64'hC303C3030F3C0F3C;
defparam \plat|nios2_gen2_0|cpu|E_logic_result[19]~14 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y6_N21
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_alu_result[19]~17 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_alu_result[19]~17_combout  = ( \plat|nios2_gen2_0|cpu|Add2~81_sumout  & ( \plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & ( \plat|nios2_gen2_0|cpu|E_shift_rot_result [19] ) ) ) # ( !\plat|nios2_gen2_0|cpu|Add2~81_sumout  & ( 
// \plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & ( \plat|nios2_gen2_0|cpu|E_shift_rot_result [19] ) ) ) # ( \plat|nios2_gen2_0|cpu|Add2~81_sumout  & ( !\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_logic~q ) # 
// (\plat|nios2_gen2_0|cpu|E_logic_result[19]~14_combout ) ) ) ) # ( !\plat|nios2_gen2_0|cpu|Add2~81_sumout  & ( !\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & ( (\plat|nios2_gen2_0|cpu|E_logic_result[19]~14_combout  & \plat|nios2_gen2_0|cpu|R_ctrl_logic~q ) 
// ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|E_logic_result[19]~14_combout ),
	.datab(!\plat|nios2_gen2_0|cpu|E_shift_rot_result [19]),
	.datac(!\plat|nios2_gen2_0|cpu|R_ctrl_logic~q ),
	.datad(gnd),
	.datae(!\plat|nios2_gen2_0|cpu|Add2~81_sumout ),
	.dataf(!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_alu_result[19]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_alu_result[19]~17 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_alu_result[19]~17 .lut_mask = 64'h0505F5F533333333;
defparam \plat|nios2_gen2_0|cpu|E_alu_result[19]~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y6_N22
dffeas \plat|nios2_gen2_0|cpu|W_alu_result[19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|E_alu_result[19]~17_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|nios2_gen2_0|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|W_alu_result [19]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|W_alu_result[19] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|W_alu_result[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y8_N41
dffeas \plat|nios2_gen2_0|cpu|R_ctrl_ld (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|D_ctrl_ld~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|R_ctrl_ld~q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|R_ctrl_ld .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|R_ctrl_ld .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y6_N39
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|W_rf_wr_data[19]~15 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|W_rf_wr_data[19]~15_combout  = ( \plat|nios2_gen2_0|cpu|R_ctrl_br_cmp~q  & ( (\plat|nios2_gen2_0|cpu|av_ld_byte2_data [3] & \plat|nios2_gen2_0|cpu|R_ctrl_ld~q ) ) ) # ( !\plat|nios2_gen2_0|cpu|R_ctrl_br_cmp~q  & ( 
// (!\plat|nios2_gen2_0|cpu|R_ctrl_ld~q  & (((\plat|nios2_gen2_0|cpu|W_alu_result [19] & !\plat|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~DUPLICATE_q )))) # (\plat|nios2_gen2_0|cpu|R_ctrl_ld~q  & (\plat|nios2_gen2_0|cpu|av_ld_byte2_data [3])) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|av_ld_byte2_data [3]),
	.datab(!\plat|nios2_gen2_0|cpu|W_alu_result [19]),
	.datac(!\plat|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~DUPLICATE_q ),
	.datad(!\plat|nios2_gen2_0|cpu|R_ctrl_ld~q ),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|R_ctrl_br_cmp~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|W_rf_wr_data[19]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|W_rf_wr_data[19]~15 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|W_rf_wr_data[19]~15 .lut_mask = 64'h3055305500550055;
defparam \plat|nios2_gen2_0|cpu|W_rf_wr_data[19]~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y6_N0
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|R_src2_hi[2]~4 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|R_src2_hi[2]~4_combout  = ( \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [18] & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q  & (((!\plat|nios2_gen2_0|cpu|R_src2_use_imm~q )) # 
// (\plat|nios2_gen2_0|cpu|D_iw [21]))) # (\plat|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q  & (((\plat|nios2_gen2_0|cpu|D_iw[8]~DUPLICATE_q )))) ) ) # ( !\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [18] & ( 
// (!\plat|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q  & (\plat|nios2_gen2_0|cpu|D_iw [21] & (\plat|nios2_gen2_0|cpu|R_src2_use_imm~q ))) # (\plat|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q  & (((\plat|nios2_gen2_0|cpu|D_iw[8]~DUPLICATE_q )))) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|D_iw [21]),
	.datab(!\plat|nios2_gen2_0|cpu|R_src2_use_imm~q ),
	.datac(!\plat|nios2_gen2_0|cpu|D_iw[8]~DUPLICATE_q ),
	.datad(!\plat|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q ),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|R_src2_hi[2]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|R_src2_hi[2]~4 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|R_src2_hi[2]~4 .lut_mask = 64'h110F110FDD0FDD0F;
defparam \plat|nios2_gen2_0|cpu|R_src2_hi[2]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y6_N2
dffeas \plat|nios2_gen2_0|cpu|E_src2[18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|R_src2_hi[2]~4_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|nios2_gen2_0|cpu|R_src2_hi~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_src2 [18]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_src2[18] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_src2[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y6_N48
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_logic_result[18]~15 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_logic_result[18]~15_combout  = ( \plat|nios2_gen2_0|cpu|E_src2 [18] & ( !\plat|nios2_gen2_0|cpu|R_logic_op [1] $ (((!\plat|nios2_gen2_0|cpu|E_src1 [18]) # (!\plat|nios2_gen2_0|cpu|R_logic_op[0]~DUPLICATE_q ))) ) ) # ( 
// !\plat|nios2_gen2_0|cpu|E_src2 [18] & ( (!\plat|nios2_gen2_0|cpu|R_logic_op [1] & (!\plat|nios2_gen2_0|cpu|E_src1 [18] & !\plat|nios2_gen2_0|cpu|R_logic_op[0]~DUPLICATE_q )) # (\plat|nios2_gen2_0|cpu|R_logic_op [1] & (\plat|nios2_gen2_0|cpu|E_src1 [18])) 
// ) )

	.dataa(!\plat|nios2_gen2_0|cpu|R_logic_op [1]),
	.datab(!\plat|nios2_gen2_0|cpu|E_src1 [18]),
	.datac(!\plat|nios2_gen2_0|cpu|R_logic_op[0]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|E_src2 [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_logic_result[18]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_logic_result[18]~15 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_logic_result[18]~15 .lut_mask = 64'h9191919156565656;
defparam \plat|nios2_gen2_0|cpu|E_logic_result[18]~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y5_N36
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_alu_result[18]~18 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_alu_result[18]~18_combout  = ( \plat|nios2_gen2_0|cpu|Add2~85_sumout  & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & ((!\plat|nios2_gen2_0|cpu|R_ctrl_logic~q ) # ((\plat|nios2_gen2_0|cpu|E_logic_result[18]~15_combout )))) # 
// (\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & (((\plat|nios2_gen2_0|cpu|E_shift_rot_result[18]~DUPLICATE_q )))) ) ) # ( !\plat|nios2_gen2_0|cpu|Add2~85_sumout  & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & (\plat|nios2_gen2_0|cpu|R_ctrl_logic~q  & 
// (\plat|nios2_gen2_0|cpu|E_logic_result[18]~15_combout ))) # (\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & (((\plat|nios2_gen2_0|cpu|E_shift_rot_result[18]~DUPLICATE_q )))) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~q ),
	.datab(!\plat|nios2_gen2_0|cpu|R_ctrl_logic~q ),
	.datac(!\plat|nios2_gen2_0|cpu|E_logic_result[18]~15_combout ),
	.datad(!\plat|nios2_gen2_0|cpu|E_shift_rot_result[18]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|Add2~85_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_alu_result[18]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_alu_result[18]~18 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_alu_result[18]~18 .lut_mask = 64'h025702578ADF8ADF;
defparam \plat|nios2_gen2_0|cpu|E_alu_result[18]~18 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y5_N37
dffeas \plat|nios2_gen2_0|cpu|W_alu_result[18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|E_alu_result[18]~18_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|nios2_gen2_0|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|W_alu_result [18]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|W_alu_result[18] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|W_alu_result[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y8_N33
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[2]~5 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[2]~5_combout  = ( \plat|nios2_gen2_0|cpu|av_ld_byte3_data [2] & ( \plat|ram_0|the_altsyncram|auto_generated|q_a [18] & ( (!\plat|nios2_gen2_0|cpu|av_ld_aligning_data~q  & 
// (((\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0])))) # (\plat|nios2_gen2_0|cpu|av_ld_aligning_data~q  & (((\plat|nios2_gen2_0|cpu|av_fill_bit~0_combout )) # (\plat|nios2_gen2_0|cpu|LessThan0~0_combout ))) ) ) ) # ( 
// !\plat|nios2_gen2_0|cpu|av_ld_byte3_data [2] & ( \plat|ram_0|the_altsyncram|auto_generated|q_a [18] & ( (!\plat|nios2_gen2_0|cpu|av_ld_aligning_data~q  & (((\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0])))) # 
// (\plat|nios2_gen2_0|cpu|av_ld_aligning_data~q  & (!\plat|nios2_gen2_0|cpu|LessThan0~0_combout  & ((\plat|nios2_gen2_0|cpu|av_fill_bit~0_combout )))) ) ) ) # ( \plat|nios2_gen2_0|cpu|av_ld_byte3_data [2] & ( !\plat|ram_0|the_altsyncram|auto_generated|q_a 
// [18] & ( (\plat|nios2_gen2_0|cpu|av_ld_aligning_data~q  & ((\plat|nios2_gen2_0|cpu|av_fill_bit~0_combout ) # (\plat|nios2_gen2_0|cpu|LessThan0~0_combout ))) ) ) ) # ( !\plat|nios2_gen2_0|cpu|av_ld_byte3_data [2] & ( 
// !\plat|ram_0|the_altsyncram|auto_generated|q_a [18] & ( (\plat|nios2_gen2_0|cpu|av_ld_aligning_data~q  & (!\plat|nios2_gen2_0|cpu|LessThan0~0_combout  & \plat|nios2_gen2_0|cpu|av_fill_bit~0_combout )) ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|av_ld_aligning_data~q ),
	.datab(!\plat|nios2_gen2_0|cpu|LessThan0~0_combout ),
	.datac(!\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0]),
	.datad(!\plat|nios2_gen2_0|cpu|av_fill_bit~0_combout ),
	.datae(!\plat|nios2_gen2_0|cpu|av_ld_byte3_data [2]),
	.dataf(!\plat|ram_0|the_altsyncram|auto_generated|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[2]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[2]~5 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[2]~5 .lut_mask = 64'h004411550A4E1B5F;
defparam \plat|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[2]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y8_N35
dffeas \plat|nios2_gen2_0|cpu|av_ld_byte2_data[2]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[2]~5_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|av_ld_byte2_data[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|av_ld_byte2_data[2]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|av_ld_byte2_data[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y8_N48
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|W_rf_wr_data[18]~16 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|W_rf_wr_data[18]~16_combout  = ( \plat|nios2_gen2_0|cpu|av_ld_byte2_data[2]~DUPLICATE_q  & ( ((!\plat|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~q  & (\plat|nios2_gen2_0|cpu|W_alu_result [18] & !\plat|nios2_gen2_0|cpu|R_ctrl_br_cmp~q ))) # 
// (\plat|nios2_gen2_0|cpu|R_ctrl_ld~DUPLICATE_q ) ) ) # ( !\plat|nios2_gen2_0|cpu|av_ld_byte2_data[2]~DUPLICATE_q  & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_ld~DUPLICATE_q  & (!\plat|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~q  & (\plat|nios2_gen2_0|cpu|W_alu_result 
// [18] & !\plat|nios2_gen2_0|cpu|R_ctrl_br_cmp~q ))) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|R_ctrl_ld~DUPLICATE_q ),
	.datab(!\plat|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~q ),
	.datac(!\plat|nios2_gen2_0|cpu|W_alu_result [18]),
	.datad(!\plat|nios2_gen2_0|cpu|R_ctrl_br_cmp~q ),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|av_ld_byte2_data[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|W_rf_wr_data[18]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|W_rf_wr_data[18]~16 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|W_rf_wr_data[18]~16 .lut_mask = 64'h080008005D555D55;
defparam \plat|nios2_gen2_0|cpu|W_rf_wr_data[18]~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y6_N48
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_st_data[24]~1 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_st_data[24]~1_combout  = ( \plat|nios2_gen2_0|cpu|D_ctrl_mem8~1_combout  & ( (!\plat|nios2_gen2_0|cpu|D_ctrl_mem16~1_combout  & ((\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b 
// [24]))) # (\plat|nios2_gen2_0|cpu|D_ctrl_mem16~1_combout  & (\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [8])) ) ) # ( !\plat|nios2_gen2_0|cpu|D_ctrl_mem8~1_combout  & ( 
// \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [0] ) )

	.dataa(!\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [8]),
	.datab(!\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [0]),
	.datac(!\plat|nios2_gen2_0|cpu|D_ctrl_mem16~1_combout ),
	.datad(!\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [24]),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|D_ctrl_mem8~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_st_data[24]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_st_data[24]~1 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_st_data[24]~1 .lut_mask = 64'h3333333305F505F5;
defparam \plat|nios2_gen2_0|cpu|E_st_data[24]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y6_N50
dffeas \plat|nios2_gen2_0|cpu|d_writedata[24] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|E_st_data[24]~1_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|d_writedata [24]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|d_writedata[24] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|d_writedata[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y8_N54
cyclonev_lcell_comb \plat|mm_interconnect_0|rsp_mux|src_payload~8 (
// Equation(s):
// \plat|mm_interconnect_0|rsp_mux|src_payload~8_combout  = ( \plat|ram_0|the_altsyncram|auto_generated|q_a [25] & ( \plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(!\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|ram_0|the_altsyncram|auto_generated|q_a [25]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|rsp_mux|src_payload~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|rsp_mux|src_payload~8 .extended_lut = "off";
defparam \plat|mm_interconnect_0|rsp_mux|src_payload~8 .lut_mask = 64'h0000000033333333;
defparam \plat|mm_interconnect_0|rsp_mux|src_payload~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y8_N55
dffeas \plat|nios2_gen2_0|cpu|av_ld_byte3_data[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|rsp_mux|src_payload~8_combout ),
	.asdata(\plat|nios2_gen2_0|cpu|av_fill_bit~0_combout ),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|nios2_gen2_0|cpu|av_ld_aligning_data~q ),
	.ena(!\plat|nios2_gen2_0|cpu|av_ld_rshift8~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|av_ld_byte3_data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|av_ld_byte3_data[1] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|av_ld_byte3_data[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y8_N42
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[1]~4 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[1]~4_combout  = ( \plat|nios2_gen2_0|cpu|av_ld_byte3_data [1] & ( \plat|ram_0|the_altsyncram|auto_generated|q_a [17] & ( (!\plat|nios2_gen2_0|cpu|av_ld_aligning_data~q  & 
// (((\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q )))) # (\plat|nios2_gen2_0|cpu|av_ld_aligning_data~q  & (((\plat|nios2_gen2_0|cpu|av_fill_bit~0_combout )) # (\plat|nios2_gen2_0|cpu|LessThan0~0_combout ))) ) ) ) # ( 
// !\plat|nios2_gen2_0|cpu|av_ld_byte3_data [1] & ( \plat|ram_0|the_altsyncram|auto_generated|q_a [17] & ( (!\plat|nios2_gen2_0|cpu|av_ld_aligning_data~q  & (((\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q )))) # 
// (\plat|nios2_gen2_0|cpu|av_ld_aligning_data~q  & (!\plat|nios2_gen2_0|cpu|LessThan0~0_combout  & (\plat|nios2_gen2_0|cpu|av_fill_bit~0_combout ))) ) ) ) # ( \plat|nios2_gen2_0|cpu|av_ld_byte3_data [1] & ( !\plat|ram_0|the_altsyncram|auto_generated|q_a 
// [17] & ( (\plat|nios2_gen2_0|cpu|av_ld_aligning_data~q  & ((\plat|nios2_gen2_0|cpu|av_fill_bit~0_combout ) # (\plat|nios2_gen2_0|cpu|LessThan0~0_combout ))) ) ) ) # ( !\plat|nios2_gen2_0|cpu|av_ld_byte3_data [1] & ( 
// !\plat|ram_0|the_altsyncram|auto_generated|q_a [17] & ( (!\plat|nios2_gen2_0|cpu|LessThan0~0_combout  & (\plat|nios2_gen2_0|cpu|av_ld_aligning_data~q  & \plat|nios2_gen2_0|cpu|av_fill_bit~0_combout )) ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|LessThan0~0_combout ),
	.datab(!\plat|nios2_gen2_0|cpu|av_ld_aligning_data~q ),
	.datac(!\plat|nios2_gen2_0|cpu|av_fill_bit~0_combout ),
	.datad(!\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ),
	.datae(!\plat|nios2_gen2_0|cpu|av_ld_byte3_data [1]),
	.dataf(!\plat|ram_0|the_altsyncram|auto_generated|q_a [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[1]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[1]~4 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[1]~4 .lut_mask = 64'h0202131302CE13DF;
defparam \plat|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[1]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y8_N43
dffeas \plat|nios2_gen2_0|cpu|av_ld_byte2_data[1]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[1]~4_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|av_ld_byte2_data[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|av_ld_byte2_data[1]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|av_ld_byte2_data[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y6_N0
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_alu_result[17]~16 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_alu_result[17]~16_combout  = ( \plat|nios2_gen2_0|cpu|Add2~77_sumout  & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & (((!\plat|nios2_gen2_0|cpu|R_ctrl_logic~q )) # (\plat|nios2_gen2_0|cpu|E_logic_result[17]~13_combout ))) # 
// (\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & (((\plat|nios2_gen2_0|cpu|E_shift_rot_result [17])))) ) ) # ( !\plat|nios2_gen2_0|cpu|Add2~77_sumout  & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & (\plat|nios2_gen2_0|cpu|E_logic_result[17]~13_combout  & 
// ((\plat|nios2_gen2_0|cpu|R_ctrl_logic~q )))) # (\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & (((\plat|nios2_gen2_0|cpu|E_shift_rot_result [17])))) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~q ),
	.datab(!\plat|nios2_gen2_0|cpu|E_logic_result[17]~13_combout ),
	.datac(!\plat|nios2_gen2_0|cpu|E_shift_rot_result [17]),
	.datad(!\plat|nios2_gen2_0|cpu|R_ctrl_logic~q ),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|Add2~77_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_alu_result[17]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_alu_result[17]~16 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_alu_result[17]~16 .lut_mask = 64'h05270527AF27AF27;
defparam \plat|nios2_gen2_0|cpu|E_alu_result[17]~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y6_N1
dffeas \plat|nios2_gen2_0|cpu|W_alu_result[17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|E_alu_result[17]~16_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|nios2_gen2_0|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|W_alu_result [17]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|W_alu_result[17] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|W_alu_result[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y6_N0
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|W_rf_wr_data[17]~14 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|W_rf_wr_data[17]~14_combout  = ( \plat|nios2_gen2_0|cpu|W_alu_result [17] & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_ld~DUPLICATE_q  & (!\plat|nios2_gen2_0|cpu|R_ctrl_br_cmp~q  & ((!\plat|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~DUPLICATE_q )))) 
// # (\plat|nios2_gen2_0|cpu|R_ctrl_ld~DUPLICATE_q  & (((\plat|nios2_gen2_0|cpu|av_ld_byte2_data[1]~DUPLICATE_q )))) ) ) # ( !\plat|nios2_gen2_0|cpu|W_alu_result [17] & ( (\plat|nios2_gen2_0|cpu|av_ld_byte2_data[1]~DUPLICATE_q  & 
// \plat|nios2_gen2_0|cpu|R_ctrl_ld~DUPLICATE_q ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|R_ctrl_br_cmp~q ),
	.datab(!\plat|nios2_gen2_0|cpu|av_ld_byte2_data[1]~DUPLICATE_q ),
	.datac(!\plat|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~DUPLICATE_q ),
	.datad(!\plat|nios2_gen2_0|cpu|R_ctrl_ld~DUPLICATE_q ),
	.datae(!\plat|nios2_gen2_0|cpu|W_alu_result [17]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|W_rf_wr_data[17]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|W_rf_wr_data[17]~14 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|W_rf_wr_data[17]~14 .lut_mask = 64'h0033A0330033A033;
defparam \plat|nios2_gen2_0|cpu|W_rf_wr_data[17]~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y6_N21
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|R_src2_hi[0]~5 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|R_src2_hi[0]~5_combout  = ( \plat|nios2_gen2_0|cpu|D_iw [6] & ( ((!\plat|nios2_gen2_0|cpu|R_src2_use_imm~q  & ((\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [16]))) # 
// (\plat|nios2_gen2_0|cpu|R_src2_use_imm~q  & (\plat|nios2_gen2_0|cpu|D_iw [21]))) # (\plat|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q ) ) ) # ( !\plat|nios2_gen2_0|cpu|D_iw [6] & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q  & 
// ((!\plat|nios2_gen2_0|cpu|R_src2_use_imm~q  & ((\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [16]))) # (\plat|nios2_gen2_0|cpu|R_src2_use_imm~q  & (\plat|nios2_gen2_0|cpu|D_iw [21])))) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q ),
	.datab(!\plat|nios2_gen2_0|cpu|R_src2_use_imm~q ),
	.datac(!\plat|nios2_gen2_0|cpu|D_iw [21]),
	.datad(!\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [16]),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|D_iw [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|R_src2_hi[0]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|R_src2_hi[0]~5 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|R_src2_hi[0]~5 .lut_mask = 64'h028A028A57DF57DF;
defparam \plat|nios2_gen2_0|cpu|R_src2_hi[0]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y6_N22
dffeas \plat|nios2_gen2_0|cpu|E_src2[16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|R_src2_hi[0]~5_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|nios2_gen2_0|cpu|R_src2_hi~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_src2 [16]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_src2[16] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_src2[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y6_N30
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_logic_result[16]~16 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_logic_result[16]~16_combout  = ( \plat|nios2_gen2_0|cpu|E_src1 [16] & ( !\plat|nios2_gen2_0|cpu|R_logic_op [1] $ (((!\plat|nios2_gen2_0|cpu|R_logic_op[0]~DUPLICATE_q ) # (!\plat|nios2_gen2_0|cpu|E_src2 [16]))) ) ) # ( 
// !\plat|nios2_gen2_0|cpu|E_src1 [16] & ( (!\plat|nios2_gen2_0|cpu|R_logic_op [1] & (!\plat|nios2_gen2_0|cpu|R_logic_op[0]~DUPLICATE_q  & !\plat|nios2_gen2_0|cpu|E_src2 [16])) # (\plat|nios2_gen2_0|cpu|R_logic_op [1] & ((\plat|nios2_gen2_0|cpu|E_src2 
// [16]))) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|R_logic_op [1]),
	.datab(gnd),
	.datac(!\plat|nios2_gen2_0|cpu|R_logic_op[0]~DUPLICATE_q ),
	.datad(!\plat|nios2_gen2_0|cpu|E_src2 [16]),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|E_src1 [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_logic_result[16]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_logic_result[16]~16 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_logic_result[16]~16 .lut_mask = 64'hA055A055555A555A;
defparam \plat|nios2_gen2_0|cpu|E_logic_result[16]~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y5_N13
dffeas \plat|nios2_gen2_0|cpu|E_shift_rot_result[16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[16]~17_combout ),
	.asdata(\plat|nios2_gen2_0|cpu|E_src1 [16]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|nios2_gen2_0|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_shift_rot_result [16]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result[16] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y5_N15
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_alu_result[16]~19 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_alu_result[16]~19_combout  = ( \plat|nios2_gen2_0|cpu|Add2~89_sumout  & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & ((!\plat|nios2_gen2_0|cpu|R_ctrl_logic~q ) # ((\plat|nios2_gen2_0|cpu|E_logic_result[16]~16_combout )))) # 
// (\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & (((\plat|nios2_gen2_0|cpu|E_shift_rot_result [16])))) ) ) # ( !\plat|nios2_gen2_0|cpu|Add2~89_sumout  & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & (\plat|nios2_gen2_0|cpu|R_ctrl_logic~q  & 
// (\plat|nios2_gen2_0|cpu|E_logic_result[16]~16_combout ))) # (\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & (((\plat|nios2_gen2_0|cpu|E_shift_rot_result [16])))) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~q ),
	.datab(!\plat|nios2_gen2_0|cpu|R_ctrl_logic~q ),
	.datac(!\plat|nios2_gen2_0|cpu|E_logic_result[16]~16_combout ),
	.datad(!\plat|nios2_gen2_0|cpu|E_shift_rot_result [16]),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|Add2~89_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_alu_result[16]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_alu_result[16]~19 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_alu_result[16]~19 .lut_mask = 64'h025702578ADF8ADF;
defparam \plat|nios2_gen2_0|cpu|E_alu_result[16]~19 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y5_N16
dffeas \plat|nios2_gen2_0|cpu|W_alu_result[16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|E_alu_result[16]~19_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|nios2_gen2_0|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|W_alu_result [16]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|W_alu_result[16] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|W_alu_result[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y8_N18
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|W_rf_wr_data[16]~17 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|W_rf_wr_data[16]~17_combout  = ( \plat|nios2_gen2_0|cpu|W_alu_result [16] & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_ld~DUPLICATE_q  & (!\plat|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~q  & (!\plat|nios2_gen2_0|cpu|R_ctrl_br_cmp~q ))) # 
// (\plat|nios2_gen2_0|cpu|R_ctrl_ld~DUPLICATE_q  & (((\plat|nios2_gen2_0|cpu|av_ld_byte2_data [0])))) ) ) # ( !\plat|nios2_gen2_0|cpu|W_alu_result [16] & ( (\plat|nios2_gen2_0|cpu|R_ctrl_ld~DUPLICATE_q  & \plat|nios2_gen2_0|cpu|av_ld_byte2_data [0]) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|R_ctrl_ld~DUPLICATE_q ),
	.datab(!\plat|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~q ),
	.datac(!\plat|nios2_gen2_0|cpu|R_ctrl_br_cmp~q ),
	.datad(!\plat|nios2_gen2_0|cpu|av_ld_byte2_data [0]),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|W_alu_result [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|W_rf_wr_data[16]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|W_rf_wr_data[16]~17 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|W_rf_wr_data[16]~17 .lut_mask = 64'h0055005580D580D5;
defparam \plat|nios2_gen2_0|cpu|W_rf_wr_data[16]~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y6_N44
dffeas \plat|nios2_gen2_0|cpu|E_src2[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|E_src2[15]~feeder_combout ),
	.asdata(\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [15]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|nios2_gen2_0|cpu|E_src2[6]~0_combout ),
	.sload(!\plat|nios2_gen2_0|cpu|R_src2_use_imm~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_src2 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_src2[15] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_src2[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y6_N33
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_logic_result[15]~17 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_logic_result[15]~17_combout  = ( \plat|nios2_gen2_0|cpu|E_src1 [15] & ( !\plat|nios2_gen2_0|cpu|R_logic_op [1] $ (((!\plat|nios2_gen2_0|cpu|E_src2 [15]) # (!\plat|nios2_gen2_0|cpu|R_logic_op[0]~DUPLICATE_q ))) ) ) # ( 
// !\plat|nios2_gen2_0|cpu|E_src1 [15] & ( (!\plat|nios2_gen2_0|cpu|R_logic_op [1] & (!\plat|nios2_gen2_0|cpu|E_src2 [15] & !\plat|nios2_gen2_0|cpu|R_logic_op[0]~DUPLICATE_q )) # (\plat|nios2_gen2_0|cpu|R_logic_op [1] & (\plat|nios2_gen2_0|cpu|E_src2 [15])) 
// ) )

	.dataa(!\plat|nios2_gen2_0|cpu|R_logic_op [1]),
	.datab(gnd),
	.datac(!\plat|nios2_gen2_0|cpu|E_src2 [15]),
	.datad(!\plat|nios2_gen2_0|cpu|R_logic_op[0]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|E_src1 [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_logic_result[15]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_logic_result[15]~17 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_logic_result[15]~17 .lut_mask = 64'hA505A505555A555A;
defparam \plat|nios2_gen2_0|cpu|E_logic_result[15]~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y7_N36
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_alu_result[15]~20 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_alu_result[15]~20_combout  = ( \plat|nios2_gen2_0|cpu|E_shift_rot_result [15] & ( \plat|nios2_gen2_0|cpu|Add2~93_sumout  & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_logic~q ) # ((\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~q ) # 
// (\plat|nios2_gen2_0|cpu|E_logic_result[15]~17_combout )) ) ) ) # ( !\plat|nios2_gen2_0|cpu|E_shift_rot_result [15] & ( \plat|nios2_gen2_0|cpu|Add2~93_sumout  & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & ((!\plat|nios2_gen2_0|cpu|R_ctrl_logic~q ) # 
// (\plat|nios2_gen2_0|cpu|E_logic_result[15]~17_combout ))) ) ) ) # ( \plat|nios2_gen2_0|cpu|E_shift_rot_result [15] & ( !\plat|nios2_gen2_0|cpu|Add2~93_sumout  & ( ((\plat|nios2_gen2_0|cpu|R_ctrl_logic~q  & 
// \plat|nios2_gen2_0|cpu|E_logic_result[15]~17_combout )) # (\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~q ) ) ) ) # ( !\plat|nios2_gen2_0|cpu|E_shift_rot_result [15] & ( !\plat|nios2_gen2_0|cpu|Add2~93_sumout  & ( (\plat|nios2_gen2_0|cpu|R_ctrl_logic~q  & 
// (\plat|nios2_gen2_0|cpu|E_logic_result[15]~17_combout  & !\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~q )) ) ) )

	.dataa(gnd),
	.datab(!\plat|nios2_gen2_0|cpu|R_ctrl_logic~q ),
	.datac(!\plat|nios2_gen2_0|cpu|E_logic_result[15]~17_combout ),
	.datad(!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~q ),
	.datae(!\plat|nios2_gen2_0|cpu|E_shift_rot_result [15]),
	.dataf(!\plat|nios2_gen2_0|cpu|Add2~93_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_alu_result[15]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_alu_result[15]~20 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_alu_result[15]~20 .lut_mask = 64'h030003FFCF00CFFF;
defparam \plat|nios2_gen2_0|cpu|E_alu_result[15]~20 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y7_N37
dffeas \plat|nios2_gen2_0|cpu|W_alu_result[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|E_alu_result[15]~20_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|nios2_gen2_0|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|W_alu_result [15]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|W_alu_result[15] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|W_alu_result[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y8_N15
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|W_rf_wr_data[15]~18 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|W_rf_wr_data[15]~18_combout  = ( \plat|nios2_gen2_0|cpu|R_ctrl_br_cmp~q  & ( \plat|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~q  & ( (\plat|nios2_gen2_0|cpu|R_ctrl_ld~DUPLICATE_q  & \plat|nios2_gen2_0|cpu|av_ld_byte1_data [7]) ) ) ) # ( 
// !\plat|nios2_gen2_0|cpu|R_ctrl_br_cmp~q  & ( \plat|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~q  & ( (\plat|nios2_gen2_0|cpu|R_ctrl_ld~DUPLICATE_q  & \plat|nios2_gen2_0|cpu|av_ld_byte1_data [7]) ) ) ) # ( \plat|nios2_gen2_0|cpu|R_ctrl_br_cmp~q  & ( 
// !\plat|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~q  & ( (\plat|nios2_gen2_0|cpu|R_ctrl_ld~DUPLICATE_q  & \plat|nios2_gen2_0|cpu|av_ld_byte1_data [7]) ) ) ) # ( !\plat|nios2_gen2_0|cpu|R_ctrl_br_cmp~q  & ( !\plat|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~q  & ( 
// (!\plat|nios2_gen2_0|cpu|R_ctrl_ld~DUPLICATE_q  & ((\plat|nios2_gen2_0|cpu|W_alu_result [15]))) # (\plat|nios2_gen2_0|cpu|R_ctrl_ld~DUPLICATE_q  & (\plat|nios2_gen2_0|cpu|av_ld_byte1_data [7])) ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|R_ctrl_ld~DUPLICATE_q ),
	.datab(!\plat|nios2_gen2_0|cpu|av_ld_byte1_data [7]),
	.datac(!\plat|nios2_gen2_0|cpu|W_alu_result [15]),
	.datad(gnd),
	.datae(!\plat|nios2_gen2_0|cpu|R_ctrl_br_cmp~q ),
	.dataf(!\plat|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|W_rf_wr_data[15]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|W_rf_wr_data[15]~18 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|W_rf_wr_data[15]~18 .lut_mask = 64'h1B1B111111111111;
defparam \plat|nios2_gen2_0|cpu|W_rf_wr_data[15]~18 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y7_N1
dffeas \plat|nios2_gen2_0|cpu|E_src1[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [14]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|nios2_gen2_0|cpu|E_src1[31]~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_src1 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_src1[14] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_src1[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y5_N49
dffeas \plat|nios2_gen2_0|cpu|E_shift_rot_result[14]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[14]~12_combout ),
	.asdata(\plat|nios2_gen2_0|cpu|E_src1 [14]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|nios2_gen2_0|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_shift_rot_result[14]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result[14]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result[14]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y6_N19
dffeas \plat|nios2_gen2_0|cpu|E_src2[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|E_src2[14]~feeder_combout ),
	.asdata(\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [14]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|nios2_gen2_0|cpu|E_src2[6]~0_combout ),
	.sload(!\plat|nios2_gen2_0|cpu|R_src2_use_imm~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_src2 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_src2[14] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_src2[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y6_N57
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_logic_result[14]~18 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_logic_result[14]~18_combout  = ( \plat|nios2_gen2_0|cpu|E_src2 [14] & ( !\plat|nios2_gen2_0|cpu|R_logic_op [1] $ (((!\plat|nios2_gen2_0|cpu|R_logic_op[0]~DUPLICATE_q ) # (!\plat|nios2_gen2_0|cpu|E_src1 [14]))) ) ) # ( 
// !\plat|nios2_gen2_0|cpu|E_src2 [14] & ( (!\plat|nios2_gen2_0|cpu|R_logic_op [1] & (!\plat|nios2_gen2_0|cpu|R_logic_op[0]~DUPLICATE_q  & !\plat|nios2_gen2_0|cpu|E_src1 [14])) # (\plat|nios2_gen2_0|cpu|R_logic_op [1] & ((\plat|nios2_gen2_0|cpu|E_src1 
// [14]))) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|R_logic_op[0]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\plat|nios2_gen2_0|cpu|R_logic_op [1]),
	.datad(!\plat|nios2_gen2_0|cpu|E_src1 [14]),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|E_src2 [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_logic_result[14]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_logic_result[14]~18 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_logic_result[14]~18 .lut_mask = 64'hA00FA00F0F5A0F5A;
defparam \plat|nios2_gen2_0|cpu|E_logic_result[14]~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y6_N27
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_alu_result[14]~21 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_alu_result[14]~21_combout  = ( \plat|nios2_gen2_0|cpu|Add2~97_sumout  & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & ((!\plat|nios2_gen2_0|cpu|R_ctrl_logic~q ) # ((\plat|nios2_gen2_0|cpu|E_logic_result[14]~18_combout )))) # 
// (\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & (((\plat|nios2_gen2_0|cpu|E_shift_rot_result[14]~DUPLICATE_q )))) ) ) # ( !\plat|nios2_gen2_0|cpu|Add2~97_sumout  & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & (\plat|nios2_gen2_0|cpu|R_ctrl_logic~q  & 
// ((\plat|nios2_gen2_0|cpu|E_logic_result[14]~18_combout )))) # (\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & (((\plat|nios2_gen2_0|cpu|E_shift_rot_result[14]~DUPLICATE_q )))) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|R_ctrl_logic~q ),
	.datab(!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~q ),
	.datac(!\plat|nios2_gen2_0|cpu|E_shift_rot_result[14]~DUPLICATE_q ),
	.datad(!\plat|nios2_gen2_0|cpu|E_logic_result[14]~18_combout ),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|Add2~97_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_alu_result[14]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_alu_result[14]~21 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_alu_result[14]~21 .lut_mask = 64'h034703478BCF8BCF;
defparam \plat|nios2_gen2_0|cpu|E_alu_result[14]~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y6_N29
dffeas \plat|nios2_gen2_0|cpu|W_alu_result[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|E_alu_result[14]~21_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|nios2_gen2_0|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|W_alu_result [14]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|W_alu_result[14] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|W_alu_result[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y6_N24
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_mem_byte_en[1]~1 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_mem_byte_en[1]~1_combout  = ( \plat|nios2_gen2_0|cpu|Add2~49_sumout  & ( !\plat|nios2_gen2_0|cpu|D_ctrl_mem8~1_combout  $ (!\plat|nios2_gen2_0|cpu|D_ctrl_mem16~1_combout ) ) ) # ( !\plat|nios2_gen2_0|cpu|Add2~49_sumout  & ( 
// ((\plat|nios2_gen2_0|cpu|D_ctrl_mem16~1_combout ) # (\plat|nios2_gen2_0|cpu|Add2~57_sumout )) # (\plat|nios2_gen2_0|cpu|D_ctrl_mem8~1_combout ) ) )

	.dataa(gnd),
	.datab(!\plat|nios2_gen2_0|cpu|D_ctrl_mem8~1_combout ),
	.datac(!\plat|nios2_gen2_0|cpu|Add2~57_sumout ),
	.datad(!\plat|nios2_gen2_0|cpu|D_ctrl_mem16~1_combout ),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|Add2~49_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_mem_byte_en[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_mem_byte_en[1]~1 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_mem_byte_en[1]~1 .lut_mask = 64'h3FFF3FFF33CC33CC;
defparam \plat|nios2_gen2_0|cpu|E_mem_byte_en[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y6_N25
dffeas \plat|nios2_gen2_0|cpu|d_byteenable[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|E_mem_byte_en[1]~1_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|d_byteenable [1]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|d_byteenable[1] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|d_byteenable[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y6_N15
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|d_writedata[9]~feeder (
// Equation(s):
// \plat|nios2_gen2_0|cpu|d_writedata[9]~feeder_combout  = \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|d_writedata[9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|d_writedata[9]~feeder .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|d_writedata[9]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \plat|nios2_gen2_0|cpu|d_writedata[9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y6_N17
dffeas \plat|nios2_gen2_0|cpu|d_writedata[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|d_writedata[9]~feeder_combout ),
	.asdata(\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [9]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|nios2_gen2_0|cpu|D_ctrl_mem8~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|d_writedata [9]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|d_writedata[9] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|d_writedata[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y6_N6
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|d_writedata[10]~feeder (
// Equation(s):
// \plat|nios2_gen2_0|cpu|d_writedata[10]~feeder_combout  = \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|d_writedata[10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|d_writedata[10]~feeder .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|d_writedata[10]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \plat|nios2_gen2_0|cpu|d_writedata[10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y6_N8
dffeas \plat|nios2_gen2_0|cpu|d_writedata[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|d_writedata[10]~feeder_combout ),
	.asdata(\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [10]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|nios2_gen2_0|cpu|D_ctrl_mem8~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|d_writedata [10]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|d_writedata[10] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|d_writedata[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y6_N12
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|d_writedata[11]~feeder (
// Equation(s):
// \plat|nios2_gen2_0|cpu|d_writedata[11]~feeder_combout  = \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|d_writedata[11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|d_writedata[11]~feeder .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|d_writedata[11]~feeder .lut_mask = 64'h00FF00FF00FF00FF;
defparam \plat|nios2_gen2_0|cpu|d_writedata[11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y6_N14
dffeas \plat|nios2_gen2_0|cpu|d_writedata[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|d_writedata[11]~feeder_combout ),
	.asdata(\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [11]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|nios2_gen2_0|cpu|D_ctrl_mem8~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|d_writedata [11]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|d_writedata[11] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|d_writedata[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y6_N57
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|d_writedata[12]~feeder (
// Equation(s):
// \plat|nios2_gen2_0|cpu|d_writedata[12]~feeder_combout  = \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|d_writedata[12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|d_writedata[12]~feeder .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|d_writedata[12]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \plat|nios2_gen2_0|cpu|d_writedata[12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y6_N59
dffeas \plat|nios2_gen2_0|cpu|d_writedata[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|d_writedata[12]~feeder_combout ),
	.asdata(\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [12]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|nios2_gen2_0|cpu|D_ctrl_mem8~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|d_writedata [12]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|d_writedata[12] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|d_writedata[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y6_N54
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|d_writedata[13]~feeder (
// Equation(s):
// \plat|nios2_gen2_0|cpu|d_writedata[13]~feeder_combout  = \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|d_writedata[13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|d_writedata[13]~feeder .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|d_writedata[13]~feeder .lut_mask = 64'h00FF00FF00FF00FF;
defparam \plat|nios2_gen2_0|cpu|d_writedata[13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y6_N56
dffeas \plat|nios2_gen2_0|cpu|d_writedata[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|d_writedata[13]~feeder_combout ),
	.asdata(\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [13]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|nios2_gen2_0|cpu|D_ctrl_mem8~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|d_writedata [13]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|d_writedata[13] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|d_writedata[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y6_N9
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|d_writedata[14]~feeder (
// Equation(s):
// \plat|nios2_gen2_0|cpu|d_writedata[14]~feeder_combout  = ( \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [6] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|d_writedata[14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|d_writedata[14]~feeder .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|d_writedata[14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \plat|nios2_gen2_0|cpu|d_writedata[14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y6_N11
dffeas \plat|nios2_gen2_0|cpu|d_writedata[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|d_writedata[14]~feeder_combout ),
	.asdata(\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [14]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|nios2_gen2_0|cpu|D_ctrl_mem8~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|d_writedata [14]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|d_writedata[14] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|d_writedata[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y6_N27
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|d_writedata[15]~feeder (
// Equation(s):
// \plat|nios2_gen2_0|cpu|d_writedata[15]~feeder_combout  = ( \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [7] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|d_writedata[15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|d_writedata[15]~feeder .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|d_writedata[15]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \plat|nios2_gen2_0|cpu|d_writedata[15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y6_N29
dffeas \plat|nios2_gen2_0|cpu|d_writedata[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|d_writedata[15]~feeder_combout ),
	.asdata(\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [15]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|nios2_gen2_0|cpu|D_ctrl_mem8~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|d_writedata [15]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|d_writedata[15] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|d_writedata[15] .power_up = "low";
// synopsys translate_on

// Location: M10K_X69_Y7_N0
cyclonev_ram_block \plat|ram_0|the_altsyncram|auto_generated|ram_block1a8 (
	.portawe(!\plat|ram_0|wren~0_combout ),
	.portare(\plat|ram_0|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\plat|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,\plat|nios2_gen2_0|cpu|d_writedata [15],\plat|nios2_gen2_0|cpu|d_writedata [14],\plat|nios2_gen2_0|cpu|d_writedata [13],\plat|nios2_gen2_0|cpu|d_writedata [12],\plat|nios2_gen2_0|cpu|d_writedata [11],\plat|nios2_gen2_0|cpu|d_writedata [10],\plat|nios2_gen2_0|cpu|d_writedata [9],
\plat|nios2_gen2_0|cpu|d_writedata [8]}),
	.portaaddr({\plat|nios2_gen2_0|cpu|W_alu_result [11],\plat|nios2_gen2_0|cpu|W_alu_result [10],\plat|nios2_gen2_0|cpu|W_alu_result[9]~DUPLICATE_q ,\plat|nios2_gen2_0|cpu|W_alu_result [8],\plat|nios2_gen2_0|cpu|W_alu_result [7],\plat|nios2_gen2_0|cpu|W_alu_result[6]~DUPLICATE_q ,
\plat|nios2_gen2_0|cpu|W_alu_result [5],\plat|nios2_gen2_0|cpu|W_alu_result [4],\plat|nios2_gen2_0|cpu|W_alu_result[3]~DUPLICATE_q ,\plat|nios2_gen2_0|cpu|W_alu_result[2]~DUPLICATE_q }),
	.portabyteenamasks({\plat|nios2_gen2_0|cpu|d_byteenable [1]}),
	.portbdatain(10'b0000000000),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\plat|ram_0|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a8 .clk0_input_clock_enable = "ena0";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a8 .init_file = "platform_ram_0.hex";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a8 .logical_ram_name = "platform:plat|platform_ram_0:ram_0|altsyncram:the_altsyncram|altsyncram_gbm1:auto_generated|ALTSYNCRAM";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a8 .operation_mode = "single_port";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a8 .port_a_address_width = 10;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a8 .port_a_byte_enable_mask_width = 1;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a8 .port_a_byte_size = 10;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a8 .port_a_data_width = 10;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a8 .port_a_last_address = 1023;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 1024;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a8 .port_a_logical_ram_width = 32;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "dont_care";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a8 .port_b_address_width = 10;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a8 .port_b_data_width = 10;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a8 .ram_block_type = "M20K";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a8 .mem_init4 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a8 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a8 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a8 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a8 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X70_Y8_N42
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[6]~6 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[6]~6_combout  = ( \plat|nios2_gen2_0|cpu|av_ld_aligning_data~q  & ( \plat|ram_0|the_altsyncram|auto_generated|q_a [14] & ( (!\plat|nios2_gen2_0|cpu|LessThan0~0_combout  & 
// ((\plat|nios2_gen2_0|cpu|av_fill_bit~0_combout ))) # (\plat|nios2_gen2_0|cpu|LessThan0~0_combout  & (\plat|nios2_gen2_0|cpu|av_ld_byte2_data [6])) ) ) ) # ( !\plat|nios2_gen2_0|cpu|av_ld_aligning_data~q  & ( \plat|ram_0|the_altsyncram|auto_generated|q_a 
// [14] & ( \plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0] ) ) ) # ( \plat|nios2_gen2_0|cpu|av_ld_aligning_data~q  & ( !\plat|ram_0|the_altsyncram|auto_generated|q_a [14] & ( (!\plat|nios2_gen2_0|cpu|LessThan0~0_combout  & 
// ((\plat|nios2_gen2_0|cpu|av_fill_bit~0_combout ))) # (\plat|nios2_gen2_0|cpu|LessThan0~0_combout  & (\plat|nios2_gen2_0|cpu|av_ld_byte2_data [6])) ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|av_ld_byte2_data [6]),
	.datab(!\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0]),
	.datac(!\plat|nios2_gen2_0|cpu|av_fill_bit~0_combout ),
	.datad(!\plat|nios2_gen2_0|cpu|LessThan0~0_combout ),
	.datae(!\plat|nios2_gen2_0|cpu|av_ld_aligning_data~q ),
	.dataf(!\plat|ram_0|the_altsyncram|auto_generated|q_a [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[6]~6 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[6]~6 .lut_mask = 64'h00000F5533330F55;
defparam \plat|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y5_N24
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|av_ld_byte0_data[7]~0 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|av_ld_byte0_data[7]~0_combout  = ( \plat|nios2_gen2_0|cpu|av_ld_align_cycle [1] & ( (!\plat|nios2_gen2_0|cpu|av_ld_aligning_data~q ) # ((\plat|nios2_gen2_0|cpu|W_alu_result [0] & (!\plat|nios2_gen2_0|cpu|av_ld_align_cycle [0] & 
// \plat|nios2_gen2_0|cpu|W_alu_result[1]~DUPLICATE_q ))) ) ) # ( !\plat|nios2_gen2_0|cpu|av_ld_align_cycle [1] & ( (!\plat|nios2_gen2_0|cpu|av_ld_aligning_data~q ) # (((\plat|nios2_gen2_0|cpu|W_alu_result [0] & !\plat|nios2_gen2_0|cpu|av_ld_align_cycle 
// [0])) # (\plat|nios2_gen2_0|cpu|W_alu_result[1]~DUPLICATE_q )) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|W_alu_result [0]),
	.datab(!\plat|nios2_gen2_0|cpu|av_ld_aligning_data~q ),
	.datac(!\plat|nios2_gen2_0|cpu|av_ld_align_cycle [0]),
	.datad(!\plat|nios2_gen2_0|cpu|W_alu_result[1]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|av_ld_align_cycle [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|av_ld_byte0_data[7]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|av_ld_byte0_data[7]~0 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|av_ld_byte0_data[7]~0 .lut_mask = 64'hDCFFDCFFCCDCCCDC;
defparam \plat|nios2_gen2_0|cpu|av_ld_byte0_data[7]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y5_N30
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|av_ld_byte1_data_en~0 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|av_ld_byte1_data_en~0_combout  = ( \plat|nios2_gen2_0|cpu|av_ld_byte0_data[7]~0_combout  ) # ( !\plat|nios2_gen2_0|cpu|av_ld_byte0_data[7]~0_combout  & ( (!\plat|nios2_gen2_0|cpu|D_ctrl_mem16~0_combout ) # 
// (\plat|nios2_gen2_0|cpu|D_iw [4]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|nios2_gen2_0|cpu|D_iw [4]),
	.datad(!\plat|nios2_gen2_0|cpu|D_ctrl_mem16~0_combout ),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|av_ld_byte0_data[7]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|av_ld_byte1_data_en~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|av_ld_byte1_data_en~0 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|av_ld_byte1_data_en~0 .lut_mask = 64'hFF0FFF0FFFFFFFFF;
defparam \plat|nios2_gen2_0|cpu|av_ld_byte1_data_en~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y8_N43
dffeas \plat|nios2_gen2_0|cpu|av_ld_byte1_data[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[6]~6_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\plat|nios2_gen2_0|cpu|av_ld_byte1_data_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|av_ld_byte1_data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|av_ld_byte1_data[6] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|av_ld_byte1_data[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y6_N3
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|W_rf_wr_data[14]~19 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|W_rf_wr_data[14]~19_combout  = ( \plat|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~DUPLICATE_q  & ( (\plat|nios2_gen2_0|cpu|av_ld_byte1_data [6] & \plat|nios2_gen2_0|cpu|R_ctrl_ld~q ) ) ) # ( 
// !\plat|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~DUPLICATE_q  & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_ld~q  & (!\plat|nios2_gen2_0|cpu|R_ctrl_br_cmp~q  & (\plat|nios2_gen2_0|cpu|W_alu_result [14]))) # (\plat|nios2_gen2_0|cpu|R_ctrl_ld~q  & 
// (((\plat|nios2_gen2_0|cpu|av_ld_byte1_data [6])))) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|R_ctrl_br_cmp~q ),
	.datab(!\plat|nios2_gen2_0|cpu|W_alu_result [14]),
	.datac(!\plat|nios2_gen2_0|cpu|av_ld_byte1_data [6]),
	.datad(!\plat|nios2_gen2_0|cpu|R_ctrl_ld~q ),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|W_rf_wr_data[14]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|W_rf_wr_data[14]~19 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|W_rf_wr_data[14]~19 .lut_mask = 64'h220F220F000F000F;
defparam \plat|nios2_gen2_0|cpu|W_rf_wr_data[14]~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y7_N42
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_src1[13]~feeder (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_src1[13]~feeder_combout  = ( \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [13] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_src1[13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_src1[13]~feeder .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_src1[13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \plat|nios2_gen2_0|cpu|E_src1[13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y7_N44
dffeas \plat|nios2_gen2_0|cpu|E_src1[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|E_src1[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|nios2_gen2_0|cpu|E_src1[31]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_src1 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_src1[13] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_src1[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y7_N57
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_logic_result[13]~2 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_logic_result[13]~2_combout  = ( \plat|nios2_gen2_0|cpu|E_src2 [13] & ( !\plat|nios2_gen2_0|cpu|R_logic_op[1]~DUPLICATE_q  $ (((!\plat|nios2_gen2_0|cpu|R_logic_op[0]~DUPLICATE_q ) # (!\plat|nios2_gen2_0|cpu|E_src1 [13]))) ) ) # ( 
// !\plat|nios2_gen2_0|cpu|E_src2 [13] & ( (!\plat|nios2_gen2_0|cpu|R_logic_op[1]~DUPLICATE_q  & (!\plat|nios2_gen2_0|cpu|R_logic_op[0]~DUPLICATE_q  & !\plat|nios2_gen2_0|cpu|E_src1 [13])) # (\plat|nios2_gen2_0|cpu|R_logic_op[1]~DUPLICATE_q  & 
// ((\plat|nios2_gen2_0|cpu|E_src1 [13]))) ) )

	.dataa(gnd),
	.datab(!\plat|nios2_gen2_0|cpu|R_logic_op[0]~DUPLICATE_q ),
	.datac(!\plat|nios2_gen2_0|cpu|R_logic_op[1]~DUPLICATE_q ),
	.datad(!\plat|nios2_gen2_0|cpu|E_src1 [13]),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|E_src2 [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_logic_result[13]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_logic_result[13]~2 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_logic_result[13]~2 .lut_mask = 64'hC00FC00F0F3C0F3C;
defparam \plat|nios2_gen2_0|cpu|E_logic_result[13]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y5_N39
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_alu_result[13]~3 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_alu_result[13]~3_combout  = ( \plat|nios2_gen2_0|cpu|Add2~9_sumout  & ( \plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & ( \plat|nios2_gen2_0|cpu|E_shift_rot_result [13] ) ) ) # ( !\plat|nios2_gen2_0|cpu|Add2~9_sumout  & ( 
// \plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & ( \plat|nios2_gen2_0|cpu|E_shift_rot_result [13] ) ) ) # ( \plat|nios2_gen2_0|cpu|Add2~9_sumout  & ( !\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_logic~q ) # 
// (\plat|nios2_gen2_0|cpu|E_logic_result[13]~2_combout ) ) ) ) # ( !\plat|nios2_gen2_0|cpu|Add2~9_sumout  & ( !\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & ( (\plat|nios2_gen2_0|cpu|E_logic_result[13]~2_combout  & \plat|nios2_gen2_0|cpu|R_ctrl_logic~q ) ) ) 
// )

	.dataa(!\plat|nios2_gen2_0|cpu|E_logic_result[13]~2_combout ),
	.datab(!\plat|nios2_gen2_0|cpu|E_shift_rot_result [13]),
	.datac(!\plat|nios2_gen2_0|cpu|R_ctrl_logic~q ),
	.datad(gnd),
	.datae(!\plat|nios2_gen2_0|cpu|Add2~9_sumout ),
	.dataf(!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_alu_result[13]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_alu_result[13]~3 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_alu_result[13]~3 .lut_mask = 64'h0505F5F533333333;
defparam \plat|nios2_gen2_0|cpu|E_alu_result[13]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y5_N41
dffeas \plat|nios2_gen2_0|cpu|W_alu_result[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|E_alu_result[13]~3_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|nios2_gen2_0|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|W_alu_result [13]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|W_alu_result[13] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|W_alu_result[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y8_N24
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[5]~1 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[5]~1_combout  = ( \plat|ram_0|the_altsyncram|auto_generated|q_a [13] & ( \plat|nios2_gen2_0|cpu|av_ld_byte2_data [5] & ( (!\plat|nios2_gen2_0|cpu|av_ld_aligning_data~q  & 
// (((\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q )))) # (\plat|nios2_gen2_0|cpu|av_ld_aligning_data~q  & (((\plat|nios2_gen2_0|cpu|av_fill_bit~0_combout )) # (\plat|nios2_gen2_0|cpu|LessThan0~0_combout ))) ) ) ) # ( 
// !\plat|ram_0|the_altsyncram|auto_generated|q_a [13] & ( \plat|nios2_gen2_0|cpu|av_ld_byte2_data [5] & ( (\plat|nios2_gen2_0|cpu|av_ld_aligning_data~q  & ((\plat|nios2_gen2_0|cpu|av_fill_bit~0_combout ) # (\plat|nios2_gen2_0|cpu|LessThan0~0_combout ))) ) ) 
// ) # ( \plat|ram_0|the_altsyncram|auto_generated|q_a [13] & ( !\plat|nios2_gen2_0|cpu|av_ld_byte2_data [5] & ( (!\plat|nios2_gen2_0|cpu|av_ld_aligning_data~q  & (((\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q )))) # 
// (\plat|nios2_gen2_0|cpu|av_ld_aligning_data~q  & (!\plat|nios2_gen2_0|cpu|LessThan0~0_combout  & (\plat|nios2_gen2_0|cpu|av_fill_bit~0_combout ))) ) ) ) # ( !\plat|ram_0|the_altsyncram|auto_generated|q_a [13] & ( !\plat|nios2_gen2_0|cpu|av_ld_byte2_data 
// [5] & ( (!\plat|nios2_gen2_0|cpu|LessThan0~0_combout  & (\plat|nios2_gen2_0|cpu|av_ld_aligning_data~q  & \plat|nios2_gen2_0|cpu|av_fill_bit~0_combout )) ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|LessThan0~0_combout ),
	.datab(!\plat|nios2_gen2_0|cpu|av_ld_aligning_data~q ),
	.datac(!\plat|nios2_gen2_0|cpu|av_fill_bit~0_combout ),
	.datad(!\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ),
	.datae(!\plat|ram_0|the_altsyncram|auto_generated|q_a [13]),
	.dataf(!\plat|nios2_gen2_0|cpu|av_ld_byte2_data [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[5]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[5]~1 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[5]~1 .lut_mask = 64'h020202CE131313DF;
defparam \plat|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[5]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y8_N26
dffeas \plat|nios2_gen2_0|cpu|av_ld_byte1_data[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[5]~1_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\plat|nios2_gen2_0|cpu|av_ld_byte1_data_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|av_ld_byte1_data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|av_ld_byte1_data[5] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|av_ld_byte1_data[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y6_N51
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|W_rf_wr_data[13]~7 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|W_rf_wr_data[13]~7_combout  = ( \plat|nios2_gen2_0|cpu|R_ctrl_ld~DUPLICATE_q  & ( \plat|nios2_gen2_0|cpu|av_ld_byte1_data [5] ) ) # ( !\plat|nios2_gen2_0|cpu|R_ctrl_ld~DUPLICATE_q  & ( \plat|nios2_gen2_0|cpu|av_ld_byte1_data [5] & ( 
// (\plat|nios2_gen2_0|cpu|W_alu_result [13] & (!\plat|nios2_gen2_0|cpu|R_ctrl_br_cmp~q  & !\plat|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~DUPLICATE_q )) ) ) ) # ( !\plat|nios2_gen2_0|cpu|R_ctrl_ld~DUPLICATE_q  & ( !\plat|nios2_gen2_0|cpu|av_ld_byte1_data [5] & ( 
// (\plat|nios2_gen2_0|cpu|W_alu_result [13] & (!\plat|nios2_gen2_0|cpu|R_ctrl_br_cmp~q  & !\plat|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~DUPLICATE_q )) ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|W_alu_result [13]),
	.datab(gnd),
	.datac(!\plat|nios2_gen2_0|cpu|R_ctrl_br_cmp~q ),
	.datad(!\plat|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~DUPLICATE_q ),
	.datae(!\plat|nios2_gen2_0|cpu|R_ctrl_ld~DUPLICATE_q ),
	.dataf(!\plat|nios2_gen2_0|cpu|av_ld_byte1_data [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|W_rf_wr_data[13]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|W_rf_wr_data[13]~7 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|W_rf_wr_data[13]~7 .lut_mask = 64'h500000005000FFFF;
defparam \plat|nios2_gen2_0|cpu|W_rf_wr_data[13]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y7_N48
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|R_src1[7]~9 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|R_src1[7]~9_combout  = ( \plat|nios2_gen2_0|cpu|Add0~29_sumout  & ( \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [7] & ( (!\plat|nios2_gen2_0|cpu|R_src1~1_combout ) # 
// ((\plat|nios2_gen2_0|cpu|D_iw[11]~DUPLICATE_q ) # (\plat|nios2_gen2_0|cpu|R_src1~0_combout )) ) ) ) # ( !\plat|nios2_gen2_0|cpu|Add0~29_sumout  & ( \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [7] & ( 
// (!\plat|nios2_gen2_0|cpu|R_src1~0_combout  & ((!\plat|nios2_gen2_0|cpu|R_src1~1_combout ) # (\plat|nios2_gen2_0|cpu|D_iw[11]~DUPLICATE_q ))) ) ) ) # ( \plat|nios2_gen2_0|cpu|Add0~29_sumout  & ( 
// !\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [7] & ( ((\plat|nios2_gen2_0|cpu|R_src1~1_combout  & \plat|nios2_gen2_0|cpu|D_iw[11]~DUPLICATE_q )) # (\plat|nios2_gen2_0|cpu|R_src1~0_combout ) ) ) ) # ( 
// !\plat|nios2_gen2_0|cpu|Add0~29_sumout  & ( !\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [7] & ( (\plat|nios2_gen2_0|cpu|R_src1~1_combout  & (!\plat|nios2_gen2_0|cpu|R_src1~0_combout  & 
// \plat|nios2_gen2_0|cpu|D_iw[11]~DUPLICATE_q )) ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|R_src1~1_combout ),
	.datab(!\plat|nios2_gen2_0|cpu|R_src1~0_combout ),
	.datac(gnd),
	.datad(!\plat|nios2_gen2_0|cpu|D_iw[11]~DUPLICATE_q ),
	.datae(!\plat|nios2_gen2_0|cpu|Add0~29_sumout ),
	.dataf(!\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|R_src1[7]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|R_src1[7]~9 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|R_src1[7]~9 .lut_mask = 64'h0044337788CCBBFF;
defparam \plat|nios2_gen2_0|cpu|R_src1[7]~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y7_N50
dffeas \plat|nios2_gen2_0|cpu|E_src1[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|R_src1[7]~9_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_src1 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_src1[7] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_src1[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y8_N33
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_logic_result[7]~9 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_logic_result[7]~9_combout  = ( \plat|nios2_gen2_0|cpu|E_src1 [7] & ( \plat|nios2_gen2_0|cpu|R_logic_op[1]~DUPLICATE_q  & ( (!\plat|nios2_gen2_0|cpu|E_src2 [7]) # (!\plat|nios2_gen2_0|cpu|R_logic_op [0]) ) ) ) # ( 
// !\plat|nios2_gen2_0|cpu|E_src1 [7] & ( \plat|nios2_gen2_0|cpu|R_logic_op[1]~DUPLICATE_q  & ( \plat|nios2_gen2_0|cpu|E_src2 [7] ) ) ) # ( \plat|nios2_gen2_0|cpu|E_src1 [7] & ( !\plat|nios2_gen2_0|cpu|R_logic_op[1]~DUPLICATE_q  & ( 
// (\plat|nios2_gen2_0|cpu|E_src2 [7] & \plat|nios2_gen2_0|cpu|R_logic_op [0]) ) ) ) # ( !\plat|nios2_gen2_0|cpu|E_src1 [7] & ( !\plat|nios2_gen2_0|cpu|R_logic_op[1]~DUPLICATE_q  & ( (!\plat|nios2_gen2_0|cpu|E_src2 [7] & !\plat|nios2_gen2_0|cpu|R_logic_op 
// [0]) ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|E_src2 [7]),
	.datab(gnd),
	.datac(!\plat|nios2_gen2_0|cpu|R_logic_op [0]),
	.datad(gnd),
	.datae(!\plat|nios2_gen2_0|cpu|E_src1 [7]),
	.dataf(!\plat|nios2_gen2_0|cpu|R_logic_op[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_logic_result[7]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_logic_result[7]~9 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_logic_result[7]~9 .lut_mask = 64'hA0A005055555FAFA;
defparam \plat|nios2_gen2_0|cpu|E_logic_result[7]~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y7_N15
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_alu_result[7]~10 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_alu_result[7]~10_combout  = ( \plat|nios2_gen2_0|cpu|Add2~37_sumout  & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & ((!\plat|nios2_gen2_0|cpu|R_ctrl_logic~q ) # ((\plat|nios2_gen2_0|cpu|E_logic_result[7]~9_combout )))) # 
// (\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & (((\plat|nios2_gen2_0|cpu|E_shift_rot_result [7])))) ) ) # ( !\plat|nios2_gen2_0|cpu|Add2~37_sumout  & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & (\plat|nios2_gen2_0|cpu|R_ctrl_logic~q  & 
// ((\plat|nios2_gen2_0|cpu|E_logic_result[7]~9_combout )))) # (\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & (((\plat|nios2_gen2_0|cpu|E_shift_rot_result [7])))) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|R_ctrl_logic~q ),
	.datab(!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~q ),
	.datac(!\plat|nios2_gen2_0|cpu|E_shift_rot_result [7]),
	.datad(!\plat|nios2_gen2_0|cpu|E_logic_result[7]~9_combout ),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|Add2~37_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_alu_result[7]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_alu_result[7]~10 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_alu_result[7]~10 .lut_mask = 64'h034703478BCF8BCF;
defparam \plat|nios2_gen2_0|cpu|E_alu_result[7]~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y7_N17
dffeas \plat|nios2_gen2_0|cpu|W_alu_result[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|E_alu_result[7]~10_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|nios2_gen2_0|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|W_alu_result [7]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|W_alu_result[7] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|W_alu_result[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y8_N27
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[4]~2 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[4]~2_combout  = ( \plat|ram_0|the_altsyncram|auto_generated|q_a [12] & ( \plat|nios2_gen2_0|cpu|av_ld_byte2_data [4] & ( (!\plat|nios2_gen2_0|cpu|av_ld_aligning_data~q  & 
// (((\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q )))) # (\plat|nios2_gen2_0|cpu|av_ld_aligning_data~q  & (((\plat|nios2_gen2_0|cpu|av_fill_bit~0_combout )) # (\plat|nios2_gen2_0|cpu|LessThan0~0_combout ))) ) ) ) # ( 
// !\plat|ram_0|the_altsyncram|auto_generated|q_a [12] & ( \plat|nios2_gen2_0|cpu|av_ld_byte2_data [4] & ( (\plat|nios2_gen2_0|cpu|av_ld_aligning_data~q  & ((\plat|nios2_gen2_0|cpu|av_fill_bit~0_combout ) # (\plat|nios2_gen2_0|cpu|LessThan0~0_combout ))) ) ) 
// ) # ( \plat|ram_0|the_altsyncram|auto_generated|q_a [12] & ( !\plat|nios2_gen2_0|cpu|av_ld_byte2_data [4] & ( (!\plat|nios2_gen2_0|cpu|av_ld_aligning_data~q  & (((\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q )))) # 
// (\plat|nios2_gen2_0|cpu|av_ld_aligning_data~q  & (!\plat|nios2_gen2_0|cpu|LessThan0~0_combout  & ((\plat|nios2_gen2_0|cpu|av_fill_bit~0_combout )))) ) ) ) # ( !\plat|ram_0|the_altsyncram|auto_generated|q_a [12] & ( !\plat|nios2_gen2_0|cpu|av_ld_byte2_data 
// [4] & ( (!\plat|nios2_gen2_0|cpu|LessThan0~0_combout  & (\plat|nios2_gen2_0|cpu|av_ld_aligning_data~q  & \plat|nios2_gen2_0|cpu|av_fill_bit~0_combout )) ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|LessThan0~0_combout ),
	.datab(!\plat|nios2_gen2_0|cpu|av_ld_aligning_data~q ),
	.datac(!\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ),
	.datad(!\plat|nios2_gen2_0|cpu|av_fill_bit~0_combout ),
	.datae(!\plat|ram_0|the_altsyncram|auto_generated|q_a [12]),
	.dataf(!\plat|nios2_gen2_0|cpu|av_ld_byte2_data [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[4]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[4]~2 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[4]~2 .lut_mask = 64'h00220C2E11331D3F;
defparam \plat|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[4]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y8_N28
dffeas \plat|nios2_gen2_0|cpu|av_ld_byte1_data[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[4]~2_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\plat|nios2_gen2_0|cpu|av_ld_byte1_data_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|av_ld_byte1_data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|av_ld_byte1_data[4] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|av_ld_byte1_data[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y5_N24
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_logic_result[12]~3 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_logic_result[12]~3_combout  = (!\plat|nios2_gen2_0|cpu|E_src2 [12] & ((!\plat|nios2_gen2_0|cpu|R_logic_op[1]~DUPLICATE_q  & (!\plat|nios2_gen2_0|cpu|R_logic_op[0]~DUPLICATE_q  & !\plat|nios2_gen2_0|cpu|E_src1[12]~DUPLICATE_q )) # 
// (\plat|nios2_gen2_0|cpu|R_logic_op[1]~DUPLICATE_q  & ((\plat|nios2_gen2_0|cpu|E_src1[12]~DUPLICATE_q ))))) # (\plat|nios2_gen2_0|cpu|E_src2 [12] & (!\plat|nios2_gen2_0|cpu|R_logic_op[1]~DUPLICATE_q  $ (((!\plat|nios2_gen2_0|cpu|R_logic_op[0]~DUPLICATE_q ) 
// # (!\plat|nios2_gen2_0|cpu|E_src1[12]~DUPLICATE_q )))))

	.dataa(!\plat|nios2_gen2_0|cpu|R_logic_op[0]~DUPLICATE_q ),
	.datab(!\plat|nios2_gen2_0|cpu|R_logic_op[1]~DUPLICATE_q ),
	.datac(!\plat|nios2_gen2_0|cpu|E_src2 [12]),
	.datad(!\plat|nios2_gen2_0|cpu|E_src1[12]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_logic_result[12]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_logic_result[12]~3 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_logic_result[12]~3 .lut_mask = 64'h8336833683368336;
defparam \plat|nios2_gen2_0|cpu|E_logic_result[12]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y5_N9
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_alu_result[12]~4 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_alu_result[12]~4_combout  = ( \plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & ( \plat|nios2_gen2_0|cpu|Add2~13_sumout  & ( \plat|nios2_gen2_0|cpu|E_shift_rot_result [12] ) ) ) # ( !\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & ( 
// \plat|nios2_gen2_0|cpu|Add2~13_sumout  & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_logic~q ) # (\plat|nios2_gen2_0|cpu|E_logic_result[12]~3_combout ) ) ) ) # ( \plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & ( !\plat|nios2_gen2_0|cpu|Add2~13_sumout  & ( 
// \plat|nios2_gen2_0|cpu|E_shift_rot_result [12] ) ) ) # ( !\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & ( !\plat|nios2_gen2_0|cpu|Add2~13_sumout  & ( (\plat|nios2_gen2_0|cpu|E_logic_result[12]~3_combout  & \plat|nios2_gen2_0|cpu|R_ctrl_logic~q ) ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|E_logic_result[12]~3_combout ),
	.datab(!\plat|nios2_gen2_0|cpu|R_ctrl_logic~q ),
	.datac(!\plat|nios2_gen2_0|cpu|E_shift_rot_result [12]),
	.datad(gnd),
	.datae(!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~q ),
	.dataf(!\plat|nios2_gen2_0|cpu|Add2~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_alu_result[12]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_alu_result[12]~4 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_alu_result[12]~4 .lut_mask = 64'h11110F0FDDDD0F0F;
defparam \plat|nios2_gen2_0|cpu|E_alu_result[12]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y5_N10
dffeas \plat|nios2_gen2_0|cpu|W_alu_result[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|E_alu_result[12]~4_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|nios2_gen2_0|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|W_alu_result [12]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|W_alu_result[12] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|W_alu_result[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y5_N48
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|W_rf_wr_data[12]~8 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|W_rf_wr_data[12]~8_combout  = ( \plat|nios2_gen2_0|cpu|R_ctrl_ld~DUPLICATE_q  & ( \plat|nios2_gen2_0|cpu|W_alu_result [12] & ( \plat|nios2_gen2_0|cpu|av_ld_byte1_data [4] ) ) ) # ( !\plat|nios2_gen2_0|cpu|R_ctrl_ld~DUPLICATE_q  & ( 
// \plat|nios2_gen2_0|cpu|W_alu_result [12] & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_br_cmp~q  & !\plat|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~DUPLICATE_q ) ) ) ) # ( \plat|nios2_gen2_0|cpu|R_ctrl_ld~DUPLICATE_q  & ( !\plat|nios2_gen2_0|cpu|W_alu_result [12] & ( 
// \plat|nios2_gen2_0|cpu|av_ld_byte1_data [4] ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|R_ctrl_br_cmp~q ),
	.datab(!\plat|nios2_gen2_0|cpu|av_ld_byte1_data [4]),
	.datac(gnd),
	.datad(!\plat|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~DUPLICATE_q ),
	.datae(!\plat|nios2_gen2_0|cpu|R_ctrl_ld~DUPLICATE_q ),
	.dataf(!\plat|nios2_gen2_0|cpu|W_alu_result [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|W_rf_wr_data[12]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|W_rf_wr_data[12]~8 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|W_rf_wr_data[12]~8 .lut_mask = 64'h00003333AA003333;
defparam \plat|nios2_gen2_0|cpu|W_rf_wr_data[12]~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y6_N46
dffeas \plat|nios2_gen2_0|cpu|E_src2[11]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|E_src2[11]~feeder_combout ),
	.asdata(\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [11]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|nios2_gen2_0|cpu|E_src2[6]~0_combout ),
	.sload(!\plat|nios2_gen2_0|cpu|R_src2_use_imm~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_src2[11]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_src2[11]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_src2[11]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y5_N57
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_logic_result[11]~4 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_logic_result[11]~4_combout  = ( \plat|nios2_gen2_0|cpu|E_src1 [11] & ( !\plat|nios2_gen2_0|cpu|R_logic_op[1]~DUPLICATE_q  $ (((!\plat|nios2_gen2_0|cpu|R_logic_op[0]~DUPLICATE_q ) # (!\plat|nios2_gen2_0|cpu|E_src2[11]~DUPLICATE_q 
// ))) ) ) # ( !\plat|nios2_gen2_0|cpu|E_src1 [11] & ( (!\plat|nios2_gen2_0|cpu|R_logic_op[1]~DUPLICATE_q  & (!\plat|nios2_gen2_0|cpu|R_logic_op[0]~DUPLICATE_q  & !\plat|nios2_gen2_0|cpu|E_src2[11]~DUPLICATE_q )) # 
// (\plat|nios2_gen2_0|cpu|R_logic_op[1]~DUPLICATE_q  & ((\plat|nios2_gen2_0|cpu|E_src2[11]~DUPLICATE_q ))) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|R_logic_op[0]~DUPLICATE_q ),
	.datab(!\plat|nios2_gen2_0|cpu|R_logic_op[1]~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\plat|nios2_gen2_0|cpu|E_src2[11]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|E_src1 [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_logic_result[11]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_logic_result[11]~4 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_logic_result[11]~4 .lut_mask = 64'h8833883333663366;
defparam \plat|nios2_gen2_0|cpu|E_logic_result[11]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y5_N3
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_alu_result[11]~5 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_alu_result[11]~5_combout  = ( \plat|nios2_gen2_0|cpu|R_ctrl_logic~q  & ( \plat|nios2_gen2_0|cpu|Add2~17_sumout  & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & (\plat|nios2_gen2_0|cpu|E_logic_result[11]~4_combout )) # 
// (\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & ((\plat|nios2_gen2_0|cpu|E_shift_rot_result [11]))) ) ) ) # ( !\plat|nios2_gen2_0|cpu|R_ctrl_logic~q  & ( \plat|nios2_gen2_0|cpu|Add2~17_sumout  & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~q ) # 
// (\plat|nios2_gen2_0|cpu|E_shift_rot_result [11]) ) ) ) # ( \plat|nios2_gen2_0|cpu|R_ctrl_logic~q  & ( !\plat|nios2_gen2_0|cpu|Add2~17_sumout  & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & (\plat|nios2_gen2_0|cpu|E_logic_result[11]~4_combout )) # 
// (\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & ((\plat|nios2_gen2_0|cpu|E_shift_rot_result [11]))) ) ) ) # ( !\plat|nios2_gen2_0|cpu|R_ctrl_logic~q  & ( !\plat|nios2_gen2_0|cpu|Add2~17_sumout  & ( (\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & 
// \plat|nios2_gen2_0|cpu|E_shift_rot_result [11]) ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~q ),
	.datab(!\plat|nios2_gen2_0|cpu|E_logic_result[11]~4_combout ),
	.datac(!\plat|nios2_gen2_0|cpu|E_shift_rot_result [11]),
	.datad(gnd),
	.datae(!\plat|nios2_gen2_0|cpu|R_ctrl_logic~q ),
	.dataf(!\plat|nios2_gen2_0|cpu|Add2~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_alu_result[11]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_alu_result[11]~5 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_alu_result[11]~5 .lut_mask = 64'h05052727AFAF2727;
defparam \plat|nios2_gen2_0|cpu|E_alu_result[11]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y5_N4
dffeas \plat|nios2_gen2_0|cpu|W_alu_result[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|E_alu_result[11]~5_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|nios2_gen2_0|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|W_alu_result [11]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|W_alu_result[11] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|W_alu_result[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y8_N6
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[3]~3 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[3]~3_combout  = ( \plat|ram_0|the_altsyncram|auto_generated|q_a [11] & ( \plat|nios2_gen2_0|cpu|av_ld_byte2_data [3] & ( (!\plat|nios2_gen2_0|cpu|av_ld_aligning_data~q  & 
// (((\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0])))) # (\plat|nios2_gen2_0|cpu|av_ld_aligning_data~q  & (((\plat|nios2_gen2_0|cpu|av_fill_bit~0_combout )) # (\plat|nios2_gen2_0|cpu|LessThan0~0_combout ))) ) ) ) # ( 
// !\plat|ram_0|the_altsyncram|auto_generated|q_a [11] & ( \plat|nios2_gen2_0|cpu|av_ld_byte2_data [3] & ( (\plat|nios2_gen2_0|cpu|av_ld_aligning_data~q  & ((\plat|nios2_gen2_0|cpu|av_fill_bit~0_combout ) # (\plat|nios2_gen2_0|cpu|LessThan0~0_combout ))) ) ) 
// ) # ( \plat|ram_0|the_altsyncram|auto_generated|q_a [11] & ( !\plat|nios2_gen2_0|cpu|av_ld_byte2_data [3] & ( (!\plat|nios2_gen2_0|cpu|av_ld_aligning_data~q  & (((\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0])))) # 
// (\plat|nios2_gen2_0|cpu|av_ld_aligning_data~q  & (!\plat|nios2_gen2_0|cpu|LessThan0~0_combout  & (\plat|nios2_gen2_0|cpu|av_fill_bit~0_combout ))) ) ) ) # ( !\plat|ram_0|the_altsyncram|auto_generated|q_a [11] & ( !\plat|nios2_gen2_0|cpu|av_ld_byte2_data 
// [3] & ( (\plat|nios2_gen2_0|cpu|av_ld_aligning_data~q  & (!\plat|nios2_gen2_0|cpu|LessThan0~0_combout  & \plat|nios2_gen2_0|cpu|av_fill_bit~0_combout )) ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|av_ld_aligning_data~q ),
	.datab(!\plat|nios2_gen2_0|cpu|LessThan0~0_combout ),
	.datac(!\plat|nios2_gen2_0|cpu|av_fill_bit~0_combout ),
	.datad(!\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0]),
	.datae(!\plat|ram_0|the_altsyncram|auto_generated|q_a [11]),
	.dataf(!\plat|nios2_gen2_0|cpu|av_ld_byte2_data [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[3]~3 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[3]~3 .lut_mask = 64'h040404AE151515BF;
defparam \plat|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y8_N8
dffeas \plat|nios2_gen2_0|cpu|av_ld_byte1_data[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[3]~3_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\plat|nios2_gen2_0|cpu|av_ld_byte1_data_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|av_ld_byte1_data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|av_ld_byte1_data[3] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|av_ld_byte1_data[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y8_N24
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|W_rf_wr_data[11]~9 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|W_rf_wr_data[11]~9_combout  = ( \plat|nios2_gen2_0|cpu|av_ld_byte1_data [3] & ( ((!\plat|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~q  & (\plat|nios2_gen2_0|cpu|W_alu_result [11] & !\plat|nios2_gen2_0|cpu|R_ctrl_br_cmp~q ))) # 
// (\plat|nios2_gen2_0|cpu|R_ctrl_ld~DUPLICATE_q ) ) ) # ( !\plat|nios2_gen2_0|cpu|av_ld_byte1_data [3] & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_ld~DUPLICATE_q  & (!\plat|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~q  & (\plat|nios2_gen2_0|cpu|W_alu_result [11] & 
// !\plat|nios2_gen2_0|cpu|R_ctrl_br_cmp~q ))) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|R_ctrl_ld~DUPLICATE_q ),
	.datab(!\plat|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~q ),
	.datac(!\plat|nios2_gen2_0|cpu|W_alu_result [11]),
	.datad(!\plat|nios2_gen2_0|cpu|R_ctrl_br_cmp~q ),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|av_ld_byte1_data [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|W_rf_wr_data[11]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|W_rf_wr_data[11]~9 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|W_rf_wr_data[11]~9 .lut_mask = 64'h080008005D555D55;
defparam \plat|nios2_gen2_0|cpu|W_rf_wr_data[11]~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y7_N6
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|R_src1[5]~3 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|R_src1[5]~3_combout  = ( \plat|nios2_gen2_0|cpu|Add0~5_sumout  & ( \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [5] & ( ((!\plat|nios2_gen2_0|cpu|R_src1~1_combout ) # 
// (\plat|nios2_gen2_0|cpu|R_src1~0_combout )) # (\plat|nios2_gen2_0|cpu|D_iw[9]~DUPLICATE_q ) ) ) ) # ( !\plat|nios2_gen2_0|cpu|Add0~5_sumout  & ( \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [5] & ( 
// (!\plat|nios2_gen2_0|cpu|R_src1~0_combout  & ((!\plat|nios2_gen2_0|cpu|R_src1~1_combout ) # (\plat|nios2_gen2_0|cpu|D_iw[9]~DUPLICATE_q ))) ) ) ) # ( \plat|nios2_gen2_0|cpu|Add0~5_sumout  & ( 
// !\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [5] & ( ((\plat|nios2_gen2_0|cpu|D_iw[9]~DUPLICATE_q  & \plat|nios2_gen2_0|cpu|R_src1~1_combout )) # (\plat|nios2_gen2_0|cpu|R_src1~0_combout ) ) ) ) # ( 
// !\plat|nios2_gen2_0|cpu|Add0~5_sumout  & ( !\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [5] & ( (\plat|nios2_gen2_0|cpu|D_iw[9]~DUPLICATE_q  & (\plat|nios2_gen2_0|cpu|R_src1~1_combout  & 
// !\plat|nios2_gen2_0|cpu|R_src1~0_combout )) ) ) )

	.dataa(gnd),
	.datab(!\plat|nios2_gen2_0|cpu|D_iw[9]~DUPLICATE_q ),
	.datac(!\plat|nios2_gen2_0|cpu|R_src1~1_combout ),
	.datad(!\plat|nios2_gen2_0|cpu|R_src1~0_combout ),
	.datae(!\plat|nios2_gen2_0|cpu|Add0~5_sumout ),
	.dataf(!\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|R_src1[5]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|R_src1[5]~3 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|R_src1[5]~3 .lut_mask = 64'h030003FFF300F3FF;
defparam \plat|nios2_gen2_0|cpu|R_src1[5]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y7_N7
dffeas \plat|nios2_gen2_0|cpu|E_src1[5]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|R_src1[5]~3_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_src1[5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_src1[5]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_src1[5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y7_N51
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_logic_result[5]~1 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_logic_result[5]~1_combout  = (!\plat|nios2_gen2_0|cpu|E_src1[5]~DUPLICATE_q  & ((!\plat|nios2_gen2_0|cpu|E_src2 [5] & (!\plat|nios2_gen2_0|cpu|R_logic_op[0]~DUPLICATE_q  & !\plat|nios2_gen2_0|cpu|R_logic_op[1]~DUPLICATE_q )) # 
// (\plat|nios2_gen2_0|cpu|E_src2 [5] & ((\plat|nios2_gen2_0|cpu|R_logic_op[1]~DUPLICATE_q ))))) # (\plat|nios2_gen2_0|cpu|E_src1[5]~DUPLICATE_q  & (!\plat|nios2_gen2_0|cpu|R_logic_op[1]~DUPLICATE_q  $ (((!\plat|nios2_gen2_0|cpu|E_src2 [5]) # 
// (!\plat|nios2_gen2_0|cpu|R_logic_op[0]~DUPLICATE_q )))))

	.dataa(!\plat|nios2_gen2_0|cpu|E_src1[5]~DUPLICATE_q ),
	.datab(!\plat|nios2_gen2_0|cpu|E_src2 [5]),
	.datac(!\plat|nios2_gen2_0|cpu|R_logic_op[0]~DUPLICATE_q ),
	.datad(!\plat|nios2_gen2_0|cpu|R_logic_op[1]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_logic_result[5]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_logic_result[5]~1 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_logic_result[5]~1 .lut_mask = 64'h8176817681768176;
defparam \plat|nios2_gen2_0|cpu|E_logic_result[5]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y5_N39
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_alu_result[5]~2 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_alu_result[5]~2_combout  = ( \plat|nios2_gen2_0|cpu|Add2~5_sumout  & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & ((!\plat|nios2_gen2_0|cpu|R_ctrl_logic~q ) # ((\plat|nios2_gen2_0|cpu|E_logic_result[5]~1_combout )))) # 
// (\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & (((\plat|nios2_gen2_0|cpu|E_shift_rot_result [5])))) ) ) # ( !\plat|nios2_gen2_0|cpu|Add2~5_sumout  & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & (\plat|nios2_gen2_0|cpu|R_ctrl_logic~q  & 
// ((\plat|nios2_gen2_0|cpu|E_logic_result[5]~1_combout )))) # (\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & (((\plat|nios2_gen2_0|cpu|E_shift_rot_result [5])))) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~q ),
	.datab(!\plat|nios2_gen2_0|cpu|R_ctrl_logic~q ),
	.datac(!\plat|nios2_gen2_0|cpu|E_shift_rot_result [5]),
	.datad(!\plat|nios2_gen2_0|cpu|E_logic_result[5]~1_combout ),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|Add2~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_alu_result[5]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_alu_result[5]~2 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_alu_result[5]~2 .lut_mask = 64'h052705278DAF8DAF;
defparam \plat|nios2_gen2_0|cpu|E_alu_result[5]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y5_N40
dffeas \plat|nios2_gen2_0|cpu|W_alu_result[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|E_alu_result[5]~2_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|nios2_gen2_0|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|W_alu_result [5]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|W_alu_result[5] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|W_alu_result[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y8_N34
dffeas \plat|nios2_gen2_0|cpu|av_ld_byte2_data[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[2]~5_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|av_ld_byte2_data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|av_ld_byte2_data[2] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|av_ld_byte2_data[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y8_N9
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[2]~5 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[2]~5_combout  = ( \plat|ram_0|the_altsyncram|auto_generated|q_a [10] & ( \plat|nios2_gen2_0|cpu|av_ld_byte2_data [2] & ( (!\plat|nios2_gen2_0|cpu|av_ld_aligning_data~q  & 
// (((\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0])))) # (\plat|nios2_gen2_0|cpu|av_ld_aligning_data~q  & (((\plat|nios2_gen2_0|cpu|av_fill_bit~0_combout )) # (\plat|nios2_gen2_0|cpu|LessThan0~0_combout ))) ) ) ) # ( 
// !\plat|ram_0|the_altsyncram|auto_generated|q_a [10] & ( \plat|nios2_gen2_0|cpu|av_ld_byte2_data [2] & ( (\plat|nios2_gen2_0|cpu|av_ld_aligning_data~q  & ((\plat|nios2_gen2_0|cpu|av_fill_bit~0_combout ) # (\plat|nios2_gen2_0|cpu|LessThan0~0_combout ))) ) ) 
// ) # ( \plat|ram_0|the_altsyncram|auto_generated|q_a [10] & ( !\plat|nios2_gen2_0|cpu|av_ld_byte2_data [2] & ( (!\plat|nios2_gen2_0|cpu|av_ld_aligning_data~q  & (((\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0])))) # 
// (\plat|nios2_gen2_0|cpu|av_ld_aligning_data~q  & (!\plat|nios2_gen2_0|cpu|LessThan0~0_combout  & ((\plat|nios2_gen2_0|cpu|av_fill_bit~0_combout )))) ) ) ) # ( !\plat|ram_0|the_altsyncram|auto_generated|q_a [10] & ( !\plat|nios2_gen2_0|cpu|av_ld_byte2_data 
// [2] & ( (\plat|nios2_gen2_0|cpu|av_ld_aligning_data~q  & (!\plat|nios2_gen2_0|cpu|LessThan0~0_combout  & \plat|nios2_gen2_0|cpu|av_fill_bit~0_combout )) ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|av_ld_aligning_data~q ),
	.datab(!\plat|nios2_gen2_0|cpu|LessThan0~0_combout ),
	.datac(!\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0]),
	.datad(!\plat|nios2_gen2_0|cpu|av_fill_bit~0_combout ),
	.datae(!\plat|ram_0|the_altsyncram|auto_generated|q_a [10]),
	.dataf(!\plat|nios2_gen2_0|cpu|av_ld_byte2_data [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[2]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[2]~5 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[2]~5 .lut_mask = 64'h00440A4E11551B5F;
defparam \plat|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[2]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y8_N11
dffeas \plat|nios2_gen2_0|cpu|av_ld_byte1_data[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[2]~5_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\plat|nios2_gen2_0|cpu|av_ld_byte1_data_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|av_ld_byte1_data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|av_ld_byte1_data[2] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|av_ld_byte1_data[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y8_N51
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|W_rf_wr_data[10]~12 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|W_rf_wr_data[10]~12_combout  = ( \plat|nios2_gen2_0|cpu|W_alu_result [10] & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_ld~DUPLICATE_q  & (!\plat|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~q  & ((!\plat|nios2_gen2_0|cpu|R_ctrl_br_cmp~q )))) # 
// (\plat|nios2_gen2_0|cpu|R_ctrl_ld~DUPLICATE_q  & (((\plat|nios2_gen2_0|cpu|av_ld_byte1_data [2])))) ) ) # ( !\plat|nios2_gen2_0|cpu|W_alu_result [10] & ( (\plat|nios2_gen2_0|cpu|R_ctrl_ld~DUPLICATE_q  & \plat|nios2_gen2_0|cpu|av_ld_byte1_data [2]) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|R_ctrl_ld~DUPLICATE_q ),
	.datab(!\plat|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~q ),
	.datac(!\plat|nios2_gen2_0|cpu|av_ld_byte1_data [2]),
	.datad(!\plat|nios2_gen2_0|cpu|R_ctrl_br_cmp~q ),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|W_alu_result [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|W_rf_wr_data[10]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|W_rf_wr_data[10]~12 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|W_rf_wr_data[10]~12 .lut_mask = 64'h050505058D058D05;
defparam \plat|nios2_gen2_0|cpu|W_rf_wr_data[10]~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y6_N51
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|d_writedata[8]~feeder (
// Equation(s):
// \plat|nios2_gen2_0|cpu|d_writedata[8]~feeder_combout  = ( \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|d_writedata[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|d_writedata[8]~feeder .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|d_writedata[8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \plat|nios2_gen2_0|cpu|d_writedata[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y6_N53
dffeas \plat|nios2_gen2_0|cpu|d_writedata[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|d_writedata[8]~feeder_combout ),
	.asdata(\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [8]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|nios2_gen2_0|cpu|D_ctrl_mem8~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|d_writedata [8]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|d_writedata[8] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|d_writedata[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y8_N21
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[7]~7 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[7]~7_combout  = ( \plat|ram_0|the_altsyncram|auto_generated|q_a [15] & ( \plat|nios2_gen2_0|cpu|av_ld_byte2_data [7] & ( (!\plat|nios2_gen2_0|cpu|av_ld_aligning_data~q  & 
// (((\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q )))) # (\plat|nios2_gen2_0|cpu|av_ld_aligning_data~q  & (((\plat|nios2_gen2_0|cpu|av_fill_bit~0_combout )) # (\plat|nios2_gen2_0|cpu|LessThan0~0_combout ))) ) ) ) # ( 
// !\plat|ram_0|the_altsyncram|auto_generated|q_a [15] & ( \plat|nios2_gen2_0|cpu|av_ld_byte2_data [7] & ( (\plat|nios2_gen2_0|cpu|av_ld_aligning_data~q  & ((\plat|nios2_gen2_0|cpu|av_fill_bit~0_combout ) # (\plat|nios2_gen2_0|cpu|LessThan0~0_combout ))) ) ) 
// ) # ( \plat|ram_0|the_altsyncram|auto_generated|q_a [15] & ( !\plat|nios2_gen2_0|cpu|av_ld_byte2_data [7] & ( (!\plat|nios2_gen2_0|cpu|av_ld_aligning_data~q  & (((\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q )))) # 
// (\plat|nios2_gen2_0|cpu|av_ld_aligning_data~q  & (!\plat|nios2_gen2_0|cpu|LessThan0~0_combout  & ((\plat|nios2_gen2_0|cpu|av_fill_bit~0_combout )))) ) ) ) # ( !\plat|ram_0|the_altsyncram|auto_generated|q_a [15] & ( !\plat|nios2_gen2_0|cpu|av_ld_byte2_data 
// [7] & ( (!\plat|nios2_gen2_0|cpu|LessThan0~0_combout  & (\plat|nios2_gen2_0|cpu|av_ld_aligning_data~q  & \plat|nios2_gen2_0|cpu|av_fill_bit~0_combout )) ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|LessThan0~0_combout ),
	.datab(!\plat|nios2_gen2_0|cpu|av_ld_aligning_data~q ),
	.datac(!\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ),
	.datad(!\plat|nios2_gen2_0|cpu|av_fill_bit~0_combout ),
	.datae(!\plat|ram_0|the_altsyncram|auto_generated|q_a [15]),
	.dataf(!\plat|nios2_gen2_0|cpu|av_ld_byte2_data [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[7]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[7]~7 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[7]~7 .lut_mask = 64'h00220C2E11331D3F;
defparam \plat|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[7]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y8_N22
dffeas \plat|nios2_gen2_0|cpu|av_ld_byte1_data[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[7]~7_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\plat|nios2_gen2_0|cpu|av_ld_byte1_data_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|av_ld_byte1_data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|av_ld_byte1_data[7] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|av_ld_byte1_data[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y5_N0
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|av_fill_bit~0 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|av_fill_bit~0_combout  = ( \plat|nios2_gen2_0|cpu|av_ld_byte0_data [7] & ( (\plat|nios2_gen2_0|cpu|R_ctrl_ld_signed~q  & (((!\plat|nios2_gen2_0|cpu|D_ctrl_mem16~0_combout ) # (\plat|nios2_gen2_0|cpu|av_ld_byte1_data [7])) # 
// (\plat|nios2_gen2_0|cpu|D_iw [4]))) ) ) # ( !\plat|nios2_gen2_0|cpu|av_ld_byte0_data [7] & ( (!\plat|nios2_gen2_0|cpu|D_iw [4] & (\plat|nios2_gen2_0|cpu|D_ctrl_mem16~0_combout  & (\plat|nios2_gen2_0|cpu|R_ctrl_ld_signed~q  & 
// \plat|nios2_gen2_0|cpu|av_ld_byte1_data [7]))) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|D_iw [4]),
	.datab(!\plat|nios2_gen2_0|cpu|D_ctrl_mem16~0_combout ),
	.datac(!\plat|nios2_gen2_0|cpu|R_ctrl_ld_signed~q ),
	.datad(!\plat|nios2_gen2_0|cpu|av_ld_byte1_data [7]),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|av_ld_byte0_data [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|av_fill_bit~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|av_fill_bit~0 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|av_fill_bit~0 .lut_mask = 64'h000200020D0F0D0F;
defparam \plat|nios2_gen2_0|cpu|av_fill_bit~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y8_N44
dffeas \plat|nios2_gen2_0|cpu|av_ld_byte2_data[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[1]~4_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|av_ld_byte2_data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|av_ld_byte2_data[1] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|av_ld_byte2_data[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y8_N18
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[1]~4 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[1]~4_combout  = ( \plat|ram_0|the_altsyncram|auto_generated|q_a [9] & ( \plat|nios2_gen2_0|cpu|av_ld_byte2_data [1] & ( (!\plat|nios2_gen2_0|cpu|av_ld_aligning_data~q  & 
// (((\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q )))) # (\plat|nios2_gen2_0|cpu|av_ld_aligning_data~q  & (((\plat|nios2_gen2_0|cpu|av_fill_bit~0_combout )) # (\plat|nios2_gen2_0|cpu|LessThan0~0_combout ))) ) ) ) # ( 
// !\plat|ram_0|the_altsyncram|auto_generated|q_a [9] & ( \plat|nios2_gen2_0|cpu|av_ld_byte2_data [1] & ( (\plat|nios2_gen2_0|cpu|av_ld_aligning_data~q  & ((\plat|nios2_gen2_0|cpu|av_fill_bit~0_combout ) # (\plat|nios2_gen2_0|cpu|LessThan0~0_combout ))) ) ) 
// ) # ( \plat|ram_0|the_altsyncram|auto_generated|q_a [9] & ( !\plat|nios2_gen2_0|cpu|av_ld_byte2_data [1] & ( (!\plat|nios2_gen2_0|cpu|av_ld_aligning_data~q  & (((\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q )))) # 
// (\plat|nios2_gen2_0|cpu|av_ld_aligning_data~q  & (!\plat|nios2_gen2_0|cpu|LessThan0~0_combout  & (\plat|nios2_gen2_0|cpu|av_fill_bit~0_combout ))) ) ) ) # ( !\plat|ram_0|the_altsyncram|auto_generated|q_a [9] & ( !\plat|nios2_gen2_0|cpu|av_ld_byte2_data 
// [1] & ( (!\plat|nios2_gen2_0|cpu|LessThan0~0_combout  & (\plat|nios2_gen2_0|cpu|av_ld_aligning_data~q  & \plat|nios2_gen2_0|cpu|av_fill_bit~0_combout )) ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|LessThan0~0_combout ),
	.datab(!\plat|nios2_gen2_0|cpu|av_ld_aligning_data~q ),
	.datac(!\plat|nios2_gen2_0|cpu|av_fill_bit~0_combout ),
	.datad(!\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ),
	.datae(!\plat|ram_0|the_altsyncram|auto_generated|q_a [9]),
	.dataf(!\plat|nios2_gen2_0|cpu|av_ld_byte2_data [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[1]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[1]~4 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[1]~4 .lut_mask = 64'h020202CE131313DF;
defparam \plat|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[1]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y8_N19
dffeas \plat|nios2_gen2_0|cpu|av_ld_byte1_data[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[1]~4_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\plat|nios2_gen2_0|cpu|av_ld_byte1_data_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|av_ld_byte1_data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|av_ld_byte1_data[1] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|av_ld_byte1_data[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y5_N43
dffeas \plat|nios2_gen2_0|cpu|W_alu_result[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|E_alu_result[9]~6_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|nios2_gen2_0|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|W_alu_result [9]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|W_alu_result[9] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|W_alu_result[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y6_N36
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|W_rf_wr_data[9]~10 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|W_rf_wr_data[9]~10_combout  = ( \plat|nios2_gen2_0|cpu|R_ctrl_ld~DUPLICATE_q  & ( \plat|nios2_gen2_0|cpu|av_ld_byte1_data [1] ) ) # ( !\plat|nios2_gen2_0|cpu|R_ctrl_ld~DUPLICATE_q  & ( 
// (!\plat|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~DUPLICATE_q  & (\plat|nios2_gen2_0|cpu|W_alu_result [9] & !\plat|nios2_gen2_0|cpu|R_ctrl_br_cmp~q )) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~DUPLICATE_q ),
	.datab(!\plat|nios2_gen2_0|cpu|av_ld_byte1_data [1]),
	.datac(!\plat|nios2_gen2_0|cpu|W_alu_result [9]),
	.datad(!\plat|nios2_gen2_0|cpu|R_ctrl_br_cmp~q ),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|R_ctrl_ld~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|W_rf_wr_data[9]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|W_rf_wr_data[9]~10 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|W_rf_wr_data[9]~10 .lut_mask = 64'h0A000A0033333333;
defparam \plat|nios2_gen2_0|cpu|W_rf_wr_data[9]~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y6_N50
dffeas \plat|nios2_gen2_0|cpu|E_src1[20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [20]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|nios2_gen2_0|cpu|E_src1[31]~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_src1 [20]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_src1[20] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_src1[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y5_N1
dffeas \plat|nios2_gen2_0|cpu|E_shift_rot_result[20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[20]~23_combout ),
	.asdata(\plat|nios2_gen2_0|cpu|E_src1 [20]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|nios2_gen2_0|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_shift_rot_result [20]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result[20] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result[20] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y5_N21
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[21]~22 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[21]~22_combout  = ( \plat|nios2_gen2_0|cpu|E_shift_rot_result [20] & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q ) # (\plat|nios2_gen2_0|cpu|E_shift_rot_result [22]) ) ) # ( 
// !\plat|nios2_gen2_0|cpu|E_shift_rot_result [20] & ( (\plat|nios2_gen2_0|cpu|E_shift_rot_result [22] & \plat|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|E_shift_rot_result [22]),
	.datab(!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|E_shift_rot_result [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[21]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[21]~22 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[21]~22 .lut_mask = 64'h11111111DDDDDDDD;
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[21]~22 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y5_N23
dffeas \plat|nios2_gen2_0|cpu|E_shift_rot_result[21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[21]~22_combout ),
	.asdata(\plat|nios2_gen2_0|cpu|E_src1 [21]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|nios2_gen2_0|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_shift_rot_result [21]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result[21] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result[21] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y5_N18
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[22]~25 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[22]~25_combout  = ( \plat|nios2_gen2_0|cpu|E_shift_rot_result [23] & ( (\plat|nios2_gen2_0|cpu|E_shift_rot_result [21]) # (\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q ) ) ) # ( 
// !\plat|nios2_gen2_0|cpu|E_shift_rot_result [23] & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q  & \plat|nios2_gen2_0|cpu|E_shift_rot_result [21]) ) )

	.dataa(gnd),
	.datab(!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q ),
	.datac(!\plat|nios2_gen2_0|cpu|E_shift_rot_result [21]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|E_shift_rot_result [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[22]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[22]~25 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[22]~25 .lut_mask = 64'h0C0C0C0C3F3F3F3F;
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[22]~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y5_N20
dffeas \plat|nios2_gen2_0|cpu|E_shift_rot_result[22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[22]~25_combout ),
	.asdata(\plat|nios2_gen2_0|cpu|E_src1 [22]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|nios2_gen2_0|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_shift_rot_result [22]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result[22] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result[22] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y5_N27
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[23]~24 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[23]~24_combout  = ( \plat|nios2_gen2_0|cpu|E_shift_rot_result [22] & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q ) # (\plat|nios2_gen2_0|cpu|E_shift_rot_result [24]) ) ) # ( 
// !\plat|nios2_gen2_0|cpu|E_shift_rot_result [22] & ( (\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q  & \plat|nios2_gen2_0|cpu|E_shift_rot_result [24]) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q ),
	.datab(gnd),
	.datac(!\plat|nios2_gen2_0|cpu|E_shift_rot_result [24]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|E_shift_rot_result [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[23]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[23]~24 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[23]~24 .lut_mask = 64'h05050505AFAFAFAF;
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[23]~24 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y5_N29
dffeas \plat|nios2_gen2_0|cpu|E_shift_rot_result[23]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[23]~24_combout ),
	.asdata(\plat|nios2_gen2_0|cpu|E_src1 [23]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|nios2_gen2_0|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_shift_rot_result[23]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result[23]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result[23]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y5_N24
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[24]~27 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[24]~27_combout  = (!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q  & ((\plat|nios2_gen2_0|cpu|E_shift_rot_result[23]~DUPLICATE_q ))) # (\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q  & 
// (\plat|nios2_gen2_0|cpu|E_shift_rot_result [25]))

	.dataa(!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q ),
	.datab(!\plat|nios2_gen2_0|cpu|E_shift_rot_result [25]),
	.datac(!\plat|nios2_gen2_0|cpu|E_shift_rot_result[23]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[24]~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[24]~27 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[24]~27 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[24]~27 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y5_N25
dffeas \plat|nios2_gen2_0|cpu|E_shift_rot_result[24] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[24]~27_combout ),
	.asdata(\plat|nios2_gen2_0|cpu|E_src1 [24]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|nios2_gen2_0|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_shift_rot_result [24]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result[24] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result[24] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y5_N45
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[25]~26 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[25]~26_combout  = ( \plat|nios2_gen2_0|cpu|E_shift_rot_result [24] & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q ) # (\plat|nios2_gen2_0|cpu|E_shift_rot_result [26]) ) ) # ( 
// !\plat|nios2_gen2_0|cpu|E_shift_rot_result [24] & ( (\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q  & \plat|nios2_gen2_0|cpu|E_shift_rot_result [26]) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q ),
	.datab(gnd),
	.datac(!\plat|nios2_gen2_0|cpu|E_shift_rot_result [26]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|E_shift_rot_result [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[25]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[25]~26 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[25]~26 .lut_mask = 64'h05050505AFAFAFAF;
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[25]~26 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y5_N47
dffeas \plat|nios2_gen2_0|cpu|E_shift_rot_result[25] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[25]~26_combout ),
	.asdata(\plat|nios2_gen2_0|cpu|E_src1 [25]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|nios2_gen2_0|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_shift_rot_result [25]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result[25] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result[25] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y5_N57
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[26]~31 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[26]~31_combout  = ( \plat|nios2_gen2_0|cpu|E_shift_rot_result [27] & ( (\plat|nios2_gen2_0|cpu|E_shift_rot_result [25]) # (\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q ) ) ) # ( 
// !\plat|nios2_gen2_0|cpu|E_shift_rot_result [27] & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q  & \plat|nios2_gen2_0|cpu|E_shift_rot_result [25]) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q ),
	.datab(gnd),
	.datac(!\plat|nios2_gen2_0|cpu|E_shift_rot_result [25]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|E_shift_rot_result [27]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[26]~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[26]~31 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[26]~31 .lut_mask = 64'h0A0A0A0A5F5F5F5F;
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[26]~31 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y5_N59
dffeas \plat|nios2_gen2_0|cpu|E_shift_rot_result[26] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[26]~31_combout ),
	.asdata(\plat|nios2_gen2_0|cpu|E_src1 [26]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|nios2_gen2_0|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_shift_rot_result [26]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result[26] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result[26] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y5_N54
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[27]~30 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[27]~30_combout  = ( \plat|nios2_gen2_0|cpu|E_shift_rot_result [28] & ( (\plat|nios2_gen2_0|cpu|E_shift_rot_result [26]) # (\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q ) ) ) # ( 
// !\plat|nios2_gen2_0|cpu|E_shift_rot_result [28] & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q  & \plat|nios2_gen2_0|cpu|E_shift_rot_result [26]) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q ),
	.datab(!\plat|nios2_gen2_0|cpu|E_shift_rot_result [26]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|E_shift_rot_result [28]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[27]~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[27]~30 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[27]~30 .lut_mask = 64'h2222222277777777;
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[27]~30 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y5_N56
dffeas \plat|nios2_gen2_0|cpu|E_shift_rot_result[27] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[27]~30_combout ),
	.asdata(\plat|nios2_gen2_0|cpu|E_src1 [27]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|nios2_gen2_0|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_shift_rot_result [27]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result[27] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result[27] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y5_N39
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[28]~29 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[28]~29_combout  = ( \plat|nios2_gen2_0|cpu|E_shift_rot_result [27] & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q ) # (\plat|nios2_gen2_0|cpu|E_shift_rot_result [29]) ) ) # ( 
// !\plat|nios2_gen2_0|cpu|E_shift_rot_result [27] & ( (\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q  & \plat|nios2_gen2_0|cpu|E_shift_rot_result [29]) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q ),
	.datab(gnd),
	.datac(!\plat|nios2_gen2_0|cpu|E_shift_rot_result [29]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|E_shift_rot_result [27]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[28]~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[28]~29 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[28]~29 .lut_mask = 64'h05050505AFAFAFAF;
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[28]~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y5_N41
dffeas \plat|nios2_gen2_0|cpu|E_shift_rot_result[28] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[28]~29_combout ),
	.asdata(\plat|nios2_gen2_0|cpu|E_src1 [28]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|nios2_gen2_0|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_shift_rot_result [28]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result[28] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result[28] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y5_N30
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[29]~28 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[29]~28_combout  = ( \plat|nios2_gen2_0|cpu|E_shift_rot_result [28] & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q ) # (\plat|nios2_gen2_0|cpu|E_shift_rot_result [30]) ) ) # ( 
// !\plat|nios2_gen2_0|cpu|E_shift_rot_result [28] & ( (\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q  & \plat|nios2_gen2_0|cpu|E_shift_rot_result [30]) ) )

	.dataa(gnd),
	.datab(!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q ),
	.datac(!\plat|nios2_gen2_0|cpu|E_shift_rot_result [30]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|E_shift_rot_result [28]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[29]~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[29]~28 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[29]~28 .lut_mask = 64'h03030303CFCFCFCF;
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[29]~28 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y5_N32
dffeas \plat|nios2_gen2_0|cpu|E_shift_rot_result[29] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[29]~28_combout ),
	.asdata(\plat|nios2_gen2_0|cpu|E_src1 [29]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|nios2_gen2_0|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_shift_rot_result [29]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result[29] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result[29] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y5_N36
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[30]~18 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[30]~18_combout  = ( \plat|nios2_gen2_0|cpu|E_shift_rot_result [31] & ( (\plat|nios2_gen2_0|cpu|E_shift_rot_result [29]) # (\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q ) ) ) # ( 
// !\plat|nios2_gen2_0|cpu|E_shift_rot_result [31] & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q  & \plat|nios2_gen2_0|cpu|E_shift_rot_result [29]) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q ),
	.datab(!\plat|nios2_gen2_0|cpu|E_shift_rot_result [29]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|E_shift_rot_result [31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[30]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[30]~18 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[30]~18 .lut_mask = 64'h2222222277777777;
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[30]~18 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y5_N38
dffeas \plat|nios2_gen2_0|cpu|E_shift_rot_result[30] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[30]~18_combout ),
	.asdata(\plat|nios2_gen2_0|cpu|E_src1 [30]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|nios2_gen2_0|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_shift_rot_result [30]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result[30] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result[30] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y5_N33
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[31]~16 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[31]~16_combout  = (!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q  & (\plat|nios2_gen2_0|cpu|E_shift_rot_result [30])) # (\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q  & 
// ((\plat|nios2_gen2_0|cpu|E_shift_rot_fill_bit~0_combout )))

	.dataa(!\plat|nios2_gen2_0|cpu|E_shift_rot_result [30]),
	.datab(!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q ),
	.datac(!\plat|nios2_gen2_0|cpu|E_shift_rot_fill_bit~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[31]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[31]~16 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[31]~16 .lut_mask = 64'h4747474747474747;
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[31]~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y5_N34
dffeas \plat|nios2_gen2_0|cpu|E_shift_rot_result[31] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[31]~16_combout ),
	.asdata(\plat|nios2_gen2_0|cpu|E_src1[31]~DUPLICATE_q ),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|nios2_gen2_0|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_shift_rot_result [31]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result[31] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result[31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y3_N18
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|Equal62~2 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|Equal62~2_combout  = ( \plat|nios2_gen2_0|cpu|D_iw[12]~DUPLICATE_q  & ( !\plat|nios2_gen2_0|cpu|D_iw[13]~DUPLICATE_q  & ( (!\plat|nios2_gen2_0|cpu|D_iw[16]~DUPLICATE_q  & (\plat|nios2_gen2_0|cpu|D_iw[11]~DUPLICATE_q  & 
// (\plat|nios2_gen2_0|cpu|D_iw [14] & \plat|nios2_gen2_0|cpu|D_iw [15]))) ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|D_iw[16]~DUPLICATE_q ),
	.datab(!\plat|nios2_gen2_0|cpu|D_iw[11]~DUPLICATE_q ),
	.datac(!\plat|nios2_gen2_0|cpu|D_iw [14]),
	.datad(!\plat|nios2_gen2_0|cpu|D_iw [15]),
	.datae(!\plat|nios2_gen2_0|cpu|D_iw[12]~DUPLICATE_q ),
	.dataf(!\plat|nios2_gen2_0|cpu|D_iw[13]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|Equal62~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|Equal62~2 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|Equal62~2 .lut_mask = 64'h0000000200000000;
defparam \plat|nios2_gen2_0|cpu|Equal62~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y3_N0
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|D_ctrl_shift_logical~0 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|D_ctrl_shift_logical~0_combout  = ( !\plat|nios2_gen2_0|cpu|D_iw[16]~DUPLICATE_q  & ( (\plat|nios2_gen2_0|cpu|D_iw [15] & (\plat|nios2_gen2_0|cpu|D_iw[12]~DUPLICATE_q  & (!\plat|nios2_gen2_0|cpu|D_iw [14] & 
// !\plat|nios2_gen2_0|cpu|D_iw [13]))) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|D_iw [15]),
	.datab(!\plat|nios2_gen2_0|cpu|D_iw[12]~DUPLICATE_q ),
	.datac(!\plat|nios2_gen2_0|cpu|D_iw [14]),
	.datad(!\plat|nios2_gen2_0|cpu|D_iw [13]),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|D_iw[16]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|D_ctrl_shift_logical~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|D_ctrl_shift_logical~0 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|D_ctrl_shift_logical~0 .lut_mask = 64'h1000100000000000;
defparam \plat|nios2_gen2_0|cpu|D_ctrl_shift_logical~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y3_N12
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|Equal62~0 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|Equal62~0_combout  = ( !\plat|nios2_gen2_0|cpu|D_iw[11]~DUPLICATE_q  & ( \plat|nios2_gen2_0|cpu|D_iw [15] & ( (!\plat|nios2_gen2_0|cpu|D_iw [13] & (\plat|nios2_gen2_0|cpu|D_iw [14] & (!\plat|nios2_gen2_0|cpu|D_iw[16]~DUPLICATE_q  & 
// \plat|nios2_gen2_0|cpu|D_iw[12]~DUPLICATE_q ))) ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|D_iw [13]),
	.datab(!\plat|nios2_gen2_0|cpu|D_iw [14]),
	.datac(!\plat|nios2_gen2_0|cpu|D_iw[16]~DUPLICATE_q ),
	.datad(!\plat|nios2_gen2_0|cpu|D_iw[12]~DUPLICATE_q ),
	.datae(!\plat|nios2_gen2_0|cpu|D_iw[11]~DUPLICATE_q ),
	.dataf(!\plat|nios2_gen2_0|cpu|D_iw [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|Equal62~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|Equal62~0 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|Equal62~0 .lut_mask = 64'h0000000000200000;
defparam \plat|nios2_gen2_0|cpu|Equal62~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y3_N36
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|D_ctrl_shift_logical~1 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|D_ctrl_shift_logical~1_combout  = ( \plat|nios2_gen2_0|cpu|Equal62~0_combout  & ( \plat|nios2_gen2_0|cpu|Equal0~0_combout  ) ) # ( !\plat|nios2_gen2_0|cpu|Equal62~0_combout  & ( (\plat|nios2_gen2_0|cpu|Equal0~0_combout  & 
// ((\plat|nios2_gen2_0|cpu|D_ctrl_shift_logical~0_combout ) # (\plat|nios2_gen2_0|cpu|Equal62~2_combout ))) ) )

	.dataa(gnd),
	.datab(!\plat|nios2_gen2_0|cpu|Equal0~0_combout ),
	.datac(!\plat|nios2_gen2_0|cpu|Equal62~2_combout ),
	.datad(!\plat|nios2_gen2_0|cpu|D_ctrl_shift_logical~0_combout ),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|Equal62~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|D_ctrl_shift_logical~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|D_ctrl_shift_logical~1 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|D_ctrl_shift_logical~1 .lut_mask = 64'h0333033333333333;
defparam \plat|nios2_gen2_0|cpu|D_ctrl_shift_logical~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y3_N37
dffeas \plat|nios2_gen2_0|cpu|R_ctrl_shift_logical (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|D_ctrl_shift_logical~1_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|R_ctrl_shift_logical~q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|R_ctrl_shift_logical .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|R_ctrl_shift_logical .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y3_N15
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|Equal62~1 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|Equal62~1_combout  = ( !\plat|nios2_gen2_0|cpu|D_iw [15] & ( \plat|nios2_gen2_0|cpu|D_iw[11]~DUPLICATE_q  & ( (!\plat|nios2_gen2_0|cpu|D_iw [13] & (\plat|nios2_gen2_0|cpu|D_iw [14] & (\plat|nios2_gen2_0|cpu|D_iw[12]~DUPLICATE_q  & 
// !\plat|nios2_gen2_0|cpu|D_iw[16]~DUPLICATE_q ))) ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|D_iw [13]),
	.datab(!\plat|nios2_gen2_0|cpu|D_iw [14]),
	.datac(!\plat|nios2_gen2_0|cpu|D_iw[12]~DUPLICATE_q ),
	.datad(!\plat|nios2_gen2_0|cpu|D_iw[16]~DUPLICATE_q ),
	.datae(!\plat|nios2_gen2_0|cpu|D_iw [15]),
	.dataf(!\plat|nios2_gen2_0|cpu|D_iw[11]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|Equal62~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|Equal62~1 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|Equal62~1 .lut_mask = 64'h0000000002000000;
defparam \plat|nios2_gen2_0|cpu|Equal62~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y5_N45
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|R_ctrl_rot_right_nxt (
// Equation(s):
// \plat|nios2_gen2_0|cpu|R_ctrl_rot_right_nxt~combout  = ( \plat|nios2_gen2_0|cpu|Equal62~1_combout  & ( \plat|nios2_gen2_0|cpu|Equal0~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|nios2_gen2_0|cpu|Equal0~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|Equal62~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|R_ctrl_rot_right_nxt~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|R_ctrl_rot_right_nxt .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|R_ctrl_rot_right_nxt .lut_mask = 64'h000000000F0F0F0F;
defparam \plat|nios2_gen2_0|cpu|R_ctrl_rot_right_nxt .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y5_N46
dffeas \plat|nios2_gen2_0|cpu|R_ctrl_rot_right (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|R_ctrl_rot_right_nxt~combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|R_ctrl_rot_right~q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|R_ctrl_rot_right .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|R_ctrl_rot_right .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y5_N57
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_shift_rot_fill_bit~0 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_shift_rot_fill_bit~0_combout  = ( \plat|nios2_gen2_0|cpu|E_shift_rot_result [0] & ( \plat|nios2_gen2_0|cpu|R_ctrl_rot_right~q  & ( !\plat|nios2_gen2_0|cpu|R_ctrl_shift_logical~q  ) ) ) # ( \plat|nios2_gen2_0|cpu|E_shift_rot_result 
// [0] & ( !\plat|nios2_gen2_0|cpu|R_ctrl_rot_right~q  & ( (\plat|nios2_gen2_0|cpu|E_shift_rot_result [31] & !\plat|nios2_gen2_0|cpu|R_ctrl_shift_logical~q ) ) ) ) # ( !\plat|nios2_gen2_0|cpu|E_shift_rot_result [0] & ( 
// !\plat|nios2_gen2_0|cpu|R_ctrl_rot_right~q  & ( (\plat|nios2_gen2_0|cpu|E_shift_rot_result [31] & !\plat|nios2_gen2_0|cpu|R_ctrl_shift_logical~q ) ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|E_shift_rot_result [31]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\plat|nios2_gen2_0|cpu|R_ctrl_shift_logical~q ),
	.datae(!\plat|nios2_gen2_0|cpu|E_shift_rot_result [0]),
	.dataf(!\plat|nios2_gen2_0|cpu|R_ctrl_rot_right~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_shift_rot_fill_bit~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_fill_bit~0 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_fill_bit~0 .lut_mask = 64'h550055000000FF00;
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_fill_bit~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y5_N42
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[0]~14 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[0]~14_combout  = ( \plat|nios2_gen2_0|cpu|E_shift_rot_result [1] & ( (\plat|nios2_gen2_0|cpu|E_shift_rot_fill_bit~0_combout ) # (\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q ) ) ) # ( 
// !\plat|nios2_gen2_0|cpu|E_shift_rot_result [1] & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q  & \plat|nios2_gen2_0|cpu|E_shift_rot_fill_bit~0_combout ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q ),
	.datab(!\plat|nios2_gen2_0|cpu|E_shift_rot_fill_bit~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|E_shift_rot_result [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[0]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[0]~14 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[0]~14 .lut_mask = 64'h2222222277777777;
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[0]~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y5_N43
dffeas \plat|nios2_gen2_0|cpu|E_shift_rot_result[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[0]~14_combout ),
	.asdata(\plat|nios2_gen2_0|cpu|E_src1 [0]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|nios2_gen2_0|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_shift_rot_result [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result[0] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y7_N44
dffeas \plat|nios2_gen2_0|cpu|E_src2[0]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|R_src2_lo[0]~5_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_src2[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_src2[0]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_src2[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y7_N36
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_logic_result[0]~20 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_logic_result[0]~20_combout  = ( \plat|nios2_gen2_0|cpu|R_logic_op[0]~DUPLICATE_q  & ( (!\plat|nios2_gen2_0|cpu|E_src2[0]~DUPLICATE_q  & (\plat|nios2_gen2_0|cpu|E_src1 [0] & \plat|nios2_gen2_0|cpu|R_logic_op[1]~DUPLICATE_q )) # 
// (\plat|nios2_gen2_0|cpu|E_src2[0]~DUPLICATE_q  & (!\plat|nios2_gen2_0|cpu|E_src1 [0] $ (!\plat|nios2_gen2_0|cpu|R_logic_op[1]~DUPLICATE_q ))) ) ) # ( !\plat|nios2_gen2_0|cpu|R_logic_op[0]~DUPLICATE_q  & ( !\plat|nios2_gen2_0|cpu|R_logic_op[1]~DUPLICATE_q  
// $ (((\plat|nios2_gen2_0|cpu|E_src1 [0]) # (\plat|nios2_gen2_0|cpu|E_src2[0]~DUPLICATE_q ))) ) )

	.dataa(gnd),
	.datab(!\plat|nios2_gen2_0|cpu|E_src2[0]~DUPLICATE_q ),
	.datac(!\plat|nios2_gen2_0|cpu|E_src1 [0]),
	.datad(!\plat|nios2_gen2_0|cpu|R_logic_op[1]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|R_logic_op[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_logic_result[0]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_logic_result[0]~20 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_logic_result[0]~20 .lut_mask = 64'hC03FC03F033C033C;
defparam \plat|nios2_gen2_0|cpu|E_logic_result[0]~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y5_N48
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_alu_result[0]~13 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_alu_result[0]~13_combout  = ( \plat|nios2_gen2_0|cpu|Add2~57_sumout  & ( \plat|nios2_gen2_0|cpu|E_logic_result[0]~20_combout  & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~q ) # (\plat|nios2_gen2_0|cpu|E_shift_rot_result [0]) ) ) 
// ) # ( !\plat|nios2_gen2_0|cpu|Add2~57_sumout  & ( \plat|nios2_gen2_0|cpu|E_logic_result[0]~20_combout  & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & (\plat|nios2_gen2_0|cpu|R_ctrl_logic~q )) # (\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & 
// ((\plat|nios2_gen2_0|cpu|E_shift_rot_result [0]))) ) ) ) # ( \plat|nios2_gen2_0|cpu|Add2~57_sumout  & ( !\plat|nios2_gen2_0|cpu|E_logic_result[0]~20_combout  & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & (!\plat|nios2_gen2_0|cpu|R_ctrl_logic~q )) # 
// (\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & ((\plat|nios2_gen2_0|cpu|E_shift_rot_result [0]))) ) ) ) # ( !\plat|nios2_gen2_0|cpu|Add2~57_sumout  & ( !\plat|nios2_gen2_0|cpu|E_logic_result[0]~20_combout  & ( (\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & 
// \plat|nios2_gen2_0|cpu|E_shift_rot_result [0]) ) ) )

	.dataa(gnd),
	.datab(!\plat|nios2_gen2_0|cpu|R_ctrl_logic~q ),
	.datac(!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~q ),
	.datad(!\plat|nios2_gen2_0|cpu|E_shift_rot_result [0]),
	.datae(!\plat|nios2_gen2_0|cpu|Add2~57_sumout ),
	.dataf(!\plat|nios2_gen2_0|cpu|E_logic_result[0]~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_alu_result[0]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_alu_result[0]~13 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_alu_result[0]~13 .lut_mask = 64'h000FC0CF303FF0FF;
defparam \plat|nios2_gen2_0|cpu|E_alu_result[0]~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y5_N50
dffeas \plat|nios2_gen2_0|cpu|W_alu_result[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|E_alu_result[0]~13_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|nios2_gen2_0|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|W_alu_result [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|W_alu_result[0] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|W_alu_result[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y5_N12
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|LessThan0~0 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|LessThan0~0_combout  = ( \plat|nios2_gen2_0|cpu|W_alu_result[1]~DUPLICATE_q  & ( \plat|nios2_gen2_0|cpu|av_ld_align_cycle[0]~DUPLICATE_q  & ( !\plat|nios2_gen2_0|cpu|av_ld_align_cycle [1] ) ) ) # ( 
// \plat|nios2_gen2_0|cpu|W_alu_result[1]~DUPLICATE_q  & ( !\plat|nios2_gen2_0|cpu|av_ld_align_cycle[0]~DUPLICATE_q  & ( (!\plat|nios2_gen2_0|cpu|av_ld_align_cycle [1]) # (\plat|nios2_gen2_0|cpu|W_alu_result [0]) ) ) ) # ( 
// !\plat|nios2_gen2_0|cpu|W_alu_result[1]~DUPLICATE_q  & ( !\plat|nios2_gen2_0|cpu|av_ld_align_cycle[0]~DUPLICATE_q  & ( (!\plat|nios2_gen2_0|cpu|av_ld_align_cycle [1] & \plat|nios2_gen2_0|cpu|W_alu_result [0]) ) ) )

	.dataa(gnd),
	.datab(!\plat|nios2_gen2_0|cpu|av_ld_align_cycle [1]),
	.datac(!\plat|nios2_gen2_0|cpu|W_alu_result [0]),
	.datad(gnd),
	.datae(!\plat|nios2_gen2_0|cpu|W_alu_result[1]~DUPLICATE_q ),
	.dataf(!\plat|nios2_gen2_0|cpu|av_ld_align_cycle[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|LessThan0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|LessThan0~0 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|LessThan0~0 .lut_mask = 64'h0C0CCFCF0000CCCC;
defparam \plat|nios2_gen2_0|cpu|LessThan0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y8_N3
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[0]~0 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[0]~0_combout  = ( \plat|nios2_gen2_0|cpu|av_ld_byte3_data [0] & ( \plat|ram_0|the_altsyncram|auto_generated|q_a [16] & ( (!\plat|nios2_gen2_0|cpu|av_ld_aligning_data~q  & 
// (((\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0])))) # (\plat|nios2_gen2_0|cpu|av_ld_aligning_data~q  & (((\plat|nios2_gen2_0|cpu|av_fill_bit~0_combout )) # (\plat|nios2_gen2_0|cpu|LessThan0~0_combout ))) ) ) ) # ( 
// !\plat|nios2_gen2_0|cpu|av_ld_byte3_data [0] & ( \plat|ram_0|the_altsyncram|auto_generated|q_a [16] & ( (!\plat|nios2_gen2_0|cpu|av_ld_aligning_data~q  & (((\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0])))) # 
// (\plat|nios2_gen2_0|cpu|av_ld_aligning_data~q  & (!\plat|nios2_gen2_0|cpu|LessThan0~0_combout  & ((\plat|nios2_gen2_0|cpu|av_fill_bit~0_combout )))) ) ) ) # ( \plat|nios2_gen2_0|cpu|av_ld_byte3_data [0] & ( !\plat|ram_0|the_altsyncram|auto_generated|q_a 
// [16] & ( (\plat|nios2_gen2_0|cpu|av_ld_aligning_data~q  & ((\plat|nios2_gen2_0|cpu|av_fill_bit~0_combout ) # (\plat|nios2_gen2_0|cpu|LessThan0~0_combout ))) ) ) ) # ( !\plat|nios2_gen2_0|cpu|av_ld_byte3_data [0] & ( 
// !\plat|ram_0|the_altsyncram|auto_generated|q_a [16] & ( (\plat|nios2_gen2_0|cpu|av_ld_aligning_data~q  & (!\plat|nios2_gen2_0|cpu|LessThan0~0_combout  & \plat|nios2_gen2_0|cpu|av_fill_bit~0_combout )) ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|av_ld_aligning_data~q ),
	.datab(!\plat|nios2_gen2_0|cpu|LessThan0~0_combout ),
	.datac(!\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0]),
	.datad(!\plat|nios2_gen2_0|cpu|av_fill_bit~0_combout ),
	.datae(!\plat|nios2_gen2_0|cpu|av_ld_byte3_data [0]),
	.dataf(!\plat|ram_0|the_altsyncram|auto_generated|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[0]~0 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[0]~0 .lut_mask = 64'h004411550A4E1B5F;
defparam \plat|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y8_N5
dffeas \plat|nios2_gen2_0|cpu|av_ld_byte2_data[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|av_ld_byte2_data_nxt[0]~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|av_ld_byte2_data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|av_ld_byte2_data[0] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|av_ld_byte2_data[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y8_N39
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[0]~0 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[0]~0_combout  = ( \plat|nios2_gen2_0|cpu|av_ld_aligning_data~q  & ( \plat|ram_0|the_altsyncram|auto_generated|q_a [8] & ( (!\plat|nios2_gen2_0|cpu|LessThan0~0_combout  & 
// ((\plat|nios2_gen2_0|cpu|av_fill_bit~0_combout ))) # (\plat|nios2_gen2_0|cpu|LessThan0~0_combout  & (\plat|nios2_gen2_0|cpu|av_ld_byte2_data [0])) ) ) ) # ( !\plat|nios2_gen2_0|cpu|av_ld_aligning_data~q  & ( \plat|ram_0|the_altsyncram|auto_generated|q_a 
// [8] & ( \plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0] ) ) ) # ( \plat|nios2_gen2_0|cpu|av_ld_aligning_data~q  & ( !\plat|ram_0|the_altsyncram|auto_generated|q_a [8] & ( (!\plat|nios2_gen2_0|cpu|LessThan0~0_combout  & 
// ((\plat|nios2_gen2_0|cpu|av_fill_bit~0_combout ))) # (\plat|nios2_gen2_0|cpu|LessThan0~0_combout  & (\plat|nios2_gen2_0|cpu|av_ld_byte2_data [0])) ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|av_ld_byte2_data [0]),
	.datab(!\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0]),
	.datac(!\plat|nios2_gen2_0|cpu|LessThan0~0_combout ),
	.datad(!\plat|nios2_gen2_0|cpu|av_fill_bit~0_combout ),
	.datae(!\plat|nios2_gen2_0|cpu|av_ld_aligning_data~q ),
	.dataf(!\plat|ram_0|the_altsyncram|auto_generated|q_a [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[0]~0 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[0]~0 .lut_mask = 64'h000005F5333305F5;
defparam \plat|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y8_N41
dffeas \plat|nios2_gen2_0|cpu|av_ld_byte1_data[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[0]~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\plat|nios2_gen2_0|cpu|av_ld_byte1_data_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|av_ld_byte1_data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|av_ld_byte1_data[0] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|av_ld_byte1_data[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y8_N21
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|W_rf_wr_data[8]~11 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|W_rf_wr_data[8]~11_combout  = ( \plat|nios2_gen2_0|cpu|W_alu_result [8] & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_ld~DUPLICATE_q  & (!\plat|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~q  & ((!\plat|nios2_gen2_0|cpu|R_ctrl_br_cmp~q )))) # 
// (\plat|nios2_gen2_0|cpu|R_ctrl_ld~DUPLICATE_q  & (((\plat|nios2_gen2_0|cpu|av_ld_byte1_data [0])))) ) ) # ( !\plat|nios2_gen2_0|cpu|W_alu_result [8] & ( (\plat|nios2_gen2_0|cpu|R_ctrl_ld~DUPLICATE_q  & \plat|nios2_gen2_0|cpu|av_ld_byte1_data [0]) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|R_ctrl_ld~DUPLICATE_q ),
	.datab(!\plat|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~q ),
	.datac(!\plat|nios2_gen2_0|cpu|av_ld_byte1_data [0]),
	.datad(!\plat|nios2_gen2_0|cpu|R_ctrl_br_cmp~q ),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|W_alu_result [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|W_rf_wr_data[8]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|W_rf_wr_data[8]~11 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|W_rf_wr_data[8]~11 .lut_mask = 64'h050505058D058D05;
defparam \plat|nios2_gen2_0|cpu|W_rf_wr_data[8]~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y6_N14
dffeas \plat|nios2_gen2_0|cpu|d_writedata[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [7]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|d_writedata [7]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|d_writedata[7] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|d_writedata[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y6_N32
dffeas \plat|mm_interconnect_0|pio_leds_0_s1_agent_rsp_fifo|mem_used[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|pio_leds_0_s1_agent_rsp_fifo|mem_used[1]~2_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|pio_leds_0_s1_agent_rsp_fifo|mem_used [1]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_leds_0_s1_agent_rsp_fifo|mem_used[1] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|pio_leds_0_s1_agent_rsp_fifo|mem_used[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y6_N4
dffeas \plat|mm_interconnect_0|pio_leds_0_s1_agent_rsp_fifo|mem_used[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|pio_leds_0_s1_agent_rsp_fifo|mem_used[0]~3_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|pio_leds_0_s1_agent_rsp_fifo|mem_used [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_leds_0_s1_agent_rsp_fifo|mem_used[0] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|pio_leds_0_s1_agent_rsp_fifo|mem_used[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y6_N44
dffeas \plat|nios2_gen2_0|cpu|d_read (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|d_read_nxt~combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|d_read~q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|d_read .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|d_read .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y6_N12
cyclonev_lcell_comb \plat|mm_interconnect_0|pio_switch_0_s1_translator|wait_latency_counter[1]~0 (
// Equation(s):
// \plat|mm_interconnect_0|pio_switch_0_s1_translator|wait_latency_counter[1]~0_combout  = ( \plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~q  & ( (!\plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted~q  & 
// (\plat|nios2_gen2_0|cpu|d_write~q  & \plat|mm_interconnect_0|nios2_gen2_0_data_master_agent|hold_waitrequest~q )) ) ) # ( !\plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~q  & ( 
// (\plat|mm_interconnect_0|nios2_gen2_0_data_master_agent|hold_waitrequest~q  & (((!\plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted~q  & \plat|nios2_gen2_0|cpu|d_write~q )) # (\plat|nios2_gen2_0|cpu|d_read~q ))) ) )

	.dataa(!\plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted~q ),
	.datab(!\plat|nios2_gen2_0|cpu|d_read~q ),
	.datac(!\plat|nios2_gen2_0|cpu|d_write~q ),
	.datad(!\plat|mm_interconnect_0|nios2_gen2_0_data_master_agent|hold_waitrequest~q ),
	.datae(gnd),
	.dataf(!\plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|pio_switch_0_s1_translator|wait_latency_counter[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_switch_0_s1_translator|wait_latency_counter[1]~0 .extended_lut = "off";
defparam \plat|mm_interconnect_0|pio_switch_0_s1_translator|wait_latency_counter[1]~0 .lut_mask = 64'h003B003B000A000A;
defparam \plat|mm_interconnect_0|pio_switch_0_s1_translator|wait_latency_counter[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y6_N51
cyclonev_lcell_comb \plat|mm_interconnect_0|pio_leds_0_s1_translator|wait_latency_counter~1 (
// Equation(s):
// \plat|mm_interconnect_0|pio_leds_0_s1_translator|wait_latency_counter~1_combout  = ( \plat|mm_interconnect_0|pio_switch_0_s1_translator|wait_latency_counter[1]~0_combout  & ( (\plat|pio_leds_0|always0~0_combout  & 
// (!\plat|mm_interconnect_0|pio_leds_0_s1_translator|wait_latency_counter [0] & ((!\plat|mm_interconnect_0|pio_switch_0_s1_agent|m0_write~0_combout ) # (\plat|mm_interconnect_0|pio_leds_0_s1_translator|wait_latency_counter[1]~DUPLICATE_q )))) ) )

	.dataa(!\plat|mm_interconnect_0|pio_switch_0_s1_agent|m0_write~0_combout ),
	.datab(!\plat|mm_interconnect_0|pio_leds_0_s1_translator|wait_latency_counter[1]~DUPLICATE_q ),
	.datac(!\plat|pio_leds_0|always0~0_combout ),
	.datad(!\plat|mm_interconnect_0|pio_leds_0_s1_translator|wait_latency_counter [0]),
	.datae(gnd),
	.dataf(!\plat|mm_interconnect_0|pio_switch_0_s1_translator|wait_latency_counter[1]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|pio_leds_0_s1_translator|wait_latency_counter~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_leds_0_s1_translator|wait_latency_counter~1 .extended_lut = "off";
defparam \plat|mm_interconnect_0|pio_leds_0_s1_translator|wait_latency_counter~1 .lut_mask = 64'h000000000B000B00;
defparam \plat|mm_interconnect_0|pio_leds_0_s1_translator|wait_latency_counter~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y6_N53
dffeas \plat|mm_interconnect_0|pio_leds_0_s1_translator|wait_latency_counter[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|pio_leds_0_s1_translator|wait_latency_counter~1_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|pio_leds_0_s1_translator|wait_latency_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_leds_0_s1_translator|wait_latency_counter[0] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|pio_leds_0_s1_translator|wait_latency_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y5_N18
cyclonev_lcell_comb \plat|mm_interconnect_0|router|Equal1~1 (
// Equation(s):
// \plat|mm_interconnect_0|router|Equal1~1_combout  = ( !\plat|nios2_gen2_0|cpu|W_alu_result [7] & ( !\plat|nios2_gen2_0|cpu|W_alu_result [10] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|nios2_gen2_0|cpu|W_alu_result [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|W_alu_result [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|router|Equal1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|router|Equal1~1 .extended_lut = "off";
defparam \plat|mm_interconnect_0|router|Equal1~1 .lut_mask = 64'hF0F0F0F000000000;
defparam \plat|mm_interconnect_0|router|Equal1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y5_N21
cyclonev_lcell_comb \plat|mm_interconnect_0|cmd_demux|sink_ready~1 (
// Equation(s):
// \plat|mm_interconnect_0|cmd_demux|sink_ready~1_combout  = ( \plat|mm_interconnect_0|router|Equal1~0_combout  & ( (\plat|mm_interconnect_0|router|Equal1~1_combout  & (\plat|nios2_gen2_0|cpu|W_alu_result [4] & (\plat|nios2_gen2_0|cpu|W_alu_result [5] & 
// \plat|mm_interconnect_0|nios2_gen2_0_data_master_agent|hold_waitrequest~q ))) ) )

	.dataa(!\plat|mm_interconnect_0|router|Equal1~1_combout ),
	.datab(!\plat|nios2_gen2_0|cpu|W_alu_result [4]),
	.datac(!\plat|nios2_gen2_0|cpu|W_alu_result [5]),
	.datad(!\plat|mm_interconnect_0|nios2_gen2_0_data_master_agent|hold_waitrequest~q ),
	.datae(gnd),
	.dataf(!\plat|mm_interconnect_0|router|Equal1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|cmd_demux|sink_ready~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|cmd_demux|sink_ready~1 .extended_lut = "off";
defparam \plat|mm_interconnect_0|cmd_demux|sink_ready~1 .lut_mask = 64'h0000000000010001;
defparam \plat|mm_interconnect_0|cmd_demux|sink_ready~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y5_N36
cyclonev_lcell_comb \plat|mm_interconnect_0|cmd_demux|sink_ready~2 (
// Equation(s):
// \plat|mm_interconnect_0|cmd_demux|sink_ready~2_combout  = ( \plat|mm_interconnect_0|cmd_demux|sink_ready~1_combout  & ( \plat|pio_leds_0|always0~0_combout  & ( (!\plat|mm_interconnect_0|pio_leds_0_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q  & 
// (!\plat|mm_interconnect_0|pio_leds_0_s1_translator|wait_latency_counter[1]~DUPLICATE_q  & (!\plat|mm_interconnect_0|pio_leds_0_s1_translator|wait_latency_counter [0] $ (!\plat|mm_interconnect_0|pio_switch_0_s1_agent|m0_write~0_combout )))) ) ) ) # ( 
// \plat|mm_interconnect_0|cmd_demux|sink_ready~1_combout  & ( !\plat|pio_leds_0|always0~0_combout  & ( (!\plat|mm_interconnect_0|pio_leds_0_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q  & (\plat|mm_interconnect_0|pio_leds_0_s1_translator|wait_latency_counter 
// [0] & !\plat|mm_interconnect_0|pio_leds_0_s1_translator|wait_latency_counter[1]~DUPLICATE_q )) ) ) )

	.dataa(!\plat|mm_interconnect_0|pio_leds_0_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q ),
	.datab(!\plat|mm_interconnect_0|pio_leds_0_s1_translator|wait_latency_counter [0]),
	.datac(!\plat|mm_interconnect_0|pio_switch_0_s1_agent|m0_write~0_combout ),
	.datad(!\plat|mm_interconnect_0|pio_leds_0_s1_translator|wait_latency_counter[1]~DUPLICATE_q ),
	.datae(!\plat|mm_interconnect_0|cmd_demux|sink_ready~1_combout ),
	.dataf(!\plat|pio_leds_0|always0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|cmd_demux|sink_ready~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|cmd_demux|sink_ready~2 .extended_lut = "off";
defparam \plat|mm_interconnect_0|cmd_demux|sink_ready~2 .lut_mask = 64'h0000220000002800;
defparam \plat|mm_interconnect_0|cmd_demux|sink_ready~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y6_N3
cyclonev_lcell_comb \plat|mm_interconnect_0|pio_leds_0_s1_agent_rsp_fifo|mem_used[0]~3 (
// Equation(s):
// \plat|mm_interconnect_0|pio_leds_0_s1_agent_rsp_fifo|mem_used[0]~3_combout  = ( \plat|mm_interconnect_0|pio_leds_0_s1_agent_rsp_fifo|mem_used [0] & ( \plat|mm_interconnect_0|cmd_demux|sink_ready~2_combout  & ( 
// (!\plat|mm_interconnect_0|pio_leds_0_s1_translator|read_latency_shift_reg [0]) # ((\plat|mm_interconnect_0|pio_leds_0_s1_agent_rsp_fifo|mem_used [1]) # (\plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|uav_read~0_combout )) ) ) ) # ( 
// !\plat|mm_interconnect_0|pio_leds_0_s1_agent_rsp_fifo|mem_used [0] & ( \plat|mm_interconnect_0|cmd_demux|sink_ready~2_combout  & ( \plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|uav_read~0_combout  ) ) ) # ( 
// \plat|mm_interconnect_0|pio_leds_0_s1_agent_rsp_fifo|mem_used [0] & ( !\plat|mm_interconnect_0|cmd_demux|sink_ready~2_combout  & ( (!\plat|mm_interconnect_0|pio_leds_0_s1_translator|read_latency_shift_reg [0]) # 
// (\plat|mm_interconnect_0|pio_leds_0_s1_agent_rsp_fifo|mem_used [1]) ) ) )

	.dataa(!\plat|mm_interconnect_0|pio_leds_0_s1_translator|read_latency_shift_reg [0]),
	.datab(!\plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|uav_read~0_combout ),
	.datac(!\plat|mm_interconnect_0|pio_leds_0_s1_agent_rsp_fifo|mem_used [1]),
	.datad(gnd),
	.datae(!\plat|mm_interconnect_0|pio_leds_0_s1_agent_rsp_fifo|mem_used [0]),
	.dataf(!\plat|mm_interconnect_0|cmd_demux|sink_ready~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|pio_leds_0_s1_agent_rsp_fifo|mem_used[0]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_leds_0_s1_agent_rsp_fifo|mem_used[0]~3 .extended_lut = "off";
defparam \plat|mm_interconnect_0|pio_leds_0_s1_agent_rsp_fifo|mem_used[0]~3 .lut_mask = 64'h0000AFAF3333BFBF;
defparam \plat|mm_interconnect_0|pio_leds_0_s1_agent_rsp_fifo|mem_used[0]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y6_N5
dffeas \plat|mm_interconnect_0|pio_leds_0_s1_agent_rsp_fifo|mem_used[0]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|pio_leds_0_s1_agent_rsp_fifo|mem_used[0]~3_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|pio_leds_0_s1_agent_rsp_fifo|mem_used[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_leds_0_s1_agent_rsp_fifo|mem_used[0]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|pio_leds_0_s1_agent_rsp_fifo|mem_used[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y6_N12
cyclonev_lcell_comb \plat|mm_interconnect_0|pio_leds_0_s1_agent_rsp_fifo|mem_used[1]~1 (
// Equation(s):
// \plat|mm_interconnect_0|pio_leds_0_s1_agent_rsp_fifo|mem_used[1]~1_combout  = ( \plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|uav_read~0_combout  & ( (!\plat|mm_interconnect_0|pio_leds_0_s1_translator|read_latency_shift_reg [0] & 
// \plat|mm_interconnect_0|pio_leds_0_s1_agent_rsp_fifo|mem_used[0]~DUPLICATE_q ) ) )

	.dataa(gnd),
	.datab(!\plat|mm_interconnect_0|pio_leds_0_s1_translator|read_latency_shift_reg [0]),
	.datac(!\plat|mm_interconnect_0|pio_leds_0_s1_agent_rsp_fifo|mem_used[0]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|uav_read~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|pio_leds_0_s1_agent_rsp_fifo|mem_used[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_leds_0_s1_agent_rsp_fifo|mem_used[1]~1 .extended_lut = "off";
defparam \plat|mm_interconnect_0|pio_leds_0_s1_agent_rsp_fifo|mem_used[1]~1 .lut_mask = 64'h000000000C0C0C0C;
defparam \plat|mm_interconnect_0|pio_leds_0_s1_agent_rsp_fifo|mem_used[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y6_N12
cyclonev_lcell_comb \plat|mm_interconnect_0|pio_leds_0_s1_agent_rsp_fifo|mem_used[1]~0 (
// Equation(s):
// \plat|mm_interconnect_0|pio_leds_0_s1_agent_rsp_fifo|mem_used[1]~0_combout  = ( \plat|mm_interconnect_0|pio_leds_0_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q  & ( (!\plat|mm_interconnect_0|pio_leds_0_s1_agent_rsp_fifo|mem_used [0]) # 
// (!\plat|mm_interconnect_0|pio_leds_0_s1_translator|read_latency_shift_reg [0]) ) )

	.dataa(gnd),
	.datab(!\plat|mm_interconnect_0|pio_leds_0_s1_agent_rsp_fifo|mem_used [0]),
	.datac(gnd),
	.datad(!\plat|mm_interconnect_0|pio_leds_0_s1_translator|read_latency_shift_reg [0]),
	.datae(gnd),
	.dataf(!\plat|mm_interconnect_0|pio_leds_0_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|pio_leds_0_s1_agent_rsp_fifo|mem_used[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_leds_0_s1_agent_rsp_fifo|mem_used[1]~0 .extended_lut = "off";
defparam \plat|mm_interconnect_0|pio_leds_0_s1_agent_rsp_fifo|mem_used[1]~0 .lut_mask = 64'h00000000FFCCFFCC;
defparam \plat|mm_interconnect_0|pio_leds_0_s1_agent_rsp_fifo|mem_used[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y6_N57
cyclonev_lcell_comb \plat|mm_interconnect_0|pio_leds_0_s1_agent|m0_write (
// Equation(s):
// \plat|mm_interconnect_0|pio_leds_0_s1_agent|m0_write~combout  = ( \plat|nios2_gen2_0|cpu|W_alu_result [4] & ( !\plat|mm_interconnect_0|pio_leds_0_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q  & ( (\plat|nios2_gen2_0|cpu|W_alu_result [5] & 
// (\plat|mm_interconnect_0|router|Equal1~0_combout  & (\plat|mm_interconnect_0|router|Equal1~1_combout  & \plat|mm_interconnect_0|pio_switch_0_s1_agent|m0_write~0_combout ))) ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|W_alu_result [5]),
	.datab(!\plat|mm_interconnect_0|router|Equal1~0_combout ),
	.datac(!\plat|mm_interconnect_0|router|Equal1~1_combout ),
	.datad(!\plat|mm_interconnect_0|pio_switch_0_s1_agent|m0_write~0_combout ),
	.datae(!\plat|nios2_gen2_0|cpu|W_alu_result [4]),
	.dataf(!\plat|mm_interconnect_0|pio_leds_0_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|pio_leds_0_s1_agent|m0_write~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_leds_0_s1_agent|m0_write .extended_lut = "off";
defparam \plat|mm_interconnect_0|pio_leds_0_s1_agent|m0_write .lut_mask = 64'h0000000100000000;
defparam \plat|mm_interconnect_0|pio_leds_0_s1_agent|m0_write .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y6_N8
dffeas \plat|mm_interconnect_0|pio_leds_0_s1_translator|wait_latency_counter[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|pio_leds_0_s1_translator|wait_latency_counter~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|pio_leds_0_s1_translator|wait_latency_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_leds_0_s1_translator|wait_latency_counter[1] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|pio_leds_0_s1_translator|wait_latency_counter[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y6_N30
cyclonev_lcell_comb \plat|mm_interconnect_0|pio_leds_0_s1_agent_rsp_fifo|mem_used[1]~2 (
// Equation(s):
// \plat|mm_interconnect_0|pio_leds_0_s1_agent_rsp_fifo|mem_used[1]~2_combout  = ( \plat|mm_interconnect_0|pio_leds_0_s1_agent|m0_write~combout  & ( \plat|mm_interconnect_0|pio_leds_0_s1_translator|wait_latency_counter [1] & ( 
// \plat|mm_interconnect_0|pio_leds_0_s1_agent_rsp_fifo|mem_used[1]~0_combout  ) ) ) # ( !\plat|mm_interconnect_0|pio_leds_0_s1_agent|m0_write~combout  & ( \plat|mm_interconnect_0|pio_leds_0_s1_translator|wait_latency_counter [1] & ( 
// \plat|mm_interconnect_0|pio_leds_0_s1_agent_rsp_fifo|mem_used[1]~0_combout  ) ) ) # ( \plat|mm_interconnect_0|pio_leds_0_s1_agent|m0_write~combout  & ( !\plat|mm_interconnect_0|pio_leds_0_s1_translator|wait_latency_counter [1] & ( 
// ((\plat|mm_interconnect_0|pio_leds_0_s1_agent_rsp_fifo|mem_used[1]~1_combout  & (!\plat|mm_interconnect_0|pio_leds_0_s1_translator|wait_latency_counter [0] & \plat|mm_interconnect_0|cmd_demux|sink_ready~1_combout ))) # 
// (\plat|mm_interconnect_0|pio_leds_0_s1_agent_rsp_fifo|mem_used[1]~0_combout ) ) ) ) # ( !\plat|mm_interconnect_0|pio_leds_0_s1_agent|m0_write~combout  & ( !\plat|mm_interconnect_0|pio_leds_0_s1_translator|wait_latency_counter [1] & ( 
// ((\plat|mm_interconnect_0|pio_leds_0_s1_agent_rsp_fifo|mem_used[1]~1_combout  & (\plat|mm_interconnect_0|pio_leds_0_s1_translator|wait_latency_counter [0] & \plat|mm_interconnect_0|cmd_demux|sink_ready~1_combout ))) # 
// (\plat|mm_interconnect_0|pio_leds_0_s1_agent_rsp_fifo|mem_used[1]~0_combout ) ) ) )

	.dataa(!\plat|mm_interconnect_0|pio_leds_0_s1_agent_rsp_fifo|mem_used[1]~1_combout ),
	.datab(!\plat|mm_interconnect_0|pio_leds_0_s1_translator|wait_latency_counter [0]),
	.datac(!\plat|mm_interconnect_0|cmd_demux|sink_ready~1_combout ),
	.datad(!\plat|mm_interconnect_0|pio_leds_0_s1_agent_rsp_fifo|mem_used[1]~0_combout ),
	.datae(!\plat|mm_interconnect_0|pio_leds_0_s1_agent|m0_write~combout ),
	.dataf(!\plat|mm_interconnect_0|pio_leds_0_s1_translator|wait_latency_counter [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|pio_leds_0_s1_agent_rsp_fifo|mem_used[1]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_leds_0_s1_agent_rsp_fifo|mem_used[1]~2 .extended_lut = "off";
defparam \plat|mm_interconnect_0|pio_leds_0_s1_agent_rsp_fifo|mem_used[1]~2 .lut_mask = 64'h01FF04FF00FF00FF;
defparam \plat|mm_interconnect_0|pio_leds_0_s1_agent_rsp_fifo|mem_used[1]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y6_N31
dffeas \plat|mm_interconnect_0|pio_leds_0_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|pio_leds_0_s1_agent_rsp_fifo|mem_used[1]~2_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|pio_leds_0_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_leds_0_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|pio_leds_0_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y5_N24
cyclonev_lcell_comb \plat|pio_leds_0|always0~0 (
// Equation(s):
// \plat|pio_leds_0|always0~0_combout  = ( \plat|nios2_gen2_0|cpu|W_alu_result [4] & ( \plat|mm_interconnect_0|router|Equal1~0_combout  & ( (!\plat|mm_interconnect_0|pio_leds_0_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q  & 
// (\plat|mm_interconnect_0|router|Equal1~1_combout  & \plat|nios2_gen2_0|cpu|W_alu_result [5])) ) ) )

	.dataa(!\plat|mm_interconnect_0|pio_leds_0_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\plat|mm_interconnect_0|router|Equal1~1_combout ),
	.datad(!\plat|nios2_gen2_0|cpu|W_alu_result [5]),
	.datae(!\plat|nios2_gen2_0|cpu|W_alu_result [4]),
	.dataf(!\plat|mm_interconnect_0|router|Equal1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|pio_leds_0|always0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|pio_leds_0|always0~0 .extended_lut = "off";
defparam \plat|pio_leds_0|always0~0 .lut_mask = 64'h000000000000000A;
defparam \plat|pio_leds_0|always0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y6_N30
cyclonev_lcell_comb \plat|pio_leds_0|always0~1 (
// Equation(s):
// \plat|pio_leds_0|always0~1_combout  = ( \plat|mm_interconnect_0|nios2_gen2_0_data_master_agent|hold_waitrequest~q  & ( (!\plat|nios2_gen2_0|cpu|W_alu_result[2]~DUPLICATE_q  & 
// (!\plat|mm_interconnect_0|pio_leds_0_s1_translator|wait_latency_counter[1]~DUPLICATE_q  & (!\plat|mm_interconnect_0|pio_leds_0_s1_translator|wait_latency_counter [0] & !\plat|nios2_gen2_0|cpu|W_alu_result[3]~DUPLICATE_q ))) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|W_alu_result[2]~DUPLICATE_q ),
	.datab(!\plat|mm_interconnect_0|pio_leds_0_s1_translator|wait_latency_counter[1]~DUPLICATE_q ),
	.datac(!\plat|mm_interconnect_0|pio_leds_0_s1_translator|wait_latency_counter [0]),
	.datad(!\plat|nios2_gen2_0|cpu|W_alu_result[3]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\plat|mm_interconnect_0|nios2_gen2_0_data_master_agent|hold_waitrequest~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|pio_leds_0|always0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|pio_leds_0|always0~1 .extended_lut = "off";
defparam \plat|pio_leds_0|always0~1 .lut_mask = 64'h0000000080008000;
defparam \plat|pio_leds_0|always0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y6_N12
cyclonev_lcell_comb \plat|pio_leds_0|always0~2 (
// Equation(s):
// \plat|pio_leds_0|always0~2_combout  = ( \plat|pio_leds_0|always0~0_combout  & ( \plat|pio_leds_0|always0~1_combout  & ( (!\plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted~q  & \plat|nios2_gen2_0|cpu|d_write~q ) ) ) )

	.dataa(gnd),
	.datab(!\plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted~q ),
	.datac(!\plat|nios2_gen2_0|cpu|d_write~q ),
	.datad(gnd),
	.datae(!\plat|pio_leds_0|always0~0_combout ),
	.dataf(!\plat|pio_leds_0|always0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|pio_leds_0|always0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|pio_leds_0|always0~2 .extended_lut = "off";
defparam \plat|pio_leds_0|always0~2 .lut_mask = 64'h0000000000000C0C;
defparam \plat|pio_leds_0|always0~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y6_N2
dffeas \plat|pio_leds_0|data_out[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|nios2_gen2_0|cpu|d_writedata [7]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\plat|pio_leds_0|always0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|pio_leds_0|data_out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|pio_leds_0|data_out[7] .is_wysiwyg = "true";
defparam \plat|pio_leds_0|data_out[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y6_N12
cyclonev_lcell_comb \plat|pio_leds_0|readdata[7] (
// Equation(s):
// \plat|pio_leds_0|readdata [7] = (!\plat|nios2_gen2_0|cpu|W_alu_result[2]~DUPLICATE_q  & (!\plat|nios2_gen2_0|cpu|W_alu_result [3] & \plat|pio_leds_0|data_out [7]))

	.dataa(!\plat|nios2_gen2_0|cpu|W_alu_result[2]~DUPLICATE_q ),
	.datab(!\plat|nios2_gen2_0|cpu|W_alu_result [3]),
	.datac(!\plat|pio_leds_0|data_out [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|pio_leds_0|readdata [7]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|pio_leds_0|readdata[7] .extended_lut = "off";
defparam \plat|pio_leds_0|readdata[7] .lut_mask = 64'h0808080808080808;
defparam \plat|pio_leds_0|readdata[7] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y6_N14
dffeas \plat|mm_interconnect_0|pio_leds_0_s1_translator|av_readdata_pre[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|pio_leds_0|readdata [7]),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|pio_leds_0_s1_translator|av_readdata_pre [7]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_leds_0_s1_translator|av_readdata_pre[7] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|pio_leds_0_s1_translator|av_readdata_pre[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y6_N23
dffeas \plat|nios2_gen2_0|cpu|d_writedata[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [0]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|d_writedata [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|d_writedata[0] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|d_writedata[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y6_N3
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_mem_byte_en~0 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_mem_byte_en~0_combout  = ( \plat|nios2_gen2_0|cpu|Add2~49_sumout  & ( !\plat|nios2_gen2_0|cpu|D_ctrl_mem8~1_combout  $ (!\plat|nios2_gen2_0|cpu|D_ctrl_mem16~1_combout ) ) ) # ( !\plat|nios2_gen2_0|cpu|Add2~49_sumout  & ( 
// (!\plat|nios2_gen2_0|cpu|Add2~57_sumout ) # ((\plat|nios2_gen2_0|cpu|D_ctrl_mem16~1_combout ) # (\plat|nios2_gen2_0|cpu|D_ctrl_mem8~1_combout )) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|Add2~57_sumout ),
	.datab(gnd),
	.datac(!\plat|nios2_gen2_0|cpu|D_ctrl_mem8~1_combout ),
	.datad(!\plat|nios2_gen2_0|cpu|D_ctrl_mem16~1_combout ),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|Add2~49_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_mem_byte_en~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_mem_byte_en~0 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_mem_byte_en~0 .lut_mask = 64'hAFFFAFFF0FF00FF0;
defparam \plat|nios2_gen2_0|cpu|E_mem_byte_en~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y6_N4
dffeas \plat|nios2_gen2_0|cpu|d_byteenable[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|E_mem_byte_en~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|d_byteenable [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|d_byteenable[0] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|d_byteenable[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y6_N21
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|d_writedata[1]~feeder (
// Equation(s):
// \plat|nios2_gen2_0|cpu|d_writedata[1]~feeder_combout  = ( \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [1] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|d_writedata[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|d_writedata[1]~feeder .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|d_writedata[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \plat|nios2_gen2_0|cpu|d_writedata[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y6_N23
dffeas \plat|nios2_gen2_0|cpu|d_writedata[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|d_writedata[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|d_writedata [1]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|d_writedata[1] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|d_writedata[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y7_N8
dffeas \plat|nios2_gen2_0|cpu|d_writedata[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [4]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|d_writedata [4]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|d_writedata[4] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|d_writedata[4] .power_up = "low";
// synopsys translate_on

// Location: M10K_X69_Y5_N0
cyclonev_ram_block \plat|ram_0|the_altsyncram|auto_generated|ram_block1a0 (
	.portawe(!\plat|ram_0|wren~0_combout ),
	.portare(\plat|ram_0|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\plat|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,\plat|nios2_gen2_0|cpu|d_writedata [7],\plat|nios2_gen2_0|cpu|d_writedata [6],\plat|nios2_gen2_0|cpu|d_writedata [5],\plat|nios2_gen2_0|cpu|d_writedata [4],\plat|nios2_gen2_0|cpu|d_writedata [3],\plat|nios2_gen2_0|cpu|d_writedata [2],\plat|nios2_gen2_0|cpu|d_writedata [1],
\plat|nios2_gen2_0|cpu|d_writedata [0]}),
	.portaaddr({\plat|nios2_gen2_0|cpu|W_alu_result [11],\plat|nios2_gen2_0|cpu|W_alu_result [10],\plat|nios2_gen2_0|cpu|W_alu_result[9]~DUPLICATE_q ,\plat|nios2_gen2_0|cpu|W_alu_result [8],\plat|nios2_gen2_0|cpu|W_alu_result [7],\plat|nios2_gen2_0|cpu|W_alu_result[6]~DUPLICATE_q ,
\plat|nios2_gen2_0|cpu|W_alu_result [5],\plat|nios2_gen2_0|cpu|W_alu_result [4],\plat|nios2_gen2_0|cpu|W_alu_result[3]~DUPLICATE_q ,\plat|nios2_gen2_0|cpu|W_alu_result[2]~DUPLICATE_q }),
	.portabyteenamasks({\plat|nios2_gen2_0|cpu|d_byteenable [0]}),
	.portbdatain(10'b0000000000),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\plat|ram_0|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a0 .clk0_input_clock_enable = "ena0";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a0 .init_file = "platform_ram_0.hex";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a0 .logical_ram_name = "platform:plat|platform_ram_0:ram_0|altsyncram:the_altsyncram|altsyncram_gbm1:auto_generated|ALTSYNCRAM";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a0 .operation_mode = "single_port";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a0 .port_a_address_width = 10;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a0 .port_a_byte_enable_mask_width = 1;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a0 .port_a_byte_size = 10;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a0 .port_a_data_width = 10;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a0 .port_a_last_address = 1023;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 1024;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "dont_care";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a0 .port_b_address_width = 10;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a0 .port_b_data_width = 10;
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a0 .mem_init4 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a0 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a0 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a0 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|ram_0|the_altsyncram|auto_generated|ram_block1a0 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X66_Y6_N48
cyclonev_lcell_comb \plat|mm_interconnect_0|rsp_mux|src_payload~5 (
// Equation(s):
// \plat|mm_interconnect_0|rsp_mux|src_payload~5_combout  = ( \plat|ram_0|the_altsyncram|auto_generated|q_a [7] & ( ((\plat|mm_interconnect_0|pio_leds_0_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q  & 
// \plat|mm_interconnect_0|pio_leds_0_s1_translator|av_readdata_pre [7])) # (\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ) ) ) # ( !\plat|ram_0|the_altsyncram|auto_generated|q_a [7] & ( 
// (\plat|mm_interconnect_0|pio_leds_0_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q  & \plat|mm_interconnect_0|pio_leds_0_s1_translator|av_readdata_pre [7]) ) )

	.dataa(!\plat|mm_interconnect_0|pio_leds_0_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ),
	.datab(!\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ),
	.datac(!\plat|mm_interconnect_0|pio_leds_0_s1_translator|av_readdata_pre [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|ram_0|the_altsyncram|auto_generated|q_a [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|rsp_mux|src_payload~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|rsp_mux|src_payload~5 .extended_lut = "off";
defparam \plat|mm_interconnect_0|rsp_mux|src_payload~5 .lut_mask = 64'h0505050537373737;
defparam \plat|mm_interconnect_0|rsp_mux|src_payload~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y6_N49
dffeas \plat|nios2_gen2_0|cpu|av_ld_byte0_data[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|rsp_mux|src_payload~5_combout ),
	.asdata(\plat|nios2_gen2_0|cpu|av_ld_byte1_data [7]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|nios2_gen2_0|cpu|av_ld_rshift8~0_combout ),
	.ena(\plat|nios2_gen2_0|cpu|av_ld_byte0_data[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|av_ld_byte0_data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|av_ld_byte0_data[7] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|av_ld_byte0_data[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y6_N57
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|W_rf_wr_data[7]~6 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|W_rf_wr_data[7]~6_combout  = ( \plat|nios2_gen2_0|cpu|R_ctrl_br_cmp~q  & ( \plat|nios2_gen2_0|cpu|R_ctrl_ld~DUPLICATE_q  & ( \plat|nios2_gen2_0|cpu|av_ld_byte0_data [7] ) ) ) # ( !\plat|nios2_gen2_0|cpu|R_ctrl_br_cmp~q  & ( 
// \plat|nios2_gen2_0|cpu|R_ctrl_ld~DUPLICATE_q  & ( \plat|nios2_gen2_0|cpu|av_ld_byte0_data [7] ) ) ) # ( !\plat|nios2_gen2_0|cpu|R_ctrl_br_cmp~q  & ( !\plat|nios2_gen2_0|cpu|R_ctrl_ld~DUPLICATE_q  & ( (\plat|nios2_gen2_0|cpu|W_alu_result [7] & 
// !\plat|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~DUPLICATE_q ) ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|av_ld_byte0_data [7]),
	.datab(gnd),
	.datac(!\plat|nios2_gen2_0|cpu|W_alu_result [7]),
	.datad(!\plat|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~DUPLICATE_q ),
	.datae(!\plat|nios2_gen2_0|cpu|R_ctrl_br_cmp~q ),
	.dataf(!\plat|nios2_gen2_0|cpu|R_ctrl_ld~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|W_rf_wr_data[7]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|W_rf_wr_data[7]~6 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|W_rf_wr_data[7]~6 .lut_mask = 64'h0F00000055555555;
defparam \plat|nios2_gen2_0|cpu|W_rf_wr_data[7]~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y6_N39
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|d_writedata[6]~feeder (
// Equation(s):
// \plat|nios2_gen2_0|cpu|d_writedata[6]~feeder_combout  = ( \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [6] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|d_writedata[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|d_writedata[6]~feeder .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|d_writedata[6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \plat|nios2_gen2_0|cpu|d_writedata[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y6_N41
dffeas \plat|nios2_gen2_0|cpu|d_writedata[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|d_writedata[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|d_writedata [6]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|d_writedata[6] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|d_writedata[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y6_N32
dffeas \plat|pio_leds_0|data_out[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|nios2_gen2_0|cpu|d_writedata [6]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\plat|pio_leds_0|always0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|pio_leds_0|data_out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|pio_leds_0|data_out[6] .is_wysiwyg = "true";
defparam \plat|pio_leds_0|data_out[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y6_N51
cyclonev_lcell_comb \plat|pio_leds_0|readdata[6] (
// Equation(s):
// \plat|pio_leds_0|readdata [6] = ( !\plat|nios2_gen2_0|cpu|W_alu_result[3]~DUPLICATE_q  & ( (\plat|pio_leds_0|data_out [6] & !\plat|nios2_gen2_0|cpu|W_alu_result[2]~DUPLICATE_q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|pio_leds_0|data_out [6]),
	.datad(!\plat|nios2_gen2_0|cpu|W_alu_result[2]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|W_alu_result[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|pio_leds_0|readdata [6]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|pio_leds_0|readdata[6] .extended_lut = "off";
defparam \plat|pio_leds_0|readdata[6] .lut_mask = 64'h0F000F0000000000;
defparam \plat|pio_leds_0|readdata[6] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y6_N53
dffeas \plat|mm_interconnect_0|pio_leds_0_s1_translator|av_readdata_pre[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|pio_leds_0|readdata [6]),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|pio_leds_0_s1_translator|av_readdata_pre [6]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_leds_0_s1_translator|av_readdata_pre[6] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|pio_leds_0_s1_translator|av_readdata_pre[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y5_N54
cyclonev_lcell_comb \plat|mm_interconnect_0|rsp_mux|src_payload~4 (
// Equation(s):
// \plat|mm_interconnect_0|rsp_mux|src_payload~4_combout  = ( \plat|ram_0|the_altsyncram|auto_generated|q_a [6] & ( ((\plat|mm_interconnect_0|pio_leds_0_s1_translator|read_latency_shift_reg [0] & 
// \plat|mm_interconnect_0|pio_leds_0_s1_translator|av_readdata_pre [6])) # (\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0]) ) ) # ( !\plat|ram_0|the_altsyncram|auto_generated|q_a [6] & ( 
// (\plat|mm_interconnect_0|pio_leds_0_s1_translator|read_latency_shift_reg [0] & \plat|mm_interconnect_0|pio_leds_0_s1_translator|av_readdata_pre [6]) ) )

	.dataa(!\plat|mm_interconnect_0|pio_leds_0_s1_translator|read_latency_shift_reg [0]),
	.datab(!\plat|mm_interconnect_0|pio_leds_0_s1_translator|av_readdata_pre [6]),
	.datac(!\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|ram_0|the_altsyncram|auto_generated|q_a [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|rsp_mux|src_payload~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|rsp_mux|src_payload~4 .extended_lut = "off";
defparam \plat|mm_interconnect_0|rsp_mux|src_payload~4 .lut_mask = 64'h111111111F1F1F1F;
defparam \plat|mm_interconnect_0|rsp_mux|src_payload~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y5_N55
dffeas \plat|nios2_gen2_0|cpu|av_ld_byte0_data[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|rsp_mux|src_payload~4_combout ),
	.asdata(\plat|nios2_gen2_0|cpu|av_ld_byte1_data [6]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|nios2_gen2_0|cpu|av_ld_rshift8~0_combout ),
	.ena(\plat|nios2_gen2_0|cpu|av_ld_byte0_data[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|av_ld_byte0_data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|av_ld_byte0_data[6] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|av_ld_byte0_data[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y5_N54
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|W_rf_wr_data[6]~5 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|W_rf_wr_data[6]~5_combout  = ( \plat|nios2_gen2_0|cpu|R_ctrl_ld~DUPLICATE_q  & ( \plat|nios2_gen2_0|cpu|R_ctrl_br_cmp~q  & ( \plat|nios2_gen2_0|cpu|av_ld_byte0_data [6] ) ) ) # ( \plat|nios2_gen2_0|cpu|R_ctrl_ld~DUPLICATE_q  & ( 
// !\plat|nios2_gen2_0|cpu|R_ctrl_br_cmp~q  & ( \plat|nios2_gen2_0|cpu|av_ld_byte0_data [6] ) ) ) # ( !\plat|nios2_gen2_0|cpu|R_ctrl_ld~DUPLICATE_q  & ( !\plat|nios2_gen2_0|cpu|R_ctrl_br_cmp~q  & ( (\plat|nios2_gen2_0|cpu|W_alu_result[6]~DUPLICATE_q  & 
// !\plat|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~DUPLICATE_q ) ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|W_alu_result[6]~DUPLICATE_q ),
	.datab(!\plat|nios2_gen2_0|cpu|av_ld_byte0_data [6]),
	.datac(gnd),
	.datad(!\plat|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~DUPLICATE_q ),
	.datae(!\plat|nios2_gen2_0|cpu|R_ctrl_ld~DUPLICATE_q ),
	.dataf(!\plat|nios2_gen2_0|cpu|R_ctrl_br_cmp~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|W_rf_wr_data[6]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|W_rf_wr_data[6]~5 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|W_rf_wr_data[6]~5 .lut_mask = 64'h5500333300003333;
defparam \plat|nios2_gen2_0|cpu|W_rf_wr_data[6]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y6_N38
dffeas \plat|nios2_gen2_0|cpu|d_writedata[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [5]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|d_writedata [5]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|d_writedata[5] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|d_writedata[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y6_N35
dffeas \plat|pio_leds_0|data_out[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|nios2_gen2_0|cpu|d_writedata [5]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\plat|pio_leds_0|always0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|pio_leds_0|data_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|pio_leds_0|data_out[5] .is_wysiwyg = "true";
defparam \plat|pio_leds_0|data_out[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y7_N48
cyclonev_lcell_comb \plat|pio_leds_0|readdata[5] (
// Equation(s):
// \plat|pio_leds_0|readdata [5] = ( !\plat|nios2_gen2_0|cpu|W_alu_result[3]~DUPLICATE_q  & ( \plat|pio_leds_0|data_out [5] & ( !\plat|nios2_gen2_0|cpu|W_alu_result[2]~DUPLICATE_q  ) ) )

	.dataa(gnd),
	.datab(!\plat|nios2_gen2_0|cpu|W_alu_result[2]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\plat|nios2_gen2_0|cpu|W_alu_result[3]~DUPLICATE_q ),
	.dataf(!\plat|pio_leds_0|data_out [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|pio_leds_0|readdata [5]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|pio_leds_0|readdata[5] .extended_lut = "off";
defparam \plat|pio_leds_0|readdata[5] .lut_mask = 64'h00000000CCCC0000;
defparam \plat|pio_leds_0|readdata[5] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y6_N22
dffeas \plat|mm_interconnect_0|pio_leds_0_s1_translator|av_readdata_pre[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|pio_leds_0|readdata [5]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|pio_leds_0_s1_translator|av_readdata_pre [5]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_leds_0_s1_translator|av_readdata_pre[5] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|pio_leds_0_s1_translator|av_readdata_pre[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y6_N42
cyclonev_lcell_comb \plat|mm_interconnect_0|rsp_mux|src_payload~3 (
// Equation(s):
// \plat|mm_interconnect_0|rsp_mux|src_payload~3_combout  = ( \plat|mm_interconnect_0|pio_leds_0_s1_translator|av_readdata_pre [5] & ( \plat|ram_0|the_altsyncram|auto_generated|q_a [5] & ( 
// (\plat|mm_interconnect_0|pio_leds_0_s1_translator|read_latency_shift_reg [0]) # (\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ) ) ) ) # ( !\plat|mm_interconnect_0|pio_leds_0_s1_translator|av_readdata_pre [5] & ( 
// \plat|ram_0|the_altsyncram|auto_generated|q_a [5] & ( \plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q  ) ) ) # ( \plat|mm_interconnect_0|pio_leds_0_s1_translator|av_readdata_pre [5] & ( 
// !\plat|ram_0|the_altsyncram|auto_generated|q_a [5] & ( \plat|mm_interconnect_0|pio_leds_0_s1_translator|read_latency_shift_reg [0] ) ) )

	.dataa(gnd),
	.datab(!\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\plat|mm_interconnect_0|pio_leds_0_s1_translator|read_latency_shift_reg [0]),
	.datae(!\plat|mm_interconnect_0|pio_leds_0_s1_translator|av_readdata_pre [5]),
	.dataf(!\plat|ram_0|the_altsyncram|auto_generated|q_a [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|rsp_mux|src_payload~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|rsp_mux|src_payload~3 .extended_lut = "off";
defparam \plat|mm_interconnect_0|rsp_mux|src_payload~3 .lut_mask = 64'h000000FF333333FF;
defparam \plat|mm_interconnect_0|rsp_mux|src_payload~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y6_N43
dffeas \plat|nios2_gen2_0|cpu|av_ld_byte0_data[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|rsp_mux|src_payload~3_combout ),
	.asdata(\plat|nios2_gen2_0|cpu|av_ld_byte1_data [5]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|nios2_gen2_0|cpu|av_ld_rshift8~0_combout ),
	.ena(\plat|nios2_gen2_0|cpu|av_ld_byte0_data[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|av_ld_byte0_data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|av_ld_byte0_data[5] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|av_ld_byte0_data[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y6_N51
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|W_rf_wr_data[5]~4 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|W_rf_wr_data[5]~4_combout  = ( \plat|nios2_gen2_0|cpu|R_ctrl_br_cmp~q  & ( \plat|nios2_gen2_0|cpu|W_alu_result [5] & ( (\plat|nios2_gen2_0|cpu|av_ld_byte0_data [5] & \plat|nios2_gen2_0|cpu|R_ctrl_ld~DUPLICATE_q ) ) ) ) # ( 
// !\plat|nios2_gen2_0|cpu|R_ctrl_br_cmp~q  & ( \plat|nios2_gen2_0|cpu|W_alu_result [5] & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_ld~DUPLICATE_q  & ((!\plat|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~DUPLICATE_q ))) # (\plat|nios2_gen2_0|cpu|R_ctrl_ld~DUPLICATE_q  & 
// (\plat|nios2_gen2_0|cpu|av_ld_byte0_data [5])) ) ) ) # ( \plat|nios2_gen2_0|cpu|R_ctrl_br_cmp~q  & ( !\plat|nios2_gen2_0|cpu|W_alu_result [5] & ( (\plat|nios2_gen2_0|cpu|av_ld_byte0_data [5] & \plat|nios2_gen2_0|cpu|R_ctrl_ld~DUPLICATE_q ) ) ) ) # ( 
// !\plat|nios2_gen2_0|cpu|R_ctrl_br_cmp~q  & ( !\plat|nios2_gen2_0|cpu|W_alu_result [5] & ( (\plat|nios2_gen2_0|cpu|av_ld_byte0_data [5] & \plat|nios2_gen2_0|cpu|R_ctrl_ld~DUPLICATE_q ) ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|av_ld_byte0_data [5]),
	.datab(!\plat|nios2_gen2_0|cpu|R_ctrl_ld~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\plat|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~DUPLICATE_q ),
	.datae(!\plat|nios2_gen2_0|cpu|R_ctrl_br_cmp~q ),
	.dataf(!\plat|nios2_gen2_0|cpu|W_alu_result [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|W_rf_wr_data[5]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|W_rf_wr_data[5]~4 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|W_rf_wr_data[5]~4 .lut_mask = 64'h11111111DD111111;
defparam \plat|nios2_gen2_0|cpu|W_rf_wr_data[5]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y7_N3
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|R_src1[4]~2 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|R_src1[4]~2_combout  = ( \plat|nios2_gen2_0|cpu|D_iw[8]~DUPLICATE_q  & ( \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [4] & ( (!\plat|nios2_gen2_0|cpu|R_src1~0_combout ) # 
// (\plat|nios2_gen2_0|cpu|Add0~1_sumout ) ) ) ) # ( !\plat|nios2_gen2_0|cpu|D_iw[8]~DUPLICATE_q  & ( \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [4] & ( (!\plat|nios2_gen2_0|cpu|R_src1~0_combout  & 
// ((!\plat|nios2_gen2_0|cpu|R_src1~1_combout ))) # (\plat|nios2_gen2_0|cpu|R_src1~0_combout  & (\plat|nios2_gen2_0|cpu|Add0~1_sumout )) ) ) ) # ( \plat|nios2_gen2_0|cpu|D_iw[8]~DUPLICATE_q  & ( 
// !\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [4] & ( (!\plat|nios2_gen2_0|cpu|R_src1~0_combout  & ((\plat|nios2_gen2_0|cpu|R_src1~1_combout ))) # (\plat|nios2_gen2_0|cpu|R_src1~0_combout  & 
// (\plat|nios2_gen2_0|cpu|Add0~1_sumout )) ) ) ) # ( !\plat|nios2_gen2_0|cpu|D_iw[8]~DUPLICATE_q  & ( !\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [4] & ( (\plat|nios2_gen2_0|cpu|R_src1~0_combout  & 
// \plat|nios2_gen2_0|cpu|Add0~1_sumout ) ) ) )

	.dataa(gnd),
	.datab(!\plat|nios2_gen2_0|cpu|R_src1~0_combout ),
	.datac(!\plat|nios2_gen2_0|cpu|Add0~1_sumout ),
	.datad(!\plat|nios2_gen2_0|cpu|R_src1~1_combout ),
	.datae(!\plat|nios2_gen2_0|cpu|D_iw[8]~DUPLICATE_q ),
	.dataf(!\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|R_src1[4]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|R_src1[4]~2 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|R_src1[4]~2 .lut_mask = 64'h030303CFCF03CFCF;
defparam \plat|nios2_gen2_0|cpu|R_src1[4]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y7_N4
dffeas \plat|nios2_gen2_0|cpu|E_src1[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|R_src1[4]~2_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_src1 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_src1[4] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_src1[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y6_N54
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_logic_result[4]~0 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_logic_result[4]~0_combout  = ( \plat|nios2_gen2_0|cpu|E_src1 [4] & ( !\plat|nios2_gen2_0|cpu|R_logic_op [1] $ (((!\plat|nios2_gen2_0|cpu|R_logic_op[0]~DUPLICATE_q ) # (!\plat|nios2_gen2_0|cpu|E_src2 [4]))) ) ) # ( 
// !\plat|nios2_gen2_0|cpu|E_src1 [4] & ( (!\plat|nios2_gen2_0|cpu|R_logic_op [1] & (!\plat|nios2_gen2_0|cpu|R_logic_op[0]~DUPLICATE_q  & !\plat|nios2_gen2_0|cpu|E_src2 [4])) # (\plat|nios2_gen2_0|cpu|R_logic_op [1] & ((\plat|nios2_gen2_0|cpu|E_src2 [4]))) ) 
// )

	.dataa(!\plat|nios2_gen2_0|cpu|R_logic_op[0]~DUPLICATE_q ),
	.datab(!\plat|nios2_gen2_0|cpu|R_logic_op [1]),
	.datac(!\plat|nios2_gen2_0|cpu|E_src2 [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|E_src1 [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_logic_result[4]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_logic_result[4]~0 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_logic_result[4]~0 .lut_mask = 64'h8383838336363636;
defparam \plat|nios2_gen2_0|cpu|E_logic_result[4]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y6_N51
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_alu_result[4]~0 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_alu_result[4]~0_combout  = ( \plat|nios2_gen2_0|cpu|Add2~1_sumout  & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & ((!\plat|nios2_gen2_0|cpu|R_ctrl_logic~q ) # ((\plat|nios2_gen2_0|cpu|E_logic_result[4]~0_combout )))) # 
// (\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & (((\plat|nios2_gen2_0|cpu|E_shift_rot_result [4])))) ) ) # ( !\plat|nios2_gen2_0|cpu|Add2~1_sumout  & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & (\plat|nios2_gen2_0|cpu|R_ctrl_logic~q  & 
// ((\plat|nios2_gen2_0|cpu|E_logic_result[4]~0_combout )))) # (\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & (((\plat|nios2_gen2_0|cpu|E_shift_rot_result [4])))) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~q ),
	.datab(!\plat|nios2_gen2_0|cpu|R_ctrl_logic~q ),
	.datac(!\plat|nios2_gen2_0|cpu|E_shift_rot_result [4]),
	.datad(!\plat|nios2_gen2_0|cpu|E_logic_result[4]~0_combout ),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|Add2~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_alu_result[4]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_alu_result[4]~0 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_alu_result[4]~0 .lut_mask = 64'h052705278DAF8DAF;
defparam \plat|nios2_gen2_0|cpu|E_alu_result[4]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y6_N52
dffeas \plat|nios2_gen2_0|cpu|W_alu_result[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|E_alu_result[4]~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|nios2_gen2_0|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|W_alu_result [4]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|W_alu_result[4] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|W_alu_result[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y6_N5
dffeas \plat|pio_leds_0|data_out[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|nios2_gen2_0|cpu|d_writedata [4]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\plat|pio_leds_0|always0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|pio_leds_0|data_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|pio_leds_0|data_out[4] .is_wysiwyg = "true";
defparam \plat|pio_leds_0|data_out[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y6_N9
cyclonev_lcell_comb \plat|pio_leds_0|readdata[4] (
// Equation(s):
// \plat|pio_leds_0|readdata [4] = ( !\plat|nios2_gen2_0|cpu|W_alu_result[3]~DUPLICATE_q  & ( (\plat|pio_leds_0|data_out [4] & !\plat|nios2_gen2_0|cpu|W_alu_result[2]~DUPLICATE_q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|pio_leds_0|data_out [4]),
	.datad(!\plat|nios2_gen2_0|cpu|W_alu_result[2]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|W_alu_result[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|pio_leds_0|readdata [4]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|pio_leds_0|readdata[4] .extended_lut = "off";
defparam \plat|pio_leds_0|readdata[4] .lut_mask = 64'h0F000F0000000000;
defparam \plat|pio_leds_0|readdata[4] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y6_N10
dffeas \plat|mm_interconnect_0|pio_leds_0_s1_translator|av_readdata_pre[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|pio_leds_0|readdata [4]),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|pio_leds_0_s1_translator|av_readdata_pre [4]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_leds_0_s1_translator|av_readdata_pre[4] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|pio_leds_0_s1_translator|av_readdata_pre[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y5_N15
cyclonev_lcell_comb \plat|mm_interconnect_0|rsp_mux|src_payload~2 (
// Equation(s):
// \plat|mm_interconnect_0|rsp_mux|src_payload~2_combout  = ( \plat|mm_interconnect_0|pio_leds_0_s1_translator|read_latency_shift_reg [0] & ( ((\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0] & 
// \plat|ram_0|the_altsyncram|auto_generated|q_a [4])) # (\plat|mm_interconnect_0|pio_leds_0_s1_translator|av_readdata_pre [4]) ) ) # ( !\plat|mm_interconnect_0|pio_leds_0_s1_translator|read_latency_shift_reg [0] & ( 
// (\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0] & \plat|ram_0|the_altsyncram|auto_generated|q_a [4]) ) )

	.dataa(!\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0]),
	.datab(!\plat|mm_interconnect_0|pio_leds_0_s1_translator|av_readdata_pre [4]),
	.datac(!\plat|ram_0|the_altsyncram|auto_generated|q_a [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|mm_interconnect_0|pio_leds_0_s1_translator|read_latency_shift_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|rsp_mux|src_payload~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|rsp_mux|src_payload~2 .extended_lut = "off";
defparam \plat|mm_interconnect_0|rsp_mux|src_payload~2 .lut_mask = 64'h0505050537373737;
defparam \plat|mm_interconnect_0|rsp_mux|src_payload~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y5_N17
dffeas \plat|nios2_gen2_0|cpu|av_ld_byte0_data[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|rsp_mux|src_payload~2_combout ),
	.asdata(\plat|nios2_gen2_0|cpu|av_ld_byte1_data [4]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|nios2_gen2_0|cpu|av_ld_rshift8~0_combout ),
	.ena(\plat|nios2_gen2_0|cpu|av_ld_byte0_data[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|av_ld_byte0_data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|av_ld_byte0_data[4] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|av_ld_byte0_data[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y6_N6
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|W_rf_wr_data[4]~3 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|W_rf_wr_data[4]~3_combout  = ( \plat|nios2_gen2_0|cpu|R_ctrl_ld~DUPLICATE_q  & ( \plat|nios2_gen2_0|cpu|av_ld_byte0_data [4] ) ) # ( !\plat|nios2_gen2_0|cpu|R_ctrl_ld~DUPLICATE_q  & ( (\plat|nios2_gen2_0|cpu|W_alu_result [4] & 
// (!\plat|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~DUPLICATE_q  & !\plat|nios2_gen2_0|cpu|R_ctrl_br_cmp~q )) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|W_alu_result [4]),
	.datab(!\plat|nios2_gen2_0|cpu|av_ld_byte0_data [4]),
	.datac(!\plat|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~DUPLICATE_q ),
	.datad(!\plat|nios2_gen2_0|cpu|R_ctrl_br_cmp~q ),
	.datae(!\plat|nios2_gen2_0|cpu|R_ctrl_ld~DUPLICATE_q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|W_rf_wr_data[4]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|W_rf_wr_data[4]~3 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|W_rf_wr_data[4]~3 .lut_mask = 64'h5000333350003333;
defparam \plat|nios2_gen2_0|cpu|W_rf_wr_data[4]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y6_N42
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|d_writedata[3]~feeder (
// Equation(s):
// \plat|nios2_gen2_0|cpu|d_writedata[3]~feeder_combout  = ( \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [3] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|d_writedata[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|d_writedata[3]~feeder .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|d_writedata[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \plat|nios2_gen2_0|cpu|d_writedata[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y6_N44
dffeas \plat|nios2_gen2_0|cpu|d_writedata[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|d_writedata[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|d_writedata [3]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|d_writedata[3] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|d_writedata[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y6_N14
dffeas \plat|pio_leds_0|data_out[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|nios2_gen2_0|cpu|d_writedata [3]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\plat|pio_leds_0|always0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|pio_leds_0|data_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|pio_leds_0|data_out[3] .is_wysiwyg = "true";
defparam \plat|pio_leds_0|data_out[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y6_N15
cyclonev_lcell_comb \plat|pio_leds_0|readdata[3] (
// Equation(s):
// \plat|pio_leds_0|readdata [3] = ( \plat|pio_leds_0|data_out [3] & ( (!\plat|nios2_gen2_0|cpu|W_alu_result[2]~DUPLICATE_q  & !\plat|nios2_gen2_0|cpu|W_alu_result [3]) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|W_alu_result[2]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\plat|nios2_gen2_0|cpu|W_alu_result [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|pio_leds_0|data_out [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|pio_leds_0|readdata [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|pio_leds_0|readdata[3] .extended_lut = "off";
defparam \plat|pio_leds_0|readdata[3] .lut_mask = 64'h00000000A0A0A0A0;
defparam \plat|pio_leds_0|readdata[3] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y6_N16
dffeas \plat|mm_interconnect_0|pio_leds_0_s1_translator|av_readdata_pre[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|pio_leds_0|readdata [3]),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|pio_leds_0_s1_translator|av_readdata_pre [3]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_leds_0_s1_translator|av_readdata_pre[3] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|pio_leds_0_s1_translator|av_readdata_pre[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y6_N3
cyclonev_lcell_comb \plat|mm_interconnect_0|rsp_mux|src_payload~1 (
// Equation(s):
// \plat|mm_interconnect_0|rsp_mux|src_payload~1_combout  = ( \plat|mm_interconnect_0|pio_leds_0_s1_translator|av_readdata_pre [3] & ( \plat|ram_0|the_altsyncram|auto_generated|q_a [3] & ( 
// (\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ) # (\plat|mm_interconnect_0|pio_leds_0_s1_translator|read_latency_shift_reg [0]) ) ) ) # ( !\plat|mm_interconnect_0|pio_leds_0_s1_translator|av_readdata_pre [3] & ( 
// \plat|ram_0|the_altsyncram|auto_generated|q_a [3] & ( \plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q  ) ) ) # ( \plat|mm_interconnect_0|pio_leds_0_s1_translator|av_readdata_pre [3] & ( 
// !\plat|ram_0|the_altsyncram|auto_generated|q_a [3] & ( \plat|mm_interconnect_0|pio_leds_0_s1_translator|read_latency_shift_reg [0] ) ) )

	.dataa(gnd),
	.datab(!\plat|mm_interconnect_0|pio_leds_0_s1_translator|read_latency_shift_reg [0]),
	.datac(!\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\plat|mm_interconnect_0|pio_leds_0_s1_translator|av_readdata_pre [3]),
	.dataf(!\plat|ram_0|the_altsyncram|auto_generated|q_a [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|rsp_mux|src_payload~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|rsp_mux|src_payload~1 .extended_lut = "off";
defparam \plat|mm_interconnect_0|rsp_mux|src_payload~1 .lut_mask = 64'h000033330F0F3F3F;
defparam \plat|mm_interconnect_0|rsp_mux|src_payload~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y8_N7
dffeas \plat|nios2_gen2_0|cpu|av_ld_byte1_data[3]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|av_ld_byte1_data_nxt[3]~3_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\plat|nios2_gen2_0|cpu|av_ld_byte1_data_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|av_ld_byte1_data[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|av_ld_byte1_data[3]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|av_ld_byte1_data[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y6_N4
dffeas \plat|nios2_gen2_0|cpu|av_ld_byte0_data[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|rsp_mux|src_payload~1_combout ),
	.asdata(\plat|nios2_gen2_0|cpu|av_ld_byte1_data[3]~DUPLICATE_q ),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|nios2_gen2_0|cpu|av_ld_rshift8~0_combout ),
	.ena(\plat|nios2_gen2_0|cpu|av_ld_byte0_data[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|av_ld_byte0_data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|av_ld_byte0_data[3] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|av_ld_byte0_data[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y6_N33
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|W_rf_wr_data[3]~2 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|W_rf_wr_data[3]~2_combout  = ( \plat|nios2_gen2_0|cpu|R_ctrl_br_cmp~q  & ( \plat|nios2_gen2_0|cpu|R_ctrl_ld~DUPLICATE_q  & ( \plat|nios2_gen2_0|cpu|av_ld_byte0_data [3] ) ) ) # ( !\plat|nios2_gen2_0|cpu|R_ctrl_br_cmp~q  & ( 
// \plat|nios2_gen2_0|cpu|R_ctrl_ld~DUPLICATE_q  & ( \plat|nios2_gen2_0|cpu|av_ld_byte0_data [3] ) ) ) # ( !\plat|nios2_gen2_0|cpu|R_ctrl_br_cmp~q  & ( !\plat|nios2_gen2_0|cpu|R_ctrl_ld~DUPLICATE_q  & ( (\plat|nios2_gen2_0|cpu|W_alu_result[3]~DUPLICATE_q  & 
// !\plat|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~DUPLICATE_q ) ) ) )

	.dataa(gnd),
	.datab(!\plat|nios2_gen2_0|cpu|W_alu_result[3]~DUPLICATE_q ),
	.datac(!\plat|nios2_gen2_0|cpu|av_ld_byte0_data [3]),
	.datad(!\plat|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~DUPLICATE_q ),
	.datae(!\plat|nios2_gen2_0|cpu|R_ctrl_br_cmp~q ),
	.dataf(!\plat|nios2_gen2_0|cpu|R_ctrl_ld~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|W_rf_wr_data[3]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|W_rf_wr_data[3]~2 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|W_rf_wr_data[3]~2 .lut_mask = 64'h330000000F0F0F0F;
defparam \plat|nios2_gen2_0|cpu|W_rf_wr_data[3]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y7_N21
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|R_src1[6]~7 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|R_src1[6]~7_combout  = ( \plat|nios2_gen2_0|cpu|Add0~21_sumout  & ( \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [6] & ( (!\plat|nios2_gen2_0|cpu|R_src1~1_combout ) # 
// ((\plat|nios2_gen2_0|cpu|D_iw [10]) # (\plat|nios2_gen2_0|cpu|R_src1~0_combout )) ) ) ) # ( !\plat|nios2_gen2_0|cpu|Add0~21_sumout  & ( \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [6] & ( 
// (!\plat|nios2_gen2_0|cpu|R_src1~0_combout  & ((!\plat|nios2_gen2_0|cpu|R_src1~1_combout ) # (\plat|nios2_gen2_0|cpu|D_iw [10]))) ) ) ) # ( \plat|nios2_gen2_0|cpu|Add0~21_sumout  & ( 
// !\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [6] & ( ((\plat|nios2_gen2_0|cpu|R_src1~1_combout  & \plat|nios2_gen2_0|cpu|D_iw [10])) # (\plat|nios2_gen2_0|cpu|R_src1~0_combout ) ) ) ) # ( 
// !\plat|nios2_gen2_0|cpu|Add0~21_sumout  & ( !\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [6] & ( (\plat|nios2_gen2_0|cpu|R_src1~1_combout  & (!\plat|nios2_gen2_0|cpu|R_src1~0_combout  & 
// \plat|nios2_gen2_0|cpu|D_iw [10])) ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|R_src1~1_combout ),
	.datab(gnd),
	.datac(!\plat|nios2_gen2_0|cpu|R_src1~0_combout ),
	.datad(!\plat|nios2_gen2_0|cpu|D_iw [10]),
	.datae(!\plat|nios2_gen2_0|cpu|Add0~21_sumout ),
	.dataf(!\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|R_src1[6]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|R_src1[6]~7 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|R_src1[6]~7 .lut_mask = 64'h00500F5FA0F0AFFF;
defparam \plat|nios2_gen2_0|cpu|R_src1[6]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y7_N23
dffeas \plat|nios2_gen2_0|cpu|E_src1[6]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|R_src1[6]~7_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_src1[6]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_src1[6]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_src1[6]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y7_N27
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_logic_result[6]~7 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_logic_result[6]~7_combout  = ( \plat|nios2_gen2_0|cpu|E_src1[6]~DUPLICATE_q  & ( !\plat|nios2_gen2_0|cpu|R_logic_op[1]~DUPLICATE_q  $ (((!\plat|nios2_gen2_0|cpu|R_logic_op[0]~DUPLICATE_q ) # (!\plat|nios2_gen2_0|cpu|E_src2 [6]))) 
// ) ) # ( !\plat|nios2_gen2_0|cpu|E_src1[6]~DUPLICATE_q  & ( (!\plat|nios2_gen2_0|cpu|E_src2 [6] & (!\plat|nios2_gen2_0|cpu|R_logic_op[0]~DUPLICATE_q  & !\plat|nios2_gen2_0|cpu|R_logic_op[1]~DUPLICATE_q )) # (\plat|nios2_gen2_0|cpu|E_src2 [6] & 
// ((\plat|nios2_gen2_0|cpu|R_logic_op[1]~DUPLICATE_q ))) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|R_logic_op[0]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\plat|nios2_gen2_0|cpu|E_src2 [6]),
	.datad(!\plat|nios2_gen2_0|cpu|R_logic_op[1]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|E_src1[6]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_logic_result[6]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_logic_result[6]~7 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_logic_result[6]~7 .lut_mask = 64'hA00FA00F05FA05FA;
defparam \plat|nios2_gen2_0|cpu|E_logic_result[6]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y5_N45
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_alu_result[6]~8 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_alu_result[6]~8_combout  = ( \plat|nios2_gen2_0|cpu|E_logic_result[6]~7_combout  & ( \plat|nios2_gen2_0|cpu|Add2~29_sumout  & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~q ) # (\plat|nios2_gen2_0|cpu|E_shift_rot_result [6]) ) ) ) 
// # ( !\plat|nios2_gen2_0|cpu|E_logic_result[6]~7_combout  & ( \plat|nios2_gen2_0|cpu|Add2~29_sumout  & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & (!\plat|nios2_gen2_0|cpu|R_ctrl_logic~q )) # (\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & 
// ((\plat|nios2_gen2_0|cpu|E_shift_rot_result [6]))) ) ) ) # ( \plat|nios2_gen2_0|cpu|E_logic_result[6]~7_combout  & ( !\plat|nios2_gen2_0|cpu|Add2~29_sumout  & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & (\plat|nios2_gen2_0|cpu|R_ctrl_logic~q )) # 
// (\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & ((\plat|nios2_gen2_0|cpu|E_shift_rot_result [6]))) ) ) ) # ( !\plat|nios2_gen2_0|cpu|E_logic_result[6]~7_combout  & ( !\plat|nios2_gen2_0|cpu|Add2~29_sumout  & ( (\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & 
// \plat|nios2_gen2_0|cpu|E_shift_rot_result [6]) ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~q ),
	.datab(gnd),
	.datac(!\plat|nios2_gen2_0|cpu|R_ctrl_logic~q ),
	.datad(!\plat|nios2_gen2_0|cpu|E_shift_rot_result [6]),
	.datae(!\plat|nios2_gen2_0|cpu|E_logic_result[6]~7_combout ),
	.dataf(!\plat|nios2_gen2_0|cpu|Add2~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_alu_result[6]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_alu_result[6]~8 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_alu_result[6]~8 .lut_mask = 64'h00550A5FA0F5AAFF;
defparam \plat|nios2_gen2_0|cpu|E_alu_result[6]~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y5_N47
dffeas \plat|nios2_gen2_0|cpu|W_alu_result[6]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|E_alu_result[6]~8_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|nios2_gen2_0|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|W_alu_result[6]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|W_alu_result[6]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|W_alu_result[6]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y5_N5
dffeas \plat|nios2_gen2_0|cpu|W_alu_result[11]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|E_alu_result[11]~5_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|nios2_gen2_0|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|W_alu_result[11]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|W_alu_result[11]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|W_alu_result[11]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y5_N48
cyclonev_lcell_comb \plat|mm_interconnect_0|router|Equal1~0 (
// Equation(s):
// \plat|mm_interconnect_0|router|Equal1~0_combout  = ( !\plat|nios2_gen2_0|cpu|W_alu_result [12] & ( !\plat|nios2_gen2_0|cpu|W_alu_result [8] & ( (!\plat|nios2_gen2_0|cpu|W_alu_result[6]~DUPLICATE_q  & (\plat|nios2_gen2_0|cpu|W_alu_result [13] & 
// (!\plat|nios2_gen2_0|cpu|W_alu_result[9]~DUPLICATE_q  & !\plat|nios2_gen2_0|cpu|W_alu_result[11]~DUPLICATE_q ))) ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|W_alu_result[6]~DUPLICATE_q ),
	.datab(!\plat|nios2_gen2_0|cpu|W_alu_result [13]),
	.datac(!\plat|nios2_gen2_0|cpu|W_alu_result[9]~DUPLICATE_q ),
	.datad(!\plat|nios2_gen2_0|cpu|W_alu_result[11]~DUPLICATE_q ),
	.datae(!\plat|nios2_gen2_0|cpu|W_alu_result [12]),
	.dataf(!\plat|nios2_gen2_0|cpu|W_alu_result [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|router|Equal1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|router|Equal1~0 .extended_lut = "off";
defparam \plat|mm_interconnect_0|router|Equal1~0 .lut_mask = 64'h2000000000000000;
defparam \plat|mm_interconnect_0|router|Equal1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y5_N30
cyclonev_lcell_comb \plat|mm_interconnect_0|router|always1~0 (
// Equation(s):
// \plat|mm_interconnect_0|router|always1~0_combout  = ( \plat|nios2_gen2_0|cpu|W_alu_result [5] & ( \plat|mm_interconnect_0|router|Equal1~1_combout  & ( (\plat|mm_interconnect_0|router|Equal1~0_combout  & (!\plat|nios2_gen2_0|cpu|W_alu_result [4] & 
// (\plat|nios2_gen2_0|cpu|d_read~DUPLICATE_q  & !\plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~q ))) ) ) )

	.dataa(!\plat|mm_interconnect_0|router|Equal1~0_combout ),
	.datab(!\plat|nios2_gen2_0|cpu|W_alu_result [4]),
	.datac(!\plat|nios2_gen2_0|cpu|d_read~DUPLICATE_q ),
	.datad(!\plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~q ),
	.datae(!\plat|nios2_gen2_0|cpu|W_alu_result [5]),
	.dataf(!\plat|mm_interconnect_0|router|Equal1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|router|always1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|router|always1~0 .extended_lut = "off";
defparam \plat|mm_interconnect_0|router|always1~0 .lut_mask = 64'h0000000000000400;
defparam \plat|mm_interconnect_0|router|always1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y6_N31
dffeas \plat|mm_interconnect_0|pio_switch_0_s1_agent_rsp_fifo|mem_used[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|pio_switch_0_s1_agent_rsp_fifo|mem_used[0]~4_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|pio_switch_0_s1_agent_rsp_fifo|mem_used [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_switch_0_s1_agent_rsp_fifo|mem_used[0] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|pio_switch_0_s1_agent_rsp_fifo|mem_used[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y5_N4
dffeas \plat|mm_interconnect_0|pio_switch_0_s1_translator|read_latency_shift_reg[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|mm_interconnect_0|cmd_demux|sink_ready~0_combout ),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|pio_switch_0_s1_translator|read_latency_shift_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_switch_0_s1_translator|read_latency_shift_reg[0] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|pio_switch_0_s1_translator|read_latency_shift_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y6_N51
cyclonev_lcell_comb \plat|mm_interconnect_0|pio_switch_0_s1_agent_rsp_fifo|mem_used[0]~3 (
// Equation(s):
// \plat|mm_interconnect_0|pio_switch_0_s1_agent_rsp_fifo|mem_used[0]~3_combout  = ( \plat|mm_interconnect_0|pio_switch_0_s1_translator|read_latency_shift_reg [0] & ( (\plat|mm_interconnect_0|pio_switch_0_s1_agent_rsp_fifo|mem_used [1] & 
// \plat|mm_interconnect_0|pio_switch_0_s1_agent_rsp_fifo|mem_used [0]) ) ) # ( !\plat|mm_interconnect_0|pio_switch_0_s1_translator|read_latency_shift_reg [0] & ( \plat|mm_interconnect_0|pio_switch_0_s1_agent_rsp_fifo|mem_used [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|mm_interconnect_0|pio_switch_0_s1_agent_rsp_fifo|mem_used [1]),
	.datad(!\plat|mm_interconnect_0|pio_switch_0_s1_agent_rsp_fifo|mem_used [0]),
	.datae(gnd),
	.dataf(!\plat|mm_interconnect_0|pio_switch_0_s1_translator|read_latency_shift_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|pio_switch_0_s1_agent_rsp_fifo|mem_used[0]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_switch_0_s1_agent_rsp_fifo|mem_used[0]~3 .extended_lut = "off";
defparam \plat|mm_interconnect_0|pio_switch_0_s1_agent_rsp_fifo|mem_used[0]~3 .lut_mask = 64'h00FF00FF000F000F;
defparam \plat|mm_interconnect_0|pio_switch_0_s1_agent_rsp_fifo|mem_used[0]~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y6_N45
cyclonev_lcell_comb \plat|mm_interconnect_0|router|always1~1 (
// Equation(s):
// \plat|mm_interconnect_0|router|always1~1_combout  = ( !\plat|nios2_gen2_0|cpu|W_alu_result [4] & ( (!\plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~q  & \plat|nios2_gen2_0|cpu|d_read~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~q ),
	.datad(!\plat|nios2_gen2_0|cpu|d_read~q ),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|W_alu_result [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|router|always1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|router|always1~1 .extended_lut = "off";
defparam \plat|mm_interconnect_0|router|always1~1 .lut_mask = 64'h00F000F000000000;
defparam \plat|mm_interconnect_0|router|always1~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y6_N42
cyclonev_lcell_comb \plat|mm_interconnect_0|cmd_demux|sink_ready~3 (
// Equation(s):
// \plat|mm_interconnect_0|cmd_demux|sink_ready~3_combout  = ( \plat|mm_interconnect_0|router|Equal1~0_combout  & ( (\plat|mm_interconnect_0|router|Equal1~1_combout  & (\plat|mm_interconnect_0|router|always1~1_combout  & (\plat|nios2_gen2_0|cpu|W_alu_result 
// [5] & \plat|mm_interconnect_0|nios2_gen2_0_data_master_agent|hold_waitrequest~q ))) ) )

	.dataa(!\plat|mm_interconnect_0|router|Equal1~1_combout ),
	.datab(!\plat|mm_interconnect_0|router|always1~1_combout ),
	.datac(!\plat|nios2_gen2_0|cpu|W_alu_result [5]),
	.datad(!\plat|mm_interconnect_0|nios2_gen2_0_data_master_agent|hold_waitrequest~q ),
	.datae(gnd),
	.dataf(!\plat|mm_interconnect_0|router|Equal1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|cmd_demux|sink_ready~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|cmd_demux|sink_ready~3 .extended_lut = "off";
defparam \plat|mm_interconnect_0|cmd_demux|sink_ready~3 .lut_mask = 64'h0000000000010001;
defparam \plat|mm_interconnect_0|cmd_demux|sink_ready~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y6_N54
cyclonev_lcell_comb \plat|mm_interconnect_0|pio_switch_0_s1_agent|m0_write (
// Equation(s):
// \plat|mm_interconnect_0|pio_switch_0_s1_agent|m0_write~combout  = ( \plat|mm_interconnect_0|router|always1~1_combout  & ( !\plat|mm_interconnect_0|pio_switch_0_s1_agent_rsp_fifo|mem_used [1] & ( (\plat|nios2_gen2_0|cpu|W_alu_result [5] & 
// (\plat|mm_interconnect_0|router|Equal1~0_combout  & (\plat|mm_interconnect_0|pio_switch_0_s1_agent|m0_write~0_combout  & \plat|mm_interconnect_0|router|Equal1~1_combout ))) ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|W_alu_result [5]),
	.datab(!\plat|mm_interconnect_0|router|Equal1~0_combout ),
	.datac(!\plat|mm_interconnect_0|pio_switch_0_s1_agent|m0_write~0_combout ),
	.datad(!\plat|mm_interconnect_0|router|Equal1~1_combout ),
	.datae(!\plat|mm_interconnect_0|router|always1~1_combout ),
	.dataf(!\plat|mm_interconnect_0|pio_switch_0_s1_agent_rsp_fifo|mem_used [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|pio_switch_0_s1_agent|m0_write~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_switch_0_s1_agent|m0_write .extended_lut = "off";
defparam \plat|mm_interconnect_0|pio_switch_0_s1_agent|m0_write .lut_mask = 64'h0000000100000000;
defparam \plat|mm_interconnect_0|pio_switch_0_s1_agent|m0_write .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y6_N30
cyclonev_lcell_comb \plat|mm_interconnect_0|pio_switch_0_s1_agent_rsp_fifo|mem_used[0]~4 (
// Equation(s):
// \plat|mm_interconnect_0|pio_switch_0_s1_agent_rsp_fifo|mem_used[0]~4_combout  = ( \plat|mm_interconnect_0|pio_switch_0_s1_agent|m0_write~combout  & ( \plat|mm_interconnect_0|pio_switch_0_s1_translator|wait_latency_counter[0]~DUPLICATE_q  & ( 
// \plat|mm_interconnect_0|pio_switch_0_s1_agent_rsp_fifo|mem_used[0]~3_combout  ) ) ) # ( !\plat|mm_interconnect_0|pio_switch_0_s1_agent|m0_write~combout  & ( \plat|mm_interconnect_0|pio_switch_0_s1_translator|wait_latency_counter[0]~DUPLICATE_q  & ( 
// ((\plat|mm_interconnect_0|cmd_demux|sink_ready~3_combout  & (!\plat|mm_interconnect_0|pio_switch_0_s1_translator|wait_latency_counter [1] & !\plat|mm_interconnect_0|pio_switch_0_s1_agent_rsp_fifo|mem_used [1]))) # 
// (\plat|mm_interconnect_0|pio_switch_0_s1_agent_rsp_fifo|mem_used[0]~3_combout ) ) ) ) # ( \plat|mm_interconnect_0|pio_switch_0_s1_agent|m0_write~combout  & ( !\plat|mm_interconnect_0|pio_switch_0_s1_translator|wait_latency_counter[0]~DUPLICATE_q  & ( 
// ((\plat|mm_interconnect_0|cmd_demux|sink_ready~3_combout  & (!\plat|mm_interconnect_0|pio_switch_0_s1_translator|wait_latency_counter [1] & !\plat|mm_interconnect_0|pio_switch_0_s1_agent_rsp_fifo|mem_used [1]))) # 
// (\plat|mm_interconnect_0|pio_switch_0_s1_agent_rsp_fifo|mem_used[0]~3_combout ) ) ) ) # ( !\plat|mm_interconnect_0|pio_switch_0_s1_agent|m0_write~combout  & ( !\plat|mm_interconnect_0|pio_switch_0_s1_translator|wait_latency_counter[0]~DUPLICATE_q  & ( 
// \plat|mm_interconnect_0|pio_switch_0_s1_agent_rsp_fifo|mem_used[0]~3_combout  ) ) )

	.dataa(!\plat|mm_interconnect_0|pio_switch_0_s1_agent_rsp_fifo|mem_used[0]~3_combout ),
	.datab(!\plat|mm_interconnect_0|cmd_demux|sink_ready~3_combout ),
	.datac(!\plat|mm_interconnect_0|pio_switch_0_s1_translator|wait_latency_counter [1]),
	.datad(!\plat|mm_interconnect_0|pio_switch_0_s1_agent_rsp_fifo|mem_used [1]),
	.datae(!\plat|mm_interconnect_0|pio_switch_0_s1_agent|m0_write~combout ),
	.dataf(!\plat|mm_interconnect_0|pio_switch_0_s1_translator|wait_latency_counter[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|pio_switch_0_s1_agent_rsp_fifo|mem_used[0]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_switch_0_s1_agent_rsp_fifo|mem_used[0]~4 .extended_lut = "off";
defparam \plat|mm_interconnect_0|pio_switch_0_s1_agent_rsp_fifo|mem_used[0]~4 .lut_mask = 64'h5555755575555555;
defparam \plat|mm_interconnect_0|pio_switch_0_s1_agent_rsp_fifo|mem_used[0]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y6_N32
dffeas \plat|mm_interconnect_0|pio_switch_0_s1_agent_rsp_fifo|mem_used[0]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|pio_switch_0_s1_agent_rsp_fifo|mem_used[0]~4_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|pio_switch_0_s1_agent_rsp_fifo|mem_used[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_switch_0_s1_agent_rsp_fifo|mem_used[0]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|pio_switch_0_s1_agent_rsp_fifo|mem_used[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y6_N40
dffeas \plat|mm_interconnect_0|pio_switch_0_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|pio_switch_0_s1_agent_rsp_fifo|mem_used[1]~2_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|pio_switch_0_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_switch_0_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|pio_switch_0_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y6_N24
cyclonev_lcell_comb \plat|mm_interconnect_0|pio_switch_0_s1_agent_rsp_fifo|mem_used[1]~0 (
// Equation(s):
// \plat|mm_interconnect_0|pio_switch_0_s1_agent_rsp_fifo|mem_used[1]~0_combout  = (\plat|mm_interconnect_0|pio_switch_0_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q  & ((!\plat|mm_interconnect_0|pio_switch_0_s1_agent_rsp_fifo|mem_used[0]~DUPLICATE_q ) # 
// (!\plat|mm_interconnect_0|pio_switch_0_s1_translator|read_latency_shift_reg [0])))

	.dataa(!\plat|mm_interconnect_0|pio_switch_0_s1_agent_rsp_fifo|mem_used[0]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\plat|mm_interconnect_0|pio_switch_0_s1_translator|read_latency_shift_reg [0]),
	.datad(!\plat|mm_interconnect_0|pio_switch_0_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|pio_switch_0_s1_agent_rsp_fifo|mem_used[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_switch_0_s1_agent_rsp_fifo|mem_used[1]~0 .extended_lut = "off";
defparam \plat|mm_interconnect_0|pio_switch_0_s1_agent_rsp_fifo|mem_used[1]~0 .lut_mask = 64'h00FA00FA00FA00FA;
defparam \plat|mm_interconnect_0|pio_switch_0_s1_agent_rsp_fifo|mem_used[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y6_N27
cyclonev_lcell_comb \plat|mm_interconnect_0|pio_switch_0_s1_agent_rsp_fifo|mem_used[1]~1 (
// Equation(s):
// \plat|mm_interconnect_0|pio_switch_0_s1_agent_rsp_fifo|mem_used[1]~1_combout  = (\plat|mm_interconnect_0|pio_switch_0_s1_agent_rsp_fifo|mem_used[0]~DUPLICATE_q  & !\plat|mm_interconnect_0|pio_switch_0_s1_translator|read_latency_shift_reg [0])

	.dataa(!\plat|mm_interconnect_0|pio_switch_0_s1_agent_rsp_fifo|mem_used[0]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\plat|mm_interconnect_0|pio_switch_0_s1_translator|read_latency_shift_reg [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|pio_switch_0_s1_agent_rsp_fifo|mem_used[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_switch_0_s1_agent_rsp_fifo|mem_used[1]~1 .extended_lut = "off";
defparam \plat|mm_interconnect_0|pio_switch_0_s1_agent_rsp_fifo|mem_used[1]~1 .lut_mask = 64'h5500550055005500;
defparam \plat|mm_interconnect_0|pio_switch_0_s1_agent_rsp_fifo|mem_used[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y6_N39
cyclonev_lcell_comb \plat|mm_interconnect_0|pio_switch_0_s1_agent_rsp_fifo|mem_used[1]~2 (
// Equation(s):
// \plat|mm_interconnect_0|pio_switch_0_s1_agent_rsp_fifo|mem_used[1]~2_combout  = ( \plat|mm_interconnect_0|pio_switch_0_s1_agent|m0_write~combout  & ( \plat|mm_interconnect_0|pio_switch_0_s1_translator|wait_latency_counter[0]~DUPLICATE_q  & ( 
// \plat|mm_interconnect_0|pio_switch_0_s1_agent_rsp_fifo|mem_used[1]~0_combout  ) ) ) # ( !\plat|mm_interconnect_0|pio_switch_0_s1_agent|m0_write~combout  & ( \plat|mm_interconnect_0|pio_switch_0_s1_translator|wait_latency_counter[0]~DUPLICATE_q  & ( 
// ((!\plat|mm_interconnect_0|pio_switch_0_s1_translator|wait_latency_counter [1] & (\plat|mm_interconnect_0|cmd_demux|sink_ready~3_combout  & \plat|mm_interconnect_0|pio_switch_0_s1_agent_rsp_fifo|mem_used[1]~1_combout ))) # 
// (\plat|mm_interconnect_0|pio_switch_0_s1_agent_rsp_fifo|mem_used[1]~0_combout ) ) ) ) # ( \plat|mm_interconnect_0|pio_switch_0_s1_agent|m0_write~combout  & ( !\plat|mm_interconnect_0|pio_switch_0_s1_translator|wait_latency_counter[0]~DUPLICATE_q  & ( 
// ((!\plat|mm_interconnect_0|pio_switch_0_s1_translator|wait_latency_counter [1] & (\plat|mm_interconnect_0|cmd_demux|sink_ready~3_combout  & \plat|mm_interconnect_0|pio_switch_0_s1_agent_rsp_fifo|mem_used[1]~1_combout ))) # 
// (\plat|mm_interconnect_0|pio_switch_0_s1_agent_rsp_fifo|mem_used[1]~0_combout ) ) ) ) # ( !\plat|mm_interconnect_0|pio_switch_0_s1_agent|m0_write~combout  & ( !\plat|mm_interconnect_0|pio_switch_0_s1_translator|wait_latency_counter[0]~DUPLICATE_q  & ( 
// \plat|mm_interconnect_0|pio_switch_0_s1_agent_rsp_fifo|mem_used[1]~0_combout  ) ) )

	.dataa(!\plat|mm_interconnect_0|pio_switch_0_s1_translator|wait_latency_counter [1]),
	.datab(!\plat|mm_interconnect_0|pio_switch_0_s1_agent_rsp_fifo|mem_used[1]~0_combout ),
	.datac(!\plat|mm_interconnect_0|cmd_demux|sink_ready~3_combout ),
	.datad(!\plat|mm_interconnect_0|pio_switch_0_s1_agent_rsp_fifo|mem_used[1]~1_combout ),
	.datae(!\plat|mm_interconnect_0|pio_switch_0_s1_agent|m0_write~combout ),
	.dataf(!\plat|mm_interconnect_0|pio_switch_0_s1_translator|wait_latency_counter[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|pio_switch_0_s1_agent_rsp_fifo|mem_used[1]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_switch_0_s1_agent_rsp_fifo|mem_used[1]~2 .extended_lut = "off";
defparam \plat|mm_interconnect_0|pio_switch_0_s1_agent_rsp_fifo|mem_used[1]~2 .lut_mask = 64'h3333333B333B3333;
defparam \plat|mm_interconnect_0|pio_switch_0_s1_agent_rsp_fifo|mem_used[1]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y6_N41
dffeas \plat|mm_interconnect_0|pio_switch_0_s1_agent_rsp_fifo|mem_used[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|pio_switch_0_s1_agent_rsp_fifo|mem_used[1]~2_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|pio_switch_0_s1_agent_rsp_fifo|mem_used [1]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_switch_0_s1_agent_rsp_fifo|mem_used[1] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|pio_switch_0_s1_agent_rsp_fifo|mem_used[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y6_N18
cyclonev_lcell_comb \plat|mm_interconnect_0|pio_switch_0_s1_translator|wait_latency_counter~1 (
// Equation(s):
// \plat|mm_interconnect_0|pio_switch_0_s1_translator|wait_latency_counter~1_combout  = ( \plat|mm_interconnect_0|pio_switch_0_s1_translator|wait_latency_counter [1] & ( \plat|mm_interconnect_0|pio_switch_0_s1_translator|wait_latency_counter[1]~0_combout  & 
// ( (!\plat|mm_interconnect_0|pio_switch_0_s1_translator|wait_latency_counter [0] & (\plat|mm_interconnect_0|router|always1~0_combout  & !\plat|mm_interconnect_0|pio_switch_0_s1_agent_rsp_fifo|mem_used [1])) ) ) ) # ( 
// !\plat|mm_interconnect_0|pio_switch_0_s1_translator|wait_latency_counter [1] & ( \plat|mm_interconnect_0|pio_switch_0_s1_translator|wait_latency_counter[1]~0_combout  & ( (\plat|mm_interconnect_0|pio_switch_0_s1_translator|wait_latency_counter [0] & 
// (\plat|mm_interconnect_0|router|always1~0_combout  & (\plat|mm_interconnect_0|pio_switch_0_s1_agent|m0_write~0_combout  & !\plat|mm_interconnect_0|pio_switch_0_s1_agent_rsp_fifo|mem_used [1]))) ) ) )

	.dataa(!\plat|mm_interconnect_0|pio_switch_0_s1_translator|wait_latency_counter [0]),
	.datab(!\plat|mm_interconnect_0|router|always1~0_combout ),
	.datac(!\plat|mm_interconnect_0|pio_switch_0_s1_agent|m0_write~0_combout ),
	.datad(!\plat|mm_interconnect_0|pio_switch_0_s1_agent_rsp_fifo|mem_used [1]),
	.datae(!\plat|mm_interconnect_0|pio_switch_0_s1_translator|wait_latency_counter [1]),
	.dataf(!\plat|mm_interconnect_0|pio_switch_0_s1_translator|wait_latency_counter[1]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|pio_switch_0_s1_translator|wait_latency_counter~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_switch_0_s1_translator|wait_latency_counter~1 .extended_lut = "off";
defparam \plat|mm_interconnect_0|pio_switch_0_s1_translator|wait_latency_counter~1 .lut_mask = 64'h0000000001002200;
defparam \plat|mm_interconnect_0|pio_switch_0_s1_translator|wait_latency_counter~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y6_N20
dffeas \plat|mm_interconnect_0|pio_switch_0_s1_translator|wait_latency_counter[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|pio_switch_0_s1_translator|wait_latency_counter~1_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|pio_switch_0_s1_translator|wait_latency_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_switch_0_s1_translator|wait_latency_counter[1] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|pio_switch_0_s1_translator|wait_latency_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y6_N24
cyclonev_lcell_comb \plat|mm_interconnect_0|pio_switch_0_s1_translator|wait_latency_counter~2 (
// Equation(s):
// \plat|mm_interconnect_0|pio_switch_0_s1_translator|wait_latency_counter~2_combout  = ( !\plat|mm_interconnect_0|pio_switch_0_s1_translator|wait_latency_counter [0] & ( \plat|mm_interconnect_0|pio_switch_0_s1_translator|wait_latency_counter[1]~0_combout  & 
// ( (\plat|mm_interconnect_0|router|always1~0_combout  & (!\plat|mm_interconnect_0|pio_switch_0_s1_agent_rsp_fifo|mem_used [1] & ((!\plat|mm_interconnect_0|pio_switch_0_s1_agent|m0_write~0_combout ) # 
// (\plat|mm_interconnect_0|pio_switch_0_s1_translator|wait_latency_counter [1])))) ) ) )

	.dataa(!\plat|mm_interconnect_0|pio_switch_0_s1_translator|wait_latency_counter [1]),
	.datab(!\plat|mm_interconnect_0|router|always1~0_combout ),
	.datac(!\plat|mm_interconnect_0|pio_switch_0_s1_agent|m0_write~0_combout ),
	.datad(!\plat|mm_interconnect_0|pio_switch_0_s1_agent_rsp_fifo|mem_used [1]),
	.datae(!\plat|mm_interconnect_0|pio_switch_0_s1_translator|wait_latency_counter [0]),
	.dataf(!\plat|mm_interconnect_0|pio_switch_0_s1_translator|wait_latency_counter[1]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|pio_switch_0_s1_translator|wait_latency_counter~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_switch_0_s1_translator|wait_latency_counter~2 .extended_lut = "off";
defparam \plat|mm_interconnect_0|pio_switch_0_s1_translator|wait_latency_counter~2 .lut_mask = 64'h0000000031000000;
defparam \plat|mm_interconnect_0|pio_switch_0_s1_translator|wait_latency_counter~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y6_N25
dffeas \plat|mm_interconnect_0|pio_switch_0_s1_translator|wait_latency_counter[0]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|pio_switch_0_s1_translator|wait_latency_counter~2_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|pio_switch_0_s1_translator|wait_latency_counter[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_switch_0_s1_translator|wait_latency_counter[0]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|pio_switch_0_s1_translator|wait_latency_counter[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y6_N19
dffeas \plat|mm_interconnect_0|pio_switch_0_s1_translator|wait_latency_counter[1]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|pio_switch_0_s1_translator|wait_latency_counter~1_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|pio_switch_0_s1_translator|wait_latency_counter[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_switch_0_s1_translator|wait_latency_counter[1]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|pio_switch_0_s1_translator|wait_latency_counter[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y5_N0
cyclonev_lcell_comb \plat|mm_interconnect_0|cmd_demux|sink_ready~0 (
// Equation(s):
// \plat|mm_interconnect_0|cmd_demux|sink_ready~0_combout  = ( \plat|mm_interconnect_0|pio_switch_0_s1_agent|m0_write~0_combout  & ( \plat|mm_interconnect_0|router|always1~0_combout  & ( 
// (\plat|mm_interconnect_0|nios2_gen2_0_data_master_agent|hold_waitrequest~q  & (!\plat|mm_interconnect_0|pio_switch_0_s1_translator|wait_latency_counter[0]~DUPLICATE_q  & 
// (!\plat|mm_interconnect_0|pio_switch_0_s1_translator|wait_latency_counter[1]~DUPLICATE_q  & !\plat|mm_interconnect_0|pio_switch_0_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q ))) ) ) ) # ( !\plat|mm_interconnect_0|pio_switch_0_s1_agent|m0_write~0_combout  & 
// ( \plat|mm_interconnect_0|router|always1~0_combout  & ( (\plat|mm_interconnect_0|nios2_gen2_0_data_master_agent|hold_waitrequest~q  & (\plat|mm_interconnect_0|pio_switch_0_s1_translator|wait_latency_counter[0]~DUPLICATE_q  & 
// (!\plat|mm_interconnect_0|pio_switch_0_s1_translator|wait_latency_counter[1]~DUPLICATE_q  & !\plat|mm_interconnect_0|pio_switch_0_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q ))) ) ) )

	.dataa(!\plat|mm_interconnect_0|nios2_gen2_0_data_master_agent|hold_waitrequest~q ),
	.datab(!\plat|mm_interconnect_0|pio_switch_0_s1_translator|wait_latency_counter[0]~DUPLICATE_q ),
	.datac(!\plat|mm_interconnect_0|pio_switch_0_s1_translator|wait_latency_counter[1]~DUPLICATE_q ),
	.datad(!\plat|mm_interconnect_0|pio_switch_0_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q ),
	.datae(!\plat|mm_interconnect_0|pio_switch_0_s1_agent|m0_write~0_combout ),
	.dataf(!\plat|mm_interconnect_0|router|always1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|cmd_demux|sink_ready~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|cmd_demux|sink_ready~0 .extended_lut = "off";
defparam \plat|mm_interconnect_0|cmd_demux|sink_ready~0 .lut_mask = 64'h0000000010004000;
defparam \plat|mm_interconnect_0|cmd_demux|sink_ready~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y5_N9
cyclonev_lcell_comb \plat|mm_interconnect_0|router|src_channel[1]~1 (
// Equation(s):
// \plat|mm_interconnect_0|router|src_channel[1]~1_combout  = ( \plat|mm_interconnect_0|router|Equal1~0_combout  & ( (\plat|mm_interconnect_0|router|Equal1~1_combout  & !\plat|nios2_gen2_0|cpu|W_alu_result [5]) ) )

	.dataa(!\plat|mm_interconnect_0|router|Equal1~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\plat|nios2_gen2_0|cpu|W_alu_result [5]),
	.datae(gnd),
	.dataf(!\plat|mm_interconnect_0|router|Equal1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|router|src_channel[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|router|src_channel[1]~1 .extended_lut = "off";
defparam \plat|mm_interconnect_0|router|src_channel[1]~1 .lut_mask = 64'h0000000055005500;
defparam \plat|mm_interconnect_0|router|src_channel[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y7_N44
dffeas \plat|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[1]~2_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used [1]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[1] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y7_N48
cyclonev_lcell_comb \plat|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg~1 (
// Equation(s):
// \plat|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg~1_combout  = ( \plat|mm_interconnect_0|router|src_channel[1]~1_combout  & ( !\plat|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used [1] & ( 
// (\plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|uav_read~0_combout  & (\plat|timer_0|period_l_wr_strobe~0_combout  & (!\plat|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter [0] $ 
// (!\plat|mm_interconnect_0|pio_switch_0_s1_agent|m0_write~0_combout )))) ) ) )

	.dataa(!\plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|uav_read~0_combout ),
	.datab(!\plat|timer_0|period_l_wr_strobe~0_combout ),
	.datac(!\plat|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter [0]),
	.datad(!\plat|mm_interconnect_0|pio_switch_0_s1_agent|m0_write~0_combout ),
	.datae(!\plat|mm_interconnect_0|router|src_channel[1]~1_combout ),
	.dataf(!\plat|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg~1 .extended_lut = "off";
defparam \plat|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg~1 .lut_mask = 64'h0000011000000000;
defparam \plat|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y7_N50
dffeas \plat|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg~1_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg[0] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y7_N30
cyclonev_lcell_comb \plat|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[0]~3 (
// Equation(s):
// \plat|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[0]~3_combout  = ( \plat|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used [1] & ( (\plat|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used [0]) # 
// (\plat|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg~1_combout ) ) ) # ( !\plat|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used [1] & ( ((!\plat|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg [0] & 
// \plat|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used [0])) # (\plat|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg~1_combout ) ) )

	.dataa(gnd),
	.datab(!\plat|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg~1_combout ),
	.datac(!\plat|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg [0]),
	.datad(!\plat|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used [0]),
	.datae(gnd),
	.dataf(!\plat|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[0]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[0]~3 .extended_lut = "off";
defparam \plat|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[0]~3 .lut_mask = 64'h33F333F333FF33FF;
defparam \plat|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[0]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y7_N32
dffeas \plat|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[0]~3_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[0] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y7_N57
cyclonev_lcell_comb \plat|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[1]~1 (
// Equation(s):
// \plat|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[1]~1_combout  = ( \plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|uav_read~0_combout  & ( (!\plat|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg [0] & 
// \plat|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used [0]) ) )

	.dataa(!\plat|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg [0]),
	.datab(gnd),
	.datac(!\plat|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|uav_read~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[1]~1 .extended_lut = "off";
defparam \plat|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[1]~1 .lut_mask = 64'h000000000A0A0A0A;
defparam \plat|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y7_N36
cyclonev_lcell_comb \plat|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[1]~0 (
// Equation(s):
// \plat|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[1]~0_combout  = ( \plat|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used [0] & ( (!\plat|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg [0] & 
// \plat|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q ) ) ) # ( !\plat|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used [0] & ( \plat|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg [0]),
	.datad(!\plat|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\plat|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[1]~0 .extended_lut = "off";
defparam \plat|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[1]~0 .lut_mask = 64'h00FF00FF00F000F0;
defparam \plat|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y5_N9
cyclonev_lcell_comb \plat|timer_0|period_l_wr_strobe~1 (
// Equation(s):
// \plat|timer_0|period_l_wr_strobe~1_combout  = ( \plat|mm_interconnect_0|router|Equal1~1_combout  & ( \plat|mm_interconnect_0|router|Equal1~0_combout  & ( (\plat|timer_0|period_l_wr_strobe~0_combout  & !\plat|nios2_gen2_0|cpu|W_alu_result [5]) ) ) )

	.dataa(gnd),
	.datab(!\plat|timer_0|period_l_wr_strobe~0_combout ),
	.datac(!\plat|nios2_gen2_0|cpu|W_alu_result [5]),
	.datad(gnd),
	.datae(!\plat|mm_interconnect_0|router|Equal1~1_combout ),
	.dataf(!\plat|mm_interconnect_0|router|Equal1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|timer_0|period_l_wr_strobe~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|timer_0|period_l_wr_strobe~1 .extended_lut = "off";
defparam \plat|timer_0|period_l_wr_strobe~1 .lut_mask = 64'h0000000000003030;
defparam \plat|timer_0|period_l_wr_strobe~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y7_N42
cyclonev_lcell_comb \plat|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[1]~2 (
// Equation(s):
// \plat|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[1]~2_combout  = ( \plat|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[1]~0_combout  & ( \plat|timer_0|period_l_wr_strobe~1_combout  ) ) # ( 
// !\plat|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[1]~0_combout  & ( \plat|timer_0|period_l_wr_strobe~1_combout  & ( (\plat|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[1]~1_combout  & 
// (!\plat|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter [0] $ (((!\plat|mm_interconnect_0|timer_0_s1_agent|m0_write~0_combout ) # (!\plat|mm_interconnect_0|pio_switch_0_s1_agent|m0_write~0_combout ))))) ) ) ) # ( 
// \plat|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[1]~0_combout  & ( !\plat|timer_0|period_l_wr_strobe~1_combout  ) )

	.dataa(!\plat|mm_interconnect_0|timer_0_s1_agent|m0_write~0_combout ),
	.datab(!\plat|mm_interconnect_0|pio_switch_0_s1_agent|m0_write~0_combout ),
	.datac(!\plat|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter [0]),
	.datad(!\plat|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[1]~1_combout ),
	.datae(!\plat|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[1]~0_combout ),
	.dataf(!\plat|timer_0|period_l_wr_strobe~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[1]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[1]~2 .extended_lut = "off";
defparam \plat|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[1]~2 .lut_mask = 64'h0000FFFF001EFFFF;
defparam \plat|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[1]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y7_N43
dffeas \plat|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[1]~2_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y7_N39
cyclonev_lcell_comb \plat|mm_interconnect_0|timer_0_s1_agent|m0_write~0 (
// Equation(s):
// \plat|mm_interconnect_0|timer_0_s1_agent|m0_write~0_combout  = ( \plat|mm_interconnect_0|router|Equal1~1_combout  & ( \plat|mm_interconnect_0|router|Equal1~0_combout  & ( (!\plat|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q  & 
// !\plat|nios2_gen2_0|cpu|W_alu_result [5]) ) ) )

	.dataa(!\plat|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\plat|nios2_gen2_0|cpu|W_alu_result [5]),
	.datad(gnd),
	.datae(!\plat|mm_interconnect_0|router|Equal1~1_combout ),
	.dataf(!\plat|mm_interconnect_0|router|Equal1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|timer_0_s1_agent|m0_write~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|timer_0_s1_agent|m0_write~0 .extended_lut = "off";
defparam \plat|mm_interconnect_0|timer_0_s1_agent|m0_write~0 .lut_mask = 64'h000000000000A0A0;
defparam \plat|mm_interconnect_0|timer_0_s1_agent|m0_write~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y6_N57
cyclonev_lcell_comb \plat|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter~0 (
// Equation(s):
// \plat|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter~0_combout  = ( !\plat|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter [0] & ( \plat|mm_interconnect_0|pio_switch_0_s1_translator|wait_latency_counter[1]~0_combout  & ( 
// (\plat|mm_interconnect_0|timer_0_s1_agent|m0_write~0_combout  & ((!\plat|mm_interconnect_0|pio_switch_0_s1_agent|m0_write~0_combout ) # (\plat|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter [1]))) ) ) )

	.dataa(!\plat|mm_interconnect_0|pio_switch_0_s1_agent|m0_write~0_combout ),
	.datab(gnd),
	.datac(!\plat|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter [1]),
	.datad(!\plat|mm_interconnect_0|timer_0_s1_agent|m0_write~0_combout ),
	.datae(!\plat|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter [0]),
	.dataf(!\plat|mm_interconnect_0|pio_switch_0_s1_translator|wait_latency_counter[1]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter~0 .extended_lut = "off";
defparam \plat|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter~0 .lut_mask = 64'h0000000000AF0000;
defparam \plat|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y6_N58
dffeas \plat|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter[0] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y6_N54
cyclonev_lcell_comb \plat|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter~1 (
// Equation(s):
// \plat|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter~1_combout  = ( \plat|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter [1] & ( \plat|mm_interconnect_0|timer_0_s1_agent|m0_write~0_combout  & ( 
// (!\plat|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter [0] & \plat|mm_interconnect_0|pio_switch_0_s1_translator|wait_latency_counter[1]~0_combout ) ) ) ) # ( !\plat|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter [1] & ( 
// \plat|mm_interconnect_0|timer_0_s1_agent|m0_write~0_combout  & ( (\plat|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter [0] & (\plat|mm_interconnect_0|pio_switch_0_s1_translator|wait_latency_counter[1]~0_combout  & 
// \plat|mm_interconnect_0|pio_switch_0_s1_agent|m0_write~0_combout )) ) ) )

	.dataa(!\plat|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter [0]),
	.datab(!\plat|mm_interconnect_0|pio_switch_0_s1_translator|wait_latency_counter[1]~0_combout ),
	.datac(!\plat|mm_interconnect_0|pio_switch_0_s1_agent|m0_write~0_combout ),
	.datad(gnd),
	.datae(!\plat|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter [1]),
	.dataf(!\plat|mm_interconnect_0|timer_0_s1_agent|m0_write~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter~1 .extended_lut = "off";
defparam \plat|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter~1 .lut_mask = 64'h0000000001012222;
defparam \plat|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y6_N55
dffeas \plat|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter~1_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter[1] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y5_N21
cyclonev_lcell_comb \plat|timer_0|period_l_wr_strobe~0 (
// Equation(s):
// \plat|timer_0|period_l_wr_strobe~0_combout  = ( !\plat|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter [1] & ( \plat|mm_interconnect_0|nios2_gen2_0_data_master_agent|hold_waitrequest~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\plat|mm_interconnect_0|nios2_gen2_0_data_master_agent|hold_waitrequest~q ),
	.datae(gnd),
	.dataf(!\plat|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|timer_0|period_l_wr_strobe~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|timer_0|period_l_wr_strobe~0 .extended_lut = "off";
defparam \plat|timer_0|period_l_wr_strobe~0 .lut_mask = 64'h00FF00FF00000000;
defparam \plat|timer_0|period_l_wr_strobe~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y5_N12
cyclonev_lcell_comb \plat|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg~0 (
// Equation(s):
// \plat|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg~0_combout  = ( \plat|mm_interconnect_0|router|src_channel[1]~1_combout  & ( (\plat|timer_0|period_l_wr_strobe~0_combout  & 
// (!\plat|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q  & (!\plat|mm_interconnect_0|pio_switch_0_s1_agent|m0_write~0_combout  $ (!\plat|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter [0])))) ) )

	.dataa(!\plat|timer_0|period_l_wr_strobe~0_combout ),
	.datab(!\plat|mm_interconnect_0|pio_switch_0_s1_agent|m0_write~0_combout ),
	.datac(!\plat|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter [0]),
	.datad(!\plat|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\plat|mm_interconnect_0|router|src_channel[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg~0 .extended_lut = "off";
defparam \plat|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg~0 .lut_mask = 64'h0000000014001400;
defparam \plat|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y7_N24
cyclonev_lcell_comb \plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|end_begintransfer~1 (
// Equation(s):
// \plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|end_begintransfer~1_combout  = ( !\plat|mm_interconnect_0|cmd_demux|sink_ready~2_combout  & ( \plat|mm_interconnect_0|nios2_gen2_0_data_master_agent|hold_waitrequest~q  & ( 
// (!\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg~1_combout  & (!\plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|end_begintransfer~0_combout  & (!\plat|mm_interconnect_0|cmd_demux|sink_ready~0_combout  & 
// !\plat|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg~0_combout ))) ) ) ) # ( \plat|mm_interconnect_0|cmd_demux|sink_ready~2_combout  & ( !\plat|mm_interconnect_0|nios2_gen2_0_data_master_agent|hold_waitrequest~q  & ( 
// !\plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|end_begintransfer~0_combout  ) ) ) # ( !\plat|mm_interconnect_0|cmd_demux|sink_ready~2_combout  & ( !\plat|mm_interconnect_0|nios2_gen2_0_data_master_agent|hold_waitrequest~q  & ( 
// !\plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|end_begintransfer~0_combout  ) ) )

	.dataa(!\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg~1_combout ),
	.datab(!\plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|end_begintransfer~0_combout ),
	.datac(!\plat|mm_interconnect_0|cmd_demux|sink_ready~0_combout ),
	.datad(!\plat|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg~0_combout ),
	.datae(!\plat|mm_interconnect_0|cmd_demux|sink_ready~2_combout ),
	.dataf(!\plat|mm_interconnect_0|nios2_gen2_0_data_master_agent|hold_waitrequest~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|end_begintransfer~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|end_begintransfer~1 .extended_lut = "off";
defparam \plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|end_begintransfer~1 .lut_mask = 64'hCCCCCCCC80000000;
defparam \plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|end_begintransfer~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y7_N25
dffeas \plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|end_begintransfer (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|end_begintransfer~1_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|end_begintransfer~q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|end_begintransfer .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|end_begintransfer .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y7_N36
cyclonev_lcell_comb \plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|av_waitrequest~1 (
// Equation(s):
// \plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|av_waitrequest~1_combout  = ( \plat|nios2_gen2_0|cpu|d_write~q  & ( \plat|nios2_gen2_0|cpu|d_read~DUPLICATE_q  & ( !\plat|mm_interconnect_0|rsp_mux|WideOr1~combout  ) ) ) # ( 
// !\plat|nios2_gen2_0|cpu|d_write~q  & ( \plat|nios2_gen2_0|cpu|d_read~DUPLICATE_q  & ( !\plat|mm_interconnect_0|rsp_mux|WideOr1~combout  ) ) ) # ( \plat|nios2_gen2_0|cpu|d_write~q  & ( !\plat|nios2_gen2_0|cpu|d_read~DUPLICATE_q  & ( 
// ((\plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|end_begintransfer~q  & \plat|mm_interconnect_0|nios2_gen2_0_data_master_agent|hold_waitrequest~DUPLICATE_q )) # (\plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted~q ) ) 
// ) )

	.dataa(!\plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|end_begintransfer~q ),
	.datab(!\plat|mm_interconnect_0|nios2_gen2_0_data_master_agent|hold_waitrequest~DUPLICATE_q ),
	.datac(!\plat|mm_interconnect_0|rsp_mux|WideOr1~combout ),
	.datad(!\plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted~q ),
	.datae(!\plat|nios2_gen2_0|cpu|d_write~q ),
	.dataf(!\plat|nios2_gen2_0|cpu|d_read~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|av_waitrequest~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|av_waitrequest~1 .extended_lut = "off";
defparam \plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|av_waitrequest~1 .lut_mask = 64'h000011FFF0F0F0F0;
defparam \plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|av_waitrequest~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y5_N48
cyclonev_lcell_comb \plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|av_waitrequest~0 (
// Equation(s):
// \plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|av_waitrequest~0_combout  = ( !\plat|nios2_gen2_0|cpu|d_read~DUPLICATE_q  & ( !\plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\plat|nios2_gen2_0|cpu|d_read~DUPLICATE_q ),
	.dataf(!\plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|av_waitrequest~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|av_waitrequest~0 .extended_lut = "off";
defparam \plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|av_waitrequest~0 .lut_mask = 64'hFFFF000000000000;
defparam \plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|av_waitrequest~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y5_N45
cyclonev_lcell_comb \plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|av_waitrequest~2 (
// Equation(s):
// \plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|av_waitrequest~2_combout  = ( \plat|mm_interconnect_0|cmd_demux|sink_ready~0_combout  & ( \plat|mm_interconnect_0|ram_0_s1_agent|cp_ready~0_combout  & ( 
// \plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|av_waitrequest~1_combout  ) ) ) # ( !\plat|mm_interconnect_0|cmd_demux|sink_ready~0_combout  & ( \plat|mm_interconnect_0|ram_0_s1_agent|cp_ready~0_combout  & ( 
// \plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|av_waitrequest~1_combout  ) ) ) # ( \plat|mm_interconnect_0|cmd_demux|sink_ready~0_combout  & ( !\plat|mm_interconnect_0|ram_0_s1_agent|cp_ready~0_combout  & ( 
// \plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|av_waitrequest~1_combout  ) ) ) # ( !\plat|mm_interconnect_0|cmd_demux|sink_ready~0_combout  & ( !\plat|mm_interconnect_0|ram_0_s1_agent|cp_ready~0_combout  & ( 
// (\plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|av_waitrequest~1_combout  & (((!\plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|av_waitrequest~0_combout ) # (\plat|mm_interconnect_0|cmd_demux|sink_ready~2_combout )) # 
// (\plat|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg~0_combout ))) ) ) )

	.dataa(!\plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|av_waitrequest~1_combout ),
	.datab(!\plat|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg~0_combout ),
	.datac(!\plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|av_waitrequest~0_combout ),
	.datad(!\plat|mm_interconnect_0|cmd_demux|sink_ready~2_combout ),
	.datae(!\plat|mm_interconnect_0|cmd_demux|sink_ready~0_combout ),
	.dataf(!\plat|mm_interconnect_0|ram_0_s1_agent|cp_ready~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|av_waitrequest~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|av_waitrequest~2 .extended_lut = "off";
defparam \plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|av_waitrequest~2 .lut_mask = 64'h5155555555555555;
defparam \plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|av_waitrequest~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y5_N51
cyclonev_lcell_comb \plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted~0 (
// Equation(s):
// \plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted~0_combout  = ( \plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted~q  & ( 
// !\plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|av_waitrequest~2_combout  ) ) # ( !\plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted~q  & ( 
// !\plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|av_waitrequest~2_combout  & ( (\plat|mm_interconnect_0|nios2_gen2_0_data_master_agent|hold_waitrequest~q  & (\plat|nios2_gen2_0|cpu|d_write~q  & 
// !\plat|mm_interconnect_0|cmd_demux|WideOr0~combout )) ) ) )

	.dataa(!\plat|mm_interconnect_0|nios2_gen2_0_data_master_agent|hold_waitrequest~q ),
	.datab(gnd),
	.datac(!\plat|nios2_gen2_0|cpu|d_write~q ),
	.datad(!\plat|mm_interconnect_0|cmd_demux|WideOr0~combout ),
	.datae(!\plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted~q ),
	.dataf(!\plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|av_waitrequest~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted~0 .extended_lut = "off";
defparam \plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted~0 .lut_mask = 64'h0500FFFF00000000;
defparam \plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y5_N52
dffeas \plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted~q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y7_N39
cyclonev_lcell_comb \plat|mm_interconnect_0|pio_switch_0_s1_agent|m0_write~0 (
// Equation(s):
// \plat|mm_interconnect_0|pio_switch_0_s1_agent|m0_write~0_combout  = ( \plat|mm_interconnect_0|nios2_gen2_0_data_master_agent|hold_waitrequest~DUPLICATE_q  & ( (\plat|nios2_gen2_0|cpu|d_write~q  & 
// !\plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|nios2_gen2_0|cpu|d_write~q ),
	.datad(!\plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted~q ),
	.datae(gnd),
	.dataf(!\plat|mm_interconnect_0|nios2_gen2_0_data_master_agent|hold_waitrequest~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|pio_switch_0_s1_agent|m0_write~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_switch_0_s1_agent|m0_write~0 .extended_lut = "off";
defparam \plat|mm_interconnect_0|pio_switch_0_s1_agent|m0_write~0 .lut_mask = 64'h000000000F000F00;
defparam \plat|mm_interconnect_0|pio_switch_0_s1_agent|m0_write~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y6_N6
cyclonev_lcell_comb \plat|mm_interconnect_0|pio_leds_0_s1_translator|wait_latency_counter~0 (
// Equation(s):
// \plat|mm_interconnect_0|pio_leds_0_s1_translator|wait_latency_counter~0_combout  = ( \plat|mm_interconnect_0|pio_switch_0_s1_translator|wait_latency_counter[1]~0_combout  & ( (\plat|pio_leds_0|always0~0_combout  & 
// ((!\plat|mm_interconnect_0|pio_leds_0_s1_translator|wait_latency_counter [0] & ((\plat|mm_interconnect_0|pio_leds_0_s1_translator|wait_latency_counter [1]))) # (\plat|mm_interconnect_0|pio_leds_0_s1_translator|wait_latency_counter [0] & 
// (\plat|mm_interconnect_0|pio_switch_0_s1_agent|m0_write~0_combout  & !\plat|mm_interconnect_0|pio_leds_0_s1_translator|wait_latency_counter [1])))) ) )

	.dataa(!\plat|mm_interconnect_0|pio_switch_0_s1_agent|m0_write~0_combout ),
	.datab(!\plat|mm_interconnect_0|pio_leds_0_s1_translator|wait_latency_counter [0]),
	.datac(!\plat|pio_leds_0|always0~0_combout ),
	.datad(!\plat|mm_interconnect_0|pio_leds_0_s1_translator|wait_latency_counter [1]),
	.datae(gnd),
	.dataf(!\plat|mm_interconnect_0|pio_switch_0_s1_translator|wait_latency_counter[1]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|pio_leds_0_s1_translator|wait_latency_counter~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_leds_0_s1_translator|wait_latency_counter~0 .extended_lut = "off";
defparam \plat|mm_interconnect_0|pio_leds_0_s1_translator|wait_latency_counter~0 .lut_mask = 64'h00000000010C010C;
defparam \plat|mm_interconnect_0|pio_leds_0_s1_translator|wait_latency_counter~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y6_N7
dffeas \plat|mm_interconnect_0|pio_leds_0_s1_translator|wait_latency_counter[1]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|pio_leds_0_s1_translator|wait_latency_counter~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|pio_leds_0_s1_translator|wait_latency_counter[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_leds_0_s1_translator|wait_latency_counter[1]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|pio_leds_0_s1_translator|wait_latency_counter[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y7_N12
cyclonev_lcell_comb \plat|mm_interconnect_0|pio_leds_0_s1_translator|read_latency_shift_reg~0 (
// Equation(s):
// \plat|mm_interconnect_0|pio_leds_0_s1_translator|read_latency_shift_reg~0_combout  = ( \plat|pio_leds_0|always0~0_combout  & ( (\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg~0_combout  & 
// (!\plat|mm_interconnect_0|pio_leds_0_s1_translator|wait_latency_counter[1]~DUPLICATE_q  & (!\plat|mm_interconnect_0|pio_switch_0_s1_agent|m0_write~0_combout  $ (!\plat|mm_interconnect_0|pio_leds_0_s1_translator|wait_latency_counter [0])))) ) )

	.dataa(!\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg~0_combout ),
	.datab(!\plat|mm_interconnect_0|pio_leds_0_s1_translator|wait_latency_counter[1]~DUPLICATE_q ),
	.datac(!\plat|mm_interconnect_0|pio_switch_0_s1_agent|m0_write~0_combout ),
	.datad(!\plat|mm_interconnect_0|pio_leds_0_s1_translator|wait_latency_counter [0]),
	.datae(gnd),
	.dataf(!\plat|pio_leds_0|always0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|pio_leds_0_s1_translator|read_latency_shift_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_leds_0_s1_translator|read_latency_shift_reg~0 .extended_lut = "off";
defparam \plat|mm_interconnect_0|pio_leds_0_s1_translator|read_latency_shift_reg~0 .lut_mask = 64'h0000000004400440;
defparam \plat|mm_interconnect_0|pio_leds_0_s1_translator|read_latency_shift_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y7_N29
dffeas \plat|mm_interconnect_0|pio_leds_0_s1_translator|read_latency_shift_reg[0]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|mm_interconnect_0|pio_leds_0_s1_translator|read_latency_shift_reg~0_combout ),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|pio_leds_0_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_leds_0_s1_translator|read_latency_shift_reg[0]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|pio_leds_0_s1_translator|read_latency_shift_reg[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y7_N33
cyclonev_lcell_comb \plat|mm_interconnect_0|rsp_mux|WideOr1 (
// Equation(s):
// \plat|mm_interconnect_0|rsp_mux|WideOr1~combout  = ( !\plat|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg [0] & ( !\plat|mm_interconnect_0|pio_switch_0_s1_translator|read_latency_shift_reg [0] & ( 
// (!\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q  & !\plat|mm_interconnect_0|pio_leds_0_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ),
	.datad(!\plat|mm_interconnect_0|pio_leds_0_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ),
	.datae(!\plat|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg [0]),
	.dataf(!\plat|mm_interconnect_0|pio_switch_0_s1_translator|read_latency_shift_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|rsp_mux|WideOr1~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|rsp_mux|WideOr1 .extended_lut = "off";
defparam \plat|mm_interconnect_0|rsp_mux|WideOr1 .lut_mask = 64'hF000000000000000;
defparam \plat|mm_interconnect_0|rsp_mux|WideOr1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y7_N27
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_ld_stall~0 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_ld_stall~0_combout  = ( \plat|nios2_gen2_0|cpu|R_ctrl_ld~DUPLICATE_q  & ( \plat|nios2_gen2_0|cpu|E_new_inst~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\plat|nios2_gen2_0|cpu|R_ctrl_ld~DUPLICATE_q ),
	.dataf(!\plat|nios2_gen2_0|cpu|E_new_inst~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_ld_stall~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_ld_stall~0 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_ld_stall~0 .lut_mask = 64'h000000000000FFFF;
defparam \plat|nios2_gen2_0|cpu|E_ld_stall~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y6_N42
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|d_read_nxt (
// Equation(s):
// \plat|nios2_gen2_0|cpu|d_read_nxt~combout  = ( \plat|nios2_gen2_0|cpu|E_ld_stall~0_combout  ) # ( !\plat|nios2_gen2_0|cpu|E_ld_stall~0_combout  & ( (\plat|mm_interconnect_0|rsp_mux|WideOr1~combout  & \plat|nios2_gen2_0|cpu|d_read~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|mm_interconnect_0|rsp_mux|WideOr1~combout ),
	.datad(!\plat|nios2_gen2_0|cpu|d_read~q ),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|E_ld_stall~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|d_read_nxt~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|d_read_nxt .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|d_read_nxt .lut_mask = 64'h000F000FFFFFFFFF;
defparam \plat|nios2_gen2_0|cpu|d_read_nxt .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y6_N43
dffeas \plat|nios2_gen2_0|cpu|d_read~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|d_read_nxt~combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|d_read~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|d_read~DUPLICATE .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|d_read~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y5_N54
cyclonev_lcell_comb \plat|mm_interconnect_0|router|src_channel[0]~0 (
// Equation(s):
// \plat|mm_interconnect_0|router|src_channel[0]~0_combout  = ( \plat|nios2_gen2_0|cpu|W_alu_result [4] & ( \plat|mm_interconnect_0|router|Equal1~0_combout  & ( \plat|mm_interconnect_0|router|Equal1~1_combout  ) ) ) # ( !\plat|nios2_gen2_0|cpu|W_alu_result 
// [4] & ( \plat|mm_interconnect_0|router|Equal1~0_combout  & ( (\plat|mm_interconnect_0|router|Equal1~1_combout  & ((!\plat|nios2_gen2_0|cpu|W_alu_result [5]) # ((\plat|nios2_gen2_0|cpu|d_read~DUPLICATE_q  & 
// !\plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~q )))) ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|d_read~DUPLICATE_q ),
	.datab(!\plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~q ),
	.datac(!\plat|mm_interconnect_0|router|Equal1~1_combout ),
	.datad(!\plat|nios2_gen2_0|cpu|W_alu_result [5]),
	.datae(!\plat|nios2_gen2_0|cpu|W_alu_result [4]),
	.dataf(!\plat|mm_interconnect_0|router|Equal1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|router|src_channel[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|router|src_channel[0]~0 .extended_lut = "off";
defparam \plat|mm_interconnect_0|router|src_channel[0]~0 .lut_mask = 64'h000000000F040F0F;
defparam \plat|mm_interconnect_0|router|src_channel[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y7_N30
cyclonev_lcell_comb \plat|mm_interconnect_0|ram_0_s1_agent_rsp_fifo|mem_used[1]~0 (
// Equation(s):
// \plat|mm_interconnect_0|ram_0_s1_agent_rsp_fifo|mem_used[1]~0_combout  = ( \plat|mm_interconnect_0|router|src_channel[0]~0_combout  & ( (\plat|mm_interconnect_0|ram_0_s1_agent_rsp_fifo|mem_used [1] & 
// ((!\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ) # (!\plat|mm_interconnect_0|ram_0_s1_agent_rsp_fifo|mem_used [0]))) ) ) # ( !\plat|mm_interconnect_0|router|src_channel[0]~0_combout  & ( 
// (!\plat|mm_interconnect_0|ram_0_s1_agent_rsp_fifo|mem_used [0] & (((\plat|mm_interconnect_0|ram_0_s1_agent_rsp_fifo|mem_used [1])))) # (\plat|mm_interconnect_0|ram_0_s1_agent_rsp_fifo|mem_used [0] & 
// (!\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q  & ((\plat|mm_interconnect_0|ram_0_s1_agent_rsp_fifo|mem_used [1]) # (\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg~0_combout )))) ) )

	.dataa(!\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg~0_combout ),
	.datab(!\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ),
	.datac(!\plat|mm_interconnect_0|ram_0_s1_agent_rsp_fifo|mem_used [0]),
	.datad(!\plat|mm_interconnect_0|ram_0_s1_agent_rsp_fifo|mem_used [1]),
	.datae(gnd),
	.dataf(!\plat|mm_interconnect_0|router|src_channel[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|ram_0_s1_agent_rsp_fifo|mem_used[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|ram_0_s1_agent_rsp_fifo|mem_used[1]~0 .extended_lut = "off";
defparam \plat|mm_interconnect_0|ram_0_s1_agent_rsp_fifo|mem_used[1]~0 .lut_mask = 64'h04FC04FC00FC00FC;
defparam \plat|mm_interconnect_0|ram_0_s1_agent_rsp_fifo|mem_used[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y7_N31
dffeas \plat|mm_interconnect_0|ram_0_s1_agent_rsp_fifo|mem_used[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|ram_0_s1_agent_rsp_fifo|mem_used[1]~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|ram_0_s1_agent_rsp_fifo|mem_used [1]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|ram_0_s1_agent_rsp_fifo|mem_used[1] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|ram_0_s1_agent_rsp_fifo|mem_used[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y5_N15
cyclonev_lcell_comb \plat|mm_interconnect_0|ram_0_s1_agent|cp_ready~0 (
// Equation(s):
// \plat|mm_interconnect_0|ram_0_s1_agent|cp_ready~0_combout  = ( \plat|mm_interconnect_0|nios2_gen2_0_data_master_agent|hold_waitrequest~q  & ( (!\plat|mm_interconnect_0|ram_0_s1_agent_rsp_fifo|mem_used [1] & 
// !\plat|mm_interconnect_0|router|src_channel[0]~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|mm_interconnect_0|ram_0_s1_agent_rsp_fifo|mem_used [1]),
	.datad(!\plat|mm_interconnect_0|router|src_channel[0]~0_combout ),
	.datae(gnd),
	.dataf(!\plat|mm_interconnect_0|nios2_gen2_0_data_master_agent|hold_waitrequest~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|ram_0_s1_agent|cp_ready~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|ram_0_s1_agent|cp_ready~0 .extended_lut = "off";
defparam \plat|mm_interconnect_0|ram_0_s1_agent|cp_ready~0 .lut_mask = 64'h00000000F000F000;
defparam \plat|mm_interconnect_0|ram_0_s1_agent|cp_ready~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y5_N6
cyclonev_lcell_comb \plat|mm_interconnect_0|cmd_demux|WideOr0 (
// Equation(s):
// \plat|mm_interconnect_0|cmd_demux|WideOr0~combout  = ( !\plat|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg~0_combout  & ( (!\plat|mm_interconnect_0|ram_0_s1_agent|cp_ready~0_combout  & 
// (!\plat|mm_interconnect_0|cmd_demux|sink_ready~2_combout  & !\plat|mm_interconnect_0|cmd_demux|sink_ready~0_combout )) ) )

	.dataa(gnd),
	.datab(!\plat|mm_interconnect_0|ram_0_s1_agent|cp_ready~0_combout ),
	.datac(!\plat|mm_interconnect_0|cmd_demux|sink_ready~2_combout ),
	.datad(!\plat|mm_interconnect_0|cmd_demux|sink_ready~0_combout ),
	.datae(gnd),
	.dataf(!\plat|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|cmd_demux|WideOr0~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|cmd_demux|WideOr0 .extended_lut = "off";
defparam \plat|mm_interconnect_0|cmd_demux|WideOr0 .lut_mask = 64'hC000C00000000000;
defparam \plat|mm_interconnect_0|cmd_demux|WideOr0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y5_N18
cyclonev_lcell_comb \plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~0 (
// Equation(s):
// \plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~0_combout  = ( \plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|av_waitrequest~2_combout  & ( (\plat|mm_interconnect_0|rsp_mux|WideOr1~combout  & 
// \plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~q ) ) ) # ( !\plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|av_waitrequest~2_combout  & ( (!\plat|mm_interconnect_0|cmd_demux|WideOr0~combout  & 
// (((\plat|mm_interconnect_0|rsp_mux|WideOr1~combout  & \plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~q )) # (\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg~0_combout ))) # 
// (\plat|mm_interconnect_0|cmd_demux|WideOr0~combout  & (((\plat|mm_interconnect_0|rsp_mux|WideOr1~combout  & \plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~q )))) ) )

	.dataa(!\plat|mm_interconnect_0|cmd_demux|WideOr0~combout ),
	.datab(!\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg~0_combout ),
	.datac(!\plat|mm_interconnect_0|rsp_mux|WideOr1~combout ),
	.datad(!\plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~q ),
	.datae(gnd),
	.dataf(!\plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|av_waitrequest~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~0 .extended_lut = "off";
defparam \plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~0 .lut_mask = 64'h222F222F000F000F;
defparam \plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y5_N19
dffeas \plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y7_N45
cyclonev_lcell_comb \plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|uav_read~0 (
// Equation(s):
// \plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|uav_read~0_combout  = ( !\plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~q  & ( \plat|nios2_gen2_0|cpu|d_read~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~q ),
	.dataf(!\plat|nios2_gen2_0|cpu|d_read~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|uav_read~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|uav_read~0 .extended_lut = "off";
defparam \plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|uav_read~0 .lut_mask = 64'h00000000FFFF0000;
defparam \plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|uav_read~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y7_N3
cyclonev_lcell_comb \plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg~1 (
// Equation(s):
// \plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg~1_combout  = ( \plat|mm_interconnect_0|router|Equal1~0_combout  & ( \plat|mm_interconnect_0|router|Equal1~1_combout  & ( 
// (!\plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|uav_read~0_combout  & (!\plat|mm_interconnect_0|ram_0_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q  & (\plat|nios2_gen2_0|cpu|W_alu_result [5] & !\plat|nios2_gen2_0|cpu|W_alu_result [4]))) ) ) ) # 
// ( !\plat|mm_interconnect_0|router|Equal1~0_combout  & ( \plat|mm_interconnect_0|router|Equal1~1_combout  & ( !\plat|mm_interconnect_0|ram_0_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q  ) ) ) # ( \plat|mm_interconnect_0|router|Equal1~0_combout  & ( 
// !\plat|mm_interconnect_0|router|Equal1~1_combout  & ( !\plat|mm_interconnect_0|ram_0_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q  ) ) ) # ( !\plat|mm_interconnect_0|router|Equal1~0_combout  & ( !\plat|mm_interconnect_0|router|Equal1~1_combout  & ( 
// !\plat|mm_interconnect_0|ram_0_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q  ) ) )

	.dataa(!\plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|uav_read~0_combout ),
	.datab(!\plat|mm_interconnect_0|ram_0_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q ),
	.datac(!\plat|nios2_gen2_0|cpu|W_alu_result [5]),
	.datad(!\plat|nios2_gen2_0|cpu|W_alu_result [4]),
	.datae(!\plat|mm_interconnect_0|router|Equal1~0_combout ),
	.dataf(!\plat|mm_interconnect_0|router|Equal1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg~1 .extended_lut = "off";
defparam \plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg~1 .lut_mask = 64'hCCCCCCCCCCCC0800;
defparam \plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y7_N57
cyclonev_lcell_comb \plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg~2 (
// Equation(s):
// \plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg~2_combout  = ( \plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg~1_combout  & ( \plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg~1_combout ),
	.dataf(!\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg~2 .extended_lut = "off";
defparam \plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg~2 .lut_mask = 64'h000000000000FFFF;
defparam \plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y7_N59
dffeas \plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg[0]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg~2_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg[0]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y7_N36
cyclonev_lcell_comb \plat|mm_interconnect_0|rsp_mux|src_payload~0 (
// Equation(s):
// \plat|mm_interconnect_0|rsp_mux|src_payload~0_combout  = ( \plat|mm_interconnect_0|pio_leds_0_s1_translator|read_latency_shift_reg [0] & ( ((\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q  & 
// \plat|ram_0|the_altsyncram|auto_generated|q_a [2])) # (\plat|mm_interconnect_0|pio_leds_0_s1_translator|av_readdata_pre [2]) ) ) # ( !\plat|mm_interconnect_0|pio_leds_0_s1_translator|read_latency_shift_reg [0] & ( 
// (\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q  & \plat|ram_0|the_altsyncram|auto_generated|q_a [2]) ) )

	.dataa(!\plat|mm_interconnect_0|pio_leds_0_s1_translator|av_readdata_pre [2]),
	.datab(!\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ),
	.datac(!\plat|ram_0|the_altsyncram|auto_generated|q_a [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|mm_interconnect_0|pio_leds_0_s1_translator|read_latency_shift_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|rsp_mux|src_payload~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|rsp_mux|src_payload~0 .extended_lut = "off";
defparam \plat|mm_interconnect_0|rsp_mux|src_payload~0 .lut_mask = 64'h0303030357575757;
defparam \plat|mm_interconnect_0|rsp_mux|src_payload~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y7_N38
dffeas \plat|nios2_gen2_0|cpu|av_ld_byte0_data[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|rsp_mux|src_payload~0_combout ),
	.asdata(\plat|nios2_gen2_0|cpu|av_ld_byte1_data [2]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|nios2_gen2_0|cpu|av_ld_rshift8~0_combout ),
	.ena(\plat|nios2_gen2_0|cpu|av_ld_byte0_data[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|av_ld_byte0_data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|av_ld_byte0_data[2] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|av_ld_byte0_data[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y7_N9
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|W_rf_wr_data[2]~1 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|W_rf_wr_data[2]~1_combout  = ( \plat|nios2_gen2_0|cpu|R_ctrl_ld~DUPLICATE_q  & ( \plat|nios2_gen2_0|cpu|R_ctrl_br_cmp~q  & ( \plat|nios2_gen2_0|cpu|av_ld_byte0_data [2] ) ) ) # ( \plat|nios2_gen2_0|cpu|R_ctrl_ld~DUPLICATE_q  & ( 
// !\plat|nios2_gen2_0|cpu|R_ctrl_br_cmp~q  & ( \plat|nios2_gen2_0|cpu|av_ld_byte0_data [2] ) ) ) # ( !\plat|nios2_gen2_0|cpu|R_ctrl_ld~DUPLICATE_q  & ( !\plat|nios2_gen2_0|cpu|R_ctrl_br_cmp~q  & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~DUPLICATE_q  & 
// \plat|nios2_gen2_0|cpu|W_alu_result[2]~DUPLICATE_q ) ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|av_ld_byte0_data [2]),
	.datab(!\plat|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~DUPLICATE_q ),
	.datac(!\plat|nios2_gen2_0|cpu|W_alu_result[2]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\plat|nios2_gen2_0|cpu|R_ctrl_ld~DUPLICATE_q ),
	.dataf(!\plat|nios2_gen2_0|cpu|R_ctrl_br_cmp~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|W_rf_wr_data[2]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|W_rf_wr_data[2]~1 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|W_rf_wr_data[2]~1 .lut_mask = 64'h0C0C555500005555;
defparam \plat|nios2_gen2_0|cpu|W_rf_wr_data[2]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y7_N15
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_src1[18]~feeder (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_src1[18]~feeder_combout  = ( \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [18] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_src1[18]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_src1[18]~feeder .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_src1[18]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \plat|nios2_gen2_0|cpu|E_src1[18]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y7_N16
dffeas \plat|nios2_gen2_0|cpu|E_src1[18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|E_src1[18]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|nios2_gen2_0|cpu|E_src1[31]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_src1 [18]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_src1[18] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_src1[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y5_N8
dffeas \plat|nios2_gen2_0|cpu|E_shift_rot_result[18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[18]~21_combout ),
	.asdata(\plat|nios2_gen2_0|cpu|E_src1 [18]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|nios2_gen2_0|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_shift_rot_result [18]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result[18] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result[18] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y5_N3
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[19]~20 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[19]~20_combout  = (!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q  & (\plat|nios2_gen2_0|cpu|E_shift_rot_result [18])) # (\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q  & 
// ((\plat|nios2_gen2_0|cpu|E_shift_rot_result [20])))

	.dataa(!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q ),
	.datab(gnd),
	.datac(!\plat|nios2_gen2_0|cpu|E_shift_rot_result [18]),
	.datad(!\plat|nios2_gen2_0|cpu|E_shift_rot_result [20]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[19]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[19]~20 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[19]~20 .lut_mask = 64'h0A5F0A5F0A5F0A5F;
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[19]~20 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y5_N5
dffeas \plat|nios2_gen2_0|cpu|E_shift_rot_result[19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[19]~20_combout ),
	.asdata(\plat|nios2_gen2_0|cpu|E_src1 [19]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|nios2_gen2_0|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_shift_rot_result [19]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result[19] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result[19] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y5_N6
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[18]~21 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[18]~21_combout  = ( \plat|nios2_gen2_0|cpu|E_shift_rot_result [17] & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q ) # (\plat|nios2_gen2_0|cpu|E_shift_rot_result [19]) ) ) # ( 
// !\plat|nios2_gen2_0|cpu|E_shift_rot_result [17] & ( (\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q  & \plat|nios2_gen2_0|cpu|E_shift_rot_result [19]) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q ),
	.datab(gnd),
	.datac(!\plat|nios2_gen2_0|cpu|E_shift_rot_result [19]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|E_shift_rot_result [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[18]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[18]~21 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[18]~21 .lut_mask = 64'h05050505AFAFAFAF;
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[18]~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y5_N7
dffeas \plat|nios2_gen2_0|cpu|E_shift_rot_result[18]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[18]~21_combout ),
	.asdata(\plat|nios2_gen2_0|cpu|E_src1 [18]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|nios2_gen2_0|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_shift_rot_result[18]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result[18]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result[18]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y5_N9
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[17]~19 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[17]~19_combout  = ( \plat|nios2_gen2_0|cpu|E_shift_rot_result[18]~DUPLICATE_q  & ( (\plat|nios2_gen2_0|cpu|E_shift_rot_result[16]~DUPLICATE_q ) # (\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q ) ) ) # ( 
// !\plat|nios2_gen2_0|cpu|E_shift_rot_result[18]~DUPLICATE_q  & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q  & \plat|nios2_gen2_0|cpu|E_shift_rot_result[16]~DUPLICATE_q ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q ),
	.datab(gnd),
	.datac(!\plat|nios2_gen2_0|cpu|E_shift_rot_result[16]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|E_shift_rot_result[18]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[17]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[17]~19 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[17]~19 .lut_mask = 64'h0A0A0A0A5F5F5F5F;
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[17]~19 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y5_N11
dffeas \plat|nios2_gen2_0|cpu|E_shift_rot_result[17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[17]~19_combout ),
	.asdata(\plat|nios2_gen2_0|cpu|E_src1 [17]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|nios2_gen2_0|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_shift_rot_result [17]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result[17] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result[17] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y5_N12
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[16]~17 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[16]~17_combout  = ( \plat|nios2_gen2_0|cpu|E_shift_rot_result [15] & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q ) # (\plat|nios2_gen2_0|cpu|E_shift_rot_result [17]) ) ) # ( 
// !\plat|nios2_gen2_0|cpu|E_shift_rot_result [15] & ( (\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q  & \plat|nios2_gen2_0|cpu|E_shift_rot_result [17]) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q ),
	.datab(!\plat|nios2_gen2_0|cpu|E_shift_rot_result [17]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|E_shift_rot_result [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[16]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[16]~17 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[16]~17 .lut_mask = 64'h11111111BBBBBBBB;
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[16]~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y5_N14
dffeas \plat|nios2_gen2_0|cpu|E_shift_rot_result[16]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[16]~17_combout ),
	.asdata(\plat|nios2_gen2_0|cpu|E_src1 [16]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|nios2_gen2_0|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_shift_rot_result[16]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result[16]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result[16]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y5_N15
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[15]~15 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[15]~15_combout  = ( \plat|nios2_gen2_0|cpu|E_shift_rot_result[14]~DUPLICATE_q  & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q ) # (\plat|nios2_gen2_0|cpu|E_shift_rot_result[16]~DUPLICATE_q ) ) ) # ( 
// !\plat|nios2_gen2_0|cpu|E_shift_rot_result[14]~DUPLICATE_q  & ( (\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q  & \plat|nios2_gen2_0|cpu|E_shift_rot_result[16]~DUPLICATE_q ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q ),
	.datab(gnd),
	.datac(!\plat|nios2_gen2_0|cpu|E_shift_rot_result[16]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|E_shift_rot_result[14]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[15]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[15]~15 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[15]~15 .lut_mask = 64'h05050505AFAFAFAF;
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[15]~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y5_N16
dffeas \plat|nios2_gen2_0|cpu|E_shift_rot_result[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[15]~15_combout ),
	.asdata(\plat|nios2_gen2_0|cpu|E_src1 [15]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|nios2_gen2_0|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_shift_rot_result [15]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result[15] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result[15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y5_N48
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[14]~12 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[14]~12_combout  = ( \plat|nios2_gen2_0|cpu|E_shift_rot_result [15] & ( (\plat|nios2_gen2_0|cpu|E_shift_rot_result [13]) # (\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q ) ) ) # ( 
// !\plat|nios2_gen2_0|cpu|E_shift_rot_result [15] & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q  & \plat|nios2_gen2_0|cpu|E_shift_rot_result [13]) ) )

	.dataa(gnd),
	.datab(!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q ),
	.datac(!\plat|nios2_gen2_0|cpu|E_shift_rot_result [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|E_shift_rot_result [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[14]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[14]~12 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[14]~12 .lut_mask = 64'h0C0C0C0C3F3F3F3F;
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[14]~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y5_N50
dffeas \plat|nios2_gen2_0|cpu|E_shift_rot_result[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[14]~12_combout ),
	.asdata(\plat|nios2_gen2_0|cpu|E_src1 [14]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|nios2_gen2_0|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_shift_rot_result [14]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result[14] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result[14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y5_N51
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[13]~2 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[13]~2_combout  = ( \plat|nios2_gen2_0|cpu|E_shift_rot_result [12] & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q ) # (\plat|nios2_gen2_0|cpu|E_shift_rot_result [14]) ) ) # ( 
// !\plat|nios2_gen2_0|cpu|E_shift_rot_result [12] & ( (\plat|nios2_gen2_0|cpu|E_shift_rot_result [14] & \plat|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|E_shift_rot_result [14]),
	.datab(!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|E_shift_rot_result [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[13]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[13]~2 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[13]~2 .lut_mask = 64'h11111111DDDDDDDD;
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[13]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y5_N53
dffeas \plat|nios2_gen2_0|cpu|E_shift_rot_result[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[13]~2_combout ),
	.asdata(\plat|nios2_gen2_0|cpu|E_src1 [13]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|nios2_gen2_0|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_shift_rot_result [13]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result[13] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y5_N27
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[12]~3 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[12]~3_combout  = ( \plat|nios2_gen2_0|cpu|E_shift_rot_result [11] & ( \plat|nios2_gen2_0|cpu|E_shift_rot_result [13] ) ) # ( !\plat|nios2_gen2_0|cpu|E_shift_rot_result [11] & ( 
// \plat|nios2_gen2_0|cpu|E_shift_rot_result [13] & ( \plat|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q  ) ) ) # ( \plat|nios2_gen2_0|cpu|E_shift_rot_result [11] & ( !\plat|nios2_gen2_0|cpu|E_shift_rot_result [13] & ( 
// !\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q ),
	.datad(gnd),
	.datae(!\plat|nios2_gen2_0|cpu|E_shift_rot_result [11]),
	.dataf(!\plat|nios2_gen2_0|cpu|E_shift_rot_result [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[12]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[12]~3 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[12]~3 .lut_mask = 64'h0000F0F00F0FFFFF;
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[12]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y5_N29
dffeas \plat|nios2_gen2_0|cpu|E_shift_rot_result[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[12]~3_combout ),
	.asdata(\plat|nios2_gen2_0|cpu|E_src1[12]~DUPLICATE_q ),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|nios2_gen2_0|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_shift_rot_result [12]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result[12] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y5_N9
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[11]~4 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[11]~4_combout  = ( \plat|nios2_gen2_0|cpu|E_shift_rot_result [10] & ( \plat|nios2_gen2_0|cpu|E_shift_rot_result [12] ) ) # ( !\plat|nios2_gen2_0|cpu|E_shift_rot_result [10] & ( 
// \plat|nios2_gen2_0|cpu|E_shift_rot_result [12] & ( \plat|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q  ) ) ) # ( \plat|nios2_gen2_0|cpu|E_shift_rot_result [10] & ( !\plat|nios2_gen2_0|cpu|E_shift_rot_result [12] & ( 
// !\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q ),
	.datad(gnd),
	.datae(!\plat|nios2_gen2_0|cpu|E_shift_rot_result [10]),
	.dataf(!\plat|nios2_gen2_0|cpu|E_shift_rot_result [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[11]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[11]~4 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[11]~4 .lut_mask = 64'h0000F0F00F0FFFFF;
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[11]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y5_N10
dffeas \plat|nios2_gen2_0|cpu|E_shift_rot_result[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[11]~4_combout ),
	.asdata(\plat|nios2_gen2_0|cpu|E_src1 [11]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|nios2_gen2_0|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_shift_rot_result [11]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result[11] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y5_N0
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[10]~8 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[10]~8_combout  = ( \plat|nios2_gen2_0|cpu|E_shift_rot_result[9]~DUPLICATE_q  & ( \plat|nios2_gen2_0|cpu|E_shift_rot_result [11] ) ) # ( !\plat|nios2_gen2_0|cpu|E_shift_rot_result[9]~DUPLICATE_q  & ( 
// \plat|nios2_gen2_0|cpu|E_shift_rot_result [11] & ( \plat|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q  ) ) ) # ( \plat|nios2_gen2_0|cpu|E_shift_rot_result[9]~DUPLICATE_q  & ( !\plat|nios2_gen2_0|cpu|E_shift_rot_result [11] & ( 
// !\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q  ) ) )

	.dataa(gnd),
	.datab(!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\plat|nios2_gen2_0|cpu|E_shift_rot_result[9]~DUPLICATE_q ),
	.dataf(!\plat|nios2_gen2_0|cpu|E_shift_rot_result [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[10]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[10]~8 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[10]~8 .lut_mask = 64'h0000CCCC3333FFFF;
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[10]~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y5_N1
dffeas \plat|nios2_gen2_0|cpu|E_shift_rot_result[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[10]~8_combout ),
	.asdata(\plat|nios2_gen2_0|cpu|E_src1[10]~DUPLICATE_q ),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|nios2_gen2_0|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_shift_rot_result [10]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result[10] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y5_N36
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[9]~5 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[9]~5_combout  = ( \plat|nios2_gen2_0|cpu|E_shift_rot_result [10] & ( \plat|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q  ) ) # ( \plat|nios2_gen2_0|cpu|E_shift_rot_result [10] & ( 
// !\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q  & ( \plat|nios2_gen2_0|cpu|E_shift_rot_result [8] ) ) ) # ( !\plat|nios2_gen2_0|cpu|E_shift_rot_result [10] & ( !\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q  & ( 
// \plat|nios2_gen2_0|cpu|E_shift_rot_result [8] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|nios2_gen2_0|cpu|E_shift_rot_result [8]),
	.datad(gnd),
	.datae(!\plat|nios2_gen2_0|cpu|E_shift_rot_result [10]),
	.dataf(!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[9]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[9]~5 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[9]~5 .lut_mask = 64'h0F0F0F0F0000FFFF;
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[9]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y5_N38
dffeas \plat|nios2_gen2_0|cpu|E_shift_rot_result[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[9]~5_combout ),
	.asdata(\plat|nios2_gen2_0|cpu|E_src1 [9]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|nios2_gen2_0|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_shift_rot_result [9]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result[9] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y5_N33
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[8]~6 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[8]~6_combout  = (!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q  & ((\plat|nios2_gen2_0|cpu|E_shift_rot_result [7]))) # (\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q  & 
// (\plat|nios2_gen2_0|cpu|E_shift_rot_result [9]))

	.dataa(!\plat|nios2_gen2_0|cpu|E_shift_rot_result [9]),
	.datab(gnd),
	.datac(!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q ),
	.datad(!\plat|nios2_gen2_0|cpu|E_shift_rot_result [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[8]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[8]~6 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[8]~6 .lut_mask = 64'h05F505F505F505F5;
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[8]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y5_N34
dffeas \plat|nios2_gen2_0|cpu|E_shift_rot_result[8]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[8]~6_combout ),
	.asdata(\plat|nios2_gen2_0|cpu|E_src1 [8]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|nios2_gen2_0|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_shift_rot_result[8]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result[8]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result[8]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y6_N57
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[7]~9 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[7]~9_combout  = ( \plat|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q  & ( \plat|nios2_gen2_0|cpu|E_shift_rot_result [6] & ( \plat|nios2_gen2_0|cpu|E_shift_rot_result[8]~DUPLICATE_q  ) ) ) # ( 
// !\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q  & ( \plat|nios2_gen2_0|cpu|E_shift_rot_result [6] ) ) # ( \plat|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q  & ( !\plat|nios2_gen2_0|cpu|E_shift_rot_result [6] & ( 
// \plat|nios2_gen2_0|cpu|E_shift_rot_result[8]~DUPLICATE_q  ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|E_shift_rot_result[8]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q ),
	.dataf(!\plat|nios2_gen2_0|cpu|E_shift_rot_result [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[7]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[7]~9 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[7]~9 .lut_mask = 64'h00005555FFFF5555;
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[7]~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y6_N58
dffeas \plat|nios2_gen2_0|cpu|E_shift_rot_result[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[7]~9_combout ),
	.asdata(\plat|nios2_gen2_0|cpu|E_src1 [7]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|nios2_gen2_0|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_shift_rot_result [7]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result[7] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y6_N3
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[6]~7 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[6]~7_combout  = ( \plat|nios2_gen2_0|cpu|E_shift_rot_result [7] & ( (\plat|nios2_gen2_0|cpu|E_shift_rot_result [5]) # (\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q ) ) ) # ( 
// !\plat|nios2_gen2_0|cpu|E_shift_rot_result [7] & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q  & \plat|nios2_gen2_0|cpu|E_shift_rot_result [5]) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\plat|nios2_gen2_0|cpu|E_shift_rot_result [5]),
	.datae(!\plat|nios2_gen2_0|cpu|E_shift_rot_result [7]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[6]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[6]~7 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[6]~7 .lut_mask = 64'h00AA55FF00AA55FF;
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[6]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y7_N22
dffeas \plat|nios2_gen2_0|cpu|E_src1[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|R_src1[6]~7_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_src1 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_src1[6] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_src1[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y6_N4
dffeas \plat|nios2_gen2_0|cpu|E_shift_rot_result[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[6]~7_combout ),
	.asdata(\plat|nios2_gen2_0|cpu|E_src1 [6]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|nios2_gen2_0|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_shift_rot_result [6]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result[6] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y7_N48
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[5]~1 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[5]~1_combout  = ( \plat|nios2_gen2_0|cpu|E_shift_rot_result [4] & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q ) # (\plat|nios2_gen2_0|cpu|E_shift_rot_result [6]) ) ) # ( 
// !\plat|nios2_gen2_0|cpu|E_shift_rot_result [4] & ( (\plat|nios2_gen2_0|cpu|E_shift_rot_result [6] & \plat|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|nios2_gen2_0|cpu|E_shift_rot_result [6]),
	.datad(!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q ),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|E_shift_rot_result [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[5]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[5]~1 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[5]~1 .lut_mask = 64'h000F000FFF0FFF0F;
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[5]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y7_N49
dffeas \plat|nios2_gen2_0|cpu|E_shift_rot_result[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[5]~1_combout ),
	.asdata(\plat|nios2_gen2_0|cpu|E_src1[5]~DUPLICATE_q ),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|nios2_gen2_0|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_shift_rot_result [5]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result[5] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y6_N15
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[4]~0 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[4]~0_combout  = ( \plat|nios2_gen2_0|cpu|E_shift_rot_result [5] & ( (\plat|nios2_gen2_0|cpu|E_shift_rot_result [3]) # (\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q ) ) ) # ( 
// !\plat|nios2_gen2_0|cpu|E_shift_rot_result [5] & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q  & \plat|nios2_gen2_0|cpu|E_shift_rot_result [3]) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\plat|nios2_gen2_0|cpu|E_shift_rot_result [3]),
	.datae(!\plat|nios2_gen2_0|cpu|E_shift_rot_result [5]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[4]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[4]~0 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[4]~0 .lut_mask = 64'h00AA55FF00AA55FF;
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[4]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y6_N16
dffeas \plat|nios2_gen2_0|cpu|E_shift_rot_result[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[4]~0_combout ),
	.asdata(\plat|nios2_gen2_0|cpu|E_src1 [4]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|nios2_gen2_0|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_shift_rot_result [4]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result[4] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y7_N39
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[3]~11 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[3]~11_combout  = ( \plat|nios2_gen2_0|cpu|E_shift_rot_result [2] & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q ) # (\plat|nios2_gen2_0|cpu|E_shift_rot_result [4]) ) ) # ( 
// !\plat|nios2_gen2_0|cpu|E_shift_rot_result [2] & ( (\plat|nios2_gen2_0|cpu|E_shift_rot_result [4] & \plat|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|E_shift_rot_result [4]),
	.datab(gnd),
	.datac(!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|E_shift_rot_result [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[3]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[3]~11 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[3]~11 .lut_mask = 64'h05050505F5F5F5F5;
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[3]~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y7_N40
dffeas \plat|nios2_gen2_0|cpu|E_shift_rot_result[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[3]~11_combout ),
	.asdata(\plat|nios2_gen2_0|cpu|E_src1 [3]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|nios2_gen2_0|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_shift_rot_result [3]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result[3] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y7_N45
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[2]~10 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[2]~10_combout  = ( \plat|nios2_gen2_0|cpu|E_shift_rot_result [3] & ( \plat|nios2_gen2_0|cpu|E_shift_rot_result [1] ) ) # ( !\plat|nios2_gen2_0|cpu|E_shift_rot_result [3] & ( 
// \plat|nios2_gen2_0|cpu|E_shift_rot_result [1] & ( !\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q  ) ) ) # ( \plat|nios2_gen2_0|cpu|E_shift_rot_result [3] & ( !\plat|nios2_gen2_0|cpu|E_shift_rot_result [1] & ( 
// \plat|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q  ) ) )

	.dataa(gnd),
	.datab(!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\plat|nios2_gen2_0|cpu|E_shift_rot_result [3]),
	.dataf(!\plat|nios2_gen2_0|cpu|E_shift_rot_result [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[2]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[2]~10 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[2]~10 .lut_mask = 64'h00003333CCCCFFFF;
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[2]~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y7_N46
dffeas \plat|nios2_gen2_0|cpu|E_shift_rot_result[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|E_shift_rot_result_nxt[2]~10_combout ),
	.asdata(\plat|nios2_gen2_0|cpu|E_src1 [2]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|nios2_gen2_0|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_shift_rot_result [2]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result[2] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_result[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y7_N54
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_logic_result[2]~10 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_logic_result[2]~10_combout  = ( \plat|nios2_gen2_0|cpu|E_src2 [2] & ( !\plat|nios2_gen2_0|cpu|R_logic_op[1]~DUPLICATE_q  $ (((!\plat|nios2_gen2_0|cpu|E_src1 [2]) # (!\plat|nios2_gen2_0|cpu|R_logic_op[0]~DUPLICATE_q ))) ) ) # ( 
// !\plat|nios2_gen2_0|cpu|E_src2 [2] & ( (!\plat|nios2_gen2_0|cpu|E_src1 [2] & (!\plat|nios2_gen2_0|cpu|R_logic_op[0]~DUPLICATE_q  & !\plat|nios2_gen2_0|cpu|R_logic_op[1]~DUPLICATE_q )) # (\plat|nios2_gen2_0|cpu|E_src1 [2] & 
// ((\plat|nios2_gen2_0|cpu|R_logic_op[1]~DUPLICATE_q ))) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|E_src1 [2]),
	.datab(!\plat|nios2_gen2_0|cpu|R_logic_op[0]~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\plat|nios2_gen2_0|cpu|R_logic_op[1]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|E_src2 [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_logic_result[2]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_logic_result[2]~10 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_logic_result[2]~10 .lut_mask = 64'h8855885511EE11EE;
defparam \plat|nios2_gen2_0|cpu|E_logic_result[2]~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y7_N12
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_alu_result[2]~11 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_alu_result[2]~11_combout  = ( \plat|nios2_gen2_0|cpu|Add2~41_sumout  & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & ((!\plat|nios2_gen2_0|cpu|R_ctrl_logic~q ) # ((\plat|nios2_gen2_0|cpu|E_logic_result[2]~10_combout )))) # 
// (\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & (((\plat|nios2_gen2_0|cpu|E_shift_rot_result [2])))) ) ) # ( !\plat|nios2_gen2_0|cpu|Add2~41_sumout  & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & (\plat|nios2_gen2_0|cpu|R_ctrl_logic~q  & 
// ((\plat|nios2_gen2_0|cpu|E_logic_result[2]~10_combout )))) # (\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & (((\plat|nios2_gen2_0|cpu|E_shift_rot_result [2])))) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|R_ctrl_logic~q ),
	.datab(!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~q ),
	.datac(!\plat|nios2_gen2_0|cpu|E_shift_rot_result [2]),
	.datad(!\plat|nios2_gen2_0|cpu|E_logic_result[2]~10_combout ),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|Add2~41_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_alu_result[2]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_alu_result[2]~11 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_alu_result[2]~11 .lut_mask = 64'h034703478BCF8BCF;
defparam \plat|nios2_gen2_0|cpu|E_alu_result[2]~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y7_N13
dffeas \plat|nios2_gen2_0|cpu|W_alu_result[2]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|E_alu_result[2]~11_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|nios2_gen2_0|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|W_alu_result[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|W_alu_result[2]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|W_alu_result[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y7_N54
cyclonev_lcell_comb \plat|pio_switch_0|read_mux_out[1] (
// Equation(s):
// \plat|pio_switch_0|read_mux_out [1] = ( !\plat|nios2_gen2_0|cpu|W_alu_result[2]~DUPLICATE_q  & ( (\switch[1]~input_o  & !\plat|nios2_gen2_0|cpu|W_alu_result[3]~DUPLICATE_q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\switch[1]~input_o ),
	.datad(!\plat|nios2_gen2_0|cpu|W_alu_result[3]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|W_alu_result[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|pio_switch_0|read_mux_out [1]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|pio_switch_0|read_mux_out[1] .extended_lut = "off";
defparam \plat|pio_switch_0|read_mux_out[1] .lut_mask = 64'h0F000F0000000000;
defparam \plat|pio_switch_0|read_mux_out[1] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y7_N56
dffeas \plat|pio_switch_0|readdata[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|pio_switch_0|read_mux_out [1]),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|pio_switch_0|readdata [1]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|pio_switch_0|readdata[1] .is_wysiwyg = "true";
defparam \plat|pio_switch_0|readdata[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y7_N53
dffeas \plat|mm_interconnect_0|pio_switch_0_s1_translator|av_readdata_pre[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|pio_switch_0|readdata [1]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|pio_switch_0_s1_translator|av_readdata_pre [1]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_switch_0_s1_translator|av_readdata_pre[1] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|pio_switch_0_s1_translator|av_readdata_pre[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y7_N14
dffeas \plat|nios2_gen2_0|cpu|W_alu_result[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|E_alu_result[2]~11_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|nios2_gen2_0|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|W_alu_result [2]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|W_alu_result[2] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|W_alu_result[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y9_N18
cyclonev_lcell_comb \plat|timer_0|counter_is_running~feeder (
// Equation(s):
// \plat|timer_0|counter_is_running~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|timer_0|counter_is_running~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|timer_0|counter_is_running~feeder .extended_lut = "off";
defparam \plat|timer_0|counter_is_running~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \plat|timer_0|counter_is_running~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y9_N19
dffeas \plat|timer_0|counter_is_running (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|timer_0|counter_is_running~feeder_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|timer_0|counter_is_running~q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|timer_0|counter_is_running .is_wysiwyg = "true";
defparam \plat|timer_0|counter_is_running .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y7_N6
cyclonev_lcell_comb \plat|timer_0|read_mux_out[1]~0 (
// Equation(s):
// \plat|timer_0|read_mux_out[1]~0_combout  = ( !\plat|nios2_gen2_0|cpu|W_alu_result [4] & ( !\plat|nios2_gen2_0|cpu|W_alu_result[3]~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\plat|nios2_gen2_0|cpu|W_alu_result[3]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|W_alu_result [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|timer_0|read_mux_out[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|timer_0|read_mux_out[1]~0 .extended_lut = "off";
defparam \plat|timer_0|read_mux_out[1]~0 .lut_mask = 64'hFF00FF0000000000;
defparam \plat|timer_0|read_mux_out[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y7_N21
cyclonev_lcell_comb \plat|timer_0|read_mux_out[1]~2 (
// Equation(s):
// \plat|timer_0|read_mux_out[1]~2_combout  = ( \plat|timer_0|read_mux_out[1]~0_combout  & ( (!\plat|nios2_gen2_0|cpu|W_alu_result [2] & \plat|timer_0|counter_is_running~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|nios2_gen2_0|cpu|W_alu_result [2]),
	.datad(!\plat|timer_0|counter_is_running~q ),
	.datae(gnd),
	.dataf(!\plat|timer_0|read_mux_out[1]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|timer_0|read_mux_out[1]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|timer_0|read_mux_out[1]~2 .extended_lut = "off";
defparam \plat|timer_0|read_mux_out[1]~2 .lut_mask = 64'h0000000000F000F0;
defparam \plat|timer_0|read_mux_out[1]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y7_N23
dffeas \plat|timer_0|readdata[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|timer_0|read_mux_out[1]~2_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|timer_0|readdata [1]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|timer_0|readdata[1] .is_wysiwyg = "true";
defparam \plat|timer_0|readdata[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y7_N20
dffeas \plat|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|timer_0|readdata [1]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre [1]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[1] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y7_N18
cyclonev_lcell_comb \plat|mm_interconnect_0|rsp_mux|src_data[1]~1 (
// Equation(s):
// \plat|mm_interconnect_0|rsp_mux|src_data[1]~1_combout  = ( \plat|mm_interconnect_0|pio_switch_0_s1_translator|read_latency_shift_reg [0] & ( ((\plat|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg [0] & 
// \plat|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre [1])) # (\plat|mm_interconnect_0|pio_switch_0_s1_translator|av_readdata_pre [1]) ) ) # ( !\plat|mm_interconnect_0|pio_switch_0_s1_translator|read_latency_shift_reg [0] & ( 
// (\plat|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg [0] & \plat|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre [1]) ) )

	.dataa(!\plat|mm_interconnect_0|pio_switch_0_s1_translator|av_readdata_pre [1]),
	.datab(gnd),
	.datac(!\plat|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg [0]),
	.datad(!\plat|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre [1]),
	.datae(gnd),
	.dataf(!\plat|mm_interconnect_0|pio_switch_0_s1_translator|read_latency_shift_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|rsp_mux|src_data[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|rsp_mux|src_data[1]~1 .extended_lut = "off";
defparam \plat|mm_interconnect_0|rsp_mux|src_data[1]~1 .lut_mask = 64'h000F000F555F555F;
defparam \plat|mm_interconnect_0|rsp_mux|src_data[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y6_N59
dffeas \plat|pio_leds_0|data_out[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|nios2_gen2_0|cpu|d_writedata [1]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\plat|pio_leds_0|always0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|pio_leds_0|data_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|pio_leds_0|data_out[1] .is_wysiwyg = "true";
defparam \plat|pio_leds_0|data_out[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y6_N24
cyclonev_lcell_comb \plat|pio_leds_0|readdata[1] (
// Equation(s):
// \plat|pio_leds_0|readdata [1] = ( \plat|pio_leds_0|data_out [1] & ( !\plat|nios2_gen2_0|cpu|W_alu_result[2]~DUPLICATE_q  & ( !\plat|nios2_gen2_0|cpu|W_alu_result[3]~DUPLICATE_q  ) ) )

	.dataa(gnd),
	.datab(!\plat|nios2_gen2_0|cpu|W_alu_result[3]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\plat|pio_leds_0|data_out [1]),
	.dataf(!\plat|nios2_gen2_0|cpu|W_alu_result[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|pio_leds_0|readdata [1]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|pio_leds_0|readdata[1] .extended_lut = "off";
defparam \plat|pio_leds_0|readdata[1] .lut_mask = 64'h0000CCCC00000000;
defparam \plat|pio_leds_0|readdata[1] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y6_N26
dffeas \plat|mm_interconnect_0|pio_leds_0_s1_translator|av_readdata_pre[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|pio_leds_0|readdata [1]),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|pio_leds_0_s1_translator|av_readdata_pre [1]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_leds_0_s1_translator|av_readdata_pre[1] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|pio_leds_0_s1_translator|av_readdata_pre[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y7_N18
cyclonev_lcell_comb \plat|mm_interconnect_0|rsp_mux|src_data[1] (
// Equation(s):
// \plat|mm_interconnect_0|rsp_mux|src_data [1] = ( \plat|ram_0|the_altsyncram|auto_generated|q_a [1] & ( \plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0] ) ) # ( !\plat|ram_0|the_altsyncram|auto_generated|q_a [1] & ( 
// \plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0] & ( ((\plat|mm_interconnect_0|pio_leds_0_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q  & \plat|mm_interconnect_0|pio_leds_0_s1_translator|av_readdata_pre [1])) # 
// (\plat|mm_interconnect_0|rsp_mux|src_data[1]~1_combout ) ) ) ) # ( \plat|ram_0|the_altsyncram|auto_generated|q_a [1] & ( !\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0] & ( 
// ((\plat|mm_interconnect_0|pio_leds_0_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q  & \plat|mm_interconnect_0|pio_leds_0_s1_translator|av_readdata_pre [1])) # (\plat|mm_interconnect_0|rsp_mux|src_data[1]~1_combout ) ) ) ) # ( 
// !\plat|ram_0|the_altsyncram|auto_generated|q_a [1] & ( !\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0] & ( ((\plat|mm_interconnect_0|pio_leds_0_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q  & 
// \plat|mm_interconnect_0|pio_leds_0_s1_translator|av_readdata_pre [1])) # (\plat|mm_interconnect_0|rsp_mux|src_data[1]~1_combout ) ) ) )

	.dataa(!\plat|mm_interconnect_0|rsp_mux|src_data[1]~1_combout ),
	.datab(gnd),
	.datac(!\plat|mm_interconnect_0|pio_leds_0_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ),
	.datad(!\plat|mm_interconnect_0|pio_leds_0_s1_translator|av_readdata_pre [1]),
	.datae(!\plat|ram_0|the_altsyncram|auto_generated|q_a [1]),
	.dataf(!\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|rsp_mux|src_data [1]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|rsp_mux|src_data[1] .extended_lut = "off";
defparam \plat|mm_interconnect_0|rsp_mux|src_data[1] .lut_mask = 64'h555F555F555FFFFF;
defparam \plat|mm_interconnect_0|rsp_mux|src_data[1] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y7_N20
dffeas \plat|nios2_gen2_0|cpu|av_ld_byte0_data[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|rsp_mux|src_data [1]),
	.asdata(\plat|nios2_gen2_0|cpu|av_ld_byte1_data [1]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|nios2_gen2_0|cpu|av_ld_rshift8~0_combout ),
	.ena(\plat|nios2_gen2_0|cpu|av_ld_byte0_data[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|av_ld_byte0_data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|av_ld_byte0_data[1] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|av_ld_byte0_data[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y6_N50
dffeas \plat|nios2_gen2_0|cpu|W_alu_result[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|E_alu_result[1]~14_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|nios2_gen2_0|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|W_alu_result [1]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|W_alu_result[1] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|W_alu_result[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y7_N15
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|W_rf_wr_data[1]~0 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|W_rf_wr_data[1]~0_combout  = ( \plat|nios2_gen2_0|cpu|R_ctrl_br_cmp~q  & ( (\plat|nios2_gen2_0|cpu|av_ld_byte0_data [1] & \plat|nios2_gen2_0|cpu|R_ctrl_ld~DUPLICATE_q ) ) ) # ( !\plat|nios2_gen2_0|cpu|R_ctrl_br_cmp~q  & ( 
// (!\plat|nios2_gen2_0|cpu|R_ctrl_ld~DUPLICATE_q  & (((!\plat|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~DUPLICATE_q  & \plat|nios2_gen2_0|cpu|W_alu_result [1])))) # (\plat|nios2_gen2_0|cpu|R_ctrl_ld~DUPLICATE_q  & (\plat|nios2_gen2_0|cpu|av_ld_byte0_data [1])) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|av_ld_byte0_data [1]),
	.datab(!\plat|nios2_gen2_0|cpu|R_ctrl_ld~DUPLICATE_q ),
	.datac(!\plat|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~DUPLICATE_q ),
	.datad(!\plat|nios2_gen2_0|cpu|W_alu_result [1]),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|R_ctrl_br_cmp~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|W_rf_wr_data[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|W_rf_wr_data[1]~0 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|W_rf_wr_data[1]~0 .lut_mask = 64'h11D111D111111111;
defparam \plat|nios2_gen2_0|cpu|W_rf_wr_data[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y7_N33
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|R_src1[11]~4 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|R_src1[11]~4_combout  = ( \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [11] & ( (!\plat|nios2_gen2_0|cpu|R_src1~0_combout  & ((!\plat|nios2_gen2_0|cpu|R_src1~1_combout ) # 
// ((\plat|nios2_gen2_0|cpu|D_iw [15])))) # (\plat|nios2_gen2_0|cpu|R_src1~0_combout  & (((\plat|nios2_gen2_0|cpu|Add0~9_sumout )))) ) ) # ( !\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [11] & ( 
// (!\plat|nios2_gen2_0|cpu|R_src1~0_combout  & (\plat|nios2_gen2_0|cpu|R_src1~1_combout  & (\plat|nios2_gen2_0|cpu|D_iw [15]))) # (\plat|nios2_gen2_0|cpu|R_src1~0_combout  & (((\plat|nios2_gen2_0|cpu|Add0~9_sumout )))) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|R_src1~0_combout ),
	.datab(!\plat|nios2_gen2_0|cpu|R_src1~1_combout ),
	.datac(!\plat|nios2_gen2_0|cpu|D_iw [15]),
	.datad(!\plat|nios2_gen2_0|cpu|Add0~9_sumout ),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|R_src1[11]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|R_src1[11]~4 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|R_src1[11]~4 .lut_mask = 64'h025702578ADF8ADF;
defparam \plat|nios2_gen2_0|cpu|R_src1[11]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y7_N34
dffeas \plat|nios2_gen2_0|cpu|E_src1[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|R_src1[11]~4_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_src1 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_src1[11] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_src1[11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y3_N48
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|F_pc[9]~feeder (
// Equation(s):
// \plat|nios2_gen2_0|cpu|F_pc[9]~feeder_combout  = ( \plat|nios2_gen2_0|cpu|Add2~17_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|Add2~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|F_pc[9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|F_pc[9]~feeder .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|F_pc[9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \plat|nios2_gen2_0|cpu|F_pc[9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y3_N49
dffeas \plat|nios2_gen2_0|cpu|F_pc[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|F_pc[9]~feeder_combout ),
	.asdata(\plat|nios2_gen2_0|cpu|Add0~9_sumout ),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|nios2_gen2_0|cpu|F_pc_sel_nxt.10~0_combout ),
	.sload(\plat|nios2_gen2_0|cpu|F_pc_sel_nxt.10~1_combout ),
	.ena(\plat|nios2_gen2_0|cpu|W_valid~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|F_pc [9]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|F_pc[9] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|F_pc[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y3_N48
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|F_iw~6 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|F_iw~6_combout  = ( \plat|rom_0|the_altsyncram|auto_generated|q_a [15] ) # ( !\plat|rom_0|the_altsyncram|auto_generated|q_a [15] & ( \plat|nios2_gen2_0|cpu|intr_req~combout  ) )

	.dataa(gnd),
	.datab(!\plat|nios2_gen2_0|cpu|intr_req~combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|rom_0|the_altsyncram|auto_generated|q_a [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|F_iw~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|F_iw~6 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|F_iw~6 .lut_mask = 64'h33333333FFFFFFFF;
defparam \plat|nios2_gen2_0|cpu|F_iw~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y3_N49
dffeas \plat|nios2_gen2_0|cpu|D_iw[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|F_iw~6_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\plat|nios2_gen2_0|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|D_iw [15]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|D_iw[15] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|D_iw[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y6_N42
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~1 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~1_combout  = ( \plat|nios2_gen2_0|cpu|D_iw [14] & ( \plat|nios2_gen2_0|cpu|D_iw[16]~DUPLICATE_q  & ( (!\plat|nios2_gen2_0|cpu|D_iw [15] & (!\plat|nios2_gen2_0|cpu|D_iw[11]~DUPLICATE_q  & 
// (!\plat|nios2_gen2_0|cpu|D_iw[13]~DUPLICATE_q  & !\plat|nios2_gen2_0|cpu|D_iw [12]))) ) ) ) # ( !\plat|nios2_gen2_0|cpu|D_iw [14] & ( \plat|nios2_gen2_0|cpu|D_iw[16]~DUPLICATE_q  & ( (!\plat|nios2_gen2_0|cpu|D_iw [15] & 
// (!\plat|nios2_gen2_0|cpu|D_iw[11]~DUPLICATE_q  & (!\plat|nios2_gen2_0|cpu|D_iw[13]~DUPLICATE_q  & !\plat|nios2_gen2_0|cpu|D_iw [12]))) ) ) ) # ( \plat|nios2_gen2_0|cpu|D_iw [14] & ( !\plat|nios2_gen2_0|cpu|D_iw[16]~DUPLICATE_q  & ( 
// (!\plat|nios2_gen2_0|cpu|D_iw[11]~DUPLICATE_q  & (!\plat|nios2_gen2_0|cpu|D_iw[13]~DUPLICATE_q  & !\plat|nios2_gen2_0|cpu|D_iw [12])) ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|D_iw [15]),
	.datab(!\plat|nios2_gen2_0|cpu|D_iw[11]~DUPLICATE_q ),
	.datac(!\plat|nios2_gen2_0|cpu|D_iw[13]~DUPLICATE_q ),
	.datad(!\plat|nios2_gen2_0|cpu|D_iw [12]),
	.datae(!\plat|nios2_gen2_0|cpu|D_iw [14]),
	.dataf(!\plat|nios2_gen2_0|cpu|D_iw[16]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~1 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~1 .lut_mask = 64'h0000C00080008000;
defparam \plat|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y4_N3
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|D_logic_op_raw[1]~0 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|D_logic_op_raw[1]~0_combout  = ( \plat|nios2_gen2_0|cpu|D_iw [4] & ( (!\plat|nios2_gen2_0|cpu|Equal0~0_combout ) # (\plat|nios2_gen2_0|cpu|D_iw [15]) ) ) # ( !\plat|nios2_gen2_0|cpu|D_iw [4] & ( 
// (\plat|nios2_gen2_0|cpu|Equal0~0_combout  & \plat|nios2_gen2_0|cpu|D_iw [15]) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|Equal0~0_combout ),
	.datab(gnd),
	.datac(!\plat|nios2_gen2_0|cpu|D_iw [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|D_iw [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|D_logic_op_raw[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|D_logic_op_raw[1]~0 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|D_logic_op_raw[1]~0 .lut_mask = 64'h05050505AFAFAFAF;
defparam \plat|nios2_gen2_0|cpu|D_logic_op_raw[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y8_N51
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|D_logic_op[1]~0 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|D_logic_op[1]~0_combout  = ( \plat|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~0_combout  & ( \plat|nios2_gen2_0|cpu|D_logic_op_raw[1]~0_combout  ) ) # ( !\plat|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~0_combout  & ( 
// \plat|nios2_gen2_0|cpu|D_logic_op_raw[1]~0_combout  ) ) # ( \plat|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~0_combout  & ( !\plat|nios2_gen2_0|cpu|D_logic_op_raw[1]~0_combout  ) ) # ( !\plat|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~0_combout  & ( 
// !\plat|nios2_gen2_0|cpu|D_logic_op_raw[1]~0_combout  & ( ((\plat|nios2_gen2_0|cpu|Equal0~0_combout  & \plat|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~1_combout )) # (\plat|nios2_gen2_0|cpu|D_ctrl_alu_subtract~2_combout ) ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|Equal0~0_combout ),
	.datab(!\plat|nios2_gen2_0|cpu|D_ctrl_alu_subtract~2_combout ),
	.datac(!\plat|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~1_combout ),
	.datad(gnd),
	.datae(!\plat|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~0_combout ),
	.dataf(!\plat|nios2_gen2_0|cpu|D_logic_op_raw[1]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|D_logic_op[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|D_logic_op[1]~0 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|D_logic_op[1]~0 .lut_mask = 64'h3737FFFFFFFFFFFF;
defparam \plat|nios2_gen2_0|cpu|D_logic_op[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y8_N52
dffeas \plat|nios2_gen2_0|cpu|R_logic_op[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|D_logic_op[1]~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|R_logic_op [1]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|R_logic_op[1] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|R_logic_op[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y6_N30
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_logic_result[17]~13 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_logic_result[17]~13_combout  = ( \plat|nios2_gen2_0|cpu|R_logic_op[0]~DUPLICATE_q  & ( \plat|nios2_gen2_0|cpu|E_src1 [17] & ( !\plat|nios2_gen2_0|cpu|R_logic_op [1] $ (!\plat|nios2_gen2_0|cpu|E_src2 [17]) ) ) ) # ( 
// !\plat|nios2_gen2_0|cpu|R_logic_op[0]~DUPLICATE_q  & ( \plat|nios2_gen2_0|cpu|E_src1 [17] & ( \plat|nios2_gen2_0|cpu|R_logic_op [1] ) ) ) # ( \plat|nios2_gen2_0|cpu|R_logic_op[0]~DUPLICATE_q  & ( !\plat|nios2_gen2_0|cpu|E_src1 [17] & ( 
// (\plat|nios2_gen2_0|cpu|R_logic_op [1] & \plat|nios2_gen2_0|cpu|E_src2 [17]) ) ) ) # ( !\plat|nios2_gen2_0|cpu|R_logic_op[0]~DUPLICATE_q  & ( !\plat|nios2_gen2_0|cpu|E_src1 [17] & ( !\plat|nios2_gen2_0|cpu|R_logic_op [1] $ (\plat|nios2_gen2_0|cpu|E_src2 
// [17]) ) ) )

	.dataa(gnd),
	.datab(!\plat|nios2_gen2_0|cpu|R_logic_op [1]),
	.datac(!\plat|nios2_gen2_0|cpu|E_src2 [17]),
	.datad(gnd),
	.datae(!\plat|nios2_gen2_0|cpu|R_logic_op[0]~DUPLICATE_q ),
	.dataf(!\plat|nios2_gen2_0|cpu|E_src1 [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_logic_result[17]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_logic_result[17]~13 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_logic_result[17]~13 .lut_mask = 64'hC3C3030333333C3C;
defparam \plat|nios2_gen2_0|cpu|E_logic_result[17]~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y6_N3
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|Equal127~0 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|Equal127~0_combout  = ( !\plat|nios2_gen2_0|cpu|E_logic_result[30]~12_combout  & ( !\plat|nios2_gen2_0|cpu|E_logic_result[17]~13_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|nios2_gen2_0|cpu|E_logic_result[17]~13_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|E_logic_result[30]~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|Equal127~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|Equal127~0 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|Equal127~0 .lut_mask = 64'hF0F0F0F000000000;
defparam \plat|nios2_gen2_0|cpu|Equal127~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y8_N10
dffeas \plat|nios2_gen2_0|cpu|R_compare_op[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|D_logic_op_raw[0]~1_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|R_compare_op [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|R_compare_op[0] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|R_compare_op[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y6_N18
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|Equal127~1 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|Equal127~1_combout  = ( !\plat|nios2_gen2_0|cpu|E_logic_result[1]~19_combout  & ( !\plat|nios2_gen2_0|cpu|E_logic_result[18]~15_combout  & ( (!\plat|nios2_gen2_0|cpu|E_logic_result[15]~17_combout  & 
// (!\plat|nios2_gen2_0|cpu|E_logic_result[16]~16_combout  & (!\plat|nios2_gen2_0|cpu|E_logic_result[19]~14_combout  & !\plat|nios2_gen2_0|cpu|E_logic_result[14]~18_combout ))) ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|E_logic_result[15]~17_combout ),
	.datab(!\plat|nios2_gen2_0|cpu|E_logic_result[16]~16_combout ),
	.datac(!\plat|nios2_gen2_0|cpu|E_logic_result[19]~14_combout ),
	.datad(!\plat|nios2_gen2_0|cpu|E_logic_result[14]~18_combout ),
	.datae(!\plat|nios2_gen2_0|cpu|E_logic_result[1]~19_combout ),
	.dataf(!\plat|nios2_gen2_0|cpu|E_logic_result[18]~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|Equal127~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|Equal127~1 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|Equal127~1 .lut_mask = 64'h8000000000000000;
defparam \plat|nios2_gen2_0|cpu|Equal127~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y4_N4
dffeas \plat|nios2_gen2_0|cpu|R_compare_op[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|D_logic_op_raw[1]~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|R_compare_op [1]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|R_compare_op[1] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|R_compare_op[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y6_N48
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|Equal127~9 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|Equal127~9_combout  = ( \plat|nios2_gen2_0|cpu|R_logic_op [1] & ( \plat|nios2_gen2_0|cpu|E_src2 [22] & ( (\plat|nios2_gen2_0|cpu|R_logic_op[0]~DUPLICATE_q  & (\plat|nios2_gen2_0|cpu|E_src1 [22] & (!\plat|nios2_gen2_0|cpu|E_src2 [23] 
// $ (\plat|nios2_gen2_0|cpu|E_src1 [23])))) ) ) ) # ( !\plat|nios2_gen2_0|cpu|R_logic_op [1] & ( \plat|nios2_gen2_0|cpu|E_src2 [22] & ( (!\plat|nios2_gen2_0|cpu|R_logic_op[0]~DUPLICATE_q  & (((\plat|nios2_gen2_0|cpu|E_src1 [23]) # 
// (\plat|nios2_gen2_0|cpu|E_src2 [23])))) # (\plat|nios2_gen2_0|cpu|R_logic_op[0]~DUPLICATE_q  & (!\plat|nios2_gen2_0|cpu|E_src1 [22] & ((!\plat|nios2_gen2_0|cpu|E_src2 [23]) # (!\plat|nios2_gen2_0|cpu|E_src1 [23])))) ) ) ) # ( 
// \plat|nios2_gen2_0|cpu|R_logic_op [1] & ( !\plat|nios2_gen2_0|cpu|E_src2 [22] & ( (!\plat|nios2_gen2_0|cpu|E_src1 [22] & ((!\plat|nios2_gen2_0|cpu|E_src2 [23] & ((!\plat|nios2_gen2_0|cpu|E_src1 [23]))) # (\plat|nios2_gen2_0|cpu|E_src2 [23] & 
// (\plat|nios2_gen2_0|cpu|R_logic_op[0]~DUPLICATE_q  & \plat|nios2_gen2_0|cpu|E_src1 [23])))) ) ) ) # ( !\plat|nios2_gen2_0|cpu|R_logic_op [1] & ( !\plat|nios2_gen2_0|cpu|E_src2 [22] & ( (!\plat|nios2_gen2_0|cpu|R_logic_op[0]~DUPLICATE_q  & 
// (\plat|nios2_gen2_0|cpu|E_src1 [22] & ((\plat|nios2_gen2_0|cpu|E_src1 [23]) # (\plat|nios2_gen2_0|cpu|E_src2 [23])))) # (\plat|nios2_gen2_0|cpu|R_logic_op[0]~DUPLICATE_q  & (((!\plat|nios2_gen2_0|cpu|E_src2 [23]) # (!\plat|nios2_gen2_0|cpu|E_src1 [23])))) 
// ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|R_logic_op[0]~DUPLICATE_q ),
	.datab(!\plat|nios2_gen2_0|cpu|E_src1 [22]),
	.datac(!\plat|nios2_gen2_0|cpu|E_src2 [23]),
	.datad(!\plat|nios2_gen2_0|cpu|E_src1 [23]),
	.datae(!\plat|nios2_gen2_0|cpu|R_logic_op [1]),
	.dataf(!\plat|nios2_gen2_0|cpu|E_src2 [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|Equal127~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|Equal127~9 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|Equal127~9 .lut_mask = 64'h5772C0044EEA1001;
defparam \plat|nios2_gen2_0|cpu|Equal127~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y8_N30
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|Equal127~11 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|Equal127~11_combout  = ( !\plat|nios2_gen2_0|cpu|E_logic_result[27]~24_combout  & ( !\plat|nios2_gen2_0|cpu|E_logic_result[29]~22_combout  & ( (!\plat|nios2_gen2_0|cpu|E_logic_result[26]~25_combout  & 
// (!\plat|nios2_gen2_0|cpu|E_logic_result[31]~21_combout  & (!\plat|nios2_gen2_0|cpu|E_logic_result[28]~23_combout  & !\plat|nios2_gen2_0|cpu|E_logic_result[0]~20_combout ))) ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|E_logic_result[26]~25_combout ),
	.datab(!\plat|nios2_gen2_0|cpu|E_logic_result[31]~21_combout ),
	.datac(!\plat|nios2_gen2_0|cpu|E_logic_result[28]~23_combout ),
	.datad(!\plat|nios2_gen2_0|cpu|E_logic_result[0]~20_combout ),
	.datae(!\plat|nios2_gen2_0|cpu|E_logic_result[27]~24_combout ),
	.dataf(!\plat|nios2_gen2_0|cpu|E_logic_result[29]~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|Equal127~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|Equal127~11 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|Equal127~11 .lut_mask = 64'h8000000000000000;
defparam \plat|nios2_gen2_0|cpu|Equal127~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y8_N54
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|Equal127~10 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|Equal127~10_combout  = ( \plat|nios2_gen2_0|cpu|E_src2 [25] & ( \plat|nios2_gen2_0|cpu|R_logic_op[1]~DUPLICATE_q  & ( (\plat|nios2_gen2_0|cpu|R_logic_op [0] & (\plat|nios2_gen2_0|cpu|E_src1 [25] & 
// (!\plat|nios2_gen2_0|cpu|E_src2[24]~DUPLICATE_q  $ (\plat|nios2_gen2_0|cpu|E_src1 [24])))) ) ) ) # ( !\plat|nios2_gen2_0|cpu|E_src2 [25] & ( \plat|nios2_gen2_0|cpu|R_logic_op[1]~DUPLICATE_q  & ( (!\plat|nios2_gen2_0|cpu|E_src1 [25] & 
// ((!\plat|nios2_gen2_0|cpu|E_src2[24]~DUPLICATE_q  & ((!\plat|nios2_gen2_0|cpu|E_src1 [24]))) # (\plat|nios2_gen2_0|cpu|E_src2[24]~DUPLICATE_q  & (\plat|nios2_gen2_0|cpu|R_logic_op [0] & \plat|nios2_gen2_0|cpu|E_src1 [24])))) ) ) ) # ( 
// \plat|nios2_gen2_0|cpu|E_src2 [25] & ( !\plat|nios2_gen2_0|cpu|R_logic_op[1]~DUPLICATE_q  & ( (!\plat|nios2_gen2_0|cpu|R_logic_op [0] & (((\plat|nios2_gen2_0|cpu|E_src1 [24])) # (\plat|nios2_gen2_0|cpu|E_src2[24]~DUPLICATE_q ))) # 
// (\plat|nios2_gen2_0|cpu|R_logic_op [0] & (!\plat|nios2_gen2_0|cpu|E_src1 [25] & ((!\plat|nios2_gen2_0|cpu|E_src2[24]~DUPLICATE_q ) # (!\plat|nios2_gen2_0|cpu|E_src1 [24])))) ) ) ) # ( !\plat|nios2_gen2_0|cpu|E_src2 [25] & ( 
// !\plat|nios2_gen2_0|cpu|R_logic_op[1]~DUPLICATE_q  & ( (!\plat|nios2_gen2_0|cpu|R_logic_op [0] & (\plat|nios2_gen2_0|cpu|E_src1 [25] & ((\plat|nios2_gen2_0|cpu|E_src1 [24]) # (\plat|nios2_gen2_0|cpu|E_src2[24]~DUPLICATE_q )))) # 
// (\plat|nios2_gen2_0|cpu|R_logic_op [0] & ((!\plat|nios2_gen2_0|cpu|E_src2[24]~DUPLICATE_q ) # ((!\plat|nios2_gen2_0|cpu|E_src1 [24])))) ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|E_src2[24]~DUPLICATE_q ),
	.datab(!\plat|nios2_gen2_0|cpu|R_logic_op [0]),
	.datac(!\plat|nios2_gen2_0|cpu|E_src1 [25]),
	.datad(!\plat|nios2_gen2_0|cpu|E_src1 [24]),
	.datae(!\plat|nios2_gen2_0|cpu|E_src2 [25]),
	.dataf(!\plat|nios2_gen2_0|cpu|R_logic_op[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|Equal127~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|Equal127~10 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|Equal127~10 .lut_mask = 64'h372E74ECA0100201;
defparam \plat|nios2_gen2_0|cpu|Equal127~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y8_N3
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|Equal127~2 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|Equal127~2_combout  = ( \plat|nios2_gen2_0|cpu|E_src1 [7] & ( \plat|nios2_gen2_0|cpu|E_src1 [10] & ( (!\plat|nios2_gen2_0|cpu|R_logic_op[1]~DUPLICATE_q  & ((!\plat|nios2_gen2_0|cpu|R_logic_op [0]) # ((!\plat|nios2_gen2_0|cpu|E_src2 
// [10] & !\plat|nios2_gen2_0|cpu|E_src2 [7])))) # (\plat|nios2_gen2_0|cpu|R_logic_op[1]~DUPLICATE_q  & (\plat|nios2_gen2_0|cpu|R_logic_op [0] & (\plat|nios2_gen2_0|cpu|E_src2 [10] & \plat|nios2_gen2_0|cpu|E_src2 [7]))) ) ) ) # ( 
// !\plat|nios2_gen2_0|cpu|E_src1 [7] & ( \plat|nios2_gen2_0|cpu|E_src1 [10] & ( (!\plat|nios2_gen2_0|cpu|R_logic_op[1]~DUPLICATE_q  & ((!\plat|nios2_gen2_0|cpu|R_logic_op [0] & ((\plat|nios2_gen2_0|cpu|E_src2 [7]))) # (\plat|nios2_gen2_0|cpu|R_logic_op [0] 
// & (!\plat|nios2_gen2_0|cpu|E_src2 [10])))) # (\plat|nios2_gen2_0|cpu|R_logic_op[1]~DUPLICATE_q  & (\plat|nios2_gen2_0|cpu|R_logic_op [0] & (\plat|nios2_gen2_0|cpu|E_src2 [10] & !\plat|nios2_gen2_0|cpu|E_src2 [7]))) ) ) ) # ( \plat|nios2_gen2_0|cpu|E_src1 
// [7] & ( !\plat|nios2_gen2_0|cpu|E_src1 [10] & ( (!\plat|nios2_gen2_0|cpu|R_logic_op[1]~DUPLICATE_q  & ((!\plat|nios2_gen2_0|cpu|R_logic_op [0] & (\plat|nios2_gen2_0|cpu|E_src2 [10])) # (\plat|nios2_gen2_0|cpu|R_logic_op [0] & 
// ((!\plat|nios2_gen2_0|cpu|E_src2 [7]))))) # (\plat|nios2_gen2_0|cpu|R_logic_op[1]~DUPLICATE_q  & (\plat|nios2_gen2_0|cpu|R_logic_op [0] & (!\plat|nios2_gen2_0|cpu|E_src2 [10] & \plat|nios2_gen2_0|cpu|E_src2 [7]))) ) ) ) # ( !\plat|nios2_gen2_0|cpu|E_src1 
// [7] & ( !\plat|nios2_gen2_0|cpu|E_src1 [10] & ( (!\plat|nios2_gen2_0|cpu|R_logic_op[1]~DUPLICATE_q  & (((\plat|nios2_gen2_0|cpu|E_src2 [10] & \plat|nios2_gen2_0|cpu|E_src2 [7])) # (\plat|nios2_gen2_0|cpu|R_logic_op [0]))) # 
// (\plat|nios2_gen2_0|cpu|R_logic_op[1]~DUPLICATE_q  & (((!\plat|nios2_gen2_0|cpu|E_src2 [10] & !\plat|nios2_gen2_0|cpu|E_src2 [7])))) ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|R_logic_op[1]~DUPLICATE_q ),
	.datab(!\plat|nios2_gen2_0|cpu|R_logic_op [0]),
	.datac(!\plat|nios2_gen2_0|cpu|E_src2 [10]),
	.datad(!\plat|nios2_gen2_0|cpu|E_src2 [7]),
	.datae(!\plat|nios2_gen2_0|cpu|E_src1 [7]),
	.dataf(!\plat|nios2_gen2_0|cpu|E_src1 [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|Equal127~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|Equal127~2 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|Equal127~2 .lut_mask = 64'h722A2A1821A8A889;
defparam \plat|nios2_gen2_0|cpu|Equal127~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y5_N30
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|Equal127~8 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|Equal127~8_combout  = ( \plat|nios2_gen2_0|cpu|E_src1 [21] & ( \plat|nios2_gen2_0|cpu|E_src1 [20] & ( (!\plat|nios2_gen2_0|cpu|R_logic_op[0]~DUPLICATE_q  & (!\plat|nios2_gen2_0|cpu|R_logic_op[1]~DUPLICATE_q )) # 
// (\plat|nios2_gen2_0|cpu|R_logic_op[0]~DUPLICATE_q  & ((!\plat|nios2_gen2_0|cpu|R_logic_op[1]~DUPLICATE_q  & (!\plat|nios2_gen2_0|cpu|E_src2 [21] & !\plat|nios2_gen2_0|cpu|E_src2 [20])) # (\plat|nios2_gen2_0|cpu|R_logic_op[1]~DUPLICATE_q  & 
// (\plat|nios2_gen2_0|cpu|E_src2 [21] & \plat|nios2_gen2_0|cpu|E_src2 [20])))) ) ) ) # ( !\plat|nios2_gen2_0|cpu|E_src1 [21] & ( \plat|nios2_gen2_0|cpu|E_src1 [20] & ( (!\plat|nios2_gen2_0|cpu|R_logic_op[0]~DUPLICATE_q  & 
// (!\plat|nios2_gen2_0|cpu|R_logic_op[1]~DUPLICATE_q  & (\plat|nios2_gen2_0|cpu|E_src2 [21]))) # (\plat|nios2_gen2_0|cpu|R_logic_op[0]~DUPLICATE_q  & ((!\plat|nios2_gen2_0|cpu|R_logic_op[1]~DUPLICATE_q  & ((!\plat|nios2_gen2_0|cpu|E_src2 [20]))) # 
// (\plat|nios2_gen2_0|cpu|R_logic_op[1]~DUPLICATE_q  & (!\plat|nios2_gen2_0|cpu|E_src2 [21] & \plat|nios2_gen2_0|cpu|E_src2 [20])))) ) ) ) # ( \plat|nios2_gen2_0|cpu|E_src1 [21] & ( !\plat|nios2_gen2_0|cpu|E_src1 [20] & ( 
// (!\plat|nios2_gen2_0|cpu|R_logic_op[0]~DUPLICATE_q  & (!\plat|nios2_gen2_0|cpu|R_logic_op[1]~DUPLICATE_q  & ((\plat|nios2_gen2_0|cpu|E_src2 [20])))) # (\plat|nios2_gen2_0|cpu|R_logic_op[0]~DUPLICATE_q  & ((!\plat|nios2_gen2_0|cpu|R_logic_op[1]~DUPLICATE_q 
//  & (!\plat|nios2_gen2_0|cpu|E_src2 [21])) # (\plat|nios2_gen2_0|cpu|R_logic_op[1]~DUPLICATE_q  & (\plat|nios2_gen2_0|cpu|E_src2 [21] & !\plat|nios2_gen2_0|cpu|E_src2 [20])))) ) ) ) # ( !\plat|nios2_gen2_0|cpu|E_src1 [21] & ( !\plat|nios2_gen2_0|cpu|E_src1 
// [20] & ( (!\plat|nios2_gen2_0|cpu|R_logic_op[1]~DUPLICATE_q  & (((\plat|nios2_gen2_0|cpu|E_src2 [21] & \plat|nios2_gen2_0|cpu|E_src2 [20])) # (\plat|nios2_gen2_0|cpu|R_logic_op[0]~DUPLICATE_q ))) # (\plat|nios2_gen2_0|cpu|R_logic_op[1]~DUPLICATE_q  & 
// (((!\plat|nios2_gen2_0|cpu|E_src2 [21] & !\plat|nios2_gen2_0|cpu|E_src2 [20])))) ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|R_logic_op[0]~DUPLICATE_q ),
	.datab(!\plat|nios2_gen2_0|cpu|R_logic_op[1]~DUPLICATE_q ),
	.datac(!\plat|nios2_gen2_0|cpu|E_src2 [21]),
	.datad(!\plat|nios2_gen2_0|cpu|E_src2 [20]),
	.datae(!\plat|nios2_gen2_0|cpu|E_src1 [21]),
	.dataf(!\plat|nios2_gen2_0|cpu|E_src1 [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|Equal127~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|Equal127~8 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|Equal127~8 .lut_mask = 64'h744C41C84C18C889;
defparam \plat|nios2_gen2_0|cpu|Equal127~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y7_N33
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_logic_result[3]~11 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_logic_result[3]~11_combout  = ( \plat|nios2_gen2_0|cpu|R_logic_op[1]~DUPLICATE_q  & ( \plat|nios2_gen2_0|cpu|R_logic_op[0]~DUPLICATE_q  & ( !\plat|nios2_gen2_0|cpu|E_src1 [3] $ (!\plat|nios2_gen2_0|cpu|E_src2 [3]) ) ) ) # ( 
// !\plat|nios2_gen2_0|cpu|R_logic_op[1]~DUPLICATE_q  & ( \plat|nios2_gen2_0|cpu|R_logic_op[0]~DUPLICATE_q  & ( (\plat|nios2_gen2_0|cpu|E_src1 [3] & \plat|nios2_gen2_0|cpu|E_src2 [3]) ) ) ) # ( \plat|nios2_gen2_0|cpu|R_logic_op[1]~DUPLICATE_q  & ( 
// !\plat|nios2_gen2_0|cpu|R_logic_op[0]~DUPLICATE_q  & ( (\plat|nios2_gen2_0|cpu|E_src2 [3]) # (\plat|nios2_gen2_0|cpu|E_src1 [3]) ) ) ) # ( !\plat|nios2_gen2_0|cpu|R_logic_op[1]~DUPLICATE_q  & ( !\plat|nios2_gen2_0|cpu|R_logic_op[0]~DUPLICATE_q  & ( 
// (!\plat|nios2_gen2_0|cpu|E_src1 [3] & !\plat|nios2_gen2_0|cpu|E_src2 [3]) ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|E_src1 [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\plat|nios2_gen2_0|cpu|E_src2 [3]),
	.datae(!\plat|nios2_gen2_0|cpu|R_logic_op[1]~DUPLICATE_q ),
	.dataf(!\plat|nios2_gen2_0|cpu|R_logic_op[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_logic_result[3]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_logic_result[3]~11 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_logic_result[3]~11 .lut_mask = 64'hAA0055FF005555AA;
defparam \plat|nios2_gen2_0|cpu|E_logic_result[3]~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y7_N6
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|Equal127~4 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|Equal127~4_combout  = ( \plat|nios2_gen2_0|cpu|E_src2 [6] & ( \plat|nios2_gen2_0|cpu|R_logic_op[0]~DUPLICATE_q  & ( (!\plat|nios2_gen2_0|cpu|E_src1[6]~DUPLICATE_q  & (!\plat|nios2_gen2_0|cpu|R_logic_op[1]~DUPLICATE_q  & 
// ((!\plat|nios2_gen2_0|cpu|E_src1 [8]) # (!\plat|nios2_gen2_0|cpu|E_src2 [8])))) # (\plat|nios2_gen2_0|cpu|E_src1[6]~DUPLICATE_q  & (\plat|nios2_gen2_0|cpu|R_logic_op[1]~DUPLICATE_q  & (!\plat|nios2_gen2_0|cpu|E_src1 [8] $ (\plat|nios2_gen2_0|cpu|E_src2 
// [8])))) ) ) ) # ( !\plat|nios2_gen2_0|cpu|E_src2 [6] & ( \plat|nios2_gen2_0|cpu|R_logic_op[0]~DUPLICATE_q  & ( (!\plat|nios2_gen2_0|cpu|R_logic_op[1]~DUPLICATE_q  & ((!\plat|nios2_gen2_0|cpu|E_src1 [8]) # ((!\plat|nios2_gen2_0|cpu|E_src2 [8])))) # 
// (\plat|nios2_gen2_0|cpu|R_logic_op[1]~DUPLICATE_q  & (!\plat|nios2_gen2_0|cpu|E_src1[6]~DUPLICATE_q  & (!\plat|nios2_gen2_0|cpu|E_src1 [8] $ (\plat|nios2_gen2_0|cpu|E_src2 [8])))) ) ) ) # ( \plat|nios2_gen2_0|cpu|E_src2 [6] & ( 
// !\plat|nios2_gen2_0|cpu|R_logic_op[0]~DUPLICATE_q  & ( (!\plat|nios2_gen2_0|cpu|R_logic_op[1]~DUPLICATE_q  & ((\plat|nios2_gen2_0|cpu|E_src2 [8]) # (\plat|nios2_gen2_0|cpu|E_src1 [8]))) ) ) ) # ( !\plat|nios2_gen2_0|cpu|E_src2 [6] & ( 
// !\plat|nios2_gen2_0|cpu|R_logic_op[0]~DUPLICATE_q  & ( (!\plat|nios2_gen2_0|cpu|E_src1[6]~DUPLICATE_q  & (!\plat|nios2_gen2_0|cpu|E_src1 [8] & (!\plat|nios2_gen2_0|cpu|E_src2 [8] & \plat|nios2_gen2_0|cpu|R_logic_op[1]~DUPLICATE_q ))) # 
// (\plat|nios2_gen2_0|cpu|E_src1[6]~DUPLICATE_q  & (!\plat|nios2_gen2_0|cpu|R_logic_op[1]~DUPLICATE_q  & ((\plat|nios2_gen2_0|cpu|E_src2 [8]) # (\plat|nios2_gen2_0|cpu|E_src1 [8])))) ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|E_src1 [8]),
	.datab(!\plat|nios2_gen2_0|cpu|E_src1[6]~DUPLICATE_q ),
	.datac(!\plat|nios2_gen2_0|cpu|E_src2 [8]),
	.datad(!\plat|nios2_gen2_0|cpu|R_logic_op[1]~DUPLICATE_q ),
	.datae(!\plat|nios2_gen2_0|cpu|E_src2 [6]),
	.dataf(!\plat|nios2_gen2_0|cpu|R_logic_op[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|Equal127~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|Equal127~4 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|Equal127~4 .lut_mask = 64'h13805F00FA84C821;
defparam \plat|nios2_gen2_0|cpu|Equal127~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y7_N53
dffeas \plat|nios2_gen2_0|cpu|E_src1[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|E_src1[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|nios2_gen2_0|cpu|E_src1[31]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_src1 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_src1[12] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_src1[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y7_N0
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|Equal127~6 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|Equal127~6_combout  = ( \plat|nios2_gen2_0|cpu|R_logic_op[1]~DUPLICATE_q  & ( \plat|nios2_gen2_0|cpu|E_src2 [13] & ( (\plat|nios2_gen2_0|cpu|R_logic_op[0]~DUPLICATE_q  & (\plat|nios2_gen2_0|cpu|E_src1 [13] & 
// (!\plat|nios2_gen2_0|cpu|E_src2 [12] $ (\plat|nios2_gen2_0|cpu|E_src1 [12])))) ) ) ) # ( !\plat|nios2_gen2_0|cpu|R_logic_op[1]~DUPLICATE_q  & ( \plat|nios2_gen2_0|cpu|E_src2 [13] & ( (!\plat|nios2_gen2_0|cpu|R_logic_op[0]~DUPLICATE_q  & 
// (((\plat|nios2_gen2_0|cpu|E_src1 [12])) # (\plat|nios2_gen2_0|cpu|E_src2 [12]))) # (\plat|nios2_gen2_0|cpu|R_logic_op[0]~DUPLICATE_q  & (!\plat|nios2_gen2_0|cpu|E_src1 [13] & ((!\plat|nios2_gen2_0|cpu|E_src2 [12]) # (!\plat|nios2_gen2_0|cpu|E_src1 
// [12])))) ) ) ) # ( \plat|nios2_gen2_0|cpu|R_logic_op[1]~DUPLICATE_q  & ( !\plat|nios2_gen2_0|cpu|E_src2 [13] & ( (!\plat|nios2_gen2_0|cpu|E_src1 [13] & ((!\plat|nios2_gen2_0|cpu|E_src2 [12] & ((!\plat|nios2_gen2_0|cpu|E_src1 [12]))) # 
// (\plat|nios2_gen2_0|cpu|E_src2 [12] & (\plat|nios2_gen2_0|cpu|R_logic_op[0]~DUPLICATE_q  & \plat|nios2_gen2_0|cpu|E_src1 [12])))) ) ) ) # ( !\plat|nios2_gen2_0|cpu|R_logic_op[1]~DUPLICATE_q  & ( !\plat|nios2_gen2_0|cpu|E_src2 [13] & ( 
// (!\plat|nios2_gen2_0|cpu|R_logic_op[0]~DUPLICATE_q  & (\plat|nios2_gen2_0|cpu|E_src1 [13] & ((\plat|nios2_gen2_0|cpu|E_src1 [12]) # (\plat|nios2_gen2_0|cpu|E_src2 [12])))) # (\plat|nios2_gen2_0|cpu|R_logic_op[0]~DUPLICATE_q  & 
// ((!\plat|nios2_gen2_0|cpu|E_src2 [12]) # ((!\plat|nios2_gen2_0|cpu|E_src1 [12])))) ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|E_src2 [12]),
	.datab(!\plat|nios2_gen2_0|cpu|R_logic_op[0]~DUPLICATE_q ),
	.datac(!\plat|nios2_gen2_0|cpu|E_src1 [12]),
	.datad(!\plat|nios2_gen2_0|cpu|E_src1 [13]),
	.datae(!\plat|nios2_gen2_0|cpu|R_logic_op[1]~DUPLICATE_q ),
	.dataf(!\plat|nios2_gen2_0|cpu|E_src2 [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|Equal127~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|Equal127~6 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|Equal127~6 .lut_mask = 64'h327EA1007E4C0021;
defparam \plat|nios2_gen2_0|cpu|Equal127~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y7_N12
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|Equal127~3 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|Equal127~3_combout  = ( \plat|nios2_gen2_0|cpu|E_src2 [4] & ( \plat|nios2_gen2_0|cpu|R_logic_op[0]~DUPLICATE_q  & ( (!\plat|nios2_gen2_0|cpu|R_logic_op[1]~DUPLICATE_q  & (!\plat|nios2_gen2_0|cpu|E_src1[4]~DUPLICATE_q  & 
// ((!\plat|nios2_gen2_0|cpu|E_src1[5]~DUPLICATE_q ) # (!\plat|nios2_gen2_0|cpu|E_src2 [5])))) # (\plat|nios2_gen2_0|cpu|R_logic_op[1]~DUPLICATE_q  & (\plat|nios2_gen2_0|cpu|E_src1[4]~DUPLICATE_q  & (!\plat|nios2_gen2_0|cpu|E_src1[5]~DUPLICATE_q  $ 
// (\plat|nios2_gen2_0|cpu|E_src2 [5])))) ) ) ) # ( !\plat|nios2_gen2_0|cpu|E_src2 [4] & ( \plat|nios2_gen2_0|cpu|R_logic_op[0]~DUPLICATE_q  & ( (!\plat|nios2_gen2_0|cpu|R_logic_op[1]~DUPLICATE_q  & ((!\plat|nios2_gen2_0|cpu|E_src1[5]~DUPLICATE_q ) # 
// ((!\plat|nios2_gen2_0|cpu|E_src2 [5])))) # (\plat|nios2_gen2_0|cpu|R_logic_op[1]~DUPLICATE_q  & (!\plat|nios2_gen2_0|cpu|E_src1[4]~DUPLICATE_q  & (!\plat|nios2_gen2_0|cpu|E_src1[5]~DUPLICATE_q  $ (\plat|nios2_gen2_0|cpu|E_src2 [5])))) ) ) ) # ( 
// \plat|nios2_gen2_0|cpu|E_src2 [4] & ( !\plat|nios2_gen2_0|cpu|R_logic_op[0]~DUPLICATE_q  & ( (!\plat|nios2_gen2_0|cpu|R_logic_op[1]~DUPLICATE_q  & ((\plat|nios2_gen2_0|cpu|E_src2 [5]) # (\plat|nios2_gen2_0|cpu|E_src1[5]~DUPLICATE_q ))) ) ) ) # ( 
// !\plat|nios2_gen2_0|cpu|E_src2 [4] & ( !\plat|nios2_gen2_0|cpu|R_logic_op[0]~DUPLICATE_q  & ( (!\plat|nios2_gen2_0|cpu|R_logic_op[1]~DUPLICATE_q  & (\plat|nios2_gen2_0|cpu|E_src1[4]~DUPLICATE_q  & ((\plat|nios2_gen2_0|cpu|E_src2 [5]) # 
// (\plat|nios2_gen2_0|cpu|E_src1[5]~DUPLICATE_q )))) # (\plat|nios2_gen2_0|cpu|R_logic_op[1]~DUPLICATE_q  & (!\plat|nios2_gen2_0|cpu|E_src1[5]~DUPLICATE_q  & (!\plat|nios2_gen2_0|cpu|E_src1[4]~DUPLICATE_q  & !\plat|nios2_gen2_0|cpu|E_src2 [5]))) ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|E_src1[5]~DUPLICATE_q ),
	.datab(!\plat|nios2_gen2_0|cpu|R_logic_op[1]~DUPLICATE_q ),
	.datac(!\plat|nios2_gen2_0|cpu|E_src1[4]~DUPLICATE_q ),
	.datad(!\plat|nios2_gen2_0|cpu|E_src2 [5]),
	.datae(!\plat|nios2_gen2_0|cpu|E_src2 [4]),
	.dataf(!\plat|nios2_gen2_0|cpu|R_logic_op[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|Equal127~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|Equal127~3 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|Equal127~3 .lut_mask = 64'h240C44CCEC98C281;
defparam \plat|nios2_gen2_0|cpu|Equal127~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y6_N47
dffeas \plat|nios2_gen2_0|cpu|E_src2[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|E_src2[11]~feeder_combout ),
	.asdata(\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [11]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|nios2_gen2_0|cpu|E_src2[6]~0_combout ),
	.sload(!\plat|nios2_gen2_0|cpu|R_src2_use_imm~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_src2 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_src2[11] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_src2[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y5_N48
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|Equal127~5 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|Equal127~5_combout  = ( \plat|nios2_gen2_0|cpu|E_src1 [11] & ( \plat|nios2_gen2_0|cpu|R_logic_op[0]~DUPLICATE_q  & ( (!\plat|nios2_gen2_0|cpu|R_logic_op[1]~DUPLICATE_q  & (!\plat|nios2_gen2_0|cpu|E_src2 [11] & 
// ((!\plat|nios2_gen2_0|cpu|E_src2 [9]) # (!\plat|nios2_gen2_0|cpu|E_src1 [9])))) # (\plat|nios2_gen2_0|cpu|R_logic_op[1]~DUPLICATE_q  & (\plat|nios2_gen2_0|cpu|E_src2 [11] & (!\plat|nios2_gen2_0|cpu|E_src2 [9] $ (\plat|nios2_gen2_0|cpu|E_src1 [9])))) ) ) ) 
// # ( !\plat|nios2_gen2_0|cpu|E_src1 [11] & ( \plat|nios2_gen2_0|cpu|R_logic_op[0]~DUPLICATE_q  & ( (!\plat|nios2_gen2_0|cpu|R_logic_op[1]~DUPLICATE_q  & ((!\plat|nios2_gen2_0|cpu|E_src2 [9]) # ((!\plat|nios2_gen2_0|cpu|E_src1 [9])))) # 
// (\plat|nios2_gen2_0|cpu|R_logic_op[1]~DUPLICATE_q  & (!\plat|nios2_gen2_0|cpu|E_src2 [11] & (!\plat|nios2_gen2_0|cpu|E_src2 [9] $ (\plat|nios2_gen2_0|cpu|E_src1 [9])))) ) ) ) # ( \plat|nios2_gen2_0|cpu|E_src1 [11] & ( 
// !\plat|nios2_gen2_0|cpu|R_logic_op[0]~DUPLICATE_q  & ( (!\plat|nios2_gen2_0|cpu|R_logic_op[1]~DUPLICATE_q  & ((\plat|nios2_gen2_0|cpu|E_src1 [9]) # (\plat|nios2_gen2_0|cpu|E_src2 [9]))) ) ) ) # ( !\plat|nios2_gen2_0|cpu|E_src1 [11] & ( 
// !\plat|nios2_gen2_0|cpu|R_logic_op[0]~DUPLICATE_q  & ( (!\plat|nios2_gen2_0|cpu|R_logic_op[1]~DUPLICATE_q  & (\plat|nios2_gen2_0|cpu|E_src2 [11] & ((\plat|nios2_gen2_0|cpu|E_src1 [9]) # (\plat|nios2_gen2_0|cpu|E_src2 [9])))) # 
// (\plat|nios2_gen2_0|cpu|R_logic_op[1]~DUPLICATE_q  & (!\plat|nios2_gen2_0|cpu|E_src2 [9] & (!\plat|nios2_gen2_0|cpu|E_src1 [9] & !\plat|nios2_gen2_0|cpu|E_src2 [11]))) ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|E_src2 [9]),
	.datab(!\plat|nios2_gen2_0|cpu|R_logic_op[1]~DUPLICATE_q ),
	.datac(!\plat|nios2_gen2_0|cpu|E_src1 [9]),
	.datad(!\plat|nios2_gen2_0|cpu|E_src2 [11]),
	.datae(!\plat|nios2_gen2_0|cpu|E_src1 [11]),
	.dataf(!\plat|nios2_gen2_0|cpu|R_logic_op[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|Equal127~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|Equal127~5 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|Equal127~5 .lut_mask = 64'h204C4C4CE9C8C821;
defparam \plat|nios2_gen2_0|cpu|Equal127~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y7_N18
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|Equal127~7 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|Equal127~7_combout  = ( !\plat|nios2_gen2_0|cpu|E_logic_result[2]~10_combout  & ( \plat|nios2_gen2_0|cpu|Equal127~5_combout  & ( (!\plat|nios2_gen2_0|cpu|E_logic_result[3]~11_combout  & (\plat|nios2_gen2_0|cpu|Equal127~4_combout  & 
// (\plat|nios2_gen2_0|cpu|Equal127~6_combout  & \plat|nios2_gen2_0|cpu|Equal127~3_combout ))) ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|E_logic_result[3]~11_combout ),
	.datab(!\plat|nios2_gen2_0|cpu|Equal127~4_combout ),
	.datac(!\plat|nios2_gen2_0|cpu|Equal127~6_combout ),
	.datad(!\plat|nios2_gen2_0|cpu|Equal127~3_combout ),
	.datae(!\plat|nios2_gen2_0|cpu|E_logic_result[2]~10_combout ),
	.dataf(!\plat|nios2_gen2_0|cpu|Equal127~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|Equal127~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|Equal127~7 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|Equal127~7 .lut_mask = 64'h0000000000020000;
defparam \plat|nios2_gen2_0|cpu|Equal127~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y8_N36
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|Equal127~12 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|Equal127~12_combout  = ( \plat|nios2_gen2_0|cpu|Equal127~8_combout  & ( \plat|nios2_gen2_0|cpu|Equal127~7_combout  & ( (\plat|nios2_gen2_0|cpu|Equal127~9_combout  & (\plat|nios2_gen2_0|cpu|Equal127~11_combout  & 
// (\plat|nios2_gen2_0|cpu|Equal127~10_combout  & \plat|nios2_gen2_0|cpu|Equal127~2_combout ))) ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|Equal127~9_combout ),
	.datab(!\plat|nios2_gen2_0|cpu|Equal127~11_combout ),
	.datac(!\plat|nios2_gen2_0|cpu|Equal127~10_combout ),
	.datad(!\plat|nios2_gen2_0|cpu|Equal127~2_combout ),
	.datae(!\plat|nios2_gen2_0|cpu|Equal127~8_combout ),
	.dataf(!\plat|nios2_gen2_0|cpu|Equal127~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|Equal127~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|Equal127~12 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|Equal127~12 .lut_mask = 64'h0000000000000001;
defparam \plat|nios2_gen2_0|cpu|Equal127~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y6_N39
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|Add2~53 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|Add2~53_sumout  = SUM(( \plat|nios2_gen2_0|cpu|E_alu_sub~q  ) + ( GND ) + ( \plat|nios2_gen2_0|cpu|Add2~62  ))

	.dataa(!\plat|nios2_gen2_0|cpu|E_alu_sub~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\plat|nios2_gen2_0|cpu|Add2~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\plat|nios2_gen2_0|cpu|Add2~53_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|Add2~53 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|Add2~53 .lut_mask = 64'h0000FFFF00005555;
defparam \plat|nios2_gen2_0|cpu|Add2~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y6_N24
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_cmp_result~0 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_cmp_result~0_combout  = ( \plat|nios2_gen2_0|cpu|Equal127~12_combout  & ( \plat|nios2_gen2_0|cpu|Add2~53_sumout  & ( (!\plat|nios2_gen2_0|cpu|Equal127~0_combout  & (((\plat|nios2_gen2_0|cpu|R_compare_op [1])))) # 
// (\plat|nios2_gen2_0|cpu|Equal127~0_combout  & ((!\plat|nios2_gen2_0|cpu|Equal127~1_combout  & ((\plat|nios2_gen2_0|cpu|R_compare_op [1]))) # (\plat|nios2_gen2_0|cpu|Equal127~1_combout  & (!\plat|nios2_gen2_0|cpu|R_compare_op [0])))) ) ) ) # ( 
// !\plat|nios2_gen2_0|cpu|Equal127~12_combout  & ( \plat|nios2_gen2_0|cpu|Add2~53_sumout  & ( \plat|nios2_gen2_0|cpu|R_compare_op [1] ) ) ) # ( \plat|nios2_gen2_0|cpu|Equal127~12_combout  & ( !\plat|nios2_gen2_0|cpu|Add2~53_sumout  & ( 
// (!\plat|nios2_gen2_0|cpu|Equal127~0_combout  & (\plat|nios2_gen2_0|cpu|R_compare_op [0])) # (\plat|nios2_gen2_0|cpu|Equal127~0_combout  & ((!\plat|nios2_gen2_0|cpu|Equal127~1_combout  & (\plat|nios2_gen2_0|cpu|R_compare_op [0])) # 
// (\plat|nios2_gen2_0|cpu|Equal127~1_combout  & ((!\plat|nios2_gen2_0|cpu|R_compare_op [1]))))) ) ) ) # ( !\plat|nios2_gen2_0|cpu|Equal127~12_combout  & ( !\plat|nios2_gen2_0|cpu|Add2~53_sumout  & ( \plat|nios2_gen2_0|cpu|R_compare_op [0] ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|Equal127~0_combout ),
	.datab(!\plat|nios2_gen2_0|cpu|R_compare_op [0]),
	.datac(!\plat|nios2_gen2_0|cpu|Equal127~1_combout ),
	.datad(!\plat|nios2_gen2_0|cpu|R_compare_op [1]),
	.datae(!\plat|nios2_gen2_0|cpu|Equal127~12_combout ),
	.dataf(!\plat|nios2_gen2_0|cpu|Add2~53_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_cmp_result~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_cmp_result~0 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_cmp_result~0 .lut_mask = 64'h3333373200FF04FE;
defparam \plat|nios2_gen2_0|cpu|E_cmp_result~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y6_N26
dffeas \plat|nios2_gen2_0|cpu|W_cmp_result (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|E_cmp_result~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|W_cmp_result~q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|W_cmp_result .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|W_cmp_result .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y4_N15
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|D_op_bret (
// Equation(s):
// \plat|nios2_gen2_0|cpu|D_op_bret~combout  = ( \plat|nios2_gen2_0|cpu|Equal0~0_combout  & ( \plat|nios2_gen2_0|cpu|Equal62~14_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|nios2_gen2_0|cpu|Equal62~14_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|D_op_bret~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|D_op_bret .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|D_op_bret .lut_mask = 64'h000000000F0F0F0F;
defparam \plat|nios2_gen2_0|cpu|D_op_bret .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y2_N12
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|Equal62~15 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|Equal62~15_combout  = ( !\plat|nios2_gen2_0|cpu|D_iw[11]~DUPLICATE_q  & ( \plat|nios2_gen2_0|cpu|D_iw[13]~DUPLICATE_q  & ( (\plat|nios2_gen2_0|cpu|D_iw[12]~DUPLICATE_q  & (!\plat|nios2_gen2_0|cpu|D_iw [15] & 
// (\plat|nios2_gen2_0|cpu|D_iw [14] & \plat|nios2_gen2_0|cpu|D_iw[16]~DUPLICATE_q ))) ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|D_iw[12]~DUPLICATE_q ),
	.datab(!\plat|nios2_gen2_0|cpu|D_iw [15]),
	.datac(!\plat|nios2_gen2_0|cpu|D_iw [14]),
	.datad(!\plat|nios2_gen2_0|cpu|D_iw[16]~DUPLICATE_q ),
	.datae(!\plat|nios2_gen2_0|cpu|D_iw[11]~DUPLICATE_q ),
	.dataf(!\plat|nios2_gen2_0|cpu|D_iw[13]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|Equal62~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|Equal62~15 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|Equal62~15 .lut_mask = 64'h0000000000040000;
defparam \plat|nios2_gen2_0|cpu|Equal62~15 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y2_N54
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|D_op_wrctl (
// Equation(s):
// \plat|nios2_gen2_0|cpu|D_op_wrctl~combout  = ( \plat|nios2_gen2_0|cpu|Equal62~15_combout  & ( \plat|nios2_gen2_0|cpu|Equal0~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|nios2_gen2_0|cpu|Equal0~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|Equal62~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|D_op_wrctl~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|D_op_wrctl .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|D_op_wrctl .lut_mask = 64'h000000000F0F0F0F;
defparam \plat|nios2_gen2_0|cpu|D_op_wrctl .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y2_N55
dffeas \plat|nios2_gen2_0|cpu|R_ctrl_wrctl_inst (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|D_op_wrctl~combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|R_ctrl_wrctl_inst~q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|R_ctrl_wrctl_inst .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|R_ctrl_wrctl_inst .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y4_N26
dffeas \plat|nios2_gen2_0|cpu|D_iw[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|rom_0|the_altsyncram|auto_generated|q_a [8]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|nios2_gen2_0|cpu|intr_req~combout ),
	.sload(vcc),
	.ena(\plat|nios2_gen2_0|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|D_iw [8]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|D_iw[8] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|D_iw[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y4_N12
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|Equal132~0 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|Equal132~0_combout  = ( !\plat|nios2_gen2_0|cpu|D_iw [8] & ( (!\plat|nios2_gen2_0|cpu|D_iw[9]~DUPLICATE_q  & (!\plat|nios2_gen2_0|cpu|D_iw [7] & (!\plat|nios2_gen2_0|cpu|D_iw [6] & !\plat|nios2_gen2_0|cpu|D_iw [10]))) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|D_iw[9]~DUPLICATE_q ),
	.datab(!\plat|nios2_gen2_0|cpu|D_iw [7]),
	.datac(!\plat|nios2_gen2_0|cpu|D_iw [6]),
	.datad(!\plat|nios2_gen2_0|cpu|D_iw [10]),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|D_iw [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|Equal132~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|Equal132~0 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|Equal132~0 .lut_mask = 64'h8000800000000000;
defparam \plat|nios2_gen2_0|cpu|Equal132~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y4_N51
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|W_status_reg_pie_inst_nxt~0 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|W_status_reg_pie_inst_nxt~0_combout  = ( \plat|nios2_gen2_0|cpu|Equal132~0_combout  & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_wrctl_inst~q  & (\plat|nios2_gen2_0|cpu|W_status_reg_pie~q )) # (\plat|nios2_gen2_0|cpu|R_ctrl_wrctl_inst~q  & 
// ((\plat|nios2_gen2_0|cpu|E_src1 [0]))) ) ) # ( !\plat|nios2_gen2_0|cpu|Equal132~0_combout  & ( \plat|nios2_gen2_0|cpu|W_status_reg_pie~q  ) )

	.dataa(!\plat|nios2_gen2_0|cpu|W_status_reg_pie~q ),
	.datab(gnd),
	.datac(!\plat|nios2_gen2_0|cpu|R_ctrl_wrctl_inst~q ),
	.datad(!\plat|nios2_gen2_0|cpu|E_src1 [0]),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|Equal132~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|W_status_reg_pie_inst_nxt~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|W_status_reg_pie_inst_nxt~0 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|W_status_reg_pie_inst_nxt~0 .lut_mask = 64'h55555555505F505F;
defparam \plat|nios2_gen2_0|cpu|W_status_reg_pie_inst_nxt~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y4_N45
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|D_op_eret (
// Equation(s):
// \plat|nios2_gen2_0|cpu|D_op_eret~combout  = ( \plat|nios2_gen2_0|cpu|Equal0~0_combout  & ( \plat|nios2_gen2_0|cpu|Equal62~13_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|nios2_gen2_0|cpu|Equal62~13_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|D_op_eret~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|D_op_eret .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|D_op_eret .lut_mask = 64'h000000000F0F0F0F;
defparam \plat|nios2_gen2_0|cpu|D_op_eret .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y4_N18
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|Equal133~0 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|Equal133~0_combout  = ( !\plat|nios2_gen2_0|cpu|D_iw [10] & ( \plat|nios2_gen2_0|cpu|D_iw [6] & ( (!\plat|nios2_gen2_0|cpu|D_iw[9]~DUPLICATE_q  & (!\plat|nios2_gen2_0|cpu|D_iw [7] & !\plat|nios2_gen2_0|cpu|D_iw [8])) ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|D_iw[9]~DUPLICATE_q ),
	.datab(!\plat|nios2_gen2_0|cpu|D_iw [7]),
	.datac(!\plat|nios2_gen2_0|cpu|D_iw [8]),
	.datad(gnd),
	.datae(!\plat|nios2_gen2_0|cpu|D_iw [10]),
	.dataf(!\plat|nios2_gen2_0|cpu|D_iw [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|Equal133~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|Equal133~0 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|Equal133~0 .lut_mask = 64'h0000000080800000;
defparam \plat|nios2_gen2_0|cpu|Equal133~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y4_N6
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|W_estatus_reg_inst_nxt~0 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|W_estatus_reg_inst_nxt~0_combout  = ( \plat|nios2_gen2_0|cpu|W_estatus_reg~q  & ( \plat|nios2_gen2_0|cpu|Equal133~0_combout  & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_exception~q  & ((!\plat|nios2_gen2_0|cpu|R_ctrl_wrctl_inst~q ) # 
// ((\plat|nios2_gen2_0|cpu|E_src1 [0])))) # (\plat|nios2_gen2_0|cpu|R_ctrl_exception~q  & (((\plat|nios2_gen2_0|cpu|W_status_reg_pie~q )))) ) ) ) # ( !\plat|nios2_gen2_0|cpu|W_estatus_reg~q  & ( \plat|nios2_gen2_0|cpu|Equal133~0_combout  & ( 
// (!\plat|nios2_gen2_0|cpu|R_ctrl_exception~q  & (\plat|nios2_gen2_0|cpu|R_ctrl_wrctl_inst~q  & (\plat|nios2_gen2_0|cpu|E_src1 [0]))) # (\plat|nios2_gen2_0|cpu|R_ctrl_exception~q  & (((\plat|nios2_gen2_0|cpu|W_status_reg_pie~q )))) ) ) ) # ( 
// \plat|nios2_gen2_0|cpu|W_estatus_reg~q  & ( !\plat|nios2_gen2_0|cpu|Equal133~0_combout  & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_exception~q ) # (\plat|nios2_gen2_0|cpu|W_status_reg_pie~q ) ) ) ) # ( !\plat|nios2_gen2_0|cpu|W_estatus_reg~q  & ( 
// !\plat|nios2_gen2_0|cpu|Equal133~0_combout  & ( (\plat|nios2_gen2_0|cpu|R_ctrl_exception~q  & \plat|nios2_gen2_0|cpu|W_status_reg_pie~q ) ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|R_ctrl_exception~q ),
	.datab(!\plat|nios2_gen2_0|cpu|R_ctrl_wrctl_inst~q ),
	.datac(!\plat|nios2_gen2_0|cpu|E_src1 [0]),
	.datad(!\plat|nios2_gen2_0|cpu|W_status_reg_pie~q ),
	.datae(!\plat|nios2_gen2_0|cpu|W_estatus_reg~q ),
	.dataf(!\plat|nios2_gen2_0|cpu|Equal133~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|W_estatus_reg_inst_nxt~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|W_estatus_reg_inst_nxt~0 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|W_estatus_reg_inst_nxt~0 .lut_mask = 64'h0055AAFF02578ADF;
defparam \plat|nios2_gen2_0|cpu|W_estatus_reg_inst_nxt~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y5_N54
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_stall~0 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_stall~0_combout  = ( \plat|nios2_gen2_0|cpu|D_iw [4] & ( \plat|nios2_gen2_0|cpu|R_ctrl_ld~DUPLICATE_q  & ( (!\plat|nios2_gen2_0|cpu|D_iw [2]) # ((!\plat|nios2_gen2_0|cpu|D_iw [0]) # (\plat|nios2_gen2_0|cpu|D_iw[3]~DUPLICATE_q )) ) 
// ) ) # ( !\plat|nios2_gen2_0|cpu|D_iw [4] & ( \plat|nios2_gen2_0|cpu|R_ctrl_ld~DUPLICATE_q  ) )

	.dataa(!\plat|nios2_gen2_0|cpu|D_iw [2]),
	.datab(!\plat|nios2_gen2_0|cpu|D_iw [0]),
	.datac(gnd),
	.datad(!\plat|nios2_gen2_0|cpu|D_iw[3]~DUPLICATE_q ),
	.datae(!\plat|nios2_gen2_0|cpu|D_iw [4]),
	.dataf(!\plat|nios2_gen2_0|cpu|R_ctrl_ld~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_stall~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_stall~0 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_stall~0 .lut_mask = 64'h00000000FFFFEEFF;
defparam \plat|nios2_gen2_0|cpu|E_stall~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y5_N0
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|av_ld_waiting_for_data_nxt~0 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|av_ld_waiting_for_data_nxt~0_combout  = ( !\plat|nios2_gen2_0|cpu|av_ld_waiting_for_data~q  & ( \plat|nios2_gen2_0|cpu|av_ld_aligning_data_nxt~1_combout  & ( \plat|nios2_gen2_0|cpu|E_ld_stall~0_combout  ) ) ) # ( 
// \plat|nios2_gen2_0|cpu|av_ld_waiting_for_data~q  & ( !\plat|nios2_gen2_0|cpu|av_ld_aligning_data_nxt~1_combout  ) ) # ( !\plat|nios2_gen2_0|cpu|av_ld_waiting_for_data~q  & ( !\plat|nios2_gen2_0|cpu|av_ld_aligning_data_nxt~1_combout  & ( 
// \plat|nios2_gen2_0|cpu|E_ld_stall~0_combout  ) ) )

	.dataa(gnd),
	.datab(!\plat|nios2_gen2_0|cpu|E_ld_stall~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\plat|nios2_gen2_0|cpu|av_ld_waiting_for_data~q ),
	.dataf(!\plat|nios2_gen2_0|cpu|av_ld_aligning_data_nxt~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|av_ld_waiting_for_data_nxt~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|av_ld_waiting_for_data_nxt~0 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|av_ld_waiting_for_data_nxt~0 .lut_mask = 64'h3333FFFF33330000;
defparam \plat|nios2_gen2_0|cpu|av_ld_waiting_for_data_nxt~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y5_N2
dffeas \plat|nios2_gen2_0|cpu|av_ld_waiting_for_data (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|av_ld_waiting_for_data_nxt~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|av_ld_waiting_for_data~q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|av_ld_waiting_for_data .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|av_ld_waiting_for_data .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y8_N24
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_shift_rot_cnt[0]~feeder (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_shift_rot_cnt[0]~feeder_combout  = ( \plat|nios2_gen2_0|cpu|E_src2[0]~DUPLICATE_q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|E_src2[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_shift_rot_cnt[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_cnt[0]~feeder .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_cnt[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_cnt[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y8_N26
dffeas \plat|nios2_gen2_0|cpu|E_shift_rot_cnt[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|E_shift_rot_cnt[0]~feeder_combout ),
	.asdata(\plat|nios2_gen2_0|cpu|E_shift_rot_cnt[0]~_wirecell_combout ),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\plat|nios2_gen2_0|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_shift_rot_cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_cnt[0] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_cnt[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y8_N27
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_shift_rot_cnt[0]~_wirecell (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_shift_rot_cnt[0]~_wirecell_combout  = ( !\plat|nios2_gen2_0|cpu|E_shift_rot_cnt [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|E_shift_rot_cnt [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_shift_rot_cnt[0]~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_cnt[0]~_wirecell .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_cnt[0]~_wirecell .lut_mask = 64'hFFFFFFFF00000000;
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_cnt[0]~_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y8_N25
dffeas \plat|nios2_gen2_0|cpu|E_shift_rot_cnt[0]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|E_shift_rot_cnt[0]~feeder_combout ),
	.asdata(\plat|nios2_gen2_0|cpu|E_shift_rot_cnt[0]~_wirecell_combout ),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\plat|nios2_gen2_0|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_shift_rot_cnt[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_cnt[0]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_cnt[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y5_N18
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|Add3~3 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|Add3~3_combout  = !\plat|nios2_gen2_0|cpu|E_shift_rot_cnt[0]~DUPLICATE_q  $ (\plat|nios2_gen2_0|cpu|E_shift_rot_cnt [1])

	.dataa(!\plat|nios2_gen2_0|cpu|E_shift_rot_cnt[0]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\plat|nios2_gen2_0|cpu|E_shift_rot_cnt [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|Add3~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|Add3~3 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|Add3~3 .lut_mask = 64'hAA55AA55AA55AA55;
defparam \plat|nios2_gen2_0|cpu|Add3~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y5_N19
dffeas \plat|nios2_gen2_0|cpu|E_shift_rot_cnt[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|Add3~3_combout ),
	.asdata(\plat|nios2_gen2_0|cpu|E_src2[1]~DUPLICATE_q ),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|nios2_gen2_0|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_shift_rot_cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_cnt[1] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y5_N15
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|Add3~2 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|Add3~2_combout  = ( \plat|nios2_gen2_0|cpu|E_shift_rot_cnt [1] & ( \plat|nios2_gen2_0|cpu|E_shift_rot_cnt [2] ) ) # ( !\plat|nios2_gen2_0|cpu|E_shift_rot_cnt [1] & ( !\plat|nios2_gen2_0|cpu|E_shift_rot_cnt[0]~DUPLICATE_q  $ 
// (\plat|nios2_gen2_0|cpu|E_shift_rot_cnt [2]) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|E_shift_rot_cnt[0]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\plat|nios2_gen2_0|cpu|E_shift_rot_cnt [2]),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|E_shift_rot_cnt [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|Add3~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|Add3~2 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|Add3~2 .lut_mask = 64'hAA55AA5500FF00FF;
defparam \plat|nios2_gen2_0|cpu|Add3~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y5_N17
dffeas \plat|nios2_gen2_0|cpu|E_shift_rot_cnt[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|Add3~2_combout ),
	.asdata(\plat|nios2_gen2_0|cpu|E_src2 [2]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|nios2_gen2_0|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_shift_rot_cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_cnt[2] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y5_N21
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|Add3~1 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|Add3~1_combout  = ( \plat|nios2_gen2_0|cpu|E_shift_rot_cnt [1] & ( \plat|nios2_gen2_0|cpu|E_shift_rot_cnt [3] ) ) # ( !\plat|nios2_gen2_0|cpu|E_shift_rot_cnt [1] & ( !\plat|nios2_gen2_0|cpu|E_shift_rot_cnt [3] $ 
// (((\plat|nios2_gen2_0|cpu|E_shift_rot_cnt [2]) # (\plat|nios2_gen2_0|cpu|E_shift_rot_cnt[0]~DUPLICATE_q ))) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|E_shift_rot_cnt[0]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\plat|nios2_gen2_0|cpu|E_shift_rot_cnt [2]),
	.datad(!\plat|nios2_gen2_0|cpu|E_shift_rot_cnt [3]),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|E_shift_rot_cnt [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|Add3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|Add3~1 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|Add3~1 .lut_mask = 64'hA05FA05F00FF00FF;
defparam \plat|nios2_gen2_0|cpu|Add3~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y5_N23
dffeas \plat|nios2_gen2_0|cpu|E_shift_rot_cnt[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|Add3~1_combout ),
	.asdata(\plat|nios2_gen2_0|cpu|E_src2 [3]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|nios2_gen2_0|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_shift_rot_cnt [3]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_cnt[3] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_cnt[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y5_N12
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|Add3~0 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|Add3~0_combout  = ( \plat|nios2_gen2_0|cpu|E_shift_rot_cnt [2] & ( \plat|nios2_gen2_0|cpu|E_shift_rot_cnt [4] ) ) # ( !\plat|nios2_gen2_0|cpu|E_shift_rot_cnt [2] & ( !\plat|nios2_gen2_0|cpu|E_shift_rot_cnt [4] $ 
// ((((\plat|nios2_gen2_0|cpu|E_shift_rot_cnt [3]) # (\plat|nios2_gen2_0|cpu|E_shift_rot_cnt [1])) # (\plat|nios2_gen2_0|cpu|E_shift_rot_cnt[0]~DUPLICATE_q ))) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|E_shift_rot_cnt[0]~DUPLICATE_q ),
	.datab(!\plat|nios2_gen2_0|cpu|E_shift_rot_cnt [1]),
	.datac(!\plat|nios2_gen2_0|cpu|E_shift_rot_cnt [3]),
	.datad(!\plat|nios2_gen2_0|cpu|E_shift_rot_cnt [4]),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|E_shift_rot_cnt [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|Add3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|Add3~0 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|Add3~0 .lut_mask = 64'h807F807F00FF00FF;
defparam \plat|nios2_gen2_0|cpu|Add3~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y5_N14
dffeas \plat|nios2_gen2_0|cpu|E_shift_rot_cnt[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|Add3~0_combout ),
	.asdata(\plat|nios2_gen2_0|cpu|E_src2 [4]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|nios2_gen2_0|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_shift_rot_cnt [4]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_cnt[4] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_shift_rot_cnt[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y5_N51
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_stall~1 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_stall~1_combout  = ( !\plat|nios2_gen2_0|cpu|E_new_inst~q  & ( !\plat|nios2_gen2_0|cpu|E_shift_rot_cnt [1] & ( (!\plat|nios2_gen2_0|cpu|E_shift_rot_cnt[0]~DUPLICATE_q  & (!\plat|nios2_gen2_0|cpu|E_shift_rot_cnt [2] & 
// (!\plat|nios2_gen2_0|cpu|E_shift_rot_cnt [4] & !\plat|nios2_gen2_0|cpu|E_shift_rot_cnt [3]))) ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|E_shift_rot_cnt[0]~DUPLICATE_q ),
	.datab(!\plat|nios2_gen2_0|cpu|E_shift_rot_cnt [2]),
	.datac(!\plat|nios2_gen2_0|cpu|E_shift_rot_cnt [4]),
	.datad(!\plat|nios2_gen2_0|cpu|E_shift_rot_cnt [3]),
	.datae(!\plat|nios2_gen2_0|cpu|E_new_inst~q ),
	.dataf(!\plat|nios2_gen2_0|cpu|E_shift_rot_cnt [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_stall~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_stall~1 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_stall~1 .lut_mask = 64'h8000000000000000;
defparam \plat|nios2_gen2_0|cpu|E_stall~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y5_N18
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_stall~2 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_stall~2_combout  = ( \plat|nios2_gen2_0|cpu|E_stall~1_combout  & ( \plat|nios2_gen2_0|cpu|av_ld_aligning_data_nxt~1_combout  & ( (!\plat|nios2_gen2_0|cpu|av_ld_waiting_for_data~q  & (\plat|nios2_gen2_0|cpu|E_new_inst~q  & 
// \plat|nios2_gen2_0|cpu|R_ctrl_ld~q )) ) ) ) # ( !\plat|nios2_gen2_0|cpu|E_stall~1_combout  & ( \plat|nios2_gen2_0|cpu|av_ld_aligning_data_nxt~1_combout  & ( ((!\plat|nios2_gen2_0|cpu|av_ld_waiting_for_data~q  & (\plat|nios2_gen2_0|cpu|E_new_inst~q  & 
// \plat|nios2_gen2_0|cpu|R_ctrl_ld~q ))) # (\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~q ) ) ) ) # ( \plat|nios2_gen2_0|cpu|E_stall~1_combout  & ( !\plat|nios2_gen2_0|cpu|av_ld_aligning_data_nxt~1_combout  & ( (\plat|nios2_gen2_0|cpu|R_ctrl_ld~q  & 
// ((\plat|nios2_gen2_0|cpu|E_new_inst~q ) # (\plat|nios2_gen2_0|cpu|av_ld_waiting_for_data~q ))) ) ) ) # ( !\plat|nios2_gen2_0|cpu|E_stall~1_combout  & ( !\plat|nios2_gen2_0|cpu|av_ld_aligning_data_nxt~1_combout  & ( ((\plat|nios2_gen2_0|cpu|R_ctrl_ld~q  & 
// ((\plat|nios2_gen2_0|cpu|E_new_inst~q ) # (\plat|nios2_gen2_0|cpu|av_ld_waiting_for_data~q )))) # (\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~q ) ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|av_ld_waiting_for_data~q ),
	.datab(!\plat|nios2_gen2_0|cpu|E_new_inst~q ),
	.datac(!\plat|nios2_gen2_0|cpu|R_ctrl_ld~q ),
	.datad(!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~q ),
	.datae(!\plat|nios2_gen2_0|cpu|E_stall~1_combout ),
	.dataf(!\plat|nios2_gen2_0|cpu|av_ld_aligning_data_nxt~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_stall~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_stall~2 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_stall~2 .lut_mask = 64'h07FF070702FF0202;
defparam \plat|nios2_gen2_0|cpu|E_stall~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y5_N33
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_stall~3 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_stall~3_combout  = ( \plat|nios2_gen2_0|cpu|av_ld_aligning_data_nxt~2_combout  & ( \plat|nios2_gen2_0|cpu|E_stall~2_combout  & ( (!\plat|nios2_gen2_0|cpu|E_ld_stall~0_combout  & !\plat|nios2_gen2_0|cpu|E_valid_from_R~q ) ) ) ) # ( 
// !\plat|nios2_gen2_0|cpu|av_ld_aligning_data_nxt~2_combout  & ( \plat|nios2_gen2_0|cpu|E_stall~2_combout  & ( (!\plat|nios2_gen2_0|cpu|E_ld_stall~0_combout  & !\plat|nios2_gen2_0|cpu|E_valid_from_R~q ) ) ) ) # ( 
// \plat|nios2_gen2_0|cpu|av_ld_aligning_data_nxt~2_combout  & ( !\plat|nios2_gen2_0|cpu|E_stall~2_combout  & ( (!\plat|nios2_gen2_0|cpu|E_ld_stall~0_combout  & ((!\plat|nios2_gen2_0|cpu|E_stall~0_combout ) # (!\plat|nios2_gen2_0|cpu|E_valid_from_R~q ))) ) ) 
// ) # ( !\plat|nios2_gen2_0|cpu|av_ld_aligning_data_nxt~2_combout  & ( !\plat|nios2_gen2_0|cpu|E_stall~2_combout  & ( (!\plat|nios2_gen2_0|cpu|E_ld_stall~0_combout  & ((!\plat|nios2_gen2_0|cpu|E_stall~0_combout ) # ((!\plat|nios2_gen2_0|cpu|E_valid_from_R~q 
// ) # (!\plat|nios2_gen2_0|cpu|av_ld_aligning_data_nxt~0_combout )))) ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|E_ld_stall~0_combout ),
	.datab(!\plat|nios2_gen2_0|cpu|E_stall~0_combout ),
	.datac(!\plat|nios2_gen2_0|cpu|E_valid_from_R~q ),
	.datad(!\plat|nios2_gen2_0|cpu|av_ld_aligning_data_nxt~0_combout ),
	.datae(!\plat|nios2_gen2_0|cpu|av_ld_aligning_data_nxt~2_combout ),
	.dataf(!\plat|nios2_gen2_0|cpu|E_stall~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_stall~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_stall~3 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_stall~3 .lut_mask = 64'hAAA8A8A8A0A0A0A0;
defparam \plat|nios2_gen2_0|cpu|E_stall~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y5_N6
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_valid_from_R~0 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_valid_from_R~0_combout  = ( \plat|nios2_gen2_0|cpu|d_write_nxt~0_combout  & ( \plat|nios2_gen2_0|cpu|E_stall~3_combout  ) ) # ( !\plat|nios2_gen2_0|cpu|d_write_nxt~0_combout  & ( \plat|nios2_gen2_0|cpu|E_stall~3_combout  & ( 
// ((\plat|nios2_gen2_0|cpu|d_write~q  & !\plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|av_waitrequest~2_combout )) # (\plat|nios2_gen2_0|cpu|R_valid~q ) ) ) ) # ( \plat|nios2_gen2_0|cpu|d_write_nxt~0_combout  & ( 
// !\plat|nios2_gen2_0|cpu|E_stall~3_combout  ) ) # ( !\plat|nios2_gen2_0|cpu|d_write_nxt~0_combout  & ( !\plat|nios2_gen2_0|cpu|E_stall~3_combout  ) )

	.dataa(!\plat|nios2_gen2_0|cpu|d_write~q ),
	.datab(!\plat|nios2_gen2_0|cpu|R_valid~q ),
	.datac(!\plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|av_waitrequest~2_combout ),
	.datad(gnd),
	.datae(!\plat|nios2_gen2_0|cpu|d_write_nxt~0_combout ),
	.dataf(!\plat|nios2_gen2_0|cpu|E_stall~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_valid_from_R~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_valid_from_R~0 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_valid_from_R~0 .lut_mask = 64'hFFFFFFFF7373FFFF;
defparam \plat|nios2_gen2_0|cpu|E_valid_from_R~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y5_N8
dffeas \plat|nios2_gen2_0|cpu|E_valid_from_R (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|E_valid_from_R~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_valid_from_R~q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_valid_from_R .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_valid_from_R .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y4_N7
dffeas \plat|nios2_gen2_0|cpu|W_estatus_reg (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|W_estatus_reg_inst_nxt~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\plat|nios2_gen2_0|cpu|E_valid_from_R~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|W_estatus_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|W_estatus_reg .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|W_estatus_reg .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y4_N56
dffeas \plat|nios2_gen2_0|cpu|W_bstatus_reg (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|W_bstatus_reg_inst_nxt~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\plat|nios2_gen2_0|cpu|E_valid_from_R~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|W_bstatus_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|W_bstatus_reg .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|W_bstatus_reg .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y4_N0
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|R_ctrl_break_nxt (
// Equation(s):
// \plat|nios2_gen2_0|cpu|R_ctrl_break_nxt~combout  = ( \plat|nios2_gen2_0|cpu|Equal0~0_combout  & ( \plat|nios2_gen2_0|cpu|Equal62~10_combout  ) )

	.dataa(gnd),
	.datab(!\plat|nios2_gen2_0|cpu|Equal62~10_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|R_ctrl_break_nxt~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|R_ctrl_break_nxt .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|R_ctrl_break_nxt .lut_mask = 64'h0000000033333333;
defparam \plat|nios2_gen2_0|cpu|R_ctrl_break_nxt .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y4_N1
dffeas \plat|nios2_gen2_0|cpu|R_ctrl_break (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|R_ctrl_break_nxt~combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|R_ctrl_break~q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|R_ctrl_break .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|R_ctrl_break .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y4_N27
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|Equal134~0 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|Equal134~0_combout  = ( !\plat|nios2_gen2_0|cpu|D_iw [10] & ( !\plat|nios2_gen2_0|cpu|D_iw [8] & ( (!\plat|nios2_gen2_0|cpu|D_iw[9]~DUPLICATE_q  & \plat|nios2_gen2_0|cpu|D_iw [7]) ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|D_iw[9]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\plat|nios2_gen2_0|cpu|D_iw [7]),
	.datad(gnd),
	.datae(!\plat|nios2_gen2_0|cpu|D_iw [10]),
	.dataf(!\plat|nios2_gen2_0|cpu|D_iw [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|Equal134~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|Equal134~0 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|Equal134~0 .lut_mask = 64'h0A0A000000000000;
defparam \plat|nios2_gen2_0|cpu|Equal134~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y4_N54
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|W_bstatus_reg_inst_nxt~0 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|W_bstatus_reg_inst_nxt~0_combout  = ( !\plat|nios2_gen2_0|cpu|R_ctrl_break~q  & ( (!\plat|nios2_gen2_0|cpu|D_iw [6] & ((!\plat|nios2_gen2_0|cpu|R_ctrl_wrctl_inst~q  & (\plat|nios2_gen2_0|cpu|W_bstatus_reg~q )) # 
// (\plat|nios2_gen2_0|cpu|R_ctrl_wrctl_inst~q  & ((!\plat|nios2_gen2_0|cpu|Equal134~0_combout  & (\plat|nios2_gen2_0|cpu|W_bstatus_reg~q )) # (\plat|nios2_gen2_0|cpu|Equal134~0_combout  & ((\plat|nios2_gen2_0|cpu|E_src1 [0]))))))) # 
// (\plat|nios2_gen2_0|cpu|D_iw [6] & (\plat|nios2_gen2_0|cpu|W_bstatus_reg~q )) ) ) # ( \plat|nios2_gen2_0|cpu|R_ctrl_break~q  & ( (((\plat|nios2_gen2_0|cpu|W_status_reg_pie~q ))) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|W_bstatus_reg~q ),
	.datab(!\plat|nios2_gen2_0|cpu|D_iw [6]),
	.datac(!\plat|nios2_gen2_0|cpu|W_status_reg_pie~q ),
	.datad(!\plat|nios2_gen2_0|cpu|E_src1 [0]),
	.datae(!\plat|nios2_gen2_0|cpu|R_ctrl_break~q ),
	.dataf(!\plat|nios2_gen2_0|cpu|Equal134~0_combout ),
	.datag(!\plat|nios2_gen2_0|cpu|R_ctrl_wrctl_inst~q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|W_bstatus_reg_inst_nxt~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|W_bstatus_reg_inst_nxt~0 .extended_lut = "on";
defparam \plat|nios2_gen2_0|cpu|W_bstatus_reg_inst_nxt~0 .lut_mask = 64'h55550F0F515D0F0F;
defparam \plat|nios2_gen2_0|cpu|W_bstatus_reg_inst_nxt~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y4_N55
dffeas \plat|nios2_gen2_0|cpu|W_bstatus_reg~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|W_bstatus_reg_inst_nxt~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\plat|nios2_gen2_0|cpu|E_valid_from_R~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|W_bstatus_reg~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|W_bstatus_reg~DUPLICATE .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|W_bstatus_reg~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y4_N30
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|W_status_reg_pie_inst_nxt~1 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|W_status_reg_pie_inst_nxt~1_combout  = ( \plat|nios2_gen2_0|cpu|W_estatus_reg~q  & ( \plat|nios2_gen2_0|cpu|W_bstatus_reg~DUPLICATE_q  & ( (!\plat|nios2_gen2_0|cpu|F_pc_sel_nxt.10~0_combout  & 
// (((\plat|nios2_gen2_0|cpu|D_op_eret~combout ) # (\plat|nios2_gen2_0|cpu|W_status_reg_pie_inst_nxt~0_combout )) # (\plat|nios2_gen2_0|cpu|D_op_bret~combout ))) ) ) ) # ( !\plat|nios2_gen2_0|cpu|W_estatus_reg~q  & ( 
// \plat|nios2_gen2_0|cpu|W_bstatus_reg~DUPLICATE_q  & ( (!\plat|nios2_gen2_0|cpu|F_pc_sel_nxt.10~0_combout  & (!\plat|nios2_gen2_0|cpu|D_op_eret~combout  & ((\plat|nios2_gen2_0|cpu|W_status_reg_pie_inst_nxt~0_combout ) # 
// (\plat|nios2_gen2_0|cpu|D_op_bret~combout )))) ) ) ) # ( \plat|nios2_gen2_0|cpu|W_estatus_reg~q  & ( !\plat|nios2_gen2_0|cpu|W_bstatus_reg~DUPLICATE_q  & ( (!\plat|nios2_gen2_0|cpu|F_pc_sel_nxt.10~0_combout  & (((!\plat|nios2_gen2_0|cpu|D_op_bret~combout  
// & \plat|nios2_gen2_0|cpu|W_status_reg_pie_inst_nxt~0_combout )) # (\plat|nios2_gen2_0|cpu|D_op_eret~combout ))) ) ) ) # ( !\plat|nios2_gen2_0|cpu|W_estatus_reg~q  & ( !\plat|nios2_gen2_0|cpu|W_bstatus_reg~DUPLICATE_q  & ( 
// (!\plat|nios2_gen2_0|cpu|F_pc_sel_nxt.10~0_combout  & (!\plat|nios2_gen2_0|cpu|D_op_bret~combout  & (\plat|nios2_gen2_0|cpu|W_status_reg_pie_inst_nxt~0_combout  & !\plat|nios2_gen2_0|cpu|D_op_eret~combout ))) ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|F_pc_sel_nxt.10~0_combout ),
	.datab(!\plat|nios2_gen2_0|cpu|D_op_bret~combout ),
	.datac(!\plat|nios2_gen2_0|cpu|W_status_reg_pie_inst_nxt~0_combout ),
	.datad(!\plat|nios2_gen2_0|cpu|D_op_eret~combout ),
	.datae(!\plat|nios2_gen2_0|cpu|W_estatus_reg~q ),
	.dataf(!\plat|nios2_gen2_0|cpu|W_bstatus_reg~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|W_status_reg_pie_inst_nxt~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|W_status_reg_pie_inst_nxt~1 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|W_status_reg_pie_inst_nxt~1 .lut_mask = 64'h080008AA2A002AAA;
defparam \plat|nios2_gen2_0|cpu|W_status_reg_pie_inst_nxt~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y4_N32
dffeas \plat|nios2_gen2_0|cpu|W_status_reg_pie (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|W_status_reg_pie_inst_nxt~1_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\plat|nios2_gen2_0|cpu|E_valid_from_R~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|W_status_reg_pie~q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|W_status_reg_pie .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|W_status_reg_pie .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y4_N34
dffeas \plat|nios2_gen2_0|cpu|W_ipending_reg[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|W_ipending_reg_nxt~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|W_ipending_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|W_ipending_reg[0] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|W_ipending_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y4_N36
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_control_rd_data[0]~0 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_control_rd_data[0]~0_combout  = ( !\plat|nios2_gen2_0|cpu|D_iw [10] & ( !\plat|nios2_gen2_0|cpu|D_iw [6] & ( (!\plat|nios2_gen2_0|cpu|D_iw[9]~DUPLICATE_q  & (!\plat|nios2_gen2_0|cpu|D_iw [7] & (\plat|nios2_gen2_0|cpu|D_iw [8] & 
// \plat|nios2_gen2_0|cpu|W_ipending_reg [0]))) ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|D_iw[9]~DUPLICATE_q ),
	.datab(!\plat|nios2_gen2_0|cpu|D_iw [7]),
	.datac(!\plat|nios2_gen2_0|cpu|D_iw [8]),
	.datad(!\plat|nios2_gen2_0|cpu|W_ipending_reg [0]),
	.datae(!\plat|nios2_gen2_0|cpu|D_iw [10]),
	.dataf(!\plat|nios2_gen2_0|cpu|D_iw [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_control_rd_data[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_control_rd_data[0]~0 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_control_rd_data[0]~0 .lut_mask = 64'h0008000000000000;
defparam \plat|nios2_gen2_0|cpu|E_control_rd_data[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y4_N0
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|W_ienable_reg[0]~0 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|W_ienable_reg[0]~0_combout  = ( \plat|nios2_gen2_0|cpu|W_ienable_reg [0] & ( \plat|nios2_gen2_0|cpu|Equal134~0_combout  & ( (!\plat|nios2_gen2_0|cpu|E_valid_from_R~q ) # (((!\plat|nios2_gen2_0|cpu|D_iw [6]) # 
// (!\plat|nios2_gen2_0|cpu|R_ctrl_wrctl_inst~q )) # (\plat|nios2_gen2_0|cpu|E_src1 [0])) ) ) ) # ( !\plat|nios2_gen2_0|cpu|W_ienable_reg [0] & ( \plat|nios2_gen2_0|cpu|Equal134~0_combout  & ( (\plat|nios2_gen2_0|cpu|E_valid_from_R~q  & 
// (\plat|nios2_gen2_0|cpu|E_src1 [0] & (\plat|nios2_gen2_0|cpu|D_iw [6] & \plat|nios2_gen2_0|cpu|R_ctrl_wrctl_inst~q ))) ) ) ) # ( \plat|nios2_gen2_0|cpu|W_ienable_reg [0] & ( !\plat|nios2_gen2_0|cpu|Equal134~0_combout  ) )

	.dataa(!\plat|nios2_gen2_0|cpu|E_valid_from_R~q ),
	.datab(!\plat|nios2_gen2_0|cpu|E_src1 [0]),
	.datac(!\plat|nios2_gen2_0|cpu|D_iw [6]),
	.datad(!\plat|nios2_gen2_0|cpu|R_ctrl_wrctl_inst~q ),
	.datae(!\plat|nios2_gen2_0|cpu|W_ienable_reg [0]),
	.dataf(!\plat|nios2_gen2_0|cpu|Equal134~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|W_ienable_reg[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|W_ienable_reg[0]~0 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|W_ienable_reg[0]~0 .lut_mask = 64'h0000FFFF0001FFFB;
defparam \plat|nios2_gen2_0|cpu|W_ienable_reg[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y4_N2
dffeas \plat|nios2_gen2_0|cpu|W_ienable_reg[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|W_ienable_reg[0]~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|W_ienable_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|W_ienable_reg[0] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|W_ienable_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y4_N42
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_control_rd_data[0]~1 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_control_rd_data[0]~1_combout  = ( \plat|nios2_gen2_0|cpu|D_iw [6] & ( (!\plat|nios2_gen2_0|cpu|E_control_rd_data[0]~0_combout  & ((!\plat|nios2_gen2_0|cpu|Equal134~0_combout ) # (!\plat|nios2_gen2_0|cpu|W_ienable_reg [0]))) ) ) # 
// ( !\plat|nios2_gen2_0|cpu|D_iw [6] & ( (!\plat|nios2_gen2_0|cpu|Equal134~0_combout  & ((!\plat|nios2_gen2_0|cpu|E_control_rd_data[0]~0_combout ))) # (\plat|nios2_gen2_0|cpu|Equal134~0_combout  & (!\plat|nios2_gen2_0|cpu|W_bstatus_reg~DUPLICATE_q )) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|W_bstatus_reg~DUPLICATE_q ),
	.datab(!\plat|nios2_gen2_0|cpu|Equal134~0_combout ),
	.datac(!\plat|nios2_gen2_0|cpu|E_control_rd_data[0]~0_combout ),
	.datad(!\plat|nios2_gen2_0|cpu|W_ienable_reg [0]),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|D_iw [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_control_rd_data[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_control_rd_data[0]~1 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_control_rd_data[0]~1 .lut_mask = 64'hE2E2E2E2F0C0F0C0;
defparam \plat|nios2_gen2_0|cpu|E_control_rd_data[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y4_N48
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_control_rd_data[0]~2 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_control_rd_data[0]~2_combout  = ( \plat|nios2_gen2_0|cpu|Equal133~0_combout  & ( (!\plat|nios2_gen2_0|cpu|Equal132~0_combout  & ((\plat|nios2_gen2_0|cpu|W_estatus_reg~q ))) # (\plat|nios2_gen2_0|cpu|Equal132~0_combout  & 
// (\plat|nios2_gen2_0|cpu|W_status_reg_pie~q )) ) ) # ( !\plat|nios2_gen2_0|cpu|Equal133~0_combout  & ( (!\plat|nios2_gen2_0|cpu|Equal132~0_combout  & ((!\plat|nios2_gen2_0|cpu|E_control_rd_data[0]~1_combout ))) # (\plat|nios2_gen2_0|cpu|Equal132~0_combout  
// & (\plat|nios2_gen2_0|cpu|W_status_reg_pie~q )) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|W_status_reg_pie~q ),
	.datab(!\plat|nios2_gen2_0|cpu|Equal132~0_combout ),
	.datac(!\plat|nios2_gen2_0|cpu|E_control_rd_data[0]~1_combout ),
	.datad(!\plat|nios2_gen2_0|cpu|W_estatus_reg~q ),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|Equal133~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_control_rd_data[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_control_rd_data[0]~2 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_control_rd_data[0]~2 .lut_mask = 64'hD1D1D1D111DD11DD;
defparam \plat|nios2_gen2_0|cpu|E_control_rd_data[0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y4_N49
dffeas \plat|nios2_gen2_0|cpu|W_control_rd_data[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|E_control_rd_data[0]~2_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|W_control_rd_data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|W_control_rd_data[0] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|W_control_rd_data[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y6_N25
dffeas \plat|pio_leds_0|data_out[0]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|nios2_gen2_0|cpu|d_writedata [0]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\plat|pio_leds_0|always0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|pio_leds_0|data_out[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|pio_leds_0|data_out[0]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|pio_leds_0|data_out[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y7_N9
cyclonev_lcell_comb \plat|pio_leds_0|readdata[0] (
// Equation(s):
// \plat|pio_leds_0|readdata [0] = ( \plat|pio_leds_0|data_out[0]~DUPLICATE_q  & ( !\plat|nios2_gen2_0|cpu|W_alu_result[2]~DUPLICATE_q  & ( !\plat|nios2_gen2_0|cpu|W_alu_result[3]~DUPLICATE_q  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|nios2_gen2_0|cpu|W_alu_result[3]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\plat|pio_leds_0|data_out[0]~DUPLICATE_q ),
	.dataf(!\plat|nios2_gen2_0|cpu|W_alu_result[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|pio_leds_0|readdata [0]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|pio_leds_0|readdata[0] .extended_lut = "off";
defparam \plat|pio_leds_0|readdata[0] .lut_mask = 64'h0000F0F000000000;
defparam \plat|pio_leds_0|readdata[0] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y7_N10
dffeas \plat|mm_interconnect_0|pio_leds_0_s1_translator|av_readdata_pre[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|pio_leds_0|readdata [0]),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|pio_leds_0_s1_translator|av_readdata_pre [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_leds_0_s1_translator|av_readdata_pre[0] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|pio_leds_0_s1_translator|av_readdata_pre[0] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N1
cyclonev_io_ibuf \switch[0]~input (
	.i(switch[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\switch[0]~input_o ));
// synopsys translate_off
defparam \switch[0]~input .bus_hold = "false";
defparam \switch[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X70_Y9_N24
cyclonev_lcell_comb \plat|pio_switch_0|read_mux_out[0] (
// Equation(s):
// \plat|pio_switch_0|read_mux_out [0] = ( \switch[0]~input_o  & ( !\plat|nios2_gen2_0|cpu|W_alu_result[3]~DUPLICATE_q  & ( !\plat|nios2_gen2_0|cpu|W_alu_result[2]~DUPLICATE_q  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|nios2_gen2_0|cpu|W_alu_result[2]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\switch[0]~input_o ),
	.dataf(!\plat|nios2_gen2_0|cpu|W_alu_result[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|pio_switch_0|read_mux_out [0]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|pio_switch_0|read_mux_out[0] .extended_lut = "off";
defparam \plat|pio_switch_0|read_mux_out[0] .lut_mask = 64'h0000F0F000000000;
defparam \plat|pio_switch_0|read_mux_out[0] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y9_N25
dffeas \plat|pio_switch_0|readdata[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|pio_switch_0|read_mux_out [0]),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|pio_switch_0|readdata [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|pio_switch_0|readdata[0] .is_wysiwyg = "true";
defparam \plat|pio_switch_0|readdata[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y5_N38
dffeas \plat|mm_interconnect_0|pio_switch_0_s1_translator|av_readdata_pre[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|pio_switch_0|readdata [0]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|pio_switch_0_s1_translator|av_readdata_pre [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_switch_0_s1_translator|av_readdata_pre[0] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|pio_switch_0_s1_translator|av_readdata_pre[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y7_N9
cyclonev_lcell_comb \plat|timer_0|period_l_wr_strobe~2 (
// Equation(s):
// \plat|timer_0|period_l_wr_strobe~2_combout  = ( \plat|nios2_gen2_0|cpu|d_write~q  & ( !\plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted~q  & ( !\plat|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter [0] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter [0]),
	.datad(gnd),
	.datae(!\plat|nios2_gen2_0|cpu|d_write~q ),
	.dataf(!\plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|timer_0|period_l_wr_strobe~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|timer_0|period_l_wr_strobe~2 .extended_lut = "off";
defparam \plat|timer_0|period_l_wr_strobe~2 .lut_mask = 64'h0000F0F000000000;
defparam \plat|timer_0|period_l_wr_strobe~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y6_N24
cyclonev_lcell_comb \plat|timer_0|period_l_wr_strobe~3 (
// Equation(s):
// \plat|timer_0|period_l_wr_strobe~3_combout  = ( \plat|timer_0|period_l_wr_strobe~2_combout  & ( \plat|mm_interconnect_0|router|src_channel[1]~1_combout  & ( (!\plat|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used [1] & 
// \plat|timer_0|period_l_wr_strobe~0_combout ) ) ) )

	.dataa(gnd),
	.datab(!\plat|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used [1]),
	.datac(!\plat|timer_0|period_l_wr_strobe~0_combout ),
	.datad(gnd),
	.datae(!\plat|timer_0|period_l_wr_strobe~2_combout ),
	.dataf(!\plat|mm_interconnect_0|router|src_channel[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|timer_0|period_l_wr_strobe~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|timer_0|period_l_wr_strobe~3 .extended_lut = "off";
defparam \plat|timer_0|period_l_wr_strobe~3 .lut_mask = 64'h0000000000000C0C;
defparam \plat|timer_0|period_l_wr_strobe~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y6_N9
cyclonev_lcell_comb \plat|timer_0|control_register~0 (
// Equation(s):
// \plat|timer_0|control_register~0_combout  = ( \plat|nios2_gen2_0|cpu|d_writedata [0] & ( \plat|timer_0|period_l_wr_strobe~3_combout  & ( ((\plat|timer_0|read_mux_out[1]~0_combout  & \plat|nios2_gen2_0|cpu|W_alu_result[2]~DUPLICATE_q )) # 
// (\plat|timer_0|control_register~q ) ) ) ) # ( !\plat|nios2_gen2_0|cpu|d_writedata [0] & ( \plat|timer_0|period_l_wr_strobe~3_combout  & ( (\plat|timer_0|control_register~q  & ((!\plat|timer_0|read_mux_out[1]~0_combout ) # 
// (!\plat|nios2_gen2_0|cpu|W_alu_result[2]~DUPLICATE_q ))) ) ) ) # ( \plat|nios2_gen2_0|cpu|d_writedata [0] & ( !\plat|timer_0|period_l_wr_strobe~3_combout  & ( \plat|timer_0|control_register~q  ) ) ) # ( !\plat|nios2_gen2_0|cpu|d_writedata [0] & ( 
// !\plat|timer_0|period_l_wr_strobe~3_combout  & ( \plat|timer_0|control_register~q  ) ) )

	.dataa(!\plat|timer_0|read_mux_out[1]~0_combout ),
	.datab(gnd),
	.datac(!\plat|timer_0|control_register~q ),
	.datad(!\plat|nios2_gen2_0|cpu|W_alu_result[2]~DUPLICATE_q ),
	.datae(!\plat|nios2_gen2_0|cpu|d_writedata [0]),
	.dataf(!\plat|timer_0|period_l_wr_strobe~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|timer_0|control_register~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|timer_0|control_register~0 .extended_lut = "off";
defparam \plat|timer_0|control_register~0 .lut_mask = 64'h0F0F0F0F0F0A0F5F;
defparam \plat|timer_0|control_register~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y6_N18
cyclonev_lcell_comb \plat|timer_0|control_register~feeder (
// Equation(s):
// \plat|timer_0|control_register~feeder_combout  = ( \plat|timer_0|control_register~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|timer_0|control_register~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|timer_0|control_register~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|timer_0|control_register~feeder .extended_lut = "off";
defparam \plat|timer_0|control_register~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \plat|timer_0|control_register~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y6_N19
dffeas \plat|timer_0|control_register (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|timer_0|control_register~feeder_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|timer_0|control_register~q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|timer_0|control_register .is_wysiwyg = "true";
defparam \plat|timer_0|control_register .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y7_N3
cyclonev_lcell_comb \plat|timer_0|read_mux_out[0]~1 (
// Equation(s):
// \plat|timer_0|read_mux_out[0]~1_combout  = ( \plat|timer_0|timeout_occurred~q  & ( (\plat|timer_0|read_mux_out[1]~0_combout  & ((!\plat|nios2_gen2_0|cpu|W_alu_result [2]) # (\plat|timer_0|control_register~q ))) ) ) # ( !\plat|timer_0|timeout_occurred~q  & 
// ( (\plat|timer_0|read_mux_out[1]~0_combout  & (\plat|nios2_gen2_0|cpu|W_alu_result [2] & \plat|timer_0|control_register~q )) ) )

	.dataa(gnd),
	.datab(!\plat|timer_0|read_mux_out[1]~0_combout ),
	.datac(!\plat|nios2_gen2_0|cpu|W_alu_result [2]),
	.datad(!\plat|timer_0|control_register~q ),
	.datae(gnd),
	.dataf(!\plat|timer_0|timeout_occurred~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|timer_0|read_mux_out[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|timer_0|read_mux_out[0]~1 .extended_lut = "off";
defparam \plat|timer_0|read_mux_out[0]~1 .lut_mask = 64'h0003000330333033;
defparam \plat|timer_0|read_mux_out[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y7_N5
dffeas \plat|timer_0|readdata[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|timer_0|read_mux_out[0]~1_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|timer_0|readdata [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|timer_0|readdata[0] .is_wysiwyg = "true";
defparam \plat|timer_0|readdata[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y7_N2
dffeas \plat|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|timer_0|readdata [0]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[0] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y7_N0
cyclonev_lcell_comb \plat|mm_interconnect_0|rsp_mux|src_data[0]~0 (
// Equation(s):
// \plat|mm_interconnect_0|rsp_mux|src_data[0]~0_combout  = ( \plat|mm_interconnect_0|pio_switch_0_s1_translator|read_latency_shift_reg [0] & ( ((\plat|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg [0] & 
// \plat|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre [0])) # (\plat|mm_interconnect_0|pio_switch_0_s1_translator|av_readdata_pre [0]) ) ) # ( !\plat|mm_interconnect_0|pio_switch_0_s1_translator|read_latency_shift_reg [0] & ( 
// (\plat|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg [0] & \plat|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre [0]) ) )

	.dataa(!\plat|mm_interconnect_0|pio_switch_0_s1_translator|av_readdata_pre [0]),
	.datab(gnd),
	.datac(!\plat|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg [0]),
	.datad(!\plat|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre [0]),
	.datae(gnd),
	.dataf(!\plat|mm_interconnect_0|pio_switch_0_s1_translator|read_latency_shift_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|rsp_mux|src_data[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|rsp_mux|src_data[0]~0 .extended_lut = "off";
defparam \plat|mm_interconnect_0|rsp_mux|src_data[0]~0 .lut_mask = 64'h000F000F555F555F;
defparam \plat|mm_interconnect_0|rsp_mux|src_data[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y7_N48
cyclonev_lcell_comb \plat|mm_interconnect_0|rsp_mux|src_data[0] (
// Equation(s):
// \plat|mm_interconnect_0|rsp_mux|src_data [0] = ( \plat|ram_0|the_altsyncram|auto_generated|q_a [0] & ( \plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0] ) ) # ( !\plat|ram_0|the_altsyncram|auto_generated|q_a [0] & ( 
// \plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0] & ( ((\plat|mm_interconnect_0|pio_leds_0_s1_translator|av_readdata_pre [0] & \plat|mm_interconnect_0|pio_leds_0_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q )) # 
// (\plat|mm_interconnect_0|rsp_mux|src_data[0]~0_combout ) ) ) ) # ( \plat|ram_0|the_altsyncram|auto_generated|q_a [0] & ( !\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0] & ( 
// ((\plat|mm_interconnect_0|pio_leds_0_s1_translator|av_readdata_pre [0] & \plat|mm_interconnect_0|pio_leds_0_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q )) # (\plat|mm_interconnect_0|rsp_mux|src_data[0]~0_combout ) ) ) ) # ( 
// !\plat|ram_0|the_altsyncram|auto_generated|q_a [0] & ( !\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0] & ( ((\plat|mm_interconnect_0|pio_leds_0_s1_translator|av_readdata_pre [0] & 
// \plat|mm_interconnect_0|pio_leds_0_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q )) # (\plat|mm_interconnect_0|rsp_mux|src_data[0]~0_combout ) ) ) )

	.dataa(gnd),
	.datab(!\plat|mm_interconnect_0|pio_leds_0_s1_translator|av_readdata_pre [0]),
	.datac(!\plat|mm_interconnect_0|pio_leds_0_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ),
	.datad(!\plat|mm_interconnect_0|rsp_mux|src_data[0]~0_combout ),
	.datae(!\plat|ram_0|the_altsyncram|auto_generated|q_a [0]),
	.dataf(!\plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|rsp_mux|src_data [0]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|rsp_mux|src_data[0] .extended_lut = "off";
defparam \plat|mm_interconnect_0|rsp_mux|src_data[0] .lut_mask = 64'h03FF03FF03FFFFFF;
defparam \plat|mm_interconnect_0|rsp_mux|src_data[0] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y7_N49
dffeas \plat|nios2_gen2_0|cpu|av_ld_byte0_data[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|rsp_mux|src_data [0]),
	.asdata(\plat|nios2_gen2_0|cpu|av_ld_byte1_data [0]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|nios2_gen2_0|cpu|av_ld_rshift8~0_combout ),
	.ena(\plat|nios2_gen2_0|cpu|av_ld_byte0_data[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|av_ld_byte0_data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|av_ld_byte0_data[0] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|av_ld_byte0_data[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y5_N49
dffeas \plat|nios2_gen2_0|cpu|W_alu_result[0]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|E_alu_result[0]~13_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|nios2_gen2_0|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|W_alu_result[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|W_alu_result[0]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|W_alu_result[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y5_N48
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|W_rf_wr_data[0]~31 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|W_rf_wr_data[0]~31_combout  = ( !\plat|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~q  & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_ld~DUPLICATE_q  & ((!\plat|nios2_gen2_0|cpu|R_ctrl_br_cmp~q  & (((\plat|nios2_gen2_0|cpu|W_alu_result[0]~DUPLICATE_q 
// )))) # (\plat|nios2_gen2_0|cpu|R_ctrl_br_cmp~q  & (\plat|nios2_gen2_0|cpu|W_cmp_result~q )))) # (\plat|nios2_gen2_0|cpu|R_ctrl_ld~DUPLICATE_q  & ((((\plat|nios2_gen2_0|cpu|av_ld_byte0_data [0]))))) ) ) # ( \plat|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~q  & ( 
// (!\plat|nios2_gen2_0|cpu|R_ctrl_ld~DUPLICATE_q  & ((!\plat|nios2_gen2_0|cpu|R_ctrl_br_cmp~q  & (((\plat|nios2_gen2_0|cpu|W_control_rd_data [0])))) # (\plat|nios2_gen2_0|cpu|R_ctrl_br_cmp~q  & (\plat|nios2_gen2_0|cpu|W_cmp_result~q )))) # 
// (\plat|nios2_gen2_0|cpu|R_ctrl_ld~DUPLICATE_q  & ((((\plat|nios2_gen2_0|cpu|av_ld_byte0_data [0]))))) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|W_cmp_result~q ),
	.datab(!\plat|nios2_gen2_0|cpu|R_ctrl_br_cmp~q ),
	.datac(!\plat|nios2_gen2_0|cpu|W_control_rd_data [0]),
	.datad(!\plat|nios2_gen2_0|cpu|R_ctrl_ld~DUPLICATE_q ),
	.datae(!\plat|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~q ),
	.dataf(!\plat|nios2_gen2_0|cpu|av_ld_byte0_data [0]),
	.datag(!\plat|nios2_gen2_0|cpu|W_alu_result[0]~DUPLICATE_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|W_rf_wr_data[0]~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|W_rf_wr_data[0]~31 .extended_lut = "on";
defparam \plat|nios2_gen2_0|cpu|W_rf_wr_data[0]~31 .lut_mask = 64'h1D001D001DFF1DFF;
defparam \plat|nios2_gen2_0|cpu|W_rf_wr_data[0]~31 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y7_N42
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|R_src1[10]~8 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|R_src1[10]~8_combout  = ( \plat|nios2_gen2_0|cpu|Add0~25_sumout  & ( \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [10] & ( (!\plat|nios2_gen2_0|cpu|R_src1~1_combout ) # 
// ((\plat|nios2_gen2_0|cpu|D_iw [14]) # (\plat|nios2_gen2_0|cpu|R_src1~0_combout )) ) ) ) # ( !\plat|nios2_gen2_0|cpu|Add0~25_sumout  & ( \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [10] & ( 
// (!\plat|nios2_gen2_0|cpu|R_src1~0_combout  & ((!\plat|nios2_gen2_0|cpu|R_src1~1_combout ) # (\plat|nios2_gen2_0|cpu|D_iw [14]))) ) ) ) # ( \plat|nios2_gen2_0|cpu|Add0~25_sumout  & ( 
// !\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [10] & ( ((\plat|nios2_gen2_0|cpu|R_src1~1_combout  & \plat|nios2_gen2_0|cpu|D_iw [14])) # (\plat|nios2_gen2_0|cpu|R_src1~0_combout ) ) ) ) # ( 
// !\plat|nios2_gen2_0|cpu|Add0~25_sumout  & ( !\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [10] & ( (\plat|nios2_gen2_0|cpu|R_src1~1_combout  & (!\plat|nios2_gen2_0|cpu|R_src1~0_combout  & 
// \plat|nios2_gen2_0|cpu|D_iw [14])) ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|R_src1~1_combout ),
	.datab(!\plat|nios2_gen2_0|cpu|R_src1~0_combout ),
	.datac(!\plat|nios2_gen2_0|cpu|D_iw [14]),
	.datad(gnd),
	.datae(!\plat|nios2_gen2_0|cpu|Add0~25_sumout ),
	.dataf(!\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|R_src1[10]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|R_src1[10]~8 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|R_src1[10]~8 .lut_mask = 64'h040437378C8CBFBF;
defparam \plat|nios2_gen2_0|cpu|R_src1[10]~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y7_N43
dffeas \plat|nios2_gen2_0|cpu|E_src1[10]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|R_src1[10]~8_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_src1[10]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_src1[10]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_src1[10]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y3_N33
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|F_pc[8]~feeder (
// Equation(s):
// \plat|nios2_gen2_0|cpu|F_pc[8]~feeder_combout  = ( \plat|nios2_gen2_0|cpu|Add2~33_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|Add2~33_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|F_pc[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|F_pc[8]~feeder .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|F_pc[8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \plat|nios2_gen2_0|cpu|F_pc[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y3_N35
dffeas \plat|nios2_gen2_0|cpu|F_pc[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|F_pc[8]~feeder_combout ),
	.asdata(\plat|nios2_gen2_0|cpu|Add0~25_sumout ),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|nios2_gen2_0|cpu|F_pc_sel_nxt.10~0_combout ),
	.sload(\plat|nios2_gen2_0|cpu|F_pc_sel_nxt.10~1_combout ),
	.ena(\plat|nios2_gen2_0|cpu|W_valid~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|F_pc [8]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|F_pc[8] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|F_pc[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y3_N45
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|F_iw~3 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|F_iw~3_combout  = ( \plat|rom_0|the_altsyncram|auto_generated|q_a [11] ) # ( !\plat|rom_0|the_altsyncram|auto_generated|q_a [11] & ( \plat|nios2_gen2_0|cpu|intr_req~combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|nios2_gen2_0|cpu|intr_req~combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|rom_0|the_altsyncram|auto_generated|q_a [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|F_iw~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|F_iw~3 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|F_iw~3 .lut_mask = 64'h0F0F0F0FFFFFFFFF;
defparam \plat|nios2_gen2_0|cpu|F_iw~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y3_N47
dffeas \plat|nios2_gen2_0|cpu|D_iw[11]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|F_iw~3_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\plat|nios2_gen2_0|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|D_iw[11]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|D_iw[11]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|D_iw[11]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y3_N30
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|Equal62~8 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|Equal62~8_combout  = ( \plat|nios2_gen2_0|cpu|D_iw [15] & ( \plat|nios2_gen2_0|cpu|D_iw[16]~DUPLICATE_q  & ( (!\plat|nios2_gen2_0|cpu|D_iw[12]~DUPLICATE_q  & (\plat|nios2_gen2_0|cpu|D_iw[11]~DUPLICATE_q  & 
// (\plat|nios2_gen2_0|cpu|D_iw [13] & \plat|nios2_gen2_0|cpu|D_iw [14]))) ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|D_iw[12]~DUPLICATE_q ),
	.datab(!\plat|nios2_gen2_0|cpu|D_iw[11]~DUPLICATE_q ),
	.datac(!\plat|nios2_gen2_0|cpu|D_iw [13]),
	.datad(!\plat|nios2_gen2_0|cpu|D_iw [14]),
	.datae(!\plat|nios2_gen2_0|cpu|D_iw [15]),
	.dataf(!\plat|nios2_gen2_0|cpu|D_iw[16]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|Equal62~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|Equal62~8 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|Equal62~8 .lut_mask = 64'h0000000000000002;
defparam \plat|nios2_gen2_0|cpu|Equal62~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y2_N6
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|D_ctrl_exception~1 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|D_ctrl_exception~1_combout  = ( \plat|nios2_gen2_0|cpu|D_iw[11]~DUPLICATE_q  & ( \plat|nios2_gen2_0|cpu|D_iw[16]~DUPLICATE_q  & ( (!\plat|nios2_gen2_0|cpu|D_iw [15] & (\plat|nios2_gen2_0|cpu|D_iw[13]~DUPLICATE_q  & 
// ((!\plat|nios2_gen2_0|cpu|D_iw [14]) # (!\plat|nios2_gen2_0|cpu|D_iw[12]~DUPLICATE_q )))) ) ) ) # ( !\plat|nios2_gen2_0|cpu|D_iw[11]~DUPLICATE_q  & ( \plat|nios2_gen2_0|cpu|D_iw[16]~DUPLICATE_q  & ( (!\plat|nios2_gen2_0|cpu|D_iw [15] & 
// (\plat|nios2_gen2_0|cpu|D_iw[13]~DUPLICATE_q  & !\plat|nios2_gen2_0|cpu|D_iw[12]~DUPLICATE_q )) ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|D_iw [14]),
	.datab(!\plat|nios2_gen2_0|cpu|D_iw [15]),
	.datac(!\plat|nios2_gen2_0|cpu|D_iw[13]~DUPLICATE_q ),
	.datad(!\plat|nios2_gen2_0|cpu|D_iw[12]~DUPLICATE_q ),
	.datae(!\plat|nios2_gen2_0|cpu|D_iw[11]~DUPLICATE_q ),
	.dataf(!\plat|nios2_gen2_0|cpu|D_iw[16]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|D_ctrl_exception~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|D_ctrl_exception~1 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|D_ctrl_exception~1 .lut_mask = 64'h000000000C000C08;
defparam \plat|nios2_gen2_0|cpu|D_ctrl_exception~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y4_N18
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|D_ctrl_exception~2 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|D_ctrl_exception~2_combout  = ( \plat|nios2_gen2_0|cpu|D_ctrl_exception~0_combout  & ( (\plat|nios2_gen2_0|cpu|Equal0~0_combout  & (((\plat|nios2_gen2_0|cpu|D_ctrl_exception~1_combout ) # 
// (\plat|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~2_combout )) # (\plat|nios2_gen2_0|cpu|Equal62~8_combout ))) ) ) # ( !\plat|nios2_gen2_0|cpu|D_ctrl_exception~0_combout  )

	.dataa(!\plat|nios2_gen2_0|cpu|Equal62~8_combout ),
	.datab(!\plat|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~2_combout ),
	.datac(!\plat|nios2_gen2_0|cpu|Equal0~0_combout ),
	.datad(!\plat|nios2_gen2_0|cpu|D_ctrl_exception~1_combout ),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|D_ctrl_exception~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|D_ctrl_exception~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|D_ctrl_exception~2 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|D_ctrl_exception~2 .lut_mask = 64'hFFFFFFFF070F070F;
defparam \plat|nios2_gen2_0|cpu|D_ctrl_exception~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y4_N19
dffeas \plat|nios2_gen2_0|cpu|R_ctrl_exception (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|D_ctrl_exception~2_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|R_ctrl_exception~q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|R_ctrl_exception .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|R_ctrl_exception .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y4_N15
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|F_pc_sel_nxt.10~0 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|F_pc_sel_nxt.10~0_combout  = ( \plat|nios2_gen2_0|cpu|R_ctrl_exception~q  & ( \plat|nios2_gen2_0|cpu|R_ctrl_break~q  ) ) # ( !\plat|nios2_gen2_0|cpu|R_ctrl_exception~q  & ( \plat|nios2_gen2_0|cpu|R_ctrl_break~q  ) ) # ( 
// \plat|nios2_gen2_0|cpu|R_ctrl_exception~q  & ( !\plat|nios2_gen2_0|cpu|R_ctrl_break~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\plat|nios2_gen2_0|cpu|R_ctrl_exception~q ),
	.dataf(!\plat|nios2_gen2_0|cpu|R_ctrl_break~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|F_pc_sel_nxt.10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|F_pc_sel_nxt.10~0 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|F_pc_sel_nxt.10~0 .lut_mask = 64'h0000FFFFFFFFFFFF;
defparam \plat|nios2_gen2_0|cpu|F_pc_sel_nxt.10~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y3_N32
dffeas \plat|nios2_gen2_0|cpu|F_pc[7]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|F_pc[7]~feeder_combout ),
	.asdata(\plat|nios2_gen2_0|cpu|Add0~13_sumout ),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|nios2_gen2_0|cpu|F_pc_sel_nxt.10~0_combout ),
	.sload(\plat|nios2_gen2_0|cpu|F_pc_sel_nxt.10~1_combout ),
	.ena(\plat|nios2_gen2_0|cpu|W_valid~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|F_pc[7]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|F_pc[7]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|F_pc[7]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y3_N54
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|F_iw~7 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|F_iw~7_combout  = ( \plat|rom_0|the_altsyncram|auto_generated|q_a [16] ) # ( !\plat|rom_0|the_altsyncram|auto_generated|q_a [16] & ( \plat|nios2_gen2_0|cpu|intr_req~combout  ) )

	.dataa(gnd),
	.datab(!\plat|nios2_gen2_0|cpu|intr_req~combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|rom_0|the_altsyncram|auto_generated|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|F_iw~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|F_iw~7 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|F_iw~7 .lut_mask = 64'h33333333FFFFFFFF;
defparam \plat|nios2_gen2_0|cpu|F_iw~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y3_N56
dffeas \plat|nios2_gen2_0|cpu|D_iw[16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|F_iw~7_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\plat|nios2_gen2_0|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|D_iw [16]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|D_iw[16] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|D_iw[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y3_N30
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|D_ctrl_retaddr~2 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|D_ctrl_retaddr~2_combout  = ( !\plat|nios2_gen2_0|cpu|D_iw [15] & ( \plat|nios2_gen2_0|cpu|D_iw [13] & ( (\plat|nios2_gen2_0|cpu|D_iw [16] & (!\plat|nios2_gen2_0|cpu|D_iw [14] & ((!\plat|nios2_gen2_0|cpu|D_iw [12]) # 
// (\plat|nios2_gen2_0|cpu|D_iw[11]~DUPLICATE_q )))) ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|D_iw [16]),
	.datab(!\plat|nios2_gen2_0|cpu|D_iw [12]),
	.datac(!\plat|nios2_gen2_0|cpu|D_iw[11]~DUPLICATE_q ),
	.datad(!\plat|nios2_gen2_0|cpu|D_iw [14]),
	.datae(!\plat|nios2_gen2_0|cpu|D_iw [15]),
	.dataf(!\plat|nios2_gen2_0|cpu|D_iw [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|D_ctrl_retaddr~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|D_ctrl_retaddr~2 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|D_ctrl_retaddr~2 .lut_mask = 64'h0000000045000000;
defparam \plat|nios2_gen2_0|cpu|D_ctrl_retaddr~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y4_N18
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|D_ctrl_retaddr~0 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|D_ctrl_retaddr~0_combout  = ( \plat|nios2_gen2_0|cpu|Equal0~0_combout  & ( \plat|nios2_gen2_0|cpu|Equal0~8_combout  ) ) # ( !\plat|nios2_gen2_0|cpu|Equal0~0_combout  & ( \plat|nios2_gen2_0|cpu|Equal0~8_combout  ) ) # ( 
// \plat|nios2_gen2_0|cpu|Equal0~0_combout  & ( !\plat|nios2_gen2_0|cpu|Equal0~8_combout  & ( (((!\plat|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~1_combout ) # (\plat|nios2_gen2_0|cpu|Equal62~8_combout )) # 
// (\plat|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~2_combout )) # (\plat|nios2_gen2_0|cpu|D_ctrl_retaddr~2_combout ) ) ) ) # ( !\plat|nios2_gen2_0|cpu|Equal0~0_combout  & ( !\plat|nios2_gen2_0|cpu|Equal0~8_combout  & ( 
// !\plat|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~1_combout  ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|D_ctrl_retaddr~2_combout ),
	.datab(!\plat|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~2_combout ),
	.datac(!\plat|nios2_gen2_0|cpu|Equal62~8_combout ),
	.datad(!\plat|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~1_combout ),
	.datae(!\plat|nios2_gen2_0|cpu|Equal0~0_combout ),
	.dataf(!\plat|nios2_gen2_0|cpu|Equal0~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|D_ctrl_retaddr~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|D_ctrl_retaddr~0 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|D_ctrl_retaddr~0 .lut_mask = 64'hFF00FF7FFFFFFFFF;
defparam \plat|nios2_gen2_0|cpu|D_ctrl_retaddr~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y4_N19
dffeas \plat|nios2_gen2_0|cpu|R_ctrl_retaddr (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|D_ctrl_retaddr~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|R_ctrl_retaddr~q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|R_ctrl_retaddr .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|R_ctrl_retaddr .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y4_N39
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|R_src1~0 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|R_src1~0_combout  = ( \plat|nios2_gen2_0|cpu|R_valid~q  & ( \plat|nios2_gen2_0|cpu|R_ctrl_br~q  & ( (\plat|nios2_gen2_0|cpu|E_valid_from_R~q ) # (\plat|nios2_gen2_0|cpu|R_ctrl_retaddr~q ) ) ) ) # ( !\plat|nios2_gen2_0|cpu|R_valid~q  
// & ( \plat|nios2_gen2_0|cpu|R_ctrl_br~q  & ( \plat|nios2_gen2_0|cpu|E_valid_from_R~q  ) ) ) # ( \plat|nios2_gen2_0|cpu|R_valid~q  & ( !\plat|nios2_gen2_0|cpu|R_ctrl_br~q  & ( \plat|nios2_gen2_0|cpu|R_ctrl_retaddr~q  ) ) )

	.dataa(gnd),
	.datab(!\plat|nios2_gen2_0|cpu|R_ctrl_retaddr~q ),
	.datac(!\plat|nios2_gen2_0|cpu|E_valid_from_R~q ),
	.datad(gnd),
	.datae(!\plat|nios2_gen2_0|cpu|R_valid~q ),
	.dataf(!\plat|nios2_gen2_0|cpu|R_ctrl_br~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|R_src1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|R_src1~0 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|R_src1~0 .lut_mask = 64'h000033330F0F3F3F;
defparam \plat|nios2_gen2_0|cpu|R_src1~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y7_N30
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|R_src1[9]~5 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|R_src1[9]~5_combout  = ( \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [9] & ( (!\plat|nios2_gen2_0|cpu|R_src1~0_combout  & ((!\plat|nios2_gen2_0|cpu|R_src1~1_combout ) # 
// ((\plat|nios2_gen2_0|cpu|D_iw [13])))) # (\plat|nios2_gen2_0|cpu|R_src1~0_combout  & (((\plat|nios2_gen2_0|cpu|Add0~13_sumout )))) ) ) # ( !\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [9] & ( 
// (!\plat|nios2_gen2_0|cpu|R_src1~0_combout  & (\plat|nios2_gen2_0|cpu|R_src1~1_combout  & (\plat|nios2_gen2_0|cpu|D_iw [13]))) # (\plat|nios2_gen2_0|cpu|R_src1~0_combout  & (((\plat|nios2_gen2_0|cpu|Add0~13_sumout )))) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|R_src1~0_combout ),
	.datab(!\plat|nios2_gen2_0|cpu|R_src1~1_combout ),
	.datac(!\plat|nios2_gen2_0|cpu|D_iw [13]),
	.datad(!\plat|nios2_gen2_0|cpu|Add0~13_sumout ),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|R_src1[9]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|R_src1[9]~5 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|R_src1[9]~5 .lut_mask = 64'h025702578ADF8ADF;
defparam \plat|nios2_gen2_0|cpu|R_src1[9]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y7_N31
dffeas \plat|nios2_gen2_0|cpu|E_src1[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|R_src1[9]~5_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_src1 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_src1[9] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_src1[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y3_N30
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|F_pc[7]~feeder (
// Equation(s):
// \plat|nios2_gen2_0|cpu|F_pc[7]~feeder_combout  = ( \plat|nios2_gen2_0|cpu|Add2~21_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|Add2~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|F_pc[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|F_pc[7]~feeder .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|F_pc[7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \plat|nios2_gen2_0|cpu|F_pc[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y3_N31
dffeas \plat|nios2_gen2_0|cpu|F_pc[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|F_pc[7]~feeder_combout ),
	.asdata(\plat|nios2_gen2_0|cpu|Add0~13_sumout ),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|nios2_gen2_0|cpu|F_pc_sel_nxt.10~0_combout ),
	.sload(\plat|nios2_gen2_0|cpu|F_pc_sel_nxt.10~1_combout ),
	.ena(\plat|nios2_gen2_0|cpu|W_valid~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|F_pc [7]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|F_pc[7] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|F_pc[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y4_N33
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|F_iw~0 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|F_iw~0_combout  = ( \plat|rom_0|the_altsyncram|auto_generated|q_a [1] ) # ( !\plat|rom_0|the_altsyncram|auto_generated|q_a [1] & ( \plat|nios2_gen2_0|cpu|intr_req~combout  ) )

	.dataa(!\plat|nios2_gen2_0|cpu|intr_req~combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|rom_0|the_altsyncram|auto_generated|q_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|F_iw~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|F_iw~0 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|F_iw~0 .lut_mask = 64'h55555555FFFFFFFF;
defparam \plat|nios2_gen2_0|cpu|F_iw~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y4_N34
dffeas \plat|nios2_gen2_0|cpu|D_iw[1]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|F_iw~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\plat|nios2_gen2_0|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|D_iw[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|D_iw[1]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|D_iw[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y4_N30
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|D_ctrl_jmp_direct~0 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|D_ctrl_jmp_direct~0_combout  = ( !\plat|nios2_gen2_0|cpu|D_iw [4] & ( !\plat|nios2_gen2_0|cpu|D_iw[1]~DUPLICATE_q  & ( (!\plat|nios2_gen2_0|cpu|D_iw [5] & (!\plat|nios2_gen2_0|cpu|D_iw[3]~DUPLICATE_q  & !\plat|nios2_gen2_0|cpu|D_iw 
// [2])) ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|D_iw [5]),
	.datab(!\plat|nios2_gen2_0|cpu|D_iw[3]~DUPLICATE_q ),
	.datac(!\plat|nios2_gen2_0|cpu|D_iw [2]),
	.datad(gnd),
	.datae(!\plat|nios2_gen2_0|cpu|D_iw [4]),
	.dataf(!\plat|nios2_gen2_0|cpu|D_iw[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|D_ctrl_jmp_direct~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|D_ctrl_jmp_direct~0 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|D_ctrl_jmp_direct~0 .lut_mask = 64'h8080000000000000;
defparam \plat|nios2_gen2_0|cpu|D_ctrl_jmp_direct~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y4_N32
dffeas \plat|nios2_gen2_0|cpu|R_ctrl_jmp_direct (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|D_ctrl_jmp_direct~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|R_ctrl_jmp_direct~q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|R_ctrl_jmp_direct .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|R_ctrl_jmp_direct .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y4_N15
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|R_src1~1 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|R_src1~1_combout  = ( \plat|nios2_gen2_0|cpu|E_valid_from_R~q  & ( \plat|nios2_gen2_0|cpu|R_ctrl_jmp_direct~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|nios2_gen2_0|cpu|R_ctrl_jmp_direct~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|E_valid_from_R~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|R_src1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|R_src1~1 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|R_src1~1 .lut_mask = 64'h000000000F0F0F0F;
defparam \plat|nios2_gen2_0|cpu|R_src1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y7_N12
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|R_src1[8]~6 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|R_src1[8]~6_combout  = ( \plat|nios2_gen2_0|cpu|D_iw [12] & ( \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [8] & ( (!\plat|nios2_gen2_0|cpu|R_src1~0_combout ) # 
// (\plat|nios2_gen2_0|cpu|Add0~17_sumout ) ) ) ) # ( !\plat|nios2_gen2_0|cpu|D_iw [12] & ( \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [8] & ( (!\plat|nios2_gen2_0|cpu|R_src1~0_combout  & 
// (!\plat|nios2_gen2_0|cpu|R_src1~1_combout )) # (\plat|nios2_gen2_0|cpu|R_src1~0_combout  & ((\plat|nios2_gen2_0|cpu|Add0~17_sumout ))) ) ) ) # ( \plat|nios2_gen2_0|cpu|D_iw [12] & ( 
// !\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [8] & ( (!\plat|nios2_gen2_0|cpu|R_src1~0_combout  & (\plat|nios2_gen2_0|cpu|R_src1~1_combout )) # (\plat|nios2_gen2_0|cpu|R_src1~0_combout  & 
// ((\plat|nios2_gen2_0|cpu|Add0~17_sumout ))) ) ) ) # ( !\plat|nios2_gen2_0|cpu|D_iw [12] & ( !\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [8] & ( (\plat|nios2_gen2_0|cpu|Add0~17_sumout  & 
// \plat|nios2_gen2_0|cpu|R_src1~0_combout ) ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|R_src1~1_combout ),
	.datab(!\plat|nios2_gen2_0|cpu|Add0~17_sumout ),
	.datac(gnd),
	.datad(!\plat|nios2_gen2_0|cpu|R_src1~0_combout ),
	.datae(!\plat|nios2_gen2_0|cpu|D_iw [12]),
	.dataf(!\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|R_src1[8]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|R_src1[8]~6 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|R_src1[8]~6 .lut_mask = 64'h00335533AA33FF33;
defparam \plat|nios2_gen2_0|cpu|R_src1[8]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y7_N14
dffeas \plat|nios2_gen2_0|cpu|E_src1[8]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|R_src1[8]~6_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_src1[8]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_src1[8]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_src1[8]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y3_N39
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|F_pc[6]~feeder (
// Equation(s):
// \plat|nios2_gen2_0|cpu|F_pc[6]~feeder_combout  = ( \plat|nios2_gen2_0|cpu|Add2~25_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|Add2~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|F_pc[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|F_pc[6]~feeder .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|F_pc[6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \plat|nios2_gen2_0|cpu|F_pc[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y3_N40
dffeas \plat|nios2_gen2_0|cpu|F_pc[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|F_pc[6]~feeder_combout ),
	.asdata(\plat|nios2_gen2_0|cpu|Add0~17_sumout ),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|nios2_gen2_0|cpu|F_pc_sel_nxt.10~0_combout ),
	.sload(\plat|nios2_gen2_0|cpu|F_pc_sel_nxt.10~1_combout ),
	.ena(\plat|nios2_gen2_0|cpu|W_valid~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|F_pc [6]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|F_pc[6] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|F_pc[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y3_N15
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|F_iw~4 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|F_iw~4_combout  = ( \plat|rom_0|the_altsyncram|auto_generated|q_a [13] ) # ( !\plat|rom_0|the_altsyncram|auto_generated|q_a [13] & ( \plat|nios2_gen2_0|cpu|intr_req~combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|nios2_gen2_0|cpu|intr_req~combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|rom_0|the_altsyncram|auto_generated|q_a [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|F_iw~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|F_iw~4 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|F_iw~4 .lut_mask = 64'h0F0F0F0FFFFFFFFF;
defparam \plat|nios2_gen2_0|cpu|F_iw~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y3_N17
dffeas \plat|nios2_gen2_0|cpu|D_iw[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|F_iw~4_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\plat|nios2_gen2_0|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|D_iw [13]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|D_iw[13] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|D_iw[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y6_N21
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_src2[7]~feeder (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_src2[7]~feeder_combout  = \plat|nios2_gen2_0|cpu|D_iw [13]

	.dataa(!\plat|nios2_gen2_0|cpu|D_iw [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_src2[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_src2[7]~feeder .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_src2[7]~feeder .lut_mask = 64'h5555555555555555;
defparam \plat|nios2_gen2_0|cpu|E_src2[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y6_N23
dffeas \plat|nios2_gen2_0|cpu|E_src2[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|E_src2[7]~feeder_combout ),
	.asdata(\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [7]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|nios2_gen2_0|cpu|E_src2[6]~0_combout ),
	.sload(!\plat|nios2_gen2_0|cpu|R_src2_use_imm~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_src2 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_src2[7] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_src2[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y3_N36
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|F_pc[5]~feeder (
// Equation(s):
// \plat|nios2_gen2_0|cpu|F_pc[5]~feeder_combout  = ( \plat|nios2_gen2_0|cpu|Add2~37_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|Add2~37_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|F_pc[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|F_pc[5]~feeder .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|F_pc[5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \plat|nios2_gen2_0|cpu|F_pc[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y3_N38
dffeas \plat|nios2_gen2_0|cpu|F_pc[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|F_pc[5]~feeder_combout ),
	.asdata(\plat|nios2_gen2_0|cpu|Add0~29_sumout ),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|nios2_gen2_0|cpu|F_pc_sel_nxt.10~0_combout ),
	.sload(\plat|nios2_gen2_0|cpu|F_pc_sel_nxt.10~1_combout ),
	.ena(\plat|nios2_gen2_0|cpu|W_valid~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|F_pc [5]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|F_pc[5] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|F_pc[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y3_N6
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|D_iw[12]~feeder (
// Equation(s):
// \plat|nios2_gen2_0|cpu|D_iw[12]~feeder_combout  = ( \plat|rom_0|the_altsyncram|auto_generated|q_a [12] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|rom_0|the_altsyncram|auto_generated|q_a [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|D_iw[12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|D_iw[12]~feeder .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|D_iw[12]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \plat|nios2_gen2_0|cpu|D_iw[12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y3_N8
dffeas \plat|nios2_gen2_0|cpu|D_iw[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|D_iw[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|nios2_gen2_0|cpu|intr_req~combout ),
	.sload(gnd),
	.ena(\plat|nios2_gen2_0|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|D_iw [12]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|D_iw[12] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|D_iw[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y6_N54
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_src2[6]~feeder (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_src2[6]~feeder_combout  = ( \plat|nios2_gen2_0|cpu|D_iw [12] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|D_iw [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_src2[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_src2[6]~feeder .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_src2[6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \plat|nios2_gen2_0|cpu|E_src2[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y6_N56
dffeas \plat|nios2_gen2_0|cpu|E_src2[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|E_src2[6]~feeder_combout ),
	.asdata(\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [6]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|nios2_gen2_0|cpu|E_src2[6]~0_combout ),
	.sload(!\plat|nios2_gen2_0|cpu|R_src2_use_imm~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_src2 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_src2[6] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_src2[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y3_N42
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|F_pc[4]~feeder (
// Equation(s):
// \plat|nios2_gen2_0|cpu|F_pc[4]~feeder_combout  = ( \plat|nios2_gen2_0|cpu|Add2~29_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|Add2~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|F_pc[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|F_pc[4]~feeder .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|F_pc[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \plat|nios2_gen2_0|cpu|F_pc[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y3_N43
dffeas \plat|nios2_gen2_0|cpu|F_pc[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|F_pc[4]~feeder_combout ),
	.asdata(\plat|nios2_gen2_0|cpu|Add0~21_sumout ),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|nios2_gen2_0|cpu|F_pc_sel_nxt.10~0_combout ),
	.sload(\plat|nios2_gen2_0|cpu|F_pc_sel_nxt.10~1_combout ),
	.ena(\plat|nios2_gen2_0|cpu|W_valid~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|F_pc [4]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|F_pc[4] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|F_pc[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y4_N44
dffeas \plat|nios2_gen2_0|cpu|D_iw[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|rom_0|the_altsyncram|auto_generated|q_a [2]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|nios2_gen2_0|cpu|intr_req~combout ),
	.sload(vcc),
	.ena(\plat|nios2_gen2_0|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|D_iw [2]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|D_iw[2] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|D_iw[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y7_N9
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|R_ctrl_br_nxt~1 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|R_ctrl_br_nxt~1_combout  = (\plat|nios2_gen2_0|cpu|D_iw [2] & \plat|nios2_gen2_0|cpu|D_iw[1]~DUPLICATE_q )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|nios2_gen2_0|cpu|D_iw [2]),
	.datad(!\plat|nios2_gen2_0|cpu|D_iw[1]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|R_ctrl_br_nxt~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|R_ctrl_br_nxt~1 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|R_ctrl_br_nxt~1 .lut_mask = 64'h000F000F000F000F;
defparam \plat|nios2_gen2_0|cpu|R_ctrl_br_nxt~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y7_N0
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|R_ctrl_br_nxt~2 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|R_ctrl_br_nxt~2_combout  = ( \plat|nios2_gen2_0|cpu|R_ctrl_br_nxt~1_combout  & ( \plat|nios2_gen2_0|cpu|R_ctrl_br_nxt~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\plat|nios2_gen2_0|cpu|R_ctrl_br_nxt~0_combout ),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|R_ctrl_br_nxt~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|R_ctrl_br_nxt~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|R_ctrl_br_nxt~2 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|R_ctrl_br_nxt~2 .lut_mask = 64'h0000000000FF00FF;
defparam \plat|nios2_gen2_0|cpu|R_ctrl_br_nxt~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y7_N53
dffeas \plat|nios2_gen2_0|cpu|R_ctrl_br (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|nios2_gen2_0|cpu|R_ctrl_br_nxt~2_combout ),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|R_ctrl_br~q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|R_ctrl_br .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|R_ctrl_br .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y3_N21
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|Equal62~9 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|Equal62~9_combout  = ( \plat|nios2_gen2_0|cpu|D_iw [13] & ( !\plat|nios2_gen2_0|cpu|D_iw[12]~DUPLICATE_q  & ( (!\plat|nios2_gen2_0|cpu|D_iw[16]~DUPLICATE_q  & (\plat|nios2_gen2_0|cpu|D_iw[11]~DUPLICATE_q  & 
// (\plat|nios2_gen2_0|cpu|D_iw [15] & \plat|nios2_gen2_0|cpu|D_iw [14]))) ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|D_iw[16]~DUPLICATE_q ),
	.datab(!\plat|nios2_gen2_0|cpu|D_iw[11]~DUPLICATE_q ),
	.datac(!\plat|nios2_gen2_0|cpu|D_iw [15]),
	.datad(!\plat|nios2_gen2_0|cpu|D_iw [14]),
	.datae(!\plat|nios2_gen2_0|cpu|D_iw [13]),
	.dataf(!\plat|nios2_gen2_0|cpu|D_iw[12]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|Equal62~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|Equal62~9 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|Equal62~9 .lut_mask = 64'h0000000200000000;
defparam \plat|nios2_gen2_0|cpu|Equal62~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y3_N39
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|D_ctrl_uncond_cti_non_br~0 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|D_ctrl_uncond_cti_non_br~0_combout  = ( \plat|nios2_gen2_0|cpu|Equal62~12_combout  & ( \plat|nios2_gen2_0|cpu|Equal0~0_combout  ) ) # ( !\plat|nios2_gen2_0|cpu|Equal62~12_combout  & ( (\plat|nios2_gen2_0|cpu|Equal0~0_combout  & 
// ((\plat|nios2_gen2_0|cpu|Equal62~9_combout ) # (\plat|nios2_gen2_0|cpu|Equal62~11_combout ))) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|Equal62~11_combout ),
	.datab(!\plat|nios2_gen2_0|cpu|Equal0~0_combout ),
	.datac(gnd),
	.datad(!\plat|nios2_gen2_0|cpu|Equal62~9_combout ),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|Equal62~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|D_ctrl_uncond_cti_non_br~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|D_ctrl_uncond_cti_non_br~0 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|D_ctrl_uncond_cti_non_br~0 .lut_mask = 64'h1133113333333333;
defparam \plat|nios2_gen2_0|cpu|D_ctrl_uncond_cti_non_br~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y4_N18
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|D_ctrl_uncond_cti_non_br~1 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|D_ctrl_uncond_cti_non_br~1_combout  = ( \plat|nios2_gen2_0|cpu|D_op_eret~combout  ) # ( !\plat|nios2_gen2_0|cpu|D_op_eret~combout  & ( ((\plat|nios2_gen2_0|cpu|D_ctrl_jmp_direct~0_combout ) # 
// (\plat|nios2_gen2_0|cpu|D_op_bret~combout )) # (\plat|nios2_gen2_0|cpu|D_ctrl_uncond_cti_non_br~0_combout ) ) )

	.dataa(gnd),
	.datab(!\plat|nios2_gen2_0|cpu|D_ctrl_uncond_cti_non_br~0_combout ),
	.datac(!\plat|nios2_gen2_0|cpu|D_op_bret~combout ),
	.datad(!\plat|nios2_gen2_0|cpu|D_ctrl_jmp_direct~0_combout ),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|D_op_eret~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|D_ctrl_uncond_cti_non_br~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|D_ctrl_uncond_cti_non_br~1 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|D_ctrl_uncond_cti_non_br~1 .lut_mask = 64'h3FFF3FFFFFFFFFFF;
defparam \plat|nios2_gen2_0|cpu|D_ctrl_uncond_cti_non_br~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y4_N19
dffeas \plat|nios2_gen2_0|cpu|R_ctrl_uncond_cti_non_br (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|D_ctrl_uncond_cti_non_br~1_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|R_ctrl_uncond_cti_non_br~q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|R_ctrl_uncond_cti_non_br .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|R_ctrl_uncond_cti_non_br .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y5_N24
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|Equal0~3 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|Equal0~3_combout  = ( !\plat|nios2_gen2_0|cpu|D_iw [4] & ( \plat|nios2_gen2_0|cpu|D_iw [2] & ( (!\plat|nios2_gen2_0|cpu|D_iw[3]~DUPLICATE_q  & (!\plat|nios2_gen2_0|cpu|D_iw[5]~DUPLICATE_q  & 
// (\plat|nios2_gen2_0|cpu|D_iw[1]~DUPLICATE_q  & !\plat|nios2_gen2_0|cpu|D_iw [0]))) ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|D_iw[3]~DUPLICATE_q ),
	.datab(!\plat|nios2_gen2_0|cpu|D_iw[5]~DUPLICATE_q ),
	.datac(!\plat|nios2_gen2_0|cpu|D_iw[1]~DUPLICATE_q ),
	.datad(!\plat|nios2_gen2_0|cpu|D_iw [0]),
	.datae(!\plat|nios2_gen2_0|cpu|D_iw [4]),
	.dataf(!\plat|nios2_gen2_0|cpu|D_iw [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|Equal0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|Equal0~3 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|Equal0~3 .lut_mask = 64'h0000000008000000;
defparam \plat|nios2_gen2_0|cpu|Equal0~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y5_N25
dffeas \plat|nios2_gen2_0|cpu|R_ctrl_br_uncond (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|Equal0~3_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|R_ctrl_br_uncond~q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|R_ctrl_br_uncond .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|R_ctrl_br_uncond .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y4_N21
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|F_pc_sel_nxt~0 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|F_pc_sel_nxt~0_combout  = ( \plat|nios2_gen2_0|cpu|W_cmp_result~q  & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_br~q  & (!\plat|nios2_gen2_0|cpu|R_ctrl_uncond_cti_non_br~q  & !\plat|nios2_gen2_0|cpu|R_ctrl_br_uncond~q )) ) ) # ( 
// !\plat|nios2_gen2_0|cpu|W_cmp_result~q  & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_uncond_cti_non_br~q  & !\plat|nios2_gen2_0|cpu|R_ctrl_br_uncond~q ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|R_ctrl_br~q ),
	.datab(gnd),
	.datac(!\plat|nios2_gen2_0|cpu|R_ctrl_uncond_cti_non_br~q ),
	.datad(!\plat|nios2_gen2_0|cpu|R_ctrl_br_uncond~q ),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|W_cmp_result~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|F_pc_sel_nxt~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|F_pc_sel_nxt~0 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|F_pc_sel_nxt~0 .lut_mask = 64'hF000F000A000A000;
defparam \plat|nios2_gen2_0|cpu|F_pc_sel_nxt~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y4_N42
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|F_pc[3]~0 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|F_pc[3]~0_combout  = ( \plat|nios2_gen2_0|cpu|F_pc [3] & ( \plat|nios2_gen2_0|cpu|Add2~5_sumout  & ( (!\plat|nios2_gen2_0|cpu|F_pc_sel_nxt~0_combout ) # (((!\plat|nios2_gen2_0|cpu|W_valid~q ) # 
// (\plat|nios2_gen2_0|cpu|F_pc_sel_nxt.10~0_combout )) # (\plat|nios2_gen2_0|cpu|Add0~5_sumout )) ) ) ) # ( !\plat|nios2_gen2_0|cpu|F_pc [3] & ( \plat|nios2_gen2_0|cpu|Add2~5_sumout  & ( (\plat|nios2_gen2_0|cpu|W_valid~q  & 
// ((!\plat|nios2_gen2_0|cpu|F_pc_sel_nxt~0_combout ) # ((\plat|nios2_gen2_0|cpu|F_pc_sel_nxt.10~0_combout ) # (\plat|nios2_gen2_0|cpu|Add0~5_sumout )))) ) ) ) # ( \plat|nios2_gen2_0|cpu|F_pc [3] & ( !\plat|nios2_gen2_0|cpu|Add2~5_sumout  & ( 
// (!\plat|nios2_gen2_0|cpu|W_valid~q ) # (((\plat|nios2_gen2_0|cpu|F_pc_sel_nxt~0_combout  & \plat|nios2_gen2_0|cpu|Add0~5_sumout )) # (\plat|nios2_gen2_0|cpu|F_pc_sel_nxt.10~0_combout )) ) ) ) # ( !\plat|nios2_gen2_0|cpu|F_pc [3] & ( 
// !\plat|nios2_gen2_0|cpu|Add2~5_sumout  & ( (\plat|nios2_gen2_0|cpu|W_valid~q  & (((\plat|nios2_gen2_0|cpu|F_pc_sel_nxt~0_combout  & \plat|nios2_gen2_0|cpu|Add0~5_sumout )) # (\plat|nios2_gen2_0|cpu|F_pc_sel_nxt.10~0_combout ))) ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|F_pc_sel_nxt~0_combout ),
	.datab(!\plat|nios2_gen2_0|cpu|Add0~5_sumout ),
	.datac(!\plat|nios2_gen2_0|cpu|W_valid~q ),
	.datad(!\plat|nios2_gen2_0|cpu|F_pc_sel_nxt.10~0_combout ),
	.datae(!\plat|nios2_gen2_0|cpu|F_pc [3]),
	.dataf(!\plat|nios2_gen2_0|cpu|Add2~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|F_pc[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|F_pc[3]~0 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|F_pc[3]~0 .lut_mask = 64'h010FF1FF0B0FFBFF;
defparam \plat|nios2_gen2_0|cpu|F_pc[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y4_N43
dffeas \plat|nios2_gen2_0|cpu|F_pc[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|F_pc[3]~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|F_pc [3]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|F_pc[3] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|F_pc[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y4_N30
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|F_iw~8 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|F_iw~8_combout  = ( \plat|rom_0|the_altsyncram|auto_generated|q_a [5] ) # ( !\plat|rom_0|the_altsyncram|auto_generated|q_a [5] & ( \plat|nios2_gen2_0|cpu|intr_req~combout  ) )

	.dataa(!\plat|nios2_gen2_0|cpu|intr_req~combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|rom_0|the_altsyncram|auto_generated|q_a [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|F_iw~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|F_iw~8 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|F_iw~8 .lut_mask = 64'h55555555FFFFFFFF;
defparam \plat|nios2_gen2_0|cpu|F_iw~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y4_N31
dffeas \plat|nios2_gen2_0|cpu|D_iw[5]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|F_iw~8_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\plat|nios2_gen2_0|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|D_iw[5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|D_iw[5]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|D_iw[5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y4_N12
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|D_ctrl_hi_imm16~0 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|D_ctrl_hi_imm16~0_combout  = ( !\plat|nios2_gen2_0|cpu|D_iw[1]~DUPLICATE_q  & ( \plat|nios2_gen2_0|cpu|D_iw[3]~DUPLICATE_q  & ( (\plat|nios2_gen2_0|cpu|D_iw[5]~DUPLICATE_q  & (\plat|nios2_gen2_0|cpu|D_iw [2] & 
// !\plat|nios2_gen2_0|cpu|D_iw [0])) ) ) ) # ( !\plat|nios2_gen2_0|cpu|D_iw[1]~DUPLICATE_q  & ( !\plat|nios2_gen2_0|cpu|D_iw[3]~DUPLICATE_q  & ( (\plat|nios2_gen2_0|cpu|D_iw[5]~DUPLICATE_q  & (\plat|nios2_gen2_0|cpu|D_iw [2] & (!\plat|nios2_gen2_0|cpu|D_iw 
// [0] & \plat|nios2_gen2_0|cpu|D_iw [4]))) ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|D_iw[5]~DUPLICATE_q ),
	.datab(!\plat|nios2_gen2_0|cpu|D_iw [2]),
	.datac(!\plat|nios2_gen2_0|cpu|D_iw [0]),
	.datad(!\plat|nios2_gen2_0|cpu|D_iw [4]),
	.datae(!\plat|nios2_gen2_0|cpu|D_iw[1]~DUPLICATE_q ),
	.dataf(!\plat|nios2_gen2_0|cpu|D_iw[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|D_ctrl_hi_imm16~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|D_ctrl_hi_imm16~0 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|D_ctrl_hi_imm16~0 .lut_mask = 64'h0010000010100000;
defparam \plat|nios2_gen2_0|cpu|D_ctrl_hi_imm16~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y4_N13
dffeas \plat|nios2_gen2_0|cpu|R_ctrl_hi_imm16 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|D_ctrl_hi_imm16~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|R_ctrl_hi_imm16 .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|R_ctrl_hi_imm16 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y7_N54
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|R_src2_lo[4]~1 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|R_src2_lo[4]~1_combout  = ( !\plat|nios2_gen2_0|cpu|R_ctrl_force_src2_zero~q  & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q  & ((!\plat|nios2_gen2_0|cpu|R_src2_lo~0_combout  & (\plat|nios2_gen2_0|cpu|D_iw [10])) # 
// (\plat|nios2_gen2_0|cpu|R_src2_lo~0_combout  & ((\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [4]))))) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|R_src2_lo~0_combout ),
	.datab(!\plat|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q ),
	.datac(!\plat|nios2_gen2_0|cpu|D_iw [10]),
	.datad(!\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [4]),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|R_ctrl_force_src2_zero~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|R_src2_lo[4]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|R_src2_lo[4]~1 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|R_src2_lo[4]~1 .lut_mask = 64'h084C084C00000000;
defparam \plat|nios2_gen2_0|cpu|R_src2_lo[4]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y7_N55
dffeas \plat|nios2_gen2_0|cpu|E_src2[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|R_src2_lo[4]~1_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_src2 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_src2[4] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_src2[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y3_N45
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|F_pc[2]~feeder (
// Equation(s):
// \plat|nios2_gen2_0|cpu|F_pc[2]~feeder_combout  = \plat|nios2_gen2_0|cpu|Add2~1_sumout 

	.dataa(!\plat|nios2_gen2_0|cpu|Add2~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|F_pc[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|F_pc[2]~feeder .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|F_pc[2]~feeder .lut_mask = 64'h5555555555555555;
defparam \plat|nios2_gen2_0|cpu|F_pc[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y3_N47
dffeas \plat|nios2_gen2_0|cpu|F_pc[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|F_pc[2]~feeder_combout ),
	.asdata(\plat|nios2_gen2_0|cpu|Add0~1_sumout ),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|nios2_gen2_0|cpu|F_pc_sel_nxt.10~0_combout ),
	.sload(\plat|nios2_gen2_0|cpu|F_pc_sel_nxt.10~1_combout ),
	.ena(\plat|nios2_gen2_0|cpu|W_valid~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|F_pc [2]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|F_pc[2] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|F_pc[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y3_N21
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|F_iw~5 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|F_iw~5_combout  = ( \plat|rom_0|the_altsyncram|auto_generated|q_a [14] ) # ( !\plat|rom_0|the_altsyncram|auto_generated|q_a [14] & ( \plat|nios2_gen2_0|cpu|intr_req~combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|nios2_gen2_0|cpu|intr_req~combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|rom_0|the_altsyncram|auto_generated|q_a [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|F_iw~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|F_iw~5 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|F_iw~5 .lut_mask = 64'h0F0F0F0FFFFFFFFF;
defparam \plat|nios2_gen2_0|cpu|F_iw~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y3_N22
dffeas \plat|nios2_gen2_0|cpu|D_iw[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|F_iw~5_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\plat|nios2_gen2_0|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|D_iw [14]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|D_iw[14] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|D_iw[14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y8_N30
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|D_ctrl_src_imm5_shift_rot~0 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|D_ctrl_src_imm5_shift_rot~0_combout  = ( !\plat|nios2_gen2_0|cpu|D_iw[11]~DUPLICATE_q  & ( (!\plat|nios2_gen2_0|cpu|D_iw [14] & ((!\plat|nios2_gen2_0|cpu|D_iw[16]~DUPLICATE_q ))) # (\plat|nios2_gen2_0|cpu|D_iw [14] & 
// (\plat|nios2_gen2_0|cpu|D_iw [15])) ) )

	.dataa(gnd),
	.datab(!\plat|nios2_gen2_0|cpu|D_iw [14]),
	.datac(!\plat|nios2_gen2_0|cpu|D_iw [15]),
	.datad(!\plat|nios2_gen2_0|cpu|D_iw[16]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|D_iw[11]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|D_ctrl_src_imm5_shift_rot~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|D_ctrl_src_imm5_shift_rot~0 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|D_ctrl_src_imm5_shift_rot~0 .lut_mask = 64'hCF03CF0300000000;
defparam \plat|nios2_gen2_0|cpu|D_ctrl_src_imm5_shift_rot~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y8_N12
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|D_ctrl_src_imm5_shift_rot~1 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|D_ctrl_src_imm5_shift_rot~1_combout  = ( \plat|nios2_gen2_0|cpu|Equal0~0_combout  & ( !\plat|nios2_gen2_0|cpu|D_iw[13]~DUPLICATE_q  & ( (\plat|nios2_gen2_0|cpu|D_ctrl_src_imm5_shift_rot~0_combout  & \plat|nios2_gen2_0|cpu|D_iw [12]) 
// ) ) )

	.dataa(gnd),
	.datab(!\plat|nios2_gen2_0|cpu|D_ctrl_src_imm5_shift_rot~0_combout ),
	.datac(!\plat|nios2_gen2_0|cpu|D_iw [12]),
	.datad(gnd),
	.datae(!\plat|nios2_gen2_0|cpu|Equal0~0_combout ),
	.dataf(!\plat|nios2_gen2_0|cpu|D_iw[13]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|D_ctrl_src_imm5_shift_rot~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|D_ctrl_src_imm5_shift_rot~1 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|D_ctrl_src_imm5_shift_rot~1 .lut_mask = 64'h0000030300000000;
defparam \plat|nios2_gen2_0|cpu|D_ctrl_src_imm5_shift_rot~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y8_N13
dffeas \plat|nios2_gen2_0|cpu|R_ctrl_src_imm5_shift_rot (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|D_ctrl_src_imm5_shift_rot~1_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|R_ctrl_src_imm5_shift_rot~q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|R_ctrl_src_imm5_shift_rot .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|R_ctrl_src_imm5_shift_rot .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y7_N24
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|R_src2_lo~0 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|R_src2_lo~0_combout  = ( !\plat|nios2_gen2_0|cpu|R_src2_use_imm~q  & ( !\plat|nios2_gen2_0|cpu|R_ctrl_src_imm5_shift_rot~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\plat|nios2_gen2_0|cpu|R_ctrl_src_imm5_shift_rot~q ),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|R_src2_use_imm~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|R_src2_lo~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|R_src2_lo~0 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|R_src2_lo~0 .lut_mask = 64'hFF00FF0000000000;
defparam \plat|nios2_gen2_0|cpu|R_src2_lo~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y7_N45
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|R_src2_lo[3]~3 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|R_src2_lo[3]~3_combout  = ( \plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [3] & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_force_src2_zero~q  & (!\plat|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q  
// & ((\plat|nios2_gen2_0|cpu|D_iw[9]~DUPLICATE_q ) # (\plat|nios2_gen2_0|cpu|R_src2_lo~0_combout )))) ) ) # ( !\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [3] & ( 
// (!\plat|nios2_gen2_0|cpu|R_src2_lo~0_combout  & (!\plat|nios2_gen2_0|cpu|R_ctrl_force_src2_zero~q  & (\plat|nios2_gen2_0|cpu|D_iw[9]~DUPLICATE_q  & !\plat|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q ))) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|R_src2_lo~0_combout ),
	.datab(!\plat|nios2_gen2_0|cpu|R_ctrl_force_src2_zero~q ),
	.datac(!\plat|nios2_gen2_0|cpu|D_iw[9]~DUPLICATE_q ),
	.datad(!\plat|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q ),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|R_src2_lo[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|R_src2_lo[3]~3 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|R_src2_lo[3]~3 .lut_mask = 64'h080008004C004C00;
defparam \plat|nios2_gen2_0|cpu|R_src2_lo[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y7_N46
dffeas \plat|nios2_gen2_0|cpu|E_src2[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|R_src2_lo[3]~3_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_src2 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_src2[3] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_src2[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y3_N57
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|F_pc[1]~feeder (
// Equation(s):
// \plat|nios2_gen2_0|cpu|F_pc[1]~feeder_combout  = ( \plat|nios2_gen2_0|cpu|Add2~45_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|Add2~45_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|F_pc[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|F_pc[1]~feeder .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|F_pc[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \plat|nios2_gen2_0|cpu|F_pc[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y3_N59
dffeas \plat|nios2_gen2_0|cpu|F_pc[1]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|F_pc[1]~feeder_combout ),
	.asdata(\plat|nios2_gen2_0|cpu|Add0~37_sumout ),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|nios2_gen2_0|cpu|F_pc_sel_nxt.10~0_combout ),
	.sload(\plat|nios2_gen2_0|cpu|F_pc_sel_nxt.10~1_combout ),
	.ena(\plat|nios2_gen2_0|cpu|W_valid~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|F_pc[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|F_pc[1]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|F_pc[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y4_N47
dffeas \plat|nios2_gen2_0|cpu|D_iw[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|rom_0|the_altsyncram|auto_generated|q_a [0]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|nios2_gen2_0|cpu|intr_req~combout ),
	.sload(vcc),
	.ena(\plat|nios2_gen2_0|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|D_iw [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|D_iw[0] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|D_iw[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y7_N39
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|D_ctrl_alu_subtract~0 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|D_ctrl_alu_subtract~0_combout  = ( \plat|nios2_gen2_0|cpu|D_iw [1] & ( !\plat|nios2_gen2_0|cpu|D_iw[3]~DUPLICATE_q  & ( (!\plat|nios2_gen2_0|cpu|D_iw [0] & (\plat|nios2_gen2_0|cpu|D_iw [2] & \plat|nios2_gen2_0|cpu|D_iw [4])) ) ) ) # 
// ( !\plat|nios2_gen2_0|cpu|D_iw [1] & ( !\plat|nios2_gen2_0|cpu|D_iw[3]~DUPLICATE_q  & ( (!\plat|nios2_gen2_0|cpu|D_iw [0] & (!\plat|nios2_gen2_0|cpu|D_iw [2] & \plat|nios2_gen2_0|cpu|D_iw [4])) ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|D_iw [0]),
	.datab(!\plat|nios2_gen2_0|cpu|D_iw [2]),
	.datac(!\plat|nios2_gen2_0|cpu|D_iw [4]),
	.datad(gnd),
	.datae(!\plat|nios2_gen2_0|cpu|D_iw [1]),
	.dataf(!\plat|nios2_gen2_0|cpu|D_iw[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|D_ctrl_alu_subtract~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|D_ctrl_alu_subtract~0 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|D_ctrl_alu_subtract~0 .lut_mask = 64'h0808020200000000;
defparam \plat|nios2_gen2_0|cpu|D_ctrl_alu_subtract~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y6_N30
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|D_ctrl_alu_subtract~1 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|D_ctrl_alu_subtract~1_combout  = ( \plat|nios2_gen2_0|cpu|D_iw[11]~DUPLICATE_q  & ( !\plat|nios2_gen2_0|cpu|D_iw [12] & ( (\plat|nios2_gen2_0|cpu|D_iw [15] & (\plat|nios2_gen2_0|cpu|D_iw [14] & (!\plat|nios2_gen2_0|cpu|D_iw [13] & 
// \plat|nios2_gen2_0|cpu|D_iw[16]~DUPLICATE_q ))) ) ) ) # ( !\plat|nios2_gen2_0|cpu|D_iw[11]~DUPLICATE_q  & ( !\plat|nios2_gen2_0|cpu|D_iw [12] & ( (!\plat|nios2_gen2_0|cpu|D_iw [13] & (!\plat|nios2_gen2_0|cpu|D_iw [15] $ (!\plat|nios2_gen2_0|cpu|D_iw 
// [14]))) ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|D_iw [15]),
	.datab(!\plat|nios2_gen2_0|cpu|D_iw [14]),
	.datac(!\plat|nios2_gen2_0|cpu|D_iw [13]),
	.datad(!\plat|nios2_gen2_0|cpu|D_iw[16]~DUPLICATE_q ),
	.datae(!\plat|nios2_gen2_0|cpu|D_iw[11]~DUPLICATE_q ),
	.dataf(!\plat|nios2_gen2_0|cpu|D_iw [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|D_ctrl_alu_subtract~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|D_ctrl_alu_subtract~1 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|D_ctrl_alu_subtract~1 .lut_mask = 64'h6060001000000000;
defparam \plat|nios2_gen2_0|cpu|D_ctrl_alu_subtract~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y7_N27
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_alu_sub~0 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_alu_sub~0_combout  = ( \plat|nios2_gen2_0|cpu|D_ctrl_alu_subtract~2_combout  & ( \plat|nios2_gen2_0|cpu|D_ctrl_alu_subtract~1_combout  & ( \plat|nios2_gen2_0|cpu|R_valid~q  ) ) ) # ( 
// !\plat|nios2_gen2_0|cpu|D_ctrl_alu_subtract~2_combout  & ( \plat|nios2_gen2_0|cpu|D_ctrl_alu_subtract~1_combout  & ( (\plat|nios2_gen2_0|cpu|R_valid~q  & ((\plat|nios2_gen2_0|cpu|Equal0~0_combout ) # (\plat|nios2_gen2_0|cpu|D_ctrl_alu_subtract~0_combout 
// ))) ) ) ) # ( \plat|nios2_gen2_0|cpu|D_ctrl_alu_subtract~2_combout  & ( !\plat|nios2_gen2_0|cpu|D_ctrl_alu_subtract~1_combout  & ( \plat|nios2_gen2_0|cpu|R_valid~q  ) ) ) # ( !\plat|nios2_gen2_0|cpu|D_ctrl_alu_subtract~2_combout  & ( 
// !\plat|nios2_gen2_0|cpu|D_ctrl_alu_subtract~1_combout  & ( (\plat|nios2_gen2_0|cpu|D_ctrl_alu_subtract~0_combout  & \plat|nios2_gen2_0|cpu|R_valid~q ) ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|D_ctrl_alu_subtract~0_combout ),
	.datab(gnd),
	.datac(!\plat|nios2_gen2_0|cpu|R_valid~q ),
	.datad(!\plat|nios2_gen2_0|cpu|Equal0~0_combout ),
	.datae(!\plat|nios2_gen2_0|cpu|D_ctrl_alu_subtract~2_combout ),
	.dataf(!\plat|nios2_gen2_0|cpu|D_ctrl_alu_subtract~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_alu_sub~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_alu_sub~0 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_alu_sub~0 .lut_mask = 64'h05050F0F050F0F0F;
defparam \plat|nios2_gen2_0|cpu|E_alu_sub~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y7_N29
dffeas \plat|nios2_gen2_0|cpu|E_alu_sub~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|E_alu_sub~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|E_alu_sub~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_alu_sub~DUPLICATE .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|E_alu_sub~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y3_N54
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|F_pc[0]~feeder (
// Equation(s):
// \plat|nios2_gen2_0|cpu|F_pc[0]~feeder_combout  = ( \plat|nios2_gen2_0|cpu|Add2~41_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|Add2~41_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|F_pc[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|F_pc[0]~feeder .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|F_pc[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \plat|nios2_gen2_0|cpu|F_pc[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y3_N56
dffeas \plat|nios2_gen2_0|cpu|F_pc[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|F_pc[0]~feeder_combout ),
	.asdata(\plat|nios2_gen2_0|cpu|Add0~33_sumout ),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|nios2_gen2_0|cpu|F_pc_sel_nxt.10~0_combout ),
	.sload(\plat|nios2_gen2_0|cpu|F_pc_sel_nxt.10~1_combout ),
	.ena(\plat|nios2_gen2_0|cpu|W_valid~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|F_pc [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|F_pc[0] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|F_pc[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y4_N39
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|F_iw~1 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|F_iw~1_combout  = ( \plat|nios2_gen2_0|cpu|intr_req~combout  ) # ( !\plat|nios2_gen2_0|cpu|intr_req~combout  & ( \plat|rom_0|the_altsyncram|auto_generated|q_a [4] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\plat|rom_0|the_altsyncram|auto_generated|q_a [4]),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|intr_req~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|F_iw~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|F_iw~1 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|F_iw~1 .lut_mask = 64'h00FF00FFFFFFFFFF;
defparam \plat|nios2_gen2_0|cpu|F_iw~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y4_N41
dffeas \plat|nios2_gen2_0|cpu|D_iw[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|F_iw~1_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\plat|nios2_gen2_0|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|D_iw [4]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|D_iw[4] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|D_iw[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y2_N48
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|D_ctrl_logic~0 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|D_ctrl_logic~0_combout  = ( \plat|nios2_gen2_0|cpu|Equal0~0_combout  & ( (\plat|nios2_gen2_0|cpu|D_iw[13]~DUPLICATE_q  & (!\plat|nios2_gen2_0|cpu|D_iw[11]~DUPLICATE_q  & (\plat|nios2_gen2_0|cpu|D_iw[12]~DUPLICATE_q  & 
// !\plat|nios2_gen2_0|cpu|D_iw[16]~DUPLICATE_q ))) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|D_iw[13]~DUPLICATE_q ),
	.datab(!\plat|nios2_gen2_0|cpu|D_iw[11]~DUPLICATE_q ),
	.datac(!\plat|nios2_gen2_0|cpu|D_iw[12]~DUPLICATE_q ),
	.datad(!\plat|nios2_gen2_0|cpu|D_iw[16]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|D_ctrl_logic~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|D_ctrl_logic~0 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|D_ctrl_logic~0 .lut_mask = 64'h0000000004000400;
defparam \plat|nios2_gen2_0|cpu|D_ctrl_logic~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y4_N48
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|D_ctrl_logic~1 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|D_ctrl_logic~1_combout  = ( \plat|nios2_gen2_0|cpu|D_iw[1]~DUPLICATE_q  & ( \plat|nios2_gen2_0|cpu|D_iw[3]~DUPLICATE_q  & ( \plat|nios2_gen2_0|cpu|D_ctrl_logic~0_combout  ) ) ) # ( !\plat|nios2_gen2_0|cpu|D_iw[1]~DUPLICATE_q  & ( 
// \plat|nios2_gen2_0|cpu|D_iw[3]~DUPLICATE_q  & ( ((\plat|nios2_gen2_0|cpu|D_iw [2] & !\plat|nios2_gen2_0|cpu|D_iw [0])) # (\plat|nios2_gen2_0|cpu|D_ctrl_logic~0_combout ) ) ) ) # ( \plat|nios2_gen2_0|cpu|D_iw[1]~DUPLICATE_q  & ( 
// !\plat|nios2_gen2_0|cpu|D_iw[3]~DUPLICATE_q  & ( \plat|nios2_gen2_0|cpu|D_ctrl_logic~0_combout  ) ) ) # ( !\plat|nios2_gen2_0|cpu|D_iw[1]~DUPLICATE_q  & ( !\plat|nios2_gen2_0|cpu|D_iw[3]~DUPLICATE_q  & ( ((\plat|nios2_gen2_0|cpu|D_iw [4] & 
// (\plat|nios2_gen2_0|cpu|D_iw [2] & !\plat|nios2_gen2_0|cpu|D_iw [0]))) # (\plat|nios2_gen2_0|cpu|D_ctrl_logic~0_combout ) ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|D_iw [4]),
	.datab(!\plat|nios2_gen2_0|cpu|D_iw [2]),
	.datac(!\plat|nios2_gen2_0|cpu|D_iw [0]),
	.datad(!\plat|nios2_gen2_0|cpu|D_ctrl_logic~0_combout ),
	.datae(!\plat|nios2_gen2_0|cpu|D_iw[1]~DUPLICATE_q ),
	.dataf(!\plat|nios2_gen2_0|cpu|D_iw[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|D_ctrl_logic~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|D_ctrl_logic~1 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|D_ctrl_logic~1 .lut_mask = 64'h10FF00FF30FF00FF;
defparam \plat|nios2_gen2_0|cpu|D_ctrl_logic~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y4_N49
dffeas \plat|nios2_gen2_0|cpu|R_ctrl_logic (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|D_ctrl_logic~1_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|R_ctrl_logic~q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|R_ctrl_logic .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|R_ctrl_logic .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y6_N39
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_alu_result[3]~12 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_alu_result[3]~12_combout  = ( \plat|nios2_gen2_0|cpu|Add2~45_sumout  & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & ((!\plat|nios2_gen2_0|cpu|R_ctrl_logic~q ) # ((\plat|nios2_gen2_0|cpu|E_logic_result[3]~11_combout )))) # 
// (\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & (((\plat|nios2_gen2_0|cpu|E_shift_rot_result [3])))) ) ) # ( !\plat|nios2_gen2_0|cpu|Add2~45_sumout  & ( (!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & (\plat|nios2_gen2_0|cpu|R_ctrl_logic~q  & 
// (\plat|nios2_gen2_0|cpu|E_logic_result[3]~11_combout ))) # (\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & (((\plat|nios2_gen2_0|cpu|E_shift_rot_result [3])))) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|R_ctrl_logic~q ),
	.datab(!\plat|nios2_gen2_0|cpu|R_ctrl_shift_rot~q ),
	.datac(!\plat|nios2_gen2_0|cpu|E_logic_result[3]~11_combout ),
	.datad(!\plat|nios2_gen2_0|cpu|E_shift_rot_result [3]),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|Add2~45_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_alu_result[3]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_alu_result[3]~12 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_alu_result[3]~12 .lut_mask = 64'h043704378CBF8CBF;
defparam \plat|nios2_gen2_0|cpu|E_alu_result[3]~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y6_N40
dffeas \plat|nios2_gen2_0|cpu|W_alu_result[3]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|E_alu_result[3]~12_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|nios2_gen2_0|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|W_alu_result[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|W_alu_result[3]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|W_alu_result[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y7_N9
cyclonev_lcell_comb \plat|timer_0|force_reload~0 (
// Equation(s):
// \plat|timer_0|force_reload~0_combout  = ( !\plat|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used [1] & ( (\plat|nios2_gen2_0|cpu|W_alu_result[3]~DUPLICATE_q  & (!\plat|nios2_gen2_0|cpu|W_alu_result [4] & (\plat|timer_0|period_l_wr_strobe~1_combout  & 
// \plat|timer_0|period_l_wr_strobe~2_combout ))) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|W_alu_result[3]~DUPLICATE_q ),
	.datab(!\plat|nios2_gen2_0|cpu|W_alu_result [4]),
	.datac(!\plat|timer_0|period_l_wr_strobe~1_combout ),
	.datad(!\plat|timer_0|period_l_wr_strobe~2_combout ),
	.datae(gnd),
	.dataf(!\plat|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|timer_0|force_reload~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|timer_0|force_reload~0 .extended_lut = "off";
defparam \plat|timer_0|force_reload~0 .lut_mask = 64'h0004000400000000;
defparam \plat|timer_0|force_reload~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y7_N11
dffeas \plat|timer_0|force_reload (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|timer_0|force_reload~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|timer_0|force_reload~q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|timer_0|force_reload .is_wysiwyg = "true";
defparam \plat|timer_0|force_reload .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y9_N0
cyclonev_lcell_comb \plat|timer_0|Add0~21 (
// Equation(s):
// \plat|timer_0|Add0~21_sumout  = SUM(( !\plat|timer_0|internal_counter [0] ) + ( VCC ) + ( !VCC ))
// \plat|timer_0|Add0~22  = CARRY(( !\plat|timer_0|internal_counter [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\plat|timer_0|internal_counter [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\plat|timer_0|Add0~21_sumout ),
	.cout(\plat|timer_0|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \plat|timer_0|Add0~21 .extended_lut = "off";
defparam \plat|timer_0|Add0~21 .lut_mask = 64'h000000000000CCCC;
defparam \plat|timer_0|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y9_N9
cyclonev_lcell_comb \plat|timer_0|internal_counter~5 (
// Equation(s):
// \plat|timer_0|internal_counter~5_combout  = ( !\plat|timer_0|Equal0~3_combout  & ( (!\plat|timer_0|force_reload~q  & !\plat|timer_0|Add0~21_sumout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|timer_0|force_reload~q ),
	.datad(!\plat|timer_0|Add0~21_sumout ),
	.datae(gnd),
	.dataf(!\plat|timer_0|Equal0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|timer_0|internal_counter~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|timer_0|internal_counter~5 .extended_lut = "off";
defparam \plat|timer_0|internal_counter~5 .lut_mask = 64'hF000F00000000000;
defparam \plat|timer_0|internal_counter~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y9_N20
dffeas \plat|timer_0|counter_is_running~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|timer_0|counter_is_running~feeder_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|timer_0|counter_is_running~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|timer_0|counter_is_running~DUPLICATE .is_wysiwyg = "true";
defparam \plat|timer_0|counter_is_running~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y9_N21
cyclonev_lcell_comb \plat|timer_0|always0~0 (
// Equation(s):
// \plat|timer_0|always0~0_combout  = ( \plat|timer_0|counter_is_running~DUPLICATE_q  ) # ( !\plat|timer_0|counter_is_running~DUPLICATE_q  & ( \plat|timer_0|force_reload~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|timer_0|force_reload~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|timer_0|counter_is_running~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|timer_0|always0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|timer_0|always0~0 .extended_lut = "off";
defparam \plat|timer_0|always0~0 .lut_mask = 64'h0F0F0F0FFFFFFFFF;
defparam \plat|timer_0|always0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y9_N10
dffeas \plat|timer_0|internal_counter[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|timer_0|internal_counter~5_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\plat|timer_0|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|timer_0|internal_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|timer_0|internal_counter[0] .is_wysiwyg = "true";
defparam \plat|timer_0|internal_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y9_N3
cyclonev_lcell_comb \plat|timer_0|Add0~17 (
// Equation(s):
// \plat|timer_0|Add0~17_sumout  = SUM(( !\plat|timer_0|internal_counter [1] ) + ( VCC ) + ( \plat|timer_0|Add0~22  ))
// \plat|timer_0|Add0~18  = CARRY(( !\plat|timer_0|internal_counter [1] ) + ( VCC ) + ( \plat|timer_0|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|timer_0|internal_counter [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\plat|timer_0|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\plat|timer_0|Add0~17_sumout ),
	.cout(\plat|timer_0|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \plat|timer_0|Add0~17 .extended_lut = "off";
defparam \plat|timer_0|Add0~17 .lut_mask = 64'h000000000000F0F0;
defparam \plat|timer_0|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y9_N0
cyclonev_lcell_comb \plat|timer_0|internal_counter~4 (
// Equation(s):
// \plat|timer_0|internal_counter~4_combout  = ( !\plat|timer_0|Add0~17_sumout  & ( !\plat|timer_0|Equal0~3_combout  & ( !\plat|timer_0|force_reload~q  ) ) )

	.dataa(gnd),
	.datab(!\plat|timer_0|force_reload~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\plat|timer_0|Add0~17_sumout ),
	.dataf(!\plat|timer_0|Equal0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|timer_0|internal_counter~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|timer_0|internal_counter~4 .extended_lut = "off";
defparam \plat|timer_0|internal_counter~4 .lut_mask = 64'hCCCC000000000000;
defparam \plat|timer_0|internal_counter~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y9_N1
dffeas \plat|timer_0|internal_counter[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|timer_0|internal_counter~4_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\plat|timer_0|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|timer_0|internal_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|timer_0|internal_counter[1] .is_wysiwyg = "true";
defparam \plat|timer_0|internal_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y9_N6
cyclonev_lcell_comb \plat|timer_0|Add0~13 (
// Equation(s):
// \plat|timer_0|Add0~13_sumout  = SUM(( !\plat|timer_0|internal_counter [2] ) + ( VCC ) + ( \plat|timer_0|Add0~18  ))
// \plat|timer_0|Add0~14  = CARRY(( !\plat|timer_0|internal_counter [2] ) + ( VCC ) + ( \plat|timer_0|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\plat|timer_0|internal_counter [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\plat|timer_0|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\plat|timer_0|Add0~13_sumout ),
	.cout(\plat|timer_0|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \plat|timer_0|Add0~13 .extended_lut = "off";
defparam \plat|timer_0|Add0~13 .lut_mask = 64'h000000000000FF00;
defparam \plat|timer_0|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y9_N33
cyclonev_lcell_comb \plat|timer_0|internal_counter~3 (
// Equation(s):
// \plat|timer_0|internal_counter~3_combout  = ( !\plat|timer_0|Equal0~3_combout  & ( (!\plat|timer_0|force_reload~q  & !\plat|timer_0|Add0~13_sumout ) ) )

	.dataa(gnd),
	.datab(!\plat|timer_0|force_reload~q ),
	.datac(gnd),
	.datad(!\plat|timer_0|Add0~13_sumout ),
	.datae(gnd),
	.dataf(!\plat|timer_0|Equal0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|timer_0|internal_counter~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|timer_0|internal_counter~3 .extended_lut = "off";
defparam \plat|timer_0|internal_counter~3 .lut_mask = 64'hCC00CC0000000000;
defparam \plat|timer_0|internal_counter~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y9_N34
dffeas \plat|timer_0|internal_counter[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|timer_0|internal_counter~3_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\plat|timer_0|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|timer_0|internal_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|timer_0|internal_counter[2] .is_wysiwyg = "true";
defparam \plat|timer_0|internal_counter[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y9_N9
cyclonev_lcell_comb \plat|timer_0|Add0~9 (
// Equation(s):
// \plat|timer_0|Add0~9_sumout  = SUM(( !\plat|timer_0|internal_counter [3] ) + ( VCC ) + ( \plat|timer_0|Add0~14  ))
// \plat|timer_0|Add0~10  = CARRY(( !\plat|timer_0|internal_counter [3] ) + ( VCC ) + ( \plat|timer_0|Add0~14  ))

	.dataa(!\plat|timer_0|internal_counter [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\plat|timer_0|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\plat|timer_0|Add0~9_sumout ),
	.cout(\plat|timer_0|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \plat|timer_0|Add0~9 .extended_lut = "off";
defparam \plat|timer_0|Add0~9 .lut_mask = 64'h000000000000AAAA;
defparam \plat|timer_0|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y9_N30
cyclonev_lcell_comb \plat|timer_0|internal_counter~2 (
// Equation(s):
// \plat|timer_0|internal_counter~2_combout  = ( !\plat|timer_0|Equal0~3_combout  & ( (!\plat|timer_0|force_reload~q  & !\plat|timer_0|Add0~9_sumout ) ) )

	.dataa(gnd),
	.datab(!\plat|timer_0|force_reload~q ),
	.datac(!\plat|timer_0|Add0~9_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|timer_0|Equal0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|timer_0|internal_counter~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|timer_0|internal_counter~2 .extended_lut = "off";
defparam \plat|timer_0|internal_counter~2 .lut_mask = 64'hC0C0C0C000000000;
defparam \plat|timer_0|internal_counter~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y9_N31
dffeas \plat|timer_0|internal_counter[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|timer_0|internal_counter~2_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\plat|timer_0|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|timer_0|internal_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|timer_0|internal_counter[3] .is_wysiwyg = "true";
defparam \plat|timer_0|internal_counter[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y9_N12
cyclonev_lcell_comb \plat|timer_0|Add0~5 (
// Equation(s):
// \plat|timer_0|Add0~5_sumout  = SUM(( \plat|timer_0|internal_counter [4] ) + ( VCC ) + ( \plat|timer_0|Add0~10  ))
// \plat|timer_0|Add0~6  = CARRY(( \plat|timer_0|internal_counter [4] ) + ( VCC ) + ( \plat|timer_0|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|timer_0|internal_counter [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\plat|timer_0|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\plat|timer_0|Add0~5_sumout ),
	.cout(\plat|timer_0|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \plat|timer_0|Add0~5 .extended_lut = "off";
defparam \plat|timer_0|Add0~5 .lut_mask = 64'h0000000000000F0F;
defparam \plat|timer_0|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y9_N39
cyclonev_lcell_comb \plat|timer_0|internal_counter~1 (
// Equation(s):
// \plat|timer_0|internal_counter~1_combout  = ( \plat|timer_0|Add0~5_sumout  & ( (!\plat|timer_0|force_reload~q  & !\plat|timer_0|Equal0~3_combout ) ) )

	.dataa(gnd),
	.datab(!\plat|timer_0|force_reload~q ),
	.datac(!\plat|timer_0|Equal0~3_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|timer_0|Add0~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|timer_0|internal_counter~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|timer_0|internal_counter~1 .extended_lut = "off";
defparam \plat|timer_0|internal_counter~1 .lut_mask = 64'h00000000C0C0C0C0;
defparam \plat|timer_0|internal_counter~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y9_N40
dffeas \plat|timer_0|internal_counter[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|timer_0|internal_counter~1_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\plat|timer_0|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|timer_0|internal_counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|timer_0|internal_counter[4] .is_wysiwyg = "true";
defparam \plat|timer_0|internal_counter[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y9_N55
dffeas \plat|timer_0|internal_counter[11]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|timer_0|internal_counter~10_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\plat|timer_0|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|timer_0|internal_counter[11]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|timer_0|internal_counter[11]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|timer_0|internal_counter[11]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y9_N15
cyclonev_lcell_comb \plat|timer_0|Add0~61 (
// Equation(s):
// \plat|timer_0|Add0~61_sumout  = SUM(( \plat|timer_0|internal_counter [5] ) + ( VCC ) + ( \plat|timer_0|Add0~6  ))
// \plat|timer_0|Add0~62  = CARRY(( \plat|timer_0|internal_counter [5] ) + ( VCC ) + ( \plat|timer_0|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|timer_0|internal_counter [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\plat|timer_0|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\plat|timer_0|Add0~61_sumout ),
	.cout(\plat|timer_0|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \plat|timer_0|Add0~61 .extended_lut = "off";
defparam \plat|timer_0|Add0~61 .lut_mask = 64'h0000000000000F0F;
defparam \plat|timer_0|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y9_N57
cyclonev_lcell_comb \plat|timer_0|internal_counter~15 (
// Equation(s):
// \plat|timer_0|internal_counter~15_combout  = ( \plat|timer_0|Add0~61_sumout  & ( (!\plat|timer_0|force_reload~q  & !\plat|timer_0|Equal0~3_combout ) ) )

	.dataa(!\plat|timer_0|force_reload~q ),
	.datab(!\plat|timer_0|Equal0~3_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|timer_0|Add0~61_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|timer_0|internal_counter~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|timer_0|internal_counter~15 .extended_lut = "off";
defparam \plat|timer_0|internal_counter~15 .lut_mask = 64'h0000000088888888;
defparam \plat|timer_0|internal_counter~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y9_N59
dffeas \plat|timer_0|internal_counter[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|timer_0|internal_counter~15_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\plat|timer_0|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|timer_0|internal_counter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|timer_0|internal_counter[5] .is_wysiwyg = "true";
defparam \plat|timer_0|internal_counter[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y9_N18
cyclonev_lcell_comb \plat|timer_0|Add0~57 (
// Equation(s):
// \plat|timer_0|Add0~57_sumout  = SUM(( !\plat|timer_0|internal_counter [6] ) + ( VCC ) + ( \plat|timer_0|Add0~62  ))
// \plat|timer_0|Add0~58  = CARRY(( !\plat|timer_0|internal_counter [6] ) + ( VCC ) + ( \plat|timer_0|Add0~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|timer_0|internal_counter [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\plat|timer_0|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\plat|timer_0|Add0~57_sumout ),
	.cout(\plat|timer_0|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \plat|timer_0|Add0~57 .extended_lut = "off";
defparam \plat|timer_0|Add0~57 .lut_mask = 64'h000000000000F0F0;
defparam \plat|timer_0|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y9_N51
cyclonev_lcell_comb \plat|timer_0|internal_counter~14 (
// Equation(s):
// \plat|timer_0|internal_counter~14_combout  = ( !\plat|timer_0|Equal0~3_combout  & ( (!\plat|timer_0|force_reload~q  & !\plat|timer_0|Add0~57_sumout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|timer_0|force_reload~q ),
	.datad(!\plat|timer_0|Add0~57_sumout ),
	.datae(gnd),
	.dataf(!\plat|timer_0|Equal0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|timer_0|internal_counter~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|timer_0|internal_counter~14 .extended_lut = "off";
defparam \plat|timer_0|internal_counter~14 .lut_mask = 64'hF000F00000000000;
defparam \plat|timer_0|internal_counter~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y9_N52
dffeas \plat|timer_0|internal_counter[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|timer_0|internal_counter~14_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\plat|timer_0|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|timer_0|internal_counter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|timer_0|internal_counter[6] .is_wysiwyg = "true";
defparam \plat|timer_0|internal_counter[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y9_N21
cyclonev_lcell_comb \plat|timer_0|Add0~53 (
// Equation(s):
// \plat|timer_0|Add0~53_sumout  = SUM(( \plat|timer_0|internal_counter [7] ) + ( VCC ) + ( \plat|timer_0|Add0~58  ))
// \plat|timer_0|Add0~54  = CARRY(( \plat|timer_0|internal_counter [7] ) + ( VCC ) + ( \plat|timer_0|Add0~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\plat|timer_0|internal_counter [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\plat|timer_0|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\plat|timer_0|Add0~53_sumout ),
	.cout(\plat|timer_0|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \plat|timer_0|Add0~53 .extended_lut = "off";
defparam \plat|timer_0|Add0~53 .lut_mask = 64'h00000000000000FF;
defparam \plat|timer_0|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y9_N54
cyclonev_lcell_comb \plat|timer_0|internal_counter~13 (
// Equation(s):
// \plat|timer_0|internal_counter~13_combout  = (!\plat|timer_0|force_reload~q  & (!\plat|timer_0|Equal0~3_combout  & \plat|timer_0|Add0~53_sumout ))

	.dataa(!\plat|timer_0|force_reload~q ),
	.datab(!\plat|timer_0|Equal0~3_combout ),
	.datac(!\plat|timer_0|Add0~53_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|timer_0|internal_counter~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|timer_0|internal_counter~13 .extended_lut = "off";
defparam \plat|timer_0|internal_counter~13 .lut_mask = 64'h0808080808080808;
defparam \plat|timer_0|internal_counter~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y9_N56
dffeas \plat|timer_0|internal_counter[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|timer_0|internal_counter~13_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\plat|timer_0|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|timer_0|internal_counter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|timer_0|internal_counter[7] .is_wysiwyg = "true";
defparam \plat|timer_0|internal_counter[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y9_N24
cyclonev_lcell_comb \plat|timer_0|Add0~49 (
// Equation(s):
// \plat|timer_0|Add0~49_sumout  = SUM(( !\plat|timer_0|internal_counter [8] ) + ( VCC ) + ( \plat|timer_0|Add0~54  ))
// \plat|timer_0|Add0~50  = CARRY(( !\plat|timer_0|internal_counter [8] ) + ( VCC ) + ( \plat|timer_0|Add0~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|timer_0|internal_counter [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\plat|timer_0|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\plat|timer_0|Add0~49_sumout ),
	.cout(\plat|timer_0|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \plat|timer_0|Add0~49 .extended_lut = "off";
defparam \plat|timer_0|Add0~49 .lut_mask = 64'h000000000000F0F0;
defparam \plat|timer_0|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y9_N51
cyclonev_lcell_comb \plat|timer_0|internal_counter~12 (
// Equation(s):
// \plat|timer_0|internal_counter~12_combout  = ( !\plat|timer_0|Add0~49_sumout  & ( (!\plat|timer_0|Equal0~3_combout  & !\plat|timer_0|force_reload~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|timer_0|Equal0~3_combout ),
	.datad(!\plat|timer_0|force_reload~q ),
	.datae(gnd),
	.dataf(!\plat|timer_0|Add0~49_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|timer_0|internal_counter~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|timer_0|internal_counter~12 .extended_lut = "off";
defparam \plat|timer_0|internal_counter~12 .lut_mask = 64'hF000F00000000000;
defparam \plat|timer_0|internal_counter~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y9_N53
dffeas \plat|timer_0|internal_counter[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|timer_0|internal_counter~12_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\plat|timer_0|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|timer_0|internal_counter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|timer_0|internal_counter[8] .is_wysiwyg = "true";
defparam \plat|timer_0|internal_counter[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y9_N27
cyclonev_lcell_comb \plat|timer_0|Add0~45 (
// Equation(s):
// \plat|timer_0|Add0~45_sumout  = SUM(( !\plat|timer_0|internal_counter [9] ) + ( VCC ) + ( \plat|timer_0|Add0~50  ))
// \plat|timer_0|Add0~46  = CARRY(( !\plat|timer_0|internal_counter [9] ) + ( VCC ) + ( \plat|timer_0|Add0~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|timer_0|internal_counter [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\plat|timer_0|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\plat|timer_0|Add0~45_sumout ),
	.cout(\plat|timer_0|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \plat|timer_0|Add0~45 .extended_lut = "off";
defparam \plat|timer_0|Add0~45 .lut_mask = 64'h000000000000F0F0;
defparam \plat|timer_0|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y9_N57
cyclonev_lcell_comb \plat|timer_0|internal_counter~11 (
// Equation(s):
// \plat|timer_0|internal_counter~11_combout  = ( !\plat|timer_0|Equal0~3_combout  & ( (!\plat|timer_0|force_reload~q  & !\plat|timer_0|Add0~45_sumout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|timer_0|force_reload~q ),
	.datad(!\plat|timer_0|Add0~45_sumout ),
	.datae(gnd),
	.dataf(!\plat|timer_0|Equal0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|timer_0|internal_counter~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|timer_0|internal_counter~11 .extended_lut = "off";
defparam \plat|timer_0|internal_counter~11 .lut_mask = 64'hF000F00000000000;
defparam \plat|timer_0|internal_counter~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y9_N58
dffeas \plat|timer_0|internal_counter[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|timer_0|internal_counter~11_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\plat|timer_0|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|timer_0|internal_counter [9]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|timer_0|internal_counter[9] .is_wysiwyg = "true";
defparam \plat|timer_0|internal_counter[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y9_N30
cyclonev_lcell_comb \plat|timer_0|Add0~1 (
// Equation(s):
// \plat|timer_0|Add0~1_sumout  = SUM(( \plat|timer_0|internal_counter[10]~DUPLICATE_q  ) + ( VCC ) + ( \plat|timer_0|Add0~46  ))
// \plat|timer_0|Add0~2  = CARRY(( \plat|timer_0|internal_counter[10]~DUPLICATE_q  ) + ( VCC ) + ( \plat|timer_0|Add0~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|timer_0|internal_counter[10]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\plat|timer_0|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\plat|timer_0|Add0~1_sumout ),
	.cout(\plat|timer_0|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \plat|timer_0|Add0~1 .extended_lut = "off";
defparam \plat|timer_0|Add0~1 .lut_mask = 64'h0000000000000F0F;
defparam \plat|timer_0|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y9_N6
cyclonev_lcell_comb \plat|timer_0|internal_counter~0 (
// Equation(s):
// \plat|timer_0|internal_counter~0_combout  = ( \plat|timer_0|Add0~1_sumout  & ( (!\plat|timer_0|force_reload~q  & !\plat|timer_0|Equal0~3_combout ) ) )

	.dataa(!\plat|timer_0|force_reload~q ),
	.datab(!\plat|timer_0|Equal0~3_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|timer_0|Add0~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|timer_0|internal_counter~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|timer_0|internal_counter~0 .extended_lut = "off";
defparam \plat|timer_0|internal_counter~0 .lut_mask = 64'h0000000088888888;
defparam \plat|timer_0|internal_counter~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y9_N7
dffeas \plat|timer_0|internal_counter[10]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|timer_0|internal_counter~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\plat|timer_0|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|timer_0|internal_counter[10]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|timer_0|internal_counter[10]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|timer_0|internal_counter[10]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y9_N33
cyclonev_lcell_comb \plat|timer_0|Add0~41 (
// Equation(s):
// \plat|timer_0|Add0~41_sumout  = SUM(( \plat|timer_0|internal_counter[11]~DUPLICATE_q  ) + ( VCC ) + ( \plat|timer_0|Add0~2  ))
// \plat|timer_0|Add0~42  = CARRY(( \plat|timer_0|internal_counter[11]~DUPLICATE_q  ) + ( VCC ) + ( \plat|timer_0|Add0~2  ))

	.dataa(!\plat|timer_0|internal_counter[11]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\plat|timer_0|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\plat|timer_0|Add0~41_sumout ),
	.cout(\plat|timer_0|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \plat|timer_0|Add0~41 .extended_lut = "off";
defparam \plat|timer_0|Add0~41 .lut_mask = 64'h0000000000005555;
defparam \plat|timer_0|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y9_N54
cyclonev_lcell_comb \plat|timer_0|internal_counter~10 (
// Equation(s):
// \plat|timer_0|internal_counter~10_combout  = ( !\plat|timer_0|Equal0~3_combout  & ( (!\plat|timer_0|force_reload~q  & \plat|timer_0|Add0~41_sumout ) ) )

	.dataa(gnd),
	.datab(!\plat|timer_0|force_reload~q ),
	.datac(!\plat|timer_0|Add0~41_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|timer_0|Equal0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|timer_0|internal_counter~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|timer_0|internal_counter~10 .extended_lut = "off";
defparam \plat|timer_0|internal_counter~10 .lut_mask = 64'h0C0C0C0C00000000;
defparam \plat|timer_0|internal_counter~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y9_N56
dffeas \plat|timer_0|internal_counter[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|timer_0|internal_counter~10_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\plat|timer_0|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|timer_0|internal_counter [11]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|timer_0|internal_counter[11] .is_wysiwyg = "true";
defparam \plat|timer_0|internal_counter[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y9_N13
dffeas \plat|timer_0|internal_counter[13]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|timer_0|internal_counter~8_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\plat|timer_0|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|timer_0|internal_counter[13]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|timer_0|internal_counter[13]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|timer_0|internal_counter[13]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y9_N36
cyclonev_lcell_comb \plat|timer_0|Add0~37 (
// Equation(s):
// \plat|timer_0|Add0~37_sumout  = SUM(( \plat|timer_0|internal_counter[12]~DUPLICATE_q  ) + ( VCC ) + ( \plat|timer_0|Add0~42  ))
// \plat|timer_0|Add0~38  = CARRY(( \plat|timer_0|internal_counter[12]~DUPLICATE_q  ) + ( VCC ) + ( \plat|timer_0|Add0~42  ))

	.dataa(gnd),
	.datab(!\plat|timer_0|internal_counter[12]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\plat|timer_0|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\plat|timer_0|Add0~37_sumout ),
	.cout(\plat|timer_0|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \plat|timer_0|Add0~37 .extended_lut = "off";
defparam \plat|timer_0|Add0~37 .lut_mask = 64'h0000000000003333;
defparam \plat|timer_0|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y9_N15
cyclonev_lcell_comb \plat|timer_0|internal_counter~9 (
// Equation(s):
// \plat|timer_0|internal_counter~9_combout  = ( !\plat|timer_0|Equal0~3_combout  & ( (!\plat|timer_0|force_reload~q  & \plat|timer_0|Add0~37_sumout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|timer_0|force_reload~q ),
	.datad(!\plat|timer_0|Add0~37_sumout ),
	.datae(gnd),
	.dataf(!\plat|timer_0|Equal0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|timer_0|internal_counter~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|timer_0|internal_counter~9 .extended_lut = "off";
defparam \plat|timer_0|internal_counter~9 .lut_mask = 64'h00F000F000000000;
defparam \plat|timer_0|internal_counter~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y9_N16
dffeas \plat|timer_0|internal_counter[12]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|timer_0|internal_counter~9_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\plat|timer_0|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|timer_0|internal_counter[12]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|timer_0|internal_counter[12]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|timer_0|internal_counter[12]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y9_N39
cyclonev_lcell_comb \plat|timer_0|Add0~33 (
// Equation(s):
// \plat|timer_0|Add0~33_sumout  = SUM(( \plat|timer_0|internal_counter[13]~DUPLICATE_q  ) + ( VCC ) + ( \plat|timer_0|Add0~38  ))
// \plat|timer_0|Add0~34  = CARRY(( \plat|timer_0|internal_counter[13]~DUPLICATE_q  ) + ( VCC ) + ( \plat|timer_0|Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\plat|timer_0|internal_counter[13]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\plat|timer_0|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\plat|timer_0|Add0~33_sumout ),
	.cout(\plat|timer_0|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \plat|timer_0|Add0~33 .extended_lut = "off";
defparam \plat|timer_0|Add0~33 .lut_mask = 64'h00000000000000FF;
defparam \plat|timer_0|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y9_N12
cyclonev_lcell_comb \plat|timer_0|internal_counter~8 (
// Equation(s):
// \plat|timer_0|internal_counter~8_combout  = ( \plat|timer_0|Add0~33_sumout  & ( (!\plat|timer_0|force_reload~q  & !\plat|timer_0|Equal0~3_combout ) ) )

	.dataa(!\plat|timer_0|force_reload~q ),
	.datab(!\plat|timer_0|Equal0~3_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|timer_0|Add0~33_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|timer_0|internal_counter~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|timer_0|internal_counter~8 .extended_lut = "off";
defparam \plat|timer_0|internal_counter~8 .lut_mask = 64'h0000000088888888;
defparam \plat|timer_0|internal_counter~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y9_N14
dffeas \plat|timer_0|internal_counter[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|timer_0|internal_counter~8_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\plat|timer_0|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|timer_0|internal_counter [13]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|timer_0|internal_counter[13] .is_wysiwyg = "true";
defparam \plat|timer_0|internal_counter[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y9_N42
cyclonev_lcell_comb \plat|timer_0|Add0~29 (
// Equation(s):
// \plat|timer_0|Add0~29_sumout  = SUM(( !\plat|timer_0|internal_counter [14] ) + ( VCC ) + ( \plat|timer_0|Add0~34  ))
// \plat|timer_0|Add0~30  = CARRY(( !\plat|timer_0|internal_counter [14] ) + ( VCC ) + ( \plat|timer_0|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|timer_0|internal_counter [14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\plat|timer_0|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\plat|timer_0|Add0~29_sumout ),
	.cout(\plat|timer_0|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \plat|timer_0|Add0~29 .extended_lut = "off";
defparam \plat|timer_0|Add0~29 .lut_mask = 64'h000000000000F0F0;
defparam \plat|timer_0|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y9_N45
cyclonev_lcell_comb \plat|timer_0|internal_counter~7 (
// Equation(s):
// \plat|timer_0|internal_counter~7_combout  = ( !\plat|timer_0|Add0~29_sumout  & ( (!\plat|timer_0|force_reload~q  & !\plat|timer_0|Equal0~3_combout ) ) )

	.dataa(!\plat|timer_0|force_reload~q ),
	.datab(gnd),
	.datac(!\plat|timer_0|Equal0~3_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|timer_0|Add0~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|timer_0|internal_counter~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|timer_0|internal_counter~7 .extended_lut = "off";
defparam \plat|timer_0|internal_counter~7 .lut_mask = 64'hA0A0A0A000000000;
defparam \plat|timer_0|internal_counter~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y9_N46
dffeas \plat|timer_0|internal_counter[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|timer_0|internal_counter~7_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\plat|timer_0|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|timer_0|internal_counter [14]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|timer_0|internal_counter[14] .is_wysiwyg = "true";
defparam \plat|timer_0|internal_counter[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y9_N45
cyclonev_lcell_comb \plat|timer_0|Add0~25 (
// Equation(s):
// \plat|timer_0|Add0~25_sumout  = SUM(( !\plat|timer_0|internal_counter [15] ) + ( VCC ) + ( \plat|timer_0|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|timer_0|internal_counter [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\plat|timer_0|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\plat|timer_0|Add0~25_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|timer_0|Add0~25 .extended_lut = "off";
defparam \plat|timer_0|Add0~25 .lut_mask = 64'h000000000000F0F0;
defparam \plat|timer_0|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y9_N42
cyclonev_lcell_comb \plat|timer_0|internal_counter~6 (
// Equation(s):
// \plat|timer_0|internal_counter~6_combout  = ( !\plat|timer_0|Add0~25_sumout  & ( (!\plat|timer_0|force_reload~q  & !\plat|timer_0|Equal0~3_combout ) ) )

	.dataa(!\plat|timer_0|force_reload~q ),
	.datab(!\plat|timer_0|Equal0~3_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|timer_0|Add0~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|timer_0|internal_counter~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|timer_0|internal_counter~6 .extended_lut = "off";
defparam \plat|timer_0|internal_counter~6 .lut_mask = 64'h8888888800000000;
defparam \plat|timer_0|internal_counter~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y9_N43
dffeas \plat|timer_0|internal_counter[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|timer_0|internal_counter~6_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\plat|timer_0|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|timer_0|internal_counter [15]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|timer_0|internal_counter[15] .is_wysiwyg = "true";
defparam \plat|timer_0|internal_counter[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y9_N47
dffeas \plat|timer_0|internal_counter[14]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|timer_0|internal_counter~7_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\plat|timer_0|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|timer_0|internal_counter[14]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|timer_0|internal_counter[14]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|timer_0|internal_counter[14]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y9_N17
dffeas \plat|timer_0|internal_counter[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|timer_0|internal_counter~9_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\plat|timer_0|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|timer_0|internal_counter [12]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|timer_0|internal_counter[12] .is_wysiwyg = "true";
defparam \plat|timer_0|internal_counter[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y9_N48
cyclonev_lcell_comb \plat|timer_0|Equal0~1 (
// Equation(s):
// \plat|timer_0|Equal0~1_combout  = ( !\plat|timer_0|internal_counter [12] & ( (!\plat|timer_0|internal_counter [11] & (!\plat|timer_0|internal_counter [13] & (\plat|timer_0|internal_counter [15] & \plat|timer_0|internal_counter[14]~DUPLICATE_q ))) ) )

	.dataa(!\plat|timer_0|internal_counter [11]),
	.datab(!\plat|timer_0|internal_counter [13]),
	.datac(!\plat|timer_0|internal_counter [15]),
	.datad(!\plat|timer_0|internal_counter[14]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\plat|timer_0|internal_counter [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|timer_0|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|timer_0|Equal0~1 .extended_lut = "off";
defparam \plat|timer_0|Equal0~1 .lut_mask = 64'h0008000800000000;
defparam \plat|timer_0|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y9_N48
cyclonev_lcell_comb \plat|timer_0|Equal0~2 (
// Equation(s):
// \plat|timer_0|Equal0~2_combout  = ( \plat|timer_0|internal_counter [6] & ( (\plat|timer_0|internal_counter [8] & (!\plat|timer_0|internal_counter [5] & (!\plat|timer_0|internal_counter [7] & \plat|timer_0|internal_counter [9]))) ) )

	.dataa(!\plat|timer_0|internal_counter [8]),
	.datab(!\plat|timer_0|internal_counter [5]),
	.datac(!\plat|timer_0|internal_counter [7]),
	.datad(!\plat|timer_0|internal_counter [9]),
	.datae(gnd),
	.dataf(!\plat|timer_0|internal_counter [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|timer_0|Equal0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|timer_0|Equal0~2 .extended_lut = "off";
defparam \plat|timer_0|Equal0~2 .lut_mask = 64'h0000000000400040;
defparam \plat|timer_0|Equal0~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y9_N8
dffeas \plat|timer_0|internal_counter[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|timer_0|internal_counter~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\plat|timer_0|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|timer_0|internal_counter [10]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|timer_0|internal_counter[10] .is_wysiwyg = "true";
defparam \plat|timer_0|internal_counter[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y9_N39
cyclonev_lcell_comb \plat|timer_0|Equal0~0 (
// Equation(s):
// \plat|timer_0|Equal0~0_combout  = ( \plat|timer_0|internal_counter [1] & ( \plat|timer_0|internal_counter [3] & ( (\plat|timer_0|internal_counter [0] & \plat|timer_0|internal_counter [2]) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|timer_0|internal_counter [0]),
	.datad(!\plat|timer_0|internal_counter [2]),
	.datae(!\plat|timer_0|internal_counter [1]),
	.dataf(!\plat|timer_0|internal_counter [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|timer_0|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|timer_0|Equal0~0 .extended_lut = "off";
defparam \plat|timer_0|Equal0~0 .lut_mask = 64'h000000000000000F;
defparam \plat|timer_0|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y7_N39
cyclonev_lcell_comb \plat|timer_0|Equal0~3 (
// Equation(s):
// \plat|timer_0|Equal0~3_combout  = ( \plat|timer_0|Equal0~0_combout  & ( (!\plat|timer_0|internal_counter [4] & (\plat|timer_0|Equal0~1_combout  & (\plat|timer_0|Equal0~2_combout  & !\plat|timer_0|internal_counter [10]))) ) )

	.dataa(!\plat|timer_0|internal_counter [4]),
	.datab(!\plat|timer_0|Equal0~1_combout ),
	.datac(!\plat|timer_0|Equal0~2_combout ),
	.datad(!\plat|timer_0|internal_counter [10]),
	.datae(gnd),
	.dataf(!\plat|timer_0|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|timer_0|Equal0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|timer_0|Equal0~3 .extended_lut = "off";
defparam \plat|timer_0|Equal0~3 .lut_mask = 64'h0000000002000200;
defparam \plat|timer_0|Equal0~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y7_N40
dffeas \plat|timer_0|delayed_unxcounter_is_zeroxx0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|timer_0|Equal0~3_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|timer_0|delayed_unxcounter_is_zeroxx0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|timer_0|delayed_unxcounter_is_zeroxx0 .is_wysiwyg = "true";
defparam \plat|timer_0|delayed_unxcounter_is_zeroxx0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y7_N33
cyclonev_lcell_comb \plat|timer_0|timeout_occurred~0 (
// Equation(s):
// \plat|timer_0|timeout_occurred~0_combout  = ( \plat|timer_0|Equal0~3_combout  & ( (!\plat|timer_0|timeout_occurred~q  & \plat|timer_0|delayed_unxcounter_is_zeroxx0~q ) ) ) # ( !\plat|timer_0|Equal0~3_combout  & ( !\plat|timer_0|timeout_occurred~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|timer_0|timeout_occurred~q ),
	.datad(!\plat|timer_0|delayed_unxcounter_is_zeroxx0~q ),
	.datae(gnd),
	.dataf(!\plat|timer_0|Equal0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|timer_0|timeout_occurred~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|timer_0|timeout_occurred~0 .extended_lut = "off";
defparam \plat|timer_0|timeout_occurred~0 .lut_mask = 64'hF0F0F0F000F000F0;
defparam \plat|timer_0|timeout_occurred~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y7_N24
cyclonev_lcell_comb \plat|timer_0|timeout_occurred~1 (
// Equation(s):
// \plat|timer_0|timeout_occurred~1_combout  = ( \plat|timer_0|period_l_wr_strobe~1_combout  & ( \plat|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used [1] & ( !\plat|timer_0|timeout_occurred~0_combout  ) ) ) # ( 
// !\plat|timer_0|period_l_wr_strobe~1_combout  & ( \plat|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used [1] & ( !\plat|timer_0|timeout_occurred~0_combout  ) ) ) # ( \plat|timer_0|period_l_wr_strobe~1_combout  & ( 
// !\plat|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used [1] & ( (!\plat|timer_0|timeout_occurred~0_combout  & ((!\plat|timer_0|read_mux_out[1]~0_combout ) # ((!\plat|timer_0|period_l_wr_strobe~2_combout ) # (\plat|nios2_gen2_0|cpu|W_alu_result [2])))) 
// ) ) ) # ( !\plat|timer_0|period_l_wr_strobe~1_combout  & ( !\plat|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used [1] & ( !\plat|timer_0|timeout_occurred~0_combout  ) ) )

	.dataa(!\plat|timer_0|timeout_occurred~0_combout ),
	.datab(!\plat|timer_0|read_mux_out[1]~0_combout ),
	.datac(!\plat|timer_0|period_l_wr_strobe~2_combout ),
	.datad(!\plat|nios2_gen2_0|cpu|W_alu_result [2]),
	.datae(!\plat|timer_0|period_l_wr_strobe~1_combout ),
	.dataf(!\plat|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|timer_0|timeout_occurred~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|timer_0|timeout_occurred~1 .extended_lut = "off";
defparam \plat|timer_0|timeout_occurred~1 .lut_mask = 64'hAAAAA8AAAAAAAAAA;
defparam \plat|timer_0|timeout_occurred~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y7_N25
dffeas \plat|timer_0|timeout_occurred (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|timer_0|timeout_occurred~1_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|timer_0|timeout_occurred~q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|timer_0|timeout_occurred .is_wysiwyg = "true";
defparam \plat|timer_0|timeout_occurred .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y4_N33
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|W_ipending_reg_nxt~0 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|W_ipending_reg_nxt~0_combout  = ( \plat|timer_0|control_register~q  & ( (\plat|timer_0|timeout_occurred~q  & \plat|nios2_gen2_0|cpu|W_ienable_reg [0]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|timer_0|timeout_occurred~q ),
	.datad(!\plat|nios2_gen2_0|cpu|W_ienable_reg [0]),
	.datae(gnd),
	.dataf(!\plat|timer_0|control_register~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|W_ipending_reg_nxt~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|W_ipending_reg_nxt~0 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|W_ipending_reg_nxt~0 .lut_mask = 64'h00000000000F000F;
defparam \plat|nios2_gen2_0|cpu|W_ipending_reg_nxt~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y4_N35
dffeas \plat|nios2_gen2_0|cpu|W_ipending_reg[0]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|W_ipending_reg_nxt~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|W_ipending_reg[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|W_ipending_reg[0]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|W_ipending_reg[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y4_N30
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|intr_req (
// Equation(s):
// \plat|nios2_gen2_0|cpu|intr_req~combout  = ( \plat|nios2_gen2_0|cpu|W_status_reg_pie~q  & ( \plat|nios2_gen2_0|cpu|W_ipending_reg[0]~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|nios2_gen2_0|cpu|W_ipending_reg[0]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|W_status_reg_pie~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|intr_req~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|intr_req .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|intr_req .lut_mask = 64'h000000000F0F0F0F;
defparam \plat|nios2_gen2_0|cpu|intr_req .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y4_N51
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|F_iw~2 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|F_iw~2_combout  = ( \plat|rom_0|the_altsyncram|auto_generated|q_a [3] ) # ( !\plat|rom_0|the_altsyncram|auto_generated|q_a [3] & ( \plat|nios2_gen2_0|cpu|intr_req~combout  ) )

	.dataa(!\plat|nios2_gen2_0|cpu|intr_req~combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|rom_0|the_altsyncram|auto_generated|q_a [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|F_iw~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|F_iw~2 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|F_iw~2 .lut_mask = 64'h55555555FFFFFFFF;
defparam \plat|nios2_gen2_0|cpu|F_iw~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y4_N53
dffeas \plat|nios2_gen2_0|cpu|D_iw[3]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|F_iw~2_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\plat|nios2_gen2_0|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|D_iw[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|D_iw[3]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|D_iw[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y7_N3
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|D_ctrl_st~0 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|D_ctrl_st~0_combout  = ( \plat|nios2_gen2_0|cpu|D_iw [4] & ( (!\plat|nios2_gen2_0|cpu|D_iw[3]~DUPLICATE_q  & (\plat|nios2_gen2_0|cpu|D_iw [0] & !\plat|nios2_gen2_0|cpu|D_iw[1]~DUPLICATE_q )) ) ) # ( !\plat|nios2_gen2_0|cpu|D_iw [4] 
// & ( (\plat|nios2_gen2_0|cpu|D_iw [0] & !\plat|nios2_gen2_0|cpu|D_iw[1]~DUPLICATE_q ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|D_iw[3]~DUPLICATE_q ),
	.datab(!\plat|nios2_gen2_0|cpu|D_iw [0]),
	.datac(gnd),
	.datad(!\plat|nios2_gen2_0|cpu|D_iw[1]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|D_iw [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|D_ctrl_st~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|D_ctrl_st~0 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|D_ctrl_st~0 .lut_mask = 64'h3300330022002200;
defparam \plat|nios2_gen2_0|cpu|D_ctrl_st~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y7_N4
dffeas \plat|nios2_gen2_0|cpu|R_ctrl_st (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|D_ctrl_st~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(!\plat|nios2_gen2_0|cpu|D_iw [2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|R_ctrl_st~q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|R_ctrl_st .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|R_ctrl_st .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y7_N15
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|d_write_nxt~0 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|d_write_nxt~0_combout  = ( \plat|nios2_gen2_0|cpu|E_new_inst~q  & ( \plat|nios2_gen2_0|cpu|R_ctrl_st~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|nios2_gen2_0|cpu|R_ctrl_st~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|E_new_inst~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|d_write_nxt~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|d_write_nxt~0 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|d_write_nxt~0 .lut_mask = 64'h000000000F0F0F0F;
defparam \plat|nios2_gen2_0|cpu|d_write_nxt~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y7_N42
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|E_st_stall (
// Equation(s):
// \plat|nios2_gen2_0|cpu|E_st_stall~combout  = ( \plat|nios2_gen2_0|cpu|d_write~q  & ( \plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|av_waitrequest~2_combout  & ( \plat|nios2_gen2_0|cpu|d_write_nxt~0_combout  ) ) ) # ( 
// !\plat|nios2_gen2_0|cpu|d_write~q  & ( \plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|av_waitrequest~2_combout  & ( \plat|nios2_gen2_0|cpu|d_write_nxt~0_combout  ) ) ) # ( \plat|nios2_gen2_0|cpu|d_write~q  & ( 
// !\plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|av_waitrequest~2_combout  ) ) # ( !\plat|nios2_gen2_0|cpu|d_write~q  & ( !\plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|av_waitrequest~2_combout  & ( 
// \plat|nios2_gen2_0|cpu|d_write_nxt~0_combout  ) ) )

	.dataa(gnd),
	.datab(!\plat|nios2_gen2_0|cpu|d_write_nxt~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\plat|nios2_gen2_0|cpu|d_write~q ),
	.dataf(!\plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|av_waitrequest~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|E_st_stall~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|E_st_stall .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|E_st_stall .lut_mask = 64'h3333FFFF33333333;
defparam \plat|nios2_gen2_0|cpu|E_st_stall .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y7_N44
dffeas \plat|nios2_gen2_0|cpu|d_write (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|E_st_stall~combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|d_write~q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|d_write .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|d_write .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y5_N3
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|W_valid~0 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|W_valid~0_combout  = ( !\plat|nios2_gen2_0|cpu|d_write_nxt~0_combout  & ( \plat|nios2_gen2_0|cpu|E_stall~3_combout  & ( (\plat|nios2_gen2_0|cpu|E_valid_from_R~q  & ((!\plat|nios2_gen2_0|cpu|d_write~q ) # 
// (\plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|av_waitrequest~2_combout ))) ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|d_write~q ),
	.datab(gnd),
	.datac(!\plat|nios2_gen2_0|cpu|E_valid_from_R~q ),
	.datad(!\plat|mm_interconnect_0|nios2_gen2_0_data_master_translator|av_waitrequest~2_combout ),
	.datae(!\plat|nios2_gen2_0|cpu|d_write_nxt~0_combout ),
	.dataf(!\plat|nios2_gen2_0|cpu|E_stall~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|W_valid~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|W_valid~0 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|W_valid~0 .lut_mask = 64'h000000000A0F0000;
defparam \plat|nios2_gen2_0|cpu|W_valid~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y5_N5
dffeas \plat|nios2_gen2_0|cpu|W_valid (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|W_valid~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|W_valid~q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|W_valid .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|W_valid .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y4_N21
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|D_wr_dst_reg~0 (
// Equation(s):
// \plat|nios2_gen2_0|cpu|D_wr_dst_reg~0_combout  = ( !\plat|nios2_gen2_0|cpu|Equal0~10_combout  & ( (!\plat|nios2_gen2_0|cpu|R_src2_use_imm~5_combout  & !\plat|nios2_gen2_0|cpu|R_ctrl_br_nxt~2_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|nios2_gen2_0|cpu|R_src2_use_imm~5_combout ),
	.datad(!\plat|nios2_gen2_0|cpu|R_ctrl_br_nxt~2_combout ),
	.datae(gnd),
	.dataf(!\plat|nios2_gen2_0|cpu|Equal0~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|D_wr_dst_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|D_wr_dst_reg~0 .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|D_wr_dst_reg~0 .lut_mask = 64'hF000F00000000000;
defparam \plat|nios2_gen2_0|cpu|D_wr_dst_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y4_N12
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|D_wr_dst_reg (
// Equation(s):
// \plat|nios2_gen2_0|cpu|D_wr_dst_reg~combout  = ( \plat|nios2_gen2_0|cpu|D_dst_regnum[0]~9_combout  & ( \plat|nios2_gen2_0|cpu|D_dst_regnum[3]~5_combout  & ( \plat|nios2_gen2_0|cpu|D_wr_dst_reg~0_combout  ) ) ) # ( 
// !\plat|nios2_gen2_0|cpu|D_dst_regnum[0]~9_combout  & ( \plat|nios2_gen2_0|cpu|D_dst_regnum[3]~5_combout  & ( \plat|nios2_gen2_0|cpu|D_wr_dst_reg~0_combout  ) ) ) # ( \plat|nios2_gen2_0|cpu|D_dst_regnum[0]~9_combout  & ( 
// !\plat|nios2_gen2_0|cpu|D_dst_regnum[3]~5_combout  & ( \plat|nios2_gen2_0|cpu|D_wr_dst_reg~0_combout  ) ) ) # ( !\plat|nios2_gen2_0|cpu|D_dst_regnum[0]~9_combout  & ( !\plat|nios2_gen2_0|cpu|D_dst_regnum[3]~5_combout  & ( 
// (\plat|nios2_gen2_0|cpu|D_wr_dst_reg~0_combout  & (((\plat|nios2_gen2_0|cpu|D_dst_regnum[1]~1_combout ) # (\plat|nios2_gen2_0|cpu|D_dst_regnum[2]~7_combout )) # (\plat|nios2_gen2_0|cpu|D_dst_regnum[4]~3_combout ))) ) ) )

	.dataa(!\plat|nios2_gen2_0|cpu|D_wr_dst_reg~0_combout ),
	.datab(!\plat|nios2_gen2_0|cpu|D_dst_regnum[4]~3_combout ),
	.datac(!\plat|nios2_gen2_0|cpu|D_dst_regnum[2]~7_combout ),
	.datad(!\plat|nios2_gen2_0|cpu|D_dst_regnum[1]~1_combout ),
	.datae(!\plat|nios2_gen2_0|cpu|D_dst_regnum[0]~9_combout ),
	.dataf(!\plat|nios2_gen2_0|cpu|D_dst_regnum[3]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|D_wr_dst_reg~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|D_wr_dst_reg .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|D_wr_dst_reg .lut_mask = 64'h1555555555555555;
defparam \plat|nios2_gen2_0|cpu|D_wr_dst_reg .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y4_N14
dffeas \plat|nios2_gen2_0|cpu|R_wr_dst_reg (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|nios2_gen2_0|cpu|D_wr_dst_reg~combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|R_wr_dst_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|R_wr_dst_reg .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|R_wr_dst_reg .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y6_N27
cyclonev_lcell_comb \plat|nios2_gen2_0|cpu|W_rf_wren (
// Equation(s):
// \plat|nios2_gen2_0|cpu|W_rf_wren~combout  = ( \plat|nios2_gen2_0|cpu|W_valid~q  & ( \plat|nios2_gen2_0|cpu|R_wr_dst_reg~q  ) ) # ( !\plat|nios2_gen2_0|cpu|W_valid~q  & ( \plat|nios2_gen2_0|cpu|R_wr_dst_reg~q  & ( \plat|rst_controller|r_sync_rst~q  ) ) ) # 
// ( \plat|nios2_gen2_0|cpu|W_valid~q  & ( !\plat|nios2_gen2_0|cpu|R_wr_dst_reg~q  & ( \plat|rst_controller|r_sync_rst~q  ) ) ) # ( !\plat|nios2_gen2_0|cpu|W_valid~q  & ( !\plat|nios2_gen2_0|cpu|R_wr_dst_reg~q  & ( \plat|rst_controller|r_sync_rst~q  ) ) )

	.dataa(!\plat|rst_controller|r_sync_rst~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\plat|nios2_gen2_0|cpu|W_valid~q ),
	.dataf(!\plat|nios2_gen2_0|cpu|R_wr_dst_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|nios2_gen2_0|cpu|W_rf_wren~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|W_rf_wren .extended_lut = "off";
defparam \plat|nios2_gen2_0|cpu|W_rf_wren .lut_mask = 64'h555555555555FFFF;
defparam \plat|nios2_gen2_0|cpu|W_rf_wren .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y6_N44
dffeas \plat|nios2_gen2_0|cpu|d_writedata[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|nios2_gen2_0|cpu|platform_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [2]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|nios2_gen2_0|cpu|d_writedata [2]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|nios2_gen2_0|cpu|d_writedata[2] .is_wysiwyg = "true";
defparam \plat|nios2_gen2_0|cpu|d_writedata[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y6_N29
dffeas \plat|pio_leds_0|data_out[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|nios2_gen2_0|cpu|d_writedata [2]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\plat|pio_leds_0|always0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|pio_leds_0|data_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|pio_leds_0|data_out[2] .is_wysiwyg = "true";
defparam \plat|pio_leds_0|data_out[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y6_N42
cyclonev_lcell_comb \comb_3|bcd_to_7seg1|WideOr6~0 (
// Equation(s):
// \comb_3|bcd_to_7seg1|WideOr6~0_combout  = ( \plat|pio_leds_0|data_out [1] & ( \plat|pio_leds_0|data_out[0]~DUPLICATE_q  & ( \plat|pio_leds_0|data_out [3] ) ) ) # ( !\plat|pio_leds_0|data_out [1] & ( \plat|pio_leds_0|data_out[0]~DUPLICATE_q  & ( 
// !\plat|pio_leds_0|data_out [2] $ (\plat|pio_leds_0|data_out [3]) ) ) ) # ( \plat|pio_leds_0|data_out [1] & ( !\plat|pio_leds_0|data_out[0]~DUPLICATE_q  & ( \plat|pio_leds_0|data_out [3] ) ) ) # ( !\plat|pio_leds_0|data_out [1] & ( 
// !\plat|pio_leds_0|data_out[0]~DUPLICATE_q  & ( \plat|pio_leds_0|data_out [2] ) ) )

	.dataa(gnd),
	.datab(!\plat|pio_leds_0|data_out [2]),
	.datac(!\plat|pio_leds_0|data_out [3]),
	.datad(gnd),
	.datae(!\plat|pio_leds_0|data_out [1]),
	.dataf(!\plat|pio_leds_0|data_out[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\comb_3|bcd_to_7seg1|WideOr6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \comb_3|bcd_to_7seg1|WideOr6~0 .extended_lut = "off";
defparam \comb_3|bcd_to_7seg1|WideOr6~0 .lut_mask = 64'h33330F0FC3C30F0F;
defparam \comb_3|bcd_to_7seg1|WideOr6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y6_N36
cyclonev_lcell_comb \comb_3|bcd_to_7seg1|WideOr5~0 (
// Equation(s):
// \comb_3|bcd_to_7seg1|WideOr5~0_combout  = ( \plat|pio_leds_0|data_out [1] & ( \plat|pio_leds_0|data_out[0]~DUPLICATE_q  & ( \plat|pio_leds_0|data_out [3] ) ) ) # ( !\plat|pio_leds_0|data_out [1] & ( \plat|pio_leds_0|data_out[0]~DUPLICATE_q  & ( 
// \plat|pio_leds_0|data_out [2] ) ) ) # ( \plat|pio_leds_0|data_out [1] & ( !\plat|pio_leds_0|data_out[0]~DUPLICATE_q  & ( (\plat|pio_leds_0|data_out [3]) # (\plat|pio_leds_0|data_out [2]) ) ) ) # ( !\plat|pio_leds_0|data_out [1] & ( 
// !\plat|pio_leds_0|data_out[0]~DUPLICATE_q  & ( (\plat|pio_leds_0|data_out [2] & \plat|pio_leds_0|data_out [3]) ) ) )

	.dataa(gnd),
	.datab(!\plat|pio_leds_0|data_out [2]),
	.datac(!\plat|pio_leds_0|data_out [3]),
	.datad(gnd),
	.datae(!\plat|pio_leds_0|data_out [1]),
	.dataf(!\plat|pio_leds_0|data_out[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\comb_3|bcd_to_7seg1|WideOr5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \comb_3|bcd_to_7seg1|WideOr5~0 .extended_lut = "off";
defparam \comb_3|bcd_to_7seg1|WideOr5~0 .lut_mask = 64'h03033F3F33330F0F;
defparam \comb_3|bcd_to_7seg1|WideOr5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y6_N9
cyclonev_lcell_comb \comb_3|bcd_to_7seg1|WideOr4~0 (
// Equation(s):
// \comb_3|bcd_to_7seg1|WideOr4~0_combout  = ( \plat|pio_leds_0|data_out [1] & ( \plat|pio_leds_0|data_out[0]~DUPLICATE_q  & ( \plat|pio_leds_0|data_out [3] ) ) ) # ( !\plat|pio_leds_0|data_out [1] & ( \plat|pio_leds_0|data_out[0]~DUPLICATE_q  & ( 
// (\plat|pio_leds_0|data_out [3] & \plat|pio_leds_0|data_out [2]) ) ) ) # ( \plat|pio_leds_0|data_out [1] & ( !\plat|pio_leds_0|data_out[0]~DUPLICATE_q  & ( (!\plat|pio_leds_0|data_out [2]) # (\plat|pio_leds_0|data_out [3]) ) ) ) # ( 
// !\plat|pio_leds_0|data_out [1] & ( !\plat|pio_leds_0|data_out[0]~DUPLICATE_q  & ( (\plat|pio_leds_0|data_out [3] & \plat|pio_leds_0|data_out [2]) ) ) )

	.dataa(!\plat|pio_leds_0|data_out [3]),
	.datab(gnd),
	.datac(!\plat|pio_leds_0|data_out [2]),
	.datad(gnd),
	.datae(!\plat|pio_leds_0|data_out [1]),
	.dataf(!\plat|pio_leds_0|data_out[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\comb_3|bcd_to_7seg1|WideOr4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \comb_3|bcd_to_7seg1|WideOr4~0 .extended_lut = "off";
defparam \comb_3|bcd_to_7seg1|WideOr4~0 .lut_mask = 64'h0505F5F505055555;
defparam \comb_3|bcd_to_7seg1|WideOr4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y6_N15
cyclonev_lcell_comb \comb_3|bcd_to_7seg1|WideOr3~0 (
// Equation(s):
// \comb_3|bcd_to_7seg1|WideOr3~0_combout  = ( \plat|pio_leds_0|data_out [1] & ( ((\plat|pio_leds_0|data_out [2] & \plat|pio_leds_0|data_out[0]~DUPLICATE_q )) # (\plat|pio_leds_0|data_out [3]) ) ) # ( !\plat|pio_leds_0|data_out [1] & ( 
// (!\plat|pio_leds_0|data_out [2] & ((\plat|pio_leds_0|data_out[0]~DUPLICATE_q ))) # (\plat|pio_leds_0|data_out [2] & ((!\plat|pio_leds_0|data_out[0]~DUPLICATE_q ) # (\plat|pio_leds_0|data_out [3]))) ) )

	.dataa(!\plat|pio_leds_0|data_out [3]),
	.datab(gnd),
	.datac(!\plat|pio_leds_0|data_out [2]),
	.datad(!\plat|pio_leds_0|data_out[0]~DUPLICATE_q ),
	.datae(!\plat|pio_leds_0|data_out [1]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\comb_3|bcd_to_7seg1|WideOr3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \comb_3|bcd_to_7seg1|WideOr3~0 .extended_lut = "off";
defparam \comb_3|bcd_to_7seg1|WideOr3~0 .lut_mask = 64'h0FF5555F0FF5555F;
defparam \comb_3|bcd_to_7seg1|WideOr3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y6_N57
cyclonev_lcell_comb \comb_3|bcd_to_7seg1|WideOr2~0 (
// Equation(s):
// \comb_3|bcd_to_7seg1|WideOr2~0_combout  = ( \plat|pio_leds_0|data_out [3] & ( ((\plat|pio_leds_0|data_out [1]) # (\plat|pio_leds_0|data_out[0]~DUPLICATE_q )) # (\plat|pio_leds_0|data_out [2]) ) ) # ( !\plat|pio_leds_0|data_out [3] & ( 
// ((\plat|pio_leds_0|data_out [2] & !\plat|pio_leds_0|data_out [1])) # (\plat|pio_leds_0|data_out[0]~DUPLICATE_q ) ) )

	.dataa(gnd),
	.datab(!\plat|pio_leds_0|data_out [2]),
	.datac(!\plat|pio_leds_0|data_out[0]~DUPLICATE_q ),
	.datad(!\plat|pio_leds_0|data_out [1]),
	.datae(gnd),
	.dataf(!\plat|pio_leds_0|data_out [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\comb_3|bcd_to_7seg1|WideOr2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \comb_3|bcd_to_7seg1|WideOr2~0 .extended_lut = "off";
defparam \comb_3|bcd_to_7seg1|WideOr2~0 .lut_mask = 64'h3F0F3F0F3FFF3FFF;
defparam \comb_3|bcd_to_7seg1|WideOr2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y6_N26
dffeas \plat|pio_leds_0|data_out[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|nios2_gen2_0|cpu|d_writedata [0]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\plat|pio_leds_0|always0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|pio_leds_0|data_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|pio_leds_0|data_out[0] .is_wysiwyg = "true";
defparam \plat|pio_leds_0|data_out[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y6_N27
cyclonev_lcell_comb \comb_3|bcd_to_7seg1|WideOr1~0 (
// Equation(s):
// \comb_3|bcd_to_7seg1|WideOr1~0_combout  = ( \plat|pio_leds_0|data_out [2] & ( \plat|pio_leds_0|data_out [0] & ( (\plat|pio_leds_0|data_out [3]) # (\plat|pio_leds_0|data_out [1]) ) ) ) # ( !\plat|pio_leds_0|data_out [2] & ( \plat|pio_leds_0|data_out [0] & 
// ( (!\plat|pio_leds_0|data_out [3]) # (\plat|pio_leds_0|data_out [1]) ) ) ) # ( \plat|pio_leds_0|data_out [2] & ( !\plat|pio_leds_0|data_out [0] & ( \plat|pio_leds_0|data_out [3] ) ) ) # ( !\plat|pio_leds_0|data_out [2] & ( !\plat|pio_leds_0|data_out [0] & 
// ( \plat|pio_leds_0|data_out [1] ) ) )

	.dataa(!\plat|pio_leds_0|data_out [1]),
	.datab(gnd),
	.datac(!\plat|pio_leds_0|data_out [3]),
	.datad(gnd),
	.datae(!\plat|pio_leds_0|data_out [2]),
	.dataf(!\plat|pio_leds_0|data_out [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\comb_3|bcd_to_7seg1|WideOr1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \comb_3|bcd_to_7seg1|WideOr1~0 .extended_lut = "off";
defparam \comb_3|bcd_to_7seg1|WideOr1~0 .lut_mask = 64'h55550F0FF5F55F5F;
defparam \comb_3|bcd_to_7seg1|WideOr1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y6_N6
cyclonev_lcell_comb \comb_3|bcd_to_7seg1|WideOr0~0 (
// Equation(s):
// \comb_3|bcd_to_7seg1|WideOr0~0_combout  = ( \plat|pio_leds_0|data_out [0] & ( (!\plat|pio_leds_0|data_out [3] & (!\plat|pio_leds_0|data_out [1] $ (!\plat|pio_leds_0|data_out [2]))) # (\plat|pio_leds_0|data_out [3] & (!\plat|pio_leds_0|data_out [1] & 
// !\plat|pio_leds_0|data_out [2])) ) ) # ( !\plat|pio_leds_0|data_out [0] & ( !\plat|pio_leds_0|data_out [3] $ (((!\plat|pio_leds_0|data_out [1] & !\plat|pio_leds_0|data_out [2]))) ) )

	.dataa(gnd),
	.datab(!\plat|pio_leds_0|data_out [3]),
	.datac(!\plat|pio_leds_0|data_out [1]),
	.datad(!\plat|pio_leds_0|data_out [2]),
	.datae(gnd),
	.dataf(!\plat|pio_leds_0|data_out [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\comb_3|bcd_to_7seg1|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \comb_3|bcd_to_7seg1|WideOr0~0 .extended_lut = "off";
defparam \comb_3|bcd_to_7seg1|WideOr0~0 .lut_mask = 64'h3CCC3CCC3CC03CC0;
defparam \comb_3|bcd_to_7seg1|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y6_N45
cyclonev_lcell_comb \comb_3|bcd_to_7seg2|WideOr6~0 (
// Equation(s):
// \comb_3|bcd_to_7seg2|WideOr6~0_combout  = ( \plat|pio_leds_0|data_out [5] & ( \plat|pio_leds_0|data_out [7] ) ) # ( !\plat|pio_leds_0|data_out [5] & ( !\plat|pio_leds_0|data_out [6] $ (((!\plat|pio_leds_0|data_out [4]) # (\plat|pio_leds_0|data_out [7]))) 
// ) )

	.dataa(!\plat|pio_leds_0|data_out [7]),
	.datab(gnd),
	.datac(!\plat|pio_leds_0|data_out [6]),
	.datad(!\plat|pio_leds_0|data_out [4]),
	.datae(gnd),
	.dataf(!\plat|pio_leds_0|data_out [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\comb_3|bcd_to_7seg2|WideOr6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \comb_3|bcd_to_7seg2|WideOr6~0 .extended_lut = "off";
defparam \comb_3|bcd_to_7seg2|WideOr6~0 .lut_mask = 64'h0FA50FA555555555;
defparam \comb_3|bcd_to_7seg2|WideOr6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y6_N54
cyclonev_lcell_comb \comb_3|bcd_to_7seg2|WideOr5~0 (
// Equation(s):
// \comb_3|bcd_to_7seg2|WideOr5~0_combout  = ( \plat|pio_leds_0|data_out [6] & ( (!\plat|pio_leds_0|data_out [5] $ (!\plat|pio_leds_0|data_out [4])) # (\plat|pio_leds_0|data_out [7]) ) ) # ( !\plat|pio_leds_0|data_out [6] & ( (\plat|pio_leds_0|data_out [7] & 
// \plat|pio_leds_0|data_out [5]) ) )

	.dataa(!\plat|pio_leds_0|data_out [7]),
	.datab(gnd),
	.datac(!\plat|pio_leds_0|data_out [5]),
	.datad(!\plat|pio_leds_0|data_out [4]),
	.datae(gnd),
	.dataf(!\plat|pio_leds_0|data_out [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\comb_3|bcd_to_7seg2|WideOr5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \comb_3|bcd_to_7seg2|WideOr5~0 .extended_lut = "off";
defparam \comb_3|bcd_to_7seg2|WideOr5~0 .lut_mask = 64'h050505055FF55FF5;
defparam \comb_3|bcd_to_7seg2|WideOr5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y6_N9
cyclonev_lcell_comb \comb_3|bcd_to_7seg2|WideOr4~0 (
// Equation(s):
// \comb_3|bcd_to_7seg2|WideOr4~0_combout  = ( \plat|pio_leds_0|data_out [5] & ( ((!\plat|pio_leds_0|data_out [6] & !\plat|pio_leds_0|data_out [4])) # (\plat|pio_leds_0|data_out [7]) ) ) # ( !\plat|pio_leds_0|data_out [5] & ( (\plat|pio_leds_0|data_out [7] & 
// \plat|pio_leds_0|data_out [6]) ) )

	.dataa(!\plat|pio_leds_0|data_out [7]),
	.datab(gnd),
	.datac(!\plat|pio_leds_0|data_out [6]),
	.datad(!\plat|pio_leds_0|data_out [4]),
	.datae(gnd),
	.dataf(!\plat|pio_leds_0|data_out [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\comb_3|bcd_to_7seg2|WideOr4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \comb_3|bcd_to_7seg2|WideOr4~0 .extended_lut = "off";
defparam \comb_3|bcd_to_7seg2|WideOr4~0 .lut_mask = 64'h05050505F555F555;
defparam \comb_3|bcd_to_7seg2|WideOr4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y6_N3
cyclonev_lcell_comb \comb_3|bcd_to_7seg2|WideOr3~0 (
// Equation(s):
// \comb_3|bcd_to_7seg2|WideOr3~0_combout  = (!\plat|pio_leds_0|data_out [6] & ((!\plat|pio_leds_0|data_out [5] & ((\plat|pio_leds_0|data_out [4]))) # (\plat|pio_leds_0|data_out [5] & (\plat|pio_leds_0|data_out [7])))) # (\plat|pio_leds_0|data_out [6] & 
// ((!\plat|pio_leds_0|data_out [5] $ (\plat|pio_leds_0|data_out [4])) # (\plat|pio_leds_0|data_out [7])))

	.dataa(!\plat|pio_leds_0|data_out [5]),
	.datab(!\plat|pio_leds_0|data_out [6]),
	.datac(!\plat|pio_leds_0|data_out [7]),
	.datad(!\plat|pio_leds_0|data_out [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\comb_3|bcd_to_7seg2|WideOr3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \comb_3|bcd_to_7seg2|WideOr3~0 .extended_lut = "off";
defparam \comb_3|bcd_to_7seg2|WideOr3~0 .lut_mask = 64'h279F279F279F279F;
defparam \comb_3|bcd_to_7seg2|WideOr3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y6_N33
cyclonev_lcell_comb \comb_3|bcd_to_7seg2|WideOr2~0 (
// Equation(s):
// \comb_3|bcd_to_7seg2|WideOr2~0_combout  = ((!\plat|pio_leds_0|data_out [5] & ((\plat|pio_leds_0|data_out [6]))) # (\plat|pio_leds_0|data_out [5] & (\plat|pio_leds_0|data_out [7]))) # (\plat|pio_leds_0|data_out [4])

	.dataa(!\plat|pio_leds_0|data_out [7]),
	.datab(!\plat|pio_leds_0|data_out [4]),
	.datac(!\plat|pio_leds_0|data_out [6]),
	.datad(!\plat|pio_leds_0|data_out [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\comb_3|bcd_to_7seg2|WideOr2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \comb_3|bcd_to_7seg2|WideOr2~0 .extended_lut = "off";
defparam \comb_3|bcd_to_7seg2|WideOr2~0 .lut_mask = 64'h3F773F773F773F77;
defparam \comb_3|bcd_to_7seg2|WideOr2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y6_N30
cyclonev_lcell_comb \comb_3|bcd_to_7seg2|WideOr1~0 (
// Equation(s):
// \comb_3|bcd_to_7seg2|WideOr1~0_combout  = (!\plat|pio_leds_0|data_out [4] & ((!\plat|pio_leds_0|data_out [6] & ((\plat|pio_leds_0|data_out [5]))) # (\plat|pio_leds_0|data_out [6] & (\plat|pio_leds_0|data_out [7])))) # (\plat|pio_leds_0|data_out [4] & 
// ((!\plat|pio_leds_0|data_out [7] $ (\plat|pio_leds_0|data_out [6])) # (\plat|pio_leds_0|data_out [5])))

	.dataa(!\plat|pio_leds_0|data_out [7]),
	.datab(!\plat|pio_leds_0|data_out [4]),
	.datac(!\plat|pio_leds_0|data_out [5]),
	.datad(!\plat|pio_leds_0|data_out [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\comb_3|bcd_to_7seg2|WideOr1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \comb_3|bcd_to_7seg2|WideOr1~0 .extended_lut = "off";
defparam \comb_3|bcd_to_7seg2|WideOr1~0 .lut_mask = 64'h2F572F572F572F57;
defparam \comb_3|bcd_to_7seg2|WideOr1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y6_N0
cyclonev_lcell_comb \comb_3|bcd_to_7seg2|WideOr0~0 (
// Equation(s):
// \comb_3|bcd_to_7seg2|WideOr0~0_combout  = ( \plat|pio_leds_0|data_out [5] & ( (!\plat|pio_leds_0|data_out [7] & ((!\plat|pio_leds_0|data_out [6]) # (!\plat|pio_leds_0|data_out [4]))) ) ) # ( !\plat|pio_leds_0|data_out [5] & ( !\plat|pio_leds_0|data_out 
// [6] $ (!\plat|pio_leds_0|data_out [7]) ) )

	.dataa(gnd),
	.datab(!\plat|pio_leds_0|data_out [6]),
	.datac(!\plat|pio_leds_0|data_out [4]),
	.datad(!\plat|pio_leds_0|data_out [7]),
	.datae(gnd),
	.dataf(!\plat|pio_leds_0|data_out [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\comb_3|bcd_to_7seg2|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \comb_3|bcd_to_7seg2|WideOr0~0 .extended_lut = "off";
defparam \comb_3|bcd_to_7seg2|WideOr0~0 .lut_mask = 64'h33CC33CCFC00FC00;
defparam \comb_3|bcd_to_7seg2|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

endmodule
