15:54:25 INFO  : Registering command handlers for SDK TCF services
15:54:26 INFO  : Launching XSCT server: xsct -n -interactive /home/josh/projects/ece1195/Lab-1True/Lab_1/Lab_1.sdk/temp_xsdb_launch_script.tcl
15:54:28 INFO  : XSCT server has started successfully.
15:54:28 INFO  : Successfully done setting XSCT server connection channel  
15:54:28 INFO  : Successfully done setting SDK workspace  
15:54:28 INFO  : Processing command line option -hwspec /home/josh/projects/ece1195/Lab-1True/Lab_1/Lab_1.sdk/Lab_1_wrapper.hdf.
16:09:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:09:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

16:14:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:14:25 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017B8446BA' is selected.
16:14:25 INFO  : 'jtag frequency' command is executed.
16:14:25 INFO  : Sourcing of '/home/josh/projects/ece1195/Lab-1True/Lab_1/Lab_1.sdk/Lab_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:14:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017B8446BA" && level==0} -index 1' command is executed.
16:14:27 INFO  : FPGA configured successfully with bitstream "/home/josh/projects/ece1195/Lab-1True/Lab_1/Lab_1.sdk/Lab_1_wrapper_hw_platform_0/Lab_1_wrapper.bit"
16:14:27 INFO  : Context for 'APU' is selected.
16:14:27 INFO  : Hardware design information is loaded from '/home/josh/projects/ece1195/Lab-1True/Lab_1/Lab_1.sdk/Lab_1_wrapper_hw_platform_0/system.hdf'.
16:14:27 INFO  : 'configparams force-mem-access 1' command is executed.
16:14:27 INFO  : Context for 'APU' is selected.
16:14:27 INFO  : 'stop' command is executed.
16:14:28 INFO  : 'ps7_init' command is executed.
16:14:28 INFO  : 'ps7_post_config' command is executed.
16:14:28 INFO  : 'configparams force-mem-access 0' command is executed.
16:14:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/josh/projects/ece1195/Lab-1True/Lab_1/Lab_1.sdk/Lab_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017B8446BA" && level==0} -index 1
fpga -file /home/josh/projects/ece1195/Lab-1True/Lab_1/Lab_1.sdk/Lab_1_wrapper_hw_platform_0/Lab_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017B8446BA"} -index 0
loadhw -hw /home/josh/projects/ece1195/Lab-1True/Lab_1/Lab_1.sdk/Lab_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017B8446BA"} -index 0
stop
ps7_init
ps7_post_config
configparams force-mem-access 0
----------------End of Script----------------

16:14:28 INFO  : Memory regions updated for context APU
16:14:28 INFO  : Launch script is exported to file '/home/josh/projects/ece1195/Lab-1True/Lab_1/Lab_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
16:17:28 INFO  : Disconnected from the channel tcfchan#1.
16:17:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:17:29 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017B8446BA' is selected.
16:17:29 INFO  : 'jtag frequency' command is executed.
16:17:29 INFO  : Sourcing of '/home/josh/projects/ece1195/Lab-1True/Lab_1/Lab_1.sdk/Lab_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:17:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017B8446BA" && level==0} -index 1' command is executed.
16:17:32 INFO  : FPGA configured successfully with bitstream "/home/josh/projects/ece1195/Lab-1True/Lab_1/Lab_1.sdk/Lab_1_wrapper_hw_platform_0/Lab_1_wrapper.bit"
16:17:32 INFO  : Context for 'APU' is selected.
16:17:33 INFO  : Hardware design information is loaded from '/home/josh/projects/ece1195/Lab-1True/Lab_1/Lab_1.sdk/Lab_1_wrapper_hw_platform_0/system.hdf'.
16:17:33 INFO  : 'configparams force-mem-access 1' command is executed.
16:17:33 INFO  : Context for 'APU' is selected.
16:17:33 INFO  : 'stop' command is executed.
16:17:33 INFO  : 'ps7_init' command is executed.
16:17:33 INFO  : 'ps7_post_config' command is executed.
16:17:33 INFO  : 'configparams force-mem-access 0' command is executed.
16:17:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/josh/projects/ece1195/Lab-1True/Lab_1/Lab_1.sdk/Lab_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017B8446BA" && level==0} -index 1
fpga -file /home/josh/projects/ece1195/Lab-1True/Lab_1/Lab_1.sdk/Lab_1_wrapper_hw_platform_0/Lab_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017B8446BA"} -index 0
loadhw -hw /home/josh/projects/ece1195/Lab-1True/Lab_1/Lab_1.sdk/Lab_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017B8446BA"} -index 0
stop
ps7_init
ps7_post_config
configparams force-mem-access 0
----------------End of Script----------------

16:17:33 INFO  : Memory regions updated for context APU
16:17:33 INFO  : Launch script is exported to file '/home/josh/projects/ece1195/Lab-1True/Lab_1/Lab_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
16:24:33 INFO  : Disconnected from the channel tcfchan#2.
16:24:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:24:34 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017B8446BA' is selected.
16:24:34 INFO  : 'jtag frequency' command is executed.
16:24:34 INFO  : Sourcing of '/home/josh/projects/ece1195/Lab-1True/Lab_1/Lab_1.sdk/Lab_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:24:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017B8446BA" && level==0} -index 1' command is executed.
16:24:37 INFO  : FPGA configured successfully with bitstream "/home/josh/projects/ece1195/Lab-1True/Lab_1/Lab_1.sdk/Lab_1_wrapper_hw_platform_0/Lab_1_wrapper.bit"
16:24:37 INFO  : Context for 'APU' is selected.
16:24:37 INFO  : Hardware design information is loaded from '/home/josh/projects/ece1195/Lab-1True/Lab_1/Lab_1.sdk/Lab_1_wrapper_hw_platform_0/system.hdf'.
16:24:37 INFO  : 'configparams force-mem-access 1' command is executed.
16:24:37 INFO  : Context for 'APU' is selected.
16:24:37 INFO  : 'stop' command is executed.
16:24:38 INFO  : 'ps7_init' command is executed.
16:24:38 INFO  : 'ps7_post_config' command is executed.
16:24:38 INFO  : 'configparams force-mem-access 0' command is executed.
16:24:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/josh/projects/ece1195/Lab-1True/Lab_1/Lab_1.sdk/Lab_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017B8446BA" && level==0} -index 1
fpga -file /home/josh/projects/ece1195/Lab-1True/Lab_1/Lab_1.sdk/Lab_1_wrapper_hw_platform_0/Lab_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017B8446BA"} -index 0
loadhw -hw /home/josh/projects/ece1195/Lab-1True/Lab_1/Lab_1.sdk/Lab_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017B8446BA"} -index 0
stop
ps7_init
ps7_post_config
configparams force-mem-access 0
----------------End of Script----------------

16:24:38 INFO  : Memory regions updated for context APU
16:24:38 INFO  : Launch script is exported to file '/home/josh/projects/ece1195/Lab-1True/Lab_1/Lab_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
16:25:41 INFO  : Disconnected from the channel tcfchan#3.
16:25:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:25:42 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017B8446BA' is selected.
16:25:42 INFO  : 'jtag frequency' command is executed.
16:25:42 INFO  : Sourcing of '/home/josh/projects/ece1195/Lab-1True/Lab_1/Lab_1.sdk/Lab_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:25:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017B8446BA" && level==0} -index 1' command is executed.
16:25:44 INFO  : FPGA configured successfully with bitstream "/home/josh/projects/ece1195/Lab-1True/Lab_1/Lab_1.sdk/Lab_1_wrapper_hw_platform_0/Lab_1_wrapper.bit"
16:25:44 INFO  : Context for 'APU' is selected.
16:25:45 INFO  : Hardware design information is loaded from '/home/josh/projects/ece1195/Lab-1True/Lab_1/Lab_1.sdk/Lab_1_wrapper_hw_platform_0/system.hdf'.
16:25:45 INFO  : 'configparams force-mem-access 1' command is executed.
16:25:45 INFO  : Context for 'APU' is selected.
16:25:45 INFO  : 'stop' command is executed.
16:25:45 INFO  : 'ps7_init' command is executed.
16:25:45 INFO  : 'ps7_post_config' command is executed.
16:25:45 INFO  : 'configparams force-mem-access 0' command is executed.
16:25:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/josh/projects/ece1195/Lab-1True/Lab_1/Lab_1.sdk/Lab_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017B8446BA" && level==0} -index 1
fpga -file /home/josh/projects/ece1195/Lab-1True/Lab_1/Lab_1.sdk/Lab_1_wrapper_hw_platform_0/Lab_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017B8446BA"} -index 0
loadhw -hw /home/josh/projects/ece1195/Lab-1True/Lab_1/Lab_1.sdk/Lab_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017B8446BA"} -index 0
stop
ps7_init
ps7_post_config
configparams force-mem-access 0
----------------End of Script----------------

16:25:45 INFO  : Memory regions updated for context APU
16:25:45 INFO  : Launch script is exported to file '/home/josh/projects/ece1195/Lab-1True/Lab_1/Lab_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
