module top_module( 
    input [3:0] in,
    output [2:0] out_both,
    output [3:1] out_any,
    output [3:0] out_different );
    assign out_both = in[3:1] & in[2:0];//we are shifting input to get respective pairs to bitwise AND/OR  
    assign out_any[3:1] = in[3:1] | in[2:0]; 
    assign out_different = in ^ {in[0], in[3:1]};//we shift input one bit to left and concantenate 0 and then do bitwise XOR

endmodule
