#! /usr/bin/vvp
:ivl_version "10.3 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x5571ddc473c0 .scope module, "test_bench" "test_bench" 2 6;
 .timescale 0 0;
v0x5571ddc7e4c0_0 .net "D", 0 0, v0x5571ddc7d880_0;  1 drivers
v0x5571ddc7e580_0 .var "clk", 0 0;
v0x5571ddc7e620_0 .var "n1", 31 0;
v0x5571ddc7e6c0_0 .var "n2", 31 0;
v0x5571ddc7e760_0 .net "out", 31 0, v0x5571ddc7a4b0_0;  1 drivers
v0x5571ddc7e870_0 .var "reset", 0 0;
S_0x5571ddc47540 .scope module, "m1" "gcd" 2 13, 3 5 0, S_0x5571ddc473c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "n1"
    .port_info 1 /INPUT 32 "n2"
    .port_info 2 /OUTPUT 32 "out"
    .port_info 3 /OUTPUT 1 "D"
    .port_info 4 /INPUT 1 "clk"
    .port_info 5 /INPUT 1 "reset"
v0x5571ddc7d880_0 .var "D", 0 0;
v0x5571ddc7d960_0 .net "clk", 0 0, v0x5571ddc7e580_0;  1 drivers
v0x5571ddc7da20_0 .net "d", 0 0, v0x5571ddc3ac70_0;  1 drivers
v0x5571ddc7dac0_0 .net "eqflag", 0 0, v0x5571ddc7c8e0_0;  1 drivers
o0x7fcc8c199468 .functor BUFZ 1, C4<z>; HiZ drive
v0x5571ddc7dbb0_0 .net "gcdload", 0 0, o0x7fcc8c199468;  0 drivers
v0x5571ddc7dcf0_0 .net "ifflag", 0 0, v0x5571ddc7caa0_0;  1 drivers
v0x5571ddc7dde0_0 .net "load", 0 0, v0x5571ddc79540_0;  1 drivers
v0x5571ddc7de80_0 .net "n1", 31 0, v0x5571ddc7e620_0;  1 drivers
v0x5571ddc7df70_0 .net "n2", 31 0, v0x5571ddc7e6c0_0;  1 drivers
v0x5571ddc7e010_0 .net "out", 31 0, v0x5571ddc7a4b0_0;  alias, 1 drivers
v0x5571ddc7e100_0 .net "reset", 0 0, v0x5571ddc7e870_0;  1 drivers
v0x5571ddc7e1a0_0 .net "xload", 0 0, v0x5571ddc798b0_0;  1 drivers
v0x5571ddc7e240_0 .net "xsel", 0 0, v0x5571ddc79970_0;  1 drivers
v0x5571ddc7e2e0_0 .net "yload", 0 0, v0x5571ddc79a30_0;  1 drivers
v0x5571ddc7e380_0 .net "ysel", 0 0, v0x5571ddc79af0_0;  1 drivers
S_0x5571ddc4e090 .scope module, "m1" "control" 3 16, 4 5 0, S_0x5571ddc47540;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "eqflag"
    .port_info 3 /INPUT 1 "ifflag"
    .port_info 4 /OUTPUT 1 "d"
    .port_info 5 /OUTPUT 1 "xload"
    .port_info 6 /OUTPUT 1 "yload"
    .port_info 7 /OUTPUT 1 "xsel"
    .port_info 8 /OUTPUT 1 "ysel"
    .port_info 9 /OUTPUT 1 "gcdload"
P_0x5571ddc4e260 .param/l "in" 0 4 9, +C4<00000000000000000000000000000010>;
P_0x5571ddc4e2a0 .param/l "start" 0 4 9, +C4<00000000000000000000000000000001>;
P_0x5571ddc4e2e0 .param/l "stop" 0 4 9, +C4<00000000000000000000000000000111>;
P_0x5571ddc4e320 .param/l "test1" 0 4 9, +C4<00000000000000000000000000000011>;
P_0x5571ddc4e360 .param/l "test2" 0 4 9, +C4<00000000000000000000000000000100>;
P_0x5571ddc4e3a0 .param/l "update1" 0 4 9, +C4<00000000000000000000000000000101>;
P_0x5571ddc4e3e0 .param/l "update2" 0 4 9, +C4<00000000000000000000000000000110>;
v0x5571ddc58670_0 .net "clk", 0 0, v0x5571ddc7e580_0;  alias, 1 drivers
v0x5571ddc58710_0 .var "currstate", 3 0;
v0x5571ddc3ac70_0 .var "d", 0 0;
v0x5571ddc3a0a0_0 .net "eqflag", 0 0, v0x5571ddc7c8e0_0;  alias, 1 drivers
v0x5571ddc79540_0 .var "gcdload", 0 0;
v0x5571ddc79650_0 .net "ifflag", 0 0, v0x5571ddc7caa0_0;  alias, 1 drivers
v0x5571ddc79710_0 .var "nextstate", 3 0;
v0x5571ddc797f0_0 .net "reset", 0 0, v0x5571ddc7e870_0;  alias, 1 drivers
v0x5571ddc798b0_0 .var "xload", 0 0;
v0x5571ddc79970_0 .var "xsel", 0 0;
v0x5571ddc79a30_0 .var "yload", 0 0;
v0x5571ddc79af0_0 .var "ysel", 0 0;
E_0x5571ddc3fd80 .event posedge, v0x5571ddc797f0_0, v0x5571ddc58670_0;
S_0x5571ddc79cf0 .scope module, "m2" "datapath" 3 17, 5 5 0, S_0x5571ddc47540;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "xsel"
    .port_info 3 /INPUT 1 "ysel"
    .port_info 4 /INPUT 1 "xload"
    .port_info 5 /INPUT 1 "yload"
    .port_info 6 /INPUT 1 "load"
    .port_info 7 /INPUT 32 "n1"
    .port_info 8 /INPUT 32 "n2"
    .port_info 9 /OUTPUT 1 "eq"
    .port_info 10 /OUTPUT 1 "ifdecider"
    .port_info 11 /OUTPUT 32 "gcd"
v0x5571ddc7c820_0 .net "clk", 0 0, v0x5571ddc7e580_0;  alias, 1 drivers
v0x5571ddc7c8e0_0 .var "eq", 0 0;
v0x5571ddc7c9a0_0 .net "gcd", 31 0, v0x5571ddc7a4b0_0;  alias, 1 drivers
v0x5571ddc7caa0_0 .var "ifdecider", 0 0;
v0x5571ddc7cb70_0 .net "load", 0 0, o0x7fcc8c199468;  alias, 0 drivers
v0x5571ddc7cc10_0 .net "n1", 31 0, v0x5571ddc7e620_0;  alias, 1 drivers
v0x5571ddc7cce0_0 .net "n2", 31 0, v0x5571ddc7e6c0_0;  alias, 1 drivers
v0x5571ddc7cdb0_0 .net "reset", 0 0, v0x5571ddc7e870_0;  alias, 1 drivers
v0x5571ddc7cee0_0 .net "xload", 0 0, v0x5571ddc798b0_0;  alias, 1 drivers
v0x5571ddc7d010_0 .net "xmuxout", 31 0, L_0x5571ddc8ee40;  1 drivers
v0x5571ddc7d0b0_0 .net "xregout", 31 0, v0x5571ddc7b550_0;  1 drivers
v0x5571ddc7d1a0_0 .net "xsel", 0 0, v0x5571ddc79970_0;  alias, 1 drivers
v0x5571ddc7d290_0 .net "xtemp", 31 0, L_0x5571ddc7e910;  1 drivers
v0x5571ddc7d330_0 .net "yload", 0 0, v0x5571ddc79a30_0;  alias, 1 drivers
v0x5571ddc7d420_0 .net "ymuxout", 31 0, L_0x5571ddc8f1e0;  1 drivers
v0x5571ddc7d510_0 .net "yregout", 31 0, v0x5571ddc7c610_0;  1 drivers
v0x5571ddc7d5b0_0 .net "ysel", 0 0, v0x5571ddc79af0_0;  alias, 1 drivers
v0x5571ddc7d6a0_0 .net "ytemp", 31 0, L_0x5571ddc7ea70;  1 drivers
E_0x5571ddc3fb80 .event edge, v0x5571ddc7c610_0, v0x5571ddc7a350_0;
L_0x5571ddc7e910 .arith/sub 32, v0x5571ddc7b550_0, v0x5571ddc7c610_0;
L_0x5571ddc7ea70 .arith/sub 32, v0x5571ddc7c610_0, v0x5571ddc7b550_0;
S_0x5571ddc79fe0 .scope module, "GCDR" "register_file" 5 13, 6 4 0, S_0x5571ddc79cf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "load"
    .port_info 3 /INPUT 32 "data"
    .port_info 4 /OUTPUT 32 "out"
v0x5571ddc7a290_0 .net "clk", 0 0, v0x5571ddc7e580_0;  alias, 1 drivers
v0x5571ddc7a350_0 .net "data", 31 0, v0x5571ddc7b550_0;  alias, 1 drivers
v0x5571ddc7a410_0 .net "load", 0 0, o0x7fcc8c199468;  alias, 0 drivers
v0x5571ddc7a4b0_0 .var "out", 31 0;
v0x5571ddc7a590_0 .net "reset", 0 0, v0x5571ddc7e870_0;  alias, 1 drivers
E_0x5571ddc3ff80 .event posedge, v0x5571ddc58670_0;
S_0x5571ddc7a700 .scope module, "X" "mux" 5 39, 7 4 0, S_0x5571ddc79cf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "select"
    .port_info 1 /INPUT 32 "i0"
    .port_info 2 /INPUT 32 "i1"
    .port_info 3 /OUTPUT 32 "out"
v0x5571ddc7a8f0_0 .net *"_s0", 31 0, L_0x5571ddc7ebf0;  1 drivers
L_0x7fcc8c150018 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5571ddc7a9d0_0 .net *"_s3", 30 0, L_0x7fcc8c150018;  1 drivers
L_0x7fcc8c150060 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5571ddc7aab0_0 .net/2u *"_s4", 31 0, L_0x7fcc8c150060;  1 drivers
v0x5571ddc7ab70_0 .net *"_s6", 0 0, L_0x5571ddc8ed50;  1 drivers
v0x5571ddc7ac30_0 .net "i0", 31 0, L_0x5571ddc7e910;  alias, 1 drivers
v0x5571ddc7ad60_0 .net "i1", 31 0, v0x5571ddc7e620_0;  alias, 1 drivers
v0x5571ddc7ae40_0 .net "out", 31 0, L_0x5571ddc8ee40;  alias, 1 drivers
v0x5571ddc7af20_0 .net "select", 0 0, v0x5571ddc79970_0;  alias, 1 drivers
L_0x5571ddc7ebf0 .concat [ 1 31 0 0], v0x5571ddc79970_0, L_0x7fcc8c150018;
L_0x5571ddc8ed50 .cmp/eq 32, L_0x5571ddc7ebf0, L_0x7fcc8c150060;
L_0x5571ddc8ee40 .functor MUXZ 32, v0x5571ddc7e620_0, L_0x5571ddc7e910, L_0x5571ddc8ed50, C4<>;
S_0x5571ddc7b020 .scope module, "XR" "register_file" 5 11, 6 4 0, S_0x5571ddc79cf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "load"
    .port_info 3 /INPUT 32 "data"
    .port_info 4 /OUTPUT 32 "out"
v0x5571ddc7b2a0_0 .net "clk", 0 0, v0x5571ddc7e580_0;  alias, 1 drivers
v0x5571ddc7b390_0 .net "data", 31 0, L_0x5571ddc8ee40;  alias, 1 drivers
v0x5571ddc7b450_0 .net "load", 0 0, v0x5571ddc798b0_0;  alias, 1 drivers
v0x5571ddc7b550_0 .var "out", 31 0;
v0x5571ddc7b620_0 .net "reset", 0 0, v0x5571ddc7e870_0;  alias, 1 drivers
S_0x5571ddc7b7a0 .scope module, "Y" "mux" 5 40, 7 4 0, S_0x5571ddc79cf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "select"
    .port_info 1 /INPUT 32 "i0"
    .port_info 2 /INPUT 32 "i1"
    .port_info 3 /OUTPUT 32 "out"
v0x5571ddc7b970_0 .net *"_s0", 31 0, L_0x5571ddc8efc0;  1 drivers
L_0x7fcc8c1500a8 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5571ddc7ba70_0 .net *"_s3", 30 0, L_0x7fcc8c1500a8;  1 drivers
L_0x7fcc8c1500f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5571ddc7bb50_0 .net/2u *"_s4", 31 0, L_0x7fcc8c1500f0;  1 drivers
v0x5571ddc7bc10_0 .net *"_s6", 0 0, L_0x5571ddc8f0f0;  1 drivers
v0x5571ddc7bcd0_0 .net "i0", 31 0, L_0x5571ddc7ea70;  alias, 1 drivers
v0x5571ddc7be00_0 .net "i1", 31 0, v0x5571ddc7e6c0_0;  alias, 1 drivers
v0x5571ddc7bee0_0 .net "out", 31 0, L_0x5571ddc8f1e0;  alias, 1 drivers
v0x5571ddc7bfc0_0 .net "select", 0 0, v0x5571ddc79af0_0;  alias, 1 drivers
L_0x5571ddc8efc0 .concat [ 1 31 0 0], v0x5571ddc79af0_0, L_0x7fcc8c1500a8;
L_0x5571ddc8f0f0 .cmp/eq 32, L_0x5571ddc8efc0, L_0x7fcc8c1500f0;
L_0x5571ddc8f1e0 .functor MUXZ 32, v0x5571ddc7e6c0_0, L_0x5571ddc7ea70, L_0x5571ddc8f0f0, C4<>;
S_0x5571ddc7c0f0 .scope module, "YR" "register_file" 5 12, 6 4 0, S_0x5571ddc79cf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "load"
    .port_info 3 /INPUT 32 "data"
    .port_info 4 /OUTPUT 32 "out"
v0x5571ddc7c390_0 .net "clk", 0 0, v0x5571ddc7e580_0;  alias, 1 drivers
v0x5571ddc7c450_0 .net "data", 31 0, L_0x5571ddc8f1e0;  alias, 1 drivers
v0x5571ddc7c510_0 .net "load", 0 0, v0x5571ddc79a30_0;  alias, 1 drivers
v0x5571ddc7c610_0 .var "out", 31 0;
v0x5571ddc7c6b0_0 .net "reset", 0 0, v0x5571ddc7e870_0;  alias, 1 drivers
    .scope S_0x5571ddc4e090;
T_0 ;
    %wait E_0x5571ddc3fd80;
    %load/vec4 v0x5571ddc797f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x5571ddc58710_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x5571ddc79710_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5571ddc3ac70_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x5571ddc79710_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_0.8, 6;
    %jmp T_0.9;
T_0.2 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x5571ddc79710_0, 0;
    %jmp T_0.9;
T_0.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5571ddc798b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5571ddc79a30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5571ddc79970_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5571ddc79af0_0, 0;
    %load/vec4 v0x5571ddc3a0a0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_0.10, 4;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x5571ddc79710_0, 0;
    %jmp T_0.11;
T_0.10 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x5571ddc79710_0, 0;
T_0.11 ;
    %jmp T_0.9;
T_0.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5571ddc798b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5571ddc79a30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5571ddc79970_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5571ddc79af0_0, 0;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x5571ddc79710_0, 0;
    %jmp T_0.9;
T_0.5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5571ddc798b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5571ddc79a30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5571ddc79970_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5571ddc79af0_0, 0;
    %load/vec4 v0x5571ddc3a0a0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_0.12, 4;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x5571ddc79710_0, 0;
    %jmp T_0.13;
T_0.12 ;
    %load/vec4 v0x5571ddc79650_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_0.14, 4;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x5571ddc79710_0, 0;
    %jmp T_0.15;
T_0.14 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x5571ddc79710_0, 0;
T_0.15 ;
T_0.13 ;
    %jmp T_0.9;
T_0.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5571ddc79a30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5571ddc798b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5571ddc79af0_0, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x5571ddc79710_0, 0;
    %jmp T_0.9;
T_0.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5571ddc798b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5571ddc79a30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5571ddc79970_0, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x5571ddc79710_0, 0;
    %jmp T_0.9;
T_0.8 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5571ddc79540_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5571ddc3ac70_0, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x5571ddc79710_0, 0;
    %jmp T_0.9;
T_0.9 ;
    %pop/vec4 1;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x5571ddc7b020;
T_1 ;
    %wait E_0x5571ddc3ff80;
    %load/vec4 v0x5571ddc7b620_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5571ddc7b550_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x5571ddc7b450_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.2, 4;
    %load/vec4 v0x5571ddc7b390_0;
    %assign/vec4 v0x5571ddc7b550_0, 0;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v0x5571ddc7b550_0;
    %assign/vec4 v0x5571ddc7b550_0, 0;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x5571ddc7c0f0;
T_2 ;
    %wait E_0x5571ddc3ff80;
    %load/vec4 v0x5571ddc7c6b0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_2.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5571ddc7c610_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x5571ddc7c510_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_2.2, 4;
    %load/vec4 v0x5571ddc7c450_0;
    %assign/vec4 v0x5571ddc7c610_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0x5571ddc7c610_0;
    %assign/vec4 v0x5571ddc7c610_0, 0;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x5571ddc79fe0;
T_3 ;
    %wait E_0x5571ddc3ff80;
    %load/vec4 v0x5571ddc7a590_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_3.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5571ddc7a4b0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x5571ddc7a410_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_3.2, 4;
    %load/vec4 v0x5571ddc7a350_0;
    %assign/vec4 v0x5571ddc7a4b0_0, 0;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v0x5571ddc7a4b0_0;
    %assign/vec4 v0x5571ddc7a4b0_0, 0;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x5571ddc79cf0;
T_4 ;
    %wait E_0x5571ddc3fb80;
    %load/vec4 v0x5571ddc7d0b0_0;
    %load/vec4 v0x5571ddc7d510_0;
    %cmp/u;
    %jmp/0xz  T_4.0, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5571ddc7caa0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5571ddc7caa0_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x5571ddc79cf0;
T_5 ;
    %wait E_0x5571ddc3fb80;
    %load/vec4 v0x5571ddc7d0b0_0;
    %load/vec4 v0x5571ddc7d510_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5571ddc7cdb0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5571ddc7c8e0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5571ddc7c8e0_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x5571ddc47540;
T_6 ;
    %wait E_0x5571ddc3ff80;
    %load/vec4 v0x5571ddc7da20_0;
    %assign/vec4 v0x5571ddc7d880_0, 0;
    %jmp T_6;
    .thread T_6;
    .scope S_0x5571ddc473c0;
T_7 ;
    %vpi_call 2 17 "$monitor", "num1 = %d, num2 = %d, GCD(num1,num2) = %d", v0x5571ddc7e620_0, v0x5571ddc7e6c0_0, v0x5571ddc7e760_0 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5571ddc7e620_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5571ddc7e6c0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5571ddc7e580_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5571ddc7e870_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5571ddc7e870_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 121, 0, 32;
    %store/vec4 v0x5571ddc7e620_0, 0, 32;
    %pushi/vec4 11, 0, 32;
    %store/vec4 v0x5571ddc7e6c0_0, 0, 32;
    %delay 500, 0;
    %vpi_call 2 29 "$finish" {0 0 0};
    %end;
    .thread T_7;
    .scope S_0x5571ddc473c0;
T_8 ;
    %delay 5, 0;
    %load/vec4 v0x5571ddc7e580_0;
    %inv;
    %store/vec4 v0x5571ddc7e580_0, 0, 1;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 8;
    "N/A";
    "<interactive>";
    "test_bench.v";
    "gcd.v";
    "control.v";
    "datapath.v";
    "register_file.v";
    "mux.v";
