/* Generated by Yosys 0.9 (git sha1 1979e0b) */

(* top =  1  *)
(* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1426" *)
module accumulator_10bit_to_14bit(clk_psum, clk_shift, clk_out, rst_b, sign_weight, sign_in, in_msb, \in[0] , \in[1] , \in[2] , \in[3] , \in[4] , \in[5] , \in[6] , \in[7] , \in[8] , \in[9] , \out[0] , \out[1] , \out[2] , \out[3] , \out[4] , \out[5] , \out[6] , \out[7] , \out[8] , \out[9] , \out[10] , \out[11] , \out[12] , \out[13] , sign_out);
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1455|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1277" *)
  wire \adder.a_0_to_9[0] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1455|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1277" *)
  wire \adder.a_0_to_9[1] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1455|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1277" *)
  wire \adder.a_0_to_9[2] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1455|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1277" *)
  wire \adder.a_0_to_9[3] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1455|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1277" *)
  wire \adder.a_0_to_9[4] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1455|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1277" *)
  wire \adder.a_0_to_9[5] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1455|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1277" *)
  wire \adder.a_0_to_9[6] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1455|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1277" *)
  wire \adder.a_0_to_9[7] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1455|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1277" *)
  wire \adder.a_0_to_9[8] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1455|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1277" *)
  wire \adder.a_0_to_9[9] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1455|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1278" *)
  wire \adder.a_10 ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1455|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1279" *)
  wire \adder.a_11 ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1455|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1280" *)
  wire \adder.a_12 ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1455|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1281" *)
  wire \adder.a_13 ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1455|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1282" *)
  wire \adder.b_0 ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1455|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1283" *)
  wire \adder.b_1_to_13[0] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1455|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1283" *)
  wire \adder.b_1_to_13[10] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1455|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1283" *)
  wire \adder.b_1_to_13[11] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1455|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1283" *)
  wire \adder.b_1_to_13[12] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1455|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1283" *)
  wire \adder.b_1_to_13[1] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1455|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1283" *)
  wire \adder.b_1_to_13[2] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1455|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1283" *)
  wire \adder.b_1_to_13[3] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1455|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1283" *)
  wire \adder.b_1_to_13[4] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1455|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1283" *)
  wire \adder.b_1_to_13[5] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1455|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1283" *)
  wire \adder.b_1_to_13[6] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1455|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1283" *)
  wire \adder.b_1_to_13[7] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1455|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1283" *)
  wire \adder.b_1_to_13[8] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1455|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1283" *)
  wire \adder.b_1_to_13[9] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1455|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1286" *)
  wire \adder.c[0] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1455|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1286" *)
  wire \adder.c[10] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1455|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1286" *)
  wire \adder.c[11] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1455|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1286" *)
  wire \adder.c[12] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1455|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1286" *)
  (* unused_bits = "0" *)
  wire \adder.c[13] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1455|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1286" *)
  wire \adder.c[1] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1455|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1286" *)
  wire \adder.c[2] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1455|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1286" *)
  wire \adder.c[3] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1455|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1286" *)
  wire \adder.c[4] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1455|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1286" *)
  wire \adder.c[5] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1455|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1286" *)
  wire \adder.c[6] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1455|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1286" *)
  wire \adder.c[7] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1455|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1286" *)
  wire \adder.c[8] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1455|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1286" *)
  wire \adder.c[9] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1455|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1276" *)
  wire \adder.c_in ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1455|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1284" *)
  wire \adder.s[0] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1455|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1284" *)
  wire \adder.s[10] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1455|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1284" *)
  wire \adder.s[11] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1455|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1284" *)
  wire \adder.s[12] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1455|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1284" *)
  wire \adder.s[13] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1455|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1284" *)
  wire \adder.s[1] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1455|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1284" *)
  wire \adder.s[2] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1455|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1284" *)
  wire \adder.s[3] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1455|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1284" *)
  wire \adder.s[4] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1455|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1284" *)
  wire \adder.s[5] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1455|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1284" *)
  wire \adder.s[6] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1455|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1284" *)
  wire \adder.s[7] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1455|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1284" *)
  wire \adder.s[8] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1455|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1284" *)
  wire \adder.s[9] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1429" *)
  input clk_out;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1427" *)
  input clk_psum;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1428" *)
  input clk_shift;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1439" *)
  wire \complement[0] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1439" *)
  wire \complement[1] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1439" *)
  wire \complement[2] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1439" *)
  wire \complement[3] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1439" *)
  wire \complement[4] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1439" *)
  wire \complement[5] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1439" *)
  wire \complement[6] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1439" *)
  wire \complement[7] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1439" *)
  wire \complement[8] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1439" *)
  wire \complement[9] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1457|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1349" *)
  wire \dff_out.clk ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1457|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1351" *)
  wire \dff_out.in[0] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1457|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1351" *)
  wire \dff_out.in[10] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1457|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1351" *)
  wire \dff_out.in[11] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1457|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1351" *)
  wire \dff_out.in[12] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1457|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1351" *)
  wire \dff_out.in[13] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1457|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1351" *)
  wire \dff_out.in[1] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1457|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1351" *)
  wire \dff_out.in[2] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1457|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1351" *)
  wire \dff_out.in[3] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1457|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1351" *)
  wire \dff_out.in[4] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1457|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1351" *)
  wire \dff_out.in[5] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1457|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1351" *)
  wire \dff_out.in[6] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1457|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1351" *)
  wire \dff_out.in[7] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1457|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1351" *)
  wire \dff_out.in[8] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1457|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1351" *)
  wire \dff_out.in[9] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1457|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1352" *)
  wire \dff_out.out[0] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1457|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1352" *)
  wire \dff_out.out[10] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1457|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1352" *)
  wire \dff_out.out[11] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1457|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1352" *)
  wire \dff_out.out[12] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1457|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1352" *)
  wire \dff_out.out[13] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1457|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1352" *)
  wire \dff_out.out[1] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1457|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1352" *)
  wire \dff_out.out[2] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1457|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1352" *)
  wire \dff_out.out[3] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1457|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1352" *)
  wire \dff_out.out[4] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1457|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1352" *)
  wire \dff_out.out[5] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1457|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1352" *)
  wire \dff_out.out[6] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1457|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1352" *)
  wire \dff_out.out[7] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1457|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1352" *)
  wire \dff_out.out[8] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1457|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1352" *)
  wire \dff_out.out[9] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1457|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1350" *)
  wire \dff_out.rst_b ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1451|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1306" *)
  wire \dff_psum.clk ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1451|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1308" *)
  wire \dff_psum.in[0] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1451|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1308" *)
  wire \dff_psum.in[1] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1451|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1308" *)
  wire \dff_psum.in[2] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1451|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1308" *)
  wire \dff_psum.in[3] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1451|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1308" *)
  wire \dff_psum.in[4] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1451|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1308" *)
  wire \dff_psum.in[5] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1451|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1308" *)
  wire \dff_psum.in[6] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1451|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1308" *)
  wire \dff_psum.in[7] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1451|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1308" *)
  wire \dff_psum.in[8] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1451|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1308" *)
  wire \dff_psum.in[9] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1451|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1309" *)
  wire \dff_psum.out[0] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1451|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1309" *)
  wire \dff_psum.out[1] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1451|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1309" *)
  wire \dff_psum.out[2] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1451|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1309" *)
  wire \dff_psum.out[3] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1451|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1309" *)
  wire \dff_psum.out[4] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1451|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1309" *)
  wire \dff_psum.out[5] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1451|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1309" *)
  wire \dff_psum.out[6] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1451|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1309" *)
  wire \dff_psum.out[7] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1451|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1309" *)
  wire \dff_psum.out[8] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1451|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1309" *)
  wire \dff_psum.out[9] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1451|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1307" *)
  wire \dff_psum.rst_b ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1456|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1326" *)
  wire \dff_shift.clk ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1456|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1328" *)
  wire \dff_shift.in[0] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1456|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1328" *)
  wire \dff_shift.in[10] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1456|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1328" *)
  wire \dff_shift.in[11] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1456|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1328" *)
  wire \dff_shift.in[12] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1456|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1328" *)
  wire \dff_shift.in[1] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1456|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1328" *)
  wire \dff_shift.in[2] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1456|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1328" *)
  wire \dff_shift.in[3] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1456|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1328" *)
  wire \dff_shift.in[4] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1456|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1328" *)
  wire \dff_shift.in[5] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1456|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1328" *)
  wire \dff_shift.in[6] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1456|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1328" *)
  wire \dff_shift.in[7] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1456|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1328" *)
  wire \dff_shift.in[8] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1456|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1328" *)
  wire \dff_shift.in[9] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1456|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1329" *)
  wire \dff_shift.out[0] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1456|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1329" *)
  wire \dff_shift.out[10] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1456|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1329" *)
  wire \dff_shift.out[11] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1456|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1329" *)
  wire \dff_shift.out[12] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1456|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1329" *)
  wire \dff_shift.out[1] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1456|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1329" *)
  wire \dff_shift.out[2] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1456|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1329" *)
  wire \dff_shift.out[3] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1456|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1329" *)
  wire \dff_shift.out[4] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1456|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1329" *)
  wire \dff_shift.out[5] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1456|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1329" *)
  wire \dff_shift.out[6] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1456|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1329" *)
  wire \dff_shift.out[7] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1456|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1329" *)
  wire \dff_shift.out[8] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1456|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1329" *)
  wire \dff_shift.out[9] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1456|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1327" *)
  wire \dff_shift.rst_b ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1440" *)
  wire extension;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1434" *)
  input \in[0] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1434" *)
  input \in[1] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1434" *)
  input \in[2] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1434" *)
  input \in[3] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1434" *)
  input \in[4] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1434" *)
  input \in[5] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1434" *)
  input \in[6] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1434" *)
  input \in[7] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1434" *)
  input \in[8] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1434" *)
  input \in[9] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1433" *)
  input in_msb;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1452|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1374" *)
  wire \inverse_mux.in[0] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1452|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1374" *)
  wire \inverse_mux.in[1] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1452|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1374" *)
  wire \inverse_mux.in[2] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1452|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1374" *)
  wire \inverse_mux.in[3] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1452|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1374" *)
  wire \inverse_mux.in[4] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1452|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1374" *)
  wire \inverse_mux.in[5] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1452|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1374" *)
  wire \inverse_mux.in[6] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1452|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1374" *)
  wire \inverse_mux.in[7] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1452|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1374" *)
  wire \inverse_mux.in[8] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1452|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1374" *)
  wire \inverse_mux.in[9] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1452|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1379" *)
  wire \inverse_mux.in_0[0] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1452|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1379" *)
  wire \inverse_mux.in_0[1] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1452|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1379" *)
  wire \inverse_mux.in_0[2] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1452|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1379" *)
  wire \inverse_mux.in_0[3] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1452|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1379" *)
  wire \inverse_mux.in_0[4] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1452|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1379" *)
  wire \inverse_mux.in_0[5] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1452|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1379" *)
  wire \inverse_mux.in_0[6] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1452|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1379" *)
  wire \inverse_mux.in_0[7] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1452|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1379" *)
  wire \inverse_mux.in_0[8] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1452|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1379" *)
  wire \inverse_mux.in_0[9] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1452|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1380" *)
  wire \inverse_mux.in_1[0] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1452|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1380" *)
  wire \inverse_mux.in_1[1] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1452|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1380" *)
  wire \inverse_mux.in_1[2] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1452|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1380" *)
  wire \inverse_mux.in_1[3] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1452|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1380" *)
  wire \inverse_mux.in_1[4] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1452|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1380" *)
  wire \inverse_mux.in_1[5] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1452|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1380" *)
  wire \inverse_mux.in_1[6] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1452|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1380" *)
  wire \inverse_mux.in_1[7] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1452|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1380" *)
  wire \inverse_mux.in_1[8] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1452|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1380" *)
  wire \inverse_mux.in_1[9] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1452|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1378" *)
  wire \inverse_mux.in_b[0] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1452|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1378" *)
  wire \inverse_mux.in_b[1] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1452|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1378" *)
  wire \inverse_mux.in_b[2] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1452|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1378" *)
  wire \inverse_mux.in_b[3] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1452|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1378" *)
  wire \inverse_mux.in_b[4] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1452|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1378" *)
  wire \inverse_mux.in_b[5] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1452|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1378" *)
  wire \inverse_mux.in_b[6] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1452|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1378" *)
  wire \inverse_mux.in_b[7] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1452|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1378" *)
  wire \inverse_mux.in_b[8] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1452|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1378" *)
  wire \inverse_mux.in_b[9] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1452|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1375" *)
  wire \inverse_mux.out[0] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1452|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1375" *)
  wire \inverse_mux.out[1] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1452|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1375" *)
  wire \inverse_mux.out[2] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1452|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1375" *)
  wire \inverse_mux.out[3] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1452|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1375" *)
  wire \inverse_mux.out[4] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1452|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1375" *)
  wire \inverse_mux.out[5] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1452|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1375" *)
  wire \inverse_mux.out[6] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1452|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1375" *)
  wire \inverse_mux.out[7] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1452|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1375" *)
  wire \inverse_mux.out[8] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1452|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1375" *)
  wire \inverse_mux.out[9] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1452|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1373" *)
  wire \inverse_mux.sign ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1452|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1377" *)
  wire \inverse_mux.sign_b ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1435" *)
  output \out[0] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1435" *)
  output \out[10] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1435" *)
  output \out[11] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1435" *)
  output \out[12] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1435" *)
  output \out[13] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1435" *)
  output \out[1] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1435" *)
  output \out[2] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1435" *)
  output \out[3] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1435" *)
  output \out[4] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1435" *)
  output \out[5] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1435" *)
  output \out[6] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1435" *)
  output \out[7] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1435" *)
  output \out[8] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1435" *)
  output \out[9] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1438" *)
  wire \psum[0] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1438" *)
  wire \psum[1] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1438" *)
  wire \psum[2] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1438" *)
  wire \psum[3] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1438" *)
  wire \psum[4] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1438" *)
  wire \psum[5] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1438" *)
  wire \psum[6] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1438" *)
  wire \psum[7] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1438" *)
  wire \psum[8] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1438" *)
  wire \psum[9] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1430" *)
  input rst_b;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1441" *)
  wire \shift[0] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1441" *)
  wire \shift[10] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1441" *)
  wire \shift[11] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1441" *)
  wire \shift[12] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1441" *)
  wire \shift[1] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1441" *)
  wire \shift[2] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1441" *)
  wire \shift[3] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1441" *)
  wire \shift[4] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1441" *)
  wire \shift[5] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1441" *)
  wire \shift[6] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1441" *)
  wire \shift[7] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1441" *)
  wire \shift[8] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1441" *)
  wire \shift[9] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1432" *)
  input sign_in;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1444" *)
  wire sign_in_msb;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1443" *)
  wire sign_in_msb_b;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1436" *)
  output sign_out;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1445" *)
  wire sign_out_b;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1431" *)
  input sign_weight;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1442" *)
  wire \sum[0] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1442" *)
  wire \sum[10] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1442" *)
  wire \sum[11] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1442" *)
  wire \sum[12] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1442" *)
  wire \sum[13] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1442" *)
  wire \sum[1] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1442" *)
  wire \sum[2] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1442" *)
  wire \sum[3] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1442" *)
  wire \sum[4] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1442" *)
  wire \sum[5] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1442" *)
  wire \sum[6] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1442" *)
  wire \sum[7] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1442" *)
  wire \sum[8] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1442" *)
  wire \sum[9] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1446" *)
  wire tie_to_low;
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1455|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1287" *)
  full_adder \adder.fa_0  (
    .a(\adder.a_0_to_9[0] ),
    .b(\adder.b_0 ),
    .cin(\adder.c_in ),
    .cout(\adder.c[0] ),
    .s(\adder.s[0] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1455|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1288" *)
  full_adder \adder.fa_1  (
    .a(\adder.a_0_to_9[1] ),
    .b(\adder.b_1_to_13[0] ),
    .cin(\adder.c[0] ),
    .cout(\adder.c[1] ),
    .s(\adder.s[1] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1455|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1297" *)
  full_adder \adder.fa_10  (
    .a(\adder.a_10 ),
    .b(\adder.b_1_to_13[9] ),
    .cin(\adder.c[9] ),
    .cout(\adder.c[10] ),
    .s(\adder.s[10] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1455|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1298" *)
  full_adder \adder.fa_11  (
    .a(\adder.a_10 ),
    .b(\adder.b_1_to_13[10] ),
    .cin(\adder.c[10] ),
    .cout(\adder.c[11] ),
    .s(\adder.s[11] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1455|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1299" *)
  full_adder \adder.fa_12  (
    .a(\adder.a_10 ),
    .b(\adder.b_1_to_13[11] ),
    .cin(\adder.c[11] ),
    .cout(\adder.c[12] ),
    .s(\adder.s[12] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1455|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1300" *)
  full_adder \adder.fa_13  (
    .a(\adder.a_10 ),
    .b(\adder.b_1_to_13[12] ),
    .cin(\adder.c[12] ),
    .cout(\adder.c[13] ),
    .s(\adder.s[13] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1455|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1289" *)
  full_adder \adder.fa_2  (
    .a(\adder.a_0_to_9[2] ),
    .b(\adder.b_1_to_13[1] ),
    .cin(\adder.c[1] ),
    .cout(\adder.c[2] ),
    .s(\adder.s[2] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1455|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1290" *)
  full_adder \adder.fa_3  (
    .a(\adder.a_0_to_9[3] ),
    .b(\adder.b_1_to_13[2] ),
    .cin(\adder.c[2] ),
    .cout(\adder.c[3] ),
    .s(\adder.s[3] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1455|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1291" *)
  full_adder \adder.fa_4  (
    .a(\adder.a_0_to_9[4] ),
    .b(\adder.b_1_to_13[3] ),
    .cin(\adder.c[3] ),
    .cout(\adder.c[4] ),
    .s(\adder.s[4] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1455|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1292" *)
  full_adder \adder.fa_5  (
    .a(\adder.a_0_to_9[5] ),
    .b(\adder.b_1_to_13[4] ),
    .cin(\adder.c[4] ),
    .cout(\adder.c[5] ),
    .s(\adder.s[5] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1455|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1293" *)
  full_adder \adder.fa_6  (
    .a(\adder.a_0_to_9[6] ),
    .b(\adder.b_1_to_13[5] ),
    .cin(\adder.c[5] ),
    .cout(\adder.c[6] ),
    .s(\adder.s[6] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1455|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1294" *)
  full_adder \adder.fa_7  (
    .a(\adder.a_0_to_9[7] ),
    .b(\adder.b_1_to_13[6] ),
    .cin(\adder.c[6] ),
    .cout(\adder.c[7] ),
    .s(\adder.s[7] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1455|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1295" *)
  full_adder \adder.fa_8  (
    .a(\adder.a_0_to_9[8] ),
    .b(\adder.b_1_to_13[7] ),
    .cin(\adder.c[7] ),
    .cout(\adder.c[8] ),
    .s(\adder.s[8] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1455|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1296" *)
  full_adder \adder.fa_9  (
    .a(\adder.a_0_to_9[9] ),
    .b(\adder.b_1_to_13[8] ),
    .cin(\adder.c[8] ),
    .cout(\adder.c[9] ),
    .s(\adder.s[9] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1457|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1354" *)
  dff \dff_out.dff_0  (
    .clk(clk_out),
    .in(\adder.s[0] ),
    .out(\dff_out.out[0] ),
    .rst_b(rst_b)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1457|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1355" *)
  dff \dff_out.dff_1  (
    .clk(clk_out),
    .in(\adder.s[1] ),
    .out(\dff_out.out[1] ),
    .rst_b(rst_b)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1457|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1364" *)
  dff \dff_out.dff_10  (
    .clk(clk_out),
    .in(\adder.s[10] ),
    .out(\dff_out.out[10] ),
    .rst_b(rst_b)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1457|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1365" *)
  dff \dff_out.dff_11  (
    .clk(clk_out),
    .in(\adder.s[11] ),
    .out(\dff_out.out[11] ),
    .rst_b(rst_b)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1457|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1366" *)
  dff \dff_out.dff_12  (
    .clk(clk_out),
    .in(\adder.s[12] ),
    .out(\dff_out.out[12] ),
    .rst_b(rst_b)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1457|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1367" *)
  dff \dff_out.dff_13  (
    .clk(clk_out),
    .in(\adder.s[13] ),
    .out(\dff_out.out[13] ),
    .rst_b(rst_b)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1457|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1356" *)
  dff \dff_out.dff_2  (
    .clk(clk_out),
    .in(\adder.s[2] ),
    .out(\dff_out.out[2] ),
    .rst_b(rst_b)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1457|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1357" *)
  dff \dff_out.dff_3  (
    .clk(clk_out),
    .in(\adder.s[3] ),
    .out(\dff_out.out[3] ),
    .rst_b(rst_b)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1457|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1358" *)
  dff \dff_out.dff_4  (
    .clk(clk_out),
    .in(\adder.s[4] ),
    .out(\dff_out.out[4] ),
    .rst_b(rst_b)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1457|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1359" *)
  dff \dff_out.dff_5  (
    .clk(clk_out),
    .in(\adder.s[5] ),
    .out(\dff_out.out[5] ),
    .rst_b(rst_b)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1457|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1360" *)
  dff \dff_out.dff_6  (
    .clk(clk_out),
    .in(\adder.s[6] ),
    .out(\dff_out.out[6] ),
    .rst_b(rst_b)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1457|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1361" *)
  dff \dff_out.dff_7  (
    .clk(clk_out),
    .in(\adder.s[7] ),
    .out(\dff_out.out[7] ),
    .rst_b(rst_b)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1457|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1362" *)
  dff \dff_out.dff_8  (
    .clk(clk_out),
    .in(\adder.s[8] ),
    .out(\dff_out.out[8] ),
    .rst_b(rst_b)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1457|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1363" *)
  dff \dff_out.dff_9  (
    .clk(clk_out),
    .in(\adder.s[9] ),
    .out(\dff_out.out[9] ),
    .rst_b(rst_b)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1451|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1311" *)
  dff \dff_psum.dff_0  (
    .clk(clk_psum),
    .in(\in[0] ),
    .out(\dff_psum.out[0] ),
    .rst_b(rst_b)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1451|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1312" *)
  dff \dff_psum.dff_1  (
    .clk(clk_psum),
    .in(\in[1] ),
    .out(\dff_psum.out[1] ),
    .rst_b(rst_b)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1451|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1313" *)
  dff \dff_psum.dff_2  (
    .clk(clk_psum),
    .in(\in[2] ),
    .out(\dff_psum.out[2] ),
    .rst_b(rst_b)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1451|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1314" *)
  dff \dff_psum.dff_3  (
    .clk(clk_psum),
    .in(\in[3] ),
    .out(\dff_psum.out[3] ),
    .rst_b(rst_b)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1451|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1315" *)
  dff \dff_psum.dff_4  (
    .clk(clk_psum),
    .in(\in[4] ),
    .out(\dff_psum.out[4] ),
    .rst_b(rst_b)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1451|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1316" *)
  dff \dff_psum.dff_5  (
    .clk(clk_psum),
    .in(\in[5] ),
    .out(\dff_psum.out[5] ),
    .rst_b(rst_b)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1451|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1317" *)
  dff \dff_psum.dff_6  (
    .clk(clk_psum),
    .in(\in[6] ),
    .out(\dff_psum.out[6] ),
    .rst_b(rst_b)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1451|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1318" *)
  dff \dff_psum.dff_7  (
    .clk(clk_psum),
    .in(\in[7] ),
    .out(\dff_psum.out[7] ),
    .rst_b(rst_b)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1451|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1319" *)
  dff \dff_psum.dff_8  (
    .clk(clk_psum),
    .in(\in[8] ),
    .out(\dff_psum.out[8] ),
    .rst_b(rst_b)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1451|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1320" *)
  dff \dff_psum.dff_9  (
    .clk(clk_psum),
    .in(\in[9] ),
    .out(\dff_psum.out[9] ),
    .rst_b(rst_b)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1456|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1331" *)
  dff \dff_shift.dff_0  (
    .clk(clk_shift),
    .in(\adder.s[0] ),
    .out(\adder.b_1_to_13[0] ),
    .rst_b(rst_b)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1456|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1332" *)
  dff \dff_shift.dff_1  (
    .clk(clk_shift),
    .in(\adder.s[1] ),
    .out(\adder.b_1_to_13[1] ),
    .rst_b(rst_b)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1456|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1341" *)
  dff \dff_shift.dff_10  (
    .clk(clk_shift),
    .in(\adder.s[10] ),
    .out(\adder.b_1_to_13[10] ),
    .rst_b(rst_b)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1456|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1342" *)
  dff \dff_shift.dff_11  (
    .clk(clk_shift),
    .in(\adder.s[11] ),
    .out(\adder.b_1_to_13[11] ),
    .rst_b(rst_b)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1456|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1343" *)
  dff \dff_shift.dff_12  (
    .clk(clk_shift),
    .in(\adder.s[12] ),
    .out(\adder.b_1_to_13[12] ),
    .rst_b(rst_b)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1456|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1333" *)
  dff \dff_shift.dff_2  (
    .clk(clk_shift),
    .in(\adder.s[2] ),
    .out(\adder.b_1_to_13[2] ),
    .rst_b(rst_b)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1456|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1334" *)
  dff \dff_shift.dff_3  (
    .clk(clk_shift),
    .in(\adder.s[3] ),
    .out(\adder.b_1_to_13[3] ),
    .rst_b(rst_b)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1456|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1335" *)
  dff \dff_shift.dff_4  (
    .clk(clk_shift),
    .in(\adder.s[4] ),
    .out(\adder.b_1_to_13[4] ),
    .rst_b(rst_b)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1456|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1336" *)
  dff \dff_shift.dff_5  (
    .clk(clk_shift),
    .in(\adder.s[5] ),
    .out(\adder.b_1_to_13[5] ),
    .rst_b(rst_b)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1456|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1337" *)
  dff \dff_shift.dff_6  (
    .clk(clk_shift),
    .in(\adder.s[6] ),
    .out(\adder.b_1_to_13[6] ),
    .rst_b(rst_b)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1456|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1338" *)
  dff \dff_shift.dff_7  (
    .clk(clk_shift),
    .in(\adder.s[7] ),
    .out(\adder.b_1_to_13[7] ),
    .rst_b(rst_b)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1456|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1339" *)
  dff \dff_shift.dff_8  (
    .clk(clk_shift),
    .in(\adder.s[8] ),
    .out(\adder.b_1_to_13[8] ),
    .rst_b(rst_b)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1456|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1340" *)
  dff \dff_shift.dff_9  (
    .clk(clk_shift),
    .in(\adder.s[9] ),
    .out(\adder.b_1_to_13[9] ),
    .rst_b(rst_b)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1450" *)
  inverter inv_acc (
    .in(sign_in_msb_b),
    .out(\adder.c_in )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1448" *)
  inverter inv_sign_out (
    .in(sign_out_b),
    .out(sign_out)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1452|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1392" *)
  nand2 \inverse_mux.in_0_0  (
    .in_0(\dff_psum.out[0] ),
    .in_1(\inverse_mux.sign_b ),
    .out(\inverse_mux.in_0[0] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1452|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1394" *)
  nand2 \inverse_mux.in_0_1  (
    .in_0(\dff_psum.out[1] ),
    .in_1(\inverse_mux.sign_b ),
    .out(\inverse_mux.in_0[1] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1452|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1396" *)
  nand2 \inverse_mux.in_0_2  (
    .in_0(\dff_psum.out[2] ),
    .in_1(\inverse_mux.sign_b ),
    .out(\inverse_mux.in_0[2] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1452|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1398" *)
  nand2 \inverse_mux.in_0_3  (
    .in_0(\dff_psum.out[3] ),
    .in_1(\inverse_mux.sign_b ),
    .out(\inverse_mux.in_0[3] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1452|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1400" *)
  nand2 \inverse_mux.in_0_4  (
    .in_0(\dff_psum.out[4] ),
    .in_1(\inverse_mux.sign_b ),
    .out(\inverse_mux.in_0[4] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1452|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1402" *)
  nand2 \inverse_mux.in_0_5  (
    .in_0(\dff_psum.out[5] ),
    .in_1(\inverse_mux.sign_b ),
    .out(\inverse_mux.in_0[5] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1452|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1404" *)
  nand2 \inverse_mux.in_0_6  (
    .in_0(\dff_psum.out[6] ),
    .in_1(\inverse_mux.sign_b ),
    .out(\inverse_mux.in_0[6] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1452|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1406" *)
  nand2 \inverse_mux.in_0_7  (
    .in_0(\dff_psum.out[7] ),
    .in_1(\inverse_mux.sign_b ),
    .out(\inverse_mux.in_0[7] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1452|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1408" *)
  nand2 \inverse_mux.in_0_8  (
    .in_0(\dff_psum.out[8] ),
    .in_1(\inverse_mux.sign_b ),
    .out(\inverse_mux.in_0[8] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1452|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1410" *)
  nand2 \inverse_mux.in_0_9  (
    .in_0(\dff_psum.out[9] ),
    .in_1(\inverse_mux.sign_b ),
    .out(\inverse_mux.in_0[9] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1452|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1393" *)
  nand2 \inverse_mux.in_1_0  (
    .in_0(\inverse_mux.in_b[0] ),
    .in_1(\adder.c_in ),
    .out(\inverse_mux.in_1[0] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1452|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1395" *)
  nand2 \inverse_mux.in_1_1  (
    .in_0(\inverse_mux.in_b[1] ),
    .in_1(\adder.c_in ),
    .out(\inverse_mux.in_1[1] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1452|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1397" *)
  nand2 \inverse_mux.in_1_2  (
    .in_0(\inverse_mux.in_b[2] ),
    .in_1(\adder.c_in ),
    .out(\inverse_mux.in_1[2] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1452|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1399" *)
  nand2 \inverse_mux.in_1_3  (
    .in_0(\inverse_mux.in_b[3] ),
    .in_1(\adder.c_in ),
    .out(\inverse_mux.in_1[3] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1452|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1401" *)
  nand2 \inverse_mux.in_1_4  (
    .in_0(\inverse_mux.in_b[4] ),
    .in_1(\adder.c_in ),
    .out(\inverse_mux.in_1[4] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1452|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1403" *)
  nand2 \inverse_mux.in_1_5  (
    .in_0(\inverse_mux.in_b[5] ),
    .in_1(\adder.c_in ),
    .out(\inverse_mux.in_1[5] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1452|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1405" *)
  nand2 \inverse_mux.in_1_6  (
    .in_0(\inverse_mux.in_b[6] ),
    .in_1(\adder.c_in ),
    .out(\inverse_mux.in_1[6] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1452|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1407" *)
  nand2 \inverse_mux.in_1_7  (
    .in_0(\inverse_mux.in_b[7] ),
    .in_1(\adder.c_in ),
    .out(\inverse_mux.in_1[7] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1452|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1409" *)
  nand2 \inverse_mux.in_1_8  (
    .in_0(\inverse_mux.in_b[8] ),
    .in_1(\adder.c_in ),
    .out(\inverse_mux.in_1[8] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1452|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1411" *)
  nand2 \inverse_mux.in_1_9  (
    .in_0(\inverse_mux.in_b[9] ),
    .in_1(\adder.c_in ),
    .out(\inverse_mux.in_1[9] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1452|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1382" *)
  inverter \inverse_mux.inv_in_0  (
    .in(\dff_psum.out[0] ),
    .out(\inverse_mux.in_b[0] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1452|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1383" *)
  inverter \inverse_mux.inv_in_1  (
    .in(\dff_psum.out[1] ),
    .out(\inverse_mux.in_b[1] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1452|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1384" *)
  inverter \inverse_mux.inv_in_2  (
    .in(\dff_psum.out[2] ),
    .out(\inverse_mux.in_b[2] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1452|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1385" *)
  inverter \inverse_mux.inv_in_3  (
    .in(\dff_psum.out[3] ),
    .out(\inverse_mux.in_b[3] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1452|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1386" *)
  inverter \inverse_mux.inv_in_4  (
    .in(\dff_psum.out[4] ),
    .out(\inverse_mux.in_b[4] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1452|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1387" *)
  inverter \inverse_mux.inv_in_5  (
    .in(\dff_psum.out[5] ),
    .out(\inverse_mux.in_b[5] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1452|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1388" *)
  inverter \inverse_mux.inv_in_6  (
    .in(\dff_psum.out[6] ),
    .out(\inverse_mux.in_b[6] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1452|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1389" *)
  inverter \inverse_mux.inv_in_7  (
    .in(\dff_psum.out[7] ),
    .out(\inverse_mux.in_b[7] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1452|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1390" *)
  inverter \inverse_mux.inv_in_8  (
    .in(\dff_psum.out[8] ),
    .out(\inverse_mux.in_b[8] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1452|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1391" *)
  inverter \inverse_mux.inv_in_9  (
    .in(\dff_psum.out[9] ),
    .out(\inverse_mux.in_b[9] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1452|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1381" *)
  inverter \inverse_mux.inv_sign  (
    .in(\adder.c_in ),
    .out(\inverse_mux.sign_b )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1452|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1412" *)
  nand2 \inverse_mux.out_0  (
    .in_0(\inverse_mux.in_0[0] ),
    .in_1(\inverse_mux.in_1[0] ),
    .out(\adder.a_0_to_9[0] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1452|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1413" *)
  nand2 \inverse_mux.out_1  (
    .in_0(\inverse_mux.in_0[1] ),
    .in_1(\inverse_mux.in_1[1] ),
    .out(\adder.a_0_to_9[1] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1452|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1414" *)
  nand2 \inverse_mux.out_2  (
    .in_0(\inverse_mux.in_0[2] ),
    .in_1(\inverse_mux.in_1[2] ),
    .out(\adder.a_0_to_9[2] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1452|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1415" *)
  nand2 \inverse_mux.out_3  (
    .in_0(\inverse_mux.in_0[3] ),
    .in_1(\inverse_mux.in_1[3] ),
    .out(\adder.a_0_to_9[3] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1452|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1416" *)
  nand2 \inverse_mux.out_4  (
    .in_0(\inverse_mux.in_0[4] ),
    .in_1(\inverse_mux.in_1[4] ),
    .out(\adder.a_0_to_9[4] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1452|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1417" *)
  nand2 \inverse_mux.out_5  (
    .in_0(\inverse_mux.in_0[5] ),
    .in_1(\inverse_mux.in_1[5] ),
    .out(\adder.a_0_to_9[5] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1452|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1418" *)
  nand2 \inverse_mux.out_6  (
    .in_0(\inverse_mux.in_0[6] ),
    .in_1(\inverse_mux.in_1[6] ),
    .out(\adder.a_0_to_9[6] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1452|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1419" *)
  nand2 \inverse_mux.out_7  (
    .in_0(\inverse_mux.in_0[7] ),
    .in_1(\inverse_mux.in_1[7] ),
    .out(\adder.a_0_to_9[7] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1452|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1420" *)
  nand2 \inverse_mux.out_8  (
    .in_0(\inverse_mux.in_0[8] ),
    .in_1(\inverse_mux.in_1[8] ),
    .out(\adder.a_0_to_9[8] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1452|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1421" *)
  nand2 \inverse_mux.out_9  (
    .in_0(\inverse_mux.in_0[9] ),
    .in_1(\inverse_mux.in_1[9] ),
    .out(\adder.a_0_to_9[9] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1453" *)
  mux_2_1 mux (
    .in_0(\adder.c_in ),
    .in_1(\adder.a_0_to_9[9] ),
    .out(\adder.a_10 ),
    .s(sign_weight)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1449" *)
  nand2 nand_acc (
    .in_0(sign_in),
    .in_1(in_msb),
    .out(sign_in_msb_b)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1447" *)
  nor2 nor_sign_out (
    .in_0(sign_weight),
    .in_1(sign_in),
    .out(sign_out_b)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1454" *)
  tiel tie_low (
    .out(\adder.b_0 )
  );
  assign \sum[13]  = \adder.s[13] ;
  assign \sum[12]  = \adder.s[12] ;
  assign \sum[11]  = \adder.s[11] ;
  assign \sum[10]  = \adder.s[10] ;
  assign \sum[9]  = \adder.s[9] ;
  assign \sum[8]  = \adder.s[8] ;
  assign \sum[7]  = \adder.s[7] ;
  assign \sum[6]  = \adder.s[6] ;
  assign \sum[5]  = \adder.s[5] ;
  assign \sum[4]  = \adder.s[4] ;
  assign \sum[3]  = \adder.s[3] ;
  assign \sum[2]  = \adder.s[2] ;
  assign \sum[1]  = \adder.s[1] ;
  assign \sum[0]  = \adder.s[0] ;
  assign \shift[12]  = \adder.b_1_to_13[12] ;
  assign \shift[11]  = \adder.b_1_to_13[11] ;
  assign \shift[10]  = \adder.b_1_to_13[10] ;
  assign \shift[9]  = \adder.b_1_to_13[9] ;
  assign \shift[8]  = \adder.b_1_to_13[8] ;
  assign \shift[7]  = \adder.b_1_to_13[7] ;
  assign \shift[6]  = \adder.b_1_to_13[6] ;
  assign \shift[5]  = \adder.b_1_to_13[5] ;
  assign \shift[4]  = \adder.b_1_to_13[4] ;
  assign \shift[3]  = \adder.b_1_to_13[3] ;
  assign \shift[2]  = \adder.b_1_to_13[2] ;
  assign \shift[1]  = \adder.b_1_to_13[1] ;
  assign \shift[0]  = \adder.b_1_to_13[0] ;
  assign \out[13]  = \dff_out.out[13] ;
  assign \out[12]  = \dff_out.out[12] ;
  assign \out[11]  = \dff_out.out[11] ;
  assign \out[10]  = \dff_out.out[10] ;
  assign \out[9]  = \dff_out.out[9] ;
  assign \out[8]  = \dff_out.out[8] ;
  assign \out[7]  = \dff_out.out[7] ;
  assign \out[6]  = \dff_out.out[6] ;
  assign \out[5]  = \dff_out.out[5] ;
  assign \out[4]  = \dff_out.out[4] ;
  assign \out[3]  = \dff_out.out[3] ;
  assign \out[2]  = \dff_out.out[2] ;
  assign \out[1]  = \dff_out.out[1] ;
  assign \out[0]  = \dff_out.out[0] ;
  assign \complement[9]  = \adder.a_0_to_9[9] ;
  assign \complement[8]  = \adder.a_0_to_9[8] ;
  assign \complement[7]  = \adder.a_0_to_9[7] ;
  assign \complement[6]  = \adder.a_0_to_9[6] ;
  assign \complement[5]  = \adder.a_0_to_9[5] ;
  assign \complement[4]  = \adder.a_0_to_9[4] ;
  assign \complement[3]  = \adder.a_0_to_9[3] ;
  assign \complement[2]  = \adder.a_0_to_9[2] ;
  assign \complement[1]  = \adder.a_0_to_9[1] ;
  assign \complement[0]  = \adder.a_0_to_9[0] ;
  assign \psum[9]  = \dff_psum.out[9] ;
  assign \psum[8]  = \dff_psum.out[8] ;
  assign \psum[7]  = \dff_psum.out[7] ;
  assign \psum[6]  = \dff_psum.out[6] ;
  assign \psum[5]  = \dff_psum.out[5] ;
  assign \psum[4]  = \dff_psum.out[4] ;
  assign \psum[3]  = \dff_psum.out[3] ;
  assign \psum[2]  = \dff_psum.out[2] ;
  assign \psum[1]  = \dff_psum.out[1] ;
  assign \psum[0]  = \dff_psum.out[0] ;
  assign \dff_shift.in[12]  = \adder.s[12] ;
  assign \dff_shift.in[11]  = \adder.s[11] ;
  assign \dff_shift.in[10]  = \adder.s[10] ;
  assign \dff_shift.in[9]  = \adder.s[9] ;
  assign \dff_shift.in[8]  = \adder.s[8] ;
  assign \dff_shift.in[7]  = \adder.s[7] ;
  assign \dff_shift.in[6]  = \adder.s[6] ;
  assign \dff_shift.in[5]  = \adder.s[5] ;
  assign \dff_shift.in[4]  = \adder.s[4] ;
  assign \dff_shift.in[3]  = \adder.s[3] ;
  assign \dff_shift.in[2]  = \adder.s[2] ;
  assign \dff_shift.in[1]  = \adder.s[1] ;
  assign \dff_shift.in[0]  = \adder.s[0] ;
  assign \dff_shift.out[12]  = \adder.b_1_to_13[12] ;
  assign \dff_shift.out[11]  = \adder.b_1_to_13[11] ;
  assign \dff_shift.out[10]  = \adder.b_1_to_13[10] ;
  assign \dff_shift.out[9]  = \adder.b_1_to_13[9] ;
  assign \dff_shift.out[8]  = \adder.b_1_to_13[8] ;
  assign \dff_shift.out[7]  = \adder.b_1_to_13[7] ;
  assign \dff_shift.out[6]  = \adder.b_1_to_13[6] ;
  assign \dff_shift.out[5]  = \adder.b_1_to_13[5] ;
  assign \dff_shift.out[4]  = \adder.b_1_to_13[4] ;
  assign \dff_shift.out[3]  = \adder.b_1_to_13[3] ;
  assign \dff_shift.out[2]  = \adder.b_1_to_13[2] ;
  assign \dff_shift.out[1]  = \adder.b_1_to_13[1] ;
  assign \dff_shift.out[0]  = \adder.b_1_to_13[0] ;
  assign \inverse_mux.out[9]  = \adder.a_0_to_9[9] ;
  assign \inverse_mux.out[8]  = \adder.a_0_to_9[8] ;
  assign \inverse_mux.out[7]  = \adder.a_0_to_9[7] ;
  assign \inverse_mux.out[6]  = \adder.a_0_to_9[6] ;
  assign \inverse_mux.out[5]  = \adder.a_0_to_9[5] ;
  assign \inverse_mux.out[4]  = \adder.a_0_to_9[4] ;
  assign \inverse_mux.out[3]  = \adder.a_0_to_9[3] ;
  assign \inverse_mux.out[2]  = \adder.a_0_to_9[2] ;
  assign \inverse_mux.out[1]  = \adder.a_0_to_9[1] ;
  assign \inverse_mux.out[0]  = \adder.a_0_to_9[0] ;
  assign \inverse_mux.in[9]  = \dff_psum.out[9] ;
  assign \inverse_mux.in[8]  = \dff_psum.out[8] ;
  assign \inverse_mux.in[7]  = \dff_psum.out[7] ;
  assign \inverse_mux.in[6]  = \dff_psum.out[6] ;
  assign \inverse_mux.in[5]  = \dff_psum.out[5] ;
  assign \inverse_mux.in[4]  = \dff_psum.out[4] ;
  assign \inverse_mux.in[3]  = \dff_psum.out[3] ;
  assign \inverse_mux.in[2]  = \dff_psum.out[2] ;
  assign \inverse_mux.in[1]  = \dff_psum.out[1] ;
  assign \inverse_mux.in[0]  = \dff_psum.out[0] ;
  assign \dff_psum.in[9]  = \in[9] ;
  assign \dff_psum.in[8]  = \in[8] ;
  assign \dff_psum.in[7]  = \in[7] ;
  assign \dff_psum.in[6]  = \in[6] ;
  assign \dff_psum.in[5]  = \in[5] ;
  assign \dff_psum.in[4]  = \in[4] ;
  assign \dff_psum.in[3]  = \in[3] ;
  assign \dff_psum.in[2]  = \in[2] ;
  assign \dff_psum.in[1]  = \in[1] ;
  assign \dff_psum.in[0]  = \in[0] ;
  assign \dff_out.clk  = clk_out;
  assign \dff_out.rst_b  = rst_b;
  assign \dff_out.in[13]  = \adder.s[13] ;
  assign \dff_out.in[9]  = \adder.s[9] ;
  assign \adder.a_11  = \adder.a_10 ;
  assign \adder.a_12  = \adder.a_10 ;
  assign \adder.a_13  = \adder.a_10 ;
  assign \dff_out.in[11]  = \adder.s[11] ;
  assign \dff_out.in[10]  = \adder.s[10] ;
  assign \dff_out.in[12]  = \adder.s[12] ;
  assign \dff_shift.clk  = clk_shift;
  assign \dff_shift.rst_b  = rst_b;
  assign \dff_out.in[1]  = \adder.s[1] ;
  assign \dff_out.in[0]  = \adder.s[0] ;
  assign \inverse_mux.sign  = \adder.c_in ;
  assign \dff_out.in[8]  = \adder.s[8] ;
  assign \dff_psum.clk  = clk_psum;
  assign \dff_psum.rst_b  = rst_b;
  assign tie_to_low = \adder.b_0 ;
  assign sign_in_msb = \adder.c_in ;
  assign \dff_out.in[7]  = \adder.s[7] ;
  assign \dff_out.in[6]  = \adder.s[6] ;
  assign extension = \adder.a_10 ;
  assign \dff_out.in[3]  = \adder.s[3] ;
  assign \dff_out.in[2]  = \adder.s[2] ;
  assign \dff_out.in[5]  = \adder.s[5] ;
  assign \dff_out.in[4]  = \adder.s[4] ;
endmodule
