static int sirfsoc_get_groups_count(struct pinctrl_dev *pctldev)\r\n{\r\nreturn ARRAY_SIZE(sirfsoc_pin_groups);\r\n}\r\nstatic const char *sirfsoc_get_group_name(struct pinctrl_dev *pctldev,\r\nunsigned selector)\r\n{\r\nreturn sirfsoc_pin_groups[selector].name;\r\n}\r\nstatic int sirfsoc_get_group_pins(struct pinctrl_dev *pctldev, unsigned selector,\r\nconst unsigned **pins,\r\nunsigned *num_pins)\r\n{\r\n*pins = sirfsoc_pin_groups[selector].pins;\r\n*num_pins = sirfsoc_pin_groups[selector].num_pins;\r\nreturn 0;\r\n}\r\nstatic void sirfsoc_pin_dbg_show(struct pinctrl_dev *pctldev, struct seq_file *s,\r\nunsigned offset)\r\n{\r\nseq_printf(s, " " DRIVER_NAME);\r\n}\r\nstatic int sirfsoc_dt_node_to_map(struct pinctrl_dev *pctldev,\r\nstruct device_node *np_config,\r\nstruct pinctrl_map **map, unsigned *num_maps)\r\n{\r\nstruct sirfsoc_pmx *spmx = pinctrl_dev_get_drvdata(pctldev);\r\nstruct device_node *np;\r\nstruct property *prop;\r\nconst char *function, *group;\r\nint ret, index = 0, count = 0;\r\nfor_each_child_of_node(np_config, np) {\r\nret = of_property_read_string(np, "sirf,function", &function);\r\nif (ret < 0)\r\nreturn ret;\r\nret = of_property_count_strings(np, "sirf,pins");\r\nif (ret < 0)\r\nreturn ret;\r\ncount += ret;\r\n}\r\nif (!count) {\r\ndev_err(spmx->dev, "No child nodes passed via DT\n");\r\nreturn -ENODEV;\r\n}\r\n*map = kzalloc(sizeof(**map) * count, GFP_KERNEL);\r\nif (!*map)\r\nreturn -ENOMEM;\r\nfor_each_child_of_node(np_config, np) {\r\nof_property_read_string(np, "sirf,function", &function);\r\nof_property_for_each_string(np, "sirf,pins", prop, group) {\r\n(*map)[index].type = PIN_MAP_TYPE_MUX_GROUP;\r\n(*map)[index].data.mux.group = group;\r\n(*map)[index].data.mux.function = function;\r\nindex++;\r\n}\r\n}\r\n*num_maps = count;\r\nreturn 0;\r\n}\r\nstatic void sirfsoc_dt_free_map(struct pinctrl_dev *pctldev,\r\nstruct pinctrl_map *map, unsigned num_maps)\r\n{\r\nkfree(map);\r\n}\r\nstatic void sirfsoc_pinmux_endisable(struct sirfsoc_pmx *spmx, unsigned selector,\r\nbool enable)\r\n{\r\nint i;\r\nconst struct sirfsoc_padmux *mux = sirfsoc_pmx_functions[selector].padmux;\r\nconst struct sirfsoc_muxmask *mask = mux->muxmask;\r\nfor (i = 0; i < mux->muxmask_counts; i++) {\r\nu32 muxval;\r\nif (!spmx->is_marco) {\r\nmuxval = readl(spmx->gpio_virtbase + SIRFSOC_GPIO_PAD_EN(mask[i].group));\r\nif (enable)\r\nmuxval = muxval & ~mask[i].mask;\r\nelse\r\nmuxval = muxval | mask[i].mask;\r\nwritel(muxval, spmx->gpio_virtbase + SIRFSOC_GPIO_PAD_EN(mask[i].group));\r\n} else {\r\nif (enable)\r\nwritel(mask[i].mask, spmx->gpio_virtbase +\r\nSIRFSOC_GPIO_PAD_EN_CLR(mask[i].group));\r\nelse\r\nwritel(mask[i].mask, spmx->gpio_virtbase +\r\nSIRFSOC_GPIO_PAD_EN(mask[i].group));\r\n}\r\n}\r\nif (mux->funcmask && enable) {\r\nu32 func_en_val;\r\nfunc_en_val =\r\nreadl(spmx->rsc_virtbase + SIRFSOC_RSC_PIN_MUX);\r\nfunc_en_val =\r\n(func_en_val & ~mux->funcmask) | (mux->\r\nfuncval);\r\nwritel(func_en_val, spmx->rsc_virtbase + SIRFSOC_RSC_PIN_MUX);\r\n}\r\n}\r\nstatic int sirfsoc_pinmux_enable(struct pinctrl_dev *pmxdev, unsigned selector,\r\nunsigned group)\r\n{\r\nstruct sirfsoc_pmx *spmx;\r\nspmx = pinctrl_dev_get_drvdata(pmxdev);\r\nsirfsoc_pinmux_endisable(spmx, selector, true);\r\nreturn 0;\r\n}\r\nstatic void sirfsoc_pinmux_disable(struct pinctrl_dev *pmxdev, unsigned selector,\r\nunsigned group)\r\n{\r\nstruct sirfsoc_pmx *spmx;\r\nspmx = pinctrl_dev_get_drvdata(pmxdev);\r\nsirfsoc_pinmux_endisable(spmx, selector, false);\r\n}\r\nstatic int sirfsoc_pinmux_get_funcs_count(struct pinctrl_dev *pmxdev)\r\n{\r\nreturn ARRAY_SIZE(sirfsoc_pmx_functions);\r\n}\r\nstatic const char *sirfsoc_pinmux_get_func_name(struct pinctrl_dev *pctldev,\r\nunsigned selector)\r\n{\r\nreturn sirfsoc_pmx_functions[selector].name;\r\n}\r\nstatic int sirfsoc_pinmux_get_groups(struct pinctrl_dev *pctldev, unsigned selector,\r\nconst char * const **groups,\r\nunsigned * const num_groups)\r\n{\r\n*groups = sirfsoc_pmx_functions[selector].groups;\r\n*num_groups = sirfsoc_pmx_functions[selector].num_groups;\r\nreturn 0;\r\n}\r\nstatic int sirfsoc_pinmux_request_gpio(struct pinctrl_dev *pmxdev,\r\nstruct pinctrl_gpio_range *range, unsigned offset)\r\n{\r\nstruct sirfsoc_pmx *spmx;\r\nint group = range->id;\r\nu32 muxval;\r\nspmx = pinctrl_dev_get_drvdata(pmxdev);\r\nif (!spmx->is_marco) {\r\nmuxval = readl(spmx->gpio_virtbase + SIRFSOC_GPIO_PAD_EN(group));\r\nmuxval = muxval | (1 << (offset - range->pin_base));\r\nwritel(muxval, spmx->gpio_virtbase + SIRFSOC_GPIO_PAD_EN(group));\r\n} else {\r\nwritel(1 << (offset - range->pin_base), spmx->gpio_virtbase +\r\nSIRFSOC_GPIO_PAD_EN(group));\r\n}\r\nreturn 0;\r\n}\r\nstatic void __iomem *sirfsoc_rsc_of_iomap(void)\r\n{\r\nconst struct of_device_id rsc_ids[] = {\r\n{ .compatible = "sirf,prima2-rsc" },\r\n{ .compatible = "sirf,marco-rsc" },\r\n{}\r\n};\r\nstruct device_node *np;\r\nnp = of_find_matching_node(NULL, rsc_ids);\r\nif (!np)\r\npanic("unable to find compatible rsc node in dtb\n");\r\nreturn of_iomap(np, 0);\r\n}\r\nstatic int sirfsoc_gpio_of_xlate(struct gpio_chip *gc,\r\nconst struct of_phandle_args *gpiospec,\r\nu32 *flags)\r\n{\r\nif (gpiospec->args[0] > SIRFSOC_GPIO_NO_OF_BANKS * SIRFSOC_GPIO_BANK_SIZE)\r\nreturn -EINVAL;\r\nif (gc != &sgpio_bank[gpiospec->args[0] / SIRFSOC_GPIO_BANK_SIZE].chip.gc)\r\nreturn -EINVAL;\r\nif (flags)\r\n*flags = gpiospec->args[1];\r\nreturn gpiospec->args[0] % SIRFSOC_GPIO_BANK_SIZE;\r\n}\r\nstatic int sirfsoc_pinmux_probe(struct platform_device *pdev)\r\n{\r\nint ret;\r\nstruct sirfsoc_pmx *spmx;\r\nstruct device_node *np = pdev->dev.of_node;\r\nint i;\r\nspmx = devm_kzalloc(&pdev->dev, sizeof(*spmx), GFP_KERNEL);\r\nif (!spmx)\r\nreturn -ENOMEM;\r\nspmx->dev = &pdev->dev;\r\nplatform_set_drvdata(pdev, spmx);\r\nspmx->gpio_virtbase = of_iomap(np, 0);\r\nif (!spmx->gpio_virtbase) {\r\nret = -ENOMEM;\r\ndev_err(&pdev->dev, "can't map gpio registers\n");\r\ngoto out_no_gpio_remap;\r\n}\r\nspmx->rsc_virtbase = sirfsoc_rsc_of_iomap();\r\nif (!spmx->rsc_virtbase) {\r\nret = -ENOMEM;\r\ndev_err(&pdev->dev, "can't map rsc registers\n");\r\ngoto out_no_rsc_remap;\r\n}\r\nif (of_device_is_compatible(np, "sirf,marco-pinctrl"))\r\nspmx->is_marco = 1;\r\nspmx->pmx = pinctrl_register(&sirfsoc_pinmux_desc, &pdev->dev, spmx);\r\nif (!spmx->pmx) {\r\ndev_err(&pdev->dev, "could not register SIRFSOC pinmux driver\n");\r\nret = -EINVAL;\r\ngoto out_no_pmx;\r\n}\r\nfor (i = 0; i < ARRAY_SIZE(sirfsoc_gpio_ranges); i++) {\r\nsirfsoc_gpio_ranges[i].gc = &sgpio_bank[i].chip.gc;\r\npinctrl_add_gpio_range(spmx->pmx, &sirfsoc_gpio_ranges[i]);\r\n}\r\ndev_info(&pdev->dev, "initialized SIRFSOC pinmux driver\n");\r\nreturn 0;\r\nout_no_pmx:\r\niounmap(spmx->rsc_virtbase);\r\nout_no_rsc_remap:\r\niounmap(spmx->gpio_virtbase);\r\nout_no_gpio_remap:\r\nplatform_set_drvdata(pdev, NULL);\r\nreturn ret;\r\n}\r\nstatic int __init sirfsoc_pinmux_init(void)\r\n{\r\nreturn platform_driver_register(&sirfsoc_pinmux_driver);\r\n}\r\nstatic inline int sirfsoc_gpio_to_irq(struct gpio_chip *chip, unsigned offset)\r\n{\r\nstruct sirfsoc_gpio_bank *bank = container_of(to_of_mm_gpio_chip(chip),\r\nstruct sirfsoc_gpio_bank, chip);\r\nreturn irq_find_mapping(bank->domain, offset);\r\n}\r\nstatic inline int sirfsoc_gpio_to_offset(unsigned int gpio)\r\n{\r\nreturn gpio % SIRFSOC_GPIO_BANK_SIZE;\r\n}\r\nstatic inline struct sirfsoc_gpio_bank *sirfsoc_gpio_to_bank(unsigned int gpio)\r\n{\r\nreturn &sgpio_bank[gpio / SIRFSOC_GPIO_BANK_SIZE];\r\n}\r\nstatic inline struct sirfsoc_gpio_bank *sirfsoc_irqchip_to_bank(struct gpio_chip *chip)\r\n{\r\nreturn container_of(to_of_mm_gpio_chip(chip), struct sirfsoc_gpio_bank, chip);\r\n}\r\nstatic void sirfsoc_gpio_irq_ack(struct irq_data *d)\r\n{\r\nstruct sirfsoc_gpio_bank *bank = irq_data_get_irq_chip_data(d);\r\nint idx = d->hwirq % SIRFSOC_GPIO_BANK_SIZE;\r\nu32 val, offset;\r\nunsigned long flags;\r\noffset = SIRFSOC_GPIO_CTRL(bank->id, idx);\r\nspin_lock_irqsave(&sgpio_lock, flags);\r\nval = readl(bank->chip.regs + offset);\r\nwritel(val, bank->chip.regs + offset);\r\nspin_unlock_irqrestore(&sgpio_lock, flags);\r\n}\r\nstatic void __sirfsoc_gpio_irq_mask(struct sirfsoc_gpio_bank *bank, int idx)\r\n{\r\nu32 val, offset;\r\nunsigned long flags;\r\noffset = SIRFSOC_GPIO_CTRL(bank->id, idx);\r\nspin_lock_irqsave(&sgpio_lock, flags);\r\nval = readl(bank->chip.regs + offset);\r\nval &= ~SIRFSOC_GPIO_CTL_INTR_EN_MASK;\r\nval &= ~SIRFSOC_GPIO_CTL_INTR_STS_MASK;\r\nwritel(val, bank->chip.regs + offset);\r\nspin_unlock_irqrestore(&sgpio_lock, flags);\r\n}\r\nstatic void sirfsoc_gpio_irq_mask(struct irq_data *d)\r\n{\r\nstruct sirfsoc_gpio_bank *bank = irq_data_get_irq_chip_data(d);\r\n__sirfsoc_gpio_irq_mask(bank, d->hwirq % SIRFSOC_GPIO_BANK_SIZE);\r\n}\r\nstatic void sirfsoc_gpio_irq_unmask(struct irq_data *d)\r\n{\r\nstruct sirfsoc_gpio_bank *bank = irq_data_get_irq_chip_data(d);\r\nint idx = d->hwirq % SIRFSOC_GPIO_BANK_SIZE;\r\nu32 val, offset;\r\nunsigned long flags;\r\noffset = SIRFSOC_GPIO_CTRL(bank->id, idx);\r\nspin_lock_irqsave(&sgpio_lock, flags);\r\nval = readl(bank->chip.regs + offset);\r\nval &= ~SIRFSOC_GPIO_CTL_INTR_STS_MASK;\r\nval |= SIRFSOC_GPIO_CTL_INTR_EN_MASK;\r\nwritel(val, bank->chip.regs + offset);\r\nspin_unlock_irqrestore(&sgpio_lock, flags);\r\n}\r\nstatic int sirfsoc_gpio_irq_type(struct irq_data *d, unsigned type)\r\n{\r\nstruct sirfsoc_gpio_bank *bank = irq_data_get_irq_chip_data(d);\r\nint idx = d->hwirq % SIRFSOC_GPIO_BANK_SIZE;\r\nu32 val, offset;\r\nunsigned long flags;\r\noffset = SIRFSOC_GPIO_CTRL(bank->id, idx);\r\nspin_lock_irqsave(&sgpio_lock, flags);\r\nval = readl(bank->chip.regs + offset);\r\nval &= ~SIRFSOC_GPIO_CTL_INTR_STS_MASK;\r\nswitch (type) {\r\ncase IRQ_TYPE_NONE:\r\nbreak;\r\ncase IRQ_TYPE_EDGE_RISING:\r\nval |= SIRFSOC_GPIO_CTL_INTR_HIGH_MASK | SIRFSOC_GPIO_CTL_INTR_TYPE_MASK;\r\nval &= ~SIRFSOC_GPIO_CTL_INTR_LOW_MASK;\r\nbreak;\r\ncase IRQ_TYPE_EDGE_FALLING:\r\nval &= ~SIRFSOC_GPIO_CTL_INTR_HIGH_MASK;\r\nval |= SIRFSOC_GPIO_CTL_INTR_LOW_MASK | SIRFSOC_GPIO_CTL_INTR_TYPE_MASK;\r\nbreak;\r\ncase IRQ_TYPE_EDGE_BOTH:\r\nval |= SIRFSOC_GPIO_CTL_INTR_HIGH_MASK | SIRFSOC_GPIO_CTL_INTR_LOW_MASK |\r\nSIRFSOC_GPIO_CTL_INTR_TYPE_MASK;\r\nbreak;\r\ncase IRQ_TYPE_LEVEL_LOW:\r\nval &= ~(SIRFSOC_GPIO_CTL_INTR_HIGH_MASK | SIRFSOC_GPIO_CTL_INTR_TYPE_MASK);\r\nval |= SIRFSOC_GPIO_CTL_INTR_LOW_MASK;\r\nbreak;\r\ncase IRQ_TYPE_LEVEL_HIGH:\r\nval |= SIRFSOC_GPIO_CTL_INTR_HIGH_MASK;\r\nval &= ~(SIRFSOC_GPIO_CTL_INTR_LOW_MASK | SIRFSOC_GPIO_CTL_INTR_TYPE_MASK);\r\nbreak;\r\n}\r\nwritel(val, bank->chip.regs + offset);\r\nspin_unlock_irqrestore(&sgpio_lock, flags);\r\nreturn 0;\r\n}\r\nstatic void sirfsoc_gpio_handle_irq(unsigned int irq, struct irq_desc *desc)\r\n{\r\nstruct sirfsoc_gpio_bank *bank = irq_get_handler_data(irq);\r\nu32 status, ctrl;\r\nint idx = 0;\r\nunsigned int first_irq;\r\nstruct irq_chip *chip = irq_get_chip(irq);\r\nchained_irq_enter(chip, desc);\r\nstatus = readl(bank->chip.regs + SIRFSOC_GPIO_INT_STATUS(bank->id));\r\nif (!status) {\r\nprintk(KERN_WARNING\r\n"%s: gpio id %d status %#x no interrupt is flaged\n",\r\n__func__, bank->id, status);\r\nhandle_bad_irq(irq, desc);\r\nreturn;\r\n}\r\nfirst_irq = bank->domain->revmap_data.legacy.first_irq;\r\nwhile (status) {\r\nctrl = readl(bank->chip.regs + SIRFSOC_GPIO_CTRL(bank->id, idx));\r\nif ((status & 0x1) && (ctrl & SIRFSOC_GPIO_CTL_INTR_EN_MASK)) {\r\npr_debug("%s: gpio id %d idx %d happens\n",\r\n__func__, bank->id, idx);\r\ngeneric_handle_irq(first_irq + idx);\r\n}\r\nidx++;\r\nstatus = status >> 1;\r\n}\r\nchained_irq_exit(chip, desc);\r\n}\r\nstatic inline void sirfsoc_gpio_set_input(struct sirfsoc_gpio_bank *bank, unsigned ctrl_offset)\r\n{\r\nu32 val;\r\nval = readl(bank->chip.regs + ctrl_offset);\r\nval &= ~SIRFSOC_GPIO_CTL_OUT_EN_MASK;\r\nwritel(val, bank->chip.regs + ctrl_offset);\r\n}\r\nstatic int sirfsoc_gpio_request(struct gpio_chip *chip, unsigned offset)\r\n{\r\nstruct sirfsoc_gpio_bank *bank = sirfsoc_irqchip_to_bank(chip);\r\nunsigned long flags;\r\nif (pinctrl_request_gpio(chip->base + offset))\r\nreturn -ENODEV;\r\nspin_lock_irqsave(&bank->lock, flags);\r\nsirfsoc_gpio_set_input(bank, SIRFSOC_GPIO_CTRL(bank->id, offset));\r\n__sirfsoc_gpio_irq_mask(bank, offset);\r\nspin_unlock_irqrestore(&bank->lock, flags);\r\nreturn 0;\r\n}\r\nstatic void sirfsoc_gpio_free(struct gpio_chip *chip, unsigned offset)\r\n{\r\nstruct sirfsoc_gpio_bank *bank = sirfsoc_irqchip_to_bank(chip);\r\nunsigned long flags;\r\nspin_lock_irqsave(&bank->lock, flags);\r\n__sirfsoc_gpio_irq_mask(bank, offset);\r\nsirfsoc_gpio_set_input(bank, SIRFSOC_GPIO_CTRL(bank->id, offset));\r\nspin_unlock_irqrestore(&bank->lock, flags);\r\npinctrl_free_gpio(chip->base + offset);\r\n}\r\nstatic int sirfsoc_gpio_direction_input(struct gpio_chip *chip, unsigned gpio)\r\n{\r\nstruct sirfsoc_gpio_bank *bank = sirfsoc_irqchip_to_bank(chip);\r\nint idx = sirfsoc_gpio_to_offset(gpio);\r\nunsigned long flags;\r\nunsigned offset;\r\noffset = SIRFSOC_GPIO_CTRL(bank->id, idx);\r\nspin_lock_irqsave(&bank->lock, flags);\r\nsirfsoc_gpio_set_input(bank, offset);\r\nspin_unlock_irqrestore(&bank->lock, flags);\r\nreturn 0;\r\n}\r\nstatic inline void sirfsoc_gpio_set_output(struct sirfsoc_gpio_bank *bank, unsigned offset,\r\nint value)\r\n{\r\nu32 out_ctrl;\r\nunsigned long flags;\r\nspin_lock_irqsave(&bank->lock, flags);\r\nout_ctrl = readl(bank->chip.regs + offset);\r\nif (value)\r\nout_ctrl |= SIRFSOC_GPIO_CTL_DATAOUT_MASK;\r\nelse\r\nout_ctrl &= ~SIRFSOC_GPIO_CTL_DATAOUT_MASK;\r\nout_ctrl &= ~SIRFSOC_GPIO_CTL_INTR_EN_MASK;\r\nout_ctrl |= SIRFSOC_GPIO_CTL_OUT_EN_MASK;\r\nwritel(out_ctrl, bank->chip.regs + offset);\r\nspin_unlock_irqrestore(&bank->lock, flags);\r\n}\r\nstatic int sirfsoc_gpio_direction_output(struct gpio_chip *chip, unsigned gpio, int value)\r\n{\r\nstruct sirfsoc_gpio_bank *bank = sirfsoc_irqchip_to_bank(chip);\r\nint idx = sirfsoc_gpio_to_offset(gpio);\r\nu32 offset;\r\nunsigned long flags;\r\noffset = SIRFSOC_GPIO_CTRL(bank->id, idx);\r\nspin_lock_irqsave(&sgpio_lock, flags);\r\nsirfsoc_gpio_set_output(bank, offset, value);\r\nspin_unlock_irqrestore(&sgpio_lock, flags);\r\nreturn 0;\r\n}\r\nstatic int sirfsoc_gpio_get_value(struct gpio_chip *chip, unsigned offset)\r\n{\r\nstruct sirfsoc_gpio_bank *bank = sirfsoc_irqchip_to_bank(chip);\r\nu32 val;\r\nunsigned long flags;\r\nspin_lock_irqsave(&bank->lock, flags);\r\nval = readl(bank->chip.regs + SIRFSOC_GPIO_CTRL(bank->id, offset));\r\nspin_unlock_irqrestore(&bank->lock, flags);\r\nreturn !!(val & SIRFSOC_GPIO_CTL_DATAIN_MASK);\r\n}\r\nstatic void sirfsoc_gpio_set_value(struct gpio_chip *chip, unsigned offset,\r\nint value)\r\n{\r\nstruct sirfsoc_gpio_bank *bank = sirfsoc_irqchip_to_bank(chip);\r\nu32 ctrl;\r\nunsigned long flags;\r\nspin_lock_irqsave(&bank->lock, flags);\r\nctrl = readl(bank->chip.regs + SIRFSOC_GPIO_CTRL(bank->id, offset));\r\nif (value)\r\nctrl |= SIRFSOC_GPIO_CTL_DATAOUT_MASK;\r\nelse\r\nctrl &= ~SIRFSOC_GPIO_CTL_DATAOUT_MASK;\r\nwritel(ctrl, bank->chip.regs + SIRFSOC_GPIO_CTRL(bank->id, offset));\r\nspin_unlock_irqrestore(&bank->lock, flags);\r\n}\r\nstatic int sirfsoc_gpio_irq_map(struct irq_domain *d, unsigned int irq,\r\nirq_hw_number_t hwirq)\r\n{\r\nstruct sirfsoc_gpio_bank *bank = d->host_data;\r\nif (!bank)\r\nreturn -EINVAL;\r\nirq_set_chip(irq, &sirfsoc_irq_chip);\r\nirq_set_handler(irq, handle_level_irq);\r\nirq_set_chip_data(irq, bank);\r\nset_irq_flags(irq, IRQF_VALID);\r\nreturn 0;\r\n}\r\nstatic void sirfsoc_gpio_set_pullup(const u32 *pullups)\r\n{\r\nint i, n;\r\nconst unsigned long *p = (const unsigned long *)pullups;\r\nfor (i = 0; i < SIRFSOC_GPIO_NO_OF_BANKS; i++) {\r\nn = find_first_bit(p + i, BITS_PER_LONG);\r\nwhile (n < BITS_PER_LONG) {\r\nu32 offset = SIRFSOC_GPIO_CTRL(i, n);\r\nu32 val = readl(sgpio_bank[i].chip.regs + offset);\r\nval |= SIRFSOC_GPIO_CTL_PULL_MASK;\r\nval |= SIRFSOC_GPIO_CTL_PULL_HIGH;\r\nwritel(val, sgpio_bank[i].chip.regs + offset);\r\nn = find_next_bit(p + i, BITS_PER_LONG, n + 1);\r\n}\r\n}\r\n}\r\nstatic void sirfsoc_gpio_set_pulldown(const u32 *pulldowns)\r\n{\r\nint i, n;\r\nconst unsigned long *p = (const unsigned long *)pulldowns;\r\nfor (i = 0; i < SIRFSOC_GPIO_NO_OF_BANKS; i++) {\r\nn = find_first_bit(p + i, BITS_PER_LONG);\r\nwhile (n < BITS_PER_LONG) {\r\nu32 offset = SIRFSOC_GPIO_CTRL(i, n);\r\nu32 val = readl(sgpio_bank[i].chip.regs + offset);\r\nval |= SIRFSOC_GPIO_CTL_PULL_MASK;\r\nval &= ~SIRFSOC_GPIO_CTL_PULL_HIGH;\r\nwritel(val, sgpio_bank[i].chip.regs + offset);\r\nn = find_next_bit(p + i, BITS_PER_LONG, n + 1);\r\n}\r\n}\r\n}\r\nstatic int sirfsoc_gpio_probe(struct device_node *np)\r\n{\r\nint i, err = 0;\r\nstruct sirfsoc_gpio_bank *bank;\r\nvoid *regs;\r\nstruct platform_device *pdev;\r\nbool is_marco = false;\r\nu32 pullups[SIRFSOC_GPIO_NO_OF_BANKS], pulldowns[SIRFSOC_GPIO_NO_OF_BANKS];\r\npdev = of_find_device_by_node(np);\r\nif (!pdev)\r\nreturn -ENODEV;\r\nregs = of_iomap(np, 0);\r\nif (!regs)\r\nreturn -ENOMEM;\r\nif (of_device_is_compatible(np, "sirf,marco-pinctrl"))\r\nis_marco = 1;\r\nfor (i = 0; i < SIRFSOC_GPIO_NO_OF_BANKS; i++) {\r\nbank = &sgpio_bank[i];\r\nspin_lock_init(&bank->lock);\r\nbank->chip.gc.request = sirfsoc_gpio_request;\r\nbank->chip.gc.free = sirfsoc_gpio_free;\r\nbank->chip.gc.direction_input = sirfsoc_gpio_direction_input;\r\nbank->chip.gc.get = sirfsoc_gpio_get_value;\r\nbank->chip.gc.direction_output = sirfsoc_gpio_direction_output;\r\nbank->chip.gc.set = sirfsoc_gpio_set_value;\r\nbank->chip.gc.to_irq = sirfsoc_gpio_to_irq;\r\nbank->chip.gc.base = i * SIRFSOC_GPIO_BANK_SIZE;\r\nbank->chip.gc.ngpio = SIRFSOC_GPIO_BANK_SIZE;\r\nbank->chip.gc.label = kstrdup(np->full_name, GFP_KERNEL);\r\nbank->chip.gc.of_node = np;\r\nbank->chip.gc.of_xlate = sirfsoc_gpio_of_xlate;\r\nbank->chip.gc.of_gpio_n_cells = 2;\r\nbank->chip.regs = regs;\r\nbank->id = i;\r\nbank->is_marco = is_marco;\r\nbank->parent_irq = platform_get_irq(pdev, i);\r\nif (bank->parent_irq < 0) {\r\nerr = bank->parent_irq;\r\ngoto out;\r\n}\r\nerr = gpiochip_add(&bank->chip.gc);\r\nif (err) {\r\npr_err("%s: error in probe function with status %d\n",\r\nnp->full_name, err);\r\ngoto out;\r\n}\r\nbank->domain = irq_domain_add_legacy(np, SIRFSOC_GPIO_BANK_SIZE,\r\nSIRFSOC_GPIO_IRQ_START + i * SIRFSOC_GPIO_BANK_SIZE, 0,\r\n&sirfsoc_gpio_irq_simple_ops, bank);\r\nif (!bank->domain) {\r\npr_err("%s: Failed to create irqdomain\n", np->full_name);\r\nerr = -ENOSYS;\r\ngoto out;\r\n}\r\nirq_set_chained_handler(bank->parent_irq, sirfsoc_gpio_handle_irq);\r\nirq_set_handler_data(bank->parent_irq, bank);\r\n}\r\nif (!of_property_read_u32_array(np, "sirf,pullups", pullups,\r\nSIRFSOC_GPIO_NO_OF_BANKS))\r\nsirfsoc_gpio_set_pullup(pullups);\r\nif (!of_property_read_u32_array(np, "sirf,pulldowns", pulldowns,\r\nSIRFSOC_GPIO_NO_OF_BANKS))\r\nsirfsoc_gpio_set_pulldown(pulldowns);\r\nreturn 0;\r\nout:\r\niounmap(regs);\r\nreturn err;\r\n}\r\nstatic int __init sirfsoc_gpio_init(void)\r\n{\r\nstruct device_node *np;\r\nnp = of_find_matching_node(NULL, pinmux_ids);\r\nif (!np)\r\nreturn -ENODEV;\r\nreturn sirfsoc_gpio_probe(np);\r\n}
