{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1645837847157 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1645837847157 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 25 19:10:47 2022 " "Processing started: Fri Feb 25 19:10:47 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1645837847157 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645837847157 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off PinPlanner -c PinPlanner " "Command: quartus_map --read_settings_files=on --write_settings_files=off PinPlanner -c PinPlanner" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645837847157 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1645837847521 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1645837847521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pinplanner.v 1 1 " "Found 1 design units, including 1 entities, in source file pinplanner.v" { { "Info" "ISGN_ENTITY_NAME" "1 PinPlanner " "Found entity 1: PinPlanner" {  } { { "PinPlanner.v" "" { Text "C:/Practicas/Verilog_Labs/PinPlanner/PinPlanner.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645837855815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645837855815 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "PinPlanner " "Elaborating entity \"PinPlanner\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1645837855848 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "PinPlanner " "Entity \"PinPlanner\" contains only dangling pins" {  } {  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1645837855849 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1645837856295 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645837856295 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "71 " "Design contains 71 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw0 " "No output dependent on input pin \"sw0\"" {  } { { "PinPlanner.v" "" { Text "C:/Practicas/Verilog_Labs/PinPlanner/PinPlanner.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1645837856324 "|PinPlanner|sw0"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw1 " "No output dependent on input pin \"sw1\"" {  } { { "PinPlanner.v" "" { Text "C:/Practicas/Verilog_Labs/PinPlanner/PinPlanner.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1645837856324 "|PinPlanner|sw1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw2 " "No output dependent on input pin \"sw2\"" {  } { { "PinPlanner.v" "" { Text "C:/Practicas/Verilog_Labs/PinPlanner/PinPlanner.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1645837856324 "|PinPlanner|sw2"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw3 " "No output dependent on input pin \"sw3\"" {  } { { "PinPlanner.v" "" { Text "C:/Practicas/Verilog_Labs/PinPlanner/PinPlanner.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1645837856324 "|PinPlanner|sw3"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw4 " "No output dependent on input pin \"sw4\"" {  } { { "PinPlanner.v" "" { Text "C:/Practicas/Verilog_Labs/PinPlanner/PinPlanner.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1645837856324 "|PinPlanner|sw4"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw5 " "No output dependent on input pin \"sw5\"" {  } { { "PinPlanner.v" "" { Text "C:/Practicas/Verilog_Labs/PinPlanner/PinPlanner.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1645837856324 "|PinPlanner|sw5"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw6 " "No output dependent on input pin \"sw6\"" {  } { { "PinPlanner.v" "" { Text "C:/Practicas/Verilog_Labs/PinPlanner/PinPlanner.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1645837856324 "|PinPlanner|sw6"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw7 " "No output dependent on input pin \"sw7\"" {  } { { "PinPlanner.v" "" { Text "C:/Practicas/Verilog_Labs/PinPlanner/PinPlanner.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1645837856324 "|PinPlanner|sw7"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw8 " "No output dependent on input pin \"sw8\"" {  } { { "PinPlanner.v" "" { Text "C:/Practicas/Verilog_Labs/PinPlanner/PinPlanner.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1645837856324 "|PinPlanner|sw8"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw9 " "No output dependent on input pin \"sw9\"" {  } { { "PinPlanner.v" "" { Text "C:/Practicas/Verilog_Labs/PinPlanner/PinPlanner.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1645837856324 "|PinPlanner|sw9"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY0 " "No output dependent on input pin \"KEY0\"" {  } { { "PinPlanner.v" "" { Text "C:/Practicas/Verilog_Labs/PinPlanner/PinPlanner.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1645837856324 "|PinPlanner|KEY0"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY1 " "No output dependent on input pin \"KEY1\"" {  } { { "PinPlanner.v" "" { Text "C:/Practicas/Verilog_Labs/PinPlanner/PinPlanner.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1645837856324 "|PinPlanner|KEY1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "display_0\[0\] " "No output dependent on input pin \"display_0\[0\]\"" {  } { { "PinPlanner.v" "" { Text "C:/Practicas/Verilog_Labs/PinPlanner/PinPlanner.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1645837856324 "|PinPlanner|display_0[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "display_0\[1\] " "No output dependent on input pin \"display_0\[1\]\"" {  } { { "PinPlanner.v" "" { Text "C:/Practicas/Verilog_Labs/PinPlanner/PinPlanner.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1645837856324 "|PinPlanner|display_0[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "display_0\[2\] " "No output dependent on input pin \"display_0\[2\]\"" {  } { { "PinPlanner.v" "" { Text "C:/Practicas/Verilog_Labs/PinPlanner/PinPlanner.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1645837856324 "|PinPlanner|display_0[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "display_0\[3\] " "No output dependent on input pin \"display_0\[3\]\"" {  } { { "PinPlanner.v" "" { Text "C:/Practicas/Verilog_Labs/PinPlanner/PinPlanner.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1645837856324 "|PinPlanner|display_0[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "display_0\[4\] " "No output dependent on input pin \"display_0\[4\]\"" {  } { { "PinPlanner.v" "" { Text "C:/Practicas/Verilog_Labs/PinPlanner/PinPlanner.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1645837856324 "|PinPlanner|display_0[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "display_0\[5\] " "No output dependent on input pin \"display_0\[5\]\"" {  } { { "PinPlanner.v" "" { Text "C:/Practicas/Verilog_Labs/PinPlanner/PinPlanner.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1645837856324 "|PinPlanner|display_0[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "display_0\[6\] " "No output dependent on input pin \"display_0\[6\]\"" {  } { { "PinPlanner.v" "" { Text "C:/Practicas/Verilog_Labs/PinPlanner/PinPlanner.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1645837856324 "|PinPlanner|display_0[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "display_0\[7\] " "No output dependent on input pin \"display_0\[7\]\"" {  } { { "PinPlanner.v" "" { Text "C:/Practicas/Verilog_Labs/PinPlanner/PinPlanner.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1645837856324 "|PinPlanner|display_0[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "display_1\[0\] " "No output dependent on input pin \"display_1\[0\]\"" {  } { { "PinPlanner.v" "" { Text "C:/Practicas/Verilog_Labs/PinPlanner/PinPlanner.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1645837856324 "|PinPlanner|display_1[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "display_1\[1\] " "No output dependent on input pin \"display_1\[1\]\"" {  } { { "PinPlanner.v" "" { Text "C:/Practicas/Verilog_Labs/PinPlanner/PinPlanner.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1645837856324 "|PinPlanner|display_1[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "display_1\[2\] " "No output dependent on input pin \"display_1\[2\]\"" {  } { { "PinPlanner.v" "" { Text "C:/Practicas/Verilog_Labs/PinPlanner/PinPlanner.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1645837856324 "|PinPlanner|display_1[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "display_1\[3\] " "No output dependent on input pin \"display_1\[3\]\"" {  } { { "PinPlanner.v" "" { Text "C:/Practicas/Verilog_Labs/PinPlanner/PinPlanner.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1645837856324 "|PinPlanner|display_1[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "display_1\[4\] " "No output dependent on input pin \"display_1\[4\]\"" {  } { { "PinPlanner.v" "" { Text "C:/Practicas/Verilog_Labs/PinPlanner/PinPlanner.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1645837856324 "|PinPlanner|display_1[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "display_1\[5\] " "No output dependent on input pin \"display_1\[5\]\"" {  } { { "PinPlanner.v" "" { Text "C:/Practicas/Verilog_Labs/PinPlanner/PinPlanner.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1645837856324 "|PinPlanner|display_1[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "display_1\[6\] " "No output dependent on input pin \"display_1\[6\]\"" {  } { { "PinPlanner.v" "" { Text "C:/Practicas/Verilog_Labs/PinPlanner/PinPlanner.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1645837856324 "|PinPlanner|display_1[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "display_1\[7\] " "No output dependent on input pin \"display_1\[7\]\"" {  } { { "PinPlanner.v" "" { Text "C:/Practicas/Verilog_Labs/PinPlanner/PinPlanner.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1645837856324 "|PinPlanner|display_1[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "display_2\[0\] " "No output dependent on input pin \"display_2\[0\]\"" {  } { { "PinPlanner.v" "" { Text "C:/Practicas/Verilog_Labs/PinPlanner/PinPlanner.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1645837856324 "|PinPlanner|display_2[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "display_2\[1\] " "No output dependent on input pin \"display_2\[1\]\"" {  } { { "PinPlanner.v" "" { Text "C:/Practicas/Verilog_Labs/PinPlanner/PinPlanner.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1645837856324 "|PinPlanner|display_2[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "display_2\[2\] " "No output dependent on input pin \"display_2\[2\]\"" {  } { { "PinPlanner.v" "" { Text "C:/Practicas/Verilog_Labs/PinPlanner/PinPlanner.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1645837856324 "|PinPlanner|display_2[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "display_2\[3\] " "No output dependent on input pin \"display_2\[3\]\"" {  } { { "PinPlanner.v" "" { Text "C:/Practicas/Verilog_Labs/PinPlanner/PinPlanner.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1645837856324 "|PinPlanner|display_2[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "display_2\[4\] " "No output dependent on input pin \"display_2\[4\]\"" {  } { { "PinPlanner.v" "" { Text "C:/Practicas/Verilog_Labs/PinPlanner/PinPlanner.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1645837856324 "|PinPlanner|display_2[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "display_2\[5\] " "No output dependent on input pin \"display_2\[5\]\"" {  } { { "PinPlanner.v" "" { Text "C:/Practicas/Verilog_Labs/PinPlanner/PinPlanner.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1645837856324 "|PinPlanner|display_2[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "display_2\[6\] " "No output dependent on input pin \"display_2\[6\]\"" {  } { { "PinPlanner.v" "" { Text "C:/Practicas/Verilog_Labs/PinPlanner/PinPlanner.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1645837856324 "|PinPlanner|display_2[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "display_2\[7\] " "No output dependent on input pin \"display_2\[7\]\"" {  } { { "PinPlanner.v" "" { Text "C:/Practicas/Verilog_Labs/PinPlanner/PinPlanner.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1645837856324 "|PinPlanner|display_2[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "display_3\[0\] " "No output dependent on input pin \"display_3\[0\]\"" {  } { { "PinPlanner.v" "" { Text "C:/Practicas/Verilog_Labs/PinPlanner/PinPlanner.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1645837856324 "|PinPlanner|display_3[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "display_3\[1\] " "No output dependent on input pin \"display_3\[1\]\"" {  } { { "PinPlanner.v" "" { Text "C:/Practicas/Verilog_Labs/PinPlanner/PinPlanner.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1645837856324 "|PinPlanner|display_3[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "display_3\[2\] " "No output dependent on input pin \"display_3\[2\]\"" {  } { { "PinPlanner.v" "" { Text "C:/Practicas/Verilog_Labs/PinPlanner/PinPlanner.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1645837856324 "|PinPlanner|display_3[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "display_3\[3\] " "No output dependent on input pin \"display_3\[3\]\"" {  } { { "PinPlanner.v" "" { Text "C:/Practicas/Verilog_Labs/PinPlanner/PinPlanner.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1645837856324 "|PinPlanner|display_3[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "display_3\[4\] " "No output dependent on input pin \"display_3\[4\]\"" {  } { { "PinPlanner.v" "" { Text "C:/Practicas/Verilog_Labs/PinPlanner/PinPlanner.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1645837856324 "|PinPlanner|display_3[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "display_3\[5\] " "No output dependent on input pin \"display_3\[5\]\"" {  } { { "PinPlanner.v" "" { Text "C:/Practicas/Verilog_Labs/PinPlanner/PinPlanner.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1645837856324 "|PinPlanner|display_3[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "display_3\[6\] " "No output dependent on input pin \"display_3\[6\]\"" {  } { { "PinPlanner.v" "" { Text "C:/Practicas/Verilog_Labs/PinPlanner/PinPlanner.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1645837856324 "|PinPlanner|display_3[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "display_3\[7\] " "No output dependent on input pin \"display_3\[7\]\"" {  } { { "PinPlanner.v" "" { Text "C:/Practicas/Verilog_Labs/PinPlanner/PinPlanner.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1645837856324 "|PinPlanner|display_3[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "display_4\[0\] " "No output dependent on input pin \"display_4\[0\]\"" {  } { { "PinPlanner.v" "" { Text "C:/Practicas/Verilog_Labs/PinPlanner/PinPlanner.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1645837856324 "|PinPlanner|display_4[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "display_4\[1\] " "No output dependent on input pin \"display_4\[1\]\"" {  } { { "PinPlanner.v" "" { Text "C:/Practicas/Verilog_Labs/PinPlanner/PinPlanner.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1645837856324 "|PinPlanner|display_4[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "display_4\[2\] " "No output dependent on input pin \"display_4\[2\]\"" {  } { { "PinPlanner.v" "" { Text "C:/Practicas/Verilog_Labs/PinPlanner/PinPlanner.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1645837856324 "|PinPlanner|display_4[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "display_4\[3\] " "No output dependent on input pin \"display_4\[3\]\"" {  } { { "PinPlanner.v" "" { Text "C:/Practicas/Verilog_Labs/PinPlanner/PinPlanner.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1645837856324 "|PinPlanner|display_4[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "display_4\[4\] " "No output dependent on input pin \"display_4\[4\]\"" {  } { { "PinPlanner.v" "" { Text "C:/Practicas/Verilog_Labs/PinPlanner/PinPlanner.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1645837856324 "|PinPlanner|display_4[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "display_4\[5\] " "No output dependent on input pin \"display_4\[5\]\"" {  } { { "PinPlanner.v" "" { Text "C:/Practicas/Verilog_Labs/PinPlanner/PinPlanner.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1645837856324 "|PinPlanner|display_4[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "display_4\[6\] " "No output dependent on input pin \"display_4\[6\]\"" {  } { { "PinPlanner.v" "" { Text "C:/Practicas/Verilog_Labs/PinPlanner/PinPlanner.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1645837856324 "|PinPlanner|display_4[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "display_4\[7\] " "No output dependent on input pin \"display_4\[7\]\"" {  } { { "PinPlanner.v" "" { Text "C:/Practicas/Verilog_Labs/PinPlanner/PinPlanner.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1645837856324 "|PinPlanner|display_4[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "display_5\[0\] " "No output dependent on input pin \"display_5\[0\]\"" {  } { { "PinPlanner.v" "" { Text "C:/Practicas/Verilog_Labs/PinPlanner/PinPlanner.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1645837856324 "|PinPlanner|display_5[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "display_5\[1\] " "No output dependent on input pin \"display_5\[1\]\"" {  } { { "PinPlanner.v" "" { Text "C:/Practicas/Verilog_Labs/PinPlanner/PinPlanner.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1645837856324 "|PinPlanner|display_5[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "display_5\[2\] " "No output dependent on input pin \"display_5\[2\]\"" {  } { { "PinPlanner.v" "" { Text "C:/Practicas/Verilog_Labs/PinPlanner/PinPlanner.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1645837856324 "|PinPlanner|display_5[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "display_5\[3\] " "No output dependent on input pin \"display_5\[3\]\"" {  } { { "PinPlanner.v" "" { Text "C:/Practicas/Verilog_Labs/PinPlanner/PinPlanner.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1645837856324 "|PinPlanner|display_5[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "display_5\[4\] " "No output dependent on input pin \"display_5\[4\]\"" {  } { { "PinPlanner.v" "" { Text "C:/Practicas/Verilog_Labs/PinPlanner/PinPlanner.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1645837856324 "|PinPlanner|display_5[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "display_5\[5\] " "No output dependent on input pin \"display_5\[5\]\"" {  } { { "PinPlanner.v" "" { Text "C:/Practicas/Verilog_Labs/PinPlanner/PinPlanner.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1645837856324 "|PinPlanner|display_5[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "display_5\[6\] " "No output dependent on input pin \"display_5\[6\]\"" {  } { { "PinPlanner.v" "" { Text "C:/Practicas/Verilog_Labs/PinPlanner/PinPlanner.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1645837856324 "|PinPlanner|display_5[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "display_5\[7\] " "No output dependent on input pin \"display_5\[7\]\"" {  } { { "PinPlanner.v" "" { Text "C:/Practicas/Verilog_Labs/PinPlanner/PinPlanner.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1645837856324 "|PinPlanner|display_5[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "LEDR0 " "No output dependent on input pin \"LEDR0\"" {  } { { "PinPlanner.v" "" { Text "C:/Practicas/Verilog_Labs/PinPlanner/PinPlanner.v" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1645837856324 "|PinPlanner|LEDR0"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "LEDR1 " "No output dependent on input pin \"LEDR1\"" {  } { { "PinPlanner.v" "" { Text "C:/Practicas/Verilog_Labs/PinPlanner/PinPlanner.v" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1645837856324 "|PinPlanner|LEDR1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "LEDR2 " "No output dependent on input pin \"LEDR2\"" {  } { { "PinPlanner.v" "" { Text "C:/Practicas/Verilog_Labs/PinPlanner/PinPlanner.v" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1645837856324 "|PinPlanner|LEDR2"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "LEDR3 " "No output dependent on input pin \"LEDR3\"" {  } { { "PinPlanner.v" "" { Text "C:/Practicas/Verilog_Labs/PinPlanner/PinPlanner.v" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1645837856324 "|PinPlanner|LEDR3"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "LEDR4 " "No output dependent on input pin \"LEDR4\"" {  } { { "PinPlanner.v" "" { Text "C:/Practicas/Verilog_Labs/PinPlanner/PinPlanner.v" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1645837856324 "|PinPlanner|LEDR4"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "LEDR5 " "No output dependent on input pin \"LEDR5\"" {  } { { "PinPlanner.v" "" { Text "C:/Practicas/Verilog_Labs/PinPlanner/PinPlanner.v" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1645837856324 "|PinPlanner|LEDR5"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "LEDR6 " "No output dependent on input pin \"LEDR6\"" {  } { { "PinPlanner.v" "" { Text "C:/Practicas/Verilog_Labs/PinPlanner/PinPlanner.v" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1645837856324 "|PinPlanner|LEDR6"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "LEDR7 " "No output dependent on input pin \"LEDR7\"" {  } { { "PinPlanner.v" "" { Text "C:/Practicas/Verilog_Labs/PinPlanner/PinPlanner.v" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1645837856324 "|PinPlanner|LEDR7"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "LEDR8 " "No output dependent on input pin \"LEDR8\"" {  } { { "PinPlanner.v" "" { Text "C:/Practicas/Verilog_Labs/PinPlanner/PinPlanner.v" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1645837856324 "|PinPlanner|LEDR8"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "LEDR9 " "No output dependent on input pin \"LEDR9\"" {  } { { "PinPlanner.v" "" { Text "C:/Practicas/Verilog_Labs/PinPlanner/PinPlanner.v" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1645837856324 "|PinPlanner|LEDR9"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "PinPlanner.v" "" { Text "C:/Practicas/Verilog_Labs/PinPlanner/PinPlanner.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1645837856324 "|PinPlanner|clk"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1645837856324 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "71 " "Implemented 71 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "71 " "Implemented 71 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1645837856328 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1645837856328 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1645837856328 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 74 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 74 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4735 " "Peak virtual memory: 4735 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1645837856349 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb 25 19:10:56 2022 " "Processing ended: Fri Feb 25 19:10:56 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1645837856349 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1645837856349 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1645837856349 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1645837856349 ""}
