#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x142904bb0 .scope module, "cpu_run_tb" "cpu_run_tb" 2 3;
 .timescale -9 -12;
P_0x142904d20 .param/l "ADDR_SIZE" 1 2 7, +C4<00000000000000000000000000000101>;
P_0x142904d60 .param/l "END_PC" 1 2 9, +C4<00000000000000000000000000010110>;
P_0x142904da0 .param/l "PC_BITS" 1 2 8, +C4<00000000000000000000000000010100>;
P_0x142904de0 .param/l "REG_NUM" 1 2 6, +C4<00000000000000000000000000100000>;
P_0x142904e20 .param/l "XLEN" 1 2 5, +C4<00000000000000000000000000100000>;
v0x142931240_0 .var "clk", 0 0;
v0x1429312d0_0 .var "curr_inst", 31 0;
v0x142931360_0 .var/i "cycles", 31 0;
v0x1429313f0_0 .var/i "i", 31 0;
v0x142931480_0 .var "rst", 0 0;
S_0x142905050 .scope module, "dut" "cpu" 2 19, 3 3 0, S_0x142904bb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
P_0x1429051c0 .param/l "ADDR_SIZE" 0 3 6, +C4<00000000000000000000000000000101>;
P_0x142905200 .param/l "PC_BITS" 0 3 7, +C4<00000000000000000000000000010100>;
P_0x142905240 .param/l "REG_NUM" 0 3 5, +C4<00000000000000000000000000100000>;
P_0x142905280 .param/l "RESET_PC" 0 3 8, C4<00000000000000000000>;
P_0x1429052c0 .param/l "XLEN" 0 3 4, +C4<00000000000000000000000000100000>;
v0x14292dc90_0 .net "D_BP_taken", 0 0, L_0x1429317d0;  1 drivers
v0x14292dd20_0 .net "D_BP_target_pc", 19 0, L_0x142931840;  1 drivers
v0x14292ddb0_0 .net "D_a", 31 0, L_0x142939090;  1 drivers
v0x14292de80_0 .net "D_a2", 31 0, L_0x1429387c0;  1 drivers
v0x14292df50_0 .net "D_addi", 0 0, L_0x142933280;  1 drivers
v0x14292e060_0 .net "D_alu_op", 3 0, L_0x142935300;  1 drivers
v0x14292e130_0 .net "D_b", 31 0, L_0x1429391b0;  1 drivers
v0x14292e200_0 .net "D_b2", 31 0, L_0x142938870;  1 drivers
v0x14292e2d0_0 .net "D_brn", 0 0, L_0x142933190;  1 drivers
v0x14292e3e0_0 .net "D_byt", 0 0, L_0x142932c30;  1 drivers
v0x14292e470_0 .net "D_imd", 10 0, L_0x142931d70;  1 drivers
v0x14292e500_0 .net "D_inst", 31 0, v0x1429261d0_0;  1 drivers
v0x14292e5d0_0 .net "D_ld", 0 0, L_0x1429328e0;  1 drivers
v0x14292e660_0 .net "D_mul", 0 0, L_0x142932d50;  1 drivers
v0x14292e730_0 .net "D_opc", 5 0, L_0x1429318b0;  1 drivers
v0x14292e7c0_0 .net "D_pc", 19 0, v0x142926260_0;  1 drivers
v0x14292e890_0 .net "D_ra", 4 0, L_0x142931a10;  1 drivers
v0x14292ea20_0 .net "D_rb", 4 0, L_0x142931b30;  1 drivers
v0x14292eab0_0 .net "D_rd", 4 0, L_0x142931c50;  1 drivers
v0x14292eb40_0 .net "D_str", 0 0, L_0x142932b10;  1 drivers
v0x14292ebd0_0 .net "D_we", 0 0, L_0x1429330a0;  1 drivers
v0x14292ec60_0 .net "Dc_mem_addr", 15 0, v0x14291dc30_0;  1 drivers
v0x14292ecf0_0 .net "Dc_mem_req", 0 0, v0x14291dcf0_0;  1 drivers
v0x14292ed80_0 .net "Dc_wb_addr", 15 0, v0x14291dd90_0;  1 drivers
v0x14292ee50_0 .net "Dc_wb_we", 0 0, v0x14291de50_0;  1 drivers
v0x14292eee0_0 .net "Dc_wb_wline", 127 0, v0x14291def0_0;  1 drivers
v0x14292efb0_0 .net "EX_BP_taken", 0 0, L_0x142939e00;  1 drivers
v0x14292f080_0 .net "EX_BP_target_pc", 19 0, L_0x14293a2b0;  1 drivers
v0x14292f150_0 .net "EX_D_bp", 1 0, L_0x1429365e0;  1 drivers
v0x14292f220_0 .net "EX_a", 31 0, v0x14291c910_0;  1 drivers
v0x14292f2f0_0 .net "EX_a2", 31 0, L_0x142939a50;  1 drivers
v0x14292f380_0 .net "EX_alu_op", 3 0, L_0x142939ca0;  1 drivers
v0x14292f450_0 .net "EX_alu_out", 31 0, v0x1429182d0_0;  1 drivers
v0x14292f6e0_0 .net "EX_b", 31 0, L_0x142939b40;  1 drivers
v0x14292f770_0 .net "EX_b2", 31 0, L_0x142939bb0;  1 drivers
v0x14292f800_0 .net "EX_brn", 0 0, L_0x142939d10;  1 drivers
v0x14292f890_0 .net "EX_byt", 0 0, L_0x14293a010;  1 drivers
v0x14292f920_0 .net "EX_ld", 0 0, v0x14291cf30_0;  1 drivers
v0x14292f9b0_0 .net "EX_mul", 0 0, v0x14291cfd0_0;  1 drivers
v0x14292fa40_0 .net "EX_rd", 4 0, v0x14291d070_0;  1 drivers
v0x14292fad0_0 .net "EX_str", 0 0, L_0x142939fa0;  1 drivers
v0x14292fb60_0 .net "EX_taken", 0 0, v0x1429185e0_0;  1 drivers
v0x14292fbf0_0 .net "EX_true_taken", 0 0, v0x142918680_0;  1 drivers
v0x14292fcc0_0 .net "EX_we", 0 0, v0x14291d1c0_0;  1 drivers
v0x14292fd50_0 .net "F_BP_taken", 0 0, L_0x14293aba0;  1 drivers
v0x14292fe20_0 .net "F_BP_target_pc", 19 0, L_0x14293af10;  1 drivers
v0x14292feb0_0 .net "F_inst", 31 0, v0x142926b90_0;  1 drivers
v0x14292ff80_0 .net "F_mem_inst", 127 0, v0x14292d1e0_0;  1 drivers
v0x142930010_0 .net "F_mem_valid", 0 0, v0x14292d290_0;  1 drivers
v0x1429300e0_0 .net "F_pc", 19 0, v0x142928e70_0;  1 drivers
v0x1429301f0_0 .net "F_stall", 0 0, v0x142926e10_0;  1 drivers
v0x142930280_0 .net "Ic_mem_addr", 15 0, v0x142926ee0_0;  1 drivers
v0x142930310_0 .net "Ic_mem_req", 0 0, v0x142926f70_0;  1 drivers
v0x1429303e0_0 .net "MEM_D_bp", 1 0, L_0x142936760;  1 drivers
v0x1429304b0_0 .net "MEM_a2", 31 0, L_0x14293b450;  1 drivers
v0x142930540_0 .net "MEM_alu_out", 31 0, v0x142924c40_0;  1 drivers
v0x1429305d0_0 .net "MEM_b2", 31 0, L_0x14293b3e0;  1 drivers
v0x1429306a0_0 .net "MEM_byt", 0 0, L_0x14293b790;  1 drivers
v0x142930770_0 .net "MEM_data_line", 127 0, v0x14292d600_0;  1 drivers
v0x142930840_0 .net "MEM_data_mem", 31 0, v0x14291e2f0_0;  1 drivers
v0x1429308d0_0 .net "MEM_ld", 0 0, v0x142924df0_0;  1 drivers
v0x1429309a0_0 .net "MEM_mem_valid", 0 0, v0x14292d6b0_0;  1 drivers
v0x142930a70_0 .net "MEM_rd", 4 0, v0x142924e80_0;  1 drivers
v0x142930b00_0 .net "MEM_stall", 0 0, v0x14291e4e0_0;  1 drivers
v0x142930b90_0 .net "MEM_str", 0 0, v0x142924f10_0;  1 drivers
v0x14292f520_0 .net "MEM_taken", 0 0, L_0x14293b370;  1 drivers
v0x14292f5b0_0 .net "MEM_we", 0 0, v0x142925040_0;  1 drivers
v0x14292f640_0 .net "WB_D_bp", 1 0, L_0x142936840;  1 drivers
v0x142930c60_0 .net "WB_data_mem", 31 0, v0x142928550_0;  1 drivers
v0x142930d30_0 .net "WB_rd", 4 0, v0x1429285e0_0;  1 drivers
v0x142930dc0_0 .net "WB_we", 0 0, v0x142928680_0;  1 drivers
v0x142930e50_0 .net "clk", 0 0, v0x142931240_0;  1 drivers
v0x142930ee0_0 .net "rst", 0 0, v0x142931480_0;  1 drivers
v0x142930f70_0 .net "stall_D", 0 0, L_0x142936260;  1 drivers
L_0x142931510 .part v0x1429182d0_0, 0, 20;
L_0x14293b0b0 .part v0x14291c910_0, 0, 20;
L_0x14293b1d0 .part v0x1429182d0_0, 0, 20;
S_0x142905590 .scope module, "u_Hazard_unit" "Hazard_unit" 3 153, 4 1 0, S_0x142905050;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 5 "D_rd";
    .port_info 3 /INPUT 5 "D_ra";
    .port_info 4 /INPUT 5 "D_rb";
    .port_info 5 /INPUT 32 "EX_alu_out";
    .port_info 6 /INPUT 5 "EX_rd";
    .port_info 7 /INPUT 1 "EX_we";
    .port_info 8 /INPUT 1 "EX_ld";
    .port_info 9 /INPUT 1 "EX_mul";
    .port_info 10 /INPUT 5 "MEM_rd";
    .port_info 11 /INPUT 1 "MEM_we";
    .port_info 12 /INPUT 5 "WB_rd";
    .port_info 13 /INPUT 1 "WB_we";
    .port_info 14 /OUTPUT 1 "stall_D";
    .port_info 15 /OUTPUT 2 "EX_D_bp";
    .port_info 16 /OUTPUT 2 "MEM_D_bp";
    .port_info 17 /OUTPUT 2 "WB_D_bp";
P_0x142905750 .param/l "ADDR_SIZE" 0 4 3, +C4<00000000000000000000000000000101>;
P_0x142905790 .param/l "MUL_STALLS" 0 4 4, +C4<00000000000000000000000000000100>;
P_0x1429057d0 .param/l "XLEN" 0 4 2, +C4<00000000000000000000000000100000>;
L_0x142935480 .functor AND 1, v0x14291cfd0_0, L_0x1429353e0, C4<1>, C4<1>;
L_0x142935770 .functor AND 1, v0x14291d1c0_0, L_0x142935650, C4<1>, C4<1>;
L_0x142935900 .functor AND 1, v0x14291d1c0_0, L_0x142935860, C4<1>, C4<1>;
L_0x142935a90 .functor AND 1, v0x142925040_0, L_0x142935970, C4<1>, C4<1>;
L_0x142935c20 .functor AND 1, v0x142925040_0, L_0x142935b80, C4<1>, C4<1>;
L_0x142935db0 .functor AND 1, v0x142928680_0, L_0x142935c90, C4<1>, C4<1>;
L_0x142935f40 .functor AND 1, v0x142928680_0, L_0x142935ea0, C4<1>, C4<1>;
L_0x142936030 .functor OR 1, L_0x142935770, L_0x142935900, C4<0>, C4<0>;
L_0x142936120 .functor AND 1, v0x14291cf30_0, L_0x142936030, C4<1>, C4<1>;
L_0x142936260 .functor OR 1, L_0x142936120, L_0x142935530, C4<0>, C4<0>;
L_0x142936400 .functor AND 1, L_0x142935770, L_0x142936310, C4<1>, C4<1>;
L_0x142936570 .functor AND 1, L_0x142935900, L_0x1429364d0, C4<1>, C4<1>;
v0x142905ba0_0 .net "D_ra", 4 0, L_0x142931a10;  alias, 1 drivers
v0x142915c60_0 .net "D_rb", 4 0, L_0x142931b30;  alias, 1 drivers
v0x142915d00_0 .net "D_rd", 4 0, L_0x142931c50;  alias, 1 drivers
v0x142915d90_0 .net "EX_D_bp", 1 0, L_0x1429365e0;  alias, 1 drivers
v0x142915e20_0 .net "EX_alu_out", 31 0, v0x1429182d0_0;  alias, 1 drivers
v0x142915ef0_0 .net "EX_ld", 0 0, v0x14291cf30_0;  alias, 1 drivers
v0x142915f90_0 .net "EX_mul", 0 0, v0x14291cfd0_0;  alias, 1 drivers
v0x142916030_0 .net "EX_rd", 4 0, v0x14291d070_0;  alias, 1 drivers
v0x1429160e0_0 .net "EX_we", 0 0, v0x14291d1c0_0;  alias, 1 drivers
v0x1429161f0_0 .net "MEM_D_bp", 1 0, L_0x142936760;  alias, 1 drivers
v0x142916290_0 .net "MEM_rd", 4 0, v0x142924e80_0;  alias, 1 drivers
v0x142916340_0 .net "MEM_we", 0 0, v0x142925040_0;  alias, 1 drivers
v0x1429163e0_0 .net "WB_D_bp", 1 0, L_0x142936840;  alias, 1 drivers
v0x142916490_0 .net "WB_rd", 4 0, v0x1429285e0_0;  alias, 1 drivers
v0x142916540_0 .net "WB_we", 0 0, v0x142928680_0;  alias, 1 drivers
L_0x118040958 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x1429165e0_0 .net/2u *"_ivl_0", 2 0, L_0x118040958;  1 drivers
v0x142916690_0 .net *"_ivl_10", 0 0, L_0x142935650;  1 drivers
v0x142916820_0 .net *"_ivl_14", 0 0, L_0x142935860;  1 drivers
v0x1429168b0_0 .net *"_ivl_18", 0 0, L_0x142935970;  1 drivers
v0x142916940_0 .net *"_ivl_2", 0 0, L_0x1429353e0;  1 drivers
v0x1429169d0_0 .net *"_ivl_22", 0 0, L_0x142935b80;  1 drivers
v0x142916a70_0 .net *"_ivl_26", 0 0, L_0x142935c90;  1 drivers
v0x142916b10_0 .net *"_ivl_30", 0 0, L_0x142935ea0;  1 drivers
v0x142916bb0_0 .net *"_ivl_35", 0 0, L_0x142936030;  1 drivers
v0x142916c50_0 .net *"_ivl_37", 0 0, L_0x142936120;  1 drivers
v0x142916cf0_0 .net *"_ivl_41", 0 0, L_0x142936310;  1 drivers
v0x142916d90_0 .net *"_ivl_43", 0 0, L_0x142936400;  1 drivers
v0x142916e30_0 .net *"_ivl_45", 0 0, L_0x1429364d0;  1 drivers
v0x142916ed0_0 .net *"_ivl_47", 0 0, L_0x142936570;  1 drivers
L_0x1180409a0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x142916f70_0 .net/2u *"_ivl_6", 2 0, L_0x1180409a0;  1 drivers
v0x142917020_0 .net "clk", 0 0, v0x142931240_0;  alias, 1 drivers
v0x1429170c0_0 .net "ex_hit_ra", 0 0, L_0x142935770;  1 drivers
v0x142917160_0 .net "ex_hit_rb", 0 0, L_0x142935900;  1 drivers
v0x142916730_0 .net "mem_hit_ra", 0 0, L_0x142935a90;  1 drivers
v0x1429173f0_0 .net "mem_hit_rb", 0 0, L_0x142935c20;  1 drivers
v0x142917480_0 .var "mul_cnt", 2 0;
v0x142917510_0 .net "mul_stall", 0 0, L_0x142935530;  1 drivers
v0x1429175a0_0 .net "mul_start", 0 0, L_0x142935480;  1 drivers
v0x142917630_0 .net "rst", 0 0, v0x142931480_0;  alias, 1 drivers
v0x1429176d0_0 .net "stall_D", 0 0, L_0x142936260;  alias, 1 drivers
v0x142917770_0 .net "wb_hit_ra", 0 0, L_0x142935db0;  1 drivers
v0x142917810_0 .net "wb_hit_rb", 0 0, L_0x142935f40;  1 drivers
E_0x142905b50 .event posedge, v0x142917020_0;
L_0x1429353e0 .cmp/eq 3, v0x142917480_0, L_0x118040958;
L_0x142935530 .cmp/ne 3, v0x142917480_0, L_0x1180409a0;
L_0x142935650 .cmp/eq 5, v0x14291d070_0, L_0x142931a10;
L_0x142935860 .cmp/eq 5, v0x14291d070_0, L_0x142931b30;
L_0x142935970 .cmp/eq 5, v0x142924e80_0, L_0x142931a10;
L_0x142935b80 .cmp/eq 5, v0x142924e80_0, L_0x142931b30;
L_0x142935c90 .cmp/eq 5, v0x1429285e0_0, L_0x142931a10;
L_0x142935ea0 .cmp/eq 5, v0x1429285e0_0, L_0x142931b30;
L_0x142936310 .reduce/nor v0x14291cf30_0;
L_0x1429364d0 .reduce/nor v0x14291cf30_0;
L_0x1429365e0 .concat [ 1 1 0 0], L_0x142936570, L_0x142936400;
L_0x142936760 .concat [ 1 1 0 0], L_0x142935c20, L_0x142935a90;
L_0x142936840 .concat [ 1 1 0 0], L_0x142935f40, L_0x142935db0;
S_0x142917a60 .scope module, "u_alu" "alu" 3 314, 5 1 0, S_0x142905050;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "EX_a";
    .port_info 1 /INPUT 32 "EX_a2";
    .port_info 2 /INPUT 32 "EX_b";
    .port_info 3 /INPUT 32 "EX_b2";
    .port_info 4 /INPUT 4 "EX_alu_op";
    .port_info 5 /INPUT 1 "EX_brn";
    .port_info 6 /INPUT 1 "EX_BP_taken";
    .port_info 7 /INPUT 20 "EX_BP_target_pc";
    .port_info 8 /OUTPUT 32 "EX_alu_out";
    .port_info 9 /OUTPUT 1 "EX_taken";
    .port_info 10 /OUTPUT 1 "EX_true_taken";
P_0x142917bd0 .param/l "PC_BITS" 0 5 3, +C4<00000000000000000000000000010100>;
P_0x142917c10 .param/l "SHW" 1 5 20, +C4<00000000000000000000000000000101>;
P_0x142917c50 .param/l "XLEN" 0 5 2, +C4<00000000000000000000000000100000>;
v0x142917fa0_0 .net "EX_BP_taken", 0 0, L_0x142939e00;  alias, 1 drivers
v0x142918040_0 .net "EX_BP_target_pc", 19 0, L_0x14293a2b0;  alias, 1 drivers
v0x1429180e0_0 .net "EX_a", 31 0, v0x14291c910_0;  alias, 1 drivers
v0x142918170_0 .net "EX_a2", 31 0, L_0x142939a50;  alias, 1 drivers
v0x142918200_0 .net "EX_alu_op", 3 0, L_0x142939ca0;  alias, 1 drivers
v0x1429182d0_0 .var "EX_alu_out", 31 0;
v0x142918370_0 .net "EX_b", 31 0, L_0x142939b40;  alias, 1 drivers
v0x142918410_0 .net "EX_b2", 31 0, L_0x142939bb0;  alias, 1 drivers
v0x1429184c0_0 .net "EX_brn", 0 0, L_0x142939d10;  alias, 1 drivers
v0x1429185e0_0 .var "EX_taken", 0 0;
v0x142918680_0 .var "EX_true_taken", 0 0;
v0x142918720_0 .var "next_pc", 31 0;
E_0x142917f00/0 .event anyedge, v0x1429184c0_0, v0x142918200_0, v0x142918170_0, v0x142918410_0;
E_0x142917f00/1 .event anyedge, v0x142918680_0, v0x1429180e0_0, v0x142918370_0, v0x142918720_0;
E_0x142917f00/2 .event anyedge, v0x142917fa0_0, v0x142918040_0, v0x142915e20_0;
E_0x142917f00 .event/or E_0x142917f00/0, E_0x142917f00/1, E_0x142917f00/2;
S_0x1429188e0 .scope module, "u_branch_buffer" "branch_buffer" 3 331, 6 1 0, S_0x142905050;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 20 "F_pc";
    .port_info 3 /INPUT 1 "EX_brn";
    .port_info 4 /INPUT 20 "EX_pc";
    .port_info 5 /INPUT 20 "EX_alu_out";
    .port_info 6 /INPUT 1 "EX_true_taken";
    .port_info 7 /INPUT 1 "F_stall";
    .port_info 8 /INPUT 1 "MEM_stall";
    .port_info 9 /OUTPUT 20 "F_BP_target_pc";
    .port_info 10 /OUTPUT 1 "F_BP_taken";
P_0x142918aa0 .param/l "DEPTH" 0 6 3, +C4<00000000000000000000000000001000>;
P_0x142918ae0 .param/l "INDX" 0 6 4, +C4<00000000000000000000000000000011>;
P_0x142918b20 .param/l "PC_BITS" 0 6 2, +C4<00000000000000000000000000010100>;
L_0x14293a7b0 .functor AND 1, L_0x14293a640, L_0x14293a6e0, C4<1>, C4<1>;
L_0x14293aba0 .functor BUFZ 1, L_0x14293a4c0, C4<0>, C4<0>, C4<0>;
L_0x14293ac50 .functor AND 1, v0x14291a3b0_0, L_0x14293a4c0, C4<1>, C4<1>;
v0x1429191a0_0 .net "EX_alu_out", 19 0, L_0x14293b1d0;  1 drivers
v0x142919260_0 .net "EX_brn", 0 0, L_0x142939d10;  alias, 1 drivers
v0x142919300_0 .net "EX_pc", 19 0, L_0x14293b0b0;  1 drivers
v0x142919390_0 .net "EX_true_taken", 0 0, v0x142918680_0;  alias, 1 drivers
v0x142919420_0 .net "F_BP_taken", 0 0, L_0x14293aba0;  alias, 1 drivers
v0x1429194f0_0 .net "F_BP_target_pc", 19 0, L_0x14293af10;  alias, 1 drivers
v0x142919580_0 .net "F_pc", 19 0, v0x142928e70_0;  alias, 1 drivers
v0x142919620_0 .net "F_stall", 0 0, v0x142926e10_0;  alias, 1 drivers
v0x1429196c0_0 .net "MEM_stall", 0 0, v0x14291e4e0_0;  alias, 1 drivers
v0x1429197d0_0 .net *"_ivl_0", 0 0, L_0x14293a320;  1 drivers
v0x142919870_0 .net *"_ivl_11", 0 0, L_0x14293a640;  1 drivers
v0x142919910_0 .net *"_ivl_13", 0 0, L_0x14293a6e0;  1 drivers
v0x1429199b0_0 .net *"_ivl_15", 0 0, L_0x14293a7b0;  1 drivers
L_0x118040b50 .functor BUFT 1, C4<00000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x142919a50_0 .net/2u *"_ivl_16", 19 0, L_0x118040b50;  1 drivers
L_0x118040b98 .functor BUFT 1, C4<00000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x142919b00_0 .net/2u *"_ivl_18", 19 0, L_0x118040b98;  1 drivers
v0x142919bb0_0 .net *"_ivl_2", 4 0, L_0x14293a3c0;  1 drivers
v0x142919c60_0 .net *"_ivl_20", 19 0, L_0x14293a8e0;  1 drivers
v0x142919df0_0 .net *"_ivl_27", 0 0, L_0x14293ac50;  1 drivers
v0x142919e80_0 .net *"_ivl_28", 19 0, L_0x14293ad00;  1 drivers
v0x142919f20_0 .net *"_ivl_30", 4 0, L_0x14293ada0;  1 drivers
L_0x118040be0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x142919fd0_0 .net *"_ivl_33", 1 0, L_0x118040be0;  1 drivers
L_0x118040ac0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x14291a080_0 .net *"_ivl_5", 1 0, L_0x118040ac0;  1 drivers
L_0x118040b08 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x14291a130_0 .net/2u *"_ivl_6", 0 0, L_0x118040b08;  1 drivers
v0x14291a1e0_0 .net "clk", 0 0, v0x142931240_0;  alias, 1 drivers
v0x14291a290_0 .var "ex_hit", 0 0;
v0x14291a320_0 .var "ex_hit_idx", 2 0;
v0x14291a3b0_0 .var "f_hit", 0 0;
v0x14291a440_0 .var "f_hit_idx", 2 0;
v0x14291a4d0_0 .var/i "i", 31 0;
v0x14291a560 .array "pc_buf", 7 0, 19 0;
v0x14291a6b0_0 .net "rst", 0 0, v0x142931480_0;  alias, 1 drivers
v0x14291a760_0 .net "seq_pc", 19 0, L_0x14293aa60;  1 drivers
v0x14291a800 .array "taken_buf", 7 0, 0 0;
v0x142919cf0_0 .net "taken_on_hit", 0 0, L_0x14293a4c0;  1 drivers
v0x14291aa90 .array "target_buf", 7 0, 19 0;
v0x14291a560_0 .array/port v0x14291a560, 0;
v0x14291a560_1 .array/port v0x14291a560, 1;
v0x14291a560_2 .array/port v0x14291a560, 2;
E_0x142918df0/0 .event anyedge, v0x14291a290_0, v0x14291a560_0, v0x14291a560_1, v0x14291a560_2;
v0x14291a560_3 .array/port v0x14291a560, 3;
v0x14291a560_4 .array/port v0x14291a560, 4;
v0x14291a560_5 .array/port v0x14291a560, 5;
v0x14291a560_6 .array/port v0x14291a560, 6;
E_0x142918df0/1 .event anyedge, v0x14291a560_3, v0x14291a560_4, v0x14291a560_5, v0x14291a560_6;
v0x14291a560_7 .array/port v0x14291a560, 7;
E_0x142918df0/2 .event anyedge, v0x14291a560_7, v0x142919300_0;
E_0x142918df0 .event/or E_0x142918df0/0, E_0x142918df0/1, E_0x142918df0/2;
E_0x142918e80/0 .event anyedge, v0x14291a3b0_0, v0x14291a560_0, v0x14291a560_1, v0x14291a560_2;
E_0x142918e80/1 .event anyedge, v0x14291a560_3, v0x14291a560_4, v0x14291a560_5, v0x14291a560_6;
E_0x142918e80/2 .event anyedge, v0x14291a560_7, v0x142919580_0;
E_0x142918e80 .event/or E_0x142918e80/0, E_0x142918e80/1, E_0x142918e80/2;
L_0x14293a320 .array/port v0x14291a800, L_0x14293a3c0;
L_0x14293a3c0 .concat [ 3 2 0 0], v0x14291a440_0, L_0x118040ac0;
L_0x14293a4c0 .functor MUXZ 1, L_0x118040b08, L_0x14293a320, v0x14291a3b0_0, C4<>;
L_0x14293a640 .reduce/nor v0x142926e10_0;
L_0x14293a6e0 .reduce/nor v0x14291e4e0_0;
L_0x14293a8e0 .functor MUXZ 20, L_0x118040b98, L_0x118040b50, L_0x14293a7b0, C4<>;
L_0x14293aa60 .arith/sum 20, v0x142928e70_0, L_0x14293a8e0;
L_0x14293ad00 .array/port v0x14291aa90, L_0x14293ada0;
L_0x14293ada0 .concat [ 3 2 0 0], v0x14291a440_0, L_0x118040be0;
L_0x14293af10 .functor MUXZ 20, L_0x14293aa60, L_0x14293ad00, L_0x14293ac50, C4<>;
S_0x142918f10 .scope autotask, "fifo_insert_new" "fifo_insert_new" 6 75, 6 75 0, S_0x1429188e0;
 .timescale -9 -12;
v0x1429190e0_0 .var/i "k", 31 0;
TD_cpu_run_tb.dut.u_branch_buffer.fifo_insert_new ;
    %pushi/vec4 7, 0, 32;
    %store/vec4 v0x1429190e0_0, 0, 32;
T_0.0 ;
    %load/vec4 v0x1429190e0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_0.1, 5;
    %load/vec4 v0x1429190e0_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x14291a560, 4;
    %ix/getv/s 3, v0x1429190e0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14291a560, 0, 4;
    %load/vec4 v0x1429190e0_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x14291aa90, 4;
    %ix/getv/s 3, v0x1429190e0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14291aa90, 0, 4;
    %load/vec4 v0x1429190e0_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x14291a800, 4;
    %ix/getv/s 3, v0x1429190e0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14291a800, 0, 4;
    %load/vec4 v0x1429190e0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x1429190e0_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %load/vec4 v0x142919300_0;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14291a560, 0, 4;
    %load/vec4 v0x1429191a0_0;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14291aa90, 0, 4;
    %load/vec4 v0x142919390_0;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14291a800, 0, 4;
    %end;
S_0x14291abe0 .scope module, "u_d_to_ex_reg" "d_to_ex_reg" 3 259, 7 1 0, S_0x142905050;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "D_a";
    .port_info 3 /INPUT 32 "D_a2";
    .port_info 4 /INPUT 32 "D_b";
    .port_info 5 /INPUT 32 "D_b2";
    .port_info 6 /INPUT 4 "D_alu_op";
    .port_info 7 /INPUT 1 "D_brn";
    .port_info 8 /INPUT 5 "D_rd";
    .port_info 9 /INPUT 1 "D_ld";
    .port_info 10 /INPUT 1 "D_str";
    .port_info 11 /INPUT 1 "D_byt";
    .port_info 12 /INPUT 1 "D_we";
    .port_info 13 /INPUT 1 "D_mul";
    .port_info 14 /INPUT 1 "D_BP_taken";
    .port_info 15 /INPUT 20 "D_BP_target_pc";
    .port_info 16 /INPUT 1 "stall_D";
    .port_info 17 /INPUT 1 "MEM_stall";
    .port_info 18 /INPUT 1 "EX_taken";
    .port_info 19 /OUTPUT 32 "EX_a";
    .port_info 20 /OUTPUT 32 "EX_a2";
    .port_info 21 /OUTPUT 32 "EX_b";
    .port_info 22 /OUTPUT 32 "EX_b2";
    .port_info 23 /OUTPUT 4 "EX_alu_op";
    .port_info 24 /OUTPUT 5 "EX_rd";
    .port_info 25 /OUTPUT 1 "EX_ld";
    .port_info 26 /OUTPUT 1 "EX_str";
    .port_info 27 /OUTPUT 1 "EX_byt";
    .port_info 28 /OUTPUT 1 "EX_we";
    .port_info 29 /OUTPUT 1 "EX_brn";
    .port_info 30 /OUTPUT 1 "EX_BP_taken";
    .port_info 31 /OUTPUT 20 "EX_BP_target_pc";
    .port_info 32 /OUTPUT 1 "EX_mul";
P_0x14291ada0 .param/l "PC_BITS" 0 7 3, +C4<00000000000000000000000000010100>;
P_0x14291ade0 .param/l "XLEN" 0 7 2, +C4<00000000000000000000000000100000>;
L_0x142939a50 .functor BUFZ 32, v0x14291c880_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x142939b40 .functor BUFZ 32, v0x14291cc30_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x142939bb0 .functor BUFZ 32, v0x14291cba0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x142939ca0 .functor BUFZ 4, v0x14291be60_0, C4<0000>, C4<0000>, C4<0000>;
L_0x142939d10 .functor BUFZ 1, v0x14291cdf0_0, C4<0>, C4<0>, C4<0>;
L_0x142939e00 .functor BUFZ 1, v0x14291ccc0_0, C4<0>, C4<0>, C4<0>;
L_0x142939fa0 .functor BUFZ 1, v0x14291d120_0, C4<0>, C4<0>, C4<0>;
L_0x14293a010 .functor BUFZ 1, v0x14291ce90_0, C4<0>, C4<0>, C4<0>;
L_0x14293a2b0 .functor BUFZ 20, v0x14291cd50_0, C4<00000000000000000000>, C4<00000000000000000000>, C4<00000000000000000000>;
v0x14291b330_0 .net "D_BP_taken", 0 0, L_0x1429317d0;  alias, 1 drivers
v0x14291b3e0_0 .net "D_BP_target_pc", 19 0, L_0x142931840;  alias, 1 drivers
v0x14291b480_0 .net "D_a", 31 0, L_0x142939090;  alias, 1 drivers
v0x14291b510_0 .net "D_a2", 31 0, L_0x1429387c0;  alias, 1 drivers
v0x14291b5a0_0 .net "D_alu_op", 3 0, L_0x142935300;  alias, 1 drivers
v0x14291b670_0 .net "D_b", 31 0, L_0x1429391b0;  alias, 1 drivers
v0x14291b720_0 .net "D_b2", 31 0, L_0x142938870;  alias, 1 drivers
v0x14291b7d0_0 .net "D_brn", 0 0, L_0x142933190;  alias, 1 drivers
v0x14291b870_0 .net "D_byt", 0 0, L_0x142932c30;  alias, 1 drivers
v0x14291b980_0 .net "D_ld", 0 0, L_0x1429328e0;  alias, 1 drivers
v0x14291ba10_0 .net "D_mul", 0 0, L_0x142932d50;  alias, 1 drivers
v0x14291bab0_0 .net "D_rd", 4 0, L_0x142931c50;  alias, 1 drivers
v0x14291bb70_0 .net "D_str", 0 0, L_0x142932b10;  alias, 1 drivers
v0x14291bc00_0 .net "D_we", 0 0, L_0x1429330a0;  alias, 1 drivers
v0x14291bc90_0 .net "EX_BP_taken", 0 0, L_0x142939e00;  alias, 1 drivers
v0x14291bd20_0 .net "EX_BP_target_pc", 19 0, L_0x14293a2b0;  alias, 1 drivers
v0x14291bdd0_0 .net "EX_a", 31 0, v0x14291c910_0;  alias, 1 drivers
v0x14291bf80_0 .net "EX_a2", 31 0, L_0x142939a50;  alias, 1 drivers
v0x14291c010_0 .net "EX_alu_op", 3 0, L_0x142939ca0;  alias, 1 drivers
v0x14291c0a0_0 .net "EX_b", 31 0, L_0x142939b40;  alias, 1 drivers
v0x14291c130_0 .net "EX_b2", 31 0, L_0x142939bb0;  alias, 1 drivers
v0x14291c1c0_0 .net "EX_brn", 0 0, L_0x142939d10;  alias, 1 drivers
v0x14291c290_0 .net "EX_byt", 0 0, L_0x14293a010;  alias, 1 drivers
v0x14291c320_0 .net "EX_ld", 0 0, v0x14291cf30_0;  alias, 1 drivers
v0x14291c3b0_0 .net "EX_mul", 0 0, v0x14291cfd0_0;  alias, 1 drivers
v0x14291c460_0 .net "EX_rd", 4 0, v0x14291d070_0;  alias, 1 drivers
v0x14291c510_0 .net "EX_str", 0 0, L_0x142939fa0;  alias, 1 drivers
v0x14291c5a0_0 .net "EX_taken", 0 0, v0x1429185e0_0;  alias, 1 drivers
v0x14291c650_0 .net "EX_we", 0 0, v0x14291d1c0_0;  alias, 1 drivers
v0x14291c700_0 .net "MEM_stall", 0 0, v0x14291e4e0_0;  alias, 1 drivers
v0x14291c7b0_0 .net "clk", 0 0, v0x142931240_0;  alias, 1 drivers
v0x14291c880_0 .var "ex_a2_r", 31 0;
v0x14291c910_0 .var "ex_a_r", 31 0;
v0x14291be60_0 .var "ex_alu_op_r", 3 0;
v0x14291cba0_0 .var "ex_b2_r", 31 0;
v0x14291cc30_0 .var "ex_b_r", 31 0;
v0x14291ccc0_0 .var "ex_bp_taken_r", 0 0;
v0x14291cd50_0 .var "ex_bp_target_pc_r", 19 0;
v0x14291cdf0_0 .var "ex_brn_r", 0 0;
v0x14291ce90_0 .var "ex_byt_r", 0 0;
v0x14291cf30_0 .var "ex_ld_r", 0 0;
v0x14291cfd0_0 .var "ex_mul_r", 0 0;
v0x14291d070_0 .var "ex_rd_r", 4 0;
v0x14291d120_0 .var "ex_str_r", 0 0;
v0x14291d1c0_0 .var "ex_we_r", 0 0;
v0x14291d260_0 .net "rst", 0 0, v0x142931480_0;  alias, 1 drivers
v0x14291d330_0 .net "stall_D", 0 0, L_0x142936260;  alias, 1 drivers
S_0x14291d6b0 .scope module, "u_dcache" "dcache" 3 410, 8 1 0, S_0x142905050;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "MEM_ld";
    .port_info 3 /INPUT 1 "MEM_str";
    .port_info 4 /INPUT 1 "MEM_byt";
    .port_info 5 /INPUT 32 "MEM_alu_out";
    .port_info 6 /INPUT 32 "MEM_b2";
    .port_info 7 /OUTPUT 32 "MEM_data_mem";
    .port_info 8 /OUTPUT 1 "MEM_stall";
    .port_info 9 /OUTPUT 1 "Dc_mem_req";
    .port_info 10 /OUTPUT 16 "Dc_mem_addr";
    .port_info 11 /INPUT 128 "MEM_data_line";
    .port_info 12 /INPUT 1 "MEM_mem_valid";
    .port_info 13 /OUTPUT 1 "Dc_wb_we";
    .port_info 14 /OUTPUT 16 "Dc_wb_addr";
    .port_info 15 /OUTPUT 128 "Dc_wb_wline";
P_0x14291af90 .param/l "LINE_BITS" 0 8 3, +C4<00000000000000000000000000010000>;
P_0x14291afd0 .param/l "XLEN" 0 8 2, +C4<00000000000000000000000000100000>;
L_0x14293bab0 .functor OR 1, v0x142924df0_0, v0x142924f10_0, C4<0>, C4<0>;
v0x14291dc30_0 .var "Dc_mem_addr", 15 0;
v0x14291dcf0_0 .var "Dc_mem_req", 0 0;
v0x14291dd90_0 .var "Dc_wb_addr", 15 0;
v0x14291de50_0 .var "Dc_wb_we", 0 0;
v0x14291def0_0 .var "Dc_wb_wline", 127 0;
v0x14291dfe0_0 .net "MEM_alu_out", 31 0, v0x142924c40_0;  alias, 1 drivers
v0x14291e090_0 .net "MEM_b2", 31 0, L_0x14293b3e0;  alias, 1 drivers
v0x14291e140_0 .net "MEM_byt", 0 0, L_0x14293b790;  alias, 1 drivers
v0x14291e1e0_0 .net "MEM_data_line", 127 0, v0x14292d600_0;  alias, 1 drivers
v0x14291e2f0_0 .var "MEM_data_mem", 31 0;
v0x14291e3a0_0 .net "MEM_ld", 0 0, v0x142924df0_0;  alias, 1 drivers
v0x14291e440_0 .net "MEM_mem_valid", 0 0, v0x14292d6b0_0;  alias, 1 drivers
v0x14291e4e0_0 .var "MEM_stall", 0 0;
v0x14291e570_0 .net "MEM_str", 0 0, v0x142924f10_0;  alias, 1 drivers
v0x14291e610_0 .net "addr_byte", 1 0, L_0x14293ba10;  1 drivers
v0x14291e6c0_0 .net "addr_line", 15 0, L_0x14293b850;  1 drivers
v0x14291e770_0 .net "addr_word", 1 0, L_0x14293b970;  1 drivers
v0x14291e900_0 .net "clk", 0 0, v0x142931240_0;  alias, 1 drivers
v0x14291e990 .array "data", 15 0, 31 0;
v0x14291eb30 .array "dirty", 3 0, 0 0;
v0x14291ebc0_0 .var "fifo_ptr", 1 0;
v0x14291ec70_0 .var "hit", 0 0;
v0x14291ed10_0 .var "hit_idx", 1 0;
v0x14291edc0_0 .var/i "i", 31 0;
v0x14291ee70_0 .var "miss_line", 15 0;
v0x14291ef20_0 .net "op_active", 0 0, L_0x14293bab0;  1 drivers
v0x14291efc0_0 .net "rst", 0 0, v0x142931480_0;  alias, 1 drivers
v0x14291f050 .array "tag", 3 0, 15 0;
v0x14291f150_0 .var "tmp_load_word", 31 0;
v0x14291f200_0 .var "tmp_store_word", 31 0;
v0x14291f2b0 .array "valid", 3 0, 0 0;
E_0x14291dac0/0 .event anyedge, v0x14291dfe0_0, v0x14291e6c0_0, v0x14291ef20_0, v0x14291e440_0;
v0x14291f2b0_0 .array/port v0x14291f2b0, 0;
v0x14291f2b0_1 .array/port v0x14291f2b0, 1;
v0x14291f2b0_2 .array/port v0x14291f2b0, 2;
v0x14291f2b0_3 .array/port v0x14291f2b0, 3;
E_0x14291dac0/1 .event anyedge, v0x14291f2b0_0, v0x14291f2b0_1, v0x14291f2b0_2, v0x14291f2b0_3;
v0x14291f050_0 .array/port v0x14291f050, 0;
v0x14291f050_1 .array/port v0x14291f050, 1;
v0x14291f050_2 .array/port v0x14291f050, 2;
v0x14291f050_3 .array/port v0x14291f050, 3;
E_0x14291dac0/2 .event anyedge, v0x14291f050_0, v0x14291f050_1, v0x14291f050_2, v0x14291f050_3;
E_0x14291dac0/3 .event anyedge, v0x14291e3a0_0, v0x14291ec70_0, v0x14291ed10_0, v0x14291e770_0;
v0x14291e990_0 .array/port v0x14291e990, 0;
v0x14291e990_1 .array/port v0x14291e990, 1;
v0x14291e990_2 .array/port v0x14291e990, 2;
v0x14291e990_3 .array/port v0x14291e990, 3;
E_0x14291dac0/4 .event anyedge, v0x14291e990_0, v0x14291e990_1, v0x14291e990_2, v0x14291e990_3;
v0x14291e990_4 .array/port v0x14291e990, 4;
v0x14291e990_5 .array/port v0x14291e990, 5;
v0x14291e990_6 .array/port v0x14291e990, 6;
v0x14291e990_7 .array/port v0x14291e990, 7;
E_0x14291dac0/5 .event anyedge, v0x14291e990_4, v0x14291e990_5, v0x14291e990_6, v0x14291e990_7;
v0x14291e990_8 .array/port v0x14291e990, 8;
v0x14291e990_9 .array/port v0x14291e990, 9;
v0x14291e990_10 .array/port v0x14291e990, 10;
v0x14291e990_11 .array/port v0x14291e990, 11;
E_0x14291dac0/6 .event anyedge, v0x14291e990_8, v0x14291e990_9, v0x14291e990_10, v0x14291e990_11;
v0x14291e990_12 .array/port v0x14291e990, 12;
v0x14291e990_13 .array/port v0x14291e990, 13;
v0x14291e990_14 .array/port v0x14291e990, 14;
v0x14291e990_15 .array/port v0x14291e990, 15;
E_0x14291dac0/7 .event anyedge, v0x14291e990_12, v0x14291e990_13, v0x14291e990_14, v0x14291e990_15;
E_0x14291dac0/8 .event anyedge, v0x14291e140_0, v0x14291e610_0, v0x14291f150_0, v0x14291e570_0;
E_0x14291dac0 .event/or E_0x14291dac0/0, E_0x14291dac0/1, E_0x14291dac0/2, E_0x14291dac0/3, E_0x14291dac0/4, E_0x14291dac0/5, E_0x14291dac0/6, E_0x14291dac0/7, E_0x14291dac0/8;
L_0x14293b850 .part v0x142924c40_0, 4, 16;
L_0x14293b970 .part v0x142924c40_0, 2, 2;
L_0x14293ba10 .part v0x142924c40_0, 0, 2;
S_0x14291f520 .scope module, "u_decode" "decode" 3 126, 9 1 0, S_0x142905050;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "D_inst";
    .port_info 2 /OUTPUT 6 "D_opc";
    .port_info 3 /OUTPUT 5 "D_ra";
    .port_info 4 /OUTPUT 5 "D_rb";
    .port_info 5 /OUTPUT 5 "D_rd";
    .port_info 6 /OUTPUT 11 "D_imd";
    .port_info 7 /OUTPUT 1 "D_we";
    .port_info 8 /OUTPUT 4 "D_alu_op";
    .port_info 9 /OUTPUT 1 "D_ld";
    .port_info 10 /OUTPUT 1 "D_str";
    .port_info 11 /OUTPUT 1 "D_byt";
    .port_info 12 /OUTPUT 1 "D_brn";
    .port_info 13 /OUTPUT 1 "D_addi";
    .port_info 14 /OUTPUT 1 "D_mul";
P_0x144008200 .param/l "OPC_ADD" 1 9 32, C4<000000>;
P_0x144008240 .param/l "OPC_ADDI" 1 9 40, C4<001000>;
P_0x144008280 .param/l "OPC_AND" 1 9 34, C4<000010>;
P_0x1440082c0 .param/l "OPC_CTRL" 1 9 54, C4<001101>;
P_0x144008300 .param/l "OPC_GT" 1 9 47, C4<001010>;
P_0x144008340 .param/l "OPC_LOAD" 1 9 50, C4<01011>;
P_0x144008380 .param/l "OPC_LT" 1 9 46, C4<001001>;
P_0x1440083c0 .param/l "OPC_MUL" 1 9 56, C4<001110>;
P_0x144008400 .param/l "OPC_NOT" 1 9 37, C4<000101>;
P_0x144008440 .param/l "OPC_OR" 1 9 35, C4<000011>;
P_0x144008480 .param/l "OPC_SHL" 1 9 38, C4<000110>;
P_0x1440084c0 .param/l "OPC_SHR" 1 9 39, C4<000111>;
P_0x144008500 .param/l "OPC_STORE" 1 9 51, C4<01100>;
P_0x144008540 .param/l "OPC_SUB" 1 9 33, C4<000001>;
P_0x144008580 .param/l "OPC_XOR" 1 9 36, C4<000100>;
P_0x1440085c0 .param/l "RD_BEQ" 1 9 59, C4<00001>;
P_0x144008600 .param/l "RD_BGT" 1 9 61, C4<00011>;
P_0x144008640 .param/l "RD_BLT" 1 9 60, C4<00010>;
P_0x144008680 .param/l "RD_JMP" 1 9 58, C4<00000>;
P_0x1440086c0 .param/l "XLEN" 0 9 1, +C4<00000000000000000000000000100000>;
L_0x142931990 .functor AND 1, L_0x142931f10, L_0x142931fb0, C4<1>, C4<1>;
L_0x1429321d0 .functor AND 1, L_0x142931f10, L_0x1429320f0, C4<1>, C4<1>;
L_0x1429323f0 .functor AND 1, L_0x142931f10, L_0x1429322a0, C4<1>, C4<1>;
L_0x142931cf0 .functor AND 1, L_0x142931f10, L_0x142932540, C4<1>, C4<1>;
L_0x142932aa0 .functor OR 1, L_0x142932e70, L_0x1429328e0, C4<0>, C4<0>;
L_0x1429330a0 .functor OR 1, L_0x142932aa0, L_0x142932d50, C4<0>, C4<0>;
L_0x142933190 .functor BUFZ 1, L_0x142931f10, C4<0>, C4<0>, C4<0>;
L_0x142933fa0 .functor OR 1, L_0x142933de0, L_0x1429323f0, C4<0>, C4<0>;
L_0x142934110 .functor OR 1, L_0x142934030, L_0x142931cf0, C4<0>, C4<0>;
v0x14291fea0_0 .net "D_addi", 0 0, L_0x142933280;  alias, 1 drivers
v0x14291ff50_0 .net "D_alu_op", 3 0, L_0x142935300;  alias, 1 drivers
v0x142920010_0 .net "D_brn", 0 0, L_0x142933190;  alias, 1 drivers
v0x1429200e0_0 .net "D_byt", 0 0, L_0x142932c30;  alias, 1 drivers
v0x142920190_0 .net "D_imd", 10 0, L_0x142931d70;  alias, 1 drivers
v0x142920260_0 .net "D_inst", 31 0, v0x1429261d0_0;  alias, 1 drivers
v0x1429202f0_0 .net "D_ld", 0 0, L_0x1429328e0;  alias, 1 drivers
v0x142920380_0 .net "D_mul", 0 0, L_0x142932d50;  alias, 1 drivers
v0x142920430_0 .net "D_opc", 5 0, L_0x1429318b0;  alias, 1 drivers
v0x142920540_0 .net "D_ra", 4 0, L_0x142931a10;  alias, 1 drivers
v0x142920600_0 .net "D_rb", 4 0, L_0x142931b30;  alias, 1 drivers
v0x142920690_0 .net "D_rd", 4 0, L_0x142931c50;  alias, 1 drivers
v0x142920760_0 .net "D_str", 0 0, L_0x142932b10;  alias, 1 drivers
v0x1429207f0_0 .net "D_we", 0 0, L_0x1429330a0;  alias, 1 drivers
L_0x118040010 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v0x142920880_0 .net/2u *"_ivl_10", 5 0, L_0x118040010;  1 drivers
L_0x1180405b0 .functor BUFT 1, C4<000101>, C4<0>, C4<0>, C4<0>;
v0x142920910_0 .net/2u *"_ivl_100", 5 0, L_0x1180405b0;  1 drivers
v0x1429209c0_0 .net *"_ivl_102", 0 0, L_0x142933620;  1 drivers
L_0x1180405f8 .functor BUFT 1, C4<0101>, C4<0>, C4<0>, C4<0>;
v0x142920b60_0 .net/2u *"_ivl_104", 3 0, L_0x1180405f8;  1 drivers
L_0x118040640 .functor BUFT 1, C4<000110>, C4<0>, C4<0>, C4<0>;
v0x142920c10_0 .net/2u *"_ivl_106", 5 0, L_0x118040640;  1 drivers
v0x142920cc0_0 .net *"_ivl_108", 0 0, L_0x142933a50;  1 drivers
L_0x118040688 .functor BUFT 1, C4<0110>, C4<0>, C4<0>, C4<0>;
v0x142920d60_0 .net/2u *"_ivl_110", 3 0, L_0x118040688;  1 drivers
L_0x1180406d0 .functor BUFT 1, C4<000111>, C4<0>, C4<0>, C4<0>;
v0x142920e10_0 .net/2u *"_ivl_112", 5 0, L_0x1180406d0;  1 drivers
v0x142920ec0_0 .net *"_ivl_114", 0 0, L_0x142933930;  1 drivers
L_0x118040718 .functor BUFT 1, C4<0111>, C4<0>, C4<0>, C4<0>;
v0x142920f60_0 .net/2u *"_ivl_116", 3 0, L_0x118040718;  1 drivers
L_0x118040760 .functor BUFT 1, C4<1000>, C4<0>, C4<0>, C4<0>;
v0x142921010_0 .net/2u *"_ivl_118", 3 0, L_0x118040760;  1 drivers
L_0x1180407a8 .functor BUFT 1, C4<001001>, C4<0>, C4<0>, C4<0>;
v0x1429210c0_0 .net/2u *"_ivl_120", 5 0, L_0x1180407a8;  1 drivers
v0x142921170_0 .net *"_ivl_122", 0 0, L_0x142933de0;  1 drivers
v0x142921210_0 .net *"_ivl_125", 0 0, L_0x142933fa0;  1 drivers
L_0x1180407f0 .functor BUFT 1, C4<1001>, C4<0>, C4<0>, C4<0>;
v0x1429212b0_0 .net/2u *"_ivl_126", 3 0, L_0x1180407f0;  1 drivers
L_0x118040838 .functor BUFT 1, C4<001010>, C4<0>, C4<0>, C4<0>;
v0x142921360_0 .net/2u *"_ivl_128", 5 0, L_0x118040838;  1 drivers
v0x142921410_0 .net *"_ivl_130", 0 0, L_0x142934030;  1 drivers
v0x1429214b0_0 .net *"_ivl_133", 0 0, L_0x142934110;  1 drivers
L_0x118040880 .functor BUFT 1, C4<1010>, C4<0>, C4<0>, C4<0>;
v0x142921550_0 .net/2u *"_ivl_134", 3 0, L_0x118040880;  1 drivers
L_0x1180408c8 .functor BUFT 1, C4<1011>, C4<0>, C4<0>, C4<0>;
v0x142920a70_0 .net/2u *"_ivl_136", 3 0, L_0x1180408c8;  1 drivers
L_0x118040910 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x1429217e0_0 .net/2u *"_ivl_138", 3 0, L_0x118040910;  1 drivers
L_0x118040058 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x142921870_0 .net/2u *"_ivl_14", 4 0, L_0x118040058;  1 drivers
v0x142921910_0 .net *"_ivl_140", 3 0, L_0x1429336c0;  1 drivers
v0x1429219c0_0 .net *"_ivl_142", 3 0, L_0x142933f00;  1 drivers
v0x142921a70_0 .net *"_ivl_144", 3 0, L_0x142934600;  1 drivers
v0x142921b20_0 .net *"_ivl_146", 3 0, L_0x1429347a0;  1 drivers
v0x142921bd0_0 .net *"_ivl_148", 3 0, L_0x142934880;  1 drivers
v0x142921c80_0 .net *"_ivl_150", 3 0, L_0x142934a30;  1 drivers
v0x142921d30_0 .net *"_ivl_152", 3 0, L_0x142934b50;  1 drivers
v0x142921de0_0 .net *"_ivl_154", 3 0, L_0x142934d10;  1 drivers
v0x142921e90_0 .net *"_ivl_156", 3 0, L_0x142934e30;  1 drivers
v0x142921f40_0 .net *"_ivl_158", 3 0, L_0x142935000;  1 drivers
v0x142921ff0_0 .net *"_ivl_16", 0 0, L_0x142931fb0;  1 drivers
v0x142922090_0 .net *"_ivl_160", 3 0, L_0x142935120;  1 drivers
L_0x1180400a0 .functor BUFT 1, C4<00001>, C4<0>, C4<0>, C4<0>;
v0x142922140_0 .net/2u *"_ivl_20", 4 0, L_0x1180400a0;  1 drivers
v0x1429221f0_0 .net *"_ivl_22", 0 0, L_0x1429320f0;  1 drivers
L_0x1180400e8 .functor BUFT 1, C4<00010>, C4<0>, C4<0>, C4<0>;
v0x142922290_0 .net/2u *"_ivl_26", 4 0, L_0x1180400e8;  1 drivers
v0x142922340_0 .net *"_ivl_28", 0 0, L_0x1429322a0;  1 drivers
L_0x118040130 .functor BUFT 1, C4<00011>, C4<0>, C4<0>, C4<0>;
v0x1429223e0_0 .net/2u *"_ivl_32", 4 0, L_0x118040130;  1 drivers
v0x142922490_0 .net *"_ivl_34", 0 0, L_0x142932540;  1 drivers
v0x142922530_0 .net *"_ivl_39", 4 0, L_0x142932760;  1 drivers
L_0x118040178 .functor BUFT 1, C4<01011>, C4<0>, C4<0>, C4<0>;
v0x1429225e0_0 .net/2u *"_ivl_40", 4 0, L_0x118040178;  1 drivers
v0x142922690_0 .net *"_ivl_45", 4 0, L_0x142932a00;  1 drivers
L_0x1180401c0 .functor BUFT 1, C4<01100>, C4<0>, C4<0>, C4<0>;
v0x142922740_0 .net/2u *"_ivl_46", 4 0, L_0x1180401c0;  1 drivers
L_0x118040208 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v0x1429227f0_0 .net/2u *"_ivl_52", 5 0, L_0x118040208;  1 drivers
L_0x118040250 .functor BUFT 1, C4<001010>, C4<0>, C4<0>, C4<0>;
v0x1429228a0_0 .net/2u *"_ivl_56", 5 0, L_0x118040250;  1 drivers
v0x142922950_0 .net *"_ivl_58", 0 0, L_0x142932e70;  1 drivers
v0x1429229f0_0 .net *"_ivl_61", 0 0, L_0x142932aa0;  1 drivers
L_0x118040298 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v0x142922a90_0 .net/2u *"_ivl_66", 5 0, L_0x118040298;  1 drivers
L_0x1180402e0 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0x142922b40_0 .net/2u *"_ivl_70", 5 0, L_0x1180402e0;  1 drivers
v0x142922bf0_0 .net *"_ivl_72", 0 0, L_0x142933320;  1 drivers
L_0x118040328 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x1429215f0_0 .net/2u *"_ivl_74", 3 0, L_0x118040328;  1 drivers
L_0x118040370 .functor BUFT 1, C4<000001>, C4<0>, C4<0>, C4<0>;
v0x1429216a0_0 .net/2u *"_ivl_76", 5 0, L_0x118040370;  1 drivers
v0x142921750_0 .net *"_ivl_78", 0 0, L_0x1429334a0;  1 drivers
L_0x1180403b8 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0x142922c90_0 .net/2u *"_ivl_80", 3 0, L_0x1180403b8;  1 drivers
L_0x118040400 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v0x142922d40_0 .net/2u *"_ivl_82", 5 0, L_0x118040400;  1 drivers
v0x142922df0_0 .net *"_ivl_84", 0 0, L_0x142933540;  1 drivers
L_0x118040448 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x142922e90_0 .net/2u *"_ivl_86", 3 0, L_0x118040448;  1 drivers
L_0x118040490 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0x142922f40_0 .net/2u *"_ivl_88", 5 0, L_0x118040490;  1 drivers
v0x142922ff0_0 .net *"_ivl_90", 0 0, L_0x1429337d0;  1 drivers
L_0x1180404d8 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x142923090_0 .net/2u *"_ivl_92", 3 0, L_0x1180404d8;  1 drivers
L_0x118040520 .functor BUFT 1, C4<000100>, C4<0>, C4<0>, C4<0>;
v0x142923140_0 .net/2u *"_ivl_94", 5 0, L_0x118040520;  1 drivers
v0x1429231f0_0 .net *"_ivl_96", 0 0, L_0x142933870;  1 drivers
L_0x118040568 .functor BUFT 1, C4<0100>, C4<0>, C4<0>, C4<0>;
v0x142923290_0 .net/2u *"_ivl_98", 3 0, L_0x118040568;  1 drivers
v0x142923340_0 .net "clk", 0 0, v0x142931240_0;  alias, 1 drivers
v0x1429233d0_0 .net "is_beq", 0 0, L_0x1429321d0;  1 drivers
v0x142923470_0 .net "is_bgt", 0 0, L_0x142931cf0;  1 drivers
v0x142923510_0 .net "is_blt", 0 0, L_0x1429323f0;  1 drivers
v0x1429235b0_0 .net "is_ctrl", 0 0, L_0x142931f10;  1 drivers
v0x142923650_0 .net "is_jmp", 0 0, L_0x142931990;  1 drivers
L_0x1429318b0 .part v0x1429261d0_0, 26, 6;
L_0x142931a10 .part v0x1429261d0_0, 21, 5;
L_0x142931b30 .part v0x1429261d0_0, 16, 5;
L_0x142931c50 .part v0x1429261d0_0, 11, 5;
L_0x142931d70 .part v0x1429261d0_0, 0, 11;
L_0x142931f10 .cmp/eq 6, L_0x1429318b0, L_0x118040010;
L_0x142931fb0 .cmp/eq 5, L_0x142931c50, L_0x118040058;
L_0x1429320f0 .cmp/eq 5, L_0x142931c50, L_0x1180400a0;
L_0x1429322a0 .cmp/eq 5, L_0x142931c50, L_0x1180400e8;
L_0x142932540 .cmp/eq 5, L_0x142931c50, L_0x118040130;
L_0x142932760 .part L_0x1429318b0, 0, 5;
L_0x1429328e0 .cmp/eq 5, L_0x142932760, L_0x118040178;
L_0x142932a00 .part L_0x1429318b0, 0, 5;
L_0x142932b10 .cmp/eq 5, L_0x142932a00, L_0x1180401c0;
L_0x142932c30 .part L_0x1429318b0, 5, 1;
L_0x142932d50 .cmp/eq 6, L_0x1429318b0, L_0x118040208;
L_0x142932e70 .cmp/ge 6, L_0x118040250, L_0x1429318b0;
L_0x142933280 .cmp/eq 6, L_0x1429318b0, L_0x118040298;
L_0x142933320 .cmp/eq 6, L_0x1429318b0, L_0x1180402e0;
L_0x1429334a0 .cmp/eq 6, L_0x1429318b0, L_0x118040370;
L_0x142933540 .cmp/eq 6, L_0x1429318b0, L_0x118040400;
L_0x1429337d0 .cmp/eq 6, L_0x1429318b0, L_0x118040490;
L_0x142933870 .cmp/eq 6, L_0x1429318b0, L_0x118040520;
L_0x142933620 .cmp/eq 6, L_0x1429318b0, L_0x1180405b0;
L_0x142933a50 .cmp/eq 6, L_0x1429318b0, L_0x118040640;
L_0x142933930 .cmp/eq 6, L_0x1429318b0, L_0x1180406d0;
L_0x142933de0 .cmp/eq 6, L_0x1429318b0, L_0x1180407a8;
L_0x142934030 .cmp/eq 6, L_0x1429318b0, L_0x118040838;
L_0x1429336c0 .functor MUXZ 4, L_0x118040910, L_0x1180408c8, L_0x142932d50, C4<>;
L_0x142933f00 .functor MUXZ 4, L_0x1429336c0, L_0x118040880, L_0x142934110, C4<>;
L_0x142934600 .functor MUXZ 4, L_0x142933f00, L_0x1180407f0, L_0x142933fa0, C4<>;
L_0x1429347a0 .functor MUXZ 4, L_0x142934600, L_0x118040760, L_0x1429321d0, C4<>;
L_0x142934880 .functor MUXZ 4, L_0x1429347a0, L_0x118040718, L_0x142933930, C4<>;
L_0x142934a30 .functor MUXZ 4, L_0x142934880, L_0x118040688, L_0x142933a50, C4<>;
L_0x142934b50 .functor MUXZ 4, L_0x142934a30, L_0x1180405f8, L_0x142933620, C4<>;
L_0x142934d10 .functor MUXZ 4, L_0x142934b50, L_0x118040568, L_0x142933870, C4<>;
L_0x142934e30 .functor MUXZ 4, L_0x142934d10, L_0x1180404d8, L_0x1429337d0, C4<>;
L_0x142935000 .functor MUXZ 4, L_0x142934e30, L_0x118040448, L_0x142933540, C4<>;
L_0x142935120 .functor MUXZ 4, L_0x142935000, L_0x1180403b8, L_0x1429334a0, C4<>;
L_0x142935300 .functor MUXZ 4, L_0x142935120, L_0x118040328, L_0x142933320, C4<>;
S_0x142923860 .scope module, "u_ex_to_mem_reg" "ex_to_mem_reg" 3 362, 10 1 0, S_0x142905050;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "EX_alu_out";
    .port_info 3 /INPUT 1 "EX_taken";
    .port_info 4 /INPUT 32 "EX_b2";
    .port_info 5 /INPUT 32 "EX_a2";
    .port_info 6 /INPUT 5 "EX_rd";
    .port_info 7 /INPUT 1 "EX_we";
    .port_info 8 /INPUT 1 "EX_ld";
    .port_info 9 /INPUT 1 "EX_str";
    .port_info 10 /INPUT 1 "EX_byt";
    .port_info 11 /INPUT 1 "MEM_stall";
    .port_info 12 /OUTPUT 32 "MEM_alu_out";
    .port_info 13 /OUTPUT 1 "MEM_taken";
    .port_info 14 /OUTPUT 32 "MEM_b2";
    .port_info 15 /OUTPUT 32 "MEM_a2";
    .port_info 16 /OUTPUT 5 "MEM_rd";
    .port_info 17 /OUTPUT 1 "MEM_we";
    .port_info 18 /OUTPUT 1 "MEM_ld";
    .port_info 19 /OUTPUT 1 "MEM_str";
    .port_info 20 /OUTPUT 1 "MEM_byt";
P_0x14291c840 .param/l "XLEN" 0 10 2, +C4<00000000000000000000000000100000>;
L_0x14293b370 .functor BUFZ 1, v0x142924fa0_0, C4<0>, C4<0>, C4<0>;
L_0x14293b3e0 .functor BUFZ 32, v0x142924cd0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x14293b450 .functor BUFZ 32, v0x142924bb0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x14293b790 .functor BUFZ 1, v0x142924d60_0, C4<0>, C4<0>, C4<0>;
v0x142923d30_0 .net "EX_a2", 31 0, L_0x142939a50;  alias, 1 drivers
v0x142923e20_0 .net "EX_alu_out", 31 0, v0x1429182d0_0;  alias, 1 drivers
v0x142923eb0_0 .net "EX_b2", 31 0, L_0x142939bb0;  alias, 1 drivers
v0x142923f80_0 .net "EX_byt", 0 0, L_0x14293a010;  alias, 1 drivers
v0x142924010_0 .net "EX_ld", 0 0, v0x14291cf30_0;  alias, 1 drivers
v0x142924120_0 .net "EX_rd", 4 0, v0x14291d070_0;  alias, 1 drivers
v0x1429241f0_0 .net "EX_str", 0 0, L_0x142939fa0;  alias, 1 drivers
v0x142924280_0 .net "EX_taken", 0 0, v0x1429185e0_0;  alias, 1 drivers
v0x142924350_0 .net "EX_we", 0 0, v0x14291d1c0_0;  alias, 1 drivers
v0x142924460_0 .net "MEM_a2", 31 0, L_0x14293b450;  alias, 1 drivers
v0x1429244f0_0 .net "MEM_alu_out", 31 0, v0x142924c40_0;  alias, 1 drivers
v0x142924580_0 .net "MEM_b2", 31 0, L_0x14293b3e0;  alias, 1 drivers
v0x142924610_0 .net "MEM_byt", 0 0, L_0x14293b790;  alias, 1 drivers
v0x1429246a0_0 .net "MEM_ld", 0 0, v0x142924df0_0;  alias, 1 drivers
v0x142924730_0 .net "MEM_rd", 4 0, v0x142924e80_0;  alias, 1 drivers
v0x1429247c0_0 .net "MEM_stall", 0 0, v0x14291e4e0_0;  alias, 1 drivers
v0x142924850_0 .net "MEM_str", 0 0, v0x142924f10_0;  alias, 1 drivers
v0x142924a00_0 .net "MEM_taken", 0 0, L_0x14293b370;  alias, 1 drivers
v0x142924a90_0 .net "MEM_we", 0 0, v0x142925040_0;  alias, 1 drivers
v0x142924b20_0 .net "clk", 0 0, v0x142931240_0;  alias, 1 drivers
v0x142924bb0_0 .var "mem_a2_r", 31 0;
v0x142924c40_0 .var "mem_alu_out_r", 31 0;
v0x142924cd0_0 .var "mem_b2_r", 31 0;
v0x142924d60_0 .var "mem_byt_r", 0 0;
v0x142924df0_0 .var "mem_ld_r", 0 0;
v0x142924e80_0 .var "mem_rd_r", 4 0;
v0x142924f10_0 .var "mem_str_r", 0 0;
v0x142924fa0_0 .var "mem_taken_r", 0 0;
v0x142925040_0 .var "mem_we_r", 0 0;
v0x1429250e0_0 .net "rst", 0 0, v0x142931480_0;  alias, 1 drivers
S_0x1429253f0 .scope module, "u_f2d" "f_to_d_reg" 3 90, 11 1 0, S_0x142905050;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 20 "F_pc";
    .port_info 3 /INPUT 32 "F_inst";
    .port_info 4 /INPUT 1 "F_BP_taken";
    .port_info 5 /INPUT 1 "stall_D";
    .port_info 6 /INPUT 1 "MEM_stall";
    .port_info 7 /INPUT 1 "EX_taken";
    .port_info 8 /INPUT 20 "F_BP_target_pc";
    .port_info 9 /OUTPUT 20 "D_pc";
    .port_info 10 /OUTPUT 32 "D_inst";
    .port_info 11 /OUTPUT 1 "D_BP_taken";
    .port_info 12 /OUTPUT 20 "D_BP_target_pc";
P_0x1429255b0 .param/l "NOP" 1 11 28, C4<00100000000000000000000000000000>;
P_0x1429255f0 .param/l "PC_BITS" 0 11 3, +C4<00000000000000000000000000010100>;
P_0x142925630 .param/l "XLEN" 0 11 2, +C4<00000000000000000000000000100000>;
L_0x1429317d0 .functor BUFZ 1, v0x1429260b0_0, C4<0>, C4<0>, C4<0>;
L_0x142931840 .functor BUFZ 20, v0x142926140_0, C4<00000000000000000000>, C4<00000000000000000000>, C4<00000000000000000000>;
v0x1429258e0_0 .net "D_BP_taken", 0 0, L_0x1429317d0;  alias, 1 drivers
v0x142925990_0 .net "D_BP_target_pc", 19 0, L_0x142931840;  alias, 1 drivers
v0x142925a20_0 .net "D_inst", 31 0, v0x1429261d0_0;  alias, 1 drivers
v0x142925ab0_0 .net "D_pc", 19 0, v0x142926260_0;  alias, 1 drivers
v0x142925b40_0 .net "EX_taken", 0 0, v0x1429185e0_0;  alias, 1 drivers
v0x142925c10_0 .net "F_BP_taken", 0 0, L_0x14293aba0;  alias, 1 drivers
v0x142925ca0_0 .net "F_BP_target_pc", 19 0, L_0x14293af10;  alias, 1 drivers
v0x142925d30_0 .net "F_inst", 31 0, v0x142926b90_0;  alias, 1 drivers
v0x142925dd0_0 .net "F_pc", 19 0, v0x142928e70_0;  alias, 1 drivers
v0x142925f10_0 .net "MEM_stall", 0 0, v0x14291e4e0_0;  alias, 1 drivers
v0x142926020_0 .net "clk", 0 0, v0x142931240_0;  alias, 1 drivers
v0x1429260b0_0 .var "d_bp_taken", 0 0;
v0x142926140_0 .var "d_bp_target_pc", 19 0;
v0x1429261d0_0 .var "d_inst", 31 0;
v0x142926260_0 .var "d_pc", 19 0;
v0x142926310_0 .net "rst", 0 0, v0x142931480_0;  alias, 1 drivers
v0x1429263a0_0 .net "stall_D", 0 0, L_0x142936260;  alias, 1 drivers
S_0x1429265f0 .scope module, "u_icache" "icache" 3 60, 12 1 0, S_0x142905050;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 20 "F_pc";
    .port_info 3 /INPUT 128 "F_mem_inst";
    .port_info 4 /INPUT 1 "F_mem_valid";
    .port_info 5 /OUTPUT 1 "Ic_mem_req";
    .port_info 6 /OUTPUT 16 "Ic_mem_addr";
    .port_info 7 /OUTPUT 32 "F_inst";
    .port_info 8 /OUTPUT 1 "F_stall";
P_0x142926830 .param/l "LINE_BITS" 0 12 3, +C4<00000000000000000000000000010000>;
P_0x142926870 .param/l "PC_BITS" 0 12 2, +C4<00000000000000000000000000010100>;
v0x142926b90_0 .var "F_inst", 31 0;
v0x142926c60_0 .net "F_mem_inst", 127 0, v0x14292d1e0_0;  alias, 1 drivers
v0x142926cf0_0 .net "F_mem_valid", 0 0, v0x14292d290_0;  alias, 1 drivers
v0x142926d80_0 .net "F_pc", 19 0, v0x142928e70_0;  alias, 1 drivers
v0x142926e10_0 .var "F_stall", 0 0;
v0x142926ee0_0 .var "Ic_mem_addr", 15 0;
v0x142926f70_0 .var "Ic_mem_req", 0 0;
v0x142927000_0 .net "clk", 0 0, v0x142931240_0;  alias, 1 drivers
v0x142927090 .array "data", 15 0, 31 0;
v0x142927330_0 .var "fifo_ptr", 1 0;
v0x1429273e0_0 .var "hit", 0 0;
v0x142927480_0 .var "hit_idx", 1 0;
v0x142927530_0 .var/i "i", 31 0;
v0x1429275e0_0 .var "miss_line", 15 0;
v0x142927690_0 .net "pc_line", 15 0, L_0x1429315b0;  1 drivers
v0x142927740_0 .net "pc_word", 1 0, L_0x142931650;  1 drivers
v0x1429277f0_0 .net "rst", 0 0, v0x142931480_0;  alias, 1 drivers
v0x142927980 .array "tag", 3 0, 15 0;
v0x142927a40 .array "valid", 3 0, 0 0;
v0x142927a40_0 .array/port v0x142927a40, 0;
v0x142927a40_1 .array/port v0x142927a40, 1;
E_0x142926a60/0 .event anyedge, v0x142927690_0, v0x142926cf0_0, v0x142927a40_0, v0x142927a40_1;
v0x142927a40_2 .array/port v0x142927a40, 2;
v0x142927a40_3 .array/port v0x142927a40, 3;
v0x142927980_0 .array/port v0x142927980, 0;
v0x142927980_1 .array/port v0x142927980, 1;
E_0x142926a60/1 .event anyedge, v0x142927a40_2, v0x142927a40_3, v0x142927980_0, v0x142927980_1;
v0x142927980_2 .array/port v0x142927980, 2;
v0x142927980_3 .array/port v0x142927980, 3;
E_0x142926a60/2 .event anyedge, v0x142927980_2, v0x142927980_3, v0x1429273e0_0, v0x142927480_0;
v0x142927090_0 .array/port v0x142927090, 0;
v0x142927090_1 .array/port v0x142927090, 1;
v0x142927090_2 .array/port v0x142927090, 2;
E_0x142926a60/3 .event anyedge, v0x142927740_0, v0x142927090_0, v0x142927090_1, v0x142927090_2;
v0x142927090_3 .array/port v0x142927090, 3;
v0x142927090_4 .array/port v0x142927090, 4;
v0x142927090_5 .array/port v0x142927090, 5;
v0x142927090_6 .array/port v0x142927090, 6;
E_0x142926a60/4 .event anyedge, v0x142927090_3, v0x142927090_4, v0x142927090_5, v0x142927090_6;
v0x142927090_7 .array/port v0x142927090, 7;
v0x142927090_8 .array/port v0x142927090, 8;
v0x142927090_9 .array/port v0x142927090, 9;
v0x142927090_10 .array/port v0x142927090, 10;
E_0x142926a60/5 .event anyedge, v0x142927090_7, v0x142927090_8, v0x142927090_9, v0x142927090_10;
v0x142927090_11 .array/port v0x142927090, 11;
v0x142927090_12 .array/port v0x142927090, 12;
v0x142927090_13 .array/port v0x142927090, 13;
v0x142927090_14 .array/port v0x142927090, 14;
E_0x142926a60/6 .event anyedge, v0x142927090_11, v0x142927090_12, v0x142927090_13, v0x142927090_14;
v0x142927090_15 .array/port v0x142927090, 15;
E_0x142926a60/7 .event anyedge, v0x142927090_15;
E_0x142926a60 .event/or E_0x142926a60/0, E_0x142926a60/1, E_0x142926a60/2, E_0x142926a60/3, E_0x142926a60/4, E_0x142926a60/5, E_0x142926a60/6, E_0x142926a60/7;
L_0x1429315b0 .part v0x142928e70_0, 4, 16;
L_0x142931650 .part v0x142928e70_0, 2, 2;
S_0x142927c10 .scope module, "u_mem_to_wb_reg" "mem_to_wb_reg" 3 477, 13 1 0, S_0x142905050;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "MEM_data_mem";
    .port_info 3 /INPUT 5 "MEM_rd";
    .port_info 4 /INPUT 1 "MEM_we";
    .port_info 5 /OUTPUT 32 "WB_data_mem";
    .port_info 6 /OUTPUT 5 "WB_rd";
    .port_info 7 /OUTPUT 1 "WB_we";
P_0x142927120 .param/l "XLEN" 0 13 2, +C4<00000000000000000000000000100000>;
v0x142927f20_0 .net "MEM_data_mem", 31 0, v0x14291e2f0_0;  alias, 1 drivers
v0x142927ff0_0 .net "MEM_rd", 4 0, v0x142924e80_0;  alias, 1 drivers
v0x142928080_0 .net "MEM_we", 0 0, v0x142925040_0;  alias, 1 drivers
v0x142928110_0 .net "WB_data_mem", 31 0, v0x142928550_0;  alias, 1 drivers
v0x1429281b0_0 .net "WB_rd", 4 0, v0x1429285e0_0;  alias, 1 drivers
v0x142928280_0 .net "WB_we", 0 0, v0x142928680_0;  alias, 1 drivers
v0x142928330_0 .net "clk", 0 0, v0x142931240_0;  alias, 1 drivers
v0x1429284c0_0 .net "rst", 0 0, v0x142931480_0;  alias, 1 drivers
v0x142928550_0 .var "wb_data_mem_r", 31 0;
v0x1429285e0_0 .var "wb_rd_r", 4 0;
v0x142928680_0 .var "wb_we_r", 0 0;
S_0x1429287a0 .scope module, "u_pc" "pc" 3 39, 14 4 0, S_0x142905050;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "EX_taken";
    .port_info 3 /INPUT 20 "EX_alt_pc";
    .port_info 4 /INPUT 1 "stall_D";
    .port_info 5 /INPUT 20 "F_BP_target_pc";
    .port_info 6 /OUTPUT 20 "F_pc";
P_0x142928960 .param/l "PCLEN" 0 14 5, +C4<00000000000000000000000000010100>;
P_0x1429289a0 .param/l "RESET_PC" 0 14 6, C4<00000000000000000000>;
v0x142928c00_0 .net "EX_alt_pc", 19 0, L_0x142931510;  1 drivers
v0x142928cc0_0 .net "EX_taken", 0 0, v0x1429185e0_0;  alias, 1 drivers
v0x142928de0_0 .net "F_BP_target_pc", 19 0, L_0x14293af10;  alias, 1 drivers
v0x142928e70_0 .var "F_pc", 19 0;
v0x142928f00_0 .net "clk", 0 0, v0x142931240_0;  alias, 1 drivers
v0x142928fd0_0 .net "rst", 0 0, v0x142931480_0;  alias, 1 drivers
v0x142929160_0 .net "stall_D", 0 0, L_0x142936260;  alias, 1 drivers
E_0x142928a20 .event posedge, v0x142917630_0, v0x142917020_0;
S_0x142929230 .scope module, "u_regfile" "regfile" 3 201, 15 1 0, S_0x142905050;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 5 "D_ra";
    .port_info 2 /INPUT 5 "D_rb";
    .port_info 3 /INPUT 11 "D_imd";
    .port_info 4 /INPUT 20 "D_pc";
    .port_info 5 /INPUT 1 "D_ld";
    .port_info 6 /INPUT 1 "D_str";
    .port_info 7 /INPUT 1 "D_brn";
    .port_info 8 /INPUT 1 "D_addi";
    .port_info 9 /INPUT 2 "EX_D_bp";
    .port_info 10 /INPUT 2 "MEM_D_bp";
    .port_info 11 /INPUT 2 "WB_D_bp";
    .port_info 12 /INPUT 32 "EX_alu_out";
    .port_info 13 /INPUT 32 "MEM_data_mem";
    .port_info 14 /INPUT 1 "WB_we";
    .port_info 15 /INPUT 5 "WB_rd";
    .port_info 16 /INPUT 32 "WB_data_mem";
    .port_info 17 /OUTPUT 32 "D_a";
    .port_info 18 /OUTPUT 32 "D_b";
    .port_info 19 /OUTPUT 32 "D_a2";
    .port_info 20 /OUTPUT 32 "D_b2";
P_0x1429293a0 .param/l "ADDR_SIZE" 0 15 4, +C4<00000000000000000000000000000101>;
P_0x1429293e0 .param/l "PC_BITS" 0 15 5, +C4<00000000000000000000000000010100>;
P_0x142929420 .param/l "REG_NUM" 0 15 3, +C4<00000000000000000000000000100000>;
P_0x142929460 .param/l "XLEN" 0 15 2, +C4<00000000000000000000000000100000>;
L_0x142937770 .functor BUFZ 32, L_0x142937530, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x142937ae0 .functor BUFZ 32, L_0x142937820, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1429387c0 .functor BUFZ 32, L_0x142938160, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x142938870 .functor BUFZ 32, L_0x142938660, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x142939260 .functor OR 1, L_0x142932b10, L_0x1429328e0, C4<0>, C4<0>;
L_0x142938f70 .functor OR 1, L_0x142939260, L_0x142933280, C4<0>, C4<0>;
L_0x142938fe0 .functor OR 1, L_0x142938f70, L_0x142933190, C4<0>, C4<0>;
v0x1429298f0_0 .net "D_a", 31 0, L_0x142939090;  alias, 1 drivers
v0x1429299b0_0 .net "D_a2", 31 0, L_0x1429387c0;  alias, 1 drivers
v0x142929a40_0 .net "D_addi", 0 0, L_0x142933280;  alias, 1 drivers
v0x142929ad0_0 .net "D_b", 31 0, L_0x1429391b0;  alias, 1 drivers
v0x142929b60_0 .net "D_b2", 31 0, L_0x142938870;  alias, 1 drivers
v0x142929c30_0 .net "D_brn", 0 0, L_0x142933190;  alias, 1 drivers
v0x142929d00_0 .net "D_imd", 10 0, L_0x142931d70;  alias, 1 drivers
v0x142929d90_0 .net "D_ld", 0 0, L_0x1429328e0;  alias, 1 drivers
v0x142929e60_0 .net "D_pc", 19 0, v0x142926260_0;  alias, 1 drivers
v0x142929f70_0 .net "D_ra", 4 0, L_0x142931a10;  alias, 1 drivers
v0x14292a000_0 .net "D_rb", 4 0, L_0x142931b30;  alias, 1 drivers
v0x14292a0d0_0 .net "D_str", 0 0, L_0x142932b10;  alias, 1 drivers
v0x14292a1a0_0 .net "EX_D_bp", 1 0, L_0x1429365e0;  alias, 1 drivers
v0x14292a230_0 .net "EX_alu_out", 31 0, v0x1429182d0_0;  alias, 1 drivers
v0x14292a2c0_0 .net "MEM_D_bp", 1 0, L_0x142936760;  alias, 1 drivers
v0x14292a350_0 .net "MEM_data_mem", 31 0, v0x14291e2f0_0;  alias, 1 drivers
v0x14292a420_0 .net "WB_D_bp", 1 0, L_0x142936840;  alias, 1 drivers
v0x14292a5b0_0 .net "WB_data_mem", 31 0, v0x142928550_0;  alias, 1 drivers
v0x14292a640_0 .net "WB_rd", 4 0, v0x1429285e0_0;  alias, 1 drivers
v0x14292a6d0_0 .net "WB_we", 0 0, v0x142928680_0;  alias, 1 drivers
v0x14292a7a0_0 .net *"_ivl_1", 0 0, L_0x1429369d0;  1 drivers
v0x14292a830_0 .net *"_ivl_10", 40 0, L_0x1429371b0;  1 drivers
v0x14292a8c0_0 .net *"_ivl_14", 31 0, L_0x142937530;  1 drivers
v0x14292a970_0 .net *"_ivl_16", 6 0, L_0x1429375d0;  1 drivers
L_0x1180409e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x14292aa20_0 .net *"_ivl_19", 1 0, L_0x1180409e8;  1 drivers
v0x14292aad0_0 .net *"_ivl_2", 20 0, L_0x142936af0;  1 drivers
v0x14292ab80_0 .net *"_ivl_22", 31 0, L_0x142937820;  1 drivers
v0x14292ac30_0 .net *"_ivl_24", 6 0, L_0x1429378c0;  1 drivers
L_0x118040a30 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x14292ace0_0 .net *"_ivl_27", 1 0, L_0x118040a30;  1 drivers
v0x14292ad90_0 .net *"_ivl_31", 0 0, L_0x142937b50;  1 drivers
v0x14292ae40_0 .net *"_ivl_33", 0 0, L_0x142937c70;  1 drivers
v0x14292aef0_0 .net *"_ivl_35", 0 0, L_0x142937e00;  1 drivers
v0x14292afa0_0 .net *"_ivl_36", 31 0, L_0x142937f20;  1 drivers
v0x14292a4d0_0 .net *"_ivl_38", 31 0, L_0x142938040;  1 drivers
v0x14292b230_0 .net *"_ivl_43", 0 0, L_0x142938290;  1 drivers
v0x14292b2c0_0 .net *"_ivl_45", 0 0, L_0x142938330;  1 drivers
v0x14292b360_0 .net *"_ivl_47", 0 0, L_0x142938470;  1 drivers
v0x14292b410_0 .net *"_ivl_48", 31 0, L_0x142938510;  1 drivers
v0x14292b4c0_0 .net *"_ivl_50", 31 0, L_0x1429383d0;  1 drivers
v0x14292b570_0 .net *"_ivl_59", 0 0, L_0x142938920;  1 drivers
v0x14292b620_0 .net *"_ivl_60", 19 0, L_0x1429389c0;  1 drivers
v0x14292b6d0_0 .net *"_ivl_62", 39 0, L_0x142938b10;  1 drivers
v0x14292b780_0 .net *"_ivl_64", 39 0, L_0x142938ed0;  1 drivers
L_0x118040a78 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x14292b830_0 .net *"_ivl_67", 7 0, L_0x118040a78;  1 drivers
v0x14292b8e0_0 .net *"_ivl_68", 39 0, L_0x142938bd0;  1 drivers
v0x14292b990_0 .net *"_ivl_7", 0 0, L_0x142936fc0;  1 drivers
v0x14292ba40_0 .net *"_ivl_73", 0 0, L_0x142939260;  1 drivers
v0x14292bae0_0 .net *"_ivl_75", 0 0, L_0x142938f70;  1 drivers
v0x14292bb80_0 .net *"_ivl_77", 0 0, L_0x142938fe0;  1 drivers
v0x14292bc20_0 .net *"_ivl_79", 0 0, L_0x142939390;  1 drivers
v0x14292bcd0_0 .net *"_ivl_8", 20 0, L_0x142937060;  1 drivers
v0x14292bd80_0 .net *"_ivl_80", 20 0, L_0x142939430;  1 drivers
v0x14292be30_0 .net *"_ivl_82", 31 0, L_0x142939580;  1 drivers
v0x14292bee0_0 .net "clk", 0 0, v0x142931240_0;  alias, 1 drivers
v0x14292bf70_0 .var/i "i", 31 0;
v0x14292c020_0 .net "offset", 31 0, L_0x142936cc0;  1 drivers
v0x14292c0d0_0 .net "pc_extended", 31 0, L_0x142937250;  1 drivers
v0x14292c180_0 .net "ra_fwd", 31 0, L_0x142938160;  1 drivers
v0x14292c230_0 .net "ra_raw", 31 0, L_0x142937770;  1 drivers
v0x14292c2e0_0 .net "rb_fwd", 31 0, L_0x142938660;  1 drivers
v0x14292c390_0 .net "rb_raw", 31 0, L_0x142937ae0;  1 drivers
v0x14292c440 .array "regs", 31 0, 31 0;
L_0x1429369d0 .part L_0x142931d70, 10, 1;
LS_0x142936af0_0_0 .concat [ 1 1 1 1], L_0x1429369d0, L_0x1429369d0, L_0x1429369d0, L_0x1429369d0;
LS_0x142936af0_0_4 .concat [ 1 1 1 1], L_0x1429369d0, L_0x1429369d0, L_0x1429369d0, L_0x1429369d0;
LS_0x142936af0_0_8 .concat [ 1 1 1 1], L_0x1429369d0, L_0x1429369d0, L_0x1429369d0, L_0x1429369d0;
LS_0x142936af0_0_12 .concat [ 1 1 1 1], L_0x1429369d0, L_0x1429369d0, L_0x1429369d0, L_0x1429369d0;
LS_0x142936af0_0_16 .concat [ 1 1 1 1], L_0x1429369d0, L_0x1429369d0, L_0x1429369d0, L_0x1429369d0;
LS_0x142936af0_0_20 .concat [ 1 0 0 0], L_0x1429369d0;
LS_0x142936af0_1_0 .concat [ 4 4 4 4], LS_0x142936af0_0_0, LS_0x142936af0_0_4, LS_0x142936af0_0_8, LS_0x142936af0_0_12;
LS_0x142936af0_1_4 .concat [ 4 1 0 0], LS_0x142936af0_0_16, LS_0x142936af0_0_20;
L_0x142936af0 .concat [ 16 5 0 0], LS_0x142936af0_1_0, LS_0x142936af0_1_4;
L_0x142936cc0 .concat [ 11 21 0 0], L_0x142931d70, L_0x142936af0;
L_0x142936fc0 .part v0x142926260_0, 10, 1;
LS_0x142937060_0_0 .concat [ 1 1 1 1], L_0x142936fc0, L_0x142936fc0, L_0x142936fc0, L_0x142936fc0;
LS_0x142937060_0_4 .concat [ 1 1 1 1], L_0x142936fc0, L_0x142936fc0, L_0x142936fc0, L_0x142936fc0;
LS_0x142937060_0_8 .concat [ 1 1 1 1], L_0x142936fc0, L_0x142936fc0, L_0x142936fc0, L_0x142936fc0;
LS_0x142937060_0_12 .concat [ 1 1 1 1], L_0x142936fc0, L_0x142936fc0, L_0x142936fc0, L_0x142936fc0;
LS_0x142937060_0_16 .concat [ 1 1 1 1], L_0x142936fc0, L_0x142936fc0, L_0x142936fc0, L_0x142936fc0;
LS_0x142937060_0_20 .concat [ 1 0 0 0], L_0x142936fc0;
LS_0x142937060_1_0 .concat [ 4 4 4 4], LS_0x142937060_0_0, LS_0x142937060_0_4, LS_0x142937060_0_8, LS_0x142937060_0_12;
LS_0x142937060_1_4 .concat [ 4 1 0 0], LS_0x142937060_0_16, LS_0x142937060_0_20;
L_0x142937060 .concat [ 16 5 0 0], LS_0x142937060_1_0, LS_0x142937060_1_4;
L_0x1429371b0 .concat [ 20 21 0 0], v0x142926260_0, L_0x142937060;
L_0x142937250 .part L_0x1429371b0, 0, 32;
L_0x142937530 .array/port v0x14292c440, L_0x1429375d0;
L_0x1429375d0 .concat [ 5 2 0 0], L_0x142931a10, L_0x1180409e8;
L_0x142937820 .array/port v0x14292c440, L_0x1429378c0;
L_0x1429378c0 .concat [ 5 2 0 0], L_0x142931b30, L_0x118040a30;
L_0x142937b50 .part L_0x1429365e0, 1, 1;
L_0x142937c70 .part L_0x142936760, 1, 1;
L_0x142937e00 .part L_0x142936840, 1, 1;
L_0x142937f20 .functor MUXZ 32, L_0x142937770, v0x142928550_0, L_0x142937e00, C4<>;
L_0x142938040 .functor MUXZ 32, L_0x142937f20, v0x14291e2f0_0, L_0x142937c70, C4<>;
L_0x142938160 .functor MUXZ 32, L_0x142938040, v0x1429182d0_0, L_0x142937b50, C4<>;
L_0x142938290 .part L_0x1429365e0, 0, 1;
L_0x142938330 .part L_0x142936760, 0, 1;
L_0x142938470 .part L_0x142936840, 0, 1;
L_0x142938510 .functor MUXZ 32, L_0x142937ae0, v0x142928550_0, L_0x142938470, C4<>;
L_0x1429383d0 .functor MUXZ 32, L_0x142938510, v0x14291e2f0_0, L_0x142938330, C4<>;
L_0x142938660 .functor MUXZ 32, L_0x1429383d0, v0x1429182d0_0, L_0x142938290, C4<>;
L_0x142938920 .part v0x142926260_0, 11, 1;
LS_0x1429389c0_0_0 .concat [ 1 1 1 1], L_0x142938920, L_0x142938920, L_0x142938920, L_0x142938920;
LS_0x1429389c0_0_4 .concat [ 1 1 1 1], L_0x142938920, L_0x142938920, L_0x142938920, L_0x142938920;
LS_0x1429389c0_0_8 .concat [ 1 1 1 1], L_0x142938920, L_0x142938920, L_0x142938920, L_0x142938920;
LS_0x1429389c0_0_12 .concat [ 1 1 1 1], L_0x142938920, L_0x142938920, L_0x142938920, L_0x142938920;
LS_0x1429389c0_0_16 .concat [ 1 1 1 1], L_0x142938920, L_0x142938920, L_0x142938920, L_0x142938920;
LS_0x1429389c0_1_0 .concat [ 4 4 4 4], LS_0x1429389c0_0_0, LS_0x1429389c0_0_4, LS_0x1429389c0_0_8, LS_0x1429389c0_0_12;
LS_0x1429389c0_1_4 .concat [ 4 0 0 0], LS_0x1429389c0_0_16;
L_0x1429389c0 .concat [ 16 4 0 0], LS_0x1429389c0_1_0, LS_0x1429389c0_1_4;
L_0x142938b10 .concat [ 20 20 0 0], v0x142926260_0, L_0x1429389c0;
L_0x142938ed0 .concat [ 32 8 0 0], L_0x142938160, L_0x118040a78;
L_0x142938bd0 .functor MUXZ 40, L_0x142938ed0, L_0x142938b10, L_0x142933190, C4<>;
L_0x142939090 .part L_0x142938bd0, 0, 32;
L_0x142939390 .part L_0x142931d70, 10, 1;
LS_0x142939430_0_0 .concat [ 1 1 1 1], L_0x142939390, L_0x142939390, L_0x142939390, L_0x142939390;
LS_0x142939430_0_4 .concat [ 1 1 1 1], L_0x142939390, L_0x142939390, L_0x142939390, L_0x142939390;
LS_0x142939430_0_8 .concat [ 1 1 1 1], L_0x142939390, L_0x142939390, L_0x142939390, L_0x142939390;
LS_0x142939430_0_12 .concat [ 1 1 1 1], L_0x142939390, L_0x142939390, L_0x142939390, L_0x142939390;
LS_0x142939430_0_16 .concat [ 1 1 1 1], L_0x142939390, L_0x142939390, L_0x142939390, L_0x142939390;
LS_0x142939430_0_20 .concat [ 1 0 0 0], L_0x142939390;
LS_0x142939430_1_0 .concat [ 4 4 4 4], LS_0x142939430_0_0, LS_0x142939430_0_4, LS_0x142939430_0_8, LS_0x142939430_0_12;
LS_0x142939430_1_4 .concat [ 4 1 0 0], LS_0x142939430_0_16, LS_0x142939430_0_20;
L_0x142939430 .concat [ 16 5 0 0], LS_0x142939430_1_0, LS_0x142939430_1_4;
L_0x142939580 .concat [ 11 21 0 0], L_0x142931d70, L_0x142939430;
L_0x1429391b0 .functor MUXZ 32, L_0x142938660, L_0x142939580, L_0x142938fe0, C4<>;
S_0x14292c6e0 .scope module, "u_unified_mem" "unified_mem" 3 440, 16 1 0, S_0x142905050;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "Ic_mem_req";
    .port_info 3 /INPUT 16 "Ic_mem_addr";
    .port_info 4 /OUTPUT 128 "F_mem_inst";
    .port_info 5 /OUTPUT 1 "F_mem_valid";
    .port_info 6 /INPUT 1 "Dc_mem_req";
    .port_info 7 /INPUT 16 "Dc_mem_addr";
    .port_info 8 /OUTPUT 128 "MEM_data_line";
    .port_info 9 /OUTPUT 1 "MEM_mem_valid";
    .port_info 10 /INPUT 1 "Dc_wb_we";
    .port_info 11 /INPUT 16 "Dc_wb_addr";
    .port_info 12 /INPUT 128 "Dc_wb_wline";
P_0x14292c8a0 .param/l "LATENCY" 0 16 3, +C4<00000000000000000000000000000011>;
P_0x14292c8e0 .param/l "LINE_BITS" 0 16 4, +C4<00000000000000000000000000010000>;
P_0x14292c920 .param/l "NUM_LINES" 1 16 31, +C4<000000000000000000000000000000010000000000000000>;
P_0x14292c960 .param/l "WORDS_PER_LINE" 0 16 5, +C4<00000000000000000000000000000100>;
P_0x14292c9a0 .param/l "XLEN" 0 16 2, +C4<00000000000000000000000000100000>;
v0x14292cd50_0 .var "D_counter", 1 0;
v0x14292cdf0_0 .var "D_saved_line", 15 0;
v0x14292ce90_0 .net "Dc_mem_addr", 15 0, v0x14291dc30_0;  alias, 1 drivers
v0x14292cf20_0 .net "Dc_mem_req", 0 0, v0x14291dcf0_0;  alias, 1 drivers
v0x14292cfb0_0 .net "Dc_wb_addr", 15 0, v0x14291dd90_0;  alias, 1 drivers
v0x14292d080_0 .net "Dc_wb_we", 0 0, v0x14291de50_0;  alias, 1 drivers
v0x14292d130_0 .net "Dc_wb_wline", 127 0, v0x14291def0_0;  alias, 1 drivers
v0x14292d1e0_0 .var "F_mem_inst", 127 0;
v0x14292d290_0 .var "F_mem_valid", 0 0;
v0x14292d3c0_0 .var "I_counter", 1 0;
v0x14292d450_0 .var "I_saved_line", 15 0;
v0x14292d4e0_0 .net "Ic_mem_addr", 15 0, v0x142926ee0_0;  alias, 1 drivers
v0x14292d570_0 .net "Ic_mem_req", 0 0, v0x142926f70_0;  alias, 1 drivers
v0x14292d600_0 .var "MEM_data_line", 127 0;
v0x14292d6b0_0 .var "MEM_mem_valid", 0 0;
v0x14292d760_0 .net "clk", 0 0, v0x142931240_0;  alias, 1 drivers
v0x14292d7f0_0 .var/i "i", 31 0;
v0x14292d980_0 .var/i "j", 31 0;
v0x14292da20 .array "line", 262143 0, 31 0;
v0x14292dac0_0 .net "rst", 0 0, v0x142931480_0;  alias, 1 drivers
S_0x142931080 .scope begin, "run_loop" "run_loop" 2 45, 2 45 0, S_0x142904bb0;
 .timescale -9 -12;
    .scope S_0x1429287a0;
T_1 ;
    %wait E_0x142928a20;
    %load/vec4 v0x142928fd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x142928e70_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x142928cc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x142928c00_0;
    %assign/vec4 v0x142928e70_0, 0;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v0x142929160_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %load/vec4 v0x142928e70_0;
    %assign/vec4 v0x142928e70_0, 0;
    %jmp T_1.5;
T_1.4 ;
    %load/vec4 v0x142928de0_0;
    %assign/vec4 v0x142928e70_0, 0;
T_1.5 ;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x1429265f0;
T_2 ;
    %wait E_0x142905b50;
    %load/vec4 v0x1429277f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x142927530_0, 0, 32;
T_2.2 ;
    %load/vec4 v0x142927530_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_2.3, 5;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 3, v0x142927530_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x142927a40, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/getv/s 3, v0x142927530_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x142927980, 0, 4;
    %load/vec4 v0x142927530_0;
    %addi 1, 0, 32;
    %store/vec4 v0x142927530_0, 0, 32;
    %jmp T_2.2;
T_2.3 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x142927330_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x1429275e0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x142926f70_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.6, 9;
    %load/vec4 v0x1429273e0_0;
    %nor/r;
    %and;
T_2.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.4, 8;
    %load/vec4 v0x142927690_0;
    %assign/vec4 v0x1429275e0_0, 0;
T_2.4 ;
    %load/vec4 v0x142926cf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.7, 8;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x142927330_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x142927a40, 0, 4;
    %load/vec4 v0x1429275e0_0;
    %load/vec4 v0x142927330_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x142927980, 0, 4;
    %load/vec4 v0x142926c60_0;
    %parti/s 32, 0, 2;
    %load/vec4 v0x142927330_0;
    %pad/u 7;
    %pad/u 9;
    %muli 4, 0, 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x142927090, 0, 4;
    %load/vec4 v0x142926c60_0;
    %parti/s 32, 32, 7;
    %load/vec4 v0x142927330_0;
    %pad/u 7;
    %pad/u 9;
    %muli 4, 0, 9;
    %pad/u 10;
    %pushi/vec4 1, 0, 2;
    %pad/s 10;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x142927090, 0, 4;
    %load/vec4 v0x142926c60_0;
    %parti/s 32, 64, 8;
    %load/vec4 v0x142927330_0;
    %pad/u 7;
    %pad/u 9;
    %muli 4, 0, 9;
    %pad/u 10;
    %pushi/vec4 2, 0, 3;
    %pad/s 10;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x142927090, 0, 4;
    %load/vec4 v0x142926c60_0;
    %parti/s 32, 96, 8;
    %load/vec4 v0x142927330_0;
    %pad/u 7;
    %pad/u 9;
    %muli 4, 0, 9;
    %pad/u 10;
    %pushi/vec4 3, 0, 3;
    %pad/s 10;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x142927090, 0, 4;
    %load/vec4 v0x142927330_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x142927330_0, 0;
T_2.7 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x1429265f0;
T_3 ;
    %wait E_0x142926a60;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1429273e0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x142927480_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x142926e10_0, 0, 1;
    %pushi/vec4 536870912, 0, 32;
    %store/vec4 v0x142926b90_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x142926f70_0, 0, 1;
    %load/vec4 v0x142927690_0;
    %store/vec4 v0x142926ee0_0, 0, 16;
    %load/vec4 v0x142926cf0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x142927530_0, 0, 32;
T_3.2 ;
    %load/vec4 v0x142927530_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_3.3, 5;
    %ix/getv/s 4, v0x142927530_0;
    %load/vec4a v0x142927a40, 4;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.6, 9;
    %ix/getv/s 4, v0x142927530_0;
    %load/vec4a v0x142927980, 4;
    %load/vec4 v0x142927690_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_3.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1429273e0_0, 0, 1;
    %load/vec4 v0x142927530_0;
    %parti/s 2, 0, 2;
    %store/vec4 v0x142927480_0, 0, 2;
T_3.4 ;
    %load/vec4 v0x142927530_0;
    %addi 1, 0, 32;
    %store/vec4 v0x142927530_0, 0, 32;
    %jmp T_3.2;
T_3.3 ;
T_3.0 ;
    %load/vec4 v0x1429273e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.7, 8;
    %load/vec4 v0x142927480_0;
    %pad/u 7;
    %pad/u 9;
    %muli 4, 0, 9;
    %pad/u 10;
    %load/vec4 v0x142927740_0;
    %pad/u 4;
    %pad/u 10;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x142927090, 4;
    %store/vec4 v0x142926b90_0, 0, 32;
    %jmp T_3.8;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x142926e10_0, 0, 1;
    %load/vec4 v0x142926cf0_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.9, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_3.10, 8;
T_3.9 ; End of true expr.
    %pushi/vec4 1, 0, 1;
    %jmp/0 T_3.10, 8;
 ; End of false expr.
    %blend;
T_3.10;
    %store/vec4 v0x142926f70_0, 0, 1;
    %load/vec4 v0x142927690_0;
    %store/vec4 v0x142926ee0_0, 0, 16;
T_3.8 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x1429253f0;
T_4 ;
    %wait E_0x142905b50;
    %load/vec4 v0x142926310_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x142926260_0, 0;
    %pushi/vec4 536870912, 0, 32;
    %assign/vec4 v0x1429261d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1429260b0_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x142926140_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x1429263a0_0;
    %nor/r;
    %load/vec4 v0x142925f10_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x142925dd0_0;
    %assign/vec4 v0x142926260_0, 0;
    %load/vec4 v0x142925d30_0;
    %assign/vec4 v0x1429261d0_0, 0;
    %load/vec4 v0x142925c10_0;
    %assign/vec4 v0x1429260b0_0, 0;
    %load/vec4 v0x142925ca0_0;
    %assign/vec4 v0x142926140_0, 0;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x142905590;
T_5 ;
    %wait E_0x142905b50;
    %load/vec4 v0x142917630_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x142917480_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x1429175a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x142917480_0, 0;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v0x142917480_0;
    %cmpi/ne 0, 0, 3;
    %jmp/0xz  T_5.4, 4;
    %load/vec4 v0x142917480_0;
    %subi 1, 0, 3;
    %assign/vec4 v0x142917480_0, 0;
T_5.4 ;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x142929230;
T_6 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x14292bf70_0, 0, 32;
T_6.0 ;
    %load/vec4 v0x14292bf70_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_6.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x14292bf70_0;
    %store/vec4a v0x14292c440, 4, 0;
    %load/vec4 v0x14292bf70_0;
    %addi 1, 0, 32;
    %store/vec4 v0x14292bf70_0, 0, 32;
    %jmp T_6.0;
T_6.1 ;
    %end;
    .thread T_6;
    .scope S_0x142929230;
T_7 ;
    %wait E_0x142905b50;
    %load/vec4 v0x14292a6d0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_7.2, 9;
    %load/vec4 v0x14292a640_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_7.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x14292a5b0_0;
    %load/vec4 v0x14292a640_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14292c440, 0, 4;
T_7.0 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14292c440, 0, 4;
    %jmp T_7;
    .thread T_7;
    .scope S_0x14291abe0;
T_8 ;
    %wait E_0x142905b50;
    %load/vec4 v0x14291d260_0;
    %flag_set/vec4 8;
    %jmp/1 T_8.3, 8;
    %load/vec4 v0x14291d330_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_8.3;
    %jmp/1 T_8.2, 8;
    %load/vec4 v0x14291c5a0_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_8.2;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x14291c910_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x14291c880_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x14291cc30_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x14291cba0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x14291be60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x14291cdf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x14291ccc0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x14291d070_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x14291cf30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x14291d120_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x14291ce90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x14291d1c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x14291cfd0_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x14291cd50_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x14291c700_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.4, 8;
    %load/vec4 v0x14291b480_0;
    %assign/vec4 v0x14291c910_0, 0;
    %load/vec4 v0x14291b510_0;
    %assign/vec4 v0x14291c880_0, 0;
    %load/vec4 v0x14291b670_0;
    %assign/vec4 v0x14291cc30_0, 0;
    %load/vec4 v0x14291b720_0;
    %assign/vec4 v0x14291cba0_0, 0;
    %load/vec4 v0x14291b5a0_0;
    %assign/vec4 v0x14291be60_0, 0;
    %load/vec4 v0x14291b7d0_0;
    %assign/vec4 v0x14291cdf0_0, 0;
    %load/vec4 v0x14291b330_0;
    %assign/vec4 v0x14291ccc0_0, 0;
    %load/vec4 v0x14291bab0_0;
    %assign/vec4 v0x14291d070_0, 0;
    %load/vec4 v0x14291b980_0;
    %assign/vec4 v0x14291cf30_0, 0;
    %load/vec4 v0x14291bb70_0;
    %assign/vec4 v0x14291d120_0, 0;
    %load/vec4 v0x14291b870_0;
    %assign/vec4 v0x14291ce90_0, 0;
    %load/vec4 v0x14291bc00_0;
    %assign/vec4 v0x14291d1c0_0, 0;
    %load/vec4 v0x14291ba10_0;
    %assign/vec4 v0x14291cfd0_0, 0;
    %load/vec4 v0x14291b3e0_0;
    %assign/vec4 v0x14291cd50_0, 0;
T_8.4 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x142917a60;
T_9 ;
    %wait E_0x142917f00;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1429182d0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1429185e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x142918680_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x142918720_0, 0, 32;
    %load/vec4 v0x1429184c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x142918200_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x142918680_0, 0, 1;
    %jmp T_9.6;
T_9.2 ;
    %load/vec4 v0x142918170_0;
    %load/vec4 v0x142918410_0;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0x142918680_0, 0, 1;
    %jmp T_9.6;
T_9.3 ;
    %load/vec4 v0x142918170_0;
    %load/vec4 v0x142918410_0;
    %cmp/u;
    %flag_get/vec4 5;
    %store/vec4 v0x142918680_0, 0, 1;
    %jmp T_9.6;
T_9.4 ;
    %load/vec4 v0x142918410_0;
    %load/vec4 v0x142918170_0;
    %cmp/u;
    %flag_get/vec4 5;
    %store/vec4 v0x142918680_0, 0, 1;
    %jmp T_9.6;
T_9.6 ;
    %pop/vec4 1;
    %load/vec4 v0x142918680_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.7, 8;
    %load/vec4 v0x1429180e0_0;
    %load/vec4 v0x142918370_0;
    %add;
    %store/vec4 v0x142918720_0, 0, 32;
    %jmp T_9.8;
T_9.7 ;
    %load/vec4 v0x1429180e0_0;
    %addi 4, 0, 32;
    %store/vec4 v0x142918720_0, 0, 32;
T_9.8 ;
    %load/vec4 v0x142918720_0;
    %store/vec4 v0x1429182d0_0, 0, 32;
    %load/vec4 v0x142917fa0_0;
    %load/vec4 v0x142918680_0;
    %xor;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/1 T_9.9, 8;
    %load/vec4 v0x142918040_0;
    %pad/u 32;
    %load/vec4 v0x1429182d0_0;
    %xor;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %or;
T_9.9;
    %store/vec4 v0x1429185e0_0, 0, 1;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x142918200_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_9.10, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_9.11, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_9.12, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_9.13, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_9.14, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_9.15, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_9.16, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_9.17, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_9.18, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_9.19, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_9.20, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_9.21, 6;
    %load/vec4 v0x1429180e0_0;
    %load/vec4 v0x142918370_0;
    %add;
    %store/vec4 v0x1429182d0_0, 0, 32;
    %jmp T_9.23;
T_9.10 ;
    %load/vec4 v0x1429180e0_0;
    %load/vec4 v0x142918370_0;
    %add;
    %store/vec4 v0x1429182d0_0, 0, 32;
    %jmp T_9.23;
T_9.11 ;
    %load/vec4 v0x1429180e0_0;
    %load/vec4 v0x142918370_0;
    %sub;
    %store/vec4 v0x1429182d0_0, 0, 32;
    %jmp T_9.23;
T_9.12 ;
    %load/vec4 v0x1429180e0_0;
    %load/vec4 v0x142918370_0;
    %and;
    %store/vec4 v0x1429182d0_0, 0, 32;
    %jmp T_9.23;
T_9.13 ;
    %load/vec4 v0x1429180e0_0;
    %load/vec4 v0x142918370_0;
    %or;
    %store/vec4 v0x1429182d0_0, 0, 32;
    %jmp T_9.23;
T_9.14 ;
    %load/vec4 v0x1429180e0_0;
    %load/vec4 v0x142918370_0;
    %xor;
    %store/vec4 v0x1429182d0_0, 0, 32;
    %jmp T_9.23;
T_9.15 ;
    %load/vec4 v0x1429180e0_0;
    %inv;
    %store/vec4 v0x1429182d0_0, 0, 32;
    %jmp T_9.23;
T_9.16 ;
    %load/vec4 v0x1429180e0_0;
    %load/vec4 v0x142918370_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x1429182d0_0, 0, 32;
    %jmp T_9.23;
T_9.17 ;
    %load/vec4 v0x1429180e0_0;
    %load/vec4 v0x142918370_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x1429182d0_0, 0, 32;
    %jmp T_9.23;
T_9.18 ;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0x1429180e0_0;
    %load/vec4 v0x142918370_0;
    %cmp/e;
    %flag_get/vec4 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1429182d0_0, 0, 32;
    %jmp T_9.23;
T_9.19 ;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0x1429180e0_0;
    %load/vec4 v0x142918370_0;
    %cmp/u;
    %flag_get/vec4 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1429182d0_0, 0, 32;
    %jmp T_9.23;
T_9.20 ;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0x142918370_0;
    %load/vec4 v0x1429180e0_0;
    %cmp/u;
    %flag_get/vec4 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1429182d0_0, 0, 32;
    %jmp T_9.23;
T_9.21 ;
    %load/vec4 v0x1429180e0_0;
    %load/vec4 v0x142918370_0;
    %mul;
    %store/vec4 v0x1429182d0_0, 0, 32;
    %jmp T_9.23;
T_9.23 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1429185e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x142918680_0, 0, 1;
T_9.1 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x1429188e0;
T_10 ;
    %wait E_0x142918e80;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14291a3b0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x14291a440_0, 0, 3;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x14291a4d0_0, 0, 32;
T_10.0 ;
    %load/vec4 v0x14291a4d0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_10.1, 5;
    %load/vec4 v0x14291a3b0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_10.4, 9;
    %ix/getv/s 4, v0x14291a4d0_0;
    %load/vec4a v0x14291a560, 4;
    %load/vec4 v0x142919580_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_10.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14291a3b0_0, 0, 1;
    %load/vec4 v0x14291a4d0_0;
    %parti/s 3, 0, 2;
    %store/vec4 v0x14291a440_0, 0, 3;
T_10.2 ;
    %load/vec4 v0x14291a4d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x14291a4d0_0, 0, 32;
    %jmp T_10.0;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x1429188e0;
T_11 ;
    %wait E_0x142918df0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14291a290_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x14291a320_0, 0, 3;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x14291a4d0_0, 0, 32;
T_11.0 ;
    %load/vec4 v0x14291a4d0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_11.1, 5;
    %load/vec4 v0x14291a290_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_11.4, 9;
    %ix/getv/s 4, v0x14291a4d0_0;
    %load/vec4a v0x14291a560, 4;
    %load/vec4 v0x142919300_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_11.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14291a290_0, 0, 1;
    %load/vec4 v0x14291a4d0_0;
    %parti/s 3, 0, 2;
    %store/vec4 v0x14291a320_0, 0, 3;
T_11.2 ;
    %load/vec4 v0x14291a4d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x14291a4d0_0, 0, 32;
    %jmp T_11.0;
T_11.1 ;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x1429188e0;
T_12 ;
    %wait E_0x142905b50;
    %load/vec4 v0x14291a6b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x14291a4d0_0, 0, 32;
T_12.2 ;
    %load/vec4 v0x14291a4d0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_12.3, 5;
    %pushi/vec4 0, 0, 20;
    %ix/getv/s 3, v0x14291a4d0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14291a560, 0, 4;
    %pushi/vec4 0, 0, 20;
    %ix/getv/s 3, v0x14291a4d0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14291aa90, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 3, v0x14291a4d0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14291a800, 0, 4;
    %load/vec4 v0x14291a4d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x14291a4d0_0, 0, 32;
    %jmp T_12.2;
T_12.3 ;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x142919260_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.4, 8;
    %load/vec4 v0x14291a290_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.6, 8;
    %load/vec4 v0x142919390_0;
    %load/vec4 v0x14291a320_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14291a800, 0, 4;
    %load/vec4 v0x1429191a0_0;
    %load/vec4 v0x14291a320_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14291aa90, 0, 4;
    %jmp T_12.7;
T_12.6 ;
    %alloc S_0x142918f10;
    %fork TD_cpu_run_tb.dut.u_branch_buffer.fifo_insert_new, S_0x142918f10;
    %join;
    %free S_0x142918f10;
T_12.7 ;
T_12.4 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x142923860;
T_13 ;
    %wait E_0x142905b50;
    %load/vec4 v0x1429250e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x142924c40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x142924fa0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x142924cd0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x142924bb0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x142924e80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x142925040_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x142924df0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x142924f10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x142924d60_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x1429247c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %load/vec4 v0x142923e20_0;
    %assign/vec4 v0x142924c40_0, 0;
    %load/vec4 v0x142924280_0;
    %assign/vec4 v0x142924fa0_0, 0;
    %load/vec4 v0x142923eb0_0;
    %assign/vec4 v0x142924cd0_0, 0;
    %load/vec4 v0x142923d30_0;
    %assign/vec4 v0x142924bb0_0, 0;
    %load/vec4 v0x142924120_0;
    %assign/vec4 v0x142924e80_0, 0;
    %load/vec4 v0x142924350_0;
    %assign/vec4 v0x142925040_0, 0;
    %load/vec4 v0x142924010_0;
    %assign/vec4 v0x142924df0_0, 0;
    %load/vec4 v0x1429241f0_0;
    %assign/vec4 v0x142924f10_0, 0;
    %load/vec4 v0x142923f80_0;
    %assign/vec4 v0x142924d60_0, 0;
T_13.2 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x14291d6b0;
T_14 ;
    %wait E_0x142905b50;
    %load/vec4 v0x14291efc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x14291edc0_0, 0, 32;
T_14.2 ;
    %load/vec4 v0x14291edc0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_14.3, 5;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 3, v0x14291edc0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14291f2b0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 3, v0x14291edc0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14291eb30, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/getv/s 3, v0x14291edc0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14291f050, 0, 4;
    %load/vec4 v0x14291edc0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x14291edc0_0, 0, 32;
    %jmp T_14.2;
T_14.3 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x14291ebc0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x14291ee70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x14291de50_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x14291dd90_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x14291def0_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x14291de50_0, 0;
    %load/vec4 v0x14291dcf0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_14.7, 10;
    %load/vec4 v0x14291ec70_0;
    %nor/r;
    %and;
T_14.7;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_14.6, 9;
    %load/vec4 v0x14291ef20_0;
    %and;
T_14.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.4, 8;
    %load/vec4 v0x14291e6c0_0;
    %assign/vec4 v0x14291ee70_0, 0;
T_14.4 ;
    %load/vec4 v0x14291e440_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.8, 8;
    %load/vec4 v0x14291ebc0_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x14291f2b0, 4;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_14.12, 9;
    %load/vec4 v0x14291ebc0_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x14291eb30, 4;
    %and;
T_14.12;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.10, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x14291de50_0, 0;
    %load/vec4 v0x14291ebc0_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x14291f050, 4;
    %assign/vec4 v0x14291dd90_0, 0;
    %load/vec4 v0x14291ebc0_0;
    %pad/u 7;
    %pad/u 9;
    %muli 4, 0, 9;
    %ix/vec4 4;
    %load/vec4a v0x14291e990, 4;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x14291def0_0, 4, 5;
    %load/vec4 v0x14291ebc0_0;
    %pad/u 7;
    %pad/u 9;
    %muli 4, 0, 9;
    %pad/u 10;
    %pushi/vec4 1, 0, 2;
    %pad/s 10;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x14291e990, 4;
    %ix/load 4, 32, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x14291def0_0, 4, 5;
    %load/vec4 v0x14291ebc0_0;
    %pad/u 7;
    %pad/u 9;
    %muli 4, 0, 9;
    %pad/u 10;
    %pushi/vec4 2, 0, 3;
    %pad/s 10;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x14291e990, 4;
    %ix/load 4, 64, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x14291def0_0, 4, 5;
    %load/vec4 v0x14291ebc0_0;
    %pad/u 7;
    %pad/u 9;
    %muli 4, 0, 9;
    %pad/u 10;
    %pushi/vec4 3, 0, 3;
    %pad/s 10;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x14291e990, 4;
    %ix/load 4, 96, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x14291def0_0, 4, 5;
T_14.10 ;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x14291ebc0_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14291f2b0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x14291ebc0_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14291eb30, 0, 4;
    %load/vec4 v0x14291ee70_0;
    %load/vec4 v0x14291ebc0_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14291f050, 0, 4;
    %load/vec4 v0x14291e1e0_0;
    %parti/s 32, 0, 2;
    %load/vec4 v0x14291ebc0_0;
    %pad/u 7;
    %pad/u 9;
    %muli 4, 0, 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14291e990, 0, 4;
    %load/vec4 v0x14291e1e0_0;
    %parti/s 32, 32, 7;
    %load/vec4 v0x14291ebc0_0;
    %pad/u 7;
    %pad/u 9;
    %muli 4, 0, 9;
    %pad/u 10;
    %pushi/vec4 1, 0, 2;
    %pad/s 10;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14291e990, 0, 4;
    %load/vec4 v0x14291e1e0_0;
    %parti/s 32, 64, 8;
    %load/vec4 v0x14291ebc0_0;
    %pad/u 7;
    %pad/u 9;
    %muli 4, 0, 9;
    %pad/u 10;
    %pushi/vec4 2, 0, 3;
    %pad/s 10;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14291e990, 0, 4;
    %load/vec4 v0x14291e1e0_0;
    %parti/s 32, 96, 8;
    %load/vec4 v0x14291ebc0_0;
    %pad/u 7;
    %pad/u 9;
    %muli 4, 0, 9;
    %pad/u 10;
    %pushi/vec4 3, 0, 3;
    %pad/s 10;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14291e990, 0, 4;
    %load/vec4 v0x14291ebc0_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x14291ebc0_0, 0;
T_14.8 ;
    %load/vec4 v0x14291e570_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_14.15, 9;
    %load/vec4 v0x14291ec70_0;
    %and;
T_14.15;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.13, 8;
    %load/vec4 v0x14291e140_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.16, 8;
    %load/vec4 v0x14291ed10_0;
    %pad/u 7;
    %pad/u 9;
    %muli 4, 0, 9;
    %pad/u 10;
    %load/vec4 v0x14291e770_0;
    %pad/u 4;
    %pad/u 10;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x14291e990, 4;
    %store/vec4 v0x14291f200_0, 0, 32;
    %load/vec4 v0x14291e610_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_14.18, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_14.19, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_14.20, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_14.21, 6;
    %jmp T_14.22;
T_14.18 ;
    %load/vec4 v0x14291e090_0;
    %parti/s 8, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x14291f200_0, 4, 8;
    %jmp T_14.22;
T_14.19 ;
    %load/vec4 v0x14291e090_0;
    %parti/s 8, 0, 2;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x14291f200_0, 4, 8;
    %jmp T_14.22;
T_14.20 ;
    %load/vec4 v0x14291e090_0;
    %parti/s 8, 0, 2;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x14291f200_0, 4, 8;
    %jmp T_14.22;
T_14.21 ;
    %load/vec4 v0x14291e090_0;
    %parti/s 8, 0, 2;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x14291f200_0, 4, 8;
    %jmp T_14.22;
T_14.22 ;
    %pop/vec4 1;
    %load/vec4 v0x14291f200_0;
    %load/vec4 v0x14291ed10_0;
    %pad/u 7;
    %pad/u 9;
    %muli 4, 0, 9;
    %pad/u 10;
    %load/vec4 v0x14291e770_0;
    %pad/u 4;
    %pad/u 10;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14291e990, 0, 4;
    %jmp T_14.17;
T_14.16 ;
    %load/vec4 v0x14291e090_0;
    %load/vec4 v0x14291ed10_0;
    %pad/u 7;
    %pad/u 9;
    %muli 4, 0, 9;
    %pad/u 10;
    %load/vec4 v0x14291e770_0;
    %pad/u 4;
    %pad/u 10;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14291e990, 0, 4;
T_14.17 ;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x14291ed10_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14291eb30, 0, 4;
T_14.13 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x14291d6b0;
T_15 ;
    %wait E_0x14291dac0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14291ec70_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x14291ed10_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14291e4e0_0, 0, 1;
    %load/vec4 v0x14291dfe0_0;
    %store/vec4 v0x14291e2f0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14291dcf0_0, 0, 1;
    %load/vec4 v0x14291e6c0_0;
    %store/vec4 v0x14291dc30_0, 0, 16;
    %load/vec4 v0x14291ef20_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_15.2, 9;
    %load/vec4 v0x14291e440_0;
    %nor/r;
    %and;
T_15.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x14291edc0_0, 0, 32;
T_15.3 ;
    %load/vec4 v0x14291edc0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_15.4, 5;
    %ix/getv/s 4, v0x14291edc0_0;
    %load/vec4a v0x14291f2b0, 4;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_15.7, 9;
    %ix/getv/s 4, v0x14291edc0_0;
    %load/vec4a v0x14291f050, 4;
    %load/vec4 v0x14291e6c0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_15.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.5, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14291ec70_0, 0, 1;
    %load/vec4 v0x14291edc0_0;
    %parti/s 2, 0, 2;
    %store/vec4 v0x14291ed10_0, 0, 2;
T_15.5 ;
    %load/vec4 v0x14291edc0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x14291edc0_0, 0, 32;
    %jmp T_15.3;
T_15.4 ;
T_15.0 ;
    %load/vec4 v0x14291e3a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.8, 8;
    %load/vec4 v0x14291ec70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.10, 8;
    %load/vec4 v0x14291ed10_0;
    %pad/u 7;
    %pad/u 9;
    %muli 4, 0, 9;
    %pad/u 10;
    %load/vec4 v0x14291e770_0;
    %pad/u 4;
    %pad/u 10;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x14291e990, 4;
    %store/vec4 v0x14291f150_0, 0, 32;
    %load/vec4 v0x14291e140_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.12, 8;
    %load/vec4 v0x14291e610_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_15.14, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_15.15, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_15.16, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_15.17, 6;
    %jmp T_15.18;
T_15.14 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x14291f150_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x14291e2f0_0, 0, 32;
    %jmp T_15.18;
T_15.15 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x14291f150_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x14291e2f0_0, 0, 32;
    %jmp T_15.18;
T_15.16 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x14291f150_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x14291e2f0_0, 0, 32;
    %jmp T_15.18;
T_15.17 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x14291f150_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x14291e2f0_0, 0, 32;
    %jmp T_15.18;
T_15.18 ;
    %pop/vec4 1;
    %jmp T_15.13;
T_15.12 ;
    %load/vec4 v0x14291f150_0;
    %store/vec4 v0x14291e2f0_0, 0, 32;
T_15.13 ;
    %jmp T_15.11;
T_15.10 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14291e4e0_0, 0, 1;
    %load/vec4 v0x14291e440_0;
    %flag_set/vec4 8;
    %jmp/0 T_15.19, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_15.20, 8;
T_15.19 ; End of true expr.
    %pushi/vec4 1, 0, 1;
    %jmp/0 T_15.20, 8;
 ; End of false expr.
    %blend;
T_15.20;
    %store/vec4 v0x14291dcf0_0, 0, 1;
    %load/vec4 v0x14291e6c0_0;
    %store/vec4 v0x14291dc30_0, 0, 16;
T_15.11 ;
T_15.8 ;
    %load/vec4 v0x14291e570_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.21, 8;
    %load/vec4 v0x14291ec70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.23, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14291e4e0_0, 0, 1;
    %load/vec4 v0x14291e440_0;
    %flag_set/vec4 8;
    %jmp/0 T_15.25, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_15.26, 8;
T_15.25 ; End of true expr.
    %pushi/vec4 1, 0, 1;
    %jmp/0 T_15.26, 8;
 ; End of false expr.
    %blend;
T_15.26;
    %store/vec4 v0x14291dcf0_0, 0, 1;
    %load/vec4 v0x14291e6c0_0;
    %store/vec4 v0x14291dc30_0, 0, 16;
T_15.23 ;
T_15.21 ;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0x14292c6e0;
T_16 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x14292d7f0_0, 0, 32;
T_16.0 ;
    %load/vec4 v0x14292d7f0_0;
    %pad/s 48;
    %cmpi/s 65536, 0, 48;
    %jmp/0xz T_16.1, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x14292d980_0, 0, 32;
T_16.2 ;
    %load/vec4 v0x14292d980_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_16.3, 5;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x14292d7f0_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %load/vec4 v0x14292d980_0;
    %pad/s 38;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x14292da20, 4, 0;
    %load/vec4 v0x14292d980_0;
    %addi 1, 0, 32;
    %store/vec4 v0x14292d980_0, 0, 32;
    %jmp T_16.2;
T_16.3 ;
    %load/vec4 v0x14292d7f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x14292d7f0_0, 0, 32;
    %jmp T_16.0;
T_16.1 ;
    %vpi_call 16 56 "$readmemh", "program.hex", v0x14292da20 {0 0 0};
    %end;
    .thread T_16;
    .scope S_0x14292c6e0;
T_17 ;
    %wait E_0x142905b50;
    %load/vec4 v0x14292dac0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x14292d290_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x14292d3c0_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x14292d290_0, 0;
    %load/vec4 v0x14292d570_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_17.4, 9;
    %load/vec4 v0x14292d3c0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_17.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.2, 8;
    %load/vec4 v0x14292d4e0_0;
    %assign/vec4 v0x14292d450_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x14292d3c0_0, 0;
T_17.2 ;
    %load/vec4 v0x14292d3c0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_17.5, 4;
    %load/vec4 v0x14292d3c0_0;
    %subi 1, 0, 2;
    %assign/vec4 v0x14292d3c0_0, 0;
    %load/vec4 v0x14292d3c0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_17.7, 4;
    %load/vec4 v0x14292d450_0;
    %pad/u 21;
    %pad/u 23;
    %muli 4, 0, 23;
    %ix/vec4 4;
    %load/vec4a v0x14292da20, 4;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x14292d1e0_0, 4, 5;
    %load/vec4 v0x14292d450_0;
    %pad/u 21;
    %pad/u 23;
    %muli 4, 0, 23;
    %pad/u 24;
    %pushi/vec4 1, 0, 2;
    %pad/s 24;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x14292da20, 4;
    %ix/load 4, 32, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x14292d1e0_0, 4, 5;
    %load/vec4 v0x14292d450_0;
    %pad/u 21;
    %pad/u 23;
    %muli 4, 0, 23;
    %pad/u 24;
    %pushi/vec4 2, 0, 3;
    %pad/s 24;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x14292da20, 4;
    %ix/load 4, 64, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x14292d1e0_0, 4, 5;
    %load/vec4 v0x14292d450_0;
    %pad/u 21;
    %pad/u 23;
    %muli 4, 0, 23;
    %pad/u 24;
    %pushi/vec4 3, 0, 3;
    %pad/s 24;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x14292da20, 4;
    %ix/load 4, 96, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x14292d1e0_0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x14292d290_0, 0;
T_17.7 ;
T_17.5 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x14292c6e0;
T_18 ;
    %wait E_0x142905b50;
    %load/vec4 v0x14292dac0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x14292d6b0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x14292cd50_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x14292d6b0_0, 0;
    %load/vec4 v0x14292cf20_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_18.4, 9;
    %load/vec4 v0x14292cd50_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_18.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.2, 8;
    %load/vec4 v0x14292ce90_0;
    %assign/vec4 v0x14292cdf0_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x14292cd50_0, 0;
T_18.2 ;
    %load/vec4 v0x14292cd50_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_18.5, 4;
    %load/vec4 v0x14292cd50_0;
    %subi 1, 0, 2;
    %assign/vec4 v0x14292cd50_0, 0;
    %load/vec4 v0x14292cd50_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_18.7, 4;
    %load/vec4 v0x14292cdf0_0;
    %pad/u 21;
    %pad/u 23;
    %muli 4, 0, 23;
    %ix/vec4 4;
    %load/vec4a v0x14292da20, 4;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x14292d600_0, 4, 5;
    %load/vec4 v0x14292cdf0_0;
    %pad/u 21;
    %pad/u 23;
    %muli 4, 0, 23;
    %pad/u 24;
    %pushi/vec4 1, 0, 2;
    %pad/s 24;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x14292da20, 4;
    %ix/load 4, 32, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x14292d600_0, 4, 5;
    %load/vec4 v0x14292cdf0_0;
    %pad/u 21;
    %pad/u 23;
    %muli 4, 0, 23;
    %pad/u 24;
    %pushi/vec4 2, 0, 3;
    %pad/s 24;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x14292da20, 4;
    %ix/load 4, 64, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x14292d600_0, 4, 5;
    %load/vec4 v0x14292cdf0_0;
    %pad/u 21;
    %pad/u 23;
    %muli 4, 0, 23;
    %pad/u 24;
    %pushi/vec4 3, 0, 3;
    %pad/s 24;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x14292da20, 4;
    %ix/load 4, 96, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x14292d600_0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x14292d6b0_0, 0;
T_18.7 ;
T_18.5 ;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x14292c6e0;
T_19 ;
    %wait E_0x142905b50;
    %load/vec4 v0x14292d080_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %load/vec4 v0x14292d130_0;
    %parti/s 32, 0, 2;
    %load/vec4 v0x14292cfb0_0;
    %pad/u 21;
    %pad/u 23;
    %muli 4, 0, 23;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14292da20, 0, 4;
    %load/vec4 v0x14292d130_0;
    %parti/s 32, 32, 7;
    %load/vec4 v0x14292cfb0_0;
    %pad/u 21;
    %pad/u 23;
    %muli 4, 0, 23;
    %pad/u 24;
    %pushi/vec4 1, 0, 2;
    %pad/s 24;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14292da20, 0, 4;
    %load/vec4 v0x14292d130_0;
    %parti/s 32, 64, 8;
    %load/vec4 v0x14292cfb0_0;
    %pad/u 21;
    %pad/u 23;
    %muli 4, 0, 23;
    %pad/u 24;
    %pushi/vec4 2, 0, 3;
    %pad/s 24;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14292da20, 0, 4;
    %load/vec4 v0x14292d130_0;
    %parti/s 32, 96, 8;
    %load/vec4 v0x14292cfb0_0;
    %pad/u 21;
    %pad/u 23;
    %muli 4, 0, 23;
    %pad/u 24;
    %pushi/vec4 3, 0, 3;
    %pad/s 24;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14292da20, 0, 4;
T_19.0 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x142927c10;
T_20 ;
    %wait E_0x142905b50;
    %load/vec4 v0x1429284c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x142928550_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x1429285e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x142928680_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0x142927f20_0;
    %assign/vec4 v0x142928550_0, 0;
    %load/vec4 v0x142927ff0_0;
    %assign/vec4 v0x1429285e0_0, 0;
    %load/vec4 v0x142928080_0;
    %assign/vec4 v0x142928680_0, 0;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x142904bb0;
T_21 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x142931240_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x142931480_0, 0, 1;
    %end;
    .thread T_21;
    .scope S_0x142904bb0;
T_22 ;
    %delay 5000, 0;
    %load/vec4 v0x142931240_0;
    %inv;
    %store/vec4 v0x142931240_0, 0, 1;
    %jmp T_22;
    .thread T_22;
    .scope S_0x142904bb0;
T_23 ;
    %vpi_call 2 27 "$dumpfile", "cpu_run_tb.vcd" {0 0 0};
    %vpi_call 2 28 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x142904bb0 {0 0 0};
    %end;
    .thread T_23;
    .scope S_0x142904bb0;
T_24 ;
    %vpi_call 2 36 "$display", "===========================================" {0 0 0};
    %vpi_call 2 37 "$display", "CPU RUN TB (Verilog-2005): start @ PC=0, stop at first NOP" {0 0 0};
    %vpi_call 2 38 "$display", "===========================================" {0 0 0};
    %pushi/vec4 3, 0, 32;
T_24.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_24.1, 5;
    %jmp/1 T_24.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x142905b50;
    %jmp T_24.0;
T_24.1 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x142931480_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x142931360_0, 0, 32;
    %fork t_1, S_0x142931080;
    %jmp t_0;
    .scope S_0x142931080;
t_1 ;
T_24.2 ;
    %wait E_0x142905b50;
    %load/vec4 v0x142931360_0;
    %addi 1, 0, 32;
    %store/vec4 v0x142931360_0, 0, 32;
    %load/vec4 v0x14292feb0_0;
    %store/vec4 v0x1429312d0_0, 0, 32;
    %load/vec4 v0x142931360_0;
    %cmpi/s 100, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_24.3, 5;
    %vpi_call 2 54 "$display", "C%0d | F_pc=%0d F_inst=0x%08h | EX_alu_out=%0d | EX_taken=%0b -> EX_ra=%0d | EX_rb=%0d | stall_d=%0b EX_true_taken=%0b", v0x142931360_0, v0x1429300e0_0, v0x1429312d0_0, v0x14292f450_0, v0x14292fb60_0, v0x14292f220_0, v0x14292f6e0_0, v0x142930f70_0, v0x14292fbf0_0 {0 0 0};
T_24.3 ;
    %load/vec4 v0x1429312d0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_24.5, 4;
    %pushi/vec4 5, 0, 32;
T_24.7 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_24.8, 5;
    %jmp/1 T_24.8, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x142905b50;
    %jmp T_24.7;
T_24.8 ;
    %pop/vec4 1;
    %vpi_call 2 69 "$display", "---- End of program reached at PC=%0d after %0d cycles ----", v0x1429300e0_0, v0x142931360_0 {0 0 0};
    %disable S_0x142931080;
T_24.5 ;
    %load/vec4 v0x142931360_0;
    %cmpi/s 2000, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_24.9, 5;
    %vpi_call 2 75 "$display", "** TIMEOUT: exceeded cycle limit, stopping." {0 0 0};
    %disable S_0x142931080;
T_24.9 ;
    %jmp T_24.2;
    %end;
    .scope S_0x142904bb0;
t_0 %join;
    %vpi_call 2 81 "$display", "\012==== REGISTER FILE DUMP ====" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1429313f0_0, 0, 32;
T_24.11 ;
    %load/vec4 v0x1429313f0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_24.12, 5;
    %vpi_call 2 83 "$display", "x%0d = 0x%08h (%0d)", v0x1429313f0_0, &A<v0x14292c440, v0x1429313f0_0 >, &A<v0x14292c440, v0x1429313f0_0 > {0 0 0};
    %load/vec4 v0x1429313f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x1429313f0_0, 0, 32;
    %jmp T_24.11;
T_24.12 ;
    %vpi_call 2 85 "$display", "============================\012" {0 0 0};
    %vpi_call 2 87 "$display", "\012==== MEMORY LINES (0..3) ====" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1429313f0_0, 0, 32;
T_24.13 ;
    %load/vec4 v0x1429313f0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_24.14, 5;
    %load/vec4 v0x1429313f0_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %ix/vec4/s 4;
    %load/vec4a v0x14292da20, 4;
    %load/vec4 v0x1429313f0_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %pushi/vec4 1, 0, 2;
    %pad/s 38;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x14292da20, 4;
    %load/vec4 v0x1429313f0_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %pushi/vec4 2, 0, 3;
    %pad/s 38;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x14292da20, 4;
    %load/vec4 v0x1429313f0_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %pushi/vec4 3, 0, 3;
    %pad/s 38;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x14292da20, 4;
    %vpi_call 2 89 "$display", "Line %0d: %08h  %08h  %08h  %08h", v0x1429313f0_0, S<3,vec4,u32>, S<2,vec4,u32>, S<1,vec4,u32>, S<0,vec4,u32> {4 0 0};
    %load/vec4 v0x1429313f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x1429313f0_0, 0, 32;
    %jmp T_24.13;
T_24.14 ;
    %vpi_call 2 100 "$display", "\012==== BACKING DATA MEMORY (u_data_mem) ====" {0 0 0};
    %pushi/vec4 8, 0, 32;
    %store/vec4 v0x1429313f0_0, 0, 32;
T_24.15 ;
    %load/vec4 v0x1429313f0_0;
    %cmpi/s 24, 0, 32;
    %jmp/0xz T_24.16, 5;
    %load/vec4 v0x1429313f0_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %ix/vec4/s 4;
    %load/vec4a v0x14292da20, 4;
    %load/vec4 v0x1429313f0_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %pushi/vec4 1, 0, 2;
    %pad/s 38;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x14292da20, 4;
    %load/vec4 v0x1429313f0_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %pushi/vec4 2, 0, 3;
    %pad/s 38;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x14292da20, 4;
    %load/vec4 v0x1429313f0_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %pushi/vec4 3, 0, 3;
    %pad/s 38;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x14292da20, 4;
    %vpi_call 2 102 "$display", "Line %0d: %08d %08d %08d %08d", v0x1429313f0_0, S<3,vec4,u32>, S<2,vec4,u32>, S<1,vec4,u32>, S<0,vec4,u32> {4 0 0};
    %load/vec4 v0x1429313f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x1429313f0_0, 0, 32;
    %jmp T_24.15;
T_24.16 ;
    %vpi_call 2 114 "$display", "\012==== D-CACHE CONTENT ====" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1429313f0_0, 0, 32;
T_24.17 ;
    %load/vec4 v0x1429313f0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_24.18, 5;
    %vpi_call 2 116 "$display", "Entry %0d | valid=%0b dirty=%0b tag=%0d", v0x1429313f0_0, &A<v0x14291f2b0, v0x1429313f0_0 >, &A<v0x14291eb30, v0x1429313f0_0 >, &A<v0x14291f050, v0x1429313f0_0 > {0 0 0};
    %load/vec4 v0x1429313f0_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %ix/vec4/s 4;
    %load/vec4a v0x14291e990, 4;
    %load/vec4 v0x1429313f0_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %pushi/vec4 1, 0, 2;
    %pad/s 38;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x14291e990, 4;
    %load/vec4 v0x1429313f0_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %pushi/vec4 2, 0, 3;
    %pad/s 38;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x14291e990, 4;
    %load/vec4 v0x1429313f0_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %pushi/vec4 3, 0, 3;
    %pad/s 38;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x14291e990, 4;
    %vpi_call 2 122 "$display", "    DATA: %08h %08h %08h %08h", S<3,vec4,u32>, S<2,vec4,u32>, S<1,vec4,u32>, S<0,vec4,u32> {4 0 0};
    %load/vec4 v0x1429313f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x1429313f0_0, 0, 32;
    %jmp T_24.17;
T_24.18 ;
    %vpi_call 2 129 "$display", "==========================================" {0 0 0};
    %vpi_call 2 130 "$display", "               END OF TEST" {0 0 0};
    %vpi_call 2 131 "$display", "==========================================" {0 0 0};
    %vpi_call 2 133 "$finish" {0 0 0};
    %end;
    .thread T_24;
# The file index is used to find the file name in the following table.
:file_names 17;
    "N/A";
    "<interactive>";
    "tb_cpu.v";
    "cpu.v";
    "Extras/Hazard_unit.v";
    "Stages/alu.v";
    "Extras/Branch_Predictor.v";
    "pipeline_brakes/decode.v";
    "Extras/Caches/Dcache.v";
    "Stages/decode.v";
    "pipeline_brakes/execute.v";
    "pipeline_brakes/fetch.v";
    "Extras/Caches/Icache.v";
    "pipeline_brakes/memory.v";
    "pc.v";
    "Memory/regfile.v";
    "Memory/joined_mem.v";
