<stg><name>ProcElem</name>


<trans_list>

<trans id="1944" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1945" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1946" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1947" from="4" to="80">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln181" val="0"/>
<literal name="req_scatter_done" val="1"/>
</and_exp><and_exp><literal name="tmp_97" val="0"/>
<literal name="and_ln181" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1948" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_97" val="1"/>
<literal name="and_ln181" val="0"/>
<literal name="req_scatter_done" val="0"/>
<literal name="req_phase" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2536" from="4" to="45">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_97" val="1"/>
<literal name="and_ln181" val="0"/>
<literal name="req_scatter_done" val="0"/>
<literal name="req_phase" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2631" from="5" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln191" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2632" from="5" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln191" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2630" from="6" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1953" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2669" from="8" to="44">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2670" from="8" to="9">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2634" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2635" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2636" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2637" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2638" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2639" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2640" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2641" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2642" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2643" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2644" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2645" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2646" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2647" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2648" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2649" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2650" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2651" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2652" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2653" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2654" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2655" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2656" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2657" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2658" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2659" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2660" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2661" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2662" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2663" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2664" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2665" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2666" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2667" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2668" from="43" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2535" from="44" to="80">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2672" from="45" to="46">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln239_15" val="1"/>
</and_exp><and_exp><literal name="icmp_ln239_14" val="1"/>
</and_exp><and_exp><literal name="icmp_ln239_13" val="1"/>
</and_exp><and_exp><literal name="icmp_ln239_12" val="1"/>
</and_exp><and_exp><literal name="icmp_ln239_11" val="1"/>
</and_exp><and_exp><literal name="icmp_ln239_10" val="1"/>
</and_exp><and_exp><literal name="icmp_ln239_9" val="1"/>
</and_exp><and_exp><literal name="icmp_ln239_8" val="1"/>
</and_exp><and_exp><literal name="icmp_ln239_7" val="1"/>
</and_exp><and_exp><literal name="icmp_ln239_6" val="1"/>
</and_exp><and_exp><literal name="icmp_ln239_5" val="1"/>
</and_exp><and_exp><literal name="icmp_ln239_4" val="1"/>
</and_exp><and_exp><literal name="icmp_ln239_3" val="1"/>
</and_exp><and_exp><literal name="icmp_ln239_2" val="1"/>
</and_exp><and_exp><literal name="icmp_ln239_1" val="1"/>
</and_exp><and_exp><literal name="icmp_ln239" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2673" from="45" to="45">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln239" val="0"/>
<literal name="icmp_ln239_1" val="0"/>
<literal name="icmp_ln239_2" val="0"/>
<literal name="icmp_ln239_3" val="0"/>
<literal name="icmp_ln239_4" val="0"/>
<literal name="icmp_ln239_5" val="0"/>
<literal name="icmp_ln239_6" val="0"/>
<literal name="icmp_ln239_7" val="0"/>
<literal name="icmp_ln239_8" val="0"/>
<literal name="icmp_ln239_9" val="0"/>
<literal name="icmp_ln239_10" val="0"/>
<literal name="icmp_ln239_11" val="0"/>
<literal name="icmp_ln239_12" val="0"/>
<literal name="icmp_ln239_13" val="0"/>
<literal name="icmp_ln239_14" val="0"/>
<literal name="icmp_ln239_15" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2554" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2679" from="47" to="52">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln247" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2680" from="47" to="48">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln247" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2675" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2676" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2677" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2678" from="51" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2597" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2706" from="53" to="78">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2707" from="53" to="54">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2682" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2683" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2684" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2685" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2686" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2687" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2688" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2689" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2690" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2691" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2692" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2693" from="65" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2694" from="66" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2695" from="67" to="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2696" from="68" to="69">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2697" from="69" to="70">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2698" from="70" to="71">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2699" from="71" to="72">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2700" from="72" to="73">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2701" from="73" to="74">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2702" from="74" to="75">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2703" from="75" to="76">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2704" from="76" to="77">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2705" from="77" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2625" from="78" to="79">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2626" from="79" to="80">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2628" from="80" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="81" st_id="1" stage="1" lat="1">
<core>RAM_S2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="64">
<![CDATA[
tlp::istream<TaskReq>::open.region:25  %vertices_local_0 = alloca [16384 x float], align 4

]]></Node>
<StgValue><ssdm name="vertices_local_0"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>RAM_S2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="64">
<![CDATA[
tlp::istream<TaskReq>::open.region:26  %vertices_local_1 = alloca [16384 x float], align 4

]]></Node>
<StgValue><ssdm name="vertices_local_1"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>RAM_S2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="64">
<![CDATA[
tlp::istream<TaskReq>::open.region:27  %vertices_local_2 = alloca [16384 x float], align 4

]]></Node>
<StgValue><ssdm name="vertices_local_2"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>RAM_S2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="64">
<![CDATA[
tlp::istream<TaskReq>::open.region:28  %vertices_local_3 = alloca [16384 x float], align 4

]]></Node>
<StgValue><ssdm name="vertices_local_3"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>RAM_S2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="64">
<![CDATA[
tlp::istream<TaskReq>::open.region:29  %vertices_local_4 = alloca [16384 x float], align 4

]]></Node>
<StgValue><ssdm name="vertices_local_4"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>RAM_S2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="64">
<![CDATA[
tlp::istream<TaskReq>::open.region:30  %vertices_local_5 = alloca [16384 x float], align 4

]]></Node>
<StgValue><ssdm name="vertices_local_5"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>RAM_S2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="64">
<![CDATA[
tlp::istream<TaskReq>::open.region:31  %vertices_local_6 = alloca [16384 x float], align 4

]]></Node>
<StgValue><ssdm name="vertices_local_6"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>RAM_S2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="64">
<![CDATA[
tlp::istream<TaskReq>::open.region:32  %vertices_local_7 = alloca [16384 x float], align 4

]]></Node>
<StgValue><ssdm name="vertices_local_7"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>RAM_S2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="64">
<![CDATA[
tlp::istream<TaskReq>::open.region:33  %vertices_local_8 = alloca [16384 x float], align 4

]]></Node>
<StgValue><ssdm name="vertices_local_8"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>RAM_S2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="64">
<![CDATA[
tlp::istream<TaskReq>::open.region:34  %vertices_local_9 = alloca [16384 x float], align 4

]]></Node>
<StgValue><ssdm name="vertices_local_9"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>RAM_S2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="64">
<![CDATA[
tlp::istream<TaskReq>::open.region:35  %vertices_local_10 = alloca [16384 x float], align 4

]]></Node>
<StgValue><ssdm name="vertices_local_10"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>RAM_S2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="64">
<![CDATA[
tlp::istream<TaskReq>::open.region:36  %vertices_local_11 = alloca [16384 x float], align 4

]]></Node>
<StgValue><ssdm name="vertices_local_11"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>RAM_S2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="64">
<![CDATA[
tlp::istream<TaskReq>::open.region:37  %vertices_local_12 = alloca [16384 x float], align 4

]]></Node>
<StgValue><ssdm name="vertices_local_12"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>RAM_S2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="64">
<![CDATA[
tlp::istream<TaskReq>::open.region:38  %vertices_local_13 = alloca [16384 x float], align 4

]]></Node>
<StgValue><ssdm name="vertices_local_13"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>RAM_S2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="64">
<![CDATA[
tlp::istream<TaskReq>::open.region:39  %vertices_local_14 = alloca [16384 x float], align 4

]]></Node>
<StgValue><ssdm name="vertices_local_14"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>RAM_S2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="64">
<![CDATA[
tlp::istream<TaskReq>::open.region:40  %vertices_local_15 = alloca [16384 x float], align 4

]]></Node>
<StgValue><ssdm name="vertices_local_15"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
tlp::istream<TaskReq>::open.region:41  %rbegin1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([35 x i8]* @tlp_KD_KD_istream_MD_TaskReq_OD_KD_KD_open_OC_region_str) nounwind

]]></Node>
<StgValue><ssdm name="rbegin1"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
tlp::istream<TaskReq>::open.region:42  call void (...)* @_ssdm_op_SpecLatency(i32 0, i32 1, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="speclatency_ln118"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="211" op_0_bw="211" op_1_bw="211">
<![CDATA[
tlp::istream<TaskReq>::open.region:43  %tmp164_0 = call i211 @_ssdm_op_Read.ap_fifo.volatile.i211P(i211* %task_req_q_fifo_V)

]]></Node>
<StgValue><ssdm name="tmp164_0"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
tlp::istream<TaskReq>::open.region:44  %rend41 = call i32 (...)* @_ssdm_op_SpecRegionEnd([35 x i8]* @tlp_KD_KD_istream_MD_TaskReq_OD_KD_KD_open_OC_region_str, i32 %rbegin1) nounwind

]]></Node>
<StgValue><ssdm name="rend41"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="101" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="211">
<![CDATA[
tlp::istream<TaskReq>::open.region:45  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

]]></Node>
<StgValue><ssdm name="wait_ln167"/></StgValue>
</operation>

<operation id="102" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
tlp::istream<TaskReq>::open.region:46  %rbegin2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([83 x i8]* @tlp_KD_KD_ostream_MD_tlp_KD_KD_packet_MD_unsigned_AC_short_MC_AC_tlp_KD_KD_vec_t_MD_Update_MC_AC_8ul_OD_AC_OD_AC_OD_KD_KD_close_OC_region_str) nounwind

]]></Node>
<StgValue><ssdm name="rbegin2"/></StgValue>
</operation>

<operation id="103" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
tlp::istream<TaskReq>::open.region:47  call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specprotocol_ln157"/></StgValue>
</operation>

<operation id="104" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0" op_1_bw="529" op_2_bw="529" op_3_bw="0">
<![CDATA[
tlp::istream<TaskReq>::open.region:48  call void @_ssdm_op_Write.ap_fifo.volatile.i529P(i529* %update_out_q_fifo_V, i529 -878694100496718043517683302282418331810487718418343092402491322775749527474899974671687634004666183037093927858109549828751614463963730408009475621262727315456)

]]></Node>
<StgValue><ssdm name="write_ln160"/></StgValue>
</operation>

<operation id="105" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
tlp::istream<TaskReq>::open.region:49  %rend46 = call i32 (...)* @_ssdm_op_SpecRegionEnd([83 x i8]* @tlp_KD_KD_ostream_MD_tlp_KD_KD_packet_MD_unsigned_AC_short_MC_AC_tlp_KD_KD_vec_t_MD_Update_MC_AC_8ul_OD_AC_OD_AC_OD_KD_KD_close_OC_region_str, i32 %rbegin2) nounwind

]]></Node>
<StgValue><ssdm name="rend46"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="106" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="529" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
tlp::istream<TaskReq>::open.region:0  call void (...)* @_ssdm_op_SpecInterface(i529* %update_out_q_fifo_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="107" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="513" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
tlp::istream<TaskReq>::open.region:1  call void (...)* @_ssdm_op_SpecInterface(i513* %update_in_q_fifo_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="108" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="50" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
tlp::istream<TaskReq>::open.region:2  call void (...)* @_ssdm_op_SpecInterface(i50* %update_req_q_fifo_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="109" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="513" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
tlp::istream<TaskReq>::open.region:3  call void (...)* @_ssdm_op_SpecInterface(i513* %edge_resp_q_fifo_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="110" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="33" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
tlp::istream<TaskReq>::open.region:4  call void (...)* @_ssdm_op_SpecInterface(i33* %edge_req_q_fifo_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="111" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="1025" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
tlp::istream<TaskReq>::open.region:5  call void (...)* @_ssdm_op_SpecInterface(i1025* %vertex_out_q_fifo_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="112" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="1025" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
tlp::istream<TaskReq>::open.region:6  call void (...)* @_ssdm_op_SpecInterface(i1025* %vertex_in_q_fifo_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="113" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="65" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
tlp::istream<TaskReq>::open.region:7  call void (...)* @_ssdm_op_SpecInterface(i65* %vertex_req_q_fifo_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="114" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="2" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
tlp::istream<TaskReq>::open.region:8  call void (...)* @_ssdm_op_SpecInterface(i2* %task_resp_q_fifo_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="115" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="211" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
tlp::istream<TaskReq>::open.region:9  call void (...)* @_ssdm_op_SpecInterface(i211* %task_req_q_fifo_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="116" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="529">
<![CDATA[
tlp::istream<TaskReq>::open.region:10  call void (...)* @_ssdm_op_SpecBitsMap(i529* %update_out_q_fifo_V), !map !149

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="117" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="513">
<![CDATA[
tlp::istream<TaskReq>::open.region:11  call void (...)* @_ssdm_op_SpecBitsMap(i513* %update_in_q_peek_val), !map !159

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="118" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="513">
<![CDATA[
tlp::istream<TaskReq>::open.region:12  call void (...)* @_ssdm_op_SpecBitsMap(i513* %update_in_q_fifo_V), !map !166

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="119" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="50">
<![CDATA[
tlp::istream<TaskReq>::open.region:13  call void (...)* @_ssdm_op_SpecBitsMap(i50* %update_req_q_fifo_V), !map !173

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="120" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="513">
<![CDATA[
tlp::istream<TaskReq>::open.region:14  call void (...)* @_ssdm_op_SpecBitsMap(i513* %edge_resp_q_peek_val), !map !186

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="121" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="513">
<![CDATA[
tlp::istream<TaskReq>::open.region:15  call void (...)* @_ssdm_op_SpecBitsMap(i513* %edge_resp_q_fifo_V), !map !193

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="122" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="33">
<![CDATA[
tlp::istream<TaskReq>::open.region:16  call void (...)* @_ssdm_op_SpecBitsMap(i33* %edge_req_q_fifo_V), !map !200

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="123" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="1025">
<![CDATA[
tlp::istream<TaskReq>::open.region:17  call void (...)* @_ssdm_op_SpecBitsMap(i1025* %vertex_out_q_fifo_V), !map !207

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="124" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="1025">
<![CDATA[
tlp::istream<TaskReq>::open.region:18  call void (...)* @_ssdm_op_SpecBitsMap(i1025* %vertex_in_q_peek_val), !map !214

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="125" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="1025">
<![CDATA[
tlp::istream<TaskReq>::open.region:19  call void (...)* @_ssdm_op_SpecBitsMap(i1025* %vertex_in_q_fifo_V), !map !221

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="126" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="65">
<![CDATA[
tlp::istream<TaskReq>::open.region:20  call void (...)* @_ssdm_op_SpecBitsMap(i65* %vertex_req_q_fifo_V), !map !228

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="127" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="2">
<![CDATA[
tlp::istream<TaskReq>::open.region:21  call void (...)* @_ssdm_op_SpecBitsMap(i2* %task_resp_q_fifo_V), !map !238

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="128" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="211">
<![CDATA[
tlp::istream<TaskReq>::open.region:22  call void (...)* @_ssdm_op_SpecBitsMap(i211* %task_req_q_peek_val), !map !245

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="129" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0" op_1_bw="211">
<![CDATA[
tlp::istream<TaskReq>::open.region:23  call void (...)* @_ssdm_op_SpecBitsMap(i211* %task_req_q_fifo_V), !map !276

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="130" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
tlp::istream<TaskReq>::open.region:24  call void (...)* @_ssdm_op_SpecTopModule([9 x i8]* @ProcElem_str) nounwind

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="131" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
tlp::istream<TaskReq>::open.region:50  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

]]></Node>
<StgValue><ssdm name="wait_ln171"/></StgValue>
</operation>

<operation id="132" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
tlp::istream<TaskReq>::open.region:51  %rbegin3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([52 x i8]* @tlp_KD_KD_istream_MD_tlp_KD_KD_vec_t_MD_Update_MC_AC_8ul_OD_AC_OD_KD_KD_open_OC_region_str) nounwind

]]></Node>
<StgValue><ssdm name="rbegin3"/></StgValue>
</operation>

<operation id="133" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
tlp::istream<TaskReq>::open.region:52  call void (...)* @_ssdm_op_SpecLatency(i32 0, i32 1, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="speclatency_ln118"/></StgValue>
</operation>

<operation id="134" st_id="3" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="513" op_0_bw="513" op_1_bw="513" op_2_bw="0">
<![CDATA[
tlp::istream<TaskReq>::open.region:53  %tmp_2132_0 = call i513 @_ssdm_op_Read.ap_fifo.volatile.i513P(i513* %update_in_q_fifo_V)

]]></Node>
<StgValue><ssdm name="tmp_2132_0"/></StgValue>
</operation>

<operation id="135" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
tlp::istream<TaskReq>::open.region:54  %rend52 = call i32 (...)* @_ssdm_op_SpecRegionEnd([52 x i8]* @tlp_KD_KD_istream_MD_tlp_KD_KD_vec_t_MD_Update_MC_AC_8ul_OD_AC_OD_KD_KD_open_OC_region_str, i32 %rbegin3) nounwind

]]></Node>
<StgValue><ssdm name="rend52"/></StgValue>
</operation>

<operation id="136" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0">
<![CDATA[
tlp::istream<TaskReq>::open.region:55  call void (...)* @_ssdm_op_SpecMemCore([16384 x float]* %vertices_local_0, [16384 x float]* %vertices_local_1, [16384 x float]* %vertices_local_2, [16384 x float]* %vertices_local_3, [16384 x float]* %vertices_local_4, [16384 x float]* %vertices_local_5, [16384 x float]* %vertices_local_6, [16384 x float]* %vertices_local_7, [16384 x float]* %vertices_local_8, [16384 x float]* %vertices_local_9, [16384 x float]* %vertices_local_10, [16384 x float]* %vertices_local_11, [16384 x float]* %vertices_local_12, [16384 x float]* %vertices_local_13, [16384 x float]* %vertices_local_14, [16384 x float]* %vertices_local_15, [1 x i8]* @p_str, [13 x i8]* @p_str2, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specmemcore_ln178"/></StgValue>
</operation>

<operation id="137" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="0">
<![CDATA[
tlp::istream<TaskReq>::open.region:56  br label %"tlp::istream<TaskReq>::eos.region_begin"

]]></Node>
<StgValue><ssdm name="br_ln181"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="138" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
tlp::istream<TaskReq>::eos.region_begin:0  %rbegin4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([34 x i8]* @tlp_KD_KD_istream_MD_TaskReq_OD_KD_KD_eos_OC_region_str) nounwind

]]></Node>
<StgValue><ssdm name="rbegin4"/></StgValue>
</operation>

<operation id="139" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
tlp::istream<TaskReq>::eos.region_begin:1  call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specprotocol_ln33"/></StgValue>
</operation>

<operation id="140" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
tlp::istream<TaskReq>::eos.region_begin:2  %rbegin_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([36 x i8]* @tlp_KD_KD_istream_MD_TaskReq_OD_KD_KD_empty_OC_region_str) nounwind

]]></Node>
<StgValue><ssdm name="rbegin_i"/></StgValue>
</operation>

<operation id="141" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
tlp::istream<TaskReq>::eos.region_begin:3  call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specprotocol_ln21"/></StgValue>
</operation>

<operation id="142" st_id="4" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="1" op_0_bw="1" op_1_bw="211" op_2_bw="32" op_3_bw="0" op_4_bw="211">
<![CDATA[
tlp::istream<TaskReq>::eos.region_begin:4  %tmp_97 = call i1 @_ssdm_op_NbReadReq.ap_fifo.i211P(i211* %task_req_q_fifo_V, i32 1)

]]></Node>
<StgValue><ssdm name="tmp_97"/></StgValue>
</operation>

<operation id="143" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
tlp::istream<TaskReq>::eos.region_begin:5  %rend_i = call i32 (...)* @_ssdm_op_SpecRegionEnd([36 x i8]* @tlp_KD_KD_istream_MD_TaskReq_OD_KD_KD_empty_OC_region_str, i32 %rbegin_i) nounwind

]]></Node>
<StgValue><ssdm name="rend_i"/></StgValue>
</operation>

<operation id="144" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
tlp::istream<TaskReq>::eos.region_begin:6  br i1 %tmp_97, label %0, label %"tlp::istream<TaskReq>::eos.region_end"

]]></Node>
<StgValue><ssdm name="br_ln34"/></StgValue>
</operation>

<operation id="145" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_97" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="211" op_0_bw="211" op_1_bw="211" op_2_bw="0">
<![CDATA[
:0  %task_req_q_peek_val_read = call i211 @_ssdm_op_Read.ap_auto.i211P(i211* %task_req_q_peek_val)

]]></Node>
<StgValue><ssdm name="task_req_q_peek_val_read"/></StgValue>
</operation>

<operation id="146" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_97" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="1" op_0_bw="1" op_1_bw="211" op_2_bw="32">
<![CDATA[
:1  %tmp_9 = call i1 @_ssdm_op_BitSelect.i1.i211.i32(i211 %task_req_q_peek_val_read, i32 210)

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="147" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_97" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %"tlp::istream<TaskReq>::eos.region_end"

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="148" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
tlp::istream<TaskReq>::eos.region_end:0  %empty = phi i1 [ %tmp_9, %0 ], [ false, %"tlp::istream<TaskReq>::eos.region_begin" ]

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="149" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
tlp::istream<TaskReq>::eos.region_end:1  %rend55 = call i32 (...)* @_ssdm_op_SpecRegionEnd([34 x i8]* @tlp_KD_KD_istream_MD_TaskReq_OD_KD_KD_eos_OC_region_str, i32 %rbegin4) nounwind

]]></Node>
<StgValue><ssdm name="rend55"/></StgValue>
</operation>

<operation id="150" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
tlp::istream<TaskReq>::eos.region_end:2  %and_ln181 = and i1 %empty, %tmp_97

]]></Node>
<StgValue><ssdm name="and_ln181"/></StgValue>
</operation>

<operation id="151" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
tlp::istream<TaskReq>::eos.region_end:3  br i1 %and_ln181, label %"tlp::istream<TaskReq>::open.region1", label %task_requests_begin

]]></Node>
<StgValue><ssdm name="br_ln181"/></StgValue>
</operation>

<operation id="152" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln181" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
task_requests_begin:0  call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str3) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln181"/></StgValue>
</operation>

<operation id="153" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln181" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
task_requests_begin:1  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str3)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="154" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln181" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
task_requests_begin:2  br i1 %tmp_97, label %"tlp::istream<TaskReq>::read.region", label %task_requests_end

]]></Node>
<StgValue><ssdm name="br_ln181"/></StgValue>
</operation>

<operation id="155" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_97" val="1"/>
<literal name="and_ln181" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
tlp::istream<TaskReq>::read.region:0  %rbegin7 = call i32 (...)* @_ssdm_op_SpecRegionBegin([35 x i8]* @tlp_KD_KD_istream_MD_TaskReq_OD_KD_KD_read_OC_region_str) nounwind

]]></Node>
<StgValue><ssdm name="rbegin7"/></StgValue>
</operation>

<operation id="156" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_97" val="1"/>
<literal name="and_ln181" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
tlp::istream<TaskReq>::read.region:1  call void (...)* @_ssdm_op_SpecLatency(i32 0, i32 1, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="speclatency_ln80"/></StgValue>
</operation>

<operation id="157" st_id="4" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_97" val="1"/>
<literal name="and_ln181" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="211" op_0_bw="211" op_1_bw="211" op_2_bw="0" op_3_bw="211" op_4_bw="1">
<![CDATA[
tlp::istream<TaskReq>::read.region:2  %tmp_394 = call i211 @_ssdm_op_Read.ap_fifo.volatile.i211P(i211* %task_req_q_fifo_V)

]]></Node>
<StgValue><ssdm name="tmp_394"/></StgValue>
</operation>

<operation id="158" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_97" val="1"/>
<literal name="and_ln181" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="1" op_0_bw="211">
<![CDATA[
tlp::istream<TaskReq>::read.region:3  %req_phase = trunc i211 %tmp_394 to i1

]]></Node>
<StgValue><ssdm name="req_phase"/></StgValue>
</operation>

<operation id="159" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_97" val="1"/>
<literal name="and_ln181" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="16" op_0_bw="16" op_1_bw="211" op_2_bw="32" op_3_bw="32">
<![CDATA[
tlp::istream<TaskReq>::read.region:4  %req_pid = call i16 @_ssdm_op_PartSelect.i16.i211.i32.i32(i211 %tmp_394, i32 1, i32 16)

]]></Node>
<StgValue><ssdm name="req_pid"/></StgValue>
</operation>

<operation id="160" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_97" val="1"/>
<literal name="and_ln181" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32" op_1_bw="211" op_2_bw="32" op_3_bw="32">
<![CDATA[
tlp::istream<TaskReq>::read.region:5  %req_overall_base_vid = call i32 @_ssdm_op_PartSelect.i32.i211.i32.i32(i211 %tmp_394, i32 17, i32 48)

]]></Node>
<StgValue><ssdm name="req_overall_base_vid"/></StgValue>
</operation>

<operation id="161" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_97" val="1"/>
<literal name="and_ln181" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="32" op_1_bw="211" op_2_bw="32" op_3_bw="32">
<![CDATA[
tlp::istream<TaskReq>::read.region:6  %req_partition_size = call i32 @_ssdm_op_PartSelect.i32.i211.i32.i32(i211 %tmp_394, i32 49, i32 80)

]]></Node>
<StgValue><ssdm name="req_partition_size"/></StgValue>
</operation>

<operation id="162" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_97" val="1"/>
<literal name="and_ln181" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32" op_1_bw="211" op_2_bw="32" op_3_bw="32">
<![CDATA[
tlp::istream<TaskReq>::read.region:7  %req_num_edges = call i32 @_ssdm_op_PartSelect.i32.i211.i32.i32(i211 %tmp_394, i32 81, i32 112)

]]></Node>
<StgValue><ssdm name="req_num_edges"/></StgValue>
</operation>

<operation id="163" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_97" val="1"/>
<literal name="and_ln181" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32" op_1_bw="211" op_2_bw="32" op_3_bw="32">
<![CDATA[
tlp::istream<TaskReq>::read.region:8  %req_vid_offset = call i32 @_ssdm_op_PartSelect.i32.i211.i32.i32(i211 %tmp_394, i32 113, i32 144)

]]></Node>
<StgValue><ssdm name="req_vid_offset"/></StgValue>
</operation>

<operation id="164" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_97" val="1"/>
<literal name="and_ln181" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="32" op_1_bw="211" op_2_bw="32" op_3_bw="32">
<![CDATA[
tlp::istream<TaskReq>::read.region:9  %req_init_new = call i32 @_ssdm_op_PartSelect.i32.i211.i32.i32(i211 %tmp_394, i32 177, i32 208)

]]></Node>
<StgValue><ssdm name="req_init_new"/></StgValue>
</operation>

<operation id="165" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_97" val="1"/>
<literal name="and_ln181" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="32">
<![CDATA[
tlp::istream<TaskReq>::read.region:10  %req_init = bitcast i32 %req_init_new to float

]]></Node>
<StgValue><ssdm name="req_init"/></StgValue>
</operation>

<operation id="166" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_97" val="1"/>
<literal name="and_ln181" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="1" op_0_bw="1" op_1_bw="211" op_2_bw="32">
<![CDATA[
tlp::istream<TaskReq>::read.region:11  %req_scatter_done = call i1 @_ssdm_op_BitSelect.i1.i211.i32(i211 %tmp_394, i32 209)

]]></Node>
<StgValue><ssdm name="req_scatter_done"/></StgValue>
</operation>

<operation id="167" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_97" val="1"/>
<literal name="and_ln181" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
tlp::istream<TaskReq>::read.region:12  %rend57 = call i32 (...)* @_ssdm_op_SpecRegionEnd([35 x i8]* @tlp_KD_KD_istream_MD_TaskReq_OD_KD_KD_read_OC_region_str, i32 %rbegin7) nounwind

]]></Node>
<StgValue><ssdm name="rend57"/></StgValue>
</operation>

<operation id="168" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_97" val="1"/>
<literal name="and_ln181" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
tlp::istream<TaskReq>::read.region:13  %base_vid = add i32 %req_vid_offset, %req_overall_base_vid

]]></Node>
<StgValue><ssdm name="base_vid"/></StgValue>
</operation>

<operation id="169" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_97" val="1"/>
<literal name="and_ln181" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
tlp::istream<TaskReq>::read.region:14  br i1 %req_scatter_done, label %"tlp::ostream<tlp::packet<unsigned short, tlp::vec_t<Update, 8ul> > >::close.region", label %1

]]></Node>
<StgValue><ssdm name="br_ln185"/></StgValue>
</operation>

<operation id="170" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_97" val="1"/>
<literal name="and_ln181" val="0"/>
<literal name="req_scatter_done" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0  br i1 %req_phase, label %.preheader.0.preheader, label %.preheader9.preheader

]]></Node>
<StgValue><ssdm name="br_ln189"/></StgValue>
</operation>

<operation id="171" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_97" val="1"/>
<literal name="and_ln181" val="0"/>
<literal name="req_scatter_done" val="0"/>
<literal name="req_phase" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="36" op_0_bw="32">
<![CDATA[
.preheader9.preheader:0  %zext_ln191_1 = zext i32 %req_partition_size to i36

]]></Node>
<StgValue><ssdm name="zext_ln191_1"/></StgValue>
</operation>

<operation id="172" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_97" val="1"/>
<literal name="and_ln181" val="0"/>
<literal name="req_scatter_done" val="0"/>
<literal name="req_phase" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="0">
<![CDATA[
.preheader9.preheader:1  br label %.preheader9

]]></Node>
<StgValue><ssdm name="br_ln191"/></StgValue>
</operation>

<operation id="173" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_97" val="1"/>
<literal name="and_ln181" val="0"/>
<literal name="req_scatter_done" val="0"/>
<literal name="req_phase" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="624" bw="0" op_0_bw="0">
<![CDATA[
.preheader.0.preheader:0  br label %.preheader.0

]]></Node>
<StgValue><ssdm name="br_ln239"/></StgValue>
</operation>

<operation id="174" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_97" val="1"/>
<literal name="and_ln181" val="0"/>
<literal name="req_scatter_done" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1615" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
tlp::ostream<tlp::packet<unsigned short, tlp::vec_t<Update, 8ul> > >::close.region:0  %rbegin8 = call i32 (...)* @_ssdm_op_SpecRegionBegin([83 x i8]* @tlp_KD_KD_ostream_MD_tlp_KD_KD_packet_MD_unsigned_AC_short_MC_AC_tlp_KD_KD_vec_t_MD_Update_MC_AC_8ul_OD_AC_OD_AC_OD_KD_KD_close_OC_region_str) nounwind

]]></Node>
<StgValue><ssdm name="rbegin8"/></StgValue>
</operation>

<operation id="175" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_97" val="1"/>
<literal name="and_ln181" val="0"/>
<literal name="req_scatter_done" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1616" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
tlp::ostream<tlp::packet<unsigned short, tlp::vec_t<Update, 8ul> > >::close.region:1  call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specprotocol_ln157"/></StgValue>
</operation>

<operation id="176" st_id="4" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_97" val="1"/>
<literal name="and_ln181" val="0"/>
<literal name="req_scatter_done" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1617" bw="0" op_0_bw="0" op_1_bw="529" op_2_bw="529" op_3_bw="0" op_4_bw="0">
<![CDATA[
tlp::ostream<tlp::packet<unsigned short, tlp::vec_t<Update, 8ul> > >::close.region:2  call void @_ssdm_op_Write.ap_fifo.volatile.i529P(i529* %update_out_q_fifo_V, i529 -878694100496718043517683302282418331810487718418343092402491322775749527474899974671687634004666183037093927858109549828751614463963730408009475621262727315456)

]]></Node>
<StgValue><ssdm name="write_ln160"/></StgValue>
</operation>

<operation id="177" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_97" val="1"/>
<literal name="and_ln181" val="0"/>
<literal name="req_scatter_done" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1618" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
tlp::ostream<tlp::packet<unsigned short, tlp::vec_t<Update, 8ul> > >::close.region:3  %rend44 = call i32 (...)* @_ssdm_op_SpecRegionEnd([83 x i8]* @tlp_KD_KD_ostream_MD_tlp_KD_KD_packet_MD_unsigned_AC_short_MC_AC_tlp_KD_KD_vec_t_MD_Update_MC_AC_8ul_OD_AC_OD_AC_OD_KD_KD_close_OC_region_str, i32 %rbegin8) nounwind

]]></Node>
<StgValue><ssdm name="rend44"/></StgValue>
</operation>

<operation id="178" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_97" val="1"/>
<literal name="and_ln181" val="0"/>
<literal name="req_scatter_done" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1619" bw="0" op_0_bw="0">
<![CDATA[
tlp::ostream<tlp::packet<unsigned short, tlp::vec_t<Update, 8ul> > >::close.region:4  br label %task_requests_end

]]></Node>
<StgValue><ssdm name="br_ln187"/></StgValue>
</operation>

<operation id="179" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln181" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1624" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
tlp::istream<TaskReq>::open.region1:0  %rbegin5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([35 x i8]* @tlp_KD_KD_istream_MD_TaskReq_OD_KD_KD_open_OC_region_str) nounwind

]]></Node>
<StgValue><ssdm name="rbegin5"/></StgValue>
</operation>

<operation id="180" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln181" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1625" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
tlp::istream<TaskReq>::open.region1:1  call void (...)* @_ssdm_op_SpecLatency(i32 0, i32 1, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="speclatency_ln118"/></StgValue>
</operation>

<operation id="181" st_id="4" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln181" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1626" bw="211" op_0_bw="211" op_1_bw="211" op_2_bw="0" op_3_bw="211" op_4_bw="1">
<![CDATA[
tlp::istream<TaskReq>::open.region1:2  %tmp_16178_0 = call i211 @_ssdm_op_Read.ap_fifo.volatile.i211P(i211* %task_req_q_fifo_V)

]]></Node>
<StgValue><ssdm name="tmp_16178_0"/></StgValue>
</operation>

<operation id="182" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln181" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1627" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
tlp::istream<TaskReq>::open.region1:3  %rend39 = call i32 (...)* @_ssdm_op_SpecRegionEnd([35 x i8]* @tlp_KD_KD_istream_MD_TaskReq_OD_KD_KD_open_OC_region_str, i32 %rbegin5) nounwind

]]></Node>
<StgValue><ssdm name="rend39"/></StgValue>
</operation>

<operation id="183" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln181" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1628" bw="0">
<![CDATA[
tlp::istream<TaskReq>::open.region1:4  ret void

]]></Node>
<StgValue><ssdm name="ret_ln300"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="184" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader9:0  %i_0 = phi i32 [ %i, %vertex_reads_begin ], [ 0, %.preheader9.preheader ]

]]></Node>
<StgValue><ssdm name="i_0"/></StgValue>
</operation>

<operation id="185" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="36" op_0_bw="36" op_1_bw="32" op_2_bw="4">
<![CDATA[
.preheader9:1  %shl_ln = call i36 @_ssdm_op_BitConcatenate.i36.i32.i4(i32 %i_0, i4 0)

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="186" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="1" op_0_bw="36" op_1_bw="36">
<![CDATA[
.preheader9:2  %icmp_ln191 = icmp ult i36 %shl_ln, %zext_ln191_1

]]></Node>
<StgValue><ssdm name="icmp_ln191"/></StgValue>
</operation>

<operation id="187" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader9:3  %i = add i32 %i_0, 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="188" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader9:4  br i1 %icmp_ln191, label %vertex_reads_begin, label %.preheader8.preheader

]]></Node>
<StgValue><ssdm name="br_ln191"/></StgValue>
</operation>

<operation id="189" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln191" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="64" op_0_bw="32">
<![CDATA[
vertex_reads_begin:0  %zext_ln191 = zext i32 %i_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln191"/></StgValue>
</operation>

<operation id="190" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln191" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
vertex_reads_begin:4  %rbegin = call i32 (...)* @_ssdm_op_SpecRegionBegin([63 x i8]* @tlp_KD_KD_istream_MD_tlp_KD_KD_vec_t_MD_VertexAttrKernel_MC_AC_16ul_OD_AC_OD_KD_KD_read_OC_region_str) nounwind

]]></Node>
<StgValue><ssdm name="rbegin"/></StgValue>
</operation>

<operation id="191" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln191" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
vertex_reads_begin:5  call void (...)* @_ssdm_op_SpecLatency(i32 0, i32 1, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="speclatency_ln80"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="192" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln191" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
vertex_reads_begin:1  call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str8) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln191"/></StgValue>
</operation>

<operation id="193" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln191" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
vertex_reads_begin:2  %tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str8)

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="194" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln191" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
vertex_reads_begin:3  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln192"/></StgValue>
</operation>

<operation id="195" st_id="6" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln191" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="1025" op_0_bw="1025" op_1_bw="1025" op_2_bw="0">
<![CDATA[
vertex_reads_begin:6  %tmp_582 = call i1025 @_ssdm_op_Read.ap_fifo.volatile.i1025P(i1025* %vertex_in_q_fifo_V)

]]></Node>
<StgValue><ssdm name="tmp_582"/></StgValue>
</operation>

<operation id="196" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln191" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
vertex_reads_begin:7  %rend61 = call i32 (...)* @_ssdm_op_SpecRegionEnd([63 x i8]* @tlp_KD_KD_istream_MD_tlp_KD_KD_vec_t_MD_VertexAttrKernel_MC_AC_16ul_OD_AC_OD_KD_KD_read_OC_region_str, i32 %rbegin) nounwind

]]></Node>
<StgValue><ssdm name="rend61"/></StgValue>
</operation>

<operation id="197" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln191" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="32" op_1_bw="1025" op_2_bw="32" op_3_bw="32">
<![CDATA[
vertex_reads_begin:8  %trunc_ln = call i32 @_ssdm_op_PartSelect.i32.i1025.i32.i32(i1025 %tmp_582, i32 32, i32 63)

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="198" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln191" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="32">
<![CDATA[
vertex_reads_begin:9  %bitcast_ln106 = bitcast i32 %trunc_ln to float

]]></Node>
<StgValue><ssdm name="bitcast_ln106"/></StgValue>
</operation>

<operation id="199" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln191" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
vertex_reads_begin:10  %vertices_local_0_addr_1 = getelementptr [16384 x float]* %vertices_local_0, i64 0, i64 %zext_ln191

]]></Node>
<StgValue><ssdm name="vertices_local_0_addr_1"/></StgValue>
</operation>

<operation id="200" st_id="6" stage="1" lat="1">
<core>RAM_S2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln191" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
vertex_reads_begin:11  store float %bitcast_ln106, float* %vertices_local_0_addr_1, align 16

]]></Node>
<StgValue><ssdm name="store_ln196"/></StgValue>
</operation>

<operation id="201" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln191" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="32" op_1_bw="1025" op_2_bw="32" op_3_bw="32">
<![CDATA[
vertex_reads_begin:12  %trunc_ln106_1 = call i32 @_ssdm_op_PartSelect.i32.i1025.i32.i32(i1025 %tmp_582, i32 96, i32 127)

]]></Node>
<StgValue><ssdm name="trunc_ln106_1"/></StgValue>
</operation>

<operation id="202" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln191" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="32">
<![CDATA[
vertex_reads_begin:13  %bitcast_ln106_1 = bitcast i32 %trunc_ln106_1 to float

]]></Node>
<StgValue><ssdm name="bitcast_ln106_1"/></StgValue>
</operation>

<operation id="203" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln191" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
vertex_reads_begin:14  %vertices_local_1_addr = getelementptr [16384 x float]* %vertices_local_1, i64 0, i64 %zext_ln191

]]></Node>
<StgValue><ssdm name="vertices_local_1_addr"/></StgValue>
</operation>

<operation id="204" st_id="6" stage="1" lat="1">
<core>RAM_S2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln191" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
vertex_reads_begin:15  store float %bitcast_ln106_1, float* %vertices_local_1_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln196"/></StgValue>
</operation>

<operation id="205" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln191" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="32" op_1_bw="1025" op_2_bw="32" op_3_bw="32">
<![CDATA[
vertex_reads_begin:16  %trunc_ln106_3 = call i32 @_ssdm_op_PartSelect.i32.i1025.i32.i32(i1025 %tmp_582, i32 160, i32 191)

]]></Node>
<StgValue><ssdm name="trunc_ln106_3"/></StgValue>
</operation>

<operation id="206" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln191" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="32">
<![CDATA[
vertex_reads_begin:17  %bitcast_ln106_2 = bitcast i32 %trunc_ln106_3 to float

]]></Node>
<StgValue><ssdm name="bitcast_ln106_2"/></StgValue>
</operation>

<operation id="207" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln191" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
vertex_reads_begin:18  %vertices_local_2_addr = getelementptr [16384 x float]* %vertices_local_2, i64 0, i64 %zext_ln191

]]></Node>
<StgValue><ssdm name="vertices_local_2_addr"/></StgValue>
</operation>

<operation id="208" st_id="6" stage="1" lat="1">
<core>RAM_S2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln191" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
vertex_reads_begin:19  store float %bitcast_ln106_2, float* %vertices_local_2_addr, align 8

]]></Node>
<StgValue><ssdm name="store_ln196"/></StgValue>
</operation>

<operation id="209" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln191" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="32" op_1_bw="1025" op_2_bw="32" op_3_bw="32">
<![CDATA[
vertex_reads_begin:20  %trunc_ln106_4 = call i32 @_ssdm_op_PartSelect.i32.i1025.i32.i32(i1025 %tmp_582, i32 224, i32 255)

]]></Node>
<StgValue><ssdm name="trunc_ln106_4"/></StgValue>
</operation>

<operation id="210" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln191" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="32">
<![CDATA[
vertex_reads_begin:21  %bitcast_ln106_3 = bitcast i32 %trunc_ln106_4 to float

]]></Node>
<StgValue><ssdm name="bitcast_ln106_3"/></StgValue>
</operation>

<operation id="211" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln191" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
vertex_reads_begin:22  %vertices_local_3_addr = getelementptr [16384 x float]* %vertices_local_3, i64 0, i64 %zext_ln191

]]></Node>
<StgValue><ssdm name="vertices_local_3_addr"/></StgValue>
</operation>

<operation id="212" st_id="6" stage="1" lat="1">
<core>RAM_S2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln191" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
vertex_reads_begin:23  store float %bitcast_ln106_3, float* %vertices_local_3_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln196"/></StgValue>
</operation>

<operation id="213" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln191" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="32" op_1_bw="1025" op_2_bw="32" op_3_bw="32">
<![CDATA[
vertex_reads_begin:24  %trunc_ln106_5 = call i32 @_ssdm_op_PartSelect.i32.i1025.i32.i32(i1025 %tmp_582, i32 288, i32 319)

]]></Node>
<StgValue><ssdm name="trunc_ln106_5"/></StgValue>
</operation>

<operation id="214" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln191" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="32">
<![CDATA[
vertex_reads_begin:25  %bitcast_ln106_4 = bitcast i32 %trunc_ln106_5 to float

]]></Node>
<StgValue><ssdm name="bitcast_ln106_4"/></StgValue>
</operation>

<operation id="215" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln191" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
vertex_reads_begin:26  %vertices_local_4_addr = getelementptr [16384 x float]* %vertices_local_4, i64 0, i64 %zext_ln191

]]></Node>
<StgValue><ssdm name="vertices_local_4_addr"/></StgValue>
</operation>

<operation id="216" st_id="6" stage="1" lat="1">
<core>RAM_S2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln191" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
vertex_reads_begin:27  store float %bitcast_ln106_4, float* %vertices_local_4_addr, align 16

]]></Node>
<StgValue><ssdm name="store_ln196"/></StgValue>
</operation>

<operation id="217" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln191" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="32" op_1_bw="1025" op_2_bw="32" op_3_bw="32">
<![CDATA[
vertex_reads_begin:28  %trunc_ln106_6 = call i32 @_ssdm_op_PartSelect.i32.i1025.i32.i32(i1025 %tmp_582, i32 352, i32 383)

]]></Node>
<StgValue><ssdm name="trunc_ln106_6"/></StgValue>
</operation>

<operation id="218" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln191" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="32">
<![CDATA[
vertex_reads_begin:29  %bitcast_ln106_5 = bitcast i32 %trunc_ln106_6 to float

]]></Node>
<StgValue><ssdm name="bitcast_ln106_5"/></StgValue>
</operation>

<operation id="219" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln191" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
vertex_reads_begin:30  %vertices_local_5_addr = getelementptr [16384 x float]* %vertices_local_5, i64 0, i64 %zext_ln191

]]></Node>
<StgValue><ssdm name="vertices_local_5_addr"/></StgValue>
</operation>

<operation id="220" st_id="6" stage="1" lat="1">
<core>RAM_S2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln191" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
vertex_reads_begin:31  store float %bitcast_ln106_5, float* %vertices_local_5_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln196"/></StgValue>
</operation>

<operation id="221" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln191" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="32" op_1_bw="1025" op_2_bw="32" op_3_bw="32">
<![CDATA[
vertex_reads_begin:32  %trunc_ln106_7 = call i32 @_ssdm_op_PartSelect.i32.i1025.i32.i32(i1025 %tmp_582, i32 416, i32 447)

]]></Node>
<StgValue><ssdm name="trunc_ln106_7"/></StgValue>
</operation>

<operation id="222" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln191" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="32" op_0_bw="32">
<![CDATA[
vertex_reads_begin:33  %bitcast_ln106_6 = bitcast i32 %trunc_ln106_7 to float

]]></Node>
<StgValue><ssdm name="bitcast_ln106_6"/></StgValue>
</operation>

<operation id="223" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln191" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
vertex_reads_begin:34  %vertices_local_6_addr = getelementptr [16384 x float]* %vertices_local_6, i64 0, i64 %zext_ln191

]]></Node>
<StgValue><ssdm name="vertices_local_6_addr"/></StgValue>
</operation>

<operation id="224" st_id="6" stage="1" lat="1">
<core>RAM_S2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln191" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
vertex_reads_begin:35  store float %bitcast_ln106_6, float* %vertices_local_6_addr, align 8

]]></Node>
<StgValue><ssdm name="store_ln196"/></StgValue>
</operation>

<operation id="225" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln191" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="32" op_1_bw="1025" op_2_bw="32" op_3_bw="32">
<![CDATA[
vertex_reads_begin:36  %trunc_ln106_8 = call i32 @_ssdm_op_PartSelect.i32.i1025.i32.i32(i1025 %tmp_582, i32 480, i32 511)

]]></Node>
<StgValue><ssdm name="trunc_ln106_8"/></StgValue>
</operation>

<operation id="226" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln191" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="32" op_0_bw="32">
<![CDATA[
vertex_reads_begin:37  %bitcast_ln106_7 = bitcast i32 %trunc_ln106_8 to float

]]></Node>
<StgValue><ssdm name="bitcast_ln106_7"/></StgValue>
</operation>

<operation id="227" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln191" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
vertex_reads_begin:38  %vertices_local_7_addr = getelementptr [16384 x float]* %vertices_local_7, i64 0, i64 %zext_ln191

]]></Node>
<StgValue><ssdm name="vertices_local_7_addr"/></StgValue>
</operation>

<operation id="228" st_id="6" stage="1" lat="1">
<core>RAM_S2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln191" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
vertex_reads_begin:39  store float %bitcast_ln106_7, float* %vertices_local_7_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln196"/></StgValue>
</operation>

<operation id="229" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln191" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="32" op_1_bw="1025" op_2_bw="32" op_3_bw="32">
<![CDATA[
vertex_reads_begin:40  %trunc_ln106_9 = call i32 @_ssdm_op_PartSelect.i32.i1025.i32.i32(i1025 %tmp_582, i32 544, i32 575)

]]></Node>
<StgValue><ssdm name="trunc_ln106_9"/></StgValue>
</operation>

<operation id="230" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln191" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="32">
<![CDATA[
vertex_reads_begin:41  %bitcast_ln106_8 = bitcast i32 %trunc_ln106_9 to float

]]></Node>
<StgValue><ssdm name="bitcast_ln106_8"/></StgValue>
</operation>

<operation id="231" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln191" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
vertex_reads_begin:42  %vertices_local_8_addr = getelementptr [16384 x float]* %vertices_local_8, i64 0, i64 %zext_ln191

]]></Node>
<StgValue><ssdm name="vertices_local_8_addr"/></StgValue>
</operation>

<operation id="232" st_id="6" stage="1" lat="1">
<core>RAM_S2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln191" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
vertex_reads_begin:43  store float %bitcast_ln106_8, float* %vertices_local_8_addr, align 16

]]></Node>
<StgValue><ssdm name="store_ln196"/></StgValue>
</operation>

<operation id="233" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln191" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="32" op_1_bw="1025" op_2_bw="32" op_3_bw="32">
<![CDATA[
vertex_reads_begin:44  %trunc_ln106_s = call i32 @_ssdm_op_PartSelect.i32.i1025.i32.i32(i1025 %tmp_582, i32 608, i32 639)

]]></Node>
<StgValue><ssdm name="trunc_ln106_s"/></StgValue>
</operation>

<operation id="234" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln191" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="32">
<![CDATA[
vertex_reads_begin:45  %bitcast_ln106_9 = bitcast i32 %trunc_ln106_s to float

]]></Node>
<StgValue><ssdm name="bitcast_ln106_9"/></StgValue>
</operation>

<operation id="235" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln191" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
vertex_reads_begin:46  %vertices_local_9_addr = getelementptr [16384 x float]* %vertices_local_9, i64 0, i64 %zext_ln191

]]></Node>
<StgValue><ssdm name="vertices_local_9_addr"/></StgValue>
</operation>

<operation id="236" st_id="6" stage="1" lat="1">
<core>RAM_S2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln191" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
vertex_reads_begin:47  store float %bitcast_ln106_9, float* %vertices_local_9_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln196"/></StgValue>
</operation>

<operation id="237" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln191" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="32" op_1_bw="1025" op_2_bw="32" op_3_bw="32">
<![CDATA[
vertex_reads_begin:48  %trunc_ln106_10 = call i32 @_ssdm_op_PartSelect.i32.i1025.i32.i32(i1025 %tmp_582, i32 672, i32 703)

]]></Node>
<StgValue><ssdm name="trunc_ln106_10"/></StgValue>
</operation>

<operation id="238" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln191" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="32">
<![CDATA[
vertex_reads_begin:49  %bitcast_ln106_10 = bitcast i32 %trunc_ln106_10 to float

]]></Node>
<StgValue><ssdm name="bitcast_ln106_10"/></StgValue>
</operation>

<operation id="239" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln191" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
vertex_reads_begin:50  %vertices_local_10_addr = getelementptr [16384 x float]* %vertices_local_10, i64 0, i64 %zext_ln191

]]></Node>
<StgValue><ssdm name="vertices_local_10_addr"/></StgValue>
</operation>

<operation id="240" st_id="6" stage="1" lat="1">
<core>RAM_S2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln191" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
vertex_reads_begin:51  store float %bitcast_ln106_10, float* %vertices_local_10_addr, align 8

]]></Node>
<StgValue><ssdm name="store_ln196"/></StgValue>
</operation>

<operation id="241" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln191" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="32" op_0_bw="32" op_1_bw="1025" op_2_bw="32" op_3_bw="32">
<![CDATA[
vertex_reads_begin:52  %trunc_ln106_11 = call i32 @_ssdm_op_PartSelect.i32.i1025.i32.i32(i1025 %tmp_582, i32 736, i32 767)

]]></Node>
<StgValue><ssdm name="trunc_ln106_11"/></StgValue>
</operation>

<operation id="242" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln191" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="32" op_0_bw="32">
<![CDATA[
vertex_reads_begin:53  %bitcast_ln106_11 = bitcast i32 %trunc_ln106_11 to float

]]></Node>
<StgValue><ssdm name="bitcast_ln106_11"/></StgValue>
</operation>

<operation id="243" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln191" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
vertex_reads_begin:54  %vertices_local_11_addr = getelementptr [16384 x float]* %vertices_local_11, i64 0, i64 %zext_ln191

]]></Node>
<StgValue><ssdm name="vertices_local_11_addr"/></StgValue>
</operation>

<operation id="244" st_id="6" stage="1" lat="1">
<core>RAM_S2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln191" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
vertex_reads_begin:55  store float %bitcast_ln106_11, float* %vertices_local_11_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln196"/></StgValue>
</operation>

<operation id="245" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln191" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="32" op_0_bw="32" op_1_bw="1025" op_2_bw="32" op_3_bw="32">
<![CDATA[
vertex_reads_begin:56  %trunc_ln106_12 = call i32 @_ssdm_op_PartSelect.i32.i1025.i32.i32(i1025 %tmp_582, i32 800, i32 831)

]]></Node>
<StgValue><ssdm name="trunc_ln106_12"/></StgValue>
</operation>

<operation id="246" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln191" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="32" op_0_bw="32">
<![CDATA[
vertex_reads_begin:57  %bitcast_ln106_12 = bitcast i32 %trunc_ln106_12 to float

]]></Node>
<StgValue><ssdm name="bitcast_ln106_12"/></StgValue>
</operation>

<operation id="247" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln191" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
vertex_reads_begin:58  %vertices_local_12_addr = getelementptr [16384 x float]* %vertices_local_12, i64 0, i64 %zext_ln191

]]></Node>
<StgValue><ssdm name="vertices_local_12_addr"/></StgValue>
</operation>

<operation id="248" st_id="6" stage="1" lat="1">
<core>RAM_S2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln191" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
vertex_reads_begin:59  store float %bitcast_ln106_12, float* %vertices_local_12_addr, align 16

]]></Node>
<StgValue><ssdm name="store_ln196"/></StgValue>
</operation>

<operation id="249" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln191" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="32" op_1_bw="1025" op_2_bw="32" op_3_bw="32">
<![CDATA[
vertex_reads_begin:60  %trunc_ln106_13 = call i32 @_ssdm_op_PartSelect.i32.i1025.i32.i32(i1025 %tmp_582, i32 864, i32 895)

]]></Node>
<StgValue><ssdm name="trunc_ln106_13"/></StgValue>
</operation>

<operation id="250" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln191" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="32" op_0_bw="32">
<![CDATA[
vertex_reads_begin:61  %bitcast_ln106_13 = bitcast i32 %trunc_ln106_13 to float

]]></Node>
<StgValue><ssdm name="bitcast_ln106_13"/></StgValue>
</operation>

<operation id="251" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln191" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
vertex_reads_begin:62  %vertices_local_13_addr = getelementptr [16384 x float]* %vertices_local_13, i64 0, i64 %zext_ln191

]]></Node>
<StgValue><ssdm name="vertices_local_13_addr"/></StgValue>
</operation>

<operation id="252" st_id="6" stage="1" lat="1">
<core>RAM_S2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln191" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
vertex_reads_begin:63  store float %bitcast_ln106_13, float* %vertices_local_13_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln196"/></StgValue>
</operation>

<operation id="253" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln191" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="32" op_0_bw="32" op_1_bw="1025" op_2_bw="32" op_3_bw="32">
<![CDATA[
vertex_reads_begin:64  %trunc_ln106_14 = call i32 @_ssdm_op_PartSelect.i32.i1025.i32.i32(i1025 %tmp_582, i32 928, i32 959)

]]></Node>
<StgValue><ssdm name="trunc_ln106_14"/></StgValue>
</operation>

<operation id="254" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln191" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="32" op_0_bw="32">
<![CDATA[
vertex_reads_begin:65  %bitcast_ln106_14 = bitcast i32 %trunc_ln106_14 to float

]]></Node>
<StgValue><ssdm name="bitcast_ln106_14"/></StgValue>
</operation>

<operation id="255" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln191" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
vertex_reads_begin:66  %vertices_local_14_addr = getelementptr [16384 x float]* %vertices_local_14, i64 0, i64 %zext_ln191

]]></Node>
<StgValue><ssdm name="vertices_local_14_addr"/></StgValue>
</operation>

<operation id="256" st_id="6" stage="1" lat="1">
<core>RAM_S2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln191" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
vertex_reads_begin:67  store float %bitcast_ln106_14, float* %vertices_local_14_addr, align 8

]]></Node>
<StgValue><ssdm name="store_ln196"/></StgValue>
</operation>

<operation id="257" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln191" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="32" op_0_bw="32" op_1_bw="1025" op_2_bw="32" op_3_bw="32">
<![CDATA[
vertex_reads_begin:68  %trunc_ln106_15 = call i32 @_ssdm_op_PartSelect.i32.i1025.i32.i32(i1025 %tmp_582, i32 992, i32 1023)

]]></Node>
<StgValue><ssdm name="trunc_ln106_15"/></StgValue>
</operation>

<operation id="258" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln191" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="32" op_0_bw="32">
<![CDATA[
vertex_reads_begin:69  %bitcast_ln106_15 = bitcast i32 %trunc_ln106_15 to float

]]></Node>
<StgValue><ssdm name="bitcast_ln106_15"/></StgValue>
</operation>

<operation id="259" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln191" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
vertex_reads_begin:70  %vertices_local_15_addr = getelementptr [16384 x float]* %vertices_local_15, i64 0, i64 %zext_ln191

]]></Node>
<StgValue><ssdm name="vertices_local_15_addr"/></StgValue>
</operation>

<operation id="260" st_id="6" stage="1" lat="1">
<core>RAM_S2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln191" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
vertex_reads_begin:71  store float %bitcast_ln106_15, float* %vertices_local_15_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln196"/></StgValue>
</operation>

<operation id="261" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln191" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
vertex_reads_begin:72  %empty_214 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str8, i32 %tmp_3)

]]></Node>
<StgValue><ssdm name="empty_214"/></StgValue>
</operation>

<operation id="262" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln191" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="0" op_0_bw="0">
<![CDATA[
vertex_reads_begin:73  br label %.preheader9

]]></Node>
<StgValue><ssdm name="br_ln191"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="263" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="29" op_0_bw="29" op_1_bw="211" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader8.preheader:0  %tmp_6 = call i29 @_ssdm_op_PartSelect.i29.i211.i32.i32(i211 %tmp_394, i32 148, i32 176)

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="264" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="30" op_0_bw="29">
<![CDATA[
.preheader8.preheader:1  %zext_ln228 = zext i29 %tmp_6 to i30

]]></Node>
<StgValue><ssdm name="zext_ln228"/></StgValue>
</operation>

<operation id="265" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="3" op_0_bw="3" op_1_bw="211" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader8.preheader:2  %trunc_ln1 = call i3 @_ssdm_op_PartSelect.i3.i211.i32.i32(i211 %tmp_394, i32 17, i32 19)

]]></Node>
<StgValue><ssdm name="trunc_ln1"/></StgValue>
</operation>

<operation id="266" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="3" op_0_bw="3" op_1_bw="211" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader8.preheader:3  %trunc_ln100_1 = call i3 @_ssdm_op_PartSelect.i3.i211.i32.i32(i211 %tmp_394, i32 113, i32 115)

]]></Node>
<StgValue><ssdm name="trunc_ln100_1"/></StgValue>
</operation>

<operation id="267" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader8.preheader:4  %add_ln100 = add i3 %trunc_ln1, %trunc_ln100_1

]]></Node>
<StgValue><ssdm name="add_ln100"/></StgValue>
</operation>

<operation id="268" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="0" op_0_bw="0">
<![CDATA[
.preheader8.preheader:5  br label %.preheader8

]]></Node>
<StgValue><ssdm name="br_ln201"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="269" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader8:0  %eid_resp_0 = phi i32 [ %eid_resp_1, %edge_reads_end ], [ 0, %.preheader8.preheader ]

]]></Node>
<StgValue><ssdm name="eid_resp_0"/></StgValue>
</operation>

<operation id="270" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader8:1  %eid_req_0 = phi i32 [ %eid_req_1, %edge_reads_end ], [ 0, %.preheader8.preheader ]

]]></Node>
<StgValue><ssdm name="eid_req_0"/></StgValue>
</operation>

<operation id="271" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8:2  %icmp_ln201 = icmp ult i32 %eid_resp_0, %req_num_edges

]]></Node>
<StgValue><ssdm name="icmp_ln201"/></StgValue>
</operation>

<operation id="272" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader8:3  br i1 %icmp_ln201, label %edge_reads_begin, label %write.region.loopexit

]]></Node>
<StgValue><ssdm name="br_ln201"/></StgValue>
</operation>

<operation id="273" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
edge_reads_begin:0  call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str10) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln201"/></StgValue>
</operation>

<operation id="274" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
edge_reads_begin:1  %tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str10)

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="275" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
edge_reads_begin:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln202"/></StgValue>
</operation>

<operation id="276" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
edge_reads_begin:3  %icmp_ln203 = icmp ult i32 %eid_req_0, %req_num_edges

]]></Node>
<StgValue><ssdm name="icmp_ln203"/></StgValue>
</operation>

<operation id="277" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
edge_reads_begin:4  br i1 %icmp_ln203, label %2, label %"tlp::istream<tlp::vec_t<Edge, 8ul> >::try_read.region"

]]></Node>
<StgValue><ssdm name="br_ln203"/></StgValue>
</operation>

<operation id="278" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="icmp_ln203" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="33" op_0_bw="32">
<![CDATA[
:0  %zext_ln203 = zext i32 %eid_resp_0 to i33

]]></Node>
<StgValue><ssdm name="zext_ln203"/></StgValue>
</operation>

<operation id="279" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="icmp_ln203" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="33" op_0_bw="32">
<![CDATA[
:1  %zext_ln203_1 = zext i32 %eid_req_0 to i33

]]></Node>
<StgValue><ssdm name="zext_ln203_1"/></StgValue>
</operation>

<operation id="280" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="icmp_ln203" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
:2  %add_ln203 = add i33 %zext_ln203_1, 400

]]></Node>
<StgValue><ssdm name="add_ln203"/></StgValue>
</operation>

<operation id="281" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="icmp_ln203" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="1" op_0_bw="33" op_1_bw="33">
<![CDATA[
:3  %icmp_ln203_1 = icmp ult i33 %zext_ln203, %add_ln203

]]></Node>
<StgValue><ssdm name="icmp_ln203_1"/></StgValue>
</operation>

<operation id="282" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="icmp_ln203" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln203_1, label %"tlp::ostream<unsigned int>::try_write.region", label %"tlp::istream<tlp::vec_t<Edge, 8ul> >::try_read.region"

]]></Node>
<StgValue><ssdm name="br_ln203"/></StgValue>
</operation>

<operation id="283" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="icmp_ln203" val="1"/>
<literal name="icmp_ln203_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="29" op_0_bw="29" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
tlp::ostream<unsigned int>::try_write.region:0  %tmp_10 = call i29 @_ssdm_op_PartSelect.i29.i32.i32.i32(i32 %eid_req_0, i32 3, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="284" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="icmp_ln203" val="1"/>
<literal name="icmp_ln203_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="30" op_0_bw="29">
<![CDATA[
tlp::ostream<unsigned int>::try_write.region:1  %zext_ln205_1 = zext i29 %tmp_10 to i30

]]></Node>
<StgValue><ssdm name="zext_ln205_1"/></StgValue>
</operation>

<operation id="285" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="icmp_ln203" val="1"/>
<literal name="icmp_ln203_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
tlp::ostream<unsigned int>::try_write.region:2  %tmp_val = add i30 %zext_ln205_1, %zext_ln228

]]></Node>
<StgValue><ssdm name="tmp_val"/></StgValue>
</operation>

<operation id="286" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="icmp_ln203" val="1"/>
<literal name="icmp_ln203_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="32" op_0_bw="30">
<![CDATA[
tlp::ostream<unsigned int>::try_write.region:3  %zext_ln205 = zext i30 %tmp_val to i32

]]></Node>
<StgValue><ssdm name="zext_ln205"/></StgValue>
</operation>

<operation id="287" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="icmp_ln203" val="1"/>
<literal name="icmp_ln203_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
tlp::ostream<unsigned int>::try_write.region:4  %rbegin6 = call i32 (...)* @_ssdm_op_SpecRegionBegin([45 x i8]* @tlp_KD_KD_ostream_MD_unsigned_AC_int_OD_KD_KD_try_write_OC_region_str) nounwind

]]></Node>
<StgValue><ssdm name="rbegin6"/></StgValue>
</operation>

<operation id="288" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="icmp_ln203" val="1"/>
<literal name="icmp_ln203_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
tlp::ostream<unsigned int>::try_write.region:5  call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specprotocol_ln137"/></StgValue>
</operation>

<operation id="289" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="icmp_ln203" val="1"/>
<literal name="icmp_ln203_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="33" op_0_bw="33" op_1_bw="1" op_2_bw="32">
<![CDATA[
tlp::ostream<unsigned int>::try_write.region:6  %tmp_676 = call i33 @_ssdm_op_BitConcatenate.i33.i1.i32(i1 false, i32 %zext_ln205)

]]></Node>
<StgValue><ssdm name="tmp_676"/></StgValue>
</operation>

<operation id="290" st_id="8" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="icmp_ln203" val="1"/>
<literal name="icmp_ln203_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="33" op_3_bw="0">
<![CDATA[
tlp::ostream<unsigned int>::try_write.region:7  %full_n = call i1 @_ssdm_op_NbWrite.ap_fifo.volatile.i33P(i33* %edge_req_q_fifo_V, i33 %tmp_676)

]]></Node>
<StgValue><ssdm name="full_n"/></StgValue>
</operation>

<operation id="291" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="icmp_ln203" val="1"/>
<literal name="icmp_ln203_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
tlp::ostream<unsigned int>::try_write.region:8  %rend67 = call i32 (...)* @_ssdm_op_SpecRegionEnd([45 x i8]* @tlp_KD_KD_ostream_MD_unsigned_AC_int_OD_KD_KD_try_write_OC_region_str, i32 %rbegin6) nounwind

]]></Node>
<StgValue><ssdm name="rend67"/></StgValue>
</operation>

<operation id="292" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="icmp_ln203" val="1"/>
<literal name="icmp_ln203_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
tlp::ostream<unsigned int>::try_write.region:9  %eid_req = add i32 %eid_req_0, 8

]]></Node>
<StgValue><ssdm name="eid_req"/></StgValue>
</operation>

<operation id="293" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="icmp_ln203" val="1"/>
<literal name="icmp_ln203_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
tlp::ostream<unsigned int>::try_write.region:10  %select_ln205 = select i1 %full_n, i32 %eid_req, i32 %eid_req_0

]]></Node>
<StgValue><ssdm name="select_ln205"/></StgValue>
</operation>

<operation id="294" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="icmp_ln203" val="1"/>
<literal name="icmp_ln203_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="0" op_0_bw="0">
<![CDATA[
tlp::ostream<unsigned int>::try_write.region:11  br label %"tlp::istream<tlp::vec_t<Edge, 8ul> >::try_read.region"

]]></Node>
<StgValue><ssdm name="br_ln205"/></StgValue>
</operation>

<operation id="295" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0">
<![CDATA[
tlp::istream<tlp::vec_t<Edge, 8ul> >::try_read.region:0  %eid_req_1 = phi i32 [ %select_ln205, %"tlp::ostream<unsigned int>::try_write.region" ], [ %eid_req_0, %edge_reads_begin ], [ %eid_req_0, %2 ]

]]></Node>
<StgValue><ssdm name="eid_req_1"/></StgValue>
</operation>

<operation id="296" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
tlp::istream<tlp::vec_t<Edge, 8ul> >::try_read.region:1  %rbegin9 = call i32 (...)* @_ssdm_op_SpecRegionBegin([54 x i8]* @tlp_KD_KD_istream_MD_tlp_KD_KD_vec_t_MD_Edge_MC_AC_8ul_OD_AC_OD_KD_KD_try_read_OC_region_str) nounwind

]]></Node>
<StgValue><ssdm name="rbegin9"/></StgValue>
</operation>

<operation id="297" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
tlp::istream<tlp::vec_t<Edge, 8ul> >::try_read.region:2  call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specprotocol_ln73"/></StgValue>
</operation>

<operation id="298" st_id="8" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="514" op_0_bw="514" op_1_bw="513" op_2_bw="0">
<![CDATA[
tlp::istream<tlp::vec_t<Edge, 8ul> >::try_read.region:3  %edge_resp_q_fifo_V_read = call { i1, i513 } @_ssdm_op_NbRead.ap_fifo.volatile.i513P(i513* %edge_resp_q_fifo_V)

]]></Node>
<StgValue><ssdm name="edge_resp_q_fifo_V_read"/></StgValue>
</operation>

<operation id="299" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="1" op_0_bw="514">
<![CDATA[
tlp::istream<tlp::vec_t<Edge, 8ul> >::try_read.region:4  %empty_n = extractvalue { i1, i513 } %edge_resp_q_fifo_V_read, 0

]]></Node>
<StgValue><ssdm name="empty_n"/></StgValue>
</operation>

<operation id="300" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="513" op_0_bw="514">
<![CDATA[
tlp::istream<tlp::vec_t<Edge, 8ul> >::try_read.region:5  %tmp_770 = extractvalue { i1, i513 } %edge_resp_q_fifo_V_read, 1

]]></Node>
<StgValue><ssdm name="tmp_770"/></StgValue>
</operation>

<operation id="301" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
tlp::istream<tlp::vec_t<Edge, 8ul> >::try_read.region:6  %rend70_c = call i32 (...)* @_ssdm_op_SpecRegionEnd([54 x i8]* @tlp_KD_KD_istream_MD_tlp_KD_KD_vec_t_MD_Edge_MC_AC_8ul_OD_AC_OD_KD_KD_try_read_OC_region_str, i32 %rbegin9) nounwind

]]></Node>
<StgValue><ssdm name="rend70_c"/></StgValue>
</operation>

<operation id="302" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
tlp::istream<tlp::vec_t<Edge, 8ul> >::try_read.region:7  br i1 %empty_n, label %.critedge137, label %edge_reads_end

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>

<operation id="303" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="32" op_0_bw="32" op_1_bw="513" op_2_bw="32" op_3_bw="32">
<![CDATA[
.critedge137:0  %trunc_ln106_2 = call i32 @_ssdm_op_PartSelect.i32.i513.i32.i32(i513 %tmp_770, i32 32, i32 63)

]]></Node>
<StgValue><ssdm name="trunc_ln106_2"/></StgValue>
</operation>

<operation id="304" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge137:1  %sub_ln216 = sub i32 %trunc_ln106_2, %req_overall_base_vid

]]></Node>
<StgValue><ssdm name="sub_ln216"/></StgValue>
</operation>

<operation id="305" st_id="8" stage="36" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="16" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge137:2  %udiv_ln216 = udiv i32 %sub_ln216, %req_partition_size

]]></Node>
<StgValue><ssdm name="udiv_ln216"/></StgValue>
</operation>

<operation id="306" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="32" op_0_bw="513">
<![CDATA[
.critedge137:4  %trunc_ln106 = trunc i513 %tmp_770 to i32

]]></Node>
<StgValue><ssdm name="trunc_ln106"/></StgValue>
</operation>

<operation id="307" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge137:5  %icmp_ln220 = icmp eq i32 %trunc_ln106, 0

]]></Node>
<StgValue><ssdm name="icmp_ln220"/></StgValue>
</operation>

<operation id="308" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.critedge137:6  br i1 %icmp_ln220, label %._crit_edge14.0, label %_ifconv

]]></Node>
<StgValue><ssdm name="br_ln220"/></StgValue>
</operation>

<operation id="309" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
<literal name="icmp_ln220" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:0  %sub_ln221 = sub i32 %trunc_ln106, %base_vid

]]></Node>
<StgValue><ssdm name="sub_ln221"/></StgValue>
</operation>

<operation id="310" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
<literal name="icmp_ln220" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:1  %trunc_ln227_8 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %sub_ln221, i32 4, i32 19)

]]></Node>
<StgValue><ssdm name="trunc_ln227_8"/></StgValue>
</operation>

<operation id="311" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
<literal name="icmp_ln220" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:5  %tmp_12 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %sub_ln221, i32 3)

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="312" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
<literal name="icmp_ln220" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="3" op_0_bw="3" op_1_bw="513" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:12  %trunc_ln100_s = call i3 @_ssdm_op_PartSelect.i3.i513.i32.i32(i513 %tmp_770, i32 32, i32 34)

]]></Node>
<StgValue><ssdm name="trunc_ln100_s"/></StgValue>
</operation>

<operation id="313" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
<literal name="icmp_ln220" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ifconv:13  %sub_ln100 = sub i3 %trunc_ln100_s, %add_ln100

]]></Node>
<StgValue><ssdm name="sub_ln100"/></StgValue>
</operation>

<operation id="314" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="32" op_0_bw="32" op_1_bw="513" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge14.0:1  %trunc_ln106_5_1 = call i32 @_ssdm_op_PartSelect.i32.i513.i32.i32(i513 %tmp_770, i32 64, i32 95)

]]></Node>
<StgValue><ssdm name="trunc_ln106_5_1"/></StgValue>
</operation>

<operation id="315" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="32" op_0_bw="32" op_1_bw="513" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge14.0:2  %trunc_ln106_16 = call i32 @_ssdm_op_PartSelect.i32.i513.i32.i32(i513 %tmp_770, i32 96, i32 127)

]]></Node>
<StgValue><ssdm name="trunc_ln106_16"/></StgValue>
</operation>

<operation id="316" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge14.0:3  %icmp_ln220_1 = icmp eq i32 %trunc_ln106_5_1, 0

]]></Node>
<StgValue><ssdm name="icmp_ln220_1"/></StgValue>
</operation>

<operation id="317" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
<literal name="icmp_ln220_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv1:0  %sub_ln221_1 = sub i32 %trunc_ln106_5_1, %base_vid

]]></Node>
<StgValue><ssdm name="sub_ln221_1"/></StgValue>
</operation>

<operation id="318" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
<literal name="icmp_ln220_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv1:1  %trunc_ln227_9 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %sub_ln221_1, i32 4, i32 19)

]]></Node>
<StgValue><ssdm name="trunc_ln227_9"/></StgValue>
</operation>

<operation id="319" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
<literal name="icmp_ln220_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv1:5  %tmp_14 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %sub_ln221_1, i32 3)

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="320" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
<literal name="icmp_ln220_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="3" op_0_bw="3" op_1_bw="513" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv1:12  %trunc_ln100_2 = call i3 @_ssdm_op_PartSelect.i3.i513.i32.i32(i513 %tmp_770, i32 96, i32 98)

]]></Node>
<StgValue><ssdm name="trunc_ln100_2"/></StgValue>
</operation>

<operation id="321" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
<literal name="icmp_ln220_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ifconv1:13  %sub_ln100_1 = sub i3 %trunc_ln100_2, %add_ln100

]]></Node>
<StgValue><ssdm name="sub_ln100_1"/></StgValue>
</operation>

<operation id="322" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="32" op_0_bw="32" op_1_bw="513" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge14.1:1  %trunc_ln106_5_2 = call i32 @_ssdm_op_PartSelect.i32.i513.i32.i32(i513 %tmp_770, i32 128, i32 159)

]]></Node>
<StgValue><ssdm name="trunc_ln106_5_2"/></StgValue>
</operation>

<operation id="323" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="32" op_0_bw="32" op_1_bw="513" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge14.1:2  %trunc_ln106_17 = call i32 @_ssdm_op_PartSelect.i32.i513.i32.i32(i513 %tmp_770, i32 160, i32 191)

]]></Node>
<StgValue><ssdm name="trunc_ln106_17"/></StgValue>
</operation>

<operation id="324" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge14.1:3  %icmp_ln220_2 = icmp eq i32 %trunc_ln106_5_2, 0

]]></Node>
<StgValue><ssdm name="icmp_ln220_2"/></StgValue>
</operation>

<operation id="325" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
<literal name="icmp_ln220_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv2:0  %sub_ln221_2 = sub i32 %trunc_ln106_5_2, %base_vid

]]></Node>
<StgValue><ssdm name="sub_ln221_2"/></StgValue>
</operation>

<operation id="326" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
<literal name="icmp_ln220_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv2:1  %trunc_ln227_s = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %sub_ln221_2, i32 4, i32 19)

]]></Node>
<StgValue><ssdm name="trunc_ln227_s"/></StgValue>
</operation>

<operation id="327" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
<literal name="icmp_ln220_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv2:5  %tmp_16 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %sub_ln221_2, i32 3)

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="328" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
<literal name="icmp_ln220_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="3" op_0_bw="3" op_1_bw="513" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv2:12  %trunc_ln100_3 = call i3 @_ssdm_op_PartSelect.i3.i513.i32.i32(i513 %tmp_770, i32 160, i32 162)

]]></Node>
<StgValue><ssdm name="trunc_ln100_3"/></StgValue>
</operation>

<operation id="329" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
<literal name="icmp_ln220_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ifconv2:13  %sub_ln100_2 = sub i3 %trunc_ln100_3, %add_ln100

]]></Node>
<StgValue><ssdm name="sub_ln100_2"/></StgValue>
</operation>

<operation id="330" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="32" op_0_bw="32" op_1_bw="513" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge14.2:1  %trunc_ln106_5_3 = call i32 @_ssdm_op_PartSelect.i32.i513.i32.i32(i513 %tmp_770, i32 192, i32 223)

]]></Node>
<StgValue><ssdm name="trunc_ln106_5_3"/></StgValue>
</operation>

<operation id="331" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="32" op_0_bw="32" op_1_bw="513" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge14.2:2  %trunc_ln106_18 = call i32 @_ssdm_op_PartSelect.i32.i513.i32.i32(i513 %tmp_770, i32 224, i32 255)

]]></Node>
<StgValue><ssdm name="trunc_ln106_18"/></StgValue>
</operation>

<operation id="332" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge14.2:3  %icmp_ln220_3 = icmp eq i32 %trunc_ln106_5_3, 0

]]></Node>
<StgValue><ssdm name="icmp_ln220_3"/></StgValue>
</operation>

<operation id="333" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
<literal name="icmp_ln220_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv3:0  %sub_ln221_3 = sub i32 %trunc_ln106_5_3, %base_vid

]]></Node>
<StgValue><ssdm name="sub_ln221_3"/></StgValue>
</operation>

<operation id="334" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
<literal name="icmp_ln220_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv3:1  %trunc_ln227_1 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %sub_ln221_3, i32 4, i32 19)

]]></Node>
<StgValue><ssdm name="trunc_ln227_1"/></StgValue>
</operation>

<operation id="335" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
<literal name="icmp_ln220_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv3:5  %tmp_18 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %sub_ln221_3, i32 3)

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="336" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
<literal name="icmp_ln220_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="3" op_0_bw="3" op_1_bw="513" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv3:12  %trunc_ln100_4 = call i3 @_ssdm_op_PartSelect.i3.i513.i32.i32(i513 %tmp_770, i32 224, i32 226)

]]></Node>
<StgValue><ssdm name="trunc_ln100_4"/></StgValue>
</operation>

<operation id="337" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
<literal name="icmp_ln220_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ifconv3:13  %sub_ln100_3 = sub i3 %trunc_ln100_4, %add_ln100

]]></Node>
<StgValue><ssdm name="sub_ln100_3"/></StgValue>
</operation>

<operation id="338" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="32" op_0_bw="32" op_1_bw="513" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge14.3:1  %trunc_ln106_5_4 = call i32 @_ssdm_op_PartSelect.i32.i513.i32.i32(i513 %tmp_770, i32 256, i32 287)

]]></Node>
<StgValue><ssdm name="trunc_ln106_5_4"/></StgValue>
</operation>

<operation id="339" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="32" op_0_bw="32" op_1_bw="513" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge14.3:2  %trunc_ln106_19 = call i32 @_ssdm_op_PartSelect.i32.i513.i32.i32(i513 %tmp_770, i32 288, i32 319)

]]></Node>
<StgValue><ssdm name="trunc_ln106_19"/></StgValue>
</operation>

<operation id="340" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge14.3:3  %icmp_ln220_4 = icmp eq i32 %trunc_ln106_5_4, 0

]]></Node>
<StgValue><ssdm name="icmp_ln220_4"/></StgValue>
</operation>

<operation id="341" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
<literal name="icmp_ln220_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv4:0  %sub_ln221_4 = sub i32 %trunc_ln106_5_4, %base_vid

]]></Node>
<StgValue><ssdm name="sub_ln221_4"/></StgValue>
</operation>

<operation id="342" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
<literal name="icmp_ln220_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv4:1  %trunc_ln227_2 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %sub_ln221_4, i32 4, i32 19)

]]></Node>
<StgValue><ssdm name="trunc_ln227_2"/></StgValue>
</operation>

<operation id="343" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
<literal name="icmp_ln220_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv4:5  %tmp_20 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %sub_ln221_4, i32 3)

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="344" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
<literal name="icmp_ln220_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="3" op_0_bw="3" op_1_bw="513" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv4:12  %trunc_ln100_5 = call i3 @_ssdm_op_PartSelect.i3.i513.i32.i32(i513 %tmp_770, i32 288, i32 290)

]]></Node>
<StgValue><ssdm name="trunc_ln100_5"/></StgValue>
</operation>

<operation id="345" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
<literal name="icmp_ln220_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ifconv4:13  %sub_ln100_4 = sub i3 %trunc_ln100_5, %add_ln100

]]></Node>
<StgValue><ssdm name="sub_ln100_4"/></StgValue>
</operation>

<operation id="346" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="32" op_0_bw="32" op_1_bw="513" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge14.4:1  %trunc_ln106_5_5 = call i32 @_ssdm_op_PartSelect.i32.i513.i32.i32(i513 %tmp_770, i32 320, i32 351)

]]></Node>
<StgValue><ssdm name="trunc_ln106_5_5"/></StgValue>
</operation>

<operation id="347" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="473" bw="32" op_0_bw="32" op_1_bw="513" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge14.4:2  %trunc_ln106_31 = call i32 @_ssdm_op_PartSelect.i32.i513.i32.i32(i513 %tmp_770, i32 352, i32 383)

]]></Node>
<StgValue><ssdm name="trunc_ln106_31"/></StgValue>
</operation>

<operation id="348" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge14.4:3  %icmp_ln220_5 = icmp eq i32 %trunc_ln106_5_5, 0

]]></Node>
<StgValue><ssdm name="icmp_ln220_5"/></StgValue>
</operation>

<operation id="349" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
<literal name="icmp_ln220_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv5:0  %sub_ln221_5 = sub i32 %trunc_ln106_5_5, %base_vid

]]></Node>
<StgValue><ssdm name="sub_ln221_5"/></StgValue>
</operation>

<operation id="350" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
<literal name="icmp_ln220_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv5:1  %trunc_ln227_3 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %sub_ln221_5, i32 4, i32 19)

]]></Node>
<StgValue><ssdm name="trunc_ln227_3"/></StgValue>
</operation>

<operation id="351" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
<literal name="icmp_ln220_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="482" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv5:5  %tmp_23 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %sub_ln221_5, i32 3)

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="352" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
<literal name="icmp_ln220_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="3" op_0_bw="3" op_1_bw="513" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv5:12  %trunc_ln100_6 = call i3 @_ssdm_op_PartSelect.i3.i513.i32.i32(i513 %tmp_770, i32 352, i32 354)

]]></Node>
<StgValue><ssdm name="trunc_ln100_6"/></StgValue>
</operation>

<operation id="353" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
<literal name="icmp_ln220_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="490" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ifconv5:13  %sub_ln100_5 = sub i3 %trunc_ln100_6, %add_ln100

]]></Node>
<StgValue><ssdm name="sub_ln100_5"/></StgValue>
</operation>

<operation id="354" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="518" bw="32" op_0_bw="32" op_1_bw="513" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge14.5:1  %trunc_ln106_5_6 = call i32 @_ssdm_op_PartSelect.i32.i513.i32.i32(i513 %tmp_770, i32 384, i32 415)

]]></Node>
<StgValue><ssdm name="trunc_ln106_5_6"/></StgValue>
</operation>

<operation id="355" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="32" op_0_bw="32" op_1_bw="513" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge14.5:2  %trunc_ln106_38 = call i32 @_ssdm_op_PartSelect.i32.i513.i32.i32(i513 %tmp_770, i32 416, i32 447)

]]></Node>
<StgValue><ssdm name="trunc_ln106_38"/></StgValue>
</operation>

<operation id="356" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="520" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge14.5:3  %icmp_ln220_6 = icmp eq i32 %trunc_ln106_5_6, 0

]]></Node>
<StgValue><ssdm name="icmp_ln220_6"/></StgValue>
</operation>

<operation id="357" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
<literal name="icmp_ln220_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="523" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv6:0  %sub_ln221_6 = sub i32 %trunc_ln106_5_6, %base_vid

]]></Node>
<StgValue><ssdm name="sub_ln221_6"/></StgValue>
</operation>

<operation id="358" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
<literal name="icmp_ln220_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="524" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv6:1  %trunc_ln227_4 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %sub_ln221_6, i32 4, i32 19)

]]></Node>
<StgValue><ssdm name="trunc_ln227_4"/></StgValue>
</operation>

<operation id="359" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
<literal name="icmp_ln220_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="528" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv6:5  %tmp_34 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %sub_ln221_6, i32 3)

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="360" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
<literal name="icmp_ln220_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="535" bw="3" op_0_bw="3" op_1_bw="513" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv6:12  %trunc_ln100_7 = call i3 @_ssdm_op_PartSelect.i3.i513.i32.i32(i513 %tmp_770, i32 416, i32 418)

]]></Node>
<StgValue><ssdm name="trunc_ln100_7"/></StgValue>
</operation>

<operation id="361" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
<literal name="icmp_ln220_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="536" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ifconv6:13  %sub_ln100_6 = sub i3 %trunc_ln100_7, %add_ln100

]]></Node>
<StgValue><ssdm name="sub_ln100_6"/></StgValue>
</operation>

<operation id="362" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="564" bw="32" op_0_bw="32" op_1_bw="513" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge14.6:1  %trunc_ln106_5_7 = call i32 @_ssdm_op_PartSelect.i32.i513.i32.i32(i513 %tmp_770, i32 448, i32 479)

]]></Node>
<StgValue><ssdm name="trunc_ln106_5_7"/></StgValue>
</operation>

<operation id="363" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="565" bw="32" op_0_bw="32" op_1_bw="513" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge14.6:2  %trunc_ln106_41 = call i32 @_ssdm_op_PartSelect.i32.i513.i32.i32(i513 %tmp_770, i32 480, i32 511)

]]></Node>
<StgValue><ssdm name="trunc_ln106_41"/></StgValue>
</operation>

<operation id="364" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="566" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge14.6:3  %icmp_ln220_7 = icmp eq i32 %trunc_ln106_5_7, 0

]]></Node>
<StgValue><ssdm name="icmp_ln220_7"/></StgValue>
</operation>

<operation id="365" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
<literal name="icmp_ln220_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="569" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv7:0  %sub_ln221_7 = sub i32 %trunc_ln106_5_7, %base_vid

]]></Node>
<StgValue><ssdm name="sub_ln221_7"/></StgValue>
</operation>

<operation id="366" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
<literal name="icmp_ln220_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="570" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv7:1  %trunc_ln227_5 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %sub_ln221_7, i32 4, i32 19)

]]></Node>
<StgValue><ssdm name="trunc_ln227_5"/></StgValue>
</operation>

<operation id="367" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
<literal name="icmp_ln220_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="574" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv7:5  %tmp_88 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %sub_ln221_7, i32 3)

]]></Node>
<StgValue><ssdm name="tmp_88"/></StgValue>
</operation>

<operation id="368" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
<literal name="icmp_ln220_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="581" bw="3" op_0_bw="3" op_1_bw="513" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv7:12  %trunc_ln100_8 = call i3 @_ssdm_op_PartSelect.i3.i513.i32.i32(i513 %tmp_770, i32 480, i32 482)

]]></Node>
<StgValue><ssdm name="trunc_ln100_8"/></StgValue>
</operation>

<operation id="369" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
<literal name="icmp_ln220_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="582" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ifconv7:13  %sub_ln100_7 = sub i3 %trunc_ln100_8, %add_ln100

]]></Node>
<StgValue><ssdm name="sub_ln100_7"/></StgValue>
</operation>

<operation id="370" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="615" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
tlp::ostream<tlp::packet<unsigned short, tlp::vec_t<Update, 8ul> > >::write.region:6  %eid_resp = add i32 %eid_resp_0, 8

]]></Node>
<StgValue><ssdm name="eid_resp"/></StgValue>
</operation>

<operation id="371" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="616" bw="0" op_0_bw="0">
<![CDATA[
tlp::ostream<tlp::packet<unsigned short, tlp::vec_t<Update, 8ul> > >::write.region:7  br label %edge_reads_end

]]></Node>
<StgValue><ssdm name="br_ln235"/></StgValue>
</operation>

<operation id="372" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="618" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
edge_reads_end:0  %eid_resp_1 = phi i32 [ %eid_resp, %"tlp::ostream<tlp::packet<unsigned short, tlp::vec_t<Update, 8ul> > >::write.region" ], [ %eid_resp_0, %"tlp::istream<tlp::vec_t<Edge, 8ul> >::try_read.region" ]

]]></Node>
<StgValue><ssdm name="eid_resp_1"/></StgValue>
</operation>

<operation id="373" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="619" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
edge_reads_end:1  %empty_223 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str10, i32 %tmp_4)

]]></Node>
<StgValue><ssdm name="empty_223"/></StgValue>
</operation>

<operation id="374" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="620" bw="0" op_0_bw="0">
<![CDATA[
edge_reads_end:2  br label %.preheader8

]]></Node>
<StgValue><ssdm name="br_ln236"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="375" st_id="9" stage="35" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="16" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge137:2  %udiv_ln216 = udiv i32 %sub_ln216, %req_partition_size

]]></Node>
<StgValue><ssdm name="udiv_ln216"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="376" st_id="10" stage="34" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="16" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge137:2  %udiv_ln216 = udiv i32 %sub_ln216, %req_partition_size

]]></Node>
<StgValue><ssdm name="udiv_ln216"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="377" st_id="11" stage="33" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="16" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge137:2  %udiv_ln216 = udiv i32 %sub_ln216, %req_partition_size

]]></Node>
<StgValue><ssdm name="udiv_ln216"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="378" st_id="12" stage="32" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="16" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge137:2  %udiv_ln216 = udiv i32 %sub_ln216, %req_partition_size

]]></Node>
<StgValue><ssdm name="udiv_ln216"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="379" st_id="13" stage="31" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="16" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge137:2  %udiv_ln216 = udiv i32 %sub_ln216, %req_partition_size

]]></Node>
<StgValue><ssdm name="udiv_ln216"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="380" st_id="14" stage="30" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="16" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge137:2  %udiv_ln216 = udiv i32 %sub_ln216, %req_partition_size

]]></Node>
<StgValue><ssdm name="udiv_ln216"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="381" st_id="15" stage="29" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="16" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge137:2  %udiv_ln216 = udiv i32 %sub_ln216, %req_partition_size

]]></Node>
<StgValue><ssdm name="udiv_ln216"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="382" st_id="16" stage="28" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="16" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge137:2  %udiv_ln216 = udiv i32 %sub_ln216, %req_partition_size

]]></Node>
<StgValue><ssdm name="udiv_ln216"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="383" st_id="17" stage="27" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="16" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge137:2  %udiv_ln216 = udiv i32 %sub_ln216, %req_partition_size

]]></Node>
<StgValue><ssdm name="udiv_ln216"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="384" st_id="18" stage="26" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="16" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge137:2  %udiv_ln216 = udiv i32 %sub_ln216, %req_partition_size

]]></Node>
<StgValue><ssdm name="udiv_ln216"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="385" st_id="19" stage="25" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="16" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge137:2  %udiv_ln216 = udiv i32 %sub_ln216, %req_partition_size

]]></Node>
<StgValue><ssdm name="udiv_ln216"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="386" st_id="20" stage="24" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="16" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge137:2  %udiv_ln216 = udiv i32 %sub_ln216, %req_partition_size

]]></Node>
<StgValue><ssdm name="udiv_ln216"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="387" st_id="21" stage="23" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="16" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge137:2  %udiv_ln216 = udiv i32 %sub_ln216, %req_partition_size

]]></Node>
<StgValue><ssdm name="udiv_ln216"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="388" st_id="22" stage="22" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="16" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge137:2  %udiv_ln216 = udiv i32 %sub_ln216, %req_partition_size

]]></Node>
<StgValue><ssdm name="udiv_ln216"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="389" st_id="23" stage="21" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="16" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge137:2  %udiv_ln216 = udiv i32 %sub_ln216, %req_partition_size

]]></Node>
<StgValue><ssdm name="udiv_ln216"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="390" st_id="24" stage="20" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="16" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge137:2  %udiv_ln216 = udiv i32 %sub_ln216, %req_partition_size

]]></Node>
<StgValue><ssdm name="udiv_ln216"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="391" st_id="25" stage="19" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="16" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge137:2  %udiv_ln216 = udiv i32 %sub_ln216, %req_partition_size

]]></Node>
<StgValue><ssdm name="udiv_ln216"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="392" st_id="26" stage="18" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="16" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge137:2  %udiv_ln216 = udiv i32 %sub_ln216, %req_partition_size

]]></Node>
<StgValue><ssdm name="udiv_ln216"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="393" st_id="27" stage="17" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="16" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge137:2  %udiv_ln216 = udiv i32 %sub_ln216, %req_partition_size

]]></Node>
<StgValue><ssdm name="udiv_ln216"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="394" st_id="28" stage="16" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="16" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge137:2  %udiv_ln216 = udiv i32 %sub_ln216, %req_partition_size

]]></Node>
<StgValue><ssdm name="udiv_ln216"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="395" st_id="29" stage="15" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="16" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge137:2  %udiv_ln216 = udiv i32 %sub_ln216, %req_partition_size

]]></Node>
<StgValue><ssdm name="udiv_ln216"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="396" st_id="30" stage="14" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="16" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge137:2  %udiv_ln216 = udiv i32 %sub_ln216, %req_partition_size

]]></Node>
<StgValue><ssdm name="udiv_ln216"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="397" st_id="31" stage="13" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="16" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge137:2  %udiv_ln216 = udiv i32 %sub_ln216, %req_partition_size

]]></Node>
<StgValue><ssdm name="udiv_ln216"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="398" st_id="32" stage="12" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="16" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge137:2  %udiv_ln216 = udiv i32 %sub_ln216, %req_partition_size

]]></Node>
<StgValue><ssdm name="udiv_ln216"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="399" st_id="33" stage="11" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="16" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge137:2  %udiv_ln216 = udiv i32 %sub_ln216, %req_partition_size

]]></Node>
<StgValue><ssdm name="udiv_ln216"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="400" st_id="34" stage="10" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="16" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge137:2  %udiv_ln216 = udiv i32 %sub_ln216, %req_partition_size

]]></Node>
<StgValue><ssdm name="udiv_ln216"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="401" st_id="35" stage="9" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="16" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge137:2  %udiv_ln216 = udiv i32 %sub_ln216, %req_partition_size

]]></Node>
<StgValue><ssdm name="udiv_ln216"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="402" st_id="36" stage="8" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="16" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge137:2  %udiv_ln216 = udiv i32 %sub_ln216, %req_partition_size

]]></Node>
<StgValue><ssdm name="udiv_ln216"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="403" st_id="37" stage="7" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="16" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge137:2  %udiv_ln216 = udiv i32 %sub_ln216, %req_partition_size

]]></Node>
<StgValue><ssdm name="udiv_ln216"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="404" st_id="38" stage="6" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="16" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge137:2  %udiv_ln216 = udiv i32 %sub_ln216, %req_partition_size

]]></Node>
<StgValue><ssdm name="udiv_ln216"/></StgValue>
</operation>

<operation id="405" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
<literal name="icmp_ln220" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="64" op_0_bw="16">
<![CDATA[
_ifconv:2  %zext_ln227 = zext i16 %trunc_ln227_8 to i64

]]></Node>
<StgValue><ssdm name="zext_ln227"/></StgValue>
</operation>

<operation id="406" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
<literal name="icmp_ln220" val="0"/>
<literal name="tmp_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:3  %vertices_local_0_addr_2 = getelementptr [16384 x float]* %vertices_local_0, i64 0, i64 %zext_ln227

]]></Node>
<StgValue><ssdm name="vertices_local_0_addr_2"/></StgValue>
</operation>

<operation id="407" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
<literal name="icmp_ln220" val="0"/>
<literal name="tmp_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:4  %vertices_local_8_addr_1 = getelementptr [16384 x float]* %vertices_local_8, i64 0, i64 %zext_ln227

]]></Node>
<StgValue><ssdm name="vertices_local_8_addr_1"/></StgValue>
</operation>

<operation id="408" st_id="38" stage="2" lat="2">
<core>RAM_S2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
<literal name="icmp_ln220" val="0"/>
<literal name="tmp_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="32" op_0_bw="14">
<![CDATA[
_ifconv:6  %vertices_local_0_load = load float* %vertices_local_0_addr_2, align 16

]]></Node>
<StgValue><ssdm name="vertices_local_0_load"/></StgValue>
</operation>

<operation id="409" st_id="38" stage="2" lat="2">
<core>RAM_S2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
<literal name="icmp_ln220" val="0"/>
<literal name="tmp_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="32" op_0_bw="14">
<![CDATA[
_ifconv:7  %vertices_local_8_load = load float* %vertices_local_8_addr_1, align 16

]]></Node>
<StgValue><ssdm name="vertices_local_8_load"/></StgValue>
</operation>

<operation id="410" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
<literal name="icmp_ln220_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="64" op_0_bw="16">
<![CDATA[
_ifconv1:2  %zext_ln227_1 = zext i16 %trunc_ln227_9 to i64

]]></Node>
<StgValue><ssdm name="zext_ln227_1"/></StgValue>
</operation>

<operation id="411" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
<literal name="icmp_ln220_1" val="0"/>
<literal name="tmp_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv1:3  %vertices_local_1_addr_2 = getelementptr [16384 x float]* %vertices_local_1, i64 0, i64 %zext_ln227_1

]]></Node>
<StgValue><ssdm name="vertices_local_1_addr_2"/></StgValue>
</operation>

<operation id="412" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
<literal name="icmp_ln220_1" val="0"/>
<literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv1:4  %vertices_local_9_addr_2 = getelementptr [16384 x float]* %vertices_local_9, i64 0, i64 %zext_ln227_1

]]></Node>
<StgValue><ssdm name="vertices_local_9_addr_2"/></StgValue>
</operation>

<operation id="413" st_id="38" stage="2" lat="2">
<core>RAM_S2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
<literal name="icmp_ln220_1" val="0"/>
<literal name="tmp_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="32" op_0_bw="14">
<![CDATA[
_ifconv1:6  %vertices_local_1_load = load float* %vertices_local_1_addr_2, align 4

]]></Node>
<StgValue><ssdm name="vertices_local_1_load"/></StgValue>
</operation>

<operation id="414" st_id="38" stage="2" lat="2">
<core>RAM_S2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
<literal name="icmp_ln220_1" val="0"/>
<literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="32" op_0_bw="14">
<![CDATA[
_ifconv1:7  %vertices_local_9_load = load float* %vertices_local_9_addr_2, align 4

]]></Node>
<StgValue><ssdm name="vertices_local_9_load"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="415" st_id="39" stage="5" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="16" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge137:2  %udiv_ln216 = udiv i32 %sub_ln216, %req_partition_size

]]></Node>
<StgValue><ssdm name="udiv_ln216"/></StgValue>
</operation>

<operation id="416" st_id="39" stage="1" lat="2">
<core>RAM_S2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
<literal name="icmp_ln220" val="0"/>
<literal name="tmp_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="32" op_0_bw="14">
<![CDATA[
_ifconv:6  %vertices_local_0_load = load float* %vertices_local_0_addr_2, align 16

]]></Node>
<StgValue><ssdm name="vertices_local_0_load"/></StgValue>
</operation>

<operation id="417" st_id="39" stage="1" lat="2">
<core>RAM_S2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
<literal name="icmp_ln220" val="0"/>
<literal name="tmp_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="32" op_0_bw="14">
<![CDATA[
_ifconv:7  %vertices_local_8_load = load float* %vertices_local_8_addr_1, align 16

]]></Node>
<StgValue><ssdm name="vertices_local_8_load"/></StgValue>
</operation>

<operation id="418" st_id="39" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
<literal name="icmp_ln220" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:8  %select_ln227 = select i1 %tmp_12, float %vertices_local_8_load, float %vertices_local_0_load

]]></Node>
<StgValue><ssdm name="select_ln227"/></StgValue>
</operation>

<operation id="419" st_id="39" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
<literal name="icmp_ln220" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:9  %tmp_5 = call fastcc float @"reg<float>"(float %select_ln227)

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="420" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
<literal name="icmp_ln220" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="9" op_0_bw="9" op_1_bw="3" op_2_bw="6">
<![CDATA[
_ifconv:14  %shl_ln1 = call i9 @_ssdm_op_BitConcatenate.i9.i3.i6(i3 %sub_ln100, i6 0)

]]></Node>
<StgValue><ssdm name="shl_ln1"/></StgValue>
</operation>

<operation id="421" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
<literal name="icmp_ln220" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ifconv:15  %or_ln100 = or i9 %shl_ln1, 63

]]></Node>
<StgValue><ssdm name="or_ln100"/></StgValue>
</operation>

<operation id="422" st_id="39" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
<literal name="icmp_ln220" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ifconv:17  %icmp_ln414 = icmp ugt i9 %shl_ln1, %or_ln100

]]></Node>
<StgValue><ssdm name="icmp_ln414"/></StgValue>
</operation>

<operation id="423" st_id="39" stage="1" lat="2">
<core>RAM_S2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
<literal name="icmp_ln220_1" val="0"/>
<literal name="tmp_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="32" op_0_bw="14">
<![CDATA[
_ifconv1:6  %vertices_local_1_load = load float* %vertices_local_1_addr_2, align 4

]]></Node>
<StgValue><ssdm name="vertices_local_1_load"/></StgValue>
</operation>

<operation id="424" st_id="39" stage="1" lat="2">
<core>RAM_S2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
<literal name="icmp_ln220_1" val="0"/>
<literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="32" op_0_bw="14">
<![CDATA[
_ifconv1:7  %vertices_local_9_load = load float* %vertices_local_9_addr_2, align 4

]]></Node>
<StgValue><ssdm name="vertices_local_9_load"/></StgValue>
</operation>

<operation id="425" st_id="39" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
<literal name="icmp_ln220_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv1:8  %select_ln227_1 = select i1 %tmp_14, float %vertices_local_9_load, float %vertices_local_1_load

]]></Node>
<StgValue><ssdm name="select_ln227_1"/></StgValue>
</operation>

<operation id="426" st_id="39" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
<literal name="icmp_ln220_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv1:9  %tmp_21_1 = call fastcc float @"reg<float>"(float %select_ln227_1)

]]></Node>
<StgValue><ssdm name="tmp_21_1"/></StgValue>
</operation>

<operation id="427" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
<literal name="icmp_ln220_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="64" op_0_bw="16">
<![CDATA[
_ifconv2:2  %zext_ln227_2 = zext i16 %trunc_ln227_s to i64

]]></Node>
<StgValue><ssdm name="zext_ln227_2"/></StgValue>
</operation>

<operation id="428" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
<literal name="icmp_ln220_2" val="0"/>
<literal name="tmp_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv2:3  %vertices_local_2_addr_2 = getelementptr [16384 x float]* %vertices_local_2, i64 0, i64 %zext_ln227_2

]]></Node>
<StgValue><ssdm name="vertices_local_2_addr_2"/></StgValue>
</operation>

<operation id="429" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
<literal name="icmp_ln220_2" val="0"/>
<literal name="tmp_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv2:4  %vertices_local_10_addr_2 = getelementptr [16384 x float]* %vertices_local_10, i64 0, i64 %zext_ln227_2

]]></Node>
<StgValue><ssdm name="vertices_local_10_addr_2"/></StgValue>
</operation>

<operation id="430" st_id="39" stage="2" lat="2">
<core>RAM_S2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
<literal name="icmp_ln220_2" val="0"/>
<literal name="tmp_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="32" op_0_bw="14">
<![CDATA[
_ifconv2:6  %vertices_local_2_load = load float* %vertices_local_2_addr_2, align 8

]]></Node>
<StgValue><ssdm name="vertices_local_2_load"/></StgValue>
</operation>

<operation id="431" st_id="39" stage="2" lat="2">
<core>RAM_S2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
<literal name="icmp_ln220_2" val="0"/>
<literal name="tmp_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="32" op_0_bw="14">
<![CDATA[
_ifconv2:7  %vertices_local_10_load = load float* %vertices_local_10_addr_2, align 8

]]></Node>
<StgValue><ssdm name="vertices_local_10_load"/></StgValue>
</operation>

<operation id="432" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
<literal name="icmp_ln220_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="64" op_0_bw="16">
<![CDATA[
_ifconv3:2  %zext_ln227_3 = zext i16 %trunc_ln227_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln227_3"/></StgValue>
</operation>

<operation id="433" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
<literal name="icmp_ln220_3" val="0"/>
<literal name="tmp_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv3:3  %vertices_local_3_addr_2 = getelementptr [16384 x float]* %vertices_local_3, i64 0, i64 %zext_ln227_3

]]></Node>
<StgValue><ssdm name="vertices_local_3_addr_2"/></StgValue>
</operation>

<operation id="434" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
<literal name="icmp_ln220_3" val="0"/>
<literal name="tmp_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv3:4  %vertices_local_11_addr_2 = getelementptr [16384 x float]* %vertices_local_11, i64 0, i64 %zext_ln227_3

]]></Node>
<StgValue><ssdm name="vertices_local_11_addr_2"/></StgValue>
</operation>

<operation id="435" st_id="39" stage="2" lat="2">
<core>RAM_S2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
<literal name="icmp_ln220_3" val="0"/>
<literal name="tmp_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="32" op_0_bw="14">
<![CDATA[
_ifconv3:6  %vertices_local_3_load = load float* %vertices_local_3_addr_2, align 4

]]></Node>
<StgValue><ssdm name="vertices_local_3_load"/></StgValue>
</operation>

<operation id="436" st_id="39" stage="2" lat="2">
<core>RAM_S2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
<literal name="icmp_ln220_3" val="0"/>
<literal name="tmp_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="32" op_0_bw="14">
<![CDATA[
_ifconv3:7  %vertices_local_11_load = load float* %vertices_local_11_addr_2, align 4

]]></Node>
<StgValue><ssdm name="vertices_local_11_load"/></StgValue>
</operation>

<operation id="437" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
<literal name="icmp_ln220_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="64" op_0_bw="16">
<![CDATA[
_ifconv4:2  %zext_ln227_4 = zext i16 %trunc_ln227_2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln227_4"/></StgValue>
</operation>

<operation id="438" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
<literal name="icmp_ln220_4" val="0"/>
<literal name="tmp_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv4:3  %vertices_local_4_addr_3 = getelementptr [16384 x float]* %vertices_local_4, i64 0, i64 %zext_ln227_4

]]></Node>
<StgValue><ssdm name="vertices_local_4_addr_3"/></StgValue>
</operation>

<operation id="439" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
<literal name="icmp_ln220_4" val="0"/>
<literal name="tmp_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv4:4  %vertices_local_12_addr_3 = getelementptr [16384 x float]* %vertices_local_12, i64 0, i64 %zext_ln227_4

]]></Node>
<StgValue><ssdm name="vertices_local_12_addr_3"/></StgValue>
</operation>

<operation id="440" st_id="39" stage="2" lat="2">
<core>RAM_S2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
<literal name="icmp_ln220_4" val="0"/>
<literal name="tmp_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="32" op_0_bw="14">
<![CDATA[
_ifconv4:6  %vertices_local_4_load_1 = load float* %vertices_local_4_addr_3, align 16

]]></Node>
<StgValue><ssdm name="vertices_local_4_load_1"/></StgValue>
</operation>

<operation id="441" st_id="39" stage="2" lat="2">
<core>RAM_S2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
<literal name="icmp_ln220_4" val="0"/>
<literal name="tmp_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="32" op_0_bw="14">
<![CDATA[
_ifconv4:7  %vertices_local_12_load_1 = load float* %vertices_local_12_addr_3, align 16

]]></Node>
<StgValue><ssdm name="vertices_local_12_load_1"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="442" st_id="40" stage="4" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="16" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge137:2  %udiv_ln216 = udiv i32 %sub_ln216, %req_partition_size

]]></Node>
<StgValue><ssdm name="udiv_ln216"/></StgValue>
</operation>

<operation id="443" st_id="40" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
<literal name="icmp_ln220" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:9  %tmp_5 = call fastcc float @"reg<float>"(float %select_ln227)

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="444" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
<literal name="icmp_ln220" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:10  %empty_215 = bitcast float %tmp_5 to i32

]]></Node>
<StgValue><ssdm name="empty_215"/></StgValue>
</operation>

<operation id="445" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
<literal name="icmp_ln220" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:11  %p_assign_s = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %empty_215, i32 %trunc_ln106_2)

]]></Node>
<StgValue><ssdm name="p_assign_s"/></StgValue>
</operation>

<operation id="446" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
<literal name="icmp_ln220" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="512" op_0_bw="64">
<![CDATA[
_ifconv:16  %zext_ln215 = zext i64 %p_assign_s to i512

]]></Node>
<StgValue><ssdm name="zext_ln215"/></StgValue>
</operation>

<operation id="447" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
<literal name="icmp_ln220" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="10" op_0_bw="9">
<![CDATA[
_ifconv:18  %zext_ln414 = zext i9 %shl_ln1 to i10

]]></Node>
<StgValue><ssdm name="zext_ln414"/></StgValue>
</operation>

<operation id="448" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
<literal name="icmp_ln220" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="10" op_0_bw="9">
<![CDATA[
_ifconv:19  %zext_ln414_1 = zext i9 %or_ln100 to i10

]]></Node>
<StgValue><ssdm name="zext_ln414_1"/></StgValue>
</operation>

<operation id="449" st_id="40" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
<literal name="icmp_ln220" val="0"/>
<literal name="icmp_ln414" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ifconv:20  %xor_ln414 = xor i10 %zext_ln414, 511

]]></Node>
<StgValue><ssdm name="xor_ln414"/></StgValue>
</operation>

<operation id="450" st_id="40" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
<literal name="icmp_ln220" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
_ifconv:21  %select_ln414 = select i1 %icmp_ln414, i10 %zext_ln414, i10 %zext_ln414_1

]]></Node>
<StgValue><ssdm name="select_ln414"/></StgValue>
</operation>

<operation id="451" st_id="40" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
<literal name="icmp_ln220" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
_ifconv:22  %select_ln414_1 = select i1 %icmp_ln414, i10 %zext_ln414_1, i10 %zext_ln414

]]></Node>
<StgValue><ssdm name="select_ln414_1"/></StgValue>
</operation>

<operation id="452" st_id="40" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
<literal name="icmp_ln220" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
_ifconv:23  %select_ln414_2 = select i1 %icmp_ln414, i10 %xor_ln414, i10 %zext_ln414

]]></Node>
<StgValue><ssdm name="select_ln414_2"/></StgValue>
</operation>

<operation id="453" st_id="40" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
<literal name="icmp_ln220" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ifconv:24  %xor_ln414_1 = xor i10 %select_ln414, 511

]]></Node>
<StgValue><ssdm name="xor_ln414_1"/></StgValue>
</operation>

<operation id="454" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
<literal name="icmp_ln220" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="512" op_0_bw="10">
<![CDATA[
_ifconv:25  %zext_ln414_2 = zext i10 %select_ln414_2 to i512

]]></Node>
<StgValue><ssdm name="zext_ln414_2"/></StgValue>
</operation>

<operation id="455" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
<literal name="icmp_ln220" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="512" op_0_bw="10">
<![CDATA[
_ifconv:26  %zext_ln414_3 = zext i10 %select_ln414_1 to i512

]]></Node>
<StgValue><ssdm name="zext_ln414_3"/></StgValue>
</operation>

<operation id="456" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
<literal name="icmp_ln220" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="512" op_0_bw="10">
<![CDATA[
_ifconv:27  %zext_ln414_4 = zext i10 %xor_ln414_1 to i512

]]></Node>
<StgValue><ssdm name="zext_ln414_4"/></StgValue>
</operation>

<operation id="457" st_id="40" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
<literal name="icmp_ln220" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
_ifconv:28  %shl_ln414 = shl i512 %zext_ln215, %zext_ln414_2

]]></Node>
<StgValue><ssdm name="shl_ln414"/></StgValue>
</operation>

<operation id="458" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
<literal name="icmp_ln220" val="0"/>
<literal name="icmp_ln414" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:29  %tmp_13 = call i512 @llvm.part.select.i512(i512 %shl_ln414, i32 511, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="459" st_id="40" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
<literal name="icmp_ln220" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="512" op_0_bw="1" op_1_bw="512" op_2_bw="512">
<![CDATA[
_ifconv:30  %select_ln414_3 = select i1 %icmp_ln414, i512 %tmp_13, i512 %shl_ln414

]]></Node>
<StgValue><ssdm name="select_ln414_3"/></StgValue>
</operation>

<operation id="460" st_id="40" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
<literal name="icmp_ln220" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
_ifconv:31  %shl_ln414_1 = shl i512 -1, %zext_ln414_3

]]></Node>
<StgValue><ssdm name="shl_ln414_1"/></StgValue>
</operation>

<operation id="461" st_id="40" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
<literal name="icmp_ln220" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
_ifconv:32  %lshr_ln414 = lshr i512 -1, %zext_ln414_4

]]></Node>
<StgValue><ssdm name="lshr_ln414"/></StgValue>
</operation>

<operation id="462" st_id="40" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
<literal name="icmp_ln220" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
_ifconv:33  %and_ln414 = and i512 %shl_ln414_1, %lshr_ln414

]]></Node>
<StgValue><ssdm name="and_ln414"/></StgValue>
</operation>

<operation id="463" st_id="40" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
<literal name="icmp_ln220" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
_ifconv:34  %and_ln414_1 = and i512 %select_ln414_3, %and_ln414

]]></Node>
<StgValue><ssdm name="and_ln414_1"/></StgValue>
</operation>

<operation id="464" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
<literal name="icmp_ln220" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="0" op_0_bw="0">
<![CDATA[
_ifconv:35  br label %._crit_edge14.0

]]></Node>
<StgValue><ssdm name="br_ln230"/></StgValue>
</operation>

<operation id="465" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="512" op_0_bw="512" op_1_bw="0" op_2_bw="512" op_3_bw="0">
<![CDATA[
._crit_edge14.0:0  %update_v_1_1_0 = phi i512 [ 0, %.critedge137 ], [ %and_ln414_1, %_ifconv ]

]]></Node>
<StgValue><ssdm name="update_v_1_1_0"/></StgValue>
</operation>

<operation id="466" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge14.0:4  br i1 %icmp_ln220_1, label %._crit_edge14.1, label %_ifconv1

]]></Node>
<StgValue><ssdm name="br_ln220"/></StgValue>
</operation>

<operation id="467" st_id="40" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
<literal name="icmp_ln220_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv1:9  %tmp_21_1 = call fastcc float @"reg<float>"(float %select_ln227_1)

]]></Node>
<StgValue><ssdm name="tmp_21_1"/></StgValue>
</operation>

<operation id="468" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
<literal name="icmp_ln220_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="32" op_0_bw="32">
<![CDATA[
_ifconv1:10  %empty_216 = bitcast float %tmp_21_1 to i32

]]></Node>
<StgValue><ssdm name="empty_216"/></StgValue>
</operation>

<operation id="469" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
<literal name="icmp_ln220_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv1:11  %p_assign_120_1 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %empty_216, i32 %trunc_ln106_16)

]]></Node>
<StgValue><ssdm name="p_assign_120_1"/></StgValue>
</operation>

<operation id="470" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
<literal name="icmp_ln220_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="9" op_0_bw="9" op_1_bw="3" op_2_bw="6">
<![CDATA[
_ifconv1:14  %shl_ln100_1 = call i9 @_ssdm_op_BitConcatenate.i9.i3.i6(i3 %sub_ln100_1, i6 0)

]]></Node>
<StgValue><ssdm name="shl_ln100_1"/></StgValue>
</operation>

<operation id="471" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
<literal name="icmp_ln220_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ifconv1:15  %or_ln100_1 = or i9 %shl_ln100_1, 63

]]></Node>
<StgValue><ssdm name="or_ln100_1"/></StgValue>
</operation>

<operation id="472" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
<literal name="icmp_ln220_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="512" op_0_bw="64">
<![CDATA[
_ifconv1:16  %zext_ln215_1 = zext i64 %p_assign_120_1 to i512

]]></Node>
<StgValue><ssdm name="zext_ln215_1"/></StgValue>
</operation>

<operation id="473" st_id="40" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
<literal name="icmp_ln220_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ifconv1:17  %icmp_ln414_1 = icmp ugt i9 %shl_ln100_1, %or_ln100_1

]]></Node>
<StgValue><ssdm name="icmp_ln414_1"/></StgValue>
</operation>

<operation id="474" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
<literal name="icmp_ln220_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="10" op_0_bw="9">
<![CDATA[
_ifconv1:18  %zext_ln414_5 = zext i9 %shl_ln100_1 to i10

]]></Node>
<StgValue><ssdm name="zext_ln414_5"/></StgValue>
</operation>

<operation id="475" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
<literal name="icmp_ln220_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="10" op_0_bw="9">
<![CDATA[
_ifconv1:19  %zext_ln414_6 = zext i9 %or_ln100_1 to i10

]]></Node>
<StgValue><ssdm name="zext_ln414_6"/></StgValue>
</operation>

<operation id="476" st_id="40" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
<literal name="icmp_ln220_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ifconv1:20  %xor_ln414_2 = xor i10 %zext_ln414_5, 511

]]></Node>
<StgValue><ssdm name="xor_ln414_2"/></StgValue>
</operation>

<operation id="477" st_id="40" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
<literal name="icmp_ln220_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
_ifconv1:21  %select_ln414_4 = select i1 %icmp_ln414_1, i10 %zext_ln414_5, i10 %zext_ln414_6

]]></Node>
<StgValue><ssdm name="select_ln414_4"/></StgValue>
</operation>

<operation id="478" st_id="40" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
<literal name="icmp_ln220_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
_ifconv1:22  %select_ln414_5 = select i1 %icmp_ln414_1, i10 %zext_ln414_6, i10 %zext_ln414_5

]]></Node>
<StgValue><ssdm name="select_ln414_5"/></StgValue>
</operation>

<operation id="479" st_id="40" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
<literal name="icmp_ln220_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
_ifconv1:23  %select_ln414_6 = select i1 %icmp_ln414_1, i10 %xor_ln414_2, i10 %zext_ln414_5

]]></Node>
<StgValue><ssdm name="select_ln414_6"/></StgValue>
</operation>

<operation id="480" st_id="40" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
<literal name="icmp_ln220_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ifconv1:24  %xor_ln414_3 = xor i10 %select_ln414_4, 511

]]></Node>
<StgValue><ssdm name="xor_ln414_3"/></StgValue>
</operation>

<operation id="481" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
<literal name="icmp_ln220_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="512" op_0_bw="10">
<![CDATA[
_ifconv1:25  %zext_ln414_7 = zext i10 %select_ln414_6 to i512

]]></Node>
<StgValue><ssdm name="zext_ln414_7"/></StgValue>
</operation>

<operation id="482" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
<literal name="icmp_ln220_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="512" op_0_bw="10">
<![CDATA[
_ifconv1:26  %zext_ln414_8 = zext i10 %select_ln414_5 to i512

]]></Node>
<StgValue><ssdm name="zext_ln414_8"/></StgValue>
</operation>

<operation id="483" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
<literal name="icmp_ln220_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="512" op_0_bw="10">
<![CDATA[
_ifconv1:27  %zext_ln414_9 = zext i10 %xor_ln414_3 to i512

]]></Node>
<StgValue><ssdm name="zext_ln414_9"/></StgValue>
</operation>

<operation id="484" st_id="40" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
<literal name="icmp_ln220_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
_ifconv1:28  %shl_ln414_2 = shl i512 %zext_ln215_1, %zext_ln414_7

]]></Node>
<StgValue><ssdm name="shl_ln414_2"/></StgValue>
</operation>

<operation id="485" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
<literal name="icmp_ln220_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv1:29  %tmp_15 = call i512 @llvm.part.select.i512(i512 %shl_ln414_2, i32 511, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="486" st_id="40" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
<literal name="icmp_ln220_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="512" op_0_bw="1" op_1_bw="512" op_2_bw="512">
<![CDATA[
_ifconv1:30  %select_ln414_7 = select i1 %icmp_ln414_1, i512 %tmp_15, i512 %shl_ln414_2

]]></Node>
<StgValue><ssdm name="select_ln414_7"/></StgValue>
</operation>

<operation id="487" st_id="40" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
<literal name="icmp_ln220_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
_ifconv1:31  %shl_ln414_3 = shl i512 -1, %zext_ln414_8

]]></Node>
<StgValue><ssdm name="shl_ln414_3"/></StgValue>
</operation>

<operation id="488" st_id="40" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
<literal name="icmp_ln220_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
_ifconv1:32  %lshr_ln414_1 = lshr i512 -1, %zext_ln414_9

]]></Node>
<StgValue><ssdm name="lshr_ln414_1"/></StgValue>
</operation>

<operation id="489" st_id="40" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
<literal name="icmp_ln220_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
_ifconv1:33  %and_ln414_2 = and i512 %shl_ln414_3, %lshr_ln414_1

]]></Node>
<StgValue><ssdm name="and_ln414_2"/></StgValue>
</operation>

<operation id="490" st_id="40" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
<literal name="icmp_ln220_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
_ifconv1:34  %xor_ln414_4 = xor i512 %and_ln414_2, -1

]]></Node>
<StgValue><ssdm name="xor_ln414_4"/></StgValue>
</operation>

<operation id="491" st_id="40" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
<literal name="icmp_ln220_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
_ifconv1:35  %and_ln414_3 = and i512 %update_v_1_1_0, %xor_ln414_4

]]></Node>
<StgValue><ssdm name="and_ln414_3"/></StgValue>
</operation>

<operation id="492" st_id="40" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
<literal name="icmp_ln220_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
_ifconv1:36  %and_ln414_4 = and i512 %select_ln414_7, %and_ln414_2

]]></Node>
<StgValue><ssdm name="and_ln414_4"/></StgValue>
</operation>

<operation id="493" st_id="40" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
<literal name="icmp_ln220_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
_ifconv1:37  %or_ln414 = or i512 %and_ln414_3, %and_ln414_4

]]></Node>
<StgValue><ssdm name="or_ln414"/></StgValue>
</operation>

<operation id="494" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
<literal name="icmp_ln220_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="0" op_0_bw="0">
<![CDATA[
_ifconv1:38  br label %._crit_edge14.1

]]></Node>
<StgValue><ssdm name="br_ln230"/></StgValue>
</operation>

<operation id="495" st_id="40" stage="1" lat="2">
<core>RAM_S2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
<literal name="icmp_ln220_2" val="0"/>
<literal name="tmp_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="32" op_0_bw="14">
<![CDATA[
_ifconv2:6  %vertices_local_2_load = load float* %vertices_local_2_addr_2, align 8

]]></Node>
<StgValue><ssdm name="vertices_local_2_load"/></StgValue>
</operation>

<operation id="496" st_id="40" stage="1" lat="2">
<core>RAM_S2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
<literal name="icmp_ln220_2" val="0"/>
<literal name="tmp_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="32" op_0_bw="14">
<![CDATA[
_ifconv2:7  %vertices_local_10_load = load float* %vertices_local_10_addr_2, align 8

]]></Node>
<StgValue><ssdm name="vertices_local_10_load"/></StgValue>
</operation>

<operation id="497" st_id="40" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
<literal name="icmp_ln220_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv2:8  %select_ln227_2 = select i1 %tmp_16, float %vertices_local_10_load, float %vertices_local_2_load

]]></Node>
<StgValue><ssdm name="select_ln227_2"/></StgValue>
</operation>

<operation id="498" st_id="40" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
<literal name="icmp_ln220_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv2:9  %tmp_21_2 = call fastcc float @"reg<float>"(float %select_ln227_2)

]]></Node>
<StgValue><ssdm name="tmp_21_2"/></StgValue>
</operation>

<operation id="499" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
<literal name="icmp_ln220_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="9" op_0_bw="9" op_1_bw="3" op_2_bw="6">
<![CDATA[
_ifconv2:14  %shl_ln100_2 = call i9 @_ssdm_op_BitConcatenate.i9.i3.i6(i3 %sub_ln100_2, i6 0)

]]></Node>
<StgValue><ssdm name="shl_ln100_2"/></StgValue>
</operation>

<operation id="500" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
<literal name="icmp_ln220_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ifconv2:15  %or_ln100_2 = or i9 %shl_ln100_2, 63

]]></Node>
<StgValue><ssdm name="or_ln100_2"/></StgValue>
</operation>

<operation id="501" st_id="40" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
<literal name="icmp_ln220_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ifconv2:17  %icmp_ln414_2 = icmp ugt i9 %shl_ln100_2, %or_ln100_2

]]></Node>
<StgValue><ssdm name="icmp_ln414_2"/></StgValue>
</operation>

<operation id="502" st_id="40" stage="1" lat="2">
<core>RAM_S2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
<literal name="icmp_ln220_3" val="0"/>
<literal name="tmp_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="32" op_0_bw="14">
<![CDATA[
_ifconv3:6  %vertices_local_3_load = load float* %vertices_local_3_addr_2, align 4

]]></Node>
<StgValue><ssdm name="vertices_local_3_load"/></StgValue>
</operation>

<operation id="503" st_id="40" stage="1" lat="2">
<core>RAM_S2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
<literal name="icmp_ln220_3" val="0"/>
<literal name="tmp_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="32" op_0_bw="14">
<![CDATA[
_ifconv3:7  %vertices_local_11_load = load float* %vertices_local_11_addr_2, align 4

]]></Node>
<StgValue><ssdm name="vertices_local_11_load"/></StgValue>
</operation>

<operation id="504" st_id="40" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
<literal name="icmp_ln220_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv3:8  %select_ln227_3 = select i1 %tmp_18, float %vertices_local_11_load, float %vertices_local_3_load

]]></Node>
<StgValue><ssdm name="select_ln227_3"/></StgValue>
</operation>

<operation id="505" st_id="40" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
<literal name="icmp_ln220_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv3:9  %tmp_21_3 = call fastcc float @"reg<float>"(float %select_ln227_3)

]]></Node>
<StgValue><ssdm name="tmp_21_3"/></StgValue>
</operation>

<operation id="506" st_id="40" stage="1" lat="2">
<core>RAM_S2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
<literal name="icmp_ln220_4" val="0"/>
<literal name="tmp_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="32" op_0_bw="14">
<![CDATA[
_ifconv4:6  %vertices_local_4_load_1 = load float* %vertices_local_4_addr_3, align 16

]]></Node>
<StgValue><ssdm name="vertices_local_4_load_1"/></StgValue>
</operation>

<operation id="507" st_id="40" stage="1" lat="2">
<core>RAM_S2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
<literal name="icmp_ln220_4" val="0"/>
<literal name="tmp_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="32" op_0_bw="14">
<![CDATA[
_ifconv4:7  %vertices_local_12_load_1 = load float* %vertices_local_12_addr_3, align 16

]]></Node>
<StgValue><ssdm name="vertices_local_12_load_1"/></StgValue>
</operation>

<operation id="508" st_id="40" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
<literal name="icmp_ln220_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv4:8  %select_ln227_4 = select i1 %tmp_20, float %vertices_local_12_load_1, float %vertices_local_4_load_1

]]></Node>
<StgValue><ssdm name="select_ln227_4"/></StgValue>
</operation>

<operation id="509" st_id="40" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
<literal name="icmp_ln220_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv4:9  %tmp_21_4 = call fastcc float @"reg<float>"(float %select_ln227_4)

]]></Node>
<StgValue><ssdm name="tmp_21_4"/></StgValue>
</operation>

<operation id="510" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
<literal name="icmp_ln220_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="64" op_0_bw="16">
<![CDATA[
_ifconv5:2  %zext_ln227_5 = zext i16 %trunc_ln227_3 to i64

]]></Node>
<StgValue><ssdm name="zext_ln227_5"/></StgValue>
</operation>

<operation id="511" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
<literal name="icmp_ln220_5" val="0"/>
<literal name="tmp_23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv5:3  %vertices_local_5_addr_3 = getelementptr [16384 x float]* %vertices_local_5, i64 0, i64 %zext_ln227_5

]]></Node>
<StgValue><ssdm name="vertices_local_5_addr_3"/></StgValue>
</operation>

<operation id="512" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
<literal name="icmp_ln220_5" val="0"/>
<literal name="tmp_23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv5:4  %vertices_local_13_addr_3 = getelementptr [16384 x float]* %vertices_local_13, i64 0, i64 %zext_ln227_5

]]></Node>
<StgValue><ssdm name="vertices_local_13_addr_3"/></StgValue>
</operation>

<operation id="513" st_id="40" stage="2" lat="2">
<core>RAM_S2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
<literal name="icmp_ln220_5" val="0"/>
<literal name="tmp_23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="483" bw="32" op_0_bw="14">
<![CDATA[
_ifconv5:6  %vertices_local_5_load_1 = load float* %vertices_local_5_addr_3, align 4

]]></Node>
<StgValue><ssdm name="vertices_local_5_load_1"/></StgValue>
</operation>

<operation id="514" st_id="40" stage="2" lat="2">
<core>RAM_S2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
<literal name="icmp_ln220_5" val="0"/>
<literal name="tmp_23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="32" op_0_bw="14">
<![CDATA[
_ifconv5:7  %vertices_local_13_load_1 = load float* %vertices_local_13_addr_3, align 4

]]></Node>
<StgValue><ssdm name="vertices_local_13_load_1"/></StgValue>
</operation>

<operation id="515" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
<literal name="icmp_ln220_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="525" bw="64" op_0_bw="16">
<![CDATA[
_ifconv6:2  %zext_ln227_6 = zext i16 %trunc_ln227_4 to i64

]]></Node>
<StgValue><ssdm name="zext_ln227_6"/></StgValue>
</operation>

<operation id="516" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
<literal name="icmp_ln220_6" val="0"/>
<literal name="tmp_34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="526" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv6:3  %vertices_local_6_addr_3 = getelementptr [16384 x float]* %vertices_local_6, i64 0, i64 %zext_ln227_6

]]></Node>
<StgValue><ssdm name="vertices_local_6_addr_3"/></StgValue>
</operation>

<operation id="517" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
<literal name="icmp_ln220_6" val="0"/>
<literal name="tmp_34" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="527" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv6:4  %vertices_local_14_addr_3 = getelementptr [16384 x float]* %vertices_local_14, i64 0, i64 %zext_ln227_6

]]></Node>
<StgValue><ssdm name="vertices_local_14_addr_3"/></StgValue>
</operation>

<operation id="518" st_id="40" stage="2" lat="2">
<core>RAM_S2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
<literal name="icmp_ln220_6" val="0"/>
<literal name="tmp_34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="529" bw="32" op_0_bw="14">
<![CDATA[
_ifconv6:6  %vertices_local_6_load_1 = load float* %vertices_local_6_addr_3, align 8

]]></Node>
<StgValue><ssdm name="vertices_local_6_load_1"/></StgValue>
</operation>

<operation id="519" st_id="40" stage="2" lat="2">
<core>RAM_S2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
<literal name="icmp_ln220_6" val="0"/>
<literal name="tmp_34" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="530" bw="32" op_0_bw="14">
<![CDATA[
_ifconv6:7  %vertices_local_14_load_1 = load float* %vertices_local_14_addr_3, align 8

]]></Node>
<StgValue><ssdm name="vertices_local_14_load_1"/></StgValue>
</operation>

<operation id="520" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
<literal name="icmp_ln220_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="571" bw="64" op_0_bw="16">
<![CDATA[
_ifconv7:2  %zext_ln227_7 = zext i16 %trunc_ln227_5 to i64

]]></Node>
<StgValue><ssdm name="zext_ln227_7"/></StgValue>
</operation>

<operation id="521" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
<literal name="icmp_ln220_7" val="0"/>
<literal name="tmp_88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="572" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv7:3  %vertices_local_7_addr_3 = getelementptr [16384 x float]* %vertices_local_7, i64 0, i64 %zext_ln227_7

]]></Node>
<StgValue><ssdm name="vertices_local_7_addr_3"/></StgValue>
</operation>

<operation id="522" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
<literal name="icmp_ln220_7" val="0"/>
<literal name="tmp_88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="573" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv7:4  %vertices_local_15_addr_3 = getelementptr [16384 x float]* %vertices_local_15, i64 0, i64 %zext_ln227_7

]]></Node>
<StgValue><ssdm name="vertices_local_15_addr_3"/></StgValue>
</operation>

<operation id="523" st_id="40" stage="2" lat="2">
<core>RAM_S2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
<literal name="icmp_ln220_7" val="0"/>
<literal name="tmp_88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="575" bw="32" op_0_bw="14">
<![CDATA[
_ifconv7:6  %vertices_local_7_load_1 = load float* %vertices_local_7_addr_3, align 4

]]></Node>
<StgValue><ssdm name="vertices_local_7_load_1"/></StgValue>
</operation>

<operation id="524" st_id="40" stage="2" lat="2">
<core>RAM_S2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
<literal name="icmp_ln220_7" val="0"/>
<literal name="tmp_88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="576" bw="32" op_0_bw="14">
<![CDATA[
_ifconv7:7  %vertices_local_15_load_1 = load float* %vertices_local_15_addr_3, align 4

]]></Node>
<StgValue><ssdm name="vertices_local_15_load_1"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="525" st_id="41" stage="3" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="16" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge137:2  %udiv_ln216 = udiv i32 %sub_ln216, %req_partition_size

]]></Node>
<StgValue><ssdm name="udiv_ln216"/></StgValue>
</operation>

<operation id="526" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="512" op_0_bw="512" op_1_bw="0" op_2_bw="512" op_3_bw="0">
<![CDATA[
._crit_edge14.1:0  %update_v_1_1_1 = phi i512 [ %update_v_1_1_0, %._crit_edge14.0 ], [ %or_ln414, %_ifconv1 ]

]]></Node>
<StgValue><ssdm name="update_v_1_1_1"/></StgValue>
</operation>

<operation id="527" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge14.1:4  br i1 %icmp_ln220_2, label %._crit_edge14.2, label %_ifconv2

]]></Node>
<StgValue><ssdm name="br_ln220"/></StgValue>
</operation>

<operation id="528" st_id="41" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
<literal name="icmp_ln220_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv2:9  %tmp_21_2 = call fastcc float @"reg<float>"(float %select_ln227_2)

]]></Node>
<StgValue><ssdm name="tmp_21_2"/></StgValue>
</operation>

<operation id="529" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
<literal name="icmp_ln220_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="32" op_0_bw="32">
<![CDATA[
_ifconv2:10  %empty_217 = bitcast float %tmp_21_2 to i32

]]></Node>
<StgValue><ssdm name="empty_217"/></StgValue>
</operation>

<operation id="530" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
<literal name="icmp_ln220_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv2:11  %p_assign_120_2 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %empty_217, i32 %trunc_ln106_17)

]]></Node>
<StgValue><ssdm name="p_assign_120_2"/></StgValue>
</operation>

<operation id="531" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
<literal name="icmp_ln220_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="512" op_0_bw="64">
<![CDATA[
_ifconv2:16  %zext_ln215_2 = zext i64 %p_assign_120_2 to i512

]]></Node>
<StgValue><ssdm name="zext_ln215_2"/></StgValue>
</operation>

<operation id="532" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
<literal name="icmp_ln220_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="10" op_0_bw="9">
<![CDATA[
_ifconv2:18  %zext_ln414_10 = zext i9 %shl_ln100_2 to i10

]]></Node>
<StgValue><ssdm name="zext_ln414_10"/></StgValue>
</operation>

<operation id="533" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
<literal name="icmp_ln220_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="10" op_0_bw="9">
<![CDATA[
_ifconv2:19  %zext_ln414_11 = zext i9 %or_ln100_2 to i10

]]></Node>
<StgValue><ssdm name="zext_ln414_11"/></StgValue>
</operation>

<operation id="534" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
<literal name="icmp_ln220_2" val="0"/>
<literal name="icmp_ln414_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ifconv2:20  %xor_ln414_5 = xor i10 %zext_ln414_10, 511

]]></Node>
<StgValue><ssdm name="xor_ln414_5"/></StgValue>
</operation>

<operation id="535" st_id="41" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
<literal name="icmp_ln220_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
_ifconv2:21  %select_ln414_8 = select i1 %icmp_ln414_2, i10 %zext_ln414_10, i10 %zext_ln414_11

]]></Node>
<StgValue><ssdm name="select_ln414_8"/></StgValue>
</operation>

<operation id="536" st_id="41" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
<literal name="icmp_ln220_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
_ifconv2:22  %select_ln414_9 = select i1 %icmp_ln414_2, i10 %zext_ln414_11, i10 %zext_ln414_10

]]></Node>
<StgValue><ssdm name="select_ln414_9"/></StgValue>
</operation>

<operation id="537" st_id="41" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
<literal name="icmp_ln220_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
_ifconv2:23  %select_ln414_10 = select i1 %icmp_ln414_2, i10 %xor_ln414_5, i10 %zext_ln414_10

]]></Node>
<StgValue><ssdm name="select_ln414_10"/></StgValue>
</operation>

<operation id="538" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
<literal name="icmp_ln220_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ifconv2:24  %xor_ln414_6 = xor i10 %select_ln414_8, 511

]]></Node>
<StgValue><ssdm name="xor_ln414_6"/></StgValue>
</operation>

<operation id="539" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
<literal name="icmp_ln220_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="512" op_0_bw="10">
<![CDATA[
_ifconv2:25  %zext_ln414_12 = zext i10 %select_ln414_10 to i512

]]></Node>
<StgValue><ssdm name="zext_ln414_12"/></StgValue>
</operation>

<operation id="540" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
<literal name="icmp_ln220_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="512" op_0_bw="10">
<![CDATA[
_ifconv2:26  %zext_ln414_13 = zext i10 %select_ln414_9 to i512

]]></Node>
<StgValue><ssdm name="zext_ln414_13"/></StgValue>
</operation>

<operation id="541" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
<literal name="icmp_ln220_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="512" op_0_bw="10">
<![CDATA[
_ifconv2:27  %zext_ln414_14 = zext i10 %xor_ln414_6 to i512

]]></Node>
<StgValue><ssdm name="zext_ln414_14"/></StgValue>
</operation>

<operation id="542" st_id="41" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
<literal name="icmp_ln220_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
_ifconv2:28  %shl_ln414_4 = shl i512 %zext_ln215_2, %zext_ln414_12

]]></Node>
<StgValue><ssdm name="shl_ln414_4"/></StgValue>
</operation>

<operation id="543" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
<literal name="icmp_ln220_2" val="0"/>
<literal name="icmp_ln414_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv2:29  %tmp_17 = call i512 @llvm.part.select.i512(i512 %shl_ln414_4, i32 511, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="544" st_id="41" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
<literal name="icmp_ln220_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="512" op_0_bw="1" op_1_bw="512" op_2_bw="512">
<![CDATA[
_ifconv2:30  %select_ln414_11 = select i1 %icmp_ln414_2, i512 %tmp_17, i512 %shl_ln414_4

]]></Node>
<StgValue><ssdm name="select_ln414_11"/></StgValue>
</operation>

<operation id="545" st_id="41" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
<literal name="icmp_ln220_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
_ifconv2:31  %shl_ln414_5 = shl i512 -1, %zext_ln414_13

]]></Node>
<StgValue><ssdm name="shl_ln414_5"/></StgValue>
</operation>

<operation id="546" st_id="41" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
<literal name="icmp_ln220_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
_ifconv2:32  %lshr_ln414_2 = lshr i512 -1, %zext_ln414_14

]]></Node>
<StgValue><ssdm name="lshr_ln414_2"/></StgValue>
</operation>

<operation id="547" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
<literal name="icmp_ln220_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
_ifconv2:33  %and_ln414_5 = and i512 %shl_ln414_5, %lshr_ln414_2

]]></Node>
<StgValue><ssdm name="and_ln414_5"/></StgValue>
</operation>

<operation id="548" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
<literal name="icmp_ln220_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
_ifconv2:34  %xor_ln414_7 = xor i512 %and_ln414_5, -1

]]></Node>
<StgValue><ssdm name="xor_ln414_7"/></StgValue>
</operation>

<operation id="549" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
<literal name="icmp_ln220_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
_ifconv2:35  %and_ln414_6 = and i512 %update_v_1_1_1, %xor_ln414_7

]]></Node>
<StgValue><ssdm name="and_ln414_6"/></StgValue>
</operation>

<operation id="550" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
<literal name="icmp_ln220_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
_ifconv2:36  %and_ln414_7 = and i512 %select_ln414_11, %and_ln414_5

]]></Node>
<StgValue><ssdm name="and_ln414_7"/></StgValue>
</operation>

<operation id="551" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
<literal name="icmp_ln220_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
_ifconv2:37  %or_ln414_1 = or i512 %and_ln414_6, %and_ln414_7

]]></Node>
<StgValue><ssdm name="or_ln414_1"/></StgValue>
</operation>

<operation id="552" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
<literal name="icmp_ln220_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="0" op_0_bw="0">
<![CDATA[
_ifconv2:38  br label %._crit_edge14.2

]]></Node>
<StgValue><ssdm name="br_ln230"/></StgValue>
</operation>

<operation id="553" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="512" op_0_bw="512" op_1_bw="0" op_2_bw="512" op_3_bw="0">
<![CDATA[
._crit_edge14.2:0  %update_v_1_1_2 = phi i512 [ %update_v_1_1_1, %._crit_edge14.1 ], [ %or_ln414_1, %_ifconv2 ]

]]></Node>
<StgValue><ssdm name="update_v_1_1_2"/></StgValue>
</operation>

<operation id="554" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge14.2:4  br i1 %icmp_ln220_3, label %._crit_edge14.3, label %_ifconv3

]]></Node>
<StgValue><ssdm name="br_ln220"/></StgValue>
</operation>

<operation id="555" st_id="41" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
<literal name="icmp_ln220_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv3:9  %tmp_21_3 = call fastcc float @"reg<float>"(float %select_ln227_3)

]]></Node>
<StgValue><ssdm name="tmp_21_3"/></StgValue>
</operation>

<operation id="556" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
<literal name="icmp_ln220_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="32" op_0_bw="32">
<![CDATA[
_ifconv3:10  %empty_218 = bitcast float %tmp_21_3 to i32

]]></Node>
<StgValue><ssdm name="empty_218"/></StgValue>
</operation>

<operation id="557" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
<literal name="icmp_ln220_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv3:11  %p_assign_120_3 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %empty_218, i32 %trunc_ln106_18)

]]></Node>
<StgValue><ssdm name="p_assign_120_3"/></StgValue>
</operation>

<operation id="558" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
<literal name="icmp_ln220_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="9" op_0_bw="9" op_1_bw="3" op_2_bw="6">
<![CDATA[
_ifconv3:14  %shl_ln100_3 = call i9 @_ssdm_op_BitConcatenate.i9.i3.i6(i3 %sub_ln100_3, i6 0)

]]></Node>
<StgValue><ssdm name="shl_ln100_3"/></StgValue>
</operation>

<operation id="559" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
<literal name="icmp_ln220_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ifconv3:15  %or_ln100_3 = or i9 %shl_ln100_3, 63

]]></Node>
<StgValue><ssdm name="or_ln100_3"/></StgValue>
</operation>

<operation id="560" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
<literal name="icmp_ln220_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="512" op_0_bw="64">
<![CDATA[
_ifconv3:16  %zext_ln215_3 = zext i64 %p_assign_120_3 to i512

]]></Node>
<StgValue><ssdm name="zext_ln215_3"/></StgValue>
</operation>

<operation id="561" st_id="41" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
<literal name="icmp_ln220_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ifconv3:17  %icmp_ln414_3 = icmp ugt i9 %shl_ln100_3, %or_ln100_3

]]></Node>
<StgValue><ssdm name="icmp_ln414_3"/></StgValue>
</operation>

<operation id="562" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
<literal name="icmp_ln220_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="10" op_0_bw="9">
<![CDATA[
_ifconv3:18  %zext_ln414_15 = zext i9 %shl_ln100_3 to i10

]]></Node>
<StgValue><ssdm name="zext_ln414_15"/></StgValue>
</operation>

<operation id="563" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
<literal name="icmp_ln220_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="10" op_0_bw="9">
<![CDATA[
_ifconv3:19  %zext_ln414_16 = zext i9 %or_ln100_3 to i10

]]></Node>
<StgValue><ssdm name="zext_ln414_16"/></StgValue>
</operation>

<operation id="564" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
<literal name="icmp_ln220_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ifconv3:20  %xor_ln414_8 = xor i10 %zext_ln414_15, 511

]]></Node>
<StgValue><ssdm name="xor_ln414_8"/></StgValue>
</operation>

<operation id="565" st_id="41" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
<literal name="icmp_ln220_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
_ifconv3:21  %select_ln414_12 = select i1 %icmp_ln414_3, i10 %zext_ln414_15, i10 %zext_ln414_16

]]></Node>
<StgValue><ssdm name="select_ln414_12"/></StgValue>
</operation>

<operation id="566" st_id="41" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
<literal name="icmp_ln220_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
_ifconv3:22  %select_ln414_13 = select i1 %icmp_ln414_3, i10 %zext_ln414_16, i10 %zext_ln414_15

]]></Node>
<StgValue><ssdm name="select_ln414_13"/></StgValue>
</operation>

<operation id="567" st_id="41" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
<literal name="icmp_ln220_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
_ifconv3:23  %select_ln414_14 = select i1 %icmp_ln414_3, i10 %xor_ln414_8, i10 %zext_ln414_15

]]></Node>
<StgValue><ssdm name="select_ln414_14"/></StgValue>
</operation>

<operation id="568" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
<literal name="icmp_ln220_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ifconv3:24  %xor_ln414_9 = xor i10 %select_ln414_12, 511

]]></Node>
<StgValue><ssdm name="xor_ln414_9"/></StgValue>
</operation>

<operation id="569" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
<literal name="icmp_ln220_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="512" op_0_bw="10">
<![CDATA[
_ifconv3:25  %zext_ln414_17 = zext i10 %select_ln414_14 to i512

]]></Node>
<StgValue><ssdm name="zext_ln414_17"/></StgValue>
</operation>

<operation id="570" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
<literal name="icmp_ln220_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="512" op_0_bw="10">
<![CDATA[
_ifconv3:26  %zext_ln414_18 = zext i10 %select_ln414_13 to i512

]]></Node>
<StgValue><ssdm name="zext_ln414_18"/></StgValue>
</operation>

<operation id="571" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
<literal name="icmp_ln220_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="512" op_0_bw="10">
<![CDATA[
_ifconv3:27  %zext_ln414_19 = zext i10 %xor_ln414_9 to i512

]]></Node>
<StgValue><ssdm name="zext_ln414_19"/></StgValue>
</operation>

<operation id="572" st_id="41" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
<literal name="icmp_ln220_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
_ifconv3:28  %shl_ln414_6 = shl i512 %zext_ln215_3, %zext_ln414_17

]]></Node>
<StgValue><ssdm name="shl_ln414_6"/></StgValue>
</operation>

<operation id="573" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
<literal name="icmp_ln220_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv3:29  %tmp_19 = call i512 @llvm.part.select.i512(i512 %shl_ln414_6, i32 511, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="574" st_id="41" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
<literal name="icmp_ln220_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="512" op_0_bw="1" op_1_bw="512" op_2_bw="512">
<![CDATA[
_ifconv3:30  %select_ln414_15 = select i1 %icmp_ln414_3, i512 %tmp_19, i512 %shl_ln414_6

]]></Node>
<StgValue><ssdm name="select_ln414_15"/></StgValue>
</operation>

<operation id="575" st_id="41" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
<literal name="icmp_ln220_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
_ifconv3:31  %shl_ln414_7 = shl i512 -1, %zext_ln414_18

]]></Node>
<StgValue><ssdm name="shl_ln414_7"/></StgValue>
</operation>

<operation id="576" st_id="41" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
<literal name="icmp_ln220_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
_ifconv3:32  %lshr_ln414_3 = lshr i512 -1, %zext_ln414_19

]]></Node>
<StgValue><ssdm name="lshr_ln414_3"/></StgValue>
</operation>

<operation id="577" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
<literal name="icmp_ln220_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
_ifconv3:33  %and_ln414_8 = and i512 %shl_ln414_7, %lshr_ln414_3

]]></Node>
<StgValue><ssdm name="and_ln414_8"/></StgValue>
</operation>

<operation id="578" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
<literal name="icmp_ln220_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
_ifconv3:34  %xor_ln414_10 = xor i512 %and_ln414_8, -1

]]></Node>
<StgValue><ssdm name="xor_ln414_10"/></StgValue>
</operation>

<operation id="579" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
<literal name="icmp_ln220_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
_ifconv3:35  %and_ln414_9 = and i512 %update_v_1_1_2, %xor_ln414_10

]]></Node>
<StgValue><ssdm name="and_ln414_9"/></StgValue>
</operation>

<operation id="580" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
<literal name="icmp_ln220_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
_ifconv3:36  %and_ln414_10 = and i512 %select_ln414_15, %and_ln414_8

]]></Node>
<StgValue><ssdm name="and_ln414_10"/></StgValue>
</operation>

<operation id="581" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
<literal name="icmp_ln220_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
_ifconv3:37  %or_ln414_2 = or i512 %and_ln414_9, %and_ln414_10

]]></Node>
<StgValue><ssdm name="or_ln414_2"/></StgValue>
</operation>

<operation id="582" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
<literal name="icmp_ln220_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="0" op_0_bw="0">
<![CDATA[
_ifconv3:38  br label %._crit_edge14.3

]]></Node>
<StgValue><ssdm name="br_ln230"/></StgValue>
</operation>

<operation id="583" st_id="41" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
<literal name="icmp_ln220_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv4:9  %tmp_21_4 = call fastcc float @"reg<float>"(float %select_ln227_4)

]]></Node>
<StgValue><ssdm name="tmp_21_4"/></StgValue>
</operation>

<operation id="584" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
<literal name="icmp_ln220_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="32" op_0_bw="32">
<![CDATA[
_ifconv4:10  %empty_219 = bitcast float %tmp_21_4 to i32

]]></Node>
<StgValue><ssdm name="empty_219"/></StgValue>
</operation>

<operation id="585" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
<literal name="icmp_ln220_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv4:11  %p_assign_120_4 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %empty_219, i32 %trunc_ln106_19)

]]></Node>
<StgValue><ssdm name="p_assign_120_4"/></StgValue>
</operation>

<operation id="586" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
<literal name="icmp_ln220_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="9" op_0_bw="9" op_1_bw="3" op_2_bw="6">
<![CDATA[
_ifconv4:14  %shl_ln100_4 = call i9 @_ssdm_op_BitConcatenate.i9.i3.i6(i3 %sub_ln100_4, i6 0)

]]></Node>
<StgValue><ssdm name="shl_ln100_4"/></StgValue>
</operation>

<operation id="587" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
<literal name="icmp_ln220_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ifconv4:15  %or_ln100_4 = or i9 %shl_ln100_4, 63

]]></Node>
<StgValue><ssdm name="or_ln100_4"/></StgValue>
</operation>

<operation id="588" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
<literal name="icmp_ln220_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="512" op_0_bw="64">
<![CDATA[
_ifconv4:16  %zext_ln215_4 = zext i64 %p_assign_120_4 to i512

]]></Node>
<StgValue><ssdm name="zext_ln215_4"/></StgValue>
</operation>

<operation id="589" st_id="41" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
<literal name="icmp_ln220_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ifconv4:17  %icmp_ln414_4 = icmp ugt i9 %shl_ln100_4, %or_ln100_4

]]></Node>
<StgValue><ssdm name="icmp_ln414_4"/></StgValue>
</operation>

<operation id="590" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
<literal name="icmp_ln220_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="10" op_0_bw="9">
<![CDATA[
_ifconv4:18  %zext_ln414_20 = zext i9 %shl_ln100_4 to i10

]]></Node>
<StgValue><ssdm name="zext_ln414_20"/></StgValue>
</operation>

<operation id="591" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
<literal name="icmp_ln220_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="10" op_0_bw="9">
<![CDATA[
_ifconv4:19  %zext_ln414_21 = zext i9 %or_ln100_4 to i10

]]></Node>
<StgValue><ssdm name="zext_ln414_21"/></StgValue>
</operation>

<operation id="592" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
<literal name="icmp_ln220_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ifconv4:20  %xor_ln414_11 = xor i10 %zext_ln414_20, 511

]]></Node>
<StgValue><ssdm name="xor_ln414_11"/></StgValue>
</operation>

<operation id="593" st_id="41" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
<literal name="icmp_ln220_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
_ifconv4:21  %select_ln414_16 = select i1 %icmp_ln414_4, i10 %zext_ln414_20, i10 %zext_ln414_21

]]></Node>
<StgValue><ssdm name="select_ln414_16"/></StgValue>
</operation>

<operation id="594" st_id="41" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
<literal name="icmp_ln220_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
_ifconv4:22  %select_ln414_17 = select i1 %icmp_ln414_4, i10 %zext_ln414_21, i10 %zext_ln414_20

]]></Node>
<StgValue><ssdm name="select_ln414_17"/></StgValue>
</operation>

<operation id="595" st_id="41" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
<literal name="icmp_ln220_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
_ifconv4:23  %select_ln414_18 = select i1 %icmp_ln414_4, i10 %xor_ln414_11, i10 %zext_ln414_20

]]></Node>
<StgValue><ssdm name="select_ln414_18"/></StgValue>
</operation>

<operation id="596" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
<literal name="icmp_ln220_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ifconv4:24  %xor_ln414_12 = xor i10 %select_ln414_16, 511

]]></Node>
<StgValue><ssdm name="xor_ln414_12"/></StgValue>
</operation>

<operation id="597" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
<literal name="icmp_ln220_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="512" op_0_bw="10">
<![CDATA[
_ifconv4:25  %zext_ln414_22 = zext i10 %select_ln414_18 to i512

]]></Node>
<StgValue><ssdm name="zext_ln414_22"/></StgValue>
</operation>

<operation id="598" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
<literal name="icmp_ln220_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="512" op_0_bw="10">
<![CDATA[
_ifconv4:26  %zext_ln414_23 = zext i10 %select_ln414_17 to i512

]]></Node>
<StgValue><ssdm name="zext_ln414_23"/></StgValue>
</operation>

<operation id="599" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
<literal name="icmp_ln220_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="512" op_0_bw="10">
<![CDATA[
_ifconv4:27  %zext_ln414_24 = zext i10 %xor_ln414_12 to i512

]]></Node>
<StgValue><ssdm name="zext_ln414_24"/></StgValue>
</operation>

<operation id="600" st_id="41" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
<literal name="icmp_ln220_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
_ifconv4:28  %shl_ln414_8 = shl i512 %zext_ln215_4, %zext_ln414_22

]]></Node>
<StgValue><ssdm name="shl_ln414_8"/></StgValue>
</operation>

<operation id="601" st_id="41" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
<literal name="icmp_ln220_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
_ifconv4:31  %shl_ln414_9 = shl i512 -1, %zext_ln414_23

]]></Node>
<StgValue><ssdm name="shl_ln414_9"/></StgValue>
</operation>

<operation id="602" st_id="41" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
<literal name="icmp_ln220_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
_ifconv4:32  %lshr_ln414_4 = lshr i512 -1, %zext_ln414_24

]]></Node>
<StgValue><ssdm name="lshr_ln414_4"/></StgValue>
</operation>

<operation id="603" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
<literal name="icmp_ln220_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
_ifconv4:33  %and_ln414_11 = and i512 %shl_ln414_9, %lshr_ln414_4

]]></Node>
<StgValue><ssdm name="and_ln414_11"/></StgValue>
</operation>

<operation id="604" st_id="41" stage="1" lat="2">
<core>RAM_S2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
<literal name="icmp_ln220_5" val="0"/>
<literal name="tmp_23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="483" bw="32" op_0_bw="14">
<![CDATA[
_ifconv5:6  %vertices_local_5_load_1 = load float* %vertices_local_5_addr_3, align 4

]]></Node>
<StgValue><ssdm name="vertices_local_5_load_1"/></StgValue>
</operation>

<operation id="605" st_id="41" stage="1" lat="2">
<core>RAM_S2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
<literal name="icmp_ln220_5" val="0"/>
<literal name="tmp_23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="32" op_0_bw="14">
<![CDATA[
_ifconv5:7  %vertices_local_13_load_1 = load float* %vertices_local_13_addr_3, align 4

]]></Node>
<StgValue><ssdm name="vertices_local_13_load_1"/></StgValue>
</operation>

<operation id="606" st_id="41" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
<literal name="icmp_ln220_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="485" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv5:8  %select_ln227_5 = select i1 %tmp_23, float %vertices_local_13_load_1, float %vertices_local_5_load_1

]]></Node>
<StgValue><ssdm name="select_ln227_5"/></StgValue>
</operation>

<operation id="607" st_id="41" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
<literal name="icmp_ln220_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="486" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv5:9  %tmp_21_5 = call fastcc float @"reg<float>"(float %select_ln227_5)

]]></Node>
<StgValue><ssdm name="tmp_21_5"/></StgValue>
</operation>

<operation id="608" st_id="41" stage="1" lat="2">
<core>RAM_S2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
<literal name="icmp_ln220_6" val="0"/>
<literal name="tmp_34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="529" bw="32" op_0_bw="14">
<![CDATA[
_ifconv6:6  %vertices_local_6_load_1 = load float* %vertices_local_6_addr_3, align 8

]]></Node>
<StgValue><ssdm name="vertices_local_6_load_1"/></StgValue>
</operation>

<operation id="609" st_id="41" stage="1" lat="2">
<core>RAM_S2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
<literal name="icmp_ln220_6" val="0"/>
<literal name="tmp_34" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="530" bw="32" op_0_bw="14">
<![CDATA[
_ifconv6:7  %vertices_local_14_load_1 = load float* %vertices_local_14_addr_3, align 8

]]></Node>
<StgValue><ssdm name="vertices_local_14_load_1"/></StgValue>
</operation>

<operation id="610" st_id="41" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
<literal name="icmp_ln220_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="531" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv6:8  %select_ln227_6 = select i1 %tmp_34, float %vertices_local_14_load_1, float %vertices_local_6_load_1

]]></Node>
<StgValue><ssdm name="select_ln227_6"/></StgValue>
</operation>

<operation id="611" st_id="41" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
<literal name="icmp_ln220_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="532" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv6:9  %tmp_21_6 = call fastcc float @"reg<float>"(float %select_ln227_6)

]]></Node>
<StgValue><ssdm name="tmp_21_6"/></StgValue>
</operation>

<operation id="612" st_id="41" stage="1" lat="2">
<core>RAM_S2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
<literal name="icmp_ln220_7" val="0"/>
<literal name="tmp_88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="575" bw="32" op_0_bw="14">
<![CDATA[
_ifconv7:6  %vertices_local_7_load_1 = load float* %vertices_local_7_addr_3, align 4

]]></Node>
<StgValue><ssdm name="vertices_local_7_load_1"/></StgValue>
</operation>

<operation id="613" st_id="41" stage="1" lat="2">
<core>RAM_S2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
<literal name="icmp_ln220_7" val="0"/>
<literal name="tmp_88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="576" bw="32" op_0_bw="14">
<![CDATA[
_ifconv7:7  %vertices_local_15_load_1 = load float* %vertices_local_15_addr_3, align 4

]]></Node>
<StgValue><ssdm name="vertices_local_15_load_1"/></StgValue>
</operation>

<operation id="614" st_id="41" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
<literal name="icmp_ln220_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="577" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv7:8  %select_ln227_7 = select i1 %tmp_88, float %vertices_local_15_load_1, float %vertices_local_7_load_1

]]></Node>
<StgValue><ssdm name="select_ln227_7"/></StgValue>
</operation>

<operation id="615" st_id="41" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
<literal name="icmp_ln220_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="578" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv7:9  %tmp_21_7 = call fastcc float @"reg<float>"(float %select_ln227_7)

]]></Node>
<StgValue><ssdm name="tmp_21_7"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="616" st_id="42" stage="2" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="16" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge137:2  %udiv_ln216 = udiv i32 %sub_ln216, %req_partition_size

]]></Node>
<StgValue><ssdm name="udiv_ln216"/></StgValue>
</operation>

<operation id="617" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="512" op_0_bw="512" op_1_bw="0" op_2_bw="512" op_3_bw="0">
<![CDATA[
._crit_edge14.3:0  %update_v_1_1_3 = phi i512 [ %update_v_1_1_2, %._crit_edge14.2 ], [ %or_ln414_2, %_ifconv3 ]

]]></Node>
<StgValue><ssdm name="update_v_1_1_3"/></StgValue>
</operation>

<operation id="618" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge14.3:4  br i1 %icmp_ln220_4, label %._crit_edge14.4, label %_ifconv4

]]></Node>
<StgValue><ssdm name="br_ln220"/></StgValue>
</operation>

<operation id="619" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
<literal name="icmp_ln220_4" val="0"/>
<literal name="icmp_ln414_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv4:29  %tmp_21 = call i512 @llvm.part.select.i512(i512 %shl_ln414_8, i32 511, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="620" st_id="42" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
<literal name="icmp_ln220_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="512" op_0_bw="1" op_1_bw="512" op_2_bw="512">
<![CDATA[
_ifconv4:30  %select_ln414_19 = select i1 %icmp_ln414_4, i512 %tmp_21, i512 %shl_ln414_8

]]></Node>
<StgValue><ssdm name="select_ln414_19"/></StgValue>
</operation>

<operation id="621" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
<literal name="icmp_ln220_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
_ifconv4:34  %xor_ln414_13 = xor i512 %and_ln414_11, -1

]]></Node>
<StgValue><ssdm name="xor_ln414_13"/></StgValue>
</operation>

<operation id="622" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
<literal name="icmp_ln220_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
_ifconv4:35  %and_ln414_12 = and i512 %update_v_1_1_3, %xor_ln414_13

]]></Node>
<StgValue><ssdm name="and_ln414_12"/></StgValue>
</operation>

<operation id="623" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
<literal name="icmp_ln220_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
_ifconv4:36  %and_ln414_13 = and i512 %select_ln414_19, %and_ln414_11

]]></Node>
<StgValue><ssdm name="and_ln414_13"/></StgValue>
</operation>

<operation id="624" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
<literal name="icmp_ln220_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
_ifconv4:37  %or_ln414_3 = or i512 %and_ln414_12, %and_ln414_13

]]></Node>
<StgValue><ssdm name="or_ln414_3"/></StgValue>
</operation>

<operation id="625" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
<literal name="icmp_ln220_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="0" op_0_bw="0">
<![CDATA[
_ifconv4:38  br label %._crit_edge14.4

]]></Node>
<StgValue><ssdm name="br_ln230"/></StgValue>
</operation>

<operation id="626" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="512" op_0_bw="512" op_1_bw="0" op_2_bw="512" op_3_bw="0">
<![CDATA[
._crit_edge14.4:0  %update_v_1_1_4 = phi i512 [ %update_v_1_1_3, %._crit_edge14.3 ], [ %or_ln414_3, %_ifconv4 ]

]]></Node>
<StgValue><ssdm name="update_v_1_1_4"/></StgValue>
</operation>

<operation id="627" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge14.4:4  br i1 %icmp_ln220_5, label %._crit_edge14.5, label %_ifconv5

]]></Node>
<StgValue><ssdm name="br_ln220"/></StgValue>
</operation>

<operation id="628" st_id="42" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
<literal name="icmp_ln220_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="486" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv5:9  %tmp_21_5 = call fastcc float @"reg<float>"(float %select_ln227_5)

]]></Node>
<StgValue><ssdm name="tmp_21_5"/></StgValue>
</operation>

<operation id="629" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
<literal name="icmp_ln220_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="32" op_0_bw="32">
<![CDATA[
_ifconv5:10  %empty_220 = bitcast float %tmp_21_5 to i32

]]></Node>
<StgValue><ssdm name="empty_220"/></StgValue>
</operation>

<operation id="630" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
<literal name="icmp_ln220_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv5:11  %p_assign_120_5 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %empty_220, i32 %trunc_ln106_31)

]]></Node>
<StgValue><ssdm name="p_assign_120_5"/></StgValue>
</operation>

<operation id="631" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
<literal name="icmp_ln220_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="9" op_0_bw="9" op_1_bw="3" op_2_bw="6">
<![CDATA[
_ifconv5:14  %shl_ln100_5 = call i9 @_ssdm_op_BitConcatenate.i9.i3.i6(i3 %sub_ln100_5, i6 0)

]]></Node>
<StgValue><ssdm name="shl_ln100_5"/></StgValue>
</operation>

<operation id="632" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
<literal name="icmp_ln220_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="492" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ifconv5:15  %or_ln100_5 = or i9 %shl_ln100_5, 63

]]></Node>
<StgValue><ssdm name="or_ln100_5"/></StgValue>
</operation>

<operation id="633" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
<literal name="icmp_ln220_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="493" bw="512" op_0_bw="64">
<![CDATA[
_ifconv5:16  %zext_ln215_5 = zext i64 %p_assign_120_5 to i512

]]></Node>
<StgValue><ssdm name="zext_ln215_5"/></StgValue>
</operation>

<operation id="634" st_id="42" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
<literal name="icmp_ln220_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="494" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ifconv5:17  %icmp_ln414_5 = icmp ugt i9 %shl_ln100_5, %or_ln100_5

]]></Node>
<StgValue><ssdm name="icmp_ln414_5"/></StgValue>
</operation>

<operation id="635" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
<literal name="icmp_ln220_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="495" bw="10" op_0_bw="9">
<![CDATA[
_ifconv5:18  %zext_ln414_25 = zext i9 %shl_ln100_5 to i10

]]></Node>
<StgValue><ssdm name="zext_ln414_25"/></StgValue>
</operation>

<operation id="636" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
<literal name="icmp_ln220_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="496" bw="10" op_0_bw="9">
<![CDATA[
_ifconv5:19  %zext_ln414_26 = zext i9 %or_ln100_5 to i10

]]></Node>
<StgValue><ssdm name="zext_ln414_26"/></StgValue>
</operation>

<operation id="637" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
<literal name="icmp_ln220_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="497" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ifconv5:20  %xor_ln414_14 = xor i10 %zext_ln414_25, 511

]]></Node>
<StgValue><ssdm name="xor_ln414_14"/></StgValue>
</operation>

<operation id="638" st_id="42" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
<literal name="icmp_ln220_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="498" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
_ifconv5:21  %select_ln414_20 = select i1 %icmp_ln414_5, i10 %zext_ln414_25, i10 %zext_ln414_26

]]></Node>
<StgValue><ssdm name="select_ln414_20"/></StgValue>
</operation>

<operation id="639" st_id="42" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
<literal name="icmp_ln220_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="499" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
_ifconv5:22  %select_ln414_21 = select i1 %icmp_ln414_5, i10 %zext_ln414_26, i10 %zext_ln414_25

]]></Node>
<StgValue><ssdm name="select_ln414_21"/></StgValue>
</operation>

<operation id="640" st_id="42" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
<literal name="icmp_ln220_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="500" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
_ifconv5:23  %select_ln414_22 = select i1 %icmp_ln414_5, i10 %xor_ln414_14, i10 %zext_ln414_25

]]></Node>
<StgValue><ssdm name="select_ln414_22"/></StgValue>
</operation>

<operation id="641" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
<literal name="icmp_ln220_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="501" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ifconv5:24  %xor_ln414_15 = xor i10 %select_ln414_20, 511

]]></Node>
<StgValue><ssdm name="xor_ln414_15"/></StgValue>
</operation>

<operation id="642" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
<literal name="icmp_ln220_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="502" bw="512" op_0_bw="10">
<![CDATA[
_ifconv5:25  %zext_ln414_27 = zext i10 %select_ln414_22 to i512

]]></Node>
<StgValue><ssdm name="zext_ln414_27"/></StgValue>
</operation>

<operation id="643" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
<literal name="icmp_ln220_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="512" op_0_bw="10">
<![CDATA[
_ifconv5:26  %zext_ln414_28 = zext i10 %select_ln414_21 to i512

]]></Node>
<StgValue><ssdm name="zext_ln414_28"/></StgValue>
</operation>

<operation id="644" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
<literal name="icmp_ln220_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="504" bw="512" op_0_bw="10">
<![CDATA[
_ifconv5:27  %zext_ln414_29 = zext i10 %xor_ln414_15 to i512

]]></Node>
<StgValue><ssdm name="zext_ln414_29"/></StgValue>
</operation>

<operation id="645" st_id="42" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
<literal name="icmp_ln220_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="505" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
_ifconv5:28  %shl_ln414_10 = shl i512 %zext_ln215_5, %zext_ln414_27

]]></Node>
<StgValue><ssdm name="shl_ln414_10"/></StgValue>
</operation>

<operation id="646" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
<literal name="icmp_ln220_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="506" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv5:29  %tmp_26 = call i512 @llvm.part.select.i512(i512 %shl_ln414_10, i32 511, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="647" st_id="42" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
<literal name="icmp_ln220_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="507" bw="512" op_0_bw="1" op_1_bw="512" op_2_bw="512">
<![CDATA[
_ifconv5:30  %select_ln414_23 = select i1 %icmp_ln414_5, i512 %tmp_26, i512 %shl_ln414_10

]]></Node>
<StgValue><ssdm name="select_ln414_23"/></StgValue>
</operation>

<operation id="648" st_id="42" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
<literal name="icmp_ln220_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="508" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
_ifconv5:31  %shl_ln414_11 = shl i512 -1, %zext_ln414_28

]]></Node>
<StgValue><ssdm name="shl_ln414_11"/></StgValue>
</operation>

<operation id="649" st_id="42" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
<literal name="icmp_ln220_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="509" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
_ifconv5:32  %lshr_ln414_5 = lshr i512 -1, %zext_ln414_29

]]></Node>
<StgValue><ssdm name="lshr_ln414_5"/></StgValue>
</operation>

<operation id="650" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
<literal name="icmp_ln220_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="510" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
_ifconv5:33  %and_ln414_14 = and i512 %shl_ln414_11, %lshr_ln414_5

]]></Node>
<StgValue><ssdm name="and_ln414_14"/></StgValue>
</operation>

<operation id="651" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
<literal name="icmp_ln220_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="511" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
_ifconv5:34  %xor_ln414_16 = xor i512 %and_ln414_14, -1

]]></Node>
<StgValue><ssdm name="xor_ln414_16"/></StgValue>
</operation>

<operation id="652" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
<literal name="icmp_ln220_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
_ifconv5:35  %and_ln414_15 = and i512 %update_v_1_1_4, %xor_ln414_16

]]></Node>
<StgValue><ssdm name="and_ln414_15"/></StgValue>
</operation>

<operation id="653" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
<literal name="icmp_ln220_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="513" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
_ifconv5:36  %and_ln414_16 = and i512 %select_ln414_23, %and_ln414_14

]]></Node>
<StgValue><ssdm name="and_ln414_16"/></StgValue>
</operation>

<operation id="654" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
<literal name="icmp_ln220_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="514" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
_ifconv5:37  %or_ln414_4 = or i512 %and_ln414_15, %and_ln414_16

]]></Node>
<StgValue><ssdm name="or_ln414_4"/></StgValue>
</operation>

<operation id="655" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
<literal name="icmp_ln220_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="515" bw="0" op_0_bw="0">
<![CDATA[
_ifconv5:38  br label %._crit_edge14.5

]]></Node>
<StgValue><ssdm name="br_ln230"/></StgValue>
</operation>

<operation id="656" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="517" bw="512" op_0_bw="512" op_1_bw="0" op_2_bw="512" op_3_bw="0">
<![CDATA[
._crit_edge14.5:0  %update_v_1_1_5 = phi i512 [ %update_v_1_1_4, %._crit_edge14.4 ], [ %or_ln414_4, %_ifconv5 ]

]]></Node>
<StgValue><ssdm name="update_v_1_1_5"/></StgValue>
</operation>

<operation id="657" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge14.5:4  br i1 %icmp_ln220_6, label %._crit_edge14.6, label %_ifconv6

]]></Node>
<StgValue><ssdm name="br_ln220"/></StgValue>
</operation>

<operation id="658" st_id="42" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
<literal name="icmp_ln220_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="532" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv6:9  %tmp_21_6 = call fastcc float @"reg<float>"(float %select_ln227_6)

]]></Node>
<StgValue><ssdm name="tmp_21_6"/></StgValue>
</operation>

<operation id="659" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
<literal name="icmp_ln220_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="533" bw="32" op_0_bw="32">
<![CDATA[
_ifconv6:10  %empty_221 = bitcast float %tmp_21_6 to i32

]]></Node>
<StgValue><ssdm name="empty_221"/></StgValue>
</operation>

<operation id="660" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
<literal name="icmp_ln220_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="534" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv6:11  %p_assign_120_6 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %empty_221, i32 %trunc_ln106_38)

]]></Node>
<StgValue><ssdm name="p_assign_120_6"/></StgValue>
</operation>

<operation id="661" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
<literal name="icmp_ln220_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="537" bw="9" op_0_bw="9" op_1_bw="3" op_2_bw="6">
<![CDATA[
_ifconv6:14  %shl_ln100_6 = call i9 @_ssdm_op_BitConcatenate.i9.i3.i6(i3 %sub_ln100_6, i6 0)

]]></Node>
<StgValue><ssdm name="shl_ln100_6"/></StgValue>
</operation>

<operation id="662" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
<literal name="icmp_ln220_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="538" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ifconv6:15  %or_ln100_6 = or i9 %shl_ln100_6, 63

]]></Node>
<StgValue><ssdm name="or_ln100_6"/></StgValue>
</operation>

<operation id="663" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
<literal name="icmp_ln220_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="539" bw="512" op_0_bw="64">
<![CDATA[
_ifconv6:16  %zext_ln215_6 = zext i64 %p_assign_120_6 to i512

]]></Node>
<StgValue><ssdm name="zext_ln215_6"/></StgValue>
</operation>

<operation id="664" st_id="42" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
<literal name="icmp_ln220_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="540" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ifconv6:17  %icmp_ln414_6 = icmp ugt i9 %shl_ln100_6, %or_ln100_6

]]></Node>
<StgValue><ssdm name="icmp_ln414_6"/></StgValue>
</operation>

<operation id="665" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
<literal name="icmp_ln220_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="541" bw="10" op_0_bw="9">
<![CDATA[
_ifconv6:18  %zext_ln414_30 = zext i9 %shl_ln100_6 to i10

]]></Node>
<StgValue><ssdm name="zext_ln414_30"/></StgValue>
</operation>

<operation id="666" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
<literal name="icmp_ln220_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="542" bw="10" op_0_bw="9">
<![CDATA[
_ifconv6:19  %zext_ln414_31 = zext i9 %or_ln100_6 to i10

]]></Node>
<StgValue><ssdm name="zext_ln414_31"/></StgValue>
</operation>

<operation id="667" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
<literal name="icmp_ln220_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="543" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ifconv6:20  %xor_ln414_17 = xor i10 %zext_ln414_30, 511

]]></Node>
<StgValue><ssdm name="xor_ln414_17"/></StgValue>
</operation>

<operation id="668" st_id="42" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
<literal name="icmp_ln220_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="544" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
_ifconv6:21  %select_ln414_24 = select i1 %icmp_ln414_6, i10 %zext_ln414_30, i10 %zext_ln414_31

]]></Node>
<StgValue><ssdm name="select_ln414_24"/></StgValue>
</operation>

<operation id="669" st_id="42" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
<literal name="icmp_ln220_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="545" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
_ifconv6:22  %select_ln414_25 = select i1 %icmp_ln414_6, i10 %zext_ln414_31, i10 %zext_ln414_30

]]></Node>
<StgValue><ssdm name="select_ln414_25"/></StgValue>
</operation>

<operation id="670" st_id="42" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
<literal name="icmp_ln220_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="546" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
_ifconv6:23  %select_ln414_26 = select i1 %icmp_ln414_6, i10 %xor_ln414_17, i10 %zext_ln414_30

]]></Node>
<StgValue><ssdm name="select_ln414_26"/></StgValue>
</operation>

<operation id="671" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
<literal name="icmp_ln220_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="547" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ifconv6:24  %xor_ln414_18 = xor i10 %select_ln414_24, 511

]]></Node>
<StgValue><ssdm name="xor_ln414_18"/></StgValue>
</operation>

<operation id="672" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
<literal name="icmp_ln220_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="548" bw="512" op_0_bw="10">
<![CDATA[
_ifconv6:25  %zext_ln414_32 = zext i10 %select_ln414_26 to i512

]]></Node>
<StgValue><ssdm name="zext_ln414_32"/></StgValue>
</operation>

<operation id="673" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
<literal name="icmp_ln220_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="549" bw="512" op_0_bw="10">
<![CDATA[
_ifconv6:26  %zext_ln414_33 = zext i10 %select_ln414_25 to i512

]]></Node>
<StgValue><ssdm name="zext_ln414_33"/></StgValue>
</operation>

<operation id="674" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
<literal name="icmp_ln220_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="550" bw="512" op_0_bw="10">
<![CDATA[
_ifconv6:27  %zext_ln414_34 = zext i10 %xor_ln414_18 to i512

]]></Node>
<StgValue><ssdm name="zext_ln414_34"/></StgValue>
</operation>

<operation id="675" st_id="42" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
<literal name="icmp_ln220_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="551" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
_ifconv6:28  %shl_ln414_12 = shl i512 %zext_ln215_6, %zext_ln414_32

]]></Node>
<StgValue><ssdm name="shl_ln414_12"/></StgValue>
</operation>

<operation id="676" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
<literal name="icmp_ln220_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="552" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv6:29  %tmp_35 = call i512 @llvm.part.select.i512(i512 %shl_ln414_12, i32 511, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="677" st_id="42" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
<literal name="icmp_ln220_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="553" bw="512" op_0_bw="1" op_1_bw="512" op_2_bw="512">
<![CDATA[
_ifconv6:30  %select_ln414_27 = select i1 %icmp_ln414_6, i512 %tmp_35, i512 %shl_ln414_12

]]></Node>
<StgValue><ssdm name="select_ln414_27"/></StgValue>
</operation>

<operation id="678" st_id="42" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
<literal name="icmp_ln220_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="554" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
_ifconv6:31  %shl_ln414_13 = shl i512 -1, %zext_ln414_33

]]></Node>
<StgValue><ssdm name="shl_ln414_13"/></StgValue>
</operation>

<operation id="679" st_id="42" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
<literal name="icmp_ln220_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="555" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
_ifconv6:32  %lshr_ln414_6 = lshr i512 -1, %zext_ln414_34

]]></Node>
<StgValue><ssdm name="lshr_ln414_6"/></StgValue>
</operation>

<operation id="680" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
<literal name="icmp_ln220_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="556" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
_ifconv6:33  %and_ln414_17 = and i512 %shl_ln414_13, %lshr_ln414_6

]]></Node>
<StgValue><ssdm name="and_ln414_17"/></StgValue>
</operation>

<operation id="681" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
<literal name="icmp_ln220_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="557" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
_ifconv6:34  %xor_ln414_19 = xor i512 %and_ln414_17, -1

]]></Node>
<StgValue><ssdm name="xor_ln414_19"/></StgValue>
</operation>

<operation id="682" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
<literal name="icmp_ln220_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="558" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
_ifconv6:35  %and_ln414_18 = and i512 %update_v_1_1_5, %xor_ln414_19

]]></Node>
<StgValue><ssdm name="and_ln414_18"/></StgValue>
</operation>

<operation id="683" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
<literal name="icmp_ln220_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="559" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
_ifconv6:36  %and_ln414_19 = and i512 %select_ln414_27, %and_ln414_17

]]></Node>
<StgValue><ssdm name="and_ln414_19"/></StgValue>
</operation>

<operation id="684" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
<literal name="icmp_ln220_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="560" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
_ifconv6:37  %or_ln414_5 = or i512 %and_ln414_18, %and_ln414_19

]]></Node>
<StgValue><ssdm name="or_ln414_5"/></StgValue>
</operation>

<operation id="685" st_id="42" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
<literal name="icmp_ln220_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="578" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv7:9  %tmp_21_7 = call fastcc float @"reg<float>"(float %select_ln227_7)

]]></Node>
<StgValue><ssdm name="tmp_21_7"/></StgValue>
</operation>

<operation id="686" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
<literal name="icmp_ln220_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="579" bw="32" op_0_bw="32">
<![CDATA[
_ifconv7:10  %empty_222 = bitcast float %tmp_21_7 to i32

]]></Node>
<StgValue><ssdm name="empty_222"/></StgValue>
</operation>

<operation id="687" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
<literal name="icmp_ln220_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="580" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv7:11  %p_assign_120_7 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %empty_222, i32 %trunc_ln106_41)

]]></Node>
<StgValue><ssdm name="p_assign_120_7"/></StgValue>
</operation>

<operation id="688" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
<literal name="icmp_ln220_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="583" bw="9" op_0_bw="9" op_1_bw="3" op_2_bw="6">
<![CDATA[
_ifconv7:14  %shl_ln100_7 = call i9 @_ssdm_op_BitConcatenate.i9.i3.i6(i3 %sub_ln100_7, i6 0)

]]></Node>
<StgValue><ssdm name="shl_ln100_7"/></StgValue>
</operation>

<operation id="689" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
<literal name="icmp_ln220_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="584" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ifconv7:15  %or_ln100_7 = or i9 %shl_ln100_7, 63

]]></Node>
<StgValue><ssdm name="or_ln100_7"/></StgValue>
</operation>

<operation id="690" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
<literal name="icmp_ln220_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="585" bw="512" op_0_bw="64">
<![CDATA[
_ifconv7:16  %zext_ln215_7 = zext i64 %p_assign_120_7 to i512

]]></Node>
<StgValue><ssdm name="zext_ln215_7"/></StgValue>
</operation>

<operation id="691" st_id="42" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
<literal name="icmp_ln220_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="586" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ifconv7:17  %icmp_ln414_7 = icmp ugt i9 %shl_ln100_7, %or_ln100_7

]]></Node>
<StgValue><ssdm name="icmp_ln414_7"/></StgValue>
</operation>

<operation id="692" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
<literal name="icmp_ln220_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="587" bw="10" op_0_bw="9">
<![CDATA[
_ifconv7:18  %zext_ln414_35 = zext i9 %shl_ln100_7 to i10

]]></Node>
<StgValue><ssdm name="zext_ln414_35"/></StgValue>
</operation>

<operation id="693" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
<literal name="icmp_ln220_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="589" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ifconv7:20  %xor_ln414_20 = xor i10 %zext_ln414_35, 511

]]></Node>
<StgValue><ssdm name="xor_ln414_20"/></StgValue>
</operation>

<operation id="694" st_id="42" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
<literal name="icmp_ln220_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="592" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
_ifconv7:23  %select_ln414_30 = select i1 %icmp_ln414_7, i10 %xor_ln414_20, i10 %zext_ln414_35

]]></Node>
<StgValue><ssdm name="select_ln414_30"/></StgValue>
</operation>

<operation id="695" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
<literal name="icmp_ln220_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="594" bw="512" op_0_bw="10">
<![CDATA[
_ifconv7:25  %zext_ln414_37 = zext i10 %select_ln414_30 to i512

]]></Node>
<StgValue><ssdm name="zext_ln414_37"/></StgValue>
</operation>

<operation id="696" st_id="42" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
<literal name="icmp_ln220_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="597" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
_ifconv7:28  %shl_ln414_14 = shl i512 %zext_ln215_7, %zext_ln414_37

]]></Node>
<StgValue><ssdm name="shl_ln414_14"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="697" st_id="43" stage="1" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="16" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge137:2  %udiv_ln216 = udiv i32 %sub_ln216, %req_partition_size

]]></Node>
<StgValue><ssdm name="udiv_ln216"/></StgValue>
</operation>

<operation id="698" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="16" op_0_bw="16">
<![CDATA[
.critedge137:3  %update_v_addr = trunc i32 %udiv_ln216 to i16

]]></Node>
<StgValue><ssdm name="update_v_addr"/></StgValue>
</operation>

<operation id="699" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
<literal name="icmp_ln220_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="561" bw="0" op_0_bw="0">
<![CDATA[
_ifconv6:38  br label %._crit_edge14.6

]]></Node>
<StgValue><ssdm name="br_ln230"/></StgValue>
</operation>

<operation id="700" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="563" bw="512" op_0_bw="512" op_1_bw="0" op_2_bw="512" op_3_bw="0">
<![CDATA[
._crit_edge14.6:0  %update_v_1_1_6 = phi i512 [ %update_v_1_1_5, %._crit_edge14.5 ], [ %or_ln414_5, %_ifconv6 ]

]]></Node>
<StgValue><ssdm name="update_v_1_1_6"/></StgValue>
</operation>

<operation id="701" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="567" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge14.6:4  br i1 %icmp_ln220_7, label %"tlp::ostream<tlp::packet<unsigned short, tlp::vec_t<Update, 8ul> > >::write.region", label %_ifconv7

]]></Node>
<StgValue><ssdm name="br_ln220"/></StgValue>
</operation>

<operation id="702" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
<literal name="icmp_ln220_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="588" bw="10" op_0_bw="9">
<![CDATA[
_ifconv7:19  %zext_ln414_36 = zext i9 %or_ln100_7 to i10

]]></Node>
<StgValue><ssdm name="zext_ln414_36"/></StgValue>
</operation>

<operation id="703" st_id="43" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
<literal name="icmp_ln220_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="590" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
_ifconv7:21  %select_ln414_28 = select i1 %icmp_ln414_7, i10 %zext_ln414_35, i10 %zext_ln414_36

]]></Node>
<StgValue><ssdm name="select_ln414_28"/></StgValue>
</operation>

<operation id="704" st_id="43" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
<literal name="icmp_ln220_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="591" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
_ifconv7:22  %select_ln414_29 = select i1 %icmp_ln414_7, i10 %zext_ln414_36, i10 %zext_ln414_35

]]></Node>
<StgValue><ssdm name="select_ln414_29"/></StgValue>
</operation>

<operation id="705" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
<literal name="icmp_ln220_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="593" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ifconv7:24  %xor_ln414_21 = xor i10 %select_ln414_28, 511

]]></Node>
<StgValue><ssdm name="xor_ln414_21"/></StgValue>
</operation>

<operation id="706" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
<literal name="icmp_ln220_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="595" bw="512" op_0_bw="10">
<![CDATA[
_ifconv7:26  %zext_ln414_38 = zext i10 %select_ln414_29 to i512

]]></Node>
<StgValue><ssdm name="zext_ln414_38"/></StgValue>
</operation>

<operation id="707" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
<literal name="icmp_ln220_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="596" bw="512" op_0_bw="10">
<![CDATA[
_ifconv7:27  %zext_ln414_39 = zext i10 %xor_ln414_21 to i512

]]></Node>
<StgValue><ssdm name="zext_ln414_39"/></StgValue>
</operation>

<operation id="708" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
<literal name="icmp_ln220_7" val="0"/>
<literal name="icmp_ln414_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="598" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv7:29  %tmp_89 = call i512 @llvm.part.select.i512(i512 %shl_ln414_14, i32 511, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_89"/></StgValue>
</operation>

<operation id="709" st_id="43" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
<literal name="icmp_ln220_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="599" bw="512" op_0_bw="1" op_1_bw="512" op_2_bw="512">
<![CDATA[
_ifconv7:30  %select_ln414_31 = select i1 %icmp_ln414_7, i512 %tmp_89, i512 %shl_ln414_14

]]></Node>
<StgValue><ssdm name="select_ln414_31"/></StgValue>
</operation>

<operation id="710" st_id="43" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
<literal name="icmp_ln220_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="600" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
_ifconv7:31  %shl_ln414_15 = shl i512 -1, %zext_ln414_38

]]></Node>
<StgValue><ssdm name="shl_ln414_15"/></StgValue>
</operation>

<operation id="711" st_id="43" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
<literal name="icmp_ln220_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="601" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
_ifconv7:32  %lshr_ln414_7 = lshr i512 -1, %zext_ln414_39

]]></Node>
<StgValue><ssdm name="lshr_ln414_7"/></StgValue>
</operation>

<operation id="712" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
<literal name="icmp_ln220_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="602" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
_ifconv7:33  %and_ln414_20 = and i512 %shl_ln414_15, %lshr_ln414_7

]]></Node>
<StgValue><ssdm name="and_ln414_20"/></StgValue>
</operation>

<operation id="713" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
<literal name="icmp_ln220_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="603" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
_ifconv7:34  %xor_ln414_22 = xor i512 %and_ln414_20, -1

]]></Node>
<StgValue><ssdm name="xor_ln414_22"/></StgValue>
</operation>

<operation id="714" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
<literal name="icmp_ln220_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="604" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
_ifconv7:35  %and_ln414_21 = and i512 %update_v_1_1_6, %xor_ln414_22

]]></Node>
<StgValue><ssdm name="and_ln414_21"/></StgValue>
</operation>

<operation id="715" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
<literal name="icmp_ln220_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="605" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
_ifconv7:36  %and_ln414_22 = and i512 %select_ln414_31, %and_ln414_20

]]></Node>
<StgValue><ssdm name="and_ln414_22"/></StgValue>
</operation>

<operation id="716" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
<literal name="icmp_ln220_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="606" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
_ifconv7:37  %or_ln414_6 = or i512 %and_ln414_21, %and_ln414_22

]]></Node>
<StgValue><ssdm name="or_ln414_6"/></StgValue>
</operation>

<operation id="717" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
<literal name="icmp_ln220_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="607" bw="0" op_0_bw="0">
<![CDATA[
_ifconv7:38  br label %"tlp::ostream<tlp::packet<unsigned short, tlp::vec_t<Update, 8ul> > >::write.region"

]]></Node>
<StgValue><ssdm name="br_ln230"/></StgValue>
</operation>

<operation id="718" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="609" bw="512" op_0_bw="512" op_1_bw="0" op_2_bw="512" op_3_bw="0">
<![CDATA[
tlp::ostream<tlp::packet<unsigned short, tlp::vec_t<Update, 8ul> > >::write.region:0  %update_v_1_1_7 = phi i512 [ %update_v_1_1_6, %._crit_edge14.6 ], [ %or_ln414_6, %_ifconv7 ]

]]></Node>
<StgValue><ssdm name="update_v_1_1_7"/></StgValue>
</operation>

<operation id="719" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="610" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
tlp::ostream<tlp::packet<unsigned short, tlp::vec_t<Update, 8ul> > >::write.region:1  %rbegin18 = call i32 (...)* @_ssdm_op_SpecRegionBegin([83 x i8]* @tlp_KD_KD_ostream_MD_tlp_KD_KD_packet_MD_unsigned_AC_short_MC_AC_tlp_KD_KD_vec_t_MD_Update_MC_AC_8ul_OD_AC_OD_AC_OD_KD_KD_write_OC_region_str) nounwind

]]></Node>
<StgValue><ssdm name="rbegin18"/></StgValue>
</operation>

<operation id="720" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="611" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
tlp::ostream<tlp::packet<unsigned short, tlp::vec_t<Update, 8ul> > >::write.region:2  call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specprotocol_ln143"/></StgValue>
</operation>

<operation id="721" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="612" bw="529" op_0_bw="529" op_1_bw="1" op_2_bw="512" op_3_bw="16">
<![CDATA[
tlp::ostream<tlp::packet<unsigned short, tlp::vec_t<Update, 8ul> > >::write.region:3  %tmp_862 = call i529 @_ssdm_op_BitConcatenate.i529.i1.i512.i16(i1 false, i512 %update_v_1_1_7, i16 %update_v_addr)

]]></Node>
<StgValue><ssdm name="tmp_862"/></StgValue>
</operation>

<operation id="722" st_id="43" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="613" bw="0" op_0_bw="0" op_1_bw="529" op_2_bw="529" op_3_bw="0" op_4_bw="0">
<![CDATA[
tlp::ostream<tlp::packet<unsigned short, tlp::vec_t<Update, 8ul> > >::write.region:4  call void @_ssdm_op_Write.ap_fifo.volatile.i529P(i529* %update_out_q_fifo_V, i529 %tmp_862)

]]></Node>
<StgValue><ssdm name="write_ln144"/></StgValue>
</operation>

<operation id="723" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
<literal name="empty_n" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="614" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
tlp::ostream<tlp::packet<unsigned short, tlp::vec_t<Update, 8ul> > >::write.region:5  %rend82 = call i32 (...)* @_ssdm_op_SpecRegionEnd([83 x i8]* @tlp_KD_KD_ostream_MD_tlp_KD_KD_packet_MD_unsigned_AC_short_MC_AC_tlp_KD_KD_vec_t_MD_Update_MC_AC_8ul_OD_AC_OD_AC_OD_KD_KD_write_OC_region_str, i32 %rbegin18) nounwind

]]></Node>
<StgValue><ssdm name="rend82"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="724" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="622" bw="0" op_0_bw="0">
<![CDATA[
write.region.loopexit:0  br label %"tlp::ostream<TaskResp>::write.region"

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="725" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="626" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader.0:0  %i2_0_0 = phi i32 [ %add_ln239, %branch527 ], [ 0, %.preheader.0.preheader ]

]]></Node>
<StgValue><ssdm name="i2_0_0"/></StgValue>
</operation>

<operation id="726" st_id="45" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="627" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:1  %icmp_ln239 = icmp eq i32 %i2_0_0, %req_partition_size

]]></Node>
<StgValue><ssdm name="icmp_ln239"/></StgValue>
</operation>

<operation id="727" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="628" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.0:2  br i1 %icmp_ln239, label %"tlp::ostream<UpdateReq>::write.region", label %vertex_resets

]]></Node>
<StgValue><ssdm name="br_ln239"/></StgValue>
</operation>

<operation id="728" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln239" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="630" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
vertex_resets:0  call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str18) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln239"/></StgValue>
</operation>

<operation id="729" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln239" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="631" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
vertex_resets:1  %tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str18)

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="730" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln239" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="632" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
vertex_resets:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln240"/></StgValue>
</operation>

<operation id="731" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln239" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="633" bw="28" op_0_bw="28" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
vertex_resets:3  %lshr_ln = call i28 @_ssdm_op_PartSelect.i28.i32.i32.i32(i32 %i2_0_0, i32 4, i32 31)

]]></Node>
<StgValue><ssdm name="lshr_ln"/></StgValue>
</operation>

<operation id="732" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln239" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="634" bw="64" op_0_bw="28">
<![CDATA[
vertex_resets:4  %zext_ln242 = zext i28 %lshr_ln to i64

]]></Node>
<StgValue><ssdm name="zext_ln242"/></StgValue>
</operation>

<operation id="733" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln239" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="635" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
vertex_resets:5  %vertices_local_0_addr = getelementptr [16384 x float]* %vertices_local_0, i64 0, i64 %zext_ln242

]]></Node>
<StgValue><ssdm name="vertices_local_0_addr"/></StgValue>
</operation>

<operation id="734" st_id="45" stage="1" lat="1">
<core>RAM_S2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln239" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="636" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
vertex_resets:6  store float 0.000000e+00, float* %vertices_local_0_addr, align 16

]]></Node>
<StgValue><ssdm name="store_ln242"/></StgValue>
</operation>

<operation id="735" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln239" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="637" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
vertex_resets:7  %empty_224 = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str18, i32 %tmp_2)

]]></Node>
<StgValue><ssdm name="empty_224"/></StgValue>
</operation>

<operation id="736" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln239" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="638" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
vertex_resets:8  %or_ln239 = or i32 %i2_0_0, 1

]]></Node>
<StgValue><ssdm name="or_ln239"/></StgValue>
</operation>

<operation id="737" st_id="45" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln239" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="639" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
vertex_resets:9  %icmp_ln239_1 = icmp eq i32 %or_ln239, %req_partition_size

]]></Node>
<StgValue><ssdm name="icmp_ln239_1"/></StgValue>
</operation>

<operation id="738" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln239" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="640" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
vertex_resets:10  br i1 %icmp_ln239_1, label %"tlp::ostream<UpdateReq>::write.region", label %.preheader.2

]]></Node>
<StgValue><ssdm name="br_ln239"/></StgValue>
</operation>

<operation id="739" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln239" val="0"/>
<literal name="icmp_ln239_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="642" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.2:0  %vertices_local_1_addr_1 = getelementptr [16384 x float]* %vertices_local_1, i64 0, i64 %zext_ln242

]]></Node>
<StgValue><ssdm name="vertices_local_1_addr_1"/></StgValue>
</operation>

<operation id="740" st_id="45" stage="1" lat="1">
<core>RAM_S2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln239" val="0"/>
<literal name="icmp_ln239_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="643" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
.preheader.2:1  store float 0.000000e+00, float* %vertices_local_1_addr_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln242"/></StgValue>
</operation>

<operation id="741" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln239" val="0"/>
<literal name="icmp_ln239_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="644" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.2:2  %or_ln239_1 = or i32 %i2_0_0, 2

]]></Node>
<StgValue><ssdm name="or_ln239_1"/></StgValue>
</operation>

<operation id="742" st_id="45" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln239" val="0"/>
<literal name="icmp_ln239_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="645" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.2:3  %icmp_ln239_2 = icmp eq i32 %or_ln239_1, %req_partition_size

]]></Node>
<StgValue><ssdm name="icmp_ln239_2"/></StgValue>
</operation>

<operation id="743" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln239" val="0"/>
<literal name="icmp_ln239_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="646" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.2:4  br i1 %icmp_ln239_2, label %"tlp::ostream<UpdateReq>::write.region", label %.preheader.3

]]></Node>
<StgValue><ssdm name="br_ln239"/></StgValue>
</operation>

<operation id="744" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln239" val="0"/>
<literal name="icmp_ln239_1" val="0"/>
<literal name="icmp_ln239_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="648" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.3:0  %vertices_local_2_addr_1 = getelementptr [16384 x float]* %vertices_local_2, i64 0, i64 %zext_ln242

]]></Node>
<StgValue><ssdm name="vertices_local_2_addr_1"/></StgValue>
</operation>

<operation id="745" st_id="45" stage="1" lat="1">
<core>RAM_S2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln239" val="0"/>
<literal name="icmp_ln239_1" val="0"/>
<literal name="icmp_ln239_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="649" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
.preheader.3:1  store float 0.000000e+00, float* %vertices_local_2_addr_1, align 8

]]></Node>
<StgValue><ssdm name="store_ln242"/></StgValue>
</operation>

<operation id="746" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln239" val="0"/>
<literal name="icmp_ln239_1" val="0"/>
<literal name="icmp_ln239_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="650" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.3:2  %or_ln239_2 = or i32 %i2_0_0, 3

]]></Node>
<StgValue><ssdm name="or_ln239_2"/></StgValue>
</operation>

<operation id="747" st_id="45" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln239" val="0"/>
<literal name="icmp_ln239_1" val="0"/>
<literal name="icmp_ln239_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="651" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.3:3  %icmp_ln239_3 = icmp eq i32 %or_ln239_2, %req_partition_size

]]></Node>
<StgValue><ssdm name="icmp_ln239_3"/></StgValue>
</operation>

<operation id="748" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln239" val="0"/>
<literal name="icmp_ln239_1" val="0"/>
<literal name="icmp_ln239_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="652" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.3:4  br i1 %icmp_ln239_3, label %"tlp::ostream<UpdateReq>::write.region", label %.preheader.4

]]></Node>
<StgValue><ssdm name="br_ln239"/></StgValue>
</operation>

<operation id="749" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln239" val="0"/>
<literal name="icmp_ln239_1" val="0"/>
<literal name="icmp_ln239_2" val="0"/>
<literal name="icmp_ln239_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="654" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.4:0  %vertices_local_3_addr_1 = getelementptr [16384 x float]* %vertices_local_3, i64 0, i64 %zext_ln242

]]></Node>
<StgValue><ssdm name="vertices_local_3_addr_1"/></StgValue>
</operation>

<operation id="750" st_id="45" stage="1" lat="1">
<core>RAM_S2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln239" val="0"/>
<literal name="icmp_ln239_1" val="0"/>
<literal name="icmp_ln239_2" val="0"/>
<literal name="icmp_ln239_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="655" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
.preheader.4:1  store float 0.000000e+00, float* %vertices_local_3_addr_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln242"/></StgValue>
</operation>

<operation id="751" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln239" val="0"/>
<literal name="icmp_ln239_1" val="0"/>
<literal name="icmp_ln239_2" val="0"/>
<literal name="icmp_ln239_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="656" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.4:2  %or_ln239_3 = or i32 %i2_0_0, 4

]]></Node>
<StgValue><ssdm name="or_ln239_3"/></StgValue>
</operation>

<operation id="752" st_id="45" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln239" val="0"/>
<literal name="icmp_ln239_1" val="0"/>
<literal name="icmp_ln239_2" val="0"/>
<literal name="icmp_ln239_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="657" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.4:3  %icmp_ln239_4 = icmp eq i32 %or_ln239_3, %req_partition_size

]]></Node>
<StgValue><ssdm name="icmp_ln239_4"/></StgValue>
</operation>

<operation id="753" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln239" val="0"/>
<literal name="icmp_ln239_1" val="0"/>
<literal name="icmp_ln239_2" val="0"/>
<literal name="icmp_ln239_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="658" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.4:4  br i1 %icmp_ln239_4, label %"tlp::ostream<UpdateReq>::write.region", label %.preheader.5

]]></Node>
<StgValue><ssdm name="br_ln239"/></StgValue>
</operation>

<operation id="754" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln239" val="0"/>
<literal name="icmp_ln239_1" val="0"/>
<literal name="icmp_ln239_2" val="0"/>
<literal name="icmp_ln239_3" val="0"/>
<literal name="icmp_ln239_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="660" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.5:0  %vertices_local_4_addr_1 = getelementptr [16384 x float]* %vertices_local_4, i64 0, i64 %zext_ln242

]]></Node>
<StgValue><ssdm name="vertices_local_4_addr_1"/></StgValue>
</operation>

<operation id="755" st_id="45" stage="1" lat="1">
<core>RAM_S2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln239" val="0"/>
<literal name="icmp_ln239_1" val="0"/>
<literal name="icmp_ln239_2" val="0"/>
<literal name="icmp_ln239_3" val="0"/>
<literal name="icmp_ln239_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="661" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
.preheader.5:1  store float 0.000000e+00, float* %vertices_local_4_addr_1, align 16

]]></Node>
<StgValue><ssdm name="store_ln242"/></StgValue>
</operation>

<operation id="756" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln239" val="0"/>
<literal name="icmp_ln239_1" val="0"/>
<literal name="icmp_ln239_2" val="0"/>
<literal name="icmp_ln239_3" val="0"/>
<literal name="icmp_ln239_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="662" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.5:2  %or_ln239_4 = or i32 %i2_0_0, 5

]]></Node>
<StgValue><ssdm name="or_ln239_4"/></StgValue>
</operation>

<operation id="757" st_id="45" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln239" val="0"/>
<literal name="icmp_ln239_1" val="0"/>
<literal name="icmp_ln239_2" val="0"/>
<literal name="icmp_ln239_3" val="0"/>
<literal name="icmp_ln239_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="663" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.5:3  %icmp_ln239_5 = icmp eq i32 %or_ln239_4, %req_partition_size

]]></Node>
<StgValue><ssdm name="icmp_ln239_5"/></StgValue>
</operation>

<operation id="758" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln239" val="0"/>
<literal name="icmp_ln239_1" val="0"/>
<literal name="icmp_ln239_2" val="0"/>
<literal name="icmp_ln239_3" val="0"/>
<literal name="icmp_ln239_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="664" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.5:4  br i1 %icmp_ln239_5, label %"tlp::ostream<UpdateReq>::write.region", label %.preheader.6

]]></Node>
<StgValue><ssdm name="br_ln239"/></StgValue>
</operation>

<operation id="759" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln239" val="0"/>
<literal name="icmp_ln239_1" val="0"/>
<literal name="icmp_ln239_2" val="0"/>
<literal name="icmp_ln239_3" val="0"/>
<literal name="icmp_ln239_4" val="0"/>
<literal name="icmp_ln239_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="666" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.6:0  %vertices_local_5_addr_1 = getelementptr [16384 x float]* %vertices_local_5, i64 0, i64 %zext_ln242

]]></Node>
<StgValue><ssdm name="vertices_local_5_addr_1"/></StgValue>
</operation>

<operation id="760" st_id="45" stage="1" lat="1">
<core>RAM_S2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln239" val="0"/>
<literal name="icmp_ln239_1" val="0"/>
<literal name="icmp_ln239_2" val="0"/>
<literal name="icmp_ln239_3" val="0"/>
<literal name="icmp_ln239_4" val="0"/>
<literal name="icmp_ln239_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="667" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
.preheader.6:1  store float 0.000000e+00, float* %vertices_local_5_addr_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln242"/></StgValue>
</operation>

<operation id="761" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln239" val="0"/>
<literal name="icmp_ln239_1" val="0"/>
<literal name="icmp_ln239_2" val="0"/>
<literal name="icmp_ln239_3" val="0"/>
<literal name="icmp_ln239_4" val="0"/>
<literal name="icmp_ln239_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="668" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.6:2  %or_ln239_5 = or i32 %i2_0_0, 6

]]></Node>
<StgValue><ssdm name="or_ln239_5"/></StgValue>
</operation>

<operation id="762" st_id="45" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln239" val="0"/>
<literal name="icmp_ln239_1" val="0"/>
<literal name="icmp_ln239_2" val="0"/>
<literal name="icmp_ln239_3" val="0"/>
<literal name="icmp_ln239_4" val="0"/>
<literal name="icmp_ln239_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="669" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.6:3  %icmp_ln239_6 = icmp eq i32 %or_ln239_5, %req_partition_size

]]></Node>
<StgValue><ssdm name="icmp_ln239_6"/></StgValue>
</operation>

<operation id="763" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln239" val="0"/>
<literal name="icmp_ln239_1" val="0"/>
<literal name="icmp_ln239_2" val="0"/>
<literal name="icmp_ln239_3" val="0"/>
<literal name="icmp_ln239_4" val="0"/>
<literal name="icmp_ln239_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="670" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.6:4  br i1 %icmp_ln239_6, label %"tlp::ostream<UpdateReq>::write.region", label %.preheader.7

]]></Node>
<StgValue><ssdm name="br_ln239"/></StgValue>
</operation>

<operation id="764" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln239" val="0"/>
<literal name="icmp_ln239_1" val="0"/>
<literal name="icmp_ln239_2" val="0"/>
<literal name="icmp_ln239_3" val="0"/>
<literal name="icmp_ln239_4" val="0"/>
<literal name="icmp_ln239_5" val="0"/>
<literal name="icmp_ln239_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="672" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.7:0  %vertices_local_6_addr_1 = getelementptr [16384 x float]* %vertices_local_6, i64 0, i64 %zext_ln242

]]></Node>
<StgValue><ssdm name="vertices_local_6_addr_1"/></StgValue>
</operation>

<operation id="765" st_id="45" stage="1" lat="1">
<core>RAM_S2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln239" val="0"/>
<literal name="icmp_ln239_1" val="0"/>
<literal name="icmp_ln239_2" val="0"/>
<literal name="icmp_ln239_3" val="0"/>
<literal name="icmp_ln239_4" val="0"/>
<literal name="icmp_ln239_5" val="0"/>
<literal name="icmp_ln239_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="673" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
.preheader.7:1  store float 0.000000e+00, float* %vertices_local_6_addr_1, align 8

]]></Node>
<StgValue><ssdm name="store_ln242"/></StgValue>
</operation>

<operation id="766" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln239" val="0"/>
<literal name="icmp_ln239_1" val="0"/>
<literal name="icmp_ln239_2" val="0"/>
<literal name="icmp_ln239_3" val="0"/>
<literal name="icmp_ln239_4" val="0"/>
<literal name="icmp_ln239_5" val="0"/>
<literal name="icmp_ln239_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="674" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.7:2  %or_ln239_6 = or i32 %i2_0_0, 7

]]></Node>
<StgValue><ssdm name="or_ln239_6"/></StgValue>
</operation>

<operation id="767" st_id="45" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln239" val="0"/>
<literal name="icmp_ln239_1" val="0"/>
<literal name="icmp_ln239_2" val="0"/>
<literal name="icmp_ln239_3" val="0"/>
<literal name="icmp_ln239_4" val="0"/>
<literal name="icmp_ln239_5" val="0"/>
<literal name="icmp_ln239_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="675" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.7:3  %icmp_ln239_7 = icmp eq i32 %or_ln239_6, %req_partition_size

]]></Node>
<StgValue><ssdm name="icmp_ln239_7"/></StgValue>
</operation>

<operation id="768" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln239" val="0"/>
<literal name="icmp_ln239_1" val="0"/>
<literal name="icmp_ln239_2" val="0"/>
<literal name="icmp_ln239_3" val="0"/>
<literal name="icmp_ln239_4" val="0"/>
<literal name="icmp_ln239_5" val="0"/>
<literal name="icmp_ln239_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="676" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.7:4  br i1 %icmp_ln239_7, label %"tlp::ostream<UpdateReq>::write.region", label %.preheader.8

]]></Node>
<StgValue><ssdm name="br_ln239"/></StgValue>
</operation>

<operation id="769" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln239" val="0"/>
<literal name="icmp_ln239_1" val="0"/>
<literal name="icmp_ln239_2" val="0"/>
<literal name="icmp_ln239_3" val="0"/>
<literal name="icmp_ln239_4" val="0"/>
<literal name="icmp_ln239_5" val="0"/>
<literal name="icmp_ln239_6" val="0"/>
<literal name="icmp_ln239_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="678" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.8:0  %vertices_local_7_addr_1 = getelementptr [16384 x float]* %vertices_local_7, i64 0, i64 %zext_ln242

]]></Node>
<StgValue><ssdm name="vertices_local_7_addr_1"/></StgValue>
</operation>

<operation id="770" st_id="45" stage="1" lat="1">
<core>RAM_S2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln239" val="0"/>
<literal name="icmp_ln239_1" val="0"/>
<literal name="icmp_ln239_2" val="0"/>
<literal name="icmp_ln239_3" val="0"/>
<literal name="icmp_ln239_4" val="0"/>
<literal name="icmp_ln239_5" val="0"/>
<literal name="icmp_ln239_6" val="0"/>
<literal name="icmp_ln239_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="679" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
.preheader.8:1  store float 0.000000e+00, float* %vertices_local_7_addr_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln242"/></StgValue>
</operation>

<operation id="771" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln239" val="0"/>
<literal name="icmp_ln239_1" val="0"/>
<literal name="icmp_ln239_2" val="0"/>
<literal name="icmp_ln239_3" val="0"/>
<literal name="icmp_ln239_4" val="0"/>
<literal name="icmp_ln239_5" val="0"/>
<literal name="icmp_ln239_6" val="0"/>
<literal name="icmp_ln239_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="680" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.8:2  %or_ln239_7 = or i32 %i2_0_0, 8

]]></Node>
<StgValue><ssdm name="or_ln239_7"/></StgValue>
</operation>

<operation id="772" st_id="45" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln239" val="0"/>
<literal name="icmp_ln239_1" val="0"/>
<literal name="icmp_ln239_2" val="0"/>
<literal name="icmp_ln239_3" val="0"/>
<literal name="icmp_ln239_4" val="0"/>
<literal name="icmp_ln239_5" val="0"/>
<literal name="icmp_ln239_6" val="0"/>
<literal name="icmp_ln239_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="681" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.8:3  %icmp_ln239_8 = icmp eq i32 %or_ln239_7, %req_partition_size

]]></Node>
<StgValue><ssdm name="icmp_ln239_8"/></StgValue>
</operation>

<operation id="773" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln239" val="0"/>
<literal name="icmp_ln239_1" val="0"/>
<literal name="icmp_ln239_2" val="0"/>
<literal name="icmp_ln239_3" val="0"/>
<literal name="icmp_ln239_4" val="0"/>
<literal name="icmp_ln239_5" val="0"/>
<literal name="icmp_ln239_6" val="0"/>
<literal name="icmp_ln239_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="682" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.8:4  br i1 %icmp_ln239_8, label %"tlp::ostream<UpdateReq>::write.region", label %.preheader.9

]]></Node>
<StgValue><ssdm name="br_ln239"/></StgValue>
</operation>

<operation id="774" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln239" val="0"/>
<literal name="icmp_ln239_1" val="0"/>
<literal name="icmp_ln239_2" val="0"/>
<literal name="icmp_ln239_3" val="0"/>
<literal name="icmp_ln239_4" val="0"/>
<literal name="icmp_ln239_5" val="0"/>
<literal name="icmp_ln239_6" val="0"/>
<literal name="icmp_ln239_7" val="0"/>
<literal name="icmp_ln239_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="684" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.9:0  %vertices_local_8_addr_2 = getelementptr [16384 x float]* %vertices_local_8, i64 0, i64 %zext_ln242

]]></Node>
<StgValue><ssdm name="vertices_local_8_addr_2"/></StgValue>
</operation>

<operation id="775" st_id="45" stage="1" lat="1">
<core>RAM_S2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln239" val="0"/>
<literal name="icmp_ln239_1" val="0"/>
<literal name="icmp_ln239_2" val="0"/>
<literal name="icmp_ln239_3" val="0"/>
<literal name="icmp_ln239_4" val="0"/>
<literal name="icmp_ln239_5" val="0"/>
<literal name="icmp_ln239_6" val="0"/>
<literal name="icmp_ln239_7" val="0"/>
<literal name="icmp_ln239_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="685" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
.preheader.9:1  store float 0.000000e+00, float* %vertices_local_8_addr_2, align 16

]]></Node>
<StgValue><ssdm name="store_ln242"/></StgValue>
</operation>

<operation id="776" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln239" val="0"/>
<literal name="icmp_ln239_1" val="0"/>
<literal name="icmp_ln239_2" val="0"/>
<literal name="icmp_ln239_3" val="0"/>
<literal name="icmp_ln239_4" val="0"/>
<literal name="icmp_ln239_5" val="0"/>
<literal name="icmp_ln239_6" val="0"/>
<literal name="icmp_ln239_7" val="0"/>
<literal name="icmp_ln239_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="686" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.9:2  %or_ln239_8 = or i32 %i2_0_0, 9

]]></Node>
<StgValue><ssdm name="or_ln239_8"/></StgValue>
</operation>

<operation id="777" st_id="45" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln239" val="0"/>
<literal name="icmp_ln239_1" val="0"/>
<literal name="icmp_ln239_2" val="0"/>
<literal name="icmp_ln239_3" val="0"/>
<literal name="icmp_ln239_4" val="0"/>
<literal name="icmp_ln239_5" val="0"/>
<literal name="icmp_ln239_6" val="0"/>
<literal name="icmp_ln239_7" val="0"/>
<literal name="icmp_ln239_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="687" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.9:3  %icmp_ln239_9 = icmp eq i32 %or_ln239_8, %req_partition_size

]]></Node>
<StgValue><ssdm name="icmp_ln239_9"/></StgValue>
</operation>

<operation id="778" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln239" val="0"/>
<literal name="icmp_ln239_1" val="0"/>
<literal name="icmp_ln239_2" val="0"/>
<literal name="icmp_ln239_3" val="0"/>
<literal name="icmp_ln239_4" val="0"/>
<literal name="icmp_ln239_5" val="0"/>
<literal name="icmp_ln239_6" val="0"/>
<literal name="icmp_ln239_7" val="0"/>
<literal name="icmp_ln239_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="688" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.9:4  br i1 %icmp_ln239_9, label %"tlp::ostream<UpdateReq>::write.region", label %.preheader.10

]]></Node>
<StgValue><ssdm name="br_ln239"/></StgValue>
</operation>

<operation id="779" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln239" val="0"/>
<literal name="icmp_ln239_1" val="0"/>
<literal name="icmp_ln239_2" val="0"/>
<literal name="icmp_ln239_3" val="0"/>
<literal name="icmp_ln239_4" val="0"/>
<literal name="icmp_ln239_5" val="0"/>
<literal name="icmp_ln239_6" val="0"/>
<literal name="icmp_ln239_7" val="0"/>
<literal name="icmp_ln239_8" val="0"/>
<literal name="icmp_ln239_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="690" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.10:0  %vertices_local_9_addr_1 = getelementptr [16384 x float]* %vertices_local_9, i64 0, i64 %zext_ln242

]]></Node>
<StgValue><ssdm name="vertices_local_9_addr_1"/></StgValue>
</operation>

<operation id="780" st_id="45" stage="1" lat="1">
<core>RAM_S2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln239" val="0"/>
<literal name="icmp_ln239_1" val="0"/>
<literal name="icmp_ln239_2" val="0"/>
<literal name="icmp_ln239_3" val="0"/>
<literal name="icmp_ln239_4" val="0"/>
<literal name="icmp_ln239_5" val="0"/>
<literal name="icmp_ln239_6" val="0"/>
<literal name="icmp_ln239_7" val="0"/>
<literal name="icmp_ln239_8" val="0"/>
<literal name="icmp_ln239_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="691" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
.preheader.10:1  store float 0.000000e+00, float* %vertices_local_9_addr_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln242"/></StgValue>
</operation>

<operation id="781" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln239" val="0"/>
<literal name="icmp_ln239_1" val="0"/>
<literal name="icmp_ln239_2" val="0"/>
<literal name="icmp_ln239_3" val="0"/>
<literal name="icmp_ln239_4" val="0"/>
<literal name="icmp_ln239_5" val="0"/>
<literal name="icmp_ln239_6" val="0"/>
<literal name="icmp_ln239_7" val="0"/>
<literal name="icmp_ln239_8" val="0"/>
<literal name="icmp_ln239_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="692" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.10:2  %or_ln239_9 = or i32 %i2_0_0, 10

]]></Node>
<StgValue><ssdm name="or_ln239_9"/></StgValue>
</operation>

<operation id="782" st_id="45" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln239" val="0"/>
<literal name="icmp_ln239_1" val="0"/>
<literal name="icmp_ln239_2" val="0"/>
<literal name="icmp_ln239_3" val="0"/>
<literal name="icmp_ln239_4" val="0"/>
<literal name="icmp_ln239_5" val="0"/>
<literal name="icmp_ln239_6" val="0"/>
<literal name="icmp_ln239_7" val="0"/>
<literal name="icmp_ln239_8" val="0"/>
<literal name="icmp_ln239_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="693" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.10:3  %icmp_ln239_10 = icmp eq i32 %or_ln239_9, %req_partition_size

]]></Node>
<StgValue><ssdm name="icmp_ln239_10"/></StgValue>
</operation>

<operation id="783" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln239" val="0"/>
<literal name="icmp_ln239_1" val="0"/>
<literal name="icmp_ln239_2" val="0"/>
<literal name="icmp_ln239_3" val="0"/>
<literal name="icmp_ln239_4" val="0"/>
<literal name="icmp_ln239_5" val="0"/>
<literal name="icmp_ln239_6" val="0"/>
<literal name="icmp_ln239_7" val="0"/>
<literal name="icmp_ln239_8" val="0"/>
<literal name="icmp_ln239_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="694" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.10:4  br i1 %icmp_ln239_10, label %"tlp::ostream<UpdateReq>::write.region", label %.preheader.11

]]></Node>
<StgValue><ssdm name="br_ln239"/></StgValue>
</operation>

<operation id="784" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln239" val="0"/>
<literal name="icmp_ln239_1" val="0"/>
<literal name="icmp_ln239_2" val="0"/>
<literal name="icmp_ln239_3" val="0"/>
<literal name="icmp_ln239_4" val="0"/>
<literal name="icmp_ln239_5" val="0"/>
<literal name="icmp_ln239_6" val="0"/>
<literal name="icmp_ln239_7" val="0"/>
<literal name="icmp_ln239_8" val="0"/>
<literal name="icmp_ln239_9" val="0"/>
<literal name="icmp_ln239_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="696" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.11:0  %vertices_local_10_addr_1 = getelementptr [16384 x float]* %vertices_local_10, i64 0, i64 %zext_ln242

]]></Node>
<StgValue><ssdm name="vertices_local_10_addr_1"/></StgValue>
</operation>

<operation id="785" st_id="45" stage="1" lat="1">
<core>RAM_S2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln239" val="0"/>
<literal name="icmp_ln239_1" val="0"/>
<literal name="icmp_ln239_2" val="0"/>
<literal name="icmp_ln239_3" val="0"/>
<literal name="icmp_ln239_4" val="0"/>
<literal name="icmp_ln239_5" val="0"/>
<literal name="icmp_ln239_6" val="0"/>
<literal name="icmp_ln239_7" val="0"/>
<literal name="icmp_ln239_8" val="0"/>
<literal name="icmp_ln239_9" val="0"/>
<literal name="icmp_ln239_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="697" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
.preheader.11:1  store float 0.000000e+00, float* %vertices_local_10_addr_1, align 8

]]></Node>
<StgValue><ssdm name="store_ln242"/></StgValue>
</operation>

<operation id="786" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln239" val="0"/>
<literal name="icmp_ln239_1" val="0"/>
<literal name="icmp_ln239_2" val="0"/>
<literal name="icmp_ln239_3" val="0"/>
<literal name="icmp_ln239_4" val="0"/>
<literal name="icmp_ln239_5" val="0"/>
<literal name="icmp_ln239_6" val="0"/>
<literal name="icmp_ln239_7" val="0"/>
<literal name="icmp_ln239_8" val="0"/>
<literal name="icmp_ln239_9" val="0"/>
<literal name="icmp_ln239_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="698" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.11:2  %or_ln239_10 = or i32 %i2_0_0, 11

]]></Node>
<StgValue><ssdm name="or_ln239_10"/></StgValue>
</operation>

<operation id="787" st_id="45" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln239" val="0"/>
<literal name="icmp_ln239_1" val="0"/>
<literal name="icmp_ln239_2" val="0"/>
<literal name="icmp_ln239_3" val="0"/>
<literal name="icmp_ln239_4" val="0"/>
<literal name="icmp_ln239_5" val="0"/>
<literal name="icmp_ln239_6" val="0"/>
<literal name="icmp_ln239_7" val="0"/>
<literal name="icmp_ln239_8" val="0"/>
<literal name="icmp_ln239_9" val="0"/>
<literal name="icmp_ln239_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="699" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.11:3  %icmp_ln239_11 = icmp eq i32 %or_ln239_10, %req_partition_size

]]></Node>
<StgValue><ssdm name="icmp_ln239_11"/></StgValue>
</operation>

<operation id="788" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln239" val="0"/>
<literal name="icmp_ln239_1" val="0"/>
<literal name="icmp_ln239_2" val="0"/>
<literal name="icmp_ln239_3" val="0"/>
<literal name="icmp_ln239_4" val="0"/>
<literal name="icmp_ln239_5" val="0"/>
<literal name="icmp_ln239_6" val="0"/>
<literal name="icmp_ln239_7" val="0"/>
<literal name="icmp_ln239_8" val="0"/>
<literal name="icmp_ln239_9" val="0"/>
<literal name="icmp_ln239_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="700" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.11:4  br i1 %icmp_ln239_11, label %"tlp::ostream<UpdateReq>::write.region", label %.preheader.12

]]></Node>
<StgValue><ssdm name="br_ln239"/></StgValue>
</operation>

<operation id="789" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln239" val="0"/>
<literal name="icmp_ln239_1" val="0"/>
<literal name="icmp_ln239_2" val="0"/>
<literal name="icmp_ln239_3" val="0"/>
<literal name="icmp_ln239_4" val="0"/>
<literal name="icmp_ln239_5" val="0"/>
<literal name="icmp_ln239_6" val="0"/>
<literal name="icmp_ln239_7" val="0"/>
<literal name="icmp_ln239_8" val="0"/>
<literal name="icmp_ln239_9" val="0"/>
<literal name="icmp_ln239_10" val="0"/>
<literal name="icmp_ln239_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="702" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.12:0  %vertices_local_11_addr_1 = getelementptr [16384 x float]* %vertices_local_11, i64 0, i64 %zext_ln242

]]></Node>
<StgValue><ssdm name="vertices_local_11_addr_1"/></StgValue>
</operation>

<operation id="790" st_id="45" stage="1" lat="1">
<core>RAM_S2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln239" val="0"/>
<literal name="icmp_ln239_1" val="0"/>
<literal name="icmp_ln239_2" val="0"/>
<literal name="icmp_ln239_3" val="0"/>
<literal name="icmp_ln239_4" val="0"/>
<literal name="icmp_ln239_5" val="0"/>
<literal name="icmp_ln239_6" val="0"/>
<literal name="icmp_ln239_7" val="0"/>
<literal name="icmp_ln239_8" val="0"/>
<literal name="icmp_ln239_9" val="0"/>
<literal name="icmp_ln239_10" val="0"/>
<literal name="icmp_ln239_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="703" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
.preheader.12:1  store float 0.000000e+00, float* %vertices_local_11_addr_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln242"/></StgValue>
</operation>

<operation id="791" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln239" val="0"/>
<literal name="icmp_ln239_1" val="0"/>
<literal name="icmp_ln239_2" val="0"/>
<literal name="icmp_ln239_3" val="0"/>
<literal name="icmp_ln239_4" val="0"/>
<literal name="icmp_ln239_5" val="0"/>
<literal name="icmp_ln239_6" val="0"/>
<literal name="icmp_ln239_7" val="0"/>
<literal name="icmp_ln239_8" val="0"/>
<literal name="icmp_ln239_9" val="0"/>
<literal name="icmp_ln239_10" val="0"/>
<literal name="icmp_ln239_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="704" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.12:2  %or_ln239_11 = or i32 %i2_0_0, 12

]]></Node>
<StgValue><ssdm name="or_ln239_11"/></StgValue>
</operation>

<operation id="792" st_id="45" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln239" val="0"/>
<literal name="icmp_ln239_1" val="0"/>
<literal name="icmp_ln239_2" val="0"/>
<literal name="icmp_ln239_3" val="0"/>
<literal name="icmp_ln239_4" val="0"/>
<literal name="icmp_ln239_5" val="0"/>
<literal name="icmp_ln239_6" val="0"/>
<literal name="icmp_ln239_7" val="0"/>
<literal name="icmp_ln239_8" val="0"/>
<literal name="icmp_ln239_9" val="0"/>
<literal name="icmp_ln239_10" val="0"/>
<literal name="icmp_ln239_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="705" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.12:3  %icmp_ln239_12 = icmp eq i32 %or_ln239_11, %req_partition_size

]]></Node>
<StgValue><ssdm name="icmp_ln239_12"/></StgValue>
</operation>

<operation id="793" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln239" val="0"/>
<literal name="icmp_ln239_1" val="0"/>
<literal name="icmp_ln239_2" val="0"/>
<literal name="icmp_ln239_3" val="0"/>
<literal name="icmp_ln239_4" val="0"/>
<literal name="icmp_ln239_5" val="0"/>
<literal name="icmp_ln239_6" val="0"/>
<literal name="icmp_ln239_7" val="0"/>
<literal name="icmp_ln239_8" val="0"/>
<literal name="icmp_ln239_9" val="0"/>
<literal name="icmp_ln239_10" val="0"/>
<literal name="icmp_ln239_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="706" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.12:4  br i1 %icmp_ln239_12, label %"tlp::ostream<UpdateReq>::write.region", label %.preheader.13

]]></Node>
<StgValue><ssdm name="br_ln239"/></StgValue>
</operation>

<operation id="794" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln239" val="0"/>
<literal name="icmp_ln239_1" val="0"/>
<literal name="icmp_ln239_2" val="0"/>
<literal name="icmp_ln239_3" val="0"/>
<literal name="icmp_ln239_4" val="0"/>
<literal name="icmp_ln239_5" val="0"/>
<literal name="icmp_ln239_6" val="0"/>
<literal name="icmp_ln239_7" val="0"/>
<literal name="icmp_ln239_8" val="0"/>
<literal name="icmp_ln239_9" val="0"/>
<literal name="icmp_ln239_10" val="0"/>
<literal name="icmp_ln239_11" val="0"/>
<literal name="icmp_ln239_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="708" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.13:0  %vertices_local_12_addr_1 = getelementptr [16384 x float]* %vertices_local_12, i64 0, i64 %zext_ln242

]]></Node>
<StgValue><ssdm name="vertices_local_12_addr_1"/></StgValue>
</operation>

<operation id="795" st_id="45" stage="1" lat="1">
<core>RAM_S2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln239" val="0"/>
<literal name="icmp_ln239_1" val="0"/>
<literal name="icmp_ln239_2" val="0"/>
<literal name="icmp_ln239_3" val="0"/>
<literal name="icmp_ln239_4" val="0"/>
<literal name="icmp_ln239_5" val="0"/>
<literal name="icmp_ln239_6" val="0"/>
<literal name="icmp_ln239_7" val="0"/>
<literal name="icmp_ln239_8" val="0"/>
<literal name="icmp_ln239_9" val="0"/>
<literal name="icmp_ln239_10" val="0"/>
<literal name="icmp_ln239_11" val="0"/>
<literal name="icmp_ln239_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="709" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
.preheader.13:1  store float 0.000000e+00, float* %vertices_local_12_addr_1, align 16

]]></Node>
<StgValue><ssdm name="store_ln242"/></StgValue>
</operation>

<operation id="796" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln239" val="0"/>
<literal name="icmp_ln239_1" val="0"/>
<literal name="icmp_ln239_2" val="0"/>
<literal name="icmp_ln239_3" val="0"/>
<literal name="icmp_ln239_4" val="0"/>
<literal name="icmp_ln239_5" val="0"/>
<literal name="icmp_ln239_6" val="0"/>
<literal name="icmp_ln239_7" val="0"/>
<literal name="icmp_ln239_8" val="0"/>
<literal name="icmp_ln239_9" val="0"/>
<literal name="icmp_ln239_10" val="0"/>
<literal name="icmp_ln239_11" val="0"/>
<literal name="icmp_ln239_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="710" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.13:2  %or_ln239_12 = or i32 %i2_0_0, 13

]]></Node>
<StgValue><ssdm name="or_ln239_12"/></StgValue>
</operation>

<operation id="797" st_id="45" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln239" val="0"/>
<literal name="icmp_ln239_1" val="0"/>
<literal name="icmp_ln239_2" val="0"/>
<literal name="icmp_ln239_3" val="0"/>
<literal name="icmp_ln239_4" val="0"/>
<literal name="icmp_ln239_5" val="0"/>
<literal name="icmp_ln239_6" val="0"/>
<literal name="icmp_ln239_7" val="0"/>
<literal name="icmp_ln239_8" val="0"/>
<literal name="icmp_ln239_9" val="0"/>
<literal name="icmp_ln239_10" val="0"/>
<literal name="icmp_ln239_11" val="0"/>
<literal name="icmp_ln239_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="711" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.13:3  %icmp_ln239_13 = icmp eq i32 %or_ln239_12, %req_partition_size

]]></Node>
<StgValue><ssdm name="icmp_ln239_13"/></StgValue>
</operation>

<operation id="798" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln239" val="0"/>
<literal name="icmp_ln239_1" val="0"/>
<literal name="icmp_ln239_2" val="0"/>
<literal name="icmp_ln239_3" val="0"/>
<literal name="icmp_ln239_4" val="0"/>
<literal name="icmp_ln239_5" val="0"/>
<literal name="icmp_ln239_6" val="0"/>
<literal name="icmp_ln239_7" val="0"/>
<literal name="icmp_ln239_8" val="0"/>
<literal name="icmp_ln239_9" val="0"/>
<literal name="icmp_ln239_10" val="0"/>
<literal name="icmp_ln239_11" val="0"/>
<literal name="icmp_ln239_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="712" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.13:4  br i1 %icmp_ln239_13, label %"tlp::ostream<UpdateReq>::write.region", label %.preheader.14

]]></Node>
<StgValue><ssdm name="br_ln239"/></StgValue>
</operation>

<operation id="799" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln239" val="0"/>
<literal name="icmp_ln239_1" val="0"/>
<literal name="icmp_ln239_2" val="0"/>
<literal name="icmp_ln239_3" val="0"/>
<literal name="icmp_ln239_4" val="0"/>
<literal name="icmp_ln239_5" val="0"/>
<literal name="icmp_ln239_6" val="0"/>
<literal name="icmp_ln239_7" val="0"/>
<literal name="icmp_ln239_8" val="0"/>
<literal name="icmp_ln239_9" val="0"/>
<literal name="icmp_ln239_10" val="0"/>
<literal name="icmp_ln239_11" val="0"/>
<literal name="icmp_ln239_12" val="0"/>
<literal name="icmp_ln239_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="714" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.14:0  %vertices_local_13_addr_1 = getelementptr [16384 x float]* %vertices_local_13, i64 0, i64 %zext_ln242

]]></Node>
<StgValue><ssdm name="vertices_local_13_addr_1"/></StgValue>
</operation>

<operation id="800" st_id="45" stage="1" lat="1">
<core>RAM_S2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln239" val="0"/>
<literal name="icmp_ln239_1" val="0"/>
<literal name="icmp_ln239_2" val="0"/>
<literal name="icmp_ln239_3" val="0"/>
<literal name="icmp_ln239_4" val="0"/>
<literal name="icmp_ln239_5" val="0"/>
<literal name="icmp_ln239_6" val="0"/>
<literal name="icmp_ln239_7" val="0"/>
<literal name="icmp_ln239_8" val="0"/>
<literal name="icmp_ln239_9" val="0"/>
<literal name="icmp_ln239_10" val="0"/>
<literal name="icmp_ln239_11" val="0"/>
<literal name="icmp_ln239_12" val="0"/>
<literal name="icmp_ln239_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="715" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
.preheader.14:1  store float 0.000000e+00, float* %vertices_local_13_addr_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln242"/></StgValue>
</operation>

<operation id="801" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln239" val="0"/>
<literal name="icmp_ln239_1" val="0"/>
<literal name="icmp_ln239_2" val="0"/>
<literal name="icmp_ln239_3" val="0"/>
<literal name="icmp_ln239_4" val="0"/>
<literal name="icmp_ln239_5" val="0"/>
<literal name="icmp_ln239_6" val="0"/>
<literal name="icmp_ln239_7" val="0"/>
<literal name="icmp_ln239_8" val="0"/>
<literal name="icmp_ln239_9" val="0"/>
<literal name="icmp_ln239_10" val="0"/>
<literal name="icmp_ln239_11" val="0"/>
<literal name="icmp_ln239_12" val="0"/>
<literal name="icmp_ln239_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="716" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.14:2  %or_ln239_13 = or i32 %i2_0_0, 14

]]></Node>
<StgValue><ssdm name="or_ln239_13"/></StgValue>
</operation>

<operation id="802" st_id="45" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln239" val="0"/>
<literal name="icmp_ln239_1" val="0"/>
<literal name="icmp_ln239_2" val="0"/>
<literal name="icmp_ln239_3" val="0"/>
<literal name="icmp_ln239_4" val="0"/>
<literal name="icmp_ln239_5" val="0"/>
<literal name="icmp_ln239_6" val="0"/>
<literal name="icmp_ln239_7" val="0"/>
<literal name="icmp_ln239_8" val="0"/>
<literal name="icmp_ln239_9" val="0"/>
<literal name="icmp_ln239_10" val="0"/>
<literal name="icmp_ln239_11" val="0"/>
<literal name="icmp_ln239_12" val="0"/>
<literal name="icmp_ln239_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="717" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.14:3  %icmp_ln239_14 = icmp eq i32 %or_ln239_13, %req_partition_size

]]></Node>
<StgValue><ssdm name="icmp_ln239_14"/></StgValue>
</operation>

<operation id="803" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln239" val="0"/>
<literal name="icmp_ln239_1" val="0"/>
<literal name="icmp_ln239_2" val="0"/>
<literal name="icmp_ln239_3" val="0"/>
<literal name="icmp_ln239_4" val="0"/>
<literal name="icmp_ln239_5" val="0"/>
<literal name="icmp_ln239_6" val="0"/>
<literal name="icmp_ln239_7" val="0"/>
<literal name="icmp_ln239_8" val="0"/>
<literal name="icmp_ln239_9" val="0"/>
<literal name="icmp_ln239_10" val="0"/>
<literal name="icmp_ln239_11" val="0"/>
<literal name="icmp_ln239_12" val="0"/>
<literal name="icmp_ln239_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="718" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.14:4  br i1 %icmp_ln239_14, label %"tlp::ostream<UpdateReq>::write.region", label %.preheader.15

]]></Node>
<StgValue><ssdm name="br_ln239"/></StgValue>
</operation>

<operation id="804" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln239" val="0"/>
<literal name="icmp_ln239_1" val="0"/>
<literal name="icmp_ln239_2" val="0"/>
<literal name="icmp_ln239_3" val="0"/>
<literal name="icmp_ln239_4" val="0"/>
<literal name="icmp_ln239_5" val="0"/>
<literal name="icmp_ln239_6" val="0"/>
<literal name="icmp_ln239_7" val="0"/>
<literal name="icmp_ln239_8" val="0"/>
<literal name="icmp_ln239_9" val="0"/>
<literal name="icmp_ln239_10" val="0"/>
<literal name="icmp_ln239_11" val="0"/>
<literal name="icmp_ln239_12" val="0"/>
<literal name="icmp_ln239_13" val="0"/>
<literal name="icmp_ln239_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="720" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.15:0  %vertices_local_14_addr_1 = getelementptr [16384 x float]* %vertices_local_14, i64 0, i64 %zext_ln242

]]></Node>
<StgValue><ssdm name="vertices_local_14_addr_1"/></StgValue>
</operation>

<operation id="805" st_id="45" stage="1" lat="1">
<core>RAM_S2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln239" val="0"/>
<literal name="icmp_ln239_1" val="0"/>
<literal name="icmp_ln239_2" val="0"/>
<literal name="icmp_ln239_3" val="0"/>
<literal name="icmp_ln239_4" val="0"/>
<literal name="icmp_ln239_5" val="0"/>
<literal name="icmp_ln239_6" val="0"/>
<literal name="icmp_ln239_7" val="0"/>
<literal name="icmp_ln239_8" val="0"/>
<literal name="icmp_ln239_9" val="0"/>
<literal name="icmp_ln239_10" val="0"/>
<literal name="icmp_ln239_11" val="0"/>
<literal name="icmp_ln239_12" val="0"/>
<literal name="icmp_ln239_13" val="0"/>
<literal name="icmp_ln239_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="721" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
.preheader.15:1  store float 0.000000e+00, float* %vertices_local_14_addr_1, align 8

]]></Node>
<StgValue><ssdm name="store_ln242"/></StgValue>
</operation>

<operation id="806" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln239" val="0"/>
<literal name="icmp_ln239_1" val="0"/>
<literal name="icmp_ln239_2" val="0"/>
<literal name="icmp_ln239_3" val="0"/>
<literal name="icmp_ln239_4" val="0"/>
<literal name="icmp_ln239_5" val="0"/>
<literal name="icmp_ln239_6" val="0"/>
<literal name="icmp_ln239_7" val="0"/>
<literal name="icmp_ln239_8" val="0"/>
<literal name="icmp_ln239_9" val="0"/>
<literal name="icmp_ln239_10" val="0"/>
<literal name="icmp_ln239_11" val="0"/>
<literal name="icmp_ln239_12" val="0"/>
<literal name="icmp_ln239_13" val="0"/>
<literal name="icmp_ln239_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="722" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.15:2  %or_ln239_14 = or i32 %i2_0_0, 15

]]></Node>
<StgValue><ssdm name="or_ln239_14"/></StgValue>
</operation>

<operation id="807" st_id="45" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln239" val="0"/>
<literal name="icmp_ln239_1" val="0"/>
<literal name="icmp_ln239_2" val="0"/>
<literal name="icmp_ln239_3" val="0"/>
<literal name="icmp_ln239_4" val="0"/>
<literal name="icmp_ln239_5" val="0"/>
<literal name="icmp_ln239_6" val="0"/>
<literal name="icmp_ln239_7" val="0"/>
<literal name="icmp_ln239_8" val="0"/>
<literal name="icmp_ln239_9" val="0"/>
<literal name="icmp_ln239_10" val="0"/>
<literal name="icmp_ln239_11" val="0"/>
<literal name="icmp_ln239_12" val="0"/>
<literal name="icmp_ln239_13" val="0"/>
<literal name="icmp_ln239_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="723" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.15:3  %icmp_ln239_15 = icmp eq i32 %or_ln239_14, %req_partition_size

]]></Node>
<StgValue><ssdm name="icmp_ln239_15"/></StgValue>
</operation>

<operation id="808" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln239" val="0"/>
<literal name="icmp_ln239_1" val="0"/>
<literal name="icmp_ln239_2" val="0"/>
<literal name="icmp_ln239_3" val="0"/>
<literal name="icmp_ln239_4" val="0"/>
<literal name="icmp_ln239_5" val="0"/>
<literal name="icmp_ln239_6" val="0"/>
<literal name="icmp_ln239_7" val="0"/>
<literal name="icmp_ln239_8" val="0"/>
<literal name="icmp_ln239_9" val="0"/>
<literal name="icmp_ln239_10" val="0"/>
<literal name="icmp_ln239_11" val="0"/>
<literal name="icmp_ln239_12" val="0"/>
<literal name="icmp_ln239_13" val="0"/>
<literal name="icmp_ln239_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="724" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.15:4  br i1 %icmp_ln239_15, label %"tlp::ostream<UpdateReq>::write.region", label %branch527

]]></Node>
<StgValue><ssdm name="br_ln239"/></StgValue>
</operation>

<operation id="809" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln239" val="0"/>
<literal name="icmp_ln239_1" val="0"/>
<literal name="icmp_ln239_2" val="0"/>
<literal name="icmp_ln239_3" val="0"/>
<literal name="icmp_ln239_4" val="0"/>
<literal name="icmp_ln239_5" val="0"/>
<literal name="icmp_ln239_6" val="0"/>
<literal name="icmp_ln239_7" val="0"/>
<literal name="icmp_ln239_8" val="0"/>
<literal name="icmp_ln239_9" val="0"/>
<literal name="icmp_ln239_10" val="0"/>
<literal name="icmp_ln239_11" val="0"/>
<literal name="icmp_ln239_12" val="0"/>
<literal name="icmp_ln239_13" val="0"/>
<literal name="icmp_ln239_14" val="0"/>
<literal name="icmp_ln239_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="726" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch527:0  %vertices_local_15_addr_1 = getelementptr [16384 x float]* %vertices_local_15, i64 0, i64 %zext_ln242

]]></Node>
<StgValue><ssdm name="vertices_local_15_addr_1"/></StgValue>
</operation>

<operation id="810" st_id="45" stage="1" lat="1">
<core>RAM_S2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln239" val="0"/>
<literal name="icmp_ln239_1" val="0"/>
<literal name="icmp_ln239_2" val="0"/>
<literal name="icmp_ln239_3" val="0"/>
<literal name="icmp_ln239_4" val="0"/>
<literal name="icmp_ln239_5" val="0"/>
<literal name="icmp_ln239_6" val="0"/>
<literal name="icmp_ln239_7" val="0"/>
<literal name="icmp_ln239_8" val="0"/>
<literal name="icmp_ln239_9" val="0"/>
<literal name="icmp_ln239_10" val="0"/>
<literal name="icmp_ln239_11" val="0"/>
<literal name="icmp_ln239_12" val="0"/>
<literal name="icmp_ln239_13" val="0"/>
<literal name="icmp_ln239_14" val="0"/>
<literal name="icmp_ln239_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="727" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
branch527:1  store float 0.000000e+00, float* %vertices_local_15_addr_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln242"/></StgValue>
</operation>

<operation id="811" st_id="45" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln239" val="0"/>
<literal name="icmp_ln239_1" val="0"/>
<literal name="icmp_ln239_2" val="0"/>
<literal name="icmp_ln239_3" val="0"/>
<literal name="icmp_ln239_4" val="0"/>
<literal name="icmp_ln239_5" val="0"/>
<literal name="icmp_ln239_6" val="0"/>
<literal name="icmp_ln239_7" val="0"/>
<literal name="icmp_ln239_8" val="0"/>
<literal name="icmp_ln239_9" val="0"/>
<literal name="icmp_ln239_10" val="0"/>
<literal name="icmp_ln239_11" val="0"/>
<literal name="icmp_ln239_12" val="0"/>
<literal name="icmp_ln239_13" val="0"/>
<literal name="icmp_ln239_14" val="0"/>
<literal name="icmp_ln239_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="728" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch527:2  %add_ln239 = add i32 %i2_0_0, 16

]]></Node>
<StgValue><ssdm name="add_ln239"/></StgValue>
</operation>

<operation id="812" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln239" val="0"/>
<literal name="icmp_ln239_1" val="0"/>
<literal name="icmp_ln239_2" val="0"/>
<literal name="icmp_ln239_3" val="0"/>
<literal name="icmp_ln239_4" val="0"/>
<literal name="icmp_ln239_5" val="0"/>
<literal name="icmp_ln239_6" val="0"/>
<literal name="icmp_ln239_7" val="0"/>
<literal name="icmp_ln239_8" val="0"/>
<literal name="icmp_ln239_9" val="0"/>
<literal name="icmp_ln239_10" val="0"/>
<literal name="icmp_ln239_11" val="0"/>
<literal name="icmp_ln239_12" val="0"/>
<literal name="icmp_ln239_13" val="0"/>
<literal name="icmp_ln239_14" val="0"/>
<literal name="icmp_ln239_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="729" bw="0" op_0_bw="0">
<![CDATA[
branch527:3  br label %.preheader.0

]]></Node>
<StgValue><ssdm name="br_ln239"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="813" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="731" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
tlp::ostream<UpdateReq>::write.region:0  %rbegin10 = call i32 (...)* @_ssdm_op_SpecRegionBegin([38 x i8]* @tlp_KD_KD_ostream_MD_UpdateReq_OD_KD_KD_write_OC_region_str) nounwind

]]></Node>
<StgValue><ssdm name="rbegin10"/></StgValue>
</operation>

<operation id="814" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="732" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
tlp::ostream<UpdateReq>::write.region:1  call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specprotocol_ln143"/></StgValue>
</operation>

<operation id="815" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="733" bw="50" op_0_bw="50" op_1_bw="1" op_2_bw="32" op_3_bw="16" op_4_bw="1">
<![CDATA[
tlp::ostream<UpdateReq>::write.region:2  %tmp_951 = call i50 @_ssdm_op_BitConcatenate.i50.i1.i32.i16.i1(i1 false, i32 %req_num_edges, i16 %req_pid, i1 true)

]]></Node>
<StgValue><ssdm name="tmp_951"/></StgValue>
</operation>

<operation id="816" st_id="46" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="734" bw="0" op_0_bw="0" op_1_bw="50" op_2_bw="50" op_3_bw="0">
<![CDATA[
tlp::ostream<UpdateReq>::write.region:3  call void @_ssdm_op_Write.ap_fifo.volatile.i50P(i50* %update_req_q_fifo_V, i50 %tmp_951)

]]></Node>
<StgValue><ssdm name="write_ln144"/></StgValue>
</operation>

<operation id="817" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="735" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
tlp::ostream<UpdateReq>::write.region:4  %rend85 = call i32 (...)* @_ssdm_op_SpecRegionEnd([38 x i8]* @tlp_KD_KD_ostream_MD_UpdateReq_OD_KD_KD_write_OC_region_str, i32 %rbegin10) nounwind

]]></Node>
<StgValue><ssdm name="rend85"/></StgValue>
</operation>

<operation id="818" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="736" bw="0" op_0_bw="0">
<![CDATA[
tlp::ostream<UpdateReq>::write.region:5  br label %"tlp::istream<tlp::vec_t<Update, 8ul> >::eos.region_begin"

]]></Node>
<StgValue><ssdm name="br_ln247"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="819" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="738" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
tlp::istream<tlp::vec_t<Update, 8ul> >::eos.region_begin:0  %rbegin11 = call i32 (...)* @_ssdm_op_SpecRegionBegin([51 x i8]* @tlp_KD_KD_istream_MD_tlp_KD_KD_vec_t_MD_Update_MC_AC_8ul_OD_AC_OD_KD_KD_eos_OC_region_str) nounwind

]]></Node>
<StgValue><ssdm name="rbegin11"/></StgValue>
</operation>

<operation id="820" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="739" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
tlp::istream<tlp::vec_t<Update, 8ul> >::eos.region_begin:1  call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specprotocol_ln33"/></StgValue>
</operation>

<operation id="821" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="740" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
tlp::istream<tlp::vec_t<Update, 8ul> >::eos.region_begin:2  %rbegin_i1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([53 x i8]* @tlp_KD_KD_istream_MD_tlp_KD_KD_vec_t_MD_Update_MC_AC_8ul_OD_AC_OD_KD_KD_empty_OC_region_str) nounwind

]]></Node>
<StgValue><ssdm name="rbegin_i1"/></StgValue>
</operation>

<operation id="822" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="741" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
tlp::istream<tlp::vec_t<Update, 8ul> >::eos.region_begin:3  call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specprotocol_ln21"/></StgValue>
</operation>

<operation id="823" st_id="47" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="742" bw="1" op_0_bw="1" op_1_bw="513" op_2_bw="32" op_3_bw="0" op_4_bw="513">
<![CDATA[
tlp::istream<tlp::vec_t<Update, 8ul> >::eos.region_begin:4  %tmp_98 = call i1 @_ssdm_op_NbReadReq.ap_fifo.i513P(i513* %update_in_q_fifo_V, i32 1)

]]></Node>
<StgValue><ssdm name="tmp_98"/></StgValue>
</operation>

<operation id="824" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="743" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
tlp::istream<tlp::vec_t<Update, 8ul> >::eos.region_begin:5  %rend_i93 = call i32 (...)* @_ssdm_op_SpecRegionEnd([53 x i8]* @tlp_KD_KD_istream_MD_tlp_KD_KD_vec_t_MD_Update_MC_AC_8ul_OD_AC_OD_KD_KD_empty_OC_region_str, i32 %rbegin_i1) nounwind

]]></Node>
<StgValue><ssdm name="rend_i93"/></StgValue>
</operation>

<operation id="825" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="744" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
tlp::istream<tlp::vec_t<Update, 8ul> >::eos.region_begin:6  br i1 %tmp_98, label %3, label %"tlp::istream<tlp::vec_t<Update, 8ul> >::eos.region_end"

]]></Node>
<StgValue><ssdm name="br_ln34"/></StgValue>
</operation>

<operation id="826" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="746" bw="513" op_0_bw="513" op_1_bw="513" op_2_bw="0">
<![CDATA[
:0  %update_in_q_peek_val_read = call i513 @_ssdm_op_Read.ap_auto.i513P(i513* %update_in_q_peek_val)

]]></Node>
<StgValue><ssdm name="update_in_q_peek_val_read"/></StgValue>
</operation>

<operation id="827" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="747" bw="1" op_0_bw="1" op_1_bw="513" op_2_bw="32">
<![CDATA[
:1  %tmp_33 = call i1 @_ssdm_op_BitSelect.i1.i513.i32(i513 %update_in_q_peek_val_read, i32 512)

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="828" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="748" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %"tlp::istream<tlp::vec_t<Update, 8ul> >::eos.region_end"

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="829" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="750" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
tlp::istream<tlp::vec_t<Update, 8ul> >::eos.region_end:0  %empty_225 = phi i1 [ %tmp_33, %3 ], [ false, %"tlp::istream<tlp::vec_t<Update, 8ul> >::eos.region_begin" ]

]]></Node>
<StgValue><ssdm name="empty_225"/></StgValue>
</operation>

<operation id="830" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="751" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
tlp::istream<tlp::vec_t<Update, 8ul> >::eos.region_end:1  %rend90 = call i32 (...)* @_ssdm_op_SpecRegionEnd([51 x i8]* @tlp_KD_KD_istream_MD_tlp_KD_KD_vec_t_MD_Update_MC_AC_8ul_OD_AC_OD_KD_KD_eos_OC_region_str, i32 %rbegin11) nounwind

]]></Node>
<StgValue><ssdm name="rend90"/></StgValue>
</operation>

<operation id="831" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="752" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
tlp::istream<tlp::vec_t<Update, 8ul> >::eos.region_end:2  %and_ln247 = and i1 %empty_225, %tmp_98

]]></Node>
<StgValue><ssdm name="and_ln247"/></StgValue>
</operation>

<operation id="832" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="753" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
tlp::istream<tlp::vec_t<Update, 8ul> >::eos.region_end:3  br i1 %and_ln247, label %"tlp::istream<tlp::vec_t<Update, 8ul> >::open.region", label %.critedge3

]]></Node>
<StgValue><ssdm name="br_ln247"/></StgValue>
</operation>

<operation id="833" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln247" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="755" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.critedge3:0  call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str19) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln247"/></StgValue>
</operation>

<operation id="834" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln247" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="756" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.critedge3:1  br i1 %tmp_98, label %hls_label_2_begin, label %.critedge3._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln247"/></StgValue>
</operation>

<operation id="835" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
<literal name="and_ln247" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="758" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_2_begin:0  %tmp_7 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str20)

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="836" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
<literal name="and_ln247" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="759" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
hls_label_2_begin:1  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln248"/></StgValue>
</operation>

<operation id="837" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
<literal name="and_ln247" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="760" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_2_begin:2  %rbegin14 = call i32 (...)* @_ssdm_op_SpecRegionBegin([52 x i8]* @tlp_KD_KD_istream_MD_tlp_KD_KD_vec_t_MD_Update_MC_AC_8ul_OD_AC_OD_KD_KD_read_OC_region_str) nounwind

]]></Node>
<StgValue><ssdm name="rbegin14"/></StgValue>
</operation>

<operation id="838" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
<literal name="and_ln247" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="761" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
hls_label_2_begin:3  call void (...)* @_ssdm_op_SpecLatency(i32 0, i32 1, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="speclatency_ln94"/></StgValue>
</operation>

<operation id="839" st_id="47" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
<literal name="and_ln247" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="762" bw="514" op_0_bw="514" op_1_bw="513" op_2_bw="0" op_3_bw="513" op_4_bw="1">
<![CDATA[
hls_label_2_begin:4  %update_in_q_fifo_V_read = call { i1, i513 } @_ssdm_op_NbRead.ap_fifo.volatile.i513P(i513* %update_in_q_fifo_V)

]]></Node>
<StgValue><ssdm name="update_in_q_fifo_V_read"/></StgValue>
</operation>

<operation id="840" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
<literal name="and_ln247" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="763" bw="513" op_0_bw="514">
<![CDATA[
hls_label_2_begin:5  %tmp_1045 = extractvalue { i1, i513 } %update_in_q_fifo_V_read, 1

]]></Node>
<StgValue><ssdm name="tmp_1045"/></StgValue>
</operation>

<operation id="841" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
<literal name="and_ln247" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="764" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_2_begin:6  %rend95 = call i32 (...)* @_ssdm_op_SpecRegionEnd([52 x i8]* @tlp_KD_KD_istream_MD_tlp_KD_KD_vec_t_MD_Update_MC_AC_8ul_OD_AC_OD_KD_KD_read_OC_region_str, i32 %rbegin14) nounwind

]]></Node>
<StgValue><ssdm name="rend95"/></StgValue>
</operation>

<operation id="842" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
<literal name="and_ln247" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="765" bw="32" op_0_bw="513">
<![CDATA[
hls_label_2_begin:7  %trunc_ln106_39 = trunc i513 %tmp_1045 to i32

]]></Node>
<StgValue><ssdm name="trunc_ln106_39"/></StgValue>
</operation>

<operation id="843" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
<literal name="and_ln247" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="766" bw="32" op_0_bw="32" op_1_bw="513" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_2_begin:8  %trunc_ln106_20 = call i32 @_ssdm_op_PartSelect.i32.i513.i32.i32(i513 %tmp_1045, i32 32, i32 63)

]]></Node>
<StgValue><ssdm name="trunc_ln106_20"/></StgValue>
</operation>

<operation id="844" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
<literal name="and_ln247" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="767" bw="32" op_0_bw="32">
<![CDATA[
hls_label_2_begin:9  %bitcast_ln106_16 = bitcast i32 %trunc_ln106_20 to float

]]></Node>
<StgValue><ssdm name="bitcast_ln106_16"/></StgValue>
</operation>

<operation id="845" st_id="47" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
<literal name="and_ln247" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="768" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_2_begin:10  %icmp_ln256 = icmp eq i32 %trunc_ln106_39, 0

]]></Node>
<StgValue><ssdm name="icmp_ln256"/></StgValue>
</operation>

<operation id="846" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
<literal name="and_ln247" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="769" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
hls_label_2_begin:11  br i1 %icmp_ln256, label %._crit_edge15.0, label %hls_label_4_begin

]]></Node>
<StgValue><ssdm name="br_ln256"/></StgValue>
</operation>

<operation id="847" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
<literal name="and_ln247" val="0"/>
<literal name="icmp_ln256" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="771" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_4_begin:0  %tmp_24 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str22)

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="848" st_id="47" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
<literal name="and_ln247" val="0"/>
<literal name="icmp_ln256" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="772" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:1  %sub_ln257 = sub i32 %trunc_ln106_39, %base_vid

]]></Node>
<StgValue><ssdm name="sub_ln257"/></StgValue>
</operation>

<operation id="849" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
<literal name="and_ln247" val="0"/>
<literal name="icmp_ln256" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="773" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
hls_label_4_begin:2  call void (...)* @_ssdm_op_SpecLatency(i32 0, i32 4, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="speclatency_ln260"/></StgValue>
</operation>

<operation id="850" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
<literal name="and_ln247" val="0"/>
<literal name="icmp_ln256" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="774" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_4_begin:3  %trunc_ln262_8 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %sub_ln257, i32 4, i32 19)

]]></Node>
<StgValue><ssdm name="trunc_ln262_8"/></StgValue>
</operation>

<operation id="851" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
<literal name="and_ln247" val="0"/>
<literal name="icmp_ln256" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="775" bw="64" op_0_bw="16">
<![CDATA[
hls_label_4_begin:4  %zext_ln262 = zext i16 %trunc_ln262_8 to i64

]]></Node>
<StgValue><ssdm name="zext_ln262"/></StgValue>
</operation>

<operation id="852" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
<literal name="and_ln247" val="0"/>
<literal name="icmp_ln256" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="776" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_4_begin:5  %vertices_local_0_addr_4 = getelementptr [16384 x float]* %vertices_local_0, i64 0, i64 %zext_ln262

]]></Node>
<StgValue><ssdm name="vertices_local_0_addr_4"/></StgValue>
</operation>

<operation id="853" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
<literal name="and_ln247" val="0"/>
<literal name="icmp_ln256" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="777" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_4_begin:6  %vertices_local_8_addr_4 = getelementptr [16384 x float]* %vertices_local_8, i64 0, i64 %zext_ln262

]]></Node>
<StgValue><ssdm name="vertices_local_8_addr_4"/></StgValue>
</operation>

<operation id="854" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
<literal name="and_ln247" val="0"/>
<literal name="icmp_ln256" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="778" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_4_begin:7  %tmp_87 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %sub_ln257, i32 3)

]]></Node>
<StgValue><ssdm name="tmp_87"/></StgValue>
</operation>

<operation id="855" st_id="47" stage="2" lat="2">
<core>RAM_S2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
<literal name="and_ln247" val="0"/>
<literal name="icmp_ln256" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="779" bw="32" op_0_bw="14">
<![CDATA[
hls_label_4_begin:8  %vertices_local_0_load_2 = load float* %vertices_local_0_addr_4, align 16

]]></Node>
<StgValue><ssdm name="vertices_local_0_load_2"/></StgValue>
</operation>

<operation id="856" st_id="47" stage="2" lat="2">
<core>RAM_S2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
<literal name="and_ln247" val="0"/>
<literal name="icmp_ln256" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="780" bw="32" op_0_bw="14">
<![CDATA[
hls_label_4_begin:9  %vertices_local_8_load_2 = load float* %vertices_local_8_addr_4, align 16

]]></Node>
<StgValue><ssdm name="vertices_local_8_load_2"/></StgValue>
</operation>

<operation id="857" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
<literal name="and_ln247" val="0"/>
<literal name="icmp_ln256" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="783" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
hls_label_4_begin:12  br i1 %tmp_87, label %branch488, label %branch480

]]></Node>
<StgValue><ssdm name="br_ln262"/></StgValue>
</operation>

<operation id="858" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
<literal name="and_ln247" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="794" bw="32" op_0_bw="32" op_1_bw="513" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge15.0:0  %trunc_ln106_3_1 = call i32 @_ssdm_op_PartSelect.i32.i513.i32.i32(i513 %tmp_1045, i32 64, i32 95)

]]></Node>
<StgValue><ssdm name="trunc_ln106_3_1"/></StgValue>
</operation>

<operation id="859" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
<literal name="and_ln247" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="795" bw="32" op_0_bw="32" op_1_bw="513" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge15.0:1  %trunc_ln106_40 = call i32 @_ssdm_op_PartSelect.i32.i513.i32.i32(i513 %tmp_1045, i32 96, i32 127)

]]></Node>
<StgValue><ssdm name="trunc_ln106_40"/></StgValue>
</operation>

<operation id="860" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
<literal name="and_ln247" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="796" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge15.0:2  %bitcast_ln106_49 = bitcast i32 %trunc_ln106_40 to float

]]></Node>
<StgValue><ssdm name="bitcast_ln106_49"/></StgValue>
</operation>

<operation id="861" st_id="47" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
<literal name="and_ln247" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="797" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge15.0:3  %icmp_ln256_1 = icmp eq i32 %trunc_ln106_3_1, 0

]]></Node>
<StgValue><ssdm name="icmp_ln256_1"/></StgValue>
</operation>

<operation id="862" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
<literal name="and_ln247" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="798" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge15.0:4  br i1 %icmp_ln256_1, label %._crit_edge15.1, label %hls_label_4_begin1

]]></Node>
<StgValue><ssdm name="br_ln256"/></StgValue>
</operation>

<operation id="863" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
<literal name="and_ln247" val="0"/>
<literal name="icmp_ln256_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="800" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_4_begin1:0  %tmp_25 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str22)

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="864" st_id="47" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
<literal name="and_ln247" val="0"/>
<literal name="icmp_ln256_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="801" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin1:1  %sub_ln257_1 = sub i32 %trunc_ln106_3_1, %base_vid

]]></Node>
<StgValue><ssdm name="sub_ln257_1"/></StgValue>
</operation>

<operation id="865" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
<literal name="and_ln247" val="0"/>
<literal name="icmp_ln256_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="802" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
hls_label_4_begin1:2  call void (...)* @_ssdm_op_SpecLatency(i32 0, i32 4, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="speclatency_ln260"/></StgValue>
</operation>

<operation id="866" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
<literal name="and_ln247" val="0"/>
<literal name="icmp_ln256_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="803" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_4_begin1:3  %trunc_ln262_9 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %sub_ln257_1, i32 4, i32 19)

]]></Node>
<StgValue><ssdm name="trunc_ln262_9"/></StgValue>
</operation>

<operation id="867" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
<literal name="and_ln247" val="0"/>
<literal name="icmp_ln256_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="804" bw="64" op_0_bw="16">
<![CDATA[
hls_label_4_begin1:4  %zext_ln262_1 = zext i16 %trunc_ln262_9 to i64

]]></Node>
<StgValue><ssdm name="zext_ln262_1"/></StgValue>
</operation>

<operation id="868" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
<literal name="and_ln247" val="0"/>
<literal name="icmp_ln256_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="805" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_4_begin1:5  %vertices_local_1_addr_4 = getelementptr [16384 x float]* %vertices_local_1, i64 0, i64 %zext_ln262_1

]]></Node>
<StgValue><ssdm name="vertices_local_1_addr_4"/></StgValue>
</operation>

<operation id="869" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
<literal name="and_ln247" val="0"/>
<literal name="icmp_ln256_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="806" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_4_begin1:6  %vertices_local_9_addr_4 = getelementptr [16384 x float]* %vertices_local_9, i64 0, i64 %zext_ln262_1

]]></Node>
<StgValue><ssdm name="vertices_local_9_addr_4"/></StgValue>
</operation>

<operation id="870" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
<literal name="and_ln247" val="0"/>
<literal name="icmp_ln256_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="807" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_4_begin1:7  %tmp_90 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %sub_ln257_1, i32 3)

]]></Node>
<StgValue><ssdm name="tmp_90"/></StgValue>
</operation>

<operation id="871" st_id="47" stage="2" lat="2">
<core>RAM_S2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
<literal name="and_ln247" val="0"/>
<literal name="icmp_ln256_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="808" bw="32" op_0_bw="14">
<![CDATA[
hls_label_4_begin1:8  %vertices_local_1_load_2 = load float* %vertices_local_1_addr_4, align 4

]]></Node>
<StgValue><ssdm name="vertices_local_1_load_2"/></StgValue>
</operation>

<operation id="872" st_id="47" stage="2" lat="2">
<core>RAM_S2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
<literal name="and_ln247" val="0"/>
<literal name="icmp_ln256_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="809" bw="32" op_0_bw="14">
<![CDATA[
hls_label_4_begin1:9  %vertices_local_9_load_2 = load float* %vertices_local_9_addr_4, align 4

]]></Node>
<StgValue><ssdm name="vertices_local_9_load_2"/></StgValue>
</operation>

<operation id="873" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
<literal name="and_ln247" val="0"/>
<literal name="icmp_ln256_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="812" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
hls_label_4_begin1:12  br i1 %tmp_90, label %branch456, label %branch448

]]></Node>
<StgValue><ssdm name="br_ln262"/></StgValue>
</operation>

<operation id="874" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
<literal name="and_ln247" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="823" bw="32" op_0_bw="32" op_1_bw="513" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge15.1:0  %trunc_ln106_3_2 = call i32 @_ssdm_op_PartSelect.i32.i513.i32.i32(i513 %tmp_1045, i32 128, i32 159)

]]></Node>
<StgValue><ssdm name="trunc_ln106_3_2"/></StgValue>
</operation>

<operation id="875" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
<literal name="and_ln247" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="824" bw="32" op_0_bw="32" op_1_bw="513" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge15.1:1  %trunc_ln106_42 = call i32 @_ssdm_op_PartSelect.i32.i513.i32.i32(i513 %tmp_1045, i32 160, i32 191)

]]></Node>
<StgValue><ssdm name="trunc_ln106_42"/></StgValue>
</operation>

<operation id="876" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
<literal name="and_ln247" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="825" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge15.1:2  %bitcast_ln106_50 = bitcast i32 %trunc_ln106_42 to float

]]></Node>
<StgValue><ssdm name="bitcast_ln106_50"/></StgValue>
</operation>

<operation id="877" st_id="47" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
<literal name="and_ln247" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="826" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge15.1:3  %icmp_ln256_2 = icmp eq i32 %trunc_ln106_3_2, 0

]]></Node>
<StgValue><ssdm name="icmp_ln256_2"/></StgValue>
</operation>

<operation id="878" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
<literal name="and_ln247" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="827" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge15.1:4  br i1 %icmp_ln256_2, label %._crit_edge15.2, label %hls_label_4_begin2

]]></Node>
<StgValue><ssdm name="br_ln256"/></StgValue>
</operation>

<operation id="879" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
<literal name="and_ln247" val="0"/>
<literal name="icmp_ln256_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="829" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_4_begin2:0  %tmp_27 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str22)

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="880" st_id="47" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
<literal name="and_ln247" val="0"/>
<literal name="icmp_ln256_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="830" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin2:1  %sub_ln257_2 = sub i32 %trunc_ln106_3_2, %base_vid

]]></Node>
<StgValue><ssdm name="sub_ln257_2"/></StgValue>
</operation>

<operation id="881" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
<literal name="and_ln247" val="0"/>
<literal name="icmp_ln256_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="831" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
hls_label_4_begin2:2  call void (...)* @_ssdm_op_SpecLatency(i32 0, i32 4, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="speclatency_ln260"/></StgValue>
</operation>

<operation id="882" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
<literal name="and_ln247" val="0"/>
<literal name="icmp_ln256_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="832" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_4_begin2:3  %trunc_ln262_s = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %sub_ln257_2, i32 4, i32 19)

]]></Node>
<StgValue><ssdm name="trunc_ln262_s"/></StgValue>
</operation>

<operation id="883" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
<literal name="and_ln247" val="0"/>
<literal name="icmp_ln256_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="833" bw="64" op_0_bw="16">
<![CDATA[
hls_label_4_begin2:4  %zext_ln262_2 = zext i16 %trunc_ln262_s to i64

]]></Node>
<StgValue><ssdm name="zext_ln262_2"/></StgValue>
</operation>

<operation id="884" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
<literal name="and_ln247" val="0"/>
<literal name="icmp_ln256_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="834" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_4_begin2:5  %vertices_local_2_addr_4 = getelementptr [16384 x float]* %vertices_local_2, i64 0, i64 %zext_ln262_2

]]></Node>
<StgValue><ssdm name="vertices_local_2_addr_4"/></StgValue>
</operation>

<operation id="885" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
<literal name="and_ln247" val="0"/>
<literal name="icmp_ln256_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="835" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_4_begin2:6  %vertices_local_10_addr_4 = getelementptr [16384 x float]* %vertices_local_10, i64 0, i64 %zext_ln262_2

]]></Node>
<StgValue><ssdm name="vertices_local_10_addr_4"/></StgValue>
</operation>

<operation id="886" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
<literal name="and_ln247" val="0"/>
<literal name="icmp_ln256_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="836" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_4_begin2:7  %tmp_91 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %sub_ln257_2, i32 3)

]]></Node>
<StgValue><ssdm name="tmp_91"/></StgValue>
</operation>

<operation id="887" st_id="47" stage="2" lat="2">
<core>RAM_S2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
<literal name="and_ln247" val="0"/>
<literal name="icmp_ln256_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="837" bw="32" op_0_bw="14">
<![CDATA[
hls_label_4_begin2:8  %vertices_local_2_load_2 = load float* %vertices_local_2_addr_4, align 8

]]></Node>
<StgValue><ssdm name="vertices_local_2_load_2"/></StgValue>
</operation>

<operation id="888" st_id="47" stage="2" lat="2">
<core>RAM_S2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
<literal name="and_ln247" val="0"/>
<literal name="icmp_ln256_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="838" bw="32" op_0_bw="14">
<![CDATA[
hls_label_4_begin2:9  %vertices_local_10_load_2 = load float* %vertices_local_10_addr_4, align 8

]]></Node>
<StgValue><ssdm name="vertices_local_10_load_2"/></StgValue>
</operation>

<operation id="889" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
<literal name="and_ln247" val="0"/>
<literal name="icmp_ln256_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="841" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
hls_label_4_begin2:12  br i1 %tmp_91, label %branch424, label %branch416

]]></Node>
<StgValue><ssdm name="br_ln262"/></StgValue>
</operation>

<operation id="890" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
<literal name="and_ln247" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="852" bw="32" op_0_bw="32" op_1_bw="513" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge15.2:0  %trunc_ln106_3_3 = call i32 @_ssdm_op_PartSelect.i32.i513.i32.i32(i513 %tmp_1045, i32 192, i32 223)

]]></Node>
<StgValue><ssdm name="trunc_ln106_3_3"/></StgValue>
</operation>

<operation id="891" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
<literal name="and_ln247" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="853" bw="32" op_0_bw="32" op_1_bw="513" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge15.2:1  %trunc_ln106_44 = call i32 @_ssdm_op_PartSelect.i32.i513.i32.i32(i513 %tmp_1045, i32 224, i32 255)

]]></Node>
<StgValue><ssdm name="trunc_ln106_44"/></StgValue>
</operation>

<operation id="892" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
<literal name="and_ln247" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="854" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge15.2:2  %bitcast_ln106_51 = bitcast i32 %trunc_ln106_44 to float

]]></Node>
<StgValue><ssdm name="bitcast_ln106_51"/></StgValue>
</operation>

<operation id="893" st_id="47" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
<literal name="and_ln247" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="855" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge15.2:3  %icmp_ln256_3 = icmp eq i32 %trunc_ln106_3_3, 0

]]></Node>
<StgValue><ssdm name="icmp_ln256_3"/></StgValue>
</operation>

<operation id="894" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
<literal name="and_ln247" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="856" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge15.2:4  br i1 %icmp_ln256_3, label %._crit_edge15.3, label %hls_label_4_begin3

]]></Node>
<StgValue><ssdm name="br_ln256"/></StgValue>
</operation>

<operation id="895" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
<literal name="and_ln247" val="0"/>
<literal name="icmp_ln256_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="858" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_4_begin3:0  %tmp_28 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str22)

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="896" st_id="47" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
<literal name="and_ln247" val="0"/>
<literal name="icmp_ln256_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="859" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin3:1  %sub_ln257_3 = sub i32 %trunc_ln106_3_3, %base_vid

]]></Node>
<StgValue><ssdm name="sub_ln257_3"/></StgValue>
</operation>

<operation id="897" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
<literal name="and_ln247" val="0"/>
<literal name="icmp_ln256_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="860" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
hls_label_4_begin3:2  call void (...)* @_ssdm_op_SpecLatency(i32 0, i32 4, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="speclatency_ln260"/></StgValue>
</operation>

<operation id="898" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
<literal name="and_ln247" val="0"/>
<literal name="icmp_ln256_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="861" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_4_begin3:3  %trunc_ln262_1 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %sub_ln257_3, i32 4, i32 19)

]]></Node>
<StgValue><ssdm name="trunc_ln262_1"/></StgValue>
</operation>

<operation id="899" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
<literal name="and_ln247" val="0"/>
<literal name="icmp_ln256_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="862" bw="64" op_0_bw="16">
<![CDATA[
hls_label_4_begin3:4  %zext_ln262_3 = zext i16 %trunc_ln262_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln262_3"/></StgValue>
</operation>

<operation id="900" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
<literal name="and_ln247" val="0"/>
<literal name="icmp_ln256_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="863" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_4_begin3:5  %vertices_local_3_addr_4 = getelementptr [16384 x float]* %vertices_local_3, i64 0, i64 %zext_ln262_3

]]></Node>
<StgValue><ssdm name="vertices_local_3_addr_4"/></StgValue>
</operation>

<operation id="901" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
<literal name="and_ln247" val="0"/>
<literal name="icmp_ln256_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="864" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_4_begin3:6  %vertices_local_11_addr_4 = getelementptr [16384 x float]* %vertices_local_11, i64 0, i64 %zext_ln262_3

]]></Node>
<StgValue><ssdm name="vertices_local_11_addr_4"/></StgValue>
</operation>

<operation id="902" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
<literal name="and_ln247" val="0"/>
<literal name="icmp_ln256_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="865" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_4_begin3:7  %tmp_92 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %sub_ln257_3, i32 3)

]]></Node>
<StgValue><ssdm name="tmp_92"/></StgValue>
</operation>

<operation id="903" st_id="47" stage="2" lat="2">
<core>RAM_S2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
<literal name="and_ln247" val="0"/>
<literal name="icmp_ln256_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="866" bw="32" op_0_bw="14">
<![CDATA[
hls_label_4_begin3:8  %vertices_local_3_load_2 = load float* %vertices_local_3_addr_4, align 4

]]></Node>
<StgValue><ssdm name="vertices_local_3_load_2"/></StgValue>
</operation>

<operation id="904" st_id="47" stage="2" lat="2">
<core>RAM_S2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
<literal name="and_ln247" val="0"/>
<literal name="icmp_ln256_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="867" bw="32" op_0_bw="14">
<![CDATA[
hls_label_4_begin3:9  %vertices_local_11_load_2 = load float* %vertices_local_11_addr_4, align 4

]]></Node>
<StgValue><ssdm name="vertices_local_11_load_2"/></StgValue>
</operation>

<operation id="905" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
<literal name="and_ln247" val="0"/>
<literal name="icmp_ln256_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="870" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
hls_label_4_begin3:12  br i1 %tmp_92, label %branch392, label %branch384

]]></Node>
<StgValue><ssdm name="br_ln262"/></StgValue>
</operation>

<operation id="906" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
<literal name="and_ln247" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="881" bw="32" op_0_bw="32" op_1_bw="513" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge15.3:0  %trunc_ln106_3_4 = call i32 @_ssdm_op_PartSelect.i32.i513.i32.i32(i513 %tmp_1045, i32 256, i32 287)

]]></Node>
<StgValue><ssdm name="trunc_ln106_3_4"/></StgValue>
</operation>

<operation id="907" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
<literal name="and_ln247" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="882" bw="32" op_0_bw="32" op_1_bw="513" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge15.3:1  %trunc_ln106_45 = call i32 @_ssdm_op_PartSelect.i32.i513.i32.i32(i513 %tmp_1045, i32 288, i32 319)

]]></Node>
<StgValue><ssdm name="trunc_ln106_45"/></StgValue>
</operation>

<operation id="908" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
<literal name="and_ln247" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="883" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge15.3:2  %bitcast_ln106_52 = bitcast i32 %trunc_ln106_45 to float

]]></Node>
<StgValue><ssdm name="bitcast_ln106_52"/></StgValue>
</operation>

<operation id="909" st_id="47" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
<literal name="and_ln247" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="884" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge15.3:3  %icmp_ln256_4 = icmp eq i32 %trunc_ln106_3_4, 0

]]></Node>
<StgValue><ssdm name="icmp_ln256_4"/></StgValue>
</operation>

<operation id="910" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
<literal name="and_ln247" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="885" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge15.3:4  br i1 %icmp_ln256_4, label %._crit_edge15.4, label %hls_label_4_begin4

]]></Node>
<StgValue><ssdm name="br_ln256"/></StgValue>
</operation>

<operation id="911" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
<literal name="and_ln247" val="0"/>
<literal name="icmp_ln256_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="887" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_4_begin4:0  %tmp_29 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str22)

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="912" st_id="47" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
<literal name="and_ln247" val="0"/>
<literal name="icmp_ln256_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="888" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin4:1  %sub_ln257_4 = sub i32 %trunc_ln106_3_4, %base_vid

]]></Node>
<StgValue><ssdm name="sub_ln257_4"/></StgValue>
</operation>

<operation id="913" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
<literal name="and_ln247" val="0"/>
<literal name="icmp_ln256_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="889" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
hls_label_4_begin4:2  call void (...)* @_ssdm_op_SpecLatency(i32 0, i32 4, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="speclatency_ln260"/></StgValue>
</operation>

<operation id="914" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
<literal name="and_ln247" val="0"/>
<literal name="icmp_ln256_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="890" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_4_begin4:3  %trunc_ln262_2 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %sub_ln257_4, i32 4, i32 19)

]]></Node>
<StgValue><ssdm name="trunc_ln262_2"/></StgValue>
</operation>

<operation id="915" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
<literal name="and_ln247" val="0"/>
<literal name="icmp_ln256_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="891" bw="64" op_0_bw="16">
<![CDATA[
hls_label_4_begin4:4  %zext_ln262_4 = zext i16 %trunc_ln262_2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln262_4"/></StgValue>
</operation>

<operation id="916" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
<literal name="and_ln247" val="0"/>
<literal name="icmp_ln256_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="892" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_4_begin4:5  %vertices_local_4_addr_4 = getelementptr [16384 x float]* %vertices_local_4, i64 0, i64 %zext_ln262_4

]]></Node>
<StgValue><ssdm name="vertices_local_4_addr_4"/></StgValue>
</operation>

<operation id="917" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
<literal name="and_ln247" val="0"/>
<literal name="icmp_ln256_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="893" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_4_begin4:6  %vertices_local_12_addr_4 = getelementptr [16384 x float]* %vertices_local_12, i64 0, i64 %zext_ln262_4

]]></Node>
<StgValue><ssdm name="vertices_local_12_addr_4"/></StgValue>
</operation>

<operation id="918" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
<literal name="and_ln247" val="0"/>
<literal name="icmp_ln256_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="894" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_4_begin4:7  %tmp_93 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %sub_ln257_4, i32 3)

]]></Node>
<StgValue><ssdm name="tmp_93"/></StgValue>
</operation>

<operation id="919" st_id="47" stage="2" lat="2">
<core>RAM_S2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
<literal name="and_ln247" val="0"/>
<literal name="icmp_ln256_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="895" bw="32" op_0_bw="14">
<![CDATA[
hls_label_4_begin4:8  %vertices_local_4_load_2 = load float* %vertices_local_4_addr_4, align 16

]]></Node>
<StgValue><ssdm name="vertices_local_4_load_2"/></StgValue>
</operation>

<operation id="920" st_id="47" stage="2" lat="2">
<core>RAM_S2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
<literal name="and_ln247" val="0"/>
<literal name="icmp_ln256_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="896" bw="32" op_0_bw="14">
<![CDATA[
hls_label_4_begin4:9  %vertices_local_12_load_2 = load float* %vertices_local_12_addr_4, align 16

]]></Node>
<StgValue><ssdm name="vertices_local_12_load_2"/></StgValue>
</operation>

<operation id="921" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
<literal name="and_ln247" val="0"/>
<literal name="icmp_ln256_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="899" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
hls_label_4_begin4:12  br i1 %tmp_93, label %branch360, label %branch352

]]></Node>
<StgValue><ssdm name="br_ln262"/></StgValue>
</operation>

<operation id="922" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
<literal name="and_ln247" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="910" bw="32" op_0_bw="32" op_1_bw="513" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge15.4:0  %trunc_ln106_3_5 = call i32 @_ssdm_op_PartSelect.i32.i513.i32.i32(i513 %tmp_1045, i32 320, i32 351)

]]></Node>
<StgValue><ssdm name="trunc_ln106_3_5"/></StgValue>
</operation>

<operation id="923" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
<literal name="and_ln247" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="911" bw="32" op_0_bw="32" op_1_bw="513" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge15.4:1  %trunc_ln106_46 = call i32 @_ssdm_op_PartSelect.i32.i513.i32.i32(i513 %tmp_1045, i32 352, i32 383)

]]></Node>
<StgValue><ssdm name="trunc_ln106_46"/></StgValue>
</operation>

<operation id="924" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
<literal name="and_ln247" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="912" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge15.4:2  %bitcast_ln106_53 = bitcast i32 %trunc_ln106_46 to float

]]></Node>
<StgValue><ssdm name="bitcast_ln106_53"/></StgValue>
</operation>

<operation id="925" st_id="47" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
<literal name="and_ln247" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="913" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge15.4:3  %icmp_ln256_5 = icmp eq i32 %trunc_ln106_3_5, 0

]]></Node>
<StgValue><ssdm name="icmp_ln256_5"/></StgValue>
</operation>

<operation id="926" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
<literal name="and_ln247" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="914" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge15.4:4  br i1 %icmp_ln256_5, label %._crit_edge15.5, label %hls_label_4_begin5

]]></Node>
<StgValue><ssdm name="br_ln256"/></StgValue>
</operation>

<operation id="927" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
<literal name="and_ln247" val="0"/>
<literal name="icmp_ln256_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="916" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_4_begin5:0  %tmp_30 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str22)

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="928" st_id="47" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
<literal name="and_ln247" val="0"/>
<literal name="icmp_ln256_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="917" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin5:1  %sub_ln257_5 = sub i32 %trunc_ln106_3_5, %base_vid

]]></Node>
<StgValue><ssdm name="sub_ln257_5"/></StgValue>
</operation>

<operation id="929" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
<literal name="and_ln247" val="0"/>
<literal name="icmp_ln256_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="918" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
hls_label_4_begin5:2  call void (...)* @_ssdm_op_SpecLatency(i32 0, i32 4, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="speclatency_ln260"/></StgValue>
</operation>

<operation id="930" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
<literal name="and_ln247" val="0"/>
<literal name="icmp_ln256_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="919" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_4_begin5:3  %trunc_ln262_3 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %sub_ln257_5, i32 4, i32 19)

]]></Node>
<StgValue><ssdm name="trunc_ln262_3"/></StgValue>
</operation>

<operation id="931" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
<literal name="and_ln247" val="0"/>
<literal name="icmp_ln256_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="920" bw="64" op_0_bw="16">
<![CDATA[
hls_label_4_begin5:4  %zext_ln262_5 = zext i16 %trunc_ln262_3 to i64

]]></Node>
<StgValue><ssdm name="zext_ln262_5"/></StgValue>
</operation>

<operation id="932" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
<literal name="and_ln247" val="0"/>
<literal name="icmp_ln256_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="921" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_4_begin5:5  %vertices_local_5_addr_4 = getelementptr [16384 x float]* %vertices_local_5, i64 0, i64 %zext_ln262_5

]]></Node>
<StgValue><ssdm name="vertices_local_5_addr_4"/></StgValue>
</operation>

<operation id="933" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
<literal name="and_ln247" val="0"/>
<literal name="icmp_ln256_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="922" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_4_begin5:6  %vertices_local_13_addr_4 = getelementptr [16384 x float]* %vertices_local_13, i64 0, i64 %zext_ln262_5

]]></Node>
<StgValue><ssdm name="vertices_local_13_addr_4"/></StgValue>
</operation>

<operation id="934" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
<literal name="and_ln247" val="0"/>
<literal name="icmp_ln256_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="923" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_4_begin5:7  %tmp_94 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %sub_ln257_5, i32 3)

]]></Node>
<StgValue><ssdm name="tmp_94"/></StgValue>
</operation>

<operation id="935" st_id="47" stage="2" lat="2">
<core>RAM_S2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
<literal name="and_ln247" val="0"/>
<literal name="icmp_ln256_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="924" bw="32" op_0_bw="14">
<![CDATA[
hls_label_4_begin5:8  %vertices_local_5_load_2 = load float* %vertices_local_5_addr_4, align 4

]]></Node>
<StgValue><ssdm name="vertices_local_5_load_2"/></StgValue>
</operation>

<operation id="936" st_id="47" stage="2" lat="2">
<core>RAM_S2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
<literal name="and_ln247" val="0"/>
<literal name="icmp_ln256_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="925" bw="32" op_0_bw="14">
<![CDATA[
hls_label_4_begin5:9  %vertices_local_13_load_2 = load float* %vertices_local_13_addr_4, align 4

]]></Node>
<StgValue><ssdm name="vertices_local_13_load_2"/></StgValue>
</operation>

<operation id="937" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
<literal name="and_ln247" val="0"/>
<literal name="icmp_ln256_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="928" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
hls_label_4_begin5:12  br i1 %tmp_94, label %branch328, label %branch320

]]></Node>
<StgValue><ssdm name="br_ln262"/></StgValue>
</operation>

<operation id="938" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
<literal name="and_ln247" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="939" bw="32" op_0_bw="32" op_1_bw="513" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge15.5:0  %trunc_ln106_3_6 = call i32 @_ssdm_op_PartSelect.i32.i513.i32.i32(i513 %tmp_1045, i32 384, i32 415)

]]></Node>
<StgValue><ssdm name="trunc_ln106_3_6"/></StgValue>
</operation>

<operation id="939" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
<literal name="and_ln247" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="940" bw="32" op_0_bw="32" op_1_bw="513" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge15.5:1  %trunc_ln106_47 = call i32 @_ssdm_op_PartSelect.i32.i513.i32.i32(i513 %tmp_1045, i32 416, i32 447)

]]></Node>
<StgValue><ssdm name="trunc_ln106_47"/></StgValue>
</operation>

<operation id="940" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
<literal name="and_ln247" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="941" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge15.5:2  %bitcast_ln106_54 = bitcast i32 %trunc_ln106_47 to float

]]></Node>
<StgValue><ssdm name="bitcast_ln106_54"/></StgValue>
</operation>

<operation id="941" st_id="47" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
<literal name="and_ln247" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="942" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge15.5:3  %icmp_ln256_6 = icmp eq i32 %trunc_ln106_3_6, 0

]]></Node>
<StgValue><ssdm name="icmp_ln256_6"/></StgValue>
</operation>

<operation id="942" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
<literal name="and_ln247" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="943" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge15.5:4  br i1 %icmp_ln256_6, label %._crit_edge15.6, label %hls_label_4_begin6

]]></Node>
<StgValue><ssdm name="br_ln256"/></StgValue>
</operation>

<operation id="943" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
<literal name="and_ln247" val="0"/>
<literal name="icmp_ln256_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="945" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_4_begin6:0  %tmp_31 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str22)

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="944" st_id="47" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
<literal name="and_ln247" val="0"/>
<literal name="icmp_ln256_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="946" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin6:1  %sub_ln257_6 = sub i32 %trunc_ln106_3_6, %base_vid

]]></Node>
<StgValue><ssdm name="sub_ln257_6"/></StgValue>
</operation>

<operation id="945" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
<literal name="and_ln247" val="0"/>
<literal name="icmp_ln256_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="947" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
hls_label_4_begin6:2  call void (...)* @_ssdm_op_SpecLatency(i32 0, i32 4, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="speclatency_ln260"/></StgValue>
</operation>

<operation id="946" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
<literal name="and_ln247" val="0"/>
<literal name="icmp_ln256_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="948" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_4_begin6:3  %trunc_ln262_4 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %sub_ln257_6, i32 4, i32 19)

]]></Node>
<StgValue><ssdm name="trunc_ln262_4"/></StgValue>
</operation>

<operation id="947" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
<literal name="and_ln247" val="0"/>
<literal name="icmp_ln256_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="949" bw="64" op_0_bw="16">
<![CDATA[
hls_label_4_begin6:4  %zext_ln262_6 = zext i16 %trunc_ln262_4 to i64

]]></Node>
<StgValue><ssdm name="zext_ln262_6"/></StgValue>
</operation>

<operation id="948" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
<literal name="and_ln247" val="0"/>
<literal name="icmp_ln256_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="950" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_4_begin6:5  %vertices_local_6_addr_4 = getelementptr [16384 x float]* %vertices_local_6, i64 0, i64 %zext_ln262_6

]]></Node>
<StgValue><ssdm name="vertices_local_6_addr_4"/></StgValue>
</operation>

<operation id="949" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
<literal name="and_ln247" val="0"/>
<literal name="icmp_ln256_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="951" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_4_begin6:6  %vertices_local_14_addr_4 = getelementptr [16384 x float]* %vertices_local_14, i64 0, i64 %zext_ln262_6

]]></Node>
<StgValue><ssdm name="vertices_local_14_addr_4"/></StgValue>
</operation>

<operation id="950" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
<literal name="and_ln247" val="0"/>
<literal name="icmp_ln256_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="952" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_4_begin6:7  %tmp_95 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %sub_ln257_6, i32 3)

]]></Node>
<StgValue><ssdm name="tmp_95"/></StgValue>
</operation>

<operation id="951" st_id="47" stage="2" lat="2">
<core>RAM_S2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
<literal name="and_ln247" val="0"/>
<literal name="icmp_ln256_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="953" bw="32" op_0_bw="14">
<![CDATA[
hls_label_4_begin6:8  %vertices_local_6_load_2 = load float* %vertices_local_6_addr_4, align 8

]]></Node>
<StgValue><ssdm name="vertices_local_6_load_2"/></StgValue>
</operation>

<operation id="952" st_id="47" stage="2" lat="2">
<core>RAM_S2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
<literal name="and_ln247" val="0"/>
<literal name="icmp_ln256_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="954" bw="32" op_0_bw="14">
<![CDATA[
hls_label_4_begin6:9  %vertices_local_14_load_2 = load float* %vertices_local_14_addr_4, align 8

]]></Node>
<StgValue><ssdm name="vertices_local_14_load_2"/></StgValue>
</operation>

<operation id="953" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
<literal name="and_ln247" val="0"/>
<literal name="icmp_ln256_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="957" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
hls_label_4_begin6:12  br i1 %tmp_95, label %branch296, label %branch288

]]></Node>
<StgValue><ssdm name="br_ln262"/></StgValue>
</operation>

<operation id="954" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
<literal name="and_ln247" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="968" bw="32" op_0_bw="32" op_1_bw="513" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge15.6:0  %trunc_ln106_3_7 = call i32 @_ssdm_op_PartSelect.i32.i513.i32.i32(i513 %tmp_1045, i32 448, i32 479)

]]></Node>
<StgValue><ssdm name="trunc_ln106_3_7"/></StgValue>
</operation>

<operation id="955" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
<literal name="and_ln247" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="969" bw="32" op_0_bw="32" op_1_bw="513" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge15.6:1  %trunc_ln106_48 = call i32 @_ssdm_op_PartSelect.i32.i513.i32.i32(i513 %tmp_1045, i32 480, i32 511)

]]></Node>
<StgValue><ssdm name="trunc_ln106_48"/></StgValue>
</operation>

<operation id="956" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
<literal name="and_ln247" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="970" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge15.6:2  %bitcast_ln106_55 = bitcast i32 %trunc_ln106_48 to float

]]></Node>
<StgValue><ssdm name="bitcast_ln106_55"/></StgValue>
</operation>

<operation id="957" st_id="47" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
<literal name="and_ln247" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="971" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge15.6:3  %icmp_ln256_7 = icmp eq i32 %trunc_ln106_3_7, 0

]]></Node>
<StgValue><ssdm name="icmp_ln256_7"/></StgValue>
</operation>

<operation id="958" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
<literal name="and_ln247" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="972" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge15.6:4  br i1 %icmp_ln256_7, label %hls_label_2_end, label %hls_label_4_begin7

]]></Node>
<StgValue><ssdm name="br_ln256"/></StgValue>
</operation>

<operation id="959" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
<literal name="and_ln247" val="0"/>
<literal name="icmp_ln256_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="974" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_4_begin7:0  %tmp_32 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str22)

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="960" st_id="47" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
<literal name="and_ln247" val="0"/>
<literal name="icmp_ln256_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="975" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin7:1  %sub_ln257_7 = sub i32 %trunc_ln106_3_7, %base_vid

]]></Node>
<StgValue><ssdm name="sub_ln257_7"/></StgValue>
</operation>

<operation id="961" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
<literal name="and_ln247" val="0"/>
<literal name="icmp_ln256_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="976" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
hls_label_4_begin7:2  call void (...)* @_ssdm_op_SpecLatency(i32 0, i32 4, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="speclatency_ln260"/></StgValue>
</operation>

<operation id="962" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
<literal name="and_ln247" val="0"/>
<literal name="icmp_ln256_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="977" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_4_begin7:3  %trunc_ln262_5 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %sub_ln257_7, i32 4, i32 19)

]]></Node>
<StgValue><ssdm name="trunc_ln262_5"/></StgValue>
</operation>

<operation id="963" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
<literal name="and_ln247" val="0"/>
<literal name="icmp_ln256_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="978" bw="64" op_0_bw="16">
<![CDATA[
hls_label_4_begin7:4  %zext_ln262_7 = zext i16 %trunc_ln262_5 to i64

]]></Node>
<StgValue><ssdm name="zext_ln262_7"/></StgValue>
</operation>

<operation id="964" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
<literal name="and_ln247" val="0"/>
<literal name="icmp_ln256_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="979" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_4_begin7:5  %vertices_local_7_addr_4 = getelementptr [16384 x float]* %vertices_local_7, i64 0, i64 %zext_ln262_7

]]></Node>
<StgValue><ssdm name="vertices_local_7_addr_4"/></StgValue>
</operation>

<operation id="965" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
<literal name="and_ln247" val="0"/>
<literal name="icmp_ln256_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="980" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_4_begin7:6  %vertices_local_15_addr_4 = getelementptr [16384 x float]* %vertices_local_15, i64 0, i64 %zext_ln262_7

]]></Node>
<StgValue><ssdm name="vertices_local_15_addr_4"/></StgValue>
</operation>

<operation id="966" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
<literal name="and_ln247" val="0"/>
<literal name="icmp_ln256_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="981" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_4_begin7:7  %tmp_96 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %sub_ln257_7, i32 3)

]]></Node>
<StgValue><ssdm name="tmp_96"/></StgValue>
</operation>

<operation id="967" st_id="47" stage="2" lat="2">
<core>RAM_S2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
<literal name="and_ln247" val="0"/>
<literal name="icmp_ln256_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="982" bw="32" op_0_bw="14">
<![CDATA[
hls_label_4_begin7:8  %vertices_local_7_load_2 = load float* %vertices_local_7_addr_4, align 4

]]></Node>
<StgValue><ssdm name="vertices_local_7_load_2"/></StgValue>
</operation>

<operation id="968" st_id="47" stage="2" lat="2">
<core>RAM_S2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
<literal name="and_ln247" val="0"/>
<literal name="icmp_ln256_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="983" bw="32" op_0_bw="14">
<![CDATA[
hls_label_4_begin7:9  %vertices_local_15_load_2 = load float* %vertices_local_15_addr_4, align 4

]]></Node>
<StgValue><ssdm name="vertices_local_15_load_2"/></StgValue>
</operation>

<operation id="969" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
<literal name="and_ln247" val="0"/>
<literal name="icmp_ln256_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="986" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
hls_label_4_begin7:12  br i1 %tmp_96, label %branch264, label %branch256

]]></Node>
<StgValue><ssdm name="br_ln262"/></StgValue>
</operation>

<operation id="970" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
<literal name="and_ln247" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="997" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_2_end:0  %empty_238 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str20, i32 %tmp_7)

]]></Node>
<StgValue><ssdm name="empty_238"/></StgValue>
</operation>

<operation id="971" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
<literal name="and_ln247" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="998" bw="0" op_0_bw="0">
<![CDATA[
hls_label_2_end:1  br label %.critedge3._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln265"/></StgValue>
</operation>

<operation id="972" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln247" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1000" bw="0" op_0_bw="0">
<![CDATA[
.critedge3._crit_edge:0  br label %"tlp::istream<tlp::vec_t<Update, 8ul> >::eos.region_begin"

]]></Node>
<StgValue><ssdm name="br_ln265"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="973" st_id="48" stage="1" lat="2">
<core>RAM_S2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
<literal name="and_ln247" val="0"/>
<literal name="icmp_ln256" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="779" bw="32" op_0_bw="14">
<![CDATA[
hls_label_4_begin:8  %vertices_local_0_load_2 = load float* %vertices_local_0_addr_4, align 16

]]></Node>
<StgValue><ssdm name="vertices_local_0_load_2"/></StgValue>
</operation>

<operation id="974" st_id="48" stage="1" lat="2">
<core>RAM_S2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
<literal name="and_ln247" val="0"/>
<literal name="icmp_ln256" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="780" bw="32" op_0_bw="14">
<![CDATA[
hls_label_4_begin:9  %vertices_local_8_load_2 = load float* %vertices_local_8_addr_4, align 16

]]></Node>
<StgValue><ssdm name="vertices_local_8_load_2"/></StgValue>
</operation>

<operation id="975" st_id="48" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
<literal name="and_ln247" val="0"/>
<literal name="icmp_ln256" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="781" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_4_begin:10  %select_ln262 = select i1 %tmp_87, float %vertices_local_8_load_2, float %vertices_local_0_load_2

]]></Node>
<StgValue><ssdm name="select_ln262"/></StgValue>
</operation>

<operation id="976" st_id="48" stage="4" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
<literal name="and_ln247" val="0"/>
<literal name="icmp_ln256" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="782" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:11  %tmp_s = fadd float %select_ln262, %bitcast_ln106_16

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="977" st_id="48" stage="1" lat="2">
<core>RAM_S2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
<literal name="and_ln247" val="0"/>
<literal name="icmp_ln256_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="808" bw="32" op_0_bw="14">
<![CDATA[
hls_label_4_begin1:8  %vertices_local_1_load_2 = load float* %vertices_local_1_addr_4, align 4

]]></Node>
<StgValue><ssdm name="vertices_local_1_load_2"/></StgValue>
</operation>

<operation id="978" st_id="48" stage="1" lat="2">
<core>RAM_S2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
<literal name="and_ln247" val="0"/>
<literal name="icmp_ln256_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="809" bw="32" op_0_bw="14">
<![CDATA[
hls_label_4_begin1:9  %vertices_local_9_load_2 = load float* %vertices_local_9_addr_4, align 4

]]></Node>
<StgValue><ssdm name="vertices_local_9_load_2"/></StgValue>
</operation>

<operation id="979" st_id="48" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
<literal name="and_ln247" val="0"/>
<literal name="icmp_ln256_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="810" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_4_begin1:10  %select_ln262_1 = select i1 %tmp_90, float %vertices_local_9_load_2, float %vertices_local_1_load_2

]]></Node>
<StgValue><ssdm name="select_ln262_1"/></StgValue>
</operation>

<operation id="980" st_id="48" stage="4" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
<literal name="and_ln247" val="0"/>
<literal name="icmp_ln256_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="811" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin1:11  %tmp_1 = fadd float %select_ln262_1, %bitcast_ln106_49

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="981" st_id="48" stage="1" lat="2">
<core>RAM_S2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
<literal name="and_ln247" val="0"/>
<literal name="icmp_ln256_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="837" bw="32" op_0_bw="14">
<![CDATA[
hls_label_4_begin2:8  %vertices_local_2_load_2 = load float* %vertices_local_2_addr_4, align 8

]]></Node>
<StgValue><ssdm name="vertices_local_2_load_2"/></StgValue>
</operation>

<operation id="982" st_id="48" stage="1" lat="2">
<core>RAM_S2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
<literal name="and_ln247" val="0"/>
<literal name="icmp_ln256_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="838" bw="32" op_0_bw="14">
<![CDATA[
hls_label_4_begin2:9  %vertices_local_10_load_2 = load float* %vertices_local_10_addr_4, align 8

]]></Node>
<StgValue><ssdm name="vertices_local_10_load_2"/></StgValue>
</operation>

<operation id="983" st_id="48" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
<literal name="and_ln247" val="0"/>
<literal name="icmp_ln256_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="839" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_4_begin2:10  %select_ln262_2 = select i1 %tmp_91, float %vertices_local_10_load_2, float %vertices_local_2_load_2

]]></Node>
<StgValue><ssdm name="select_ln262_2"/></StgValue>
</operation>

<operation id="984" st_id="48" stage="4" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
<literal name="and_ln247" val="0"/>
<literal name="icmp_ln256_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="840" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin2:11  %tmp_2_228 = fadd float %select_ln262_2, %bitcast_ln106_50

]]></Node>
<StgValue><ssdm name="tmp_2_228"/></StgValue>
</operation>

<operation id="985" st_id="48" stage="1" lat="2">
<core>RAM_S2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
<literal name="and_ln247" val="0"/>
<literal name="icmp_ln256_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="866" bw="32" op_0_bw="14">
<![CDATA[
hls_label_4_begin3:8  %vertices_local_3_load_2 = load float* %vertices_local_3_addr_4, align 4

]]></Node>
<StgValue><ssdm name="vertices_local_3_load_2"/></StgValue>
</operation>

<operation id="986" st_id="48" stage="1" lat="2">
<core>RAM_S2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
<literal name="and_ln247" val="0"/>
<literal name="icmp_ln256_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="867" bw="32" op_0_bw="14">
<![CDATA[
hls_label_4_begin3:9  %vertices_local_11_load_2 = load float* %vertices_local_11_addr_4, align 4

]]></Node>
<StgValue><ssdm name="vertices_local_11_load_2"/></StgValue>
</operation>

<operation id="987" st_id="48" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
<literal name="and_ln247" val="0"/>
<literal name="icmp_ln256_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="868" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_4_begin3:10  %select_ln262_3 = select i1 %tmp_92, float %vertices_local_11_load_2, float %vertices_local_3_load_2

]]></Node>
<StgValue><ssdm name="select_ln262_3"/></StgValue>
</operation>

<operation id="988" st_id="48" stage="4" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
<literal name="and_ln247" val="0"/>
<literal name="icmp_ln256_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="869" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin3:11  %tmp_3_230 = fadd float %select_ln262_3, %bitcast_ln106_51

]]></Node>
<StgValue><ssdm name="tmp_3_230"/></StgValue>
</operation>

<operation id="989" st_id="48" stage="1" lat="2">
<core>RAM_S2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
<literal name="and_ln247" val="0"/>
<literal name="icmp_ln256_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="895" bw="32" op_0_bw="14">
<![CDATA[
hls_label_4_begin4:8  %vertices_local_4_load_2 = load float* %vertices_local_4_addr_4, align 16

]]></Node>
<StgValue><ssdm name="vertices_local_4_load_2"/></StgValue>
</operation>

<operation id="990" st_id="48" stage="1" lat="2">
<core>RAM_S2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
<literal name="and_ln247" val="0"/>
<literal name="icmp_ln256_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="896" bw="32" op_0_bw="14">
<![CDATA[
hls_label_4_begin4:9  %vertices_local_12_load_2 = load float* %vertices_local_12_addr_4, align 16

]]></Node>
<StgValue><ssdm name="vertices_local_12_load_2"/></StgValue>
</operation>

<operation id="991" st_id="48" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
<literal name="and_ln247" val="0"/>
<literal name="icmp_ln256_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="897" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_4_begin4:10  %select_ln262_4 = select i1 %tmp_93, float %vertices_local_12_load_2, float %vertices_local_4_load_2

]]></Node>
<StgValue><ssdm name="select_ln262_4"/></StgValue>
</operation>

<operation id="992" st_id="48" stage="4" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
<literal name="and_ln247" val="0"/>
<literal name="icmp_ln256_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="898" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin4:11  %tmp_4_232 = fadd float %select_ln262_4, %bitcast_ln106_52

]]></Node>
<StgValue><ssdm name="tmp_4_232"/></StgValue>
</operation>

<operation id="993" st_id="48" stage="1" lat="2">
<core>RAM_S2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
<literal name="and_ln247" val="0"/>
<literal name="icmp_ln256_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="924" bw="32" op_0_bw="14">
<![CDATA[
hls_label_4_begin5:8  %vertices_local_5_load_2 = load float* %vertices_local_5_addr_4, align 4

]]></Node>
<StgValue><ssdm name="vertices_local_5_load_2"/></StgValue>
</operation>

<operation id="994" st_id="48" stage="1" lat="2">
<core>RAM_S2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
<literal name="and_ln247" val="0"/>
<literal name="icmp_ln256_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="925" bw="32" op_0_bw="14">
<![CDATA[
hls_label_4_begin5:9  %vertices_local_13_load_2 = load float* %vertices_local_13_addr_4, align 4

]]></Node>
<StgValue><ssdm name="vertices_local_13_load_2"/></StgValue>
</operation>

<operation id="995" st_id="48" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
<literal name="and_ln247" val="0"/>
<literal name="icmp_ln256_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="926" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_4_begin5:10  %select_ln262_5 = select i1 %tmp_94, float %vertices_local_13_load_2, float %vertices_local_5_load_2

]]></Node>
<StgValue><ssdm name="select_ln262_5"/></StgValue>
</operation>

<operation id="996" st_id="48" stage="4" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
<literal name="and_ln247" val="0"/>
<literal name="icmp_ln256_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="927" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin5:11  %tmp_5_234 = fadd float %select_ln262_5, %bitcast_ln106_53

]]></Node>
<StgValue><ssdm name="tmp_5_234"/></StgValue>
</operation>

<operation id="997" st_id="48" stage="1" lat="2">
<core>RAM_S2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
<literal name="and_ln247" val="0"/>
<literal name="icmp_ln256_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="953" bw="32" op_0_bw="14">
<![CDATA[
hls_label_4_begin6:8  %vertices_local_6_load_2 = load float* %vertices_local_6_addr_4, align 8

]]></Node>
<StgValue><ssdm name="vertices_local_6_load_2"/></StgValue>
</operation>

<operation id="998" st_id="48" stage="1" lat="2">
<core>RAM_S2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
<literal name="and_ln247" val="0"/>
<literal name="icmp_ln256_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="954" bw="32" op_0_bw="14">
<![CDATA[
hls_label_4_begin6:9  %vertices_local_14_load_2 = load float* %vertices_local_14_addr_4, align 8

]]></Node>
<StgValue><ssdm name="vertices_local_14_load_2"/></StgValue>
</operation>

<operation id="999" st_id="48" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
<literal name="and_ln247" val="0"/>
<literal name="icmp_ln256_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="955" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_4_begin6:10  %select_ln262_6 = select i1 %tmp_95, float %vertices_local_14_load_2, float %vertices_local_6_load_2

]]></Node>
<StgValue><ssdm name="select_ln262_6"/></StgValue>
</operation>

<operation id="1000" st_id="48" stage="4" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
<literal name="and_ln247" val="0"/>
<literal name="icmp_ln256_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="956" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin6:11  %tmp_6_236 = fadd float %select_ln262_6, %bitcast_ln106_54

]]></Node>
<StgValue><ssdm name="tmp_6_236"/></StgValue>
</operation>

<operation id="1001" st_id="48" stage="1" lat="2">
<core>RAM_S2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
<literal name="and_ln247" val="0"/>
<literal name="icmp_ln256_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="982" bw="32" op_0_bw="14">
<![CDATA[
hls_label_4_begin7:8  %vertices_local_7_load_2 = load float* %vertices_local_7_addr_4, align 4

]]></Node>
<StgValue><ssdm name="vertices_local_7_load_2"/></StgValue>
</operation>

<operation id="1002" st_id="48" stage="1" lat="2">
<core>RAM_S2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
<literal name="and_ln247" val="0"/>
<literal name="icmp_ln256_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="983" bw="32" op_0_bw="14">
<![CDATA[
hls_label_4_begin7:9  %vertices_local_15_load_2 = load float* %vertices_local_15_addr_4, align 4

]]></Node>
<StgValue><ssdm name="vertices_local_15_load_2"/></StgValue>
</operation>

<operation id="1003" st_id="48" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
<literal name="and_ln247" val="0"/>
<literal name="icmp_ln256_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="984" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_4_begin7:10  %select_ln262_7 = select i1 %tmp_96, float %vertices_local_15_load_2, float %vertices_local_7_load_2

]]></Node>
<StgValue><ssdm name="select_ln262_7"/></StgValue>
</operation>

<operation id="1004" st_id="48" stage="4" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
<literal name="and_ln247" val="0"/>
<literal name="icmp_ln256_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="985" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin7:11  %tmp_7_239 = fadd float %select_ln262_7, %bitcast_ln106_55

]]></Node>
<StgValue><ssdm name="tmp_7_239"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="1005" st_id="49" stage="3" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
<literal name="and_ln247" val="0"/>
<literal name="icmp_ln256" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="782" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:11  %tmp_s = fadd float %select_ln262, %bitcast_ln106_16

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="1006" st_id="49" stage="3" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
<literal name="and_ln247" val="0"/>
<literal name="icmp_ln256_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="811" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin1:11  %tmp_1 = fadd float %select_ln262_1, %bitcast_ln106_49

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="1007" st_id="49" stage="3" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
<literal name="and_ln247" val="0"/>
<literal name="icmp_ln256_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="840" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin2:11  %tmp_2_228 = fadd float %select_ln262_2, %bitcast_ln106_50

]]></Node>
<StgValue><ssdm name="tmp_2_228"/></StgValue>
</operation>

<operation id="1008" st_id="49" stage="3" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
<literal name="and_ln247" val="0"/>
<literal name="icmp_ln256_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="869" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin3:11  %tmp_3_230 = fadd float %select_ln262_3, %bitcast_ln106_51

]]></Node>
<StgValue><ssdm name="tmp_3_230"/></StgValue>
</operation>

<operation id="1009" st_id="49" stage="3" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
<literal name="and_ln247" val="0"/>
<literal name="icmp_ln256_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="898" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin4:11  %tmp_4_232 = fadd float %select_ln262_4, %bitcast_ln106_52

]]></Node>
<StgValue><ssdm name="tmp_4_232"/></StgValue>
</operation>

<operation id="1010" st_id="49" stage="3" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
<literal name="and_ln247" val="0"/>
<literal name="icmp_ln256_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="927" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin5:11  %tmp_5_234 = fadd float %select_ln262_5, %bitcast_ln106_53

]]></Node>
<StgValue><ssdm name="tmp_5_234"/></StgValue>
</operation>

<operation id="1011" st_id="49" stage="3" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
<literal name="and_ln247" val="0"/>
<literal name="icmp_ln256_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="956" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin6:11  %tmp_6_236 = fadd float %select_ln262_6, %bitcast_ln106_54

]]></Node>
<StgValue><ssdm name="tmp_6_236"/></StgValue>
</operation>

<operation id="1012" st_id="49" stage="3" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
<literal name="and_ln247" val="0"/>
<literal name="icmp_ln256_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="985" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin7:11  %tmp_7_239 = fadd float %select_ln262_7, %bitcast_ln106_55

]]></Node>
<StgValue><ssdm name="tmp_7_239"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="1013" st_id="50" stage="2" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
<literal name="and_ln247" val="0"/>
<literal name="icmp_ln256" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="782" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:11  %tmp_s = fadd float %select_ln262, %bitcast_ln106_16

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="1014" st_id="50" stage="2" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
<literal name="and_ln247" val="0"/>
<literal name="icmp_ln256_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="811" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin1:11  %tmp_1 = fadd float %select_ln262_1, %bitcast_ln106_49

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="1015" st_id="50" stage="2" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
<literal name="and_ln247" val="0"/>
<literal name="icmp_ln256_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="840" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin2:11  %tmp_2_228 = fadd float %select_ln262_2, %bitcast_ln106_50

]]></Node>
<StgValue><ssdm name="tmp_2_228"/></StgValue>
</operation>

<operation id="1016" st_id="50" stage="2" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
<literal name="and_ln247" val="0"/>
<literal name="icmp_ln256_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="869" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin3:11  %tmp_3_230 = fadd float %select_ln262_3, %bitcast_ln106_51

]]></Node>
<StgValue><ssdm name="tmp_3_230"/></StgValue>
</operation>

<operation id="1017" st_id="50" stage="2" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
<literal name="and_ln247" val="0"/>
<literal name="icmp_ln256_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="898" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin4:11  %tmp_4_232 = fadd float %select_ln262_4, %bitcast_ln106_52

]]></Node>
<StgValue><ssdm name="tmp_4_232"/></StgValue>
</operation>

<operation id="1018" st_id="50" stage="2" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
<literal name="and_ln247" val="0"/>
<literal name="icmp_ln256_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="927" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin5:11  %tmp_5_234 = fadd float %select_ln262_5, %bitcast_ln106_53

]]></Node>
<StgValue><ssdm name="tmp_5_234"/></StgValue>
</operation>

<operation id="1019" st_id="50" stage="2" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
<literal name="and_ln247" val="0"/>
<literal name="icmp_ln256_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="956" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin6:11  %tmp_6_236 = fadd float %select_ln262_6, %bitcast_ln106_54

]]></Node>
<StgValue><ssdm name="tmp_6_236"/></StgValue>
</operation>

<operation id="1020" st_id="50" stage="2" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
<literal name="and_ln247" val="0"/>
<literal name="icmp_ln256_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="985" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin7:11  %tmp_7_239 = fadd float %select_ln262_7, %bitcast_ln106_55

]]></Node>
<StgValue><ssdm name="tmp_7_239"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="1021" st_id="51" stage="1" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
<literal name="and_ln247" val="0"/>
<literal name="icmp_ln256" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="782" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:11  %tmp_s = fadd float %select_ln262, %bitcast_ln106_16

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="1022" st_id="51" stage="1" lat="1">
<core>RAM_S2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
<literal name="and_ln247" val="0"/>
<literal name="icmp_ln256" val="0"/>
<literal name="tmp_87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="785" bw="0" op_0_bw="32" op_1_bw="14" op_2_bw="32">
<![CDATA[
branch480:0  store float %tmp_s, float* %vertices_local_0_addr_4, align 16

]]></Node>
<StgValue><ssdm name="store_ln262"/></StgValue>
</operation>

<operation id="1023" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
<literal name="and_ln247" val="0"/>
<literal name="icmp_ln256" val="0"/>
<literal name="tmp_87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="786" bw="0" op_0_bw="0">
<![CDATA[
branch480:1  br label %hls_label_4_end

]]></Node>
<StgValue><ssdm name="br_ln262"/></StgValue>
</operation>

<operation id="1024" st_id="51" stage="1" lat="1">
<core>RAM_S2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
<literal name="and_ln247" val="0"/>
<literal name="icmp_ln256" val="0"/>
<literal name="tmp_87" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="788" bw="0" op_0_bw="32" op_1_bw="14" op_2_bw="32">
<![CDATA[
branch488:0  store float %tmp_s, float* %vertices_local_8_addr_4, align 16

]]></Node>
<StgValue><ssdm name="store_ln262"/></StgValue>
</operation>

<operation id="1025" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
<literal name="and_ln247" val="0"/>
<literal name="icmp_ln256" val="0"/>
<literal name="tmp_87" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="789" bw="0" op_0_bw="0">
<![CDATA[
branch488:1  br label %hls_label_4_end

]]></Node>
<StgValue><ssdm name="br_ln262"/></StgValue>
</operation>

<operation id="1026" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
<literal name="and_ln247" val="0"/>
<literal name="icmp_ln256" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="791" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_4_end:0  %empty_226 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str22, i32 %tmp_24)

]]></Node>
<StgValue><ssdm name="empty_226"/></StgValue>
</operation>

<operation id="1027" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
<literal name="and_ln247" val="0"/>
<literal name="icmp_ln256" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="792" bw="0" op_0_bw="0">
<![CDATA[
hls_label_4_end:1  br label %._crit_edge15.0

]]></Node>
<StgValue><ssdm name="br_ln263"/></StgValue>
</operation>

<operation id="1028" st_id="51" stage="1" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
<literal name="and_ln247" val="0"/>
<literal name="icmp_ln256_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="811" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin1:11  %tmp_1 = fadd float %select_ln262_1, %bitcast_ln106_49

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="1029" st_id="51" stage="1" lat="1">
<core>RAM_S2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
<literal name="and_ln247" val="0"/>
<literal name="icmp_ln256_1" val="0"/>
<literal name="tmp_90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="814" bw="0" op_0_bw="32" op_1_bw="14" op_2_bw="32">
<![CDATA[
branch448:0  store float %tmp_1, float* %vertices_local_1_addr_4, align 4

]]></Node>
<StgValue><ssdm name="store_ln262"/></StgValue>
</operation>

<operation id="1030" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
<literal name="and_ln247" val="0"/>
<literal name="icmp_ln256_1" val="0"/>
<literal name="tmp_90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="815" bw="0" op_0_bw="0">
<![CDATA[
branch448:1  br label %hls_label_4_end1

]]></Node>
<StgValue><ssdm name="br_ln262"/></StgValue>
</operation>

<operation id="1031" st_id="51" stage="1" lat="1">
<core>RAM_S2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
<literal name="and_ln247" val="0"/>
<literal name="icmp_ln256_1" val="0"/>
<literal name="tmp_90" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="817" bw="0" op_0_bw="32" op_1_bw="14" op_2_bw="32">
<![CDATA[
branch456:0  store float %tmp_1, float* %vertices_local_9_addr_4, align 4

]]></Node>
<StgValue><ssdm name="store_ln262"/></StgValue>
</operation>

<operation id="1032" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
<literal name="and_ln247" val="0"/>
<literal name="icmp_ln256_1" val="0"/>
<literal name="tmp_90" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="818" bw="0" op_0_bw="0">
<![CDATA[
branch456:1  br label %hls_label_4_end1

]]></Node>
<StgValue><ssdm name="br_ln262"/></StgValue>
</operation>

<operation id="1033" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
<literal name="and_ln247" val="0"/>
<literal name="icmp_ln256_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="820" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_4_end1:0  %empty_227 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str22, i32 %tmp_25)

]]></Node>
<StgValue><ssdm name="empty_227"/></StgValue>
</operation>

<operation id="1034" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
<literal name="and_ln247" val="0"/>
<literal name="icmp_ln256_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="821" bw="0" op_0_bw="0">
<![CDATA[
hls_label_4_end1:1  br label %._crit_edge15.1

]]></Node>
<StgValue><ssdm name="br_ln263"/></StgValue>
</operation>

<operation id="1035" st_id="51" stage="1" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
<literal name="and_ln247" val="0"/>
<literal name="icmp_ln256_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="840" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin2:11  %tmp_2_228 = fadd float %select_ln262_2, %bitcast_ln106_50

]]></Node>
<StgValue><ssdm name="tmp_2_228"/></StgValue>
</operation>

<operation id="1036" st_id="51" stage="1" lat="1">
<core>RAM_S2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
<literal name="and_ln247" val="0"/>
<literal name="icmp_ln256_2" val="0"/>
<literal name="tmp_91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="843" bw="0" op_0_bw="32" op_1_bw="14" op_2_bw="32">
<![CDATA[
branch416:0  store float %tmp_2_228, float* %vertices_local_2_addr_4, align 8

]]></Node>
<StgValue><ssdm name="store_ln262"/></StgValue>
</operation>

<operation id="1037" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
<literal name="and_ln247" val="0"/>
<literal name="icmp_ln256_2" val="0"/>
<literal name="tmp_91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="844" bw="0" op_0_bw="0">
<![CDATA[
branch416:1  br label %hls_label_4_end2

]]></Node>
<StgValue><ssdm name="br_ln262"/></StgValue>
</operation>

<operation id="1038" st_id="51" stage="1" lat="1">
<core>RAM_S2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
<literal name="and_ln247" val="0"/>
<literal name="icmp_ln256_2" val="0"/>
<literal name="tmp_91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="846" bw="0" op_0_bw="32" op_1_bw="14" op_2_bw="32">
<![CDATA[
branch424:0  store float %tmp_2_228, float* %vertices_local_10_addr_4, align 8

]]></Node>
<StgValue><ssdm name="store_ln262"/></StgValue>
</operation>

<operation id="1039" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
<literal name="and_ln247" val="0"/>
<literal name="icmp_ln256_2" val="0"/>
<literal name="tmp_91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="847" bw="0" op_0_bw="0">
<![CDATA[
branch424:1  br label %hls_label_4_end2

]]></Node>
<StgValue><ssdm name="br_ln262"/></StgValue>
</operation>

<operation id="1040" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
<literal name="and_ln247" val="0"/>
<literal name="icmp_ln256_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="849" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_4_end2:0  %empty_229 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str22, i32 %tmp_27)

]]></Node>
<StgValue><ssdm name="empty_229"/></StgValue>
</operation>

<operation id="1041" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
<literal name="and_ln247" val="0"/>
<literal name="icmp_ln256_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="850" bw="0" op_0_bw="0">
<![CDATA[
hls_label_4_end2:1  br label %._crit_edge15.2

]]></Node>
<StgValue><ssdm name="br_ln263"/></StgValue>
</operation>

<operation id="1042" st_id="51" stage="1" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
<literal name="and_ln247" val="0"/>
<literal name="icmp_ln256_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="869" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin3:11  %tmp_3_230 = fadd float %select_ln262_3, %bitcast_ln106_51

]]></Node>
<StgValue><ssdm name="tmp_3_230"/></StgValue>
</operation>

<operation id="1043" st_id="51" stage="1" lat="1">
<core>RAM_S2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
<literal name="and_ln247" val="0"/>
<literal name="icmp_ln256_3" val="0"/>
<literal name="tmp_92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="872" bw="0" op_0_bw="32" op_1_bw="14" op_2_bw="32">
<![CDATA[
branch384:0  store float %tmp_3_230, float* %vertices_local_3_addr_4, align 4

]]></Node>
<StgValue><ssdm name="store_ln262"/></StgValue>
</operation>

<operation id="1044" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
<literal name="and_ln247" val="0"/>
<literal name="icmp_ln256_3" val="0"/>
<literal name="tmp_92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="873" bw="0" op_0_bw="0">
<![CDATA[
branch384:1  br label %hls_label_4_end3

]]></Node>
<StgValue><ssdm name="br_ln262"/></StgValue>
</operation>

<operation id="1045" st_id="51" stage="1" lat="1">
<core>RAM_S2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
<literal name="and_ln247" val="0"/>
<literal name="icmp_ln256_3" val="0"/>
<literal name="tmp_92" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="875" bw="0" op_0_bw="32" op_1_bw="14" op_2_bw="32">
<![CDATA[
branch392:0  store float %tmp_3_230, float* %vertices_local_11_addr_4, align 4

]]></Node>
<StgValue><ssdm name="store_ln262"/></StgValue>
</operation>

<operation id="1046" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
<literal name="and_ln247" val="0"/>
<literal name="icmp_ln256_3" val="0"/>
<literal name="tmp_92" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="876" bw="0" op_0_bw="0">
<![CDATA[
branch392:1  br label %hls_label_4_end3

]]></Node>
<StgValue><ssdm name="br_ln262"/></StgValue>
</operation>

<operation id="1047" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
<literal name="and_ln247" val="0"/>
<literal name="icmp_ln256_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="878" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_4_end3:0  %empty_231 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str22, i32 %tmp_28)

]]></Node>
<StgValue><ssdm name="empty_231"/></StgValue>
</operation>

<operation id="1048" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
<literal name="and_ln247" val="0"/>
<literal name="icmp_ln256_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="879" bw="0" op_0_bw="0">
<![CDATA[
hls_label_4_end3:1  br label %._crit_edge15.3

]]></Node>
<StgValue><ssdm name="br_ln263"/></StgValue>
</operation>

<operation id="1049" st_id="51" stage="1" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
<literal name="and_ln247" val="0"/>
<literal name="icmp_ln256_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="898" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin4:11  %tmp_4_232 = fadd float %select_ln262_4, %bitcast_ln106_52

]]></Node>
<StgValue><ssdm name="tmp_4_232"/></StgValue>
</operation>

<operation id="1050" st_id="51" stage="1" lat="1">
<core>RAM_S2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
<literal name="and_ln247" val="0"/>
<literal name="icmp_ln256_4" val="0"/>
<literal name="tmp_93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="901" bw="0" op_0_bw="32" op_1_bw="14" op_2_bw="32">
<![CDATA[
branch352:0  store float %tmp_4_232, float* %vertices_local_4_addr_4, align 16

]]></Node>
<StgValue><ssdm name="store_ln262"/></StgValue>
</operation>

<operation id="1051" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
<literal name="and_ln247" val="0"/>
<literal name="icmp_ln256_4" val="0"/>
<literal name="tmp_93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="902" bw="0" op_0_bw="0">
<![CDATA[
branch352:1  br label %hls_label_4_end4

]]></Node>
<StgValue><ssdm name="br_ln262"/></StgValue>
</operation>

<operation id="1052" st_id="51" stage="1" lat="1">
<core>RAM_S2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
<literal name="and_ln247" val="0"/>
<literal name="icmp_ln256_4" val="0"/>
<literal name="tmp_93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="904" bw="0" op_0_bw="32" op_1_bw="14" op_2_bw="32">
<![CDATA[
branch360:0  store float %tmp_4_232, float* %vertices_local_12_addr_4, align 16

]]></Node>
<StgValue><ssdm name="store_ln262"/></StgValue>
</operation>

<operation id="1053" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
<literal name="and_ln247" val="0"/>
<literal name="icmp_ln256_4" val="0"/>
<literal name="tmp_93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="905" bw="0" op_0_bw="0">
<![CDATA[
branch360:1  br label %hls_label_4_end4

]]></Node>
<StgValue><ssdm name="br_ln262"/></StgValue>
</operation>

<operation id="1054" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
<literal name="and_ln247" val="0"/>
<literal name="icmp_ln256_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="907" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_4_end4:0  %empty_233 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str22, i32 %tmp_29)

]]></Node>
<StgValue><ssdm name="empty_233"/></StgValue>
</operation>

<operation id="1055" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
<literal name="and_ln247" val="0"/>
<literal name="icmp_ln256_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="908" bw="0" op_0_bw="0">
<![CDATA[
hls_label_4_end4:1  br label %._crit_edge15.4

]]></Node>
<StgValue><ssdm name="br_ln263"/></StgValue>
</operation>

<operation id="1056" st_id="51" stage="1" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
<literal name="and_ln247" val="0"/>
<literal name="icmp_ln256_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="927" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin5:11  %tmp_5_234 = fadd float %select_ln262_5, %bitcast_ln106_53

]]></Node>
<StgValue><ssdm name="tmp_5_234"/></StgValue>
</operation>

<operation id="1057" st_id="51" stage="1" lat="1">
<core>RAM_S2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
<literal name="and_ln247" val="0"/>
<literal name="icmp_ln256_5" val="0"/>
<literal name="tmp_94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="930" bw="0" op_0_bw="32" op_1_bw="14" op_2_bw="32">
<![CDATA[
branch320:0  store float %tmp_5_234, float* %vertices_local_5_addr_4, align 4

]]></Node>
<StgValue><ssdm name="store_ln262"/></StgValue>
</operation>

<operation id="1058" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
<literal name="and_ln247" val="0"/>
<literal name="icmp_ln256_5" val="0"/>
<literal name="tmp_94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="931" bw="0" op_0_bw="0">
<![CDATA[
branch320:1  br label %hls_label_4_end5

]]></Node>
<StgValue><ssdm name="br_ln262"/></StgValue>
</operation>

<operation id="1059" st_id="51" stage="1" lat="1">
<core>RAM_S2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
<literal name="and_ln247" val="0"/>
<literal name="icmp_ln256_5" val="0"/>
<literal name="tmp_94" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="933" bw="0" op_0_bw="32" op_1_bw="14" op_2_bw="32">
<![CDATA[
branch328:0  store float %tmp_5_234, float* %vertices_local_13_addr_4, align 4

]]></Node>
<StgValue><ssdm name="store_ln262"/></StgValue>
</operation>

<operation id="1060" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
<literal name="and_ln247" val="0"/>
<literal name="icmp_ln256_5" val="0"/>
<literal name="tmp_94" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="934" bw="0" op_0_bw="0">
<![CDATA[
branch328:1  br label %hls_label_4_end5

]]></Node>
<StgValue><ssdm name="br_ln262"/></StgValue>
</operation>

<operation id="1061" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
<literal name="and_ln247" val="0"/>
<literal name="icmp_ln256_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="936" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_4_end5:0  %empty_235 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str22, i32 %tmp_30)

]]></Node>
<StgValue><ssdm name="empty_235"/></StgValue>
</operation>

<operation id="1062" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
<literal name="and_ln247" val="0"/>
<literal name="icmp_ln256_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="937" bw="0" op_0_bw="0">
<![CDATA[
hls_label_4_end5:1  br label %._crit_edge15.5

]]></Node>
<StgValue><ssdm name="br_ln263"/></StgValue>
</operation>

<operation id="1063" st_id="51" stage="1" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
<literal name="and_ln247" val="0"/>
<literal name="icmp_ln256_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="956" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin6:11  %tmp_6_236 = fadd float %select_ln262_6, %bitcast_ln106_54

]]></Node>
<StgValue><ssdm name="tmp_6_236"/></StgValue>
</operation>

<operation id="1064" st_id="51" stage="1" lat="1">
<core>RAM_S2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
<literal name="and_ln247" val="0"/>
<literal name="icmp_ln256_6" val="0"/>
<literal name="tmp_95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="959" bw="0" op_0_bw="32" op_1_bw="14" op_2_bw="32">
<![CDATA[
branch288:0  store float %tmp_6_236, float* %vertices_local_6_addr_4, align 8

]]></Node>
<StgValue><ssdm name="store_ln262"/></StgValue>
</operation>

<operation id="1065" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
<literal name="and_ln247" val="0"/>
<literal name="icmp_ln256_6" val="0"/>
<literal name="tmp_95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="960" bw="0" op_0_bw="0">
<![CDATA[
branch288:1  br label %hls_label_4_end6

]]></Node>
<StgValue><ssdm name="br_ln262"/></StgValue>
</operation>

<operation id="1066" st_id="51" stage="1" lat="1">
<core>RAM_S2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
<literal name="and_ln247" val="0"/>
<literal name="icmp_ln256_6" val="0"/>
<literal name="tmp_95" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="962" bw="0" op_0_bw="32" op_1_bw="14" op_2_bw="32">
<![CDATA[
branch296:0  store float %tmp_6_236, float* %vertices_local_14_addr_4, align 8

]]></Node>
<StgValue><ssdm name="store_ln262"/></StgValue>
</operation>

<operation id="1067" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
<literal name="and_ln247" val="0"/>
<literal name="icmp_ln256_6" val="0"/>
<literal name="tmp_95" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="963" bw="0" op_0_bw="0">
<![CDATA[
branch296:1  br label %hls_label_4_end6

]]></Node>
<StgValue><ssdm name="br_ln262"/></StgValue>
</operation>

<operation id="1068" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
<literal name="and_ln247" val="0"/>
<literal name="icmp_ln256_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="965" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_4_end6:0  %empty_237 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str22, i32 %tmp_31)

]]></Node>
<StgValue><ssdm name="empty_237"/></StgValue>
</operation>

<operation id="1069" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
<literal name="and_ln247" val="0"/>
<literal name="icmp_ln256_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="966" bw="0" op_0_bw="0">
<![CDATA[
hls_label_4_end6:1  br label %._crit_edge15.6

]]></Node>
<StgValue><ssdm name="br_ln263"/></StgValue>
</operation>

<operation id="1070" st_id="51" stage="1" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
<literal name="and_ln247" val="0"/>
<literal name="icmp_ln256_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="985" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin7:11  %tmp_7_239 = fadd float %select_ln262_7, %bitcast_ln106_55

]]></Node>
<StgValue><ssdm name="tmp_7_239"/></StgValue>
</operation>

<operation id="1071" st_id="51" stage="1" lat="1">
<core>RAM_S2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
<literal name="and_ln247" val="0"/>
<literal name="icmp_ln256_7" val="0"/>
<literal name="tmp_96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="988" bw="0" op_0_bw="32" op_1_bw="14" op_2_bw="32">
<![CDATA[
branch256:0  store float %tmp_7_239, float* %vertices_local_7_addr_4, align 4

]]></Node>
<StgValue><ssdm name="store_ln262"/></StgValue>
</operation>

<operation id="1072" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
<literal name="and_ln247" val="0"/>
<literal name="icmp_ln256_7" val="0"/>
<literal name="tmp_96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="989" bw="0" op_0_bw="0">
<![CDATA[
branch256:1  br label %hls_label_4_end7

]]></Node>
<StgValue><ssdm name="br_ln262"/></StgValue>
</operation>

<operation id="1073" st_id="51" stage="1" lat="1">
<core>RAM_S2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
<literal name="and_ln247" val="0"/>
<literal name="icmp_ln256_7" val="0"/>
<literal name="tmp_96" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="991" bw="0" op_0_bw="32" op_1_bw="14" op_2_bw="32">
<![CDATA[
branch264:0  store float %tmp_7_239, float* %vertices_local_15_addr_4, align 4

]]></Node>
<StgValue><ssdm name="store_ln262"/></StgValue>
</operation>

<operation id="1074" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
<literal name="and_ln247" val="0"/>
<literal name="icmp_ln256_7" val="0"/>
<literal name="tmp_96" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="992" bw="0" op_0_bw="0">
<![CDATA[
branch264:1  br label %hls_label_4_end7

]]></Node>
<StgValue><ssdm name="br_ln262"/></StgValue>
</operation>

<operation id="1075" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
<literal name="and_ln247" val="0"/>
<literal name="icmp_ln256_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="994" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_4_end7:0  %empty_240 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str22, i32 %tmp_32)

]]></Node>
<StgValue><ssdm name="empty_240"/></StgValue>
</operation>

<operation id="1076" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
<literal name="and_ln247" val="0"/>
<literal name="icmp_ln256_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="995" bw="0" op_0_bw="0">
<![CDATA[
hls_label_4_end7:1  br label %hls_label_2_end

]]></Node>
<StgValue><ssdm name="br_ln263"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="1077" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1002" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
tlp::istream<tlp::vec_t<Update, 8ul> >::open.region:0  %rbegin12 = call i32 (...)* @_ssdm_op_SpecRegionBegin([52 x i8]* @tlp_KD_KD_istream_MD_tlp_KD_KD_vec_t_MD_Update_MC_AC_8ul_OD_AC_OD_KD_KD_open_OC_region_str) nounwind

]]></Node>
<StgValue><ssdm name="rbegin12"/></StgValue>
</operation>

<operation id="1078" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1003" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
tlp::istream<tlp::vec_t<Update, 8ul> >::open.region:1  call void (...)* @_ssdm_op_SpecLatency(i32 0, i32 1, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="speclatency_ln118"/></StgValue>
</operation>

<operation id="1079" st_id="52" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1004" bw="513" op_0_bw="513" op_1_bw="513" op_2_bw="0" op_3_bw="513" op_4_bw="1">
<![CDATA[
tlp::istream<tlp::vec_t<Update, 8ul> >::open.region:2  %tmp_11138_0 = call i513 @_ssdm_op_Read.ap_fifo.volatile.i513P(i513* %update_in_q_fifo_V)

]]></Node>
<StgValue><ssdm name="tmp_11138_0"/></StgValue>
</operation>

<operation id="1080" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1005" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
tlp::istream<tlp::vec_t<Update, 8ul> >::open.region:3  %rend50 = call i32 (...)* @_ssdm_op_SpecRegionEnd([52 x i8]* @tlp_KD_KD_istream_MD_tlp_KD_KD_vec_t_MD_Update_MC_AC_8ul_OD_AC_OD_KD_KD_open_OC_region_str, i32 %rbegin12) nounwind

]]></Node>
<StgValue><ssdm name="rend50"/></StgValue>
</operation>

<operation id="1081" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1006" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
tlp::istream<tlp::vec_t<Update, 8ul> >::open.region:4  %rbegin13 = call i32 (...)* @_ssdm_op_SpecRegionBegin([38 x i8]* @tlp_KD_KD_ostream_MD_VertexReq_OD_KD_KD_write_OC_region_str) nounwind

]]></Node>
<StgValue><ssdm name="rbegin13"/></StgValue>
</operation>

<operation id="1082" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1007" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
tlp::istream<tlp::vec_t<Update, 8ul> >::open.region:5  call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specprotocol_ln143"/></StgValue>
</operation>

<operation id="1083" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1008" bw="65" op_0_bw="65" op_1_bw="1" op_2_bw="32" op_3_bw="32">
<![CDATA[
tlp::istream<tlp::vec_t<Update, 8ul> >::open.region:6  %tmp_1237 = call i65 @_ssdm_op_BitConcatenate.i65.i1.i32.i32(i1 false, i32 %req_partition_size, i32 %req_vid_offset)

]]></Node>
<StgValue><ssdm name="tmp_1237"/></StgValue>
</operation>

<operation id="1084" st_id="52" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1009" bw="0" op_0_bw="0" op_1_bw="65" op_2_bw="65" op_3_bw="0">
<![CDATA[
tlp::istream<tlp::vec_t<Update, 8ul> >::open.region:7  call void @_ssdm_op_Write.ap_fifo.volatile.i65P(i65* %vertex_req_q_fifo_V, i65 %tmp_1237)

]]></Node>
<StgValue><ssdm name="write_ln144"/></StgValue>
</operation>

<operation id="1085" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1010" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
tlp::istream<tlp::vec_t<Update, 8ul> >::open.region:8  %rend104 = call i32 (...)* @_ssdm_op_SpecRegionEnd([38 x i8]* @tlp_KD_KD_ostream_MD_VertexReq_OD_KD_KD_write_OC_region_str, i32 %rbegin13) nounwind

]]></Node>
<StgValue><ssdm name="rend104"/></StgValue>
</operation>

<operation id="1086" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1011" bw="36" op_0_bw="32">
<![CDATA[
tlp::istream<tlp::vec_t<Update, 8ul> >::open.region:9  %zext_ln273_1 = zext i32 %req_partition_size to i36

]]></Node>
<StgValue><ssdm name="zext_ln273_1"/></StgValue>
</operation>

<operation id="1087" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1012" bw="0" op_0_bw="0">
<![CDATA[
tlp::istream<tlp::vec_t<Update, 8ul> >::open.region:10  br label %4

]]></Node>
<StgValue><ssdm name="br_ln273"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="1088" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1014" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0  %empty_241 = phi float [ 0.000000e+00, %"tlp::istream<tlp::vec_t<Update, 8ul> >::open.region" ], [ %max_delta, %vertex_writes_begin ]

]]></Node>
<StgValue><ssdm name="empty_241"/></StgValue>
</operation>

<operation id="1089" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1015" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:1  %i6_0 = phi i32 [ 0, %"tlp::istream<tlp::vec_t<Update, 8ul> >::open.region" ], [ %i_1, %vertex_writes_begin ]

]]></Node>
<StgValue><ssdm name="i6_0"/></StgValue>
</operation>

<operation id="1090" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1016" bw="36" op_0_bw="36" op_1_bw="32" op_2_bw="4">
<![CDATA[
:2  %shl_ln2 = call i36 @_ssdm_op_BitConcatenate.i36.i32.i4(i32 %i6_0, i4 0)

]]></Node>
<StgValue><ssdm name="shl_ln2"/></StgValue>
</operation>

<operation id="1091" st_id="53" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1017" bw="1" op_0_bw="36" op_1_bw="36">
<![CDATA[
:3  %icmp_ln273 = icmp ult i36 %shl_ln2, %zext_ln273_1

]]></Node>
<StgValue><ssdm name="icmp_ln273"/></StgValue>
</operation>

<operation id="1092" st_id="53" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1018" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %i_1 = add i32 %i6_0, 1

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="1093" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1019" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %icmp_ln273, label %vertex_writes_begin, label %5

]]></Node>
<StgValue><ssdm name="br_ln273"/></StgValue>
</operation>

<operation id="1094" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1021" bw="64" op_0_bw="32">
<![CDATA[
vertex_writes_begin:0  %zext_ln273 = zext i32 %i6_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln273"/></StgValue>
</operation>

<operation id="1095" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1033" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
vertex_writes_begin:12  %vertices_local_0_addr_3 = getelementptr [16384 x float]* %vertices_local_0, i64 0, i64 %zext_ln273

]]></Node>
<StgValue><ssdm name="vertices_local_0_addr_3"/></StgValue>
</operation>

<operation id="1096" st_id="53" stage="2" lat="2">
<core>RAM_S2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1034" bw="32" op_0_bw="14">
<![CDATA[
vertex_writes_begin:13  %vertices_local_0_load_1 = load float* %vertices_local_0_addr_3, align 16

]]></Node>
<StgValue><ssdm name="vertices_local_0_load_1"/></StgValue>
</operation>

<operation id="1097" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1050" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
vertex_writes_begin:29  %vertices_local_1_addr_3 = getelementptr [16384 x float]* %vertices_local_1, i64 0, i64 %zext_ln273

]]></Node>
<StgValue><ssdm name="vertices_local_1_addr_3"/></StgValue>
</operation>

<operation id="1098" st_id="53" stage="2" lat="2">
<core>RAM_S2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1051" bw="32" op_0_bw="14">
<![CDATA[
vertex_writes_begin:30  %vertices_local_1_load_1 = load float* %vertices_local_1_addr_3, align 4

]]></Node>
<StgValue><ssdm name="vertices_local_1_load_1"/></StgValue>
</operation>

<operation id="1099" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1067" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
vertex_writes_begin:46  %vertices_local_2_addr_3 = getelementptr [16384 x float]* %vertices_local_2, i64 0, i64 %zext_ln273

]]></Node>
<StgValue><ssdm name="vertices_local_2_addr_3"/></StgValue>
</operation>

<operation id="1100" st_id="53" stage="2" lat="2">
<core>RAM_S2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1068" bw="32" op_0_bw="14">
<![CDATA[
vertex_writes_begin:47  %vertices_local_2_load_1 = load float* %vertices_local_2_addr_3, align 8

]]></Node>
<StgValue><ssdm name="vertices_local_2_load_1"/></StgValue>
</operation>

<operation id="1101" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1084" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
vertex_writes_begin:63  %vertices_local_3_addr_3 = getelementptr [16384 x float]* %vertices_local_3, i64 0, i64 %zext_ln273

]]></Node>
<StgValue><ssdm name="vertices_local_3_addr_3"/></StgValue>
</operation>

<operation id="1102" st_id="53" stage="2" lat="2">
<core>RAM_S2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1085" bw="32" op_0_bw="14">
<![CDATA[
vertex_writes_begin:64  %vertices_local_3_load_1 = load float* %vertices_local_3_addr_3, align 4

]]></Node>
<StgValue><ssdm name="vertices_local_3_load_1"/></StgValue>
</operation>

<operation id="1103" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1101" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
vertex_writes_begin:80  %vertices_local_4_addr_2 = getelementptr [16384 x float]* %vertices_local_4, i64 0, i64 %zext_ln273

]]></Node>
<StgValue><ssdm name="vertices_local_4_addr_2"/></StgValue>
</operation>

<operation id="1104" st_id="53" stage="2" lat="2">
<core>RAM_S2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1102" bw="32" op_0_bw="14">
<![CDATA[
vertex_writes_begin:81  %vertices_local_4_load = load float* %vertices_local_4_addr_2, align 16

]]></Node>
<StgValue><ssdm name="vertices_local_4_load"/></StgValue>
</operation>

<operation id="1105" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1118" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
vertex_writes_begin:97  %vertices_local_5_addr_2 = getelementptr [16384 x float]* %vertices_local_5, i64 0, i64 %zext_ln273

]]></Node>
<StgValue><ssdm name="vertices_local_5_addr_2"/></StgValue>
</operation>

<operation id="1106" st_id="53" stage="2" lat="2">
<core>RAM_S2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1119" bw="32" op_0_bw="14">
<![CDATA[
vertex_writes_begin:98  %vertices_local_5_load = load float* %vertices_local_5_addr_2, align 4

]]></Node>
<StgValue><ssdm name="vertices_local_5_load"/></StgValue>
</operation>

<operation id="1107" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1135" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
vertex_writes_begin:114  %vertices_local_6_addr_2 = getelementptr [16384 x float]* %vertices_local_6, i64 0, i64 %zext_ln273

]]></Node>
<StgValue><ssdm name="vertices_local_6_addr_2"/></StgValue>
</operation>

<operation id="1108" st_id="53" stage="2" lat="2">
<core>RAM_S2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1136" bw="32" op_0_bw="14">
<![CDATA[
vertex_writes_begin:115  %vertices_local_6_load = load float* %vertices_local_6_addr_2, align 8

]]></Node>
<StgValue><ssdm name="vertices_local_6_load"/></StgValue>
</operation>

<operation id="1109" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1152" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
vertex_writes_begin:131  %vertices_local_7_addr_2 = getelementptr [16384 x float]* %vertices_local_7, i64 0, i64 %zext_ln273

]]></Node>
<StgValue><ssdm name="vertices_local_7_addr_2"/></StgValue>
</operation>

<operation id="1110" st_id="53" stage="2" lat="2">
<core>RAM_S2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1153" bw="32" op_0_bw="14">
<![CDATA[
vertex_writes_begin:132  %vertices_local_7_load = load float* %vertices_local_7_addr_2, align 4

]]></Node>
<StgValue><ssdm name="vertices_local_7_load"/></StgValue>
</operation>

<operation id="1111" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1169" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
vertex_writes_begin:148  %vertices_local_8_addr_3 = getelementptr [16384 x float]* %vertices_local_8, i64 0, i64 %zext_ln273

]]></Node>
<StgValue><ssdm name="vertices_local_8_addr_3"/></StgValue>
</operation>

<operation id="1112" st_id="53" stage="2" lat="2">
<core>RAM_S2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1170" bw="32" op_0_bw="14">
<![CDATA[
vertex_writes_begin:149  %vertices_local_8_load_1 = load float* %vertices_local_8_addr_3, align 16

]]></Node>
<StgValue><ssdm name="vertices_local_8_load_1"/></StgValue>
</operation>

<operation id="1113" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1186" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
vertex_writes_begin:165  %vertices_local_9_addr_3 = getelementptr [16384 x float]* %vertices_local_9, i64 0, i64 %zext_ln273

]]></Node>
<StgValue><ssdm name="vertices_local_9_addr_3"/></StgValue>
</operation>

<operation id="1114" st_id="53" stage="2" lat="2">
<core>RAM_S2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1187" bw="32" op_0_bw="14">
<![CDATA[
vertex_writes_begin:166  %vertices_local_9_load_1 = load float* %vertices_local_9_addr_3, align 4

]]></Node>
<StgValue><ssdm name="vertices_local_9_load_1"/></StgValue>
</operation>

<operation id="1115" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1203" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
vertex_writes_begin:182  %vertices_local_10_addr_3 = getelementptr [16384 x float]* %vertices_local_10, i64 0, i64 %zext_ln273

]]></Node>
<StgValue><ssdm name="vertices_local_10_addr_3"/></StgValue>
</operation>

<operation id="1116" st_id="53" stage="2" lat="2">
<core>RAM_S2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1204" bw="32" op_0_bw="14">
<![CDATA[
vertex_writes_begin:183  %vertices_local_10_load_1 = load float* %vertices_local_10_addr_3, align 8

]]></Node>
<StgValue><ssdm name="vertices_local_10_load_1"/></StgValue>
</operation>

<operation id="1117" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1220" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
vertex_writes_begin:199  %vertices_local_11_addr_3 = getelementptr [16384 x float]* %vertices_local_11, i64 0, i64 %zext_ln273

]]></Node>
<StgValue><ssdm name="vertices_local_11_addr_3"/></StgValue>
</operation>

<operation id="1118" st_id="53" stage="2" lat="2">
<core>RAM_S2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1221" bw="32" op_0_bw="14">
<![CDATA[
vertex_writes_begin:200  %vertices_local_11_load_1 = load float* %vertices_local_11_addr_3, align 4

]]></Node>
<StgValue><ssdm name="vertices_local_11_load_1"/></StgValue>
</operation>

<operation id="1119" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1237" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
vertex_writes_begin:216  %vertices_local_12_addr_2 = getelementptr [16384 x float]* %vertices_local_12, i64 0, i64 %zext_ln273

]]></Node>
<StgValue><ssdm name="vertices_local_12_addr_2"/></StgValue>
</operation>

<operation id="1120" st_id="53" stage="2" lat="2">
<core>RAM_S2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1238" bw="32" op_0_bw="14">
<![CDATA[
vertex_writes_begin:217  %vertices_local_12_load = load float* %vertices_local_12_addr_2, align 16

]]></Node>
<StgValue><ssdm name="vertices_local_12_load"/></StgValue>
</operation>

<operation id="1121" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1254" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
vertex_writes_begin:233  %vertices_local_13_addr_2 = getelementptr [16384 x float]* %vertices_local_13, i64 0, i64 %zext_ln273

]]></Node>
<StgValue><ssdm name="vertices_local_13_addr_2"/></StgValue>
</operation>

<operation id="1122" st_id="53" stage="2" lat="2">
<core>RAM_S2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1255" bw="32" op_0_bw="14">
<![CDATA[
vertex_writes_begin:234  %vertices_local_13_load = load float* %vertices_local_13_addr_2, align 4

]]></Node>
<StgValue><ssdm name="vertices_local_13_load"/></StgValue>
</operation>

<operation id="1123" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1271" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
vertex_writes_begin:250  %vertices_local_14_addr_2 = getelementptr [16384 x float]* %vertices_local_14, i64 0, i64 %zext_ln273

]]></Node>
<StgValue><ssdm name="vertices_local_14_addr_2"/></StgValue>
</operation>

<operation id="1124" st_id="53" stage="2" lat="2">
<core>RAM_S2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1272" bw="32" op_0_bw="14">
<![CDATA[
vertex_writes_begin:251  %vertices_local_14_load = load float* %vertices_local_14_addr_2, align 8

]]></Node>
<StgValue><ssdm name="vertices_local_14_load"/></StgValue>
</operation>

<operation id="1125" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1288" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
vertex_writes_begin:267  %vertices_local_15_addr_2 = getelementptr [16384 x float]* %vertices_local_15, i64 0, i64 %zext_ln273

]]></Node>
<StgValue><ssdm name="vertices_local_15_addr_2"/></StgValue>
</operation>

<operation id="1126" st_id="53" stage="2" lat="2">
<core>RAM_S2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1289" bw="32" op_0_bw="14">
<![CDATA[
vertex_writes_begin:268  %vertices_local_15_load = load float* %vertices_local_15_addr_2, align 4

]]></Node>
<StgValue><ssdm name="vertices_local_15_load"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="1127" st_id="54" stage="1" lat="2">
<core>RAM_S2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1034" bw="32" op_0_bw="14">
<![CDATA[
vertex_writes_begin:13  %vertices_local_0_load_1 = load float* %vertices_local_0_addr_3, align 16

]]></Node>
<StgValue><ssdm name="vertices_local_0_load_1"/></StgValue>
</operation>

<operation id="1128" st_id="54" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1035" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
vertex_writes_begin:14  %phitmp = fmul float %vertices_local_0_load_1, 0x3FEB333340000000

]]></Node>
<StgValue><ssdm name="phitmp"/></StgValue>
</operation>

<operation id="1129" st_id="54" stage="1" lat="2">
<core>RAM_S2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1051" bw="32" op_0_bw="14">
<![CDATA[
vertex_writes_begin:30  %vertices_local_1_load_1 = load float* %vertices_local_1_addr_3, align 4

]]></Node>
<StgValue><ssdm name="vertices_local_1_load_1"/></StgValue>
</operation>

<operation id="1130" st_id="54" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1052" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
vertex_writes_begin:31  %phitmp1 = fmul float %vertices_local_1_load_1, 0x3FEB333340000000

]]></Node>
<StgValue><ssdm name="phitmp1"/></StgValue>
</operation>

<operation id="1131" st_id="54" stage="1" lat="2">
<core>RAM_S2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1068" bw="32" op_0_bw="14">
<![CDATA[
vertex_writes_begin:47  %vertices_local_2_load_1 = load float* %vertices_local_2_addr_3, align 8

]]></Node>
<StgValue><ssdm name="vertices_local_2_load_1"/></StgValue>
</operation>

<operation id="1132" st_id="54" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1069" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
vertex_writes_begin:48  %phitmp2 = fmul float %vertices_local_2_load_1, 0x3FEB333340000000

]]></Node>
<StgValue><ssdm name="phitmp2"/></StgValue>
</operation>

<operation id="1133" st_id="54" stage="1" lat="2">
<core>RAM_S2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1085" bw="32" op_0_bw="14">
<![CDATA[
vertex_writes_begin:64  %vertices_local_3_load_1 = load float* %vertices_local_3_addr_3, align 4

]]></Node>
<StgValue><ssdm name="vertices_local_3_load_1"/></StgValue>
</operation>

<operation id="1134" st_id="54" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1086" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
vertex_writes_begin:65  %phitmp3 = fmul float %vertices_local_3_load_1, 0x3FEB333340000000

]]></Node>
<StgValue><ssdm name="phitmp3"/></StgValue>
</operation>

<operation id="1135" st_id="54" stage="1" lat="2">
<core>RAM_S2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1102" bw="32" op_0_bw="14">
<![CDATA[
vertex_writes_begin:81  %vertices_local_4_load = load float* %vertices_local_4_addr_2, align 16

]]></Node>
<StgValue><ssdm name="vertices_local_4_load"/></StgValue>
</operation>

<operation id="1136" st_id="54" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1103" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
vertex_writes_begin:82  %phitmp4 = fmul float %vertices_local_4_load, 0x3FEB333340000000

]]></Node>
<StgValue><ssdm name="phitmp4"/></StgValue>
</operation>

<operation id="1137" st_id="54" stage="1" lat="2">
<core>RAM_S2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1119" bw="32" op_0_bw="14">
<![CDATA[
vertex_writes_begin:98  %vertices_local_5_load = load float* %vertices_local_5_addr_2, align 4

]]></Node>
<StgValue><ssdm name="vertices_local_5_load"/></StgValue>
</operation>

<operation id="1138" st_id="54" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1120" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
vertex_writes_begin:99  %phitmp5 = fmul float %vertices_local_5_load, 0x3FEB333340000000

]]></Node>
<StgValue><ssdm name="phitmp5"/></StgValue>
</operation>

<operation id="1139" st_id="54" stage="1" lat="2">
<core>RAM_S2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1136" bw="32" op_0_bw="14">
<![CDATA[
vertex_writes_begin:115  %vertices_local_6_load = load float* %vertices_local_6_addr_2, align 8

]]></Node>
<StgValue><ssdm name="vertices_local_6_load"/></StgValue>
</operation>

<operation id="1140" st_id="54" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1137" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
vertex_writes_begin:116  %phitmp6 = fmul float %vertices_local_6_load, 0x3FEB333340000000

]]></Node>
<StgValue><ssdm name="phitmp6"/></StgValue>
</operation>

<operation id="1141" st_id="54" stage="1" lat="2">
<core>RAM_S2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1153" bw="32" op_0_bw="14">
<![CDATA[
vertex_writes_begin:132  %vertices_local_7_load = load float* %vertices_local_7_addr_2, align 4

]]></Node>
<StgValue><ssdm name="vertices_local_7_load"/></StgValue>
</operation>

<operation id="1142" st_id="54" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1154" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
vertex_writes_begin:133  %phitmp7 = fmul float %vertices_local_7_load, 0x3FEB333340000000

]]></Node>
<StgValue><ssdm name="phitmp7"/></StgValue>
</operation>

<operation id="1143" st_id="54" stage="1" lat="2">
<core>RAM_S2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1170" bw="32" op_0_bw="14">
<![CDATA[
vertex_writes_begin:149  %vertices_local_8_load_1 = load float* %vertices_local_8_addr_3, align 16

]]></Node>
<StgValue><ssdm name="vertices_local_8_load_1"/></StgValue>
</operation>

<operation id="1144" st_id="54" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1171" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
vertex_writes_begin:150  %phitmp8 = fmul float %vertices_local_8_load_1, 0x3FEB333340000000

]]></Node>
<StgValue><ssdm name="phitmp8"/></StgValue>
</operation>

<operation id="1145" st_id="54" stage="1" lat="2">
<core>RAM_S2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1187" bw="32" op_0_bw="14">
<![CDATA[
vertex_writes_begin:166  %vertices_local_9_load_1 = load float* %vertices_local_9_addr_3, align 4

]]></Node>
<StgValue><ssdm name="vertices_local_9_load_1"/></StgValue>
</operation>

<operation id="1146" st_id="54" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1188" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
vertex_writes_begin:167  %phitmp9 = fmul float %vertices_local_9_load_1, 0x3FEB333340000000

]]></Node>
<StgValue><ssdm name="phitmp9"/></StgValue>
</operation>

<operation id="1147" st_id="54" stage="1" lat="2">
<core>RAM_S2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1204" bw="32" op_0_bw="14">
<![CDATA[
vertex_writes_begin:183  %vertices_local_10_load_1 = load float* %vertices_local_10_addr_3, align 8

]]></Node>
<StgValue><ssdm name="vertices_local_10_load_1"/></StgValue>
</operation>

<operation id="1148" st_id="54" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1205" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
vertex_writes_begin:184  %phitmp10 = fmul float %vertices_local_10_load_1, 0x3FEB333340000000

]]></Node>
<StgValue><ssdm name="phitmp10"/></StgValue>
</operation>

<operation id="1149" st_id="54" stage="1" lat="2">
<core>RAM_S2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1221" bw="32" op_0_bw="14">
<![CDATA[
vertex_writes_begin:200  %vertices_local_11_load_1 = load float* %vertices_local_11_addr_3, align 4

]]></Node>
<StgValue><ssdm name="vertices_local_11_load_1"/></StgValue>
</operation>

<operation id="1150" st_id="54" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1222" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
vertex_writes_begin:201  %phitmp11 = fmul float %vertices_local_11_load_1, 0x3FEB333340000000

]]></Node>
<StgValue><ssdm name="phitmp11"/></StgValue>
</operation>

<operation id="1151" st_id="54" stage="1" lat="2">
<core>RAM_S2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1238" bw="32" op_0_bw="14">
<![CDATA[
vertex_writes_begin:217  %vertices_local_12_load = load float* %vertices_local_12_addr_2, align 16

]]></Node>
<StgValue><ssdm name="vertices_local_12_load"/></StgValue>
</operation>

<operation id="1152" st_id="54" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1239" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
vertex_writes_begin:218  %phitmp12 = fmul float %vertices_local_12_load, 0x3FEB333340000000

]]></Node>
<StgValue><ssdm name="phitmp12"/></StgValue>
</operation>

<operation id="1153" st_id="54" stage="1" lat="2">
<core>RAM_S2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1255" bw="32" op_0_bw="14">
<![CDATA[
vertex_writes_begin:234  %vertices_local_13_load = load float* %vertices_local_13_addr_2, align 4

]]></Node>
<StgValue><ssdm name="vertices_local_13_load"/></StgValue>
</operation>

<operation id="1154" st_id="54" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1256" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
vertex_writes_begin:235  %phitmp13 = fmul float %vertices_local_13_load, 0x3FEB333340000000

]]></Node>
<StgValue><ssdm name="phitmp13"/></StgValue>
</operation>

<operation id="1155" st_id="54" stage="1" lat="2">
<core>RAM_S2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1272" bw="32" op_0_bw="14">
<![CDATA[
vertex_writes_begin:251  %vertices_local_14_load = load float* %vertices_local_14_addr_2, align 8

]]></Node>
<StgValue><ssdm name="vertices_local_14_load"/></StgValue>
</operation>

<operation id="1156" st_id="54" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1273" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
vertex_writes_begin:252  %phitmp14 = fmul float %vertices_local_14_load, 0x3FEB333340000000

]]></Node>
<StgValue><ssdm name="phitmp14"/></StgValue>
</operation>

<operation id="1157" st_id="54" stage="1" lat="2">
<core>RAM_S2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1289" bw="32" op_0_bw="14">
<![CDATA[
vertex_writes_begin:268  %vertices_local_15_load = load float* %vertices_local_15_addr_2, align 4

]]></Node>
<StgValue><ssdm name="vertices_local_15_load"/></StgValue>
</operation>

<operation id="1158" st_id="54" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1290" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
vertex_writes_begin:269  %phitmp15 = fmul float %vertices_local_15_load, 0x3FEB333340000000

]]></Node>
<StgValue><ssdm name="phitmp15"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="1159" st_id="55" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1035" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
vertex_writes_begin:14  %phitmp = fmul float %vertices_local_0_load_1, 0x3FEB333340000000

]]></Node>
<StgValue><ssdm name="phitmp"/></StgValue>
</operation>

<operation id="1160" st_id="55" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1052" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
vertex_writes_begin:31  %phitmp1 = fmul float %vertices_local_1_load_1, 0x3FEB333340000000

]]></Node>
<StgValue><ssdm name="phitmp1"/></StgValue>
</operation>

<operation id="1161" st_id="55" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1069" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
vertex_writes_begin:48  %phitmp2 = fmul float %vertices_local_2_load_1, 0x3FEB333340000000

]]></Node>
<StgValue><ssdm name="phitmp2"/></StgValue>
</operation>

<operation id="1162" st_id="55" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1086" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
vertex_writes_begin:65  %phitmp3 = fmul float %vertices_local_3_load_1, 0x3FEB333340000000

]]></Node>
<StgValue><ssdm name="phitmp3"/></StgValue>
</operation>

<operation id="1163" st_id="55" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1103" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
vertex_writes_begin:82  %phitmp4 = fmul float %vertices_local_4_load, 0x3FEB333340000000

]]></Node>
<StgValue><ssdm name="phitmp4"/></StgValue>
</operation>

<operation id="1164" st_id="55" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1120" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
vertex_writes_begin:99  %phitmp5 = fmul float %vertices_local_5_load, 0x3FEB333340000000

]]></Node>
<StgValue><ssdm name="phitmp5"/></StgValue>
</operation>

<operation id="1165" st_id="55" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1137" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
vertex_writes_begin:116  %phitmp6 = fmul float %vertices_local_6_load, 0x3FEB333340000000

]]></Node>
<StgValue><ssdm name="phitmp6"/></StgValue>
</operation>

<operation id="1166" st_id="55" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1154" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
vertex_writes_begin:133  %phitmp7 = fmul float %vertices_local_7_load, 0x3FEB333340000000

]]></Node>
<StgValue><ssdm name="phitmp7"/></StgValue>
</operation>

<operation id="1167" st_id="55" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1171" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
vertex_writes_begin:150  %phitmp8 = fmul float %vertices_local_8_load_1, 0x3FEB333340000000

]]></Node>
<StgValue><ssdm name="phitmp8"/></StgValue>
</operation>

<operation id="1168" st_id="55" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1188" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
vertex_writes_begin:167  %phitmp9 = fmul float %vertices_local_9_load_1, 0x3FEB333340000000

]]></Node>
<StgValue><ssdm name="phitmp9"/></StgValue>
</operation>

<operation id="1169" st_id="55" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1205" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
vertex_writes_begin:184  %phitmp10 = fmul float %vertices_local_10_load_1, 0x3FEB333340000000

]]></Node>
<StgValue><ssdm name="phitmp10"/></StgValue>
</operation>

<operation id="1170" st_id="55" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1222" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
vertex_writes_begin:201  %phitmp11 = fmul float %vertices_local_11_load_1, 0x3FEB333340000000

]]></Node>
<StgValue><ssdm name="phitmp11"/></StgValue>
</operation>

<operation id="1171" st_id="55" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1239" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
vertex_writes_begin:218  %phitmp12 = fmul float %vertices_local_12_load, 0x3FEB333340000000

]]></Node>
<StgValue><ssdm name="phitmp12"/></StgValue>
</operation>

<operation id="1172" st_id="55" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1256" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
vertex_writes_begin:235  %phitmp13 = fmul float %vertices_local_13_load, 0x3FEB333340000000

]]></Node>
<StgValue><ssdm name="phitmp13"/></StgValue>
</operation>

<operation id="1173" st_id="55" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1273" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
vertex_writes_begin:252  %phitmp14 = fmul float %vertices_local_14_load, 0x3FEB333340000000

]]></Node>
<StgValue><ssdm name="phitmp14"/></StgValue>
</operation>

<operation id="1174" st_id="55" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1290" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
vertex_writes_begin:269  %phitmp15 = fmul float %vertices_local_15_load, 0x3FEB333340000000

]]></Node>
<StgValue><ssdm name="phitmp15"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="1175" st_id="56" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1035" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
vertex_writes_begin:14  %phitmp = fmul float %vertices_local_0_load_1, 0x3FEB333340000000

]]></Node>
<StgValue><ssdm name="phitmp"/></StgValue>
</operation>

<operation id="1176" st_id="56" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1052" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
vertex_writes_begin:31  %phitmp1 = fmul float %vertices_local_1_load_1, 0x3FEB333340000000

]]></Node>
<StgValue><ssdm name="phitmp1"/></StgValue>
</operation>

<operation id="1177" st_id="56" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1069" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
vertex_writes_begin:48  %phitmp2 = fmul float %vertices_local_2_load_1, 0x3FEB333340000000

]]></Node>
<StgValue><ssdm name="phitmp2"/></StgValue>
</operation>

<operation id="1178" st_id="56" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1086" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
vertex_writes_begin:65  %phitmp3 = fmul float %vertices_local_3_load_1, 0x3FEB333340000000

]]></Node>
<StgValue><ssdm name="phitmp3"/></StgValue>
</operation>

<operation id="1179" st_id="56" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1103" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
vertex_writes_begin:82  %phitmp4 = fmul float %vertices_local_4_load, 0x3FEB333340000000

]]></Node>
<StgValue><ssdm name="phitmp4"/></StgValue>
</operation>

<operation id="1180" st_id="56" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1120" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
vertex_writes_begin:99  %phitmp5 = fmul float %vertices_local_5_load, 0x3FEB333340000000

]]></Node>
<StgValue><ssdm name="phitmp5"/></StgValue>
</operation>

<operation id="1181" st_id="56" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1137" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
vertex_writes_begin:116  %phitmp6 = fmul float %vertices_local_6_load, 0x3FEB333340000000

]]></Node>
<StgValue><ssdm name="phitmp6"/></StgValue>
</operation>

<operation id="1182" st_id="56" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1154" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
vertex_writes_begin:133  %phitmp7 = fmul float %vertices_local_7_load, 0x3FEB333340000000

]]></Node>
<StgValue><ssdm name="phitmp7"/></StgValue>
</operation>

<operation id="1183" st_id="56" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1171" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
vertex_writes_begin:150  %phitmp8 = fmul float %vertices_local_8_load_1, 0x3FEB333340000000

]]></Node>
<StgValue><ssdm name="phitmp8"/></StgValue>
</operation>

<operation id="1184" st_id="56" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1188" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
vertex_writes_begin:167  %phitmp9 = fmul float %vertices_local_9_load_1, 0x3FEB333340000000

]]></Node>
<StgValue><ssdm name="phitmp9"/></StgValue>
</operation>

<operation id="1185" st_id="56" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1205" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
vertex_writes_begin:184  %phitmp10 = fmul float %vertices_local_10_load_1, 0x3FEB333340000000

]]></Node>
<StgValue><ssdm name="phitmp10"/></StgValue>
</operation>

<operation id="1186" st_id="56" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1222" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
vertex_writes_begin:201  %phitmp11 = fmul float %vertices_local_11_load_1, 0x3FEB333340000000

]]></Node>
<StgValue><ssdm name="phitmp11"/></StgValue>
</operation>

<operation id="1187" st_id="56" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1239" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
vertex_writes_begin:218  %phitmp12 = fmul float %vertices_local_12_load, 0x3FEB333340000000

]]></Node>
<StgValue><ssdm name="phitmp12"/></StgValue>
</operation>

<operation id="1188" st_id="56" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1256" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
vertex_writes_begin:235  %phitmp13 = fmul float %vertices_local_13_load, 0x3FEB333340000000

]]></Node>
<StgValue><ssdm name="phitmp13"/></StgValue>
</operation>

<operation id="1189" st_id="56" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1273" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
vertex_writes_begin:252  %phitmp14 = fmul float %vertices_local_14_load, 0x3FEB333340000000

]]></Node>
<StgValue><ssdm name="phitmp14"/></StgValue>
</operation>

<operation id="1190" st_id="56" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1290" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
vertex_writes_begin:269  %phitmp15 = fmul float %vertices_local_15_load, 0x3FEB333340000000

]]></Node>
<StgValue><ssdm name="phitmp15"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="1191" st_id="57" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1035" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
vertex_writes_begin:14  %phitmp = fmul float %vertices_local_0_load_1, 0x3FEB333340000000

]]></Node>
<StgValue><ssdm name="phitmp"/></StgValue>
</operation>

<operation id="1192" st_id="57" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1052" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
vertex_writes_begin:31  %phitmp1 = fmul float %vertices_local_1_load_1, 0x3FEB333340000000

]]></Node>
<StgValue><ssdm name="phitmp1"/></StgValue>
</operation>

<operation id="1193" st_id="57" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1069" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
vertex_writes_begin:48  %phitmp2 = fmul float %vertices_local_2_load_1, 0x3FEB333340000000

]]></Node>
<StgValue><ssdm name="phitmp2"/></StgValue>
</operation>

<operation id="1194" st_id="57" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1086" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
vertex_writes_begin:65  %phitmp3 = fmul float %vertices_local_3_load_1, 0x3FEB333340000000

]]></Node>
<StgValue><ssdm name="phitmp3"/></StgValue>
</operation>

<operation id="1195" st_id="57" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1103" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
vertex_writes_begin:82  %phitmp4 = fmul float %vertices_local_4_load, 0x3FEB333340000000

]]></Node>
<StgValue><ssdm name="phitmp4"/></StgValue>
</operation>

<operation id="1196" st_id="57" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1120" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
vertex_writes_begin:99  %phitmp5 = fmul float %vertices_local_5_load, 0x3FEB333340000000

]]></Node>
<StgValue><ssdm name="phitmp5"/></StgValue>
</operation>

<operation id="1197" st_id="57" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1137" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
vertex_writes_begin:116  %phitmp6 = fmul float %vertices_local_6_load, 0x3FEB333340000000

]]></Node>
<StgValue><ssdm name="phitmp6"/></StgValue>
</operation>

<operation id="1198" st_id="57" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1154" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
vertex_writes_begin:133  %phitmp7 = fmul float %vertices_local_7_load, 0x3FEB333340000000

]]></Node>
<StgValue><ssdm name="phitmp7"/></StgValue>
</operation>

<operation id="1199" st_id="57" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1171" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
vertex_writes_begin:150  %phitmp8 = fmul float %vertices_local_8_load_1, 0x3FEB333340000000

]]></Node>
<StgValue><ssdm name="phitmp8"/></StgValue>
</operation>

<operation id="1200" st_id="57" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1188" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
vertex_writes_begin:167  %phitmp9 = fmul float %vertices_local_9_load_1, 0x3FEB333340000000

]]></Node>
<StgValue><ssdm name="phitmp9"/></StgValue>
</operation>

<operation id="1201" st_id="57" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1205" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
vertex_writes_begin:184  %phitmp10 = fmul float %vertices_local_10_load_1, 0x3FEB333340000000

]]></Node>
<StgValue><ssdm name="phitmp10"/></StgValue>
</operation>

<operation id="1202" st_id="57" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1222" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
vertex_writes_begin:201  %phitmp11 = fmul float %vertices_local_11_load_1, 0x3FEB333340000000

]]></Node>
<StgValue><ssdm name="phitmp11"/></StgValue>
</operation>

<operation id="1203" st_id="57" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1239" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
vertex_writes_begin:218  %phitmp12 = fmul float %vertices_local_12_load, 0x3FEB333340000000

]]></Node>
<StgValue><ssdm name="phitmp12"/></StgValue>
</operation>

<operation id="1204" st_id="57" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1256" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
vertex_writes_begin:235  %phitmp13 = fmul float %vertices_local_13_load, 0x3FEB333340000000

]]></Node>
<StgValue><ssdm name="phitmp13"/></StgValue>
</operation>

<operation id="1205" st_id="57" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1273" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
vertex_writes_begin:252  %phitmp14 = fmul float %vertices_local_14_load, 0x3FEB333340000000

]]></Node>
<StgValue><ssdm name="phitmp14"/></StgValue>
</operation>

<operation id="1206" st_id="57" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1290" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
vertex_writes_begin:269  %phitmp15 = fmul float %vertices_local_15_load, 0x3FEB333340000000

]]></Node>
<StgValue><ssdm name="phitmp15"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="1207" st_id="58" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1036" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
vertex_writes_begin:15  %new_ranking = fadd float %req_init, %phitmp

]]></Node>
<StgValue><ssdm name="new_ranking"/></StgValue>
</operation>

<operation id="1208" st_id="58" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1053" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
vertex_writes_begin:32  %new_ranking_1 = fadd float %req_init, %phitmp1

]]></Node>
<StgValue><ssdm name="new_ranking_1"/></StgValue>
</operation>

<operation id="1209" st_id="58" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1070" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
vertex_writes_begin:49  %new_ranking_2 = fadd float %req_init, %phitmp2

]]></Node>
<StgValue><ssdm name="new_ranking_2"/></StgValue>
</operation>

<operation id="1210" st_id="58" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1087" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
vertex_writes_begin:66  %new_ranking_3 = fadd float %req_init, %phitmp3

]]></Node>
<StgValue><ssdm name="new_ranking_3"/></StgValue>
</operation>

<operation id="1211" st_id="58" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1104" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
vertex_writes_begin:83  %new_ranking_4 = fadd float %req_init, %phitmp4

]]></Node>
<StgValue><ssdm name="new_ranking_4"/></StgValue>
</operation>

<operation id="1212" st_id="58" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1121" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
vertex_writes_begin:100  %new_ranking_5 = fadd float %req_init, %phitmp5

]]></Node>
<StgValue><ssdm name="new_ranking_5"/></StgValue>
</operation>

<operation id="1213" st_id="58" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1138" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
vertex_writes_begin:117  %new_ranking_6 = fadd float %req_init, %phitmp6

]]></Node>
<StgValue><ssdm name="new_ranking_6"/></StgValue>
</operation>

<operation id="1214" st_id="58" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1155" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
vertex_writes_begin:134  %new_ranking_7 = fadd float %req_init, %phitmp7

]]></Node>
<StgValue><ssdm name="new_ranking_7"/></StgValue>
</operation>

<operation id="1215" st_id="58" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1172" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
vertex_writes_begin:151  %new_ranking_8 = fadd float %req_init, %phitmp8

]]></Node>
<StgValue><ssdm name="new_ranking_8"/></StgValue>
</operation>

<operation id="1216" st_id="58" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1189" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
vertex_writes_begin:168  %new_ranking_9 = fadd float %req_init, %phitmp9

]]></Node>
<StgValue><ssdm name="new_ranking_9"/></StgValue>
</operation>

<operation id="1217" st_id="58" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1206" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
vertex_writes_begin:185  %new_ranking_s = fadd float %req_init, %phitmp10

]]></Node>
<StgValue><ssdm name="new_ranking_s"/></StgValue>
</operation>

<operation id="1218" st_id="58" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1223" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
vertex_writes_begin:202  %new_ranking_10 = fadd float %req_init, %phitmp11

]]></Node>
<StgValue><ssdm name="new_ranking_10"/></StgValue>
</operation>

<operation id="1219" st_id="58" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1240" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
vertex_writes_begin:219  %new_ranking_11 = fadd float %req_init, %phitmp12

]]></Node>
<StgValue><ssdm name="new_ranking_11"/></StgValue>
</operation>

<operation id="1220" st_id="58" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1257" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
vertex_writes_begin:236  %new_ranking_12 = fadd float %req_init, %phitmp13

]]></Node>
<StgValue><ssdm name="new_ranking_12"/></StgValue>
</operation>

<operation id="1221" st_id="58" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1274" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
vertex_writes_begin:253  %new_ranking_13 = fadd float %req_init, %phitmp14

]]></Node>
<StgValue><ssdm name="new_ranking_13"/></StgValue>
</operation>

<operation id="1222" st_id="58" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1291" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
vertex_writes_begin:270  %new_ranking_14 = fadd float %req_init, %phitmp15

]]></Node>
<StgValue><ssdm name="new_ranking_14"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="1223" st_id="59" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1036" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
vertex_writes_begin:15  %new_ranking = fadd float %req_init, %phitmp

]]></Node>
<StgValue><ssdm name="new_ranking"/></StgValue>
</operation>

<operation id="1224" st_id="59" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1053" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
vertex_writes_begin:32  %new_ranking_1 = fadd float %req_init, %phitmp1

]]></Node>
<StgValue><ssdm name="new_ranking_1"/></StgValue>
</operation>

<operation id="1225" st_id="59" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1070" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
vertex_writes_begin:49  %new_ranking_2 = fadd float %req_init, %phitmp2

]]></Node>
<StgValue><ssdm name="new_ranking_2"/></StgValue>
</operation>

<operation id="1226" st_id="59" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1087" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
vertex_writes_begin:66  %new_ranking_3 = fadd float %req_init, %phitmp3

]]></Node>
<StgValue><ssdm name="new_ranking_3"/></StgValue>
</operation>

<operation id="1227" st_id="59" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1104" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
vertex_writes_begin:83  %new_ranking_4 = fadd float %req_init, %phitmp4

]]></Node>
<StgValue><ssdm name="new_ranking_4"/></StgValue>
</operation>

<operation id="1228" st_id="59" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1121" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
vertex_writes_begin:100  %new_ranking_5 = fadd float %req_init, %phitmp5

]]></Node>
<StgValue><ssdm name="new_ranking_5"/></StgValue>
</operation>

<operation id="1229" st_id="59" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1138" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
vertex_writes_begin:117  %new_ranking_6 = fadd float %req_init, %phitmp6

]]></Node>
<StgValue><ssdm name="new_ranking_6"/></StgValue>
</operation>

<operation id="1230" st_id="59" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1155" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
vertex_writes_begin:134  %new_ranking_7 = fadd float %req_init, %phitmp7

]]></Node>
<StgValue><ssdm name="new_ranking_7"/></StgValue>
</operation>

<operation id="1231" st_id="59" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1172" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
vertex_writes_begin:151  %new_ranking_8 = fadd float %req_init, %phitmp8

]]></Node>
<StgValue><ssdm name="new_ranking_8"/></StgValue>
</operation>

<operation id="1232" st_id="59" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1189" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
vertex_writes_begin:168  %new_ranking_9 = fadd float %req_init, %phitmp9

]]></Node>
<StgValue><ssdm name="new_ranking_9"/></StgValue>
</operation>

<operation id="1233" st_id="59" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1206" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
vertex_writes_begin:185  %new_ranking_s = fadd float %req_init, %phitmp10

]]></Node>
<StgValue><ssdm name="new_ranking_s"/></StgValue>
</operation>

<operation id="1234" st_id="59" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1223" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
vertex_writes_begin:202  %new_ranking_10 = fadd float %req_init, %phitmp11

]]></Node>
<StgValue><ssdm name="new_ranking_10"/></StgValue>
</operation>

<operation id="1235" st_id="59" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1240" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
vertex_writes_begin:219  %new_ranking_11 = fadd float %req_init, %phitmp12

]]></Node>
<StgValue><ssdm name="new_ranking_11"/></StgValue>
</operation>

<operation id="1236" st_id="59" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1257" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
vertex_writes_begin:236  %new_ranking_12 = fadd float %req_init, %phitmp13

]]></Node>
<StgValue><ssdm name="new_ranking_12"/></StgValue>
</operation>

<operation id="1237" st_id="59" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1274" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
vertex_writes_begin:253  %new_ranking_13 = fadd float %req_init, %phitmp14

]]></Node>
<StgValue><ssdm name="new_ranking_13"/></StgValue>
</operation>

<operation id="1238" st_id="59" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1291" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
vertex_writes_begin:270  %new_ranking_14 = fadd float %req_init, %phitmp15

]]></Node>
<StgValue><ssdm name="new_ranking_14"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="1239" st_id="60" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1036" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
vertex_writes_begin:15  %new_ranking = fadd float %req_init, %phitmp

]]></Node>
<StgValue><ssdm name="new_ranking"/></StgValue>
</operation>

<operation id="1240" st_id="60" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1053" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
vertex_writes_begin:32  %new_ranking_1 = fadd float %req_init, %phitmp1

]]></Node>
<StgValue><ssdm name="new_ranking_1"/></StgValue>
</operation>

<operation id="1241" st_id="60" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1070" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
vertex_writes_begin:49  %new_ranking_2 = fadd float %req_init, %phitmp2

]]></Node>
<StgValue><ssdm name="new_ranking_2"/></StgValue>
</operation>

<operation id="1242" st_id="60" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1087" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
vertex_writes_begin:66  %new_ranking_3 = fadd float %req_init, %phitmp3

]]></Node>
<StgValue><ssdm name="new_ranking_3"/></StgValue>
</operation>

<operation id="1243" st_id="60" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1104" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
vertex_writes_begin:83  %new_ranking_4 = fadd float %req_init, %phitmp4

]]></Node>
<StgValue><ssdm name="new_ranking_4"/></StgValue>
</operation>

<operation id="1244" st_id="60" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1121" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
vertex_writes_begin:100  %new_ranking_5 = fadd float %req_init, %phitmp5

]]></Node>
<StgValue><ssdm name="new_ranking_5"/></StgValue>
</operation>

<operation id="1245" st_id="60" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1138" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
vertex_writes_begin:117  %new_ranking_6 = fadd float %req_init, %phitmp6

]]></Node>
<StgValue><ssdm name="new_ranking_6"/></StgValue>
</operation>

<operation id="1246" st_id="60" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1155" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
vertex_writes_begin:134  %new_ranking_7 = fadd float %req_init, %phitmp7

]]></Node>
<StgValue><ssdm name="new_ranking_7"/></StgValue>
</operation>

<operation id="1247" st_id="60" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1172" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
vertex_writes_begin:151  %new_ranking_8 = fadd float %req_init, %phitmp8

]]></Node>
<StgValue><ssdm name="new_ranking_8"/></StgValue>
</operation>

<operation id="1248" st_id="60" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1189" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
vertex_writes_begin:168  %new_ranking_9 = fadd float %req_init, %phitmp9

]]></Node>
<StgValue><ssdm name="new_ranking_9"/></StgValue>
</operation>

<operation id="1249" st_id="60" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1206" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
vertex_writes_begin:185  %new_ranking_s = fadd float %req_init, %phitmp10

]]></Node>
<StgValue><ssdm name="new_ranking_s"/></StgValue>
</operation>

<operation id="1250" st_id="60" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1223" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
vertex_writes_begin:202  %new_ranking_10 = fadd float %req_init, %phitmp11

]]></Node>
<StgValue><ssdm name="new_ranking_10"/></StgValue>
</operation>

<operation id="1251" st_id="60" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1240" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
vertex_writes_begin:219  %new_ranking_11 = fadd float %req_init, %phitmp12

]]></Node>
<StgValue><ssdm name="new_ranking_11"/></StgValue>
</operation>

<operation id="1252" st_id="60" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1257" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
vertex_writes_begin:236  %new_ranking_12 = fadd float %req_init, %phitmp13

]]></Node>
<StgValue><ssdm name="new_ranking_12"/></StgValue>
</operation>

<operation id="1253" st_id="60" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1274" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
vertex_writes_begin:253  %new_ranking_13 = fadd float %req_init, %phitmp14

]]></Node>
<StgValue><ssdm name="new_ranking_13"/></StgValue>
</operation>

<operation id="1254" st_id="60" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1291" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
vertex_writes_begin:270  %new_ranking_14 = fadd float %req_init, %phitmp15

]]></Node>
<StgValue><ssdm name="new_ranking_14"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="1255" st_id="61" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1036" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
vertex_writes_begin:15  %new_ranking = fadd float %req_init, %phitmp

]]></Node>
<StgValue><ssdm name="new_ranking"/></StgValue>
</operation>

<operation id="1256" st_id="61" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1053" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
vertex_writes_begin:32  %new_ranking_1 = fadd float %req_init, %phitmp1

]]></Node>
<StgValue><ssdm name="new_ranking_1"/></StgValue>
</operation>

<operation id="1257" st_id="61" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1070" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
vertex_writes_begin:49  %new_ranking_2 = fadd float %req_init, %phitmp2

]]></Node>
<StgValue><ssdm name="new_ranking_2"/></StgValue>
</operation>

<operation id="1258" st_id="61" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1087" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
vertex_writes_begin:66  %new_ranking_3 = fadd float %req_init, %phitmp3

]]></Node>
<StgValue><ssdm name="new_ranking_3"/></StgValue>
</operation>

<operation id="1259" st_id="61" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1104" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
vertex_writes_begin:83  %new_ranking_4 = fadd float %req_init, %phitmp4

]]></Node>
<StgValue><ssdm name="new_ranking_4"/></StgValue>
</operation>

<operation id="1260" st_id="61" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1121" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
vertex_writes_begin:100  %new_ranking_5 = fadd float %req_init, %phitmp5

]]></Node>
<StgValue><ssdm name="new_ranking_5"/></StgValue>
</operation>

<operation id="1261" st_id="61" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1138" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
vertex_writes_begin:117  %new_ranking_6 = fadd float %req_init, %phitmp6

]]></Node>
<StgValue><ssdm name="new_ranking_6"/></StgValue>
</operation>

<operation id="1262" st_id="61" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1155" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
vertex_writes_begin:134  %new_ranking_7 = fadd float %req_init, %phitmp7

]]></Node>
<StgValue><ssdm name="new_ranking_7"/></StgValue>
</operation>

<operation id="1263" st_id="61" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1172" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
vertex_writes_begin:151  %new_ranking_8 = fadd float %req_init, %phitmp8

]]></Node>
<StgValue><ssdm name="new_ranking_8"/></StgValue>
</operation>

<operation id="1264" st_id="61" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1189" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
vertex_writes_begin:168  %new_ranking_9 = fadd float %req_init, %phitmp9

]]></Node>
<StgValue><ssdm name="new_ranking_9"/></StgValue>
</operation>

<operation id="1265" st_id="61" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1206" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
vertex_writes_begin:185  %new_ranking_s = fadd float %req_init, %phitmp10

]]></Node>
<StgValue><ssdm name="new_ranking_s"/></StgValue>
</operation>

<operation id="1266" st_id="61" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1223" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
vertex_writes_begin:202  %new_ranking_10 = fadd float %req_init, %phitmp11

]]></Node>
<StgValue><ssdm name="new_ranking_10"/></StgValue>
</operation>

<operation id="1267" st_id="61" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1240" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
vertex_writes_begin:219  %new_ranking_11 = fadd float %req_init, %phitmp12

]]></Node>
<StgValue><ssdm name="new_ranking_11"/></StgValue>
</operation>

<operation id="1268" st_id="61" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1257" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
vertex_writes_begin:236  %new_ranking_12 = fadd float %req_init, %phitmp13

]]></Node>
<StgValue><ssdm name="new_ranking_12"/></StgValue>
</operation>

<operation id="1269" st_id="61" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1274" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
vertex_writes_begin:253  %new_ranking_13 = fadd float %req_init, %phitmp14

]]></Node>
<StgValue><ssdm name="new_ranking_13"/></StgValue>
</operation>

<operation id="1270" st_id="61" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1291" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
vertex_writes_begin:270  %new_ranking_14 = fadd float %req_init, %phitmp15

]]></Node>
<StgValue><ssdm name="new_ranking_14"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="1271" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1025" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
vertex_writes_begin:4  %rbegin15 = call i32 (...)* @_ssdm_op_SpecRegionBegin([63 x i8]* @tlp_KD_KD_istream_MD_tlp_KD_KD_vec_t_MD_VertexAttrKernel_MC_AC_16ul_OD_AC_OD_KD_KD_read_OC_region_str) nounwind

]]></Node>
<StgValue><ssdm name="rbegin15"/></StgValue>
</operation>

<operation id="1272" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1026" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
vertex_writes_begin:5  call void (...)* @_ssdm_op_SpecLatency(i32 0, i32 1, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="speclatency_ln80"/></StgValue>
</operation>

<operation id="1273" st_id="62" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1027" bw="1025" op_0_bw="1025" op_1_bw="1025" op_2_bw="0">
<![CDATA[
vertex_writes_begin:6  %tmp_1388 = call i1025 @_ssdm_op_Read.ap_fifo.volatile.i1025P(i1025* %vertex_in_q_fifo_V)

]]></Node>
<StgValue><ssdm name="tmp_1388"/></StgValue>
</operation>

<operation id="1274" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1029" bw="32" op_0_bw="1025">
<![CDATA[
vertex_writes_begin:8  %trunc_ln106_43 = trunc i1025 %tmp_1388 to i32

]]></Node>
<StgValue><ssdm name="trunc_ln106_43"/></StgValue>
</operation>

<operation id="1275" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1031" bw="32" op_0_bw="32" op_1_bw="1025" op_2_bw="32" op_3_bw="32">
<![CDATA[
vertex_writes_begin:10  %trunc_ln106_21 = call i32 @_ssdm_op_PartSelect.i32.i1025.i32.i32(i1025 %tmp_1388, i32 32, i32 63)

]]></Node>
<StgValue><ssdm name="trunc_ln106_21"/></StgValue>
</operation>

<operation id="1276" st_id="62" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1036" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
vertex_writes_begin:15  %new_ranking = fadd float %req_init, %phitmp

]]></Node>
<StgValue><ssdm name="new_ranking"/></StgValue>
</operation>

<operation id="1277" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1046" bw="32" op_0_bw="32" op_1_bw="1025" op_2_bw="32" op_3_bw="32">
<![CDATA[
vertex_writes_begin:25  %trunc_ln106_8_1 = call i32 @_ssdm_op_PartSelect.i32.i1025.i32.i32(i1025 %tmp_1388, i32 64, i32 95)

]]></Node>
<StgValue><ssdm name="trunc_ln106_8_1"/></StgValue>
</operation>

<operation id="1278" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1048" bw="32" op_0_bw="32" op_1_bw="1025" op_2_bw="32" op_3_bw="32">
<![CDATA[
vertex_writes_begin:27  %trunc_ln106_22 = call i32 @_ssdm_op_PartSelect.i32.i1025.i32.i32(i1025 %tmp_1388, i32 96, i32 127)

]]></Node>
<StgValue><ssdm name="trunc_ln106_22"/></StgValue>
</operation>

<operation id="1279" st_id="62" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1053" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
vertex_writes_begin:32  %new_ranking_1 = fadd float %req_init, %phitmp1

]]></Node>
<StgValue><ssdm name="new_ranking_1"/></StgValue>
</operation>

<operation id="1280" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1063" bw="32" op_0_bw="32" op_1_bw="1025" op_2_bw="32" op_3_bw="32">
<![CDATA[
vertex_writes_begin:42  %trunc_ln106_8_2 = call i32 @_ssdm_op_PartSelect.i32.i1025.i32.i32(i1025 %tmp_1388, i32 128, i32 159)

]]></Node>
<StgValue><ssdm name="trunc_ln106_8_2"/></StgValue>
</operation>

<operation id="1281" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1065" bw="32" op_0_bw="32" op_1_bw="1025" op_2_bw="32" op_3_bw="32">
<![CDATA[
vertex_writes_begin:44  %trunc_ln106_23 = call i32 @_ssdm_op_PartSelect.i32.i1025.i32.i32(i1025 %tmp_1388, i32 160, i32 191)

]]></Node>
<StgValue><ssdm name="trunc_ln106_23"/></StgValue>
</operation>

<operation id="1282" st_id="62" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1070" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
vertex_writes_begin:49  %new_ranking_2 = fadd float %req_init, %phitmp2

]]></Node>
<StgValue><ssdm name="new_ranking_2"/></StgValue>
</operation>

<operation id="1283" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1080" bw="32" op_0_bw="32" op_1_bw="1025" op_2_bw="32" op_3_bw="32">
<![CDATA[
vertex_writes_begin:59  %trunc_ln106_8_3 = call i32 @_ssdm_op_PartSelect.i32.i1025.i32.i32(i1025 %tmp_1388, i32 192, i32 223)

]]></Node>
<StgValue><ssdm name="trunc_ln106_8_3"/></StgValue>
</operation>

<operation id="1284" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1082" bw="32" op_0_bw="32" op_1_bw="1025" op_2_bw="32" op_3_bw="32">
<![CDATA[
vertex_writes_begin:61  %trunc_ln106_24 = call i32 @_ssdm_op_PartSelect.i32.i1025.i32.i32(i1025 %tmp_1388, i32 224, i32 255)

]]></Node>
<StgValue><ssdm name="trunc_ln106_24"/></StgValue>
</operation>

<operation id="1285" st_id="62" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1087" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
vertex_writes_begin:66  %new_ranking_3 = fadd float %req_init, %phitmp3

]]></Node>
<StgValue><ssdm name="new_ranking_3"/></StgValue>
</operation>

<operation id="1286" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1097" bw="32" op_0_bw="32" op_1_bw="1025" op_2_bw="32" op_3_bw="32">
<![CDATA[
vertex_writes_begin:76  %trunc_ln106_8_4 = call i32 @_ssdm_op_PartSelect.i32.i1025.i32.i32(i1025 %tmp_1388, i32 256, i32 287)

]]></Node>
<StgValue><ssdm name="trunc_ln106_8_4"/></StgValue>
</operation>

<operation id="1287" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1099" bw="32" op_0_bw="32" op_1_bw="1025" op_2_bw="32" op_3_bw="32">
<![CDATA[
vertex_writes_begin:78  %trunc_ln106_25 = call i32 @_ssdm_op_PartSelect.i32.i1025.i32.i32(i1025 %tmp_1388, i32 288, i32 319)

]]></Node>
<StgValue><ssdm name="trunc_ln106_25"/></StgValue>
</operation>

<operation id="1288" st_id="62" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1104" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
vertex_writes_begin:83  %new_ranking_4 = fadd float %req_init, %phitmp4

]]></Node>
<StgValue><ssdm name="new_ranking_4"/></StgValue>
</operation>

<operation id="1289" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1114" bw="32" op_0_bw="32" op_1_bw="1025" op_2_bw="32" op_3_bw="32">
<![CDATA[
vertex_writes_begin:93  %trunc_ln106_8_5 = call i32 @_ssdm_op_PartSelect.i32.i1025.i32.i32(i1025 %tmp_1388, i32 320, i32 351)

]]></Node>
<StgValue><ssdm name="trunc_ln106_8_5"/></StgValue>
</operation>

<operation id="1290" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1116" bw="32" op_0_bw="32" op_1_bw="1025" op_2_bw="32" op_3_bw="32">
<![CDATA[
vertex_writes_begin:95  %trunc_ln106_26 = call i32 @_ssdm_op_PartSelect.i32.i1025.i32.i32(i1025 %tmp_1388, i32 352, i32 383)

]]></Node>
<StgValue><ssdm name="trunc_ln106_26"/></StgValue>
</operation>

<operation id="1291" st_id="62" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1121" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
vertex_writes_begin:100  %new_ranking_5 = fadd float %req_init, %phitmp5

]]></Node>
<StgValue><ssdm name="new_ranking_5"/></StgValue>
</operation>

<operation id="1292" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1131" bw="32" op_0_bw="32" op_1_bw="1025" op_2_bw="32" op_3_bw="32">
<![CDATA[
vertex_writes_begin:110  %trunc_ln106_8_6 = call i32 @_ssdm_op_PartSelect.i32.i1025.i32.i32(i1025 %tmp_1388, i32 384, i32 415)

]]></Node>
<StgValue><ssdm name="trunc_ln106_8_6"/></StgValue>
</operation>

<operation id="1293" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1133" bw="32" op_0_bw="32" op_1_bw="1025" op_2_bw="32" op_3_bw="32">
<![CDATA[
vertex_writes_begin:112  %trunc_ln106_27 = call i32 @_ssdm_op_PartSelect.i32.i1025.i32.i32(i1025 %tmp_1388, i32 416, i32 447)

]]></Node>
<StgValue><ssdm name="trunc_ln106_27"/></StgValue>
</operation>

<operation id="1294" st_id="62" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1138" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
vertex_writes_begin:117  %new_ranking_6 = fadd float %req_init, %phitmp6

]]></Node>
<StgValue><ssdm name="new_ranking_6"/></StgValue>
</operation>

<operation id="1295" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1148" bw="32" op_0_bw="32" op_1_bw="1025" op_2_bw="32" op_3_bw="32">
<![CDATA[
vertex_writes_begin:127  %trunc_ln106_8_7 = call i32 @_ssdm_op_PartSelect.i32.i1025.i32.i32(i1025 %tmp_1388, i32 448, i32 479)

]]></Node>
<StgValue><ssdm name="trunc_ln106_8_7"/></StgValue>
</operation>

<operation id="1296" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1150" bw="32" op_0_bw="32" op_1_bw="1025" op_2_bw="32" op_3_bw="32">
<![CDATA[
vertex_writes_begin:129  %trunc_ln106_28 = call i32 @_ssdm_op_PartSelect.i32.i1025.i32.i32(i1025 %tmp_1388, i32 480, i32 511)

]]></Node>
<StgValue><ssdm name="trunc_ln106_28"/></StgValue>
</operation>

<operation id="1297" st_id="62" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1155" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
vertex_writes_begin:134  %new_ranking_7 = fadd float %req_init, %phitmp7

]]></Node>
<StgValue><ssdm name="new_ranking_7"/></StgValue>
</operation>

<operation id="1298" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1165" bw="32" op_0_bw="32" op_1_bw="1025" op_2_bw="32" op_3_bw="32">
<![CDATA[
vertex_writes_begin:144  %trunc_ln106_8_8 = call i32 @_ssdm_op_PartSelect.i32.i1025.i32.i32(i1025 %tmp_1388, i32 512, i32 543)

]]></Node>
<StgValue><ssdm name="trunc_ln106_8_8"/></StgValue>
</operation>

<operation id="1299" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1167" bw="32" op_0_bw="32" op_1_bw="1025" op_2_bw="32" op_3_bw="32">
<![CDATA[
vertex_writes_begin:146  %trunc_ln106_29 = call i32 @_ssdm_op_PartSelect.i32.i1025.i32.i32(i1025 %tmp_1388, i32 544, i32 575)

]]></Node>
<StgValue><ssdm name="trunc_ln106_29"/></StgValue>
</operation>

<operation id="1300" st_id="62" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1172" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
vertex_writes_begin:151  %new_ranking_8 = fadd float %req_init, %phitmp8

]]></Node>
<StgValue><ssdm name="new_ranking_8"/></StgValue>
</operation>

<operation id="1301" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1182" bw="32" op_0_bw="32" op_1_bw="1025" op_2_bw="32" op_3_bw="32">
<![CDATA[
vertex_writes_begin:161  %trunc_ln106_8_9 = call i32 @_ssdm_op_PartSelect.i32.i1025.i32.i32(i1025 %tmp_1388, i32 576, i32 607)

]]></Node>
<StgValue><ssdm name="trunc_ln106_8_9"/></StgValue>
</operation>

<operation id="1302" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1184" bw="32" op_0_bw="32" op_1_bw="1025" op_2_bw="32" op_3_bw="32">
<![CDATA[
vertex_writes_begin:163  %trunc_ln106_30 = call i32 @_ssdm_op_PartSelect.i32.i1025.i32.i32(i1025 %tmp_1388, i32 608, i32 639)

]]></Node>
<StgValue><ssdm name="trunc_ln106_30"/></StgValue>
</operation>

<operation id="1303" st_id="62" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1189" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
vertex_writes_begin:168  %new_ranking_9 = fadd float %req_init, %phitmp9

]]></Node>
<StgValue><ssdm name="new_ranking_9"/></StgValue>
</operation>

<operation id="1304" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1199" bw="32" op_0_bw="32" op_1_bw="1025" op_2_bw="32" op_3_bw="32">
<![CDATA[
vertex_writes_begin:178  %trunc_ln106_8_s = call i32 @_ssdm_op_PartSelect.i32.i1025.i32.i32(i1025 %tmp_1388, i32 640, i32 671)

]]></Node>
<StgValue><ssdm name="trunc_ln106_8_s"/></StgValue>
</operation>

<operation id="1305" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1201" bw="32" op_0_bw="32" op_1_bw="1025" op_2_bw="32" op_3_bw="32">
<![CDATA[
vertex_writes_begin:180  %trunc_ln106_32 = call i32 @_ssdm_op_PartSelect.i32.i1025.i32.i32(i1025 %tmp_1388, i32 672, i32 703)

]]></Node>
<StgValue><ssdm name="trunc_ln106_32"/></StgValue>
</operation>

<operation id="1306" st_id="62" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1206" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
vertex_writes_begin:185  %new_ranking_s = fadd float %req_init, %phitmp10

]]></Node>
<StgValue><ssdm name="new_ranking_s"/></StgValue>
</operation>

<operation id="1307" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1216" bw="32" op_0_bw="32" op_1_bw="1025" op_2_bw="32" op_3_bw="32">
<![CDATA[
vertex_writes_begin:195  %trunc_ln106_8_10 = call i32 @_ssdm_op_PartSelect.i32.i1025.i32.i32(i1025 %tmp_1388, i32 704, i32 735)

]]></Node>
<StgValue><ssdm name="trunc_ln106_8_10"/></StgValue>
</operation>

<operation id="1308" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1218" bw="32" op_0_bw="32" op_1_bw="1025" op_2_bw="32" op_3_bw="32">
<![CDATA[
vertex_writes_begin:197  %trunc_ln106_33 = call i32 @_ssdm_op_PartSelect.i32.i1025.i32.i32(i1025 %tmp_1388, i32 736, i32 767)

]]></Node>
<StgValue><ssdm name="trunc_ln106_33"/></StgValue>
</operation>

<operation id="1309" st_id="62" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1223" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
vertex_writes_begin:202  %new_ranking_10 = fadd float %req_init, %phitmp11

]]></Node>
<StgValue><ssdm name="new_ranking_10"/></StgValue>
</operation>

<operation id="1310" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1233" bw="32" op_0_bw="32" op_1_bw="1025" op_2_bw="32" op_3_bw="32">
<![CDATA[
vertex_writes_begin:212  %trunc_ln106_8_11 = call i32 @_ssdm_op_PartSelect.i32.i1025.i32.i32(i1025 %tmp_1388, i32 768, i32 799)

]]></Node>
<StgValue><ssdm name="trunc_ln106_8_11"/></StgValue>
</operation>

<operation id="1311" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1235" bw="32" op_0_bw="32" op_1_bw="1025" op_2_bw="32" op_3_bw="32">
<![CDATA[
vertex_writes_begin:214  %trunc_ln106_34 = call i32 @_ssdm_op_PartSelect.i32.i1025.i32.i32(i1025 %tmp_1388, i32 800, i32 831)

]]></Node>
<StgValue><ssdm name="trunc_ln106_34"/></StgValue>
</operation>

<operation id="1312" st_id="62" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1240" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
vertex_writes_begin:219  %new_ranking_11 = fadd float %req_init, %phitmp12

]]></Node>
<StgValue><ssdm name="new_ranking_11"/></StgValue>
</operation>

<operation id="1313" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1250" bw="32" op_0_bw="32" op_1_bw="1025" op_2_bw="32" op_3_bw="32">
<![CDATA[
vertex_writes_begin:229  %trunc_ln106_8_12 = call i32 @_ssdm_op_PartSelect.i32.i1025.i32.i32(i1025 %tmp_1388, i32 832, i32 863)

]]></Node>
<StgValue><ssdm name="trunc_ln106_8_12"/></StgValue>
</operation>

<operation id="1314" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1252" bw="32" op_0_bw="32" op_1_bw="1025" op_2_bw="32" op_3_bw="32">
<![CDATA[
vertex_writes_begin:231  %trunc_ln106_35 = call i32 @_ssdm_op_PartSelect.i32.i1025.i32.i32(i1025 %tmp_1388, i32 864, i32 895)

]]></Node>
<StgValue><ssdm name="trunc_ln106_35"/></StgValue>
</operation>

<operation id="1315" st_id="62" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1257" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
vertex_writes_begin:236  %new_ranking_12 = fadd float %req_init, %phitmp13

]]></Node>
<StgValue><ssdm name="new_ranking_12"/></StgValue>
</operation>

<operation id="1316" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1267" bw="32" op_0_bw="32" op_1_bw="1025" op_2_bw="32" op_3_bw="32">
<![CDATA[
vertex_writes_begin:246  %trunc_ln106_8_13 = call i32 @_ssdm_op_PartSelect.i32.i1025.i32.i32(i1025 %tmp_1388, i32 896, i32 927)

]]></Node>
<StgValue><ssdm name="trunc_ln106_8_13"/></StgValue>
</operation>

<operation id="1317" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1269" bw="32" op_0_bw="32" op_1_bw="1025" op_2_bw="32" op_3_bw="32">
<![CDATA[
vertex_writes_begin:248  %trunc_ln106_36 = call i32 @_ssdm_op_PartSelect.i32.i1025.i32.i32(i1025 %tmp_1388, i32 928, i32 959)

]]></Node>
<StgValue><ssdm name="trunc_ln106_36"/></StgValue>
</operation>

<operation id="1318" st_id="62" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1274" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
vertex_writes_begin:253  %new_ranking_13 = fadd float %req_init, %phitmp14

]]></Node>
<StgValue><ssdm name="new_ranking_13"/></StgValue>
</operation>

<operation id="1319" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1284" bw="32" op_0_bw="32" op_1_bw="1025" op_2_bw="32" op_3_bw="32">
<![CDATA[
vertex_writes_begin:263  %trunc_ln106_8_14 = call i32 @_ssdm_op_PartSelect.i32.i1025.i32.i32(i1025 %tmp_1388, i32 960, i32 991)

]]></Node>
<StgValue><ssdm name="trunc_ln106_8_14"/></StgValue>
</operation>

<operation id="1320" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1286" bw="32" op_0_bw="32" op_1_bw="1025" op_2_bw="32" op_3_bw="32">
<![CDATA[
vertex_writes_begin:265  %trunc_ln106_37 = call i32 @_ssdm_op_PartSelect.i32.i1025.i32.i32(i1025 %tmp_1388, i32 992, i32 1023)

]]></Node>
<StgValue><ssdm name="trunc_ln106_37"/></StgValue>
</operation>

<operation id="1321" st_id="62" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1291" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
vertex_writes_begin:270  %new_ranking_14 = fadd float %req_init, %phitmp15

]]></Node>
<StgValue><ssdm name="new_ranking_14"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="1322" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1028" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
vertex_writes_begin:7  %rend59 = call i32 (...)* @_ssdm_op_SpecRegionEnd([63 x i8]* @tlp_KD_KD_istream_MD_tlp_KD_KD_vec_t_MD_VertexAttrKernel_MC_AC_16ul_OD_AC_OD_KD_KD_read_OC_region_str, i32 %rbegin15) nounwind

]]></Node>
<StgValue><ssdm name="rend59"/></StgValue>
</operation>

<operation id="1323" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1030" bw="32" op_0_bw="32">
<![CDATA[
vertex_writes_begin:9  %bitcast_ln106_17 = bitcast i32 %trunc_ln106_43 to float

]]></Node>
<StgValue><ssdm name="bitcast_ln106_17"/></StgValue>
</operation>

<operation id="1324" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1032" bw="32" op_0_bw="32">
<![CDATA[
vertex_writes_begin:11  %bitcast_ln106_18 = bitcast i32 %trunc_ln106_21 to float

]]></Node>
<StgValue><ssdm name="bitcast_ln106_18"/></StgValue>
</operation>

<operation id="1325" st_id="63" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1037" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
vertex_writes_begin:16  %p_x_assign = fsub float %new_ranking, %bitcast_ln106_17

]]></Node>
<StgValue><ssdm name="p_x_assign"/></StgValue>
</operation>

<operation id="1326" st_id="63" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1043" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
vertex_writes_begin:22  %tmp_11 = fmul float %new_ranking, %bitcast_ln106_18

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="1327" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1047" bw="32" op_0_bw="32">
<![CDATA[
vertex_writes_begin:26  %bitcast_ln106_19 = bitcast i32 %trunc_ln106_8_1 to float

]]></Node>
<StgValue><ssdm name="bitcast_ln106_19"/></StgValue>
</operation>

<operation id="1328" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1049" bw="32" op_0_bw="32">
<![CDATA[
vertex_writes_begin:28  %bitcast_ln106_20 = bitcast i32 %trunc_ln106_22 to float

]]></Node>
<StgValue><ssdm name="bitcast_ln106_20"/></StgValue>
</operation>

<operation id="1329" st_id="63" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1054" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
vertex_writes_begin:33  %p_x_assign_1 = fsub float %new_ranking_1, %bitcast_ln106_19

]]></Node>
<StgValue><ssdm name="p_x_assign_1"/></StgValue>
</operation>

<operation id="1330" st_id="63" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1060" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
vertex_writes_begin:39  %tmp_20_1 = fmul float %new_ranking_1, %bitcast_ln106_20

]]></Node>
<StgValue><ssdm name="tmp_20_1"/></StgValue>
</operation>

<operation id="1331" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1064" bw="32" op_0_bw="32">
<![CDATA[
vertex_writes_begin:43  %bitcast_ln106_21 = bitcast i32 %trunc_ln106_8_2 to float

]]></Node>
<StgValue><ssdm name="bitcast_ln106_21"/></StgValue>
</operation>

<operation id="1332" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1066" bw="32" op_0_bw="32">
<![CDATA[
vertex_writes_begin:45  %bitcast_ln106_22 = bitcast i32 %trunc_ln106_23 to float

]]></Node>
<StgValue><ssdm name="bitcast_ln106_22"/></StgValue>
</operation>

<operation id="1333" st_id="63" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1071" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
vertex_writes_begin:50  %p_x_assign_2 = fsub float %new_ranking_2, %bitcast_ln106_21

]]></Node>
<StgValue><ssdm name="p_x_assign_2"/></StgValue>
</operation>

<operation id="1334" st_id="63" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1077" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
vertex_writes_begin:56  %tmp_20_2 = fmul float %new_ranking_2, %bitcast_ln106_22

]]></Node>
<StgValue><ssdm name="tmp_20_2"/></StgValue>
</operation>

<operation id="1335" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1081" bw="32" op_0_bw="32">
<![CDATA[
vertex_writes_begin:60  %bitcast_ln106_23 = bitcast i32 %trunc_ln106_8_3 to float

]]></Node>
<StgValue><ssdm name="bitcast_ln106_23"/></StgValue>
</operation>

<operation id="1336" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1083" bw="32" op_0_bw="32">
<![CDATA[
vertex_writes_begin:62  %bitcast_ln106_24 = bitcast i32 %trunc_ln106_24 to float

]]></Node>
<StgValue><ssdm name="bitcast_ln106_24"/></StgValue>
</operation>

<operation id="1337" st_id="63" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1088" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
vertex_writes_begin:67  %p_x_assign_3 = fsub float %new_ranking_3, %bitcast_ln106_23

]]></Node>
<StgValue><ssdm name="p_x_assign_3"/></StgValue>
</operation>

<operation id="1338" st_id="63" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1094" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
vertex_writes_begin:73  %tmp_20_3 = fmul float %new_ranking_3, %bitcast_ln106_24

]]></Node>
<StgValue><ssdm name="tmp_20_3"/></StgValue>
</operation>

<operation id="1339" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1098" bw="32" op_0_bw="32">
<![CDATA[
vertex_writes_begin:77  %bitcast_ln106_25 = bitcast i32 %trunc_ln106_8_4 to float

]]></Node>
<StgValue><ssdm name="bitcast_ln106_25"/></StgValue>
</operation>

<operation id="1340" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1100" bw="32" op_0_bw="32">
<![CDATA[
vertex_writes_begin:79  %bitcast_ln106_26 = bitcast i32 %trunc_ln106_25 to float

]]></Node>
<StgValue><ssdm name="bitcast_ln106_26"/></StgValue>
</operation>

<operation id="1341" st_id="63" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1105" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
vertex_writes_begin:84  %p_x_assign_4 = fsub float %new_ranking_4, %bitcast_ln106_25

]]></Node>
<StgValue><ssdm name="p_x_assign_4"/></StgValue>
</operation>

<operation id="1342" st_id="63" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1111" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
vertex_writes_begin:90  %tmp_20_4 = fmul float %new_ranking_4, %bitcast_ln106_26

]]></Node>
<StgValue><ssdm name="tmp_20_4"/></StgValue>
</operation>

<operation id="1343" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1115" bw="32" op_0_bw="32">
<![CDATA[
vertex_writes_begin:94  %bitcast_ln106_27 = bitcast i32 %trunc_ln106_8_5 to float

]]></Node>
<StgValue><ssdm name="bitcast_ln106_27"/></StgValue>
</operation>

<operation id="1344" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1117" bw="32" op_0_bw="32">
<![CDATA[
vertex_writes_begin:96  %bitcast_ln106_28 = bitcast i32 %trunc_ln106_26 to float

]]></Node>
<StgValue><ssdm name="bitcast_ln106_28"/></StgValue>
</operation>

<operation id="1345" st_id="63" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1122" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
vertex_writes_begin:101  %p_x_assign_5 = fsub float %new_ranking_5, %bitcast_ln106_27

]]></Node>
<StgValue><ssdm name="p_x_assign_5"/></StgValue>
</operation>

<operation id="1346" st_id="63" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1128" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
vertex_writes_begin:107  %tmp_20_5 = fmul float %new_ranking_5, %bitcast_ln106_28

]]></Node>
<StgValue><ssdm name="tmp_20_5"/></StgValue>
</operation>

<operation id="1347" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1132" bw="32" op_0_bw="32">
<![CDATA[
vertex_writes_begin:111  %bitcast_ln106_29 = bitcast i32 %trunc_ln106_8_6 to float

]]></Node>
<StgValue><ssdm name="bitcast_ln106_29"/></StgValue>
</operation>

<operation id="1348" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1134" bw="32" op_0_bw="32">
<![CDATA[
vertex_writes_begin:113  %bitcast_ln106_30 = bitcast i32 %trunc_ln106_27 to float

]]></Node>
<StgValue><ssdm name="bitcast_ln106_30"/></StgValue>
</operation>

<operation id="1349" st_id="63" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1139" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
vertex_writes_begin:118  %p_x_assign_6 = fsub float %new_ranking_6, %bitcast_ln106_29

]]></Node>
<StgValue><ssdm name="p_x_assign_6"/></StgValue>
</operation>

<operation id="1350" st_id="63" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1145" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
vertex_writes_begin:124  %tmp_20_6 = fmul float %new_ranking_6, %bitcast_ln106_30

]]></Node>
<StgValue><ssdm name="tmp_20_6"/></StgValue>
</operation>

<operation id="1351" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1149" bw="32" op_0_bw="32">
<![CDATA[
vertex_writes_begin:128  %bitcast_ln106_31 = bitcast i32 %trunc_ln106_8_7 to float

]]></Node>
<StgValue><ssdm name="bitcast_ln106_31"/></StgValue>
</operation>

<operation id="1352" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1151" bw="32" op_0_bw="32">
<![CDATA[
vertex_writes_begin:130  %bitcast_ln106_32 = bitcast i32 %trunc_ln106_28 to float

]]></Node>
<StgValue><ssdm name="bitcast_ln106_32"/></StgValue>
</operation>

<operation id="1353" st_id="63" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1156" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
vertex_writes_begin:135  %p_x_assign_7 = fsub float %new_ranking_7, %bitcast_ln106_31

]]></Node>
<StgValue><ssdm name="p_x_assign_7"/></StgValue>
</operation>

<operation id="1354" st_id="63" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1162" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
vertex_writes_begin:141  %tmp_20_7 = fmul float %new_ranking_7, %bitcast_ln106_32

]]></Node>
<StgValue><ssdm name="tmp_20_7"/></StgValue>
</operation>

<operation id="1355" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1166" bw="32" op_0_bw="32">
<![CDATA[
vertex_writes_begin:145  %bitcast_ln106_33 = bitcast i32 %trunc_ln106_8_8 to float

]]></Node>
<StgValue><ssdm name="bitcast_ln106_33"/></StgValue>
</operation>

<operation id="1356" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1168" bw="32" op_0_bw="32">
<![CDATA[
vertex_writes_begin:147  %bitcast_ln106_34 = bitcast i32 %trunc_ln106_29 to float

]]></Node>
<StgValue><ssdm name="bitcast_ln106_34"/></StgValue>
</operation>

<operation id="1357" st_id="63" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1173" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
vertex_writes_begin:152  %p_x_assign_8 = fsub float %new_ranking_8, %bitcast_ln106_33

]]></Node>
<StgValue><ssdm name="p_x_assign_8"/></StgValue>
</operation>

<operation id="1358" st_id="63" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1179" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
vertex_writes_begin:158  %tmp_20_8 = fmul float %new_ranking_8, %bitcast_ln106_34

]]></Node>
<StgValue><ssdm name="tmp_20_8"/></StgValue>
</operation>

<operation id="1359" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1183" bw="32" op_0_bw="32">
<![CDATA[
vertex_writes_begin:162  %bitcast_ln106_35 = bitcast i32 %trunc_ln106_8_9 to float

]]></Node>
<StgValue><ssdm name="bitcast_ln106_35"/></StgValue>
</operation>

<operation id="1360" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1185" bw="32" op_0_bw="32">
<![CDATA[
vertex_writes_begin:164  %bitcast_ln106_36 = bitcast i32 %trunc_ln106_30 to float

]]></Node>
<StgValue><ssdm name="bitcast_ln106_36"/></StgValue>
</operation>

<operation id="1361" st_id="63" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1190" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
vertex_writes_begin:169  %p_x_assign_9 = fsub float %new_ranking_9, %bitcast_ln106_35

]]></Node>
<StgValue><ssdm name="p_x_assign_9"/></StgValue>
</operation>

<operation id="1362" st_id="63" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1196" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
vertex_writes_begin:175  %tmp_20_9 = fmul float %new_ranking_9, %bitcast_ln106_36

]]></Node>
<StgValue><ssdm name="tmp_20_9"/></StgValue>
</operation>

<operation id="1363" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1200" bw="32" op_0_bw="32">
<![CDATA[
vertex_writes_begin:179  %bitcast_ln106_37 = bitcast i32 %trunc_ln106_8_s to float

]]></Node>
<StgValue><ssdm name="bitcast_ln106_37"/></StgValue>
</operation>

<operation id="1364" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1202" bw="32" op_0_bw="32">
<![CDATA[
vertex_writes_begin:181  %bitcast_ln106_38 = bitcast i32 %trunc_ln106_32 to float

]]></Node>
<StgValue><ssdm name="bitcast_ln106_38"/></StgValue>
</operation>

<operation id="1365" st_id="63" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1207" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
vertex_writes_begin:186  %p_x_assign_s = fsub float %new_ranking_s, %bitcast_ln106_37

]]></Node>
<StgValue><ssdm name="p_x_assign_s"/></StgValue>
</operation>

<operation id="1366" st_id="63" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1213" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
vertex_writes_begin:192  %tmp_20_s = fmul float %new_ranking_s, %bitcast_ln106_38

]]></Node>
<StgValue><ssdm name="tmp_20_s"/></StgValue>
</operation>

<operation id="1367" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1217" bw="32" op_0_bw="32">
<![CDATA[
vertex_writes_begin:196  %bitcast_ln106_39 = bitcast i32 %trunc_ln106_8_10 to float

]]></Node>
<StgValue><ssdm name="bitcast_ln106_39"/></StgValue>
</operation>

<operation id="1368" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1219" bw="32" op_0_bw="32">
<![CDATA[
vertex_writes_begin:198  %bitcast_ln106_40 = bitcast i32 %trunc_ln106_33 to float

]]></Node>
<StgValue><ssdm name="bitcast_ln106_40"/></StgValue>
</operation>

<operation id="1369" st_id="63" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1224" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
vertex_writes_begin:203  %p_x_assign_10 = fsub float %new_ranking_10, %bitcast_ln106_39

]]></Node>
<StgValue><ssdm name="p_x_assign_10"/></StgValue>
</operation>

<operation id="1370" st_id="63" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1230" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
vertex_writes_begin:209  %tmp_20_10 = fmul float %new_ranking_10, %bitcast_ln106_40

]]></Node>
<StgValue><ssdm name="tmp_20_10"/></StgValue>
</operation>

<operation id="1371" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1234" bw="32" op_0_bw="32">
<![CDATA[
vertex_writes_begin:213  %bitcast_ln106_41 = bitcast i32 %trunc_ln106_8_11 to float

]]></Node>
<StgValue><ssdm name="bitcast_ln106_41"/></StgValue>
</operation>

<operation id="1372" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1236" bw="32" op_0_bw="32">
<![CDATA[
vertex_writes_begin:215  %bitcast_ln106_42 = bitcast i32 %trunc_ln106_34 to float

]]></Node>
<StgValue><ssdm name="bitcast_ln106_42"/></StgValue>
</operation>

<operation id="1373" st_id="63" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1241" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
vertex_writes_begin:220  %p_x_assign_11 = fsub float %new_ranking_11, %bitcast_ln106_41

]]></Node>
<StgValue><ssdm name="p_x_assign_11"/></StgValue>
</operation>

<operation id="1374" st_id="63" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1247" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
vertex_writes_begin:226  %tmp_20_11 = fmul float %new_ranking_11, %bitcast_ln106_42

]]></Node>
<StgValue><ssdm name="tmp_20_11"/></StgValue>
</operation>

<operation id="1375" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1251" bw="32" op_0_bw="32">
<![CDATA[
vertex_writes_begin:230  %bitcast_ln106_43 = bitcast i32 %trunc_ln106_8_12 to float

]]></Node>
<StgValue><ssdm name="bitcast_ln106_43"/></StgValue>
</operation>

<operation id="1376" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1253" bw="32" op_0_bw="32">
<![CDATA[
vertex_writes_begin:232  %bitcast_ln106_44 = bitcast i32 %trunc_ln106_35 to float

]]></Node>
<StgValue><ssdm name="bitcast_ln106_44"/></StgValue>
</operation>

<operation id="1377" st_id="63" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1258" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
vertex_writes_begin:237  %p_x_assign_12 = fsub float %new_ranking_12, %bitcast_ln106_43

]]></Node>
<StgValue><ssdm name="p_x_assign_12"/></StgValue>
</operation>

<operation id="1378" st_id="63" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1264" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
vertex_writes_begin:243  %tmp_20_12 = fmul float %new_ranking_12, %bitcast_ln106_44

]]></Node>
<StgValue><ssdm name="tmp_20_12"/></StgValue>
</operation>

<operation id="1379" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1268" bw="32" op_0_bw="32">
<![CDATA[
vertex_writes_begin:247  %bitcast_ln106_45 = bitcast i32 %trunc_ln106_8_13 to float

]]></Node>
<StgValue><ssdm name="bitcast_ln106_45"/></StgValue>
</operation>

<operation id="1380" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1270" bw="32" op_0_bw="32">
<![CDATA[
vertex_writes_begin:249  %bitcast_ln106_46 = bitcast i32 %trunc_ln106_36 to float

]]></Node>
<StgValue><ssdm name="bitcast_ln106_46"/></StgValue>
</operation>

<operation id="1381" st_id="63" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1275" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
vertex_writes_begin:254  %p_x_assign_13 = fsub float %new_ranking_13, %bitcast_ln106_45

]]></Node>
<StgValue><ssdm name="p_x_assign_13"/></StgValue>
</operation>

<operation id="1382" st_id="63" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1281" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
vertex_writes_begin:260  %tmp_20_13 = fmul float %new_ranking_13, %bitcast_ln106_46

]]></Node>
<StgValue><ssdm name="tmp_20_13"/></StgValue>
</operation>

<operation id="1383" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1285" bw="32" op_0_bw="32">
<![CDATA[
vertex_writes_begin:264  %bitcast_ln106_47 = bitcast i32 %trunc_ln106_8_14 to float

]]></Node>
<StgValue><ssdm name="bitcast_ln106_47"/></StgValue>
</operation>

<operation id="1384" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1287" bw="32" op_0_bw="32">
<![CDATA[
vertex_writes_begin:266  %bitcast_ln106_48 = bitcast i32 %trunc_ln106_37 to float

]]></Node>
<StgValue><ssdm name="bitcast_ln106_48"/></StgValue>
</operation>

<operation id="1385" st_id="63" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1292" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
vertex_writes_begin:271  %p_x_assign_14 = fsub float %new_ranking_14, %bitcast_ln106_47

]]></Node>
<StgValue><ssdm name="p_x_assign_14"/></StgValue>
</operation>

<operation id="1386" st_id="63" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1298" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
vertex_writes_begin:277  %tmp_20_14 = fmul float %new_ranking_14, %bitcast_ln106_48

]]></Node>
<StgValue><ssdm name="tmp_20_14"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="1387" st_id="64" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1037" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
vertex_writes_begin:16  %p_x_assign = fsub float %new_ranking, %bitcast_ln106_17

]]></Node>
<StgValue><ssdm name="p_x_assign"/></StgValue>
</operation>

<operation id="1388" st_id="64" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1043" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
vertex_writes_begin:22  %tmp_11 = fmul float %new_ranking, %bitcast_ln106_18

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="1389" st_id="64" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1054" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
vertex_writes_begin:33  %p_x_assign_1 = fsub float %new_ranking_1, %bitcast_ln106_19

]]></Node>
<StgValue><ssdm name="p_x_assign_1"/></StgValue>
</operation>

<operation id="1390" st_id="64" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1060" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
vertex_writes_begin:39  %tmp_20_1 = fmul float %new_ranking_1, %bitcast_ln106_20

]]></Node>
<StgValue><ssdm name="tmp_20_1"/></StgValue>
</operation>

<operation id="1391" st_id="64" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1071" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
vertex_writes_begin:50  %p_x_assign_2 = fsub float %new_ranking_2, %bitcast_ln106_21

]]></Node>
<StgValue><ssdm name="p_x_assign_2"/></StgValue>
</operation>

<operation id="1392" st_id="64" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1077" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
vertex_writes_begin:56  %tmp_20_2 = fmul float %new_ranking_2, %bitcast_ln106_22

]]></Node>
<StgValue><ssdm name="tmp_20_2"/></StgValue>
</operation>

<operation id="1393" st_id="64" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1088" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
vertex_writes_begin:67  %p_x_assign_3 = fsub float %new_ranking_3, %bitcast_ln106_23

]]></Node>
<StgValue><ssdm name="p_x_assign_3"/></StgValue>
</operation>

<operation id="1394" st_id="64" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1094" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
vertex_writes_begin:73  %tmp_20_3 = fmul float %new_ranking_3, %bitcast_ln106_24

]]></Node>
<StgValue><ssdm name="tmp_20_3"/></StgValue>
</operation>

<operation id="1395" st_id="64" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1105" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
vertex_writes_begin:84  %p_x_assign_4 = fsub float %new_ranking_4, %bitcast_ln106_25

]]></Node>
<StgValue><ssdm name="p_x_assign_4"/></StgValue>
</operation>

<operation id="1396" st_id="64" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1111" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
vertex_writes_begin:90  %tmp_20_4 = fmul float %new_ranking_4, %bitcast_ln106_26

]]></Node>
<StgValue><ssdm name="tmp_20_4"/></StgValue>
</operation>

<operation id="1397" st_id="64" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1122" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
vertex_writes_begin:101  %p_x_assign_5 = fsub float %new_ranking_5, %bitcast_ln106_27

]]></Node>
<StgValue><ssdm name="p_x_assign_5"/></StgValue>
</operation>

<operation id="1398" st_id="64" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1128" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
vertex_writes_begin:107  %tmp_20_5 = fmul float %new_ranking_5, %bitcast_ln106_28

]]></Node>
<StgValue><ssdm name="tmp_20_5"/></StgValue>
</operation>

<operation id="1399" st_id="64" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1139" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
vertex_writes_begin:118  %p_x_assign_6 = fsub float %new_ranking_6, %bitcast_ln106_29

]]></Node>
<StgValue><ssdm name="p_x_assign_6"/></StgValue>
</operation>

<operation id="1400" st_id="64" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1145" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
vertex_writes_begin:124  %tmp_20_6 = fmul float %new_ranking_6, %bitcast_ln106_30

]]></Node>
<StgValue><ssdm name="tmp_20_6"/></StgValue>
</operation>

<operation id="1401" st_id="64" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1156" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
vertex_writes_begin:135  %p_x_assign_7 = fsub float %new_ranking_7, %bitcast_ln106_31

]]></Node>
<StgValue><ssdm name="p_x_assign_7"/></StgValue>
</operation>

<operation id="1402" st_id="64" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1162" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
vertex_writes_begin:141  %tmp_20_7 = fmul float %new_ranking_7, %bitcast_ln106_32

]]></Node>
<StgValue><ssdm name="tmp_20_7"/></StgValue>
</operation>

<operation id="1403" st_id="64" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1173" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
vertex_writes_begin:152  %p_x_assign_8 = fsub float %new_ranking_8, %bitcast_ln106_33

]]></Node>
<StgValue><ssdm name="p_x_assign_8"/></StgValue>
</operation>

<operation id="1404" st_id="64" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1179" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
vertex_writes_begin:158  %tmp_20_8 = fmul float %new_ranking_8, %bitcast_ln106_34

]]></Node>
<StgValue><ssdm name="tmp_20_8"/></StgValue>
</operation>

<operation id="1405" st_id="64" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1190" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
vertex_writes_begin:169  %p_x_assign_9 = fsub float %new_ranking_9, %bitcast_ln106_35

]]></Node>
<StgValue><ssdm name="p_x_assign_9"/></StgValue>
</operation>

<operation id="1406" st_id="64" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1196" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
vertex_writes_begin:175  %tmp_20_9 = fmul float %new_ranking_9, %bitcast_ln106_36

]]></Node>
<StgValue><ssdm name="tmp_20_9"/></StgValue>
</operation>

<operation id="1407" st_id="64" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1207" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
vertex_writes_begin:186  %p_x_assign_s = fsub float %new_ranking_s, %bitcast_ln106_37

]]></Node>
<StgValue><ssdm name="p_x_assign_s"/></StgValue>
</operation>

<operation id="1408" st_id="64" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1213" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
vertex_writes_begin:192  %tmp_20_s = fmul float %new_ranking_s, %bitcast_ln106_38

]]></Node>
<StgValue><ssdm name="tmp_20_s"/></StgValue>
</operation>

<operation id="1409" st_id="64" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1224" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
vertex_writes_begin:203  %p_x_assign_10 = fsub float %new_ranking_10, %bitcast_ln106_39

]]></Node>
<StgValue><ssdm name="p_x_assign_10"/></StgValue>
</operation>

<operation id="1410" st_id="64" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1230" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
vertex_writes_begin:209  %tmp_20_10 = fmul float %new_ranking_10, %bitcast_ln106_40

]]></Node>
<StgValue><ssdm name="tmp_20_10"/></StgValue>
</operation>

<operation id="1411" st_id="64" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1241" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
vertex_writes_begin:220  %p_x_assign_11 = fsub float %new_ranking_11, %bitcast_ln106_41

]]></Node>
<StgValue><ssdm name="p_x_assign_11"/></StgValue>
</operation>

<operation id="1412" st_id="64" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1247" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
vertex_writes_begin:226  %tmp_20_11 = fmul float %new_ranking_11, %bitcast_ln106_42

]]></Node>
<StgValue><ssdm name="tmp_20_11"/></StgValue>
</operation>

<operation id="1413" st_id="64" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1258" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
vertex_writes_begin:237  %p_x_assign_12 = fsub float %new_ranking_12, %bitcast_ln106_43

]]></Node>
<StgValue><ssdm name="p_x_assign_12"/></StgValue>
</operation>

<operation id="1414" st_id="64" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1264" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
vertex_writes_begin:243  %tmp_20_12 = fmul float %new_ranking_12, %bitcast_ln106_44

]]></Node>
<StgValue><ssdm name="tmp_20_12"/></StgValue>
</operation>

<operation id="1415" st_id="64" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1275" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
vertex_writes_begin:254  %p_x_assign_13 = fsub float %new_ranking_13, %bitcast_ln106_45

]]></Node>
<StgValue><ssdm name="p_x_assign_13"/></StgValue>
</operation>

<operation id="1416" st_id="64" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1281" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
vertex_writes_begin:260  %tmp_20_13 = fmul float %new_ranking_13, %bitcast_ln106_46

]]></Node>
<StgValue><ssdm name="tmp_20_13"/></StgValue>
</operation>

<operation id="1417" st_id="64" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1292" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
vertex_writes_begin:271  %p_x_assign_14 = fsub float %new_ranking_14, %bitcast_ln106_47

]]></Node>
<StgValue><ssdm name="p_x_assign_14"/></StgValue>
</operation>

<operation id="1418" st_id="64" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1298" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
vertex_writes_begin:277  %tmp_20_14 = fmul float %new_ranking_14, %bitcast_ln106_48

]]></Node>
<StgValue><ssdm name="tmp_20_14"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="1419" st_id="65" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1037" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
vertex_writes_begin:16  %p_x_assign = fsub float %new_ranking, %bitcast_ln106_17

]]></Node>
<StgValue><ssdm name="p_x_assign"/></StgValue>
</operation>

<operation id="1420" st_id="65" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1043" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
vertex_writes_begin:22  %tmp_11 = fmul float %new_ranking, %bitcast_ln106_18

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="1421" st_id="65" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1054" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
vertex_writes_begin:33  %p_x_assign_1 = fsub float %new_ranking_1, %bitcast_ln106_19

]]></Node>
<StgValue><ssdm name="p_x_assign_1"/></StgValue>
</operation>

<operation id="1422" st_id="65" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1060" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
vertex_writes_begin:39  %tmp_20_1 = fmul float %new_ranking_1, %bitcast_ln106_20

]]></Node>
<StgValue><ssdm name="tmp_20_1"/></StgValue>
</operation>

<operation id="1423" st_id="65" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1071" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
vertex_writes_begin:50  %p_x_assign_2 = fsub float %new_ranking_2, %bitcast_ln106_21

]]></Node>
<StgValue><ssdm name="p_x_assign_2"/></StgValue>
</operation>

<operation id="1424" st_id="65" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1077" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
vertex_writes_begin:56  %tmp_20_2 = fmul float %new_ranking_2, %bitcast_ln106_22

]]></Node>
<StgValue><ssdm name="tmp_20_2"/></StgValue>
</operation>

<operation id="1425" st_id="65" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1088" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
vertex_writes_begin:67  %p_x_assign_3 = fsub float %new_ranking_3, %bitcast_ln106_23

]]></Node>
<StgValue><ssdm name="p_x_assign_3"/></StgValue>
</operation>

<operation id="1426" st_id="65" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1094" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
vertex_writes_begin:73  %tmp_20_3 = fmul float %new_ranking_3, %bitcast_ln106_24

]]></Node>
<StgValue><ssdm name="tmp_20_3"/></StgValue>
</operation>

<operation id="1427" st_id="65" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1105" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
vertex_writes_begin:84  %p_x_assign_4 = fsub float %new_ranking_4, %bitcast_ln106_25

]]></Node>
<StgValue><ssdm name="p_x_assign_4"/></StgValue>
</operation>

<operation id="1428" st_id="65" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1111" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
vertex_writes_begin:90  %tmp_20_4 = fmul float %new_ranking_4, %bitcast_ln106_26

]]></Node>
<StgValue><ssdm name="tmp_20_4"/></StgValue>
</operation>

<operation id="1429" st_id="65" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1122" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
vertex_writes_begin:101  %p_x_assign_5 = fsub float %new_ranking_5, %bitcast_ln106_27

]]></Node>
<StgValue><ssdm name="p_x_assign_5"/></StgValue>
</operation>

<operation id="1430" st_id="65" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1128" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
vertex_writes_begin:107  %tmp_20_5 = fmul float %new_ranking_5, %bitcast_ln106_28

]]></Node>
<StgValue><ssdm name="tmp_20_5"/></StgValue>
</operation>

<operation id="1431" st_id="65" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1139" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
vertex_writes_begin:118  %p_x_assign_6 = fsub float %new_ranking_6, %bitcast_ln106_29

]]></Node>
<StgValue><ssdm name="p_x_assign_6"/></StgValue>
</operation>

<operation id="1432" st_id="65" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1145" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
vertex_writes_begin:124  %tmp_20_6 = fmul float %new_ranking_6, %bitcast_ln106_30

]]></Node>
<StgValue><ssdm name="tmp_20_6"/></StgValue>
</operation>

<operation id="1433" st_id="65" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1156" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
vertex_writes_begin:135  %p_x_assign_7 = fsub float %new_ranking_7, %bitcast_ln106_31

]]></Node>
<StgValue><ssdm name="p_x_assign_7"/></StgValue>
</operation>

<operation id="1434" st_id="65" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1162" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
vertex_writes_begin:141  %tmp_20_7 = fmul float %new_ranking_7, %bitcast_ln106_32

]]></Node>
<StgValue><ssdm name="tmp_20_7"/></StgValue>
</operation>

<operation id="1435" st_id="65" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1173" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
vertex_writes_begin:152  %p_x_assign_8 = fsub float %new_ranking_8, %bitcast_ln106_33

]]></Node>
<StgValue><ssdm name="p_x_assign_8"/></StgValue>
</operation>

<operation id="1436" st_id="65" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1179" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
vertex_writes_begin:158  %tmp_20_8 = fmul float %new_ranking_8, %bitcast_ln106_34

]]></Node>
<StgValue><ssdm name="tmp_20_8"/></StgValue>
</operation>

<operation id="1437" st_id="65" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1190" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
vertex_writes_begin:169  %p_x_assign_9 = fsub float %new_ranking_9, %bitcast_ln106_35

]]></Node>
<StgValue><ssdm name="p_x_assign_9"/></StgValue>
</operation>

<operation id="1438" st_id="65" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1196" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
vertex_writes_begin:175  %tmp_20_9 = fmul float %new_ranking_9, %bitcast_ln106_36

]]></Node>
<StgValue><ssdm name="tmp_20_9"/></StgValue>
</operation>

<operation id="1439" st_id="65" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1207" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
vertex_writes_begin:186  %p_x_assign_s = fsub float %new_ranking_s, %bitcast_ln106_37

]]></Node>
<StgValue><ssdm name="p_x_assign_s"/></StgValue>
</operation>

<operation id="1440" st_id="65" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1213" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
vertex_writes_begin:192  %tmp_20_s = fmul float %new_ranking_s, %bitcast_ln106_38

]]></Node>
<StgValue><ssdm name="tmp_20_s"/></StgValue>
</operation>

<operation id="1441" st_id="65" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1224" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
vertex_writes_begin:203  %p_x_assign_10 = fsub float %new_ranking_10, %bitcast_ln106_39

]]></Node>
<StgValue><ssdm name="p_x_assign_10"/></StgValue>
</operation>

<operation id="1442" st_id="65" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1230" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
vertex_writes_begin:209  %tmp_20_10 = fmul float %new_ranking_10, %bitcast_ln106_40

]]></Node>
<StgValue><ssdm name="tmp_20_10"/></StgValue>
</operation>

<operation id="1443" st_id="65" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1241" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
vertex_writes_begin:220  %p_x_assign_11 = fsub float %new_ranking_11, %bitcast_ln106_41

]]></Node>
<StgValue><ssdm name="p_x_assign_11"/></StgValue>
</operation>

<operation id="1444" st_id="65" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1247" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
vertex_writes_begin:226  %tmp_20_11 = fmul float %new_ranking_11, %bitcast_ln106_42

]]></Node>
<StgValue><ssdm name="tmp_20_11"/></StgValue>
</operation>

<operation id="1445" st_id="65" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1258" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
vertex_writes_begin:237  %p_x_assign_12 = fsub float %new_ranking_12, %bitcast_ln106_43

]]></Node>
<StgValue><ssdm name="p_x_assign_12"/></StgValue>
</operation>

<operation id="1446" st_id="65" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1264" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
vertex_writes_begin:243  %tmp_20_12 = fmul float %new_ranking_12, %bitcast_ln106_44

]]></Node>
<StgValue><ssdm name="tmp_20_12"/></StgValue>
</operation>

<operation id="1447" st_id="65" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1275" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
vertex_writes_begin:254  %p_x_assign_13 = fsub float %new_ranking_13, %bitcast_ln106_45

]]></Node>
<StgValue><ssdm name="p_x_assign_13"/></StgValue>
</operation>

<operation id="1448" st_id="65" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1281" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
vertex_writes_begin:260  %tmp_20_13 = fmul float %new_ranking_13, %bitcast_ln106_46

]]></Node>
<StgValue><ssdm name="tmp_20_13"/></StgValue>
</operation>

<operation id="1449" st_id="65" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1292" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
vertex_writes_begin:271  %p_x_assign_14 = fsub float %new_ranking_14, %bitcast_ln106_47

]]></Node>
<StgValue><ssdm name="p_x_assign_14"/></StgValue>
</operation>

<operation id="1450" st_id="65" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1298" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
vertex_writes_begin:277  %tmp_20_14 = fmul float %new_ranking_14, %bitcast_ln106_48

]]></Node>
<StgValue><ssdm name="tmp_20_14"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="1451" st_id="66" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1037" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
vertex_writes_begin:16  %p_x_assign = fsub float %new_ranking, %bitcast_ln106_17

]]></Node>
<StgValue><ssdm name="p_x_assign"/></StgValue>
</operation>

<operation id="1452" st_id="66" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1043" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
vertex_writes_begin:22  %tmp_11 = fmul float %new_ranking, %bitcast_ln106_18

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="1453" st_id="66" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1054" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
vertex_writes_begin:33  %p_x_assign_1 = fsub float %new_ranking_1, %bitcast_ln106_19

]]></Node>
<StgValue><ssdm name="p_x_assign_1"/></StgValue>
</operation>

<operation id="1454" st_id="66" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1060" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
vertex_writes_begin:39  %tmp_20_1 = fmul float %new_ranking_1, %bitcast_ln106_20

]]></Node>
<StgValue><ssdm name="tmp_20_1"/></StgValue>
</operation>

<operation id="1455" st_id="66" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1071" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
vertex_writes_begin:50  %p_x_assign_2 = fsub float %new_ranking_2, %bitcast_ln106_21

]]></Node>
<StgValue><ssdm name="p_x_assign_2"/></StgValue>
</operation>

<operation id="1456" st_id="66" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1077" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
vertex_writes_begin:56  %tmp_20_2 = fmul float %new_ranking_2, %bitcast_ln106_22

]]></Node>
<StgValue><ssdm name="tmp_20_2"/></StgValue>
</operation>

<operation id="1457" st_id="66" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1088" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
vertex_writes_begin:67  %p_x_assign_3 = fsub float %new_ranking_3, %bitcast_ln106_23

]]></Node>
<StgValue><ssdm name="p_x_assign_3"/></StgValue>
</operation>

<operation id="1458" st_id="66" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1094" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
vertex_writes_begin:73  %tmp_20_3 = fmul float %new_ranking_3, %bitcast_ln106_24

]]></Node>
<StgValue><ssdm name="tmp_20_3"/></StgValue>
</operation>

<operation id="1459" st_id="66" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1105" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
vertex_writes_begin:84  %p_x_assign_4 = fsub float %new_ranking_4, %bitcast_ln106_25

]]></Node>
<StgValue><ssdm name="p_x_assign_4"/></StgValue>
</operation>

<operation id="1460" st_id="66" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1111" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
vertex_writes_begin:90  %tmp_20_4 = fmul float %new_ranking_4, %bitcast_ln106_26

]]></Node>
<StgValue><ssdm name="tmp_20_4"/></StgValue>
</operation>

<operation id="1461" st_id="66" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1122" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
vertex_writes_begin:101  %p_x_assign_5 = fsub float %new_ranking_5, %bitcast_ln106_27

]]></Node>
<StgValue><ssdm name="p_x_assign_5"/></StgValue>
</operation>

<operation id="1462" st_id="66" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1128" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
vertex_writes_begin:107  %tmp_20_5 = fmul float %new_ranking_5, %bitcast_ln106_28

]]></Node>
<StgValue><ssdm name="tmp_20_5"/></StgValue>
</operation>

<operation id="1463" st_id="66" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1139" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
vertex_writes_begin:118  %p_x_assign_6 = fsub float %new_ranking_6, %bitcast_ln106_29

]]></Node>
<StgValue><ssdm name="p_x_assign_6"/></StgValue>
</operation>

<operation id="1464" st_id="66" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1145" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
vertex_writes_begin:124  %tmp_20_6 = fmul float %new_ranking_6, %bitcast_ln106_30

]]></Node>
<StgValue><ssdm name="tmp_20_6"/></StgValue>
</operation>

<operation id="1465" st_id="66" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1156" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
vertex_writes_begin:135  %p_x_assign_7 = fsub float %new_ranking_7, %bitcast_ln106_31

]]></Node>
<StgValue><ssdm name="p_x_assign_7"/></StgValue>
</operation>

<operation id="1466" st_id="66" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1162" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
vertex_writes_begin:141  %tmp_20_7 = fmul float %new_ranking_7, %bitcast_ln106_32

]]></Node>
<StgValue><ssdm name="tmp_20_7"/></StgValue>
</operation>

<operation id="1467" st_id="66" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1173" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
vertex_writes_begin:152  %p_x_assign_8 = fsub float %new_ranking_8, %bitcast_ln106_33

]]></Node>
<StgValue><ssdm name="p_x_assign_8"/></StgValue>
</operation>

<operation id="1468" st_id="66" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1179" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
vertex_writes_begin:158  %tmp_20_8 = fmul float %new_ranking_8, %bitcast_ln106_34

]]></Node>
<StgValue><ssdm name="tmp_20_8"/></StgValue>
</operation>

<operation id="1469" st_id="66" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1190" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
vertex_writes_begin:169  %p_x_assign_9 = fsub float %new_ranking_9, %bitcast_ln106_35

]]></Node>
<StgValue><ssdm name="p_x_assign_9"/></StgValue>
</operation>

<operation id="1470" st_id="66" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1196" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
vertex_writes_begin:175  %tmp_20_9 = fmul float %new_ranking_9, %bitcast_ln106_36

]]></Node>
<StgValue><ssdm name="tmp_20_9"/></StgValue>
</operation>

<operation id="1471" st_id="66" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1207" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
vertex_writes_begin:186  %p_x_assign_s = fsub float %new_ranking_s, %bitcast_ln106_37

]]></Node>
<StgValue><ssdm name="p_x_assign_s"/></StgValue>
</operation>

<operation id="1472" st_id="66" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1213" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
vertex_writes_begin:192  %tmp_20_s = fmul float %new_ranking_s, %bitcast_ln106_38

]]></Node>
<StgValue><ssdm name="tmp_20_s"/></StgValue>
</operation>

<operation id="1473" st_id="66" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1224" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
vertex_writes_begin:203  %p_x_assign_10 = fsub float %new_ranking_10, %bitcast_ln106_39

]]></Node>
<StgValue><ssdm name="p_x_assign_10"/></StgValue>
</operation>

<operation id="1474" st_id="66" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1230" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
vertex_writes_begin:209  %tmp_20_10 = fmul float %new_ranking_10, %bitcast_ln106_40

]]></Node>
<StgValue><ssdm name="tmp_20_10"/></StgValue>
</operation>

<operation id="1475" st_id="66" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1241" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
vertex_writes_begin:220  %p_x_assign_11 = fsub float %new_ranking_11, %bitcast_ln106_41

]]></Node>
<StgValue><ssdm name="p_x_assign_11"/></StgValue>
</operation>

<operation id="1476" st_id="66" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1247" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
vertex_writes_begin:226  %tmp_20_11 = fmul float %new_ranking_11, %bitcast_ln106_42

]]></Node>
<StgValue><ssdm name="tmp_20_11"/></StgValue>
</operation>

<operation id="1477" st_id="66" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1258" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
vertex_writes_begin:237  %p_x_assign_12 = fsub float %new_ranking_12, %bitcast_ln106_43

]]></Node>
<StgValue><ssdm name="p_x_assign_12"/></StgValue>
</operation>

<operation id="1478" st_id="66" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1264" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
vertex_writes_begin:243  %tmp_20_12 = fmul float %new_ranking_12, %bitcast_ln106_44

]]></Node>
<StgValue><ssdm name="tmp_20_12"/></StgValue>
</operation>

<operation id="1479" st_id="66" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1275" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
vertex_writes_begin:254  %p_x_assign_13 = fsub float %new_ranking_13, %bitcast_ln106_45

]]></Node>
<StgValue><ssdm name="p_x_assign_13"/></StgValue>
</operation>

<operation id="1480" st_id="66" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1281" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
vertex_writes_begin:260  %tmp_20_13 = fmul float %new_ranking_13, %bitcast_ln106_46

]]></Node>
<StgValue><ssdm name="tmp_20_13"/></StgValue>
</operation>

<operation id="1481" st_id="66" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1292" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
vertex_writes_begin:271  %p_x_assign_14 = fsub float %new_ranking_14, %bitcast_ln106_47

]]></Node>
<StgValue><ssdm name="p_x_assign_14"/></StgValue>
</operation>

<operation id="1482" st_id="66" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1298" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
vertex_writes_begin:277  %tmp_20_14 = fmul float %new_ranking_14, %bitcast_ln106_48

]]></Node>
<StgValue><ssdm name="tmp_20_14"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="1483" st_id="67" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1037" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
vertex_writes_begin:16  %p_x_assign = fsub float %new_ranking, %bitcast_ln106_17

]]></Node>
<StgValue><ssdm name="p_x_assign"/></StgValue>
</operation>

<operation id="1484" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1044" bw="32" op_0_bw="32">
<![CDATA[
vertex_writes_begin:23  %empty_242 = bitcast float %new_ranking to i32

]]></Node>
<StgValue><ssdm name="empty_242"/></StgValue>
</operation>

<operation id="1485" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1045" bw="32" op_0_bw="32">
<![CDATA[
vertex_writes_begin:24  %empty_243 = bitcast float %tmp_11 to i32

]]></Node>
<StgValue><ssdm name="empty_243"/></StgValue>
</operation>

<operation id="1486" st_id="67" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1054" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
vertex_writes_begin:33  %p_x_assign_1 = fsub float %new_ranking_1, %bitcast_ln106_19

]]></Node>
<StgValue><ssdm name="p_x_assign_1"/></StgValue>
</operation>

<operation id="1487" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1061" bw="32" op_0_bw="32">
<![CDATA[
vertex_writes_begin:40  %empty_244 = bitcast float %new_ranking_1 to i32

]]></Node>
<StgValue><ssdm name="empty_244"/></StgValue>
</operation>

<operation id="1488" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1062" bw="32" op_0_bw="32">
<![CDATA[
vertex_writes_begin:41  %empty_245 = bitcast float %tmp_20_1 to i32

]]></Node>
<StgValue><ssdm name="empty_245"/></StgValue>
</operation>

<operation id="1489" st_id="67" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1071" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
vertex_writes_begin:50  %p_x_assign_2 = fsub float %new_ranking_2, %bitcast_ln106_21

]]></Node>
<StgValue><ssdm name="p_x_assign_2"/></StgValue>
</operation>

<operation id="1490" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1078" bw="32" op_0_bw="32">
<![CDATA[
vertex_writes_begin:57  %empty_246 = bitcast float %new_ranking_2 to i32

]]></Node>
<StgValue><ssdm name="empty_246"/></StgValue>
</operation>

<operation id="1491" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1079" bw="32" op_0_bw="32">
<![CDATA[
vertex_writes_begin:58  %empty_247 = bitcast float %tmp_20_2 to i32

]]></Node>
<StgValue><ssdm name="empty_247"/></StgValue>
</operation>

<operation id="1492" st_id="67" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1088" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
vertex_writes_begin:67  %p_x_assign_3 = fsub float %new_ranking_3, %bitcast_ln106_23

]]></Node>
<StgValue><ssdm name="p_x_assign_3"/></StgValue>
</operation>

<operation id="1493" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1095" bw="32" op_0_bw="32">
<![CDATA[
vertex_writes_begin:74  %empty_248 = bitcast float %new_ranking_3 to i32

]]></Node>
<StgValue><ssdm name="empty_248"/></StgValue>
</operation>

<operation id="1494" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1096" bw="32" op_0_bw="32">
<![CDATA[
vertex_writes_begin:75  %empty_249 = bitcast float %tmp_20_3 to i32

]]></Node>
<StgValue><ssdm name="empty_249"/></StgValue>
</operation>

<operation id="1495" st_id="67" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1105" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
vertex_writes_begin:84  %p_x_assign_4 = fsub float %new_ranking_4, %bitcast_ln106_25

]]></Node>
<StgValue><ssdm name="p_x_assign_4"/></StgValue>
</operation>

<operation id="1496" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1112" bw="32" op_0_bw="32">
<![CDATA[
vertex_writes_begin:91  %empty_250 = bitcast float %new_ranking_4 to i32

]]></Node>
<StgValue><ssdm name="empty_250"/></StgValue>
</operation>

<operation id="1497" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1113" bw="32" op_0_bw="32">
<![CDATA[
vertex_writes_begin:92  %empty_251 = bitcast float %tmp_20_4 to i32

]]></Node>
<StgValue><ssdm name="empty_251"/></StgValue>
</operation>

<operation id="1498" st_id="67" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1122" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
vertex_writes_begin:101  %p_x_assign_5 = fsub float %new_ranking_5, %bitcast_ln106_27

]]></Node>
<StgValue><ssdm name="p_x_assign_5"/></StgValue>
</operation>

<operation id="1499" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1129" bw="32" op_0_bw="32">
<![CDATA[
vertex_writes_begin:108  %empty_252 = bitcast float %new_ranking_5 to i32

]]></Node>
<StgValue><ssdm name="empty_252"/></StgValue>
</operation>

<operation id="1500" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1130" bw="32" op_0_bw="32">
<![CDATA[
vertex_writes_begin:109  %empty_253 = bitcast float %tmp_20_5 to i32

]]></Node>
<StgValue><ssdm name="empty_253"/></StgValue>
</operation>

<operation id="1501" st_id="67" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1139" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
vertex_writes_begin:118  %p_x_assign_6 = fsub float %new_ranking_6, %bitcast_ln106_29

]]></Node>
<StgValue><ssdm name="p_x_assign_6"/></StgValue>
</operation>

<operation id="1502" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1146" bw="32" op_0_bw="32">
<![CDATA[
vertex_writes_begin:125  %empty_254 = bitcast float %new_ranking_6 to i32

]]></Node>
<StgValue><ssdm name="empty_254"/></StgValue>
</operation>

<operation id="1503" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1147" bw="32" op_0_bw="32">
<![CDATA[
vertex_writes_begin:126  %empty_255 = bitcast float %tmp_20_6 to i32

]]></Node>
<StgValue><ssdm name="empty_255"/></StgValue>
</operation>

<operation id="1504" st_id="67" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1156" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
vertex_writes_begin:135  %p_x_assign_7 = fsub float %new_ranking_7, %bitcast_ln106_31

]]></Node>
<StgValue><ssdm name="p_x_assign_7"/></StgValue>
</operation>

<operation id="1505" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1163" bw="32" op_0_bw="32">
<![CDATA[
vertex_writes_begin:142  %empty_256 = bitcast float %new_ranking_7 to i32

]]></Node>
<StgValue><ssdm name="empty_256"/></StgValue>
</operation>

<operation id="1506" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1164" bw="32" op_0_bw="32">
<![CDATA[
vertex_writes_begin:143  %empty_257 = bitcast float %tmp_20_7 to i32

]]></Node>
<StgValue><ssdm name="empty_257"/></StgValue>
</operation>

<operation id="1507" st_id="67" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1173" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
vertex_writes_begin:152  %p_x_assign_8 = fsub float %new_ranking_8, %bitcast_ln106_33

]]></Node>
<StgValue><ssdm name="p_x_assign_8"/></StgValue>
</operation>

<operation id="1508" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1180" bw="32" op_0_bw="32">
<![CDATA[
vertex_writes_begin:159  %empty_258 = bitcast float %new_ranking_8 to i32

]]></Node>
<StgValue><ssdm name="empty_258"/></StgValue>
</operation>

<operation id="1509" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1181" bw="32" op_0_bw="32">
<![CDATA[
vertex_writes_begin:160  %empty_259 = bitcast float %tmp_20_8 to i32

]]></Node>
<StgValue><ssdm name="empty_259"/></StgValue>
</operation>

<operation id="1510" st_id="67" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1190" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
vertex_writes_begin:169  %p_x_assign_9 = fsub float %new_ranking_9, %bitcast_ln106_35

]]></Node>
<StgValue><ssdm name="p_x_assign_9"/></StgValue>
</operation>

<operation id="1511" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1197" bw="32" op_0_bw="32">
<![CDATA[
vertex_writes_begin:176  %empty_260 = bitcast float %new_ranking_9 to i32

]]></Node>
<StgValue><ssdm name="empty_260"/></StgValue>
</operation>

<operation id="1512" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1198" bw="32" op_0_bw="32">
<![CDATA[
vertex_writes_begin:177  %empty_261 = bitcast float %tmp_20_9 to i32

]]></Node>
<StgValue><ssdm name="empty_261"/></StgValue>
</operation>

<operation id="1513" st_id="67" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1207" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
vertex_writes_begin:186  %p_x_assign_s = fsub float %new_ranking_s, %bitcast_ln106_37

]]></Node>
<StgValue><ssdm name="p_x_assign_s"/></StgValue>
</operation>

<operation id="1514" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1214" bw="32" op_0_bw="32">
<![CDATA[
vertex_writes_begin:193  %empty_262 = bitcast float %new_ranking_s to i32

]]></Node>
<StgValue><ssdm name="empty_262"/></StgValue>
</operation>

<operation id="1515" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1215" bw="32" op_0_bw="32">
<![CDATA[
vertex_writes_begin:194  %empty_263 = bitcast float %tmp_20_s to i32

]]></Node>
<StgValue><ssdm name="empty_263"/></StgValue>
</operation>

<operation id="1516" st_id="67" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1224" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
vertex_writes_begin:203  %p_x_assign_10 = fsub float %new_ranking_10, %bitcast_ln106_39

]]></Node>
<StgValue><ssdm name="p_x_assign_10"/></StgValue>
</operation>

<operation id="1517" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1231" bw="32" op_0_bw="32">
<![CDATA[
vertex_writes_begin:210  %empty_264 = bitcast float %new_ranking_10 to i32

]]></Node>
<StgValue><ssdm name="empty_264"/></StgValue>
</operation>

<operation id="1518" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1232" bw="32" op_0_bw="32">
<![CDATA[
vertex_writes_begin:211  %empty_265 = bitcast float %tmp_20_10 to i32

]]></Node>
<StgValue><ssdm name="empty_265"/></StgValue>
</operation>

<operation id="1519" st_id="67" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1241" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
vertex_writes_begin:220  %p_x_assign_11 = fsub float %new_ranking_11, %bitcast_ln106_41

]]></Node>
<StgValue><ssdm name="p_x_assign_11"/></StgValue>
</operation>

<operation id="1520" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1248" bw="32" op_0_bw="32">
<![CDATA[
vertex_writes_begin:227  %empty_266 = bitcast float %new_ranking_11 to i32

]]></Node>
<StgValue><ssdm name="empty_266"/></StgValue>
</operation>

<operation id="1521" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1249" bw="32" op_0_bw="32">
<![CDATA[
vertex_writes_begin:228  %empty_267 = bitcast float %tmp_20_11 to i32

]]></Node>
<StgValue><ssdm name="empty_267"/></StgValue>
</operation>

<operation id="1522" st_id="67" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1258" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
vertex_writes_begin:237  %p_x_assign_12 = fsub float %new_ranking_12, %bitcast_ln106_43

]]></Node>
<StgValue><ssdm name="p_x_assign_12"/></StgValue>
</operation>

<operation id="1523" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1265" bw="32" op_0_bw="32">
<![CDATA[
vertex_writes_begin:244  %empty_268 = bitcast float %new_ranking_12 to i32

]]></Node>
<StgValue><ssdm name="empty_268"/></StgValue>
</operation>

<operation id="1524" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1266" bw="32" op_0_bw="32">
<![CDATA[
vertex_writes_begin:245  %empty_269 = bitcast float %tmp_20_12 to i32

]]></Node>
<StgValue><ssdm name="empty_269"/></StgValue>
</operation>

<operation id="1525" st_id="67" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1275" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
vertex_writes_begin:254  %p_x_assign_13 = fsub float %new_ranking_13, %bitcast_ln106_45

]]></Node>
<StgValue><ssdm name="p_x_assign_13"/></StgValue>
</operation>

<operation id="1526" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1282" bw="32" op_0_bw="32">
<![CDATA[
vertex_writes_begin:261  %empty_270 = bitcast float %new_ranking_13 to i32

]]></Node>
<StgValue><ssdm name="empty_270"/></StgValue>
</operation>

<operation id="1527" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1283" bw="32" op_0_bw="32">
<![CDATA[
vertex_writes_begin:262  %empty_271 = bitcast float %tmp_20_13 to i32

]]></Node>
<StgValue><ssdm name="empty_271"/></StgValue>
</operation>

<operation id="1528" st_id="67" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1292" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
vertex_writes_begin:271  %p_x_assign_14 = fsub float %new_ranking_14, %bitcast_ln106_47

]]></Node>
<StgValue><ssdm name="p_x_assign_14"/></StgValue>
</operation>

<operation id="1529" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1299" bw="32" op_0_bw="32">
<![CDATA[
vertex_writes_begin:278  %empty_272 = bitcast float %new_ranking_14 to i32

]]></Node>
<StgValue><ssdm name="empty_272"/></StgValue>
</operation>

<operation id="1530" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1300" bw="32" op_0_bw="32">
<![CDATA[
vertex_writes_begin:279  %empty_273 = bitcast float %tmp_20_14 to i32

]]></Node>
<StgValue><ssdm name="empty_273"/></StgValue>
</operation>

<operation id="1531" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1589" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
vertex_writes_begin:568  %rbegin17 = call i32 (...)* @_ssdm_op_SpecRegionBegin([64 x i8]* @tlp_KD_KD_ostream_MD_tlp_KD_KD_vec_t_MD_VertexAttrKernel_MC_AC_16ul_OD_AC_OD_KD_KD_write_OC_region_str) nounwind

]]></Node>
<StgValue><ssdm name="rbegin17"/></StgValue>
</operation>

<operation id="1532" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1590" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
vertex_writes_begin:569  call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specprotocol_ln143"/></StgValue>
</operation>

<operation id="1533" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1591" bw="1025" op_0_bw="1025" op_1_bw="1" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32" op_31_bw="32" op_32_bw="32" op_33_bw="32">
<![CDATA[
vertex_writes_begin:570  %tmp_1431 = call i1025 @_ssdm_op_BitConcatenate.i1025.i1.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32(i1 false, i32 %empty_273, i32 %empty_272, i32 %empty_271, i32 %empty_270, i32 %empty_269, i32 %empty_268, i32 %empty_267, i32 %empty_266, i32 %empty_265, i32 %empty_264, i32 %empty_263, i32 %empty_262, i32 %empty_261, i32 %empty_260, i32 %empty_259, i32 %empty_258, i32 %empty_257, i32 %empty_256, i32 %empty_255, i32 %empty_254, i32 %empty_253, i32 %empty_252, i32 %empty_251, i32 %empty_250, i32 %empty_249, i32 %empty_248, i32 %empty_247, i32 %empty_246, i32 %empty_245, i32 %empty_244, i32 %empty_243, i32 %empty_242)

]]></Node>
<StgValue><ssdm name="tmp_1431"/></StgValue>
</operation>

<operation id="1534" st_id="67" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1592" bw="0" op_0_bw="0" op_1_bw="1025" op_2_bw="1025" op_3_bw="0">
<![CDATA[
vertex_writes_begin:571  call void @_ssdm_op_Write.ap_fifo.volatile.i1025P(i1025* %vertex_out_q_fifo_V, i1025 %tmp_1431)

]]></Node>
<StgValue><ssdm name="write_ln144"/></StgValue>
</operation>

<operation id="1535" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1593" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
vertex_writes_begin:572  %rend115 = call i32 (...)* @_ssdm_op_SpecRegionEnd([64 x i8]* @tlp_KD_KD_ostream_MD_tlp_KD_KD_vec_t_MD_VertexAttrKernel_MC_AC_16ul_OD_AC_OD_KD_KD_write_OC_region_str, i32 %rbegin17) nounwind

]]></Node>
<StgValue><ssdm name="rend115"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="1536" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1038" bw="32" op_0_bw="32">
<![CDATA[
vertex_writes_begin:17  %p_Val2_s = bitcast float %p_x_assign to i32

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="1537" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1039" bw="31" op_0_bw="32">
<![CDATA[
vertex_writes_begin:18  %trunc_ln368 = trunc i32 %p_Val2_s to i31

]]></Node>
<StgValue><ssdm name="trunc_ln368"/></StgValue>
</operation>

<operation id="1538" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1040" bw="23" op_0_bw="32">
<![CDATA[
vertex_writes_begin:19  %trunc_ln215 = trunc i32 %p_Val2_s to i23

]]></Node>
<StgValue><ssdm name="trunc_ln215"/></StgValue>
</operation>

<operation id="1539" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1041" bw="32" op_0_bw="32" op_1_bw="1" op_2_bw="31">
<![CDATA[
vertex_writes_begin:20  %p_Result_s = call i32 @_ssdm_op_BitConcatenate.i32.i1.i31(i1 false, i31 %trunc_ln368)

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="1540" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1042" bw="32" op_0_bw="32">
<![CDATA[
vertex_writes_begin:21  %delta_0 = bitcast i32 %p_Result_s to float

]]></Node>
<StgValue><ssdm name="delta_0"/></StgValue>
</operation>

<operation id="1541" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1055" bw="32" op_0_bw="32">
<![CDATA[
vertex_writes_begin:34  %p_Val2_1 = bitcast float %p_x_assign_1 to i32

]]></Node>
<StgValue><ssdm name="p_Val2_1"/></StgValue>
</operation>

<operation id="1542" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1056" bw="31" op_0_bw="32">
<![CDATA[
vertex_writes_begin:35  %trunc_ln368_1 = trunc i32 %p_Val2_1 to i31

]]></Node>
<StgValue><ssdm name="trunc_ln368_1"/></StgValue>
</operation>

<operation id="1543" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1057" bw="23" op_0_bw="32">
<![CDATA[
vertex_writes_begin:36  %trunc_ln215_1 = trunc i32 %p_Val2_1 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln215_1"/></StgValue>
</operation>

<operation id="1544" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1058" bw="32" op_0_bw="32" op_1_bw="1" op_2_bw="31">
<![CDATA[
vertex_writes_begin:37  %p_Result_1 = call i32 @_ssdm_op_BitConcatenate.i32.i1.i31(i1 false, i31 %trunc_ln368_1)

]]></Node>
<StgValue><ssdm name="p_Result_1"/></StgValue>
</operation>

<operation id="1545" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1059" bw="32" op_0_bw="32">
<![CDATA[
vertex_writes_begin:38  %delta_1 = bitcast i32 %p_Result_1 to float

]]></Node>
<StgValue><ssdm name="delta_1"/></StgValue>
</operation>

<operation id="1546" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1072" bw="32" op_0_bw="32">
<![CDATA[
vertex_writes_begin:51  %p_Val2_2 = bitcast float %p_x_assign_2 to i32

]]></Node>
<StgValue><ssdm name="p_Val2_2"/></StgValue>
</operation>

<operation id="1547" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1073" bw="31" op_0_bw="32">
<![CDATA[
vertex_writes_begin:52  %trunc_ln368_2 = trunc i32 %p_Val2_2 to i31

]]></Node>
<StgValue><ssdm name="trunc_ln368_2"/></StgValue>
</operation>

<operation id="1548" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1074" bw="23" op_0_bw="32">
<![CDATA[
vertex_writes_begin:53  %trunc_ln215_2 = trunc i32 %p_Val2_2 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln215_2"/></StgValue>
</operation>

<operation id="1549" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1075" bw="32" op_0_bw="32" op_1_bw="1" op_2_bw="31">
<![CDATA[
vertex_writes_begin:54  %p_Result_2 = call i32 @_ssdm_op_BitConcatenate.i32.i1.i31(i1 false, i31 %trunc_ln368_2)

]]></Node>
<StgValue><ssdm name="p_Result_2"/></StgValue>
</operation>

<operation id="1550" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1076" bw="32" op_0_bw="32">
<![CDATA[
vertex_writes_begin:55  %delta_2 = bitcast i32 %p_Result_2 to float

]]></Node>
<StgValue><ssdm name="delta_2"/></StgValue>
</operation>

<operation id="1551" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1089" bw="32" op_0_bw="32">
<![CDATA[
vertex_writes_begin:68  %p_Val2_3 = bitcast float %p_x_assign_3 to i32

]]></Node>
<StgValue><ssdm name="p_Val2_3"/></StgValue>
</operation>

<operation id="1552" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1090" bw="31" op_0_bw="32">
<![CDATA[
vertex_writes_begin:69  %trunc_ln368_3 = trunc i32 %p_Val2_3 to i31

]]></Node>
<StgValue><ssdm name="trunc_ln368_3"/></StgValue>
</operation>

<operation id="1553" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1091" bw="23" op_0_bw="32">
<![CDATA[
vertex_writes_begin:70  %trunc_ln215_3 = trunc i32 %p_Val2_3 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln215_3"/></StgValue>
</operation>

<operation id="1554" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1092" bw="32" op_0_bw="32" op_1_bw="1" op_2_bw="31">
<![CDATA[
vertex_writes_begin:71  %p_Result_3 = call i32 @_ssdm_op_BitConcatenate.i32.i1.i31(i1 false, i31 %trunc_ln368_3)

]]></Node>
<StgValue><ssdm name="p_Result_3"/></StgValue>
</operation>

<operation id="1555" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1093" bw="32" op_0_bw="32">
<![CDATA[
vertex_writes_begin:72  %delta_3 = bitcast i32 %p_Result_3 to float

]]></Node>
<StgValue><ssdm name="delta_3"/></StgValue>
</operation>

<operation id="1556" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1106" bw="32" op_0_bw="32">
<![CDATA[
vertex_writes_begin:85  %p_Val2_4 = bitcast float %p_x_assign_4 to i32

]]></Node>
<StgValue><ssdm name="p_Val2_4"/></StgValue>
</operation>

<operation id="1557" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1107" bw="31" op_0_bw="32">
<![CDATA[
vertex_writes_begin:86  %trunc_ln368_4 = trunc i32 %p_Val2_4 to i31

]]></Node>
<StgValue><ssdm name="trunc_ln368_4"/></StgValue>
</operation>

<operation id="1558" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1108" bw="23" op_0_bw="32">
<![CDATA[
vertex_writes_begin:87  %trunc_ln215_4 = trunc i32 %p_Val2_4 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln215_4"/></StgValue>
</operation>

<operation id="1559" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1109" bw="32" op_0_bw="32" op_1_bw="1" op_2_bw="31">
<![CDATA[
vertex_writes_begin:88  %p_Result_4 = call i32 @_ssdm_op_BitConcatenate.i32.i1.i31(i1 false, i31 %trunc_ln368_4)

]]></Node>
<StgValue><ssdm name="p_Result_4"/></StgValue>
</operation>

<operation id="1560" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1110" bw="32" op_0_bw="32">
<![CDATA[
vertex_writes_begin:89  %delta_4 = bitcast i32 %p_Result_4 to float

]]></Node>
<StgValue><ssdm name="delta_4"/></StgValue>
</operation>

<operation id="1561" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1123" bw="32" op_0_bw="32">
<![CDATA[
vertex_writes_begin:102  %p_Val2_5 = bitcast float %p_x_assign_5 to i32

]]></Node>
<StgValue><ssdm name="p_Val2_5"/></StgValue>
</operation>

<operation id="1562" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1124" bw="31" op_0_bw="32">
<![CDATA[
vertex_writes_begin:103  %trunc_ln368_5 = trunc i32 %p_Val2_5 to i31

]]></Node>
<StgValue><ssdm name="trunc_ln368_5"/></StgValue>
</operation>

<operation id="1563" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1125" bw="23" op_0_bw="32">
<![CDATA[
vertex_writes_begin:104  %trunc_ln215_5 = trunc i32 %p_Val2_5 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln215_5"/></StgValue>
</operation>

<operation id="1564" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1126" bw="32" op_0_bw="32" op_1_bw="1" op_2_bw="31">
<![CDATA[
vertex_writes_begin:105  %p_Result_5 = call i32 @_ssdm_op_BitConcatenate.i32.i1.i31(i1 false, i31 %trunc_ln368_5)

]]></Node>
<StgValue><ssdm name="p_Result_5"/></StgValue>
</operation>

<operation id="1565" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1127" bw="32" op_0_bw="32">
<![CDATA[
vertex_writes_begin:106  %delta_5 = bitcast i32 %p_Result_5 to float

]]></Node>
<StgValue><ssdm name="delta_5"/></StgValue>
</operation>

<operation id="1566" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1140" bw="32" op_0_bw="32">
<![CDATA[
vertex_writes_begin:119  %p_Val2_6 = bitcast float %p_x_assign_6 to i32

]]></Node>
<StgValue><ssdm name="p_Val2_6"/></StgValue>
</operation>

<operation id="1567" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1141" bw="31" op_0_bw="32">
<![CDATA[
vertex_writes_begin:120  %trunc_ln368_6 = trunc i32 %p_Val2_6 to i31

]]></Node>
<StgValue><ssdm name="trunc_ln368_6"/></StgValue>
</operation>

<operation id="1568" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1142" bw="23" op_0_bw="32">
<![CDATA[
vertex_writes_begin:121  %trunc_ln215_6 = trunc i32 %p_Val2_6 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln215_6"/></StgValue>
</operation>

<operation id="1569" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1143" bw="32" op_0_bw="32" op_1_bw="1" op_2_bw="31">
<![CDATA[
vertex_writes_begin:122  %p_Result_6 = call i32 @_ssdm_op_BitConcatenate.i32.i1.i31(i1 false, i31 %trunc_ln368_6)

]]></Node>
<StgValue><ssdm name="p_Result_6"/></StgValue>
</operation>

<operation id="1570" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1144" bw="32" op_0_bw="32">
<![CDATA[
vertex_writes_begin:123  %delta_6 = bitcast i32 %p_Result_6 to float

]]></Node>
<StgValue><ssdm name="delta_6"/></StgValue>
</operation>

<operation id="1571" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1157" bw="32" op_0_bw="32">
<![CDATA[
vertex_writes_begin:136  %p_Val2_7 = bitcast float %p_x_assign_7 to i32

]]></Node>
<StgValue><ssdm name="p_Val2_7"/></StgValue>
</operation>

<operation id="1572" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1158" bw="31" op_0_bw="32">
<![CDATA[
vertex_writes_begin:137  %trunc_ln368_7 = trunc i32 %p_Val2_7 to i31

]]></Node>
<StgValue><ssdm name="trunc_ln368_7"/></StgValue>
</operation>

<operation id="1573" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1159" bw="23" op_0_bw="32">
<![CDATA[
vertex_writes_begin:138  %trunc_ln215_7 = trunc i32 %p_Val2_7 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln215_7"/></StgValue>
</operation>

<operation id="1574" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1160" bw="32" op_0_bw="32" op_1_bw="1" op_2_bw="31">
<![CDATA[
vertex_writes_begin:139  %p_Result_7 = call i32 @_ssdm_op_BitConcatenate.i32.i1.i31(i1 false, i31 %trunc_ln368_7)

]]></Node>
<StgValue><ssdm name="p_Result_7"/></StgValue>
</operation>

<operation id="1575" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1161" bw="32" op_0_bw="32">
<![CDATA[
vertex_writes_begin:140  %delta_7 = bitcast i32 %p_Result_7 to float

]]></Node>
<StgValue><ssdm name="delta_7"/></StgValue>
</operation>

<operation id="1576" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1174" bw="32" op_0_bw="32">
<![CDATA[
vertex_writes_begin:153  %p_Val2_8 = bitcast float %p_x_assign_8 to i32

]]></Node>
<StgValue><ssdm name="p_Val2_8"/></StgValue>
</operation>

<operation id="1577" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1175" bw="31" op_0_bw="32">
<![CDATA[
vertex_writes_begin:154  %trunc_ln368_8 = trunc i32 %p_Val2_8 to i31

]]></Node>
<StgValue><ssdm name="trunc_ln368_8"/></StgValue>
</operation>

<operation id="1578" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1176" bw="23" op_0_bw="32">
<![CDATA[
vertex_writes_begin:155  %trunc_ln215_8 = trunc i32 %p_Val2_8 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln215_8"/></StgValue>
</operation>

<operation id="1579" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1177" bw="32" op_0_bw="32" op_1_bw="1" op_2_bw="31">
<![CDATA[
vertex_writes_begin:156  %p_Result_8 = call i32 @_ssdm_op_BitConcatenate.i32.i1.i31(i1 false, i31 %trunc_ln368_8)

]]></Node>
<StgValue><ssdm name="p_Result_8"/></StgValue>
</operation>

<operation id="1580" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1178" bw="32" op_0_bw="32">
<![CDATA[
vertex_writes_begin:157  %delta_8 = bitcast i32 %p_Result_8 to float

]]></Node>
<StgValue><ssdm name="delta_8"/></StgValue>
</operation>

<operation id="1581" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1191" bw="32" op_0_bw="32">
<![CDATA[
vertex_writes_begin:170  %p_Val2_9 = bitcast float %p_x_assign_9 to i32

]]></Node>
<StgValue><ssdm name="p_Val2_9"/></StgValue>
</operation>

<operation id="1582" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1192" bw="31" op_0_bw="32">
<![CDATA[
vertex_writes_begin:171  %trunc_ln368_9 = trunc i32 %p_Val2_9 to i31

]]></Node>
<StgValue><ssdm name="trunc_ln368_9"/></StgValue>
</operation>

<operation id="1583" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1193" bw="23" op_0_bw="32">
<![CDATA[
vertex_writes_begin:172  %trunc_ln215_9 = trunc i32 %p_Val2_9 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln215_9"/></StgValue>
</operation>

<operation id="1584" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1194" bw="32" op_0_bw="32" op_1_bw="1" op_2_bw="31">
<![CDATA[
vertex_writes_begin:173  %p_Result_9 = call i32 @_ssdm_op_BitConcatenate.i32.i1.i31(i1 false, i31 %trunc_ln368_9)

]]></Node>
<StgValue><ssdm name="p_Result_9"/></StgValue>
</operation>

<operation id="1585" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1195" bw="32" op_0_bw="32">
<![CDATA[
vertex_writes_begin:174  %delta_9 = bitcast i32 %p_Result_9 to float

]]></Node>
<StgValue><ssdm name="delta_9"/></StgValue>
</operation>

<operation id="1586" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1208" bw="32" op_0_bw="32">
<![CDATA[
vertex_writes_begin:187  %p_Val2_10 = bitcast float %p_x_assign_s to i32

]]></Node>
<StgValue><ssdm name="p_Val2_10"/></StgValue>
</operation>

<operation id="1587" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1209" bw="31" op_0_bw="32">
<![CDATA[
vertex_writes_begin:188  %trunc_ln368_10 = trunc i32 %p_Val2_10 to i31

]]></Node>
<StgValue><ssdm name="trunc_ln368_10"/></StgValue>
</operation>

<operation id="1588" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1210" bw="23" op_0_bw="32">
<![CDATA[
vertex_writes_begin:189  %trunc_ln215_10 = trunc i32 %p_Val2_10 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln215_10"/></StgValue>
</operation>

<operation id="1589" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1211" bw="32" op_0_bw="32" op_1_bw="1" op_2_bw="31">
<![CDATA[
vertex_writes_begin:190  %p_Result_10 = call i32 @_ssdm_op_BitConcatenate.i32.i1.i31(i1 false, i31 %trunc_ln368_10)

]]></Node>
<StgValue><ssdm name="p_Result_10"/></StgValue>
</operation>

<operation id="1590" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1212" bw="32" op_0_bw="32">
<![CDATA[
vertex_writes_begin:191  %delta_10 = bitcast i32 %p_Result_10 to float

]]></Node>
<StgValue><ssdm name="delta_10"/></StgValue>
</operation>

<operation id="1591" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1225" bw="32" op_0_bw="32">
<![CDATA[
vertex_writes_begin:204  %p_Val2_11 = bitcast float %p_x_assign_10 to i32

]]></Node>
<StgValue><ssdm name="p_Val2_11"/></StgValue>
</operation>

<operation id="1592" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1226" bw="31" op_0_bw="32">
<![CDATA[
vertex_writes_begin:205  %trunc_ln368_11 = trunc i32 %p_Val2_11 to i31

]]></Node>
<StgValue><ssdm name="trunc_ln368_11"/></StgValue>
</operation>

<operation id="1593" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1227" bw="23" op_0_bw="32">
<![CDATA[
vertex_writes_begin:206  %trunc_ln215_11 = trunc i32 %p_Val2_11 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln215_11"/></StgValue>
</operation>

<operation id="1594" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1228" bw="32" op_0_bw="32" op_1_bw="1" op_2_bw="31">
<![CDATA[
vertex_writes_begin:207  %p_Result_11 = call i32 @_ssdm_op_BitConcatenate.i32.i1.i31(i1 false, i31 %trunc_ln368_11)

]]></Node>
<StgValue><ssdm name="p_Result_11"/></StgValue>
</operation>

<operation id="1595" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1229" bw="32" op_0_bw="32">
<![CDATA[
vertex_writes_begin:208  %delta_11 = bitcast i32 %p_Result_11 to float

]]></Node>
<StgValue><ssdm name="delta_11"/></StgValue>
</operation>

<operation id="1596" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1242" bw="32" op_0_bw="32">
<![CDATA[
vertex_writes_begin:221  %p_Val2_12 = bitcast float %p_x_assign_11 to i32

]]></Node>
<StgValue><ssdm name="p_Val2_12"/></StgValue>
</operation>

<operation id="1597" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1243" bw="31" op_0_bw="32">
<![CDATA[
vertex_writes_begin:222  %trunc_ln368_12 = trunc i32 %p_Val2_12 to i31

]]></Node>
<StgValue><ssdm name="trunc_ln368_12"/></StgValue>
</operation>

<operation id="1598" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1244" bw="23" op_0_bw="32">
<![CDATA[
vertex_writes_begin:223  %trunc_ln215_12 = trunc i32 %p_Val2_12 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln215_12"/></StgValue>
</operation>

<operation id="1599" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1245" bw="32" op_0_bw="32" op_1_bw="1" op_2_bw="31">
<![CDATA[
vertex_writes_begin:224  %p_Result_12 = call i32 @_ssdm_op_BitConcatenate.i32.i1.i31(i1 false, i31 %trunc_ln368_12)

]]></Node>
<StgValue><ssdm name="p_Result_12"/></StgValue>
</operation>

<operation id="1600" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1246" bw="32" op_0_bw="32">
<![CDATA[
vertex_writes_begin:225  %delta_12 = bitcast i32 %p_Result_12 to float

]]></Node>
<StgValue><ssdm name="delta_12"/></StgValue>
</operation>

<operation id="1601" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1259" bw="32" op_0_bw="32">
<![CDATA[
vertex_writes_begin:238  %p_Val2_13 = bitcast float %p_x_assign_12 to i32

]]></Node>
<StgValue><ssdm name="p_Val2_13"/></StgValue>
</operation>

<operation id="1602" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1260" bw="31" op_0_bw="32">
<![CDATA[
vertex_writes_begin:239  %trunc_ln368_13 = trunc i32 %p_Val2_13 to i31

]]></Node>
<StgValue><ssdm name="trunc_ln368_13"/></StgValue>
</operation>

<operation id="1603" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1261" bw="23" op_0_bw="32">
<![CDATA[
vertex_writes_begin:240  %trunc_ln215_13 = trunc i32 %p_Val2_13 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln215_13"/></StgValue>
</operation>

<operation id="1604" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1262" bw="32" op_0_bw="32" op_1_bw="1" op_2_bw="31">
<![CDATA[
vertex_writes_begin:241  %p_Result_13 = call i32 @_ssdm_op_BitConcatenate.i32.i1.i31(i1 false, i31 %trunc_ln368_13)

]]></Node>
<StgValue><ssdm name="p_Result_13"/></StgValue>
</operation>

<operation id="1605" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1263" bw="32" op_0_bw="32">
<![CDATA[
vertex_writes_begin:242  %delta_13 = bitcast i32 %p_Result_13 to float

]]></Node>
<StgValue><ssdm name="delta_13"/></StgValue>
</operation>

<operation id="1606" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1276" bw="32" op_0_bw="32">
<![CDATA[
vertex_writes_begin:255  %p_Val2_14 = bitcast float %p_x_assign_13 to i32

]]></Node>
<StgValue><ssdm name="p_Val2_14"/></StgValue>
</operation>

<operation id="1607" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1277" bw="31" op_0_bw="32">
<![CDATA[
vertex_writes_begin:256  %trunc_ln368_14 = trunc i32 %p_Val2_14 to i31

]]></Node>
<StgValue><ssdm name="trunc_ln368_14"/></StgValue>
</operation>

<operation id="1608" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1278" bw="23" op_0_bw="32">
<![CDATA[
vertex_writes_begin:257  %trunc_ln215_14 = trunc i32 %p_Val2_14 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln215_14"/></StgValue>
</operation>

<operation id="1609" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1279" bw="32" op_0_bw="32" op_1_bw="1" op_2_bw="31">
<![CDATA[
vertex_writes_begin:258  %p_Result_14 = call i32 @_ssdm_op_BitConcatenate.i32.i1.i31(i1 false, i31 %trunc_ln368_14)

]]></Node>
<StgValue><ssdm name="p_Result_14"/></StgValue>
</operation>

<operation id="1610" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1280" bw="32" op_0_bw="32">
<![CDATA[
vertex_writes_begin:259  %delta_14 = bitcast i32 %p_Result_14 to float

]]></Node>
<StgValue><ssdm name="delta_14"/></StgValue>
</operation>

<operation id="1611" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1293" bw="32" op_0_bw="32">
<![CDATA[
vertex_writes_begin:272  %p_Val2_15 = bitcast float %p_x_assign_14 to i32

]]></Node>
<StgValue><ssdm name="p_Val2_15"/></StgValue>
</operation>

<operation id="1612" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1294" bw="31" op_0_bw="32">
<![CDATA[
vertex_writes_begin:273  %trunc_ln368_15 = trunc i32 %p_Val2_15 to i31

]]></Node>
<StgValue><ssdm name="trunc_ln368_15"/></StgValue>
</operation>

<operation id="1613" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1295" bw="23" op_0_bw="32">
<![CDATA[
vertex_writes_begin:274  %trunc_ln215_15 = trunc i32 %p_Val2_15 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln215_15"/></StgValue>
</operation>

<operation id="1614" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1296" bw="32" op_0_bw="32" op_1_bw="1" op_2_bw="31">
<![CDATA[
vertex_writes_begin:275  %p_Result_15 = call i32 @_ssdm_op_BitConcatenate.i32.i1.i31(i1 false, i31 %trunc_ln368_15)

]]></Node>
<StgValue><ssdm name="p_Result_15"/></StgValue>
</operation>

<operation id="1615" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1297" bw="32" op_0_bw="32">
<![CDATA[
vertex_writes_begin:276  %delta_15 = bitcast i32 %p_Result_15 to float

]]></Node>
<StgValue><ssdm name="delta_15"/></StgValue>
</operation>

<operation id="1616" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1301" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
vertex_writes_begin:280  %tmp_36 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_s, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="1617" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1302" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
vertex_writes_begin:281  %tmp_37 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_1, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="1618" st_id="68" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1303" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
vertex_writes_begin:282  %icmp_ln215 = icmp ne i8 %tmp_36, -1

]]></Node>
<StgValue><ssdm name="icmp_ln215"/></StgValue>
</operation>

<operation id="1619" st_id="68" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1304" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
vertex_writes_begin:283  %icmp_ln215_1 = icmp eq i23 %trunc_ln215, 0

]]></Node>
<StgValue><ssdm name="icmp_ln215_1"/></StgValue>
</operation>

<operation id="1620" st_id="68" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1306" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
vertex_writes_begin:285  %icmp_ln215_2 = icmp ne i8 %tmp_37, -1

]]></Node>
<StgValue><ssdm name="icmp_ln215_2"/></StgValue>
</operation>

<operation id="1621" st_id="68" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1307" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
vertex_writes_begin:286  %icmp_ln215_3 = icmp eq i23 %trunc_ln215_1, 0

]]></Node>
<StgValue><ssdm name="icmp_ln215_3"/></StgValue>
</operation>

<operation id="1622" st_id="68" stage="2" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1310" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
vertex_writes_begin:289  %tmp_38 = fcmp olt float %delta_0, %delta_1

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="1623" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1313" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
vertex_writes_begin:292  %tmp_39 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_2, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="1624" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1314" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
vertex_writes_begin:293  %tmp_40 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_3, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="1625" st_id="68" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1315" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
vertex_writes_begin:294  %icmp_ln215_4 = icmp ne i8 %tmp_39, -1

]]></Node>
<StgValue><ssdm name="icmp_ln215_4"/></StgValue>
</operation>

<operation id="1626" st_id="68" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1316" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
vertex_writes_begin:295  %icmp_ln215_5 = icmp eq i23 %trunc_ln215_2, 0

]]></Node>
<StgValue><ssdm name="icmp_ln215_5"/></StgValue>
</operation>

<operation id="1627" st_id="68" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1318" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
vertex_writes_begin:297  %icmp_ln215_6 = icmp ne i8 %tmp_40, -1

]]></Node>
<StgValue><ssdm name="icmp_ln215_6"/></StgValue>
</operation>

<operation id="1628" st_id="68" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1319" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
vertex_writes_begin:298  %icmp_ln215_7 = icmp eq i23 %trunc_ln215_3, 0

]]></Node>
<StgValue><ssdm name="icmp_ln215_7"/></StgValue>
</operation>

<operation id="1629" st_id="68" stage="2" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1322" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
vertex_writes_begin:301  %tmp_41 = fcmp olt float %delta_2, %delta_3

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="1630" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1350" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
vertex_writes_begin:329  %tmp_45 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_4, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="1631" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1351" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
vertex_writes_begin:330  %tmp_46 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_5, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="1632" st_id="68" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1352" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
vertex_writes_begin:331  %icmp_ln215_12 = icmp ne i8 %tmp_45, -1

]]></Node>
<StgValue><ssdm name="icmp_ln215_12"/></StgValue>
</operation>

<operation id="1633" st_id="68" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1353" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
vertex_writes_begin:332  %icmp_ln215_13 = icmp eq i23 %trunc_ln215_4, 0

]]></Node>
<StgValue><ssdm name="icmp_ln215_13"/></StgValue>
</operation>

<operation id="1634" st_id="68" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1355" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
vertex_writes_begin:334  %icmp_ln215_14 = icmp ne i8 %tmp_46, -1

]]></Node>
<StgValue><ssdm name="icmp_ln215_14"/></StgValue>
</operation>

<operation id="1635" st_id="68" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1356" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
vertex_writes_begin:335  %icmp_ln215_15 = icmp eq i23 %trunc_ln215_5, 0

]]></Node>
<StgValue><ssdm name="icmp_ln215_15"/></StgValue>
</operation>

<operation id="1636" st_id="68" stage="2" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1359" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
vertex_writes_begin:338  %tmp_47 = fcmp olt float %delta_4, %delta_5

]]></Node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="1637" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1363" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
vertex_writes_begin:342  %tmp_48 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_6, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="1638" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1364" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
vertex_writes_begin:343  %tmp_49 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_7, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="1639" st_id="68" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1365" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
vertex_writes_begin:344  %icmp_ln215_16 = icmp ne i8 %tmp_48, -1

]]></Node>
<StgValue><ssdm name="icmp_ln215_16"/></StgValue>
</operation>

<operation id="1640" st_id="68" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1366" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
vertex_writes_begin:345  %icmp_ln215_17 = icmp eq i23 %trunc_ln215_6, 0

]]></Node>
<StgValue><ssdm name="icmp_ln215_17"/></StgValue>
</operation>

<operation id="1641" st_id="68" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1368" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
vertex_writes_begin:347  %icmp_ln215_18 = icmp ne i8 %tmp_49, -1

]]></Node>
<StgValue><ssdm name="icmp_ln215_18"/></StgValue>
</operation>

<operation id="1642" st_id="68" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1369" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
vertex_writes_begin:348  %icmp_ln215_19 = icmp eq i23 %trunc_ln215_7, 0

]]></Node>
<StgValue><ssdm name="icmp_ln215_19"/></StgValue>
</operation>

<operation id="1643" st_id="68" stage="2" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1372" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
vertex_writes_begin:351  %tmp_50 = fcmp olt float %delta_6, %delta_7

]]></Node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="1644" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1429" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
vertex_writes_begin:408  %tmp_57 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_8, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="1645" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1430" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
vertex_writes_begin:409  %tmp_58 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_9, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="1646" st_id="68" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1431" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
vertex_writes_begin:410  %icmp_ln215_28 = icmp ne i8 %tmp_57, -1

]]></Node>
<StgValue><ssdm name="icmp_ln215_28"/></StgValue>
</operation>

<operation id="1647" st_id="68" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1432" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
vertex_writes_begin:411  %icmp_ln215_29 = icmp eq i23 %trunc_ln215_8, 0

]]></Node>
<StgValue><ssdm name="icmp_ln215_29"/></StgValue>
</operation>

<operation id="1648" st_id="68" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1434" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
vertex_writes_begin:413  %icmp_ln215_30 = icmp ne i8 %tmp_58, -1

]]></Node>
<StgValue><ssdm name="icmp_ln215_30"/></StgValue>
</operation>

<operation id="1649" st_id="68" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1435" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
vertex_writes_begin:414  %icmp_ln215_31 = icmp eq i23 %trunc_ln215_9, 0

]]></Node>
<StgValue><ssdm name="icmp_ln215_31"/></StgValue>
</operation>

<operation id="1650" st_id="68" stage="2" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1438" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
vertex_writes_begin:417  %tmp_59 = fcmp olt float %delta_8, %delta_9

]]></Node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>

<operation id="1651" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1442" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
vertex_writes_begin:421  %tmp_60 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_10, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="1652" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1443" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
vertex_writes_begin:422  %tmp_61 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_11, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="1653" st_id="68" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1444" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
vertex_writes_begin:423  %icmp_ln215_32 = icmp ne i8 %tmp_60, -1

]]></Node>
<StgValue><ssdm name="icmp_ln215_32"/></StgValue>
</operation>

<operation id="1654" st_id="68" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1445" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
vertex_writes_begin:424  %icmp_ln215_33 = icmp eq i23 %trunc_ln215_10, 0

]]></Node>
<StgValue><ssdm name="icmp_ln215_33"/></StgValue>
</operation>

<operation id="1655" st_id="68" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1447" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
vertex_writes_begin:426  %icmp_ln215_34 = icmp ne i8 %tmp_61, -1

]]></Node>
<StgValue><ssdm name="icmp_ln215_34"/></StgValue>
</operation>

<operation id="1656" st_id="68" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1448" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
vertex_writes_begin:427  %icmp_ln215_35 = icmp eq i23 %trunc_ln215_11, 0

]]></Node>
<StgValue><ssdm name="icmp_ln215_35"/></StgValue>
</operation>

<operation id="1657" st_id="68" stage="2" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1451" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
vertex_writes_begin:430  %tmp_62 = fcmp olt float %delta_10, %delta_11

]]></Node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>

<operation id="1658" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1477" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
vertex_writes_begin:456  %tmp_66 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_12, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_66"/></StgValue>
</operation>

<operation id="1659" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1478" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
vertex_writes_begin:457  %tmp_67 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_13, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_67"/></StgValue>
</operation>

<operation id="1660" st_id="68" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1479" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
vertex_writes_begin:458  %icmp_ln215_40 = icmp ne i8 %tmp_66, -1

]]></Node>
<StgValue><ssdm name="icmp_ln215_40"/></StgValue>
</operation>

<operation id="1661" st_id="68" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1480" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
vertex_writes_begin:459  %icmp_ln215_41 = icmp eq i23 %trunc_ln215_12, 0

]]></Node>
<StgValue><ssdm name="icmp_ln215_41"/></StgValue>
</operation>

<operation id="1662" st_id="68" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1482" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
vertex_writes_begin:461  %icmp_ln215_42 = icmp ne i8 %tmp_67, -1

]]></Node>
<StgValue><ssdm name="icmp_ln215_42"/></StgValue>
</operation>

<operation id="1663" st_id="68" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1483" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
vertex_writes_begin:462  %icmp_ln215_43 = icmp eq i23 %trunc_ln215_13, 0

]]></Node>
<StgValue><ssdm name="icmp_ln215_43"/></StgValue>
</operation>

<operation id="1664" st_id="68" stage="2" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1486" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
vertex_writes_begin:465  %tmp_68 = fcmp olt float %delta_12, %delta_13

]]></Node>
<StgValue><ssdm name="tmp_68"/></StgValue>
</operation>

<operation id="1665" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1490" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
vertex_writes_begin:469  %tmp_69 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_14, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_69"/></StgValue>
</operation>

<operation id="1666" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1491" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
vertex_writes_begin:470  %tmp_70 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_15, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_70"/></StgValue>
</operation>

<operation id="1667" st_id="68" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1492" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
vertex_writes_begin:471  %icmp_ln215_44 = icmp ne i8 %tmp_69, -1

]]></Node>
<StgValue><ssdm name="icmp_ln215_44"/></StgValue>
</operation>

<operation id="1668" st_id="68" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1493" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
vertex_writes_begin:472  %icmp_ln215_45 = icmp eq i23 %trunc_ln215_14, 0

]]></Node>
<StgValue><ssdm name="icmp_ln215_45"/></StgValue>
</operation>

<operation id="1669" st_id="68" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1495" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
vertex_writes_begin:474  %icmp_ln215_46 = icmp ne i8 %tmp_70, -1

]]></Node>
<StgValue><ssdm name="icmp_ln215_46"/></StgValue>
</operation>

<operation id="1670" st_id="68" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1496" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
vertex_writes_begin:475  %icmp_ln215_47 = icmp eq i23 %trunc_ln215_15, 0

]]></Node>
<StgValue><ssdm name="icmp_ln215_47"/></StgValue>
</operation>

<operation id="1671" st_id="68" stage="2" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1499" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
vertex_writes_begin:478  %tmp_71 = fcmp olt float %delta_14, %delta_15

]]></Node>
<StgValue><ssdm name="tmp_71"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="1672" st_id="69" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1305" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
vertex_writes_begin:284  %or_ln215 = or i1 %icmp_ln215_1, %icmp_ln215

]]></Node>
<StgValue><ssdm name="or_ln215"/></StgValue>
</operation>

<operation id="1673" st_id="69" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1308" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
vertex_writes_begin:287  %or_ln215_1 = or i1 %icmp_ln215_3, %icmp_ln215_2

]]></Node>
<StgValue><ssdm name="or_ln215_1"/></StgValue>
</operation>

<operation id="1674" st_id="69" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1309" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
vertex_writes_begin:288  %and_ln215 = and i1 %or_ln215, %or_ln215_1

]]></Node>
<StgValue><ssdm name="and_ln215"/></StgValue>
</operation>

<operation id="1675" st_id="69" stage="1" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1310" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
vertex_writes_begin:289  %tmp_38 = fcmp olt float %delta_0, %delta_1

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="1676" st_id="69" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1311" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
vertex_writes_begin:290  %and_ln215_1 = and i1 %and_ln215, %tmp_38

]]></Node>
<StgValue><ssdm name="and_ln215_1"/></StgValue>
</operation>

<operation id="1677" st_id="69" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1317" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
vertex_writes_begin:296  %or_ln215_2 = or i1 %icmp_ln215_5, %icmp_ln215_4

]]></Node>
<StgValue><ssdm name="or_ln215_2"/></StgValue>
</operation>

<operation id="1678" st_id="69" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1320" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
vertex_writes_begin:299  %or_ln215_3 = or i1 %icmp_ln215_7, %icmp_ln215_6

]]></Node>
<StgValue><ssdm name="or_ln215_3"/></StgValue>
</operation>

<operation id="1679" st_id="69" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1321" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
vertex_writes_begin:300  %and_ln215_2 = and i1 %or_ln215_2, %or_ln215_3

]]></Node>
<StgValue><ssdm name="and_ln215_2"/></StgValue>
</operation>

<operation id="1680" st_id="69" stage="1" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1322" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
vertex_writes_begin:301  %tmp_41 = fcmp olt float %delta_2, %delta_3

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="1681" st_id="69" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1323" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
vertex_writes_begin:302  %and_ln215_3 = and i1 %and_ln215_2, %tmp_41

]]></Node>
<StgValue><ssdm name="and_ln215_3"/></StgValue>
</operation>

<operation id="1682" st_id="69" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1354" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
vertex_writes_begin:333  %or_ln215_6 = or i1 %icmp_ln215_13, %icmp_ln215_12

]]></Node>
<StgValue><ssdm name="or_ln215_6"/></StgValue>
</operation>

<operation id="1683" st_id="69" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1357" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
vertex_writes_begin:336  %or_ln215_7 = or i1 %icmp_ln215_15, %icmp_ln215_14

]]></Node>
<StgValue><ssdm name="or_ln215_7"/></StgValue>
</operation>

<operation id="1684" st_id="69" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1358" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
vertex_writes_begin:337  %and_ln215_6 = and i1 %or_ln215_6, %or_ln215_7

]]></Node>
<StgValue><ssdm name="and_ln215_6"/></StgValue>
</operation>

<operation id="1685" st_id="69" stage="1" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1359" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
vertex_writes_begin:338  %tmp_47 = fcmp olt float %delta_4, %delta_5

]]></Node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="1686" st_id="69" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1360" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
vertex_writes_begin:339  %and_ln215_7 = and i1 %and_ln215_6, %tmp_47

]]></Node>
<StgValue><ssdm name="and_ln215_7"/></StgValue>
</operation>

<operation id="1687" st_id="69" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1367" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
vertex_writes_begin:346  %or_ln215_8 = or i1 %icmp_ln215_17, %icmp_ln215_16

]]></Node>
<StgValue><ssdm name="or_ln215_8"/></StgValue>
</operation>

<operation id="1688" st_id="69" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1370" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
vertex_writes_begin:349  %or_ln215_9 = or i1 %icmp_ln215_19, %icmp_ln215_18

]]></Node>
<StgValue><ssdm name="or_ln215_9"/></StgValue>
</operation>

<operation id="1689" st_id="69" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1371" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
vertex_writes_begin:350  %and_ln215_8 = and i1 %or_ln215_8, %or_ln215_9

]]></Node>
<StgValue><ssdm name="and_ln215_8"/></StgValue>
</operation>

<operation id="1690" st_id="69" stage="1" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1372" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
vertex_writes_begin:351  %tmp_50 = fcmp olt float %delta_6, %delta_7

]]></Node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="1691" st_id="69" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1373" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
vertex_writes_begin:352  %and_ln215_9 = and i1 %and_ln215_8, %tmp_50

]]></Node>
<StgValue><ssdm name="and_ln215_9"/></StgValue>
</operation>

<operation id="1692" st_id="69" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1433" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
vertex_writes_begin:412  %or_ln215_14 = or i1 %icmp_ln215_29, %icmp_ln215_28

]]></Node>
<StgValue><ssdm name="or_ln215_14"/></StgValue>
</operation>

<operation id="1693" st_id="69" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1436" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
vertex_writes_begin:415  %or_ln215_15 = or i1 %icmp_ln215_31, %icmp_ln215_30

]]></Node>
<StgValue><ssdm name="or_ln215_15"/></StgValue>
</operation>

<operation id="1694" st_id="69" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1437" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
vertex_writes_begin:416  %and_ln215_14 = and i1 %or_ln215_14, %or_ln215_15

]]></Node>
<StgValue><ssdm name="and_ln215_14"/></StgValue>
</operation>

<operation id="1695" st_id="69" stage="1" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1438" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
vertex_writes_begin:417  %tmp_59 = fcmp olt float %delta_8, %delta_9

]]></Node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>

<operation id="1696" st_id="69" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1439" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
vertex_writes_begin:418  %and_ln215_15 = and i1 %and_ln215_14, %tmp_59

]]></Node>
<StgValue><ssdm name="and_ln215_15"/></StgValue>
</operation>

<operation id="1697" st_id="69" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1446" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
vertex_writes_begin:425  %or_ln215_16 = or i1 %icmp_ln215_33, %icmp_ln215_32

]]></Node>
<StgValue><ssdm name="or_ln215_16"/></StgValue>
</operation>

<operation id="1698" st_id="69" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1449" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
vertex_writes_begin:428  %or_ln215_17 = or i1 %icmp_ln215_35, %icmp_ln215_34

]]></Node>
<StgValue><ssdm name="or_ln215_17"/></StgValue>
</operation>

<operation id="1699" st_id="69" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1450" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
vertex_writes_begin:429  %and_ln215_16 = and i1 %or_ln215_16, %or_ln215_17

]]></Node>
<StgValue><ssdm name="and_ln215_16"/></StgValue>
</operation>

<operation id="1700" st_id="69" stage="1" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1451" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
vertex_writes_begin:430  %tmp_62 = fcmp olt float %delta_10, %delta_11

]]></Node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>

<operation id="1701" st_id="69" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1452" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
vertex_writes_begin:431  %and_ln215_17 = and i1 %and_ln215_16, %tmp_62

]]></Node>
<StgValue><ssdm name="and_ln215_17"/></StgValue>
</operation>

<operation id="1702" st_id="69" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1481" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
vertex_writes_begin:460  %or_ln215_20 = or i1 %icmp_ln215_41, %icmp_ln215_40

]]></Node>
<StgValue><ssdm name="or_ln215_20"/></StgValue>
</operation>

<operation id="1703" st_id="69" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1484" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
vertex_writes_begin:463  %or_ln215_21 = or i1 %icmp_ln215_43, %icmp_ln215_42

]]></Node>
<StgValue><ssdm name="or_ln215_21"/></StgValue>
</operation>

<operation id="1704" st_id="69" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1485" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
vertex_writes_begin:464  %and_ln215_20 = and i1 %or_ln215_20, %or_ln215_21

]]></Node>
<StgValue><ssdm name="and_ln215_20"/></StgValue>
</operation>

<operation id="1705" st_id="69" stage="1" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1486" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
vertex_writes_begin:465  %tmp_68 = fcmp olt float %delta_12, %delta_13

]]></Node>
<StgValue><ssdm name="tmp_68"/></StgValue>
</operation>

<operation id="1706" st_id="69" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1487" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
vertex_writes_begin:466  %and_ln215_21 = and i1 %and_ln215_20, %tmp_68

]]></Node>
<StgValue><ssdm name="and_ln215_21"/></StgValue>
</operation>

<operation id="1707" st_id="69" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1494" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
vertex_writes_begin:473  %or_ln215_22 = or i1 %icmp_ln215_45, %icmp_ln215_44

]]></Node>
<StgValue><ssdm name="or_ln215_22"/></StgValue>
</operation>

<operation id="1708" st_id="69" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1497" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
vertex_writes_begin:476  %or_ln215_23 = or i1 %icmp_ln215_47, %icmp_ln215_46

]]></Node>
<StgValue><ssdm name="or_ln215_23"/></StgValue>
</operation>

<operation id="1709" st_id="69" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1498" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
vertex_writes_begin:477  %and_ln215_22 = and i1 %or_ln215_22, %or_ln215_23

]]></Node>
<StgValue><ssdm name="and_ln215_22"/></StgValue>
</operation>

<operation id="1710" st_id="69" stage="1" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1499" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
vertex_writes_begin:478  %tmp_71 = fcmp olt float %delta_14, %delta_15

]]></Node>
<StgValue><ssdm name="tmp_71"/></StgValue>
</operation>

<operation id="1711" st_id="69" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1500" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
vertex_writes_begin:479  %and_ln215_23 = and i1 %and_ln215_22, %tmp_71

]]></Node>
<StgValue><ssdm name="and_ln215_23"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="1712" st_id="70" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1312" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
vertex_writes_begin:291  %select_ln85 = select i1 %and_ln215_1, float %delta_1, float %delta_0

]]></Node>
<StgValue><ssdm name="select_ln85"/></StgValue>
</operation>

<operation id="1713" st_id="70" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1325" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
vertex_writes_begin:304  %select_ln85_2 = select i1 %and_ln215_3, float %delta_3, float %delta_2

]]></Node>
<StgValue><ssdm name="select_ln85_2"/></StgValue>
</operation>

<operation id="1714" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1326" bw="32" op_0_bw="32">
<![CDATA[
vertex_writes_begin:305  %bitcast_ln215 = bitcast float %select_ln85 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln215"/></StgValue>
</operation>

<operation id="1715" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1327" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
vertex_writes_begin:306  %tmp_42 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln215, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="1716" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1328" bw="23" op_0_bw="32">
<![CDATA[
vertex_writes_begin:307  %trunc_ln215_16 = trunc i32 %bitcast_ln215 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln215_16"/></StgValue>
</operation>

<operation id="1717" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1329" bw="32" op_0_bw="32">
<![CDATA[
vertex_writes_begin:308  %bitcast_ln215_1 = bitcast float %select_ln85_2 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln215_1"/></StgValue>
</operation>

<operation id="1718" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1330" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
vertex_writes_begin:309  %tmp_43 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln215_1, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="1719" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1331" bw="23" op_0_bw="32">
<![CDATA[
vertex_writes_begin:310  %trunc_ln215_17 = trunc i32 %bitcast_ln215_1 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln215_17"/></StgValue>
</operation>

<operation id="1720" st_id="70" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1332" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
vertex_writes_begin:311  %icmp_ln215_8 = icmp ne i8 %tmp_42, -1

]]></Node>
<StgValue><ssdm name="icmp_ln215_8"/></StgValue>
</operation>

<operation id="1721" st_id="70" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1333" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
vertex_writes_begin:312  %icmp_ln215_9 = icmp eq i23 %trunc_ln215_16, 0

]]></Node>
<StgValue><ssdm name="icmp_ln215_9"/></StgValue>
</operation>

<operation id="1722" st_id="70" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1335" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
vertex_writes_begin:314  %icmp_ln215_10 = icmp ne i8 %tmp_43, -1

]]></Node>
<StgValue><ssdm name="icmp_ln215_10"/></StgValue>
</operation>

<operation id="1723" st_id="70" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1336" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
vertex_writes_begin:315  %icmp_ln215_11 = icmp eq i23 %trunc_ln215_17, 0

]]></Node>
<StgValue><ssdm name="icmp_ln215_11"/></StgValue>
</operation>

<operation id="1724" st_id="70" stage="2" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1339" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
vertex_writes_begin:318  %tmp_44 = fcmp olt float %select_ln85, %select_ln85_2

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="1725" st_id="70" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1362" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
vertex_writes_begin:341  %select_ln85_8 = select i1 %and_ln215_7, float %delta_5, float %delta_4

]]></Node>
<StgValue><ssdm name="select_ln85_8"/></StgValue>
</operation>

<operation id="1726" st_id="70" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1375" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
vertex_writes_begin:354  %select_ln85_10 = select i1 %and_ln215_9, float %delta_7, float %delta_6

]]></Node>
<StgValue><ssdm name="select_ln85_10"/></StgValue>
</operation>

<operation id="1727" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1376" bw="32" op_0_bw="32">
<![CDATA[
vertex_writes_begin:355  %bitcast_ln215_2 = bitcast float %select_ln85_8 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln215_2"/></StgValue>
</operation>

<operation id="1728" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1377" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
vertex_writes_begin:356  %tmp_51 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln215_2, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="1729" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1378" bw="23" op_0_bw="32">
<![CDATA[
vertex_writes_begin:357  %trunc_ln215_18 = trunc i32 %bitcast_ln215_2 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln215_18"/></StgValue>
</operation>

<operation id="1730" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1379" bw="32" op_0_bw="32">
<![CDATA[
vertex_writes_begin:358  %bitcast_ln215_3 = bitcast float %select_ln85_10 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln215_3"/></StgValue>
</operation>

<operation id="1731" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1380" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
vertex_writes_begin:359  %tmp_52 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln215_3, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="1732" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1381" bw="23" op_0_bw="32">
<![CDATA[
vertex_writes_begin:360  %trunc_ln215_19 = trunc i32 %bitcast_ln215_3 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln215_19"/></StgValue>
</operation>

<operation id="1733" st_id="70" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1382" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
vertex_writes_begin:361  %icmp_ln215_20 = icmp ne i8 %tmp_51, -1

]]></Node>
<StgValue><ssdm name="icmp_ln215_20"/></StgValue>
</operation>

<operation id="1734" st_id="70" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1383" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
vertex_writes_begin:362  %icmp_ln215_21 = icmp eq i23 %trunc_ln215_18, 0

]]></Node>
<StgValue><ssdm name="icmp_ln215_21"/></StgValue>
</operation>

<operation id="1735" st_id="70" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1385" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
vertex_writes_begin:364  %icmp_ln215_22 = icmp ne i8 %tmp_52, -1

]]></Node>
<StgValue><ssdm name="icmp_ln215_22"/></StgValue>
</operation>

<operation id="1736" st_id="70" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1386" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
vertex_writes_begin:365  %icmp_ln215_23 = icmp eq i23 %trunc_ln215_19, 0

]]></Node>
<StgValue><ssdm name="icmp_ln215_23"/></StgValue>
</operation>

<operation id="1737" st_id="70" stage="2" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1389" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
vertex_writes_begin:368  %tmp_53 = fcmp olt float %select_ln85_8, %select_ln85_10

]]></Node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="1738" st_id="70" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1441" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
vertex_writes_begin:420  %select_ln85_18 = select i1 %and_ln215_15, float %delta_9, float %delta_8

]]></Node>
<StgValue><ssdm name="select_ln85_18"/></StgValue>
</operation>

<operation id="1739" st_id="70" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1454" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
vertex_writes_begin:433  %select_ln85_19 = select i1 %and_ln215_17, float %delta_11, float %delta_10

]]></Node>
<StgValue><ssdm name="select_ln85_19"/></StgValue>
</operation>

<operation id="1740" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1455" bw="32" op_0_bw="32">
<![CDATA[
vertex_writes_begin:434  %bitcast_ln215_6 = bitcast float %select_ln85_18 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln215_6"/></StgValue>
</operation>

<operation id="1741" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1456" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
vertex_writes_begin:435  %tmp_63 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln215_6, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>

<operation id="1742" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1457" bw="23" op_0_bw="32">
<![CDATA[
vertex_writes_begin:436  %trunc_ln215_22 = trunc i32 %bitcast_ln215_6 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln215_22"/></StgValue>
</operation>

<operation id="1743" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1458" bw="32" op_0_bw="32">
<![CDATA[
vertex_writes_begin:437  %bitcast_ln215_7 = bitcast float %select_ln85_19 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln215_7"/></StgValue>
</operation>

<operation id="1744" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1459" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
vertex_writes_begin:438  %tmp_64 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln215_7, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_64"/></StgValue>
</operation>

<operation id="1745" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1460" bw="23" op_0_bw="32">
<![CDATA[
vertex_writes_begin:439  %trunc_ln215_23 = trunc i32 %bitcast_ln215_7 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln215_23"/></StgValue>
</operation>

<operation id="1746" st_id="70" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1461" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
vertex_writes_begin:440  %icmp_ln215_36 = icmp ne i8 %tmp_63, -1

]]></Node>
<StgValue><ssdm name="icmp_ln215_36"/></StgValue>
</operation>

<operation id="1747" st_id="70" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1462" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
vertex_writes_begin:441  %icmp_ln215_37 = icmp eq i23 %trunc_ln215_22, 0

]]></Node>
<StgValue><ssdm name="icmp_ln215_37"/></StgValue>
</operation>

<operation id="1748" st_id="70" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1464" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
vertex_writes_begin:443  %icmp_ln215_38 = icmp ne i8 %tmp_64, -1

]]></Node>
<StgValue><ssdm name="icmp_ln215_38"/></StgValue>
</operation>

<operation id="1749" st_id="70" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1465" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
vertex_writes_begin:444  %icmp_ln215_39 = icmp eq i23 %trunc_ln215_23, 0

]]></Node>
<StgValue><ssdm name="icmp_ln215_39"/></StgValue>
</operation>

<operation id="1750" st_id="70" stage="2" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1468" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
vertex_writes_begin:447  %tmp_65 = fcmp olt float %select_ln85_18, %select_ln85_19

]]></Node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>

<operation id="1751" st_id="70" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1489" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
vertex_writes_begin:468  %select_ln85_20 = select i1 %and_ln215_21, float %delta_13, float %delta_12

]]></Node>
<StgValue><ssdm name="select_ln85_20"/></StgValue>
</operation>

<operation id="1752" st_id="70" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1502" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
vertex_writes_begin:481  %select_ln85_21 = select i1 %and_ln215_23, float %delta_15, float %delta_14

]]></Node>
<StgValue><ssdm name="select_ln85_21"/></StgValue>
</operation>

<operation id="1753" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1503" bw="32" op_0_bw="32">
<![CDATA[
vertex_writes_begin:482  %bitcast_ln215_8 = bitcast float %select_ln85_20 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln215_8"/></StgValue>
</operation>

<operation id="1754" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1504" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
vertex_writes_begin:483  %tmp_72 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln215_8, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_72"/></StgValue>
</operation>

<operation id="1755" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1505" bw="23" op_0_bw="32">
<![CDATA[
vertex_writes_begin:484  %trunc_ln215_24 = trunc i32 %bitcast_ln215_8 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln215_24"/></StgValue>
</operation>

<operation id="1756" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1506" bw="32" op_0_bw="32">
<![CDATA[
vertex_writes_begin:485  %bitcast_ln215_9 = bitcast float %select_ln85_21 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln215_9"/></StgValue>
</operation>

<operation id="1757" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1507" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
vertex_writes_begin:486  %tmp_73 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln215_9, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_73"/></StgValue>
</operation>

<operation id="1758" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1508" bw="23" op_0_bw="32">
<![CDATA[
vertex_writes_begin:487  %trunc_ln215_25 = trunc i32 %bitcast_ln215_9 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln215_25"/></StgValue>
</operation>

<operation id="1759" st_id="70" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1509" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
vertex_writes_begin:488  %icmp_ln215_48 = icmp ne i8 %tmp_72, -1

]]></Node>
<StgValue><ssdm name="icmp_ln215_48"/></StgValue>
</operation>

<operation id="1760" st_id="70" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1510" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
vertex_writes_begin:489  %icmp_ln215_49 = icmp eq i23 %trunc_ln215_24, 0

]]></Node>
<StgValue><ssdm name="icmp_ln215_49"/></StgValue>
</operation>

<operation id="1761" st_id="70" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1512" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
vertex_writes_begin:491  %icmp_ln215_50 = icmp ne i8 %tmp_73, -1

]]></Node>
<StgValue><ssdm name="icmp_ln215_50"/></StgValue>
</operation>

<operation id="1762" st_id="70" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1513" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
vertex_writes_begin:492  %icmp_ln215_51 = icmp eq i23 %trunc_ln215_25, 0

]]></Node>
<StgValue><ssdm name="icmp_ln215_51"/></StgValue>
</operation>

<operation id="1763" st_id="70" stage="2" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1516" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
vertex_writes_begin:495  %tmp_74 = fcmp olt float %select_ln85_20, %select_ln85_21

]]></Node>
<StgValue><ssdm name="tmp_74"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="1764" st_id="71" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1324" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
vertex_writes_begin:303  %select_ln85_1 = select i1 %and_ln215_3, i2 -1, i2 -2

]]></Node>
<StgValue><ssdm name="select_ln85_1"/></StgValue>
</operation>

<operation id="1765" st_id="71" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1334" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
vertex_writes_begin:313  %or_ln215_4 = or i1 %icmp_ln215_9, %icmp_ln215_8

]]></Node>
<StgValue><ssdm name="or_ln215_4"/></StgValue>
</operation>

<operation id="1766" st_id="71" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1337" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
vertex_writes_begin:316  %or_ln215_5 = or i1 %icmp_ln215_11, %icmp_ln215_10

]]></Node>
<StgValue><ssdm name="or_ln215_5"/></StgValue>
</operation>

<operation id="1767" st_id="71" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1338" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
vertex_writes_begin:317  %and_ln215_4 = and i1 %or_ln215_4, %or_ln215_5

]]></Node>
<StgValue><ssdm name="and_ln215_4"/></StgValue>
</operation>

<operation id="1768" st_id="71" stage="1" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1339" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
vertex_writes_begin:318  %tmp_44 = fcmp olt float %select_ln85, %select_ln85_2

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="1769" st_id="71" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1340" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
vertex_writes_begin:319  %and_ln215_5 = and i1 %and_ln215_4, %tmp_44

]]></Node>
<StgValue><ssdm name="and_ln215_5"/></StgValue>
</operation>

<operation id="1770" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1341" bw="2" op_0_bw="1">
<![CDATA[
vertex_writes_begin:320  %zext_ln85 = zext i1 %and_ln215_1 to i2

]]></Node>
<StgValue><ssdm name="zext_ln85"/></StgValue>
</operation>

<operation id="1771" st_id="71" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1342" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
vertex_writes_begin:321  %select_ln85_3 = select i1 %and_ln215_5, i2 %select_ln85_1, i2 %zext_ln85

]]></Node>
<StgValue><ssdm name="select_ln85_3"/></StgValue>
</operation>

<operation id="1772" st_id="71" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1384" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
vertex_writes_begin:363  %or_ln215_10 = or i1 %icmp_ln215_21, %icmp_ln215_20

]]></Node>
<StgValue><ssdm name="or_ln215_10"/></StgValue>
</operation>

<operation id="1773" st_id="71" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1387" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
vertex_writes_begin:366  %or_ln215_11 = or i1 %icmp_ln215_23, %icmp_ln215_22

]]></Node>
<StgValue><ssdm name="or_ln215_11"/></StgValue>
</operation>

<operation id="1774" st_id="71" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1388" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
vertex_writes_begin:367  %and_ln215_10 = and i1 %or_ln215_10, %or_ln215_11

]]></Node>
<StgValue><ssdm name="and_ln215_10"/></StgValue>
</operation>

<operation id="1775" st_id="71" stage="1" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1389" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
vertex_writes_begin:368  %tmp_53 = fcmp olt float %select_ln85_8, %select_ln85_10

]]></Node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="1776" st_id="71" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1390" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
vertex_writes_begin:369  %and_ln215_11 = and i1 %and_ln215_10, %tmp_53

]]></Node>
<StgValue><ssdm name="and_ln215_11"/></StgValue>
</operation>

<operation id="1777" st_id="71" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1463" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
vertex_writes_begin:442  %or_ln215_18 = or i1 %icmp_ln215_37, %icmp_ln215_36

]]></Node>
<StgValue><ssdm name="or_ln215_18"/></StgValue>
</operation>

<operation id="1778" st_id="71" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1466" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
vertex_writes_begin:445  %or_ln215_19 = or i1 %icmp_ln215_39, %icmp_ln215_38

]]></Node>
<StgValue><ssdm name="or_ln215_19"/></StgValue>
</operation>

<operation id="1779" st_id="71" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1467" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
vertex_writes_begin:446  %and_ln215_18 = and i1 %or_ln215_18, %or_ln215_19

]]></Node>
<StgValue><ssdm name="and_ln215_18"/></StgValue>
</operation>

<operation id="1780" st_id="71" stage="1" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1468" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
vertex_writes_begin:447  %tmp_65 = fcmp olt float %select_ln85_18, %select_ln85_19

]]></Node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>

<operation id="1781" st_id="71" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1469" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
vertex_writes_begin:448  %and_ln215_19 = and i1 %and_ln215_18, %tmp_65

]]></Node>
<StgValue><ssdm name="and_ln215_19"/></StgValue>
</operation>

<operation id="1782" st_id="71" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1511" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
vertex_writes_begin:490  %or_ln215_24 = or i1 %icmp_ln215_49, %icmp_ln215_48

]]></Node>
<StgValue><ssdm name="or_ln215_24"/></StgValue>
</operation>

<operation id="1783" st_id="71" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1514" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
vertex_writes_begin:493  %or_ln215_25 = or i1 %icmp_ln215_51, %icmp_ln215_50

]]></Node>
<StgValue><ssdm name="or_ln215_25"/></StgValue>
</operation>

<operation id="1784" st_id="71" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1515" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
vertex_writes_begin:494  %and_ln215_24 = and i1 %or_ln215_24, %or_ln215_25

]]></Node>
<StgValue><ssdm name="and_ln215_24"/></StgValue>
</operation>

<operation id="1785" st_id="71" stage="1" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1516" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
vertex_writes_begin:495  %tmp_74 = fcmp olt float %select_ln85_20, %select_ln85_21

]]></Node>
<StgValue><ssdm name="tmp_74"/></StgValue>
</operation>

<operation id="1786" st_id="71" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1517" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
vertex_writes_begin:496  %and_ln215_25 = and i1 %and_ln215_24, %tmp_74

]]></Node>
<StgValue><ssdm name="and_ln215_25"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="1787" st_id="72" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1344" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
vertex_writes_begin:323  %icmp_ln85 = icmp eq i2 %select_ln85_3, 0

]]></Node>
<StgValue><ssdm name="icmp_ln85"/></StgValue>
</operation>

<operation id="1788" st_id="72" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1345" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
vertex_writes_begin:324  %select_ln85_4 = select i1 %icmp_ln85, float %delta_0, float %delta_3

]]></Node>
<StgValue><ssdm name="select_ln85_4"/></StgValue>
</operation>

<operation id="1789" st_id="72" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1346" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
vertex_writes_begin:325  %icmp_ln85_1 = icmp eq i2 %select_ln85_3, 1

]]></Node>
<StgValue><ssdm name="icmp_ln85_1"/></StgValue>
</operation>

<operation id="1790" st_id="72" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1347" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
vertex_writes_begin:326  %select_ln85_5 = select i1 %icmp_ln85_1, float %delta_1, float %select_ln85_4

]]></Node>
<StgValue><ssdm name="select_ln85_5"/></StgValue>
</operation>

<operation id="1791" st_id="72" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1348" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
vertex_writes_begin:327  %icmp_ln85_2 = icmp eq i2 %select_ln85_3, -2

]]></Node>
<StgValue><ssdm name="icmp_ln85_2"/></StgValue>
</operation>

<operation id="1792" st_id="72" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1349" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
vertex_writes_begin:328  %select_ln85_6 = select i1 %icmp_ln85_2, float %delta_2, float %select_ln85_5

]]></Node>
<StgValue><ssdm name="select_ln85_6"/></StgValue>
</operation>

<operation id="1793" st_id="72" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
<literal name="and_ln215_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1361" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
vertex_writes_begin:340  %select_ln85_7 = select i1 %and_ln215_7, i3 -3, i3 -4

]]></Node>
<StgValue><ssdm name="select_ln85_7"/></StgValue>
</operation>

<operation id="1794" st_id="72" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
<literal name="and_ln215_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1374" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
vertex_writes_begin:353  %select_ln85_9 = select i1 %and_ln215_9, i3 -1, i3 -2

]]></Node>
<StgValue><ssdm name="select_ln85_9"/></StgValue>
</operation>

<operation id="1795" st_id="72" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1391" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
vertex_writes_begin:370  %select_ln85_11 = select i1 %and_ln215_11, i3 %select_ln85_9, i3 %select_ln85_7

]]></Node>
<StgValue><ssdm name="select_ln85_11"/></StgValue>
</operation>

<operation id="1796" st_id="72" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1392" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
vertex_writes_begin:371  %icmp_ln85_3 = icmp eq i3 %select_ln85_11, -4

]]></Node>
<StgValue><ssdm name="icmp_ln85_3"/></StgValue>
</operation>

<operation id="1797" st_id="72" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1393" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
vertex_writes_begin:372  %select_ln85_12 = select i1 %icmp_ln85_3, float %delta_4, float %delta_7

]]></Node>
<StgValue><ssdm name="select_ln85_12"/></StgValue>
</operation>

<operation id="1798" st_id="72" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1394" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
vertex_writes_begin:373  %icmp_ln85_4 = icmp eq i3 %select_ln85_11, -3

]]></Node>
<StgValue><ssdm name="icmp_ln85_4"/></StgValue>
</operation>

<operation id="1799" st_id="72" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1395" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
vertex_writes_begin:374  %select_ln85_13 = select i1 %icmp_ln85_4, float %delta_5, float %select_ln85_12

]]></Node>
<StgValue><ssdm name="select_ln85_13"/></StgValue>
</operation>

<operation id="1800" st_id="72" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1396" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
vertex_writes_begin:375  %icmp_ln85_5 = icmp eq i3 %select_ln85_11, -2

]]></Node>
<StgValue><ssdm name="icmp_ln85_5"/></StgValue>
</operation>

<operation id="1801" st_id="72" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1397" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
vertex_writes_begin:376  %select_ln85_14 = select i1 %icmp_ln85_5, float %delta_6, float %select_ln85_13

]]></Node>
<StgValue><ssdm name="select_ln85_14"/></StgValue>
</operation>

<operation id="1802" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1398" bw="32" op_0_bw="32">
<![CDATA[
vertex_writes_begin:377  %bitcast_ln215_4 = bitcast float %select_ln85_6 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln215_4"/></StgValue>
</operation>

<operation id="1803" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1399" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
vertex_writes_begin:378  %tmp_54 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln215_4, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="1804" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1400" bw="23" op_0_bw="32">
<![CDATA[
vertex_writes_begin:379  %trunc_ln215_20 = trunc i32 %bitcast_ln215_4 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln215_20"/></StgValue>
</operation>

<operation id="1805" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1401" bw="32" op_0_bw="32">
<![CDATA[
vertex_writes_begin:380  %bitcast_ln215_5 = bitcast float %select_ln85_14 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln215_5"/></StgValue>
</operation>

<operation id="1806" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1402" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
vertex_writes_begin:381  %tmp_55 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln215_5, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="1807" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1403" bw="23" op_0_bw="32">
<![CDATA[
vertex_writes_begin:382  %trunc_ln215_21 = trunc i32 %bitcast_ln215_5 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln215_21"/></StgValue>
</operation>

<operation id="1808" st_id="72" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1404" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
vertex_writes_begin:383  %icmp_ln215_24 = icmp ne i8 %tmp_54, -1

]]></Node>
<StgValue><ssdm name="icmp_ln215_24"/></StgValue>
</operation>

<operation id="1809" st_id="72" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1405" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
vertex_writes_begin:384  %icmp_ln215_25 = icmp eq i23 %trunc_ln215_20, 0

]]></Node>
<StgValue><ssdm name="icmp_ln215_25"/></StgValue>
</operation>

<operation id="1810" st_id="72" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1407" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
vertex_writes_begin:386  %icmp_ln215_26 = icmp ne i8 %tmp_55, -1

]]></Node>
<StgValue><ssdm name="icmp_ln215_26"/></StgValue>
</operation>

<operation id="1811" st_id="72" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1408" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
vertex_writes_begin:387  %icmp_ln215_27 = icmp eq i23 %trunc_ln215_21, 0

]]></Node>
<StgValue><ssdm name="icmp_ln215_27"/></StgValue>
</operation>

<operation id="1812" st_id="72" stage="2" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1411" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
vertex_writes_begin:390  %tmp_56 = fcmp olt float %select_ln85_6, %select_ln85_14

]]></Node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="1813" st_id="72" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
<literal name="and_ln215_19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1440" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
vertex_writes_begin:419  %select_ln85_27 = select i1 %and_ln215_15, i4 -7, i4 -8

]]></Node>
<StgValue><ssdm name="select_ln85_27"/></StgValue>
</operation>

<operation id="1814" st_id="72" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
<literal name="and_ln215_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1453" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
vertex_writes_begin:432  %select_ln85_28 = select i1 %and_ln215_17, i4 -5, i4 -6

]]></Node>
<StgValue><ssdm name="select_ln85_28"/></StgValue>
</operation>

<operation id="1815" st_id="72" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1470" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
vertex_writes_begin:449  %select_ln85_29 = select i1 %and_ln215_19, i4 %select_ln85_28, i4 %select_ln85_27

]]></Node>
<StgValue><ssdm name="select_ln85_29"/></StgValue>
</operation>

<operation id="1816" st_id="72" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1471" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
vertex_writes_begin:450  %icmp_ln85_13 = icmp eq i4 %select_ln85_29, -8

]]></Node>
<StgValue><ssdm name="icmp_ln85_13"/></StgValue>
</operation>

<operation id="1817" st_id="72" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1472" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
vertex_writes_begin:451  %select_ln85_30 = select i1 %icmp_ln85_13, float %delta_8, float %delta_11

]]></Node>
<StgValue><ssdm name="select_ln85_30"/></StgValue>
</operation>

<operation id="1818" st_id="72" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1473" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
vertex_writes_begin:452  %icmp_ln85_14 = icmp eq i4 %select_ln85_29, -7

]]></Node>
<StgValue><ssdm name="icmp_ln85_14"/></StgValue>
</operation>

<operation id="1819" st_id="72" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1474" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
vertex_writes_begin:453  %select_ln85_31 = select i1 %icmp_ln85_14, float %delta_9, float %select_ln85_30

]]></Node>
<StgValue><ssdm name="select_ln85_31"/></StgValue>
</operation>

<operation id="1820" st_id="72" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1475" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
vertex_writes_begin:454  %icmp_ln85_15 = icmp eq i4 %select_ln85_29, -6

]]></Node>
<StgValue><ssdm name="icmp_ln85_15"/></StgValue>
</operation>

<operation id="1821" st_id="72" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1476" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
vertex_writes_begin:455  %select_ln85_32 = select i1 %icmp_ln85_15, float %delta_10, float %select_ln85_31

]]></Node>
<StgValue><ssdm name="select_ln85_32"/></StgValue>
</operation>

<operation id="1822" st_id="72" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
<literal name="and_ln215_25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1488" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
vertex_writes_begin:467  %select_ln85_33 = select i1 %and_ln215_21, i3 -3, i3 -4

]]></Node>
<StgValue><ssdm name="select_ln85_33"/></StgValue>
</operation>

<operation id="1823" st_id="72" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
<literal name="and_ln215_25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1501" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
vertex_writes_begin:480  %select_ln85_34 = select i1 %and_ln215_23, i3 -1, i3 -2

]]></Node>
<StgValue><ssdm name="select_ln85_34"/></StgValue>
</operation>

<operation id="1824" st_id="72" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1518" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
vertex_writes_begin:497  %select_ln85_35 = select i1 %and_ln215_25, i3 %select_ln85_34, i3 %select_ln85_33

]]></Node>
<StgValue><ssdm name="select_ln85_35"/></StgValue>
</operation>

<operation id="1825" st_id="72" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1520" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
vertex_writes_begin:499  %icmp_ln85_16 = icmp eq i3 %select_ln85_35, -4

]]></Node>
<StgValue><ssdm name="icmp_ln85_16"/></StgValue>
</operation>

<operation id="1826" st_id="72" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1521" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
vertex_writes_begin:500  %select_ln85_36 = select i1 %icmp_ln85_16, float %delta_12, float %delta_15

]]></Node>
<StgValue><ssdm name="select_ln85_36"/></StgValue>
</operation>

<operation id="1827" st_id="72" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1522" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
vertex_writes_begin:501  %icmp_ln85_17 = icmp eq i3 %select_ln85_35, -3

]]></Node>
<StgValue><ssdm name="icmp_ln85_17"/></StgValue>
</operation>

<operation id="1828" st_id="72" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1523" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
vertex_writes_begin:502  %select_ln85_37 = select i1 %icmp_ln85_17, float %delta_13, float %select_ln85_36

]]></Node>
<StgValue><ssdm name="select_ln85_37"/></StgValue>
</operation>

<operation id="1829" st_id="72" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1524" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
vertex_writes_begin:503  %icmp_ln85_18 = icmp eq i3 %select_ln85_35, -2

]]></Node>
<StgValue><ssdm name="icmp_ln85_18"/></StgValue>
</operation>

<operation id="1830" st_id="72" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1525" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
vertex_writes_begin:504  %select_ln85_38 = select i1 %icmp_ln85_18, float %delta_14, float %select_ln85_37

]]></Node>
<StgValue><ssdm name="select_ln85_38"/></StgValue>
</operation>

<operation id="1831" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1526" bw="32" op_0_bw="32">
<![CDATA[
vertex_writes_begin:505  %bitcast_ln215_10 = bitcast float %select_ln85_32 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln215_10"/></StgValue>
</operation>

<operation id="1832" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1527" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
vertex_writes_begin:506  %tmp_75 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln215_10, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_75"/></StgValue>
</operation>

<operation id="1833" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1528" bw="23" op_0_bw="32">
<![CDATA[
vertex_writes_begin:507  %trunc_ln215_26 = trunc i32 %bitcast_ln215_10 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln215_26"/></StgValue>
</operation>

<operation id="1834" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1529" bw="32" op_0_bw="32">
<![CDATA[
vertex_writes_begin:508  %bitcast_ln215_11 = bitcast float %select_ln85_38 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln215_11"/></StgValue>
</operation>

<operation id="1835" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1530" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
vertex_writes_begin:509  %tmp_76 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln215_11, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_76"/></StgValue>
</operation>

<operation id="1836" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1531" bw="23" op_0_bw="32">
<![CDATA[
vertex_writes_begin:510  %trunc_ln215_27 = trunc i32 %bitcast_ln215_11 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln215_27"/></StgValue>
</operation>

<operation id="1837" st_id="72" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1532" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
vertex_writes_begin:511  %icmp_ln215_52 = icmp ne i8 %tmp_75, -1

]]></Node>
<StgValue><ssdm name="icmp_ln215_52"/></StgValue>
</operation>

<operation id="1838" st_id="72" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1533" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
vertex_writes_begin:512  %icmp_ln215_53 = icmp eq i23 %trunc_ln215_26, 0

]]></Node>
<StgValue><ssdm name="icmp_ln215_53"/></StgValue>
</operation>

<operation id="1839" st_id="72" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1535" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
vertex_writes_begin:514  %icmp_ln215_54 = icmp ne i8 %tmp_76, -1

]]></Node>
<StgValue><ssdm name="icmp_ln215_54"/></StgValue>
</operation>

<operation id="1840" st_id="72" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1536" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
vertex_writes_begin:515  %icmp_ln215_55 = icmp eq i23 %trunc_ln215_27, 0

]]></Node>
<StgValue><ssdm name="icmp_ln215_55"/></StgValue>
</operation>

<operation id="1841" st_id="72" stage="2" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1539" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
vertex_writes_begin:518  %tmp_77 = fcmp olt float %select_ln85_32, %select_ln85_38

]]></Node>
<StgValue><ssdm name="tmp_77"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="1842" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1343" bw="3" op_0_bw="2">
<![CDATA[
vertex_writes_begin:322  %zext_ln85_1 = zext i2 %select_ln85_3 to i3

]]></Node>
<StgValue><ssdm name="zext_ln85_1"/></StgValue>
</operation>

<operation id="1843" st_id="73" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1406" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
vertex_writes_begin:385  %or_ln215_12 = or i1 %icmp_ln215_25, %icmp_ln215_24

]]></Node>
<StgValue><ssdm name="or_ln215_12"/></StgValue>
</operation>

<operation id="1844" st_id="73" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1409" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
vertex_writes_begin:388  %or_ln215_13 = or i1 %icmp_ln215_27, %icmp_ln215_26

]]></Node>
<StgValue><ssdm name="or_ln215_13"/></StgValue>
</operation>

<operation id="1845" st_id="73" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1410" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
vertex_writes_begin:389  %and_ln215_12 = and i1 %or_ln215_12, %or_ln215_13

]]></Node>
<StgValue><ssdm name="and_ln215_12"/></StgValue>
</operation>

<operation id="1846" st_id="73" stage="1" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1411" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
vertex_writes_begin:390  %tmp_56 = fcmp olt float %select_ln85_6, %select_ln85_14

]]></Node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="1847" st_id="73" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1412" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
vertex_writes_begin:391  %and_ln215_13 = and i1 %and_ln215_12, %tmp_56

]]></Node>
<StgValue><ssdm name="and_ln215_13"/></StgValue>
</operation>

<operation id="1848" st_id="73" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1413" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
vertex_writes_begin:392  %select_ln85_15 = select i1 %and_ln215_13, i3 %select_ln85_11, i3 %zext_ln85_1

]]></Node>
<StgValue><ssdm name="select_ln85_15"/></StgValue>
</operation>

<operation id="1849" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1519" bw="4" op_0_bw="3">
<![CDATA[
vertex_writes_begin:498  %sext_ln85 = sext i3 %select_ln85_35 to i4

]]></Node>
<StgValue><ssdm name="sext_ln85"/></StgValue>
</operation>

<operation id="1850" st_id="73" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1534" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
vertex_writes_begin:513  %or_ln215_26 = or i1 %icmp_ln215_53, %icmp_ln215_52

]]></Node>
<StgValue><ssdm name="or_ln215_26"/></StgValue>
</operation>

<operation id="1851" st_id="73" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1537" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
vertex_writes_begin:516  %or_ln215_27 = or i1 %icmp_ln215_55, %icmp_ln215_54

]]></Node>
<StgValue><ssdm name="or_ln215_27"/></StgValue>
</operation>

<operation id="1852" st_id="73" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1538" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
vertex_writes_begin:517  %and_ln215_26 = and i1 %or_ln215_26, %or_ln215_27

]]></Node>
<StgValue><ssdm name="and_ln215_26"/></StgValue>
</operation>

<operation id="1853" st_id="73" stage="1" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1539" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
vertex_writes_begin:518  %tmp_77 = fcmp olt float %select_ln85_32, %select_ln85_38

]]></Node>
<StgValue><ssdm name="tmp_77"/></StgValue>
</operation>

<operation id="1854" st_id="73" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1540" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
vertex_writes_begin:519  %and_ln215_27 = and i1 %and_ln215_26, %tmp_77

]]></Node>
<StgValue><ssdm name="and_ln215_27"/></StgValue>
</operation>

<operation id="1855" st_id="73" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1541" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
vertex_writes_begin:520  %select_ln85_39 = select i1 %and_ln215_27, i4 %sext_ln85, i4 %select_ln85_29

]]></Node>
<StgValue><ssdm name="select_ln85_39"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="1856" st_id="74" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1415" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
vertex_writes_begin:394  %icmp_ln85_6 = icmp eq i3 %select_ln85_15, 0

]]></Node>
<StgValue><ssdm name="icmp_ln85_6"/></StgValue>
</operation>

<operation id="1857" st_id="74" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1416" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
vertex_writes_begin:395  %select_ln85_16 = select i1 %icmp_ln85_6, float %delta_0, float %delta_7

]]></Node>
<StgValue><ssdm name="select_ln85_16"/></StgValue>
</operation>

<operation id="1858" st_id="74" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1417" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
vertex_writes_begin:396  %icmp_ln85_7 = icmp eq i3 %select_ln85_15, 1

]]></Node>
<StgValue><ssdm name="icmp_ln85_7"/></StgValue>
</operation>

<operation id="1859" st_id="74" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1418" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
vertex_writes_begin:397  %select_ln85_17 = select i1 %icmp_ln85_7, float %delta_1, float %select_ln85_16

]]></Node>
<StgValue><ssdm name="select_ln85_17"/></StgValue>
</operation>

<operation id="1860" st_id="74" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1419" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
vertex_writes_begin:398  %icmp_ln85_8 = icmp eq i3 %select_ln85_15, 2

]]></Node>
<StgValue><ssdm name="icmp_ln85_8"/></StgValue>
</operation>

<operation id="1861" st_id="74" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1420" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
vertex_writes_begin:399  %select_ln85_22 = select i1 %icmp_ln85_8, float %delta_2, float %select_ln85_17

]]></Node>
<StgValue><ssdm name="select_ln85_22"/></StgValue>
</operation>

<operation id="1862" st_id="74" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1421" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
vertex_writes_begin:400  %icmp_ln85_9 = icmp eq i3 %select_ln85_15, 3

]]></Node>
<StgValue><ssdm name="icmp_ln85_9"/></StgValue>
</operation>

<operation id="1863" st_id="74" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1422" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
vertex_writes_begin:401  %select_ln85_23 = select i1 %icmp_ln85_9, float %delta_3, float %select_ln85_22

]]></Node>
<StgValue><ssdm name="select_ln85_23"/></StgValue>
</operation>

<operation id="1864" st_id="74" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1423" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
vertex_writes_begin:402  %icmp_ln85_10 = icmp eq i3 %select_ln85_15, -4

]]></Node>
<StgValue><ssdm name="icmp_ln85_10"/></StgValue>
</operation>

<operation id="1865" st_id="74" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1424" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
vertex_writes_begin:403  %select_ln85_24 = select i1 %icmp_ln85_10, float %delta_4, float %select_ln85_23

]]></Node>
<StgValue><ssdm name="select_ln85_24"/></StgValue>
</operation>

<operation id="1866" st_id="74" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1425" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
vertex_writes_begin:404  %icmp_ln85_11 = icmp eq i3 %select_ln85_15, -3

]]></Node>
<StgValue><ssdm name="icmp_ln85_11"/></StgValue>
</operation>

<operation id="1867" st_id="74" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1426" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
vertex_writes_begin:405  %select_ln85_25 = select i1 %icmp_ln85_11, float %delta_5, float %select_ln85_24

]]></Node>
<StgValue><ssdm name="select_ln85_25"/></StgValue>
</operation>

<operation id="1868" st_id="74" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1427" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
vertex_writes_begin:406  %icmp_ln85_12 = icmp eq i3 %select_ln85_15, -2

]]></Node>
<StgValue><ssdm name="icmp_ln85_12"/></StgValue>
</operation>

<operation id="1869" st_id="74" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1428" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
vertex_writes_begin:407  %select_ln85_26 = select i1 %icmp_ln85_12, float %delta_6, float %select_ln85_25

]]></Node>
<StgValue><ssdm name="select_ln85_26"/></StgValue>
</operation>

<operation id="1870" st_id="74" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1542" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
vertex_writes_begin:521  %icmp_ln85_19 = icmp eq i4 %select_ln85_39, -8

]]></Node>
<StgValue><ssdm name="icmp_ln85_19"/></StgValue>
</operation>

<operation id="1871" st_id="74" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1543" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
vertex_writes_begin:522  %select_ln85_40 = select i1 %icmp_ln85_19, float %delta_8, float %delta_15

]]></Node>
<StgValue><ssdm name="select_ln85_40"/></StgValue>
</operation>

<operation id="1872" st_id="74" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1544" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
vertex_writes_begin:523  %icmp_ln85_20 = icmp eq i4 %select_ln85_39, -7

]]></Node>
<StgValue><ssdm name="icmp_ln85_20"/></StgValue>
</operation>

<operation id="1873" st_id="74" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1545" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
vertex_writes_begin:524  %select_ln85_41 = select i1 %icmp_ln85_20, float %delta_9, float %select_ln85_40

]]></Node>
<StgValue><ssdm name="select_ln85_41"/></StgValue>
</operation>

<operation id="1874" st_id="74" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1546" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
vertex_writes_begin:525  %icmp_ln85_21 = icmp eq i4 %select_ln85_39, -6

]]></Node>
<StgValue><ssdm name="icmp_ln85_21"/></StgValue>
</operation>

<operation id="1875" st_id="74" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1547" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
vertex_writes_begin:526  %select_ln85_42 = select i1 %icmp_ln85_21, float %delta_10, float %select_ln85_41

]]></Node>
<StgValue><ssdm name="select_ln85_42"/></StgValue>
</operation>

<operation id="1876" st_id="74" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1548" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
vertex_writes_begin:527  %icmp_ln85_22 = icmp eq i4 %select_ln85_39, -5

]]></Node>
<StgValue><ssdm name="icmp_ln85_22"/></StgValue>
</operation>

<operation id="1877" st_id="74" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1549" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
vertex_writes_begin:528  %select_ln85_43 = select i1 %icmp_ln85_22, float %delta_11, float %select_ln85_42

]]></Node>
<StgValue><ssdm name="select_ln85_43"/></StgValue>
</operation>

<operation id="1878" st_id="74" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1550" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
vertex_writes_begin:529  %icmp_ln85_23 = icmp eq i4 %select_ln85_39, -4

]]></Node>
<StgValue><ssdm name="icmp_ln85_23"/></StgValue>
</operation>

<operation id="1879" st_id="74" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1551" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
vertex_writes_begin:530  %select_ln85_44 = select i1 %icmp_ln85_23, float %delta_12, float %select_ln85_43

]]></Node>
<StgValue><ssdm name="select_ln85_44"/></StgValue>
</operation>

<operation id="1880" st_id="74" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1552" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
vertex_writes_begin:531  %icmp_ln85_24 = icmp eq i4 %select_ln85_39, -3

]]></Node>
<StgValue><ssdm name="icmp_ln85_24"/></StgValue>
</operation>

<operation id="1881" st_id="74" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1553" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
vertex_writes_begin:532  %select_ln85_45 = select i1 %icmp_ln85_24, float %delta_13, float %select_ln85_44

]]></Node>
<StgValue><ssdm name="select_ln85_45"/></StgValue>
</operation>

<operation id="1882" st_id="74" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1554" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
vertex_writes_begin:533  %icmp_ln85_25 = icmp eq i4 %select_ln85_39, -2

]]></Node>
<StgValue><ssdm name="icmp_ln85_25"/></StgValue>
</operation>

<operation id="1883" st_id="74" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1555" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
vertex_writes_begin:534  %select_ln85_46 = select i1 %icmp_ln85_25, float %delta_14, float %select_ln85_45

]]></Node>
<StgValue><ssdm name="select_ln85_46"/></StgValue>
</operation>

<operation id="1884" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1556" bw="32" op_0_bw="32">
<![CDATA[
vertex_writes_begin:535  %bitcast_ln215_12 = bitcast float %select_ln85_26 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln215_12"/></StgValue>
</operation>

<operation id="1885" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1557" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
vertex_writes_begin:536  %tmp_78 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln215_12, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_78"/></StgValue>
</operation>

<operation id="1886" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1558" bw="23" op_0_bw="32">
<![CDATA[
vertex_writes_begin:537  %trunc_ln215_28 = trunc i32 %bitcast_ln215_12 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln215_28"/></StgValue>
</operation>

<operation id="1887" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1559" bw="32" op_0_bw="32">
<![CDATA[
vertex_writes_begin:538  %bitcast_ln215_13 = bitcast float %select_ln85_46 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln215_13"/></StgValue>
</operation>

<operation id="1888" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1560" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
vertex_writes_begin:539  %tmp_79 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln215_13, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_79"/></StgValue>
</operation>

<operation id="1889" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1561" bw="23" op_0_bw="32">
<![CDATA[
vertex_writes_begin:540  %trunc_ln215_29 = trunc i32 %bitcast_ln215_13 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln215_29"/></StgValue>
</operation>

<operation id="1890" st_id="74" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1562" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
vertex_writes_begin:541  %icmp_ln215_56 = icmp ne i8 %tmp_78, -1

]]></Node>
<StgValue><ssdm name="icmp_ln215_56"/></StgValue>
</operation>

<operation id="1891" st_id="74" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1563" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
vertex_writes_begin:542  %icmp_ln215_57 = icmp eq i23 %trunc_ln215_28, 0

]]></Node>
<StgValue><ssdm name="icmp_ln215_57"/></StgValue>
</operation>

<operation id="1892" st_id="74" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1565" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
vertex_writes_begin:544  %icmp_ln215_58 = icmp ne i8 %tmp_79, -1

]]></Node>
<StgValue><ssdm name="icmp_ln215_58"/></StgValue>
</operation>

<operation id="1893" st_id="74" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1566" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
vertex_writes_begin:545  %icmp_ln215_59 = icmp eq i23 %trunc_ln215_29, 0

]]></Node>
<StgValue><ssdm name="icmp_ln215_59"/></StgValue>
</operation>

<operation id="1894" st_id="74" stage="2" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1569" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
vertex_writes_begin:548  %tmp_80 = fcmp olt float %select_ln85_26, %select_ln85_46

]]></Node>
<StgValue><ssdm name="tmp_80"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="1895" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1414" bw="4" op_0_bw="3">
<![CDATA[
vertex_writes_begin:393  %zext_ln85_2 = zext i3 %select_ln85_15 to i4

]]></Node>
<StgValue><ssdm name="zext_ln85_2"/></StgValue>
</operation>

<operation id="1896" st_id="75" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1564" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
vertex_writes_begin:543  %or_ln215_28 = or i1 %icmp_ln215_57, %icmp_ln215_56

]]></Node>
<StgValue><ssdm name="or_ln215_28"/></StgValue>
</operation>

<operation id="1897" st_id="75" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1567" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
vertex_writes_begin:546  %or_ln215_29 = or i1 %icmp_ln215_59, %icmp_ln215_58

]]></Node>
<StgValue><ssdm name="or_ln215_29"/></StgValue>
</operation>

<operation id="1898" st_id="75" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1568" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
vertex_writes_begin:547  %and_ln215_28 = and i1 %or_ln215_28, %or_ln215_29

]]></Node>
<StgValue><ssdm name="and_ln215_28"/></StgValue>
</operation>

<operation id="1899" st_id="75" stage="1" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1569" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
vertex_writes_begin:548  %tmp_80 = fcmp olt float %select_ln85_26, %select_ln85_46

]]></Node>
<StgValue><ssdm name="tmp_80"/></StgValue>
</operation>

<operation id="1900" st_id="75" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1570" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
vertex_writes_begin:549  %and_ln215_29 = and i1 %and_ln215_28, %tmp_80

]]></Node>
<StgValue><ssdm name="and_ln215_29"/></StgValue>
</operation>

<operation id="1901" st_id="75" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1571" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
vertex_writes_begin:550  %select_ln85_47 = select i1 %and_ln215_29, i4 %select_ln85_39, i4 %zext_ln85_2

]]></Node>
<StgValue><ssdm name="select_ln85_47"/></StgValue>
</operation>

<operation id="1902" st_id="75" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1572" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="4">
<![CDATA[
vertex_writes_begin:551  %tmp_81 = call float @_ssdm_op_Mux.ap_auto.16float.i4(float %delta_0, float %delta_1, float %delta_2, float %delta_3, float %delta_4, float %delta_5, float %delta_6, float %delta_7, float %delta_8, float %delta_9, float %delta_10, float %delta_11, float %delta_12, float %delta_13, float %delta_14, float %delta_15, i4 %select_ln85_47)

]]></Node>
<StgValue><ssdm name="tmp_81"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="1903" st_id="76" stage="2" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1586" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
vertex_writes_begin:565  %tmp_84 = fcmp olt float %empty_241, %tmp_81

]]></Node>
<StgValue><ssdm name="tmp_84"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="1904" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1022" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
vertex_writes_begin:1  call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str23) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln273"/></StgValue>
</operation>

<operation id="1905" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1023" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
vertex_writes_begin:2  %tmp_8 = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str23)

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="1906" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1024" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
vertex_writes_begin:3  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln274"/></StgValue>
</operation>

<operation id="1907" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1573" bw="32" op_0_bw="32">
<![CDATA[
vertex_writes_begin:552  %bitcast_ln215_14 = bitcast float %empty_241 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln215_14"/></StgValue>
</operation>

<operation id="1908" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1574" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
vertex_writes_begin:553  %tmp_82 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln215_14, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_82"/></StgValue>
</operation>

<operation id="1909" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1575" bw="23" op_0_bw="32">
<![CDATA[
vertex_writes_begin:554  %trunc_ln215_30 = trunc i32 %bitcast_ln215_14 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln215_30"/></StgValue>
</operation>

<operation id="1910" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1576" bw="32" op_0_bw="32">
<![CDATA[
vertex_writes_begin:555  %bitcast_ln215_15 = bitcast float %tmp_81 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln215_15"/></StgValue>
</operation>

<operation id="1911" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1577" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
vertex_writes_begin:556  %tmp_83 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln215_15, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_83"/></StgValue>
</operation>

<operation id="1912" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1578" bw="23" op_0_bw="32">
<![CDATA[
vertex_writes_begin:557  %trunc_ln215_31 = trunc i32 %bitcast_ln215_15 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln215_31"/></StgValue>
</operation>

<operation id="1913" st_id="77" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1579" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
vertex_writes_begin:558  %icmp_ln215_60 = icmp ne i8 %tmp_82, -1

]]></Node>
<StgValue><ssdm name="icmp_ln215_60"/></StgValue>
</operation>

<operation id="1914" st_id="77" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1580" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
vertex_writes_begin:559  %icmp_ln215_61 = icmp eq i23 %trunc_ln215_30, 0

]]></Node>
<StgValue><ssdm name="icmp_ln215_61"/></StgValue>
</operation>

<operation id="1915" st_id="77" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1581" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
vertex_writes_begin:560  %or_ln215_30 = or i1 %icmp_ln215_61, %icmp_ln215_60

]]></Node>
<StgValue><ssdm name="or_ln215_30"/></StgValue>
</operation>

<operation id="1916" st_id="77" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1582" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
vertex_writes_begin:561  %icmp_ln215_62 = icmp ne i8 %tmp_83, -1

]]></Node>
<StgValue><ssdm name="icmp_ln215_62"/></StgValue>
</operation>

<operation id="1917" st_id="77" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1583" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
vertex_writes_begin:562  %icmp_ln215_63 = icmp eq i23 %trunc_ln215_31, 0

]]></Node>
<StgValue><ssdm name="icmp_ln215_63"/></StgValue>
</operation>

<operation id="1918" st_id="77" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1584" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
vertex_writes_begin:563  %or_ln215_31 = or i1 %icmp_ln215_63, %icmp_ln215_62

]]></Node>
<StgValue><ssdm name="or_ln215_31"/></StgValue>
</operation>

<operation id="1919" st_id="77" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1585" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
vertex_writes_begin:564  %and_ln215_30 = and i1 %or_ln215_30, %or_ln215_31

]]></Node>
<StgValue><ssdm name="and_ln215_30"/></StgValue>
</operation>

<operation id="1920" st_id="77" stage="1" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1586" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
vertex_writes_begin:565  %tmp_84 = fcmp olt float %empty_241, %tmp_81

]]></Node>
<StgValue><ssdm name="tmp_84"/></StgValue>
</operation>

<operation id="1921" st_id="77" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1587" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
vertex_writes_begin:566  %and_ln215_31 = and i1 %and_ln215_30, %tmp_84

]]></Node>
<StgValue><ssdm name="and_ln215_31"/></StgValue>
</operation>

<operation id="1922" st_id="77" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1588" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
vertex_writes_begin:567  %max_delta = select i1 %and_ln215_31, float %tmp_81, float %empty_241

]]></Node>
<StgValue><ssdm name="max_delta"/></StgValue>
</operation>

<operation id="1923" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1594" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
vertex_writes_begin:573  %empty_274 = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str23, i32 %tmp_8)

]]></Node>
<StgValue><ssdm name="empty_274"/></StgValue>
</operation>

<operation id="1924" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1595" bw="0" op_0_bw="0">
<![CDATA[
vertex_writes_begin:574  br label %4

]]></Node>
<StgValue><ssdm name="br_ln273"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="1925" st_id="78" stage="2" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1603" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %tmp_86 = fcmp ogt float %empty_241, 0x3F1A36E2E0000000

]]></Node>
<StgValue><ssdm name="tmp_86"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="1926" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1597" bw="32" op_0_bw="32">
<![CDATA[
:0  %bitcast_ln293 = bitcast float %empty_241 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln293"/></StgValue>
</operation>

<operation id="1927" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1598" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:1  %tmp_85 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln293, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_85"/></StgValue>
</operation>

<operation id="1928" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1599" bw="23" op_0_bw="32">
<![CDATA[
:2  %trunc_ln293 = trunc i32 %bitcast_ln293 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln293"/></StgValue>
</operation>

<operation id="1929" st_id="79" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1600" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  %icmp_ln293 = icmp ne i8 %tmp_85, -1

]]></Node>
<StgValue><ssdm name="icmp_ln293"/></StgValue>
</operation>

<operation id="1930" st_id="79" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1601" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
:4  %icmp_ln293_1 = icmp eq i23 %trunc_ln293, 0

]]></Node>
<StgValue><ssdm name="icmp_ln293_1"/></StgValue>
</operation>

<operation id="1931" st_id="79" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1602" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:5  %or_ln293 = or i1 %icmp_ln293_1, %icmp_ln293

]]></Node>
<StgValue><ssdm name="or_ln293"/></StgValue>
</operation>

<operation id="1932" st_id="79" stage="1" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1603" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %tmp_86 = fcmp ogt float %empty_241, 0x3F1A36E2E0000000

]]></Node>
<StgValue><ssdm name="tmp_86"/></StgValue>
</operation>

<operation id="1933" st_id="79" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1604" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:7  %active = and i1 %or_ln293, %tmp_86

]]></Node>
<StgValue><ssdm name="active"/></StgValue>
</operation>

<operation id="1934" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1605" bw="0" op_0_bw="0">
<![CDATA[
:8  br label %"tlp::ostream<TaskResp>::write.region"

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="1935" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_97" val="1"/>
<literal name="req_scatter_done" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1607" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
tlp::ostream<TaskResp>::write.region:0  %tmp_val_active = phi i1 [ %active, %5 ], [ false, %write.region.loopexit ]

]]></Node>
<StgValue><ssdm name="tmp_val_active"/></StgValue>
</operation>

<operation id="1936" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_97" val="1"/>
<literal name="req_scatter_done" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1608" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
tlp::ostream<TaskResp>::write.region:1  %rbegin16 = call i32 (...)* @_ssdm_op_SpecRegionBegin([37 x i8]* @tlp_KD_KD_ostream_MD_TaskResp_OD_KD_KD_write_OC_region_str) nounwind

]]></Node>
<StgValue><ssdm name="rbegin16"/></StgValue>
</operation>

<operation id="1937" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_97" val="1"/>
<literal name="req_scatter_done" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1609" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
tlp::ostream<TaskResp>::write.region:2  call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specprotocol_ln143"/></StgValue>
</operation>

<operation id="1938" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_97" val="1"/>
<literal name="req_scatter_done" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1610" bw="2" op_0_bw="2" op_1_bw="1" op_2_bw="1">
<![CDATA[
tlp::ostream<TaskResp>::write.region:3  %tmp_1527 = call i2 @_ssdm_op_BitConcatenate.i2.i1.i1(i1 false, i1 %tmp_val_active)

]]></Node>
<StgValue><ssdm name="tmp_1527"/></StgValue>
</operation>

<operation id="1939" st_id="80" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_97" val="1"/>
<literal name="req_scatter_done" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1611" bw="0" op_0_bw="0" op_1_bw="2" op_2_bw="2" op_3_bw="0">
<![CDATA[
tlp::ostream<TaskResp>::write.region:4  call void @_ssdm_op_Write.ap_fifo.volatile.i2P(i2* %task_resp_q_fifo_V, i2 %tmp_1527)

]]></Node>
<StgValue><ssdm name="write_ln144"/></StgValue>
</operation>

<operation id="1940" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_97" val="1"/>
<literal name="req_scatter_done" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1612" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
tlp::ostream<TaskResp>::write.region:5  %rend119 = call i32 (...)* @_ssdm_op_SpecRegionEnd([37 x i8]* @tlp_KD_KD_ostream_MD_TaskResp_OD_KD_KD_write_OC_region_str, i32 %rbegin16) nounwind

]]></Node>
<StgValue><ssdm name="rend119"/></StgValue>
</operation>

<operation id="1941" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_97" val="1"/>
<literal name="req_scatter_done" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1613" bw="0" op_0_bw="0">
<![CDATA[
tlp::ostream<TaskResp>::write.region:6  br label %task_requests_end

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="1942" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1621" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
task_requests_end:0  %empty_275 = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str3, i32 %tmp)

]]></Node>
<StgValue><ssdm name="empty_275"/></StgValue>
</operation>

<operation id="1943" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1622" bw="0" op_0_bw="0">
<![CDATA[
task_requests_end:1  br label %"tlp::istream<TaskReq>::eos.region_begin"

]]></Node>
<StgValue><ssdm name="br_ln298"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
