

================================================================
== Vitis HLS Report for 'mult_hw_Pipeline_readB'
================================================================
* Date:           Fri Nov 22 21:44:01 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        matmul
* Solution:       sol1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     8195|     8195|  81.950 us|  81.950 us|  8195|  8195|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- readB   |     8193|     8193|         3|          1|          1|  8192|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.15>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i_1 = alloca i32 1"   --->   Operation 6 'alloca' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %gmem, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 8192, void @empty_3, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%in2_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %in2"   --->   Operation 8 'read' 'in2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.38ns)   --->   "%store_ln0 = store i14 0, i14 %i_1"   --->   Operation 9 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc31"   --->   Operation 10 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%i = load i14 %i_1"   --->   Operation 11 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %gmem"   --->   Operation 12 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i8 %gmem, i64 %in2_read" [matmul.cpp:36]   --->   Operation 13 'getelementptr' 'gmem_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 14 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.65ns)   --->   "%icmp_ln36 = icmp_eq  i14 %i, i14 8192" [matmul.cpp:36]   --->   Operation 15 'icmp' 'icmp_ln36' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.76ns)   --->   "%add_ln36 = add i14 %i, i14 1" [matmul.cpp:36]   --->   Operation 16 'add' 'add_ln36' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln36 = br i1 %icmp_ln36, void %for.inc31.split, void %mult_inner.preheader.exitStub" [matmul.cpp:36]   --->   Operation 17 'br' 'br_ln36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%empty = trunc i14 %i"   --->   Operation 18 'trunc' 'empty' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%trunc_ln2 = partselect i4 @_ssdm_op_PartSelect.i4.i14.i32.i32, i14 %i, i32 9, i32 12" [matmul.cpp:39]   --->   Operation 19 'partselect' 'trunc_ln2' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.34ns)   --->   "%switch_ln39 = switch i4 %trunc_ln2, void %arrayidx30.case.15, i4 0, void %arrayidx30.case.0, i4 1, void %arrayidx30.case.1, i4 2, void %arrayidx30.case.2, i4 3, void %arrayidx30.case.3, i4 4, void %arrayidx30.case.4, i4 5, void %arrayidx30.case.5, i4 6, void %arrayidx30.case.6, i4 7, void %arrayidx30.case.7, i4 8, void %arrayidx30.case.8, i4 9, void %arrayidx30.case.9, i4 10, void %arrayidx30.case.10, i4 11, void %arrayidx30.case.11, i4 12, void %arrayidx30.case.12, i4 13, void %arrayidx30.case.13, i4 14, void %arrayidx30.case.14" [matmul.cpp:39]   --->   Operation 20 'switch' 'switch_ln39' <Predicate = (!icmp_ln36)> <Delay = 0.34>
ST_1 : Operation 21 [1/1] (0.38ns)   --->   "%store_ln36 = store i14 %add_ln36, i14 %i_1" [matmul.cpp:36]   --->   Operation 21 'store' 'store_ln36' <Predicate = (!icmp_ln36)> <Delay = 0.38>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln36 = br void %for.inc31" [matmul.cpp:36]   --->   Operation 22 'br' 'br_ln36' <Predicate = (!icmp_ln36)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 23 [1/1] (7.30ns)   --->   "%gmem_addr_read = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %gmem_addr" [matmul.cpp:39]   --->   Operation 23 'read' 'gmem_addr_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 75 'ret' 'ret_ln0' <Predicate = (icmp_ln36)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.17>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%speclooptripcount_ln37 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8192, i64 8192, i64 8192" [matmul.cpp:37]   --->   Operation 24 'speclooptripcount' 'speclooptripcount_ln37' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%specloopname_ln36 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14" [matmul.cpp:36]   --->   Operation 25 'specloopname' 'specloopname_ln36' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln39 = zext i9 %empty" [matmul.cpp:39]   --->   Operation 26 'zext' 'zext_ln39' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%B_V_addr = getelementptr i8 %B_V, i64 0, i64 %zext_ln39" [matmul.cpp:39]   --->   Operation 27 'getelementptr' 'B_V_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%B_V_1_addr = getelementptr i8 %B_V_1, i64 0, i64 %zext_ln39" [matmul.cpp:39]   --->   Operation 28 'getelementptr' 'B_V_1_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%B_V_2_addr = getelementptr i8 %B_V_2, i64 0, i64 %zext_ln39" [matmul.cpp:39]   --->   Operation 29 'getelementptr' 'B_V_2_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%B_V_3_addr = getelementptr i8 %B_V_3, i64 0, i64 %zext_ln39" [matmul.cpp:39]   --->   Operation 30 'getelementptr' 'B_V_3_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%B_V_4_addr = getelementptr i8 %B_V_4, i64 0, i64 %zext_ln39" [matmul.cpp:39]   --->   Operation 31 'getelementptr' 'B_V_4_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%B_V_5_addr = getelementptr i8 %B_V_5, i64 0, i64 %zext_ln39" [matmul.cpp:39]   --->   Operation 32 'getelementptr' 'B_V_5_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%B_V_6_addr = getelementptr i8 %B_V_6, i64 0, i64 %zext_ln39" [matmul.cpp:39]   --->   Operation 33 'getelementptr' 'B_V_6_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%B_V_7_addr = getelementptr i8 %B_V_7, i64 0, i64 %zext_ln39" [matmul.cpp:39]   --->   Operation 34 'getelementptr' 'B_V_7_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%B_V_8_addr = getelementptr i8 %B_V_8, i64 0, i64 %zext_ln39" [matmul.cpp:39]   --->   Operation 35 'getelementptr' 'B_V_8_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%B_V_9_addr = getelementptr i8 %B_V_9, i64 0, i64 %zext_ln39" [matmul.cpp:39]   --->   Operation 36 'getelementptr' 'B_V_9_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%B_V_10_addr = getelementptr i8 %B_V_10, i64 0, i64 %zext_ln39" [matmul.cpp:39]   --->   Operation 37 'getelementptr' 'B_V_10_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%B_V_11_addr = getelementptr i8 %B_V_11, i64 0, i64 %zext_ln39" [matmul.cpp:39]   --->   Operation 38 'getelementptr' 'B_V_11_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%B_V_12_addr = getelementptr i8 %B_V_12, i64 0, i64 %zext_ln39" [matmul.cpp:39]   --->   Operation 39 'getelementptr' 'B_V_12_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%B_V_13_addr = getelementptr i8 %B_V_13, i64 0, i64 %zext_ln39" [matmul.cpp:39]   --->   Operation 40 'getelementptr' 'B_V_13_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%B_V_14_addr = getelementptr i8 %B_V_14, i64 0, i64 %zext_ln39" [matmul.cpp:39]   --->   Operation 41 'getelementptr' 'B_V_14_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%B_V_15_addr = getelementptr i8 %B_V_15, i64 0, i64 %zext_ln39" [matmul.cpp:39]   --->   Operation 42 'getelementptr' 'B_V_15_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (1.17ns)   --->   "%store_ln39 = store i8 %gmem_addr_read, i9 %B_V_14_addr" [matmul.cpp:39]   --->   Operation 43 'store' 'store_ln39' <Predicate = (trunc_ln2 == 14)> <Delay = 1.17> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 512> <RAM>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln39 = br void %arrayidx30.exit" [matmul.cpp:39]   --->   Operation 44 'br' 'br_ln39' <Predicate = (trunc_ln2 == 14)> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (1.17ns)   --->   "%store_ln39 = store i8 %gmem_addr_read, i9 %B_V_13_addr" [matmul.cpp:39]   --->   Operation 45 'store' 'store_ln39' <Predicate = (trunc_ln2 == 13)> <Delay = 1.17> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 512> <RAM>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln39 = br void %arrayidx30.exit" [matmul.cpp:39]   --->   Operation 46 'br' 'br_ln39' <Predicate = (trunc_ln2 == 13)> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (1.17ns)   --->   "%store_ln39 = store i8 %gmem_addr_read, i9 %B_V_12_addr" [matmul.cpp:39]   --->   Operation 47 'store' 'store_ln39' <Predicate = (trunc_ln2 == 12)> <Delay = 1.17> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 512> <RAM>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln39 = br void %arrayidx30.exit" [matmul.cpp:39]   --->   Operation 48 'br' 'br_ln39' <Predicate = (trunc_ln2 == 12)> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (1.17ns)   --->   "%store_ln39 = store i8 %gmem_addr_read, i9 %B_V_11_addr" [matmul.cpp:39]   --->   Operation 49 'store' 'store_ln39' <Predicate = (trunc_ln2 == 11)> <Delay = 1.17> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 512> <RAM>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln39 = br void %arrayidx30.exit" [matmul.cpp:39]   --->   Operation 50 'br' 'br_ln39' <Predicate = (trunc_ln2 == 11)> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (1.17ns)   --->   "%store_ln39 = store i8 %gmem_addr_read, i9 %B_V_10_addr" [matmul.cpp:39]   --->   Operation 51 'store' 'store_ln39' <Predicate = (trunc_ln2 == 10)> <Delay = 1.17> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 512> <RAM>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln39 = br void %arrayidx30.exit" [matmul.cpp:39]   --->   Operation 52 'br' 'br_ln39' <Predicate = (trunc_ln2 == 10)> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (1.17ns)   --->   "%store_ln39 = store i8 %gmem_addr_read, i9 %B_V_9_addr" [matmul.cpp:39]   --->   Operation 53 'store' 'store_ln39' <Predicate = (trunc_ln2 == 9)> <Delay = 1.17> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 512> <RAM>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%br_ln39 = br void %arrayidx30.exit" [matmul.cpp:39]   --->   Operation 54 'br' 'br_ln39' <Predicate = (trunc_ln2 == 9)> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (1.17ns)   --->   "%store_ln39 = store i8 %gmem_addr_read, i9 %B_V_8_addr" [matmul.cpp:39]   --->   Operation 55 'store' 'store_ln39' <Predicate = (trunc_ln2 == 8)> <Delay = 1.17> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 512> <RAM>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%br_ln39 = br void %arrayidx30.exit" [matmul.cpp:39]   --->   Operation 56 'br' 'br_ln39' <Predicate = (trunc_ln2 == 8)> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (1.17ns)   --->   "%store_ln39 = store i8 %gmem_addr_read, i9 %B_V_7_addr" [matmul.cpp:39]   --->   Operation 57 'store' 'store_ln39' <Predicate = (trunc_ln2 == 7)> <Delay = 1.17> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 512> <RAM>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%br_ln39 = br void %arrayidx30.exit" [matmul.cpp:39]   --->   Operation 58 'br' 'br_ln39' <Predicate = (trunc_ln2 == 7)> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (1.17ns)   --->   "%store_ln39 = store i8 %gmem_addr_read, i9 %B_V_6_addr" [matmul.cpp:39]   --->   Operation 59 'store' 'store_ln39' <Predicate = (trunc_ln2 == 6)> <Delay = 1.17> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 512> <RAM>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%br_ln39 = br void %arrayidx30.exit" [matmul.cpp:39]   --->   Operation 60 'br' 'br_ln39' <Predicate = (trunc_ln2 == 6)> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (1.17ns)   --->   "%store_ln39 = store i8 %gmem_addr_read, i9 %B_V_5_addr" [matmul.cpp:39]   --->   Operation 61 'store' 'store_ln39' <Predicate = (trunc_ln2 == 5)> <Delay = 1.17> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 512> <RAM>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%br_ln39 = br void %arrayidx30.exit" [matmul.cpp:39]   --->   Operation 62 'br' 'br_ln39' <Predicate = (trunc_ln2 == 5)> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (1.17ns)   --->   "%store_ln39 = store i8 %gmem_addr_read, i9 %B_V_4_addr" [matmul.cpp:39]   --->   Operation 63 'store' 'store_ln39' <Predicate = (trunc_ln2 == 4)> <Delay = 1.17> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 512> <RAM>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%br_ln39 = br void %arrayidx30.exit" [matmul.cpp:39]   --->   Operation 64 'br' 'br_ln39' <Predicate = (trunc_ln2 == 4)> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (1.17ns)   --->   "%store_ln39 = store i8 %gmem_addr_read, i9 %B_V_3_addr" [matmul.cpp:39]   --->   Operation 65 'store' 'store_ln39' <Predicate = (trunc_ln2 == 3)> <Delay = 1.17> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 512> <RAM>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%br_ln39 = br void %arrayidx30.exit" [matmul.cpp:39]   --->   Operation 66 'br' 'br_ln39' <Predicate = (trunc_ln2 == 3)> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (1.17ns)   --->   "%store_ln39 = store i8 %gmem_addr_read, i9 %B_V_2_addr" [matmul.cpp:39]   --->   Operation 67 'store' 'store_ln39' <Predicate = (trunc_ln2 == 2)> <Delay = 1.17> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 512> <RAM>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%br_ln39 = br void %arrayidx30.exit" [matmul.cpp:39]   --->   Operation 68 'br' 'br_ln39' <Predicate = (trunc_ln2 == 2)> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (1.17ns)   --->   "%store_ln39 = store i8 %gmem_addr_read, i9 %B_V_1_addr" [matmul.cpp:39]   --->   Operation 69 'store' 'store_ln39' <Predicate = (trunc_ln2 == 1)> <Delay = 1.17> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 512> <RAM>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%br_ln39 = br void %arrayidx30.exit" [matmul.cpp:39]   --->   Operation 70 'br' 'br_ln39' <Predicate = (trunc_ln2 == 1)> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (1.17ns)   --->   "%store_ln39 = store i8 %gmem_addr_read, i9 %B_V_addr" [matmul.cpp:39]   --->   Operation 71 'store' 'store_ln39' <Predicate = (trunc_ln2 == 0)> <Delay = 1.17> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 512> <RAM>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%br_ln39 = br void %arrayidx30.exit" [matmul.cpp:39]   --->   Operation 72 'br' 'br_ln39' <Predicate = (trunc_ln2 == 0)> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (1.17ns)   --->   "%store_ln39 = store i8 %gmem_addr_read, i9 %B_V_15_addr" [matmul.cpp:39]   --->   Operation 73 'store' 'store_ln39' <Predicate = (trunc_ln2 == 15)> <Delay = 1.17> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 512> <RAM>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%br_ln39 = br void %arrayidx30.exit" [matmul.cpp:39]   --->   Operation 74 'br' 'br_ln39' <Predicate = (trunc_ln2 == 15)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.15ns
The critical path consists of the following:
	'alloca' operation ('i') [19]  (0 ns)
	'load' operation ('i') on local variable 'i' [25]  (0 ns)
	'add' operation ('add_ln36', matmul.cpp:36) [30]  (0.765 ns)
	'store' operation ('store_ln36', matmul.cpp:36) of variable 'add_ln36', matmul.cpp:36 on local variable 'i' [105]  (0.387 ns)

 <State 2>: 7.3ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read', matmul.cpp:39) on port 'gmem' (matmul.cpp:39) [53]  (7.3 ns)

 <State 3>: 1.17ns
The critical path consists of the following:
	'getelementptr' operation ('B_V_13_addr', matmul.cpp:39) [50]  (0 ns)
	'store' operation ('store_ln39', matmul.cpp:39) of variable 'gmem_addr_read', matmul.cpp:39 on array 'B_V_13' [60]  (1.17 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
