INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 02:39:47 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : matrix_power
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.169ns  (required time - arrival time)
  Source:                 buffer53/outs_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            buffer32/dataReg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.120ns  (clk rise@5.120ns - clk rise@0.000ns)
  Data Path Delay:        5.059ns  (logic 1.287ns (25.441%)  route 3.772ns (74.559%))
  Logic Levels:           16  (CARRY4=3 LUT3=1 LUT4=1 LUT5=3 LUT6=8)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 5.603 - 5.120 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1808, unset)         0.508     0.508    buffer53/clk
    SLICE_X18Y135        FDRE                                         r  buffer53/outs_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y135        FDRE (Prop_fdre_C_Q)         0.254     0.762 r  buffer53/outs_reg[0]/Q
                         net (fo=4, routed)           0.612     1.374    cmpi6/Q[0]
    SLICE_X16Y135        LUT6 (Prop_lut6_I0_O)        0.043     1.417 r  cmpi6/Memory[2][0]_i_16/O
                         net (fo=1, routed)           0.000     1.417    cmpi6/Memory[2][0]_i_16_n_0
    SLICE_X16Y135        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.238     1.655 r  cmpi6/Memory_reg[2][0]_i_8/CO[3]
                         net (fo=1, routed)           0.000     1.655    cmpi6/Memory_reg[2][0]_i_8_n_0
    SLICE_X16Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.705 r  cmpi6/Memory_reg[2][0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.705    cmpi6/Memory_reg[2][0]_i_4_n_0
    SLICE_X16Y137        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.107     1.812 r  cmpi6/Memory_reg[2][0]_i_2/CO[2]
                         net (fo=7, routed)           0.311     2.123    buffer114/fifo/result[0]
    SLICE_X15Y138        LUT3 (Prop_lut3_I0_O)        0.122     2.245 r  buffer114/fifo/Head[1]_i_3/O
                         net (fo=5, routed)           0.246     2.490    buffer114/fifo/buffer114_outs
    SLICE_X13Y139        LUT6 (Prop_lut6_I0_O)        0.043     2.533 f  buffer114/fifo/transmitValue_i_7__2/O
                         net (fo=1, routed)           0.088     2.621    buffer118/fifo/cond_br46_falseOut_valid
    SLICE_X13Y139        LUT6 (Prop_lut6_I2_O)        0.043     2.664 r  buffer118/fifo/transmitValue_i_5__3/O
                         net (fo=1, routed)           0.192     2.856    buffer118/fifo/fork32/control/blockStopArray[0]
    SLICE_X12Y139        LUT6 (Prop_lut6_I0_O)        0.043     2.899 f  buffer118/fifo/transmitValue_i_2__59/O
                         net (fo=5, routed)           0.102     3.001    buffer64/control/mux29_outs_ready
    SLICE_X12Y139        LUT6 (Prop_lut6_I5_O)        0.043     3.044 r  buffer64/control/transmitValue_i_2__137/O
                         net (fo=3, routed)           0.332     3.377    buffer64/control/transmitValue_i_2__137_n_0
    SLICE_X6Y139         LUT5 (Prop_lut5_I4_O)        0.043     3.420 r  buffer64/control/transmitValue_i_3__81/O
                         net (fo=1, routed)           0.352     3.771    buffer66/control/anyBlockStop_66
    SLICE_X8Y140         LUT6 (Prop_lut6_I0_O)        0.043     3.814 f  buffer66/control/transmitValue_i_2__83/O
                         net (fo=3, routed)           0.289     4.104    fork45/control/generateBlocks[9].regblock/branch_ready__2_22
    SLICE_X8Y142         LUT5 (Prop_lut5_I1_O)        0.043     4.147 r  fork45/control/generateBlocks[9].regblock/transmitValue_i_12__0/O
                         net (fo=1, routed)           0.172     4.319    fork45/control/generateBlocks[13].regblock/transmitValue_i_2__127_2
    SLICE_X8Y143         LUT6 (Prop_lut6_I5_O)        0.043     4.362 r  fork45/control/generateBlocks[13].regblock/transmitValue_i_7__0/O
                         net (fo=1, routed)           0.352     4.714    fork45/control/generateBlocks[8].regblock/transmitValue_reg_6
    SLICE_X8Y143         LUT6 (Prop_lut6_I4_O)        0.043     4.757 f  fork45/control/generateBlocks[8].regblock/transmitValue_i_2__127/O
                         net (fo=21, routed)          0.337     5.094    buffer64/control/transmitValue_reg_51
    SLICE_X7Y141         LUT4 (Prop_lut4_I2_O)        0.043     5.137 f  buffer64/control/fullReg_i_2__7/O
                         net (fo=6, routed)           0.216     5.353    fork15/control/generateBlocks[3].regblock/addi5_result_ready
    SLICE_X7Y140         LUT5 (Prop_lut5_I3_O)        0.043     5.396 r  fork15/control/generateBlocks[3].regblock/dataReg[5]_i_1__2/O
                         net (fo=6, routed)           0.171     5.567    buffer32/E[0]
    SLICE_X6Y141         FDRE                                         r  buffer32/dataReg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.120     5.120 r  
                                                      0.000     5.120 r  clk (IN)
                         net (fo=1808, unset)         0.483     5.603    buffer32/clk
    SLICE_X6Y141         FDRE                                         r  buffer32/dataReg_reg[0]/C
                         clock pessimism              0.000     5.603    
                         clock uncertainty           -0.035     5.567    
    SLICE_X6Y141         FDRE (Setup_fdre_C_CE)      -0.169     5.398    buffer32/dataReg_reg[0]
  -------------------------------------------------------------------
                         required time                          5.398    
                         arrival time                          -5.567    
  -------------------------------------------------------------------
                         slack                                 -0.169    




