(set-info :Origin "This instance was generated by: BanditFuzz-- an RL fuzzer for SMT solvers" )
(set-info :Author "Joe Scott, Fed Mora, Vijay Ganesh" )
(set-info :Contact "Joe Scott, joseph.scott@uwaterloo.ca")
(set-logic QF_BV)
(declare-const bool_0 Bool)
(declare-const bool_1 Bool)
(declare-const bool_2 Bool)
(declare-const bool_3 Bool)
(declare-const bool_4 Bool)
(declare-const bv_0 (_ BitVec 32))
(declare-const bv_1 (_ BitVec 32))
(declare-const bv_2 (_ BitVec 32))
(declare-const bv_3 (_ BitVec 32))
(declare-const bv_4 (_ BitVec 32))
(assert (bvsgt (bvshl (bvor bv_2 bv_4) (bvmul #x1e1ab42b  bv_1)) (bvsrem (bvurem #xb6ace60a  #x739b3c8e ) (bvudiv #xe0780402  #x1aaaca0b ))))
(assert (xor (bvuge (bvudiv bv_0 #xe6724946 ) (bvxor #xd0da6ca9  bv_3)) (=> (bvsle #x68a43200  #xa4510aad ) (bvuge #xb737c716  #xea749076 ))))
(assert (xor (bvule (bvnand bv_4 bv_2) (bvxnor #x18e65004  #x3878244e )) (and (bvult #x8f2a76da  bv_1) (not bool_4))))
(assert (bvuge (bvlshr (bvmul #x0c6b5a8a  bv_3) (bvmul bv_0 bv_0)) (bvxor (bvlshr bv_1 bv_1) (bvmul bv_4 bv_3))))
(assert (=> (bvule (bvsdiv #xd44d8d3e  bv_0) (bvmul bv_3 bv_2)) (not (bvuge bv_1 #x255de8a7 ))))
(check-sat)
(exit)
