<?xml version="1.0"?>

<Chip name="Hi3718MV100">
	<IndentificationList>
		<Indentification address="0xF8000EE0" value="0x37190100"/>
	</IndentificationList>
	<ModuleList>
		<ModuleGroup name="CRG" i2cSupport="false" deviceId="" i2cPort="">
			<Module baseAddress="0xF8A22000"/>
			<RegisterGroup name="PERI_CRG0" description="an APLL-1 configuration register." value="0x00000000" startoffset="0x0000">
				<Member name="reserved" description="Reserved." range="31" value="0x0" property="RW"/>
				<Member name="cpu_pll_cfg0_apb" description="pll_postdiv2 [30:28]&lt;br&gt;Level-2 output clock divider of the PLL.&lt;br&gt;pll_postdiv1 [26:24]&lt;br&gt;Level-1 output clock divider of the PLL.&lt;br&gt;pll_frac [23:0]&lt;br&gt;Decimal clock divider of the PLL." range="30:0" value="0x00000000" property="RW"/>
				<Register offset="0x0000"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG1" description="an APLL-2 configuration register." value="0x00000000" startoffset="0x0004">
				<Member name="reserved" description="Reserved." range="31:27" value="0x00" property="RW"/>
				<Member name="cpu_pll_cfg1_apb" description="pll_bypass [26]&lt;br&gt;PLL clock frequency division bypass.&lt;br&gt;0: not bypassed&lt;br&gt;1: bypassed&lt;br&gt;pll_dsmpd [25]&lt;br&gt;PLL decimal division control.&lt;br&gt;0: decimal frequency-division mode&lt;br&gt;1: integral frequency-division mode&lt;br&gt;pll_dacpd[24]&lt;br&gt;PLL test signal control.&lt;br&gt;0: normal working mode&lt;br&gt;1: power-down mode&lt;br&gt;pll_foutpostdivpd[23]&lt;br&gt;Power down control for the PLL FOUTPOSTDIV output.&lt;br&gt;0: normal clock output&lt;br&gt;1: no output clock&lt;br&gt;pll_fout4phasepd[22]&lt;br&gt;Power down control for the PLL FOUT0?4 output.&lt;br&gt;0: normal clock output&lt;br&gt;1: no output clock&lt;br&gt;pll_foutvcopd[21]&lt;br&gt;Power down control for the PLL FOUTVCO output.&lt;br&gt;0: normal clock output&lt;br&gt;1: no output clock&lt;br&gt;pll_pd[20]&lt;br&gt;PLL power down control.&lt;br&gt;0: normal working mode&lt;br&gt;1: power-down mode&lt;br&gt;pll_refdiv[17:12]&lt;br&gt;Clock divider of the PLL reference clock.&lt;br&gt;pll_fbdiv[11:0]&lt;br&gt;Integer clock frequency multiplier of the PLL." range="26:0" value="0x0000000" property="RW"/>
				<Register offset="0x0004"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG2" description="a BPLL-1 configuration register." value="0x00000000" startoffset="0x0008">
				<Member name="reserved" description="Reserved." range="31" value="0x0" property="RW"/>
				<Member name="bpll_ctrl0" description="pll_postdiv2 [30:28]&lt;br&gt;Level-2 output clock divider of the PLL.&lt;br&gt;pll_postdiv1 [26:24]&lt;br&gt;Level-1 output clock divider of the PLL.&lt;br&gt;pll_frac [23:0]&lt;br&gt;Decimal clock divider of the PLL." range="30:0" value="0x00000000" property="RW"/>
				<Register offset="0x0008"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG3" description="a BPLL-2 configuration register." value="0x00000000" startoffset="0x000C">
				<Member name="reserved" description="Reserved." range="31:27" value="0x00" property="RW"/>
				<Member name="bpll_ctrl1" description="pll_bypass [26]&lt;br&gt;PLL clock division bypass.&lt;br&gt;0: not bypassed&lt;br&gt;1: bypassed&lt;br&gt;pll_dsmpd [25]&lt;br&gt;PLL decimal division control.&lt;br&gt;0: decimal frequency-division mode&lt;br&gt;1: integral frequency-division mode&lt;br&gt;pll_dacpd[24]&lt;br&gt;PLL test signal control.&lt;br&gt;0: normal working mode&lt;br&gt;1: power-down mode&lt;br&gt;pll_foutpostdivpd[23]&lt;br&gt;Power down control for the PLL FOUTPOSTDIV output.&lt;br&gt;0: normal clock output&lt;br&gt;1: no output clock&lt;br&gt;pll_fout4phasepd[22]&lt;br&gt;Power down control for the PLL FOUT0?4 output.&lt;br&gt;0: normal clock output&lt;br&gt;1: no output clock&lt;br&gt;pll_foutvcopd[21]&lt;br&gt;Power down control for the PLL FOUTVCO output.&lt;br&gt;0: normal clock output&lt;br&gt;1: no output clock&lt;br&gt;pll_pd[20]&lt;br&gt;PLL power down control.&lt;br&gt;0: normal working mode&lt;br&gt;1: power-down mode&lt;br&gt;pll_refdiv[17:12]&lt;br&gt;Clock divider of the PLL reference clock.&lt;br&gt;pll_fbdiv[11:0]&lt;br&gt;Integer clock frequency multiplier of the PLL." range="26:0" value="0x0000000" property="RW"/>
				<Register offset="0x000C"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG4" description="a DPLL-1 configuration register." value="0x00000000" startoffset="0x0010">
				<Member name="reserved" description="Reserved." range="31" value="0x0" property="RW"/>
				<Member name="ddr_pll_cfg0_apb" description="pll_postdiv2 [30:28]&lt;br&gt;Level-2 output clock divider of the PLL.&lt;br&gt;pll_postdiv1 [26:24]&lt;br&gt;Level-1 output clock divider of the PLL.&lt;br&gt;pll_frac [23:0]&lt;br&gt;Decimal clock divider of the PLL." range="30:0" value="0x00000000" property="RW"/>
				<Register offset="0x0010"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG5" description="a DPLL-2 configuration register." value="0x00000000" startoffset="0x0014">
				<Member name="reserved" description="Reserved." range="31:27" value="0x00" property="RW"/>
				<Member name="ddr_pll_cfg1_apb" description="pll_bypass [26]&lt;br&gt;PLL clock frequency division bypass.&lt;br&gt;0: not bypassed&lt;br&gt;1: bypassed&lt;br&gt;pll_dsmpd [25]&lt;br&gt;APLL decimal division control.&lt;br&gt;0: decimal frequency-division mode&lt;br&gt;1: integral frequency-division mode&lt;br&gt;pll_dacpd[24]&lt;br&gt;PLL test signal control.&lt;br&gt;0: normal working mode&lt;br&gt;1: power-down mode&lt;br&gt;pll_foutpostdivpd[23]&lt;br&gt;Power down control for the PLL FOUTPOSTDIV output.&lt;br&gt;0: normal clock output&lt;br&gt;1: no output clock&lt;br&gt;pll_fout4phasepd[22]&lt;br&gt;Power down control for the PLL FOUT0?4 output.&lt;br&gt;0: normal clock output&lt;br&gt;1: no output clock&lt;br&gt;pll_foutvcopd[21]&lt;br&gt;Power down control for the PLL FOUTVCO output.&lt;br&gt;0: normal clock output&lt;br&gt;1: no output clock&lt;br&gt;pll_pd[20]&lt;br&gt;PLL power down control.&lt;br&gt;0: normal working mode&lt;br&gt;1: power-down mode&lt;br&gt;pll_refdiv[17:12]&lt;br&gt;Clock divider of the PLL reference clock.&lt;br&gt;pll_fbdiv[11:0]&lt;br&gt;Integer clock frequency multiplier of the PLL." range="26:0" value="0x0000000" property="RW"/>
				<Register offset="0x0014"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG8" description="a VPLL-1 configuration register." value="0x00000000" startoffset="0x0020">
				<Member name="reserved" description="Reserved." range="31" value="0x0" property="RW"/>
				<Member name="vpll_ctrl0" description="pll_postdiv2 [30:28]&lt;br&gt;Level-2 output clock divider of the PLL.&lt;br&gt;pll_postdiv1 [26:24]&lt;br&gt;Level-1 output clock divider of the PLL.&lt;br&gt;pll_frac [23:0]&lt;br&gt;Decimal clock divider of the PLL." range="30:0" value="0x00000000" property="RW"/>
				<Register offset="0x0020"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG9" description="a VPLL-2 configuration register." value="0x00000000" startoffset="0x0024">
				<Member name="reserved" description="Reserved." range="31:27" value="0x00" property="RW"/>
				<Member name="vpll_ctrl1" description="pll_bypass [26]&lt;br&gt;PLL clock frequency division bypass.&lt;br&gt;0: not bypassed&lt;br&gt;1: bypassed&lt;br&gt;pll_dsmpd [25]&lt;br&gt;PLL decimal division control.&lt;br&gt;0: decimal frequency-division mode&lt;br&gt;1: integral frequency-division mode&lt;br&gt;pll_dacpd[24]&lt;br&gt;PLL test signal control.&lt;br&gt;0: normal working mode&lt;br&gt;1: power-down mode&lt;br&gt;pll_foutpostdivpd[23]&lt;br&gt;Power down control for the PLL FOUTPOSTDIV output.&lt;br&gt;0: normal clock output&lt;br&gt;1: no output clock&lt;br&gt;pll_fout4phasepd[22]&lt;br&gt;Power down control for the PLL FOUT0?4 output.&lt;br&gt;0: normal clock output&lt;br&gt;1: no output clock&lt;br&gt;pll_foutvcopd[21]&lt;br&gt;Power down control for the PLL FOUTVCO output.&lt;br&gt;0: normal clock output&lt;br&gt;1: no output clock&lt;br&gt;pll_pd[20]&lt;br&gt;PLL power down control.&lt;br&gt;0: normal working mode&lt;br&gt;1: power-down mode&lt;br&gt;pll_refdiv[17:12]&lt;br&gt;Clock divider of the PLL reference clock.&lt;br&gt;pll_fbdiv[11:0]&lt;br&gt;Integer clock frequency multiplier of the PLL." range="26:0" value="0x0000000" property="RW"/>
				<Register offset="0x0024"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG10" description="an HPLL-1 configuration register." value="0x00000000" startoffset="0x0028">
				<Member name="reserved" description="Reserved." range="31" value="0x0" property="RW"/>
				<Member name="hpll_ctrl0" description="pll_postdiv2 [30:28]&lt;br&gt;Level-2 output clock divider of the PLL.&lt;br&gt;pll_postdiv1 [26:24]&lt;br&gt;Level-1 output clock divider of the PLL.&lt;br&gt;pll_frac [23:0]&lt;br&gt;Decimal clock divider of the PLL." range="30:0" value="0x00000000" property="RW"/>
				<Register offset="0x0028"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG11" description="an HPLL-2 configuration register." value="0x00000000" startoffset="0x002C">
				<Member name="reserved" description="Reserved." range="31:27" value="0x00" property="RW"/>
				<Member name="hpll_ctrl1" description="pll_bypass [26]&lt;br&gt;PLL clock frequency division bypass.&lt;br&gt;0: not bypassed&lt;br&gt;1: bypassed&lt;br&gt;pll_dsmpd [25]&lt;br&gt;PLL decimal division control.&lt;br&gt;0: decimal frequency-division mode&lt;br&gt;1: integral frequency-division mode&lt;br&gt;pll_dacpd[24]&lt;br&gt;PLL test signal control.&lt;br&gt;0: normal working mode&lt;br&gt;1: power-down mode&lt;br&gt;pll_foutpostdivpd[23]&lt;br&gt;Power down control for the PLL FOUTPOSTDIV output.&lt;br&gt;0: normal clock output&lt;br&gt;1: no output clock&lt;br&gt;pll_fout4phasepd[22]&lt;br&gt;Power down control for the PLL FOUT0?4 output.&lt;br&gt;0: normal clock output&lt;br&gt;1: no output clock&lt;br&gt;pll_foutvcopd[21]&lt;br&gt;Power down control for the PLL FOUTVCO output.&lt;br&gt;0: normal clock output&lt;br&gt;1: no output clock&lt;br&gt;pll_pd[20]&lt;br&gt;PLL power down control.&lt;br&gt;0: normal working mode&lt;br&gt;1: power-down mode&lt;br&gt;pll_refdiv[17:12]&lt;br&gt;Clock divider of the PLL reference clock.&lt;br&gt;pll_fbdiv[11:0]&lt;br&gt;Integer clock frequency multiplier of the PLL." range="26:0" value="0x0000000" property="RW"/>
				<Register offset="0x002C"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG12" description="an EPLL-1 configuration register." value="0x00000000" startoffset="0x0030">
				<Member name="reserved" description="Reserved." range="31" value="0x0" property="RW"/>
				<Member name="epll_ctrl0" description="pll_postdiv2 [30:28]&lt;br&gt;Level-2 output clock divider of the PLL.&lt;br&gt;pll_postdiv1 [26:24]&lt;br&gt;Level-1 output clock divider of the PLL.&lt;br&gt;pll_frac [23:0]&lt;br&gt;Decimal clock divider of the PLL." range="30:0" value="0x00000000" property="RW"/>
				<Register offset="0x0030"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG13" description="an EPLL-2 configuration register." value="0x00000000" startoffset="0x0034">
				<Member name="reserved" description="Reserved." range="31:27" value="0x00" property="RW"/>
				<Member name="epll_ctrl1" description="pll_bypass [26]&lt;br&gt;PLL clock frequency division bypass.&lt;br&gt;0: not bypassed&lt;br&gt;1: bypassed&lt;br&gt;pll_dsmpd [25]&lt;br&gt;PLL decimal division control.&lt;br&gt;0: decimal frequency-division mode&lt;br&gt;1: integral frequency-division mode&lt;br&gt;pll_dacpd[24]&lt;br&gt;PLL test signal control.&lt;br&gt;0: normal working mode&lt;br&gt;1: power-down mode&lt;br&gt;pll_foutpostdivpd[23]&lt;br&gt;Power down control for the PLL FOUTPOSTDIV output.&lt;br&gt;0: normal clock output&lt;br&gt;1: no output clock&lt;br&gt;pll_fout4phasepd[22]&lt;br&gt;Power down control for the PLL FOUT0?4 output.&lt;br&gt;0: normal clock output&lt;br&gt;1: no output clock&lt;br&gt;pll_foutvcopd[21]&lt;br&gt;Power down control for the PLL FOUTVCO output.&lt;br&gt;0: normal clock output&lt;br&gt;1: no output clock&lt;br&gt;pll_pd[20]&lt;br&gt;PLL power down control.&lt;br&gt;0: normal working mode&lt;br&gt;1: power-down mode&lt;br&gt;pll_refdiv[17:12]&lt;br&gt;Clock divider of the PLL reference clock.&lt;br&gt;pll_fbdiv[11:0]&lt;br&gt;Integer clock frequency multiplier of the PLL." range="26:0" value="0x0000000" property="RW"/>
				<Register offset="0x0034"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG16" description="a QPLL-1 configuration register (not supported by Hi3719M V100 andHi3718M V100)." value="0x00000000" startoffset="0x0040">
				<Member name="reserved" description="Reserved." range="31" value="0x0" property="RW"/>
				<Member name="qpll_ctrl0" description="pll_postdiv2 [30:28]&lt;br&gt;Level-2 output clock divider of the PLL.&lt;br&gt;pll_postdiv1 [26:24]&lt;br&gt;Level-1 output clock divider of the PLL.&lt;br&gt;pll_frac [23:0]&lt;br&gt;Decimal clock divider of the PLL." range="30:0" value="0x00000000" property="RW"/>
				<Register offset="0x0040"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG17" description="a QPLL-2 configuration register (not supported by Hi3719M V100 andHi3718M V100)." value="0x00000000" startoffset="0x0044">
				<Member name="reserved" description="Reserved." range="31:27" value="0x00" property="RW"/>
				<Member name="qpll_ctrl1" description="pll_bypass [26]&lt;br&gt;PLL clock frequency division bypass.&lt;br&gt;0: not bypassed&lt;br&gt;1: bypassed&lt;br&gt;pll_dsmpd [25]&lt;br&gt;PLL decimal division control.&lt;br&gt;0: decimal frequency-division mode&lt;br&gt;1: integral frequency-division mode&lt;br&gt;pll_dacpd[24]&lt;br&gt;PLL test signal control.&lt;br&gt;0: normal working mode&lt;br&gt;1: power-down mode&lt;br&gt;pll_foutpostdivpd[23]&lt;br&gt;Power down control for the PLL FOUTPOSTDIV output.&lt;br&gt;0: normal clock output&lt;br&gt;1: no output clock&lt;br&gt;pll_fout4phasepd[22]&lt;br&gt;Power down control for the PLL FOUT0?4 output.&lt;br&gt;0: normal clock output&lt;br&gt;1: no output clock&lt;br&gt;pll_foutvcopd[21]&lt;br&gt;Power down control for the PLL FOUTVCO output.&lt;br&gt;0: normal clock output&lt;br&gt;1: no output clock&lt;br&gt;pll_pd[20]&lt;br&gt;PLL power down control.&lt;br&gt;0: normal working mode&lt;br&gt;1: power-down mode&lt;br&gt;pll_refdiv[17:12]&lt;br&gt;Clock divider of the PLL reference clock.&lt;br&gt;pll_fbdiv[11:0]&lt;br&gt;Integer clock frequency multiplier of the PLL." range="26:0" value="0x0000000" property="RW"/>
				<Register offset="0x0044"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG18" description="a CPU_LP clock and soft reset control register." value="0x00000204" startoffset="0x0048">
				<Member name="reserved" description="Reserved." range="31:11" value="0x000000" property="RW"/>
				<Member name="cpu_sw_begin_cfg" description="CPU switch start.&lt;br&gt;0: not started&lt;br&gt;1: started" range="10" value="0x0" property="RW"/>
				<Member name="cpu_begin_cfg_bypass" description="CPU switch bypass.&lt;br&gt;0: signal output by the state machine&lt;br&gt;1: signal configured by registers" range="9" value="0x1" property="RW"/>
				<Member name="cpu_div_cfg_bypass" description="CPU frequency division bypass.&lt;br&gt;0: signal output by the state machine&lt;br&gt;1: signal configured by registers" range="8" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved." range="7:6" value="0x0" property="RW"/>
				<Member name="cpu_freq_div_cfg_crg" description="Clock divider of the CPU clock source.&lt;br&gt;00: divided by 1&lt;br&gt;01: divided by 2&lt;br&gt;10: divided by 3&lt;br&gt;11: divided by 4" range="5:4" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved." range="3" value="0x0" property="RW"/>
				<Member name="cpu_freq_sel_cfg_crg" description="CPU clock source select.&lt;br&gt;000: APLL output&lt;br&gt;001: 750 MHz&lt;br&gt;010: DPLL output&lt;br&gt;011: 1500 MHz&lt;br&gt;100: 24 MHz&lt;br&gt;101: 1200 MHz&lt;br&gt;110: 400 MHz&lt;br&gt;111: 600 MHz" range="2:0" value="0x4" property="RW"/>
				<Register offset="0x0048"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG19" description="a PMC_PLL clock and soft reset control register." value="0x000023E8" startoffset="0x004C">
				<Member name="reserved" description="Reserved." range="31:14" value="0x00000" property="RW"/>
				<Member name="pll_cfg_bypass" description="PLL configuration bypass.&lt;br&gt;0: signal output by the state machine&lt;br&gt;1: signal configured by registers" range="13" value="0x1" property="RW"/>
				<Member name="lock_bypass" description="Lock bypass.&lt;br&gt;0: use the PLL lock signal&lt;br&gt;1: not use the PLL lock signal" range="12" value="0x0" property="RW"/>
				<Member name="timeout_plllock" description="PLL lock timeout period (in μs)." range="11:0" value="0x3E8" property="RW"/>
				<Register offset="0x004C"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG20" description="a CPU-1 clock and soft reset control register." value="0x00020A00" startoffset="0x0050">
				<Member name="reserved" description="Reserved." range="31:28" value="0x0" property="RW"/>
				<Member name="sc_wd_srst_req" description="WDG soft reset request.&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="27:26" value="0x0" property="RW"/>
				<Member name="cluster_dbg_srst_req" description="DBG soft reset request.&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="25:24" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved." range="23" value="0x0" property="RW"/>
				<Member name="cluster_scu_srst_req" description="SCU soft reset request.&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="22" value="0x0" property="RW"/>
				<Member name="cluster_peri_srst_req" description="Peripheral soft reset request.&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="21" value="0x0" property="RW"/>
				<Member name="cs_srst_req" description="CS soft reset request.&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="20" value="0x0" property="RW"/>
				<Member name="neon_srst_req" description="NEON soft reset request.&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="19:18" value="0x0" property="RW"/>
				<Member name="arm_srst_req" description="CPU soft reset request.&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="17:16" value="0x2" property="RW"/>
				<Member name="reserved" description="Reserved." range="15:12" value="0x0" property="RW"/>
				<Member name="a9_peri_cken" description="Periclk clock gating.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="11" value="0x1" property="RW"/>
				<Member name="reserved" description="Reserved." range="10" value="0x0" property="RW"/>
				<Member name="a9_pclkdbg_cken" description="Pclkdbg clock gating.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="9" value="0x1" property="RW"/>
				<Member name="reserved" description="Reserved." range="8:5" value="0x0" property="RW"/>
				<Member name="l2_clkoff_sys" description="L2 clock disable.&lt;br&gt;0: enabled&lt;br&gt;1: disabled" range="4" value="0x0" property="RW"/>
				<Member name="neon_clkoff_sys" description="NEON clock disable.&lt;br&gt;0: enabled&lt;br&gt;1: disabled" range="3:2" value="0x0" property="RW"/>
				<Member name="cpu_clkoff_sys" description="CPU clock disable.&lt;br&gt;0: enabled&lt;br&gt;1: disabled" range="1:0" value="0x0" property="RW"/>
				<Register offset="0x0050"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG21" description="a CPU-2 clock and soft reset control register." value="0x00000300" startoffset="0x0054">
				<Member name="reserved" description="Reserved." range="31:11" value="0x000000" property="RW"/>
				<Member name="peri_clk_div" description="Ratio of the peripheral clock frequency to the CPU working clock frequency.&lt;br&gt;000: divided by 1&lt;br&gt;001: divided by 2&lt;br&gt;010: divided by 3&lt;br&gt;011: divided by 4&lt;br&gt;100: divided by 5&lt;br&gt;101: divided by 6&lt;br&gt;110: divided by 7&lt;br&gt;111: divided by 8" range="10:8" value="0x3" property="RW"/>
				<Member name="reserved" description="Reserved." range="7:2" value="0x00" property="RW"/>
				<Member name="l2_clk_div" description="Ratio of the L2 clock frequency to the CPU working clock frequency.&lt;br&gt;00: divided by 1&lt;br&gt;01: divided by 2&lt;br&gt;10: divided by 3&lt;br&gt;11: divided by 4" range="1:0" value="0x0" property="RW"/>
				<Register offset="0x0054"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG22" description="an SYS clock and soft reset control register." value="0x01010401" startoffset="0x0058">
				<Member name="reserved" description="Reserved." range="31:14" value="0x00404" property="RW"/>
				<Member name="core_bus_clk_div" description="Core bus clock divider.&lt;br&gt;00: divided by 1&lt;br&gt;01: divided by 2&lt;br&gt;10: divided by 3&lt;br&gt;11: divided by 4" range="13:12" value="0x0" property="RW"/>
				<Member name="mde3_clk_sel" description="Media3 bus clock select.&lt;br&gt;00: 24 MHz&lt;br&gt;01: 300 MHz&lt;br&gt;10: 400 MHz&lt;br&gt;11: 345.6 MHz" range="11:10" value="0x1" property="RW"/>
				<Member name="mde2_clk_sel" description="Media2 bus clock select.&lt;br&gt;00: 24 MHz&lt;br&gt;01: 300 MHz&lt;br&gt;10: 400 MHz&lt;br&gt;11: 345.6 MHz" range="9:8" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved." range="7:6" value="0x0" property="RW"/>
				<Member name="mde1_clk_sel" description="Media1 bus clock select.&lt;br&gt;00: 24 MHz&lt;br&gt;01: 200 MHz&lt;br&gt;10: 250 MHz&lt;br&gt;11: reserved" range="5:4" value="0x0" property="RW"/>
				<Member name="mde0_clk_sel" description="Media0 bus clock select.&lt;br&gt;00: 24 MHz&lt;br&gt;01: 300 MHz&lt;br&gt;10: 400 MHz&lt;br&gt;11: 345.6 MHz" range="3:2" value="0x0" property="RW"/>
				<Member name="core_bus_clk_sel" description="Core bus clock select.&lt;br&gt;00: 24 MHz&lt;br&gt;01: 200 MHz&lt;br&gt;10: 100 MHz&lt;br&gt;11: reserved" range="1:0" value="0x1" property="RW"/>
				<Register offset="0x0058"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG23" description="an SFC clock and soft reset control register." value="0x00000001" startoffset="0x005C">
				<Member name="reserved" description="Reserved." range="31:11" value="0x000000" property="RW"/>
				<Member name="sfc_clk_sel" description="SFC clock select.&lt;br&gt;0XX: 12 MHz&lt;br&gt;100: 75 MHz&lt;br&gt;101: 100 MHz&lt;br&gt;110: 50 MHz&lt;br&gt;111: 37.5 MHz" range="10:8" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved." range="7:5" value="0x0" property="RW"/>
				<Member name="sfc_srst_req" description="SFC soft reset request.&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="4" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved." range="3:1" value="0x0" property="RW"/>
				<Member name="sfc_cken" description="SFC clock gating.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="0" value="0x1" property="RW"/>
				<Register offset="0x005C"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG24" description="a NANDC clock and soft reset control register." value="0x00000001" startoffset="0x0060">
				<Member name="reserved" description="Reserved." range="31:11" value="0x000000" property="RW"/>
				<Member name="nf_clk_sel" description="NANDC clock select.&lt;br&gt;0XX: 24 MHz&lt;br&gt;100: 200 MHz&lt;br&gt;101: 150 MHz&lt;br&gt;110: 125 MHz&lt;br&gt;111: 100 MHz" range="10:8" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved." range="7:5" value="0x0" property="RW"/>
				<Member name="nf_srst_req" description="NANDC soft reset request.&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="4" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved." range="3:1" value="0x0" property="RW"/>
				<Member name="nf_cken" description="NANDC clock gating.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="0" value="0x1" property="RW"/>
				<Register offset="0x0060"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG25" description="a DDR clock and soft reset control register." value="0x0000100F" startoffset="0x0064">
				<Member name="reserved" description="Reserved." range="31:13" value="0x00000" property="RW"/>
				<Member name="ddrt_cken" description="DDRT clock gating.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="12" value="0x1" property="RW"/>
				<Member name="reserved" description="Reserved." range="11" value="0x0" property="RW"/>
				<Member name="ddrt_srst_req" description="DDRT soft reset request.&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="10" value="0x0" property="RW"/>
				<Member name="ddrc_srst_req" description="DDRC PRST soft reset request.&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="9" value="0x0" property="RW"/>
				<Member name="hipack_srst_req" description="HIPACK PRST soft reset request.&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="8" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved." range="7:5" value="0x0" property="RW"/>
				<Member name="ddrphy_clk_sel" description="DDR PHY clock select.&lt;br&gt;0: 400 MHz&lt;br&gt;1: 200 MHz" range="4" value="0x0" property="RW"/>
				<Member name="ddrc_cken" description="DDRC PCLK clock gating.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="3" value="0x1" property="RW"/>
				<Member name="hipack_cken" description="HIPACK PCLK clock gating.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="2" value="0x1" property="RW"/>
				<Member name="ddrphy_cken" description="DDR PHY clock gating.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="1" value="0x1" property="RW"/>
				<Member name="ddr_cken" description="DDRC clock gating.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="0" value="0x1" property="RW"/>
				<Register offset="0x0064"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG26" description="a UART clock and soft reset control register." value="0x01011101" startoffset="0x0068">
				<Member name="reserved" description="Reserved." range="31:14" value="0x00404" property="RW"/>
				<Member name="uart4_srst_req" description="UART 4 soft reset request (reserved for Hi3716M V400, Hi3719M V100 and Hi3718M V100).&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="13" value="0x0" property="RW"/>
				<Member name="uart4_cken" description="UART 4 clock gating (reserved for Hi3716M V400, Hi3719M V100 and Hi3718M V100).&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="12" value="0x1" property="RW"/>
				<Member name="reserved" description="Reserved." range="11:10" value="0x0" property="RW"/>
				<Member name="uart3_srst_req" description="UART 3 soft reset request (reserved for Hi3719M V100 and Hi3718M V100).&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="9" value="0x0" property="RW"/>
				<Member name="uart3_cken" description="UART 3 clock gating (reserved for Hi3719M V100 and Hi3718M V100).&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="8" value="0x1" property="RW"/>
				<Member name="reserved" description="Reserved." range="7:6" value="0x0" property="RW"/>
				<Member name="uart2_srst_req" description="UART 2 soft reset request.&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="5" value="0x0" property="RW"/>
				<Member name="uart2_cken" description="UART 2 clock gating.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="4" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved." range="3:2" value="0x0" property="RW"/>
				<Member name="uart1_srst_req" description="UART 1 soft reset request.&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="1" value="0x0" property="RW"/>
				<Member name="uart1_cken" description="UART 1 clock gating.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="0" value="0x1" property="RW"/>
				<Register offset="0x0068"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG27" description="an I2C clock and soft reset control register." value="0x00111111" startoffset="0x006C">
				<Member name="reserved" description="Reserved." range="31:22" value="0x000" property="RW"/>
				<Member name="i2c4_srst_req" description="I2C4 soft reset request (reserved for Hi3719M V100 and Hi3718M V100).&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="21" value="0x0" property="RW"/>
				<Member name="i2c4_cken" description="I2C4 clock gating (reserved for Hi3719M V100 and Hi3718M V100).&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="20" value="0x1" property="RW"/>
				<Member name="reserved" description="Reserved." range="19:18" value="0x0" property="RW"/>
				<Member name="i2c3_srst_req" description="I2C3 soft reset request (reserved for Hi3719M V100 and Hi3718M V100).&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="17" value="0x0" property="RW"/>
				<Member name="i2c3_cken" description="I2C3 clock gating (reserved for Hi3719M V100 and Hi3718M V100).&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="16" value="0x1" property="RW"/>
				<Member name="reserved" description="Reserved." range="15:14" value="0x0" property="RW"/>
				<Member name="i2c2_srst_req" description="I2C2 soft reset request.&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="13" value="0x0" property="RW"/>
				<Member name="i2c2_cken" description="I2C2 clock gating.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="12" value="0x1" property="RW"/>
				<Member name="reserved" description="Reserved." range="11:10" value="0x0" property="RW"/>
				<Member name="i2c1_srst_req" description="I2C1 soft reset request.&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="9" value="0x0" property="RW"/>
				<Member name="i2c1_cken" description="I2C1 clock gating.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="8" value="0x1" property="RW"/>
				<Member name="reserved" description="Reserved." range="7:6" value="0x0" property="RW"/>
				<Member name="i2c0_srst_req" description="I2C0 soft reset request.&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="5" value="0x0" property="RW"/>
				<Member name="i2c0_cken" description="I2C0 clock gating.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="4" value="0x1" property="RW"/>
				<Member name="reserved" description="Reserved." range="3:2" value="0x0" property="RW"/>
				<Member name="i2c_qam_srst_req" description="QAM I2C soft reset request (reserved for Hi3719M V100 and Hi3718M V100).&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="1" value="0x0" property="RW"/>
				<Member name="i2c_qam_cken" description="QAM I2C clock gating (reserved for Hi3719M V100 and Hi3718M V100).&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="0" value="0x1" property="RW"/>
				<Register offset="0x006C"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG28" description="an SSP clock and soft reset control register." value="0x00000011" startoffset="0x0070">
				<Member name="reserved" description="Reserved." range="31:6" value="0x0000000" property="RW"/>
				<Member name="ssp1_srst_req" description="SSP1 soft reset request (reserved for Hi3719M V100 and Hi3718M V100).&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="5" value="0x0" property="RW"/>
				<Member name="ssp1_cken" description="SSP1 clock gating (reserved for Hi3719M V100 and Hi3718M V100).&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="4" value="0x1" property="RW"/>
				<Member name="reserved" description="Reserved." range="3:2" value="0x0" property="RW"/>
				<Member name="ssp0_srst_req" description="SSP0 soft reset request.&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="1" value="0x0" property="RW"/>
				<Member name="ssp0_cken" description="SSP0 clock gating.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="0" value="0x1" property="RW"/>
				<Register offset="0x0070"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG29" description="an SCI clock and soft reset control register." value="0x00000011" startoffset="0x0074">
				<Member name="reserved" description="Reserved." range="31:6" value="0x0000000" property="RW"/>
				<Member name="sci1_srst_req" description="SCI1 soft reset request (reserved for Hi3719M V100 and Hi3718M V100).&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="5" value="0x0" property="RW"/>
				<Member name="sci1_cken" description="SCI1 clock gating (reserved for Hi3719M V100 and Hi3718M V100).&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="4" value="0x1" property="RW"/>
				<Member name="reserved" description="Reserved." range="3:2" value="0x0" property="RW"/>
				<Member name="sci0_srst_req" description="SCI0 soft reset request.&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="1" value="0x0" property="RW"/>
				<Member name="sci0_cken" description="SCI0 clock gating.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="0" value="0x1" property="RW"/>
				<Register offset="0x0074"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG30" description="a VDH clock and soft reset control register." value="0x00000003" startoffset="0x0078">
				<Member name="reserved" description="Reserved." range="31:18" value="0x0000" property="RW"/>
				<Member name="vdhclk_loaden" description="VDH pulse filter/frequency scale enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="17" value="0x0" property="RW"/>
				<Member name="vdhclk_skipcfg" description="VDH pulse filter/frequency scale.&lt;br&gt;0x0: No pulse is filtered.&lt;br&gt;0x1: One pulse is filtered.&lt;br&gt;0x2: Two pulses are filtered.&lt;br&gt;The rule applies to other values." range="16:12" value="0x00" property="RW"/>
				<Member name="reserved" description="Reserved." range="11:10" value="0x0" property="RW"/>
				<Member name="vdh_clk_sel" description="VDH clock select.&lt;br&gt;00: 300 MHz&lt;br&gt;01: 250 MHz&lt;br&gt;10: 150 MHz&lt;br&gt;11: Reserved" range="9:8" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved." range="7" value="0x0" property="RW"/>
				<Member name="vdh_mfd_srst_req" description="MFD soft reset request.&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="6" value="0x0" property="RW"/>
				<Member name="vdh_scd_srst_req" description="SCD soft reset request.&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="5" value="0x0" property="RW"/>
				<Member name="vdh_all_srst_req" description="VDH main soft reset request.&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="4" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved." range="3:2" value="0x0" property="RW"/>
				<Member name="vdhdsp_cken" description="VDH DSP clock gating.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="1" value="0x1" property="RW"/>
				<Member name="vdh_cken" description="VDH clock gating.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="0" value="0x1" property="RW"/>
				<Register offset="0x0078"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG31" description="a JPGD clock and soft reset control register." value="0x00000001" startoffset="0x007C">
				<Member name="reserved" description="Reserved." range="31:9" value="0x000000" property="RW"/>
				<Member name="jpgd_clk_sel" description="JPGD clock select.&lt;br&gt;0: 200 MHz&lt;br&gt;1: 150 MHz" range="8" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved." range="7:5" value="0x0" property="RW"/>
				<Member name="jpgd_srst_req" description="JPGD soft reset request.&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="4" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved." range="3:1" value="0x0" property="RW"/>
				<Member name="jpgd_cken" description="JPGD clock gating.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="0" value="0x1" property="RW"/>
				<Register offset="0x007C"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG33" description="a PGD clock and soft reset control register." value="0x00000001" startoffset="0x0084">
				<Member name="reserved" description="Reserved." range="31:5" value="0x0000000" property="RW"/>
				<Member name="pgd_srst_req" description="PGD soft reset request.&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="4" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved." range="3:1" value="0x0" property="RW"/>
				<Member name="pgd_cken" description="PGD clock gating.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="0" value="0x1" property="RW"/>
				<Register offset="0x0084"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG34" description="a BPD clock and soft reset control register." value="0x00000001" startoffset="0x0088">
				<Member name="reserved" description="Reserved." range="31:5" value="0x0000000" property="RW"/>
				<Member name="bpd_srst_req" description="BPD soft reset request.&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="4" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved." range="3:1" value="0x0" property="RW"/>
				<Member name="bpd_cken" description="BPD clock gating.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="0" value="0x1" property="RW"/>
				<Register offset="0x0088"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG35" description="a VENC clock and soft reset control register." value="0x00000001" startoffset="0x008C">
				<Member name="reserved" description="Reserved." range="31:18" value="0x0000" property="RW"/>
				<Member name="reserved" description="Reserved." range="17:10" value="0x00" property="RW"/>
				<Member name="venc_clk_sel_bus" description="VENC clock source select.&lt;br&gt;0: asynchronous clock&lt;br&gt;1: AXI" range="9" value="0x0" property="RW"/>
				<Member name="venc_clk_sel" description="VENC clock select.&lt;br&gt;00: 200 MHz&lt;br&gt;01: Reserved&lt;br&gt;10: 150 MHz&lt;br&gt;11: 100 MHz" range="8:7" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved." range="6:5" value="0x0" property="RW"/>
				<Member name="venc_srst_req" description="VENC soft reset request.&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="4" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved." range="3:1" value="0x0" property="RW"/>
				<Member name="venc_cken" description="VENC clock gating.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="0" value="0x1" property="RW"/>
				<Register offset="0x008C"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG36" description="a JPGE clock and soft reset control register (not supported by Hi3719MV100 and Hi3718M V100)." value="0x00000001" startoffset="0x0090">
				<Member name="reserved" description="Reserved." range="31:11" value="0x000000" property="RW"/>
				<Member name="jpge_clk_sel_bus" description="JPGE clock select.&lt;br&gt;0: asynchronous mode&lt;br&gt;1: AXI" range="10" value="0x0" property="RW"/>
				<Member name="jpge_clk_sel" description="JPGE clock select.&lt;br&gt;00: 250 MHz&lt;br&gt;01: 300 MHz&lt;br&gt;10: 200 MHz&lt;br&gt;11: reserved" range="9:8" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved." range="7:5" value="0x0" property="RW"/>
				<Member name="jpge_srst_req" description="JPGE soft reset request.&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="4" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved." range="3:1" value="0x0" property="RW"/>
				<Member name="jpge_cken" description="JPGE clock gating.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="0" value="0x1" property="RW"/>
				<Register offset="0x0090"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG37" description="a TDE clock and soft reset control register." value="0x00000001" startoffset="0x0094">
				<Member name="reserved" description="Reserved." range="31:10" value="0x000000" property="RW"/>
				<Member name="tde_clk_sel" description="TDE clock select.&lt;br&gt;00: 400 MHz&lt;br&gt;01: 500 MHz&lt;br&gt;10: 432 MHz&lt;br&gt;11: 300 MHz" range="9:8" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved." range="7:5" value="0x0" property="RW"/>
				<Member name="tde_srst_req" description="TDE soft reset request.&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="4" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved." range="3:1" value="0x0" property="RW"/>
				<Member name="tde_cken" description="TDE clock gating.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="0" value="0x1" property="RW"/>
				<Register offset="0x0094"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG39" description="an SDIO 0 (AHB 1) clock and soft reset control register." value="0x00000003" startoffset="0x009C">
				<Member name="reserved" description="Reserved." range="31:19" value="0x0000" property="RW"/>
				<Member name="sdio0_drv_ps_sel" description="Phase shift of the SDIO0 driver clock.&lt;br&gt;000: 0°&lt;br&gt;001: 45?&lt;br&gt;010: 90?&lt;br&gt;011: 135?&lt;br&gt;100: 180?&lt;br&gt;101: 225°&lt;br&gt;110: 270?&lt;br&gt;111: 315?" range="18:16" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved." range="15" value="0x0" property="RW"/>
				<Member name="sdio0_sap_ps_sel" description="Phase shift of the SDIO 0 sampling clock.&lt;br&gt;000: 0°&lt;br&gt;001: 45?&lt;br&gt;010: 90?&lt;br&gt;011: 135?&lt;br&gt;100: 180?&lt;br&gt;101: 225°&lt;br&gt;110: 270?&lt;br&gt;111: 315?" range="14:12" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved." range="11:10" value="0x0" property="RW"/>
				<Member name="sdio0_clk_sel" description="SDIO 0 clock select.&lt;br&gt;00: 75 MHz&lt;br&gt;01: 100 MHz&lt;br&gt;10: 50 MHz&lt;br&gt;11: 15 MHz" range="9:8" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved." range="7:5" value="0x0" property="RW"/>
				<Member name="sdio0_srst_req" description="SDIO 0 soft reset request.&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="4" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved." range="3:2" value="0x0" property="RW"/>
				<Member name="sdio0_cken" description="SDIO 0 clock gating.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="1" value="0x1" property="RW"/>
				<Member name="sdio0_bus_cken" description="SDIO 0 bus clock gating.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="0" value="0x1" property="RW"/>
				<Register offset="0x009C"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG40" description="an SDIO 1 (AHB 0) clock and soft reset control register." value="0x00000003" startoffset="0x00A0">
				<Member name="reserved" description="Reserved." range="31:19" value="0x0000" property="RW"/>
				<Member name="sdio1_drv_ps_sel" description="Phase shift of the SDIO 1 driver clock.&lt;br&gt;000: 0°&lt;br&gt;001: 45°&lt;br&gt;010: 90°&lt;br&gt;011: 135°&lt;br&gt;100: 180°&lt;br&gt;101: 225°&lt;br&gt;110: 270°&lt;br&gt;111: 315°" range="18:16" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved." range="15" value="0x0" property="RW"/>
				<Member name="sdio1_sap_ps_sel" description="Phase shift of the SDIO 1 sampling clock.&lt;br&gt;000: 0&lt;br&gt;001: 45°&lt;br&gt;010: 90°&lt;br&gt;011: 135°&lt;br&gt;100: 180°&lt;br&gt;101: 225°&lt;br&gt;110: 270°&lt;br&gt;111: 315°" range="14:12" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved." range="11:10" value="0x0" property="RW"/>
				<Member name="sdio1_clk_sel" description="SDIO 1 clock select.&lt;br&gt;00: 75 MHz&lt;br&gt;01: 100 MHz&lt;br&gt;10: 50 MHz&lt;br&gt;11: 15 MHz" range="9:8" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved." range="7:5" value="0x0" property="RW"/>
				<Member name="sdio1_srst_req" description="SDIO 1 soft reset request.&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="4" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved." range="3:2" value="0x0" property="RW"/>
				<Member name="sdio1_cken" description="SDIO 1 clock gating.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="1" value="0x1" property="RW"/>
				<Member name="sdio1_bus_cken" description="SDIO 1 clock gating.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="0" value="0x1" property="RW"/>
				<Register offset="0x00A0"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG41" description="a DMA clock and soft reset control register." value="0x00000001" startoffset="0x00A4">
				<Member name="reserved" description="Reserved." range="31:5" value="0x0000000" property="RW"/>
				<Member name="dmac_srst_req" description="DMA soft reset request.&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="4" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved." range="3:1" value="0x0" property="RW"/>
				<Member name="dmac_cken" description="DMA clock gating.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="0" value="0x1" property="RW"/>
				<Register offset="0x00A4"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG42" description="an SATA3CTRL clock and soft reset control register (not supported byHi3716M V400, Hi3719M V100 and Hi3718M V100)." value="0x0000001F" startoffset="0x00A8">
				<Member name="reserved" description="Reserved." range="31:10" value="0x000000" property="RW"/>
				<Member name="sata_cko_alive_srst_req" description="SATACTRL CKO_ALIVE soft reset request.&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="9" value="0x0" property="RW"/>
				<Member name="sata_bus_srst_req" description="SATACTRL bus soft reset request.&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="8" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved." range="7:5" value="0x0" property="RW"/>
				<Member name="sata_refclk_cken" description="SATACTRL REFCLK gating.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="4" value="0x1" property="RW"/>
				<Member name="sata_mpll_dword_cken" description="SATACTRL MPLL_DWORD clock gating.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="3" value="0x1" property="RW"/>
				<Member name="sata_cko_alive_cken" description="SATACTRL CKO_ALIVE clock gating.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="2" value="0x1" property="RW"/>
				<Member name="sata_rx0_cken" description="SATACTRL RX clock gating.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="1" value="0x1" property="RW"/>
				<Member name="sata_bus_cken" description="SATACTRL bus clock gating.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="0" value="0x1" property="RW"/>
				<Register offset="0x00A8"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG43" description="a SATA 3 PHY clock and soft reset control register (not supported byHi3716M V400, Hi3719M V100 and Hi3718M V100)." value="0x01010401" startoffset="0x00AC">
				<Member name="reserved" description="Reserved." range="31:9" value="0x008082" property="RW"/>
				<Member name="sata_phy_refclk_sel" description="SATA PHY REFCLK select.&lt;br&gt;0: 50 MHz&lt;br&gt;1: 40 MHz" range="8" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved." range="7:1" value="0x00" property="RW"/>
				<Member name="sata_phy_ref_cken" description="SATA PHY REFCLK gating.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="0" value="0x1" property="RW"/>
				<Register offset="0x00AC"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG46" description="a USB2CTRL clock and soft reset control register." value="0x0003F0FF" startoffset="0x00B8">
				<Member name="reserved" description="Reserved." range="31:18" value="0x0000" property="RW"/>
				<Member name="usb2_otg_phy_srst_req" description="USB2CTRL OTG_PHY soft reset request.&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="17" value="0x1" property="RW"/>
				<Member name="usb2_hst_phy_srst_req" description="USB2CTRL HST_PHY soft reset request.&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="16" value="0x1" property="RW"/>
				<Member name="usb2_utmi2_srst_req" description="USB2CTRL UTMI 2 soft reset request (reserved for Hi3716M V400, Hi3719M V100 and Hi3718M V100).&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="15" value="0x1" property="RW"/>
				<Member name="usb2_utmi1_srst_req" description="USB2CTRL UTMI 1 soft reset request.&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="14" value="0x1" property="RW"/>
				<Member name="usb2_utmi0_srst_req" description="USB2CTRL UTMI 0 soft reset request.&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="13" value="0x1" property="RW"/>
				<Member name="usb2_bus_srst_req" description="USB2CTRL bus soft reset request.&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="12" value="0x1" property="RW"/>
				<Member name="reserved" description="Reserved." range="11:8" value="0x0" property="RW"/>
				<Member name="usb2_utmi2_cken" description="USB2CTRL UTMI 2 clock gating (reserved for Hi3716M V400, Hi3719M V100 and Hi3718M V100).&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="7" value="0x1" property="RW"/>
				<Member name="usb2_utmi1_cken" description="USB2CTRL UTMI 1 clock gating.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="6" value="0x1" property="RW"/>
				<Member name="usb2_utmi0_cken" description="USB2CTRL UTMI 0 clock gating.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="5" value="0x1" property="RW"/>
				<Member name="usb2_hst_phy_cken" description="USB2CTRL HST_PHY clock gating.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="4" value="0x1" property="RW"/>
				<Member name="usb2_otg_utmi_cken" description="USB2CTRL OTG_UTMI clock gating.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="3" value="0x1" property="RW"/>
				<Member name="usb2_ohci12m_cken" description="USB2CTRL OHCI 12 MHz clock gating.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="2" value="0x1" property="RW"/>
				<Member name="usb2_ohci48m_cken" description="USB2CTRL OHCI 48 MHz clock gating.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="1" value="0x1" property="RW"/>
				<Member name="usb2_bus_cken" description="USB2CTRL bus clock gating.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="0" value="0x1" property="RW"/>
				<Register offset="0x00B8"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG47" description="a USB 2 PHY clock and soft reset control register." value="0x00003F07" startoffset="0x00BC">
				<Member name="reserved" description="Reserved." range="31:19" value="0x0000" property="RW"/>
				<Member name="usb2_phy2_refclk_sel" description="USB 2 PHY 2 REFCLK select (reserved for Hi3716M V400, Hi3719M V100 and Hi3718M V100).&lt;br&gt;0: crystal oscillator clock&lt;br&gt;1: 24 MHz internal clock" range="18" value="0x0" property="RW"/>
				<Member name="usb2_phy1_refclk_sel" description="USB 2 PHY 1 REFCLK select (reserved for Hi3716M V400, Hi3719M V100 and Hi3718M V100).&lt;br&gt;0: crystal oscillator clock&lt;br&gt;1: 24 MHz internal clock" range="17" value="0x0" property="RW"/>
				<Member name="usb2_phy0_refclk_sel" description="USB 2 PHY0 REFCLK select.&lt;br&gt;0: crystal oscillator clock&lt;br&gt;1: 24 MHz internal clock" range="16" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved." range="15:14" value="0x0" property="RW"/>
				<Member name="usb2_phy2_srst_treq" description="USB 2 PHY 2 TPOR soft reset request (reserved for Hi3716M V400, Hi3719M V100 and Hi3718M V100).&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="13" value="0x1" property="RW"/>
				<Member name="usb2_phy2_srst_req" description="USB 2 PHY 2 POR soft reset request (reserved for Hi3716M V400, Hi3719M V100 and Hi3718M V100).&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="12" value="0x1" property="RW"/>
				<Member name="usb2_phy1_srst_treq" description="USB 2 PHY 1 TPOR soft reset request (reserved for Hi3716M V400, Hi3719M V100 and Hi3718M V100).&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="11" value="0x1" property="RW"/>
				<Member name="usb2_phy1_srst_req" description="USB 2 PHY 1 POR soft reset request (reserved for Hi3716M V400, Hi3719M V100 and Hi3718M V100).&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="10" value="0x1" property="RW"/>
				<Member name="usb2_phy0_srst_treq" description="USB 2 PHY0 TPOR soft reset request.&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="9" value="0x1" property="RW"/>
				<Member name="usb2_phy0_srst_req" description="USB 2 PHY0 POR soft reset request.&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="8" value="0x1" property="RW"/>
				<Member name="reserved" description="Reserved." range="7:3" value="0x00" property="RW"/>
				<Member name="usb2_phy2_ref_cken" description="USB 2 PHY 2 REFCLK gating (reserved for Hi3716M V400, Hi3719M V100 and Hi3718M V100).&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="2" value="0x1" property="RW"/>
				<Member name="usb2_phy1_ref_cken" description="USB 2 PHY 1 REFCLK gating (reserved for Hi3716M V400, Hi3719M V100 and Hi3718M V100).&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="1" value="0x1" property="RW"/>
				<Member name="usb2_phy0_ref_cken" description="USB 2 PHY0 REFCLK gating.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="0" value="0x1" property="RW"/>
				<Register offset="0x00BC"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG48" description="a CA clock and soft reset control register.&lt;B&gt;CAUTION&lt;/B&gt;Hi3718C V100/Hi3718M V100 does not support the advanced secure CA feature, andtherefore does not have this register.&lt;/li&gt;&lt;/ul&gt;" value="0x00000000" startoffset="0x00C0">
				<Member name="reserved" description="Reserved." range="31:13" value="0x00000" property="RW"/>
				<Member name="ca_ci_clk_sel" description="CA cipher clock select.&lt;br&gt;0: 200 MHz (250 MHz for Hi3719M V100)&lt;br&gt;1: 100 MHz (150 MHz for Hi3719M V100)" range="12" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved." range="11:10" value="0x0" property="RW"/>
				<Member name="ca_ci_srst_req" description="CA cipher soft reset request.&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="9" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved." range="8:0" value="0x000" property="RW"/>
				<Register offset="0x00C0"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG49" description="an SHA clock and soft reset control register." value="0x00000001" startoffset="0x00C4">
				<Member name="reserved" description="Reserved." range="31:5" value="0x0000000" property="RW"/>
				<Member name="sha_srst_req" description="SHA soft reset request.&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="4" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved." range="3:1" value="0x0" property="RW"/>
				<Member name="sha_cken" description="SHA clock gating.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="0" value="0x1" property="RW"/>
				<Register offset="0x00C4"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG50" description="a PMC clock and soft reset control register." value="0x00000011" startoffset="0x00C8">
				<Member name="reserved" description="Reserved." range="31:5" value="0x0000000" property="RW"/>
				<Member name="pmc_srst_req" description="PMC soft reset request.&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="4" value="0x1" property="RW"/>
				<Member name="reserved" description="Reserved." range="3:1" value="0x0" property="RW"/>
				<Member name="pmc_cken" description="PMC clock gating.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="0" value="0x1" property="RW"/>
				<Register offset="0x00C8"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG51A" description="a GSF clock and soft reset control register (not supported by Hi3719M V100and Hi3718M V100)." value="0x00000000" startoffset="0x00CC">
				<Member name="reserved" description="Reserved." range="31:18" value="0x0000" property="RW"/>
				<Member name="gsf_rmii2_clk_oen" description="PAD OEN control for the RMII2 clock.&lt;br&gt;0: output&lt;br&gt;1: input" range="17" value="0x0" property="RW"/>
				<Member name="gsf_rmii2_clk_sel" description="RMII2 clock source select.&lt;br&gt;0: internal CRG&lt;br&gt;1: external component" range="16" value="0x0" property="RW"/>
				<Member name="gsf_rmii1_clk_oen" description="PAD OEN control for the RMII1 clock.&lt;br&gt;0: output&lt;br&gt;1: input" range="15" value="0x0" property="RW"/>
				<Member name="gsf_rmii0_clk_oen" description="PAD OEN control for the RMII0 clock.&lt;br&gt;0: output&lt;br&gt;1: input" range="14" value="0x0" property="RW"/>
				<Member name="gsf_rmii1_clk_sel" description="RMII1 clock source select.&lt;br&gt;0: internal CRG&lt;br&gt;1: external component" range="13" value="0x0" property="RW"/>
				<Member name="gsf_rmii0_clk_sel" description="RMII0 clock source select.&lt;br&gt;0: internal CRG&lt;br&gt;1: external component" range="12" value="0x0" property="RW"/>
				<Member name="gsf_mac1_srst_req" description="gsf mac_if1 soft reset request.&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="11" value="0x0" property="RW"/>
				<Member name="gsf_mac0_srst_req" description="gsf mac_if0 soft reset request.&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="10" value="0x0" property="RW"/>
				<Member name="gsf_p1_srst_req" description="gsf mac1 soft reset request.&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="9" value="0x0" property="RW"/>
				<Member name="gsf_p0_srst_req" description="gsf mac0 soft reset request.&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="8" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved." range="7" value="0x0" property="RW"/>
				<Member name="gsf_clk_sel" description="GSF 125 MHz clock source select.&lt;br&gt;0: EPLL&lt;br&gt;1: DPLL" range="6" value="0x0" property="RW"/>
				<Member name="gsf_pub_cken" description="GSF PUB clock gating.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="5" value="0x0" property="RW"/>
				<Member name="gsf_ge1_cken" description="GSF GE1 clock gating.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="4" value="0x0" property="RW"/>
				<Member name="gsf_ge0_cken" description="GSF GE0 clock gating.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="3" value="0x0" property="RW"/>
				<Member name="gsf_bus_m1_cken" description="GSF M1 clock gating.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="2" value="0x0" property="RW"/>
				<Member name="gsf_bus_m0_cken" description="GSF M0 clock gating.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="1" value="0x0" property="RW"/>
				<Member name="gsf_bus_s_cken" description="GSF BUS_S clock gating.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="0" value="0x0" property="RW"/>
				<Register offset="0x00CC"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG51B" description="an ETH clock and soft reset control register (for only Hi3719M V100 andHi3718M V100)." value="0x00000000" startoffset="0x00CC">
				<Member name="reserved" description="Reserved." range="31:5" value="0x0000000" property="RW"/>
				<Member name="eth_rmiick_sel" description="RMII0 clock source.&lt;br&gt;0: internal 50 MHz CRG clock&lt;br&gt;1: clock transmitted over the pin from external components" range="4" value="0x0" property="RW"/>
				<Member name="ethcore_cksel" description="clk_eth working clock select.&lt;br&gt;00: 54 MHz&lt;br&gt;01: 27 MHz&lt;br&gt;10: 83.3 MHz&lt;br&gt;Other values: reserved" range="3:2" value="0x0" property="RW"/>
				<Member name="eth_cken" description="clk_eth working clock gating.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="1" value="0x0" property="RW"/>
				<Member name="hrst_eth_s" description="ETH reset (only when the ETH bus is idle).&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="0" value="0x0" property="RW"/>
				<Register offset="0x00CC"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG52" description="a DSP clock and soft reset control register." value="0x00000033" startoffset="0x00D0">
				<Member name="reserved" description="Reserved." range="31:18" value="0x0000" property="RW"/>
				<Member name="dspclk_loaden" description="DSP pulse filter/frequency scale enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="17" value="0x0" property="RW"/>
				<Member name="dspclk_skipcfg" description="DSP pulse filter/frequency scale&lt;br&gt;0x0: No pulse is filtered.&lt;br&gt;0x1: One pulse is filtered.&lt;br&gt;0x2: Two pulses are filtered.&lt;br&gt;The rule applies to other values." range="16:12" value="0x00" property="RW"/>
				<Member name="reserved" description="Reserved." range="11:10" value="0x0" property="RW"/>
				<Member name="dsp_clk_sel" description="DSP clock select.&lt;br&gt;00: 300 MHz&lt;br&gt;01: 345.6 MHz&lt;br&gt;10: 200 MHz&lt;br&gt;11: reserved" range="9:8" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved." range="7:6" value="0x0" property="RW"/>
				<Member name="dsp0_srst_req" description="DSP 0 soft reset request.&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="5" value="0x1" property="RW"/>
				<Member name="dsp_srst_req" description="DSP bus soft reset request.&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="4" value="0x1" property="RW"/>
				<Member name="reserved" description="Reserved." range="3:2" value="0x0" property="RW"/>
				<Member name="dsp0_cken" description="DSP 0 clock gating.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="1" value="0x1" property="RW"/>
				<Member name="dsp_cken" description="DSP bus clock gating.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="0" value="0x1" property="RW"/>
				<Register offset="0x00D0"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG53" description="a GPU clock and soft reset control register." value="0x00564F55" startoffset="0x00D4">
				<Member name="reserved" description="Reserved." range="31:12" value="0x00564" property="RW"/>
				<Member name="gpu_pp3_cken" description="PP3 clock gating (reserved for Hi3716M V400, Hi3719M V100 and Hi3718M V100).&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="11" value="0x1" property="RW"/>
				<Member name="gpu_pp2_cken" description="PP2 clock gating (reserved for Hi3716M V400, Hi3719M V100 and Hi3718M V100).&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="10" value="0x1" property="RW"/>
				<Member name="gpu_pp1_cken" description="PP1 clock gating.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="9" value="0x1" property="RW"/>
				<Member name="gpu_pp0_cken" description="PP0 clock gating.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="8" value="0x1" property="RW"/>
				<Member name="reserved" description="Reserved." range="7:5" value="0x2" property="RW"/>
				<Member name="gpu_srst_req" description="GPU soft reset request.&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="4" value="0x1" property="RW"/>
				<Member name="reserved" description="Reserved." range="3:1" value="0x2" property="RW"/>
				<Member name="gpu_cken" description="GPU clock gating.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="0" value="0x1" property="RW"/>
				<Register offset="0x00D4"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG54" description="a VDP clock and soft reset control register." value="0x05E107FF" startoffset="0x00D8">
				<Member name="reserved" description="Reserved." range="31" value="0x0" property="RW"/>
				<Member name="vou_srst_req" description="VOU soft reset request.&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="30" value="0x0" property="RW"/>
				<Member name="vo_hd_hdmi_clk_sel" description="Ratio of clk_vo_hd to clk_hdmi.&lt;br&gt;0: 1:1&lt;br&gt;1: 1:2" range="29" value="0x0" property="RW"/>
				<Member name="vdp_clk_sel" description="VDP clock select.&lt;br&gt;0: 300 MHz (250 MHz for Hi3719M V100 and Hi3718M V100)&lt;br&gt;1: 345.6 MHz (300 MHz for Hi3719M V100 and Hi3718M V100)" range="28" value="0x0" property="RW"/>
				<Member name="vo_sd_hdmi_clk_sel" description="Ratio of clk_vo_sd/ clk_hdmi.&lt;br&gt;0: 1:1&lt;br&gt;1: 1:2" range="27" value="0x0" property="RW"/>
				<Member name="hdmi_clk_sel" description="HDMI clock select.&lt;br&gt;0: clk_vo_sd&lt;br&gt;1: clk_vo_hd" range="26" value="0x1" property="RW"/>
				<Member name="vo_clkout_pctrl" description="VO CLKOUT phase select (reserved for Hi3716M V400, Hi3719M V100 and Hi3718M V100).&lt;br&gt;0: normal phase &lt;br&gt;1: out-of-phase" range="25" value="0x0" property="RW"/>
				<Member name="vo_clkout_sel" description="VO CLKOUT clock select (reserved for Hi3716M V400, Hi3719M V100 and Hi3718M V100).&lt;br&gt;0: clk_vo_sd&lt;br&gt;1: clk_vo_hd" range="24" value="0x1" property="RW"/>
				<Member name="vdac_ch3_clk_sel" description="VDAC channel3 clock select.&lt;br&gt;0: clk_date_sd&lt;br&gt;1: clk_date_hd" range="23" value="0x1" property="RW"/>
				<Member name="vdac_ch2_clk_sel" description="VDAC channel2 clock select.&lt;br&gt;0: clk_date_sd&lt;br&gt;1: clk_date_hd" range="22" value="0x1" property="RW"/>
				<Member name="vdac_ch1_clk_sel" description="VDAC channel1 clock select.&lt;br&gt;0: clk_date_sd&lt;br&gt;1: clk_date_hd" range="21" value="0x1" property="RW"/>
				<Member name="vdac_ch0_clk_sel" description="VDAC channel0 clock select.&lt;br&gt;0: clk_date_sd&lt;br&gt;1: clk_date_hd" range="20" value="0x0" property="RW"/>
				<Member name="vo_hd_clk_div" description="VO HD clock divider.&lt;br&gt;00: divided by 2&lt;br&gt;01: divided by 4&lt;br&gt;1X: divided by 1" range="19:18" value="0x0" property="RW"/>
				<Member name="vo_hd_clk_sel" description="VO HD clock select.&lt;br&gt;00: clk_vo_sd_ini&lt;br&gt;01: clk_vo_hd0_ini&lt;br&gt;10: clk_vo_hd1_ini(Only Hi3716C V200 supports this configure)&lt;br&gt;11: reserved" range="17:16" value="0x1" property="RW"/>
				<Member name="vo_sd_clk_div" description="VO SD clock divider.&lt;br&gt;00: divided by 2&lt;br&gt;01: divided by 4&lt;br&gt;1X: divided by 1" range="15:14" value="0x0" property="RW"/>
				<Member name="vo_sd_clk_sel" description="VO SD clock select.&lt;br&gt;00: clk_vo_sd_ini&lt;br&gt;01: clk_vo_hd0_ini&lt;br&gt;10: clk_vo_hd1_ini(Only Hi3716C V200 supports this configure)&lt;br&gt;11: reserved" range="13:12" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved." range="11" value="0x0" property="RW"/>
				<Member name="vo_clkout_cken" description="VO CLKOUT clock gating (reserved for Hi3716M V400, Hi3719M V100 and Hi3718M V100).&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="10" value="0x1" property="RW"/>
				<Member name="vdac_ch3_cken" description="VDAC channel3 clock gating.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="9" value="0x1" property="RW"/>
				<Member name="vdac_ch2_cken" description="VDAC channel2 clock gating.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="8" value="0x1" property="RW"/>
				<Member name="vdac_ch1_cken" description="VDAC channel1 clock gating.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="7" value="0x1" property="RW"/>
				<Member name="vdac_ch0_cken" description="VDAC channel0 clock gating.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="6" value="0x1" property="RW"/>
				<Member name="vo_hdate_cken" description="VO HDATE clock gating.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="5" value="0x1" property="RW"/>
				<Member name="vo_hd_cken" description="VO HD clock gating.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="4" value="0x1" property="RW"/>
				<Member name="vo_sdate_cken" description="VO SDATE clock gating.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="3" value="0x1" property="RW"/>
				<Member name="vo_sd_cken" description="VO SD clock gating.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="2" value="0x1" property="RW"/>
				<Member name="vo_cken" description="VO clock gating.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="1" value="0x1" property="RW"/>
				<Member name="vo_bus_cken" description="VO bus clock gating.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="0" value="0x1" property="RW"/>
				<Register offset="0x00D8"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG55" description="a VICAP clock and soft reset control register (not supported by Hi3716MV400, Hi3719M V100 and Hi3718M V100)." value="0x00000003" startoffset="0x00DC">
				<Member name="reserved" description="Reserved." range="31:11" value="0x000000" property="RW"/>
				<Member name="vicap_clk_sel_vi" description="VICAP clock select.&lt;br&gt;0: CRG clock&lt;br&gt;1: pin clock" range="10" value="0x0" property="RW"/>
				<Member name="vicap_clk_sel" description="VICAP clock select.&lt;br&gt;0: 150 MHz&lt;br&gt;1: 200 MHz" range="9" value="0x0" property="RW"/>
				<Member name="vi0_pctrl" description="VI phase select.&lt;br&gt;0: normal phase &lt;br&gt;1: out-of-phase" range="8" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved." range="7:6" value="0x0" property="RW"/>
				<Member name="vi0_srst_req" description="VI soft reset request.&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="5" value="0x0" property="RW"/>
				<Member name="vi_bus_srst_req" description="VI bus soft reset request.&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="4" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved." range="3:2" value="0x0" property="RW"/>
				<Member name="vi0_cken" description="VI clock gating.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="1" value="0x1" property="RW"/>
				<Member name="vi_bus_cken" description="VI bus clock gating.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="0" value="0x1" property="RW"/>
				<Register offset="0x00DC"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG56" description="a QTC clock and soft reset control register (Only supported by Hi3716CV200 and Hi3716M V400)." value="0x00000003" startoffset="0x00E0">
				<Member name="reserved" description="Reserved." range="31:9" value="0x000000" property="RW"/>
				<Member name="qtc_clk_pctrl" description="QTC clock phase select.&lt;br&gt;0: normal phase &lt;br&gt;1: out-of-phase" range="8" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved." range="7:5" value="0x0" property="RW"/>
				<Member name="qtc_srst_req" description="QTC soft reset request.&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="4" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved." range="3:2" value="0x0" property="RW"/>
				<Member name="qtc_cken" description="QTC clock gating.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="1" value="0x1" property="RW"/>
				<Member name="qtc_bus_cken" description="QTC bus clock gating.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="0" value="0x1" property="RW"/>
				<Register offset="0x00E0"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG57" description="a QAM clock and soft reset control register (Only supported by Hi3716CV200 and Hi3716M V400)." value="0x0004007F" startoffset="0x00E4">
				<Member name="reserved" description="Reserved." range="31:25" value="0x00" property="RW"/>
				<Member name="qam2x_clk_sel" description="QAM2x clock select.&lt;br&gt;0: 125 MHz&lt;br&gt;1: 150 MHz" range="24" value="0x0" property="RW"/>
				<Member name="qam_ts_clk_div" description="QAM TS clock divider select.&lt;br&gt;0000: divided by 2&lt;br&gt;0001: divided by 4&lt;br&gt;0010: divided by 6&lt;br&gt;0011: divided by 8&lt;br&gt;0100: divided by 10&lt;br&gt;0101: divided by 12&lt;br&gt;0110: divided by 14&lt;br&gt;0111: divided by 16&lt;br&gt;1000: divided by 18&lt;br&gt;1001: divided by 20&lt;br&gt;1010: divided by 22&lt;br&gt;1011: divided by 24&lt;br&gt;1100: divided by 26&lt;br&gt;1101: divided by 28&lt;br&gt;1110: divided by 30&lt;br&gt;1111: divided by 32" range="23:20" value="0x0" property="RW"/>
				<Member name="qam_ts_clk_sel" description="QAM TS clock select.&lt;br&gt;00: 1000 MHz&lt;br&gt;01: 150 MHz&lt;br&gt;10: 1200 MHz&lt;br&gt;11: 1500 MHz" range="19:18" value="0x1" property="RW"/>
				<Member name="qam_adsclk_pctrl" description="QAM ADS phase select.&lt;br&gt;0: normal phase &lt;br&gt;1: out-of-phase" range="17" value="0x0" property="RW"/>
				<Member name="qam_tsout_pctrl" description="QAM TSOUT phase select.&lt;br&gt;0: normal phase &lt;br&gt;1: out-of-phase" range="16" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved." range="15:14" value="0x0" property="RW"/>
				<Member name="qam_ts_srst_req" description="QAM TS soft reset request.&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="13" value="0x0" property="RW"/>
				<Member name="qam_ads_srst_req" description="QAM ADS soft reset request.&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="12" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved." range="11:10" value="0x0" property="RW"/>
				<Member name="qam_1x_srst_req" description="QAM1x soft reset request.&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="9" value="0x0" property="RW"/>
				<Member name="qam_2x_srst_req" description="QAM2x soft reset request.&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="8" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved." range="7" value="0x0" property="RW"/>
				<Member name="qam_tsout_cken" description="QAM TSOUT clock gating.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="6" value="0x1" property="RW"/>
				<Member name="qam_ts_cken" description="QAM TS clock gating.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="5" value="0x1" property="RW"/>
				<Member name="qam_ads_cken" description="QAM ADS clock gating.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="4" value="0x1" property="RW"/>
				<Member name="qam_j83ac_cken" description="QAM J83AC clock gating.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="3" value="0x1" property="RW"/>
				<Member name="qam_j83b_cken" description="QAM J83B clock gating.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="2" value="0x1" property="RW"/>
				<Member name="qam_1x_cken" description="QAM1x clock gating.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="1" value="0x1" property="RW"/>
				<Member name="qam_2x_cken" description="QAM2x clock gating.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="0" value="0x1" property="RW"/>
				<Register offset="0x00E4"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG58" description="a QAM ADC clock and soft reset control register (Only supported byHi3716C V200 and Hi3716M V400)." value="0x00000000" startoffset="0x00E8">
				<Member name="reserved" description="Reserved." range="31:13" value="0x00000" property="RW"/>
				<Member name="qamctrl_clk_div" description="QAMCTRL/QTC clock select.&lt;br&gt;0: clock with same frequency as the QAM ADC clock&lt;br&gt;1: clock obtained by dividing the QAM ADC clock by 2" range="12" value="0x0" property="RW"/>
				<Member name="qamctrl_clk_sel" description="QAM QTC clock select.&lt;br&gt;00: internal 28.8 MHz&lt;br&gt;01: internal 25 MHz&lt;br&gt;10: internal 60 MHz&lt;br&gt;11: QAM ADC output clock" range="11:10" value="0x0" property="RW"/>
				<Member name="qamadc_clk_sel" description="QAM ADC clock select.&lt;br&gt;00: internal 28.8 MHz&lt;br&gt;01: internal 25 MHz&lt;br&gt;1X: internal 60 MHz" range="9:8" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved." range="7:0" value="0x00" property="RW"/>
				<Register offset="0x00E8"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG59" description="an SCD clock and soft reset control register." value="0x00000001" startoffset="0x00EC">
				<Member name="reserved" description="Reserved." range="31:5" value="0x0000000" property="RW"/>
				<Member name="scd_srst_req" description="SCD soft reset request.0}&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="4" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved." range="3:1" value="0x0" property="RW"/>
				<Member name="scd_cken" description="SCD clock gating.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="0" value="0x1" property="RW"/>
				<Register offset="0x00EC"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG60" description="a VPSS clock and soft reset control register." value="0x00000001" startoffset="0x00F0">
				<Member name="reserved" description="Reserved." range="31:18" value="0x0000" property="RW"/>
				<Member name="vpssclk_loaden" description="VPSS pulse filter/frequency scale enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="17" value="0x0" property="RW"/>
				<Member name="vpssclk_skipcfg" description="VPSS pulse filter/frequency scale.&lt;br&gt;0x0: No pulse is filtered.&lt;br&gt;0x1: One pulse is filtered.&lt;br&gt;0x2: Two pulses are filtered.&lt;br&gt;The rule applies to other values." range="16:12" value="0x00" property="RW"/>
				<Member name="reserved" description="Reserved." range="11:10" value="0x0" property="RW"/>
				<Member name="vpss_clk_sel" description="VPSS clock select.&lt;br&gt;00: 300 MHz&lt;br&gt;01: 500 MHz&lt;br&gt;10: 432 MHz&lt;br&gt;11: 400 MHz" range="9:8" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved." range="7:5" value="0x0" property="RW"/>
				<Member name="vpss_srst_req" description="VPSS soft reset request.&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="4" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved." range="3:1" value="0x0" property="RW"/>
				<Member name="vpss_cken" description="VPSS clock gating.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="0" value="0x1" property="RW"/>
				<Register offset="0x00F0"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG61" description="an HWC clock and soft reset control register." value="0x00000001" startoffset="0x00F4">
				<Member name="reserved" description="Reserved." range="31:18" value="0x0000" property="RW"/>
				<Member name="hwcclk_loaden" description="HWC pulse filter/frequency scale enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="17" value="0x0" property="RW"/>
				<Member name="hwcclk_skipcfg" description="HWC pulse filter/frequency scale.&lt;br&gt;0x0: No pulse is filtered.&lt;br&gt;0x1: One pulse is filtered.&lt;br&gt;0x2: Two pulses are filtered.&lt;br&gt;The rule applies to other values." range="16:12" value="0x00" property="RW"/>
				<Member name="reserved" description="Reserved." range="11:10" value="0x0" property="RW"/>
				<Member name="hwc_clk_sel" description="HWC clock select.&lt;br&gt;00: 345.6 MHz&lt;br&gt;01: 400 MHz&lt;br&gt;10: 432 MHz&lt;br&gt;11: 300 MHz" range="9:8" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved." range="7:5" value="0x0" property="RW"/>
				<Member name="hwc_srst_req" description="HWC soft reset request.&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="4" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved." range="3:1" value="0x0" property="RW"/>
				<Member name="hwc_cken" description="HWC clock gating.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="0" value="0x1" property="RW"/>
				<Register offset="0x00F4"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG62" description="a BOOTMEM clock and soft reset control register." value="0x00000001" startoffset="0x00F8">
				<Member name="reserved" description="Reserved." range="31:5" value="0x0000000" property="RW"/>
				<Member name="bootmem_srst_req" description="BOOTMEM soft reset request.&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="4" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved." range="3:1" value="0x0" property="RW"/>
				<Member name="bootmem_cken" description="BOOTMEM clock gating.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="0" value="0x1" property="RW"/>
				<Register offset="0x00F8"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG63" description="a PVR-1 clock and soft reset control register(reserved for Hi3718C V100and Hi3718M V100)." value="0x00003CFF" startoffset="0x00FC">
				<Member name="reserved" description="Reserved." range="31:23" value="0x000" property="RW"/>
				<Member name="pvr_srst_req" description="PVR soft reset request.&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="22" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved." range="21:20" value="0x0" property="RW"/>
				<Member name="pvr_tsi5_pctrl" description="PVR TSI5 phase select (reserved for Hi3719M V100).&lt;br&gt;0: normal phase &lt;br&gt;1: out-of-phase" range="19" value="0x0" property="RW"/>
				<Member name="pvr_tsi4_pctrl" description="PVR TSI4 phase select (reserved for Hi3719M V100).&lt;br&gt;0: normal phase &lt;br&gt;1: out-of-phase" range="18" value="0x0" property="RW"/>
				<Member name="pvr_tsi3_pctrl" description="PVR TSI3 phase select (This bit is pvr tsi2 for Hi3719M V100, corresponding to the second external TSI).&lt;br&gt;0: normal phase &lt;br&gt;1: out-of-phase" range="17" value="0x0" property="RW"/>
				<Member name="pvr_tsi2_pctrl" description="PVR TSI2 phase select (This bit is pvr tsi1 for Hi3719M V100, corresponding to the first external TSI).&lt;br&gt;0: normal phase &lt;br&gt;1: out-of-phase" range="16" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved." range="15:14" value="0x0" property="RW"/>
				<Member name="pvr_tsout1_cken" description="PVR TSOUT1 s clock gating (reserved for Hi3719M V100).&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="13" value="0x1" property="RW"/>
				<Member name="pvr_tsout0_cken" description="PVR TSOUT0 s clock gating (reserved for Hi3719M V100 and Hi3718X V100).&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="12" value="0x1" property="RW"/>
				<Member name="pvr_ts1_cken" description="Internal PVR TS1 clock enable. (reserved for Hi3719M V100).&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="11" value="0x1" property="RW"/>
				<Member name="pvr_ts0_cken" description="Internal PVR TS0 clock enable. (reserved for Hi3719M V100).&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="10" value="0x1" property="RW"/>
				<Member name="reserved" description="Reserved." range="9:8" value="0x0" property="RW"/>
				<Member name="pvr_tsi5_cken" description="PVR TSI5 clock gating (reserved for Hi3719M V100).&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="7" value="0x1" property="RW"/>
				<Member name="pvr_tsi4_cken" description="PVR TSI4 clock gating (reserved for Hi3719M V100).&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="6" value="0x1" property="RW"/>
				<Member name="pvr_tsi3_cken" description="PVR TSI3 clock gating (reserved for Hi3719M V100).&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="5" value="0x1" property="RW"/>
				<Member name="pvr_tsi2_cken" description="PVR TSI2 clock gating.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="4" value="0x1" property="RW"/>
				<Member name="pvr_tsi1_cken" description="PVR TSI1 clock gating.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="3" value="0x1" property="RW"/>
				<Member name="pvr_27m_cken" description="PVR 27 MHz clock gating.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="2" value="0x1" property="RW"/>
				<Member name="pvr_dmx_cken" description="PVR clock gating.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="1" value="0x1" property="RW"/>
				<Member name="pvr_bus_cken" description="PVR bus clock gating.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="0" value="0x1" property="RW"/>
				<Register offset="0x00FC"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG64" description="a PVR-2 clock and soft reset control register(reserved for Hi3718C V100and Hi3718M V100)." value="0x00005000" startoffset="0x0100">
				<Member name="reserved" description="Reserved." range="31:24" value="0x00" property="RW"/>
				<Member name="pvr_ts1_clk_div" description="PVR TS1 clock divider (reserved for Hi3719M V100).&lt;br&gt;0000: divided by 2&lt;br&gt;0001: divided by 4&lt;br&gt;0010: divided by 6&lt;br&gt;0011: divided by 8&lt;br&gt;0100: divided by 10&lt;br&gt;0101: divided by 12&lt;br&gt;0110: divided by 14&lt;br&gt;0111: divided by 16&lt;br&gt;1000: divided by 18&lt;br&gt;1001: divided by 20&lt;br&gt;1010: divided by 22&lt;br&gt;1011: divided by 24&lt;br&gt;1100: divided by 26&lt;br&gt;1101: divided by 28&lt;br&gt;1110: divided by 30&lt;br&gt;1111: divided by 32" range="23:20" value="0x0" property="RW"/>
				<Member name="pvr_ts0_clk_div" description="PVR TS0 clock divider (reserved for Hi3719M V100).&lt;br&gt;0000: divided by 2&lt;br&gt;0001: divided by 4&lt;br&gt;0010: divided by 6&lt;br&gt;0011: divided by 8&lt;br&gt;0100: divided by 10&lt;br&gt;0101: divided by 12&lt;br&gt;0110: divided by 14&lt;br&gt;0111: divided by 16&lt;br&gt;1000: divided by 18&lt;br&gt;1001: divided by 20&lt;br&gt;1010: divided by 22&lt;br&gt;1011: divided by 24&lt;br&gt;1100: divided by 26&lt;br&gt;1101: divided by 28&lt;br&gt;1110: divided by 30&lt;br&gt;1111: divided by 32" range="19:16" value="0x0" property="RW"/>
				<Member name="pvr_ts1_clk_sel" description="PVRTS1 clock select (reserved for Hi3719M V100).&lt;br&gt;00: 100 MHz&lt;br&gt;01: 150 MHz&lt;br&gt;10: 1200 MHz&lt;br&gt;11: 1500 MHz" range="15:14" value="0x1" property="RW"/>
				<Member name="pvr_ts0_clk_sel" description="PVR TS0 clock select (reserved for Hi3719M V100).&lt;br&gt;00: 100 MHz&lt;br&gt;01: 150 MHz&lt;br&gt;10: 1200 MHz&lt;br&gt;11: 1500 MHz" range="13:12" value="0x1" property="RW"/>
				<Member name="reserved" description="Reserved." range="11" value="0x0" property="RW"/>
				<Member name="pvr_dmx_clkdiv_cfg" description="PVR DEMUX CLK divider select.&lt;br&gt;0: configured by software&lt;br&gt;1: configured by hardware" range="10" value="0x0" property="RW"/>
				<Member name="sw_dmxclk_loaden" description="PVR pulse filter/frequency scale enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="9" value="0x0" property="RW"/>
				<Member name="sw_dmx_clk_div" description="PVR pulse filter/frequency scale.&lt;br&gt;0x0: No pulse is filtered.&lt;br&gt;0x1: One pulse is filtered.&lt;br&gt;0x2: Two pulses are filtered.&lt;br&gt;The rule applies to other values." range="8:4" value="0x00" property="RW"/>
				<Member name="pvr_dmx_clk_sel" description="PVR DEMUX clock select.&lt;br&gt;00: 250 MHz (150 MHz for Hi3719M V100)&lt;br&gt;01: 288 MHz (100 MHz for Hi3719M V100)&lt;br&gt;10: 200 MHz (50 MHz for Hi3719M V100)&lt;br&gt;11: 150 MHz (200 MHz for Hi3719M V100)" range="3:2" value="0x0" property="RW"/>
				<Member name="pvr_tsout1_pctrl" description="PVR TSOUT1 phase select (reserved for Hi3719M V100).&lt;br&gt;0: normal phase &lt;br&gt;1: out-of-phase" range="1" value="0x0" property="RW"/>
				<Member name="pvr_tsout0_pctrl" description="PVR TSOUT0 phase select (reserved for Hi3719M V100).&lt;br&gt;0: normal phase &lt;br&gt;1: out-of-phase" range="0" value="0x0" property="RW"/>
				<Register offset="0x0100"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG67" description="an HDMITX_CTRL clock and soft reset control register." value="0x0000003F" startoffset="0x010C">
				<Member name="reserved" description="Reserved." range="31:15" value="0x00000" property="RW"/>
				<Member name="hdmitx_ctrl_asclk_sel" description="HDMI TX ASCLK clock select.&lt;br&gt;0: HDMI PHY&lt;br&gt;1: CRG (100 MHz)" range="14" value="0x0" property="RW"/>
				<Member name="hdmitx_ctrl_osclk_sel" description="HDMI TX OSCLK clock select.&lt;br&gt;0: HDMI PHY&lt;br&gt;1: CRG (60 MHz)" range="13" value="0x0" property="RW"/>
				<Member name="hdmitx_ctrl_cec_clk_sel" description="HDMI TX CEC clock select.&lt;br&gt;0: 2 MHz&lt;br&gt;1: 2.02 MHz" range="12" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved." range="11:10" value="0x0" property="RW"/>
				<Member name="hdmitx_ctrl_srst_req" description="HDMI TX soft reset request.&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="9" value="0x0" property="RW"/>
				<Member name="hdmitx_ctrl_bus_srst_req" description="HDMI TX bus soft reset request.&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="8" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved." range="7:6" value="0x0" property="RW"/>
				<Member name="hdmitx_ctrl_as_cken" description="HDMI TX AS clock gating.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="5" value="0x1" property="RW"/>
				<Member name="hdmitx_ctrl_os_cken" description="HDMI TX OS clock gating.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="4" value="0x1" property="RW"/>
				<Member name="hdmitx_ctrl_mhl_cken" description="HDMI TX clock gating.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="3" value="0x1" property="RW"/>
				<Member name="hdmitx_ctrl_id_cken" description="HDMI TX ID clock gating.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="2" value="0x1" property="RW"/>
				<Member name="hdmitx_ctrl_cec_cken" description="HDMI TX CEC clock gating.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="1" value="0x1" property="RW"/>
				<Member name="hdmitx_ctrl_bus_cken" description="HDMI TX bus clock gating.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="0" value="0x1" property="RW"/>
				<Register offset="0x010C"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG68" description="an HDMITX_PHY clock and soft reset control register." value="0x00000001" startoffset="0x0110">
				<Member name="reserved" description="Reserved." range="31:5" value="0x0000000" property="RW"/>
				<Member name="hdmitx_phy_srst_req" description="HDMI TX PHY soft reset request.&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="4" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved." range="3:1" value="0x0" property="RW"/>
				<Member name="hdmitx_phy_bus_cken" description="HDMI TX PHY bus clock gating.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="0" value="0x1" property="RW"/>
				<Register offset="0x0110"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG69" description="an ADAC clock and soft reset control register." value="0x00000001" startoffset="0x0114">
				<Member name="reserved" description="Reserved." range="31:5" value="0x0000000" property="RW"/>
				<Member name="adac_srst_req" description="ADAC soft reset request.&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="4" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved." range="3:1" value="0x0" property="RW"/>
				<Member name="adac_cken" description="ADAC bus clock gating.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="0" value="0x1" property="RW"/>
				<Register offset="0x0114"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG70" description="an AIAO clock and soft reset control register." value="0x00000001" startoffset="0x0118">
				<Member name="reserved" description="Reserved." range="31:22" value="0x000" property="RW"/>
				<Member name="aiao_mclk_sel" description="AIAO MCLK source select.&lt;br&gt;00: 1000 MHz&lt;br&gt;01: 1200 MHz&lt;br&gt;1X: 1500 MHz" range="21:20" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved." range="19:18" value="0x0" property="RW"/>
				<Member name="aiaoclk_loaden" description="AIAO pulse filter/frequency scale enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="17" value="0x0" property="RW"/>
				<Member name="aiaoclk_skipcfg" description="AIAO pulse filter/frequency scale.&lt;br&gt;0x0: No pulse is filtered.&lt;br&gt;0x1: One pulse is filtered.&lt;br&gt;0x2: Two pulses are filtered.&lt;br&gt;The rule applies to other values." range="16:12" value="0x00" property="RW"/>
				<Member name="reserved" description="Reserved." range="11:9" value="0x0" property="RW"/>
				<Member name="aiao_clk_sel" description="AIAO clock select.&lt;br&gt;0: 200 MHz&lt;br&gt;1: 250 MHz" range="8" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved." range="7:5" value="0x0" property="RW"/>
				<Member name="aiao_srst_req" description="AIAO soft reset request.&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="4" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved." range="3:1" value="0x0" property="RW"/>
				<Member name="aiao_cken" description="AIAO clock gating.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="0" value="0x1" property="RW"/>
				<Register offset="0x0118"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG71" description="a VDAC clock and soft reset control register." value="0x000000F3" startoffset="0x011C">
				<Member name="reserved" description="Reserved." range="31:20" value="0x000" property="RW"/>
				<Member name="vdac_b_clk_pctrl" description="VDAC B phase select.&lt;br&gt;0: normal phase &lt;br&gt;1: out-of-phase" range="19" value="0x0" property="RW"/>
				<Member name="vdac_g_clk_pctrl" description="VDAC G phase select.&lt;br&gt;0: normal phase &lt;br&gt;1: out-of-phase" range="18" value="0x0" property="RW"/>
				<Member name="vdac_r_clk_pctrl" description="VDAC R phase select.&lt;br&gt;0: normal phase &lt;br&gt;1: out-of-phase" range="17" value="0x0" property="RW"/>
				<Member name="vdac_c_clk_pctrl" description="VDAC C phase select.&lt;br&gt;0: normal phase &lt;br&gt;1: out-of-phase" range="16" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved." range="15:14" value="0x0" property="RW"/>
				<Member name="vdac_bg_clk_div" description="VDAC BG clock divider select.&lt;br&gt;00: divided by 1&lt;br&gt;01: divided by 2&lt;br&gt;10: divided by 3.&lt;br&gt;11: divided by 4" range="13:12" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved." range="11:8" value="0x0" property="RW"/>
				<Member name="vdac_b_srst_req" description="VDAC B soft reset request (reserved for Hi3719M V100 and Hi3718M V100).&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="7" value="0x1" property="RW"/>
				<Member name="vdac_g_srst_req" description="VDAC G soft reset request (reserved for Hi3719M V100 and Hi3718M V100).&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="6" value="0x1" property="RW"/>
				<Member name="vdac_r_srst_req" description="VDAC R soft reset request (reserved for Hi3719M V100 and Hi3718M V100).&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="5" value="0x1" property="RW"/>
				<Member name="vdac_c_srst_req" description="VDAC C soft reset request (reserved for Hi3719M V100 and Hi3718M V100).&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="4" value="0x1" property="RW"/>
				<Member name="reserved" description="Reserved." range="3:2" value="0x0" property="RW"/>
				<Member name="vdac_bg_cken" description="VDAC BG clock gating.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="1" value="0x1" property="RW"/>
				<Member name="vdac_rct_cken" description="VDAC RTC clock gating.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="0" value="0x1" property="RW"/>
				<Register offset="0x011C"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG72" description="an FE PHY clock and soft reset control register." value="0x00000011" startoffset="0x0120">
				<Member name="reserved" description="Reserved." range="31:9" value="0x000000" property="RW"/>
				<Member name="fephy_clk_sel" description="FE PHY clock select.&lt;br&gt;0: 25 MHz&lt;br&gt;1: 125 MHz (40 MHz for Hi3719M V100 and Hi3718M V100)" range="8" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved." range="7:5" value="0x0" property="RW"/>
				<Member name="fephy_srst_req" description="FE PHY soft reset request.&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="4" value="0x1" property="RW"/>
				<Member name="reserved" description="Reserved." range="3:1" value="0x0" property="RW"/>
				<Member name="fephy_cken" description="FE PHY clock gating.&lt;br&gt;0: power down&lt;br&gt;1: enabled" range="0" value="0x1" property="RW"/>
				<Register offset="0x0120"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG73" description="a GPU_LP clock and soft reset control register." value="0x00000207" startoffset="0x0124">
				<Member name="reserved" description="Reserved." range="31:11" value="0x000000" property="RW"/>
				<Member name="gpu_sw_begin_cfg" description="GPU switch start.&lt;br&gt;0: not started&lt;br&gt;1: started" range="10" value="0x0" property="RW"/>
				<Member name="gpu_begin_cfg_bypass" description="GPU switch start bypass.&lt;br&gt;0: signal output by the state machine&lt;br&gt;1: signal configured by registers" range="9" value="0x1" property="RW"/>
				<Member name="gpu_div_cfg_bypass" description="GPU frequency division bypass.&lt;br&gt;0: signal output by the state machine&lt;br&gt;1: signal configured by registers" range="8" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved." range="7:6" value="0x0" property="RW"/>
				<Member name="gpu_freq_div_cfg_crg" description="GPU clock divider.&lt;br&gt;00: divided by 1&lt;br&gt;01: divided by 2&lt;br&gt;10: divided by 3&lt;br&gt;11: divided by 4" range="5:4" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved." range="3" value="0x0" property="RW"/>
				<Member name="gpu_freq_sel_cfg_crg" description="GPU clock select.&lt;br&gt;000: 432 MHz&lt;br&gt;001: 400 MHz&lt;br&gt;010: 375 MHz&lt;br&gt;011: 345.6 MHz&lt;br&gt;100: 300 MHz&lt;br&gt;101: 250 MHz&lt;br&gt;110: 200 MHz&lt;br&gt;111: 150 MHz" range="2:0" value="0x7" property="RW"/>
				<Register offset="0x0124"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG74" description="a DDR_LP clock and soft reset control register." value="0x00000204" startoffset="0x0128">
				<Member name="reserved" description="Reserved." range="31:11" value="0x000000" property="RW"/>
				<Member name="ddr_sw_begin_cfg" description="DDR switch start.&lt;br&gt;0: not started&lt;br&gt;1: started" range="10" value="0x0" property="RW"/>
				<Member name="ddr_begin_cfg_bypass" description="DDR switch start bypass.&lt;br&gt;0: signal output by the state machine&lt;br&gt;1: signal configured by registers" range="9" value="0x1" property="RW"/>
				<Member name="ddr_div_cfg_bypass" description="DDR frequency division bypass.&lt;br&gt;0: signal output by the state machine&lt;br&gt;1: signal configured by registers" range="8" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved." range="7:6" value="0x0" property="RW"/>
				<Member name="ddr_freq_div_cfg_crg" description="DDR clock divider.&lt;br&gt;00: divided by 1&lt;br&gt;01: divided by 2&lt;br&gt;10: divided by 3&lt;br&gt;11: divided by 4" range="5:4" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved." range="3" value="0x0" property="RW"/>
				<Member name="ddr_freq_sel_cfg_crg" description="DDR clock select.&lt;br&gt;000: DPLL output&lt;br&gt;001: DPLL output&lt;br&gt;010: DPLL output&lt;br&gt;011: DPLL output&lt;br&gt;100: 24 MHz&lt;br&gt;101: 400 MHz&lt;br&gt;110: 300 MHz&lt;br&gt;111: 200 MHz" range="2:0" value="0x4" property="RW"/>
				<Register offset="0x0128"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG75" description="an APLL spread spectrum module control register." value="0x00000000" startoffset="0x012C">
				<Member name="reserved" description="Reserved." range="31:12" value="0x00000" property="RW"/>
				<Member name="apll_ssmod_ctrl" description="ssmod divval[11:8]&lt;br&gt;SSMOD divval control.&lt;br&gt;ssmod spread[6:4]&lt;br&gt;SSMOD spread control.&lt;br&gt;0: 0&lt;br&gt;1: 0.049%&lt;br&gt;2: 0.098%&lt;br&gt;3: 0.195%&lt;br&gt;4: 0.391%&lt;br&gt;5: 0.781%&lt;br&gt;6: 1.563%&lt;br&gt;7: 3.125%&lt;br&gt;ssmod downspread[3]&lt;br&gt;SSMOD downspread control.&lt;br&gt;0: central spread spectrum&lt;br&gt;1: down spread spectrum&lt;br&gt;ssmod_disable[2]&lt;br&gt;SSMOD disable control.&lt;br&gt;0: enabled&lt;br&gt;1: disabled&lt;br&gt;ssmod_rst_req [1]&lt;br&gt;SSMOD reset control.&lt;br&gt;0: not reset&lt;br&gt;1: reset&lt;br&gt;ssmod_cken [0]&lt;br&gt;SSMOD clock gating. It is disabled by default.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="11:0" value="0x000" property="RW"/>
				<Register offset="0x012C"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG76" description="a BPLL spread spectrum module control register." value="0x01010401" startoffset="0x0130">
				<Member name="reserved" description="Reserved." range="31:12" value="0x01010" property="RW"/>
				<Member name="bpll_ssmod_ctrl" description="ssmod divval[11:8]&lt;br&gt;SSMOD divval control.&lt;br&gt;ssmod spread[6:4]&lt;br&gt;SSMOD spread control.&lt;br&gt;0: 0&lt;br&gt;1: 0.049%&lt;br&gt;2: 0.098%&lt;br&gt;3: 0.195%&lt;br&gt;4: 0.391%&lt;br&gt;5: 0.781%&lt;br&gt;6: 1.563%&lt;br&gt;7: 3.125%&lt;br&gt;ssmod downspread[3]&lt;br&gt;SSMOD downspread control.&lt;br&gt;0: central spread spectrum&lt;br&gt;1: down spread spectrum&lt;br&gt;ssmod_disable[2]&lt;br&gt;SSMOD disable control.&lt;br&gt;0: enabled&lt;br&gt;1: disabled&lt;br&gt;ssmod_rst_req [1]&lt;br&gt;SSMOD reset control.&lt;br&gt;0: not reset&lt;br&gt;1: reset&lt;br&gt;ssmod_cken [0]&lt;br&gt;SSMOD clock gating. It is disabled by default.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="11:0" value="0x401" property="RW"/>
				<Register offset="0x0130"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG77" description="a DPLL spread spectrum module control register." value="0x00000000" startoffset="0x0134">
				<Member name="reserved" description="Reserved." range="31:12" value="0x00000" property="RW"/>
				<Member name="dpll_ssmod_ctrl" description="ssmod divval[11:8]&lt;br&gt;SSMOD divval control.&lt;br&gt;ssmod spread[6:4]&lt;br&gt;SSMOD spread control.&lt;br&gt;0: 0&lt;br&gt;1: 0.049%&lt;br&gt;2: 0.098%&lt;br&gt;3: 0.195%&lt;br&gt;4: 0.391%&lt;br&gt;5: 0.781%&lt;br&gt;6: 1.563%&lt;br&gt;7: 3.125%&lt;br&gt;ssmod downspread[3]&lt;br&gt;SSMOD downspread control.&lt;br&gt;0: central spread spectrum&lt;br&gt;1: down spread spectrum&lt;br&gt;ssmod_disable[2]&lt;br&gt;SSMOD disable control.&lt;br&gt;0: enabled&lt;br&gt;1: disabled&lt;br&gt;ssmod_rst_req [1]&lt;br&gt;SSMOD reset control.&lt;br&gt;0: not reset&lt;br&gt;1: reset&lt;br&gt;ssmod_cken [0]&lt;br&gt;SSMOD clock gating. It is disabled by default.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="11:0" value="0x000" property="RW"/>
				<Register offset="0x0134"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG79" description="a VPLL spread spectrum module control register." value="0x00000000" startoffset="0x013C">
				<Member name="reserved" description="Reserved." range="31:12" value="0x00000" property="RW"/>
				<Member name="vpll_ssmod_ctrl" description="ssmod divval[11:8]&lt;br&gt;SSMOD divval control.&lt;br&gt;ssmod spread[6:4]&lt;br&gt;SSMOD spread control.&lt;br&gt;0: 0&lt;br&gt;1: 0.049%&lt;br&gt;2: 0.098%&lt;br&gt;3: 0.195%&lt;br&gt;4: 0.391%&lt;br&gt;5: 0.781%&lt;br&gt;6: 1.563%&lt;br&gt;7: 3.125%&lt;br&gt;ssmod downspread[3]&lt;br&gt;SSMOD downspread control.&lt;br&gt;0: central spread spectrum&lt;br&gt;1: down spread spectrum&lt;br&gt;ssmod_disable[2]&lt;br&gt;SSMOD disable control.&lt;br&gt;0: enabled&lt;br&gt;1: disabled&lt;br&gt;ssmod_rst_req [1]&lt;br&gt;SSMOD reset control.&lt;br&gt;0: not reset&lt;br&gt;1: reset&lt;br&gt;ssmod_cken [0]&lt;br&gt;SSMOD clock gating. It is disabled by default.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="11:0" value="0x000" property="RW"/>
				<Register offset="0x013C"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG80" description="an HPLL spread spectrum module control register." value="0x00000000" startoffset="0x0140">
				<Member name="reserved" description="Reserved." range="31:12" value="0x00000" property="RW"/>
				<Member name="hpll_ssmod_ctrl" description="ssmod divval[11:8]&lt;br&gt;SSMOD divval control.&lt;br&gt;ssmod spread[6:4]&lt;br&gt;SSMOD spread control.&lt;br&gt;0: 0&lt;br&gt;1: 0.049%&lt;br&gt;2: 0.098%&lt;br&gt;3: 0.195%&lt;br&gt;4: 0.391%&lt;br&gt;5: 0.781%&lt;br&gt;6: 1.563%&lt;br&gt;7: 3.125%&lt;br&gt;ssmod downspread[3]&lt;br&gt;SSMOD downspread control.&lt;br&gt;0: central spread spectrum&lt;br&gt;1: down spread spectrum&lt;br&gt;ssmod_disable[2]&lt;br&gt;SSMOD disable control.&lt;br&gt;0: enabled&lt;br&gt;1: disabled&lt;br&gt;ssmod_rst_req [1]&lt;br&gt;SSMOD reset control.&lt;br&gt;0: not reset&lt;br&gt;1: reset&lt;br&gt;ssmod_cken [0]&lt;br&gt;SSMOD clock gating. It is disabled by default.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="11:0" value="0x000" property="RW"/>
				<Register offset="0x0140"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG81" description="an EPLL spread spectrum module control register." value="0x00000000" startoffset="0x0144">
				<Member name="reserved" description="Reserved." range="31:12" value="0x00000" property="RW"/>
				<Member name="epll_ssmod_ctrl" description="ssmod divval[11:8]&lt;br&gt;SSMOD divval control.&lt;br&gt;ssmod spread[6:4]&lt;br&gt;SSMOD spread control.&lt;br&gt;0: 0&lt;br&gt;1: 0.049%&lt;br&gt;2: 0.098%&lt;br&gt;3: 0.195%&lt;br&gt;4: 0.391%&lt;br&gt;5: 0.781%&lt;br&gt;6: 1.563%&lt;br&gt;7: 3.125%&lt;br&gt;ssmod downspread[3]&lt;br&gt;SSMOD downspread control.&lt;br&gt;0: central spread spectrum&lt;br&gt;1: down spread spectrum&lt;br&gt;ssmod_disable[2]&lt;br&gt;SSMOD disable control.&lt;br&gt;0: enabled&lt;br&gt;1: disabled&lt;br&gt;ssmod_rst_req [1]&lt;br&gt;SSMOD reset control.&lt;br&gt;0: not reset&lt;br&gt;1: reset&lt;br&gt;ssmod_cken [0]&lt;br&gt;SSMOD clock gating. It is disabled by default.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="11:0" value="0x000" property="RW"/>
				<Register offset="0x0144"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG83" description="a QPLL spread spectrum module control register." value="0x00000000" startoffset="0x014C">
				<Member name="reserved" description="Reserved." range="31:12" value="0x00000" property="RW"/>
				<Member name="qpll_ssmod_ctrl" description="ssmod divval[11:8]&lt;br&gt;SSMOD divval control.&lt;br&gt;ssmod spread[6:4]&lt;br&gt;SSMOD spread control.&lt;br&gt;0: 0&lt;br&gt;1: 0.049%&lt;br&gt;2: 0.098%&lt;br&gt;3: 0.195%&lt;br&gt;4: 0.391%&lt;br&gt;5: 0.781%&lt;br&gt;6: 1.563%&lt;br&gt;7: 3.125%&lt;br&gt;ssmod downspread[3]&lt;br&gt;SSMOD downspread control.&lt;br&gt;0: central spread spectrum&lt;br&gt;1: down spread spectrum&lt;br&gt;ssmod_disable[2]&lt;br&gt;SSMOD disable control.&lt;br&gt;0: enabled&lt;br&gt;1: disabled&lt;br&gt;ssmod_rst_req [1]&lt;br&gt;SSMOD reset control.&lt;br&gt;0: not reset&lt;br&gt;1: reset&lt;br&gt;ssmod_cken [0]&lt;br&gt;SSMOD clock gating. It is disabled by default.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="11:0" value="0x000" property="RW"/>
				<Register offset="0x014C"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG84" description="a PLL lock status indicator register (not supported by Hi3719M V100 andHi3718M V100)." value="0x00000040" startoffset="0x0150">
				<Member name="reserved" description="Reserved." range="31:6" value="0x0000001" property="RO"/>
				<Member name="pll_lock" description="0: apll_lock&lt;br&gt;1: bpll_lock&lt;br&gt;2: dpll_lock&lt;br&gt;3: vpll_lock&lt;br&gt;4: hpll_lock&lt;br&gt;5: epll_lock" range="5:0" value="0x00" property="RO"/>
				<Register offset="0x0150"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG85" description="an SW_READBACK register." value="0x00000000" startoffset="0x0154">
				<Member name="reserved" description="Reserved." range="31" value="0x0" property="RO"/>
				<Member name="vdh_clk_seled" description="VDH clock switch completion indicator." range="30:29" value="0x0" property="RO"/>
				<Member name="ddrphy_clk_seled" description="DDR PHY clock switch completion indicator." range="28" value="0x0" property="RO"/>
				<Member name="mde3_clk_seled" description="MDE3 clock switch completion indicator." range="27:26" value="0x0" property="RO"/>
				<Member name="mde2_clk_seled" description="MDE2 clock switch completion indicator." range="25:24" value="0x0" property="RO"/>
				<Member name="mde1_clk_seled" description="MDE1 clock switch completion indicator." range="23:22" value="0x0" property="RO"/>
				<Member name="mde0_clk_seled" description="MDE0 clock switch completion indicator." range="21:20" value="0x0" property="RO"/>
				<Member name="sdio1_clk_seled" description="SDIO 1 clock switch completion indicator." range="19:18" value="0x0" property="RO"/>
				<Member name="sdio0_clk_seled" description="SDIO 0 clock switch completion indicator." range="17:16" value="0x0" property="RO"/>
				<Member name="nf_clk_seled" description="NF clock switch completion indicator." range="15" value="0x0" property="RO"/>
				<Member name="sfc_clk_seled" description="SFC clock switch completion indicator." range="14" value="0x0" property="RO"/>
				<Member name="core_bus_clk_seled" description="Bus clock switch completion indicator." range="13:12" value="0x0" property="RO"/>
				<Member name="ddr_clk_mux" description="DDR clock switch completion indicator." range="11:9" value="0x0" property="RO"/>
				<Member name="ddr_clk_sw_ok_crg" description="DDR PLL switch completion indicator." range="8" value="0x0" property="RO"/>
				<Member name="gpu_clk_mux" description="GPU clock switch completion indicator." range="7:5" value="0x0" property="RO"/>
				<Member name="gpu_clk_sw_ok_crg" description="GPU PLL switch completion indicator." range="4" value="0x0" property="RO"/>
				<Member name="cpu_clk_mux" description="CPU clock switch completion indicator." range="3:1" value="0x0" property="RO"/>
				<Member name="cpu_clk_sw_ok_crg" description="Cpu_pll switch completion indicator." range="0" value="0x0" property="RO"/>
				<Register offset="0x0154"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG86" description="a CPU backup configuration register." value="0x00000000" startoffset="0x0158">
				<Member name="reserved" description="Reserved." range="31" value="0x0" property="RW"/>
				<Member name="cpu_pll_cfg0_sw" description="pll_postdiv2 [30:28]&lt;br&gt;Level-2 output clock divider of the PLL.&lt;br&gt;pll_postdiv1 [26:24]&lt;br&gt;Level-1 output clock divider of the PLL.&lt;br&gt;pll_frac [23:0]&lt;br&gt;Decimal clock divider of the PLL." range="30:0" value="0x00000000" property="RW"/>
				<Register offset="0x0158"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG87" description="a CPU backup configuration register." value="0x00000000" startoffset="0x015C">
				<Member name="reserved" description="Reserved." range="31:27" value="0x00" property="RW"/>
				<Member name="cpu_pll_cfg1_sw" description="pll_bypass [26]&lt;br&gt;PLL clock frequency division bypass.&lt;br&gt;0: not bypassed&lt;br&gt;1: bypassed&lt;br&gt;pll_dsmpd [25]&lt;br&gt;PLL decimal division control.&lt;br&gt;0: decimal frequency-division mode&lt;br&gt;1: integral frequency-division mode&lt;br&gt;pll_dacpd[24]&lt;br&gt;PLL test signal control.&lt;br&gt;0: normal working mode&lt;br&gt;1: power-down mode&lt;br&gt;pll_foutpostdivpd[23]&lt;br&gt;Power down control for the PLL FOUTPOSTDIV output.&lt;br&gt;0: normal clock output&lt;br&gt;1: no output clock&lt;br&gt;pll_fout4phasepd[22]&lt;br&gt;Power down control for the PLL FOUT0?4 output.0}&lt;br&gt;0: normal clock output&lt;br&gt;1: no output clock&lt;br&gt;pll_foutvcopd[21]&lt;br&gt;Power down control for the PLL FOUTVCO output.&lt;br&gt;0: normal clock output&lt;br&gt;1: no output clock&lt;br&gt;pll_pd[20]&lt;br&gt;PLL power down control.&lt;br&gt;0: normal working mode&lt;br&gt;1: power-down mode&lt;br&gt;pll_refdiv[17:12]&lt;br&gt;Clock divider of the PLL reference clock.&lt;br&gt;pll_fbdiv[11:0]&lt;br&gt;Integer clock frequency multiplier of the PLL." range="26:0" value="0x0000000" property="RW"/>
				<Register offset="0x015C"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG88" description="a DDR backup configuration register." value="0x00000000" startoffset="0x0160">
				<Member name="reserved" description="Reserved." range="31" value="0x0" property="RW"/>
				<Member name="ddr_pll_cfg0_sw" description="pll_postdiv2 [30:28]&lt;br&gt;Level-2 output clock divider of the PLL.&lt;br&gt;pll_postdiv1 [26:24]&lt;br&gt;Level-1 output clock divider of the PLL.&lt;br&gt;pll_frac [23:0]&lt;br&gt;Decimal clock divider of the PLL." range="30:0" value="0x00000000" property="RW"/>
				<Register offset="0x0160"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG89" description="a DDR backup configuration register." value="0x00000000" startoffset="0x0164">
				<Member name="reserved" description="Reserved." range="31:27" value="0x00" property="RW"/>
				<Member name="ddr_pll_cfg1_sw" description="pll_bypass [26] &lt;br&gt;PLL clock frequency division bypass.&lt;br&gt;0: not bypassed&lt;br&gt;1: bypassed&lt;br&gt;pll_dsmpd [25]&lt;br&gt;PLL decimal division control.&lt;br&gt;0: decimal frequency-division mode&lt;br&gt;1: integral frequency-division mode&lt;br&gt;pll_dacpd[24]&lt;br&gt;PLL test signal control.&lt;br&gt;0: normal working mode&lt;br&gt;1: power-down mode&lt;br&gt;pll_foutpostdivpd[23]&lt;br&gt;Power down control for the PLL FOUTPOSTDIV output.&lt;br&gt;0: normal clock output&lt;br&gt;1: no output clock&lt;br&gt;pll_fout4phasepd[22]&lt;br&gt;Power down control for the PLL FOUT0?4 output.&lt;br&gt;0: normal clock output&lt;br&gt;1: no output clock&lt;br&gt;pll_foutvcopd[21]&lt;br&gt;Power down control for the PLL FOUTVCO.&lt;br&gt;0: normal clock output&lt;br&gt;1: no output clock&lt;br&gt;pll_pd[20]&lt;br&gt;PLL power down control.&lt;br&gt;0: normal working mode&lt;br&gt;1: power-down mode&lt;br&gt;pll_refdiv[17:12]&lt;br&gt;Clock divider of the PLL reference clock.&lt;br&gt;pll_fbdiv[11:0]&lt;br&gt;Integer clock frequency multiplier of the PLL." range="26:0" value="0x0000000" property="RW"/>
				<Register offset="0x0164"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG90" description="an output reset control register." value="0x00000000" startoffset="0x0168">
				<Member name="reserved" description="Reserved." range="31:4" value="0x0000000" property="RW"/>
				<Member name="dem_rst2_out" description="Off-chip demo2 soft reset request (used by only Hi3716MV 400, Hi3716C V200).&lt;br&gt;0: deassert reset&lt;br&gt;1: reset" range="3" value="0x0" property="RW"/>
				<Member name="dem_rst0_out" description="Off-chip demo0 soft reset request (used by only Hi3716MV 400, Hi3716C V200 and Hi3719X).&lt;br&gt;0: deassert reset&lt;br&gt;1: reset" range="2" value="0x0" property="RW"/>
				<Member name="fe_rstn_out" description="Off-chip FE PHY soft reset request.&lt;br&gt;0: deassert reset&lt;br&gt;1: reset" range="1" value="0x0" property="RW"/>
				<Member name="slic_rst_out" description="Off-chip SLIC soft reset request.&lt;br&gt;0: deassert reset&lt;br&gt;1: reset" range="0" value="0x0" property="RW"/>
				<Register offset="0x0168"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG91" description="a USB_FREECLK_DEC control register." value="0x00000000" startoffset="0x016C">
				<Member name="reserved" description="Reserved." range="31:3" value="0x00000000" property="RO"/>
				<Member name="usb2_phy2_cnt_out" description="Readback of the USB 2 PHY 2 FREECLK count (reserved for Hi3716MV 400, Hi3719M V100 and Hi3718M V100).&lt;br&gt;0: no FREECLK output&lt;br&gt;1: FREECLK output" range="2" value="0x0" property="RO"/>
				<Member name="usb2_phy1_cnt_out" description="Readback of the USB 2 PHY 1 FREECLK count (reserved for Hi3716MV 400, Hi3719M V100 and Hi3718M V100).&lt;br&gt;0: no FREECLK output&lt;br&gt;1: FREECLK output" range="1" value="0x0" property="RO"/>
				<Member name="usb2_phy0_cnt_out" description="Readback of the USB 2 PHY0 FREECLK count.&lt;br&gt;0: no FREECLK output&lt;br&gt;1: FREECLK output" range="0" value="0x0" property="RO"/>
				<Register offset="0x016C"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG93" description="a VDH_RST_READBACK register." value="0x01010401" startoffset="0x0174">
				<Member name="reserved" description="Reserved." range="31:3" value="0x00202080" property="RO"/>
				<Member name="vdh_mfd_rst_ok" description="MFD reset status.&lt;br&gt;1: reset&lt;br&gt;0: deassert reset" range="2" value="0x0" property="RO"/>
				<Member name="vdh_scd_rst_ok" description="SCD reset status.&lt;br&gt;1: reset&lt;br&gt;0: deassert reset" range="1" value="0x0" property="RO"/>
				<Member name="vdh_all_rst_ok" description="VDH global reset status.&lt;br&gt;1: reset&lt;br&gt;0: deassert reset" range="0" value="0x1" property="RO"/>
				<Register offset="0x0174"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG94" description="a WDG clock and soft reset control register." value="0x0000000F" startoffset="0x0178">
				<Member name="reserved" description="Reserved." range="31:6" value="0x0000000" property="RW"/>
				<Member name="wdg1_srst_req" description="WDG1 soft reset request.&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="5" value="0x0" property="RW"/>
				<Member name="wdg0_srst_req" description="WDG0 soft reset request.&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="4" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved." range="3:2" value="0x3" property="RW"/>
				<Member name="wdg1_cken" description="WDG1 clock gating.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="1" value="0x1" property="RW"/>
				<Member name="wdg0_cken" description="WDG0 clock gating.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="0" value="0x1" property="RW"/>
				<Register offset="0x0178"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG95" description="a PLL_TEST clock and soft reset control register." value="0x00000001" startoffset="0x017C">
				<Member name="reserved" description="Reserved." range="31:2" value="0x00000000" property="RW"/>
				<Member name="test_clk_sel" description="clk_test_out source select.&lt;br&gt;0: CPU clock divided by 32&lt;br&gt;1: DDR clock divided by 16" range="1" value="0x0" property="RW"/>
				<Member name="pll_test_en" description="PLL test enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="0" value="0x1" property="RW"/>
				<Register offset="0x017C"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG96" description="an A9 RAM speed control register." value="0x0095555A" startoffset="0x0180">
				<Member name="reserved" description="Reserved." range="31:27" value="0x00" property="RW"/>
				<Member name="mem_adjust_cpu" description="l2_dataram_delay[26:22] speed adjustment parameter&lt;br&gt;l2_tagram_delay[21:20] speed adjustment parameter&lt;br&gt;a9_ram_delay[19:0] speed adjustment parameter" range="26:0" value="0x095555A" property="RW"/>
				<Register offset="0x0180"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG97" description="a GPU RAM speed control register." value="0x00004212" startoffset="0x0184">
				<Member name="reserved" description="Reserved." range="31:16" value="0x0000" property="RW"/>
				<Member name="mem_adjust_gpu" description="ema_rfs[15:13] speed adjustment parameter.&lt;br&gt;emaw_rfs[12:11] speed adjustment parameter.&lt;br&gt;ema_ras[10:8] speed adjustment parameter.&lt;br&gt;emaw_ras[7:6] speed adjustment parameter.&lt;br&gt;emaa_rft[5:3] speed adjustment parameter.&lt;br&gt;emab_rft[2:0] speed adjustment parameter." range="15:0" value="0x4212" property="RW"/>
				<Register offset="0x0184"/>
			</RegisterGroup>
		</ModuleGroup>
	</ModuleList>
	<ModuleList>
		<ModuleGroup name="DMA" i2cSupport="false" deviceId="" i2cPort="">
			<Module baseAddress="0xF9870000"/>
			<RegisterGroup name="DMAC_INT_STAT" description="an interrupt status register. It reflects the status of the masked DMACinterrupts. If certain bits of DMAC_INT_TC_STAT and DMAC_INT_ERR_STAT aremasked at the same time, the corresponding bit of DMAC_INT_STAT is also masked. Eachbit of DMAC_INT_STAT corresponds to one DMAC channel. When a bit is 1, an interruptrequest is generated in the corresponding channel. The interrupt request may be an errorinterrupt or a transfer completion interrupt." value="0x00000000" startoffset="0x000">
				<Member name="reserved" description="Reserved." range="31:4" value="0x0000000" property="-"/>
				<Member name="int_stat" description="Status of the masked interrupts of each DMA channel. Bit[3:0] correspond to channels 3–0.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated. The interrupt request may be an error interrupt or a transfer completion interrupt from a DMA channel." range="3:0" value="0x0" property="RO"/>
				<Register offset="0x000"/>
			</RegisterGroup>
			<RegisterGroup name="DMAC_INT_TC_STAT" description="a transfer completion interrupt status register. It reflects the statusof the masked transfer completion interrupts. The corresponding mask bitis DMAC_CX_CONFIG[itc], where X is the channel number ranging from 0 to 3. Theregister must work with the DMAC_INT_STAT register." value="0x00000000" startoffset="0x004">
				<Member name="reserved" description="Reserved." range="31:4" value="0x0000000" property="-"/>
				<Member name="int_tc_stat" description="Status of the masked transfer completion interrupts. Bit[3:0] correspond to channels 3–0.&lt;br&gt;0: No transfer completion interrupt is generated.&lt;br&gt;1: A transfer completion interrupt is generated." range="3:0" value="0x0" property="RO"/>
				<Register offset="0x004"/>
			</RegisterGroup>
			<RegisterGroup name="DMAC_INT_TC_CLR" description="the transfer completion interrupt clear register. It is used to cleartransfer completion interrupts." value="0x00000000" startoffset="0x008">
				<Member name="reserved" description="Reserved." range="31:4" value="0x0000000" property="-"/>
				<Member name="int_tc_clr" description="Transfer completion interrupt clear. Bit[3:0] correspond to channels 3–0.&lt;br&gt;0: do not clear&lt;br&gt;1: clear" range="3:0" value="0x0" property="WO"/>
				<Register offset="0x008"/>
			</RegisterGroup>
			<RegisterGroup name="DMAC_INT_ERR_STAT" description="an error interrupt status register. It reflects the status of themasked error interrupts. The corresponding mast bit is DMAC_CX_CONFIG[ie]." value="0x00000000" startoffset="0x00C">
				<Member name="reserved" description="Reserved." range="31:4" value="0x0000000" property="-"/>
				<Member name="int_err_stat" description="Status of masked error interrupts. Bit[3:0] correspond to channels 3–0.&lt;br&gt;0: No error interrupt is generated.&lt;br&gt;1: An error interrupt is generated." range="3:0" value="0x0" property="RO"/>
				<Register offset="0x00C"/>
			</RegisterGroup>
			<RegisterGroup name="DMAC_INT_ERR_CLR" description="an error interrupt clear register. It is used to clear error interrupts." value="0x00000000" startoffset="0x010">
				<Member name="reserved" description="Reserved." range="31:4" value="0x0000000" property="-"/>
				<Member name="int_err_clr" description="Error interrupt clear. Bit[3:0] correspond to channels 3–0.&lt;br&gt;0: do not clear&lt;br&gt;1: clear" range="3:0" value="0x0" property="WO"/>
				<Register offset="0x010"/>
			</RegisterGroup>
			<RegisterGroup name="DMAC_RAW_INT_TC_STATUS" description="DMAC_RAW_INT_TC_STAT is a raw transfer completion interrupt status register. It reflectsthe status of the raw transfer completion interrupt of each channel." value="0x00000000" startoffset="0x014">
				<Member name="reserved" description="Reserved." range="31:4" value="0x0000000" property="-"/>
				<Member name="raw_int_tc_stat" description="Status of the raw transfer completion interrupt of each channel. Bit[3:0] correspond to channels 3–0.&lt;br&gt;0: No transfer completion interrupt is generated.&lt;br&gt;1: A transfer completion interrupt is generated." range="3:0" value="0x0" property="RO"/>
				<Register offset="0x014"/>
			</RegisterGroup>
			<RegisterGroup name="DMAC_RAW_INT_ERR_STATUS" description="DMAC_RAW_INT_ERR_STAT is a raw error interrupt status register. It reflects the status ofthe raw error interrupt of each channel." value="0x00000000" startoffset="0x018">
				<Member name="reserved" description="Reserved." range="31:4" value="0x0000000" property="-"/>
				<Member name="raw_int_err_stat" description="Status of the raw error interrupt of each channel. Bit[3:0] correspond to channels 3–0.&lt;br&gt;0: No error interrupt is generated.&lt;br&gt;1: An error interrupt is generated." range="3:0" value="0x0" property="RO"/>
				<Register offset="0x018"/>
			</RegisterGroup>
			<RegisterGroup name="DMAC_ENBLD_CHNS" description="a channel enable register that shows the enabled channels.For example, if a bit of DMAC_ENBLD_CHNS is 1, the corresponding channel is enabled.The enable bit in the DMAC_CX_CONFIG register determines whether a correspondingchannel is enabled. If the DMA transfer over a channel is complete, the corresponding bit inthe DMAC_ENBLD_CHNS register is cleared." value="0x00000000" startoffset="0x01C">
				<Member name="reserved" description="Reserved." range="31:4" value="0x0000000" property="-"/>
				<Member name="enabled_channels" description="Channel enable. Bit[3:0] correspond to channels 3–0.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="3:0" value="0x0" property="RO"/>
				<Register offset="0x01C"/>
			</RegisterGroup>
			<RegisterGroup name="DMAC_SOFT_BREQ" description="a software burst request register. It is used by software forcontrolling whether to generate a DMA burst request.When this register is read, the device that is requesting the DMA burst transfer can be queried.This register and any peripheral each can generate a DMA request.&lt;/li&gt;&lt;/ul&gt;&lt;B&gt;NOTE&lt;/B&gt;&lt;br&gt;You are advised not to use a software DMA request and a hardware DMA request at the same time." value="0x00000000" startoffset="0x020">
				<Member name="reserved" description="Reserved." range="31:16" value="0x0000" property="-"/>
				<Member name="soft_breq" description="Whether to generate a DMA burst transfer request using software. For details about the request corresponding to each bit, see Table 3-64.&lt;br&gt;When this register is written:&lt;br&gt;0: Writing to this register has no effect.&lt;br&gt;1: A DMA burst transfer request is generated. When the transfer is complete, the corresponding bit is cleared.&lt;br&gt;When this register is read:&lt;br&gt;0: The peripheral corresponding to the request signal DMACBREQ[15:0] does not transmit a DMA burst request.&lt;br&gt;1: The peripheral corresponding to the request signal DMACBREQ[15:0] is requesting a DMA burst transfer." range="15:0" value="0x0000" property="RW"/>
				<Register offset="0x020"/>
			</RegisterGroup>
			<RegisterGroup name="DMAC_SOFT_SREQ" description="a software single request register. It is used by software forcontrolling whether to generate a DMA single transfer request.When this register is read, the device that is requesting the DMA single transfer can bequeried. This register and any of the 16 DMA request input signals of the DMAC each cangenerate a DMA request.&lt;/li&gt;&lt;/ul&gt;&lt;B&gt;NOTE&lt;/B&gt;&lt;br&gt;You are advised not to use a software DMA request and a hardware DMA request at the same time." value="0x00000000" startoffset="0x024">
				<Member name="reserved" description="Reserved." range="31:16" value="0x0000" property="-"/>
				<Member name="soft_sreq" description="Whether to generate a DMA single transfer request using software. For details about the request signal corresponding to each bit, see Table 3-64.&lt;br&gt;When this register is written:&lt;br&gt;0: Writing to this register has no effect.&lt;br&gt;1: A DMA single transfer request is generated. When the transfer is complete, the corresponding bit is cleared.&lt;br&gt;When this register is read:&lt;br&gt;0: The peripheral corresponding to the request signal DMACBREQ[15:0] do not send a DMA single request.&lt;br&gt;1: The peripheral corresponding to the request signal DMACBREQ[15:0] is requesting a DMA single transfer." range="15:0" value="0x0000" property="RW"/>
				<Register offset="0x024"/>
			</RegisterGroup>
			<RegisterGroup name="DMAC_SOFT_LBREQ" description="a software last burst request register. It is used by software forcontrolling whether to generate a DMA last burst transfer request." value="0x00000000" startoffset="0x028">
				<Member name="reserved" description="Reserved." range="31:16" value="0x0000" property="-"/>
				<Member name="soft_lbreq" description="Last burst request initiated by software. For details about the request signal corresponding to each bit, see Table 3-64.&lt;br&gt;0: no effect&lt;br&gt;1: A DMA last burst transfer request is generated. When the transfer is complete, the corresponding bit is cleared." range="15:0" value="0x0000" property="WO"/>
				<Register offset="0x028"/>
			</RegisterGroup>
			<RegisterGroup name="DMAC_SOFT_LSREQ" description="a software last single request register. It is used by software forcontrolling whether to generate a DMA last single transfer request." value="0x00000000" startoffset="0x02C">
				<Member name="reserved" description="Reserved." range="31:16" value="0x0000" property="-"/>
				<Member name="soft_lsreq" description="Last single transfer request initiated by software. For the request corresponding to each bit, see Table 3-64.&lt;br&gt;0: no effect&lt;br&gt;1: The last DMA single transfer request is generated. When the transfer is complete, the corresponding bit is cleared." range="15:0" value="0x0000" property="WO"/>
				<Register offset="0x02C"/>
			</RegisterGroup>
			<RegisterGroup name="DMAC_CONFIG" description="a DMAC configuration register. You can change the endianness modes ofthe two master interfaces of the DMAC by writing to m1 (bit[1]) and m2 (bit[2]) in thisregister. After reset, the modes of the two master interfaces are set to little-endian mode.&lt;/li&gt;&lt;/ul&gt;&lt;B&gt;NOTE&lt;/B&gt;&lt;br&gt;Both masters work in little-endian mode." value="0x00000000" startoffset="0x030">
				<Member name="reserved" description="Reserved." range="31:3" value="0x00000000" property="-"/>
				<Member name="m2" description="Endianness mode of master 2.&lt;br&gt;0: little-endian mode&lt;br&gt;1: big-endian mode" range="2" value="0x0" property="RW"/>
				<Member name="m1" description="Endianness mode of master 1.&lt;br&gt;0: little-endian mode&lt;br&gt;1: big-endian mode" range="1" value="0x0" property="RW"/>
				<Member name="e" description="DMAC enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="0" value="0x0" property="RW"/>
				<Register offset="0x030"/>
			</RegisterGroup>
			<RegisterGroup name="DMAC_SYNC" description="a synchronization register. It is used to enable or disable thesynchronization logic provided for DMA request signals." value="0x00000000" startoffset="0x034">
				<Member name="reserved" description="Reserved." range="31:16" value="0x0000" property="-"/>
				<Member name="dmac_sync" description="Enable for the DMA request signal synchronization logic of the corresponding peripheral. For details about the request corresponding to each bit, see Table 3-64.&lt;br&gt;0: enabled&lt;br&gt;1: disabled" range="15:0" value="0x0000" property="RW"/>
				<Register offset="0x034"/>
			</RegisterGroup>
			<RegisterGroup name="DMAC_CX_SRC_ADDR" description="a source address register. It shows the source addresses (sortedby byte) of the data to be transmitted.Its offset address is 0x100 + X x 0x20. The value of X ranges from 0 to 3. The values 0–3correspond to DMA channels 0–3.Before a channel is enabled, its corresponding register must be programmed by usingsoftware. After the channel is enabled, the register is updated in any of the following cases:&lt;ul&gt;&lt;li&gt;The source address is incremented.&lt;/li&gt;&lt;li&gt;A complete data block is transferred and then loaded from LLI nodes.If a channel is active, no valid information is obtained when this register is read. This isbecause after software obtains the register value, the value changes during data transfer.Therefore, the register is read after the channel stops data transfer. At this time, the read valueis the last source address read by the DMAC.The source and destination addresses must be aligned with the transfer widths of the sourceand destination devices.&lt;/li&gt;&lt;/ul&gt;" value="0x00000000" startoffset="0x100+X*0x20">
				<Member name="src_addr" description="DMA source address." range="31:0" value="0x00000000" property="RW"/>
				<Register offset="0x100"/>
				<Register offset="0x120"/>
				<Register offset="0x140"/>
				<Register offset="0x160"/>
			</RegisterGroup>
			<RegisterGroup name="DMAC_CX_DEST_ADDR" description="a destination address register. Its offset address is 0x104 + X x0x20. The value of X ranges from 0 to 3. The values 0–3 correspond to DMA channels 0–3.This register contains the destination addresses (sorted by byte) of the data to be transferred.Before a channel is enabled, its corresponding register must be programmed by usingsoftware. After the channel is enabled, the register is updated in any of the following cases:&lt;ul&gt;&lt;li&gt;The destination address is incremented.&lt;/li&gt;&lt;li&gt;A complete data block is transferred and then loaded from LLI nodes.If a channel is active, no valid information is obtained when this register is read. This isbecause after software obtains the register value, the value changes during data transfer.Therefore, the register is read after the channel stops data transfer. At this time, the read valueis the last destination address written by the DMAC.&lt;/li&gt;&lt;/ul&gt;" value="0x00000000" startoffset="0x104+X*0x20">
				<Member name="dest_addr" description="DMA destination address." range="31:0" value="0x00000000" property="RW"/>
				<Register offset="0x104"/>
				<Register offset="0x124"/>
				<Register offset="0x144"/>
				<Register offset="0x164"/>
			</RegisterGroup>
			<RegisterGroup name="DMAC_CXLLI" description="an LLI register. Its offset address is 0x108 + X x 0x20. The value of Xranges from 0 to 3. The values 0–3 correspond to DMA channels 0–3.The following is the data structure of a DMAC LLI node:&lt;/li&gt;&lt;/ul&gt;&lt;ul&gt;&lt;li&gt;DMAC_CX_SRC_ADDR. It is used to set the start address for the source device.&lt;/li&gt;&lt;li&gt;DMAC_CX_DEST_ADDR. It is used to set the start address for the destination device.&lt;/li&gt;&lt;li&gt;DMAC_CXLLI. It is used to set the address for the next node.&lt;/li&gt;&lt;li&gt;DMAC_CX_CONTROL. It sets the masters, data widths, burst sizes, address incrementmodes, and transfer sizes of the source and destination devices.Data structure of a DMAC LLI node&lt;/li&gt;&lt;/ul&gt;&lt;B&gt;CAUTION&lt;/B&gt;The LLI field value must be less than or equal to 0xFFFF_FFF0. Otherwise, the addressis wrapped to 0x0000_0000 during a 4-word burst transfer. As a result, the data structure ofLLI nodes cannot be stored in a consecutive address area.If the LLI field is set to 0, the current node is at the end of the linked list. In this case, thecorresponding channel is disabled after data blocks corresponding to the current node aretransferred." value="0x00000000" startoffset="0x108+X*0x20">
				<Member name="lli" description="LLI. Bit[31:2] in the next LLI node address and the address bit[1:0] are set to 0. A linked list address must be 4-byte aligned." range="31:2" value="0x00000000" property="RW"/>
				<Member name="reserved" description="Reserved. This bit value must be 0 in writes and must be masked in reads." range="1" value="0x0" property="RW"/>
				<Member name="lm" description="Master for loading the next LLI node.&lt;br&gt;0: master 1&lt;br&gt;1: master 2" range="0" value="0x0" property="RW"/>
				<Register offset="0x108"/>
				<Register offset="0x128"/>
				<Register offset="0x148"/>
				<Register offset="0x168"/>
			</RegisterGroup>
			<RegisterGroup name="DMAC_CX_CONTROL" description="a channel control register. Its offset address is 0x10C + X x 0x20.The value of X ranges from 0 to 3. The values 0–3 correspond to DMA channels 0–3.This register contains the control information about the DMA channels, such as the transfersize, burst size, and transfer bit width.Before a channel is enabled, its corresponding register must be programmed by usingsoftware. After the channel is enabled, the register value is updated when being loaded from alinked list node after a complete data block is transferred.If a channel is active, no valid information is obtained when this register is read. This isbecause after software obtains the register value, the value changes during data transfer.Therefore, the register can be read after the channel stops data transfer." value="0x00000000" startoffset="0x10C+X*0x20">
				<Member name="i" description="Transfer completion interrupt enable. This bit determines whether the current LLI node triggers a transfer completion interrupt.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="31" value="0x0" property="RW"/>
				<Member name="prot" description="HPROT[2:0] access protection signal transmitted by the master." range="30:28" value="0x0" property="RW"/>
				<Member name="di" description="Destination address increment.&lt;br&gt;0: The destination address is not incremented.&lt;br&gt;1: The destination address is incremented once after a data segment is transferred.&lt;br&gt;If the destination device is a peripheral, the destination address is not incremented. If the destination device is a memory, the destination address is incremented." range="27" value="0x0" property="RW"/>
				<Member name="si" description="Source address increment.&lt;br&gt;0: The source address is not incremented.&lt;br&gt;1: The source address is incremented once after a data segment is transferred.&lt;br&gt;If the source device is a peripheral, the source address is not incremented. If the source device is a memory, the source address is incremented." range="26" value="0x0" property="RW"/>
				<Member name="d" description="Master for accessing the destination device.&lt;br&gt;0: The SPDIF, SIO 0, SIO 1, UART 0, UART 1, and SCI access the destination device by using master 1.&lt;br&gt;1: The SPI flash, NAND flash, NOR flash, and DDRC access the destination device by using master 2." range="25" value="0x0" property="RW"/>
				<Member name="s" description="Master for accessing the source device.&lt;br&gt;0: The SPDIF, SIO 0, SIO 1, UART 0, UART 1, and SCI access the source device by using master 1.&lt;br&gt;1: The SPI flash, NAND flash, NOR flash, and DDRC access the source device by using master 2." range="24" value="0x0" property="RW"/>
				<Member name="dwidth" description="Transfer bit width of the destination device.&lt;br&gt;The transfer bit width is invalid if it is greater than the bit width of the master.&lt;br&gt;The data widths of the destination and source devices can be different. Hardware automatically packs and unpacks the data.&lt;br&gt;For the mapping between the value of DWidth and the bit width, see Table 3-67." range="23:21" value="0x0" property="RW"/>
				<Member name="swidth" description="Transfer bit width of the source device.&lt;br&gt;The transfer bit width is invalid if it is greater than the bit width of the master.&lt;br&gt;The data widths of the destination and source devices can be different. Hardware automatically packs and unpacks the data.&lt;br&gt;For the mapping between the value of SWidth and the bit width, see Table 3-67." range="20:18" value="0x0" property="RW"/>
				<Member name="dbsize" description="Burst size of the destination device.&lt;br&gt;Number of data segments to be transferred by the destination device in a burst transfer, that is, the number of transferred data segments when DMACCxBREQ is valid.&lt;br&gt;This value must be set to a burst size supported by the destination device. If the destination device is a memory, the value is set to the storage area size beyond the storage address boundary.&lt;br&gt;For the mapping between the value of DBSize and the transfer size, see Table 3-66." range="17:15" value="0x0" property="RW"/>
				<Member name="sbsize" description="Burst size of the source device.&lt;br&gt;Number of data segments to be transferred by the source device in a burst transfer, that is, the number of transferred data segments when DMACCxBREQ is valid.&lt;br&gt;The value must be set to a burst size supported by the source device. If the source device is a memory, the value is set to the storage area size beyond the storage address boundary.&lt;br&gt;For the mapping between the value of SBSize and the transfer size, see Table 3-66." range="14:12" value="0x0" property="RW"/>
				<Member name="transfersize" description="The DMA transfer size can be configured by writing to this register only when the DMAC is a flow controller. This field indicates the amount of data to be transferred by the source device.&lt;br&gt;When this register is read, the amount of data transferred over the bus connected to the destination device is obtained.&lt;br&gt;If a channel is active, no valid information is obtained when this register is read. This is because after software obtains the register value, the value changes during data transfer. Therefore, the register is read after the channel is enabled and data transfer stops." range="11:0" value="0x000" property="RW"/>
				<Register offset="0x10c"/>
				<Register offset="0x12c"/>
				<Register offset="0x14c"/>
				<Register offset="0x16c"/>
			</RegisterGroup>
			<RegisterGroup name="DMAC_CX_CONFIG" description="a channel configuration register. Its offset address is 0x110 + X x0x20. The value of X ranges from 0 to 3. The values 0–3 correspond to DMA channels 0–3.This register is not updated when a new linked list node is loaded." value="0x00000000" startoffset="0x110+X*0x20">
				<Member name="reserved" description="Reserved.&lt;br&gt;This field must be 0 in writes and must be masked in reads." range="31:19" value="0x0000" property="-"/>
				<Member name="h" description="Halt bit.&lt;br&gt;0: DMA requests are allowed.&lt;br&gt;1: The subsequent DMA requests are ignored, and all data in the channel FIFO is transferred.&lt;br&gt;This bit can disable a DMA channel without data loss by working with the Active bit and the Channel Enable bit." range="18" value="0x0" property="RW"/>
				<Member name="a" description="Active bit.&lt;br&gt;0: There is no data in the channel FIFO.&lt;br&gt;1: There is data in the channel FIFO.&lt;br&gt;This bit can disable a DMA channel without data loss by working with the Halt bit and Channel Enable bit." range="17" value="0x0" property="RO"/>
				<Member name="l" description="Lock bit.&lt;br&gt;0: Lock transfer on the bus is disabled.&lt;br&gt;1: Lock transfer on the bus is enabled." range="16" value="0x0" property="RW"/>
				<Member name="itc" description="Transfer completion interrupt mask for the current channel.&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="15" value="0x0" property="RW"/>
				<Member name="ie" description="Transfer error interrupt mask for the current channel.&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="14" value="0x0" property="RW"/>
				<Member name="flow_cntrl" description="Flow control and transfer type.&lt;br&gt;This field specifies the flow controller and transfer type. The flow controller can be the DMAC, source device, or destination device.&lt;br&gt;The transfer type can be memory to peripheral, peripheral to memory, peripheral to peripheral, or memory to memory. For details, see xx." range="13:11" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved.&lt;br&gt;This bit value must be 0 during write operations, and this bit must be masked during read operations." range="10" value="0x0" property="-"/>
				<Member name="dest_peripheral" description="Destination device. The field is used to select a peripheral request signal as the request signal for the DMA destination device of the channel.&lt;br&gt;If the destination device for DMA transfer is a memory, this field is ignored." range="9:6" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved.&lt;br&gt;This bit value must be 0 during write operations, and this bit must be masked during read operations." range="5" value="0x0" property="-"/>
				<Member name="src_peripheral" description="Source device. This field is used to select a peripheral request signal as the request signal for the DMA source device of the channel.&lt;br&gt;If the source device for DMA transfer is a memory, this field is ignored." range="4:1" value="0x0" property="RW"/>
				<Member name="e" description="Channel enable. The current status of a channel can be queried by reading this register.&lt;br&gt;0: disabled&lt;br&gt;1: enabled&lt;br&gt;Clearing this bit can disable a channel. When this bit is cleared, the current bus transfer continues until the data transfer is complete. Then, the channel is disabled and the remaining data in the FIFO is lost. When the last linked list node is transferred or an error occurs during transfer, the channel is also disabled and this bit is cleared. If you want to disable a channel without data loss, the Halt bit must be set to 1 so the subsequent DMA requests are ignored by the channel. After this, the Active bit must be polled until its value becomes 0, indicating that there is no data in the channel FIFO. At this time, the Enable bit can be cleared.&lt;br&gt;To enable a channel by setting this bit to 1, you must reinitialize the channel. If a channel is enabled by setting this bit to 1 only, unexpected results may occur." range="0" value="0x0" property="RW"/>
				<Register offset="0x110"/>
				<Register offset="0x130"/>
				<Register offset="0x150"/>
				<Register offset="0x170"/>
			</RegisterGroup>
		</ModuleGroup>
	</ModuleList>
	<ModuleList>
		<ModuleGroup name="PERI_CTRL" i2cSupport="false" deviceId="" i2cPort="">
			<Module baseAddress="0xF8A20000"/>
			<RegisterGroup name="START_MODE" description="a system startup status query register." value="0x00000000" startoffset="0x0000">
				<Member name="reserved" description="Reserved." range="31:24" value="0x00" property="RO"/>
				<Member name="jtag_sel" description="Multiplexing control indicator of JTAG pins.&lt;br&gt;0: JTAG pin multiplexing is controlled by the pin multiplexing registers. For detail, see section 1.4 &quot;Description of Multiplexing Control Registers&quot; in the Hi3716C V200 Hardware User Guide.&lt;br&gt;1: JTAG pin multiplexing is controlled by the jtag_mux_io pin.&lt;br&gt;JTAG pins include JTAG_TDI, JTAG_TCK, JTAG_TMS, JTAG_TDO, and JTAG_TRSTN." range="23" value="0x0" property="RO"/>
				<Member name="por_sel" description="POR select.&lt;br&gt;0: POR signal input from a pin&lt;br&gt;1: POR signal input from the internal POR module" range="22" value="0x0" property="RO"/>
				<Member name="reserved" description="Reserved." range="21:13" value="0x000" property="RO"/>
				<Member name="nf_bootbw" description="Data width of the eMMC boot.&lt;br&gt;0: 4 bits (eMMC)&lt;br&gt;1: 8 bits (eMMC)&lt;br&gt;NAND flash ECC CFG select.&lt;br&gt;0: non-external ECC CFG&lt;br&gt;1: external ECC CFG" range="12" value="0x0" property="RO"/>
				<Member name="sfc_addr_mode" description="Address mode of the boot SFC.&lt;br&gt;0: 3-byte address mode&lt;br&gt;1: 4-byte address mode" range="11" value="0x0" property="RO"/>
				<Member name="boot_sel" description="Boot memory type.&lt;br&gt;00: SPI flash&lt;br&gt;01: NAND flash&lt;br&gt;11: eMMC&lt;br&gt;Other values: reserved" range="10:9" value="0x0" property="RO"/>
				<Member name="reserved" description="Reserved." range="8:0" value="0x000" property="RO"/>
				<Register offset="0x0000"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_STAT" description="a peripheral status indicator register." value="0x00000000" startoffset="0x0004">
				<Member name="reserved" description="Reserved." range="31:4" value="0x0000000" property="RO"/>
				<Member name="gpu_pwractive" description="gpu_pwractive status.&lt;br&gt;This bit is valid only for Hi3719M V100/Hi3718M V100 and reserved for Hi3716C V200/Hi3719C V100/Hi3718C V100/Hi3716M V400." range="3" value="0x0" property="RO"/>
				<Member name="jtag_mux_io" description="JTAG pin multiplexed as the JTAG function when jtag_sel is 1.&lt;br&gt;00: A9_JTAG&lt;br&gt;01: reserved&lt;br&gt;10: DSP0_JTAG&lt;br&gt;11: reserved&lt;br&gt;These two bits are valid only for Hi3716C V200/Hi3719C V100/Hi3718C V100 and reserved for Hi3719M V100/Hi3718M V100/Hi3716M V400." range="2:1" value="0x0" property="RO"/>
				<Member name="reserved" description="Reserved." range="0" value="0x0" property="RO"/>
				<Register offset="0x0004"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CTRL" description="a peripheral control register." value="0x00000000" startoffset="0x0008">
				<Member name="peri_jtag_sel" description="JTAG interface select when jtag_sel is 0.&lt;br&gt;000: A9MP JTAG&lt;br&gt;001: reserved&lt;br&gt;010: DSP 0 JTAG&lt;br&gt;011: reserved&lt;br&gt;100: reserved&lt;br&gt;101: SATA JTAG&lt;br&gt;Reserved for Hi3719M V100/Hi3718M V100/Hi3716M V400.&lt;br&gt;110: reserved&lt;br&gt;111: SoC JTAG" range="31:29" value="0x0" property="RW"/>
				<Member name="clk_mhlnx_sel" description="HDMI MHLNX clock select.&lt;br&gt;0: reduced clock path (this bit must be 0 when the frequency is 268.5 MHz)&lt;br&gt;1: original clock&lt;br&gt;This bit is valid only for Hi3719M V100/Hi3718M V100 and reserved for Hi3716C V200/Hi3719C V100/Hi3718C V100/Hi3716M V400." range="28" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved." range="27:11" value="0x00000" property="RO"/>
				<Member name="sata0_pwren" description="Value of the SATA0_PWREN pin (power-on indicator on the SATA hard disk).&lt;br&gt;This bit is valid only for Hi3716C V200/Hi3719C V100/Hi3718C V100 and reserved for Hi3719M V100/Hi3718M V100/Hi3716M V400." range="10" value="0x0" property="RW"/>
				<Member name="net_if1_sel" description="GSF MAC1 multiplexing select.&lt;br&gt;0: MII1 IO&lt;br&gt;1: MII2 IO&lt;br&gt;his bit is valid only for Hi3716C V200/Hi3719C V100/Hi3718C V100/Hi3716M V400 and reserved for Hi3719M V100/Hi3718M V100." range="9" value="0x0" property="RW"/>
				<Member name="net_if0_sel" description="GSF MAC0 multiplexing select.&lt;br&gt;0: FE PHY&lt;br&gt;1: MII0 IO" range="8" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved." range="7:5" value="0x0" property="RW"/>
				<Member name="ssp0_cs_sel" description="SSP0 CS multiplexing control.&lt;br&gt;0: SSP0 CS0&lt;br&gt;1: SSP0 CS1" range="4" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved." range="3:2" value="0x0" property="RW"/>
				<Member name="sdio0_card_det_mode" description="Polarity of the SDIO 0 card detection signal.&lt;br&gt;0: active low&lt;br&gt;1: active high" range="1" value="0x0" property="RW"/>
				<Member name="sdio1_card_det_mode" description="Polarity of the SDIO 1 card detection signal.&lt;br&gt;0: active low&lt;br&gt;1: active high" range="0" value="0x0" property="RW"/>
				<Register offset="0x0008"/>
			</RegisterGroup>
			<RegisterGroup name="CPU_STAT" description="an A9 status query register." value="0x00000000" startoffset="0x000C">
				<Member name="reserved" description="Reserved." range="31:2" value="0x00000000" property="RO"/>
				<Member name="core1_smpnamp" description="A9MP core 1 SMP/AMP indicator.&lt;br&gt;0: SMP mode&lt;br&gt;1: AMP mode&lt;br&gt;This bit is valid for only Hi3716C V200/Hi3719C V100/Hi3718C V100/Hi3716M V400 and reserved for Hi3719M V100/Hi3718M V100." range="1" value="0x0" property="RO"/>
				<Member name="core0_smpnamp" description="A9MP core 0 SMP/AMP indicator.&lt;br&gt;0: SMP mode&lt;br&gt;1: AMP mode" range="0" value="0x0" property="RO"/>
				<Register offset="0x000C"/>
			</RegisterGroup>
			<RegisterGroup name="CPU_SET" description="an A9 configuration register." value="0x00000000" startoffset="0x0010">
				<Member name="reserved" description="Reserved." range="31:2" value="0x00000000" property="RO"/>
				<Member name="core1_cfgnmfi" description="Whether core 1 masks the fast interrupt request (FIQ).&lt;br&gt;0: clear the NMFI bit in the CP15 c1 control register&lt;br&gt;1: set the NMFI bit in the CP15 c1 control register to 1&lt;br&gt;Note: This bit must be configured before the CPU core is reset.&lt;br&gt;This bit is valid only for Hi3716C V200/Hi3719C V100/Hi3718C V100/Hi3716M V400 and reserved for Hi3719M V100/Hi3718M V100." range="1" value="0x0" property="RW"/>
				<Member name="core0_cfgnmfi" description="Whether core 0 masks the FIQ.&lt;br&gt;0: clear the NMFI bit in the CP15 c1 control register&lt;br&gt;1: set the NMFI bit in the CP15 c1 control register to 1&lt;br&gt;Note: This bit must be configured only before the CPU core is reset." range="0" value="0x0" property="RW"/>
				<Register offset="0x0010"/>
			</RegisterGroup>
			<RegisterGroup name="NF_CFG" description="a NAND flash configuration status query register." value="0x00000000" startoffset="0x0044">
				<Member name="pmc_gpu_core3_mtcoms_ack" description="gpu_core3_mtcoms_ack status indicator.&lt;br&gt;This bit is valid for only Hi3716C V200/Hi3719C V100/Hi3718C V100 and reserved for Hi3719M V100/Hi3718M V100/Hi3716M V400." range="31" value="0x0" property="RO"/>
				<Member name="pmc_gpu_core2_mtcoms_ack" description="gpu_core2_mtcoms_ack status indicator.&lt;br&gt;This bit is valid for only Hi3716C V200/Hi3719C V100/Hi3718C V100 and reserved for Hi3719M V100/Hi3718M V100/Hi3716M V400." range="30" value="0x0" property="RO"/>
				<Member name="pmc_gpu_core1_mtcoms_ack" description="gpu_core1_mtcoms_ack status indicator.&lt;br&gt;This bit is valid for only Hi3716C V200/Hi3719C V100/Hi3718C V100 and reserved for Hi3719M V100/Hi3718M V100/Hi3716M V400." range="29" value="0x0" property="RO"/>
				<Member name="pmc_gpu_core0_mtcoms_ack" description="gpu_core0_mtcoms_ack status indicator.&lt;br&gt;This bit is valid for only Hi3716C V200/Hi3719C V100/Hi3718C V100 and reserved for Hi3719M V100/Hi3718M V100/Hi3716M V400." range="28" value="0x0" property="RO"/>
				<Member name="reserved" description="Reserved." range="27:26" value="0x0" property="RO"/>
				<Member name="nf_boot_cfg_lock" description="Whether the pins of the NAND flash are locked." range="25:20" value="0x00" property="RO"/>
				<Member name="reserved" description="Reserved." range="19:15" value="0x00" property="RO"/>
				<Member name="nf_ecc_type" description="ECC mode.&lt;br&gt;000: non-ECC mode&lt;br&gt;001: 1-bit mode&lt;br&gt;010: 4-bit mode&lt;br&gt;011: 8-bit mode&lt;br&gt;100: 24-bit mode for 1 KB&lt;br&gt;101: 40-bit mode&lt;br&gt;110: 110: 64-bit mode&lt;br&gt;111: reserved" range="14:11" value="0x0" property="RO"/>
				<Member name="sync_nand" description="Whether the NAND flash is a synchronous one during booting.&lt;br&gt;0: no&lt;br&gt;0: yes." range="10" value="0x0" property="RO"/>
				<Member name="nf_randomizer_pad" description="When the randomizer of the NAND flash is enabled during booting.&lt;br&gt;0: no&lt;br&gt;1: yes" range="9" value="0x0" property="RO"/>
				<Member name="nf_adnum" description="Number of addresses sent to the NAND flash.&lt;br&gt;0: four addresses&lt;br&gt;1: five addresses" range="8" value="0x0" property="RO"/>
				<Member name="nf_page" description="Page size of the NAND flash.&lt;br&gt;000: reserved&lt;br&gt;001: 2 KB&lt;br&gt;010: 4 KB&lt;br&gt;011: 8 KB&lt;br&gt;100: 16 KB&lt;br&gt;101–111: reserved&lt;br&gt;The reset value depends on the NFC_PAGE_SIZE pin." range="7:5" value="0x0" property="RO"/>
				<Member name="nf_blksize" description="Block size of the NAND flash during booting.&lt;br&gt;00: 64 pages for the single-level cell (SLC) component&lt;br&gt;01: 128 pages for the multi-level cell (MLC) component&lt;br&gt;10: 256 pages&lt;br&gt;11: 512 pages" range="4:3" value="0x0" property="RO"/>
				<Member name="reserved" description="Reserved." range="2:0" value="0x0" property="RO"/>
				<Register offset="0x0044"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_SEC_STAT" description="a peripheral security attribute query register." value="0x00000000" startoffset="0x0018">
				<Member name="reserved" description="Reserved." range="31:6" value="0x0000000" property="RO"/>
				<Member name="a9mp_pmupriv" description="CPU mode. Each bit corresponds to a core.&lt;br&gt;0: privileged mode&lt;br&gt;1: user mode&lt;br&gt;Bit[5] is valid for only Hi3716C V200/Hi3719C V100/Hi3718C V100/Hi3716M V400, and bit[5] is reserved for Hi3719M V100/Hi3718M V100." range="5:4" value="0x0" property="RO"/>
				<Member name="reserved" description="Reserved." range="3:2" value="0x0" property="RO"/>
				<Member name="a9mp_pmusecure" description="CPU mode. Each bit corresponds to a core.&lt;br&gt;0: non-secure mode&lt;br&gt;1: secure mode&lt;br&gt;Bit[1] is valid for only Hi3716C V200/Hi3719C V100/Hi3718C V100/Hi3716M V400, and bit[1] is reserved for Hi3719M V100/Hi3718M V100." range="1:0" value="0x0" property="RO"/>
				<Register offset="0x0018"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_QOS_GLOB_CTRL" description="a QoS global control register." value="0x00000001" startoffset="0x0040">
				<Member name="reserved" description="Reserved." range="31:1" value="0x00000000" property="RO"/>
				<Member name="ddrc_qos_way" description="Source of the ArQOS/AwQos signal bit[2:1] of the DDRC port.&lt;br&gt;0: NOC internal priority&lt;br&gt;1: input priority at the IP end" range="0" value="0x1" property="RW"/>
				<Register offset="0x0040"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_USB_RESUME_INT_MASK" description="a USB wakeup interrupt mask register." value="0x00000000" startoffset="0x00B4">
				<Member name="reserved" description="Reserved." range="31:4" value="0x0000000" property="RO"/>
				<Member name="usb_phy1_suspend_int_mask" description="USB PHY 1 wakeup interrupt mask.&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="3" value="0x0" property="RW"/>
				<Member name="usb_phy2_suspend_int_mask" description="USB PHY 2 wakeup interrupt mask.&lt;br&gt;0: masked&lt;br&gt;1: not masked&lt;br&gt;This bit is valid for only Hi3716C V200/Hi3719C V100/Hi3718C V100 and reserved for Hi3719M V100/Hi3718M V100." range="2" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved." range="1" value="0x0" property="RW"/>
				<Member name="usb_phy0_suspend_int_mask" description="USB PHY 0 wakeup interrupt mask.&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="0" value="0x0" property="RW"/>
				<Register offset="0x00B4"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_USB_RESUME_INT_RAWSTAT" description="a raw USB wakeup interrupt status register." value="0x00000000" startoffset="0x00B8">
				<Member name="reserved" description="Reserved." range="31:4" value="0x0000000" property="RO"/>
				<Member name="usb_phy1_suspend_int_rawstat" description="USB PHY 1 suspend interrupt raw status.&lt;br&gt;1: wakeup&lt;br&gt;0: suspend" range="3" value="0x0" property="RO"/>
				<Member name="usb_phy2_suspend_int_rawstat" description="USB PHY 2 suspend interrupt raw status.&lt;br&gt;1: wakeup&lt;br&gt;0: suspend&lt;br&gt;This bit is valid for only Hi3716C V200/Hi3719C V100/Hi3718C V100 and reserved for Hi3719M V100/Hi3718M V100/Hi3716M V400." range="2" value="0x0" property="RO"/>
				<Member name="reserved" description="Reserved." range="1" value="0x0" property="RO"/>
				<Member name="usb_phy0_suspend_int_rawstat" description="USB PHY 0 suspend interrupt raw status.&lt;br&gt;1: wakeup&lt;br&gt;0: suspend" range="0" value="0x0" property="RO"/>
				<Register offset="0x00B8"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_USB_RESUME_INT_STAT" description="a USB wakeup interrupt status register." value="0x00000000" startoffset="0x00BC">
				<Member name="reserved" description="Reserved." range="31:4" value="0x0000000" property="RO"/>
				<Member name="usb_phy1_suspend_int_stat" description="USB PHY 1 wakeup interrupt status.&lt;br&gt;1: The wakeup interrupt is generated&lt;br&gt;0: The wakeup interrupt is not generated" range="3" value="0x0" property="RO"/>
				<Member name="usb_phy2_suspend_int_stat" description="USB PHY 2 wakeup interrupt status.&lt;br&gt;1: The wakeup interrupt is generated&lt;br&gt;0: The wakeup interrupt is not generated&lt;br&gt;This bit is valid for only Hi3716C V200/Hi3719C V100/Hi3718C V100 and reserved for Hi3719M V100/Hi3718M V100/Hi3716M V400." range="2" value="0x0" property="RO"/>
				<Member name="reserved" description="Reserved." range="1" value="0x0" property="RO"/>
				<Member name="usb_phy0_suspend_int_stat" description="USB PHY 0 wakeup interrupt status.&lt;br&gt;1: The wakeup interrupt is generated&lt;br&gt;0: The wakeup interrupt is not generated" range="0" value="0x0" property="RO"/>
				<Register offset="0x00BC"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_INT_A9TOMCE" description="an A9-to-MCE software interrupt register." value="0x00000000" startoffset="0x00C0">
				<Member name="reserved" description="Reserved." range="31:1" value="0x00000000" property="RO"/>
				<Member name="int_a9tomce" description="A9-to-MCE interrupt.&lt;br&gt;0: clear the interrupt&lt;br&gt;1: send an interrupt request" range="0" value="0x0" property="RW"/>
				<Register offset="0x00C0"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_INT_A9TODSP0" description="an A9-to-DSP 0 software interrupt register." value="0x00000000" startoffset="0x00C4">
				<Member name="reserved" description="Reserved." range="31:1" value="0x00000000" property="RO"/>
				<Member name="int_swi_a9todsp0" description="A9-to-DSP 0 interrupt.&lt;br&gt;0: clear the interrupt&lt;br&gt;1: send an interrupt request" range="0" value="0x0" property="RW"/>
				<Register offset="0x00C4"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_INT_DSP0TOA9" description="a DSP 0-to-A9 software interrupt register." value="0x00000000" startoffset="0x00C8">
				<Member name="reserved" description="Reserved." range="31:1" value="0x00000000" property="RO"/>
				<Member name="int_swi_dsp0toa9" description="DSP 0-to-A9 interrupt.&lt;br&gt;0: clear the interrupt&lt;br&gt;1: send an interrupt request" range="0" value="0x0" property="RW"/>
				<Register offset="0x00C8"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_INT_SWI0" description="software interrupt 0 register." value="0x00000000" startoffset="0x00E4">
				<Member name="reserved" description="Reserved." range="31:1" value="0x00000000" property="RO"/>
				<Member name="int_swi0" description="Software interrupt 0.&lt;br&gt;0: clear the interrupt&lt;br&gt;1: send an interrupt request" range="0" value="0x0" property="RW"/>
				<Register offset="0x00E4"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_INT_SWI1" description="software interrupt 1 register." value="0x00000000" startoffset="0x00E8">
				<Member name="reserved" description="Reserved." range="31:1" value="0x00000000" property="RO"/>
				<Member name="int_swi1" description="Software interrupt 1.&lt;br&gt;0: clear the interrupt&lt;br&gt;1: send an interrupt request" range="0" value="0x0" property="RW"/>
				<Register offset="0x00E8"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_INT_SWI2" description="software interrupt 2 register." value="0x00000000" startoffset="0x00EC">
				<Member name="reserved" description="Reserved." range="31:1" value="0x00000000" property="RO"/>
				<Member name="int_swi2" description="Software interrupt 2.&lt;br&gt;0: clear the interrupt&lt;br&gt;1: send an interrupt request" range="0" value="0x0" property="RW"/>
				<Register offset="0x00EC"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_INT_SWI0_MASK" description="software interrupt 0 mask register." value="0x00000000" startoffset="0x00F0">
				<Member name="reserved" description="Reserved." range="31:2" value="0x00000000" property="RO"/>
				<Member name="int_swi0_mask_dsp0" description="Mask control for software interrupt 0 transmitted to DSP 0.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="1" value="0x0" property="RW"/>
				<Member name="int_swi0_mask_a9" description="Mask control for software interrupt 0 transmitted to A9.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="0" value="0x0" property="RW"/>
				<Register offset="0x00F0"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_INT_SWI1_MASK" description="a software interrupt 1 mask register." value="0x00000000" startoffset="0x00F4">
				<Member name="reserved" description="Reserved." range="31:2" value="0x00000000" property="RO"/>
				<Member name="int_swi1_mask_dsp0" description="Mask control for software interrupt 1 transmitted to DSP 0.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="1" value="0x0" property="RW"/>
				<Member name="int_swi1_mask_a9" description="Mask control for software interrupt 1 transmitted to A9.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="0" value="0x0" property="RW"/>
				<Register offset="0x00F4"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_INT_SWI2_MASK" description="software interrupt 2 mask register." value="0x00000000" startoffset="0x00F8">
				<Member name="reserved" description="Reserved." range="31:2" value="0x00000000" property="RO"/>
				<Member name="int_swi2_mask_dsp0" description="Mask control for software interrupt 2 transmitted to DSP 0.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="1" value="0x0" property="RW"/>
				<Member name="int_swi2_mask_a9" description="Mask control for software interrupt 2 transmitted to A9.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="0" value="0x0" property="RW"/>
				<Register offset="0x00F8"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_QAM" description="a QAM control register (supported by only Hi3716C V200/Hi3716M V400)." value="0x00000000" startoffset="0x0100">
				<Member name="reserved" description="Reserved." range="31:7" value="0x0000000" property="RW"/>
				<Member name="qam_i2c_devaddr" description="Address for the QAM I2C device." range="6:0" value="0x00" property="RW"/>
				<Register offset="0x0100"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_QAM_ADC0" description="a QAM ADC control register 0 (supported by only Hi3716CV200/Hi3716M V400)." value="0x00000243" startoffset="0x0104">
				<Member name="rfalgq" description="Data saturation indicator of channel Q." range="31:29" value="0x0" property="RO"/>
				<Member name="rfalgi" description="Data saturation indicator of channel I." range="28:26" value="0x0" property="RO"/>
				<Member name="bitosync" description="Channel to which the current the bit belongs when ppsel is 1 and chsel is 0.&lt;br&gt;0: current channel I output&lt;br&gt;1: current channel Q output" range="25" value="0x0" property="RO"/>
				<Member name="adcrdy" description="ADC ready signal. The high level indicates that the ADC can start to work properly." range="24" value="0x0" property="RO"/>
				<Member name="fsctrl" description="Digital gain control for the fsctrl data output end. The gain can be adjusted from 1x to 1.996x with 256 steps.&lt;br&gt;fsctrl[7:0] = 0x00: 1x&lt;br&gt;fsctrl[7:0] = 0xFF: 1.996x" range="23:16" value="0x00" property="RW"/>
				<Member name="bcal" description="Control word for backward calibration.&lt;br&gt;bcal[1:0] = 00: normal calibration mode&lt;br&gt;bcal[1: 0] = 01: Calibration stops but calibration signals are still generated.&lt;br&gt;bcal[1:0] = 10: invalid&lt;br&gt;bcal[1:0] = 11: Calibration stops and no calibration signal is generated." range="15:14" value="0x0" property="RW"/>
				<Member name="startcal" description="Calibration start period, active high." range="13" value="0x0" property="RW"/>
				<Member name="selof" description="Output format.&lt;br&gt;0: binary&lt;br&gt;1: binary complement" range="12" value="0x0" property="RW"/>
				<Member name="endoutz" description="Data output enable.&lt;br&gt;1: output 0&lt;br&gt;0: output normal data" range="11" value="0x0" property="RW"/>
				<Member name="bctrl" description="Bias control word." range="10:6" value="0x09" property="RW"/>
				<Member name="endcr" description="Duty ratio control enable, active high. Duty ratio control must be disabled." range="5" value="0x0" property="RW"/>
				<Member name="chsel" description="Output timing format&lt;br&gt;0: data from channel I&lt;br&gt;1: data from both channel I and channel Q" range="4" value="0x0" property="RW"/>
				<Member name="ppsel" description="Ping pong mode enable, active high." range="3" value="0x0" property="RW"/>
				<Member name="use_prev_f" description="0: Forward calibration starts when the ADC is powered on.&lt;br&gt;1: Forward calibration is not started, and the previous calibration value is used." range="2" value="0x0" property="RW"/>
				<Member name="opm" description="Working mode&lt;br&gt;00: power-down mode&lt;br&gt;01 or 10: low-power mode&lt;br&gt;11: normal mode" range="1:0" value="0x3" property="RW"/>
				<Register offset="0x0104"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_QAM_ADC1" description="QAM ADC control register 1 (supported by only Hi3716CV200/Hi3716M V400)." value="0x00000080" startoffset="0x0108">
				<Member name="reserved" description="Reserved." range="31:9" value="0x000000" property="RO"/>
				<Member name="i2c_resetz" description="Internal digital circuit reset, active low." range="8" value="0x0" property="RW"/>
				<Member name="enavcmin" description="Internal bias enable." range="7" value="0x1" property="RW"/>
				<Member name="qamadc_i2c_devaddr" description="Address for the QAM ADC." range="6:0" value="0x00" property="RW"/>
				<Register offset="0x0108"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_TIANLA_ADAC0" description="ADAC configuration register 0." value="0xF8400606" startoffset="0x0110">
				<Member name="pd_dacl" description="Power down control for the DAC audio-left channel.&lt;br&gt;0: The digital and analog circuits work properly.&lt;br&gt;1: The digital circuit works properly, whereas the analog circuit is powered down." range="31" value="0x1" property="RW"/>
				<Member name="pd_dacr" description="Power down control for the DAC audio-right channel.&lt;br&gt;0: The digital and analog circuits work properly.&lt;br&gt;1: The digital circuit works properly, whereas the analog circuit is powered down." range="30" value="0x1" property="RW"/>
				<Member name="mute_dacl" description="Mute control for the DAC audio-left channel.&lt;br&gt;0: The digital and analog channels work properly. &lt;br&gt;1: The digital and analog audio-left channels are muted." range="29" value="0x1" property="RW"/>
				<Member name="mute_dacr" description="Mute control for the DAC audio-right channel.&lt;br&gt;0: The digital and analog audio-right channels work properly.&lt;br&gt;1: The digital and analog audio-right channels are muted." range="28" value="0x1" property="RW"/>
				<Member name="pd_vref" description="Power down control for the reference voltage.&lt;br&gt;0: power on&lt;br&gt;1: power down" range="27" value="0x1" property="RW"/>
				<Member name="fs" description="Fast startup enable for the reference voltage.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="26" value="0x0" property="RW"/>
				<Member name="popfreel" description="Pop-free enable for the DAC audio-left channel.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="25" value="0x0" property="RW"/>
				<Member name="popfreer" description="Pop-free enable for the DAC audio-right channel.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="24" value="0x0" property="RW"/>
				<Member name="dacl_path" description="Data source of the DAC audio-left channel.&lt;br&gt;0: RX data1 from the I2S interface (audio-left channel)&lt;br&gt;1: RX data2 from the I2S interface (audio-right channel)" range="23" value="0x0" property="RW"/>
				<Member name="dacr_path" description="Data source of the DAC audio-right channel.&lt;br&gt;0: RX data1 from the I2S interface (audio-left channel)&lt;br&gt;1: RX data2 from the I2S interface (audio-right channel)" range="22" value="0x1" property="RW"/>
				<Member name="dacl_deemph" description="De-emphasis filter enable for the DAC audio-left channel.&lt;br&gt;1: enabled&lt;br&gt;0: disabled" range="21" value="0x0" property="RW"/>
				<Member name="dacr_deemph" description="De-emphasis filter enable for the DAC audio-right channel.&lt;br&gt;1: enabled&lt;br&gt;0: disabled" range="20" value="0x0" property="RW"/>
				<Member name="deemphasis_fs" description="De-emphasis sampling rate.&lt;br&gt;00: 48 kHz&lt;br&gt;01: 44.1 kHz&lt;br&gt;10: 32 kHz&lt;br&gt;11: reserved" range="19:18" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved." range="17:15" value="0x0" property="RW"/>
				<Member name="dacl_vol" description="Output volume of the audio-left channel.&lt;br&gt;0x00: +6 dB&lt;br&gt;0x01: +5 dB&lt;br&gt;0x06: 0 dB&lt;br&gt;…&lt;br&gt;(The step is 1 dB.)&lt;br&gt;0x7F: –121 dB" range="14:8" value="0x06" property="RW"/>
				<Member name="reserved" description="Reserved." range="7" value="0x0" property="RW"/>
				<Member name="dacr_vol" description="Output volume of the audio-right channel.&lt;br&gt;0x00: +6 dB&lt;br&gt;0x01: +5 dB&lt;br&gt;0x06: 0 dB&lt;br&gt;…&lt;br&gt;(The step is 1 dB.)&lt;br&gt;0x7F: –121 dB" range="6:0" value="0x06" property="RW"/>
				<Register offset="0x0110"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_TIANLA_ADAC1" description="ADAC configuration register 1." value="0x00E06755" startoffset="0x0114">
				<Member name="smutel" description="Soft mute control for the audio-left channel.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="31" value="0x0" property="RW"/>
				<Member name="smuter" description="Soft mute control for the audio-right channel.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="30" value="0x0" property="RW"/>
				<Member name="sunmutel" description="Soft unmute control for the audio-left channel of the digital circuit.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="29" value="0x0" property="RW"/>
				<Member name="sunmuter" description="Soft unmute control for the audio-right channel of the digital circuit.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="28" value="0x0" property="RW"/>
				<Member name="dacvu" description="Volume sync update of the digital audio-right and -left channels.&lt;br&gt;0: The gains of the audio-left and audio-right channels are retained.&lt;br&gt;1: The volumes of audio-left and -right channels are simultaneously updated." range="27" value="0x0" property="RW"/>
				<Member name="mute_rate" description="Volume gain step when the audio-right and -left channels are soft muted or soft unmuted.&lt;br&gt;00: fs/2&lt;br&gt;01: fs/8&lt;br&gt;10: fs/32&lt;br&gt;11: fs/64" range="26:25" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved." range="24" value="0x0" property="RW"/>
				<Member name="data_bits" description="Interface data bit width.&lt;br&gt;00: 16 bits&lt;br&gt;01: 18 bits&lt;br&gt;10: 20 bits.&lt;br&gt;11: 24 bits" range="23:22" value="0x3" property="RW"/>
				<Member name="sample_sel" description="Sampling rate.&lt;br&gt;000: 1/4 of the reference sampling rate&lt;br&gt;001: 1/2 of the reference sampling rate&lt;br&gt;010: reference sampling rate&lt;br&gt;011: 2 times of the reference sampling rate&lt;br&gt;100: 4 times of the reference sampling rate&lt;br&gt;Other values: reference sampling rate" range="21:19" value="0x4" property="RW"/>
				<Member name="reserved" description="Reserved." range="18:16" value="0x0" property="RW"/>
				<Member name="adj_dac" description="DAC bias current.&lt;br&gt;00: 0.6 times of the current&lt;br&gt;01: normal current (recommended)&lt;br&gt;10: 1.4 times of the current&lt;br&gt;11: 2 times of the current" range="15:14" value="0x1" property="RW"/>
				<Member name="adj_ctcm" description="CTCM bias current.&lt;br&gt;0: normal current (recommended)&lt;br&gt;1: 2 times of the current" range="13" value="0x1" property="RW"/>
				<Member name="rst" description="STB_DAC_ANA reset.&lt;br&gt;0: normal working mode&lt;br&gt;1: reset" range="12" value="0x0" property="RW"/>
				<Member name="adj_refbf" description="Reference buffer bias current.&lt;br&gt;00: 0.6 times of the current&lt;br&gt;01: normal current (recommended)&lt;br&gt;10: 1.4 times of the current&lt;br&gt;11: 2 of times the current" range="11:10" value="0x1" property="RW"/>
				<Member name="clksel2" description="Divide-by-2 clock select.&lt;br&gt;0: divide-by-2 clock&lt;br&gt;1: input clock" range="9" value="0x1" property="RW"/>
				<Member name="clkdgesel" description="Clock edge select.&lt;br&gt;0: The rising edge is selected as the sampling clock of the analog part.&lt;br&gt;1: The falling edge is selected as the sampling clock of the analog part." range="8" value="0x1" property="RW"/>
				<Member name="reserved" description="Reserved." range="7:0" value="0x55" property="RW"/>
				<Register offset="0x0114"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_FEPHY" description="a PERI_FEPHY_CTRL register." value="0x03000001" startoffset="0x0118">
				<Member name="soft_fephy_gp_i" description="GP data input when the FE PHY downloads patches." range="31:16" value="0x0300" property="RW"/>
				<Member name="reserved" description="Reserved." range="15" value="0x0" property="RW"/>
				<Member name="soft_fephy_mdio_i" description="MDIO data input when the FE PHY downloads patches." range="14" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved." range="13" value="0x0" property="RW"/>
				<Member name="soft_fephy_mdio_mdc" description="MDC data input when the FE PHY downloads patches." range="12" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved." range="11" value="0x0" property="RW"/>
				<Member name="fephy_patch_enable" description="FE PHY download patch enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="10" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved." range="9" value="0x0" property="RW"/>
				<Member name="fephy_tclk_enable" description="FE PHY debugging enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="8" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved." range="7:5" value="0x0" property="RW"/>
				<Member name="fephy_phy_addr" description="FE PHY address." range="4:0" value="0x01" property="RW"/>
				<Register offset="0x0118"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_SD_LDO" description="an SD LDO control register." value="0x00000060" startoffset="0x011C">
				<Member name="reserved" description="Reserved." range="31:7" value="0x0000000" property="RO"/>
				<Member name="bypass" description="LDO bypass enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled (the VIN voltage is output)" range="6" value="0x1" property="RW"/>
				<Member name="en" description="LDO enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="5" value="0x1" property="RW"/>
				<Member name="vset" description="LDO output voltage.&lt;br&gt;0: 1.8 V&lt;br&gt;1: 1.2 V" range="4" value="0x0" property="RW"/>
				<Member name="fuse" description="Reference voltage for accurately adjusting the internal voltage." range="3:0" value="0x0" property="RW"/>
				<Register offset="0x011C"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_USB0" description="a USB configuration register." value="0x000C71A8" startoffset="0x0120">
				<Member name="ohci_0_cntsel_i_n" description="Interval for transmitting USB SOF packets.&lt;br&gt;0: SOF packets are transmitted every 1 ms (normal interval).&lt;br&gt;1: The interval is reduced for simulation." range="31" value="0x0" property="RW"/>
				<Member name="ss_scaledown_mode" description="Scale-down mode.&lt;br&gt;00: Scale down is disabled for all timings, and the actual timings are used.&lt;br&gt;01: Scale down is enabled for all timings except the suspended and resumed timings in device mode.&lt;br&gt;10: Scale down is enabled only for the suspended and resumed timings in device mode.&lt;br&gt;11: Scaled-down timings of bit 0 and bit 1 are enabled." range="30:29" value="0x0" property="RW"/>
				<Member name="chipid" description="USB 2.0 controller select.&lt;br&gt;0: Select port0 as the USB host&lt;br&gt;1: Select port0 as the USB device" range="28" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved." range="27:23" value="0x00" property="RO"/>
				<Member name="ss_hubsetup_min_i" description="Number of idle cycles after the full-speed preamble packet.&lt;br&gt;0: 5 idle full-speed cycles&lt;br&gt;1: 4 idle full-speed cycles" range="22" value="0x0" property="RW"/>
				<Member name="usbovr_merge_en" description="Port over-current enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="21" value="0x0" property="RW"/>
				<Member name="usbpwr_merge_en" description="Port power-on enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="20" value="0x0" property="RW"/>
				<Member name="usbovr_p_ctrl" description="Over-current protection polarity.&lt;br&gt;0: active low&lt;br&gt;1: active high" range="19" value="0x1" property="RW"/>
				<Member name="usbpwr_pctrl" description="Over-current protection enable for the USB PHY.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="18" value="0x1" property="RW"/>
				<Member name="port2_ovr_en" description="Over-current protection enable for the USB PHY.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="17" value="0x0" property="RW"/>
				<Member name="port1_ovr_en" description="Over-current protection enable for the USB PHY.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="16" value="0x0" property="RW"/>
				<Member name="port0_ovr_en" description="Over-current protection enable for the USB PHY.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="15" value="0x0" property="RW"/>
				<Member name="port2_pwr_en" description="USB PHY power shutdown control.&lt;br&gt;0: The power is shut down.&lt;br&gt;1: The controller power output is enabled." range="14" value="0x1" property="RW"/>
				<Member name="port1_pwr_en" description="USB PHY power shutdown control.&lt;br&gt;0: The power is shut down.&lt;br&gt;1: The controller power output is enabled." range="13" value="0x1" property="RW"/>
				<Member name="port0_pwr_en" description="USB PHY power shutdown control.&lt;br&gt;0: The power is shut down.&lt;br&gt;1: The controller power output is enabled." range="12" value="0x1" property="RW"/>
				<Member name="reserved" description="Reserved." range="11:10" value="0x0" property="RO"/>
				<Member name="ss_ena_incr16_i" description="AHB burst16 enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled (default)" range="9" value="0x0" property="RW"/>
				<Member name="ss_ena_incr8_i" description="AHB burst8 enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled (default)" range="8" value="0x1" property="RW"/>
				<Member name="ss_ena_incr4_i" description="AHB burst4 enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled (default)" range="7" value="0x1" property="RW"/>
				<Member name="ss_ena_incr_align_i" description="Burst alignment enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled (default)" range="6" value="0x0" property="RW"/>
				<Member name="ss_autoppd_on_overcur_en_i" description="Automatic port power shutdown enable during over-current. The default value is 1.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="5" value="0x1" property="RW"/>
				<Member name="reserved" description="Reserved." range="4" value="0x0" property="RO"/>
				<Member name="ulpi_bypass_en_i" description="ULPI bypass control. This bit must be set to 1.&lt;br&gt;0: ULPI mode&lt;br&gt;1: UTMI mode" range="3" value="0x1" property="RW"/>
				<Member name="app_start_clk_i" description="Open host controller interface (OHCI) clock control.&lt;br&gt;0: The OHCI works properly. (default)&lt;br&gt;1: The OHCI clock is enabled in suspended mode." range="2" value="0x0" property="RW"/>
				<Member name="ohci_susp_lgcy_i" description="Strap input signal when the OHCI is suspended. The default value is 0." range="1" value="0x0" property="RW"/>
				<Member name="ss_word_if_i" description="Data bit width of the UTMI interface.&lt;br&gt;0: 8 bits (default)&lt;br&gt;1: 16 bits" range="0" value="0x0" property="RW"/>
				<Register offset="0x0120"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_USB1A" description="a USB PHY 0 configuration register (supported by only Hi3716CV200/Hi3719C V100/Hi3718C V100)." value="0x231D1993" startoffset="0x0124">
				<Member name="reserved" description="Reserved." range="31" value="0x0" property="-"/>
				<Member name="phy0_txrestune" description="USB source impedance tune&lt;br&gt;11: impedance decreased by about 4 Ω&lt;br&gt;10: impedance decreased by about 2 Ω&lt;br&gt;01: default value&lt;br&gt;00: impedance decreased by about 1.5 Ω" range="30:29" value="0x1" property="RW"/>
				<Member name="phy0_txpreempamptune" description="High-speed transmitter pre-emphasis circuit control&lt;br&gt;11: 3 times&lt;br&gt;10: 2 times&lt;br&gt;01: 1 times&lt;br&gt;00: pre-emphasized disabled" range="28:27" value="0x0" property="RW"/>
				<Member name="phy0_txpreemppulsetune" description="High-speed pre-emphasis period&lt;br&gt;1: short pre-emphasis current period&lt;br&gt;0: long pre-emphasis current period" range="26" value="0x0" property="RW"/>
				<Member name="phy0_vbusvldextsel" description="External VBUS enable for USB PHY 0.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="25" value="0x1" property="RW"/>
				<Member name="phy0_vbusvldext" description="External VBUS select for USB PHY 0.&lt;br&gt;0: internal session valid comparator&lt;br&gt;1: VBUSVLDEXT input" range="24" value="0x1" property="RW"/>
				<Member name="reserved" description="Reserved." range="23" value="0x0" property="RO"/>
				<Member name="phy0_siddq" description="Analog power shutdown enable for USB PHY 0.&lt;br&gt;0: The analog power is not shut down.&lt;br&gt;1: The analog power is shut down.&lt;br&gt;The default value is 0. The bit must be set to 0 during the built-in self test (BIST)." range="22" value="0x0" property="RW"/>
				<Member name="phy0_commononn" description="Whether the XO bias BANDGAP PLL works when USB PHY 0 is suspended.&lt;br&gt;0: The clk48m_ohci output is always valid even when USB PHY 0 is suspended. The default value is 0.&lt;br&gt;1: The clk48m_ohci output is valid only when USB PHY 0 is not suspended." range="21" value="0x0" property="RW"/>
				<Member name="phy0_txhsxvtune" description="Crossover voltage tune for DP/DM. The default value is 11.&lt;br&gt;11: default&lt;br&gt;10: +15 mV&lt;br&gt;01: –15 mV&lt;br&gt;00: reserved" range="20:19" value="0x3" property="RW"/>
				<Member name="phy0_sleepm" description="Port 0 mode.&lt;br&gt;1: normal mode&lt;br&gt;0: sleep mode" range="18" value="0x1" property="RW"/>
				<Member name="phy0_loopbackenb" description="Loopback (from D+ to D?) test enable for USB PHY 0. The default value is 0, and&lt;br&gt;this bit must be set to 0." range="17" value="0x0" property="RW"/>
				<Member name="phy0_compdistune" description="HOSDISCONNECT threshold level tune for USB PHY 0.&lt;br&gt;111: +4.5%&lt;br&gt;110: +3.0%&lt;br&gt;101: +1.5%&lt;br&gt;100: default&lt;br&gt;010: –3%&lt;br&gt;001: –4.5%&lt;br&gt;000: –6%&lt;br&gt;Other values: reserved" range="16:14" value="0x4" property="RW"/>
				<Member name="phy0_sqrxtune" description="Squelch circuit tune for USB PHY 0.&lt;br&gt;111: ?15%&lt;br&gt;110: –10%&lt;br&gt;101: –5%&lt;br&gt;100: default&lt;br&gt;011: +5%&lt;br&gt;010: +10%&lt;br&gt;001: +15%&lt;br&gt;000: +20%" range="13:11" value="0x3" property="RW"/>
				<Member name="phy0_txfslstune" description="FS LS impedance tune for USB PHY 0.&lt;br&gt;1111: –5%&lt;br&gt;0111: –2.5%&lt;br&gt;0011: default&lt;br&gt;0001: +2.5%&lt;br&gt;0000: +5%&lt;br&gt;Other values: reserved" range="10:7" value="0x3" property="RW"/>
				<Member name="reserved" description="Reserved." range="6" value="0x0" property="RO"/>
				<Member name="phy0_txrisetune" description="High-speed signal up/down time tune for USB PHY 0.&lt;br&gt;1: –8%&lt;br&gt;0: default" range="5:4" value="0x1" property="RW"/>
				<Member name="phy0_txvreftune" description="DC level tune for USB PHY 0 in high-speed mode.&lt;br&gt;1111: +8.75%&lt;br&gt;1110: +7.5%&lt;br&gt;1101: +6.25%&lt;br&gt;1100: +5%&lt;br&gt;1011: +3.7%&lt;br&gt;1010: +2.5%&lt;br&gt;1001: +1.25%&lt;br&gt;1000: default&lt;br&gt;0111: –1.25%&lt;br&gt;0110: –2.5%&lt;br&gt;0101: –3.75%&lt;br&gt;0100: –5%&lt;br&gt;0011: –6.25%&lt;br&gt;0010: –7.5%&lt;br&gt;0001: –8.75%&lt;br&gt;0000: –10%" range="3:0" value="0x3" property="RW"/>
				<Register offset="0x0124"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_USB1B" description="PERI_USB1 is a USB PHY configuration register (supported by only Hi3719MV100/Hi3718M V100/Hi3716M V400)." value="0x00000000" startoffset="0x0124">
				<Member name="reserved" description="Reserved." range="31:24" value="0x00" property="RO"/>
				<Member name="test_rddata" description="Data read signal of the debugging channel." range="23:16" value="0x00" property="RO"/>
				<Member name="test_rstn" description="Reset signal of the debugging channel." range="15" value="0x0" property="RW"/>
				<Member name="test_clk" description="Clock signal of the debugging channel." range="14" value="0x0" property="RW"/>
				<Member name="test_wren" description="Read/Write enable signal of the debugging channel." range="13" value="0x0" property="RW"/>
				<Member name="test_addr" description="Address signal of the debugging channel." range="12:8" value="0x00" property="RW"/>
				<Member name="test_wrdata" description="Data write signal of the debugging channel." range="7:0" value="0x00" property="RW"/>
				<Register offset="0x0124"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_USB2" description="a USB PHY 1 configuration register (supported by only Hi3716CV200/Hi3719C V100/Hi3718C V100)." value="0x231D1993" startoffset="0x0128">
				<Member name="reserved" description="Reserved." range="31" value="0x0" property="RO"/>
				<Member name="phy1_txrestune" description="USB source impedance tune.&lt;br&gt;11: impedance decreased by about 4 Ω&lt;br&gt;10: impedance decreased by about 2 Ω&lt;br&gt;01: default value&lt;br&gt;00: impedance decreased by about 1.5 Ω" range="30:29" value="0x1" property="RW"/>
				<Member name="phy1_txpreempamptune" description="High-speed transmitter pre-emphasis circuit control.&lt;br&gt;11: 3 times&lt;br&gt;10: 2 times&lt;br&gt;01: 1 times&lt;br&gt;00: pre-emphasis disabled" range="28:27" value="0x0" property="RW"/>
				<Member name="phy1_txpreemppulsetune" description="High-speed pre-emphasis period.&lt;br&gt;1: short pre-emphasis current period&lt;br&gt;0: long pre-emphasis current period" range="26" value="0x0" property="RW"/>
				<Member name="phy1_vbusvldextsel" description="External VBUS enable for USB PHY 1.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="25" value="0x1" property="RW"/>
				<Member name="phy1_vbusvldext" description="External VBUS select for USB PHY 1.&lt;br&gt;0: internal session valid comparator&lt;br&gt;1: VBUSVLDEXT input" range="24" value="0x1" property="RW"/>
				<Member name="reserved" description="Reserved." range="23" value="0x0" property="RO"/>
				<Member name="phy1_siddq" description="Analog shutdown test enable for USB PHY 1.&lt;br&gt;0: The analog power is not shut down.&lt;br&gt;1: The analog power is shut down.&lt;br&gt;The default value is 0. The bit must be set to 0 during the BIST." range="22" value="0x0" property="RW"/>
				<Member name="phy1_commononn" description="Whether the XO bias BANDGAP PLL works when USB PHY 1 is suspended.&lt;br&gt;0: The clk48m_ohci output is always valid even when USB PHY 1 is suspended. The default value is 0.&lt;br&gt;1: The clk48m_ohci output is valid only when the PHY is not suspended." range="21" value="0x0" property="RW"/>
				<Member name="phy1_txhsxvtune" description="Crossover voltage tune for DP/DM. The default value is 11.&lt;br&gt;11: default&lt;br&gt;10: +15 mV&lt;br&gt;01: –15 mV&lt;br&gt;00: reserved" range="20:19" value="0x3" property="RW"/>
				<Member name="phy1_sleepm" description="Port 1 mode.&lt;br&gt;1: normal mode&lt;br&gt;0: sleep mode" range="18" value="0x1" property="RW"/>
				<Member name="phy1_loopbackenb" description="Loopback (from D+ to D-) test enable for USB PHY 1. The default value is 0, and&lt;br&gt;this bit must be set to 0." range="17" value="0x0" property="RW"/>
				<Member name="phy1_compdistune" description="HOSDISCONNECT threshold level tune for USB PHY 1.&lt;br&gt;111: +4.5%&lt;br&gt;110: +3.0%&lt;br&gt;101: +1.5%&lt;br&gt;100: default&lt;br&gt;010: –3%&lt;br&gt;001: –4.5%&lt;br&gt;000: –6%&lt;br&gt;Other values: reserved" range="16:14" value="0x4" property="RW"/>
				<Member name="phy1_sqrxtune" description="Squelch circuit tune for USB PHY 1.&lt;br&gt;111: ?15%&lt;br&gt;110: –10%&lt;br&gt;101: ?5%&lt;br&gt;100: default&lt;br&gt;011: +5%&lt;br&gt;010: +10%&lt;br&gt;001: +15%&lt;br&gt;000: +20%" range="13:11" value="0x3" property="RW"/>
				<Member name="phy1_txfslstune" description="FS LS impedance tune for USB PHY 1.&lt;br&gt;1111: –5%&lt;br&gt;0111: –2.5%&lt;br&gt;0011: default&lt;br&gt;0001: +2.5%&lt;br&gt;0000: +5%&lt;br&gt;Other values: reserved" range="10:7" value="0x3" property="RW"/>
				<Member name="reserved" description="Reserved." range="6" value="0x0" property="RO"/>
				<Member name="phy1_txrisetune" description="High-speed signal up/down time tune for USB PHY 1.&lt;br&gt;1: –8%&lt;br&gt;0: default" range="5:4" value="0x1" property="RW"/>
				<Member name="phy1_txvreftune" description="DC level tune for USB PHY 1 in high-speed mode.&lt;br&gt;1111: +8.75%&lt;br&gt;1110: +7.5%&lt;br&gt;1101: +6.25%&lt;br&gt;1100: +5%&lt;br&gt;1011: +3.7%&lt;br&gt;1010: +2.5%&lt;br&gt;1001: +1.25%&lt;br&gt;1000: default&lt;br&gt;0111: –1.25%&lt;br&gt;0110: –2.5%&lt;br&gt;0101: –3.75%&lt;br&gt;0100: –5%&lt;br&gt;0011: –6.25%&lt;br&gt;0010: –7.5%&lt;br&gt;0001: –8.75%&lt;br&gt;0000: –10%" range="3:0" value="0x3" property="RW"/>
				<Register offset="0x0128"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_USB3" description="PERI_USB1 is a USB PHY 0/PHY 1/PHY 2 configuration register (supported by onlyHi3716C V200/Hi3719C V100/Hi3718C V100)." value="0x00000000" startoffset="0x012C">
				<Member name="reserved" description="Reserved." range="31:28" value="0x0" property="RO"/>
				<Member name="phy2_testdataout" description="Read test data bus of PHY 2." range="27:24" value="0x0" property="RO"/>
				<Member name="phy1_testdataout" description="Read test data bus of PHY 1." range="23:20" value="0x0" property="RO"/>
				<Member name="phy0_testdataout" description="Read test data bus of PHY 0." range="19:16" value="0x0" property="RO"/>
				<Member name="reserved" description="Reserved." range="15:14" value="0x0" property="-"/>
				<Member name="phy0_phy1_phy2_testdataoutsel" description="Test data output of PHY 0, PHY 1, and PHY 2.&lt;br&gt;0: signal internally generated as the output&lt;br&gt;1: test register value as the output" range="13" value="0x0" property="RW"/>
				<Member name="phy0_phy1_phy2_testaddr" description="Address for the PHY 0, PHY 1, or PHY 2 test interface register.&lt;br&gt;If the bus is not used, the address is fixed at 4'b0000." range="12:9" value="0x0" property="RW"/>
				<Member name="phy0_phy1_phy2__testclk" description="Test clock of testdatain[7:0]." range="8" value="0x0" property="RW"/>
				<Member name="phy0_phy1_phy2_testdatain" description="Write test data bus of PHY 0, PHY 1, and PHY 2." range="7:0" value="0x00" property="RW"/>
				<Register offset="0x012C"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_USB4" description="a USB PHY 2 configuration register (supported by only Hi3716CV200/Hi3719C V100/Hi3718C V100)." value="0x231D1993" startoffset="0x0130">
				<Member name="reserved" description="Reserved." range="31" value="0x0" property="RO"/>
				<Member name="phy2_txrestune" description="USB source impedance tune.&lt;br&gt;11: impedance decreased by about 4 Ω&lt;br&gt;10: impedance decreased by about 2 Ω&lt;br&gt;01: default&lt;br&gt;00: impedance decreased by about 1.5 Ω" range="30:29" value="0x1" property="RW"/>
				<Member name="phy2_txpreempamptune" description="High-speed transmitter pre-emphasis circuit control.&lt;br&gt;11: 3 times&lt;br&gt;10: 2 times&lt;br&gt;01: 1 times&lt;br&gt;00: pre-emphasis disabled" range="28:27" value="0x0" property="RW"/>
				<Member name="phy2_txpreemppulsetune" description="High-speed pre-emphasis period.&lt;br&gt;1: short pre-emphasis current period&lt;br&gt;0: long pre-emphasis current period" range="26" value="0x0" property="RW"/>
				<Member name="phy2_vbusvldextsel" description="External VBUS enable for USB PHY 2.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="25" value="0x1" property="RW"/>
				<Member name="phy2_vbusvldext" description="External VBUS select for USB PHY 2.&lt;br&gt;0: internal session valid comparator&lt;br&gt;1: VBUSVLDEXT input" range="24" value="0x1" property="RW"/>
				<Member name="reserved" description="Reserved." range="23" value="0x0" property="RO"/>
				<Member name="phy2_siddq" description="Analog power shutdown enable for USB PHY 2.&lt;br&gt;0: The analog power is not shut down.&lt;br&gt;1: The analog power is shut down.&lt;br&gt;The default value is 0. The bit must be set to 0 during the BIST." range="22" value="0x0" property="RW"/>
				<Member name="phy2_commononn" description="Whether the XO bias BANDGAP PLL works when USB PHY 2 is suspended.&lt;br&gt;0: The clk48m_ohci output is always valid even when USB PHY 2 is suspended. The default value is 0.&lt;br&gt;1: The clk48m_ohci output is valid only when USB PHY 2 is not suspended." range="21" value="0x0" property="RW"/>
				<Member name="phy2_txhsxvtune" description="Crossover voltage tune for DP/DM. The default value is 11.&lt;br&gt;11: default&lt;br&gt;10: +15 mV&lt;br&gt;01: –15 mV&lt;br&gt;00: reserved" range="20:19" value="0x3" property="RW"/>
				<Member name="phy2_sleepm" description="Port 1 mode.&lt;br&gt;1: normal mode&lt;br&gt;0: sleep mode" range="18" value="0x1" property="RW"/>
				<Member name="phy2_loopbackenb" description="Loopback (from D+ to D-) test enable for USB PHY 2. The default value is 0, and&lt;br&gt;this bit must be set to 0." range="17" value="0x0" property="RW"/>
				<Member name="phy2_compdistune" description="HOSDISCONNECT threshold level tune for USB PHY 2.&lt;br&gt;111: +4.5%&lt;br&gt;110: +3.0%&lt;br&gt;101: +1.5%&lt;br&gt;100: default&lt;br&gt;010: –3%&lt;br&gt;001: – 4.5%&lt;br&gt;000: –6%&lt;br&gt;Other values: reserved" range="16:14" value="0x4" property="RW"/>
				<Member name="phy2_sqrxtune" description="Squelch circuit tune for USB PHY 2.&lt;br&gt;111: ?15%&lt;br&gt;110: –10%&lt;br&gt;101: ?5%&lt;br&gt;100: default&lt;br&gt;011: +5%&lt;br&gt;010: +10%&lt;br&gt;001: +15%.&lt;br&gt;000: +20%" range="13:11" value="0x3" property="RW"/>
				<Member name="phy2_txfslstune" description="Full-speed or low-speed impedance tune for USB PHY 2.&lt;br&gt;1111: –5%&lt;br&gt;0111: –2.5%&lt;br&gt;0011: default&lt;br&gt;0001: +2.5%&lt;br&gt;0000: +5%&lt;br&gt;Other values: reserved" range="10:7" value="0x3" property="RW"/>
				<Member name="reserved" description="Reserved." range="6" value="0x0" property="RO"/>
				<Member name="phy2_txrisetune" description="High-speed signal up/down time tune for USB PHY 2.&lt;br&gt;1: –8%&lt;br&gt;0: default" range="5:4" value="0x1" property="RW"/>
				<Member name="phy2_txvreftune" description="DC level tune for USB PHY 2 in high-speed mode.&lt;br&gt;1111: +8.75%&lt;br&gt;1110: +7.5%&lt;br&gt;1101: +6.25%&lt;br&gt;1100: +5%&lt;br&gt;1011: +3.7%&lt;br&gt;1010: +2.5%&lt;br&gt;1001: +1.25%&lt;br&gt;1000: default&lt;br&gt;0111: –1.25%&lt;br&gt;0110: –2.5%&lt;br&gt;0101: –3.75%&lt;br&gt;0100: –5%&lt;br&gt;0011: –6.25%&lt;br&gt;0010: –7.5%&lt;br&gt;0001: –8.75%&lt;br&gt;0000: –10%" range="3:0" value="0x3" property="RW"/>
				<Register offset="0x0130"/>
			</RegisterGroup>
			<RegisterGroup name="DSP0_CTRL" description="a DSP 0 control register." value="0x00000000" startoffset="0x0180">
				<Member name="reserved" description="Reserved." range="31:5" value="0x0000000" property="RO"/>
				<Member name="wdg1_en_dsp0" description="WDG1 enabled (for DSP 0).&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="4" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved." range="3" value="0x0" property="RW"/>
				<Member name="ocdhaltonreset_dsp0" description="Debug mode after reset.&lt;br&gt;0: entry normal mode after reset&lt;br&gt;1: entry OCD mode after reset" range="2" value="0x0" property="RW"/>
				<Member name="statvectorsel_dsp0" description="Start vector select.&lt;br&gt;0: default (0xFA820400)&lt;br&gt;1: alternative (0x07000000)" range="1" value="0x0" property="RW"/>
				<Member name="runstall_dsp0" description="Start and stall DSP 0.&lt;br&gt;0: run&lt;br&gt;1: stall" range="0" value="0x0" property="RW"/>
				<Register offset="0x0180"/>
			</RegisterGroup>
			<RegisterGroup name="DSP0_PRID" description="a DSP 0 ID register." value="0x00000000" startoffset="0x0184">
				<Member name="reserved" description="Reserved." range="31:2" value="0x00000000" property="RO"/>
				<Member name="prid_dsp0" description="Processor ID.&lt;br&gt;00: DSP 0 is processing data.&lt;br&gt;01: reserved&lt;br&gt;10: reserved&lt;br&gt;11: reserved" range="1:0" value="0x0" property="RW"/>
				<Register offset="0x0184"/>
			</RegisterGroup>
			<RegisterGroup name="DSP0_STATUS" description="a DSP 0 status register." value="0x00000000" startoffset="0x0188">
				<Member name="reserved" description="Reserved." range="31:2" value="0x00000000" property="RO"/>
				<Member name="xocdmode_dsp0" description="Debug mode.&lt;br&gt;0: not debug mode&lt;br&gt;1: debug mode" range="1" value="0x0" property="RO"/>
				<Member name="pwaitmode_dsp0" description="WATII mode.&lt;br&gt;0: not WATII mode&lt;br&gt;1: WATII mode" range="0" value="0x0" property="RO"/>
				<Register offset="0x0188"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CHIP_INFO4" description="a chip information register." value="0x00010000" startoffset="0x01E0">
				<Member name="peri_chip_info4" description="Reserved" range="31:3" value="0x00002000" property="RO"/>
				<Member name="dts_flag" description="DTS support.&lt;br&gt;0: not supported&lt;br&gt;1: supported" range="2" value="0x0" property="RO"/>
				<Member name="reserved" description="Reserved" range="1" value="0x0" property="RO"/>
				<Member name="dolby_flag" description="Dolby support.&lt;br&gt;0: supported&lt;br&gt;1: not supported" range="0" value="0x0" property="RO"/>
				<Register offset="0x01E0"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_SW_SET" description="PEIR_SW_SET is a software flag configuration register." value="0x00000000" startoffset="0x01F0">
				<Member name="peri_sw_set" description="This register can be written only once." range="31:0" value="0x00000000" property="RW"/>
				<Register offset="0x01F0"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_DSP0_0" description="DSP 0 startup code register 0." value="0x00000000" startoffset="0x0400">
				<Member name="reserved" description="Reserved." range="31:0" value="0x00000000" property="RW"/>
				<Register offset="0x0400"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_DSP0_1" description="DSP 0 startup code register 1." value="0x00000000" startoffset="0x0404">
				<Member name="reserved" description="Reserved." range="31:0" value="0x00000000" property="RW"/>
				<Register offset="0x0404"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_DSP0_2" description="DSP 0 startup code register 2." value="0x00000000" startoffset="0x0408">
				<Member name="reserved" description="Reserved." range="31:0" value="0x00000000" property="RW"/>
				<Register offset="0x0408"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_DSP0_3" description="DSP 0 startup code register 3." value="0x00000000" startoffset="0x040C">
				<Member name="reserved" description="Reserved." range="31:0" value="0x00000000" property="RW"/>
				<Register offset="0x040C"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_DSP0_4" description="DSP 0 startup code register 4." value="0x00000000" startoffset="0x0410">
				<Member name="reserved" description="Reserved." range="31:0" value="0x00000000" property="RW"/>
				<Register offset="0x0410"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_DSP0_5" description="DSP 0 startup code register 5." value="0x00000000" startoffset="0x0414">
				<Member name="reserved" description="Reserved." range="31:0" value="0x00000000" property="RW"/>
				<Register offset="0x0414"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_DSP0_6" description="PERI_DSP0_6is DSP 0 startup code register 6." value="0x00000000" startoffset="0x0418">
				<Member name="reserved" description="Reserved." range="31:0" value="0x00000000" property="RW"/>
				<Register offset="0x0418"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_DSP0_7" description="DSP 0 startup code register 7." value="0x00000000" startoffset="0x041C">
				<Member name="reserved" description="Reserved." range="31:0" value="0x00000000" property="RW"/>
				<Register offset="0x041C"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_SIM_OD_CTRL" description="an SCI OD control register." value="0x00000000" startoffset="0x083C">
				<Member name="reserved" description="Reserved." range="31:4" value="0x0000000" property="RO"/>
				<Member name="sim1_rst_od_sel" description="SIM1 RST OD select.&lt;br&gt;0: CMOS output&lt;br&gt;1: OD output&lt;br&gt;This bit is valid for only Hi3716C V200/Hi3719C V100/Hi3718C V100/Hi3716M V400 and reserved for Hi3719M V100/Hi3718M V100." range="3" value="0x0" property="RW"/>
				<Member name="sim0_rst_od_sel" description="SIM0 RST OD select.&lt;br&gt;0: CMOS output&lt;br&gt;1: OD output&lt;br&gt;This bit is valid for only Hi3716C V200/Hi3719C V100/Hi3718C V100/Hi3716M V400 and reserved for Hi3719M V100/Hi3718M V100." range="2" value="0x0" property="RW"/>
				<Member name="sim0_pwren_od_sel" description="SIM0 PWREN OD select.&lt;br&gt;0: CMOS output&lt;br&gt;1: OD output." range="1" value="0x0" property="RW"/>
				<Member name="sim1_pwren_od_sel" description="SIM1 PWREN OD select.&lt;br&gt;0: CMOS output&lt;br&gt;1: OD output." range="0" value="0x0" property="RW"/>
				<Register offset="0x083C"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_SOC_FUSE" description="an SOC_FUSE status register." value="0x00000000" startoffset="0x0840">
				<Member name="gpu_pwractive" description="gpu_pwractive status.&lt;br&gt;This bit is valid for only Hi3716C V200/Hi3719C V100/Hi3718C V100/Hi3716M V400 and reserved for Hi3719M V100/Hi3718M V100." range="31" value="0x0" property="RO"/>
				<Member name="reserved" description="Reserved." range="30" value="0x0" property="RO"/>
				<Member name="vdac_bgtrim" description="Field for configuring vdac_bgtrim when soc_fuse[27] is 1.&lt;br&gt;This bit is valid for only Hi3716C V200/Hi3719C V100/Hi3718C V100/Hi3716M V400 and reserved for Hi3719M V100/Hi3718M V100." range="29:28" value="0x0" property="RO"/>
				<Member name="vdac_bgtrim_sel" description="vdac_bgtrim configuration select.&lt;br&gt;0: vdac_bgtrim is configured by the VDP.&lt;br&gt;1: vdac_bgtrim is configured by the soc_fuse[31:28].&lt;br&gt;This bit is valid for only Hi3716C V200/Hi3719C V100/Hi3718C V100/Hi3716M V400 and reserved for Hi3719M V100/Hi3718M V100." range="27" value="0x0" property="RO"/>
				<Member name="vedu_chip_id" description="VEDU chip ID.&lt;br&gt;00: D1&lt;br&gt;01: 720p&lt;br&gt;10/11: 1080p" range="26:25" value="0x0" property="RO"/>
				<Member name="mven" description="Macrovision enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="24" value="0x0" property="RO"/>
				<Member name="reserved" description="Reserved." range="23:21" value="0x0" property="RO"/>
				<Member name="chip_id" description="Chip ID." range="20:16" value="0x00" property="RO"/>
				<Member name="otp_ctrl_vdac" description="Four ADAC channels enable.&lt;br&gt;Bits 15?12 correspond to channels 3?0 respectively.&lt;br&gt;When the OTP value is 0, channels are controlled by the VDP register by default.&lt;br&gt;When the OTP value is 1, the enable bit of the corresponding channel is forcibly set to 0, that is, the channel is forcibly powered down." range="15:12" value="0x0" property="RO"/>
				<Member name="reserved" description="Reserved." range="11" value="0x0" property="RO"/>
				<Member name="otp_spdif_ctrl" description="SPDIF support.&lt;br&gt;0: supported&lt;br&gt;1: not supported" range="10" value="0x0" property="RO"/>
				<Member name="otp_pvr_tsi2_cken" description="soc_fuse[9]: TSI1 availability, which is controlled by using the TSI1 input clock.&lt;br&gt;0: available&lt;br&gt;1: unavailable" range="9" value="0x0" property="RO"/>
				<Member name="reserved" description="Reserved." range="8" value="0x0" property="RO"/>
				<Member name="otp_vd_st" description="soc_fuse[7]: video decoding capability (the field value is transmitted to the peripheral controller).&lt;br&gt;0: 1080p60&lt;br&gt;1: 1080p30" range="7" value="0x0" property="RO"/>
				<Member name="otp_ddr_st" description="soc_fuse[6:5]: DDR working frequency (the field value is transmitted to the peripheral controller)." range="6:5" value="0x0" property="RO"/>
				<Member name="otp_control_gpu" description="soc_fuse[4:3]: number of GPU cores (the field value transmitted to the PMC and CRG for control).&lt;br&gt;00: quad cores&lt;br&gt;01: reserved&lt;br&gt;10: dual cores&lt;br&gt;11: single core&lt;br&gt;soc_fuse[3] controls the clock of core 1, and resets and powers on or off core 1.&lt;br&gt;soc_fuse[4] controls the clocks of core 2 and core 3, and resets and powers on or off core 2 and core 3." range="4:3" value="0x0" property="RO"/>
				<Member name="reserved" description="Reserved." range="2:1" value="0x0" property="RO"/>
				<Member name="otp_control_cpu" description="soc_fuse[0]: number of CPU cores (transmitted to the PMC and CRG for control).&lt;br&gt;0: dual cores&lt;br&gt;1: single core" range="0" value="0x0" property="RO"/>
				<Register offset="0x0840"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_FEPHY_LDO_CTRL" description="an FE PHY LDO control register." value="0x00000060" startoffset="0x0844">
				<Member name="reserved" description="Reserved." range="31:4" value="0x0000006" property="RO"/>
				<Member name="fephy_ldo_vset" description="FE PHY LDO voltage configuration." range="3:0" value="0x0" property="RW"/>
				<Register offset="0x0844"/>
			</RegisterGroup>
		</ModuleGroup>
	</ModuleList>
	<ModuleList>
		<ModuleGroup name="SYSCTRL" i2cSupport="false" deviceId="" i2cPort="">
			<Module baseAddress="0xF8000000"/>
			<RegisterGroup name="SC_CTRL" description="a system control register. It is used to specify the operations to be performed bythe system." value="0x00000200" startoffset="0x000">
				<Member name="reserved" description="Reserved. Reading this field returns 0 and writing this field has no effect." range="31:10" value="0x000000" property="RO"/>
				<Member name="remapstat" description="Address remap status.&lt;br&gt;0: remap clear&lt;br&gt;1: remap" range="9" value="0x1" property="RO"/>
				<Member name="remapclear" description="Address remap clear.&lt;br&gt;0: not cleared&lt;br&gt;1: cleared" range="8" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved. Reading this field returns 0 and writing this field has no effect." range="7:6" value="0x0" property="RW"/>
				<Member name="mcu_bus_clk_div" description="MCU bus clock divider select.&lt;br&gt;00: divided by 1&lt;br&gt;01: divided by 2&lt;br&gt;10: divided by 3&lt;br&gt;11: divided by 4" range="5:4" value="0x0" property="RW"/>
				<Member name="mcu_bus_clk_sel_stat" description="MCU bus clock status.&lt;br&gt;00: 24 MHz&lt;br&gt;01: 200 MHz&lt;br&gt;10: 100 kHz&lt;br&gt;11: reserved" range="3:2" value="0x0" property="RO"/>
				<Member name="mcu_bus_clk_sel" description="MCU bus clock select.&lt;br&gt;00: 24 MHz&lt;br&gt;01: 200 MHz&lt;br&gt;10: 100 kHz&lt;br&gt;11: reserved" range="1:0" value="0x0" property="RW"/>
				<Register offset="0x000"/>
			</RegisterGroup>
			<RegisterGroup name="SC_SYSRES" description="a system status register. When a value is written to this register, the systemcontroller sends a system soft reset request to the reset module. Then the reset module resetsthe system." value="0x00000000" startoffset="0x0004">
				<Member name="softresreq" description="The system is reset when any value is written to this register." range="31:0" value="0x00000000" property="WO"/>
				<Register offset="0x0004"/>
			</RegisterGroup>
			<RegisterGroup name="SC_LOW_POWER_CTRL" description="a low-power control register." value="0x00000002" startoffset="0x0040">
				<Member name="core_pwr_active" description="Whether the MCU has accessed the identifier of the core area that has been powered off.&lt;br&gt;0: no&lt;br&gt;1: yes&lt;br&gt;This bit is reserved for Hi3716C V200/ Hi3719C V100/ Hi3718C V100." range="31:9" value="0x000000" property="RO"/>
				<Member name="bus_core_pd_idleack" description="Power-down response." range="8" value="0x0" property="RO"/>
				<Member name="bus_core_pd_idle" description="Power-down completion." range="7" value="0x0" property="RO"/>
				<Member name="bus_core_pd_idlereq" description="Power-down request." range="6" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved." range="5:4" value="0x0" property="RO"/>
				<Member name="mcu_lp_subsys_iso" description="MCU isolation area control.&lt;br&gt;0: disabled. That is, signals are not isolated.&lt;br&gt;1: enabled. That is, signals are isolated." range="3" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved." range="2" value="0x0" property="RW"/>
				<Member name="stb_poweroff" description="Polarity of the STANDBY_PWROFF pin.&lt;br&gt;0: low-level output&lt;br&gt;1: high-level output" range="1" value="0x1" property="RW"/>
				<Member name="reserved" description="Reserved." range="0" value="0x0" property="RW"/>
				<Register offset="0x0040"/>
			</RegisterGroup>
			<RegisterGroup name="SC_IO_REUSE_SEL" description="an MCU pin multiplexing control register (supported by onlyHi3716C V200/ Hi3719C V100/ Hi3718C V100/Hi3716M V400)." value="0x00000000" startoffset="0x0044">
				<Member name="reserved" description="Reserved." range="31:16" value="0x0000" property="RW"/>
				<Member name="ir_gpio_sel" description="Multiplexing control for the IR_IN and GPIO5_5 pins.&lt;br&gt;0: IR_IN&lt;br&gt;1: GPIO5_5" range="15" value="0x0" property="RW"/>
				<Member name="data_gpio_sel" description="Multiplexing control for the LED_DATA, SPI1_SDO, and GPIO5_0 pins.&lt;br&gt;00: GPIO5_0&lt;br&gt;01: LED_DATA&lt;br&gt;10: GPIO5_0&lt;br&gt;11: SPI1_SDO" range="14:13" value="0x0" property="RW"/>
				<Member name="clk_gpio_sel" description="Multiplexing control for the LED_CLK, SPI1_SCLK, and GPIO5_1 pins.&lt;br&gt;00: GPIO5_1&lt;br&gt;01: LED_CLK&lt;br&gt;10: GPIO5_1&lt;br&gt;11: SPI1_SCLK" range="12:11" value="0x0" property="RW"/>
				<Member name="csn3_gpio_sel" description="Multiplexing control for the LED CSN3, IR_IN, and GPIO5_4 pins.&lt;br&gt;00: GPIO5_4&lt;br&gt;01: LED CSN3&lt;br&gt;10: IR_IN&lt;br&gt;11: GPIO5_4" range="10:9" value="0x0" property="RW"/>
				<Member name="csn2_gpio_sel" description="Multiplexing control for the LED CSN2, UART1_TXD, SPI1_SDI, and GPIO5_2 pins.&lt;br&gt;00: GPIO5_2&lt;br&gt;01: LED CSN2&lt;br&gt;10: UART1_TXD&lt;br&gt;11: SPI1_SDI" range="8:7" value="0x0" property="RW"/>
				<Member name="csn1_gpio_sel" description="Multiplexing control for the LED CSN1, UART1_RXD, SPI1_CSN0, LED CSN1, and GPIO5_3 pins.&lt;br&gt;000: GPIO5_3&lt;br&gt;001: LED CSN1&lt;br&gt;010: UART1_RXD&lt;br&gt;011: SPI1_CSN0&lt;br&gt;100: LED CSN0&lt;br&gt;101: GPIO5_3&lt;br&gt;110: GPIO5_3&lt;br&gt;111: GPIO5_3" range="6:4" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved." range="3:2" value="0x0" property="RO"/>
				<Member name="key0_gpio_sel" description="Multiplexing control for the LED KEY0, LED_CSN4 and GPIO5_7 pins.&lt;br&gt;00: GPIO5_7&lt;br&gt;01: LED_KEY0&lt;br&gt;10: LED_CSN4&lt;br&gt;11: GPIO5_7" range="1:0" value="0x0" property="RW"/>
				<Register offset="0x0044"/>
			</RegisterGroup>
			<RegisterGroup name="SC_IO_REUSE_SEL2" description="an MCU pin multiplexing control register (supported by onlyHi3719M V100/Hi3718M V100)." value="0x00000000" startoffset="0x0044">
				<Member name="reserved" description="Reserved." range="31:12" value="0x00000" property="RW"/>
				<Member name="uart_txd_gpio_sel" description="Multiplexing control of the UART0_TXD pin.&lt;br&gt;00: UART0_TXD&lt;br&gt;01: GPIO5_3&lt;br&gt;10: UART1_TXD&lt;br&gt;11: UART0_TXD" range="11:10" value="0x0" property="RW"/>
				<Member name="uart_rxd_gpio_sel" description="Multiplexing control of the UART0_RXD pin&lt;br&gt;00: UART0_RXD&lt;br&gt;01: GPIO5_2&lt;br&gt;10: UART1_RXD&lt;br&gt;11: UART0_RXD" range="9:8" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="7:5" value="0x0" property="RW"/>
				<Member name="ir_gpio_sel" description="Multiplexing control of the IR_IN pin&lt;br&gt;0: IR_IN&lt;br&gt;1: GPIO5_5" range="4" value="0x0" property="RW"/>
				<Member name="csn0_gpio_sel" description="Multiplexing control of the LED_CSN0 pin&lt;br&gt;0: GPIO5_4&lt;br&gt;1: LED_CSN0" range="3" value="0x0" property="RW"/>
				<Member name="data_gpio_sel" description="Multiplexing control of the LED_DATA pin&lt;br&gt;0: GPIO5_0&lt;br&gt;1: LED DATA" range="2" value="0x0" property="RW"/>
				<Member name="clk_gpio_sel" description="Multiplexing control of the LED_CLK pin&lt;br&gt;0: GPIO5_1&lt;br&gt;1: LED CLK" range="1" value="0x0" property="RW"/>
				<Member name="key0_gpio_sel" description="Multiplexing control of the LED_KEY0 pin&lt;br&gt;0: GPIO5_7&lt;br&gt;1: LED_KEY0" range="0" value="0x0" property="RW"/>
				<Register offset="0x0044"/>
			</RegisterGroup>
			<RegisterGroup name="SC_CLKGATE_SRST_CTRL" description="an MCU internal module clock gating and soft reset controlregister." value="0x00011111" startoffset="0x0048">
				<Member name="reserved" description="Reserved." range="31:29" value="0x0" property="RW"/>
				<Member name="pd_rst_req" description="Power-down reset request.&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="28" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved." range="27:18" value="0x000" property="RW"/>
				<Member name="ssp_srst_req" description="SSP soft reset request.&lt;br&gt;0: not reset&lt;br&gt;1: reset&lt;br&gt;reserved for Hi3719M V100/Hi3718M V100." range="17" value="0x0" property="RW"/>
				<Member name="ssp_cken" description="SSP clock gating.&lt;br&gt;0: disabled&lt;br&gt;1: enabled&lt;br&gt;reserved for Hi3719M V100/Hi3718M V100." range="16" value="0x1" property="RW"/>
				<Member name="reserved" description="Reserved." range="15:14" value="0x0" property="RW"/>
				<Member name="uart_srst_req" description="UART soft reset request.&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="13" value="0x0" property="RW"/>
				<Member name="uart_cken" description="UART clock gating.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="12" value="0x1" property="RW"/>
				<Member name="reserved" description="Reserved." range="11:10" value="0x0" property="RW"/>
				<Member name="led_srst_req" description="LED soft reset request.&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="9" value="0x0" property="RW"/>
				<Member name="led_cken" description="LEDC clock gating.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="8" value="0x1" property="RW"/>
				<Member name="reserved" description="Reserved." range="7:6" value="0x0" property="RW"/>
				<Member name="ir_srst_req" description="IR soft reset request.&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="5" value="0x0" property="RW"/>
				<Member name="ir_cken" description="IR clock gating.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="4" value="0x1" property="RW"/>
				<Member name="reserved" description="Reserved." range="3:2" value="0x0" property="RW"/>
				<Member name="mce_srst_req" description="MCE soft reset request.&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="1" value="0x0" property="RW"/>
				<Member name="mce_cken" description="MCE clock gating.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="0" value="0x1" property="RW"/>
				<Register offset="0x0048"/>
			</RegisterGroup>
			<RegisterGroup name="SC_WDG_RST_CTRL" description="a software-controlled WDG reset register." value="0x00000000" startoffset="0x0050">
				<Member name="reserved" description="Reserved." range="31:1" value="0x00000000" property="RW"/>
				<Member name="wdg_rst_ctrl" description="WDG_RST reset signal (controlled by software).&lt;br&gt;0: not reset&lt;br&gt;1: enable WDG_RST software control. When timer0 or timer1 generates an interrupt, a reset signal is sent through the WDG_RST pin." range="0" value="0x0" property="RW"/>
				<Register offset="0x0050"/>
			</RegisterGroup>
			<RegisterGroup name="SC_DDRPHY_LP_EN" description="DDR PHY low-power control register 0." value="0x00000000" startoffset="0x0058">
				<Member name="reserved" description="Reserved." range="31:2" value="0x00000000" property="RW"/>
				<Member name="ddrphy_lp_en" description="DDR PHY retention control.&lt;br&gt;01: DDR PHY is in the normal working mode.&lt;br&gt;others: DDR PHY is in the retention mode." range="1:0" value="0x0" property="RW"/>
				<Register offset="0x0058"/>
			</RegisterGroup>
			<RegisterGroup name="SC_MCU_HPM_CTRL" description="an HPM control register." value="0x00000000" startoffset="0x0060">
				<Member name="reserved" description="Reserved." range="31:8" value="0x000000" property="RW"/>
				<Member name="mcu_hpm_rst_req" description="HPM reset request control.&lt;br&gt;0: no reset request&lt;br&gt;1: valid reset request" range="7" value="0x0" property="RW"/>
				<Member name="mcu_hpm_en" description="SWM enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="6" value="0x0" property="RW"/>
				<Member name="mcu_hpm_div" description="Clock divider of the HPM working clock." range="5:0" value="0x00" property="RW"/>
				<Register offset="0x0060"/>
			</RegisterGroup>
			<RegisterGroup name="SC_MCU_HPM_STAT" description="an HPM status register." value="0x00000000" startoffset="0x0064">
				<Member name="reserved" description="Reserved." range="31:11" value="0x000000" property="RW"/>
				<Member name="mcu_hpm_valid" description="HPM data validity indicator.&lt;br&gt;0: invalid&lt;br&gt;1: valid" range="10" value="0x0" property="RO"/>
				<Member name="mcu_hpm_pc_org" description="HPM code pattern (AVS entry) for identifying the current process." range="9:0" value="0x000" property="RO"/>
				<Register offset="0x0064"/>
			</RegisterGroup>
			<RegisterGroup name="SC_MCU_LDO_CTRL" description="an LDO control register." value="0x00000008" startoffset="0x0068">
				<Member name="reserved" description="Reserved." range="31:4" value="0x0000000" property="RW"/>
				<Member name="mcu_ldo_vset" description="mcu_ldo_vset value." range="3:0" value="0x8" property="RW"/>
				<Register offset="0x0068"/>
			</RegisterGroup>
			<RegisterGroup name="SC_GEN0" description="system common register 0." value="0x00000000" startoffset="0x0080">
				<Member name="sc_gen0" description="System common register. The register is used to save the system status as required." range="31:0" value="0x00000000" property="RW"/>
				<Register offset="0x0080"/>
			</RegisterGroup>
			<RegisterGroup name="SC_GEN1" description="system common register 1." value="0x00000000" startoffset="0x0084">
				<Member name="sc_gen1" description="System common register. The register is used to save the system status as required." range="31:0" value="0x00000000" property="RW"/>
				<Register offset="0x0084"/>
			</RegisterGroup>
			<RegisterGroup name="SC_GEN2" description="system common register 2." value="0x00000000" startoffset="0x0088">
				<Member name="sc_gen2" description="System common register. The register is used to save the system status as required." range="31:0" value="0x00000000" property="RW"/>
				<Register offset="0x0088"/>
			</RegisterGroup>
			<RegisterGroup name="SC_GEN3" description="system common register 3." value="0x00000000" startoffset="0x008C">
				<Member name="sc_gen3" description="System common register. The register is used to save the system status as required." range="31:0" value="0x00000000" property="RW"/>
				<Register offset="0x008C"/>
			</RegisterGroup>
			<RegisterGroup name="SC_GEN4" description="system common register 4." value="0x00000000" startoffset="0x0090">
				<Member name="sc_gen4" description="System common register. The register is used to save the system status as required." range="31:0" value="0x00000000" property="RW"/>
				<Register offset="0x0090"/>
			</RegisterGroup>
			<RegisterGroup name="SC_GEN5" description="system common register 5." value="0x00000000" startoffset="0x0094">
				<Member name="sc_gen5" description="System common register. The register is used to save the system status as required." range="31:0" value="0x00000000" property="RW"/>
				<Register offset="0x0094"/>
			</RegisterGroup>
			<RegisterGroup name="SC_GEN6" description="system common register 6." value="0x00000000" startoffset="0x0098">
				<Member name="sc_gen6" description="System common register. The register is used to save the system status as required." range="31:0" value="0x00000000" property="RW"/>
				<Register offset="0x0098"/>
			</RegisterGroup>
			<RegisterGroup name="SC_GEN7" description="system common register 7." value="0x00000000" startoffset="0x009C">
				<Member name="sc_gen7" description="System common register. The register is used to save the system status as required." range="31:0" value="0x00000000" property="RW"/>
				<Register offset="0x009C"/>
			</RegisterGroup>
			<RegisterGroup name="SC_GEN8" description="system common register 8." value="0x00000000" startoffset="0x00A0">
				<Member name="sc_gen8" description="System common register. The register is used to save the system status as required." range="31:0" value="0x00000000" property="RW"/>
				<Register offset="0x00A0"/>
			</RegisterGroup>
			<RegisterGroup name="SC_GEN9" description="system common register 9." value="0x00000000" startoffset="0x00A4">
				<Member name="sc_gen9" description="System common register. The register is used to save the system status as required." range="31:0" value="0x00000000" property="RW"/>
				<Register offset="0x00A4"/>
			</RegisterGroup>
			<RegisterGroup name="SC_GEN10" description="system common register 10." value="0x00000000" startoffset="0x00A8">
				<Member name="sc_gen10" description="System common register. The register is used to save the system status as required." range="31:0" value="0x00000000" property="RW"/>
				<Register offset="0x00A8"/>
			</RegisterGroup>
			<RegisterGroup name="SC_GEN11" description="system common register 11." value="0x00000000" startoffset="0x00AC">
				<Member name="sc_gen11" description="System common register. The register is used to save the system status as required." range="31:0" value="0x00000000" property="RW"/>
				<Register offset="0x00AC"/>
			</RegisterGroup>
			<RegisterGroup name="SC_GEN12" description="system common register 12." value="0x00000000" startoffset="0x00B0">
				<Member name="sc_gen12" description="System common register. The register is used to save the system status as required." range="31:0" value="0x00000000" property="RW"/>
				<Register offset="0x00B0"/>
			</RegisterGroup>
			<RegisterGroup name="SC_GEN13" description="system common register 13." value="0x00000000" startoffset="0x00B4">
				<Member name="sc_gen13" description="System common register. The register is used to save the system status as required." range="31:0" value="0x00000000" property="RW"/>
				<Register offset="0x00B4"/>
			</RegisterGroup>
			<RegisterGroup name="SC_GEN14" description="system common register 14." value="0x00000000" startoffset="0x00B8">
				<Member name="sc_gen14" description="System common register. The register is used to save the system status as required." range="31:0" value="0x00000000" property="RW"/>
				<Register offset="0x00B8"/>
			</RegisterGroup>
			<RegisterGroup name="SC_GEN15" description="system common register 15." value="0x00000000" startoffset="0x00BC">
				<Member name="sc_gen15" description="System common register. The register is used to save the system status as required." range="31:0" value="0x00000000" property="RW"/>
				<Register offset="0x00BC"/>
			</RegisterGroup>
			<RegisterGroup name="SC_GEN16" description="system common register 16." value="0x00000000" startoffset="0x00C0">
				<Member name="sc_gen16" description="System common register. The register is used to save the system status as required." range="31:0" value="0x00000000" property="RW"/>
				<Register offset="0x00C0"/>
			</RegisterGroup>
			<RegisterGroup name="SC_GEN17" description="system common register 17." value="0x00000000" startoffset="0x00C4">
				<Member name="sc_gen17" description="System common register. The register is used to save the system status as required." range="31:0" value="0x00000000" property="RW"/>
				<Register offset="0x00C4"/>
			</RegisterGroup>
			<RegisterGroup name="SC_GEN18" description="system common register 18." value="0x00000000" startoffset="0x00C8">
				<Member name="sc_gen18" description="System common register. The register is used to save the system status as required." range="31:0" value="0x00000000" property="RW"/>
				<Register offset="0x00C8"/>
			</RegisterGroup>
			<RegisterGroup name="SC_GEN19" description="system common register 19." value="0x00000000" startoffset="0x00CC">
				<Member name="sc_gen19" description="System common register. The register is used to save the system status as required." range="31:0" value="0x00000000" property="RW"/>
				<Register offset="0x00CC"/>
			</RegisterGroup>
			<RegisterGroup name="SC_GEN20" description="system common register 20." value="0x00000000" startoffset="0x00D0">
				<Member name="sc_gen20" description="System common register. The register is used to save the system status as required." range="31:0" value="0x00000000" property="RW"/>
				<Register offset="0x00D0"/>
			</RegisterGroup>
			<RegisterGroup name="SC_GEN21" description="system common register 21." value="0x00000000" startoffset="0x00D4">
				<Member name="sc_gen21" description="System common register. The register is used to save the system status as required." range="31:0" value="0x00000000" property="RW"/>
				<Register offset="0x00D4"/>
			</RegisterGroup>
			<RegisterGroup name="SC_GEN22" description="system common register 22." value="0x00000000" startoffset="0x00D8">
				<Member name="sc_gen22" description="System common register. The register is used to save the system status as required." range="31:0" value="0x00000000" property="RW"/>
				<Register offset="0x00D8"/>
			</RegisterGroup>
			<RegisterGroup name="SC_GEN23" description="system common register 23." value="0x00000000" startoffset="0x00DC">
				<Member name="sc_gen23" description="System common register. The register is used to save the system status as required." range="31:0" value="0x00000000" property="RW"/>
				<Register offset="0x00DC"/>
			</RegisterGroup>
			<RegisterGroup name="SC_GEN24" description="system common register 24." value="0x00000000" startoffset="0x00E0">
				<Member name="sc_gen24" description="System common register. The register is used to save the system status as required. It supports POR control but not soft reset control." range="31:0" value="0x00000000" property="RW"/>
				<Register offset="0x00E0"/>
			</RegisterGroup>
			<RegisterGroup name="SC_GEN25" description="system common register 25." value="0x00000000" startoffset="0x00E4">
				<Member name="sc_gen25" description="System common register. The register is used to save the system status as required. It supports POR control but not soft reset control." range="31:0" value="0x00000000" property="RW"/>
				<Register offset="0x00E4"/>
			</RegisterGroup>
			<RegisterGroup name="SC_GEN26" description="system common register 26." value="0x00000000" startoffset="0x00E8">
				<Member name="sc_gen26" description="System common register. The register is used to save the system status as required. It supports POR control but not soft reset control." range="31:0" value="0x00000000" property="RW"/>
				<Register offset="0x00E8"/>
			</RegisterGroup>
			<RegisterGroup name="SC_GEN27" description="system common register 27." value="0x00000000" startoffset="0x00EC">
				<Member name="sc_gen27" description="System common register. The register is used to save the system status as required. It supports POR control but not soft reset control." range="31:0" value="0x00000000" property="RW"/>
				<Register offset="0x00EC"/>
			</RegisterGroup>
			<RegisterGroup name="SC_GEN28" description="system common register 28." value="0x00000000" startoffset="0x00F0">
				<Member name="sc_gen28" description="System common register. The register is used to save the system status as required. It supports POR control but not soft reset control." range="31:0" value="0x00000000" property="RW"/>
				<Register offset="0x00F0"/>
			</RegisterGroup>
			<RegisterGroup name="SC_GEN29" description="system common register 29." value="0x00000000" startoffset="0x00F4">
				<Member name="sc_gen29" description="System common register. The register is used to save the system status as required. It supports POR control but not soft reset control." range="31:0" value="0x00000000" property="RW"/>
				<Register offset="0x00F4"/>
			</RegisterGroup>
			<RegisterGroup name="SC_GEN30" description="system common register 30." value="0x00000000" startoffset="0x00F8">
				<Member name="sc_gen30" description="System common register. The register is used to save the system status as required. It supports POR control but not soft reset control." range="31:0" value="0x00000000" property="RW"/>
				<Register offset="0x00F8"/>
			</RegisterGroup>
			<RegisterGroup name="SC_GEN31" description="system common register 31." value="0x00000000" startoffset="0x00FC">
				<Member name="sc_gen31" description="System common register. The register is used to save the system status as required. It supports POR control but not soft reset control." range="31:0" value="0x00000000" property="RW"/>
				<Register offset="0x00FC"/>
			</RegisterGroup>
			<RegisterGroup name="SC_GPIO_OD_CTRL" description="a GPIO OD control register." value="0x00000000" startoffset="0x0100">
				<Member name="reserved" description="Reserved." range="31:9" value="0x000000" property="RW"/>
				<Member name="core_pwr_active" description="Whether the MCU has accessed the identifier of the core area that has been powered off.&lt;br&gt;0: no&lt;br&gt;1: yes&lt;br&gt;This bit is valid only for Hi3716C V200/Hi3719C V100/Hi3718C V100 and reserved for Hi3719M V100/Hi3718M V100." range="8" value="0x0" property="RO"/>
				<Member name="gpio5_7_od_sel" description="Whether gpio5 bit[7] is OD.&lt;br&gt;0: no&lt;br&gt;1: yes" range="7" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved." range="6:5" value="0x0" property="RW"/>
				<Member name="gpio5_4_od_sel" description="Whether gpio5 bit[4] is OD.&lt;br&gt;0: no&lt;br&gt;1: yes" range="4" value="0x0" property="RW"/>
				<Member name="gpio5_3_od_sel" description="Whether gpio5 bit[3] is OD.&lt;br&gt;0: no&lt;br&gt;1: yes" range="3" value="0x0" property="RW"/>
				<Member name="gpio5_2_od_sel" description="Whether gpio5 bit[2] is OD.&lt;br&gt;0: no&lt;br&gt;1: yes" range="2" value="0x0" property="RW"/>
				<Member name="gpio5_1_od_sel" description="Whether gpio5 bit[1] is OD.&lt;br&gt;0: no&lt;br&gt;1: yes" range="1" value="0x0" property="RW"/>
				<Member name="gpio5_0_od_sel" description="Whether gpio5 bit[0] is OD.&lt;br&gt;0: no&lt;br&gt;1: yes" range="0" value="0x0" property="RW"/>
				<Register offset="0x0100"/>
			</RegisterGroup>
			<RegisterGroup name="SC_LOCKEN" description="a write protection control register. This register provides the write protectionmechanism for the following key registers of the system controller:&lt;ul&gt;&lt;li&gt;SC_CTRLSC_SYSRESWhen 0x4F50_454E is written to SC_LOCKEN, the write protection function of thepreceding key registers is disabled and their attributes are changed to write. Then theseregisters can be written. When any value but not 0x4F50_454E is written to SC_LOCKEN,the attributes of these registers are changed to read-only. Then writing to these registers has noeffect.You can check whether write protection is enabled for the key registers by readingSC_LOCKEN. For example:&lt;/li&gt;&lt;li&gt;If the value 0x756E_4C4F is returned after SC_LOCKEN is read, write protection isdisabled, and the key registers can be written.&lt;/li&gt;&lt;li&gt;If the value 0x4C4F_434B is returned, write protection is enabled, and writing to the keyregisters has no effect.The reset value of SC_LOCKEN is 0x756E_4C4F, indicating that write protection is disabledfor the key registers.&lt;/li&gt;&lt;/ul&gt;" value="0x00000000" startoffset="0x020C">
				<Member name="sc_locken" description="Write protection indicator of key system registers. For details, see the function description of SC_LOCKEN." range="31:0" value="0x00000000" property="RW"/>
				<Register offset="0x020C"/>
			</RegisterGroup>
			<RegisterGroup name="SC_SYSID" description="a chip ID register." value="0x00000000" startoffset="0x0EE0">
				<Member name="sc_sysid" description="Major release of the chip." range="31:0" value="0x00000000" property="RO"/>
				<Register offset="0x0EE0"/>
			</RegisterGroup>
		</ModuleGroup>
	</ModuleList>
	<ModuleList>
		<ModuleGroup name="Timer" i2cSupport="false" deviceId="" i2cPort="">
			<Module baseAddress="0xF8002000"/>
			<Module baseAddress="0xF8A29000"/>
			<Module baseAddress="0xF8A2A000"/>
			<Module baseAddress="0xF8A2B000"/>
			<Module baseAddress="0xF8A81000"/>
			<RegisterGroup name="TIMER0_LOAD" description="an initial count value register. It is used to set the initial count value ofeach timer. Each timer (timers 0–9) has such a register.When a timer is in periodic mode and the count value decreases to 0, the value ofTIMERx_LOAD is reloaded to the counter. When a value is written to TIMERx_LOAD, thevalue of the current counter is changed to the written value on the next rising edge of theTIMCLK enabled by TIMCLKENx.&lt;B&gt;NOTE&lt;/B&gt;&lt;br&gt;&lt;ul&gt;&lt;li&gt;The minimum valid value written to TIMERx_LOAD is 1.&lt;/li&gt;&lt;li&gt;When 0 is written to TIMERx_LOAD, the dual-timer submodule immediately generates an interrupt.When a value is written to TIMERx_BGLOAD, the value of TIMERx_LOAD is overwritten,but the current value of the timer is retained.If values are written to TIMERx_BGLOAD and TIMERx_LOAD before the rising edge ofTIMCLK enabled by TIMCLKENx is reached, the value of the counter on the next risingedge is changed to the written value of TIMERx_LOAD. From then on, when the counterreaches 0, the last value written to TIMERx_BGLOAD or TIMERx_LOAD is reloaded.When TIMERx_BGLOAD and TIMERx_LOAD are written twice respectively, thevalue written to TIMERx_BGLOAD is returned after TIMERx_LOAD is read.&lt;/li&gt;&lt;/ul&gt;" value="0x00000000" startoffset="0x000">
				<Member name="timer0_load" description="Initial count value of timer 0." range="31:0" value="0x00000000" property="RW"/>
				<Register offset="0x000"/>
			</RegisterGroup>
			<RegisterGroup name="TIMER1_LOAD" description="an initial count value register. It is used to set the initial count value ofeach timer. Each timer (timers 0–9) has such a register.&lt;br&gt;When a timer is in periodic mode and the count value decreases to 0, the value ofTIMERx_LOAD is reloaded to the counter. When a value is written to TIMERx_LOAD, thevalue of the current counter is changed to the written value on the next rising edge of theTIMCLK enabled by TIMCLKENx.&lt;br&gt;&lt;B&gt;NOTE&lt;/B&gt;&lt;br&gt;&lt;br&gt;&lt;ul&gt;&lt;li&gt;The minimum valid value written to TIMERx_LOAD is 1.&lt;br&gt;&lt;/li&gt;&lt;li&gt;When 0 is written to TIMERx_LOAD, the dual-timer submodule immediately generates an interrupt.&lt;/li&gt;&lt;/ul&gt;&lt;br&gt;When a value is written to TIMERx_BGLOAD, the value of TIMERx_LOAD is overwritten,but the current value of the timer is retained.&lt;br&gt;If values are written to TIMERx_BGLOAD and TIMERx_LOAD before the rising edge ofTIMCLK enabled by TIMCLKENx is reached, the value of the counter on the next risingedge is changed to the written value of TIMERx_LOAD. From then on, when the counterreaches 0, the last value written to TIMERx_BGLOAD or TIMERx_LOAD is reloaded.&lt;br&gt;When TIMERx_BGLOAD and TIMERx_LOAD are written twice respectively, thevalue written to TIMERx_BGLOAD is returned after TIMERx_LOAD is read." value="0x00000000" startoffset="0x020">
				<Member name="timer1_load" description="Initial count value of timer 1." range="31:0" value="0x00000000" property="RW"/>
				<Register offset="0x020"/>
			</RegisterGroup>
			<RegisterGroup name="TIMER0_VALUE" description="a current count value register. It provides the current value of the counterthat is counting down.Each timer (timers 0–9) has such a register.After a value is written to TIMERx_LOAD, TIMERx_VALUE immediately shows the newlyloaded value of the counter in the PCLK domain without waiting for the next TIMCLK clockedge enabled by TIMCLKENx.&lt;/li&gt;&lt;/ul&gt;&lt;B&gt;NOTE&lt;/B&gt;&lt;br&gt;When a timer is in 16-bit mode, the upper 16 bits of the 32-bit TIMERx_VALUE register are notautomatically set to 0. If TIMERx_LOAD is never written after the timer is switched from 32-bit modeto 16-bit mode, the upper 16 bits of TIMER0_VALUE may be non-zero values." value="0x00000000" startoffset="0x004">
				<Member name="timer0_value" description="Current count value of timer 0 that is counting down." range="31:0" value="0x00000000" property="RO"/>
				<Register offset="0x004"/>
			</RegisterGroup>
			<RegisterGroup name="TIMER1_VALUE" description="a current count value register. It provides the current value of the counterthat is counting down.&lt;br&gt;Each timer (timers 0–9) has such a register.&lt;br&gt;After a value is written to TIMERx_LOAD, TIMERx_VALUE immediately shows the newlyloaded value of the counter in the PCLK domain without waiting for the next TIMCLK clockedge enabled by TIMCLKENx.&lt;br&gt;&lt;/li&gt;&lt;/ul&gt;&lt;B&gt;NOTE&lt;/B&gt;&lt;br&gt;&lt;br&gt;When a timer is in 16-bit mode, the upper 16 bits of the 32-bit TIMERx_VALUE register are notautomatically set to 0. If TIMERx_LOAD is never written after the timer is switched from 32-bit modeto 16-bit mode, the upper 16 bits of TIMER0_VALUE may be non-zero values." value="0x00000000" startoffset="0x024">
				<Member name="timer0_value" description="Current count value of timer 1 that is counting down." range="31:0" value="0x00000000" property="RO"/>
				<Register offset="0x024"/>
			</RegisterGroup>
			<RegisterGroup name="TIMER0_CONTROL" description="a timer control register. Each timer (timers 0–9) has such a register.&lt;/li&gt;&lt;/ul&gt;&lt;B&gt;NOTE&lt;/B&gt;&lt;br&gt;When the periodic mode is selected, TIMERx_CONTROL[timermode] must be set to 1, andTIMERx_CONTROL[oneshot] must be set to 0." value="0x00000020" startoffset="0x008">
				<Member name="reserved" description="Reserved." range="31:8" value="0x000000" property="-"/>
				<Member name="timeren" description="Timer enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="7" value="0x0" property="RW"/>
				<Member name="timermode" description="Timer count mode.&lt;br&gt;0: free-running mode&lt;br&gt;1: periodic mode" range="6" value="0x0" property="RW"/>
				<Member name="intenable" description="TIMERx_RIS interrupt mask.&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="5" value="0x1" property="RW"/>
				<Member name="reserved" description="Reserved." range="4" value="0x0" property="-"/>
				<Member name="timerpre" description="Timer prescaling divider.&lt;br&gt;00: no prescaling. That is, the clock frequency of the timer is used.&lt;br&gt;01: 4-level prescaling. That is, the clock frequency of the timer is divided by 16.&lt;br&gt;10: 8-level prescaling. That is, the clock frequency of the timer is divided by 256.&lt;br&gt;11: undefined. If this field is set to 11, 8-level prescaling is used, which indicates that the clock frequency of the timer is divided by 256." range="3:2" value="0x0" property="RW"/>
				<Member name="timersize" description="Counter operating mode.&lt;br&gt;0: 16-bit mode&lt;br&gt;1: 32-bit mode" range="1" value="0x0" property="RW"/>
				<Member name="oneshot" description="Count mode.&lt;br&gt;0: periodic mode or free-running mode&lt;br&gt;1: one-shot mode" range="0" value="0x0" property="RW"/>
				<Register offset="0x008"/>
			</RegisterGroup>
			<RegisterGroup name="TIMER1_CONTROL" description="a timer control register. Each timer (timers 0–9) has such a register.&lt;br&gt;&lt;/li&gt;&lt;/ul&gt;&lt;B&gt;NOTE&lt;/B&gt;&lt;br&gt;&lt;br&gt;When the periodic mode is selected, TIMERx_CONTROL[timermode] must be set to 1, andTIMERx_CONTROL[oneshot] must be set to 0." value="0x00000020" startoffset="0x028">
				<Member name="reserved" description="Reserved." range="31:8" value="0x000000" property="-"/>
				<Member name="timeren" description="Timer enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="7" value="0x0" property="RW"/>
				<Member name="timermode" description="Timer count mode.&lt;br&gt;0: free-running mode&lt;br&gt;1: periodic mode" range="6" value="0x0" property="RW"/>
				<Member name="intenable" description="TIMERx_RIS interrupt mask.&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="5" value="0x1" property="RW"/>
				<Member name="reserved" description="Reserved." range="4" value="0x0" property="-"/>
				<Member name="timerpre" description="Timer prescaling divider.&lt;br&gt;00: no prescaling. That is, the clock frequency of the timer is used.&lt;br&gt;01: 4-level prescaling. That is, the clock frequency of the timer is divided by 16.&lt;br&gt;10: 8-level prescaling. That is, the clock frequency of the timer is divided by 256.&lt;br&gt;11: undefined. If this field is set to 11, 8-level prescaling is used." range="3:2" value="0x0" property="RW"/>
				<Member name="timersize" description="Counter operating mode.&lt;br&gt;0: 16-bit mode&lt;br&gt;1: 32-bit mode" range="1" value="0x0" property="RW"/>
				<Member name="oneshot" description="Count mode.&lt;br&gt;0: periodic mode&lt;br&gt;1: one-shot mode" range="0" value="0x0" property="RW"/>
				<Register offset="0x028"/>
			</RegisterGroup>
			<RegisterGroup name="TIMER0_INTCLR" description="an interrupt clear register. Writing any value to this register clears theinterrupt status of the counter. Each timer (timers 0–9) has such a register.&lt;B&gt;CAUTION&lt;/B&gt;This register is write-only. When a value is written to this register, the timer interrupts arecleared. No written value is recorded in this register and no default reset value is defined.&lt;/li&gt;&lt;/ul&gt;" value="0x00000000" startoffset="0x00C">
				<Member name="timer0_intclr" description="Writing to this register clears the output interrupts of timer 0." range="31:0" value="0x00000000" property="WO"/>
				<Register offset="0x00C"/>
			</RegisterGroup>
			<RegisterGroup name="TIMER1_INTCLR" description="an interrupt clear register. Writing any value to this register clears theinterrupt status of the counter. Each timer (timers 0–9) has such a register.&lt;/li&gt;&lt;/ul&gt;&lt;br&gt;&lt;br&gt;&lt;B&gt;CAUTION&lt;/B&gt;&lt;br&gt;This register is write-only. When a value is written to this register, the timer interrupts arecleared. No written value is recorded in this register and no default reset value is defined." value="0x00000000" startoffset="0x02C">
				<Member name="timer1_intclr" description="Writing to this register clears the output interrupts of timer 1." range="31:0" value="0x00000000" property="WO"/>
				<Register offset="0x02C"/>
			</RegisterGroup>
			<RegisterGroup name="TIMER0_RIS" description="a raw interrupt status register. Each timer (timers 0–9) has such a register." value="0x00000000" startoffset="0x010">
				<Member name="reserved" description="Reserved. Writing to this field has no effect, and reading this field returns 0." range="31:1" value="0x00000000" property="-"/>
				<Member name="timer0ris" description="Raw interrupt status of timer 0.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="0" value="0x0" property="RO"/>
				<Register offset="0x010"/>
			</RegisterGroup>
			<RegisterGroup name="TIMER1_RIS" description="a raw interrupt status register. Each timer (timers 0–9) has such a register." value="0x00000000" startoffset="0x030">
				<Member name="reserved" description="Reserved. Writing to this field has no effect, and reading this field returns 0." range="31:1" value="0x00000000" property="-"/>
				<Member name="timer1ris" description="Raw interrupt status of timer 1.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="0" value="0x0" property="RO"/>
				<Register offset="0x030"/>
			</RegisterGroup>
			<RegisterGroup name="TIMER0_MIS" description="a masked interrupt status register. Each timer (timers 0–9) has such a register." value="0x00000000" startoffset="0x014">
				<Member name="reserved" description="Reserved." range="31:1" value="0x00000000" property="-"/>
				<Member name="timer0mis" description="Masked interrupt status of timer 0.&lt;br&gt;0: invalid&lt;br&gt;1: valid" range="0" value="0x0" property="RO"/>
				<Register offset="0x014"/>
			</RegisterGroup>
			<RegisterGroup name="TIMER1_MIS" description="a masked interrupt status register. Each timer (timers 0–9) has such a register." value="0x00000000" startoffset="0x034">
				<Member name="reserved" description="Reserved." range="31:1" value="0x00000000" property="-"/>
				<Member name="timer1mis" description="Masked interrupt status of timer 1.&lt;br&gt;0: invalid&lt;br&gt;1: valid" range="0" value="0x0" property="RO"/>
				<Register offset="0x034"/>
			</RegisterGroup>
			<RegisterGroup name="TIMER0_BGLOAD" description="an initial count value register in periodic mode. Each timer (timers0?9) has such a register.This register contains the initial count value of the timer. In periodic mode, this register isused to reload an initial count value when the count value of the timer reaches 0.The register also provides another method of accessing TIMERx_LOAD. After a valueis written to TIMERx_BGLOAD, the timer, however, does not count starting from thenewly written value immediately." value="0x00000000" startoffset="0x018">
				<Member name="timer0bgload" description="Initial count value of timer 0.&lt;br&gt;Note: This register differs from TIMERx_LOAD. For details, see the description of TIMERX_LOAD." range="31:0" value="0x00000000" property="RW"/>
				<Register offset="0x018"/>
			</RegisterGroup>
			<RegisterGroup name="TIMER1_BGLOAD" description="an initial count value register in periodic mode. Each timer (timers0?9) has such a register.This register contains the initial count value of the timer. In periodic mode, this register isused to reload an initial count value when the count value of the timer reaches 0.The register also provides another method of accessing TIMERx_LOAD. After a valueis written to TIMERx_BGLOAD, the timer, however, does not count starting from thenewly written value immediately." value="0x00000000" startoffset="0x038">
				<Member name="timer1bgload" description="Initial count value of timer 1.&lt;br&gt;Note: This register differs from TIMERx_LOAD. For details, see the description of TIMERX_LOAD." range="31:0" value="0x00000000" property="RW"/>
				<Register offset="0x038"/>
			</RegisterGroup>
		</ModuleGroup>
	</ModuleList>
	<ModuleList>
		<ModuleGroup name="WatchDog" i2cSupport="false" deviceId="" i2cPort="">
			<Module baseAddress="0xF8A2C000"/>
			<Module baseAddress="0xF8A2D000"/>
			<RegisterGroup name="WDG_LOAD" description="an initial count value register. It is used to configure the initial count valuefor the internal counter of the watchdog." value="0x00000000" startoffset="0x0000">
				<Member name="wdg_load" description="Initial count value." range="31:0" value="0x00000000" property="RW"/>
				<Register offset="0x0000"/>
			</RegisterGroup>
			<RegisterGroup name="WDG_VALUE" description="a current count value register. It is used to read the current count value ofthe internal counter of the watchdog." value="0x00000000" startoffset="0x0004">
				<Member name="wdogvalue" description="Current count value of the watchdog counter." range="31:0" value="0x00000000" property="RO"/>
				<Register offset="0x0004"/>
			</RegisterGroup>
			<RegisterGroup name="WDG_CONTROL" description="a control register. It is used to enable or disable the watchdog, andcontrol the interrupt and reset functions." value="0x00000000" startoffset="0x0008">
				<Member name="reserved" description="Reserved." range="31:2" value="0x00000000" property="-"/>
				<Member name="resen" description="Reset output enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="1" value="0x0" property="RW"/>
				<Member name="inten" description="Interrupt output enable.&lt;br&gt;0: The counter stops counting, the current count value is retained, and the watchdog is disabled.&lt;br&gt;1: The counter, interrupt, and watchdog are enabled." range="0" value="0x0" property="RW"/>
				<Register offset="0x0008"/>
			</RegisterGroup>
			<RegisterGroup name="WDG_INTCLR" description="an interrupt clear register. It is used to clear watchdog interrupts sothe watchdog can reload an initial value for counting. This register is write-only. When avalue is written to this register, the watchdog interrupts are cleared. No written value isrecorded in this register and no default reset value is defined." value="0x00000000" startoffset="0x000C">
				<Member name="wdg_intclr" description="Writing any value to this register clears the watchdog interrupts and enables the watchdog to reload an initial count value from WDG_LOAD to restart counting." range="31:0" value="0x00000000" property="WO"/>
				<Register offset="0x000C"/>
			</RegisterGroup>
			<RegisterGroup name="WDG_RIS" description="a raw interrupt status register. It shows the raw interrupt status of the watchdog." value="0x00000000" startoffset="0x0010">
				<Member name="reserved" description="Reserved." range="31:1" value="0x00000000" property="-"/>
				<Member name="wdogris" description="Raw interrupt status of the watchdog. When the count value is decreased to 0, this bit is set to 1.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="0" value="0x0" property="RO"/>
				<Register offset="0x0010"/>
			</RegisterGroup>
			<RegisterGroup name="WDG_MIS" description="a masked interrupt status register. It shows the masked interrupt status ofthe watchdog." value="0x00000000" startoffset="0x0014">
				<Member name="reserved" description="Reserved." range="31:1" value="0x00000000" property="-"/>
				<Member name="wdogmis" description="Masked interrupt status of the watchdog.&lt;br&gt;0: No interrupt is generated or the interrupt is masked.&lt;br&gt;1: An interrupt is generated." range="0" value="0x0" property="RO"/>
				<Register offset="0x0014"/>
			</RegisterGroup>
			<RegisterGroup name="WDG_LOCK" description="a lock register. It is used to control the write and read permission forthe watchdog registers." value="0x00000000" startoffset="0x0C00">
				<Member name="wdg_lock" description="Writing 0x1ACC_E551 to this register enables the write permission for all watchdog registers.&lt;br&gt;Writing any value but not 0x1ACC_E551 disables the write permission for all watchdog registers.&lt;br&gt;Reading this register returns the lock status but not the value written to this register.&lt;br&gt;0x0000_0000: The write access is available (unlocked).&lt;br&gt;0x0000_0001: The write operation is forbidden (locked)." range="31:0" value="0x00000000" property="RW"/>
				<Register offset="0x0C00"/>
			</RegisterGroup>
		</ModuleGroup>
	</ModuleList>
	<ModuleList>
		<ModuleGroup name="EMMC" i2cSupport="false" deviceId="" i2cPort="">
			<Module baseAddress="0xF9820000"/>
			<Module baseAddress="0xF9830000"/>
			<RegisterGroup name="MMC_CTRL" description="an MMC control register." value="0x00000000" startoffset="0x0000">
				<Member name="reserved" description="Reserved" range="31:26" value="0x00" property="-"/>
				<Member name="use_internal_dmac" description="Whether to transfer data by using the IDMAC&lt;br&gt;0: The CPU transfers data by using the slave interface.&lt;br&gt;1: The CPU transfers data by using the IDMAC." range="25" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="24:9" value="0x0000" property="-"/>
				<Member name="abort_read_data" description="Whether to abort the data transfer during data read&lt;br&gt;0: invalid&lt;br&gt;1: After transmitting a suspend command during data read, the software polls the card to check when suspend occurs.&lt;br&gt;After the suspend occurs, the software sets the bit to 1. This enables the data transfer state machine to be restored to idle state for the next block transfer.&lt;br&gt;After the state machine restores to the idle status, this bit is cleared automatically." range="8" value="0x0" property="RW"/>
				<Member name="send_irq_response" description="Interrupt response TX control&lt;br&gt;0: invalid&lt;br&gt;1: An interrupt request (IRQ) response is transmitted automatically.&lt;br&gt;After the response is transmitted, this bit is cleared automatically.&lt;br&gt;To wait for the interrupt generated by the MMC controller, the host transmits the CMD40 command and waits for the interrupt response from the MMC controller. If you do not want the host to keep in the interrupt wait state, set this bit to 1, and transmit the CMD40 command to restore to the idle state." range="7" value="0x0" property="RW"/>
				<Member name="read_wait" description="Read wait control&lt;br&gt;0: disabled&lt;br&gt;1: enabled&lt;br&gt;This bit is valid only for the SDIO card that supports the read wait function." range="6" value="0x0" property="RW"/>
				<Member name="dma_enable" description="Reserved&lt;br&gt;The system uses the IDMAC." range="5" value="0x0" property="RW"/>
				<Member name="int_enable" description="Global interrupt enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled&lt;br&gt;The interrupt output is valid only when this bit is valid and the interrupt source is enabled." range="4" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="3" value="0x0" property="-"/>
				<Member name="dma_reset" description="Soft reset control for the IDMAC&lt;br&gt;0: invalid&lt;br&gt;1: reset the internal DMA interface&lt;br&gt;This bit is automatically reset after two AHB clock cycles." range="2" value="0x0" property="RW"/>
				<Member name="fifo_reset" description="Soft reset control for the internal FIFO&lt;br&gt;0: invalid&lt;br&gt;1: reset the FIFO pointer&lt;br&gt;This bit is reset automatically after the reset operation is complete." range="1" value="0x0" property="RW"/>
				<Member name="controller_reset" description="Soft reset control for the controller&lt;br&gt;0: invalid&lt;br&gt;1: reset the MMC/SD/SDIO host module" range="0" value="0x0" property="RW"/>
				<Register offset="0x0000"/>
			</RegisterGroup>
			<RegisterGroup name="MMC_PWREN" description="a Power_en control register." value="0x00000000" startoffset="0x0004">
				<Member name="reserved" description="Reserved" range="31:1" value="0x00000000" property="-"/>
				<Member name="power_enable" description="Power control&lt;br&gt;0: power off&lt;br&gt;1: power on&lt;br&gt;This value is used to drive the SDIO_CARD_POWER_EN pin." range="0" value="0x0" property="RW"/>
				<Register offset="0x0004"/>
			</RegisterGroup>
			<RegisterGroup name="MMC_CLKDIV" description="a clock divider register that shows the ratio of the frequency of the moduleoutput clock to the frequency of the input clock. For example, if the module input clock is 40MHz and the register value is set to 1, the output clock is 20 MHz. The clock divider is 2 x N.If the value of N is 0x0, it indicates no frequency division (2 x 0 = 0); if the value of N is 0x1,the frequency is divided by 2; if the value of N is 0xFF, the frequency is divided by 510." value="0x00000000" startoffset="0x0008">
				<Member name="reserved" description="Reserved" range="31:8" value="0x000000" property="-"/>
				<Member name="clk_divider0" description="Clock divider 0. The clock divider is 2 x N. If the value of N is 0, it indicates no frequency division; if the value of N is 0x1, the frequency is divided by 2; if the value of N is 0xFF, the frequency is divided by 510." range="7:0" value="0x00" property="RW"/>
				<Register offset="0x0008"/>
			</RegisterGroup>
			<RegisterGroup name="MMC_CLKSRC" description="a clock source select register of the SD card." value="0x00000000" startoffset="0x000C">
				<Member name="reserved" description="Reserved" range="31:1" value="0x00000000" property="-"/>
				<Member name="clk_source" description="This bit must be set to 0." range="0" value="0x0" property="RW"/>
				<Register offset="0x000C"/>
			</RegisterGroup>
			<RegisterGroup name="MMC_CLKENA" description="a clock enable register." value="0x00000000" startoffset="0x0010">
				<Member name="reserved" description="Reserved" range="31:17" value="0x0000" property="-"/>
				<Member name="cclk_low_power" description="Card low-power control for disabling the card clock&lt;br&gt;0: non lower-power mode&lt;br&gt;1: low-power mode&lt;br&gt;When the card is idle, the card clock is disabled. This function is used only for the MMC and SD card, because the card clock of the SDIO card must be retained for detecting interrupts." range="16" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="15:1" value="0x0000" property="RW"/>
				<Member name="cclk_enable" description="Card clock enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="0" value="0x0" property="RW"/>
				<Register offset="0x0010"/>
			</RegisterGroup>
			<RegisterGroup name="MMC_TMOUT" description="a timeout register." value="0xFFFFFF40" startoffset="0x0014">
				<Member name="data_timeout" description="Timeout period for the data transfer of the card, in unit of the mmc_clk cycle of the card. The timeout is also the data starvation timeout of the CPU." range="31:8" value="0xFFFFFF" property="RW"/>
				<Member name="response_timeout" description="Response timeout period, in unit of the mmc_clk cycle of the card" range="7:0" value="0x40" property="RW"/>
				<Register offset="0x0014"/>
			</RegisterGroup>
			<RegisterGroup name="MMC_CTYPE" description="a card type register." value="0x00000000" startoffset="0x0018">
				<Member name="reserved" description="Reserved" range="31:17" value="0x0000" property="-"/>
				<Member name="card_width_0" description="Card bus width&lt;br&gt;0: non-8-bit mode&lt;br&gt;1: 8-bit mode&lt;br&gt;The details are as follows:&lt;br&gt;If bit[16] is 1, the bus width of the card is set to 8-bit mode, and the value of bit[0] is ignored.&lt;br&gt;If bit[16] is 0, the bus width of the card is set to 1-bit mode or 4-bit mode. In this case, the bus width depends on the value of bit[0]." range="16" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="15:1" value="0x0000" property="RW"/>
				<Member name="card_width_1" description="Card bus width&lt;br&gt;0: 1-bit mode&lt;br&gt;1: 4-bit mode" range="0" value="0x0" property="RW"/>
				<Register offset="0x0018"/>
			</RegisterGroup>
			<RegisterGroup name="MMC_BLKSIZ" description="a block size configuration register." value="0x00000200" startoffset="0x001C">
				<Member name="reserved" description="Reserved" range="31:16" value="0x0000" property="-"/>
				<Member name="block_size" description="Block size. The initial size of each block is 512 bytes." range="15:0" value="0x0200" property="RW"/>
				<Register offset="0x001C"/>
			</RegisterGroup>
			<RegisterGroup name="MMC_BYTCNT" description="a block transfer count register." value="0x00000000" startoffset="0x0020">
				<Member name="byte_count" description="Number of transferred bytes. The number must be an integral multiple of the block size.&lt;br&gt;If data is not transferred by block, this register must be set to 0. In this case, the software needs to transmit a stop or an abort command to control the data transfer." range="31:0" value="0x00000000" property="RW"/>
				<Register offset="0x0020"/>
			</RegisterGroup>
			<RegisterGroup name="MMC_INTMASK" description="an interrupt mask register." value="0x00000000" startoffset="0x0024">
				<Member name="reserved" description="Reserved" range="31:17" value="0x0000" property="-"/>
				<Member name="sdio_int_mask" description="SDIO interrupt mask&lt;br&gt;0: masked&lt;br&gt;1: enabled" range="16" value="0x0" property="RW"/>
				<Member name="int_mask" description="Interrupt mask&lt;br&gt;0: masked&lt;br&gt;1: enabled&lt;br&gt;The definition of each bit is as follows:&lt;br&gt;Bit[15]: End-bit error (read)/Write no CRC (EBE)&lt;br&gt;Bit[14]: Auto command done (ACD)&lt;br&gt;Bit[13]: Start bit error(SBE)/Busy complete interrupt(BCI)&lt;br&gt;Bit[12]: Hardware locked write error (HLE)&lt;br&gt;Bit[11]: FIFO underrun/overrun error (FRUN)&lt;br&gt;Bit[10]: Data starvation by host timeout(HTO)/Volt_switch_int&lt;br&gt;Bit[9]: Data read timeout (DTO)&lt;br&gt;Bit[8]: Response timeout (RTO)&lt;br&gt;Bit[7]: Data CRC error (DCRC)&lt;br&gt;Bit[6]: Response CRC error (RCRC)&lt;br&gt;Bit[5]: Receive FIFO data request (RXDR)&lt;br&gt;Bit[4]: Transmit FIFO data request (TXDR)&lt;br&gt;Bit[3]: Data transfer over (DTO)&lt;br&gt;Bit[2]: Command done (CD)&lt;br&gt;Bit[1]: Response error (RE)&lt;br&gt;Bit[0]: Card detect (CD)" range="15:0" value="0x0000" property="RW"/>
				<Register offset="0x0024"/>
			</RegisterGroup>
			<RegisterGroup name="MMC_CMDARG" description="a command parameter register." value="0x00000000" startoffset="0x0028">
				<Member name="cmd_arg" description="This field configures the command parameters transferred to the card. Command parameters are related to the protocol, and each command corresponds to a command parameter." range="31:0" value="0x00000000" property="RW"/>
				<Register offset="0x0028"/>
			</RegisterGroup>
			<RegisterGroup name="MMC_CMD" description="a command register." value="0x20000000" startoffset="0x002C">
				<Member name="start_cmd" description="Start control&lt;br&gt;0: Do not start.&lt;br&gt;1: Start a command. After the command is sent to the card interface unit (CIU), this bit is cleared.&lt;br&gt;The CPU does not allow this register to be modified. Otherwise, an HLE interrupt is generated.&lt;br&gt;After sending a command, the CPU queries this bit, and then sends the next command when the value of this bit changes to 0." range="31" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="30" value="0x0" property="RW"/>
				<Member name="use_hold_reg" description="Use Hold register&lt;br&gt;0: CMD and DATA sent to card bypassing Hold register&lt;br&gt;1: CMD and DATA sent to card through Hold register" range="29" value="0x1" property="RW"/>
				<Member name="volt_switch" description="Voltage switching enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="28" value="0x0" property="RW"/>
				<Member name="boot_mode" description="Boot mode&lt;br&gt;0: forcible boot mode&lt;br&gt;1: alternative boot mode" range="27" value="0x0" property="RW"/>
				<Member name="disable_boot" description="Boot disable&lt;br&gt;If the software enables this bit and the Start_cmd bit at the same time, the controller aborts the boot operation.&lt;br&gt;The Enable_boot and Disable_boot bits cannot be enabled at the same time." range="26" value="0x0" property="RW"/>
				<Member name="expect_boot_ack" description="Boot response enable&lt;br&gt;If the software enables this bit and the Enable_boot bit at the same time, the controller detects the boot response signal, that is, the &quot;0-1-0&quot; sequence." range="25" value="0x0" property="RW"/>
				<Member name="enable_boot" description="Boot enable&lt;br&gt;This bit is available only when the boot mode is the forcible boot mode. If the software enables this bit and the Start_cmd bit at the same time, the controller pulls down the CMD signal to start the boot process.&lt;br&gt;The Enable_boot and Disable_boot bits cannot be enabled at the same time." range="24" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="23:22" value="0x0" property="-"/>
				<Member name="update_clock_registes_only" description="Automatic update&lt;br&gt;0: The normal command sequence is used. That is, the values of MMC_CMD, MMC_CMDARG, MMC_TMOUT, MMC_CTYPE, MMC_BLKSIZ, and MMC_BYTCNT are transferred from the BIU to the CIU. The CIU uses the new values of registers when running new commands.&lt;br&gt;1: No command is sent, and only the clock register values in the card clock domain are updated. The values of MMC_CLKDIV, MMC_CLKSRC, and MMC_CLKENA are transferred to the card clock domain.&lt;br&gt;The card clock can be changed (frequency change and clock enable) even no command is transmitted.&lt;br&gt;Each time the card clock is changed, this bit needs to be set to 1. In this case, no command is transmitted to the card, and no CD interrupt is generated." range="21" value="0x0" property="RW"/>
				<Member name="card_number" description="Sequence number of the card that is being used" range="20:16" value="0x00" property="RW"/>
				<Member name="send_initialization" description="Whether to transmit the initialization sequence&lt;br&gt;0: Do not send the initialization sequence before sending the Send_initialization command (high level in 80 clock cycles).&lt;br&gt;1: Send the initialization sequence before transmitting the Send_initialization command.&lt;br&gt;When a card is powered on, the initialization sequence must be sent first for initialization. That is, this bit needs to be set to 1." range="15" value="0x0" property="RW"/>
				<Member name="stop_abort_cmd" description="Whether to send the stop/abort command when data is being transferred in open-ended mode or in fixed length mode&lt;br&gt;0: Do not send the stop/abort command.&lt;br&gt;1: Send the stop/abort command to stop the current data transfer." range="14" value="0x0" property="RW"/>
				<Member name="wait_prvdata_complete" description="Whether to send a command immediately&lt;br&gt;0: Send a command immediately even though the previous data transfer is not complete.&lt;br&gt;1: Send a command only when the previous data transfer is complete.&lt;br&gt;The typical value is 0. If this bit is set to 0, the transfer status can be read during data transfer, and the transfer can be stopped." range="13" value="0x0" property="RW"/>
				<Member name="send_auto_stop" description="Whether to send the stop command&lt;br&gt;0: Do not send the stop command after data transfer.&lt;br&gt;1: Send the stop command after data transfer.&lt;br&gt;In non-data transfer mode, this bit is ignored." range="12" value="0x0" property="RW"/>
				<Member name="transfer_mode" description="Transfer mode&lt;br&gt;0: block transfer mode&lt;br&gt;1: stream transfer mode&lt;br&gt;In non-data transfer mode, this bit is ignored." range="11" value="0x0" property="RW"/>
				<Member name="read_write" description="Read/Write control&lt;br&gt;0: Read data from the card.&lt;br&gt;1: Write data to the card.&lt;br&gt;In non-data transfer mode, this bit is ignored." range="10" value="0x0" property="RW"/>
				<Member name="data_transfer_expected" description="Data transfer indicator&lt;br&gt;0: No data is output from the card.&lt;br&gt;1: Data is output from the card." range="9" value="0x0" property="RW"/>
				<Member name="check_response_crc" description="Whether to perform the CRC check&lt;br&gt;0: Do not check the CRC response.&lt;br&gt;1: Check the CRC response.&lt;br&gt;No valid CRC is returned when some commands are responded. To prevent the host from performing CRC, the software needs to disable this function based on related commands." range="8" value="0x0" property="RW"/>
				<Member name="response_length" description="Response length&lt;br&gt;0: Short responses are output from the card.&lt;br&gt;1: Long responses are output from the card.&lt;br&gt;The length of a long response is 128 bits, and the length of a short response is 32 bits." range="7" value="0x0" property="RW"/>
				<Member name="response_expect" description="Whether there is response&lt;br&gt;0: No response is output from the card.&lt;br&gt;1: Responses are output from the card." range="6" value="0x0" property="RW"/>
				<Member name="cmd_index" description="Command ID" range="5:0" value="0x00" property="RW"/>
				<Register offset="0x002C"/>
			</RegisterGroup>
			<RegisterGroup name="MMC_RESP0" description="response register 0." value="0x00000000" startoffset="0x0030">
				<Member name="response0" description="Bit[31:0] of a response" range="31:0" value="0x00000000" property="RO"/>
				<Register offset="0x0030"/>
			</RegisterGroup>
			<RegisterGroup name="MMC_RESP1" description="response register 1." value="0x00000000" startoffset="0x0034">
				<Member name="response1" description="Bit[63:32] of a long response&lt;br&gt;After the CIU sends an auto-stop command, the corresponding response is stored in this register, and the response to the previous command is still stored in MMC_RESP0.&lt;br&gt;The auto-stop command is available only during data transfer, and the corresponding response is always a short response." range="31:0" value="0x00000000" property="RO"/>
				<Register offset="0x0034"/>
			</RegisterGroup>
			<RegisterGroup name="MMC_RESP2" description="response register 2." value="0x00000000" startoffset="0x0038">
				<Member name="response2" description="Bit[95:64] of a long response" range="31:0" value="0x00000000" property="RO"/>
				<Register offset="0x0038"/>
			</RegisterGroup>
			<RegisterGroup name="MMC_RESP3" description="response register 3." value="0x00000000" startoffset="0x003C">
				<Member name="response3" description="Bit[127:96] of a long response" range="31:0" value="0x00000000" property="RO"/>
				<Register offset="0x003C"/>
			</RegisterGroup>
			<RegisterGroup name="MMC_MINTSTS" description="a masked interrupt status register." value="0x00000000" startoffset="0x0040">
				<Member name="reserved" description="Reserved" range="31:17" value="0x0000" property="-"/>
				<Member name="sdio_interrupt" description="SDIO interrupt mask status&lt;br&gt;The SDIO interrupt is valid only when MMC_INTMASK [sdio_int_mask] is enabled.&lt;br&gt;0: No SDIO interrupt is output from the card.&lt;br&gt;1: An SDIO interrupt is output from the card." range="16" value="0x0" property="RO"/>
				<Member name="int_status" description="Status of each interrupt&lt;br&gt;Bit[15]: End-bit error(read)/write no CRC(EBE)&lt;br&gt;Bit[14]: Auto command done(ACD)&lt;br&gt;Bit[13]: Start bit error(SBE)/Busy complete interrupt(BCI)&lt;br&gt;Bit[12]: Hardware locked write error(HLE)&lt;br&gt;Bit[11]: FIFO underrun/overrun error(FRUN)&lt;br&gt;Bit[10]: Data starvation by host timeout(HTO)/Volt_switch_int&lt;br&gt;Bit[9]: Data read timeout(DTO)&lt;br&gt;Bit[8]: Response timeout(RTO)&lt;br&gt;Bit[7]: Data CRC error(DCRC)&lt;br&gt;Bit[6]: Response CRC error(RCRC)&lt;br&gt;Bit[5]: Receive FIFO data request(RXDR)&lt;br&gt;Bit[4]: Transmit FIFO data request(TXDR)&lt;br&gt;Bit[3]: Data transfer over(DTO)&lt;br&gt;Bit[2]: Command done(CD)&lt;br&gt;Bit[1]: Response error(RE)&lt;br&gt;Bit[0]: Card detect(CD)" range="15:0" value="0x0000" property="RO"/>
				<Register offset="0x0040"/>
			</RegisterGroup>
			<RegisterGroup name="MMC_RINTSTS" description="a raw interrupt status register." value="0x00000000" startoffset="0x0044">
				<Member name="reserved" description="Reserved" range="31:17" value="0x0000" property="-"/>
				<Member name="sdio_interrupt" description="Raw SDIO interrupt status&lt;br&gt;0: No SDIO interrupt is output from the card.&lt;br&gt;1: An SDIO interrupt is output from the card.&lt;br&gt;The value of the interrupt status bit is independent of the interrupt mask status." range="16" value="0x0" property="RW"/>
				<Member name="int_status" description="Raw status of each interrupt Writing 1 clears the bits, and writing 0 has no effect. The value of the interrupt status bit is independent of the interrupt mask status.&lt;br&gt;Bit[15]: End-bit error (read)/write no CRC (EBE)&lt;br&gt;Bit[14]: Auto command done (ACD)&lt;br&gt;Bit[13]: Start bit error(SBE)/Busy complete interrupt(BCI)&lt;br&gt;Bit[12]: Hardware locked write error (HLE)&lt;br&gt;Bit[11]: FIFO underrun/overrun error (FRUN)&lt;br&gt;Bit[10]: Data starvation by host timeout(HTO)/Volt_switch_int&lt;br&gt;Bit[9]: Data read timeout (DRTO)/Boot Data Start(BDS)&lt;br&gt;Bit[8]: Response timeout (RTO)/Boot Ack Received(BAR)&lt;br&gt;Bit[7]: Data CRC error (DCRC)&lt;br&gt;Bit[6]: Response CRC error (RCRC)&lt;br&gt;Bit[5]: Receive FIFO data request (RXDR)&lt;br&gt;Bit[4]: Transmit FIFO data request (TXDR)&lt;br&gt;Bit[3]: Data transfer over (DTO)&lt;br&gt;Bit[2]: Command done (CD)&lt;br&gt;Bit[1]: Response error (RE)&lt;br&gt;Bit[0]: Card detect (CD)" range="15:0" value="0x0000" property="RW"/>
				<Register offset="0x0044"/>
			</RegisterGroup>
			<RegisterGroup name="MMC_STATUS" description="a status register." value="0x00000106" startoffset="0x0048">
				<Member name="reserved" description="Reserved" range="31:30" value="0x0" property="-"/>
				<Member name="fifo_count" description="FIFO count" range="29:17" value="0x0000" property="RO"/>
				<Member name="response_index" description="Sequence number of the previous response, including the response to the auto-stop command" range="16:11" value="0x00" property="RO"/>
				<Member name="data_state_mc_busy" description="0: The data TX/RX state machine is idle.&lt;br&gt;1: The data TX/RX state machine is busy." range="10" value="0x0" property="RO"/>
				<Member name="data_busy" description="0: idle&lt;br&gt;1: busy" range="9" value="0x0" property="RO"/>
				<Member name="data_3_status" description="0: There is no card.&lt;br&gt;1: There is a card." range="8" value="0x1" property="RO"/>
				<Member name="commandfsm_states" description="Status of the command state machine&lt;br&gt;0x0: Idle&lt;br&gt;0x1: Send init sequence&lt;br&gt;0x2: TX cmd start bit&lt;br&gt;0x3: TX cmd TX bit&lt;br&gt;0x4: TX cmd index +arg&lt;br&gt;0x5: TX cmd crc7&lt;br&gt;0x6: TX cmd end bit&lt;br&gt;0x7: RX resp start bit&lt;br&gt;0x8: RX resp IRQ response&lt;br&gt;0x9: RX resp TX bit&lt;br&gt;0xA: RX resp cmd idx&lt;br&gt;0xB: RX resp data&lt;br&gt;0xC: RX resp crc7&lt;br&gt;0xD: RX resp end bit&lt;br&gt;0xE: Cmd path wait NCC&lt;br&gt;0xF: Wait, CMD-to-response turnaround" range="7:4" value="0x0" property="RO"/>
				<Member name="fifo_full" description="FIFO full flag&lt;br&gt;0: empty&lt;br&gt;1: full" range="3" value="0x0" property="RO"/>
				<Member name="fifo_empty" description="FIFO empty flag&lt;br&gt;0: not empty&lt;br&gt;1: empty" range="2" value="0x1" property="RO"/>
				<Member name="fifo_tx_watermark" description="Whether the FIFO reaches the TX watermark level&lt;br&gt;0: no&lt;br&gt;1: yes" range="1" value="0x1" property="RO"/>
				<Member name="fifo_rx_watermark" description="Whether the FIFO reaches the RX watermark level&lt;br&gt;0: no&lt;br&gt;1: yes" range="0" value="0x0" property="RO"/>
				<Register offset="0x0048"/>
			</RegisterGroup>
			<RegisterGroup name="MMC_FIFOTH" description="a FIFO threshold register." value="0x00FF0000" startoffset="0x004C">
				<Member name="reserved" description="Reserved" range="31:28" value="0x0" property="-"/>
				<Member name="rx_wmark" description="FIFO threshold watermark level during data read. If the data amount in the FIFO is above the threshold, a DMA request is enabled. After a data transfer, a DMA request is raised for transferring the remaining data no matter whether the threshold is reached.&lt;br&gt;In non-DMA mode, the RXDR interrupt is enabled. If the data amount in the FIFO is not above the threshold after a data transfer, no interrupt is generated. In this case, the software needs to read the remaining data by querying the DTD interrupt.&lt;br&gt;If a data transfer is complete in DMA mode, the DMA raises a single transfer request to read data until the DTD interrupt is generated even though the remaining data amount is below the threshold.&lt;br&gt;Restriction: RX_WMark FIFO_DEPTH – 2&lt;br&gt;Recommendation: (FIFO_DEPTH/2) – 1" range="27:16" value="0x0FF" property="RW"/>
				<Member name="reserved" description="Reserved" range="15:12" value="0x0" property="RW"/>
				<Member name="tx_wmark" description="FIFO threshold watermark level during data transmit. If the data amount in the FIFO is below the threshold, a DMA request is enabled. After a data transfer, a DMA request is raised for transferring the remaining data no matter whether the threshold is reached.&lt;br&gt;In non-DMA mode, the RXDR interrupt is enabled. If the data amount in the FIFO is not above the threshold after a data transfer, no interrupt is generated. In this case, the software needs to read the remaining data by querying the DTD interrupt.&lt;br&gt;If a data transfer is complete in DMA mode, the DMA raises a single transfer request to read data until the DTD interrupt is generated even though the remaining data amount is below the threshold.&lt;br&gt;Restriction: TX_WMark FIFO_DEPTH – 2&lt;br&gt;Recommendation: (FIFO_DEPTH/2) – 1" range="11:0" value="0x000" property="RW"/>
				<Register offset="0x004C"/>
			</RegisterGroup>
			<RegisterGroup name="MMC_CDETECT" description="a card detection register." value="0x00000001" startoffset="0x0050">
				<Member name="reserved" description="Reserved" range="31:1" value="0x00000000" property="-"/>
				<Member name="card_detect_n" description="Card detection signal&lt;br&gt;The value depends on the SDIO_CARD_DETECT pin." range="0" value="0x1" property="RO"/>
				<Register offset="0x0050"/>
			</RegisterGroup>
			<RegisterGroup name="MMC_WRTPRT" description="a card write protection register." value="0x00000000" startoffset="0x0054">
				<Member name="reserved" description="Reserved" range="31:1" value="0x00000000" property="-"/>
				<Member name="write_protect" description="Card write protection signal&lt;br&gt;The value depends on the SDIO_CWPR pin." range="0" value="0x0" property="RO"/>
				<Register offset="0x0054"/>
			</RegisterGroup>
			<RegisterGroup name="MMC_TCBCNT" description="a count register of bytes transmitted to the card." value="0x00000000" startoffset="0x005C">
				<Member name="trans_card_byte_count" description="Count of bytes transmitted from the CIU to the card&lt;br&gt;When this register is accessed through a 32-bit AHB, the 32-bit data needs to be read at a time. This avoids the read-coherency error." range="31:0" value="0x00000000" property="RO"/>
				<Register offset="0x005C"/>
			</RegisterGroup>
			<RegisterGroup name="MMC_TBBCNT" description="a count register of bytes transmitted from the BIU FIFO." value="0x00000000" startoffset="0x0060">
				<Member name="trans_fifo_byte_count" description="Count of bytes transferred between the CPU/DMA and BIU FIFO&lt;br&gt;When this register is accessed through a 32-bit AHB, the 32-bit data needs to be read at a time. This avoids the read-coherency error." range="31:0" value="0x00000000" property="RO"/>
				<Register offset="0x0060"/>
			</RegisterGroup>
			<RegisterGroup name="MMC_UHS_REG" description="a UHS-1 register." value="0x00000000" startoffset="0x0074">
				<Member name="reserved" description="Reserved" range="31:17" value="0x0000" property="RW"/>
				<Member name="ddr_reg" description="DDR mode control&lt;br&gt;0: non-DDR mode&lt;br&gt;1: DDR mode" range="16" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="15:1" value="0x0000" property="RW"/>
				<Member name="volt_reg" description="Voltage control&lt;br&gt;0: 3.3 V&lt;br&gt;1: 1.8 V" range="0" value="0x0" property="RW"/>
				<Register offset="0x0074"/>
			</RegisterGroup>
			<RegisterGroup name="MMC_CARD_RSTN" description="a eMMC reset control register." value="0x00000002" startoffset="0x0078">
				<Member name="reserved" description="Reserved" range="31:1" value="0x00000001" property="RW"/>
				<Member name="card_reset" description="eMMC reset control (controlling the pin SDIO1_RST)&lt;br&gt;0: reset&lt;br&gt;1: deassert reset" range="0" value="0x0" property="RW"/>
				<Register offset="0x0078"/>
			</RegisterGroup>
			<RegisterGroup name="MMC_BMOD" description="a bus mode register." value="0x00000000" startoffset="0x0080">
				<Member name="reserved" description="Reserved" range="31:11" value="0x000000" property="-"/>
				<Member name="pbl" description="Length of the IDMAC burst transfer&lt;br&gt;000: 1&lt;br&gt;001: 4&lt;br&gt;010: 8&lt;br&gt;011: 16&lt;br&gt;1xx: reserved" range="10:8" value="0x0" property="RW"/>
				<Member name="de" description="IDMAC enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="7" value="0x0" property="RW"/>
				<Member name="dsl" description="Span between two descriptors, that is, number of words between two non-linked descriptors. This field is valid only for the dual-buffer descriptors." range="6:2" value="0x00" property="RW"/>
				<Member name="fb" description="Fixed burst length type&lt;br&gt;0: single and INCR burst types&lt;br&gt;1: single, INCR4, INCR8, and INCR16 burst types" range="1" value="0x0" property="RW"/>
				<Member name="swr" description="Soft reset control for the internal register of the IDMAC&lt;br&gt;0: not reset&lt;br&gt;1: reset After reset, this bit is automatically cleared one clock cycle later." range="0" value="0x0" property="RW"/>
				<Register offset="0x0080"/>
			</RegisterGroup>
			<RegisterGroup name="MMC_PLDMND" description="a poll demand register." value="0x00000000" startoffset="0x0084">
				<Member name="pd" description="If DES0[OWN] is 0, the IDMAC enters the suspend state. The CPU can write any value to this register to enable the IDMAC to obtain descriptors again." range="31:0" value="0x00000000" property="WO"/>
				<Register offset="0x0084"/>
			</RegisterGroup>
			<RegisterGroup name="MMC_DBADDR" description="a base address register of the descriptor linked list." value="0x00000000" startoffset="0x0088">
				<Member name="sdl" description="Start address for the descriptor linked list, that is, the base address of the first descriptor" range="31:0" value="0x00000000" property="RW"/>
				<Register offset="0x0088"/>
			</RegisterGroup>
			<RegisterGroup name="MMC_IDSTS" description="an IDMAC status register." value="0x00000000" startoffset="0x008C">
				<Member name="reserved" description="Reserved" range="31:17" value="0x0000" property="-"/>
				<Member name="fsm" description="Current state of the IDMAC state machine&lt;br&gt;0x0: DMA_IDLE&lt;br&gt;0x1: DMA_SUSPEND&lt;br&gt;0x2: DESC_RD&lt;br&gt;0x3: DESC_CHK&lt;br&gt;0x4: DMA_RD_REQ_WAIT&lt;br&gt;0x5: DMA_WR_REQ_WAIT&lt;br&gt;0x6: DMA_RD&lt;br&gt;0x7: DMA_WR&lt;br&gt;0x8: DESC_CLOSE&lt;br&gt;Others: reserved&lt;br&gt;This bit is read-only." range="16:13" value="0x0" property="RO"/>
				<Member name="eb" description="Bus error type&lt;br&gt;001: The TX operation is aborted.&lt;br&gt;010: The RX operation is aborted.&lt;br&gt;Other values: reserved" range="12:10" value="0x0" property="RW"/>
				<Member name="ais" description="Abnormal total interrupt. The value of this bit is obtained after the values of FBE, DE, and CES bits are ORed. Writing 1 clears this bit." range="9" value="0x0" property="RW"/>
				<Member name="nis" description="Normal total interrupt. The value of this bit is obtained after the values of the TI and RI bits are ORed. Writing 1 clears this bit." range="8" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="7:6" value="0x0" property="-"/>
				<Member name="ces" description="Card error indicator. This bit indicates the card status when data is being received." range="5" value="0x0" property="RW"/>
				<Member name="du" description="Descriptor invalid interrupt. When DES0[OWN] is 0, this bit is set to 1. Writing 1 clears this bit." range="4" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="3" value="0x0" property="-"/>
				<Member name="fbe" description="Fatal bus error interrupt. If this bit is set to 1, the IDMAC stops all accesses through the bus. Writing 1 clears this bit." range="2" value="0x0" property="RW"/>
				<Member name="ri" description="RX completion interrupt. This bit indicates that the data for a descriptor is received. Writing 1 clears this bit." range="1" value="0x0" property="RW"/>
				<Member name="ti" description="TX completion interrupt. This bit indicates that a descriptor finishes transmitting data. Writing 1 clears this bit." range="0" value="0x0" property="RW"/>
				<Register offset="0x008C"/>
			</RegisterGroup>
			<RegisterGroup name="MMC_IDINTEN" description="an IDMAC interrupt enable register." value="0x00000000" startoffset="0x0090">
				<Member name="reserved" description="Reserved" range="31:10" value="0x000000" property="-"/>
				<Member name="ai" description="Abnormal interrupt enable&lt;br&gt;0: disabled&lt;br&gt;1: The FBE/DU/CES interrupts are enabled." range="9" value="0x0" property="RW"/>
				<Member name="ni" description="Normal interrupt enable&lt;br&gt;0: disabled&lt;br&gt;1: The TI/RI interrupts are enabled." range="8" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="7:6" value="0x0" property="-"/>
				<Member name="ces" description="Card error interrupt enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="5" value="0x0" property="RW"/>
				<Member name="du" description="Descriptor invalid interrupt enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="4" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="3" value="0x0" property="-"/>
				<Member name="fbe" description="Fatal bus error interrupt enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="2" value="0x0" property="RW"/>
				<Member name="ri" description="RX interrupt enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="1" value="0x0" property="RW"/>
				<Member name="ti" description="TX interrupt enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="0" value="0x0" property="RW"/>
				<Register offset="0x0090"/>
			</RegisterGroup>
			<RegisterGroup name="MMC_DSCADDR" description="an address register of the current descriptor." value="0x00000000" startoffset="0x0094">
				<Member name="had" description="Descriptor pointer. The value is automatically refreshed during data transfer. The register points to the start address for the descriptor that will be used by the IDMAC." range="31:0" value="0x00000000" property="RO"/>
				<Register offset="0x0094"/>
			</RegisterGroup>
			<RegisterGroup name="MMC_BUFADDR" description="an address register of the current data buffer." value="0x00000000" startoffset="0x0098">
				<Member name="hba" description="Data buffer pointer. The value is automatically refreshed during data transfer. The register points to the start address for the data buffer that is being used by the IDMAC." range="31:0" value="0x00000000" property="RO"/>
				<Register offset="0x0098"/>
			</RegisterGroup>
			<RegisterGroup name="MMC_CARDTHRCTL" description="a threshold control register." value="0x00000000" startoffset="0x0100">
				<Member name="reserved" description="Reserved" range="31:28" value="0x0" property="RW"/>
				<Member name="cardrdthreshold" description="Read threshold&lt;br&gt;The maximum value is 512." range="27:16" value="0x000" property="RW"/>
				<Member name="reserved" description="Reserved" range="15:1" value="0x0000" property="RW"/>
				<Member name="cardrdthr_en" description="Read threshold enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="0" value="0x0" property="RW"/>
				<Register offset="0x0100"/>
			</RegisterGroup>
			<RegisterGroup name="MMC_DDR_REG" description="an eMMC 4.5 DDR start bit detection control register." value="0x00000000" startoffset="0x010C">
				<Member name="reserved" description="Reserved" range="31:1" value="0x00000000" property="RW"/>
				<Member name="half_start_bit" description="For the eMMC 4.5 component, when this bit is set to 1'b1, RINTSTS[15] is set to 1 when CMD12 is received during DDR mode transfer." range="0" value="0x0" property="RW"/>
				<Register offset="0x010C"/>
			</RegisterGroup>
			<RegisterGroup name="MMC_DATA" description="a data register for storing the FIFO entrance address. The FIFO overflowmust be read first before reading or writing to the FIFO." value="0x00000000" startoffset="0x0200">
				<Member name="data" description="Address for reading/writing to the FIFO. If the address ranges from 0x200 to 0x200+FIFO_DEPTH, the FIFO is selected." range="31:0" value="0x00000000" property="RW"/>
				<Register offset="0x0200"/>
			</RegisterGroup>
		</ModuleGroup>
	</ModuleList>
	<ModuleList>
		<ModuleGroup name="NANDC" i2cSupport="false" deviceId="" i2cPort="">
			<Module baseAddress="0xF9810000"/>
			<RegisterGroup name="NFC_CON" description="a NANDC configuration register." value="0x00000282" startoffset="0x0000">
				<Member name="reserved" description="Reserved" range="31:17" property="-"/>
				<Member name="nf_mode" description="NAND flash interface type&lt;br&gt;00: async&lt;br&gt;01: toggle&lt;br&gt;10: ONFI 2.3&lt;br&gt;11: ONFI 3.0" range="16:15" property="RW"/>
				<Member name="randomizer_en" description="Randomizer enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="14" property="RW"/>
				<Member name="reserved" description="Reserved" range="13" property="-"/>
				<Member name="ecc_type" description="ECC mode&lt;br&gt;0000: non-ECC&lt;br&gt;0001: 8-bit mode&lt;br&gt;0010: 13-bit mode&lt;br&gt;0011: 18-bit mode&lt;br&gt;0100: 24-bit mode&lt;br&gt;0101: 27-bit mode&lt;br&gt;0110: 32-bit mode&lt;br&gt;0111: 41-bit mode&lt;br&gt;1000: 48-bit mode&lt;br&gt;1001: 60-bit mode&lt;br&gt;1010: 72-bit mode&lt;br&gt;1011: 80-bit mode&lt;br&gt;Others: reserved&lt;br&gt;The reset value depends on the pin NFC_ECC_TYPE." range="12:9" property="RW"/>
				<Member name="rb_sel" description="Ready/busy signal select. It is valid when two external NAND flash memories (two CSs) are connected.&lt;br&gt;0: The NAND flash memories share a ready/busy signal.&lt;br&gt;1: The NAND flash memory each has its own ready/busy signal.&lt;br&gt;When only one NAND flash is connected, only cs0 and ready_busy 0 are used." range="8" property="RW"/>
				<Member name="cs_ctrl" description="CS control&lt;br&gt;0: When the NAND flash is busy, the CS signal is fixed at 0.&lt;br&gt;1: When the NAND flash is busy, the CS signal is set to 1.&lt;br&gt;This mode maps to the &quot;cs don't care&quot; mode of the NAND flash." range="7" property="RW"/>
				<Member name="reserved" description="Reserved" range="6:5" property="-"/>
				<Member name="bus_width" description="Data line width of the NAND flash&lt;br&gt;0: 8 bits&lt;br&gt;1: reserved&lt;br&gt;The reset value depends on the pin NFC_BUS_WIDE." range="4" property="RW"/>
				<Member name="page_size" description="Page size of the NAND flash&lt;br&gt;000: reserved&lt;br&gt;001: 2 KB&lt;br&gt;010: 4 KB&lt;br&gt;011: 8 KB&lt;br&gt;100: 16 KB&lt;br&gt;101: 32 KB&lt;br&gt;101~111: reserved&lt;br&gt;The reset value depends on the pin NFC_PAGE_SIZE." range="3:1" property="RW"/>
				<Member name="op_mode" description="Operating mode of the NANDC&lt;br&gt;0: boot mode&lt;br&gt;1: normal mode" range="0" property="RW"/>
				<Register offset="0x0000"/>
			</RegisterGroup>
			<RegisterGroup name="NFC_PWIDTH" description="a read/write pulse width configuration register." value="0x00000333" startoffset="0x0004">
				<Member name="reserved" description="Reserved" range="31:12" property="-"/>
				<Member name="rw_hcnt" description="High-level width of the read/write signal of the NAND flash&lt;br&gt;0x1–0xF: 2 to 16 clock cycles" range="11:8" property="RW"/>
				<Member name="r_lcnt" description="Low-level width of the read signal of the NAND flash&lt;br&gt;0x2–0xF: 3 to 16 clock cycles" range="7:4" property="RW"/>
				<Member name="w_lcnt" description="Low-level width of the write signal of the NAND flash&lt;br&gt;0x1–0xF: 2 to 16 clock cycles" range="3:0" property="RW"/>
				<Register offset="0x0004"/>
			</RegisterGroup>
			<RegisterGroup name="NFC_OPIDLE" description="an operation interval configuration register." value="0x00FFFFFF" startoffset="0x0008">
				<Member name="reserved" description="Reserved" range="31:24" property="-"/>
				<Member name="frb_wait" description="Several delay cycles later after a read/write command is sent, the ready signal is detected to check whether it becomes high.&lt;br&gt;Number of delay cycles = frb_wait x 8" range="23:20" property="RW"/>
				<Member name="cmd1_wait" description="Number of wait cycles after command 1 is sent&lt;br&gt;0000–1111: 1 to 16 clock cycles" range="19:16" property="RW"/>
				<Member name="addr_wait" description="Number of wait cycles after addresses are sent&lt;br&gt;0000–1111: configured values&lt;br&gt;Number of delay cycles = addr_wait x 8" range="15:12" property="RW"/>
				<Member name="rsv" description="Reserved" range="11:8" property="-"/>
				<Member name="cmd2_wait" description="Number of wait cycles after command 2 is sent&lt;br&gt;0000–1111: 1 to 16 clock cycles" range="7:4" property="RW"/>
				<Member name="wait_ready_wait" description="When a number of cycles are delayed after the ready signal of the NAND flash becomes high, a read signal is sent to read data.&lt;br&gt;Number of delay cycles = frb_idle x 8" range="3:0" property="RW"/>
				<Register offset="0x0008"/>
			</RegisterGroup>
			<RegisterGroup name="NFC_CMD" description="a command word configuration register." value="0x00703000" startoffset="0x000C">
				<Member name="reserved" description="Reserved" range="31:24" property="-"/>
				<Member name="read_status_cmd" description="Read status command word" range="23:16" property="RW"/>
				<Member name="cmd2" description="Second command sent to the NAND flash by the NANDC" range="15:8" property="RW"/>
				<Member name="cmd1" description="First command sent to the NAND flash by the NANDC" range="7:0" property="RW"/>
				<Register offset="0x000C"/>
			</RegisterGroup>
			<RegisterGroup name="NFC_ADDRL" description="a low address configuration register." value="0x00000000" startoffset="0x0010">
				<Member name="addr_l" description="Lower 32-bit address of the NAND flash" range="31:0" property="RW"/>
				<Register offset="0x0010"/>
			</RegisterGroup>
			<RegisterGroup name="NFC_ADDRH" description="a high address configuration register." value="0x00000000" startoffset="0x0014">
				<Member name="reserved" description="Reserved" range="31:8" property="-"/>
				<Member name="addr_h" description="Upper 8-bit address of the NAND flash" range="7:0" property="RW"/>
				<Register offset="0x0014"/>
			</RegisterGroup>
			<RegisterGroup name="NFC_DATA_NUM" description="a read/written data count configuration register." value="0x00002480" startoffset="0x0018">
				<Member name="reserved" description="Reserved" range="31:15" property="-"/>
				<Member name="nfc_data_num_en" description="Configuration enable for the length of data read or written randomly in ECC0 mode for the sync NAND flash&lt;br&gt;1: enabled&lt;br&gt;0: disabled" range="14" property="RW"/>
				<Member name="nfc_data_num" description="Number of data segments that are read or written randomly by the NANDC. The maximum value is 9344 bytes. This field is valid only when ecc_type is set to 00." range="13:0" property="RW"/>
				<Register offset="0x0018"/>
			</RegisterGroup>
			<RegisterGroup name="NFC_OP" description="an operation register." value="0x00000000" startoffset="0x001C">
				<Member name="reserved" description="Reserved" range="31:14" property="-"/>
				<Member name="rw_reg_en" description="Whether to read/write data or registers of the sync NAND flash&lt;br&gt;0: read/write data&lt;br&gt;1: read/write registers" range="13" property="RW"/>
				<Member name="read_id_en" description="Whether to read the ID for the sync NAND flash&lt;br&gt;0: not read the ID&lt;br&gt;1: read the ID" range="12" property="RW"/>
				<Member name="address_cycles" description="Number of address cycles sent to the NAND flash" range="11:9" property="RW"/>
				<Member name="nf_cs" description="NAND flash CS signal select&lt;br&gt;00: CS 0&lt;br&gt;01: CS 1&lt;br&gt;Others: reserved" range="8:7" property="RW"/>
				<Member name="cmd1_en" description="Command 1 TX enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="6" property="RW"/>
				<Member name="addr_en" description="NAND flash address write enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="5" property="RW"/>
				<Member name="write_data_en" description="NAND flash data write enable&lt;br&gt;Note: read_data_en and write_data_en cannot be 1 at the same time.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="4" property="RW"/>
				<Member name="cmd2_en" description="Command 2 TX enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="3" property="RW"/>
				<Member name="wait_ready_en" description="Wait ready/busy high enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="2" property="RW"/>
				<Member name="read_data_en" description="NAND flash data read enable&lt;br&gt;Note: read_data_en and write_data_en cannot be 1 at the same time.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="1" property="RW"/>
				<Member name="read_status_en" description="When this bit is 1, the command 0x70 for reading the status is sent to the NAND flash and the status data is read from the NAND flash. After that, the returned status data is written to the nfc_status field of the NANDC status register.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="0" property="RW"/>
				<Register offset="0x001C"/>
			</RegisterGroup>
			<RegisterGroup name="NFC_STATUS" description="a status register." value="0x0000001F" startoffset="0x0020">
				<Member name="reserved" description="Reserved" range="31:21" property="RO"/>
				<Member name="nfc_randomizer_en" description="Randomizer enable of the NANDC&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="20" property="RO"/>
				<Member name="nfc_ecc_type" description="ECC information of the NANDC&lt;br&gt;The read value indicates the same as the value of ecc_type in the NFC_CON register." range="19:16" property="RO"/>
				<Member name="nf_status" description="NAND flash status data read from the NAND flash&lt;br&gt;This field is valid only when both NFC_OP[read_status] and NFC_STATUS[nfc_ready] are 1." range="15:8" property="RO"/>
				<Member name="reserved" description="Reserved" range="7:5" property="-"/>
				<Member name="reserved" description="Reserved" range="4:3" property="-"/>
				<Member name="nf1_ready" description="Status of the ready/busy signal of the NAND flash corresponding to CS 1&lt;br&gt;This bit is valid when multiple external flash memories are connected and they use independent ready_busy signals.&lt;br&gt;The reset value of this bit is 0 because multiple NAND flash memories share a ready/busy signal by default." range="2" property="RO"/>
				<Member name="nf0_ready" description="Status of the ready/busy signal of the NAND flash corresponding to CS 0&lt;br&gt;This bit is valid when multiple external flash memories are connected and they use independent ready_busy signals.&lt;br&gt;The reset value of this bit is 0 because multiple NAND flash memories share a ready/busy signal by default." range="1" property="RO"/>
				<Member name="nfc_ready" description="Current NANDC status&lt;br&gt;0: The controller is performing an operation.&lt;br&gt;1: The operation is complete and the controller is ready to receive the next command.&lt;br&gt;This bit is automatically cleared when the operation register is written to start the NANDC." range="0" property="RO"/>
				<Register offset="0x0020"/>
			</RegisterGroup>
			<RegisterGroup name="NFC_INTEN" description="an interrupt enable register." value="0x00000000" startoffset="0x0024">
				<Member name="reserved" description="Reserved" range="31:11" property="-"/>
				<Member name="dma_err_en" description="DMA transfer bus error interrupt enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="10" property="RW"/>
				<Member name="dma_done_en" description="DMA transfer completion interrupt enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="9" property="RW"/>
				<Member name="wr_lock_en" description="Lock address write error interrupt enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="8" property="RW"/>
				<Member name="ahb_op_en" description="NANDC buffer read/write error interrupt enable when the NANDC reads/writes data from/to the flash memory&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="7" property="RW"/>
				<Member name="err_invalid_en" description="Uncorrectable error interrupt enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="6" property="RW"/>
				<Member name="err_valid_en" description="Correctable error interrupt enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="5" property="RW"/>
				<Member name="reserved" description="Reserved" range="4:3" property="-"/>
				<Member name="cs1_done_en" description="Interrupt generated when the ready/busy signal corresponding to CS 1 changes from low to high&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="2" property="RW"/>
				<Member name="cs0_done_en" description="Interrupt generated when the ready/busy signal corresponding to CS 0 changes from low to high&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="1" property="RW"/>
				<Member name="op_done_en" description="Current operation completion interrupt enable of the NANDC&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="0" property="RW"/>
				<Register offset="0x0024"/>
			</RegisterGroup>
			<RegisterGroup name="NFC_INTS" description="an interrupt status register." value="0x00000000" startoffset="0x0028">
				<Member name="reserved" description="Reserved" range="31:11" property="-"/>
				<Member name="dma_err" description="DMA transfer bus error interrupt&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="10" property="RO"/>
				<Member name="dma_done" description="DMA transfer completion interrupt&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="9" property="RO"/>
				<Member name="wr_lock_err" description="Locked address write interrupt&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="8" property="RO"/>
				<Member name="ahb_op_err" description="Interrupt generated when the CPU reads and writes to the NANDC buffer in the process of reading/writing data from/to the flash by the NANDC&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="7" property="RO"/>
				<Member name="err_invalid" description="Uncorrectable error interrupt&lt;br&gt;An interrupt is generated if errors occur in eight or more bits of the checked 1 KB data in 8-bit ECC mode.&lt;br&gt;An interrupt is generated if errors occur in 13 or more bits of the checked 1 KB data in 13-bit ECC mode.&lt;br&gt;An interrupt is generated if errors occur in 18 or more bits of the checked 1 KB data in 18-bit ECC mode.&lt;br&gt;An interrupt is generated if errors occur in 24 or more bits of the checked 1 KB data in 24-bit ECC mode.&lt;br&gt;An interrupt is generated if errors occur in 27 or more bits of the checked 1 KB data in 27-bit ECC mode.&lt;br&gt;An interrupt is generated if errors occur in 32 or more bits of the checked 1 KB data in 32-bit ECC mode.&lt;br&gt;An interrupt is generated if errors occur in 41 or more bits of the checked 1 KB data in 41-bit ECC mode.&lt;br&gt;An interrupt is generated if errors occur in 48 or more bits of the checked 1 KB data in 48-bit ECC mode.&lt;br&gt;An interrupt is generated if errors occur in 60 or more bits of the checked 1 KB data in 60-bit ECC mode.&lt;br&gt;An interrupt is generated if errors occur in 72 or more bits of the checked 1 KB data in 72-bit ECC mode.&lt;br&gt;An interrupt is generated if errors occur in 80 or more bits of the checked 1 KB data in 80-bit ECC mode.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="6" property="RO"/>
				<Member name="err_valid" description="Correctable error interrupt.&lt;br&gt;An interrupt is generated if errors occur in 1 to 8 bits of the checked 1 KB data in 8-bit ECC mode.&lt;br&gt;An interrupt is generated if errors occur in 1 to 13 bits of the checked 1 KB data in 13-bit ECC mode.&lt;br&gt;An interrupt is generated if errors occur in 1 to 18 bits of the checked 1 KB data in 18-bit ECC mode.&lt;br&gt;An interrupt is generated if errors occur in 1 to 24 bits of the checked 1 KB data in 24-bit ECC mode.&lt;br&gt;An interrupt is generated if errors occur in 1 to 27 bits of the checked 1 KB data in 27-bit ECC mode.&lt;br&gt;An interrupt is generated if errors occur in 1 to 32 bits of the checked 1 KB data in 32-bit ECC mode.&lt;br&gt;An interrupt is generated if errors occur in 1 to 41 bits of the checked 1 KB data in 41-bit ECC mode.&lt;br&gt;An interrupt is generated if errors occur in 1 to 48 bits of the checked 1 KB data in 48-bit ECC mode.&lt;br&gt;An interrupt is generated if errors occur in 1 to 60 bits of the checked 1 KB data in 60-bit ECC mode.&lt;br&gt;An interrupt is generated if errors occur in 1 to 72 bits of the checked 1 KB data in 72-bit ECC mode.&lt;br&gt;An interrupt is generated if errors occur in 1 to 80 bits of the checked 1 KB data in 80-bit ECC mode.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="5" property="RO"/>
				<Member name="-" description="Reserved" range="4:3" property="RO"/>
				<Member name="cs1_done" description="Interrupt generated when the ready/busy signal corresponding to CS 1 changes from low to high&lt;br&gt;This bit is valid when two flash memories are connected and the two memories use separate ready_busy signals. Otherwise, this bit is fixed at 0.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="2" property="RO"/>
				<Member name="cs0_done" description="Interrupt generated when the ready/busy signal corresponding to CS 0 changes from low to high&lt;br&gt;This bit is valid when two flash memories are connected and the two memories use separate ready_busy signals. Otherwise, this bit is fixed at 0.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="1" property="RO"/>
				<Member name="op_done" description="Current NANDC operation completion interrupt&lt;br&gt;This bit is automatically cleared when the NFC_OP register is written.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="0" property="RO"/>
				<Register offset="0x0028"/>
			</RegisterGroup>
			<RegisterGroup name="NFC_INTCLR" description="an interrupt clear register." value="0x00000000" startoffset="0x002C">
				<Member name="reserved" description="Reserved" range="31:11" property="-"/>
				<Member name="dma_err_clr" description="Writing 1 clears the DMA transfer bus error interrupt." range="10" property="WO"/>
				<Member name="dma_done_clr" description="Writing 1 clears the dma_done interrupt." range="9" property="WO"/>
				<Member name="wr_lock_err_clr" description="Writing 1 clears the wr_lock_err interrupt." range="8" property="WO"/>
				<Member name="ahb_op_err_clr" description="Writing 1 clears the ahb_op_err interrupt." range="7" property="WO"/>
				<Member name="err_invalid_clr" description="Writing 1 clears the err_invalid interrupt." range="6" property="WO"/>
				<Member name="err_valid_clr" description="Writing 1 clears the err_valid interrupt." range="5" property="WO"/>
				<Member name="reserved" description="Reserved" range="4:3" property="-"/>
				<Member name="cs1_done_clr" description="Writing 1 clears the cs1_done interrupt." range="2" property="WO"/>
				<Member name="cs0_done_clr" description="Writing 1 clears the cs0_done interrupt." range="1" property="WO"/>
				<Member name="op_done_clr" description="Writing 1 clear the op_done interrupt." range="0" property="WO"/>
				<Register offset="0x002C"/>
			</RegisterGroup>
			<RegisterGroup name="NFC_LOCK" description="a lock address configuration register." value="0x00000000" startoffset="0x0030">
				<Member name="reserved" description="Reserved" range="31:4" property="-"/>
				<Member name="lock_excmd_en" description="Address write-protection enable for the extended write command (new command added for new memories)&lt;br&gt;1: enabled&lt;br&gt;0: disabled" range="3" property="RW"/>
				<Member name="lock_en" description="Flash lock enable&lt;br&gt;1: enabled&lt;br&gt;0: disabled" range="2" property="RW"/>
				<Member name="global_lock_en" description="Flash global lock enable&lt;br&gt;1: enabled&lt;br&gt;0: disabled" range="1" property="RW"/>
				<Member name="lock_down" description="Flash lock mode&lt;br&gt;1: lock-down mode. If this bit is set to 1, it can be set to 0 only after hardware reset.&lt;br&gt;0: lock mode" range="0" property="RW"/>
				<Register offset="0x0030"/>
			</RegisterGroup>
			<RegisterGroup name="NFC_LOCK_SA0" description="lock start address 0 configuration register." value="0x00000000" startoffset="0x0034">
				<Member name="reserved" description="Reserved" range="31:21" property="-"/>
				<Member name="Flash_lock_cs" description="CS corresponding to lock start address 0&lt;br&gt;00: CS 0&lt;br&gt;01: CS 1&lt;br&gt;Others: reserved" range="20:19" property="RW"/>
				<Member name="Flash_lock_addr0" description="Lock start address 0. The least significant bit (LSB) corresponds to flash_row_addr[5]." range="18:0" property="RW"/>
				<Register offset="0x0034"/>
			</RegisterGroup>
			<RegisterGroup name="NFC_LOCK_SA1" description="lock start address 1 configuration register." value="0x00000000" startoffset="0x0038">
				<Member name="reserved" description="Reserved" range="31:21" property="-"/>
				<Member name="Flash_lock_cs" description="CS corresponding to lock start address 1&lt;br&gt;00: CS 0&lt;br&gt;01: CS 1&lt;br&gt;Others: reserved" range="20:19" property="RW"/>
				<Member name="Flash_lock_addr1" description="Lock start address 1. The LSB corresponds to flash_row_addr[5]." range="18:0" property="RW"/>
				<Register offset="0x0038"/>
			</RegisterGroup>
			<RegisterGroup name="NFC_LOCK_SA2" description="lock start address 2 configuration register." value="0x00000000" startoffset="0x003C">
				<Member name="reserved" description="Reserved" range="31:21" property="-"/>
				<Member name="Flash_lock_cs" description="CS corresponding to lock start address 2&lt;br&gt;00: CS 0&lt;br&gt;01: CS 1&lt;br&gt;Others: reserved" range="20:19" property="RW"/>
				<Member name="Flash_lock_addr2" description="Lock start address 2. The LSB corresponds to flash_row_addr[5]." range="18:0" property="RW"/>
				<Register offset="0x003C"/>
			</RegisterGroup>
			<RegisterGroup name="NFC_LOCK_SA3" description="lock start address 3 configuration register." value="0x00000000" startoffset="0x0040">
				<Member name="reserved" description="Reserved" range="31:21" property="-"/>
				<Member name="Flash_lock_cs" description="CS corresponding to lock start address 3&lt;br&gt;00: CS 0&lt;br&gt;01: CS 1&lt;br&gt;Others: reserved" range="20:19" property="RW"/>
				<Member name="Flash_lock_addr3" description="Lock start address 3. The LSB corresponds to flash_row_addr[5]." range="18:0" property="RW"/>
				<Register offset="0x0040"/>
			</RegisterGroup>
			<RegisterGroup name="NFC_LOCK_EA0" description="lock end address 0 configuration register." value="0x00000000" startoffset="0x0044">
				<Member name="reserved" description="Reserved" range="31:21" property="-"/>
				<Member name="Flash_lock_cs" description="CS corresponding to lock end address 0&lt;br&gt;00: CS 0&lt;br&gt;01: CS 1&lt;br&gt;Others: reserved" range="20:19" property="RW"/>
				<Member name="Flash_lock_eaddr0" description="Lock end address 0. The LSB corresponds to flash_row_addr[5]." range="18:0" property="RW"/>
				<Register offset="0x0044"/>
			</RegisterGroup>
			<RegisterGroup name="NFC_LOCK_EA1" description="lock end address 1 configuration register." value="0x00000000" startoffset="0x0048">
				<Member name="reserved" description="Reserved" range="31:21" property="-"/>
				<Member name="Flash_lock_cs" description="CS corresponding to lock end address 1&lt;br&gt;00: CS 0&lt;br&gt;01: CS 1&lt;br&gt;Others: reserved" range="20:19" property="RW"/>
				<Member name="Flash_lock_eaddr1" description="Lock end address 1. The LSB corresponds to flash_row_addr[5]." range="18:0" property="RW"/>
				<Register offset="0x0048"/>
			</RegisterGroup>
			<RegisterGroup name="NFC_LOCK_EA2" description="lock end address 2 configuration register." value="0x00000000" startoffset="0x004C">
				<Member name="reserved" description="Reserved" range="31:21" property="-"/>
				<Member name="Flash_lock_cs" description="CS corresponding to lock end address 2&lt;br&gt;00: CS 0&lt;br&gt;01: CS 1&lt;br&gt;Others: reserved" range="20:19" property="RW"/>
				<Member name="Flash_lock_eaddr2" description="Lock end address 2. The LSB corresponds to flash_row_addr[5]." range="18:0" property="RW"/>
				<Register offset="0x004C"/>
			</RegisterGroup>
			<RegisterGroup name="NFC_LOCK_EA3" description="lock end address 3 configuration register." value="0x00000000" startoffset="0x0050">
				<Member name="reserved" description="Reserved" range="31:21" property="-"/>
				<Member name="Flash_lock_cs" description="CS corresponding to lock end address 3&lt;br&gt;00: CS 0&lt;br&gt;01: CS 1&lt;br&gt;Others: reserved" range="20:19" property="RW"/>
				<Member name="Flash_lock_eaddr3" description="Lock end address 3. The LSB corresponds to flash_row_addr[5]." range="18:0" property="RW"/>
				<Register offset="0x0050"/>
			</RegisterGroup>
			<RegisterGroup name="NFC_EXPCMD" description="an extended page command register." value="0x00000000" startoffset="0x0054">
				<Member name="ex_pcmd3" description="Write command 3 for the flash extended page" range="31:24" property="RW"/>
				<Member name="ex_pcmd2" description="Write command 2 for the flash extended page" range="23:16" property="RW"/>
				<Member name="ex_pcmd1" description="Write command 1 for the flash extended page" range="15:8" property="RW"/>
				<Member name="ex_pcmd0" description="Write command 0 for the flash extended page" range="7:0" property="RW"/>
				<Register offset="0x0054"/>
			</RegisterGroup>
			<RegisterGroup name="NFC_EXBCMD" description="an extended block command register." value="0x00000000" startoffset="0x0058">
				<Member name="reserved" description="Reserved" range="31:16" property="-"/>
				<Member name="ex_bcmd1" description="Write command 1 for the flash extended block" range="15:8" property="RW"/>
				<Member name="ex_bcmd0" description="Write command 0 for the flash extended block" range="7:0" property="RW"/>
				<Register offset="0x0058"/>
			</RegisterGroup>
			<RegisterGroup name="NFC_DMA_CTRL" description="a DMA control register." value="0x00000070" startoffset="0x0060">
				<Member name="reserved" description="Reserved" range="31:13" property="-"/>
				<Member name="dma_rd_oob" description="Whether to read only the OOB or the entire page (data area+OOB) during the DMA read operation&lt;br&gt;0: read the entire page&lt;br&gt;1: read only the OOB" range="12" property="RW"/>
				<Member name="wr_cmd_disable" description="Whether the write command is sent when the DMA write operation is selected&lt;br&gt;0: The NANDC initiates a complete NAND flash write timing.&lt;br&gt;1: The NANDC initiates a write data timing but not a write command timing.&lt;br&gt;This bit is valid only when the NAND flash is written in DMA mode." range="11" property="RW"/>
				<Member name="rsv" description="Reserved" range="10" property="-"/>
				<Member name="dma_nf_cs" description="CS corresponding to the NAND flash that is selected for the DMA operation&lt;br&gt;00: CS 0&lt;br&gt;01: CS 1&lt;br&gt;Others: reserved" range="9:8" property="RW"/>
				<Member name="dma_addr_num" description="Number of addresses&lt;br&gt;0: 5&lt;br&gt;1: 4" range="7" property="RW"/>
				<Member name="burst16_en" description="Burst 16 enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="6" property="RW"/>
				<Member name="burst8_en" description="Burst 8 enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="5" property="RW"/>
				<Member name="burst4_en" description="Burst 4 enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="4" property="RW"/>
				<Member name="reserved" description="Reserved" range="3:2" property="-"/>
				<Member name="dma_wr_en" description="DMA read/write enable&lt;br&gt;0: read&lt;br&gt;1: write" range="1" property="RW"/>
				<Member name="dma_start" description="DMA operation start&lt;br&gt;Writing 1 to this bit starts the DMA operation. The bit retains 1 until the DMA operation is complete. Writing 0 to this bit has no effect.&lt;br&gt;After the DMA operation is started, if 0 is returned when this bit is read, the DMA operation is complete." range="0" property="RW"/>
				<Register offset="0x0060"/>
			</RegisterGroup>
			<RegisterGroup name="NFC_BADDR_D0" description="a base address register for the data transfer area." value="0x00000000" startoffset="0x0064">
				<Member name="base_addr_d0" description="Base address for the DDR data area that stores the data to be read or written" range="31:0" property="RW"/>
				<Register offset="0x0064"/>
			</RegisterGroup>
			<RegisterGroup name="NFC_BADDR_OOB" description="a base address register for the OOB transfer area." value="0x00000000" startoffset="0x0068">
				<Member name="base_addr_oob" description="DDR base address for the OOB area that stores the data to be read" range="31:0" property="RW"/>
				<Register offset="0x0068"/>
			</RegisterGroup>
			<RegisterGroup name="NFC_DMA_LEN" description="a transfer length register." value="0x00000000" startoffset="0x006C">
				<Member name="reserved" description="Reserved" range="31:29" property="RW"/>
				<Member name="len_oob" description="Length of the OOB area when the NAND flash is written in DMA mode (4-byte aligned). This field is valid only in ECC0 mode. In other modes, the OOB length is fixed." range="28:16" property="RW"/>
				<Member name="reserved" description="Reserved" range="15:0" property="RW"/>
				<Register offset="0x006C"/>
			</RegisterGroup>
			<RegisterGroup name="NFC_VERSION" description="a NANDC version register." value="0x00000610" startoffset="0x0074">
				<Member name="reserved" description="Reserved" range="31:12" property="-"/>
				<Member name="version" description="Version number" range="11:0" property="RO"/>
				<Register offset="0x0074"/>
			</RegisterGroup>
			<RegisterGroup name="NFC_SEGMENT_ID" description="a data segment ID register for reading and writing to the NAND flashin DMA mode." value="0x00000000" startoffset="0x0084">
				<Member name="reserved" description="Reserved" range="31:2" property="-"/>
				<Member name="segment_id" description="As the internal buffer stores only 8 KB data at a time, this bit indicates the 8 KB data segment that is being read or written when the flash memory page size is 16 KB or 32 KB.&lt;br&gt;00: The first 8 KB data segment is being read/written.&lt;br&gt;01: The second 8 KB data segment is being read/written.&lt;br&gt;10: The third 8 KB data segment is being read/written.&lt;br&gt;11: The fourth 8 KB data segment is being read/written." range="1:0" property="RW"/>
				<Register offset="0x0084"/>
			</RegisterGroup>
			<RegisterGroup name="NFC_BOOT_SET" description="a boot parameter configuration register." value="0x00000000" startoffset="0x0094">
				<Member name="reserved" description="Reserved" range="31:4" property="-"/>
				<Member name="boot_page0_cfg" description="Boot mode select&lt;br&gt;0: default boot mode&lt;br&gt;1: boot mode without configuring pins&lt;br&gt;The reset value depends on the pin NFC_BOOT_PAGE0_CFG." range="3" property="RW"/>
				<Member name="addr_num" description="Number of addresses sent to the NAND flash by the NANDC during booting.&lt;br&gt;0: 4 address cycles&lt;br&gt;1: 5 address cycles&lt;br&gt;The reset value depends on the NFC_ADDR_NUM pin." range="2" property="RW"/>
				<Member name="block_size" description="Bus width of the NAND flash during booting&lt;br&gt;00: 64 pages&lt;br&gt;01: 128 pages&lt;br&gt;10: 256 pages&lt;br&gt;11: 512 pages&lt;br&gt;The reset value depends on the pin NFC_BLOCK_SIZE." range="1:0" property="RW"/>
				<Register offset="0x0094"/>
			</RegisterGroup>
			<RegisterGroup name="NFC_ERR_NUM0_BUF0" description="NAND flash error bit count register 0 for the first bufferoperation." value="0x00000000" startoffset="0x00A0">
				<Member name="err_num0_buf0" description="Error bit count for the first 4 KB data during the first buffer operation of the NAND flash with the page size of 2 KB, 4 KB, 8 KB, or 16 KB&lt;br&gt;bit[31:24]: number of error bits in the fourth 1 KB data&lt;br&gt;bit[23:16]: number of error bits in the third 1 KB data&lt;br&gt;bit[15:8]: number of error bits in the second 1 KB data&lt;br&gt;bit[7:0]: number of error bits in the first 1 KB data" range="31:0" property="RO"/>
				<Register offset="0x00A0"/>
			</RegisterGroup>
			<RegisterGroup name="NFC_ERR_NUM1_BUF0" description="NAND flash error bit count register 1 for the first bufferoperation." value="0x00000000" startoffset="0x00A4">
				<Member name="err_num1_buf0" description="Error bit count for the last 4 KB data during the first buffer operation of the NAND flash with the page size of 8 KB or 16 KB&lt;br&gt;bit[31:24]: number of error bits in the eighth 1 KB data&lt;br&gt;bit[23:16]: number of error bits in the seventh 1 KB data&lt;br&gt;bit[15:8]: number of error bits in the sixth 1 KB data&lt;br&gt;bit[7:0]: number of error bits in the fifth 1 KB data" range="31:0" property="RO"/>
				<Register offset="0x00A4"/>
			</RegisterGroup>
			<RegisterGroup name="NFC_ERR_NUM0_BUF1" description="NAND flash error bit count register 0 for the second bufferoperation." value="0x00000000" startoffset="0x00A8">
				<Member name="err_num0_buf1" description="Error bit count for the first 4 KB data during the second buffer operation of the NAND flash with the page size of 16 KB&lt;br&gt;bit[31:24]: number of error bits in the fourth 1 KB data&lt;br&gt;bit[23:16]: number of error bits in the third 1 KB data&lt;br&gt;bit[15:8]: number of error bits in the second 1 KB data&lt;br&gt;bit[7:0]: number of error bits in the first 1 KB data" range="31:0" property="RO"/>
				<Register offset="0x00A8"/>
			</RegisterGroup>
			<RegisterGroup name="NFC_ERR_NUM1_BUF1" description="NAND flash error bit count register 1 for the second bufferoperation." value="0x00000000" startoffset="0x00AC">
				<Member name="err_num1_buf1" description="Error bit count for the last 4 KB data during the second buffer operation of the NAND flash with the page size of 16 KB&lt;br&gt;bit[31:24]: number of error bits in the eighth 1 KB data&lt;br&gt;bit[23:16]: number of error bits in the seventh 1 KB data&lt;br&gt;bit[15:8]: number of error bits in the sixth 1 KB data&lt;br&gt;bit[7:0]: number of error bits in the fifth 1 KB data" range="31:0" property="RO"/>
				<Register offset="0x00AC"/>
			</RegisterGroup>
			<RegisterGroup name="NF_RB_MODE" description="a ready_busy mode register of the NAND flash." value="0x00000000" startoffset="0x00B0">
				<Member name="reserved" description="Reserved" range="31:1" property="-"/>
				<Member name="status" description="Ready_busy mode&lt;br&gt;0: normal ready signal&lt;br&gt;1: enhanced clear NAND signal of Micron" range="0" property="RW"/>
				<Register offset="0x00B0"/>
			</RegisterGroup>
			<RegisterGroup name="NFC_BADDR_D1" description="base address register 1 of the data transfer area." value="0x00000000" startoffset="0x00B4">
				<Member name="base_addr_d1" description="Base address 1 of the DDR data area that stores the data to be read or written." range="31:0" property="RW"/>
				<Register offset="0x00B4"/>
			</RegisterGroup>
			<RegisterGroup name="NFC_BADDR_D2" description="base address register 2 of the data transfer area." value="0x00000000" startoffset="0x00B8">
				<Member name="base_addr_d2" description="Base address 2 of the DDR data area that stores the data to be read or written." range="31:0" property="RW"/>
				<Register offset="0x00B8"/>
			</RegisterGroup>
			<RegisterGroup name="NFC_BADDR_D3" description="base address register 3 of the data transfer area." value="0x00000000" startoffset="0x00BC">
				<Member name="base_addr_d3" description="Base address 3 of the DDR data area that stores the data to be read or written." range="31:0" property="RW"/>
				<Register offset="0x00BC"/>
			</RegisterGroup>
			<RegisterGroup name="NFC_BOOT_CFG" description="a boot configuration register of the NAND flash." value="0x00000000" startoffset="0x00C4">
				<Member name="reserved" description="Reserved" range="31:14" property="-"/>
				<Member name="boot_page0_cfg" description="Boot mode select&lt;br&gt;0: default boot mode&lt;br&gt;1: boot mode without configuring pins&lt;br&gt;The reset value depends on the pin NFC_BOOT_PAGE0_CFG." range="13" property="RO"/>
				<Member name="sync_nand_pad" description="Sync boot&lt;br&gt;0: async boot&lt;br&gt;1: sync boot&lt;br&gt;The reset value depends on the pin NFC_SYNC_NAND." range="12" property="RO"/>
				<Member name="bus_width_pad" description="Data line width of the NAND flash&lt;br&gt;0: 8 bits&lt;br&gt;1: reserved&lt;br&gt;The reset value depends on the pin NFC_BUS_WIDE." range="11" property="RO"/>
				<Member name="addr_num_pad" description="Number of addresses&lt;br&gt;0: four addresses&lt;br&gt;1: five addresses&lt;br&gt;The reset value depends on addr_num." range="10" property="RO"/>
				<Member name="block_size_pad" description="Block size of the NAND flash during booting&lt;br&gt;00: 64 pages&lt;br&gt;01: 128 pages&lt;br&gt;10: 256 pages&lt;br&gt;11: 512 pages&lt;br&gt;The reset value depends on the pin NFC_BLOCK_SIZE." range="9:8" property="RO"/>
				<Member name="ecc_type_pad" description="ECC mode&lt;br&gt;0000: non-ECC&lt;br&gt;0001: 8-bit mode&lt;br&gt;0010: 13-bit mode&lt;br&gt;0011: 18-bit mode&lt;br&gt;0100: 24-bit mode&lt;br&gt;0101: 27-bit mode&lt;br&gt;0110: 32-bit mode&lt;br&gt;0111: 41-bit mode&lt;br&gt;1000: 48-bit mode&lt;br&gt;1001: 60-bit mode&lt;br&gt;1010: 72-bit mode&lt;br&gt;1011: 80-bit mode&lt;br&gt;Others: reserved&lt;br&gt;The reset value depends on the pin NFC_ECC_TYPE." range="7:4" property="RO"/>
				<Member name="page_size_pad" description="Page size of the NAND flash&lt;br&gt;000: reserved&lt;br&gt;001: 2 KB&lt;br&gt;010: 4 KB&lt;br&gt;011: 8 KB&lt;br&gt;100: 16 KB&lt;br&gt;101: 32 KB&lt;br&gt;110–111: reserved&lt;br&gt;The reset value depends on the pin NFC_PAGE_SIZE." range="3:1" property="RO"/>
				<Member name="randomizer_pad" description="Randomizer enable when the hardware is started&lt;br&gt;0: disabled&lt;br&gt;1: enabled&lt;br&gt;The reset value depends on the pin NFC_RANDOMIZER." range="0" property="RO"/>
				<Register offset="0x00C4"/>
			</RegisterGroup>
			<RegisterGroup name="NFC_SYNC_TIMING" description="a sync NAND read/write timing parameter register." value="0x03333333" startoffset="0x00D0">
				<Member name="reserved" description="Reserved" range="31:28" property="-"/>
				<Member name="t_cad" description="Delay period before nf_ale and nf_cle of the ONFI 2 component are pulled up&lt;br&gt;0x0–0xF: 1 to 16 clock cycles" range="27:24" property="RW"/>
				<Member name="t_dqz" description="Interval between the time point when the DQS signal is invalid and the time point when the signal is transferred again for the ONFI 2 component&lt;br&gt;0x0–0xF: 1 to 16 clock cycles" range="23:20" property="RW"/>
				<Member name="pre_rdqs" description="Leading time before the toggle read operation nf_re_n&lt;br&gt;0x0–0xF: 1 to 16 clock cycles&lt;br&gt;It must be greater than 40 ns." range="19:16" property="RW"/>
				<Member name="post_rdqs" description="Rear leading time after the toggle read operation nf_re_n. After the ONFI component reads data, the DQS signal is pulled down to the tristate time.&lt;br&gt;0x0–0xF: 1 to 16 clock cycles" range="15:12" property="RW"/>
				<Member name="pre_wdqs" description="Leading time before the write operation nf_dqs&lt;br&gt;0x0–0xF: 1 to 16 clock cycles&lt;br&gt;It must be greater than 40 ns." range="11:8" property="RW"/>
				<Member name="post_wdqs" description="Rear leading time after the read operation nf_dqs&lt;br&gt;0x0–0xF: 1 to 16 clock cycles" range="7:4" property="RW"/>
				<Member name="rw_psth" description="Interval between the time point when the DQS signal is invalid and the time point when the nf_ce_n signal is invalid for the toggle read/write operation&lt;br&gt;0x0–0xF: 1 to 16 clock cycles" range="3:0" property="RW"/>
				<Register offset="0x00D0"/>
			</RegisterGroup>
			<RegisterGroup name="NFC_DLL_CONTROL" description="a DLL module configuration register." value="0x00000004" startoffset="0x00D4">
				<Member name="reserved" description="Reserved" range="31:16" property="-"/>
				<Member name="dll_ssel" description="DLL delay tap. This field is valid when dll_mode is 1." range="15:8" property="RW"/>
				<Member name="dll_tune" description="Scanning configuration before normal working. tune[2:0] are reduced when the configured tune[3] is 1 and are added when the configured tune[3] is 0." range="7:4" property="RW"/>
				<Member name="dll_mode" description="DLL working mode&lt;br&gt;0: normal mode&lt;br&gt;1: direct configuration mode. The delay tap of the slave DLL is configured by using the register." range="3" property="RW"/>
				<Member name="dll_slave_en" description="Whether to enable the slave DDL to follow the change of the master DLL&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="2" property="RW"/>
				<Member name="dll_stop" description="Whether the DLL stops calculating the reference clock cycle&lt;br&gt;1: enabled&lt;br&gt;0: disabled" range="1" property="RW"/>
				<Member name="dll_bypass" description="DLL bypass status, determining whether to shift the phase&lt;br&gt;0: Phase shift is performed.&lt;br&gt;1: bypassed" range="0" property="RW"/>
				<Register offset="0x00D4"/>
			</RegisterGroup>
			<RegisterGroup name="NFC_DLL_STATUS" description="a DLL module status register." value="0x00000000" startoffset="0x00D8">
				<Member name="reserved" description="Reserved" range="31:12" property="-"/>
				<Member name="mdly_tap" description="Master DLL delay tap" range="11:4" property="RO"/>
				<Member name="reserved" description="Reserved" range="3" property="-"/>
				<Member name="dll_lockrd" description="DLL lock indicator&lt;br&gt;0: unlocked&lt;br&gt;0: locked" range="2" property="RO"/>
				<Member name="dll_overflow" description="DLL overflow indicator&lt;br&gt;0: no overflow&lt;br&gt;1: overflow" range="1" property="RO"/>
				<Member name="dll_ready" description="Slave DLL phase shift completion&lt;br&gt;0: not complete&lt;br&gt;1: complete" range="0" property="RO"/>
				<Register offset="0x00D8"/>
			</RegisterGroup>
			<RegisterGroup name="NFC_ERR_NUM0_BUF2" description="NAND flash error bit count register 0 for the third bufferoperation." value="0x00000000" startoffset="0x00DC">
				<Member name="err_num0_buf2" description="Error bit count for the first 4 KB data during the third buffer operation of the NAND flash with the page size of 32 KB&lt;br&gt;bit[31:24]: number of error bits in the fourth 1 KB data&lt;br&gt;bit[23:16]: number of error bits in the third 1 KB data&lt;br&gt;bit[15:8]: number of error bits in the second 1 KB data&lt;br&gt;bit[7:0]: number of error bits in the first 1 KB data" range="31:0" property="RO"/>
				<Register offset="0x00DC"/>
			</RegisterGroup>
			<RegisterGroup name="NFC_ERR_NUM1_BUF2" description="NAND flash error bit count register 1 for the third bufferoperation." value="0x00000000" startoffset="0x00E0">
				<Member name="err_num1_buf2" description="Error bit count for the last 4 KB data during the third buffer operation of the NAND flash with the page size of 32 KB&lt;br&gt;bit[31:24]: number of error bits in the eighth 1 KB data&lt;br&gt;bit[23:16]: number of error bits in the seventh 1 KB data&lt;br&gt;bit[15:8]: number of error bits in the sixth 1 KB data&lt;br&gt;bit[7:0]: number of error bits in the fifth 1 KB data" range="31:0" property="RO"/>
				<Register offset="0x00E0"/>
			</RegisterGroup>
			<RegisterGroup name="NFC_ERR_NUM0_BUF3" description="NAND flash error bit count register 0 for the fourth bufferoperation." value="0x00000000" startoffset="0x00E4">
				<Member name="err_num0_buf3" description="Error bit count for the first 4 KB data during the fourth buffer operation of the NAND flash with the page size of 32 KB&lt;br&gt;bit[31:24]: number of error bits in the fourth 1 KB data&lt;br&gt;bit[23:16]: number of error bits in the third 1 KB data&lt;br&gt;bit[15:8]: number of error bits in the second 1 KB data&lt;br&gt;bit[7:0]: number of error bits in the first 1 KB data" range="31:0" property="RO"/>
				<Register offset="0x00E4"/>
			</RegisterGroup>
			<RegisterGroup name="NFC_ERR_NUM1_BUF3" description="NAND flash error bit count register 1 for the fourth bufferoperation." value="0x00000000" startoffset="0x00E8">
				<Member name="err_num1_buf3" description="Error bit count for the last 4 KB data during the fourth buffer operation of the NAND flash with the page size of 32 KB&lt;br&gt;bit[31:24]: number of error bits in the eighth 1 KB data&lt;br&gt;bit[23:16]: number of error bits in the seventh 1 KB data&lt;br&gt;bit[15:8]: number of error bits in the sixth 1 KB data&lt;br&gt;bit[7:0]: number of error bits in the fifth 1 KB data" range="31:0" property="RO"/>
				<Register offset="0x00E8"/>
			</RegisterGroup>
			<RegisterGroup name="NFC_BADDR_D4" description="base address register 4 of the data transfer area." value="0x00000000" startoffset="0x00EC">
				<Member name="base_addr_d4" description="Base address 4 for the DDR data area that stores the data to be read or written" range="31:0" property="RW"/>
				<Register offset="0x00EC"/>
			</RegisterGroup>
			<RegisterGroup name="NFC_BADDR_D5" description="base address register 5 of the data transfer area." value="0x00000000" startoffset="0x00F0">
				<Member name="base_addr_d5" description="Base address 5 for the DDR data area that stores the data to be read or written" range="31:0" property="RW"/>
				<Register offset="0x00F0"/>
			</RegisterGroup>
			<RegisterGroup name="NFC_BADDR_D6" description="base address register 6 of the data transfer area." value="0x00000000" startoffset="0x00F4">
				<Member name="base_addr_d6" description="Base address 6 for the DDR data area that stores the data to be read or written" range="31:0" property="RW"/>
				<Register offset="0x00F4"/>
			</RegisterGroup>
			<RegisterGroup name="NFC_BADDR_D7" description="base address register 7 of the data transfer area." value="0x00000000" startoffset="0x00F8">
				<Member name="base_addr_d7" description="Base address 7 for the DDR data area that stores the data to be read or written" range="31:0" property="RW"/>
				<Register offset="0x00F8"/>
			</RegisterGroup>
		</ModuleGroup>
	</ModuleList>
	<ModuleList>
		<ModuleGroup name="SFC" i2cSupport="false" deviceId="" i2cPort="">
			<Module baseAddress="0xF9800000"/>
			<RegisterGroup name="GLOBAL_CONFIG" description="a global configuration register." value="0x00000000" startoffset="0x0100">
				<Member name="reserved" description="Reserved" range="31:5" property="RO"/>
				<Member name="reserved" description="Reserved. This bit must be 0." range="4:3" property="RW"/>
				<Member name="flash_addr_mode" description="SPI address mode&lt;br&gt;0: 3-byte address mode (default)&lt;br&gt;1: 4-byte address mode&lt;br&gt;The write operation is invalid when CMD.start is 1." range="2" property="RW"/>
				<Member name="wp_en" description="Hardware write protection enable. The WP pin is forcibly pulled down when this bit is set to 1.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="1" property="RW"/>
				<Member name="mode" description="SPI mode configuration&lt;br&gt;0: mode 0&lt;br&gt;1: mode 3" range="0" property="RW"/>
				<Register offset="0x0100"/>
			</RegisterGroup>
			<RegisterGroup name="TIMING" description="TIMNG is a timing configuration register." value="0x0000660F" startoffset="0x0110">
				<Member name="reserved" description="Reserved" range="31:15" property="RO"/>
				<Member name="tcsh" description="CS hold time&lt;br&gt;000–111: n + 1 clock cycles (n = 0, 1, 2, ..., or 7)" range="14:12" property="RW"/>
				<Member name="reserved" description="Reserved" range="11" property="RW"/>
				<Member name="tcss" description="Set the setup time of the CS.&lt;br&gt;000–111: n + 1 clock cycles (n = 0, 1, 2, ..., or 7)" range="10:8" property="RW"/>
				<Member name="reserved" description="Reserved" range="7:4" property="RO"/>
				<Member name="tshsl" description="CS deselect time. It is equal to the interval between two flash operations.&lt;br&gt;0000–1111: n + 2 clock cycles (n = 0, 1, 2, ..., or 15)" range="3:0" property="RW"/>
				<Register offset="0x0110"/>
			</RegisterGroup>
			<RegisterGroup name="INT_RAW_STATUS" description="a raw interrupt status register." value="0x00000000" startoffset="0x0120">
				<Member name="reserved" description="Reserved" range="31:2" property="RO"/>
				<Member name="dma_done_int_raw_status" description="Raw status of the DMA operation completion interrupt (not masked)&lt;br&gt;0: not complete&lt;br&gt;1: complete" range="1" property="RO"/>
				<Member name="cmd_op_end_raw_status" description="Raw status of the instruction operation completion interrupt (not masked)&lt;br&gt;0: not complete&lt;br&gt;1: complete" range="0" property="RO"/>
				<Register offset="0x0120"/>
			</RegisterGroup>
			<RegisterGroup name="INT_STATUS" description="the masked interrupt status register." value="0x00000000" startoffset="0x0124">
				<Member name="reserved" description="Reserved" range="31:2" property="RO"/>
				<Member name="dma_done_int_status" description="Raw status of the DMA operation completion interrupt (masked)&lt;br&gt;0: not complete&lt;br&gt;1: complete" range="1" property="RO"/>
				<Member name="cmd_op_end_status" description="Status of the instruction operation completion interrupt (masked)&lt;br&gt;0: not complete&lt;br&gt;1: complete" range="0" property="RO"/>
				<Register offset="0x0124"/>
			</RegisterGroup>
			<RegisterGroup name="INT_MASK" description="an interrupt mask register." value="0x00000000" startoffset="0x0128">
				<Member name="reserved" description="Reserved" range="31:2" property="RO"/>
				<Member name="dma_done_int_mask" description="DMA operation completion interrupt mask&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="1" property="RW"/>
				<Member name="cmd_op_end_int_mask" description="Instruction operation completion interrupt mask&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="0" property="RW"/>
				<Register offset="0x0128"/>
			</RegisterGroup>
			<RegisterGroup name="INT_CLEAR" description="an interrupt clear register." value="0x00000000" startoffset="0x012C">
				<Member name="reserved" description="Reserved" range="31:2" property="RO"/>
				<Member name="dma_done_int_clr" description="DMA operation completion interrupt clear. Writing 1 to this bit clears dma_done_status and dma_done_raw_status.&lt;br&gt;0: not cleared&lt;br&gt;1: cleared&lt;br&gt;After a clear operation is complete, this bit returns 0 automatically." range="1" property="WO"/>
				<Member name="cmd_op_end_int_clr" description="Instruction operation completion interrupt clear. Writing 1 to this bit clears cmd_op_end_status and cmd_op_end_raw_status.&lt;br&gt;0: not cleared&lt;br&gt;1: cleared&lt;br&gt;After a clear operation is complete, this bit returns 0 automatically." range="0" property="WO"/>
				<Register offset="0x012C"/>
			</RegisterGroup>
			<RegisterGroup name="BUS_CONFIG1" description="bus operation mode configuration register 1." value="0x80800300" startoffset="0x0200">
				<Member name="rd_enable" description="Bus read control. The value 0 is returned when the bus reads data.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="31" property="RW"/>
				<Member name="wr_enable" description="Bus write control&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="30" property="RW"/>
				<Member name="wr_ins" description="Write instruction" range="29:22" property="RW"/>
				<Member name="wr_dummy_bytes" description="Dummy bytes of the bus write operation&lt;br&gt;000: no dummy bytes&lt;br&gt;001: 1 byte&lt;br&gt;010: 2 bytes&lt;br&gt;...&lt;br&gt;111: 7 bytes" range="21:19" property="RW"/>
				<Member name="wr_mem_if_type" description="Type of the connected SPI flash interface for the bus write operation.&lt;br&gt;000: standard SPI&lt;br&gt;101: dual-I/O SPI&lt;br&gt;010: dual I/O SPI&lt;br&gt;011: full dual I/O SPI&lt;br&gt;100: reserved&lt;br&gt;101: quad-input/dual-output SPI&lt;br&gt;110: quad I/O SPI&lt;br&gt;111: full quad I/O SPI" range="18:16" property="RW"/>
				<Member name="rd_ins" description="Read instruction" range="15:8" property="RW"/>
				<Member name="rd_prefetch_cnt" description="Clock cycle for prefetching data when the flash memory is accessed at a variable data length through the bus&lt;br&gt;00: not prefetched (default)&lt;br&gt;01: Data is prefetched in 1 clock cycle.&lt;br&gt;01: Data is prefetched in 2 clock cycles.&lt;br&gt;11: Data is prefetched in 3 clock cycles." range="7:6" property="RW"/>
				<Member name="rd_dummy_bytes" description="Dummy byte of the bus read operation&lt;br&gt;000: no dummy bytes&lt;br&gt;001: 1 byte&lt;br&gt;010: 2 bytes&lt;br&gt;...&lt;br&gt;111: 7 bytes" range="5:3" property="RW"/>
				<Member name="rd_mem_if_type" description="Type of the connected SPI flash interface for the bus read operation&lt;br&gt;000: standard SPI&lt;br&gt;001: dual input/dual output SPI&lt;br&gt;010: dual-I/O SPI&lt;br&gt;011: full dual I/O SPI&lt;br&gt;100: reserved&lt;br&gt;101: quad input/dual output SPI&lt;br&gt;110: quad I/O SPI&lt;br&gt;111: full quad I/O SPI" range="2:0" property="RW"/>
				<Register offset="0x0200"/>
			</RegisterGroup>
			<RegisterGroup name="BUS_CONFIG2" description="bus configuration register 2." value="0x00000000" startoffset="0x0204">
				<Member name="reserved" description="Reserved" range="31:3" property="RO"/>
				<Member name="reserved" description="Reserved&lt;br&gt;This bit must be 0." range="2:0" property="RW"/>
				<Register offset="0x0204"/>
			</RegisterGroup>
			<RegisterGroup name="BUS_FLASH_SIZE" description="a mapping size register for the bus operation mode." value="0x00000909" startoffset="0x0210">
				<Member name="reserved" description="Reserved" range="31:12" property="RO"/>
				<Member name="flash_size_cs1" description="Capacity of the SPI flash connected to CS 1&lt;br&gt;0000: No SPI flash is connected. &lt;br&gt;0001: 512 Kbits&lt;br&gt;0010: 1 Mbit&lt;br&gt;0011: 2 Mbits&lt;br&gt;0100: 4 Mbits&lt;br&gt;0101: 8 Mbits&lt;br&gt;0110: 16 Mbits&lt;br&gt;0111: 32 Mbits&lt;br&gt;1000: 64 Mbits&lt;br&gt;1001: 128 Mbits (default)&lt;br&gt;1010: 256 Mbits&lt;br&gt;1011: 512 Mbits&lt;br&gt;1100: 1 Gbit&lt;br&gt;1101: 2 Gbits&lt;br&gt;1110: 4 Gbits&lt;br&gt;1111: 8 Gbits" range="11:8" property="RW"/>
				<Member name="reserved" description="Reserved" range="7:0" property="RW"/>
				<Register offset="0x0210"/>
			</RegisterGroup>
			<RegisterGroup name="BUS_BASE_ADDR" description="a bus mapping base address register." value="0xFA000000" startoffset="0x0218">
				<Member name="bus_base_addr_high" description="Base address of the system space to which the SPI flash is mapped" range="31:16" property="RW"/>
				<Member name="reserved" description="Reserved" range="15:0" property="RO"/>
				<Register offset="0x0218"/>
			</RegisterGroup>
			<RegisterGroup name="BUS_ALIAS_ADDR" description="an alias mapping base address register for the bus operation mode." value="0x00000000" startoffset="0x021C">
				<Member name="flash_alias_addr" description="Second base address of the system space to which the SPI flash is mapped" range="31:16" property="RW"/>
				<Member name="reserved" description="Reserved" range="15:0" property="RO"/>
				<Register offset="0x021C"/>
			</RegisterGroup>
			<RegisterGroup name="BUS_DMA_CTRL" description="a DMA operation control register." value="0x00000000" startoffset="0x0240">
				<Member name="reserved" description="Reserved" range="31:5" property="RO"/>
				<Member name="reserved" description="Reserved. This bit is fixed at 1." range="4" property="RW"/>
				<Member name="reserved" description="Reserved" range="3:2" property="RO"/>
				<Member name="rw" description="DMA read/write indicator&lt;br&gt;0: write (write to the flash memory)&lt;br&gt;1: read (read from the flash memory)" range="1" property="RW"/>
				<Member name="start" description="DMA transfer enable control&lt;br&gt;0: No operation is performed or the operation is complete.&lt;br&gt;1: Writing 1 to this bit enables the DMA operation. Reading 1 from this bit indicates the DMA operation is in process.&lt;br&gt;The value 0 is automatically returned after the DMA operation is complete." range="0" property="RW"/>
				<Register offset="0x0240"/>
			</RegisterGroup>
			<RegisterGroup name="BUS_DMA_MEM_SADDR" description="a DDR start address register for DMA operations." value="0x00000000" startoffset="0x0244">
				<Member name="dma_mem_saddr" description="DDR start address for DMA operations&lt;br&gt;It must be 4-byte aligned." range="31:0" property="RW"/>
				<Register offset="0x0244"/>
			</RegisterGroup>
			<RegisterGroup name="BUS_DMA_FLASH_SADDR" description="BUS_DMA_MEM_SADDR is a SPI flash start address register for DMA operations." value="0x00000000" startoffset="0x0248">
				<Member name="dma_flash_saddr" description="SPI flash start address for DMA operations" range="31:0" property="RW"/>
				<Register offset="0x0248"/>
			</RegisterGroup>
			<RegisterGroup name="BUS_DMA_LEN" description="a data transfer length register for DMA operations." value="0x00000000" startoffset="0x024C">
				<Member name="reserved" description="Reserved" range="31:30" property="RW"/>
				<Member name="dma_len" description="Data transfer length for DMA operations" range="29:0" property="RW"/>
				<Register offset="0x024C"/>
			</RegisterGroup>
			<RegisterGroup name="BUS_DMA_AHB_CTRL" description="an AHB burst operation control register for DMA operations." value="0x00000007" startoffset="0x0250">
				<Member name="reserved" description="Reserved" range="31:3" property="RW"/>
				<Member name="incr16_en" description="INC16 burst type enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="2" property="RW"/>
				<Member name="incr8_en" description="INC8 burst type enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="1" property="RW"/>
				<Member name="incr4_en" description="INC4 burst type enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="0" property="RW"/>
				<Register offset="0x0250"/>
			</RegisterGroup>
			<RegisterGroup name="CMD_CONFIG" description="a command operation mode configuration register." value="0x00007E00" startoffset="0x0300">
				<Member name="reserved" description="Reserved" range="31:20" property="RO"/>
				<Member name="mem_if_type" description="Type of the connected SPI flash interface in register command operation mode.&lt;br&gt;000: standard SPI&lt;br&gt;101: dual input/dual output SPI&lt;br&gt;010: dual I/O SPI&lt;br&gt;011: full dual I/O SPI&lt;br&gt;100: reserved&lt;br&gt;101: quad input/dual output SPI&lt;br&gt;110: quad I/O SPI&lt;br&gt;111: Full quad I/O SPI" range="19:17" property="RW"/>
				<Member name="reserved" description="Reserved. This bit must be 0." range="16:15" property="RW"/>
				<Member name="data_cnt" description="The length of the read and written data is N + 1 bytes." range="14:9" property="RW"/>
				<Member name="rw" description="Whether data is read or written in the current operation. data_en must be set to 1.&lt;br&gt;0: write. Data is transmitted.&lt;br&gt;1: read. Data is returned." range="8" property="RW"/>
				<Member name="data_en" description="Whether data is involved in the current operation&lt;br&gt;0: No data is involved.&lt;br&gt;1: Data is involved." range="7" property="RW"/>
				<Member name="dummy_byte_cnt" description="Dummy bytes in register command operation mode&lt;br&gt;000: no dummy bytes&lt;br&gt;001: 1 byte&lt;br&gt;010: 2 bytes&lt;br&gt;...&lt;br&gt;111: 7 bytes" range="6:4" property="RW"/>
				<Member name="addr_en" description="Indicates whether an address is involved in the current operation.&lt;br&gt;0: No address is involved.&lt;br&gt;1: An address is involved." range="3" property="RW"/>
				<Member name="reserved" description="Reserved" range="2" property="RO"/>
				<Member name="reserved" description="This bit is fixed at 1." range="1" property="RW"/>
				<Member name="start" description="Instruction operation start indicator&lt;br&gt;0: The operation is complete.&lt;br&gt;1: The operation starts.&lt;br&gt;After the current operation is complete, the bit returns 0 automatically." range="0" property="RW"/>
				<Register offset="0x0300"/>
			</RegisterGroup>
			<RegisterGroup name="CMD_INS" description="an instruction register for the command operation mode." value="0x00000000" startoffset="0x0308">
				<Member name="reserved" description="Reserved" range="31:8" property="RO"/>
				<Member name="reg_ins" description="Instruction code in the mode in which the SPI flash is accessed by using registers" range="7:0" property="RW"/>
				<Register offset="0x0308"/>
			</RegisterGroup>
			<RegisterGroup name="CMD_ADDR" description="an address register for the command operation mode." value="0x00000000" startoffset="0x030C">
				<Member name="reserved" description="Reserved" range="31:30" property="RO"/>
				<Member name="cmd_addr" description="Operation address in the mode in which the SPI flash is accessed by using registers" range="29:0" property="RW"/>
				<Register offset="0x030C"/>
			</RegisterGroup>
			<RegisterGroup name="CMD_DATABUF_N" description="a buffer register for the command operation mode." value="0x00000000" startoffset="0x0400">
				<Member name="cmd_databuf_n" description="Data buffer N in the mode in which the SPI flash is accessed by using registers&lt;br&gt;The register offset address is 0x400 + 4xN.&lt;br&gt;The variable N ranges from 0 to 15." range="31:0" property="RW"/>
				<Register offset="0x0400"/>
			</RegisterGroup>
		</ModuleGroup>
	</ModuleList>
	<ModuleList>
		<ModuleGroup name="IR" i2cSupport="false" deviceId="" i2cPort="">
			<Module baseAddress="0xF8001000"/>
			<RegisterGroup name="IR_EN" description="an IR RX enable control register.&lt;B&gt;CAUTION&lt;/B&gt;Before configuring other registers, set IR_EN[ir_en] to 1 by using software. Otherwise,configuring other registers has no effect. When IR_EN[ir_en] is 0, other registers are read-only and the read values are their reset values.&lt;/li&gt;&lt;/ul&gt;" value="0x00000000" startoffset="0x000">
				<Member name="reserved" description="Reserved." range="31:1" value="0x00000000" property="-"/>
				<Member name="ir_en" description="IR RX enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="0" value="0x0" property="RW"/>
				<Register offset="0x000"/>
			</RegisterGroup>
			<RegisterGroup name="IR_CFG" description="an IR configuration register.&lt;B&gt;CAUTION&lt;/B&gt;Before setting this register, ensure that IR_BUSY[ir_busy] is set to 0 and IR_EN[ir_en] is setto 1. Otherwise, the original value is retained after setting.The reference clock frequency supported by the IR module ranges from 1 MHz to 128 MHz.The following is mapping between the frequency and the clock divider ir_freq:&lt;/li&gt;&lt;/ul&gt;&lt;ul&gt;&lt;li&gt;When the reference clock frequency is 1 MHz, ir_freq must be set to 0x00.&lt;/li&gt;&lt;li&gt;If the reference clock frequency is 128 MHz, ir_freq must be set to 0x7F.&lt;/li&gt;&lt;li&gt;If the reference clock frequency is 128 MHz, ir_freq must be set to 0x7F.When the frequency of the IR reference clock is not an integer ranging from 1 MHz to 128MHz, the clock divider is selected based on the rounded reference clock frequency. Forexample, if the reference clock frequency is 12.1 MHz, the clock divider is 0x0B; if thereference clock frequency is 12.8 MHz, the clock divider is 0x0C.The following describes the relationship between the frequency offset and the count deviation.If the base frequency is f and the frequency variation is Df, the frequency offset ratio is Df/f. Ifthe count deviation of the counter is Dcnt, and the judge level width is s (in μs), the countdeviation Dcnt is calculated as follows: Dcnt = 0.1 x s x ratio. Therefore, when the clock hasfrequency offset, the valid range of the parameter value needs to be changed. If the frequencyincreases, the corresponding margin range is changed to [min + Dcnt, max + Dcnt]. Wheremin and max indicate the margins without frequency offset. If the frequency decreases, theoffset range is changed to [min ? Dcnt, max ? Dcnt]. Take the margin of the start bit in thelead code as an example. If the base frequency is 100 MHz, and the frequency increases by0.1 MHz, the ratio is 0.001 (0.1/100). If s is 9000 μs, Dcnt is calculated as follows: Dcnt = 0.1x 9000 x 0.001 = 1. In this case, the margin range of ir_leads must be changed to [0x033D,&lt;/li&gt;&lt;/ul&gt;" value="0x3E801F0B" startoffset="0x004">
				<Member name="ir_max_level_width" description="Invalid when IR_CFG[ir_mode] is 0.&lt;br&gt;Maximum level width (in 10 μs) of a symbol when IR_CFG[ir_mode] is 1. This width identifies the end of a symbol stream." range="31:16" value="0x3E80" property="RW"/>
				<Member name="ir_format" description="Data code format when IR_CFG[ir_mode] is 0.&lt;br&gt;00: NEC with simple repeat code&lt;br&gt;01: TC9012 code&lt;br&gt;10: NEC with full repeat code&lt;br&gt;11: SONY code&lt;br&gt;For details about the mapping between code types and code families, see Table 11-6 to Table 11-8.&lt;br&gt;Symbol format when IR_CFG[ir_mode] is 1.&lt;br&gt;bit[15]: reserved&lt;br&gt;The definitions of bit[14] are as follows:&lt;br&gt;0: The symbol is from low to high, and the symbol stream ends at the high level.&lt;br&gt;1: The symbol is from high to low, and the symbol stream ends at the low level." range="15:14" value="0x0" property="RW"/>
				<Member name="ir_bits" description="Number of data bits in a frame when IR_CFG[ir_mode] is 0.&lt;br&gt;0x00–0x2F: correspond to bit 1 to bit 48 in a frame respectively&lt;br&gt;0x30?0x3F: reserved&lt;br&gt;If ir_bits is set to a value ranging from 0x30 to 0x3F by using software, the setting has no effect and the original value is retained.&lt;br&gt;Symbol RX interrupt threshold when IR_CFG[ir_mode] is 1.&lt;br&gt;Bit[13:8]: 0x0–0x3F. 0x0 indicates that an interrupt is reported when there is at least one symbol in the FIFO, 0x3F indicates that an interrupt is reported when there are at least 64 symbols in the FIFO, and so on." range="13:8" value="0x1F" property="RW"/>
				<Member name="ir_mode" description="IR operating mode.&lt;br&gt;0: The decoded complete data frames are output.&lt;br&gt;1: Only the symbol width is output." range="7" value="0x0" property="RW"/>
				<Member name="ir_freq" description="Clock divider of the working clock.&lt;br&gt;0x00–0x7F: correspond to the clock divider 1–128 respectively" range="6:0" value="0x0B" property="RW"/>
				<Register offset="0x004"/>
			</RegisterGroup>
			<RegisterGroup name="IR_LEADS" description="a lead code start bit margin configuration register (valid only whenIR_CFG[ir_mode] is 0).&lt;B&gt;CAUTION&lt;/B&gt;Before setting this register, ensure that IR_BUSY[ir_busy] is set to 0 and IR_EN[ir_en] is setto 1. Otherwise, the original value is retained after setting.The margin must be considered based on the typical value of the specific code type foraccurately determining the start bit of the lead code. For details about the typical values ofspecified code types, see the values of LEAD_S in Table 11-6 to Table 11-8.&lt;/li&gt;&lt;/ul&gt;&lt;ul&gt;&lt;li&gt;For a pulse width whose typical value is greater than or equal to 400 (10 μs precision),the recommended margin is 8% of the typical value. For example, if the typical value ofLEAD_S for D6121 is 900, the value of cnt_leads_min is 0x33C (900 x 92% = 828), andthe value of cnt_leads_max is 0x3CC (900 x 108% = 972).&lt;/li&gt;&lt;li&gt;For a pulse width whose typical value is less than 400 (10 μs precision), therecommended margin is 20% of the typical value. For example, if the typical value ofLEAD_S for SONY-D7C5 is 240, the value of cnt_leads_min is 0xC0 (240 x 80% =192), and the value of cnt_leads_max is 0x120 (240 x 120% = 288).The basic configuration principles are as follows: cnt_leads_max is greater than or equal tocnt_leads_min, and cnt_leads_min is greater than cnt0_b_max and cnt1_b_max.&lt;/li&gt;&lt;/ul&gt;" value="0x033C03CC" startoffset="0x008">
				<Member name="reserved" description="Reserved." range="31:26" value="0x00" property="-"/>
				<Member name="cnt_leads_min" description="Minimum pulse width of the start bit of the lead code.&lt;br&gt;0x000?0x007: reserved" range="25:16" value="0x33C" property="RW"/>
				<Member name="reserved" description="Reserved." range="15:10" value="0x00" property="-"/>
				<Member name="cnt_leads_max" description="Maximum pulse width of the start bit of the lead code.&lt;br&gt;0x000?0x007: reserved" range="9:0" value="0x3CC" property="RW"/>
				<Register offset="0x008"/>
			</RegisterGroup>
			<RegisterGroup name="IR_LEADE" description="a lead code end bit margin configuration register (valid only when&lt;B&gt;CAUTION&lt;/B&gt;&lt;ul&gt;&lt;li&gt;Before setting this register, ensure that IR_BUSY[ir_busy] is set to 0 and IR_EN[ir_en] isset to 1. Otherwise, the original value is retained after setting.&lt;/li&gt;&lt;li&gt;For the NEC with simple repeat codes, the margins of cnt_sleade and cnt_leade cannot beoverlapped. Otherwise, when the actual count value falls within the overlapped range, thesimple lead code cannot be identified. As a result, a frame format error occurs.The margin must be considered based on the typical value of the specific code type foraccurately determining the end bit of the lead code. The margin is about 8% of the typicalvalue. For details about the typical values of specific code types, see the values of LEAD_E in&lt;/li&gt;&lt;/ul&gt;&lt;ul&gt;&lt;li&gt;For the pulse width whose typical value is greater than or equal to 400 (10 μs precision),the recommended margin is 8% of the typical value. For example, if the typical value ofLEAD_E for D6121 is 450, the value of cnt_leade_min is 0x19E (450 x 92% = 414), andthe value of cnt_leade_max is 0x1E6 (450 x 108% = 486).&lt;/li&gt;&lt;li&gt;For a pulse width whose typical value is less than 400 (10 μs precision), therecommended margin is 20% of the typical value. For example, if the typical value ofLEAD_E for SONY-D7C5 is 60, the value of cnt_leade_min is 0x030 (60 x 80% = 48),and the value of cnt_leade_max is 0x048 (60 x 120% = 72).The basic configuration principle is as follows: cnt_leade_max is greater than or equal tocnt_leade_min.cnt_leade_min.&lt;/li&gt;&lt;/ul&gt;" value="0x019E01E6" startoffset="0x00C">
				<Member name="reserved" description="Reserved." range="31:25" value="0x00" property="-"/>
				<Member name="cnt_leade_min" description="Minimum pulse width of the end bit of the lead code.&lt;br&gt;0x000?0x007: reserved" range="24:16" value="0x19E" property="RW"/>
				<Member name="reserved" description="Reserved." range="15:9" value="0x00" property="-"/>
				<Member name="cnt_leade_max" description="Maximum pulse width of the end bit of the lead code.&lt;br&gt;0x000?0x007: reserved" range="8:0" value="0x1E6" property="RW"/>
				<Register offset="0x00C"/>
			</RegisterGroup>
			<RegisterGroup name="IR_SLEADE" description="a simple lead code end bit margin configuration register (valid only when&lt;B&gt;CAUTION&lt;/B&gt;&lt;ul&gt;&lt;li&gt;Before setting this register, ensure that IR_BUSY[ir_busy] is set to 0 and IR_EN[ir_en] isset to 1. Otherwise, the original value is retained after setting.&lt;/li&gt;&lt;li&gt;For the NEC with simple repeat codes, the margins of cnt_sleade and cnt_leade cannot beoverlapped. Otherwise, when the actual count value falls within the overlapped range, thesimple lead code cannot be identified. As a result, a frame format error occurs.&lt;/li&gt;&lt;li&gt;This register needs to be configured only for the NEC with simple repeat code.The margin must be considered based on the typical value of the specific code type foraccurately determining the end bit of the simple lead code.For details about the typical values of specific code types, see the values of SLEAD_E in&lt;/li&gt;&lt;/ul&gt;&lt;ul&gt;&lt;li&gt;For a pulse width whose typical value is greater than or equal to 225 (10 μs precision),the recommended margin is 8% of the typical value. For example, if the typical value ofSLEAD_E for D6121 is 225, the value of cnt_sleade_min is 0xCF (225 x 92% = 207),and the value of cnt_sleade_max is 0xF3 (225 x 108% = 243).&lt;/li&gt;&lt;li&gt;For a pulse width whose typical value is less than 225 (10 μs precision), therecommended margin is 20% of the typical value. For example, if the typical value ofSLEAD_E for a code is 60, the value of cnt_sleade_min is 0x030 (60 x 80% = 48), andthe value of cnt_sleade_max is 0x048 (60 x 120% = 72).&lt;/li&gt;&lt;li&gt;the value of cnt_sleade_max is 0x048 (60 x 120% = 72).The basic configuration principle is as follows: cnt_sleade_max is greater than or equal tocnt_sleade_min.&lt;/li&gt;&lt;/ul&gt;" value="0x00CF00F3" startoffset="0x010">
				<Member name="reserved" description="Reserved." range="31:25" value="0x00" property="-"/>
				<Member name="cnt_sleade_min" description="Minimum pulse width of the end bit of the simple lead code.&lt;br&gt;0x000?0x007: reserved" range="24:16" value="0x0CF" property="RW"/>
				<Member name="reserved" description="Reserved." range="15:9" value="0x00" property="-"/>
				<Member name="cnt_sleade_max" description="Maximum pulse width of the start bit of the simple lead code.&lt;br&gt;0x000?0x007: reserved" range="8:0" value="0x0F3" property="RW"/>
				<Register offset="0x010"/>
			</RegisterGroup>
			<RegisterGroup name="IR_B0" description="a data 0 level judge margin configuration register (valid only when&lt;B&gt;CAUTION&lt;/B&gt;&lt;ul&gt;&lt;li&gt;Before setting this register, ensure that IR_BUSY[ir_busy] is set to 0 and IR_EN[ir_en] isset to 1. Otherwise, the original value is retained after setting.&lt;/li&gt;&lt;li&gt;The margins for determining the levels of bit 0 and bit 1 of the four types of codes cannotbe overlapped. Otherwise, when the actual count value falls within the overlapped range,bit 1 cannot be identified and is regarded as bit 0 by mistake.A margin must be considered based on the typical value of the specific code type to accuratelydetermining bit 0. The margin is about 20% of the typical value.&lt;/li&gt;&lt;/ul&gt;&lt;ul&gt;&lt;li&gt;For details about the typical values of the NEC with simple repeat code, NEC with fullrepeat code, and TC9012 code, see the values of B0_H in Table 11-6 to Table 11-8. Forexample, if the typical value of B0_H for D6121 is 56 (10 μs precision), thecorresponding cnt0_b_min is 0x2D (56 x 80% = 45), and cnt0_b_max is 0x43 (56 x120% = 67).&lt;/li&gt;&lt;li&gt;For details about the typical values of SONY codes, see the values of B0_L in Table 11-6to Table 11-8. For example, if the typical value of B0_L for SONY-D7C5 is 60 (10 μsprecision), cnt0_b_min is 0x30 (60 x 80% = 48), and cnt0_b_max is 0x48 (60 x 120% =72).&lt;/li&gt;&lt;li&gt;72).The basic configuration principle is as follows: cnt0_b_max is greater than or equal tocnt0_b_min.&lt;/li&gt;&lt;/ul&gt;" value="0x002D0043" startoffset="0x014">
				<Member name="reserved" description="Reserved." range="31:25" value="0x00" property="-"/>
				<Member name="cnt0_b_min" description="Minimum pulse width of the level for determining bit 0.&lt;br&gt;0x000?0x007: reserved" range="24:16" value="0x02D" property="RW"/>
				<Member name="reserved" description="Reserved." range="15:9" value="0x00" property="-"/>
				<Member name="cnt0_b_max" description="Maximum pulse width of the level for determining bit0.&lt;br&gt;0x000?0x007: reserved" range="8:0" value="0x043" property="RW"/>
				<Register offset="0x014"/>
			</RegisterGroup>
			<RegisterGroup name="IR_B1" description="a data 1 judge level margin configuration register (valid only when&lt;B&gt;CAUTION&lt;/B&gt;&lt;ul&gt;&lt;li&gt;Before setting this register, ensure that IR_BUSY[ir_busy] is set to 0 and IR_EN[ir_en] isset to 1. Otherwise, the original value is retained after setting.&lt;/li&gt;&lt;li&gt;The margins for determining the levels of bit 0 and bit 1 of the four types of codes cannotbe overlapped. Otherwise, when the actual count value falls within the overlapped range,bit 1 cannot be identified and is regarded as bit 0 by mistake.A margin must be considered based on the typical value of the specific code type foraccurately determining bit 1. The margin is about 20% of the typical value.&lt;/li&gt;&lt;/ul&gt;&lt;ul&gt;&lt;li&gt;For details about the typical values of the NEC with simple repeat code, NEC with fullrepeat code, and TC9012 code, see the values of B1_H in Table 11-6 to Table 11-8. Forexample, if the typical value of B1_H for D6121 is 169 (10 μs precision), cnt1_b_min is0x87 (169 x 80% = 135), and cnt1_b_max is 0xCB (169 x 120% = 203).&lt;/li&gt;&lt;li&gt;For details about the typical values of the SONY codes, see the values of B1_L in Table 11-6μs precision), cnt1_b_min is 0x60 (120 x 80% = 96), and cnt1_b_max is 0x90 (120 x120% = 144).The basic configuration principle is as follows: cnt1_b_max is greater than or equal tocnt1_b_min.cnt1_b_min.&lt;/li&gt;&lt;/ul&gt;" value="0x008700CB" startoffset="0x018">
				<Member name="reserved" description="Reserved." range="31:25" value="0x00" property="-"/>
				<Member name="cnt1_b_min" description="Minimum pulse width of the level for determining bit 1.&lt;br&gt;0x000?0x007: reserved" range="24:16" value="0x087" property="RW"/>
				<Member name="reserved" description="Reserved." range="15:9" value="0x00" property="-"/>
				<Member name="cnt1_b_max" description="Maximum pulse width of the level for determining bit 1.&lt;br&gt;0x000?0x007: reserved" range="8:0" value="0x0CB" property="RW"/>
				<Register offset="0x018"/>
			</RegisterGroup>
			<RegisterGroup name="IR_BUSY" description="a configuration busy flag register." value="0x00000000" startoffset="0x01C">
				<Member name="reserved" description="Reserved." range="31:1" value="0x00000000" property="-"/>
				<Member name="ir_busy" description="Busy status flag.&lt;br&gt;0: idle. Software can configure data.&lt;br&gt;1: busy. Software cannot configure data." range="0" value="0x0" property="RO"/>
				<Register offset="0x01C"/>
			</RegisterGroup>
			<RegisterGroup name="IR_DATAH" description="an upper 16-bit IR RX decoded data register (IR_CFG[ir_mode] = 0) orsymbol FIFO symbol count register (IR_CFG[ir_mode] = 1).The IR_DATAH register receives the upper 16 bits of the decoded data, whereas theIR_DATAL register receives the lower 32 bits of the decoded data. The specific data bitsdepend on the valid data bits in a frame in a specific code format. For details, see the validdata bits in Table 11-6 to Table 11-8.Data is stored in IR_DATAH and then IR_DATAL from MSB to LSB. That is, afterreserved. Software must read IR_DATAH and then IR_DATAL.When IR_CFG[ir_mode] is 1, hardware receives all data bits without regardless of thedefinition of each data bit. Then software processes the data bits." value="0x00000000" startoffset="0x020">
				<Member name="reserved" description="Reserved." range="31:16" value="0x0000" property="-"/>
				<Member name="ir_datah" description="Upper 16 bits of the decoded data received by the IR module when IR_CFG[ir_mode] is 0.&lt;br&gt;Number of symbols in the symbol FIFO when IR_CFG[ir_mode] is 1.&lt;br&gt;bit[15:7]: reserved&lt;br&gt;bit[6:0]: number of symbols in the symbol FIFO" range="15:0" value="0x0000" property="RO"/>
				<Register offset="0x020"/>
			</RegisterGroup>
			<RegisterGroup name="IR_DATAL" description="a lower 32-bit IR RX decoded data register (IR_CFG[ir_mode] = 0) or IRreceived symbol width register (IR_CFG[ir_mode] = 1)." value="0x00000000" startoffset="0x024">
				<Member name="ir_datal" description="Lower 32 bits of the decoded data received by the IR module when IR_CFG[ir_mode] is 0.&lt;br&gt;Width of the symbol received by the IR module when IR_CFG[ir_mode] is 1.&lt;br&gt;The following are the definitions of bit[31:16]:&lt;br&gt;When the symbol is low and then high, these bits indicate the high-level width (measured by 10 μs) of the symbol received by the IR module.&lt;br&gt;When the symbol is high and then low, these bits indicate the low-level width (measured by 10 μs) of the symbol received by the IR module.&lt;br&gt;The following are the definitions of bit[15:0]:&lt;br&gt;When the symbol is low and then high, these bits indicate the low-level width (measured by 10 μs) of the symbol received by the IR module.&lt;br&gt;When the symbol is high and then low, these bits indicate the high-level width (measured by 10 μs) of the symbol received by the IR module." range="31:0" value="0x00000000" property="RO"/>
				<Register offset="0x024"/>
			</RegisterGroup>
			<RegisterGroup name="IR_INT_MASK" description="an IR interrupt mask register.&lt;B&gt;CAUTION&lt;/B&gt;&lt;ul&gt;&lt;li&gt;Before setting this register, ensure that IR_EN[ir_en] is set to 1. Otherwise, the originalvalue is retained after setting.&lt;/li&gt;&lt;li&gt;If all interrupts are masked, the IR wakeup function is unavailable.&lt;/li&gt;&lt;li&gt;When IR_CFG[ir_mode] is 0, IR_INT_MASK bit[3:0] are valid; when IR_CFG[ir_mode]is 1, IR_INT_MASK bit[18:16] are valid.The following describes related interrupts:&lt;/li&gt;&lt;/ul&gt;&lt;ul&gt;&lt;li&gt;RX data overrun interrupt &lt;/li&gt;&lt;/li&gt;If the CPU does not fetch the current frame and the next frame is received, the nextframe overwrites the current frame, and a raw RX data overrun error interrupt is reported.&lt;li&gt;RX data frame format error interrupt &lt;/li&gt;RX data frame format error interrupt &lt;/li&gt;&lt;/li&gt;If the received data frame is incomplete or incorrect data pulse width of the margin range,the reports of the raw receive frame format error interrupt request.&lt;li&gt;RX data frame interrupt &lt;/li&gt;&lt;/li&gt;After a complete frame data is received, a raw RX data frame interrupt is reported.&lt;li&gt;Key release detection interrupt &lt;/li&gt;&lt;/li&gt;For the NEC with simple repeat code and TC9012 code, if the start synchronous code isnot detected again within 160 ms after the previously detected start synchronous code, ora valid data frame but not a simple lead code is detected, a raw key release detectioninterrupt is reported. The key release detection interrupt is not supported for theNEC with full repeat code and the SONY code.&lt;li&gt;RX symbol overrun interrupt &lt;/li&gt;&lt;/li&gt;If the symbol FIFO is full because the CPU does not fetch the data in a timely mannerand the subsequent symbol is received, a raw RX symbol overrun error interrupt isreported.&lt;li&gt;RX symbol interrupt&lt;/li&gt;If a complete symbol is received and the number of symbols in the symbol FIFO isabove the threshold configured in IR_CFG[ir_bits], a raw RX symbol interrupt isreported.&lt;li&gt;Symbol timeout interrupt&lt;/li&gt;If no new symbol interrupt is received during the period configured ininterrupt is reported.Hardware does not identify the interrupt priority. An interrupt is generated if one or moremasked interrupt sources are valid.&lt;/ul&gt;" value="0x00000000" startoffset="0x028">
				<Member name="reserved" description="Reserved." range="31:19" value="0x0000" property="-"/>
				<Member name="intm_overrun" description="Symbol overrun interrupt mask when IR_CFG[ir_mode] is 1.&lt;br&gt;0: not masked&lt;br&gt;1: masked" range="18" value="0x0" property="RW"/>
				<Member name="intm_time_out" description="Symbol timeout interrupt mask when IR_CFG[ir_mode] is 1.&lt;br&gt;0: not masked&lt;br&gt;1: masked" range="17" value="0x0" property="RW"/>
				<Member name="intm_symb_rcv" description="RX n symbols interrupt mask when IR_CFG[ir_mode] is 1.&lt;br&gt;0: not masked&lt;br&gt;1: masked" range="16" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved." range="15:4" value="0x000" property="-"/>
				<Member name="intm_release" description="Key release interrupt mask when IR_CFG[ir_mode] is 0.&lt;br&gt;0: not masked&lt;br&gt;1: masked" range="3" value="0x0" property="RW"/>
				<Member name="intm_overflow" description="RX data overrun interrupt mask when IR_CFG[ir_mode] is 0.&lt;br&gt;0: not masked&lt;br&gt;1: masked" range="2" value="0x0" property="RW"/>
				<Member name="intm_framerr" description="RX data frame format error interrupt mask when IR_CFG[ir_mode] is 0.&lt;br&gt;0: not masked&lt;br&gt;1: masked" range="1" value="0x0" property="RW"/>
				<Member name="intm_rcv" description="RX data frame interrupt mask when IR_CFG[ir_mode] is 0.&lt;br&gt;0: not masked&lt;br&gt;1: masked" range="0" value="0x0" property="RW"/>
				<Register offset="0x028"/>
			</RegisterGroup>
			<RegisterGroup name="IR_INT_STATUS" description="an IR interrupt status register.&lt;B&gt;CAUTION&lt;/B&gt;&lt;ul&gt;&lt;li&gt;When IR_CFG[ir_mode] is 0, IR_INT_STATUS bit[3:0] and IR_INT_STATUS bit[19:16]are valid.&lt;/li&gt;&lt;li&gt;When IR_CFG[ir_mode] is 1, IR_INT_STATUS bit[10:8] and IR_INT_STATUS bit[26:24]are valid.&lt;/li&gt;&lt;/ul&gt;" value="0x00000000" startoffset="0x02C">
				<Member name="reserved" description="Reserved." range="31:27" value="0x00" property="-"/>
				<Member name="intms_overrun" description="Masked symbol overrun interrupt status when IR_CFG[ir_mode] is 1.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;0: An interrupt is generated." range="26" value="0x0" property="RO"/>
				<Member name="intms_time_out" description="Masked symbol timeout interrupt status when IR_CFG[ir_mode] is 1.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;0: An interrupt is generated." range="25" value="0x0" property="RO"/>
				<Member name="intms_symb_rcv" description="Masked RX symbol interrupt status when IR_CFG[ir_mode] is 1.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;0: An interrupt is generated." range="24" value="0x0" property="RO"/>
				<Member name="reserved" description="Reserved." range="23:20" value="0x0" property="-"/>
				<Member name="intms_release" description="Masked key release interrupt status when IR_CFG[ir_mode] is 0.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;0: An interrupt is generated." range="19" value="0x0" property="RO"/>
				<Member name="intms_overflow" description="Masked RX data overrun error interrupt status when IR_CFG[ir_mode] is 0.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;0: An interrupt is generated." range="18" value="0x0" property="RO"/>
				<Member name="intms_framerr" description="Masked RX data frame format error interrupt status when IR_CFG[ir_mode] is 0.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;0: An interrupt is generated." range="17" value="0x0" property="RO"/>
				<Member name="intms_rcv" description="Masked RX data frame interrupt status when IR_CFG[ir_mode] is 0.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;0: An interrupt is generated." range="16" value="0x0" property="RO"/>
				<Member name="reserved" description="Reserved." range="15:11" value="0x00" property="-"/>
				<Member name="intrs_overrun" description="Raw symbol overrun interrupt status when IR_CFG[ir_mode] is 1.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;0: An interrupt is generated." range="10" value="0x0" property="RO"/>
				<Member name="intrs_time_out" description="Raw symbol timeout interrupt status when IR_CFG[ir_mode] is 1.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;0: An interrupt is generated." range="9" value="0x0" property="RO"/>
				<Member name="intrs_symb_rcv" description="Raw RX symbol interrupt status when IR_CFG[ir_mode] is 1.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;0: An interrupt is generated." range="8" value="0x0" property="RO"/>
				<Member name="reserved" description="Reserved." range="7:4" value="0x0" property="-"/>
				<Member name="intrs_release" description="Raw key release interrupt status when IR_CFG[ir_mode] is 0.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;0: An interrupt is generated." range="3" value="0x0" property="RO"/>
				<Member name="intrs_overflow" description="Raw RX data overrun error interrupt status when IR_CFG[ir_mode] is 0.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;0: An interrupt is generated." range="2" value="0x0" property="RO"/>
				<Member name="intrs_framerr" description="Raw RX data frame format error interrupt status when IR_CFG[ir_mode] is 0.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;0: An interrupt is generated." range="1" value="0x0" property="RO"/>
				<Member name="intrs_rcv" description="Raw RX data frame interrupt status when IR_CFG[ir_mode] is 0.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;0: An interrupt is generated." range="0" value="0x0" property="RO"/>
				<Register offset="0x02C"/>
			</RegisterGroup>
			<RegisterGroup name="IR_INT_CLR" description="an IR interrupt clear register.&lt;B&gt;CAUTION&lt;/B&gt;&lt;ul&gt;&lt;li&gt;When IR_CFG[ir_mode] is 0, IR_INT_CLR bit[3:0] are valid.&lt;/li&gt;&lt;li&gt;When IR_CFG[ir_mode] is 1, IR_INT_CLR bit[18:16] are valid.&lt;/li&gt;&lt;/ul&gt;" value="0x00000000" startoffset="0x030">
				<Member name="reserved" description="Reserved." range="31:19" value="0x0000" property="-"/>
				<Member name="intc_overrun" description="When IR_CFG[ir_mode] is 1, this bit indicates whether the symbol overrun interrupt request is cleared.&lt;br&gt;0: no effect&lt;br&gt;1: cleared" range="18" value="0x0" property="WC"/>
				<Member name="intc_time_out" description="When IR_CFG[ir_mode] is 1, this bit indicates whether the symbol timeout interrupt request is cleared.&lt;br&gt;0: no effect&lt;br&gt;1: cleared" range="17" value="0x0" property="WC"/>
				<Member name="intc_symb_rcv" description="When IR_CFG[ir_mode] is 1, this bit indicates whether the RX symbol interrupt request is cleared.&lt;br&gt;0: no effect&lt;br&gt;1: cleared" range="16" value="0x0" property="WC"/>
				<Member name="reserved" description="Reserved." range="15:4" value="0x000" property="-"/>
				<Member name="intc_release" description="When IR_CFG[ir_mode] is 0, this bit indicates whether the key release interrupt request is cleared.&lt;br&gt;0: no effect&lt;br&gt;1: cleared" range="3" value="0x0" property="WC"/>
				<Member name="intc_overflow" description="When IR_CFG[ir_mode] is 0, this bit indicates whether the RX data overrun error interrupt request is cleared.&lt;br&gt;0: no effect&lt;br&gt;1: cleared" range="2" value="0x0" property="WC"/>
				<Member name="intc_framerr" description="When IR_CFG[ir_mode] is 0, this bit indicates whether the RX data frame format error interrupt request is cleared.&lt;br&gt;0: no effect&lt;br&gt;1: cleared" range="1" value="0x0" property="WC"/>
				<Member name="intc_rcv" description="When IR_CFG[ir_mode] is 0, this bit indicates whether the RX data frame interrupt request is cleared.&lt;br&gt;0: no effect&lt;br&gt;1: cleared&lt;br&gt;If an RX data frame interrupt is generated and software writes 1 to the bit without reading data from IR_DATAL, the interrupt request cannot be cleared." range="0" value="0x0" property="WC"/>
				<Register offset="0x030"/>
			</RegisterGroup>
			<RegisterGroup name="IR_START" description="an IR start configuration register.After other registers are configured, the IR module can be started when any value is written tothe corresponding address for IR_START." value="0x00000000" startoffset="0x034">
				<Member name="reserved" description="Reserved." range="31:1" value="0x00000000" property="-"/>
				<Member name="ir_start" description="IR start configuration register." range="0" value="0x0" property="WO"/>
				<Register offset="0x034"/>
			</RegisterGroup>
		</ModuleGroup>
	</ModuleList>
	<ModuleList>
		<ModuleGroup name="LED" i2cSupport="false" deviceId="" i2cPort="">
			<Module baseAddress="0xF8003000"/>
			<RegisterGroup name="LEDControl" description="a 10-bit read/write register. It is used to control LED display, blinking enable,keypad scanning enable, and keypad interrupts.&lt;B&gt;CAUTION&lt;/B&gt;When the LED module works in CT1642 mode, you must disable LED display by settingLEDControl[led_en] to 0. Otherwise, character residual occurs on the LED.LEDControl[led_en] to 0. Otherwise, character residual occurs on the LED.&lt;/li&gt;&lt;/ul&gt;" value="0x00000000" startoffset="0x00">
				<Member name="reserved" description="Reserved." range="31:10" value="0x000000" property="-"/>
				<Member name="led_en" description="LED module enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="9" value="0x0" property="RW"/>
				<Member name="led_dis_en" description="LED display enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="8" value="0x0" property="RW"/>
				<Member name="flash_en4" description="Blinking enable for the fourth LED.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="7" value="0x0" property="RW"/>
				<Member name="flash_en3" description="Blinking enable for the third LED.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="6" value="0x0" property="RW"/>
				<Member name="flash_en2" description="Blinking enable for the second LED.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="5" value="0x0" property="RW"/>
				<Member name="flash_en1" description="Blinking enable for the first LED.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="4" value="0x0" property="RW"/>
				<Member name="key_en" description="Keypad enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="3" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved." range="2" value="0x0" property="-"/>
				<Member name="int_press_mask" description="Key press interrupt mask.&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="1" value="0x0" property="RW"/>
				<Member name="int_release_mask" description="Key release interrupt mask.&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="0" value="0x0" property="RW"/>
				<Register offset="0x00"/>
			</RegisterGroup>
			<RegisterGroup name="LEDConfig" description="a 6-bit read/write register. It is used to set the type of the chip connected to theLED module, CS level when the LED is on, LED type, keypad scanning mode, and level ofthe keypad scanning CS." value="0x00000000" startoffset="0x04">
				<Member name="reserved" description="Reserved." range="31:6" value="0x0000000" property="-"/>
				<Member name="ledc_type" description="Type of the chip connected to the LED module. This bit must be set to 1 because only the CT1642 chip is supported.&lt;br&gt;0: 74HC164&lt;br&gt;1: CT1642" range="5" value="0x0" property="RW"/>
				<Member name="key8x1_cs" description="Level of the 8 x 1 matrix keypad scanning CS.&lt;br&gt;0: low level&lt;br&gt;1: high level" range="4" value="0x0" property="RW"/>
				<Member name="led_num" description="Number of led CSs. The CT1642 chip supports only four LED CSs.&lt;br&gt;0: four LED CSs&lt;br&gt;1: five LED CSs" range="3" value="0x0" property="RW"/>
				<Member name="key_scan_mode" description="Keypad scanning mode. The CT1642 chip supports only the 8 x 1 scanning mode.&lt;br&gt;0: 4 x 2 scanning mode&lt;br&gt;1: 8 x 1 scanning mode" range="2" value="0x0" property="RW"/>
				<Member name="led_ty_cs" description="LED type.&lt;br&gt;0: common-cathode LED&lt;br&gt;1: common-anode LED" range="1" value="0x0" property="RW"/>
				<Member name="led_cs" description="LedCSx level when the LED is on. The level must be selected based on the actual board.&lt;br&gt;0: low level&lt;br&gt;1: high level" range="0" value="0x0" property="RW"/>
				<Register offset="0x04"/>
			</RegisterGroup>
			<RegisterGroup name="LEDKeyInt" description="a 2-bit read/write register. It is used to store the keypad sampling interruptstatus." value="0x00000000" startoffset="0x08">
				<Member name="reserved" description="Reserved." range="31:2" value="0x00000000" property="-"/>
				<Member name="int_press" description="Key press interrupt flag.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;0: An interrupt is generated.&lt;br&gt;Note: When a key release interrupt is generated, writing 1 to Setting this bit to 1 clears this interrupt." range="1" value="0x0" property="RW"/>
				<Member name="int_release" description="Key release interrupt flag.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;0: An interrupt is generated.&lt;br&gt;Note: When a key release interrupt is generated, writing 1 to Setting this bit to 1 clears this interrupt." range="0" value="0x0" property="RW"/>
				<Register offset="0x08"/>
			</RegisterGroup>
			<RegisterGroup name="LEDKeyData" description="an 8-bit read-only register. It is used to store the LED keypad sampling status.In 8 x 1 scanning mode:&lt;ul&gt;&lt;li&gt;For key 0, LedKey0 and CT1642 data signal 0 are valid.&lt;/li&gt;&lt;li&gt;For key 1, LedKey0 and CT1642 data signal 1 are valid.&lt;/li&gt;&lt;li&gt;For key 2, LedKey0 and CT1642 data signal 2 are valid.&lt;/li&gt;&lt;li&gt;For key 3, LedKey0 and CT1642 data signal 3 are valid.&lt;/li&gt;&lt;li&gt;For key 4, LedKey0 and CT1642 data signal 5 are valid.&lt;/li&gt;&lt;li&gt;For key 4, LedKey0 and CT1642 data signal 5 are valid.&lt;/li&gt;&lt;li&gt;For key 5, LedKey0 and CT1642 data signal 5 are valid.&lt;/li&gt;&lt;li&gt;For key 6, LedKey0 and CT1642 data signal 6 are valid.&lt;/li&gt;&lt;/ul&gt;" value="0x00000000" startoffset="0x0C">
				<Member name="reserved" description="Reserved." range="31:8" value="0x000000" property="-"/>
				<Member name="status_key7" description="Status of key 7.&lt;br&gt;0: released&lt;br&gt;1: pressed" range="7" value="0x0" property="RO"/>
				<Member name="status_key6" description="Status of key 6.&lt;br&gt;0: released&lt;br&gt;1: pressed" range="6" value="0x0" property="RO"/>
				<Member name="status_key5" description="Status of key 5.&lt;br&gt;0: released&lt;br&gt;1: pressed" range="5" value="0x0" property="RO"/>
				<Member name="status_key4" description="Status of key 4.&lt;br&gt;0: released&lt;br&gt;1: pressed" range="4" value="0x0" property="RO"/>
				<Member name="status_key3" description="Status of key 3.&lt;br&gt;0: released&lt;br&gt;1: pressed" range="3" value="0x0" property="RO"/>
				<Member name="status_key2" description="Status of key 2.&lt;br&gt;0: released&lt;br&gt;1: pressed" range="2" value="0x0" property="RO"/>
				<Member name="status_key1" description="Status of key 1.&lt;br&gt;0: released&lt;br&gt;1: pressed" range="1" value="0x0" property="RO"/>
				<Member name="status_key0" description="Status of key 0.&lt;br&gt;0: released&lt;br&gt;1: pressed" range="0" value="0x0" property="RO"/>
				<Register offset="0x0C"/>
			</RegisterGroup>
			<RegisterGroup name="LEDClkTim" description="a 4-bit read/write register. It is used to define the frequency of the LED serialsync clock LedClk." value="0x00000000" startoffset="0x10">
				<Member name="reserved" description="Reserved." range="31:4" value="0x0000000" property="-"/>
				<Member name="led_clk_tim" description="Frequency of the LedClk." range="3:0" value="0x0" property="RW"/>
				<Register offset="0x10"/>
			</RegisterGroup>
			<RegisterGroup name="LEDFreTim" description="a 4-bit read/write register. It is used to define the LED refresh frequency andthe keypad scanning frequency in 4 x 2 or 8 x 1 scanning mode." value="0x00000000" startoffset="0x14">
				<Member name="reserved" description="Reserved." range="31:4" value="0x0000000" property="-"/>
				<Member name="led_fre_tim" description="LED refresh frequency." range="3:0" value="0x0" property="RW"/>
				<Register offset="0x14"/>
			</RegisterGroup>
			<RegisterGroup name="LEDFlashTim" description="an 8-bit read/write register. It is used to define the LED blinking frequency." value="0x00000000" startoffset="0x18">
				<Member name="reserved" description="Reserved." range="31:8" value="0x000000" property="-"/>
				<Member name="led_flash_tim" description="LED blink frequency." range="7:0" value="0x00" property="RW"/>
				<Register offset="0x18"/>
			</RegisterGroup>
			<RegisterGroup name="LEDKeyTim" description="a 4-bit read/write register. It is used to define the keypad scanning frequency." value="0x00000000" startoffset="0x1C">
				<Member name="reserved" description="Reserved." range="31:4" value="0x0000000" property="-"/>
				<Member name="led_key_tim" description="Keypad scanning frequency." range="3:0" value="0x0" property="RW"/>
				<Register offset="0x1C"/>
			</RegisterGroup>
			<RegisterGroup name="LEDData1" description="an 8-bit read/write register. It is used to configure the data displayed on the firstLED." value="0x00000000" startoffset="0x20">
				<Member name="reserved" description="Reserved." range="31:8" value="0x000000" property="-"/>
				<Member name="led_data1" description="Data displayed on the first LED." range="7:0" value="0x00" property="RW"/>
				<Register offset="0x20"/>
			</RegisterGroup>
			<RegisterGroup name="LEDData2" description="an 8-bit read/write register. It is used to configure the data displayed on thesecond LED." value="0x00000000" startoffset="0x24">
				<Member name="reserved" description="Reserved." range="31:8" value="0x000000" property="-"/>
				<Member name="led_data2" description="Data displayed on the second LED." range="7:0" value="0x00" property="RW"/>
				<Register offset="0x24"/>
			</RegisterGroup>
			<RegisterGroup name="LEDData3" description="an 8-bit read/write register. It is used to configure the data displayed on the thirdLED." value="0x00000000" startoffset="0x28">
				<Member name="reserved" description="Reserved." range="31:8" value="0x000000" property="-"/>
				<Member name="led_data3" description="Data displayed on the third LED." range="7:0" value="0x00" property="RW"/>
				<Register offset="0x28"/>
			</RegisterGroup>
			<RegisterGroup name="LEDData4" description="an 8-bit read/write register. It is used to configure the data displayed on thefourth LED." value="0x00000000" startoffset="0x2C">
				<Member name="reserved" description="Reserved." range="31:8" value="0x000000" property="-"/>
				<Member name="led_data4" description="Data displayed on the fourth LED." range="7:0" value="0x00" property="RW"/>
				<Register offset="0x2C"/>
			</RegisterGroup>
			<RegisterGroup name="LEDSysTim" description="an LED system time frequency divider register. It is used to configure theglobal frequency divider for the LED clock." value="0x00000000" startoffset="0x34">
				<Member name="reserved" description="Reserved." range="31:4" value="0x0000000" property="-"/>
				<Member name="led_sys_tim" description="LED system time frequency divider." range="3:0" value="0x0" property="RW"/>
				<Register offset="0x34"/>
			</RegisterGroup>
		</ModuleGroup>
	</ModuleList>
	<ModuleList>
		<ModuleGroup name="GPIO" i2cSupport="false" deviceId="" i2cPort="">
			<Module baseAddress="0xF8B20000"/>
			<Module baseAddress="0xF8B21000"/>
			<Module baseAddress="0xF8B22000"/>
			<Module baseAddress="0xF8B23000"/>
			<Module baseAddress="0xF8B24000"/>
			<Module baseAddress="0xF8004000"/>
			<Module baseAddress="0xF8B26000"/>
			<Module baseAddress="0xF8B27000"/>
			<Module baseAddress="0xF8B28000"/>
			<Module baseAddress="0xF8B29000"/>
			<Module baseAddress="0xF8B2A000"/>
			<Module baseAddress="0xF8B2B000"/>
			<Module baseAddress="0xF8B2C000"/>
			<Module baseAddress="0xF8B2D000"/>
			<Module baseAddress="0xF8B2E000"/>
			<Module baseAddress="0xF8B2F000"/>
			<Module baseAddress="0xF8B30000"/>
			<Module baseAddress="0xF8B31000"/>
			<RegisterGroup name="GPIO_DATA" description="a GPIO data register. It is used to buffer the input or output data.When the corresponding bit of GPIO_DIR is configured as output, the values written toGPIO_DATA are sent to the corresponding pin (ensure that the configuration of pinmultiplexing is correct). If the bit is configured as input, the value of the corresponding inputpin is read.&lt;B&gt;CAUTION&lt;/B&gt;&lt;ul&gt;&lt;li&gt;When the corresponding bits of GPIO_DIR are set to inputs, the pin values are returned ifthe read operations are valid. When the corresponding bits are set to outputs, the writtenvalues are returned if the read operations are valid.GPIO_DATA masks the read and write operations on bits by using PADDR[9:2]. The registercorresponds to 256 address spaces. PADDR[9:2] correspond to GPIO_DATA[7:0]respectively. When a PADDR bit is high, the corresponding bit can be read or written; whenthe corresponding bit is low, the read or write operation cannot be performed. See thefollowing instance:&lt;/li&gt;&lt;/ul&gt;&lt;ul&gt;&lt;li&gt;If the address is 0x3FC (0b11_1111_1100), the operations on all the eight bits ofGPIO_DATA[7:0] are valid.&lt;/li&gt;&lt;li&gt;If the address is 0x200 (0b10_0000_0000), the operation on only GPIO_DATA[7] isvalid.&lt;/li&gt;&lt;/ul&gt;" value="0x00" startoffset="0x000" endoffset="0x3FC">
				<Member name="gpio_data" description="GPIO input data when the GPIO is configured as input or GPIO output data when the GPIO is configured as output. Each bit can be separately controlled. This register works with GPIO_DIR." range="7:0" value="0x00" property="RW"/>
				<Register offset="0x0"/>
				<Register offset="0x4"/>
				<Register offset="0x8"/>
				<Register offset="0xc"/>
				<Register offset="0x10"/>
				<Register offset="0x14"/>
				<Register offset="0x18"/>
				<Register offset="0x1c"/>
				<Register offset="0x20"/>
				<Register offset="0x24"/>
				<Register offset="0x28"/>
				<Register offset="0x2c"/>
				<Register offset="0x30"/>
				<Register offset="0x34"/>
				<Register offset="0x38"/>
				<Register offset="0x3c"/>
				<Register offset="0x40"/>
				<Register offset="0x44"/>
				<Register offset="0x48"/>
				<Register offset="0x4c"/>
				<Register offset="0x50"/>
				<Register offset="0x54"/>
				<Register offset="0x58"/>
				<Register offset="0x5c"/>
				<Register offset="0x60"/>
				<Register offset="0x64"/>
				<Register offset="0x68"/>
				<Register offset="0x6c"/>
				<Register offset="0x70"/>
				<Register offset="0x74"/>
				<Register offset="0x78"/>
				<Register offset="0x7c"/>
				<Register offset="0x80"/>
				<Register offset="0x84"/>
				<Register offset="0x88"/>
				<Register offset="0x8c"/>
				<Register offset="0x90"/>
				<Register offset="0x94"/>
				<Register offset="0x98"/>
				<Register offset="0x9c"/>
				<Register offset="0xa0"/>
				<Register offset="0xa4"/>
				<Register offset="0xa8"/>
				<Register offset="0xac"/>
				<Register offset="0xb0"/>
				<Register offset="0xb4"/>
				<Register offset="0xb8"/>
				<Register offset="0xbc"/>
				<Register offset="0xc0"/>
				<Register offset="0xc4"/>
				<Register offset="0xc8"/>
				<Register offset="0xcc"/>
				<Register offset="0xd0"/>
				<Register offset="0xd4"/>
				<Register offset="0xd8"/>
				<Register offset="0xdc"/>
				<Register offset="0xe0"/>
				<Register offset="0xe4"/>
				<Register offset="0xe8"/>
				<Register offset="0xec"/>
				<Register offset="0xf0"/>
				<Register offset="0xf4"/>
				<Register offset="0xf8"/>
				<Register offset="0xfc"/>
				<Register offset="0x100"/>
				<Register offset="0x104"/>
				<Register offset="0x108"/>
				<Register offset="0x10c"/>
				<Register offset="0x110"/>
				<Register offset="0x114"/>
				<Register offset="0x118"/>
				<Register offset="0x11c"/>
				<Register offset="0x120"/>
				<Register offset="0x124"/>
				<Register offset="0x128"/>
				<Register offset="0x12c"/>
				<Register offset="0x130"/>
				<Register offset="0x134"/>
				<Register offset="0x138"/>
				<Register offset="0x13c"/>
				<Register offset="0x140"/>
				<Register offset="0x144"/>
				<Register offset="0x148"/>
				<Register offset="0x14c"/>
				<Register offset="0x150"/>
				<Register offset="0x154"/>
				<Register offset="0x158"/>
				<Register offset="0x15c"/>
				<Register offset="0x160"/>
				<Register offset="0x164"/>
				<Register offset="0x168"/>
				<Register offset="0x16c"/>
				<Register offset="0x170"/>
				<Register offset="0x174"/>
				<Register offset="0x178"/>
				<Register offset="0x17c"/>
				<Register offset="0x180"/>
				<Register offset="0x184"/>
				<Register offset="0x188"/>
				<Register offset="0x18c"/>
				<Register offset="0x190"/>
				<Register offset="0x194"/>
				<Register offset="0x198"/>
				<Register offset="0x19c"/>
				<Register offset="0x1a0"/>
				<Register offset="0x1a4"/>
				<Register offset="0x1a8"/>
				<Register offset="0x1ac"/>
				<Register offset="0x1b0"/>
				<Register offset="0x1b4"/>
				<Register offset="0x1b8"/>
				<Register offset="0x1bc"/>
				<Register offset="0x1c0"/>
				<Register offset="0x1c4"/>
				<Register offset="0x1c8"/>
				<Register offset="0x1cc"/>
				<Register offset="0x1d0"/>
				<Register offset="0x1d4"/>
				<Register offset="0x1d8"/>
				<Register offset="0x1dc"/>
				<Register offset="0x1e0"/>
				<Register offset="0x1e4"/>
				<Register offset="0x1e8"/>
				<Register offset="0x1ec"/>
				<Register offset="0x1f0"/>
				<Register offset="0x1f4"/>
				<Register offset="0x1f8"/>
				<Register offset="0x1fc"/>
				<Register offset="0x200"/>
				<Register offset="0x204"/>
				<Register offset="0x208"/>
				<Register offset="0x20c"/>
				<Register offset="0x210"/>
				<Register offset="0x214"/>
				<Register offset="0x218"/>
				<Register offset="0x21c"/>
				<Register offset="0x220"/>
				<Register offset="0x224"/>
				<Register offset="0x228"/>
				<Register offset="0x22c"/>
				<Register offset="0x230"/>
				<Register offset="0x234"/>
				<Register offset="0x238"/>
				<Register offset="0x23c"/>
				<Register offset="0x240"/>
				<Register offset="0x244"/>
				<Register offset="0x248"/>
				<Register offset="0x24c"/>
				<Register offset="0x250"/>
				<Register offset="0x254"/>
				<Register offset="0x258"/>
				<Register offset="0x25c"/>
				<Register offset="0x260"/>
				<Register offset="0x264"/>
				<Register offset="0x268"/>
				<Register offset="0x26c"/>
				<Register offset="0x270"/>
				<Register offset="0x274"/>
				<Register offset="0x278"/>
				<Register offset="0x27c"/>
				<Register offset="0x280"/>
				<Register offset="0x284"/>
				<Register offset="0x288"/>
				<Register offset="0x28c"/>
				<Register offset="0x290"/>
				<Register offset="0x294"/>
				<Register offset="0x298"/>
				<Register offset="0x29c"/>
				<Register offset="0x2a0"/>
				<Register offset="0x2a4"/>
				<Register offset="0x2a8"/>
				<Register offset="0x2ac"/>
				<Register offset="0x2b0"/>
				<Register offset="0x2b4"/>
				<Register offset="0x2b8"/>
				<Register offset="0x2bc"/>
				<Register offset="0x2c0"/>
				<Register offset="0x2c4"/>
				<Register offset="0x2c8"/>
				<Register offset="0x2cc"/>
				<Register offset="0x2d0"/>
				<Register offset="0x2d4"/>
				<Register offset="0x2d8"/>
				<Register offset="0x2dc"/>
				<Register offset="0x2e0"/>
				<Register offset="0x2e4"/>
				<Register offset="0x2e8"/>
				<Register offset="0x2ec"/>
				<Register offset="0x2f0"/>
				<Register offset="0x2f4"/>
				<Register offset="0x2f8"/>
				<Register offset="0x2fc"/>
				<Register offset="0x300"/>
				<Register offset="0x304"/>
				<Register offset="0x308"/>
				<Register offset="0x30c"/>
				<Register offset="0x310"/>
				<Register offset="0x314"/>
				<Register offset="0x318"/>
				<Register offset="0x31c"/>
				<Register offset="0x320"/>
				<Register offset="0x324"/>
				<Register offset="0x328"/>
				<Register offset="0x32c"/>
				<Register offset="0x330"/>
				<Register offset="0x334"/>
				<Register offset="0x338"/>
				<Register offset="0x33c"/>
				<Register offset="0x340"/>
				<Register offset="0x344"/>
				<Register offset="0x348"/>
				<Register offset="0x34c"/>
				<Register offset="0x350"/>
				<Register offset="0x354"/>
				<Register offset="0x358"/>
				<Register offset="0x35c"/>
				<Register offset="0x360"/>
				<Register offset="0x364"/>
				<Register offset="0x368"/>
				<Register offset="0x36c"/>
				<Register offset="0x370"/>
				<Register offset="0x374"/>
				<Register offset="0x378"/>
				<Register offset="0x37c"/>
				<Register offset="0x380"/>
				<Register offset="0x384"/>
				<Register offset="0x388"/>
				<Register offset="0x38c"/>
				<Register offset="0x390"/>
				<Register offset="0x394"/>
				<Register offset="0x398"/>
				<Register offset="0x39c"/>
				<Register offset="0x3a0"/>
				<Register offset="0x3a4"/>
				<Register offset="0x3a8"/>
				<Register offset="0x3ac"/>
				<Register offset="0x3b0"/>
				<Register offset="0x3b4"/>
				<Register offset="0x3b8"/>
				<Register offset="0x3bc"/>
				<Register offset="0x3c0"/>
				<Register offset="0x3c4"/>
				<Register offset="0x3c8"/>
				<Register offset="0x3cc"/>
				<Register offset="0x3d0"/>
				<Register offset="0x3d4"/>
				<Register offset="0x3d8"/>
				<Register offset="0x3dc"/>
				<Register offset="0x3e0"/>
				<Register offset="0x3e4"/>
				<Register offset="0x3e8"/>
				<Register offset="0x3ec"/>
				<Register offset="0x3f0"/>
				<Register offset="0x3f4"/>
				<Register offset="0x3f8"/>
				<Register offset="0x3fc"/>
			</RegisterGroup>
			<RegisterGroup name="GPIO_DIR" description="a GPIO direction control register. It is used to configure the direction of eachGPIO pin." value="0x00" startoffset="0x400">
				<Member name="gpio_dir" description="GPIO direction control. Bit[7:0] correspond to GPIO_DATA bit[7:0] respectively. Each bit can be separately controlled.&lt;br&gt;0: input&lt;br&gt;1: output" range="7:0" value="0x00" property="RW"/>
				<Register offset="0x400"/>
			</RegisterGroup>
			<RegisterGroup name="GPIO_IS" description="a GPIO interrupt trigger mode register. It is used to configure the interrupt triggermode." value="0x00" startoffset="0x404">
				<Member name="gpio_is" description="GPIO interrupt trigger mode. Bit[7:0] correspond to GPIO_DATA bit[7:0] respectively. Each bit can be separately controlled.&lt;br&gt;0: edge-sensitive mode&lt;br&gt;1: level-sensitive mode" range="7:0" value="0x00" property="RW"/>
				<Register offset="0x404"/>
			</RegisterGroup>
			<RegisterGroup name="GPIO_IBE" description="a GPIO interrupt edge control register. It is used to configure the edge triggermode of each GPIO pin." value="0x00" startoffset="0x408">
				<Member name="gpio_ibe" description="GPIO interrupt edge control. Bit[7:0] correspond to GPIO_DATA bit[7:0] respectively. Each bit can be separately controlled.&lt;br&gt;0: single-edge-sensitive mode. GPIO_IEV controls whether the interrupt is rising-edge-sensitive or falling-edge-sensitive.&lt;br&gt;1: dual-edge-sensitive mode" range="7:0" value="0x00" property="RW"/>
				<Register offset="0x408"/>
			</RegisterGroup>
			<RegisterGroup name="GPIO_IEV" description="a GPIO interrupt event register. It is used to configure the interrupt trigger eventof a GPIO pin." value="0x00" startoffset="0x40C">
				<Member name="gpio_iev" description="GPIO interrupt event. Bit[7:0] correspond to GPIO_DATA bit[7:0] respectively. Each bit can be separately controlled.&lt;br&gt;0: The interrupt is triggered at the falling edge or low level.&lt;br&gt;1: The interrupt is triggered at the rising edge or high level." range="7:0" value="0x00" property="RW"/>
				<Register offset="0x40C"/>
			</RegisterGroup>
			<RegisterGroup name="GPIO_IE" description="a GPIO interrupt mask register. It is used to mask GPIO interrupts." value="0x00" startoffset="0x410">
				<Member name="gpio_ie" description="GPIO interrupt mask. Bit[7:0] corresponds to GPIO_DATA bit[7:0] respectively. Each bit can be separately controlled.&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="7:0" value="0x00" property="RW"/>
				<Register offset="0x410"/>
			</RegisterGroup>
			<RegisterGroup name="GPIO_RIS" description="a GPIO raw interrupt status register. It is used to query the raw interrupt statusof each GPIO pin." value="0x00" startoffset="0x414">
				<Member name="gpio_ris" description="GPIO raw interrupt status. Bit[7:0] corresponds to GPIO_DATA bit[7:0] respectively, indicating the unmasked interrupt status. This status is not under the mask control of the GPIO_IE register.&lt;br&gt;1: An interrupt is generated.&lt;br&gt;0: No interrupt is generated." range="7:0" value="0x00" property="RO"/>
				<Register offset="0x414"/>
			</RegisterGroup>
			<RegisterGroup name="GPIO_MIS" description="a GPIO masked interrupt status register. It is used to query the masked interruptstatus of each GPIO pin." value="0x00" startoffset="0x418">
				<Member name="gpio_mis" description="GPIO masked interrupt status. Bit[7:0] corresponds to GPIO_DATA bit[7:0] respectively, indicating the masked interrupt status. This status is under the mask control of the GPIO_IE register.&lt;br&gt;0: The interrupt is invalid.&lt;br&gt;1: The interrupt is valid." range="7:0" value="0x00" property="RO"/>
				<Register offset="0x418"/>
			</RegisterGroup>
			<RegisterGroup name="GPIO_IC" description="a GPIO interrupt clear register. It is used to clear the GPIO_RIS and GPIO_MISregisters and interrupts generated by GPIO pins." value="0x00" startoffset="0x41C">
				<Member name="gpio_ic" description="GPIO interrupt clear. Bit[7:0] corresponds to GPIO_DATA bit[7:0] respectively. Each bit can be separately controlled.&lt;br&gt;0: no effect&lt;br&gt;1: interrupt cleared" range="7:0" value="0x00" property="WC"/>
				<Register offset="0x41C"/>
			</RegisterGroup>
			<RegisterGroup name="GPIO_RESERVED" description="a reserved GPIO register. It must be configured as required." value="0x00" startoffset="0x420">
				<Member name="reserved" description="This field must be set to 0x00." range="7:0" value="0x00" property="RW"/>
				<Register offset="0x420"/>
			</RegisterGroup>
		</ModuleGroup>
	</ModuleList>
	<ModuleList>
		<ModuleGroup name="I2C" i2cSupport="false" deviceId="" i2cPort="">
			<Module baseAddress="0xF8B10000"/>
			<Module baseAddress="0xF8B11000"/>
			<RegisterGroup name="I2C_CTRL" description="an I2C control register. It is used to enable I2C modules and mask interrupts." value="0x00000000" startoffset="0x00">
				<Member name="reserved" description="Reserved." range="31:9" value="0x000000" property="RO"/>
				<Member name="i2c_en" description="I2C enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="8" value="0x0" property="RW"/>
				<Member name="int_mask" description="Global I2C interrupt mask.&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="7" value="0x0" property="RW"/>
				<Member name="int_start_mask" description="Master start condition TX completion interrupt mask.&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="6" value="0x0" property="RW"/>
				<Member name="int_stop_mask" description="Master stop condition TX completion interrupt mask.&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="5" value="0x0" property="RW"/>
				<Member name="int_tx_mask" description="Master TX interrupt mask.&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="4" value="0x0" property="RW"/>
				<Member name="int_rx_mask" description="Master RX interrupt mask.&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="3" value="0x0" property="RW"/>
				<Member name="int_ack_err_mask" description="Slave ACK error interrupt mask.&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="2" value="0x0" property="RW"/>
				<Member name="int_arb_loss_mask" description="Bus arbitration failure interrupt mask.&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="1" value="0x0" property="RW"/>
				<Member name="int_done_mask" description="Bus transfer completion interrupt mask.&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="0" value="0x0" property="RW"/>
				<Register offset="0x00"/>
			</RegisterGroup>
			<RegisterGroup name="I2C_COM" description="an I2C command register. It is used to configure the commands for controllingthe operations on I2C module.&lt;B&gt;CAUTION&lt;/B&gt;During or before system initialization, the corresponding interrupts must be cleared.I2C_COM bit[3:0] are automatically cleared after operations.&lt;/li&gt;&lt;/ul&gt;" value="0x00000000" startoffset="0x04">
				<Member name="reserved" description="Reserved." range="31:5" value="0x0000000" property="-"/>
				<Member name="op_ack" description="Whether the master sends an ACK as a receiver.&lt;br&gt;0: yes&lt;br&gt;1: no" range="4" value="0x0" property="RW"/>
				<Member name="op_start" description="Start condition operation.&lt;br&gt;0: complete&lt;br&gt;1: valid" range="3" value="0x0" property="RW"/>
				<Member name="op_rd" description="Read operation.&lt;br&gt;0: complete&lt;br&gt;1: valid" range="2" value="0x0" property="RW"/>
				<Member name="op_we" description="Write operation.&lt;br&gt;0: complete&lt;br&gt;1: valid" range="1" value="0x0" property="RW"/>
				<Member name="op_stop" description="Stop condition operation.&lt;br&gt;0: complete&lt;br&gt;1: valid" range="0" value="0x0" property="RW"/>
				<Register offset="0x04"/>
			</RegisterGroup>
			<RegisterGroup name="I2C_ICR" description="an I2C interrupt clear register.&lt;B&gt;CAUTION&lt;/B&gt;When a new interrupt is generated, the I2C module automatically clears the corresponding bitsof I2C_ICR.&lt;/li&gt;&lt;/ul&gt;" value="0x00000000" startoffset="0x08">
				<Member name="reserved" description="Reserved." range="31:7" value="0x0000000" property="-"/>
				<Member name="clr_int_start" description="Master start condition TX completion interrupt flag clear.&lt;br&gt;0: not cleared&lt;br&gt;1: cleared" range="6" value="0x0" property="WC"/>
				<Member name="clr_int_stop" description="Master stop condition TX completion interrupt flag clear.&lt;br&gt;0: not cleared&lt;br&gt;1: cleared" range="5" value="0x0" property="WC"/>
				<Member name="clr_int_tx" description="Master TX interrupt flag clear.&lt;br&gt;0: not cleared&lt;br&gt;1: cleared" range="4" value="0x0" property="WC"/>
				<Member name="clr_int_rx" description="Master RX interrupt flag clear.&lt;br&gt;0: not cleared&lt;br&gt;1: cleared" range="3" value="0x0" property="WC"/>
				<Member name="clr_int_ack_err" description="Slave ACK error interrupt flag clear.&lt;br&gt;0: not cleared&lt;br&gt;1: cleared" range="2" value="0x0" property="WC"/>
				<Member name="clr_int_arb_loss" description="Bus arbitration failure interrupt flag clear.&lt;br&gt;0: not cleared&lt;br&gt;1: cleared" range="1" value="0x0" property="WC"/>
				<Member name="clr_int_done" description="Bus transfer completion interrupt flag clear.&lt;br&gt;0: not cleared&lt;br&gt;1: cleared" range="0" value="0x0" property="WC"/>
				<Register offset="0x08"/>
			</RegisterGroup>
			<RegisterGroup name="I2C_SR" description="an I2C module status register. It is used to read the operating status of the I2Cmodule.&lt;B&gt;CAUTION&lt;/B&gt;I2C_SR bit[1] indicates the I2C bus arbitration failure. When I2C_SR bit[1] is valid, thecurrent operation fails. Before clearing I2C_SR bit[1], you must clear other interrupts, clearI2C_COM or write a new operation command to I2C_COM, and then clear I2C_SR bit[1].&lt;/li&gt;&lt;/ul&gt;" value="0x00000000" startoffset="0x0C">
				<Member name="reserved" description="Reserved." range="31:8" value="0x000000" property="-"/>
				<Member name="bus_busy" description="Bus busy flag.&lt;br&gt;0: Idle.&lt;br&gt;1: Busy." range="7" value="0x0" property="RO"/>
				<Member name="int_start" description="Master start condition TX completion interrupt flag.&lt;br&gt;0: No interrupt flag is generated.&lt;br&gt;1: An interrupt flag is generated." range="6" value="0x0" property="RO"/>
				<Member name="int_stop" description="Master stop condition TX completion interrupt flag.&lt;br&gt;0: No interrupt flag is generated.&lt;br&gt;1: An interrupt flag is generated." range="5" value="0x0" property="RO"/>
				<Member name="int_tx" description="Master TX interrupt flag.&lt;br&gt;0: No interrupt flag is generated.&lt;br&gt;1: An interrupt flag is generated." range="4" value="0x0" property="RO"/>
				<Member name="int_rx" description="Master RX interrupt flag.&lt;br&gt;0: No interrupt flag is generated.&lt;br&gt;1: An interrupt flag is generated." range="3" value="0x0" property="RO"/>
				<Member name="int_ack_err" description="Slave ACK error interrupt flag.&lt;br&gt;0: No interrupt flag is generated.&lt;br&gt;1: An interrupt flag is generated." range="2" value="0x0" property="RO"/>
				<Member name="int_arb_loss" description="Bus arbitration failure interrupt flag.&lt;br&gt;0: No interrupt flag is generated.&lt;br&gt;1: An interrupt flag is generated." range="1" value="0x0" property="RO"/>
				<Member name="int_done" description="Bus transfer completion interrupt flag.&lt;br&gt;0: No interrupt flag is generated.&lt;br&gt;1: An interrupt flag is generated." range="0" value="0x0" property="RO"/>
				<Register offset="0x0C"/>
			</RegisterGroup>
			<RegisterGroup name="I2C_SCL_H" description="an I2C SCL high-level cycle number register. It is used to configure thenumber of SCL high-level cycles when the I2C module is working.&lt;B&gt;CAUTION&lt;/B&gt;During or before system initialization, you must set I2C_CTRL bit[7] to 0.&lt;/li&gt;&lt;/ul&gt;" value="0x00000000" startoffset="0X10">
				<Member name="reserved" description="Reserved." range="31:16" value="0x0000" property="-"/>
				<Member name="scl_h" description="Number of SCL high-level cycles, which is the configured value multiplied by 2." range="15:0" value="0x0000" property="RW"/>
				<Register offset="0x10"/>
			</RegisterGroup>
			<RegisterGroup name="I2C_SCL_L" description="an I2C SCL low-level cycle number register. It is used to configure the numberof SCL low-level cycles when the I2C module is working.&lt;B&gt;CAUTION&lt;/B&gt;During or before system initialization, you must set I2C_CTRL bit[7] to 0.&lt;/li&gt;&lt;/ul&gt;" value="0x00000000" startoffset="0x14">
				<Member name="reserved" description="Reserved." range="31:16" value="0x0000" property="-"/>
				<Member name="scl_l" description="Number of SCL low-level cycles, which is the configured value multiplied by 2." range="15:0" value="0x0000" property="RW"/>
				<Register offset="0x14"/>
			</RegisterGroup>
			<RegisterGroup name="I2C_TXR" description="an I2C transmit data register. It is used to configure TX data when the I2C moduleis working.&lt;B&gt;CAUTION&lt;/B&gt;After data transmission is complete, the I2C module does not modify I2C_TXR.&lt;/li&gt;&lt;/ul&gt;" value="0x00000000" startoffset="0x18">
				<Member name="reserved" description="Reserved." range="31:8" value="0x000000" property="-"/>
				<Member name="i2c_txr" description="Data to be transmitted from the master." range="7:0" value="0x00" property="RW"/>
				<Register offset="0x18"/>
			</RegisterGroup>
			<RegisterGroup name="I2C_RXR" description="an I2C receive data register. It is used to enable the master to receive data from aslave.&lt;B&gt;CAUTION&lt;/B&gt;I2C_RXR data is valid when I2C_SR bit[3] is 1. I2C_RXR data is retained until the next readoperation starts.&lt;/li&gt;&lt;/ul&gt;" value="0x00000000" startoffset="0x1C">
				<Member name="reserved" description="Reserved." range="31:8" value="0x000000" property="-"/>
				<Member name="i2c_rxr" description="Data to be received by the master." range="7:0" value="0x00" property="RO"/>
				<Register offset="0x1C"/>
			</RegisterGroup>
		</ModuleGroup>
	</ModuleList>
	<ModuleList>
		<ModuleGroup name="PWM" i2cSupport="false" deviceId="" i2cPort="">
			<Module baseAddress="0xF8B01000"/>
			<RegisterGroup name="PWM0_CFG" description="PWM 0 configuration register." value="0x00C7018F" startoffset="0x0000">
				<Member name="pwm0_duty" description="Number of high level beats (n + 1) for PWM 0. If the field value is greater than or equal to the number of cycles, the output level is always high." range="31:16" value="0x00C7" property="RW"/>
				<Member name="pwm0_period" description="PWM 0 cycle (n + 1)." range="15:0" value="0x018F" property="RW"/>
				<Register offset="0x0000"/>
			</RegisterGroup>
			<RegisterGroup name="PWM0_CTRL" description="PWM 0 control register." value="0x00000000" startoffset="0x0004">
				<Member name="reserved" description="Reserved." range="31:3" value="0x00000000" property="RW"/>
				<Member name="pwm0_mode" description="Enable for automatically loading the value of the CFG register.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="2" value="0x0" property="RW"/>
				<Member name="pwm0_inv" description="Output control.&lt;br&gt;0: normal output&lt;br&gt;1: reversed output" range="1" value="0x0" property="RW"/>
				<Member name="pwm0_enable" description="PWM 0 enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="0" value="0x0" property="RW"/>
				<Register offset="0x0004"/>
			</RegisterGroup>
			<RegisterGroup name="PWM0_STATE" description="PWM 0 status register." value="0x00C7018F" startoffset="0x0008">
				<Member name="pwm0_duty_st" description="Number of high level beats (n + 1) for the internal module of PWM 0." range="31:16" value="0x00C7" property="RO"/>
				<Member name="pwm0_period_st" description="Number of count cycles (n + 1) for the internal module of PWM 0." range="15:0" value="0x018F" property="RO"/>
				<Register offset="0x0008"/>
			</RegisterGroup>
			<RegisterGroup name="PWM1_CFG" description="PWM 1 configuration register." value="0x00C7018F" startoffset="0x0010">
				<Member name="pwm1_duty" description="Number of high level beats (n + 1) for PWM 1. If the field value is greater than or equal to the number of cycles, the output level is always high." range="31:16" value="0x00C7" property="RW"/>
				<Member name="pwm1_period" description="PWM 1 cycle (n + 1)." range="15:0" value="0x018F" property="RW"/>
				<Register offset="0x0010"/>
			</RegisterGroup>
			<RegisterGroup name="PWM1_CTRL" description="PWM 1 control register." value="0x00000000" startoffset="0x0014">
				<Member name="reserved" description="Reserved." range="31:3" value="0x00000000" property="RW"/>
				<Member name="pwm1_mode" description="Enable for automatically loading the value of the CFG register.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="2" value="0x0" property="RW"/>
				<Member name="pwm1_inv" description="Output control.&lt;br&gt;0: normal output&lt;br&gt;1: reversed output" range="1" value="0x0" property="RW"/>
				<Member name="pwm1_enable" description="PWM 1 enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="0" value="0x0" property="RW"/>
				<Register offset="0x0014"/>
			</RegisterGroup>
			<RegisterGroup name="PWM1_STATE" description="PWM 1 status register." value="0x00C7018F" startoffset="0x0018">
				<Member name="pwm1_duty_st" description="Number of high level beats (n + 1) for the internal module of PWM 1." range="31:16" value="0x00C7" property="RO"/>
				<Member name="pwm1_period_st" description="Number of count cycles (n + 1) for the internal module of PWM 1." range="15:0" value="0x018F" property="RO"/>
				<Register offset="0x0018"/>
			</RegisterGroup>
			<RegisterGroup name="PWM2_CFG" description="PWM 2 configuration register." value="0x00C7018F" startoffset="0x0020">
				<Member name="pwm2_duty" description="Number of high level beats (n + 1) for PWM 2. If the field value is greater than or equal to the number of cycles, the output level is always high." range="31:16" value="0x00C7" property="RW"/>
				<Member name="pwm2_period" description="PWM 2 cycle (n + 1)." range="15:0" value="0x018F" property="RW"/>
				<Register offset="0x0020"/>
			</RegisterGroup>
			<RegisterGroup name="PWM2_CTRL" description="PWM 2 control register." value="0x00000000" startoffset="0x0024">
				<Member name="reserved" description="Reserved." range="31:3" value="0x00000000" property="RW"/>
				<Member name="pwm2_mode" description="Enable for automatically loading the value of the CFG register.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="2" value="0x0" property="RW"/>
				<Member name="pwm2_inv" description="Output control.&lt;br&gt;0: normal output&lt;br&gt;1: reversed output" range="1" value="0x0" property="RW"/>
				<Member name="pwm2_enable" description="PWM 2 enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="0" value="0x0" property="RW"/>
				<Register offset="0x0024"/>
			</RegisterGroup>
			<RegisterGroup name="PWM2_STATE" description="PWM 2 status register." value="0x00C7018F" startoffset="0x0028">
				<Member name="pwm2_duty_st" description="Number of high level beats (n + 1) for the internal module of PWM 2." range="31:16" value="0x00C7" property="RO"/>
				<Member name="pwm2_period_st" description="Number of count cycles (n + 1) for the internal module of PWM 2." range="15:0" value="0x018F" property="RO"/>
				<Register offset="0x0028"/>
			</RegisterGroup>
		</ModuleGroup>
	</ModuleList>
	<ModuleList>
		<ModuleGroup name="SATA" i2cSupport="false" deviceId="" i2cPort="">
			<Module baseAddress="0xF9900000"/>
			<RegisterGroup name="SATA_GHC_CAP1" description="feature support register 1." value="0x6F377FA3" startoffset="0x0000">
				<Member name="s64a" description="Fixed at 0, indicating that the 64-bit data structure cannot be accessed." range="31" value="0x0" property="RO"/>
				<Member name="sncq" description="Fixed at 1, indicating that NCQ is supported." range="30" value="0x1" property="RO"/>
				<Member name="ssntf" description="Fixed at 1, indicating that the port SNTF register is supported." range="29" value="0x1" property="RO"/>
				<Member name="smps" description="Fixed at 0, indicating that mechanical hot-plugging is not supported." range="28" value="0x0" property="RO"/>
				<Member name="sss" description="Fixed at 1, indicating that staggered spin-up is supported." range="27" value="0x1" property="RO"/>
				<Member name="salp" description="Fixed at 1, indicating that power supply management is supported." range="26" value="0x1" property="RO"/>
				<Member name="sal" description="Fixed at 1, indicating that the LED pin is supported." range="25" value="0x1" property="RO"/>
				<Member name="sclo" description="Fixed at 1, indicating that command list can be overwritten." range="24" value="0x1" property="RO"/>
				<Member name="iss" description="Fixed at 0x3, indicating that the maximum rate is 6 Gbit/s." range="23:20" value="0x3" property="RO"/>
				<Member name="reserved" description="Reserved." range="19" value="0x0" property="RO"/>
				<Member name="sam" description="Fixed at 1, indicating that only the AHCI mode is supported." range="18" value="0x1" property="RO"/>
				<Member name="spm" description="Fixed at 1, indicating that the PM is supported." range="17" value="0x1" property="RO"/>
				<Member name="fbss" description="Fixed at 1, indicating that FIS-based switching is not supported." range="16" value="0x1" property="RO"/>
				<Member name="pmd" description="Fixed at 0, indicating that multiple DRQ blocks cannot be transferred in PIO mode." range="15" value="0x0" property="RO"/>
				<Member name="ssc" description="Fixed at 1, indicating that the transition to the slumber state is supported." range="14" value="0x1" property="RO"/>
				<Member name="psc" description="Fixed at 1, indicating that the transition to the partial state is supported." range="13" value="0x1" property="RO"/>
				<Member name="ncs" description="Fixed at 0x1F, indicating that 32 command slots are supported." range="12:8" value="0x1F" property="RO"/>
				<Member name="cccs" description="Fixed at 1, indicating that the CCC function is supported." range="7" value="0x1" property="RO"/>
				<Member name="ems" description="Fixed at 0, indicating that enclose management is not supported." range="6" value="0x0" property="RO"/>
				<Member name="sxs" description="Fixed at 1, indicating that the eSATA is supported." range="5" value="0x1" property="RO"/>
				<Member name="np" description="Fixed at 0x03, indicating that a maximum of four ports are supported." range="4:0" value="0x03" property="RO"/>
				<Register offset="0x0000"/>
			</RegisterGroup>
			<RegisterGroup name="SATA_GHC_GHC" description="a global control register." value="0x80000000" startoffset="0x0004">
				<Member name="ahci_en" description="Fixed at 1, indicating that software can interact with the controller by using only the AHCI mechanism." range="31" value="0x1" property="RO"/>
				<Member name="reserved" description="Reserved." range="30:2" value="0x00000000" property="RO"/>
				<Member name="int_enable" description="Controller interrupt enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="1" value="0x0" property="RW"/>
				<Member name="hba_rst" description="Soft reset control for the controller.&lt;br&gt;0: not reset&lt;br&gt;1: reset&lt;br&gt;Writing 1 resets the controller and this bit is cleared after reset; writing 0 has no effect. In addition, reset has no effect on the registers SATA_GHC_BOHC, SATA_PORT_FB, and SATA_PORT_CLB." range="0" value="0x0" property="RW"/>
				<Register offset="0x0004"/>
			</RegisterGroup>
			<RegisterGroup name="SATA_GHC_IS" description="an interrupt status register." value="0x00000000" startoffset="0x0008">
				<Member name="ips_ccc" description="CCC interrupt status.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="31" value="0x0" property="WC"/>
				<Member name="reserved" description="Reserved." range="30:4" value="0x0000000" property="RO"/>
				<Member name="ips_port3" description="Interrupt status of port 3.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="3" value="0x0" property="WC"/>
				<Member name="ips_port2" description="Interrupt status of port 2.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="2" value="0x0" property="WC"/>
				<Member name="ips_port1" description="Interrupt status of port 1.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="1" value="0x0" property="WC"/>
				<Member name="ips_port0" description="Interrupt status of port 0.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="0" value="0x0" property="WC"/>
				<Register offset="0x0008"/>
			</RegisterGroup>
			<RegisterGroup name="SATA_GHC_PI" description="a port implementation register." value="0x0000000F" startoffset="0x000C">
				<Member name="reserved" description="Reserved." range="31:4" value="0x0000000" property="RO"/>
				<Member name="port_imp" description="Port validity indicator. If the value is 0xF, four ports (ports 0?3) are valid. Bits 3?0 correspond to ports 3?0 respectively.&lt;br&gt;0: The ports are invalid.&lt;br&gt;1: The ports are valid." range="3:0" value="0xF" property="RO"/>
				<Register offset="0x000C"/>
			</RegisterGroup>
			<RegisterGroup name="SATA_GHC_VS" description="an AHCI version identifier register." value="0x00000000" startoffset="0x0010">
				<Member name="achi_vs" description="AHCI V1.3 is supported." range="31:0" value="0x00000000" property="RO"/>
				<Register offset="0x0010"/>
			</RegisterGroup>
			<RegisterGroup name="SATA_GHC_CCC_CTL" description="a CCC control register." value="0x000101F8" startoffset="0x0014">
				<Member name="ccc_tv" description="CCC timeout parameter (in ms).&lt;br&gt;When the CCC function is enabled, the timeout counter loads this parameter value. If a command is executed on a port involved in CCC counting, the counter decreases by 1 every 1 ms until a CCC interrupt is generated when the counter reaches 0. Then the counter reloads the parameter value for the next counting.&lt;br&gt;Note that this field cannot be set to 0." range="31:16" value="0x0001" property="RW"/>
				<Member name="ccc_cc" description="CCC command completion upper threshold.&lt;br&gt;When the CCC function is enabled, the counter is cleared after commands are executed. The counter starts to count the number of completed commands on the ports involved in CCC counting. If the count value is greater than or equal to the parameter value, a CCC interrupt is generated. Then the counter is cleared again for the next counting.&lt;br&gt;If value 0 is written to this field, the command completion interrupt is disabled, and the CCC interrupt is generated only when timeout occurs." range="15:8" value="0x01" property="RW"/>
				<Member name="ccc_int" description="CCC interrupt vector ID. If the value is 0x1F (31), SATA_GHC_IS bit[31] indicates the CCC interrupt status." range="7:3" value="0x1F" property="RO"/>
				<Member name="reserved" description="Reserved." range="2:1" value="0x0" property="RO"/>
				<Member name="ccc_en" description="CCC function enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled&lt;br&gt;When the CCC function is enabled, the values of ccc_tv and ccc_cc cannot be changed." range="0" value="0x0" property="RW"/>
				<Register offset="0x0014"/>
			</RegisterGroup>
			<RegisterGroup name="SATA_GHC_CCC_PORTS" description="the CCC port enable register." value="0x00000000" startoffset="0x0018">
				<Member name="reserved" description="Reserved." range="31:4" value="0x0000000" property="RO"/>
				<Member name="ccc_prt" description="Ports involved in CCC counting. Bits 3?0 correspond to ports 3?0 respectively. If the related bit is 1, the port is involved in CCC counting. If the related bit is 0, the port is not involved in CCC counting.&lt;br&gt;The value of this register can be changed at any time and the changed value takes effect immediately." range="3:0" value="0x0" property="RW"/>
				<Register offset="0x0018"/>
			</RegisterGroup>
			<RegisterGroup name="SATA_GHC_CAP2" description="feature support register 2." value="0x00000001" startoffset="0x0024">
				<Member name="reserved" description="Reserved." range="31:1" value="0x00000000" property="RO"/>
				<Member name="cap_boh" description="Fixed at 1, indicating that BIOS/OS handoff control is supported." range="0" value="0x1" property="RO"/>
				<Register offset="0x0024"/>
			</RegisterGroup>
			<RegisterGroup name="SATA_GHC_BOHC" description="a BIOS/OS handoff control register." value="0x00000000" startoffset="0x0028">
				<Member name="reserved" description="Reserved." range="31:5" value="0x0000000" property="RO"/>
				<Member name="bohc_bb" description="BIOS status indicator.&lt;br&gt;0: The BIOS is not busy.&lt;br&gt;1: The BIOS is busy in performing certain operations and is ready to hand the control rights off to the OS." range="4" value="0x0" property="RW"/>
				<Member name="bohc_ooc" description="When the value of bohc_oos is changed from 0 to 1, this bit is fixed at 1. Writing 1 clears this bit and writing 0 has no effect." range="3" value="0x0" property="WC"/>
				<Member name="bohc_sooe" description="Message interrupt enable.&lt;br&gt;0: No message interrupt is generated.&lt;br&gt;1: When bohc_ooc is set to 1, a message interrupt is generated." range="2" value="0x0" property="RW"/>
				<Member name="bohc_oos" description="Request applied by the OS for controlling the controller.&lt;br&gt;0: The OS does not apply for the control permission on the controller.&lt;br&gt;1: The OS applies for the control permission on the controller. If bohc_oos is 1 and bios_bos is 0, the OS has obtained the control permission on the SATA controller. Resetting the SATA controller by setting SATA_GHC_GHC[hab_rst] has no effect on this bit." range="1" value="0x0" property="RW"/>
				<Member name="bohc_bos" description="Indicator of the control permission on the controller for the BIOS.&lt;br&gt;0: The BIOS does not have the control permission on the controller.&lt;br&gt;1: The BIOS has the control permission on the controller. If the OS applies for the permission on the controller, the BIOS clears this bit. Resetting the SATA controller by setting SATA_GHC_GHC[hab_rst] has no effect on this bit." range="0" value="0x0" property="RW"/>
				<Register offset="0x0028"/>
			</RegisterGroup>
			<RegisterGroup name="SATA_PHY0_CTLL" description="a lower-bit PHY 0 global control register." value="0x4980003C" startoffset="0x00A0">
				<Member name="los_bias" description="Loss-of-signal detection voltage threshold. This field must be set to 0x2&lt;br&gt;Note: This field is valid only for the Synopsys controller." range="31:29" value="0x2" property="RW"/>
				<Member name="los_level" description="Loss-of-signal detection voltage threshold. This field must be set to 0x9" range="28:24" value="0x09" property="RW"/>
				<Member name="ref_use_pad" description="Reference clock source select.&lt;br&gt;0: chip CRG&lt;br&gt;1: external PAD&lt;br&gt;Note: This field is valid only for the Synopsys controller." range="23" value="0x1" property="RW"/>
				<Member name="ssc_ref_clk_sel" description="Spread spectrum clocking shifting.&lt;br&gt;Note: This field is valid only for the Synopsys controller." range="22:14" value="0x000" property="RW"/>
				<Member name="ssc_range" description="Clock frequency offset when ssc_en is valid.&lt;br&gt;000: ?4980&lt;br&gt;001: ?4492&lt;br&gt;010: ?4003&lt;br&gt;011: ?2000&lt;br&gt;100: +4980&lt;br&gt;101: +4492&lt;br&gt;110: +4003&lt;br&gt;111: +2000&lt;br&gt;Note: This field is valid only for the Synopsys controller." range="13:11" value="0x0" property="RW"/>
				<Member name="ssc_en" description="Spread spectrum clocking enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled&lt;br&gt;Note: This field is valid only for the Synopsys controller." range="10" value="0x0" property="RW"/>
				<Member name="ref_ssp_en" description="Reference clock enable.&lt;br&gt;Note: This field is valid only for the Synopsys controller." range="9" value="0x0" property="RW"/>
				<Member name="ref_clkdiv2" description="Whether frequency division is performed on the input reference clock. If the input reference clock is higher than 100 MHz, this bit must be set to 1.&lt;br&gt;Note: This field is valid only for the Synopsys controller." range="8" value="0x0" property="RW"/>
				<Member name="mpll_multiplier" description="SerDes MPLL frequency output. The clock frequency is multiplied based on the MPLL frequency output to generate required high-frequency clocks.&lt;br&gt;If the reference clock is 100 MHz, the value is set to 7'b0011110.&lt;br&gt;Note: This field is valid only for the Synopsys controller." range="7:1" value="0x1E" property="RW"/>
				<Member name="reset" description="Reset signal, active high. This signal must be retained for 5 ns at least.&lt;br&gt;Note: This field is valid only for the Synopsys controller." range="0" value="0x0" property="RW"/>
				<Register offset="0x00A0"/>
			</RegisterGroup>
			<RegisterGroup name="SATA_PHY0_CTLH" description="an upper-bit PHY 0 global control register." value="0x00000000" startoffset="0x00A4">
				<Member name="reserved" description="Reserved." range="31:4" value="0x0000000" property="RO"/>
				<Member name="data_invert" description="0: The endian modes of the PHY and parallel data interface connected to the SATA controller are the same.&lt;br&gt;1: The endian modes of the PHY and parallel data interface connected to the SATA controller are opposite." range="3" value="0x0" property="RW"/>
				<Member name="test_powerdown" description="Test control signal for controlling the power-down mode of all circuits. This field is used during the IDDQ test.&lt;br&gt;0: not powered down&lt;br&gt;1: powered down&lt;br&gt;Note: This field is valid only for the Synopsys controller." range="2" value="0x0" property="RW"/>
				<Member name="test_bypass" description="Test control signal, connected to ground.&lt;br&gt;Note: This field is valid only for the Synopsys controller." range="1" value="0x0" property="RW"/>
				<Member name="test_burnin" description="Test control signal, connected to ground.&lt;br&gt;Note: This field is valid only for the Synopsys controller." range="0" value="0x0" property="RW"/>
				<Register offset="0x00A4"/>
			</RegisterGroup>
			<RegisterGroup name="SATA_PHY0_STS" description="a PHY 0 global status register." value="0x00000000" startoffset="0x00A8">
				<Member name="phy0_sts" description="Reserved." range="31:0" value="0x00000000" property="RO"/>
				<Register offset="0x00A8"/>
			</RegisterGroup>
			<RegisterGroup name="SATA_PHY1_CTLL" description="a lower-bit PHY 1 global control register." value="0x4980003C" startoffset="0x00AC">
				<Member name="los_bias" description="Loss-of-signal detection voltage threshold. This field must be set to 0x2.&lt;br&gt;Note: This field is valid only for the Synopsys controller." range="31:29" value="0x2" property="RW"/>
				<Member name="los_level" description="Loss-of-signal detection voltage threshold. This field must be set to 0x9.&lt;br&gt;Note: This field is valid only for the Synopsys controller." range="28:24" value="0x09" property="RW"/>
				<Member name="ref_use_pad" description="Reference clock source select.&lt;br&gt;0: chip CRG&lt;br&gt;1: external PAD&lt;br&gt;Note: This field is valid only for the Synopsys controller." range="23" value="0x1" property="RW"/>
				<Member name="ssc_ref_clk_sel" description="Spread spectrum clocking shifting.&lt;br&gt;Note: This field is valid only for the Synopsys controller." range="22:14" value="0x000" property="RW"/>
				<Member name="ssc_range" description="Clock frequency offset when ssc_en is valid.&lt;br&gt;000: ?4980&lt;br&gt;001: ?4492&lt;br&gt;010: ?4003&lt;br&gt;011: ?2000&lt;br&gt;100: +4980&lt;br&gt;101: +4492&lt;br&gt;110: +4003&lt;br&gt;111: +2000&lt;br&gt;Note: This field is valid only for the Synopsys controller." range="13:11" value="0x0" property="RW"/>
				<Member name="ssc_en" description="Spread spectrum clocking enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled&lt;br&gt;Note: This field is valid only for the Synopsys controller." range="10" value="0x0" property="RW"/>
				<Member name="ref_ssp_en" description="Reference clock enable.&lt;br&gt;Note: This field is valid only for the Synopsys controller." range="9" value="0x0" property="RW"/>
				<Member name="ref_clkdiv2" description="Whether frequency division is performed on the input reference clock. If the input reference clock is higher than 100 MHz, this bit must be set to 1.&lt;br&gt;Note: This field is valid only for the Synopsys controller." range="8" value="0x0" property="RW"/>
				<Member name="mpll_multiplier" description="SerDes MPLL frequency output. The clock frequency is multiplied based on the MPLL frequency output to generate required high-frequency clocks.&lt;br&gt;If the reference clock is 100 MHz, the value is set to 7'b0011110.&lt;br&gt;Note: This field is valid only for the Synopsys controller." range="7:1" value="0x1E" property="RW"/>
				<Member name="reset" description="Reset signal, active high. This signal must be retained for 5 ns at least.&lt;br&gt;Note: This field is valid only for the Synopsys controller." range="0" value="0x0" property="RW"/>
				<Register offset="0x00AC"/>
			</RegisterGroup>
			<RegisterGroup name="SATA_PHY1_CTLH" description="an upper-bit PHY 1 global control register." value="0x00000000" startoffset="0x00B0">
				<Member name="reserved" description="Reserved." range="31:3" value="0x00000000" property="RO"/>
				<Member name="test_powerdown" description="Test control signal for controlling the power-down mode of all circuits. This field is used during the IDDQ test.&lt;br&gt;0: not powered down&lt;br&gt;1: powered down&lt;br&gt;Note: This field is valid only for the Synopsys controller." range="2" value="0x0" property="RW"/>
				<Member name="test_bypass" description="Test control signal, connected to ground.&lt;br&gt;Note: This field is valid only for the Synopsys controller." range="1" value="0x0" property="RW"/>
				<Member name="test_burnin" description="Test control signal, connected to ground.&lt;br&gt;Note: This field is valid only for the Synopsys controller." range="0" value="0x0" property="RW"/>
				<Register offset="0x00B0"/>
			</RegisterGroup>
			<RegisterGroup name="SATA_PHY1_STS" description="a PHY 1 global status register." value="0x00000000" startoffset="0x00B4">
				<Member name="phy1_sts" description="Status register of the SATA PHY 1 common part.&lt;br&gt;Note: This field is valid only for the Synopsys controller." range="31:0" value="0x00000000" property="RO"/>
				<Register offset="0x00B4"/>
			</RegisterGroup>
			<RegisterGroup name="SATA_OOB_CTL" description="a PHY OOB control register." value="0x84060C15" startoffset="0x00B8">
				<Member name="oob_ctrl_valid" description="OOB detection parameter. The parameter is selected for the high level.&lt;br&gt;Note: This field is valid only for the Synopsys controller." range="31" value="0x1" property="RW"/>
				<Member name="min_comiwake" description="Minimum space required for the COMWAKE space detection.&lt;br&gt;Note: This field is valid only for the Synopsys controller." range="30:24" value="0x04" property="RW"/>
				<Member name="max_comwake" description="Maximum space required for the COMWAKE space detection.&lt;br&gt;Note: This field is valid only for the Synopsys controller." range="23:16" value="0x06" property="RW"/>
				<Member name="min_cominit" description="Minimum space required for the COMINIT space detection.&lt;br&gt;Note: This field is valid only for the Synopsys controller." range="15:8" value="0x0C" property="RW"/>
				<Member name="max_cominit" description="Maximum space required for the COMINIT space detection.&lt;br&gt;Note: This field is valid only for the Synopsys controller." range="7:0" value="0x15" property="RW"/>
				<Register offset="0x00B8"/>
			</RegisterGroup>
			<RegisterGroup name="SATA_AXI_DFX0" description="SATA_AXI_DFX0 SATA is an AXI bus control register." value="0x00000000" startoffset="0x00BC">
				<Member name="reserved" description="Reserved." range="31:30" value="0x0" property="RO"/>
				<Member name="rd_otd_en" description="Whether to control the maximum outstanding capability during the read operation performed by the AXI master.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="29" value="0x0" property="RW"/>
				<Member name="rd_otd_ctrl" description="Maximum outstanding capability during the read operation performed by the AXI master.&lt;br&gt;1111: outstanding of 16&lt;br&gt;0111: outstanding of 8&lt;br&gt;0011: outstanding of 4&lt;br&gt;0001: outstanding of 2&lt;br&gt;0000: outstanding of 1&lt;br&gt;Other values: reserved" range="28:25" value="0x0" property="RW"/>
				<Member name="wr_otd_en" description="Whether to control the maximum outstanding capability during the write operation performed by the AXI master.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="24" value="0x0" property="RW"/>
				<Member name="wr_otd_ctrl" description="Maximum outstanding capability during the write operation performed by the AXI master.&lt;br&gt;1111: outstanding of 16&lt;br&gt;0111: outstanding of 8&lt;br&gt;0011: outstanding of 4&lt;br&gt;0001: outstanding of 2&lt;br&gt;0000: outstanding of 1&lt;br&gt;Other values: reserved" range="23:20" value="0x0" property="RW"/>
				<Member name="cnt_wr7" description="Whether to enable the DFX function on internal AXI channel 7 (SATA port 3 RX DMAC) in the write direction. This bit is active high.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="19" value="0x0" property="RW"/>
				<Member name="cnt_wr6" description="Whether to enable the DFX function on internal AXI channel 7 (SATA port 3 TX DMAC) in the write direction. This bit is active high.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="18" value="0x0" property="RW"/>
				<Member name="cnt_wr5" description="Whether to enable the DFX function on internal AXI channel 7 (SATA port 2 RX DMAC) in the write direction. This bit is active high.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="17" value="0x0" property="RW"/>
				<Member name="cnt_wr4" description="Whether to enable the DFX function on internal AXI channel 7 (SATA port 2 TX DMAC) in the write direction. This bit is active high.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="16" value="0x0" property="RW"/>
				<Member name="cnt_wr3" description="Whether to enable the DFX function on internal AXI channel 7 (SATA port 1 RX DMAC) in the write direction. This bit is active high.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="15" value="0x0" property="RW"/>
				<Member name="cnt_wr2" description="Whether to enable the DFX function on internal AXI channel 7 (SATA port 1 RX DMAC) in the write direction. This bit is active high.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="14" value="0x0" property="RW"/>
				<Member name="cnt_wr1" description="Whether to enable the DFX function on internal AXI channel 7 (SATA port 0 RX DMAC) in the write direction. This bit is active high.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="13" value="0x0" property="RW"/>
				<Member name="cnt_wr0" description="Whether to enable the DFX function on internal AXI channel 7 (SATA port 0 TX DMAC) in the write direction. This bit is active high.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="12" value="0x0" property="RW"/>
				<Member name="cnt_rd7" description="Whether to enable the DFX function on internal AXI channel 7 (SATA port 3 RX DMAC) in the read direction. This bit is active high.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="11" value="0x0" property="RW"/>
				<Member name="cnt_rd6" description="Whether to enable the DFX function on internal AXI channel 7 (SATA port 3 TX DMAC) in the read direction. This bit is active high.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="10" value="0x0" property="RW"/>
				<Member name="cnt_rd5" description="Whether to enable the DFX function on internal AXI channel 7 (SATA port 2 RX DMAC) in the read direction. This bit is active high.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="9" value="0x0" property="RW"/>
				<Member name="cnt_rd4" description="Whether to enable the DFX function on internal AXI channel 7 (SATA port 2 TX DMAC) in the read direction. This bit is active high.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="8" value="0x0" property="RW"/>
				<Member name="cnt_rd3" description="Whether to enable the DFX function on internal AXI channel 7 (SATA port 1 RX DMAC) in the read direction. This bit is active high.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="7" value="0x0" property="RW"/>
				<Member name="cnt_rd2" description="Whether to enable the DFX function on internal AXI channel 7 (SATA port 1 TX DMAC) in the read direction. This bit is active high.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="6" value="0x0" property="RW"/>
				<Member name="cnt_rd1" description="Whether to enable the DFX function on internal AXI channel 7 (SATA port 0 RX DMAC) in the read direction. This bit is active high.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="5" value="0x0" property="RW"/>
				<Member name="cnt_rd0" description="Whether to enable the DFX function on internal AXI channel 7 (SATA port 0 TX DMAC) in the read direction. This bit is active high.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="4" value="0x0" property="RW"/>
				<Member name="cnt_wr_latency_clr" description="Clear of the latency debugging register of the current write channel, active high.&lt;br&gt;0: not cleared&lt;br&gt;1: cleared" range="3" value="0x0" property="RW"/>
				<Member name="cnt_wr_acc_clr" description="Clear of the total command number debugging register of the current write channel, active high.&lt;br&gt;0: not cleared&lt;br&gt;1: cleared" range="2" value="0x0" property="RW"/>
				<Member name="cnt_rd_latency_clr" description="Clear of the latency debugging register of the current read channel, active high.&lt;br&gt;0: not cleared&lt;br&gt;1: cleared" range="1" value="0x0" property="RW"/>
				<Member name="cnt_rd_acc_clr" description="Clear of the total command number debugging register of the current read channel, active high.&lt;br&gt;0: not cleared&lt;br&gt;1: cleared" range="0" value="0x0" property="RW"/>
				<Register offset="0x00BC"/>
			</RegisterGroup>
			<RegisterGroup name="SATA_AXI_DFX1" description="SATA AXI bus status register 1." value="0x00000000" startoffset="0x00C0">
				<Member name="reserved" description="Reserved." range="31:16" value="0x0000" property="RO"/>
				<Member name="cnt_rd_latency_max" description="DFX signals, indicating the maximum latency (in cycle) of the current read channel." range="15:0" value="0x0000" property="RO"/>
				<Register offset="0x00C0"/>
			</RegisterGroup>
			<RegisterGroup name="SATA_AXI_DFX2" description="SATA AXI bus status register 2." value="0x0000001F" startoffset="0x00C4">
				<Member name="reserved" description="Reserved." range="31:16" value="0x0000" property="RO"/>
				<Member name="cnt_rd_latency_avg" description="DFX signals, indicating the average latency (in cycle) of the current read channel." range="15:0" value="0x001F" property="RO"/>
				<Register offset="0x00C4"/>
			</RegisterGroup>
			<RegisterGroup name="SATA_AXI_DFX3" description="SATA AXI bus to the status register 3." value="0x00000000" startoffset="0x00C8">
				<Member name="reserved" description="Reserved." range="31:16" value="0x0000" property="RO"/>
				<Member name="cnt_wr_latency_max" description="DFX signals, indicating the maximum latency (in cycle) of the current write channel." range="15:0" value="0x0000" property="RO"/>
				<Register offset="0x00C8"/>
			</RegisterGroup>
			<RegisterGroup name="SATA_AXI_DFX4" description="SATA AXI bus status register 4." value="0x0000001F" startoffset="0x00CC">
				<Member name="reserved" description="Reserved." range="31:16" value="0x0000" property="RO"/>
				<Member name="cnt_wr_latency_avg" description="DFX signal, indicating the average latency (in cycle) of the current write channel." range="15:0" value="0x001F" property="RO"/>
				<Register offset="0x00CC"/>
			</RegisterGroup>
			<RegisterGroup name="SATA_AXI_DFX5" description="SATA AXI bus status register 5." value="0x00000000" startoffset="0x00D0">
				<Member name="cnt_rd_acc3" description="DFX signal, indicating the total number of current read commands of AXI master port 3 (corresponding to the SATA port 1 RX DMAC)." range="31:24" value="0x00" property="RO"/>
				<Member name="cnt_rd_acc2" description="DFX signal, indicating the total number of current read commands of AXI master port 2 (corresponding to the SATA port 1 TX DMAC)." range="23:16" value="0x00" property="RO"/>
				<Member name="cnt_rd_acc1" description="DFX signal, indicating the total number of current read commands of AXI master port 1 (corresponding to the SATA port 0 RX DMAC)." range="15:8" value="0x00" property="RO"/>
				<Member name="cnt_rd_acc0" description="DFX signal, indicating the total number of current read commands of AXI master port 0 (corresponding to the SATA port 0 TX DMAC)." range="7:0" value="0x00" property="RO"/>
				<Register offset="0x00D0"/>
			</RegisterGroup>
			<RegisterGroup name="SATA_AXI_DFX6" description="SATA AXI bus status register 6." value="0x00000000" startoffset="0x00D4">
				<Member name="cnt_rd_acc7" description="DFX signal, indicating the total number of current read commands of AXI master port 7 (corresponding to the SATA port 3 RX DMAC)." range="31:24" value="0x00" property="RO"/>
				<Member name="cnt_rd_acc6" description="DFX signal, indicating the total number of current read commands of AXI master port 6 (corresponding to the SATA port 3 TX DMAC)." range="23:16" value="0x00" property="RO"/>
				<Member name="cnt_rd_acc5" description="DFX signal, indicating the total number of current read commands of AXI master port 5 (corresponding to the SATA port 2 RX DMAC)." range="15:8" value="0x00" property="RO"/>
				<Member name="cnt_rd_acc4" description="DFX signal, indicating the total number of current read commands of AXI master port 4 (corresponding to the SATA port 2 TX DMAC)." range="7:0" value="0x00" property="RO"/>
				<Register offset="0x00D4"/>
			</RegisterGroup>
			<RegisterGroup name="SATA_AXI_DFX7" description="SATA AXI bus status register 7." value="0x00000000" startoffset="0x00D8">
				<Member name="cnt_wr_acc3" description="DFX signal, indicating the total number of current write commands of AXI master port 3 (corresponding to the SATA port 1 RX DMAC)." range="31:24" value="0x00" property="RO"/>
				<Member name="cnt_wr_acc2" description="DFX signal, indicating the total number of current write commands of AXI master port 2 (corresponding to the SATA port 1 TX DMAC)." range="23:16" value="0x00" property="RO"/>
				<Member name="cnt_wr_acc1" description="DFX signal, indicating the total number of current write commands of AXI master port 1 (corresponding to the SATA port 0 RX DMAC)." range="15:8" value="0x00" property="RO"/>
				<Member name="cnt_wr_acc0" description="DFX signal, indicating the total number of current write commands of AXI master port 0 (corresponding to the SATA port 0 TX DMAC)." range="7:0" value="0x00" property="RO"/>
				<Register offset="0x00D8"/>
			</RegisterGroup>
			<RegisterGroup name="SATA_AXI_DFX8" description="SATA AXI bus status register 8." value="0x00000000" startoffset="0x00DC">
				<Member name="cnt_wr_acc7" description="DFX signal, indicating the total number of current write commands of AXI master port 7 (corresponding to the SATA port 3 RX DMAC)." range="31:24" value="0x00" property="RO"/>
				<Member name="cnt_wr_acc6" description="DFX signal, indicating the total number of current write commands of AXI master port 6 (corresponding to the SATA port 3 TX DMAC)." range="23:16" value="0x00" property="RO"/>
				<Member name="cnt_wr_acc5" description="DFX signal, indicating the total number of current write commands of AXI master port 5 (corresponding to the SATA port 2 RX DMAC)." range="15:8" value="0x00" property="RO"/>
				<Member name="cnt_wr_acc4" description="DFX signal, indicating the total number of current write commands of AXI master port 4 (corresponding to the SATA port 2 TX DMAC)." range="7:0" value="0x00" property="RO"/>
				<Register offset="0x00DC"/>
			</RegisterGroup>
			<RegisterGroup name="SATA_AXI_DFX9" description="SATA AXI bus status register 9." value="0x00000000" startoffset="0x00E0">
				<Member name="cnt_rd_otd3" description="DFX signal, indicating the total number of current read outstanding commands of AXI master port 3 (corresponding to the SATA port 1 RX DMAC)." range="31:24" value="0x00" property="RO"/>
				<Member name="cnt_rd_otd2" description="DFX signal, indicating the total number of current read outstanding commands of AXI master port 2 (corresponding to the SATA port 1 TX DMAC)." range="23:16" value="0x00" property="RO"/>
				<Member name="cnt_rd_otd1" description="DFX signal, indicating the total number of current read outstanding commands of AXI master port 1 (corresponding to the SATA port 0 RX DMAC)." range="15:8" value="0x00" property="RO"/>
				<Member name="cnt_rd_otd0" description="DFX signal, indicating the total number of current read outstanding commands of AXI master port 0 (corresponding to the SATA port 0 TX DMAC)." range="7:0" value="0x00" property="RO"/>
				<Register offset="0x00E0"/>
			</RegisterGroup>
			<RegisterGroup name="SATA_AXI_DFX10" description="SATA AXI bus status register 10." value="0x00000000" startoffset="0x00E4">
				<Member name="cnt_rd_otd7" description="DFX signal, indicating the total number of current read outstanding commands of AXI master port 7 (corresponding to the SATA port 3 RX DMAC)." range="31:24" value="0x00" property="RO"/>
				<Member name="cnt_rd_otd6" description="DFX signal, indicating the total number of current read outstanding commands of AXI master port 6 (corresponding to the SATA port 3 TX DMAC)." range="23:16" value="0x00" property="RO"/>
				<Member name="cnt_rd_otd5" description="DFX signal, indicating the total number of current read outstanding commands of AXI master port 5 (corresponding to the SATA port 2 RX DMAC)." range="15:8" value="0x00" property="RO"/>
				<Member name="cnt_rd_otd4" description="DFX signal, indicating the total number of current read outstanding commands of AXI master port 4 (corresponding to the SATA port 2 TX DMAC)." range="7:0" value="0x00" property="RO"/>
				<Register offset="0x00E4"/>
			</RegisterGroup>
			<RegisterGroup name="SATA_AXI_DFX11" description="SATA AXI bus status register 11." value="0x00000000" startoffset="0x00E8">
				<Member name="cnt_wr_otd3" description="DFX signal, indicating the total number of current write outstanding commands of AXI master port 3 (corresponding to the SATA port 1 RX DMAC)." range="31:24" value="0x00" property="RO"/>
				<Member name="cnt_wr_otd2" description="DFX signal, indicating the total number of current write outstanding commands of AXI master port 2 (corresponding to the SATA port 1 TX DMAC)." range="23:16" value="0x00" property="RO"/>
				<Member name="cnt_wr_otd1" description="DFX signal, indicating the total number of current write outstanding commands of AXI master port 1 (corresponding to the SATA port 0 RX DMAC)." range="15:8" value="0x00" property="RO"/>
				<Member name="cnt_wr_otd0" description="DFX signal, indicating the total number of current write outstanding commands of AXI master port 0 (corresponding to the SATA port 0 TX DMAC)." range="7:0" value="0x00" property="RO"/>
				<Register offset="0x00E8"/>
			</RegisterGroup>
			<RegisterGroup name="SATA_AXI_DFX12" description="SATA AXI bus status register 12." value="0x00000000" startoffset="0x00EC">
				<Member name="cnt_wr_otd7" description="DFX signal, indicating the total number of current write outstanding commands of AXI master port 7 (corresponding to the SATA port 3 RX DMAC)." range="31:24" value="0x00" property="RO"/>
				<Member name="cnt_wr_otd6" description="DFX signal, indicating the total number of current write outstanding commands of AXI master port 6 (corresponding to the SATA port 3 TX DMAC)." range="23:16" value="0x00" property="RO"/>
				<Member name="cnt_wr_otd5" description="DFX signal, indicating the total number of current write outstanding commands of AXI master port 5 (corresponding to the SATA port 2 RX DMAC)." range="15:8" value="0x00" property="RO"/>
				<Member name="cnt_wr_otd4" description="DFX signal, indicating the total number of current write outstanding commands of AXI master port 4 (corresponding to the SATA port 2 TX DMAC)." range="7:0" value="0x00" property="RO"/>
				<Register offset="0x00EC"/>
			</RegisterGroup>
			<RegisterGroup name="SATA_PORT_CLB" description="a command list base address register." value="0x00000000" startoffset="0x000+n*0x80">
				<Member name="port_clb" description="Base address for storing the port command list in the memory. Resetting the SATA controller by configuring SATA_GHC_GHC[hab_rst] has no effect on this field." range="31:10" value="0x000000" property="RW"/>
				<Member name="reserved" description="Reserved." range="9:0" value="0x000" property="RO"/>
				<Register offset="0x0"/>
				<Register offset="0x80"/>
			</RegisterGroup>
			<RegisterGroup name="SATA_PORT_FB" description="an RX FIS base address register." value="0x00000000" startoffset="0x008+n*0x80">
				<Member name="port_fb" description="Base address in the memory for storing the frames received over the port. Resetting the SATA controller by configuring SATA_GHC_GHC[hab_rst] has no effect on this field." range="31:8" value="0x000000" property="RW"/>
				<Member name="reserved" description="Reserved." range="7:0" value="0x00" property="RO"/>
				<Register offset="0x8"/>
				<Register offset="0x88"/>
			</RegisterGroup>
			<RegisterGroup name="SATA_PORT_IS" description="a port interrupt status register." value="0x00000000" startoffset="0x010+n*0x80">
				<Member name="reserved" description="Reserved." range="31" value="0x0" property="RO"/>
				<Member name="pxis_tfes" description="Task file data (TFD) error interrupt status.&lt;br&gt;0: The ERR bit in SATA_PORT_TFD[tfd_sts] is not 1.&lt;br&gt;1: The ERR bit in SATA_PORT_TFD[tfd_sts] is 1." range="30" value="0x0" property="WC"/>
				<Member name="reserved" description="Reserved." range="29" value="0x0" property="RO"/>
				<Member name="pxis_hbds" description="Internal bus error interrupt.&lt;br&gt;0: The DMAC accesses the memory properly.&lt;br&gt;1: An error occurs when the DMAC accesses the memory." range="28" value="0x0" property="WC"/>
				<Member name="pxis_ifs" description="Fatal error interrupt status.&lt;br&gt;0: No error occurs during the data frame transfer.&lt;br&gt;1: An error occurs during the data frame transfer." range="27" value="0x0" property="WC"/>
				<Member name="pxis_infs" description="Non-fatal error interrupt status.&lt;br&gt;0: No error occurs during the non-data frame transfer.&lt;br&gt;1: An error occurs during the non-data frame transfer." range="26" value="0x0" property="WC"/>
				<Member name="reserved" description="Reserved." range="25" value="0x0" property="RO"/>
				<Member name="pxis_ofs" description="Data transfer overflow interrupt status.&lt;br&gt;0: No overflow is detected.&lt;br&gt;1: During the data frame transfer, if the size of the data memory occupied by commands is smaller than the actual data amount, an interrupt is reported at the end of the data transfer." range="24" value="0x0" property="WC"/>
				<Member name="pxis_ipms" description="PM port number error interrupt status.&lt;br&gt;0: No PM port ID error is detected during data receive.&lt;br&gt;1: A PM port ID error is detected during data receive." range="23" value="0x0" property="WC"/>
				<Member name="pxis_prcs" description="PHY state change interrupt status.&lt;br&gt;0: No changes of the phyrdy signals are detected.&lt;br&gt;1: The changes of the phyrdy signals are detected.&lt;br&gt;This bit directly reflects the value of SATA_PORT_SERR[diag_n]." range="22" value="0x0" property="RO"/>
				<Member name="reserved" description="Reserved." range="21:7" value="0x0000" property="RO"/>
				<Member name="pxis_pcs" description="Port connection change interrupt status.&lt;br&gt;0: No COMINIT signal transmitted from the device is detected.&lt;br&gt;1: A COMINIT signal transmitted from the device is detected.&lt;br&gt;This bit directly reflects the value of SATA_PORT_SERR[diag.x]." range="6" value="0x0" property="RO"/>
				<Member name="pxis_dps" description="Linked list transfer completion interrupt status.&lt;br&gt;0: The transfer of the linked list data without PRD &quot;I = 1&quot; is complete.&lt;br&gt;1: The transfer of the linked list data with PRD &quot;I = 1&quot; is complete." range="5" value="0x0" property="WC"/>
				<Member name="pxis_ufs" description="Unknown FIS interrupt status.&lt;br&gt;0: No unknown FIS is received.&lt;br&gt;1: An unknown FIS is received." range="4" value="0x0" property="RO"/>
				<Member name="pxis_sdbs" description="Set device bits FIS interrupt status.&lt;br&gt;0: This bit is meaningless.&lt;br&gt;1: A set device bits FIS is received and the I bit is 1." range="3" value="0x0" property="WC"/>
				<Member name="pxis_dss" description="DMA setup FIS interrupt status.&lt;br&gt;0: This bit is meaningless.&lt;br&gt;1: A DMA setup FIS is received and the I bit is 1." range="2" value="0x0" property="WC"/>
				<Member name="pxis_pss" description="PIO setup FIS interrupt status.&lt;br&gt;0: This bit is meaningless.&lt;br&gt;1: A PIO setup FIS is received and the I bit is 1." range="1" value="0x0" property="WC"/>
				<Member name="pxis_drhs" description="D2H register FIS interrupt status.&lt;br&gt;0: This bit is meaningless.&lt;br&gt;1: A D2H register FIS is received and the I bit is 1." range="0" value="0x0" property="WC"/>
				<Register offset="0x10"/>
				<Register offset="0x90"/>
			</RegisterGroup>
			<RegisterGroup name="SATA_PORT_IE" description="a port interrupt mask register." value="0x00000000" startoffset="0x014+n*0x80">
				<Member name="reserved" description="Reserved." range="31" value="0x0" property="RO"/>
				<Member name="pxie_tfee" description="TFD error interrupt mask.&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="30" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved." range="29" value="0x0" property="RO"/>
				<Member name="pxie_hbde" description="Internal bus error interrupt mask.&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="28" value="0x0" property="RW"/>
				<Member name="pxie_ife" description="Fatal error interrupt mask.&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="27" value="0x0" property="RW"/>
				<Member name="pxie_infe" description="Non-fatal error interrupt mask.&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="26" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved." range="25" value="0x0" property="RO"/>
				<Member name="pxie_ofe" description="Data transfer overflow interrupt mask.&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="24" value="0x0" property="RW"/>
				<Member name="pxie_ipme" description="PM port error interrupt mask.&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="23" value="0x0" property="RW"/>
				<Member name="pxie_prce" description="PHY state change interrupt mask.&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="22" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved." range="21:7" value="0x0000" property="RO"/>
				<Member name="pxie_pce" description="Port connection change interrupt mask.&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="6" value="0x0" property="RW"/>
				<Member name="pxie_dpe" description="Linked list transfer completion interrupt mask.&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="5" value="0x0" property="RW"/>
				<Member name="pxie_ufe" description="Unknown FIS interrupt mask.&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="4" value="0x0" property="RW"/>
				<Member name="pxie_sdbe" description="Set device bits FIS interrupt mask.&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="3" value="0x0" property="RW"/>
				<Member name="pxie_dse" description="DMA setup FIS interrupt mask.&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="2" value="0x0" property="RW"/>
				<Member name="pxie_pse" description="PIO setup FIS interrupt mask.&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="1" value="0x0" property="RW"/>
				<Member name="pxie_drhe" description="D2H register FIS interrupt mask.&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="0" value="0x0" property="RW"/>
				<Register offset="0x14"/>
				<Register offset="0x94"/>
			</RegisterGroup>
			<RegisterGroup name="SATA_PORT_CMD" description="a port command and status register." value="0x00600000" startoffset="0x018+n*0x80">
				<Member name="cmd_icc" description="Port communications control signal.&lt;br&gt;0x0: no operation. It indicates that the next port state request is allowed.&lt;br&gt;0x1: request for enabling the port to enter the active state&lt;br&gt;0x2: request for enabling the port to enter the partial state&lt;br&gt;0x6: request for enabling the port to enter in the slumber state&lt;br&gt;Other values: reserved&lt;br&gt;When software writes any of the preceding values rather than the reserved values, the controller clears the cmd_icc bit after performing related operations. When software requests the current state of the port, the controller clears the cmd_icc bit directly. If software requests the port state change from a low-power state to another lower-power state, for example, from the partial state to the slumber state, it needs to request the state change from the partial state to the active state, and then to the slumber state." range="31:28" value="0x0" property="RW"/>
				<Member name="cmd_asp" description="Slumber or partial state select for power management.&lt;br&gt;0: If ALPes is set to 1, the HBA enters the partial state.&lt;br&gt;1: If ALPes is set to 1, the HBA enters the slumber state." range="27" value="0x0" property="RW"/>
				<Member name="cmd_alpe" description="Automatic power management enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled. If SATA_PORT_CI and SATA_PORT_SACT are cleared, the controller automatically enters the power-management state. If cmd_asp is 1, the controller enters the partial state; if cmd_asp is 0, the controller enters the slumber state." range="26" value="0x0" property="RW"/>
				<Member name="cmd_dlae" description="LED drive enable in ATAPI mode.&lt;br&gt;0: The LED pin can be driven when cmd_atapi is 0 and commands are being executed.&lt;br&gt;1: The LED pin can be driven when commands are being executed." range="25" value="0x0" property="RW"/>
				<Member name="cmd_atapi" description="ATAPI device indicator.&lt;br&gt;0: The current device is not an ATAPI device.&lt;br&gt;1: The current device is an ATAPI device." range="24" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved." range="23" value="0x0" property="RO"/>
				<Member name="fbscp" description="Whether the port supports FIS-based switching. When SATA_GHC_CAP1[spm] and SATA_GHC_CAP1[FBSS] are set to 1, this bit must be set to 1.&lt;br&gt;0: not supported&lt;br&gt;1: supported" range="22" value="0x1" property="RO"/>
				<Member name="cmd_esp" description="Fixed at 1, indicating that the eSATA device is supported." range="21" value="0x1" property="RO"/>
				<Member name="reserved" description="Reserved." range="20:18" value="0x0" property="RO"/>
				<Member name="cmd_pma" description="PM detection indicator.&lt;br&gt;0: No PM connects to the port.&lt;br&gt;1: A PM connects to the port." range="17" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved." range="16" value="0x0" property="RO"/>
				<Member name="cmd_cr" description="Command list processing indicator.&lt;br&gt;0: No command is being executed.&lt;br&gt;1: A command is being executed." range="15" value="0x0" property="RO"/>
				<Member name="cmd_fr" description="FIS RX processing indicator.&lt;br&gt;0: No FIS can be received.&lt;br&gt;1: FISs can be received." range="14" value="0x0" property="RO"/>
				<Member name="reserved" description="Reserved." range="13" value="0x0" property="RO"/>
				<Member name="cmd_ccs" description="Slot number of the current command.&lt;br&gt;This field valid when cmd_st is 1 and is cleared when cmd_st is 0." range="12:8" value="0x00" property="RO"/>
				<Member name="reserved" description="Reserved." range="7:5" value="0x0" property="RO"/>
				<Member name="cmd_fre" description="FIS RX enable control.&lt;br&gt;0: The received FISs cannot be written to the system memory.&lt;br&gt;1: FISs can be received and written to the system memory.&lt;br&gt;Software needs to set the RX FIS base address register SATA_PORT_FB before enabling this bit to receive FISs. When cmd_st is 1, this bit must be set to 1." range="4" value="0x0" property="RW"/>
				<Member name="cmd_clo" description="BSY/DQR clear control. Software can forcibly clear the BSY and DRQ bits by configuring the cmd_clo bit and transmit commands to the device.&lt;br&gt;0: no effect&lt;br&gt;1: The BSY and DRQ bits in SATA_PORT_TFD[tfd_sts] are cleared. After the BSY and DRQ bits are 0, the cmd_clo bit is automatically cleared.&lt;br&gt;The cmd_clo bit can be written as 1 only before the value of cmd_st is changed from 0 to 1. Software must write 1 to cmd_st after the cmd_clo bit is cleared." range="3" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved." range="2" value="0x0" property="RO"/>
				<Member name="cmd_sud" description="Spin-up device control.&lt;br&gt;0: When SATA_PORT_SCTL[det] is 0, the controller enters the listen mode.&lt;br&gt;1: After the system is powered on or the HBA is reset, the controller is enabled to transmit a COMRESET sequence to initialize the hard disk." range="1" value="0x0" property="RW"/>
				<Member name="cmd_st" description="Command list processing enable.&lt;br&gt;0: The controller becomes idle.&lt;br&gt;1: The controller processes the commands from slot 0 that are identified as valid slots by SATA_PORT_CI.&lt;br&gt;Note: The cmd_st bit can be set to 1 only after cmd_fre is 1." range="0" value="0x0" property="RW"/>
				<Register offset="0x18"/>
				<Register offset="0x98"/>
			</RegisterGroup>
			<RegisterGroup name="SATA_PORT_TFD" description="a port task file register." value="0x0000007F" startoffset="0x20+n*0x80">
				<Member name="reserved" description="Reserved." range="31:16" value="0x0000" property="RO"/>
				<Member name="tfd_err" description="Task file error register value.&lt;br&gt;The controller updates this field after receiving a D2H register FIS, a PIO setup FIS, or an SDB FIS." range="15:8" value="0x00" property="RO"/>
				<Member name="tfd_sts" description="Task file status register value.&lt;br&gt;bit[7]: BSY bit. It indicates that the device is busy.&lt;br&gt;bit[6:4]: The meaning of these bits varies according to commands.&lt;br&gt;bit[3]: DRQ bit. It indicates that there is the data to be transferred in the device.&lt;br&gt;bit[2:1]: The meaning of these bits varies according to commands.&lt;br&gt;bit[0]: bit[0]: ERR bit. It indicates that an error occurs during data transfer.&lt;br&gt;The controller updates this field after receiving a D2H register FIS, a PIO setup FIS, or an SDB FIS." range="7:0" value="0x7F" property="RO"/>
				<Register offset="0x20"/>
				<Register offset="0xa0"/>
			</RegisterGroup>
			<RegisterGroup name="SATA_PORT_SIG" description="a port signature register." value="0x00000000" startoffset="0x24+n*0x80">
				<Member name="signature" description="LBA address and sector addressing. The allocated addresses are as follows:&lt;br&gt;bit[31:24]: LBA upper-bit address&lt;br&gt;bit[23:16]: LBA middle-bit address&lt;br&gt;bit[15:8]: LBA lower-bit address&lt;br&gt;bit[7:0]: number of sectors&lt;br&gt;The controller updates this register when receiving the first D2H register FIS after the hard disk is reset." range="31:0" value="0x00000000" property="RO"/>
				<Register offset="0x24"/>
				<Register offset="0xa4"/>
			</RegisterGroup>
			<RegisterGroup name="SATA_PORT_SSTS" description="a port status register." value="0x00000000" startoffset="0x028+n*0x80">
				<Member name="reserved" description="Reserved." range="31:12" value="0x00000" property="RO"/>
				<Member name="pxssts_ipm" description="Current port status.&lt;br&gt;0x0: There is no device or no communication is set up.&lt;br&gt;0x1: active&lt;br&gt;0x2: partial&lt;br&gt;0x6: slumber&lt;br&gt;Other values: reserved" range="11:8" value="0x0" property="RO"/>
				<Member name="pxssts_spd" description="Port negotiation speed status.&lt;br&gt;0x0: There is no device or no communication is set up.&lt;br&gt;0x1: Rate 1 is selected during negotiation for communication.&lt;br&gt;0x2: Rate 2 is selected during negotiation for communication.&lt;br&gt;0x3: Rate 3 is selected during negotiation for communication.&lt;br&gt;Other values: reserved" range="7:4" value="0x0" property="RO"/>
				<Member name="pxssts_det" description="Device detection and PHY status.&lt;br&gt;0x0: No device is detected and no PHY communication is set up.&lt;br&gt;0x1: A device is detected but no PHY communication is set up.&lt;br&gt;0x3: A device is detected but the PHY communication is set up.&lt;br&gt;0x4: The PHY is offline or in the built in self test (BIST) state.&lt;br&gt;Other values: reserved" range="3:0" value="0x0" property="RO"/>
				<Register offset="0x28"/>
				<Register offset="0xa8"/>
			</RegisterGroup>
			<RegisterGroup name="SATA_PORT_SCTL" description="a port control register." value="0x00000000" startoffset="0x02C+n*0x80">
				<Member name="reserved" description="Reserved." range="31:12" value="0x00000" property="RO"/>
				<Member name="pxsctl_ipm" description="Port power management status control.&lt;br&gt;0x0: There is no special requirement.&lt;br&gt;0x1: The port is not allowed to enter the partial state.&lt;br&gt;0x2: The port is not allowed to enter the slumber state.&lt;br&gt;0x3: The port is not allowed to enter the partial or slumber state.&lt;br&gt;Other values: reserved" range="11:8" value="0x0" property="RW"/>
				<Member name="pxsctl_spd" description="Port communications speed control.&lt;br&gt;0x0: There is no special requirement.&lt;br&gt;0x1: The communication rate is limited to rate 1.&lt;br&gt;0x2: The communication rate is limited to rate 2.&lt;br&gt;0x3: The communication rate is limited to rate 3.&lt;br&gt;Other values: reserved" range="7:4" value="0x0" property="RW"/>
				<Member name="pxsctl_det" description="Device detection and port initialization control.&lt;br&gt;0x0: There is no device detection or initialization request.&lt;br&gt;0x1: The port is requested to reset the initialization sequence COMRESET.&lt;br&gt;0x4: The port is forced to enter the offline state.&lt;br&gt;Other values: reserved&lt;br&gt;When pxsctl_det is set to 1, the controller transmits the COMRESET sequence to the device. In this case, software must retain the value of pxsctl_det for at least 1 ms, ensuring that the device receives the COMRESET sequence." range="3:0" value="0x0" property="RW"/>
				<Register offset="0x2c"/>
				<Register offset="0xac"/>
			</RegisterGroup>
			<RegisterGroup name="SATA_PORT_SERR" description="an error diagnosis status register." value="0x00000000" startoffset="0x30+n*0x80">
				<Member name="reserved" description="Reserved." range="31:27" value="0x00" property="RO"/>
				<Member name="diag_x" description="Device detection status.&lt;br&gt;0: No COMINIT signal transmitted from the device is detected.&lt;br&gt;1: A COMINIT signal transmitted from the device is detected." range="26" value="0x0" property="WC"/>
				<Member name="diag_f" description="Detection status of the unknown FIS.&lt;br&gt;0: No unknown FIS is received.&lt;br&gt;1: An unknown FIS is received and the cyclic redundancy check (CRC) is correct." range="25" value="0x0" property="WC"/>
				<Member name="reserved" description="Reserved." range="24" value="0x0" property="RO"/>
				<Member name="diag_s" description="Link layer error status.&lt;br&gt;0: No state transition error occurs at the link layer.&lt;br&gt;1: A state transition error occurs at the link layer." range="23" value="0x0" property="WC"/>
				<Member name="diag_h" description="Handshake error status.&lt;br&gt;0: No R_ERR primitive transmitted from the device is received.&lt;br&gt;1: One or more R_ERR primitives transmitted from the device are received." range="22" value="0x0" property="WC"/>
				<Member name="diag_c" description="CRC error status.&lt;br&gt;0: No CRC error occurs during FIS reception.&lt;br&gt;1: A CRC error occurs during FIS reception." range="21" value="0x0" property="WC"/>
				<Member name="reserved" description="Reserved." range="20" value="0x0" property="RO"/>
				<Member name="diag_b" description="Decoding error status.&lt;br&gt;0: No 8B/10B decoding error is detected.&lt;br&gt;1: An 8B/10B decoding error is detected." range="19" value="0x0" property="WC"/>
				<Member name="diag_w" description="COMWAKE status.&lt;br&gt;0: No COMWAKE signal transmitted from the device is detected.&lt;br&gt;1: A COMWAKE signal transmitted from the device is detected." range="18" value="0x0" property="WC"/>
				<Member name="diag_i" description="PHY internal error status.&lt;br&gt;0: No PHY internal error is detected.&lt;br&gt;1: A PHY internal error is detected." range="17" value="0x0" property="WC"/>
				<Member name="diag_n" description="PhyRdy signal change status.&lt;br&gt;0: The PhyRdy signal is not changed.&lt;br&gt;1: The PhyRdy signal is changed.&lt;br&gt;This bit is set to 1 when the value of the PhyRdy signal is changed from 1 to 0 or from 0 to 1." range="16" value="0x0" property="WC"/>
				<Member name="reserved" description="Reserved." range="15:11" value="0x00" property="RO"/>
				<Member name="err_p" description="SATA protocol incompliance error status.&lt;br&gt;0: All device behaviors comply with the SATA protocol.&lt;br&gt;1: Certain device behaviors do not comply with the SATA protocol." range="10" value="0x0" property="WC"/>
				<Member name="reserved" description="Reserved." range="9" value="0x0" property="RO"/>
				<Member name="err_t" description="Data integrity error status.&lt;br&gt;0: No data integrity error is detected.&lt;br&gt;1: A data integrity error is detected." range="8" value="0x0" property="WC"/>
				<Member name="reserved" description="Reserved." range="7:0" value="0x00" property="RO"/>
				<Register offset="0x30"/>
				<Register offset="0xb0"/>
			</RegisterGroup>
			<RegisterGroup name="SATA_PORT_SACT" description="an NCQ command identifier control register." value="0x00000000" startoffset="0x034+n*0x80">
				<Member name="port_sact" description="NCQ command identifier control.&lt;br&gt;Each bit of this register corresponds to a tag ID and an NCQ command in the memory. To be specific, bit[31:0] correspond to the commands of slots 31–0 and tags 31–0 respectively. The following describes the meaning of each bit by taking bit 3 as an example:&lt;br&gt;0: The slot 3 command is a non-NCQ command.&lt;br&gt;1: The slot 3 command is an NCQ command. Before setting SATA_PORT_CI bit[3] to 1, software must set SATA_PORT_SACT bit[3] to 1. After the command data transfer, the device transmits an SDB FIS. Then the controller clears SATA_PORT_SACT bit[3] based on the SActive in the FIS.&lt;br&gt;Software can set SATA_PORT_SACT only when cmd_st is 1. When cmd_st is 0, all bits of SATA_PORT_SACT are cleared." range="31:0" value="0x00000000" property="RW"/>
				<Register offset="0x34"/>
				<Register offset="0xb4"/>
			</RegisterGroup>
			<RegisterGroup name="SATA_PORT_CI" description="a command TX control register." value="0x00000000" startoffset="0x38+n*0x80">
				<Member name="port_ci" description="Control for the commands to be transmitted.&lt;br&gt;Each bit of this register corresponds to a command in the memory. To be specific, bit[31:0] correspond to the commands of slots 31–0 respectively. The following describes the meaning of each bit by taking bit 3 as an example:&lt;br&gt;0: There is no slot 3 command to be transmitted and executed.&lt;br&gt;1: A slot 3 command is created in the memory. Then the controller can transmit this command. After running this command and receiving a corresponding FIS, the controller clears SATA_PORT_CI bit[3] and the BSY, DRQ, and ERR bits in SATA_PORT_TFD.&lt;br&gt;The bits in SATA_PORT_CI can be set to 1 only when cmd_st is 1, and all bits in SATA_PORT_CI are cleared when cmd_st is 0." range="31:0" value="0x00000000" property="RW"/>
				<Register offset="0x38"/>
				<Register offset="0xb8"/>
			</RegisterGroup>
			<RegisterGroup name="SATA_PORT_SNTF" description="an async notification event indicator register." value="0x00000000" startoffset="0x3C+n*0x80">
				<Member name="reserved" description="Reserved." range="31:16" value="0x0000" property="RO"/>
				<Member name="pxsntf_pmn" description="Async notification event status.&lt;br&gt;If the controller receives an SDB FIS from the device on the PM port and the N bit in this FIS is 1, the controller sets the bit of this register corresponding to this port ID to 1.&lt;br&gt;The following describes the meaning of each bit by taking bit 3 as an example:&lt;br&gt;0: No async notification event occurs on the device whose PM port number is 3.&lt;br&gt;1: An async notification event occurs on the device whose PM port ID is 3." range="15:0" value="0x0000" property="WC"/>
				<Register offset="0x3c"/>
				<Register offset="0xbc"/>
			</RegisterGroup>
			<RegisterGroup name="SATA_PORT_FBS" description="an FIS-based switching control register." value="0x0000F000" startoffset="0x40+n*0x80">
				<Member name="reserved" description="Reserved." range="31:20" value="0x000" property="RO"/>
				<Member name="fbs_dwe" description="A fatal error occurs on the device corresponding to the current PM port. This field is configured by hardware and is valid only when PxFBS.SDE is 1." range="19:16" value="0x0" property="RO"/>
				<Member name="fbs_ado" description="Maximum number of external devices mounted over the PM during the current FIS-based switching. This field is configured by hardware. The number of PM domains corresponding to the created command should be less than the value when a command is created for optimal performance." range="15:12" value="0xF" property="RO"/>
				<Member name="fbs_dev" description="ID of the PM port to which the next command is transmitted. This field is configured by software. Software cannot transmit commands to multiple PM ports. Therefore, when a CI is created, commands cannot be transmitted to multiple PM ports. The same PM port must be used for a CI." range="11:8" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved." range="7:3" value="0x00" property="RO"/>
				<Member name="fbs_sde" description="When this field is set to 1, a fatal error occurs, and hardware considers that software processes this error first. This field is cleared by setting PxCMD.ST to 0. When PxFBS.DEC is set to 1 or PxCMD.ST is set to 0, the fbs_sde bit needs to be cleared." range="2" value="0x0" property="RO"/>
				<Member name="fbs_dec" description="When software sets this bit to 1, the HBA needs to clear the error trigger conditions and clear the commands of the outstanding corresponding to the device including PxCI and PxSACT of the device. After hardware rectifies the error, the hardware must set this bit to 0. Writing 0 to this bit by using software has no effect. Software can set this bit to 1 only when PxFBS.EN and PxFBS.SDE are 1." range="1" value="0x0" property="RW"/>
				<Member name="fbs_en" description="When this bit is set to 1, a PM is connected, and the HBA needs to enable FIB-based switching to communicate with the PM. When this bit is cleared, FIS-based switching is unavailable. Software can modify this bit only when PxCMD.ST is 0." range="0" value="0x0" property="RW"/>
				<Register offset="0x40"/>
				<Register offset="0xc0"/>
			</RegisterGroup>
			<RegisterGroup name="SATA_PORT_FIFOTH" description="an RX FIFO threshold register." value="0x00019F24" startoffset="0x044+n*0x80">
				<Member name="reserved" description="Reserved." range="31:18" value="0x0000" property="RW"/>
				<Member name="mem_ctrl" description="Timing parameter for controlling the memory&lt;br&gt;[13:11]: EMAA in the corresponding memory&lt;br&gt;[14]: EMSA in the corresponding memory&lt;br&gt;[17:15]: EMAB in the corresponding memory" range="17:11" value="0x33" property="RW"/>
				<Member name="reserved" description="Reserved." range="10" value="0x1" property="RO"/>
				<Member name="hold_seagate_bug_en" description="The test shows that some Seagate hard disks do not comply with the protocol. To be specific, CONTp is transmitted after primitives are transmitted once. This bug can be avoided by setting this bit to 1." range="9" value="0x1" property="RW"/>
				<Member name="dmac_rxfifo_th" description="Flow control threshold for the DMAC RX FIFO. During data reception, if the data amount in the DMAC FIFO is above the threshold, the controller starts to control the data flow." range="8:4" value="0x12" property="RW"/>
				<Member name="rxfifo_th_sel" description="Flow control FIFO select.&lt;br&gt;0: The flow control for the link RX FIFO is valid.&lt;br&gt;1: The flow control for the DMAC RX FIFO is valid." range="3" value="0x0" property="RW"/>
				<Member name="link_rxfifo_th" description="Flow control threshold for the link RX FIFO. During data reception, if the data amount in the DMAC FIFO is above the threshold, the controller starts to control the data flow." range="2:0" value="0x4" property="RW"/>
				<Register offset="0x44"/>
				<Register offset="0xc4"/>
			</RegisterGroup>
			<RegisterGroup name="SATA_PORT_PHYCTL1" description="PHY control register 1." value="0x002E5CB8" startoffset="0x048+n*0x80">
				<Member name="reserved" description="Reserved." range="31:28" value="0x0" property="RO"/>
				<Member name="px_tx_invert" description="Whether polarity reverse is allowed in the TX direction.&lt;br&gt;0: no&lt;br&gt;1: yes" range="27" value="0x0" property="RW"/>
				<Member name="px_nearafelb" description="Loopback mode for the BIST test." range="26" value="0x0" property="RW"/>
				<Member name="px_bpr_reset" description="Reset in BIST mode." range="25" value="0x0" property="RW"/>
				<Member name="px_rx_eq" description="Equalization setting in the RX direction." range="24:22" value="0x0" property="RW"/>
				<Member name="px_tx_amplitude_gen3" description="Amplitude of the TX signal in Gen3 mode.&lt;br&gt;The default value is 7'b1011100" range="21:15" value="0x5C" property="RW"/>
				<Member name="px_tx_amplitude_gen2" description="Amplitude of the TX signal in Gen2 mode.&lt;br&gt;The default value is 7'b1011100" range="14:8" value="0x5C" property="RW"/>
				<Member name="px_tx_amplitude_gen1" description="Amplitude of the TX signal in Gen1 mode.&lt;br&gt;The default value is 7'b1011100" range="7:1" value="0x5C" property="RW"/>
				<Member name="px_rx_invert" description="Whether polarity reverse is allowed in the RX direction.&lt;br&gt;0: no&lt;br&gt;1: yes" range="0" value="0x0" property="RW"/>
				<Register offset="0x48"/>
				<Register offset="0xc8"/>
			</RegisterGroup>
			<RegisterGroup name="SATA_PORT_PHYCTL2" description="PHY control register 2." value="0x00020555" startoffset="0x04C+n*0x80">
				<Member name="reserved" description="Reserved." range="31:19" value="0x0000" property="RO"/>
				<Member name="px_reset" description="Lane reset signal of the SerDes, async reset, active high." range="18" value="0x0" property="RW"/>
				<Member name="px_tx_preemph_gen3" description="TX preemphasis control in Gen3 mode.&lt;br&gt;The default value is 6'b100000." range="17:12" value="0x20" property="RW"/>
				<Member name="px_tx_preemph_gen2" description="TX preemphasis control in Gen2 mode.&lt;br&gt;The default value is 6'b10101." range="11:6" value="0x15" property="RW"/>
				<Member name="px_tx_preemph_gen1" description="TX preemphasis control in Gen1 mode.&lt;br&gt;The default value is 6'b10101." range="5:0" value="0x15" property="RW"/>
				<Register offset="0x4c"/>
				<Register offset="0xcc"/>
			</RegisterGroup>
			<RegisterGroup name="SATA_PORT_HBA" description="an HBA test status register." value="0x01000000" startoffset="0x050+n*0x80">
				<Member name="reserved" description="Reserved." range="31:28" value="0x0" property="RO"/>
				<Member name="p_curr_st" description="Current status of the HBA_PINIT_STATE state machine." range="27:24" value="0x1" property="RO"/>
				<Member name="reserved" description="Reserved." range="23:21" value="0x0" property="RO"/>
				<Member name="ndr_curr_st" description="Current status of the HBA_NDR_STATE state machine." range="20:16" value="0x00" property="RO"/>
				<Member name="cfis_curr_st" description="Current status of the HBA_CFIS_STATE state machine." range="15:12" value="0x0" property="RO"/>
				<Member name="reserved" description="Reserved." range="11" value="0x0" property="RO"/>
				<Member name="pio_curr_st" description="Current status of the HBA_PIO_STATE state machine." range="10:8" value="0x0" property="RO"/>
				<Member name="reserved" description="Reserved." range="7" value="0x0" property="RO"/>
				<Member name="pm_curr_st" description="Current status of the HBA_PM_STATE state machine." range="6:4" value="0x0" property="RO"/>
				<Member name="err_curr_st" description="Current status of the HBA_ERR_STATE state machine." range="3:0" value="0x0" property="RO"/>
				<Register offset="0x50"/>
				<Register offset="0xd0"/>
			</RegisterGroup>
			<RegisterGroup name="SATA_PORT_LINK" description="a link test status register." value="0x00202020" startoffset="0x054+n*0x80">
				<Member name="reserved" description="Reserved." range="31:29" value="0x0" property="RO"/>
				<Member name="link_curr_st" description="Current status of the LINK_CTL_STATE state machine." range="28:24" value="0x00" property="RO"/>
				<Member name="reserved" description="Reserved." range="23" value="0x0" property="RO"/>
				<Member name="link_df_fifo_full" description="Full flag of the link frequency difference FIFO.&lt;br&gt;0: not full&lt;br&gt;1: full" range="22" value="0x0" property="RO"/>
				<Member name="link_df_fifo_empty" description="Empty flag of the link frequency difference FIFO.&lt;br&gt;0: not empty&lt;br&gt;1: empty" range="21" value="0x1" property="RO"/>
				<Member name="link_df_fifo_count" description="Data amount in the link frequency difference FIFO." range="20:16" value="0x00" property="RO"/>
				<Member name="reserved" description="Reserved." range="15" value="0x0" property="RO"/>
				<Member name="link_rx_fifo_full" description="Full flag of the link RX FIFO.&lt;br&gt;0: not full&lt;br&gt;1: full" range="14" value="0x0" property="RO"/>
				<Member name="link_rx_fifo_empty" description="Empty flag of the link RX FIFO.&lt;br&gt;0: not empty&lt;br&gt;1: empty" range="13" value="0x1" property="RO"/>
				<Member name="link_rx_fifo_count" description="Data amount in the link RX FIFO." range="12:8" value="0x00" property="RO"/>
				<Member name="reserved" description="Reserved." range="7" value="0x0" property="RO"/>
				<Member name="link_tx_fifo_full" description="Full flag of the link TX FIFO.&lt;br&gt;0: not full&lt;br&gt;1: full" range="6" value="0x0" property="RO"/>
				<Member name="link_tx_fifo_empty" description="Empty flag of the link TX FIFO.&lt;br&gt;0: not empty&lt;br&gt;1: empty" range="5" value="0x1" property="RO"/>
				<Member name="link_tx_fifo_count" description="Data amount in the link TX FIFO." range="4:0" value="0x00" property="RO"/>
				<Register offset="0x54"/>
				<Register offset="0xd4"/>
			</RegisterGroup>
			<RegisterGroup name="SATA_PORT_DMA1" description="DMAC test status register 1." value="0x00000000" startoffset="0x058+n*0x80">
				<Member name="reserved" description="Reserved." range="31:28" value="0x0" property="RO"/>
				<Member name="txdmac_cur_state" description="Current status of the SATA_TX_DMAC state machine." range="27:24" value="0x0" property="RO"/>
				<Member name="txdmac_prd_i" description="I bit in the entry of the PRD linked list of SATA_TX_DAMC." range="23" value="0x0" property="RO"/>
				<Member name="tx_entry_dbc_cnt" description="Down counter in SATA_TX_DMAC. It indicates the number of data bytes in the current entry." range="22:0" value="0x000000" property="RO"/>
				<Register offset="0x58"/>
				<Register offset="0xd8"/>
			</RegisterGroup>
			<RegisterGroup name="SATA_PORT_DMA2" description="DMAC test status register 2." value="0x00200000" startoffset="0x05C+n*0x80">
				<Member name="reserved" description="Reserved." range="31:24" value="0x00" property="RO"/>
				<Member name="tx_data_fis_cnt" description="Down counter in SATA_TX_DMAC. It indicates the number of data FIS bytes during the operation of PIO, legacy DMA, or first party DMA. For the PIO operation, the initial value is the value of transcount in the PIO setup FIS; for the legacy DMA or first party DMA operation, the initial value is 16'h2000 (2048 DWORDs)." range="23:8" value="0x2000" property="RO"/>
				<Member name="tx_cmdh_prdtl" description="Down counter in SATA_TX_DMAC. The parameter in the command header indicates the number of entries in the PRDT." range="7:0" value="0x00" property="RO"/>
				<Register offset="0x5c"/>
				<Register offset="0xdc"/>
			</RegisterGroup>
			<RegisterGroup name="SATA_PORT_DMA3" description="DMAC test status register 3." value="0x00000000" startoffset="0x060+n*0x80">
				<Member name="tx_fpdma_tran_cnt" description="Down counter in SATA_TX_DMAC. It indicates the number of data FIS bytes during the first party DMA operation. The initial value is the value of transcount in the DMA setup FIS." range="31:0" value="0x00000000" property="RO"/>
				<Register offset="0x60"/>
				<Register offset="0xe0"/>
			</RegisterGroup>
			<RegisterGroup name="SATA_PORT_DMA4" description="DMAC test status register 4." value="0x00000000" startoffset="0x064+n*0x80">
				<Member name="reserved" description="Reserved." range="31:28" value="0x0" property="RO"/>
				<Member name="rxdmac_cur_state" description="Current status of the SATA_RX_DMAC state machine." range="27:24" value="0x0" property="RO"/>
				<Member name="rxdmac_prd_i" description="I bit in the entry of the PRD linked list of SATA_RX_DAMC." range="23" value="0x0" property="RO"/>
				<Member name="rx_entry_dbc_cnt" description="Down counter in SATA_RX_DMAC. It indicates the number of data bytes in the current entry." range="22:0" value="0x000000" property="RO"/>
				<Register offset="0x64"/>
				<Register offset="0xe4"/>
			</RegisterGroup>
			<RegisterGroup name="SATA_PORT_DMA5" description="DMAC test status register 5." value="0x00200000" startoffset="0x068+n*0x80">
				<Member name="reserved" description="Reserved." range="31:24" value="0x00" property="RO"/>
				<Member name="rx_data_fis_cnt" description="Down counter in SATA_RX_DMAC. It indicates the number of data FIS bytes during the operation of PIO, legacy DMA, or first party DMA. For the PIO operation, the initial value is the value of transcount in the PIO setup FIS; for the legacy DMA or first party DMA operation, the initial value is 0x2000 (2048 DWORDs)." range="23:8" value="0x2000" property="RO"/>
				<Member name="rx_cmdh_prdtl" description="Down counter in SATA_RX_DMAC. The parameter in the command header indicates the number of entries in the PRDT." range="7:0" value="0x00" property="RO"/>
				<Register offset="0x68"/>
				<Register offset="0xe8"/>
			</RegisterGroup>
			<RegisterGroup name="SATA_PORT_DMA6" description="DMAC test status register 6." value="0x00000000" startoffset="0x6C+n*0x80">
				<Member name="rx_fpdma_tran_cnt" description="Down counter in SATA_RX_DMAC. It indicates the number of data FIS bytes during the first party DMA operation. The initial value is the value of transcount in the DMA setup FIS." range="31:0" value="0x00000000" property="RO"/>
				<Register offset="0x6c"/>
				<Register offset="0xec"/>
			</RegisterGroup>
			<RegisterGroup name="SATA_PORT_DMA7" description="DMAC test status register 7." value="0x00050000" startoffset="0x070+n*0x80">
				<Member name="reserved" description="Reserved." range="31:22" value="0x000" property="RO"/>
				<Member name="pio_op" description="PIO operation indicator.&lt;br&gt;0: The current command is not used for the PIO operation.&lt;br&gt;1: The current command is used for the PIO operation." range="21" value="0x0" property="RO"/>
				<Member name="fpdma_op" description="First party DMA operation indicator.&lt;br&gt;0: The current command is not used for the first party DMA operation.&lt;br&gt;1: The current command is used for the first party DMA operation." range="20" value="0x0" property="RO"/>
				<Member name="dmac_rx_fifo_full" description="Full status of SATA_DMAC_RX_FIFO.&lt;br&gt;0: not full&lt;br&gt;1: full" range="19" value="0x0" property="RO"/>
				<Member name="dmac_rx_fifo_empty" description="Empty status of SATA_DMAC_RX_FIFO.&lt;br&gt;0: not empty&lt;br&gt;1: empty" range="18" value="0x1" property="RO"/>
				<Member name="dmac_tx_fifo_full" description="Full status of SATA_DMAC_TX_FIFO.&lt;br&gt;0: not full&lt;br&gt;1: full" range="17" value="0x0" property="RO"/>
				<Member name="dmac_tx_fifo_empty" description="Empty status of SATA_DMAC_TX_FIFO.&lt;br&gt;0: not empty&lt;br&gt;1: empty" range="16" value="0x1" property="RO"/>
				<Member name="dmac_rx_fifo_cnt" description="Number of data segments in SATA_DMAC_RX_FIFO (in DWORD)." range="15:8" value="0x00" property="RO"/>
				<Member name="dmac_tx_fifo_cnt" description="Number of data segments in SATA_DMAC_TX_FIFO (in DWORD)." range="7:0" value="0x00" property="RO"/>
				<Register offset="0x70"/>
				<Register offset="0xf0"/>
			</RegisterGroup>
			<RegisterGroup name="SATA_PORT_PHYCTL" description="a PHY control register." value="0x0E240000" startoffset="0x074+n*0x80">
				<Member name="test_seq_sel" description="Test mode. Parameters are set to transmit various test sequences to test eye patterns.&lt;br&gt;001: The LFTP sequence is transmitted.&lt;br&gt;010: The MFTP sequence is transmitted.&lt;br&gt;100: The HFTP sequence is transmitted.&lt;br&gt;110: The LBP sequence is transmitted." range="31:29" value="0x0" property="RW"/>
				<Member name="phy_disable" description="PHY enabled.&lt;br&gt;0: enabled&lt;br&gt;1: disabled" range="28" value="0x0" property="RW"/>
				<Member name="phy_calibrated" description="Whether to calibrate the PHY.&lt;br&gt;0: not calibrated&lt;br&gt;1: calibrated" range="27" value="0x1" property="RW"/>
				<Member name="spd_change_ack" description="Whether the rate can be switched.&lt;br&gt;0: no&lt;br&gt;1: yes" range="26" value="0x1" property="RW"/>
				<Member name="dp_rdy" description="Whether the PHY is ready to transmit data.&lt;br&gt;0: no&lt;br&gt;1: yes" range="25" value="0x1" property="RW"/>
				<Member name="bist_tx_fspd" description="Whether the clock frequency is forced to be transmitted in BIST mode.&lt;br&gt;0: not forced&lt;br&gt;1: forced" range="24" value="0x0" property="RW"/>
				<Member name="neg_mode_b" description="Negotiation mode B select.&lt;br&gt;0: not supported&lt;br&gt;1: supported" range="23" value="0x0" property="RW"/>
				<Member name="gen2_en" description="3 Gbit/s mode for the TX control signal&lt;br&gt;00: 1.5 Gbit/s mode&lt;br&gt;01: 3 Gbit/s mode&lt;br&gt;10: 6 Gbit/s mode&lt;br&gt;11: reserved" range="22:21" value="0x1" property="RW"/>
				<Member name="speed_ctrl" description="Speed control mode.&lt;br&gt;0: hardware automatic negotiation&lt;br&gt;1: software control" range="20" value="0x0" property="RW"/>
				<Member name="phy_config" description="Rate configuration file for the current PHY.&lt;br&gt;00: 1.5 Gbit/s configuration file&lt;br&gt;01: 3 Gbit/s configuration file&lt;br&gt;10: 6 Gbit/s configuration file&lt;br&gt;11: reserved" range="19:18" value="0x1" property="RW"/>
				<Member name="half_rate" description="Forced rate.&lt;br&gt;00: 1.5 Gbit/s&lt;br&gt;01: 3 Gbit/s. The prerequisite is that the device supports the 3 Gbit/s rate or higher.&lt;br&gt;10: 6 Gbit/s. The prerequisite is that the device supports the 6 Gbit/s rate or higher.&lt;br&gt;11: reserved" range="17:16" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved." range="15:0" value="0x0000" property="RO"/>
				<Register offset="0x74"/>
				<Register offset="0xf4"/>
			</RegisterGroup>
			<RegisterGroup name="SATA_PORT_PHYSTS" description="a PHY test status register." value="0x00000002" startoffset="0x078+n*0x80">
				<Member name="reserved" description="Reserved." range="31:25" value="0x00" property="RO"/>
				<Member name="ln_bslip_ackt" description="Symbol alignment bit slip response flag (bit slip response)." range="24" value="0x0" property="RO"/>
				<Member name="ln_cominit_det" description="OOB Cominit detect signal." range="23" value="0x0" property="RO"/>
				<Member name="ln_comwake_det" description="OOB Comwake detect signal." range="22" value="0x0" property="RO"/>
				<Member name="ln_sig_level_valid_" description="Valid indicator of signal level. This signal is asynchronous and is derived from analog signal detector.&lt;br&gt;0x0: No signal is detected on the lnX_rxp_i/lnX_rxm_i pin.&lt;br&gt;0x1: A signal is detected on the lnX_rxp_i/lnX_rxm_i pin." range="21" value="0x0" property="RO"/>
				<Member name="ln_ok" description="Lane OK indicator." range="20" value="0x0" property="RO"/>
				<Member name="ln_runlen_err" description="Run length error indicator." range="19" value="0x0" property="RO"/>
				<Member name="ln_ebuf_stat" description="Elastic buffer status indicator.&lt;br&gt;0x0: no error&lt;br&gt;0x1: underflow&lt;br&gt;0x2: overflow&lt;br&gt;0x3: SKP added&lt;br&gt;0x4: SKP removed" range="18:16" value="0x0" property="RO"/>
				<Member name="ln_dec_disp_err" description="8B/10B decoding disparity error Indicator.&lt;br&gt;[0]: lnX_rxdata_i[9:0]; [1]: lnX_rxdata_i[19:10]" range="15:14" value="0x0" property="RO"/>
				<Member name="ln_dec_err" description="8B/10B decoding error indicator.&lt;br&gt;[0]: lnX_rxdata_i[9:0]; [1]: lnX_rxdata_i[19:10]" range="13:12" value="0x0" property="RO"/>
				<Member name="ln_rx_locked" description="RX lock indicator.&lt;br&gt;The indicator symbol alignment logic has been locked data and related data is valid.&lt;br&gt;[0]: lnX_rxdata_i[9:0]; [1]: lnX_rxdata_i[19:10]" range="11:10" value="0x0" property="RO"/>
				<Member name="ln_k28p5_det" description="K28.5 detection indicator.&lt;br&gt;[0]: lnX_rxdata_i[9:0]; [1]: lnX_rxdata_i[19:10]&lt;br&gt;0x0: non-K28.5 word&lt;br&gt;0x1: K28.5 word" range="9:8" value="0x0" property="RO"/>
				<Member name="spd_change" description="Rate change request." range="7" value="0x0" property="RO"/>
				<Member name="link_rdy" description="Sufficient D10.2 is transmitted when this bit is 1." range="6" value="0x0" property="RO"/>
				<Member name="init_compl" description="Non-align primitive is received and initialization is complete when this bit is 1." range="5" value="0x0" property="RO"/>
				<Member name="pwr_state" description="The system is in low-power mode (partial or slumber state) when the bit is 1. In other cases, the system is in the active state." range="4" value="0x0" property="RO"/>
				<Member name="phy_comwake" description="The PHY detects COMWAKE PHY when this bit is 1." range="3" value="0x0" property="RO"/>
				<Member name="phy_cominit" description="The PHY detects COMINIT when this bit is 1." range="2" value="0x0" property="RO"/>
				<Member name="half_rate" description="Rate mode of the PHY.&lt;br&gt;0: full-speed mode&lt;br&gt;1: half -speed mode." range="1" value="0x1" property="RO"/>
				<Member name="phyrdy" description="The PHY is working properly when this bit is 1." range="0" value="0x0" property="RO"/>
				<Register offset="0x78"/>
				<Register offset="0xf8"/>
			</RegisterGroup>
		</ModuleGroup>
	</ModuleList>
	<ModuleList>
		<ModuleGroup name="SPI" i2cSupport="false" deviceId="" i2cPort="">
			<Module baseAddress="0xF8B1A000"/>
			<RegisterGroup name="SPICR0" description="SPI control register 0." value="0x0000" startoffset="0x000">
				<Member name="scr" description="Serial clock rate, ranging from 0 to 255. The field value is used to calculate the SPI TX and RX bit rates. The formula is as follows: FSPICLK/[CPSDVSR x (1 + SCR)]&lt;br&gt;CPSDVSR is an even number ranging from 2 to 254, and is specified by configuring SPICPSR." range="15:8" value="0x00" property="RW"/>
				<Member name="sph" description="SPICLKOUT phase.&lt;br&gt;For details, see section 11.8.4 &quot;Peripheral Bus Timings.&quot;" range="7" value="0x0" property="RW"/>
				<Member name="spo" description="SPICLKOUT polarity.&lt;br&gt;For details, see section 11.8.4 &quot;Peripheral Bus Timings.&quot;" range="6" value="0x0" property="RW"/>
				<Member name="frf" description="Frame format.&lt;br&gt;00: Motorola SPI frame&lt;br&gt;01: TI synchronous serial frame&lt;br&gt;10: national microwire frame&lt;br&gt;11: reserved" range="5:4" value="0x0" property="RW"/>
				<Member name="dss" description="Data bit width.&lt;br&gt;0011: 4 bits&lt;br&gt;1000: 9 bits&lt;br&gt;1101: 14 bits&lt;br&gt;0100: 5 bits&lt;br&gt;1001: 10 bits&lt;br&gt;1110: 15 bits&lt;br&gt;0101: 6 bits&lt;br&gt;1010: 11 bits&lt;br&gt;1111: 16 bits&lt;br&gt;0110: 7 bits&lt;br&gt;1011: 12 bits&lt;br&gt;0111: 8 bits&lt;br&gt;1100: 13 bits&lt;br&gt;Other values: reserved" range="3:0" value="0x0" property="RW"/>
				<Register offset="0x000"/>
			</RegisterGroup>
			<RegisterGroup name="SPICR1" description="SPI control register 1." value="0x7F00" startoffset="0x004">
				<Member name="waiten" description="Wait enable. This bit is valid when SPICR0[frf] is set to the national microwire frame format.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="15" value="0x0" property="RW"/>
				<Member name="waitval" description="Number of waiting beats between read and write operations in national microwire frame format. When the waiten bit is 1 and the frame format is national microwire, this field is valid." range="14:8" value="0x7F" property="RW"/>
				<Member name="reserved" description="Reserved." range="7:5" value="0x0" property="RW"/>
				<Member name="bigend" description="Data endian mode.&lt;br&gt;0: little endian&lt;br&gt;1: big endian" range="4" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved." range="3" value="0x0" property="RW"/>
				<Member name="ms" description="Master or slave mode. This field can be changed only when the SPI is disabled.&lt;br&gt;0: master mode (default value)&lt;br&gt;1: reserved" range="2" value="0x0" property="RW"/>
				<Member name="sse" description="SPI enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="1" value="0x0" property="RW"/>
				<Member name="lbm" description="Loopback mode.&lt;br&gt;0: The normal serial interface operation is enabled.&lt;br&gt;1: The output of the TX serial shift register internally connects to the input of the RX serial shift register." range="0" value="0x0" property="RW"/>
				<Register offset="0x004"/>
			</RegisterGroup>
			<RegisterGroup name="SPIDR" description="a data register." value="0x0000" startoffset="0x008">
				<Member name="data" description="TX or RX FIFO.&lt;br&gt;Read: RX FIFO&lt;br&gt;Write: TX FIFO&lt;br&gt;If the number of data bits is less than 16, they must be right-aligned. The TX logic ignores the unused upper bits, and the RX logic aligns the data to the right." range="15:0" value="0x0000" property="RW"/>
				<Register offset="0x008"/>
			</RegisterGroup>
			<RegisterGroup name="SPISR" description="a status register." value="0x0003" startoffset="0x00C">
				<Member name="reserved" description="Reserved." range="15:5" value="0x000" property="RW"/>
				<Member name="bsy" description="SPI busy flag.&lt;br&gt;0: idle&lt;br&gt;1: busy" range="4" value="0x0" property="RW"/>
				<Member name="rff" description="Whether the RX FIFO is full.&lt;br&gt;0: not full&lt;br&gt;1: full" range="3" value="0x0" property="RW"/>
				<Member name="rne" description="Whether the RX FIFO is not empty.&lt;br&gt;0: empty&lt;br&gt;1: not empty" range="2" value="0x0" property="RW"/>
				<Member name="tnf" description="Whether the TX FIFO is not full.&lt;br&gt;0: full&lt;br&gt;1: not full" range="1" value="0x1" property="RW"/>
				<Member name="tfe" description="Whether the TX FIFO is empty.&lt;br&gt;0: not empty&lt;br&gt;1: empty" range="0" value="0x1" property="RW"/>
				<Register offset="0x00C"/>
			</RegisterGroup>
			<RegisterGroup name="SPICPSR" description="a clock divider register." value="0x0000" startoffset="0x010">
				<Member name="reserved" description="Reserved." range="15:8" value="0x00" property="RW"/>
				<Member name="cpsdvsr" description="Clock divider. The value must be an even number ranging from 2 to 254. It depends on the frequency of the input clock SPICLK. The LSB is read as 0." range="7:0" value="0x00" property="RW"/>
				<Register offset="0x010"/>
			</RegisterGroup>
			<RegisterGroup name="SPIIMSC" description="SPIMSC is an interrupt mask register. The value 0 indicates that an interrupt is masked, andthe value 1 indicates that an interrupt is not masked." value="0x0000" startoffset="0x014">
				<Member name="reserved" description="Reserved." range="15:4" value="0x000" property="RW"/>
				<Member name="txim" description="TX FIFO interrupt mask.&lt;br&gt;0: masked when the TX FIFO is half empty or less&lt;br&gt;1: not masked when the TX FIFO is half empty or less" range="3" value="0x0" property="RW"/>
				<Member name="rxim" description="RX FIFO interrupt mask.&lt;br&gt;0: masked when the RX FIFO is half empty or less&lt;br&gt;1: not masked when the RX FIFO is half empty or less" range="2" value="0x0" property="RW"/>
				<Member name="rtim" description="RX timeout interrupt mask.&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="1" value="0x0" property="RW"/>
				<Member name="rorim" description="RX overrun interrupt mask.&lt;br&gt;0: masked&lt;br&gt;1: not masked&lt;br&gt;When the value is 1, the hardware stream control function is enabled. That is, when the RX FIFO is full, the SPI stops transmitting data." range="0" value="0x0" property="RW"/>
				<Register offset="0x014"/>
			</RegisterGroup>
			<RegisterGroup name="SPIRIS" description="a raw interrupt status register. The value 0 indicates that no interrupt is generated,and the value 1 indicates that an interrupt is generated." value="0x0008" startoffset="0x018">
				<Member name="reserved" description="Reserved." range="15:4" value="0x000" property="RO"/>
				<Member name="txris" description="Raw TX FIFO interrupt status." range="3" value="0x1" property="RO"/>
				<Member name="rxris" description="Raw RX FIFO interrupt status." range="2" value="0x0" property="RO"/>
				<Member name="rtris" description="Raw RX timeout interrupt status." range="1" value="0x0" property="RO"/>
				<Member name="rorris" description="Raw RX FIFO overrun interrupt status." range="0" value="0x0" property="RO"/>
				<Register offset="0x018"/>
			</RegisterGroup>
			<RegisterGroup name="SPIMIS" description="a masked interrupt status register. The value 0 indicates that no interrupt isgenerated, and the value 1 indicates that an interrupt is generated." value="0x0000" startoffset="0x01C">
				<Member name="reserved" description="Reserved." range="15:4" value="0x000" property="RO"/>
				<Member name="txmis" description="Masked TX FIFO interrupt status." range="3" value="0x0" property="RO"/>
				<Member name="rxmis" description="Masked RX FIFO interrupt status." range="2" value="0x0" property="RO"/>
				<Member name="rtmis" description="Masked RX timeout interrupt status." range="1" value="0x0" property="RO"/>
				<Member name="rormis" description="Masked RX FIFO overrun interrupt status." range="0" value="0x0" property="RO"/>
				<Register offset="0x01C"/>
			</RegisterGroup>
			<RegisterGroup name="SPIICR" description="an interrupt clear register. Writing 1 clears an interrupt, and writing 0 has no effect." value="0x0000" startoffset="0x020">
				<Member name="reserved" description="Reserved." range="15:2" value="0x0000" property="RO"/>
				<Member name="rtic" description="RX timeout interrupt clear." range="1" value="0x0" property="RO"/>
				<Member name="roric" description="RX overrun interrupt clear." range="0" value="0x0" property="RO"/>
				<Register offset="0x020"/>
			</RegisterGroup>
			<RegisterGroup name="SPITXFIFOCR" description="a TX FIFO control register." value="0x0009" startoffset="0x028">
				<Member name="reserved" description="Reserved." range="15:6" value="0x000" property="RW"/>
				<Member name="txintsize" description="Threshold for triggering a TX FIFO interrupt. When the amount of data in the TX FIFO is less than or equal to the value of TXINTSize, TXRIS is valid.&lt;br&gt;000: 1&lt;br&gt;001: 4&lt;br&gt;010: 8&lt;br&gt;011: 16&lt;br&gt;100: 32&lt;br&gt;101: 64&lt;br&gt;110: 64&lt;br&gt;111: 64" range="5:3" value="0x1" property="RW"/>
				<Member name="reserved" description="Reserved." range="2:0" value="0x1" property="RO"/>
				<Register offset="0x028"/>
			</RegisterGroup>
			<RegisterGroup name="SPIRXFIFOCR" description="an RX FIFO control register." value="0x0009" startoffset="0x02C">
				<Member name="reserved" description="Reserved." range="15:6" value="0x000" property="RW"/>
				<Member name="rxintsize" description="Threshold for triggering an RX FIFO interrupt. When the amount of data in the RX FIFO is greater than or equal to the value of (256 ? RXINTSize), RXRIS is valid and its length is 16 bits.&lt;br&gt;000: 1&lt;br&gt;001: 4&lt;br&gt;010: 8&lt;br&gt;011: 16&lt;br&gt;100: 32&lt;br&gt;101: 64&lt;br&gt;110: 64&lt;br&gt;111: 64" range="5:3" value="0x1" property="RW"/>
				<Member name="reserved" description="Reserved." range="2:0" value="0x1" property="RO"/>
				<Register offset="0x02C"/>
			</RegisterGroup>
		</ModuleGroup>
	</ModuleList>
	<ModuleList>
		<ModuleGroup name="UART" i2cSupport="false" deviceId="" i2cPort="">
			<Module baseAddress="0xF8B00000"/>
			<Module baseAddress="0xF8006000"/>
			<Module baseAddress="0xF8B02000"/>
			<RegisterGroup name="UART_DR" description="a UART data register that stores the received data and data to be transmitted.The RX status can be queried by reading this register." value="0x0000" startoffset="0x000">
				<Member name="reserved" description="Reserved." range="15:12" value="0x0" property="-"/>
				<Member name="oe" description="Overrun error.&lt;br&gt;0: No overrun error occurs.&lt;br&gt;1: An overrun error occurs. That is, a data segment is received when the RX FIFO is full." range="11" value="0x0" property="RO"/>
				<Member name="be" description="Break error.&lt;br&gt;0: No break error occurs.&lt;br&gt;1: A break error occurs. That is, the RX data input signal retains low longer than a full word transfer. A full word consists of a start bit, a data bit, a parity bit, and a stop bit." range="10" value="0x0" property="RO"/>
				<Member name="pe" description="Parity error.&lt;br&gt;0: No parity error occurs.&lt;br&gt;1: A parity error occurs." range="9" value="0x0" property="RO"/>
				<Member name="fe" description="Frame error.&lt;br&gt;0: No frame error occurs.&lt;br&gt;1: A frame error (namely, stop bit error) occurs." range="8" value="0x0" property="RO"/>
				<Member name="data" description="Data to be transmitted or received." range="7:0" value="0x00" property="RW"/>
				<Register offset="0x000"/>
			</RegisterGroup>
			<RegisterGroup name="UART_RSR" description="an RX status register or error clear register.&lt;/li&gt;&lt;/ul&gt;&lt;ul&gt;&lt;li&gt;It acts as the RX status register when being read.&lt;/li&gt;&lt;li&gt;It acts as the error clear register when being written.The RX status can also be obtained by reading UART_DR. The status information about thebreak, frame, and parity read from UART_DR has priority over that read from UART_RSR.That is, the status information in UART_DR changes faster than that in UART_RSR.&lt;/li&gt;&lt;/ul&gt;&lt;B&gt;CAUTION&lt;/B&gt;UART_RSR is reset when any value is written to it." value="0x00" startoffset="0x004">
				<Member name="reserved" description="Reserved." range="7:4" value="0x0" property="-"/>
				<Member name="oe" description="Overrun error.&lt;br&gt;0: No overrun error occurs.&lt;br&gt;1: An overrun error occurs.&lt;br&gt;When the FIFO is full, no data will be written to the FIFO and an overrun occurs in the shift register. Therefore, the contents in the FIFO are valid. In this case, the CPU must read the data immediately to spare the FIFO." range="3" value="0x0" property="RW"/>
				<Member name="be" description="Break error.&lt;br&gt;0: No break error occurs.&lt;br&gt;1: A break error occurs.&lt;br&gt;If the RX data input signal retains low longer than a full word transfer, a break error is considered. A full word consists of a start bit, data bit, parity bit, and stop bit." range="2" value="0x0" property="RW"/>
				<Member name="pe" description="Parity error.&lt;br&gt;0: No parity error occurs.&lt;br&gt;1: A parity error of the received data occurs.&lt;br&gt;In FIFO mode, the error is associated with the data at the top of the FIFO." range="1" value="0x0" property="RW"/>
				<Member name="fe" description="Frame error.&lt;br&gt;0: No frame error occurs.&lt;br&gt;1: An error occurs at the stop bit of the received data. The valid stop bit is 1." range="0" value="0x0" property="RW"/>
				<Register offset="0x004"/>
			</RegisterGroup>
			<RegisterGroup name="UART_FR" description="a UART flag register." value="0x0197" startoffset="0x018">
				<Member name="reserved" description="Reserved." range="15:8" value="0x01" property="-"/>
				<Member name="txfe" description="The bit definition depends on the status of UART_LCR_H[fen].&lt;br&gt;If UART_LCR_H[fen] is 0, the bit is set to 1 when the TX holding register is empty.&lt;br&gt;If UART_LCR_H[fen] is 1, the bit is set to 1 when the TX FIFO is empty." range="7" value="0x1" property="RO"/>
				<Member name="rxff" description="The bit definition depends on the status of UART_LCR_H[fen].&lt;br&gt;If UART_LCR_H[fen] is 0, the bit is set to 1 when the RX holding register is full.&lt;br&gt;If UART_LCR_H[fen] is 1, this bit is set to 1 when the RX FIFO is full." range="6" value="0x0" property="RO"/>
				<Member name="txff" description="The bit definition depends on the status of UART_LCR_H[fen].&lt;br&gt;If UART_LCR_H[fen] is 0, the bit is set to 1 when the TX holding register is full.&lt;br&gt;If UART_LCR_H[fen] is 1, the bit is set to 1 when the TX FIFO is full." range="5" value="0x0" property="RO"/>
				<Member name="rxfe" description="The bit definition depends on the status of UART_LCR_H[fen].&lt;br&gt;If UART_LCR_H[fen] is 0, the bit is set to 1 when the RX holding register is empty.&lt;br&gt;If UART_LCR_H[fen] is 1, this bit is set to 1 when the RX FIFO is empty." range="4" value="0x1" property="RO"/>
				<Member name="busy" description="UART busy/idle status.&lt;br&gt;0: The UART is idle or data transmission is complete.&lt;br&gt;1: The UART is busy in transmitting data.&lt;br&gt;If the bit is set to 1, the status is retained until the entire byte (including all stop bits) is transmitted from the shift register.&lt;br&gt;Regardless of whether the UART is enabled, this bit is set to 1 when the TX FIFO is not empty." range="3" value="0x0" property="RO"/>
				<Member name="reserved" description="Reserved." range="2:0" value="0x7" property="-"/>
				<Register offset="0x018"/>
			</RegisterGroup>
			<RegisterGroup name="UART_IBRD" description="an integer baud rate register." value="0x0000" startoffset="0x024">
				<Member name="bauddivint" description="Clock divider corresponding to the integral part of the baud rate. All bits are cleared after reset." range="15:0" value="0x0000" property="RW"/>
				<Register offset="0x024"/>
			</RegisterGroup>
			<RegisterGroup name="UART_FBRD" description="a decimal baud rate register.&lt;B&gt;CAUTION&lt;/B&gt;&lt;ul&gt;&lt;li&gt;The values of UART_IBRD and UART_FBRD can be updated only after the current datais transmitted and received completely.&lt;/li&gt;&lt;li&gt;The minimum clock divider is 1, and the maximum clock divider is 65,535 (216 ? 1). Thatis, UART_IBRD cannot be 0 and UART_FBRD is ignored in this case. If UART_FBRD isset to 0x1E and UART_IBRD is set to 0x01, the integral part of the clock divider is 30 andthe decimal part of the clock divider is 0.015625. Therefore, the clock divider is30.015625.&lt;/li&gt;&lt;li&gt;UART baud rate = Internal bus frequency/(16 x Clock divider) = Internal busfrequency/(16 x 30.015625)&lt;/li&gt;&lt;/ul&gt;" value="0x00" startoffset="0x028">
				<Member name="reserved" description="Reserved." range="7:6" value="0x0" property="-"/>
				<Member name="banddivfrac" description="Clock divider corresponding to the decimal part of the baud rate. All bits are cleared after reset." range="5:0" value="0x00" property="RW"/>
				<Register offset="0x028"/>
			</RegisterGroup>
			<RegisterGroup name="UART_LCR_H" description="a transfer mode control register. The registers UART_LCR_H,UART_FBRD are updated, UART_LCR_H must be also updated.Total Reset Value" value="0x0000" startoffset="0x02C">
				<Member name="reserved" description="Reserved." range="15:8" value="0x00" property="-"/>
				<Member name="sps" description="Parity select.&lt;br&gt;When bit 1, bit 2, and bit 7 of this register are set to 1, the parity bit is 0 during transmission and detection.&lt;br&gt;When bit 1 and bit 7 are set to 1 and bit 2 is set to 0, the parity bit is 1 during transmission and detection.&lt;br&gt;When bit 1, bit 2, and bit 7 are cleared, the stick parity bit is disabled." range="7" value="0x0" property="RW"/>
				<Member name="wlen" description="Count of bits in a transmitted or received frame.&lt;br&gt;00: 5 bits&lt;br&gt;01: 6 bits&lt;br&gt;10: 7 bits&lt;br&gt;11: 8 bits" range="6:5" value="0x0" property="RW"/>
				<Member name="fen" description="TX/RX FIFO enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="4" value="0x0" property="RW"/>
				<Member name="stp2" description="2-bit stop bit at the end of a transmitted frame.&lt;br&gt;0: There is no a 2-bit stop bit at the end of the transmitted frame.&lt;br&gt;1: There is a 2-bit stop bit at the end of the transmitted frame.&lt;br&gt;The RX logic does not check for the 2-bit stop bit during data reception." range="3" value="0x0" property="RW"/>
				<Member name="eps" description="Parity select during data transmission and reception.&lt;br&gt;0: The odd parity is generated or performed during data transmission and reception.&lt;br&gt;1: The even parity is generated or performed during data transmission and reception.&lt;br&gt;When UART_LCR_H[fen] is 0, this bit is invalid." range="2" value="0x0" property="RW"/>
				<Member name="pen" description="Parity enable.&lt;br&gt;0: The parity is disabled.&lt;br&gt;1: The parity is generated at the TX side and performed at the RX side." range="1" value="0x0" property="RW"/>
				<Member name="brk" description="Break TX.&lt;br&gt;0: invalid&lt;br&gt;1: After the current data transmission is complete, the UTXD outputs a low level continuously.&lt;br&gt;Note: This bit must retain 1 during the period of at least two full frames to ensure the break command is executed properly. In normal cases, the bit must be set to 0." range="0" value="0x0" property="RW"/>
				<Register offset="0x02C"/>
			</RegisterGroup>
			<RegisterGroup name="UART_CR" description="a UART control register.To configure UART_CR, perform the following steps:Write 0 to UART_CR[uarten] to disable the UART.Wait until the current data transmission or reception is complete.Set UART_LCR_H[fen] to 0.Configure UART_CR.Write 1 to UART_CR[uarten] to enable the UART.----End" value="0x0300" startoffset="0x030">
				<Member name="ctsen" description="CTS hardware flow control enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled. The data can be transmitted only when the nUARTCTS signal is valid." range="15" value="0x0" property="RW"/>
				<Member name="rtsen" description="RTS hardware flow control enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled. The data RX request can be sent only when the RX FIFO has free space." range="14" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved." range="13:12" value="0x0" property="-"/>
				<Member name="rts" description="Request TX.&lt;br&gt;This bit is the inversion of the status output signal nUARTRTS of the UART modem.&lt;br&gt;0: The output signal is retained.&lt;br&gt;1: When this bit is set to 1, the output signal is 0." range="11" value="0x0" property="RW"/>
				<Member name="dtr" description="Data TX ready.&lt;br&gt;This bit is the inversion of the status output signal nUARTDTR of the UART modem.&lt;br&gt;0: The output signal is retained.&lt;br&gt;1: When this bit is set to 1, the output signal is 0." range="10" value="0x0" property="RW"/>
				<Member name="rxe" description="UART RX enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled&lt;br&gt;If the UART is disabled during data reception, the current data reception is stopped abnormally." range="9" value="0x1" property="RW"/>
				<Member name="txe" description="UART TX enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled&lt;br&gt;If the UART is disabled during data transmission, the current data transmission is stopped abnormally." range="8" value="0x1" property="RW"/>
				<Member name="lbe" description="Loopback enable.&lt;br&gt;0: disabled&lt;br&gt;1: UARTTXD output is looped back to UARTRXD." range="7" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved." range="6:1" value="0x00" property="-"/>
				<Member name="uarten" description="UART enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled&lt;br&gt;If the UART is disabled during data reception and transmission, the data transfer is stopped abnormally." range="0" value="0x0" property="RW"/>
				<Register offset="0x030"/>
			</RegisterGroup>
			<RegisterGroup name="UART_IFLS" description="an interrupt FIFO threshold select register. It is used to set the triggerthreshold for the FIFO interrupt (UART_TXINTR or UART_RXINTR)." value="0x0012" startoffset="0x034">
				<Member name="reserved" description="Reserved." range="15:6" value="0x000" property="-"/>
				<Member name="rxiflsel" description="RX interrupt FIFO threshold select. An RX interrupt is triggered when any of the following conditions is met:&lt;br&gt;000: RX FIFO ≥ 1/8 x full&lt;br&gt;001: RX FIFO ≥ 1/4 x full&lt;br&gt;010: RX FIFO ≥ 1/2 x full&lt;br&gt;011: RX FIFO ≥ 3/4 x full&lt;br&gt;100: RX FIFO ≥ 7/8 x full&lt;br&gt;101?111: reserved" range="5:3" value="0x2" property="RW"/>
				<Member name="txiflsel" description="TX interrupt FIFO threshold select. A TX interrupt is triggered when any of the following conditions is met:&lt;br&gt;000: TX FIFO ≤ 1/8 x full&lt;br&gt;001: TX FIFO ≤ 1/4 x full&lt;br&gt;011: TX FIFO ≤ 3/4 x full&lt;br&gt;010: TX FIFO ≤ 1/2 x full&lt;br&gt;100: TX FIFO ≤ 7/8 x full&lt;br&gt;101?111: reserved" range="2:0" value="0x2" property="RW"/>
				<Register offset="0x034"/>
			</RegisterGroup>
			<RegisterGroup name="UART_IMSC" description="an interrupt mask register." value="0x0000" startoffset="0x038">
				<Member name="reserved" description="Reserved." range="15:11" value="0x00" property="-"/>
				<Member name="oeim" description="Mask status of the overrun error interrupt.&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="10" value="0x0" property="RW"/>
				<Member name="beim" description="Mask status of the break error interrupt.&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="9" value="0x0" property="RW"/>
				<Member name="peim" description="Mask status of the parity interrupt.&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="8" value="0x0" property="RW"/>
				<Member name="feim" description="Mask status of the frame error interrupt.&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="7" value="0x0" property="RW"/>
				<Member name="rtim" description="Mask status of the RX timeout interrupt.&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="6" value="0x0" property="RW"/>
				<Member name="txim" description="Mask status of the TX interrupt.&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="5" value="0x0" property="RW"/>
				<Member name="rxim" description="Mask status of the RX interrupt.&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="4" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved." range="3:0" value="0x0" property="-"/>
				<Register offset="0x038"/>
			</RegisterGroup>
			<RegisterGroup name="UART_RIS" description="a raw interrupt status register. The contents of this register are not affected bythe UART_IMSC register." value="0x0000" startoffset="0x03C">
				<Member name="reserved" description="Reserved." range="15:11" value="0x00" property="-"/>
				<Member name="oeris" description="Status of the raw overrun error interrupt.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="10" value="0x0" property="RO"/>
				<Member name="beris" description="Status of the raw break error interrupt.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="9" value="0x0" property="RO"/>
				<Member name="peris" description="Status of the raw parity interrupt.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="8" value="0x0" property="RO"/>
				<Member name="feris" description="Status of the raw error interrupt.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="7" value="0x0" property="RO"/>
				<Member name="rtris" description="Status of the raw RX timeout interrupt.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="6" value="0x0" property="RO"/>
				<Member name="txris" description="Status of the raw TX interrupt.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="5" value="0x0" property="RO"/>
				<Member name="rxris" description="Status of the raw RX interrupt.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="4" value="0x0" property="RO"/>
				<Member name="reserved" description="Reserved." range="3:0" value="0x0" property="-"/>
				<Register offset="0x03C"/>
			</RegisterGroup>
			<RegisterGroup name="UART_MIS" description="a masked interrupt status register. The contents of this register are the resultobtained after the raw interrupt status is ANDed with the interrupt mask status." value="0x0000" startoffset="0x040">
				<Member name="reserved" description="Reserved." range="15:11" value="0x00" property="-"/>
				<Member name="oemis" description="Status of the masked overrun error interrupt.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="10" value="0x0" property="RO"/>
				<Member name="bemis" description="Status of the masked break error interrupt.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="9" value="0x0" property="RO"/>
				<Member name="pemis" description="Status of the masked parity interrupt.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="8" value="0x0" property="RO"/>
				<Member name="femis" description="Status of the masked error interrupt.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="7" value="0x0" property="RO"/>
				<Member name="rtmis" description="Status of the masked RX timeout interrupt.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="6" value="0x0" property="RO"/>
				<Member name="txmis" description="Status of the masked TX interrupt.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="5" value="0x0" property="RO"/>
				<Member name="rxmis" description="Status of the masked RX interrupt.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="4" value="0x0" property="RO"/>
				<Member name="reserved" description="Reserved." range="3:0" value="0x0" property="-"/>
				<Register offset="0x040"/>
			</RegisterGroup>
			<RegisterGroup name="UART_ICR" description="an interrupt clear register. When 1 is written to it, the corresponding interrupt iscleared. Writing 0 has no effect." value="0x0000" startoffset="0x044">
				<Member name="reserved" description="Reserved." range="15:11" value="0x00" property="-"/>
				<Member name="oeic" description="Overrun error interrupt clear.&lt;br&gt;0: invalid&lt;br&gt;1: interrupt cleared" range="10" value="0x0" property="WO"/>
				<Member name="beic" description="Break error interrupt clear.&lt;br&gt;0: invalid&lt;br&gt;1: interrupt cleared" range="9" value="0x0" property="WO"/>
				<Member name="peic" description="Parity interrupt clear.&lt;br&gt;0: invalid&lt;br&gt;1: interrupt cleared" range="8" value="0x0" property="WO"/>
				<Member name="feic" description="Error interrupt clear.&lt;br&gt;0: invalid&lt;br&gt;1: interrupt cleared" range="7" value="0x0" property="WO"/>
				<Member name="rtic" description="RX timeout interrupt clear.&lt;br&gt;0: invalid&lt;br&gt;1: interrupt cleared" range="6" value="0x0" property="WO"/>
				<Member name="txic" description="TX interrupt clear.&lt;br&gt;0: invalid&lt;br&gt;1: interrupt cleared" range="5" value="0x0" property="WO"/>
				<Member name="rxic" description="RX interrupt clear.&lt;br&gt;0: invalid&lt;br&gt;1: interrupt cleared" range="4" value="0x0" property="WO"/>
				<Member name="reserved" description="Reserved." range="3:0" value="0x0" property="-"/>
				<Register offset="0x044"/>
			</RegisterGroup>
			<RegisterGroup name="UART_DMACR" description="a DMA control register. It is used to enable or disable the DMAs of theTX and RX FIFOs." value="0x0000" startoffset="0x048">
				<Member name="reserved" description="Reserved." range="15:3" value="0x0000" property="-"/>
				<Member name="dmaonerr" description="DMA enable for the RX channel when the UART error interrupt (UARTEINTR) occurs.&lt;br&gt;0: When the UARTEINTR is valid, the DMA output request (UARTRXDMASREQ or UARRTXDMABREQ) of the RX channel is valid.&lt;br&gt;1: When the UARTEINTR is valid, the DMA output request (UARTRXDMASREQ or UARRTXDMABREQ) of the RX channel is invalid." range="2" value="0x0" property="RW"/>
				<Member name="txdmae" description="TX FIFO DMA enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="1" value="0x0" property="RW"/>
				<Member name="rxdmae" description="RX FIFO DMA enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="0" value="0x0" property="RW"/>
				<Register offset="0x048"/>
			</RegisterGroup>
		</ModuleGroup>
	</ModuleList>
	<ModuleList>
		<ModuleGroup name="USB Device" i2cSupport="false" deviceId="" i2cPort="">
			<Module baseAddress="0xF89C0000"/>
			<RegisterGroup name="GOTGCTL" description="an Device behavior control and status query register." value="0x04C10000" startoffset="0x0000">
				<Member name="reserved" description="Reserved." range="31:28" value="0x0" property="-"/>
				<Member name="chirpen" description="Chirp on enabled&lt;br&gt;0: disabled&lt;br&gt;1: enabled&lt;br&gt;Note: This bit is valid only when OTG_BC_SUPPORT is 1. If OTG_BC_SUPPORT is not 1, this bit is reserved." range="27" value="0x0" property="RW"/>
				<Member name="multvalidbc" description="BC ACA input.&lt;br&gt;Bit[26]: rid_float&lt;br&gt;Bit[25]: rid_gnd&lt;br&gt;Bit[24]: rid_a&lt;br&gt;Bit[23]: rid_b&lt;br&gt;Bit[22]: rid_c" range="26:22" value="0x13" property="RO"/>
				<Member name="reserved" description="Reserved." range="21" value="0x0" property="RO"/>
				<Member name="otgver" description="Device version flag.&lt;br&gt;0: Device version 1.3&lt;br&gt;1: Device version 2.0" range="20" value="0x0" property="RW"/>
				<Member name="bsesvld" description="Transceiver status in device mode.&lt;br&gt;0: B_session is invalid.&lt;br&gt;1: B_session is valid." range="19" value="0x0" property="RO"/>
				<Member name="asesvld" description="Transceiver status in host mode.&lt;br&gt;0: A_session is invalid.&lt;br&gt;1: A_session is valid." range="18" value="0x0" property="RO"/>
				<Member name="dbnctime" description="Dejitter time.&lt;br&gt;0: long dejitter time&lt;br&gt;1: short dejitter time" range="17" value="0x0" property="RO"/>
				<Member name="conidsts" description="USB_ID status.&lt;br&gt;0: The device works in A-device mode.&lt;br&gt;1: The device works in B-device mode." range="16" value="0x1" property="RO"/>
				<Member name="reserved" description="Reserved." range="15:12" value="0x0" property="RO"/>
				<Member name="devhnpen" description="Device HNP enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="11" value="0x0" property="RW"/>
				<Member name="hstsethnpen" description="Host HNP enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="10" value="0x0" property="RW"/>
				<Member name="hnpreq" description="HNP request.&lt;br&gt;0: no&lt;br&gt;1: yes" range="9" value="0x0" property="RW"/>
				<Member name="hstnegscs" description="Host negotiation indicator.&lt;br&gt;0: Host negotiation fails.&lt;br&gt;1: Host negotiation is successful." range="8" value="0x0" property="RO"/>
				<Member name="bvalidovval" description="Bvalid setting.&lt;br&gt;0: Bvalid = 0&lt;br&gt;1: Bvalid = 1&lt;br&gt;When GOTGCTL[bvalidoven] is 1, this bit is valid." range="7" value="0x0" property="RW"/>
				<Member name="bvalidoven" description="Bvalid signal overwrite enable&lt;br&gt;0: Bvalid can be overwritten.&lt;br&gt;1: Bvalid cannot be overwritten." range="6" value="0x0" property="RW"/>
				<Member name="avalidovval" description="Avalid set&lt;br&gt;0: Avalid = 0&lt;br&gt;1: Avalid = 1&lt;br&gt;When GOTGCTL[avalidoven] is 1, this bit is valid." range="5" value="0x0" property="RW"/>
				<Member name="avalidoven" description="Avalid signal overwrite enable.&lt;br&gt;0: Avalid can be overwritten.&lt;br&gt;1: Avalid cannot be overwritten." range="4" value="0x0" property="RW"/>
				<Member name="vbvalidovval" description="vbusvalid setting.&lt;br&gt;0: vbusvalid = 0&lt;br&gt;1: vbusvalid = 1&lt;br&gt;When GOTGCTL[vbvalidoven] is 1, this bit is valid." range="3" value="0x0" property="RW"/>
				<Member name="vbvalidoven" description="vbusvalid signal overwrite enable.&lt;br&gt;0: vbusvalid can be overwritten.&lt;br&gt;1: vbusvalid cannot be overwritten." range="2" value="0x0" property="RW"/>
				<Member name="sesreq" description="Session request.&lt;br&gt;0: no&lt;br&gt;1: yes" range="1" value="0x0" property="RW"/>
				<Member name="sesreqscs" description="Session request status.&lt;br&gt;0: failure&lt;br&gt;1: success" range="0" value="0x0" property="RO"/>
				<Register offset="0x0000"/>
			</RegisterGroup>
			<RegisterGroup name="GOTGINT" description="an Device interrupt generation indicator/clear register." value="0x00000000" startoffset="0x0004">
				<Member name="reserved" description="Reserved." range="31:21" value="0x000" property="RO"/>
				<Member name="multvalipchng" description="An interrupt is generated when the value of at least one ACA pin changes. Setting this bit to 1 clears the interrupt.&lt;br&gt;This bit is valid only when the OTG_BC_SUPPORT is 1." range="20" value="0x0" property="RO"/>
				<Member name="dbncedone" description="An interrupt is generated when debounce is successful. Setting this bit to 1 clears the interrupt.&lt;br&gt;This bit is valid only when the HNP Capable or SRP Capable bit is set to 1." range="19" value="0x0" property="RO"/>
				<Member name="adevtoutchg" description="An interrupt is generated when waiting for the connection of device B times out. Setting this bit to 1 clears the interrupt." range="18" value="0x0" property="RO"/>
				<Member name="hstnegdet" description="An interrupt is generated when host negotiation is detected. Setting this bit to 1 clears the interrupt." range="17" value="0x0" property="RO"/>
				<Member name="reserved" description="Reserved." range="16:10" value="0x00" property="RO"/>
				<Member name="hstnegsucstschng" description="An interrupt is generated when the host negotiation request fails or is successful. Setting this bit to 1 clears the interrupt." range="9" value="0x0" property="RO"/>
				<Member name="sesreqsucstschng" description="An interrupt is generated when the session request fails or is successful. Setting this bit to 1 clears the interrupt." range="8" value="0x0" property="RO"/>
				<Member name="reserved" description="Reserved." range="7:3" value="0x00" property="RO"/>
				<Member name="sesenddet" description="An interrupt is generated when utmiotg_bvalid is deasserted. Setting this bit to 1 clears the interrupt." range="2" value="0x0" property="RO"/>
				<Member name="reserved" description="Reserved." range="1:0" value="0x0" property="RO"/>
				<Register offset="0x0004"/>
			</RegisterGroup>
			<RegisterGroup name="GAHBCFG" description="an AHB configuration register." value="0x00000000" startoffset="0x0008">
				<Member name="reserved" description="Reserved." range="31:25" value="0x00" property="RW"/>
				<Member name="invdescendianness" description="Descriptor byte invert.&lt;br&gt;0: The descriptor byte sequence is similar to the AHB master byte sequence.&lt;br&gt;1: When the AHB master byte sequence is big endian, the descriptor byte sequence is little endian, and versa vice." range="24" value="0x0" property="RW"/>
				<Member name="ahbsingle" description="Transfer in DMA mode.&lt;br&gt;0: The remaining data is transmitted based on the INCR burst size.&lt;br&gt;1: The remaining data is transmitted based on the single burst size." range="23" value="0x0" property="RW"/>
				<Member name="notialldmawrit" description="DMA write operation notification. This bit is valid only when GAHBCFG[remmemsupp] is 1." range="22" value="0x0" property="RW"/>
				<Member name="remmemsupp" description="Remote memory support." range="21" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved." range="20:8" value="0x0000"/>
				<Member name="nptxfemplvl" description="Empty status level of the non-periodic TX FIFO." range="7" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved." range="6" value="0x0"/>
				<Member name="dmaen" description="DMA mode enable.&lt;br&gt;0: The core works in slave mode.&lt;br&gt;1: The core works in DMA mode." range="5" value="0x0" property="RW"/>
				<Member name="hbstlen" description="Burst length/type for both the external and internal DMA modes.&lt;br&gt;In external DMA mode:&lt;br&gt;0000: 1 word&lt;br&gt;0001: 4 words&lt;br&gt;0010: 8 words&lt;br&gt;0011: 16 words&lt;br&gt;0100: 32 words&lt;br&gt;0101: 64 words&lt;br&gt;0110: 128 words&lt;br&gt;0111: 256 words&lt;br&gt;Other values: reserved&lt;br&gt;In internal DMA mode:&lt;br&gt;0000: single&lt;br&gt;0001: INCR&lt;br&gt;0011: INCR4&lt;br&gt;0101: INCR8&lt;br&gt;0111: INCR16&lt;br&gt;Other values: reserved" range="4:1" value="0x0" property="RW"/>
				<Member name="glblintrmsk" description="Global interrupt mask.&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="0" value="0x0" property="RW"/>
				<Register offset="0x0008"/>
			</RegisterGroup>
			<RegisterGroup name="GUSBCFG" description="a USB configuration register." value="0x00001400" startoffset="0x000C">
				<Member name="corrupttxpkt" description="Unexpected TX packet.&lt;br&gt;This bit is for debugging only and is always set to 0." range="31" value="0x0" property="WO"/>
				<Member name="forcedevmode" description="Forcible device mode.&lt;br&gt;0: normal mode&lt;br&gt;1: forcible device mode" range="30" value="0x0" property="RW"/>
				<Member name="forcehstmode" description="Forcible host mode.&lt;br&gt;0: normal mode&lt;br&gt;1: forcible host mode." range="29" value="0x0" property="RW"/>
				<Member name="txenddelay" description="TX end delay enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="28" value="0x0" property="RW"/>
				<Member name="usbtrafctl" description="USB pull-up/pull-down resistor control (traffic signaling).&lt;br&gt;0: Pull-up and pull-down resistors are attached.&lt;br&gt;1: Pull-up and pull-down resistors are detached.&lt;br&gt;Note: This bit is valid only when OTG_ENABLE_IC_USB and USBCFG [ic_usbcap] are 1." range="27" value="0x0" property="RW"/>
				<Member name="ic_usbcap" description="IC_USB enable.&lt;br&gt;0: The IC_USB PHY interface is not selected.&lt;br&gt;1: The IC_USB PHY interface is selected." range="26" value="0x0" property="RO"/>
				<Member name="ulpi" description="ULPI interface protection enable.&lt;br&gt;0: enabled&lt;br&gt;1: disabled" range="25" value="0x0" property="RW"/>
				<Member name="indicator" description="Indicator pass through.&lt;br&gt;0: The complementary output signal is determined by the vbusvalid comparator.&lt;br&gt;1: The complementary output signal is not determined by the vbusvalid comparator.&lt;br&gt;When TG_HSPHY_INTERFACE is 1, this bit is read-only.&lt;br&gt;When TG_HSPHY_INTERFACE is 0, this bit is reserved." range="24" value="0x0" property="RW"/>
				<Member name="complement" description="Indicator complement.&lt;br&gt;0: The PHY does not invert the ExternalVbusIndicator signal.&lt;br&gt;1: The PHY inverts the ExternalVbusIndicator signal." range="23" value="0x0" property="RW"/>
				<Member name="termseldlpulse" description="SRP line pulse drive.&lt;br&gt;0: utmi_txvalid drives the line pulse.&lt;br&gt;1: utmi_termsel drives the line pulse." range="22" value="0x0" property="RW"/>
				<Member name="ulpiextvbusindicator" description="ULPI external VBUS over-current indicator.&lt;br&gt;0: The PHY uses the internal vbusvalid comparator.&lt;br&gt;1: The PHY uses the external vbusvalid comparator.&lt;br&gt;This bit is valid only when OTG_HSPHY_INTERFACE is 2 or 3." range="21" value="0x0" property="RW"/>
				<Member name="ulpiextvbusdrv" description="ULPI external VBUS drive.&lt;br&gt;0: The PHY uses the internal charge pump to drive VBUS.&lt;br&gt;1: The PHY uses the external power supply to drive VBUS.&lt;br&gt;Note: This bit is valid only when OTG_HSPHY_INTERFACE is 2 or 3." range="20" value="0x0" property="RW"/>
				<Member name="ulpiclksusm" description="ULPI clock suspend.&lt;br&gt;0: The PHY disables the internal clock in suspend mode.&lt;br&gt;1: The PHY does not disable the internal clock in suspend mode.&lt;br&gt;Note: This bit is valid only when OTG_HSPHY_INTERFACE is 2 or 3." range="19" value="0x0" property="RW"/>
				<Member name="ulpiautores" description="ULPI automatic restore.&lt;br&gt;0: The PHY does not use the automatic restore feature.&lt;br&gt;1: The PHY uses the automatic restore feature.&lt;br&gt;Note: This bit is valid only when OTG_HSPHY_INTERFACE is 2 or 3." range="18" value="0x0" property="RW"/>
				<Member name="ulpifsls" description="ULPI FS/LS select.&lt;br&gt;0: ULPI interface&lt;br&gt;1: ULPI FS/LS serial interface&lt;br&gt;Note: Set GUSBCFG.ULPI_UTMI_SEL to 1 before setting this bit." range="17" value="0x0" property="RW"/>
				<Member name="otgi2csel" description="UTMI or I2C interface select.&lt;br&gt;0: UTMI USB 1.1 full-speed interface.&lt;br&gt;1: I2C interface&lt;br&gt;Note: This bit is valid only when OTG_I2C_INTERFACE is 2. Reading this bit returns 0." range="16" value="0x0" property="RW"/>
				<Member name="phylpwrclksel" description="PHY low-power clock select.&lt;br&gt;0: internal 480 MHz PLL clock&lt;br&gt;1: external 48 MHz clock" range="15" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved." range="14" value="0x0" property="-"/>
				<Member name="usbtrdtim" description="USB turnaround time.&lt;br&gt;0101: This field is set to this value when the MAC interface is a 16-bit UTMI+ interface.&lt;br&gt;1001: This field is set to this value when the MAC interface is an 8-bit UTMI+ interface&lt;br&gt;Other values: reserved" range="13:10" value="0x5" property="RW"/>
				<Member name="hnpcap" description="HNP enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="9" value="0x0" property="RW"/>
				<Member name="srpcap" description="SRP enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="8" value="0x0" property="RW"/>
				<Member name="ddrsel" description="ULPI DDR select.&lt;br&gt;0: single-rate ULPI interface&lt;br&gt;1: double-rate ULPI interface&lt;br&gt;This bit is valid only when OTG_HSPHY_INTERFACE is 2 or 3." range="7" value="0x0" property="RW"/>
				<Member name="physel" description="USB 2.0 high-speed PHY or USB 1.1 full-speed serial transceiver.&lt;br&gt;0: USB 2.0 high-speed UTMI+ or ULPI PHY&lt;br&gt;1: USB 1.1 full-speed serial transceiver&lt;br&gt;If the USB 1.1 full-speed serial transceiver is not selected, this bit is always 0 and write-only.&lt;br&gt;If the USB 2.0 high-speed PHY is not selected, this bit is always 1 and read-only.&lt;br&gt;If the preceding interface types are not selected (non-zero value), this bit is used to select the interface to be activated, and this bit can be read or written." range="6" value="0x0" property="R/RW"/>
				<Member name="fsintf" description="Full-speed serial interface select.&lt;br&gt;0: 6-pin unidirectional full-speed serial interface&lt;br&gt;1: 3-pin bidirectional full-speed serial interface&lt;br&gt;If the USB 1.1 full-speed serial transceiver is not selected, this bit is always 0 and write-only.&lt;br&gt;If the USB 1.1 full-speed interface is selected, this bit can be used to select the 3-pin or 6-pin interface and can be read or written." range="5" value="0x0" property="R/RW"/>
				<Member name="ulpi_utmi_sel" description="ULPI or UTMI select.&lt;br&gt;0: UTMI+ interface&lt;br&gt;1: ULPI interface" range="4" value="0x0" property="R/RW"/>
				<Member name="phyif" description="PHY interface.&lt;br&gt;0: 8 bits&lt;br&gt;1: 16 bits" range="3" value="0x0" property="R/RW"/>
				<Member name="toutcal" description="HS/FS timeout calibration&lt;br&gt;High-speed operations:&lt;br&gt;One 30 MHz PHY clock = 16 bit times&lt;br&gt;One 60 MHz PHY clock = 8 bit times&lt;br&gt;Full speed operation:&lt;br&gt;One 30 MHz PHY clock = 0.4 bit times&lt;br&gt;One 60 MHz PHY clock = 0.2 bit times&lt;br&gt;One 48 MHz PHY clock = 0.25 bit times" range="2:0" value="0x0" property="RW"/>
				<Register offset="0x000C"/>
			</RegisterGroup>
			<RegisterGroup name="GRSTCTL" description="a reset hardware feature register." value="0x80000000" startoffset="0x0010">
				<Member name="ahbidle" description="AHB master idle, indicating whether the AHB master state machine is idle." range="31" value="0x1" property="RO"/>
				<Member name="dmareq" description="DMA request signal, indicating that the DMA request is in progress. This bit is only for debugging." range="30" value="0x0" property="RO"/>
				<Member name="reserved" description="Reserved." range="29:11" value="0x00000"/>
				<Member name="txfnum" description="TX FIFO ID.&lt;br&gt;0x0:&lt;br&gt;In host mode, non-periodic TX FIFOs are flushed.&lt;br&gt;During shared FIFO operations, non-periodic TX FIFOs are flushed in device mode.&lt;br&gt;In dedicated FIFO mode, TX FIFO 0 is flushed in device mode.&lt;br&gt;0x1:&lt;br&gt;In host mode, periodic TX FIFOs are flushed.&lt;br&gt;During shared FIFO operations, periodic TX FIFO 1 is flushed in device mode.&lt;br&gt;In dedicated FIFO mode, TX FIFO 1 is flushed in device mode.&lt;br&gt;0x2:&lt;br&gt;During shared FIFO operations, periodic TX FIFO 2 is flushed in device mode.&lt;br&gt;In dedicated FIFO mode, TX FIFO 2 is flushed in device mode.&lt;br&gt;...&lt;br&gt;0xF:&lt;br&gt;During shared FIFO operations, periodic TX FIFO 15 is flushed in device mode.&lt;br&gt;In dedicated FIFO mode, TX FIFO 15 is flushed in device mode.&lt;br&gt;0x10:&lt;br&gt;All TX FIFOs are flushed in device or host mode." range="10:6" value="0x00" property="RW"/>
				<Member name="txfflsh" description="TX FIFO flush.&lt;br&gt;This bit can be used to refresh one or all TX FIFOs but FIFOs cannot be flushed during transaction." range="5" value="0x0" property="R_WS_SC"/>
				<Member name="rxfflsh" description="RX FIFO flush.&lt;br&gt;This bit can be used to refresh all RX FIFOs." range="4" value="0x0" property="RO"/>
				<Member name="intknqflsh" description="In token sequence learning queue flush.&lt;br&gt;This bit is valid only when OTG_EN_DED_TX_FIFO is 0." range="3" value="0x0" property="R_WS_SC"/>
				<Member name="frmcntrrst" description="Host frame counter reset.&lt;br&gt;This bit is used to reset the frame number counter. When the frame number counter is reset, the number of SOF frames is 0." range="2" value="0x0" property="RO"/>
				<Member name="reserved" description="Reserved." range="1" value="0x0" property="RO"/>
				<Member name="csftrst" description="Core soft interrupt.&lt;br&gt;1) All interrupts and the CSR register excluding the following bits are cleared:&lt;br&gt;- PCGCCTL.RstPdwnModule&lt;br&gt;- PCGCCTL.GateHclk&lt;br&gt;- PCGCCTL.PwrClmp&lt;br&gt;- PCGCCTL.StopPPhyLPwrClkSelclk&lt;br&gt;- GUSBCFG.PhyLPwrClkSel&lt;br&gt;- GUSBCFG.DDRSel&lt;br&gt;- GUSBCFG.PHYSel&lt;br&gt;- GUSBCFG.FSIntf&lt;br&gt;- GUSBCFG.ULPI_UTMI_Sel&lt;br&gt;- GUSBCFG.PHYIf&lt;br&gt;- GUSBCFG.TxEndDelay&lt;br&gt;- GUSBCFG.TermSelDLPulse&lt;br&gt;- GUSBCFG.ULPIClkSusM&lt;br&gt;- GUSBCFG.ULPIAutoRes&lt;br&gt;- GUSBCFG.ULPIFsLs&lt;br&gt;- GGPIO&lt;br&gt;- GPWRDN&lt;br&gt;- GADPCTL&lt;br&gt;- HCFG.FSLSPclkSel&lt;br&gt;- DCFG.DevSpd&lt;br&gt;- DCTL.SftDiscon&lt;br&gt;2) All module state machines are reset to the idle status, and all TX FIFOs and RX FIFOs are cleared.&lt;br&gt;3) All transactions on the AHB master are interrupted as soon as possible, and all USB transactions are immediately interrupted.&lt;br&gt;4) When the hibernation or ADP feature is enabled, the PMU module is not soft-reset by the core." range="0" value="0x0" property="RW"/>
				<Register offset="0x0010"/>
			</RegisterGroup>
			<RegisterGroup name="GINTSTS" description="a system interrupt register." value="0x08000080" startoffset="0x0014">
				<Member name="wkupint" description="Suspend/Resume detection interrupt. Setting this bit to 1 clears this interrupt." range="31" value="0x0" property="RWSC"/>
				<Member name="sessreqint" description="In host mode, an interrupt is generated when a device session request is detected.&lt;br&gt;In device mode, an interrupt is generated when utmisrp_bvalid is 1.&lt;br&gt;Setting this bit to 1 clears this interrupt." range="30" value="0x0" property="RWSC"/>
				<Member name="disconnint" description="An interrupt is generated when the system detects that the device is disconnected.&lt;br&gt;Setting this bit to 1 clears this interrupt." range="29" value="0x0" property="RWSC"/>
				<Member name="conidstschng" description="An interrupt is generated when the slot ID changes.&lt;br&gt;Setting this bit to 1 clears this interrupt." range="28" value="0x0" property="RWSC"/>
				<Member name="lpm_int" description="In device mode, an interrupt is generated when the device receives an LPM transaction and transmits a response indicating no errors.&lt;br&gt;In host mode, an interrupt is generated when the device receives an LPM transaction and transmits a response indicating no errors, or when the host core completes the preset LPM transactions.&lt;br&gt;Note: This bit is valid only when LPMCapable or OTG_ENABLE_LPM is 1.&lt;br&gt;Setting this bit to 1 clears this interrupt." range="27" value="0x1" property="RWSC"/>
				<Member name="ptxfemp" description="An interrupt is generated when the periodic TX FIFO is empty or half empty." range="26" value="0x0" property="RO"/>
				<Member name="hchint" description="In host mode, an interrupt is generated in a core channel.&lt;br&gt;This bit is cleared by clearing the corresponding status bit." range="25" value="0x0" property="RO"/>
				<Member name="prtint" description="In host mode, an interrupt is generated when the status of a port of the DWC_otg core changes.&lt;br&gt;Note: This bit is cleared by clearing the corresponding bit in the host port control and status register." range="24" value="0x0" property="RO"/>
				<Member name="resetdet" description="In device mode, an interrupt is generated when the device is suspended and the system detects that the USB module is reset in power-down module. In host mode, this interrupt is not generated.&lt;br&gt;Note: Setting this bit to 1 clears this interrupt." range="23" value="0x0" property="RWSC"/>
				<Member name="fetsusp" description="This interrupt is valid only in DMA mode. This interrupt indicates that the core stops obtaining data from IN endpoints." range="22" value="0x0" property="RWSC"/>
				<Member name="incomplpincompisoout" description="In host mode, an interrupt is generated if there are pending transactions.&lt;br&gt;In device mode, an interrupt is generated when there are isochronous OUT transfers to be completed.&lt;br&gt;Note: Setting this bit to 1 clears this interrupt." range="21" value="0x0" property="RWSC"/>
				<Member name="incompisoin" description="An interrupt is generated when there are isochronous IN transfers to be completed.&lt;br&gt;In scatter/gather DMA mode, this interrupt is not generated.&lt;br&gt;Note: Setting this bit to 1 clears this interrupt." range="20" value="0x0" property="RWSC"/>
				<Member name="oepint" description="In device mode, an interrupt is generated on an OUT endpoint. This interrupt is cleared by clearing the corresponding status bit in the DOEPINTn register." range="19" value="0x0" property="RO"/>
				<Member name="iepint" description="In device mode, an interrupt is generated on an IN endpoint. This interrupt is cleared by clearing the corresponding status bit in the DOEPINTn register." range="18" value="0x0" property="RO"/>
				<Member name="epmis" description="An interrupt is generated when endpoints mismatch. This bit is valid only during shared FIFO operations.&lt;br&gt;Note: Setting this bit to 1 clears this interrupt." range="17" value="0x0" property="RO"/>
				<Member name="rstrdoneint" description="An interrupt is caused by the restore command after hibernation.&lt;br&gt;Note: This bit is valid only when the hibernation function is enabled." range="16" value="0x0" property="RWSC"/>
				<Member name="eopf" description="Periodic frame end interrupt.&lt;br&gt;Setting this bit to 1 clears this interrupt." range="15" value="0x0" property="RWSC"/>
				<Member name="isooutdrop" description="Isochronous OUT packet drop interrupt. &lt;br&gt;Note: Setting this bit to 1 clears this interrupt" range="14" value="0x0" property="RWSC"/>
				<Member name="enumdone" description="Speed enumeration completion interrupt.&lt;br&gt;Note: Setting this bit to 1 clears this interrupt." range="13" value="0x0" property="RWSC"/>
				<Member name="usbrst" description="USB reset detection interrupt.&lt;br&gt;Note: Setting this bit to 1 clears this interrupt." range="12" value="0x0" property="RWSC"/>
				<Member name="usbsusp" description="USB suspend detection interrupt.&lt;br&gt;Note: Setting this bit to 1 clears this interrupt." range="11" value="0x0" property="RWSC"/>
				<Member name="erlysusp" description="USB idle 3 ms detection interrupt.&lt;br&gt;Note: Setting this bit to 1 clears this interrupt." range="10" value="0x0" property="RWSC"/>
				<Member name="i2cint" description="An interrupt is generated when I2C access through the I2C interface is complete.&lt;br&gt;This bit is enabled only when OTG_I2C_INTERFACE is 1.&lt;br&gt;Note: Setting this bit to 1 clears this interrupt." range="9" value="0x0" property="RWSC"/>
				<Member name="ulpickinti2cckint" description="When the ULPI Carkit interrupt is generated, the core sets the interrupt bit to 1.&lt;br&gt;This bit is valid only when OTG_ULPI_CARKIT is 1; otherwise, reading this bit returns 0.&lt;br&gt;When the I2C Carkit interrupt is generated, the core sets the interrupt bit to 1.&lt;br&gt;This bit is valid only when OTG_I2C_INTERFACE is 1; otherwise, reading this bit returns 0.&lt;br&gt;Note: Setting this bit to 1 clears this interrupt." range="8" value="0x0" property="RWSC"/>
				<Member name="goutnakeff" description="The global OUT NAK bit in the device control register is set. This interrupt is cleared by clearing the global OUT NAK bit." range="7" value="0x1" property="RO"/>
				<Member name="ginnakeff" description="An interrupt is generated when the global non-periodic IN NAK is set in the device control register." range="6" value="0x0" property="RO"/>
				<Member name="nptxfemp" description="An interrupt is generated when the non-periodic TX FIFO is empty or half empty." range="5" value="0x0" property="RO"/>
				<Member name="rxflvl" description="There is at least a pending packet to be read by the RX FIFO." range="4" value="0x0" property="RO"/>
				<Member name="sof" description="In host mode, an SOF, micro-SOF, or keep-active is being transmitted.&lt;br&gt;In device mode, an SOF token is received by the USB module." range="3" value="0x0" property="RWSC"/>
				<Member name="otgint" description="An OTG even is in progress.&lt;br&gt;This interrupt is cleared by clearing the corresponding bit in the GOTGINT register." range="2" value="0x0" property="RO"/>
				<Member name="modemis" description="Mode mismatch interrupt. &lt;br&gt;When the core works in device mode, a register in host mode needs to be accessed.&lt;br&gt;When the core works in host mode, a register in device mode needs to be accessed.&lt;br&gt;Note: Setting this bit to 1 clears this interrupt." range="1" value="0x0" property="RWSC"/>
				<Member name="curmod" description="Current mode.&lt;br&gt;0: device mode&lt;br&gt;1: host mode" range="0" value="0x0" property="RO"/>
				<Register offset="0x0014"/>
			</RegisterGroup>
			<RegisterGroup name="GINTMSK" description="a system interrupt mask register." value="0x00000000" startoffset="0x0018">
				<Member name="wkupintmsk" description="Resume/Remote wakeup detection interrupt mask.&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="31" value="0x0" property="RW"/>
				<Member name="sessreqintmsk" description="Session Request/New session detection interrupt mask.&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="30" value="0x0" property="RW"/>
				<Member name="disconnintmsk" description="Disconnect detection interrupt mask.&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="29" value="0x0" property="RW"/>
				<Member name="conidstschngmsk" description="Connector ID status change interrupt mask.&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="28" value="0x0" property="RW"/>
				<Member name="lpm_intmsk" description="LPM transaction RX interrupt mask.&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="27" value="0x0" property="RW"/>
				<Member name="ptxfempmsk" description="Periodic TX FIFO empty interrupt mask.&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="26" value="0x0" property="RW"/>
				<Member name="hchintmsk" description="Host channel interrupt mask.&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="25" value="0x0" property="RW"/>
				<Member name="prtintmsk" description="Host port interrupt mask&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="24" value="0x0" property="RW"/>
				<Member name="resetdetmsk" description="Reset detection interrupt mask.&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="23" value="0x0" property="RW"/>
				<Member name="fetsuspmsk" description="Data fetch suspended interrupt mask.&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="22" value="0x0" property="RW"/>
				<Member name="incomplpmskincompisooutmsk" description="Incomplete periodic transfer interrupt mask.&lt;br&gt;0: masked&lt;br&gt;1: not masked&lt;br&gt;Incomplete isochronous OUT transfer interrupt mask.&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="21" value="0x0" property="RW"/>
				<Member name="incompisoinmsk" description="Incomplete isochronous in transfer interrupt mask.&lt;br&gt;0: masked&lt;br&gt;1: not masked&lt;br&gt;This bit can be enabled only when periodic endpoints are enabled in dedicated TX FIFO mode." range="20" value="0x0" property="RW"/>
				<Member name="oepintmsk" description="Out endpoint interrupt mask.&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="19" value="0x0" property="RW"/>
				<Member name="iepintmsk" description="In endpoint interrupt mask.&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="18" value="0x0" property="RW"/>
				<Member name="epmismsk" description="Endpoint mismatch interrupt mask.&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="17" value="0x0" property="RW"/>
				<Member name="rstrdoneintmsk" description="Restore done interrupt mask.&lt;br&gt;0: masked&lt;br&gt;1: not masked&lt;br&gt;This bit is valid only when the hibernation function is enabled (OTG_EN_PWROPT = 2)." range="16" value="0x0" property="RW"/>
				<Member name="eopfmsk" description="End of periodic frame interrupt mask.&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="15" value="0x0" property="RW"/>
				<Member name="isooutdropmsk" description="Device only isochronous OUT packet drop interrupt mask.&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="14" value="0x0" property="RW"/>
				<Member name="enumdonemsk" description="Enumeration done interrupt mask.&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="13" value="0x0" property="RW"/>
				<Member name="usbrstmsk" description="USB reset interrupt mask.&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="12" value="0x0" property="RW"/>
				<Member name="usbsuspmsk" description="USB suspend interrupt mask.&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="11" value="0x0" property="RW"/>
				<Member name="erlysuspmsk" description="Early suspend interrupt mask.&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="10" value="0x0" property="RW"/>
				<Member name="i2cintmsk" description="I2C interrupt mask.&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="9" value="0x0" property="RW"/>
				<Member name="ulpickintmsk" description="ULPI Carkit interrupt mask.&lt;br&gt;0: masked&lt;br&gt;1: not masked&lt;br&gt;I2C Carkit interrupt mask.&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="8" value="0x0" property="RW"/>
				<Member name="goutnakeffmsk" description="Global OUT NAK effective interrupt mask.&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="7" value="0x0" property="RW"/>
				<Member name="ginnakeffmsk" description="Global non-periodic IN NAK effective interrupt mask.&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="6" value="0x0" property="RW"/>
				<Member name="nptxfempmsk" description="Non-periodic TX FIFO empty interrupt mask.&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="5" value="0x0" property="RW"/>
				<Member name="rxflvlmsk" description="RX FIFO non-empty interrupt mask.&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="4" value="0x0" property="RW"/>
				<Member name="sofmsk" description="Start of (micro) frame interrupt mask.&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="3" value="0x0" property="RW"/>
				<Member name="otgintmsk" description="Device interrupt mask.&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="2" value="0x0" property="RW"/>
				<Member name="modemismsk" description="Mode mismatch interrupt mask.&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="1" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved." range="0" value="0x0" property="RW"/>
				<Register offset="0x0018"/>
			</RegisterGroup>
			<RegisterGroup name="GRXSTSR" description="an RX status debugging read register." value="0x00000000" startoffset="0x001C">
				<Member name="reserved_devicemode" description="Reserved." range="31:25" value="0x00" property="-"/>
				<Member name="fn_devicemode" description="Number of frames." range="24:21" value="0x0" property="RO"/>
				<Member name="pktsts_devicemode" description="Data packet status.&lt;br&gt;0001: global OUT NAK (interrupt triggered)&lt;br&gt;0010: IN data packet received&lt;br&gt;0011: IN transfer completion (interrupt triggered)&lt;br&gt;0101: data toggle error (interrupt triggered)&lt;br&gt;0111: channel stop (interrupt triggered)&lt;br&gt;Other values: reserved" range="20:17" value="0x0" property="RO"/>
				<Member name="dpid_devicemode" description="Data PID of the received packet.&lt;br&gt;00: DATA 0&lt;br&gt;10: DATA 1&lt;br&gt;01: DATA 2&lt;br&gt;11: MDATA" range="16:15" value="0x0" property="RO"/>
				<Member name="bcnt_devicemode" description="Byte size of the received IN data packets." range="14:4" value="0x000" property="RO"/>
				<Member name="chnum_devicemode" description="Number of channels from which the current data packets are received." range="3:0" value="0x0" property="RO"/>
				<Register offset="0x001C"/>
			</RegisterGroup>
			<RegisterGroup name="GRXSTSP" description="an RX status read&amp;pop register." value="0x00000000" startoffset="0x0020">
				<Member name="reserved_devicemode" description="Reserved." range="31:25" value="0x00" property="-"/>
				<Member name="fn_devicemode" description="Number of frames." range="24:21" value="0x0" property="RO"/>
				<Member name="pktsts_devicemode" description="Data packet status.&lt;br&gt;0001: global OUT NAK (interrupt triggered)&lt;br&gt;0010: IN data packet received&lt;br&gt;0011: IN transfer completion (interrupt triggered)&lt;br&gt;0101: data toggle error (interrupt triggered)&lt;br&gt;0111: channel stop (interrupt triggered)&lt;br&gt;Other values: reserved" range="20:17" value="0x0" property="RO"/>
				<Member name="dpid_devicemode" description="Data PID of the received packet.&lt;br&gt;00: DATA 0&lt;br&gt;10: DATA 1&lt;br&gt;01: DATA 2&lt;br&gt;11: MDATA" range="16:15" value="0x0" property="RO"/>
				<Member name="bcnt_devicemode" description="Byte size of the received IN data packets." range="14:4" value="0x000" property="RO"/>
				<Member name="chnum_devicemode" description="Number of channels from which the current data packets are received." range="3:0" value="0x0" property="RO"/>
				<Register offset="0x0020"/>
			</RegisterGroup>
			<RegisterGroup name="GRXFSIZ" description="an RX FIFO size configuration register." value="0x00000211" startoffset="0x0024">
				<Member name="reserved" description="Reserved." range="31:16" value="0x0000" property="RO"/>
				<Member name="rxfdep" description="RX FIFO depth. It ranges from 16 to 32,768." range="15:0" value="0x0211" property="R/RW"/>
				<Register offset="0x0024"/>
			</RegisterGroup>
			<RegisterGroup name="GNPTXFSIZ" description="a non-periodic TX FIFO size configuration register." value="0x01000211" startoffset="0x0028">
				<Member name="ineptxf0dep" description="Depth of IN endpoint TX FIFO 0. It ranges from 16 to 32,768." range="31:16" value="0x0100" property="RW"/>
				<Member name="ineptxf0staddr" description="Start address for the TX RAM of IN endpoint FIFO 0." range="15:0" value="0x0211" property="RW"/>
				<Register offset="0x0028"/>
			</RegisterGroup>
			<RegisterGroup name="GNPTXSTS" description="a non-periodic TX FIFO and non-periodic TX request query register." value="0x00080100" startoffset="0x002C">
				<Member name="reserved" description="Reserved." range="31" value="0x0" property="-"/>
				<Member name="nptxqtop" description="Non-periodic TX request queue top.&lt;br&gt;Bit[30:27]: number of channels or endpoints&lt;br&gt;bit[26:25]:&lt;br&gt;00: IN/OUT token&lt;br&gt;01: zero-length TX packet (device IN/host OUT)&lt;br&gt;10: PING/CSPLIT token&lt;br&gt;11: channel stop command&lt;br&gt;Bit[24]: stop (the selected channel or endpoint is used for attempting)" range="30:24" value="0x00" property="RO"/>
				<Member name="nptxqspcavail" description="Available space for the non-periodic TX request queue.&lt;br&gt;0x0: The non-periodic TX request queue is full.&lt;br&gt;0x1: One location is available.&lt;br&gt;0x2: Two locations are available.&lt;br&gt;0xn: n locations (0 ≤ n ≤ 8) are available. &lt;br&gt;Other values: reserved" range="23:16" value="0x08" property="RO"/>
				<Member name="nptxfspcavail" description="Total available space for the non-periodic TX request queue.&lt;br&gt;0x0: The non-periodic TX FIFO is Full.&lt;br&gt;0x1: One word is available.&lt;br&gt;0x2: Two words available.&lt;br&gt;0xn: n words (0 ≤ n ≤ 32,768) are available.&lt;br&gt;0x8000: 32,768 words are available.&lt;br&gt;Other values: reserved" range="15:0" value="0x0100" property="RO"/>
				<Register offset="0x002C"/>
			</RegisterGroup>
			<RegisterGroup name="GI2CCTL" description="an I2C access register." value="0x00000000" startoffset="0x0030">
				<Member name="bsydne" description="I2C Busy/Done.&lt;br&gt;0: Done&lt;br&gt;1: busy" range="31" value="0x0" property="RWSC"/>
				<Member name="rw" description="Read/Write indicator.&lt;br&gt;0: write&lt;br&gt;1: read" range="30" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved." range="29" value="0x0" property="RW"/>
				<Member name="i2cdatse0" description="USB mode of the FS interface.&lt;br&gt;0: VP_VM USB mode&lt;br&gt;1: DAT_SE0 USB mode" range="28" value="0x0" property="RW"/>
				<Member name="i2cdevadr" description="I2C device address.&lt;br&gt;00: 7'h2C&lt;br&gt;01: 7'h2D&lt;br&gt;10: 7'h2E&lt;br&gt;11: 7'h2F" range="27:26" value="0x0" property="RW"/>
				<Member name="i2csuspctl" description="I2C suspend control.&lt;br&gt;0: utmi_suspend_n is used.&lt;br&gt;1: The suspend bit in the PHY register is edited by using the I2C write function." range="25" value="0x0" property="RW"/>
				<Member name="ack" description="I2C ACK.&lt;br&gt;0: NAK&lt;br&gt;1: ACK" range="24" value="0x0" property="RO"/>
				<Member name="i2cen" description="I2C transaction enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="23" value="0x0" property="RW"/>
				<Member name="addr" description="I2C slave address." range="22:16" value="0x00" property="RW"/>
				<Member name="regaddr" description="I2C register address." range="15:8" value="0x00" property="RW"/>
				<Member name="rwdata" description="I2C read//write data." range="7:0" value="0x00" property="RW"/>
				<Register offset="0x0030"/>
			</RegisterGroup>
			<RegisterGroup name="GPVNDCTL" description="a PHY vendor control register." value="0x00000000" startoffset="0x0034">
				<Member name="disulpidrvr" description="ULPI interface enable.&lt;br&gt;0: enabled&lt;br&gt;1: disabled&lt;br&gt;Note: This bit is valid only when OTG_ULPI_CARKIT is 1. Otherwise, reading this bit returns 0." range="31" value="0x0" property="RWSC"/>
				<Member name="reserved" description="Reserved." range="30:28" value="0x0" property="-"/>
				<Member name="vstsdone" description="Vendor control access (done).&lt;br&gt;0: The new register request is set.&lt;br&gt;1: Vendor control access ends." range="27" value="0x0" property="RWSC"/>
				<Member name="vstsbsy" description="Vendor control access (busy).&lt;br&gt;0: Vendor control access ends.&lt;br&gt;1: Vendor control access is in progress." range="26" value="0x0" property="RO"/>
				<Member name="newregreq" description="New vendor control access&lt;br&gt;0: no access request&lt;br&gt;1: new vendor control access request" range="25" value="0x0" property="RWSC"/>
				<Member name="reserved" description="Reserved." range="24:23" value="0x0" property="-"/>
				<Member name="regwr" description="Register read/write.&lt;br&gt;0: read&lt;br&gt;1: write" range="22" value="0x0" property="RW"/>
				<Member name="regaddr" description="Register access address." range="21:16" value="0x00" property="RW"/>
				<Member name="vctrlextregaddr" description="Address for the UTMI+ vendor control register.&lt;br&gt;[15:12]: 4-bit parallel output bus addressing&lt;br&gt;[11:8]: utmi_vcontrol[3:0]" range="15:8" value="0x00" property="RW"/>
				<Member name="regdata" description="Register data.&lt;br&gt;This bit is valid after the Vstatus Done bit is set." range="7:0" value="0x00" property="RW"/>
				<Register offset="0x0034"/>
			</RegisterGroup>
			<RegisterGroup name="GGPIO" description="a GPIO register." value="0x00000000" startoffset="0x0038">
				<Member name="gpo" description="General-purpose output, which is driven by gp_o[15:0] of the core." range="31:16" value="0x0000" property="RW"/>
				<Member name="gpi" description="General-purpose input, which is driven by gp_i[15:0] of the core." range="15:0" value="0x0000" property="RW"/>
				<Register offset="0x0038"/>
			</RegisterGroup>
			<RegisterGroup name="GUID" description="a user ID register." value="0x00000000" startoffset="0x003C">
				<Member name="userid" description="User ID." range="31:0" value="0x00000000" property="RW"/>
				<Register offset="0x003C"/>
			</RegisterGroup>
			<RegisterGroup name="GSNPSID" description="a Synopsys ID query register." value="0x00000000" startoffset="0x0040">
				<Member name="synopsysid" description="ID of the current DWC_otg core." range="31:0" value="0x00000000" property="RW"/>
				<Register offset="0x0040"/>
			</RegisterGroup>
			<RegisterGroup name="GHWCFG1" description="user hardware configuration register 1." value="0x00000000" startoffset="0x0044">
				<Member name="epdir" description="Endpoint direction.&lt;br&gt;The endpoint direction is expressed by two bits.&lt;br&gt;Endpoint&lt;br&gt;Bits [31:30]: direction of endpoint 15&lt;br&gt;Bits [29:28]: direction of endpoint 14&lt;br&gt;...&lt;br&gt;Bits [3:2]: direction of endpoint 1&lt;br&gt;Bits [1:0]: direction of endpoint 0 (always bidirectional)&lt;br&gt;Direction&lt;br&gt;00: bidirectional (IN and OUT) endpoint&lt;br&gt;01: IN endpoint&lt;br&gt;10: OUT endpoint&lt;br&gt;11: reserved" range="31:0" value="0x00000000" property="RO"/>
				<Register offset="0x0044"/>
			</RegisterGroup>
			<RegisterGroup name="GHWCFG2" description="user hardware configuration register 2." value="0x2284C850" startoffset="0x0048">
				<Member name="otg_enable_ic_usb" description="IC_USB select enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="31" value="0x0" property="RO"/>
				<Member name="tknqdepth" description="Depth of the IN token sequence learning queue in device mode.&lt;br&gt;The value range is 0?30." range="30:26" value="0x08" property="RO"/>
				<Member name="ptxqdepth" description="Depth of the periodic request queue in host mode.&lt;br&gt;00: 2&lt;br&gt;01: 4&lt;br&gt;10: 8&lt;br&gt;11: 16" range="25:24" value="0x2" property="RO"/>
				<Member name="nptxqdepth" description="Depth of the non-periodic request queue.&lt;br&gt;00: 2&lt;br&gt;01: 4&lt;br&gt;10: 8&lt;br&gt;Other values: reserved" range="23:22" value="0x2" property="RO"/>
				<Member name="reserved" description="Reserved." range="21" value="0x0"/>
				<Member name="multiprocintrpt" description="Multi-processor interrupt enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="20" value="0x0" property="RW"/>
				<Member name="dynfifosizing" description="FIFO size dynamic change enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="19" value="0x0" property="RO"/>
				<Member name="periosupport" description="Periodic OUT channel support in host mode.&lt;br&gt;0: not supported&lt;br&gt;1: supported" range="18" value="0x1" property="RO"/>
				<Member name="numhstchnl" description="Number of host channels.&lt;br&gt;0 – 15: The value 0 indicates one channel, and the value 15 indicates 16 channels." range="17:14" value="0x3" property="RO"/>
				<Member name="numdeveps" description="Number of endpoints (except endpoint 0).&lt;br&gt;The value range is 1?15." range="13:10" value="0x2" property="RO"/>
				<Member name="fsphytype" description="Type of the full-speed PHY interface.&lt;br&gt;00: The full-speed interface is not supported.&lt;br&gt;01: The full-speed interface is supported.&lt;br&gt;10: FS pins share with UTMI+ pins.&lt;br&gt;11: FS pins share with ULPI pins." range="9:8" value="0x0" property="RO"/>
				<Member name="hsphytype" description="Type of the high-speed PHY interface.&lt;br&gt;00: high-speed interface not supported&lt;br&gt;01: UTMI+&lt;br&gt;10: ULPI&lt;br&gt;11: UTMI+ and ULPI" range="7:6" value="0x1" property="RO"/>
				<Member name="singpnt" description="Point-to-point.&lt;br&gt;0: multi-point application (hub and split supported)&lt;br&gt;1: single-point application (hub and split not supported)" range="5" value="0x0" property="RO"/>
				<Member name="otgarch" description="Device architecture.&lt;br&gt;00: slave-only&lt;br&gt;01: external DMA&lt;br&gt;10: internal DMA&lt;br&gt;Other values: reserved" range="4:3" value="0x2" property="RO"/>
				<Member name="otgmode" description="Operating mode.&lt;br&gt;000: HNP- and SRP-capable OTG (host&amp;device)&lt;br&gt;001: SRP-capable OTG (host&amp;device)&lt;br&gt;010: non-HNP and non-SRP capable OTG (host&amp;device)&lt;br&gt;011: SRP-capable device&lt;br&gt;100: non-OTG device&lt;br&gt;101: SRP-capable host&lt;br&gt;110: non-OTG host&lt;br&gt;Other values: reserved" range="2:0" value="0x0" property="RO"/>
				<Register offset="0x0048"/>
			</RegisterGroup>
			<RegisterGroup name="GHWCFG3" description="user hardware configuration register 3." value="0x050154E8" startoffset="0x004C">
				<Member name="dfifodepth" description="DFIFO DEPTH. The value range is 32?32,768." range="31:16" value="0x0501" property="RO"/>
				<Member name="lpmmode" description="LPM mode select." range="15" value="0x0" property="RO"/>
				<Member name="bcsupport" description="Whether the device controller supports the battery charger.&lt;br&gt;0: not supported&lt;br&gt;1: supported" range="14" value="0x1" property="RO"/>
				<Member name="hsicmode" description="HSIC mode select.&lt;br&gt;0: The HSIC-capable shares with the UTMI PHY interface&lt;br&gt;1: The HSIC mode is not selected." range="13" value="0x0" property="RO"/>
				<Member name="adpsupport" description="Whether the device controller has an ADP logic.&lt;br&gt;0: no&lt;br&gt;1: yes" range="12" value="0x1" property="RO"/>
				<Member name="rsttype" description="Reset mode of clock always blocks.&lt;br&gt;0: asynchronous reset&lt;br&gt;1: synchronous reset" range="11" value="0x0" property="RO"/>
				<Member name="optfeature" description="Feature removal.&lt;br&gt;Features include the user ID register, GPIO interface ports, and SOF toggle and counter ports.&lt;br&gt;0: not removed&lt;br&gt;1: removed" range="10" value="0x1" property="RO"/>
				<Member name="vndctlsupt" description="Vendor control interface support.&lt;br&gt;0: not supported&lt;br&gt;1: supported" range="9" value="0x0" property="RO"/>
				<Member name="i2cintsel" description="I2C interface select.&lt;br&gt;0: not selected&lt;br&gt;1: selected" range="8" value="0x0" property="RO"/>
				<Member name="otgen" description="Device function enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="7" value="0x1" property="RO"/>
				<Member name="pktsizewidth" description="Data packet width.&lt;br&gt;000: 4 bits&lt;br&gt;001: 5 bits&lt;br&gt;010: 6 bits&lt;br&gt;011: 7 bits&lt;br&gt;100: 8 bits&lt;br&gt;101: 9 bits&lt;br&gt;110: 10 bits&lt;br&gt;Other values: reserved" range="6:4" value="0x6" property="RO"/>
				<Member name="xfersizewidth" description="Transfer width.&lt;br&gt;0000: 11 bits&lt;br&gt;0001: 12 bits&lt;br&gt;1000: 19 bits&lt;br&gt;Other values: reserved" range="3:0" value="0x8" property="RO"/>
				<Register offset="0x004C"/>
			</RegisterGroup>
			<RegisterGroup name="GHWCFG4" description="user hardware configuration register 4." value="0x46008020" startoffset="0x0050">
				<Member name="descdma" description="Scatter/Gather DMA.&lt;br&gt;0: no dynamic configuration&lt;br&gt;1: dynamic configuration" range="31" value="0x0" property="RO"/>
				<Member name="descdmaen" description="PAD slew rate.&lt;br&gt;0: fast&lt;br&gt;1: slow" range="30" value="0x1" property="RO"/>
				<Member name="ineps" description="Number of IN endpoints in device mode.&lt;br&gt;0: 1 IN Endpoint&lt;br&gt;1: 2 IN Endpoints&lt;br&gt;...&lt;br&gt;15: 16 IN Endpoints" range="29:26" value="0x1" property="RO"/>
				<Member name="dedfifomode" description="Dedicated TX FIFO enable for device IN endpoints.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="25" value="0x1" property="RO"/>
				<Member name="sessendfltr" description="session_end filter enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="24" value="0x0" property="RO"/>
				<Member name="bvalidfltr" description="b_valid filter enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="23" value="0x0" property="RO"/>
				<Member name="avalidfltr" description="a_valid filter enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="22" value="0x0" property="RO"/>
				<Member name="vbusvalidfltr" description="VBUS valid filter enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="21" value="0x0" property="RO"/>
				<Member name="iddgfltr" description="IDDIG filter enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="20" value="0x0" property="RO"/>
				<Member name="numctleps" description="Number of endpoints excluding endpoint 0 in device mode&lt;br&gt;The value range is 0?15." range="19:16" value="0x0" property="RO"/>
				<Member name="phydatawidth" description="Data width of the UTMI+ PHY/ULPI-to-internal UTMI+ wrapper.&lt;br&gt;00: 8 bits&lt;br&gt;01: 16 bits&lt;br&gt;10: 8 bit or 16 bits, which is configured by using software&lt;br&gt;Other values: reserved" range="15:14" value="0x2" property="RO"/>
				<Member name="reserved" description="Reserved." range="13:8" value="0x00" property="RO"/>
				<Member name="extndedhibernation" description="Extended hibernation enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="7" value="0x0" property="RO"/>
				<Member name="hibernation" description="Hibernation enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="6" value="0x0" property="RO"/>
				<Member name="ahbfreq" description="Whether the minimum AHB frequency is lower than 60 MHz.&lt;br&gt;0: no&lt;br&gt;1: yes" range="5" value="0x1" property="RO"/>
				<Member name="partialpwrdn" description="Partial power down enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="4" value="0x0" property="RO"/>
				<Member name="numdevperioeps" description="Number of periodic IN endpoints in device mode.&lt;br&gt;The value range is 0?15." range="3:0" value="0x0" property="RO"/>
				<Register offset="0x0050"/>
			</RegisterGroup>
			<RegisterGroup name="GLPMCFG" description="an LPM configuration register." value="0x00000000" startoffset="0x0054">
				<Member name="invselhsic" description="HSIC select (by using HSIC-invert)enable.&lt;br&gt;If if_sel_hsic is 1:&lt;br&gt;1: disabled&lt;br&gt;0: enabled&lt;br&gt;If if_sel_hsic is 0:&lt;br&gt;1: enabled&lt;br&gt;0: disabled" range="31" value="0x0" property="RW"/>
				<Member name="hsiccon" description="HSIC-connect.&lt;br&gt;Host mode: When this bit is set to 1, the bus HSIC is driven to idle status and waits for the HSIC connect sequence transmitted from the device.&lt;br&gt;Device mode: When this bit is set to 1, the device waits from the HSIC idle line state on the bus. The HSIC connection starts after the idle line state occurs.&lt;br&gt;Note: This bit is valid only when OTG_ENABLE_HSIC is 1; otherwise, reading this bit returns 0." range="30" value="0x0" property="RW"/>
				<Member name="rstrslpsts" description="Restore SlpSts.&lt;br&gt;0: The core enters the shallow sleep mode.&lt;br&gt;1: The core enters the deep sleep mode." range="29" value="0x0" property="RW"/>
				<Member name="enbesl" description="Best effort service latency (BESL) enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="28" value="0x0" property="RW"/>
				<Member name="lpm_retrycnt_sts" description="LPM retry count.&lt;br&gt;This field is used to count the remaining retries." range="27:25" value="0x0" property="RO"/>
				<Member name="sndlpm" description="LPM transaction TX." range="24" value="0x0" property="RWSC"/>
				<Member name="lpm_retry_cnt" description="LPM retry count statistics.&lt;br&gt;When a device provides error information, this field shows the LPM retries of the host before the device validity signal arrives." range="23:21" value="0x0" property="RW"/>
				<Member name="lpm_chnl_indx" description="LPM channel index.&lt;br&gt;The number of LPM transaction channels is provided. The core automatically calculates the device address and number of endpoints based on the LPM channel index." range="20:17" value="0x0" property="RW"/>
				<Member name="l1resumeok" description="Resume from the sleep state.&lt;br&gt;0: resume&lt;br&gt;1: not resumed" range="16" value="0x0" property="RO"/>
				<Member name="slpsts" description="Port sleep state.&lt;br&gt;0: resume&lt;br&gt;1: sleep" range="15" value="0x0" property="RO"/>
				<Member name="corel1res" description="LPM response.&lt;br&gt;In device mode, this field reflects the response to the LPM transaction.&lt;br&gt;In host mode, this field indicates the handshake response from the device during LPM transaction.&lt;br&gt;11: ACK&lt;br&gt;10: NYET&lt;br&gt;01: STALL&lt;br&gt;00: error (no handshake response)" range="14:13" value="0x0" property="RO"/>
				<Member name="hird_thres" description="BESL or HIRD threshold." range="12:8" value="0x00" property="RW"/>
				<Member name="enblslpm" description="utmi_sleep_n enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="7" value="0x0" property="RW"/>
				<Member name="bremotewake" description="Remote wake enable.&lt;br&gt;In host mode, the enable signal is transmitted from the wIndex field of the LPM transaction.&lt;br&gt;In device mode (read-only), when the ACK, NYET, or STALL response is transmitted to the LPM transaction, this bit is updated together with the received LPM token, bRemoteWake, and bmAttribute." range="6" value="0x0" property="RW"/>
				<Member name="hird" description="When EnBESL is 0:&lt;br&gt;Host-initiated resume period.&lt;br&gt;In host mode, this field is assigned by the LPM transaction.&lt;br&gt;In device mode, this field is updated by LPM token HIRD bmAttribute.&lt;br&gt;Sl. No HIRD[3:0] THIRD (μs)&lt;br&gt;1    4'b0000     50&lt;br&gt;2    4'b0001     125&lt;br&gt;3    4'b0010     200&lt;br&gt;4    4'b0011     275&lt;br&gt;5    4'b0100     350&lt;br&gt;6    4'b0101     425&lt;br&gt;7    4'b0110     500&lt;br&gt;8    4'b0111     575&lt;br&gt;9    4'b1000     650&lt;br&gt;10   4'b1001     725&lt;br&gt;11   4'b1010     800&lt;br&gt;12   4'b1011     875&lt;br&gt;13   4'b1100     950&lt;br&gt;14   4'b1101     1025&lt;br&gt;15   4'b1110     1100&lt;br&gt;16   4'b1111     1175&lt;br&gt;When EnBESL is 1:&lt;br&gt;In host mode, the BESL value is transmitted to the LPM transaction&lt;br&gt;In device mode, this field is updated by LPM token BESL bmAttribute." range="5:2" value="0x0" property="RW"/>
				<Member name="appl1res" description="LPM response.&lt;br&gt;0: NYET&lt;br&gt;1: ACK" range="1" value="0x0" property="RW"/>
				<Member name="lpmcap" description="LPM enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="0" value="0x0" property="RW"/>
				<Register offset="0x0054"/>
			</RegisterGroup>
			<RegisterGroup name="GPWRDN" description="a power down register." value="0x13200010" startoffset="0x0058">
				<Member name="reserved" description="Reserved." range="31:29" value="0x0" property="-"/>
				<Member name="multvalidbc" description="BC ACA input.&lt;br&gt;Bit 28: rid_float&lt;br&gt;Bit 27: rid_gnd&lt;br&gt;Bit 26: rid_a&lt;br&gt;Bit 25: rid_b&lt;br&gt;Bit 24: rid_c" range="28:24" value="0x13" property="RO"/>
				<Member name="adpint" description="An interrupt is generated when the ADP is in progress.&lt;br&gt;Setting this bit to 1 clears this interrupt." range="23" value="0x0" property="RWSC"/>
				<Member name="bsessvld" description="B session validity.&lt;br&gt;0: B-valid = 0&lt;br&gt;1: B-valid = 1" range="22" value="0x0" property="RO"/>
				<Member name="iddig" description="IDDIG signal status indicator.&lt;br&gt;Current operating mode.&lt;br&gt;0: host mode&lt;br&gt;1: device mode" range="21" value="0x1" property="RO"/>
				<Member name="linestate" description="Current line state indicator.&lt;br&gt;00: DM = 0, DP = 0&lt;br&gt;01: DM = 0, DP = 1&lt;br&gt;10: DM = 1, DP = 0&lt;br&gt;11: undefined" range="20:19" value="0x0" property="RO"/>
				<Member name="stschngintmsk" description="StsChng interrupt mask.&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="18" value="0x0" property="RW"/>
				<Member name="stschngint" description="StsChng interrupt. &lt;br&gt;The bit indicates whether the status of the IDDIG or BSessVld signal changes.&lt;br&gt;0: not changed&lt;br&gt;1: changed" range="17" value="0x0" property="RWSC"/>
				<Member name="srpdetectmsk" description="SRP detection interrupt mask." range="16" value="0x0" property="RW"/>
				<Member name="srpdetect" description="SRP detection.&lt;br&gt;0: not detected&lt;br&gt;1: detected" range="15" value="0x0" property="RWSC"/>
				<Member name="conndetmsk" description="Connection detection interrupt mask.&lt;br&gt;0: masked&lt;br&gt;1: not masked&lt;br&gt;This bit is valid only when OTG_EN_PWROPT is 2." range="14" value="0x0" property="RW"/>
				<Member name="connectdet" description="Connection detection.&lt;br&gt;0: disconnected&lt;br&gt;1: connected&lt;br&gt;This bit is valid only when OTG_EN_PWROPT is 2" range="13" value="0x0" property="RO"/>
				<Member name="disconnectdetectmsk" description="Disconnection detection interrupt mask.&lt;br&gt;0: masked&lt;br&gt;1: not masked&lt;br&gt;This bit is valid only when OTG_EN_PWROPT is 2." range="12" value="0x0" property="RW"/>
				<Member name="disconnectdetect" description="Disconnection detection.&lt;br&gt;0: not disconnected&lt;br&gt;1: disconnected&lt;br&gt;This bit is valid only when OTG_EN_PWROPT is 2." range="11" value="0x0" property="RWSC"/>
				<Member name="resetdetmsk" description="Reset detection interrupt mask.&lt;br&gt;0: masked&lt;br&gt;1: not masked&lt;br&gt;This bit is valid only when OTG_EN_PWROPT is 2." range="10" value="0x0" property="RW"/>
				<Member name="resetdetected" description="Reset detection.&lt;br&gt;0: not reset&lt;br&gt;1: reset&lt;br&gt;This bit is valid only when OTG_EN_PWROPT is 2." range="9" value="0x0" property="RWSC"/>
				<Member name="linestagechangemsk" description="Line state change interrupt mask.&lt;br&gt;0: masked&lt;br&gt;1: not masked&lt;br&gt;This bit is valid only when OTG_EN_PWROPT is 2." range="8" value="0x0" property="RW"/>
				<Member name="lnstschng" description="Line state change detection.&lt;br&gt;0: not changed&lt;br&gt;1: changed&lt;br&gt;This bit is valid only when GPWRDN.PMUActv is 1 and OTG_EN_PWROPT is 2." range="7" value="0x0" property="RWSC"/>
				<Member name="disablevbus" description="Vbus disable.&lt;br&gt;Host mode:&lt;br&gt;0: PrtPwr is not 0.&lt;br&gt;1: PrtPwr is 0.&lt;br&gt;Device mode:&lt;br&gt;0: The level of the bvalid signal is high.&lt;br&gt;1: The level of the bvalid signal is low.&lt;br&gt;This bit is valid only when GPWRDN.PMUActv is 1." range="6" value="0x0" property="RW"/>
				<Member name="pwrdnswtch" description="Power down switch.&lt;br&gt;0: on&lt;br&gt;1: off" range="5" value="0x0" property="RW"/>
				<Member name="pwrdnrst_n" description="Power down reset.&lt;br&gt;0: reset&lt;br&gt;1: not reset" range="4" value="0x1" property="RW"/>
				<Member name="pwrdnclmp" description="Power down beat enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="3" value="0x0" property="RW"/>
				<Member name="restore" description="Restore.&lt;br&gt;0: DWC_otg is in normal mode.&lt;br&gt;1: DWC_otg is in restore mode.&lt;br&gt;Note: This bit is valid only when OTG_EN_PWROPT is 2." range="2" value="0x0" property="RW"/>
				<Member name="pmuactv" description="PMU enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="1" value="0x0" property="RW"/>
				<Member name="pmuintsel" description="PMU interrupt select.&lt;br&gt;0: internal DWC_otg_core interrupt&lt;br&gt;1: external DWC_otg_core interrupt" range="0" value="0x0" property="RW"/>
				<Register offset="0x0058"/>
			</RegisterGroup>
			<RegisterGroup name="GDFIFOCFG" description="a DFIFO software configuration register." value="0x05010511" startoffset="0x005C">
				<Member name="epinfobaseaddr" description="Start address for the EP info controller." range="31:16" value="0x0501" property="RW"/>
				<Member name="gdfifocfg" description="DFIFO size, which is dynamically configured." range="15:0" value="0x0511" property="RW"/>
				<Register offset="0x005C"/>
			</RegisterGroup>
			<RegisterGroup name="GADPCTL" description="an ADP timer control and status register." value="0x00000000" startoffset="0x0060">
				<Member name="reserved" description="Reserved." range="31:29" value="0x0" property="RW"/>
				<Member name="ar" description="Access request.&lt;br&gt;00: read/write&lt;br&gt;01: read-only&lt;br&gt;10: write-only&lt;br&gt;11: reserved" range="28:27" value="0x0" property="RW"/>
				<Member name="adptoutmsk" description="ADP timeout interrupt mask.&lt;br&gt;0: masked&lt;br&gt;1: not masked&lt;br&gt;Note: This bit is valid only when OTG_Ver is 1." range="26" value="0x0" property="RW"/>
				<Member name="adpsnsintmsk" description="ADP sense interrupt mask.&lt;br&gt;0: masked&lt;br&gt;1: not masked&lt;br&gt;Note: This bit is valid only when OTG_Ver is 1." range="25" value="0x0" property="RW"/>
				<Member name="adpprbintmsk" description="ADB probe interrupt mask.&lt;br&gt;0: masked&lt;br&gt;1: not masked&lt;br&gt;Note: This bit is valid only when OTG_Ver is 1." range="24" value="0x0" property="RWC"/>
				<Member name="adptoutint" description="ADP timeout interrupt.&lt;br&gt;Setting this bit to 1 clears this interrupt.&lt;br&gt;Note: This bit is valid only when OTG_Ver is 1." range="23" value="0x0" property="RWC"/>
				<Member name="adpsnsint" description="ADP sense interrupt. &lt;br&gt;Setting this bit to 1 clears this interrupt.&lt;br&gt;Note: This bit is valid only when OTG_Ver is 1." range="22" value="0x0" property="RWC"/>
				<Member name="adpprbint" description="ADP probe interrupt. &lt;br&gt;Setting this bit to 1 clears this interrupt.&lt;br&gt;Note: This bit is valid only when OTG_Ver is 1." range="21" value="0x0" property="RWC"/>
				<Member name="adpen" description="ADP enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled&lt;br&gt;Note: This bit is valid only when OTG_Ver is 1." range="20" value="0x0" property="RW"/>
				<Member name="adpres" description="ADP reset.&lt;br&gt;0: not reset&lt;br&gt;1: reset&lt;br&gt;Note: This bit is valid only when OTG_Ver is 1." range="19" value="0x0" property="RWC"/>
				<Member name="enasns" description="Sense enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled&lt;br&gt;Note: This bit is valid only when OTG_Ver is 1." range="18" value="0x0" property="RW"/>
				<Member name="enaprb" description="Probe enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled&lt;br&gt;Note: This bit is valid only when OTG_Ver is 1." range="17" value="0x0" property="RW"/>
				<Member name="rtim" description="Ramp time.&lt;br&gt;Definition of the 32 kHz clock cycle&lt;br&gt;0x000: 1 cycle&lt;br&gt;0x001: 2 cycles&lt;br&gt;0x002: 3 cycles&lt;br&gt;...&lt;br&gt;0x7FF: 2048 cycles" range="16:6" value="0x000" property="RO"/>
				<Member name="prbper" description="Probe period.&lt;br&gt;00: 0.625s to 0.925s (0.775s typically)&lt;br&gt;01: 1.25s to 1.85s (1.55s typically)&lt;br&gt;10: 1.9s to 2.6s (2.275s typically)&lt;br&gt;11: reserved" range="5:4" value="0x0" property="RW"/>
				<Member name="prbdelta" description="Probe delta.&lt;br&gt;Definition of the 32 kHz clock cycle&lt;br&gt;00: 1 cycle&lt;br&gt;01: 2 cycles&lt;br&gt;10: 3 cycles&lt;br&gt;11: 4 cycles" range="3:2" value="0x0" property="RW"/>
				<Member name="prbdschg" description="Probe discharge.&lt;br&gt;TADP_DSCHG time&lt;br&gt;00: 4 ms&lt;br&gt;01: 8 ms&lt;br&gt;10: 16 ms&lt;br&gt;11: 32 ms" range="1:0" value="0x0" property="RW"/>
				<Register offset="0x0060"/>
			</RegisterGroup>
			<RegisterGroup name="HPTXFSIZ" description="a TX FIFO configuration register." value="0x00000000" startoffset="0x0100">
				<Member name="ptxfsize" description="Host periodic TX FIFO depth. Its value range is 16?32,768." range="31:16" value="0x0000" property="RO/RW"/>
				<Member name="ptxfstaddr" description="Start address for the host periodic TX FIFO." range="15:0" value="0x0000" property="RO/RW"/>
				<Register offset="0x0100"/>
			</RegisterGroup>
			<RegisterGroup name="DPTXFSIZN" description="a device periodic TX FIFO-n size register.&lt;/li&gt;&lt;/ul&gt;&lt;B&gt;NOTE&lt;/B&gt;&lt;br&gt;This register is valid only in shared FIFO mode." value="0x00000000" startoffset="0x0104+0x0004*FIFO_num">
				<Member name="dptxfsize" description="Device periodic TX FIFO size.&lt;br&gt;Its value range is 4?768." range="31:16" value="0x0000" property="RO"/>
				<Member name="dptxfstaddr" description="Start address for the device periodic TX FIFO RAM." range="15:0" value="0x0000" property="RO/RW"/>
				<Register offset="0x104"/>
				<Register offset="0x108"/>
				<Register offset="0x10c"/>
				<Register offset="0x110"/>
				<Register offset="0x114"/>
				<Register offset="0x118"/>
				<Register offset="0x11c"/>
				<Register offset="0x120"/>
				<Register offset="0x124"/>
				<Register offset="0x128"/>
				<Register offset="0x12c"/>
				<Register offset="0x130"/>
				<Register offset="0x134"/>
				<Register offset="0x138"/>
				<Register offset="0x13c"/>
			</RegisterGroup>
			<RegisterGroup name="DIEPTXFN" description="a device IN endpoint TX FIFO size register.&lt;/li&gt;&lt;/ul&gt;&lt;B&gt;NOTE&lt;/B&gt;&lt;br&gt;This register is valid only in dedicated FIFO mode." value="0x03000251" startoffset="0x0104+0x0004*FIFO_num">
				<Member name="inepntxfdep" description="Depth of the IN endpoint TX FIFO.&lt;br&gt;Its value range is 16?32,768." range="31:16" value="0x0300" property="RW"/>
				<Member name="inepntxfstaddr" description="Start address for the IN endpoint FIFOn TX RAM." range="15:0" value="0x0251" property="RW"/>
				<Register offset="0x104"/>
				<Register offset="0x108"/>
				<Register offset="0x10c"/>
				<Register offset="0x110"/>
				<Register offset="0x114"/>
				<Register offset="0x118"/>
				<Register offset="0x11c"/>
				<Register offset="0x120"/>
				<Register offset="0x124"/>
				<Register offset="0x128"/>
				<Register offset="0x12c"/>
				<Register offset="0x130"/>
				<Register offset="0x134"/>
				<Register offset="0x138"/>
				<Register offset="0x13c"/>
			</RegisterGroup>
			<RegisterGroup name="DCFG" description="a device configuration register." value="0x81000000" startoffset="0x0800">
				<Member name="resvalid" description="Resume time control.&lt;br&gt;This bit is valid only when DCFG[ena32khzsusp] is 1." range="31:26" value="0x20" property="RW"/>
				<Member name="perschintvl" description="Ratio of the (micro) frame in scatter/gather DMA mode mode.&lt;br&gt;00: 25% of (micro) frame&lt;br&gt;01: 50% of (micro) frame&lt;br&gt;10: 75% of (micro) frame&lt;br&gt;11: reserved" range="25:24" value="0x1" property="RW"/>
				<Member name="descdma" description="Scatter/Gather DMA enable in device mode.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="23" value="0x0" property="RW"/>
				<Member name="epmiscnt" description="IN endpoint mismatch statistics." range="22:18" value="0x00" property="RW"/>
				<Member name="reserved" description="Reserved." range="17:14" value="0x0" property="RW"/>
				<Member name="endevoutnak" description="Device OUT NAK enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="13" value="0x0" property="RW"/>
				<Member name="perfrint" description="Periodic frame interval.&lt;br&gt;00: 80% of the (micro) frame interval&lt;br&gt;01: 85%&lt;br&gt;10: 90%&lt;br&gt;11: 95%" range="12:11" value="0x0" property="RW"/>
				<Member name="devaddr" description="Device address." range="10:4" value="0x00" property="RW"/>
				<Member name="ena32khzsusp" description="32 kHz suspend mode enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="3" value="0x0" property="RW"/>
				<Member name="nzstsouthshk" description="Non-zero-length status OUT handshake select." range="2" value="0x0" property="RW"/>
				<Member name="devspd" description="Device speed.&lt;br&gt;00: high speed (30 MHz or 60 MHz USB 2.0 PHY clock)&lt;br&gt;01: full speed (30 MHz or 60 MHz USB 2.0 PHY clock)&lt;br&gt;10: low speed (6 MHz USB 1.1 transceiver clock)&lt;br&gt;11: full speed (48 MHz USB 1.1 transceiver clock)" range="1:0" value="0x0" property="RW"/>
				<Register offset="0x0800"/>
			</RegisterGroup>
			<RegisterGroup name="DCTL" description="a device control register." value="0x00000002" startoffset="0x0804">
				<Member name="reserved" description="Reserved." range="31:18" value="0x0000" property="RW"/>
				<Member name="encontonbna" description="Continue on BNA enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="17" value="0x0" property="RW"/>
				<Member name="nakonbble" description="NAK on babble error.&lt;br&gt;0: No operation is performed&lt;br&gt;1: Set NAK on the received babble" range="16" value="0x0" property="RW"/>
				<Member name="ignrfrmnum" description="Ignoring of the number of frames of isochronous endpoints.&lt;br&gt;0: not ignored&lt;br&gt;1: ignored" range="15" value="0x0" property="RW"/>
				<Member name="gmc" description="Global multi count.&lt;br&gt;00: invalid&lt;br&gt;01: 1 packet&lt;br&gt;10: 2 packets&lt;br&gt;11: 3 packets" range="14:13" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved." range="12" value="0x0" property="RW"/>
				<Member name="pwronprgdone" description="wakeup from the power-down mode.&lt;br&gt;0: not wakeup&lt;br&gt;1: wakeup" range="11" value="0x0" property="RW"/>
				<Member name="cgoutnak" description="Global OUT NAK clear.&lt;br&gt;0: No operation is performed&lt;br&gt;1: clear" range="10" value="0x0" property="WO"/>
				<Member name="sgoutnak" description="Global OUT NAK.&lt;br&gt;0: No operation is performed&lt;br&gt;1: Global OUT NAK" range="9" value="0x0" property="WO"/>
				<Member name="cgnpinnak" description="Global non-periodic IN NAK clear.&lt;br&gt;0: No operation is performed&lt;br&gt;1: clear" range="8" value="0x0" property="WO"/>
				<Member name="sgnpinnak" description="Global non-periodic IN NAK.&lt;br&gt;0: No operation is performed&lt;br&gt;1: Global non-periodic IN NAK" range="7" value="0x0" property="WO"/>
				<Member name="tstctl" description="Test control.&lt;br&gt;000: test mode disabled&lt;br&gt;001: Test_J mode&lt;br&gt;010: Test_K mode&lt;br&gt;011: Test_SE0_NAK mode&lt;br&gt;100: Test_Packet mode&lt;br&gt;101: Test_Force_Enable&lt;br&gt;Other values: reserved" range="6:4" value="0x0" property="RW"/>
				<Member name="goutnaksts" description="Global OUT NAK status.&lt;br&gt;0: handshake TX&lt;br&gt;1: NAK handshake TX" range="3" value="0x0" property="RO"/>
				<Member name="gnpinnaksts" description="Global non-periodic IN NAK status.&lt;br&gt;0: handshake TX&lt;br&gt;1: NAK handshake TX" range="2" value="0x0" property="RO"/>
				<Member name="sftdiscon" description="Soft disconnection.&lt;br&gt;0: normal mode&lt;br&gt;1: The core drives phy_opmode_o to 2'b01, and then triggers USB disconnection." range="1" value="0x1" property="RW"/>
				<Member name="rmtwkupsig" description="Remote wakeup signal TX.&lt;br&gt;0: not remote wakeup&lt;br&gt;1: remote wakeup" range="0" value="0x0" property="RW"/>
				<Register offset="0x0804"/>
			</RegisterGroup>
			<RegisterGroup name="DSTS" description="a device status query register." value="0x0007FF02" startoffset="0x0808">
				<Member name="reserved" description="Reserved." range="31:24" value="0x00" property="RW"/>
				<Member name="devlnsts" description="Logic level of the current USB data line.&lt;br&gt;Bit[23]: logic level of D+&lt;br&gt;Bit[22]: logic level of D?" range="23:22" value="0x0" property="RO"/>
				<Member name="soffn" description="Number of frames or micro frames in the received SOF packets." range="21:8" value="0x07FF" property="RO"/>
				<Member name="reserved" description="Reserved." range="7:4" value="0x0"/>
				<Member name="errticerr" description="Irregular error." range="3" value="0x0" property="RO"/>
				<Member name="enumspd" description="Enumeration speed.&lt;br&gt;00: high speed (30 MHz or 60 MHz PHY clock)&lt;br&gt;01: full speed (30 MHz or 60 MHz PHY clock)&lt;br&gt;10: low speed (6 MHz PHY clock).&lt;br&gt;11: full speed (48 MHz PHY clock)." range="2:1" value="0x1" property="RO"/>
				<Member name="suspsts" description="Suspend status. When the suspend conditions are detected, this bit is 1." range="0" value="0x0" property="RO"/>
				<Register offset="0x0808"/>
			</RegisterGroup>
			<RegisterGroup name="DIEPMSK" description="a common interrupt mask register for device IN endpoints." value="0x00000000" startoffset="0x0810">
				<Member name="reserved" description="Reserved." range="31:14" value="0x00000" property="RW"/>
				<Member name="nakmsk" description="NAK interrupt mask.&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="13" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved." range="12:10" value="0x0" property="RW"/>
				<Member name="bnainintrmsk" description="BNA interrupt mask.&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="9" value="0x0" property="RW"/>
				<Member name="txfifoundrnmsk" description="FIFO underrun interrupt mask.&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="8" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved." range="7" value="0x0" property="RW"/>
				<Member name="inepnakeffmsk" description="IN endpoint NAK effective interrupt mask.&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="6" value="0x0" property="RW"/>
				<Member name="intknepmismsk" description="IN token received with EP mismatch interrupt mask.&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="5" value="0x0" property="RW"/>
				<Member name="intkntxfempmsk" description="IN token received when TX FIFO empty interrupt mask.&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="4" value="0x0" property="RW"/>
				<Member name="timeoutmsk" description="Timeout interrupt mask.&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="3" value="0x0" property="RW"/>
				<Member name="ahberrmsk" description="AHB error interrupt mask.&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="2" value="0x0" property="RW"/>
				<Member name="epdisbldmsk" description="Endpoint disabled interrupt mask.&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="1" value="0x0" property="RW"/>
				<Member name="xfercomplmsk" description="Transfer completed interrupt mask.&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="0" value="0x0" property="RW"/>
				<Register offset="0x0810"/>
			</RegisterGroup>
			<RegisterGroup name="DOEPMSK" description="a common interrupt mask register for device OUT endpoints." value="0x00000000" startoffset="0x0814">
				<Member name="reserved" description="Reserved." range="31:15" value="0x00000" property="RW"/>
				<Member name="nyetmsk" description="NYET interrupt mask.&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="14" value="0x0" property="RW"/>
				<Member name="nakmsk" description="NAK interrupt mask.&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="13" value="0x0" property="RW"/>
				<Member name="bbleerrmsk" description="Babble error interrupt mask.&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="12" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved." range="11:10" value="0x0"/>
				<Member name="bnaoutintrmsk" description="BNA interrupt mask.&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="9" value="0x0" property="RW"/>
				<Member name="outpkterrmsk" description="OUT packet error interrupt mask.&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="8" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved." range="7" value="0x0" property="RW"/>
				<Member name="back2backsetupmsk" description="Back-to-back setup packets received interrupt mask.&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="6" value="0x0" property="RW"/>
				<Member name="stsphsercvdmsk" description="Status phase received interrupt mask.&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="5" value="0x0" property="RW"/>
				<Member name="outtknepdismsk" description="W OUT token received when endpoint disabled interrupt mask.&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="4" value="0x0" property="RW"/>
				<Member name="setupmsk" description="Setup phase done interrupt mask.&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="3" value="0x0" property="RW"/>
				<Member name="ahberrmsk" description="AHB error interrupt mask.&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="2" value="0x0" property="RW"/>
				<Member name="epdisbldmsk" description="Endpoint disabled interrupt mask.&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="1" value="0x0" property="RW"/>
				<Member name="xfercomplmsk" description="Transfer completed interrupt mask.&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="0" value="0x0" property="RW"/>
				<Register offset="0x0814"/>
			</RegisterGroup>
			<RegisterGroup name="DAINT" description="an interrupt register for all device endpoints." value="0x00000000" startoffset="0x0818">
				<Member name="outepint" description="OUT endpoint interrupt.&lt;br&gt;Bit 16: OUT endpoint 0&lt;br&gt;...&lt;br&gt;Bit 31: OUT endpoint 15" range="31:16" value="0x0000" property="RO"/>
				<Member name="inepint" description="IN endpoint interrupt.&lt;br&gt;Bit 0: IN endpoint 0&lt;br&gt;...&lt;br&gt;Bit 15: IN endpoint 15" range="15:0" value="0x0000" property="RO"/>
				<Register offset="0x0818"/>
			</RegisterGroup>
			<RegisterGroup name="DAINTMSK" description="an interrupt mask register for all device endpoints." value="0x00000000" startoffset="0x081C">
				<Member name="outepmsk" description="OUT endpoint interrupt.&lt;br&gt;Bit 16: OUT endpoint 0&lt;br&gt;...&lt;br&gt;Bit 31: OUT endpoint 15" range="31:16" value="0x0000" property="RW"/>
				<Member name="inepmsk" description="IN endpoint interrupt.&lt;br&gt;Bit 0: IN endpoint 0&lt;br&gt;...&lt;br&gt;Bit 15: IN endpoint 15" range="15:0" value="0x0000" property="RW"/>
				<Register offset="0x081C"/>
			</RegisterGroup>
			<RegisterGroup name="DTKNQR1" description="device IN token sequence learning queue read register 1." value="0x00000000" startoffset="0x0820">
				<Member name="eptkn" description="Endpoint token.&lt;br&gt;Bit[31:28]: endpoint number of token 5&lt;br&gt;Bit[27:24]: endpoint number of token 4&lt;br&gt;...&lt;br&gt;Bit[15:12]: endpoint number of token 1&lt;br&gt;Bit[11:8]: endpoint number of token 0" range="31:8" value="0x000000" property="RO"/>
				<Member name="wrapbit" description="Wrap bit.&lt;br&gt;0: The learning queue is cleared&lt;br&gt;1: The write pointer is wrapped." range="7" value="0x0" property="RO"/>
				<Member name="reserved" description="Reserved." range="6:5" value="0x0"/>
				<Member name="intknwptr" description="IN token queue write pointer." range="4:0" value="0x00" property="RO"/>
				<Register offset="0x0820"/>
			</RegisterGroup>
			<RegisterGroup name="DTKNQR2" description="device IN token sequence learning queue read register 2." value="0x00000000" startoffset="0x0824">
				<Member name="eptkn" description="Endpoint token.&lt;br&gt;Bits[31:28]: endpoint number of token 13&lt;br&gt;Bits[27:24]: endpoint number of token 12&lt;br&gt;...&lt;br&gt;Bits[7:4]: endpoint number of token 7&lt;br&gt;Bits[3:0]: endpoint number of token 6" range="31:0" value="0x00000000" property="RO"/>
				<Register offset="0x0824"/>
			</RegisterGroup>
			<RegisterGroup name="DTKNQR3" description="device IN token sequence learning queue read register 3." value="0x00000000" startoffset="0x0830">
				<Member name="eptkn" description="Endpoint token.&lt;br&gt;Bits[31:28]: endpoint number of token 21&lt;br&gt;Bits[27:24]: endpoint number of token 20&lt;br&gt;...&lt;br&gt;Bits[7:4]: endpoint number of token 15&lt;br&gt;Bits[3:0]: endpoint number of token 14" range="31:0" value="0x00000000" property="RO"/>
				<Register offset="0x0830"/>
			</RegisterGroup>
			<RegisterGroup name="DTKNQR4" description="device IN token sequence learning queue read register 4." value="0x00000000" startoffset="0x0834">
				<Member name="eptkn" description="Endpoint token.&lt;br&gt;Bits[31:28]: endpoint number of token 29&lt;br&gt;Bits[27:24]: endpoint number of token 28&lt;br&gt;...&lt;br&gt;Bits[7:4]: endpoint number of token 23&lt;br&gt;Bits[3:0]: endpoint number of token 22" range="31:0" value="0x00000000" property="RO"/>
				<Register offset="0x0834"/>
			</RegisterGroup>
			<RegisterGroup name="DVBUSDIS" description="a device VBUS discharge time register." value="0x000017D7" startoffset="0x0828">
				<Member name="reserved" description="Reserved." range="31:16" value="0x0000" property="-"/>
				<Member name="dvbusdis" description="Device VBUS discharge time" range="15:0" value="0x17D7" property="RW"/>
				<Register offset="0x0828"/>
			</RegisterGroup>
			<RegisterGroup name="DVBUSPULSE" description="a device VBUS pulsing time register." value="0x000005B8" startoffset="0x082C">
				<Member name="reserved" description="Reserved." range="31:12" value="0x00000"/>
				<Member name="dvbuspulse" description="Device VBUS pulse time." range="11:0" value="0x5B8" property="RO"/>
				<Register offset="0x082C"/>
			</RegisterGroup>
			<RegisterGroup name="DTHRCTL" description="a device threshold control register." value="0x0C100020" startoffset="0x0830">
				<Member name="reserved" description="Reserved." range="31:28" value="0x0" property="RW"/>
				<Member name="arbprken" description="Arbitrator parking enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="27" value="0x1" property="RW"/>
				<Member name="reserved" description="Reserved." range="26" value="0x1" property="RW"/>
				<Member name="rxthrlen" description="RX threshold length." range="25:17" value="0x008" property="RW"/>
				<Member name="rxthren" description="RX threshold enable." range="16" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved." range="15:13" value="0x0" property="RW"/>
				<Member name="ahbthrratio" description="AHB threshold ratio.&lt;br&gt;00: AHB threshold = MAC threshold&lt;br&gt;01: AHB threshold = MAC threshold/2&lt;br&gt;10: AHB threshold = MAC threshold/4&lt;br&gt;11: AHB threshold = MAC threshold/8" range="12:11" value="0x0" property="RW"/>
				<Member name="txthrlen" description="TX threshold length." range="10:2" value="0x008" property="RW"/>
				<Member name="isothren" description="ISO IN endpoint threshold enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="1" value="0x0" property="RW"/>
				<Member name="nonisothren" description="Non-ISO IN endpoint threshold enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="0" value="0x0" property="RW"/>
				<Register offset="0x0830"/>
			</RegisterGroup>
			<RegisterGroup name="DIEPEMPMSK" description="a FIFO empty interrupt mask register for device IN endpoints." value="0x00000000" startoffset="0x0834">
				<Member name="reserved" description="Reserved." range="31:16" value="0x0000" property="-"/>
				<Member name="ineptxfempmsk" description="IN EP TX FIFO empty interrupt mask.&lt;br&gt;Bit 0 controls IN endpoint 0.&lt;br&gt;...&lt;br&gt;Bit 15 controls IN endpoint 15." range="15:0" value="0x0000" property="RW"/>
				<Register offset="0x0834"/>
			</RegisterGroup>
			<RegisterGroup name="DEACHINT" description="an interrupt register for each device endpoint." value="0x00000000" startoffset="0x0838">
				<Member name="echoutepint" description="OUT endpoint interrupt.&lt;br&gt;Bit 16 controls OUT endpoint 0.&lt;br&gt;...&lt;br&gt;Bit 31 controls OUT endpoint 15." range="31:16" value="0x0000" property="RW"/>
				<Member name="echinepint" description="IN endpoint interrupt.&lt;br&gt;Bit 15 controls IN endpoint 0.&lt;br&gt;...&lt;br&gt;Bit 0 controls IN endpoint 15." range="15:0" value="0x0000" property="RW"/>
				<Register offset="0x0838"/>
			</RegisterGroup>
			<RegisterGroup name="DEACHINTMSK" description="an interrupt mask register for each device endpoint." value="0x00000000" startoffset="0x083C">
				<Member name="echoutepmsk" description="OUT endpoint interrupt mask.&lt;br&gt;Bit 16 controls OUT endpoint 0.&lt;br&gt;...&lt;br&gt;Bit 31 controls OUT endpoint 15.&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="31:16" value="0x0000" property="RW"/>
				<Member name="echinepmsk" description="IN endpoint interrupt mask.&lt;br&gt;Bit 16 controls IN endpoint 0.&lt;br&gt;...&lt;br&gt;Bit 31 controls IN endpoint 15.&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="15:0" value="0x0000" property="RW"/>
				<Register offset="0x083C"/>
			</RegisterGroup>
			<RegisterGroup name="DIEPEACHMSKN" description="DIEPEACHMSKN an interrupt register for device IN endpoint n." value="0x00400000" startoffset="0x0840+0x0004*n">
				<Member name="reserved" description="Reserved." range="31:14" value="0x00100" property="-"/>
				<Member name="nakmsk" description="NAK interrupt mask.&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="13" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved." range="12:10" value="0x0" property="-"/>
				<Member name="bnainintrmsk" description="BNA interrupt mask.&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="9" value="0x0" property="RW"/>
				<Member name="txfifoundrnmsk" description="FIFO underflow interrupt mask.&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="8" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved." range="7" value="0x0" property="-"/>
				<Member name="inepnakeffmsk" description="IN endpoint NAK effective interrupt mask.&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="6" value="0x0" property="RW"/>
				<Member name="intknepmismsk" description="IN token received with EP mismatch interrupt mask.&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="5" value="0x0" property="RW"/>
				<Member name="intkntxfempmsk" description="IN token received when TX FIFO empty interrupt mask.&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="4" value="0x0" property="RW"/>
				<Member name="timeoutmsk" description="Timeout interrupt mask (non-isochronous endpoints).&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="3" value="0x0" property="RW"/>
				<Member name="ahberrmsk" description="AHB error interrupt mask.&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="2" value="0x0" property="RW"/>
				<Member name="epdisbldmsk" description="Endpoint disable interrupt mask.&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="1" value="0x0" property="RW"/>
				<Member name="xfercomplmsk" description="Transfer completion interrupt mask.&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="0" value="0x0" property="RW"/>
				<Register offset="0x840"/>
				<Register offset="0x844"/>
				<Register offset="0x848"/>
				<Register offset="0x84c"/>
				<Register offset="0x850"/>
				<Register offset="0x854"/>
				<Register offset="0x858"/>
				<Register offset="0x85c"/>
				<Register offset="0x860"/>
				<Register offset="0x864"/>
				<Register offset="0x868"/>
				<Register offset="0x86c"/>
				<Register offset="0x870"/>
				<Register offset="0x874"/>
				<Register offset="0x878"/>
				<Register offset="0x87c"/>
			</RegisterGroup>
			<RegisterGroup name="DOEPEACHMSKN" description="an interrupt register for device OUT endpoint n." value="0x00800000" startoffset="0x0880+0x0004*n">
				<Member name="reserved" description="Reserved." range="31:15" value="0x00100" property="-"/>
				<Member name="nyetmsk" description="NYET interrupt mask.&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="14" value="0x0" property="RW"/>
				<Member name="nakmsk" description="NAK interrupt mask.&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="13" value="0x0" property="RW"/>
				<Member name="bbleerrmsk" description="Babble error interrupt mask.&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="12" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved." range="11:10" value="0x0" property="-"/>
				<Member name="bnaoutintrmsk" description="BNA interrupt mask.&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="9" value="0x0" property="RW"/>
				<Member name="outpkterrmsk" description="OUT packet error interrupt mask.&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="8" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved." range="7" value="0x0" property="-"/>
				<Member name="back2backsetup" description="Back-to-back setup packets received interrupt mask.&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="6" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved." range="5" value="0x0" property="-"/>
				<Member name="outtknepdismsk" description="OUT token received when endpoint disabled interrupt mask.&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="4" value="0x0" property="RW"/>
				<Member name="setupmsk" description="Setup phase done interrupt mask.&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="3" value="0x0" property="RW"/>
				<Member name="ahberrmsk" description="AHB error interrupt mask.&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="2" value="0x0" property="RW"/>
				<Member name="epdisbldmsk" description="Endpoint disabled interrupt mask.&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="1" value="0x0" property="RW"/>
				<Member name="xfercomplmsk" description="Transfer completion interrupt mask.&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="0" value="0x0" property="RW"/>
				<Register offset="0x880"/>
				<Register offset="0x884"/>
				<Register offset="0x888"/>
				<Register offset="0x88c"/>
				<Register offset="0x890"/>
				<Register offset="0x894"/>
				<Register offset="0x898"/>
				<Register offset="0x89c"/>
				<Register offset="0x8a0"/>
				<Register offset="0x8a4"/>
				<Register offset="0x8a8"/>
				<Register offset="0x8ac"/>
				<Register offset="0x8b0"/>
				<Register offset="0x8b4"/>
				<Register offset="0x8b8"/>
				<Register offset="0x8bc"/>
			</RegisterGroup>
			<RegisterGroup name="DIEPCTL0" description="a control register for device control IN endpoint 0." value="0x00008000" startoffset="0x0900">
				<Member name="epena" description="Endpoint enable.&lt;br&gt;0: disabled&lt;br&gt;1: complete" range="31" value="0x0" property="RWSC"/>
				<Member name="epdis" description="Endpoint disable.&lt;br&gt;This bit is enabled only in DMA mode." range="30" value="0x0" property="RWSC"/>
				<Member name="reserved" description="Reserved." range="29:28" value="0x0" property="-"/>
				<Member name="snak" description="NAK setting." range="27" value="0x0" property="WO"/>
				<Member name="cnak" description="NAK clear." range="26" value="0x0" property="WO"/>
				<Member name="txfnum" description="Number of TX FIFOs." range="25:22" value="0x0" property="RW"/>
				<Member name="stall" description="Stall handshake.&lt;br&gt;This bit is cleared when the endpoint receives a setup token." range="21" value="0x0" property="RWSC"/>
				<Member name="reserved" description="Reserved." range="20" value="0x0" property="-"/>
				<Member name="eptype" description="Endpoint type." range="19:18" value="0x0" property="RO"/>
				<Member name="naksts" description="NAK status.&lt;br&gt;0: non-NAK handshake TX&lt;br&gt;1: NAK handshake TX" range="17" value="0x0" property="RO"/>
				<Member name="reserved" description="Reserved." range="16" value="0x0" property="-"/>
				<Member name="usbactep" description="USB-activated endpoint." range="15" value="0x1" property="RO"/>
				<Member name="nextep" description="Next endpoint.&lt;br&gt;This field specifies the ID of the next endpoint that receives data." range="14:11" value="0x0" property="-"/>
				<Member name="reserved" description="Reserved." range="10:2" value="0x000" property="-"/>
				<Member name="mps" description="Minimum packet size&lt;br&gt;00: 64 bytes&lt;br&gt;01: 32 bytes&lt;br&gt;10: 16 bytes&lt;br&gt;11: 8 bytes" range="1:0" value="0x0" property="RW"/>
				<Register offset="0x0900"/>
			</RegisterGroup>
			<RegisterGroup name="DOEPCTL0" description="a control register for device control OUT endpoint 0." value="0x00008000" startoffset="0x0B00">
				<Member name="epena" description="Endpoint enable.&lt;br&gt;When the scatter/Gather DMA is enabled:&lt;br&gt;0: The descriptor structure and the data RX function of the data buffer are disabled.&lt;br&gt;1: The descriptor structure and the data RX function of the data buffer are enabled.&lt;br&gt;Scatter/Gather DMA disable.&lt;br&gt;0: The function of receiving data from the USB module to the memory is disabled.&lt;br&gt;1: The function of receiving data from the USB module to the memory is enabled." range="31" value="0x0" property="RWSC"/>
				<Member name="epdis" description="Endpoint disable." range="30" value="0x0" property="RO"/>
				<Member name="reserved" description="Reserved." range="29:28" value="0x0" property="-"/>
				<Member name="snak" description="NAK setting." range="27" value="0x0" property="WO"/>
				<Member name="cnak" description="NAK clear." range="26" value="0x0" property="WO"/>
				<Member name="reserved" description="Reserved." range="25:22" value="0x0" property="-"/>
				<Member name="stall" description="Stall handshake." range="21" value="0x0" property="RWSC"/>
				<Member name="snp" description="Snoop mode" range="20" value="0x0" property="RW"/>
				<Member name="eptype" description="Endpoint type." range="19:18" value="0x0" property="RO"/>
				<Member name="naksts" description="NAK status.&lt;br&gt;0: non-NAK handshake TX&lt;br&gt;1: NAK handshake TX" range="17" value="0x0" property="RO"/>
				<Member name="reserved" description="Reserved." range="16" value="0x0" property="-"/>
				<Member name="usbactep" description="USB-activated endpoint." range="15" value="0x1" property="RO"/>
				<Member name="reserved" description="Reserved." range="14:2" value="0x0000" property="-"/>
				<Member name="mps" description="Minimum packet size.&lt;br&gt;00: 64 bytes&lt;br&gt;01: 32 bytes&lt;br&gt;10: 16 bytes&lt;br&gt;11: 8 bytes" range="1:0" value="0x0" property="RW"/>
				<Register offset="0x0B00"/>
			</RegisterGroup>
			<RegisterGroup name="DIEPCTLN" description="a control register for device IN endpoint n." value="0x00000000" startoffset="0x0900+0x0020*n">
				<Member name="EPEna" description="Endpoint enable.&lt;br&gt;When the scatter/gather DMA is enabled:&lt;br&gt;0: The descriptor structure and the data TX function of the data buffer are disabled.&lt;br&gt;1: The descriptor structure and the data TX function of the data buffer are disabled.&lt;br&gt;When the scatter/gather DMA is disabled:&lt;br&gt;0: The data on endpoints is not ready.&lt;br&gt;1: The data on endpoints is ready." range="31" value="0x0" property="RWSC"/>
				<Member name="EPDis" description="Endpoint disable." range="30" value="0x0" property="RWSC"/>
				<Member name="SetD1PID_SetOddFr" description="DATA 1 PID or odd frame." range="29" value="0x0" property="WO"/>
				<Member name="SetD0PID_SetEvenFr" description="DATA 0 PID or even frame in non-scatter/gather DMA mode.&lt;br&gt;Scatter/Gather DMA mode: reserved" range="28" value="0x0" property="WO"/>
				<Member name="SNAK" description="NAK configuration." range="27" value="0x0" property="WO"/>
				<Member name="CNAK" description="NAK clear." range="26" value="0x0" property="WO"/>
				<Member name="TxFNum" description="Number of TX FIFOs.&lt;br&gt;Shared FIFO operation:&lt;br&gt;0: non-periodic TX FIFO&lt;br&gt;Other values: specified periodic TX FIFO number&lt;br&gt;Dedicated FIFO operation:&lt;br&gt;Number of FIFOs.&lt;br&gt;This field is valid only for IN endpoints." range="25:22" value="0x0" property="RW"/>
				<Member name="Stall" description="Stall handshake (RW).&lt;br&gt;Endpoint control (RWSC)." range="21" value="0x0" property="RW"/>
				<Member name="Snp" description="Snoop mode" range="20" value="0x0" property="RW"/>
				<Member name="EPType" description="Endpoint type.&lt;br&gt;00: control&lt;br&gt;01: isochronous&lt;br&gt;10: bulk&lt;br&gt;11: interrupt" range="19:18" value="0x0" property="RW"/>
				<Member name="NAKSts" description="NAK status.&lt;br&gt;0: non-NAK handshake TX&lt;br&gt;1: NAK handshake TX" range="17" value="0x0" property="RO"/>
				<Member name="DPID_EO_FrNum" description="Endpoint data PID.&lt;br&gt;0: DATA 0&lt;br&gt;1: DATA 1&lt;br&gt;Even/odd frame.&lt;br&gt;Non-scatter/gather DMA mode:&lt;br&gt;0: even frame&lt;br&gt;1: odd frame&lt;br&gt;Scatter/Gather DMA mode: reserved" range="16" value="0x0" property="RO"/>
				<Member name="USBActEP" description="USB-activated endpoint." range="15" value="0x0" property="RWSC"/>
				<Member name="NextEp" description="Next endpoint.&lt;br&gt;This field specifies the ID of the next endpoint that receives data." range="14:11" value="0x0" property="RW"/>
				<Member name="MPS" description="Maximum packet size," range="10:0" value="0x000" property="RW"/>
				<Register offset="0x900"/>
				<Register offset="0x920"/>
				<Register offset="0x940"/>
				<Register offset="0x960"/>
				<Register offset="0x980"/>
				<Register offset="0x9a0"/>
				<Register offset="0x9c0"/>
				<Register offset="0x9e0"/>
				<Register offset="0xa00"/>
				<Register offset="0xa20"/>
				<Register offset="0xa40"/>
				<Register offset="0xa60"/>
				<Register offset="0xa80"/>
				<Register offset="0xaa0"/>
				<Register offset="0xac0"/>
				<Register offset="0xae0"/>
			</RegisterGroup>
			<RegisterGroup name="DOEPCTLN" description="a control register for device OUT endpoint n." value="0x00000000" startoffset="0x0B00+0x0020*n">
				<Member name="EPEna" description="Endpoint enable.&lt;br&gt;When the scatter or gather DMA is enabled:&lt;br&gt;0: The descriptor structure and the data RX function of the data buffer are disabled.&lt;br&gt;1: The descriptor structure and the data RX function of the data buffer are enabled.&lt;br&gt;When the scatter/gather DMA is disabled:&lt;br&gt;0: The function of receiving data from the USB module to the memory is disabled.&lt;br&gt;1: The function of receiving data from the USB module to the memory is enabled." range="31" value="0x0" property="RWSC"/>
				<Member name="EPDis" description="Endpoint disable." range="30" value="0x0" property="RWSC"/>
				<Member name="SetD1PID_SetOddFr" description="DATA 1 PID/odd frame." range="29" value="0x0" property="WO"/>
				<Member name="SetD0PID_SetEvenFr" description="DATA 0 PID or even frame in non-scatter/gather DMA mode.&lt;br&gt;Scatter/gather DMA mode: reserved" range="28" value="0x0" property="WO"/>
				<Member name="SNAK" description="NAK setting." range="27" value="0x0" property="WO"/>
				<Member name="CNAK" description="NAK clear." range="26" value="0x0" property="WO"/>
				<Member name="TxFNum" description="Number of TX FIFOs.&lt;br&gt;Shared FIFO operation:&lt;br&gt;0: non-periodic TX FIFO&lt;br&gt;Other values: specified periodic TX FIFO number&lt;br&gt;Dedicated FIFO operation:&lt;br&gt;Number of FIFOs.&lt;br&gt;This field is valid only for IN endpoints." range="25:22" value="0x0" property="RW"/>
				<Member name="Stall" description="Stall handshake (RW).&lt;br&gt;Endpoint control (RWSC)." range="21" value="0x0" property="RW"/>
				<Member name="Snp" description="Snoop mode." range="20" value="0x0" property="RW"/>
				<Member name="EPType" description="Endpoint type.&lt;br&gt;00: control&lt;br&gt;01: isochronous&lt;br&gt;10: bulk&lt;br&gt;11: interrupt" range="19:18" value="0x0" property="RW"/>
				<Member name="NAKSts" description="NAK status.&lt;br&gt;0: non-NAK handshake TX&lt;br&gt;1: NAK handshake TX" range="17" value="0x0" property="RO"/>
				<Member name="DPID_EO_FrNum" description="Endpoint data PID.&lt;br&gt;0: DATA 0&lt;br&gt;1: DATA 1&lt;br&gt;Even/odd Frame.&lt;br&gt;Non-scatter/gather DMA mode:&lt;br&gt;0: even frame&lt;br&gt;1: odd frame&lt;br&gt;Scatter/Gather DMA mode: reserved" range="16" value="0x0" property="RO"/>
				<Member name="USBActEP" description="USB-activated endpoint." range="15" value="0x0" property="RWSC"/>
				<Member name="NextEp" description="Next endpoint.&lt;br&gt;This field specifies the ID of the next endpoint that receives data." range="14:11" value="0x0" property="RW"/>
				<Member name="MPS" description="Maximum packet size," range="10:0" value="0x000" property="RW"/>
				<Register offset="0xb00"/>
				<Register offset="0xb20"/>
				<Register offset="0xb40"/>
				<Register offset="0xb60"/>
				<Register offset="0xb80"/>
				<Register offset="0xba0"/>
				<Register offset="0xbc0"/>
				<Register offset="0xbe0"/>
				<Register offset="0xc00"/>
				<Register offset="0xc20"/>
				<Register offset="0xc40"/>
				<Register offset="0xc60"/>
				<Register offset="0xc80"/>
				<Register offset="0xca0"/>
				<Register offset="0xcc0"/>
				<Register offset="0xce0"/>
			</RegisterGroup>
			<RegisterGroup name="DIEPINTn" description="an interrupt register for device IN endpoint n." value="0x00000000" startoffset="0x0908+0x0020*n">
				<Member name="reserved" description="Reserved." range="31:16" value="0x0000" property="RW"/>
				<Member name="StupPktRcvd" description="Whether setup packets are received.&lt;br&gt;0: no&lt;br&gt;1: yes" range="15" value="0x0" property="RWSC"/>
				<Member name="NYETIntrpt" description="NYET interrupt.&lt;br&gt;NYET response RX interrupt.&lt;br&gt;0: An interrupt is cleared.&lt;br&gt;1: An interrupt is generated." range="14" value="0x0" property="RWSC"/>
				<Member name="NAKIntrpt" description="NAK interrupt. &lt;br&gt;NAK TX interrupt.&lt;br&gt;0: An interrupt is cleared.&lt;br&gt;1: An interrupt is generated." range="13" value="0x0" property="RWSC"/>
				<Member name="BbleErrIntrpt" description="Babble error interrupt.&lt;br&gt;Endpoint received babble interrupt.&lt;br&gt;0: An interrupt is cleared.&lt;br&gt;1: An interrupt is generated." range="12" value="0x0" property="RWSC"/>
				<Member name="PktDrpSts" description="Packet drop status interrupt.&lt;br&gt;0: An interrupt is cleared.&lt;br&gt;1: An interrupt is generated." range="11" value="0x0" property="RWSC"/>
				<Member name="reserved" description="Reserved." range="10" value="0x0" property="-"/>
				<Member name="BNAIntr" description="BNA interrupt.&lt;br&gt;An interrupt is generated when descriptor access is not ready.&lt;br&gt;0: An interrupt is cleared.&lt;br&gt;1: An interrupt is generated." range="9" value="0x0" property="RWSC"/>
				<Member name="TxfifoUndrn_OutPktErr" description="FIFO underrun interrupt.&lt;br&gt;An interrupt is generated when the FIFO underrun conditions are transmitted.&lt;br&gt;The interrupt is valid when the following conditions are met:&lt;br&gt;- OTG_EN_DED_TX_FIFO = 1&lt;br&gt;- Thresholding enabled&lt;br&gt;OUT packet error.&lt;br&gt;An interrupt is generated when an overrun or CRC error is detected.&lt;br&gt;The interrupt is valid when the following conditions are met:&lt;br&gt;- OTG_EN_DED_TX_FIFO = 1&lt;br&gt;- Thresholding enabled" range="8" value="0x0" property="RWSC"/>
				<Member name="TxFEmp" description="TX FIFO empty status interrupt.&lt;br&gt;An interrupt is generated when the TX FIFO is empty or half empty.&lt;br&gt;Note: This bit is valid only for IN endpoints.&lt;br&gt;0: An interrupt is cleared.&lt;br&gt;1: An interrupt is generated." range="7" value="0x0" property="RO"/>
				<Member name="INEPNakEff_Back2BackSETup" description="IN endpoint NAK effective interrupt.&lt;br&gt;An interrupt is generated when the IN endpoint bit is set.&lt;br&gt;Back-to-back setup package received interrupt.&lt;br&gt;An interrupt is generated when the core receives more than three back-to-back setup packets.&lt;br&gt;0: An interrupt is cleared.&lt;br&gt;1: An interrupt is generated." range="6" value="0x0" property="RWSC"/>
				<Member name="INTknEPMis_StsPhseRcvd" description="An interrupt is generated when the IN tokens with mismatch EP are received.&lt;br&gt;Control write pulse is received.&lt;br&gt;0: An interrupt is cleared.&lt;br&gt;1: A control write pulse is received." range="5" value="0x0" property="RWSC"/>
				<Member name="INTknTXFEmp_OUTTknEPdis" description="An interrupt is generated if IN tokens are received when the corresponding TX FIFO is empty.&lt;br&gt;An interrupt is generated if OUT tokens are received when endpoints are disabled.&lt;br&gt;0: An interrupt is cleared.&lt;br&gt;1: An interrupt is generated." range="4" value="0x0" property="RWSC"/>
				<Member name="TimeOUT_SetUp" description="Timeout interrupt.&lt;br&gt;An interrupt is generated when timeout conditions are detected.&lt;br&gt;Setup phase done interrupt.&lt;br&gt;0: An interrupt is cleared.&lt;br&gt;1: An interrupt is generated." range="3" value="0x0" property="RWSC"/>
				<Member name="AHBErr" description="AHB error interrupt. &lt;br&gt;An interrupt is generated when an AHB error occurs during AHB read/write operations in internal DMA mode.&lt;br&gt;0: An interrupt is cleared.&lt;br&gt;1: An interrupt is generated." range="2" value="0x0" property="RWSC"/>
				<Member name="EPDisbld" description="Endpoint disable interrupt.&lt;br&gt;0: An interrupt is cleared.&lt;br&gt;1: An interrupt is generated." range="1" value="0x0" property="RWSC"/>
				<Member name="XferCompl" description="Transfer completion interrupt.&lt;br&gt;0: An interrupt is cleared.&lt;br&gt;1: An interrupt is generated." range="0" value="0x0" property="-"/>
				<Register offset="0x908"/>
				<Register offset="0x928"/>
				<Register offset="0x948"/>
				<Register offset="0x968"/>
				<Register offset="0x988"/>
				<Register offset="0x9a8"/>
				<Register offset="0x9c8"/>
				<Register offset="0x9e8"/>
				<Register offset="0xa08"/>
				<Register offset="0xa28"/>
				<Register offset="0xa48"/>
				<Register offset="0xa68"/>
				<Register offset="0xa88"/>
				<Register offset="0xaa8"/>
				<Register offset="0xac8"/>
				<Register offset="0xae8"/>
			</RegisterGroup>
			<RegisterGroup name="DOEPINTn" description="an interrupt register for device OUT endpoint n." value="0x00000000" startoffset="0x0B08+0x0020*n">
				<Member name="reserved" description="Reserved." range="31:16" value="0x0000" property="RW"/>
				<Member name="StupPktRcvd" description="Whether setup packets are received.&lt;br&gt;0: no&lt;br&gt;1: yes" range="15" value="0x0" property="RWSC"/>
				<Member name="NYETIntrpt" description="NYET interrupt.&lt;br&gt;NYET response TX interrupt.&lt;br&gt;0: An interrupt is cleared.&lt;br&gt;1: An interrupt is generated." range="14" value="0x0" property="RWSC"/>
				<Member name="NAKIntrpt" description="NAK interrupt. &lt;br&gt;NAK TX interrupt.&lt;br&gt;0: An interrupt is cleared.&lt;br&gt;1: An interrupt is generated." range="13" value="0x0" property="RWSC"/>
				<Member name="BbleErrIntrpt" description="Babble error interrupt.&lt;br&gt;Endpoint received babble interrupt.&lt;br&gt;0: An interrupt is cleared.&lt;br&gt;1: An interrupt is generated." range="12" value="0x0" property="RWSC"/>
				<Member name="PktDrpSts" description="Packet drop status interrupt&lt;br&gt;0: An interrupt is cleared.&lt;br&gt;1: An interrupt is generated." range="11" value="0x0" property="RWSC"/>
				<Member name="reserved" description="Reserved." range="10" value="0x0" property="-"/>
				<Member name="BNAIntr" description="BNA interrupt.&lt;br&gt;An interrupt is generated when descriptor access is not ready.&lt;br&gt;0: An interrupt is cleared.&lt;br&gt;1: An interrupt is generated." range="9" value="0x0" property="RWSC"/>
				<Member name="TxfifoUndrn_OutPktErr" description="FIFO underrun interrupt.&lt;br&gt;An interrupt is generated when the FIFO underrun conditions are transmitted.&lt;br&gt;The interrupt is valid when the following conditions are met:&lt;br&gt;- OTG_EN_DED_TX_FIFO = 1&lt;br&gt;- Thresholding enabled&lt;br&gt;OUT packet error.&lt;br&gt;An interrupt is generated when an overrun or CRC error is detected.&lt;br&gt;The interrupt is valid when the following conditions are met:&lt;br&gt;- OTG_EN_DED_TX_FIFO = 1&lt;br&gt;- Thresholding enabled" range="8" value="0x0" property="RWSC"/>
				<Member name="TxFEmp" description="TX FIFO empty status interrupt.&lt;br&gt;An interrupt is generated when the TX FIFO is empty or half empty.&lt;br&gt;This bit is valid only for IN endpoints.&lt;br&gt;0: An interrupt is cleared.&lt;br&gt;1: An interrupt is generated." range="7" value="0x0" property="RO"/>
				<Member name="INEPNakEff_Back2BackSETup" description="IN endpoint NAK effective interrupt.&lt;br&gt;An interrupt is generated when the IN endpoint bit is set.&lt;br&gt;Back-to-back setup package received interrupt.&lt;br&gt;An interrupt is generated when the core receives more than three back-to-back setup packets.&lt;br&gt;0: An interrupt is cleared.&lt;br&gt;1: An interrupt is generated." range="6" value="0x0" property="RWSC"/>
				<Member name="INTknEPMis_StsPhseRcvd" description="An interrupt is generated when the IN tokens with mismatch EP are received.&lt;br&gt;Control write pulse is received.&lt;br&gt;0: An interrupt is cleared.&lt;br&gt;1: An interrupt is generated." range="5" value="0x0" property="RWSC"/>
				<Member name="INTknTXFEmp_OUTTknEPdis" description="An interrupt is generated if IN tokens are received when the corresponding TX FIFO is empty.&lt;br&gt;An interrupt is generated if OUT tokens are received when endpoints are disabled.&lt;br&gt;0: An interrupt is cleared.&lt;br&gt;1: An interrupt is generated." range="4" value="0x0" property="RWSC"/>
				<Member name="TimeOUT_SetUp" description="Timeout interrupt.&lt;br&gt;An interrupt is generated when timeout conditions are detected.&lt;br&gt;Setup phase done interrupt.&lt;br&gt;0: An interrupt is cleared.&lt;br&gt;1: An interrupt is generated." range="3" value="0x0" property="RWSC"/>
				<Member name="AHBErr" description="AHB error interrupt. &lt;br&gt;An interrupt is generated when an AHB error occurs during AHB read/write operations in internal DMA mode.&lt;br&gt;0: An interrupt is cleared.&lt;br&gt;1: An interrupt is generated." range="2" value="0x0" property="RWSC"/>
				<Member name="EPDisbld" description="Endpoint disable interrupt.&lt;br&gt;0: An interrupt is cleared.&lt;br&gt;1: An interrupt is generated." range="1" value="0x0" property="RWSC"/>
				<Member name="XferCompl" description="Transfer completion interrupt.&lt;br&gt;0: An interrupt is cleared.&lt;br&gt;1: An interrupt is generated." range="0" value="0x0" property="-"/>
				<Register offset="0xb08"/>
				<Register offset="0xb28"/>
				<Register offset="0xb48"/>
				<Register offset="0xb68"/>
				<Register offset="0xb88"/>
				<Register offset="0xba8"/>
				<Register offset="0xbc8"/>
				<Register offset="0xbe8"/>
				<Register offset="0xc08"/>
				<Register offset="0xc28"/>
				<Register offset="0xc48"/>
				<Register offset="0xc68"/>
				<Register offset="0xc88"/>
				<Register offset="0xca8"/>
				<Register offset="0xcc8"/>
				<Register offset="0xce8"/>
			</RegisterGroup>
			<RegisterGroup name="DIEPTSIZ0" description="a transfer size register for device IN endpoint 0." value="0x00000000" startoffset="0x0910">
				<Member name="reserved" description="Reserved." range="31:21" value="0x000" property="-"/>
				<Member name="PktCnt" description="Number of packets." range="20:19" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved." range="18:7" value="0x000" property="-"/>
				<Member name="XferSize" description="Transfer size." range="6:0" value="0x00" property="RW"/>
				<Register offset="0x0910"/>
			</RegisterGroup>
			<RegisterGroup name="DOEPTSIZ0" description="a transfer size register for device OUT endpoint 0." value="0x00000000" startoffset="0x0B10">
				<Member name="reserved" description="Reserved." range="31" value="0x0" property="-"/>
				<Member name="SUPCnt" description="Number of setup packets.&lt;br&gt;00: 0 packets&lt;br&gt;01: 1 packet&lt;br&gt;10: 2 packets&lt;br&gt;11: 3 packets" range="30:29" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved." range="28:20" value="0x000" property="-"/>
				<Member name="PktCnt" description="Number of packets." range="19" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved." range="18:7" value="0x000" property="-"/>
				<Member name="XferSize" description="Transfer size" range="6:0" value="0x00" property="RW"/>
				<Register offset="0x0B10"/>
			</RegisterGroup>
			<RegisterGroup name="DIEPTSIZn" description="a transfer size register for device IN endpoint n." value="0x00000000" startoffset="0x0910+0x0020*n">
				<Member name="reserved" description="Reserved." range="31" value="0x0" property="RW"/>
				<Member name="mc_rxdpid_supcnt" description="Number of packets (IN endpoint, RW).&lt;br&gt;00: 0 packets&lt;br&gt;01: 1 packet&lt;br&gt;10: 2 packets&lt;br&gt;11: 3 packets&lt;br&gt;Number of packets (non-periodic IN endpoints, RO).&lt;br&gt;This bit is valid only in internal DMA mode.&lt;br&gt;PID of the received data (isochronous OUT endpoints, RO).&lt;br&gt;00: DATA 0&lt;br&gt;01: DATA 2&lt;br&gt;10: DATA 1&lt;br&gt;11: MDATA&lt;br&gt;Number of setup packets (OUT endpoint, RW).&lt;br&gt;01: 1 packet&lt;br&gt;10: 2 packets&lt;br&gt;11: 3 packets" range="30:29" value="0x0" property="RW"/>
				<Member name="PktCnt" description="Number of packets." range="28:19" value="0x000" property="RW"/>
				<Member name="XferSize" description="Transfer size." range="18:0" value="0x00000" property="RW"/>
				<Register offset="0x910"/>
				<Register offset="0x930"/>
				<Register offset="0x950"/>
				<Register offset="0x970"/>
				<Register offset="0x990"/>
				<Register offset="0x9b0"/>
				<Register offset="0x9d0"/>
				<Register offset="0x9f0"/>
				<Register offset="0xa10"/>
				<Register offset="0xa30"/>
				<Register offset="0xa50"/>
				<Register offset="0xa70"/>
				<Register offset="0xa90"/>
				<Register offset="0xab0"/>
				<Register offset="0xad0"/>
				<Register offset="0xaf0"/>
			</RegisterGroup>
			<RegisterGroup name="DOEPTSIZn" description="a transfer size register for device OUT endpoint n." value="0x00000000" startoffset="0x0B10+0x0020*n">
				<Member name="reserved" description="Reserved." range="31" value="0x0" property="RW"/>
				<Member name="mc_rxdpid_supcnt" description="Number of packets (IN endpoint, RW).&lt;br&gt;00: 0 packets&lt;br&gt;01: 1 packet&lt;br&gt;10: 2 packets&lt;br&gt;11: 3 packets&lt;br&gt;Number of packets (non-periodic IN endpoints, RO).&lt;br&gt;This bit is valid only in internal DMA mode.&lt;br&gt;PID of the received data (isochronous OUT endpoints, RO).&lt;br&gt;00: DATA 0&lt;br&gt;01: DATA 2&lt;br&gt;10: DATA 1&lt;br&gt;11: MDATA&lt;br&gt;Number of setup packets (OUT endpoint, RW).&lt;br&gt;01: 1 packet&lt;br&gt;10: 2 packets&lt;br&gt;11: 3 packets" range="30:29" value="0x0" property="RW"/>
				<Member name="PktCnt" description="Number of packets." range="28:19" value="0x000" property="RW"/>
				<Member name="XferSize" description="Transfer size." range="18:0" value="0x00000" property="RW"/>
				<Register offset="0xb10"/>
				<Register offset="0xb30"/>
				<Register offset="0xb50"/>
				<Register offset="0xb70"/>
				<Register offset="0xb90"/>
				<Register offset="0xbb0"/>
				<Register offset="0xbd0"/>
				<Register offset="0xbf0"/>
				<Register offset="0xc10"/>
				<Register offset="0xc30"/>
				<Register offset="0xc50"/>
				<Register offset="0xc70"/>
				<Register offset="0xc90"/>
				<Register offset="0xcb0"/>
				<Register offset="0xcd0"/>
				<Register offset="0xcf0"/>
			</RegisterGroup>
			<RegisterGroup name="DIEPDMAN" description="a DMA address register for device IN endpoint n." value="0x00000000" startoffset="0x0914+0x0020*n">
				<Member name="dmaaddr" description="DMA address." range="31:0" value="0x00000000" property="RW"/>
				<Register offset="0x914"/>
				<Register offset="0x934"/>
				<Register offset="0x954"/>
				<Register offset="0x974"/>
				<Register offset="0x994"/>
				<Register offset="0x9b4"/>
				<Register offset="0x9d4"/>
				<Register offset="0x9f4"/>
				<Register offset="0xa14"/>
				<Register offset="0xa34"/>
				<Register offset="0xa54"/>
				<Register offset="0xa74"/>
				<Register offset="0xa94"/>
				<Register offset="0xab4"/>
				<Register offset="0xad4"/>
				<Register offset="0xaf4"/>
			</RegisterGroup>
			<RegisterGroup name="DOEPDMAN" description="a DMA address register for device OUT endpoint n." value="0x00000000" startoffset="0x0B14+0x0020*n">
				<Member name="dmaaddr" description="DMA address." range="31:0" value="0x00000000" property="RW"/>
				<Register offset="0xb14"/>
				<Register offset="0xb34"/>
				<Register offset="0xb54"/>
				<Register offset="0xb74"/>
				<Register offset="0xb94"/>
				<Register offset="0xbb4"/>
				<Register offset="0xbd4"/>
				<Register offset="0xbf4"/>
				<Register offset="0xc14"/>
				<Register offset="0xc34"/>
				<Register offset="0xc54"/>
				<Register offset="0xc74"/>
				<Register offset="0xc94"/>
				<Register offset="0xcb4"/>
				<Register offset="0xcd4"/>
				<Register offset="0xcf4"/>
			</RegisterGroup>
			<RegisterGroup name="DIEPDMABN" description="a DMA buffer address register for device IN endpoint n." value="0x00000000" startoffset="0x091C+0x0020*n">
				<Member name="DMABufferAddr" description="DMA buffer address." range="31:0" value="0x00000000" property="RO"/>
				<Register offset="0x91c"/>
				<Register offset="0x93c"/>
				<Register offset="0x95c"/>
				<Register offset="0x97c"/>
				<Register offset="0x99c"/>
				<Register offset="0x9bc"/>
				<Register offset="0x9dc"/>
				<Register offset="0x9fc"/>
				<Register offset="0xa1c"/>
				<Register offset="0xa3c"/>
				<Register offset="0xa5c"/>
				<Register offset="0xa7c"/>
				<Register offset="0xa9c"/>
				<Register offset="0xabc"/>
				<Register offset="0xadc"/>
				<Register offset="0xafc"/>
			</RegisterGroup>
			<RegisterGroup name="DOEPDMABN" description="a DMA buffer address register for device OUT endpoint n." value="0x00000000" startoffset="0x0B1C+0x0020*n">
				<Member name="DMABufferAddr" description="DMA buffer address." range="31:0" value="0x00000000" property="RO"/>
				<Register offset="0xb1c"/>
				<Register offset="0xb3c"/>
				<Register offset="0xb5c"/>
				<Register offset="0xb7c"/>
				<Register offset="0xb9c"/>
				<Register offset="0xbbc"/>
				<Register offset="0xbdc"/>
				<Register offset="0xbfc"/>
				<Register offset="0xc1c"/>
				<Register offset="0xc3c"/>
				<Register offset="0xc5c"/>
				<Register offset="0xc7c"/>
				<Register offset="0xc9c"/>
				<Register offset="0xcbc"/>
				<Register offset="0xcdc"/>
				<Register offset="0xcfc"/>
			</RegisterGroup>
			<RegisterGroup name="DTXFSTSn" description="a TX FIFO status register for device IN endpoints." value="0x00000000" startoffset="0x0938">
				<Member name="reserved" description="Reserved." range="31:16" value="0x0000" property="-"/>
				<Member name="INEPTxFSpcAvail" description="Available space for the IN endpoint TX FIFO.&lt;br&gt;0x0: The endpoint TX FIFO is full.&lt;br&gt;0x1: One word is available.&lt;br&gt;0x2: Two words are available.&lt;br&gt;0xn: n words (0 ≤ n ≤ 32,768) are available.&lt;br&gt;0x8000: 32,768 words are available.&lt;br&gt;Other values: reserved" range="15:0" value="0x0000" property="RO"/>
				<Register offset="0x0938"/>
			</RegisterGroup>
		</ModuleGroup>
	</ModuleList>
	<ModuleList>
		<ModuleGroup name="USB host" i2cSupport="false" deviceId="" i2cPort="">
			<Module baseAddress="0xF9890000"/>
			<RegisterGroup name="INSNREG00" description="a micro-frame length configuration register." value="0x00000000" startoffset="0x90">
				<Member name="reserved" description="Reserved." range="31:20" value="0x000" property="-"/>
				<Member name="debug" description="For debugging only." range="19:14" value="0x00" property="RW"/>
				<Member name="val" description="Micro-frame counter. This field is used only for simulation. In normal cases, the micro-frame length is 125 μs defined in the protocol. During simulation, the micro-frame length can be shorted by configuring this field to reduce the simulation time." range="13:1" value="0x0000" property="RW"/>
				<Member name="en" description="Enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="0" value="0x0" property="RW"/>
				<Register offset="0x90"/>
			</RegisterGroup>
			<RegisterGroup name="INSNREG01" description="INTNREG01 is a PBUF out/in threshold register." value="0x00200020" startoffset="0x94">
				<Member name="out_threshold" description="TX threshold. If the data amount in the PBUF is above the TX threshold, data starts to be transmitted. The threshold is measured by 32 bits." range="31:16" value="0x0020" property="RW"/>
				<Member name="in_threshold" description="RX threshold. If the data amount in the PBUF is above the RX threshold, data is read from the PBUF. The threshold is measured by 32 bits." range="15:0" value="0x0020" property="RW"/>
				<Register offset="0x94"/>
			</RegisterGroup>
			<RegisterGroup name="INSNREG02" description="a PBUF depth configuration register." value="0x00000080" startoffset="0x98">
				<Member name="reserved" description="Reserved." range="31:12" value="0x00000" property="-"/>
				<Member name="pbuf_depth" description="PBUF depth. The depth is measured by 32 bits." range="11:0" value="0x080" property="RW"/>
				<Register offset="0x98"/>
			</RegisterGroup>
			<RegisterGroup name="INSNREG03" description="an interrupt memory transfer enable register." value="0x00000001" startoffset="0x9C">
				<Member name="reserved" description="Reserved." range="31:15" value="0x00000" property="-"/>
				<Member name="dis" description="256 MHz clock check enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="14" value="0x0" property="RW"/>
				<Member name="ctrl" description="Line state ignore during TESTSE0 NAK." range="13" value="0x0" property="RW"/>
				<Member name="val" description="TX-TX turnaround delay addition." range="12:10" value="0x0" property="RW"/>
				<Member name="fetch" description="Periodic frames list RX." range="9" value="0x0" property="RW"/>
				<Member name="offset" description="Available time offset." range="8:1" value="0x00" property="RW"/>
				<Member name="brk_en" description="Interrupt memory transfer enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="0" value="0x1" property="RO"/>
				<Register offset="0x9C"/>
			</RegisterGroup>
			<RegisterGroup name="INSNREG04" description="a debug register." value="0x00000000" startoffset="0xA0">
				<Member name="reserved" description="Reserved." range="31:6" value="0x0000000" property="-"/>
				<Member name="auto_en" description="Automatic feature enable.&lt;br&gt;0: enabled. The suspend signal is valid when the run/stop bit is reset by software, but the hchalted bit is not set.&lt;br&gt;1: disabled. The port is not suspended when software clears the run/stop bit.&lt;br&gt;The default value is 0." range="5" value="0x0" property="RW"/>
				<Member name="nak_reldfix_en" description="NAK reload enable.&lt;br&gt;0: enabled&lt;br&gt;1: disabled" range="4" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved." range="3" value="0x0" property="-"/>
				<Member name="scaledwn_enum_time" description="Port enumeration time scale-down enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="2" value="0x0" property="RW"/>
				<Member name="hccparam_en" description="HCCPARAMS register write enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="1" value="0x0" property="RW"/>
				<Member name="hcsparam_en" description="HCSPARAMS register write enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="0" value="0x0" property="RW"/>
				<Register offset="0xA0"/>
			</RegisterGroup>
			<RegisterGroup name="INSNREG05" description="a control and status register. It is used to read or write to PHY registers." value="0x40001000" startoffset="0xA4">
				<Member name="reserved" description="Reserved." range="31:18" value="0x1000" property="-"/>
				<Member name="vbusy" description="The value 1 indicates that hardware is writing data. This bit is cleared only when the process is complete." range="17" value="0x0" property="RO"/>
				<Member name="vport" description="Port ID. It cannot exceed the supported number of ports." range="16:13" value="0x0" property="RW"/>
				<Member name="vcontrol_loadm" description="Load enable.&lt;br&gt;0: enabled&lt;br&gt;1: disabled" range="12" value="0x1" property="RW"/>
				<Member name="vcontrol" description="Port control signal." range="11:8" value="0x0" property="RW"/>
				<Member name="hccparam_en" description="Port status signal." range="7:0" value="0x00" property="RO"/>
				<Register offset="0xA4"/>
			</RegisterGroup>
			<RegisterGroup name="INSNREG06" description="an AHB error status register." value="0x00000000" startoffset="0xA8">
				<Member name="err_capture" description="Whether an AHB error occurs.&lt;br&gt;0: no&lt;br&gt;1: yes" range="31" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved." range="30:12" value="0x00000" property="-"/>
				<Member name="hbusrt_err" description="hbrust value during control transfer when an AHB error occurs." range="11:9" value="0x0" property="RO"/>
				<Member name="num_beat_err" description="Number of beats during the current burst transfer when an AHB error occurs. The maximum number of beats is 16.&lt;br&gt;0x00–0x10: valid&lt;br&gt;0x11?0x1F: reserved" range="8:4" value="0x00" property="RO"/>
				<Member name="num_beat_ok" description="Number of completed beats during the current burst transfer when an AHB error occurs." range="3:0" value="0x0" property="RO"/>
				<Register offset="0xA8"/>
			</RegisterGroup>
			<RegisterGroup name="INSNREG07" description="an AHB error address register." value="0x00000000" startoffset="0xAC">
				<Member name="err_addr" description="Address during control transfer when an AHB error occurs." range="31:0" value="0x00000000" property="RO"/>
				<Register offset="0xAC"/>
			</RegisterGroup>
		</ModuleGroup>
	</ModuleList>
	<ModuleList>
		<ModuleGroup name="IO Config" i2cSupport="false" deviceId="" i2cPort="">
			<Module baseAddress="0xF8A21000"/>
			<RegisterGroup name="ioshare_reg0" description="a multiplexing control and drive configuration register for theSDIO0_CCLK_OUT pin." value="0x00000000" startoffset="0x000">
				<Member name="reserved" description="Reserved" range="31:10" value="0x000000" property="RO"/>
				<Member name="io_drive_cfg" description="PAD drive current&lt;br&gt;00: 4 mA&lt;br&gt;01: 8 mA&lt;br&gt;10: 12 mA&lt;br&gt;11: 24 mA&lt;br&gt;When this pin is multiplexed as the SDIO0_CCLK_OUT pin:&lt;br&gt;01 is recommended for the 2-layer PCB when the voltage is 3.3 V.&lt;br&gt;10 is recommended for the 2-layer PCB when the voltage is 1.8 V.&lt;br&gt;11 is recommended for the 4-layer PCB.&lt;br&gt;When this pin is multiplexed as other pins, 00 is recommended." range="9:8" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="7:3" value="0x00" property="RO"/>
				<Member name="ioshare_reg0" description="Multiplexing control of the SDIO0_CCLK_OUT pin&lt;br&gt;000: GPIO0_0&lt;br&gt;001: SDIO0_CCLK_OUT&lt;br&gt;010: RMII0_RXD1&lt;br&gt;Other values: reserved" range="2:0" value="0x0" property="RW"/>
				<Register offset="0x000"/>
			</RegisterGroup>
			<RegisterGroup name="ioshare_reg1" description="a multiplexing control and drive configuration register for theSDIO0_CARD_DETECT pin." value="0x00000000" startoffset="0x004">
				<Member name="reserved" description="Reserved" range="31:11" value="0x000000" property="RO"/>
				<Member name="io_sl_cfg" description="PAD slew rate&lt;br&gt;1: fast&lt;br&gt;0: slow (recommended)" range="10" value="0x0" property="RW"/>
				<Member name="io_drive_cfg" description="PAD drive current&lt;br&gt;00: 4 mA (recommended)&lt;br&gt;01: 8 mA&lt;br&gt;10: 12 mA&lt;br&gt;11: 16 mA&lt;br&gt;When this pin is multiplexed as the RMII0_TXEN pin:&lt;br&gt;00 is recommended for the 2-layer PCB.&lt;br&gt;01 is recommended for the 4-layer PCB.&lt;br&gt;When this pin is multiplexed as other pins, 00 is recommended." range="9:8" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="7:3" value="0x00" property="RO"/>
				<Member name="ioshare_reg1" description="Multiplexing control of the SDIO0_CARD_DETECT pin&lt;br&gt;000: GPIO0_1&lt;br&gt;001: SDIO0_CARD_DETECT&lt;br&gt;010: RMII0_TXEN&lt;br&gt;Other values: reserved" range="2:0" value="0x0" property="RW"/>
				<Register offset="0x004"/>
			</RegisterGroup>
			<RegisterGroup name="ioshare_reg2" description="a multiplexing control and drive configuration register for theSDIO0_CARD_POWER_EN pin." value="0x00000000" startoffset="0x008">
				<Member name="reserved" description="Reserved" range="31:11" value="0x000000" property="RO"/>
				<Member name="io_sl_cfg" description="PAD slew rate&lt;br&gt;1: fast&lt;br&gt;0: slow (recommended)" range="10" value="0x0" property="RW"/>
				<Member name="io_drive_cfg" description="PAD drive current&lt;br&gt;00: 4 mA (recommended)&lt;br&gt;01: 8 mA&lt;br&gt;10: 12 mA&lt;br&gt;11: 16 mA" range="9:8" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="7:3" value="0x00" property="RO"/>
				<Member name="ioshare_reg2" description="Multiplexing control of the SDIO0_CARD_POWER_EN pin&lt;br&gt;000: GPIO0_2&lt;br&gt;001: SDIO0_CARD_POWER_EN&lt;br&gt;010: RMII0_MDIO&lt;br&gt;Other values: reserved" range="2:0" value="0x0" property="RW"/>
				<Register offset="0x008"/>
			</RegisterGroup>
			<RegisterGroup name="ioshare_reg3" description="a multiplexing control and drive configuration register for theSDIO0_CDATA0 pin." value="0x00000000" startoffset="0x00C">
				<Member name="reserved" description="Reserved" range="31:11" value="0x000000" property="RO"/>
				<Member name="io_sl_cfg" description="PAD slew rate&lt;br&gt;1: fast&lt;br&gt;0: slow&lt;br&gt;When this pin is multiplexed as the SDIO0_CDATA0 pin:&lt;br&gt;1 is recommended for the 2-layer PCB when the voltage is 3.3 V.&lt;br&gt;0 is recommended for the 2-layer PCB when the voltage is 1.8 V.&lt;br&gt;1 is recommended for the 4-layer PCB.&lt;br&gt;When this pin is multiplexed as other pins, 0 is recommended." range="10" value="0x0" property="RW"/>
				<Member name="io_drive_cfg" description="PAD drive current&lt;br&gt;00: 4 mA&lt;br&gt;01: 8 mA&lt;br&gt;10: 12 mA&lt;br&gt;11: 16 mA&lt;br&gt;When this pin is multiplexed as the SDIO0_CDATA0 pin:&lt;br&gt;00 is recommended for the 2-layer PCB when the voltage is 3.3 V.&lt;br&gt;01 is recommended for the 2-layer PCB when the voltage is 1.8 V.&lt;br&gt;10 is recommended for the 4-layer PCB.&lt;br&gt;When this pin is multiplexed as other pins, 00 is recommended." range="9:8" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="7:3" value="0x00" property="RO"/>
				<Member name="ioshare_reg3" description="Multiplexing control of the SDIO0_CDATA0 pin&lt;br&gt;001: SDIO0_CDATA0&lt;br&gt;010: RMII0_RXD0&lt;br&gt;011: GPIO0_3&lt;br&gt;Other values: reserved" range="2:0" value="0x0" property="RW"/>
				<Register offset="0x00C"/>
			</RegisterGroup>
			<RegisterGroup name="ioshare_reg4" description="a multiplexing control and drive configuration register for theSDIO0_CDATA1 pin." value="0x00000000" startoffset="0x010">
				<Member name="reserved" description="Reserved" range="31:11" value="0x000000" property="RO"/>
				<Member name="io_sl_cfg" description="PAD slew rate&lt;br&gt;1: fast&lt;br&gt;0: slow&lt;br&gt;When this pin is multiplexed as the SDIO0_CDATA1 pin:&lt;br&gt;1 is recommended for the 2-layer PCB when the voltage is 3.3 V.&lt;br&gt;0 is recommended for the 2-layer PCB when the voltage is 1.8 V.&lt;br&gt;1 is recommended for the 4-layer PCB.&lt;br&gt;When this pin is multiplexed as other pins, 0 is recommended." range="10" value="0x0" property="RW"/>
				<Member name="io_drive_cfg" description="PAD drive current&lt;br&gt;00: 4 mA&lt;br&gt;01: 8 mA&lt;br&gt;10: 12 mA&lt;br&gt;11: 16 mA&lt;br&gt;When this pin is multiplexed as the SDIO0_CDATA1 pin:&lt;br&gt;00 is recommended for the 2-layer PCB when the voltage is 3.3 V.&lt;br&gt;01 is recommended for the 2-layer PCB when the voltage is 1.8 V.&lt;br&gt;10 is recommended for the 4-layer PCB.&lt;br&gt;When this pin is multiplexed as other pins, 00 is recommended." range="9:8" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="7:3" value="0x00" property="RO"/>
				<Member name="ioshare_reg4" description="Multiplexing control of the SDIO0_CDATA1 pin&lt;br&gt;001: SDIO0_CDATA1&lt;br&gt;010: RMII0_RXDV&lt;br&gt;011: GPIO0_4&lt;br&gt;Other values: reserved" range="2:0" value="0x0" property="RW"/>
				<Register offset="0x010"/>
			</RegisterGroup>
			<RegisterGroup name="ioshare_reg5" description="a multiplexing control and drive configuration register for theSDIO0_CDATA2 pin." value="0x00000000" startoffset="0x014">
				<Member name="reserved" description="Reserved" range="31:11" value="0x000000" property="RO"/>
				<Member name="io_sl_cfg" description="PAD slew rate&lt;br&gt;1: fast&lt;br&gt;0: slow&lt;br&gt;When this pin is multiplexed as the SDIO0_CDATA2 pin:&lt;br&gt;1 is recommended for the 2-layer PCB when the voltage is 3.3 V.&lt;br&gt;0 is recommended for the 2-layer PCB when the voltage is 1.8 V.&lt;br&gt;1 is recommended for the 4-layer PCB.&lt;br&gt;When this pin is multiplexed as other pins, 0 is recommended." range="10" value="0x0" property="RW"/>
				<Member name="io_drive_cfg" description="PAD drive current&lt;br&gt;00: 4 mA&lt;br&gt;01: 8 mA&lt;br&gt;10: 12 mA&lt;br&gt;11: 16 mA&lt;br&gt;When this pin is multiplexed as the SDIO0_CDATA2 pin:&lt;br&gt;00 is recommended for the 2-layer PCB when the voltage is 3.3 V.&lt;br&gt;01 is recommended for the 2-layer PCB when the voltage is 1.8 V.&lt;br&gt;10 is recommended for the 4-layer PCB.&lt;br&gt;When this pin is multiplexed as the RMII0_TXD1 pin:&lt;br&gt;00 is recommended for the 2-layer PCB.&lt;br&gt;01 is recommended for the 4-layer PCB.&lt;br&gt;When this pin is multiplexed as other pins, 00 is recommended." range="9:8" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="7:3" value="0x00" property="RO"/>
				<Member name="ioshare_reg5" description="Multiplexing control of the SDIO0_CDATA2 pin&lt;br&gt;001: SDIO0_CDATA2&lt;br&gt;010: RMII0_TXD1&lt;br&gt;011: GPIO0_5&lt;br&gt;Other values: reserved" range="2:0" value="0x0" property="RW"/>
				<Register offset="0x014"/>
			</RegisterGroup>
			<RegisterGroup name="ioshare_reg6" description="a multiplexing control and drive configuration register for theSDIO0_CDATA3 pin." value="0x00000000" startoffset="0x018">
				<Member name="reserved" description="Reserved" range="31:11" value="0x000000" property="RO"/>
				<Member name="io_sl_cfg" description="PAD slew rate&lt;br&gt;1: fast&lt;br&gt;0: slow&lt;br&gt;When this pin is multiplexed as the SDIO0_CDATA3 pin:&lt;br&gt;1 is recommended for the 2-layer PCB when the voltage is 3.3 V.&lt;br&gt;0 is recommended for the 2-layer PCB when the voltage is 1.8 V.&lt;br&gt;1 is recommended for the 4-layer PCB.&lt;br&gt;When this pin is multiplexed as other pins, 0 is recommended." range="10" value="0x0" property="RW"/>
				<Member name="io_drive_cfg" description="PAD drive current&lt;br&gt;00: 4 mA&lt;br&gt;01: 8 mA&lt;br&gt;10: 12 mA&lt;br&gt;11: 16 mA&lt;br&gt;When this pin is multiplexed as the SDIO0_CDATA3 pin:&lt;br&gt;00 is recommended for the 2-layer PCB when the voltage is 3.3 V.&lt;br&gt;01 is recommended for the 2-layer PCB when the voltage is 1.8 V.&lt;br&gt;10 is recommended for the 4-layer PCB.&lt;br&gt;When this pin is multiplexed as the RMII0_TXD0 pin:&lt;br&gt;00 is recommended for the 2-layer PCB.&lt;br&gt;01 is recommended for the 4-layer PCB.&lt;br&gt;When this pin is multiplexed as other pins, 00 is recommended." range="9:8" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="7:3" value="0x00" property="RO"/>
				<Member name="ioshare_reg6" description="Multiplexing control of the SDIO0_CDATA3 pin&lt;br&gt;001: SDIO0_CDATA3&lt;br&gt;010: RMII0_TXD0&lt;br&gt;011: GPIO0_6&lt;br&gt;Other values: reserved" range="2:0" value="0x0" property="RW"/>
				<Register offset="0x018"/>
			</RegisterGroup>
			<RegisterGroup name="ioshare_reg7" description="a multiplexing control and drive configuration register for the SDIO0_CWPRpin." value="0x00000000" startoffset="0x01C">
				<Member name="reserved" description="Reserved" range="31:11" value="0x000000" property="RO"/>
				<Member name="io_sl_cfg" description="PAD slew rate&lt;br&gt;1: fast&lt;br&gt;0: slow (recommended)" range="10" value="0x0" property="RW"/>
				<Member name="io_drive_cfg" description="PAD drive current&lt;br&gt;00: 4 mA&lt;br&gt;01: 8 mA&lt;br&gt;10: 12 mA&lt;br&gt;11: 16 mA&lt;br&gt;When this pin is multiplexed as the RMII0_MDCK pin:&lt;br&gt;00 is recommended for the 2-layer PCB.&lt;br&gt;01 is recommended for the 4-layer PCB.&lt;br&gt;When this pin is multiplexed as other pins, 00 is recommended." range="9:8" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="7:3" value="0x00" property="RO"/>
				<Member name="ioshare_reg7" description="Multiplexing control of the SDIO0_CWPR pin&lt;br&gt;000: GPIO0_7&lt;br&gt;001: SDIO0_CWPR&lt;br&gt;010: RMII0_MDCK&lt;br&gt;Other values: reserved" range="2:0" value="0x0" property="RW"/>
				<Register offset="0x01C"/>
			</RegisterGroup>
			<RegisterGroup name="ioshare_reg8" description="a multiplexing control and drive configuration register for the SDIO0_CCMDpin." value="0x00000000" startoffset="0x020">
				<Member name="reserved" description="Reserved" range="31:11" value="0x000000" property="RO"/>
				<Member name="io_sl_cfg" description="PAD slew rate&lt;br&gt;1: fast&lt;br&gt;0: slow&lt;br&gt;When this pin is multiplexed as the SDIO0_CCMD pin:&lt;br&gt;1 is recommended for the 2-layer PCB when the voltage is 3.3 V.&lt;br&gt;0 is recommended for the 2-layer PCB when the voltage is 1.8 V.&lt;br&gt;1 is recommended for the 4-layer PCB.&lt;br&gt;When this pin is multiplexed as other pins, 0 is recommended." range="10" value="0x0" property="RW"/>
				<Member name="io_drive_cfg" description="PAD drive current&lt;br&gt;00: 4 mA&lt;br&gt;01: 8 mA&lt;br&gt;10: 12 mA&lt;br&gt;11: 16 mA&lt;br&gt;When this pin is multiplexed as the SDIO0_CCMD pin:&lt;br&gt;00 is recommended for the 2-layer PCB when the voltage is 3.3 V.&lt;br&gt;01 is recommended for the 2-layer PCB when the voltage is 1.8 V.&lt;br&gt;10 is recommended for the 4-layer PCB.&lt;br&gt;When this pin is multiplexed as the RMII0_REFCLK pin:&lt;br&gt;00 is recommended for the 2-layer PCB.&lt;br&gt;10 is recommended for the 4-layer PCB.&lt;br&gt;When this pin is multiplexed as other pins, 00 is recommended." range="9:8" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="7:3" value="0x00" property="RO"/>
				<Member name="ioshare_reg8" description="Multiplexing control of the SDIO0_CCMD pin&lt;br&gt;000: GPIO1_0&lt;br&gt;001: SDIO0_CCMD&lt;br&gt;010: RMII0_REFCLK&lt;br&gt;Other values: reserved" range="2:0" value="0x0" property="RW"/>
				<Register offset="0x020"/>
			</RegisterGroup>
			<RegisterGroup name="ioshare_reg9" description="a multiplexing control register for the I2C_SDA pin." value="0x00000000" startoffset="0x024">
				<Member name="reserved" description="Reserved" range="31:2" value="0x00000000" property="RO"/>
				<Member name="ioshare_reg9" description="Multiplexing control of the I2C_SDA pin&lt;br&gt;00: PWM_OUT1&lt;br&gt;01: I2C0_SDA&lt;br&gt;10: GPIO1_1&lt;br&gt;Other values: reserved" range="1:0" value="0x0" property="RW"/>
				<Register offset="0x024"/>
			</RegisterGroup>
			<RegisterGroup name="ioshare_reg10" description="a multiplexing control register for the I2C0_SCL pin." value="0x00000000" startoffset="0x028">
				<Member name="reserved" description="Reserved" range="31:2" value="0x00000000" property="RO"/>
				<Member name="ioshare_reg10" description="Multiplexing control of the I2C_SCL pin&lt;br&gt;00: PWM_OUT2&lt;br&gt;01: I2C0_SCL&lt;br&gt;10: GPIO1_2&lt;br&gt;Other values: reserved" range="1:0" value="0x0" property="RW"/>
				<Register offset="0x028"/>
			</RegisterGroup>
			<RegisterGroup name="ioshare_reg11" description="a multiplexing control register for the FE_LED_ACT pin." value="0x00000000" startoffset="0x02C">
				<Member name="reserved" description="Reserved" range="31:2" value="0x00000000" property="RO"/>
				<Member name="ioshare_reg11" description="Multiplexing control of the FE_LED_ACT pin&lt;br&gt;00: reserved&lt;br&gt;01: FE_LED_ACT&lt;br&gt;10: BOOT_SEL0&lt;br&gt;11: GPIO1_3" range="1:0" value="0x0" property="RW"/>
				<Register offset="0x02C"/>
			</RegisterGroup>
			<RegisterGroup name="ioshare_reg12" description="a multiplexing control register for the FE_LED_BASE pin." value="0x00000000" startoffset="0x030">
				<Member name="reserved" description="Reserved" range="31:2" value="0x00000000" property="RO"/>
				<Member name="ioshare_reg12" description="Multiplexing control of the FE_LED_BASE pin&lt;br&gt;00: reserved&lt;br&gt;01: FE_LED_BASE&lt;br&gt;10: BOOT_SEL1&lt;br&gt;11: GPIO1_4" range="1:0" value="0x0" property="RW"/>
				<Register offset="0x030"/>
			</RegisterGroup>
			<RegisterGroup name="ioshare_reg13" description="a multiplexing control register for the HDMI_TX_SCL pin." value="0x00000000" startoffset="0x034">
				<Member name="reserved" description="Reserved" range="31:1" value="0x00000000" property="RO"/>
				<Member name="ioshare_reg13" description="Multiplexing control of the HDMI_TX_SCL pin&lt;br&gt;0: GPIO1_5&lt;br&gt;1: HDMI_TX_SCL" range="0" value="0x0" property="RW"/>
				<Register offset="0x034"/>
			</RegisterGroup>
			<RegisterGroup name="ioshare_reg14" description="a multiplexing control register for the HDMI_TX_SDA pin." value="0x00000000" startoffset="0x038">
				<Member name="reserved" description="Reserved" range="31:1" value="0x00000000" property="RO"/>
				<Member name="ioshare_reg14" description="Multiplexing control of the HDMI_TX_SDA pin&lt;br&gt;0: GPIO1_6&lt;br&gt;1: HDMI_TX_SDA" range="0" value="0x0" property="RW"/>
				<Register offset="0x038"/>
			</RegisterGroup>
			<RegisterGroup name="ioshare_reg15" description="a multiplexing control register for the HDMI_TX_HOTPLUG pin." value="0x00000000" startoffset="0x03C">
				<Member name="reserved" description="Reserved" range="31:1" value="0x00000000" property="RO"/>
				<Member name="ioshare_reg15" description="Multiplexing control of the HDMI_TX_HOTPLUG pin&lt;br&gt;0: GPIO1_7&lt;br&gt;1: HDMI_TX_HOTPLUG" range="0" value="0x0" property="RW"/>
				<Register offset="0x03C"/>
			</RegisterGroup>
			<RegisterGroup name="ioshare_reg16" description="a multiplexing control register for the HDMI_TX_CEC pin." value="0x00000000" startoffset="0x040">
				<Member name="reserved" description="Reserved" range="31:1" value="0x00000000" property="RO"/>
				<Member name="ioshare_reg16" description="Multiplexing control of the HDMI_TX_CEC pin&lt;br&gt;0: GPIO2_0&lt;br&gt;1: HDMI_TX_CEC" range="0" value="0x0" property="RW"/>
				<Register offset="0x040"/>
			</RegisterGroup>
			<RegisterGroup name="ioshare_reg17" description="a multiplexing control register for the SPDIF_OUT pin." value="0x00000000" startoffset="0x044">
				<Member name="reserved" description="Reserved" range="31:2" value="0x00000000" property="RO"/>
				<Member name="ioshare_reg17" description="Multiplexing control of the SPDIF_OUT pin&lt;br&gt;00: GPIO2_1&lt;br&gt;01: SPDIF_OUT&lt;br&gt;10: NF_BOOTBW&lt;br&gt;Other values: reserved" range="1:0" value="0x0" property="RW"/>
				<Register offset="0x044"/>
			</RegisterGroup>
			<RegisterGroup name="ioshare_reg20" description="a multiplexing control register for the TSI0_D0 pin." value="0x00000000" startoffset="0x130">
				<Member name="reserved" description="Reserved" range="31:1" value="0x00000000" property="RO"/>
				<Member name="ioshare_reg20" description="Multiplexing control of the TSI0_D0 pin.&lt;br&gt;0: GPIO9_0; &lt;br&gt;1: TSI0_D0." range="0" value="0x0" property="RW"/>
				<Register offset="0x130"/>
			</RegisterGroup>
			<RegisterGroup name="ioshare_reg21" description="a multiplexing control register for the TSI0_D1 pin." value="0x00000000" startoffset="0x134">
				<Member name="reserved" description="Reserved" range="31:1" value="0x00000000" property="RO"/>
				<Member name="ioshare_reg21" description="Multiplexing control of the TSI0_D1 pin.&lt;br&gt;0: GPIO9_1; &lt;br&gt;1: TSI0_D1." range="0" value="0x0" property="RW"/>
				<Register offset="0x134"/>
			</RegisterGroup>
			<RegisterGroup name="ioshare_reg22" description="a multiplexing control register for the TSI0_VALID pin." value="0x00000000" startoffset="0x138">
				<Member name="reserved" description="Reserved" range="31:1" value="0x00000000" property="RO"/>
				<Member name="ioshare_reg22" description="Multiplexing control of the TSI0_VALID pin.&lt;br&gt;0: GPIO9_2; &lt;br&gt;1: TSI0_VALID." range="0" value="0x0" property="RW"/>
				<Register offset="0x138"/>
			</RegisterGroup>
			<RegisterGroup name="ioshare_reg23" description="a multiplexing control register for the TSI0_CLK pin." value="0x00000000" startoffset="0x13C">
				<Member name="reserved" description="Reserved" range="31:1" value="0x00000000" property="RO"/>
				<Member name="ioshare_reg23" description="Multiplexing control of the TSI0_CLK pin.&lt;br&gt;0: GPIO9_3; &lt;br&gt;1: TSI0_CLK." range="0" value="0x0" property="RW"/>
				<Register offset="0x13C"/>
			</RegisterGroup>
			<RegisterGroup name="ioshare_reg24" description="a multiplexing control register for the TSI0_SYNC pin." value="0x00000000" startoffset="0x140">
				<Member name="reserved" description="Reserved" range="31:1" value="0x00000000" property="RO"/>
				<Member name="ioshare_reg24" description="Multiplexing control of the TSI0_SYNC pin.&lt;br&gt;0: GPIO9_4; &lt;br&gt;1: TSI0_SYNC." range="0" value="0x0" property="RW"/>
				<Register offset="0x140"/>
			</RegisterGroup>
			<RegisterGroup name="ioshare_reg25" description="a multiplexing control register for the I2C2_SCL pin." value="0x00000000" startoffset="0x144">
				<Member name="reserved" description="Reserved" range="31:1" value="0x00000000" property="RO"/>
				<Member name="ioshare_reg25" description="Multiplexing control of the I2C2_SCL pin.&lt;br&gt;0: GPIO9_5; &lt;br&gt;1: I2C2_SCL." range="0" value="0x0" property="RW"/>
				<Register offset="0x144"/>
			</RegisterGroup>
			<RegisterGroup name="ioshare_reg26" description="a multiplexing control register for the I2C2_SDA pin." value="0x00000000" startoffset="0x148">
				<Member name="reserved" description="Reserved" range="31:1" value="0x00000000" property="RO"/>
				<Member name="ioshare_reg26" description="Multiplexing control of the I2C2_SDA pin.&lt;br&gt;0: GPIO9_6; &lt;br&gt;1: I2C2_SDA." range="0" value="0x0" property="RW"/>
				<Register offset="0x148"/>
			</RegisterGroup>
			<RegisterGroup name="ioshare_reg27" description="a multiplexing control register for the DEM_RST0 pin." value="0x00000000" startoffset="0x14C">
				<Member name="reserved" description="Reserved" range="31:1" value="0x00000000" property="RO"/>
				<Member name="ioshare_reg27" description="Multiplexing control of the DEM_RST0 pin.&lt;br&gt;0: GPIO9_7; &lt;br&gt;1: DEM_RST0." range="0" value="0x0" property="RW"/>
				<Register offset="0x14C"/>
			</RegisterGroup>
			<RegisterGroup name="ioshare_reg28" description="a multiplexing control register for the PWM_OUT0 pin." value="0x00000000" startoffset="0x050">
				<Member name="reserved" description="Reserved" range="31:1" value="0x00000000" property="RO"/>
				<Member name="ioshare_reg28" description="Multiplexing control of the PWM_OUT0 pin&lt;br&gt;0: PWM_OUT0&lt;br&gt;1: GPIO2_4" range="0" value="0x0" property="RW"/>
				<Register offset="0x050"/>
			</RegisterGroup>
			<RegisterGroup name="ioshare_reg29" description="a multiplexing control register for the JTAG_SEL pin." value="0x00000000" startoffset="0x054">
				<Member name="reserved" description="Reserved" range="31:1" value="0x00000000" property="RO"/>
				<Member name="ioshare_reg29" description="Multiplexing control of the JTAG_SEL pin&lt;br&gt;0: JTAG_SEL&lt;br&gt;1: GPIO2_5" range="0" value="0x0" property="RW"/>
				<Register offset="0x054"/>
			</RegisterGroup>
			<RegisterGroup name="ioshare_reg30" description="a multiplexing control and drive configuration register for the JTAG_TMSpin." value="0x00000000" startoffset="0x058">
				<Member name="reserved" description="Reserved" range="31:11" value="0x000000" property="RO"/>
				<Member name="io_sl_cfg" description="PAD slew rate&lt;br&gt;1: fast&lt;br&gt;0: slow (recommended)" range="10" value="0x0" property="RW"/>
				<Member name="io_drive_cfg" description="PAD drive current&lt;br&gt;00: 4 mA&lt;br&gt;01: 8 mA&lt;br&gt;10: 12 mA&lt;br&gt;11: 16 mA&lt;br&gt;When this pin is multiplexed as the I2S0_MCLK pin:&lt;br&gt;00 is recommended for the 2-layer PCB.&lt;br&gt;10 is recommended for the 4-layer PCB.&lt;br&gt;When this pin is multiplexed as other pins, 00 is recommended." range="9:8" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="7:3" value="0x00" property="RO"/>
				<Member name="ioshare_reg30" description="Multiplexing control of the JTAG_TMS pin&lt;br&gt;000: JTAG_TMS&lt;br&gt;001: GPIO2_6&lt;br&gt;010: I2S0_MCLK&lt;br&gt;Other values: reserved" range="2:0" value="0x0" property="RW"/>
				<Register offset="0x058"/>
			</RegisterGroup>
			<RegisterGroup name="ioshare_reg31" description="a multiplexing control register for the JTAG_TRSTN pin." value="0x00000000" startoffset="0x05C">
				<Member name="reserved" description="Reserved" range="31:3" value="0x00000000" property="RO"/>
				<Member name="ioshare_reg31" description="Multiplexing control of the JTAG_TRSTN pin&lt;br&gt;000: JTAG_TRSTN&lt;br&gt;001: GPIO2_7&lt;br&gt;010: I2S0_DIN&lt;br&gt;Other values: reserved" range="2:0" value="0x0" property="RW"/>
				<Register offset="0x05C"/>
			</RegisterGroup>
			<RegisterGroup name="ioshare_reg32" description="a multiplexing control register for the JTAG_TCK pin." value="0x00000000" startoffset="0x060">
				<Member name="reserved" description="Reserved" range="31:3" value="0x00000000" property="RO"/>
				<Member name="ioshare_reg32" description="Multiplexing control of the JTAG_TCK pin&lt;br&gt;000: JTAG_TCK&lt;br&gt;001: GPIO3_0&lt;br&gt;010: I2S0_WS&lt;br&gt;Other values: reserved" range="2:0" value="0x0" property="RW"/>
				<Register offset="0x060"/>
			</RegisterGroup>
			<RegisterGroup name="ioshare_reg33" description="a multiplexing control register for the JTAG_TDI pin." value="0x00000000" startoffset="0x064">
				<Member name="reserved" description="Reserved" range="31:3" value="0x00000000" property="RO"/>
				<Member name="ioshare_reg33" description="Multiplexing control of the JTAG_TDI pin&lt;br&gt;000: JTAG_TDI&lt;br&gt;001: GPIO3_1&lt;br&gt;010: I2S0_DOUT&lt;br&gt;Other values: reserved" range="2:0" value="0x0" property="RW"/>
				<Register offset="0x064"/>
			</RegisterGroup>
			<RegisterGroup name="ioshare_reg34" description="a multiplexing control and drive configuration register for the JTAG_TDOpin." value="0x00000000" startoffset="0x068">
				<Member name="reserved" description="Reserved" range="31:11" value="0x000000" property="RO"/>
				<Member name="io_sl_cfg" description="PAD slew rate&lt;br&gt;1: fast&lt;br&gt;0: slow (recommended)" range="10" value="0x0" property="RW"/>
				<Member name="io_drive_cfg" description="PAD drive current&lt;br&gt;00: 2 mA&lt;br&gt;01: 4 mA&lt;br&gt;10: 6 mA&lt;br&gt;11: 8 mA&lt;br&gt;When this pin is multiplexed as the I2S0_BCLK pin:&lt;br&gt;01 is recommended for the 2-layer PCB.&lt;br&gt;11 is recommended for the 4-layer PCB.&lt;br&gt;When this pin is multiplexed as other pins, 01 is recommended." range="9:8" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="7:3" value="0x00" property="RO"/>
				<Member name="ioshare_reg34" description="Multiplexing control of the JTAG_TDO pin&lt;br&gt;000: JTAG_TDO&lt;br&gt;001: GPIO3_2&lt;br&gt;010: I2S0_BCLK&lt;br&gt;Other values: reserved" range="2:0" value="0x0" property="RW"/>
				<Register offset="0x068"/>
			</RegisterGroup>
			<RegisterGroup name="ioshare_reg35" description="a multiplexing control and drive configuration register for the SPI_SCLK pin." value="0x00000000" startoffset="0x06C">
				<Member name="reserved" description="Reserved" range="31:11" value="0x000000" property="RO"/>
				<Member name="io_sl_cfg" description="PAD slew rate&lt;br&gt;1: fast&lt;br&gt;0: slow (recommended)" range="10" value="0x0" property="RW"/>
				<Member name="io_drive_cfg" description="PAD drive current&lt;br&gt;00: 2 mA&lt;br&gt;01: 4 mA&lt;br&gt;10: 6 mA&lt;br&gt;11: 8 mA&lt;br&gt;When this pin is multiplexed as the SPI_SCLK pin:&lt;br&gt;01 is recommended for the 2-layer PCB.&lt;br&gt;11 is recommended for the 4-layer PCB.&lt;br&gt;When this pin is multiplexed as other pins, 01 is recommended." range="9:8" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="7:3" value="0x00" property="RO"/>
				<Member name="ioshare_reg35" description="Multiplexing control of the SPI_SCLK pin&lt;br&gt;000: GPIO3_3&lt;br&gt;001: SPI_SCLK&lt;br&gt;Other values: reserved" range="2:0" value="0x0" property="RW"/>
				<Register offset="0x06C"/>
			</RegisterGroup>
			<RegisterGroup name="ioshare_reg36" description="a multiplexing control register for the SPI_SDO pin." value="0x00000000" startoffset="0x070">
				<Member name="reserved" description="Reserved" range="31:3" value="0x00000000" property="RO"/>
				<Member name="ioshare_reg36" description="Multiplexing control of the SPI_SDO pin&lt;br&gt;000: GPIO3_4&lt;br&gt;001: SPI_SDO&lt;br&gt;010: UART2_RXD&lt;br&gt;011: I2C1_SCL&lt;br&gt;Other values: reserved" range="2:0" value="0x0" property="RW"/>
				<Register offset="0x070"/>
			</RegisterGroup>
			<RegisterGroup name="ioshare_reg37" description="a multiplexing control register for the SPI_SDI pin." value="0x00000000" startoffset="0x074">
				<Member name="reserved" description="Reserved" range="31:3" value="0x00000000" property="RO"/>
				<Member name="ioshare_reg37" description="Multiplexing control of the SPI_SDI pin&lt;br&gt;000: PWM_OUT1&lt;br&gt;001: SPI_SDI&lt;br&gt;010: UART2_TXD&lt;br&gt;011: I2C1_SDA&lt;br&gt;101: GPIO3_5&lt;br&gt;Other values: reserved" range="2:0" value="0x0" property="RW"/>
				<Register offset="0x074"/>
			</RegisterGroup>
			<RegisterGroup name="ioshare_reg38" description="a multiplexing control register for the SPI_CSN0 pin." value="0x00000000" startoffset="0x078">
				<Member name="reserved" description="Reserved" range="31:3" value="0x00000000" property="RO"/>
				<Member name="ioshare_reg38" description="Multiplexing control of the SPI_CSN0 pin&lt;br&gt;000: GPIO3_6&lt;br&gt;001: SPI_CSN0&lt;br&gt;011: SLIC_RST&lt;br&gt;Other values: reserved" range="2:0" value="0x0" property="RW"/>
				<Register offset="0x078"/>
			</RegisterGroup>
			<RegisterGroup name="ioshare_reg39" description="a multiplexing control register for the SPI_CSN1 pin." value="0x00000000" startoffset="0x07C">
				<Member name="reserved" description="Reserved" range="31:3" value="0x00000000" property="RO"/>
				<Member name="ioshare_reg39" description="Multiplexing control of the SPI_CSN1 pin&lt;br&gt;000: GPIO3_7&lt;br&gt;001: SPI_CSN1&lt;br&gt;Other values: reserved" range="2:0" value="0x0" property="RW"/>
				<Register offset="0x07C"/>
			</RegisterGroup>
			<RegisterGroup name="ioshare_reg40" description="a multiplexing control and drive configuration register for the NF_DQS pin." value="0x00000000" startoffset="0x080">
				<Member name="reserved" description="Reserved" range="31:12" value="0x00000" property="RO"/>
				<Member name="io_sl_cfg" description="PAD slew rate&lt;br&gt;1: fast&lt;br&gt;0: slow&lt;br&gt;When this pin is multiplexed as the NF_DQS pin:&lt;br&gt;0 is recommended when the voltage is 3.3 V.&lt;br&gt;1 is recommended when the voltage is 1.8 V.&lt;br&gt;When this pin is multiplexed as other pins, 0 is recommended." range="11" value="0x0" property="RW"/>
				<Member name="io_drive_cfg" description="PAD drive current&lt;br&gt;000: 4 mA&lt;br&gt;001: 6 mA&lt;br&gt;010: 8 mA&lt;br&gt;011: 10 mA&lt;br&gt;100: 12 mA&lt;br&gt;101: 14 mA&lt;br&gt;110: 16 mA&lt;br&gt;111: 18 mA&lt;br&gt;When this pin is multiplexed as the NF_DQS pin:&lt;br&gt;001 is recommended for the 2-layer PCB when the voltage is 3.3 V.&lt;br&gt;010 is recommended for the 4-layer PCB when the voltage is 3.3 V.&lt;br&gt;011 is recommended for the 2-layer PCB when the voltage is 1.8 V.&lt;br&gt;110 is recommended for the 4-layer PCB when the voltage is 1.8 V.&lt;br&gt;When this pin is multiplexed as other pins, 000 is recommended." range="10:8" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="7:1" value="0x00" property="RO"/>
				<Member name="ioshare_reg40" description="Multiplexing control of the NF_DQS pin&lt;br&gt;0: NF_DQS&lt;br&gt;1: GPIO7_6" range="0" value="0x0" property="RW"/>
				<Register offset="0x080"/>
			</RegisterGroup>
			<RegisterGroup name="ioshare_reg41" description="a multiplexing control and drive configuration register for the EBI_DQ0 pin." value="0x00000000" startoffset="0x084">
				<Member name="reserved" description="Reserved" range="31:12" value="0x00000" property="RO"/>
				<Member name="io_sl_cfg" description="PAD slew rate&lt;br&gt;1: fast&lt;br&gt;0: slow&lt;br&gt;When this pin is multiplexed as the EBI_DQ0 pin:&lt;br&gt;0 is recommended for the async mode.&lt;br&gt;0 is recommended for the sync mode when the voltage is 3.3 V.&lt;br&gt;1 is recommended for the sync mode when the voltage is 1.8 V.&lt;br&gt;When this pin is multiplexed as the SDIO1_CDATA0 pin, 1 is recommended.&lt;br&gt;When this pin is multiplexed as other pins, 0 is recommended." range="11" value="0x0" property="RW"/>
				<Member name="io_drive_cfg" description="PAD drive current&lt;br&gt;000: 4 mA&lt;br&gt;001: 6 mA&lt;br&gt;010: 8 mA&lt;br&gt;011: 10 mA&lt;br&gt;100: 12 mA&lt;br&gt;101: 14 mA&lt;br&gt;110: 16 mA&lt;br&gt;111: 18 mA&lt;br&gt;When this pin is multiplexed as the EBI_DQ0 pin:&lt;br&gt;In async mode:&lt;br&gt;000 is recommended for the 2-layer PCB.&lt;br&gt;010 is recommended for the 4-layer PCB.&lt;br&gt;In sync mode when the voltage is 3.3 V:&lt;br&gt;001 is recommended for the 2-layer PCB.&lt;br&gt;010 is recommended for the 4-layer PCB.&lt;br&gt;In sync mode when the voltage is 1.8 V:&lt;br&gt;011 is recommended for the 2-layer PCB.&lt;br&gt;110 is recommended for the 4-layer PCB.&lt;br&gt;When this pin is multiplexed as the SDIO1_CDATA0 pin:&lt;br&gt;010 is recommended for the 2-layer PCB.&lt;br&gt;100 is recommended for the 4-layer PCB.&lt;br&gt;When this pin is multiplexed as other pins, 000 is recommended." range="10:8" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="7:2" value="0x00" property="RO"/>
				<Member name="ioshare_reg41" description="Multiplexing control of the EBI_DQ0 pin&lt;br&gt;00: EBI_DQ0&lt;br&gt;01: SDIO1_CDATA0&lt;br&gt;10: GPIO4_0&lt;br&gt;Other values: reserved" range="1:0" value="0x0" property="RW"/>
				<Register offset="0x084"/>
			</RegisterGroup>
			<RegisterGroup name="ioshare_reg42" description="a multiplexing control and drive configuration register for the EBI_DQ1 pin." value="0x00000000" startoffset="0x088">
				<Member name="reserved" description="Reserved" range="31:12" value="0x00000" property="RO"/>
				<Member name="io_sl_cfg" description="PAD slew rate&lt;br&gt;1: fast&lt;br&gt;0: slow&lt;br&gt;When this pin is multiplexed as the EBI_DQ1 pin:&lt;br&gt;0 is recommended for the async mode.&lt;br&gt;0 is recommended for the sync mode when the voltage is 3.3 V.&lt;br&gt;1 is recommended for the sync mode when the voltage is 1.8 V.&lt;br&gt;When this pin is multiplexed as the SDIO1_CDATA1 pin, 1 is recommended.&lt;br&gt;When this pin is multiplexed as other pins, 0 is recommended." range="11" value="0x0" property="RW"/>
				<Member name="io_drive_cfg" description="PAD drive current&lt;br&gt;000: 4 mA&lt;br&gt;001: 6 mA&lt;br&gt;010: 8 mA&lt;br&gt;011: 10 mA&lt;br&gt;100: 12 mA&lt;br&gt;101: 14 mA&lt;br&gt;110: 16 mA&lt;br&gt;111: 18 mA&lt;br&gt;When this pin is multiplexed as the EBI_DQ1 pin:&lt;br&gt;In async mode:&lt;br&gt;000 is recommended for the 2-layer PCB.&lt;br&gt;010 is recommended for the 4-layer PCB.&lt;br&gt;In sync mode when the voltage is 3.3 V:&lt;br&gt;001 is recommended for the 2-layer PCB.&lt;br&gt;010 is recommended for the 4-layer PCB.&lt;br&gt;In sync mode when the voltage is 1.8 V:&lt;br&gt;011 is recommended for the 2-layer PCB.&lt;br&gt;110 is recommended for the 4-layer PCB.&lt;br&gt;When this pin is multiplexed as the SDIO1_CDATA1 pin:&lt;br&gt;010 is recommended for the 2-layer PCB.&lt;br&gt;100 is recommended for the 4-layer PCB.&lt;br&gt;When this pin is multiplexed as other pins, 000 is recommended." range="10:8" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="7:2" value="0x00" property="RO"/>
				<Member name="ioshare_reg42" description="Multiplexing control of the EBI_DQ1 pin&lt;br&gt;00: EBI_DQ1&lt;br&gt;01: SDIO1_CDATA1&lt;br&gt;10: GPIO4_1&lt;br&gt;Other values: reserved" range="1:0" value="0x0" property="RW"/>
				<Register offset="0x088"/>
			</RegisterGroup>
			<RegisterGroup name="ioshare_reg43" description="a multiplexing control and drive configuration register for the EBI_DQ2 pin." value="0x00000000" startoffset="0x08C">
				<Member name="reserved" description="Reserved" range="31:12" value="0x00000" property="RO"/>
				<Member name="io_sl_cfg" description="PAD slew rate&lt;br&gt;1: fast&lt;br&gt;0: slow&lt;br&gt;When this pin is multiplexed as the EBI_DQ2 pin:&lt;br&gt;0 is recommended for the async mode.&lt;br&gt;0 is recommended for the sync mode when the voltage is 3.3 V.&lt;br&gt;1 is recommended for the sync mode when the voltage is 1.8 V.&lt;br&gt;When this pin is multiplexed as the SDIO1_CDATA2 pin, 1 is recommended.&lt;br&gt;When this pin is multiplexed as other pins, 0 is recommended." range="11" value="0x0" property="RW"/>
				<Member name="io_drive_cfg" description="PAD drive current&lt;br&gt;000: 4 mA&lt;br&gt;001: 6 mA&lt;br&gt;010: 8 mA&lt;br&gt;011: 10 mA&lt;br&gt;100: 12 mA&lt;br&gt;101: 14 mA&lt;br&gt;110: 16 mA&lt;br&gt;111: 18 mA&lt;br&gt;When this pin is multiplexed as the EBI_DQ2 pin:&lt;br&gt;In async mode:&lt;br&gt;000 is recommended for the 2-layer PCB.&lt;br&gt;010 is recommended for the 4-layer PCB.&lt;br&gt;In sync mode when the voltage is 3.3 V:&lt;br&gt;001 is recommended for the 2-layer PCB.&lt;br&gt;010 is recommended for the 4-layer PCB.&lt;br&gt;In sync mode when the voltage is 1.8 V:&lt;br&gt;011 is recommended for the 2-layer PCB.&lt;br&gt;110 is recommended for the 4-layer PCB.&lt;br&gt;When this pin is multiplexed as the SDIO1_CDATA2 pin:&lt;br&gt;010 is recommended for the 2-layer PCB.&lt;br&gt;100 is recommended for the 4-layer PCB.&lt;br&gt;When this pin is multiplexed as other pins, 000 is recommended." range="10:8" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="7:2" value="0x00" property="RO"/>
				<Member name="ioshare_reg43" description="Multiplexing control of the EBI_DQ2 pin&lt;br&gt;00: EBI_DQ2&lt;br&gt;01: SDIO1_CDATA2&lt;br&gt;10: GPIO4_2&lt;br&gt;Other values: reserved" range="1:0" value="0x0" property="RW"/>
				<Register offset="0x08C"/>
			</RegisterGroup>
			<RegisterGroup name="ioshare_reg44" description="a multiplexing control and drive configuration register for the EBI_DQ3 pin." value="0x00000000" startoffset="0x090">
				<Member name="reserved" description="Reserved" range="31:12" value="0x00000" property="RO"/>
				<Member name="io_sl_cfg" description="PAD slew rate&lt;br&gt;1: fast&lt;br&gt;0: slow&lt;br&gt;When this pin is multiplexed as the EBI_DQ3 pin:&lt;br&gt;0 is recommended for the async mode.&lt;br&gt;0 is recommended for the sync mode when the voltage is 3.3 V.&lt;br&gt;1 is recommended for the sync mode when the voltage is 1.8 V.&lt;br&gt;When this pin is multiplexed as the SDIO1_CDATA3 pin, 1 is recommended.&lt;br&gt;When this pin is multiplexed as other pins, 0 is recommended." range="11" value="0x0" property="RW"/>
				<Member name="io_drive_cfg" description="PAD drive current&lt;br&gt;000: 4 mA&lt;br&gt;001: 6 mA&lt;br&gt;010: 8 mA&lt;br&gt;011: 10 mA&lt;br&gt;100: 12 mA&lt;br&gt;101: 14 mA&lt;br&gt;110: 16 mA&lt;br&gt;111: 18 mA&lt;br&gt;When this pin is multiplexed as the EBI_DQ3 pin:&lt;br&gt;In async mode:&lt;br&gt;000 is recommended for the 2-layer PCB.&lt;br&gt;010 is recommended for the 4-layer PCB.&lt;br&gt;In sync mode when the voltage is 3.3 V:&lt;br&gt;001 is recommended for the 2-layer PCB.&lt;br&gt;010 is recommended for the 4-layer PCB.&lt;br&gt;In sync mode when the voltage is 1.8 V:&lt;br&gt;011 is recommended for the 2-layer PCB.&lt;br&gt;110 is recommended for the 4-layer PCB.&lt;br&gt;When this pin is multiplexed as the SDIO1_CDATA3 pin:&lt;br&gt;010 is recommended for the 2-layer PCB.&lt;br&gt;100 is recommended for the 4-layer PCB.&lt;br&gt;When this pin is multiplexed as other pins, 000 is recommended." range="10:8" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="7:2" value="0x00" property="RO"/>
				<Member name="ioshare_reg44" description="Multiplexing control of the EBI_DQ3 pin&lt;br&gt;00: EBI_DQ3&lt;br&gt;01: SDIO1_CDATA3&lt;br&gt;10: GPIO4_3&lt;br&gt;Other values: reserved" range="1:0" value="0x0" property="RW"/>
				<Register offset="0x090"/>
			</RegisterGroup>
			<RegisterGroup name="ioshare_reg45" description="a multiplexing control and drive configuration register for the EBI_DQ4 pin." value="0x00000000" startoffset="0x094">
				<Member name="reserved" description="Reserved" range="31:12" value="0x00000" property="RO"/>
				<Member name="io_sl_cfg" description="PAD slew rate&lt;br&gt;1: fast&lt;br&gt;0: slow&lt;br&gt;When this pin is multiplexed as the EBI_DQ4 pin:&lt;br&gt;0 is recommended for the async mode.&lt;br&gt;0 is recommended for the sync mode when the voltage is 3.3 V.&lt;br&gt;1 is recommended for the sync mode when the voltage is 1.8 V.&lt;br&gt;When this pin is multiplexed as the SDIO1_CDATA4 pin, 1 is recommended.&lt;br&gt;When this pin is multiplexed as other pins, 0 is recommended." range="11" value="0x0" property="RW"/>
				<Member name="io_drive_cfg" description="PAD drive current&lt;br&gt;000: 4 mA&lt;br&gt;001: 6 mA&lt;br&gt;010: 8 mA&lt;br&gt;011: 10 mA&lt;br&gt;100: 12 mA&lt;br&gt;101: 14 mA&lt;br&gt;110: 16 mA&lt;br&gt;111: 18 mA&lt;br&gt;When this pin is multiplexed as the EBI_DQ4 pin:&lt;br&gt;In async mode:&lt;br&gt;000 is recommended for the 2-layer PCB.&lt;br&gt;010 is recommended for the 4-layer PCB.&lt;br&gt;In sync mode when the voltage is 3.3 V:&lt;br&gt;001 is recommended for the 2-layer PCB.&lt;br&gt;010 is recommended for the 4-layer PCB.&lt;br&gt;In sync mode when the voltage is 1.8 V:&lt;br&gt;011 is recommended for the 2-layer PCB.&lt;br&gt;110 is recommended for the 4-layer PCB.&lt;br&gt;When this pin is multiplexed as the SDIO1_CDATA4 pin:&lt;br&gt;010 is recommended for the 2-layer PCB.&lt;br&gt;100 is recommended for the 4-layer PCB.&lt;br&gt;When this pin is multiplexed as other pins, 000 is recommended." range="10:8" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="7:2" value="0x00" property="RO"/>
				<Member name="ioshare_reg45" description="Multiplexing control of the EBI_DQ4 pin&lt;br&gt;00: EBI_DQ4&lt;br&gt;01: SDIO1_CDATA4&lt;br&gt;10: GPIO4_4&lt;br&gt;Other values: reserved" range="1:0" value="0x0" property="RW"/>
				<Register offset="0x094"/>
			</RegisterGroup>
			<RegisterGroup name="ioshare_reg46" description="a multiplexing control and drive configuration register for the EBI_DQ5 pin." value="0x00000000" startoffset="0x098">
				<Member name="reserved" description="Reserved" range="31:12" value="0x00000" property="RO"/>
				<Member name="io_sl_cfg" description="PAD slew rate&lt;br&gt;1: fast&lt;br&gt;0: slow&lt;br&gt;When this pin is multiplexed as the EBI_DQ5 pin:&lt;br&gt;0 is recommended for the async mode.&lt;br&gt;0 is recommended for the sync mode when the voltage is 3.3 V.&lt;br&gt;1 is recommended for the sync mode when the voltage is 1.8 V.&lt;br&gt;When this pin is multiplexed as the SDIO1_CDATA5 pin, 1 is recommended.&lt;br&gt;When this pin is multiplexed as other pins, 0 is recommended." range="11" value="0x0" property="RW"/>
				<Member name="io_drive_cfg" description="PAD drive current&lt;br&gt;000: 4 mA&lt;br&gt;001: 6 mA&lt;br&gt;010: 8 mA&lt;br&gt;011: 10 mA&lt;br&gt;100: 12 mA&lt;br&gt;101: 14 mA&lt;br&gt;110: 16 mA&lt;br&gt;111: 18 mA&lt;br&gt;When this pin is multiplexed as the EBI_DQ5 pin:&lt;br&gt;In async mode:&lt;br&gt;000 is recommended for the 2-layer PCB.&lt;br&gt;010 is recommended for the 4-layer PCB.&lt;br&gt;In sync mode when the voltage is 3.3 V:&lt;br&gt;001 is recommended for the 2-layer PCB.&lt;br&gt;010 is recommended for the 4-layer PCB.&lt;br&gt;In sync mode when the voltage is 1.8 V:&lt;br&gt;011 is recommended for the 2-layer PCB.&lt;br&gt;110 is recommended for the 4-layer PCB.&lt;br&gt;When this pin is multiplexed as the SDIO1_CDATA5 pin:&lt;br&gt;010 is recommended for the 2-layer PCB.&lt;br&gt;100 is recommended for the 4-layer PCB.&lt;br&gt;When this pin is multiplexed as other pins, 000 is recommended." range="10:8" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="7:2" value="0x00" property="RO"/>
				<Member name="ioshare_reg46" description="Multiplexing control of the EBI_DQ5 pin&lt;br&gt;00: EBI_DQ5&lt;br&gt;01: SDIO1_CDATA5&lt;br&gt;10: GPIO4_5&lt;br&gt;Other values: reserved" range="1:0" value="0x0" property="RW"/>
				<Register offset="0x098"/>
			</RegisterGroup>
			<RegisterGroup name="ioshare_reg47" description="a multiplexing control and drive configuration register for the EBI_DQ6 pin." value="0x00000000" startoffset="0x09C">
				<Member name="reserved" description="Reserved" range="31:12" value="0x00000" property="RO"/>
				<Member name="io_sl_cfg" description="PAD slew rate&lt;br&gt;1: fast&lt;br&gt;0: slow&lt;br&gt;When this pin is multiplexed as the EBI_DQ6 pin:&lt;br&gt;0 is recommended for the async mode.&lt;br&gt;0 is recommended for the sync mode when the voltage is 3.3 V.&lt;br&gt;1 is recommended for the sync mode when the voltage is 1.8 V.&lt;br&gt;When this pin is multiplexed as the SDIO1_CDATA6 pin, 1 is recommended.&lt;br&gt;When this pin is multiplexed as other pins, 0 is recommended." range="11" value="0x0" property="RW"/>
				<Member name="io_drive_cfg" description="PAD drive current&lt;br&gt;000: 4 mA&lt;br&gt;001: 6 mA&lt;br&gt;010: 8 mA&lt;br&gt;011: 10 mA&lt;br&gt;100: 12 mA&lt;br&gt;101: 14 mA&lt;br&gt;110: 16 mA&lt;br&gt;111: 18 mA&lt;br&gt;When this pin is multiplexed as the EBI_DQ6 pin:&lt;br&gt;In async mode:&lt;br&gt;000 is recommended for the 2-layer PCB.&lt;br&gt;010 is recommended for the 4-layer PCB.&lt;br&gt;In sync mode when the voltage is 3.3 V:&lt;br&gt;001 is recommended for the 2-layer PCB.&lt;br&gt;010 is recommended for the 4-layer PCB.&lt;br&gt;In sync mode when the voltage is 1.8 V:&lt;br&gt;011 is recommended for the 2-layer PCB.&lt;br&gt;110 is recommended for the 4-layer PCB.&lt;br&gt;When this pin is multiplexed as the SDIO1_CDATA6 pin:&lt;br&gt;010 is recommended for the 2-layer PCB.&lt;br&gt;100 is recommended for the 4-layer PCB.&lt;br&gt;When this pin is multiplexed as other pins, 000 is recommended." range="10:8" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="7:2" value="0x00" property="RO"/>
				<Member name="ioshare_reg47" description="Multiplexing control of the EBI_DQ6 pin&lt;br&gt;00: EBI_DQ6&lt;br&gt;01: SDIO1_CDATA6&lt;br&gt;10: GPIO4_6&lt;br&gt;Other values: reserved" range="1:0" value="0x0" property="RW"/>
				<Register offset="0x09C"/>
			</RegisterGroup>
			<RegisterGroup name="ioshare_reg48" description="a multiplexing control and drive configuration register for the EBI_DQ7 pin." value="0x00000000" startoffset="0x0A0">
				<Member name="reserved" description="Reserved" range="31:12" value="0x00000" property="RO"/>
				<Member name="io_sl_cfg" description="PAD slew rate&lt;br&gt;1: fast&lt;br&gt;0: slow&lt;br&gt;When this pin is multiplexed as the EBI_DQ7 pin:&lt;br&gt;0 is recommended for the async mode.&lt;br&gt;0 is recommended for the sync mode when the voltage is 3.3 V.&lt;br&gt;1 is recommended for the sync mode when the voltage is 1.8 V.&lt;br&gt;When this pin is multiplexed as the SDIO1_CDATA7 pin, 1 is recommended.&lt;br&gt;When this pin is multiplexed as other pins, 0 is recommended." range="11" value="0x0" property="RW"/>
				<Member name="io_drive_cfg" description="PAD drive current&lt;br&gt;000: 4 mA&lt;br&gt;001: 6 mA&lt;br&gt;010: 8 mA&lt;br&gt;011: 10 mA&lt;br&gt;100: 12 mA&lt;br&gt;101: 14 mA&lt;br&gt;110: 16 mA&lt;br&gt;111: 18 mA&lt;br&gt;When this pin is multiplexed as the EBI_DQ7 pin:&lt;br&gt;In async mode:&lt;br&gt;000 is recommended for the 2-layer PCB.&lt;br&gt;010 is recommended for the 4-layer PCB.&lt;br&gt;In sync mode when the voltage is 3.3 V:&lt;br&gt;001 is recommended for the 2-layer PCB.&lt;br&gt;010 is recommended for the 4-layer PCB.&lt;br&gt;In sync mode when the voltage is 1.8 V:&lt;br&gt;011 is recommended for the 2-layer PCB.&lt;br&gt;110 is recommended for the 4-layer PCB.&lt;br&gt;When this pin is multiplexed as the SDIO1_CDATA7 pin:&lt;br&gt;010 is recommended for the 2-layer PCB.&lt;br&gt;100 is recommended for the 4-layer PCB.&lt;br&gt;When this pin is multiplexed as other pins, 000 is recommended." range="10:8" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="7:2" value="0x00" property="RO"/>
				<Member name="ioshare_reg48" description="Multiplexing control of the EBI_DQ7 pin&lt;br&gt;00: EBI_DQ7&lt;br&gt;01: SDIO1_CDATA7&lt;br&gt;10: GPIO4_7&lt;br&gt;Other values: reserved" range="1:0" value="0x0" property="RW"/>
				<Register offset="0x0A0"/>
			</RegisterGroup>
			<RegisterGroup name="ioshare_reg49" description="a multiplexing control and drive configuration register for the NF_RDY0 pin." value="0x00000000" startoffset="0x0A4">
				<Member name="reserved" description="Reserved" range="31:11" value="0x000000" property="RO"/>
				<Member name="io_sl_cfg" description="PAD slew rate&lt;br&gt;1: fast&lt;br&gt;0: slow (recommended)" range="10" value="0x0" property="RW"/>
				<Member name="io_drive_cfg" description="PAD drive current&lt;br&gt;00: 4 mA (recommended)&lt;br&gt;01: 8 mA&lt;br&gt;10: 12 mA&lt;br&gt;11: 16 mA" range="9:8" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="7:2" value="0x00" property="RO"/>
				<Member name="ioshare_reg49" description="Multiplexing control of the NF_RDY0 pin&lt;br&gt;00: NF_RDY0&lt;br&gt;01: SDIO1_RST&lt;br&gt;10: GPIO6_0&lt;br&gt;Other values: reserved" range="1:0" value="0x0" property="RW"/>
				<Register offset="0x0A4"/>
			</RegisterGroup>
			<RegisterGroup name="ioshare_reg50" description="a multiplexing control and drive configuration register for the NF_REN pin." value="0x00000000" startoffset="0x0A8">
				<Member name="reserved" description="Reserved" range="31:12" value="0x00000" property="RO"/>
				<Member name="io_sl_cfg" description="PAD slew rate&lt;br&gt;1: fast&lt;br&gt;0: slow&lt;br&gt;When this pin is multiplexed as the NF_REN pin:&lt;br&gt;0 is recommended for the async mode.&lt;br&gt;0 is recommended for the sync mode when the voltage is 3.3 V.&lt;br&gt;1 is recommended for the sync mode when the voltage is 1.8 V.&lt;br&gt;When this pin is multiplexed as the SDIO1_CCLK_OUT pin:&lt;br&gt;0 is recommended when the voltage is 3.3 V.&lt;br&gt;1 is recommended when the voltage is 1.8 V.&lt;br&gt;When this pin is multiplexed as other pins, 0 is recommended." range="11" value="0x0" property="RW"/>
				<Member name="io_drive_cfg" description="PAD drive current&lt;br&gt;000: 4 mA&lt;br&gt;001: 6 mA&lt;br&gt;010: 8 mA&lt;br&gt;011: 10 mA&lt;br&gt;100: 12 mA&lt;br&gt;101: 14 mA&lt;br&gt;110: 16 mA&lt;br&gt;111: 18 mA&lt;br&gt;When this pin is multiplexed as the NF_REN pin:&lt;br&gt;010 is recommended for the async mode.&lt;br&gt;001 is recommended for the 2-layer PCB, and 010 is recommended for the 4-layer PCB in sync mode when the voltage is 3.3 V.&lt;br&gt;110 is recommended for the sync mode when the voltage is 1.8 V.&lt;br&gt;When this pin is multiplexed as the SDIO1_CCLK_OUT pin:&lt;br&gt;010 is recommended when the voltage is 3.3 V.&lt;br&gt;110 is recommended for the 2-layer PCB, and 111 is recommended for the 4-layer PCB when the voltage is 1.8 V.&lt;br&gt;When this pin is multiplexed as other pins, 000 is recommended." range="10:8" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="7:2" value="0x00" property="RO"/>
				<Member name="ioshare_reg50" description="Multiplexing control of the NF_REN pin&lt;br&gt;00: NF_REN&lt;br&gt;01: SDIO1_CCLK_OUT&lt;br&gt;10: GPIO6_1&lt;br&gt;Other values: reserved" range="1:0" value="0x0" property="RW"/>
				<Register offset="0x0A8"/>
			</RegisterGroup>
			<RegisterGroup name="ioshare_reg51" description="a multiplexing control and drive configuration register for the NF_CSN0 pin." value="0x00000000" startoffset="0x0AC">
				<Member name="reserved" description="Reserved" range="31:11" value="0x000000" property="RO"/>
				<Member name="io_sl_cfg" description="PAD slew rate&lt;br&gt;1: fast&lt;br&gt;0: slow&lt;br&gt;When this pin is multiplexed as the SDIO1_CCMD pin:&lt;br&gt;1 is recommended for the 2-layer PCB, and 0 is recommended for the 4-layer PCB when the voltage is 3.3 V.&lt;br&gt;1 is recommended when the voltage is 1.8 V.&lt;br&gt;When this pin is multiplexed as other pins, 0 is recommended." range="10" value="0x0" property="RW"/>
				<Member name="io_drive_cfg" description="PAD drive current&lt;br&gt;00: 4 mA&lt;br&gt;01: 8 mA&lt;br&gt;10: 12 mA&lt;br&gt;11: 16 mA&lt;br&gt;When this pin is multiplexed as the SDIO1_CCMD pin:&lt;br&gt;00 is recommended for the 2-layer PCB, and 01 is recommended for the 4-layer PCB when the voltage is 3.3 V.&lt;br&gt;01 is recommended for the 2-layer PCB, and 10 is recommended for the 4-layer PCB when the voltage is 1.8 V.&lt;br&gt;When this pin is multiplexed as other pins, 00 is recommended." range="9:8" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="7:2" value="0x00" property="RO"/>
				<Member name="ioshare_reg51" description="Multiplexing control of the NF_CSN0 pin&lt;br&gt;00: NF_CSN0&lt;br&gt;01: SDIO1_CCMD&lt;br&gt;10: GPIO6_2&lt;br&gt;Other values: reserved" range="1:0" value="0x0" property="RW"/>
				<Register offset="0x0AC"/>
			</RegisterGroup>
			<RegisterGroup name="ioshare_reg52" description="a multiplexing control and drive configuration register for the NF_CLE pin." value="0x00000000" startoffset="0x0B0">
				<Member name="reserved" description="Reserved" range="31:12" value="0x00000" property="RO"/>
				<Member name="io_sl_cfg" description="PAD slew rate&lt;br&gt;1: fast&lt;br&gt;0: slow (recommended)" range="11" value="0x0" property="RW"/>
				<Member name="io_drive_cfg" description="PAD drive current&lt;br&gt;000: 4 mA&lt;br&gt;001: 6 mA&lt;br&gt;010: 8 mA&lt;br&gt;011: 10 mA&lt;br&gt;100: 12 mA&lt;br&gt;101: 14 mA&lt;br&gt;110: 16 mA&lt;br&gt;111: 18 mA&lt;br&gt;When this pin is multiplexed as the NF_CLE pin:&lt;br&gt;000 is recommended for the async mode.&lt;br&gt;000 is recommended for the sync mode when the voltage is 3.3 V.&lt;br&gt;001 is recommended for the sync mode when the voltage is 1.8 V.&lt;br&gt;When this pin is multiplexed as other pins, 000 is recommended." range="10:8" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="7:2" value="0x00" property="RO"/>
				<Member name="ioshare_reg52" description="Multiplexing control of the NF_CLE pin&lt;br&gt;00: NF_CLE&lt;br&gt;01: SDIO1_CWPR&lt;br&gt;10: GPIO6_3&lt;br&gt;Other values: reserved" range="1:0" value="0x0" property="RW"/>
				<Register offset="0x0B0"/>
			</RegisterGroup>
			<RegisterGroup name="ioshare_reg53" description="a multiplexing control and drive configuration register for the NF_ALE pin." value="0x00000000" startoffset="0x0B4">
				<Member name="reserved" description="Reserved" range="31:12" value="0x00000" property="RO"/>
				<Member name="io_sl_cfg" description="PAD slew rate&lt;br&gt;1: fast&lt;br&gt;0: slow (recommended)" range="11" value="0x0" property="RW"/>
				<Member name="io_drive_cfg" description="PAD drive current&lt;br&gt;000: 4 mA&lt;br&gt;001: 6 mA&lt;br&gt;010: 8 mA&lt;br&gt;011: 10 mA&lt;br&gt;100: 12 mA&lt;br&gt;101: 14 mA&lt;br&gt;110: 16 mA&lt;br&gt;111: 18 mA&lt;br&gt;When this pin is multiplexed as the NF_ALE pin:&lt;br&gt;000 is recommended for the async mode.&lt;br&gt;000 is recommended for the sync mode when the voltage is 3.3 V.&lt;br&gt;001 is recommended for the sync mode when the voltage is 1.8 V.&lt;br&gt;When this pin is multiplexed as the SDIO1_CARD_POWER_EN pin:&lt;br&gt;000 is recommended when the voltage is 3.3 V.&lt;br&gt;001 is recommended when the voltage is 1.8 V.&lt;br&gt;When this pin is multiplexed as other pins, 000 is recommended." range="10:8" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="7:2" value="0x00" property="RO"/>
				<Member name="ioshare_reg53" description="Multiplexing control of the NF_ALE pin&lt;br&gt;00: NF_ALE&lt;br&gt;01: SDIO1_CARD_POWER_EN&lt;br&gt;10: GPIO6_4&lt;br&gt;Other values: reserved" range="1:0" value="0x0" property="RW"/>
				<Register offset="0x0B4"/>
			</RegisterGroup>
			<RegisterGroup name="ioshare_reg54" description="a multiplexing control and drive configuration register for the NF_WEN pin." value="0x00000000" startoffset="0x0B8">
				<Member name="reserved" description="Reserved" range="31:12" value="0x00000" property="RO"/>
				<Member name="io_sl_cfg" description="PAD slew rate&lt;br&gt;1: fast&lt;br&gt;0: slow&lt;br&gt;When this pin is multiplexed as the NF_WEN pin:&lt;br&gt;0 is recommended for the async mode.&lt;br&gt;0 is recommended for the sync mode when the voltage is 3.3 V.&lt;br&gt;1 is recommended for the sync mode when the voltage is 1.8 V.&lt;br&gt;When this pin is multiplexed as other pins, 0 is recommended." range="11" value="0x0" property="RW"/>
				<Member name="io_drive_cfg" description="PAD drive current&lt;br&gt;000: 4 mA&lt;br&gt;001: 6 mA&lt;br&gt;010: 8 mA&lt;br&gt;011: 10 mA&lt;br&gt;100: 12 mA&lt;br&gt;101: 14 mA&lt;br&gt;110: 16 mA&lt;br&gt;111: 18 mA&lt;br&gt;When this pin is multiplexed as the NF_WEN pin:&lt;br&gt;010 is recommended for the async mode.&lt;br&gt;001 is recommended for the 2-layer PCB, and 010 is recommended for the 4-layer PCB in sync mode when the voltage is 3.3 V.&lt;br&gt;110 is recommended for the sync mode when the voltage is 1.8 V.&lt;br&gt;When this pin is multiplexed as other pins, 000 is recommended." range="10:8" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="7:2" value="0x00" property="RO"/>
				<Member name="ioshare_reg54" description="Multiplexing control of the NF_WEN pin&lt;br&gt;00: NF_WEN&lt;br&gt;01: SDIO1_CARD_DETECT&lt;br&gt;10: GPIO6_5&lt;br&gt;Other values: reserved" range="1:0" value="0x0" property="RW"/>
				<Register offset="0x0B8"/>
			</RegisterGroup>
			<RegisterGroup name="ioshare_reg55" description="a multiplexing control and drive configuration register for the NF_CSN1 pin." value="0x00000000" startoffset="0x0BC">
				<Member name="reserved" description="Reserved" range="31:12" value="0x00000" property="RO"/>
				<Member name="io_sl_cfg" description="PAD slew rate&lt;br&gt;1: fast&lt;br&gt;0: slow&lt;br&gt;When this pin is multiplexed as the NF_REC pin:&lt;br&gt;0 is recommended for the async mode.&lt;br&gt;0 is recommended for the sync mode when the voltage is 3.3 V.&lt;br&gt;1 is recommended for the sync mode when the voltage is 1.8 V.&lt;br&gt;When this pin is multiplexed as other pins, 0 is recommended." range="11" value="0x0" property="RW"/>
				<Member name="io_drive_cfg" description="PAD drive current&lt;br&gt;000: 4 mA&lt;br&gt;001: 6 mA&lt;br&gt;010: 8 mA&lt;br&gt;011: 10 mA&lt;br&gt;100: 12 mA&lt;br&gt;101: 14 mA&lt;br&gt;110: 16 mA&lt;br&gt;111: 18 mA&lt;br&gt;When this pin is multiplexed as the NF_CSN1 pin:&lt;br&gt;000 is recommended for the async mode.&lt;br&gt;000 is recommended for the sync mode when the voltage is 3.3 V.&lt;br&gt;001 is recommended for the sync mode when the voltage is 1.8 V.&lt;br&gt;When this pin is multiplexed as the NF_REC pin:&lt;br&gt;010 is recommended for the async mode.&lt;br&gt;001 is recommended for the 2-layer PCB, and 010 is recommended for the 4-layer PCB in sync mode when the voltage is 3.3 V.&lt;br&gt;110 is recommended for the sync mode when the voltage is 1.8 V.&lt;br&gt;When this pin is multiplexed as other pins, 000 is recommended." range="10:8" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="7:2" value="0x00" property="RO"/>
				<Member name="ioshare_reg55" description="Multiplexing control of the NF_CSN1 pin&lt;br&gt;00: NF_CSN1&lt;br&gt;01: NF_REC&lt;br&gt;10: GPIO6_6&lt;br&gt;11: UART2_RXD" range="1:0" value="0x0" property="RW"/>
				<Register offset="0x0BC"/>
			</RegisterGroup>
			<RegisterGroup name="ioshare_reg56" description="a multiplexing control and drive configuration register for the NF_RDY1 pin." value="0x00000000" startoffset="0x0C0">
				<Member name="reserved" description="Reserved" range="31:12" value="0x00000" property="RO"/>
				<Member name="io_sl_cfg" description="PAD slew rate&lt;br&gt;1: fast&lt;br&gt;0: slow&lt;br&gt;When this pin is multiplexed as the NF_DQSN pin:&lt;br&gt;0 is recommended when the voltage is 3.3 V.&lt;br&gt;1 is recommended when the voltage is 1.8 V.&lt;br&gt;When this pin is multiplexed as other pins, 0 is recommended." range="11" value="0x0" property="RW"/>
				<Member name="io_drive_cfg" description="PAD drive current&lt;br&gt;000: 4 mA&lt;br&gt;001: 6 mA&lt;br&gt;010: 8 mA&lt;br&gt;011: 10 mA&lt;br&gt;100: 12 mA&lt;br&gt;101: 14 mA&lt;br&gt;110: 16 mA&lt;br&gt;111: 18 mA&lt;br&gt;When this pin is multiplexed as the NF_RDY1 pin:&lt;br&gt;000 is recommended for the async mode.&lt;br&gt;000 is recommended for the sync mode when the voltage is 3.3 V.&lt;br&gt;001 is recommended for the sync mode when the voltage is 1.8 V.&lt;br&gt;When this pin is multiplexed as the NF_DQSN pin:&lt;br&gt;001 is recommended for the 2-layer PCB when the voltage is 3.3 V.&lt;br&gt;010 is recommended for the 4-layer PCB when the voltage is 3.3 V.&lt;br&gt;011 is recommended for the 2-layer PCB when the voltage is 1.8 V.&lt;br&gt;110 is recommended for the 4-layer PCB when the voltage is 1.8 V.&lt;br&gt;When this pin is multiplexed as other pins, 000 is recommended." range="10:8" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="7:2" value="0x00" property="RO"/>
				<Member name="ioshare_reg56" description="Multiplexing control of the NF_RDY1 pin&lt;br&gt;00: NF_RDY1&lt;br&gt;01: NF_DQSN&lt;br&gt;10: GPIO6_7&lt;br&gt;11: UART2_TXD" range="1:0" value="0x0" property="RW"/>
				<Register offset="0x0C0"/>
			</RegisterGroup>
			<RegisterGroup name="ioshare_reg57" description="a multiplexing control and drive configuration register for the SFC_DIO pin." value="0x00000000" startoffset="0x0C4">
				<Member name="reserved" description="Reserved" range="31:11" value="0x000000" property="RO"/>
				<Member name="io_sl_cfg" description="PAD slew rate&lt;br&gt;1: fast&lt;br&gt;0: slow&lt;br&gt;When this pin is multiplexed as the SFC_DIO pin, 1 is recommended.&lt;br&gt;When this pin is multiplexed as other pins, 0 is recommended." range="10" value="0x0" property="RW"/>
				<Member name="io_drive_cfg" description="PAD drive current&lt;br&gt;00: 2 mA&lt;br&gt;01: 4 mA&lt;br&gt;10: 6 mA&lt;br&gt;11: 8 mA&lt;br&gt;When this pin is multiplexed as the SFC_DIO pin:&lt;br&gt;01 is recommended for the 2-layer PCB.&lt;br&gt;11 is recommended for the 4-layer PCB.&lt;br&gt;When this pin is multiplexed as other pins, 00 is recommended." range="9:8" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="7:2" value="0x00" property="RO"/>
				<Member name="ioshare_reg57" description="Multiplexing control of the SFC_DIO pin&lt;br&gt;00: SFC_DIO&lt;br&gt;01: GPIO7_0&lt;br&gt;Other values: reserved" range="1:0" value="0x0" property="RW"/>
				<Register offset="0x0C4"/>
			</RegisterGroup>
			<RegisterGroup name="ioshare_reg58" description="a multiplexing control and drive configuration register for the SFC_WP_IO2pin." value="0x00000000" startoffset="0x0C8">
				<Member name="reserved" description="Reserved" range="31:11" value="0x000000" property="RO"/>
				<Member name="io_sl_cfg" description="PAD slew rate&lt;br&gt;1: fast&lt;br&gt;0: slow&lt;br&gt;When this pin is multiplexed as the SFC_WP_IO2 pin, 1 is recommended.&lt;br&gt;When this pin is multiplexed as other pins, 0 is recommended." range="10" value="0x0" property="RW"/>
				<Member name="io_drive_cfg" description="PAD drive current&lt;br&gt;00: 2 mA&lt;br&gt;01: 4 mA&lt;br&gt;10: 6 mA&lt;br&gt;11: 8 mA&lt;br&gt;When this pin is multiplexed as the SFC_WP_IO2 pin:&lt;br&gt;01 is recommended for the 2-layer PCB.&lt;br&gt;11 is recommended for the 4-layer PCB.&lt;br&gt;When this pin is multiplexed as other pins, 01 is recommended." range="9:8" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="7:2" value="0x00" property="RO"/>
				<Member name="ioshare_reg58" description="Multiplexing control of the SFC_WP_IO2 pin&lt;br&gt;00: SFC_WP_IO2&lt;br&gt;01: GPIO7_1&lt;br&gt;Other values: reserved" range="1:0" value="0x0" property="RW"/>
				<Register offset="0x0C8"/>
			</RegisterGroup>
			<RegisterGroup name="ioshare_reg59" description="a multiplexing control and drive configuration register for the SFC_CLK pin." value="0x00000000" startoffset="0x0CC">
				<Member name="reserved" description="Reserved" range="31:11" value="0x000000" property="RO"/>
				<Member name="io_sl_cfg" description="PAD slew rate&lt;br&gt;1: fast&lt;br&gt;0: slow (recommended)" range="10" value="0x0" property="RW"/>
				<Member name="io_drive_cfg" description="PAD drive current&lt;br&gt;00: 6 mA&lt;br&gt;01: 8 mA&lt;br&gt;10: 10 mA&lt;br&gt;11: 12 mA&lt;br&gt;When this pin is multiplexed as the SFC_CLK pin:&lt;br&gt;01 is recommended for the 2-layer PCB.&lt;br&gt;10 is recommended for the 4-layer PCB.&lt;br&gt;When this pin is multiplexed as other pins, 00 is recommended." range="9:8" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="7:2" value="0x00" property="RO"/>
				<Member name="ioshare_reg59" description="Multiplexing control of the SFC_CLK pin&lt;br&gt;00: SFC_CLK&lt;br&gt;01: GPIO7_2&lt;br&gt;Other values: reserved" range="1:0" value="0x0" property="RW"/>
				<Register offset="0x0CC"/>
			</RegisterGroup>
			<RegisterGroup name="ioshare_reg60" description="a multiplexing control and drive configuration register for the SFC_DOI pin." value="0x00000000" startoffset="0x0D0">
				<Member name="reserved" description="Reserved" range="31:11" value="0x000000" property="RO"/>
				<Member name="io_sl_cfg" description="PAD slew rate&lt;br&gt;1: fast&lt;br&gt;0: slow&lt;br&gt;When this pin is multiplexed as the SFC_DOI pin, 1 is recommended.&lt;br&gt;When this pin is multiplexed as other pins, 0 is recommended." range="10" value="0x0" property="RW"/>
				<Member name="io_drive_cfg" description="PAD drive current&lt;br&gt;00: 2 mA&lt;br&gt;01: 4 mA&lt;br&gt;10: 6 mA&lt;br&gt;11: 8 mA&lt;br&gt;When this pin is multiplexed as the SFC_DOI pin:&lt;br&gt;01 is recommended for the 2-layer PCB.&lt;br&gt;11 is recommended for the 4-layer PCB.&lt;br&gt;When this pin is multiplexed as other pins, 01 is recommended." range="9:8" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="7:2" value="0x00" property="RO"/>
				<Member name="ioshare_reg60" description="Multiplexing control of the SFC_DOI pin&lt;br&gt;00: SFC_DOI&lt;br&gt;01: GPIO7_3&lt;br&gt;Other values: reserved" range="1:0" value="0x0" property="RW"/>
				<Register offset="0x0D0"/>
			</RegisterGroup>
			<RegisterGroup name="ioshare_reg61" description="a multiplexing control and drive configuration register for theSFC_HOLD_IO3 pin." value="0x00000000" startoffset="0x0D4">
				<Member name="reserved" description="Reserved" range="31:11" value="0x000000" property="RO"/>
				<Member name="io_sl_cfg" description="PAD slew rate&lt;br&gt;1: fast&lt;br&gt;0: slow&lt;br&gt;When this pin is multiplexed as the SFC_HOLD_IO3 pin, 1 is recommended.&lt;br&gt;When this pin is multiplexed as other pins, 0 is recommended." range="10" value="0x0" property="RW"/>
				<Member name="io_drive_cfg" description="PAD drive current&lt;br&gt;00: 2 mA&lt;br&gt;01: 4 mA&lt;br&gt;10: 6 mA&lt;br&gt;11: 8 mA&lt;br&gt;When this pin is multiplexed as the SFC_HOLD_IO3 pin:&lt;br&gt;01 is recommended for the 2-layer PCB.&lt;br&gt;11 is recommended for the 4-layer PCB.&lt;br&gt;When this pin is multiplexed as other pins, 01 is recommended." range="9:8" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="7:1" value="0x00" property="RO"/>
				<Member name="ioshare_reg61" description="Multiplexing control of the SFC_HOLD_IO3 pin&lt;br&gt;0: SFC_HOLD_IO3&lt;br&gt;1: GPIO7_4" range="0" value="0x0" property="RW"/>
				<Register offset="0x0D4"/>
			</RegisterGroup>
			<RegisterGroup name="ioshare_reg62" description="the multiplexing control register for the SFC_CS1N pin." value="0x00000000" startoffset="0x0D8">
				<Member name="reserved" description="Reserved" range="31:1" value="0x00000000" property="RO"/>
				<Member name="ioshare_reg62" description="Multiplexing control of the SFC_CS1N pin&lt;br&gt;0: SFC_CS1N&lt;br&gt;1: GPIO7_5" range="0" value="0x0" property="RW"/>
				<Register offset="0x0D8"/>
			</RegisterGroup>
			<RegisterGroup name="ioshare_reg63" description="the multiplexing control register for the SIM0_PWREN pin." value="0x00000000" startoffset="0x0DC">
				<Member name="reserved" description="Reserved" range="31:2" value="0x00000000" property="RO"/>
				<Member name="ioshare_reg63" description="Multiplexing control of the SIM0_PWREN pin.&lt;br&gt;00: GPIO8_0&lt;br&gt;01: SIM0_PWREN&lt;br&gt;10: I2C1_SCL&lt;br&gt;Other values: reserved" range="1:0" value="0x0" property="RW"/>
				<Register offset="0x0DC"/>
			</RegisterGroup>
			<RegisterGroup name="ioshare_reg64" description="the multiplexing control register for the SIM0_CLK pin." value="0x00000000" startoffset="0x0E0">
				<Member name="reserved" description="Reserved" range="31:11" value="0x000000" property="RO"/>
				<Member name="io_sl_cfg" description="PAD Slew rate.&lt;br&gt;1: FAST&lt;br&gt;0: SLOW&lt;br&gt;When this pin is multiplexed as the SIM0_CLK pin:&lt;br&gt;1 is recommended for the OD mode.&lt;br&gt;0 is recommended for the CMOS mode.&lt;br&gt;When this pin is multiplexed as other pins, 0 is recommended." range="10" value="0x0" property="RW"/>
				<Member name="io_drive_cfg" description="PAD driver cfg&lt;br&gt;00: 2mA &lt;br&gt;01: 4mA &lt;br&gt;10: 8mA &lt;br&gt;11: 10mA &lt;br&gt;When this pin is multiplexed as the SIM0_CLK pin:&lt;br&gt;In OD mode, 00 is recommended for the 2-layer PCB, and 01 is recommended for the 4-layer PCB.&lt;br&gt;In CMOS mode, 00 is recommended for the 2-layer PCB, and 10 is recommended for the 4-layer PCB.&lt;br&gt;When this pin is multiplexed as other pins, 00 is recommended." range="9:8" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="7:1" value="0x00" property="RO"/>
				<Member name="ioshare_reg64" description="Multiplexing control of the SIM0_CLK pin. &lt;br&gt;0: GPIO8_1&lt;br&gt;1: SIM0_CLK" range="0" value="0x0" property="RW"/>
				<Register offset="0x0E0"/>
			</RegisterGroup>
			<RegisterGroup name="ioshare_reg65" description="the multiplexing control register for the SIM0_RST pin." value="0x00000000" startoffset="0x0E4">
				<Member name="reserved" description="Reserved" range="31:1" value="0x00000000" property="RO"/>
				<Member name="ioshare_reg65" description="Multiplexing control of the SIM0_RST pin.&lt;br&gt;0: GPIO8_2 &lt;br&gt;1: SIM0_RST" range="0" value="0x0" property="RW"/>
				<Register offset="0x0E4"/>
			</RegisterGroup>
			<RegisterGroup name="ioshare_reg66" description="the multiplexing control register for the SIM0_DATA pin." value="0x00000000" startoffset="0x0E8">
				<Member name="reserved" description="Reserved" range="31:2" value="0x00000000" property="RO"/>
				<Member name="ioshare_reg66" description="Multiplexing control of the SIM0_DATA pin.&lt;br&gt;00: GPIO8_3&lt;br&gt;01: SIM0_DATA&lt;br&gt;10: I2C1_SDA&lt;br&gt;Other values: reserved" range="1:0" value="0x0" property="RW"/>
				<Register offset="0x0E8"/>
			</RegisterGroup>
			<RegisterGroup name="ioshare_reg67" description="the multiplexing control register for the SIM0_DET pin." value="0x00000000" startoffset="0x0EC">
				<Member name="reserved" description="Reserved" range="31:1" value="0x00000000" property="RO"/>
				<Member name="ioshare_reg67" description="Multiplexing control of the SIM0_DET pin. &lt;br&gt;0: GPIO8_4 &lt;br&gt;1: SIM0_DET" range="0" value="0x0" property="RW"/>
				<Register offset="0x0EC"/>
			</RegisterGroup>
			<RegisterGroup name="SC_IO_REUSE_SEL" description="an MCU subsystem pin multiplexing control register.&lt;B&gt;CAUTION&lt;/B&gt;The base address for this register is 0xF800_0000, which is different from the base addressfor other registers in this document.&lt;/li&gt;&lt;/ul&gt;" value="0x00000000" startoffset="0x0044">
				<Member name="reserved" description="Reserved" range="31:12" value="0x00000" property="RO"/>
				<Member name="uart_txd_gpio_sel" description="Multiplexing control of the UART0_TXD pin&lt;br&gt;00: UART0_TXD&lt;br&gt;01: GPIO5_3&lt;br&gt;10: UART1_TXD&lt;br&gt;11: UART0_TXD" range="11:10" value="0x0" property="RW"/>
				<Member name="uart_rxd_gpio_sel" description="Multiplexing control of the UART0_RXD pin&lt;br&gt;00: UART0_RXD&lt;br&gt;01: GPIO5_2&lt;br&gt;10: UART1_RXD&lt;br&gt;11: UART0_RXD" range="9:8" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="7:5" value="0x0" property="RO"/>
				<Member name="ir_gpio_sel" description="Multiplexing control of the IR_IN pin&lt;br&gt;0: IR_IN&lt;br&gt;1: GPIO5_5" range="4" value="0x0" property="RW"/>
				<Member name="csn0_gpio_sel" description="Multiplexing control of the LED_CSN0 pin&lt;br&gt;0: GPIO5_4&lt;br&gt;1: LED_CSN0" range="3" value="0x0" property="RW"/>
				<Member name="data_gpio_sel" description="Multiplexing control of the LED_DATA pin&lt;br&gt;00: GPIO5_0&lt;br&gt;01: LED DATA" range="2" value="0x0" property="RW"/>
				<Member name="clk_gpio_sel" description="Multiplexing control of the LED_CLK pin&lt;br&gt;0: GPIO5_1&lt;br&gt;1: LED CLK" range="1" value="0x0" property="RO"/>
				<Member name="key0_gpio_sel" description="Multiplexing control of the LED_KEY0 pin&lt;br&gt;0: GPIO5_7&lt;br&gt;1: LED_KEY0" range="0" value="0x0" property="RW"/>
				<Register offset="0x0044"/>
			</RegisterGroup>
		</ModuleGroup>
	</ModuleList>
</Chip>
