<?xml version='1.0'?>
<signals>
	<signal>
		<gate>\seq_inst|seq_poa_protection_override_1x~regout</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_seq_poa_protection_override_1x_590q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|\ac_mux:ctrl_broadcast_r.command.cmd_init_dram~regout</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_ac_mux_ctrl_broadcast_r_command_cmd_init_dram_592q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|\ac_mux:ctrl_broadcast_r.command_req~regout</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_ac_mux_ctrl_broadcast_r_command_req_688q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|seq_rdv_doing_rd[1]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_seq_rdv_doing_rd_1_689q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|seq_rdv_doing_rd[0]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_seq_rdv_doing_rd_0_690q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|seq_mem_clk_disable~regout</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_seq_mem_clk_disable_691q</simgen>
		<is_inverted>1</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|\ac_mux:mem_clk_disable[2]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_ac_mux_mem_clk_disable_2_692q</simgen>
		<is_inverted>1</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|\ac_mux:mem_clk_disable[1]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_ac_mux_mem_clk_disable_1_693q</simgen>
		<is_inverted>1</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|\ac_mux:mem_clk_disable[0]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_ac_mux_mem_clk_disable_0_694q</simgen>
		<is_inverted>1</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|\ac_mux:seen_phy_init_complete~regout</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_ac_mux_seen_phy_init_complete_695q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|seq_ac_addr[12]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_seq_ac_addr_12_696q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|seq_ac_addr[11]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_seq_ac_addr_11_697q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|seq_ac_addr[10]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_seq_ac_addr_10_698q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|seq_ac_addr[9]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_seq_ac_addr_9_699q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|seq_ac_addr[8]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_seq_ac_addr_8_700q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|seq_ac_addr[7]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_seq_ac_addr_7_701q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|seq_ac_addr[6]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_seq_ac_addr_6_702q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|seq_ac_addr[5]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_seq_ac_addr_5_703q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|seq_ac_addr[4]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_seq_ac_addr_4_704q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|seq_ac_addr[3]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_seq_ac_addr_3_705q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|seq_ac_addr[2]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_seq_ac_addr_2_706q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|seq_ac_addr[1]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_seq_ac_addr_1_707q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|seq_ac_addr[0]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_seq_ac_addr_0_708q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|seq_ac_ba[1]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_seq_ac_ba_1_709q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|seq_ac_ba[0]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_seq_ac_ba_0_710q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|seq_ac_cas_n[0]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_seq_ac_cas_n_0_711q</simgen>
		<is_inverted>1</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|seq_ac_ras_n[0]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_seq_ac_ras_n_0_712q</simgen>
		<is_inverted>1</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|seq_ac_we_n[0]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_seq_ac_we_n_0_713q</simgen>
		<is_inverted>1</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|seq_ac_cke[0]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_seq_ac_cke_0_714q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|seq_ac_cs_n[0]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_seq_ac_cs_n_0_715q</simgen>
		<is_inverted>1</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|seq_ac_rst_n[0]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_seq_ac_rst_n_0_717q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgb_ac_access_gnt_r~regout</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_dgb_ac_access_gnt_r_721q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|seq_rdata_valid_lat_dec~regout</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_seq_rdata_valid_lat_dec_722q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|seq_poa_lat_dec_1x[1]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_seq_poa_lat_dec_1x_1_724q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|seq_poa_lat_dec_1x[0]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_seq_poa_lat_dec_1x_0_725q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|ctl_init_fail~regout</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_ctl_init_fail_729q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|ctl_init_success~regout</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_ctl_init_success_734q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|seq_rdp_reset_req_n~regout</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_seq_rdp_reset_req_n_735q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|ctl_cal_byte_lanes_r[1]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_ctl_cal_byte_lanes_r_1_736q</simgen>
		<is_inverted>1</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|ctl_cal_byte_lanes_r[0]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_ctl_cal_byte_lanes_r_0_737q</simgen>
		<is_inverted>1</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|seq_ac_add_1t_ac_lat_internal~regout</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_seq_ac_add_1t_ac_lat_internal_738q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|seq_ac_add_1t_odt_lat_internal~regout</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_seq_ac_add_1t_odt_lat_internal_739q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|seq_pll_phs_shift_busy_r~regout</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_seq_pll_phs_shift_busy_r_746q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|seq_pll_phs_shift_busy_ccd~regout</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_seq_pll_phs_shift_busy_ccd_753q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|seq_pll_inc_dec_n~regout</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_seq_pll_inc_dec_n_754q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|seq_pll_start_reconfig~regout</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_seq_pll_start_reconfig_755q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|seq_pll_select[2]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_seq_pll_select_2_756q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|seq_pll_select[1]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_seq_pll_select_1_757q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|seq_pll_select[0]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_seq_pll_select_0_758q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb_phs_shft_busy~regout</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_dgrb_phs_shft_busy_770q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|\pll_ctrl:seq_pll_phs_shift_busy_ccd_1t~regout</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_pll_ctrl_seq_pll_phs_shift_busy_ccd_1t_771q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|mmi_pll_inc_dec_n~regout</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_mmi_pll_inc_dec_n_772q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|mmi_pll_start_reconfig~regout</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_mmi_pll_start_reconfig_773q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|mmi_pll_select[2]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_mmi_pll_select_2_774q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|mmi_pll_select[1]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_mmi_pll_select_1_775q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|mmi_pll_select[0]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_mmi_pll_select_0_776q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|ctrl|dll_lock_counter[10]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_ctrl_ctrl_dll_lock_counter_10_8579q</simgen>
		<is_inverted>1</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|ctrl|dll_lock_counter[9]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_ctrl_ctrl_dll_lock_counter_9_8580q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|ctrl|dll_lock_counter[8]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_ctrl_ctrl_dll_lock_counter_8_8581q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|ctrl|dll_lock_counter[7]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_ctrl_ctrl_dll_lock_counter_7_8582q</simgen>
		<is_inverted>1</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|ctrl|dll_lock_counter[6]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_ctrl_ctrl_dll_lock_counter_6_8583q</simgen>
		<is_inverted>1</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|ctrl|dll_lock_counter[5]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_ctrl_ctrl_dll_lock_counter_5_8584q</simgen>
		<is_inverted>1</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|ctrl|dll_lock_counter[4]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_ctrl_ctrl_dll_lock_counter_4_8585q</simgen>
		<is_inverted>1</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|ctrl|dll_lock_counter[3]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_ctrl_ctrl_dll_lock_counter_3_8586q</simgen>
		<is_inverted>1</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|ctrl|dll_lock_counter[2]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_ctrl_ctrl_dll_lock_counter_2_8587q</simgen>
		<is_inverted>1</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|ctrl|dll_lock_counter[1]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_ctrl_ctrl_dll_lock_counter_1_8588q</simgen>
		<is_inverted>1</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|ctrl|dll_lock_counter[0]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_ctrl_ctrl_dll_lock_counter_0_8639q</simgen>
		<is_inverted>1</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|ctrl|timeout_counter[14]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_14_8640q</simgen>
		<is_inverted>1</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|ctrl|timeout_counter[13]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_13_8641q</simgen>
		<is_inverted>1</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|ctrl|timeout_counter[12]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_12_8642q</simgen>
		<is_inverted>1</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|ctrl|timeout_counter[11]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_11_8643q</simgen>
		<is_inverted>1</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|ctrl|timeout_counter[10]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_10_8644q</simgen>
		<is_inverted>1</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|ctrl|timeout_counter[9]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_9_8645q</simgen>
		<is_inverted>1</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|ctrl|timeout_counter[8]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_8_8646q</simgen>
		<is_inverted>1</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|ctrl|timeout_counter[7]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_7_8647q</simgen>
		<is_inverted>1</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|ctrl|timeout_counter[6]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_6_8648q</simgen>
		<is_inverted>1</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|ctrl|timeout_counter[5]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_5_8649q</simgen>
		<is_inverted>1</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|ctrl|timeout_counter[4]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_4_8650q</simgen>
		<is_inverted>1</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|ctrl|timeout_counter[3]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_3_8651q</simgen>
		<is_inverted>1</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|ctrl|timeout_counter[2]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_2_8652q</simgen>
		<is_inverted>1</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|ctrl|timeout_counter[1]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_1_8653q</simgen>
		<is_inverted>1</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|ctrl|timeout_counter[0]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_0_8670q</simgen>
		<is_inverted>1</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|ctrl|curr_cmd.cmd_write_mtp~regout</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_ctrl_ctrl_curr_cmd_cmd_write_mtp_8671q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|ctrl|curr_cmd.cmd_was~regout</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_ctrl_ctrl_curr_cmd_cmd_was_8677q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|ctrl|curr_cmd.cmd_prep_customer_mr_setup~regout</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_ctrl_ctrl_curr_cmd_cmd_prep_customer_mr_setup_8679q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|ctrl|curr_ctrl.command_ack~regout</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_ctrl_ctrl_curr_ctrl_command_ack_8680q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|ctrl|curr_ctrl.command_done~regout</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_ctrl_ctrl_curr_ctrl_command_done_8681q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|ctrl|curr_ctrl.command_result[7]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_ctrl_ctrl_curr_ctrl_command_result_7_8682q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|ctrl|curr_ctrl.command_result[6]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_ctrl_ctrl_curr_ctrl_command_result_6_8683q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|ctrl|curr_ctrl.command_result[5]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_ctrl_ctrl_curr_ctrl_command_result_5_8684q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|ctrl|curr_ctrl.command_result[4]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_ctrl_ctrl_curr_ctrl_command_result_4_8685q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|ctrl|curr_ctrl.command_result[3]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_ctrl_ctrl_curr_ctrl_command_result_3_8686q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|ctrl|curr_ctrl.command_result[2]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_ctrl_ctrl_curr_ctrl_command_result_2_8687q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|ctrl|curr_ctrl.command_result[1]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_ctrl_ctrl_curr_ctrl_command_result_1_8688q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|ctrl|curr_ctrl.command_result[0]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_ctrl_ctrl_curr_ctrl_command_result_0_8689q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|ctrl|curr_ctrl.command_err~regout</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_ctrl_ctrl_curr_ctrl_command_err_8690q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|ctrl|curr_cmd.cmd_idle~regout</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_ctrl_ctrl_curr_cmd_cmd_idle_8691q</simgen>
		<is_inverted>1</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|ctrl|curr_cmd.cmd_phy_initialise~regout</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_ctrl_ctrl_curr_cmd_cmd_phy_initialise_8692q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|ctrl|curr_cmd.cmd_init_dram~regout</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_ctrl_ctrl_curr_cmd_cmd_init_dram_8693q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|ctrl|curr_cmd.cmd_prog_cal_mr~regout</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_ctrl_ctrl_curr_cmd_cmd_prog_cal_mr_8694q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|ctrl|curr_cmd.cmd_write_ihi~regout</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_ctrl_ctrl_curr_cmd_cmd_write_ihi_8695q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|ctrl|curr_cmd.cmd_write_btp~regout</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_ctrl_ctrl_curr_cmd_cmd_write_btp_8696q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|ctrl|waiting_for_ack~regout</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_ctrl_ctrl_waiting_for_ack_8712q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|ctrl|flag_ack_timeout~regout</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_ctrl_ctrl_flag_ack_timeout_8713q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|ctrl|flag_done_timeout~regout</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_ctrl_ctrl_flag_done_timeout_8721q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|ctrl|timeout_counter_enable~regout</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_enable_8722q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|ctrl|timeout_counter_clear~regout</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_clear_8996q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|ctrl|state.s_reset~regout</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_ctrl_ctrl_state_s_reset_9456q</simgen>
		<is_inverted>1</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|ctrl|state.s_phy_initialise~regout</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_ctrl_ctrl_state_s_phy_initialise_9457q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|ctrl|state.s_init_dram~regout</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_ctrl_ctrl_state_s_init_dram_9458q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|ctrl|state.s_prog_cal_mr~regout</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_ctrl_ctrl_state_s_prog_cal_mr_9459q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|ctrl|state.s_write_ihi~regout</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_ctrl_ctrl_state_s_write_ihi_9460q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|ctrl|state.s_cal~regout</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_ctrl_ctrl_state_s_cal_9461q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|ctrl|state.s_write_btp~regout</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_ctrl_ctrl_state_s_write_btp_9462q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|ctrl|state.s_write_mtp~regout</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_ctrl_ctrl_state_s_write_mtp_9463q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|ctrl|state.s_read_mtp~regout</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_ctrl_ctrl_state_s_read_mtp_9464q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|ctrl|state.s_rrp_reset~regout</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_ctrl_ctrl_state_s_rrp_reset_9465q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|ctrl|state.s_rrp_sweep~regout</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_ctrl_ctrl_state_s_rrp_sweep_9466q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|ctrl|state.s_rrp_seek~regout</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_ctrl_ctrl_state_s_rrp_seek_9467q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|ctrl|state.s_rdv~regout</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_ctrl_ctrl_state_s_rdv_9468q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|ctrl|state.s_was~regout</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_ctrl_ctrl_state_s_was_9469q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|ctrl|state.s_adv_rd_lat~regout</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_ctrl_ctrl_state_s_adv_rd_lat_9470q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|ctrl|state.s_adv_wr_lat~regout</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_ctrl_ctrl_state_s_adv_wr_lat_9471q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|ctrl|state.s_poa~regout</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_ctrl_ctrl_state_s_poa_9472q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|ctrl|state.s_tracking_setup~regout</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_ctrl_ctrl_state_s_tracking_setup_9473q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|ctrl|state.s_prep_customer_mr_setup~regout</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_ctrl_ctrl_state_s_prep_customer_mr_setup_9474q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|ctrl|state.s_tracking~regout</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_ctrl_ctrl_state_s_tracking_9475q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|ctrl|state.s_operational~regout</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_ctrl_ctrl_state_s_operational_9476q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|ctrl|state.s_non_operational~regout</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_ctrl_ctrl_state_s_non_operational_9477q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|ctrl|last_state.s_reset~regout</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_ctrl_ctrl_last_state_s_reset_9478q</simgen>
		<is_inverted>1</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|ctrl|last_state.s_phy_initialise~regout</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_ctrl_ctrl_last_state_s_phy_initialise_9479q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|ctrl|last_state.s_init_dram~regout</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_ctrl_ctrl_last_state_s_init_dram_9480q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|ctrl|last_state.s_prog_cal_mr~regout</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_ctrl_ctrl_last_state_s_prog_cal_mr_9481q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|ctrl|last_state.s_write_ihi~regout</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_ctrl_ctrl_last_state_s_write_ihi_9482q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|ctrl|last_state.s_cal~regout</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_ctrl_ctrl_last_state_s_cal_9483q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|ctrl|last_state.s_write_btp~regout</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_ctrl_ctrl_last_state_s_write_btp_9484q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|ctrl|last_state.s_write_mtp~regout</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_ctrl_ctrl_last_state_s_write_mtp_9485q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|ctrl|last_state.s_read_mtp~regout</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_ctrl_ctrl_last_state_s_read_mtp_9486q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|ctrl|last_state.s_rrp_reset~regout</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_ctrl_ctrl_last_state_s_rrp_reset_9487q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|ctrl|last_state.s_rrp_sweep~regout</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_ctrl_ctrl_last_state_s_rrp_sweep_9488q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|ctrl|last_state.s_rrp_seek~regout</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_ctrl_ctrl_last_state_s_rrp_seek_9489q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|ctrl|last_state.s_rdv~regout</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_ctrl_ctrl_last_state_s_rdv_9490q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|ctrl|last_state.s_was~regout</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_ctrl_ctrl_last_state_s_was_9491q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|ctrl|last_state.s_adv_rd_lat~regout</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_ctrl_ctrl_last_state_s_adv_rd_lat_9492q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|ctrl|last_state.s_adv_wr_lat~regout</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_ctrl_ctrl_last_state_s_adv_wr_lat_9493q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|ctrl|last_state.s_poa~regout</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_ctrl_ctrl_last_state_s_poa_9494q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|ctrl|last_state.s_tracking_setup~regout</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_ctrl_ctrl_last_state_s_tracking_setup_9495q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|ctrl|last_state.s_prep_customer_mr_setup~regout</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_ctrl_ctrl_last_state_s_prep_customer_mr_setup_9496q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|ctrl|last_state.s_tracking~regout</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_ctrl_ctrl_last_state_s_tracking_9497q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|ctrl|last_state.s_operational~regout</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_ctrl_ctrl_last_state_s_operational_9498q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|ctrl|last_state.s_non_operational~regout</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_ctrl_ctrl_last_state_s_non_operational_9499q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|ctrl|int_ctl_init_success~regout</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_ctrl_ctrl_int_ctl_init_success_9500q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|ctrl|int_ctl_init_fail~regout</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_ctrl_ctrl_int_ctl_init_fail_9501q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|ctrl|hold_state~regout</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_ctrl_ctrl_hold_state_9502q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|ctrl|cs_counter~regout</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_ctrl_ctrl_cs_counter_9503q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|ctrl|mtp_almts_checked[1]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_ctrl_ctrl_mtp_almts_checked_1_9504q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|ctrl|mtp_almts_checked[0]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_ctrl_ctrl_mtp_almts_checked_0_9505q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|ctrl|ac_nt[0]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_ctrl_ctrl_ac_nt_0_9506q</simgen>
		<is_inverted>1</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|ctrl|ac_nt_almts_checked~regout</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_ctrl_ctrl_ac_nt_almts_checked_9507q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|ctrl|reissue_cmd_req~regout</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_ctrl_ctrl_reissue_cmd_req_9508q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|ctrl|dis_state~regout</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_ctrl_ctrl_dis_state_9510q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|ctrl|ctl_init_fail~regout</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_ctrl_ctrl_ctl_init_fail_9511q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|ctrl|ctl_init_success~regout</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_ctrl_ctrl_ctl_init_success_9562q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|ctrl|mtp_correct_almt~regout</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_ctrl_ctrl_mtp_correct_almt_9563q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|ctrl|\mtp_almt:dvw_size_a0[7]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_ctrl_ctrl_mtp_almt_dvw_size_a0_7_9564q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|ctrl|\mtp_almt:dvw_size_a0[6]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_ctrl_ctrl_mtp_almt_dvw_size_a0_6_9565q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|ctrl|\mtp_almt:dvw_size_a0[5]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_ctrl_ctrl_mtp_almt_dvw_size_a0_5_9566q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|ctrl|\mtp_almt:dvw_size_a0[4]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_ctrl_ctrl_mtp_almt_dvw_size_a0_4_9567q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|ctrl|\mtp_almt:dvw_size_a0[3]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_ctrl_ctrl_mtp_almt_dvw_size_a0_3_9568q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|ctrl|\mtp_almt:dvw_size_a0[2]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_ctrl_ctrl_mtp_almt_dvw_size_a0_2_9569q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|ctrl|\mtp_almt:dvw_size_a0[1]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_ctrl_ctrl_mtp_almt_dvw_size_a0_1_9570q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|ctrl|\mtp_almt:dvw_size_a0[0]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_ctrl_ctrl_mtp_almt_dvw_size_a0_0_9571q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|ctrl|\mtp_almt:dvw_size_a1[7]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_ctrl_ctrl_mtp_almt_dvw_size_a1_7_9572q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|ctrl|\mtp_almt:dvw_size_a1[6]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_ctrl_ctrl_mtp_almt_dvw_size_a1_6_9573q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|ctrl|\mtp_almt:dvw_size_a1[5]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_ctrl_ctrl_mtp_almt_dvw_size_a1_5_9574q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|ctrl|\mtp_almt:dvw_size_a1[4]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_ctrl_ctrl_mtp_almt_dvw_size_a1_4_9575q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|ctrl|\mtp_almt:dvw_size_a1[3]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_ctrl_ctrl_mtp_almt_dvw_size_a1_3_9576q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|ctrl|\mtp_almt:dvw_size_a1[2]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_ctrl_ctrl_mtp_almt_dvw_size_a1_2_9577q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|ctrl|\mtp_almt:dvw_size_a1[1]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_ctrl_ctrl_mtp_almt_dvw_size_a1_1_9578q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|ctrl|\mtp_almt:dvw_size_a1[0]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_ctrl_ctrl_mtp_almt_dvw_size_a1_0_9579q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|ctrl|tracking_update_due~regout</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_ctrl_ctrl_tracking_update_due_9728q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|ctrl|milisecond_tick_gen_count[17]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_17_9841q</simgen>
		<is_inverted>1</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|ctrl|milisecond_tick_gen_count[16]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_16_9842q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|ctrl|milisecond_tick_gen_count[15]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_15_9843q</simgen>
		<is_inverted>1</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|ctrl|milisecond_tick_gen_count[14]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_14_9844q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|ctrl|milisecond_tick_gen_count[13]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_13_9845q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|ctrl|milisecond_tick_gen_count[12]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_12_9846q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|ctrl|milisecond_tick_gen_count[11]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_11_9847q</simgen>
		<is_inverted>1</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|ctrl|milisecond_tick_gen_count[10]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_10_9848q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|ctrl|milisecond_tick_gen_count[9]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_9_9849q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|ctrl|milisecond_tick_gen_count[8]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_8_9850q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|ctrl|milisecond_tick_gen_count[7]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_7_9851q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|ctrl|milisecond_tick_gen_count[6]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_6_9852q</simgen>
		<is_inverted>1</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|ctrl|milisecond_tick_gen_count[5]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_5_9853q</simgen>
		<is_inverted>1</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|ctrl|milisecond_tick_gen_count[4]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_4_9854q</simgen>
		<is_inverted>1</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|ctrl|milisecond_tick_gen_count[3]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_3_9855q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|ctrl|milisecond_tick_gen_count[2]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_2_9856q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|ctrl|milisecond_tick_gen_count[1]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_1_9857q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|ctrl|milisecond_tick_gen_count[0]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_0_9858q</simgen>
		<is_inverted>1</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|ctrl|tracking_ms_counter[7]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_ctrl_ctrl_tracking_ms_counter_7_9859q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|ctrl|tracking_ms_counter[6]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_ctrl_ctrl_tracking_ms_counter_6_9860q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|ctrl|tracking_ms_counter[5]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_ctrl_ctrl_tracking_ms_counter_5_9861q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|ctrl|tracking_ms_counter[4]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_ctrl_ctrl_tracking_ms_counter_4_9862q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|ctrl|tracking_ms_counter[3]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_ctrl_ctrl_tracking_ms_counter_3_9863q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|ctrl|tracking_ms_counter[2]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_ctrl_ctrl_tracking_ms_counter_2_9864q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|ctrl|tracking_ms_counter[1]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_ctrl_ctrl_tracking_ms_counter_1_9865q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|ctrl|tracking_ms_counter[0]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_ctrl_ctrl_tracking_ms_counter_0_9866q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgwb|current_cs~regout</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgwb_dgwb_current_cs_7136q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgwb|sig_dgwb_last_state.s_idle~regout</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_idle_7147q</simgen>
		<is_inverted>1</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgwb|sig_dgwb_last_state.s_write_zeros~regout</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_write_zeros_7149q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgwb|sig_dgwb_last_state.s_release_admin~regout</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_release_admin_7158q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgwb|\master_dgwb_state_block:sig_ctrl_dgwb.command.cmd_write_mtp~regout</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgwb_dgwb_master_dgwb_state_block_sig_ctrl_dgwb_command_cmd_write_mtp_7163q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgwb|\master_dgwb_state_block:sig_ctrl_dgwb.command.cmd_was~regout</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgwb_dgwb_master_dgwb_state_block_sig_ctrl_dgwb_command_cmd_was_7169q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgwb|sig_dgwb_state.s_idle~regout</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_idle_7178q</simgen>
		<is_inverted>1</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgwb|sig_dgwb_state.s_wait_admin~regout</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_wait_admin_7179q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgwb|sig_dgwb_state.s_write_btp~regout</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_btp_7180q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgwb|sig_dgwb_state.s_write_ones~regout</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_ones_7181q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgwb|sig_dgwb_state.s_write_zeros~regout</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_zeros_7182q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgwb|sig_dgwb_state.s_write_mtp~regout</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_mtp_7183q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgwb|sig_dgwb_state.s_write_01_pairs~regout</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_01_pairs_7184q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgwb|sig_dgwb_state.s_write_1100_step~regout</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_1100_step_7185q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgwb|sig_dgwb_state.s_write_0011_step~regout</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_0011_step_7186q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgwb|sig_dgwb_state.s_write_wlat~regout</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_wlat_7187q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgwb|sig_dgwb_state.s_release_admin~regout</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_release_admin_7188q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgwb|sig_dgwb_last_state.s_write_ones~regout</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_write_ones_7190q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgwb|sig_dgwb_last_state.s_write_01_pairs~regout</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_write_01_pairs_7192q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgwb|sig_dgwb_last_state.s_write_1100_step~regout</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_write_1100_step_7193q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgwb|sig_dgwb_last_state.s_write_0011_step~regout</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_write_0011_step_7194q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgwb|sig_dgwb_last_state.s_write_wlat~regout</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_write_wlat_7195q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgwb|\master_dgwb_state_block:sig_ctrl_dgwb.command.cmd_write_btp~regout</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgwb_dgwb_master_dgwb_state_block_sig_ctrl_dgwb_command_cmd_write_btp_7200q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgwb|\master_dgwb_state_block:sig_ctrl_dgwb.command_op.current_cs[0]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgwb_dgwb_master_dgwb_state_block_sig_ctrl_dgwb_command_op_current_cs_0_7203q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgwb|\master_dgwb_state_block:sig_ctrl_dgwb.command_req~regout</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgwb_dgwb_master_dgwb_state_block_sig_ctrl_dgwb_command_req_7904q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgwb|dgwb_wdp_ovride~regout</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdp_ovride_8027q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgwb|dgwb_dqs[1]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgwb_dgwb_dgwb_dqs_1_8028q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgwb|dgwb_dm[3]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgwb_dgwb_dgwb_dm_3_8030q</simgen>
		<is_inverted>1</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgwb|dgwb_dm[2]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgwb_dgwb_dgwb_dm_2_8031q</simgen>
		<is_inverted>1</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgwb|dgwb_dm[1]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgwb_dgwb_dgwb_dm_1_8032q</simgen>
		<is_inverted>1</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgwb|dgwb_dm[0]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgwb_dgwb_dgwb_dm_0_8033q</simgen>
		<is_inverted>1</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgwb|dgwb_wdata[31]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_31_8034q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgwb|dgwb_wdata[30]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_30_8035q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgwb|dgwb_wdata[29]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_29_8036q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgwb|dgwb_wdata[28]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_28_8037q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgwb|dgwb_wdata[27]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_27_8038q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgwb|dgwb_wdata[26]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_26_8039q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgwb|dgwb_wdata[25]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_25_8040q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgwb|dgwb_wdata[24]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_24_8041q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgwb|dgwb_wdata[23]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_23_8042q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgwb|dgwb_wdata[22]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_22_8043q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgwb|dgwb_wdata[21]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_21_8044q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgwb|dgwb_wdata[20]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_20_8045q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgwb|dgwb_wdata[19]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_19_8046q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgwb|dgwb_wdata[18]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_18_8047q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgwb|dgwb_wdata[17]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_17_8048q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgwb|dgwb_wdata[16]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_16_8049q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgwb|dgwb_wdata[15]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_15_8050q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgwb|dgwb_wdata[14]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_14_8051q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgwb|dgwb_wdata[13]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_13_8052q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgwb|dgwb_wdata[12]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_12_8053q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgwb|dgwb_wdata[11]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_11_8054q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgwb|dgwb_wdata[10]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_10_8055q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgwb|dgwb_wdata[9]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_9_8056q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgwb|dgwb_wdata[8]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_8_8057q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgwb|dgwb_wdata[7]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_7_8058q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgwb|dgwb_wdata[6]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_6_8059q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgwb|dgwb_wdata[5]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_5_8060q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgwb|dgwb_wdata[4]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_4_8061q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgwb|dgwb_wdata[3]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_3_8062q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgwb|dgwb_wdata[2]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_2_8063q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgwb|dgwb_wdata[1]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_1_8064q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgwb|dgwb_wdata[0]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_0_8065q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgwb|dgwb_dqs_burst[1]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgwb_dgwb_dgwb_dqs_burst_1_8066q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgwb|dgwb_dqs_burst[0]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgwb_dgwb_dgwb_dqs_burst_0_8067q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgwb|dgwb_wdata_valid[1]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_valid_1_8068q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgwb|dgwb_wdata_valid[0]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_valid_0_8069q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgwb|generate_wdata~regout</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgwb_dgwb_generate_wdata_8070q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgwb|\ac_write_block:sig_count[7]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgwb_dgwb_ac_write_block_sig_count_7_8071q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgwb|\ac_write_block:sig_count[6]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgwb_dgwb_ac_write_block_sig_count_6_8072q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgwb|\ac_write_block:sig_count[5]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgwb_dgwb_ac_write_block_sig_count_5_8073q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgwb|\ac_write_block:sig_count[4]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgwb_dgwb_ac_write_block_sig_count_4_8074q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgwb|\ac_write_block:sig_count[3]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgwb_dgwb_ac_write_block_sig_count_3_8075q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgwb|\ac_write_block:sig_count[2]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgwb_dgwb_ac_write_block_sig_count_2_8076q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgwb|\ac_write_block:sig_count[1]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgwb_dgwb_ac_write_block_sig_count_1_8077q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgwb|\ac_write_block:sig_count[0]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgwb_dgwb_ac_write_block_sig_count_0_8078q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgwb|sig_addr_cmd[0].addr[12]~regout</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_addr_12_8081q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgwb|sig_addr_cmd[0].addr[11]~regout</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_addr_11_8082q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgwb|sig_addr_cmd[0].addr[10]~regout</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_addr_10_8083q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgwb|sig_addr_cmd[0].addr[9]~regout</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_addr_9_8084q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgwb|sig_addr_cmd[0].addr[8]~regout</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_addr_8_8085q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgwb|sig_addr_cmd[0].addr[7]~regout</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_addr_7_8086q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgwb|sig_addr_cmd[0].addr[6]~regout</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_addr_6_8087q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgwb|sig_addr_cmd[0].addr[5]~regout</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_addr_5_8088q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgwb|sig_addr_cmd[0].addr[4]~regout</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_addr_4_8089q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgwb|sig_addr_cmd[0].addr[3]~regout</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_addr_3_8090q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgwb|sig_addr_cmd[0].addr[2]~regout</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_addr_2_8091q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgwb|sig_addr_cmd[0].addr[1]~regout</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_addr_1_8092q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgwb|sig_addr_cmd[0].addr[0]~regout</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_addr_0_8093q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgwb|sig_addr_cmd[0].ba[1]~regout</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_ba_1_8095q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgwb|sig_addr_cmd[0].ba[0]~regout</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_ba_0_8096q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgwb|sig_addr_cmd[0].cas_n</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_cas_n_8097q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgwb|sig_addr_cmd[0].ras_n</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_ras_n_8098q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgwb|sig_addr_cmd[0].we_n</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_we_n_8099q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgwb|sig_addr_cmd[0].cke[0]~regout</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_cke_0_8115q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgwb|sig_addr_cmd[0].cs_n[0]~regout</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_cs_n_0_8131q</simgen>
		<is_inverted>1</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgwb|dgwb_ac_access_req~regout</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgwb_dgwb_dgwb_ac_access_req_8153q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgwb|access_complete~regout</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgwb_dgwb_access_complete_8158q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgwb|dgwb_ctrl.command_ack~regout</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgwb_dgwb_dgwb_ctrl_command_ack_8170q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgwb|dgwb_ctrl.command_done~regout</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgwb_dgwb_dgwb_ctrl_command_done_8171q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|ctrl_dgrb_r.command.cmd_idle~regout</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_ctrl_dgrb_r_command_cmd_idle_3167q</simgen>
		<is_inverted>1</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|ctrl_dgrb_r.command.cmd_phy_initialise~regout</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_ctrl_dgrb_r_command_cmd_phy_initialise_3168q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|ctrl_dgrb_r.command.cmd_init_dram~regout</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_ctrl_dgrb_r_command_cmd_init_dram_3169q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|ctrl_dgrb_r.command.cmd_prog_cal_mr~regout</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_ctrl_dgrb_r_command_cmd_prog_cal_mr_3170q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|ctrl_dgrb_r.command.cmd_write_ihi~regout</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_ctrl_dgrb_r_command_cmd_write_ihi_3171q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|ctrl_dgrb_r.command.cmd_write_btp~regout</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_ctrl_dgrb_r_command_cmd_write_btp_3172q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|ctrl_dgrb_r.command.cmd_write_mtp~regout</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_ctrl_dgrb_r_command_cmd_write_mtp_3173q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|ctrl_dgrb_r.command.cmd_read_mtp~regout</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_ctrl_dgrb_r_command_cmd_read_mtp_3174q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|ctrl_dgrb_r.command.cmd_rrp_reset~regout</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_ctrl_dgrb_r_command_cmd_rrp_reset_3175q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|ctrl_dgrb_r.command.cmd_rrp_sweep~regout</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_ctrl_dgrb_r_command_cmd_rrp_sweep_3176q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|ctrl_dgrb_r.command.cmd_rrp_seek~regout</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_ctrl_dgrb_r_command_cmd_rrp_seek_3177q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|ctrl_dgrb_r.command.cmd_rdv~regout</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_ctrl_dgrb_r_command_cmd_rdv_3178q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|ctrl_dgrb_r.command.cmd_poa~regout</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_ctrl_dgrb_r_command_cmd_poa_3179q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|ctrl_dgrb_r.command.cmd_was~regout</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_ctrl_dgrb_r_command_cmd_was_3180q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|ctrl_dgrb_r.command.cmd_prep_adv_rd_lat~regout</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_ctrl_dgrb_r_command_cmd_prep_adv_rd_lat_3181q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|ctrl_dgrb_r.command.cmd_prep_adv_wr_lat~regout</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_ctrl_dgrb_r_command_cmd_prep_adv_wr_lat_3182q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|ctrl_dgrb_r.command.cmd_prep_customer_mr_setup~regout</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_ctrl_dgrb_r_command_cmd_prep_customer_mr_setup_3183q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|ctrl_dgrb_r.command.cmd_tr_due~regout</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_ctrl_dgrb_r_command_cmd_tr_due_3184q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|ctrl_dgrb_r.command_op.current_cs[0]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_ctrl_dgrb_r_command_op_current_cs_0_3185q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|ctrl_dgrb_r.command_op.single_bit~regout</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_ctrl_dgrb_r_command_op_single_bit_3186q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|ctrl_dgrb_r.command_op.mtp_almt~regout</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_ctrl_dgrb_r_command_op_mtp_almt_3187q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|ctrl_dgrb_r.command_req~regout</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_ctrl_dgrb_r_command_req_3191q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|current_cs~regout</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_current_cs_3192q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|current_mtp_almt~regout</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_current_mtp_almt_3193q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|single_bit_cal~regout</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_single_bit_cal_3194q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|cal_byte_lanes[1]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_cal_byte_lanes_1_3195q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|cal_byte_lanes[0]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_cal_byte_lanes_0_3544q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|sig_dgrb_last_state.s_idle~regout</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_last_state_s_idle_3545q</simgen>
		<is_inverted>1</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|sig_dgrb_last_state.s_release_admin~regout</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_last_state_s_release_admin_3546q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|sig_dgrb_last_state.s_adv_rd_lat_setup~regout</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_last_state_s_adv_rd_lat_setup_3551q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|sig_dgrb_last_state.s_adv_wd_lat~regout</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_last_state_s_adv_wd_lat_3552q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|sig_ac_req.s_ac_read_wd_lat~regout</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_sig_ac_req_s_ac_read_wd_lat_3553q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|sig_rsc_req.s_rsc_test_phase~regout</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_req_s_rsc_test_phase_3555q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|sig_rsc_req.s_rsc_reset_cdvw~regout</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_req_s_rsc_reset_cdvw_3558q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|sig_rsc_req.s_rsc_cdvw_calc~regout</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_req_s_rsc_cdvw_calc_3559q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|sig_dgrb_state.s_idle~regout</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_idle_3561q</simgen>
		<is_inverted>1</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|sig_dgrb_state.s_wait_admin~regout</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_wait_admin_3562q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|sig_dgrb_state.s_release_admin~regout</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_release_admin_3563q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|sig_dgrb_state.s_reset_cdvw~regout</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_reset_cdvw_3564q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|sig_dgrb_state.s_test_phases~regout</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_test_phases_3565q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|sig_dgrb_state.s_read_mtp~regout</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_read_mtp_3566q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|sig_dgrb_state.s_seek_cdvw~regout</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_seek_cdvw_3567q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|sig_dgrb_state.s_rdata_valid_align~regout</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_rdata_valid_align_3568q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|sig_dgrb_state.s_adv_rd_lat_setup~regout</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_adv_rd_lat_setup_3569q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|sig_dgrb_state.s_adv_rd_lat~regout</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_adv_rd_lat_3570q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|sig_dgrb_state.s_adv_wd_lat~regout</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_adv_wd_lat_3571q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|sig_dgrb_state.s_poa_cal~regout</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_poa_cal_3572q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|sig_dgrb_state.s_track~regout</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_track_3573q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|sig_dgrb_last_state.s_track~regout</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_last_state_s_track_3578q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|sig_ac_req.s_ac_idle~regout</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_sig_ac_req_s_ac_idle_3579q</simgen>
		<is_inverted>1</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|sig_ac_req.s_ac_relax~regout</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_sig_ac_req_s_ac_relax_3580q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|sig_ac_req.s_ac_read_mtp~regout</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_sig_ac_req_s_ac_read_mtp_3581q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|sig_ac_req.s_ac_read_rdv~regout</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_sig_ac_req_s_ac_read_rdv_3582q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|sig_ac_req.s_ac_read_poa_mtp~regout</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_sig_ac_req_s_ac_read_poa_mtp_3583q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|rd_lat[4]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_rd_lat_4_3589q</simgen>
		<is_inverted>1</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|rd_lat[3]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_rd_lat_3_3590q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|rd_lat[2]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_rd_lat_2_3591q</simgen>
		<is_inverted>1</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|rd_lat[1]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_rd_lat_1_3592q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|rd_lat[0]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_rd_lat_0_3593q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|wd_lat[4]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_wd_lat_4_3594q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|wd_lat[3]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_wd_lat_3_3595q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|wd_lat[2]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_wd_lat_2_3596q</simgen>
		<is_inverted>1</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|wd_lat[1]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_wd_lat_1_3597q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|wd_lat[0]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_wd_lat_0_3598q</simgen>
		<is_inverted>1</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|seq_rdata_valid_lat_dec~regout</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_seq_rdata_valid_lat_dec_3600q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|\dgrb_main_block:sig_count[7]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_dgrb_main_block_sig_count_7_3601q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|\dgrb_main_block:sig_count[6]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_dgrb_main_block_sig_count_6_3602q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|\dgrb_main_block:sig_count[5]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_dgrb_main_block_sig_count_5_3603q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|\dgrb_main_block:sig_count[4]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_dgrb_main_block_sig_count_4_3604q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|\dgrb_main_block:sig_count[3]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_dgrb_main_block_sig_count_3_3605q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|\dgrb_main_block:sig_count[2]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_dgrb_main_block_sig_count_2_3606q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|\dgrb_main_block:sig_count[1]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_dgrb_main_block_sig_count_1_3607q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|\dgrb_main_block:sig_count[0]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_dgrb_main_block_sig_count_0_3608q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|sig_cmd_err~regout</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_sig_cmd_err_3609q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|sig_cmd_result[4]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_sig_cmd_result_4_3613q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|sig_cmd_result[3]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_sig_cmd_result_3_3614q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|sig_cmd_result[2]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_sig_cmd_result_2_3615q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|sig_cmd_result[1]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_sig_cmd_result_1_3616q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|sig_cmd_result[0]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_sig_cmd_result_0_3617q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|\dgrb_main_block:sig_wd_lat[4]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_dgrb_main_block_sig_wd_lat_4_3618q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|\dgrb_main_block:sig_wd_lat[3]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_dgrb_main_block_sig_wd_lat_3_3619q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|\dgrb_main_block:sig_wd_lat[2]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_dgrb_main_block_sig_wd_lat_2_3620q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|\dgrb_main_block:sig_wd_lat[1]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_dgrb_main_block_sig_wd_lat_1_3621q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|\dgrb_main_block:sig_wd_lat[0]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_dgrb_main_block_sig_wd_lat_0_3622q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|dgrb_ctrl_ac_nt_good~regout</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_dgrb_ctrl_ac_nt_good_3626q</simgen>
		<is_inverted>1</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|sig_phs_shft_busy~regout</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_sig_phs_shft_busy_3627q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|sig_phs_shft_busy_1t~regout</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_sig_phs_shft_busy_1t_3628q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|\phs_shft_busy_reg:phs_shft_busy_1r~regout</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_phs_shft_busy_reg_phs_shft_busy_1r_3629q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|\phs_shft_busy_reg:phs_shft_busy_2r~regout</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_phs_shft_busy_reg_phs_shft_busy_2r_3630q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|\phs_shft_busy_reg:phs_shft_busy_3r~regout</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_phs_shft_busy_reg_phs_shft_busy_3r_3631q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|sig_phs_shft_start~regout</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_sig_phs_shft_start_3632q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|sig_phs_shft_end~regout</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_sig_phs_shft_end_3645q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|seq_pll_inc_dec_n~regout</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_seq_pll_inc_dec_n_3646q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|seq_pll_select[2]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_seq_pll_select_2_3647q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|seq_pll_select[1]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_seq_pll_select_1_3648q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|seq_pll_select[0]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_seq_pll_select_0_3649q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|seq_pll_start_reconfig~regout</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_seq_pll_start_reconfig_4189q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|sig_cdvw_state.working_window[47]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_47_4195q</simgen>
		<is_inverted>1</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|sig_cdvw_state.working_window[46]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_46_4196q</simgen>
		<is_inverted>1</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|sig_cdvw_state.working_window[45]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_45_4197q</simgen>
		<is_inverted>1</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|sig_cdvw_state.working_window[44]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_44_4198q</simgen>
		<is_inverted>1</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|sig_cdvw_state.working_window[43]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_43_4199q</simgen>
		<is_inverted>1</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|sig_cdvw_state.working_window[42]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_42_4200q</simgen>
		<is_inverted>1</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|sig_cdvw_state.working_window[41]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_41_4201q</simgen>
		<is_inverted>1</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|sig_cdvw_state.working_window[40]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_40_4202q</simgen>
		<is_inverted>1</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|sig_cdvw_state.working_window[39]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_39_4203q</simgen>
		<is_inverted>1</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|sig_cdvw_state.working_window[38]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_38_4204q</simgen>
		<is_inverted>1</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|sig_cdvw_state.working_window[37]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_37_4205q</simgen>
		<is_inverted>1</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|sig_cdvw_state.working_window[36]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_36_4206q</simgen>
		<is_inverted>1</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|sig_cdvw_state.working_window[35]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_35_4207q</simgen>
		<is_inverted>1</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|sig_cdvw_state.working_window[34]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_34_4208q</simgen>
		<is_inverted>1</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|sig_cdvw_state.working_window[33]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_33_4209q</simgen>
		<is_inverted>1</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|sig_cdvw_state.working_window[32]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_32_4210q</simgen>
		<is_inverted>1</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|sig_cdvw_state.working_window[31]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_31_4211q</simgen>
		<is_inverted>1</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|sig_cdvw_state.working_window[30]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_30_4212q</simgen>
		<is_inverted>1</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|sig_cdvw_state.working_window[29]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_29_4213q</simgen>
		<is_inverted>1</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|sig_cdvw_state.working_window[28]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_28_4214q</simgen>
		<is_inverted>1</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|sig_cdvw_state.working_window[27]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_27_4215q</simgen>
		<is_inverted>1</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|sig_cdvw_state.working_window[26]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_26_4216q</simgen>
		<is_inverted>1</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|sig_cdvw_state.working_window[25]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_25_4217q</simgen>
		<is_inverted>1</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|sig_cdvw_state.working_window[24]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_24_4218q</simgen>
		<is_inverted>1</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|sig_cdvw_state.working_window[23]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_23_4219q</simgen>
		<is_inverted>1</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|sig_cdvw_state.working_window[22]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_22_4220q</simgen>
		<is_inverted>1</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|sig_cdvw_state.working_window[21]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_21_4221q</simgen>
		<is_inverted>1</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|sig_cdvw_state.working_window[20]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_20_4222q</simgen>
		<is_inverted>1</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|sig_cdvw_state.working_window[19]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_19_4223q</simgen>
		<is_inverted>1</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|sig_cdvw_state.working_window[18]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_18_4224q</simgen>
		<is_inverted>1</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|sig_cdvw_state.working_window[17]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_17_4225q</simgen>
		<is_inverted>1</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|sig_cdvw_state.working_window[16]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_16_4226q</simgen>
		<is_inverted>1</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|sig_cdvw_state.working_window[15]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_15_4227q</simgen>
		<is_inverted>1</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|sig_cdvw_state.working_window[14]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_14_4228q</simgen>
		<is_inverted>1</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|sig_cdvw_state.working_window[13]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_13_4229q</simgen>
		<is_inverted>1</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|sig_cdvw_state.working_window[12]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_12_4230q</simgen>
		<is_inverted>1</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|sig_cdvw_state.working_window[11]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_11_4231q</simgen>
		<is_inverted>1</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|sig_cdvw_state.working_window[10]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_10_4232q</simgen>
		<is_inverted>1</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|sig_cdvw_state.working_window[9]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_9_4233q</simgen>
		<is_inverted>1</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|sig_cdvw_state.working_window[8]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_8_4234q</simgen>
		<is_inverted>1</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|sig_cdvw_state.working_window[7]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_7_4235q</simgen>
		<is_inverted>1</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|sig_cdvw_state.working_window[6]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_6_4236q</simgen>
		<is_inverted>1</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|sig_cdvw_state.working_window[5]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_5_4237q</simgen>
		<is_inverted>1</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|sig_cdvw_state.working_window[4]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_4_4238q</simgen>
		<is_inverted>1</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|sig_cdvw_state.working_window[3]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_3_4239q</simgen>
		<is_inverted>1</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|sig_cdvw_state.working_window[2]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_2_4240q</simgen>
		<is_inverted>1</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|sig_cdvw_state.working_window[1]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_1_4241q</simgen>
		<is_inverted>1</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|sig_cdvw_state.working_window[0]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_0_4242q</simgen>
		<is_inverted>1</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|sig_cdvw_state.first_good_edge[5]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_first_good_edge_5_4243q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|sig_cdvw_state.first_good_edge[4]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_first_good_edge_4_4244q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|sig_cdvw_state.first_good_edge[3]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_first_good_edge_3_4245q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|sig_cdvw_state.first_good_edge[2]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_first_good_edge_2_4246q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|sig_cdvw_state.first_good_edge[1]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_first_good_edge_1_4247q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|sig_cdvw_state.first_good_edge[0]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_first_good_edge_0_4248q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|sig_cdvw_state.current_window_size[5]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_current_window_size_5_4249q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|sig_cdvw_state.current_window_size[4]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_current_window_size_4_4250q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|sig_cdvw_state.current_window_size[3]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_current_window_size_3_4251q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|sig_cdvw_state.current_window_size[2]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_current_window_size_2_4252q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|sig_cdvw_state.current_window_size[1]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_current_window_size_1_4253q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|sig_cdvw_state.current_window_size[0]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_current_window_size_0_4254q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|sig_cdvw_state.current_window_centre[5]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_current_window_centre_5_4255q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|sig_cdvw_state.current_window_centre[4]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_current_window_centre_4_4256q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|sig_cdvw_state.current_window_centre[3]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_current_window_centre_3_4257q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|sig_cdvw_state.current_window_centre[2]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_current_window_centre_2_4258q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|sig_cdvw_state.current_window_centre[1]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_current_window_centre_1_4259q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|sig_cdvw_state.current_window_centre[0]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_current_window_centre_0_4260q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|sig_cdvw_state.largest_window_size[5]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_largest_window_size_5_4261q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|sig_cdvw_state.largest_window_size[4]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_largest_window_size_4_4262q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|sig_cdvw_state.largest_window_size[3]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_largest_window_size_3_4263q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|sig_cdvw_state.largest_window_size[2]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_largest_window_size_2_4264q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|sig_cdvw_state.largest_window_size[1]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_largest_window_size_1_4265q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|sig_cdvw_state.largest_window_size[0]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_largest_window_size_0_4266q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|sig_cdvw_state.largest_window_centre[5]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_largest_window_centre_5_4267q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|sig_cdvw_state.largest_window_centre[4]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_largest_window_centre_4_4268q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|sig_cdvw_state.largest_window_centre[3]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_largest_window_centre_3_4269q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|sig_cdvw_state.largest_window_centre[2]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_largest_window_centre_2_4270q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|sig_cdvw_state.largest_window_centre[1]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_largest_window_centre_1_4271q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|sig_cdvw_state.largest_window_centre[0]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_largest_window_centre_0_4272q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|sig_cdvw_state.current_bit[5]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_current_bit_5_4273q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|sig_cdvw_state.current_bit[4]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_current_bit_4_4274q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|sig_cdvw_state.current_bit[3]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_current_bit_3_4275q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|sig_cdvw_state.current_bit[2]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_current_bit_2_4276q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|sig_cdvw_state.current_bit[1]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_current_bit_1_4277q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|sig_cdvw_state.current_bit[0]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_current_bit_0_4278q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|sig_cdvw_state.window_centre_update~regout</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_window_centre_update_4279q</simgen>
		<is_inverted>1</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|sig_cdvw_state.last_bit_value~regout</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_last_bit_value_4280q</simgen>
		<is_inverted>1</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|sig_cdvw_state.valid_phase_seen~regout</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_valid_phase_seen_4281q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|sig_cdvw_state.invalid_phase_seen~regout</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_invalid_phase_seen_4282q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|sig_cdvw_state.first_cycle~regout</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_first_cycle_4283q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|sig_cdvw_state.multiple_eq_windows~regout</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_multiple_eq_windows_4284q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|sig_cdvw_state.found_a_good_edge~regout</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_found_a_good_edge_4285q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|sig_cdvw_state.status.calculating~regout</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_calculating_4286q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|sig_cdvw_state.status.valid_result~regout</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_valid_result_4287q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|sig_cdvw_state.status.no_invalid_phases~regout</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_no_invalid_phases_4288q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|sig_cdvw_state.status.multiple_equal_windows~regout</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_multiple_equal_windows_4289q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|sig_cdvw_state.status.no_valid_phases~regout</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_no_valid_phases_4290q</simgen>
		<is_inverted>1</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|\cdvw_block:sig_cdvw_calc_1t~regout</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_cdvw_block_sig_cdvw_calc_1t_4297q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|\rsc_block:sig_curr_byte_ln_dis~regout</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_curr_byte_ln_dis_4299q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|\rsc_block:sig_rsc_last_state.s_rsc_idle~regout</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_last_state_s_rsc_idle_4849q</simgen>
		<is_inverted>1</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|\rsc_block:sig_rsc_last_state.s_rsc_test_dq~regout</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_last_state_s_rsc_test_dq_4852q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|\rsc_block:sig_rsc_last_state.s_rsc_cdvw_calc~regout</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_last_state_s_rsc_cdvw_calc_4854q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|\rsc_block:sig_chkd_all_dq_pins~regout</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_chkd_all_dq_pins_4855q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|\rsc_block:rsc_proc:v_phase_works~regout</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_rsc_block_rsc_proc_v_phase_works_4856q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|\rsc_block:sig_rsc_state.s_rsc_idle~regout</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_idle_4857q</simgen>
		<is_inverted>1</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|\rsc_block:sig_rsc_state.s_rsc_next_phase~regout</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_next_phase_4858q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|\rsc_block:sig_rsc_state.s_rsc_test_phase~regout</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_test_phase_4859q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|\rsc_block:sig_rsc_state.s_rsc_wait_for_idle_dimm~regout</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_wait_for_idle_dimm_4860q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|\rsc_block:sig_rsc_state.s_rsc_flush_datapath~regout</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_flush_datapath_4861q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|\rsc_block:sig_rsc_state.s_rsc_test_dq~regout</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_test_dq_4862q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|\rsc_block:sig_rsc_state.s_rsc_reset_cdvw~regout</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_reset_cdvw_4863q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|\rsc_block:sig_rsc_state.s_rsc_rewind_phase~regout</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_rewind_phase_4864q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|\rsc_block:sig_rsc_state.s_rsc_cdvw_calc~regout</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_cdvw_calc_4865q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|\rsc_block:sig_rsc_state.s_rsc_cdvw_wait~regout</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_cdvw_wait_4866q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|\rsc_block:sig_rsc_state.s_rsc_seek_cdvw~regout</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_seek_cdvw_4867q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|\rsc_block:sig_rsc_state.s_rsc_wait_iram~regout</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_wait_iram_4868q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|\rsc_block:sig_rsc_last_state.s_rsc_flush_datapath~regout</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_last_state_s_rsc_flush_datapath_4870q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|\rsc_block:sig_rsc_last_state.s_rsc_seek_cdvw~regout</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_last_state_s_rsc_seek_cdvw_4873q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|sig_dq_pin_ctr[3]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_sig_dq_pin_ctr_3_4875q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|sig_dq_pin_ctr[2]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_sig_dq_pin_ctr_2_4876q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|sig_dq_pin_ctr[1]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_sig_dq_pin_ctr_1_4877q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|sig_dq_pin_ctr[0]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_sig_dq_pin_ctr_0_4878q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|\rsc_block:sig_num_phase_shifts[5]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_num_phase_shifts_5_4879q</simgen>
		<is_inverted>1</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|\rsc_block:sig_num_phase_shifts[4]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_num_phase_shifts_4_4880q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|\rsc_block:sig_num_phase_shifts[3]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_num_phase_shifts_3_4881q</simgen>
		<is_inverted>1</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|\rsc_block:sig_num_phase_shifts[2]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_num_phase_shifts_2_4882q</simgen>
		<is_inverted>1</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|\rsc_block:sig_num_phase_shifts[1]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_num_phase_shifts_1_4883q</simgen>
		<is_inverted>1</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|\rsc_block:sig_num_phase_shifts[0]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_num_phase_shifts_0_4884q</simgen>
		<is_inverted>1</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|\rsc_block:sig_count[7]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_count_7_4885q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|\rsc_block:sig_count[6]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_count_6_4886q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|\rsc_block:sig_count[5]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_count_5_4887q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|\rsc_block:sig_count[4]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_count_4_4888q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|\rsc_block:sig_count[3]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_count_3_4889q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|\rsc_block:sig_count[2]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_count_2_4890q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|\rsc_block:sig_count[1]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_count_1_4891q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|\rsc_block:sig_count[0]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_count_0_4892q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|\rsc_block:sig_test_dq_expired~regout</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_test_dq_expired_4893q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|sig_rsc_ack~regout</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_ack_4894q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|sig_rsc_err~regout</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_err_4895q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|sig_rsc_result[7]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_result_7_4896q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|sig_rsc_result[6]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_result_6_4897q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|sig_rsc_result[5]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_result_5_4898q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|sig_rsc_result[4]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_result_4_4899q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|sig_rsc_result[3]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_result_3_4900q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|sig_rsc_result[2]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_result_2_4901q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|sig_rsc_result[1]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_result_1_4902q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|sig_rsc_result[0]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_result_0_4903q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|sig_rsc_cdvw_phase~regout</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_cdvw_phase_4904q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|sig_rsc_cdvw_shift_in~regout</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_cdvw_shift_in_4905q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|sig_rsc_cdvw_calc~regout</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_cdvw_calc_4906q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|sig_rsc_pll_start_reconfig~regout</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_pll_start_reconfig_4907q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|sig_rsc_pll_inc_dec_n~regout</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_pll_inc_dec_n_4908q</simgen>
		<is_inverted>1</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|\rsc_block:sig_rewind_direction~regout</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rewind_direction_4909q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|sig_rsc_ac_access_req~regout</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_ac_access_req_4910q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|cal_codvw_phase[7]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_cal_codvw_phase_7_4911q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|cal_codvw_phase[6]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_cal_codvw_phase_6_4912q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|cal_codvw_phase[5]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_cal_codvw_phase_5_4913q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|cal_codvw_phase[4]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_cal_codvw_phase_4_4914q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|cal_codvw_phase[3]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_cal_codvw_phase_3_4915q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|cal_codvw_phase[2]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_cal_codvw_phase_2_4916q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|cal_codvw_phase[1]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_cal_codvw_phase_1_4917q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|cal_codvw_phase[0]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_cal_codvw_phase_0_4918q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|\tp_match_block:sig_rdata_valid_1t~regout</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_tp_match_block_sig_rdata_valid_1t_4977q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|\tp_match_block:sig_rdata_valid_2t~regout</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_tp_match_block_sig_rdata_valid_2t_4980q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|\tp_match_block:sig_rdata_current_pin[15]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_tp_match_block_sig_rdata_current_pin_15_4981q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|\tp_match_block:sig_rdata_current_pin[14]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_tp_match_block_sig_rdata_current_pin_14_4982q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|\tp_match_block:sig_rdata_current_pin[13]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_tp_match_block_sig_rdata_current_pin_13_4983q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|\tp_match_block:sig_rdata_current_pin[12]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_tp_match_block_sig_rdata_current_pin_12_4984q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|\tp_match_block:sig_rdata_current_pin[11]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_tp_match_block_sig_rdata_current_pin_11_4985q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|\tp_match_block:sig_rdata_current_pin[10]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_tp_match_block_sig_rdata_current_pin_10_4986q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|\tp_match_block:sig_rdata_current_pin[9]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_tp_match_block_sig_rdata_current_pin_9_4987q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|\tp_match_block:sig_rdata_current_pin[8]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_tp_match_block_sig_rdata_current_pin_8_4988q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|\tp_match_block:sig_rdata_current_pin[7]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_tp_match_block_sig_rdata_current_pin_7_4989q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|\tp_match_block:sig_rdata_current_pin[6]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_tp_match_block_sig_rdata_current_pin_6_4990q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|\tp_match_block:sig_rdata_current_pin[5]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_tp_match_block_sig_rdata_current_pin_5_4991q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|\tp_match_block:sig_rdata_current_pin[4]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_tp_match_block_sig_rdata_current_pin_4_4992q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|\tp_match_block:sig_rdata_current_pin[3]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_tp_match_block_sig_rdata_current_pin_3_4993q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|\tp_match_block:sig_rdata_current_pin[2]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_tp_match_block_sig_rdata_current_pin_2_4994q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|\tp_match_block:sig_rdata_current_pin[1]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_tp_match_block_sig_rdata_current_pin_1_4995q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|\tp_match_block:sig_rdata_current_pin[0]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_tp_match_block_sig_rdata_current_pin_0_4997q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|sig_mtp_match~regout</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_sig_mtp_match_5001q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|sig_poa_match_en~regout</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_sig_poa_match_en_5002q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|sig_poa_match~regout</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_sig_poa_match_5013q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|sig_poa_ack~regout</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_sig_poa_ack_5014q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|seq_poa_lat_dec_1x[1]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_seq_poa_lat_dec_1x_1_5015q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|seq_poa_lat_dec_1x[0]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_seq_poa_lat_dec_1x_0_5016q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|\poa_block:sig_poa_state~regout</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_poa_block_sig_poa_state_5027q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|\trk_block:mimic_sample_req:seq_mmc_start_r[2]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_trk_block_mimic_sample_req_seq_mmc_start_r_2_5046q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|\trk_block:mimic_sample_req:seq_mmc_start_r[1]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_trk_block_mimic_sample_req_seq_mmc_start_r_1_5047q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|\trk_block:mimic_sample_req:seq_mmc_start_r[0]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_trk_block_mimic_sample_req_seq_mmc_start_r_0_5048q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|seq_mmc_start~regout</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_seq_mmc_start_5049q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|\trk_block:mmc_seq_req_sync:v_mmc_seq_done_1r~regout</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_trk_block_mmc_seq_req_sync_v_mmc_seq_done_1r_5050q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|\trk_block:mmc_seq_req_sync:v_mmc_seq_done_2r~regout</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_trk_block_mmc_seq_req_sync_v_mmc_seq_done_2r_5051q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|\trk_block:mmc_seq_req_sync:v_mmc_seq_done_3r~regout</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_trk_block_mmc_seq_req_sync_v_mmc_seq_done_3r_5052q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|\trk_block:sig_mmc_seq_done~regout</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_mmc_seq_done_5053q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|\trk_block:sig_mmc_seq_done_1t~regout</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_mmc_seq_done_1t_5054q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|\trk_block:mmc_seq_value_r~regout</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_trk_block_mmc_seq_value_r_5058q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|sig_trk_cdvw_shift_in~regout</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_sig_trk_cdvw_shift_in_5060q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|sig_trk_cdvw_phase~regout</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_sig_trk_cdvw_phase_5489q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|\trk_block:sig_trk_state.s_trk_complete~regout</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_complete_5490q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|\trk_block:sig_trk_last_state.s_trk_mimic_sample~regout</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_last_state_s_trk_mimic_sample_5492q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|\trk_block:sig_trk_last_state.s_trk_cdvw_calc~regout</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_last_state_s_trk_cdvw_calc_5493q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|\trk_block:sig_trk_last_state.s_trk_adjust_resync~regout</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_last_state_s_trk_adjust_resync_5494q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|\trk_block:sig_trk_state.s_trk_init~regout</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_init_5495q</simgen>
		<is_inverted>1</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|\trk_block:sig_trk_state.s_trk_idle~regout</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_idle_5496q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|\trk_block:sig_trk_state.s_trk_mimic_sample~regout</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_mimic_sample_5497q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|\trk_block:sig_trk_state.s_trk_next_phase~regout</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_next_phase_5498q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|\trk_block:sig_trk_state.s_trk_cdvw_calc~regout</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_cdvw_calc_5499q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|\trk_block:sig_trk_state.s_trk_cdvw_wait~regout</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_cdvw_wait_5500q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|\trk_block:sig_trk_state.s_trk_cdvw_drift~regout</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_cdvw_drift_5501q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|\trk_block:sig_trk_state.s_trk_adjust_resync~regout</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_adjust_resync_5502q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|\trk_block:sig_trk_last_state.s_trk_cdvw_drift~regout</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_last_state_s_trk_cdvw_drift_5506q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|sig_trk_result[4]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_sig_trk_result_4_5511q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|sig_trk_result[3]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_sig_trk_result_3_5512q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|sig_trk_result[2]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_sig_trk_result_2_5513q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|sig_trk_result[1]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_sig_trk_result_1_5514q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|sig_trk_result[0]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_sig_trk_result_0_5515q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|sig_trk_err~regout</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_sig_trk_err_5516q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|\trk_block:sig_mmc_start~regout</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_mmc_start_5517q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|sig_trk_pll_select[2]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_sig_trk_pll_select_2_5518q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|sig_trk_pll_select[1]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_sig_trk_pll_select_1_5519q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|sig_trk_pll_select[0]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_sig_trk_pll_select_0_5520q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|\trk_block:sig_req_rsc_shift[7]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_req_rsc_shift_7_5521q</simgen>
		<is_inverted>1</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|\trk_block:sig_req_rsc_shift[6]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_req_rsc_shift_6_5522q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|\trk_block:sig_req_rsc_shift[5]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_req_rsc_shift_5_5523q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|\trk_block:sig_req_rsc_shift[4]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_req_rsc_shift_4_5524q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|\trk_block:sig_req_rsc_shift[3]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_req_rsc_shift_3_5525q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|\trk_block:sig_req_rsc_shift[2]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_req_rsc_shift_2_5526q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|\trk_block:sig_req_rsc_shift[1]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_req_rsc_shift_1_5527q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|\trk_block:sig_req_rsc_shift[0]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_req_rsc_shift_0_5528q</simgen>
		<is_inverted>1</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|\trk_block:sig_rsc_drift[7]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_rsc_drift_7_5529q</simgen>
		<is_inverted>1</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|\trk_block:sig_rsc_drift[6]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_rsc_drift_6_5530q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|\trk_block:sig_rsc_drift[5]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_rsc_drift_5_5531q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|\trk_block:sig_rsc_drift[4]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_rsc_drift_4_5532q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|\trk_block:sig_rsc_drift[3]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_rsc_drift_3_5533q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|\trk_block:sig_rsc_drift[2]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_rsc_drift_2_5534q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|\trk_block:sig_rsc_drift[1]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_rsc_drift_1_5535q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|\trk_block:sig_rsc_drift[0]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_rsc_drift_0_5536q</simgen>
		<is_inverted>1</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|\trk_block:sig_mimic_delta[6]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_mimic_delta_6_5537q</simgen>
		<is_inverted>1</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|\trk_block:sig_mimic_delta[5]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_mimic_delta_5_5538q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|\trk_block:sig_mimic_delta[4]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_mimic_delta_4_5539q</simgen>
		<is_inverted>1</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|\trk_block:sig_mimic_delta[3]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_mimic_delta_3_5540q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|\trk_block:sig_mimic_delta[2]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_mimic_delta_2_5541q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|\trk_block:sig_mimic_delta[1]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_mimic_delta_1_5542q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|\trk_block:sig_mimic_delta[0]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_mimic_delta_0_5543q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|\trk_block:sig_mimic_cdv_found~regout</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_mimic_cdv_found_5544q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|\trk_block:sig_mimic_cdv[5]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_mimic_cdv_5_5545q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|\trk_block:sig_mimic_cdv[4]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_mimic_cdv_4_5546q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|\trk_block:sig_mimic_cdv[3]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_mimic_cdv_3_5547q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|\trk_block:sig_mimic_cdv[2]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_mimic_cdv_2_5548q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|\trk_block:sig_mimic_cdv[1]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_mimic_cdv_1_5549q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|\trk_block:sig_mimic_cdv[0]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_mimic_cdv_0_5550q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|\trk_block:sig_large_drift_seen~regout</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_large_drift_seen_5551q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|sig_trk_cdvw_calc~regout</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_sig_trk_cdvw_calc_5552q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|\trk_block:sig_remaining_samples[7]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_remaining_samples_7_5553q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|\trk_block:sig_remaining_samples[6]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_remaining_samples_6_5554q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|\trk_block:sig_remaining_samples[5]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_remaining_samples_5_5555q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|\trk_block:sig_remaining_samples[4]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_remaining_samples_4_5556q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|\trk_block:sig_remaining_samples[3]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_remaining_samples_3_5557q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|\trk_block:sig_remaining_samples[2]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_remaining_samples_2_5558q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|\trk_block:sig_remaining_samples[1]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_remaining_samples_1_5559q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|\trk_block:sig_remaining_samples[0]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_remaining_samples_0_5560q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|sig_trk_pll_start_reconfig~regout</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_sig_trk_pll_start_reconfig_5561q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|sig_trk_pll_inc_dec_n~regout</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_sig_trk_pll_inc_dec_n_5562q</simgen>
		<is_inverted>1</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|sig_trk_ack~regout</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_sig_trk_ack_5563q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|dgrb_ctrl.command_ack~regout</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_dgrb_ctrl_command_ack_5588q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|dgrb_ctrl.command_done~regout</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_dgrb_ctrl_command_done_5589q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|dgrb_ctrl.command_result[7]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_dgrb_ctrl_command_result_7_5590q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|dgrb_ctrl.command_result[6]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_dgrb_ctrl_command_result_6_5591q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|dgrb_ctrl.command_result[5]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_dgrb_ctrl_command_result_5_5592q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|dgrb_ctrl.command_result[4]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_dgrb_ctrl_command_result_4_5593q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|dgrb_ctrl.command_result[3]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_dgrb_ctrl_command_result_3_5594q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|dgrb_ctrl.command_result[2]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_dgrb_ctrl_command_result_2_5595q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|dgrb_ctrl.command_result[1]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_dgrb_ctrl_command_result_1_5596q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|dgrb_ctrl.command_result[0]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_dgrb_ctrl_command_result_0_5597q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|dgrb_ctrl.command_err~regout</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_dgrb_ctrl_command_err_5631q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|sig_dimm_driving_dq~regout</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_sig_dimm_driving_dq_5632q</simgen>
		<is_inverted>1</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|\ac_block:sig_setup[4]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_setup_4_5633q</simgen>
		<is_inverted>1</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|\ac_block:sig_setup[3]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_setup_3_5634q</simgen>
		<is_inverted>1</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|\ac_block:sig_setup[2]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_setup_2_5635q</simgen>
		<is_inverted>1</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|\ac_block:sig_setup[1]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_setup_1_5636q</simgen>
		<is_inverted>1</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|\ac_block:sig_setup[0]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_setup_0_5637q</simgen>
		<is_inverted>1</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|\ac_block:sig_burst_count[1]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_burst_count_1_5638q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|\ac_block:sig_burst_count[0]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_burst_count_0_5639q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|dgrb_ac_access_req~regout</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_dgrb_ac_access_req_6324q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|\ac_block:sig_addr_cmd_state.s_ac_read_wd_lat~regout</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_read_wd_lat_6325q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|\ac_block:sig_count[7]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_count_7_6326q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|\ac_block:sig_count[6]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_count_6_6327q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|\ac_block:sig_count[5]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_count_5_6328q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|\ac_block:sig_count[4]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_count_4_6329q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|\ac_block:sig_count[3]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_count_3_6330q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|\ac_block:sig_count[2]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_count_2_6331q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|\ac_block:sig_count[1]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_count_1_6332q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|\ac_block:sig_count[0]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_count_0_6333q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|\ac_block:sig_addr_cmd_state.s_ac_idle~regout</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_idle_6334q</simgen>
		<is_inverted>1</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|\ac_block:sig_addr_cmd_state.s_ac_relax~regout</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_relax_6335q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|\ac_block:sig_addr_cmd_state.s_ac_read_mtp~regout</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_read_mtp_6336q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|\ac_block:sig_addr_cmd_state.s_ac_read_rdv~regout</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_read_rdv_6337q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|\ac_block:sig_addr_cmd_state.s_ac_read_poa_mtp~regout</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_read_poa_mtp_6338q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|\ac_block:sig_addr_cmd_last_state.s_ac_relax~regout</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_last_state_s_ac_relax_6340q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|\ac_block:sig_addr_cmd_last_state.s_ac_read_mtp~regout</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_last_state_s_ac_read_mtp_6341q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|\ac_block:sig_addr_cmd_last_state.s_ac_read_rdv~regout</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_last_state_s_ac_read_rdv_6342q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|\ac_block:sig_addr_cmd_last_state.s_ac_read_poa_mtp~regout</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_last_state_s_ac_read_poa_mtp_6343q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|\ac_block:sig_addr_cmd_last_state.s_ac_read_wd_lat~regout</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_last_state_s_ac_read_wd_lat_6344q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|\ac_block:sig_doing_rd_count~regout</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_doing_rd_count_6345q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|sig_addr_cmd[0].addr[12]~regout</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_addr_12_6348q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|sig_addr_cmd[0].addr[11]~regout</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_addr_11_6349q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|sig_addr_cmd[0].addr[10]~regout</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_addr_10_6350q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|sig_addr_cmd[0].addr[9]~regout</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_addr_9_6351q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|sig_addr_cmd[0].addr[8]~regout</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_addr_8_6352q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|sig_addr_cmd[0].addr[7]~regout</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_addr_7_6353q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|sig_addr_cmd[0].addr[6]~regout</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_addr_6_6354q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|sig_addr_cmd[0].addr[5]~regout</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_addr_5_6355q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|sig_addr_cmd[0].addr[4]~regout</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_addr_4_6356q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|sig_addr_cmd[0].addr[3]~regout</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_addr_3_6357q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|sig_addr_cmd[0].addr[2]~regout</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_addr_2_6358q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|sig_addr_cmd[0].addr[1]~regout</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_addr_1_6359q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|sig_addr_cmd[0].addr[0]~regout</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_addr_0_6360q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|sig_addr_cmd[0].ba[1]~regout</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_ba_1_6362q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|sig_addr_cmd[0].ba[0]~regout</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_ba_0_6363q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|sig_addr_cmd[0].cas_n</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_cas_n_6364q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|sig_addr_cmd[0].ras_n</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_ras_n_6365q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|sig_addr_cmd[0].we_n</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_we_n_6366q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|sig_addr_cmd[0].cke[0]~regout</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_cke_0_6382q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|sig_addr_cmd[0].cs_n[0]~regout</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_cs_n_0_6398q</simgen>
		<is_inverted>1</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|\ac_block:btp_addr_array[0][4]~regout</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_ac_block_btp_addr_array_0_4_6422q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|\ac_block:btp_addr_array[0][3]~regout</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_ac_block_btp_addr_array_0_3_6423q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|\ac_block:btp_addr_array[0][2]~regout</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_ac_block_btp_addr_array_0_2_6424q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|\ac_block:btp_addr_array[1][4]~regout</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_ac_block_btp_addr_array_1_4_6433q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|\ac_block:btp_addr_array[1][3]~regout</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_ac_block_btp_addr_array_1_3_6434q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|sig_doing_rd[0]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_sig_doing_rd_0_6437q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|\ac_block:btp_addr_array[2][5]~regout</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_ac_block_btp_addr_array_2_5_6444q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|\ac_block:btp_addr_array[2][3]~regout</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_ac_block_btp_addr_array_2_3_6446q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|\ac_block:btp_addr_array[2][2]~regout</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_ac_block_btp_addr_array_2_2_6447q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|\ac_block:btp_addr_array[3][5]~regout</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_ac_block_btp_addr_array_3_5_6455q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|\ac_block:btp_addr_array[3][3]~regout</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_ac_block_btp_addr_array_3_3_6457q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|dgrb|sig_doing_rd[1]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_dgrb_dgrb_sig_doing_rd_1_6461q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|admin|ctrl_rec.command.cmd_prog_cal_mr~regout</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_admin_admin_ctrl_rec_command_cmd_prog_cal_mr_1061q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|admin|ctrl_rec.command.cmd_prep_customer_mr_setup~regout</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_admin_admin_ctrl_rec_command_cmd_prep_customer_mr_setup_1073q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|admin|ctrl_rec.command.cmd_init_dram~regout</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_admin_admin_ctrl_rec_command_cmd_init_dram_1080q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|admin|ctrl_rec.command_op.current_cs[0]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_admin_admin_ctrl_rec_command_op_current_cs_0_1083q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|admin|ctrl_rec.command_req~regout</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_admin_admin_ctrl_rec_command_req_1103q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|admin|admin_req_extended~regout</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_admin_admin_admin_req_extended_1106q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|admin|current_cs~regout</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_admin_admin_current_cs_1111q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|admin|initial_refresh_issued~regout</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_admin_admin_initial_refresh_issued_1139q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|admin|refresh_count[9]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_admin_admin_refresh_count_9_1149q</simgen>
		<is_inverted>1</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|admin|refresh_count[8]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_admin_admin_refresh_count_8_1150q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|admin|refresh_count[7]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_admin_admin_refresh_count_7_1151q</simgen>
		<is_inverted>1</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|admin|refresh_count[6]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_admin_admin_refresh_count_6_1152q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|admin|refresh_count[5]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_admin_admin_refresh_count_5_1153q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|admin|refresh_count[4]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_admin_admin_refresh_count_4_1154q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|admin|refresh_count[3]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_admin_admin_refresh_count_3_1155q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|admin|refresh_count[2]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_admin_admin_refresh_count_2_1156q</simgen>
		<is_inverted>1</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|admin|refresh_count[1]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_admin_admin_refresh_count_1_1157q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|admin|refresh_count[0]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_admin_admin_refresh_count_0_1160q</simgen>
		<is_inverted>1</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|admin|refresh_due~regout</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_admin_admin_refresh_due_1184q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|admin|num_stacked_refreshes[2]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_admin_admin_num_stacked_refreshes_2_1188q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|admin|num_stacked_refreshes[1]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_admin_admin_num_stacked_refreshes_1_1189q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|admin|num_stacked_refreshes[0]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_admin_admin_num_stacked_refreshes_0_1190q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|admin|refreshes_maxed~regout</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_admin_admin_refreshes_maxed_1395q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|admin|state.s_reset~regout</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_admin_admin_state_s_reset_1412q</simgen>
		<is_inverted>1</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|admin|state.s_run_init_seq~regout</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_admin_admin_state_s_run_init_seq_1413q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|admin|state.s_program_cal_mrs~regout</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_admin_admin_state_s_program_cal_mrs_1414q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|admin|state.s_idle~regout</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_admin_admin_state_s_idle_1415q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|admin|state.s_topup_refresh~regout</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_admin_admin_state_s_topup_refresh_1416q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|admin|state.s_topup_refresh_done~regout</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_admin_admin_state_s_topup_refresh_done_1417q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|admin|state.s_zq_cal_short~regout</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_admin_admin_state_s_zq_cal_short_1418q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|admin|state.s_access_act~regout</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_admin_admin_state_s_access_act_1419q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|admin|state.s_access~regout</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_admin_admin_state_s_access_1420q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|admin|state.s_access_precharge~regout</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_admin_admin_state_s_access_precharge_1421q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|admin|state.s_prog_user_mrs~regout</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_admin_admin_state_s_prog_user_mrs_1422q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|admin|state.s_dummy_wait~regout</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_admin_admin_state_s_dummy_wait_1423q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|admin|state.s_refresh~regout</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_admin_admin_state_s_refresh_1424q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|admin|state.s_refresh_done~regout</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_admin_admin_state_s_refresh_done_1425q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|admin|state.s_non_operational~regout</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_admin_admin_state_s_non_operational_1426q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|admin|command_done~regout</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_admin_admin_command_done_1427q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|admin|command_started~regout</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_admin_admin_command_started_1429q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|admin|mem_init_complete~regout</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_admin_admin_mem_init_complete_2603q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|admin|ac_access_gnt~regout</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_admin_admin_ac_access_gnt_2713q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|admin|ac_state.s_0~regout</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_admin_admin_ac_state_s_0_2729q</simgen>
		<is_inverted>1</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|admin|ac_state.s_1~regout</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_admin_admin_ac_state_s_1_2730q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|admin|ac_state.s_2~regout</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_admin_admin_ac_state_s_2_2731q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|admin|ac_state.s_3~regout</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_admin_admin_ac_state_s_3_2732q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|admin|ac_state.s_4~regout</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_admin_admin_ac_state_s_4_2733q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|admin|ac_state.s_5~regout</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_admin_admin_ac_state_s_5_2734q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|admin|ac_state.s_6~regout</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_admin_admin_ac_state_s_6_2735q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|admin|ac_state.s_7~regout</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_admin_admin_ac_state_s_7_2736q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|admin|ac_state.s_8~regout</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_admin_admin_ac_state_s_8_2737q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|admin|ac_state.s_9~regout</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_admin_admin_ac_state_s_9_2738q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|admin|ac_state.s_10~regout</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_admin_admin_ac_state_s_10_2739q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|admin|ac_state.s_11~regout</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_admin_admin_ac_state_s_11_2740q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|admin|ac_state.s_12~regout</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_admin_admin_ac_state_s_12_2741q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|admin|ac_state.s_13~regout</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_admin_admin_ac_state_s_13_2742q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|admin|ac_state.s_14~regout</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_admin_admin_ac_state_s_14_2743q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|admin|stage_counter[17]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_admin_admin_stage_counter_17_2744q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|admin|stage_counter[16]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_admin_admin_stage_counter_16_2745q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|admin|stage_counter[15]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_admin_admin_stage_counter_15_2746q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|admin|stage_counter[14]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_admin_admin_stage_counter_14_2747q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|admin|stage_counter[13]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_admin_admin_stage_counter_13_2748q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|admin|stage_counter[12]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_admin_admin_stage_counter_12_2749q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|admin|stage_counter[11]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_admin_admin_stage_counter_11_2750q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|admin|stage_counter[10]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_admin_admin_stage_counter_10_2751q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|admin|stage_counter[9]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_admin_admin_stage_counter_9_2752q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|admin|stage_counter[8]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_admin_admin_stage_counter_8_2753q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|admin|stage_counter[7]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_admin_admin_stage_counter_7_2754q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|admin|stage_counter[6]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_admin_admin_stage_counter_6_2755q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|admin|stage_counter[5]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_admin_admin_stage_counter_5_2756q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|admin|stage_counter[4]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_admin_admin_stage_counter_4_2757q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|admin|stage_counter[3]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_admin_admin_stage_counter_3_2758q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|admin|stage_counter[2]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_admin_admin_stage_counter_2_2759q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|admin|stage_counter[1]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_admin_admin_stage_counter_1_2760q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|admin|stage_counter[0]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_admin_admin_stage_counter_0_2761q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|admin|stage_counter_zero~regout</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_admin_admin_stage_counter_zero_2762q</simgen>
		<is_inverted>1</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|admin|finished_state~regout</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_admin_admin_finished_state_2763q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|admin|seq_ac_sel~regout</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_admin_admin_seq_ac_sel_2764q</simgen>
		<is_inverted>1</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|admin|refresh_done~regout</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_admin_admin_refresh_done_2765q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|admin|per_cs_init_seen[0]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_admin_admin_per_cs_init_seen_0_2766q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|admin|addr_cmd[0].addr[12]~regout</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_admin_admin_addr_cmd_0_addr_12_2769q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|admin|addr_cmd[0].addr[11]~regout</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_admin_admin_addr_cmd_0_addr_11_2770q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|admin|addr_cmd[0].addr[10]~regout</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_admin_admin_addr_cmd_0_addr_10_2771q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|admin|addr_cmd[0].addr[9]~regout</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_admin_admin_addr_cmd_0_addr_9_2772q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|admin|addr_cmd[0].addr[8]~regout</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_admin_admin_addr_cmd_0_addr_8_2773q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|admin|addr_cmd[0].addr[7]~regout</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_admin_admin_addr_cmd_0_addr_7_2774q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|admin|addr_cmd[0].addr[6]~regout</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_admin_admin_addr_cmd_0_addr_6_2775q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|admin|addr_cmd[0].addr[5]~regout</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_admin_admin_addr_cmd_0_addr_5_2776q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|admin|addr_cmd[0].addr[4]~regout</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_admin_admin_addr_cmd_0_addr_4_2777q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|admin|addr_cmd[0].addr[3]~regout</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_admin_admin_addr_cmd_0_addr_3_2778q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|admin|addr_cmd[0].addr[2]~regout</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_admin_admin_addr_cmd_0_addr_2_2779q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|admin|addr_cmd[0].addr[1]~regout</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_admin_admin_addr_cmd_0_addr_1_2780q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|admin|addr_cmd[0].addr[0]~regout</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_admin_admin_addr_cmd_0_addr_0_2781q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|admin|addr_cmd[0].ba[1]~regout</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_admin_admin_addr_cmd_0_ba_1_2783q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|admin|addr_cmd[0].ba[0]~regout</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_admin_admin_addr_cmd_0_ba_0_2784q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|admin|addr_cmd[0].cas_n</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_admin_admin_addr_cmd_0_cas_n_2785q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|admin|addr_cmd[0].ras_n</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_admin_admin_addr_cmd_0_ras_n_2786q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|admin|addr_cmd[0].we_n</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_admin_admin_addr_cmd_0_we_n_2787q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|admin|addr_cmd[0].cke[0]~regout</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_admin_admin_addr_cmd_0_cke_0_2803q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|admin|addr_cmd[0].cs_n[0]~regout</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_admin_admin_addr_cmd_0_cs_n_0_2819q</simgen>
		<is_inverted>1</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|admin|addr_cmd[0].rst_n</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_admin_admin_addr_cmd_0_rst_n_2836q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|admin|nop_toggle_value~regout</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_admin_admin_nop_toggle_value_2837q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|admin|nop_toggle_signal.addr~regout</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_admin_admin_nop_toggle_signal_addr_2838q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|admin|nop_toggle_signal.ba~regout</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_admin_admin_nop_toggle_signal_ba_2839q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|admin|nop_toggle_signal.cas_n~regout</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_admin_admin_nop_toggle_signal_cas_n_2840q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|admin|nop_toggle_signal.ras_n~regout</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_admin_admin_nop_toggle_signal_ras_n_2841q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|admin|nop_toggle_signal.we_n~regout</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_admin_admin_nop_toggle_signal_we_n_2842q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|admin|nop_toggle_signal.cke~regout</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_admin_admin_nop_toggle_signal_cke_2843q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|admin|nop_toggle_signal.cs_n~regout</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_admin_admin_nop_toggle_signal_cs_n_2844q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|admin|nop_toggle_signal.odt~regout</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_admin_admin_nop_toggle_signal_odt_2845q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|admin|nop_toggle_signal.rst_n~regout</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_admin_admin_nop_toggle_signal_rst_n_2846q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|admin|nop_toggle_pin[3]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_admin_admin_nop_toggle_pin_3_2847q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|admin|nop_toggle_pin[2]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_admin_admin_nop_toggle_pin_2_2848q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|admin|nop_toggle_pin[1]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_admin_admin_nop_toggle_pin_1_2849q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|admin|nop_toggle_pin[0]</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_admin_admin_nop_toggle_pin_0_2852q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|admin|admin_ctrl.command_ack~regout</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_admin_admin_admin_ctrl_command_ack_2865q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\seq_inst|admin|admin_ctrl.command_done~regout</gate>
		<simgen>sdramcontroller_phy_alt_mem_phy_seq_wrapper_sdramcontroller_phy_alt_mem_phy_seq_seq_inst_sdramcontroller_phy_alt_mem_phy_admin_admin_admin_ctrl_command_done_2866q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
</signals>
