{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1659025425367 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1659025425368 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 28 13:23:45 2022 " "Processing started: Thu Jul 28 13:23:45 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1659025425368 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1659025425368 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off BIP -c BIP --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off BIP -c BIP --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1659025425368 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1659025425870 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1659025425870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bip.vhd 1 1 " "Found 1 design units, including 1 entities, in source file bip.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 BIP " "Found entity 1: BIP" {  } { { "BIP.vhd" "" { Text "D:/UFSC/2022.1/VHDL/Trabalho Final/BIP/BIP.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659025439637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1659025439637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram-SYN " "Found design unit 1: ram-SYN" {  } { { "RAM.vhd" "" { Text "D:/UFSC/2022.1/VHDL/Trabalho Final/BIP/RAM.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659025439639 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "RAM.vhd" "" { Text "D:/UFSC/2022.1/VHDL/Trabalho Final/BIP/RAM.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659025439639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1659025439639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rom-SYN " "Found design unit 1: rom-SYN" {  } { { "ROM.vhd" "" { Text "D:/UFSC/2022.1/VHDL/Trabalho Final/BIP/ROM.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659025439641 ""} { "Info" "ISGN_ENTITY_NAME" "1 ROM " "Found entity 1: ROM" {  } { { "ROM.vhd" "" { Text "D:/UFSC/2022.1/VHDL/Trabalho Final/BIP/ROM.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659025439641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1659025439641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX2X1-Behavioral " "Found design unit 1: MUX2X1-Behavioral" {  } { { "MUX2X1.vhd" "" { Text "D:/UFSC/2022.1/VHDL/Trabalho Final/BIP/MUX2X1.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659025439642 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX2X1 " "Found entity 1: MUX2X1" {  } { { "MUX2X1.vhd" "" { Text "D:/UFSC/2022.1/VHDL/Trabalho Final/BIP/MUX2X1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659025439642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1659025439642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux3x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux3x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX3X1-Behavioral " "Found design unit 1: MUX3X1-Behavioral" {  } { { "MUX3X1.vhd" "" { Text "D:/UFSC/2022.1/VHDL/Trabalho Final/BIP/MUX3X1.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659025439644 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX3X1 " "Found entity 1: MUX3X1" {  } { { "MUX3X1.vhd" "" { Text "D:/UFSC/2022.1/VHDL/Trabalho Final/BIP/MUX3X1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659025439644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1659025439644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ula.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ula-Behavioral " "Found design unit 1: ula-Behavioral" {  } { { "ULA.vhd" "" { Text "D:/UFSC/2022.1/VHDL/Trabalho Final/BIP/ULA.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659025439645 ""} { "Info" "ISGN_ENTITY_NAME" "1 ula " "Found entity 1: ula" {  } { { "ULA.vhd" "" { Text "D:/UFSC/2022.1/VHDL/Trabalho Final/BIP/ULA.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659025439645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1659025439645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sete_segmentos.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sete_segmentos.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SETE_SEGMENTOS-Behavioral " "Found design unit 1: SETE_SEGMENTOS-Behavioral" {  } { { "SETE_SEGMENTOS.vhd" "" { Text "D:/UFSC/2022.1/VHDL/Trabalho Final/BIP/SETE_SEGMENTOS.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659025439647 ""} { "Info" "ISGN_ENTITY_NAME" "1 SETE_SEGMENTOS " "Found entity 1: SETE_SEGMENTOS" {  } { { "SETE_SEGMENTOS.vhd" "" { Text "D:/UFSC/2022.1/VHDL/Trabalho Final/BIP/SETE_SEGMENTOS.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659025439647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1659025439647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ula_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TB_ULA-behavior " "Found design unit 1: TB_ULA-behavior" {  } { { "ULA_TB.vhd" "" { Text "D:/UFSC/2022.1/VHDL/Trabalho Final/BIP/ULA_TB.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659025439648 ""} { "Info" "ISGN_ENTITY_NAME" "1 TB_ULA " "Found entity 1: TB_ULA" {  } { { "ULA_TB.vhd" "" { Text "D:/UFSC/2022.1/VHDL/Trabalho Final/BIP/ULA_TB.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659025439648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1659025439648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CONTROL-Behavioral " "Found design unit 1: CONTROL-Behavioral" {  } { { "CONTROL.vhd" "" { Text "D:/UFSC/2022.1/VHDL/Trabalho Final/BIP/CONTROL.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659025439650 ""} { "Info" "ISGN_ENTITY_NAME" "1 CONTROL " "Found entity 1: CONTROL" {  } { { "CONTROL.vhd" "" { Text "D:/UFSC/2022.1/VHDL/Trabalho Final/BIP/CONTROL.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659025439650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1659025439650 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PC-Behavioral " "Found design unit 1: PC-Behavioral" {  } { { "PC.vhd" "" { Text "D:/UFSC/2022.1/VHDL/Trabalho Final/BIP/PC.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659025439651 ""} { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.vhd" "" { Text "D:/UFSC/2022.1/VHDL/Trabalho Final/BIP/PC.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659025439651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1659025439651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ir.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IR-Behavioral " "Found design unit 1: IR-Behavioral" {  } { { "IR.vhd" "" { Text "D:/UFSC/2022.1/VHDL/Trabalho Final/BIP/IR.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659025439653 ""} { "Info" "ISGN_ENTITY_NAME" "1 IR " "Found entity 1: IR" {  } { { "IR.vhd" "" { Text "D:/UFSC/2022.1/VHDL/Trabalho Final/BIP/IR.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659025439653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1659025439653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "acc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file acc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ACC-Behavioral " "Found design unit 1: ACC-Behavioral" {  } { { "ACC.vhd" "" { Text "D:/UFSC/2022.1/VHDL/Trabalho Final/BIP/ACC.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659025439654 ""} { "Info" "ISGN_ENTITY_NAME" "1 ACC " "Found entity 1: ACC" {  } { { "ACC.vhd" "" { Text "D:/UFSC/2022.1/VHDL/Trabalho Final/BIP/ACC.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659025439654 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1659025439654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "acc_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file acc_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_accumulator-behavior " "Found design unit 1: tb_accumulator-behavior" {  } { { "ACC_TB.vhd" "" { Text "D:/UFSC/2022.1/VHDL/Trabalho Final/BIP/ACC_TB.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659025439655 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_accumulator " "Found entity 1: tb_accumulator" {  } { { "ACC_TB.vhd" "" { Text "D:/UFSC/2022.1/VHDL/Trabalho Final/BIP/ACC_TB.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659025439655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1659025439655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll-SYN " "Found design unit 1: pll-SYN" {  } { { "PLL.vhd" "" { Text "D:/UFSC/2022.1/VHDL/Trabalho Final/BIP/PLL.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659025439658 ""} { "Info" "ISGN_ENTITY_NAME" "1 PLL " "Found entity 1: PLL" {  } { { "PLL.vhd" "" { Text "D:/UFSC/2022.1/VHDL/Trabalho Final/BIP/PLL.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659025439658 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1659025439658 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MUX3X1 " "Elaborating entity \"MUX3X1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1659025439702 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A MUX3X1.vhd(20) " "VHDL Process Statement warning at MUX3X1.vhd(20): signal \"A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MUX3X1.vhd" "" { Text "D:/UFSC/2022.1/VHDL/Trabalho Final/BIP/MUX3X1.vhd" 20 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1659025439704 "|MUX3X1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B MUX3X1.vhd(21) " "VHDL Process Statement warning at MUX3X1.vhd(21): signal \"B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MUX3X1.vhd" "" { Text "D:/UFSC/2022.1/VHDL/Trabalho Final/BIP/MUX3X1.vhd" 21 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1659025439704 "|MUX3X1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "C MUX3X1.vhd(22) " "VHDL Process Statement warning at MUX3X1.vhd(22): signal \"C\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MUX3X1.vhd" "" { Text "D:/UFSC/2022.1/VHDL/Trabalho Final/BIP/MUX3X1.vhd" 22 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1659025439704 "|MUX3X1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Q MUX3X1.vhd(17) " "VHDL Process Statement warning at MUX3X1.vhd(17): inferring latch(es) for signal or variable \"Q\", which holds its previous value in one or more paths through the process" {  } { { "MUX3X1.vhd" "" { Text "D:/UFSC/2022.1/VHDL/Trabalho Final/BIP/MUX3X1.vhd" 17 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Design Software" 0 -1 1659025439704 "|MUX3X1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[0\] MUX3X1.vhd(17) " "Inferred latch for \"Q\[0\]\" at MUX3X1.vhd(17)" {  } { { "MUX3X1.vhd" "" { Text "D:/UFSC/2022.1/VHDL/Trabalho Final/BIP/MUX3X1.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1659025439704 "|MUX3X1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[1\] MUX3X1.vhd(17) " "Inferred latch for \"Q\[1\]\" at MUX3X1.vhd(17)" {  } { { "MUX3X1.vhd" "" { Text "D:/UFSC/2022.1/VHDL/Trabalho Final/BIP/MUX3X1.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1659025439705 "|MUX3X1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[2\] MUX3X1.vhd(17) " "Inferred latch for \"Q\[2\]\" at MUX3X1.vhd(17)" {  } { { "MUX3X1.vhd" "" { Text "D:/UFSC/2022.1/VHDL/Trabalho Final/BIP/MUX3X1.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1659025439705 "|MUX3X1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[3\] MUX3X1.vhd(17) " "Inferred latch for \"Q\[3\]\" at MUX3X1.vhd(17)" {  } { { "MUX3X1.vhd" "" { Text "D:/UFSC/2022.1/VHDL/Trabalho Final/BIP/MUX3X1.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1659025439705 "|MUX3X1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[4\] MUX3X1.vhd(17) " "Inferred latch for \"Q\[4\]\" at MUX3X1.vhd(17)" {  } { { "MUX3X1.vhd" "" { Text "D:/UFSC/2022.1/VHDL/Trabalho Final/BIP/MUX3X1.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1659025439705 "|MUX3X1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[5\] MUX3X1.vhd(17) " "Inferred latch for \"Q\[5\]\" at MUX3X1.vhd(17)" {  } { { "MUX3X1.vhd" "" { Text "D:/UFSC/2022.1/VHDL/Trabalho Final/BIP/MUX3X1.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1659025439705 "|MUX3X1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[6\] MUX3X1.vhd(17) " "Inferred latch for \"Q\[6\]\" at MUX3X1.vhd(17)" {  } { { "MUX3X1.vhd" "" { Text "D:/UFSC/2022.1/VHDL/Trabalho Final/BIP/MUX3X1.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1659025439705 "|MUX3X1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[7\] MUX3X1.vhd(17) " "Inferred latch for \"Q\[7\]\" at MUX3X1.vhd(17)" {  } { { "MUX3X1.vhd" "" { Text "D:/UFSC/2022.1/VHDL/Trabalho Final/BIP/MUX3X1.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1659025439705 "|MUX3X1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[8\] MUX3X1.vhd(17) " "Inferred latch for \"Q\[8\]\" at MUX3X1.vhd(17)" {  } { { "MUX3X1.vhd" "" { Text "D:/UFSC/2022.1/VHDL/Trabalho Final/BIP/MUX3X1.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1659025439705 "|MUX3X1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[9\] MUX3X1.vhd(17) " "Inferred latch for \"Q\[9\]\" at MUX3X1.vhd(17)" {  } { { "MUX3X1.vhd" "" { Text "D:/UFSC/2022.1/VHDL/Trabalho Final/BIP/MUX3X1.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1659025439705 "|MUX3X1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[10\] MUX3X1.vhd(17) " "Inferred latch for \"Q\[10\]\" at MUX3X1.vhd(17)" {  } { { "MUX3X1.vhd" "" { Text "D:/UFSC/2022.1/VHDL/Trabalho Final/BIP/MUX3X1.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1659025439705 "|MUX3X1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[11\] MUX3X1.vhd(17) " "Inferred latch for \"Q\[11\]\" at MUX3X1.vhd(17)" {  } { { "MUX3X1.vhd" "" { Text "D:/UFSC/2022.1/VHDL/Trabalho Final/BIP/MUX3X1.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1659025439705 "|MUX3X1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[12\] MUX3X1.vhd(17) " "Inferred latch for \"Q\[12\]\" at MUX3X1.vhd(17)" {  } { { "MUX3X1.vhd" "" { Text "D:/UFSC/2022.1/VHDL/Trabalho Final/BIP/MUX3X1.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1659025439706 "|MUX3X1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[13\] MUX3X1.vhd(17) " "Inferred latch for \"Q\[13\]\" at MUX3X1.vhd(17)" {  } { { "MUX3X1.vhd" "" { Text "D:/UFSC/2022.1/VHDL/Trabalho Final/BIP/MUX3X1.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1659025439706 "|MUX3X1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[14\] MUX3X1.vhd(17) " "Inferred latch for \"Q\[14\]\" at MUX3X1.vhd(17)" {  } { { "MUX3X1.vhd" "" { Text "D:/UFSC/2022.1/VHDL/Trabalho Final/BIP/MUX3X1.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1659025439706 "|MUX3X1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[15\] MUX3X1.vhd(17) " "Inferred latch for \"Q\[15\]\" at MUX3X1.vhd(17)" {  } { { "MUX3X1.vhd" "" { Text "D:/UFSC/2022.1/VHDL/Trabalho Final/BIP/MUX3X1.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1659025439706 "|MUX3X1"}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 5 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4788 " "Peak virtual memory: 4788 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1659025439893 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul 28 13:23:59 2022 " "Processing ended: Thu Jul 28 13:23:59 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1659025439893 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1659025439893 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:34 " "Total CPU time (on all processors): 00:00:34" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1659025439893 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1659025439893 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1659025441718 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1659025441719 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 28 13:24:01 2022 " "Processing started: Thu Jul 28 13:24:01 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1659025441719 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1659025441719 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp BIP -c BIP --netlist_type=sgate " "Command: quartus_npp BIP -c BIP --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1659025441720 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Netlist Viewers Preprocess" 0 -1 1659025441969 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 1  Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4551 " "Peak virtual memory: 4551 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1659025442018 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul 28 13:24:02 2022 " "Processing ended: Thu Jul 28 13:24:02 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1659025442018 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1659025442018 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1659025442018 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1659025442018 ""}
