
****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2.2 (64-bit)
  **** SW Build 3779808 on Feb 17 2023
  **** IP Build 3783773 on Tue Feb 21 23:41:56 MST 2023
    ** Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.

source /tools/Xilinx/new/Vitis_HLS/2022.2/scripts/vitis_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/tools/Xilinx/new/Vitis_HLS/2022.2/bin/unwrapped/lnx64.o/vitis_hls'
INFO: [HLS 200-10] For user 'zqy' on host 'hacchead' (Linux_x86_64 version 5.15.0-134-generic) on Fri May 02 20:33:30 CST 2025
INFO: [HLS 200-10] On os Ubuntu 20.04.6 LTS
INFO: [HLS 200-10] In directory '/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/tanh'
Sourcing Tcl script 'run_hls.tcl'
INFO: [HLS 200-1510] Running: open_project tanh 
INFO: [HLS 200-10] Creating and opening project '/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/tanh/tanh'.
INFO: [HLS 200-1510] Running: add_files /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/tanh/tanh_fast.cpp 
INFO: [HLS 200-10] Adding design file '/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/tanh/tanh_fast.cpp' to the project
INFO: [HLS 200-1510] Running: set_top tanh 
INFO: [HLS 200-1510] Running: open_solution solution1 
INFO: [HLS 200-10] Creating and opening solution '/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/tanh/tanh/solution1'.
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1510] Running: set_part xcu55c-fsvh2892-2L-e 
INFO: [HLS 200-1611] Setting target device to 'xcu55c-fsvh2892-2L-e'
INFO: [HLS 200-1510] Running: csynth_design 
Running Dispatch Server on port: 46147
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0.02 seconds. Elapsed time: 10.06 seconds; current allocated memory: 1.205 GB.
INFO: [HLS 200-10] Analyzing design file '/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/tanh/tanh_fast.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 32.75 seconds. CPU system time: 2.89 seconds. Elapsed time: 37.81 seconds; current allocated memory: 1.211 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-291] Loop 'VITIS_LOOP_279_11' is marked as complete unroll implied by the pipeline pragma (/tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:279:36)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_275_10' is marked as complete unroll implied by the pipeline pragma (/tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:275:36)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_269_9' is marked as complete unroll implied by the pipeline pragma (/tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:269:31)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_204_8' is marked as complete unroll implied by the pipeline pragma (/tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:204:35)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_196_7' is marked as complete unroll implied by the pipeline pragma (/tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:196:27)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_279_11' (/tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:279:36) in function 'exp_reduce::exp<16, 5>' completely with a factor of 15 (/tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:40:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_275_10' (/tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:275:36) in function 'exp_reduce::exp<16, 5>' completely with a factor of 7 (/tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:40:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_269_9' (/tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:269:31) in function 'exp_reduce::exp<16, 5>' completely with a factor of 7 (/tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:40:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_204_8' (/tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:204:35) in function 'exp_reduce::exp<16, 5>' completely with a factor of 22 (/tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:40:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_196_7' (/tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:196:27) in function 'exp_reduce::exp<16, 5>' completely with a factor of 8 (/tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:40:0)
INFO: [HLS 214-178] Inlining function 'ap_fixed<16, 5, (ap_q_mode)5, (ap_o_mode)3, 0> hls::exp<16, 5>(ap_fixed<16, 5, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'compute_exp(ap_fixed<16, 5, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [28][28], ap_fixed<16, 5, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [28][28]) (.48)' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/tanh/tanh_fast.cpp:52:0)
INFO: [HLS 214-241] Aggregating bram variable 'output' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable 'input' with compact=bit mode in 16-bits
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 10.52 seconds. CPU system time: 1.67 seconds. Elapsed time: 15.74 seconds; current allocated memory: 1.211 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.211 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.14 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.55 seconds; current allocated memory: 1.235 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.35 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.64 seconds; current allocated memory: 1.269 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_43_3' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/tanh/tanh_fast.cpp:43) in function 'store_feature_map' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_74_3' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/tanh/tanh_fast.cpp:74) in function 'negative' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_28_3' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/tanh/tanh_fast.cpp:28) in function 'load_feature_map' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_58_3' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/tanh/tanh_fast.cpp:58) in function 'compute_exp' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_89_3' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/tanh/tanh_fast.cpp:89) in function 'compute_div' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_104_3' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/tanh/tanh_fast.cpp:104) in function 'compute_add' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:41:9) to (/tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:953:1) in function 'exp_reduce::exp<16, 5>'... converting 5 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'exp_reduce::exp<16, 5>' (/tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:41:1)...13 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.53 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.4 seconds; current allocated memory: 1.320 GB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_41_2' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/tanh/tanh_fast.cpp:41:35) in function 'store_feature_map'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_39_1' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/tanh/tanh_fast.cpp:39:28) in function 'store_feature_map'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_72_2' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/tanh/tanh_fast.cpp:72:35) in function 'negative'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_70_1' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/tanh/tanh_fast.cpp:70:28) in function 'negative'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_26_2' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/tanh/tanh_fast.cpp:26:35) in function 'load_feature_map'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_24_1' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/tanh/tanh_fast.cpp:24:28) in function 'load_feature_map'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_56_2' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/tanh/tanh_fast.cpp:56:35) in function 'compute_exp'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_54_1' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/tanh/tanh_fast.cpp:54:28) in function 'compute_exp'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_87_2' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/tanh/tanh_fast.cpp:87:35) in function 'compute_div'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_85_1' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/tanh/tanh_fast.cpp:85:28) in function 'compute_div'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_102_2' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/tanh/tanh_fast.cpp:102:36) in function 'compute_add'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_100_1' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/tanh/tanh_fast.cpp:100:29) in function 'compute_add'.
INFO: [HLS 200-472] Inferring partial write operation for 'output' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/tanh/tanh_fast.cpp:76:33)
INFO: [HLS 200-472] Inferring partial write operation for 'FM_buffer_1.V' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/tanh/tanh_fast.cpp:30:39)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/tanh/tanh_fast.cpp:60:33)
INFO: [HLS 200-472] Inferring partial write operation for 'FM_buffer_2.V' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/tanh/tanh_fast.cpp:91:33)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/tanh/tanh_fast.cpp:106:33)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.3 seconds. CPU system time: 0.07 seconds. Elapsed time: 1.56 seconds; current allocated memory: 1.391 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'tanh' ...
WARNING: [SYN 201-103] Legalizing function name 'exp<16, 5>' to 'exp_16_5_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_feature_map' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_24_1_VITIS_LOOP_26_2_VITIS_LOOP_28_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_24_1_VITIS_LOOP_26_2_VITIS_LOOP_28_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0.07 seconds. Elapsed time: 1.23 seconds; current allocated memory: 1.392 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.62 seconds; current allocated memory: 1.392 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'exp_16_5_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=r_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'exp<16, 5>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 7, function 'exp<16, 5>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.71 seconds; current allocated memory: 1.393 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.41 seconds; current allocated memory: 1.393 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_exp' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_54_1_VITIS_LOOP_56_2_VITIS_LOOP_58_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 10, loop 'VITIS_LOOP_54_1_VITIS_LOOP_56_2_VITIS_LOOP_58_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.76 seconds; current allocated memory: 1.393 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.65 seconds; current allocated memory: 1.393 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'negative' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_70_1_VITIS_LOOP_72_2_VITIS_LOOP_74_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_70_1_VITIS_LOOP_72_2_VITIS_LOOP_74_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.05 seconds; current allocated memory: 1.394 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.73 seconds; current allocated memory: 1.394 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_add' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_100_1_VITIS_LOOP_102_2_VITIS_LOOP_104_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_100_1_VITIS_LOOP_102_2_VITIS_LOOP_104_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 1 seconds; current allocated memory: 1.394 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.82 seconds; current allocated memory: 1.394 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_85_1_VITIS_LOOP_87_2_VITIS_LOOP_89_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 34, loop 'VITIS_LOOP_85_1_VITIS_LOOP_87_2_VITIS_LOOP_89_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.68 seconds; current allocated memory: 1.394 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.74 seconds; current allocated memory: 1.394 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store_feature_map' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_LOOP_43_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_LOOP_43_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 1.12 seconds; current allocated memory: 1.395 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.79 seconds; current allocated memory: 1.396 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tanh' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.84 seconds; current allocated memory: 1.396 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.11 seconds; current allocated memory: 1.396 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_feature_map' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_feature_map' pipeline 'VITIS_LOOP_24_1_VITIS_LOOP_26_2_VITIS_LOOP_28_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_feature_map'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.44 seconds. CPU system time: 0 seconds. Elapsed time: 0.93 seconds; current allocated memory: 1.396 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'exp_16_5_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'exp_16_5_s' pipeline 'exp<16, 5>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_25ns_25ns_50_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_25ns_18ns_43_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'exp_16_5_s'.
INFO: [RTMG 210-279] Implementing memory 'tanh_exp_16_5_s_f_x_lsb_table_V_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'tanh_exp_16_5_s_exp_x_msb_2_m_1_table_V_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'tanh_exp_16_5_s_exp_x_msb_1_table_V_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.29 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.78 seconds; current allocated memory: 1.398 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_exp' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'compute_exp' pipeline 'VITIS_LOOP_54_1_VITIS_LOOP_56_2_VITIS_LOOP_58_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_exp'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.37 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.16 seconds; current allocated memory: 1.399 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'negative' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'negative' pipeline 'VITIS_LOOP_70_1_VITIS_LOOP_72_2_VITIS_LOOP_74_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'negative'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.19 seconds; current allocated memory: 1.400 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_add' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'compute_add' pipeline 'VITIS_LOOP_100_1_VITIS_LOOP_102_2_VITIS_LOOP_104_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_add'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.62 seconds; current allocated memory: 1.402 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'compute_div' pipeline 'VITIS_LOOP_85_1_VITIS_LOOP_87_2_VITIS_LOOP_89_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'sdiv_27ns_16s_16_31_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_div'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.3 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.3 seconds; current allocated memory: 1.405 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'store_feature_map' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'store_feature_map' pipeline 'VITIS_LOOP_39_1_VITIS_LOOP_41_2_VITIS_LOOP_43_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'store_feature_map'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.17 seconds; current allocated memory: 1.406 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tanh' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'tanh/input_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'tanh/output_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'tanh' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Global array 'FM_buffer_1_V' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'FM_buffer_2_V' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'FM_buffer_3_V' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'FM_buffer_4_V' will not be exposed as RTL port.
INFO: [RTGEN 206-100] Finished creating RTL model for 'tanh'.
INFO: [RTMG 210-278] Implementing memory 'tanh_FM_buffer_1_V_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.29 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.61 seconds; current allocated memory: 1.407 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1.22 seconds. CPU system time: 0.09 seconds. Elapsed time: 12.02 seconds; current allocated memory: 1.411 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.43 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.96 seconds; current allocated memory: 1.414 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for tanh.
INFO: [VLOG 209-307] Generating Verilog RTL for tanh.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 297.71 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 51.72 seconds. CPU system time: 5.16 seconds. Elapsed time: 97.38 seconds; current allocated memory: 214.945 MB.
INFO: [HLS 200-112] Total CPU user time: 55.14 seconds. Total CPU system time: 7.03 seconds. Total elapsed time: 113.32 seconds; peak allocated memory: 1.415 GB.
INFO: [Common 17-206] Exiting vitis_hls at Fri May  2 20:35:23 2025...
