{"vcs1":{"timestamp_begin":1731049046.713040444, "rt":1.48, "ut":0.43, "st":0.29}}
{"vcselab":{"timestamp_begin":1731049048.285451350, "rt":1.23, "ut":0.32, "st":0.20}}
{"link":{"timestamp_begin":1731049049.602877901, "rt":0.34, "ut":0.10, "st":0.21}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1731049045.868442832}
{"VCS_COMP_START_TIME": 1731049045.868442832}
{"VCS_COMP_END_TIME": 1731049051.660159331}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+CG +notimingchecks"}
{"vcs1": {"peak_mem": 330468}}
{"stitch_vcselab": {"peak_mem": 231536}}
