#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "D:\Icarus\iverilog\lib\ivl\system.vpi";
:vpi_module "D:\Icarus\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "D:\Icarus\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "D:\Icarus\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "D:\Icarus\iverilog\lib\ivl\va_math.vpi";
S_00000215b458bcb0 .scope module, "MIPS_TESTBENCH" "MIPS_TESTBENCH" 2 1;
 .timescale 0 0;
v00000215b45ec360_0 .var "clk", 0 0;
v00000215b45ec400_0 .var/i "i", 31 0;
v00000215b45ec4a0_0 .var "reset", 0 0;
S_00000215b458be40 .scope module, "mips_dut" "MIPS" 2 8, 3 10 0, S_00000215b458bcb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
L_00000215b4583a30 .functor AND 1, v00000215b45864f0_0, v00000215b4586e50_0, C4<1>, C4<1>;
v00000215b45eb280_0 .net "ALUConOut", 2 0, v00000215b4587170_0;  1 drivers
v00000215b45ec7c0_0 .net "ALUOp", 1 0, v00000215b4585870_0;  1 drivers
v00000215b45eb500_0 .net "ALUSrc", 0 0, v00000215b45859b0_0;  1 drivers
v00000215b45eccc0_0 .net "ALU_out", 31 0, v00000215b4586270_0;  1 drivers
v00000215b45eb960_0 .net "Branch", 0 0, v00000215b4586e50_0;  1 drivers
v00000215b45eb1e0_0 .net "Jump", 0 0, v00000215b4586090_0;  1 drivers
v00000215b45eba00_0 .net "MemToReg", 0 0, v00000215b4585af0_0;  1 drivers
v00000215b45ecc20_0 .net "MemWrite", 0 0, v00000215b4587030_0;  1 drivers
v00000215b45ec9a0_0 .net "RegDst", 0 0, v00000215b45863b0_0;  1 drivers
v00000215b45eb5a0_0 .net "RegWrite", 0 0, v00000215b4586630_0;  1 drivers
v00000215b45ec720_0 .net *"_ivl_15", 3 0, L_00000215b45f0fd0;  1 drivers
v00000215b45eb640_0 .net "add_address_out", 31 0, L_00000215b45f05d0;  1 drivers
v00000215b45ec540_0 .net "add_pc4_out", 31 0, L_00000215b45f0df0;  1 drivers
v00000215b45eca40_0 .net "clk", 0 0, v00000215b45ec360_0;  1 drivers
v00000215b45ecae0_0 .net "data_mem_out", 31 0, L_00000215b4583330;  1 drivers
v00000215b45eb320_0 .net "funct", 5 0, L_00000215b45f0350;  1 drivers
v00000215b45ecb80_0 .net "immediate", 15 0, L_00000215b45f14d0;  1 drivers
v00000215b45eb6e0_0 .net "instruction", 31 0, L_00000215b4583aa0;  1 drivers
v00000215b45ebfa0_0 .net "jump_address", 31 0, L_00000215b45f1570;  1 drivers
v00000215b45ebf00_0 .net "mux_datamem_out", 31 0, L_00000215b45f08f0;  1 drivers
v00000215b45ec040_0 .net "mux_mainalu_out", 31 0, L_00000215b45f0170;  1 drivers
v00000215b45eb140_0 .net "mux_regbank_out", 4 0, L_00000215b45f1ed0;  1 drivers
v00000215b45ec5e0_0 .net "opcode", 5 0, L_00000215b45f17f0;  1 drivers
v00000215b45eb460_0 .net "pcout", 31 0, v00000215b45e44c0_0;  1 drivers
v00000215b45eb780_0 .net "rd", 4 0, L_00000215b45f1890;  1 drivers
v00000215b45ebaa0_0 .net "rd1", 31 0, L_00000215b45f00d0;  1 drivers
v00000215b45ebb40_0 .net "rd2", 31 0, L_00000215b45f0d50;  1 drivers
v00000215b45ebe60_0 .net "reset", 0 0, v00000215b45ec4a0_0;  1 drivers
v00000215b45ecf40_0 .net "rs", 4 0, L_00000215b45f1430;  1 drivers
v00000215b45ebc80_0 .net "rt", 4 0, L_00000215b45f02b0;  1 drivers
v00000215b45ebdc0_0 .net "sel_mux_1", 0 0, L_00000215b4583a30;  1 drivers
v00000215b45ecd60_0 .net "sel_mux_1_out", 31 0, L_00000215b45f0a30;  1 drivers
v00000215b45ec0e0_0 .net "sel_mux_2_out", 31 0, L_00000215b45f0ad0;  1 drivers
v00000215b45ec680_0 .net "shift_adder_out", 31 0, L_00000215b45f0990;  1 drivers
v00000215b45ec180_0 .net "shift_jump_out", 27 0, L_00000215b45f16b0;  1 drivers
v00000215b45ec220_0 .net "sign_ex_out", 31 0, L_00000215b45f0710;  1 drivers
v00000215b45ec2c0_0 .net "zeroflag", 0 0, v00000215b45864f0_0;  1 drivers
L_00000215b45f17f0 .part L_00000215b4583aa0, 26, 6;
L_00000215b45f1430 .part L_00000215b4583aa0, 21, 5;
L_00000215b45f02b0 .part L_00000215b4583aa0, 16, 5;
L_00000215b45f1890 .part L_00000215b4583aa0, 11, 5;
L_00000215b45f14d0 .part L_00000215b4583aa0, 0, 16;
L_00000215b45f0350 .part L_00000215b4583aa0, 0, 6;
L_00000215b45f0fd0 .part L_00000215b45f0df0, 28, 4;
L_00000215b45f1570 .concat [ 28 4 0 0], L_00000215b45f16b0, L_00000215b45f0fd0;
L_00000215b45f0530 .part L_00000215b4583aa0, 0, 26;
S_00000215b453a000 .scope module, "add_address" "ADDER" 3 94, 4 5 0, S_00000215b458be40;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "op1";
    .port_info 1 /INPUT 32 "op2";
    .port_info 2 /OUTPUT 32 "dout";
v00000215b4585d70_0 .net/s "dout", 31 0, L_00000215b45f05d0;  alias, 1 drivers
v00000215b45854b0_0 .net/s "op1", 31 0, L_00000215b45f0990;  alias, 1 drivers
v00000215b4586d10_0 .net/s "op2", 31 0, L_00000215b45f0df0;  alias, 1 drivers
L_00000215b45f05d0 .arith/sum 32, L_00000215b45f0990, L_00000215b45f0df0;
S_00000215b453a190 .scope module, "add_pc4" "ADDER" 3 89, 4 5 0, S_00000215b458be40;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "op1";
    .port_info 1 /INPUT 32 "op2";
    .port_info 2 /OUTPUT 32 "dout";
v00000215b4586ef0_0 .net/s "dout", 31 0, L_00000215b45f0df0;  alias, 1 drivers
v00000215b45857d0_0 .net/s "op1", 31 0, v00000215b45e44c0_0;  alias, 1 drivers
L_00000215b45f2368 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v00000215b4586770_0 .net/s "op2", 31 0, L_00000215b45f2368;  1 drivers
L_00000215b45f0df0 .arith/sum 32, v00000215b45e44c0_0, L_00000215b45f2368;
S_00000215b453c580 .scope module, "alu_con" "ALUDEC" 3 87, 5 1 0, S_00000215b458be40;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "aluop";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /OUTPUT 3 "alucontrol";
v00000215b4587170_0 .var "alucontrol", 2 0;
v00000215b4586f90_0 .net "aluop", 1 0, v00000215b4585870_0;  alias, 1 drivers
v00000215b4587350_0 .net "funct", 5 0, L_00000215b45f0350;  alias, 1 drivers
E_00000215b457e750 .event anyedge, v00000215b4586f90_0, v00000215b4587350_0;
S_00000215b453c710 .scope module, "con_unit" "CONTROL_UNIT" 3 75, 6 1 0, S_00000215b458be40;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /OUTPUT 1 "Jump";
    .port_info 2 /OUTPUT 2 "ALUOp";
    .port_info 3 /OUTPUT 1 "MemtoReg";
    .port_info 4 /OUTPUT 1 "MemWrite";
    .port_info 5 /OUTPUT 1 "Branch";
    .port_info 6 /OUTPUT 1 "ALUSrc";
    .port_info 7 /OUTPUT 1 "RegDst";
    .port_info 8 /OUTPUT 1 "RegWrite";
v00000215b4585870_0 .var "ALUOp", 1 0;
v00000215b45859b0_0 .var "ALUSrc", 0 0;
v00000215b4586e50_0 .var "Branch", 0 0;
v00000215b4586090_0 .var "Jump", 0 0;
v00000215b4587030_0 .var "MemWrite", 0 0;
v00000215b4585af0_0 .var "MemtoReg", 0 0;
v00000215b45863b0_0 .var "RegDst", 0 0;
v00000215b4586630_0 .var "RegWrite", 0 0;
v00000215b45872b0_0 .net "opcode", 5 0, L_00000215b45f17f0;  alias, 1 drivers
E_00000215b457edd0 .event anyedge, v00000215b45872b0_0;
S_00000215b4553140 .scope module, "dat_mem" "DATA_MEMORY" 3 83, 7 13 0, S_00000215b458be40;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "din";
    .port_info 1 /INPUT 32 "wd";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /OUTPUT 32 "dout";
L_00000215b4583330 .functor BUFZ 32, L_00000215b45f07b0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000215b4585c30_0 .net *"_ivl_0", 31 0, L_00000215b45f07b0;  1 drivers
v00000215b4586bd0_0 .net *"_ivl_2", 31 0, L_00000215b45f19d0;  1 drivers
v00000215b4585910_0 .net *"_ivl_4", 29 0, L_00000215b45f0210;  1 drivers
L_00000215b45f2320 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000215b4586c70_0 .net *"_ivl_6", 1 0, L_00000215b45f2320;  1 drivers
v00000215b4586b30_0 .net "clk", 0 0, v00000215b45ec360_0;  alias, 1 drivers
v00000215b45855f0_0 .net "din", 31 0, v00000215b4586270_0;  alias, 1 drivers
v00000215b4585ff0_0 .net "dout", 31 0, L_00000215b4583330;  alias, 1 drivers
v00000215b4585730 .array "mem", 255 0, 31 0;
v00000215b45868b0_0 .net "wd", 31 0, L_00000215b45f0d50;  alias, 1 drivers
v00000215b4585a50_0 .net "we", 0 0, v00000215b4587030_0;  alias, 1 drivers
E_00000215b457de50 .event posedge, v00000215b4586b30_0;
L_00000215b45f07b0 .array/port v00000215b4585730, L_00000215b45f19d0;
L_00000215b45f0210 .part v00000215b4586270_0, 2, 30;
L_00000215b45f19d0 .concat [ 30 2 0 0], L_00000215b45f0210, L_00000215b45f2320;
S_00000215b45532d0 .scope module, "instr_mem" "INSTRUCTION_MEMORY" 3 72, 7 1 0, S_00000215b458be40;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "instr";
L_00000215b4583aa0 .functor BUFZ 32, L_00000215b45f1c50, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000215b4585b90_0 .net *"_ivl_0", 31 0, L_00000215b45f1c50;  1 drivers
v00000215b4586590_0 .net *"_ivl_2", 31 0, L_00000215b45f03f0;  1 drivers
v00000215b4585cd0_0 .net *"_ivl_4", 29 0, L_00000215b45f1930;  1 drivers
L_00000215b45f2098 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000215b4585e10_0 .net *"_ivl_6", 1 0, L_00000215b45f2098;  1 drivers
v00000215b4585eb0_0 .net "addr", 31 0, v00000215b45e44c0_0;  alias, 1 drivers
v00000215b4585f50_0 .net "instr", 31 0, L_00000215b4583aa0;  alias, 1 drivers
v00000215b4586130 .array "mem", 255 0, 31 0;
L_00000215b45f1c50 .array/port v00000215b4586130, L_00000215b45f03f0;
L_00000215b45f1930 .part v00000215b45e44c0_0, 2, 30;
L_00000215b45f03f0 .concat [ 30 2 0 0], L_00000215b45f1930, L_00000215b45f2098;
S_00000215b4551550 .scope module, "mainalu" "ALU" 3 81, 8 1 0, S_00000215b458be40;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "ALUControl";
    .port_info 1 /INPUT 32 "SrcA";
    .port_info 2 /INPUT 32 "SrcB";
    .port_info 3 /OUTPUT 32 "ALUResult";
    .port_info 4 /OUTPUT 1 "Zero";
v00000215b4586810_0 .net "ALUControl", 2 0, v00000215b4587170_0;  alias, 1 drivers
v00000215b4586270_0 .var "ALUResult", 31 0;
v00000215b4586310_0 .net "SrcA", 31 0, L_00000215b45f00d0;  alias, 1 drivers
v00000215b4586450_0 .net "SrcB", 31 0, L_00000215b45f0170;  alias, 1 drivers
v00000215b45864f0_0 .var "Zero", 0 0;
E_00000215b457e8d0 .event anyedge, v00000215b4587170_0, v00000215b4586310_0, v00000215b4586450_0;
S_00000215b45516e0 .scope module, "mux_adder_1" "MUX_32BIT" 3 97, 9 10 0, S_00000215b458be40;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 32 "dout";
v00000215b45866d0_0 .net "dout", 31 0, L_00000215b45f0a30;  alias, 1 drivers
v00000215b45869f0_0 .net "in1", 31 0, L_00000215b45f0df0;  alias, 1 drivers
v00000215b4586a90_0 .net "in2", 31 0, L_00000215b45f05d0;  alias, 1 drivers
v00000215b4576d70_0 .net "sel", 0 0, L_00000215b4583a30;  alias, 1 drivers
L_00000215b45f0a30 .functor MUXZ 32, L_00000215b45f0df0, L_00000215b45f05d0, L_00000215b4583a30, C4<>;
S_00000215b454d2c0 .scope module, "mux_adder_2" "MUX_32BIT" 3 99, 9 10 0, S_00000215b458be40;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 32 "dout";
v00000215b45e47e0_0 .net "dout", 31 0, L_00000215b45f0ad0;  alias, 1 drivers
v00000215b45e5c80_0 .net "in1", 31 0, L_00000215b45f0a30;  alias, 1 drivers
v00000215b45e46a0_0 .net "in2", 31 0, L_00000215b45f1570;  alias, 1 drivers
v00000215b45e5dc0_0 .net "sel", 0 0, v00000215b4586090_0;  alias, 1 drivers
L_00000215b45f0ad0 .functor MUXZ 32, L_00000215b45f0a30, L_00000215b45f1570, v00000215b4586090_0, C4<>;
S_00000215b454d450 .scope module, "mux_data_mem" "MUX_32BIT" 3 84, 9 10 0, S_00000215b458be40;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 32 "dout";
v00000215b45e5500_0 .net "dout", 31 0, L_00000215b45f08f0;  alias, 1 drivers
v00000215b45e42e0_0 .net "in1", 31 0, v00000215b4586270_0;  alias, 1 drivers
v00000215b45e4ce0_0 .net "in2", 31 0, L_00000215b4583330;  alias, 1 drivers
v00000215b45e56e0_0 .net "sel", 0 0, v00000215b4585af0_0;  alias, 1 drivers
L_00000215b45f08f0 .functor MUXZ 32, v00000215b4586270_0, L_00000215b4583330, v00000215b4585af0_0, C4<>;
S_00000215b4568d00 .scope module, "mux_main_alu" "MUX_32BIT" 3 80, 9 10 0, S_00000215b458be40;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 32 "dout";
v00000215b45e5780_0 .net "dout", 31 0, L_00000215b45f0170;  alias, 1 drivers
v00000215b45e5320_0 .net "in1", 31 0, L_00000215b45f0d50;  alias, 1 drivers
v00000215b45e5e60_0 .net "in2", 31 0, L_00000215b45f0710;  alias, 1 drivers
v00000215b45e4b00_0 .net "sel", 0 0, v00000215b45859b0_0;  alias, 1 drivers
L_00000215b45f0170 .functor MUXZ 32, L_00000215b45f0d50, L_00000215b45f0710, v00000215b45859b0_0, C4<>;
S_00000215b4568e90 .scope module, "mux_reg_bank" "MUX_5BIT" 3 77, 9 1 0, S_00000215b458be40;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in1";
    .port_info 1 /INPUT 5 "in2";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 5 "dout";
v00000215b45e5be0_0 .net "dout", 4 0, L_00000215b45f1ed0;  alias, 1 drivers
v00000215b45e4600_0 .net "in1", 4 0, L_00000215b45f02b0;  alias, 1 drivers
v00000215b45e5d20_0 .net "in2", 4 0, L_00000215b45f1890;  alias, 1 drivers
v00000215b45e51e0_0 .net "sel", 0 0, v00000215b45863b0_0;  alias, 1 drivers
L_00000215b45f1ed0 .functor MUXZ 5, L_00000215b45f02b0, L_00000215b45f1890, v00000215b45863b0_0, C4<>;
S_00000215b4555b20 .scope module, "prog_counter" "PC" 3 71, 10 1 0, S_00000215b458be40;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /OUTPUT 32 "dout";
v00000215b45e5640_0 .net "clk", 0 0, v00000215b45ec360_0;  alias, 1 drivers
v00000215b45e44c0_0 .var "dout", 31 0;
v00000215b45e5f00_0 .net "in", 31 0, L_00000215b45f0ad0;  alias, 1 drivers
v00000215b45e55a0_0 .net "reset", 0 0, v00000215b45ec4a0_0;  alias, 1 drivers
E_00000215b457eb10 .event posedge, v00000215b45e55a0_0, v00000215b4586b30_0;
S_00000215b4555cb0 .scope module, "reg_bank" "REGISTER_BANK" 3 78, 11 1 0, S_00000215b458be40;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "a1";
    .port_info 1 /INPUT 5 "a2";
    .port_info 2 /INPUT 5 "a3";
    .port_info 3 /INPUT 32 "wd3";
    .port_info 4 /INPUT 1 "we3";
    .port_info 5 /INPUT 1 "clk";
    .port_info 6 /OUTPUT 32 "rd1";
    .port_info 7 /OUTPUT 32 "rd2";
v00000215b45e4f60_0 .net *"_ivl_0", 31 0, L_00000215b45f1110;  1 drivers
v00000215b45e4e20_0 .net *"_ivl_10", 6 0, L_00000215b45f12f0;  1 drivers
L_00000215b45f2170 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000215b45e5000_0 .net *"_ivl_13", 1 0, L_00000215b45f2170;  1 drivers
L_00000215b45f21b8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000215b45e4880_0 .net/2u *"_ivl_14", 31 0, L_00000215b45f21b8;  1 drivers
v00000215b45e4a60_0 .net *"_ivl_18", 31 0, L_00000215b45f1cf0;  1 drivers
L_00000215b45f2200 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000215b45e5280_0 .net *"_ivl_21", 26 0, L_00000215b45f2200;  1 drivers
L_00000215b45f2248 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000215b45e4380_0 .net/2u *"_ivl_22", 31 0, L_00000215b45f2248;  1 drivers
v00000215b45e5b40_0 .net *"_ivl_24", 0 0, L_00000215b45f1e30;  1 drivers
v00000215b45e4060_0 .net *"_ivl_26", 31 0, L_00000215b45f1f70;  1 drivers
v00000215b45e5820_0 .net *"_ivl_28", 6 0, L_00000215b45f0850;  1 drivers
L_00000215b45f20e0 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000215b45e58c0_0 .net *"_ivl_3", 26 0, L_00000215b45f20e0;  1 drivers
L_00000215b45f2290 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000215b45e4ec0_0 .net *"_ivl_31", 1 0, L_00000215b45f2290;  1 drivers
L_00000215b45f22d8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000215b45e4d80_0 .net/2u *"_ivl_32", 31 0, L_00000215b45f22d8;  1 drivers
L_00000215b45f2128 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000215b45e4560_0 .net/2u *"_ivl_4", 31 0, L_00000215b45f2128;  1 drivers
v00000215b45e50a0_0 .net *"_ivl_6", 0 0, L_00000215b45f1d90;  1 drivers
v00000215b45e4920_0 .net *"_ivl_8", 31 0, L_00000215b45f1b10;  1 drivers
v00000215b45e4420_0 .net "a1", 4 0, L_00000215b45f1430;  alias, 1 drivers
v00000215b45e5460_0 .net "a2", 4 0, L_00000215b45f02b0;  alias, 1 drivers
v00000215b45e5140_0 .net "a3", 4 0, L_00000215b45f1ed0;  alias, 1 drivers
v00000215b45e5960_0 .net "clk", 0 0, v00000215b45ec360_0;  alias, 1 drivers
v00000215b45e5a00_0 .var/i "i", 31 0;
v00000215b45e4ba0_0 .net "rd1", 31 0, L_00000215b45f00d0;  alias, 1 drivers
v00000215b45e5aa0_0 .net "rd2", 31 0, L_00000215b45f0d50;  alias, 1 drivers
v00000215b45e4c40 .array "registers", 31 0, 31 0;
v00000215b45e53c0_0 .net "wd3", 31 0, L_00000215b45f08f0;  alias, 1 drivers
v00000215b45e49c0_0 .net "we3", 0 0, v00000215b4586630_0;  alias, 1 drivers
L_00000215b45f1110 .concat [ 5 27 0 0], L_00000215b45f1430, L_00000215b45f20e0;
L_00000215b45f1d90 .cmp/ne 32, L_00000215b45f1110, L_00000215b45f2128;
L_00000215b45f1b10 .array/port v00000215b45e4c40, L_00000215b45f12f0;
L_00000215b45f12f0 .concat [ 5 2 0 0], L_00000215b45f1430, L_00000215b45f2170;
L_00000215b45f00d0 .functor MUXZ 32, L_00000215b45f21b8, L_00000215b45f1b10, L_00000215b45f1d90, C4<>;
L_00000215b45f1cf0 .concat [ 5 27 0 0], L_00000215b45f02b0, L_00000215b45f2200;
L_00000215b45f1e30 .cmp/ne 32, L_00000215b45f1cf0, L_00000215b45f2248;
L_00000215b45f1f70 .array/port v00000215b45e4c40, L_00000215b45f0850;
L_00000215b45f0850 .concat [ 5 2 0 0], L_00000215b45f02b0, L_00000215b45f2290;
L_00000215b45f0d50 .functor MUXZ 32, L_00000215b45f22d8, L_00000215b45f1f70, L_00000215b45f1e30, C4<>;
S_00000215b4548390 .scope module, "shift_adder" "SHIFTER" 3 95, 4 9 0, S_00000215b458be40;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in";
    .port_info 1 /OUTPUT 32 "dout";
P_00000215b457aea0 .param/l "IN_LEN" 0 4 9, +C4<00000000000000000000000000100000>;
P_00000215b457aed8 .param/l "OUT_LEN" 0 4 9, +C4<00000000000000000000000000100000>;
v00000215b45e4100_0 .net *"_ivl_2", 29 0, L_00000215b45f0670;  1 drivers
L_00000215b45f2440 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000215b45e41a0_0 .net *"_ivl_4", 1 0, L_00000215b45f2440;  1 drivers
v00000215b45e4740_0 .net "dout", 31 0, L_00000215b45f0990;  alias, 1 drivers
v00000215b45e4240_0 .net "in", 31 0, L_00000215b45f0710;  alias, 1 drivers
L_00000215b45f0670 .part L_00000215b45f0710, 0, 30;
L_00000215b45f0990 .concat [ 2 30 0 0], L_00000215b45f2440, L_00000215b45f0670;
S_00000215b45ea090 .scope module, "shift_jump" "SHIFTER" 3 92, 4 9 0, S_00000215b458be40;
 .timescale 0 0;
    .port_info 0 /INPUT 26 "in";
    .port_info 1 /OUTPUT 28 "dout";
P_00000215b457baa0 .param/l "IN_LEN" 0 4 9, +C4<00000000000000000000000000011010>;
P_00000215b457bad8 .param/l "OUT_LEN" 0 4 9, +C4<00000000000000000000000000011100>;
v00000215b45ec860_0 .net *"_ivl_0", 27 0, L_00000215b45f1390;  1 drivers
L_00000215b45f23b0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000215b45ebbe0_0 .net *"_ivl_3", 1 0, L_00000215b45f23b0;  1 drivers
v00000215b45eb820_0 .net *"_ivl_6", 25 0, L_00000215b45f1610;  1 drivers
L_00000215b45f23f8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000215b45eb0a0_0 .net *"_ivl_8", 1 0, L_00000215b45f23f8;  1 drivers
v00000215b45ecea0_0 .net "dout", 27 0, L_00000215b45f16b0;  alias, 1 drivers
v00000215b45ec900_0 .net "in", 25 0, L_00000215b45f0530;  1 drivers
L_00000215b45f1390 .concat [ 26 2 0 0], L_00000215b45f0530, L_00000215b45f23b0;
L_00000215b45f1610 .part L_00000215b45f1390, 0, 26;
L_00000215b45f16b0 .concat [ 2 26 0 0], L_00000215b45f23f8, L_00000215b45f1610;
S_00000215b45eaea0 .scope module, "sign_ex" "SIGN_EXTEND" 3 86, 4 1 0, S_00000215b458be40;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "din";
    .port_info 1 /OUTPUT 32 "dout";
v00000215b45ece00_0 .net *"_ivl_1", 0 0, L_00000215b45f1a70;  1 drivers
v00000215b45eb8c0_0 .net *"_ivl_2", 15 0, L_00000215b45f0490;  1 drivers
v00000215b45eb3c0_0 .net "din", 15 0, L_00000215b45f14d0;  alias, 1 drivers
v00000215b45ebd20_0 .net "dout", 31 0, L_00000215b45f0710;  alias, 1 drivers
L_00000215b45f1a70 .part L_00000215b45f14d0, 15, 1;
LS_00000215b45f0490_0_0 .concat [ 1 1 1 1], L_00000215b45f1a70, L_00000215b45f1a70, L_00000215b45f1a70, L_00000215b45f1a70;
LS_00000215b45f0490_0_4 .concat [ 1 1 1 1], L_00000215b45f1a70, L_00000215b45f1a70, L_00000215b45f1a70, L_00000215b45f1a70;
LS_00000215b45f0490_0_8 .concat [ 1 1 1 1], L_00000215b45f1a70, L_00000215b45f1a70, L_00000215b45f1a70, L_00000215b45f1a70;
LS_00000215b45f0490_0_12 .concat [ 1 1 1 1], L_00000215b45f1a70, L_00000215b45f1a70, L_00000215b45f1a70, L_00000215b45f1a70;
L_00000215b45f0490 .concat [ 4 4 4 4], LS_00000215b45f0490_0_0, LS_00000215b45f0490_0_4, LS_00000215b45f0490_0_8, LS_00000215b45f0490_0_12;
L_00000215b45f0710 .concat [ 16 16 0 0], L_00000215b45f14d0, L_00000215b45f0490;
    .scope S_00000215b4555b20;
T_0 ;
    %wait E_00000215b457eb10;
    %load/vec4 v00000215b45e55a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000215b45e44c0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v00000215b45e5f00_0;
    %assign/vec4 v00000215b45e44c0_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_00000215b45532d0;
T_1 ;
    %vpi_call 7 7 "$readmemb", "instr.txt", v00000215b4586130 {0 0 0};
    %end;
    .thread T_1;
    .scope S_00000215b453c710;
T_2 ;
    %wait E_00000215b457edd0;
    %load/vec4 v00000215b45872b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %jmp T_2.6;
T_2.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000215b4586090_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v00000215b4585870_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000215b4585af0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000215b4587030_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000215b4586e50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000215b45859b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000215b45863b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000215b4586630_0, 0, 1;
    %jmp T_2.6;
T_2.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000215b4586090_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000215b4585870_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000215b4585af0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000215b4587030_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000215b4586e50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000215b45859b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000215b45863b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000215b4586630_0, 0, 1;
    %jmp T_2.6;
T_2.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000215b4586090_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000215b4585870_0, 0, 2;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v00000215b4585af0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000215b4587030_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000215b4586e50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000215b45859b0_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v00000215b45863b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000215b4586630_0, 0, 1;
    %jmp T_2.6;
T_2.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000215b4586090_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v00000215b4585870_0, 0, 2;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v00000215b4585af0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000215b4587030_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000215b4586e50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000215b45859b0_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v00000215b45863b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000215b4586630_0, 0, 1;
    %jmp T_2.6;
T_2.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000215b4586090_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000215b4585870_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000215b4585af0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000215b4587030_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000215b4586e50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000215b45859b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000215b45863b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000215b4586630_0, 0, 1;
    %jmp T_2.6;
T_2.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000215b4586090_0, 0, 1;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v00000215b4585870_0, 0, 2;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v00000215b4585af0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000215b4587030_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v00000215b4586e50_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v00000215b45859b0_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v00000215b45863b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000215b4586630_0, 0, 1;
    %jmp T_2.6;
T_2.6 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_00000215b4555cb0;
T_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000215b45e5a00_0, 0, 32;
T_3.0 ;
    %load/vec4 v00000215b45e5a00_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_3.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v00000215b45e5a00_0;
    %store/vec4a v00000215b45e4c40, 4, 0;
    %load/vec4 v00000215b45e5a00_0;
    %addi 1, 0, 32;
    %store/vec4 v00000215b45e5a00_0, 0, 32;
    %jmp T_3.0;
T_3.1 ;
    %end;
    .thread T_3;
    .scope S_00000215b4555cb0;
T_4 ;
    %wait E_00000215b457de50;
    %load/vec4 v00000215b45e49c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v00000215b45e5140_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_4.2, 8;
    %load/vec4 v00000215b45e53c0_0;
    %jmp/1 T_4.3, 8;
T_4.2 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_4.3, 8;
 ; End of false expr.
    %blend;
T_4.3;
    %load/vec4 v00000215b45e5140_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v00000215b45e4c40, 4, 0;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_00000215b4551550;
T_5 ;
    %wait E_00000215b457e8d0;
    %load/vec4 v00000215b4586810_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v00000215b45864f0_0, 0, 1;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v00000215b4586270_0, 0, 32;
    %jmp T_5.6;
T_5.0 ;
    %load/vec4 v00000215b4586310_0;
    %load/vec4 v00000215b4586450_0;
    %add;
    %store/vec4 v00000215b4586270_0, 0, 32;
    %jmp T_5.6;
T_5.1 ;
    %load/vec4 v00000215b4586310_0;
    %load/vec4 v00000215b4586450_0;
    %sub;
    %store/vec4 v00000215b4586270_0, 0, 32;
    %load/vec4 v00000215b4586310_0;
    %load/vec4 v00000215b4586450_0;
    %sub;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_5.7, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_5.8, 8;
T_5.7 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_5.8, 8;
 ; End of false expr.
    %blend;
T_5.8;
    %pad/s 1;
    %store/vec4 v00000215b45864f0_0, 0, 1;
    %jmp T_5.6;
T_5.2 ;
    %load/vec4 v00000215b4586310_0;
    %load/vec4 v00000215b4586450_0;
    %and;
    %store/vec4 v00000215b4586270_0, 0, 32;
    %jmp T_5.6;
T_5.3 ;
    %load/vec4 v00000215b4586310_0;
    %load/vec4 v00000215b4586450_0;
    %or;
    %store/vec4 v00000215b4586270_0, 0, 32;
    %jmp T_5.6;
T_5.4 ;
    %load/vec4 v00000215b4586310_0;
    %load/vec4 v00000215b4586450_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_5.9, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_5.10, 8;
T_5.9 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_5.10, 8;
 ; End of false expr.
    %blend;
T_5.10;
    %store/vec4 v00000215b4586270_0, 0, 32;
    %jmp T_5.6;
T_5.6 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_00000215b4553140;
T_6 ;
    %wait E_00000215b457de50;
    %load/vec4 v00000215b4585a50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v00000215b45868b0_0;
    %load/vec4 v00000215b45855f0_0;
    %ix/load 5, 2, 0;
    %flag_set/imm 4, 0;
    %shiftr 5;
    %ix/vec4 4;
    %store/vec4a v00000215b4585730, 4, 0;
T_6.0 ;
    %jmp T_6;
    .thread T_6;
    .scope S_00000215b453c580;
T_7 ;
    %wait E_00000215b457e750;
    %load/vec4 v00000215b4586f90_0;
    %load/vec4 v00000215b4587350_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 63, 63, 8;
    %cmp/x;
    %jmp/1 T_7.0, 4;
    %dup/vec4;
    %pushi/vec4 127, 63, 8;
    %cmp/x;
    %jmp/1 T_7.1, 4;
    %dup/vec4;
    %pushi/vec4 224, 64, 8;
    %cmp/x;
    %jmp/1 T_7.2, 4;
    %dup/vec4;
    %pushi/vec4 226, 64, 8;
    %cmp/x;
    %jmp/1 T_7.3, 4;
    %dup/vec4;
    %pushi/vec4 228, 64, 8;
    %cmp/x;
    %jmp/1 T_7.4, 4;
    %dup/vec4;
    %pushi/vec4 229, 64, 8;
    %cmp/x;
    %jmp/1 T_7.5, 4;
    %dup/vec4;
    %pushi/vec4 234, 64, 8;
    %cmp/x;
    %jmp/1 T_7.6, 4;
    %jmp T_7.7;
T_7.0 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v00000215b4587170_0, 0, 3;
    %jmp T_7.7;
T_7.1 ;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v00000215b4587170_0, 0, 3;
    %jmp T_7.7;
T_7.2 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v00000215b4587170_0, 0, 3;
    %jmp T_7.7;
T_7.3 ;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v00000215b4587170_0, 0, 3;
    %jmp T_7.7;
T_7.4 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000215b4587170_0, 0, 3;
    %jmp T_7.7;
T_7.5 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v00000215b4587170_0, 0, 3;
    %jmp T_7.7;
T_7.6 ;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v00000215b4587170_0, 0, 3;
    %jmp T_7.7;
T_7.7 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_00000215b458bcb0;
T_8 ;
    %delay 0, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000215b45ec360_0, 0, 1;
T_8.0 ;
    %delay 5, 0;
    %load/vec4 v00000215b45ec360_0;
    %inv;
    %store/vec4 v00000215b45ec360_0, 0, 1;
    %jmp T_8.0;
    %end;
    .thread T_8;
    .scope S_00000215b458bcb0;
T_9 ;
    %delay 200, 0;
    %vpi_call 2 17 "$finish" {0 0 0};
    %end;
    .thread T_9;
    .scope S_00000215b458bcb0;
T_10 ;
    %vpi_call 2 23 "$dumpfile", "dump.vcd" {0 0 0};
    %vpi_call 2 24 "$dumpvars", 32'sb00000000000000000000000000000001 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000215b45ec400_0, 0, 32;
T_10.0 ;
    %load/vec4 v00000215b45ec400_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_10.1, 5;
    %vpi_call 2 26 "$dumpvars", 32'sb00000000000000000000000000000001, &A<v00000215b45e4c40, v00000215b45ec400_0 > {0 0 0};
    %load/vec4 v00000215b45ec400_0;
    %addi 1, 0, 32;
    %store/vec4 v00000215b45ec400_0, 0, 32;
    %jmp T_10.0;
T_10.1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000215b45ec400_0, 0, 32;
T_10.2 ;
    %load/vec4 v00000215b45ec400_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_10.3, 5;
    %vpi_call 2 28 "$dumpvars", 32'sb00000000000000000000000000000001, &A<v00000215b4585730, v00000215b45ec400_0 > {0 0 0};
    %load/vec4 v00000215b45ec400_0;
    %addi 1, 0, 32;
    %store/vec4 v00000215b45ec400_0, 0, 32;
    %jmp T_10.2;
T_10.3 ;
    %vpi_call 2 30 "$dumpvars", 32'sb00000000000000000000000000000001, v00000215b45ecf40_0 {0 0 0};
    %vpi_call 2 31 "$dumpvars", 32'sb00000000000000000000000000000001, v00000215b45eb780_0 {0 0 0};
    %vpi_call 2 32 "$dumpvars", 32'sb00000000000000000000000000000001, v00000215b45ebc80_0 {0 0 0};
    %vpi_call 2 33 "$dumpvars", 32'sb00000000000000000000000000000001, v00000215b45ebf00_0 {0 0 0};
    %vpi_call 2 34 "$dumpvars", 32'sb00000000000000000000000000000001, v00000215b45ec0e0_0 {0 0 0};
    %vpi_call 2 35 "$dumpvars", 32'sb00000000000000000000000000000001, v00000215b45ebe60_0 {0 0 0};
    %vpi_call 2 36 "$dumpvars", 32'sb00000000000000000000000000000001, v00000215b45eb460_0 {0 0 0};
    %vpi_call 2 37 "$dumpvars", 32'sb00000000000000000000000000000001, v00000215b45ecd60_0 {0 0 0};
    %vpi_call 2 38 "$dumpvars", 32'sb00000000000000000000000000000001, v00000215b45eb640_0 {0 0 0};
    %vpi_call 2 39 "$dumpvars", 32'sb00000000000000000000000000000001, v00000215b45ebfa0_0 {0 0 0};
    %vpi_call 2 40 "$dumpvars", 32'sb00000000000000000000000000000001, v00000215b45ec2c0_0 {0 0 0};
    %end;
    .thread T_10;
    .scope S_00000215b458bcb0;
T_11 ;
    %delay 0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000215b45ec4a0_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000215b45ec4a0_0, 0, 1;
    %end;
    .thread T_11;
# The file index is used to find the file name in the following table.
:file_names 12;
    "N/A";
    "<interactive>";
    "testbench.sv";
    "design.sv";
    "./bit_operations.sv";
    "./ALUDec.sv";
    "./control_unit.sv";
    "./memory.sv";
    "./ALU.sv";
    "./mux.sv";
    "./pc.sv";
    "./register_file.sv";
