# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"RunProgram_tb_time_impl.v" \
"../../../../../MyCPU.srcs/sim_1/new/RegFiles_tb.v" \

# Do not sort compile order
nosort
