Drill report for Sample-Set.kicad_pcb
Created on Mon Nov 21 12:12:41 2016

Copper Layer Stackup:
    =============================================================
    L1 :  F.Cu                      front
    L2 :  B.Cu                      back


Drill file 'Sample-Set.drl' contains
    plated through holes:
    =============================================================
    T1  0.80mm  0.031"  (11 holes)
    T2  1.00mm  0.039"  (4 holes)
    T3  1.00mm  0.039"  (12 holes)
    T4  1.02mm  0.040"  (28 holes)
    T5  4.98mm  0.196"  (62 holes)

    Total plated holes count 117


Not plated through holes are merged with plated holes
    unplated through holes:
    =============================================================
    T6  4.98mm  0.196"  (3 holes)

    Total unplated holes count 3
