
Copyright (C) 1994-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: HAPS (R) ProtoCompiler 100
Build: R-2020.12-SP1-1
Install: /usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1
OS: CentOS Linux 7 (Core)
Hostname: ws42
max virtual memory: unlimited (bytes)
max user processes: 4096
max stack size: 8388608 (bytes)


Database state : /home/course/csr530603/final_project/1.RTL_simulation/UC_LED_DEMO/|sr0
Synopsys ProtoCompiler Partitioner/Router, Version map202012pcp4, Build 193R, Built Apr  8 2022 21:27:09, @4216327


To see more or fewer paths in this report, use option '-report_timing_paths <count>'

Start points with multiple hops: 34
End points with multiple hops: 35
Printing up to 10 paths

Path #1 through net adder_out[16]
Hops  Type*  Bin/TDM  Ratio  Clock/Cell/Net  Cell_Type  
------------------------------------------------------
0            FB1.uA                                     
      Net             1      adder_in[15]               
1            FB1.uB                                     
      Net             1      adder_out[16]              
2            FB1.uA                                     
======================================================
     *Net Flags: A=AsynchReset  B=Bidir/Tristate  C=Clock  D=Direct  F=Feedthrough  P=PortNet 

Path #2 through net adder_out[15]
Hops  Type*  Bin/TDM  Ratio  Clock/Cell/Net  Cell_Type  
------------------------------------------------------
0            FB1.uA                                     
      Net             1      adder_in[15]               
1            FB1.uB                                     
      Net             1      adder_out[15]              
2            FB1.uA                                     
======================================================
     *Net Flags: A=AsynchReset  B=Bidir/Tristate  C=Clock  D=Direct  F=Feedthrough  P=PortNet 

Path #3 through net adder_out[14]
Hops  Type*  Bin/TDM  Ratio  Clock/Cell/Net  Cell_Type  
------------------------------------------------------
0            FB1.uA                                     
      Net             1      adder_in[15]               
1            FB1.uB                                     
      Net             1      adder_out[14]              
2            FB1.uA                                     
======================================================
     *Net Flags: A=AsynchReset  B=Bidir/Tristate  C=Clock  D=Direct  F=Feedthrough  P=PortNet 

Path #4 through net adder_out[10]
Hops  Type*  Bin/TDM  Ratio  Clock/Cell/Net  Cell_Type  
------------------------------------------------------
0            FB1.uA                                     
      Net             1      adder_in[15]               
1            FB1.uB                                     
      Net             1      adder_out[10]              
2            FB1.uA                                     
======================================================
     *Net Flags: A=AsynchReset  B=Bidir/Tristate  C=Clock  D=Direct  F=Feedthrough  P=PortNet 

Path #5 through net adder_out[9]
Hops  Type*  Bin/TDM  Ratio  Clock/Cell/Net  Cell_Type  
------------------------------------------------------
0            FB1.uA                                     
      Net             1      adder_in[15]               
1            FB1.uB                                     
      Net             1      adder_out[9]               
2            FB1.uA                                     
======================================================
     *Net Flags: A=AsynchReset  B=Bidir/Tristate  C=Clock  D=Direct  F=Feedthrough  P=PortNet 

Path #6 through net adder_out[8]
Hops  Type*  Bin/TDM  Ratio  Clock/Cell/Net  Cell_Type  
------------------------------------------------------
0            FB1.uA                                     
      Net             1      adder_in[15]               
1            FB1.uB                                     
      Net             1      adder_out[8]               
2            FB1.uA                                     
======================================================
     *Net Flags: A=AsynchReset  B=Bidir/Tristate  C=Clock  D=Direct  F=Feedthrough  P=PortNet 

Path #7 through net adder_out[5]
Hops  Type*  Bin/TDM  Ratio  Clock/Cell/Net  Cell_Type  
------------------------------------------------------
0            FB1.uA                                     
      Net             1      adder_in[15]               
1            FB1.uB                                     
      Net             1      adder_out[5]               
2            FB1.uA                                     
======================================================
     *Net Flags: A=AsynchReset  B=Bidir/Tristate  C=Clock  D=Direct  F=Feedthrough  P=PortNet 

Path #8 through net adder_out[1]
Hops  Type*  Bin/TDM  Ratio  Clock/Cell/Net  Cell_Type  
------------------------------------------------------
0            FB1.uA                                     
      Net             1      adder_in[15]               
1            FB1.uB                                     
      Net             1      adder_out[1]               
2            FB1.uA                                     
======================================================
     *Net Flags: A=AsynchReset  B=Bidir/Tristate  C=Clock  D=Direct  F=Feedthrough  P=PortNet 

Path #9 through net adder_out[0]
Hops  Type*  Bin/TDM  Ratio  Clock/Cell/Net  Cell_Type  
------------------------------------------------------
0            FB1.uA                                     
      Net             1      adder_in[15]               
1            FB1.uB                                     
      Net             1      adder_out[0]               
2            FB1.uA                                     
======================================================
     *Net Flags: A=AsynchReset  B=Bidir/Tristate  C=Clock  D=Direct  F=Feedthrough  P=PortNet 

Path #10 through net adder_out[4]
Hops  Type*  Bin/TDM  Ratio  Clock/Cell/Net  Cell_Type  
------------------------------------------------------
0            FB1.uA                                     
      Net             1      adder_in[15]               
1            FB1.uB                                     
      Net             1      adder_out[4]               
2            FB1.uA                                     
======================================================
     *Net Flags: A=AsynchReset  B=Bidir/Tristate  C=Clock  D=Direct  F=Feedthrough  P=PortNet 
