[1] Xiangyu Dong, Naveen Muralimanohar, Norm Jouppi, Richard Kaufmann, and
Yuan Xie. Leveraging 3D PCRAM technologies to reduce checkpoint overhead
for future exascale systems. In Proceedings of the Conference on High Performance
Computing Networking, Storage and Analysis, SC ’09, pages 57:1–57:12, New York,
NY, USA, 2009. ACM.
[2] Adrian M. Cauleld, Joel Coburn, Todor Mollov, Arup De, Ameen Akel, Jiahua
He, Arun Jagatheesan, Rajesh K. Gupta, Allan Snavely, and Steven Swanson. Understanding the impact of emerging non-volatile memories on high-performance,
IO-intensive computing. In Proceedings of the 2010 ACM/IEEE International Conference for High Performance Computing, Networking, Storage and Analysis, SC
’10, pages 1–11, Washington, DC, USA, 2010. IEEE Computer Society.
[3] Xiaojian Wu and A. L. Narasimha Reddy. SCMFS: A le system for storage class
memory. In Proceedings of 2011 International Conference for High Performance
Computing, Networking, Storage and Analysis, SC ’11, pages 39:1–39:11, New
York, NY, USA, 2011. ACM.
[4] Myoungsoo Jung, Ellis H. Wilson, III, Wonil Choi, John Shalf, Hasan Metin
Aktulga, Chao Yang, Erik Saule, Umit V. Catalyurek, and Mahmut Kandemir.
Exploring the future of out-of-core computing with compute-local non-volatile
memory. In Proceedings of the International Conference on High Performance
Computing, Networking, Storage and Analysis, SC ’13, pages 75:1–75:11, New
York, NY, USA, 2013. ACM.
[5] Doe Hyun Yoon, Jichuan Chang, Robert S. Schreiber, and Norman P. Jouppi.
Practical nonvolatile multilevel-cell phase change memory. In Proceedings of the
International Conference on High Performance Computing, Networking, Storage
and Analysis, SC ’13, pages 21:1–21:12, New York, NY, USA, 2013. ACM.
[6] Hyojun Kim, Sangeetha Seshadri, Clement L. Dickey, and Lawrence Chiu. Evaluating phase change memory for enterprise storage systems: A study of caching
and tiering approaches. In Proceedings of the 12th USENIX Conference on File and
Storage Technologies (FAST 14), pages 33–45, Santa Clara, CA, 2014. USENIX.
[7] Subramanya R. Dulloor, Sanjay Kumar, Anil Keshavamurthy, Philip Lantz,
Dheeraj Reddy, Rajesh Sankaran, and Je Jackson. System software for persistent memory. In Proceedings of the Ninth European Conference on Computer
Systems, EuroSys ’14, pages 15:1–15:15, New York, NY, USA, 2014. ACM.
[8] Xinning Wang, Bin Wang, Zhuo Liu, and Weikuan Yu. Preserving row buer
locality for PCM wear-leveling under massive parallelism. In Proceedings of the
2015 IEEE 23rd International Symposium on Modeling, Analysis, and Simulation
of Computer and Telecommunication Systems, MASCOTS ’15, pages 198–207,
Washington, DC, USA, 2015. IEEE Computer Society.
[9] Yiying Zhang, Jian Yang, Amirsaman Memaripour, and Steven Swanson. Mojim:
A reliable and highly-available non-volatile memory system. In Proceedings of
the Twentieth International Conference on Architectural Support for Programming
Languages and Operating Systems, ASPLOS ’15, pages 3–18, New York, NY, USA,
2015. ACM.
[10] Jian Xu and Steven Swanson. NOVA: A log-structured le system for hybrid
volatile/non-volatile main memories. In 14th USENIX Conference on File and
Storage Technologies (FAST 16), pages 323–338, Santa Clara, CA, February 2016.
USENIX Association.
[11] Jeremy Condit, Edmund B. Nightingale, Christopher Frost, Engin Ipek, Benjamin
Lee, Doug Burger, and Derrick Coetzee. Better I/O through byte-addressable,
persistent memory. In SOSP ’09, pages 133–146, New York, NY, USA, 2009. ACM.
[12] Jun Yang, Qingsong Wei, Cheng Chen, Chundong Wang, Khai Leong Yong, and
Bingsheng He. NV-Tree: Reducing consistency cost for NVM-based single level
systems. In Proceedings of the 13th USENIX Conference on File and Storage Technologies, FAST’15, pages 167–181, Berkeley, CA, USA, 2015. USENIX Association.
[13] Ren-Shuo Liu, De-Yu Shen, Chia-Lin Yang, Shun-Chih Yu, and ChengYuan Michael Wang. NVM Duet: Unied working memory and persistent store
architecture. SIGARCH Comput. Archit. News, 42(1):455–470, February 2014.
[14] Cheng Chen, Jun Yang, Qingsong Wei, Chundong Wang, and Mingdi Xue. Finegrained metadata journaling on NVM. In Mass Storage Systems and Technologies,
2016 32nd Symposium on, MSST ’16, pages 1–12. IEEE, May 2016.
[15] Timothy Bisson, Scott A. Brandt, and Darrell D. E. Long. NVCache: Increasing
the eectiveness of disk spin-down algorithms with caching. In Proceedings of
the 14th IEEE International Symposium on Modeling, Analysis, and Simulation,
MASCOTS ’06, pages 422–432, Washington, DC, USA, 2006. IEEE.
[16] Qing Yang and Jin Ren. I-CASH: Intelligently coupled array of SSD and HDD. In
Proceedings of the 2011 IEEE 17th International Symposium on High Performance
Computer Architecture, HPCA ’11, pages 278–289, Washington, DC, USA, 2011.
IEEE Computer Society.
[17] Mohit Saxena, Michael M. Swift, and Yiying Zhang. FlashTier: A lightweight,
consistent and durable storage cache. In Proceedings of the 7th ACM European
Conference on Computer Systems, EuroSys ’12, pages 267–280, New York, NY,
USA, 2012. ACM.
[18] Dong Li, Jerey S. Vetter, Gabriel Marin, Collin McCurdy, Cristian Cira, Zhuo
Liu, and Weikuan Yu. Identifying opportunities for byte-addressable non-volatile
memory in extreme-scale scientic applications. In Proceedings of the 2012 IEEE
26th International Parallel and Distributed Processing Symposium, IPDPS ’12, pages
945–956, Washington, DC, USA, 2012. IEEE Computer Society.
[19] Yiying Zhang, Gokul Soundararajan, Mark W. Storer, Lakshmi N. Bairavasundaram, Sethuraman Subbiah, Andrea C. Arpaci-Dusseau, and Remzi H. ArpaciDusseau. Warming up storage-level caches with Bonre. In Proceedings of the
11th USENIX Conference on File and Storage Technologies, FAST’13, pages 59–72,
Berkeley, CA, USA, 2013. USENIX Association.
[20] Cheng Li, Philip Shilane, Fred Douglis, Hyong Shim, Stephen Smaldone, and
Grant Wallace. Nitro: A capacity-optimized SSD cache for primary storage. In
Proceedings of the 2014 USENIX Conference on USENIX Annual Technical Conference, USENIX ATC’14, pages 501–512, Berkeley, CA, USA, 2014. USENIX.
[21] Yongseok Oh, Eunjae Lee, Choulseung Hyun, Jongmoo Choi, Donghee Lee,
and Sam H. Noh. Enabling cost-eective ash based caching with an array
of commodity SSDs. In Proceedings of the 16th Annual Middleware Conference,
Middleware ’15, pages 63–74, New York, NY, USA, 2015. ACM.
[22] Dulcardo Arteaga, Jorge Cabrera, Jing Xu, Swaminathan Sundararaman, and
Ming Zhao. CloudCache: On-demand ash cache management for cloud computing. In Proceedings of the 14th Usenix Conference on File and Storage Technologies,
FAST’16, pages 355–369, Berkeley, CA, USA, 2016. USENIX Association.
[23] David A. Holland, Elaine Angelino, Gideon Wald, and Margo I. Seltzer. Flash
caching on the storage client. In Proceedings of the 2013 USENIX Conference
on Annual Technical Conference, USENIX ATC’13, pages 127–138, Berkeley, CA,
USA, 2013. USENIX Association.
[24] Kent Overstreet. Linux bcache. http://bcache.evilpiepirate.org/.
[25] Adam Sweeney, Doug Doucette, Wei Hu, Curtis Anderson, Mike Nishimoto,
and Geo Peck. Scalability in the XFS le system. In Proceedings of the 1996
USENIX Annual Technical Conference, ATC ’96, pages 1–14, Berkeley, CA, USA,
1996. USENIX Association.
[26] David A Solomon. Inside Windows NT (Microsoft programming series), 1998.
[27] Stephen Tweedie. Ext3, journaling lesystem. In Proceedings of the Linux
Symposium, pages 24–29, 2000.
[28] Avantika Mathur, Mingming Cao, Suparna Bhattacharya, Andreas Dilger, Alex
Tomas, and Laurent Vivier. The new ext4 lesystem: current status and future
plans. In Proceedings of the Linux Symposium, volume 2, pages 21–33, 2007.
[29] Vijayan Prabhakaran, Andrea C. Arpaci-Dusseau, and Remzi H. Arpaci-Dusseau.
Analysis and evolution of journaling le systems. In Proceedings of the Annual
Conference on USENIX Annual Technical Conference, ATEC ’05, pages 105–120,
Berkeley, CA, USA, 2005. USENIX Association.
[30] Vijay Chidambaram, Thanumalayan Sankaranarayana Pillai, Andrea C. ArpaciDusseau, and Remzi H. Arpaci-Dusseau. Optimistic crash consistency. In Proceedings of the Twenty-Fourth ACM Symposium on Operating Systems Principles,
SOSP ’13, pages 228–243, New York, NY, USA, 2013. ACM.
[31] Eunji Lee, Hyokyung Bahn, and Sam H. Noh. Unioning of the buer cache and
journaling layers with non-volatile memory. In Proceedings of the 11th USENIX
Conference on File and Storage Technologies, FAST’13, pages 73–80, Berkeley, CA,
USA, 2013. USENIX Association.
[32] Youyou Lu, Jiwu Shu, and Peng Zhu. TxCache: Transactional cache using byteaddressable non-volatile memories in SSDs. In Non-Volatile Memory Systems and
Applications Symposium (NVMSA), 2014 IEEE, pages 1–6, Aug 2014.
[33] Moinuddin K. Qureshi, Vijayalakshmi Srinivasan, and Jude A. Rivers. Scalable
high performance main memory system using phase-change memory technology. In Proceedings of the 36th Annual International Symposium on Computer
Architecture, ISCA ’09, pages 24–33, New York, NY, USA, 2009. ACM.
[34] Benjamin C. Lee, Engin Ipek, Onur Mutlu, and Doug Burger. Architecting phase
change memory as a scalable DRAM alternative. In Proceedings of the 36th Annual
International Symposium on Computer Architecture, ISCA ’09, pages 2–13, New
York, NY, USA, 2009. ACM.
[35] Ping Zhou, Bo Zhao, Jun Yang, and Youtao Zhang. A durable and energy ecient
main memory using phase change memory technology. In Proceedings of the
36th Annual International Symposium on Computer Architecture, ISCA ’09, pages
14–23, New York, NY, USA, 2009. ACM.
[36] Zhenyu Sun, Xiuyuan Bi, Hai (Helen) Li, Weng-Fai Wong, Zhong-Liang Ong,
Xiaochun Zhu, and Wenqing Wu. Multi retention level STT-RAM cache designs
with a dynamic refresh scheme. In Proceedings of the 44th Annual IEEE/ACM
International Symposium on Microarchitecture, MICRO-44, pages 329–338, New
York, NY, USA, 2011. ACM.
[37] Cong Xu, Dimin Niu, Naveen Muralimanohar, Norman P. Jouppi, and Yuan Xie.
Understanding the trade-os in multi-level cell ReRAM memory design. In
Proceedings of the 50th Annual Design Automation Conference, DAC ’13, pages
108:1–108:6, New York, NY, USA, 2013. ACM.
[38] Micron and Intel. 3D XPoint technology.
http://www.micron.com/about/innovations/3d-xpoint-technology.
[39] Haris Volos, Andres Jaan Tack, and Michael M. Swift. Mnemosyne: Lightweight
persistent memory. In Proceedings of the Sixteenth International Conference
on Architectural Support for Programming Languages and Operating Systems,
ASPLOS XVI, pages 91–104, New York, NY, USA, 2011. ACM.
[40] Kumud Bhandari, Dhruva R. Chakrabarti, and Hans-J. Boehm. Implications of
CPU caching on byte-addressable non-volatile memory programming. Technical
Report HPL-2012-236, HP Laboratories, December 2012.
[41] Chundong Wang, Qingsong Wei, Jun Yang, Cheng Chen, and Mingdi Xue. How
to be consistent with persistent memory? an evaluation approach. In 2015 IEEE
International Conference on Networking, Architecture and Storage (NAS), pages
186–194, Aug 2015.
[42] Ioan Stefanovici, Eno Thereska, Greg O’Shea, Bianca Schroeder, Hitesh Ballani,
Thomas Karagiannis, Antony Rowstron, and Tom Talpey. Software-dened
caching: Managing caches in multi-tenant data centers. In Proceedings of the
Sixth ACM Symposium on Cloud Computing, SoCC ’15, pages 174–181, New York,
NY, USA, 2015. ACM.
[43] Oracle Corporation. Lustre. http://lustre.org/, December 2016.
[44] The Apache Software Foundation (ASF). Hadoop distributed le system (HDFS).
https://hadoop.apache.org/docs/r1.2.1/hdfs_design.html, March 2017.
[45] Red Hat Inc. GlusterFS. https://www.gluster.org/, April 2017.
[46] Fraunhofer Center. BeeGFS. http://www.beegfs.com, December 2016.
[47] Ceph Community. Ceph le system. http://docs.ceph.com/docs/master/cephfs/,
January 2017.
[48] Vijay Chidambaram, Tushar Sharma, Andrea C. Arpaci-Dusseau, and Remzi H.
Arpaci-Dusseau. Consistency without ordering. In Proceedings of the 10th USENIX
Conference on File and Storage Technologies, FAST’12, pages 101–116, Berkeley,
CA, USA, 2012. USENIX Association.
[49] Spencer Shepler, Eric Kustarz, and Andrew Wilson. Filebench.
http://lebench.sourceforge.net.
[50] Flexible IO (Fio) Tester. Fio. http://freecode.com/projects/o, March 2015.
[51] Vijayan Prabhakaran, Andrea C. Arpaci-Dusseau, and Remzi H. Arpaci-Dusseau.
Model-based failure analysis of journaling le systems. In Proceedings of the 2005
International Conference on Dependable Systems and Networks, DSN ’05, pages
802–811, Washington, DC, USA, 2005. IEEE Computer Society.
[52] Lanyue Lu, Andrea C. Arpaci-Dusseau, Remzi H. Arpaci-Dusseau, and Shan
Lu. A study of linux le system evolution. In Proceedings of the 11th USENIX
Conference on File and Storage Technologies, FAST’13, pages 31–44, Berkeley, CA,
USA, 2013. USENIX Association.
[53] Mohan Srinivasan and Paul Saab. Flashcache: A write back block cache for linux.
https://github.com/facebook/ashcache/, September 2015.
[54] Feng Chen, Michael P Mesnier, and Scott Hahn. A protected block device
for persistent memory. In Mass Storage Systems and Technologies, 2014 30th
Symposium on, MSST ’14, pages 1–12. IEEE, June 2014.
[55] Transaction Processing Performance Council. TPC-C benchmark.
http://www.tpc.org/tpcc/, February 2010.
[56] MySQL. MySQL: The world’s most popular open source database.
https://www.mysql.com/, October 2015.
[57] HammerDB. Hammerdb project. http://www.hammerdb.com/, July 2015.
[58] The Apache Software Foundation (ASF). Teragen and terasort.
https://hadoop.apache.org/docs/r2.7.1/api/org/apache/hadoop/examples/terasort/
package-summary.html, March 2017.
[59] Vijayan Prabhakaran, Thomas L. Rodeheer, and Lidong Zhou. Transactional
ash. In Proceedings of the 8th USENIX Conference on Operating Systems Design
and Implementation, OSDI’08, pages 147–160, Berkeley, CA, USA, 2008. USENIX
Association.
[60] Youyou Lu, Jiwu Shu, Jia Guo, Shuai Li, and Onur Mutlu. LightTx: A lightweight
transactional design in ash-based SSDs to support exible transactions. In 2013
IEEE 31st International Conference on Computer Design (ICCD), pages 115–122,
Oct 2013.
[61] Woon-Hak Kang, Sang-Won Lee, Bongki Moon, Gi-Hwan Oh, and Changwoo
Min. X-FTL: Transactional FTL for sqlite databases. In Proceedings of the 2013
ACM SIGMOD International Conference on Management of Data, SIGMOD ’13,
pages 97–108, New York, NY, USA, 2013. ACM.
[62] Wei Shi, Dongsheng Wang, Zhanye Wang, and Dapeng Ju. Möbius: A high
performance transactional SSD with rich primitives. In Mass Storage Systems
and Technologies, 2014 30th Symposium on, MSST ’14, pages 1–11. IEEE, 2014.
[63] Intel Corporation. Intel NVM library. http://pmem.io/nvml/libpmem/, July 2017.
[64] Ziqi Fan, David H.C. Du, and D. Voigt. H-ARC: A non-volatile memory based
cache policy for solid state drives. In Mass Storage Systems and Technologies, 2014
30th Symposium on, MSST ’14, pages 13–23, June 2014.
[65] Qingsong Wei, Jianxi Chen, and Cheng Chen. Accelerating le system metadata
access with byte-addressable non-volatile memory. ACM Transactions on Storage,
11(3):12:1–12:28, July 2015.
[66] Dushyanth Narayanan and Orion Hodson. Whole-system persistence. In Proceedings of the Seventeenth International Conference on Architectural Support for
Programming Languages and Operating Systems, ASPLOS XVII, pages 401–410,
New York, NY, USA, 2012. ACM.
[67] Jishen Zhao, Sheng Li, Doe Hyun Yoon, Yuan Xie, and Norman P. Jouppi. Kiln:
Closing the performance gap between systems with and without persistence
support. In Proceedings of the 46th Annual IEEE/ACM International Symposium on
Microarchitecture, MICRO-46, pages 421–432, New York, NY, USA, 2013. ACM.
[68] Shivaram Venkataraman, Niraj Tolia, Parthasarathy Ranganathan, and Roy H.
Campbell. Consistent and durable data structures for non-volatile byteaddressable memory. In Proceedings of the 9th USENIX Conference on File and
Stroage Technologies, FAST’11, pages 1–15, Berkeley, CA, USA, 2011. USENIX.
