// Seed: 3522282310
module module_0 (
    input uwire id_0,
    input supply1 id_1,
    input wand id_2,
    output tri1 id_3,
    output tri1 id_4,
    output supply0 id_5,
    input uwire id_6
);
  logic id_8 = id_1;
  assign id_5 = (1);
  wire id_9;
endmodule
module module_1 (
    input wire id_0,
    input uwire id_1,
    output wor id_2,
    output uwire id_3,
    input tri id_4,
    input supply1 id_5,
    output tri id_6,
    input tri0 id_7
);
  module_0 modCall_1 (
      id_7,
      id_5,
      id_5,
      id_2,
      id_6,
      id_6,
      id_5
  );
  assign modCall_1.id_4 = 0;
  logic id_9;
endmodule
