{
 "Files" : [
  {
   "Path" : "E:/FPGA_work/GOWIN/OV5640_LCD480_FIFO/src/cmos_8_16bit.v",
   "Type" : "verilog"
  },
  {
   "Path" : "E:/FPGA_work/GOWIN/OV5640_LCD480_FIFO/src/color_bar.v",
   "Type" : "verilog"
  },
  {
   "Path" : "E:/FPGA_work/GOWIN/OV5640_LCD480_FIFO/src/fifo_hs/video_fifo.v",
   "Type" : "verilog"
  },
  {
   "Path" : "E:/FPGA_work/GOWIN/OV5640_LCD480_FIFO/src/gowin_rpll/cmos_pll.v",
   "Type" : "verilog"
  },
  {
   "Path" : "E:/FPGA_work/GOWIN/OV5640_LCD480_FIFO/src/gowin_rpll/sys_pll.v",
   "Type" : "verilog"
  },
  {
   "Path" : "E:/FPGA_work/GOWIN/OV5640_LCD480_FIFO/src/iic_init/iic_ctrl.sv",
   "Type" : "verilog"
  },
  {
   "Path" : "E:/FPGA_work/GOWIN/OV5640_LCD480_FIFO/src/iic_init/iic_master.sv",
   "Type" : "verilog"
  },
  {
   "Path" : "E:/FPGA_work/GOWIN/OV5640_LCD480_FIFO/src/top.v",
   "Type" : "verilog"
  },
  {
   "Path" : "E:/FPGA_work/GOWIN/OV5640_LCD480_FIFO/src/video_timing_data.v",
   "Type" : "verilog"
  }
 ],
 "IncludePath" : [

 ],
 "LoopLimit" : 2000,
 "ResultFile" : "E:/FPGA_work/GOWIN/OV5640_LCD480_FIFO/impl/temp/rtl_parser.result",
 "Top" : "top",
 "VerilogStd" : "sysv",
 "VhdlStd" : "vhdl_93"
}