Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.2 (win64) Build 1266856 Fri Jun 26 16:35:25 MDT 2015
| Date         : Wed Jul 20 13:04:39 2016
| Host         : AUS206L17 running 64-bit Service Pack 1  (build 7601)
| Command      : report_control_sets -verbose -file finalProject_control_sets_placed.rpt
| Design       : finalProject
| Device       : xc7a35t
-----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |     7 |
| Minimum Number of register sites lost to control set restrictions |    26 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              58 |           19 |
| No           | No                    | Yes                    |               7 |            2 |
| No           | Yes                   | No                     |              17 |            4 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              44 |           16 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------------+---------------------+------------------------------------+------------------+----------------+
|     Clock Signal     |    Enable Signal    |          Set/Reset Signal          | Slice Load Count | Bel Load Count |
+----------------------+---------------------+------------------------------------+------------------+----------------+
|  clock_BUFG          | rg[1][3]_i_1_n_0    | clr_IBUF                           |                1 |              4 |
|  clock_BUFG          | rg[0][3]_i_1_n_0    | clr_IBUF                           |                1 |              4 |
|  clock_BUFG          | ALU/comp[3]_i_1_n_0 | clr_IBUF                           |                1 |              4 |
|  clock_BUFG          |                     | clr_IBUF                           |                2 |              7 |
|  clk100MHz_IBUF_BUFG |                     | DB0/meta_harden_signal_in_i0/SR[0] |                4 |             17 |
|  clock_BUFG          | SEVSEG/charWE       | clr_IBUF                           |               13 |             32 |
|  clk100MHz_IBUF_BUFG |                     |                                    |               19 |             58 |
+----------------------+---------------------+------------------------------------+------------------+----------------+


