
****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/scripts/vitis_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/bin/unwrapped/lnx64.o/vitis_hls'
INFO: [HLS 200-10] For user 'drauch' on host 'kamek.ece.utexas.edu' (Linux_x86_64 version 3.10.0-1160.6.1.el7.x86_64) on Tue Apr 20 20:19:46 CDT 2021
INFO: [HLS 200-10] On os "CentOS Linux release 7.9.2009 (Core)"
INFO: [HLS 200-10] In directory '/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf12/r8_o1'
Sourcing Tcl script 'tdf12.tcl'
INFO: [HLS 200-1510] Running: open_project -reset tdf12_prj 
INFO: [HLS 200-10] Creating and opening project '/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf12/r8_o1/tdf12_prj'.
INFO: [HLS 200-1510] Running: add_files -cflags -I .. -I /home/ecelrc/students/drauch/research/scale-cnn/common -D FAST_COMPILE=0 /home/ecelrc/students/drauch/research/scale-cnn/common/global_defines.h tdf12.cpp 
INFO: [HLS 200-10] Adding design file '/home/ecelrc/students/drauch/research/scale-cnn/common/global_defines.h' to the project
INFO: [HLS 200-10] Adding design file 'tdf12.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb -cflags -I .. -I /home/ecelrc/students/drauch/research/scale-cnn/common/test -I /home/ecelrc/students/drauch/research/scale-cnn/common /home/ecelrc/students/drauch/research/scale-cnn/common/test/tb_utils.cpp ../test/golden.cpp ../test/tb_tdf12.cpp 
INFO: [HLS 200-10] Adding test bench file '/home/ecelrc/students/drauch/research/scale-cnn/common/test/tb_utils.cpp' to the project
INFO: [HLS 200-10] Adding test bench file '../test/golden.cpp' to the project
INFO: [HLS 200-10] Adding test bench file '../test/tb_tdf12.cpp' to the project
INFO: [HLS 200-1510] Running: set_top tdf12_top 
INFO: [HLS 200-1510] Running: open_solution -reset solution1 
INFO: [HLS 200-10] Creating and opening solution '/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf12/r8_o1/tdf12_prj/solution1'.
INFO: [HLS 200-10] Cleaning up the solution database.
WARNING: [HLS 200-40] No /home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf12/r8_o1/tdf12_prj/solution1/solution1.aps file found.
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-1510] Running: set_part xcvu3p-ffvc1517-3-e 
INFO: [HLS 200-10] Setting target device to 'xcvu3p-ffvc1517-3-e'
INFO: [HLS 200-1510] Running: create_clock -period 3 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3ns.
INFO: [HLS 200-1510] Running: set_directive_bind_storage -type ram_s2p -impl uram tdf12_top in_data 
INFO: [HLS 200-1510] Running: set_directive_bind_storage -type ram_s2p -impl uram tdf12_top out_data 
INFO: [HLS 200-1510] Running: set_directive_bind_storage -type ram_2p -impl bram tdf12_top filter_data 
INFO: [HLS 200-1510] Running: set_directive_bind_storage -type ram_2p -impl bram tdf12_top adjustments 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 8 tdf12_top in_data -dim 3 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 8 tdf12_top filter_data -dim 4 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 4 tdf12_top out_data -dim 3 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 4 tdf12_top adjustments -dim 2 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 8 -dim 3 tdf12 ifmap_vec 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 8 -dim 4 tdf12 weight_vecs 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 8 -dim 2 tdf12 products 
INFO: [HLS 200-1510] Running: set_directive_pipeline tdf12_readInputs/IL6 
INFO: [HLS 200-1510] Running: set_directive_unroll -factor 8 tdf12_readInputs/IL6 
INFO: [HLS 200-1510] Running: set_directive_pipeline tdf12_readFilters/FL6 
INFO: [HLS 200-1510] Running: set_directive_unroll -factor 8 tdf12_readFilters/FL6 
INFO: [HLS 200-1510] Running: set_directive_pipeline tdf12_dot_product/DP_OUTER_3 
INFO: [HLS 200-1510] Running: set_directive_unroll -factor 8 tdf12_dot_product/DP_OUTER_3 
INFO: [HLS 200-1510] Running: set_directive_dataflow tdf12/TOP_LOOP 
INFO: [HLS 200-1510] Running: config_op hadd -impl fulldsp -latency 7 
INFO: [HLS 200-1445] Configure operator 'hadd' with implementation style 'fulldsp'.
INFO: [HLS 200-1446] Configure operator 'hadd' with latency 7.
INFO: [HLS 200-1510] Running: config_op hmul -impl maxdsp -latency 4 
INFO: [HLS 200-1445] Configure operator 'hmul' with implementation style 'maxdsp'.
INFO: [HLS 200-1446] Configure operator 'hmul' with latency 4.
INFO: [HLS 200-1510] Running: config_dataflow -strict_mode off 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.11 seconds; current allocated memory: 239.565 MB.
INFO: [HLS 200-10] Analyzing design file 'tdf12.cpp' ... 
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:117:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:118:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:119:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:120:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:121:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:151:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:152:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:153:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:154:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:155:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:156:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:157:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:158:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:159:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:160:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:210:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:211:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:212:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:239:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:240:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:241:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:242:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:243:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:244:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:280:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:281:9
WARNING: [HLS 207-5301] unused parameter 'k': ./tdf12_conv_stages.h:76:37
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 47.89 seconds. CPU system time: 2.8 seconds. Elapsed time: 180.47 seconds; current allocated memory: 242.926 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'tdf12_adjust_value(decimal16, decimal16, decimal16, decimal16)' into 'tdf12_adjust(decimal16*, decimal16*, decimal16 (*) [4], unsigned short)' (./tdf12_conv_stages.h:223:20)
WARNING: [HLS 214-185] The resource pragma (storage) on function argument, in 'call' is unsupported (tdf12.cpp:256:9)
INFO: [HLS 214-186] Unrolling loop 'FL7' (./tdf12_conv_stages.h:50:18) in function 'tdf12_readFilters' completely with a factor of 1 (./tdf12_conv_stages.h:50:18)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_90_2' (./tdf12_conv_stages.h:90:27) in function 'tdf12_writeOutputs_unaligned' completely with a factor of 4 (./tdf12_conv_stages.h:90:27)
INFO: [HLS 214-178] Inlining function 'fp_struct<decimal16>::fp_struct(decimal16)' into 'int generic_signbit<decimal16>(decimal16)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_signbit.h:11:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<decimal16>::__signbit() const' into 'int generic_signbit<decimal16>(decimal16)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_signbit.h:11:0)
INFO: [HLS 214-178] Inlining function 'int generic_signbit<decimal16>(decimal16)' into 'hls::signbit(decimal16)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c++/signbithalf.cpp:7:0)
INFO: [HLS 214-178] Inlining function 'hls::signbit(decimal16)' into 'tdf12_adjust(decimal16*, decimal16*, decimal16 (*) [4], unsigned short)' (./tdf12_conv_stages.h:212:0)
WARNING: [HLS 214-167] The program may have out of bound array access (./tdf12_conv_stages.h:94:37)
WARNING: [HLS 214-167] The program may have out of bound array access (./tdf12_conv_stages.h:94:37)
WARNING: [HLS 214-167] The program may have out of bound array access (./tdf12_conv_stages.h:94:37)
WARNING: [HLS 214-167] The program may have out of bound array access (./tdf12_conv_stages.h:94:37)
INFO: [HLS 214-248] cyclic reshaped array 'out_data' on dimension 3 with 4 (tdf12.cpp:255:139)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 11.18 seconds. CPU system time: 1.17 seconds. Elapsed time: 42.75 seconds; current allocated memory: 244.897 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 244.898 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-501] Unrolling loop 'ADJUST_LOOP' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_signbit.h:12) in function 'tdf12_adjust(decimal16*, decimal16*, decimal16 (*) [4], unsigned short)': changing partial unrolling into complete unrolling since the unrolling factor (=1) is no less than the loop trip count (=1).
INFO: [HLS 200-489] Unrolling loop 'ADJUST_LOOP' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_signbit.h:12) in function 'tdf12_adjust(decimal16*, decimal16*, decimal16 (*) [4], unsigned short)' completely with a factor of 1.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.18 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.38 seconds; current allocated memory: 266.178 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.77 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.37 seconds; current allocated memory: 287.455 MB.
INFO: [XFORM 203-502] Unrolling small iteration loop 'VITIS_LOOP_85_1' (./tdf12_conv_stages.h:85) in function 'tdf12_writeOutputs_unaligned' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'IL_LOOP' (tdf12.cpp:108) in function 'tdf12_accum_3' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'IL_LOOP' (tdf12.cpp:64) in function 'tdf12_accum_2' for pipelining.
INFO: [XFORM 203-502] Unrolling small iteration loop 'DP_OUTER_1' (./tdf12_conv_stages.h:147) in function 'tdf12_dot_product' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'DP_OUTER_2' (./tdf12_conv_stages.h:148) in function 'tdf12_dot_product' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'DP_OUTER_3' (./tdf12_conv_stages.h:149) in function 'tdf12_dot_product' for pipelining.
INFO: [XFORM 203-502] Unrolling small iteration loop 'FL4' (./tdf12_conv_stages.h:47) in function 'tdf12_readFilters' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'FL5' (./tdf12_conv_stages.h:48) in function 'tdf12_readFilters' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'IL_LOOP' (tdf12.cpp:20) in function 'tdf12_accum_1' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_85_1' (./tdf12_conv_stages.h:85) in function 'tdf12_writeOutputs_unaligned' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'WRPC_LOOP' (tdf12.cpp:116) in function 'tdf12_accum_3' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'WRPC_LOOP' (tdf12.cpp:72) in function 'tdf12_accum_2' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'DP_OUTER_1' (./tdf12_conv_stages.h:147) in function 'tdf12_dot_product' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'DP_OUTER_2' (./tdf12_conv_stages.h:148) in function 'tdf12_dot_product' completely with a factor of 1.
INFO: [XFORM 203-501] Unrolling loop 'DP_OUTER_3' (./tdf12_conv_stages.h:149) in function 'tdf12_dot_product' partially with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'DP_INNER' (./tdf12_conv_stages.h:152) in function 'tdf12_dot_product' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'FL4' (./tdf12_conv_stages.h:47) in function 'tdf12_readFilters' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'FL5' (./tdf12_conv_stages.h:48) in function 'tdf12_readFilters' completely with a factor of 1.
INFO: [XFORM 203-501] Unrolling loop 'FL6' (./tdf12_conv_stages.h:49) in function 'tdf12_readFilters' partially with a factor of 8.
INFO: [XFORM 203-501] Unrolling loop 'IL6' (./tdf12_conv_stages.h:25) in function 'tdf12_readInputs' partially with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'WRPC_LOOP' (tdf12.cpp:28) in function 'tdf12_accum_1' completely with a factor of 16.
INFO: [XFORM 203-131] Reshaping array 'in_data' (tdf12.cpp:256) in dimension 3 with a cyclic factor of 8.
INFO: [XFORM 203-131] Reshaping array 'filter_data' (tdf12.cpp:257) in dimension 4 with a cyclic factor of 8.
INFO: [XFORM 203-131] Reshaping array 'adjustments' (tdf12.cpp:258) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'ifmap_vec' (tdf12.cpp:211) in dimension 3 with a cyclic factor 8.
INFO: [XFORM 203-101] Partitioning array 'weight_vecs' (tdf12.cpp:212) in dimension 4 with a cyclic factor 8.
INFO: [XFORM 203-101] Partitioning array 'products' (tdf12.cpp:213) in dimension 2 with a cyclic factor 8.
INFO: [XFORM 203-101] Partitioning array 'sums' (tdf12.cpp:214) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'outputs' (tdf12.cpp:215) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'indices' (tdf12.cpp:218) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'accum1_out_0' (tdf12.cpp:236) in dimension 1 with a cyclic factor 8.
INFO: [XFORM 203-101] Partitioning array 'accum2_out_0' (tdf12.cpp:239) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'accum3_out_0' (tdf12.cpp:242) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'outputRow'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'vals' (tdf12.cpp:112) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'vals' (tdf12.cpp:68) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'vals' (tdf12.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-102] Partitioning array 'ifmap_vec.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'ifmap_vec1.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'ifmap_vec2.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'ifmap_vec3.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'ifmap_vec4.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'ifmap_vec5.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'ifmap_vec6.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'ifmap_vec7.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs1.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs2.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs3.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs4.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs5.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs6.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs7.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs.0.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs1.0.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs2.0.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs3.0.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs4.0.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs5.0.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs6.0.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs7.0.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'ifmap_vec.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'ifmap_vec1.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'ifmap_vec2.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'ifmap_vec3.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'ifmap_vec4.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'ifmap_vec5.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'ifmap_vec6.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'ifmap_vec7.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs8.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs9.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs10.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs11.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs12.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs13.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs14.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs.0.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs8.0.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs9.0.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs10.0.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs11.0.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs12.0.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs13.0.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs14.0.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'ifmap_vec.0' (tdf12.cpp:211) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'ifmap_vec.1' (tdf12.cpp:211) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'ifmap_vec.2' (tdf12.cpp:211) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'ifmap_vec.3' (tdf12.cpp:211) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'ifmap_vec.4' (tdf12.cpp:211) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'ifmap_vec.5' (tdf12.cpp:211) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'ifmap_vec.6' (tdf12.cpp:211) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'ifmap_vec.7' (tdf12.cpp:211) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs.0' (tdf12.cpp:212) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs.1' (tdf12.cpp:212) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs.2' (tdf12.cpp:212) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs.3' (tdf12.cpp:212) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs.4' (tdf12.cpp:212) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs.5' (tdf12.cpp:212) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs.6' (tdf12.cpp:212) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs.7' (tdf12.cpp:212) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'ifmap_vec.0.0' (tdf12.cpp:211) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'ifmap_vec.1.0' (tdf12.cpp:211) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'ifmap_vec.2.0' (tdf12.cpp:211) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'ifmap_vec.3.0' (tdf12.cpp:211) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'ifmap_vec.4.0' (tdf12.cpp:211) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'ifmap_vec.5.0' (tdf12.cpp:211) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'ifmap_vec.6.0' (tdf12.cpp:211) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'ifmap_vec.7.0' (tdf12.cpp:211) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs.0.0' (tdf12.cpp:212) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs.1.0' (tdf12.cpp:212) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs.2.0' (tdf12.cpp:212) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs.3.0' (tdf12.cpp:212) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs.4.0' (tdf12.cpp:212) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs.5.0' (tdf12.cpp:212) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs.6.0' (tdf12.cpp:212) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs.7.0' (tdf12.cpp:212) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs.0.0.0' (tdf12.cpp:212) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs.1.0.0' (tdf12.cpp:212) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs.2.0.0' (tdf12.cpp:212) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs.3.0.0' (tdf12.cpp:212) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs.4.0.0' (tdf12.cpp:212) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs.5.0.0' (tdf12.cpp:212) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs.6.0.0' (tdf12.cpp:212) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs.7.0.0' (tdf12.cpp:212) in dimension 1 automatically.
INFO: [XFORM 203-721] Extract dataflow region from loop TOP_LOOP (tdf12.cpp:208)  of function 'tdf12'.
INFO: [HLS 200-988] Store statement on variable  'sums[0]44' (tdf12.cpp:214) in a dataflow region ( 'dataflow_in_loop_TOP_LOOP' (tdf12.cpp:208:7)) will infer a separate dataflow process. Consider placing this store inside a function.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop_TOP_LOOP' (tdf12.cpp:208:7), detected/extracted 11 process function(s): 
	 'tdf12_get_next_ijk'
	 'tdf12_readInputs'
	 'tdf12_readFilters'
	 'tdf12_dot_product'
	 'tdf12_accum_1'
	 'tdf12_accum_2'
	 'tdf12_accum_3'
	 'tdf12_accum_4'
	 'Block_entry_proc_proc'
	 'tdf12_adjust'
	 'tdf12_writeOutputs_unaligned'.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 2.85 seconds. CPU system time: 0.2 seconds. Elapsed time: 11.22 seconds; current allocated memory: 331.922 MB.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'products[5]' (./tdf12_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'products[6]' (./tdf12_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'products[4]' (./tdf12_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'products[0]' (./tdf12_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'products[7]' (./tdf12_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'products[1]' (./tdf12_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'products[2]' (./tdf12_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'products[3]' (./tdf12_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'products[5]' (./tdf12_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'products[6]' (./tdf12_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'products[4]' (./tdf12_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'products[0]' (./tdf12_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'products[7]' (./tdf12_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'products[1]' (./tdf12_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'products[2]' (./tdf12_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'products[3]' (./tdf12_conv_stages.h:139).
INFO: [HLS 200-472] Inferring partial write operation for 'filter_data' (tdf12.cpp:261:28)
INFO: [HLS 200-472] Inferring partial write operation for 'adjustments' (tdf12.cpp:262:22)
INFO: [HLS 200-472] Inferring partial write operation for 'ifmap_vec[0][0][0]' (./tdf12_conv_stages.h:33:35)
INFO: [HLS 200-472] Inferring partial write operation for 'weight_vecs[0][0][0][0]' (./tdf12_conv_stages.h:55:43)
INFO: [HLS 200-472] Inferring partial write operation for 'products[0]' (./tdf12_conv_stages.h:153:32)
INFO: [HLS 200-472] Inferring partial write operation for 'accum_out[0]' (tdf12.cpp:89:28)
INFO: [HLS 200-472] Inferring partial write operation for 'accum_out[1]' (tdf12.cpp:90:28)
INFO: [HLS 200-472] Inferring partial write operation for 'accum_out[2]' (tdf12.cpp:91:28)
INFO: [HLS 200-472] Inferring partial write operation for 'accum_out[3]' (tdf12.cpp:92:28)
INFO: [HLS 200-472] Inferring partial write operation for 'accum_out[0]' (tdf12.cpp:41:28)
INFO: [HLS 200-472] Inferring partial write operation for 'accum_out[1]' (tdf12.cpp:42:28)
INFO: [HLS 200-472] Inferring partial write operation for 'accum_out[2]' (tdf12.cpp:43:28)
INFO: [HLS 200-472] Inferring partial write operation for 'accum_out[3]' (tdf12.cpp:44:28)
INFO: [HLS 200-472] Inferring partial write operation for 'accum_out[4]' (tdf12.cpp:45:28)
INFO: [HLS 200-472] Inferring partial write operation for 'accum_out[5]' (tdf12.cpp:46:28)
INFO: [HLS 200-472] Inferring partial write operation for 'accum_out[6]' (tdf12.cpp:47:28)
INFO: [HLS 200-472] Inferring partial write operation for 'accum_out[7]' (tdf12.cpp:48:28)
INTERNAL-INFO: never seen llvm instruction 'hsub'(535)
WARNING: [HLS 200-1449] Process tdf12_readInputs has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1.79 seconds. CPU system time: 0.16 seconds. Elapsed time: 5.61 seconds; current allocated memory: 456.908 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'tdf12_top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tdf12_get_next_ijk' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.52 seconds; current allocated memory: 457.312 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 457.491 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tdf12_readInputs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'IL6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'IL6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.69 seconds; current allocated memory: 457.776 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.99 seconds; current allocated memory: 458.154 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tdf12_readFilters' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'FL6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'FL6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.11 seconds; current allocated memory: 458.352 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.79 seconds; current allocated memory: 458.635 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tdf12_dot_product' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DP_OUTER_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'DP_OUTER_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.29 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.8 seconds; current allocated memory: 458.972 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.19 seconds; current allocated memory: 459.456 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tdf12_accum_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'IL_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 11, loop 'IL_LOOP'
WARNING: [HLS 200-871] Estimated clock period (2.236ns) exceeds the target (target clock period: 3ns, clock uncertainty: 0.81ns, effective delay budget: 2.19ns).
Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'tdf12_accum_1' consists of the following:	'hadd' operation ('sum0', tdf12.cpp:33) [63]  (2.24 ns)

Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.58 seconds. CPU system time: 0.01 seconds. Elapsed time: 3.41 seconds; current allocated memory: 459.794 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.46 seconds. CPU system time: 0 seconds. Elapsed time: 2.21 seconds; current allocated memory: 460.323 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tdf12_accum_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'IL_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 19, loop 'IL_LOOP'
WARNING: [HLS 200-871] Estimated clock period (2.236ns) exceeds the target (target clock period: 3ns, clock uncertainty: 0.81ns, effective delay budget: 2.19ns).
Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'tdf12_accum_2' consists of the following:	'hadd' operation ('sum0', tdf12.cpp:77) [59]  (2.24 ns)

Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.6 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.28 seconds; current allocated memory: 460.676 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.47 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.02 seconds; current allocated memory: 461.227 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tdf12_accum_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'IL_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 19, loop 'IL_LOOP'
WARNING: [HLS 200-871] Estimated clock period (2.236ns) exceeds the target (target clock period: 3ns, clock uncertainty: 0.81ns, effective delay budget: 2.19ns).
Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'tdf12_accum_3' consists of the following:	'hadd' operation ('sum0', tdf12.cpp:121) [41]  (2.24 ns)

Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.75 seconds. CPU system time: 0.03 seconds. Elapsed time: 2.28 seconds; current allocated memory: 461.482 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.48 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.31 seconds; current allocated memory: 461.879 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tdf12_accum_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-871] Estimated clock period (2.236ns) exceeds the target (target clock period: 3ns, clock uncertainty: 0.81ns, effective delay budget: 2.19ns).
Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'tdf12_accum_4' consists of the following:	wire read on port 'accum_in_3_read' (tdf12.cpp:140) [6]  (0 ns)
	'hadd' operation ('sum0', tdf12.cpp:141) [10]  (2.24 ns)

Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.51 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.68 seconds; current allocated memory: 461.964 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.09 seconds; current allocated memory: 462.080 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.79 seconds; current allocated memory: 462.110 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.4 seconds; current allocated memory: 462.144 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tdf12_adjust' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-871] Estimated clock period (2.236ns) exceeds the target (target clock period: 3ns, clock uncertainty: 0.81ns, effective delay budget: 2.19ns).
Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'tdf12_adjust' consists of the following:	'hadd' operation ('add_i_i_i', ./tdf12_conv_stages.h:187) [20]  (2.24 ns)

Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.83 seconds; current allocated memory: 462.260 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.61 seconds; current allocated memory: 462.438 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tdf12_writeOutputs_unaligned' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.46 seconds; current allocated memory: 462.620 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.49 seconds; current allocated memory: 462.865 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_TOP_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-871] Estimated clock period (2.236ns) exceeds the target (target clock period: 3ns, clock uncertainty: 0.81ns, effective delay budget: 2.19ns).
Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'dataflow_in_loop_TOP_LOOP' consists of the following:	'call' operation ('_ln245', tdf12.cpp:245) to 'tdf12_accum_4' [89]  (2.24 ns)

Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.41 seconds; current allocated memory: 463.097 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.42 seconds. CPU system time: 0.01 seconds. Elapsed time: 3.2 seconds; current allocated memory: 463.499 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tdf12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 3.27 seconds; current allocated memory: 463.569 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.4 seconds. CPU system time: 0 seconds. Elapsed time: 1.11 seconds; current allocated memory: 463.692 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tdf12_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.12 seconds. CPU system time: 0.02 seconds. Elapsed time: 5.49 seconds; current allocated memory: 463.765 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'filter_data' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'adjustments' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.48 seconds. CPU system time: 0.01 seconds. Elapsed time: 3.19 seconds; current allocated memory: 463.905 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tdf12_get_next_ijk' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'i' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'j' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'k' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'tdf12_get_next_ijk'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.11 seconds. CPU system time: 0.06 seconds. Elapsed time: 5.22 seconds; current allocated memory: 464.168 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tdf12_readInputs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'tdf12_readInputs'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.29 seconds. CPU system time: 0.07 seconds. Elapsed time: 1.41 seconds; current allocated memory: 465.306 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tdf12_readFilters' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'tdf12_readFilters'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.52 seconds. CPU system time: 0.13 seconds. Elapsed time: 1.59 seconds; current allocated memory: 467.004 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tdf12_dot_product' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_5_max_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'tdf12_dot_product'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0.09 seconds. Elapsed time: 1.1 seconds; current allocated memory: 468.590 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tdf12_accum_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_8_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'tdf12_accum_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.73 seconds. CPU system time: 0.12 seconds. Elapsed time: 2.48 seconds; current allocated memory: 470.889 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tdf12_accum_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_8_full_dsp_1': 12 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'tdf12_accum_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.95 seconds. CPU system time: 0.13 seconds. Elapsed time: 3.88 seconds; current allocated memory: 473.303 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tdf12_accum_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_8_full_dsp_1': 6 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'tdf12_accum_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.14 seconds. CPU system time: 0.12 seconds. Elapsed time: 4.72 seconds; current allocated memory: 475.506 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tdf12_accum_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_8_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'tdf12_accum_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.77 seconds. CPU system time: 0.1 seconds. Elapsed time: 2.16 seconds; current allocated memory: 476.943 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.83 seconds; current allocated memory: 477.334 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tdf12_adjust' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_8_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hsub_16ns_16ns_16_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'tdf12_adjust'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.53 seconds; current allocated memory: 477.845 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tdf12_writeOutputs_unaligned' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'outputCount' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'outputChanIdx' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'outputRow_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'outputRow_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'outputRow_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'outputRow_3' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'mul_10s_9ns_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'tdf12_writeOutputs_unaligned'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.42 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.42 seconds; current allocated memory: 478.686 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_TOP_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_TOP_LOOP'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.19 seconds. CPU system time: 0.11 seconds. Elapsed time: 4.71 seconds; current allocated memory: 484.597 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tdf12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'tdf12'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.68 seconds. CPU system time: 0.11 seconds. Elapsed time: 13.38 seconds; current allocated memory: 486.883 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tdf12_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'tdf12_top/dummy_val' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'tdf12_top/out_data' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'tdf12_top' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'tdf12_top'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.94 seconds. CPU system time: 0.03 seconds. Elapsed time: 2.23 seconds; current allocated memory: 487.577 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'tdf12_top_mul_10s_9ns_16_1_1_Multiplier_0'
INFO: [HLS 200-741] Implementing PIPO tdf12_top_dataflow_in_loop_TOP_LOOP_ifmap_vec_0_0_0_memcore using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'tdf12_top_dataflow_in_loop_TOP_LOOP_ifmap_vec_0_0_0_memcore_ram (RAM)' using auto RAMs.
INFO: [HLS 200-740] Implementing PIPO tdf12_top_dataflow_in_loop_TOP_LOOP_products_0_memcore using a separate memory for each block
INFO: [RTMG 210-278] Implementing memory 'tdf12_top_dataflow_in_loop_TOP_LOOP_products_0_memcore_ram (RAM)' using auto RAMs.
INFO: [HLS 200-740] Implementing PIPO tdf12_top_dataflow_in_loop_TOP_LOOP_accum1_out_0_0_memcore using a separate memory for each block
INFO: [RTMG 210-278] Implementing memory 'tdf12_top_dataflow_in_loop_TOP_LOOP_accum1_out_0_0_memcore_ram (RAM)' using auto RAMs.
INFO: [HLS 200-740] Implementing PIPO tdf12_top_dataflow_in_loop_TOP_LOOP_accum2_out_0_0_memcore using a separate memory for each block
INFO: [RTMG 210-278] Implementing memory 'tdf12_top_dataflow_in_loop_TOP_LOOP_accum2_out_0_0_memcore_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'indices_01_c_U(tdf12_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'indices_12_c_U(tdf12_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'indices_23_c_U(tdf12_top_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'indices_23_c1_U(tdf12_top_fifo_w10_d9_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'indices_01_c2_U(tdf12_top_fifo_w4_d9_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'indices_12_c3_U(tdf12_top_fifo_w8_d9_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'accum3_out_0_0_U(tdf12_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'accum3_out_0_1_U(tdf12_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'accum3_out_0_2_U(tdf12_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'accum3_out_0_3_U(tdf12_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_channel_U(tdf12_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sums_0_U(tdf12_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'outputs_0_U(tdf12_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_tdf12_readFilters_U0_U(tdf12_top_start_for_tdf12_readFilters_U0)' using Shift Registers.
WARNING: [RTMG 210-274] Memory 'tdf12_top_in_data' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'tdf12_top_in_data_rom' using ultra ROMs.
INFO: [RTMG 210-278] Implementing memory 'tdf12_top_filter_data_ram (RAM_2P_BRAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'tdf12_top_adjustments_ram (RAM_2P_BRAM)' using block RAMs.
INFO: [HLS 200-741] Implementing PIPO tdf12_top_dataflow_in_loop_TOP_LOOP_ifmap_vec_0_0_0_memcore using a single memory for all blocks
INFO: [HLS 200-740] Implementing PIPO tdf12_top_dataflow_in_loop_TOP_LOOP_products_0_memcore using a separate memory for each block
INFO: [HLS 200-740] Implementing PIPO tdf12_top_dataflow_in_loop_TOP_LOOP_accum1_out_0_0_memcore using a separate memory for each block
INFO: [HLS 200-740] Implementing PIPO tdf12_top_dataflow_in_loop_TOP_LOOP_accum2_out_0_0_memcore using a separate memory for each block
INFO: [HLS 200-741] Implementing PIPO tdf12_top_dataflow_in_loop_TOP_LOOP_ifmap_vec_0_0_0_memcore using a single memory for all blocks
INFO: [HLS 200-740] Implementing PIPO tdf12_top_dataflow_in_loop_TOP_LOOP_products_0_memcore using a separate memory for each block
INFO: [HLS 200-740] Implementing PIPO tdf12_top_dataflow_in_loop_TOP_LOOP_accum1_out_0_0_memcore using a separate memory for each block
INFO: [HLS 200-740] Implementing PIPO tdf12_top_dataflow_in_loop_TOP_LOOP_accum2_out_0_0_memcore using a separate memory for each block
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 7.75 seconds. CPU system time: 3.03 seconds. Elapsed time: 40.76 seconds; current allocated memory: 496.464 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for tdf12_top.
INFO: [VLOG 209-307] Generating Verilog RTL for tdf12_top.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 447.23 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 96.51 seconds. CPU system time: 9.14 seconds. Elapsed time: 379.79 seconds; current allocated memory: 498.425 MB.
INFO: [HLS 200-112] Total CPU user time: 106.42 seconds. Total CPU system time: 14.48 seconds. Total elapsed time: 429.22 seconds; peak allocated memory: 496.464 MB.
INFO: [Common 17-206] Exiting vitis_hls at Tue Apr 20 20:26:52 2021...
