

================================================================
== Vivado HLS Report for 'shiftRowRight'
================================================================
* Date:           Tue Jan 14 16:43:27 2025

* Version:        2018.1 (Build 2188600 on Wed Apr 04 19:04:02 MDT 2018)
* Project:        AES_HLS
* Solution:       aes
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      4.28|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   14|   14|   14|   14|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |    8|    8|         2|          -|          -|     4|    no    |
        |- Loop 2  |    4|    4|         1|          -|          -|     4|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|     56|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       0|     21|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     60|
|Register         |        -|      -|      47|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|      47|    137|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+---+----+
    |         Instance         |        Module        | BRAM_18K| DSP48E| FF| LUT|
    +--------------------------+----------------------+---------+-------+---+----+
    |AESEncrypt_TopFundEe_U24  |AESEncrypt_TopFundEe  |        0|      0|  0|  21|
    +--------------------------+----------------------+---------+-------+---+----+
    |Total                     |                      |        0|      0|  0|  21|
    +--------------------------+----------------------+---------+-------+---+----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+-------+---+----+------------+------------+
    |    Variable Name   | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+-------+---+----+------------+------------+
    |col_1_fu_145_p2     |     +    |      0|  0|  12|           3|           1|
    |col_2_fu_94_p2      |     +    |      0|  0|  12|           3|           1|
    |tmp_cast_fu_104_p2  |     +    |      0|  0|  10|           2|           2|
    |exitcond8_fu_88_p2  |   icmp   |      0|  0|   9|           3|           4|
    |exitcond_fu_139_p2  |   icmp   |      0|  0|   9|           3|           4|
    |tmp_2_fu_163_p2     |    xor   |      0|  0|   4|           3|           4|
    +--------------------+----------+-------+---+----+------------+------------+
    |Total               |          |      0|  0|  56|          17|          16|
    +--------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------+----+-----------+-----+-----------+
    |            Name           | LUT| Input Size| Bits| Total Bits|
    +---------------------------+----+-----------+-----+-----------+
    |AESMatrix_data_V_address0  |  15|          3|    4|         12|
    |ap_NS_fsm                  |  27|          5|    1|          5|
    |col1_reg_77                |   9|          2|    3|          6|
    |col_reg_66                 |   9|          2|    3|          6|
    +---------------------------+----+-----------+-----+-----------+
    |Total                      |  60|         12|   11|         29|
    +---------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------+---+----+-----+-----------+
    |         Name        | FF| LUT| Bits| Const Bits|
    +---------------------+---+----+-----+-----------+
    |ap_CS_fsm            |  4|   0|    4|          0|
    |col1_reg_77          |  3|   0|    3|          0|
    |col_2_reg_224        |  3|   0|    3|          0|
    |col_reg_66           |  3|   0|    3|          0|
    |tempRow_3_V_1_fu_34  |  8|   0|    8|          0|
    |tempRow_3_V_2_fu_38  |  8|   0|    8|          0|
    |tempRow_3_V_3_fu_42  |  8|   0|    8|          0|
    |tempRow_3_V_fu_30    |  8|   0|    8|          0|
    |tmp_reg_229          |  2|   0|    2|          0|
    +---------------------+---+----+-----+-----------+
    |Total                | 47|   0|   47|          0|
    +---------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+---------------------------+-----+-----+------------+------------------+--------------+
|ap_clk                     |  in |    1| ap_ctrl_hs |   shiftRowRight  | return value |
|ap_rst                     |  in |    1| ap_ctrl_hs |   shiftRowRight  | return value |
|ap_start                   |  in |    1| ap_ctrl_hs |   shiftRowRight  | return value |
|ap_done                    | out |    1| ap_ctrl_hs |   shiftRowRight  | return value |
|ap_idle                    | out |    1| ap_ctrl_hs |   shiftRowRight  | return value |
|ap_ready                   | out |    1| ap_ctrl_hs |   shiftRowRight  | return value |
|AESMatrix_data_V_address0  | out |    4|  ap_memory | AESMatrix_data_V |     array    |
|AESMatrix_data_V_ce0       | out |    1|  ap_memory | AESMatrix_data_V |     array    |
|AESMatrix_data_V_we0       | out |    1|  ap_memory | AESMatrix_data_V |     array    |
|AESMatrix_data_V_d0        | out |    8|  ap_memory | AESMatrix_data_V |     array    |
|AESMatrix_data_V_q0        |  in |    8|  ap_memory | AESMatrix_data_V |     array    |
+---------------------------+-----+-----+------------+------------------+--------------+

