{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1596304516107 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "miriv EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"miriv\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1596304516173 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1596304516196 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1596304516196 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "pll:pll_inst\|altpll:altpll_component\|pll Cyclone IV E PLL " "Implemented PLL \"pll:pll_inst\|altpll:altpll_component\|pll\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll:pll_inst\|altpll:altpll_component\|_clk0 3 2 0 0 " "Implementing clock multiplication of 3, clock division of 2, and phase shift of 0 degrees (0 ps) for pll:pll_inst\|altpll:altpll_component\|_clk0 port" {  } { { "altpll.tdf" "" { Text "/opt/quartus_18.1/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "" "" { Generic "/homes/d11775812/comp_arch/template/quartus/" { { 0 { 0 ""} 0 2081 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1596304516247 ""}  } { { "altpll.tdf" "" { Text "/opt/quartus_18.1/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "" "" { Generic "/homes/d11775812/comp_arch/template/quartus/" { { 0 { 0 ""} 0 2081 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1596304516247 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1596304516539 ""}
{ "Info" "IFITCC_FITCC_QIC_PARTITION_SUMMARY" "10.41 1 0 4 " "Fitter is preserving placement for 10.41 percent of the design from 1 Post-Fit partition(s) and 0 imported partition(s) of 4 total partition(s)" {  } {  } 0 171122 "Fitter is preserving placement for %1!s! percent of the design from %2!d! Post-Fit partition(s) and %3!d! imported partition(s) of %4!d! total partition(s)" 0 0 "Fitter" 0 -1 1596304516607 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1596304516642 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1596304516642 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1596304516642 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1596304516642 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1596304516642 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1596304516642 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1596304516642 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1596304516642 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1596304516642 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1596304516642 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "/opt/quartus_18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/quartus_18.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "/homes/d11775812/comp_arch/template/quartus/" { { 0 { 0 ""} 0 8971 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1596304516676 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "/opt/quartus_18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/quartus_18.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "/homes/d11775812/comp_arch/template/quartus/" { { 0 { 0 ""} 0 8973 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1596304516676 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "/opt/quartus_18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/quartus_18.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "/homes/d11775812/comp_arch/template/quartus/" { { 0 { 0 ""} 0 8975 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1596304516676 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "/opt/quartus_18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/quartus_18.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "/homes/d11775812/comp_arch/template/quartus/" { { 0 { 0 ""} 0 8977 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1596304516676 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "/opt/quartus_18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/quartus_18.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "/homes/d11775812/comp_arch/template/quartus/" { { 0 { 0 ""} 0 8979 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1596304516676 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1596304516676 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1596304516678 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1596304517549 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1596304518581 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1596304518581 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1596304518581 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "top " "Entity top" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1596304518581 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1596304518581 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1596304518581 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1596304518581 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "altera_reserved_tck " "Overwriting existing clock: altera_reserved_tck" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Fitter" 0 -1 1596304518600 ""}
{ "Info" "ISTA_SDC_FOUND" "miriv.sdc " "Reading SDC File: 'miriv.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1596304518601 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll_inst\|altpll_component\|pll\|inclk\[0\]\} -divide_by 2 -multiply_by 3 -duty_cycle 50.00 -name \{pll_inst\|altpll_component\|pll\|clk\[0\]\} \{pll_inst\|altpll_component\|pll\|clk\[0\]\} " "create_generated_clock -source \{pll_inst\|altpll_component\|pll\|inclk\[0\]\} -divide_by 2 -multiply_by 3 -duty_cycle 50.00 -name \{pll_inst\|altpll_component\|pll\|clk\[0\]\} \{pll_inst\|altpll_component\|pll\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1596304518604 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1596304518604 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1596304518604 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1596304518634 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1596304518635 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 3 clocks " "Found 3 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1596304518635 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1596304518635 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1596304518635 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000      clk_pin " "  20.000      clk_pin" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1596304518635 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  13.333 pll_inst\|altpll_component\|pll\|clk\[0\] " "  13.333 pll_inst\|altpll_component\|pll\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1596304518635 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1596304518635 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176354 "Promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1596304519201 ""}  } { { "temporary_test_loc" "" { Generic "/homes/d11775812/comp_arch/template/quartus/" { { 0 { 0 ""} 0 8634 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176352 "Promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1596304519201 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL" "pll:pll_inst\|altpll:altpll_component\|_clk0 (placed in counter C0 of PLL_1) " "Promoted node pll:pll_inst\|altpll:altpll_component\|_clk0 (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL_FANOUTS" "dev:dev_inst\|clk~clkctrl Global Clock CLKCTRL_G3 " "Promoted dev:dev_inst\|clk~clkctrl to use location or clock signal Global Clock CLKCTRL_G3" {  } { { "bootloader.qxp" "" { Text "/homes/d11775812/comp_arch/template/quartus/bootloader.qxp" -1 0 0 } } { "temporary_test_loc" "" { Generic "/homes/d11775812/comp_arch/template/quartus/" { { 0 { 0 ""} 0 8367 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176354 "Promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1596304519201 ""}  } { { "altpll.tdf" "" { Text "/opt/quartus_18.1/quartus/libraries/megafunctions/altpll.tdf" 539 3 0 } } { "temporary_test_loc" "" { Generic "/homes/d11775812/comp_arch/template/quartus/" { { 0 { 0 ""} 0 2081 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176352 "Promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1596304519201 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL" "res_n~input  " "Promoted node res_n~input " { { "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL_FANOUTS" "res_n~clkctrl0 Global Clock " "Promoted res_n~clkctrl0 to use location or clock signal Global Clock" {  } { { "top.vhd" "" { Text "/homes/d11775812/comp_arch/template/quartus/top.vhd" 8 0 0 } } { "temporary_test_loc" "" { Generic "/homes/d11775812/comp_arch/template/quartus/" { { 0 { 0 ""} 0 8964 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176354 "Promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1596304519202 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dev:dev_inst\|devices:inst\|serial_port_wrapper:uart\|serial_port:sp\|serial_port_rx_fsm:rx_fsm_inst\|data_int\[0\] " "Destination node dev:dev_inst\|devices:inst\|serial_port_wrapper:uart\|serial_port:sp\|serial_port_rx_fsm:rx_fsm_inst\|data_int\[0\]" {  } { { "bootloader.qxp" "" { Text "/homes/d11775812/comp_arch/template/quartus/bootloader.qxp" -1 0 0 } } { "temporary_test_loc" "" { Generic "/homes/d11775812/comp_arch/template/quartus/" { { 0 { 0 ""} 0 6331 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1596304519202 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dev:dev_inst\|devices:inst\|serial_port_wrapper:uart\|serial_port:sp\|serial_port_rx_fsm:rx_fsm_inst\|data_int\[1\] " "Destination node dev:dev_inst\|devices:inst\|serial_port_wrapper:uart\|serial_port:sp\|serial_port_rx_fsm:rx_fsm_inst\|data_int\[1\]" {  } { { "bootloader.qxp" "" { Text "/homes/d11775812/comp_arch/template/quartus/bootloader.qxp" -1 0 0 } } { "temporary_test_loc" "" { Generic "/homes/d11775812/comp_arch/template/quartus/" { { 0 { 0 ""} 0 6330 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1596304519202 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dev:dev_inst\|devices:inst\|serial_port_wrapper:uart\|serial_port:sp\|serial_port_rx_fsm:rx_fsm_inst\|data_int\[2\] " "Destination node dev:dev_inst\|devices:inst\|serial_port_wrapper:uart\|serial_port:sp\|serial_port_rx_fsm:rx_fsm_inst\|data_int\[2\]" {  } { { "bootloader.qxp" "" { Text "/homes/d11775812/comp_arch/template/quartus/bootloader.qxp" -1 0 0 } } { "temporary_test_loc" "" { Generic "/homes/d11775812/comp_arch/template/quartus/" { { 0 { 0 ""} 0 6329 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1596304519202 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dev:dev_inst\|devices:inst\|serial_port_wrapper:uart\|serial_port:sp\|serial_port_rx_fsm:rx_fsm_inst\|data_int\[3\] " "Destination node dev:dev_inst\|devices:inst\|serial_port_wrapper:uart\|serial_port:sp\|serial_port_rx_fsm:rx_fsm_inst\|data_int\[3\]" {  } { { "bootloader.qxp" "" { Text "/homes/d11775812/comp_arch/template/quartus/bootloader.qxp" -1 0 0 } } { "temporary_test_loc" "" { Generic "/homes/d11775812/comp_arch/template/quartus/" { { 0 { 0 ""} 0 6328 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1596304519202 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dev:dev_inst\|devices:inst\|serial_port_wrapper:uart\|serial_port:sp\|serial_port_rx_fsm:rx_fsm_inst\|data_int\[4\] " "Destination node dev:dev_inst\|devices:inst\|serial_port_wrapper:uart\|serial_port:sp\|serial_port_rx_fsm:rx_fsm_inst\|data_int\[4\]" {  } { { "bootloader.qxp" "" { Text "/homes/d11775812/comp_arch/template/quartus/bootloader.qxp" -1 0 0 } } { "temporary_test_loc" "" { Generic "/homes/d11775812/comp_arch/template/quartus/" { { 0 { 0 ""} 0 6327 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1596304519202 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dev:dev_inst\|devices:inst\|serial_port_wrapper:uart\|serial_port:sp\|serial_port_rx_fsm:rx_fsm_inst\|data_int\[5\] " "Destination node dev:dev_inst\|devices:inst\|serial_port_wrapper:uart\|serial_port:sp\|serial_port_rx_fsm:rx_fsm_inst\|data_int\[5\]" {  } { { "bootloader.qxp" "" { Text "/homes/d11775812/comp_arch/template/quartus/bootloader.qxp" -1 0 0 } } { "temporary_test_loc" "" { Generic "/homes/d11775812/comp_arch/template/quartus/" { { 0 { 0 ""} 0 6326 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1596304519202 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dev:dev_inst\|devices:inst\|serial_port_wrapper:uart\|serial_port:sp\|serial_port_rx_fsm:rx_fsm_inst\|data_int\[6\] " "Destination node dev:dev_inst\|devices:inst\|serial_port_wrapper:uart\|serial_port:sp\|serial_port_rx_fsm:rx_fsm_inst\|data_int\[6\]" {  } { { "bootloader.qxp" "" { Text "/homes/d11775812/comp_arch/template/quartus/bootloader.qxp" -1 0 0 } } { "temporary_test_loc" "" { Generic "/homes/d11775812/comp_arch/template/quartus/" { { 0 { 0 ""} 0 6325 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1596304519202 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dev:dev_inst\|devices:inst\|serial_port_wrapper:uart\|serial_port:sp\|serial_port_rx_fsm:rx_fsm_inst\|data_int\[7\] " "Destination node dev:dev_inst\|devices:inst\|serial_port_wrapper:uart\|serial_port:sp\|serial_port_rx_fsm:rx_fsm_inst\|data_int\[7\]" {  } { { "bootloader.qxp" "" { Text "/homes/d11775812/comp_arch/template/quartus/bootloader.qxp" -1 0 0 } } { "temporary_test_loc" "" { Generic "/homes/d11775812/comp_arch/template/quartus/" { { 0 { 0 ""} 0 6324 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1596304519202 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dev:dev_inst\|devices:inst\|serial_port_wrapper:uart\|serial_port:sp\|serial_port_tx_fsm:tx_fsm_inst\|transmit_data\[6\]~0 " "Destination node dev:dev_inst\|devices:inst\|serial_port_wrapper:uart\|serial_port:sp\|serial_port_tx_fsm:tx_fsm_inst\|transmit_data\[6\]~0" {  } { { "bootloader.qxp" "" { Text "/homes/d11775812/comp_arch/template/quartus/bootloader.qxp" -1 0 0 } } { "temporary_test_loc" "" { Generic "/homes/d11775812/comp_arch/template/quartus/" { { 0 { 0 ""} 0 6632 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1596304519202 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dev:dev_inst\|devices:inst\|serial_port_wrapper:uart\|serial_port:sp\|serial_port_tx_fsm:tx_fsm_inst\|bit_cnt\[2\] " "Destination node dev:dev_inst\|devices:inst\|serial_port_wrapper:uart\|serial_port:sp\|serial_port_tx_fsm:tx_fsm_inst\|bit_cnt\[2\]" {  } { { "bootloader.qxp" "" { Text "/homes/d11775812/comp_arch/template/quartus/bootloader.qxp" -1 0 0 } } { "temporary_test_loc" "" { Generic "/homes/d11775812/comp_arch/template/quartus/" { { 0 { 0 ""} 0 6197 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1596304519202 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1596304519202 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1596304519202 ""}  } { { "top.vhd" "" { Text "/homes/d11775812/comp_arch/template/quartus/top.vhd" 8 0 0 } } { "temporary_test_loc" "" { Generic "/homes/d11775812/comp_arch/template/quartus/" { { 0 { 0 ""} 0 8948 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176352 "Promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1596304519202 ""}
{ "Info" "IFSAC_FSAC_PIN_USES_INTERNAL_GLOBAL" "res_n~input Global Clock " "Pin res_n~input drives global or regional clock Global Clock, but is not placed in a dedicated clock pin position" {  } { { "top.vhd" "" { Text "/homes/d11775812/comp_arch/template/quartus/top.vhd" 8 0 0 } } { "temporary_test_loc" "" { Generic "/homes/d11775812/comp_arch/template/quartus/" { { 0 { 0 ""} 0 8948 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176342 "Pin %1!s! drives global or regional clock %2!s!, but is not placed in a dedicated clock pin position" 0 0 "Fitter" 0 -1 1596304519202 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "comb~0  " "Automatically promoted node comb~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1596304519202 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "core:core_inst\|pipeline:pipeline_inst\|decode:decode_inst\|regfile:reg_inst\|int_wrdata\[1\] " "Destination node core:core_inst\|pipeline:pipeline_inst\|decode:decode_inst\|regfile:reg_inst\|int_wrdata\[1\]" {  } { { "../vhdl/regfile.vhd" "" { Text "/homes/d11775812/comp_arch/template/vhdl/regfile.vhd" 37 -1 0 } } { "temporary_test_loc" "" { Generic "/homes/d11775812/comp_arch/template/quartus/" { { 0 { 0 ""} 0 1820 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1596304519202 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "core:core_inst\|pipeline:pipeline_inst\|decode:decode_inst\|regfile:reg_inst\|int_wraddr\[0\] " "Destination node core:core_inst\|pipeline:pipeline_inst\|decode:decode_inst\|regfile:reg_inst\|int_wraddr\[0\]" {  } { { "../vhdl/regfile.vhd" "" { Text "/homes/d11775812/comp_arch/template/vhdl/regfile.vhd" 37 -1 0 } } { "temporary_test_loc" "" { Generic "/homes/d11775812/comp_arch/template/quartus/" { { 0 { 0 ""} 0 1826 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1596304519202 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "core:core_inst\|pipeline:pipeline_inst\|decode:decode_inst\|regfile:reg_inst\|int_wraddr\[1\] " "Destination node core:core_inst\|pipeline:pipeline_inst\|decode:decode_inst\|regfile:reg_inst\|int_wraddr\[1\]" {  } { { "../vhdl/regfile.vhd" "" { Text "/homes/d11775812/comp_arch/template/vhdl/regfile.vhd" 37 -1 0 } } { "temporary_test_loc" "" { Generic "/homes/d11775812/comp_arch/template/quartus/" { { 0 { 0 ""} 0 1825 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1596304519202 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "core:core_inst\|pipeline:pipeline_inst\|decode:decode_inst\|regfile:reg_inst\|int_wraddr\[2\] " "Destination node core:core_inst\|pipeline:pipeline_inst\|decode:decode_inst\|regfile:reg_inst\|int_wraddr\[2\]" {  } { { "../vhdl/regfile.vhd" "" { Text "/homes/d11775812/comp_arch/template/vhdl/regfile.vhd" 37 -1 0 } } { "temporary_test_loc" "" { Generic "/homes/d11775812/comp_arch/template/quartus/" { { 0 { 0 ""} 0 1824 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1596304519202 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "core:core_inst\|pipeline:pipeline_inst\|decode:decode_inst\|regfile:reg_inst\|int_wraddr\[3\] " "Destination node core:core_inst\|pipeline:pipeline_inst\|decode:decode_inst\|regfile:reg_inst\|int_wraddr\[3\]" {  } { { "../vhdl/regfile.vhd" "" { Text "/homes/d11775812/comp_arch/template/vhdl/regfile.vhd" 37 -1 0 } } { "temporary_test_loc" "" { Generic "/homes/d11775812/comp_arch/template/quartus/" { { 0 { 0 ""} 0 1823 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1596304519202 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "core:core_inst\|pipeline:pipeline_inst\|decode:decode_inst\|regfile:reg_inst\|int_wraddr\[4\] " "Destination node core:core_inst\|pipeline:pipeline_inst\|decode:decode_inst\|regfile:reg_inst\|int_wraddr\[4\]" {  } { { "../vhdl/regfile.vhd" "" { Text "/homes/d11775812/comp_arch/template/vhdl/regfile.vhd" 37 -1 0 } } { "temporary_test_loc" "" { Generic "/homes/d11775812/comp_arch/template/quartus/" { { 0 { 0 ""} 0 1822 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1596304519202 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "core:core_inst\|pipeline:pipeline_inst\|decode:decode_inst\|regfile:reg_inst\|int_wrdata\[0\] " "Destination node core:core_inst\|pipeline:pipeline_inst\|decode:decode_inst\|regfile:reg_inst\|int_wrdata\[0\]" {  } { { "../vhdl/regfile.vhd" "" { Text "/homes/d11775812/comp_arch/template/vhdl/regfile.vhd" 37 -1 0 } } { "temporary_test_loc" "" { Generic "/homes/d11775812/comp_arch/template/quartus/" { { 0 { 0 ""} 0 1821 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1596304519202 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "core:core_inst\|pipeline:pipeline_inst\|decode:decode_inst\|regfile:reg_inst\|int_wrdata\[2\] " "Destination node core:core_inst\|pipeline:pipeline_inst\|decode:decode_inst\|regfile:reg_inst\|int_wrdata\[2\]" {  } { { "../vhdl/regfile.vhd" "" { Text "/homes/d11775812/comp_arch/template/vhdl/regfile.vhd" 37 -1 0 } } { "temporary_test_loc" "" { Generic "/homes/d11775812/comp_arch/template/quartus/" { { 0 { 0 ""} 0 1819 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1596304519202 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "core:core_inst\|pipeline:pipeline_inst\|decode:decode_inst\|regfile:reg_inst\|int_wrdata\[31\] " "Destination node core:core_inst\|pipeline:pipeline_inst\|decode:decode_inst\|regfile:reg_inst\|int_wrdata\[31\]" {  } { { "../vhdl/regfile.vhd" "" { Text "/homes/d11775812/comp_arch/template/vhdl/regfile.vhd" 37 -1 0 } } { "temporary_test_loc" "" { Generic "/homes/d11775812/comp_arch/template/quartus/" { { 0 { 0 ""} 0 1790 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1596304519202 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "core:core_inst\|pipeline:pipeline_inst\|decode:decode_inst\|regfile:reg_inst\|int_wrdata\[30\] " "Destination node core:core_inst\|pipeline:pipeline_inst\|decode:decode_inst\|regfile:reg_inst\|int_wrdata\[30\]" {  } { { "../vhdl/regfile.vhd" "" { Text "/homes/d11775812/comp_arch/template/vhdl/regfile.vhd" 37 -1 0 } } { "temporary_test_loc" "" { Generic "/homes/d11775812/comp_arch/template/quartus/" { { 0 { 0 ""} 0 1791 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1596304519202 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1596304519202 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1596304519202 ""}  } { { "temporary_test_loc" "" { Generic "/homes/d11775812/comp_arch/template/quartus/" { { 0 { 0 ""} 0 2373 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1596304519202 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "core:core_inst\|pipeline:pipeline_inst\|exec:exec_inst\|int_memop_in.mem.memread~2  " "Automatically promoted node core:core_inst\|pipeline:pipeline_inst\|exec:exec_inst\|int_memop_in.mem.memread~2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1596304519203 ""}  } { { "../vhdl/exec.vhd" "" { Text "/homes/d11775812/comp_arch/template/vhdl/exec.vhd" 97 -1 0 } } { "temporary_test_loc" "" { Generic "/homes/d11775812/comp_arch/template/quartus/" { { 0 { 0 ""} 0 5580 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1596304519203 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "core:core_inst\|pipeline:pipeline_inst\|mem:mem_inst\|int_mem_op.mem.memread~0  " "Automatically promoted node core:core_inst\|pipeline:pipeline_inst\|mem:mem_inst\|int_mem_op.mem.memread~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1596304519203 ""}  } { { "../vhdl/mem.vhd" "" { Text "/homes/d11775812/comp_arch/template/vhdl/mem.vhd" 79 -1 0 } } { "temporary_test_loc" "" { Generic "/homes/d11775812/comp_arch/template/quartus/" { { 0 { 0 ""} 0 2611 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1596304519203 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1596304519795 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1596304519801 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1596304519802 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1596304519809 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1596304519819 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1596304519829 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1596304519829 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1596304519835 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1596304519837 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1596304519843 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1596304519843 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:04 " "Fitter preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1596304520735 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1596304520757 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1596304522826 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1596304523563 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1596304523623 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1596304527758 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:04 " "Fitter placement operations ending: elapsed time is 00:00:04" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1596304527758 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1596304528597 ""}
{ "Info" "IFITAPI_FITAPI_VPR_RCF_NUM_ROUTES_CONSTRAINED" "8.49 " "Router is attempting to preserve 8.49 percent of routes from an earlier compilation, a user specified Routing Constraints File, or internal routing requirements." {  } {  } 0 170239 "Router is attempting to preserve %1!s! percent of routes from an earlier compilation, a user specified Routing Constraints File, or internal routing requirements." 0 0 "Fitter" 0 -1 1596304531399 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "46 X46_Y24 X57_Y36 " "Router estimated peak interconnect usage is 46% of the available device resources in the region that extends from location X46_Y24 to location X57_Y36" {  } { { "loc" "" { Generic "/homes/d11775812/comp_arch/template/quartus/" { { 1 { 0 "Router estimated peak interconnect usage is 46% of the available device resources in the region that extends from location X46_Y24 to location X57_Y36"} { { 12 { 0 ""} 46 24 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1596304532839 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1596304532839 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1596304537350 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1596304537350 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1596304537350 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:06 " "Fitter routing operations ending: elapsed time is 00:00:06" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1596304537352 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 1.20 " "Total time spent on timing analysis during the Fitter is 1.20 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1596304537600 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1596304537640 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1596304538173 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1596304538176 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1596304538696 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1596304539600 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "1 Cyclone IV E " "1 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "clk_pin 3.3-V LVTTL Y2 " "Pin clk_pin uses I/O standard 3.3-V LVTTL at Y2" {  } { { "/opt/quartus_18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/quartus_18.1/quartus/linux64/pin_planner.ppl" { clk_pin } } } { "/opt/quartus_18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/quartus_18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "clk_pin" } } } } { "top.vhd" "" { Text "/homes/d11775812/comp_arch/template/quartus/top.vhd" 7 0 0 } } { "temporary_test_loc" "" { Generic "/homes/d11775812/comp_arch/template/quartus/" { { 0 { 0 ""} 0 20 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1596304540638 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1596304540638 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/homes/d11775812/comp_arch/template/quartus/output_files/miriv.fit.smsg " "Generated suppressed messages file /homes/d11775812/comp_arch/template/quartus/output_files/miriv.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1596304540929 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1875 " "Peak virtual memory: 1875 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1596304542042 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Aug  1 19:55:42 2020 " "Processing ended: Sat Aug  1 19:55:42 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1596304542042 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:27 " "Elapsed time: 00:00:27" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1596304542042 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:38 " "Total CPU time (on all processors): 00:00:38" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1596304542042 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1596304542042 ""}
