Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o E:/1201cs152/final/main_isim_beh.exe -prj E:/1201cs152/final/main_beh.prj work.main work.glbl 
ISim P.20131013 (signature 0x8ef4fb42)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "E:/1201cs152/final/state.v" into library work
Analyzing Verilog file "E:/1201cs152/final/score.v" into library work
Analyzing Verilog file "E:/1201cs152/final/random.v" into library work
Analyzing Verilog file "E:/1201cs152/final/display.v" into library work
Analyzing Verilog file "E:/1201cs152/final/collision.v" into library work
Analyzing Verilog file "E:/1201cs152/final/clock.v" into library work
Analyzing Verilog file "E:/1201cs152/final/arrow.v" into library work
Analyzing Verilog file "E:/1201cs152/final/main.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 86208 KB
Fuse CPU Usage: 249 ms
Compiling module clock_default
Compiling module stateGenerator_default
Compiling module random_default
Compiling module score_default
Compiling module arrow_default
Compiling module display_default
Compiling module collision_default
Compiling module main
Compiling module glbl
Time Resolution for simulation is 1ps.
ERROR:Simulator:861 - Failed to link the design
