.include "macros.inc"

.section .text  # 0x80188890 - 0x8018B0F0

.global TRKDoSetOption
TRKDoSetOption:
/* 80188890 00185890  94 21 FF E0 */	stwu r1, -0x20(r1)
/* 80188894 00185894  7C 08 02 A6 */	mflr r0
/* 80188898 00185898  38 80 00 00 */	li r4, 0
/* 8018889C 0018589C  90 01 00 24 */	stw r0, 0x24(r1)
/* 801888A0 001858A0  38 00 00 00 */	li r0, 0
/* 801888A4 001858A4  93 E1 00 1C */	stw r31, 0x1c(r1)
/* 801888A8 001858A8  7C 7F 1B 78 */	mr r31, r3
/* 801888AC 001858AC  93 C1 00 18 */	stw r30, 0x18(r1)
/* 801888B0 001858B0  98 01 00 0A */	stb r0, 0xa(r1)
/* 801888B4 001858B4  98 01 00 09 */	stb r0, 9(r1)
/* 801888B8 001858B8  98 01 00 08 */	stb r0, 8(r1)
/* 801888BC 001858BC  4B FF F8 A5 */	bl TRKSetBufferPosition
/* 801888C0 001858C0  7F E3 FB 78 */	mr r3, r31
/* 801888C4 001858C4  38 81 00 0A */	addi r4, r1, 0xa
/* 801888C8 001858C8  4B FF F4 99 */	bl TRKReadBuffer1_ui8
/* 801888CC 001858CC  2C 03 00 00 */	cmpwi r3, 0
/* 801888D0 001858D0  40 82 00 10 */	bne lbl_801888E0
/* 801888D4 001858D4  7F E3 FB 78 */	mr r3, r31
/* 801888D8 001858D8  38 81 00 09 */	addi r4, r1, 9
/* 801888DC 001858DC  4B FF F4 85 */	bl TRKReadBuffer1_ui8
lbl_801888E0:
/* 801888E0 001858E0  2C 03 00 00 */	cmpwi r3, 0
/* 801888E4 001858E4  40 82 00 10 */	bne lbl_801888F4
/* 801888E8 001858E8  7F E3 FB 78 */	mr r3, r31
/* 801888EC 001858EC  38 81 00 08 */	addi r4, r1, 8
/* 801888F0 001858F0  4B FF F4 71 */	bl TRKReadBuffer1_ui8
lbl_801888F4:
/* 801888F4 001858F4  2C 03 00 00 */	cmpwi r3, 0
/* 801888F8 001858F8  41 82 00 8C */	beq lbl_80188984
/* 801888FC 001858FC  7F E3 FB 78 */	mr r3, r31
/* 80188900 00185900  38 80 00 01 */	li r4, 1
/* 80188904 00185904  4B FF F8 8D */	bl TRKResetBuffer
/* 80188908 00185908  80 7F 00 0C */	lwz r3, 0xc(r31)
/* 8018890C 0018590C  28 03 08 80 */	cmplwi r3, 0x880
/* 80188910 00185910  40 80 00 24 */	bge lbl_80188934
/* 80188914 00185914  38 03 00 01 */	addi r0, r3, 1
/* 80188918 00185918  7C 7F 1A 14 */	add r3, r31, r3
/* 8018891C 0018591C  90 1F 00 0C */	stw r0, 0xc(r31)
/* 80188920 00185920  38 00 00 80 */	li r0, 0x80
/* 80188924 00185924  98 03 00 10 */	stb r0, 0x10(r3)
/* 80188928 00185928  80 7F 00 08 */	lwz r3, 8(r31)
/* 8018892C 0018592C  38 03 00 01 */	addi r0, r3, 1
/* 80188930 00185930  90 1F 00 08 */	stw r0, 8(r31)
lbl_80188934:
/* 80188934 00185934  80 7F 00 0C */	lwz r3, 0xc(r31)
/* 80188938 00185938  28 03 08 80 */	cmplwi r3, 0x880
/* 8018893C 0018593C  40 80 00 24 */	bge lbl_80188960
/* 80188940 00185940  38 03 00 01 */	addi r0, r3, 1
/* 80188944 00185944  7C 7F 1A 14 */	add r3, r31, r3
/* 80188948 00185948  90 1F 00 0C */	stw r0, 0xc(r31)
/* 8018894C 0018594C  38 00 00 01 */	li r0, 1
/* 80188950 00185950  98 03 00 10 */	stb r0, 0x10(r3)
/* 80188954 00185954  80 7F 00 08 */	lwz r3, 8(r31)
/* 80188958 00185958  38 03 00 01 */	addi r0, r3, 1
/* 8018895C 0018595C  90 1F 00 08 */	stw r0, 8(r31)
lbl_80188960:
/* 80188960 00185960  3B C0 00 03 */	li r30, 3
lbl_80188964:
/* 80188964 00185964  7F E3 FB 78 */	mr r3, r31
/* 80188968 00185968  4B FF EE 2D */	bl TRKMessageSend
/* 8018896C 0018596C  2C 03 00 00 */	cmpwi r3, 0
/* 80188970 00185970  3B DE FF FF */	addi r30, r30, -1
/* 80188974 00185974  41 82 00 24 */	beq lbl_80188998
/* 80188978 00185978  2C 1E 00 00 */	cmpwi r30, 0
/* 8018897C 0018597C  41 81 FF E8 */	bgt lbl_80188964
/* 80188980 00185980  48 00 00 18 */	b lbl_80188998
lbl_80188984:
/* 80188984 00185984  88 01 00 09 */	lbz r0, 9(r1)
/* 80188988 00185988  28 00 00 01 */	cmplwi r0, 1
/* 8018898C 0018598C  40 82 00 0C */	bne lbl_80188998
/* 80188990 00185990  88 61 00 08 */	lbz r3, 8(r1)
/* 80188994 00185994  48 00 54 A9 */	bl SetUseSerialIO
lbl_80188998:
/* 80188998 00185998  7F E3 FB 78 */	mr r3, r31
/* 8018899C 0018599C  38 80 00 01 */	li r4, 1
/* 801889A0 001859A0  4B FF F7 F1 */	bl TRKResetBuffer
/* 801889A4 001859A4  80 7F 00 0C */	lwz r3, 0xc(r31)
/* 801889A8 001859A8  28 03 08 80 */	cmplwi r3, 0x880
/* 801889AC 001859AC  40 80 00 24 */	bge lbl_801889D0
/* 801889B0 001859B0  38 03 00 01 */	addi r0, r3, 1
/* 801889B4 001859B4  7C 7F 1A 14 */	add r3, r31, r3
/* 801889B8 001859B8  90 1F 00 0C */	stw r0, 0xc(r31)
/* 801889BC 001859BC  38 00 00 80 */	li r0, 0x80
/* 801889C0 001859C0  98 03 00 10 */	stb r0, 0x10(r3)
/* 801889C4 001859C4  80 7F 00 08 */	lwz r3, 8(r31)
/* 801889C8 001859C8  38 03 00 01 */	addi r0, r3, 1
/* 801889CC 001859CC  90 1F 00 08 */	stw r0, 8(r31)
lbl_801889D0:
/* 801889D0 001859D0  80 7F 00 0C */	lwz r3, 0xc(r31)
/* 801889D4 001859D4  28 03 08 80 */	cmplwi r3, 0x880
/* 801889D8 001859D8  40 80 00 24 */	bge lbl_801889FC
/* 801889DC 001859DC  38 03 00 01 */	addi r0, r3, 1
/* 801889E0 001859E0  7C 7F 1A 14 */	add r3, r31, r3
/* 801889E4 001859E4  90 1F 00 0C */	stw r0, 0xc(r31)
/* 801889E8 001859E8  38 00 00 00 */	li r0, 0
/* 801889EC 001859EC  98 03 00 10 */	stb r0, 0x10(r3)
/* 801889F0 001859F0  80 7F 00 08 */	lwz r3, 8(r31)
/* 801889F4 001859F4  38 03 00 01 */	addi r0, r3, 1
/* 801889F8 001859F8  90 1F 00 08 */	stw r0, 8(r31)
lbl_801889FC:
/* 801889FC 001859FC  3B C0 00 03 */	li r30, 3
lbl_80188A00:
/* 80188A00 00185A00  7F E3 FB 78 */	mr r3, r31
/* 80188A04 00185A04  4B FF ED 91 */	bl TRKMessageSend
/* 80188A08 00185A08  2C 03 00 00 */	cmpwi r3, 0
/* 80188A0C 00185A0C  3B DE FF FF */	addi r30, r30, -1
/* 80188A10 00185A10  41 82 00 0C */	beq lbl_80188A1C
/* 80188A14 00185A14  2C 1E 00 00 */	cmpwi r30, 0
/* 80188A18 00185A18  41 81 FF E8 */	bgt lbl_80188A00
lbl_80188A1C:
/* 80188A1C 00185A1C  80 01 00 24 */	lwz r0, 0x24(r1)
/* 80188A20 00185A20  83 E1 00 1C */	lwz r31, 0x1c(r1)
/* 80188A24 00185A24  83 C1 00 18 */	lwz r30, 0x18(r1)
/* 80188A28 00185A28  7C 08 03 A6 */	mtlr r0
/* 80188A2C 00185A2C  38 21 00 20 */	addi r1, r1, 0x20
/* 80188A30 00185A30  4E 80 00 20 */	blr 

.global TRKDoStop
TRKDoStop:
/* 80188A34 00185A34  94 21 FF F0 */	stwu r1, -0x10(r1)
/* 80188A38 00185A38  7C 08 02 A6 */	mflr r0
/* 80188A3C 00185A3C  90 01 00 14 */	stw r0, 0x14(r1)
/* 80188A40 00185A40  93 E1 00 0C */	stw r31, 0xc(r1)
/* 80188A44 00185A44  93 C1 00 08 */	stw r30, 8(r1)
/* 80188A48 00185A48  7C 7E 1B 78 */	mr r30, r3
/* 80188A4C 00185A4C  48 00 37 09 */	bl TRKTargetStop
/* 80188A50 00185A50  2C 03 07 04 */	cmpwi r3, 0x704
/* 80188A54 00185A54  41 82 00 2C */	beq lbl_80188A80
/* 80188A58 00185A58  40 80 00 10 */	bge lbl_80188A68
/* 80188A5C 00185A5C  2C 03 00 00 */	cmpwi r3, 0
/* 80188A60 00185A60  41 82 00 18 */	beq lbl_80188A78
/* 80188A64 00185A64  48 00 00 34 */	b lbl_80188A98
lbl_80188A68:
/* 80188A68 00185A68  2C 03 07 06 */	cmpwi r3, 0x706
/* 80188A6C 00185A6C  41 82 00 24 */	beq lbl_80188A90
/* 80188A70 00185A70  40 80 00 28 */	bge lbl_80188A98
/* 80188A74 00185A74  48 00 00 14 */	b lbl_80188A88
lbl_80188A78:
/* 80188A78 00185A78  3B E0 00 00 */	li r31, 0
/* 80188A7C 00185A7C  48 00 00 20 */	b lbl_80188A9C
lbl_80188A80:
/* 80188A80 00185A80  3B E0 00 21 */	li r31, 0x21
/* 80188A84 00185A84  48 00 00 18 */	b lbl_80188A9C
lbl_80188A88:
/* 80188A88 00185A88  3B E0 00 22 */	li r31, 0x22
/* 80188A8C 00185A8C  48 00 00 10 */	b lbl_80188A9C
lbl_80188A90:
/* 80188A90 00185A90  3B E0 00 20 */	li r31, 0x20
/* 80188A94 00185A94  48 00 00 08 */	b lbl_80188A9C
lbl_80188A98:
/* 80188A98 00185A98  3B E0 00 01 */	li r31, 1
lbl_80188A9C:
/* 80188A9C 00185A9C  7F C3 F3 78 */	mr r3, r30
/* 80188AA0 00185AA0  38 80 00 01 */	li r4, 1
/* 80188AA4 00185AA4  4B FF F6 ED */	bl TRKResetBuffer
/* 80188AA8 00185AA8  80 7E 00 0C */	lwz r3, 0xc(r30)
/* 80188AAC 00185AAC  28 03 08 80 */	cmplwi r3, 0x880
/* 80188AB0 00185AB0  40 80 00 24 */	bge lbl_80188AD4
/* 80188AB4 00185AB4  38 03 00 01 */	addi r0, r3, 1
/* 80188AB8 00185AB8  7C 7E 1A 14 */	add r3, r30, r3
/* 80188ABC 00185ABC  90 1E 00 0C */	stw r0, 0xc(r30)
/* 80188AC0 00185AC0  38 00 00 80 */	li r0, 0x80
/* 80188AC4 00185AC4  98 03 00 10 */	stb r0, 0x10(r3)
/* 80188AC8 00185AC8  80 7E 00 08 */	lwz r3, 8(r30)
/* 80188ACC 00185ACC  38 03 00 01 */	addi r0, r3, 1
/* 80188AD0 00185AD0  90 1E 00 08 */	stw r0, 8(r30)
lbl_80188AD4:
/* 80188AD4 00185AD4  80 7E 00 0C */	lwz r3, 0xc(r30)
/* 80188AD8 00185AD8  28 03 08 80 */	cmplwi r3, 0x880
/* 80188ADC 00185ADC  40 80 00 20 */	bge lbl_80188AFC
/* 80188AE0 00185AE0  38 03 00 01 */	addi r0, r3, 1
/* 80188AE4 00185AE4  7C 7E 1A 14 */	add r3, r30, r3
/* 80188AE8 00185AE8  90 1E 00 0C */	stw r0, 0xc(r30)
/* 80188AEC 00185AEC  9B E3 00 10 */	stb r31, 0x10(r3)
/* 80188AF0 00185AF0  80 7E 00 08 */	lwz r3, 8(r30)
/* 80188AF4 00185AF4  38 03 00 01 */	addi r0, r3, 1
/* 80188AF8 00185AF8  90 1E 00 08 */	stw r0, 8(r30)
lbl_80188AFC:
/* 80188AFC 00185AFC  3B E0 00 03 */	li r31, 3
lbl_80188B00:
/* 80188B00 00185B00  7F C3 F3 78 */	mr r3, r30
/* 80188B04 00185B04  4B FF EC 91 */	bl TRKMessageSend
/* 80188B08 00185B08  2C 03 00 00 */	cmpwi r3, 0
/* 80188B0C 00185B0C  3B FF FF FF */	addi r31, r31, -1
/* 80188B10 00185B10  41 82 00 0C */	beq lbl_80188B1C
/* 80188B14 00185B14  2C 1F 00 00 */	cmpwi r31, 0
/* 80188B18 00185B18  41 81 FF E8 */	bgt lbl_80188B00
lbl_80188B1C:
/* 80188B1C 00185B1C  80 01 00 14 */	lwz r0, 0x14(r1)
/* 80188B20 00185B20  83 E1 00 0C */	lwz r31, 0xc(r1)
/* 80188B24 00185B24  83 C1 00 08 */	lwz r30, 8(r1)
/* 80188B28 00185B28  7C 08 03 A6 */	mtlr r0
/* 80188B2C 00185B2C  38 21 00 10 */	addi r1, r1, 0x10
/* 80188B30 00185B30  4E 80 00 20 */	blr 

.global TRKDoStep
TRKDoStep:
/* 80188B34 00185B34  94 21 FF E0 */	stwu r1, -0x20(r1)
/* 80188B38 00185B38  7C 08 02 A6 */	mflr r0
/* 80188B3C 00185B3C  90 01 00 24 */	stw r0, 0x24(r1)
/* 80188B40 00185B40  93 E1 00 1C */	stw r31, 0x1c(r1)
/* 80188B44 00185B44  7C 7F 1B 78 */	mr r31, r3
/* 80188B48 00185B48  93 C1 00 18 */	stw r30, 0x18(r1)
/* 80188B4C 00185B4C  80 03 00 08 */	lwz r0, 8(r3)
/* 80188B50 00185B50  28 00 00 03 */	cmplwi r0, 3
/* 80188B54 00185B54  40 80 00 88 */	bge lbl_80188BDC
/* 80188B58 00185B58  38 80 00 01 */	li r4, 1
/* 80188B5C 00185B5C  4B FF F6 35 */	bl TRKResetBuffer
/* 80188B60 00185B60  80 7F 00 0C */	lwz r3, 0xc(r31)
/* 80188B64 00185B64  28 03 08 80 */	cmplwi r3, 0x880
/* 80188B68 00185B68  40 80 00 24 */	bge lbl_80188B8C
/* 80188B6C 00185B6C  38 03 00 01 */	addi r0, r3, 1
/* 80188B70 00185B70  7C 7F 1A 14 */	add r3, r31, r3
/* 80188B74 00185B74  90 1F 00 0C */	stw r0, 0xc(r31)
/* 80188B78 00185B78  38 00 00 80 */	li r0, 0x80
/* 80188B7C 00185B7C  98 03 00 10 */	stb r0, 0x10(r3)
/* 80188B80 00185B80  80 7F 00 08 */	lwz r3, 8(r31)
/* 80188B84 00185B84  38 03 00 01 */	addi r0, r3, 1
/* 80188B88 00185B88  90 1F 00 08 */	stw r0, 8(r31)
lbl_80188B8C:
/* 80188B8C 00185B8C  80 7F 00 0C */	lwz r3, 0xc(r31)
/* 80188B90 00185B90  28 03 08 80 */	cmplwi r3, 0x880
/* 80188B94 00185B94  40 80 00 24 */	bge lbl_80188BB8
/* 80188B98 00185B98  38 03 00 01 */	addi r0, r3, 1
/* 80188B9C 00185B9C  7C 7F 1A 14 */	add r3, r31, r3
/* 80188BA0 00185BA0  90 1F 00 0C */	stw r0, 0xc(r31)
/* 80188BA4 00185BA4  38 00 00 02 */	li r0, 2
/* 80188BA8 00185BA8  98 03 00 10 */	stb r0, 0x10(r3)
/* 80188BAC 00185BAC  80 7F 00 08 */	lwz r3, 8(r31)
/* 80188BB0 00185BB0  38 03 00 01 */	addi r0, r3, 1
/* 80188BB4 00185BB4  90 1F 00 08 */	stw r0, 8(r31)
lbl_80188BB8:
/* 80188BB8 00185BB8  3B C0 00 03 */	li r30, 3
lbl_80188BBC:
/* 80188BBC 00185BBC  7F E3 FB 78 */	mr r3, r31
/* 80188BC0 00185BC0  4B FF EB D5 */	bl TRKMessageSend
/* 80188BC4 00185BC4  2C 03 00 00 */	cmpwi r3, 0
/* 80188BC8 00185BC8  3B DE FF FF */	addi r30, r30, -1
/* 80188BCC 00185BCC  41 82 04 80 */	beq lbl_8018904C
/* 80188BD0 00185BD0  2C 1E 00 00 */	cmpwi r30, 0
/* 80188BD4 00185BD4  41 81 FF E8 */	bgt lbl_80188BBC
/* 80188BD8 00185BD8  48 00 04 74 */	b lbl_8018904C
lbl_80188BDC:
/* 80188BDC 00185BDC  38 80 00 00 */	li r4, 0
/* 80188BE0 00185BE0  4B FF F5 81 */	bl TRKSetBufferPosition
/* 80188BE4 00185BE4  7F E3 FB 78 */	mr r3, r31
/* 80188BE8 00185BE8  38 81 00 0A */	addi r4, r1, 0xa
/* 80188BEC 00185BEC  4B FF F1 75 */	bl TRKReadBuffer1_ui8
/* 80188BF0 00185BF0  2C 03 00 00 */	cmpwi r3, 0
/* 80188BF4 00185BF4  40 82 00 10 */	bne lbl_80188C04
/* 80188BF8 00185BF8  7F E3 FB 78 */	mr r3, r31
/* 80188BFC 00185BFC  38 81 00 09 */	addi r4, r1, 9
/* 80188C00 00185C00  4B FF F1 61 */	bl TRKReadBuffer1_ui8
lbl_80188C04:
/* 80188C04 00185C04  88 01 00 09 */	lbz r0, 9(r1)
/* 80188C08 00185C08  2C 00 00 10 */	cmpwi r0, 0x10
/* 80188C0C 00185C0C  41 82 00 2C */	beq lbl_80188C38
/* 80188C10 00185C10  40 80 00 1C */	bge lbl_80188C2C
/* 80188C14 00185C14  2C 00 00 01 */	cmpwi r0, 1
/* 80188C18 00185C18  41 82 00 C8 */	beq lbl_80188CE0
/* 80188C1C 00185C1C  40 80 02 24 */	bge lbl_80188E40
/* 80188C20 00185C20  2C 00 00 00 */	cmpwi r0, 0
/* 80188C24 00185C24  40 80 00 14 */	bge lbl_80188C38
/* 80188C28 00185C28  48 00 02 18 */	b lbl_80188E40
lbl_80188C2C:
/* 80188C2C 00185C2C  2C 00 00 12 */	cmpwi r0, 0x12
/* 80188C30 00185C30  40 80 02 10 */	bge lbl_80188E40
/* 80188C34 00185C34  48 00 00 AC */	b lbl_80188CE0
lbl_80188C38:
/* 80188C38 00185C38  2C 03 00 00 */	cmpwi r3, 0
/* 80188C3C 00185C3C  40 82 00 10 */	bne lbl_80188C4C
/* 80188C40 00185C40  7F E3 FB 78 */	mr r3, r31
/* 80188C44 00185C44  38 81 00 08 */	addi r4, r1, 8
/* 80188C48 00185C48  4B FF F1 19 */	bl TRKReadBuffer1_ui8
lbl_80188C4C:
/* 80188C4C 00185C4C  88 01 00 08 */	lbz r0, 8(r1)
/* 80188C50 00185C50  28 00 00 01 */	cmplwi r0, 1
/* 80188C54 00185C54  40 80 02 74 */	bge lbl_80188EC8
/* 80188C58 00185C58  7F E3 FB 78 */	mr r3, r31
/* 80188C5C 00185C5C  38 80 00 01 */	li r4, 1
/* 80188C60 00185C60  4B FF F5 31 */	bl TRKResetBuffer
/* 80188C64 00185C64  80 7F 00 0C */	lwz r3, 0xc(r31)
/* 80188C68 00185C68  28 03 08 80 */	cmplwi r3, 0x880
/* 80188C6C 00185C6C  40 80 00 24 */	bge lbl_80188C90
/* 80188C70 00185C70  38 03 00 01 */	addi r0, r3, 1
/* 80188C74 00185C74  7C 7F 1A 14 */	add r3, r31, r3
/* 80188C78 00185C78  90 1F 00 0C */	stw r0, 0xc(r31)
/* 80188C7C 00185C7C  38 00 00 80 */	li r0, 0x80
/* 80188C80 00185C80  98 03 00 10 */	stb r0, 0x10(r3)
/* 80188C84 00185C84  80 7F 00 08 */	lwz r3, 8(r31)
/* 80188C88 00185C88  38 03 00 01 */	addi r0, r3, 1
/* 80188C8C 00185C8C  90 1F 00 08 */	stw r0, 8(r31)
lbl_80188C90:
/* 80188C90 00185C90  80 7F 00 0C */	lwz r3, 0xc(r31)
/* 80188C94 00185C94  28 03 08 80 */	cmplwi r3, 0x880
/* 80188C98 00185C98  40 80 00 24 */	bge lbl_80188CBC
/* 80188C9C 00185C9C  38 03 00 01 */	addi r0, r3, 1
/* 80188CA0 00185CA0  7C 7F 1A 14 */	add r3, r31, r3
/* 80188CA4 00185CA4  90 1F 00 0C */	stw r0, 0xc(r31)
/* 80188CA8 00185CA8  38 00 00 11 */	li r0, 0x11
/* 80188CAC 00185CAC  98 03 00 10 */	stb r0, 0x10(r3)
/* 80188CB0 00185CB0  80 7F 00 08 */	lwz r3, 8(r31)
/* 80188CB4 00185CB4  38 03 00 01 */	addi r0, r3, 1
/* 80188CB8 00185CB8  90 1F 00 08 */	stw r0, 8(r31)
lbl_80188CBC:
/* 80188CBC 00185CBC  3B C0 00 03 */	li r30, 3
lbl_80188CC0:
/* 80188CC0 00185CC0  7F E3 FB 78 */	mr r3, r31
/* 80188CC4 00185CC4  4B FF EA D1 */	bl TRKMessageSend
/* 80188CC8 00185CC8  2C 03 00 00 */	cmpwi r3, 0
/* 80188CCC 00185CCC  3B DE FF FF */	addi r30, r30, -1
/* 80188CD0 00185CD0  41 82 03 7C */	beq lbl_8018904C
/* 80188CD4 00185CD4  2C 1E 00 00 */	cmpwi r30, 0
/* 80188CD8 00185CD8  41 81 FF E8 */	bgt lbl_80188CC0
/* 80188CDC 00185CDC  48 00 03 70 */	b lbl_8018904C
lbl_80188CE0:
/* 80188CE0 00185CE0  80 1F 00 08 */	lwz r0, 8(r31)
/* 80188CE4 00185CE4  28 00 00 0A */	cmplwi r0, 0xa
/* 80188CE8 00185CE8  41 82 00 8C */	beq lbl_80188D74
/* 80188CEC 00185CEC  7F E3 FB 78 */	mr r3, r31
/* 80188CF0 00185CF0  38 80 00 01 */	li r4, 1
/* 80188CF4 00185CF4  4B FF F4 9D */	bl TRKResetBuffer
/* 80188CF8 00185CF8  80 7F 00 0C */	lwz r3, 0xc(r31)
/* 80188CFC 00185CFC  28 03 08 80 */	cmplwi r3, 0x880
/* 80188D00 00185D00  40 80 00 24 */	bge lbl_80188D24
/* 80188D04 00185D04  38 03 00 01 */	addi r0, r3, 1
/* 80188D08 00185D08  7C 7F 1A 14 */	add r3, r31, r3
/* 80188D0C 00185D0C  90 1F 00 0C */	stw r0, 0xc(r31)
/* 80188D10 00185D10  38 00 00 80 */	li r0, 0x80
/* 80188D14 00185D14  98 03 00 10 */	stb r0, 0x10(r3)
/* 80188D18 00185D18  80 7F 00 08 */	lwz r3, 8(r31)
/* 80188D1C 00185D1C  38 03 00 01 */	addi r0, r3, 1
/* 80188D20 00185D20  90 1F 00 08 */	stw r0, 8(r31)
lbl_80188D24:
/* 80188D24 00185D24  80 7F 00 0C */	lwz r3, 0xc(r31)
/* 80188D28 00185D28  28 03 08 80 */	cmplwi r3, 0x880
/* 80188D2C 00185D2C  40 80 00 24 */	bge lbl_80188D50
/* 80188D30 00185D30  38 03 00 01 */	addi r0, r3, 1
/* 80188D34 00185D34  7C 7F 1A 14 */	add r3, r31, r3
/* 80188D38 00185D38  90 1F 00 0C */	stw r0, 0xc(r31)
/* 80188D3C 00185D3C  38 00 00 02 */	li r0, 2
/* 80188D40 00185D40  98 03 00 10 */	stb r0, 0x10(r3)
/* 80188D44 00185D44  80 7F 00 08 */	lwz r3, 8(r31)
/* 80188D48 00185D48  38 03 00 01 */	addi r0, r3, 1
/* 80188D4C 00185D4C  90 1F 00 08 */	stw r0, 8(r31)
lbl_80188D50:
/* 80188D50 00185D50  3B C0 00 03 */	li r30, 3
lbl_80188D54:
/* 80188D54 00185D54  7F E3 FB 78 */	mr r3, r31
/* 80188D58 00185D58  4B FF EA 3D */	bl TRKMessageSend
/* 80188D5C 00185D5C  2C 03 00 00 */	cmpwi r3, 0
/* 80188D60 00185D60  3B DE FF FF */	addi r30, r30, -1
/* 80188D64 00185D64  41 82 02 E8 */	beq lbl_8018904C
/* 80188D68 00185D68  2C 1E 00 00 */	cmpwi r30, 0
/* 80188D6C 00185D6C  41 81 FF E8 */	bgt lbl_80188D54
/* 80188D70 00185D70  48 00 02 DC */	b lbl_8018904C
lbl_80188D74:
/* 80188D74 00185D74  2C 03 00 00 */	cmpwi r3, 0
/* 80188D78 00185D78  40 82 00 10 */	bne lbl_80188D88
/* 80188D7C 00185D7C  7F E3 FB 78 */	mr r3, r31
/* 80188D80 00185D80  38 81 00 10 */	addi r4, r1, 0x10
/* 80188D84 00185D84  4B FF EE 5D */	bl TRKReadBuffer1_ui32
lbl_80188D88:
/* 80188D88 00185D88  2C 03 00 00 */	cmpwi r3, 0
/* 80188D8C 00185D8C  40 82 00 10 */	bne lbl_80188D9C
/* 80188D90 00185D90  7F E3 FB 78 */	mr r3, r31
/* 80188D94 00185D94  38 81 00 0C */	addi r4, r1, 0xc
/* 80188D98 00185D98  4B FF EE 49 */	bl TRKReadBuffer1_ui32
lbl_80188D9C:
/* 80188D9C 00185D9C  48 00 36 35 */	bl TRKTargetGetPC
/* 80188DA0 00185DA0  80 01 00 10 */	lwz r0, 0x10(r1)
/* 80188DA4 00185DA4  7C 03 00 40 */	cmplw r3, r0
/* 80188DA8 00185DA8  41 80 00 10 */	blt lbl_80188DB8
/* 80188DAC 00185DAC  80 01 00 0C */	lwz r0, 0xc(r1)
/* 80188DB0 00185DB0  7C 03 00 40 */	cmplw r3, r0
/* 80188DB4 00185DB4  40 81 01 14 */	ble lbl_80188EC8
lbl_80188DB8:
/* 80188DB8 00185DB8  7F E3 FB 78 */	mr r3, r31
/* 80188DBC 00185DBC  38 80 00 01 */	li r4, 1
/* 80188DC0 00185DC0  4B FF F3 D1 */	bl TRKResetBuffer
/* 80188DC4 00185DC4  80 7F 00 0C */	lwz r3, 0xc(r31)
/* 80188DC8 00185DC8  28 03 08 80 */	cmplwi r3, 0x880
/* 80188DCC 00185DCC  40 80 00 24 */	bge lbl_80188DF0
/* 80188DD0 00185DD0  38 03 00 01 */	addi r0, r3, 1
/* 80188DD4 00185DD4  7C 7F 1A 14 */	add r3, r31, r3
/* 80188DD8 00185DD8  90 1F 00 0C */	stw r0, 0xc(r31)
/* 80188DDC 00185DDC  38 00 00 80 */	li r0, 0x80
/* 80188DE0 00185DE0  98 03 00 10 */	stb r0, 0x10(r3)
/* 80188DE4 00185DE4  80 7F 00 08 */	lwz r3, 8(r31)
/* 80188DE8 00185DE8  38 03 00 01 */	addi r0, r3, 1
/* 80188DEC 00185DEC  90 1F 00 08 */	stw r0, 8(r31)
lbl_80188DF0:
/* 80188DF0 00185DF0  80 7F 00 0C */	lwz r3, 0xc(r31)
/* 80188DF4 00185DF4  28 03 08 80 */	cmplwi r3, 0x880
/* 80188DF8 00185DF8  40 80 00 24 */	bge lbl_80188E1C
/* 80188DFC 00185DFC  38 03 00 01 */	addi r0, r3, 1
/* 80188E00 00185E00  7C 7F 1A 14 */	add r3, r31, r3
/* 80188E04 00185E04  90 1F 00 0C */	stw r0, 0xc(r31)
/* 80188E08 00185E08  38 00 00 11 */	li r0, 0x11
/* 80188E0C 00185E0C  98 03 00 10 */	stb r0, 0x10(r3)
/* 80188E10 00185E10  80 7F 00 08 */	lwz r3, 8(r31)
/* 80188E14 00185E14  38 03 00 01 */	addi r0, r3, 1
/* 80188E18 00185E18  90 1F 00 08 */	stw r0, 8(r31)
lbl_80188E1C:
/* 80188E1C 00185E1C  3B C0 00 03 */	li r30, 3
lbl_80188E20:
/* 80188E20 00185E20  7F E3 FB 78 */	mr r3, r31
/* 80188E24 00185E24  4B FF E9 71 */	bl TRKMessageSend
/* 80188E28 00185E28  2C 03 00 00 */	cmpwi r3, 0
/* 80188E2C 00185E2C  3B DE FF FF */	addi r30, r30, -1
/* 80188E30 00185E30  41 82 02 1C */	beq lbl_8018904C
/* 80188E34 00185E34  2C 1E 00 00 */	cmpwi r30, 0
/* 80188E38 00185E38  41 81 FF E8 */	bgt lbl_80188E20
/* 80188E3C 00185E3C  48 00 02 10 */	b lbl_8018904C
lbl_80188E40:
/* 80188E40 00185E40  7F E3 FB 78 */	mr r3, r31
/* 80188E44 00185E44  38 80 00 01 */	li r4, 1
/* 80188E48 00185E48  4B FF F3 49 */	bl TRKResetBuffer
/* 80188E4C 00185E4C  80 7F 00 0C */	lwz r3, 0xc(r31)
/* 80188E50 00185E50  28 03 08 80 */	cmplwi r3, 0x880
/* 80188E54 00185E54  40 80 00 24 */	bge lbl_80188E78
/* 80188E58 00185E58  38 03 00 01 */	addi r0, r3, 1
/* 80188E5C 00185E5C  7C 7F 1A 14 */	add r3, r31, r3
/* 80188E60 00185E60  90 1F 00 0C */	stw r0, 0xc(r31)
/* 80188E64 00185E64  38 00 00 80 */	li r0, 0x80
/* 80188E68 00185E68  98 03 00 10 */	stb r0, 0x10(r3)
/* 80188E6C 00185E6C  80 7F 00 08 */	lwz r3, 8(r31)
/* 80188E70 00185E70  38 03 00 01 */	addi r0, r3, 1
/* 80188E74 00185E74  90 1F 00 08 */	stw r0, 8(r31)
lbl_80188E78:
/* 80188E78 00185E78  80 7F 00 0C */	lwz r3, 0xc(r31)
/* 80188E7C 00185E7C  28 03 08 80 */	cmplwi r3, 0x880
/* 80188E80 00185E80  40 80 00 24 */	bge lbl_80188EA4
/* 80188E84 00185E84  38 03 00 01 */	addi r0, r3, 1
/* 80188E88 00185E88  7C 7F 1A 14 */	add r3, r31, r3
/* 80188E8C 00185E8C  90 1F 00 0C */	stw r0, 0xc(r31)
/* 80188E90 00185E90  38 00 00 12 */	li r0, 0x12
/* 80188E94 00185E94  98 03 00 10 */	stb r0, 0x10(r3)
/* 80188E98 00185E98  80 7F 00 08 */	lwz r3, 8(r31)
/* 80188E9C 00185E9C  38 03 00 01 */	addi r0, r3, 1
/* 80188EA0 00185EA0  90 1F 00 08 */	stw r0, 8(r31)
lbl_80188EA4:
/* 80188EA4 00185EA4  3B C0 00 03 */	li r30, 3
lbl_80188EA8:
/* 80188EA8 00185EA8  7F E3 FB 78 */	mr r3, r31
/* 80188EAC 00185EAC  4B FF E8 E9 */	bl TRKMessageSend
/* 80188EB0 00185EB0  2C 03 00 00 */	cmpwi r3, 0
/* 80188EB4 00185EB4  3B DE FF FF */	addi r30, r30, -1
/* 80188EB8 00185EB8  41 82 01 94 */	beq lbl_8018904C
/* 80188EBC 00185EBC  2C 1E 00 00 */	cmpwi r30, 0
/* 80188EC0 00185EC0  41 81 FF E8 */	bgt lbl_80188EA8
/* 80188EC4 00185EC4  48 00 01 88 */	b lbl_8018904C
lbl_80188EC8:
/* 80188EC8 00185EC8  48 00 32 B5 */	bl TRKTargetStopped
/* 80188ECC 00185ECC  2C 03 00 00 */	cmpwi r3, 0
/* 80188ED0 00185ED0  40 82 00 8C */	bne lbl_80188F5C
/* 80188ED4 00185ED4  7F E3 FB 78 */	mr r3, r31
/* 80188ED8 00185ED8  38 80 00 01 */	li r4, 1
/* 80188EDC 00185EDC  4B FF F2 B5 */	bl TRKResetBuffer
/* 80188EE0 00185EE0  80 7F 00 0C */	lwz r3, 0xc(r31)
/* 80188EE4 00185EE4  28 03 08 80 */	cmplwi r3, 0x880
/* 80188EE8 00185EE8  40 80 00 24 */	bge lbl_80188F0C
/* 80188EEC 00185EEC  38 03 00 01 */	addi r0, r3, 1
/* 80188EF0 00185EF0  7C 7F 1A 14 */	add r3, r31, r3
/* 80188EF4 00185EF4  90 1F 00 0C */	stw r0, 0xc(r31)
/* 80188EF8 00185EF8  38 00 00 80 */	li r0, 0x80
/* 80188EFC 00185EFC  98 03 00 10 */	stb r0, 0x10(r3)
/* 80188F00 00185F00  80 7F 00 08 */	lwz r3, 8(r31)
/* 80188F04 00185F04  38 03 00 01 */	addi r0, r3, 1
/* 80188F08 00185F08  90 1F 00 08 */	stw r0, 8(r31)
lbl_80188F0C:
/* 80188F0C 00185F0C  80 7F 00 0C */	lwz r3, 0xc(r31)
/* 80188F10 00185F10  28 03 08 80 */	cmplwi r3, 0x880
/* 80188F14 00185F14  40 80 00 24 */	bge lbl_80188F38
/* 80188F18 00185F18  38 03 00 01 */	addi r0, r3, 1
/* 80188F1C 00185F1C  7C 7F 1A 14 */	add r3, r31, r3
/* 80188F20 00185F20  90 1F 00 0C */	stw r0, 0xc(r31)
/* 80188F24 00185F24  38 00 00 16 */	li r0, 0x16
/* 80188F28 00185F28  98 03 00 10 */	stb r0, 0x10(r3)
/* 80188F2C 00185F2C  80 7F 00 08 */	lwz r3, 8(r31)
/* 80188F30 00185F30  38 03 00 01 */	addi r0, r3, 1
/* 80188F34 00185F34  90 1F 00 08 */	stw r0, 8(r31)
lbl_80188F38:
/* 80188F38 00185F38  3B C0 00 03 */	li r30, 3
lbl_80188F3C:
/* 80188F3C 00185F3C  7F E3 FB 78 */	mr r3, r31
/* 80188F40 00185F40  4B FF E8 55 */	bl TRKMessageSend
/* 80188F44 00185F44  2C 03 00 00 */	cmpwi r3, 0
/* 80188F48 00185F48  3B DE FF FF */	addi r30, r30, -1
/* 80188F4C 00185F4C  41 82 01 00 */	beq lbl_8018904C
/* 80188F50 00185F50  2C 1E 00 00 */	cmpwi r30, 0
/* 80188F54 00185F54  41 81 FF E8 */	bgt lbl_80188F3C
/* 80188F58 00185F58  48 00 00 F4 */	b lbl_8018904C
lbl_80188F5C:
/* 80188F5C 00185F5C  7F E3 FB 78 */	mr r3, r31
/* 80188F60 00185F60  38 80 00 01 */	li r4, 1
/* 80188F64 00185F64  4B FF F2 2D */	bl TRKResetBuffer
/* 80188F68 00185F68  80 7F 00 0C */	lwz r3, 0xc(r31)
/* 80188F6C 00185F6C  28 03 08 80 */	cmplwi r3, 0x880
/* 80188F70 00185F70  40 80 00 24 */	bge lbl_80188F94
/* 80188F74 00185F74  38 03 00 01 */	addi r0, r3, 1
/* 80188F78 00185F78  7C 7F 1A 14 */	add r3, r31, r3
/* 80188F7C 00185F7C  90 1F 00 0C */	stw r0, 0xc(r31)
/* 80188F80 00185F80  38 00 00 80 */	li r0, 0x80
/* 80188F84 00185F84  98 03 00 10 */	stb r0, 0x10(r3)
/* 80188F88 00185F88  80 7F 00 08 */	lwz r3, 8(r31)
/* 80188F8C 00185F8C  38 03 00 01 */	addi r0, r3, 1
/* 80188F90 00185F90  90 1F 00 08 */	stw r0, 8(r31)
lbl_80188F94:
/* 80188F94 00185F94  80 7F 00 0C */	lwz r3, 0xc(r31)
/* 80188F98 00185F98  28 03 08 80 */	cmplwi r3, 0x880
/* 80188F9C 00185F9C  40 80 00 24 */	bge lbl_80188FC0
/* 80188FA0 00185FA0  38 03 00 01 */	addi r0, r3, 1
/* 80188FA4 00185FA4  7C 7F 1A 14 */	add r3, r31, r3
/* 80188FA8 00185FA8  90 1F 00 0C */	stw r0, 0xc(r31)
/* 80188FAC 00185FAC  38 00 00 00 */	li r0, 0
/* 80188FB0 00185FB0  98 03 00 10 */	stb r0, 0x10(r3)
/* 80188FB4 00185FB4  80 7F 00 08 */	lwz r3, 8(r31)
/* 80188FB8 00185FB8  38 03 00 01 */	addi r0, r3, 1
/* 80188FBC 00185FBC  90 1F 00 08 */	stw r0, 8(r31)
lbl_80188FC0:
/* 80188FC0 00185FC0  3B C0 00 03 */	li r30, 3
lbl_80188FC4:
/* 80188FC4 00185FC4  7F E3 FB 78 */	mr r3, r31
/* 80188FC8 00185FC8  4B FF E7 CD */	bl TRKMessageSend
/* 80188FCC 00185FCC  2C 03 00 00 */	cmpwi r3, 0
/* 80188FD0 00185FD0  3B DE FF FF */	addi r30, r30, -1
/* 80188FD4 00185FD4  41 82 00 0C */	beq lbl_80188FE0
/* 80188FD8 00185FD8  2C 1E 00 00 */	cmpwi r30, 0
/* 80188FDC 00185FDC  41 81 FF E8 */	bgt lbl_80188FC4
lbl_80188FE0:
/* 80188FE0 00185FE0  2C 03 00 00 */	cmpwi r3, 0
/* 80188FE4 00185FE4  40 82 00 68 */	bne lbl_8018904C
/* 80188FE8 00185FE8  88 01 00 09 */	lbz r0, 9(r1)
/* 80188FEC 00185FEC  2C 00 00 10 */	cmpwi r0, 0x10
/* 80188FF0 00185FF0  41 82 00 2C */	beq lbl_8018901C
/* 80188FF4 00185FF4  40 80 00 1C */	bge lbl_80189010
/* 80188FF8 00185FF8  2C 00 00 01 */	cmpwi r0, 1
/* 80188FFC 00185FFC  41 82 00 38 */	beq lbl_80189034
/* 80189000 00186000  40 80 00 4C */	bge lbl_8018904C
/* 80189004 00186004  2C 00 00 00 */	cmpwi r0, 0
/* 80189008 00186008  40 80 00 14 */	bge lbl_8018901C
/* 8018900C 0018600C  48 00 00 40 */	b lbl_8018904C
lbl_80189010:
/* 80189010 00186010  2C 00 00 12 */	cmpwi r0, 0x12
/* 80189014 00186014  40 80 00 38 */	bge lbl_8018904C
/* 80189018 00186018  48 00 00 1C */	b lbl_80189034
lbl_8018901C:
/* 8018901C 0018601C  20 00 00 10 */	subfic r0, r0, 0x10
/* 80189020 00186020  88 61 00 08 */	lbz r3, 8(r1)
/* 80189024 00186024  7C 00 00 34 */	cntlzw r0, r0
/* 80189028 00186028  54 04 D9 7E */	srwi r4, r0, 5
/* 8018902C 0018602C  48 00 34 31 */	bl TRKTargetSingleStep
/* 80189030 00186030  48 00 00 1C */	b lbl_8018904C
lbl_80189034:
/* 80189034 00186034  20 00 00 11 */	subfic r0, r0, 0x11
/* 80189038 00186038  80 61 00 10 */	lwz r3, 0x10(r1)
/* 8018903C 0018603C  7C 00 00 34 */	cntlzw r0, r0
/* 80189040 00186040  80 81 00 0C */	lwz r4, 0xc(r1)
/* 80189044 00186044  54 05 D9 7E */	srwi r5, r0, 5
/* 80189048 00186048  48 00 33 99 */	bl TRKTargetStepOutOfRange
lbl_8018904C:
/* 8018904C 0018604C  80 01 00 24 */	lwz r0, 0x24(r1)
/* 80189050 00186050  83 E1 00 1C */	lwz r31, 0x1c(r1)
/* 80189054 00186054  83 C1 00 18 */	lwz r30, 0x18(r1)
/* 80189058 00186058  7C 08 03 A6 */	mtlr r0
/* 8018905C 0018605C  38 21 00 20 */	addi r1, r1, 0x20
/* 80189060 00186060  4E 80 00 20 */	blr 

.global TRKDoContinue
TRKDoContinue:
/* 80189064 00186064  94 21 FF F0 */	stwu r1, -0x10(r1)
/* 80189068 00186068  7C 08 02 A6 */	mflr r0
/* 8018906C 0018606C  90 01 00 14 */	stw r0, 0x14(r1)
/* 80189070 00186070  93 E1 00 0C */	stw r31, 0xc(r1)
/* 80189074 00186074  7C 7F 1B 78 */	mr r31, r3
/* 80189078 00186078  93 C1 00 08 */	stw r30, 8(r1)
/* 8018907C 0018607C  48 00 31 01 */	bl TRKTargetStopped
/* 80189080 00186080  2C 03 00 00 */	cmpwi r3, 0
/* 80189084 00186084  40 82 00 8C */	bne lbl_80189110
/* 80189088 00186088  7F E3 FB 78 */	mr r3, r31
/* 8018908C 0018608C  38 80 00 01 */	li r4, 1
/* 80189090 00186090  4B FF F1 01 */	bl TRKResetBuffer
/* 80189094 00186094  80 7F 00 0C */	lwz r3, 0xc(r31)
/* 80189098 00186098  28 03 08 80 */	cmplwi r3, 0x880
/* 8018909C 0018609C  40 80 00 24 */	bge lbl_801890C0
/* 801890A0 001860A0  38 03 00 01 */	addi r0, r3, 1
/* 801890A4 001860A4  7C 7F 1A 14 */	add r3, r31, r3
/* 801890A8 001860A8  90 1F 00 0C */	stw r0, 0xc(r31)
/* 801890AC 001860AC  38 00 00 80 */	li r0, 0x80
/* 801890B0 001860B0  98 03 00 10 */	stb r0, 0x10(r3)
/* 801890B4 001860B4  80 7F 00 08 */	lwz r3, 8(r31)
/* 801890B8 001860B8  38 03 00 01 */	addi r0, r3, 1
/* 801890BC 001860BC  90 1F 00 08 */	stw r0, 8(r31)
lbl_801890C0:
/* 801890C0 001860C0  80 7F 00 0C */	lwz r3, 0xc(r31)
/* 801890C4 001860C4  28 03 08 80 */	cmplwi r3, 0x880
/* 801890C8 001860C8  40 80 00 24 */	bge lbl_801890EC
/* 801890CC 001860CC  38 03 00 01 */	addi r0, r3, 1
/* 801890D0 001860D0  7C 7F 1A 14 */	add r3, r31, r3
/* 801890D4 001860D4  90 1F 00 0C */	stw r0, 0xc(r31)
/* 801890D8 001860D8  38 00 00 16 */	li r0, 0x16
/* 801890DC 001860DC  98 03 00 10 */	stb r0, 0x10(r3)
/* 801890E0 001860E0  80 7F 00 08 */	lwz r3, 8(r31)
/* 801890E4 001860E4  38 03 00 01 */	addi r0, r3, 1
/* 801890E8 001860E8  90 1F 00 08 */	stw r0, 8(r31)
lbl_801890EC:
/* 801890EC 001860EC  3B C0 00 03 */	li r30, 3
lbl_801890F0:
/* 801890F0 001860F0  7F E3 FB 78 */	mr r3, r31
/* 801890F4 001860F4  4B FF E6 A1 */	bl TRKMessageSend
/* 801890F8 001860F8  2C 03 00 00 */	cmpwi r3, 0
/* 801890FC 001860FC  3B DE FF FF */	addi r30, r30, -1
/* 80189100 00186100  41 82 00 A0 */	beq lbl_801891A0
/* 80189104 00186104  2C 1E 00 00 */	cmpwi r30, 0
/* 80189108 00186108  41 81 FF E8 */	bgt lbl_801890F0
/* 8018910C 0018610C  48 00 00 94 */	b lbl_801891A0
lbl_80189110:
/* 80189110 00186110  7F E3 FB 78 */	mr r3, r31
/* 80189114 00186114  38 80 00 01 */	li r4, 1
/* 80189118 00186118  4B FF F0 79 */	bl TRKResetBuffer
/* 8018911C 0018611C  80 7F 00 0C */	lwz r3, 0xc(r31)
/* 80189120 00186120  28 03 08 80 */	cmplwi r3, 0x880
/* 80189124 00186124  40 80 00 24 */	bge lbl_80189148
/* 80189128 00186128  38 03 00 01 */	addi r0, r3, 1
/* 8018912C 0018612C  7C 7F 1A 14 */	add r3, r31, r3
/* 80189130 00186130  90 1F 00 0C */	stw r0, 0xc(r31)
/* 80189134 00186134  38 00 00 80 */	li r0, 0x80
/* 80189138 00186138  98 03 00 10 */	stb r0, 0x10(r3)
/* 8018913C 0018613C  80 7F 00 08 */	lwz r3, 8(r31)
/* 80189140 00186140  38 03 00 01 */	addi r0, r3, 1
/* 80189144 00186144  90 1F 00 08 */	stw r0, 8(r31)
lbl_80189148:
/* 80189148 00186148  80 7F 00 0C */	lwz r3, 0xc(r31)
/* 8018914C 0018614C  28 03 08 80 */	cmplwi r3, 0x880
/* 80189150 00186150  40 80 00 24 */	bge lbl_80189174
/* 80189154 00186154  38 03 00 01 */	addi r0, r3, 1
/* 80189158 00186158  7C 7F 1A 14 */	add r3, r31, r3
/* 8018915C 0018615C  90 1F 00 0C */	stw r0, 0xc(r31)
/* 80189160 00186160  38 00 00 00 */	li r0, 0
/* 80189164 00186164  98 03 00 10 */	stb r0, 0x10(r3)
/* 80189168 00186168  80 7F 00 08 */	lwz r3, 8(r31)
/* 8018916C 0018616C  38 03 00 01 */	addi r0, r3, 1
/* 80189170 00186170  90 1F 00 08 */	stw r0, 8(r31)
lbl_80189174:
/* 80189174 00186174  3B C0 00 03 */	li r30, 3
lbl_80189178:
/* 80189178 00186178  7F E3 FB 78 */	mr r3, r31
/* 8018917C 0018617C  4B FF E6 19 */	bl TRKMessageSend
/* 80189180 00186180  2C 03 00 00 */	cmpwi r3, 0
/* 80189184 00186184  3B DE FF FF */	addi r30, r30, -1
/* 80189188 00186188  41 82 00 0C */	beq lbl_80189194
/* 8018918C 0018618C  2C 1E 00 00 */	cmpwi r30, 0
/* 80189190 00186190  41 81 FF E8 */	bgt lbl_80189178
lbl_80189194:
/* 80189194 00186194  2C 03 00 00 */	cmpwi r3, 0
/* 80189198 00186198  40 82 00 08 */	bne lbl_801891A0
/* 8018919C 0018619C  48 00 4C 5D */	bl TRKTargetContinue
lbl_801891A0:
/* 801891A0 001861A0  80 01 00 14 */	lwz r0, 0x14(r1)
/* 801891A4 001861A4  83 E1 00 0C */	lwz r31, 0xc(r1)
/* 801891A8 001861A8  83 C1 00 08 */	lwz r30, 8(r1)
/* 801891AC 001861AC  7C 08 03 A6 */	mtlr r0
/* 801891B0 001861B0  38 21 00 10 */	addi r1, r1, 0x10
/* 801891B4 001861B4  4E 80 00 20 */	blr 

.global TRKDoFlushCache
TRKDoFlushCache:
/* 801891B8 001861B8  94 21 FF E0 */	stwu r1, -0x20(r1)
/* 801891BC 001861BC  7C 08 02 A6 */	mflr r0
/* 801891C0 001861C0  90 01 00 24 */	stw r0, 0x24(r1)
/* 801891C4 001861C4  93 E1 00 1C */	stw r31, 0x1c(r1)
/* 801891C8 001861C8  7C 7F 1B 78 */	mr r31, r3
/* 801891CC 001861CC  93 C1 00 18 */	stw r30, 0x18(r1)
/* 801891D0 001861D0  80 03 00 08 */	lwz r0, 8(r3)
/* 801891D4 001861D4  28 00 00 0A */	cmplwi r0, 0xa
/* 801891D8 001861D8  41 82 00 88 */	beq lbl_80189260
/* 801891DC 001861DC  38 80 00 01 */	li r4, 1
/* 801891E0 001861E0  4B FF EF B1 */	bl TRKResetBuffer
/* 801891E4 001861E4  80 7F 00 0C */	lwz r3, 0xc(r31)
/* 801891E8 001861E8  28 03 08 80 */	cmplwi r3, 0x880
/* 801891EC 001861EC  40 80 00 24 */	bge lbl_80189210
/* 801891F0 001861F0  38 03 00 01 */	addi r0, r3, 1
/* 801891F4 001861F4  7C 7F 1A 14 */	add r3, r31, r3
/* 801891F8 001861F8  90 1F 00 0C */	stw r0, 0xc(r31)
/* 801891FC 001861FC  38 00 00 80 */	li r0, 0x80
/* 80189200 00186200  98 03 00 10 */	stb r0, 0x10(r3)
/* 80189204 00186204  80 7F 00 08 */	lwz r3, 8(r31)
/* 80189208 00186208  38 03 00 01 */	addi r0, r3, 1
/* 8018920C 0018620C  90 1F 00 08 */	stw r0, 8(r31)
lbl_80189210:
/* 80189210 00186210  80 7F 00 0C */	lwz r3, 0xc(r31)
/* 80189214 00186214  28 03 08 80 */	cmplwi r3, 0x880
/* 80189218 00186218  40 80 00 24 */	bge lbl_8018923C
/* 8018921C 0018621C  38 03 00 01 */	addi r0, r3, 1
/* 80189220 00186220  7C 7F 1A 14 */	add r3, r31, r3
/* 80189224 00186224  90 1F 00 0C */	stw r0, 0xc(r31)
/* 80189228 00186228  38 00 00 02 */	li r0, 2
/* 8018922C 0018622C  98 03 00 10 */	stb r0, 0x10(r3)
/* 80189230 00186230  80 7F 00 08 */	lwz r3, 8(r31)
/* 80189234 00186234  38 03 00 01 */	addi r0, r3, 1
/* 80189238 00186238  90 1F 00 08 */	stw r0, 8(r31)
lbl_8018923C:
/* 8018923C 0018623C  3B C0 00 03 */	li r30, 3
lbl_80189240:
/* 80189240 00186240  7F E3 FB 78 */	mr r3, r31
/* 80189244 00186244  4B FF E5 51 */	bl TRKMessageSend
/* 80189248 00186248  2C 03 00 00 */	cmpwi r3, 0
/* 8018924C 0018624C  3B DE FF FF */	addi r30, r30, -1
/* 80189250 00186250  41 82 02 48 */	beq lbl_80189498
/* 80189254 00186254  2C 1E 00 00 */	cmpwi r30, 0
/* 80189258 00186258  41 81 FF E8 */	bgt lbl_80189240
/* 8018925C 0018625C  48 00 02 3C */	b lbl_80189498
lbl_80189260:
/* 80189260 00186260  38 80 00 00 */	li r4, 0
/* 80189264 00186264  4B FF EE FD */	bl TRKSetBufferPosition
/* 80189268 00186268  7F E3 FB 78 */	mr r3, r31
/* 8018926C 0018626C  38 81 00 09 */	addi r4, r1, 9
/* 80189270 00186270  4B FF EA F1 */	bl TRKReadBuffer1_ui8
/* 80189274 00186274  7C 7E 1B 79 */	or. r30, r3, r3
/* 80189278 00186278  40 82 00 14 */	bne lbl_8018928C
/* 8018927C 0018627C  7F E3 FB 78 */	mr r3, r31
/* 80189280 00186280  38 81 00 08 */	addi r4, r1, 8
/* 80189284 00186284  4B FF EA DD */	bl TRKReadBuffer1_ui8
/* 80189288 00186288  7C 7E 1B 78 */	mr r30, r3
lbl_8018928C:
/* 8018928C 0018628C  2C 1E 00 00 */	cmpwi r30, 0
/* 80189290 00186290  40 82 00 14 */	bne lbl_801892A4
/* 80189294 00186294  7F E3 FB 78 */	mr r3, r31
/* 80189298 00186298  38 81 00 10 */	addi r4, r1, 0x10
/* 8018929C 0018629C  4B FF E9 45 */	bl TRKReadBuffer1_ui32
/* 801892A0 001862A0  7C 7E 1B 78 */	mr r30, r3
lbl_801892A4:
/* 801892A4 001862A4  2C 1E 00 00 */	cmpwi r30, 0
/* 801892A8 001862A8  40 82 00 14 */	bne lbl_801892BC
/* 801892AC 001862AC  7F E3 FB 78 */	mr r3, r31
/* 801892B0 001862B0  38 81 00 0C */	addi r4, r1, 0xc
/* 801892B4 001862B4  4B FF E9 2D */	bl TRKReadBuffer1_ui32
/* 801892B8 001862B8  7C 7E 1B 78 */	mr r30, r3
lbl_801892BC:
/* 801892BC 001862BC  80 81 00 10 */	lwz r4, 0x10(r1)
/* 801892C0 001862C0  80 A1 00 0C */	lwz r5, 0xc(r1)
/* 801892C4 001862C4  7C 04 28 40 */	cmplw r4, r5
/* 801892C8 001862C8  40 81 00 8C */	ble lbl_80189354
/* 801892CC 001862CC  7F E3 FB 78 */	mr r3, r31
/* 801892D0 001862D0  38 80 00 01 */	li r4, 1
/* 801892D4 001862D4  4B FF EE BD */	bl TRKResetBuffer
/* 801892D8 001862D8  80 7F 00 0C */	lwz r3, 0xc(r31)
/* 801892DC 001862DC  28 03 08 80 */	cmplwi r3, 0x880
/* 801892E0 001862E0  40 80 00 24 */	bge lbl_80189304
/* 801892E4 001862E4  38 03 00 01 */	addi r0, r3, 1
/* 801892E8 001862E8  7C 7F 1A 14 */	add r3, r31, r3
/* 801892EC 001862EC  90 1F 00 0C */	stw r0, 0xc(r31)
/* 801892F0 001862F0  38 00 00 80 */	li r0, 0x80
/* 801892F4 001862F4  98 03 00 10 */	stb r0, 0x10(r3)
/* 801892F8 001862F8  80 7F 00 08 */	lwz r3, 8(r31)
/* 801892FC 001862FC  38 03 00 01 */	addi r0, r3, 1
/* 80189300 00186300  90 1F 00 08 */	stw r0, 8(r31)
lbl_80189304:
/* 80189304 00186304  80 7F 00 0C */	lwz r3, 0xc(r31)
/* 80189308 00186308  28 03 08 80 */	cmplwi r3, 0x880
/* 8018930C 0018630C  40 80 00 24 */	bge lbl_80189330
/* 80189310 00186310  38 03 00 01 */	addi r0, r3, 1
/* 80189314 00186314  7C 7F 1A 14 */	add r3, r31, r3
/* 80189318 00186318  90 1F 00 0C */	stw r0, 0xc(r31)
/* 8018931C 0018631C  38 00 00 13 */	li r0, 0x13
/* 80189320 00186320  98 03 00 10 */	stb r0, 0x10(r3)
/* 80189324 00186324  80 7F 00 08 */	lwz r3, 8(r31)
/* 80189328 00186328  38 03 00 01 */	addi r0, r3, 1
/* 8018932C 0018632C  90 1F 00 08 */	stw r0, 8(r31)
lbl_80189330:
/* 80189330 00186330  3B C0 00 03 */	li r30, 3
lbl_80189334:
/* 80189334 00186334  7F E3 FB 78 */	mr r3, r31
/* 80189338 00186338  4B FF E4 5D */	bl TRKMessageSend
/* 8018933C 0018633C  2C 03 00 00 */	cmpwi r3, 0
/* 80189340 00186340  3B DE FF FF */	addi r30, r30, -1
/* 80189344 00186344  41 82 01 54 */	beq lbl_80189498
/* 80189348 00186348  2C 1E 00 00 */	cmpwi r30, 0
/* 8018934C 0018634C  41 81 FF E8 */	bgt lbl_80189334
/* 80189350 00186350  48 00 01 48 */	b lbl_80189498
lbl_80189354:
/* 80189354 00186354  2C 1E 00 00 */	cmpwi r30, 0
/* 80189358 00186358  40 82 00 10 */	bne lbl_80189368
/* 8018935C 0018635C  88 61 00 08 */	lbz r3, 8(r1)
/* 80189360 00186360  48 00 2E 2D */	bl TRKTargetFlushCache
/* 80189364 00186364  7C 7E 1B 78 */	mr r30, r3
lbl_80189368:
/* 80189368 00186368  2C 1E 00 00 */	cmpwi r30, 0
/* 8018936C 0018636C  40 82 00 68 */	bne lbl_801893D4
/* 80189370 00186370  7F E3 FB 78 */	mr r3, r31
/* 80189374 00186374  38 80 00 01 */	li r4, 1
/* 80189378 00186378  4B FF EE 19 */	bl TRKResetBuffer
/* 8018937C 0018637C  80 7F 00 0C */	lwz r3, 0xc(r31)
/* 80189380 00186380  28 03 08 80 */	cmplwi r3, 0x880
/* 80189384 00186384  40 80 00 24 */	bge lbl_801893A8
/* 80189388 00186388  38 03 00 01 */	addi r0, r3, 1
/* 8018938C 0018638C  7C 7F 1A 14 */	add r3, r31, r3
/* 80189390 00186390  90 1F 00 0C */	stw r0, 0xc(r31)
/* 80189394 00186394  38 00 00 80 */	li r0, 0x80
/* 80189398 00186398  98 03 00 10 */	stb r0, 0x10(r3)
/* 8018939C 0018639C  80 7F 00 08 */	lwz r3, 8(r31)
/* 801893A0 001863A0  38 03 00 01 */	addi r0, r3, 1
/* 801893A4 001863A4  90 1F 00 08 */	stw r0, 8(r31)
lbl_801893A8:
/* 801893A8 001863A8  80 7F 00 0C */	lwz r3, 0xc(r31)
/* 801893AC 001863AC  28 03 08 80 */	cmplwi r3, 0x880
/* 801893B0 001863B0  40 80 00 24 */	bge lbl_801893D4
/* 801893B4 001863B4  38 03 00 01 */	addi r0, r3, 1
/* 801893B8 001863B8  7C 7F 1A 14 */	add r3, r31, r3
/* 801893BC 001863BC  90 1F 00 0C */	stw r0, 0xc(r31)
/* 801893C0 001863C0  38 00 00 00 */	li r0, 0
/* 801893C4 001863C4  98 03 00 10 */	stb r0, 0x10(r3)
/* 801893C8 001863C8  80 7F 00 08 */	lwz r3, 8(r31)
/* 801893CC 001863CC  38 03 00 01 */	addi r0, r3, 1
/* 801893D0 001863D0  90 1F 00 08 */	stw r0, 8(r31)
lbl_801893D4:
/* 801893D4 001863D4  2C 1E 00 00 */	cmpwi r30, 0
/* 801893D8 001863D8  41 82 00 A0 */	beq lbl_80189478
/* 801893DC 001863DC  2C 1E 07 03 */	cmpwi r30, 0x703
/* 801893E0 001863E0  41 82 00 08 */	beq lbl_801893E8
/* 801893E4 001863E4  48 00 00 0C */	b lbl_801893F0
lbl_801893E8:
/* 801893E8 001863E8  3B C0 00 12 */	li r30, 0x12
/* 801893EC 001863EC  48 00 00 08 */	b lbl_801893F4
lbl_801893F0:
/* 801893F0 001863F0  3B C0 00 03 */	li r30, 3
lbl_801893F4:
/* 801893F4 001863F4  7F E3 FB 78 */	mr r3, r31
/* 801893F8 001863F8  38 80 00 01 */	li r4, 1
/* 801893FC 001863FC  4B FF ED 95 */	bl TRKResetBuffer
/* 80189400 00186400  80 7F 00 0C */	lwz r3, 0xc(r31)
/* 80189404 00186404  28 03 08 80 */	cmplwi r3, 0x880
/* 80189408 00186408  40 80 00 24 */	bge lbl_8018942C
/* 8018940C 0018640C  38 03 00 01 */	addi r0, r3, 1
/* 80189410 00186410  7C 7F 1A 14 */	add r3, r31, r3
/* 80189414 00186414  90 1F 00 0C */	stw r0, 0xc(r31)
/* 80189418 00186418  38 00 00 80 */	li r0, 0x80
/* 8018941C 0018641C  98 03 00 10 */	stb r0, 0x10(r3)
/* 80189420 00186420  80 7F 00 08 */	lwz r3, 8(r31)
/* 80189424 00186424  38 03 00 01 */	addi r0, r3, 1
/* 80189428 00186428  90 1F 00 08 */	stw r0, 8(r31)
lbl_8018942C:
/* 8018942C 0018642C  80 7F 00 0C */	lwz r3, 0xc(r31)
/* 80189430 00186430  28 03 08 80 */	cmplwi r3, 0x880
/* 80189434 00186434  40 80 00 20 */	bge lbl_80189454
/* 80189438 00186438  38 03 00 01 */	addi r0, r3, 1
/* 8018943C 0018643C  7C 7F 1A 14 */	add r3, r31, r3
/* 80189440 00186440  90 1F 00 0C */	stw r0, 0xc(r31)
/* 80189444 00186444  9B C3 00 10 */	stb r30, 0x10(r3)
/* 80189448 00186448  80 7F 00 08 */	lwz r3, 8(r31)
/* 8018944C 0018644C  38 03 00 01 */	addi r0, r3, 1
/* 80189450 00186450  90 1F 00 08 */	stw r0, 8(r31)
lbl_80189454:
/* 80189454 00186454  3B C0 00 03 */	li r30, 3
lbl_80189458:
/* 80189458 00186458  7F E3 FB 78 */	mr r3, r31
/* 8018945C 0018645C  4B FF E3 39 */	bl TRKMessageSend
/* 80189460 00186460  2C 03 00 00 */	cmpwi r3, 0
/* 80189464 00186464  3B DE FF FF */	addi r30, r30, -1
/* 80189468 00186468  41 82 00 30 */	beq lbl_80189498
/* 8018946C 0018646C  2C 1E 00 00 */	cmpwi r30, 0
/* 80189470 00186470  41 81 FF E8 */	bgt lbl_80189458
/* 80189474 00186474  48 00 00 24 */	b lbl_80189498
lbl_80189478:
/* 80189478 00186478  3B C0 00 03 */	li r30, 3
lbl_8018947C:
/* 8018947C 0018647C  7F E3 FB 78 */	mr r3, r31
/* 80189480 00186480  4B FF E3 15 */	bl TRKMessageSend
/* 80189484 00186484  2C 03 00 00 */	cmpwi r3, 0
/* 80189488 00186488  3B DE FF FF */	addi r30, r30, -1
/* 8018948C 0018648C  41 82 00 0C */	beq lbl_80189498
/* 80189490 00186490  2C 1E 00 00 */	cmpwi r30, 0
/* 80189494 00186494  41 81 FF E8 */	bgt lbl_8018947C
lbl_80189498:
/* 80189498 00186498  80 01 00 24 */	lwz r0, 0x24(r1)
/* 8018949C 0018649C  83 E1 00 1C */	lwz r31, 0x1c(r1)
/* 801894A0 001864A0  83 C1 00 18 */	lwz r30, 0x18(r1)
/* 801894A4 001864A4  7C 08 03 A6 */	mtlr r0
/* 801894A8 001864A8  38 21 00 20 */	addi r1, r1, 0x20
/* 801894AC 001864AC  4E 80 00 20 */	blr 

.global TRKDoWriteRegisters
TRKDoWriteRegisters:
/* 801894B0 001864B0  94 21 FF E0 */	stwu r1, -0x20(r1)
/* 801894B4 001864B4  7C 08 02 A6 */	mflr r0
/* 801894B8 001864B8  90 01 00 24 */	stw r0, 0x24(r1)
/* 801894BC 001864BC  93 E1 00 1C */	stw r31, 0x1c(r1)
/* 801894C0 001864C0  7C 7F 1B 78 */	mr r31, r3
/* 801894C4 001864C4  93 C1 00 18 */	stw r30, 0x18(r1)
/* 801894C8 001864C8  80 03 00 08 */	lwz r0, 8(r3)
/* 801894CC 001864CC  28 00 00 06 */	cmplwi r0, 6
/* 801894D0 001864D0  41 81 00 88 */	bgt lbl_80189558
/* 801894D4 001864D4  38 80 00 01 */	li r4, 1
/* 801894D8 001864D8  4B FF EC B9 */	bl TRKResetBuffer
/* 801894DC 001864DC  80 7F 00 0C */	lwz r3, 0xc(r31)
/* 801894E0 001864E0  28 03 08 80 */	cmplwi r3, 0x880
/* 801894E4 001864E4  40 80 00 24 */	bge lbl_80189508
/* 801894E8 001864E8  38 03 00 01 */	addi r0, r3, 1
/* 801894EC 001864EC  7C 7F 1A 14 */	add r3, r31, r3
/* 801894F0 001864F0  90 1F 00 0C */	stw r0, 0xc(r31)
/* 801894F4 001864F4  38 00 00 80 */	li r0, 0x80
/* 801894F8 001864F8  98 03 00 10 */	stb r0, 0x10(r3)
/* 801894FC 001864FC  80 7F 00 08 */	lwz r3, 8(r31)
/* 80189500 00186500  38 03 00 01 */	addi r0, r3, 1
/* 80189504 00186504  90 1F 00 08 */	stw r0, 8(r31)
lbl_80189508:
/* 80189508 00186508  80 7F 00 0C */	lwz r3, 0xc(r31)
/* 8018950C 0018650C  28 03 08 80 */	cmplwi r3, 0x880
/* 80189510 00186510  40 80 00 24 */	bge lbl_80189534
/* 80189514 00186514  38 03 00 01 */	addi r0, r3, 1
/* 80189518 00186518  7C 7F 1A 14 */	add r3, r31, r3
/* 8018951C 0018651C  90 1F 00 0C */	stw r0, 0xc(r31)
/* 80189520 00186520  38 00 00 02 */	li r0, 2
/* 80189524 00186524  98 03 00 10 */	stb r0, 0x10(r3)
/* 80189528 00186528  80 7F 00 08 */	lwz r3, 8(r31)
/* 8018952C 0018652C  38 03 00 01 */	addi r0, r3, 1
/* 80189530 00186530  90 1F 00 08 */	stw r0, 8(r31)
lbl_80189534:
/* 80189534 00186534  3B C0 00 03 */	li r30, 3
lbl_80189538:
/* 80189538 00186538  7F E3 FB 78 */	mr r3, r31
/* 8018953C 0018653C  4B FF E2 59 */	bl TRKMessageSend
/* 80189540 00186540  2C 03 00 00 */	cmpwi r3, 0
/* 80189544 00186544  3B DE FF FF */	addi r30, r30, -1
/* 80189548 00186548  41 82 03 18 */	beq lbl_80189860
/* 8018954C 0018654C  2C 1E 00 00 */	cmpwi r30, 0
/* 80189550 00186550  41 81 FF E8 */	bgt lbl_80189538
/* 80189554 00186554  48 00 03 0C */	b lbl_80189860
lbl_80189558:
/* 80189558 00186558  38 80 00 00 */	li r4, 0
/* 8018955C 0018655C  4B FF EC 05 */	bl TRKSetBufferPosition
/* 80189560 00186560  7F E3 FB 78 */	mr r3, r31
/* 80189564 00186564  38 81 00 09 */	addi r4, r1, 9
/* 80189568 00186568  4B FF E7 F9 */	bl TRKReadBuffer1_ui8
/* 8018956C 0018656C  2C 03 00 00 */	cmpwi r3, 0
/* 80189570 00186570  40 82 00 10 */	bne lbl_80189580
/* 80189574 00186574  7F E3 FB 78 */	mr r3, r31
/* 80189578 00186578  38 81 00 08 */	addi r4, r1, 8
/* 8018957C 0018657C  4B FF E7 E5 */	bl TRKReadBuffer1_ui8
lbl_80189580:
/* 80189580 00186580  2C 03 00 00 */	cmpwi r3, 0
/* 80189584 00186584  40 82 00 10 */	bne lbl_80189594
/* 80189588 00186588  7F E3 FB 78 */	mr r3, r31
/* 8018958C 0018658C  38 81 00 0C */	addi r4, r1, 0xc
/* 80189590 00186590  4B FF E7 19 */	bl TRKReadBuffer1_ui16
lbl_80189594:
/* 80189594 00186594  2C 03 00 00 */	cmpwi r3, 0
/* 80189598 00186598  40 82 00 10 */	bne lbl_801895A8
/* 8018959C 0018659C  7F E3 FB 78 */	mr r3, r31
/* 801895A0 001865A0  38 81 00 0A */	addi r4, r1, 0xa
/* 801895A4 001865A4  4B FF E7 05 */	bl TRKReadBuffer1_ui16
lbl_801895A8:
/* 801895A8 001865A8  A0 61 00 0C */	lhz r3, 0xc(r1)
/* 801895AC 001865AC  A0 81 00 0A */	lhz r4, 0xa(r1)
/* 801895B0 001865B0  7C 03 20 40 */	cmplw r3, r4
/* 801895B4 001865B4  40 81 00 8C */	ble lbl_80189640
/* 801895B8 001865B8  7F E3 FB 78 */	mr r3, r31
/* 801895BC 001865BC  38 80 00 01 */	li r4, 1
/* 801895C0 001865C0  4B FF EB D1 */	bl TRKResetBuffer
/* 801895C4 001865C4  80 7F 00 0C */	lwz r3, 0xc(r31)
/* 801895C8 001865C8  28 03 08 80 */	cmplwi r3, 0x880
/* 801895CC 001865CC  40 80 00 24 */	bge lbl_801895F0
/* 801895D0 001865D0  38 03 00 01 */	addi r0, r3, 1
/* 801895D4 001865D4  7C 7F 1A 14 */	add r3, r31, r3
/* 801895D8 001865D8  90 1F 00 0C */	stw r0, 0xc(r31)
/* 801895DC 001865DC  38 00 00 80 */	li r0, 0x80
/* 801895E0 001865E0  98 03 00 10 */	stb r0, 0x10(r3)
/* 801895E4 001865E4  80 7F 00 08 */	lwz r3, 8(r31)
/* 801895E8 001865E8  38 03 00 01 */	addi r0, r3, 1
/* 801895EC 001865EC  90 1F 00 08 */	stw r0, 8(r31)
lbl_801895F0:
/* 801895F0 001865F0  80 7F 00 0C */	lwz r3, 0xc(r31)
/* 801895F4 001865F4  28 03 08 80 */	cmplwi r3, 0x880
/* 801895F8 001865F8  40 80 00 24 */	bge lbl_8018961C
/* 801895FC 001865FC  38 03 00 01 */	addi r0, r3, 1
/* 80189600 00186600  7C 7F 1A 14 */	add r3, r31, r3
/* 80189604 00186604  90 1F 00 0C */	stw r0, 0xc(r31)
/* 80189608 00186608  38 00 00 14 */	li r0, 0x14
/* 8018960C 0018660C  98 03 00 10 */	stb r0, 0x10(r3)
/* 80189610 00186610  80 7F 00 08 */	lwz r3, 8(r31)
/* 80189614 00186614  38 03 00 01 */	addi r0, r3, 1
/* 80189618 00186618  90 1F 00 08 */	stw r0, 8(r31)
lbl_8018961C:
/* 8018961C 0018661C  3B C0 00 03 */	li r30, 3
lbl_80189620:
/* 80189620 00186620  7F E3 FB 78 */	mr r3, r31
/* 80189624 00186624  4B FF E1 71 */	bl TRKMessageSend
/* 80189628 00186628  2C 03 00 00 */	cmpwi r3, 0
/* 8018962C 0018662C  3B DE FF FF */	addi r30, r30, -1
/* 80189630 00186630  41 82 02 30 */	beq lbl_80189860
/* 80189634 00186634  2C 1E 00 00 */	cmpwi r30, 0
/* 80189638 00186638  41 81 FF E8 */	bgt lbl_80189620
/* 8018963C 0018663C  48 00 02 24 */	b lbl_80189860
lbl_80189640:
/* 80189640 00186640  88 01 00 08 */	lbz r0, 8(r1)
/* 80189644 00186644  2C 00 00 02 */	cmpwi r0, 2
/* 80189648 00186648  41 82 00 54 */	beq lbl_8018969C
/* 8018964C 0018664C  40 80 00 14 */	bge lbl_80189660
/* 80189650 00186650  2C 00 00 00 */	cmpwi r0, 0
/* 80189654 00186654  41 82 00 18 */	beq lbl_8018966C
/* 80189658 00186658  40 80 00 2C */	bge lbl_80189684
/* 8018965C 0018665C  48 00 00 70 */	b lbl_801896CC
lbl_80189660:
/* 80189660 00186660  2C 00 00 04 */	cmpwi r0, 4
/* 80189664 00186664  40 80 00 68 */	bge lbl_801896CC
/* 80189668 00186668  48 00 00 4C */	b lbl_801896B4
lbl_8018966C:
/* 8018966C 0018666C  7F E5 FB 78 */	mr r5, r31
/* 80189670 00186670  38 C1 00 10 */	addi r6, r1, 0x10
/* 80189674 00186674  38 E0 00 00 */	li r7, 0
/* 80189678 00186678  48 00 3A 49 */	bl TRKTargetAccessDefault
/* 8018967C 0018667C  7C 7E 1B 78 */	mr r30, r3
/* 80189680 00186680  48 00 00 50 */	b lbl_801896D0
lbl_80189684:
/* 80189684 00186684  7F E5 FB 78 */	mr r5, r31
/* 80189688 00186688  38 C1 00 10 */	addi r6, r1, 0x10
/* 8018968C 0018668C  38 E0 00 00 */	li r7, 0
/* 80189690 00186690  48 00 38 F5 */	bl TRKTargetAccessFP
/* 80189694 00186694  7C 7E 1B 78 */	mr r30, r3
/* 80189698 00186698  48 00 00 38 */	b lbl_801896D0
lbl_8018969C:
/* 8018969C 0018669C  7F E5 FB 78 */	mr r5, r31
/* 801896A0 001866A0  38 C1 00 10 */	addi r6, r1, 0x10
/* 801896A4 001866A4  38 E0 00 00 */	li r7, 0
/* 801896A8 001866A8  48 00 37 6D */	bl TRKTargetAccessExtended1
/* 801896AC 001866AC  7C 7E 1B 78 */	mr r30, r3
/* 801896B0 001866B0  48 00 00 20 */	b lbl_801896D0
lbl_801896B4:
/* 801896B4 001866B4  7F E5 FB 78 */	mr r5, r31
/* 801896B8 001866B8  38 C1 00 10 */	addi r6, r1, 0x10
/* 801896BC 001866BC  38 E0 00 00 */	li r7, 0
/* 801896C0 001866C0  48 00 33 1D */	bl TRKTargetAccessExtended2
/* 801896C4 001866C4  7C 7E 1B 78 */	mr r30, r3
/* 801896C8 001866C8  48 00 00 08 */	b lbl_801896D0
lbl_801896CC:
/* 801896CC 001866CC  3B C0 07 03 */	li r30, 0x703
lbl_801896D0:
/* 801896D0 001866D0  2C 1E 00 00 */	cmpwi r30, 0
/* 801896D4 001866D4  40 82 00 68 */	bne lbl_8018973C
/* 801896D8 001866D8  7F E3 FB 78 */	mr r3, r31
/* 801896DC 001866DC  38 80 00 01 */	li r4, 1
/* 801896E0 001866E0  4B FF EA B1 */	bl TRKResetBuffer
/* 801896E4 001866E4  80 7F 00 0C */	lwz r3, 0xc(r31)
/* 801896E8 001866E8  28 03 08 80 */	cmplwi r3, 0x880
/* 801896EC 001866EC  40 80 00 24 */	bge lbl_80189710
/* 801896F0 001866F0  38 03 00 01 */	addi r0, r3, 1
/* 801896F4 001866F4  7C 7F 1A 14 */	add r3, r31, r3
/* 801896F8 001866F8  90 1F 00 0C */	stw r0, 0xc(r31)
/* 801896FC 001866FC  38 00 00 80 */	li r0, 0x80
/* 80189700 00186700  98 03 00 10 */	stb r0, 0x10(r3)
/* 80189704 00186704  80 7F 00 08 */	lwz r3, 8(r31)
/* 80189708 00186708  38 03 00 01 */	addi r0, r3, 1
/* 8018970C 0018670C  90 1F 00 08 */	stw r0, 8(r31)
lbl_80189710:
/* 80189710 00186710  80 7F 00 0C */	lwz r3, 0xc(r31)
/* 80189714 00186714  28 03 08 80 */	cmplwi r3, 0x880
/* 80189718 00186718  40 80 00 24 */	bge lbl_8018973C
/* 8018971C 0018671C  38 03 00 01 */	addi r0, r3, 1
/* 80189720 00186720  7C 7F 1A 14 */	add r3, r31, r3
/* 80189724 00186724  90 1F 00 0C */	stw r0, 0xc(r31)
/* 80189728 00186728  38 00 00 00 */	li r0, 0
/* 8018972C 0018672C  98 03 00 10 */	stb r0, 0x10(r3)
/* 80189730 00186730  80 7F 00 08 */	lwz r3, 8(r31)
/* 80189734 00186734  38 03 00 01 */	addi r0, r3, 1
/* 80189738 00186738  90 1F 00 08 */	stw r0, 8(r31)
lbl_8018973C:
/* 8018973C 0018673C  2C 1E 00 00 */	cmpwi r30, 0
/* 80189740 00186740  41 82 01 00 */	beq lbl_80189840
/* 80189744 00186744  2C 1E 07 03 */	cmpwi r30, 0x703
/* 80189748 00186748  41 82 00 38 */	beq lbl_80189780
/* 8018974C 0018674C  40 80 00 1C */	bge lbl_80189768
/* 80189750 00186750  2C 1E 07 01 */	cmpwi r30, 0x701
/* 80189754 00186754  41 82 00 34 */	beq lbl_80189788
/* 80189758 00186758  40 80 00 40 */	bge lbl_80189798
/* 8018975C 0018675C  2C 1E 03 02 */	cmpwi r30, 0x302
/* 80189760 00186760  41 82 00 30 */	beq lbl_80189790
/* 80189764 00186764  48 00 00 54 */	b lbl_801897B8
lbl_80189768:
/* 80189768 00186768  2C 1E 07 06 */	cmpwi r30, 0x706
/* 8018976C 0018676C  41 82 00 44 */	beq lbl_801897B0
/* 80189770 00186770  40 80 00 48 */	bge lbl_801897B8
/* 80189774 00186774  2C 1E 07 05 */	cmpwi r30, 0x705
/* 80189778 00186778  40 80 00 30 */	bge lbl_801897A8
/* 8018977C 0018677C  48 00 00 24 */	b lbl_801897A0
lbl_80189780:
/* 80189780 00186780  3B C0 00 12 */	li r30, 0x12
/* 80189784 00186784  48 00 00 38 */	b lbl_801897BC
lbl_80189788:
/* 80189788 00186788  3B C0 00 14 */	li r30, 0x14
/* 8018978C 0018678C  48 00 00 30 */	b lbl_801897BC
lbl_80189790:
/* 80189790 00186790  3B C0 00 02 */	li r30, 2
/* 80189794 00186794  48 00 00 28 */	b lbl_801897BC
lbl_80189798:
/* 80189798 00186798  3B C0 00 15 */	li r30, 0x15
/* 8018979C 0018679C  48 00 00 20 */	b lbl_801897BC
lbl_801897A0:
/* 801897A0 001867A0  3B C0 00 21 */	li r30, 0x21
/* 801897A4 001867A4  48 00 00 18 */	b lbl_801897BC
lbl_801897A8:
/* 801897A8 001867A8  3B C0 00 22 */	li r30, 0x22
/* 801897AC 001867AC  48 00 00 10 */	b lbl_801897BC
lbl_801897B0:
/* 801897B0 001867B0  3B C0 00 20 */	li r30, 0x20
/* 801897B4 001867B4  48 00 00 08 */	b lbl_801897BC
lbl_801897B8:
/* 801897B8 001867B8  3B C0 00 03 */	li r30, 3
lbl_801897BC:
/* 801897BC 001867BC  7F E3 FB 78 */	mr r3, r31
/* 801897C0 001867C0  38 80 00 01 */	li r4, 1
/* 801897C4 001867C4  4B FF E9 CD */	bl TRKResetBuffer
/* 801897C8 001867C8  80 7F 00 0C */	lwz r3, 0xc(r31)
/* 801897CC 001867CC  28 03 08 80 */	cmplwi r3, 0x880
/* 801897D0 001867D0  40 80 00 24 */	bge lbl_801897F4
/* 801897D4 001867D4  38 03 00 01 */	addi r0, r3, 1
/* 801897D8 001867D8  7C 7F 1A 14 */	add r3, r31, r3
/* 801897DC 001867DC  90 1F 00 0C */	stw r0, 0xc(r31)
/* 801897E0 001867E0  38 00 00 80 */	li r0, 0x80
/* 801897E4 001867E4  98 03 00 10 */	stb r0, 0x10(r3)
/* 801897E8 001867E8  80 7F 00 08 */	lwz r3, 8(r31)
/* 801897EC 001867EC  38 03 00 01 */	addi r0, r3, 1
/* 801897F0 001867F0  90 1F 00 08 */	stw r0, 8(r31)
lbl_801897F4:
/* 801897F4 001867F4  80 7F 00 0C */	lwz r3, 0xc(r31)
/* 801897F8 001867F8  28 03 08 80 */	cmplwi r3, 0x880
/* 801897FC 001867FC  40 80 00 20 */	bge lbl_8018981C
/* 80189800 00186800  38 03 00 01 */	addi r0, r3, 1
/* 80189804 00186804  7C 7F 1A 14 */	add r3, r31, r3
/* 80189808 00186808  90 1F 00 0C */	stw r0, 0xc(r31)
/* 8018980C 0018680C  9B C3 00 10 */	stb r30, 0x10(r3)
/* 80189810 00186810  80 7F 00 08 */	lwz r3, 8(r31)
/* 80189814 00186814  38 03 00 01 */	addi r0, r3, 1
/* 80189818 00186818  90 1F 00 08 */	stw r0, 8(r31)
lbl_8018981C:
/* 8018981C 0018681C  3B C0 00 03 */	li r30, 3
lbl_80189820:
/* 80189820 00186820  7F E3 FB 78 */	mr r3, r31
/* 80189824 00186824  4B FF DF 71 */	bl TRKMessageSend
/* 80189828 00186828  2C 03 00 00 */	cmpwi r3, 0
/* 8018982C 0018682C  3B DE FF FF */	addi r30, r30, -1
/* 80189830 00186830  41 82 00 30 */	beq lbl_80189860
/* 80189834 00186834  2C 1E 00 00 */	cmpwi r30, 0
/* 80189838 00186838  41 81 FF E8 */	bgt lbl_80189820
/* 8018983C 0018683C  48 00 00 24 */	b lbl_80189860
lbl_80189840:
/* 80189840 00186840  3B C0 00 03 */	li r30, 3
lbl_80189844:
/* 80189844 00186844  7F E3 FB 78 */	mr r3, r31
/* 80189848 00186848  4B FF DF 4D */	bl TRKMessageSend
/* 8018984C 0018684C  2C 03 00 00 */	cmpwi r3, 0
/* 80189850 00186850  3B DE FF FF */	addi r30, r30, -1
/* 80189854 00186854  41 82 00 0C */	beq lbl_80189860
/* 80189858 00186858  2C 1E 00 00 */	cmpwi r30, 0
/* 8018985C 0018685C  41 81 FF E8 */	bgt lbl_80189844
lbl_80189860:
/* 80189860 00186860  80 01 00 24 */	lwz r0, 0x24(r1)
/* 80189864 00186864  83 E1 00 1C */	lwz r31, 0x1c(r1)
/* 80189868 00186868  83 C1 00 18 */	lwz r30, 0x18(r1)
/* 8018986C 0018686C  7C 08 03 A6 */	mtlr r0
/* 80189870 00186870  38 21 00 20 */	addi r1, r1, 0x20
/* 80189874 00186874  4E 80 00 20 */	blr 

.global TRKDoReadRegisters
TRKDoReadRegisters:
/* 80189878 00186878  94 21 FF E0 */	stwu r1, -0x20(r1)
/* 8018987C 0018687C  7C 08 02 A6 */	mflr r0
/* 80189880 00186880  90 01 00 24 */	stw r0, 0x24(r1)
/* 80189884 00186884  93 E1 00 1C */	stw r31, 0x1c(r1)
/* 80189888 00186888  7C 7F 1B 78 */	mr r31, r3
/* 8018988C 0018688C  93 C1 00 18 */	stw r30, 0x18(r1)
/* 80189890 00186890  80 03 00 08 */	lwz r0, 8(r3)
/* 80189894 00186894  28 00 00 06 */	cmplwi r0, 6
/* 80189898 00186898  41 82 00 88 */	beq lbl_80189920
/* 8018989C 0018689C  38 80 00 01 */	li r4, 1
/* 801898A0 001868A0  4B FF E8 F1 */	bl TRKResetBuffer
/* 801898A4 001868A4  80 7F 00 0C */	lwz r3, 0xc(r31)
/* 801898A8 001868A8  28 03 08 80 */	cmplwi r3, 0x880
/* 801898AC 001868AC  40 80 00 24 */	bge lbl_801898D0
/* 801898B0 001868B0  38 03 00 01 */	addi r0, r3, 1
/* 801898B4 001868B4  7C 7F 1A 14 */	add r3, r31, r3
/* 801898B8 001868B8  90 1F 00 0C */	stw r0, 0xc(r31)
/* 801898BC 001868BC  38 00 00 80 */	li r0, 0x80
/* 801898C0 001868C0  98 03 00 10 */	stb r0, 0x10(r3)
/* 801898C4 001868C4  80 7F 00 08 */	lwz r3, 8(r31)
/* 801898C8 001868C8  38 03 00 01 */	addi r0, r3, 1
/* 801898CC 001868CC  90 1F 00 08 */	stw r0, 8(r31)
lbl_801898D0:
/* 801898D0 001868D0  80 7F 00 0C */	lwz r3, 0xc(r31)
/* 801898D4 001868D4  28 03 08 80 */	cmplwi r3, 0x880
/* 801898D8 001868D8  40 80 00 24 */	bge lbl_801898FC
/* 801898DC 001868DC  38 03 00 01 */	addi r0, r3, 1
/* 801898E0 001868E0  7C 7F 1A 14 */	add r3, r31, r3
/* 801898E4 001868E4  90 1F 00 0C */	stw r0, 0xc(r31)
/* 801898E8 001868E8  38 00 00 02 */	li r0, 2
/* 801898EC 001868EC  98 03 00 10 */	stb r0, 0x10(r3)
/* 801898F0 001868F0  80 7F 00 08 */	lwz r3, 8(r31)
/* 801898F4 001868F4  38 03 00 01 */	addi r0, r3, 1
/* 801898F8 001868F8  90 1F 00 08 */	stw r0, 8(r31)
lbl_801898FC:
/* 801898FC 001868FC  3B C0 00 03 */	li r30, 3
lbl_80189900:
/* 80189900 00186900  7F E3 FB 78 */	mr r3, r31
/* 80189904 00186904  4B FF DE 91 */	bl TRKMessageSend
/* 80189908 00186908  2C 03 00 00 */	cmpwi r3, 0
/* 8018990C 0018690C  3B DE FF FF */	addi r30, r30, -1
/* 80189910 00186910  41 82 03 1C */	beq lbl_80189C2C
/* 80189914 00186914  2C 1E 00 00 */	cmpwi r30, 0
/* 80189918 00186918  41 81 FF E8 */	bgt lbl_80189900
/* 8018991C 0018691C  48 00 03 10 */	b lbl_80189C2C
lbl_80189920:
/* 80189920 00186920  38 80 00 00 */	li r4, 0
/* 80189924 00186924  4B FF E8 3D */	bl TRKSetBufferPosition
/* 80189928 00186928  7F E3 FB 78 */	mr r3, r31
/* 8018992C 0018692C  38 81 00 09 */	addi r4, r1, 9
/* 80189930 00186930  4B FF E4 31 */	bl TRKReadBuffer1_ui8
/* 80189934 00186934  2C 03 00 00 */	cmpwi r3, 0
/* 80189938 00186938  40 82 00 10 */	bne lbl_80189948
/* 8018993C 0018693C  7F E3 FB 78 */	mr r3, r31
/* 80189940 00186940  38 81 00 08 */	addi r4, r1, 8
/* 80189944 00186944  4B FF E4 1D */	bl TRKReadBuffer1_ui8
lbl_80189948:
/* 80189948 00186948  2C 03 00 00 */	cmpwi r3, 0
/* 8018994C 0018694C  40 82 00 10 */	bne lbl_8018995C
/* 80189950 00186950  7F E3 FB 78 */	mr r3, r31
/* 80189954 00186954  38 81 00 0C */	addi r4, r1, 0xc
/* 80189958 00186958  4B FF E3 51 */	bl TRKReadBuffer1_ui16
lbl_8018995C:
/* 8018995C 0018695C  2C 03 00 00 */	cmpwi r3, 0
/* 80189960 00186960  40 82 00 10 */	bne lbl_80189970
/* 80189964 00186964  7F E3 FB 78 */	mr r3, r31
/* 80189968 00186968  38 81 00 0A */	addi r4, r1, 0xa
/* 8018996C 0018696C  4B FF E3 3D */	bl TRKReadBuffer1_ui16
lbl_80189970:
/* 80189970 00186970  A0 81 00 0C */	lhz r4, 0xc(r1)
/* 80189974 00186974  A0 01 00 0A */	lhz r0, 0xa(r1)
/* 80189978 00186978  7C 04 00 40 */	cmplw r4, r0
/* 8018997C 0018697C  40 81 00 8C */	ble lbl_80189A08
/* 80189980 00186980  7F E3 FB 78 */	mr r3, r31
/* 80189984 00186984  38 80 00 01 */	li r4, 1
/* 80189988 00186988  4B FF E8 09 */	bl TRKResetBuffer
/* 8018998C 0018698C  80 7F 00 0C */	lwz r3, 0xc(r31)
/* 80189990 00186990  28 03 08 80 */	cmplwi r3, 0x880
/* 80189994 00186994  40 80 00 24 */	bge lbl_801899B8
/* 80189998 00186998  38 03 00 01 */	addi r0, r3, 1
/* 8018999C 0018699C  7C 7F 1A 14 */	add r3, r31, r3
/* 801899A0 001869A0  90 1F 00 0C */	stw r0, 0xc(r31)
/* 801899A4 001869A4  38 00 00 80 */	li r0, 0x80
/* 801899A8 001869A8  98 03 00 10 */	stb r0, 0x10(r3)
/* 801899AC 001869AC  80 7F 00 08 */	lwz r3, 8(r31)
/* 801899B0 001869B0  38 03 00 01 */	addi r0, r3, 1
/* 801899B4 001869B4  90 1F 00 08 */	stw r0, 8(r31)
lbl_801899B8:
/* 801899B8 001869B8  80 7F 00 0C */	lwz r3, 0xc(r31)
/* 801899BC 001869BC  28 03 08 80 */	cmplwi r3, 0x880
/* 801899C0 001869C0  40 80 00 24 */	bge lbl_801899E4
/* 801899C4 001869C4  38 03 00 01 */	addi r0, r3, 1
/* 801899C8 001869C8  7C 7F 1A 14 */	add r3, r31, r3
/* 801899CC 001869CC  90 1F 00 0C */	stw r0, 0xc(r31)
/* 801899D0 001869D0  38 00 00 14 */	li r0, 0x14
/* 801899D4 001869D4  98 03 00 10 */	stb r0, 0x10(r3)
/* 801899D8 001869D8  80 7F 00 08 */	lwz r3, 8(r31)
/* 801899DC 001869DC  38 03 00 01 */	addi r0, r3, 1
/* 801899E0 001869E0  90 1F 00 08 */	stw r0, 8(r31)
lbl_801899E4:
/* 801899E4 001869E4  3B C0 00 03 */	li r30, 3
lbl_801899E8:
/* 801899E8 001869E8  7F E3 FB 78 */	mr r3, r31
/* 801899EC 001869EC  4B FF DD A9 */	bl TRKMessageSend
/* 801899F0 001869F0  2C 03 00 00 */	cmpwi r3, 0
/* 801899F4 001869F4  3B DE FF FF */	addi r30, r30, -1
/* 801899F8 001869F8  41 82 02 34 */	beq lbl_80189C2C
/* 801899FC 001869FC  2C 1E 00 00 */	cmpwi r30, 0
/* 80189A00 00186A00  41 81 FF E8 */	bgt lbl_801899E8
/* 80189A04 00186A04  48 00 02 28 */	b lbl_80189C2C
lbl_80189A08:
/* 80189A08 00186A08  2C 03 00 00 */	cmpwi r3, 0
/* 80189A0C 00186A0C  40 82 00 68 */	bne lbl_80189A74
/* 80189A10 00186A10  7F E3 FB 78 */	mr r3, r31
/* 80189A14 00186A14  38 80 00 01 */	li r4, 1
/* 80189A18 00186A18  4B FF E7 79 */	bl TRKResetBuffer
/* 80189A1C 00186A1C  80 7F 00 0C */	lwz r3, 0xc(r31)
/* 80189A20 00186A20  28 03 08 80 */	cmplwi r3, 0x880
/* 80189A24 00186A24  40 80 00 24 */	bge lbl_80189A48
/* 80189A28 00186A28  38 03 00 01 */	addi r0, r3, 1
/* 80189A2C 00186A2C  7C 7F 1A 14 */	add r3, r31, r3
/* 80189A30 00186A30  90 1F 00 0C */	stw r0, 0xc(r31)
/* 80189A34 00186A34  38 00 00 80 */	li r0, 0x80
/* 80189A38 00186A38  98 03 00 10 */	stb r0, 0x10(r3)
/* 80189A3C 00186A3C  80 7F 00 08 */	lwz r3, 8(r31)
/* 80189A40 00186A40  38 03 00 01 */	addi r0, r3, 1
/* 80189A44 00186A44  90 1F 00 08 */	stw r0, 8(r31)
lbl_80189A48:
/* 80189A48 00186A48  80 7F 00 0C */	lwz r3, 0xc(r31)
/* 80189A4C 00186A4C  28 03 08 80 */	cmplwi r3, 0x880
/* 80189A50 00186A50  40 80 00 24 */	bge lbl_80189A74
/* 80189A54 00186A54  38 03 00 01 */	addi r0, r3, 1
/* 80189A58 00186A58  7C 7F 1A 14 */	add r3, r31, r3
/* 80189A5C 00186A5C  90 1F 00 0C */	stw r0, 0xc(r31)
/* 80189A60 00186A60  38 00 00 00 */	li r0, 0
/* 80189A64 00186A64  98 03 00 10 */	stb r0, 0x10(r3)
/* 80189A68 00186A68  80 7F 00 08 */	lwz r3, 8(r31)
/* 80189A6C 00186A6C  38 03 00 01 */	addi r0, r3, 1
/* 80189A70 00186A70  90 1F 00 08 */	stw r0, 8(r31)
lbl_80189A74:
/* 80189A74 00186A74  88 01 00 08 */	lbz r0, 8(r1)
/* 80189A78 00186A78  54 00 07 7E */	clrlwi r0, r0, 0x1d
/* 80189A7C 00186A7C  2C 00 00 02 */	cmpwi r0, 2
/* 80189A80 00186A80  41 82 00 5C */	beq lbl_80189ADC
/* 80189A84 00186A84  40 80 00 14 */	bge lbl_80189A98
/* 80189A88 00186A88  2C 00 00 00 */	cmpwi r0, 0
/* 80189A8C 00186A8C  41 82 00 18 */	beq lbl_80189AA4
/* 80189A90 00186A90  40 80 00 30 */	bge lbl_80189AC0
/* 80189A94 00186A94  48 00 00 80 */	b lbl_80189B14
lbl_80189A98:
/* 80189A98 00186A98  2C 00 00 04 */	cmpwi r0, 4
/* 80189A9C 00186A9C  40 80 00 78 */	bge lbl_80189B14
/* 80189AA0 00186AA0  48 00 00 58 */	b lbl_80189AF8
lbl_80189AA4:
/* 80189AA4 00186AA4  A0 61 00 0C */	lhz r3, 0xc(r1)
/* 80189AA8 00186AA8  7F E5 FB 78 */	mr r5, r31
/* 80189AAC 00186AAC  A0 81 00 0A */	lhz r4, 0xa(r1)
/* 80189AB0 00186AB0  38 C1 00 10 */	addi r6, r1, 0x10
/* 80189AB4 00186AB4  38 E0 00 01 */	li r7, 1
/* 80189AB8 00186AB8  48 00 36 09 */	bl TRKTargetAccessDefault
/* 80189ABC 00186ABC  48 00 00 5C */	b lbl_80189B18
lbl_80189AC0:
/* 80189AC0 00186AC0  A0 61 00 0C */	lhz r3, 0xc(r1)
/* 80189AC4 00186AC4  7F E5 FB 78 */	mr r5, r31
/* 80189AC8 00186AC8  A0 81 00 0A */	lhz r4, 0xa(r1)
/* 80189ACC 00186ACC  38 C1 00 10 */	addi r6, r1, 0x10
/* 80189AD0 00186AD0  38 E0 00 01 */	li r7, 1
/* 80189AD4 00186AD4  48 00 34 B1 */	bl TRKTargetAccessFP
/* 80189AD8 00186AD8  48 00 00 40 */	b lbl_80189B18
lbl_80189ADC:
/* 80189ADC 00186ADC  A0 61 00 0C */	lhz r3, 0xc(r1)
/* 80189AE0 00186AE0  7F E5 FB 78 */	mr r5, r31
/* 80189AE4 00186AE4  A0 81 00 0A */	lhz r4, 0xa(r1)
/* 80189AE8 00186AE8  38 C1 00 10 */	addi r6, r1, 0x10
/* 80189AEC 00186AEC  38 E0 00 01 */	li r7, 1
/* 80189AF0 00186AF0  48 00 33 25 */	bl TRKTargetAccessExtended1
/* 80189AF4 00186AF4  48 00 00 24 */	b lbl_80189B18
lbl_80189AF8:
/* 80189AF8 00186AF8  A0 61 00 0C */	lhz r3, 0xc(r1)
/* 80189AFC 00186AFC  7F E5 FB 78 */	mr r5, r31
/* 80189B00 00186B00  A0 81 00 0A */	lhz r4, 0xa(r1)
/* 80189B04 00186B04  38 C1 00 10 */	addi r6, r1, 0x10
/* 80189B08 00186B08  38 E0 00 01 */	li r7, 1
/* 80189B0C 00186B0C  48 00 2E D1 */	bl TRKTargetAccessExtended2
/* 80189B10 00186B10  48 00 00 08 */	b lbl_80189B18
lbl_80189B14:
/* 80189B14 00186B14  38 60 07 03 */	li r3, 0x703
lbl_80189B18:
/* 80189B18 00186B18  2C 03 00 00 */	cmpwi r3, 0
/* 80189B1C 00186B1C  41 82 00 F0 */	beq lbl_80189C0C
/* 80189B20 00186B20  2C 03 07 04 */	cmpwi r3, 0x704
/* 80189B24 00186B24  41 82 00 48 */	beq lbl_80189B6C
/* 80189B28 00186B28  40 80 00 1C */	bge lbl_80189B44
/* 80189B2C 00186B2C  2C 03 07 02 */	cmpwi r3, 0x702
/* 80189B30 00186B30  41 82 00 34 */	beq lbl_80189B64
/* 80189B34 00186B34  40 80 00 20 */	bge lbl_80189B54
/* 80189B38 00186B38  2C 03 07 01 */	cmpwi r3, 0x701
/* 80189B3C 00186B3C  40 80 00 20 */	bge lbl_80189B5C
/* 80189B40 00186B40  48 00 00 44 */	b lbl_80189B84
lbl_80189B44:
/* 80189B44 00186B44  2C 03 07 06 */	cmpwi r3, 0x706
/* 80189B48 00186B48  41 82 00 34 */	beq lbl_80189B7C
/* 80189B4C 00186B4C  40 80 00 38 */	bge lbl_80189B84
/* 80189B50 00186B50  48 00 00 24 */	b lbl_80189B74
lbl_80189B54:
/* 80189B54 00186B54  3B C0 00 12 */	li r30, 0x12
/* 80189B58 00186B58  48 00 00 30 */	b lbl_80189B88
lbl_80189B5C:
/* 80189B5C 00186B5C  3B C0 00 14 */	li r30, 0x14
/* 80189B60 00186B60  48 00 00 28 */	b lbl_80189B88
lbl_80189B64:
/* 80189B64 00186B64  3B C0 00 15 */	li r30, 0x15
/* 80189B68 00186B68  48 00 00 20 */	b lbl_80189B88
lbl_80189B6C:
/* 80189B6C 00186B6C  3B C0 00 21 */	li r30, 0x21
/* 80189B70 00186B70  48 00 00 18 */	b lbl_80189B88
lbl_80189B74:
/* 80189B74 00186B74  3B C0 00 22 */	li r30, 0x22
/* 80189B78 00186B78  48 00 00 10 */	b lbl_80189B88
lbl_80189B7C:
/* 80189B7C 00186B7C  3B C0 00 20 */	li r30, 0x20
/* 80189B80 00186B80  48 00 00 08 */	b lbl_80189B88
lbl_80189B84:
/* 80189B84 00186B84  3B C0 00 03 */	li r30, 3
lbl_80189B88:
/* 80189B88 00186B88  7F E3 FB 78 */	mr r3, r31
/* 80189B8C 00186B8C  38 80 00 01 */	li r4, 1
/* 80189B90 00186B90  4B FF E6 01 */	bl TRKResetBuffer
/* 80189B94 00186B94  80 7F 00 0C */	lwz r3, 0xc(r31)
/* 80189B98 00186B98  28 03 08 80 */	cmplwi r3, 0x880
/* 80189B9C 00186B9C  40 80 00 24 */	bge lbl_80189BC0
/* 80189BA0 00186BA0  38 03 00 01 */	addi r0, r3, 1
/* 80189BA4 00186BA4  7C 7F 1A 14 */	add r3, r31, r3
/* 80189BA8 00186BA8  90 1F 00 0C */	stw r0, 0xc(r31)
/* 80189BAC 00186BAC  38 00 00 80 */	li r0, 0x80
/* 80189BB0 00186BB0  98 03 00 10 */	stb r0, 0x10(r3)
/* 80189BB4 00186BB4  80 7F 00 08 */	lwz r3, 8(r31)
/* 80189BB8 00186BB8  38 03 00 01 */	addi r0, r3, 1
/* 80189BBC 00186BBC  90 1F 00 08 */	stw r0, 8(r31)
lbl_80189BC0:
/* 80189BC0 00186BC0  80 7F 00 0C */	lwz r3, 0xc(r31)
/* 80189BC4 00186BC4  28 03 08 80 */	cmplwi r3, 0x880
/* 80189BC8 00186BC8  40 80 00 20 */	bge lbl_80189BE8
/* 80189BCC 00186BCC  38 03 00 01 */	addi r0, r3, 1
/* 80189BD0 00186BD0  7C 7F 1A 14 */	add r3, r31, r3
/* 80189BD4 00186BD4  90 1F 00 0C */	stw r0, 0xc(r31)
/* 80189BD8 00186BD8  9B C3 00 10 */	stb r30, 0x10(r3)
/* 80189BDC 00186BDC  80 7F 00 08 */	lwz r3, 8(r31)
/* 80189BE0 00186BE0  38 03 00 01 */	addi r0, r3, 1
/* 80189BE4 00186BE4  90 1F 00 08 */	stw r0, 8(r31)
lbl_80189BE8:
/* 80189BE8 00186BE8  3B C0 00 03 */	li r30, 3
lbl_80189BEC:
/* 80189BEC 00186BEC  7F E3 FB 78 */	mr r3, r31
/* 80189BF0 00186BF0  4B FF DB A5 */	bl TRKMessageSend
/* 80189BF4 00186BF4  2C 03 00 00 */	cmpwi r3, 0
/* 80189BF8 00186BF8  3B DE FF FF */	addi r30, r30, -1
/* 80189BFC 00186BFC  41 82 00 30 */	beq lbl_80189C2C
/* 80189C00 00186C00  2C 1E 00 00 */	cmpwi r30, 0
/* 80189C04 00186C04  41 81 FF E8 */	bgt lbl_80189BEC
/* 80189C08 00186C08  48 00 00 24 */	b lbl_80189C2C
lbl_80189C0C:
/* 80189C0C 00186C0C  3B C0 00 03 */	li r30, 3
lbl_80189C10:
/* 80189C10 00186C10  7F E3 FB 78 */	mr r3, r31
/* 80189C14 00186C14  4B FF DB 81 */	bl TRKMessageSend
/* 80189C18 00186C18  2C 03 00 00 */	cmpwi r3, 0
/* 80189C1C 00186C1C  3B DE FF FF */	addi r30, r30, -1
/* 80189C20 00186C20  41 82 00 0C */	beq lbl_80189C2C
/* 80189C24 00186C24  2C 1E 00 00 */	cmpwi r30, 0
/* 80189C28 00186C28  41 81 FF E8 */	bgt lbl_80189C10
lbl_80189C2C:
/* 80189C2C 00186C2C  80 01 00 24 */	lwz r0, 0x24(r1)
/* 80189C30 00186C30  83 E1 00 1C */	lwz r31, 0x1c(r1)
/* 80189C34 00186C34  83 C1 00 18 */	lwz r30, 0x18(r1)
/* 80189C38 00186C38  7C 08 03 A6 */	mtlr r0
/* 80189C3C 00186C3C  38 21 00 20 */	addi r1, r1, 0x20
/* 80189C40 00186C40  4E 80 00 20 */	blr 

.global TRKDoWriteMemory
TRKDoWriteMemory:
/* 80189C44 00186C44  94 21 F7 E0 */	stwu r1, -0x820(r1)
/* 80189C48 00186C48  7C 08 02 A6 */	mflr r0
/* 80189C4C 00186C4C  90 01 08 24 */	stw r0, 0x824(r1)
/* 80189C50 00186C50  93 E1 08 1C */	stw r31, 0x81c(r1)
/* 80189C54 00186C54  7C 7F 1B 78 */	mr r31, r3
/* 80189C58 00186C58  93 C1 08 18 */	stw r30, 0x818(r1)
/* 80189C5C 00186C5C  80 03 00 08 */	lwz r0, 8(r3)
/* 80189C60 00186C60  28 00 00 08 */	cmplwi r0, 8
/* 80189C64 00186C64  41 81 00 88 */	bgt lbl_80189CEC
/* 80189C68 00186C68  38 80 00 01 */	li r4, 1
/* 80189C6C 00186C6C  4B FF E5 25 */	bl TRKResetBuffer
/* 80189C70 00186C70  80 7F 00 0C */	lwz r3, 0xc(r31)
/* 80189C74 00186C74  28 03 08 80 */	cmplwi r3, 0x880
/* 80189C78 00186C78  40 80 00 24 */	bge lbl_80189C9C
/* 80189C7C 00186C7C  38 03 00 01 */	addi r0, r3, 1
/* 80189C80 00186C80  7C 7F 1A 14 */	add r3, r31, r3
/* 80189C84 00186C84  90 1F 00 0C */	stw r0, 0xc(r31)
/* 80189C88 00186C88  38 00 00 80 */	li r0, 0x80
/* 80189C8C 00186C8C  98 03 00 10 */	stb r0, 0x10(r3)
/* 80189C90 00186C90  80 7F 00 08 */	lwz r3, 8(r31)
/* 80189C94 00186C94  38 03 00 01 */	addi r0, r3, 1
/* 80189C98 00186C98  90 1F 00 08 */	stw r0, 8(r31)
lbl_80189C9C:
/* 80189C9C 00186C9C  80 7F 00 0C */	lwz r3, 0xc(r31)
/* 80189CA0 00186CA0  28 03 08 80 */	cmplwi r3, 0x880
/* 80189CA4 00186CA4  40 80 00 24 */	bge lbl_80189CC8
/* 80189CA8 00186CA8  38 03 00 01 */	addi r0, r3, 1
/* 80189CAC 00186CAC  7C 7F 1A 14 */	add r3, r31, r3
/* 80189CB0 00186CB0  90 1F 00 0C */	stw r0, 0xc(r31)
/* 80189CB4 00186CB4  38 00 00 02 */	li r0, 2
/* 80189CB8 00186CB8  98 03 00 10 */	stb r0, 0x10(r3)
/* 80189CBC 00186CBC  80 7F 00 08 */	lwz r3, 8(r31)
/* 80189CC0 00186CC0  38 03 00 01 */	addi r0, r3, 1
/* 80189CC4 00186CC4  90 1F 00 08 */	stw r0, 8(r31)
lbl_80189CC8:
/* 80189CC8 00186CC8  3B C0 00 03 */	li r30, 3
lbl_80189CCC:
/* 80189CCC 00186CCC  7F E3 FB 78 */	mr r3, r31
/* 80189CD0 00186CD0  4B FF DA C5 */	bl TRKMessageSend
/* 80189CD4 00186CD4  2C 03 00 00 */	cmpwi r3, 0
/* 80189CD8 00186CD8  3B DE FF FF */	addi r30, r30, -1
/* 80189CDC 00186CDC  41 82 03 70 */	beq lbl_8018A04C
/* 80189CE0 00186CE0  2C 1E 00 00 */	cmpwi r30, 0
/* 80189CE4 00186CE4  41 81 FF E8 */	bgt lbl_80189CCC
/* 80189CE8 00186CE8  48 00 03 64 */	b lbl_8018A04C
lbl_80189CEC:
/* 80189CEC 00186CEC  38 80 00 00 */	li r4, 0
/* 80189CF0 00186CF0  4B FF E4 71 */	bl TRKSetBufferPosition
/* 80189CF4 00186CF4  7F E3 FB 78 */	mr r3, r31
/* 80189CF8 00186CF8  38 81 00 09 */	addi r4, r1, 9
/* 80189CFC 00186CFC  4B FF E0 65 */	bl TRKReadBuffer1_ui8
/* 80189D00 00186D00  7C 7E 1B 79 */	or. r30, r3, r3
/* 80189D04 00186D04  40 82 00 14 */	bne lbl_80189D18
/* 80189D08 00186D08  7F E3 FB 78 */	mr r3, r31
/* 80189D0C 00186D0C  38 81 00 08 */	addi r4, r1, 8
/* 80189D10 00186D10  4B FF E0 51 */	bl TRKReadBuffer1_ui8
/* 80189D14 00186D14  7C 7E 1B 78 */	mr r30, r3
lbl_80189D18:
/* 80189D18 00186D18  2C 1E 00 00 */	cmpwi r30, 0
/* 80189D1C 00186D1C  40 82 00 14 */	bne lbl_80189D30
/* 80189D20 00186D20  7F E3 FB 78 */	mr r3, r31
/* 80189D24 00186D24  38 81 00 0A */	addi r4, r1, 0xa
/* 80189D28 00186D28  4B FF DF 81 */	bl TRKReadBuffer1_ui16
/* 80189D2C 00186D2C  7C 7E 1B 78 */	mr r30, r3
lbl_80189D30:
/* 80189D30 00186D30  2C 1E 00 00 */	cmpwi r30, 0
/* 80189D34 00186D34  40 82 00 14 */	bne lbl_80189D48
/* 80189D38 00186D38  7F E3 FB 78 */	mr r3, r31
/* 80189D3C 00186D3C  38 81 00 10 */	addi r4, r1, 0x10
/* 80189D40 00186D40  4B FF DE A1 */	bl TRKReadBuffer1_ui32
/* 80189D44 00186D44  7C 7E 1B 78 */	mr r30, r3
lbl_80189D48:
/* 80189D48 00186D48  88 01 00 08 */	lbz r0, 8(r1)
/* 80189D4C 00186D4C  54 00 07 BD */	rlwinm. r0, r0, 0, 0x1e, 0x1e
/* 80189D50 00186D50  41 82 00 8C */	beq lbl_80189DDC
/* 80189D54 00186D54  7F E3 FB 78 */	mr r3, r31
/* 80189D58 00186D58  38 80 00 01 */	li r4, 1
/* 80189D5C 00186D5C  4B FF E4 35 */	bl TRKResetBuffer
/* 80189D60 00186D60  80 7F 00 0C */	lwz r3, 0xc(r31)
/* 80189D64 00186D64  28 03 08 80 */	cmplwi r3, 0x880
/* 80189D68 00186D68  40 80 00 24 */	bge lbl_80189D8C
/* 80189D6C 00186D6C  38 03 00 01 */	addi r0, r3, 1
/* 80189D70 00186D70  7C 7F 1A 14 */	add r3, r31, r3
/* 80189D74 00186D74  90 1F 00 0C */	stw r0, 0xc(r31)
/* 80189D78 00186D78  38 00 00 80 */	li r0, 0x80
/* 80189D7C 00186D7C  98 03 00 10 */	stb r0, 0x10(r3)
/* 80189D80 00186D80  80 7F 00 08 */	lwz r3, 8(r31)
/* 80189D84 00186D84  38 03 00 01 */	addi r0, r3, 1
/* 80189D88 00186D88  90 1F 00 08 */	stw r0, 8(r31)
lbl_80189D8C:
/* 80189D8C 00186D8C  80 7F 00 0C */	lwz r3, 0xc(r31)
/* 80189D90 00186D90  28 03 08 80 */	cmplwi r3, 0x880
/* 80189D94 00186D94  40 80 00 24 */	bge lbl_80189DB8
/* 80189D98 00186D98  38 03 00 01 */	addi r0, r3, 1
/* 80189D9C 00186D9C  7C 7F 1A 14 */	add r3, r31, r3
/* 80189DA0 00186DA0  90 1F 00 0C */	stw r0, 0xc(r31)
/* 80189DA4 00186DA4  38 00 00 12 */	li r0, 0x12
/* 80189DA8 00186DA8  98 03 00 10 */	stb r0, 0x10(r3)
/* 80189DAC 00186DAC  80 7F 00 08 */	lwz r3, 8(r31)
/* 80189DB0 00186DB0  38 03 00 01 */	addi r0, r3, 1
/* 80189DB4 00186DB4  90 1F 00 08 */	stw r0, 8(r31)
lbl_80189DB8:
/* 80189DB8 00186DB8  3B C0 00 03 */	li r30, 3
lbl_80189DBC:
/* 80189DBC 00186DBC  7F E3 FB 78 */	mr r3, r31
/* 80189DC0 00186DC0  4B FF D9 D5 */	bl TRKMessageSend
/* 80189DC4 00186DC4  2C 03 00 00 */	cmpwi r3, 0
/* 80189DC8 00186DC8  3B DE FF FF */	addi r30, r30, -1
/* 80189DCC 00186DCC  41 82 02 80 */	beq lbl_8018A04C
/* 80189DD0 00186DD0  2C 1E 00 00 */	cmpwi r30, 0
/* 80189DD4 00186DD4  41 81 FF E8 */	bgt lbl_80189DBC
/* 80189DD8 00186DD8  48 00 02 74 */	b lbl_8018A04C
lbl_80189DDC:
/* 80189DDC 00186DDC  A0 A1 00 0A */	lhz r5, 0xa(r1)
/* 80189DE0 00186DE0  80 7F 00 08 */	lwz r3, 8(r31)
/* 80189DE4 00186DE4  38 05 00 08 */	addi r0, r5, 8
/* 80189DE8 00186DE8  7C 03 00 40 */	cmplw r3, r0
/* 80189DEC 00186DEC  40 82 00 0C */	bne lbl_80189DF8
/* 80189DF0 00186DF0  28 05 08 00 */	cmplwi r5, 0x800
/* 80189DF4 00186DF4  40 81 00 8C */	ble lbl_80189E80
lbl_80189DF8:
/* 80189DF8 00186DF8  7F E3 FB 78 */	mr r3, r31
/* 80189DFC 00186DFC  38 80 00 01 */	li r4, 1
/* 80189E00 00186E00  4B FF E3 91 */	bl TRKResetBuffer
/* 80189E04 00186E04  80 7F 00 0C */	lwz r3, 0xc(r31)
/* 80189E08 00186E08  28 03 08 80 */	cmplwi r3, 0x880
/* 80189E0C 00186E0C  40 80 00 24 */	bge lbl_80189E30
/* 80189E10 00186E10  38 03 00 01 */	addi r0, r3, 1
/* 80189E14 00186E14  7C 7F 1A 14 */	add r3, r31, r3
/* 80189E18 00186E18  90 1F 00 0C */	stw r0, 0xc(r31)
/* 80189E1C 00186E1C  38 00 00 80 */	li r0, 0x80
/* 80189E20 00186E20  98 03 00 10 */	stb r0, 0x10(r3)
/* 80189E24 00186E24  80 7F 00 08 */	lwz r3, 8(r31)
/* 80189E28 00186E28  38 03 00 01 */	addi r0, r3, 1
/* 80189E2C 00186E2C  90 1F 00 08 */	stw r0, 8(r31)
lbl_80189E30:
/* 80189E30 00186E30  80 7F 00 0C */	lwz r3, 0xc(r31)
/* 80189E34 00186E34  28 03 08 80 */	cmplwi r3, 0x880
/* 80189E38 00186E38  40 80 00 24 */	bge lbl_80189E5C
/* 80189E3C 00186E3C  38 03 00 01 */	addi r0, r3, 1
/* 80189E40 00186E40  7C 7F 1A 14 */	add r3, r31, r3
/* 80189E44 00186E44  90 1F 00 0C */	stw r0, 0xc(r31)
/* 80189E48 00186E48  38 00 00 11 */	li r0, 0x11
/* 80189E4C 00186E4C  98 03 00 10 */	stb r0, 0x10(r3)
/* 80189E50 00186E50  80 7F 00 08 */	lwz r3, 8(r31)
/* 80189E54 00186E54  38 03 00 01 */	addi r0, r3, 1
/* 80189E58 00186E58  90 1F 00 08 */	stw r0, 8(r31)
lbl_80189E5C:
/* 80189E5C 00186E5C  3B C0 00 03 */	li r30, 3
lbl_80189E60:
/* 80189E60 00186E60  7F E3 FB 78 */	mr r3, r31
/* 80189E64 00186E64  4B FF D9 31 */	bl TRKMessageSend
/* 80189E68 00186E68  2C 03 00 00 */	cmpwi r3, 0
/* 80189E6C 00186E6C  3B DE FF FF */	addi r30, r30, -1
/* 80189E70 00186E70  41 82 01 DC */	beq lbl_8018A04C
/* 80189E74 00186E74  2C 1E 00 00 */	cmpwi r30, 0
/* 80189E78 00186E78  41 81 FF E8 */	bgt lbl_80189E60
/* 80189E7C 00186E7C  48 00 01 D0 */	b lbl_8018A04C
lbl_80189E80:
/* 80189E80 00186E80  2C 1E 00 00 */	cmpwi r30, 0
/* 80189E84 00186E84  40 82 00 48 */	bne lbl_80189ECC
/* 80189E88 00186E88  90 A1 00 0C */	stw r5, 0xc(r1)
/* 80189E8C 00186E8C  7F E3 FB 78 */	mr r3, r31
/* 80189E90 00186E90  38 81 00 14 */	addi r4, r1, 0x14
/* 80189E94 00186E94  4B FF E1 9D */	bl TRKReadBuffer
/* 80189E98 00186E98  7C 7E 1B 79 */	or. r30, r3, r3
/* 80189E9C 00186E9C  40 82 00 28 */	bne lbl_80189EC4
/* 80189EA0 00186EA0  88 01 00 08 */	lbz r0, 8(r1)
/* 80189EA4 00186EA4  38 61 00 14 */	addi r3, r1, 0x14
/* 80189EA8 00186EA8  80 81 00 10 */	lwz r4, 0x10(r1)
/* 80189EAC 00186EAC  38 A1 00 0C */	addi r5, r1, 0xc
/* 80189EB0 00186EB0  54 00 EF FE */	rlwinm r0, r0, 0x1d, 0x1f, 0x1f
/* 80189EB4 00186EB4  38 E0 00 00 */	li r7, 0
/* 80189EB8 00186EB8  68 06 00 01 */	xori r6, r0, 1
/* 80189EBC 00186EBC  48 00 32 F9 */	bl TRKTargetAccessMemory
/* 80189EC0 00186EC0  7C 7E 1B 78 */	mr r30, r3
lbl_80189EC4:
/* 80189EC4 00186EC4  80 01 00 0C */	lwz r0, 0xc(r1)
/* 80189EC8 00186EC8  B0 01 00 0A */	sth r0, 0xa(r1)
lbl_80189ECC:
/* 80189ECC 00186ECC  2C 1E 00 00 */	cmpwi r30, 0
/* 80189ED0 00186ED0  40 82 00 68 */	bne lbl_80189F38
/* 80189ED4 00186ED4  7F E3 FB 78 */	mr r3, r31
/* 80189ED8 00186ED8  38 80 00 01 */	li r4, 1
/* 80189EDC 00186EDC  4B FF E2 B5 */	bl TRKResetBuffer
/* 80189EE0 00186EE0  80 7F 00 0C */	lwz r3, 0xc(r31)
/* 80189EE4 00186EE4  28 03 08 80 */	cmplwi r3, 0x880
/* 80189EE8 00186EE8  40 80 00 24 */	bge lbl_80189F0C
/* 80189EEC 00186EEC  38 03 00 01 */	addi r0, r3, 1
/* 80189EF0 00186EF0  7C 7F 1A 14 */	add r3, r31, r3
/* 80189EF4 00186EF4  90 1F 00 0C */	stw r0, 0xc(r31)
/* 80189EF8 00186EF8  38 00 00 80 */	li r0, 0x80
/* 80189EFC 00186EFC  98 03 00 10 */	stb r0, 0x10(r3)
/* 80189F00 00186F00  80 7F 00 08 */	lwz r3, 8(r31)
/* 80189F04 00186F04  38 03 00 01 */	addi r0, r3, 1
/* 80189F08 00186F08  90 1F 00 08 */	stw r0, 8(r31)
lbl_80189F0C:
/* 80189F0C 00186F0C  80 7F 00 0C */	lwz r3, 0xc(r31)
/* 80189F10 00186F10  28 03 08 80 */	cmplwi r3, 0x880
/* 80189F14 00186F14  40 80 00 24 */	bge lbl_80189F38
/* 80189F18 00186F18  38 03 00 01 */	addi r0, r3, 1
/* 80189F1C 00186F1C  7C 7F 1A 14 */	add r3, r31, r3
/* 80189F20 00186F20  90 1F 00 0C */	stw r0, 0xc(r31)
/* 80189F24 00186F24  38 00 00 00 */	li r0, 0
/* 80189F28 00186F28  98 03 00 10 */	stb r0, 0x10(r3)
/* 80189F2C 00186F2C  80 7F 00 08 */	lwz r3, 8(r31)
/* 80189F30 00186F30  38 03 00 01 */	addi r0, r3, 1
/* 80189F34 00186F34  90 1F 00 08 */	stw r0, 8(r31)
lbl_80189F38:
/* 80189F38 00186F38  2C 1E 00 00 */	cmpwi r30, 0
/* 80189F3C 00186F3C  40 82 00 14 */	bne lbl_80189F50
/* 80189F40 00186F40  A0 81 00 0A */	lhz r4, 0xa(r1)
/* 80189F44 00186F44  7F E3 FB 78 */	mr r3, r31
/* 80189F48 00186F48  4B FF E0 95 */	bl TRKAppendBuffer1_ui16
/* 80189F4C 00186F4C  7C 7E 1B 78 */	mr r30, r3
lbl_80189F50:
/* 80189F50 00186F50  2C 1E 00 00 */	cmpwi r30, 0
/* 80189F54 00186F54  41 82 00 D8 */	beq lbl_8018A02C
/* 80189F58 00186F58  38 1E F9 00 */	addi r0, r30, -1792
/* 80189F5C 00186F5C  28 00 00 06 */	cmplwi r0, 6
/* 80189F60 00186F60  41 81 00 44 */	bgt lbl_80189FA4
/* 80189F64 00186F64  3C 60 80 21 */	lis r3, lbl_80217B48@ha
/* 80189F68 00186F68  54 00 10 3A */	slwi r0, r0, 2
/* 80189F6C 00186F6C  38 63 7B 48 */	addi r3, r3, lbl_80217B48@l
/* 80189F70 00186F70  7C 03 00 2E */	lwzx r0, r3, r0
/* 80189F74 00186F74  7C 09 03 A6 */	mtctr r0
/* 80189F78 00186F78  4E 80 04 20 */	bctr 
/* 80189F7C 00186F7C  3B C0 00 15 */	li r30, 0x15
/* 80189F80 00186F80  48 00 00 28 */	b lbl_80189FA8
/* 80189F84 00186F84  3B C0 00 13 */	li r30, 0x13
/* 80189F88 00186F88  48 00 00 20 */	b lbl_80189FA8
/* 80189F8C 00186F8C  3B C0 00 21 */	li r30, 0x21
/* 80189F90 00186F90  48 00 00 18 */	b lbl_80189FA8
/* 80189F94 00186F94  3B C0 00 22 */	li r30, 0x22
/* 80189F98 00186F98  48 00 00 10 */	b lbl_80189FA8
/* 80189F9C 00186F9C  3B C0 00 20 */	li r30, 0x20
/* 80189FA0 00186FA0  48 00 00 08 */	b lbl_80189FA8
lbl_80189FA4:
/* 80189FA4 00186FA4  3B C0 00 03 */	li r30, 3
lbl_80189FA8:
/* 80189FA8 00186FA8  7F E3 FB 78 */	mr r3, r31
/* 80189FAC 00186FAC  38 80 00 01 */	li r4, 1
/* 80189FB0 00186FB0  4B FF E1 E1 */	bl TRKResetBuffer
/* 80189FB4 00186FB4  80 7F 00 0C */	lwz r3, 0xc(r31)
/* 80189FB8 00186FB8  28 03 08 80 */	cmplwi r3, 0x880
/* 80189FBC 00186FBC  40 80 00 24 */	bge lbl_80189FE0
/* 80189FC0 00186FC0  38 03 00 01 */	addi r0, r3, 1
/* 80189FC4 00186FC4  7C 7F 1A 14 */	add r3, r31, r3
/* 80189FC8 00186FC8  90 1F 00 0C */	stw r0, 0xc(r31)
/* 80189FCC 00186FCC  38 00 00 80 */	li r0, 0x80
/* 80189FD0 00186FD0  98 03 00 10 */	stb r0, 0x10(r3)
/* 80189FD4 00186FD4  80 7F 00 08 */	lwz r3, 8(r31)
/* 80189FD8 00186FD8  38 03 00 01 */	addi r0, r3, 1
/* 80189FDC 00186FDC  90 1F 00 08 */	stw r0, 8(r31)
lbl_80189FE0:
/* 80189FE0 00186FE0  80 7F 00 0C */	lwz r3, 0xc(r31)
/* 80189FE4 00186FE4  28 03 08 80 */	cmplwi r3, 0x880
/* 80189FE8 00186FE8  40 80 00 20 */	bge lbl_8018A008
/* 80189FEC 00186FEC  38 03 00 01 */	addi r0, r3, 1
/* 80189FF0 00186FF0  7C 7F 1A 14 */	add r3, r31, r3
/* 80189FF4 00186FF4  90 1F 00 0C */	stw r0, 0xc(r31)
/* 80189FF8 00186FF8  9B C3 00 10 */	stb r30, 0x10(r3)
/* 80189FFC 00186FFC  80 7F 00 08 */	lwz r3, 8(r31)
/* 8018A000 00187000  38 03 00 01 */	addi r0, r3, 1
/* 8018A004 00187004  90 1F 00 08 */	stw r0, 8(r31)
lbl_8018A008:
/* 8018A008 00187008  3B C0 00 03 */	li r30, 3
lbl_8018A00C:
/* 8018A00C 0018700C  7F E3 FB 78 */	mr r3, r31
/* 8018A010 00187010  4B FF D7 85 */	bl TRKMessageSend
/* 8018A014 00187014  2C 03 00 00 */	cmpwi r3, 0
/* 8018A018 00187018  3B DE FF FF */	addi r30, r30, -1
/* 8018A01C 0018701C  41 82 00 30 */	beq lbl_8018A04C
/* 8018A020 00187020  2C 1E 00 00 */	cmpwi r30, 0
/* 8018A024 00187024  41 81 FF E8 */	bgt lbl_8018A00C
/* 8018A028 00187028  48 00 00 24 */	b lbl_8018A04C
lbl_8018A02C:
/* 8018A02C 0018702C  3B C0 00 03 */	li r30, 3
lbl_8018A030:
/* 8018A030 00187030  7F E3 FB 78 */	mr r3, r31
/* 8018A034 00187034  4B FF D7 61 */	bl TRKMessageSend
/* 8018A038 00187038  2C 03 00 00 */	cmpwi r3, 0
/* 8018A03C 0018703C  3B DE FF FF */	addi r30, r30, -1
/* 8018A040 00187040  41 82 00 0C */	beq lbl_8018A04C
/* 8018A044 00187044  2C 1E 00 00 */	cmpwi r30, 0
/* 8018A048 00187048  41 81 FF E8 */	bgt lbl_8018A030
lbl_8018A04C:
/* 8018A04C 0018704C  80 01 08 24 */	lwz r0, 0x824(r1)
/* 8018A050 00187050  83 E1 08 1C */	lwz r31, 0x81c(r1)
/* 8018A054 00187054  83 C1 08 18 */	lwz r30, 0x818(r1)
/* 8018A058 00187058  7C 08 03 A6 */	mtlr r0
/* 8018A05C 0018705C  38 21 08 20 */	addi r1, r1, 0x820
/* 8018A060 00187060  4E 80 00 20 */	blr 

.global TRKDoReadMemory
TRKDoReadMemory:
/* 8018A064 00187064  94 21 F7 E0 */	stwu r1, -0x820(r1)
/* 8018A068 00187068  7C 08 02 A6 */	mflr r0
/* 8018A06C 0018706C  90 01 08 24 */	stw r0, 0x824(r1)
/* 8018A070 00187070  93 E1 08 1C */	stw r31, 0x81c(r1)
/* 8018A074 00187074  7C 7F 1B 78 */	mr r31, r3
/* 8018A078 00187078  93 C1 08 18 */	stw r30, 0x818(r1)
/* 8018A07C 0018707C  80 03 00 08 */	lwz r0, 8(r3)
/* 8018A080 00187080  28 00 00 08 */	cmplwi r0, 8
/* 8018A084 00187084  41 82 00 88 */	beq lbl_8018A10C
/* 8018A088 00187088  38 80 00 01 */	li r4, 1
/* 8018A08C 0018708C  4B FF E1 05 */	bl TRKResetBuffer
/* 8018A090 00187090  80 7F 00 0C */	lwz r3, 0xc(r31)
/* 8018A094 00187094  28 03 08 80 */	cmplwi r3, 0x880
/* 8018A098 00187098  40 80 00 24 */	bge lbl_8018A0BC
/* 8018A09C 0018709C  38 03 00 01 */	addi r0, r3, 1
/* 8018A0A0 001870A0  7C 7F 1A 14 */	add r3, r31, r3
/* 8018A0A4 001870A4  90 1F 00 0C */	stw r0, 0xc(r31)
/* 8018A0A8 001870A8  38 00 00 80 */	li r0, 0x80
/* 8018A0AC 001870AC  98 03 00 10 */	stb r0, 0x10(r3)
/* 8018A0B0 001870B0  80 7F 00 08 */	lwz r3, 8(r31)
/* 8018A0B4 001870B4  38 03 00 01 */	addi r0, r3, 1
/* 8018A0B8 001870B8  90 1F 00 08 */	stw r0, 8(r31)
lbl_8018A0BC:
/* 8018A0BC 001870BC  80 7F 00 0C */	lwz r3, 0xc(r31)
/* 8018A0C0 001870C0  28 03 08 80 */	cmplwi r3, 0x880
/* 8018A0C4 001870C4  40 80 00 24 */	bge lbl_8018A0E8
/* 8018A0C8 001870C8  38 03 00 01 */	addi r0, r3, 1
/* 8018A0CC 001870CC  7C 7F 1A 14 */	add r3, r31, r3
/* 8018A0D0 001870D0  90 1F 00 0C */	stw r0, 0xc(r31)
/* 8018A0D4 001870D4  38 00 00 02 */	li r0, 2
/* 8018A0D8 001870D8  98 03 00 10 */	stb r0, 0x10(r3)
/* 8018A0DC 001870DC  80 7F 00 08 */	lwz r3, 8(r31)
/* 8018A0E0 001870E0  38 03 00 01 */	addi r0, r3, 1
/* 8018A0E4 001870E4  90 1F 00 08 */	stw r0, 8(r31)
lbl_8018A0E8:
/* 8018A0E8 001870E8  3B C0 00 03 */	li r30, 3
lbl_8018A0EC:
/* 8018A0EC 001870EC  7F E3 FB 78 */	mr r3, r31
/* 8018A0F0 001870F0  4B FF D6 A5 */	bl TRKMessageSend
/* 8018A0F4 001870F4  2C 03 00 00 */	cmpwi r3, 0
/* 8018A0F8 001870F8  3B DE FF FF */	addi r30, r30, -1
/* 8018A0FC 001870FC  41 82 03 60 */	beq lbl_8018A45C
/* 8018A100 00187100  2C 1E 00 00 */	cmpwi r30, 0
/* 8018A104 00187104  41 81 FF E8 */	bgt lbl_8018A0EC
/* 8018A108 00187108  48 00 03 54 */	b lbl_8018A45C
lbl_8018A10C:
/* 8018A10C 0018710C  38 80 00 00 */	li r4, 0
/* 8018A110 00187110  4B FF E0 51 */	bl TRKSetBufferPosition
/* 8018A114 00187114  7F E3 FB 78 */	mr r3, r31
/* 8018A118 00187118  38 81 00 09 */	addi r4, r1, 9
/* 8018A11C 0018711C  4B FF DC 45 */	bl TRKReadBuffer1_ui8
/* 8018A120 00187120  7C 7E 1B 79 */	or. r30, r3, r3
/* 8018A124 00187124  40 82 00 14 */	bne lbl_8018A138
/* 8018A128 00187128  7F E3 FB 78 */	mr r3, r31
/* 8018A12C 0018712C  38 81 00 08 */	addi r4, r1, 8
/* 8018A130 00187130  4B FF DC 31 */	bl TRKReadBuffer1_ui8
/* 8018A134 00187134  7C 7E 1B 78 */	mr r30, r3
lbl_8018A138:
/* 8018A138 00187138  2C 1E 00 00 */	cmpwi r30, 0
/* 8018A13C 0018713C  40 82 00 14 */	bne lbl_8018A150
/* 8018A140 00187140  7F E3 FB 78 */	mr r3, r31
/* 8018A144 00187144  38 81 00 0A */	addi r4, r1, 0xa
/* 8018A148 00187148  4B FF DB 61 */	bl TRKReadBuffer1_ui16
/* 8018A14C 0018714C  7C 7E 1B 78 */	mr r30, r3
lbl_8018A150:
/* 8018A150 00187150  2C 1E 00 00 */	cmpwi r30, 0
/* 8018A154 00187154  40 82 00 14 */	bne lbl_8018A168
/* 8018A158 00187158  7F E3 FB 78 */	mr r3, r31
/* 8018A15C 0018715C  38 81 00 10 */	addi r4, r1, 0x10
/* 8018A160 00187160  4B FF DA 81 */	bl TRKReadBuffer1_ui32
/* 8018A164 00187164  7C 7E 1B 78 */	mr r30, r3
lbl_8018A168:
/* 8018A168 00187168  88 01 00 08 */	lbz r0, 8(r1)
/* 8018A16C 0018716C  54 00 07 BD */	rlwinm. r0, r0, 0, 0x1e, 0x1e
/* 8018A170 00187170  41 82 00 8C */	beq lbl_8018A1FC
/* 8018A174 00187174  7F E3 FB 78 */	mr r3, r31
/* 8018A178 00187178  38 80 00 01 */	li r4, 1
/* 8018A17C 0018717C  4B FF E0 15 */	bl TRKResetBuffer
/* 8018A180 00187180  80 7F 00 0C */	lwz r3, 0xc(r31)
/* 8018A184 00187184  28 03 08 80 */	cmplwi r3, 0x880
/* 8018A188 00187188  40 80 00 24 */	bge lbl_8018A1AC
/* 8018A18C 0018718C  38 03 00 01 */	addi r0, r3, 1
/* 8018A190 00187190  7C 7F 1A 14 */	add r3, r31, r3
/* 8018A194 00187194  90 1F 00 0C */	stw r0, 0xc(r31)
/* 8018A198 00187198  38 00 00 80 */	li r0, 0x80
/* 8018A19C 0018719C  98 03 00 10 */	stb r0, 0x10(r3)
/* 8018A1A0 001871A0  80 7F 00 08 */	lwz r3, 8(r31)
/* 8018A1A4 001871A4  38 03 00 01 */	addi r0, r3, 1
/* 8018A1A8 001871A8  90 1F 00 08 */	stw r0, 8(r31)
lbl_8018A1AC:
/* 8018A1AC 001871AC  80 7F 00 0C */	lwz r3, 0xc(r31)
/* 8018A1B0 001871B0  28 03 08 80 */	cmplwi r3, 0x880
/* 8018A1B4 001871B4  40 80 00 24 */	bge lbl_8018A1D8
/* 8018A1B8 001871B8  38 03 00 01 */	addi r0, r3, 1
/* 8018A1BC 001871BC  7C 7F 1A 14 */	add r3, r31, r3
/* 8018A1C0 001871C0  90 1F 00 0C */	stw r0, 0xc(r31)
/* 8018A1C4 001871C4  38 00 00 12 */	li r0, 0x12
/* 8018A1C8 001871C8  98 03 00 10 */	stb r0, 0x10(r3)
/* 8018A1CC 001871CC  80 7F 00 08 */	lwz r3, 8(r31)
/* 8018A1D0 001871D0  38 03 00 01 */	addi r0, r3, 1
/* 8018A1D4 001871D4  90 1F 00 08 */	stw r0, 8(r31)
lbl_8018A1D8:
/* 8018A1D8 001871D8  3B C0 00 03 */	li r30, 3
lbl_8018A1DC:
/* 8018A1DC 001871DC  7F E3 FB 78 */	mr r3, r31
/* 8018A1E0 001871E0  4B FF D5 B5 */	bl TRKMessageSend
/* 8018A1E4 001871E4  2C 03 00 00 */	cmpwi r3, 0
/* 8018A1E8 001871E8  3B DE FF FF */	addi r30, r30, -1
/* 8018A1EC 001871EC  41 82 02 70 */	beq lbl_8018A45C
/* 8018A1F0 001871F0  2C 1E 00 00 */	cmpwi r30, 0
/* 8018A1F4 001871F4  41 81 FF E8 */	bgt lbl_8018A1DC
/* 8018A1F8 001871F8  48 00 02 64 */	b lbl_8018A45C
lbl_8018A1FC:
/* 8018A1FC 001871FC  A0 01 00 0A */	lhz r0, 0xa(r1)
/* 8018A200 00187200  28 00 08 00 */	cmplwi r0, 0x800
/* 8018A204 00187204  40 81 00 8C */	ble lbl_8018A290
/* 8018A208 00187208  7F E3 FB 78 */	mr r3, r31
/* 8018A20C 0018720C  38 80 00 01 */	li r4, 1
/* 8018A210 00187210  4B FF DF 81 */	bl TRKResetBuffer
/* 8018A214 00187214  80 7F 00 0C */	lwz r3, 0xc(r31)
/* 8018A218 00187218  28 03 08 80 */	cmplwi r3, 0x880
/* 8018A21C 0018721C  40 80 00 24 */	bge lbl_8018A240
/* 8018A220 00187220  38 03 00 01 */	addi r0, r3, 1
/* 8018A224 00187224  7C 7F 1A 14 */	add r3, r31, r3
/* 8018A228 00187228  90 1F 00 0C */	stw r0, 0xc(r31)
/* 8018A22C 0018722C  38 00 00 80 */	li r0, 0x80
/* 8018A230 00187230  98 03 00 10 */	stb r0, 0x10(r3)
/* 8018A234 00187234  80 7F 00 08 */	lwz r3, 8(r31)
/* 8018A238 00187238  38 03 00 01 */	addi r0, r3, 1
/* 8018A23C 0018723C  90 1F 00 08 */	stw r0, 8(r31)
lbl_8018A240:
/* 8018A240 00187240  80 7F 00 0C */	lwz r3, 0xc(r31)
/* 8018A244 00187244  28 03 08 80 */	cmplwi r3, 0x880
/* 8018A248 00187248  40 80 00 24 */	bge lbl_8018A26C
/* 8018A24C 0018724C  38 03 00 01 */	addi r0, r3, 1
/* 8018A250 00187250  7C 7F 1A 14 */	add r3, r31, r3
/* 8018A254 00187254  90 1F 00 0C */	stw r0, 0xc(r31)
/* 8018A258 00187258  38 00 00 11 */	li r0, 0x11
/* 8018A25C 0018725C  98 03 00 10 */	stb r0, 0x10(r3)
/* 8018A260 00187260  80 7F 00 08 */	lwz r3, 8(r31)
/* 8018A264 00187264  38 03 00 01 */	addi r0, r3, 1
/* 8018A268 00187268  90 1F 00 08 */	stw r0, 8(r31)
lbl_8018A26C:
/* 8018A26C 0018726C  3B C0 00 03 */	li r30, 3
lbl_8018A270:
/* 8018A270 00187270  7F E3 FB 78 */	mr r3, r31
/* 8018A274 00187274  4B FF D5 21 */	bl TRKMessageSend
/* 8018A278 00187278  2C 03 00 00 */	cmpwi r3, 0
/* 8018A27C 0018727C  3B DE FF FF */	addi r30, r30, -1
/* 8018A280 00187280  41 82 01 DC */	beq lbl_8018A45C
/* 8018A284 00187284  2C 1E 00 00 */	cmpwi r30, 0
/* 8018A288 00187288  41 81 FF E8 */	bgt lbl_8018A270
/* 8018A28C 0018728C  48 00 01 D0 */	b lbl_8018A45C
lbl_8018A290:
/* 8018A290 00187290  7F E3 FB 78 */	mr r3, r31
/* 8018A294 00187294  38 80 00 01 */	li r4, 1
/* 8018A298 00187298  4B FF DE F9 */	bl TRKResetBuffer
/* 8018A29C 0018729C  80 7F 00 0C */	lwz r3, 0xc(r31)
/* 8018A2A0 001872A0  28 03 08 80 */	cmplwi r3, 0x880
/* 8018A2A4 001872A4  40 80 00 24 */	bge lbl_8018A2C8
/* 8018A2A8 001872A8  38 03 00 01 */	addi r0, r3, 1
/* 8018A2AC 001872AC  7C 7F 1A 14 */	add r3, r31, r3
/* 8018A2B0 001872B0  90 1F 00 0C */	stw r0, 0xc(r31)
/* 8018A2B4 001872B4  38 00 00 80 */	li r0, 0x80
/* 8018A2B8 001872B8  98 03 00 10 */	stb r0, 0x10(r3)
/* 8018A2BC 001872BC  80 7F 00 08 */	lwz r3, 8(r31)
/* 8018A2C0 001872C0  38 03 00 01 */	addi r0, r3, 1
/* 8018A2C4 001872C4  90 1F 00 08 */	stw r0, 8(r31)
lbl_8018A2C8:
/* 8018A2C8 001872C8  80 7F 00 0C */	lwz r3, 0xc(r31)
/* 8018A2CC 001872CC  28 03 08 80 */	cmplwi r3, 0x880
/* 8018A2D0 001872D0  40 80 00 24 */	bge lbl_8018A2F4
/* 8018A2D4 001872D4  38 03 00 01 */	addi r0, r3, 1
/* 8018A2D8 001872D8  7C 7F 1A 14 */	add r3, r31, r3
/* 8018A2DC 001872DC  90 1F 00 0C */	stw r0, 0xc(r31)
/* 8018A2E0 001872E0  38 00 00 00 */	li r0, 0
/* 8018A2E4 001872E4  98 03 00 10 */	stb r0, 0x10(r3)
/* 8018A2E8 001872E8  80 7F 00 08 */	lwz r3, 8(r31)
/* 8018A2EC 001872EC  38 03 00 01 */	addi r0, r3, 1
/* 8018A2F0 001872F0  90 1F 00 08 */	stw r0, 8(r31)
lbl_8018A2F4:
/* 8018A2F4 001872F4  2C 1E 00 00 */	cmpwi r30, 0
/* 8018A2F8 001872F8  40 82 00 68 */	bne lbl_8018A360
/* 8018A2FC 001872FC  88 01 00 08 */	lbz r0, 8(r1)
/* 8018A300 00187300  38 61 00 14 */	addi r3, r1, 0x14
/* 8018A304 00187304  A0 C1 00 0A */	lhz r6, 0xa(r1)
/* 8018A308 00187308  38 A1 00 0C */	addi r5, r1, 0xc
/* 8018A30C 0018730C  54 00 EF FE */	rlwinm r0, r0, 0x1d, 0x1f, 0x1f
/* 8018A310 00187310  80 81 00 10 */	lwz r4, 0x10(r1)
/* 8018A314 00187314  90 C1 00 0C */	stw r6, 0xc(r1)
/* 8018A318 00187318  68 06 00 01 */	xori r6, r0, 1
/* 8018A31C 0018731C  38 E0 00 01 */	li r7, 1
/* 8018A320 00187320  48 00 2E 95 */	bl TRKTargetAccessMemory
/* 8018A324 00187324  80 01 00 0C */	lwz r0, 0xc(r1)
/* 8018A328 00187328  7C 7E 1B 79 */	or. r30, r3, r3
/* 8018A32C 0018732C  B0 01 00 0A */	sth r0, 0xa(r1)
/* 8018A330 00187330  54 04 04 3E */	clrlwi r4, r0, 0x10
/* 8018A334 00187334  40 82 00 10 */	bne lbl_8018A344
/* 8018A338 00187338  7F E3 FB 78 */	mr r3, r31
/* 8018A33C 0018733C  4B FF DC A1 */	bl TRKAppendBuffer1_ui16
/* 8018A340 00187340  7C 7E 1B 78 */	mr r30, r3
lbl_8018A344:
/* 8018A344 00187344  2C 1E 00 00 */	cmpwi r30, 0
/* 8018A348 00187348  40 82 00 18 */	bne lbl_8018A360
/* 8018A34C 0018734C  80 A1 00 0C */	lwz r5, 0xc(r1)
/* 8018A350 00187350  7F E3 FB 78 */	mr r3, r31
/* 8018A354 00187354  38 81 00 14 */	addi r4, r1, 0x14
/* 8018A358 00187358  4B FF DD 65 */	bl TRKAppendBuffer
/* 8018A35C 0018735C  7C 7E 1B 78 */	mr r30, r3
lbl_8018A360:
/* 8018A360 00187360  2C 1E 00 00 */	cmpwi r30, 0
/* 8018A364 00187364  41 82 00 D8 */	beq lbl_8018A43C
/* 8018A368 00187368  38 1E F9 00 */	addi r0, r30, -1792
/* 8018A36C 0018736C  28 00 00 06 */	cmplwi r0, 6
/* 8018A370 00187370  41 81 00 44 */	bgt lbl_8018A3B4
/* 8018A374 00187374  3C 60 80 21 */	lis r3, lbl_80217B64@ha
/* 8018A378 00187378  54 00 10 3A */	slwi r0, r0, 2
/* 8018A37C 0018737C  38 63 7B 64 */	addi r3, r3, lbl_80217B64@l
/* 8018A380 00187380  7C 03 00 2E */	lwzx r0, r3, r0
/* 8018A384 00187384  7C 09 03 A6 */	mtctr r0
/* 8018A388 00187388  4E 80 04 20 */	bctr 
/* 8018A38C 0018738C  3B C0 00 15 */	li r30, 0x15
/* 8018A390 00187390  48 00 00 28 */	b lbl_8018A3B8
/* 8018A394 00187394  3B C0 00 13 */	li r30, 0x13
/* 8018A398 00187398  48 00 00 20 */	b lbl_8018A3B8
/* 8018A39C 0018739C  3B C0 00 21 */	li r30, 0x21
/* 8018A3A0 001873A0  48 00 00 18 */	b lbl_8018A3B8
/* 8018A3A4 001873A4  3B C0 00 22 */	li r30, 0x22
/* 8018A3A8 001873A8  48 00 00 10 */	b lbl_8018A3B8
/* 8018A3AC 001873AC  3B C0 00 20 */	li r30, 0x20
/* 8018A3B0 001873B0  48 00 00 08 */	b lbl_8018A3B8
lbl_8018A3B4:
/* 8018A3B4 001873B4  3B C0 00 03 */	li r30, 3
lbl_8018A3B8:
/* 8018A3B8 001873B8  7F E3 FB 78 */	mr r3, r31
/* 8018A3BC 001873BC  38 80 00 01 */	li r4, 1
/* 8018A3C0 001873C0  4B FF DD D1 */	bl TRKResetBuffer
/* 8018A3C4 001873C4  80 7F 00 0C */	lwz r3, 0xc(r31)
/* 8018A3C8 001873C8  28 03 08 80 */	cmplwi r3, 0x880
/* 8018A3CC 001873CC  40 80 00 24 */	bge lbl_8018A3F0
/* 8018A3D0 001873D0  38 03 00 01 */	addi r0, r3, 1
/* 8018A3D4 001873D4  7C 7F 1A 14 */	add r3, r31, r3
/* 8018A3D8 001873D8  90 1F 00 0C */	stw r0, 0xc(r31)
/* 8018A3DC 001873DC  38 00 00 80 */	li r0, 0x80
/* 8018A3E0 001873E0  98 03 00 10 */	stb r0, 0x10(r3)
/* 8018A3E4 001873E4  80 7F 00 08 */	lwz r3, 8(r31)
/* 8018A3E8 001873E8  38 03 00 01 */	addi r0, r3, 1
/* 8018A3EC 001873EC  90 1F 00 08 */	stw r0, 8(r31)
lbl_8018A3F0:
/* 8018A3F0 001873F0  80 7F 00 0C */	lwz r3, 0xc(r31)
/* 8018A3F4 001873F4  28 03 08 80 */	cmplwi r3, 0x880
/* 8018A3F8 001873F8  40 80 00 20 */	bge lbl_8018A418
/* 8018A3FC 001873FC  38 03 00 01 */	addi r0, r3, 1
/* 8018A400 00187400  7C 7F 1A 14 */	add r3, r31, r3
/* 8018A404 00187404  90 1F 00 0C */	stw r0, 0xc(r31)
/* 8018A408 00187408  9B C3 00 10 */	stb r30, 0x10(r3)
/* 8018A40C 0018740C  80 7F 00 08 */	lwz r3, 8(r31)
/* 8018A410 00187410  38 03 00 01 */	addi r0, r3, 1
/* 8018A414 00187414  90 1F 00 08 */	stw r0, 8(r31)
lbl_8018A418:
/* 8018A418 00187418  3B C0 00 03 */	li r30, 3
lbl_8018A41C:
/* 8018A41C 0018741C  7F E3 FB 78 */	mr r3, r31
/* 8018A420 00187420  4B FF D3 75 */	bl TRKMessageSend
/* 8018A424 00187424  2C 03 00 00 */	cmpwi r3, 0
/* 8018A428 00187428  3B DE FF FF */	addi r30, r30, -1
/* 8018A42C 0018742C  41 82 00 30 */	beq lbl_8018A45C
/* 8018A430 00187430  2C 1E 00 00 */	cmpwi r30, 0
/* 8018A434 00187434  41 81 FF E8 */	bgt lbl_8018A41C
/* 8018A438 00187438  48 00 00 24 */	b lbl_8018A45C
lbl_8018A43C:
/* 8018A43C 0018743C  3B C0 00 03 */	li r30, 3
lbl_8018A440:
/* 8018A440 00187440  7F E3 FB 78 */	mr r3, r31
/* 8018A444 00187444  4B FF D3 51 */	bl TRKMessageSend
/* 8018A448 00187448  2C 03 00 00 */	cmpwi r3, 0
/* 8018A44C 0018744C  3B DE FF FF */	addi r30, r30, -1
/* 8018A450 00187450  41 82 00 0C */	beq lbl_8018A45C
/* 8018A454 00187454  2C 1E 00 00 */	cmpwi r30, 0
/* 8018A458 00187458  41 81 FF E8 */	bgt lbl_8018A440
lbl_8018A45C:
/* 8018A45C 0018745C  80 01 08 24 */	lwz r0, 0x824(r1)
/* 8018A460 00187460  83 E1 08 1C */	lwz r31, 0x81c(r1)
/* 8018A464 00187464  83 C1 08 18 */	lwz r30, 0x818(r1)
/* 8018A468 00187468  7C 08 03 A6 */	mtlr r0
/* 8018A46C 0018746C  38 21 08 20 */	addi r1, r1, 0x820
/* 8018A470 00187470  4E 80 00 20 */	blr 

.global TRKDoCPUType
TRKDoCPUType:
/* 8018A474 00187474  94 21 FF E0 */	stwu r1, -0x20(r1)
/* 8018A478 00187478  7C 08 02 A6 */	mflr r0
/* 8018A47C 0018747C  90 01 00 24 */	stw r0, 0x24(r1)
/* 8018A480 00187480  93 E1 00 1C */	stw r31, 0x1c(r1)
/* 8018A484 00187484  7C 7F 1B 78 */	mr r31, r3
/* 8018A488 00187488  93 C1 00 18 */	stw r30, 0x18(r1)
/* 8018A48C 0018748C  80 03 00 08 */	lwz r0, 8(r3)
/* 8018A490 00187490  28 00 00 01 */	cmplwi r0, 1
/* 8018A494 00187494  41 82 00 88 */	beq lbl_8018A51C
/* 8018A498 00187498  38 80 00 01 */	li r4, 1
/* 8018A49C 0018749C  4B FF DC F5 */	bl TRKResetBuffer
/* 8018A4A0 001874A0  80 7F 00 0C */	lwz r3, 0xc(r31)
/* 8018A4A4 001874A4  28 03 08 80 */	cmplwi r3, 0x880
/* 8018A4A8 001874A8  40 80 00 24 */	bge lbl_8018A4CC
/* 8018A4AC 001874AC  38 03 00 01 */	addi r0, r3, 1
/* 8018A4B0 001874B0  7C 7F 1A 14 */	add r3, r31, r3
/* 8018A4B4 001874B4  90 1F 00 0C */	stw r0, 0xc(r31)
/* 8018A4B8 001874B8  38 00 00 80 */	li r0, 0x80
/* 8018A4BC 001874BC  98 03 00 10 */	stb r0, 0x10(r3)
/* 8018A4C0 001874C0  80 7F 00 08 */	lwz r3, 8(r31)
/* 8018A4C4 001874C4  38 03 00 01 */	addi r0, r3, 1
/* 8018A4C8 001874C8  90 1F 00 08 */	stw r0, 8(r31)
lbl_8018A4CC:
/* 8018A4CC 001874CC  80 7F 00 0C */	lwz r3, 0xc(r31)
/* 8018A4D0 001874D0  28 03 08 80 */	cmplwi r3, 0x880
/* 8018A4D4 001874D4  40 80 00 24 */	bge lbl_8018A4F8
/* 8018A4D8 001874D8  38 03 00 01 */	addi r0, r3, 1
/* 8018A4DC 001874DC  7C 7F 1A 14 */	add r3, r31, r3
/* 8018A4E0 001874E0  90 1F 00 0C */	stw r0, 0xc(r31)
/* 8018A4E4 001874E4  38 00 00 02 */	li r0, 2
/* 8018A4E8 001874E8  98 03 00 10 */	stb r0, 0x10(r3)
/* 8018A4EC 001874EC  80 7F 00 08 */	lwz r3, 8(r31)
/* 8018A4F0 001874F0  38 03 00 01 */	addi r0, r3, 1
/* 8018A4F4 001874F4  90 1F 00 08 */	stw r0, 8(r31)
lbl_8018A4F8:
/* 8018A4F8 001874F8  3B C0 00 03 */	li r30, 3
lbl_8018A4FC:
/* 8018A4FC 001874FC  7F E3 FB 78 */	mr r3, r31
/* 8018A500 00187500  4B FF D2 95 */	bl TRKMessageSend
/* 8018A504 00187504  2C 03 00 00 */	cmpwi r3, 0
/* 8018A508 00187508  3B DE FF FF */	addi r30, r30, -1
/* 8018A50C 0018750C  41 82 02 E8 */	beq lbl_8018A7F4
/* 8018A510 00187510  2C 1E 00 00 */	cmpwi r30, 0
/* 8018A514 00187514  41 81 FF E8 */	bgt lbl_8018A4FC
/* 8018A518 00187518  48 00 02 DC */	b lbl_8018A7F4
lbl_8018A51C:
/* 8018A51C 0018751C  38 80 00 01 */	li r4, 1
/* 8018A520 00187520  4B FF DC 71 */	bl TRKResetBuffer
/* 8018A524 00187524  80 7F 00 0C */	lwz r3, 0xc(r31)
/* 8018A528 00187528  28 03 08 80 */	cmplwi r3, 0x880
/* 8018A52C 0018752C  40 80 00 24 */	bge lbl_8018A550
/* 8018A530 00187530  38 03 00 01 */	addi r0, r3, 1
/* 8018A534 00187534  7C 7F 1A 14 */	add r3, r31, r3
/* 8018A538 00187538  90 1F 00 0C */	stw r0, 0xc(r31)
/* 8018A53C 0018753C  38 00 00 80 */	li r0, 0x80
/* 8018A540 00187540  98 03 00 10 */	stb r0, 0x10(r3)
/* 8018A544 00187544  80 7F 00 08 */	lwz r3, 8(r31)
/* 8018A548 00187548  38 03 00 01 */	addi r0, r3, 1
/* 8018A54C 0018754C  90 1F 00 08 */	stw r0, 8(r31)
lbl_8018A550:
/* 8018A550 00187550  80 7F 00 0C */	lwz r3, 0xc(r31)
/* 8018A554 00187554  28 03 08 80 */	cmplwi r3, 0x880
/* 8018A558 00187558  40 80 00 24 */	bge lbl_8018A57C
/* 8018A55C 0018755C  38 03 00 01 */	addi r0, r3, 1
/* 8018A560 00187560  7C 7F 1A 14 */	add r3, r31, r3
/* 8018A564 00187564  90 1F 00 0C */	stw r0, 0xc(r31)
/* 8018A568 00187568  38 00 00 00 */	li r0, 0
/* 8018A56C 0018756C  98 03 00 10 */	stb r0, 0x10(r3)
/* 8018A570 00187570  80 7F 00 08 */	lwz r3, 8(r31)
/* 8018A574 00187574  38 03 00 01 */	addi r0, r3, 1
/* 8018A578 00187578  90 1F 00 08 */	stw r0, 8(r31)
lbl_8018A57C:
/* 8018A57C 0018757C  38 61 00 08 */	addi r3, r1, 8
/* 8018A580 00187580  48 00 23 35 */	bl TRKTargetCPUType
/* 8018A584 00187584  2C 03 00 00 */	cmpwi r3, 0
/* 8018A588 00187588  40 82 00 3C */	bne lbl_8018A5C4
/* 8018A58C 0018758C  80 7F 00 0C */	lwz r3, 0xc(r31)
/* 8018A590 00187590  88 A1 00 08 */	lbz r5, 8(r1)
/* 8018A594 00187594  28 03 08 80 */	cmplwi r3, 0x880
/* 8018A598 00187598  41 80 00 0C */	blt lbl_8018A5A4
/* 8018A59C 0018759C  38 60 03 01 */	li r3, 0x301
/* 8018A5A0 001875A0  48 00 00 24 */	b lbl_8018A5C4
lbl_8018A5A4:
/* 8018A5A4 001875A4  38 03 00 01 */	addi r0, r3, 1
/* 8018A5A8 001875A8  7C 9F 1A 14 */	add r4, r31, r3
/* 8018A5AC 001875AC  90 1F 00 0C */	stw r0, 0xc(r31)
/* 8018A5B0 001875B0  38 60 00 00 */	li r3, 0
/* 8018A5B4 001875B4  98 A4 00 10 */	stb r5, 0x10(r4)
/* 8018A5B8 001875B8  80 9F 00 08 */	lwz r4, 8(r31)
/* 8018A5BC 001875BC  38 04 00 01 */	addi r0, r4, 1
/* 8018A5C0 001875C0  90 1F 00 08 */	stw r0, 8(r31)
lbl_8018A5C4:
/* 8018A5C4 001875C4  2C 03 00 00 */	cmpwi r3, 0
/* 8018A5C8 001875C8  40 82 00 3C */	bne lbl_8018A604
/* 8018A5CC 001875CC  80 7F 00 0C */	lwz r3, 0xc(r31)
/* 8018A5D0 001875D0  88 A1 00 09 */	lbz r5, 9(r1)
/* 8018A5D4 001875D4  28 03 08 80 */	cmplwi r3, 0x880
/* 8018A5D8 001875D8  41 80 00 0C */	blt lbl_8018A5E4
/* 8018A5DC 001875DC  38 60 03 01 */	li r3, 0x301
/* 8018A5E0 001875E0  48 00 00 24 */	b lbl_8018A604
lbl_8018A5E4:
/* 8018A5E4 001875E4  38 03 00 01 */	addi r0, r3, 1
/* 8018A5E8 001875E8  7C 9F 1A 14 */	add r4, r31, r3
/* 8018A5EC 001875EC  90 1F 00 0C */	stw r0, 0xc(r31)
/* 8018A5F0 001875F0  38 60 00 00 */	li r3, 0
/* 8018A5F4 001875F4  98 A4 00 10 */	stb r5, 0x10(r4)
/* 8018A5F8 001875F8  80 9F 00 08 */	lwz r4, 8(r31)
/* 8018A5FC 001875FC  38 04 00 01 */	addi r0, r4, 1
/* 8018A600 00187600  90 1F 00 08 */	stw r0, 8(r31)
lbl_8018A604:
/* 8018A604 00187604  2C 03 00 00 */	cmpwi r3, 0
/* 8018A608 00187608  40 82 00 3C */	bne lbl_8018A644
/* 8018A60C 0018760C  80 7F 00 0C */	lwz r3, 0xc(r31)
/* 8018A610 00187610  88 A1 00 0A */	lbz r5, 0xa(r1)
/* 8018A614 00187614  28 03 08 80 */	cmplwi r3, 0x880
/* 8018A618 00187618  41 80 00 0C */	blt lbl_8018A624
/* 8018A61C 0018761C  38 60 03 01 */	li r3, 0x301
/* 8018A620 00187620  48 00 00 24 */	b lbl_8018A644
lbl_8018A624:
/* 8018A624 00187624  38 03 00 01 */	addi r0, r3, 1
/* 8018A628 00187628  7C 9F 1A 14 */	add r4, r31, r3
/* 8018A62C 0018762C  90 1F 00 0C */	stw r0, 0xc(r31)
/* 8018A630 00187630  38 60 00 00 */	li r3, 0
/* 8018A634 00187634  98 A4 00 10 */	stb r5, 0x10(r4)
/* 8018A638 00187638  80 9F 00 08 */	lwz r4, 8(r31)
/* 8018A63C 0018763C  38 04 00 01 */	addi r0, r4, 1
/* 8018A640 00187640  90 1F 00 08 */	stw r0, 8(r31)
lbl_8018A644:
/* 8018A644 00187644  2C 03 00 00 */	cmpwi r3, 0
/* 8018A648 00187648  40 82 00 3C */	bne lbl_8018A684
/* 8018A64C 0018764C  80 7F 00 0C */	lwz r3, 0xc(r31)
/* 8018A650 00187650  88 A1 00 0B */	lbz r5, 0xb(r1)
/* 8018A654 00187654  28 03 08 80 */	cmplwi r3, 0x880
/* 8018A658 00187658  41 80 00 0C */	blt lbl_8018A664
/* 8018A65C 0018765C  38 60 03 01 */	li r3, 0x301
/* 8018A660 00187660  48 00 00 24 */	b lbl_8018A684
lbl_8018A664:
/* 8018A664 00187664  38 03 00 01 */	addi r0, r3, 1
/* 8018A668 00187668  7C 9F 1A 14 */	add r4, r31, r3
/* 8018A66C 0018766C  90 1F 00 0C */	stw r0, 0xc(r31)
/* 8018A670 00187670  38 60 00 00 */	li r3, 0
/* 8018A674 00187674  98 A4 00 10 */	stb r5, 0x10(r4)
/* 8018A678 00187678  80 9F 00 08 */	lwz r4, 8(r31)
/* 8018A67C 0018767C  38 04 00 01 */	addi r0, r4, 1
/* 8018A680 00187680  90 1F 00 08 */	stw r0, 8(r31)
lbl_8018A684:
/* 8018A684 00187684  2C 03 00 00 */	cmpwi r3, 0
/* 8018A688 00187688  40 82 00 3C */	bne lbl_8018A6C4
/* 8018A68C 0018768C  80 7F 00 0C */	lwz r3, 0xc(r31)
/* 8018A690 00187690  88 A1 00 0C */	lbz r5, 0xc(r1)
/* 8018A694 00187694  28 03 08 80 */	cmplwi r3, 0x880
/* 8018A698 00187698  41 80 00 0C */	blt lbl_8018A6A4
/* 8018A69C 0018769C  38 60 03 01 */	li r3, 0x301
/* 8018A6A0 001876A0  48 00 00 24 */	b lbl_8018A6C4
lbl_8018A6A4:
/* 8018A6A4 001876A4  38 03 00 01 */	addi r0, r3, 1
/* 8018A6A8 001876A8  7C 9F 1A 14 */	add r4, r31, r3
/* 8018A6AC 001876AC  90 1F 00 0C */	stw r0, 0xc(r31)
/* 8018A6B0 001876B0  38 60 00 00 */	li r3, 0
/* 8018A6B4 001876B4  98 A4 00 10 */	stb r5, 0x10(r4)
/* 8018A6B8 001876B8  80 9F 00 08 */	lwz r4, 8(r31)
/* 8018A6BC 001876BC  38 04 00 01 */	addi r0, r4, 1
/* 8018A6C0 001876C0  90 1F 00 08 */	stw r0, 8(r31)
lbl_8018A6C4:
/* 8018A6C4 001876C4  2C 03 00 00 */	cmpwi r3, 0
/* 8018A6C8 001876C8  40 82 00 3C */	bne lbl_8018A704
/* 8018A6CC 001876CC  80 7F 00 0C */	lwz r3, 0xc(r31)
/* 8018A6D0 001876D0  88 A1 00 0D */	lbz r5, 0xd(r1)
/* 8018A6D4 001876D4  28 03 08 80 */	cmplwi r3, 0x880
/* 8018A6D8 001876D8  41 80 00 0C */	blt lbl_8018A6E4
/* 8018A6DC 001876DC  38 60 03 01 */	li r3, 0x301
/* 8018A6E0 001876E0  48 00 00 24 */	b lbl_8018A704
lbl_8018A6E4:
/* 8018A6E4 001876E4  38 03 00 01 */	addi r0, r3, 1
/* 8018A6E8 001876E8  7C 9F 1A 14 */	add r4, r31, r3
/* 8018A6EC 001876EC  90 1F 00 0C */	stw r0, 0xc(r31)
/* 8018A6F0 001876F0  38 60 00 00 */	li r3, 0
/* 8018A6F4 001876F4  98 A4 00 10 */	stb r5, 0x10(r4)
/* 8018A6F8 001876F8  80 9F 00 08 */	lwz r4, 8(r31)
/* 8018A6FC 001876FC  38 04 00 01 */	addi r0, r4, 1
/* 8018A700 00187700  90 1F 00 08 */	stw r0, 8(r31)
lbl_8018A704:
/* 8018A704 00187704  2C 03 00 00 */	cmpwi r3, 0
/* 8018A708 00187708  40 82 00 3C */	bne lbl_8018A744
/* 8018A70C 0018770C  80 7F 00 0C */	lwz r3, 0xc(r31)
/* 8018A710 00187710  88 A1 00 0E */	lbz r5, 0xe(r1)
/* 8018A714 00187714  28 03 08 80 */	cmplwi r3, 0x880
/* 8018A718 00187718  41 80 00 0C */	blt lbl_8018A724
/* 8018A71C 0018771C  38 60 03 01 */	li r3, 0x301
/* 8018A720 00187720  48 00 00 24 */	b lbl_8018A744
lbl_8018A724:
/* 8018A724 00187724  38 03 00 01 */	addi r0, r3, 1
/* 8018A728 00187728  7C 9F 1A 14 */	add r4, r31, r3
/* 8018A72C 0018772C  90 1F 00 0C */	stw r0, 0xc(r31)
/* 8018A730 00187730  38 60 00 00 */	li r3, 0
/* 8018A734 00187734  98 A4 00 10 */	stb r5, 0x10(r4)
/* 8018A738 00187738  80 9F 00 08 */	lwz r4, 8(r31)
/* 8018A73C 0018773C  38 04 00 01 */	addi r0, r4, 1
/* 8018A740 00187740  90 1F 00 08 */	stw r0, 8(r31)
lbl_8018A744:
/* 8018A744 00187744  2C 03 00 00 */	cmpwi r3, 0
/* 8018A748 00187748  41 82 00 8C */	beq lbl_8018A7D4
/* 8018A74C 0018774C  7F E3 FB 78 */	mr r3, r31
/* 8018A750 00187750  38 80 00 01 */	li r4, 1
/* 8018A754 00187754  4B FF DA 3D */	bl TRKResetBuffer
/* 8018A758 00187758  80 7F 00 0C */	lwz r3, 0xc(r31)
/* 8018A75C 0018775C  28 03 08 80 */	cmplwi r3, 0x880
/* 8018A760 00187760  40 80 00 24 */	bge lbl_8018A784
/* 8018A764 00187764  38 03 00 01 */	addi r0, r3, 1
/* 8018A768 00187768  7C 7F 1A 14 */	add r3, r31, r3
/* 8018A76C 0018776C  90 1F 00 0C */	stw r0, 0xc(r31)
/* 8018A770 00187770  38 00 00 80 */	li r0, 0x80
/* 8018A774 00187774  98 03 00 10 */	stb r0, 0x10(r3)
/* 8018A778 00187778  80 7F 00 08 */	lwz r3, 8(r31)
/* 8018A77C 0018777C  38 03 00 01 */	addi r0, r3, 1
/* 8018A780 00187780  90 1F 00 08 */	stw r0, 8(r31)
lbl_8018A784:
/* 8018A784 00187784  80 7F 00 0C */	lwz r3, 0xc(r31)
/* 8018A788 00187788  28 03 08 80 */	cmplwi r3, 0x880
/* 8018A78C 0018778C  40 80 00 24 */	bge lbl_8018A7B0
/* 8018A790 00187790  38 03 00 01 */	addi r0, r3, 1
/* 8018A794 00187794  7C 7F 1A 14 */	add r3, r31, r3
/* 8018A798 00187798  90 1F 00 0C */	stw r0, 0xc(r31)
/* 8018A79C 0018779C  38 00 00 03 */	li r0, 3
/* 8018A7A0 001877A0  98 03 00 10 */	stb r0, 0x10(r3)
/* 8018A7A4 001877A4  80 7F 00 08 */	lwz r3, 8(r31)
/* 8018A7A8 001877A8  38 03 00 01 */	addi r0, r3, 1
/* 8018A7AC 001877AC  90 1F 00 08 */	stw r0, 8(r31)
lbl_8018A7B0:
/* 8018A7B0 001877B0  3B C0 00 03 */	li r30, 3
lbl_8018A7B4:
/* 8018A7B4 001877B4  7F E3 FB 78 */	mr r3, r31
/* 8018A7B8 001877B8  4B FF CF DD */	bl TRKMessageSend
/* 8018A7BC 001877BC  2C 03 00 00 */	cmpwi r3, 0
/* 8018A7C0 001877C0  3B DE FF FF */	addi r30, r30, -1
/* 8018A7C4 001877C4  41 82 00 30 */	beq lbl_8018A7F4
/* 8018A7C8 001877C8  2C 1E 00 00 */	cmpwi r30, 0
/* 8018A7CC 001877CC  41 81 FF E8 */	bgt lbl_8018A7B4
/* 8018A7D0 001877D0  48 00 00 24 */	b lbl_8018A7F4
lbl_8018A7D4:
/* 8018A7D4 001877D4  3B C0 00 03 */	li r30, 3
lbl_8018A7D8:
/* 8018A7D8 001877D8  7F E3 FB 78 */	mr r3, r31
/* 8018A7DC 001877DC  4B FF CF B9 */	bl TRKMessageSend
/* 8018A7E0 001877E0  2C 03 00 00 */	cmpwi r3, 0
/* 8018A7E4 001877E4  3B DE FF FF */	addi r30, r30, -1
/* 8018A7E8 001877E8  41 82 00 0C */	beq lbl_8018A7F4
/* 8018A7EC 001877EC  2C 1E 00 00 */	cmpwi r30, 0
/* 8018A7F0 001877F0  41 81 FF E8 */	bgt lbl_8018A7D8
lbl_8018A7F4:
/* 8018A7F4 001877F4  80 01 00 24 */	lwz r0, 0x24(r1)
/* 8018A7F8 001877F8  83 E1 00 1C */	lwz r31, 0x1c(r1)
/* 8018A7FC 001877FC  83 C1 00 18 */	lwz r30, 0x18(r1)
/* 8018A800 00187800  7C 08 03 A6 */	mtlr r0
/* 8018A804 00187804  38 21 00 20 */	addi r1, r1, 0x20
/* 8018A808 00187808  4E 80 00 20 */	blr 

.global TRKDoSupportMask
TRKDoSupportMask:
/* 8018A80C 0018780C  94 21 FF D0 */	stwu r1, -0x30(r1)
/* 8018A810 00187810  7C 08 02 A6 */	mflr r0
/* 8018A814 00187814  90 01 00 34 */	stw r0, 0x34(r1)
/* 8018A818 00187818  93 E1 00 2C */	stw r31, 0x2c(r1)
/* 8018A81C 0018781C  7C 7F 1B 78 */	mr r31, r3
/* 8018A820 00187820  93 C1 00 28 */	stw r30, 0x28(r1)
/* 8018A824 00187824  80 03 00 08 */	lwz r0, 8(r3)
/* 8018A828 00187828  28 00 00 01 */	cmplwi r0, 1
/* 8018A82C 0018782C  41 82 00 88 */	beq lbl_8018A8B4
/* 8018A830 00187830  38 80 00 01 */	li r4, 1
/* 8018A834 00187834  4B FF D9 5D */	bl TRKResetBuffer
/* 8018A838 00187838  80 7F 00 0C */	lwz r3, 0xc(r31)
/* 8018A83C 0018783C  28 03 08 80 */	cmplwi r3, 0x880
/* 8018A840 00187840  40 80 00 24 */	bge lbl_8018A864
/* 8018A844 00187844  38 03 00 01 */	addi r0, r3, 1
/* 8018A848 00187848  7C 7F 1A 14 */	add r3, r31, r3
/* 8018A84C 0018784C  90 1F 00 0C */	stw r0, 0xc(r31)
/* 8018A850 00187850  38 00 00 80 */	li r0, 0x80
/* 8018A854 00187854  98 03 00 10 */	stb r0, 0x10(r3)
/* 8018A858 00187858  80 7F 00 08 */	lwz r3, 8(r31)
/* 8018A85C 0018785C  38 03 00 01 */	addi r0, r3, 1
/* 8018A860 00187860  90 1F 00 08 */	stw r0, 8(r31)
lbl_8018A864:
/* 8018A864 00187864  80 7F 00 0C */	lwz r3, 0xc(r31)
/* 8018A868 00187868  28 03 08 80 */	cmplwi r3, 0x880
/* 8018A86C 0018786C  40 80 00 24 */	bge lbl_8018A890
/* 8018A870 00187870  38 03 00 01 */	addi r0, r3, 1
/* 8018A874 00187874  7C 7F 1A 14 */	add r3, r31, r3
/* 8018A878 00187878  90 1F 00 0C */	stw r0, 0xc(r31)
/* 8018A87C 0018787C  38 00 00 02 */	li r0, 2
/* 8018A880 00187880  98 03 00 10 */	stb r0, 0x10(r3)
/* 8018A884 00187884  80 7F 00 08 */	lwz r3, 8(r31)
/* 8018A888 00187888  38 03 00 01 */	addi r0, r3, 1
/* 8018A88C 0018788C  90 1F 00 08 */	stw r0, 8(r31)
lbl_8018A890:
/* 8018A890 00187890  3B C0 00 03 */	li r30, 3
lbl_8018A894:
/* 8018A894 00187894  7F E3 FB 78 */	mr r3, r31
/* 8018A898 00187898  4B FF CE FD */	bl TRKMessageSend
/* 8018A89C 0018789C  2C 03 00 00 */	cmpwi r3, 0
/* 8018A8A0 001878A0  3B DE FF FF */	addi r30, r30, -1
/* 8018A8A4 001878A4  41 82 01 80 */	beq lbl_8018AA24
/* 8018A8A8 001878A8  2C 1E 00 00 */	cmpwi r30, 0
/* 8018A8AC 001878AC  41 81 FF E8 */	bgt lbl_8018A894
/* 8018A8B0 001878B0  48 00 01 74 */	b lbl_8018AA24
lbl_8018A8B4:
/* 8018A8B4 001878B4  38 80 00 01 */	li r4, 1
/* 8018A8B8 001878B8  4B FF D8 D9 */	bl TRKResetBuffer
/* 8018A8BC 001878BC  80 7F 00 0C */	lwz r3, 0xc(r31)
/* 8018A8C0 001878C0  28 03 08 80 */	cmplwi r3, 0x880
/* 8018A8C4 001878C4  40 80 00 24 */	bge lbl_8018A8E8
/* 8018A8C8 001878C8  38 03 00 01 */	addi r0, r3, 1
/* 8018A8CC 001878CC  7C 7F 1A 14 */	add r3, r31, r3
/* 8018A8D0 001878D0  90 1F 00 0C */	stw r0, 0xc(r31)
/* 8018A8D4 001878D4  38 00 00 80 */	li r0, 0x80
/* 8018A8D8 001878D8  98 03 00 10 */	stb r0, 0x10(r3)
/* 8018A8DC 001878DC  80 7F 00 08 */	lwz r3, 8(r31)
/* 8018A8E0 001878E0  38 03 00 01 */	addi r0, r3, 1
/* 8018A8E4 001878E4  90 1F 00 08 */	stw r0, 8(r31)
lbl_8018A8E8:
/* 8018A8E8 001878E8  80 7F 00 0C */	lwz r3, 0xc(r31)
/* 8018A8EC 001878EC  28 03 08 80 */	cmplwi r3, 0x880
/* 8018A8F0 001878F0  40 80 00 24 */	bge lbl_8018A914
/* 8018A8F4 001878F4  38 03 00 01 */	addi r0, r3, 1
/* 8018A8F8 001878F8  7C 7F 1A 14 */	add r3, r31, r3
/* 8018A8FC 001878FC  90 1F 00 0C */	stw r0, 0xc(r31)
/* 8018A900 00187900  38 00 00 00 */	li r0, 0
/* 8018A904 00187904  98 03 00 10 */	stb r0, 0x10(r3)
/* 8018A908 00187908  80 7F 00 08 */	lwz r3, 8(r31)
/* 8018A90C 0018790C  38 03 00 01 */	addi r0, r3, 1
/* 8018A910 00187910  90 1F 00 08 */	stw r0, 8(r31)
lbl_8018A914:
/* 8018A914 00187914  38 61 00 08 */	addi r3, r1, 8
/* 8018A918 00187918  48 00 1F FD */	bl TRKTargetSupportMask
/* 8018A91C 0018791C  2C 03 00 00 */	cmpwi r3, 0
/* 8018A920 00187920  40 82 00 14 */	bne lbl_8018A934
/* 8018A924 00187924  7F E3 FB 78 */	mr r3, r31
/* 8018A928 00187928  38 81 00 08 */	addi r4, r1, 8
/* 8018A92C 0018792C  38 A0 00 20 */	li r5, 0x20
/* 8018A930 00187930  4B FF D7 8D */	bl TRKAppendBuffer
lbl_8018A934:
/* 8018A934 00187934  2C 03 00 00 */	cmpwi r3, 0
/* 8018A938 00187938  40 82 00 3C */	bne lbl_8018A974
/* 8018A93C 0018793C  80 7F 00 0C */	lwz r3, 0xc(r31)
/* 8018A940 00187940  28 03 08 80 */	cmplwi r3, 0x880
/* 8018A944 00187944  41 80 00 0C */	blt lbl_8018A950
/* 8018A948 00187948  38 60 03 01 */	li r3, 0x301
/* 8018A94C 0018794C  48 00 00 28 */	b lbl_8018A974
lbl_8018A950:
/* 8018A950 00187950  38 03 00 01 */	addi r0, r3, 1
/* 8018A954 00187954  7C 9F 1A 14 */	add r4, r31, r3
/* 8018A958 00187958  90 1F 00 0C */	stw r0, 0xc(r31)
/* 8018A95C 0018795C  38 00 00 02 */	li r0, 2
/* 8018A960 00187960  38 60 00 00 */	li r3, 0
/* 8018A964 00187964  98 04 00 10 */	stb r0, 0x10(r4)
/* 8018A968 00187968  80 9F 00 08 */	lwz r4, 8(r31)
/* 8018A96C 0018796C  38 04 00 01 */	addi r0, r4, 1
/* 8018A970 00187970  90 1F 00 08 */	stw r0, 8(r31)
lbl_8018A974:
/* 8018A974 00187974  2C 03 00 00 */	cmpwi r3, 0
/* 8018A978 00187978  41 82 00 8C */	beq lbl_8018AA04
/* 8018A97C 0018797C  7F E3 FB 78 */	mr r3, r31
/* 8018A980 00187980  38 80 00 01 */	li r4, 1
/* 8018A984 00187984  4B FF D8 0D */	bl TRKResetBuffer
/* 8018A988 00187988  80 7F 00 0C */	lwz r3, 0xc(r31)
/* 8018A98C 0018798C  28 03 08 80 */	cmplwi r3, 0x880
/* 8018A990 00187990  40 80 00 24 */	bge lbl_8018A9B4
/* 8018A994 00187994  38 03 00 01 */	addi r0, r3, 1
/* 8018A998 00187998  7C 7F 1A 14 */	add r3, r31, r3
/* 8018A99C 0018799C  90 1F 00 0C */	stw r0, 0xc(r31)
/* 8018A9A0 001879A0  38 00 00 80 */	li r0, 0x80
/* 8018A9A4 001879A4  98 03 00 10 */	stb r0, 0x10(r3)
/* 8018A9A8 001879A8  80 7F 00 08 */	lwz r3, 8(r31)
/* 8018A9AC 001879AC  38 03 00 01 */	addi r0, r3, 1
/* 8018A9B0 001879B0  90 1F 00 08 */	stw r0, 8(r31)
lbl_8018A9B4:
/* 8018A9B4 001879B4  80 7F 00 0C */	lwz r3, 0xc(r31)
/* 8018A9B8 001879B8  28 03 08 80 */	cmplwi r3, 0x880
/* 8018A9BC 001879BC  40 80 00 24 */	bge lbl_8018A9E0
/* 8018A9C0 001879C0  38 03 00 01 */	addi r0, r3, 1
/* 8018A9C4 001879C4  7C 7F 1A 14 */	add r3, r31, r3
/* 8018A9C8 001879C8  90 1F 00 0C */	stw r0, 0xc(r31)
/* 8018A9CC 001879CC  38 00 00 03 */	li r0, 3
/* 8018A9D0 001879D0  98 03 00 10 */	stb r0, 0x10(r3)
/* 8018A9D4 001879D4  80 7F 00 08 */	lwz r3, 8(r31)
/* 8018A9D8 001879D8  38 03 00 01 */	addi r0, r3, 1
/* 8018A9DC 001879DC  90 1F 00 08 */	stw r0, 8(r31)
lbl_8018A9E0:
/* 8018A9E0 001879E0  3B C0 00 03 */	li r30, 3
lbl_8018A9E4:
/* 8018A9E4 001879E4  7F E3 FB 78 */	mr r3, r31
/* 8018A9E8 001879E8  4B FF CD AD */	bl TRKMessageSend
/* 8018A9EC 001879EC  2C 03 00 00 */	cmpwi r3, 0
/* 8018A9F0 001879F0  3B DE FF FF */	addi r30, r30, -1
/* 8018A9F4 001879F4  41 82 00 30 */	beq lbl_8018AA24
/* 8018A9F8 001879F8  2C 1E 00 00 */	cmpwi r30, 0
/* 8018A9FC 001879FC  41 81 FF E8 */	bgt lbl_8018A9E4
/* 8018AA00 00187A00  48 00 00 24 */	b lbl_8018AA24
lbl_8018AA04:
/* 8018AA04 00187A04  3B C0 00 03 */	li r30, 3
lbl_8018AA08:
/* 8018AA08 00187A08  7F E3 FB 78 */	mr r3, r31
/* 8018AA0C 00187A0C  4B FF CD 89 */	bl TRKMessageSend
/* 8018AA10 00187A10  2C 03 00 00 */	cmpwi r3, 0
/* 8018AA14 00187A14  3B DE FF FF */	addi r30, r30, -1
/* 8018AA18 00187A18  41 82 00 0C */	beq lbl_8018AA24
/* 8018AA1C 00187A1C  2C 1E 00 00 */	cmpwi r30, 0
/* 8018AA20 00187A20  41 81 FF E8 */	bgt lbl_8018AA08
lbl_8018AA24:
/* 8018AA24 00187A24  80 01 00 34 */	lwz r0, 0x34(r1)
/* 8018AA28 00187A28  83 E1 00 2C */	lwz r31, 0x2c(r1)
/* 8018AA2C 00187A2C  83 C1 00 28 */	lwz r30, 0x28(r1)
/* 8018AA30 00187A30  7C 08 03 A6 */	mtlr r0
/* 8018AA34 00187A34  38 21 00 30 */	addi r1, r1, 0x30
/* 8018AA38 00187A38  4E 80 00 20 */	blr 

.global TRKDoVersions
TRKDoVersions:
/* 8018AA3C 00187A3C  94 21 FF E0 */	stwu r1, -0x20(r1)
/* 8018AA40 00187A40  7C 08 02 A6 */	mflr r0
/* 8018AA44 00187A44  90 01 00 24 */	stw r0, 0x24(r1)
/* 8018AA48 00187A48  93 E1 00 1C */	stw r31, 0x1c(r1)
/* 8018AA4C 00187A4C  7C 7F 1B 78 */	mr r31, r3
/* 8018AA50 00187A50  93 C1 00 18 */	stw r30, 0x18(r1)
/* 8018AA54 00187A54  80 03 00 08 */	lwz r0, 8(r3)
/* 8018AA58 00187A58  28 00 00 01 */	cmplwi r0, 1
/* 8018AA5C 00187A5C  41 82 00 88 */	beq lbl_8018AAE4
/* 8018AA60 00187A60  38 80 00 01 */	li r4, 1
/* 8018AA64 00187A64  4B FF D7 2D */	bl TRKResetBuffer
/* 8018AA68 00187A68  80 7F 00 0C */	lwz r3, 0xc(r31)
/* 8018AA6C 00187A6C  28 03 08 80 */	cmplwi r3, 0x880
/* 8018AA70 00187A70  40 80 00 24 */	bge lbl_8018AA94
/* 8018AA74 00187A74  38 03 00 01 */	addi r0, r3, 1
/* 8018AA78 00187A78  7C 7F 1A 14 */	add r3, r31, r3
/* 8018AA7C 00187A7C  90 1F 00 0C */	stw r0, 0xc(r31)
/* 8018AA80 00187A80  38 00 00 80 */	li r0, 0x80
/* 8018AA84 00187A84  98 03 00 10 */	stb r0, 0x10(r3)
/* 8018AA88 00187A88  80 7F 00 08 */	lwz r3, 8(r31)
/* 8018AA8C 00187A8C  38 03 00 01 */	addi r0, r3, 1
/* 8018AA90 00187A90  90 1F 00 08 */	stw r0, 8(r31)
lbl_8018AA94:
/* 8018AA94 00187A94  80 7F 00 0C */	lwz r3, 0xc(r31)
/* 8018AA98 00187A98  28 03 08 80 */	cmplwi r3, 0x880
/* 8018AA9C 00187A9C  40 80 00 24 */	bge lbl_8018AAC0
/* 8018AAA0 00187AA0  38 03 00 01 */	addi r0, r3, 1
/* 8018AAA4 00187AA4  7C 7F 1A 14 */	add r3, r31, r3
/* 8018AAA8 00187AA8  90 1F 00 0C */	stw r0, 0xc(r31)
/* 8018AAAC 00187AAC  38 00 00 02 */	li r0, 2
/* 8018AAB0 00187AB0  98 03 00 10 */	stb r0, 0x10(r3)
/* 8018AAB4 00187AB4  80 7F 00 08 */	lwz r3, 8(r31)
/* 8018AAB8 00187AB8  38 03 00 01 */	addi r0, r3, 1
/* 8018AABC 00187ABC  90 1F 00 08 */	stw r0, 8(r31)
lbl_8018AAC0:
/* 8018AAC0 00187AC0  3B C0 00 03 */	li r30, 3
lbl_8018AAC4:
/* 8018AAC4 00187AC4  7F E3 FB 78 */	mr r3, r31
/* 8018AAC8 00187AC8  4B FF CC CD */	bl TRKMessageSend
/* 8018AACC 00187ACC  2C 03 00 00 */	cmpwi r3, 0
/* 8018AAD0 00187AD0  3B DE FF FF */	addi r30, r30, -1
/* 8018AAD4 00187AD4  41 82 02 28 */	beq lbl_8018ACFC
/* 8018AAD8 00187AD8  2C 1E 00 00 */	cmpwi r30, 0
/* 8018AADC 00187ADC  41 81 FF E8 */	bgt lbl_8018AAC4
/* 8018AAE0 00187AE0  48 00 02 1C */	b lbl_8018ACFC
lbl_8018AAE4:
/* 8018AAE4 00187AE4  38 80 00 01 */	li r4, 1
/* 8018AAE8 00187AE8  4B FF D6 A9 */	bl TRKResetBuffer
/* 8018AAEC 00187AEC  80 7F 00 0C */	lwz r3, 0xc(r31)
/* 8018AAF0 00187AF0  28 03 08 80 */	cmplwi r3, 0x880
/* 8018AAF4 00187AF4  40 80 00 24 */	bge lbl_8018AB18
/* 8018AAF8 00187AF8  38 03 00 01 */	addi r0, r3, 1
/* 8018AAFC 00187AFC  7C 7F 1A 14 */	add r3, r31, r3
/* 8018AB00 00187B00  90 1F 00 0C */	stw r0, 0xc(r31)
/* 8018AB04 00187B04  38 00 00 80 */	li r0, 0x80
/* 8018AB08 00187B08  98 03 00 10 */	stb r0, 0x10(r3)
/* 8018AB0C 00187B0C  80 7F 00 08 */	lwz r3, 8(r31)
/* 8018AB10 00187B10  38 03 00 01 */	addi r0, r3, 1
/* 8018AB14 00187B14  90 1F 00 08 */	stw r0, 8(r31)
lbl_8018AB18:
/* 8018AB18 00187B18  80 7F 00 0C */	lwz r3, 0xc(r31)
/* 8018AB1C 00187B1C  28 03 08 80 */	cmplwi r3, 0x880
/* 8018AB20 00187B20  40 80 00 24 */	bge lbl_8018AB44
/* 8018AB24 00187B24  38 03 00 01 */	addi r0, r3, 1
/* 8018AB28 00187B28  7C 7F 1A 14 */	add r3, r31, r3
/* 8018AB2C 00187B2C  90 1F 00 0C */	stw r0, 0xc(r31)
/* 8018AB30 00187B30  38 00 00 00 */	li r0, 0
/* 8018AB34 00187B34  98 03 00 10 */	stb r0, 0x10(r3)
/* 8018AB38 00187B38  80 7F 00 08 */	lwz r3, 8(r31)
/* 8018AB3C 00187B3C  38 03 00 01 */	addi r0, r3, 1
/* 8018AB40 00187B40  90 1F 00 08 */	stw r0, 8(r31)
lbl_8018AB44:
/* 8018AB44 00187B44  38 61 00 08 */	addi r3, r1, 8
/* 8018AB48 00187B48  48 00 1E 71 */	bl TRKTargetVersions
/* 8018AB4C 00187B4C  2C 03 00 00 */	cmpwi r3, 0
/* 8018AB50 00187B50  40 82 00 3C */	bne lbl_8018AB8C
/* 8018AB54 00187B54  80 7F 00 0C */	lwz r3, 0xc(r31)
/* 8018AB58 00187B58  88 A1 00 08 */	lbz r5, 8(r1)
/* 8018AB5C 00187B5C  28 03 08 80 */	cmplwi r3, 0x880
/* 8018AB60 00187B60  41 80 00 0C */	blt lbl_8018AB6C
/* 8018AB64 00187B64  38 60 03 01 */	li r3, 0x301
/* 8018AB68 00187B68  48 00 00 24 */	b lbl_8018AB8C
lbl_8018AB6C:
/* 8018AB6C 00187B6C  38 03 00 01 */	addi r0, r3, 1
/* 8018AB70 00187B70  7C 9F 1A 14 */	add r4, r31, r3
/* 8018AB74 00187B74  90 1F 00 0C */	stw r0, 0xc(r31)
/* 8018AB78 00187B78  38 60 00 00 */	li r3, 0
/* 8018AB7C 00187B7C  98 A4 00 10 */	stb r5, 0x10(r4)
/* 8018AB80 00187B80  80 9F 00 08 */	lwz r4, 8(r31)
/* 8018AB84 00187B84  38 04 00 01 */	addi r0, r4, 1
/* 8018AB88 00187B88  90 1F 00 08 */	stw r0, 8(r31)
lbl_8018AB8C:
/* 8018AB8C 00187B8C  2C 03 00 00 */	cmpwi r3, 0
/* 8018AB90 00187B90  40 82 00 3C */	bne lbl_8018ABCC
/* 8018AB94 00187B94  80 7F 00 0C */	lwz r3, 0xc(r31)
/* 8018AB98 00187B98  88 A1 00 09 */	lbz r5, 9(r1)
/* 8018AB9C 00187B9C  28 03 08 80 */	cmplwi r3, 0x880
/* 8018ABA0 00187BA0  41 80 00 0C */	blt lbl_8018ABAC
/* 8018ABA4 00187BA4  38 60 03 01 */	li r3, 0x301
/* 8018ABA8 00187BA8  48 00 00 24 */	b lbl_8018ABCC
lbl_8018ABAC:
/* 8018ABAC 00187BAC  38 03 00 01 */	addi r0, r3, 1
/* 8018ABB0 00187BB0  7C 9F 1A 14 */	add r4, r31, r3
/* 8018ABB4 00187BB4  90 1F 00 0C */	stw r0, 0xc(r31)
/* 8018ABB8 00187BB8  38 60 00 00 */	li r3, 0
/* 8018ABBC 00187BBC  98 A4 00 10 */	stb r5, 0x10(r4)
/* 8018ABC0 00187BC0  80 9F 00 08 */	lwz r4, 8(r31)
/* 8018ABC4 00187BC4  38 04 00 01 */	addi r0, r4, 1
/* 8018ABC8 00187BC8  90 1F 00 08 */	stw r0, 8(r31)
lbl_8018ABCC:
/* 8018ABCC 00187BCC  2C 03 00 00 */	cmpwi r3, 0
/* 8018ABD0 00187BD0  40 82 00 3C */	bne lbl_8018AC0C
/* 8018ABD4 00187BD4  80 7F 00 0C */	lwz r3, 0xc(r31)
/* 8018ABD8 00187BD8  88 A1 00 0A */	lbz r5, 0xa(r1)
/* 8018ABDC 00187BDC  28 03 08 80 */	cmplwi r3, 0x880
/* 8018ABE0 00187BE0  41 80 00 0C */	blt lbl_8018ABEC
/* 8018ABE4 00187BE4  38 60 03 01 */	li r3, 0x301
/* 8018ABE8 00187BE8  48 00 00 24 */	b lbl_8018AC0C
lbl_8018ABEC:
/* 8018ABEC 00187BEC  38 03 00 01 */	addi r0, r3, 1
/* 8018ABF0 00187BF0  7C 9F 1A 14 */	add r4, r31, r3
/* 8018ABF4 00187BF4  90 1F 00 0C */	stw r0, 0xc(r31)
/* 8018ABF8 00187BF8  38 60 00 00 */	li r3, 0
/* 8018ABFC 00187BFC  98 A4 00 10 */	stb r5, 0x10(r4)
/* 8018AC00 00187C00  80 9F 00 08 */	lwz r4, 8(r31)
/* 8018AC04 00187C04  38 04 00 01 */	addi r0, r4, 1
/* 8018AC08 00187C08  90 1F 00 08 */	stw r0, 8(r31)
lbl_8018AC0C:
/* 8018AC0C 00187C0C  2C 03 00 00 */	cmpwi r3, 0
/* 8018AC10 00187C10  40 82 00 3C */	bne lbl_8018AC4C
/* 8018AC14 00187C14  80 7F 00 0C */	lwz r3, 0xc(r31)
/* 8018AC18 00187C18  88 A1 00 0B */	lbz r5, 0xb(r1)
/* 8018AC1C 00187C1C  28 03 08 80 */	cmplwi r3, 0x880
/* 8018AC20 00187C20  41 80 00 0C */	blt lbl_8018AC2C
/* 8018AC24 00187C24  38 60 03 01 */	li r3, 0x301
/* 8018AC28 00187C28  48 00 00 24 */	b lbl_8018AC4C
lbl_8018AC2C:
/* 8018AC2C 00187C2C  38 03 00 01 */	addi r0, r3, 1
/* 8018AC30 00187C30  7C 9F 1A 14 */	add r4, r31, r3
/* 8018AC34 00187C34  90 1F 00 0C */	stw r0, 0xc(r31)
/* 8018AC38 00187C38  38 60 00 00 */	li r3, 0
/* 8018AC3C 00187C3C  98 A4 00 10 */	stb r5, 0x10(r4)
/* 8018AC40 00187C40  80 9F 00 08 */	lwz r4, 8(r31)
/* 8018AC44 00187C44  38 04 00 01 */	addi r0, r4, 1
/* 8018AC48 00187C48  90 1F 00 08 */	stw r0, 8(r31)
lbl_8018AC4C:
/* 8018AC4C 00187C4C  2C 03 00 00 */	cmpwi r3, 0
/* 8018AC50 00187C50  41 82 00 8C */	beq lbl_8018ACDC
/* 8018AC54 00187C54  7F E3 FB 78 */	mr r3, r31
/* 8018AC58 00187C58  38 80 00 01 */	li r4, 1
/* 8018AC5C 00187C5C  4B FF D5 35 */	bl TRKResetBuffer
/* 8018AC60 00187C60  80 7F 00 0C */	lwz r3, 0xc(r31)
/* 8018AC64 00187C64  28 03 08 80 */	cmplwi r3, 0x880
/* 8018AC68 00187C68  40 80 00 24 */	bge lbl_8018AC8C
/* 8018AC6C 00187C6C  38 03 00 01 */	addi r0, r3, 1
/* 8018AC70 00187C70  7C 7F 1A 14 */	add r3, r31, r3
/* 8018AC74 00187C74  90 1F 00 0C */	stw r0, 0xc(r31)
/* 8018AC78 00187C78  38 00 00 80 */	li r0, 0x80
/* 8018AC7C 00187C7C  98 03 00 10 */	stb r0, 0x10(r3)
/* 8018AC80 00187C80  80 7F 00 08 */	lwz r3, 8(r31)
/* 8018AC84 00187C84  38 03 00 01 */	addi r0, r3, 1
/* 8018AC88 00187C88  90 1F 00 08 */	stw r0, 8(r31)
lbl_8018AC8C:
/* 8018AC8C 00187C8C  80 7F 00 0C */	lwz r3, 0xc(r31)
/* 8018AC90 00187C90  28 03 08 80 */	cmplwi r3, 0x880
/* 8018AC94 00187C94  40 80 00 24 */	bge lbl_8018ACB8
/* 8018AC98 00187C98  38 03 00 01 */	addi r0, r3, 1
/* 8018AC9C 00187C9C  7C 7F 1A 14 */	add r3, r31, r3
/* 8018ACA0 00187CA0  90 1F 00 0C */	stw r0, 0xc(r31)
/* 8018ACA4 00187CA4  38 00 00 03 */	li r0, 3
/* 8018ACA8 00187CA8  98 03 00 10 */	stb r0, 0x10(r3)
/* 8018ACAC 00187CAC  80 7F 00 08 */	lwz r3, 8(r31)
/* 8018ACB0 00187CB0  38 03 00 01 */	addi r0, r3, 1
/* 8018ACB4 00187CB4  90 1F 00 08 */	stw r0, 8(r31)
lbl_8018ACB8:
/* 8018ACB8 00187CB8  3B C0 00 03 */	li r30, 3
lbl_8018ACBC:
/* 8018ACBC 00187CBC  7F E3 FB 78 */	mr r3, r31
/* 8018ACC0 00187CC0  4B FF CA D5 */	bl TRKMessageSend
/* 8018ACC4 00187CC4  2C 03 00 00 */	cmpwi r3, 0
/* 8018ACC8 00187CC8  3B DE FF FF */	addi r30, r30, -1
/* 8018ACCC 00187CCC  41 82 00 30 */	beq lbl_8018ACFC
/* 8018ACD0 00187CD0  2C 1E 00 00 */	cmpwi r30, 0
/* 8018ACD4 00187CD4  41 81 FF E8 */	bgt lbl_8018ACBC
/* 8018ACD8 00187CD8  48 00 00 24 */	b lbl_8018ACFC
lbl_8018ACDC:
/* 8018ACDC 00187CDC  3B C0 00 03 */	li r30, 3
lbl_8018ACE0:
/* 8018ACE0 00187CE0  7F E3 FB 78 */	mr r3, r31
/* 8018ACE4 00187CE4  4B FF CA B1 */	bl TRKMessageSend
/* 8018ACE8 00187CE8  2C 03 00 00 */	cmpwi r3, 0
/* 8018ACEC 00187CEC  3B DE FF FF */	addi r30, r30, -1
/* 8018ACF0 00187CF0  41 82 00 0C */	beq lbl_8018ACFC
/* 8018ACF4 00187CF4  2C 1E 00 00 */	cmpwi r30, 0
/* 8018ACF8 00187CF8  41 81 FF E8 */	bgt lbl_8018ACE0
lbl_8018ACFC:
/* 8018ACFC 00187CFC  80 01 00 24 */	lwz r0, 0x24(r1)
/* 8018AD00 00187D00  83 E1 00 1C */	lwz r31, 0x1c(r1)
/* 8018AD04 00187D04  83 C1 00 18 */	lwz r30, 0x18(r1)
/* 8018AD08 00187D08  7C 08 03 A6 */	mtlr r0
/* 8018AD0C 00187D0C  38 21 00 20 */	addi r1, r1, 0x20
/* 8018AD10 00187D10  4E 80 00 20 */	blr 

.global TRKDoReset
TRKDoReset:
/* 8018AD14 00187D14  94 21 FF F0 */	stwu r1, -0x10(r1)
/* 8018AD18 00187D18  7C 08 02 A6 */	mflr r0
/* 8018AD1C 00187D1C  38 80 00 01 */	li r4, 1
/* 8018AD20 00187D20  90 01 00 14 */	stw r0, 0x14(r1)
/* 8018AD24 00187D24  93 E1 00 0C */	stw r31, 0xc(r1)
/* 8018AD28 00187D28  93 C1 00 08 */	stw r30, 8(r1)
/* 8018AD2C 00187D2C  7C 7E 1B 78 */	mr r30, r3
/* 8018AD30 00187D30  4B FF D4 61 */	bl TRKResetBuffer
/* 8018AD34 00187D34  80 7E 00 0C */	lwz r3, 0xc(r30)
/* 8018AD38 00187D38  28 03 08 80 */	cmplwi r3, 0x880
/* 8018AD3C 00187D3C  40 80 00 24 */	bge lbl_8018AD60
/* 8018AD40 00187D40  38 03 00 01 */	addi r0, r3, 1
/* 8018AD44 00187D44  7C 7E 1A 14 */	add r3, r30, r3
/* 8018AD48 00187D48  90 1E 00 0C */	stw r0, 0xc(r30)
/* 8018AD4C 00187D4C  38 00 00 80 */	li r0, 0x80
/* 8018AD50 00187D50  98 03 00 10 */	stb r0, 0x10(r3)
/* 8018AD54 00187D54  80 7E 00 08 */	lwz r3, 8(r30)
/* 8018AD58 00187D58  38 03 00 01 */	addi r0, r3, 1
/* 8018AD5C 00187D5C  90 1E 00 08 */	stw r0, 8(r30)
lbl_8018AD60:
/* 8018AD60 00187D60  80 7E 00 0C */	lwz r3, 0xc(r30)
/* 8018AD64 00187D64  28 03 08 80 */	cmplwi r3, 0x880
/* 8018AD68 00187D68  40 80 00 24 */	bge lbl_8018AD8C
/* 8018AD6C 00187D6C  38 03 00 01 */	addi r0, r3, 1
/* 8018AD70 00187D70  7C 7E 1A 14 */	add r3, r30, r3
/* 8018AD74 00187D74  90 1E 00 0C */	stw r0, 0xc(r30)
/* 8018AD78 00187D78  38 00 00 00 */	li r0, 0
/* 8018AD7C 00187D7C  98 03 00 10 */	stb r0, 0x10(r3)
/* 8018AD80 00187D80  80 7E 00 08 */	lwz r3, 8(r30)
/* 8018AD84 00187D84  38 03 00 01 */	addi r0, r3, 1
/* 8018AD88 00187D88  90 1E 00 08 */	stw r0, 8(r30)
lbl_8018AD8C:
/* 8018AD8C 00187D8C  3B E0 00 03 */	li r31, 3
lbl_8018AD90:
/* 8018AD90 00187D90  7F C3 F3 78 */	mr r3, r30
/* 8018AD94 00187D94  4B FF CA 01 */	bl TRKMessageSend
/* 8018AD98 00187D98  2C 03 00 00 */	cmpwi r3, 0
/* 8018AD9C 00187D9C  3B FF FF FF */	addi r31, r31, -1
/* 8018ADA0 00187DA0  41 82 00 0C */	beq lbl_8018ADAC
/* 8018ADA4 00187DA4  2C 1F 00 00 */	cmpwi r31, 0
/* 8018ADA8 00187DA8  41 81 FF E8 */	bgt lbl_8018AD90
lbl_8018ADAC:
/* 8018ADAC 00187DAC  4B E7 A6 35 */	bl func_800053E0
/* 8018ADB0 00187DB0  80 01 00 14 */	lwz r0, 0x14(r1)
/* 8018ADB4 00187DB4  38 60 00 00 */	li r3, 0
/* 8018ADB8 00187DB8  83 E1 00 0C */	lwz r31, 0xc(r1)
/* 8018ADBC 00187DBC  83 C1 00 08 */	lwz r30, 8(r1)
/* 8018ADC0 00187DC0  7C 08 03 A6 */	mtlr r0
/* 8018ADC4 00187DC4  38 21 00 10 */	addi r1, r1, 0x10
/* 8018ADC8 00187DC8  4E 80 00 20 */	blr 

.global TRKDoDisconnect
TRKDoDisconnect:
/* 8018ADCC 00187DCC  94 21 FF D0 */	stwu r1, -0x30(r1)
/* 8018ADD0 00187DD0  7C 08 02 A6 */	mflr r0
/* 8018ADD4 00187DD4  3C 80 80 24 */	lis r4, lbl_802477B0@ha
/* 8018ADD8 00187DD8  90 01 00 34 */	stw r0, 0x34(r1)
/* 8018ADDC 00187DDC  38 00 00 00 */	li r0, 0
/* 8018ADE0 00187DE0  93 E1 00 2C */	stw r31, 0x2c(r1)
/* 8018ADE4 00187DE4  7C 7F 1B 78 */	mr r31, r3
/* 8018ADE8 00187DE8  93 C1 00 28 */	stw r30, 0x28(r1)
/* 8018ADEC 00187DEC  93 A1 00 24 */	stw r29, 0x24(r1)
/* 8018ADF0 00187DF0  90 04 77 B0 */	stw r0, lbl_802477B0@l(r4)
/* 8018ADF4 00187DF4  38 80 00 01 */	li r4, 1
/* 8018ADF8 00187DF8  4B FF D3 99 */	bl TRKResetBuffer
/* 8018ADFC 00187DFC  80 7F 00 0C */	lwz r3, 0xc(r31)
/* 8018AE00 00187E00  28 03 08 80 */	cmplwi r3, 0x880
/* 8018AE04 00187E04  40 80 00 24 */	bge lbl_8018AE28
/* 8018AE08 00187E08  38 03 00 01 */	addi r0, r3, 1
/* 8018AE0C 00187E0C  7C 7F 1A 14 */	add r3, r31, r3
/* 8018AE10 00187E10  90 1F 00 0C */	stw r0, 0xc(r31)
/* 8018AE14 00187E14  38 00 00 80 */	li r0, 0x80
/* 8018AE18 00187E18  98 03 00 10 */	stb r0, 0x10(r3)
/* 8018AE1C 00187E1C  80 7F 00 08 */	lwz r3, 8(r31)
/* 8018AE20 00187E20  38 03 00 01 */	addi r0, r3, 1
/* 8018AE24 00187E24  90 1F 00 08 */	stw r0, 8(r31)
lbl_8018AE28:
/* 8018AE28 00187E28  80 7F 00 0C */	lwz r3, 0xc(r31)
/* 8018AE2C 00187E2C  28 03 08 80 */	cmplwi r3, 0x880
/* 8018AE30 00187E30  40 80 00 24 */	bge lbl_8018AE54
/* 8018AE34 00187E34  38 03 00 01 */	addi r0, r3, 1
/* 8018AE38 00187E38  7C 7F 1A 14 */	add r3, r31, r3
/* 8018AE3C 00187E3C  90 1F 00 0C */	stw r0, 0xc(r31)
/* 8018AE40 00187E40  38 00 00 00 */	li r0, 0
/* 8018AE44 00187E44  98 03 00 10 */	stb r0, 0x10(r3)
/* 8018AE48 00187E48  80 7F 00 08 */	lwz r3, 8(r31)
/* 8018AE4C 00187E4C  38 03 00 01 */	addi r0, r3, 1
/* 8018AE50 00187E50  90 1F 00 08 */	stw r0, 8(r31)
lbl_8018AE54:
/* 8018AE54 00187E54  3B C0 00 03 */	li r30, 3
lbl_8018AE58:
/* 8018AE58 00187E58  7F E3 FB 78 */	mr r3, r31
/* 8018AE5C 00187E5C  4B FF C9 39 */	bl TRKMessageSend
/* 8018AE60 00187E60  7C 7D 1B 79 */	or. r29, r3, r3
/* 8018AE64 00187E64  3B DE FF FF */	addi r30, r30, -1
/* 8018AE68 00187E68  41 82 00 0C */	beq lbl_8018AE74
/* 8018AE6C 00187E6C  2C 1E 00 00 */	cmpwi r30, 0
/* 8018AE70 00187E70  41 81 FF E8 */	bgt lbl_8018AE58
lbl_8018AE74:
/* 8018AE74 00187E74  2C 1D 00 00 */	cmpwi r29, 0
/* 8018AE78 00187E78  40 82 00 18 */	bne lbl_8018AE90
/* 8018AE7C 00187E7C  38 61 00 08 */	addi r3, r1, 8
/* 8018AE80 00187E80  38 80 00 01 */	li r4, 1
/* 8018AE84 00187E84  4B FF C5 8D */	bl TRKConstructEvent
/* 8018AE88 00187E88  38 61 00 08 */	addi r3, r1, 8
/* 8018AE8C 00187E8C  4B FF C5 9D */	bl TRKPostEvent
lbl_8018AE90:
/* 8018AE90 00187E90  80 01 00 34 */	lwz r0, 0x34(r1)
/* 8018AE94 00187E94  7F A3 EB 78 */	mr r3, r29
/* 8018AE98 00187E98  83 E1 00 2C */	lwz r31, 0x2c(r1)
/* 8018AE9C 00187E9C  83 C1 00 28 */	lwz r30, 0x28(r1)
/* 8018AEA0 00187EA0  83 A1 00 24 */	lwz r29, 0x24(r1)
/* 8018AEA4 00187EA4  7C 08 03 A6 */	mtlr r0
/* 8018AEA8 00187EA8  38 21 00 30 */	addi r1, r1, 0x30
/* 8018AEAC 00187EAC  4E 80 00 20 */	blr 

.global TRKDoConnect
TRKDoConnect:
/* 8018AEB0 00187EB0  94 21 FF F0 */	stwu r1, -0x10(r1)
/* 8018AEB4 00187EB4  7C 08 02 A6 */	mflr r0
/* 8018AEB8 00187EB8  3C 80 80 24 */	lis r4, lbl_802477B0@ha
/* 8018AEBC 00187EBC  90 01 00 14 */	stw r0, 0x14(r1)
/* 8018AEC0 00187EC0  38 00 00 01 */	li r0, 1
/* 8018AEC4 00187EC4  93 E1 00 0C */	stw r31, 0xc(r1)
/* 8018AEC8 00187EC8  93 C1 00 08 */	stw r30, 8(r1)
/* 8018AECC 00187ECC  7C 7E 1B 78 */	mr r30, r3
/* 8018AED0 00187ED0  90 04 77 B0 */	stw r0, lbl_802477B0@l(r4)
/* 8018AED4 00187ED4  38 80 00 01 */	li r4, 1
/* 8018AED8 00187ED8  4B FF D2 B9 */	bl TRKResetBuffer
/* 8018AEDC 00187EDC  80 7E 00 0C */	lwz r3, 0xc(r30)
/* 8018AEE0 00187EE0  28 03 08 80 */	cmplwi r3, 0x880
/* 8018AEE4 00187EE4  40 80 00 24 */	bge lbl_8018AF08
/* 8018AEE8 00187EE8  38 03 00 01 */	addi r0, r3, 1
/* 8018AEEC 00187EEC  7C 7E 1A 14 */	add r3, r30, r3
/* 8018AEF0 00187EF0  90 1E 00 0C */	stw r0, 0xc(r30)
/* 8018AEF4 00187EF4  38 00 00 80 */	li r0, 0x80
/* 8018AEF8 00187EF8  98 03 00 10 */	stb r0, 0x10(r3)
/* 8018AEFC 00187EFC  80 7E 00 08 */	lwz r3, 8(r30)
/* 8018AF00 00187F00  38 03 00 01 */	addi r0, r3, 1
/* 8018AF04 00187F04  90 1E 00 08 */	stw r0, 8(r30)
lbl_8018AF08:
/* 8018AF08 00187F08  80 7E 00 0C */	lwz r3, 0xc(r30)
/* 8018AF0C 00187F0C  28 03 08 80 */	cmplwi r3, 0x880
/* 8018AF10 00187F10  40 80 00 24 */	bge lbl_8018AF34
/* 8018AF14 00187F14  38 03 00 01 */	addi r0, r3, 1
/* 8018AF18 00187F18  7C 7E 1A 14 */	add r3, r30, r3
/* 8018AF1C 00187F1C  90 1E 00 0C */	stw r0, 0xc(r30)
/* 8018AF20 00187F20  38 00 00 00 */	li r0, 0
/* 8018AF24 00187F24  98 03 00 10 */	stb r0, 0x10(r3)
/* 8018AF28 00187F28  80 7E 00 08 */	lwz r3, 8(r30)
/* 8018AF2C 00187F2C  38 03 00 01 */	addi r0, r3, 1
/* 8018AF30 00187F30  90 1E 00 08 */	stw r0, 8(r30)
lbl_8018AF34:
/* 8018AF34 00187F34  3B E0 00 03 */	li r31, 3
lbl_8018AF38:
/* 8018AF38 00187F38  7F C3 F3 78 */	mr r3, r30
/* 8018AF3C 00187F3C  4B FF C8 59 */	bl TRKMessageSend
/* 8018AF40 00187F40  2C 03 00 00 */	cmpwi r3, 0
/* 8018AF44 00187F44  3B FF FF FF */	addi r31, r31, -1
/* 8018AF48 00187F48  41 82 00 0C */	beq lbl_8018AF54
/* 8018AF4C 00187F4C  2C 1F 00 00 */	cmpwi r31, 0
/* 8018AF50 00187F50  41 81 FF E8 */	bgt lbl_8018AF38
lbl_8018AF54:
/* 8018AF54 00187F54  80 01 00 14 */	lwz r0, 0x14(r1)
/* 8018AF58 00187F58  83 E1 00 0C */	lwz r31, 0xc(r1)
/* 8018AF5C 00187F5C  83 C1 00 08 */	lwz r30, 8(r1)
/* 8018AF60 00187F60  7C 08 03 A6 */	mtlr r0
/* 8018AF64 00187F64  38 21 00 10 */	addi r1, r1, 0x10
/* 8018AF68 00187F68  4E 80 00 20 */	blr 

.global TRKDoUnsupported
TRKDoUnsupported:
/* 8018AF6C 00187F6C  94 21 FF F0 */	stwu r1, -0x10(r1)
/* 8018AF70 00187F70  7C 08 02 A6 */	mflr r0
/* 8018AF74 00187F74  38 80 00 01 */	li r4, 1
/* 8018AF78 00187F78  90 01 00 14 */	stw r0, 0x14(r1)
/* 8018AF7C 00187F7C  93 E1 00 0C */	stw r31, 0xc(r1)
/* 8018AF80 00187F80  93 C1 00 08 */	stw r30, 8(r1)
/* 8018AF84 00187F84  7C 7E 1B 78 */	mr r30, r3
/* 8018AF88 00187F88  4B FF D2 09 */	bl TRKResetBuffer
/* 8018AF8C 00187F8C  80 7E 00 0C */	lwz r3, 0xc(r30)
/* 8018AF90 00187F90  28 03 08 80 */	cmplwi r3, 0x880
/* 8018AF94 00187F94  40 80 00 24 */	bge lbl_8018AFB8
/* 8018AF98 00187F98  38 03 00 01 */	addi r0, r3, 1
/* 8018AF9C 00187F9C  7C 7E 1A 14 */	add r3, r30, r3
/* 8018AFA0 00187FA0  90 1E 00 0C */	stw r0, 0xc(r30)
/* 8018AFA4 00187FA4  38 00 00 80 */	li r0, 0x80
/* 8018AFA8 00187FA8  98 03 00 10 */	stb r0, 0x10(r3)
/* 8018AFAC 00187FAC  80 7E 00 08 */	lwz r3, 8(r30)
/* 8018AFB0 00187FB0  38 03 00 01 */	addi r0, r3, 1
/* 8018AFB4 00187FB4  90 1E 00 08 */	stw r0, 8(r30)
lbl_8018AFB8:
/* 8018AFB8 00187FB8  80 7E 00 0C */	lwz r3, 0xc(r30)
/* 8018AFBC 00187FBC  28 03 08 80 */	cmplwi r3, 0x880
/* 8018AFC0 00187FC0  40 80 00 24 */	bge lbl_8018AFE4
/* 8018AFC4 00187FC4  38 03 00 01 */	addi r0, r3, 1
/* 8018AFC8 00187FC8  7C 7E 1A 14 */	add r3, r30, r3
/* 8018AFCC 00187FCC  90 1E 00 0C */	stw r0, 0xc(r30)
/* 8018AFD0 00187FD0  38 00 00 10 */	li r0, 0x10
/* 8018AFD4 00187FD4  98 03 00 10 */	stb r0, 0x10(r3)
/* 8018AFD8 00187FD8  80 7E 00 08 */	lwz r3, 8(r30)
/* 8018AFDC 00187FDC  38 03 00 01 */	addi r0, r3, 1
/* 8018AFE0 00187FE0  90 1E 00 08 */	stw r0, 8(r30)
lbl_8018AFE4:
/* 8018AFE4 00187FE4  3B E0 00 03 */	li r31, 3
lbl_8018AFE8:
/* 8018AFE8 00187FE8  7F C3 F3 78 */	mr r3, r30
/* 8018AFEC 00187FEC  4B FF C7 A9 */	bl TRKMessageSend
/* 8018AFF0 00187FF0  2C 03 00 00 */	cmpwi r3, 0
/* 8018AFF4 00187FF4  3B FF FF FF */	addi r31, r31, -1
/* 8018AFF8 00187FF8  41 82 00 0C */	beq lbl_8018B004
/* 8018AFFC 00187FFC  2C 1F 00 00 */	cmpwi r31, 0
/* 8018B000 00188000  41 81 FF E8 */	bgt lbl_8018AFE8
lbl_8018B004:
/* 8018B004 00188004  80 01 00 14 */	lwz r0, 0x14(r1)
/* 8018B008 00188008  83 E1 00 0C */	lwz r31, 0xc(r1)
/* 8018B00C 0018800C  83 C1 00 08 */	lwz r30, 8(r1)
/* 8018B010 00188010  7C 08 03 A6 */	mtlr r0
/* 8018B014 00188014  38 21 00 10 */	addi r1, r1, 0x10
/* 8018B018 00188018  4E 80 00 20 */	blr 

.global TRKStandardACK
TRKStandardACK:
/* 8018B01C 0018801C  94 21 FF E0 */	stwu r1, -0x20(r1)
/* 8018B020 00188020  7C 08 02 A6 */	mflr r0
/* 8018B024 00188024  90 01 00 24 */	stw r0, 0x24(r1)
/* 8018B028 00188028  93 E1 00 1C */	stw r31, 0x1c(r1)
/* 8018B02C 0018802C  7C BF 2B 78 */	mr r31, r5
/* 8018B030 00188030  93 C1 00 18 */	stw r30, 0x18(r1)
/* 8018B034 00188034  7C 9E 23 78 */	mr r30, r4
/* 8018B038 00188038  38 80 00 01 */	li r4, 1
/* 8018B03C 0018803C  93 A1 00 14 */	stw r29, 0x14(r1)
/* 8018B040 00188040  7C 7D 1B 78 */	mr r29, r3
/* 8018B044 00188044  4B FF D1 4D */	bl TRKResetBuffer
/* 8018B048 00188048  80 7D 00 0C */	lwz r3, 0xc(r29)
/* 8018B04C 0018804C  28 03 08 80 */	cmplwi r3, 0x880
/* 8018B050 00188050  40 80 00 20 */	bge lbl_8018B070
/* 8018B054 00188054  38 03 00 01 */	addi r0, r3, 1
/* 8018B058 00188058  7C 7D 1A 14 */	add r3, r29, r3
/* 8018B05C 0018805C  90 1D 00 0C */	stw r0, 0xc(r29)
/* 8018B060 00188060  9B C3 00 10 */	stb r30, 0x10(r3)
/* 8018B064 00188064  80 7D 00 08 */	lwz r3, 8(r29)
/* 8018B068 00188068  38 03 00 01 */	addi r0, r3, 1
/* 8018B06C 0018806C  90 1D 00 08 */	stw r0, 8(r29)
lbl_8018B070:
/* 8018B070 00188070  80 7D 00 0C */	lwz r3, 0xc(r29)
/* 8018B074 00188074  28 03 08 80 */	cmplwi r3, 0x880
/* 8018B078 00188078  40 80 00 20 */	bge lbl_8018B098
/* 8018B07C 0018807C  38 03 00 01 */	addi r0, r3, 1
/* 8018B080 00188080  7C 7D 1A 14 */	add r3, r29, r3
/* 8018B084 00188084  90 1D 00 0C */	stw r0, 0xc(r29)
/* 8018B088 00188088  9B E3 00 10 */	stb r31, 0x10(r3)
/* 8018B08C 0018808C  80 7D 00 08 */	lwz r3, 8(r29)
/* 8018B090 00188090  38 03 00 01 */	addi r0, r3, 1
/* 8018B094 00188094  90 1D 00 08 */	stw r0, 8(r29)
lbl_8018B098:
/* 8018B098 00188098  3B E0 00 03 */	li r31, 3
lbl_8018B09C:
/* 8018B09C 0018809C  7F A3 EB 78 */	mr r3, r29
/* 8018B0A0 001880A0  4B FF C6 F5 */	bl TRKMessageSend
/* 8018B0A4 001880A4  2C 03 00 00 */	cmpwi r3, 0
/* 8018B0A8 001880A8  3B FF FF FF */	addi r31, r31, -1
/* 8018B0AC 001880AC  41 82 00 0C */	beq lbl_8018B0B8
/* 8018B0B0 001880B0  2C 1F 00 00 */	cmpwi r31, 0
/* 8018B0B4 001880B4  41 81 FF E8 */	bgt lbl_8018B09C
lbl_8018B0B8:
/* 8018B0B8 001880B8  80 01 00 24 */	lwz r0, 0x24(r1)
/* 8018B0BC 001880BC  83 E1 00 1C */	lwz r31, 0x1c(r1)
/* 8018B0C0 001880C0  83 C1 00 18 */	lwz r30, 0x18(r1)
/* 8018B0C4 001880C4  83 A1 00 14 */	lwz r29, 0x14(r1)
/* 8018B0C8 001880C8  7C 08 03 A6 */	mtlr r0
/* 8018B0CC 001880CC  38 21 00 20 */	addi r1, r1, 0x20
/* 8018B0D0 001880D0  4E 80 00 20 */	blr 

.global SetTRKConnected
SetTRKConnected:
/* 8018B0D4 001880D4  3C 80 80 24 */	lis r4, lbl_802477B0@ha
/* 8018B0D8 001880D8  90 64 77 B0 */	stw r3, lbl_802477B0@l(r4)
/* 8018B0DC 001880DC  4E 80 00 20 */	blr 

.global GetTRKConnected
GetTRKConnected:
/* 8018B0E0 001880E0  3C 60 80 24 */	lis r3, lbl_802477B0@ha
/* 8018B0E4 001880E4  38 63 77 B0 */	addi r3, r3, lbl_802477B0@l
/* 8018B0E8 001880E8  80 63 00 00 */	lwz r3, 0(r3)
/* 8018B0EC 001880EC  4E 80 00 20 */	blr 
