<?xml version="1.0" encoding="UTF-8"?>

<systemCatalog xsi:schemaLocation="urn:org:dx-competition:system DXCSystemCatalogSchema.xsd" xmlns="urn:org:dx-competition:system" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <systemInstances>
    <systemInstance id="c17" system="c17" />
  </systemInstances>
  <systems>
    <system>
      <systemName>c17</systemName>
      <description>The c17 ISCAS85 combinational circuit.</description>
      <components>
        <!-- inputs -->
        <component>
          <name>i1</name>
          <componentType>port</componentType>
        </component>
        <component>
          <name>i2</name>
          <componentType>port</componentType>
        </component>
        <component>
          <name>i3</name>
          <componentType>port</componentType>
        </component>
        <component>
          <name>i4</name>
          <componentType>port</componentType>
        </component>
        <component>
          <name>i5</name>
          <componentType>port</componentType>
        </component>
        <!-- outputs -->
        <component>
          <name>o1</name>
          <componentType>port</componentType>
        </component>
        <component>
          <name>o2</name>
          <componentType>port</componentType>
        </component>
        <!-- internal variables -->
        <component>
          <name>z1</name>
          <componentType>probe</componentType>
        </component>
        <component>
          <name>z2</name>
          <componentType>probe</componentType>
        </component>
        <component>
          <name>z3</name>
          <componentType>probe</componentType>
        </component>
        <component>
          <name>z4</name>
          <componentType>probe</componentType>
        </component>
        <component>
          <name>gate10</name>
          <componentType>nand2</componentType>
        </component>
        <component>
          <name>gate10.o</name>
          <componentType>wire</componentType>
        </component>
        <component>
          <name>gate10.i1</name>
          <componentType>wire</componentType>
        </component>
        <component>
          <name>gate10.i2</name>
          <componentType>wire</componentType>
        </component>
        <component>
          <name>gate11</name>
          <componentType>nand2</componentType>
        </component>
        <component>
          <name>gate11.o</name>
          <componentType>wire</componentType>
        </component>
        <component>
          <name>gate11.i1</name>
          <componentType>wire</componentType>
        </component>
        <component>
          <name>gate11.i2</name>
          <componentType>wire</componentType>
        </component>
        <component>
          <name>gate16</name>
          <componentType>nand2</componentType>
        </component>
        <component>
          <name>gate16.o</name>
          <componentType>wire</componentType>
        </component>
        <component>
          <name>gate16.i1</name>
          <componentType>wire</componentType>
        </component>
        <component>
          <name>gate16.i2</name>
          <componentType>wire</componentType>
        </component>
        <component>
          <name>gate19</name>
          <componentType>nand2</componentType>
        </component>
        <component>
          <name>gate19.o</name>
          <componentType>wire</componentType>
        </component>
        <component>
          <name>gate19.i1</name>
          <componentType>wire</componentType>
        </component>
        <component>
          <name>gate19.i2</name>
          <componentType>wire</componentType>
        </component>
        <component>
          <name>gate22</name>
          <componentType>nand2</componentType>
        </component>
        <component>
          <name>gate22.o</name>
          <componentType>wire</componentType>
        </component>
        <component>
          <name>gate22.i1</name>
          <componentType>wire</componentType>
        </component>
        <component>
          <name>gate22.i2</name>
          <componentType>wire</componentType>
        </component>
        <component>
          <name>gate23</name>
          <componentType>nand2</componentType>
        </component>
        <component>
          <name>gate23.o</name>
          <componentType>wire</componentType>
        </component>
        <component>
          <name>gate23.i1</name>
          <componentType>wire</componentType>
        </component>
        <component>
          <name>gate23.i2</name>
          <componentType>wire</componentType>
        </component>
      </components>
      <connections>
        <connection>
          <c1>gate10.o</c1>
          <c2>z1</c2>
        </connection>
        <connection>
          <c1>gate10.i1</c1>
          <c2>i1</c2>
        </connection>
        <connection>
          <c1>gate10.i2</c1>
          <c2>i3</c2>
        </connection>
        <connection>
          <c1>gate11.o</c1>
          <c2>z2</c2>
        </connection>
        <connection>
          <c1>gate11.i1</c1>
          <c2>i3</c2>
        </connection>
        <connection>
          <c1>gate11.i2</c1>
          <c2>i4</c2>
        </connection>
        <connection>
          <c1>gate16.o</c1>
          <c2>z3</c2>
        </connection>
        <connection>
          <c1>gate16.i1</c1>
          <c2>i2</c2>
        </connection>
        <connection>
          <c1>gate16.i2</c1>
          <c2>z2</c2>
        </connection>
        <connection>
          <c1>gate19.o</c1>
          <c2>z4</c2>
        </connection>
        <connection>
          <c1>gate19.i1</c1>
          <c2>z2</c2>
        </connection>
        <connection>
          <c1>gate19.i2</c1>
          <c2>i5</c2>
        </connection>
        <connection>
          <c1>gate22.o</c1>
          <c2>o1</c2>
        </connection>
        <connection>
          <c1>gate22.i1</c1>
          <c2>z1</c2>
        </connection>
        <connection>
          <c1>gate22.i2</c1>
          <c2>z3</c2>
        </connection>
        <connection>
          <c1>gate23.o</c1>
          <c2>o2</c2>
        </connection>
        <connection>
          <c1>gate23.i1</c1>
          <c2>z3</c2>
        </connection>
        <connection>
          <c1>gate23.i2</c1>
          <c2>z4</c2>
        </connection>
      </connections>
    </system>
  </systems>
  <componentTypeCatalog>
    <componentType>
      <name>wire</name>
      <description>An interconnection wire.</description>
      <modesRef>wire</modesRef>
    </componentType>
    <componentType xsi:type="sensor">
      <name>probe</name>
      <description>A junction.</description>
      <modesRef>probe</modesRef>
      <sensorValue>
        <dataType>bool</dataType>
      </sensorValue>
      <engUnits>false/true</engUnits>
      <probeCost>1</probeCost>
    </componentType>
    <componentType xsi:type="sensor">
      <name>port</name>
      <description>An input/output port.</description>
      <modesRef>port</modesRef>
      <sensorValue>
        <dataType>bool</dataType>
      </sensorValue>
      <engUnits>false/true</engUnits>
    </componentType>
    <componentType>
      <name>nand2</name>
      <description>A 2-input logic NAND gate.</description>
      <modesRef>gate</modesRef>
      <testCost>5</testCost>
    </componentType>
  </componentTypeCatalog>
  <modeCatalog>
    <modeGroup>
      <name>wire</name>
      <mode xsi:type="mode">
        <name>healthy</name>
        <description>Logical values in both ends of the wire are equivalent.</description>
      </mode>
    </modeGroup>
    <modeGroup>
      <name>probe</name>
      <mode xsi:type="mode">
        <name>healthy</name>
        <description>The junction is functioning normally.</description>
      </mode>
    </modeGroup>
    <modeGroup>
      <name>port</name>
      <mode xsi:type="mode">
        <name>healthy</name>
        <description>The input/output port is functioning normally.</description>
      </mode>
    </modeGroup>
    <modeGroup>
      <name>gate</name>
      <mode xsi:type="mode">
        <name>healthy</name>
        <description>The gate computes a correct output given its inputs.</description>
      </mode>
      <mode xsi:type="faultMode">
        <name>faulty</name>
        <description>The logic gate malfunctions, producing an arbitrary output.</description>
        <faultSource />
        <parameters />
      </mode>
    </modeGroup>
  </modeCatalog>
</systemCatalog>
