<stg><name>load_tile_mm</name>


<trans_list>

<trans id="47" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="48" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="49" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="50" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="51" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:1 %w0_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %w0

]]></Node>
<StgValue><ssdm name="w0_read"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry:2 %h0_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %h0

]]></Node>
<StgValue><ssdm name="h0_read"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="9" op_0_bw="8">
<![CDATA[
entry:4 %w0_cast2 = zext i8 %w0_read

]]></Node>
<StgValue><ssdm name="w0_cast2"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry:5 %add_ln540 = add i9 %h0_read, i9 96

]]></Node>
<StgValue><ssdm name="add_ln540"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
entry:6 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %add_ln540, i32 8

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="8" op_0_bw="9">
<![CDATA[
entry:7 %trunc_ln539 = trunc i9 %h0_read

]]></Node>
<StgValue><ssdm name="trunc_ln539"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:8 %xor_ln540 = xor i8 %trunc_ln539, i8 255

]]></Node>
<StgValue><ssdm name="xor_ln540"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
entry:9 %th_eff = select i1 %tmp, i8 %xor_ln540, i8 96

]]></Node>
<StgValue><ssdm name="th_eff"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry:10 %add_ln543 = add i9 %w0_cast2, i9 96

]]></Node>
<StgValue><ssdm name="add_ln543"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
entry:11 %tmp_7 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %add_ln543, i32 8

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:12 %xor_ln543 = xor i8 %w0_read, i8 255

]]></Node>
<StgValue><ssdm name="xor_ln543"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
entry:13 %tw_eff = select i1 %tmp_7, i8 %xor_ln543, i8 96

]]></Node>
<StgValue><ssdm name="tw_eff"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="9" op_0_bw="8">
<![CDATA[
entry:23 %tw_eff_cast = zext i8 %tw_eff

]]></Node>
<StgValue><ssdm name="tw_eff_cast"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry:24 %add_ln43 = add i9 %tw_eff_cast, i9 12

]]></Node>
<StgValue><ssdm name="add_ln43"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="9" op_0_bw="8">
<![CDATA[
entry:25 %th_eff_cast = zext i8 %th_eff

]]></Node>
<StgValue><ssdm name="th_eff_cast"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry:26 %add_ln43_1 = add i9 %th_eff_cast, i9 12

]]></Node>
<StgValue><ssdm name="add_ln43_1"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="17" op_0_bw="9">
<![CDATA[
entry:28 %zext_ln43 = zext i9 %add_ln43_1

]]></Node>
<StgValue><ssdm name="zext_ln43"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="17" op_0_bw="9">
<![CDATA[
entry:29 %zext_ln43_2 = zext i9 %add_ln43

]]></Node>
<StgValue><ssdm name="zext_ln43_2"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry:30 %mul_ln43 = mul i17 %zext_ln43, i17 %zext_ln43_2

]]></Node>
<StgValue><ssdm name="mul_ln43"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="26" st_id="2" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry:30 %mul_ln43 = mul i17 %zext_ln43, i17 %zext_ln43_2

]]></Node>
<StgValue><ssdm name="mul_ln43"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="27" st_id="3" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry:30 %mul_ln43 = mul i17 %zext_ln43, i17 %zext_ln43_2

]]></Node>
<StgValue><ssdm name="mul_ln43"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="28" st_id="4" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry:30 %mul_ln43 = mul i17 %zext_ln43, i17 %zext_ln43_2

]]></Node>
<StgValue><ssdm name="mul_ln43"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="29" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:0 %phase_1_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %phase_1

]]></Node>
<StgValue><ssdm name="phase_1_read"/></StgValue>
</operation>

<operation id="30" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:3 %input_ftmap_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %input_ftmap

]]></Node>
<StgValue><ssdm name="input_ftmap_read"/></StgValue>
</operation>

<operation id="31" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
entry:14 %select_ln60 = select i1 %phase_1_read, i6 44, i6 0

]]></Node>
<StgValue><ssdm name="select_ln60"/></StgValue>
</operation>

<operation id="32" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
entry:15 %select_ln60_1 = select i1 %phase_1_read, i11 1408, i11 0

]]></Node>
<StgValue><ssdm name="select_ln60_1"/></StgValue>
</operation>

<operation id="33" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
entry:16 %select_ln60_2 = select i1 %phase_1_read, i11 432, i11 0

]]></Node>
<StgValue><ssdm name="select_ln60_2"/></StgValue>
</operation>

<operation id="34" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry:17 %add_ln60_2 = add i11 %select_ln60_1, i11 %select_ln60_2

]]></Node>
<StgValue><ssdm name="add_ln60_2"/></StgValue>
</operation>

<operation id="35" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="10" op_0_bw="9">
<![CDATA[
entry:18 %h0_cast10_i = zext i9 %h0_read

]]></Node>
<StgValue><ssdm name="h0_cast10_i"/></StgValue>
</operation>

<operation id="36" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:27 %add_ln48 = add i10 %h0_cast10_i, i10 1018

]]></Node>
<StgValue><ssdm name="add_ln48"/></StgValue>
</operation>

<operation id="37" st_id="5" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0" op_1_bw="11" op_2_bw="10" op_3_bw="10" op_4_bw="17" op_5_bw="9" op_6_bw="6" op_7_bw="8" op_8_bw="64" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32">
<![CDATA[
entry:31 %call_ln60 = call void @load_tile_mm_Pipeline_InputTileHread_InputTileWread, i11 %add_ln60_2, i10 %add_ln48, i10 %add_ln48, i17 %mul_ln43, i9 %add_ln43, i6 %select_ln60, i8 %w0_read, i64 %input_ftmap_read, i32 %gmem_in, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_45, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_44, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_43

]]></Node>
<StgValue><ssdm name="call_ln60"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="38" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:19 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_45, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="39" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:20 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_44, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="40" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:21 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_43, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="41" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:22 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem_in, void @empty_43, i32 0, i32 0, void @empty_42, i32 0, i32 65025, void @empty_41, void @empty_40, void @empty_42, i32 16, i32 16, i32 16, i32 16, void @empty_42, void @empty_42, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="42" st_id="6" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0" op_1_bw="11" op_2_bw="10" op_3_bw="10" op_4_bw="17" op_5_bw="9" op_6_bw="6" op_7_bw="8" op_8_bw="64" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32">
<![CDATA[
entry:31 %call_ln60 = call void @load_tile_mm_Pipeline_InputTileHread_InputTileWread, i11 %add_ln60_2, i10 %add_ln48, i10 %add_ln48, i17 %mul_ln43, i9 %add_ln43, i6 %select_ln60, i8 %w0_read, i64 %input_ftmap_read, i32 %gmem_in, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_45, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_44, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_43

]]></Node>
<StgValue><ssdm name="call_ln60"/></StgValue>
</operation>

<operation id="43" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="19" op_0_bw="19" op_1_bw="9">
<![CDATA[
entry:32 %mrv = insertvalue i19 <undef>, i9 %h0_read

]]></Node>
<StgValue><ssdm name="mrv"/></StgValue>
</operation>

<operation id="44" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="19" op_0_bw="19" op_1_bw="9">
<![CDATA[
entry:33 %mrv_1 = insertvalue i19 %mrv, i9 %w0_cast2

]]></Node>
<StgValue><ssdm name="mrv_1"/></StgValue>
</operation>

<operation id="45" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="19" op_0_bw="19" op_1_bw="1">
<![CDATA[
entry:34 %mrv_2 = insertvalue i19 %mrv_1, i1 %phase_1_read

]]></Node>
<StgValue><ssdm name="mrv_2"/></StgValue>
</operation>

<operation id="46" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="19">
<![CDATA[
entry:35 %ret_ln548 = ret i19 %mrv_2

]]></Node>
<StgValue><ssdm name="ret_ln548"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="52" name="gmem_in" dir="0" iftype="4">
<core>NULL</core><StgValue><ssdm name="gmem_in"/></StgValue>
</port>
<port id="53" name="input_ftmap" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="input_ftmap"/></StgValue>
</port>
<port id="54" name="h0" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="h0"/></StgValue>
</port>
<port id="55" name="w0" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="w0"/></StgValue>
</port>
<port id="56" name="phase_1" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="phase_1"/></StgValue>
</port>
<port id="57" name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_45" dir="1" iftype="1">
<core>RAM_1P_BRAM</core><StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_45"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</port>
<port id="58" name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_44" dir="1" iftype="1">
<core>RAM_1P_BRAM</core><StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_44"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</port>
<port id="59" name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_43" dir="1" iftype="1">
<core>RAM_1P_BRAM</core><StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_43"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="61" from="_ssdm_op_Read.ap_auto.i8" to="w0_read" fromId="60" toId="7">
</dataflow>
<dataflow id="62" from="w0" to="w0_read" fromId="55" toId="7">
</dataflow>
<dataflow id="64" from="_ssdm_op_Read.ap_auto.i9" to="h0_read" fromId="63" toId="8">
</dataflow>
<dataflow id="65" from="h0" to="h0_read" fromId="54" toId="8">
</dataflow>
<dataflow id="66" from="w0_read" to="w0_cast2" fromId="7" toId="9">
</dataflow>
<dataflow id="67" from="h0_read" to="add_ln540" fromId="8" toId="10">
</dataflow>
<dataflow id="69" from="StgValue_68" to="add_ln540" fromId="68" toId="10">
</dataflow>
<dataflow id="71" from="_ssdm_op_BitSelect.i1.i9.i32" to="tmp" fromId="70" toId="11">
</dataflow>
<dataflow id="72" from="add_ln540" to="tmp" fromId="10" toId="11">
</dataflow>
<dataflow id="74" from="StgValue_73" to="tmp" fromId="73" toId="11">
</dataflow>
<dataflow id="75" from="h0_read" to="trunc_ln539" fromId="8" toId="12">
</dataflow>
<dataflow id="76" from="trunc_ln539" to="xor_ln540" fromId="12" toId="13">
</dataflow>
<dataflow id="78" from="StgValue_77" to="xor_ln540" fromId="77" toId="13">
</dataflow>
<dataflow id="79" from="tmp" to="th_eff" fromId="11" toId="14">
</dataflow>
<dataflow id="80" from="xor_ln540" to="th_eff" fromId="13" toId="14">
</dataflow>
<dataflow id="82" from="StgValue_81" to="th_eff" fromId="81" toId="14">
</dataflow>
<dataflow id="83" from="w0_cast2" to="add_ln543" fromId="9" toId="15">
</dataflow>
<dataflow id="84" from="StgValue_68" to="add_ln543" fromId="68" toId="15">
</dataflow>
<dataflow id="85" from="_ssdm_op_BitSelect.i1.i9.i32" to="tmp_7" fromId="70" toId="16">
</dataflow>
<dataflow id="86" from="add_ln543" to="tmp_7" fromId="15" toId="16">
</dataflow>
<dataflow id="87" from="StgValue_73" to="tmp_7" fromId="73" toId="16">
</dataflow>
<dataflow id="88" from="w0_read" to="xor_ln543" fromId="7" toId="17">
</dataflow>
<dataflow id="89" from="StgValue_77" to="xor_ln543" fromId="77" toId="17">
</dataflow>
<dataflow id="90" from="tmp_7" to="tw_eff" fromId="16" toId="18">
</dataflow>
<dataflow id="91" from="xor_ln543" to="tw_eff" fromId="17" toId="18">
</dataflow>
<dataflow id="92" from="StgValue_81" to="tw_eff" fromId="81" toId="18">
</dataflow>
<dataflow id="93" from="tw_eff" to="tw_eff_cast" fromId="18" toId="19">
</dataflow>
<dataflow id="94" from="tw_eff_cast" to="add_ln43" fromId="19" toId="20">
</dataflow>
<dataflow id="96" from="StgValue_95" to="add_ln43" fromId="95" toId="20">
</dataflow>
<dataflow id="97" from="th_eff" to="th_eff_cast" fromId="14" toId="21">
</dataflow>
<dataflow id="98" from="th_eff_cast" to="add_ln43_1" fromId="21" toId="22">
</dataflow>
<dataflow id="99" from="StgValue_95" to="add_ln43_1" fromId="95" toId="22">
</dataflow>
<dataflow id="100" from="add_ln43_1" to="zext_ln43" fromId="22" toId="23">
</dataflow>
<dataflow id="101" from="add_ln43" to="zext_ln43_2" fromId="20" toId="24">
</dataflow>
<dataflow id="102" from="zext_ln43" to="mul_ln43" fromId="23" toId="25">
</dataflow>
<dataflow id="103" from="zext_ln43_2" to="mul_ln43" fromId="24" toId="25">
</dataflow>
<dataflow id="104" from="zext_ln43" to="mul_ln43" fromId="23" toId="26">
</dataflow>
<dataflow id="105" from="zext_ln43_2" to="mul_ln43" fromId="24" toId="26">
</dataflow>
<dataflow id="106" from="zext_ln43" to="mul_ln43" fromId="23" toId="27">
</dataflow>
<dataflow id="107" from="zext_ln43_2" to="mul_ln43" fromId="24" toId="27">
</dataflow>
<dataflow id="108" from="zext_ln43" to="mul_ln43" fromId="23" toId="28">
</dataflow>
<dataflow id="109" from="zext_ln43_2" to="mul_ln43" fromId="24" toId="28">
</dataflow>
<dataflow id="111" from="_ssdm_op_Read.ap_auto.i1" to="phase_1_read" fromId="110" toId="29">
</dataflow>
<dataflow id="112" from="phase_1" to="phase_1_read" fromId="56" toId="29">
</dataflow>
<dataflow id="114" from="_ssdm_op_Read.ap_auto.i64" to="input_ftmap_read" fromId="113" toId="30">
</dataflow>
<dataflow id="115" from="input_ftmap" to="input_ftmap_read" fromId="53" toId="30">
</dataflow>
<dataflow id="116" from="phase_1_read" to="select_ln60" fromId="29" toId="31">
</dataflow>
<dataflow id="118" from="StgValue_117" to="select_ln60" fromId="117" toId="31">
</dataflow>
<dataflow id="120" from="StgValue_119" to="select_ln60" fromId="119" toId="31">
</dataflow>
<dataflow id="121" from="phase_1_read" to="select_ln60_1" fromId="29" toId="32">
</dataflow>
<dataflow id="123" from="StgValue_122" to="select_ln60_1" fromId="122" toId="32">
</dataflow>
<dataflow id="125" from="StgValue_124" to="select_ln60_1" fromId="124" toId="32">
</dataflow>
<dataflow id="126" from="phase_1_read" to="select_ln60_2" fromId="29" toId="33">
</dataflow>
<dataflow id="128" from="StgValue_127" to="select_ln60_2" fromId="127" toId="33">
</dataflow>
<dataflow id="129" from="StgValue_124" to="select_ln60_2" fromId="124" toId="33">
</dataflow>
<dataflow id="130" from="select_ln60_1" to="add_ln60_2" fromId="32" toId="34">
</dataflow>
<dataflow id="131" from="select_ln60_2" to="add_ln60_2" fromId="33" toId="34">
</dataflow>
<dataflow id="132" from="h0_read" to="h0_cast10_i" fromId="8" toId="35">
</dataflow>
<dataflow id="133" from="h0_cast10_i" to="add_ln48" fromId="35" toId="36">
</dataflow>
<dataflow id="135" from="StgValue_134" to="add_ln48" fromId="134" toId="36">
</dataflow>
<dataflow id="137" from="load_tile_mm_Pipeline_InputTileHread_InputTileWread" to="call_ln60" fromId="136" toId="37">
</dataflow>
<dataflow id="138" from="add_ln60_2" to="call_ln60" fromId="34" toId="37">
</dataflow>
<dataflow id="139" from="add_ln48" to="call_ln60" fromId="36" toId="37">
</dataflow>
<dataflow id="140" from="add_ln48" to="call_ln60" fromId="36" toId="37">
</dataflow>
<dataflow id="141" from="mul_ln43" to="call_ln60" fromId="28" toId="37">
</dataflow>
<dataflow id="142" from="add_ln43" to="call_ln60" fromId="20" toId="37">
</dataflow>
<dataflow id="143" from="select_ln60" to="call_ln60" fromId="31" toId="37">
</dataflow>
<dataflow id="144" from="w0_read" to="call_ln60" fromId="7" toId="37">
</dataflow>
<dataflow id="145" from="input_ftmap_read" to="call_ln60" fromId="30" toId="37">
</dataflow>
<dataflow id="146" from="gmem_in" to="call_ln60" fromId="52" toId="37">
</dataflow>
<dataflow id="147" from="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_45" to="call_ln60" fromId="57" toId="37">
</dataflow>
<dataflow id="148" from="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_44" to="call_ln60" fromId="58" toId="37">
</dataflow>
<dataflow id="149" from="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_43" to="call_ln60" fromId="59" toId="37">
</dataflow>
<dataflow id="151" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="150" toId="38">
</dataflow>
<dataflow id="152" from="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_45" to="specmemcore_ln0" fromId="57" toId="38">
</dataflow>
<dataflow id="154" from="StgValue_153" to="specmemcore_ln0" fromId="153" toId="38">
</dataflow>
<dataflow id="156" from="StgValue_155" to="specmemcore_ln0" fromId="155" toId="38">
</dataflow>
<dataflow id="158" from="StgValue_157" to="specmemcore_ln0" fromId="157" toId="38">
</dataflow>
<dataflow id="159" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="150" toId="39">
</dataflow>
<dataflow id="160" from="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_44" to="specmemcore_ln0" fromId="58" toId="39">
</dataflow>
<dataflow id="161" from="StgValue_153" to="specmemcore_ln0" fromId="153" toId="39">
</dataflow>
<dataflow id="162" from="StgValue_155" to="specmemcore_ln0" fromId="155" toId="39">
</dataflow>
<dataflow id="163" from="StgValue_157" to="specmemcore_ln0" fromId="157" toId="39">
</dataflow>
<dataflow id="164" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="150" toId="40">
</dataflow>
<dataflow id="165" from="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_43" to="specmemcore_ln0" fromId="59" toId="40">
</dataflow>
<dataflow id="166" from="StgValue_153" to="specmemcore_ln0" fromId="153" toId="40">
</dataflow>
<dataflow id="167" from="StgValue_155" to="specmemcore_ln0" fromId="155" toId="40">
</dataflow>
<dataflow id="168" from="StgValue_157" to="specmemcore_ln0" fromId="157" toId="40">
</dataflow>
<dataflow id="170" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="169" toId="41">
</dataflow>
<dataflow id="171" from="gmem_in" to="specinterface_ln0" fromId="52" toId="41">
</dataflow>
<dataflow id="173" from="empty_43" to="specinterface_ln0" fromId="172" toId="41">
</dataflow>
<dataflow id="175" from="StgValue_174" to="specinterface_ln0" fromId="174" toId="41">
</dataflow>
<dataflow id="176" from="StgValue_174" to="specinterface_ln0" fromId="174" toId="41">
</dataflow>
<dataflow id="178" from="empty_42" to="specinterface_ln0" fromId="177" toId="41">
</dataflow>
<dataflow id="179" from="StgValue_174" to="specinterface_ln0" fromId="174" toId="41">
</dataflow>
<dataflow id="181" from="StgValue_180" to="specinterface_ln0" fromId="180" toId="41">
</dataflow>
<dataflow id="183" from="empty_41" to="specinterface_ln0" fromId="182" toId="41">
</dataflow>
<dataflow id="185" from="empty_40" to="specinterface_ln0" fromId="184" toId="41">
</dataflow>
<dataflow id="186" from="empty_42" to="specinterface_ln0" fromId="177" toId="41">
</dataflow>
<dataflow id="188" from="StgValue_187" to="specinterface_ln0" fromId="187" toId="41">
</dataflow>
<dataflow id="189" from="StgValue_187" to="specinterface_ln0" fromId="187" toId="41">
</dataflow>
<dataflow id="190" from="StgValue_187" to="specinterface_ln0" fromId="187" toId="41">
</dataflow>
<dataflow id="191" from="StgValue_187" to="specinterface_ln0" fromId="187" toId="41">
</dataflow>
<dataflow id="192" from="empty_42" to="specinterface_ln0" fromId="177" toId="41">
</dataflow>
<dataflow id="193" from="empty_42" to="specinterface_ln0" fromId="177" toId="41">
</dataflow>
<dataflow id="195" from="StgValue_194" to="specinterface_ln0" fromId="194" toId="41">
</dataflow>
<dataflow id="196" from="StgValue_174" to="specinterface_ln0" fromId="174" toId="41">
</dataflow>
<dataflow id="197" from="load_tile_mm_Pipeline_InputTileHread_InputTileWread" to="call_ln60" fromId="136" toId="42">
</dataflow>
<dataflow id="198" from="add_ln60_2" to="call_ln60" fromId="34" toId="42">
</dataflow>
<dataflow id="199" from="add_ln48" to="call_ln60" fromId="36" toId="42">
</dataflow>
<dataflow id="200" from="add_ln48" to="call_ln60" fromId="36" toId="42">
</dataflow>
<dataflow id="201" from="mul_ln43" to="call_ln60" fromId="28" toId="42">
</dataflow>
<dataflow id="202" from="add_ln43" to="call_ln60" fromId="20" toId="42">
</dataflow>
<dataflow id="203" from="select_ln60" to="call_ln60" fromId="31" toId="42">
</dataflow>
<dataflow id="204" from="w0_read" to="call_ln60" fromId="7" toId="42">
</dataflow>
<dataflow id="205" from="input_ftmap_read" to="call_ln60" fromId="30" toId="42">
</dataflow>
<dataflow id="206" from="gmem_in" to="call_ln60" fromId="52" toId="42">
</dataflow>
<dataflow id="207" from="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_45" to="call_ln60" fromId="57" toId="42">
</dataflow>
<dataflow id="208" from="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_44" to="call_ln60" fromId="58" toId="42">
</dataflow>
<dataflow id="209" from="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_43" to="call_ln60" fromId="59" toId="42">
</dataflow>
<dataflow id="211" from="StgValue_210" to="mrv" fromId="210" toId="43">
</dataflow>
<dataflow id="212" from="h0_read" to="mrv" fromId="8" toId="43">
</dataflow>
<dataflow id="213" from="mrv" to="mrv_1" fromId="43" toId="44">
</dataflow>
<dataflow id="214" from="w0_cast2" to="mrv_1" fromId="9" toId="44">
</dataflow>
<dataflow id="215" from="mrv_1" to="mrv_2" fromId="44" toId="45">
</dataflow>
<dataflow id="216" from="phase_1_read" to="mrv_2" fromId="29" toId="45">
</dataflow>
<dataflow id="217" from="mrv_2" to="ret_ln548" fromId="45" toId="46">
</dataflow>
</dataflows>


</stg>
