;
; File Name: cyfitterrv.inc
; 
; PSoC Creator  4.3
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2019 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

    IF :LNOT::DEF:INCLUDED_CYFITTERRV_INC
INCLUDED_CYFITTERRV_INC EQU 1
    GET cydevicerv.inc
    GET cydevicerv_trm.inc

; IRQ
IRQ__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
IRQ__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
IRQ__INTC_MASK EQU 0x01
IRQ__INTC_NUMBER EQU 0
IRQ__INTC_PRIOR_NUM EQU 7
IRQ__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_0
IRQ__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
IRQ__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; SPIM
SPIM_BSPIM_BitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB06_07_ACTL
SPIM_BSPIM_BitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB06_07_CTL
SPIM_BSPIM_BitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB06_07_CTL
SPIM_BSPIM_BitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB06_07_CTL
SPIM_BSPIM_BitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB06_07_CTL
SPIM_BSPIM_BitCounter__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB06_07_MSK
SPIM_BSPIM_BitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB06_07_MSK
SPIM_BSPIM_BitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB06_07_MSK
SPIM_BSPIM_BitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB06_07_MSK
SPIM_BSPIM_BitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB06_ACTL
SPIM_BSPIM_BitCounter__CONTROL_REG EQU CYREG_B0_UDB06_CTL
SPIM_BSPIM_BitCounter__CONTROL_ST_REG EQU CYREG_B0_UDB06_ST_CTL
SPIM_BSPIM_BitCounter__COUNT_REG EQU CYREG_B0_UDB06_CTL
SPIM_BSPIM_BitCounter__COUNT_ST_REG EQU CYREG_B0_UDB06_ST_CTL
SPIM_BSPIM_BitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
SPIM_BSPIM_BitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
SPIM_BSPIM_BitCounter__PERIOD_REG EQU CYREG_B0_UDB06_MSK
SPIM_BSPIM_BitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB06_07_ACTL
SPIM_BSPIM_BitCounter_ST__16BIT_STATUS_REG EQU CYREG_B0_UDB06_07_ST
SPIM_BSPIM_BitCounter_ST__MASK_REG EQU CYREG_B0_UDB06_MSK
SPIM_BSPIM_BitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
SPIM_BSPIM_BitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
SPIM_BSPIM_BitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB06_ACTL
SPIM_BSPIM_BitCounter_ST__STATUS_CNT_REG EQU CYREG_B0_UDB06_ST_CTL
SPIM_BSPIM_BitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B0_UDB06_ST_CTL
SPIM_BSPIM_BitCounter_ST__STATUS_REG EQU CYREG_B0_UDB06_ST
SPIM_BSPIM_RxStsReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB06_07_ACTL
SPIM_BSPIM_RxStsReg__16BIT_STATUS_REG EQU CYREG_B1_UDB06_07_ST
SPIM_BSPIM_RxStsReg__4__MASK EQU 0x10
SPIM_BSPIM_RxStsReg__4__POS EQU 4
SPIM_BSPIM_RxStsReg__5__MASK EQU 0x20
SPIM_BSPIM_RxStsReg__5__POS EQU 5
SPIM_BSPIM_RxStsReg__6__MASK EQU 0x40
SPIM_BSPIM_RxStsReg__6__POS EQU 6
SPIM_BSPIM_RxStsReg__MASK EQU 0x70
SPIM_BSPIM_RxStsReg__MASK_REG EQU CYREG_B1_UDB06_MSK
SPIM_BSPIM_RxStsReg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB06_ACTL
SPIM_BSPIM_RxStsReg__STATUS_REG EQU CYREG_B1_UDB06_ST
SPIM_BSPIM_sR8_Dp_u0__16BIT_A0_REG EQU CYREG_B0_UDB06_07_A0
SPIM_BSPIM_sR8_Dp_u0__16BIT_A1_REG EQU CYREG_B0_UDB06_07_A1
SPIM_BSPIM_sR8_Dp_u0__16BIT_D0_REG EQU CYREG_B0_UDB06_07_D0
SPIM_BSPIM_sR8_Dp_u0__16BIT_D1_REG EQU CYREG_B0_UDB06_07_D1
SPIM_BSPIM_sR8_Dp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB06_07_ACTL
SPIM_BSPIM_sR8_Dp_u0__16BIT_F0_REG EQU CYREG_B0_UDB06_07_F0
SPIM_BSPIM_sR8_Dp_u0__16BIT_F1_REG EQU CYREG_B0_UDB06_07_F1
SPIM_BSPIM_sR8_Dp_u0__A0_A1_REG EQU CYREG_B0_UDB06_A0_A1
SPIM_BSPIM_sR8_Dp_u0__A0_REG EQU CYREG_B0_UDB06_A0
SPIM_BSPIM_sR8_Dp_u0__A1_REG EQU CYREG_B0_UDB06_A1
SPIM_BSPIM_sR8_Dp_u0__D0_D1_REG EQU CYREG_B0_UDB06_D0_D1
SPIM_BSPIM_sR8_Dp_u0__D0_REG EQU CYREG_B0_UDB06_D0
SPIM_BSPIM_sR8_Dp_u0__D1_REG EQU CYREG_B0_UDB06_D1
SPIM_BSPIM_sR8_Dp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB06_ACTL
SPIM_BSPIM_sR8_Dp_u0__F0_F1_REG EQU CYREG_B0_UDB06_F0_F1
SPIM_BSPIM_sR8_Dp_u0__F0_REG EQU CYREG_B0_UDB06_F0
SPIM_BSPIM_sR8_Dp_u0__F1_REG EQU CYREG_B0_UDB06_F1
SPIM_BSPIM_sR8_Dp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
SPIM_BSPIM_sR8_Dp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
SPIM_BSPIM_TxStsReg__0__MASK EQU 0x01
SPIM_BSPIM_TxStsReg__0__POS EQU 0
SPIM_BSPIM_TxStsReg__1__MASK EQU 0x02
SPIM_BSPIM_TxStsReg__1__POS EQU 1
SPIM_BSPIM_TxStsReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
SPIM_BSPIM_TxStsReg__16BIT_STATUS_REG EQU CYREG_B1_UDB07_08_ST
SPIM_BSPIM_TxStsReg__2__MASK EQU 0x04
SPIM_BSPIM_TxStsReg__2__POS EQU 2
SPIM_BSPIM_TxStsReg__3__MASK EQU 0x08
SPIM_BSPIM_TxStsReg__3__POS EQU 3
SPIM_BSPIM_TxStsReg__4__MASK EQU 0x10
SPIM_BSPIM_TxStsReg__4__POS EQU 4
SPIM_BSPIM_TxStsReg__MASK EQU 0x1F
SPIM_BSPIM_TxStsReg__MASK_REG EQU CYREG_B1_UDB07_MSK
SPIM_BSPIM_TxStsReg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
SPIM_BSPIM_TxStsReg__STATUS_REG EQU CYREG_B1_UDB07_ST
SPIM_RxInternalInterrupt__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
SPIM_RxInternalInterrupt__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
SPIM_RxInternalInterrupt__INTC_MASK EQU 0x02
SPIM_RxInternalInterrupt__INTC_NUMBER EQU 1
SPIM_RxInternalInterrupt__INTC_PRIOR_NUM EQU 7
SPIM_RxInternalInterrupt__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_1
SPIM_RxInternalInterrupt__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
SPIM_RxInternalInterrupt__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; Clock
Clock__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
Clock__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
Clock__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
Clock__CFG2_SRC_SEL_MASK EQU 0x07
Clock__INDEX EQU 0x00
Clock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock__PM_ACT_MSK EQU 0x01
Clock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock__PM_STBY_MSK EQU 0x01

; LED_1
LED_1__0__INTTYPE EQU CYREG_PICU1_INTTYPE4
LED_1__0__MASK EQU 0x10
LED_1__0__PC EQU CYREG_PRT1_PC4
LED_1__0__PORT EQU 1
LED_1__0__SHIFT EQU 4
LED_1__AG EQU CYREG_PRT1_AG
LED_1__AMUX EQU CYREG_PRT1_AMUX
LED_1__BIE EQU CYREG_PRT1_BIE
LED_1__BIT_MASK EQU CYREG_PRT1_BIT_MASK
LED_1__BYP EQU CYREG_PRT1_BYP
LED_1__CTL EQU CYREG_PRT1_CTL
LED_1__DM0 EQU CYREG_PRT1_DM0
LED_1__DM1 EQU CYREG_PRT1_DM1
LED_1__DM2 EQU CYREG_PRT1_DM2
LED_1__DR EQU CYREG_PRT1_DR
LED_1__INP_DIS EQU CYREG_PRT1_INP_DIS
LED_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
LED_1__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
LED_1__LCD_EN EQU CYREG_PRT1_LCD_EN
LED_1__MASK EQU 0x10
LED_1__PORT EQU 1
LED_1__PRT EQU CYREG_PRT1_PRT
LED_1__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
LED_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
LED_1__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
LED_1__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
LED_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
LED_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
LED_1__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
LED_1__PS EQU CYREG_PRT1_PS
LED_1__SHIFT EQU 4
LED_1__SLW EQU CYREG_PRT1_SLW

; LED_2
LED_2__0__INTTYPE EQU CYREG_PICU1_INTTYPE5
LED_2__0__MASK EQU 0x20
LED_2__0__PC EQU CYREG_PRT1_PC5
LED_2__0__PORT EQU 1
LED_2__0__SHIFT EQU 5
LED_2__AG EQU CYREG_PRT1_AG
LED_2__AMUX EQU CYREG_PRT1_AMUX
LED_2__BIE EQU CYREG_PRT1_BIE
LED_2__BIT_MASK EQU CYREG_PRT1_BIT_MASK
LED_2__BYP EQU CYREG_PRT1_BYP
LED_2__CTL EQU CYREG_PRT1_CTL
LED_2__DM0 EQU CYREG_PRT1_DM0
LED_2__DM1 EQU CYREG_PRT1_DM1
LED_2__DM2 EQU CYREG_PRT1_DM2
LED_2__DR EQU CYREG_PRT1_DR
LED_2__INP_DIS EQU CYREG_PRT1_INP_DIS
LED_2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
LED_2__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
LED_2__LCD_EN EQU CYREG_PRT1_LCD_EN
LED_2__MASK EQU 0x20
LED_2__PORT EQU 1
LED_2__PRT EQU CYREG_PRT1_PRT
LED_2__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
LED_2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
LED_2__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
LED_2__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
LED_2__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
LED_2__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
LED_2__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
LED_2__PS EQU CYREG_PRT1_PS
LED_2__SHIFT EQU 5
LED_2__SLW EQU CYREG_PRT1_SLW

; LED_3
LED_3__0__INTTYPE EQU CYREG_PICU1_INTTYPE6
LED_3__0__MASK EQU 0x40
LED_3__0__PC EQU CYREG_PRT1_PC6
LED_3__0__PORT EQU 1
LED_3__0__SHIFT EQU 6
LED_3__AG EQU CYREG_PRT1_AG
LED_3__AMUX EQU CYREG_PRT1_AMUX
LED_3__BIE EQU CYREG_PRT1_BIE
LED_3__BIT_MASK EQU CYREG_PRT1_BIT_MASK
LED_3__BYP EQU CYREG_PRT1_BYP
LED_3__CTL EQU CYREG_PRT1_CTL
LED_3__DM0 EQU CYREG_PRT1_DM0
LED_3__DM1 EQU CYREG_PRT1_DM1
LED_3__DM2 EQU CYREG_PRT1_DM2
LED_3__DR EQU CYREG_PRT1_DR
LED_3__INP_DIS EQU CYREG_PRT1_INP_DIS
LED_3__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
LED_3__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
LED_3__LCD_EN EQU CYREG_PRT1_LCD_EN
LED_3__MASK EQU 0x40
LED_3__PORT EQU 1
LED_3__PRT EQU CYREG_PRT1_PRT
LED_3__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
LED_3__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
LED_3__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
LED_3__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
LED_3__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
LED_3__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
LED_3__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
LED_3__PS EQU CYREG_PRT1_PS
LED_3__SHIFT EQU 6
LED_3__SLW EQU CYREG_PRT1_SLW

; LED_4
LED_4__0__INTTYPE EQU CYREG_PICU1_INTTYPE7
LED_4__0__MASK EQU 0x80
LED_4__0__PC EQU CYREG_PRT1_PC7
LED_4__0__PORT EQU 1
LED_4__0__SHIFT EQU 7
LED_4__AG EQU CYREG_PRT1_AG
LED_4__AMUX EQU CYREG_PRT1_AMUX
LED_4__BIE EQU CYREG_PRT1_BIE
LED_4__BIT_MASK EQU CYREG_PRT1_BIT_MASK
LED_4__BYP EQU CYREG_PRT1_BYP
LED_4__CTL EQU CYREG_PRT1_CTL
LED_4__DM0 EQU CYREG_PRT1_DM0
LED_4__DM1 EQU CYREG_PRT1_DM1
LED_4__DM2 EQU CYREG_PRT1_DM2
LED_4__DR EQU CYREG_PRT1_DR
LED_4__INP_DIS EQU CYREG_PRT1_INP_DIS
LED_4__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
LED_4__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
LED_4__LCD_EN EQU CYREG_PRT1_LCD_EN
LED_4__MASK EQU 0x80
LED_4__PORT EQU 1
LED_4__PRT EQU CYREG_PRT1_PRT
LED_4__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
LED_4__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
LED_4__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
LED_4__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
LED_4__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
LED_4__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
LED_4__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
LED_4__PS EQU CYREG_PRT1_PS
LED_4__SHIFT EQU 7
LED_4__SLW EQU CYREG_PRT1_SLW

; pin_1
pin_1__0__INTTYPE EQU CYREG_PICU15_INTTYPE5
pin_1__0__MASK EQU 0x20
pin_1__0__PC EQU CYREG_IO_PC_PRT15_PC5
pin_1__0__PORT EQU 15
pin_1__0__SHIFT EQU 5
pin_1__AG EQU CYREG_PRT15_AG
pin_1__AMUX EQU CYREG_PRT15_AMUX
pin_1__BIE EQU CYREG_PRT15_BIE
pin_1__BIT_MASK EQU CYREG_PRT15_BIT_MASK
pin_1__BYP EQU CYREG_PRT15_BYP
pin_1__CTL EQU CYREG_PRT15_CTL
pin_1__DM0 EQU CYREG_PRT15_DM0
pin_1__DM1 EQU CYREG_PRT15_DM1
pin_1__DM2 EQU CYREG_PRT15_DM2
pin_1__DR EQU CYREG_PRT15_DR
pin_1__INP_DIS EQU CYREG_PRT15_INP_DIS
pin_1__INTSTAT EQU CYREG_PICU15_INTSTAT
pin_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
pin_1__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
pin_1__LCD_EN EQU CYREG_PRT15_LCD_EN
pin_1__MASK EQU 0x20
pin_1__PORT EQU 15
pin_1__PRT EQU CYREG_PRT15_PRT
pin_1__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
pin_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
pin_1__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
pin_1__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
pin_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
pin_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
pin_1__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
pin_1__PS EQU CYREG_PRT15_PS
pin_1__SHIFT EQU 5
pin_1__SLW EQU CYREG_PRT15_SLW
pin_1__SNAP EQU CYREG_PICU_15_SNAP_15

; rst_in
rst_in__0__INTTYPE EQU CYREG_PICU1_INTTYPE2
rst_in__0__MASK EQU 0x04
rst_in__0__PC EQU CYREG_PRT1_PC2
rst_in__0__PORT EQU 1
rst_in__0__SHIFT EQU 2
rst_in__AG EQU CYREG_PRT1_AG
rst_in__AMUX EQU CYREG_PRT1_AMUX
rst_in__BIE EQU CYREG_PRT1_BIE
rst_in__BIT_MASK EQU CYREG_PRT1_BIT_MASK
rst_in__BYP EQU CYREG_PRT1_BYP
rst_in__CTL EQU CYREG_PRT1_CTL
rst_in__DM0 EQU CYREG_PRT1_DM0
rst_in__DM1 EQU CYREG_PRT1_DM1
rst_in__DM2 EQU CYREG_PRT1_DM2
rst_in__DR EQU CYREG_PRT1_DR
rst_in__INP_DIS EQU CYREG_PRT1_INP_DIS
rst_in__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
rst_in__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
rst_in__LCD_EN EQU CYREG_PRT1_LCD_EN
rst_in__MASK EQU 0x04
rst_in__PORT EQU 1
rst_in__PRT EQU CYREG_PRT1_PRT
rst_in__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
rst_in__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
rst_in__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
rst_in__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
rst_in__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
rst_in__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
rst_in__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
rst_in__PS EQU CYREG_PRT1_PS
rst_in__SHIFT EQU 2
rst_in__SLW EQU CYREG_PRT1_SLW

; m_ss_pin
m_ss_pin__0__INTTYPE EQU CYREG_PICU15_INTTYPE0
m_ss_pin__0__MASK EQU 0x01
m_ss_pin__0__PC EQU CYREG_IO_PC_PRT15_PC0
m_ss_pin__0__PORT EQU 15
m_ss_pin__0__SHIFT EQU 0
m_ss_pin__AG EQU CYREG_PRT15_AG
m_ss_pin__AMUX EQU CYREG_PRT15_AMUX
m_ss_pin__BIE EQU CYREG_PRT15_BIE
m_ss_pin__BIT_MASK EQU CYREG_PRT15_BIT_MASK
m_ss_pin__BYP EQU CYREG_PRT15_BYP
m_ss_pin__CTL EQU CYREG_PRT15_CTL
m_ss_pin__DM0 EQU CYREG_PRT15_DM0
m_ss_pin__DM1 EQU CYREG_PRT15_DM1
m_ss_pin__DM2 EQU CYREG_PRT15_DM2
m_ss_pin__DR EQU CYREG_PRT15_DR
m_ss_pin__INP_DIS EQU CYREG_PRT15_INP_DIS
m_ss_pin__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
m_ss_pin__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
m_ss_pin__LCD_EN EQU CYREG_PRT15_LCD_EN
m_ss_pin__MASK EQU 0x01
m_ss_pin__PORT EQU 15
m_ss_pin__PRT EQU CYREG_PRT15_PRT
m_ss_pin__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
m_ss_pin__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
m_ss_pin__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
m_ss_pin__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
m_ss_pin__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
m_ss_pin__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
m_ss_pin__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
m_ss_pin__PS EQU CYREG_PRT15_PS
m_ss_pin__SHIFT EQU 0
m_ss_pin__SLW EQU CYREG_PRT15_SLW

; m_miso_pin
m_miso_pin__0__INTTYPE EQU CYREG_PICU15_INTTYPE2
m_miso_pin__0__MASK EQU 0x04
m_miso_pin__0__PC EQU CYREG_IO_PC_PRT15_PC2
m_miso_pin__0__PORT EQU 15
m_miso_pin__0__SHIFT EQU 2
m_miso_pin__AG EQU CYREG_PRT15_AG
m_miso_pin__AMUX EQU CYREG_PRT15_AMUX
m_miso_pin__BIE EQU CYREG_PRT15_BIE
m_miso_pin__BIT_MASK EQU CYREG_PRT15_BIT_MASK
m_miso_pin__BYP EQU CYREG_PRT15_BYP
m_miso_pin__CTL EQU CYREG_PRT15_CTL
m_miso_pin__DM0 EQU CYREG_PRT15_DM0
m_miso_pin__DM1 EQU CYREG_PRT15_DM1
m_miso_pin__DM2 EQU CYREG_PRT15_DM2
m_miso_pin__DR EQU CYREG_PRT15_DR
m_miso_pin__INP_DIS EQU CYREG_PRT15_INP_DIS
m_miso_pin__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
m_miso_pin__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
m_miso_pin__LCD_EN EQU CYREG_PRT15_LCD_EN
m_miso_pin__MASK EQU 0x04
m_miso_pin__PORT EQU 15
m_miso_pin__PRT EQU CYREG_PRT15_PRT
m_miso_pin__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
m_miso_pin__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
m_miso_pin__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
m_miso_pin__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
m_miso_pin__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
m_miso_pin__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
m_miso_pin__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
m_miso_pin__PS EQU CYREG_PRT15_PS
m_miso_pin__SHIFT EQU 2
m_miso_pin__SLW EQU CYREG_PRT15_SLW

; m_mosi_pin
m_mosi_pin__0__INTTYPE EQU CYREG_PICU15_INTTYPE1
m_mosi_pin__0__MASK EQU 0x02
m_mosi_pin__0__PC EQU CYREG_IO_PC_PRT15_PC1
m_mosi_pin__0__PORT EQU 15
m_mosi_pin__0__SHIFT EQU 1
m_mosi_pin__AG EQU CYREG_PRT15_AG
m_mosi_pin__AMUX EQU CYREG_PRT15_AMUX
m_mosi_pin__BIE EQU CYREG_PRT15_BIE
m_mosi_pin__BIT_MASK EQU CYREG_PRT15_BIT_MASK
m_mosi_pin__BYP EQU CYREG_PRT15_BYP
m_mosi_pin__CTL EQU CYREG_PRT15_CTL
m_mosi_pin__DM0 EQU CYREG_PRT15_DM0
m_mosi_pin__DM1 EQU CYREG_PRT15_DM1
m_mosi_pin__DM2 EQU CYREG_PRT15_DM2
m_mosi_pin__DR EQU CYREG_PRT15_DR
m_mosi_pin__INP_DIS EQU CYREG_PRT15_INP_DIS
m_mosi_pin__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
m_mosi_pin__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
m_mosi_pin__LCD_EN EQU CYREG_PRT15_LCD_EN
m_mosi_pin__MASK EQU 0x02
m_mosi_pin__PORT EQU 15
m_mosi_pin__PRT EQU CYREG_PRT15_PRT
m_mosi_pin__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
m_mosi_pin__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
m_mosi_pin__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
m_mosi_pin__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
m_mosi_pin__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
m_mosi_pin__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
m_mosi_pin__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
m_mosi_pin__PS EQU CYREG_PRT15_PS
m_mosi_pin__SHIFT EQU 1
m_mosi_pin__SLW EQU CYREG_PRT15_SLW

; m_sclk_pin
m_sclk_pin__0__INTTYPE EQU CYREG_PICU15_INTTYPE3
m_sclk_pin__0__MASK EQU 0x08
m_sclk_pin__0__PC EQU CYREG_IO_PC_PRT15_PC3
m_sclk_pin__0__PORT EQU 15
m_sclk_pin__0__SHIFT EQU 3
m_sclk_pin__AG EQU CYREG_PRT15_AG
m_sclk_pin__AMUX EQU CYREG_PRT15_AMUX
m_sclk_pin__BIE EQU CYREG_PRT15_BIE
m_sclk_pin__BIT_MASK EQU CYREG_PRT15_BIT_MASK
m_sclk_pin__BYP EQU CYREG_PRT15_BYP
m_sclk_pin__CTL EQU CYREG_PRT15_CTL
m_sclk_pin__DM0 EQU CYREG_PRT15_DM0
m_sclk_pin__DM1 EQU CYREG_PRT15_DM1
m_sclk_pin__DM2 EQU CYREG_PRT15_DM2
m_sclk_pin__DR EQU CYREG_PRT15_DR
m_sclk_pin__INP_DIS EQU CYREG_PRT15_INP_DIS
m_sclk_pin__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
m_sclk_pin__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
m_sclk_pin__LCD_EN EQU CYREG_PRT15_LCD_EN
m_sclk_pin__MASK EQU 0x08
m_sclk_pin__PORT EQU 15
m_sclk_pin__PRT EQU CYREG_PRT15_PRT
m_sclk_pin__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
m_sclk_pin__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
m_sclk_pin__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
m_sclk_pin__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
m_sclk_pin__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
m_sclk_pin__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
m_sclk_pin__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
m_sclk_pin__PS EQU CYREG_PRT15_PS
m_sclk_pin__SHIFT EQU 3
m_sclk_pin__SLW EQU CYREG_PRT15_SLW

; timer_clock
timer_clock__CFG0 EQU CYREG_CLKDIST_DCFG1_CFG0
timer_clock__CFG1 EQU CYREG_CLKDIST_DCFG1_CFG1
timer_clock__CFG2 EQU CYREG_CLKDIST_DCFG1_CFG2
timer_clock__CFG2_SRC_SEL_MASK EQU 0x07
timer_clock__INDEX EQU 0x01
timer_clock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
timer_clock__PM_ACT_MSK EQU 0x02
timer_clock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
timer_clock__PM_STBY_MSK EQU 0x02

; Miscellaneous
BCLK__BUS_CLK__HZ EQU 48000000
BCLK__BUS_CLK__KHZ EQU 48000
BCLK__BUS_CLK__MHZ EQU 48
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 24
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E161069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 24
CYDEV_CHIP_MEMBER_4AA EQU 23
CYDEV_CHIP_MEMBER_4AB EQU 28
CYDEV_CHIP_MEMBER_4AC EQU 14
CYDEV_CHIP_MEMBER_4D EQU 18
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 25
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 22
CYDEV_CHIP_MEMBER_4I EQU 30
CYDEV_CHIP_MEMBER_4J EQU 19
CYDEV_CHIP_MEMBER_4K EQU 20
CYDEV_CHIP_MEMBER_4L EQU 29
CYDEV_CHIP_MEMBER_4M EQU 27
CYDEV_CHIP_MEMBER_4N EQU 11
CYDEV_CHIP_MEMBER_4O EQU 8
CYDEV_CHIP_MEMBER_4P EQU 26
CYDEV_CHIP_MEMBER_4Q EQU 15
CYDEV_CHIP_MEMBER_4R EQU 9
CYDEV_CHIP_MEMBER_4S EQU 12
CYDEV_CHIP_MEMBER_4T EQU 10
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_4V EQU 21
CYDEV_CHIP_MEMBER_4W EQU 13
CYDEV_CHIP_MEMBER_4X EQU 7
CYDEV_CHIP_MEMBER_4Y EQU 16
CYDEV_CHIP_MEMBER_4Z EQU 17
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 31
CYDEV_CHIP_MEMBER_FM3 EQU 35
CYDEV_CHIP_MEMBER_FM4 EQU 36
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 32
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 33
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 34
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4AA_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AB_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AC_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4T_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4V_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4W_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4X_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Y_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Z_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_ES EQU 17
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 33
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 33
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x00000003
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USB_CLK_OSC_LOCKING_ENABLED_AT_PWR_UP EQU 1
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAN_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x00000000
CYDEV_BOOTLOADER_ENABLE EQU 0
    ENDIF
    END
