INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 16:56:33 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : histogram
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -2.539ns  (required time - arrival time)
  Source:                 lsq1/handshake_lsq_lsq1_core/ldq_head_q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.100ns period=4.200ns})
  Destination:            addf0/operator/RightShifterComponent/level4_c1_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.100ns period=4.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.200ns  (clk rise@4.200ns - clk rise@0.000ns)
  Data Path Delay:        6.383ns  (logic 2.006ns (31.425%)  route 4.377ns (68.575%))
  Logic Levels:           21  (CARRY4=10 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 4.683 - 4.200 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1845, unset)         0.508     0.508    lsq1/handshake_lsq_lsq1_core/clk
    SLICE_X13Y173        FDCE                                         r  lsq1/handshake_lsq_lsq1_core/ldq_head_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y173        FDCE (Prop_fdce_C_Q)         0.216     0.724 r  lsq1/handshake_lsq_lsq1_core/ldq_head_q_reg[1]/Q
                         net (fo=32, routed)          0.432     1.156    lsq1/handshake_lsq_lsq1_core/ldq_head_q[1]
    SLICE_X15Y173        LUT5 (Prop_lut5_I1_O)        0.043     1.199 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_i_6/O
                         net (fo=1, routed)           0.000     1.199    lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_i_6_n_0
    SLICE_X15Y173        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257     1.456 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.456    lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_reg_i_3_n_0
    SLICE_X15Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     1.505 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_7_q_reg_i_3/CO[3]
                         net (fo=1, routed)           0.007     1.511    lsq1/handshake_lsq_lsq1_core/ldq_alloc_7_q_reg_i_3_n_0
    SLICE_X15Y175        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     1.560 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_9_q_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.560    lsq1/handshake_lsq_lsq1_core/ldq_alloc_9_q_reg_i_3_n_0
    SLICE_X15Y176        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.107     1.667 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_5_q_reg_i_3/O[2]
                         net (fo=9, routed)           0.262     1.930    lsq1/handshake_lsq_lsq1_core/ldq_alloc_5_q_reg_i_3_n_5
    SLICE_X14Y174        LUT3 (Prop_lut3_I0_O)        0.118     2.048 f  lsq1/handshake_lsq_lsq1_core/dataReg[31]_i_10/O
                         net (fo=33, routed)          0.488     2.535    lsq1/handshake_lsq_lsq1_core/dataReg[31]_i_10_n_0
    SLICE_X15Y178        LUT6 (Prop_lut6_I5_O)        0.043     2.578 f  lsq1/handshake_lsq_lsq1_core/dataReg[23]_i_4/O
                         net (fo=2, routed)           0.324     2.903    lsq1/handshake_lsq_lsq1_core/dataReg[23]_i_4_n_0
    SLICE_X14Y180        LUT6 (Prop_lut6_I5_O)        0.043     2.946 f  lsq1/handshake_lsq_lsq1_core/ltOp_carry__1_i_12/O
                         net (fo=9, routed)           0.423     3.369    lsq1/handshake_lsq_lsq1_core/dataReg_reg[23]_0
    SLICE_X17Y178        LUT4 (Prop_lut4_I2_O)        0.043     3.412 f  lsq1/handshake_lsq_lsq1_core/level4_c1[1]_i_4/O
                         net (fo=11, routed)          0.301     3.713    lsq1/handshake_lsq_lsq1_core/level4_c1[1]_i_4_n_0
    SLICE_X18Y178        LUT6 (Prop_lut6_I0_O)        0.043     3.756 r  lsq1/handshake_lsq_lsq1_core/level4_c1[15]_i_3/O
                         net (fo=48, routed)          0.192     3.948    lsq1/handshake_lsq_lsq1_core/level4_c1[15]_i_3_n_0
    SLICE_X18Y176        LUT3 (Prop_lut3_I1_O)        0.043     3.991 f  lsq1/handshake_lsq_lsq1_core/level4_c1[9]_i_2/O
                         net (fo=4, routed)           0.167     4.158    load1/data_tehb/control/ltOp_carry
    SLICE_X19Y175        LUT6 (Prop_lut6_I4_O)        0.043     4.201 r  load1/data_tehb/control/ltOp_carry_i_1/O
                         net (fo=1, routed)           0.247     4.448    addf0/operator/DI[3]
    SLICE_X16Y176        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.187     4.635 r  addf0/operator/ltOp_carry/CO[3]
                         net (fo=1, routed)           0.000     4.635    addf0/operator/ltOp_carry_n_0
    SLICE_X16Y177        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     4.685 r  addf0/operator/ltOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.685    addf0/operator/ltOp_carry__0_n_0
    SLICE_X16Y178        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     4.735 r  addf0/operator/ltOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.735    addf0/operator/ltOp_carry__1_n_0
    SLICE_X16Y179        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     4.785 r  addf0/operator/ltOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.785    addf0/operator/ltOp_carry__2_n_0
    SLICE_X16Y180        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.122     4.907 r  addf0/operator/ltOp_carry__3/CO[0]
                         net (fo=89, routed)          0.336     5.243    lsq1/handshake_lsq_lsq1_core/level5_c1_reg[9][0]
    SLICE_X15Y180        LUT2 (Prop_lut2_I0_O)        0.133     5.376 r  lsq1/handshake_lsq_lsq1_core/i__carry_i_4/O
                         net (fo=1, routed)           0.000     5.376    addf0/operator/p_1_in[0]
    SLICE_X15Y180        CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.155     5.531 r  addf0/operator/_inferred__1/i__carry/O[1]
                         net (fo=2, routed)           0.574     6.106    addf0/operator/RightShifterComponent/O[0]
    SLICE_X15Y184        LUT4 (Prop_lut4_I0_O)        0.119     6.225 r  addf0/operator/RightShifterComponent/level4_c1[25]_i_2/O
                         net (fo=8, routed)           0.248     6.473    lsq1/handshake_lsq_lsq1_core/level4_c1_reg[25]_0
    SLICE_X15Y183        LUT6 (Prop_lut6_I0_O)        0.043     6.516 r  lsq1/handshake_lsq_lsq1_core/level4_c1[24]_i_1/O
                         net (fo=7, routed)           0.375     6.891    addf0/operator/RightShifterComponent/level4_c1_reg[24]_0
    SLICE_X15Y181        FDRE                                         r  addf0/operator/RightShifterComponent/level4_c1_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.200     4.200 r  
                                                      0.000     4.200 r  clk (IN)
                         net (fo=1845, unset)         0.483     4.683    addf0/operator/RightShifterComponent/clk
    SLICE_X15Y181        FDRE                                         r  addf0/operator/RightShifterComponent/level4_c1_reg[10]/C
                         clock pessimism              0.000     4.683    
                         clock uncertainty           -0.035     4.647    
    SLICE_X15Y181        FDRE (Setup_fdre_C_R)       -0.295     4.352    addf0/operator/RightShifterComponent/level4_c1_reg[10]
  -------------------------------------------------------------------
                         required time                          4.352    
                         arrival time                          -6.891    
  -------------------------------------------------------------------
                         slack                                 -2.539    




