============================================================
  Generated by:           Encounter(R) RTL Compiler v14.10-s022_1
  Generated on:           Jul 25 2021  01:09:07 pm
  Module:                 ms_serial_by2_mul_synth
  Technology library:     gscl45nm 
  Operating conditions:   typical (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

          Pin                 Type       Fanout Load Slew Delay Arrival   
                                                (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------------
(clock clk_int2)            launch                                    0 R 
TOP
  genblk1[2].genblk1.sng
    ctr
      countval_reg[1]/CLK                               0             0 R 
      countval_reg[1]/Q     DFFSR             1  1.5   10  +115     115 F 
      drc_bufs33/A                                           +0     115   
      drc_bufs33/Y          BUFX2             4 11.7   15   +43     157 F 
    ctr/countval[1] 
    g77/A                                                    +0     157   
    g77/Y                   INVX1             1  2.3    0    +3     160 R 
    g74/A                                                    +0     160   
    g74/Y                   AND2X1            3  7.6   58   +47     208 R 
  genblk1[2].genblk1.sng/sn_out[1] 
  g138/B                                                     +0     208   
  g138/Y                    AND2X1            2  4.6   39   +46     254 R 
  g126/A                                                     +0     254   
  g126/Y                    AND2X1            1 12.7   78   +63     317 R 
  genblk2.stoch2bin/data_in[7] 
    par_ctr/a[7] 
      p0/a[3] 
        fa0/cin 
          g2/A                                               +0     317   
          g2/YS             FAX1              1  3.4   12   +94     411 F 
        fa0/s 
        ha0/b 
          g17/B                                              +0     411   
          g17/YC            HAX1              1  3.4   20   +48     459 F 
        ha0/cout 
        ha1/a 
          g17/B                                              +0     459   
          g17/YS            HAX1              1 12.7   65   +82     541 R 
        ha1/s 
      p0/y[1] 
      g167/A                                                 +0     541   
      g167/YS               FAX1              2 10.2   31  +106     646 F 
    par_ctr/y[1] 
    ctr/data_in[1] 
      g367/C                                                 +0     646   
      g367/YC               FAX1              1  7.1   29   +82     728 F 
      g363/C                                                 +0     728   
      g363/YC               FAX1              1  7.1   29   +82     810 F 
      g359/C                                                 +0     810   
      g359/YC               FAX1              1  7.1   29   +82     891 F 
      g355/C                                                 +0     891   
      g355/YC               FAX1              1 10.9   37   +89     981 F 
      g2/A                                                   +0     981   
      g2/YS                 FAX1              1  2.8   21   +84    1064 R 
      g349/A                                                 +0    1064   
      g349/Y                MUX2X1            1  1.5   14   +23    1087 F 
      g348/A                                                 +0    1087   
      g348/Y                INVX1             1  2.0    0    +2    1089 R 
      countval_reg[5]/D     DFFSR                            +0    1089   
      countval_reg[5]/CLK   setup                       0   +70    1159 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)                 capture                                5000 R 
                            uncertainty                     -50    4950 R 
--------------------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Timing slack :    3791ps 
Start-point  : TOP/genblk1[2].genblk1.sng/ctr/countval_reg[1]/CLK
End-point    : TOP/genblk2.stoch2bin/ctr/countval_reg[5]/D
