module mux_41(I, sel, Y);
    input [3:0] I;
    input [1:0] sel;
    output reg Y;

    always @(*) begin
        case (sel)
            2'b00: Y = I[0];
            2'b01: Y = I[1];
            2'b10: Y = I[2];
            2'b11: Y = I[3];
            default: Y = 1'b0;
        endcase
    end
endmodule
