-- -------------------------------------------------------------
-- 
-- File Name: hdl_prj/hdlsrc/HDLRx/IEEE_8021513_RX_src_Channel_Equalization.vhd
-- Created: 2024-10-27 23:05:38
-- 
-- Generated by MATLAB 24.1, HDL Coder 24.1, and Simulink 24.1
-- 
-- -------------------------------------------------------------


-- -------------------------------------------------------------
-- 
-- Module: IEEE_8021513_RX_src_Channel_Equalization
-- Source Path: HDLRx/full_rx/rx_demodulator_full/channel_estimation_and_equalization/Channel Equalization
-- Hierarchy Level: 3
-- Model version: 1.138
-- 
-- -------------------------------------------------------------
LIBRARY IEEE;
USE IEEE.std_logic_1164.ALL;
USE IEEE.numeric_std.ALL;

ENTITY IEEE_8021513_RX_src_Channel_Equalization IS
  PORT( clk                               :   IN    std_logic;
        reset_x                           :   IN    std_logic;
        enb_1_2_0                         :   IN    std_logic;
        data_in_re                        :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En12
        data_in_im                        :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En12
        valid_data                        :   IN    std_logic;
        channel_estimate_in_re            :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En12
        channel_estimate_in_im            :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En12
        valid_channel_estimate            :   IN    std_logic;
        data_out_re                       :   OUT   std_logic_vector(17 DOWNTO 0);  -- sfix18_En12
        data_out_im                       :   OUT   std_logic_vector(17 DOWNTO 0);  -- sfix18_En12
        valid_out                         :   OUT   std_logic
        );
END IEEE_8021513_RX_src_Channel_Equalization;


ARCHITECTURE rtl OF IEEE_8021513_RX_src_Channel_Equalization IS

  -- Component Declarations
  COMPONENT IEEE_8021513_RX_src_rising_edge_detector1
    PORT( clk                             :   IN    std_logic;
          reset_x                         :   IN    std_logic;
          enb_1_2_0                       :   IN    std_logic;
          In_rsvd                         :   IN    std_logic;
          Out_rsvd                        :   OUT   std_logic
          );
  END COMPONENT;

  COMPONENT IEEE_8021513_RX_src_rising_edge_detector_block1
    PORT( clk                             :   IN    std_logic;
          reset_x                         :   IN    std_logic;
          enb_1_2_0                       :   IN    std_logic;
          In_rsvd                         :   IN    std_logic;
          Out_rsvd                        :   OUT   std_logic
          );
  END COMPONENT;

  COMPONENT IEEE_8021513_RX_src_SimpleDualPortRAM_generic_block2
    GENERIC( AddrWidth                    : integer;
             DataWidth                    : integer
             );
    PORT( clk                             :   IN    std_logic;
          enb_1_2_0                       :   IN    std_logic;
          wr_din_re                       :   IN    std_logic_vector(DataWidth - 1 DOWNTO 0);  -- generic width
          wr_din_im                       :   IN    std_logic_vector(DataWidth - 1 DOWNTO 0);  -- generic width
          wr_addr                         :   IN    std_logic_vector(AddrWidth - 1 DOWNTO 0);  -- generic width
          wr_en                           :   IN    std_logic;
          rd_addr                         :   IN    std_logic_vector(AddrWidth - 1 DOWNTO 0);  -- generic width
          dout_re                         :   OUT   std_logic_vector(DataWidth - 1 DOWNTO 0);  -- generic width
          dout_im                         :   OUT   std_logic_vector(DataWidth - 1 DOWNTO 0)  -- generic width
          );
  END COMPONENT;

  COMPONENT IEEE_8021513_RX_src_equalizer
    PORT( clk                             :   IN    std_logic;
          reset_x                         :   IN    std_logic;
          enb_1_2_0                       :   IN    std_logic;
          data_in_re                      :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En12
          data_in_im                      :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En12
          hEst_re                         :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En12
          hEst_im                         :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En12
          Valid                           :   IN    std_logic;
          data_out_re                     :   OUT   std_logic_vector(17 DOWNTO 0);  -- sfix18_En12
          data_out_im                     :   OUT   std_logic_vector(17 DOWNTO 0);  -- sfix18_En12
          valid_out                       :   OUT   std_logic
          );
  END COMPONENT;

  -- Component Configuration Statements
  FOR ALL : IEEE_8021513_RX_src_rising_edge_detector1
    USE ENTITY work.IEEE_8021513_RX_src_rising_edge_detector1(rtl);

  FOR ALL : IEEE_8021513_RX_src_rising_edge_detector_block1
    USE ENTITY work.IEEE_8021513_RX_src_rising_edge_detector_block1(rtl);

  FOR ALL : IEEE_8021513_RX_src_SimpleDualPortRAM_generic_block2
    USE ENTITY work.IEEE_8021513_RX_src_SimpleDualPortRAM_generic_block2(rtl);

  FOR ALL : IEEE_8021513_RX_src_equalizer
    USE ENTITY work.IEEE_8021513_RX_src_equalizer(rtl);

  -- Signals
  SIGNAL data_in_re_signed                : signed(17 DOWNTO 0);  -- sfix18_En12
  SIGNAL data_in_im_signed                : signed(17 DOWNTO 0);  -- sfix18_En12
  SIGNAL Delay6_out1_re                   : signed(17 DOWNTO 0);  -- sfix18_En12
  SIGNAL Delay6_out1_im                   : signed(17 DOWNTO 0);  -- sfix18_En12
  SIGNAL Delay_out1_re                    : signed(17 DOWNTO 0);  -- sfix18_En12
  SIGNAL Delay_out1_im                    : signed(17 DOWNTO 0);  -- sfix18_En12
  SIGNAL Delay24_out1_re                  : signed(17 DOWNTO 0);  -- sfix18_En12
  SIGNAL Delay24_out1_im                  : signed(17 DOWNTO 0);  -- sfix18_En12
  SIGNAL channel_estimate_in_re_signed    : signed(17 DOWNTO 0);  -- sfix18_En12
  SIGNAL channel_estimate_in_im_signed    : signed(17 DOWNTO 0);  -- sfix18_En12
  SIGNAL Delay5_out1_re                   : signed(17 DOWNTO 0);  -- sfix18_En12
  SIGNAL Delay5_out1_im                   : signed(17 DOWNTO 0);  -- sfix18_En12
  SIGNAL rising_edge_detector1_out1       : std_logic;
  SIGNAL Delay3_out1                      : std_logic;
  SIGNAL count_step                       : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL count_from                       : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL count_reset                      : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL HDL_Counter_out1                 : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL count                            : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL need_to_wrap                     : std_logic;
  SIGNAL count_value                      : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL count_1                          : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL count_2                          : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL rising_edge_detector_out1        : std_logic;
  SIGNAL Delay4_out1                      : std_logic;
  SIGNAL count_step_1                     : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL count_from_1                     : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL count_reset_1                    : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL rdAddr                           : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL count_3                          : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL need_to_wrap_1                   : std_logic;
  SIGNAL count_value_1                    : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL count_4                          : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL count_5                          : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL Channel_Estimates_Store_RAM_out1_re : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL Channel_Estimates_Store_RAM_out1_im : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL Channel_Estimates_Store_RAM_out1_re_signed : signed(17 DOWNTO 0);  -- sfix18_En12
  SIGNAL Channel_Estimates_Store_RAM_out1_im_signed : signed(17 DOWNTO 0);  -- sfix18_En12
  SIGNAL hEst_re                          : signed(17 DOWNTO 0);  -- sfix18_En12
  SIGNAL hEst_im                          : signed(17 DOWNTO 0);  -- sfix18_En12
  SIGNAL Delay28_out1                     : std_logic;
  SIGNAL Valid                            : std_logic;
  SIGNAL equalizer_out1_re                : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL equalizer_out1_im                : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL equalizer_out2                   : std_logic;

BEGIN
  -- Latency divider:
  -- 10 + nextpow2(u.WordLength)  + u.WordLength

  u_rising_edge_detector1 : IEEE_8021513_RX_src_rising_edge_detector1
    PORT MAP( clk => clk,
              reset_x => reset_x,
              enb_1_2_0 => enb_1_2_0,
              In_rsvd => valid_channel_estimate,
              Out_rsvd => rising_edge_detector1_out1
              );

  u_rising_edge_detector : IEEE_8021513_RX_src_rising_edge_detector_block1
    PORT MAP( clk => clk,
              reset_x => reset_x,
              enb_1_2_0 => enb_1_2_0,
              In_rsvd => valid_data,
              Out_rsvd => rising_edge_detector_out1
              );

  u_Channel_Estimates_Store_RAM : IEEE_8021513_RX_src_SimpleDualPortRAM_generic_block2
    GENERIC MAP( AddrWidth => 8,
                 DataWidth => 18
                 )
    PORT MAP( clk => clk,
              enb_1_2_0 => enb_1_2_0,
              wr_din_re => std_logic_vector(Delay5_out1_re),
              wr_din_im => std_logic_vector(Delay5_out1_im),
              wr_addr => std_logic_vector(HDL_Counter_out1),
              wr_en => Delay3_out1,
              rd_addr => std_logic_vector(rdAddr),
              dout_re => Channel_Estimates_Store_RAM_out1_re,
              dout_im => Channel_Estimates_Store_RAM_out1_im
              );

  u_equalizer : IEEE_8021513_RX_src_equalizer
    PORT MAP( clk => clk,
              reset_x => reset_x,
              enb_1_2_0 => enb_1_2_0,
              data_in_re => std_logic_vector(Delay24_out1_re),  -- sfix18_En12
              data_in_im => std_logic_vector(Delay24_out1_im),  -- sfix18_En12
              hEst_re => std_logic_vector(hEst_re),  -- sfix18_En12
              hEst_im => std_logic_vector(hEst_im),  -- sfix18_En12
              Valid => Valid,
              data_out_re => equalizer_out1_re,  -- sfix18_En12
              data_out_im => equalizer_out1_im,  -- sfix18_En12
              valid_out => equalizer_out2
              );

  data_in_re_signed <= signed(data_in_re);

  data_in_im_signed <= signed(data_in_im);

  Delay6_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset_x = '1' THEN
        Delay6_out1_re <= to_signed(16#00000#, 18);
        Delay6_out1_im <= to_signed(16#00000#, 18);
      ELSIF enb_1_2_0 = '1' THEN
        Delay6_out1_re <= data_in_re_signed;
        Delay6_out1_im <= data_in_im_signed;
      END IF;
    END IF;
  END PROCESS Delay6_process;


  Delay_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset_x = '1' THEN
        Delay_out1_re <= to_signed(16#00000#, 18);
        Delay_out1_im <= to_signed(16#00000#, 18);
      ELSIF enb_1_2_0 = '1' THEN
        Delay_out1_re <= Delay6_out1_re;
        Delay_out1_im <= Delay6_out1_im;
      END IF;
    END IF;
  END PROCESS Delay_process;


  Delay24_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset_x = '1' THEN
        Delay24_out1_re <= to_signed(16#00000#, 18);
        Delay24_out1_im <= to_signed(16#00000#, 18);
      ELSIF enb_1_2_0 = '1' THEN
        Delay24_out1_re <= Delay_out1_re;
        Delay24_out1_im <= Delay_out1_im;
      END IF;
    END IF;
  END PROCESS Delay24_process;


  channel_estimate_in_re_signed <= signed(channel_estimate_in_re);

  channel_estimate_in_im_signed <= signed(channel_estimate_in_im);

  Delay5_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset_x = '1' THEN
        Delay5_out1_re <= to_signed(16#00000#, 18);
        Delay5_out1_im <= to_signed(16#00000#, 18);
      ELSIF enb_1_2_0 = '1' THEN
        Delay5_out1_re <= channel_estimate_in_re_signed;
        Delay5_out1_im <= channel_estimate_in_im_signed;
      END IF;
    END IF;
  END PROCESS Delay5_process;


  Delay3_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset_x = '1' THEN
        Delay3_out1 <= '0';
      ELSIF enb_1_2_0 = '1' THEN
        Delay3_out1 <= valid_channel_estimate;
      END IF;
    END IF;
  END PROCESS Delay3_process;


  -- Count limited, Unsigned Counter
  --  initial value   = 0
  --  step value      = 1
  --  count to value  = 204
  count_step <= to_unsigned(16#01#, 8);

  count_from <= to_unsigned(16#00#, 8);

  count_reset <= to_unsigned(16#00#, 8);

  count <= HDL_Counter_out1 + count_step;

  
  need_to_wrap <= '1' WHEN HDL_Counter_out1 = to_unsigned(16#CC#, 8) ELSE
      '0';

  
  count_value <= count WHEN need_to_wrap = '0' ELSE
      count_from;

  
  count_1 <= HDL_Counter_out1 WHEN Delay3_out1 = '0' ELSE
      count_value;

  
  count_2 <= count_1 WHEN rising_edge_detector1_out1 = '0' ELSE
      count_reset;

  HDL_Counter_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset_x = '1' THEN
        HDL_Counter_out1 <= to_unsigned(16#00#, 8);
      ELSIF enb_1_2_0 = '1' THEN
        HDL_Counter_out1 <= count_2;
      END IF;
    END IF;
  END PROCESS HDL_Counter_process;


  Delay4_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset_x = '1' THEN
        Delay4_out1 <= '0';
      ELSIF enb_1_2_0 = '1' THEN
        Delay4_out1 <= valid_data;
      END IF;
    END IF;
  END PROCESS Delay4_process;


  -- Count limited, Unsigned Counter
  --  initial value   = 0
  --  step value      = 1
  --  count to value  = 204
  count_step_1 <= to_unsigned(16#01#, 8);

  count_from_1 <= to_unsigned(16#00#, 8);

  count_reset_1 <= to_unsigned(16#00#, 8);

  count_3 <= rdAddr + count_step_1;

  
  need_to_wrap_1 <= '1' WHEN rdAddr = to_unsigned(16#CC#, 8) ELSE
      '0';

  
  count_value_1 <= count_3 WHEN need_to_wrap_1 = '0' ELSE
      count_from_1;

  
  count_4 <= rdAddr WHEN Delay4_out1 = '0' ELSE
      count_value_1;

  
  count_5 <= count_4 WHEN rising_edge_detector_out1 = '0' ELSE
      count_reset_1;

  HDL_Counter1_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset_x = '1' THEN
        rdAddr <= to_unsigned(16#00#, 8);
      ELSIF enb_1_2_0 = '1' THEN
        rdAddr <= count_5;
      END IF;
    END IF;
  END PROCESS HDL_Counter1_process;


  Channel_Estimates_Store_RAM_out1_re_signed <= signed(Channel_Estimates_Store_RAM_out1_re);

  Channel_Estimates_Store_RAM_out1_im_signed <= signed(Channel_Estimates_Store_RAM_out1_im);

  Delay23_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset_x = '1' THEN
        hEst_re <= to_signed(16#00000#, 18);
        hEst_im <= to_signed(16#00000#, 18);
      ELSIF enb_1_2_0 = '1' THEN
        hEst_re <= Channel_Estimates_Store_RAM_out1_re_signed;
        hEst_im <= Channel_Estimates_Store_RAM_out1_im_signed;
      END IF;
    END IF;
  END PROCESS Delay23_process;


  Delay28_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset_x = '1' THEN
        Delay28_out1 <= '0';
      ELSIF enb_1_2_0 = '1' THEN
        Delay28_out1 <= Delay4_out1;
      END IF;
    END IF;
  END PROCESS Delay28_process;


  Delay25_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset_x = '1' THEN
        Valid <= '0';
      ELSIF enb_1_2_0 = '1' THEN
        Valid <= Delay28_out1;
      END IF;
    END IF;
  END PROCESS Delay25_process;


  data_out_re <= equalizer_out1_re;

  data_out_im <= equalizer_out1_im;

  valid_out <= equalizer_out2;

END rtl;

