Active-HDL 11.1.262.7351 2021-12-27 13:11:49

Elaboration top modules:
Architecture                  test(testBench)


-----------------------------------------------------------------------------------------------
Entity         | Architecture | Library | Info | Compiler Version        | Compilation Options
-----------------------------------------------------------------------------------------------
testBench      | test         | project |      | 11.1.262.7351 (Windows) | -O3
test_generator | tb           | project |      | 11.1.262.7351 (Windows) | -O3
nbitcomp2      | structure    | project |      | 11.1.262.7351 (Windows) | -O3
resultAnalyzer | tb           | project |      | 11.1.262.7351 (Windows) | -O3
Equation       | simple       | project |      | 11.1.262.7351 (Windows) | -O3
DFlipFlop      | behave       | project |      | 11.1.262.7351 (Windows) | -O3
onebitcomp     | structural   | project |      | 11.1.262.7351 (Windows) | -O3
inverter2      | simple       | project |      | 11.1.262.7351 (Windows) | -O3
and7           | simple       | project |      | 11.1.262.7351 (Windows) | -O3
or7            | simple       | project |      | 11.1.262.7351 (Windows) | -O3
nor5           | simple       | project |      | 11.1.262.7351 (Windows) | -O3
-----------------------------------------------------------------------------------------------

-----------------------------------------------------------------------------------------------
VHDL Package                  | Library | Info | Compiler Version        | Compilation Options
-----------------------------------------------------------------------------------------------
standard                      | std     |      |                         | <unavailable>
TEXTIO                        | std     |      |                         | <unavailable>
std_logic_1164                | ieee    |      |                         | <unavailable>
std_logic_arith               | ieee    |      |                         | <unavailable>
STD_LOGIC_SIGNED              | ieee    |      |                         | <unavailable>
MATH_REAL                     | ieee    |      |                         | <unavailable>
-----------------------------------------------------------------------------------------------

-----------------------------------------------------------------------------------------------
Library                       | Comment
-----------------------------------------------------------------------------------------------
ieee                          | Standard IEEE packages library
project                       | None
std                           | Standard VHDL library
-----------------------------------------------------------------------------------------------


Simulation Options: asim -O5 +access +r +m+testBench testBench test


The performance of simulation is reduced. Version Student Edition
