#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "D:\iverilog\lib\ivl\system.vpi";
:vpi_module "D:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "D:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "D:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "D:\iverilog\lib\ivl\va_math.vpi";
S_000001b9a96a3180 .scope module, "simu" "simu" 2 23;
 .timescale -9 -12;
v000001b9a972b200_0 .net "F", 31 0, L_000001b9a96c5f80;  1 drivers
v000001b9a972ba20_0 .net "Flags", 3 0, L_000001b9a972b7a0;  1 drivers
v000001b9a972a1c0_0 .var "clk_A", 0 0;
v000001b9a972a760_0 .var "clk_B", 0 0;
v000001b9a972bd40_0 .var "clk_F", 0 0;
v000001b9a972b2a0_0 .var "in", 31 0;
v000001b9a972bc00_0 .var "rst_n", 0 0;
S_000001b9a96b6c00 .scope module, "top" "module_top" 2 32, 3 23 0, S_000001b9a96a3180;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_A";
    .port_info 1 /INPUT 1 "clk_B";
    .port_info 2 /INPUT 1 "clk_F";
    .port_info 3 /INPUT 32 "in";
    .port_info 4 /INPUT 1 "rst_n";
    .port_info 5 /OUTPUT 4 "Flags";
    .port_info 6 /OUTPUT 32 "result_F";
v000001b9a9729930_0 .net "A", 31 0, L_000001b9a96c5260;  1 drivers
v000001b9a9729390_0 .net "B", 31 0, L_000001b9a96c5c70;  1 drivers
v000001b9a9729c50_0 .net "F", 31 0, L_000001b9a972c800;  1 drivers
v000001b9a9729430_0 .net "Flags", 3 0, L_000001b9a972b7a0;  alias, 1 drivers
v000001b9a97294d0_0 .net "clk_A", 0 0, v000001b9a972a1c0_0;  1 drivers
v000001b9a972a6c0_0 .net "clk_B", 0 0, v000001b9a972a760_0;  1 drivers
v000001b9a972aa80_0 .net "clk_F", 0 0, v000001b9a972bd40_0;  1 drivers
v000001b9a972b340_0 .net "in", 31 0, v000001b9a972b2a0_0;  1 drivers
v000001b9a972b020_0 .net "result_F", 31 0, L_000001b9a96c5f80;  alias, 1 drivers
v000001b9a972af80_0 .net "rst_n", 0 0, v000001b9a972bc00_0;  1 drivers
L_000001b9a972b3e0 .part v000001b9a972b2a0_0, 0, 4;
v000001b9a96a6da0_0 .array/port v000001b9a96a6da0, 0;
v000001b9a96a6da0_3 .array/port v000001b9a96a6da0, 3;
v000001b9a96a6da0_1 .array/port v000001b9a96a6da0, 1;
v000001b9a96a6da0_2 .array/port v000001b9a96a6da0, 2;
L_000001b9a972b7a0 .concat8 [ 1 1 1 1], v000001b9a96a6da0_0, v000001b9a96a6da0_3, v000001b9a96a6da0_1, v000001b9a96a6da0_2;
S_000001b9a96b6d90 .scope module, "alu" "module_alu" 3 40, 3 46 0, S_000001b9a96b6c00;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "ALU_A";
    .port_info 1 /INPUT 32 "ALU_B";
    .port_info 2 /INPUT 4 "ALU_OP";
    .port_info 3 /OUTPUT 32 "F";
    .port_info 4 /OUTPUT 1 "ZF";
    .port_info 5 /OUTPUT 1 "SF";
    .port_info 6 /OUTPUT 1 "CF";
    .port_info 7 /OUTPUT 1 "OF";
L_000001b9a972c800 .functor BUFZ 32, v000001b9a96b6fc0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001b9a9673360_0 .net "ALU_A", 31 0, L_000001b9a96c5260;  alias, 1 drivers
v000001b9a96b6f20_0 .net "ALU_B", 31 0, L_000001b9a96c5c70;  alias, 1 drivers
v000001b9a96b6fc0_0 .var "ALU_F", 31 0;
v000001b9a96a6b20_0 .net "ALU_OP", 3 0, L_000001b9a972b3e0;  1 drivers
v000001b9a96a6bc0_0 .var "C32", 0 0;
v000001b9a96a6c60_0 .net "CF", 0 0, v000001b9a96a6da0_1;  1 drivers
v000001b9a96a6d00_0 .net "F", 31 0, L_000001b9a972c800;  alias, 1 drivers
v000001b9a96a6da0 .array "Flags", 0 3, 0 0;
v000001b9a96a6e40_0 .net "OF", 0 0, v000001b9a96a6da0_2;  1 drivers
v000001b9a97297f0_0 .net "SF", 0 0, v000001b9a96a6da0_3;  1 drivers
v000001b9a97299d0_0 .net "ZF", 0 0, v000001b9a96a6da0_0;  1 drivers
v000001b9a9729610_0 .var/i "i", 31 0;
v000001b9a9729e30_0 .var "is_add", 0 0;
v000001b9a9729ed0_0 .var "sum", 31 0;
E_000001b9a96d09c0/0 .event anyedge, v000001b9a96a6b20_0, v000001b9a9673360_0, v000001b9a96b6f20_0, v000001b9a9729ed0_0;
E_000001b9a96d09c0/1 .event anyedge, v000001b9a96b6fc0_0, v000001b9a9729e30_0, v000001b9a96a6bc0_0;
E_000001b9a96d09c0 .event/or E_000001b9a96d09c0/0, E_000001b9a96d09c0/1;
S_000001b9a9672ce0 .scope module, "regA" "module_register" 3 36, 3 110 0, S_000001b9a96b6c00;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "rst_n";
    .port_info 3 /OUTPUT 32 "out";
L_000001b9a96c5260 .functor BUFZ 32, v000001b9a9729f70_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001b9a9729a70_0 .net "clk", 0 0, v000001b9a972a1c0_0;  alias, 1 drivers
v000001b9a9729cf0_0 .net "in", 31 0, v000001b9a972b2a0_0;  alias, 1 drivers
v000001b9a97292f0_0 .net "out", 31 0, L_000001b9a96c5260;  alias, 1 drivers
v000001b9a9729570_0 .net "rst_n", 0 0, v000001b9a972bc00_0;  alias, 1 drivers
v000001b9a9729f70_0 .var "temp_reg", 31 0;
E_000001b9a96d0140/0 .event negedge, v000001b9a9729570_0;
E_000001b9a96d0140/1 .event posedge, v000001b9a9729a70_0;
E_000001b9a96d0140 .event/or E_000001b9a96d0140/0, E_000001b9a96d0140/1;
S_000001b9a9672e70 .scope module, "regB" "module_register" 3 37, 3 110 0, S_000001b9a96b6c00;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "rst_n";
    .port_info 3 /OUTPUT 32 "out";
L_000001b9a96c5c70 .functor BUFZ 32, v000001b9a97291b0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001b9a9729b10_0 .net "clk", 0 0, v000001b9a972a760_0;  alias, 1 drivers
v000001b9a9729250_0 .net "in", 31 0, v000001b9a972b2a0_0;  alias, 1 drivers
v000001b9a9729bb0_0 .net "out", 31 0, L_000001b9a96c5c70;  alias, 1 drivers
v000001b9a97296b0_0 .net "rst_n", 0 0, v000001b9a972bc00_0;  alias, 1 drivers
v000001b9a97291b0_0 .var "temp_reg", 31 0;
E_000001b9a96d0f00/0 .event negedge, v000001b9a9729570_0;
E_000001b9a96d0f00/1 .event posedge, v000001b9a9729b10_0;
E_000001b9a96d0f00 .event/or E_000001b9a96d0f00/0, E_000001b9a96d0f00/1;
S_000001b9a9673000 .scope module, "regF" "module_register" 3 38, 3 110 0, S_000001b9a96b6c00;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "rst_n";
    .port_info 3 /OUTPUT 32 "out";
L_000001b9a96c5f80 .functor BUFZ 32, v000001b9a9729110_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001b9a9729750_0 .net "clk", 0 0, v000001b9a972bd40_0;  alias, 1 drivers
v000001b9a9729890_0 .net "in", 31 0, L_000001b9a972c800;  alias, 1 drivers
v000001b9a9729d90_0 .net "out", 31 0, L_000001b9a96c5f80;  alias, 1 drivers
v000001b9a9729070_0 .net "rst_n", 0 0, v000001b9a972bc00_0;  alias, 1 drivers
v000001b9a9729110_0 .var "temp_reg", 31 0;
E_000001b9a96d0b40/0 .event negedge, v000001b9a9729570_0;
E_000001b9a96d0b40/1 .event posedge, v000001b9a9729750_0;
E_000001b9a96d0b40 .event/or E_000001b9a96d0b40/0, E_000001b9a96d0b40/1;
    .scope S_000001b9a9672ce0;
T_0 ;
    %wait E_000001b9a96d0140;
    %load/vec4 v000001b9a9729570_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001b9a9729f70_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001b9a9729cf0_0;
    %assign/vec4 v000001b9a9729f70_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000001b9a9672e70;
T_1 ;
    %wait E_000001b9a96d0f00;
    %load/vec4 v000001b9a97296b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001b9a97291b0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000001b9a9729250_0;
    %assign/vec4 v000001b9a97291b0_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000001b9a9673000;
T_2 ;
    %wait E_000001b9a96d0b40;
    %load/vec4 v000001b9a9729070_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001b9a9729110_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v000001b9a9729890_0;
    %assign/vec4 v000001b9a9729110_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000001b9a96b6d90;
T_3 ;
    %wait E_000001b9a96d09c0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001b9a9729ed0_0, 0, 32;
    %load/vec4 v000001b9a96a6b20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %jmp T_3.10;
T_3.0 ;
    %load/vec4 v000001b9a9673360_0;
    %pad/u 33;
    %load/vec4 v000001b9a96b6f20_0;
    %pad/u 33;
    %add;
    %split/vec4 32;
    %store/vec4 v000001b9a96b6fc0_0, 0, 32;
    %store/vec4 v000001b9a96a6bc0_0, 0, 1;
    %jmp T_3.10;
T_3.1 ;
    %load/vec4 v000001b9a9673360_0;
    %pad/u 33;
    %ix/getv 4, v000001b9a96b6f20_0;
    %shiftl 4;
    %split/vec4 32;
    %store/vec4 v000001b9a96b6fc0_0, 0, 32;
    %store/vec4 v000001b9a96a6bc0_0, 0, 1;
    %jmp T_3.10;
T_3.2 ;
    %load/vec4 v000001b9a9673360_0;
    %load/vec4 v000001b9a96b6f20_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_3.11, 8;
    %pushi/vec4 1, 0, 33;
    %jmp/1 T_3.12, 8;
T_3.11 ; End of true expr.
    %pushi/vec4 0, 0, 33;
    %jmp/0 T_3.12, 8;
 ; End of false expr.
    %blend;
T_3.12;
    %split/vec4 32;
    %store/vec4 v000001b9a96b6fc0_0, 0, 32;
    %store/vec4 v000001b9a96a6bc0_0, 0, 1;
    %jmp T_3.10;
T_3.3 ;
    %load/vec4 v000001b9a9673360_0;
    %load/vec4 v000001b9a96b6f20_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_3.13, 8;
    %pushi/vec4 1, 0, 33;
    %jmp/1 T_3.14, 8;
T_3.13 ; End of true expr.
    %pushi/vec4 0, 0, 33;
    %jmp/0 T_3.14, 8;
 ; End of false expr.
    %blend;
T_3.14;
    %split/vec4 32;
    %store/vec4 v000001b9a96b6fc0_0, 0, 32;
    %store/vec4 v000001b9a96a6bc0_0, 0, 1;
    %jmp T_3.10;
T_3.4 ;
    %load/vec4 v000001b9a9673360_0;
    %pad/u 33;
    %load/vec4 v000001b9a96b6f20_0;
    %pad/u 33;
    %xor;
    %split/vec4 32;
    %store/vec4 v000001b9a96b6fc0_0, 0, 32;
    %store/vec4 v000001b9a96a6bc0_0, 0, 1;
    %jmp T_3.10;
T_3.5 ;
    %load/vec4 v000001b9a9673360_0;
    %pad/u 33;
    %ix/getv 4, v000001b9a96b6f20_0;
    %shiftr 4;
    %split/vec4 32;
    %store/vec4 v000001b9a96b6fc0_0, 0, 32;
    %store/vec4 v000001b9a96a6bc0_0, 0, 1;
    %jmp T_3.10;
T_3.6 ;
    %load/vec4 v000001b9a9673360_0;
    %pad/u 33;
    %load/vec4 v000001b9a96b6f20_0;
    %pad/u 33;
    %or;
    %split/vec4 32;
    %store/vec4 v000001b9a96b6fc0_0, 0, 32;
    %store/vec4 v000001b9a96a6bc0_0, 0, 1;
    %jmp T_3.10;
T_3.7 ;
    %load/vec4 v000001b9a9673360_0;
    %pad/u 33;
    %load/vec4 v000001b9a96b6f20_0;
    %pad/u 33;
    %and;
    %split/vec4 32;
    %store/vec4 v000001b9a96b6fc0_0, 0, 32;
    %store/vec4 v000001b9a96a6bc0_0, 0, 1;
    %jmp T_3.10;
T_3.8 ;
    %load/vec4 v000001b9a9673360_0;
    %pad/u 33;
    %load/vec4 v000001b9a96b6f20_0;
    %pad/u 33;
    %sub;
    %split/vec4 32;
    %store/vec4 v000001b9a96b6fc0_0, 0, 32;
    %store/vec4 v000001b9a96a6bc0_0, 0, 1;
    %jmp T_3.10;
T_3.9 ;
    %load/vec4 v000001b9a9673360_0;
    %pad/u 33;
    %ix/getv 4, v000001b9a96b6f20_0;
    %shiftr 4;
    %split/vec4 32;
    %store/vec4 v000001b9a96b6fc0_0, 0, 32;
    %store/vec4 v000001b9a96a6bc0_0, 0, 1;
    %jmp T_3.10;
T_3.10 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001b9a9729610_0, 0, 32;
T_3.15 ;
    %load/vec4 v000001b9a9729610_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_3.16, 5;
    %load/vec4 v000001b9a9729ed0_0;
    %load/vec4 v000001b9a96b6fc0_0;
    %load/vec4 v000001b9a9729610_0;
    %part/s 1;
    %pad/u 32;
    %or;
    %store/vec4 v000001b9a9729ed0_0, 0, 32;
    %load/vec4 v000001b9a9729610_0;
    %addi 1, 0, 32;
    %store/vec4 v000001b9a9729610_0, 0, 32;
    %jmp T_3.15;
T_3.16 ;
    %load/vec4 v000001b9a9729ed0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_3.17, 4;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001b9a96a6da0, 4, 0;
    %jmp T_3.18;
T_3.17 ;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001b9a96a6da0, 4, 0;
T_3.18 ;
    %load/vec4 v000001b9a96a6b20_0;
    %cmpi/e 0, 0, 4;
    %flag_mov 8, 4;
    %jmp/0 T_3.19, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_3.20, 8;
T_3.19 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_3.20, 8;
 ; End of false expr.
    %blend;
T_3.20;
    %pad/s 1;
    %store/vec4 v000001b9a9729e30_0, 0, 1;
    %load/vec4 v000001b9a9729e30_0;
    %inv;
    %load/vec4 v000001b9a96a6bc0_0;
    %and;
    %load/vec4 v000001b9a9729e30_0;
    %load/vec4 v000001b9a96a6bc0_0;
    %and;
    %add;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001b9a96a6da0, 4, 0;
    %load/vec4 v000001b9a9673360_0;
    %parti/s 1, 31, 6;
    %load/vec4 v000001b9a96b6f20_0;
    %parti/s 1, 31, 6;
    %xor;
    %load/vec4 v000001b9a96a6bc0_0;
    %xor;
    %load/vec4 v000001b9a96b6fc0_0;
    %parti/s 1, 31, 6;
    %xor;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001b9a96a6da0, 4, 0;
    %load/vec4 v000001b9a96b6fc0_0;
    %parti/s 1, 31, 6;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001b9a96a6da0, 4, 0;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000001b9a96a3180;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b9a972a1c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b9a972a760_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b9a972bd40_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001b9a972b2a0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b9a972bc00_0, 0, 1;
    %delay 5000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b9a972bc00_0, 0, 1;
    %delay 5000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b9a972bc00_0, 0, 1;
    %delay 5000, 0;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000001b9a972b2a0_0, 0, 32;
    %delay 5000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b9a972a1c0_0, 0, 1;
    %delay 5000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b9a972a1c0_0, 0, 1;
    %delay 5000, 0;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v000001b9a972b2a0_0, 0, 32;
    %delay 5000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b9a972a760_0, 0, 1;
    %delay 5000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b9a972a760_0, 0, 1;
    %delay 5000, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001b9a972b2a0_0, 0, 32;
    %delay 5000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b9a972bd40_0, 0, 1;
    %delay 5000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b9a972bd40_0, 0, 1;
    %delay 5000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b9a972bc00_0, 0, 1;
    %delay 5000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b9a972bc00_0, 0, 1;
    %delay 5000, 0;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v000001b9a972b2a0_0, 0, 32;
    %delay 5000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b9a972a1c0_0, 0, 1;
    %delay 5000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b9a972a1c0_0, 0, 1;
    %delay 5000, 0;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v000001b9a972b2a0_0, 0, 32;
    %delay 5000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b9a972a760_0, 0, 1;
    %delay 5000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b9a972a760_0, 0, 1;
    %delay 5000, 0;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000001b9a972b2a0_0, 0, 32;
    %delay 5000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b9a972bd40_0, 0, 1;
    %delay 5000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b9a972bd40_0, 0, 1;
    %delay 5000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b9a972bc00_0, 0, 1;
    %delay 5000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b9a972bc00_0, 0, 1;
    %delay 5000, 0;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v000001b9a972b2a0_0, 0, 32;
    %delay 5000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b9a972a1c0_0, 0, 1;
    %delay 5000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b9a972a1c0_0, 0, 1;
    %delay 5000, 0;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v000001b9a972b2a0_0, 0, 32;
    %delay 5000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b9a972a760_0, 0, 1;
    %delay 5000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b9a972a760_0, 0, 1;
    %delay 5000, 0;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v000001b9a972b2a0_0, 0, 32;
    %delay 5000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b9a972bd40_0, 0, 1;
    %delay 5000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b9a972bd40_0, 0, 1;
    %delay 5000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b9a972bc00_0, 0, 1;
    %delay 5000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b9a972bc00_0, 0, 1;
    %delay 5000, 0;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v000001b9a972b2a0_0, 0, 32;
    %delay 5000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b9a972a1c0_0, 0, 1;
    %delay 5000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b9a972a1c0_0, 0, 1;
    %delay 5000, 0;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v000001b9a972b2a0_0, 0, 32;
    %delay 5000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b9a972a760_0, 0, 1;
    %delay 5000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b9a972a760_0, 0, 1;
    %delay 5000, 0;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v000001b9a972b2a0_0, 0, 32;
    %delay 5000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b9a972bd40_0, 0, 1;
    %delay 5000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b9a972bd40_0, 0, 1;
    %delay 5000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b9a972bc00_0, 0, 1;
    %delay 5000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b9a972bc00_0, 0, 1;
    %delay 5000, 0;
    %pushi/vec4 5, 0, 32;
    %store/vec4 v000001b9a972b2a0_0, 0, 32;
    %delay 5000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b9a972a1c0_0, 0, 1;
    %delay 5000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b9a972a1c0_0, 0, 1;
    %delay 5000, 0;
    %pushi/vec4 9, 0, 32;
    %store/vec4 v000001b9a972b2a0_0, 0, 32;
    %delay 5000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b9a972a760_0, 0, 1;
    %delay 5000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b9a972a760_0, 0, 1;
    %delay 5000, 0;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v000001b9a972b2a0_0, 0, 32;
    %delay 5000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b9a972bd40_0, 0, 1;
    %delay 5000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b9a972bd40_0, 0, 1;
    %delay 5000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b9a972bc00_0, 0, 1;
    %delay 5000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b9a972bc00_0, 0, 1;
    %delay 5000, 0;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v000001b9a972b2a0_0, 0, 32;
    %delay 5000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b9a972a1c0_0, 0, 1;
    %delay 5000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b9a972a1c0_0, 0, 1;
    %delay 5000, 0;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000001b9a972b2a0_0, 0, 32;
    %delay 5000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b9a972a760_0, 0, 1;
    %delay 5000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b9a972a760_0, 0, 1;
    %delay 5000, 0;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v000001b9a972b2a0_0, 0, 32;
    %delay 5000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b9a972bd40_0, 0, 1;
    %delay 5000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b9a972bd40_0, 0, 1;
    %delay 5000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b9a972bc00_0, 0, 1;
    %delay 5000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b9a972bc00_0, 0, 1;
    %delay 5000, 0;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v000001b9a972b2a0_0, 0, 32;
    %delay 5000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b9a972a1c0_0, 0, 1;
    %delay 5000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b9a972a1c0_0, 0, 1;
    %delay 5000, 0;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000001b9a972b2a0_0, 0, 32;
    %delay 5000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b9a972a760_0, 0, 1;
    %delay 5000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b9a972a760_0, 0, 1;
    %delay 5000, 0;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v000001b9a972b2a0_0, 0, 32;
    %delay 5000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b9a972bd40_0, 0, 1;
    %delay 5000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b9a972bd40_0, 0, 1;
    %delay 5000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b9a972bc00_0, 0, 1;
    %delay 5000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b9a972bc00_0, 0, 1;
    %delay 5000, 0;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v000001b9a972b2a0_0, 0, 32;
    %delay 5000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b9a972a1c0_0, 0, 1;
    %delay 5000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b9a972a1c0_0, 0, 1;
    %delay 5000, 0;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000001b9a972b2a0_0, 0, 32;
    %delay 5000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b9a972a760_0, 0, 1;
    %delay 5000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b9a972a760_0, 0, 1;
    %delay 5000, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001b9a972b2a0_0, 0, 32;
    %delay 5000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b9a972bd40_0, 0, 1;
    %delay 5000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b9a972bd40_0, 0, 1;
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    ".\lab-3_o\testbench.v";
    ".\lab-3_o\mod_t.v";
