# Reading C:/intelFPGA/18.0/modelsim_ase/tcl/vsim/pref.tcl
# OpenFile D:/final_arc_project/MIPS-Processor-Harvard-Architecture/RegisterFile.vhd
