/*
 * SPDX-FileCopyrightText: Copyright (C) 2025 Altera Corporation
 *
 * SPDX-License-Identifier: MIT-0
 *
 * This contains the register defintions for SoC FPGA DMA
 */

#ifndef __SOCFPGA_DMA_REG_H__
#define __SOCFPGA_DMA_REG_H__

#define DMAC0_BASE_ADDR                           0x10DB0000U
#define DMAC1_BASE_ADDR                           0x10DC0000U

#define DMAC_CHNL1_BASE_ADDR                      0x00000100U
#define DMAC_CHNL2_BASE_ADDR                      0x00000200U
#define DMAC_CHNL3_BASE_ADDR                      0x00000300U
#define DMAC_CHNL4_BASE_ADDR                      0x00000400U

/* Bit fields of DMAC_CHENREG register */
#define CHENREG_CH_ABORT_WE_MASK                  0x10000000000U
#define CHENREG_CH_ABORT_WE_POS                   40U
#define CHENREG_CH_ABORT_MASK                     0x100000000U
#define CHENREG_CH_ABORT_POS                      32U
#define CHENREG_CH_SUSP_WE_MASK                   0x01000000U
#define CHENREG_CH_SUSP_WE_POS                    24U
#define CHENREG_CH_SUSP_MASK                      0x00010000U
#define CHENREG_CH_SUSP_POS                       16U
#define CHENREG_CH_EN_WE_MASK                     0x00000100U
#define CHENREG_CH_EN_WE_POS                      8U
#define CHENREG_CH_EN_MASK                        0x00000001U
#define CHENREG_CH_EN_POS                         0U

/* DW_axi_dmac Component ID Register */
#define DMA_DMAC_IDREG                            0x0000U
/* DW_axi_dmac Component Version Register */
#define DMA_DMAC_COMPVERREG                       0x0008U
/* DW_axi_dmac Global Configuration Register */
#define DMA_DMAC_CFGREG                           0x0010U
/* DW_axi_dmac Channel Enable Register */
#define DMA_DMAC_CHENREG                          0x0018U
/* DW_axi_dmac Combined Interrupt Status Register */
#define DMA_DMAC_INTSTATUSREG                     0x0030U
/* DW_axi_dmac Common Register Space Interrupt Clear Register */
#define DMA_DMAC_COMMONREG_INTCLEARREG            0x0038U
/* DW_axi_dmac Common Register Space Interrupt Enable Register */
#define DMA_DMAC_COMMONREG_INTSTATUS_ENABLEREG    0x0040U
/* DW_axi_dmac Common Register Space Interrupt Signal Enable Register */
#define DMA_DMAC_COMMONREG_INTSIGNAL_ENABLEREG    0x0048U
/* DW_axi_dmac Common Register Space Interrupt Status Register */
#define DMA_DMAC_COMMONREG_INTSTATUSREG           0x0050U
/* DW_axi_dmac Software Reset Register */
#define DMA_DMAC_RESETREG                         0x0058U
/* DW_axi_dmac Low Power Configuration Register */
#define DMA_DMAC_LOWPOWER_CFGREG                  0x0060U

/*Common defines for all channels starts*/

/* DW_axi_dmac Channel x Source Address Register */
#define DMA_CH_SAR  0x0000U
/* DW_axi_dmac Channel x Destination Address Register */
#define DMA_CH_DAR  0x0008U
/* DW_axi_dmac Channel x Block Transfer Size Register */
#define DMA_CH_BLOCK_TS  0x0010U
/* DW_axi_dmac Channel x Control Register */
#define DMA_CH_CTL  0x0018U
/* DW_axi_dmac Channel x Configuration Register 2 */
#define DMA_CH_CFG2  0x0020U
/* DW_axi_dmac Channel x Linked List Pointer Register */
#define DMA_CH_LLP  0x0028U
/* DW_axi_dmac Channel x Status Register */
#define DMA_CH_STATUSREG  0x0030U
/* DW_axi_dmac Channel x Software Handshake Source Register */
#define DMA_CH_SWHSSRCREG  0x0038U
/* DW_axi_dmac Channel x Software Handshake Destination Register */
#define DMA_CH_SWHSDSTREG  0x0040U
/* DW_axi_dmac Channel x Block Transfer Resume Request Register */
#define DMA_CH_BLK_TFR_RESUMEREQREG  0x0048U
/* DW_axi_dmac Channel x AXI ID Register */
#define DMA_CH_AXI_IDREG  0x0050U
/* DW_axi_dmac Channel x AXI QoS Register */
#define DMA_CH_AXI_QOSREG  0x0058U
/* DW_axi_dmac Channel x Interrupt Status Enable Register */
#define DMA_CH_INTSTATUS_ENABLEREG  0x0080U
/* DW_axi_dmac Channel x Interrupt Status Register */
#define DMA_CH_INTSTATUS  0x0088U
/* DW_axi_dmac Channel x Interrupt Signal Enable Register */
#define DMA_CH_INTSIGNAL_ENABLEREG  0x0090U
/* DW_axi_dmac Channel x Interrupt Status Clear Register */
#define DMA_CH_INTCLEARREG  0x0098U

/* Bit fields of CH_DAR register */
#define DMA_CH_DAR_DAR_MASK  0xFFFFFFFFFFFFFFFFU
#define DMA_CH_DAR_DAR_POS  0U

/* Bit fields of CH_BLOCK_TS register */
#define DMA_CH_BLOCK_TS_BLOCK_TS_MASK  0x003FFFFFU
#define DMA_CH_BLOCK_TS_BLOCK_TS_POS  0U

/* Bit fields of CH_CTL register */
#define DMA_CH_CTL_SHADOWREG_OR_LLI_VALID_MASK  0x8000000000000000U
#define DMA_CH_CTL_SHADOWREG_OR_LLI_VALID_POS  63U
#define DMA_CH_CTL_SHADOWREG_OR_LLI_LAST_MASK  0x4000000000000000U
#define DMA_CH_CTL_SHADOWREG_OR_LLI_LAST_POS  62U
#define DMA_CH_CTL_IOC_BLKTFR_MASK  0x400000000000000U
#define DMA_CH_CTL_IOC_BLKTFR_POS  58U
#define DMA_CH_CTL_DST_STAT_EN_MASK  0x200000000000000U
#define DMA_CH_CTL_DST_STAT_EN_POS  57U
#define DMA_CH_CTL_SRC_STAT_EN_MASK  0x100000000000000U
#define DMA_CH_CTL_SRC_STAT_EN_POS  56U
#define DMA_CH_CTL_AWLEN_MASK  0xFF000000000000U
#define DMA_CH_CTL_AWLEN_POS  48U
#define DMA_CH_CTL_AWLEN_EN_MASK  0x800000000000U
#define DMA_CH_CTL_AWLEN_EN_POS  47U
#define DMA_CH_CTL_ARLEN_MASK  0x7F8000000000U
#define DMA_CH_CTL_ARLEN_POS  39U
#define DMA_CH_CTL_ARLEN_EN_MASK  0x4000000000U
#define DMA_CH_CTL_ARLEN_EN_POS  38U
#define DMA_CH_CTL_AW_PROT_MASK  0x3800000000U
#define DMA_CH_CTL_AW_PROT_POS  35U
#define DMA_CH_CTL_AR_PROT_MASK  0x700000000U
#define DMA_CH_CTL_AR_PROT_POS  32U
#define DMA_CH_CTL_NONPOSTED_LASTWRITE_EN_MASK  0x40000000U
#define DMA_CH_CTL_NONPOSTED_LASTWRITE_EN_POS  30U
#define DMA_CH_CTL_AW_CACHE_MASK  0x3C000000U
#define DMA_CH_CTL_AW_CACHE_POS  26U
#define DMA_CH_CTL_AR_CACHE_MASK  0x03C00000U
#define DMA_CH_CTL_AR_CACHE_POS  22U
#define DMA_CH_CTL_DST_MSIZE_MASK  0x003C0000U
#define DMA_CH_CTL_DST_MSIZE_POS  18U
#define DMA_CH_CTL_SRC_MSIZE_MASK  0x0003C000U
#define DMA_CH_CTL_SRC_MSIZE_POS  14U
#define DMA_CH_CTL_DST_TR_WIDTH_MASK  0x00003800U
#define DMA_CH_CTL_DST_TR_WIDTH_POS  11U
#define DMA_CH_CTL_SRC_TR_WIDTH_MASK  0x00000700U
#define DMA_CH_CTL_SRC_TR_WIDTH_POS  8U
#define DMA_CH_CTL_DINC_MASK  0x00000040U
#define DMA_CH_CTL_DINC_POS  6U
#define DMA_CH_CTL_SINC_MASK  0x00000010U
#define DMA_CH_CTL_SINC_POS  4U
#define DMA_CH_CTL_DMS_MASK  0x00000004U
#define DMA_CH_CTL_DMS_POS  2U
#define DMA_CH_CTL_SMS_MASK  0x00000001U
#define DMA_CH_CTL_SMS_POS  0U

/* Bit fields of CH_CFG2 register */
#define DMA_CH_CFG2_DST_OSR_LMT_MASK  0x7800000000000000U
#define DMA_CH_CFG2_DST_OSR_LMT_POS  59U
#define DMA_CH_CFG2_SRC_OSR_LMT_MASK  0x780000000000000U
#define DMA_CH_CFG2_SRC_OSR_LMT_POS  55U
#define DMA_CH_CFG2_LOCK_CH_L_MASK  0x60000000000000U
#define DMA_CH_CFG2_LOCK_CH_L_POS  53U
#define DMA_CH_CFG2_LOCK_CH_MASK  0x10000000000000U
#define DMA_CH_CFG2_LOCK_CH_POS  52U
#define DMA_CH_CFG2_CH_PRIOR_MASK  0xF800000000000U
#define DMA_CH_CFG2_CH_PRIOR_POS  47U
#define DMA_CH_CFG2_DST_HWHS_POL_MASK  0x4000000000U
#define DMA_CH_CFG2_DST_HWHS_POL_POS  38U
#define DMA_CH_CFG2_SRC_HWHS_POL_MASK  0x2000000000U
#define DMA_CH_CFG2_SRC_HWHS_POL_POS  37U
#define DMA_CH_CFG2_HS_SEL_DST_MASK  0x1000000000U
#define DMA_CH_CFG2_HS_SEL_DST_POS  36U
#define DMA_CH_CFG2_HS_SEL_SRC_MASK  0x800000000U
#define DMA_CH_CFG2_HS_SEL_SRC_POS  35U
#define DMA_CH_CFG2_TT_FC_MASK  0x700000000U
#define DMA_CH_CFG2_TT_FC_POS  32U
#define DMA_CH_CFG2_WR_UID_MASK  0x1E000000U
#define DMA_CH_CFG2_WR_UID_POS  25U
#define DMA_CH_CFG2_RD_UID_MASK  0x003C0000U
#define DMA_CH_CFG2_RD_UID_POS  18U
#define DMA_CH_CFG2_DST_PER_MASK  0x0001F800U
#define DMA_CH_CFG2_DST_PER_POS  11U
#define DMA_CH_CFG2_SRC_PER_MASK  0x000003F0U
#define DMA_CH_CFG2_SRC_PER_POS  4U
#define DMA_CH_CFG2_DST_MULTBLK_TYPE_MASK  0x0000000CU
#define DMA_CH_CFG2_DST_MULTBLK_TYPE_POS  2U
#define DMA_CH_CFG2_SRC_MULTBLK_TYPE_MASK  0x00000003U
#define DMA_CH_CFG2_SRC_MULTBLK_TYPE_POS  0U

/* Bit fields of CH_LLP register */
#define DMA_CH_LLP_LOC_MASK  0xFFFFFFFFFFFFFFC0U
#define DMA_CH_LLP_LOC_POS  6U
#define DMA_CH_LLP_LMS_MASK  0x00000001U
#define DMA_CH_LLP_LMS_POS  0U

/* Bit fields of CH_STATUSREG register */
#define DMA_CH_STATUSREG_DATA_LEFT_IN_FIFO_MASK  0x7FFF00000000U
#define DMA_CH_STATUSREG_DATA_LEFT_IN_FIFO_POS  32U
#define DMA_CH_STATUSREG_CMPLTD_BLK_TFR_SIZE_MASK  0x003FFFFFU
#define DMA_CH_STATUSREG_CMPLTD_BLK_TFR_SIZE_POS  0U

/* Bit fields of CH_SWHSSRCREG register */
#define DMA_CH_SWHSSRCREG_SWHS_LST_SRC_WE_MASK  0x00000020U
#define DMA_CH_SWHSSRCREG_SWHS_LST_SRC_WE_POS  5U
#define DMA_CH_SWHSSRCREG_SWHS_LST_SRC_MASK  0x00000010U
#define DMA_CH_SWHSSRCREG_SWHS_LST_SRC_POS  4U
#define DMA_CH_SWHSSRCREG_SWHS_SGLREQ_SRC_WE_MASK  0x00000008U
#define DMA_CH_SWHSSRCREG_SWHS_SGLREQ_SRC_WE_POS  3U
#define DMA_CH_SWHSSRCREG_SWHS_SGLREQ_SRC_MASK  0x00000004U
#define DMA_CH_SWHSSRCREG_SWHS_SGLREQ_SRC_POS  2U
#define DMA_CH_SWHSSRCREG_SWHS_REQ_SRC_WE_MASK  0x00000002U
#define DMA_CH_SWHSSRCREG_SWHS_REQ_SRC_WE_POS  1U
#define DMA_CH_SWHSSRCREG_SWHS_REQ_SRC_MASK  0x00000001U
#define DMA_CH_SWHSSRCREG_SWHS_REQ_SRC_POS  0U

/* Bit fields of CH_SWHSDSTREG register */
#define DMA_CH_SWHSDSTREG_SWHS_LST_DST_WE_MASK  0x00000020U
#define DMA_CH_SWHSDSTREG_SWHS_LST_DST_WE_POS  5U
#define DMA_CH_SWHSDSTREG_SWHS_LST_DST_MASK  0x00000010U
#define DMA_CH_SWHSDSTREG_SWHS_LST_DST_POS  4U
#define DMA_CH_SWHSDSTREG_SWHS_SGLREQ_DST_WE_MASK  0x00000008U
#define DMA_CH_SWHSDSTREG_SWHS_SGLREQ_DST_WE_POS  3U
#define DMA_CH_SWHSDSTREG_SWHS_SGLREQ_DST_MASK  0x00000004U
#define DMA_CH_SWHSDSTREG_SWHS_SGLREQ_DST_POS  2U
#define DMA_CH_SWHSDSTREG_SWHS_REQ_DST_WE_MASK  0x00000002U
#define DMA_CH_SWHSDSTREG_SWHS_REQ_DST_WE_POS  1U
#define DMA_CH_SWHSDSTREG_SWHS_REQ_DST_MASK  0x00000001U
#define DMA_CH_SWHSDSTREG_SWHS_REQ_DST_POS  0U

/* Bit fields of CH_BLK_TFR_RESUMEREQREG register */
#define DMA_CH_BLK_TFR_RESUMEREQREG_BLK_TFR_RESUMEREQ_MASK  0x00000001U
#define DMA_CH_BLK_TFR_RESUMEREQREG_BLK_TFR_RESUMEREQ_POS  0U

/* Bit fields of CH_AXI_IDREG register */
#define DMA_CH_AXI_IDREG_AXI_WRITE_ID_SUFFIX_MASK  0x000F0000U
#define DMA_CH_AXI_IDREG_AXI_WRITE_ID_SUFFIX_POS  16U
#define DMA_CH_AXI_IDREG_AXI_READ_ID_SUFFIX_MASK  0x0000000FU
#define DMA_CH_AXI_IDREG_AXI_READ_ID_SUFFIX_POS  0U

/* Bit fields of CH_AXI_QOSREG register */
#define DMA_CH_AXI_QOSREG_AXI_ARQOS_MASK  0x000000F0U
#define DMA_CH_AXI_QOSREG_AXI_ARQOS_POS  4U
#define DMA_CH_AXI_QOSREG_AXI_AWQOS_MASK  0x0000000FU
#define DMA_CH_AXI_QOSREG_AXI_AWQOS_POS  0U

/* Bit fields of CH_INTSTATUS_ENABLEREG register */
#define DMA_CH_INTSTATUS_ENABLEREG_ENABLE_ECC_PROT_UIDMEM_UNCORRERR_INTSTAT_MASK  0x800000000U
#define DMA_CH_INTSTATUS_ENABLEREG_ENABLE_ECC_PROT_UIDMEM_UNCORRERR_INTSTAT_POS  35U
#define DMA_CH_INTSTATUS_ENABLEREG_ENABLE_ECC_PROT_UIDMEM_CORRERR_INTSTAT_MASK  0x400000000U
#define DMA_CH_INTSTATUS_ENABLEREG_ENABLE_ECC_PROT_UIDMEM_CORRERR_INTSTAT_POS  34U
#define DMA_CH_INTSTATUS_ENABLEREG_ENABLE_ECC_PROT_CHMEM_UNCORRERR_INTSTAT_MASK  0x200000000U
#define DMA_CH_INTSTATUS_ENABLEREG_ENABLE_ECC_PROT_CHMEM_UNCORRERR_INTSTAT_POS  33U
#define DMA_CH_INTSTATUS_ENABLEREG_ENABLE_ECC_PROT_CHMEM_CORRERR_INTSTAT_MASK  0x100000000U
#define DMA_CH_INTSTATUS_ENABLEREG_ENABLE_ECC_PROT_CHMEM_CORRERR_INTSTAT_POS  32U
#define DMA_CH_INTSTATUS_ENABLEREG_ENABLE_CH_ABORTED_INTSTAT_MASK  0x80000000U
#define DMA_CH_INTSTATUS_ENABLEREG_ENABLE_CH_ABORTED_INTSTAT_POS  31U
#define DMA_CH_INTSTATUS_ENABLEREG_ENABLE_CH_DISABLED_INTSTAT_MASK  0x40000000U
#define DMA_CH_INTSTATUS_ENABLEREG_ENABLE_CH_DISABLED_INTSTAT_POS  30U
#define DMA_CH_INTSTATUS_ENABLEREG_ENABLE_CH_SUSPENDED_INTSTAT_MASK  0x20000000U
#define DMA_CH_INTSTATUS_ENABLEREG_ENABLE_CH_SUSPENDED_INTSTAT_POS  29U
#define DMA_CH_INTSTATUS_ENABLEREG_ENABLE_CH_SRC_SUSPENDED_INTSTAT_MASK  0x10000000U
#define DMA_CH_INTSTATUS_ENABLEREG_ENABLE_CH_SRC_SUSPENDED_INTSTAT_POS  28U
#define DMA_CH_INTSTATUS_ENABLEREG_ENABLE_CH_LOCK_CLEARED_INTSTAT_MASK  0x08000000U
#define DMA_CH_INTSTATUS_ENABLEREG_ENABLE_CH_LOCK_CLEARED_INTSTAT_POS  27U
#define DMA_CH_INTSTATUS_ENABLEREG_ENABLE_SLVIF_WRPARITY_ERR_INTSTAT_MASK  0x02000000U
#define DMA_CH_INTSTATUS_ENABLEREG_ENABLE_SLVIF_WRPARITY_ERR_INTSTAT_POS  25U
#define DMA_CH_INTSTATUS_ENABLEREG_ENABLE_SLVIF_WRONHOLD_ERR_INTSTAT_MASK  0x00200000U
#define DMA_CH_INTSTATUS_ENABLEREG_ENABLE_SLVIF_WRONHOLD_ERR_INTSTAT_POS  21U
#define  DMA_CH_INTSTATUS_ENABLEREG_ENABLE_SLVIF_SHADOWREG_WRON_VALID_ERR_INTSTAT_MASK  0x00100000U
#define  DMA_CH_INTSTATUS_ENABLEREG_ENABLE_SLVIF_SHADOWREG_WRON_VALID_ERR_INTSTAT_POS  20U
#define DMA_CH_INTSTATUS_ENABLEREG_ENABLE_SLVIF_WRONCHEN_ERR_INTSTAT_MASK  0x00080000U
#define DMA_CH_INTSTATUS_ENABLEREG_ENABLE_SLVIF_WRONCHEN_ERR_INTSTAT_POS  19U
#define DMA_CH_INTSTATUS_ENABLEREG_ENABLE_SLVIF_RD2RWO_ERR_INTSTAT_MASK  0x00040000U
#define DMA_CH_INTSTATUS_ENABLEREG_ENABLE_SLVIF_RD2RWO_ERR_INTSTAT_POS  18U
#define DMA_CH_INTSTATUS_ENABLEREG_ENABLE_SLVIF_WR2RO_ERR_INTSTAT_MASK  0x00020000U
#define DMA_CH_INTSTATUS_ENABLEREG_ENABLE_SLVIF_WR2RO_ERR_INTSTAT_POS  17U
#define DMA_CH_INTSTATUS_ENABLEREG_ENABLE_SLVIF_DEC_ERR_INTSTAT_MASK  0x00010000U
#define DMA_CH_INTSTATUS_ENABLEREG_ENABLE_SLVIF_DEC_ERR_INTSTAT_POS  16U
#define DMA_CH_INTSTATUS_ENABLEREG_ENABLE_SLVIF_MULTIBLKTYPE_ERR_INTSTAT_MASK  0x00004000U
#define DMA_CH_INTSTATUS_ENABLEREG_ENABLE_SLVIF_MULTIBLKTYPE_ERR_INTSTAT_POS  14U
#define  DMA_CH_INTSTATUS_ENABLEREG_ENABLE_SHADOWREG_OR_LLI_INVALID_ERR_INTSTAT_MASK  0x00002000U
#define  DMA_CH_INTSTATUS_ENABLEREG_ENABLE_SHADOWREG_OR_LLI_INVALID_ERR_INTSTAT_POS  13U
#define DMA_CH_INTSTATUS_ENABLEREG_ENABLE_LLI_WR_SLV_ERR_INTSTAT_MASK  0x00001000U
#define DMA_CH_INTSTATUS_ENABLEREG_ENABLE_LLI_WR_SLV_ERR_INTSTAT_POS  12U
#define DMA_CH_INTSTATUS_ENABLEREG_ENABLE_LLI_RD_SLV_ERR_INTSTAT_MASK  0x00000800U
#define DMA_CH_INTSTATUS_ENABLEREG_ENABLE_LLI_RD_SLV_ERR_INTSTAT_POS  11U
#define DMA_CH_INTSTATUS_ENABLEREG_ENABLE_LLI_WR_DEC_ERR_INTSTAT_MASK  0x00000400U
#define DMA_CH_INTSTATUS_ENABLEREG_ENABLE_LLI_WR_DEC_ERR_INTSTAT_POS  10U
#define DMA_CH_INTSTATUS_ENABLEREG_ENABLE_LLI_RD_DEC_ERR_INTSTAT_MASK  0x00000200U
#define DMA_CH_INTSTATUS_ENABLEREG_ENABLE_LLI_RD_DEC_ERR_INTSTAT_POS  9U
#define DMA_CH_INTSTATUS_ENABLEREG_ENABLE_DST_SLV_ERR_INTSTAT_MASK  0x00000100U
#define DMA_CH_INTSTATUS_ENABLEREG_ENABLE_DST_SLV_ERR_INTSTAT_POS  8U
#define DMA_CH_INTSTATUS_ENABLEREG_ENABLE_SRC_SLV_ERR_INTSTAT_MASK  0x00000080U
#define DMA_CH_INTSTATUS_ENABLEREG_ENABLE_SRC_SLV_ERR_INTSTAT_POS  7U
#define DMA_CH_INTSTATUS_ENABLEREG_ENABLE_DST_DEC_ERR_INTSTAT_MASK  0x00000040U
#define DMA_CH_INTSTATUS_ENABLEREG_ENABLE_DST_DEC_ERR_INTSTAT_POS  6U
#define DMA_CH_INTSTATUS_ENABLEREG_ENABLE_SRC_DEC_ERR_INTSTAT_MASK  0x00000020U
#define DMA_CH_INTSTATUS_ENABLEREG_ENABLE_SRC_DEC_ERR_INTSTAT_POS  5U
#define DMA_CH_INTSTATUS_ENABLEREG_ENABLE_DST_TRANSCOMP_INTSTAT_MASK  0x00000010U
#define DMA_CH_INTSTATUS_ENABLEREG_ENABLE_DST_TRANSCOMP_INTSTAT_POS  4U
#define DMA_CH_INTSTATUS_ENABLEREG_ENABLE_SRC_TRANSCOMP_INTSTAT_MASK  0x00000008U
#define DMA_CH_INTSTATUS_ENABLEREG_ENABLE_SRC_TRANSCOMP_INTSTAT_POS  3U
#define TFR_DONE_MASK  0x00000002U
#define DMA_CH_INTSTATUS_ENABLEREG_ENABLE_DMA_TFR_DONE_INTSTAT_POS  1U
#define DMA_CH_INTSTATUS_ENABLEREG_ENABLE_BLOCK_TFR_DONE_INTSTAT_MASK  0x00000001U
#define DMA_CH_INTSTATUS_ENABLEREG_ENABLE_BLOCK_TFR_DONE_INTSTAT_POS  0U

/* Bit fields of CH_INTSTATUS register */
#define DMA_CH_INTSTATUS_ECC_PROT_UIDMEM_UNCORRERR_INTSTAT_MASK  0x800000000U
#define DMA_CH_INTSTATUS_ECC_PROT_UIDMEM_UNCORRERR_INTSTAT_POS  35U
#define DMA_CH_INTSTATUS_ECC_PROT_UIDMEM_CORRERR_INTSTAT_MASK  0x400000000U
#define DMA_CH_INTSTATUS_ECC_PROT_UIDMEM_CORRERR_INTSTAT_POS  34U
#define DMA_CH_INTSTATUS_ECC_PROT_CHMEM_UNCORRERR_INTSTAT_MASK  0x200000000U
#define DMA_CH_INTSTATUS_ECC_PROT_CHMEM_UNCORRERR_INTSTAT_POS  33U
#define DMA_CH_INTSTATUS_ECC_PROT_CHMEM_CORRERR_INTSTAT_MASK  0x100000000U
#define DMA_CH_INTSTATUS_ECC_PROT_CHMEM_CORRERR_INTSTAT_POS  32U
#define DMA_CH_INTSTATUS_CH_ABORTED_INTSTAT_MASK  0x80000000U
#define DMA_CH_INTSTATUS_CH_ABORTED_INTSTAT_POS  31U
#define DMA_CH_INTSTATUS_CH_DISABLED_INTSTAT_MASK  0x40000000U
#define DMA_CH_INTSTATUS_CH_DISABLED_INTSTAT_POS  30U
#define DMA_CH_INTSTATUS_CH_SUSPENDED_INTSTAT_MASK  0x20000000U
#define DMA_CH_INTSTATUS_CH_SUSPENDED_INTSTAT_POS  29U
#define DMA_CH_INTSTATUS_CH_SRC_SUSPENDED_INTSTAT_MASK  0x10000000U
#define DMA_CH_INTSTATUS_CH_SRC_SUSPENDED_INTSTAT_POS  28U
#define DMA_CH_INTSTATUS_CH_LOCK_CLEARED_INTSTAT_MASK  0x08000000U
#define DMA_CH_INTSTATUS_CH_LOCK_CLEARED_INTSTAT_POS  27U
#define DMA_CH_INTSTATUS_SLVIF_WRPARITY_ERR_INTSTAT_MASK  0x02000000U
#define DMA_CH_INTSTATUS_SLVIF_WRPARITY_ERR_INTSTAT_POS  25U
#define DMA_CH_INTSTATUS_SLVIF_WRONHOLD_ERR_INTSTAT_MASK  0x00200000U
#define DMA_CH_INTSTATUS_SLVIF_WRONHOLD_ERR_INTSTAT_POS  21U
#define DMA_CH_INTSTATUS_SLVIF_SHADOWREG_WRON_VALID_ERR_INTSTAT_MASK  0x00100000U
#define DMA_CH_INTSTATUS_SLVIF_SHADOWREG_WRON_VALID_ERR_INTSTAT_POS  20U
#define DMA_CH_INTSTATUS_SLVIF_WRONCHEN_ERR_INTSTAT_MASK  0x00080000U
#define DMA_CH_INTSTATUS_SLVIF_WRONCHEN_ERR_INTSTAT_POS  19U
#define DMA_CH_INTSTATUS_SLVIF_RD2RWO_ERR_INTSTAT_MASK  0x00040000U
#define DMA_CH_INTSTATUS_SLVIF_RD2RWO_ERR_INTSTAT_POS  18U
#define DMA_CH_INTSTATUS_SLVIF_WR2RO_ERR_INTSTAT_MASK  0x00020000U
#define DMA_CH_INTSTATUS_SLVIF_WR2RO_ERR_INTSTAT_POS  17U
#define DMA_CH_INTSTATUS_SLVIF_DEC_ERR_INTSTAT_MASK  0x00010000U
#define DMA_CH_INTSTATUS_SLVIF_DEC_ERR_INTSTAT_POS  16U
#define DMA_CH_INTSTATUS_SLVIF_MULTIBLKTYPE_ERR_INTSTAT_MASK  0x00004000U
#define DMA_CH_INTSTATUS_SLVIF_MULTIBLKTYPE_ERR_INTSTAT_POS  14U
#define DMA_CH_INTSTATUS_SHADOWREG_OR_LLI_INVALID_ERR_INTSTAT_MASK  0x00002000U
#define DMA_CH_INTSTATUS_SHADOWREG_OR_LLI_INVALID_ERR_INTSTAT_POS  13U
#define DMA_CH_INTSTATUS_LLI_WR_SLV_ERR_INTSTAT_MASK  0x00001000U
#define DMA_CH_INTSTATUS_LLI_WR_SLV_ERR_INTSTAT_POS  12U
#define DMA_CH_INTSTATUS_LLI_RD_SLV_ERR_INTSTAT_MASK  0x00000800U
#define DMA_CH_INTSTATUS_LLI_RD_SLV_ERR_INTSTAT_POS  11U
#define DMA_CH_INTSTATUS_LLI_WR_DEC_ERR_INTSTAT_MASK  0x00000400U
#define DMA_CH_INTSTATUS_LLI_WR_DEC_ERR_INTSTAT_POS  10U
#define DMA_CH_INTSTATUS_LLI_RD_DEC_ERR_INTSTAT_MASK  0x00000200U
#define DMA_CH_INTSTATUS_LLI_RD_DEC_ERR_INTSTAT_POS  9U
#define DMA_CH_INTSTATUS_DST_SLV_ERR_INTSTAT_MASK  0x00000100U
#define DMA_CH_INTSTATUS_DST_SLV_ERR_INTSTAT_POS  8U
#define DMA_CH_INTSTATUS_SRC_SLV_ERR_INTSTAT_MASK  0x00000080U
#define DMA_CH_INTSTATUS_SRC_SLV_ERR_INTSTAT_POS  7U
#define DMA_CH_INTSTATUS_DST_DEC_ERR_INTSTAT_MASK  0x00000040U
#define DMA_CH_INTSTATUS_DST_DEC_ERR_INTSTAT_POS  6U
#define DMA_CH_INTSTATUS_SRC_DEC_ERR_INTSTAT_MASK  0x00000020U
#define DMA_CH_INTSTATUS_SRC_DEC_ERR_INTSTAT_POS  5U
#define DMA_CH_INTSTATUS_DST_TRANSCOMP_INTSTAT_MASK  0x00000010U
#define DMA_CH_INTSTATUS_DST_TRANSCOMP_INTSTAT_POS  4U
#define DMA_CH_INTSTATUS_SRC_TRANSCOMP_INTSTAT_MASK  0x00000008U
#define DMA_CH_INTSTATUS_SRC_TRANSCOMP_INTSTAT_POS  3U
#define DMA_CH_INTSTATUS_DMA_TFR_DONE_INTSTAT_MASK  0x00000002U
#define DMA_CH_INTSTATUS_DMA_TFR_DONE_INTSTAT_POS  1U
#define DMA_CH_INTSTATUS_BLOCK_TFR_DONE_INTSTAT_MASK  0x00000001U
#define DMA_CH_INTSTATUS_BLOCK_TFR_DONE_INTSTAT_POS  0U

/* Bit fields of CH_INTSIGNAL_ENABLEREG register */
#define  DMA_CH_INTSIGNAL_ENABLEREG_ENABLE_ECC_PROT_UIDMEM_UNCORRERR_INTSIGNAL_MASK  0x800000000U
#define  DMA_CH_INTSIGNAL_ENABLEREG_ENABLE_ECC_PROT_UIDMEM_UNCORRERR_INTSIGNAL_POS  35U
#define DMA_CH_INTSIGNAL_ENABLEREG_ENABLE_ECC_PROT_UIDMEM_CORRERR_INTSIGNAL_MASK  0x400000000U
#define DMA_CH_INTSIGNAL_ENABLEREG_ENABLE_ECC_PROT_UIDMEM_CORRERR_INTSIGNAL_POS  34U
#define  DMA_CH_INTSIGNAL_ENABLEREG_ENABLE_ECC_PROT_CHMEM_UNCORRERR_INTSIGNAL_MASK  0x200000000U
#define DMA_CH_INTSIGNAL_ENABLEREG_ENABLE_ECC_PROT_CHMEM_UNCORRERR_INTSIGNAL_POS  33U
#define DMA_CH_INTSIGNAL_ENABLEREG_ENABLE_ECC_PROT_CHMEM_CORRERR_INTSIGNAL_MASK  0x100000000U
#define DMA_CH_INTSIGNAL_ENABLEREG_ENABLE_ECC_PROT_CHMEM_CORRERR_INTSIGNAL_POS  32U
#define DMA_CH_INTSIGNAL_ENABLEREG_ENABLE_CH_ABORTED_INTSIGNAL_MASK  0x80000000U
#define DMA_CH_INTSIGNAL_ENABLEREG_ENABLE_CH_ABORTED_INTSIGNAL_POS  31U
#define DMA_CH_INTSIGNAL_ENABLEREG_ENABLE_CH_DISABLED_INTSIGNAL_MASK  0x40000000U
#define DMA_CH_INTSIGNAL_ENABLEREG_ENABLE_CH_DISABLED_INTSIGNAL_POS  30U
#define DMA_CH_INTSIGNAL_ENABLEREG_ENABLE_CH_SUSPENDED_INTSIGNAL_MASK  0x20000000U
#define DMA_CH_INTSIGNAL_ENABLEREG_ENABLE_CH_SUSPENDED_INTSIGNAL_POS  29U
#define DMA_CH_INTSIGNAL_ENABLEREG_ENABLE_CH_SRC_SUSPENDED_INTSIGNAL_MASK  0x10000000U
#define DMA_CH_INTSIGNAL_ENABLEREG_ENABLE_CH_SRC_SUSPENDED_INTSIGNAL_POS  28U
#define DMA_CH_INTSIGNAL_ENABLEREG_ENABLE_CH_LOCK_CLEARED_INTSIGNAL_MASK  0x08000000U
#define DMA_CH_INTSIGNAL_ENABLEREG_ENABLE_CH_LOCK_CLEARED_INTSIGNAL_POS  27U
#define DMA_CH_INTSIGNAL_ENABLEREG_ENABLE_SLVIF_WRPARITY_ERR_INTSIGNAL_MASK  0x02000000U
#define DMA_CH_INTSIGNAL_ENABLEREG_ENABLE_SLVIF_WRPARITY_ERR_INTSIGNAL_POS  25U
#define DMA_CH_INTSIGNAL_ENABLEREG_ENABLE_SLVIF_WRONHOLD_ERR_INTSIGNAL_MASK  0x00200000U
#define DMA_CH_INTSIGNAL_ENABLEREG_ENABLE_SLVIF_WRONHOLD_ERR_INTSIGNAL_POS  21U
#define  DMA_CH_INTSIGNAL_ENABLEREG_ENABLE_SLVIF_SHADOWREG_WRON_VALID_ERR_INTSIGNAL_MASK  0x00100000U
#define  DMA_CH_INTSIGNAL_ENABLEREG_ENABLE_SLVIF_SHADOWREG_WRON_VALID_ERR_INTSIGNAL_POS  20U
#define DMA_CH_INTSIGNAL_ENABLEREG_ENABLE_SLVIF_WRONCHEN_ERR_INTSIGNAL_MASK  0x00080000U
#define DMA_CH_INTSIGNAL_ENABLEREG_ENABLE_SLVIF_WRONCHEN_ERR_INTSIGNAL_POS  19U
#define DMA_CH_INTSIGNAL_ENABLEREG_ENABLE_SLVIF_RD2RWO_ERR_INTSIGNAL_MASK  0x00040000U
#define DMA_CH_INTSIGNAL_ENABLEREG_ENABLE_SLVIF_RD2RWO_ERR_INTSIGNAL_POS  18U
#define DMA_CH_INTSIGNAL_ENABLEREG_ENABLE_SLVIF_WR2RO_ERR_INTSIGNAL_MASK  0x00020000U
#define DMA_CH_INTSIGNAL_ENABLEREG_ENABLE_SLVIF_WR2RO_ERR_INTSIGNAL_POS  17U
#define DMA_CH_INTSIGNAL_ENABLEREG_ENABLE_SLVIF_DEC_ERR_INTSIGNAL_MASK  0x00010000U
#define DMA_CH_INTSIGNAL_ENABLEREG_ENABLE_SLVIF_DEC_ERR_INTSIGNAL_POS  16U
#define DMA_CH_INTSIGNAL_ENABLEREG_ENABLE_SLVIF_MULTIBLKTYPE_ERR_INTSIGNAL_MASK  0x00004000U
#define DMA_CH_INTSIGNAL_ENABLEREG_ENABLE_SLVIF_MULTIBLKTYPE_ERR_INTSIGNAL_POS  14U
#define  DMA_CH_INTSIGNAL_ENABLEREG_ENABLE_SHADOWREG_OR_LLI_INVALID_ERR_INTSIGNAL_MASK  0x00002000U
#define  DMA_CH_INTSIGNAL_ENABLEREG_ENABLE_SHADOWREG_OR_LLI_INVALID_ERR_INTSIGNAL_POS  13U
#define DMA_CH_INTSIGNAL_ENABLEREG_ENABLE_LLI_WR_SLV_ERR_INTSIGNAL_MASK  0x00001000U
#define DMA_CH_INTSIGNAL_ENABLEREG_ENABLE_LLI_WR_SLV_ERR_INTSIGNAL_POS  12U
#define DMA_CH_INTSIGNAL_ENABLEREG_ENABLE_LLI_RD_SLV_ERR_INTSIGNAL_MASK  0x00000800U
#define DMA_CH_INTSIGNAL_ENABLEREG_ENABLE_LLI_RD_SLV_ERR_INTSIGNAL_POS  11U
#define DMA_CH_INTSIGNAL_ENABLEREG_ENABLE_LLI_WR_DEC_ERR_INTSIGNAL_MASK  0x00000400U
#define DMA_CH_INTSIGNAL_ENABLEREG_ENABLE_LLI_WR_DEC_ERR_INTSIGNAL_POS  10U
#define DMA_CH_INTSIGNAL_ENABLEREG_ENABLE_LLI_RD_DEC_ERR_INTSIGNAL_MASK  0x00000200U
#define DMA_CH_INTSIGNAL_ENABLEREG_ENABLE_LLI_RD_DEC_ERR_INTSIGNAL_POS  9U
#define DMA_CH_INTSIGNAL_ENABLEREG_ENABLE_DST_SLV_ERR_INTSIGNAL_MASK  0x00000100U
#define DMA_CH_INTSIGNAL_ENABLEREG_ENABLE_DST_SLV_ERR_INTSIGNAL_POS  8U
#define DMA_CH_INTSIGNAL_ENABLEREG_ENABLE_SRC_SLV_ERR_INTSIGNAL_MASK  0x00000080U
#define DMA_CH_INTSIGNAL_ENABLEREG_ENABLE_SRC_SLV_ERR_INTSIGNAL_POS  7U
#define DMA_CH_INTSIGNAL_ENABLEREG_ENABLE_DST_DEC_ERR_INTSIGNAL_MASK  0x00000040U
#define DMA_CH_INTSIGNAL_ENABLEREG_ENABLE_DST_DEC_ERR_INTSIGNAL_POS  6U
#define DMA_CH_INTSIGNAL_ENABLEREG_ENABLE_SRC_DEC_ERR_INTSIGNAL_MASK  0x00000020U
#define DMA_CH_INTSIGNAL_ENABLEREG_ENABLE_SRC_DEC_ERR_INTSIGNAL_POS  5U
#define DMA_CH_INTSIGNAL_ENABLEREG_ENABLE_DST_TRANSCOMP_INTSIGNAL_MASK  0x00000010U
#define DMA_CH_INTSIGNAL_ENABLEREG_ENABLE_DST_TRANSCOMP_INTSIGNAL_POS  4U
#define DMA_CH_INTSIGNAL_ENABLEREG_ENABLE_SRC_TRANSCOMP_INTSIGNAL_MASK  0x00000008U
#define DMA_CH_INTSIGNAL_ENABLEREG_ENABLE_SRC_TRANSCOMP_INTSIGNAL_POS  3U
#define DMA_CH_INTSIGNAL_ENABLEREG_ENABLE_DMA_TFR_DONE_INTSIGNAL_MASK  0x00000002U
#define DMA_CH_INTSIGNAL_ENABLEREG_ENABLE_DMA_TFR_DONE_INTSIGNAL_POS  1U
#define DMA_CH_INTSIGNAL_ENABLEREG_ENABLE_BLOCK_TFR_DONE_INTSIGNAL_MASK  0x00000001U
#define DMA_CH_INTSIGNAL_ENABLEREG_ENABLE_BLOCK_TFR_DONE_INTSIGNAL_POS  0U

/* Bit fields of CH_INTCLEARREG register */
#define DMA_CH_INTCLEARREG_CLEAR_ECC_PROT_UIDMEM_UNCORRERR_INTSTAT_MASK  0x800000000U
#define DMA_CH_INTCLEARREG_CLEAR_ECC_PROT_UIDMEM_UNCORRERR_INTSTAT_POS  35U
#define DMA_CH_INTCLEARREG_CLEAR_ECC_PROT_UIDMEM_CORRERR_INTSTAT_MASK  0x400000000U
#define DMA_CH_INTCLEARREG_CLEAR_ECC_PROT_UIDMEM_CORRERR_INTSTAT_POS  34U
#define DMA_CH_INTCLEARREG_CLEAR_ECC_PROT_CHMEM_UNCORRERR_INTSTAT_MASK  0x200000000U
#define DMA_CH_INTCLEARREG_CLEAR_ECC_PROT_CHMEM_UNCORRERR_INTSTAT_POS  33U
#define DMA_CH_INTCLEARREG_CLEAR_ECC_PROT_CHMEM_CORRERR_INTSTAT_MASK  0x100000000U
#define DMA_CH_INTCLEARREG_CLEAR_ECC_PROT_CHMEM_CORRERR_INTSTAT_POS  32U
#define DMA_CH_INTCLEARREG_CLEAR_CH_ABORTED_INTSTAT_MASK  0x80000000U
#define DMA_CH_INTCLEARREG_CLEAR_CH_ABORTED_INTSTAT_POS  31U
#define DMA_CH_INTCLEARREG_CLEAR_CH_DISABLED_INTSTAT_MASK  0x40000000U
#define DMA_CH_INTCLEARREG_CLEAR_CH_DISABLED_INTSTAT_POS  30U
#define DMA_CH_INTCLEARREG_CLEAR_CH_SUSPENDED_INTSTAT_MASK  0x20000000U
#define DMA_CH_INTCLEARREG_CLEAR_CH_SUSPENDED_INTSTAT_POS  29U
#define DMA_CH_INTCLEARREG_CLEAR_CH_SRC_SUSPENDED_INTSTAT_MASK  0x10000000U
#define DMA_CH_INTCLEARREG_CLEAR_CH_SRC_SUSPENDED_INTSTAT_POS  28U
#define DMA_CH_INTCLEARREG_CLEAR_CH_LOCK_CLEARED_INTSTAT_MASK  0x08000000U
#define DMA_CH_INTCLEARREG_CLEAR_CH_LOCK_CLEARED_INTSTAT_POS  27U
#define DMA_CH_INTCLEARREG_CLEAR_SLVIF_WRPARITY_ERR_INTSTAT_MASK  0x02000000U
#define DMA_CH_INTCLEARREG_CLEAR_SLVIF_WRPARITY_ERR_INTSTAT_POS  25U
#define DMA_CH_INTCLEARREG_CLEAR_SLVIF_WRONHOLD_ERR_INTSTAT_MASK  0x00200000U
#define DMA_CH_INTCLEARREG_CLEAR_SLVIF_WRONHOLD_ERR_INTSTAT_POS  21U
#define DMA_CH_INTCLEARREG_CLEAR_SLVIF_SHADOWREG_WRON_VALID_ERR_INTSTAT_MASK  0x00100000U
#define DMA_CH_INTCLEARREG_CLEAR_SLVIF_SHADOWREG_WRON_VALID_ERR_INTSTAT_POS  20U
#define DMA_CH_INTCLEARREG_CLEAR_SLVIF_WRONCHEN_ERR_INTSTAT_MASK  0x00080000U
#define DMA_CH_INTCLEARREG_CLEAR_SLVIF_WRONCHEN_ERR_INTSTAT_POS  19U
#define DMA_CH_INTCLEARREG_CLEAR_SLVIF_RD2RWO_ERR_INTSTAT_MASK  0x00040000U
#define DMA_CH_INTCLEARREG_CLEAR_SLVIF_RD2RWO_ERR_INTSTAT_POS  18U
#define DMA_CH_INTCLEARREG_CLEAR_SLVIF_WR2RO_ERR_INTSTAT_MASK  0x00020000U
#define DMA_CH_INTCLEARREG_CLEAR_SLVIF_WR2RO_ERR_INTSTAT_POS  17U
#define DMA_CH_INTCLEARREG_CLEAR_SLVIF_DEC_ERR_INTSTAT_MASK  0x00010000U
#define DMA_CH_INTCLEARREG_CLEAR_SLVIF_DEC_ERR_INTSTAT_POS  16U
#define DMA_CH_INTCLEARREG_CLEAR_SLVIF_MULTIBLKTYPE_ERR_INTSTAT_MASK  0x00004000U
#define DMA_CH_INTCLEARREG_CLEAR_SLVIF_MULTIBLKTYPE_ERR_INTSTAT_POS  14U
#define DMA_CH_INTCLEARREG_CLEAR_SHADOWREG_OR_LLI_INVALID_ERR_INTSTAT_MASK  0x00002000U
#define DMA_CH_INTCLEARREG_CLEAR_SHADOWREG_OR_LLI_INVALID_ERR_INTSTAT_POS  13U
#define DMA_CH_INTCLEARREG_CLEAR_LLI_WR_SLV_ERR_INTSTAT_MASK  0x00001000U
#define DMA_CH_INTCLEARREG_CLEAR_LLI_WR_SLV_ERR_INTSTAT_POS  12U
#define DMA_CH_INTCLEARREG_CLEAR_LLI_RD_SLV_ERR_INTSTAT_MASK  0x00000800U
#define DMA_CH_INTCLEARREG_CLEAR_LLI_RD_SLV_ERR_INTSTAT_POS  11U
#define DMA_CH_INTCLEARREG_CLEAR_LLI_WR_DEC_ERR_INTSTAT_MASK  0x00000400U
#define DMA_CH_INTCLEARREG_CLEAR_LLI_WR_DEC_ERR_INTSTAT_POS  10U
#define DMA_CH_INTCLEARREG_CLEAR_LLI_RD_DEC_ERR_INTSTAT_MASK  0x00000200U
#define DMA_CH_INTCLEARREG_CLEAR_LLI_RD_DEC_ERR_INTSTAT_POS  9U
#define DMA_CH_INTCLEARREG_CLEAR_DST_SLV_ERR_INTSTAT_MASK  0x00000100U
#define DMA_CH_INTCLEARREG_CLEAR_DST_SLV_ERR_INTSTAT_POS  8U
#define DMA_CH_INTCLEARREG_CLEAR_SRC_SLV_ERR_INTSTAT_MASK  0x00000080U
#define DMA_CH_INTCLEARREG_CLEAR_SRC_SLV_ERR_INTSTAT_POS  7U
#define DMA_CH_INTCLEARREG_CLEAR_DST_DEC_ERR_INTSTAT_MASK  0x00000040U
#define DMA_CH_INTCLEARREG_CLEAR_DST_DEC_ERR_INTSTAT_POS  6U
#define DMA_CH_INTCLEARREG_CLEAR_SRC_DEC_ERR_INTSTAT_MASK  0x00000020U
#define DMA_CH_INTCLEARREG_CLEAR_SRC_DEC_ERR_INTSTAT_POS  5U
#define DMA_CH_INTCLEARREG_CLEAR_DST_TRANSCOMP_INTSTAT_MASK  0x00000010U
#define DMA_CH_INTCLEARREG_CLEAR_DST_TRANSCOMP_INTSTAT_POS  4U
#define DMA_CH_INTCLEARREG_CLEAR_SRC_TRANSCOMP_INTSTAT_MASK  0x00000008U
#define DMA_CH_INTCLEARREG_CLEAR_SRC_TRANSCOMP_INTSTAT_POS  3U
#define DMA_CH_INTCLEARREG_CLEAR_DMA_TFR_DONE_INTSTAT_MASK  0x00000002U
#define DMA_CH_INTCLEARREG_CLEAR_DMA_TFR_DONE_INTSTAT_POS  1U
#define DMA_CH_INTCLEARREG_CLEAR_BLOCK_TFR_DONE_INTSTAT_MASK  0x00000001U
#define DMA_CH_INTCLEARREG_CLEAR_BLOCK_TFR_DONE_INTSTAT_POS  0U

/*Common defines for all channel ends */

/* DW_axi_dmac Channel x Source Address Register */
#define DMA_CH1_SAR  0x0100U
/* DW_axi_dmac Channel x Destination Address Register */
#define DMA_CH1_DAR  0x0108U
/* DW_axi_dmac Channel x Block Transfer Size Register */
#define DMA_CH1_BLOCK_TS  0x0110U
/* DW_axi_dmac Channel x Control Register */
#define DMA_CH1_CTL  0x0118U
/* DW_axi_dmac Channel x Configuration Register 2 */
#define DMA_CH1_CFG2  0x0120U
/* DW_axi_dmac Channel x Linked List Pointer Register */
#define DMA_CH1_LLP  0x0128U
/* DW_axi_dmac Channel x Status Register */
#define DMA_CH1_STATUSREG  0x0130U
/* DW_axi_dmac Channel x Software Handshake Source Register */
#define DMA_CH1_SWHSSRCREG  0x0138U
/* DW_axi_dmac Channel x Software Handshake Destination Register */
#define DMA_CH1_SWHSDSTREG  0x0140U
/* DW_axi_dmac Channel x Block Transfer Resume Request Register */
#define DMA_CH1_BLK_TFR_RESUMEREQREG  0x0148U
/* DW_axi_dmac Channel x AXI ID Register */
#define DMA_CH1_AXI_IDREG  0x0150U
/* DW_axi_dmac Channel x AXI QoS Register */
#define DMA_CH1_AXI_QOSREG  0x0158U
/* DW_axi_dmac Channel x Interrupt Status Enable Register */
#define DMA_CH1_INTSTATUS_ENABLEREG  0x0180U
/* DW_axi_dmac Channel x Interrupt Status Register */
#define DMA_CH1_INTSTATUS  0x0188U
/* DW_axi_dmac Channel x Interrupt Signal Enable Register */
#define DMA_CH1_INTSIGNAL_ENABLEREG  0x0190U
/* DW_axi_dmac Channel x Interrupt Status Clear Register */
#define DMA_CH1_INTCLEARREG  0x0198U
/* DW_axi_dmac Channel $i Source Address Register */
#define DMA_CH2_SAR  0x0200U
/* DW_axi_dmac Channel $i Destination Address Register */
#define DMA_CH2_DAR  0x0208U
/* DW_axi_dmac Channel $i Block Transfer Size Register */
#define DMA_CH2_BLOCK_TS  0x0210U
/* DW_axi_dmac Channel $i Control Register */
#define DMA_CH2_CTL  0x0218U
/* DW_axi_dmac Channel $i Configuration Register 2 */
#define DMA_CH2_CFG2  0x0220U
/* DW_axi_dmac Channel $i Linked List Pointer Register */
#define DMA_CH2_LLP  0x0228U
/* DW_axi_dmac Channel $i Status Register */
#define DMA_CH2_STATUSREG  0x0230U
/* DW_axi_dmac Channel $i Software Handshake Source Register */
#define DMA_CH2_SWHSSRCREG  0x0238U
/* DW_axi_dmac Channel $i Software Handshake Destination Register */
#define DMA_CH2_SWHSDSTREG  0x0240U
/* DW_axi_dmac Channel $i Block Transfer Resume Request Register */
#define DMA_CH2_BLK_TFR_RESUMEREQREG  0x0248U
/* DW_axi_dmac Channel $i AXI ID Register */
#define DMA_CH2_AXI_IDREG  0x0250U
/* DW_axi_dmac Channel $i AXI QoS Register */
#define DMA_CH2_AXI_QOSREG  0x0258U
/* DW_axi_dmac Channel $i Interrupt Status Enable Register */
#define DMA_CH2_INTSTATUS_ENABLEREG  0x0280U
/* DW_axi_dmac Channel $i Interrupt Status Register */
#define DMA_CH2_INTSTATUS  0x0288U
/* DW_axi_dmac Channel $i Interrupt Signal Enable Register */
#define DMA_CH2_INTSIGNAL_ENABLEREG  0x0290U
/* DW_axi_dmac Channel $i Interrupt Status Clear Register */
#define DMA_CH2_INTCLEARREG  0x0298U
/* DW_axi_dmac Channel $i Source Address Register */
#define DMA_CH3_SAR  0x0300U
/* DW_axi_dmac Channel $i Destination Address Register */
#define DMA_CH3_DAR  0x0308U
/* DW_axi_dmac Channel $i Block Transfer Size Register */
#define DMA_CH3_BLOCK_TS  0x0310U
/* DW_axi_dmac Channel $i Control Register */
#define DMA_CH3_CTL  0x0318U
/* DW_axi_dmac Channel $i Configuration Register 2 */
#define DMA_CH3_CFG2  0x0320U
/* DW_axi_dmac Channel $i Linked List Pointer Register */
#define DMA_CH3_LLP  0x0328U
/* DW_axi_dmac Channel $i Status Register */
#define DMA_CH3_STATUSREG  0x0330U
/* DW_axi_dmac Channel $i Software Handshake Source Register */
#define DMA_CH3_SWHSSRCREG  0x0338U
/* DW_axi_dmac Channel $i Software Handshake Destination Register */
#define DMA_CH3_SWHSDSTREG  0x0340U
/* DW_axi_dmac Channel $i Block Transfer Resume Request Register */
#define DMA_CH3_BLK_TFR_RESUMEREQREG  0x0348U
/* DW_axi_dmac Channel $i AXI ID Register */
#define DMA_CH3_AXI_IDREG  0x0350U
/* DW_axi_dmac Channel $i AXI QoS Register */
#define DMA_CH3_AXI_QOSREG  0x0358U
/* DW_axi_dmac Channel $i Interrupt Status Enable Register */
#define DMA_CH3_INTSTATUS_ENABLEREG  0x0380U
/* DW_axi_dmac Channel $i Interrupt Status Register */
#define DMA_CH3_INTSTATUS  0x0388U
/* DW_axi_dmac Channel $i Interrupt Signal Enable Register */
#define DMA_CH3_INTSIGNAL_ENABLEREG  0x0390U
/* DW_axi_dmac Channel $i Interrupt Status Clear Register */
#define DMA_CH3_INTCLEARREG  0x0398U
/* DW_axi_dmac Channel $i Source Address Register */
#define DMA_CH4_SAR  0x0400U
/* DW_axi_dmac Channel $i Destination Address Register */
#define DMA_CH4_DAR  0x0408U
/* DW_axi_dmac Channel $i Block Transfer Size Register */
#define DMA_CH4_BLOCK_TS  0x0410U
/* DW_axi_dmac Channel $i Control Register */
#define DMA_CH4_CTL  0x0418U
/* DW_axi_dmac Channel $i Configuration Register 2 */
#define DMA_CH4_CFG2  0x0420U
/* DW_axi_dmac Channel $i Linked List Pointer Register */
#define DMA_CH4_LLP  0x0428U
/* DW_axi_dmac Channel $i Status Register */
#define DMA_CH4_STATUSREG  0x0430U
/* DW_axi_dmac Channel $i Software Handshake Source Register */
#define DMA_CH4_SWHSSRCREG  0x0438U
/* DW_axi_dmac Channel $i Software Handshake Destination Register */
#define DMA_CH4_SWHSDSTREG  0x0440U
/* DW_axi_dmac Channel $i Block Transfer Resume Request Register */
#define DMA_CH4_BLK_TFR_RESUMEREQREG  0x0448U
/* DW_axi_dmac Channel $i AXI ID Register */
#define DMA_CH4_AXI_IDREG  0x0450U
/* DW_axi_dmac Channel $i AXI QoS Register */
#define DMA_CH4_AXI_QOSREG  0x0458U
/* DW_axi_dmac Channel $i Interrupt Status Enable Register */
#define DMA_CH4_INTSTATUS_ENABLEREG  0x0480U
/* DW_axi_dmac Channel $i Interrupt Status Register */
#define DMA_CH4_INTSTATUS  0x0488U
/* DW_axi_dmac Channel $i Interrupt Signal Enable Register */
#define DMA_CH4_INTSIGNAL_ENABLEREG  0x0490U
/* DW_axi_dmac Channel $i Interrupt Status Clear Register */
#define DMA_CH4_INTCLEARREG  0x0498U

/* Bit fields of DMAC_IDREG register */
#define DMA_DMAC_IDREG_DMAC_ID_MASK  0xFFFFFFFFU
#define DMA_DMAC_IDREG_DMAC_ID_POS  0U

/* Bit fields of DMAC_COMPVERREG register */
#define DMA_DMAC_COMPVERREG_DMAC_COMPVER_MASK  0xFFFFFFFFU
#define DMA_DMAC_COMPVERREG_DMAC_COMPVER_POS  0U

/* Bit fields of DMAC_CFGREG register */
#define DMA_DMAC_CFGREG_INT_EN_MASK  0x00000002U
#define DMA_DMAC_CFGREG_INT_EN_POS  1U
#define DMA_DMAC_CFGREG_DMAC_EN_MASK  0x00000001U
#define DMA_DMAC_CFGREG_DMAC_EN_POS  0U

/* Bit fields of DMAC_CHENREG register */
#define DMA_DMAC_CHENREG_CH8_ABORT_WE_MASK  0x800000000000U
#define DMA_DMAC_CHENREG_CH8_ABORT_WE_POS  47U
#define DMA_DMAC_CHENREG_CH7_ABORT_WE_MASK  0x400000000000U
#define DMA_DMAC_CHENREG_CH7_ABORT_WE_POS  46U
#define DMA_DMAC_CHENREG_CH6_ABORT_WE_MASK  0x200000000000U
#define DMA_DMAC_CHENREG_CH6_ABORT_WE_POS  45U
#define DMA_DMAC_CHENREG_CH5_ABORT_WE_MASK  0x100000000000U
#define DMA_DMAC_CHENREG_CH5_ABORT_WE_POS  44U
#define DMA_DMAC_CHENREG_CH4_ABORT_WE_MASK  0x80000000000U
#define DMA_DMAC_CHENREG_CH4_ABORT_WE_POS  43U
#define DMA_DMAC_CHENREG_CH3_ABORT_WE_MASK  0x40000000000U
#define DMA_DMAC_CHENREG_CH3_ABORT_WE_POS  42U
#define DMA_DMAC_CHENREG_CH2_ABORT_WE_MASK  0x20000000000U
#define DMA_DMAC_CHENREG_CH2_ABORT_WE_POS  41U
#define DMA_DMAC_CHENREG_CH1_ABORT_WE_MASK  0x10000000000U
#define DMA_DMAC_CHENREG_CH1_ABORT_WE_POS  40U
#define DMA_DMAC_CHENREG_CH8_ABORT_MASK  0x8000000000U
#define DMA_DMAC_CHENREG_CH8_ABORT_POS  39U
#define DMA_DMAC_CHENREG_CH7_ABORT_MASK  0x4000000000U
#define DMA_DMAC_CHENREG_CH7_ABORT_POS  38U
#define DMA_DMAC_CHENREG_CH6_ABORT_MASK  0x2000000000U
#define DMA_DMAC_CHENREG_CH6_ABORT_POS  37U
#define DMA_DMAC_CHENREG_CH5_ABORT_MASK  0x1000000000U
#define DMA_DMAC_CHENREG_CH5_ABORT_POS  36U
#define DMA_DMAC_CHENREG_CH4_ABORT_MASK  0x800000000U
#define DMA_DMAC_CHENREG_CH4_ABORT_POS  35U
#define DMA_DMAC_CHENREG_CH3_ABORT_MASK  0x400000000U
#define DMA_DMAC_CHENREG_CH3_ABORT_POS  34U
#define DMA_DMAC_CHENREG_CH2_ABORT_MASK  0x200000000U
#define DMA_DMAC_CHENREG_CH2_ABORT_POS  33U
#define DMA_DMAC_CHENREG_CH1_ABORT_MASK  0x100000000U
#define DMA_DMAC_CHENREG_CH1_ABORT_POS  32U
#define DMA_DMAC_CHENREG_CH8_SUSP_WE_MASK  0x80000000U
#define DMA_DMAC_CHENREG_CH8_SUSP_WE_POS  31U
#define DMA_DMAC_CHENREG_CH7_SUSP_WE_MASK  0x40000000U
#define DMA_DMAC_CHENREG_CH7_SUSP_WE_POS  30U
#define DMA_DMAC_CHENREG_CH6_SUSP_WE_MASK  0x20000000U
#define DMA_DMAC_CHENREG_CH6_SUSP_WE_POS  29U
#define DMA_DMAC_CHENREG_CH5_SUSP_WE_MASK  0x10000000U
#define DMA_DMAC_CHENREG_CH5_SUSP_WE_POS  28U
#define DMA_DMAC_CHENREG_CH4_SUSP_WE_MASK  0x08000000U
#define DMA_DMAC_CHENREG_CH4_SUSP_WE_POS  27U
#define DMA_DMAC_CHENREG_CH3_SUSP_WE_MASK  0x04000000U
#define DMA_DMAC_CHENREG_CH3_SUSP_WE_POS  26U
#define DMA_DMAC_CHENREG_CH2_SUSP_WE_MASK  0x02000000U
#define DMA_DMAC_CHENREG_CH2_SUSP_WE_POS  25U
#define DMA_DMAC_CHENREG_CH1_SUSP_WE_MASK  0x01000000U
#define DMA_DMAC_CHENREG_CH1_SUSP_WE_POS  24U
#define DMA_DMAC_CHENREG_CH8_SUSP_MASK  0x00800000U
#define DMA_DMAC_CHENREG_CH8_SUSP_POS  23U
#define DMA_DMAC_CHENREG_CH7_SUSP_MASK  0x00400000U
#define DMA_DMAC_CHENREG_CH7_SUSP_POS  22U
#define DMA_DMAC_CHENREG_CH6_SUSP_MASK  0x00200000U
#define DMA_DMAC_CHENREG_CH6_SUSP_POS  21U
#define DMA_DMAC_CHENREG_CH5_SUSP_MASK  0x00100000U
#define DMA_DMAC_CHENREG_CH5_SUSP_POS  20U
#define DMA_DMAC_CHENREG_CH4_SUSP_MASK  0x00080000U
#define DMA_DMAC_CHENREG_CH4_SUSP_POS  19U
#define DMA_DMAC_CHENREG_CH3_SUSP_MASK  0x00040000U
#define DMA_DMAC_CHENREG_CH3_SUSP_POS  18U
#define DMA_DMAC_CHENREG_CH2_SUSP_MASK  0x00020000U
#define DMA_DMAC_CHENREG_CH2_SUSP_POS  17U
#define DMA_DMAC_CHENREG_CH1_SUSP_MASK  0x00010000U
#define DMA_DMAC_CHENREG_CH1_SUSP_POS  16U
#define DMA_DMAC_CHENREG_CH8_EN_WE_MASK  0x00008000U
#define DMA_DMAC_CHENREG_CH8_EN_WE_POS  15U
#define DMA_DMAC_CHENREG_CH7_EN_WE_MASK  0x00004000U
#define DMA_DMAC_CHENREG_CH7_EN_WE_POS  14U
#define DMA_DMAC_CHENREG_CH6_EN_WE_MASK  0x00002000U
#define DMA_DMAC_CHENREG_CH6_EN_WE_POS  13U
#define DMA_DMAC_CHENREG_CH5_EN_WE_MASK  0x00001000U
#define DMA_DMAC_CHENREG_CH5_EN_WE_POS  12U
#define DMA_DMAC_CHENREG_CH4_EN_WE_MASK  0x00000800U
#define DMA_DMAC_CHENREG_CH4_EN_WE_POS  11U
#define DMA_DMAC_CHENREG_CH3_EN_WE_MASK  0x00000400U
#define DMA_DMAC_CHENREG_CH3_EN_WE_POS  10U
#define DMA_DMAC_CHENREG_CH2_EN_WE_MASK  0x00000200U
#define DMA_DMAC_CHENREG_CH2_EN_WE_POS  9U
#define DMA_DMAC_CHENREG_CH1_EN_WE_MASK  0x00000100U
#define DMA_DMAC_CHENREG_CH1_EN_WE_POS  8U
#define DMA_DMAC_CHENREG_CH8_EN_MASK  0x00000080U
#define DMA_DMAC_CHENREG_CH8_EN_POS  7U
#define DMA_DMAC_CHENREG_CH7_EN_MASK  0x00000040U
#define DMA_DMAC_CHENREG_CH7_EN_POS  6U
#define DMA_DMAC_CHENREG_CH6_EN_MASK  0x00000020U
#define DMA_DMAC_CHENREG_CH6_EN_POS  5U
#define DMA_DMAC_CHENREG_CH5_EN_MASK  0x00000010U
#define DMA_DMAC_CHENREG_CH5_EN_POS  4U
#define DMA_DMAC_CHENREG_CH4_EN_MASK  0x00000008U
#define DMA_DMAC_CHENREG_CH4_EN_POS  3U
#define DMA_DMAC_CHENREG_CH3_EN_MASK  0x00000004U
#define DMA_DMAC_CHENREG_CH3_EN_POS  2U
#define DMA_DMAC_CHENREG_CH2_EN_MASK  0x00000002U
#define DMA_DMAC_CHENREG_CH2_EN_POS  1U
#define DMA_DMAC_CHENREG_CH1_EN_MASK  0x00000001U
#define DMA_DMAC_CHENREG_CH1_EN_POS  0U

/* Bit fields of DMAC_INTSTATUSREG register */
#define DMA_DMAC_INTSTATUSREG_COMMONREG_INTSTAT_MASK  0x00010000U
#define DMA_DMAC_INTSTATUSREG_COMMONREG_INTSTAT_POS  16U
#define DMA_DMAC_INTSTATUSREG_CH8_INTSTAT_MASK  0x00000080U
#define DMA_DMAC_INTSTATUSREG_CH8_INTSTAT_POS  7U
#define DMA_DMAC_INTSTATUSREG_CH7_INTSTAT_MASK  0x00000040U
#define DMA_DMAC_INTSTATUSREG_CH7_INTSTAT_POS  6U
#define DMA_DMAC_INTSTATUSREG_CH6_INTSTAT_MASK  0x00000020U
#define DMA_DMAC_INTSTATUSREG_CH6_INTSTAT_POS  5U
#define DMA_DMAC_INTSTATUSREG_CH5_INTSTAT_MASK  0x00000010U
#define DMA_DMAC_INTSTATUSREG_CH5_INTSTAT_POS  4U
#define DMA_DMAC_INTSTATUSREG_CH4_INTSTAT_MASK  0x00000008U
#define DMA_DMAC_INTSTATUSREG_CH4_INTSTAT_POS  3U
#define DMA_DMAC_INTSTATUSREG_CH3_INTSTAT_MASK  0x00000004U
#define DMA_DMAC_INTSTATUSREG_CH3_INTSTAT_POS  2U
#define DMA_DMAC_INTSTATUSREG_CH2_INTSTAT_MASK  0x00000002U
#define DMA_DMAC_INTSTATUSREG_CH2_INTSTAT_POS  1U
#define DMA_DMAC_INTSTATUSREG_CH1_INTSTAT_MASK  0x00000001U
#define DMA_DMAC_INTSTATUSREG_CH1_INTSTAT_POS  0U

/* Bit fields of DMAC_COMMONREG_INTCLEARREG register */
#define  DMA_DMAC_COMMONREG_INTCLEARREG_CLEAR_MXIF2_BCH_ECCPROT_UNCORRERR_INTSTAT_MASK  0x00100000U
#define  DMA_DMAC_COMMONREG_INTCLEARREG_CLEAR_MXIF2_BCH_ECCPROT_UNCORRERR_INTSTAT_POS  20U
#define  DMA_DMAC_COMMONREG_INTCLEARREG_CLEAR_MXIF2_BCH_ECCPROT_CORRERR_INTSTAT_MASK  0x00080000U
#define  DMA_DMAC_COMMONREG_INTCLEARREG_CLEAR_MXIF2_BCH_ECCPROT_CORRERR_INTSTAT_POS  19U
#define  DMA_DMAC_COMMONREG_INTCLEARREG_CLEAR_MXIF2_RCH1_ECCPROT_UNCORRERR_INTSTAT_MASK  0x00040000U
#define  DMA_DMAC_COMMONREG_INTCLEARREG_CLEAR_MXIF2_RCH1_ECCPROT_UNCORRERR_INTSTAT_POS  18U
#define  DMA_DMAC_COMMONREG_INTCLEARREG_CLEAR_MXIF2_RCH1_ECCPROT_CORRERR_INTSTAT_MASK  0x00020000U
#define  DMA_DMAC_COMMONREG_INTCLEARREG_CLEAR_MXIF2_RCH1_ECCPROT_CORRERR_INTSTAT_POS  17U
#define  DMA_DMAC_COMMONREG_INTCLEARREG_CLEAR_MXIF2_RCH0_ECCPROT_UNCORRERR_INTSTAT_MASK  0x00010000U
#define  DMA_DMAC_COMMONREG_INTCLEARREG_CLEAR_MXIF2_RCH0_ECCPROT_UNCORRERR_INTSTAT_POS  16U
#define  DMA_DMAC_COMMONREG_INTCLEARREG_CLEAR_MXIF2_RCH0_ECCPROT_CORRERR_INTSTAT_MASK  0x00008000U
#define  DMA_DMAC_COMMONREG_INTCLEARREG_CLEAR_MXIF2_RCH0_ECCPROT_CORRERR_INTSTAT_POS  15U
#define  DMA_DMAC_COMMONREG_INTCLEARREG_CLEAR_MXIF1_BCH_ECCPROT_UNCORRERR_INTSTAT_MASK  0x00004000U
#define  DMA_DMAC_COMMONREG_INTCLEARREG_CLEAR_MXIF1_BCH_ECCPROT_UNCORRERR_INTSTAT_POS  14U
#define  DMA_DMAC_COMMONREG_INTCLEARREG_CLEAR_MXIF1_BCH_ECCPROT_CORRERR_INTSTAT_MASK  0x00002000U
#define  DMA_DMAC_COMMONREG_INTCLEARREG_CLEAR_MXIF1_BCH_ECCPROT_CORRERR_INTSTAT_POS  13U
#define  DMA_DMAC_COMMONREG_INTCLEARREG_CLEAR_MXIF1_RCH1_ECCPROT_UNCORRERR_INTSTAT_MASK  0x00001000U
#define  DMA_DMAC_COMMONREG_INTCLEARREG_CLEAR_MXIF1_RCH1_ECCPROT_UNCORRERR_INTSTAT_POS  12U
#define  DMA_DMAC_COMMONREG_INTCLEARREG_CLEAR_MXIF1_RCH1_ECCPROT_CORRERR_INTSTAT_MASK  0x00000800U
#define  DMA_DMAC_COMMONREG_INTCLEARREG_CLEAR_MXIF1_RCH1_ECCPROT_CORRERR_INTSTAT_POS  11U
#define  DMA_DMAC_COMMONREG_INTCLEARREG_CLEAR_MXIF1_RCH0_ECCPROT_UNCORRERR_INTSTAT_MASK  0x00000400U
#define  DMA_DMAC_COMMONREG_INTCLEARREG_CLEAR_MXIF1_RCH0_ECCPROT_UNCORRERR_INTSTAT_POS  10U
#define  DMA_DMAC_COMMONREG_INTCLEARREG_CLEAR_MXIF1_RCH0_ECCPROT_CORRERR_INTSTAT_MASK  0x00000200U
#define  DMA_DMAC_COMMONREG_INTCLEARREG_CLEAR_MXIF1_RCH0_ECCPROT_CORRERR_INTSTAT_POS  9U
#define  DMA_DMAC_COMMONREG_INTCLEARREG_CLEAR_SLVIF_UNDEFINEDREG_DEC_ERR_INTSTAT_MASK  0x00000100U
#define  DMA_DMAC_COMMONREG_INTCLEARREG_CLEAR_SLVIF_UNDEFINEDREG_DEC_ERR_INTSTAT_POS  8U
#define  DMA_DMAC_COMMONREG_INTCLEARREG_CLEAR_SLVIF_COMMONREG_WRPARITY_ERR_INTSTAT_MASK  0x00000080U
#define  DMA_DMAC_COMMONREG_INTCLEARREG_CLEAR_SLVIF_COMMONREG_WRPARITY_ERR_INTSTAT_POS  7U
#define  DMA_DMAC_COMMONREG_INTCLEARREG_CLEAR_SLVIF_COMMONREG_WRONHOLD_ERR_INTSTAT_MASK  0x00000008U
#define  DMA_DMAC_COMMONREG_INTCLEARREG_CLEAR_SLVIF_COMMONREG_WRONHOLD_ERR_INTSTAT_POS  3U
#define  DMA_DMAC_COMMONREG_INTCLEARREG_CLEAR_SLVIF_COMMONREG_RD2WO_ERR_INTSTAT_MASK  0x00000004U
#define  DMA_DMAC_COMMONREG_INTCLEARREG_CLEAR_SLVIF_COMMONREG_RD2WO_ERR_INTSTAT_POS  2U
#define  DMA_DMAC_COMMONREG_INTCLEARREG_CLEAR_SLVIF_COMMONREG_WR2RO_ERR_INTSTAT_MASK  0x00000002U
#define  DMA_DMAC_COMMONREG_INTCLEARREG_CLEAR_SLVIF_COMMONREG_WR2RO_ERR_INTSTAT_POS  1U
#define  DMA_DMAC_COMMONREG_INTCLEARREG_CLEAR_SLVIF_COMMONREG_DEC_ERR_INTSTAT_MASK  0x00000001U
#define DMA_DMAC_COMMONREG_INTCLEARREG_CLEAR_SLVIF_COMMONREG_DEC_ERR_INTSTAT_POS  0U

/* Bit fields of DMAC_COMMONREG_INTSTATUS_ENABLEREG register */
#define  DMA_DMAC_COMMONREG_INTSTATUS_ENABLEREG_ENABLE_MXIF2_BCH_ECCPROT_UNCORRERR_INTSTAT_MASK  0x00100000U
#define  DMA_DMAC_COMMONREG_INTSTATUS_ENABLEREG_ENABLE_MXIF2_BCH_ECCPROT_UNCORRERR_INTSTAT_POS  20U
#define  DMA_DMAC_COMMONREG_INTSTATUS_ENABLEREG_ENABLE_MXIF2_BCH_ECCPROT_CORRERR_INTSTAT_MASK  0x00080000U
#define  DMA_DMAC_COMMONREG_INTSTATUS_ENABLEREG_ENABLE_MXIF2_BCH_ECCPROT_CORRERR_INTSTAT_POS  19U
#define  DMA_DMAC_COMMONREG_INTSTATUS_ENABLEREG_ENABLE_MXIF2_RCH1_ECCPROT_UNCORRERR_INTSTAT_MASK  0x00040000U
#define  DMA_DMAC_COMMONREG_INTSTATUS_ENABLEREG_ENABLE_MXIF2_RCH1_ECCPROT_UNCORRERR_INTSTAT_POS  18U
#define  DMA_DMAC_COMMONREG_INTSTATUS_ENABLEREG_ENABLE_MXIF2_RCH1_ECCPROT_CORRERR_INTSTAT_MASK  0x00020000U
#define  DMA_DMAC_COMMONREG_INTSTATUS_ENABLEREG_ENABLE_MXIF2_RCH1_ECCPROT_CORRERR_INTSTAT_POS  17U
#define  DMA_DMAC_COMMONREG_INTSTATUS_ENABLEREG_ENABLE_MXIF2_RCH0_ECCPROT_UNCORRERR_INTSTAT_MASK  0x00010000U
#define  DMA_DMAC_COMMONREG_INTSTATUS_ENABLEREG_ENABLE_MXIF2_RCH0_ECCPROT_UNCORRERR_INTSTAT_POS  16U
#define  DMA_DMAC_COMMONREG_INTSTATUS_ENABLEREG_ENABLE_MXIF2_RCH0_ECCPROT_CORRERR_INTSTAT_MASK  0x00008000U
#define  DMA_DMAC_COMMONREG_INTSTATUS_ENABLEREG_ENABLE_MXIF2_RCH0_ECCPROT_CORRERR_INTSTAT_POS  15U
#define  DMA_DMAC_COMMONREG_INTSTATUS_ENABLEREG_ENABLE_MXIF1_BCH_ECCPROT_UNCORRERR_INTSTAT_MASK  0x00004000U
#define  DMA_DMAC_COMMONREG_INTSTATUS_ENABLEREG_ENABLE_MXIF1_BCH_ECCPROT_UNCORRERR_INTSTAT_POS  14U
#define  DMA_DMAC_COMMONREG_INTSTATUS_ENABLEREG_ENABLE_MXIF1_BCH_ECCPROT_CORRERR_INTSTAT_MASK  0x00002000U
#define  DMA_DMAC_COMMONREG_INTSTATUS_ENABLEREG_ENABLE_MXIF1_BCH_ECCPROT_CORRERR_INTSTAT_POS  13U
#define  DMA_DMAC_COMMONREG_INTSTATUS_ENABLEREG_ENABLE_MXIF1_RCH1_ECCPROT_UNCORRERR_INTSTAT_MASK  0x00001000U
#define  DMA_DMAC_COMMONREG_INTSTATUS_ENABLEREG_ENABLE_MXIF1_RCH1_ECCPROT_UNCORRERR_INTSTAT_POS  12U
#define  DMA_DMAC_COMMONREG_INTSTATUS_ENABLEREG_ENABLE_MXIF1_RCH1_ECCPROT_CORRERR_INTSTAT_MASK  0x00000800U
#define  DMA_DMAC_COMMONREG_INTSTATUS_ENABLEREG_ENABLE_MXIF1_RCH1_ECCPROT_CORRERR_INTSTAT_POS  11U
#define  DMA_DMAC_COMMONREG_INTSTATUS_ENABLEREG_ENABLE_MXIF1_RCH0_ECCPROT_UNCORRERR_INTSTAT_MASK  0x00000400U
#define  DMA_DMAC_COMMONREG_INTSTATUS_ENABLEREG_ENABLE_MXIF1_RCH0_ECCPROT_UNCORRERR_INTSTAT_POS  10U
#define  DMA_DMAC_COMMONREG_INTSTATUS_ENABLEREG_ENABLE_MXIF1_RCH0_ECCPROT_CORRERR_INTSTAT_MASK  0x00000200U
#define  DMA_DMAC_COMMONREG_INTSTATUS_ENABLEREG_ENABLE_MXIF1_RCH0_ECCPROT_CORRERR_INTSTAT_POS  9U
#define  DMA_DMAC_COMMONREG_INTSTATUS_ENABLEREG_ENABLE_SLVIF_UNDEFINEDREG_DEC_ERR_INTSTAT_MASK  0x00000100U
#define  DMA_DMAC_COMMONREG_INTSTATUS_ENABLEREG_ENABLE_SLVIF_UNDEFINEDREG_DEC_ERR_INTSTAT_POS  8U
#define  DMA_DMAC_COMMONREG_INTSTATUS_ENABLEREG_ENABLE_SLVIF_COMMONREG_WRPARITY_ERR_INTSTAT_MASK  0x00000080U
#define  DMA_DMAC_COMMONREG_INTSTATUS_ENABLEREG_ENABLE_SLVIF_COMMONREG_WRPARITY_ERR_INTSTAT_POS  7U
#define  DMA_DMAC_COMMONREG_INTSTATUS_ENABLEREG_ENABLE_SLVIF_COMMONREG_WRONHOLD_ERR_INTSTAT_MASK  0x00000008U
#define  DMA_DMAC_COMMONREG_INTSTATUS_ENABLEREG_ENABLE_SLVIF_COMMONREG_WRONHOLD_ERR_INTSTAT_POS  3U
#define  DMA_DMAC_COMMONREG_INTSTATUS_ENABLEREG_ENABLE_SLVIF_COMMONREG_RD2WO_ERR_INTSTAT_MASK  0x00000004U
#define  DMA_DMAC_COMMONREG_INTSTATUS_ENABLEREG_ENABLE_SLVIF_COMMONREG_RD2WO_ERR_INTSTAT_POS  2U
#define  DMA_DMAC_COMMONREG_INTSTATUS_ENABLEREG_ENABLE_SLVIF_COMMONREG_WR2RO_ERR_INTSTAT_MASK  0x00000002U
#define  DMA_DMAC_COMMONREG_INTSTATUS_ENABLEREG_ENABLE_SLVIF_COMMONREG_WR2RO_ERR_INTSTAT_POS  1U
#define  DMA_DMAC_COMMONREG_INTSTATUS_ENABLEREG_ENABLE_SLVIF_COMMONREG_DEC_ERR_INTSTAT_MASK  0x00000001U
#define  DMA_DMAC_COMMONREG_INTSTATUS_ENABLEREG_ENABLE_SLVIF_COMMONREG_DEC_ERR_INTSTAT_POS  0U

/* Bit fields of DMAC_COMMONREG_INTSIGNAL_ENABLEREG register */
#define  DMA_DMAC_COMMONREG_INTSIGNAL_ENABLEREG_ENABLE_MXIF2_BCH_ECCPROT_UNCORRERR_INTSIGNAL_MASK  0x00100000U
#define  DMA_DMAC_COMMONREG_INTSIGNAL_ENABLEREG_ENABLE_MXIF2_BCH_ECCPROT_UNCORRERR_INTSIGNAL_POS  20U
#define  DMA_DMAC_COMMONREG_INTSIGNAL_ENABLEREG_ENABLE_MXIF2_BCH_ECCPROT_CORRERR_INTSIGNAL_MASK  0x00080000U
#define  DMA_DMAC_COMMONREG_INTSIGNAL_ENABLEREG_ENABLE_MXIF2_BCH_ECCPROT_CORRERR_INTSIGNAL_POS  19U
#define  DMA_DMAC_COMMONREG_INTSIGNAL_ENABLEREG_ENABLE_MXIF2_RCH1_ECCPROT_UNCORRERR_INTSIGNAL_MASK  0x00040000U
#define  DMA_DMAC_COMMONREG_INTSIGNAL_ENABLEREG_ENABLE_MXIF2_RCH1_ECCPROT_UNCORRERR_INTSIGNAL_POS  18U
#define  DMA_DMAC_COMMONREG_INTSIGNAL_ENABLEREG_ENABLE_MXIF2_RCH1_ECCPROT_CORRERR_INTSIGNAL_MASK  0x00020000U
#define  DMA_DMAC_COMMONREG_INTSIGNAL_ENABLEREG_ENABLE_MXIF2_RCH1_ECCPROT_CORRERR_INTSIGNAL_POS  17U
#define  DMA_DMAC_COMMONREG_INTSIGNAL_ENABLEREG_ENABLE_MXIF2_RCH0_ECCPROT_UNCORRERR_INTSIGNAL_MASK  0x00010000U
#define  DMA_DMAC_COMMONREG_INTSIGNAL_ENABLEREG_ENABLE_MXIF2_RCH0_ECCPROT_UNCORRERR_INTSIGNAL_POS  16U
#define  DMA_DMAC_COMMONREG_INTSIGNAL_ENABLEREG_ENABLE_MXIF2_RCH0_ECCPROT_CORRERR_INTSIGNAL_MASK  0x00008000U
#define  DMA_DMAC_COMMONREG_INTSIGNAL_ENABLEREG_ENABLE_MXIF2_RCH0_ECCPROT_CORRERR_INTSIGNAL_POS  15U
#define  DMA_DMAC_COMMONREG_INTSIGNAL_ENABLEREG_ENABLE_MXIF1_BCH_ECCPROT_UNCORRERR_INTSIGNAL_MASK  0x00004000U
#define  DMA_DMAC_COMMONREG_INTSIGNAL_ENABLEREG_ENABLE_MXIF1_BCH_ECCPROT_UNCORRERR_INTSIGNAL_POS  14U
#define  DMA_DMAC_COMMONREG_INTSIGNAL_ENABLEREG_ENABLE_MXIF1_BCH_ECCPROT_CORRERR_INTSIGNAL_MASK  0x00002000U
#define  DMA_DMAC_COMMONREG_INTSIGNAL_ENABLEREG_ENABLE_MXIF1_BCH_ECCPROT_CORRERR_INTSIGNAL_POS  13U
#define  DMA_DMAC_COMMONREG_INTSIGNAL_ENABLEREG_ENABLE_MXIF1_RCH1_ECCPROT_UNCORRERR_INTSIGNAL_MASK  0x00001000U
#define  DMA_DMAC_COMMONREG_INTSIGNAL_ENABLEREG_ENABLE_MXIF1_RCH1_ECCPROT_UNCORRERR_INTSIGNAL_POS  12U
#define  DMA_DMAC_COMMONREG_INTSIGNAL_ENABLEREG_ENABLE_MXIF1_RCH1_ECCPROT_CORRERR_INTSIGNAL_MASK  0x00000800U
#define  DMA_DMAC_COMMONREG_INTSIGNAL_ENABLEREG_ENABLE_MXIF1_RCH1_ECCPROT_CORRERR_INTSIGNAL_POS  11U
#define  DMA_DMAC_COMMONREG_INTSIGNAL_ENABLEREG_ENABLE_MXIF1_RCH0_ECCPROT_UNCORRERR_INTSIGNAL_MASK  0x00000400U
#define  DMA_DMAC_COMMONREG_INTSIGNAL_ENABLEREG_ENABLE_MXIF1_RCH0_ECCPROT_UNCORRERR_INTSIGNAL_POS  10U
#define  DMA_DMAC_COMMONREG_INTSIGNAL_ENABLEREG_ENABLE_MXIF1_RCH0_ECCPROT_CORRERR_INTSIGNAL_MASK  0x00000200U
#define  DMA_DMAC_COMMONREG_INTSIGNAL_ENABLEREG_ENABLE_MXIF1_RCH0_ECCPROT_CORRERR_INTSIGNAL_POS  9U
#define  DMA_DMAC_COMMONREG_INTSIGNAL_ENABLEREG_ENABLE_SLVIF_UNDEFINEDREG_DEC_ERR_INTSIGNAL_MASK  0x00000100U
#define  DMA_DMAC_COMMONREG_INTSIGNAL_ENABLEREG_ENABLE_SLVIF_UNDEFINEDREG_DEC_ERR_INTSIGNAL_POS  8U
#define  DMA_DMAC_COMMONREG_INTSIGNAL_ENABLEREG_ENABLE_SLVIF_COMMONREG_WRPARITY_ERR_INTSIGNAL_MASK  0x00000080U
#define  DMA_DMAC_COMMONREG_INTSIGNAL_ENABLEREG_ENABLE_SLVIF_COMMONREG_WRPARITY_ERR_INTSIGNAL_POS  7U
#define  DMA_DMAC_COMMONREG_INTSIGNAL_ENABLEREG_ENABLE_SLVIF_COMMONREG_WRONHOLD_ERR_INTSIGNAL_MASK  0x00000008U
#define  DMA_DMAC_COMMONREG_INTSIGNAL_ENABLEREG_ENABLE_SLVIF_COMMONREG_WRONHOLD_ERR_INTSIGNAL_POS  3U
#define  DMA_DMAC_COMMONREG_INTSIGNAL_ENABLEREG_ENABLE_SLVIF_COMMONREG_RD2WO_ERR_INTSIGNAL_MASK  0x00000004U
#define  DMA_DMAC_COMMONREG_INTSIGNAL_ENABLEREG_ENABLE_SLVIF_COMMONREG_RD2WO_ERR_INTSIGNAL_POS  2U
#define  DMA_DMAC_COMMONREG_INTSIGNAL_ENABLEREG_ENABLE_SLVIF_COMMONREG_WR2RO_ERR_INTSIGNAL_MASK  0x00000002U
#define  DMA_DMAC_COMMONREG_INTSIGNAL_ENABLEREG_ENABLE_SLVIF_COMMONREG_WR2RO_ERR_INTSIGNAL_POS  1U
#define  DMA_DMAC_COMMONREG_INTSIGNAL_ENABLEREG_ENABLE_SLVIF_COMMONREG_DEC_ERR_INTSIGNAL_MASK  0x00000001U
#define  DMA_DMAC_COMMONREG_INTSIGNAL_ENABLEREG_ENABLE_SLVIF_COMMONREG_DEC_ERR_INTSIGNAL_POS  0U

/* Bit fields of DMAC_COMMONREG_INTSTATUSREG register */
#define DMA_DMAC_COMMONREG_INTSTATUSREG_MXIF2_BCH_ECCPROT_UNCORRERR_INTSTAT_MASK  0x00100000U
#define DMA_DMAC_COMMONREG_INTSTATUSREG_MXIF2_BCH_ECCPROT_UNCORRERR_INTSTAT_POS  20U
#define DMA_DMAC_COMMONREG_INTSTATUSREG_MXIF2_BCH_ECCPROT_CORRERR_INTSTAT_MASK  0x00080000U
#define DMA_DMAC_COMMONREG_INTSTATUSREG_MXIF2_BCH_ECCPROT_CORRERR_INTSTAT_POS  19U
#define  DMA_DMAC_COMMONREG_INTSTATUSREG_MXIF2_RCH1_ECCPROT_UNCORRERR_INTSTAT_MASK  0x00040000U
#define DMA_DMAC_COMMONREG_INTSTATUSREG_MXIF2_RCH1_ECCPROT_UNCORRERR_INTSTAT_POS  18U
#define DMA_DMAC_COMMONREG_INTSTATUSREG_MXIF2_RCH1_ECCPROT_CORRERR_INTSTAT_MASK  0x00020000U
#define DMA_DMAC_COMMONREG_INTSTATUSREG_MXIF2_RCH1_ECCPROT_CORRERR_INTSTAT_POS  17U
#define  DMA_DMAC_COMMONREG_INTSTATUSREG_MXIF2_RCH0_ECCPROT_UNCORRERR_INTSTAT_MASK  0x00010000U
#define DMA_DMAC_COMMONREG_INTSTATUSREG_MXIF2_RCH0_ECCPROT_UNCORRERR_INTSTAT_POS  16U
#define DMA_DMAC_COMMONREG_INTSTATUSREG_MXIF2_RCH0_ECCPROT_CORRERR_INTSTAT_MASK  0x00008000U
#define DMA_DMAC_COMMONREG_INTSTATUSREG_MXIF2_RCH0_ECCPROT_CORRERR_INTSTAT_POS  15U
#define DMA_DMAC_COMMONREG_INTSTATUSREG_MXIF1_BCH_ECCPROT_UNCORRERR_INTSTAT_MASK  0x00004000U
#define DMA_DMAC_COMMONREG_INTSTATUSREG_MXIF1_BCH_ECCPROT_UNCORRERR_INTSTAT_POS  14U
#define DMA_DMAC_COMMONREG_INTSTATUSREG_MXIF1_BCH_ECCPROT_CORRERR_INTSTAT_MASK  0x00002000U
#define DMA_DMAC_COMMONREG_INTSTATUSREG_MXIF1_BCH_ECCPROT_CORRERR_INTSTAT_POS  13U
#define  DMA_DMAC_COMMONREG_INTSTATUSREG_MXIF1_RCH1_ECCPROT_UNCORRERR_INTSTAT_MASK  0x00001000U
#define DMA_DMAC_COMMONREG_INTSTATUSREG_MXIF1_RCH1_ECCPROT_UNCORRERR_INTSTAT_POS  12U
#define DMA_DMAC_COMMONREG_INTSTATUSREG_MXIF1_RCH1_ECCPROT_CORRERR_INTSTAT_MASK  0x00000800U
#define DMA_DMAC_COMMONREG_INTSTATUSREG_MXIF1_RCH1_ECCPROT_CORRERR_INTSTAT_POS  11U
#define  DMA_DMAC_COMMONREG_INTSTATUSREG_MXIF1_RCH0_ECCPROT_UNCORRERR_INTSTAT_MASK  0x00000400U
#define DMA_DMAC_COMMONREG_INTSTATUSREG_MXIF1_RCH0_ECCPROT_UNCORRERR_INTSTAT_POS  10U
#define DMA_DMAC_COMMONREG_INTSTATUSREG_MXIF1_RCH0_ECCPROT_CORRERR_INTSTAT_MASK  0x00000200U
#define DMA_DMAC_COMMONREG_INTSTATUSREG_MXIF1_RCH0_ECCPROT_CORRERR_INTSTAT_POS  9U
#define DMA_DMAC_COMMONREG_INTSTATUSREG_SLVIF_UNDEFINEDREG_DEC_ERR_INTSTAT_MASK  0x00000100U
#define DMA_DMAC_COMMONREG_INTSTATUSREG_SLVIF_UNDEFINEDREG_DEC_ERR_INTSTAT_POS  8U
#define  DMA_DMAC_COMMONREG_INTSTATUSREG_SLVIF_COMMONREG_WRPARITY_ERR_INTSTAT_MASK  0x00000080U
#define DMA_DMAC_COMMONREG_INTSTATUSREG_SLVIF_COMMONREG_WRPARITY_ERR_INTSTAT_POS  7U
#define  DMA_DMAC_COMMONREG_INTSTATUSREG_SLVIF_COMMONREG_WRONHOLD_ERR_INTSTAT_MASK  0x00000008U
#define DMA_DMAC_COMMONREG_INTSTATUSREG_SLVIF_COMMONREG_WRONHOLD_ERR_INTSTAT_POS  3U
#define DMA_DMAC_COMMONREG_INTSTATUSREG_SLVIF_COMMONREG_RD2WO_ERR_INTSTAT_MASK  0x00000004U
#define DMA_DMAC_COMMONREG_INTSTATUSREG_SLVIF_COMMONREG_RD2WO_ERR_INTSTAT_POS  2U
#define DMA_DMAC_COMMONREG_INTSTATUSREG_SLVIF_COMMONREG_WR2RO_ERR_INTSTAT_MASK  0x00000002U
#define DMA_DMAC_COMMONREG_INTSTATUSREG_SLVIF_COMMONREG_WR2RO_ERR_INTSTAT_POS  1U
#define DMA_DMAC_COMMONREG_INTSTATUSREG_SLVIF_COMMONREG_DEC_ERR_INTSTAT_MASK  0x00000001U
#define DMA_DMAC_COMMONREG_INTSTATUSREG_SLVIF_COMMONREG_DEC_ERR_INTSTAT_POS  0U

/* Bit fields of DMAC_RESETREG register */
#define DMA_DMAC_RESETREG_DMAC_RST_MASK  0x00000001U
#define DMA_DMAC_RESETREG_DMAC_RST_POS  0U

/* Bit fields of DMAC_LOWPOWER_CFGREG register */
#define DMA_DMAC_LOWPOWER_CFGREG_MXIF_LPDLY_MASK  0xFF000000000000U
#define DMA_DMAC_LOWPOWER_CFGREG_MXIF_LPDLY_POS  48U
#define DMA_DMAC_LOWPOWER_CFGREG_SBIU_LPDLY_MASK  0xFF0000000000U
#define DMA_DMAC_LOWPOWER_CFGREG_SBIU_LPDLY_POS  40U
#define DMA_DMAC_LOWPOWER_CFGREG_GLCH_LPDLY_MASK  0xFF00000000U
#define DMA_DMAC_LOWPOWER_CFGREG_GLCH_LPDLY_POS  32U
#define DMA_DMAC_LOWPOWER_CFGREG_MXIF_CSLP_EN_MASK  0x00000008U
#define DMA_DMAC_LOWPOWER_CFGREG_MXIF_CSLP_EN_POS  3U
#define DMA_DMAC_LOWPOWER_CFGREG_SBIU_CSLP_EN_MASK  0x00000004U
#define DMA_DMAC_LOWPOWER_CFGREG_SBIU_CSLP_EN_POS  2U
#define DMA_DMAC_LOWPOWER_CFGREG_CHNL_CSLP_EN_MASK  0x00000002U
#define DMA_DMAC_LOWPOWER_CFGREG_CHNL_CSLP_EN_POS  1U
#define DMA_DMAC_LOWPOWER_CFGREG_GBL_CSLP_EN_MASK  0x00000001U
#define DMA_DMAC_LOWPOWER_CFGREG_GBL_CSLP_EN_POS  0U

/* Bit fields of CH1_SAR register */
#define DMA_CH1_SAR_SAR_MASK  0xFFFFFFFFFFFFFFFFU
#define DMA_CH1_SAR_SAR_POS  0U

/* Bit fields of CH1_DAR register */
#define DMA_CH1_DAR_DAR_MASK  0xFFFFFFFFFFFFFFFFU
#define DMA_CH1_DAR_DAR_POS  0U

/* Bit fields of CH1_BLOCK_TS register */
#define DMA_CH1_BLOCK_TS_BLOCK_TS_MASK  0x003FFFFFU
#define DMA_CH1_BLOCK_TS_BLOCK_TS_POS  0U

/* Bit fields of CH1_CTL register */
#define DMA_CH1_CTL_SHADOWREG_OR_LLI_VALID_MASK  0x8000000000000000U
#define DMA_CH1_CTL_SHADOWREG_OR_LLI_VALID_POS  63U
#define DMA_CH1_CTL_SHADOWREG_OR_LLI_LAST_MASK  0x4000000000000000U
#define DMA_CH1_CTL_SHADOWREG_OR_LLI_LAST_POS  62U
#define DMA_CH1_CTL_IOC_BLKTFR_MASK  0x400000000000000U
#define DMA_CH1_CTL_IOC_BLKTFR_POS  58U
#define DMA_CH1_CTL_DST_STAT_EN_MASK  0x200000000000000U
#define DMA_CH1_CTL_DST_STAT_EN_POS  57U
#define DMA_CH1_CTL_SRC_STAT_EN_MASK  0x100000000000000U
#define DMA_CH1_CTL_SRC_STAT_EN_POS  56U
#define DMA_CH1_CTL_AWLEN_MASK  0xFF000000000000U
#define DMA_CH1_CTL_AWLEN_POS  48U
#define DMA_CH1_CTL_AWLEN_EN_MASK  0x800000000000U
#define DMA_CH1_CTL_AWLEN_EN_POS  47U
#define DMA_CH1_CTL_ARLEN_MASK  0x7F8000000000U
#define DMA_CH1_CTL_ARLEN_POS  39U
#define DMA_CH1_CTL_ARLEN_EN_MASK  0x4000000000U
#define DMA_CH1_CTL_ARLEN_EN_POS  38U
#define DMA_CH1_CTL_AW_PROT_MASK  0x3800000000U
#define DMA_CH1_CTL_AW_PROT_POS  35U
#define DMA_CH1_CTL_AR_PROT_MASK  0x700000000U
#define DMA_CH1_CTL_AR_PROT_POS  32U
#define DMA_CH1_CTL_NONPOSTED_LASTWRITE_EN_MASK  0x40000000U
#define DMA_CH1_CTL_NONPOSTED_LASTWRITE_EN_POS  30U
#define DMA_CH1_CTL_AW_CACHE_MASK  0x3C000000U
#define DMA_CH1_CTL_AW_CACHE_POS  26U
#define DMA_CH1_CTL_AR_CACHE_MASK  0x03C00000U
#define DMA_CH1_CTL_AR_CACHE_POS  22U
#define DMA_CH1_CTL_DST_MSIZE_MASK  0x003C0000U
#define DMA_CH1_CTL_DST_MSIZE_POS  18U
#define DMA_CH1_CTL_SRC_MSIZE_MASK  0x0003C000U
#define DMA_CH1_CTL_SRC_MSIZE_POS  14U
#define DMA_CH1_CTL_DST_TR_WIDTH_MASK  0x00003800U
#define DMA_CH1_CTL_DST_TR_WIDTH_POS  11U
#define DMA_CH1_CTL_SRC_TR_WIDTH_MASK  0x00000700U
#define DMA_CH1_CTL_SRC_TR_WIDTH_POS  8U
#define DMA_CH1_CTL_DINC_MASK  0x00000040U
#define DMA_CH1_CTL_DINC_POS  6U
#define DMA_CH1_CTL_SINC_MASK  0x00000010U
#define DMA_CH1_CTL_SINC_POS  4U
#define DMA_CH1_CTL_DMS_MASK  0x00000004U
#define DMA_CH1_CTL_DMS_POS  2U
#define DMA_CH1_CTL_SMS_MASK  0x00000001U
#define DMA_CH1_CTL_SMS_POS  0U

/* Bit fields of CH1_CFG2 register */
#define DMA_CH1_CFG2_DST_OSR_LMT_MASK  0x7800000000000000U
#define DMA_CH1_CFG2_DST_OSR_LMT_POS  59U
#define DMA_CH1_CFG2_SRC_OSR_LMT_MASK  0x780000000000000U
#define DMA_CH1_CFG2_SRC_OSR_LMT_POS  55U
#define DMA_CH1_CFG2_LOCK_CH_L_MASK  0x60000000000000U
#define DMA_CH1_CFG2_LOCK_CH_L_POS  53U
#define DMA_CH1_CFG2_LOCK_CH_MASK  0x10000000000000U
#define DMA_CH1_CFG2_LOCK_CH_POS  52U
#define DMA_CH1_CFG2_CH_PRIOR_MASK  0xF800000000000U
#define DMA_CH1_CFG2_CH_PRIOR_POS  47U
#define DMA_CH1_CFG2_DST_HWHS_POL_MASK  0x4000000000U
#define DMA_CH1_CFG2_DST_HWHS_POL_POS  38U
#define DMA_CH1_CFG2_SRC_HWHS_POL_MASK  0x2000000000U
#define DMA_CH1_CFG2_SRC_HWHS_POL_POS  37U
#define DMA_CH1_CFG2_HS_SEL_DST_MASK  0x1000000000U
#define DMA_CH1_CFG2_HS_SEL_DST_POS  36U
#define DMA_CH1_CFG2_HS_SEL_SRC_MASK  0x800000000U
#define DMA_CH1_CFG2_HS_SEL_SRC_POS  35U
#define DMA_CH1_CFG2_TT_FC_MASK  0x700000000U
#define DMA_CH1_CFG2_TT_FC_POS  32U
#define DMA_CH1_CFG2_WR_UID_MASK  0x1E000000U
#define DMA_CH1_CFG2_WR_UID_POS  25U
#define DMA_CH1_CFG2_RD_UID_MASK  0x003C0000U
#define DMA_CH1_CFG2_RD_UID_POS  18U
#define DMA_CH1_CFG2_DST_PER_MASK  0x0001F800U
#define DMA_CH1_CFG2_DST_PER_POS  11U
#define DMA_CH1_CFG2_SRC_PER_MASK  0x000003F0U
#define DMA_CH1_CFG2_SRC_PER_POS  4U
#define DMA_CH1_CFG2_DST_MULTBLK_TYPE_MASK  0x0000000CU
#define DMA_CH1_CFG2_DST_MULTBLK_TYPE_POS  2U
#define DMA_CH1_CFG2_SRC_MULTBLK_TYPE_MASK  0x00000003U
#define DMA_CH1_CFG2_SRC_MULTBLK_TYPE_POS  0U

/* Bit fields of CH1_LLP register */
#define DMA_CH1_LLP_LOC_MASK  0xFFFFFFFFFFFFFFC0U
#define DMA_CH1_LLP_LOC_POS  6U
#define DMA_CH1_LLP_LMS_MASK  0x00000001U
#define DMA_CH1_LLP_LMS_POS  0U

/* Bit fields of CH1_STATUSREG register */
#define DMA_CH1_STATUSREG_DATA_LEFT_IN_FIFO_MASK  0x7FFF00000000U
#define DMA_CH1_STATUSREG_DATA_LEFT_IN_FIFO_POS  32U
#define DMA_CH1_STATUSREG_CMPLTD_BLK_TFR_SIZE_MASK  0x003FFFFFU
#define DMA_CH1_STATUSREG_CMPLTD_BLK_TFR_SIZE_POS  0U

/* Bit fields of CH1_SWHSSRCREG register */
#define DMA_CH1_SWHSSRCREG_SWHS_LST_SRC_WE_MASK  0x00000020U
#define DMA_CH1_SWHSSRCREG_SWHS_LST_SRC_WE_POS  5U
#define DMA_CH1_SWHSSRCREG_SWHS_LST_SRC_MASK  0x00000010U
#define DMA_CH1_SWHSSRCREG_SWHS_LST_SRC_POS  4U
#define DMA_CH1_SWHSSRCREG_SWHS_SGLREQ_SRC_WE_MASK  0x00000008U
#define DMA_CH1_SWHSSRCREG_SWHS_SGLREQ_SRC_WE_POS  3U
#define DMA_CH1_SWHSSRCREG_SWHS_SGLREQ_SRC_MASK  0x00000004U
#define DMA_CH1_SWHSSRCREG_SWHS_SGLREQ_SRC_POS  2U
#define DMA_CH1_SWHSSRCREG_SWHS_REQ_SRC_WE_MASK  0x00000002U
#define DMA_CH1_SWHSSRCREG_SWHS_REQ_SRC_WE_POS  1U
#define DMA_CH1_SWHSSRCREG_SWHS_REQ_SRC_MASK  0x00000001U
#define DMA_CH1_SWHSSRCREG_SWHS_REQ_SRC_POS  0U

/* Bit fields of CH1_SWHSDSTREG register */
#define DMA_CH1_SWHSDSTREG_SWHS_LST_DST_WE_MASK  0x00000020U
#define DMA_CH1_SWHSDSTREG_SWHS_LST_DST_WE_POS  5U
#define DMA_CH1_SWHSDSTREG_SWHS_LST_DST_MASK  0x00000010U
#define DMA_CH1_SWHSDSTREG_SWHS_LST_DST_POS  4U
#define DMA_CH1_SWHSDSTREG_SWHS_SGLREQ_DST_WE_MASK  0x00000008U
#define DMA_CH1_SWHSDSTREG_SWHS_SGLREQ_DST_WE_POS  3U
#define DMA_CH1_SWHSDSTREG_SWHS_SGLREQ_DST_MASK  0x00000004U
#define DMA_CH1_SWHSDSTREG_SWHS_SGLREQ_DST_POS  2U
#define DMA_CH1_SWHSDSTREG_SWHS_REQ_DST_WE_MASK  0x00000002U
#define DMA_CH1_SWHSDSTREG_SWHS_REQ_DST_WE_POS  1U
#define DMA_CH1_SWHSDSTREG_SWHS_REQ_DST_MASK  0x00000001U
#define DMA_CH1_SWHSDSTREG_SWHS_REQ_DST_POS  0U

/* Bit fields of CH1_BLK_TFR_RESUMEREQREG register */
#define DMA_CH1_BLK_TFR_RESUMEREQREG_BLK_TFR_RESUMEREQ_MASK  0x00000001U
#define DMA_CH1_BLK_TFR_RESUMEREQREG_BLK_TFR_RESUMEREQ_POS  0U

/* Bit fields of CH1_AXI_IDREG register */
#define DMA_CH1_AXI_IDREG_AXI_WRITE_ID_SUFFIX_MASK  0x000F0000U
#define DMA_CH1_AXI_IDREG_AXI_WRITE_ID_SUFFIX_POS  16U
#define DMA_CH1_AXI_IDREG_AXI_READ_ID_SUFFIX_MASK  0x0000000FU
#define DMA_CH1_AXI_IDREG_AXI_READ_ID_SUFFIX_POS  0U

/* Bit fields of CH1_AXI_QOSREG register */
#define DMA_CH1_AXI_QOSREG_AXI_ARQOS_MASK  0x000000F0U
#define DMA_CH1_AXI_QOSREG_AXI_ARQOS_POS  4U
#define DMA_CH1_AXI_QOSREG_AXI_AWQOS_MASK  0x0000000FU
#define DMA_CH1_AXI_QOSREG_AXI_AWQOS_POS  0U

/* Bit fields of CH1_INTSTATUS_ENABLEREG register */
#define  DMA_CH1_INTSTATUS_ENABLEREG_ENABLE_ECC_PROT_UIDMEM_UNCORRERR_INTSTAT_MASK  0x800000000U
#define DMA_CH1_INTSTATUS_ENABLEREG_ENABLE_ECC_PROT_UIDMEM_UNCORRERR_INTSTAT_POS  35U
#define DMA_CH1_INTSTATUS_ENABLEREG_ENABLE_ECC_PROT_UIDMEM_CORRERR_INTSTAT_MASK  0x400000000U
#define DMA_CH1_INTSTATUS_ENABLEREG_ENABLE_ECC_PROT_UIDMEM_CORRERR_INTSTAT_POS  34U
#define DMA_CH1_INTSTATUS_ENABLEREG_ENABLE_ECC_PROT_CHMEM_UNCORRERR_INTSTAT_MASK  0x200000000U
#define DMA_CH1_INTSTATUS_ENABLEREG_ENABLE_ECC_PROT_CHMEM_UNCORRERR_INTSTAT_POS  33U
#define DMA_CH1_INTSTATUS_ENABLEREG_ENABLE_ECC_PROT_CHMEM_CORRERR_INTSTAT_MASK  0x100000000U
#define DMA_CH1_INTSTATUS_ENABLEREG_ENABLE_ECC_PROT_CHMEM_CORRERR_INTSTAT_POS  32U
#define DMA_CH1_INTSTATUS_ENABLEREG_ENABLE_CH_ABORTED_INTSTAT_MASK  0x80000000U
#define DMA_CH1_INTSTATUS_ENABLEREG_ENABLE_CH_ABORTED_INTSTAT_POS  31U
#define DMA_CH1_INTSTATUS_ENABLEREG_ENABLE_CH_DISABLED_INTSTAT_MASK  0x40000000U
#define DMA_CH1_INTSTATUS_ENABLEREG_ENABLE_CH_DISABLED_INTSTAT_POS  30U
#define DMA_CH1_INTSTATUS_ENABLEREG_ENABLE_CH_SUSPENDED_INTSTAT_MASK  0x20000000U
#define DMA_CH1_INTSTATUS_ENABLEREG_ENABLE_CH_SUSPENDED_INTSTAT_POS  29U
#define DMA_CH1_INTSTATUS_ENABLEREG_ENABLE_CH_SRC_SUSPENDED_INTSTAT_MASK  0x10000000U
#define DMA_CH1_INTSTATUS_ENABLEREG_ENABLE_CH_SRC_SUSPENDED_INTSTAT_POS  28U
#define DMA_CH1_INTSTATUS_ENABLEREG_ENABLE_CH_LOCK_CLEARED_INTSTAT_MASK  0x08000000U
#define DMA_CH1_INTSTATUS_ENABLEREG_ENABLE_CH_LOCK_CLEARED_INTSTAT_POS  27U
#define DMA_CH1_INTSTATUS_ENABLEREG_ENABLE_SLVIF_WRPARITY_ERR_INTSTAT_MASK  0x02000000U
#define DMA_CH1_INTSTATUS_ENABLEREG_ENABLE_SLVIF_WRPARITY_ERR_INTSTAT_POS  25U
#define DMA_CH1_INTSTATUS_ENABLEREG_ENABLE_SLVIF_WRONHOLD_ERR_INTSTAT_MASK  0x00200000U
#define DMA_CH1_INTSTATUS_ENABLEREG_ENABLE_SLVIF_WRONHOLD_ERR_INTSTAT_POS  21U
#define  DMA_CH1_INTSTATUS_ENABLEREG_ENABLE_SLVIF_SHADOWREG_WRON_VALID_ERR_INTSTAT_MASK  0x00100000U
#define  DMA_CH1_INTSTATUS_ENABLEREG_ENABLE_SLVIF_SHADOWREG_WRON_VALID_ERR_INTSTAT_POS  20U
#define DMA_CH1_INTSTATUS_ENABLEREG_ENABLE_SLVIF_WRONCHEN_ERR_INTSTAT_MASK  0x00080000U
#define DMA_CH1_INTSTATUS_ENABLEREG_ENABLE_SLVIF_WRONCHEN_ERR_INTSTAT_POS  19U
#define DMA_CH1_INTSTATUS_ENABLEREG_ENABLE_SLVIF_RD2RWO_ERR_INTSTAT_MASK  0x00040000U
#define DMA_CH1_INTSTATUS_ENABLEREG_ENABLE_SLVIF_RD2RWO_ERR_INTSTAT_POS  18U
#define DMA_CH1_INTSTATUS_ENABLEREG_ENABLE_SLVIF_WR2RO_ERR_INTSTAT_MASK  0x00020000U
#define DMA_CH1_INTSTATUS_ENABLEREG_ENABLE_SLVIF_WR2RO_ERR_INTSTAT_POS  17U
#define DMA_CH1_INTSTATUS_ENABLEREG_ENABLE_SLVIF_DEC_ERR_INTSTAT_MASK  0x00010000U
#define DMA_CH1_INTSTATUS_ENABLEREG_ENABLE_SLVIF_DEC_ERR_INTSTAT_POS  16U
#define DMA_CH1_INTSTATUS_ENABLEREG_ENABLE_SLVIF_MULTIBLKTYPE_ERR_INTSTAT_MASK  0x00004000U
#define DMA_CH1_INTSTATUS_ENABLEREG_ENABLE_SLVIF_MULTIBLKTYPE_ERR_INTSTAT_POS  14U
#define  DMA_CH1_INTSTATUS_ENABLEREG_ENABLE_SHADOWREG_OR_LLI_INVALID_ERR_INTSTAT_MASK  0x00002000U
#define  DMA_CH1_INTSTATUS_ENABLEREG_ENABLE_SHADOWREG_OR_LLI_INVALID_ERR_INTSTAT_POS  13U
#define DMA_CH1_INTSTATUS_ENABLEREG_ENABLE_LLI_WR_SLV_ERR_INTSTAT_MASK  0x00001000U
#define DMA_CH1_INTSTATUS_ENABLEREG_ENABLE_LLI_WR_SLV_ERR_INTSTAT_POS  12U
#define DMA_CH1_INTSTATUS_ENABLEREG_ENABLE_LLI_RD_SLV_ERR_INTSTAT_MASK  0x00000800U
#define DMA_CH1_INTSTATUS_ENABLEREG_ENABLE_LLI_RD_SLV_ERR_INTSTAT_POS  11U
#define DMA_CH1_INTSTATUS_ENABLEREG_ENABLE_LLI_WR_DEC_ERR_INTSTAT_MASK  0x00000400U
#define DMA_CH1_INTSTATUS_ENABLEREG_ENABLE_LLI_WR_DEC_ERR_INTSTAT_POS  10U
#define DMA_CH1_INTSTATUS_ENABLEREG_ENABLE_LLI_RD_DEC_ERR_INTSTAT_MASK  0x00000200U
#define DMA_CH1_INTSTATUS_ENABLEREG_ENABLE_LLI_RD_DEC_ERR_INTSTAT_POS  9U
#define DMA_CH1_INTSTATUS_ENABLEREG_ENABLE_DST_SLV_ERR_INTSTAT_MASK  0x00000100U
#define DMA_CH1_INTSTATUS_ENABLEREG_ENABLE_DST_SLV_ERR_INTSTAT_POS  8U
#define DMA_CH1_INTSTATUS_ENABLEREG_ENABLE_SRC_SLV_ERR_INTSTAT_MASK  0x00000080U
#define DMA_CH1_INTSTATUS_ENABLEREG_ENABLE_SRC_SLV_ERR_INTSTAT_POS  7U
#define DMA_CH1_INTSTATUS_ENABLEREG_ENABLE_DST_DEC_ERR_INTSTAT_MASK  0x00000040U
#define DMA_CH1_INTSTATUS_ENABLEREG_ENABLE_DST_DEC_ERR_INTSTAT_POS  6U
#define DMA_CH1_INTSTATUS_ENABLEREG_ENABLE_SRC_DEC_ERR_INTSTAT_MASK  0x00000020U
#define DMA_CH1_INTSTATUS_ENABLEREG_ENABLE_SRC_DEC_ERR_INTSTAT_POS  5U
#define DMA_CH1_INTSTATUS_ENABLEREG_ENABLE_DST_TRANSCOMP_INTSTAT_MASK  0x00000010U
#define DMA_CH1_INTSTATUS_ENABLEREG_ENABLE_DST_TRANSCOMP_INTSTAT_POS  4U
#define DMA_CH1_INTSTATUS_ENABLEREG_ENABLE_SRC_TRANSCOMP_INTSTAT_MASK  0x00000008U
#define DMA_CH1_INTSTATUS_ENABLEREG_ENABLE_SRC_TRANSCOMP_INTSTAT_POS  3U
#define DMA_CH1_INTSTATUS_ENABLEREG_ENABLE_DMA_TFR_DONE_INTSTAT_MASK  0x00000002U
#define DMA_CH1_INTSTATUS_ENABLEREG_ENABLE_DMA_TFR_DONE_INTSTAT_POS  1U
#define DMA_CH1_INTSTATUS_ENABLEREG_ENABLE_BLOCK_TFR_DONE_INTSTAT_MASK  0x00000001U
#define DMA_CH1_INTSTATUS_ENABLEREG_ENABLE_BLOCK_TFR_DONE_INTSTAT_POS  0U

/* Bit fields of CH1_INTSTATUS register */
#define DMA_CH1_INTSTATUS_ECC_PROT_UIDMEM_UNCORRERR_INTSTAT_MASK  0x800000000U
#define DMA_CH1_INTSTATUS_ECC_PROT_UIDMEM_UNCORRERR_INTSTAT_POS  35U
#define DMA_CH1_INTSTATUS_ECC_PROT_UIDMEM_CORRERR_INTSTAT_MASK  0x400000000U
#define DMA_CH1_INTSTATUS_ECC_PROT_UIDMEM_CORRERR_INTSTAT_POS  34U
#define DMA_CH1_INTSTATUS_ECC_PROT_CHMEM_UNCORRERR_INTSTAT_MASK  0x200000000U
#define DMA_CH1_INTSTATUS_ECC_PROT_CHMEM_UNCORRERR_INTSTAT_POS  33U
#define DMA_CH1_INTSTATUS_ECC_PROT_CHMEM_CORRERR_INTSTAT_MASK  0x100000000U
#define DMA_CH1_INTSTATUS_ECC_PROT_CHMEM_CORRERR_INTSTAT_POS  32U
#define DMA_CH1_INTSTATUS_CH_ABORTED_INTSTAT_MASK  0x80000000U
#define DMA_CH1_INTSTATUS_CH_ABORTED_INTSTAT_POS  31U
#define DMA_CH1_INTSTATUS_CH_DISABLED_INTSTAT_MASK  0x40000000U
#define DMA_CH1_INTSTATUS_CH_DISABLED_INTSTAT_POS  30U
#define DMA_CH1_INTSTATUS_CH_SUSPENDED_INTSTAT_MASK  0x20000000U
#define DMA_CH1_INTSTATUS_CH_SUSPENDED_INTSTAT_POS  29U
#define DMA_CH1_INTSTATUS_CH_SRC_SUSPENDED_INTSTAT_MASK  0x10000000U
#define DMA_CH1_INTSTATUS_CH_SRC_SUSPENDED_INTSTAT_POS  28U
#define DMA_CH1_INTSTATUS_CH_LOCK_CLEARED_INTSTAT_MASK  0x08000000U
#define DMA_CH1_INTSTATUS_CH_LOCK_CLEARED_INTSTAT_POS  27U
#define DMA_CH1_INTSTATUS_SLVIF_WRPARITY_ERR_INTSTAT_MASK  0x02000000U
#define DMA_CH1_INTSTATUS_SLVIF_WRPARITY_ERR_INTSTAT_POS  25U
#define DMA_CH1_INTSTATUS_SLVIF_WRONHOLD_ERR_INTSTAT_MASK  0x00200000U
#define DMA_CH1_INTSTATUS_SLVIF_WRONHOLD_ERR_INTSTAT_POS  21U
#define DMA_CH1_INTSTATUS_SLVIF_SHADOWREG_WRON_VALID_ERR_INTSTAT_MASK  0x00100000U
#define DMA_CH1_INTSTATUS_SLVIF_SHADOWREG_WRON_VALID_ERR_INTSTAT_POS  20U
#define DMA_CH1_INTSTATUS_SLVIF_WRONCHEN_ERR_INTSTAT_MASK  0x00080000U
#define DMA_CH1_INTSTATUS_SLVIF_WRONCHEN_ERR_INTSTAT_POS  19U
#define DMA_CH1_INTSTATUS_SLVIF_RD2RWO_ERR_INTSTAT_MASK  0x00040000U
#define DMA_CH1_INTSTATUS_SLVIF_RD2RWO_ERR_INTSTAT_POS  18U
#define DMA_CH1_INTSTATUS_SLVIF_WR2RO_ERR_INTSTAT_MASK  0x00020000U
#define DMA_CH1_INTSTATUS_SLVIF_WR2RO_ERR_INTSTAT_POS  17U
#define DMA_CH1_INTSTATUS_SLVIF_DEC_ERR_INTSTAT_MASK  0x00010000U
#define DMA_CH1_INTSTATUS_SLVIF_DEC_ERR_INTSTAT_POS  16U
#define DMA_CH1_INTSTATUS_SLVIF_MULTIBLKTYPE_ERR_INTSTAT_MASK  0x00004000U
#define DMA_CH1_INTSTATUS_SLVIF_MULTIBLKTYPE_ERR_INTSTAT_POS  14U
#define DMA_CH1_INTSTATUS_SHADOWREG_OR_LLI_INVALID_ERR_INTSTAT_MASK  0x00002000U
#define DMA_CH1_INTSTATUS_SHADOWREG_OR_LLI_INVALID_ERR_INTSTAT_POS  13U
#define DMA_CH1_INTSTATUS_LLI_WR_SLV_ERR_INTSTAT_MASK  0x00001000U
#define DMA_CH1_INTSTATUS_LLI_WR_SLV_ERR_INTSTAT_POS  12U
#define DMA_CH1_INTSTATUS_LLI_RD_SLV_ERR_INTSTAT_MASK  0x00000800U
#define DMA_CH1_INTSTATUS_LLI_RD_SLV_ERR_INTSTAT_POS  11U
#define DMA_CH1_INTSTATUS_LLI_WR_DEC_ERR_INTSTAT_MASK  0x00000400U
#define DMA_CH1_INTSTATUS_LLI_WR_DEC_ERR_INTSTAT_POS  10U
#define DMA_CH1_INTSTATUS_LLI_RD_DEC_ERR_INTSTAT_MASK  0x00000200U
#define DMA_CH1_INTSTATUS_LLI_RD_DEC_ERR_INTSTAT_POS  9U
#define DMA_CH1_INTSTATUS_DST_SLV_ERR_INTSTAT_MASK  0x00000100U
#define DMA_CH1_INTSTATUS_DST_SLV_ERR_INTSTAT_POS  8U
#define DMA_CH1_INTSTATUS_SRC_SLV_ERR_INTSTAT_MASK  0x00000080U
#define DMA_CH1_INTSTATUS_SRC_SLV_ERR_INTSTAT_POS  7U
#define DMA_CH1_INTSTATUS_DST_DEC_ERR_INTSTAT_MASK  0x00000040U
#define DMA_CH1_INTSTATUS_DST_DEC_ERR_INTSTAT_POS  6U
#define DMA_CH1_INTSTATUS_SRC_DEC_ERR_INTSTAT_MASK  0x00000020U
#define DMA_CH1_INTSTATUS_SRC_DEC_ERR_INTSTAT_POS  5U
#define DMA_CH1_INTSTATUS_DST_TRANSCOMP_INTSTAT_MASK  0x00000010U
#define DMA_CH1_INTSTATUS_DST_TRANSCOMP_INTSTAT_POS  4U
#define DMA_CH1_INTSTATUS_SRC_TRANSCOMP_INTSTAT_MASK  0x00000008U
#define DMA_CH1_INTSTATUS_SRC_TRANSCOMP_INTSTAT_POS  3U
#define DMA_CH1_INTSTATUS_DMA_TFR_DONE_INTSTAT_MASK  0x00000002U
#define DMA_CH1_INTSTATUS_DMA_TFR_DONE_INTSTAT_POS  1U
#define DMA_CH1_INTSTATUS_BLOCK_TFR_DONE_INTSTAT_MASK  0x00000001U
#define DMA_CH1_INTSTATUS_BLOCK_TFR_DONE_INTSTAT_POS  0U

/* Bit fields of CH1_INTSIGNAL_ENABLEREG register */
#define  DMA_CH1_INTSIGNAL_ENABLEREG_ENABLE_ECC_PROT_UIDMEM_UNCORRERR_INTSIGNAL_MASK  0x800000000U
#define  DMA_CH1_INTSIGNAL_ENABLEREG_ENABLE_ECC_PROT_UIDMEM_UNCORRERR_INTSIGNAL_POS  35U
#define  DMA_CH1_INTSIGNAL_ENABLEREG_ENABLE_ECC_PROT_UIDMEM_CORRERR_INTSIGNAL_MASK  0x400000000U
#define DMA_CH1_INTSIGNAL_ENABLEREG_ENABLE_ECC_PROT_UIDMEM_CORRERR_INTSIGNAL_POS  34U
#define  DMA_CH1_INTSIGNAL_ENABLEREG_ENABLE_ECC_PROT_CHMEM_UNCORRERR_INTSIGNAL_MASK  0x200000000U
#define  DMA_CH1_INTSIGNAL_ENABLEREG_ENABLE_ECC_PROT_CHMEM_UNCORRERR_INTSIGNAL_POS  33U
#define DMA_CH1_INTSIGNAL_ENABLEREG_ENABLE_ECC_PROT_CHMEM_CORRERR_INTSIGNAL_MASK  0x100000000U
#define DMA_CH1_INTSIGNAL_ENABLEREG_ENABLE_ECC_PROT_CHMEM_CORRERR_INTSIGNAL_POS  32U
#define DMA_CH1_INTSIGNAL_ENABLEREG_ENABLE_CH_ABORTED_INTSIGNAL_MASK  0x80000000U
#define DMA_CH1_INTSIGNAL_ENABLEREG_ENABLE_CH_ABORTED_INTSIGNAL_POS  31U
#define DMA_CH1_INTSIGNAL_ENABLEREG_ENABLE_CH_DISABLED_INTSIGNAL_MASK  0x40000000U
#define DMA_CH1_INTSIGNAL_ENABLEREG_ENABLE_CH_DISABLED_INTSIGNAL_POS  30U
#define DMA_CH1_INTSIGNAL_ENABLEREG_ENABLE_CH_SUSPENDED_INTSIGNAL_MASK  0x20000000U
#define DMA_CH1_INTSIGNAL_ENABLEREG_ENABLE_CH_SUSPENDED_INTSIGNAL_POS  29U
#define DMA_CH1_INTSIGNAL_ENABLEREG_ENABLE_CH_SRC_SUSPENDED_INTSIGNAL_MASK  0x10000000U
#define DMA_CH1_INTSIGNAL_ENABLEREG_ENABLE_CH_SRC_SUSPENDED_INTSIGNAL_POS  28U
#define DMA_CH1_INTSIGNAL_ENABLEREG_ENABLE_CH_LOCK_CLEARED_INTSIGNAL_MASK  0x08000000U
#define DMA_CH1_INTSIGNAL_ENABLEREG_ENABLE_CH_LOCK_CLEARED_INTSIGNAL_POS  27U
#define DMA_CH1_INTSIGNAL_ENABLEREG_ENABLE_SLVIF_WRPARITY_ERR_INTSIGNAL_MASK  0x02000000U
#define DMA_CH1_INTSIGNAL_ENABLEREG_ENABLE_SLVIF_WRPARITY_ERR_INTSIGNAL_POS  25U
#define DMA_CH1_INTSIGNAL_ENABLEREG_ENABLE_SLVIF_WRONHOLD_ERR_INTSIGNAL_MASK  0x00200000U
#define DMA_CH1_INTSIGNAL_ENABLEREG_ENABLE_SLVIF_WRONHOLD_ERR_INTSIGNAL_POS  21U
#define  DMA_CH1_INTSIGNAL_ENABLEREG_ENABLE_SLVIF_SHADOWREG_WRON_VALID_ERR_INTSIGNAL_MASK  0x00100000U
#define  DMA_CH1_INTSIGNAL_ENABLEREG_ENABLE_SLVIF_SHADOWREG_WRON_VALID_ERR_INTSIGNAL_POS  20U
#define DMA_CH1_INTSIGNAL_ENABLEREG_ENABLE_SLVIF_WRONCHEN_ERR_INTSIGNAL_MASK  0x00080000U
#define DMA_CH1_INTSIGNAL_ENABLEREG_ENABLE_SLVIF_WRONCHEN_ERR_INTSIGNAL_POS  19U
#define DMA_CH1_INTSIGNAL_ENABLEREG_ENABLE_SLVIF_RD2RWO_ERR_INTSIGNAL_MASK  0x00040000U
#define DMA_CH1_INTSIGNAL_ENABLEREG_ENABLE_SLVIF_RD2RWO_ERR_INTSIGNAL_POS  18U
#define DMA_CH1_INTSIGNAL_ENABLEREG_ENABLE_SLVIF_WR2RO_ERR_INTSIGNAL_MASK  0x00020000U
#define DMA_CH1_INTSIGNAL_ENABLEREG_ENABLE_SLVIF_WR2RO_ERR_INTSIGNAL_POS  17U
#define DMA_CH1_INTSIGNAL_ENABLEREG_ENABLE_SLVIF_DEC_ERR_INTSIGNAL_MASK  0x00010000U
#define DMA_CH1_INTSIGNAL_ENABLEREG_ENABLE_SLVIF_DEC_ERR_INTSIGNAL_POS  16U
#define DMA_CH1_INTSIGNAL_ENABLEREG_ENABLE_SLVIF_MULTIBLKTYPE_ERR_INTSIGNAL_MASK  0x00004000U
#define DMA_CH1_INTSIGNAL_ENABLEREG_ENABLE_SLVIF_MULTIBLKTYPE_ERR_INTSIGNAL_POS  14U
#define  DMA_CH1_INTSIGNAL_ENABLEREG_ENABLE_SHADOWREG_OR_LLI_INVALID_ERR_INTSIGNAL_MASK  0x00002000U
#define  DMA_CH1_INTSIGNAL_ENABLEREG_ENABLE_SHADOWREG_OR_LLI_INVALID_ERR_INTSIGNAL_POS  13U
#define DMA_CH1_INTSIGNAL_ENABLEREG_ENABLE_LLI_WR_SLV_ERR_INTSIGNAL_MASK  0x00001000U
#define DMA_CH1_INTSIGNAL_ENABLEREG_ENABLE_LLI_WR_SLV_ERR_INTSIGNAL_POS  12U
#define DMA_CH1_INTSIGNAL_ENABLEREG_ENABLE_LLI_RD_SLV_ERR_INTSIGNAL_MASK  0x00000800U
#define DMA_CH1_INTSIGNAL_ENABLEREG_ENABLE_LLI_RD_SLV_ERR_INTSIGNAL_POS  11U
#define DMA_CH1_INTSIGNAL_ENABLEREG_ENABLE_LLI_WR_DEC_ERR_INTSIGNAL_MASK  0x00000400U
#define DMA_CH1_INTSIGNAL_ENABLEREG_ENABLE_LLI_WR_DEC_ERR_INTSIGNAL_POS  10U
#define DMA_CH1_INTSIGNAL_ENABLEREG_ENABLE_LLI_RD_DEC_ERR_INTSIGNAL_MASK  0x00000200U
#define DMA_CH1_INTSIGNAL_ENABLEREG_ENABLE_LLI_RD_DEC_ERR_INTSIGNAL_POS  9U
#define DMA_CH1_INTSIGNAL_ENABLEREG_ENABLE_DST_SLV_ERR_INTSIGNAL_MASK  0x00000100U
#define DMA_CH1_INTSIGNAL_ENABLEREG_ENABLE_DST_SLV_ERR_INTSIGNAL_POS  8U
#define DMA_CH1_INTSIGNAL_ENABLEREG_ENABLE_SRC_SLV_ERR_INTSIGNAL_MASK  0x00000080U
#define DMA_CH1_INTSIGNAL_ENABLEREG_ENABLE_SRC_SLV_ERR_INTSIGNAL_POS  7U
#define DMA_CH1_INTSIGNAL_ENABLEREG_ENABLE_DST_DEC_ERR_INTSIGNAL_MASK  0x00000040U
#define DMA_CH1_INTSIGNAL_ENABLEREG_ENABLE_DST_DEC_ERR_INTSIGNAL_POS  6U
#define DMA_CH1_INTSIGNAL_ENABLEREG_ENABLE_SRC_DEC_ERR_INTSIGNAL_MASK  0x00000020U
#define DMA_CH1_INTSIGNAL_ENABLEREG_ENABLE_SRC_DEC_ERR_INTSIGNAL_POS  5U
#define DMA_CH1_INTSIGNAL_ENABLEREG_ENABLE_DST_TRANSCOMP_INTSIGNAL_MASK  0x00000010U
#define DMA_CH1_INTSIGNAL_ENABLEREG_ENABLE_DST_TRANSCOMP_INTSIGNAL_POS  4U
#define DMA_CH1_INTSIGNAL_ENABLEREG_ENABLE_SRC_TRANSCOMP_INTSIGNAL_MASK  0x00000008U
#define DMA_CH1_INTSIGNAL_ENABLEREG_ENABLE_SRC_TRANSCOMP_INTSIGNAL_POS  3U
#define DMA_CH1_INTSIGNAL_ENABLEREG_ENABLE_DMA_TFR_DONE_INTSIGNAL_MASK  0x00000002U
#define DMA_CH1_INTSIGNAL_ENABLEREG_ENABLE_DMA_TFR_DONE_INTSIGNAL_POS  1U
#define DMA_CH1_INTSIGNAL_ENABLEREG_ENABLE_BLOCK_TFR_DONE_INTSIGNAL_MASK  0x00000001U
#define DMA_CH1_INTSIGNAL_ENABLEREG_ENABLE_BLOCK_TFR_DONE_INTSIGNAL_POS  0U

/* Bit fields of CH1_INTCLEARREG register */
#define DMA_CH1_INTCLEARREG_CLEAR_ECC_PROT_UIDMEM_UNCORRERR_INTSTAT_MASK  0x800000000U
#define DMA_CH1_INTCLEARREG_CLEAR_ECC_PROT_UIDMEM_UNCORRERR_INTSTAT_POS  35U
#define DMA_CH1_INTCLEARREG_CLEAR_ECC_PROT_UIDMEM_CORRERR_INTSTAT_MASK  0x400000000U
#define DMA_CH1_INTCLEARREG_CLEAR_ECC_PROT_UIDMEM_CORRERR_INTSTAT_POS  34U
#define DMA_CH1_INTCLEARREG_CLEAR_ECC_PROT_CHMEM_UNCORRERR_INTSTAT_MASK  0x200000000U
#define DMA_CH1_INTCLEARREG_CLEAR_ECC_PROT_CHMEM_UNCORRERR_INTSTAT_POS  33U
#define DMA_CH1_INTCLEARREG_CLEAR_ECC_PROT_CHMEM_CORRERR_INTSTAT_MASK  0x100000000U
#define DMA_CH1_INTCLEARREG_CLEAR_ECC_PROT_CHMEM_CORRERR_INTSTAT_POS  32U
#define DMA_CH1_INTCLEARREG_CLEAR_CH_ABORTED_INTSTAT_MASK  0x80000000U
#define DMA_CH1_INTCLEARREG_CLEAR_CH_ABORTED_INTSTAT_POS  31U
#define DMA_CH1_INTCLEARREG_CLEAR_CH_DISABLED_INTSTAT_MASK  0x40000000U
#define DMA_CH1_INTCLEARREG_CLEAR_CH_DISABLED_INTSTAT_POS  30U
#define DMA_CH1_INTCLEARREG_CLEAR_CH_SUSPENDED_INTSTAT_MASK  0x20000000U
#define DMA_CH1_INTCLEARREG_CLEAR_CH_SUSPENDED_INTSTAT_POS  29U
#define DMA_CH1_INTCLEARREG_CLEAR_CH_SRC_SUSPENDED_INTSTAT_MASK  0x10000000U
#define DMA_CH1_INTCLEARREG_CLEAR_CH_SRC_SUSPENDED_INTSTAT_POS  28U
#define DMA_CH1_INTCLEARREG_CLEAR_CH_LOCK_CLEARED_INTSTAT_MASK  0x08000000U
#define DMA_CH1_INTCLEARREG_CLEAR_CH_LOCK_CLEARED_INTSTAT_POS  27U
#define DMA_CH1_INTCLEARREG_CLEAR_SLVIF_WRPARITY_ERR_INTSTAT_MASK  0x02000000U
#define DMA_CH1_INTCLEARREG_CLEAR_SLVIF_WRPARITY_ERR_INTSTAT_POS  25U
#define DMA_CH1_INTCLEARREG_CLEAR_SLVIF_WRONHOLD_ERR_INTSTAT_MASK  0x00200000U
#define DMA_CH1_INTCLEARREG_CLEAR_SLVIF_WRONHOLD_ERR_INTSTAT_POS  21U
#define DMA_CH1_INTCLEARREG_CLEAR_SLVIF_SHADOWREG_WRON_VALID_ERR_INTSTAT_MASK  0x00100000U
#define DMA_CH1_INTCLEARREG_CLEAR_SLVIF_SHADOWREG_WRON_VALID_ERR_INTSTAT_POS  20U
#define DMA_CH1_INTCLEARREG_CLEAR_SLVIF_WRONCHEN_ERR_INTSTAT_MASK  0x00080000U
#define DMA_CH1_INTCLEARREG_CLEAR_SLVIF_WRONCHEN_ERR_INTSTAT_POS  19U
#define DMA_CH1_INTCLEARREG_CLEAR_SLVIF_RD2RWO_ERR_INTSTAT_MASK  0x00040000U
#define DMA_CH1_INTCLEARREG_CLEAR_SLVIF_RD2RWO_ERR_INTSTAT_POS  18U
#define DMA_CH1_INTCLEARREG_CLEAR_SLVIF_WR2RO_ERR_INTSTAT_MASK  0x00020000U
#define DMA_CH1_INTCLEARREG_CLEAR_SLVIF_WR2RO_ERR_INTSTAT_POS  17U
#define DMA_CH1_INTCLEARREG_CLEAR_SLVIF_DEC_ERR_INTSTAT_MASK  0x00010000U
#define DMA_CH1_INTCLEARREG_CLEAR_SLVIF_DEC_ERR_INTSTAT_POS  16U
#define DMA_CH1_INTCLEARREG_CLEAR_SLVIF_MULTIBLKTYPE_ERR_INTSTAT_MASK  0x00004000U
#define DMA_CH1_INTCLEARREG_CLEAR_SLVIF_MULTIBLKTYPE_ERR_INTSTAT_POS  14U
#define DMA_CH1_INTCLEARREG_CLEAR_SHADOWREG_OR_LLI_INVALID_ERR_INTSTAT_MASK  0x00002000U
#define DMA_CH1_INTCLEARREG_CLEAR_SHADOWREG_OR_LLI_INVALID_ERR_INTSTAT_POS  13U
#define DMA_CH1_INTCLEARREG_CLEAR_LLI_WR_SLV_ERR_INTSTAT_MASK  0x00001000U
#define DMA_CH1_INTCLEARREG_CLEAR_LLI_WR_SLV_ERR_INTSTAT_POS  12U
#define DMA_CH1_INTCLEARREG_CLEAR_LLI_RD_SLV_ERR_INTSTAT_MASK  0x00000800U
#define DMA_CH1_INTCLEARREG_CLEAR_LLI_RD_SLV_ERR_INTSTAT_POS  11U
#define DMA_CH1_INTCLEARREG_CLEAR_LLI_WR_DEC_ERR_INTSTAT_MASK  0x00000400U
#define DMA_CH1_INTCLEARREG_CLEAR_LLI_WR_DEC_ERR_INTSTAT_POS  10U
#define DMA_CH1_INTCLEARREG_CLEAR_LLI_RD_DEC_ERR_INTSTAT_MASK  0x00000200U
#define DMA_CH1_INTCLEARREG_CLEAR_LLI_RD_DEC_ERR_INTSTAT_POS  9U
#define DMA_CH1_INTCLEARREG_CLEAR_DST_SLV_ERR_INTSTAT_MASK  0x00000100U
#define DMA_CH1_INTCLEARREG_CLEAR_DST_SLV_ERR_INTSTAT_POS  8U
#define DMA_CH1_INTCLEARREG_CLEAR_SRC_SLV_ERR_INTSTAT_MASK  0x00000080U
#define DMA_CH1_INTCLEARREG_CLEAR_SRC_SLV_ERR_INTSTAT_POS  7U
#define DMA_CH1_INTCLEARREG_CLEAR_DST_DEC_ERR_INTSTAT_MASK  0x00000040U
#define DMA_CH1_INTCLEARREG_CLEAR_DST_DEC_ERR_INTSTAT_POS  6U
#define DMA_CH1_INTCLEARREG_CLEAR_SRC_DEC_ERR_INTSTAT_MASK  0x00000020U
#define DMA_CH1_INTCLEARREG_CLEAR_SRC_DEC_ERR_INTSTAT_POS  5U
#define DMA_CH1_INTCLEARREG_CLEAR_DST_TRANSCOMP_INTSTAT_MASK  0x00000010U
#define DMA_CH1_INTCLEARREG_CLEAR_DST_TRANSCOMP_INTSTAT_POS  4U
#define DMA_CH1_INTCLEARREG_CLEAR_SRC_TRANSCOMP_INTSTAT_MASK  0x00000008U
#define DMA_CH1_INTCLEARREG_CLEAR_SRC_TRANSCOMP_INTSTAT_POS  3U
#define DMA_CH1_INTCLEARREG_CLEAR_DMA_TFR_DONE_INTSTAT_MASK  0x00000002U
#define DMA_CH1_INTCLEARREG_CLEAR_DMA_TFR_DONE_INTSTAT_POS  1U
#define DMA_CH1_INTCLEARREG_CLEAR_BLOCK_TFR_DONE_INTSTAT_MASK  0x00000001U
#define DMA_CH1_INTCLEARREG_CLEAR_BLOCK_TFR_DONE_INTSTAT_POS  0U

/* Bit fields of CH2_SAR register */
#define DMA_CH2_SAR_SAR_MASK  0xFFFFFFFFFFFFFFFFU
#define DMA_CH2_SAR_SAR_POS  0U

/* Bit fields of CH2_DAR register */
#define DMA_CH2_DAR_DAR_MASK  0xFFFFFFFFFFFFFFFFU
#define DMA_CH2_DAR_DAR_POS  0U

/* Bit fields of CH2_BLOCK_TS register */
#define DMA_CH2_BLOCK_TS_BLOCK_TS_MASK  0x003FFFFFU
#define DMA_CH2_BLOCK_TS_BLOCK_TS_POS  0U

/* Bit fields of CH2_CTL register */
#define DMA_CH2_CTL_SHADOWREG_OR_LLI_VALID_MASK  0x8000000000000000U
#define DMA_CH2_CTL_SHADOWREG_OR_LLI_VALID_POS  63U
#define DMA_CH2_CTL_SHADOWREG_OR_LLI_LAST_MASK  0x4000000000000000U
#define DMA_CH2_CTL_SHADOWREG_OR_LLI_LAST_POS  62U
#define DMA_CH2_CTL_IOC_BLKTFR_MASK  0x400000000000000U
#define DMA_CH2_CTL_IOC_BLKTFR_POS  58U
#define DMA_CH2_CTL_DST_STAT_EN_MASK  0x200000000000000U
#define DMA_CH2_CTL_DST_STAT_EN_POS  57U
#define DMA_CH2_CTL_SRC_STAT_EN_MASK  0x100000000000000U
#define DMA_CH2_CTL_SRC_STAT_EN_POS  56U
#define DMA_CH2_CTL_AWLEN_MASK  0xFF000000000000U
#define DMA_CH2_CTL_AWLEN_POS  48U
#define DMA_CH2_CTL_AWLEN_EN_MASK  0x800000000000U
#define DMA_CH2_CTL_AWLEN_EN_POS  47U
#define DMA_CH2_CTL_ARLEN_MASK  0x7F8000000000U
#define DMA_CH2_CTL_ARLEN_POS  39U
#define DMA_CH2_CTL_ARLEN_EN_MASK  0x4000000000U
#define DMA_CH2_CTL_ARLEN_EN_POS  38U
#define DMA_CH2_CTL_AW_PROT_MASK  0x3800000000U
#define DMA_CH2_CTL_AW_PROT_POS  35U
#define DMA_CH2_CTL_AR_PROT_MASK  0x700000000U
#define DMA_CH2_CTL_AR_PROT_POS  32U
#define DMA_CH2_CTL_NONPOSTED_LASTWRITE_EN_MASK  0x40000000U
#define DMA_CH2_CTL_NONPOSTED_LASTWRITE_EN_POS  30U
#define DMA_CH2_CTL_AW_CACHE_MASK  0x3C000000U
#define DMA_CH2_CTL_AW_CACHE_POS  26U
#define DMA_CH2_CTL_AR_CACHE_MASK  0x03C00000U
#define DMA_CH2_CTL_AR_CACHE_POS  22U
#define DMA_CH2_CTL_DST_MSIZE_MASK  0x003C0000U
#define DMA_CH2_CTL_DST_MSIZE_POS  18U
#define DMA_CH2_CTL_SRC_MSIZE_MASK  0x0003C000U
#define DMA_CH2_CTL_SRC_MSIZE_POS  14U
#define DMA_CH2_CTL_DST_TR_WIDTH_MASK  0x00003800U
#define DMA_CH2_CTL_DST_TR_WIDTH_POS  11U
#define DMA_CH2_CTL_SRC_TR_WIDTH_MASK  0x00000700U
#define DMA_CH2_CTL_SRC_TR_WIDTH_POS  8U
#define DMA_CH2_CTL_DINC_MASK  0x00000040U
#define DMA_CH2_CTL_DINC_POS  6U
#define DMA_CH2_CTL_SINC_MASK  0x00000010U
#define DMA_CH2_CTL_SINC_POS  4U
#define DMA_CH2_CTL_DMS_MASK  0x00000004U
#define DMA_CH2_CTL_DMS_POS  2U
#define DMA_CH2_CTL_SMS_MASK  0x00000001U
#define DMA_CH2_CTL_SMS_POS  0U

/* Bit fields of CH2_CFG2 register */
#define DMA_CH2_CFG2_DST_OSR_LMT_MASK  0x7800000000000000U
#define DMA_CH2_CFG2_DST_OSR_LMT_POS  59U
#define DMA_CH2_CFG2_SRC_OSR_LMT_MASK  0x780000000000000U
#define DMA_CH2_CFG2_SRC_OSR_LMT_POS  55U
#define DMA_CH2_CFG2_LOCK_CH_L_MASK  0x60000000000000U
#define DMA_CH2_CFG2_LOCK_CH_L_POS  53U
#define DMA_CH2_CFG2_LOCK_CH_MASK  0x10000000000000U
#define DMA_CH2_CFG2_LOCK_CH_POS  52U
#define DMA_CH2_CFG2_CH_PRIOR_MASK  0xF800000000000U
#define DMA_CH2_CFG2_CH_PRIOR_POS  47U
#define DMA_CH2_CFG2_DST_HWHS_POL_MASK  0x4000000000U
#define DMA_CH2_CFG2_DST_HWHS_POL_POS  38U
#define DMA_CH2_CFG2_SRC_HWHS_POL_MASK  0x2000000000U
#define DMA_CH2_CFG2_SRC_HWHS_POL_POS  37U
#define DMA_CH2_CFG2_HS_SEL_DST_MASK  0x1000000000U
#define DMA_CH2_CFG2_HS_SEL_DST_POS  36U
#define DMA_CH2_CFG2_HS_SEL_SRC_MASK  0x800000000U
#define DMA_CH2_CFG2_HS_SEL_SRC_POS  35U
#define DMA_CH2_CFG2_TT_FC_MASK  0x700000000U
#define DMA_CH2_CFG2_TT_FC_POS  32U
#define DMA_CH2_CFG2_WR_UID_MASK  0x1E000000U
#define DMA_CH2_CFG2_WR_UID_POS  25U
#define DMA_CH2_CFG2_RD_UID_MASK  0x003C0000U
#define DMA_CH2_CFG2_RD_UID_POS  18U
#define DMA_CH2_CFG2_DST_PER_MASK  0x0001F800U
#define DMA_CH2_CFG2_DST_PER_POS  11U
#define DMA_CH2_CFG2_SRC_PER_MASK  0x000003F0U
#define DMA_CH2_CFG2_SRC_PER_POS  4U
#define DMA_CH2_CFG2_DST_MULTBLK_TYPE_MASK  0x0000000CU
#define DMA_CH2_CFG2_DST_MULTBLK_TYPE_POS  2U
#define DMA_CH2_CFG2_SRC_MULTBLK_TYPE_MASK  0x00000003U
#define DMA_CH2_CFG2_SRC_MULTBLK_TYPE_POS  0U

/* Bit fields of CH2_LLP register */
#define DMA_CH2_LLP_LOC_MASK  0xFFFFFFFFFFFFFFC0U
#define DMA_CH2_LLP_LOC_POS  6U
#define DMA_CH2_LLP_LMS_MASK  0x00000001U
#define DMA_CH2_LLP_LMS_POS  0U

/* Bit fields of CH2_STATUSREG register */
#define DMA_CH2_STATUSREG_DATA_LEFT_IN_FIFO_MASK  0x7FFF00000000U
#define DMA_CH2_STATUSREG_DATA_LEFT_IN_FIFO_POS  32U
#define DMA_CH2_STATUSREG_CMPLTD_BLK_TFR_SIZE_MASK  0x003FFFFFU
#define DMA_CH2_STATUSREG_CMPLTD_BLK_TFR_SIZE_POS  0U

/* Bit fields of CH2_SWHSSRCREG register */
#define DMA_CH2_SWHSSRCREG_SWHS_LST_SRC_WE_MASK  0x00000020U
#define DMA_CH2_SWHSSRCREG_SWHS_LST_SRC_WE_POS  5U
#define DMA_CH2_SWHSSRCREG_SWHS_LST_SRC_MASK  0x00000010U
#define DMA_CH2_SWHSSRCREG_SWHS_LST_SRC_POS  4U
#define DMA_CH2_SWHSSRCREG_SWHS_SGLREQ_SRC_WE_MASK  0x00000008U
#define DMA_CH2_SWHSSRCREG_SWHS_SGLREQ_SRC_WE_POS  3U
#define DMA_CH2_SWHSSRCREG_SWHS_SGLREQ_SRC_MASK  0x00000004U
#define DMA_CH2_SWHSSRCREG_SWHS_SGLREQ_SRC_POS  2U
#define DMA_CH2_SWHSSRCREG_SWHS_REQ_SRC_WE_MASK  0x00000002U
#define DMA_CH2_SWHSSRCREG_SWHS_REQ_SRC_WE_POS  1U
#define DMA_CH2_SWHSSRCREG_SWHS_REQ_SRC_MASK  0x00000001U
#define DMA_CH2_SWHSSRCREG_SWHS_REQ_SRC_POS  0U

/* Bit fields of CH2_SWHSDSTREG register */
#define DMA_CH2_SWHSDSTREG_SWHS_LST_DST_WE_MASK  0x00000020U
#define DMA_CH2_SWHSDSTREG_SWHS_LST_DST_WE_POS  5U
#define DMA_CH2_SWHSDSTREG_SWHS_LST_DST_MASK  0x00000010U
#define DMA_CH2_SWHSDSTREG_SWHS_LST_DST_POS  4U
#define DMA_CH2_SWHSDSTREG_SWHS_SGLREQ_DST_WE_MASK  0x00000008U
#define DMA_CH2_SWHSDSTREG_SWHS_SGLREQ_DST_WE_POS  3U
#define DMA_CH2_SWHSDSTREG_SWHS_SGLREQ_DST_MASK  0x00000004U
#define DMA_CH2_SWHSDSTREG_SWHS_SGLREQ_DST_POS  2U
#define DMA_CH2_SWHSDSTREG_SWHS_REQ_DST_WE_MASK  0x00000002U
#define DMA_CH2_SWHSDSTREG_SWHS_REQ_DST_WE_POS  1U
#define DMA_CH2_SWHSDSTREG_SWHS_REQ_DST_MASK  0x00000001U
#define DMA_CH2_SWHSDSTREG_SWHS_REQ_DST_POS  0U

/* Bit fields of CH2_BLK_TFR_RESUMEREQREG register */
#define DMA_CH2_BLK_TFR_RESUMEREQREG_BLK_TFR_RESUMEREQ_MASK  0x00000001U
#define DMA_CH2_BLK_TFR_RESUMEREQREG_BLK_TFR_RESUMEREQ_POS  0U

/* Bit fields of CH2_AXI_IDREG register */
#define DMA_CH2_AXI_IDREG_AXI_WRITE_ID_SUFFIX_MASK  0x000F0000U
#define DMA_CH2_AXI_IDREG_AXI_WRITE_ID_SUFFIX_POS  16U
#define DMA_CH2_AXI_IDREG_AXI_READ_ID_SUFFIX_MASK  0x0000000FU
#define DMA_CH2_AXI_IDREG_AXI_READ_ID_SUFFIX_POS  0U

/* Bit fields of CH2_AXI_QOSREG register */
#define DMA_CH2_AXI_QOSREG_AXI_ARQOS_MASK  0x000000F0U
#define DMA_CH2_AXI_QOSREG_AXI_ARQOS_POS  4U
#define DMA_CH2_AXI_QOSREG_AXI_AWQOS_MASK  0x0000000FU
#define DMA_CH2_AXI_QOSREG_AXI_AWQOS_POS  0U

/* Bit fields of CH2_INTSTATUS_ENABLEREG register */
#define  DMA_CH2_INTSTATUS_ENABLEREG_ENABLE_ECC_PROT_UIDMEM_UNCORRERR_INTSTAT_MASK  0x800000000U
#define DMA_CH2_INTSTATUS_ENABLEREG_ENABLE_ECC_PROT_UIDMEM_UNCORRERR_INTSTAT_POS  35U
#define DMA_CH2_INTSTATUS_ENABLEREG_ENABLE_ECC_PROT_UIDMEM_CORRERR_INTSTAT_MASK  0x400000000U
#define DMA_CH2_INTSTATUS_ENABLEREG_ENABLE_ECC_PROT_UIDMEM_CORRERR_INTSTAT_POS  34U
#define DMA_CH2_INTSTATUS_ENABLEREG_ENABLE_ECC_PROT_CHMEM_UNCORRERR_INTSTAT_MASK  0x200000000U
#define DMA_CH2_INTSTATUS_ENABLEREG_ENABLE_ECC_PROT_CHMEM_UNCORRERR_INTSTAT_POS  33U
#define DMA_CH2_INTSTATUS_ENABLEREG_ENABLE_ECC_PROT_CHMEM_CORRERR_INTSTAT_MASK  0x100000000U
#define DMA_CH2_INTSTATUS_ENABLEREG_ENABLE_ECC_PROT_CHMEM_CORRERR_INTSTAT_POS  32U
#define DMA_CH2_INTSTATUS_ENABLEREG_ENABLE_CH_ABORTED_INTSTAT_MASK  0x80000000U
#define DMA_CH2_INTSTATUS_ENABLEREG_ENABLE_CH_ABORTED_INTSTAT_POS  31U
#define DMA_CH2_INTSTATUS_ENABLEREG_ENABLE_CH_DISABLED_INTSTAT_MASK  0x40000000U
#define DMA_CH2_INTSTATUS_ENABLEREG_ENABLE_CH_DISABLED_INTSTAT_POS  30U
#define DMA_CH2_INTSTATUS_ENABLEREG_ENABLE_CH_SUSPENDED_INTSTAT_MASK  0x20000000U
#define DMA_CH2_INTSTATUS_ENABLEREG_ENABLE_CH_SUSPENDED_INTSTAT_POS  29U
#define DMA_CH2_INTSTATUS_ENABLEREG_ENABLE_CH_SRC_SUSPENDED_INTSTAT_MASK  0x10000000U
#define DMA_CH2_INTSTATUS_ENABLEREG_ENABLE_CH_SRC_SUSPENDED_INTSTAT_POS  28U
#define DMA_CH2_INTSTATUS_ENABLEREG_ENABLE_CH_LOCK_CLEARED_INTSTAT_MASK  0x08000000U
#define DMA_CH2_INTSTATUS_ENABLEREG_ENABLE_CH_LOCK_CLEARED_INTSTAT_POS  27U
#define DMA_CH2_INTSTATUS_ENABLEREG_ENABLE_SLVIF_WRPARITY_ERR_INTSTAT_MASK  0x02000000U
#define DMA_CH2_INTSTATUS_ENABLEREG_ENABLE_SLVIF_WRPARITY_ERR_INTSTAT_POS  25U
#define DMA_CH2_INTSTATUS_ENABLEREG_ENABLE_SLVIF_WRONHOLD_ERR_INTSTAT_MASK  0x00200000U
#define DMA_CH2_INTSTATUS_ENABLEREG_ENABLE_SLVIF_WRONHOLD_ERR_INTSTAT_POS  21U
#define  DMA_CH2_INTSTATUS_ENABLEREG_ENABLE_SLVIF_SHADOWREG_WRON_VALID_ERR_INTSTAT_MASK  0x00100000U
#define  DMA_CH2_INTSTATUS_ENABLEREG_ENABLE_SLVIF_SHADOWREG_WRON_VALID_ERR_INTSTAT_POS  20U
#define DMA_CH2_INTSTATUS_ENABLEREG_ENABLE_SLVIF_WRONCHEN_ERR_INTSTAT_MASK  0x00080000U
#define DMA_CH2_INTSTATUS_ENABLEREG_ENABLE_SLVIF_WRONCHEN_ERR_INTSTAT_POS  19U
#define DMA_CH2_INTSTATUS_ENABLEREG_ENABLE_SLVIF_RD2RWO_ERR_INTSTAT_MASK  0x00040000U
#define DMA_CH2_INTSTATUS_ENABLEREG_ENABLE_SLVIF_RD2RWO_ERR_INTSTAT_POS  18U
#define DMA_CH2_INTSTATUS_ENABLEREG_ENABLE_SLVIF_WR2RO_ERR_INTSTAT_MASK  0x00020000U
#define DMA_CH2_INTSTATUS_ENABLEREG_ENABLE_SLVIF_WR2RO_ERR_INTSTAT_POS  17U
#define DMA_CH2_INTSTATUS_ENABLEREG_ENABLE_SLVIF_DEC_ERR_INTSTAT_MASK  0x00010000U
#define DMA_CH2_INTSTATUS_ENABLEREG_ENABLE_SLVIF_DEC_ERR_INTSTAT_POS  16U
#define DMA_CH2_INTSTATUS_ENABLEREG_ENABLE_SLVIF_MULTIBLKTYPE_ERR_INTSTAT_MASK  0x00004000U
#define DMA_CH2_INTSTATUS_ENABLEREG_ENABLE_SLVIF_MULTIBLKTYPE_ERR_INTSTAT_POS  14U
#define  DMA_CH2_INTSTATUS_ENABLEREG_ENABLE_SHADOWREG_OR_LLI_INVALID_ERR_INTSTAT_MASK  0x00002000U
#define  DMA_CH2_INTSTATUS_ENABLEREG_ENABLE_SHADOWREG_OR_LLI_INVALID_ERR_INTSTAT_POS  13U
#define DMA_CH2_INTSTATUS_ENABLEREG_ENABLE_LLI_WR_SLV_ERR_INTSTAT_MASK  0x00001000U
#define DMA_CH2_INTSTATUS_ENABLEREG_ENABLE_LLI_WR_SLV_ERR_INTSTAT_POS  12U
#define DMA_CH2_INTSTATUS_ENABLEREG_ENABLE_LLI_RD_SLV_ERR_INTSTAT_MASK  0x00000800U
#define DMA_CH2_INTSTATUS_ENABLEREG_ENABLE_LLI_RD_SLV_ERR_INTSTAT_POS  11U
#define DMA_CH2_INTSTATUS_ENABLEREG_ENABLE_LLI_WR_DEC_ERR_INTSTAT_MASK  0x00000400U
#define DMA_CH2_INTSTATUS_ENABLEREG_ENABLE_LLI_WR_DEC_ERR_INTSTAT_POS  10U
#define DMA_CH2_INTSTATUS_ENABLEREG_ENABLE_LLI_RD_DEC_ERR_INTSTAT_MASK  0x00000200U
#define DMA_CH2_INTSTATUS_ENABLEREG_ENABLE_LLI_RD_DEC_ERR_INTSTAT_POS  9U
#define DMA_CH2_INTSTATUS_ENABLEREG_ENABLE_DST_SLV_ERR_INTSTAT_MASK  0x00000100U
#define DMA_CH2_INTSTATUS_ENABLEREG_ENABLE_DST_SLV_ERR_INTSTAT_POS  8U
#define DMA_CH2_INTSTATUS_ENABLEREG_ENABLE_SRC_SLV_ERR_INTSTAT_MASK  0x00000080U
#define DMA_CH2_INTSTATUS_ENABLEREG_ENABLE_SRC_SLV_ERR_INTSTAT_POS  7U
#define DMA_CH2_INTSTATUS_ENABLEREG_ENABLE_DST_DEC_ERR_INTSTAT_MASK  0x00000040U
#define DMA_CH2_INTSTATUS_ENABLEREG_ENABLE_DST_DEC_ERR_INTSTAT_POS  6U
#define DMA_CH2_INTSTATUS_ENABLEREG_ENABLE_SRC_DEC_ERR_INTSTAT_MASK  0x00000020U
#define DMA_CH2_INTSTATUS_ENABLEREG_ENABLE_SRC_DEC_ERR_INTSTAT_POS  5U
#define DMA_CH2_INTSTATUS_ENABLEREG_ENABLE_DST_TRANSCOMP_INTSTAT_MASK  0x00000010U
#define DMA_CH2_INTSTATUS_ENABLEREG_ENABLE_DST_TRANSCOMP_INTSTAT_POS  4U
#define DMA_CH2_INTSTATUS_ENABLEREG_ENABLE_SRC_TRANSCOMP_INTSTAT_MASK  0x00000008U
#define DMA_CH2_INTSTATUS_ENABLEREG_ENABLE_SRC_TRANSCOMP_INTSTAT_POS  3U
#define DMA_CH2_INTSTATUS_ENABLEREG_ENABLE_DMA_TFR_DONE_INTSTAT_MASK  0x00000002U
#define DMA_CH2_INTSTATUS_ENABLEREG_ENABLE_DMA_TFR_DONE_INTSTAT_POS  1U
#define DMA_CH2_INTSTATUS_ENABLEREG_ENABLE_BLOCK_TFR_DONE_INTSTAT_MASK  0x00000001U
#define DMA_CH2_INTSTATUS_ENABLEREG_ENABLE_BLOCK_TFR_DONE_INTSTAT_POS  0U

/* Bit fields of CH2_INTSTATUS register */
#define DMA_CH2_INTSTATUS_ECC_PROT_UIDMEM_UNCORRERR_INTSTAT_MASK  0x800000000U
#define DMA_CH2_INTSTATUS_ECC_PROT_UIDMEM_UNCORRERR_INTSTAT_POS  35U
#define DMA_CH2_INTSTATUS_ECC_PROT_UIDMEM_CORRERR_INTSTAT_MASK  0x400000000U
#define DMA_CH2_INTSTATUS_ECC_PROT_UIDMEM_CORRERR_INTSTAT_POS  34U
#define DMA_CH2_INTSTATUS_ECC_PROT_CHMEM_UNCORRERR_INTSTAT_MASK  0x200000000U
#define DMA_CH2_INTSTATUS_ECC_PROT_CHMEM_UNCORRERR_INTSTAT_POS  33U
#define DMA_CH2_INTSTATUS_ECC_PROT_CHMEM_CORRERR_INTSTAT_MASK  0x100000000U
#define DMA_CH2_INTSTATUS_ECC_PROT_CHMEM_CORRERR_INTSTAT_POS  32U
#define DMA_CH2_INTSTATUS_CH_ABORTED_INTSTAT_MASK  0x80000000U
#define DMA_CH2_INTSTATUS_CH_ABORTED_INTSTAT_POS  31U
#define DMA_CH2_INTSTATUS_CH_DISABLED_INTSTAT_MASK  0x40000000U
#define DMA_CH2_INTSTATUS_CH_DISABLED_INTSTAT_POS  30U
#define DMA_CH2_INTSTATUS_CH_SUSPENDED_INTSTAT_MASK  0x20000000U
#define DMA_CH2_INTSTATUS_CH_SUSPENDED_INTSTAT_POS  29U
#define DMA_CH2_INTSTATUS_CH_SRC_SUSPENDED_INTSTAT_MASK  0x10000000U
#define DMA_CH2_INTSTATUS_CH_SRC_SUSPENDED_INTSTAT_POS  28U
#define DMA_CH2_INTSTATUS_CH_LOCK_CLEARED_INTSTAT_MASK  0x08000000U
#define DMA_CH2_INTSTATUS_CH_LOCK_CLEARED_INTSTAT_POS  27U
#define DMA_CH2_INTSTATUS_SLVIF_WRPARITY_ERR_INTSTAT_MASK  0x02000000U
#define DMA_CH2_INTSTATUS_SLVIF_WRPARITY_ERR_INTSTAT_POS  25U
#define DMA_CH2_INTSTATUS_SLVIF_WRONHOLD_ERR_INTSTAT_MASK  0x00200000U
#define DMA_CH2_INTSTATUS_SLVIF_WRONHOLD_ERR_INTSTAT_POS  21U
#define DMA_CH2_INTSTATUS_SLVIF_SHADOWREG_WRON_VALID_ERR_INTSTAT_MASK  0x00100000U
#define DMA_CH2_INTSTATUS_SLVIF_SHADOWREG_WRON_VALID_ERR_INTSTAT_POS  20U
#define DMA_CH2_INTSTATUS_SLVIF_WRONCHEN_ERR_INTSTAT_MASK  0x00080000U
#define DMA_CH2_INTSTATUS_SLVIF_WRONCHEN_ERR_INTSTAT_POS  19U
#define DMA_CH2_INTSTATUS_SLVIF_RD2RWO_ERR_INTSTAT_MASK  0x00040000U
#define DMA_CH2_INTSTATUS_SLVIF_RD2RWO_ERR_INTSTAT_POS  18U
#define DMA_CH2_INTSTATUS_SLVIF_WR2RO_ERR_INTSTAT_MASK  0x00020000U
#define DMA_CH2_INTSTATUS_SLVIF_WR2RO_ERR_INTSTAT_POS  17U
#define DMA_CH2_INTSTATUS_SLVIF_DEC_ERR_INTSTAT_MASK  0x00010000U
#define DMA_CH2_INTSTATUS_SLVIF_DEC_ERR_INTSTAT_POS  16U
#define DMA_CH2_INTSTATUS_SLVIF_MULTIBLKTYPE_ERR_INTSTAT_MASK  0x00004000U
#define DMA_CH2_INTSTATUS_SLVIF_MULTIBLKTYPE_ERR_INTSTAT_POS  14U
#define DMA_CH2_INTSTATUS_SHADOWREG_OR_LLI_INVALID_ERR_INTSTAT_MASK  0x00002000U
#define DMA_CH2_INTSTATUS_SHADOWREG_OR_LLI_INVALID_ERR_INTSTAT_POS  13U
#define DMA_CH2_INTSTATUS_LLI_WR_SLV_ERR_INTSTAT_MASK  0x00001000U
#define DMA_CH2_INTSTATUS_LLI_WR_SLV_ERR_INTSTAT_POS  12U
#define DMA_CH2_INTSTATUS_LLI_RD_SLV_ERR_INTSTAT_MASK  0x00000800U
#define DMA_CH2_INTSTATUS_LLI_RD_SLV_ERR_INTSTAT_POS  11U
#define DMA_CH2_INTSTATUS_LLI_WR_DEC_ERR_INTSTAT_MASK  0x00000400U
#define DMA_CH2_INTSTATUS_LLI_WR_DEC_ERR_INTSTAT_POS  10U
#define DMA_CH2_INTSTATUS_LLI_RD_DEC_ERR_INTSTAT_MASK  0x00000200U
#define DMA_CH2_INTSTATUS_LLI_RD_DEC_ERR_INTSTAT_POS  9U
#define DMA_CH2_INTSTATUS_DST_SLV_ERR_INTSTAT_MASK  0x00000100U
#define DMA_CH2_INTSTATUS_DST_SLV_ERR_INTSTAT_POS  8U
#define DMA_CH2_INTSTATUS_SRC_SLV_ERR_INTSTAT_MASK  0x00000080U
#define DMA_CH2_INTSTATUS_SRC_SLV_ERR_INTSTAT_POS  7U
#define DMA_CH2_INTSTATUS_DST_DEC_ERR_INTSTAT_MASK  0x00000040U
#define DMA_CH2_INTSTATUS_DST_DEC_ERR_INTSTAT_POS  6U
#define DMA_CH2_INTSTATUS_SRC_DEC_ERR_INTSTAT_MASK  0x00000020U
#define DMA_CH2_INTSTATUS_SRC_DEC_ERR_INTSTAT_POS  5U
#define DMA_CH2_INTSTATUS_DST_TRANSCOMP_INTSTAT_MASK  0x00000010U
#define DMA_CH2_INTSTATUS_DST_TRANSCOMP_INTSTAT_POS  4U
#define DMA_CH2_INTSTATUS_SRC_TRANSCOMP_INTSTAT_MASK  0x00000008U
#define DMA_CH2_INTSTATUS_SRC_TRANSCOMP_INTSTAT_POS  3U
#define DMA_CH2_INTSTATUS_DMA_TFR_DONE_INTSTAT_MASK  0x00000002U
#define DMA_CH2_INTSTATUS_DMA_TFR_DONE_INTSTAT_POS  1U
#define DMA_CH2_INTSTATUS_BLOCK_TFR_DONE_INTSTAT_MASK  0x00000001U
#define DMA_CH2_INTSTATUS_BLOCK_TFR_DONE_INTSTAT_POS  0U

/* Bit fields of CH2_INTSIGNAL_ENABLEREG register */
#define  DMA_CH2_INTSIGNAL_ENABLEREG_ENABLE_ECC_PROT_UIDMEM_UNCORRERR_INTSIGNAL_MASK  0x800000000U
#define  DMA_CH2_INTSIGNAL_ENABLEREG_ENABLE_ECC_PROT_UIDMEM_UNCORRERR_INTSIGNAL_POS  35U
#define  DMA_CH2_INTSIGNAL_ENABLEREG_ENABLE_ECC_PROT_UIDMEM_CORRERR_INTSIGNAL_MASK  0x400000000U
#define DMA_CH2_INTSIGNAL_ENABLEREG_ENABLE_ECC_PROT_UIDMEM_CORRERR_INTSIGNAL_POS  34U
#define  DMA_CH2_INTSIGNAL_ENABLEREG_ENABLE_ECC_PROT_CHMEM_UNCORRERR_INTSIGNAL_MASK  0x200000000U
#define  DMA_CH2_INTSIGNAL_ENABLEREG_ENABLE_ECC_PROT_CHMEM_UNCORRERR_INTSIGNAL_POS  33U
#define DMA_CH2_INTSIGNAL_ENABLEREG_ENABLE_ECC_PROT_CHMEM_CORRERR_INTSIGNAL_MASK  0x100000000U
#define DMA_CH2_INTSIGNAL_ENABLEREG_ENABLE_ECC_PROT_CHMEM_CORRERR_INTSIGNAL_POS  32U
#define DMA_CH2_INTSIGNAL_ENABLEREG_ENABLE_CH_ABORTED_INTSIGNAL_MASK  0x80000000U
#define DMA_CH2_INTSIGNAL_ENABLEREG_ENABLE_CH_ABORTED_INTSIGNAL_POS  31U
#define DMA_CH2_INTSIGNAL_ENABLEREG_ENABLE_CH_DISABLED_INTSIGNAL_MASK  0x40000000U
#define DMA_CH2_INTSIGNAL_ENABLEREG_ENABLE_CH_DISABLED_INTSIGNAL_POS  30U
#define DMA_CH2_INTSIGNAL_ENABLEREG_ENABLE_CH_SUSPENDED_INTSIGNAL_MASK  0x20000000U
#define DMA_CH2_INTSIGNAL_ENABLEREG_ENABLE_CH_SUSPENDED_INTSIGNAL_POS  29U
#define DMA_CH2_INTSIGNAL_ENABLEREG_ENABLE_CH_SRC_SUSPENDED_INTSIGNAL_MASK  0x10000000U
#define DMA_CH2_INTSIGNAL_ENABLEREG_ENABLE_CH_SRC_SUSPENDED_INTSIGNAL_POS  28U
#define DMA_CH2_INTSIGNAL_ENABLEREG_ENABLE_CH_LOCK_CLEARED_INTSIGNAL_MASK  0x08000000U
#define DMA_CH2_INTSIGNAL_ENABLEREG_ENABLE_CH_LOCK_CLEARED_INTSIGNAL_POS  27U
#define DMA_CH2_INTSIGNAL_ENABLEREG_ENABLE_SLVIF_WRPARITY_ERR_INTSIGNAL_MASK  0x02000000U
#define DMA_CH2_INTSIGNAL_ENABLEREG_ENABLE_SLVIF_WRPARITY_ERR_INTSIGNAL_POS  25U
#define DMA_CH2_INTSIGNAL_ENABLEREG_ENABLE_SLVIF_WRONHOLD_ERR_INTSIGNAL_MASK  0x00200000U
#define DMA_CH2_INTSIGNAL_ENABLEREG_ENABLE_SLVIF_WRONHOLD_ERR_INTSIGNAL_POS  21U
#define  DMA_CH2_INTSIGNAL_ENABLEREG_ENABLE_SLVIF_SHADOWREG_WRON_VALID_ERR_INTSIGNAL_MASK  0x00100000U
#define  DMA_CH2_INTSIGNAL_ENABLEREG_ENABLE_SLVIF_SHADOWREG_WRON_VALID_ERR_INTSIGNAL_POS  20U
#define DMA_CH2_INTSIGNAL_ENABLEREG_ENABLE_SLVIF_WRONCHEN_ERR_INTSIGNAL_MASK  0x00080000U
#define DMA_CH2_INTSIGNAL_ENABLEREG_ENABLE_SLVIF_WRONCHEN_ERR_INTSIGNAL_POS  19U
#define DMA_CH2_INTSIGNAL_ENABLEREG_ENABLE_SLVIF_RD2RWO_ERR_INTSIGNAL_MASK  0x00040000U
#define DMA_CH2_INTSIGNAL_ENABLEREG_ENABLE_SLVIF_RD2RWO_ERR_INTSIGNAL_POS  18U
#define DMA_CH2_INTSIGNAL_ENABLEREG_ENABLE_SLVIF_WR2RO_ERR_INTSIGNAL_MASK  0x00020000U
#define DMA_CH2_INTSIGNAL_ENABLEREG_ENABLE_SLVIF_WR2RO_ERR_INTSIGNAL_POS  17U
#define DMA_CH2_INTSIGNAL_ENABLEREG_ENABLE_SLVIF_DEC_ERR_INTSIGNAL_MASK  0x00010000U
#define DMA_CH2_INTSIGNAL_ENABLEREG_ENABLE_SLVIF_DEC_ERR_INTSIGNAL_POS  16U
#define DMA_CH2_INTSIGNAL_ENABLEREG_ENABLE_SLVIF_MULTIBLKTYPE_ERR_INTSIGNAL_MASK  0x00004000U
#define DMA_CH2_INTSIGNAL_ENABLEREG_ENABLE_SLVIF_MULTIBLKTYPE_ERR_INTSIGNAL_POS  14U
#define  DMA_CH2_INTSIGNAL_ENABLEREG_ENABLE_SHADOWREG_OR_LLI_INVALID_ERR_INTSIGNAL_MASK  0x00002000U
#define  DMA_CH2_INTSIGNAL_ENABLEREG_ENABLE_SHADOWREG_OR_LLI_INVALID_ERR_INTSIGNAL_POS  13U
#define DMA_CH2_INTSIGNAL_ENABLEREG_ENABLE_LLI_WR_SLV_ERR_INTSIGNAL_MASK  0x00001000U
#define DMA_CH2_INTSIGNAL_ENABLEREG_ENABLE_LLI_WR_SLV_ERR_INTSIGNAL_POS  12U
#define DMA_CH2_INTSIGNAL_ENABLEREG_ENABLE_LLI_RD_SLV_ERR_INTSIGNAL_MASK  0x00000800U
#define DMA_CH2_INTSIGNAL_ENABLEREG_ENABLE_LLI_RD_SLV_ERR_INTSIGNAL_POS  11U
#define DMA_CH2_INTSIGNAL_ENABLEREG_ENABLE_LLI_WR_DEC_ERR_INTSIGNAL_MASK  0x00000400U
#define DMA_CH2_INTSIGNAL_ENABLEREG_ENABLE_LLI_WR_DEC_ERR_INTSIGNAL_POS  10U
#define DMA_CH2_INTSIGNAL_ENABLEREG_ENABLE_LLI_RD_DEC_ERR_INTSIGNAL_MASK  0x00000200U
#define DMA_CH2_INTSIGNAL_ENABLEREG_ENABLE_LLI_RD_DEC_ERR_INTSIGNAL_POS  9U
#define DMA_CH2_INTSIGNAL_ENABLEREG_ENABLE_DST_SLV_ERR_INTSIGNAL_MASK  0x00000100U
#define DMA_CH2_INTSIGNAL_ENABLEREG_ENABLE_DST_SLV_ERR_INTSIGNAL_POS  8U
#define DMA_CH2_INTSIGNAL_ENABLEREG_ENABLE_SRC_SLV_ERR_INTSIGNAL_MASK  0x00000080U
#define DMA_CH2_INTSIGNAL_ENABLEREG_ENABLE_SRC_SLV_ERR_INTSIGNAL_POS  7U
#define DMA_CH2_INTSIGNAL_ENABLEREG_ENABLE_DST_DEC_ERR_INTSIGNAL_MASK  0x00000040U
#define DMA_CH2_INTSIGNAL_ENABLEREG_ENABLE_DST_DEC_ERR_INTSIGNAL_POS  6U
#define DMA_CH2_INTSIGNAL_ENABLEREG_ENABLE_SRC_DEC_ERR_INTSIGNAL_MASK  0x00000020U
#define DMA_CH2_INTSIGNAL_ENABLEREG_ENABLE_SRC_DEC_ERR_INTSIGNAL_POS  5U
#define DMA_CH2_INTSIGNAL_ENABLEREG_ENABLE_DST_TRANSCOMP_INTSIGNAL_MASK  0x00000010U
#define DMA_CH2_INTSIGNAL_ENABLEREG_ENABLE_DST_TRANSCOMP_INTSIGNAL_POS  4U
#define DMA_CH2_INTSIGNAL_ENABLEREG_ENABLE_SRC_TRANSCOMP_INTSIGNAL_MASK  0x00000008U
#define DMA_CH2_INTSIGNAL_ENABLEREG_ENABLE_SRC_TRANSCOMP_INTSIGNAL_POS  3U
#define DMA_CH2_INTSIGNAL_ENABLEREG_ENABLE_DMA_TFR_DONE_INTSIGNAL_MASK  0x00000002U
#define DMA_CH2_INTSIGNAL_ENABLEREG_ENABLE_DMA_TFR_DONE_INTSIGNAL_POS  1U
#define DMA_CH2_INTSIGNAL_ENABLEREG_ENABLE_BLOCK_TFR_DONE_INTSIGNAL_MASK  0x00000001U
#define DMA_CH2_INTSIGNAL_ENABLEREG_ENABLE_BLOCK_TFR_DONE_INTSIGNAL_POS  0U

/* Bit fields of CH2_INTCLEARREG register */
#define DMA_CH2_INTCLEARREG_CLEAR_ECC_PROT_UIDMEM_UNCORRERR_INTSTAT_MASK  0x800000000U
#define DMA_CH2_INTCLEARREG_CLEAR_ECC_PROT_UIDMEM_UNCORRERR_INTSTAT_POS  35U
#define DMA_CH2_INTCLEARREG_CLEAR_ECC_PROT_UIDMEM_CORRERR_INTSTAT_MASK  0x400000000U
#define DMA_CH2_INTCLEARREG_CLEAR_ECC_PROT_UIDMEM_CORRERR_INTSTAT_POS  34U
#define DMA_CH2_INTCLEARREG_CLEAR_ECC_PROT_CHMEM_UNCORRERR_INTSTAT_MASK  0x200000000U
#define DMA_CH2_INTCLEARREG_CLEAR_ECC_PROT_CHMEM_UNCORRERR_INTSTAT_POS  33U
#define DMA_CH2_INTCLEARREG_CLEAR_ECC_PROT_CHMEM_CORRERR_INTSTAT_MASK  0x100000000U
#define DMA_CH2_INTCLEARREG_CLEAR_ECC_PROT_CHMEM_CORRERR_INTSTAT_POS  32U
#define DMA_CH2_INTCLEARREG_CLEAR_CH_ABORTED_INTSTAT_MASK  0x80000000U
#define DMA_CH2_INTCLEARREG_CLEAR_CH_ABORTED_INTSTAT_POS  31U
#define DMA_CH2_INTCLEARREG_CLEAR_CH_DISABLED_INTSTAT_MASK  0x40000000U
#define DMA_CH2_INTCLEARREG_CLEAR_CH_DISABLED_INTSTAT_POS  30U
#define DMA_CH2_INTCLEARREG_CLEAR_CH_SUSPENDED_INTSTAT_MASK  0x20000000U
#define DMA_CH2_INTCLEARREG_CLEAR_CH_SUSPENDED_INTSTAT_POS  29U
#define DMA_CH2_INTCLEARREG_CLEAR_CH_SRC_SUSPENDED_INTSTAT_MASK  0x10000000U
#define DMA_CH2_INTCLEARREG_CLEAR_CH_SRC_SUSPENDED_INTSTAT_POS  28U
#define DMA_CH2_INTCLEARREG_CLEAR_CH_LOCK_CLEARED_INTSTAT_MASK  0x08000000U
#define DMA_CH2_INTCLEARREG_CLEAR_CH_LOCK_CLEARED_INTSTAT_POS  27U
#define DMA_CH2_INTCLEARREG_CLEAR_SLVIF_WRPARITY_ERR_INTSTAT_MASK  0x02000000U
#define DMA_CH2_INTCLEARREG_CLEAR_SLVIF_WRPARITY_ERR_INTSTAT_POS  25U
#define DMA_CH2_INTCLEARREG_CLEAR_SLVIF_WRONHOLD_ERR_INTSTAT_MASK  0x00200000U
#define DMA_CH2_INTCLEARREG_CLEAR_SLVIF_WRONHOLD_ERR_INTSTAT_POS  21U
#define DMA_CH2_INTCLEARREG_CLEAR_SLVIF_SHADOWREG_WRON_VALID_ERR_INTSTAT_MASK  0x00100000U
#define DMA_CH2_INTCLEARREG_CLEAR_SLVIF_SHADOWREG_WRON_VALID_ERR_INTSTAT_POS  20U
#define DMA_CH2_INTCLEARREG_CLEAR_SLVIF_WRONCHEN_ERR_INTSTAT_MASK  0x00080000U
#define DMA_CH2_INTCLEARREG_CLEAR_SLVIF_WRONCHEN_ERR_INTSTAT_POS  19U
#define DMA_CH2_INTCLEARREG_CLEAR_SLVIF_RD2RWO_ERR_INTSTAT_MASK  0x00040000U
#define DMA_CH2_INTCLEARREG_CLEAR_SLVIF_RD2RWO_ERR_INTSTAT_POS  18U
#define DMA_CH2_INTCLEARREG_CLEAR_SLVIF_WR2RO_ERR_INTSTAT_MASK  0x00020000U
#define DMA_CH2_INTCLEARREG_CLEAR_SLVIF_WR2RO_ERR_INTSTAT_POS  17U
#define DMA_CH2_INTCLEARREG_CLEAR_SLVIF_DEC_ERR_INTSTAT_MASK  0x00010000U
#define DMA_CH2_INTCLEARREG_CLEAR_SLVIF_DEC_ERR_INTSTAT_POS  16U
#define DMA_CH2_INTCLEARREG_CLEAR_SLVIF_MULTIBLKTYPE_ERR_INTSTAT_MASK  0x00004000U
#define DMA_CH2_INTCLEARREG_CLEAR_SLVIF_MULTIBLKTYPE_ERR_INTSTAT_POS  14U
#define DMA_CH2_INTCLEARREG_CLEAR_SHADOWREG_OR_LLI_INVALID_ERR_INTSTAT_MASK  0x00002000U
#define DMA_CH2_INTCLEARREG_CLEAR_SHADOWREG_OR_LLI_INVALID_ERR_INTSTAT_POS  13U
#define DMA_CH2_INTCLEARREG_CLEAR_LLI_WR_SLV_ERR_INTSTAT_MASK  0x00001000U
#define DMA_CH2_INTCLEARREG_CLEAR_LLI_WR_SLV_ERR_INTSTAT_POS  12U
#define DMA_CH2_INTCLEARREG_CLEAR_LLI_RD_SLV_ERR_INTSTAT_MASK  0x00000800U
#define DMA_CH2_INTCLEARREG_CLEAR_LLI_RD_SLV_ERR_INTSTAT_POS  11U
#define DMA_CH2_INTCLEARREG_CLEAR_LLI_WR_DEC_ERR_INTSTAT_MASK  0x00000400U
#define DMA_CH2_INTCLEARREG_CLEAR_LLI_WR_DEC_ERR_INTSTAT_POS  10U
#define DMA_CH2_INTCLEARREG_CLEAR_LLI_RD_DEC_ERR_INTSTAT_MASK  0x00000200U
#define DMA_CH2_INTCLEARREG_CLEAR_LLI_RD_DEC_ERR_INTSTAT_POS  9U
#define DMA_CH2_INTCLEARREG_CLEAR_DST_SLV_ERR_INTSTAT_MASK  0x00000100U
#define DMA_CH2_INTCLEARREG_CLEAR_DST_SLV_ERR_INTSTAT_POS  8U
#define DMA_CH2_INTCLEARREG_CLEAR_SRC_SLV_ERR_INTSTAT_MASK  0x00000080U
#define DMA_CH2_INTCLEARREG_CLEAR_SRC_SLV_ERR_INTSTAT_POS  7U
#define DMA_CH2_INTCLEARREG_CLEAR_DST_DEC_ERR_INTSTAT_MASK  0x00000040U
#define DMA_CH2_INTCLEARREG_CLEAR_DST_DEC_ERR_INTSTAT_POS  6U
#define DMA_CH2_INTCLEARREG_CLEAR_SRC_DEC_ERR_INTSTAT_MASK  0x00000020U
#define DMA_CH2_INTCLEARREG_CLEAR_SRC_DEC_ERR_INTSTAT_POS  5U
#define DMA_CH2_INTCLEARREG_CLEAR_DST_TRANSCOMP_INTSTAT_MASK  0x00000010U
#define DMA_CH2_INTCLEARREG_CLEAR_DST_TRANSCOMP_INTSTAT_POS  4U
#define DMA_CH2_INTCLEARREG_CLEAR_SRC_TRANSCOMP_INTSTAT_MASK  0x00000008U
#define DMA_CH2_INTCLEARREG_CLEAR_SRC_TRANSCOMP_INTSTAT_POS  3U
#define DMA_CH2_INTCLEARREG_CLEAR_DMA_TFR_DONE_INTSTAT_MASK  0x00000002U
#define DMA_CH2_INTCLEARREG_CLEAR_DMA_TFR_DONE_INTSTAT_POS  1U
#define DMA_CH2_INTCLEARREG_CLEAR_BLOCK_TFR_DONE_INTSTAT_MASK  0x00000001U
#define DMA_CH2_INTCLEARREG_CLEAR_BLOCK_TFR_DONE_INTSTAT_POS  0U

/* Bit fields of CH3_SAR register */
#define DMA_CH3_SAR_SAR_MASK  0xFFFFFFFFFFFFFFFFU
#define DMA_CH3_SAR_SAR_POS  0U

/* Bit fields of CH3_DAR register */
#define DMA_CH3_DAR_DAR_MASK  0xFFFFFFFFFFFFFFFFU
#define DMA_CH3_DAR_DAR_POS  0U

/* Bit fields of CH3_BLOCK_TS register */
#define DMA_CH3_BLOCK_TS_BLOCK_TS_MASK  0x003FFFFFU
#define DMA_CH3_BLOCK_TS_BLOCK_TS_POS  0U

/* Bit fields of CH3_CTL register */
#define DMA_CH3_CTL_SHADOWREG_OR_LLI_VALID_MASK  0x8000000000000000U
#define DMA_CH3_CTL_SHADOWREG_OR_LLI_VALID_POS  63U
#define DMA_CH3_CTL_SHADOWREG_OR_LLI_LAST_MASK  0x4000000000000000U
#define DMA_CH3_CTL_SHADOWREG_OR_LLI_LAST_POS  62U
#define DMA_CH3_CTL_IOC_BLKTFR_MASK  0x400000000000000U
#define DMA_CH3_CTL_IOC_BLKTFR_POS  58U
#define DMA_CH3_CTL_DST_STAT_EN_MASK  0x200000000000000U
#define DMA_CH3_CTL_DST_STAT_EN_POS  57U
#define DMA_CH3_CTL_SRC_STAT_EN_MASK  0x100000000000000U
#define DMA_CH3_CTL_SRC_STAT_EN_POS  56U
#define DMA_CH3_CTL_AWLEN_MASK  0xFF000000000000U
#define DMA_CH3_CTL_AWLEN_POS  48U
#define DMA_CH3_CTL_AWLEN_EN_MASK  0x800000000000U
#define DMA_CH3_CTL_AWLEN_EN_POS  47U
#define DMA_CH3_CTL_ARLEN_MASK  0x7F8000000000U
#define DMA_CH3_CTL_ARLEN_POS  39U
#define DMA_CH3_CTL_ARLEN_EN_MASK  0x4000000000U
#define DMA_CH3_CTL_ARLEN_EN_POS  38U
#define DMA_CH3_CTL_AW_PROT_MASK  0x3800000000U
#define DMA_CH3_CTL_AW_PROT_POS  35U
#define DMA_CH3_CTL_AR_PROT_MASK  0x700000000U
#define DMA_CH3_CTL_AR_PROT_POS  32U
#define DMA_CH3_CTL_NONPOSTED_LASTWRITE_EN_MASK  0x40000000U
#define DMA_CH3_CTL_NONPOSTED_LASTWRITE_EN_POS  30U
#define DMA_CH3_CTL_AW_CACHE_MASK  0x3C000000U
#define DMA_CH3_CTL_AW_CACHE_POS  26U
#define DMA_CH3_CTL_AR_CACHE_MASK  0x03C00000U
#define DMA_CH3_CTL_AR_CACHE_POS  22U
#define DMA_CH3_CTL_DST_MSIZE_MASK  0x003C0000U
#define DMA_CH3_CTL_DST_MSIZE_POS  18U
#define DMA_CH3_CTL_SRC_MSIZE_MASK  0x0003C000U
#define DMA_CH3_CTL_SRC_MSIZE_POS  14U
#define DMA_CH3_CTL_DST_TR_WIDTH_MASK  0x00003800U
#define DMA_CH3_CTL_DST_TR_WIDTH_POS  11U
#define DMA_CH3_CTL_SRC_TR_WIDTH_MASK  0x00000700U
#define DMA_CH3_CTL_SRC_TR_WIDTH_POS  8U
#define DMA_CH3_CTL_DINC_MASK  0x00000040U
#define DMA_CH3_CTL_DINC_POS  6U
#define DMA_CH3_CTL_SINC_MASK  0x00000010U
#define DMA_CH3_CTL_SINC_POS  4U
#define DMA_CH3_CTL_DMS_MASK  0x00000004U
#define DMA_CH3_CTL_DMS_POS  2U
#define DMA_CH3_CTL_SMS_MASK  0x00000001U
#define DMA_CH3_CTL_SMS_POS  0U

/* Bit fields of CH3_CFG2 register */
#define DMA_CH3_CFG2_DST_OSR_LMT_MASK  0x7800000000000000U
#define DMA_CH3_CFG2_DST_OSR_LMT_POS  59U
#define DMA_CH3_CFG2_SRC_OSR_LMT_MASK  0x780000000000000U
#define DMA_CH3_CFG2_SRC_OSR_LMT_POS  55U
#define DMA_CH3_CFG2_LOCK_CH_L_MASK  0x60000000000000U
#define DMA_CH3_CFG2_LOCK_CH_L_POS  53U
#define DMA_CH3_CFG2_LOCK_CH_MASK  0x10000000000000U
#define DMA_CH3_CFG2_LOCK_CH_POS  52U
#define DMA_CH3_CFG2_CH_PRIOR_MASK  0xF800000000000U
#define DMA_CH3_CFG2_CH_PRIOR_POS  47U
#define DMA_CH3_CFG2_DST_HWHS_POL_MASK  0x4000000000U
#define DMA_CH3_CFG2_DST_HWHS_POL_POS  38U
#define DMA_CH3_CFG2_SRC_HWHS_POL_MASK  0x2000000000U
#define DMA_CH3_CFG2_SRC_HWHS_POL_POS  37U
#define DMA_CH3_CFG2_HS_SEL_DST_MASK  0x1000000000U
#define DMA_CH3_CFG2_HS_SEL_DST_POS  36U
#define DMA_CH3_CFG2_HS_SEL_SRC_MASK  0x800000000U
#define DMA_CH3_CFG2_HS_SEL_SRC_POS  35U
#define DMA_CH3_CFG2_TT_FC_MASK  0x700000000U
#define DMA_CH3_CFG2_TT_FC_POS  32U
#define DMA_CH3_CFG2_WR_UID_MASK  0x1E000000U
#define DMA_CH3_CFG2_WR_UID_POS  25U
#define DMA_CH3_CFG2_RD_UID_MASK  0x003C0000U
#define DMA_CH3_CFG2_RD_UID_POS  18U
#define DMA_CH3_CFG2_DST_PER_MASK  0x0001F800U
#define DMA_CH3_CFG2_DST_PER_POS  11U
#define DMA_CH3_CFG2_SRC_PER_MASK  0x000003F0U
#define DMA_CH3_CFG2_SRC_PER_POS  4U
#define DMA_CH3_CFG2_DST_MULTBLK_TYPE_MASK  0x0000000CU
#define DMA_CH3_CFG2_DST_MULTBLK_TYPE_POS  2U
#define DMA_CH3_CFG2_SRC_MULTBLK_TYPE_MASK  0x00000003U
#define DMA_CH3_CFG2_SRC_MULTBLK_TYPE_POS  0U

/* Bit fields of CH3_LLP register */
#define DMA_CH3_LLP_LOC_MASK  0xFFFFFFFFFFFFFFC0U
#define DMA_CH3_LLP_LOC_POS  6U
#define DMA_CH3_LLP_LMS_MASK  0x00000001U
#define DMA_CH3_LLP_LMS_POS  0U

/* Bit fields of CH3_STATUSREG register */
#define DMA_CH3_STATUSREG_DATA_LEFT_IN_FIFO_MASK  0x7FFF00000000U
#define DMA_CH3_STATUSREG_DATA_LEFT_IN_FIFO_POS  32U
#define DMA_CH3_STATUSREG_CMPLTD_BLK_TFR_SIZE_MASK  0x003FFFFFU
#define DMA_CH3_STATUSREG_CMPLTD_BLK_TFR_SIZE_POS  0U

/* Bit fields of CH3_SWHSSRCREG register */
#define DMA_CH3_SWHSSRCREG_SWHS_LST_SRC_WE_MASK  0x00000020U
#define DMA_CH3_SWHSSRCREG_SWHS_LST_SRC_WE_POS  5U
#define DMA_CH3_SWHSSRCREG_SWHS_LST_SRC_MASK  0x00000010U
#define DMA_CH3_SWHSSRCREG_SWHS_LST_SRC_POS  4U
#define DMA_CH3_SWHSSRCREG_SWHS_SGLREQ_SRC_WE_MASK  0x00000008U
#define DMA_CH3_SWHSSRCREG_SWHS_SGLREQ_SRC_WE_POS  3U
#define DMA_CH3_SWHSSRCREG_SWHS_SGLREQ_SRC_MASK  0x00000004U
#define DMA_CH3_SWHSSRCREG_SWHS_SGLREQ_SRC_POS  2U
#define DMA_CH3_SWHSSRCREG_SWHS_REQ_SRC_WE_MASK  0x00000002U
#define DMA_CH3_SWHSSRCREG_SWHS_REQ_SRC_WE_POS  1U
#define DMA_CH3_SWHSSRCREG_SWHS_REQ_SRC_MASK  0x00000001U
#define DMA_CH3_SWHSSRCREG_SWHS_REQ_SRC_POS  0U

/* Bit fields of CH3_SWHSDSTREG register */
#define DMA_CH3_SWHSDSTREG_SWHS_LST_DST_WE_MASK  0x00000020U
#define DMA_CH3_SWHSDSTREG_SWHS_LST_DST_WE_POS  5U
#define DMA_CH3_SWHSDSTREG_SWHS_LST_DST_MASK  0x00000010U
#define DMA_CH3_SWHSDSTREG_SWHS_LST_DST_POS  4U
#define DMA_CH3_SWHSDSTREG_SWHS_SGLREQ_DST_WE_MASK  0x00000008U
#define DMA_CH3_SWHSDSTREG_SWHS_SGLREQ_DST_WE_POS  3U
#define DMA_CH3_SWHSDSTREG_SWHS_SGLREQ_DST_MASK  0x00000004U
#define DMA_CH3_SWHSDSTREG_SWHS_SGLREQ_DST_POS  2U
#define DMA_CH3_SWHSDSTREG_SWHS_REQ_DST_WE_MASK  0x00000002U
#define DMA_CH3_SWHSDSTREG_SWHS_REQ_DST_WE_POS  1U
#define DMA_CH3_SWHSDSTREG_SWHS_REQ_DST_MASK  0x00000001U
#define DMA_CH3_SWHSDSTREG_SWHS_REQ_DST_POS  0U

/* Bit fields of CH3_BLK_TFR_RESUMEREQREG register */
#define DMA_CH3_BLK_TFR_RESUMEREQREG_BLK_TFR_RESUMEREQ_MASK  0x00000001U
#define DMA_CH3_BLK_TFR_RESUMEREQREG_BLK_TFR_RESUMEREQ_POS  0U

/* Bit fields of CH3_AXI_IDREG register */
#define DMA_CH3_AXI_IDREG_AXI_WRITE_ID_SUFFIX_MASK  0x000F0000U
#define DMA_CH3_AXI_IDREG_AXI_WRITE_ID_SUFFIX_POS  16U
#define DMA_CH3_AXI_IDREG_AXI_READ_ID_SUFFIX_MASK  0x0000000FU
#define DMA_CH3_AXI_IDREG_AXI_READ_ID_SUFFIX_POS  0U

/* Bit fields of CH3_AXI_QOSREG register */
#define DMA_CH3_AXI_QOSREG_AXI_ARQOS_MASK  0x000000F0U
#define DMA_CH3_AXI_QOSREG_AXI_ARQOS_POS  4U
#define DMA_CH3_AXI_QOSREG_AXI_AWQOS_MASK  0x0000000FU
#define DMA_CH3_AXI_QOSREG_AXI_AWQOS_POS  0U

/* Bit fields of CH3_INTSTATUS_ENABLEREG register */
#define  DMA_CH3_INTSTATUS_ENABLEREG_ENABLE_ECC_PROT_UIDMEM_UNCORRERR_INTSTAT_MASK  0x800000000U
#define DMA_CH3_INTSTATUS_ENABLEREG_ENABLE_ECC_PROT_UIDMEM_UNCORRERR_INTSTAT_POS  35U
#define DMA_CH3_INTSTATUS_ENABLEREG_ENABLE_ECC_PROT_UIDMEM_CORRERR_INTSTAT_MASK  0x400000000U
#define DMA_CH3_INTSTATUS_ENABLEREG_ENABLE_ECC_PROT_UIDMEM_CORRERR_INTSTAT_POS  34U
#define DMA_CH3_INTSTATUS_ENABLEREG_ENABLE_ECC_PROT_CHMEM_UNCORRERR_INTSTAT_MASK  0x200000000U
#define DMA_CH3_INTSTATUS_ENABLEREG_ENABLE_ECC_PROT_CHMEM_UNCORRERR_INTSTAT_POS  33U
#define DMA_CH3_INTSTATUS_ENABLEREG_ENABLE_ECC_PROT_CHMEM_CORRERR_INTSTAT_MASK  0x100000000U
#define DMA_CH3_INTSTATUS_ENABLEREG_ENABLE_ECC_PROT_CHMEM_CORRERR_INTSTAT_POS  32U
#define DMA_CH3_INTSTATUS_ENABLEREG_ENABLE_CH_ABORTED_INTSTAT_MASK  0x80000000U
#define DMA_CH3_INTSTATUS_ENABLEREG_ENABLE_CH_ABORTED_INTSTAT_POS  31U
#define DMA_CH3_INTSTATUS_ENABLEREG_ENABLE_CH_DISABLED_INTSTAT_MASK  0x40000000U
#define DMA_CH3_INTSTATUS_ENABLEREG_ENABLE_CH_DISABLED_INTSTAT_POS  30U
#define DMA_CH3_INTSTATUS_ENABLEREG_ENABLE_CH_SUSPENDED_INTSTAT_MASK  0x20000000U
#define DMA_CH3_INTSTATUS_ENABLEREG_ENABLE_CH_SUSPENDED_INTSTAT_POS  29U
#define DMA_CH3_INTSTATUS_ENABLEREG_ENABLE_CH_SRC_SUSPENDED_INTSTAT_MASK  0x10000000U
#define DMA_CH3_INTSTATUS_ENABLEREG_ENABLE_CH_SRC_SUSPENDED_INTSTAT_POS  28U
#define DMA_CH3_INTSTATUS_ENABLEREG_ENABLE_CH_LOCK_CLEARED_INTSTAT_MASK  0x08000000U
#define DMA_CH3_INTSTATUS_ENABLEREG_ENABLE_CH_LOCK_CLEARED_INTSTAT_POS  27U
#define DMA_CH3_INTSTATUS_ENABLEREG_ENABLE_SLVIF_WRPARITY_ERR_INTSTAT_MASK  0x02000000U
#define DMA_CH3_INTSTATUS_ENABLEREG_ENABLE_SLVIF_WRPARITY_ERR_INTSTAT_POS  25U
#define DMA_CH3_INTSTATUS_ENABLEREG_ENABLE_SLVIF_WRONHOLD_ERR_INTSTAT_MASK  0x00200000U
#define DMA_CH3_INTSTATUS_ENABLEREG_ENABLE_SLVIF_WRONHOLD_ERR_INTSTAT_POS  21U
#define  DMA_CH3_INTSTATUS_ENABLEREG_ENABLE_SLVIF_SHADOWREG_WRON_VALID_ERR_INTSTAT_MASK  0x00100000U
#define  DMA_CH3_INTSTATUS_ENABLEREG_ENABLE_SLVIF_SHADOWREG_WRON_VALID_ERR_INTSTAT_POS  20U
#define DMA_CH3_INTSTATUS_ENABLEREG_ENABLE_SLVIF_WRONCHEN_ERR_INTSTAT_MASK  0x00080000U
#define DMA_CH3_INTSTATUS_ENABLEREG_ENABLE_SLVIF_WRONCHEN_ERR_INTSTAT_POS  19U
#define DMA_CH3_INTSTATUS_ENABLEREG_ENABLE_SLVIF_RD2RWO_ERR_INTSTAT_MASK  0x00040000U
#define DMA_CH3_INTSTATUS_ENABLEREG_ENABLE_SLVIF_RD2RWO_ERR_INTSTAT_POS  18U
#define DMA_CH3_INTSTATUS_ENABLEREG_ENABLE_SLVIF_WR2RO_ERR_INTSTAT_MASK  0x00020000U
#define DMA_CH3_INTSTATUS_ENABLEREG_ENABLE_SLVIF_WR2RO_ERR_INTSTAT_POS  17U
#define DMA_CH3_INTSTATUS_ENABLEREG_ENABLE_SLVIF_DEC_ERR_INTSTAT_MASK  0x00010000U
#define DMA_CH3_INTSTATUS_ENABLEREG_ENABLE_SLVIF_DEC_ERR_INTSTAT_POS  16U
#define DMA_CH3_INTSTATUS_ENABLEREG_ENABLE_SLVIF_MULTIBLKTYPE_ERR_INTSTAT_MASK  0x00004000U
#define DMA_CH3_INTSTATUS_ENABLEREG_ENABLE_SLVIF_MULTIBLKTYPE_ERR_INTSTAT_POS  14U
#define  DMA_CH3_INTSTATUS_ENABLEREG_ENABLE_SHADOWREG_OR_LLI_INVALID_ERR_INTSTAT_MASK  0x00002000U
#define  DMA_CH3_INTSTATUS_ENABLEREG_ENABLE_SHADOWREG_OR_LLI_INVALID_ERR_INTSTAT_POS  13U
#define DMA_CH3_INTSTATUS_ENABLEREG_ENABLE_LLI_WR_SLV_ERR_INTSTAT_MASK  0x00001000U
#define DMA_CH3_INTSTATUS_ENABLEREG_ENABLE_LLI_WR_SLV_ERR_INTSTAT_POS  12U
#define DMA_CH3_INTSTATUS_ENABLEREG_ENABLE_LLI_RD_SLV_ERR_INTSTAT_MASK  0x00000800U
#define DMA_CH3_INTSTATUS_ENABLEREG_ENABLE_LLI_RD_SLV_ERR_INTSTAT_POS  11U
#define DMA_CH3_INTSTATUS_ENABLEREG_ENABLE_LLI_WR_DEC_ERR_INTSTAT_MASK  0x00000400U
#define DMA_CH3_INTSTATUS_ENABLEREG_ENABLE_LLI_WR_DEC_ERR_INTSTAT_POS  10U
#define DMA_CH3_INTSTATUS_ENABLEREG_ENABLE_LLI_RD_DEC_ERR_INTSTAT_MASK  0x00000200U
#define DMA_CH3_INTSTATUS_ENABLEREG_ENABLE_LLI_RD_DEC_ERR_INTSTAT_POS  9U
#define DMA_CH3_INTSTATUS_ENABLEREG_ENABLE_DST_SLV_ERR_INTSTAT_MASK  0x00000100U
#define DMA_CH3_INTSTATUS_ENABLEREG_ENABLE_DST_SLV_ERR_INTSTAT_POS  8U
#define DMA_CH3_INTSTATUS_ENABLEREG_ENABLE_SRC_SLV_ERR_INTSTAT_MASK  0x00000080U
#define DMA_CH3_INTSTATUS_ENABLEREG_ENABLE_SRC_SLV_ERR_INTSTAT_POS  7U
#define DMA_CH3_INTSTATUS_ENABLEREG_ENABLE_DST_DEC_ERR_INTSTAT_MASK  0x00000040U
#define DMA_CH3_INTSTATUS_ENABLEREG_ENABLE_DST_DEC_ERR_INTSTAT_POS  6U
#define DMA_CH3_INTSTATUS_ENABLEREG_ENABLE_SRC_DEC_ERR_INTSTAT_MASK  0x00000020U
#define DMA_CH3_INTSTATUS_ENABLEREG_ENABLE_SRC_DEC_ERR_INTSTAT_POS  5U
#define DMA_CH3_INTSTATUS_ENABLEREG_ENABLE_DST_TRANSCOMP_INTSTAT_MASK  0x00000010U
#define DMA_CH3_INTSTATUS_ENABLEREG_ENABLE_DST_TRANSCOMP_INTSTAT_POS  4U
#define DMA_CH3_INTSTATUS_ENABLEREG_ENABLE_SRC_TRANSCOMP_INTSTAT_MASK  0x00000008U
#define DMA_CH3_INTSTATUS_ENABLEREG_ENABLE_SRC_TRANSCOMP_INTSTAT_POS  3U
#define DMA_CH3_INTSTATUS_ENABLEREG_ENABLE_DMA_TFR_DONE_INTSTAT_MASK  0x00000002U
#define DMA_CH3_INTSTATUS_ENABLEREG_ENABLE_DMA_TFR_DONE_INTSTAT_POS  1U
#define DMA_CH3_INTSTATUS_ENABLEREG_ENABLE_BLOCK_TFR_DONE_INTSTAT_MASK  0x00000001U
#define DMA_CH3_INTSTATUS_ENABLEREG_ENABLE_BLOCK_TFR_DONE_INTSTAT_POS  0U

/* Bit fields of CH3_INTSTATUS register */
#define DMA_CH3_INTSTATUS_ECC_PROT_UIDMEM_UNCORRERR_INTSTAT_MASK  0x800000000U
#define DMA_CH3_INTSTATUS_ECC_PROT_UIDMEM_UNCORRERR_INTSTAT_POS  35U
#define DMA_CH3_INTSTATUS_ECC_PROT_UIDMEM_CORRERR_INTSTAT_MASK  0x400000000U
#define DMA_CH3_INTSTATUS_ECC_PROT_UIDMEM_CORRERR_INTSTAT_POS  34U
#define DMA_CH3_INTSTATUS_ECC_PROT_CHMEM_UNCORRERR_INTSTAT_MASK  0x200000000U
#define DMA_CH3_INTSTATUS_ECC_PROT_CHMEM_UNCORRERR_INTSTAT_POS  33U
#define DMA_CH3_INTSTATUS_ECC_PROT_CHMEM_CORRERR_INTSTAT_MASK  0x100000000U
#define DMA_CH3_INTSTATUS_ECC_PROT_CHMEM_CORRERR_INTSTAT_POS  32U
#define DMA_CH3_INTSTATUS_CH_ABORTED_INTSTAT_MASK  0x80000000U
#define DMA_CH3_INTSTATUS_CH_ABORTED_INTSTAT_POS  31U
#define DMA_CH3_INTSTATUS_CH_DISABLED_INTSTAT_MASK  0x40000000U
#define DMA_CH3_INTSTATUS_CH_DISABLED_INTSTAT_POS  30U
#define DMA_CH3_INTSTATUS_CH_SUSPENDED_INTSTAT_MASK  0x20000000U
#define DMA_CH3_INTSTATUS_CH_SUSPENDED_INTSTAT_POS  29U
#define DMA_CH3_INTSTATUS_CH_SRC_SUSPENDED_INTSTAT_MASK  0x10000000U
#define DMA_CH3_INTSTATUS_CH_SRC_SUSPENDED_INTSTAT_POS  28U
#define DMA_CH3_INTSTATUS_CH_LOCK_CLEARED_INTSTAT_MASK  0x08000000U
#define DMA_CH3_INTSTATUS_CH_LOCK_CLEARED_INTSTAT_POS  27U
#define DMA_CH3_INTSTATUS_SLVIF_WRPARITY_ERR_INTSTAT_MASK  0x02000000U
#define DMA_CH3_INTSTATUS_SLVIF_WRPARITY_ERR_INTSTAT_POS  25U
#define DMA_CH3_INTSTATUS_SLVIF_WRONHOLD_ERR_INTSTAT_MASK  0x00200000U
#define DMA_CH3_INTSTATUS_SLVIF_WRONHOLD_ERR_INTSTAT_POS  21U
#define DMA_CH3_INTSTATUS_SLVIF_SHADOWREG_WRON_VALID_ERR_INTSTAT_MASK  0x00100000U
#define DMA_CH3_INTSTATUS_SLVIF_SHADOWREG_WRON_VALID_ERR_INTSTAT_POS  20U
#define DMA_CH3_INTSTATUS_SLVIF_WRONCHEN_ERR_INTSTAT_MASK  0x00080000U
#define DMA_CH3_INTSTATUS_SLVIF_WRONCHEN_ERR_INTSTAT_POS  19U
#define DMA_CH3_INTSTATUS_SLVIF_RD2RWO_ERR_INTSTAT_MASK  0x00040000U
#define DMA_CH3_INTSTATUS_SLVIF_RD2RWO_ERR_INTSTAT_POS  18U
#define DMA_CH3_INTSTATUS_SLVIF_WR2RO_ERR_INTSTAT_MASK  0x00020000U
#define DMA_CH3_INTSTATUS_SLVIF_WR2RO_ERR_INTSTAT_POS  17U
#define DMA_CH3_INTSTATUS_SLVIF_DEC_ERR_INTSTAT_MASK  0x00010000U
#define DMA_CH3_INTSTATUS_SLVIF_DEC_ERR_INTSTAT_POS  16U
#define DMA_CH3_INTSTATUS_SLVIF_MULTIBLKTYPE_ERR_INTSTAT_MASK  0x00004000U
#define DMA_CH3_INTSTATUS_SLVIF_MULTIBLKTYPE_ERR_INTSTAT_POS  14U
#define DMA_CH3_INTSTATUS_SHADOWREG_OR_LLI_INVALID_ERR_INTSTAT_MASK  0x00002000U
#define DMA_CH3_INTSTATUS_SHADOWREG_OR_LLI_INVALID_ERR_INTSTAT_POS  13U
#define DMA_CH3_INTSTATUS_LLI_WR_SLV_ERR_INTSTAT_MASK  0x00001000U
#define DMA_CH3_INTSTATUS_LLI_WR_SLV_ERR_INTSTAT_POS  12U
#define DMA_CH3_INTSTATUS_LLI_RD_SLV_ERR_INTSTAT_MASK  0x00000800U
#define DMA_CH3_INTSTATUS_LLI_RD_SLV_ERR_INTSTAT_POS  11U
#define DMA_CH3_INTSTATUS_LLI_WR_DEC_ERR_INTSTAT_MASK  0x00000400U
#define DMA_CH3_INTSTATUS_LLI_WR_DEC_ERR_INTSTAT_POS  10U
#define DMA_CH3_INTSTATUS_LLI_RD_DEC_ERR_INTSTAT_MASK  0x00000200U
#define DMA_CH3_INTSTATUS_LLI_RD_DEC_ERR_INTSTAT_POS  9U
#define DMA_CH3_INTSTATUS_DST_SLV_ERR_INTSTAT_MASK  0x00000100U
#define DMA_CH3_INTSTATUS_DST_SLV_ERR_INTSTAT_POS  8U
#define DMA_CH3_INTSTATUS_SRC_SLV_ERR_INTSTAT_MASK  0x00000080U
#define DMA_CH3_INTSTATUS_SRC_SLV_ERR_INTSTAT_POS  7U
#define DMA_CH3_INTSTATUS_DST_DEC_ERR_INTSTAT_MASK  0x00000040U
#define DMA_CH3_INTSTATUS_DST_DEC_ERR_INTSTAT_POS  6U
#define DMA_CH3_INTSTATUS_SRC_DEC_ERR_INTSTAT_MASK  0x00000020U
#define DMA_CH3_INTSTATUS_SRC_DEC_ERR_INTSTAT_POS  5U
#define DMA_CH3_INTSTATUS_DST_TRANSCOMP_INTSTAT_MASK  0x00000010U
#define DMA_CH3_INTSTATUS_DST_TRANSCOMP_INTSTAT_POS  4U
#define DMA_CH3_INTSTATUS_SRC_TRANSCOMP_INTSTAT_MASK  0x00000008U
#define DMA_CH3_INTSTATUS_SRC_TRANSCOMP_INTSTAT_POS  3U
#define DMA_CH3_INTSTATUS_DMA_TFR_DONE_INTSTAT_MASK  0x00000002U
#define DMA_CH3_INTSTATUS_DMA_TFR_DONE_INTSTAT_POS  1U
#define DMA_CH3_INTSTATUS_BLOCK_TFR_DONE_INTSTAT_MASK  0x00000001U
#define DMA_CH3_INTSTATUS_BLOCK_TFR_DONE_INTSTAT_POS  0U

/* Bit fields of CH3_INTSIGNAL_ENABLEREG register */
#define  DMA_CH3_INTSIGNAL_ENABLEREG_ENABLE_ECC_PROT_UIDMEM_UNCORRERR_INTSIGNAL_MASK  0x800000000U
#define  DMA_CH3_INTSIGNAL_ENABLEREG_ENABLE_ECC_PROT_UIDMEM_UNCORRERR_INTSIGNAL_POS  35U
#define  DMA_CH3_INTSIGNAL_ENABLEREG_ENABLE_ECC_PROT_UIDMEM_CORRERR_INTSIGNAL_MASK  0x400000000U
#define DMA_CH3_INTSIGNAL_ENABLEREG_ENABLE_ECC_PROT_UIDMEM_CORRERR_INTSIGNAL_POS  34U
#define  DMA_CH3_INTSIGNAL_ENABLEREG_ENABLE_ECC_PROT_CHMEM_UNCORRERR_INTSIGNAL_MASK  0x200000000U
#define  DMA_CH3_INTSIGNAL_ENABLEREG_ENABLE_ECC_PROT_CHMEM_UNCORRERR_INTSIGNAL_POS  33U
#define DMA_CH3_INTSIGNAL_ENABLEREG_ENABLE_ECC_PROT_CHMEM_CORRERR_INTSIGNAL_MASK  0x100000000U
#define DMA_CH3_INTSIGNAL_ENABLEREG_ENABLE_ECC_PROT_CHMEM_CORRERR_INTSIGNAL_POS  32U
#define DMA_CH3_INTSIGNAL_ENABLEREG_ENABLE_CH_ABORTED_INTSIGNAL_MASK  0x80000000U
#define DMA_CH3_INTSIGNAL_ENABLEREG_ENABLE_CH_ABORTED_INTSIGNAL_POS  31U
#define DMA_CH3_INTSIGNAL_ENABLEREG_ENABLE_CH_DISABLED_INTSIGNAL_MASK  0x40000000U
#define DMA_CH3_INTSIGNAL_ENABLEREG_ENABLE_CH_DISABLED_INTSIGNAL_POS  30U
#define DMA_CH3_INTSIGNAL_ENABLEREG_ENABLE_CH_SUSPENDED_INTSIGNAL_MASK  0x20000000U
#define DMA_CH3_INTSIGNAL_ENABLEREG_ENABLE_CH_SUSPENDED_INTSIGNAL_POS  29U
#define DMA_CH3_INTSIGNAL_ENABLEREG_ENABLE_CH_SRC_SUSPENDED_INTSIGNAL_MASK  0x10000000U
#define DMA_CH3_INTSIGNAL_ENABLEREG_ENABLE_CH_SRC_SUSPENDED_INTSIGNAL_POS  28U
#define DMA_CH3_INTSIGNAL_ENABLEREG_ENABLE_CH_LOCK_CLEARED_INTSIGNAL_MASK  0x08000000U
#define DMA_CH3_INTSIGNAL_ENABLEREG_ENABLE_CH_LOCK_CLEARED_INTSIGNAL_POS  27U
#define DMA_CH3_INTSIGNAL_ENABLEREG_ENABLE_SLVIF_WRPARITY_ERR_INTSIGNAL_MASK  0x02000000U
#define DMA_CH3_INTSIGNAL_ENABLEREG_ENABLE_SLVIF_WRPARITY_ERR_INTSIGNAL_POS  25U
#define DMA_CH3_INTSIGNAL_ENABLEREG_ENABLE_SLVIF_WRONHOLD_ERR_INTSIGNAL_MASK  0x00200000U
#define DMA_CH3_INTSIGNAL_ENABLEREG_ENABLE_SLVIF_WRONHOLD_ERR_INTSIGNAL_POS  21U
#define  DMA_CH3_INTSIGNAL_ENABLEREG_ENABLE_SLVIF_SHADOWREG_WRON_VALID_ERR_INTSIGNAL_MASK  0x00100000U
#define  DMA_CH3_INTSIGNAL_ENABLEREG_ENABLE_SLVIF_SHADOWREG_WRON_VALID_ERR_INTSIGNAL_POS  20U
#define DMA_CH3_INTSIGNAL_ENABLEREG_ENABLE_SLVIF_WRONCHEN_ERR_INTSIGNAL_MASK  0x00080000U
#define DMA_CH3_INTSIGNAL_ENABLEREG_ENABLE_SLVIF_WRONCHEN_ERR_INTSIGNAL_POS  19U
#define DMA_CH3_INTSIGNAL_ENABLEREG_ENABLE_SLVIF_RD2RWO_ERR_INTSIGNAL_MASK  0x00040000U
#define DMA_CH3_INTSIGNAL_ENABLEREG_ENABLE_SLVIF_RD2RWO_ERR_INTSIGNAL_POS  18U
#define DMA_CH3_INTSIGNAL_ENABLEREG_ENABLE_SLVIF_WR2RO_ERR_INTSIGNAL_MASK  0x00020000U
#define DMA_CH3_INTSIGNAL_ENABLEREG_ENABLE_SLVIF_WR2RO_ERR_INTSIGNAL_POS  17U
#define DMA_CH3_INTSIGNAL_ENABLEREG_ENABLE_SLVIF_DEC_ERR_INTSIGNAL_MASK  0x00010000U
#define DMA_CH3_INTSIGNAL_ENABLEREG_ENABLE_SLVIF_DEC_ERR_INTSIGNAL_POS  16U
#define DMA_CH3_INTSIGNAL_ENABLEREG_ENABLE_SLVIF_MULTIBLKTYPE_ERR_INTSIGNAL_MASK  0x00004000U
#define DMA_CH3_INTSIGNAL_ENABLEREG_ENABLE_SLVIF_MULTIBLKTYPE_ERR_INTSIGNAL_POS  14U
#define  DMA_CH3_INTSIGNAL_ENABLEREG_ENABLE_SHADOWREG_OR_LLI_INVALID_ERR_INTSIGNAL_MASK  0x00002000U
#define  DMA_CH3_INTSIGNAL_ENABLEREG_ENABLE_SHADOWREG_OR_LLI_INVALID_ERR_INTSIGNAL_POS  13U
#define DMA_CH3_INTSIGNAL_ENABLEREG_ENABLE_LLI_WR_SLV_ERR_INTSIGNAL_MASK  0x00001000U
#define DMA_CH3_INTSIGNAL_ENABLEREG_ENABLE_LLI_WR_SLV_ERR_INTSIGNAL_POS  12U
#define DMA_CH3_INTSIGNAL_ENABLEREG_ENABLE_LLI_RD_SLV_ERR_INTSIGNAL_MASK  0x00000800U
#define DMA_CH3_INTSIGNAL_ENABLEREG_ENABLE_LLI_RD_SLV_ERR_INTSIGNAL_POS  11U
#define DMA_CH3_INTSIGNAL_ENABLEREG_ENABLE_LLI_WR_DEC_ERR_INTSIGNAL_MASK  0x00000400U
#define DMA_CH3_INTSIGNAL_ENABLEREG_ENABLE_LLI_WR_DEC_ERR_INTSIGNAL_POS  10U
#define DMA_CH3_INTSIGNAL_ENABLEREG_ENABLE_LLI_RD_DEC_ERR_INTSIGNAL_MASK  0x00000200U
#define DMA_CH3_INTSIGNAL_ENABLEREG_ENABLE_LLI_RD_DEC_ERR_INTSIGNAL_POS  9U
#define DMA_CH3_INTSIGNAL_ENABLEREG_ENABLE_DST_SLV_ERR_INTSIGNAL_MASK  0x00000100U
#define DMA_CH3_INTSIGNAL_ENABLEREG_ENABLE_DST_SLV_ERR_INTSIGNAL_POS  8U
#define DMA_CH3_INTSIGNAL_ENABLEREG_ENABLE_SRC_SLV_ERR_INTSIGNAL_MASK  0x00000080U
#define DMA_CH3_INTSIGNAL_ENABLEREG_ENABLE_SRC_SLV_ERR_INTSIGNAL_POS  7U
#define DMA_CH3_INTSIGNAL_ENABLEREG_ENABLE_DST_DEC_ERR_INTSIGNAL_MASK  0x00000040U
#define DMA_CH3_INTSIGNAL_ENABLEREG_ENABLE_DST_DEC_ERR_INTSIGNAL_POS  6U
#define DMA_CH3_INTSIGNAL_ENABLEREG_ENABLE_SRC_DEC_ERR_INTSIGNAL_MASK  0x00000020U
#define DMA_CH3_INTSIGNAL_ENABLEREG_ENABLE_SRC_DEC_ERR_INTSIGNAL_POS  5U
#define DMA_CH3_INTSIGNAL_ENABLEREG_ENABLE_DST_TRANSCOMP_INTSIGNAL_MASK  0x00000010U
#define DMA_CH3_INTSIGNAL_ENABLEREG_ENABLE_DST_TRANSCOMP_INTSIGNAL_POS  4U
#define DMA_CH3_INTSIGNAL_ENABLEREG_ENABLE_SRC_TRANSCOMP_INTSIGNAL_MASK  0x00000008U
#define DMA_CH3_INTSIGNAL_ENABLEREG_ENABLE_SRC_TRANSCOMP_INTSIGNAL_POS  3U
#define DMA_CH3_INTSIGNAL_ENABLEREG_ENABLE_DMA_TFR_DONE_INTSIGNAL_MASK  0x00000002U
#define DMA_CH3_INTSIGNAL_ENABLEREG_ENABLE_DMA_TFR_DONE_INTSIGNAL_POS  1U
#define DMA_CH3_INTSIGNAL_ENABLEREG_ENABLE_BLOCK_TFR_DONE_INTSIGNAL_MASK  0x00000001U
#define DMA_CH3_INTSIGNAL_ENABLEREG_ENABLE_BLOCK_TFR_DONE_INTSIGNAL_POS  0U

/* Bit fields of CH3_INTCLEARREG register */
#define DMA_CH3_INTCLEARREG_CLEAR_ECC_PROT_UIDMEM_UNCORRERR_INTSTAT_MASK  0x800000000U
#define DMA_CH3_INTCLEARREG_CLEAR_ECC_PROT_UIDMEM_UNCORRERR_INTSTAT_POS  35U
#define DMA_CH3_INTCLEARREG_CLEAR_ECC_PROT_UIDMEM_CORRERR_INTSTAT_MASK  0x400000000U
#define DMA_CH3_INTCLEARREG_CLEAR_ECC_PROT_UIDMEM_CORRERR_INTSTAT_POS  34U
#define DMA_CH3_INTCLEARREG_CLEAR_ECC_PROT_CHMEM_UNCORRERR_INTSTAT_MASK  0x200000000U
#define DMA_CH3_INTCLEARREG_CLEAR_ECC_PROT_CHMEM_UNCORRERR_INTSTAT_POS  33U
#define DMA_CH3_INTCLEARREG_CLEAR_ECC_PROT_CHMEM_CORRERR_INTSTAT_MASK  0x100000000U
#define DMA_CH3_INTCLEARREG_CLEAR_ECC_PROT_CHMEM_CORRERR_INTSTAT_POS  32U
#define DMA_CH3_INTCLEARREG_CLEAR_CH_ABORTED_INTSTAT_MASK  0x80000000U
#define DMA_CH3_INTCLEARREG_CLEAR_CH_ABORTED_INTSTAT_POS  31U
#define DMA_CH3_INTCLEARREG_CLEAR_CH_DISABLED_INTSTAT_MASK  0x40000000U
#define DMA_CH3_INTCLEARREG_CLEAR_CH_DISABLED_INTSTAT_POS  30U
#define DMA_CH3_INTCLEARREG_CLEAR_CH_SUSPENDED_INTSTAT_MASK  0x20000000U
#define DMA_CH3_INTCLEARREG_CLEAR_CH_SUSPENDED_INTSTAT_POS  29U
#define DMA_CH3_INTCLEARREG_CLEAR_CH_SRC_SUSPENDED_INTSTAT_MASK  0x10000000U
#define DMA_CH3_INTCLEARREG_CLEAR_CH_SRC_SUSPENDED_INTSTAT_POS  28U
#define DMA_CH3_INTCLEARREG_CLEAR_CH_LOCK_CLEARED_INTSTAT_MASK  0x08000000U
#define DMA_CH3_INTCLEARREG_CLEAR_CH_LOCK_CLEARED_INTSTAT_POS  27U
#define DMA_CH3_INTCLEARREG_CLEAR_SLVIF_WRPARITY_ERR_INTSTAT_MASK  0x02000000U
#define DMA_CH3_INTCLEARREG_CLEAR_SLVIF_WRPARITY_ERR_INTSTAT_POS  25U
#define DMA_CH3_INTCLEARREG_CLEAR_SLVIF_WRONHOLD_ERR_INTSTAT_MASK  0x00200000U
#define DMA_CH3_INTCLEARREG_CLEAR_SLVIF_WRONHOLD_ERR_INTSTAT_POS  21U
#define DMA_CH3_INTCLEARREG_CLEAR_SLVIF_SHADOWREG_WRON_VALID_ERR_INTSTAT_MASK  0x00100000U
#define DMA_CH3_INTCLEARREG_CLEAR_SLVIF_SHADOWREG_WRON_VALID_ERR_INTSTAT_POS  20U
#define DMA_CH3_INTCLEARREG_CLEAR_SLVIF_WRONCHEN_ERR_INTSTAT_MASK  0x00080000U
#define DMA_CH3_INTCLEARREG_CLEAR_SLVIF_WRONCHEN_ERR_INTSTAT_POS  19U
#define DMA_CH3_INTCLEARREG_CLEAR_SLVIF_RD2RWO_ERR_INTSTAT_MASK  0x00040000U
#define DMA_CH3_INTCLEARREG_CLEAR_SLVIF_RD2RWO_ERR_INTSTAT_POS  18U
#define DMA_CH3_INTCLEARREG_CLEAR_SLVIF_WR2RO_ERR_INTSTAT_MASK  0x00020000U
#define DMA_CH3_INTCLEARREG_CLEAR_SLVIF_WR2RO_ERR_INTSTAT_POS  17U
#define DMA_CH3_INTCLEARREG_CLEAR_SLVIF_DEC_ERR_INTSTAT_MASK  0x00010000U
#define DMA_CH3_INTCLEARREG_CLEAR_SLVIF_DEC_ERR_INTSTAT_POS  16U
#define DMA_CH3_INTCLEARREG_CLEAR_SLVIF_MULTIBLKTYPE_ERR_INTSTAT_MASK  0x00004000U
#define DMA_CH3_INTCLEARREG_CLEAR_SLVIF_MULTIBLKTYPE_ERR_INTSTAT_POS  14U
#define DMA_CH3_INTCLEARREG_CLEAR_SHADOWREG_OR_LLI_INVALID_ERR_INTSTAT_MASK  0x00002000U
#define DMA_CH3_INTCLEARREG_CLEAR_SHADOWREG_OR_LLI_INVALID_ERR_INTSTAT_POS  13U
#define DMA_CH3_INTCLEARREG_CLEAR_LLI_WR_SLV_ERR_INTSTAT_MASK  0x00001000U
#define DMA_CH3_INTCLEARREG_CLEAR_LLI_WR_SLV_ERR_INTSTAT_POS  12U
#define DMA_CH3_INTCLEARREG_CLEAR_LLI_RD_SLV_ERR_INTSTAT_MASK  0x00000800U
#define DMA_CH3_INTCLEARREG_CLEAR_LLI_RD_SLV_ERR_INTSTAT_POS  11U
#define DMA_CH3_INTCLEARREG_CLEAR_LLI_WR_DEC_ERR_INTSTAT_MASK  0x00000400U
#define DMA_CH3_INTCLEARREG_CLEAR_LLI_WR_DEC_ERR_INTSTAT_POS  10U
#define DMA_CH3_INTCLEARREG_CLEAR_LLI_RD_DEC_ERR_INTSTAT_MASK  0x00000200U
#define DMA_CH3_INTCLEARREG_CLEAR_LLI_RD_DEC_ERR_INTSTAT_POS  9U
#define DMA_CH3_INTCLEARREG_CLEAR_DST_SLV_ERR_INTSTAT_MASK  0x00000100U
#define DMA_CH3_INTCLEARREG_CLEAR_DST_SLV_ERR_INTSTAT_POS  8U
#define DMA_CH3_INTCLEARREG_CLEAR_SRC_SLV_ERR_INTSTAT_MASK  0x00000080U
#define DMA_CH3_INTCLEARREG_CLEAR_SRC_SLV_ERR_INTSTAT_POS  7U
#define DMA_CH3_INTCLEARREG_CLEAR_DST_DEC_ERR_INTSTAT_MASK  0x00000040U
#define DMA_CH3_INTCLEARREG_CLEAR_DST_DEC_ERR_INTSTAT_POS  6U
#define DMA_CH3_INTCLEARREG_CLEAR_SRC_DEC_ERR_INTSTAT_MASK  0x00000020U
#define DMA_CH3_INTCLEARREG_CLEAR_SRC_DEC_ERR_INTSTAT_POS  5U
#define DMA_CH3_INTCLEARREG_CLEAR_DST_TRANSCOMP_INTSTAT_MASK  0x00000010U
#define DMA_CH3_INTCLEARREG_CLEAR_DST_TRANSCOMP_INTSTAT_POS  4U
#define DMA_CH3_INTCLEARREG_CLEAR_SRC_TRANSCOMP_INTSTAT_MASK  0x00000008U
#define DMA_CH3_INTCLEARREG_CLEAR_SRC_TRANSCOMP_INTSTAT_POS  3U
#define DMA_CH3_INTCLEARREG_CLEAR_DMA_TFR_DONE_INTSTAT_MASK  0x00000002U
#define DMA_CH3_INTCLEARREG_CLEAR_DMA_TFR_DONE_INTSTAT_POS  1U
#define DMA_CH3_INTCLEARREG_CLEAR_BLOCK_TFR_DONE_INTSTAT_MASK  0x00000001U
#define DMA_CH3_INTCLEARREG_CLEAR_BLOCK_TFR_DONE_INTSTAT_POS  0U

/* Bit fields of CH4_SAR register */
#define DMA_CH4_SAR_SAR_MASK  0xFFFFFFFFFFFFFFFFU
#define DMA_CH4_SAR_SAR_POS  0U

/* Bit fields of CH4_DAR register */
#define DMA_CH4_DAR_DAR_MASK  0xFFFFFFFFFFFFFFFFU
#define DMA_CH4_DAR_DAR_POS  0U

/* Bit fields of CH4_BLOCK_TS register */
#define DMA_CH4_BLOCK_TS_BLOCK_TS_MASK  0x003FFFFFU
#define DMA_CH4_BLOCK_TS_BLOCK_TS_POS  0U

/* Bit fields of CH4_CTL register */
#define DMA_CH4_CTL_SHADOWREG_OR_LLI_VALID_MASK  0x8000000000000000U
#define DMA_CH4_CTL_SHADOWREG_OR_LLI_VALID_POS  63U
#define DMA_CH4_CTL_SHADOWREG_OR_LLI_LAST_MASK  0x4000000000000000U
#define DMA_CH4_CTL_SHADOWREG_OR_LLI_LAST_POS  62U
#define DMA_CH4_CTL_IOC_BLKTFR_MASK  0x400000000000000U
#define DMA_CH4_CTL_IOC_BLKTFR_POS  58U
#define DMA_CH4_CTL_DST_STAT_EN_MASK  0x200000000000000U
#define DMA_CH4_CTL_DST_STAT_EN_POS  57U
#define DMA_CH4_CTL_SRC_STAT_EN_MASK  0x100000000000000U
#define DMA_CH4_CTL_SRC_STAT_EN_POS  56U
#define DMA_CH4_CTL_AWLEN_MASK  0xFF000000000000U
#define DMA_CH4_CTL_AWLEN_POS  48U
#define DMA_CH4_CTL_AWLEN_EN_MASK  0x800000000000U
#define DMA_CH4_CTL_AWLEN_EN_POS  47U
#define DMA_CH4_CTL_ARLEN_MASK  0x7F8000000000U
#define DMA_CH4_CTL_ARLEN_POS  39U
#define DMA_CH4_CTL_ARLEN_EN_MASK  0x4000000000U
#define DMA_CH4_CTL_ARLEN_EN_POS  38U
#define DMA_CH4_CTL_AW_PROT_MASK  0x3800000000U
#define DMA_CH4_CTL_AW_PROT_POS  35U
#define DMA_CH4_CTL_AR_PROT_MASK  0x700000000U
#define DMA_CH4_CTL_AR_PROT_POS  32U
#define DMA_CH4_CTL_NONPOSTED_LASTWRITE_EN_MASK  0x40000000U
#define DMA_CH4_CTL_NONPOSTED_LASTWRITE_EN_POS  30U
#define DMA_CH4_CTL_AW_CACHE_MASK  0x3C000000U
#define DMA_CH4_CTL_AW_CACHE_POS  26U
#define DMA_CH4_CTL_AR_CACHE_MASK  0x03C00000U
#define DMA_CH4_CTL_AR_CACHE_POS  22U
#define DMA_CH4_CTL_DST_MSIZE_MASK  0x003C0000U
#define DMA_CH4_CTL_DST_MSIZE_POS  18U
#define DMA_CH4_CTL_SRC_MSIZE_MASK  0x0003C000U
#define DMA_CH4_CTL_SRC_MSIZE_POS  14U
#define DMA_CH4_CTL_DST_TR_WIDTH_MASK  0x00003800U
#define DMA_CH4_CTL_DST_TR_WIDTH_POS  11U
#define DMA_CH4_CTL_SRC_TR_WIDTH_MASK  0x00000700U
#define DMA_CH4_CTL_SRC_TR_WIDTH_POS  8U
#define DMA_CH4_CTL_DINC_MASK  0x00000040U
#define DMA_CH4_CTL_DINC_POS  6U
#define DMA_CH4_CTL_SINC_MASK  0x00000010U
#define DMA_CH4_CTL_SINC_POS  4U
#define DMA_CH4_CTL_DMS_MASK  0x00000004U
#define DMA_CH4_CTL_DMS_POS  2U
#define DMA_CH4_CTL_SMS_MASK  0x00000001U
#define DMA_CH4_CTL_SMS_POS  0U

/* Bit fields of CH4_CFG2 register */
#define DMA_CH4_CFG2_DST_OSR_LMT_MASK  0x7800000000000000U
#define DMA_CH4_CFG2_DST_OSR_LMT_POS  59U
#define DMA_CH4_CFG2_SRC_OSR_LMT_MASK  0x780000000000000U
#define DMA_CH4_CFG2_SRC_OSR_LMT_POS  55U
#define DMA_CH4_CFG2_LOCK_CH_L_MASK  0x60000000000000U
#define DMA_CH4_CFG2_LOCK_CH_L_POS  53U
#define DMA_CH4_CFG2_LOCK_CH_MASK  0x10000000000000U
#define DMA_CH4_CFG2_LOCK_CH_POS  52U
#define DMA_CH4_CFG2_CH_PRIOR_MASK  0xF800000000000U
#define DMA_CH4_CFG2_CH_PRIOR_POS  47U
#define DMA_CH4_CFG2_DST_HWHS_POL_MASK  0x4000000000U
#define DMA_CH4_CFG2_DST_HWHS_POL_POS  38U
#define DMA_CH4_CFG2_SRC_HWHS_POL_MASK  0x2000000000U
#define DMA_CH4_CFG2_SRC_HWHS_POL_POS  37U
#define DMA_CH4_CFG2_HS_SEL_DST_MASK  0x1000000000U
#define DMA_CH4_CFG2_HS_SEL_DST_POS  36U
#define DMA_CH4_CFG2_HS_SEL_SRC_MASK  0x800000000U
#define DMA_CH4_CFG2_HS_SEL_SRC_POS  35U
#define DMA_CH4_CFG2_TT_FC_MASK  0x700000000U
#define DMA_CH4_CFG2_TT_FC_POS  32U
#define DMA_CH4_CFG2_WR_UID_MASK  0x1E000000U
#define DMA_CH4_CFG2_WR_UID_POS  25U
#define DMA_CH4_CFG2_RD_UID_MASK  0x003C0000U
#define DMA_CH4_CFG2_RD_UID_POS  18U
#define DMA_CH4_CFG2_DST_PER_MASK  0x0001F800U
#define DMA_CH4_CFG2_DST_PER_POS  11U
#define DMA_CH4_CFG2_SRC_PER_MASK  0x000003F0U
#define DMA_CH4_CFG2_SRC_PER_POS  4U
#define DMA_CH4_CFG2_DST_MULTBLK_TYPE_MASK  0x0000000CU
#define DMA_CH4_CFG2_DST_MULTBLK_TYPE_POS  2U
#define DMA_CH4_CFG2_SRC_MULTBLK_TYPE_MASK  0x00000003U
#define DMA_CH4_CFG2_SRC_MULTBLK_TYPE_POS  0U

/* Bit fields of CH4_LLP register */
#define DMA_CH4_LLP_LOC_MASK  0xFFFFFFFFFFFFFFC0U
#define DMA_CH4_LLP_LOC_POS  6U
#define DMA_CH4_LLP_LMS_MASK  0x00000001U
#define DMA_CH4_LLP_LMS_POS  0U

/* Bit fields of CH4_STATUSREG register */
#define DMA_CH4_STATUSREG_DATA_LEFT_IN_FIFO_MASK  0x7FFF00000000U
#define DMA_CH4_STATUSREG_DATA_LEFT_IN_FIFO_POS  32U
#define DMA_CH4_STATUSREG_CMPLTD_BLK_TFR_SIZE_MASK  0x003FFFFFU
#define DMA_CH4_STATUSREG_CMPLTD_BLK_TFR_SIZE_POS  0U

/* Bit fields of CH4_SWHSSRCREG register */
#define DMA_CH4_SWHSSRCREG_SWHS_LST_SRC_WE_MASK  0x00000020U
#define DMA_CH4_SWHSSRCREG_SWHS_LST_SRC_WE_POS  5U
#define DMA_CH4_SWHSSRCREG_SWHS_LST_SRC_MASK  0x00000010U
#define DMA_CH4_SWHSSRCREG_SWHS_LST_SRC_POS  4U
#define DMA_CH4_SWHSSRCREG_SWHS_SGLREQ_SRC_WE_MASK  0x00000008U
#define DMA_CH4_SWHSSRCREG_SWHS_SGLREQ_SRC_WE_POS  3U
#define DMA_CH4_SWHSSRCREG_SWHS_SGLREQ_SRC_MASK  0x00000004U
#define DMA_CH4_SWHSSRCREG_SWHS_SGLREQ_SRC_POS  2U
#define DMA_CH4_SWHSSRCREG_SWHS_REQ_SRC_WE_MASK  0x00000002U
#define DMA_CH4_SWHSSRCREG_SWHS_REQ_SRC_WE_POS  1U
#define DMA_CH4_SWHSSRCREG_SWHS_REQ_SRC_MASK  0x00000001U
#define DMA_CH4_SWHSSRCREG_SWHS_REQ_SRC_POS  0U

/* Bit fields of CH4_SWHSDSTREG register */
#define DMA_CH4_SWHSDSTREG_SWHS_LST_DST_WE_MASK  0x00000020U
#define DMA_CH4_SWHSDSTREG_SWHS_LST_DST_WE_POS  5U
#define DMA_CH4_SWHSDSTREG_SWHS_LST_DST_MASK  0x00000010U
#define DMA_CH4_SWHSDSTREG_SWHS_LST_DST_POS  4U
#define DMA_CH4_SWHSDSTREG_SWHS_SGLREQ_DST_WE_MASK  0x00000008U
#define DMA_CH4_SWHSDSTREG_SWHS_SGLREQ_DST_WE_POS  3U
#define DMA_CH4_SWHSDSTREG_SWHS_SGLREQ_DST_MASK  0x00000004U
#define DMA_CH4_SWHSDSTREG_SWHS_SGLREQ_DST_POS  2U
#define DMA_CH4_SWHSDSTREG_SWHS_REQ_DST_WE_MASK  0x00000002U
#define DMA_CH4_SWHSDSTREG_SWHS_REQ_DST_WE_POS  1U
#define DMA_CH4_SWHSDSTREG_SWHS_REQ_DST_MASK  0x00000001U
#define DMA_CH4_SWHSDSTREG_SWHS_REQ_DST_POS  0U

/* Bit fields of CH4_BLK_TFR_RESUMEREQREG register */
#define DMA_CH4_BLK_TFR_RESUMEREQREG_BLK_TFR_RESUMEREQ_MASK  0x00000001U
#define DMA_CH4_BLK_TFR_RESUMEREQREG_BLK_TFR_RESUMEREQ_POS  0U

/* Bit fields of CH4_AXI_IDREG register */
#define DMA_CH4_AXI_IDREG_AXI_WRITE_ID_SUFFIX_MASK  0x000F0000U
#define DMA_CH4_AXI_IDREG_AXI_WRITE_ID_SUFFIX_POS  16U
#define DMA_CH4_AXI_IDREG_AXI_READ_ID_SUFFIX_MASK  0x0000000FU
#define DMA_CH4_AXI_IDREG_AXI_READ_ID_SUFFIX_POS  0U

/* Bit fields of CH4_AXI_QOSREG register */
#define DMA_CH4_AXI_QOSREG_AXI_ARQOS_MASK  0x000000F0U
#define DMA_CH4_AXI_QOSREG_AXI_ARQOS_POS  4U
#define DMA_CH4_AXI_QOSREG_AXI_AWQOS_MASK  0x0000000FU
#define DMA_CH4_AXI_QOSREG_AXI_AWQOS_POS  0U

/* Bit fields of CH4_INTSTATUS_ENABLEREG register */
#define  DMA_CH4_INTSTATUS_ENABLEREG_ENABLE_ECC_PROT_UIDMEM_UNCORRERR_INTSTAT_MASK  0x800000000U
#define DMA_CH4_INTSTATUS_ENABLEREG_ENABLE_ECC_PROT_UIDMEM_UNCORRERR_INTSTAT_POS  35U
#define DMA_CH4_INTSTATUS_ENABLEREG_ENABLE_ECC_PROT_UIDMEM_CORRERR_INTSTAT_MASK  0x400000000U
#define DMA_CH4_INTSTATUS_ENABLEREG_ENABLE_ECC_PROT_UIDMEM_CORRERR_INTSTAT_POS  34U
#define DMA_CH4_INTSTATUS_ENABLEREG_ENABLE_ECC_PROT_CHMEM_UNCORRERR_INTSTAT_MASK  0x200000000U
#define DMA_CH4_INTSTATUS_ENABLEREG_ENABLE_ECC_PROT_CHMEM_UNCORRERR_INTSTAT_POS  33U
#define DMA_CH4_INTSTATUS_ENABLEREG_ENABLE_ECC_PROT_CHMEM_CORRERR_INTSTAT_MASK  0x100000000U
#define DMA_CH4_INTSTATUS_ENABLEREG_ENABLE_ECC_PROT_CHMEM_CORRERR_INTSTAT_POS  32U
#define DMA_CH4_INTSTATUS_ENABLEREG_ENABLE_CH_ABORTED_INTSTAT_MASK  0x80000000U
#define DMA_CH4_INTSTATUS_ENABLEREG_ENABLE_CH_ABORTED_INTSTAT_POS  31U
#define DMA_CH4_INTSTATUS_ENABLEREG_ENABLE_CH_DISABLED_INTSTAT_MASK  0x40000000U
#define DMA_CH4_INTSTATUS_ENABLEREG_ENABLE_CH_DISABLED_INTSTAT_POS  30U
#define DMA_CH4_INTSTATUS_ENABLEREG_ENABLE_CH_SUSPENDED_INTSTAT_MASK  0x20000000U
#define DMA_CH4_INTSTATUS_ENABLEREG_ENABLE_CH_SUSPENDED_INTSTAT_POS  29U
#define DMA_CH4_INTSTATUS_ENABLEREG_ENABLE_CH_SRC_SUSPENDED_INTSTAT_MASK  0x10000000U
#define DMA_CH4_INTSTATUS_ENABLEREG_ENABLE_CH_SRC_SUSPENDED_INTSTAT_POS  28U
#define DMA_CH4_INTSTATUS_ENABLEREG_ENABLE_CH_LOCK_CLEARED_INTSTAT_MASK  0x08000000U
#define DMA_CH4_INTSTATUS_ENABLEREG_ENABLE_CH_LOCK_CLEARED_INTSTAT_POS  27U
#define DMA_CH4_INTSTATUS_ENABLEREG_ENABLE_SLVIF_WRPARITY_ERR_INTSTAT_MASK  0x02000000U
#define DMA_CH4_INTSTATUS_ENABLEREG_ENABLE_SLVIF_WRPARITY_ERR_INTSTAT_POS  25U
#define DMA_CH4_INTSTATUS_ENABLEREG_ENABLE_SLVIF_WRONHOLD_ERR_INTSTAT_MASK  0x00200000U
#define DMA_CH4_INTSTATUS_ENABLEREG_ENABLE_SLVIF_WRONHOLD_ERR_INTSTAT_POS  21U
#define  DMA_CH4_INTSTATUS_ENABLEREG_ENABLE_SLVIF_SHADOWREG_WRON_VALID_ERR_INTSTAT_MASK  0x00100000U
#define  DMA_CH4_INTSTATUS_ENABLEREG_ENABLE_SLVIF_SHADOWREG_WRON_VALID_ERR_INTSTAT_POS  20U
#define DMA_CH4_INTSTATUS_ENABLEREG_ENABLE_SLVIF_WRONCHEN_ERR_INTSTAT_MASK  0x00080000U
#define DMA_CH4_INTSTATUS_ENABLEREG_ENABLE_SLVIF_WRONCHEN_ERR_INTSTAT_POS  19U
#define DMA_CH4_INTSTATUS_ENABLEREG_ENABLE_SLVIF_RD2RWO_ERR_INTSTAT_MASK  0x00040000U
#define DMA_CH4_INTSTATUS_ENABLEREG_ENABLE_SLVIF_RD2RWO_ERR_INTSTAT_POS  18U
#define DMA_CH4_INTSTATUS_ENABLEREG_ENABLE_SLVIF_WR2RO_ERR_INTSTAT_MASK  0x00020000U
#define DMA_CH4_INTSTATUS_ENABLEREG_ENABLE_SLVIF_WR2RO_ERR_INTSTAT_POS  17U
#define DMA_CH4_INTSTATUS_ENABLEREG_ENABLE_SLVIF_DEC_ERR_INTSTAT_MASK  0x00010000U
#define DMA_CH4_INTSTATUS_ENABLEREG_ENABLE_SLVIF_DEC_ERR_INTSTAT_POS  16U
#define DMA_CH4_INTSTATUS_ENABLEREG_ENABLE_SLVIF_MULTIBLKTYPE_ERR_INTSTAT_MASK  0x00004000U
#define DMA_CH4_INTSTATUS_ENABLEREG_ENABLE_SLVIF_MULTIBLKTYPE_ERR_INTSTAT_POS  14U
#define  DMA_CH4_INTSTATUS_ENABLEREG_ENABLE_SHADOWREG_OR_LLI_INVALID_ERR_INTSTAT_MASK  0x00002000U
#define  DMA_CH4_INTSTATUS_ENABLEREG_ENABLE_SHADOWREG_OR_LLI_INVALID_ERR_INTSTAT_POS  13U
#define DMA_CH4_INTSTATUS_ENABLEREG_ENABLE_LLI_WR_SLV_ERR_INTSTAT_MASK  0x00001000U
#define DMA_CH4_INTSTATUS_ENABLEREG_ENABLE_LLI_WR_SLV_ERR_INTSTAT_POS  12U
#define DMA_CH4_INTSTATUS_ENABLEREG_ENABLE_LLI_RD_SLV_ERR_INTSTAT_MASK  0x00000800U
#define DMA_CH4_INTSTATUS_ENABLEREG_ENABLE_LLI_RD_SLV_ERR_INTSTAT_POS  11U
#define DMA_CH4_INTSTATUS_ENABLEREG_ENABLE_LLI_WR_DEC_ERR_INTSTAT_MASK  0x00000400U
#define DMA_CH4_INTSTATUS_ENABLEREG_ENABLE_LLI_WR_DEC_ERR_INTSTAT_POS  10U
#define DMA_CH4_INTSTATUS_ENABLEREG_ENABLE_LLI_RD_DEC_ERR_INTSTAT_MASK  0x00000200U
#define DMA_CH4_INTSTATUS_ENABLEREG_ENABLE_LLI_RD_DEC_ERR_INTSTAT_POS  9U
#define DMA_CH4_INTSTATUS_ENABLEREG_ENABLE_DST_SLV_ERR_INTSTAT_MASK  0x00000100U
#define DMA_CH4_INTSTATUS_ENABLEREG_ENABLE_DST_SLV_ERR_INTSTAT_POS  8U
#define DMA_CH4_INTSTATUS_ENABLEREG_ENABLE_SRC_SLV_ERR_INTSTAT_MASK  0x00000080U
#define DMA_CH4_INTSTATUS_ENABLEREG_ENABLE_SRC_SLV_ERR_INTSTAT_POS  7U
#define DMA_CH4_INTSTATUS_ENABLEREG_ENABLE_DST_DEC_ERR_INTSTAT_MASK  0x00000040U
#define DMA_CH4_INTSTATUS_ENABLEREG_ENABLE_DST_DEC_ERR_INTSTAT_POS  6U
#define DMA_CH4_INTSTATUS_ENABLEREG_ENABLE_SRC_DEC_ERR_INTSTAT_MASK  0x00000020U
#define DMA_CH4_INTSTATUS_ENABLEREG_ENABLE_SRC_DEC_ERR_INTSTAT_POS  5U
#define DMA_CH4_INTSTATUS_ENABLEREG_ENABLE_DST_TRANSCOMP_INTSTAT_MASK  0x00000010U
#define DMA_CH4_INTSTATUS_ENABLEREG_ENABLE_DST_TRANSCOMP_INTSTAT_POS  4U
#define DMA_CH4_INTSTATUS_ENABLEREG_ENABLE_SRC_TRANSCOMP_INTSTAT_MASK  0x00000008U
#define DMA_CH4_INTSTATUS_ENABLEREG_ENABLE_SRC_TRANSCOMP_INTSTAT_POS  3U
#define DMA_CH4_INTSTATUS_ENABLEREG_ENABLE_DMA_TFR_DONE_INTSTAT_MASK  0x00000002U
#define DMA_CH4_INTSTATUS_ENABLEREG_ENABLE_DMA_TFR_DONE_INTSTAT_POS  1U
#define DMA_CH4_INTSTATUS_ENABLEREG_ENABLE_BLOCK_TFR_DONE_INTSTAT_MASK  0x00000001U
#define DMA_CH4_INTSTATUS_ENABLEREG_ENABLE_BLOCK_TFR_DONE_INTSTAT_POS  0U

/* Bit fields of CH4_INTSTATUS register */
#define DMA_CH4_INTSTATUS_ECC_PROT_UIDMEM_UNCORRERR_INTSTAT_MASK  0x800000000U
#define DMA_CH4_INTSTATUS_ECC_PROT_UIDMEM_UNCORRERR_INTSTAT_POS  35U
#define DMA_CH4_INTSTATUS_ECC_PROT_UIDMEM_CORRERR_INTSTAT_MASK  0x400000000U
#define DMA_CH4_INTSTATUS_ECC_PROT_UIDMEM_CORRERR_INTSTAT_POS  34U
#define DMA_CH4_INTSTATUS_ECC_PROT_CHMEM_UNCORRERR_INTSTAT_MASK  0x200000000U
#define DMA_CH4_INTSTATUS_ECC_PROT_CHMEM_UNCORRERR_INTSTAT_POS  33U
#define DMA_CH4_INTSTATUS_ECC_PROT_CHMEM_CORRERR_INTSTAT_MASK  0x100000000U
#define DMA_CH4_INTSTATUS_ECC_PROT_CHMEM_CORRERR_INTSTAT_POS  32U
#define DMA_CH4_INTSTATUS_CH_ABORTED_INTSTAT_MASK  0x80000000U
#define DMA_CH4_INTSTATUS_CH_ABORTED_INTSTAT_POS  31U
#define DMA_CH4_INTSTATUS_CH_DISABLED_INTSTAT_MASK  0x40000000U
#define DMA_CH4_INTSTATUS_CH_DISABLED_INTSTAT_POS  30U
#define DMA_CH4_INTSTATUS_CH_SUSPENDED_INTSTAT_MASK  0x20000000U
#define DMA_CH4_INTSTATUS_CH_SUSPENDED_INTSTAT_POS  29U
#define DMA_CH4_INTSTATUS_CH_SRC_SUSPENDED_INTSTAT_MASK  0x10000000U
#define DMA_CH4_INTSTATUS_CH_SRC_SUSPENDED_INTSTAT_POS  28U
#define DMA_CH4_INTSTATUS_CH_LOCK_CLEARED_INTSTAT_MASK  0x08000000U
#define DMA_CH4_INTSTATUS_CH_LOCK_CLEARED_INTSTAT_POS  27U
#define DMA_CH4_INTSTATUS_SLVIF_WRPARITY_ERR_INTSTAT_MASK  0x02000000U
#define DMA_CH4_INTSTATUS_SLVIF_WRPARITY_ERR_INTSTAT_POS  25U
#define DMA_CH4_INTSTATUS_SLVIF_WRONHOLD_ERR_INTSTAT_MASK  0x00200000U
#define DMA_CH4_INTSTATUS_SLVIF_WRONHOLD_ERR_INTSTAT_POS  21U
#define DMA_CH4_INTSTATUS_SLVIF_SHADOWREG_WRON_VALID_ERR_INTSTAT_MASK  0x00100000U
#define DMA_CH4_INTSTATUS_SLVIF_SHADOWREG_WRON_VALID_ERR_INTSTAT_POS  20U
#define DMA_CH4_INTSTATUS_SLVIF_WRONCHEN_ERR_INTSTAT_MASK  0x00080000U
#define DMA_CH4_INTSTATUS_SLVIF_WRONCHEN_ERR_INTSTAT_POS  19U
#define DMA_CH4_INTSTATUS_SLVIF_RD2RWO_ERR_INTSTAT_MASK  0x00040000U
#define DMA_CH4_INTSTATUS_SLVIF_RD2RWO_ERR_INTSTAT_POS  18U
#define DMA_CH4_INTSTATUS_SLVIF_WR2RO_ERR_INTSTAT_MASK  0x00020000U
#define DMA_CH4_INTSTATUS_SLVIF_WR2RO_ERR_INTSTAT_POS  17U
#define DMA_CH4_INTSTATUS_SLVIF_DEC_ERR_INTSTAT_MASK  0x00010000U
#define DMA_CH4_INTSTATUS_SLVIF_DEC_ERR_INTSTAT_POS  16U
#define DMA_CH4_INTSTATUS_SLVIF_MULTIBLKTYPE_ERR_INTSTAT_MASK  0x00004000U
#define DMA_CH4_INTSTATUS_SLVIF_MULTIBLKTYPE_ERR_INTSTAT_POS  14U
#define DMA_CH4_INTSTATUS_SHADOWREG_OR_LLI_INVALID_ERR_INTSTAT_MASK  0x00002000U
#define DMA_CH4_INTSTATUS_SHADOWREG_OR_LLI_INVALID_ERR_INTSTAT_POS  13U
#define DMA_CH4_INTSTATUS_LLI_WR_SLV_ERR_INTSTAT_MASK  0x00001000U
#define DMA_CH4_INTSTATUS_LLI_WR_SLV_ERR_INTSTAT_POS  12U
#define DMA_CH4_INTSTATUS_LLI_RD_SLV_ERR_INTSTAT_MASK  0x00000800U
#define DMA_CH4_INTSTATUS_LLI_RD_SLV_ERR_INTSTAT_POS  11U
#define DMA_CH4_INTSTATUS_LLI_WR_DEC_ERR_INTSTAT_MASK  0x00000400U
#define DMA_CH4_INTSTATUS_LLI_WR_DEC_ERR_INTSTAT_POS  10U
#define DMA_CH4_INTSTATUS_LLI_RD_DEC_ERR_INTSTAT_MASK  0x00000200U
#define DMA_CH4_INTSTATUS_LLI_RD_DEC_ERR_INTSTAT_POS  9U
#define DMA_CH4_INTSTATUS_DST_SLV_ERR_INTSTAT_MASK  0x00000100U
#define DMA_CH4_INTSTATUS_DST_SLV_ERR_INTSTAT_POS  8U
#define DMA_CH4_INTSTATUS_SRC_SLV_ERR_INTSTAT_MASK  0x00000080U
#define DMA_CH4_INTSTATUS_SRC_SLV_ERR_INTSTAT_POS  7U
#define DMA_CH4_INTSTATUS_DST_DEC_ERR_INTSTAT_MASK  0x00000040U
#define DMA_CH4_INTSTATUS_DST_DEC_ERR_INTSTAT_POS  6U
#define DMA_CH4_INTSTATUS_SRC_DEC_ERR_INTSTAT_MASK  0x00000020U
#define DMA_CH4_INTSTATUS_SRC_DEC_ERR_INTSTAT_POS  5U
#define DMA_CH4_INTSTATUS_DST_TRANSCOMP_INTSTAT_MASK  0x00000010U
#define DMA_CH4_INTSTATUS_DST_TRANSCOMP_INTSTAT_POS  4U
#define DMA_CH4_INTSTATUS_SRC_TRANSCOMP_INTSTAT_MASK  0x00000008U
#define DMA_CH4_INTSTATUS_SRC_TRANSCOMP_INTSTAT_POS  3U
#define DMA_CH4_INTSTATUS_DMA_TFR_DONE_INTSTAT_MASK  0x00000002U
#define DMA_CH4_INTSTATUS_DMA_TFR_DONE_INTSTAT_POS  1U
#define DMA_CH4_INTSTATUS_BLOCK_TFR_DONE_INTSTAT_MASK  0x00000001U
#define DMA_CH4_INTSTATUS_BLOCK_TFR_DONE_INTSTAT_POS  0U

/* Bit fields of CH4_INTSIGNAL_ENABLEREG register */
#define  DMA_CH4_INTSIGNAL_ENABLEREG_ENABLE_ECC_PROT_UIDMEM_UNCORRERR_INTSIGNAL_MASK  0x800000000U
#define  DMA_CH4_INTSIGNAL_ENABLEREG_ENABLE_ECC_PROT_UIDMEM_UNCORRERR_INTSIGNAL_POS  35U
#define  DMA_CH4_INTSIGNAL_ENABLEREG_ENABLE_ECC_PROT_UIDMEM_CORRERR_INTSIGNAL_MASK  0x400000000U
#define DMA_CH4_INTSIGNAL_ENABLEREG_ENABLE_ECC_PROT_UIDMEM_CORRERR_INTSIGNAL_POS  34U
#define  DMA_CH4_INTSIGNAL_ENABLEREG_ENABLE_ECC_PROT_CHMEM_UNCORRERR_INTSIGNAL_MASK  0x200000000U
#define  DMA_CH4_INTSIGNAL_ENABLEREG_ENABLE_ECC_PROT_CHMEM_UNCORRERR_INTSIGNAL_POS  33U
#define DMA_CH4_INTSIGNAL_ENABLEREG_ENABLE_ECC_PROT_CHMEM_CORRERR_INTSIGNAL_MASK  0x100000000U
#define DMA_CH4_INTSIGNAL_ENABLEREG_ENABLE_ECC_PROT_CHMEM_CORRERR_INTSIGNAL_POS  32U
#define DMA_CH4_INTSIGNAL_ENABLEREG_ENABLE_CH_ABORTED_INTSIGNAL_MASK  0x80000000U
#define DMA_CH4_INTSIGNAL_ENABLEREG_ENABLE_CH_ABORTED_INTSIGNAL_POS  31U
#define DMA_CH4_INTSIGNAL_ENABLEREG_ENABLE_CH_DISABLED_INTSIGNAL_MASK  0x40000000U
#define DMA_CH4_INTSIGNAL_ENABLEREG_ENABLE_CH_DISABLED_INTSIGNAL_POS  30U
#define DMA_CH4_INTSIGNAL_ENABLEREG_ENABLE_CH_SUSPENDED_INTSIGNAL_MASK  0x20000000U
#define DMA_CH4_INTSIGNAL_ENABLEREG_ENABLE_CH_SUSPENDED_INTSIGNAL_POS  29U
#define DMA_CH4_INTSIGNAL_ENABLEREG_ENABLE_CH_SRC_SUSPENDED_INTSIGNAL_MASK  0x10000000U
#define DMA_CH4_INTSIGNAL_ENABLEREG_ENABLE_CH_SRC_SUSPENDED_INTSIGNAL_POS  28U
#define DMA_CH4_INTSIGNAL_ENABLEREG_ENABLE_CH_LOCK_CLEARED_INTSIGNAL_MASK  0x08000000U
#define DMA_CH4_INTSIGNAL_ENABLEREG_ENABLE_CH_LOCK_CLEARED_INTSIGNAL_POS  27U
#define DMA_CH4_INTSIGNAL_ENABLEREG_ENABLE_SLVIF_WRPARITY_ERR_INTSIGNAL_MASK  0x02000000U
#define DMA_CH4_INTSIGNAL_ENABLEREG_ENABLE_SLVIF_WRPARITY_ERR_INTSIGNAL_POS  25U
#define DMA_CH4_INTSIGNAL_ENABLEREG_ENABLE_SLVIF_WRONHOLD_ERR_INTSIGNAL_MASK  0x00200000U
#define DMA_CH4_INTSIGNAL_ENABLEREG_ENABLE_SLVIF_WRONHOLD_ERR_INTSIGNAL_POS  21U
#define  DMA_CH4_INTSIGNAL_ENABLEREG_ENABLE_SLVIF_SHADOWREG_WRON_VALID_ERR_INTSIGNAL_MASK  0x00100000U
#define  DMA_CH4_INTSIGNAL_ENABLEREG_ENABLE_SLVIF_SHADOWREG_WRON_VALID_ERR_INTSIGNAL_POS  20U
#define DMA_CH4_INTSIGNAL_ENABLEREG_ENABLE_SLVIF_WRONCHEN_ERR_INTSIGNAL_MASK  0x00080000U
#define DMA_CH4_INTSIGNAL_ENABLEREG_ENABLE_SLVIF_WRONCHEN_ERR_INTSIGNAL_POS  19U
#define DMA_CH4_INTSIGNAL_ENABLEREG_ENABLE_SLVIF_RD2RWO_ERR_INTSIGNAL_MASK  0x00040000U
#define DMA_CH4_INTSIGNAL_ENABLEREG_ENABLE_SLVIF_RD2RWO_ERR_INTSIGNAL_POS  18U
#define DMA_CH4_INTSIGNAL_ENABLEREG_ENABLE_SLVIF_WR2RO_ERR_INTSIGNAL_MASK  0x00020000U
#define DMA_CH4_INTSIGNAL_ENABLEREG_ENABLE_SLVIF_WR2RO_ERR_INTSIGNAL_POS  17U
#define DMA_CH4_INTSIGNAL_ENABLEREG_ENABLE_SLVIF_DEC_ERR_INTSIGNAL_MASK  0x00010000U
#define DMA_CH4_INTSIGNAL_ENABLEREG_ENABLE_SLVIF_DEC_ERR_INTSIGNAL_POS  16U
#define DMA_CH4_INTSIGNAL_ENABLEREG_ENABLE_SLVIF_MULTIBLKTYPE_ERR_INTSIGNAL_MASK  0x00004000U
#define DMA_CH4_INTSIGNAL_ENABLEREG_ENABLE_SLVIF_MULTIBLKTYPE_ERR_INTSIGNAL_POS  14U
#define  DMA_CH4_INTSIGNAL_ENABLEREG_ENABLE_SHADOWREG_OR_LLI_INVALID_ERR_INTSIGNAL_MASK  0x00002000U
#define  DMA_CH4_INTSIGNAL_ENABLEREG_ENABLE_SHADOWREG_OR_LLI_INVALID_ERR_INTSIGNAL_POS  13U
#define DMA_CH4_INTSIGNAL_ENABLEREG_ENABLE_LLI_WR_SLV_ERR_INTSIGNAL_MASK  0x00001000U
#define DMA_CH4_INTSIGNAL_ENABLEREG_ENABLE_LLI_WR_SLV_ERR_INTSIGNAL_POS  12U
#define DMA_CH4_INTSIGNAL_ENABLEREG_ENABLE_LLI_RD_SLV_ERR_INTSIGNAL_MASK  0x00000800U
#define DMA_CH4_INTSIGNAL_ENABLEREG_ENABLE_LLI_RD_SLV_ERR_INTSIGNAL_POS  11U
#define DMA_CH4_INTSIGNAL_ENABLEREG_ENABLE_LLI_WR_DEC_ERR_INTSIGNAL_MASK  0x00000400U
#define DMA_CH4_INTSIGNAL_ENABLEREG_ENABLE_LLI_WR_DEC_ERR_INTSIGNAL_POS  10U
#define DMA_CH4_INTSIGNAL_ENABLEREG_ENABLE_LLI_RD_DEC_ERR_INTSIGNAL_MASK  0x00000200U
#define DMA_CH4_INTSIGNAL_ENABLEREG_ENABLE_LLI_RD_DEC_ERR_INTSIGNAL_POS  9U
#define DMA_CH4_INTSIGNAL_ENABLEREG_ENABLE_DST_SLV_ERR_INTSIGNAL_MASK  0x00000100U
#define DMA_CH4_INTSIGNAL_ENABLEREG_ENABLE_DST_SLV_ERR_INTSIGNAL_POS  8U
#define DMA_CH4_INTSIGNAL_ENABLEREG_ENABLE_SRC_SLV_ERR_INTSIGNAL_MASK  0x00000080U
#define DMA_CH4_INTSIGNAL_ENABLEREG_ENABLE_SRC_SLV_ERR_INTSIGNAL_POS  7U
#define DMA_CH4_INTSIGNAL_ENABLEREG_ENABLE_DST_DEC_ERR_INTSIGNAL_MASK  0x00000040U
#define DMA_CH4_INTSIGNAL_ENABLEREG_ENABLE_DST_DEC_ERR_INTSIGNAL_POS  6U
#define DMA_CH4_INTSIGNAL_ENABLEREG_ENABLE_SRC_DEC_ERR_INTSIGNAL_MASK  0x00000020U
#define DMA_CH4_INTSIGNAL_ENABLEREG_ENABLE_SRC_DEC_ERR_INTSIGNAL_POS  5U
#define DMA_CH4_INTSIGNAL_ENABLEREG_ENABLE_DST_TRANSCOMP_INTSIGNAL_MASK  0x00000010U
#define DMA_CH4_INTSIGNAL_ENABLEREG_ENABLE_DST_TRANSCOMP_INTSIGNAL_POS  4U
#define DMA_CH4_INTSIGNAL_ENABLEREG_ENABLE_SRC_TRANSCOMP_INTSIGNAL_MASK  0x00000008U
#define DMA_CH4_INTSIGNAL_ENABLEREG_ENABLE_SRC_TRANSCOMP_INTSIGNAL_POS  3U
#define DMA_CH4_INTSIGNAL_ENABLEREG_ENABLE_DMA_TFR_DONE_INTSIGNAL_MASK  0x00000002U
#define DMA_CH4_INTSIGNAL_ENABLEREG_ENABLE_DMA_TFR_DONE_INTSIGNAL_POS  1U
#define DMA_CH4_INTSIGNAL_ENABLEREG_ENABLE_BLOCK_TFR_DONE_INTSIGNAL_MASK  0x00000001U
#define DMA_CH4_INTSIGNAL_ENABLEREG_ENABLE_BLOCK_TFR_DONE_INTSIGNAL_POS  0U

/* Bit fields of CH4_INTCLEARREG register */
#define DMA_CH4_INTCLEARREG_CLEAR_ECC_PROT_UIDMEM_UNCORRERR_INTSTAT_MASK  0x800000000U
#define DMA_CH4_INTCLEARREG_CLEAR_ECC_PROT_UIDMEM_UNCORRERR_INTSTAT_POS  35U
#define DMA_CH4_INTCLEARREG_CLEAR_ECC_PROT_UIDMEM_CORRERR_INTSTAT_MASK  0x400000000U
#define DMA_CH4_INTCLEARREG_CLEAR_ECC_PROT_UIDMEM_CORRERR_INTSTAT_POS  34U
#define DMA_CH4_INTCLEARREG_CLEAR_ECC_PROT_CHMEM_UNCORRERR_INTSTAT_MASK  0x200000000U
#define DMA_CH4_INTCLEARREG_CLEAR_ECC_PROT_CHMEM_UNCORRERR_INTSTAT_POS  33U
#define DMA_CH4_INTCLEARREG_CLEAR_ECC_PROT_CHMEM_CORRERR_INTSTAT_MASK  0x100000000U
#define DMA_CH4_INTCLEARREG_CLEAR_ECC_PROT_CHMEM_CORRERR_INTSTAT_POS  32U
#define DMA_CH4_INTCLEARREG_CLEAR_CH_ABORTED_INTSTAT_MASK  0x80000000U
#define DMA_CH4_INTCLEARREG_CLEAR_CH_ABORTED_INTSTAT_POS  31U
#define DMA_CH4_INTCLEARREG_CLEAR_CH_DISABLED_INTSTAT_MASK  0x40000000U
#define DMA_CH4_INTCLEARREG_CLEAR_CH_DISABLED_INTSTAT_POS  30U
#define DMA_CH4_INTCLEARREG_CLEAR_CH_SUSPENDED_INTSTAT_MASK  0x20000000U
#define DMA_CH4_INTCLEARREG_CLEAR_CH_SUSPENDED_INTSTAT_POS  29U
#define DMA_CH4_INTCLEARREG_CLEAR_CH_SRC_SUSPENDED_INTSTAT_MASK  0x10000000U
#define DMA_CH4_INTCLEARREG_CLEAR_CH_SRC_SUSPENDED_INTSTAT_POS  28U
#define DMA_CH4_INTCLEARREG_CLEAR_CH_LOCK_CLEARED_INTSTAT_MASK  0x08000000U
#define DMA_CH4_INTCLEARREG_CLEAR_CH_LOCK_CLEARED_INTSTAT_POS  27U
#define DMA_CH4_INTCLEARREG_CLEAR_SLVIF_WRPARITY_ERR_INTSTAT_MASK  0x02000000U
#define DMA_CH4_INTCLEARREG_CLEAR_SLVIF_WRPARITY_ERR_INTSTAT_POS  25U
#define DMA_CH4_INTCLEARREG_CLEAR_SLVIF_WRONHOLD_ERR_INTSTAT_MASK  0x00200000U
#define DMA_CH4_INTCLEARREG_CLEAR_SLVIF_WRONHOLD_ERR_INTSTAT_POS  21U
#define DMA_CH4_INTCLEARREG_CLEAR_SLVIF_SHADOWREG_WRON_VALID_ERR_INTSTAT_MASK  0x00100000U
#define DMA_CH4_INTCLEARREG_CLEAR_SLVIF_SHADOWREG_WRON_VALID_ERR_INTSTAT_POS  20U
#define DMA_CH4_INTCLEARREG_CLEAR_SLVIF_WRONCHEN_ERR_INTSTAT_MASK  0x00080000U
#define DMA_CH4_INTCLEARREG_CLEAR_SLVIF_WRONCHEN_ERR_INTSTAT_POS  19U
#define DMA_CH4_INTCLEARREG_CLEAR_SLVIF_RD2RWO_ERR_INTSTAT_MASK  0x00040000U
#define DMA_CH4_INTCLEARREG_CLEAR_SLVIF_RD2RWO_ERR_INTSTAT_POS  18U
#define DMA_CH4_INTCLEARREG_CLEAR_SLVIF_WR2RO_ERR_INTSTAT_MASK  0x00020000U
#define DMA_CH4_INTCLEARREG_CLEAR_SLVIF_WR2RO_ERR_INTSTAT_POS  17U
#define DMA_CH4_INTCLEARREG_CLEAR_SLVIF_DEC_ERR_INTSTAT_MASK  0x00010000U
#define DMA_CH4_INTCLEARREG_CLEAR_SLVIF_DEC_ERR_INTSTAT_POS  16U
#define DMA_CH4_INTCLEARREG_CLEAR_SLVIF_MULTIBLKTYPE_ERR_INTSTAT_MASK  0x00004000U
#define DMA_CH4_INTCLEARREG_CLEAR_SLVIF_MULTIBLKTYPE_ERR_INTSTAT_POS  14U
#define DMA_CH4_INTCLEARREG_CLEAR_SHADOWREG_OR_LLI_INVALID_ERR_INTSTAT_MASK  0x00002000U
#define DMA_CH4_INTCLEARREG_CLEAR_SHADOWREG_OR_LLI_INVALID_ERR_INTSTAT_POS  13U
#define DMA_CH4_INTCLEARREG_CLEAR_LLI_WR_SLV_ERR_INTSTAT_MASK  0x00001000U
#define DMA_CH4_INTCLEARREG_CLEAR_LLI_WR_SLV_ERR_INTSTAT_POS  12U
#define DMA_CH4_INTCLEARREG_CLEAR_LLI_RD_SLV_ERR_INTSTAT_MASK  0x00000800U
#define DMA_CH4_INTCLEARREG_CLEAR_LLI_RD_SLV_ERR_INTSTAT_POS  11U
#define DMA_CH4_INTCLEARREG_CLEAR_LLI_WR_DEC_ERR_INTSTAT_MASK  0x00000400U
#define DMA_CH4_INTCLEARREG_CLEAR_LLI_WR_DEC_ERR_INTSTAT_POS  10U
#define DMA_CH4_INTCLEARREG_CLEAR_LLI_RD_DEC_ERR_INTSTAT_MASK  0x00000200U
#define DMA_CH4_INTCLEARREG_CLEAR_LLI_RD_DEC_ERR_INTSTAT_POS  9U
#define DMA_CH4_INTCLEARREG_CLEAR_DST_SLV_ERR_INTSTAT_MASK  0x00000100U
#define DMA_CH4_INTCLEARREG_CLEAR_DST_SLV_ERR_INTSTAT_POS  8U
#define DMA_CH4_INTCLEARREG_CLEAR_SRC_SLV_ERR_INTSTAT_MASK  0x00000080U
#define DMA_CH4_INTCLEARREG_CLEAR_SRC_SLV_ERR_INTSTAT_POS  7U
#define DMA_CH4_INTCLEARREG_CLEAR_DST_DEC_ERR_INTSTAT_MASK  0x00000040U
#define DMA_CH4_INTCLEARREG_CLEAR_DST_DEC_ERR_INTSTAT_POS  6U
#define DMA_CH4_INTCLEARREG_CLEAR_SRC_DEC_ERR_INTSTAT_MASK  0x00000020U
#define DMA_CH4_INTCLEARREG_CLEAR_SRC_DEC_ERR_INTSTAT_POS  5U
#define DMA_CH4_INTCLEARREG_CLEAR_DST_TRANSCOMP_INTSTAT_MASK  0x00000010U
#define DMA_CH4_INTCLEARREG_CLEAR_DST_TRANSCOMP_INTSTAT_POS  4U
#define DMA_CH4_INTCLEARREG_CLEAR_SRC_TRANSCOMP_INTSTAT_MASK  0x00000008U
#define DMA_CH4_INTCLEARREG_CLEAR_SRC_TRANSCOMP_INTSTAT_POS  3U
#define DMA_CH4_INTCLEARREG_CLEAR_DMA_TFR_DONE_INTSTAT_MASK  0x00000002U
#define DMA_CH4_INTCLEARREG_CLEAR_DMA_TFR_DONE_INTSTAT_POS  1U
#define DMA_CH4_INTCLEARREG_CLEAR_BLOCK_TFR_DONE_INTSTAT_MASK  0x00000001U
#define DMA_CH4_INTCLEARREG_CLEAR_BLOCK_TFR_DONE_INTSTAT_POS  0U

#endif /* __SOCFPGA_DMA_REG_H__ */
