

================================================================
== Vivado HLS Report for 'Encrypt_SetKey'
================================================================
* Date:           Fri Dec 13 15:48:00 2024

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        p2peda.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.358 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       49|       49| 0.490 us | 0.490 us |   49|   49|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- ENCRYPT_FEISTEL  |       48|       48|         3|          -|          -|    16|    no    |
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    314|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    157|    -|
|Register         |        -|      -|     206|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|     206|    471|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+-------+---+----+------------+------------+
    |add_ln81_fu_483_p2        |     +    |      0|  0|  39|          32|          32|
    |feistel_result_fu_495_p2  |     +    |      0|  0|  39|          32|          32|
    |i_fu_357_p2               |     +    |      0|  0|  15|           5|           1|
    |ap_condition_387          |    and   |      0|  0|   2|           1|           1|
    |icmp_ln18_fu_351_p2       |   icmp   |      0|  0|  11|           5|           6|
    |d_fu_435_p2               |    xor   |      0|  0|   8|           8|           8|
    |localLeft_fu_387_p2       |    xor   |      0|  0|  32|          32|          32|
    |localRight_fu_501_p2      |    xor   |      0|  0|  32|          32|          32|
    |xor_ln19_1_fu_393_p2      |    xor   |      0|  0|  16|          16|          16|
    |xor_ln19_2_fu_399_p2      |    xor   |      0|  0|  24|          24|          24|
    |xor_ln26_fu_461_p2        |    xor   |      0|  0|  32|          32|          32|
    |xor_ln27_fu_466_p2        |    xor   |      0|  0|  32|          32|          32|
    |xor_ln81_fu_489_p2        |    xor   |      0|  0|  32|          32|          32|
    +--------------------------+----------+-------+---+----+------------+------------+
    |Total                     |          |      0|  0| 314|         283|         280|
    +--------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------+----+-----------+-----+-----------+
    |                Name                | LUT| Input Size| Bits| Total Bits|
    +------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                           |  27|          5|    1|          5|
    |ap_phi_mux_phi_ln19_phi_fu_317_p32  |  85|         17|   32|        544|
    |ap_return_0                         |   9|          2|   32|         64|
    |ap_return_1                         |   9|          2|   32|         64|
    |i_0_reg_303                         |   9|          2|    5|         10|
    |p_b_read_assign_reg_293             |   9|          2|   32|         64|
    |p_tmp_reg_284                       |   9|          2|   32|         64|
    +------------------------------------+----+-----------+-----+-----------+
    |Total                               | 157|         32|  166|        815|
    +------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   4|   0|    4|          0|
    |ap_return_0_preg         |  32|   0|   32|          0|
    |ap_return_1_preg         |  32|   0|   32|          0|
    |feistel_result_reg_639   |  32|   0|   32|          0|
    |i_0_reg_303              |   5|   0|    5|          0|
    |i_reg_609                |   5|   0|    5|          0|
    |localLeft_reg_614        |  32|   0|   32|          0|
    |p_b_read_assign_reg_293  |  32|   0|   32|          0|
    |p_tmp_reg_284            |  32|   0|   32|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 206|   0|  206|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+----------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+--------------+-----+-----+------------+----------------+--------------+
|ap_clk        |  in |    1| ap_ctrl_hs | Encrypt_SetKey | return value |
|ap_rst        |  in |    1| ap_ctrl_hs | Encrypt_SetKey | return value |
|ap_start      |  in |    1| ap_ctrl_hs | Encrypt_SetKey | return value |
|ap_done       | out |    1| ap_ctrl_hs | Encrypt_SetKey | return value |
|ap_idle       | out |    1| ap_ctrl_hs | Encrypt_SetKey | return value |
|ap_ready      | out |    1| ap_ctrl_hs | Encrypt_SetKey | return value |
|ap_return_0   | out |   32| ap_ctrl_hs | Encrypt_SetKey | return value |
|ap_return_1   | out |   32| ap_ctrl_hs | Encrypt_SetKey | return value |
|left_read     |  in |   32|   ap_none  |    left_read   |    scalar    |
|right_read    |  in |   32|   ap_none  |   right_read   |    scalar    |
|P_0_read      |  in |   32|   ap_none  |    P_0_read    |    scalar    |
|P_1_read      |  in |   32|   ap_none  |    P_1_read    |    scalar    |
|P_2_read      |  in |   32|   ap_none  |    P_2_read    |    scalar    |
|P_3_read      |  in |   32|   ap_none  |    P_3_read    |    scalar    |
|P_4_read      |  in |   32|   ap_none  |    P_4_read    |    scalar    |
|P_5_read      |  in |   32|   ap_none  |    P_5_read    |    scalar    |
|P_6_read      |  in |   32|   ap_none  |    P_6_read    |    scalar    |
|P_7_read      |  in |   32|   ap_none  |    P_7_read    |    scalar    |
|P_8_read      |  in |   32|   ap_none  |    P_8_read    |    scalar    |
|P_9_read      |  in |   32|   ap_none  |    P_9_read    |    scalar    |
|P_10_read     |  in |   32|   ap_none  |    P_10_read   |    scalar    |
|P_11_read     |  in |   32|   ap_none  |    P_11_read   |    scalar    |
|P_12_read     |  in |   32|   ap_none  |    P_12_read   |    scalar    |
|P_13_read     |  in |   32|   ap_none  |    P_13_read   |    scalar    |
|P_14_read     |  in |   32|   ap_none  |    P_14_read   |    scalar    |
|P_15_read     |  in |   32|   ap_none  |    P_15_read   |    scalar    |
|P_16_read     |  in |   32|   ap_none  |    P_16_read   |    scalar    |
|P_17_read     |  in |   32|   ap_none  |    P_17_read   |    scalar    |
|S_0_address0  | out |    8|  ap_memory |       S_0      |     array    |
|S_0_ce0       | out |    1|  ap_memory |       S_0      |     array    |
|S_0_q0        |  in |   32|  ap_memory |       S_0      |     array    |
|S_1_address0  | out |    8|  ap_memory |       S_1      |     array    |
|S_1_ce0       | out |    1|  ap_memory |       S_1      |     array    |
|S_1_q0        |  in |   32|  ap_memory |       S_1      |     array    |
|S_2_address0  | out |    8|  ap_memory |       S_2      |     array    |
|S_2_ce0       | out |    1|  ap_memory |       S_2      |     array    |
|S_2_q0        |  in |   32|  ap_memory |       S_2      |     array    |
|S_3_address0  | out |    8|  ap_memory |       S_3      |     array    |
|S_3_ce0       | out |    1|  ap_memory |       S_3      |     array    |
|S_3_q0        |  in |   32|  ap_memory |       S_3      |     array    |
+--------------+-----+-----+------------+----------------+--------------+

