## ==============================================================
## File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
## Version: 2018.2
## Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
## 
## ==============================================================


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source run_vivado.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.2/data/ip'.
WARNING: [IP_Flow 19-4832] The IP name 'kernel_correlation_ap_ddiv_57_no_dsp_64' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'kernel_correlation_ap_ddiv_57_no_dsp_64'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'kernel_correlation_ap_ddiv_57_no_dsp_64'...
WARNING: [IP_Flow 19-4832] The IP name 'kernel_correlation_ap_dcmp_2_no_dsp_64' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'kernel_correlation_ap_dcmp_2_no_dsp_64'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'kernel_correlation_ap_dcmp_2_no_dsp_64'...
WARNING: [IP_Flow 19-4832] The IP name 'kernel_correlation_ap_dmul_16_max_dsp_64' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'kernel_correlation_ap_dmul_16_max_dsp_64'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'kernel_correlation_ap_dmul_16_max_dsp_64'...
WARNING: [IP_Flow 19-4832] The IP name 'kernel_correlation_ap_dadddsub_12_no_dsp_64' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'kernel_correlation_ap_dadddsub_12_no_dsp_64'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'kernel_correlation_ap_dadddsub_12_no_dsp_64'...
WARNING: [IP_Flow 19-4832] The IP name 'kernel_correlation_ap_dsqrt_57_no_dsp_64' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'kernel_correlation_ap_dsqrt_57_no_dsp_64'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'kernel_correlation_ap_dsqrt_57_no_dsp_64'...
[Tue Aug 28 14:45:24 2018] Launched synth_1...
Run output will be captured here: /home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/classic/impl/vhdl/project.runs/synth_1/runme.log
[Tue Aug 28 14:45:24 2018] Waiting for synth_1 to finish...

*** Running vivado
    with args -log kernel_correlation.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source kernel_correlation.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source kernel_correlation.tcl -notrace
Command: synth_design -top kernel_correlation -part xc7k160tfbg484-1 -directive sdx_optimization_effort_high -no_iobuf -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 20715 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1293.805 ; gain = 83.895 ; free physical = 927 ; free virtual = 11013
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'kernel_correlation' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/classic/impl/vhdl/kernel_correlation.vhd:48]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/classic/impl/vhdl/kernel_correlation.vhd:530]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/classic/impl/vhdl/kernel_correlation.vhd:533]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/classic/impl/vhdl/kernel_correlation.vhd:536]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/classic/impl/vhdl/kernel_correlation.vhd:538]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/classic/impl/vhdl/kernel_correlation.vhd:540]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/classic/impl/vhdl/kernel_correlation.vhd:542]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/classic/impl/vhdl/kernel_correlation.vhd:546]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/classic/impl/vhdl/kernel_correlation.vhd:548]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/classic/impl/vhdl/kernel_correlation.vhd:550]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/classic/impl/vhdl/kernel_correlation.vhd:552]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/classic/impl/vhdl/kernel_correlation.vhd:556]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/classic/impl/vhdl/kernel_correlation.vhd:558]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/classic/impl/vhdl/kernel_correlation.vhd:560]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/classic/impl/vhdl/kernel_correlation.vhd:563]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/classic/impl/vhdl/kernel_correlation.vhd:567]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/classic/impl/vhdl/kernel_correlation.vhd:569]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/classic/impl/vhdl/kernel_correlation.vhd:573]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/classic/impl/vhdl/kernel_correlation.vhd:581]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/classic/impl/vhdl/kernel_correlation.vhd:588]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/classic/impl/vhdl/kernel_correlation.vhd:592]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/classic/impl/vhdl/kernel_correlation.vhd:600]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/classic/impl/vhdl/kernel_correlation.vhd:607]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/classic/impl/vhdl/kernel_correlation.vhd:609]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/classic/impl/vhdl/kernel_correlation.vhd:613]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/classic/impl/vhdl/kernel_correlation.vhd:617]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/classic/impl/vhdl/kernel_correlation.vhd:625]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/classic/impl/vhdl/kernel_correlation.vhd:631]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/classic/impl/vhdl/kernel_correlation.vhd:639]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/classic/impl/vhdl/kernel_correlation.vhd:642]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/classic/impl/vhdl/kernel_correlation.vhd:644]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/classic/impl/vhdl/kernel_correlation.vhd:648]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/classic/impl/vhdl/kernel_correlation.vhd:661]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/classic/impl/vhdl/kernel_correlation.vhd:665]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/classic/impl/vhdl/kernel_correlation.vhd:669]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/classic/impl/vhdl/kernel_correlation.vhd:675]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/classic/impl/vhdl/kernel_correlation.vhd:678]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/classic/impl/vhdl/kernel_correlation.vhd:682]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/classic/impl/vhdl/kernel_correlation.vhd:691]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/classic/impl/vhdl/kernel_correlation.vhd:695]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/classic/impl/vhdl/kernel_correlation.vhd:701]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/classic/impl/vhdl/kernel_correlation.vhd:709]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/classic/impl/vhdl/kernel_correlation.vhd:715]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/classic/impl/vhdl/kernel_correlation.vhd:731]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/classic/impl/vhdl/kernel_correlation.vhd:733]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/classic/impl/vhdl/kernel_correlation.vhd:735]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/classic/impl/vhdl/kernel_correlation.vhd:737]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/classic/impl/vhdl/kernel_correlation.vhd:739]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/classic/impl/vhdl/kernel_correlation.vhd:741]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/classic/impl/vhdl/kernel_correlation.vhd:743]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/classic/impl/vhdl/kernel_correlation.vhd:745]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/classic/impl/vhdl/kernel_correlation.vhd:747]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/classic/impl/vhdl/kernel_correlation.vhd:749]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/classic/impl/vhdl/kernel_correlation.vhd:751]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/classic/impl/vhdl/kernel_correlation.vhd:753]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/classic/impl/vhdl/kernel_correlation.vhd:757]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/classic/impl/vhdl/kernel_correlation.vhd:759]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/classic/impl/vhdl/kernel_correlation.vhd:761]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/classic/impl/vhdl/kernel_correlation.vhd:763]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/classic/impl/vhdl/kernel_correlation.vhd:765]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/classic/impl/vhdl/kernel_correlation.vhd:769]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/classic/impl/vhdl/kernel_correlation.vhd:771]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/classic/impl/vhdl/kernel_correlation.vhd:775]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/classic/impl/vhdl/kernel_correlation.vhd:777]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/classic/impl/vhdl/kernel_correlation.vhd:779]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/classic/impl/vhdl/kernel_correlation.vhd:792]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 14 - type: integer 
	Parameter din0_WIDTH bound to: 64 - type: integer 
	Parameter din1_WIDTH bound to: 64 - type: integer 
	Parameter dout_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-3491] module 'kernel_correlatiobkb' declared at '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/classic/impl/vhdl/kernel_correlatiobkb.vhd:11' bound to instance 'kernel_correlatiobkb_U1' of component 'kernel_correlatiobkb' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/classic/impl/vhdl/kernel_correlation.vhd:905]
INFO: [Synth 8-638] synthesizing module 'kernel_correlatiobkb' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/classic/impl/vhdl/kernel_correlatiobkb.vhd:30]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 14 - type: integer 
	Parameter din0_WIDTH bound to: 64 - type: integer 
	Parameter din1_WIDTH bound to: 64 - type: integer 
	Parameter dout_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-3491] module 'kernel_correlation_ap_dadddsub_12_no_dsp_64' declared at '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/classic/impl/vhdl/project.srcs/sources_1/ip/kernel_correlation_ap_dadddsub_12_no_dsp_64/synth/kernel_correlation_ap_dadddsub_12_no_dsp_64.vhd:59' bound to instance 'kernel_correlation_ap_dadddsub_12_no_dsp_64_u' of component 'kernel_correlation_ap_dadddsub_12_no_dsp_64' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/classic/impl/vhdl/kernel_correlatiobkb.vhd:65]
INFO: [Synth 8-638] synthesizing module 'kernel_correlation_ap_dadddsub_12_no_dsp_64' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/classic/impl/vhdl/project.srcs/sources_1/ip/kernel_correlation_ap_dadddsub_12_no_dsp_64/synth/kernel_correlation_ap_dadddsub_12_no_dsp_64.vhd:74]
	Parameter C_XDEVICEFAMILY bound to: kintex7 - type: string 
	Parameter C_HAS_ADD bound to: 1 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 1 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 64 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_B_WIDTH bound to: 64 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_C_WIDTH bound to: 64 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 64 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 12 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 0 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 1 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_6' declared at '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/classic/impl/vhdl/project.srcs/sources_1/ip/kernel_correlation_ap_dsqrt_57_no_dsp_64/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_6' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/classic/impl/vhdl/project.srcs/sources_1/ip/kernel_correlation_ap_dadddsub_12_no_dsp_64/synth/kernel_correlation_ap_dadddsub_12_no_dsp_64.vhd:209]
INFO: [Synth 8-256] done synthesizing module 'kernel_correlation_ap_dadddsub_12_no_dsp_64' (26#1) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/classic/impl/vhdl/project.srcs/sources_1/ip/kernel_correlation_ap_dadddsub_12_no_dsp_64/synth/kernel_correlation_ap_dadddsub_12_no_dsp_64.vhd:74]
INFO: [Synth 8-256] done synthesizing module 'kernel_correlatiobkb' (27#1) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/classic/impl/vhdl/kernel_correlatiobkb.vhd:30]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 18 - type: integer 
	Parameter din0_WIDTH bound to: 64 - type: integer 
	Parameter din1_WIDTH bound to: 64 - type: integer 
	Parameter dout_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-3491] module 'kernel_correlatiocud' declared at '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/classic/impl/vhdl/kernel_correlatiocud.vhd:11' bound to instance 'kernel_correlatiocud_U2' of component 'kernel_correlatiocud' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/classic/impl/vhdl/kernel_correlation.vhd:921]
INFO: [Synth 8-638] synthesizing module 'kernel_correlatiocud' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/classic/impl/vhdl/kernel_correlatiocud.vhd:29]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 18 - type: integer 
	Parameter din0_WIDTH bound to: 64 - type: integer 
	Parameter din1_WIDTH bound to: 64 - type: integer 
	Parameter dout_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-3491] module 'kernel_correlation_ap_dmul_16_max_dsp_64' declared at '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/classic/impl/vhdl/project.srcs/sources_1/ip/kernel_correlation_ap_dmul_16_max_dsp_64/synth/kernel_correlation_ap_dmul_16_max_dsp_64.vhd:59' bound to instance 'kernel_correlation_ap_dmul_16_max_dsp_64_u' of component 'kernel_correlation_ap_dmul_16_max_dsp_64' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/classic/impl/vhdl/kernel_correlatiocud.vhd:59]
INFO: [Synth 8-638] synthesizing module 'kernel_correlation_ap_dmul_16_max_dsp_64' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/classic/impl/vhdl/project.srcs/sources_1/ip/kernel_correlation_ap_dmul_16_max_dsp_64/synth/kernel_correlation_ap_dmul_16_max_dsp_64.vhd:72]
	Parameter C_XDEVICEFAMILY bound to: kintex7 - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 1 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 64 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_B_WIDTH bound to: 64 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_C_WIDTH bound to: 64 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 64 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 16 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 3 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_6' declared at '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/classic/impl/vhdl/project.srcs/sources_1/ip/kernel_correlation_ap_dsqrt_57_no_dsp_64/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_6' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/classic/impl/vhdl/project.srcs/sources_1/ip/kernel_correlation_ap_dmul_16_max_dsp_64/synth/kernel_correlation_ap_dmul_16_max_dsp_64.vhd:204]
INFO: [Synth 8-256] done synthesizing module 'kernel_correlation_ap_dmul_16_max_dsp_64' (35#1) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/classic/impl/vhdl/project.srcs/sources_1/ip/kernel_correlation_ap_dmul_16_max_dsp_64/synth/kernel_correlation_ap_dmul_16_max_dsp_64.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'kernel_correlatiocud' (36#1) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/classic/impl/vhdl/kernel_correlatiocud.vhd:29]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 59 - type: integer 
	Parameter din0_WIDTH bound to: 64 - type: integer 
	Parameter din1_WIDTH bound to: 64 - type: integer 
	Parameter dout_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-3491] module 'kernel_correlatiodEe' declared at '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/classic/impl/vhdl/kernel_correlatiodEe.vhd:11' bound to instance 'kernel_correlatiodEe_U3' of component 'kernel_correlatiodEe' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/classic/impl/vhdl/kernel_correlation.vhd:936]
INFO: [Synth 8-638] synthesizing module 'kernel_correlatiodEe' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/classic/impl/vhdl/kernel_correlatiodEe.vhd:29]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 59 - type: integer 
	Parameter din0_WIDTH bound to: 64 - type: integer 
	Parameter din1_WIDTH bound to: 64 - type: integer 
	Parameter dout_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-3491] module 'kernel_correlation_ap_ddiv_57_no_dsp_64' declared at '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/classic/impl/vhdl/project.srcs/sources_1/ip/kernel_correlation_ap_ddiv_57_no_dsp_64/synth/kernel_correlation_ap_ddiv_57_no_dsp_64.vhd:59' bound to instance 'kernel_correlation_ap_ddiv_57_no_dsp_64_u' of component 'kernel_correlation_ap_ddiv_57_no_dsp_64' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/classic/impl/vhdl/kernel_correlatiodEe.vhd:59]
INFO: [Synth 8-638] synthesizing module 'kernel_correlation_ap_ddiv_57_no_dsp_64' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/classic/impl/vhdl/project.srcs/sources_1/ip/kernel_correlation_ap_ddiv_57_no_dsp_64/synth/kernel_correlation_ap_ddiv_57_no_dsp_64.vhd:72]
	Parameter C_XDEVICEFAMILY bound to: kintex7 - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 1 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 64 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_B_WIDTH bound to: 64 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_C_WIDTH bound to: 64 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 64 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 57 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 0 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_6' declared at '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/classic/impl/vhdl/project.srcs/sources_1/ip/kernel_correlation_ap_dsqrt_57_no_dsp_64/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_6' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/classic/impl/vhdl/project.srcs/sources_1/ip/kernel_correlation_ap_ddiv_57_no_dsp_64/synth/kernel_correlation_ap_ddiv_57_no_dsp_64.vhd:204]
INFO: [Synth 8-256] done synthesizing module 'kernel_correlation_ap_ddiv_57_no_dsp_64' (41#1) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/classic/impl/vhdl/project.srcs/sources_1/ip/kernel_correlation_ap_ddiv_57_no_dsp_64/synth/kernel_correlation_ap_ddiv_57_no_dsp_64.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'kernel_correlatiodEe' (42#1) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/classic/impl/vhdl/kernel_correlatiodEe.vhd:29]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 64 - type: integer 
	Parameter din1_WIDTH bound to: 64 - type: integer 
	Parameter dout_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'kernel_correlatioeOg' declared at '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/classic/impl/vhdl/kernel_correlatioeOg.vhd:11' bound to instance 'kernel_correlatioeOg_U4' of component 'kernel_correlatioeOg' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/classic/impl/vhdl/kernel_correlation.vhd:951]
INFO: [Synth 8-638] synthesizing module 'kernel_correlatioeOg' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/classic/impl/vhdl/kernel_correlatioeOg.vhd:30]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 64 - type: integer 
	Parameter din1_WIDTH bound to: 64 - type: integer 
	Parameter dout_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'kernel_correlation_ap_dcmp_2_no_dsp_64' declared at '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/classic/impl/vhdl/project.srcs/sources_1/ip/kernel_correlation_ap_dcmp_2_no_dsp_64/synth/kernel_correlation_ap_dcmp_2_no_dsp_64.vhd:59' bound to instance 'kernel_correlation_ap_dcmp_2_no_dsp_64_u' of component 'kernel_correlation_ap_dcmp_2_no_dsp_64' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/classic/impl/vhdl/kernel_correlatioeOg.vhd:82]
INFO: [Synth 8-638] synthesizing module 'kernel_correlation_ap_dcmp_2_no_dsp_64' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/classic/impl/vhdl/project.srcs/sources_1/ip/kernel_correlation_ap_dcmp_2_no_dsp_64/synth/kernel_correlation_ap_dcmp_2_no_dsp_64.vhd:74]
	Parameter C_XDEVICEFAMILY bound to: kintex7 - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 1 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 64 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_B_WIDTH bound to: 64 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_C_WIDTH bound to: 64 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 0 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 2 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 0 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 1 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_6' declared at '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/classic/impl/vhdl/project.srcs/sources_1/ip/kernel_correlation_ap_dsqrt_57_no_dsp_64/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_6' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/classic/impl/vhdl/project.srcs/sources_1/ip/kernel_correlation_ap_dcmp_2_no_dsp_64/synth/kernel_correlation_ap_dcmp_2_no_dsp_64.vhd:208]
INFO: [Synth 8-256] done synthesizing module 'kernel_correlation_ap_dcmp_2_no_dsp_64' (45#1) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/classic/impl/vhdl/project.srcs/sources_1/ip/kernel_correlation_ap_dcmp_2_no_dsp_64/synth/kernel_correlation_ap_dcmp_2_no_dsp_64.vhd:74]
INFO: [Synth 8-256] done synthesizing module 'kernel_correlatioeOg' (46#1) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/classic/impl/vhdl/kernel_correlatioeOg.vhd:30]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 59 - type: integer 
	Parameter din0_WIDTH bound to: 64 - type: integer 
	Parameter din1_WIDTH bound to: 64 - type: integer 
	Parameter dout_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-3491] module 'kernel_correlatiofYi' declared at '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/classic/impl/vhdl/kernel_correlatiofYi.vhd:11' bound to instance 'kernel_correlatiofYi_U5' of component 'kernel_correlatiofYi' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/classic/impl/vhdl/kernel_correlation.vhd:967]
INFO: [Synth 8-638] synthesizing module 'kernel_correlatiofYi' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/classic/impl/vhdl/kernel_correlatiofYi.vhd:29]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 59 - type: integer 
	Parameter din0_WIDTH bound to: 64 - type: integer 
	Parameter din1_WIDTH bound to: 64 - type: integer 
	Parameter dout_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-3491] module 'kernel_correlation_ap_dsqrt_57_no_dsp_64' declared at '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/classic/impl/vhdl/project.srcs/sources_1/ip/kernel_correlation_ap_dsqrt_57_no_dsp_64/synth/kernel_correlation_ap_dsqrt_57_no_dsp_64.vhd:59' bound to instance 'kernel_correlation_ap_dsqrt_57_no_dsp_64_u' of component 'kernel_correlation_ap_dsqrt_57_no_dsp_64' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/classic/impl/vhdl/kernel_correlatiofYi.vhd:54]
INFO: [Synth 8-638] synthesizing module 'kernel_correlation_ap_dsqrt_57_no_dsp_64' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/classic/impl/vhdl/project.srcs/sources_1/ip/kernel_correlation_ap_dsqrt_57_no_dsp_64/synth/kernel_correlation_ap_dsqrt_57_no_dsp_64.vhd:70]
	Parameter C_XDEVICEFAMILY bound to: kintex7 - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 1 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 64 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_B_WIDTH bound to: 64 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_C_WIDTH bound to: 64 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 64 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 57 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 0 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 0 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_6' declared at '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/classic/impl/vhdl/project.srcs/sources_1/ip/kernel_correlation_ap_dsqrt_57_no_dsp_64/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_6' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/classic/impl/vhdl/project.srcs/sources_1/ip/kernel_correlation_ap_dsqrt_57_no_dsp_64/synth/kernel_correlation_ap_dsqrt_57_no_dsp_64.vhd:199]
INFO: [Synth 8-256] done synthesizing module 'kernel_correlation_ap_dsqrt_57_no_dsp_64' (51#1) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/classic/impl/vhdl/project.srcs/sources_1/ip/kernel_correlation_ap_dsqrt_57_no_dsp_64/synth/kernel_correlation_ap_dsqrt_57_no_dsp_64.vhd:70]
INFO: [Synth 8-256] done synthesizing module 'kernel_correlatiofYi' (52#1) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/classic/impl/vhdl/kernel_correlatiofYi.vhd:29]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 11 - type: integer 
	Parameter din1_WIDTH bound to: 21 - type: integer 
	Parameter din2_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'kernel_correlatiog8j' declared at '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/classic/impl/vhdl/kernel_correlatiog8j.vhd:60' bound to instance 'kernel_correlatiog8j_U6' of component 'kernel_correlatiog8j' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/classic/impl/vhdl/kernel_correlation.vhd:982]
INFO: [Synth 8-638] synthesizing module 'kernel_correlatiog8j' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/classic/impl/vhdl/kernel_correlatiog8j.vhd:78]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 11 - type: integer 
	Parameter din1_WIDTH bound to: 21 - type: integer 
	Parameter din2_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'kernel_correlatiog8j_DSP48_0' declared at '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/classic/impl/vhdl/kernel_correlatiog8j.vhd:12' bound to instance 'kernel_correlatiog8j_DSP48_0_U' of component 'kernel_correlatiog8j_DSP48_0' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/classic/impl/vhdl/kernel_correlatiog8j.vhd:93]
INFO: [Synth 8-638] synthesizing module 'kernel_correlatiog8j_DSP48_0' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/classic/impl/vhdl/kernel_correlatiog8j.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'kernel_correlatiog8j_DSP48_0' (53#1) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/classic/impl/vhdl/kernel_correlatiog8j.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'kernel_correlatiog8j' (54#1) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/classic/impl/vhdl/kernel_correlatiog8j.vhd:78]
INFO: [Synth 8-256] done synthesizing module 'kernel_correlation' (55#1) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/classic/impl/vhdl/kernel_correlation.vhd:48]
WARNING: [Synth 8-3331] design kernel_correlatiog8j_DSP48_0 has unconnected port rst
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized3 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized3 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized3 has unconnected port SINIT
WARNING: [Synth 8-3331] design flt_dec_op__parameterized0 has unconnected port DEC_OP_STATE[11]
WARNING: [Synth 8-3331] design flt_dec_op__parameterized0 has unconnected port DEC_OP_STATE[10]
WARNING: [Synth 8-3331] design flt_dec_op__parameterized0 has unconnected port DEC_OP_STATE[9]
WARNING: [Synth 8-3331] design flt_dec_op__parameterized0 has unconnected port DEC_OP_STATE[8]
WARNING: [Synth 8-3331] design flt_dec_op__parameterized0 has unconnected port DIVIDE_BY_ZERO_IN
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized15 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized15 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized15 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized15 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized15 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized37 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized37 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized37 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized201 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized201 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized201 has unconnected port SINIT
WARNING: [Synth 8-3331] design carry_chain__parameterized77 has unconnected port B[26]
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized114 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized114 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized114 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized114 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized114 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized199 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized199 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized199 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized79 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized79 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized79 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized79 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized79 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized83 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized83 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized83 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized19 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized19 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized19 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized19 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized19 has unconnected port SINIT
WARNING: [Synth 8-3331] design flt_round_bit__parameterized2 has unconnected port NORMALIZE[1]
WARNING: [Synth 8-3331] design flt_round_bit__parameterized2 has unconnected port FIXED_POINT
WARNING: [Synth 8-3331] design flt_round_bit__parameterized2 has unconnected port FIX_MANT_SIGN
WARNING: [Synth 8-3331] design flt_round_bit__parameterized2 has unconnected port SIGN
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized103 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized103 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized103 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized103 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized103 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized69 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized69 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized69 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized69 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized69 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized197 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized197 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized197 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized197 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized197 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized45 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized45 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized45 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized45 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized45 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized63 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized63 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized63 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized63 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized63 has unconnected port SINIT
WARNING: [Synth 8-3331] design renorm_and_round_logic__parameterized2 has unconnected port EXP_OUT[10]
WARNING: [Synth 8-3331] design renorm_and_round_logic__parameterized2 has unconnected port EXP_OUT[9]
WARNING: [Synth 8-3331] design renorm_and_round_logic__parameterized2 has unconnected port EXP_OUT[8]
WARNING: [Synth 8-3331] design renorm_and_round_logic__parameterized2 has unconnected port EXP_OUT[7]
WARNING: [Synth 8-3331] design renorm_and_round_logic__parameterized2 has unconnected port EXP_OUT[6]
WARNING: [Synth 8-3331] design renorm_and_round_logic__parameterized2 has unconnected port EXP_OUT[5]
WARNING: [Synth 8-3331] design renorm_and_round_logic__parameterized2 has unconnected port EXP_OUT[4]
WARNING: [Synth 8-3331] design renorm_and_round_logic__parameterized2 has unconnected port EXP_OUT[3]
WARNING: [Synth 8-3331] design renorm_and_round_logic__parameterized2 has unconnected port EXP_OUT[2]
WARNING: [Synth 8-3331] design renorm_and_round_logic__parameterized2 has unconnected port EXP_OUT[1]
WARNING: [Synth 8-3331] design renorm_and_round_logic__parameterized2 has unconnected port EXP_OUT[0]
WARNING: [Synth 8-3331] design renorm_and_round_logic__parameterized2 has unconnected port EXP_INC_IN
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized85 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized85 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized85 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized185 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized185 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized185 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized446 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized446 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized446 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized13 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized13 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized13 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized59 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized59 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized59 has unconnected port SINIT
WARNING: [Synth 8-3331] design special_detect__parameterized0 has unconnected port A[63]
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized444 has unconnected port SCLR
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:20 ; elapsed = 00:00:29 . Memory (MB): peak = 1509.789 ; gain = 299.879 ; free physical = 856 ; free virtual = 10926
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:21 ; elapsed = 00:00:30 . Memory (MB): peak = 1509.789 ; gain = 299.879 ; free physical = 885 ; free virtual = 10956
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:21 ; elapsed = 00:00:30 . Memory (MB): peak = 1509.789 ; gain = 299.879 ; free physical = 885 ; free virtual = 10956
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 10083 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7k160tfbg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/classic/impl/vhdl/kernel_correlation.xdc]
Finished Parsing XDC File [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/classic/impl/vhdl/kernel_correlation.xdc]
Parsing XDC File [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/classic/impl/vhdl/project.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/classic/impl/vhdl/project.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 43 instances were transformed.
  FDE => FDRE: 43 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.75 ; elapsed = 00:00:00.58 . Memory (MB): peak = 2059.719 ; gain = 10.000 ; free physical = 979 ; free virtual = 11004
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:42 ; elapsed = 00:01:05 . Memory (MB): peak = 2059.719 ; gain = 849.809 ; free physical = 1170 ; free virtual = 11235
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k160tfbg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:42 ; elapsed = 00:01:05 . Memory (MB): peak = 2059.719 ; gain = 849.809 ; free physical = 1170 ; free virtual = 11235
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for kernel_correlatiofYi_U5/kernel_correlation_ap_dsqrt_57_no_dsp_64_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for kernel_correlatioeOg_U4/kernel_correlation_ap_dcmp_2_no_dsp_64_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for kernel_correlatiodEe_U3/kernel_correlation_ap_ddiv_57_no_dsp_64_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for kernel_correlatiocud_U2/kernel_correlation_ap_dmul_16_max_dsp_64_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for kernel_correlatiobkb_U1/kernel_correlation_ap_dadddsub_12_no_dsp_64_u. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:42 ; elapsed = 00:01:05 . Memory (MB): peak = 2059.719 ; gain = 849.809 ; free physical = 1170 ; free virtual = 11234
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "lrg_almost_over" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "lrg_almost_over" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "det_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "state_int_up" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "chunk_is_zero_ip" won't be mapped to RAM because address size (36) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "chunk_is_zero_ip" won't be mapped to RAM because address size (36) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "state_det" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_det" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_int_up" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "op_tdata" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3936] Found unconnected internal register 'p_reg_reg' and it is trimmed from '48' to '21' bits. [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/classic/impl/vhdl/kernel_correlatiog8j.vhd:48]
WARNING: [Synth 8-3936] Found unconnected internal register 'm_reg_reg' and it is trimmed from '43' to '21' bits. [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/classic/impl/vhdl/kernel_correlatiog8j.vhd:40]
WARNING: [Synth 8-3936] Found unconnected internal register 'a_reg_reg' and it is trimmed from '25' to '21' bits. [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/classic/impl/vhdl/kernel_correlatiog8j.vhd:39]
WARNING: [Synth 8-6014] Unused sequential element m_reg_reg was removed.  [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/classic/impl/vhdl/kernel_correlatiog8j.vhd:40]
WARNING: [Synth 8-6014] Unused sequential element m_reg_reg was removed.  [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/classic/impl/vhdl/kernel_correlatiog8j.vhd:40]
WARNING: [Synth 8-6014] Unused sequential element a_reg_reg was removed.  [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/classic/impl/vhdl/kernel_correlatiog8j.vhd:39]
WARNING: [Synth 8-6014] Unused sequential element b_reg_reg was removed.  [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/classic/impl/vhdl/kernel_correlatiog8j.vhd:39]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_31_reg_1029_reg' and it is trimmed from '21' to '20' bits. [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/classic/impl/vhdl/kernel_correlation.vhd:1317]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exitcond_fu_730_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond2_fu_667_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond8_fu_461_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond7_fu_482_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond6_fu_509_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond5_fu_531_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond4_fu_610_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond3_fu_622_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "exitcond1_fu_703_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "notlhs_fu_575_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "notrhs_fu_581_p2" won't be mapped to RAM because address size (52) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "exitcond_fu_730_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond2_fu_667_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond8_fu_461_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond7_fu_482_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond6_fu_509_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond5_fu_531_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond4_fu_610_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond3_fu_622_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "exitcond1_fu_703_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "notlhs_fu_575_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "notrhs_fu_581_p2" won't be mapped to RAM because address size (52) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "grp_fu_398_opcode" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:06 ; elapsed = 00:01:32 . Memory (MB): peak = 2059.719 ; gain = 849.809 ; free physical = 1262 ; free virtual = 11328
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'kernel_correlatiobkb_U1/kernel_correlation_ap_dadddsub_12_no_dsp_64_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized14) to 'kernel_correlatiobkb_U1/kernel_correlation_ap_dadddsub_12_no_dsp_64_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'kernel_correlatiobkb_U1/kernel_correlation_ap_dadddsub_12_no_dsp_64_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized14) to 'kernel_correlatiobkb_U1/kernel_correlation_ap_dadddsub_12_no_dsp_64_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'kernel_correlatiobkb_U1/kernel_correlation_ap_dadddsub_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ROUND/EXTRA_LSB_BIT_DEL' (delay__parameterized14) to 'kernel_correlatiobkb_U1/kernel_correlation_ap_dadddsub_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'kernel_correlatiobkb_U1/kernel_correlation_ap_dadddsub_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ROUND/NORMALIZE_DEL' (delay__parameterized8) to 'kernel_correlatiobkb_U1/kernel_correlation_ap_dadddsub_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ROUND/NORMALIZE_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'kernel_correlatiocud_U2/kernel_correlation_ap_dmul_16_max_dsp_64_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized14) to 'kernel_correlatiocud_U2/kernel_correlation_ap_dmul_16_max_dsp_64_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'kernel_correlatiocud_U2/kernel_correlation_ap_dmul_16_max_dsp_64_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized14) to 'kernel_correlatiocud_U2/kernel_correlation_ap_dmul_16_max_dsp_64_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'kernel_correlatiodEe_U3/kernel_correlation_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DELAY_ACCUM_OVERFLOW' (delay__parameterized14) to 'kernel_correlatiodEe_U3/kernel_correlation_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'kernel_correlatiodEe_U3/kernel_correlation_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/EXTRA_LSB_BIT_DEL' (delay__parameterized14) to 'kernel_correlatiodEe_U3/kernel_correlation_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'kernel_correlatiodEe_U3/kernel_correlation_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/EXP_INC_DELAY' (delay__parameterized14) to 'kernel_correlatiodEe_U3/kernel_correlation_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'kernel_correlatiodEe_U3/kernel_correlation_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/NORMALIZE_DEL' (delay__parameterized8) to 'kernel_correlatiodEe_U3/kernel_correlation_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/NORMALIZE_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'kernel_correlatioeOg_U4/kernel_correlation_ap_dcmp_2_no_dsp_64_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized14) to 'kernel_correlatioeOg_U4/kernel_correlation_ap_dcmp_2_no_dsp_64_u/U0/i_synth/DELAY_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'kernel_correlatioeOg_U4/kernel_correlation_ap_dcmp_2_no_dsp_64_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized14) to 'kernel_correlatioeOg_U4/kernel_correlation_ap_dcmp_2_no_dsp_64_u/U0/i_synth/DELAY_UNDERFLOW'
INFO: [Synth 8-223] decloning instance 'kernel_correlatioeOg_U4/kernel_correlation_ap_dcmp_2_no_dsp_64_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized14) to 'kernel_correlatioeOg_U4/kernel_correlation_ap_dcmp_2_no_dsp_64_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'kernel_correlatioeOg_U4/kernel_correlation_ap_dcmp_2_no_dsp_64_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized14) to 'kernel_correlatioeOg_U4/kernel_correlation_ap_dcmp_2_no_dsp_64_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'kernel_correlatiofYi_U5/kernel_correlation_ap_dsqrt_57_no_dsp_64_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized14) to 'kernel_correlatiofYi_U5/kernel_correlation_ap_dsqrt_57_no_dsp_64_u/U0/i_synth/DELAY_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'kernel_correlatiofYi_U5/kernel_correlation_ap_dsqrt_57_no_dsp_64_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized14) to 'kernel_correlatiofYi_U5/kernel_correlation_ap_dsqrt_57_no_dsp_64_u/U0/i_synth/DELAY_UNDERFLOW'
INFO: [Synth 8-223] decloning instance 'kernel_correlatiofYi_U5/kernel_correlation_ap_dsqrt_57_no_dsp_64_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized14) to 'kernel_correlatiofYi_U5/kernel_correlation_ap_dsqrt_57_no_dsp_64_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'kernel_correlatiofYi_U5/kernel_correlation_ap_dsqrt_57_no_dsp_64_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized14) to 'kernel_correlatiofYi_U5/kernel_correlation_ap_dsqrt_57_no_dsp_64_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'kernel_correlatiofYi_U5/kernel_correlation_ap_dsqrt_57_no_dsp_64_u/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.ROUND/EXTRA_LSB_BIT_DEL' (delay__parameterized14) to 'kernel_correlatiofYi_U5/kernel_correlation_ap_dsqrt_57_no_dsp_64_u/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'kernel_correlatiofYi_U5/kernel_correlation_ap_dsqrt_57_no_dsp_64_u/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.ROUND/EXP_INC_DELAY' (delay__parameterized14) to 'kernel_correlatiofYi_U5/kernel_correlation_ap_dsqrt_57_no_dsp_64_u/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.ROUND/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'kernel_correlatiofYi_U5/kernel_correlation_ap_dsqrt_57_no_dsp_64_u/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.ROUND/NORMALIZE_DEL' (delay__parameterized8) to 'kernel_correlatiofYi_U5/kernel_correlation_ap_dsqrt_57_no_dsp_64_u/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.ROUND/NORMALIZE_RND1_DEL'

Report RTL Partitions: 
+------+-----------------------------------------------+------------+----------+
|      |RTL Partition                                  |Replication |Instances |
+------+-----------------------------------------------+------------+----------+
|1     |flt_div_mant                                   |           1|     23706|
|2     |flt_div__GB1                                   |           1|      2292|
|3     |floating_point_v7_1_6_viv__parameterized3__GC0 |           1|        58|
|4     |kernel_correlatiodEe__GC0                      |           1|       321|
|5     |kernel_correlation__GC0                        |           1|     27668|
+------+-----------------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 600 (col length:100)
BRAMs: 650 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "lrg_almost_over" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SQRT_OP.SPD.OP/i_mant_calc.EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SQRT_OP.SPD.OP/i_mant_calc.EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3936] Found unconnected internal register 'kernel_correlatiog8j_U6/kernel_correlatiog8j_DSP48_0_U/p_reg_reg' and it is trimmed from '21' to '20' bits. [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/classic/impl/vhdl/kernel_correlatiog8j.vhd:48]
WARNING: [Synth 8-3936] Found unconnected internal register 'kernel_correlatiog8j_U6/kernel_correlatiog8j_DSP48_0_U/m_reg_reg' and it is trimmed from '21' to '20' bits. [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/classic/impl/vhdl/kernel_correlatiog8j.vhd:40]
WARNING: [Synth 8-3936] Found unconnected internal register 'kernel_correlatiog8j_U6/kernel_correlatiog8j_DSP48_0_U/a_reg_reg' and it is trimmed from '21' to '20' bits. [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/classic/impl/vhdl/kernel_correlatiog8j.vhd:39]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_26_reg_994_reg' and it is trimmed from '21' to '20' bits. [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/classic/impl/vhdl/kernel_correlation.vhd:994]
INFO: [Synth 8-5546] ROM "exitcond8_fu_461_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond7_fu_482_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond6_fu_509_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond5_fu_531_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond3_fu_622_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond4_fu_610_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "exitcond1_fu_703_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "exitcond2_fu_667_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_fu_730_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "notlhs_fu_575_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "notrhs_fu_581_p2" won't be mapped to RAM because address size (52) is larger than maximum supported(25)
WARNING: [Synth 8-6014] Unused sequential element kernel_correlatiog8j_U6/kernel_correlatiog8j_DSP48_0_U/m_reg_reg was removed.  [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/classic/impl/vhdl/kernel_correlatiog8j.vhd:40]
WARNING: [Synth 8-6014] Unused sequential element kernel_correlatiog8j_U6/kernel_correlatiog8j_DSP48_0_U/m_reg_reg was removed.  [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/classic/impl/vhdl/kernel_correlatiog8j.vhd:40]
WARNING: [Synth 8-6014] Unused sequential element kernel_correlatiog8j_U6/kernel_correlatiog8j_DSP48_0_U/b_reg_reg was removed.  [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/classic/impl/vhdl/kernel_correlatiog8j.vhd:39]
WARNING: [Synth 8-6014] Unused sequential element kernel_correlatiog8j_U6/kernel_correlatiog8j_DSP48_0_U/a_reg_reg was removed.  [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/classic/impl/vhdl/kernel_correlatiog8j.vhd:39]
INFO: [Synth 8-3886] merging instance 'kernel_correlatiodEe_U3/kernel_correlation_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[0]' (FDE) to 'kernel_correlatiodEe_U3/kernel_correlation_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/MSB_DEL/i_pipe/opt_has_pipe.first_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'kernel_correlatiodEe_U3/kernel_correlation_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OPi_8_1/EXP/STATE_DEC_DELAY/i_pipe/opt_has_pipe.first_q_reg[8]' (FDE) to 'kernel_correlatiodEe_U3/kernel_correlation_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OPi_8_1/EXP/STATE_DEC_DELAY/i_pipe/opt_has_pipe.first_q_reg[4]'
INFO: [Synth 8-3886] merging instance 'kernel_correlatiodEe_U3/kernel_correlation_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OPi_8_1/EXP/STATE_DEC_DELAY/i_pipe/opt_has_pipe.first_q_reg[10]' (FDE) to 'kernel_correlatiodEe_U3/kernel_correlation_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OPi_8_1/EXP/STATE_DEC_DELAY/i_pipe/opt_has_pipe.first_q_reg[4]'
INFO: [Synth 8-3886] merging instance 'kernel_correlatiodEe_U3/kernel_correlation_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OPi_8_1/EXP/STATE_DEC_DELAY/i_pipe/opt_has_pipe.first_q_reg[9]' (FDE) to 'kernel_correlatiodEe_U3/kernel_correlation_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OPi_8_1/EXP/STATE_DEC_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]'
INFO: [Synth 8-3886] merging instance 'kernel_correlatiodEe_U3/kernel_correlation_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OPi_8_1/EXP/STATE_DEC_DELAY/i_pipe/opt_has_pipe.first_q_reg[11]' (FDE) to 'kernel_correlatiodEe_U3/kernel_correlation_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OPi_8_1/EXP/STATE_DEC_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_correlatiodEe_U3/kernel_correlation_ap_ddiv_57_no_dsp_64_u /U0/i_synth/\DIV_OP.SPD.OPi_8_1 /\ROUND/EXP_IN_DELAY.EXP_OFF_OP_DEL/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_correlatiodEe_U3/kernel_correlation_ap_ddiv_57_no_dsp_64_u /U0/i_synth/\DIV_OP.SPD.OPi_8_1 /\ROUND/EXP_IN_DELAY.EXP_OFF_OP_DEL/i_pipe/opt_has_pipe.first_q_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_correlatiodEe_U3/kernel_correlation_ap_ddiv_57_no_dsp_64_u /U0/i_synth/\DIV_OP.SPD.OPi_8_1 /\EXP/STATE_DEC_DELAY/i_pipe/opt_has_pipe.first_q_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_correlatiodEe_U3/kernel_correlation_ap_ddiv_57_no_dsp_64_u /U0/i_synth/\DIV_OP.SPD.OPi_8_1 /\EXP/STATE_DEC_DELAY/i_pipe/opt_has_pipe.first_q_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_8_0/\kernel_correlatioeOg_U4/opcode_buf1_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_8_0/\kernel_correlatioeOg_U4/opcode_buf1_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_8_0/\kernel_correlatioeOg_U4/opcode_buf1_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_8_0/\kernel_correlatioeOg_U4/opcode_buf1_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_8_0/\kernel_correlatioeOg_U4/opcode_buf1_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_8_0/\kernel_correlatioeOg_U4/din1_buf1_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_8_0/\kernel_correlatioeOg_U4/din1_buf1_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_8_0/\kernel_correlatioeOg_U4/din1_buf1_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_8_0/\kernel_correlatioeOg_U4/din1_buf1_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_8_0/\kernel_correlatioeOg_U4/din1_buf1_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_8_0/\kernel_correlatioeOg_U4/din1_buf1_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_8_0/\kernel_correlatioeOg_U4/din1_buf1_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_8_0/\kernel_correlatioeOg_U4/din1_buf1_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_8_0/\kernel_correlatioeOg_U4/din1_buf1_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_8_0/\kernel_correlatioeOg_U4/din1_buf1_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_8_0/\kernel_correlatioeOg_U4/din1_buf1_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_8_0/\kernel_correlatioeOg_U4/din1_buf1_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_8_0/\kernel_correlatioeOg_U4/din1_buf1_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_8_0/\kernel_correlatioeOg_U4/din1_buf1_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_8_0/\kernel_correlatioeOg_U4/din1_buf1_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_8_0/\kernel_correlatioeOg_U4/din1_buf1_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_8_0/\kernel_correlatioeOg_U4/din1_buf1_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_8_0/\kernel_correlatioeOg_U4/din1_buf1_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_8_0/\kernel_correlatioeOg_U4/din1_buf1_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_8_0/\kernel_correlatioeOg_U4/din1_buf1_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_8_0/\kernel_correlatioeOg_U4/din1_buf1_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_8_0/\kernel_correlatioeOg_U4/din1_buf1_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_8_0/\kernel_correlatioeOg_U4/din1_buf1_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_8_0/\kernel_correlatioeOg_U4/din1_buf1_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_8_0/\kernel_correlatioeOg_U4/din1_buf1_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_8_0/\kernel_correlatioeOg_U4/din1_buf1_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_8_0/\kernel_correlatioeOg_U4/din1_buf1_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_8_0/\kernel_correlatioeOg_U4/din1_buf1_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_8_0/\kernel_correlatioeOg_U4/din1_buf1_reg[28] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_8_0/\kernel_correlatioeOg_U4/din1_buf1_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_8_0/\kernel_correlatioeOg_U4/din1_buf1_reg[30] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_8_0/\kernel_correlatioeOg_U4/din1_buf1_reg[31] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_8_0/\kernel_correlatioeOg_U4/din1_buf1_reg[32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_8_0/\kernel_correlatioeOg_U4/din1_buf1_reg[33] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_8_0/\kernel_correlatioeOg_U4/din1_buf1_reg[34] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_8_0/\kernel_correlatioeOg_U4/din1_buf1_reg[35] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_8_0/\kernel_correlatioeOg_U4/din1_buf1_reg[36] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_8_0/\kernel_correlatioeOg_U4/din1_buf1_reg[37] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_8_0/\kernel_correlatioeOg_U4/din1_buf1_reg[38] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_8_0/\kernel_correlatioeOg_U4/din1_buf1_reg[39] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_8_0/\kernel_correlatioeOg_U4/din1_buf1_reg[40] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_8_0/\kernel_correlatioeOg_U4/din1_buf1_reg[41] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_8_0/\kernel_correlatioeOg_U4/din1_buf1_reg[42] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_8_0/\kernel_correlatioeOg_U4/din1_buf1_reg[43] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_8_0/\kernel_correlatioeOg_U4/din1_buf1_reg[44] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_8_0/\kernel_correlatioeOg_U4/din1_buf1_reg[45] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_8_0/\kernel_correlatioeOg_U4/din1_buf1_reg[46] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_8_0/\kernel_correlatioeOg_U4/din1_buf1_reg[47] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_8_0/\kernel_correlatioeOg_U4/din1_buf1_reg[48] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_8_0/\kernel_correlatioeOg_U4/din1_buf1_reg[49] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_8_0/\kernel_correlatioeOg_U4/din1_buf1_reg[50] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_8_0/\kernel_correlatioeOg_U4/din1_buf1_reg[51] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_8_0/\kernel_correlatioeOg_U4/din1_buf1_reg[52] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_8_0/\kernel_correlatioeOg_U4/din1_buf1_reg[53] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_8_0/\kernel_correlatioeOg_U4/din1_buf1_reg[54] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_8_0/\kernel_correlatioeOg_U4/din1_buf1_reg[55] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_8_0/\kernel_correlatioeOg_U4/din1_buf1_reg[56] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_8_0/\kernel_correlatioeOg_U4/din1_buf1_reg[57] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_8_0/\kernel_correlatioeOg_U4/din1_buf1_reg[58] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_8_0/\kernel_correlatioeOg_U4/din1_buf1_reg[59] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_8_0/\kernel_correlatioeOg_U4/din1_buf1_reg[60] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_8_0/\kernel_correlatioeOg_U4/din1_buf1_reg[61] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_8_0/\kernel_correlatioeOg_U4/din1_buf1_reg[62] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_8_0/\kernel_correlatioeOg_U4/din1_buf1_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_8_0/\kernel_correlatiobkb_U1/opcode_buf1_reg[1] )
INFO: [Synth 8-3886] merging instance 'i_8_0/next_mul8_reg_948_reg[0]' (FDE) to 'i_8_0/phi_mul7_cast_reg_943_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_8_0/next_mul8_reg_948_reg[1]' (FDE) to 'i_8_0/phi_mul7_cast_reg_943_reg[1]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_8_0/\kernel_correlatiocud_U2/ce_r_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_8_0/\kernel_correlatiofYi_U5/ce_r_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_8_0/\kernel_correlatioeOg_U4/ce_r_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_8_0/\kernel_correlatiobkb_U1/ce_r_reg )
INFO: [Synth 8-3886] merging instance 'i_8_0/tmp_cast_reg_786_reg[0]' (FDE) to 'i_8_0/mean_addr_reg_791_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_8_0/tmp_cast_reg_786_reg[1]' (FDE) to 'i_8_0/mean_addr_reg_791_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_8_0/tmp_cast_reg_786_reg[2]' (FDE) to 'i_8_0/mean_addr_reg_791_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_8_0/tmp_cast_reg_786_reg[3]' (FDE) to 'i_8_0/mean_addr_reg_791_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_8_0/tmp_cast_reg_786_reg[4]' (FDE) to 'i_8_0/mean_addr_reg_791_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_8_0/tmp_cast_reg_786_reg[5]' (FDE) to 'i_8_0/mean_addr_reg_791_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_8_0/tmp_cast_reg_786_reg[6]' (FDE) to 'i_8_0/mean_addr_reg_791_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_8_0/tmp_cast_reg_786_reg[7]' (FDE) to 'i_8_0/mean_addr_reg_791_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_8_0/tmp_cast_reg_786_reg[8]' (FDE) to 'i_8_0/mean_addr_reg_791_reg[8]'
INFO: [Synth 8-3886] merging instance 'i_8_0/tmp_cast_reg_786_reg[9]' (FDE) to 'i_8_0/mean_addr_reg_791_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_8_0/kernel_correlatiobkb_U1/kernel_correlation_ap_dadddsub_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ADD_MANT_DELAY_2/i_pipe/opt_has_pipe.first_q_reg[55]' (FDE) to 'i_8_0/kernel_correlatiobkb_U1/kernel_correlation_ap_dadddsub_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/NORMAL_NORM_DIST.ADD_MANT_DELAY/i_pipe/opt_has_pipe.first_q_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_8_0/kernel_correlatiobkb_U1/kernel_correlation_ap_dadddsub_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/MUX_LOOP[1].SKEW_DIST_DEL.DEL_DIST/i_pipe/opt_has_pipe.first_q_reg[0]' (FDE) to 'i_8_0/kernel_correlatiobkb_U1/kernel_correlation_ap_dadddsub_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_SHIFT/MUX_LOOP[1].SKEW_DIST_DEL.DEL_DIST/i_pipe/opt_has_pipe.first_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_8_0/kernel_correlatiobkb_U1/kernel_correlation_ap_dadddsub_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/MUX_LOOP[1].SKEW_DIST_DEL.DEL_DIST/i_pipe/opt_has_pipe.first_q_reg[1]' (FDE) to 'i_8_0/kernel_correlatiobkb_U1/kernel_correlation_ap_dadddsub_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_SHIFT/MUX_LOOP[1].SKEW_DIST_DEL.DEL_DIST/i_pipe/opt_has_pipe.first_q_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_8_0/kernel_correlatiobkb_U1/kernel_correlation_ap_dadddsub_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/NORMAL_NORM_DIST.ADD_MANT_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]' (FDE) to 'i_8_0/kernel_correlatiobkb_U1/kernel_correlation_ap_dadddsub_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ADD_MANT_DELAY_2/i_pipe/opt_has_pipe.first_q_reg[54]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_8_0/\kernel_correlatiobkb_U1/kernel_correlation_ap_dadddsub_12_no_dsp_64_u /U0/i_synth/\ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ROUND/EXP_INC_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_8_0/\kernel_correlatiobkb_U1/kernel_correlation_ap_dadddsub_12_no_dsp_64_u /U0/i_synth/\ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/DEC_STATE_PRE_OP_DELAY/i_pipe/opt_has_pipe.first_q_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_8_0/\kernel_correlatiobkb_U1/kernel_correlation_ap_dadddsub_12_no_dsp_64_u /U0/i_synth/\ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/DEC_STATE_PRE_OP_DELAY/i_pipe/opt_has_pipe.first_q_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_8_0/\kernel_correlatiobkb_U1/kernel_correlation_ap_dadddsub_12_no_dsp_64_u /U0/i_synth/\ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/DEC_STATE_PRE_OP_DELAY/i_pipe/opt_has_pipe.first_q_reg[7] )
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/DIST_DEL/i_pipe/opt_has_pipe.first_q_reg[0]) is unused and will be removed from module floating_point_v7_1_6_viv.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/NORM_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[0]) is unused and will be removed from module floating_point_v7_1_6_viv.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[0]) is unused and will be removed from module floating_point_v7_1_6_viv.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ROUND/LOGIC.RND2/CARRYS_Q_DEL.NOT_FAST_OP.CARRY_DEL/i_pipe/opt_has_pipe.first_q_reg[0]) is unused and will be removed from module floating_point_v7_1_6_viv.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ROUND/EXP_INC_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]) is unused and will be removed from module floating_point_v7_1_6_viv.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/INV_OP_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]) is unused and will be removed from module floating_point_v7_1_6_viv.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/INV_OP_DEL/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][0]) is unused and will be removed from module floating_point_v7_1_6_viv.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/INV_OP_DEL/i_pipe/opt_has_pipe.i_pipe[4].pipe_reg[4][0]) is unused and will be removed from module floating_point_v7_1_6_viv.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/INV_OP_DEL/i_pipe/opt_has_pipe.i_pipe[5].pipe_reg[5][0]) is unused and will be removed from module floating_point_v7_1_6_viv.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/INV_OP_DEL/i_pipe/opt_has_pipe.i_pipe[6].pipe_reg[6][0]) is unused and will be removed from module floating_point_v7_1_6_viv.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/INV_OP_DEL/i_pipe/opt_has_pipe.i_pipe[7].pipe_reg[7][0]) is unused and will be removed from module floating_point_v7_1_6_viv.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/INV_OP_DEL/i_pipe/opt_has_pipe.i_pipe[8].pipe_reg[8][0]) is unused and will be removed from module floating_point_v7_1_6_viv.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/INV_OP_DEL/i_pipe/opt_has_pipe.i_pipe[9].pipe_reg[9][0]) is unused and will be removed from module floating_point_v7_1_6_viv.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/DEC_STATE_PRE_OP_DELAY/i_pipe/opt_has_pipe.first_q_reg[11]) is unused and will be removed from module floating_point_v7_1_6_viv.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/DEC_STATE_PRE_OP_DELAY/i_pipe/opt_has_pipe.first_q_reg[10]) is unused and will be removed from module floating_point_v7_1_6_viv.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/DEC_STATE_PRE_OP_DELAY/i_pipe/opt_has_pipe.first_q_reg[9]) is unused and will be removed from module floating_point_v7_1_6_viv.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/DEC_STATE_PRE_OP_DELAY/i_pipe/opt_has_pipe.first_q_reg[8]) is unused and will be removed from module floating_point_v7_1_6_viv.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/DEC_STATE_PRE_OP_DELAY/i_pipe/opt_has_pipe.first_q_reg[7]) is unused and will be removed from module floating_point_v7_1_6_viv.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/DEC_STATE_PRE_OP_DELAY/i_pipe/opt_has_pipe.first_q_reg[6]) is unused and will be removed from module floating_point_v7_1_6_viv.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/DEC_STATE_PRE_OP_DELAY/i_pipe/opt_has_pipe.first_q_reg[4]) is unused and will be removed from module floating_point_v7_1_6_viv.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/OP/FLAGS_REG.IV_OP_REG/i_pipe/opt_has_pipe.first_q_reg[0]) is unused and will be removed from module floating_point_v7_1_6_viv.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/OP/FLAGS_REG.NOT_LATE_UPDATE_GEN.UNDERFLOW_reg) is unused and will be removed from module floating_point_v7_1_6_viv.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/OP/FLAGS_REG.NOT_LATE_UPDATE_GEN.OVERFLOW_reg) is unused and will be removed from module floating_point_v7_1_6_viv.
INFO: [Synth 8-3886] merging instance 'i_8_0/kernel_correlatiocud_U2/kernel_correlation_ap_dmul_16_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP3/A_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]' (FDE) to 'i_8_0/kernel_correlatiocud_U2/kernel_correlation_ap_dmul_16_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP6/B_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_8_0/kernel_correlatiocud_U2/kernel_correlation_ap_dmul_16_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP3/A_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[1]' (FDE) to 'i_8_0/kernel_correlatiocud_U2/kernel_correlation_ap_dmul_16_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP6/B_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_8_0/kernel_correlatiocud_U2/kernel_correlation_ap_dmul_16_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP3/A_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[2]' (FDE) to 'i_8_0/kernel_correlatiocud_U2/kernel_correlation_ap_dmul_16_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP6/B_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_8_0/kernel_correlatiocud_U2/kernel_correlation_ap_dmul_16_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP3/A_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[3]' (FDE) to 'i_8_0/kernel_correlatiocud_U2/kernel_correlation_ap_dmul_16_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP6/B_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_8_0/kernel_correlatiocud_U2/kernel_correlation_ap_dmul_16_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP3/A_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[4]' (FDE) to 'i_8_0/kernel_correlatiocud_U2/kernel_correlation_ap_dmul_16_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP6/B_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_8_0/kernel_correlatiocud_U2/kernel_correlation_ap_dmul_16_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP3/A_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]' (FDE) to 'i_8_0/kernel_correlatiocud_U2/kernel_correlation_ap_dmul_16_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP6/B_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_8_0/kernel_correlatiocud_U2/kernel_correlation_ap_dmul_16_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP3/A_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[6]' (FDE) to 'i_8_0/kernel_correlatiocud_U2/kernel_correlation_ap_dmul_16_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP6/B_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_8_0/kernel_correlatiocud_U2/kernel_correlation_ap_dmul_16_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP3/A_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[7]' (FDE) to 'i_8_0/kernel_correlatiocud_U2/kernel_correlation_ap_dmul_16_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP6/B_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_8_0/kernel_correlatiocud_U2/kernel_correlation_ap_dmul_16_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP3/A_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[8]' (FDE) to 'i_8_0/kernel_correlatiocud_U2/kernel_correlation_ap_dmul_16_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP6/B_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[8]'
INFO: [Synth 8-3886] merging instance 'i_8_0/kernel_correlatiocud_U2/kernel_correlation_ap_dmul_16_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP3/A_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[9]' (FDE) to 'i_8_0/kernel_correlatiocud_U2/kernel_correlation_ap_dmul_16_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP6/B_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_8_0/kernel_correlatiocud_U2/kernel_correlation_ap_dmul_16_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP3/A_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[10]' (FDE) to 'i_8_0/kernel_correlatiocud_U2/kernel_correlation_ap_dmul_16_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP6/B_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[10]'
INFO: [Synth 8-3886] merging instance 'i_8_0/kernel_correlatiocud_U2/kernel_correlation_ap_dmul_16_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP3/A_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[11]' (FDE) to 'i_8_0/kernel_correlatiocud_U2/kernel_correlation_ap_dmul_16_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP6/B_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_8_0/kernel_correlatiocud_U2/kernel_correlation_ap_dmul_16_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP3/A_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[12]' (FDE) to 'i_8_0/kernel_correlatiocud_U2/kernel_correlation_ap_dmul_16_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP6/B_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_8_0/kernel_correlatiocud_U2/kernel_correlation_ap_dmul_16_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP3/A_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[13]' (FDE) to 'i_8_0/kernel_correlatiocud_U2/kernel_correlation_ap_dmul_16_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP6/B_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[13]'
INFO: [Synth 8-3886] merging instance 'i_8_0/kernel_correlatiocud_U2/kernel_correlation_ap_dmul_16_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP3/A_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[14]' (FDE) to 'i_8_0/kernel_correlatiocud_U2/kernel_correlation_ap_dmul_16_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP6/B_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_8_0/kernel_correlatiocud_U2/kernel_correlation_ap_dmul_16_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP3/A_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[15]' (FDE) to 'i_8_0/kernel_correlatiocud_U2/kernel_correlation_ap_dmul_16_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP6/B_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_8_0/kernel_correlatiocud_U2/kernel_correlation_ap_dmul_16_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP3/A_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[16]' (FDE) to 'i_8_0/kernel_correlatiocud_U2/kernel_correlation_ap_dmul_16_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP6/B_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[16]'
INFO: [Synth 8-3886] merging instance 'i_8_0/kernel_correlatiocud_U2/kernel_correlation_ap_dmul_16_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP2/A_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]' (FDE) to 'i_8_0/kernel_correlatiocud_U2/kernel_correlation_ap_dmul_16_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP5/B_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_8_0/kernel_correlatiocud_U2/kernel_correlation_ap_dmul_16_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP2/A_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[1]' (FDE) to 'i_8_0/kernel_correlatiocud_U2/kernel_correlation_ap_dmul_16_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP5/B_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_8_0/kernel_correlatiocud_U2/kernel_correlation_ap_dmul_16_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP2/A_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[2]' (FDE) to 'i_8_0/kernel_correlatiocud_U2/kernel_correlation_ap_dmul_16_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP5/B_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_8_0/kernel_correlatiocud_U2/kernel_correlation_ap_dmul_16_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP2/A_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[3]' (FDE) to 'i_8_0/kernel_correlatiocud_U2/kernel_correlation_ap_dmul_16_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP5/B_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_8_0/kernel_correlatiocud_U2/kernel_correlation_ap_dmul_16_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP2/A_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[4]' (FDE) to 'i_8_0/kernel_correlatiocud_U2/kernel_correlation_ap_dmul_16_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP5/B_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_8_0/kernel_correlatiocud_U2/kernel_correlation_ap_dmul_16_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP2/A_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]' (FDE) to 'i_8_0/kernel_correlatiocud_U2/kernel_correlation_ap_dmul_16_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP5/B_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_8_0/kernel_correlatiocud_U2/kernel_correlation_ap_dmul_16_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP2/A_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[6]' (FDE) to 'i_8_0/kernel_correlatiocud_U2/kernel_correlation_ap_dmul_16_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP5/B_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_8_0/kernel_correlatiocud_U2/kernel_correlation_ap_dmul_16_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP2/A_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[7]' (FDE) to 'i_8_0/kernel_correlatiocud_U2/kernel_correlation_ap_dmul_16_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP5/B_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_8_0/kernel_correlatiocud_U2/kernel_correlation_ap_dmul_16_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP2/A_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[8]' (FDE) to 'i_8_0/kernel_correlatiocud_U2/kernel_correlation_ap_dmul_16_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP5/B_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[8]'
INFO: [Synth 8-3886] merging instance 'i_8_0/kernel_correlatiocud_U2/kernel_correlation_ap_dmul_16_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP2/A_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[9]' (FDE) to 'i_8_0/kernel_correlatiocud_U2/kernel_correlation_ap_dmul_16_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP5/B_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_8_0/kernel_correlatiocud_U2/kernel_correlation_ap_dmul_16_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP2/A_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[10]' (FDE) to 'i_8_0/kernel_correlatiocud_U2/kernel_correlation_ap_dmul_16_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP5/B_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[10]'
INFO: [Synth 8-3886] merging instance 'i_8_0/kernel_correlatiocud_U2/kernel_correlation_ap_dmul_16_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP2/A_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[11]' (FDE) to 'i_8_0/kernel_correlatiocud_U2/kernel_correlation_ap_dmul_16_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP5/B_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_8_0/kernel_correlatiocud_U2/kernel_correlation_ap_dmul_16_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP2/A_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[12]' (FDE) to 'i_8_0/kernel_correlatiocud_U2/kernel_correlation_ap_dmul_16_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP5/B_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_8_0/kernel_correlatiocud_U2/kernel_correlation_ap_dmul_16_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP2/A_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[13]' (FDE) to 'i_8_0/kernel_correlatiocud_U2/kernel_correlation_ap_dmul_16_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP5/B_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[13]'
INFO: [Synth 8-3886] merging instance 'i_8_0/kernel_correlatiocud_U2/kernel_correlation_ap_dmul_16_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP2/A_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[14]' (FDE) to 'i_8_0/kernel_correlatiocud_U2/kernel_correlation_ap_dmul_16_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP5/B_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_8_0/kernel_correlatiocud_U2/kernel_correlation_ap_dmul_16_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP2/A_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[15]' (FDE) to 'i_8_0/kernel_correlatiocud_U2/kernel_correlation_ap_dmul_16_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP5/B_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_8_0/kernel_correlatiocud_U2/kernel_correlation_ap_dmul_16_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP2/A_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[16]' (FDE) to 'i_8_0/kernel_correlatiocud_U2/kernel_correlation_ap_dmul_16_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP5/B_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[16]'
INFO: [Synth 8-3886] merging instance 'i_8_0/kernel_correlatiocud_U2/kernel_correlation_ap_dmul_16_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP2/B_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]' (FDE) to 'i_8_0/kernel_correlatiocud_U2/kernel_correlation_ap_dmul_16_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP7/B_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_8_0/kernel_correlatiocud_U2/kernel_correlation_ap_dmul_16_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP2/B_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[1]' (FDE) to 'i_8_0/kernel_correlatiocud_U2/kernel_correlation_ap_dmul_16_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP7/B_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_8_0/kernel_correlatiocud_U2/kernel_correlation_ap_dmul_16_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP2/B_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[2]' (FDE) to 'i_8_0/kernel_correlatiocud_U2/kernel_correlation_ap_dmul_16_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP7/B_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_8_0/kernel_correlatiocud_U2/kernel_correlation_ap_dmul_16_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP2/B_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[3]' (FDE) to 'i_8_0/kernel_correlatiocud_U2/kernel_correlation_ap_dmul_16_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP7/B_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_8_0/kernel_correlatiocud_U2/kernel_correlation_ap_dmul_16_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP2/B_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[4]' (FDE) to 'i_8_0/kernel_correlatiocud_U2/kernel_correlation_ap_dmul_16_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP7/B_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_8_0/kernel_correlatiocud_U2/kernel_correlation_ap_dmul_16_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP2/B_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]' (FDE) to 'i_8_0/kernel_correlatiocud_U2/kernel_correlation_ap_dmul_16_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP7/B_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_8_0/kernel_correlatiocud_U2/kernel_correlation_ap_dmul_16_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP2/B_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[6]' (FDE) to 'i_8_0/kernel_correlatiocud_U2/kernel_correlation_ap_dmul_16_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP7/B_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_8_0/kernel_correlatiocud_U2/kernel_correlation_ap_dmul_16_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP2/B_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[7]' (FDE) to 'i_8_0/kernel_correlatiocud_U2/kernel_correlation_ap_dmul_16_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP7/B_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_8_0/kernel_correlatiocud_U2/kernel_correlation_ap_dmul_16_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP2/B_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[8]' (FDE) to 'i_8_0/kernel_correlatiocud_U2/kernel_correlation_ap_dmul_16_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP7/B_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[8]'
INFO: [Synth 8-3886] merging instance 'i_8_0/kernel_correlatiocud_U2/kernel_correlation_ap_dmul_16_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP2/B_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[9]' (FDE) to 'i_8_0/kernel_correlatiocud_U2/kernel_correlation_ap_dmul_16_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP7/B_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_8_0/kernel_correlatiocud_U2/kernel_correlation_ap_dmul_16_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP2/B_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[10]' (FDE) to 'i_8_0/kernel_correlatiocud_U2/kernel_correlation_ap_dmul_16_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP7/B_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[10]'
INFO: [Synth 8-3886] merging instance 'i_8_0/kernel_correlatiocud_U2/kernel_correlation_ap_dmul_16_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP2/B_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[11]' (FDE) to 'i_8_0/kernel_correlatiocud_U2/kernel_correlation_ap_dmul_16_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP7/B_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_8_0/kernel_correlatiocud_U2/kernel_correlation_ap_dmul_16_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP2/B_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[12]' (FDE) to 'i_8_0/kernel_correlatiocud_U2/kernel_correlation_ap_dmul_16_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP7/B_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_8_0/kernel_correlatiocud_U2/kernel_correlation_ap_dmul_16_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP2/B_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[13]' (FDE) to 'i_8_0/kernel_correlatiocud_U2/kernel_correlation_ap_dmul_16_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP7/B_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[13]'
INFO: [Synth 8-3886] merging instance 'i_8_0/kernel_correlatiocud_U2/kernel_correlation_ap_dmul_16_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP2/B_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[14]' (FDE) to 'i_8_0/kernel_correlatiocud_U2/kernel_correlation_ap_dmul_16_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP7/B_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_8_0/kernel_correlatiocud_U2/kernel_correlation_ap_dmul_16_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP2/B_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[15]' (FDE) to 'i_8_0/kernel_correlatiocud_U2/kernel_correlation_ap_dmul_16_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP7/B_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_8_0/kernel_correlatiocud_U2/kernel_correlation_ap_dmul_16_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP2/B_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[16]' (FDE) to 'i_8_0/kernel_correlatiocud_U2/kernel_correlation_ap_dmul_16_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP7/B_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[16]'
INFO: [Synth 8-3886] merging instance 'i_8_0/kernel_correlatiocud_U2/kernel_correlation_ap_dmul_16_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP4/A_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]' (FDE) to 'i_8_0/kernel_correlatiocud_U2/kernel_correlation_ap_dmul_16_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP7/A_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_8_0/kernel_correlatiocud_U2/kernel_correlation_ap_dmul_16_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP4/A_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[1]' (FDE) to 'i_8_0/kernel_correlatiocud_U2/kernel_correlation_ap_dmul_16_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP7/A_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_8_0/kernel_correlatiocud_U2/kernel_correlation_ap_dmul_16_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP4/A_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[2]' (FDE) to 'i_8_0/kernel_correlatiocud_U2/kernel_correlation_ap_dmul_16_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP7/A_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_8_0/kernel_correlatiocud_U2/kernel_correlation_ap_dmul_16_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP4/A_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[3]' (FDE) to 'i_8_0/kernel_correlatiocud_U2/kernel_correlation_ap_dmul_16_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP7/A_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_8_0/kernel_correlatiocud_U2/kernel_correlation_ap_dmul_16_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP4/A_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[4]' (FDE) to 'i_8_0/kernel_correlatiocud_U2/kernel_correlation_ap_dmul_16_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP7/A_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_8_0/kernel_correlatiocud_U2/kernel_correlation_ap_dmul_16_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP4/A_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]' (FDE) to 'i_8_0/kernel_correlatiocud_U2/kernel_correlation_ap_dmul_16_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP7/A_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_8_0/kernel_correlatiocud_U2/kernel_correlation_ap_dmul_16_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP4/A_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[6]' (FDE) to 'i_8_0/kernel_correlatiocud_U2/kernel_correlation_ap_dmul_16_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP7/A_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_8_0/kernel_correlatiocud_U2/kernel_correlation_ap_dmul_16_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP4/A_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[7]' (FDE) to 'i_8_0/kernel_correlatiocud_U2/kernel_correlation_ap_dmul_16_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP7/A_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_8_0/kernel_correlatiocud_U2/kernel_correlation_ap_dmul_16_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP4/A_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[8]' (FDE) to 'i_8_0/kernel_correlatiocud_U2/kernel_correlation_ap_dmul_16_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP7/A_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[8]'
INFO: [Synth 8-3886] merging instance 'i_8_0/kernel_correlatiocud_U2/kernel_correlation_ap_dmul_16_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP4/A_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[9]' (FDE) to 'i_8_0/kernel_correlatiocud_U2/kernel_correlation_ap_dmul_16_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP7/A_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_8_0/kernel_correlatiocud_U2/kernel_correlation_ap_dmul_16_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP4/A_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[10]' (FDE) to 'i_8_0/kernel_correlatiocud_U2/kernel_correlation_ap_dmul_16_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP7/A_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[10]'
INFO: [Synth 8-3886] merging instance 'i_8_0/kernel_correlatiocud_U2/kernel_correlation_ap_dmul_16_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP4/A_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[11]' (FDE) to 'i_8_0/kernel_correlatiocud_U2/kernel_correlation_ap_dmul_16_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP7/A_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_8_0/kernel_correlatiocud_U2/kernel_correlation_ap_dmul_16_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP4/A_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[12]' (FDE) to 'i_8_0/kernel_correlatiocud_U2/kernel_correlation_ap_dmul_16_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP7/A_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_8_0/kernel_correlatiocud_U2/kernel_correlation_ap_dmul_16_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP4/A_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[13]' (FDE) to 'i_8_0/kernel_correlatiocud_U2/kernel_correlation_ap_dmul_16_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP7/A_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[13]'
INFO: [Synth 8-3886] merging instance 'i_8_0/kernel_correlatiocud_U2/kernel_correlation_ap_dmul_16_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP4/A_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[14]' (FDE) to 'i_8_0/kernel_correlatiocud_U2/kernel_correlation_ap_dmul_16_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP7/A_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_8_0/kernel_correlatiocud_U2/kernel_correlation_ap_dmul_16_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP4/A_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[15]' (FDE) to 'i_8_0/kernel_correlatiocud_U2/kernel_correlation_ap_dmul_16_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP7/A_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_8_0/kernel_correlatiocud_U2/kernel_correlation_ap_dmul_16_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP4/A_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[16]' (FDE) to 'i_8_0/kernel_correlatiocud_U2/kernel_correlation_ap_dmul_16_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP7/A_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[16]'
INFO: [Synth 8-3886] merging instance 'i_8_0/kernel_correlatiocud_U2/kernel_correlation_ap_dmul_16_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP4/A_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[17]' (FDE) to 'i_8_0/kernel_correlatiocud_U2/kernel_correlation_ap_dmul_16_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP7/A_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[17]'
INFO: [Synth 8-3886] merging instance 'i_8_0/kernel_correlatiocud_U2/kernel_correlation_ap_dmul_16_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP5/A_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]' (FDE) to 'i_8_0/kernel_correlatiocud_U2/kernel_correlation_ap_dmul_16_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP8/B_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_8_0/kernel_correlatiocud_U2/kernel_correlation_ap_dmul_16_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP5/A_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[1]' (FDE) to 'i_8_0/kernel_correlatiocud_U2/kernel_correlation_ap_dmul_16_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP8/B_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_8_0/kernel_correlatiocud_U2/kernel_correlation_ap_dmul_16_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP5/A_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[2]' (FDE) to 'i_8_0/kernel_correlatiocud_U2/kernel_correlation_ap_dmul_16_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP8/B_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_8_0/kernel_correlatiocud_U2/kernel_correlation_ap_dmul_16_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP5/A_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[3]' (FDE) to 'i_8_0/kernel_correlatiocud_U2/kernel_correlation_ap_dmul_16_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP8/B_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_8_0/kernel_correlatiocud_U2/kernel_correlation_ap_dmul_16_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP5/A_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[4]' (FDE) to 'i_8_0/kernel_correlatiocud_U2/kernel_correlation_ap_dmul_16_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP8/B_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_8_0/kernel_correlatiocud_U2/kernel_correlation_ap_dmul_16_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP5/A_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]' (FDE) to 'i_8_0/kernel_correlatiocud_U2/kernel_correlation_ap_dmul_16_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP8/B_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_8_0/kernel_correlatiocud_U2/kernel_correlation_ap_dmul_16_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP5/A_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[6]' (FDE) to 'i_8_0/kernel_correlatiocud_U2/kernel_correlation_ap_dmul_16_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP8/B_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_8_0/kernel_correlatiocud_U2/kernel_correlation_ap_dmul_16_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP5/A_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[7]' (FDE) to 'i_8_0/kernel_correlatiocud_U2/kernel_correlation_ap_dmul_16_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP8/B_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_8_0/kernel_correlatiocud_U2/kernel_correlation_ap_dmul_16_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP5/A_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[8]' (FDE) to 'i_8_0/kernel_correlatiocud_U2/kernel_correlation_ap_dmul_16_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP8/B_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[8]'
INFO: [Synth 8-3886] merging instance 'i_8_0/kernel_correlatiocud_U2/kernel_correlation_ap_dmul_16_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP5/A_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[9]' (FDE) to 'i_8_0/kernel_correlatiocud_U2/kernel_correlation_ap_dmul_16_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP8/B_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[9]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_8_0/\kernel_correlatiocud_U2/kernel_correlation_ap_dmul_16_max_dsp_64_u /U0/i_synth/\MULT.OP/R_AND_R/LOGIC.R_AND_R/EXP_RND2_DELAY.EXP_OFF_RND_DEL/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_8_0/\kernel_correlatiocud_U2/kernel_correlation_ap_dmul_16_max_dsp_64_u /U0/i_synth/\MULT.OP/R_AND_R/LOGIC.R_AND_R/EXP_RND2_DELAY.EXP_OFF_RND_DEL/i_pipe/opt_has_pipe.first_q_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_8_0/\kernel_correlatiocud_U2/kernel_correlation_ap_dmul_16_max_dsp_64_u /U0/i_synth/\MULT.OP/R_AND_R/LOGIC.R_AND_R/EXP_RND2_DELAY.EXP_OFF_RND_DEL/i_pipe/opt_has_pipe.first_q_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_8_0/\kernel_correlatiocud_U2/kernel_correlation_ap_dmul_16_max_dsp_64_u /U0/i_synth/\MULT.OP/R_AND_R/LOGIC.R_AND_R/EXP_RND2_DELAY.EXP_OFF_RND_DEL/i_pipe/opt_has_pipe.first_q_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_8_0/\kernel_correlatiocud_U2/kernel_correlation_ap_dmul_16_max_dsp_64_u /U0/i_synth/\MULT.OP/R_AND_R/LOGIC.R_AND_R/EXP_RND2_DELAY.EXP_OFF_RND_DEL/i_pipe/opt_has_pipe.first_q_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_8_0/\kernel_correlatiocud_U2/kernel_correlation_ap_dmul_16_max_dsp_64_u /U0/i_synth/\MULT.OP/R_AND_R/LOGIC.R_AND_R/EXP_RND2_DELAY.EXP_OFF_RND_DEL/i_pipe/opt_has_pipe.first_q_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_8_0/\kernel_correlatiocud_U2/kernel_correlation_ap_dmul_16_max_dsp_64_u /U0/i_synth/\MULT.OP/R_AND_R/LOGIC.R_AND_R/EXP_RND2_DELAY.EXP_OFF_RND_DEL/i_pipe/opt_has_pipe.first_q_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_8_0/\kernel_correlatiocud_U2/kernel_correlation_ap_dmul_16_max_dsp_64_u /U0/i_synth/\MULT.OP/R_AND_R/LOGIC.R_AND_R/EXP_RND2_DELAY.EXP_OFF_RND_DEL/i_pipe/opt_has_pipe.first_q_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_8_0/\kernel_correlatiocud_U2/kernel_correlation_ap_dmul_16_max_dsp_64_u /U0/i_synth/\MULT.OP/R_AND_R/LOGIC.R_AND_R/EXP_RND2_DELAY.EXP_OFF_RND_DEL/i_pipe/opt_has_pipe.first_q_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_8_0/\kernel_correlatiocud_U2/kernel_correlation_ap_dmul_16_max_dsp_64_u /U0/i_synth/\MULT.OP/R_AND_R/LOGIC.R_AND_R/EXP_RND2_DELAY.EXP_OFF_RND_DEL/i_pipe/opt_has_pipe.first_q_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_8_0/\kernel_correlatiocud_U2/kernel_correlation_ap_dmul_16_max_dsp_64_u /U0/i_synth/\MULT.OP/EXP/STATE_DEC_DELAY/i_pipe/opt_has_pipe.first_q_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_8_0/\kernel_correlatiocud_U2/kernel_correlation_ap_dmul_16_max_dsp_64_u /U0/i_synth/\MULT.OP/EXP/STATE_DEC_DELAY/i_pipe/opt_has_pipe.first_q_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_8_0/\kernel_correlatiocud_U2/kernel_correlation_ap_dmul_16_max_dsp_64_u /U0/i_synth/\MULT.OP/R_AND_R/LOGIC.R_AND_R/EXP_RND2_DELAY.EXP_OFF_RND_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_8_0/\kernel_correlatiocud_U2/kernel_correlation_ap_dmul_16_max_dsp_64_u /U0/i_synth/\MULT.OP/R_AND_R/LOGIC.R_AND_R/EXP_RND2_DELAY.EXP_OFF_RND_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_8_0/\kernel_correlatiocud_U2/kernel_correlation_ap_dmul_16_max_dsp_64_u /U0/i_synth/\MULT.OP/R_AND_R/LOGIC.R_AND_R/EXP_RND2_DELAY.EXP_OFF_RND_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_8_0/\kernel_correlatiocud_U2/kernel_correlation_ap_dmul_16_max_dsp_64_u /U0/i_synth/\MULT.OP/R_AND_R/LOGIC.R_AND_R/EXP_RND2_DELAY.EXP_OFF_RND_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_8_0/\kernel_correlatiocud_U2/kernel_correlation_ap_dmul_16_max_dsp_64_u /U0/i_synth/\MULT.OP/R_AND_R/LOGIC.R_AND_R/EXP_RND2_DELAY.EXP_OFF_RND_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_8_0/\kernel_correlatiocud_U2/kernel_correlation_ap_dmul_16_max_dsp_64_u /U0/i_synth/\MULT.OP/R_AND_R/LOGIC.R_AND_R/EXP_RND2_DELAY.EXP_OFF_RND_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][5] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3332] Sequential element (MULT.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][3]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized1.
INFO: [Synth 8-3332] Sequential element (MULT.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][2]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized1.
INFO: [Synth 8-3332] Sequential element (MULT.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized1.
INFO: [Synth 8-3332] Sequential element (MULT.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized1.
INFO: [Synth 8-3332] Sequential element (MULT.OP/EXP/STATE_DEC_DELAY/i_pipe/opt_has_pipe.first_q_reg[7]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized1.
INFO: [Synth 8-3332] Sequential element (MULT.OP/EXP/STATE_DEC_DELAY/i_pipe/opt_has_pipe.first_q_reg[6]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized1.
INFO: [Synth 8-3332] Sequential element (DSP48_E1.DSP_LOGIC_ADDERS.RND_1/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[7]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized1.
INFO: [Synth 8-3332] Sequential element (DSP48_E1.DSP_LOGIC_ADDERS.RND_1/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[6]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized1.
INFO: [Synth 8-3332] Sequential element (DSP48_E1.DSP_LOGIC_ADDERS.RND_0/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[7]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized1.
INFO: [Synth 8-3332] Sequential element (DSP48_E1.DSP_LOGIC_ADDERS.RND_0/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[6]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized1.
INFO: [Synth 8-3332] Sequential element (MULT.OP/R_AND_R/LOGIC.R_AND_R/EXP_RND2_DELAY.EXP_OFF_RND_DEL/i_pipe/opt_has_pipe.first_q_reg[9]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized1.
INFO: [Synth 8-3332] Sequential element (MULT.OP/R_AND_R/LOGIC.R_AND_R/EXP_RND2_DELAY.EXP_OFF_RND_DEL/i_pipe/opt_has_pipe.first_q_reg[8]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized1.
INFO: [Synth 8-3332] Sequential element (MULT.OP/R_AND_R/LOGIC.R_AND_R/EXP_RND2_DELAY.EXP_OFF_RND_DEL/i_pipe/opt_has_pipe.first_q_reg[7]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized1.
INFO: [Synth 8-3332] Sequential element (MULT.OP/R_AND_R/LOGIC.R_AND_R/EXP_RND2_DELAY.EXP_OFF_RND_DEL/i_pipe/opt_has_pipe.first_q_reg[6]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized1.
INFO: [Synth 8-3332] Sequential element (MULT.OP/R_AND_R/LOGIC.R_AND_R/EXP_RND2_DELAY.EXP_OFF_RND_DEL/i_pipe/opt_has_pipe.first_q_reg[5]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized1.
INFO: [Synth 8-3332] Sequential element (MULT.OP/R_AND_R/LOGIC.R_AND_R/EXP_RND2_DELAY.EXP_OFF_RND_DEL/i_pipe/opt_has_pipe.first_q_reg[4]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized1.
INFO: [Synth 8-3332] Sequential element (MULT.OP/R_AND_R/LOGIC.R_AND_R/EXP_RND2_DELAY.EXP_OFF_RND_DEL/i_pipe/opt_has_pipe.first_q_reg[3]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized1.
INFO: [Synth 8-3332] Sequential element (MULT.OP/R_AND_R/LOGIC.R_AND_R/EXP_RND2_DELAY.EXP_OFF_RND_DEL/i_pipe/opt_has_pipe.first_q_reg[2]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized1.
INFO: [Synth 8-3332] Sequential element (MULT.OP/R_AND_R/LOGIC.R_AND_R/EXP_RND2_DELAY.EXP_OFF_RND_DEL/i_pipe/opt_has_pipe.first_q_reg[1]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized1.
INFO: [Synth 8-3332] Sequential element (MULT.OP/R_AND_R/LOGIC.R_AND_R/EXP_RND2_DELAY.EXP_OFF_RND_DEL/i_pipe/opt_has_pipe.first_q_reg[0]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized1.
INFO: [Synth 8-3332] Sequential element (MULT.OP/R_AND_R/LOGIC.R_AND_R/EXP_RND2_DELAY.EXP_OFF_RND_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][9]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized1.
INFO: [Synth 8-3332] Sequential element (MULT.OP/R_AND_R/LOGIC.R_AND_R/EXP_RND2_DELAY.EXP_OFF_RND_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][8]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized1.
INFO: [Synth 8-3332] Sequential element (MULT.OP/R_AND_R/LOGIC.R_AND_R/EXP_RND2_DELAY.EXP_OFF_RND_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][7]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized1.
INFO: [Synth 8-3332] Sequential element (MULT.OP/R_AND_R/LOGIC.R_AND_R/EXP_RND2_DELAY.EXP_OFF_RND_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][6]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized1.
INFO: [Synth 8-3332] Sequential element (MULT.OP/R_AND_R/LOGIC.R_AND_R/EXP_RND2_DELAY.EXP_OFF_RND_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][5]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized1.
INFO: [Synth 8-3332] Sequential element (MULT.OP/R_AND_R/LOGIC.R_AND_R/EXP_RND2_DELAY.EXP_OFF_RND_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][4]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized1.
INFO: [Synth 8-3332] Sequential element (MULT.OP/R_AND_R/LOGIC.R_AND_R/EXP_RND2_DELAY.EXP_OFF_RND_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][3]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized1.
INFO: [Synth 8-3332] Sequential element (MULT.OP/R_AND_R/LOGIC.R_AND_R/EXP_RND2_DELAY.EXP_OFF_RND_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][2]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized1.
INFO: [Synth 8-3332] Sequential element (MULT.OP/R_AND_R/LOGIC.R_AND_R/EXP_RND2_DELAY.EXP_OFF_RND_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized1.
INFO: [Synth 8-3332] Sequential element (MULT.OP/R_AND_R/LOGIC.R_AND_R/EXP_RND2_DELAY.EXP_OFF_RND_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized1.
INFO: [Synth 8-3332] Sequential element (RT[0].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[1]) is unused and will be removed from module flt_sqrt_mant.
INFO: [Synth 8-3332] Sequential element (RT[0].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[0]) is unused and will be removed from module flt_sqrt_mant.
INFO: [Synth 8-3332] Sequential element (RT[1].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[2]) is unused and will be removed from module flt_sqrt_mant.
INFO: [Synth 8-3332] Sequential element (RT[1].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[1]) is unused and will be removed from module flt_sqrt_mant.
INFO: [Synth 8-3332] Sequential element (RT[2].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[3]) is unused and will be removed from module flt_sqrt_mant.
INFO: [Synth 8-3332] Sequential element (RT[2].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[2]) is unused and will be removed from module flt_sqrt_mant.
INFO: [Synth 8-3332] Sequential element (RT[3].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[4]) is unused and will be removed from module flt_sqrt_mant.
INFO: [Synth 8-3332] Sequential element (RT[3].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[3]) is unused and will be removed from module flt_sqrt_mant.
INFO: [Synth 8-3332] Sequential element (RT[4].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[5]) is unused and will be removed from module flt_sqrt_mant.
INFO: [Synth 8-3332] Sequential element (RT[4].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[4]) is unused and will be removed from module flt_sqrt_mant.
INFO: [Synth 8-3332] Sequential element (RT[5].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[6]) is unused and will be removed from module flt_sqrt_mant.
INFO: [Synth 8-3332] Sequential element (RT[5].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[5]) is unused and will be removed from module flt_sqrt_mant.
INFO: [Synth 8-3332] Sequential element (RT[6].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[7]) is unused and will be removed from module flt_sqrt_mant.
INFO: [Synth 8-3332] Sequential element (RT[6].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[6]) is unused and will be removed from module flt_sqrt_mant.
INFO: [Synth 8-3332] Sequential element (RT[7].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[8]) is unused and will be removed from module flt_sqrt_mant.
INFO: [Synth 8-3332] Sequential element (RT[7].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[7]) is unused and will be removed from module flt_sqrt_mant.
INFO: [Synth 8-3332] Sequential element (RT[8].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[9]) is unused and will be removed from module flt_sqrt_mant.
INFO: [Synth 8-3332] Sequential element (RT[8].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[8]) is unused and will be removed from module flt_sqrt_mant.
INFO: [Synth 8-3332] Sequential element (RT[9].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[10]) is unused and will be removed from module flt_sqrt_mant.
INFO: [Synth 8-3332] Sequential element (RT[9].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[9]) is unused and will be removed from module flt_sqrt_mant.
INFO: [Synth 8-3332] Sequential element (RT[10].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[11]) is unused and will be removed from module flt_sqrt_mant.
INFO: [Synth 8-3332] Sequential element (RT[10].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[10]) is unused and will be removed from module flt_sqrt_mant.
INFO: [Synth 8-3332] Sequential element (RT[11].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[12]) is unused and will be removed from module flt_sqrt_mant.
INFO: [Synth 8-3332] Sequential element (RT[11].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[11]) is unused and will be removed from module flt_sqrt_mant.
INFO: [Synth 8-3332] Sequential element (RT[12].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[13]) is unused and will be removed from module flt_sqrt_mant.
INFO: [Synth 8-3332] Sequential element (RT[12].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[12]) is unused and will be removed from module flt_sqrt_mant.
INFO: [Synth 8-3332] Sequential element (RT[13].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[14]) is unused and will be removed from module flt_sqrt_mant.
INFO: [Synth 8-3332] Sequential element (RT[13].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[13]) is unused and will be removed from module flt_sqrt_mant.
INFO: [Synth 8-3332] Sequential element (RT[14].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[15]) is unused and will be removed from module flt_sqrt_mant.
INFO: [Synth 8-3332] Sequential element (RT[14].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[14]) is unused and will be removed from module flt_sqrt_mant.
INFO: [Synth 8-3332] Sequential element (RT[15].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[16]) is unused and will be removed from module flt_sqrt_mant.
INFO: [Synth 8-3332] Sequential element (RT[15].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[15]) is unused and will be removed from module flt_sqrt_mant.
INFO: [Synth 8-3332] Sequential element (RT[16].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[17]) is unused and will be removed from module flt_sqrt_mant.
INFO: [Synth 8-3332] Sequential element (RT[16].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[16]) is unused and will be removed from module flt_sqrt_mant.
INFO: [Synth 8-3332] Sequential element (RT[17].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[18]) is unused and will be removed from module flt_sqrt_mant.
INFO: [Synth 8-3332] Sequential element (RT[17].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[17]) is unused and will be removed from module flt_sqrt_mant.
INFO: [Synth 8-3332] Sequential element (RT[18].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[19]) is unused and will be removed from module flt_sqrt_mant.
INFO: [Synth 8-3332] Sequential element (RT[18].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[18]) is unused and will be removed from module flt_sqrt_mant.
INFO: [Synth 8-3332] Sequential element (RT[19].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[20]) is unused and will be removed from module flt_sqrt_mant.
INFO: [Synth 8-3332] Sequential element (RT[19].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[19]) is unused and will be removed from module flt_sqrt_mant.
INFO: [Synth 8-3332] Sequential element (RT[20].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[21]) is unused and will be removed from module flt_sqrt_mant.
INFO: [Synth 8-3332] Sequential element (RT[20].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[20]) is unused and will be removed from module flt_sqrt_mant.
INFO: [Synth 8-3332] Sequential element (RT[21].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[22]) is unused and will be removed from module flt_sqrt_mant.
INFO: [Synth 8-3332] Sequential element (RT[21].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[21]) is unused and will be removed from module flt_sqrt_mant.
INFO: [Synth 8-3332] Sequential element (RT[22].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[23]) is unused and will be removed from module flt_sqrt_mant.
INFO: [Synth 8-3332] Sequential element (RT[22].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[22]) is unused and will be removed from module flt_sqrt_mant.
INFO: [Synth 8-3332] Sequential element (RT[23].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[24]) is unused and will be removed from module flt_sqrt_mant.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:42 ; elapsed = 00:02:08 . Memory (MB): peak = 2059.719 ; gain = 849.809 ; free physical = 1194 ; free virtual = 11278
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-----------------------------------------------+------------+----------+
|      |RTL Partition                                  |Replication |Instances |
+------+-----------------------------------------------+------------+----------+
|1     |flt_div_mant                                   |           1|     19030|
|2     |flt_div__GB1                                   |           1|      1615|
|3     |floating_point_v7_1_6_viv__parameterized3__GC0 |           1|        58|
|4     |kernel_correlatiodEe__GC0                      |           1|       128|
|5     |kernel_correlation__GC0                        |           1|     23894|
+------+-----------------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:49 ; elapsed = 00:02:19 . Memory (MB): peak = 2059.719 ; gain = 849.809 ; free physical = 1054 ; free virtual = 11143
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:51 ; elapsed = 00:02:20 . Memory (MB): peak = 2059.719 ; gain = 849.809 ; free physical = 1041 ; free virtual = 11130
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-----------------------------------------------+------------+----------+
|      |RTL Partition                                  |Replication |Instances |
+------+-----------------------------------------------+------------+----------+
|1     |flt_div_mant                                   |           1|     19030|
|2     |flt_div__GB1                                   |           1|      1615|
|3     |floating_point_v7_1_6_viv__parameterized3__GC0 |           1|        58|
|4     |kernel_correlatiodEe__GC0                      |           1|       128|
|5     |kernel_correlation__GC0                        |           1|     23894|
+------+-----------------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:59 ; elapsed = 00:02:28 . Memory (MB): peak = 2059.719 ; gain = 849.809 ; free physical = 1034 ; free virtual = 11122
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:01 ; elapsed = 00:02:30 . Memory (MB): peak = 2059.719 ; gain = 849.809 ; free physical = 1031 ; free virtual = 11120
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:01 ; elapsed = 00:02:30 . Memory (MB): peak = 2059.719 ; gain = 849.809 ; free physical = 1031 ; free virtual = 11120
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:04 ; elapsed = 00:02:34 . Memory (MB): peak = 2059.719 ; gain = 849.809 ; free physical = 1023 ; free virtual = 11111
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:04 ; elapsed = 00:02:34 . Memory (MB): peak = 2059.719 ; gain = 849.809 ; free physical = 1023 ; free virtual = 11111
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:05 ; elapsed = 00:02:34 . Memory (MB): peak = 2059.719 ; gain = 849.809 ; free physical = 1020 ; free virtual = 11109
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:05 ; elapsed = 00:02:34 . Memory (MB): peak = 2059.719 ; gain = 849.809 ; free physical = 1020 ; free virtual = 11109
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |CARRY4    |    88|
|2     |DSP48E1   |     1|
|3     |DSP48E1_1 |     2|
|4     |DSP48E1_2 |     2|
|5     |DSP48E1_3 |     2|
|6     |DSP48E1_4 |     3|
|7     |DSP48E1_5 |     1|
|8     |DSP48E1_7 |     1|
|9     |LUT1      |   136|
|10    |LUT2      |   732|
|11    |LUT3      |  4505|
|12    |LUT4      |   539|
|13    |LUT5      |   361|
|14    |LUT6      |   678|
|15    |MUXCY     |  5043|
|16    |MUXF7     |    10|
|17    |MUXF8     |     5|
|18    |SRL16E    |   255|
|19    |SRLC32E   |   142|
|20    |XORCY     |  4955|
|21    |FDE       |    42|
|22    |FDRE      | 13256|
|23    |FDSE      |     1|
+------+----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:05 ; elapsed = 00:02:34 . Memory (MB): peak = 2059.719 ; gain = 849.809 ; free physical = 1020 ; free virtual = 11109
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 228 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:47 ; elapsed = 00:02:03 . Memory (MB): peak = 2059.719 ; gain = 299.879 ; free physical = 1090 ; free virtual = 11178
Synthesis Optimization Complete : Time (s): cpu = 00:02:05 ; elapsed = 00:02:35 . Memory (MB): peak = 2059.727 ; gain = 849.809 ; free physical = 1090 ; free virtual = 11178
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 10155 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1401 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 1359 instances
  FDE => FDRE: 42 instances

INFO: [Common 17-83] Releasing license: Synthesis
567 Infos, 116 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:15 ; elapsed = 00:02:44 . Memory (MB): peak = 2059.727 ; gain = 861.375 ; free physical = 1098 ; free virtual = 11187
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/classic/impl/vhdl/project.runs/synth_1/kernel_correlation.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2083.730 ; gain = 24.004 ; free physical = 1092 ; free virtual = 11187
INFO: [runtcl-4] Executing : report_utilization -file kernel_correlation_utilization_synth.rpt -pb kernel_correlation_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.29 . Memory (MB): peak = 2083.730 ; gain = 0.000 ; free physical = 1091 ; free virtual = 11185
INFO: [Common 17-206] Exiting Vivado at Tue Aug 28 14:48:26 2018...
[Tue Aug 28 14:48:26 2018] synth_1 finished
wait_on_run: Time (s): cpu = 00:02:33 ; elapsed = 00:03:02 . Memory (MB): peak = 1315.879 ; gain = 0.000 ; free physical = 1885 ; free virtual = 11948
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7k160tfbg484-1
INFO: [Netlist 29-17] Analyzing 1475 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7k160tfbg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/classic/impl/vhdl/kernel_correlation.xdc]
Finished Parsing XDC File [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/classic/impl/vhdl/kernel_correlation.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:14 ; elapsed = 00:00:29 . Memory (MB): peak = 1663.219 ; gain = 347.340 ; free physical = 1499 ; free virtual = 11585
report_utilization: Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.27 . Memory (MB): peak = 1663.219 ; gain = 0.000 ; free physical = 1496 ; free virtual = 11582
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
report_timing: Time (s): cpu = 00:00:18 ; elapsed = 00:00:26 . Memory (MB): peak = 2195.797 ; gain = 532.578 ; free physical = 1102 ; free virtual = 11160
INFO: [Timing 38-480] Writing timing data to binary archive.
[Tue Aug 28 14:49:28 2018] Launched impl_1...
Run output will be captured here: /home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/classic/impl/vhdl/project.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2253.961 ; gain = 58.164 ; free physical = 1072 ; free virtual = 11139
[Tue Aug 28 14:49:28 2018] Waiting for impl_1 to finish...

*** Running vivado
    with args -log kernel_correlation.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source kernel_correlation.tcl -notrace


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source kernel_correlation.tcl -notrace
Command: open_checkpoint /home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/classic/impl/vhdl/project.runs/impl_1/kernel_correlation.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.09 . Memory (MB): peak = 1183.340 ; gain = 0.000 ; free physical = 919 ; free virtual = 10988
INFO: [Netlist 29-17] Analyzing 1475 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7k160tfbg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2018.2 (64-bit) build 2258646
open_checkpoint: Time (s): cpu = 00:00:23 ; elapsed = 00:00:49 . Memory (MB): peak = 2067.965 ; gain = 884.625 ; free physical = 146 ; free virtual = 10126
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2099.980 ; gain = 32.016 ; free physical = 139 ; free virtual = 10119

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: b2c93882

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2099.980 ; gain = 0.000 ; free physical = 140 ; free virtual = 10120

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: cc197868

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2099.980 ; gain = 0.000 ; free physical = 205 ; free virtual = 10190
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 809d20cc

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2099.980 ; gain = 0.000 ; free physical = 206 ; free virtual = 10190
INFO: [Opt 31-389] Phase Constant propagation created 10 cells and removed 98 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: bd8560ea

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2099.980 ; gain = 0.000 ; free physical = 205 ; free virtual = 10188
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 222 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: bd8560ea

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2099.980 ; gain = 0.000 ; free physical = 205 ; free virtual = 10187
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 14b99b876

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2099.980 ; gain = 0.000 ; free physical = 206 ; free virtual = 10188
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 14b99b876

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2099.980 ; gain = 0.000 ; free physical = 205 ; free virtual = 10187
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2099.980 ; gain = 0.000 ; free physical = 205 ; free virtual = 10187
Ending Logic Optimization Task | Checksum: 14b99b876

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2099.980 ; gain = 0.000 ; free physical = 205 ; free virtual = 10187

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 14b99b876

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2099.980 ; gain = 0.000 ; free physical = 205 ; free virtual = 10187

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 14b99b876

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2099.980 ; gain = 0.000 ; free physical = 205 ; free virtual = 10187
INFO: [Common 17-83] Releasing license: Implementation
26 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2099.980 ; gain = 32.016 ; free physical = 206 ; free virtual = 10188
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-1381] The checkpoint '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/classic/impl/vhdl/project.runs/impl_1/kernel_correlation_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 2123.992 ; gain = 24.012 ; free physical = 177 ; free virtual = 10168
INFO: [runtcl-4] Executing : report_drc -file kernel_correlation_drc_opted.rpt -pb kernel_correlation_drc_opted.pb -rpx kernel_correlation_drc_opted.rpx
Command: report_drc -file kernel_correlation_drc_opted.rpt -pb kernel_correlation_drc_opted.pb -rpx kernel_correlation_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/classic/impl/vhdl/project.runs/impl_1/kernel_correlation_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2131.996 ; gain = 0.000 ; free physical = 143 ; free virtual = 10137
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 93993ab3

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2131.996 ; gain = 0.000 ; free physical = 143 ; free virtual = 10137
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2131.996 ; gain = 0.000 ; free physical = 143 ; free virtual = 10137

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: f17ae64d

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2131.996 ; gain = 0.000 ; free physical = 135 ; free virtual = 10132

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 165478a20

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 2153.105 ; gain = 21.109 ; free physical = 150 ; free virtual = 10083

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 165478a20

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 2153.105 ; gain = 21.109 ; free physical = 147 ; free virtual = 10081
Phase 1 Placer Initialization | Checksum: 165478a20

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 2153.105 ; gain = 21.109 ; free physical = 152 ; free virtual = 10087

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 15d16942b

Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 2189.461 ; gain = 57.465 ; free physical = 154 ; free virtual = 10092

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2205.469 ; gain = 0.000 ; free physical = 142 ; free virtual = 10079

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 2a44d6d37

Time (s): cpu = 00:00:35 ; elapsed = 00:00:16 . Memory (MB): peak = 2205.469 ; gain = 73.473 ; free physical = 145 ; free virtual = 10079
Phase 2 Global Placement | Checksum: 26e4c26f9

Time (s): cpu = 00:00:36 ; elapsed = 00:00:17 . Memory (MB): peak = 2205.469 ; gain = 73.473 ; free physical = 148 ; free virtual = 10082

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 26e4c26f9

Time (s): cpu = 00:00:36 ; elapsed = 00:00:17 . Memory (MB): peak = 2205.469 ; gain = 73.473 ; free physical = 148 ; free virtual = 10082

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1db2a07e6

Time (s): cpu = 00:00:40 ; elapsed = 00:00:19 . Memory (MB): peak = 2205.469 ; gain = 73.473 ; free physical = 131 ; free virtual = 10071

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1b46b12cf

Time (s): cpu = 00:00:40 ; elapsed = 00:00:19 . Memory (MB): peak = 2205.469 ; gain = 73.473 ; free physical = 131 ; free virtual = 10071

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1e50380e2

Time (s): cpu = 00:00:40 ; elapsed = 00:00:19 . Memory (MB): peak = 2205.469 ; gain = 73.473 ; free physical = 131 ; free virtual = 10071

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 1e50380e2

Time (s): cpu = 00:00:41 ; elapsed = 00:00:19 . Memory (MB): peak = 2205.469 ; gain = 73.473 ; free physical = 131 ; free virtual = 10071

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 13ddc1d9a

Time (s): cpu = 00:00:41 ; elapsed = 00:00:20 . Memory (MB): peak = 2205.469 ; gain = 73.473 ; free physical = 130 ; free virtual = 10069

Phase 3.7 Small Shape Detail Placement
Phase 3.7 Small Shape Detail Placement | Checksum: 269ebbdb0

Time (s): cpu = 00:00:43 ; elapsed = 00:00:22 . Memory (MB): peak = 2205.469 ; gain = 73.473 ; free physical = 146 ; free virtual = 10060

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 29ad3af63

Time (s): cpu = 00:00:44 ; elapsed = 00:00:23 . Memory (MB): peak = 2205.469 ; gain = 73.473 ; free physical = 143 ; free virtual = 10057

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: 29ad3af63

Time (s): cpu = 00:00:44 ; elapsed = 00:00:23 . Memory (MB): peak = 2205.469 ; gain = 73.473 ; free physical = 143 ; free virtual = 10057

Phase 3.10 Fast Optimization
Phase 3.10 Fast Optimization | Checksum: 1f4d98f68

Time (s): cpu = 00:00:50 ; elapsed = 00:00:25 . Memory (MB): peak = 2205.469 ; gain = 73.473 ; free physical = 142 ; free virtual = 10057
Phase 3 Detail Placement | Checksum: 1f4d98f68

Time (s): cpu = 00:00:50 ; elapsed = 00:00:25 . Memory (MB): peak = 2205.469 ; gain = 73.473 ; free physical = 142 ; free virtual = 10057

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 19d736b15

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 19d736b15

Time (s): cpu = 00:00:56 ; elapsed = 00:00:28 . Memory (MB): peak = 2214.750 ; gain = 82.754 ; free physical = 139 ; free virtual = 10055
INFO: [Place 30-746] Post Placement Timing Summary WNS=-0.340. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1506b2eb4

Time (s): cpu = 00:01:35 ; elapsed = 00:01:10 . Memory (MB): peak = 2214.750 ; gain = 82.754 ; free physical = 160 ; free virtual = 10001
Phase 4.1 Post Commit Optimization | Checksum: 1506b2eb4

Time (s): cpu = 00:01:35 ; elapsed = 00:01:10 . Memory (MB): peak = 2214.750 ; gain = 82.754 ; free physical = 160 ; free virtual = 10001

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1506b2eb4

Time (s): cpu = 00:01:35 ; elapsed = 00:01:10 . Memory (MB): peak = 2214.750 ; gain = 82.754 ; free physical = 161 ; free virtual = 10002

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1506b2eb4

Time (s): cpu = 00:01:36 ; elapsed = 00:01:10 . Memory (MB): peak = 2214.750 ; gain = 82.754 ; free physical = 161 ; free virtual = 10002

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 170963723

Time (s): cpu = 00:01:36 ; elapsed = 00:01:10 . Memory (MB): peak = 2214.750 ; gain = 82.754 ; free physical = 161 ; free virtual = 10002
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 170963723

Time (s): cpu = 00:01:36 ; elapsed = 00:01:10 . Memory (MB): peak = 2214.750 ; gain = 82.754 ; free physical = 161 ; free virtual = 10002
Ending Placer Task | Checksum: 146343914

Time (s): cpu = 00:01:36 ; elapsed = 00:01:10 . Memory (MB): peak = 2214.750 ; gain = 82.754 ; free physical = 189 ; free virtual = 10029
INFO: [Common 17-83] Releasing license: Implementation
50 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:40 ; elapsed = 00:01:12 . Memory (MB): peak = 2214.750 ; gain = 82.754 ; free physical = 189 ; free virtual = 10029
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2214.750 ; gain = 0.000 ; free physical = 153 ; free virtual = 10019
INFO: [Common 17-1381] The checkpoint '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/classic/impl/vhdl/project.runs/impl_1/kernel_correlation_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2214.750 ; gain = 0.000 ; free physical = 222 ; free virtual = 10080
INFO: [runtcl-4] Executing : report_io -file kernel_correlation_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.19 . Memory (MB): peak = 2214.750 ; gain = 0.000 ; free physical = 203 ; free virtual = 10061
INFO: [runtcl-4] Executing : report_utilization -file kernel_correlation_utilization_placed.rpt -pb kernel_correlation_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00.33 ; elapsed = 00:00:00.37 . Memory (MB): peak = 2214.750 ; gain = 0.000 ; free physical = 210 ; free virtual = 10069
INFO: [runtcl-4] Executing : report_control_sets -verbose -file kernel_correlation_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.17 . Memory (MB): peak = 2214.750 ; gain = 0.000 ; free physical = 210 ; free virtual = 10069
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2214.750 ; gain = 0.000 ; free physical = 199 ; free virtual = 10065

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 4 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.340 | TNS=-30.270 |
Phase 1 Physical Synthesis Initialization | Checksum: 1cc0418f4

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 2214.750 ; gain = 0.000 ; free physical = 177 ; free virtual = 10049
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.340 | TNS=-30.270 |

Phase 2 Fanout Optimization
INFO: [Physopt 32-76] Pass 1. Identified 50 candidate nets for fanout optimization.
INFO: [Physopt 32-572] Net kernel_correlatiodEe_U3/kernel_correlation_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[7].ADDSUB/ADDSUB/Q_DEL/i_pipe/first_q[53] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net kernel_correlatiodEe_U3/kernel_correlation_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[8].ADDSUB/ADDSUB/Q_DEL/i_pipe/first_q[53] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net kernel_correlatiodEe_U3/kernel_correlation_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/Q_DEL/i_pipe/first_q[53] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net kernel_correlatiodEe_U3/kernel_correlation_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[6].ADDSUB/ADDSUB/Q_DEL/i_pipe/first_q[53] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net kernel_correlatiodEe_U3/kernel_correlation_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[28].ADDSUB/ADDSUB/Q_DEL/i_pipe/first_q[53] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net kernel_correlatiodEe_U3/kernel_correlation_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[27].ADDSUB/ADDSUB/Q_DEL/i_pipe/first_q[53] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net kernel_correlatiodEe_U3/kernel_correlation_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[24].ADDSUB/ADDSUB/Q_DEL/i_pipe/first_q[53] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net kernel_correlatiodEe_U3/kernel_correlation_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[25].ADDSUB/ADDSUB/Q_DEL/i_pipe/first_q[53] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net kernel_correlatiodEe_U3/kernel_correlation_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/Q_DEL/i_pipe/first_q[53] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net kernel_correlatiodEe_U3/kernel_correlation_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/Q_DEL/i_pipe/first_q[53] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net kernel_correlatiodEe_U3/kernel_correlation_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[18].ADDSUB/ADDSUB/Q_DEL/i_pipe/first_q[53] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 4 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2238.762 ; gain = 0.000 ; free physical = 135 ; free virtual = 9999
Phase 2 Fanout Optimization | Checksum: 1cc0418f4

Time (s): cpu = 00:00:20 ; elapsed = 00:00:09 . Memory (MB): peak = 2238.762 ; gain = 24.012 ; free physical = 135 ; free virtual = 9999

Phase 3 Placement Based Optimization
INFO: [Physopt 32-660] Identified 11 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net kernel_correlatiodEe_U3/kernel_correlation_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[7].ADDSUB/ADDSUB/Q_DEL/i_pipe/first_q[53].  Did not re-place instance kernel_correlatiodEe_U3/kernel_correlation_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[7].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[53]
INFO: [Physopt 32-662] Processed net kernel_correlatiodEe_U3/kernel_correlation_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[8].ADDSUB/ADDSUB/Q_DEL/i_pipe/first_q[53].  Did not re-place instance kernel_correlatiodEe_U3/kernel_correlation_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[8].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[53]
INFO: [Physopt 32-662] Processed net kernel_correlatiodEe_U3/kernel_correlation_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[7].ADDSUB/ADDSUB/Q_DEL/i_pipe/a_xor_b_sub[1].  Did not re-place instance kernel_correlatiodEe_U3/kernel_correlation_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[7].ADDSUB/ADDSUB/Q_DEL/i_pipe/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1__6
INFO: [Physopt 32-662] Processed net kernel_correlatiodEe_U3/kernel_correlation_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/Q_DEL/i_pipe/first_q[53].  Did not re-place instance kernel_correlatiodEe_U3/kernel_correlation_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[53]
INFO: [Physopt 32-662] Processed net kernel_correlatiodEe_U3/kernel_correlation_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[6].ADDSUB/ADDSUB/Q_DEL/i_pipe/first_q[53].  Did not re-place instance kernel_correlatiodEe_U3/kernel_correlation_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[6].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[53]
INFO: [Physopt 32-662] Processed net kernel_correlatiodEe_U3/kernel_correlation_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/Q_DEL/i_pipe/a_xor_b_sub[1].  Did not re-place instance kernel_correlatiodEe_U3/kernel_correlation_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/Q_DEL/i_pipe/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1__4
INFO: [Physopt 32-662] Processed net kernel_correlatiodEe_U3/kernel_correlation_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[8].ADDSUB/ADDSUB/Q_DEL/i_pipe/first_q[49].  Did not re-place instance kernel_correlatiodEe_U3/kernel_correlation_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[8].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[49]
INFO: [Physopt 32-662] Processed net kernel_correlatiodEe_U3/kernel_correlation_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[28].ADDSUB/ADDSUB/Q_DEL/i_pipe/first_q[53].  Did not re-place instance kernel_correlatiodEe_U3/kernel_correlation_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[28].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[53]
INFO: [Physopt 32-662] Processed net kernel_correlatiodEe_U3/kernel_correlation_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[27].ADDSUB/ADDSUB/Q_DEL/i_pipe/first_q[53].  Did not re-place instance kernel_correlatiodEe_U3/kernel_correlation_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[27].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[53]
INFO: [Physopt 32-662] Processed net kernel_correlatiodEe_U3/kernel_correlation_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[27].ADDSUB/ADDSUB/Q_DEL/i_pipe/a_xor_b_sub[1].  Did not re-place instance kernel_correlatiodEe_U3/kernel_correlation_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[27].ADDSUB/ADDSUB/Q_DEL/i_pipe/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1__26
INFO: [Physopt 32-662] Processed net kernel_correlatiodEe_U3/kernel_correlation_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[8].ADDSUB/ADDSUB/Q_DEL/i_pipe/first_q[52].  Did not re-place instance kernel_correlatiodEe_U3/kernel_correlation_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[8].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[52]
INFO: [Physopt 32-661] Optimized 0 net.  Re-placed 0 instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2238.762 ; gain = 0.000 ; free physical = 135 ; free virtual = 9999
Phase 3 Placement Based Optimization | Checksum: 1cc0418f4

Time (s): cpu = 00:00:21 ; elapsed = 00:00:10 . Memory (MB): peak = 2238.762 ; gain = 24.012 ; free physical = 135 ; free virtual = 9999

Phase 4 Rewire
INFO: [Physopt 32-246] Starting Signal Push optimization...
INFO: [Physopt 32-77] Pass 1. Identified 6 candidate nets for rewire optimization.
INFO: [Physopt 32-242] Processed net ap_CS_fsm[271]_i_94_n_8. Rewired (signal push) ap_CS_fsm_state340 to 1 loads. Replicated 0 times.
INFO: [Physopt 32-134] Processed net ap_CS_fsm[271]_i_63_n_8. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net ap_CS_fsm[271]_i_58_n_8. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net ap_CS_fsm[343]_i_7_n_8. Rewired (signal push) j2_0_in_reg_353[6] to 1 loads. Replicated 0 times.
INFO: [Physopt 32-134] Processed net ap_CS_fsm[343]_i_3_n_8. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net ap_CS_fsm[271]_i_90_n_8. Rewired (signal push) ap_CS_fsm_reg_n_8_[344] to 1 loads. Replicated 0 times.
INFO: [Physopt 32-232] Optimized 3 nets. Created 0 new instance.
INFO: [Physopt 32-775] End 4 Pass. Optimized 3 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2238.762 ; gain = 0.000 ; free physical = 137 ; free virtual = 9996
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.340 | TNS=-29.902 |
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2238.762 ; gain = 0.000 ; free physical = 137 ; free virtual = 9996
Phase 4 Rewire | Checksum: 1b36bd0d5

Time (s): cpu = 00:00:22 ; elapsed = 00:00:10 . Memory (MB): peak = 2238.762 ; gain = 24.012 ; free physical = 137 ; free virtual = 9996

Phase 5 Critical Cell Optimization
INFO: [Physopt 32-46] Identified 13 candidate nets for critical-cell optimization.
INFO: [Physopt 32-572] Net mean_addr_reg_791[0]_i_1_n_8 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net j_reg_205_reg_n_8_[5] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net j_1_reg_250[9]_i_2_n_8 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net kernel_correlatiocud_U2/kernel_correlation_ap_dmul_16_max_dsp_64_u/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP_LOGIC_ADDERS.MANT_MSBS_DEL/i_pipe/Q[0]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net kernel_correlatiocud_U2/kernel_correlation_ap_dmul_16_max_dsp_64_u/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/NORMALIZE_RND2_DEL/i_pipe/first_q[0]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net ap_CS_fsm_reg[371]_rep__0_n_8. Replicated 1 times.
INFO: [Physopt 32-601] Processed net kernel_correlatiodEe_U3/kernel_correlation_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/Q_DEL/i_pipe/first_q[0]. Net driver kernel_correlatiodEe_U3/kernel_correlation_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[0] was replaced.
INFO: [Physopt 32-81] Processed net j_reg_205_reg_n_8_[8]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net kernel_correlatiocud_U2/kernel_correlation_ap_dmul_16_max_dsp_64_u/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP_LOGIC_ADDERS.MANT_MSBS_DEL/i_pipe/Q[1]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net ap_CS_fsm_state87. Replicated 1 times.
INFO: [Physopt 32-572] Net j_reg_205_reg_n_8_[6] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-232] Optimized 7 nets. Created 8 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 7 nets or cells. Created 8 new cells, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.340 | TNS=-29.732 |
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2238.762 ; gain = 0.000 ; free physical = 130 ; free virtual = 9991
Phase 5 Critical Cell Optimization | Checksum: 20690a5f4

Time (s): cpu = 00:00:25 ; elapsed = 00:00:12 . Memory (MB): peak = 2238.762 ; gain = 24.012 ; free physical = 130 ; free virtual = 9991

Phase 6 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 6 DSP Register Optimization | Checksum: 20690a5f4

Time (s): cpu = 00:00:25 ; elapsed = 00:00:12 . Memory (MB): peak = 2238.762 ; gain = 24.012 ; free physical = 130 ; free virtual = 9991

Phase 7 BRAM Register Optimization
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 7 BRAM Register Optimization | Checksum: 20690a5f4

Time (s): cpu = 00:00:25 ; elapsed = 00:00:12 . Memory (MB): peak = 2238.762 ; gain = 24.012 ; free physical = 130 ; free virtual = 9991

Phase 8 URAM Register Optimization
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 8 URAM Register Optimization | Checksum: 20690a5f4

Time (s): cpu = 00:00:25 ; elapsed = 00:00:12 . Memory (MB): peak = 2238.762 ; gain = 24.012 ; free physical = 130 ; free virtual = 9991

Phase 9 Shift Register Optimization
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 9 Shift Register Optimization | Checksum: 20690a5f4

Time (s): cpu = 00:00:25 ; elapsed = 00:00:12 . Memory (MB): peak = 2238.762 ; gain = 24.012 ; free physical = 130 ; free virtual = 9991

Phase 10 Critical Pin Optimization
INFO: [Physopt 32-606] Identified 3 candidate nets for critical-pin optimization.
INFO: [Physopt 32-608] Optimized 3 nets.  Swapped 48 pins.
INFO: [Physopt 32-775] End 1 Pass. Optimized 3 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 48 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.233 | TNS=-25.239 |
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2238.762 ; gain = 0.000 ; free physical = 130 ; free virtual = 9991
Phase 10 Critical Pin Optimization | Checksum: 20690a5f4

Time (s): cpu = 00:00:26 ; elapsed = 00:00:12 . Memory (MB): peak = 2238.762 ; gain = 24.012 ; free physical = 130 ; free virtual = 9991

Phase 11 Very High Fanout Optimization
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 11 Very High Fanout Optimization | Checksum: 20690a5f4

Time (s): cpu = 00:00:26 ; elapsed = 00:00:13 . Memory (MB): peak = 2238.762 ; gain = 24.012 ; free physical = 131 ; free virtual = 9991

Phase 12 BRAM Enable Optimization
Phase 12 BRAM Enable Optimization | Checksum: 20690a5f4

Time (s): cpu = 00:00:26 ; elapsed = 00:00:13 . Memory (MB): peak = 2238.762 ; gain = 24.012 ; free physical = 131 ; free virtual = 9991
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2238.762 ; gain = 0.000 ; free physical = 132 ; free virtual = 9992
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-0.233 | TNS=-25.239 |

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Fanout             |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:05  |
|  Placement Based    |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Rewire             |          0.000  |          0.368  |            0  |              0  |                     3  |           0  |           1  |  00:00:01  |
|  Critical Cell      |          0.000  |          0.170  |            8  |              0  |                     7  |           0  |           1  |  00:00:01  |
|  DSP Register       |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register      |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register      |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register     |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Pin       |          0.107  |          4.493  |            0  |              0  |                     3  |           0  |           1  |  00:00:00  |
|  Very High Fanout   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Enable        |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total              |          0.107  |          5.031  |            8  |              0  |                    13  |           0  |          11  |  00:00:08  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


Ending Physical Synthesis Task | Checksum: 12796c9e7

Time (s): cpu = 00:00:26 ; elapsed = 00:00:13 . Memory (MB): peak = 2238.762 ; gain = 24.012 ; free physical = 132 ; free virtual = 9992
INFO: [Common 17-83] Releasing license: Implementation
130 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:15 . Memory (MB): peak = 2238.762 ; gain = 24.012 ; free physical = 146 ; free virtual = 10006
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.98 . Memory (MB): peak = 2238.762 ; gain = 0.000 ; free physical = 136 ; free virtual = 10002
INFO: [Common 17-1381] The checkpoint '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/classic/impl/vhdl/project.runs/impl_1/kernel_correlation_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 2238.762 ; gain = 0.000 ; free physical = 174 ; free virtual = 10038
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: 1d45e348 ConstDB: 0 ShapeSum: c10056e3 RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-197] Clock port "ap_clk" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "stddev_q0[34]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "stddev_q0[34]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "stddev_q0[36]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "stddev_q0[36]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "stddev_q0[37]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "stddev_q0[37]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "stddev_q0[38]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "stddev_q0[38]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "stddev_q0[41]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "stddev_q0[41]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "stddev_q0[44]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "stddev_q0[44]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_q1[49]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_q1[49]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_q1[45]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_q1[45]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_q1[51]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_q1[51]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mean_q0[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mean_q0[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mean_q0[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mean_q0[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mean_q0[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mean_q0[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mean_q0[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mean_q0[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mean_q0[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mean_q0[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mean_q0[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mean_q0[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mean_q0[39]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mean_q0[39]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "stddev_q0[40]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "stddev_q0[40]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "stddev_q0[43]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "stddev_q0[43]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_q1[41]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_q1[41]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_q1[46]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_q1[46]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_q1[47]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_q1[47]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "stddev_q0[42]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "stddev_q0[42]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_q1[48]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_q1[48]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_q1[50]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_q1[50]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mean_q0[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mean_q0[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_q1[34]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_q1[34]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_q1[42]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_q1[42]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_q1[43]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_q1[43]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_q1[44]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_q1[44]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_q0[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_q0[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_q0[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_q0[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_q0[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_q0[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mean_q0[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mean_q0[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mean_q0[51]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mean_q0[51]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "stddev_q0[45]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "stddev_q0[45]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "stddev_q0[46]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "stddev_q0[46]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "stddev_q0[47]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "stddev_q0[47]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "stddev_q0[48]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "stddev_q0[48]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "stddev_q0[49]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "stddev_q0[49]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "stddev_q0[50]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "stddev_q0[50]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "stddev_q0[51]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "stddev_q0[51]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mean_q0[34]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mean_q0[34]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mean_q0[36]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mean_q0[36]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mean_q0[47]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mean_q0[47]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_q0[47]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_q0[47]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_q0[51]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_q0[51]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_q0[45]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_q0[45]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mean_q0[37]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mean_q0[37]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mean_q0[38]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mean_q0[38]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mean_q0[41]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mean_q0[41]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mean_q0[42]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mean_q0[42]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mean_q0[44]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mean_q0[44]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mean_q0[45]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mean_q0[45]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mean_q0[35]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mean_q0[35]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mean_q0[46]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mean_q0[46]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mean_q0[50]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mean_q0[50]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mean_q0[33]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mean_q0[33]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mean_q0[43]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mean_q0[43]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mean_q0[48]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mean_q0[48]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mean_q0[49]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mean_q0[49]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_q0[40]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_q0[40]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_q0[43]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_q0[43]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_q0[44]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_q0[44]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_q0[49]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_q0[49]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_q0[50]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_q0[50]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_q0[38]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_q0[38]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_q0[46]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_q0[46]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_q0[48]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_q0[48]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "stddev_q0[54]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "stddev_q0[54]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_q1[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_q1[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_q1[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_q1[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_q1[36]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_q1[36]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_q1[37]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_q1[37]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_q1[40]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_q1[40]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mean_q0[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mean_q0[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_q1[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_q1[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_q1[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_q1[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_q1[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_q1[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_q1[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_q1[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_q1[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_q1[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_q1[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_q1[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_q1[38]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_q1[38]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_q0[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_q0[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_q0[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_q0[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mean_q0[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mean_q0[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mean_q0[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mean_q0[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mean_q0[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mean_q0[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mean_q0[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mean_q0[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mean_q0[32]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mean_q0[32]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mean_q0[40]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mean_q0[40]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mean_q0[54]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mean_q0[54]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mean_q0[55]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mean_q0[55]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_q1[53]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_q1[53]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_q1[54]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_q1[54]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_q1[55]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_q1[55]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_q1[57]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_q1[57]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "stddev_q0[52]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "stddev_q0[52]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "stddev_q0[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "stddev_q0[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "stddev_q0[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "stddev_q0[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_q1[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_q1[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
INFO: [Common 17-14] Message 'Route 35-198' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Phase 1 Build RT Design | Checksum: b01207f0

Time (s): cpu = 00:00:30 ; elapsed = 00:00:18 . Memory (MB): peak = 2376.586 ; gain = 137.824 ; free physical = 182 ; free virtual = 9841
Post Restoration Checksum: NetGraph: 32acd910 NumContArr: 7d652ee0 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: b01207f0

Time (s): cpu = 00:00:30 ; elapsed = 00:00:19 . Memory (MB): peak = 2376.586 ; gain = 137.824 ; free physical = 183 ; free virtual = 9842

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: b01207f0

Time (s): cpu = 00:00:30 ; elapsed = 00:00:19 . Memory (MB): peak = 2392.586 ; gain = 153.824 ; free physical = 165 ; free virtual = 9824

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: b01207f0

Time (s): cpu = 00:00:30 ; elapsed = 00:00:19 . Memory (MB): peak = 2392.586 ; gain = 153.824 ; free physical = 165 ; free virtual = 9824
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1f5cd612c

Time (s): cpu = 00:00:35 ; elapsed = 00:00:21 . Memory (MB): peak = 2403.406 ; gain = 164.645 ; free physical = 121 ; free virtual = 9822
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.148 | TNS=-3.589 | WHS=0.036  | THS=0.000  |

Phase 2 Router Initialization | Checksum: 1c41c6536

Time (s): cpu = 00:00:40 ; elapsed = 00:00:23 . Memory (MB): peak = 2409.406 ; gain = 170.645 ; free physical = 131 ; free virtual = 9728

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 27fcf62b5

Time (s): cpu = 00:00:46 ; elapsed = 00:00:26 . Memory (MB): peak = 2409.406 ; gain = 170.645 ; free physical = 147 ; free virtual = 9641

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 677
 Number of Nodes with overlaps = 129
 Number of Nodes with overlaps = 70
 Number of Nodes with overlaps = 30
 Number of Nodes with overlaps = 14
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.309 | TNS=-9.640 | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: feb92c21

Time (s): cpu = 00:01:08 ; elapsed = 00:00:34 . Memory (MB): peak = 2409.406 ; gain = 170.645 ; free physical = 139 ; free virtual = 9645

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.279 | TNS=-9.491 | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1462055b8

Time (s): cpu = 00:01:12 ; elapsed = 00:00:36 . Memory (MB): peak = 2409.406 ; gain = 170.645 ; free physical = 144 ; free virtual = 9647

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 70
 Number of Nodes with overlaps = 26
 Number of Nodes with overlaps = 14
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.389 | TNS=-9.512 | WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: bde66178

Time (s): cpu = 00:01:19 ; elapsed = 00:00:39 . Memory (MB): peak = 2409.406 ; gain = 170.645 ; free physical = 162 ; free virtual = 9655
Phase 4 Rip-up And Reroute | Checksum: bde66178

Time (s): cpu = 00:01:19 ; elapsed = 00:00:39 . Memory (MB): peak = 2409.406 ; gain = 170.645 ; free physical = 162 ; free virtual = 9655

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: bde66178

Time (s): cpu = 00:01:19 ; elapsed = 00:00:39 . Memory (MB): peak = 2409.406 ; gain = 170.645 ; free physical = 163 ; free virtual = 9655
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.279 | TNS=-9.491 | WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 1b058edf6

Time (s): cpu = 00:01:21 ; elapsed = 00:00:40 . Memory (MB): peak = 2409.406 ; gain = 170.645 ; free physical = 162 ; free virtual = 9651

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1b058edf6

Time (s): cpu = 00:01:21 ; elapsed = 00:00:40 . Memory (MB): peak = 2409.406 ; gain = 170.645 ; free physical = 162 ; free virtual = 9651
Phase 5 Delay and Skew Optimization | Checksum: 1b058edf6

Time (s): cpu = 00:01:21 ; elapsed = 00:00:40 . Memory (MB): peak = 2409.406 ; gain = 170.645 ; free physical = 162 ; free virtual = 9651

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 142da75be

Time (s): cpu = 00:01:22 ; elapsed = 00:00:40 . Memory (MB): peak = 2409.406 ; gain = 170.645 ; free physical = 164 ; free virtual = 9651
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.279 | TNS=-8.592 | WHS=0.038  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 142da75be

Time (s): cpu = 00:01:22 ; elapsed = 00:00:40 . Memory (MB): peak = 2409.406 ; gain = 170.645 ; free physical = 164 ; free virtual = 9651
Phase 6 Post Hold Fix | Checksum: 142da75be

Time (s): cpu = 00:01:22 ; elapsed = 00:00:40 . Memory (MB): peak = 2409.406 ; gain = 170.645 ; free physical = 164 ; free virtual = 9651

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.16926 %
  Global Horizontal Routing Utilization  = 1.62357 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 56.7568%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 45.9459%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 55.8824%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 64.7059%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 1da5d2eed

Time (s): cpu = 00:01:22 ; elapsed = 00:00:40 . Memory (MB): peak = 2409.406 ; gain = 170.645 ; free physical = 164 ; free virtual = 9651

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1da5d2eed

Time (s): cpu = 00:01:22 ; elapsed = 00:00:40 . Memory (MB): peak = 2409.406 ; gain = 170.645 ; free physical = 163 ; free virtual = 9650

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1e1fa5df8

Time (s): cpu = 00:01:23 ; elapsed = 00:00:41 . Memory (MB): peak = 2409.406 ; gain = 170.645 ; free physical = 159 ; free virtual = 9651

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.279 | TNS=-8.592 | WHS=0.038  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 1e1fa5df8

Time (s): cpu = 00:01:23 ; elapsed = 00:00:41 . Memory (MB): peak = 2409.406 ; gain = 170.645 ; free physical = 159 ; free virtual = 9652
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:23 ; elapsed = 00:00:41 . Memory (MB): peak = 2409.406 ; gain = 170.645 ; free physical = 189 ; free virtual = 9681

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
150 Infos, 103 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:28 ; elapsed = 00:00:44 . Memory (MB): peak = 2409.406 ; gain = 170.645 ; free physical = 189 ; free virtual = 9681
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2409.406 ; gain = 0.000 ; free physical = 203 ; free virtual = 9724
INFO: [Common 17-1381] The checkpoint '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/classic/impl/vhdl/project.runs/impl_1/kernel_correlation_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 2409.406 ; gain = 0.000 ; free physical = 264 ; free virtual = 9768
INFO: [runtcl-4] Executing : report_drc -file kernel_correlation_drc_routed.rpt -pb kernel_correlation_drc_routed.pb -rpx kernel_correlation_drc_routed.rpx
Command: report_drc -file kernel_correlation_drc_routed.rpt -pb kernel_correlation_drc_routed.pb -rpx kernel_correlation_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/classic/impl/vhdl/project.runs/impl_1/kernel_correlation_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file kernel_correlation_methodology_drc_routed.rpt -pb kernel_correlation_methodology_drc_routed.pb -rpx kernel_correlation_methodology_drc_routed.rpx
Command: report_methodology -file kernel_correlation_methodology_drc_routed.rpt -pb kernel_correlation_methodology_drc_routed.pb -rpx kernel_correlation_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [DRC 23-133] Running Methodology with 4 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/datamining/correlation/result/classic/impl/vhdl/project.runs/impl_1/kernel_correlation_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 2465.434 ; gain = 0.000 ; free physical = 207 ; free virtual = 9720
INFO: [runtcl-4] Executing : report_power -file kernel_correlation_power_routed.rpt -pb kernel_correlation_power_summary_routed.pb -rpx kernel_correlation_power_routed.rpx
Command: report_power -file kernel_correlation_power_routed.rpt -pb kernel_correlation_power_summary_routed.pb -rpx kernel_correlation_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
162 Infos, 104 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file kernel_correlation_route_status.rpt -pb kernel_correlation_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file kernel_correlation_timing_summary_routed.rpt -pb kernel_correlation_timing_summary_routed.pb -rpx kernel_correlation_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file kernel_correlation_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file kernel_correlation_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file kernel_correlation_bus_skew_routed.rpt -pb kernel_correlation_bus_skew_routed.pb -rpx kernel_correlation_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [Common 17-206] Exiting Vivado at Tue Aug 28 14:53:36 2018...
[Tue Aug 28 14:53:37 2018] impl_1 finished
wait_on_run: Time (s): cpu = 00:05:37 ; elapsed = 00:04:08 . Memory (MB): peak = 2257.961 ; gain = 4.000 ; free physical = 1487 ; free virtual = 11009
INFO: [Netlist 29-17] Analyzing 1471 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.82 ; elapsed = 00:00:00.84 . Memory (MB): peak = 2463.969 ; gain = 9.672 ; free physical = 1288 ; free virtual = 10811
Restored from archive | CPU: 0.830000 secs | Memory: 17.728065 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.83 ; elapsed = 00:00:00.85 . Memory (MB): peak = 2463.969 ; gain = 9.672 ; free physical = 1288 ; free virtual = 10811
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 16 instances were transformed.
  SRLC32E => SRL16E: 16 instances

open_run: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2463.969 ; gain = 206.008 ; free physical = 1292 ; free virtual = 10815
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
report_utilization: Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2553.996 ; gain = 59.027 ; free physical = 1253 ; free virtual = 10777


Implementation tool: Xilinx Vivado v.2018.2
Project:             result
Solution:            classic
Device target:       xc7k160tfbg484-1
Report date:         Tue Aug 28 14:53:48 CEST 2018

#=== Post-Implementation Resource usage ===
SLICE:         2712
LUT:           7024
FF:           13104
DSP:             12
BRAM:             0
SRL:            305
#=== Final timing ===
CP required:    2.500
CP achieved post-synthesis:    3.092
CP achieved post-implementation:    2.777
Timing not met
INFO: [Common 17-206] Exiting Vivado at Tue Aug 28 14:53:48 2018...
