# Reading D:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do Final_run_msim_rtl_systemverilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying D:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+D:/Github/ECE385-Final/modules {D:/Github/ECE385-Final/modules/Land.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:43:54 on May 04,2020
# vlog -reportprogress 300 -sv -work work "+incdir+D:/Github/ECE385-Final/modules" D:/Github/ECE385-Final/modules/Land.sv 
# -- Compiling module Land
# 
# Top level modules:
# 	Land
# End time: 17:43:54 on May 04,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlib final_soc
# ** Warning: (vlib-34) Library already exists at "final_soc".
# vmap final_soc final_soc
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap final_soc final_soc 
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+D:/Github/ECE385-Final/modules {D:/Github/ECE385-Final/modules/testbench.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:43:55 on May 04,2020
# vlog -reportprogress 300 -sv -work work "+incdir+D:/Github/ECE385-Final/modules" D:/Github/ECE385-Final/modules/testbench.sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 17:43:55 on May 04,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -L final_soc -voptargs="+acc"  testbench
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -L final_soc -voptargs=""+acc"" testbench 
# Start time: 17:43:55 on May 04,2020
# Loading sv_std.std
# Loading work.testbench
# Loading work.Land
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 1000 ns
add wave -position insertpoint  \
sim:/testbench/landout
restart -f
run 100ns
# End time: 17:45:20 on May 04,2020, Elapsed time: 0:01:25
# Errors: 0, Warnings: 0
