<?xml version="1.0" encoding="UTF-8"?>
<DiamondModule name="pwr_ctrl" module="pwr_ctrl" VendorName="Lattice Semiconductor Corporation" generator="IPexpress" date="2012 03 08 11:50:12.917" version="1.0" type="Module" synthesis="synplify" source_format="Verilog HDL">
  <Package>
		<File name="pwr_ctrl.lpc" type="lpc" modified="2012 03 08 11:50:11.170"/>
		<File name="pwr_ctrl.v" type="top_level_verilog" modified="2012 03 08 11:50:11.201"/>
		<File name="pwr_ctrl_tmpl.v" type="template_verilog" modified="2012 03 08 11:50:11.201"/>
  </Package>
</DiamondModule>
