$date
	Sun Nov 24 11:23:03 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module verificador_paridade_tb $end
$var wire 1 ! S $end
$var reg 1 " b1 $end
$var reg 1 # b2 $end
$var reg 1 $ b3 $end
$var reg 1 % b4 $end
$var reg 1 & b5 $end
$var reg 1 ' bp $end
$scope module teste $end
$var wire 1 ! S $end
$var wire 1 " b1 $end
$var wire 1 # b2 $end
$var wire 1 $ b3 $end
$var wire 1 % b4 $end
$var wire 1 & b5 $end
$var wire 1 ' bp $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0'
0&
0%
0$
0#
0"
1!
$end
#10
0!
1'
#20
0'
1&
#30
1!
1'
#40
0!
0'
0&
1%
#50
1!
1'
#60
0'
1&
#70
0!
1'
#80
0'
0&
0%
1$
#90
1!
1'
#100
0'
1&
#110
0!
1'
#120
1!
0'
0&
1%
#130
0!
1'
#140
0'
1&
#150
1!
1'
#160
0!
0'
0&
0%
0$
1#
#170
1!
1'
#180
0'
1&
#190
0!
1'
#200
1!
0'
0&
1%
#210
0!
1'
#220
0'
1&
#230
1!
1'
#240
0'
0&
0%
1$
#250
0!
1'
#260
0'
1&
#270
1!
1'
#280
0!
0'
0&
1%
#290
1!
1'
#300
0'
1&
#310
0!
1'
#320
0'
0&
0%
0$
0#
1"
#330
1!
1'
#340
0'
1&
#350
0!
1'
#360
1!
0'
0&
1%
#370
0!
1'
#380
0'
1&
#390
1!
1'
#400
0'
0&
0%
1$
#410
0!
1'
#420
0'
1&
#430
1!
1'
#440
0!
0'
0&
1%
#450
1!
1'
#460
0'
1&
#470
0!
1'
#480
1!
0'
0&
0%
0$
1#
#490
0!
1'
#500
0'
1&
#510
1!
1'
#520
0!
0'
0&
1%
#530
1!
1'
#540
0'
1&
#550
0!
1'
#560
0'
0&
0%
1$
#570
1!
1'
#580
0'
1&
#590
0!
1'
#600
1!
0'
0&
1%
#610
0!
1'
#620
0'
1&
#630
1!
1'
#650
