Version 4
SHEET 1 1024 680
WIRE 768 -48 64 -48
WIRE 480 16 384 16
WIRE 608 16 560 16
WIRE 16 48 -64 48
WIRE 512 48 16 48
WIRE 512 80 512 48
WIRE -64 96 -64 48
WIRE 384 112 384 16
WIRE 384 112 352 112
WIRE 416 112 384 112
WIRE 16 144 16 128
WIRE 64 144 64 -48
WIRE 64 144 16 144
WIRE 80 144 64 144
WIRE 176 144 160 144
WIRE 224 144 176 144
WIRE 352 144 352 112
WIRE 352 144 304 144
WIRE 608 144 608 16
WIRE 608 144 560 144
WIRE 624 144 608 144
WIRE 656 144 624 144
WIRE 768 144 768 -48
WIRE 768 144 736 144
WIRE 16 160 16 144
WIRE 64 176 64 144
WIRE 416 176 64 176
WIRE -64 240 -64 176
WIRE 16 240 -64 240
WIRE 512 240 512 208
WIRE 512 240 16 240
WIRE 512 256 512 240
FLAG 512 256 0
FLAG 624 144 out
FLAG 176 144 in
SYMBOL voltage -64 80 R0
SYMATTR Value 5
SYMATTR InstName V2
SYMBOL res 0 144 R0
SYMATTR Value 1
SYMATTR InstName R1
SYMBOL res 0 32 R0
SYMATTR Value 1
SYMATTR InstName R2
SYMBOL voltage 176 144 R90
WINDOW 0 -32 56 VBottom 2
WINDOW 3 32 56 VTop 2
WINDOW 123 60 56 VTop 2
WINDOW 39 0 0 Left 0
SYMATTR InstName V1
SYMATTR Value SINE(0 1 1k)
SYMATTR Value2 AC 1
SYMBOL res 576 0 R90
WINDOW 0 0 56 VBottom 2
WINDOW 3 32 56 VTop 2
SYMATTR InstName R3
SYMATTR Value 25k
SYMBOL res 320 128 R90
WINDOW 0 0 56 VBottom 2
WINDOW 3 32 56 VTop 2
SYMATTR InstName R4
SYMATTR Value 10k
SYMBOL res 752 128 R90
WINDOW 0 0 56 VBottom 2
WINDOW 3 32 56 VTop 2
SYMATTR InstName R5
SYMATTR Value {RL}
SYMBOL op8_18_parasitics 480 144 R0
SYMATTR InstName X1
TEXT -144 312 Left 2 !.include "%HOMEPATH%/KLayout/salt/PTS06/Technology/tech/models/MinedaPTS06_TT"
TEXT -144 336 Left 2 !;op
TEXT -152 376 Left 2 !.ac dec 10 1 1g
TEXT 624 264 Left 2 ;.step dec param RL 1k 1g 1
TEXT 712 224 Left 2 !.param RL=5k
TEXT -152 408 Left 2 ;.tran 2m
