waveforms
fsm
flip
circuits
najm
circuit
signals
flop
density
saxena
combinational
signal
statistics
flops
estimation
timesteps
logic
convergence
devadas
tsui
monteiro
1994
nochange
transition
waveform
companion
probabilities
converged
intertransition
sequential
inputs
probability
switching
filter
vol
markov
simulation
confidence
correlations
activity
cycles
outputs
automation
window
electronic
s38584
dissipation
um
1993a
power
criterion
stochastic
hamming
steady
ismaeel
1426
beirut
iscas
latches
clock
histogram
103
hachtel
papoulis
aperiodicity
ripples
microcode
converge
consumed
corp
s838
breuer
passband
fluctuations
rtl
glitch
reproduce
transitions
gates
1993b
fsms
mild
collecting
accuracy
sinusoidal
declared
05
filtered
statistical
tolerance
article
chapman
decaying
stationary
kolmogorov
459
independence
aperiodic
iterates
vlsi
copies
undergoes
005
discrete
349
machines
random
shifted
identically
monitor
instructions
simulations
schaumburg
lebanon
sidelobe
muchmore
as2
sanjukta
4691030507090
blackman
xakellis
accelchip
brglez
lingasubramanian
proberr
5597
denserr
bhanja
19253
digital
criteria
permission
benchmark
runs
expensive
user
lim
supplied
1991
kings
3g4
oppenheim
wedo
narrowest
hajj
hanning
overheating
monitored
synchronous
correlation
proposition
samples
1984
probabilistic
vectors
front
autocovariance
dens
hover
nonperiodic
warmup
simulator
toronto
independently
erf
brodersen
sparc5
s13207
discourages
schafer
s9234
calculating
appendix
initiate
triggered
peano
tangible
utoronto
1526
datapoints
lobe
100
frequency
noise
negligible
threshold
glitches
impede
cautioned
ece
pected
m5s
drive
tested
bits
collected
fee
dissipated
karthikeyan
iscas89
state line
x k
low density
the fsm
logic signal
flip flop
line statistics
signal x
the flip
v saxena
transition density
state signals
sequential circuits
flip flops
saxena et
the circuit
power estimation
state signal
logic signals
signal probability
devadas 1994
flop outputs
vol 7
and devadas
state lines
companion process
present state
7 no
switching activity
estimation of
tsui et
two waveforms
no 3
the waveforms
the companion
monteiro and
the power
k nochange
line probability
the combinational
electronic systems
systems vol
process x
fsm is
automation of
in sequential
x i
al 1994
signals that
d x
the state
3 july
of electronic
the signal
density criterion
p k
discrete time
time k
najm 1994
2002 estimation
error histogram
density state
of state
have converged
x 0
the simulation
and transition
on design
independently selected
design automation
statistics of
et al
x 1
july 2002
the statistics
0 05
probability and
a logic
1994 and
simulation runs
user specified
error tolerance
combinational logic
random variable
p x
convergence criteria
the convergence
transition at
power dissipation
k increasing
100 timesteps
be markov
hamming window
najm 1993a
1994 tsui
density threshold
intertransition time
sequential logic
stochastic process
state x
power consumed
the low
statistical estimation
activity in
initial states
convergence criterion
combinational circuit
convergence check
s38584 1
either randomly
a random
convergence is
the logic
density d
time signals
next state
the user
n x
probabilities p
estimation techniques
time window
of flip
circuit power
in monteiro
state space
the transition
vlsi circuits
some approximation
5 input
specified accuracy
signal statistics
up front
circuit under
flops and
the inputs
z 2
in vlsi
time logic
k is
the probability
circuits the
random generation
iterates until
probability p
and confidence
synchronous sequential
simulation based
steady state
the machine
some state
signals we
large circuits
simulation process
p n
algorithm iterates
article we
for estimation
input sequences
independence assumption
statistics for
desired accuracy
p p
0 or
at time
66 349
monitor two
line probabilities
bit correlations
103 timesteps
z confidence
circuit s38584
density notice
najm et
stationary then
1993a that
assumed markov
hachtel et
density waveforms
ripples in
chapman kolmogorov
existing power
circuit no
waveforms for
waveforms since
timesteps is
waveforms p
calculating signal
signal undergoes
probability waveforms
breuer 1991
collecting samples
specified up
1994 make
least 103
circuits exact
and tsui
in najm
shifted copies
be aperiodic
flop output
state line statistics
the state line
estimation of state
saxena et al
of state line
v saxena et
the flip flop
flip flop outputs
logic signal x
signal x k
7 no 3
monteiro and devadas
and devadas 1994
the low density
no 3 july
systems vol 7
vol 7 no
process x k
state signal x
electronic systems vol
of x k
signal x i
tsui et al
a logic signal
the signal probability
3 july 2002
n x k
design automation of
automation of electronic
transactions on design
of electronic systems
of the circuit
of the fsm
the transition density
that the fsm
the companion process
low density criterion
state line probability
et al 1994
x k is
compute the power
in sequential circuits
the fsm is
the flip flops
on design automation
the present state
devadas 1994 and
the logic signal
july 2002 estimation
low density state
2002 estimation of
switching activity in
d x i
if x k
the convergence criteria
power estimation techniques
in vlsi circuits
p n s
of the logic
x 0 and
the power consumed
specified accuracy is
in the waveforms
low density threshold
error tolerance and
some approximation the
time logic signals
each state signal
p k increasing
4 5 input
probability and density
1994 tsui et
the specified accuracy
present state lines
devadas 1994 tsui
transitions of x
and transition density
transition density d
statistics of the
estimation of the
until the specified
signal and transition
the simulation process
algorithm iterates until
with some approximation
p p s
of power estimation
state signals that
at the flip
approximation the algorithm
discrete time logic
z be a
statistical estimation of
x k a
power estimation is
estimate the power
flip flops and
a transition at
of simulation runs
the combinational logic
of the state
during the simulation
x k k
to have converged
in digital circuits
in monteiro and
x k can
state x 0
the p k
and x 1
a random variable
0 and x
stochastic process x
accuracy is achieved
the circuit under
acm transactions on
sequential circuits using
that the circuit
iterates until the
at time k
for estimation of
random variable z
the algorithm iterates
of cycles required
d x is
sufficient to compute
this article we
a long time
the switching activity
for discrete time
the desired accuracy
of a logic
number of cycles
simulation of the
in this article
and approximate methods
sequential logic circuit
for calculating signal
randomly generated or
the convergence check
convergence in time
for these state
1994 make the
confidence i e
the waveform values
under input sequences
no latches no
density state signals
in sequential logic
infinite logic signal
and breuer 1991
most existing power
user with some
signal probability p
k increasing values
reported as the
methods monteiro and
k nochange is
2 0 15
collecting samples obtained
state signals we
probabilities in fsms
in tsui et
be specified up
combinational circuit power
density flip flops
circuits using random
remains within of
an infinite logic
two initial states
the bit correlations
ripples in the
and tsui et
independently selected from
special case handling
new simulation based
obtain the state
waveforms p k
probability and transition
from user specified
0 05 95
in power estimation
in the passband
node x 3
error histogram for
as low density
technique for estimation
ismaeel and breuer
of shifted copies
shifted copies of
is stationary then
specified up front
0 1 process
and signal probability
for low density
nochange is a
hachtel et al
x k over
simulation based technique
density threshold d
