Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Sat Jun 28 13:51:30 2025
| Host         : DESKTOP-OVHT03F running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file RV32I46F5SPSoCTOP_control_sets_placed.rpt
| Design       : RV32I46F5SPSoCTOP
| Device       : xc7a200t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    23 |
|    Minimum number of control sets                        |    23 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    61 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    23 |
| >= 0 to < 4        |     3 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     2 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    15 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |             175 |           73 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |             169 |           71 |
| Yes          | No                    | Yes                    |             979 |          429 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+--------------------------------------------------------------------+------------------------+------------------+----------------+--------------+
|  Clock Signal  |                            Enable Signal                           |    Set/Reset Signal    | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+--------------------------------------------------------------------+------------------------+------------------+----------------+--------------+
|  clk_50mhz     | uart_tx/tx_i_1_n_0                                                 | reset_sync_reg_n_0_[2] |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG |                                                                    | reset                  |                1 |              1 |         1.00 |
|  clk_50mhz     |                                                                    | reset                  |                2 |              3 |         1.50 |
|  clk_50mhz     | uart_tx/bit_counter[3]_i_1_n_0                                     | reset_sync_reg_n_0_[2] |                2 |              4 |         2.00 |
|  clk_50mhz     | debug_uart_controller/byte_cnt                                     | reset_sync_reg_n_0_[2] |                2 |              5 |         2.50 |
|  clk_50mhz     | uart_tx/E[0]                                                       |                        |                2 |              7 |         3.50 |
|  clk_50mhz     | uart_tx/baud_counter[8]_i_1_n_0                                    | reset_sync_reg_n_0_[2] |                4 |              9 |         2.25 |
|  clk_50mhz     | uart_tx/shift_reg[8]_i_1_n_0                                       | reset_sync_reg_n_0_[2] |                3 |              9 |         3.00 |
|  clk_50mhz     | rv32i46f_5sp_debug/mem_wb_register/csr_write_enable_buffer_reg[0]  | reset_sync_reg_n_0_[2] |               12 |             32 |         2.67 |
|  clk_50mhz     | rv32i46f_5sp_debug/trap_controller/WB_raw_imm_reg[5][0]            | reset_sync_reg_n_0_[2] |               11 |             32 |         2.91 |
|  clk_50mhz     | rv32i46f_5sp_debug/trap_controller/E[0]                            | reset_sync_reg_n_0_[2] |               14 |             32 |         2.29 |
|  clk_50mhz     | rv32i46f_5sp_debug/exception_detector/cpu_clk_enable_reg[0]        | reset_sync_reg_n_0_[2] |               15 |             32 |         2.13 |
|  clk_50mhz     | button_controller/cpu_clk                                          | reset_sync_reg_n_0_[2] |               28 |             48 |         1.71 |
|  clk_50mhz     | rv32i46f_5sp_debug/exception_detector/continuous_mode_reg_reg_0[0] | reset_sync_reg_n_0_[2] |               35 |             95 |         2.71 |
|  clk_50mhz     | debug_uart_controller/send_buf[150]_i_1_n_0                        |                        |               55 |            125 |         2.27 |
|  clk_50mhz     | rv32i46f_5sp_debug/mem_wb_register/debug_reg_addr_q0               |                        |               25 |            125 |         5.00 |
|  clk_50mhz     | rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result_reg[9]_1         |                        |               32 |            128 |         4.00 |
|  clk_50mhz     | rv32i46f_5sp_debug/ex_mem_register/MEM_memory_write_reg_1          |                        |               32 |            128 |         4.00 |
|  clk_50mhz     | rv32i46f_5sp_debug/ex_mem_register/MEM_memory_write_reg_0          |                        |               32 |            128 |         4.00 |
|  clk_50mhz     | rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result_reg[8]_1         |                        |               32 |            128 |         4.00 |
|  clk_50mhz     |                                                                    | reset_sync_reg_n_0_[2] |               70 |            171 |         2.44 |
|  clk_50mhz     | rv32i46f_5sp_debug/exception_detector/E[0]                         | reset_sync_reg_n_0_[2] |              101 |            245 |         2.43 |
|  clk_50mhz     | rv32i46f_5sp_debug/exception_detector/continuous_mode_reg_reg      | reset_sync_reg_n_0_[2] |              201 |            435 |         2.16 |
+----------------+--------------------------------------------------------------------+------------------------+------------------+----------------+--------------+


