Release 12.2 - xst M.63c (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Reading design: main.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "main.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "main"
Output Format                      : NGC
Target Device                      : xc6slx25-3-ftg256

---- Source Options
Top Module Name                    : main
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file \"\Elektronik\FPGA\LM32\Spartan6\ztex_spartan6\ISE\../soc/ztex_spartan6.v\" into library work
Parsing module <arbiter2>.
Parsing verilog file "\Elektronik\FPGA\LM32\Spartan6\ztex_spartan6\ISE\..\soc\/system_conf.v" included at line 326.
Parsing verilog file "../components/lm32_top/rtl/verilog/lm32_include_all.v" included at line 327.
Parsing verilog file "\Elektronik\FPGA\LM32\Spartan6\ztex_spartan6\ISE\..\soc\/system_conf.v" included at line 33.
Parsing verilog file "../components/lm32_top/rtl/verilog/lm32_addsub.v" included at line 44.
Parsing verilog file "../components/lm32_top/rtl/verilog/lm32_include.v" included at line 28.
Parsing verilog file "\Elektronik\FPGA\LM32\Spartan6\ztex_spartan6\ISE\..\soc\/system_conf.v" included at line 37.
Parsing module <lm32_addsub>.
Parsing verilog file "../components/lm32_top/rtl/verilog/lm32_adder.v" included at line 45.
Parsing verilog file "../components/lm32_top/rtl/verilog/lm32_include.v" included at line 29.
Parsing module <lm32_adder>.
Parsing verilog file "../components/lm32_top/rtl/verilog/lm32_cpu.v" included at line 46.
Parsing verilog file "../components/lm32_top/rtl/verilog/lm32_include.v" included at line 65.
Parsing module <lm32_cpu>.
Parsing verilog file "../components/lm32_top/rtl/verilog/lm32_functions.v" included at line 737.
WARNING:HDLCompiler:924 - "../components/lm32_top/rtl/verilog/lm32_cpu.v" Line 599: Attribute target identifier preserve_driver not found in this scope
WARNING:HDLCompiler:924 - "../components/lm32_top/rtl/verilog/lm32_cpu.v" Line 598: Attribute target identifier preserve_signal not found in this scope
WARNING:HDLCompiler:224 - "../components/lm32_top/rtl/verilog/lm32_functions.v" Line 33: Assignment to input value
Parsing verilog file "../components/lm32_top/rtl/verilog/lm32_dcache.v" included at line 47.
Parsing verilog file "../components/lm32_top/rtl/verilog/lm32_include.v" included at line 31.
Parsing verilog file "../components/lm32_top/rtl/verilog/lm32_debug.v" included at line 48.
Parsing verilog file "../components/lm32_top/rtl/verilog/lm32_include.v" included at line 32.
Parsing verilog file "../components/lm32_top/rtl/verilog/lm32_decoder.v" included at line 49.
Parsing verilog file "../components/lm32_top/rtl/verilog/lm32_include.v" included at line 35.
Parsing module <lm32_decoder>.
Parsing verilog file "../components/lm32_top/rtl/verilog/lm32_functions.v" included at line 315.
Parsing verilog file "../components/lm32_top/rtl/verilog/lm32_icache.v" included at line 50.
Parsing verilog file "../components/lm32_top/rtl/verilog/lm32_include.v" included at line 36.
Parsing verilog file "../components/lm32_top/rtl/verilog/lm32_instruction_unit.v" included at line 51.
Parsing verilog file "../components/lm32_top/rtl/verilog/lm32_include.v" included at line 47.
Parsing module <lm32_instruction_unit>.
Parsing verilog file "../components/lm32_top/rtl/verilog/lm32_functions.v" included at line 341.
Parsing verilog file "../components/lm32_top/rtl/verilog/lm32_interrupt.v" included at line 52.
Parsing verilog file "../components/lm32_top/rtl/verilog/lm32_include.v" included at line 29.
Parsing module <lm32_interrupt>.
WARNING:HDLCompiler:924 - "../components/lm32_top/rtl/verilog/lm32_interrupt.v" Line 109: Attribute target identifier preserve_signal not found in this scope
Parsing verilog file "../components/lm32_top/rtl/verilog/lm32_load_store_unit.v" included at line 53.
Parsing verilog file "../components/lm32_top/rtl/verilog/lm32_include.v" included at line 42.
Parsing module <lm32_load_store_unit>.
Parsing verilog file "../components/lm32_top/rtl/verilog/lm32_functions.v" included at line 262.
Parsing verilog file "../components/lm32_top/rtl/verilog/lm32_logic_op.v" included at line 54.
Parsing verilog file "../components/lm32_top/rtl/verilog/lm32_include.v" included at line 29.
Parsing module <lm32_logic_op>.
Parsing verilog file "../components/lm32_top/rtl/verilog/lm32_mc_arithmetic.v" included at line 56.
Parsing verilog file "../components/lm32_top/rtl/verilog/lm32_include.v" included at line 29.
Parsing module <lm32_mc_arithmetic>.
Parsing verilog file "../components/lm32_top/rtl/verilog/lm32_multiplier.v" included at line 59.
Parsing verilog file "../components/lm32_top/rtl/verilog/lm32_include.v" included at line 29.
Parsing module <lm32_multiplier>.
Parsing verilog file "../components/lm32_top/rtl/verilog/lm32_shifter.v" included at line 62.
Parsing verilog file "../components/lm32_top/rtl/verilog/lm32_include.v" included at line 29.
Parsing module <lm32_shifter>.
Parsing verilog file "../components/lm32_top/rtl/verilog/lm32_top.v" included at line 64.
Parsing verilog file "../components/lm32_top/rtl/verilog/lm32_include.v" included at line 29.
Parsing module <lm32_top>.
Parsing verilog file "../components/lm32_top/rtl/verilog/lm32_functions.v" included at line 239.
Parsing verilog file "../components/lm32_top/rtl/verilog/lm32_trace.v" included at line 84.
Parsing verilog file "../components/lm32_top/rtl/verilog/lm32_include.v" included at line 29.
Parsing verilog file "\Elektronik\FPGA\LM32\Spartan6\ztex_spartan6\ISE\..\soc\/system_conf.v" included at line 30.
Parsing verilog file "../components/wb_ebr_ctrl/rtl/verilog/wb_ebr_ctrl.v" included at line 328.
Parsing verilog file "\Elektronik\FPGA\LM32\Spartan6\ztex_spartan6\ISE\..\soc\/system_conf.v" included at line 57.
Parsing module <wb_ebr_ctrl>.
WARNING:HDLCompiler:693 - "../components/wb_ebr_ctrl/rtl/verilog/wb_ebr_ctrl.v" Line 97: Parameter declaration becomes local in wb_ebr_ctrl with formal parameter declaration list
WARNING:HDLCompiler:693 - "../components/wb_ebr_ctrl/rtl/verilog/wb_ebr_ctrl.v" Line 98: Parameter declaration becomes local in wb_ebr_ctrl with formal parameter declaration list
WARNING:HDLCompiler:693 - "../components/wb_ebr_ctrl/rtl/verilog/wb_ebr_ctrl.v" Line 99: Parameter declaration becomes local in wb_ebr_ctrl with formal parameter declaration list
WARNING:HDLCompiler:693 - "../components/wb_ebr_ctrl/rtl/verilog/wb_ebr_ctrl.v" Line 100: Parameter declaration becomes local in wb_ebr_ctrl with formal parameter declaration list
WARNING:HDLCompiler:693 - "../components/wb_ebr_ctrl/rtl/verilog/wb_ebr_ctrl.v" Line 101: Parameter declaration becomes local in wb_ebr_ctrl with formal parameter declaration list
WARNING:HDLCompiler:693 - "../components/wb_ebr_ctrl/rtl/verilog/wb_ebr_ctrl.v" Line 102: Parameter declaration becomes local in wb_ebr_ctrl with formal parameter declaration list
WARNING:HDLCompiler:693 - "../components/wb_ebr_ctrl/rtl/verilog/wb_ebr_ctrl.v" Line 103: Parameter declaration becomes local in wb_ebr_ctrl with formal parameter declaration list
WARNING:HDLCompiler:693 - "../components/wb_ebr_ctrl/rtl/verilog/wb_ebr_ctrl.v" Line 104: Parameter declaration becomes local in wb_ebr_ctrl with formal parameter declaration list
WARNING:HDLCompiler:693 - "../components/wb_ebr_ctrl/rtl/verilog/wb_ebr_ctrl.v" Line 105: Parameter declaration becomes local in wb_ebr_ctrl with formal parameter declaration list
Parsing verilog file "../components/gpio/rtl/verilog/gpio.v" included at line 329.
Parsing verilog file "\Elektronik\FPGA\LM32\Spartan6\ztex_spartan6\ISE\..\soc\/system_conf.v" included at line 50.
Parsing module <gpio>.
WARNING:HDLCompiler:248 - "../components/gpio/rtl/verilog/gpio.v" Line 179: Block identifier is required on this block
WARNING:HDLCompiler:248 - "../components/gpio/rtl/verilog/gpio.v" Line 189: Block identifier is required on this block
WARNING:HDLCompiler:248 - "../components/gpio/rtl/verilog/gpio.v" Line 200: Block identifier is required on this block
WARNING:HDLCompiler:248 - "../components/gpio/rtl/verilog/gpio.v" Line 211: Block identifier is required on this block
WARNING:HDLCompiler:248 - "../components/gpio/rtl/verilog/gpio.v" Line 224: Block identifier is required on this block
WARNING:HDLCompiler:248 - "../components/gpio/rtl/verilog/gpio.v" Line 234: Block identifier is required on this block
WARNING:HDLCompiler:248 - "../components/gpio/rtl/verilog/gpio.v" Line 245: Block identifier is required on this block
WARNING:HDLCompiler:248 - "../components/gpio/rtl/verilog/gpio.v" Line 256: Block identifier is required on this block
WARNING:HDLCompiler:248 - "../components/gpio/rtl/verilog/gpio.v" Line 275: Block identifier is required on this block
WARNING:HDLCompiler:248 - "../components/gpio/rtl/verilog/gpio.v" Line 290: Block identifier is required on this block
WARNING:HDLCompiler:248 - "../components/gpio/rtl/verilog/gpio.v" Line 306: Block identifier is required on this block
WARNING:HDLCompiler:248 - "../components/gpio/rtl/verilog/gpio.v" Line 322: Block identifier is required on this block
WARNING:HDLCompiler:248 - "../components/gpio/rtl/verilog/gpio.v" Line 340: Block identifier is required on this block
WARNING:HDLCompiler:248 - "../components/gpio/rtl/verilog/gpio.v" Line 355: Block identifier is required on this block
WARNING:HDLCompiler:248 - "../components/gpio/rtl/verilog/gpio.v" Line 371: Block identifier is required on this block
WARNING:HDLCompiler:248 - "../components/gpio/rtl/verilog/gpio.v" Line 387: Block identifier is required on this block
WARNING:HDLCompiler:248 - "../components/gpio/rtl/verilog/gpio.v" Line 810: Block identifier is required on this block
WARNING:HDLCompiler:248 - "../components/gpio/rtl/verilog/gpio.v" Line 820: Block identifier is required on this block
WARNING:HDLCompiler:248 - "../components/gpio/rtl/verilog/gpio.v" Line 831: Block identifier is required on this block
WARNING:HDLCompiler:248 - "../components/gpio/rtl/verilog/gpio.v" Line 842: Block identifier is required on this block
WARNING:HDLCompiler:248 - "../components/gpio/rtl/verilog/gpio.v" Line 853: Block identifier is required on this block
WARNING:HDLCompiler:248 - "../components/gpio/rtl/verilog/gpio.v" Line 863: Block identifier is required on this block
WARNING:HDLCompiler:248 - "../components/gpio/rtl/verilog/gpio.v" Line 874: Block identifier is required on this block
WARNING:HDLCompiler:248 - "../components/gpio/rtl/verilog/gpio.v" Line 885: Block identifier is required on this block
WARNING:HDLCompiler:248 - "../components/gpio/rtl/verilog/gpio.v" Line 899: Block identifier is required on this block
WARNING:HDLCompiler:248 - "../components/gpio/rtl/verilog/gpio.v" Line 909: Block identifier is required on this block
WARNING:HDLCompiler:248 - "../components/gpio/rtl/verilog/gpio.v" Line 920: Block identifier is required on this block
WARNING:HDLCompiler:248 - "../components/gpio/rtl/verilog/gpio.v" Line 931: Block identifier is required on this block
WARNING:HDLCompiler:248 - "../components/gpio/rtl/verilog/gpio.v" Line 942: Block identifier is required on this block
WARNING:HDLCompiler:248 - "../components/gpio/rtl/verilog/gpio.v" Line 952: Block identifier is required on this block
WARNING:HDLCompiler:248 - "../components/gpio/rtl/verilog/gpio.v" Line 963: Block identifier is required on this block
WARNING:HDLCompiler:248 - "../components/gpio/rtl/verilog/gpio.v" Line 974: Block identifier is required on this block
WARNING:HDLCompiler:248 - "../components/gpio/rtl/verilog/gpio.v" Line 1002: Block identifier is required on this block
WARNING:HDLCompiler:248 - "../components/gpio/rtl/verilog/gpio.v" Line 1014: Block identifier is required on this block
WARNING:HDLCompiler:248 - "../components/gpio/rtl/verilog/gpio.v" Line 1027: Block identifier is required on this block
WARNING:HDLCompiler:248 - "../components/gpio/rtl/verilog/gpio.v" Line 1040: Block identifier is required on this block
WARNING:HDLCompiler:248 - "../components/gpio/rtl/verilog/gpio.v" Line 1057: Block identifier is required on this block
WARNING:HDLCompiler:248 - "../components/gpio/rtl/verilog/gpio.v" Line 1069: Block identifier is required on this block
WARNING:HDLCompiler:248 - "../components/gpio/rtl/verilog/gpio.v" Line 1082: Block identifier is required on this block
WARNING:HDLCompiler:248 - "../components/gpio/rtl/verilog/gpio.v" Line 1095: Block identifier is required on this block
WARNING:HDLCompiler:248 - "../components/gpio/rtl/verilog/gpio.v" Line 1126: Block identifier is required on this block
WARNING:HDLCompiler:248 - "../components/gpio/rtl/verilog/gpio.v" Line 1150: Block identifier is required on this block
WARNING:HDLCompiler:248 - "../components/gpio/rtl/verilog/gpio.v" Line 1175: Block identifier is required on this block
WARNING:HDLCompiler:248 - "../components/gpio/rtl/verilog/gpio.v" Line 1200: Block identifier is required on this block
WARNING:HDLCompiler:248 - "../components/gpio/rtl/verilog/gpio.v" Line 1227: Block identifier is required on this block
WARNING:HDLCompiler:248 - "../components/gpio/rtl/verilog/gpio.v" Line 1251: Block identifier is required on this block
WARNING:HDLCompiler:248 - "../components/gpio/rtl/verilog/gpio.v" Line 1276: Block identifier is required on this block
WARNING:HDLCompiler:248 - "../components/gpio/rtl/verilog/gpio.v" Line 1301: Block identifier is required on this block
WARNING:HDLCompiler:248 - "../components/gpio/rtl/verilog/gpio.v" Line 1338: Block identifier is required on this block
WARNING:HDLCompiler:248 - "../components/gpio/rtl/verilog/gpio.v" Line 1350: Block identifier is required on this block
WARNING:HDLCompiler:248 - "../components/gpio/rtl/verilog/gpio.v" Line 1363: Block identifier is required on this block
WARNING:HDLCompiler:248 - "../components/gpio/rtl/verilog/gpio.v" Line 1376: Block identifier is required on this block
WARNING:HDLCompiler:248 - "../components/gpio/rtl/verilog/gpio.v" Line 1393: Block identifier is required on this block
WARNING:HDLCompiler:248 - "../components/gpio/rtl/verilog/gpio.v" Line 1405: Block identifier is required on this block
WARNING:HDLCompiler:248 - "../components/gpio/rtl/verilog/gpio.v" Line 1418: Block identifier is required on this block
WARNING:HDLCompiler:248 - "../components/gpio/rtl/verilog/gpio.v" Line 1431: Block identifier is required on this block
WARNING:HDLCompiler:248 - "../components/gpio/rtl/verilog/gpio.v" Line 1462: Block identifier is required on this block
WARNING:HDLCompiler:248 - "../components/gpio/rtl/verilog/gpio.v" Line 1485: Block identifier is required on this block
WARNING:HDLCompiler:248 - "../components/gpio/rtl/verilog/gpio.v" Line 1509: Block identifier is required on this block
WARNING:HDLCompiler:248 - "../components/gpio/rtl/verilog/gpio.v" Line 1533: Block identifier is required on this block
WARNING:HDLCompiler:248 - "../components/gpio/rtl/verilog/gpio.v" Line 1560: Block identifier is required on this block
WARNING:HDLCompiler:248 - "../components/gpio/rtl/verilog/gpio.v" Line 1583: Block identifier is required on this block
WARNING:HDLCompiler:248 - "../components/gpio/rtl/verilog/gpio.v" Line 1607: Block identifier is required on this block
WARNING:HDLCompiler:248 - "../components/gpio/rtl/verilog/gpio.v" Line 1631: Block identifier is required on this block
WARNING:HDLCompiler:693 - "../components/gpio/rtl/verilog/gpio.v" Line 147: Parameter declaration becomes local in gpio with formal parameter declaration list
Parsing verilog file "../components/gpio/rtl/verilog/tpio.v" included at line 330.
Parsing verilog file "\Elektronik\FPGA\LM32\Spartan6\ztex_spartan6\ISE\..\soc\/system_conf.v" included at line 42.
Parsing module <TRI_PIO>.
WARNING:HDLCompiler:693 - "../components/gpio/rtl/verilog/tpio.v" Line 64: Parameter declaration becomes local in TRI_PIO with formal parameter declaration list
Parsing module <ztex_spartan6>.
Analyzing Verilog file \"\Elektronik\FPGA\LM32\Spartan6\ztex_spartan6\ISE\main.v\" into library work
Parsing module <main>.
Parsing VHDL file "\Elektronik\FPGA\LM32\Spartan6\ztex_spartan6\ISE\ipcore_dir/memory.vhd" into library work
Parsing entity <memory>.
Parsing architecture <memory_a> of entity <memory>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <main>.

Elaborating module <ztex_spartan6>.

Elaborating module <arbiter2(MAX_DAT_WIDTH=32,WBS_DAT_WIDTH=32,WBM0_DAT_WIDTH=32,WBM1_DAT_WIDTH=32)>.
WARNING:HDLCompiler:413 - "\Elektronik\FPGA\LM32\Spartan6\ztex_spartan6\ISE\../soc/ztex_spartan6.v" Line 285: Result of 32-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "\Elektronik\FPGA\LM32\Spartan6\ztex_spartan6\ISE\../soc/ztex_spartan6.v" Line 289: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "\Elektronik\FPGA\LM32\Spartan6\ztex_spartan6\ISE\../soc/ztex_spartan6.v" Line 293: Result of 32-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "\Elektronik\FPGA\LM32\Spartan6\ztex_spartan6\ISE\../soc/ztex_spartan6.v" Line 297: Result of 32-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:413 - "\Elektronik\FPGA\LM32\Spartan6\ztex_spartan6\ISE\../soc/ztex_spartan6.v" Line 301: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "\Elektronik\FPGA\LM32\Spartan6\ztex_spartan6\ISE\../soc/ztex_spartan6.v" Line 305: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "\Elektronik\FPGA\LM32\Spartan6\ztex_spartan6\ISE\../soc/ztex_spartan6.v" Line 309: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "\Elektronik\FPGA\LM32\Spartan6\ztex_spartan6\ISE\../soc/ztex_spartan6.v" Line 315: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "\Elektronik\FPGA\LM32\Spartan6\ztex_spartan6\ISE\../soc/ztex_spartan6.v" Line 316: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "\Elektronik\FPGA\LM32\Spartan6\ztex_spartan6\ISE\../soc/ztex_spartan6.v" Line 317: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "\Elektronik\FPGA\LM32\Spartan6\ztex_spartan6\ISE\../soc/ztex_spartan6.v" Line 320: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "\Elektronik\FPGA\LM32\Spartan6\ztex_spartan6\ISE\../soc/ztex_spartan6.v" Line 321: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "\Elektronik\FPGA\LM32\Spartan6\ztex_spartan6\ISE\../soc/ztex_spartan6.v" Line 322: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "\Elektronik\FPGA\LM32\Spartan6\ztex_spartan6\ISE\../soc/ztex_spartan6.v" Line 486: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "\Elektronik\FPGA\LM32\Spartan6\ztex_spartan6\ISE\../soc/ztex_spartan6.v" Line 490: Result of 32-bit expression is truncated to fit in 1-bit target.

Elaborating module <lm32_top>.

Elaborating module <lm32_cpu>.

Elaborating module <lm32_instruction_unit(associativity=1,sets=512,bytes_per_line=16,base_address=0,limit=0)>.
"../components/lm32_top/rtl/verilog/lm32_instruction_unit.v" Line 774. $display Instruction bus error. Address: 0
WARNING:HDLCompiler:1127 - "../components/lm32_top/rtl/verilog/lm32_cpu.v" Line 802: Assignment to pc_x ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "../components/lm32_top/rtl/verilog/lm32_cpu.v" Line 804: Assignment to pc_w ignored, since the identifier is never used

Elaborating module <lm32_decoder>.
WARNING:HDLCompiler:1127 - "../components/lm32_top/rtl/verilog/lm32_decoder.v" Line 373: Assignment to op_user ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "../components/lm32_top/rtl/verilog/lm32_decoder.v" Line 400: Assignment to multiply ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "../components/lm32_top/rtl/verilog/lm32_decoder.v" Line 578: Result of 32-bit expression is truncated to fit in 30-bit target.

Elaborating module <lm32_load_store_unit(associativity=1,sets=512,bytes_per_line=16,base_address=0,limit=0)>.

Elaborating module <lm32_adder>.

Elaborating module <lm32_addsub>.

Elaborating module <lm32_logic_op>.

Elaborating module <lm32_shifter>.
WARNING:HDLCompiler:413 - "../components/lm32_top/rtl/verilog/lm32_shifter.v" Line 128: Result of 64-bit expression is truncated to fit in 32-bit target.

Elaborating module <lm32_multiplier>.

Elaborating module <lm32_mc_arithmetic>.

Elaborating module <lm32_interrupt>.
WARNING:HDLCompiler:413 - "../components/lm32_top/rtl/verilog/lm32_interrupt.v" Line 135: Result of 2-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:1127 - "../components/lm32_top/rtl/verilog/lm32_interrupt.v" Line 135: Assignment to ie_csr_read_data ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "../components/lm32_top/rtl/verilog/lm32_interrupt.v" Line 144: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:1127 - "../components/lm32_top/rtl/verilog/lm32_interrupt.v" Line 144: Assignment to ip_csr_read_data ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "../components/lm32_top/rtl/verilog/lm32_interrupt.v" Line 145: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:1127 - "../components/lm32_top/rtl/verilog/lm32_interrupt.v" Line 145: Assignment to im_csr_read_data ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "../components/lm32_top/rtl/verilog/lm32_cpu.v" Line 2244: Assignment to x_result_sel_logic_x ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "../components/lm32_top/rtl/verilog/lm32_top.v" Line 344: Assignment to TRACE_ACK_O ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "../components/lm32_top/rtl/verilog/lm32_top.v" Line 345: Assignment to TRACE_DAT_O ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "\Elektronik\FPGA\LM32\Spartan6\ztex_spartan6\ISE\../soc/ztex_spartan6.v" Line 529: Assignment to LM32DEBUG_DAT_O ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "\Elektronik\FPGA\LM32\Spartan6\ztex_spartan6\ISE\../soc/ztex_spartan6.v" Line 532: Assignment to LM32DEBUG_ACK_O ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "\Elektronik\FPGA\LM32\Spartan6\ztex_spartan6\ISE\../soc/ztex_spartan6.v" Line 533: Assignment to LM32DEBUG_ERR_O ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "\Elektronik\FPGA\LM32\Spartan6\ztex_spartan6\ISE\../soc/ztex_spartan6.v" Line 534: Assignment to LM32DEBUG_RTY_O ignored, since the identifier is never used

Elaborating module <wb_ebr_ctrl(SIZE=4096,EBR_WB_DAT_WIDTH=32,INIT_FILE_NAME="none",INIT_FILE_FORMAT="hex")>.
WARNING:HDLCompiler:1127 - "../components/wb_ebr_ctrl/rtl/verilog/wb_ebr_ctrl.v" Line 176: Assignment to read_enable ignored, since the identifier is never used
WARNING:HDLCompiler:91 - "../components/wb_ebr_ctrl/rtl/verilog/wb_ebr_ctrl.v" Line 258: Signal <EBR_SEL_I> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "../components/wb_ebr_ctrl/rtl/verilog/wb_ebr_ctrl.v" Line 260: Signal <EBR_SEL_I> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "../components/wb_ebr_ctrl/rtl/verilog/wb_ebr_ctrl.v" Line 265: Signal <EBR_SEL_I> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "../components/wb_ebr_ctrl/rtl/verilog/wb_ebr_ctrl.v" Line 267: Signal <EBR_SEL_I> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
Going to vhdl side to elaborate module memory

Elaborating entity <memory> (architecture <memory_a>) from library <work>.
Back to verilog to continue elaboration
WARNING:HDLCompiler:1127 - "\Elektronik\FPGA\LM32\Spartan6\ztex_spartan6\ISE\../soc/ztex_spartan6.v" Line 580: Assignment to ebrEBR_ERR_O ignored, since the identifier is never used

Elaborating module <gpio(GPIO_WB_DAT_WIDTH=32,GPIO_WB_ADR_WIDTH=4,OUTPUT_PORTS_ONLY=1,INPUT_PORTS_ONLY=0,TRISTATE_PORTS=0,BOTH_INPUT_AND_OUTPUT=0,DATA_WIDTH=32'b01000,INPUT_WIDTH=32'b01,OUTPUT_WIDTH=32'b01,IRQ_MODE=0,LEVEL=0,EDGE=1,EITHER_EDGE_IRQ=0,POSE_EDGE_IRQ=1,NEGE_EDGE_IRQ=0)>.
WARNING:HDLCompiler:413 - "../components/gpio/rtl/verilog/gpio.v" Line 151: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "../components/gpio/rtl/verilog/gpio.v" Line 152: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "../components/gpio/rtl/verilog/gpio.v" Line 153: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "../components/gpio/rtl/verilog/gpio.v" Line 154: Result of 32-bit expression is truncated to fit in 1-bit target.

Elaborating module <TRI_PIO(DATA_WIDTH=1,IRQ_MODE=0,LEVEL=0,EDGE=1,POSE_EDGE_IRQ=1,NEGE_EDGE_IRQ=0,EITHER_EDGE_IRQ=0)>.
WARNING:HDLCompiler:634 - "../components/gpio/rtl/verilog/tpio.v" Line 86: Net <IRQ_MASK> does not have a driver.
WARNING:HDLCompiler:1127 - "\Elektronik\FPGA\LM32\Spartan6\ztex_spartan6\ISE\../soc/ztex_spartan6.v" Line 619: Assignment to gpioGPIO_ERR_O ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "\Elektronik\FPGA\LM32\Spartan6\ztex_spartan6\ISE\../soc/ztex_spartan6.v" Line 631: Assignment to gpioIRQ_O ignored, since the identifier is never used
WARNING:HDLCompiler:552 - "\Elektronik\FPGA\LM32\Spartan6\ztex_spartan6\ISE\../soc/ztex_spartan6.v" Line 612: Input port PIO_IN[7] is not connected on this instance

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <main>.
    Related source file is "/elektronik/fpga/lm32/spartan6/ztex_spartan6/ise/main.v".
    Summary:
	no macro.
Unit <main> synthesized.

Synthesizing Unit <ztex_spartan6>.
    Related source file is "/elektronik/fpga/lm32/spartan6/ztex_spartan6/soc/ztex_spartan6.v".
WARNING:Xst:2898 - Port 'PIO_IN', unconnected in block instance 'gpio', is tied to GND.
WARNING:Xst:2898 - Port 'PIO_BOTH_IN', unconnected in block instance 'gpio', is tied to GND.
INFO:Xst:3010 - "/elektronik/fpga/lm32/spartan6/ztex_spartan6/soc/ztex_spartan6.v" line 500: Output port <DEBUG_DAT_O> of the instance <LM32> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/elektronik/fpga/lm32/spartan6/ztex_spartan6/soc/ztex_spartan6.v" line 500: Output port <DEBUG_ACK_O> of the instance <LM32> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/elektronik/fpga/lm32/spartan6/ztex_spartan6/soc/ztex_spartan6.v" line 500: Output port <DEBUG_ERR_O> of the instance <LM32> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/elektronik/fpga/lm32/spartan6/ztex_spartan6/soc/ztex_spartan6.v" line 500: Output port <DEBUG_RTY_O> of the instance <LM32> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/elektronik/fpga/lm32/spartan6/ztex_spartan6/soc/ztex_spartan6.v" line 573: Output port <EBR_ERR_O> of the instance <ebr> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/elektronik/fpga/lm32/spartan6/ztex_spartan6/soc/ztex_spartan6.v" line 612: Output port <PIO_BOTH_OUT> of the instance <gpio> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/elektronik/fpga/lm32/spartan6/ztex_spartan6/soc/ztex_spartan6.v" line 612: Output port <GPIO_ERR_O> of the instance <gpio> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/elektronik/fpga/lm32/spartan6/ztex_spartan6/soc/ztex_spartan6.v" line 612: Output port <IRQ_O> of the instance <gpio> is unconnected or connected to loadless signal.
    Summary:
	inferred   6 Multiplexer(s).
Unit <ztex_spartan6> synthesized.

Synthesizing Unit <arbiter2>.
    Related source file is "/elektronik/fpga/lm32/spartan6/ztex_spartan6/soc/ztex_spartan6.v".
        MAX_DAT_WIDTH = 32
        WBS_DAT_WIDTH = 32
        WBM0_DAT_WIDTH = 32
        WBM1_DAT_WIDTH = 32
    Found 2-bit register for signal <selected>.
    Found 1-bit register for signal <locked>.
    Found finite state machine <FSM_0> for signal <selected>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 11                                             |
    | Inputs             | 7                                              |
    | Outputs            | 4                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 32-bit 4-to-1 multiplexer for signal <WBS_ADR_I> created at line 128.
    Found 32-bit 4-to-1 multiplexer for signal <WBS_DAT_I_INT> created at line 148.
    Found 32-bit 4-to-1 multiplexer for signal <n0092> created at line 286.
    Found 32-bit 4-to-1 multiplexer for signal <n0116> created at line 290.
    Found 32-bit 4-to-1 multiplexer for signal <n0083> created at line 294.
    Found 32-bit 4-to-1 multiplexer for signal <n0084> created at line 298.
    Found 32-bit 4-to-1 multiplexer for signal <n0117> created at line 302.
    Found 32-bit 4-to-1 multiplexer for signal <n0118> created at line 306.
    Found 32-bit 4-to-1 multiplexer for signal <n0119> created at line 310.
    Summary:
	inferred   1 D-type flip-flop(s).
	inferred  18 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <arbiter2> synthesized.

Synthesizing Unit <lm32_top>.
    Related source file is "c:/elektronik/fpga/lm32/spartan6/ztex_spartan6/components/lm32_top/rtl/verilog/lm32_top.v".
WARNING:Xst:647 - Input <DEBUG_ADR_I<31:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DEBUG_DAT_I<31:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DEBUG_SEL_I<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DEBUG_CTI_I<2:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DEBUG_BTE_I<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DEBUG_WE_I> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DEBUG_LOCK_I> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DEBUG_CYC_I> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DEBUG_STB_I> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <DEBUG_DAT_O> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DEBUG_ACK_O> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DEBUG_ERR_O> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DEBUG_RTY_O> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <lm32_top> synthesized.

Synthesizing Unit <lm32_cpu>.
    Related source file is "c:/elektronik/fpga/lm32/spartan6/ztex_spartan6/components/lm32_top/rtl/verilog/lm32_cpu.v".
        eba_reset = 32'b00000000000000000000000000000000
        icache_associativity = 1
        icache_sets = 512
        icache_bytes_per_line = 16
        icache_base_address = 0
        icache_limit = 0
        dcache_associativity = 1
        dcache_sets = 512
        dcache_bytes_per_line = 16
        dcache_base_address = 0
        dcache_limit = 0
        watchpoints = 0
        breakpoints = 0
        interrupts = 32
WARNING:Xst:647 - Input <I_RTY_I> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3010 - "c:/elektronik/fpga/lm32/spartan6/ztex_spartan6/components/lm32_top/rtl/verilog/lm32_cpu.v" line 750: Output port <pc_x> of the instance <instruction_unit> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/elektronik/fpga/lm32/spartan6/ztex_spartan6/components/lm32_top/rtl/verilog/lm32_cpu.v" line 750: Output port <pc_w> of the instance <instruction_unit> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/elektronik/fpga/lm32/spartan6/ztex_spartan6/components/lm32_top/rtl/verilog/lm32_cpu.v" line 840: Output port <x_result_sel_logic> of the instance <decoder> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <data_bus_error_exception>.
    Found 1-bit register for signal <valid_f>.
    Found 1-bit register for signal <valid_d>.
    Found 1-bit register for signal <valid_x>.
    Found 1-bit register for signal <valid_m>.
    Found 1-bit register for signal <valid_w>.
    Found 32-bit register for signal <operand_0_x>.
    Found 32-bit register for signal <operand_1_x>.
    Found 32-bit register for signal <store_operand_x>.
    Found 30-bit register for signal <branch_target_x>.
    Found 1-bit register for signal <x_result_sel_csr_x>.
    Found 1-bit register for signal <x_result_sel_mc_arith_x>.
    Found 1-bit register for signal <x_result_sel_sext_x>.
    Found 1-bit register for signal <x_result_sel_add_x>.
    Found 1-bit register for signal <m_result_sel_compare_x>.
    Found 1-bit register for signal <m_result_sel_shift_x>.
    Found 1-bit register for signal <w_result_sel_load_x>.
    Found 1-bit register for signal <w_result_sel_mul_x>.
    Found 1-bit register for signal <x_bypass_enable_x>.
    Found 1-bit register for signal <m_bypass_enable_x>.
    Found 1-bit register for signal <write_enable_x>.
    Found 5-bit register for signal <write_idx_x>.
    Found 3-bit register for signal <csr_x>.
    Found 1-bit register for signal <load_x>.
    Found 1-bit register for signal <store_x>.
    Found 2-bit register for signal <size_x>.
    Found 1-bit register for signal <sign_extend_x>.
    Found 1-bit register for signal <adder_op_x>.
    Found 1-bit register for signal <adder_op_x_n>.
    Found 4-bit register for signal <logic_op_x>.
    Found 1-bit register for signal <direction_x>.
    Found 1-bit register for signal <branch_x>.
    Found 1-bit register for signal <branch_predict_x>.
    Found 1-bit register for signal <branch_predict_taken_x>.
    Found 3-bit register for signal <condition_x>.
    Found 1-bit register for signal <scall_x>.
    Found 1-bit register for signal <eret_x>.
    Found 1-bit register for signal <bus_error_x>.
    Found 1-bit register for signal <data_bus_error_exception_m>.
    Found 1-bit register for signal <csr_write_enable_x>.
    Found 32-bit register for signal <operand_m>.
    Found 30-bit register for signal <branch_target_m>.
    Found 1-bit register for signal <m_result_sel_compare_m>.
    Found 1-bit register for signal <m_result_sel_shift_m>.
    Found 1-bit register for signal <w_result_sel_load_m>.
    Found 1-bit register for signal <w_result_sel_mul_m>.
    Found 1-bit register for signal <m_bypass_enable_m>.
    Found 1-bit register for signal <branch_m>.
    Found 1-bit register for signal <branch_predict_m>.
    Found 1-bit register for signal <branch_predict_taken_m>.
    Found 1-bit register for signal <exception_m>.
    Found 1-bit register for signal <load_m>.
    Found 1-bit register for signal <store_m>.
    Found 1-bit register for signal <write_enable_m>.
    Found 5-bit register for signal <write_idx_m>.
    Found 1-bit register for signal <condition_met_m>.
    Found 32-bit register for signal <operand_w>.
    Found 1-bit register for signal <w_result_sel_load_w>.
    Found 1-bit register for signal <w_result_sel_mul_w>.
    Found 5-bit register for signal <write_idx_w>.
    Found 1-bit register for signal <write_enable_w>.
    Found 1-bit register for signal <exception_w>.
    Found 30-bit register for signal <memop_pc_w>.
    Found 1024-bit register for signal <n0519[1023:0]>.
    Found 24-bit register for signal <eba>.
    Found 30-bit adder for signal <branch_target_d> created at line 1488.
    Found 32-bit 32-to-1 multiplexer for signal <reg_data_0> created at line 1421.
    Found 32-bit 32-to-1 multiplexer for signal <reg_data_1> created at line 1422.
    Found 32-bit 3-to-1 multiplexer for signal <d_result_1> created at line 1499.
    Found 1-bit 8-to-1 multiplexer for signal <condition_met_x> created at line 1532.
    Found 5-bit comparator equal for signal <write_idx_x[4]_read_idx_0_d[4]_equal_3_o> created at line 1426
    Found 5-bit comparator equal for signal <write_idx_m[4]_read_idx_0_d[4]_equal_5_o> created at line 1427
    Found 5-bit comparator equal for signal <write_idx_w[4]_read_idx_0_d[4]_equal_7_o> created at line 1428
    Found 5-bit comparator equal for signal <write_idx_x[4]_read_idx_1_d[4]_equal_9_o> created at line 1429
    Found 5-bit comparator equal for signal <write_idx_m[4]_read_idx_1_d[4]_equal_11_o> created at line 1430
    Found 5-bit comparator equal for signal <write_idx_w[4]_read_idx_1_d[4]_equal_13_o> created at line 1431
    Found 32-bit comparator equal for signal <cmp_zero> created at line 1526
    Found 1-bit comparator equal for signal <cmp_negative_cmp_overflow_equal_47_o> created at line 1539
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred 1373 D-type flip-flop(s).
	inferred   8 Comparator(s).
	inferred  68 Multiplexer(s).
Unit <lm32_cpu> synthesized.

Synthesizing Unit <lm32_instruction_unit>.
    Related source file is "c:/elektronik/fpga/lm32/spartan6/ztex_spartan6/components/lm32_top/rtl/verilog/lm32_instruction_unit.v".
        associativity = 1
        sets = 512
        bytes_per_line = 16
        base_address = 0
        limit = 0
WARNING:Xst:647 - Input <valid_f> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <kill_f> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 30-bit register for signal <pc_d>.
    Found 30-bit register for signal <pc_x>.
    Found 30-bit register for signal <pc_m>.
    Found 30-bit register for signal <pc_w>.
    Found 1-bit register for signal <i_cyc_o>.
    Found 1-bit register for signal <i_stb_o>.
    Found 32-bit register for signal <i_adr_o>.
    Found 1-bit register for signal <i_lock_o>.
    Found 32-bit register for signal <wb_data_f>.
    Found 1-bit register for signal <bus_error_f>.
    Found 32-bit register for signal <instruction_d>.
    Found 1-bit register for signal <bus_error_d>.
    Found 30-bit register for signal <pc_f>.
    Found 30-bit adder for signal <pc_f[31]_GND_38_o_add_6_OUT> created at line 472.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred 251 D-type flip-flop(s).
	inferred   5 Multiplexer(s).
Unit <lm32_instruction_unit> synthesized.

Synthesizing Unit <lm32_decoder>.
    Related source file is "c:/elektronik/fpga/lm32/spartan6/ztex_spartan6/components/lm32_top/rtl/verilog/lm32_decoder.v".
WARNING:Xst:647 - Input <instruction<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	inferred  14 Multiplexer(s).
Unit <lm32_decoder> synthesized.

Synthesizing Unit <lm32_load_store_unit>.
    Related source file is "c:/elektronik/fpga/lm32/spartan6/ztex_spartan6/components/lm32_top/rtl/verilog/lm32_load_store_unit.v".
        associativity = 1
        sets = 512
        bytes_per_line = 16
        base_address = 0
        limit = 0
WARNING:Xst:647 - Input <load_store_address_x<31:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <stall_a> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <load_x> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <store_x> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <store_q_x> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <d_rty_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <d_stb_o>.
    Found 32-bit register for signal <d_dat_o>.
    Found 32-bit register for signal <d_adr_o>.
    Found 4-bit register for signal <d_sel_o>.
    Found 1-bit register for signal <d_we_o>.
    Found 1-bit register for signal <d_lock_o>.
    Found 32-bit register for signal <wb_data_m>.
    Found 1-bit register for signal <wb_load_complete>.
    Found 1-bit register for signal <stall_wb_load>.
    Found 1-bit register for signal <sign_extend_m>.
    Found 2-bit register for signal <size_m>.
    Found 4-bit register for signal <byte_enable_m>.
    Found 32-bit register for signal <store_data_m>.
    Found 1-bit register for signal <wb_select_m>.
    Found 2-bit register for signal <size_w>.
    Found 32-bit register for signal <data_w>.
    Found 1-bit register for signal <sign_extend_w>.
    Found 1-bit register for signal <d_cyc_o>.
    Found 32-bit 3-to-1 multiplexer for signal <store_data_x> created at line 428.
    Summary:
	inferred 180 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <lm32_load_store_unit> synthesized.

Synthesizing Unit <lm32_adder>.
    Related source file is "c:/elektronik/fpga/lm32/spartan6/ztex_spartan6/components/lm32_top/rtl/verilog/lm32_adder.v".
    Summary:
	no macro.
Unit <lm32_adder> synthesized.

Synthesizing Unit <lm32_addsub>.
    Related source file is "c:/elektronik/fpga/lm32/spartan6/ztex_spartan6/components/lm32_top/rtl/verilog/lm32_addsub.v".
    Found 33-bit subtractor for signal <GND_42_o_GND_42_o_sub_3_OUT>.
    Found 33-bit subtractor for signal <tmp_subResult>.
    Found 33-bit adder for signal <n0025> created at line 68.
    Found 33-bit adder for signal <tmp_addResult> created at line 68.
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred   2 Multiplexer(s).
Unit <lm32_addsub> synthesized.

Synthesizing Unit <lm32_logic_op>.
    Related source file is "c:/elektronik/fpga/lm32/spartan6/ztex_spartan6/components/lm32_top/rtl/verilog/lm32_logic_op.v".
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<0>> created at line 72.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<1>> created at line 72.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<2>> created at line 72.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<3>> created at line 72.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<4>> created at line 72.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<5>> created at line 72.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<6>> created at line 72.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<7>> created at line 72.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<8>> created at line 72.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<9>> created at line 72.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<10>> created at line 72.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<11>> created at line 72.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<12>> created at line 72.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<13>> created at line 72.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<14>> created at line 72.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<15>> created at line 72.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<16>> created at line 72.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<17>> created at line 72.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<18>> created at line 72.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<19>> created at line 72.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<20>> created at line 72.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<21>> created at line 72.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<22>> created at line 72.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<23>> created at line 72.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<24>> created at line 72.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<25>> created at line 72.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<26>> created at line 72.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<27>> created at line 72.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<28>> created at line 72.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<29>> created at line 72.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<30>> created at line 72.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<31>> created at line 72.
    Summary:
	inferred  32 Multiplexer(s).
Unit <lm32_logic_op> synthesized.

Synthesizing Unit <lm32_shifter>.
    Related source file is "c:/elektronik/fpga/lm32/spartan6/ztex_spartan6/components/lm32_top/rtl/verilog/lm32_shifter.v".
WARNING:Xst:647 - Input <operand_1_x<31:5>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <direction_m>.
    Found 32-bit register for signal <right_shift_result>.
    Found 64-bit shifter logical right for signal <n0028> created at line 128
    Summary:
	inferred  33 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
	inferred   1 Combinational logic shifter(s).
Unit <lm32_shifter> synthesized.

Synthesizing Unit <lm32_multiplier>.
    Related source file is "c:/elektronik/fpga/lm32/spartan6/ztex_spartan6/components/lm32_top/rtl/verilog/lm32_multiplier.v".
    Found 32-bit register for signal <multiplier>.
    Found 32-bit register for signal <product>.
    Found 32-bit register for signal <result>.
    Found 32-bit register for signal <muliplicand>.
    Found 32x32-bit multiplier for signal <n0023> created at line 94.
    Summary:
	inferred   1 Multiplier(s).
	inferred 128 D-type flip-flop(s).
Unit <lm32_multiplier> synthesized.

Synthesizing Unit <lm32_mc_arithmetic>.
    Related source file is "c:/elektronik/fpga/lm32/spartan6/ztex_spartan6/components/lm32_top/rtl/verilog/lm32_mc_arithmetic.v".
    Found 32-bit register for signal <p>.
    Found 32-bit register for signal <a>.
    Found 32-bit register for signal <b>.
    Found 1-bit register for signal <divide_by_zero_x>.
    Found 32-bit register for signal <result_x>.
    Found 3-bit register for signal <state>.
    Found 6-bit register for signal <cycles>.
    Found finite state machine <FSM_1> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 8                                              |
    | Inputs             | 4                                              |
    | Outputs            | 5                                              |
    | Clock              | clk_i (rising_edge)                            |
    | Reset              | rst_i (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 33-bit subtractor for signal <t>.
    Found 6-bit subtractor for signal <cycles[5]_GND_47_o_sub_21_OUT>.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred 135 D-type flip-flop(s).
	inferred   7 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <lm32_mc_arithmetic> synthesized.

Synthesizing Unit <lm32_interrupt>.
    Related source file is "c:/elektronik/fpga/lm32/spartan6/ztex_spartan6/components/lm32_top/rtl/verilog/lm32_interrupt.v".
        interrupts = 32
WARNING:Xst:647 - Input <csr_write_data<2:31>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <eie>.
    Found 32-bit register for signal <im>.
    Found 32-bit register for signal <asserted>.
    Found 1-bit register for signal <ie>.
    Found 32-bit 3-to-1 multiplexer for signal <csr_read_data> created at line 101.
    Summary:
	inferred  66 D-type flip-flop(s).
	inferred   4 Multiplexer(s).
Unit <lm32_interrupt> synthesized.

Synthesizing Unit <wb_ebr_ctrl>.
    Related source file is "c:/elektronik/fpga/lm32/spartan6/ztex_spartan6/components/wb_ebr_ctrl/rtl/verilog/wb_ebr_ctrl.v".
        SIZE = 4096
        EBR_WB_DAT_WIDTH = 32
        INIT_FILE_FORMAT = "hex"
        INIT_FILE_NAME = "none"
WARNING:Xst:647 - Input <EBR_ADR_I<31:12>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EBR_BTE_I<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EBR_LOCK_I> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 32-bit register for signal <EBR_DAT_I_d>.
    Found 4-bit register for signal <EBR_SEL_I_d>.
    Found 3-bit register for signal <state>.
    Found 12-bit register for signal <pmi_address>.
    Found 32-bit register for signal <write_data_d>.
    Found 1-bit register for signal <raw_hazard>.
    Found 1-bit register for signal <EBR_ACK_O>.
    Found finite state machine <FSM_2> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 14                                             |
    | Inputs             | 7                                              |
    | Outputs            | 6                                              |
    | Clock              | CLK_I (rising_edge)                            |
    | Reset              | RST_I (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 12-bit adder for signal <EBR_ADR_I[11]_GND_49_o_add_62_OUT> created at line 259.
    Found 11-bit adder for signal <EBR_ADR_I[11]_GND_49_o_add_65_OUT> created at line 261.
    Found 10-bit adder for signal <EBR_ADR_I[11]_GND_49_o_add_66_OUT> created at line 263.
    Found 12-bit adder for signal <pmi_address[11]_GND_49_o_add_73_OUT> created at line 266.
    Found 11-bit adder for signal <pmi_address[11]_GND_49_o_add_76_OUT> created at line 268.
    Found 10-bit adder for signal <pmi_address[11]_GND_49_o_add_77_OUT> created at line 270.
    Found 10-bit comparator equal for signal <read_address[9]_write_address[9]_equal_19_o> created at line 168
    Summary:
	inferred   5 Adder/Subtractor(s).
	inferred  82 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred  21 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <wb_ebr_ctrl> synthesized.

Synthesizing Unit <gpio>.
    Related source file is "c:/elektronik/fpga/lm32/spartan6/ztex_spartan6/components/gpio/rtl/verilog/gpio.v".
        GPIO_WB_DAT_WIDTH = 32
        GPIO_WB_ADR_WIDTH = 4
        DATA_WIDTH = 32'b00000000000000000000000000001000
        INPUT_WIDTH = 32'b00000000000000000000000000000001
        OUTPUT_WIDTH = 32'b00000000000000000000000000000001
        IRQ_MODE = 0
        LEVEL = 0
        EDGE = 1
        POSE_EDGE_IRQ = 1
        NEGE_EDGE_IRQ = 0
        EITHER_EDGE_IRQ = 0
        INPUT_PORTS_ONLY = 0
        OUTPUT_PORTS_ONLY = 1
        BOTH_INPUT_AND_OUTPUT = 0
        TRISTATE_PORTS = 0
WARNING:Xst:647 - Input <GPIO_CTI_I<2:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <GPIO_BTE_I<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <GPIO_ADR_I<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIO_IN<7:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIO_BOTH_IN<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <GPIO_CYC_I> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <GPIO_LOCK_I> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3010 - "c:/elektronik/fpga/lm32/spartan6/ztex_spartan6/components/gpio/rtl/verilog/gpio.v" line 583: Output port <DAT_O> of the instance <itio_inst[0].TP> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/elektronik/fpga/lm32/spartan6/ztex_spartan6/components/gpio/rtl/verilog/gpio.v" line 583: Output port <IRQ_O> of the instance <itio_inst[0].TP> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/elektronik/fpga/lm32/spartan6/ztex_spartan6/components/gpio/rtl/verilog/gpio.v" line 583: Output port <DAT_O> of the instance <itio_inst[1].TP> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/elektronik/fpga/lm32/spartan6/ztex_spartan6/components/gpio/rtl/verilog/gpio.v" line 583: Output port <IRQ_O> of the instance <itio_inst[1].TP> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/elektronik/fpga/lm32/spartan6/ztex_spartan6/components/gpio/rtl/verilog/gpio.v" line 583: Output port <DAT_O> of the instance <itio_inst[2].TP> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/elektronik/fpga/lm32/spartan6/ztex_spartan6/components/gpio/rtl/verilog/gpio.v" line 583: Output port <IRQ_O> of the instance <itio_inst[2].TP> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/elektronik/fpga/lm32/spartan6/ztex_spartan6/components/gpio/rtl/verilog/gpio.v" line 583: Output port <DAT_O> of the instance <itio_inst[3].TP> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/elektronik/fpga/lm32/spartan6/ztex_spartan6/components/gpio/rtl/verilog/gpio.v" line 583: Output port <IRQ_O> of the instance <itio_inst[3].TP> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/elektronik/fpga/lm32/spartan6/ztex_spartan6/components/gpio/rtl/verilog/gpio.v" line 583: Output port <DAT_O> of the instance <itio_inst[4].TP> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/elektronik/fpga/lm32/spartan6/ztex_spartan6/components/gpio/rtl/verilog/gpio.v" line 583: Output port <IRQ_O> of the instance <itio_inst[4].TP> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/elektronik/fpga/lm32/spartan6/ztex_spartan6/components/gpio/rtl/verilog/gpio.v" line 583: Output port <DAT_O> of the instance <itio_inst[5].TP> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/elektronik/fpga/lm32/spartan6/ztex_spartan6/components/gpio/rtl/verilog/gpio.v" line 583: Output port <IRQ_O> of the instance <itio_inst[5].TP> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/elektronik/fpga/lm32/spartan6/ztex_spartan6/components/gpio/rtl/verilog/gpio.v" line 583: Output port <DAT_O> of the instance <itio_inst[6].TP> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/elektronik/fpga/lm32/spartan6/ztex_spartan6/components/gpio/rtl/verilog/gpio.v" line 583: Output port <IRQ_O> of the instance <itio_inst[6].TP> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/elektronik/fpga/lm32/spartan6/ztex_spartan6/components/gpio/rtl/verilog/gpio.v" line 583: Output port <DAT_O> of the instance <itio_inst[7].TP> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/elektronik/fpga/lm32/spartan6/ztex_spartan6/components/gpio/rtl/verilog/gpio.v" line 583: Output port <IRQ_O> of the instance <itio_inst[7].TP> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <PIO_BOTH_OUT> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 1-bit register for signal <PIO_DATA<0>>.
    Found 1-bit register for signal <PIO_DATA<1>>.
    Found 1-bit register for signal <PIO_DATA<2>>.
    Found 1-bit register for signal <PIO_DATA<3>>.
    Found 1-bit register for signal <PIO_DATA<4>>.
    Found 1-bit register for signal <PIO_DATA<5>>.
    Found 1-bit register for signal <PIO_DATA<6>>.
    Found 1-bit register for signal <PIO_DATA<7>>.
    Found 1-bit register for signal <GPIO_ACK_O>.
    Summary:
	inferred   9 D-type flip-flop(s).
Unit <gpio> synthesized.

Synthesizing Unit <TRI_PIO>.
    Related source file is "c:/elektronik/fpga/lm32/spartan6/ztex_spartan6/components/gpio/rtl/verilog/tpio.v".
        DATA_WIDTH = 1
        IRQ_MODE = 0
        LEVEL = 0
        EDGE = 1
        POSE_EDGE_IRQ = 1
        NEGE_EDGE_IRQ = 0
        EITHER_EDGE_IRQ = 0
WARNING:Xst:647 - Input <IRQ_MASK_WR_EN> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EDGE_CAP_WR_EN> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <IRQ_MASK> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 1-bit register for signal <PIO_DATA_O>.
    Found 1-bit register for signal <PIO_DATA_I>.
    Found 1-bit register for signal <PIO_TRI>.
    Found 1-bit tristate buffer for signal <PIO_IO> created at line 110
    Summary:
	inferred   3 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
	inferred   1 Tristate(s).
Unit <TRI_PIO> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 1
 32x32-bit multiplier                                  : 1
# Adders/Subtractors                                   : 13
 10-bit adder                                          : 2
 11-bit adder                                          : 2
 12-bit adder                                          : 1
 30-bit adder                                          : 2
 33-bit adder                                          : 2
 33-bit subtractor                                     : 3
 6-bit subtractor                                      : 1
# Registers                                            : 151
 1-bit register                                        : 101
 1024-bit register                                     : 1
 12-bit register                                       : 1
 2-bit register                                        : 3
 24-bit register                                       : 1
 3-bit register                                        : 2
 30-bit register                                       : 8
 32-bit register                                       : 26
 4-bit register                                        : 4
 5-bit register                                        : 3
 6-bit register                                        : 1
# Comparators                                          : 9
 1-bit comparator equal                                : 1
 10-bit comparator equal                               : 1
 32-bit comparator equal                               : 1
 5-bit comparator equal                                : 6
# Multiplexers                                         : 198
 1-bit 2-to-1 multiplexer                              : 40
 1-bit 4-to-1 multiplexer                              : 32
 1-bit 8-to-1 multiplexer                              : 1
 10-bit 2-to-1 multiplexer                             : 2
 12-bit 2-to-1 multiplexer                             : 9
 2-bit 2-to-1 multiplexer                              : 1
 3-bit 2-to-1 multiplexer                              : 3
 30-bit 2-to-1 multiplexer                             : 6
 32-bit 2-to-1 multiplexer                             : 79
 32-bit 3-to-1 multiplexer                             : 3
 32-bit 32-to-1 multiplexer                            : 2
 32-bit 4-to-1 multiplexer                             : 9
 5-bit 2-to-1 multiplexer                              : 2
 6-bit 2-to-1 multiplexer                              : 1
 8-bit 2-to-1 multiplexer                              : 8
# Logic shifters                                       : 1
 64-bit shifter logical right                          : 1
# Tristates                                            : 8
 1-bit tristate buffer                                 : 8
# FSMs                                                 : 3

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <ipcore_dir/memory.ngc>.
Loading core <memory> for timing and area information for instance <memory>.
WARNING:Xst:1290 - Hierarchical block <itio_inst[0].TP> is unconnected in block <gpio>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <itio_inst[1].TP> is unconnected in block <gpio>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <itio_inst[2].TP> is unconnected in block <gpio>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <itio_inst[3].TP> is unconnected in block <gpio>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <itio_inst[4].TP> is unconnected in block <gpio>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <itio_inst[5].TP> is unconnected in block <gpio>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <itio_inst[6].TP> is unconnected in block <gpio>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <itio_inst[7].TP> is unconnected in block <gpio>.
   It will be removed from the design.
INFO:Xst:2261 - The FF/Latch <i_cyc_o> in Unit <instruction_unit> is equivalent to the following FF/Latch, which will be removed : <i_stb_o> 
INFO:Xst:2261 - The FF/Latch <d_stb_o> in Unit <load_store_unit> is equivalent to the following FF/Latch, which will be removed : <d_cyc_o> 
WARNING:Xst:1710 - FF/Latch <ip_31> (without init value) has a constant value of 0 in block <interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_30> (without init value) has a constant value of 0 in block <interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_29> (without init value) has a constant value of 0 in block <interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_28> (without init value) has a constant value of 0 in block <interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_27> (without init value) has a constant value of 0 in block <interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_26> (without init value) has a constant value of 0 in block <interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_25> (without init value) has a constant value of 0 in block <interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_24> (without init value) has a constant value of 0 in block <interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_23> (without init value) has a constant value of 0 in block <interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_22> (without init value) has a constant value of 0 in block <interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_21> (without init value) has a constant value of 0 in block <interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_20> (without init value) has a constant value of 0 in block <interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_19> (without init value) has a constant value of 0 in block <interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_18> (without init value) has a constant value of 0 in block <interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_17> (without init value) has a constant value of 0 in block <interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_16> (without init value) has a constant value of 0 in block <interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <i_lock_o> (without init value) has a constant value of 0 in block <instruction_unit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_0> (without init value) has a constant value of 0 in block <interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_1> (without init value) has a constant value of 0 in block <interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_2> (without init value) has a constant value of 0 in block <interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_3> (without init value) has a constant value of 0 in block <interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_4> (without init value) has a constant value of 0 in block <interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_5> (without init value) has a constant value of 0 in block <interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_6> (without init value) has a constant value of 0 in block <interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_7> (without init value) has a constant value of 0 in block <interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_8> (without init value) has a constant value of 0 in block <interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_9> (without init value) has a constant value of 0 in block <interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_10> (without init value) has a constant value of 0 in block <interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_11> (without init value) has a constant value of 0 in block <interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_12> (without init value) has a constant value of 0 in block <interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_13> (without init value) has a constant value of 0 in block <interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_14> (without init value) has a constant value of 0 in block <interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_15> (without init value) has a constant value of 0 in block <interrupt>. This FF/Latch will be trimmed during the optimization process.

Synthesizing (advanced) Unit <lm32_mc_arithmetic>.
The following registers are absorbed into counter <cycles>: 1 register on signal <cycles>.
Unit <lm32_mc_arithmetic> synthesized (advanced).

Synthesizing (advanced) Unit <lm32_multiplier>.
	Found pipelined multiplier on signal <n0023>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_n0023 by adding 6 register level(s).
Unit <lm32_multiplier> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 1
 32x32-bit registered multiplier                       : 1
# Adders/Subtractors                                   : 10
 10-bit adder                                          : 2
 11-bit adder                                          : 2
 12-bit adder                                          : 1
 30-bit adder                                          : 2
 33-bit adder carry in                                 : 1
 33-bit subtractor                                     : 1
 33-bit subtractor borrow in                           : 1
# Counters                                             : 1
 6-bit down counter                                    : 1
# Registers                                            : 2244
 Flip-Flops                                            : 2244
# Comparators                                          : 9
 1-bit comparator equal                                : 1
 10-bit comparator equal                               : 1
 32-bit comparator equal                               : 1
 5-bit comparator equal                                : 6
# Multiplexers                                         : 331
 1-bit 2-to-1 multiplexer                              : 179
 1-bit 4-to-1 multiplexer                              : 32
 1-bit 8-to-1 multiplexer                              : 1
 10-bit 2-to-1 multiplexer                             : 2
 12-bit 2-to-1 multiplexer                             : 8
 2-bit 2-to-1 multiplexer                              : 1
 3-bit 2-to-1 multiplexer                              : 3
 30-bit 2-to-1 multiplexer                             : 6
 32-bit 2-to-1 multiplexer                             : 75
 32-bit 3-to-1 multiplexer                             : 3
 32-bit 32-to-1 multiplexer                            : 2
 32-bit 4-to-1 multiplexer                             : 9
 5-bit 2-to-1 multiplexer                              : 2
 8-bit 2-to-1 multiplexer                              : 8
# Logic shifters                                       : 1
 64-bit shifter logical right                          : 1
# FSMs                                                 : 3

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <i_lock_o> (without init value) has a constant value of 0 in block <lm32_instruction_unit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_31> (without init value) has a constant value of 0 in block <lm32_interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_30> (without init value) has a constant value of 0 in block <lm32_interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_29> (without init value) has a constant value of 0 in block <lm32_interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_28> (without init value) has a constant value of 0 in block <lm32_interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_27> (without init value) has a constant value of 0 in block <lm32_interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_26> (without init value) has a constant value of 0 in block <lm32_interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_25> (without init value) has a constant value of 0 in block <lm32_interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_24> (without init value) has a constant value of 0 in block <lm32_interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_23> (without init value) has a constant value of 0 in block <lm32_interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_22> (without init value) has a constant value of 0 in block <lm32_interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_21> (without init value) has a constant value of 0 in block <lm32_interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_20> (without init value) has a constant value of 0 in block <lm32_interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_19> (without init value) has a constant value of 0 in block <lm32_interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_18> (without init value) has a constant value of 0 in block <lm32_interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_17> (without init value) has a constant value of 0 in block <lm32_interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_16> (without init value) has a constant value of 0 in block <lm32_interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_15> (without init value) has a constant value of 0 in block <lm32_interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_14> (without init value) has a constant value of 0 in block <lm32_interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_13> (without init value) has a constant value of 0 in block <lm32_interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_12> (without init value) has a constant value of 0 in block <lm32_interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_11> (without init value) has a constant value of 0 in block <lm32_interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_10> (without init value) has a constant value of 0 in block <lm32_interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_9> (without init value) has a constant value of 0 in block <lm32_interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_8> (without init value) has a constant value of 0 in block <lm32_interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_7> (without init value) has a constant value of 0 in block <lm32_interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_6> (without init value) has a constant value of 0 in block <lm32_interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_5> (without init value) has a constant value of 0 in block <lm32_interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_4> (without init value) has a constant value of 0 in block <lm32_interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_3> (without init value) has a constant value of 0 in block <lm32_interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_2> (without init value) has a constant value of 0 in block <lm32_interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_1> (without init value) has a constant value of 0 in block <lm32_interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_0> (without init value) has a constant value of 0 in block <lm32_interrupt>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <i_cyc_o> in Unit <lm32_instruction_unit> is equivalent to the following FF/Latch, which will be removed : <i_stb_o> 
INFO:Xst:2261 - The FF/Latch <d_stb_o> in Unit <lm32_load_store_unit> is equivalent to the following FF/Latch, which will be removed : <d_cyc_o> 
WARNING:Xst:2677 - Node <itio_inst[7].TP/PIO_DATA_I> of sequential type is unconnected in block <gpio>.
WARNING:Xst:2677 - Node <itio_inst[6].TP/PIO_DATA_I> of sequential type is unconnected in block <gpio>.
WARNING:Xst:2677 - Node <itio_inst[5].TP/PIO_DATA_I> of sequential type is unconnected in block <gpio>.
WARNING:Xst:2677 - Node <itio_inst[4].TP/PIO_DATA_I> of sequential type is unconnected in block <gpio>.
WARNING:Xst:2677 - Node <itio_inst[3].TP/PIO_DATA_I> of sequential type is unconnected in block <gpio>.
WARNING:Xst:2677 - Node <itio_inst[2].TP/PIO_DATA_I> of sequential type is unconnected in block <gpio>.
WARNING:Xst:2677 - Node <itio_inst[1].TP/PIO_DATA_I> of sequential type is unconnected in block <gpio>.
WARNING:Xst:2677 - Node <itio_inst[0].TP/PIO_DATA_I> of sequential type is unconnected in block <gpio>.
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <SOC/arbiter/FSM_0> on signal <selected[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 10    | 10
 01    | 01
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <SOC/LM32/cpu/mc_arithmetic/FSM_1> on signal <state[1:2]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 000   | 00
 011   | 01
 010   | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <SOC/ebr/FSM_2> on signal <state[1:3]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 001   | 001
 100   | 010
 010   | 011
 101   | 100
 110   | 101
-------------------
WARNING:Xst:2677 - Node <Mmult_n00233> of sequential type is unconnected in block <lm32_multiplier>.
WARNING:Xst:1710 - FF/Latch <i_adr_o_0> (without init value) has a constant value of 0 in block <lm32_instruction_unit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <i_adr_o_1> (without init value) has a constant value of 0 in block <lm32_instruction_unit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2042 - Unit gpio: 8 internal tristates are replaced by logic (pull-up yes): PIO_IO<0>, PIO_IO<1>, PIO_IO<2>, PIO_IO<3>, PIO_IO<4>, PIO_IO<5>, PIO_IO<6>, PIO_IO<7>.

Optimizing unit <main> ...

Optimizing unit <ztex_spartan6> ...

Optimizing unit <arbiter2> ...

Optimizing unit <lm32_cpu> ...

Optimizing unit <lm32_instruction_unit> ...

Optimizing unit <lm32_load_store_unit> ...

Optimizing unit <lm32_shifter> ...

Optimizing unit <lm32_multiplier> ...

Optimizing unit <lm32_mc_arithmetic> ...

Optimizing unit <lm32_interrupt> ...

Optimizing unit <lm32_decoder> ...

Optimizing unit <wb_ebr_ctrl> ...

Optimizing unit <gpio> ...
WARNING:Xst:1710 - FF/Latch <SOC/arbiter/locked> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <SOC/LM32/cpu/instruction_unit/pc_w_31> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <SOC/LM32/cpu/instruction_unit/pc_w_30> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <SOC/LM32/cpu/instruction_unit/pc_w_29> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <SOC/LM32/cpu/instruction_unit/pc_w_28> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <SOC/LM32/cpu/instruction_unit/pc_w_27> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <SOC/LM32/cpu/instruction_unit/pc_w_26> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <SOC/LM32/cpu/instruction_unit/pc_w_25> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <SOC/LM32/cpu/instruction_unit/pc_w_24> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <SOC/LM32/cpu/instruction_unit/pc_w_23> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <SOC/LM32/cpu/instruction_unit/pc_w_22> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <SOC/LM32/cpu/instruction_unit/pc_w_21> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <SOC/LM32/cpu/instruction_unit/pc_w_20> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <SOC/LM32/cpu/instruction_unit/pc_w_19> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <SOC/LM32/cpu/instruction_unit/pc_w_18> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <SOC/LM32/cpu/instruction_unit/pc_w_17> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <SOC/LM32/cpu/instruction_unit/pc_w_16> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <SOC/LM32/cpu/instruction_unit/pc_w_15> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <SOC/LM32/cpu/instruction_unit/pc_w_14> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <SOC/LM32/cpu/instruction_unit/pc_w_13> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <SOC/LM32/cpu/instruction_unit/pc_w_12> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <SOC/LM32/cpu/instruction_unit/pc_w_11> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <SOC/LM32/cpu/instruction_unit/pc_w_10> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <SOC/LM32/cpu/instruction_unit/pc_w_9> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <SOC/LM32/cpu/instruction_unit/pc_w_8> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <SOC/LM32/cpu/instruction_unit/pc_w_7> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <SOC/LM32/cpu/instruction_unit/pc_w_6> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <SOC/LM32/cpu/instruction_unit/pc_w_5> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <SOC/LM32/cpu/instruction_unit/pc_w_4> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <SOC/LM32/cpu/instruction_unit/pc_w_3> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <SOC/LM32/cpu/instruction_unit/pc_w_2> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <SOC/gpio/itio_inst[0].TP/PIO_TRI> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <SOC/gpio/itio_inst[0].TP/PIO_DATA_O> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <SOC/gpio/itio_inst[1].TP/PIO_TRI> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <SOC/gpio/itio_inst[1].TP/PIO_DATA_O> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <SOC/gpio/itio_inst[2].TP/PIO_TRI> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <SOC/gpio/itio_inst[2].TP/PIO_DATA_O> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <SOC/gpio/itio_inst[3].TP/PIO_TRI> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <SOC/gpio/itio_inst[3].TP/PIO_DATA_O> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <SOC/gpio/itio_inst[4].TP/PIO_TRI> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <SOC/gpio/itio_inst[4].TP/PIO_DATA_O> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <SOC/gpio/itio_inst[5].TP/PIO_TRI> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <SOC/gpio/itio_inst[5].TP/PIO_DATA_O> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <SOC/gpio/itio_inst[6].TP/PIO_TRI> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <SOC/gpio/itio_inst[6].TP/PIO_DATA_O> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <SOC/gpio/itio_inst[7].TP/PIO_TRI> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <SOC/gpio/itio_inst[7].TP/PIO_DATA_O> of sequential type is unconnected in block <main>.

Mapping all equations...
Building and optimizing final netlist ...
INFO:Xst:2261 - The FF/Latch <SOC/LM32/cpu/load_x> in Unit <main> is equivalent to the following FF/Latch, which will be removed : <SOC/LM32/cpu/w_result_sel_load_x> 
INFO:Xst:2261 - The FF/Latch <SOC/LM32/cpu/logic_op_x_3> in Unit <main> is equivalent to the following FF/Latch, which will be removed : <SOC/LM32/cpu/direction_x> 
INFO:Xst:2261 - The FF/Latch <SOC/LM32/cpu/condition_x_2> in Unit <main> is equivalent to the following 2 FFs/Latches, which will be removed : <SOC/LM32/cpu/logic_op_x_2> <SOC/LM32/cpu/sign_extend_x> 
INFO:Xst:2261 - The FF/Latch <SOC/LM32/cpu/condition_x_1> in Unit <main> is equivalent to the following 2 FFs/Latches, which will be removed : <SOC/LM32/cpu/logic_op_x_1> <SOC/LM32/cpu/size_x_1> 
INFO:Xst:2261 - The FF/Latch <SOC/LM32/cpu/condition_x_0> in Unit <main> is equivalent to the following 2 FFs/Latches, which will be removed : <SOC/LM32/cpu/logic_op_x_0> <SOC/LM32/cpu/size_x_0> 
Found area constraint ratio of 100 (+ 5) on block main, actual ratio is 27.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 2110
 Flip-Flops                                            : 2110

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : main.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 3729
#      GND                         : 2
#      INV                         : 2
#      LUT1                        : 29
#      LUT2                        : 126
#      LUT3                        : 1332
#      LUT4                        : 94
#      LUT5                        : 323
#      LUT6                        : 1241
#      MUXCY                       : 195
#      MUXF7                       : 213
#      VCC                         : 2
#      XORCY                       : 170
# FlipFlops/Latches                : 2110
#      FD                          : 6
#      FDC                         : 3
#      FDCE                        : 8
#      FDR                         : 206
#      FDRE                        : 1857
#      FDSE                        : 30
# RAMS                             : 2
#      RAMB16BWER                  : 2
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 9
#      IBUF                        : 1
#      OBUF                        : 8
# DSPs                             : 3
#      DSP48A1                     : 3

Device utilization summary:
---------------------------

Selected Device : 6slx25ftg256-3 


Slice Logic Utilization: 
 Number of Slice Registers:            2110  out of  30064     7%  
 Number of Slice LUTs:                 3147  out of  15032    20%  
    Number used as Logic:              3147  out of  15032    20%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   3644
   Number with an unused Flip Flop:    1534  out of   3644    42%  
   Number with an unused LUT:           497  out of   3644    13%  
   Number of fully used LUT-FF pairs:  1613  out of   3644    44%  
   Number of unique control sets:        20

IO Utilization: 
 Number of IOs:                          10
 Number of bonded IOBs:                  10  out of    186     5%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:                2  out of     52     3%  
    Number using Block RAM only:          2
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  
 Number of DSP48A1s:                      3  out of     38     7%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+-----------------------------------------------------------------------------------------------------------+-------+
Clock Signal                       | Clock buffer(FF name)                                                                                     | Load  |
-----------------------------------+-----------------------------------------------------------------------------------------------------------+-------+
clk                                | BUFGP                                                                                                     | 2115  |
SOC/ebr/memory/BU2/doutb(0)        | NONE(SOC/ebr/memory/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram)| 2     |
-----------------------------------+-----------------------------------------------------------------------------------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 13.732ns (Maximum Frequency: 72.823MHz)
   Minimum input arrival time before clock: 5.243ns
   Maximum output required time after clock: 3.819ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 13.732ns (frequency: 72.823MHz)
  Total number of paths / destination ports: 226735 / 4203
-------------------------------------------------------------------------
Delay:               13.732ns (Levels of Logic = 1)
  Source:            SOC/LM32/cpu/multiplier/Mmult_n0023 (DSP)
  Destination:       SOC/LM32/cpu/multiplier/Mmult_n00232 (DSP)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: SOC/LM32/cpu/multiplier/Mmult_n0023 to SOC/LM32/cpu/multiplier/Mmult_n00232
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     DSP48A1:CLK->P47     18   7.889   1.049  SOC/LM32/cpu/multiplier/Mmult_n0023 (SOC/LM32/cpu/multiplier/Mmult_n0023_P47_to_Mmult_n00231)
     DSP48A1:C30->PCOUT41    1   3.149   0.000  SOC/LM32/cpu/multiplier/Mmult_n00231 (SOC/LM32/cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_41)
     DSP48A1:PCIN41            1.645          SOC/LM32/cpu/multiplier/Mmult_n00232
    ----------------------------------------
    Total                     13.732ns (12.683ns logic, 1.049ns route)
                                       (92.4% logic, 7.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 2119 / 2118
-------------------------------------------------------------------------
Offset:              5.243ns (Levels of Logic = 2)
  Source:            rst (PAD)
  Destination:       SOC/arbiter/selected_FSM_FFd1 (FF)
  Destination Clock: clk rising

  Data Path: rst to SOC/arbiter/selected_FSM_FFd1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             9   1.228   0.829  rst_IBUF (rst_IBUF)
     INV:I->O           2109   0.255   2.473  SOC/reset_i1_INV_0 (SOC/reset_i)
     FDC:CLR                   0.459          SOC/arbiter/selected_FSM_FFd2
    ----------------------------------------
    Total                      5.243ns (1.942ns logic, 3.301ns route)
                                       (37.0% logic, 63.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              3.819ns (Levels of Logic = 1)
  Source:            SOC/gpio/PIO_DATA_7 (FF)
  Destination:       led<7> (PAD)
  Source Clock:      clk rising

  Data Path: SOC/gpio/PIO_DATA_7 to led<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             1   0.525   0.579  SOC/gpio/PIO_DATA_7 (SOC/gpio/PIO_DATA_7)
     OBUF:I->O                 2.715          led_7_OBUF (led<7>)
    ----------------------------------------
    Total                      3.819ns (3.240ns logic, 0.579ns route)
                                       (84.8% logic, 15.2% route)

=========================================================================


Total REAL time to Xst completion: 29.00 secs
Total CPU time to Xst completion: 28.56 secs
 
--> 

Total memory usage is 232800 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  301 (   0 filtered)
Number of infos    :   39 (   0 filtered)

