
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.056031                       # Number of seconds simulated
sim_ticks                                 56030856000                       # Number of ticks simulated
final_tick                                56030856000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                2110199                       # Simulator instruction rate (inst/s)
host_op_rate                                  2246976                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             1123491636                       # Simulator tick rate (ticks/s)
host_mem_usage                                 641072                       # Number of bytes of host memory used
host_seconds                                    49.87                       # Real time elapsed on the host
sim_insts                                   105239838                       # Number of instructions simulated
sim_ops                                     112061296                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu.inst           22272                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data           15376                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              37648                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        22272                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         22272                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks         2832                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total            2832                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst             1392                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data              961                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                2353                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks           177                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                177                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst             397495                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data             274420                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total                671915                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst        397495                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           397495                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks           50544                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total                50544                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks           50544                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst            397495                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data            274420                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total               722459                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                           0                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                         0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                      0                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                       0                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                             0                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.totQLat                            0                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                       0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                          0                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                          nan                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                        nan                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                     nan                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       0.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                        0                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                   nan                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                           nan                       # Average gap between requests
system.mem_ctrls.pageHitRate                      nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.num_syscalls                  416                       # Number of system calls
system.cpu.numCycles                        112061713                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                   105239838                       # Number of instructions committed
system.cpu.committedOps                     112061296                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses             106259748                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                     16                       # Number of float alu accesses
system.cpu.num_func_calls                      210213                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts      5597660                       # number of instructions that are conditional controls
system.cpu.num_int_insts                    106259748                       # number of integer instructions
system.cpu.num_fp_insts                            16                       # number of float instructions
system.cpu.num_int_register_reads           182699279                       # number of times the integer registers were read
system.cpu.num_int_register_writes           91862524                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                   16                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_cc_register_reads            336185139                       # number of times the CC registers were read
system.cpu.num_cc_register_writes            16743504                       # number of times the CC registers were written
system.cpu.num_mem_refs                      29726125                       # number of memory refs
system.cpu.num_load_insts                    20267841                       # Number of load instructions
system.cpu.num_store_insts                    9458284                       # Number of store instructions
system.cpu.num_idle_cycles                   0.002000                       # Number of idle cycles
system.cpu.num_busy_cycles               112061712.998000                       # Number of busy cycles
system.cpu.not_idle_fraction                 1.000000                       # Percentage of non-idle cycles
system.cpu.idle_fraction                     0.000000                       # Percentage of idle cycles
system.cpu.Branches                           6063362                       # Number of branches fetched
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                  82334787     73.47%     73.47% # Class of executed instruction
system.cpu.op_class::IntMult                      801      0.00%     73.47% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     73.47% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     73.47% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     73.47% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     73.47% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     73.47% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     73.47% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     73.47% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     73.47% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     73.47% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     73.47% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     73.47% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     73.47% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     73.47% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     73.47% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     73.47% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     73.47% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     73.47% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     73.47% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     73.47% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     73.47% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     73.47% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     73.47% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     73.47% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     73.47% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     73.47% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     73.47% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     73.47% # Class of executed instruction
system.cpu.op_class::MemRead                 20267841     18.09%     91.56% # Class of executed instruction
system.cpu.op_class::MemWrite                 9458284      8.44%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                  112061713                       # Class of executed instruction
system.cpu.dcache.tags.replacements            962970                       # number of replacements
system.cpu.dcache.tags.tagsinuse            63.999713                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            28709459                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            963034                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             29.811470                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            855000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data    63.999713                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999996                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999996                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           60                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          30635527                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         30635527                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::cpu.data     19554391                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        19554391                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data      9153418                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        9153418                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data          825                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total          825                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data          825                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total          825                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data      28707809                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         28707809                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     28707809                       # number of overall hits
system.cpu.dcache.overall_hits::total        28707809                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data       812862                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        812862                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data       150172                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       150172                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data       963034                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         963034                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data       963034                       # number of overall misses
system.cpu.dcache.overall_misses::total        963034                       # number of overall misses
system.cpu.dcache.ReadReq_accesses::cpu.data     20367253                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     20367253                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data      9303590                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      9303590                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data          825                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total          825                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data          825                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total          825                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     29670843                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     29670843                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     29670843                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     29670843                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.039910                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.039910                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.016141                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.016141                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.032457                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.032457                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.032457                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.032457                       # miss rate for overall accesses
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks       433793                       # number of writebacks
system.cpu.dcache.writebacks::total            433793                       # number of writebacks
system.cpu.icache.tags.replacements            139138                       # number of replacements
system.cpu.icache.tags.tagsinuse           127.999242                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           105100989                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            139266                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            754.678019                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle           3044500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   127.999242                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.999994                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999994                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          128                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         105379521                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        105379521                       # Number of data accesses
system.cpu.icache.ReadReq_hits::cpu.inst    105100989                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       105100989                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst     105100989                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        105100989                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst    105100989                       # number of overall hits
system.cpu.icache.overall_hits::total       105100989                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst       139266                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        139266                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst       139266                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         139266                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst       139266                       # number of overall misses
system.cpu.icache.overall_misses::total        139266                       # number of overall misses
system.cpu.icache.ReadReq_accesses::cpu.inst    105240255                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    105240255                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst    105240255                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    105240255                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst    105240255                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    105240255                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.001323                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001323                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.001323                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001323                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.001323                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001323                       # miss rate for overall accesses
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks       139138                       # number of writebacks
system.cpu.icache.writebacks::total            139138                       # number of writebacks
system.l2.tags.replacements                      1344                       # number of replacements
system.l2.tags.tagsinuse                  1002.143543                       # Cycle average of tags in use
system.l2.tags.total_refs                     2051842                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      2366                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                    867.219780                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks       67.274671                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst        382.401852                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data        552.467021                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.065698                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.373439                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.539519                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.978656                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1022                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          708                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           14                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          300                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  35422682                       # Number of tag accesses
system.l2.tags.data_accesses                 35422682                       # Number of data accesses
system.l2.WritebackDirty_hits::writebacks       433793                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           433793                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks       139129                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           139129                       # number of WritebackClean hits
system.l2.ReadExReq_hits::cpu.data             149975                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                149975                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst          137874                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             137874                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data         812098                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            812098                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                137874                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                962073                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1099947                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst               137874                       # number of overall hits
system.l2.overall_hits::cpu.data               962073                       # number of overall hits
system.l2.overall_hits::total                 1099947                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data              197                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 197                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst          1392                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1392                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data          764                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             764                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                1392                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data                 961                       # number of demand (read+write) misses
system.l2.demand_misses::total                   2353                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst               1392                       # number of overall misses
system.l2.overall_misses::cpu.data                961                       # number of overall misses
system.l2.overall_misses::total                  2353                       # number of overall misses
system.l2.WritebackDirty_accesses::writebacks       433793                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       433793                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks       139129                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       139129                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data         150172                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            150172                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst       139266                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         139266                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data       812862                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        812862                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst            139266                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data            963034                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1102300                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst           139266                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data           963034                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1102300                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.001312                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.001312                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.009995                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.009995                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.000940                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.000940                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.009995                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.000998                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.002135                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.009995                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.000998                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.002135                       # miss rate for overall accesses
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks                  177                       # number of writebacks
system.l2.writebacks::total                       177                       # number of writebacks
system.membus.trans_dist::ReadResp               2156                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          177                       # Transaction distribution
system.membus.trans_dist::CleanEvict             1143                       # Transaction distribution
system.membus.trans_dist::ReadExReq               197                       # Transaction distribution
system.membus.trans_dist::ReadExResp              197                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          2156                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         6026                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   6026                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port        40480                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   40480                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples              3673                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    3673    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                3673                       # Request fanout histogram
system.tol2bus.snoop_filter.tot_requests      2204408                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests      1102109                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests           24                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops             25                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops           25                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.trans_dist::ReadResp            952128                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       433793                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       139138                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          529177                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           150172                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          150172                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        139266                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       812862                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side       417670                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      2889038                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               3306708                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side      4454464                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     22349232                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               26803696                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                            1344                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples          2205752                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000034                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.005792                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                2205678    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                     74      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            2205752                       # Request fanout histogram

---------- End Simulation Statistics   ----------
