Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Thu May  2 15:23:32 2024
| Host         : RRF-PC-153 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file robot_design_wrapper_timing_summary_routed.rpt -pb robot_design_wrapper_timing_summary_routed.pb -rpx robot_design_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : robot_design_wrapper
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  7           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (5)
6. checking no_output_delay (2)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (2)
-------------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.558        0.000                      0                  114        0.249        0.000                      0                  114        3.000        0.000                       0                    88  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                              Waveform(ns)       Period(ns)      Frequency(MHz)
-----                              ------------       ----------      --------------
sys_clock                          {0.000 5.000}      10.000          100.000         
  clk_out1_robot_design_clk_wiz_0  {0.000 5.000}      10.000          100.000         
  clkfbout_robot_design_clk_wiz_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clock                                                                                                                                                                            3.000        0.000                       0                     1  
  clk_out1_robot_design_clk_wiz_0        0.558        0.000                      0                  114        0.249        0.000                      0                  114        4.500        0.000                       0                    84  
  clkfbout_robot_design_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                       From Clock                       To Clock                       
----------                       ----------                       --------                       
(none)                           clk_out1_robot_design_clk_wiz_0                                   
(none)                           clkfbout_robot_design_clk_wiz_0                                   
(none)                                                            clk_out1_robot_design_clk_wiz_0  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clock
  To Clock:  sys_clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clock
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_clock }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  robot_design_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  robot_design_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  robot_design_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  robot_design_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  robot_design_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  robot_design_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_robot_design_clk_wiz_0
  To Clock:  clk_out1_robot_design_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.558ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.249ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.558ns  (required time - arrival time)
  Source:                 robot_design_i/LPWM/inst/psc_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_robot_design_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            robot_design_i/LPWM/inst/pwm_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_robot_design_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_robot_design_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_robot_design_clk_wiz_0 rise@10.000ns - clk_out1_robot_design_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.375ns  (logic 4.440ns (47.362%)  route 4.935ns (52.638%))
  Logic Levels:           14  (CARRY4=8 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.438ns = ( 8.562 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.840ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_robot_design_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    robot_design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  robot_design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    robot_design_i/clk_wiz/inst/clk_in1_robot_design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  robot_design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    robot_design_i/clk_wiz/inst/clk_out1_robot_design_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  robot_design_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=82, routed)          1.700    -0.840    robot_design_i/LPWM/inst/clk
    SLICE_X85Y121        FDRE                                         r  robot_design_i/LPWM/inst/psc_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y121        FDRE (Prop_fdre_C_Q)         0.456    -0.384 r  robot_design_i/LPWM/inst/psc_cnt_reg[1]/Q
                         net (fo=2, routed)           0.751     0.367    robot_design_i/LPWM/inst/psc_cnt_reg[1]
    SLICE_X85Y117        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     1.023 r  robot_design_i/LPWM/inst/psc_cnt_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     1.023    robot_design_i/LPWM/inst/psc_cnt_reg[0]_i_11_n_0
    SLICE_X85Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.137 r  robot_design_i/LPWM/inst/psc_cnt_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000     1.137    robot_design_i/LPWM/inst/psc_cnt_reg[0]_i_8_n_0
    SLICE_X85Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.251 r  robot_design_i/LPWM/inst/psc_cnt_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.251    robot_design_i/LPWM/inst/psc_cnt_reg[0]_i_10_n_0
    SLICE_X85Y120        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.490 r  robot_design_i/LPWM/inst/psc_cnt_reg[0]_i_9/O[2]
                         net (fo=1, routed)           0.434     1.924    robot_design_i/LPWM/inst/p_0_in[15]
    SLICE_X84Y118        LUT4 (Prop_lut4_I1_O)        0.302     2.226 r  robot_design_i/LPWM/inst/psc_cnt[0]_i_3/O
                         net (fo=2, routed)           0.802     3.028    robot_design_i/LPWM/inst/psc_cnt[0]_i_3_n_0
    SLICE_X87Y120        LUT5 (Prop_lut5_I1_O)        0.124     3.152 r  robot_design_i/LPWM/inst/cnt[3]_i_3/O
                         net (fo=1, routed)           0.000     3.152    robot_design_i/LPWM/inst/cnt[3]_i_3_n_0
    SLICE_X87Y120        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.684 r  robot_design_i/LPWM/inst/cnt_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.684    robot_design_i/LPWM/inst/cnt_reg[3]_i_2_n_0
    SLICE_X87Y121        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.997 f  robot_design_i/LPWM/inst/cnt_reg[11]_i_2/O[3]
                         net (fo=7, routed)           0.841     4.838    robot_design_i/LPWM/inst/sel0[7]
    SLICE_X86Y120        LUT5 (Prop_lut5_I0_O)        0.306     5.144 r  robot_design_i/LPWM/inst/cnt[7]_i_4/O
                         net (fo=6, routed)           0.895     6.039    robot_design_i/LPWM/inst/cnt[7]_i_4_n_0
    SLICE_X83Y120        LUT6 (Prop_lut6_I1_O)        0.124     6.163 r  robot_design_i/LPWM/inst/cnt[4]_i_1/O
                         net (fo=2, routed)           0.587     6.749    robot_design_i/LPWM/inst/cnt_0[4]
    SLICE_X82Y121        LUT6 (Prop_lut6_I0_O)        0.124     6.873 r  robot_design_i/LPWM/inst/pwm_out0_carry_i_3/O
                         net (fo=1, routed)           0.000     6.873    robot_design_i/LPWM/inst/pwm_out0_carry_i_3_n_0
    SLICE_X82Y121        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.423 r  robot_design_i/LPWM/inst/pwm_out0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.423    robot_design_i/LPWM/inst/pwm_out0_carry_n_0
    SLICE_X82Y122        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.580 f  robot_design_i/LPWM/inst/pwm_out0_carry__0/CO[1]
                         net (fo=9, routed)           0.625     8.206    robot_design_i/LPWM/inst/pwm_out0_carry__0_n_2
    SLICE_X83Y120        LUT4 (Prop_lut4_I3_O)        0.329     8.535 r  robot_design_i/LPWM/inst/pwm_out_i_1/O
                         net (fo=1, routed)           0.000     8.535    robot_design_i/LPWM/inst/pwm_out_i_1_n_0
    SLICE_X83Y120        FDRE                                         r  robot_design_i/LPWM/inst/pwm_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_robot_design_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    robot_design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  robot_design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    robot_design_i/clk_wiz/inst/clk_in1_robot_design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  robot_design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    robot_design_i/clk_wiz/inst/clk_out1_robot_design_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  robot_design_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=82, routed)          1.583     8.562    robot_design_i/LPWM/inst/clk
    SLICE_X83Y120        FDRE                                         r  robot_design_i/LPWM/inst/pwm_out_reg/C
                         clock pessimism              0.576     9.138    
                         clock uncertainty           -0.074     9.063    
    SLICE_X83Y120        FDRE (Setup_fdre_C_D)        0.029     9.092    robot_design_i/LPWM/inst/pwm_out_reg
  -------------------------------------------------------------------
                         required time                          9.092    
                         arrival time                          -8.535    
  -------------------------------------------------------------------
                         slack                                  0.558    

Slack (MET) :             0.617ns  (required time - arrival time)
  Source:                 robot_design_i/LPWM/inst/psc_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_robot_design_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            robot_design_i/LPWM/inst/ccr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_robot_design_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_robot_design_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_robot_design_clk_wiz_0 rise@10.000ns - clk_out1_robot_design_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.312ns  (logic 4.440ns (47.681%)  route 4.872ns (52.319%))
  Logic Levels:           14  (CARRY4=8 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.442ns = ( 8.558 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.840ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_robot_design_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    robot_design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  robot_design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    robot_design_i/clk_wiz/inst/clk_in1_robot_design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  robot_design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    robot_design_i/clk_wiz/inst/clk_out1_robot_design_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  robot_design_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=82, routed)          1.700    -0.840    robot_design_i/LPWM/inst/clk
    SLICE_X85Y121        FDRE                                         r  robot_design_i/LPWM/inst/psc_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y121        FDRE (Prop_fdre_C_Q)         0.456    -0.384 r  robot_design_i/LPWM/inst/psc_cnt_reg[1]/Q
                         net (fo=2, routed)           0.751     0.367    robot_design_i/LPWM/inst/psc_cnt_reg[1]
    SLICE_X85Y117        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     1.023 r  robot_design_i/LPWM/inst/psc_cnt_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     1.023    robot_design_i/LPWM/inst/psc_cnt_reg[0]_i_11_n_0
    SLICE_X85Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.137 r  robot_design_i/LPWM/inst/psc_cnt_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000     1.137    robot_design_i/LPWM/inst/psc_cnt_reg[0]_i_8_n_0
    SLICE_X85Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.251 r  robot_design_i/LPWM/inst/psc_cnt_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.251    robot_design_i/LPWM/inst/psc_cnt_reg[0]_i_10_n_0
    SLICE_X85Y120        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.490 r  robot_design_i/LPWM/inst/psc_cnt_reg[0]_i_9/O[2]
                         net (fo=1, routed)           0.434     1.924    robot_design_i/LPWM/inst/p_0_in[15]
    SLICE_X84Y118        LUT4 (Prop_lut4_I1_O)        0.302     2.226 r  robot_design_i/LPWM/inst/psc_cnt[0]_i_3/O
                         net (fo=2, routed)           0.802     3.028    robot_design_i/LPWM/inst/psc_cnt[0]_i_3_n_0
    SLICE_X87Y120        LUT5 (Prop_lut5_I1_O)        0.124     3.152 r  robot_design_i/LPWM/inst/cnt[3]_i_3/O
                         net (fo=1, routed)           0.000     3.152    robot_design_i/LPWM/inst/cnt[3]_i_3_n_0
    SLICE_X87Y120        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.684 r  robot_design_i/LPWM/inst/cnt_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.684    robot_design_i/LPWM/inst/cnt_reg[3]_i_2_n_0
    SLICE_X87Y121        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.997 f  robot_design_i/LPWM/inst/cnt_reg[11]_i_2/O[3]
                         net (fo=7, routed)           0.841     4.838    robot_design_i/LPWM/inst/sel0[7]
    SLICE_X86Y120        LUT5 (Prop_lut5_I0_O)        0.306     5.144 r  robot_design_i/LPWM/inst/cnt[7]_i_4/O
                         net (fo=6, routed)           0.895     6.039    robot_design_i/LPWM/inst/cnt[7]_i_4_n_0
    SLICE_X83Y120        LUT6 (Prop_lut6_I1_O)        0.124     6.163 r  robot_design_i/LPWM/inst/cnt[4]_i_1/O
                         net (fo=2, routed)           0.587     6.749    robot_design_i/LPWM/inst/cnt_0[4]
    SLICE_X82Y121        LUT6 (Prop_lut6_I0_O)        0.124     6.873 r  robot_design_i/LPWM/inst/pwm_out0_carry_i_3/O
                         net (fo=1, routed)           0.000     6.873    robot_design_i/LPWM/inst/pwm_out0_carry_i_3_n_0
    SLICE_X82Y121        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.423 r  robot_design_i/LPWM/inst/pwm_out0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.423    robot_design_i/LPWM/inst/pwm_out0_carry_n_0
    SLICE_X82Y122        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.580 r  robot_design_i/LPWM/inst/pwm_out0_carry__0/CO[1]
                         net (fo=9, routed)           0.562     8.143    robot_design_i/LPWM/inst/pwm_out0_carry__0_n_2
    SLICE_X83Y123        LUT4 (Prop_lut4_I1_O)        0.329     8.472 r  robot_design_i/LPWM/inst/ccr[5]_i_1/O
                         net (fo=1, routed)           0.000     8.472    robot_design_i/LPWM/inst/p_1_in[5]
    SLICE_X83Y123        FDRE                                         r  robot_design_i/LPWM/inst/ccr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_robot_design_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    robot_design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  robot_design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    robot_design_i/clk_wiz/inst/clk_in1_robot_design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  robot_design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    robot_design_i/clk_wiz/inst/clk_out1_robot_design_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  robot_design_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=82, routed)          1.579     8.558    robot_design_i/LPWM/inst/clk
    SLICE_X83Y123        FDRE                                         r  robot_design_i/LPWM/inst/ccr_reg[5]/C
                         clock pessimism              0.576     9.134    
                         clock uncertainty           -0.074     9.059    
    SLICE_X83Y123        FDRE (Setup_fdre_C_D)        0.029     9.088    robot_design_i/LPWM/inst/ccr_reg[5]
  -------------------------------------------------------------------
                         required time                          9.088    
                         arrival time                          -8.472    
  -------------------------------------------------------------------
                         slack                                  0.617    

Slack (MET) :             0.618ns  (required time - arrival time)
  Source:                 robot_design_i/LPWM/inst/psc_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_robot_design_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            robot_design_i/LPWM/inst/ccr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_robot_design_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_robot_design_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_robot_design_clk_wiz_0 rise@10.000ns - clk_out1_robot_design_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.314ns  (logic 4.440ns (47.668%)  route 4.875ns (52.332%))
  Logic Levels:           14  (CARRY4=8 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.441ns = ( 8.559 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.840ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_robot_design_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    robot_design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  robot_design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    robot_design_i/clk_wiz/inst/clk_in1_robot_design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  robot_design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    robot_design_i/clk_wiz/inst/clk_out1_robot_design_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  robot_design_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=82, routed)          1.700    -0.840    robot_design_i/LPWM/inst/clk
    SLICE_X85Y121        FDRE                                         r  robot_design_i/LPWM/inst/psc_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y121        FDRE (Prop_fdre_C_Q)         0.456    -0.384 r  robot_design_i/LPWM/inst/psc_cnt_reg[1]/Q
                         net (fo=2, routed)           0.751     0.367    robot_design_i/LPWM/inst/psc_cnt_reg[1]
    SLICE_X85Y117        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     1.023 r  robot_design_i/LPWM/inst/psc_cnt_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     1.023    robot_design_i/LPWM/inst/psc_cnt_reg[0]_i_11_n_0
    SLICE_X85Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.137 r  robot_design_i/LPWM/inst/psc_cnt_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000     1.137    robot_design_i/LPWM/inst/psc_cnt_reg[0]_i_8_n_0
    SLICE_X85Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.251 r  robot_design_i/LPWM/inst/psc_cnt_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.251    robot_design_i/LPWM/inst/psc_cnt_reg[0]_i_10_n_0
    SLICE_X85Y120        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.490 r  robot_design_i/LPWM/inst/psc_cnt_reg[0]_i_9/O[2]
                         net (fo=1, routed)           0.434     1.924    robot_design_i/LPWM/inst/p_0_in[15]
    SLICE_X84Y118        LUT4 (Prop_lut4_I1_O)        0.302     2.226 r  robot_design_i/LPWM/inst/psc_cnt[0]_i_3/O
                         net (fo=2, routed)           0.802     3.028    robot_design_i/LPWM/inst/psc_cnt[0]_i_3_n_0
    SLICE_X87Y120        LUT5 (Prop_lut5_I1_O)        0.124     3.152 r  robot_design_i/LPWM/inst/cnt[3]_i_3/O
                         net (fo=1, routed)           0.000     3.152    robot_design_i/LPWM/inst/cnt[3]_i_3_n_0
    SLICE_X87Y120        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.684 r  robot_design_i/LPWM/inst/cnt_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.684    robot_design_i/LPWM/inst/cnt_reg[3]_i_2_n_0
    SLICE_X87Y121        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.997 f  robot_design_i/LPWM/inst/cnt_reg[11]_i_2/O[3]
                         net (fo=7, routed)           0.841     4.838    robot_design_i/LPWM/inst/sel0[7]
    SLICE_X86Y120        LUT5 (Prop_lut5_I0_O)        0.306     5.144 r  robot_design_i/LPWM/inst/cnt[7]_i_4/O
                         net (fo=6, routed)           0.895     6.039    robot_design_i/LPWM/inst/cnt[7]_i_4_n_0
    SLICE_X83Y120        LUT6 (Prop_lut6_I1_O)        0.124     6.163 r  robot_design_i/LPWM/inst/cnt[4]_i_1/O
                         net (fo=2, routed)           0.587     6.749    robot_design_i/LPWM/inst/cnt_0[4]
    SLICE_X82Y121        LUT6 (Prop_lut6_I0_O)        0.124     6.873 r  robot_design_i/LPWM/inst/pwm_out0_carry_i_3/O
                         net (fo=1, routed)           0.000     6.873    robot_design_i/LPWM/inst/pwm_out0_carry_i_3_n_0
    SLICE_X82Y121        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.423 r  robot_design_i/LPWM/inst/pwm_out0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.423    robot_design_i/LPWM/inst/pwm_out0_carry_n_0
    SLICE_X82Y122        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.580 r  robot_design_i/LPWM/inst/pwm_out0_carry__0/CO[1]
                         net (fo=9, routed)           0.565     8.145    robot_design_i/LPWM/inst/pwm_out0_carry__0_n_2
    SLICE_X83Y122        LUT4 (Prop_lut4_I1_O)        0.329     8.474 r  robot_design_i/LPWM/inst/ccr[2]_i_1/O
                         net (fo=1, routed)           0.000     8.474    robot_design_i/LPWM/inst/p_1_in[2]
    SLICE_X83Y122        FDRE                                         r  robot_design_i/LPWM/inst/ccr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_robot_design_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    robot_design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  robot_design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    robot_design_i/clk_wiz/inst/clk_in1_robot_design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  robot_design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    robot_design_i/clk_wiz/inst/clk_out1_robot_design_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  robot_design_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=82, routed)          1.580     8.559    robot_design_i/LPWM/inst/clk
    SLICE_X83Y122        FDRE                                         r  robot_design_i/LPWM/inst/ccr_reg[2]/C
                         clock pessimism              0.576     9.135    
                         clock uncertainty           -0.074     9.060    
    SLICE_X83Y122        FDRE (Setup_fdre_C_D)        0.032     9.092    robot_design_i/LPWM/inst/ccr_reg[2]
  -------------------------------------------------------------------
                         required time                          9.092    
                         arrival time                          -8.474    
  -------------------------------------------------------------------
                         slack                                  0.618    

Slack (MET) :             0.636ns  (required time - arrival time)
  Source:                 robot_design_i/LPWM/inst/psc_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_robot_design_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            robot_design_i/LPWM/inst/ccr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_robot_design_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_robot_design_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_robot_design_clk_wiz_0 rise@10.000ns - clk_out1_robot_design_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.340ns  (logic 4.465ns (47.808%)  route 4.875ns (52.192%))
  Logic Levels:           14  (CARRY4=8 LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.441ns = ( 8.559 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.840ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_robot_design_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    robot_design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  robot_design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    robot_design_i/clk_wiz/inst/clk_in1_robot_design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  robot_design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    robot_design_i/clk_wiz/inst/clk_out1_robot_design_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  robot_design_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=82, routed)          1.700    -0.840    robot_design_i/LPWM/inst/clk
    SLICE_X85Y121        FDRE                                         r  robot_design_i/LPWM/inst/psc_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y121        FDRE (Prop_fdre_C_Q)         0.456    -0.384 r  robot_design_i/LPWM/inst/psc_cnt_reg[1]/Q
                         net (fo=2, routed)           0.751     0.367    robot_design_i/LPWM/inst/psc_cnt_reg[1]
    SLICE_X85Y117        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     1.023 r  robot_design_i/LPWM/inst/psc_cnt_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     1.023    robot_design_i/LPWM/inst/psc_cnt_reg[0]_i_11_n_0
    SLICE_X85Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.137 r  robot_design_i/LPWM/inst/psc_cnt_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000     1.137    robot_design_i/LPWM/inst/psc_cnt_reg[0]_i_8_n_0
    SLICE_X85Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.251 r  robot_design_i/LPWM/inst/psc_cnt_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.251    robot_design_i/LPWM/inst/psc_cnt_reg[0]_i_10_n_0
    SLICE_X85Y120        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.490 r  robot_design_i/LPWM/inst/psc_cnt_reg[0]_i_9/O[2]
                         net (fo=1, routed)           0.434     1.924    robot_design_i/LPWM/inst/p_0_in[15]
    SLICE_X84Y118        LUT4 (Prop_lut4_I1_O)        0.302     2.226 r  robot_design_i/LPWM/inst/psc_cnt[0]_i_3/O
                         net (fo=2, routed)           0.802     3.028    robot_design_i/LPWM/inst/psc_cnt[0]_i_3_n_0
    SLICE_X87Y120        LUT5 (Prop_lut5_I1_O)        0.124     3.152 r  robot_design_i/LPWM/inst/cnt[3]_i_3/O
                         net (fo=1, routed)           0.000     3.152    robot_design_i/LPWM/inst/cnt[3]_i_3_n_0
    SLICE_X87Y120        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.684 r  robot_design_i/LPWM/inst/cnt_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.684    robot_design_i/LPWM/inst/cnt_reg[3]_i_2_n_0
    SLICE_X87Y121        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.997 f  robot_design_i/LPWM/inst/cnt_reg[11]_i_2/O[3]
                         net (fo=7, routed)           0.841     4.838    robot_design_i/LPWM/inst/sel0[7]
    SLICE_X86Y120        LUT5 (Prop_lut5_I0_O)        0.306     5.144 r  robot_design_i/LPWM/inst/cnt[7]_i_4/O
                         net (fo=6, routed)           0.895     6.039    robot_design_i/LPWM/inst/cnt[7]_i_4_n_0
    SLICE_X83Y120        LUT6 (Prop_lut6_I1_O)        0.124     6.163 r  robot_design_i/LPWM/inst/cnt[4]_i_1/O
                         net (fo=2, routed)           0.587     6.749    robot_design_i/LPWM/inst/cnt_0[4]
    SLICE_X82Y121        LUT6 (Prop_lut6_I0_O)        0.124     6.873 r  robot_design_i/LPWM/inst/pwm_out0_carry_i_3/O
                         net (fo=1, routed)           0.000     6.873    robot_design_i/LPWM/inst/pwm_out0_carry_i_3_n_0
    SLICE_X82Y121        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.423 r  robot_design_i/LPWM/inst/pwm_out0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.423    robot_design_i/LPWM/inst/pwm_out0_carry_n_0
    SLICE_X82Y122        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.580 f  robot_design_i/LPWM/inst/pwm_out0_carry__0/CO[1]
                         net (fo=9, routed)           0.565     8.145    robot_design_i/LPWM/inst/pwm_out0_carry__0_n_2
    SLICE_X83Y122        LUT3 (Prop_lut3_I0_O)        0.354     8.499 r  robot_design_i/LPWM/inst/ccr[1]_i_1/O
                         net (fo=1, routed)           0.000     8.499    robot_design_i/LPWM/inst/p_1_in[1]
    SLICE_X83Y122        FDRE                                         r  robot_design_i/LPWM/inst/ccr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_robot_design_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    robot_design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  robot_design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    robot_design_i/clk_wiz/inst/clk_in1_robot_design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  robot_design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    robot_design_i/clk_wiz/inst/clk_out1_robot_design_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  robot_design_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=82, routed)          1.580     8.559    robot_design_i/LPWM/inst/clk
    SLICE_X83Y122        FDRE                                         r  robot_design_i/LPWM/inst/ccr_reg[1]/C
                         clock pessimism              0.576     9.135    
                         clock uncertainty           -0.074     9.060    
    SLICE_X83Y122        FDRE (Setup_fdre_C_D)        0.075     9.135    robot_design_i/LPWM/inst/ccr_reg[1]
  -------------------------------------------------------------------
                         required time                          9.135    
                         arrival time                          -8.499    
  -------------------------------------------------------------------
                         slack                                  0.636    

Slack (MET) :             0.657ns  (required time - arrival time)
  Source:                 robot_design_i/RPWM/inst/psc_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_robot_design_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            robot_design_i/RPWM/inst/ccr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_robot_design_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_robot_design_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_robot_design_clk_wiz_0 rise@10.000ns - clk_out1_robot_design_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.266ns  (logic 4.616ns (49.817%)  route 4.650ns (50.183%))
  Logic Levels:           15  (CARRY4=9 LUT3=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.452ns = ( 8.548 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.840ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_robot_design_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    robot_design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  robot_design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    robot_design_i/clk_wiz/inst/clk_in1_robot_design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  robot_design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    robot_design_i/clk_wiz/inst/clk_out1_robot_design_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  robot_design_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=82, routed)          1.700    -0.840    robot_design_i/RPWM/inst/clk
    SLICE_X78Y114        FDRE                                         r  robot_design_i/RPWM/inst/psc_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y114        FDRE (Prop_fdre_C_Q)         0.518    -0.322 r  robot_design_i/RPWM/inst/psc_cnt_reg[1]/Q
                         net (fo=2, routed)           0.710     0.388    robot_design_i/RPWM/inst/psc_cnt_reg[1]
    SLICE_X78Y118        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     1.025 r  robot_design_i/RPWM/inst/psc_cnt_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     1.025    robot_design_i/RPWM/inst/psc_cnt_reg[0]_i_11_n_0
    SLICE_X78Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.142 r  robot_design_i/RPWM/inst/psc_cnt_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000     1.142    robot_design_i/RPWM/inst/psc_cnt_reg[0]_i_8_n_0
    SLICE_X78Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.259 r  robot_design_i/RPWM/inst/psc_cnt_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.259    robot_design_i/RPWM/inst/psc_cnt_reg[0]_i_10_n_0
    SLICE_X78Y121        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.582 f  robot_design_i/RPWM/inst/psc_cnt_reg[0]_i_9/O[1]
                         net (fo=1, routed)           0.444     2.026    robot_design_i/RPWM/inst/p_0_in[14]
    SLICE_X81Y120        LUT4 (Prop_lut4_I0_O)        0.306     2.332 r  robot_design_i/RPWM/inst/psc_cnt[0]_i_5/O
                         net (fo=2, routed)           0.607     2.939    robot_design_i/RPWM/inst/psc_cnt[0]_i_5_n_0
    SLICE_X79Y119        LUT5 (Prop_lut5_I3_O)        0.124     3.063 r  robot_design_i/RPWM/inst/cnt[3]_i_3/O
                         net (fo=1, routed)           0.000     3.063    robot_design_i/RPWM/inst/cnt[3]_i_3_n_0
    SLICE_X79Y119        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.595 r  robot_design_i/RPWM/inst/cnt_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.595    robot_design_i/RPWM/inst/cnt_reg[3]_i_2_n_0
    SLICE_X79Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.709 r  robot_design_i/RPWM/inst/cnt_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.709    robot_design_i/RPWM/inst/cnt_reg[11]_i_2_n_0
    SLICE_X79Y121        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     3.965 r  robot_design_i/RPWM/inst/cnt_reg[11]_i_1/O[2]
                         net (fo=8, routed)           0.773     4.738    robot_design_i/RPWM/inst/sel0[10]
    SLICE_X77Y121        LUT3 (Prop_lut3_I0_O)        0.302     5.040 f  robot_design_i/RPWM/inst/cnt[7]_i_3/O
                         net (fo=7, routed)           0.937     5.977    robot_design_i/RPWM/inst/cnt[7]_i_3_n_0
    SLICE_X80Y120        LUT6 (Prop_lut6_I3_O)        0.124     6.101 r  robot_design_i/RPWM/inst/cnt[3]_i_1/O
                         net (fo=2, routed)           0.601     6.702    robot_design_i/RPWM/inst/cnt_0[3]
    SLICE_X78Y122        LUT6 (Prop_lut6_I5_O)        0.124     6.826 r  robot_design_i/RPWM/inst/pwm_out0_carry_i_3/O
                         net (fo=1, routed)           0.000     6.826    robot_design_i/RPWM/inst/pwm_out0_carry_i_3_n_0
    SLICE_X78Y122        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.359 r  robot_design_i/RPWM/inst/pwm_out0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.359    robot_design_i/RPWM/inst/pwm_out0_carry_n_0
    SLICE_X78Y123        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.516 f  robot_design_i/RPWM/inst/pwm_out0_carry__0/CO[1]
                         net (fo=9, routed)           0.578     8.094    robot_design_i/RPWM/inst/pwm_out0_carry__0_n_2
    SLICE_X79Y123        LUT3 (Prop_lut3_I0_O)        0.332     8.426 r  robot_design_i/RPWM/inst/ccr[1]_i_1/O
                         net (fo=1, routed)           0.000     8.426    robot_design_i/RPWM/inst/p_1_in[1]
    SLICE_X79Y123        FDRE                                         r  robot_design_i/RPWM/inst/ccr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_robot_design_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    robot_design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  robot_design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    robot_design_i/clk_wiz/inst/clk_in1_robot_design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  robot_design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    robot_design_i/clk_wiz/inst/clk_out1_robot_design_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  robot_design_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=82, routed)          1.569     8.548    robot_design_i/RPWM/inst/clk
    SLICE_X79Y123        FDRE                                         r  robot_design_i/RPWM/inst/ccr_reg[1]/C
                         clock pessimism              0.577     9.125    
                         clock uncertainty           -0.074     9.050    
    SLICE_X79Y123        FDRE (Setup_fdre_C_D)        0.032     9.082    robot_design_i/RPWM/inst/ccr_reg[1]
  -------------------------------------------------------------------
                         required time                          9.082    
                         arrival time                          -8.426    
  -------------------------------------------------------------------
                         slack                                  0.657    

Slack (MET) :             0.675ns  (required time - arrival time)
  Source:                 robot_design_i/RPWM/inst/psc_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_robot_design_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            robot_design_i/RPWM/inst/ccr_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_robot_design_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_robot_design_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_robot_design_clk_wiz_0 rise@10.000ns - clk_out1_robot_design_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.291ns  (logic 4.641ns (49.952%)  route 4.650ns (50.048%))
  Logic Levels:           15  (CARRY4=9 LUT3=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.452ns = ( 8.548 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.840ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_robot_design_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    robot_design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  robot_design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    robot_design_i/clk_wiz/inst/clk_in1_robot_design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  robot_design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    robot_design_i/clk_wiz/inst/clk_out1_robot_design_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  robot_design_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=82, routed)          1.700    -0.840    robot_design_i/RPWM/inst/clk
    SLICE_X78Y114        FDRE                                         r  robot_design_i/RPWM/inst/psc_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y114        FDRE (Prop_fdre_C_Q)         0.518    -0.322 r  robot_design_i/RPWM/inst/psc_cnt_reg[1]/Q
                         net (fo=2, routed)           0.710     0.388    robot_design_i/RPWM/inst/psc_cnt_reg[1]
    SLICE_X78Y118        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     1.025 r  robot_design_i/RPWM/inst/psc_cnt_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     1.025    robot_design_i/RPWM/inst/psc_cnt_reg[0]_i_11_n_0
    SLICE_X78Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.142 r  robot_design_i/RPWM/inst/psc_cnt_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000     1.142    robot_design_i/RPWM/inst/psc_cnt_reg[0]_i_8_n_0
    SLICE_X78Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.259 r  robot_design_i/RPWM/inst/psc_cnt_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.259    robot_design_i/RPWM/inst/psc_cnt_reg[0]_i_10_n_0
    SLICE_X78Y121        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.582 f  robot_design_i/RPWM/inst/psc_cnt_reg[0]_i_9/O[1]
                         net (fo=1, routed)           0.444     2.026    robot_design_i/RPWM/inst/p_0_in[14]
    SLICE_X81Y120        LUT4 (Prop_lut4_I0_O)        0.306     2.332 r  robot_design_i/RPWM/inst/psc_cnt[0]_i_5/O
                         net (fo=2, routed)           0.607     2.939    robot_design_i/RPWM/inst/psc_cnt[0]_i_5_n_0
    SLICE_X79Y119        LUT5 (Prop_lut5_I3_O)        0.124     3.063 r  robot_design_i/RPWM/inst/cnt[3]_i_3/O
                         net (fo=1, routed)           0.000     3.063    robot_design_i/RPWM/inst/cnt[3]_i_3_n_0
    SLICE_X79Y119        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.595 r  robot_design_i/RPWM/inst/cnt_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.595    robot_design_i/RPWM/inst/cnt_reg[3]_i_2_n_0
    SLICE_X79Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.709 r  robot_design_i/RPWM/inst/cnt_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.709    robot_design_i/RPWM/inst/cnt_reg[11]_i_2_n_0
    SLICE_X79Y121        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     3.965 r  robot_design_i/RPWM/inst/cnt_reg[11]_i_1/O[2]
                         net (fo=8, routed)           0.773     4.738    robot_design_i/RPWM/inst/sel0[10]
    SLICE_X77Y121        LUT3 (Prop_lut3_I0_O)        0.302     5.040 f  robot_design_i/RPWM/inst/cnt[7]_i_3/O
                         net (fo=7, routed)           0.937     5.977    robot_design_i/RPWM/inst/cnt[7]_i_3_n_0
    SLICE_X80Y120        LUT6 (Prop_lut6_I3_O)        0.124     6.101 r  robot_design_i/RPWM/inst/cnt[3]_i_1/O
                         net (fo=2, routed)           0.601     6.702    robot_design_i/RPWM/inst/cnt_0[3]
    SLICE_X78Y122        LUT6 (Prop_lut6_I5_O)        0.124     6.826 r  robot_design_i/RPWM/inst/pwm_out0_carry_i_3/O
                         net (fo=1, routed)           0.000     6.826    robot_design_i/RPWM/inst/pwm_out0_carry_i_3_n_0
    SLICE_X78Y122        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.359 r  robot_design_i/RPWM/inst/pwm_out0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.359    robot_design_i/RPWM/inst/pwm_out0_carry_n_0
    SLICE_X78Y123        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.516 f  robot_design_i/RPWM/inst/pwm_out0_carry__0/CO[1]
                         net (fo=9, routed)           0.578     8.094    robot_design_i/RPWM/inst/pwm_out0_carry__0_n_2
    SLICE_X79Y123        LUT3 (Prop_lut3_I0_O)        0.357     8.451 r  robot_design_i/RPWM/inst/ccr[0]_i_1/O
                         net (fo=1, routed)           0.000     8.451    robot_design_i/RPWM/inst/p_1_in[0]
    SLICE_X79Y123        FDRE                                         r  robot_design_i/RPWM/inst/ccr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_robot_design_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    robot_design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  robot_design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    robot_design_i/clk_wiz/inst/clk_in1_robot_design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  robot_design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    robot_design_i/clk_wiz/inst/clk_out1_robot_design_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  robot_design_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=82, routed)          1.569     8.548    robot_design_i/RPWM/inst/clk
    SLICE_X79Y123        FDRE                                         r  robot_design_i/RPWM/inst/ccr_reg[0]/C
                         clock pessimism              0.577     9.125    
                         clock uncertainty           -0.074     9.050    
    SLICE_X79Y123        FDRE (Setup_fdre_C_D)        0.075     9.125    robot_design_i/RPWM/inst/ccr_reg[0]
  -------------------------------------------------------------------
                         required time                          9.125    
                         arrival time                          -8.451    
  -------------------------------------------------------------------
                         slack                                  0.675    

Slack (MET) :             0.688ns  (required time - arrival time)
  Source:                 robot_design_i/LPWM/inst/psc_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_robot_design_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            robot_design_i/LPWM/inst/ccr_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_robot_design_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_robot_design_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_robot_design_clk_wiz_0 rise@10.000ns - clk_out1_robot_design_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.243ns  (logic 4.440ns (48.035%)  route 4.803ns (51.965%))
  Logic Levels:           14  (CARRY4=8 LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.442ns = ( 8.558 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.840ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_robot_design_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    robot_design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  robot_design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    robot_design_i/clk_wiz/inst/clk_in1_robot_design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  robot_design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    robot_design_i/clk_wiz/inst/clk_out1_robot_design_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  robot_design_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=82, routed)          1.700    -0.840    robot_design_i/LPWM/inst/clk
    SLICE_X85Y121        FDRE                                         r  robot_design_i/LPWM/inst/psc_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y121        FDRE (Prop_fdre_C_Q)         0.456    -0.384 r  robot_design_i/LPWM/inst/psc_cnt_reg[1]/Q
                         net (fo=2, routed)           0.751     0.367    robot_design_i/LPWM/inst/psc_cnt_reg[1]
    SLICE_X85Y117        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     1.023 r  robot_design_i/LPWM/inst/psc_cnt_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     1.023    robot_design_i/LPWM/inst/psc_cnt_reg[0]_i_11_n_0
    SLICE_X85Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.137 r  robot_design_i/LPWM/inst/psc_cnt_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000     1.137    robot_design_i/LPWM/inst/psc_cnt_reg[0]_i_8_n_0
    SLICE_X85Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.251 r  robot_design_i/LPWM/inst/psc_cnt_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.251    robot_design_i/LPWM/inst/psc_cnt_reg[0]_i_10_n_0
    SLICE_X85Y120        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.490 r  robot_design_i/LPWM/inst/psc_cnt_reg[0]_i_9/O[2]
                         net (fo=1, routed)           0.434     1.924    robot_design_i/LPWM/inst/p_0_in[15]
    SLICE_X84Y118        LUT4 (Prop_lut4_I1_O)        0.302     2.226 r  robot_design_i/LPWM/inst/psc_cnt[0]_i_3/O
                         net (fo=2, routed)           0.802     3.028    robot_design_i/LPWM/inst/psc_cnt[0]_i_3_n_0
    SLICE_X87Y120        LUT5 (Prop_lut5_I1_O)        0.124     3.152 r  robot_design_i/LPWM/inst/cnt[3]_i_3/O
                         net (fo=1, routed)           0.000     3.152    robot_design_i/LPWM/inst/cnt[3]_i_3_n_0
    SLICE_X87Y120        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.684 r  robot_design_i/LPWM/inst/cnt_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.684    robot_design_i/LPWM/inst/cnt_reg[3]_i_2_n_0
    SLICE_X87Y121        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.997 f  robot_design_i/LPWM/inst/cnt_reg[11]_i_2/O[3]
                         net (fo=7, routed)           0.841     4.838    robot_design_i/LPWM/inst/sel0[7]
    SLICE_X86Y120        LUT5 (Prop_lut5_I0_O)        0.306     5.144 r  robot_design_i/LPWM/inst/cnt[7]_i_4/O
                         net (fo=6, routed)           0.895     6.039    robot_design_i/LPWM/inst/cnt[7]_i_4_n_0
    SLICE_X83Y120        LUT6 (Prop_lut6_I1_O)        0.124     6.163 r  robot_design_i/LPWM/inst/cnt[4]_i_1/O
                         net (fo=2, routed)           0.587     6.749    robot_design_i/LPWM/inst/cnt_0[4]
    SLICE_X82Y121        LUT6 (Prop_lut6_I0_O)        0.124     6.873 r  robot_design_i/LPWM/inst/pwm_out0_carry_i_3/O
                         net (fo=1, routed)           0.000     6.873    robot_design_i/LPWM/inst/pwm_out0_carry_i_3_n_0
    SLICE_X82Y121        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.423 r  robot_design_i/LPWM/inst/pwm_out0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.423    robot_design_i/LPWM/inst/pwm_out0_carry_n_0
    SLICE_X82Y122        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.580 f  robot_design_i/LPWM/inst/pwm_out0_carry__0/CO[1]
                         net (fo=9, routed)           0.494     8.074    robot_design_i/LPWM/inst/pwm_out0_carry__0_n_2
    SLICE_X82Y123        LUT3 (Prop_lut3_I0_O)        0.329     8.403 r  robot_design_i/LPWM/inst/ccr[0]_i_1/O
                         net (fo=1, routed)           0.000     8.403    robot_design_i/LPWM/inst/p_1_in[0]
    SLICE_X82Y123        FDRE                                         r  robot_design_i/LPWM/inst/ccr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_robot_design_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    robot_design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  robot_design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    robot_design_i/clk_wiz/inst/clk_in1_robot_design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  robot_design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    robot_design_i/clk_wiz/inst/clk_out1_robot_design_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  robot_design_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=82, routed)          1.579     8.558    robot_design_i/LPWM/inst/clk
    SLICE_X82Y123        FDRE                                         r  robot_design_i/LPWM/inst/ccr_reg[0]/C
                         clock pessimism              0.576     9.134    
                         clock uncertainty           -0.074     9.059    
    SLICE_X82Y123        FDRE (Setup_fdre_C_D)        0.032     9.091    robot_design_i/LPWM/inst/ccr_reg[0]
  -------------------------------------------------------------------
                         required time                          9.091    
                         arrival time                          -8.403    
  -------------------------------------------------------------------
                         slack                                  0.688    

Slack (MET) :             0.689ns  (required time - arrival time)
  Source:                 robot_design_i/RPWM/inst/psc_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_robot_design_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            robot_design_i/RPWM/inst/ccr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_robot_design_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_robot_design_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_robot_design_clk_wiz_0 rise@10.000ns - clk_out1_robot_design_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.219ns  (logic 4.616ns (50.072%)  route 4.603ns (49.928%))
  Logic Levels:           15  (CARRY4=9 LUT3=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 8.551 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.840ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_robot_design_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    robot_design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  robot_design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    robot_design_i/clk_wiz/inst/clk_in1_robot_design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  robot_design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    robot_design_i/clk_wiz/inst/clk_out1_robot_design_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  robot_design_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=82, routed)          1.700    -0.840    robot_design_i/RPWM/inst/clk
    SLICE_X78Y114        FDRE                                         r  robot_design_i/RPWM/inst/psc_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y114        FDRE (Prop_fdre_C_Q)         0.518    -0.322 r  robot_design_i/RPWM/inst/psc_cnt_reg[1]/Q
                         net (fo=2, routed)           0.710     0.388    robot_design_i/RPWM/inst/psc_cnt_reg[1]
    SLICE_X78Y118        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     1.025 r  robot_design_i/RPWM/inst/psc_cnt_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     1.025    robot_design_i/RPWM/inst/psc_cnt_reg[0]_i_11_n_0
    SLICE_X78Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.142 r  robot_design_i/RPWM/inst/psc_cnt_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000     1.142    robot_design_i/RPWM/inst/psc_cnt_reg[0]_i_8_n_0
    SLICE_X78Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.259 r  robot_design_i/RPWM/inst/psc_cnt_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.259    robot_design_i/RPWM/inst/psc_cnt_reg[0]_i_10_n_0
    SLICE_X78Y121        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.582 f  robot_design_i/RPWM/inst/psc_cnt_reg[0]_i_9/O[1]
                         net (fo=1, routed)           0.444     2.026    robot_design_i/RPWM/inst/p_0_in[14]
    SLICE_X81Y120        LUT4 (Prop_lut4_I0_O)        0.306     2.332 r  robot_design_i/RPWM/inst/psc_cnt[0]_i_5/O
                         net (fo=2, routed)           0.607     2.939    robot_design_i/RPWM/inst/psc_cnt[0]_i_5_n_0
    SLICE_X79Y119        LUT5 (Prop_lut5_I3_O)        0.124     3.063 r  robot_design_i/RPWM/inst/cnt[3]_i_3/O
                         net (fo=1, routed)           0.000     3.063    robot_design_i/RPWM/inst/cnt[3]_i_3_n_0
    SLICE_X79Y119        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.595 r  robot_design_i/RPWM/inst/cnt_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.595    robot_design_i/RPWM/inst/cnt_reg[3]_i_2_n_0
    SLICE_X79Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.709 r  robot_design_i/RPWM/inst/cnt_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.709    robot_design_i/RPWM/inst/cnt_reg[11]_i_2_n_0
    SLICE_X79Y121        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     3.965 r  robot_design_i/RPWM/inst/cnt_reg[11]_i_1/O[2]
                         net (fo=8, routed)           0.773     4.738    robot_design_i/RPWM/inst/sel0[10]
    SLICE_X77Y121        LUT3 (Prop_lut3_I0_O)        0.302     5.040 f  robot_design_i/RPWM/inst/cnt[7]_i_3/O
                         net (fo=7, routed)           0.937     5.977    robot_design_i/RPWM/inst/cnt[7]_i_3_n_0
    SLICE_X80Y120        LUT6 (Prop_lut6_I3_O)        0.124     6.101 r  robot_design_i/RPWM/inst/cnt[3]_i_1/O
                         net (fo=2, routed)           0.601     6.702    robot_design_i/RPWM/inst/cnt_0[3]
    SLICE_X78Y122        LUT6 (Prop_lut6_I5_O)        0.124     6.826 r  robot_design_i/RPWM/inst/pwm_out0_carry_i_3/O
                         net (fo=1, routed)           0.000     6.826    robot_design_i/RPWM/inst/pwm_out0_carry_i_3_n_0
    SLICE_X78Y122        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.359 r  robot_design_i/RPWM/inst/pwm_out0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.359    robot_design_i/RPWM/inst/pwm_out0_carry_n_0
    SLICE_X78Y123        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.516 r  robot_design_i/RPWM/inst/pwm_out0_carry__0/CO[1]
                         net (fo=9, routed)           0.531     8.047    robot_design_i/RPWM/inst/pwm_out0_carry__0_n_2
    SLICE_X81Y123        LUT4 (Prop_lut4_I1_O)        0.332     8.379 r  robot_design_i/RPWM/inst/ccr[4]_i_1/O
                         net (fo=1, routed)           0.000     8.379    robot_design_i/RPWM/inst/p_1_in[4]
    SLICE_X81Y123        FDRE                                         r  robot_design_i/RPWM/inst/ccr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_robot_design_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    robot_design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  robot_design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    robot_design_i/clk_wiz/inst/clk_in1_robot_design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  robot_design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    robot_design_i/clk_wiz/inst/clk_out1_robot_design_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  robot_design_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=82, routed)          1.572     8.551    robot_design_i/RPWM/inst/clk
    SLICE_X81Y123        FDRE                                         r  robot_design_i/RPWM/inst/ccr_reg[4]/C
                         clock pessimism              0.560     9.111    
                         clock uncertainty           -0.074     9.036    
    SLICE_X81Y123        FDRE (Setup_fdre_C_D)        0.031     9.067    robot_design_i/RPWM/inst/ccr_reg[4]
  -------------------------------------------------------------------
                         required time                          9.067    
                         arrival time                          -8.379    
  -------------------------------------------------------------------
                         slack                                  0.689    

Slack (MET) :             0.716ns  (required time - arrival time)
  Source:                 robot_design_i/RPWM/inst/psc_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_robot_design_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            robot_design_i/RPWM/inst/ccr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_robot_design_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_robot_design_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_robot_design_clk_wiz_0 rise@10.000ns - clk_out1_robot_design_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.204ns  (logic 4.616ns (50.152%)  route 4.588ns (49.848%))
  Logic Levels:           15  (CARRY4=9 LUT3=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.454ns = ( 8.546 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.840ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_robot_design_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    robot_design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  robot_design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    robot_design_i/clk_wiz/inst/clk_in1_robot_design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  robot_design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    robot_design_i/clk_wiz/inst/clk_out1_robot_design_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  robot_design_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=82, routed)          1.700    -0.840    robot_design_i/RPWM/inst/clk
    SLICE_X78Y114        FDRE                                         r  robot_design_i/RPWM/inst/psc_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y114        FDRE (Prop_fdre_C_Q)         0.518    -0.322 r  robot_design_i/RPWM/inst/psc_cnt_reg[1]/Q
                         net (fo=2, routed)           0.710     0.388    robot_design_i/RPWM/inst/psc_cnt_reg[1]
    SLICE_X78Y118        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     1.025 r  robot_design_i/RPWM/inst/psc_cnt_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     1.025    robot_design_i/RPWM/inst/psc_cnt_reg[0]_i_11_n_0
    SLICE_X78Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.142 r  robot_design_i/RPWM/inst/psc_cnt_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000     1.142    robot_design_i/RPWM/inst/psc_cnt_reg[0]_i_8_n_0
    SLICE_X78Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.259 r  robot_design_i/RPWM/inst/psc_cnt_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.259    robot_design_i/RPWM/inst/psc_cnt_reg[0]_i_10_n_0
    SLICE_X78Y121        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.582 f  robot_design_i/RPWM/inst/psc_cnt_reg[0]_i_9/O[1]
                         net (fo=1, routed)           0.444     2.026    robot_design_i/RPWM/inst/p_0_in[14]
    SLICE_X81Y120        LUT4 (Prop_lut4_I0_O)        0.306     2.332 r  robot_design_i/RPWM/inst/psc_cnt[0]_i_5/O
                         net (fo=2, routed)           0.607     2.939    robot_design_i/RPWM/inst/psc_cnt[0]_i_5_n_0
    SLICE_X79Y119        LUT5 (Prop_lut5_I3_O)        0.124     3.063 r  robot_design_i/RPWM/inst/cnt[3]_i_3/O
                         net (fo=1, routed)           0.000     3.063    robot_design_i/RPWM/inst/cnt[3]_i_3_n_0
    SLICE_X79Y119        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.595 r  robot_design_i/RPWM/inst/cnt_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.595    robot_design_i/RPWM/inst/cnt_reg[3]_i_2_n_0
    SLICE_X79Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.709 r  robot_design_i/RPWM/inst/cnt_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.709    robot_design_i/RPWM/inst/cnt_reg[11]_i_2_n_0
    SLICE_X79Y121        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     3.965 r  robot_design_i/RPWM/inst/cnt_reg[11]_i_1/O[2]
                         net (fo=8, routed)           0.773     4.738    robot_design_i/RPWM/inst/sel0[10]
    SLICE_X77Y121        LUT3 (Prop_lut3_I0_O)        0.302     5.040 f  robot_design_i/RPWM/inst/cnt[7]_i_3/O
                         net (fo=7, routed)           0.937     5.977    robot_design_i/RPWM/inst/cnt[7]_i_3_n_0
    SLICE_X80Y120        LUT6 (Prop_lut6_I3_O)        0.124     6.101 r  robot_design_i/RPWM/inst/cnt[3]_i_1/O
                         net (fo=2, routed)           0.601     6.702    robot_design_i/RPWM/inst/cnt_0[3]
    SLICE_X78Y122        LUT6 (Prop_lut6_I5_O)        0.124     6.826 r  robot_design_i/RPWM/inst/pwm_out0_carry_i_3/O
                         net (fo=1, routed)           0.000     6.826    robot_design_i/RPWM/inst/pwm_out0_carry_i_3_n_0
    SLICE_X78Y122        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.359 r  robot_design_i/RPWM/inst/pwm_out0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.359    robot_design_i/RPWM/inst/pwm_out0_carry_n_0
    SLICE_X78Y123        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.516 r  robot_design_i/RPWM/inst/pwm_out0_carry__0/CO[1]
                         net (fo=9, routed)           0.516     8.032    robot_design_i/RPWM/inst/pwm_out0_carry__0_n_2
    SLICE_X79Y124        LUT4 (Prop_lut4_I1_O)        0.332     8.364 r  robot_design_i/RPWM/inst/ccr[5]_i_1/O
                         net (fo=1, routed)           0.000     8.364    robot_design_i/RPWM/inst/p_1_in[5]
    SLICE_X79Y124        FDRE                                         r  robot_design_i/RPWM/inst/ccr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_robot_design_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    robot_design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  robot_design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    robot_design_i/clk_wiz/inst/clk_in1_robot_design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  robot_design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    robot_design_i/clk_wiz/inst/clk_out1_robot_design_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  robot_design_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=82, routed)          1.567     8.546    robot_design_i/RPWM/inst/clk
    SLICE_X79Y124        FDRE                                         r  robot_design_i/RPWM/inst/ccr_reg[5]/C
                         clock pessimism              0.577     9.123    
                         clock uncertainty           -0.074     9.048    
    SLICE_X79Y124        FDRE (Setup_fdre_C_D)        0.031     9.079    robot_design_i/RPWM/inst/ccr_reg[5]
  -------------------------------------------------------------------
                         required time                          9.079    
                         arrival time                          -8.364    
  -------------------------------------------------------------------
                         slack                                  0.716    

Slack (MET) :             0.755ns  (required time - arrival time)
  Source:                 robot_design_i/LPWM/inst/psc_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_robot_design_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            robot_design_i/LPWM/inst/ccr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_robot_design_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_robot_design_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_robot_design_clk_wiz_0 rise@10.000ns - clk_out1_robot_design_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.174ns  (logic 4.440ns (48.395%)  route 4.734ns (51.605%))
  Logic Levels:           14  (CARRY4=8 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.441ns = ( 8.559 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.840ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_robot_design_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    robot_design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  robot_design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    robot_design_i/clk_wiz/inst/clk_in1_robot_design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  robot_design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    robot_design_i/clk_wiz/inst/clk_out1_robot_design_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  robot_design_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=82, routed)          1.700    -0.840    robot_design_i/LPWM/inst/clk
    SLICE_X85Y121        FDRE                                         r  robot_design_i/LPWM/inst/psc_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y121        FDRE (Prop_fdre_C_Q)         0.456    -0.384 r  robot_design_i/LPWM/inst/psc_cnt_reg[1]/Q
                         net (fo=2, routed)           0.751     0.367    robot_design_i/LPWM/inst/psc_cnt_reg[1]
    SLICE_X85Y117        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     1.023 r  robot_design_i/LPWM/inst/psc_cnt_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     1.023    robot_design_i/LPWM/inst/psc_cnt_reg[0]_i_11_n_0
    SLICE_X85Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.137 r  robot_design_i/LPWM/inst/psc_cnt_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000     1.137    robot_design_i/LPWM/inst/psc_cnt_reg[0]_i_8_n_0
    SLICE_X85Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.251 r  robot_design_i/LPWM/inst/psc_cnt_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.251    robot_design_i/LPWM/inst/psc_cnt_reg[0]_i_10_n_0
    SLICE_X85Y120        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.490 r  robot_design_i/LPWM/inst/psc_cnt_reg[0]_i_9/O[2]
                         net (fo=1, routed)           0.434     1.924    robot_design_i/LPWM/inst/p_0_in[15]
    SLICE_X84Y118        LUT4 (Prop_lut4_I1_O)        0.302     2.226 r  robot_design_i/LPWM/inst/psc_cnt[0]_i_3/O
                         net (fo=2, routed)           0.802     3.028    robot_design_i/LPWM/inst/psc_cnt[0]_i_3_n_0
    SLICE_X87Y120        LUT5 (Prop_lut5_I1_O)        0.124     3.152 r  robot_design_i/LPWM/inst/cnt[3]_i_3/O
                         net (fo=1, routed)           0.000     3.152    robot_design_i/LPWM/inst/cnt[3]_i_3_n_0
    SLICE_X87Y120        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.684 r  robot_design_i/LPWM/inst/cnt_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.684    robot_design_i/LPWM/inst/cnt_reg[3]_i_2_n_0
    SLICE_X87Y121        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.997 f  robot_design_i/LPWM/inst/cnt_reg[11]_i_2/O[3]
                         net (fo=7, routed)           0.841     4.838    robot_design_i/LPWM/inst/sel0[7]
    SLICE_X86Y120        LUT5 (Prop_lut5_I0_O)        0.306     5.144 r  robot_design_i/LPWM/inst/cnt[7]_i_4/O
                         net (fo=6, routed)           0.895     6.039    robot_design_i/LPWM/inst/cnt[7]_i_4_n_0
    SLICE_X83Y120        LUT6 (Prop_lut6_I1_O)        0.124     6.163 r  robot_design_i/LPWM/inst/cnt[4]_i_1/O
                         net (fo=2, routed)           0.587     6.749    robot_design_i/LPWM/inst/cnt_0[4]
    SLICE_X82Y121        LUT6 (Prop_lut6_I0_O)        0.124     6.873 r  robot_design_i/LPWM/inst/pwm_out0_carry_i_3/O
                         net (fo=1, routed)           0.000     6.873    robot_design_i/LPWM/inst/pwm_out0_carry_i_3_n_0
    SLICE_X82Y121        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.423 r  robot_design_i/LPWM/inst/pwm_out0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.423    robot_design_i/LPWM/inst/pwm_out0_carry_n_0
    SLICE_X82Y122        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.580 r  robot_design_i/LPWM/inst/pwm_out0_carry__0/CO[1]
                         net (fo=9, routed)           0.425     8.005    robot_design_i/LPWM/inst/pwm_out0_carry__0_n_2
    SLICE_X83Y122        LUT4 (Prop_lut4_I1_O)        0.329     8.334 r  robot_design_i/LPWM/inst/ccr[4]_i_1/O
                         net (fo=1, routed)           0.000     8.334    robot_design_i/LPWM/inst/p_1_in[4]
    SLICE_X83Y122        FDRE                                         r  robot_design_i/LPWM/inst/ccr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_robot_design_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    robot_design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  robot_design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    robot_design_i/clk_wiz/inst/clk_in1_robot_design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  robot_design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    robot_design_i/clk_wiz/inst/clk_out1_robot_design_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  robot_design_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=82, routed)          1.580     8.559    robot_design_i/LPWM/inst/clk
    SLICE_X83Y122        FDRE                                         r  robot_design_i/LPWM/inst/ccr_reg[4]/C
                         clock pessimism              0.576     9.135    
                         clock uncertainty           -0.074     9.060    
    SLICE_X83Y122        FDRE (Setup_fdre_C_D)        0.029     9.089    robot_design_i/LPWM/inst/ccr_reg[4]
  -------------------------------------------------------------------
                         required time                          9.089    
                         arrival time                          -8.334    
  -------------------------------------------------------------------
                         slack                                  0.755    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 robot_design_i/RPWM/inst/ccr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_robot_design_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            robot_design_i/RPWM/inst/ccr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_robot_design_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_robot_design_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_robot_design_clk_wiz_0 rise@0.000ns - clk_out1_robot_design_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.186ns (54.613%)  route 0.155ns (45.387%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.580ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_robot_design_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    robot_design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  robot_design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    robot_design_i/clk_wiz/inst/clk_in1_robot_design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  robot_design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    robot_design_i/clk_wiz/inst/clk_out1_robot_design_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  robot_design_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=82, routed)          0.584    -0.580    robot_design_i/RPWM/inst/clk
    SLICE_X81Y123        FDRE                                         r  robot_design_i/RPWM/inst/ccr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y123        FDRE (Prop_fdre_C_Q)         0.141    -0.439 r  robot_design_i/RPWM/inst/ccr_reg[4]/Q
                         net (fo=3, routed)           0.155    -0.285    robot_design_i/RPWM/inst/ccr_reg_n_0_[4]
    SLICE_X81Y123        LUT4 (Prop_lut4_I2_O)        0.045    -0.240 r  robot_design_i/RPWM/inst/ccr[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.240    robot_design_i/RPWM/inst/p_1_in[4]
    SLICE_X81Y123        FDRE                                         r  robot_design_i/RPWM/inst/ccr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_robot_design_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    robot_design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  robot_design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    robot_design_i/clk_wiz/inst/clk_in1_robot_design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  robot_design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    robot_design_i/clk_wiz/inst/clk_out1_robot_design_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  robot_design_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=82, routed)          0.852    -0.820    robot_design_i/RPWM/inst/clk
    SLICE_X81Y123        FDRE                                         r  robot_design_i/RPWM/inst/ccr_reg[4]/C
                         clock pessimism              0.240    -0.580    
    SLICE_X81Y123        FDRE (Hold_fdre_C_D)         0.092    -0.488    robot_design_i/RPWM/inst/ccr_reg[4]
  -------------------------------------------------------------------
                         required time                          0.488    
                         arrival time                          -0.240    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 robot_design_i/LPWM/inst/cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_robot_design_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            robot_design_i/LPWM/inst/cnt_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_robot_design_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_robot_design_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_robot_design_clk_wiz_0 rise@0.000ns - clk_out1_robot_design_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_robot_design_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    robot_design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  robot_design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    robot_design_i/clk_wiz/inst/clk_in1_robot_design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  robot_design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    robot_design_i/clk_wiz/inst/clk_out1_robot_design_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  robot_design_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=82, routed)          0.589    -0.575    robot_design_i/LPWM/inst/clk
    SLICE_X87Y123        FDRE                                         r  robot_design_i/LPWM/inst/cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y123        FDRE (Prop_fdre_C_Q)         0.141    -0.434 r  robot_design_i/LPWM/inst/cnt_reg[15]/Q
                         net (fo=1, routed)           0.108    -0.326    robot_design_i/LPWM/inst/cnt[15]
    SLICE_X87Y123        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.218 r  robot_design_i/LPWM/inst/cnt_reg[15]_i_1/O[3]
                         net (fo=3, routed)           0.000    -0.218    robot_design_i/LPWM/inst/sel0[15]
    SLICE_X87Y123        FDRE                                         r  robot_design_i/LPWM/inst/cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_robot_design_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    robot_design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  robot_design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    robot_design_i/clk_wiz/inst/clk_in1_robot_design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  robot_design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    robot_design_i/clk_wiz/inst/clk_out1_robot_design_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  robot_design_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=82, routed)          0.857    -0.815    robot_design_i/LPWM/inst/clk
    SLICE_X87Y123        FDRE                                         r  robot_design_i/LPWM/inst/cnt_reg[15]/C
                         clock pessimism              0.240    -0.575    
    SLICE_X87Y123        FDRE (Hold_fdre_C_D)         0.102    -0.473    robot_design_i/LPWM/inst/cnt_reg[15]
  -------------------------------------------------------------------
                         required time                          0.473    
                         arrival time                          -0.218    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 robot_design_i/RPWM/inst/cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_robot_design_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            robot_design_i/RPWM/inst/cnt_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_robot_design_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_robot_design_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_robot_design_clk_wiz_0 rise@0.000ns - clk_out1_robot_design_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.819ns
    Source Clock Delay      (SCD):    -0.580ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_robot_design_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    robot_design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  robot_design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    robot_design_i/clk_wiz/inst/clk_in1_robot_design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  robot_design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    robot_design_i/clk_wiz/inst/clk_out1_robot_design_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  robot_design_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=82, routed)          0.584    -0.580    robot_design_i/RPWM/inst/clk
    SLICE_X79Y121        FDRE                                         r  robot_design_i/RPWM/inst/cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y121        FDRE (Prop_fdre_C_Q)         0.141    -0.439 r  robot_design_i/RPWM/inst/cnt_reg[11]/Q
                         net (fo=1, routed)           0.108    -0.331    robot_design_i/RPWM/inst/cnt[11]
    SLICE_X79Y121        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.223 r  robot_design_i/RPWM/inst/cnt_reg[11]_i_1/O[3]
                         net (fo=8, routed)           0.000    -0.223    robot_design_i/RPWM/inst/sel0[11]
    SLICE_X79Y121        FDRE                                         r  robot_design_i/RPWM/inst/cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_robot_design_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    robot_design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  robot_design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    robot_design_i/clk_wiz/inst/clk_in1_robot_design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  robot_design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    robot_design_i/clk_wiz/inst/clk_out1_robot_design_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  robot_design_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=82, routed)          0.854    -0.819    robot_design_i/RPWM/inst/clk
    SLICE_X79Y121        FDRE                                         r  robot_design_i/RPWM/inst/cnt_reg[11]/C
                         clock pessimism              0.239    -0.580    
    SLICE_X79Y121        FDRE (Hold_fdre_C_D)         0.102    -0.478    robot_design_i/RPWM/inst/cnt_reg[11]
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 robot_design_i/LPWM/inst/cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_robot_design_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            robot_design_i/LPWM/inst/cnt_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_robot_design_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_robot_design_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_robot_design_clk_wiz_0 rise@0.000ns - clk_out1_robot_design_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_robot_design_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    robot_design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  robot_design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    robot_design_i/clk_wiz/inst/clk_in1_robot_design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  robot_design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    robot_design_i/clk_wiz/inst/clk_out1_robot_design_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  robot_design_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=82, routed)          0.591    -0.573    robot_design_i/LPWM/inst/clk
    SLICE_X87Y122        FDRE                                         r  robot_design_i/LPWM/inst/cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y122        FDRE (Prop_fdre_C_Q)         0.141    -0.432 r  robot_design_i/LPWM/inst/cnt_reg[11]/Q
                         net (fo=1, routed)           0.108    -0.324    robot_design_i/LPWM/inst/cnt[11]
    SLICE_X87Y122        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.216 r  robot_design_i/LPWM/inst/cnt_reg[11]_i_1/O[3]
                         net (fo=8, routed)           0.000    -0.216    robot_design_i/LPWM/inst/sel0[11]
    SLICE_X87Y122        FDRE                                         r  robot_design_i/LPWM/inst/cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_robot_design_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    robot_design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  robot_design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    robot_design_i/clk_wiz/inst/clk_in1_robot_design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  robot_design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    robot_design_i/clk_wiz/inst/clk_out1_robot_design_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  robot_design_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=82, routed)          0.859    -0.813    robot_design_i/LPWM/inst/clk
    SLICE_X87Y122        FDRE                                         r  robot_design_i/LPWM/inst/cnt_reg[11]/C
                         clock pessimism              0.240    -0.573    
    SLICE_X87Y122        FDRE (Hold_fdre_C_D)         0.102    -0.471    robot_design_i/LPWM/inst/cnt_reg[11]
  -------------------------------------------------------------------
                         required time                          0.471    
                         arrival time                          -0.216    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 robot_design_i/RPWM/inst/cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_robot_design_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            robot_design_i/RPWM/inst/cnt_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_robot_design_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_robot_design_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_robot_design_clk_wiz_0 rise@0.000ns - clk_out1_robot_design_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.580ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_robot_design_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    robot_design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  robot_design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    robot_design_i/clk_wiz/inst/clk_in1_robot_design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  robot_design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    robot_design_i/clk_wiz/inst/clk_out1_robot_design_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  robot_design_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=82, routed)          0.584    -0.580    robot_design_i/RPWM/inst/clk
    SLICE_X79Y122        FDRE                                         r  robot_design_i/RPWM/inst/cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y122        FDRE (Prop_fdre_C_Q)         0.141    -0.439 r  robot_design_i/RPWM/inst/cnt_reg[15]/Q
                         net (fo=1, routed)           0.108    -0.331    robot_design_i/RPWM/inst/cnt[15]
    SLICE_X79Y122        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.223 r  robot_design_i/RPWM/inst/cnt_reg[15]_i_1/O[3]
                         net (fo=3, routed)           0.000    -0.223    robot_design_i/RPWM/inst/sel0[15]
    SLICE_X79Y122        FDRE                                         r  robot_design_i/RPWM/inst/cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_robot_design_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    robot_design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  robot_design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    robot_design_i/clk_wiz/inst/clk_in1_robot_design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  robot_design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    robot_design_i/clk_wiz/inst/clk_out1_robot_design_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  robot_design_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=82, routed)          0.853    -0.820    robot_design_i/RPWM/inst/clk
    SLICE_X79Y122        FDRE                                         r  robot_design_i/RPWM/inst/cnt_reg[15]/C
                         clock pessimism              0.240    -0.580    
    SLICE_X79Y122        FDRE (Hold_fdre_C_D)         0.102    -0.478    robot_design_i/RPWM/inst/cnt_reg[15]
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 robot_design_i/LPWM/inst/cnt_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_robot_design_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            robot_design_i/LPWM/inst/cnt_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_robot_design_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_robot_design_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_robot_design_clk_wiz_0 rise@0.000ns - clk_out1_robot_design_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_robot_design_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    robot_design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  robot_design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    robot_design_i/clk_wiz/inst/clk_in1_robot_design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  robot_design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    robot_design_i/clk_wiz/inst/clk_out1_robot_design_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  robot_design_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=82, routed)          0.589    -0.575    robot_design_i/LPWM/inst/clk
    SLICE_X87Y123        FDRE                                         r  robot_design_i/LPWM/inst/cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y123        FDRE (Prop_fdre_C_Q)         0.141    -0.434 r  robot_design_i/LPWM/inst/cnt_reg[12]/Q
                         net (fo=1, routed)           0.105    -0.329    robot_design_i/LPWM/inst/cnt[12]
    SLICE_X87Y123        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.214 r  robot_design_i/LPWM/inst/cnt_reg[15]_i_1/O[0]
                         net (fo=3, routed)           0.000    -0.214    robot_design_i/LPWM/inst/sel0[12]
    SLICE_X87Y123        FDRE                                         r  robot_design_i/LPWM/inst/cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_robot_design_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    robot_design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  robot_design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    robot_design_i/clk_wiz/inst/clk_in1_robot_design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  robot_design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    robot_design_i/clk_wiz/inst/clk_out1_robot_design_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  robot_design_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=82, routed)          0.857    -0.815    robot_design_i/LPWM/inst/clk
    SLICE_X87Y123        FDRE                                         r  robot_design_i/LPWM/inst/cnt_reg[12]/C
                         clock pessimism              0.240    -0.575    
    SLICE_X87Y123        FDRE (Hold_fdre_C_D)         0.102    -0.473    robot_design_i/LPWM/inst/cnt_reg[12]
  -------------------------------------------------------------------
                         required time                          0.473    
                         arrival time                          -0.214    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 robot_design_i/RPWM/inst/cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_robot_design_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            robot_design_i/RPWM/inst/cnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_robot_design_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_robot_design_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_robot_design_clk_wiz_0 rise@0.000ns - clk_out1_robot_design_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.819ns
    Source Clock Delay      (SCD):    -0.580ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_robot_design_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    robot_design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  robot_design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    robot_design_i/clk_wiz/inst/clk_in1_robot_design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  robot_design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    robot_design_i/clk_wiz/inst/clk_out1_robot_design_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  robot_design_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=82, routed)          0.584    -0.580    robot_design_i/RPWM/inst/clk
    SLICE_X79Y121        FDRE                                         r  robot_design_i/RPWM/inst/cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y121        FDRE (Prop_fdre_C_Q)         0.141    -0.439 r  robot_design_i/RPWM/inst/cnt_reg[8]/Q
                         net (fo=1, routed)           0.105    -0.334    robot_design_i/RPWM/inst/cnt[8]
    SLICE_X79Y121        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.219 r  robot_design_i/RPWM/inst/cnt_reg[11]_i_1/O[0]
                         net (fo=8, routed)           0.000    -0.219    robot_design_i/RPWM/inst/sel0[8]
    SLICE_X79Y121        FDRE                                         r  robot_design_i/RPWM/inst/cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_robot_design_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    robot_design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  robot_design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    robot_design_i/clk_wiz/inst/clk_in1_robot_design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  robot_design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    robot_design_i/clk_wiz/inst/clk_out1_robot_design_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  robot_design_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=82, routed)          0.854    -0.819    robot_design_i/RPWM/inst/clk
    SLICE_X79Y121        FDRE                                         r  robot_design_i/RPWM/inst/cnt_reg[8]/C
                         clock pessimism              0.239    -0.580    
    SLICE_X79Y121        FDRE (Hold_fdre_C_D)         0.102    -0.478    robot_design_i/RPWM/inst/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                          -0.219    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 robot_design_i/LPWM/inst/cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_robot_design_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            robot_design_i/LPWM/inst/cnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_robot_design_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_robot_design_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_robot_design_clk_wiz_0 rise@0.000ns - clk_out1_robot_design_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_robot_design_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    robot_design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  robot_design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    robot_design_i/clk_wiz/inst/clk_in1_robot_design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  robot_design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    robot_design_i/clk_wiz/inst/clk_out1_robot_design_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  robot_design_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=82, routed)          0.591    -0.573    robot_design_i/LPWM/inst/clk
    SLICE_X87Y122        FDRE                                         r  robot_design_i/LPWM/inst/cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y122        FDRE (Prop_fdre_C_Q)         0.141    -0.432 r  robot_design_i/LPWM/inst/cnt_reg[8]/Q
                         net (fo=1, routed)           0.105    -0.327    robot_design_i/LPWM/inst/cnt[8]
    SLICE_X87Y122        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.212 r  robot_design_i/LPWM/inst/cnt_reg[11]_i_1/O[0]
                         net (fo=8, routed)           0.000    -0.212    robot_design_i/LPWM/inst/sel0[8]
    SLICE_X87Y122        FDRE                                         r  robot_design_i/LPWM/inst/cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_robot_design_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    robot_design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  robot_design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    robot_design_i/clk_wiz/inst/clk_in1_robot_design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  robot_design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    robot_design_i/clk_wiz/inst/clk_out1_robot_design_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  robot_design_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=82, routed)          0.859    -0.813    robot_design_i/LPWM/inst/clk
    SLICE_X87Y122        FDRE                                         r  robot_design_i/LPWM/inst/cnt_reg[8]/C
                         clock pessimism              0.240    -0.573    
    SLICE_X87Y122        FDRE (Hold_fdre_C_D)         0.102    -0.471    robot_design_i/LPWM/inst/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                          0.471    
                         arrival time                          -0.212    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 robot_design_i/RPWM/inst/cnt_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_robot_design_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            robot_design_i/RPWM/inst/cnt_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_robot_design_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_robot_design_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_robot_design_clk_wiz_0 rise@0.000ns - clk_out1_robot_design_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.580ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_robot_design_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    robot_design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  robot_design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    robot_design_i/clk_wiz/inst/clk_in1_robot_design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  robot_design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    robot_design_i/clk_wiz/inst/clk_out1_robot_design_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  robot_design_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=82, routed)          0.584    -0.580    robot_design_i/RPWM/inst/clk
    SLICE_X79Y122        FDRE                                         r  robot_design_i/RPWM/inst/cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y122        FDRE (Prop_fdre_C_Q)         0.141    -0.439 r  robot_design_i/RPWM/inst/cnt_reg[12]/Q
                         net (fo=1, routed)           0.105    -0.334    robot_design_i/RPWM/inst/cnt[12]
    SLICE_X79Y122        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.219 r  robot_design_i/RPWM/inst/cnt_reg[15]_i_1/O[0]
                         net (fo=3, routed)           0.000    -0.219    robot_design_i/RPWM/inst/sel0[12]
    SLICE_X79Y122        FDRE                                         r  robot_design_i/RPWM/inst/cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_robot_design_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    robot_design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  robot_design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    robot_design_i/clk_wiz/inst/clk_in1_robot_design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  robot_design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    robot_design_i/clk_wiz/inst/clk_out1_robot_design_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  robot_design_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=82, routed)          0.853    -0.820    robot_design_i/RPWM/inst/clk
    SLICE_X79Y122        FDRE                                         r  robot_design_i/RPWM/inst/cnt_reg[12]/C
                         clock pessimism              0.240    -0.580    
    SLICE_X79Y122        FDRE (Hold_fdre_C_D)         0.102    -0.478    robot_design_i/RPWM/inst/cnt_reg[12]
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                          -0.219    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 robot_design_i/LPWM/inst/cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_robot_design_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            robot_design_i/LPWM/inst/cnt_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_robot_design_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_robot_design_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_robot_design_clk_wiz_0 rise@0.000ns - clk_out1_robot_design_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_robot_design_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    robot_design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  robot_design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    robot_design_i/clk_wiz/inst/clk_in1_robot_design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  robot_design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    robot_design_i/clk_wiz/inst/clk_out1_robot_design_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  robot_design_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=82, routed)          0.589    -0.575    robot_design_i/LPWM/inst/clk
    SLICE_X87Y123        FDRE                                         r  robot_design_i/LPWM/inst/cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y123        FDRE (Prop_fdre_C_Q)         0.141    -0.434 r  robot_design_i/LPWM/inst/cnt_reg[14]/Q
                         net (fo=1, routed)           0.109    -0.325    robot_design_i/LPWM/inst/cnt[14]
    SLICE_X87Y123        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.214 r  robot_design_i/LPWM/inst/cnt_reg[15]_i_1/O[2]
                         net (fo=3, routed)           0.000    -0.214    robot_design_i/LPWM/inst/sel0[14]
    SLICE_X87Y123        FDRE                                         r  robot_design_i/LPWM/inst/cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_robot_design_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    robot_design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  robot_design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    robot_design_i/clk_wiz/inst/clk_in1_robot_design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  robot_design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    robot_design_i/clk_wiz/inst/clk_out1_robot_design_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  robot_design_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=82, routed)          0.857    -0.815    robot_design_i/LPWM/inst/clk
    SLICE_X87Y123        FDRE                                         r  robot_design_i/LPWM/inst/cnt_reg[14]/C
                         clock pessimism              0.240    -0.575    
    SLICE_X87Y123        FDRE (Hold_fdre_C_D)         0.102    -0.473    robot_design_i/LPWM/inst/cnt_reg[14]
  -------------------------------------------------------------------
                         required time                          0.473    
                         arrival time                          -0.214    
  -------------------------------------------------------------------
                         slack                                  0.259    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_robot_design_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { robot_design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16   robot_design_i/clk_wiz/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  robot_design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X82Y123    robot_design_i/LPWM/inst/ccr_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X83Y122    robot_design_i/LPWM/inst/ccr_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X83Y122    robot_design_i/LPWM/inst/ccr_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X84Y122    robot_design_i/LPWM/inst/ccr_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X83Y122    robot_design_i/LPWM/inst/ccr_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X83Y123    robot_design_i/LPWM/inst/ccr_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X83Y122    robot_design_i/LPWM/inst/ccr_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X83Y122    robot_design_i/LPWM/inst/ccr_reg[7]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  robot_design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X82Y123    robot_design_i/LPWM/inst/ccr_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X82Y123    robot_design_i/LPWM/inst/ccr_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X83Y122    robot_design_i/LPWM/inst/ccr_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X83Y122    robot_design_i/LPWM/inst/ccr_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X83Y122    robot_design_i/LPWM/inst/ccr_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X83Y122    robot_design_i/LPWM/inst/ccr_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X84Y122    robot_design_i/LPWM/inst/ccr_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X84Y122    robot_design_i/LPWM/inst/ccr_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X83Y122    robot_design_i/LPWM/inst/ccr_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X83Y122    robot_design_i/LPWM/inst/ccr_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X82Y123    robot_design_i/LPWM/inst/ccr_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X82Y123    robot_design_i/LPWM/inst/ccr_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X83Y122    robot_design_i/LPWM/inst/ccr_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X83Y122    robot_design_i/LPWM/inst/ccr_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X83Y122    robot_design_i/LPWM/inst/ccr_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X83Y122    robot_design_i/LPWM/inst/ccr_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X84Y122    robot_design_i/LPWM/inst/ccr_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X84Y122    robot_design_i/LPWM/inst/ccr_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X83Y122    robot_design_i/LPWM/inst/ccr_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X83Y122    robot_design_i/LPWM/inst/ccr_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_robot_design_clk_wiz_0
  To Clock:  clkfbout_robot_design_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_robot_design_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { robot_design_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   robot_design_i/clk_wiz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  robot_design_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  robot_design_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  robot_design_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  robot_design_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_robot_design_clk_wiz_0
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 robot_design_i/LPWM/inst/pwm_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_robot_design_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.279ns  (logic 3.971ns (63.248%)  route 2.308ns (36.752%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_robot_design_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    robot_design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  robot_design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    robot_design_i/clk_wiz/inst/clk_in1_robot_design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  robot_design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    robot_design_i/clk_wiz/inst/clk_out1_robot_design_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  robot_design_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=82, routed)          1.701    -0.839    robot_design_i/LPWM/inst/clk
    SLICE_X83Y120        FDRE                                         r  robot_design_i/LPWM/inst/pwm_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y120        FDRE (Prop_fdre_C_Q)         0.456    -0.383 r  robot_design_i/LPWM/inst/pwm_out_reg/Q
                         net (fo=2, routed)           2.308     1.925    pwm_0_OBUF
    K1                   OBUF (Prop_obuf_I_O)         3.515     5.440 r  pwm_0_OBUF_inst/O
                         net (fo=0)                   0.000     5.440    pwm_0
    K1                                                                r  pwm_0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 robot_design_i/RPWM/inst/pwm_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_robot_design_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_2
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.251ns  (logic 4.047ns (64.745%)  route 2.204ns (35.255%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_robot_design_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    robot_design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  robot_design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    robot_design_i/clk_wiz/inst/clk_in1_robot_design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  robot_design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    robot_design_i/clk_wiz/inst/clk_out1_robot_design_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  robot_design_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=82, routed)          1.690    -0.850    robot_design_i/RPWM/inst/clk
    SLICE_X80Y123        FDRE                                         r  robot_design_i/RPWM/inst/pwm_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y123        FDRE (Prop_fdre_C_Q)         0.518    -0.332 r  robot_design_i/RPWM/inst/pwm_out_reg/Q
                         net (fo=2, routed)           2.204     1.872    pwm_2_OBUF
    F6                   OBUF (Prop_obuf_I_O)         3.529     5.401 r  pwm_2_OBUF_inst/O
                         net (fo=0)                   0.000     5.401    pwm_2
    F6                                                                r  pwm_2 (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 robot_design_i/LPWM/inst/pwm_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_robot_design_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.963ns  (logic 1.357ns (69.148%)  route 0.606ns (30.852%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_robot_design_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    robot_design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  robot_design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    robot_design_i/clk_wiz/inst/clk_in1_robot_design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  robot_design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    robot_design_i/clk_wiz/inst/clk_out1_robot_design_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  robot_design_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=82, routed)          0.591    -0.573    robot_design_i/LPWM/inst/clk
    SLICE_X83Y120        FDRE                                         r  robot_design_i/LPWM/inst/pwm_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y120        FDRE (Prop_fdre_C_Q)         0.141    -0.432 r  robot_design_i/LPWM/inst/pwm_out_reg/Q
                         net (fo=2, routed)           0.606     0.173    pwm_0_OBUF
    K1                   OBUF (Prop_obuf_I_O)         1.216     1.390 r  pwm_0_OBUF_inst/O
                         net (fo=0)                   0.000     1.390    pwm_0
    K1                                                                r  pwm_0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 robot_design_i/RPWM/inst/pwm_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_robot_design_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_2
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.012ns  (logic 1.394ns (69.295%)  route 0.618ns (30.705%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_robot_design_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    robot_design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  robot_design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    robot_design_i/clk_wiz/inst/clk_in1_robot_design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  robot_design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    robot_design_i/clk_wiz/inst/clk_out1_robot_design_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  robot_design_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=82, routed)          0.584    -0.580    robot_design_i/RPWM/inst/clk
    SLICE_X80Y123        FDRE                                         r  robot_design_i/RPWM/inst/pwm_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y123        FDRE (Prop_fdre_C_Q)         0.164    -0.416 r  robot_design_i/RPWM/inst/pwm_out_reg/Q
                         net (fo=2, routed)           0.618     0.202    pwm_2_OBUF
    F6                   OBUF (Prop_obuf_I_O)         1.230     1.432 r  pwm_2_OBUF_inst/O
                         net (fo=0)                   0.000     1.432    pwm_2
    F6                                                                r  pwm_2 (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_robot_design_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 robot_design_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_robot_design_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            robot_design_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.396ns  (logic 0.029ns (2.077%)  route 1.367ns (97.923%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_robot_design_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    robot_design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  robot_design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.918    robot_design_i/clk_wiz/inst/clk_in1_robot_design_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.163     2.755 f  robot_design_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.544     3.298    robot_design_i/clk_wiz/inst/clkfbout_robot_design_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     3.327 f  robot_design_i/clk_wiz/inst/clkf_buf/O
                         net (fo=1, routed)           0.824     4.151    robot_design_i/clk_wiz/inst/clkfbout_buf_robot_design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   f  robot_design_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 robot_design_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_robot_design_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            robot_design_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.236ns  (logic 0.091ns (2.812%)  route 3.145ns (97.188%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_robot_design_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    robot_design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  robot_design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    robot_design_i/clk_wiz/inst/clk_in1_robot_design_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.324    -4.751 r  robot_design_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.639    -3.112    robot_design_i/clk_wiz/inst/clkfbout_robot_design_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  robot_design_i/clk_wiz/inst/clkf_buf/O
                         net (fo=1, routed)           1.506    -1.515    robot_design_i/clk_wiz/inst/clkfbout_buf_robot_design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   r  robot_design_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_robot_design_clk_wiz_0

Max Delay            94 Endpoints
Min Delay            94 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_0
                            (input port)
  Destination:            robot_design_i/LPWM/inst/cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_robot_design_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.089ns  (logic 1.676ns (18.440%)  route 7.413ns (81.560%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.438ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.438ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  reset_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_0
    V10                  IBUF (Prop_ibuf_I_O)         1.524     1.524 f  reset_0_IBUF_inst/O
                         net (fo=7, routed)           6.146     7.670    robot_design_i/LPWM/inst/rstn
    SLICE_X80Y123        LUT1 (Prop_lut1_I0_O)        0.152     7.822 r  robot_design_i/LPWM/inst/ccr[15]_i_1/O
                         net (fo=24, routed)          1.267     9.089    robot_design_i/LPWM/inst/ccr[15]_i_1_n_0
    SLICE_X84Y120        FDRE                                         r  robot_design_i/LPWM/inst/cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_robot_design_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    robot_design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  robot_design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    robot_design_i/clk_wiz/inst/clk_in1_robot_design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  robot_design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    robot_design_i/clk_wiz/inst/clk_out1_robot_design_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  robot_design_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=82, routed)          1.583    -1.438    robot_design_i/LPWM/inst/clk
    SLICE_X84Y120        FDRE                                         r  robot_design_i/LPWM/inst/cnt_reg[1]/C

Slack:                    inf
  Source:                 reset_0
                            (input port)
  Destination:            robot_design_i/LPWM/inst/cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_robot_design_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.089ns  (logic 1.676ns (18.440%)  route 7.413ns (81.560%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.438ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.438ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  reset_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_0
    V10                  IBUF (Prop_ibuf_I_O)         1.524     1.524 f  reset_0_IBUF_inst/O
                         net (fo=7, routed)           6.146     7.670    robot_design_i/LPWM/inst/rstn
    SLICE_X80Y123        LUT1 (Prop_lut1_I0_O)        0.152     7.822 r  robot_design_i/LPWM/inst/ccr[15]_i_1/O
                         net (fo=24, routed)          1.267     9.089    robot_design_i/LPWM/inst/ccr[15]_i_1_n_0
    SLICE_X84Y120        FDRE                                         r  robot_design_i/LPWM/inst/cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_robot_design_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    robot_design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  robot_design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    robot_design_i/clk_wiz/inst/clk_in1_robot_design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  robot_design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    robot_design_i/clk_wiz/inst/clk_out1_robot_design_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  robot_design_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=82, routed)          1.583    -1.438    robot_design_i/LPWM/inst/clk
    SLICE_X84Y120        FDRE                                         r  robot_design_i/LPWM/inst/cnt_reg[2]/C

Slack:                    inf
  Source:                 reset_0
                            (input port)
  Destination:            robot_design_i/LPWM/inst/cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_robot_design_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.089ns  (logic 1.676ns (18.440%)  route 7.413ns (81.560%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.438ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.438ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  reset_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_0
    V10                  IBUF (Prop_ibuf_I_O)         1.524     1.524 f  reset_0_IBUF_inst/O
                         net (fo=7, routed)           6.146     7.670    robot_design_i/LPWM/inst/rstn
    SLICE_X80Y123        LUT1 (Prop_lut1_I0_O)        0.152     7.822 r  robot_design_i/LPWM/inst/ccr[15]_i_1/O
                         net (fo=24, routed)          1.267     9.089    robot_design_i/LPWM/inst/ccr[15]_i_1_n_0
    SLICE_X84Y120        FDRE                                         r  robot_design_i/LPWM/inst/cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_robot_design_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    robot_design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  robot_design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    robot_design_i/clk_wiz/inst/clk_in1_robot_design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  robot_design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    robot_design_i/clk_wiz/inst/clk_out1_robot_design_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  robot_design_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=82, routed)          1.583    -1.438    robot_design_i/LPWM/inst/clk
    SLICE_X84Y120        FDRE                                         r  robot_design_i/LPWM/inst/cnt_reg[3]/C

Slack:                    inf
  Source:                 reset_0
                            (input port)
  Destination:            robot_design_i/LPWM/inst/cnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_robot_design_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.070ns  (logic 1.676ns (18.480%)  route 7.394ns (81.520%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.436ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.436ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  reset_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_0
    V10                  IBUF (Prop_ibuf_I_O)         1.524     1.524 f  reset_0_IBUF_inst/O
                         net (fo=7, routed)           6.146     7.670    robot_design_i/LPWM/inst/rstn
    SLICE_X80Y123        LUT1 (Prop_lut1_I0_O)        0.152     7.822 r  robot_design_i/LPWM/inst/ccr[15]_i_1/O
                         net (fo=24, routed)          1.248     9.070    robot_design_i/LPWM/inst/ccr[15]_i_1_n_0
    SLICE_X86Y120        FDRE                                         r  robot_design_i/LPWM/inst/cnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_robot_design_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    robot_design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  robot_design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    robot_design_i/clk_wiz/inst/clk_in1_robot_design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  robot_design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    robot_design_i/clk_wiz/inst/clk_out1_robot_design_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  robot_design_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=82, routed)          1.585    -1.436    robot_design_i/LPWM/inst/clk
    SLICE_X86Y120        FDRE                                         r  robot_design_i/LPWM/inst/cnt_reg[6]/C

Slack:                    inf
  Source:                 reset_0
                            (input port)
  Destination:            robot_design_i/RPWM/inst/psc_cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_robot_design_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.971ns  (logic 1.648ns (18.372%)  route 7.323ns (81.628%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -1.442ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.442ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  reset_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_0
    V10                  IBUF (Prop_ibuf_I_O)         1.524     1.524 f  reset_0_IBUF_inst/O
                         net (fo=7, routed)           6.104     7.628    robot_design_i/RPWM/inst/rstn
    SLICE_X80Y119        LUT5 (Prop_lut5_I4_O)        0.124     7.752 r  robot_design_i/RPWM/inst/psc_cnt[0]_i_1/O
                         net (fo=16, routed)          1.219     8.971    robot_design_i/RPWM/inst/psc_cnt[0]_i_1_n_0
    SLICE_X78Y114        FDRE                                         r  robot_design_i/RPWM/inst/psc_cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_robot_design_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    robot_design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  robot_design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    robot_design_i/clk_wiz/inst/clk_in1_robot_design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  robot_design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    robot_design_i/clk_wiz/inst/clk_out1_robot_design_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  robot_design_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=82, routed)          1.579    -1.442    robot_design_i/RPWM/inst/clk
    SLICE_X78Y114        FDRE                                         r  robot_design_i/RPWM/inst/psc_cnt_reg[0]/C

Slack:                    inf
  Source:                 reset_0
                            (input port)
  Destination:            robot_design_i/RPWM/inst/psc_cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_robot_design_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.971ns  (logic 1.648ns (18.372%)  route 7.323ns (81.628%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -1.442ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.442ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  reset_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_0
    V10                  IBUF (Prop_ibuf_I_O)         1.524     1.524 f  reset_0_IBUF_inst/O
                         net (fo=7, routed)           6.104     7.628    robot_design_i/RPWM/inst/rstn
    SLICE_X80Y119        LUT5 (Prop_lut5_I4_O)        0.124     7.752 r  robot_design_i/RPWM/inst/psc_cnt[0]_i_1/O
                         net (fo=16, routed)          1.219     8.971    robot_design_i/RPWM/inst/psc_cnt[0]_i_1_n_0
    SLICE_X78Y114        FDRE                                         r  robot_design_i/RPWM/inst/psc_cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_robot_design_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    robot_design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  robot_design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    robot_design_i/clk_wiz/inst/clk_in1_robot_design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  robot_design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    robot_design_i/clk_wiz/inst/clk_out1_robot_design_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  robot_design_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=82, routed)          1.579    -1.442    robot_design_i/RPWM/inst/clk
    SLICE_X78Y114        FDRE                                         r  robot_design_i/RPWM/inst/psc_cnt_reg[1]/C

Slack:                    inf
  Source:                 reset_0
                            (input port)
  Destination:            robot_design_i/RPWM/inst/psc_cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_robot_design_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.971ns  (logic 1.648ns (18.372%)  route 7.323ns (81.628%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -1.442ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.442ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  reset_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_0
    V10                  IBUF (Prop_ibuf_I_O)         1.524     1.524 f  reset_0_IBUF_inst/O
                         net (fo=7, routed)           6.104     7.628    robot_design_i/RPWM/inst/rstn
    SLICE_X80Y119        LUT5 (Prop_lut5_I4_O)        0.124     7.752 r  robot_design_i/RPWM/inst/psc_cnt[0]_i_1/O
                         net (fo=16, routed)          1.219     8.971    robot_design_i/RPWM/inst/psc_cnt[0]_i_1_n_0
    SLICE_X78Y114        FDRE                                         r  robot_design_i/RPWM/inst/psc_cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_robot_design_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    robot_design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  robot_design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    robot_design_i/clk_wiz/inst/clk_in1_robot_design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  robot_design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    robot_design_i/clk_wiz/inst/clk_out1_robot_design_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  robot_design_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=82, routed)          1.579    -1.442    robot_design_i/RPWM/inst/clk
    SLICE_X78Y114        FDRE                                         r  robot_design_i/RPWM/inst/psc_cnt_reg[2]/C

Slack:                    inf
  Source:                 reset_0
                            (input port)
  Destination:            robot_design_i/RPWM/inst/psc_cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_robot_design_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.971ns  (logic 1.648ns (18.372%)  route 7.323ns (81.628%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -1.442ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.442ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  reset_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_0
    V10                  IBUF (Prop_ibuf_I_O)         1.524     1.524 f  reset_0_IBUF_inst/O
                         net (fo=7, routed)           6.104     7.628    robot_design_i/RPWM/inst/rstn
    SLICE_X80Y119        LUT5 (Prop_lut5_I4_O)        0.124     7.752 r  robot_design_i/RPWM/inst/psc_cnt[0]_i_1/O
                         net (fo=16, routed)          1.219     8.971    robot_design_i/RPWM/inst/psc_cnt[0]_i_1_n_0
    SLICE_X78Y114        FDRE                                         r  robot_design_i/RPWM/inst/psc_cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_robot_design_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    robot_design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  robot_design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    robot_design_i/clk_wiz/inst/clk_in1_robot_design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  robot_design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    robot_design_i/clk_wiz/inst/clk_out1_robot_design_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  robot_design_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=82, routed)          1.579    -1.442    robot_design_i/RPWM/inst/clk
    SLICE_X78Y114        FDRE                                         r  robot_design_i/RPWM/inst/psc_cnt_reg[3]/C

Slack:                    inf
  Source:                 reset_0
                            (input port)
  Destination:            robot_design_i/LPWM/inst/cnt_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_robot_design_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.925ns  (logic 1.676ns (18.781%)  route 7.248ns (81.219%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.439ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.439ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  reset_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_0
    V10                  IBUF (Prop_ibuf_I_O)         1.524     1.524 f  reset_0_IBUF_inst/O
                         net (fo=7, routed)           6.146     7.670    robot_design_i/LPWM/inst/rstn
    SLICE_X80Y123        LUT1 (Prop_lut1_I0_O)        0.152     7.822 r  robot_design_i/LPWM/inst/ccr[15]_i_1/O
                         net (fo=24, routed)          1.102     8.925    robot_design_i/LPWM/inst/ccr[15]_i_1_n_0
    SLICE_X87Y122        FDRE                                         r  robot_design_i/LPWM/inst/cnt_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_robot_design_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    robot_design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  robot_design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    robot_design_i/clk_wiz/inst/clk_in1_robot_design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  robot_design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    robot_design_i/clk_wiz/inst/clk_out1_robot_design_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  robot_design_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=82, routed)          1.582    -1.439    robot_design_i/LPWM/inst/clk
    SLICE_X87Y122        FDRE                                         r  robot_design_i/LPWM/inst/cnt_reg[10]/C

Slack:                    inf
  Source:                 reset_0
                            (input port)
  Destination:            robot_design_i/LPWM/inst/cnt_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_robot_design_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.925ns  (logic 1.676ns (18.781%)  route 7.248ns (81.219%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.439ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.439ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  reset_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_0
    V10                  IBUF (Prop_ibuf_I_O)         1.524     1.524 f  reset_0_IBUF_inst/O
                         net (fo=7, routed)           6.146     7.670    robot_design_i/LPWM/inst/rstn
    SLICE_X80Y123        LUT1 (Prop_lut1_I0_O)        0.152     7.822 r  robot_design_i/LPWM/inst/ccr[15]_i_1/O
                         net (fo=24, routed)          1.102     8.925    robot_design_i/LPWM/inst/ccr[15]_i_1_n_0
    SLICE_X87Y122        FDRE                                         r  robot_design_i/LPWM/inst/cnt_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_robot_design_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    robot_design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  robot_design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    robot_design_i/clk_wiz/inst/clk_in1_robot_design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  robot_design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    robot_design_i/clk_wiz/inst/clk_out1_robot_design_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  robot_design_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=82, routed)          1.582    -1.439    robot_design_i/LPWM/inst/clk
    SLICE_X87Y122        FDRE                                         r  robot_design_i/LPWM/inst/cnt_reg[11]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Sensors[2]
                            (input port)
  Destination:            robot_design_i/LPWM/inst/ccr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_robot_design_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.243ns  (logic 0.374ns (30.059%)  route 0.870ns (69.941%))
  Logic Levels:           3  (IBUF=1 LUT4=2)
  Clock Path Skew:        -0.816ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J3                                                0.000     0.000 f  Sensors[2] (IN)
                         net (fo=0)                   0.000     0.000    Sensors[2]
    J3                   IBUF (Prop_ibuf_I_O)         0.222     0.222 f  Sensors_IBUF[2]_inst/O
                         net (fo=7, routed)           0.710     0.932    robot_design_i/robotControl_0/inst/sensors[2]
    SLICE_X82Y123        LUT4 (Prop_lut4_I2_O)        0.042     0.974 r  robot_design_i/robotControl_0/inst/dutyLeft[5]_INST_0/O
                         net (fo=1, routed)           0.159     1.133    robot_design_i/LPWM/inst/duty[5]
    SLICE_X83Y123        LUT4 (Prop_lut4_I0_O)        0.110     1.243 r  robot_design_i/LPWM/inst/ccr[5]_i_1/O
                         net (fo=1, routed)           0.000     1.243    robot_design_i/LPWM/inst/p_1_in[5]
    SLICE_X83Y123        FDRE                                         r  robot_design_i/LPWM/inst/ccr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_robot_design_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    robot_design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  robot_design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    robot_design_i/clk_wiz/inst/clk_in1_robot_design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  robot_design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    robot_design_i/clk_wiz/inst/clk_out1_robot_design_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  robot_design_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=82, routed)          0.856    -0.816    robot_design_i/LPWM/inst/clk
    SLICE_X83Y123        FDRE                                         r  robot_design_i/LPWM/inst/ccr_reg[5]/C

Slack:                    inf
  Source:                 Sensors[1]
                            (input port)
  Destination:            robot_design_i/LPWM/inst/ccr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_robot_design_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.257ns  (logic 0.391ns (31.072%)  route 0.867ns (68.928%))
  Logic Levels:           3  (IBUF=1 LUT4=2)
  Clock Path Skew:        -0.814ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J4                                                0.000     0.000 r  Sensors[1] (IN)
                         net (fo=0)                   0.000     0.000    Sensors[1]
    J4                   IBUF (Prop_ibuf_I_O)         0.230     0.230 r  Sensors_IBUF[1]_inst/O
                         net (fo=8, routed)           0.590     0.820    robot_design_i/robotControl_0/inst/sensors[1]
    SLICE_X82Y123        LUT4 (Prop_lut4_I3_O)        0.049     0.869 r  robot_design_i/robotControl_0/inst/dutyLeft[3]_INST_0/O
                         net (fo=1, routed)           0.277     1.145    robot_design_i/LPWM/inst/duty[3]
    SLICE_X84Y122        LUT4 (Prop_lut4_I0_O)        0.112     1.257 r  robot_design_i/LPWM/inst/ccr[3]_i_1/O
                         net (fo=1, routed)           0.000     1.257    robot_design_i/LPWM/inst/p_1_in[3]
    SLICE_X84Y122        FDRE                                         r  robot_design_i/LPWM/inst/ccr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_robot_design_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    robot_design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  robot_design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    robot_design_i/clk_wiz/inst/clk_in1_robot_design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  robot_design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    robot_design_i/clk_wiz/inst/clk_out1_robot_design_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  robot_design_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=82, routed)          0.859    -0.814    robot_design_i/LPWM/inst/clk
    SLICE_X84Y122        FDRE                                         r  robot_design_i/LPWM/inst/ccr_reg[3]/C

Slack:                    inf
  Source:                 Sensors[1]
                            (input port)
  Destination:            robot_design_i/LPWM/inst/ccr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_robot_design_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.322ns  (logic 0.320ns (24.187%)  route 1.002ns (75.813%))
  Logic Levels:           3  (IBUF=1 LUT4=2)
  Clock Path Skew:        -0.814ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J4                                                0.000     0.000 f  Sensors[1] (IN)
                         net (fo=0)                   0.000     0.000    Sensors[1]
    J4                   IBUF (Prop_ibuf_I_O)         0.230     0.230 f  Sensors_IBUF[1]_inst/O
                         net (fo=8, routed)           0.589     0.819    robot_design_i/robotControl_0/inst/sensors[1]
    SLICE_X82Y123        LUT4 (Prop_lut4_I1_O)        0.045     0.864 r  robot_design_i/robotControl_0/inst/dutyLeft[6]_INST_0/O
                         net (fo=1, routed)           0.413     1.277    robot_design_i/LPWM/inst/duty[6]
    SLICE_X83Y122        LUT4 (Prop_lut4_I0_O)        0.045     1.322 r  robot_design_i/LPWM/inst/ccr[6]_i_1/O
                         net (fo=1, routed)           0.000     1.322    robot_design_i/LPWM/inst/p_1_in[6]
    SLICE_X83Y122        FDRE                                         r  robot_design_i/LPWM/inst/ccr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_robot_design_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    robot_design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  robot_design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    robot_design_i/clk_wiz/inst/clk_in1_robot_design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  robot_design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    robot_design_i/clk_wiz/inst/clk_out1_robot_design_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  robot_design_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=82, routed)          0.859    -0.814    robot_design_i/LPWM/inst/clk
    SLICE_X83Y122        FDRE                                         r  robot_design_i/LPWM/inst/ccr_reg[6]/C

Slack:                    inf
  Source:                 Sensors[0]
                            (input port)
  Destination:            robot_design_i/LPWM/inst/ccr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_robot_design_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.332ns  (logic 0.346ns (26.005%)  route 0.986ns (73.995%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.814ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E7                                                0.000     0.000 r  Sensors[0] (IN)
                         net (fo=0)                   0.000     0.000    Sensors[0]
    E7                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  Sensors_IBUF[0]_inst/O
                         net (fo=9, routed)           0.718     0.974    robot_design_i/robotControl_0/inst/sensors[0]
    SLICE_X82Y124        LUT3 (Prop_lut3_I2_O)        0.045     1.019 r  robot_design_i/robotControl_0/inst/dutyLeft[2]_INST_0/O
                         net (fo=2, routed)           0.268     1.287    robot_design_i/LPWM/inst/duty[7]
    SLICE_X83Y122        LUT4 (Prop_lut4_I0_O)        0.045     1.332 r  robot_design_i/LPWM/inst/ccr[7]_i_1/O
                         net (fo=1, routed)           0.000     1.332    robot_design_i/LPWM/inst/p_1_in[7]
    SLICE_X83Y122        FDRE                                         r  robot_design_i/LPWM/inst/ccr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_robot_design_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    robot_design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  robot_design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    robot_design_i/clk_wiz/inst/clk_in1_robot_design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  robot_design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    robot_design_i/clk_wiz/inst/clk_out1_robot_design_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  robot_design_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=82, routed)          0.859    -0.814    robot_design_i/LPWM/inst/clk
    SLICE_X83Y122        FDRE                                         r  robot_design_i/LPWM/inst/ccr_reg[7]/C

Slack:                    inf
  Source:                 Sensors[0]
                            (input port)
  Destination:            robot_design_i/LPWM/inst/ccr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_robot_design_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.333ns  (logic 0.346ns (25.986%)  route 0.987ns (74.014%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.814ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E7                                                0.000     0.000 r  Sensors[0] (IN)
                         net (fo=0)                   0.000     0.000    Sensors[0]
    E7                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  Sensors_IBUF[0]_inst/O
                         net (fo=9, routed)           0.718     0.974    robot_design_i/robotControl_0/inst/sensors[0]
    SLICE_X82Y124        LUT3 (Prop_lut3_I2_O)        0.045     1.019 r  robot_design_i/robotControl_0/inst/dutyLeft[2]_INST_0/O
                         net (fo=2, routed)           0.269     1.288    robot_design_i/LPWM/inst/duty[2]
    SLICE_X83Y122        LUT4 (Prop_lut4_I0_O)        0.045     1.333 r  robot_design_i/LPWM/inst/ccr[2]_i_1/O
                         net (fo=1, routed)           0.000     1.333    robot_design_i/LPWM/inst/p_1_in[2]
    SLICE_X83Y122        FDRE                                         r  robot_design_i/LPWM/inst/ccr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_robot_design_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    robot_design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  robot_design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    robot_design_i/clk_wiz/inst/clk_in1_robot_design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  robot_design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    robot_design_i/clk_wiz/inst/clk_out1_robot_design_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  robot_design_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=82, routed)          0.859    -0.814    robot_design_i/LPWM/inst/clk
    SLICE_X83Y122        FDRE                                         r  robot_design_i/LPWM/inst/ccr_reg[2]/C

Slack:                    inf
  Source:                 Sensors[2]
                            (input port)
  Destination:            robot_design_i/LPWM/inst/ccr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_robot_design_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.355ns  (logic 0.312ns (23.005%)  route 1.043ns (76.995%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.814ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J3                                                0.000     0.000 f  Sensors[2] (IN)
                         net (fo=0)                   0.000     0.000    Sensors[2]
    J3                   IBUF (Prop_ibuf_I_O)         0.222     0.222 f  Sensors_IBUF[2]_inst/O
                         net (fo=7, routed)           0.758     0.980    robot_design_i/robotControl_0/inst/sensors[2]
    SLICE_X82Y123        LUT3 (Prop_lut3_I0_O)        0.045     1.025 r  robot_design_i/robotControl_0/inst/dutyRight[4]_INST_0/O
                         net (fo=2, routed)           0.285     1.310    robot_design_i/LPWM/inst/duty[4]
    SLICE_X83Y122        LUT4 (Prop_lut4_I0_O)        0.045     1.355 r  robot_design_i/LPWM/inst/ccr[4]_i_1/O
                         net (fo=1, routed)           0.000     1.355    robot_design_i/LPWM/inst/p_1_in[4]
    SLICE_X83Y122        FDRE                                         r  robot_design_i/LPWM/inst/ccr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_robot_design_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    robot_design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  robot_design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    robot_design_i/clk_wiz/inst/clk_in1_robot_design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  robot_design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    robot_design_i/clk_wiz/inst/clk_out1_robot_design_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  robot_design_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=82, routed)          0.859    -0.814    robot_design_i/LPWM/inst/clk
    SLICE_X83Y122        FDRE                                         r  robot_design_i/LPWM/inst/ccr_reg[4]/C

Slack:                    inf
  Source:                 Sensors[0]
                            (input port)
  Destination:            robot_design_i/RPWM/inst/ccr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_robot_design_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.362ns  (logic 0.346ns (25.434%)  route 1.016ns (74.566%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.823ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E7                                                0.000     0.000 r  Sensors[0] (IN)
                         net (fo=0)                   0.000     0.000    Sensors[0]
    E7                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  Sensors_IBUF[0]_inst/O
                         net (fo=9, routed)           0.729     0.985    robot_design_i/robotControl_0/inst/sensors[0]
    SLICE_X82Y124        LUT3 (Prop_lut3_I0_O)        0.045     1.030 r  robot_design_i/robotControl_0/inst/dutyRight[6]_INST_0/O
                         net (fo=1, routed)           0.287     1.317    robot_design_i/RPWM/inst/duty[6]
    SLICE_X78Y124        LUT4 (Prop_lut4_I0_O)        0.045     1.362 r  robot_design_i/RPWM/inst/ccr[6]_i_1/O
                         net (fo=1, routed)           0.000     1.362    robot_design_i/RPWM/inst/p_1_in[6]
    SLICE_X78Y124        FDRE                                         r  robot_design_i/RPWM/inst/ccr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_robot_design_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    robot_design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  robot_design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    robot_design_i/clk_wiz/inst/clk_in1_robot_design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  robot_design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    robot_design_i/clk_wiz/inst/clk_out1_robot_design_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  robot_design_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=82, routed)          0.850    -0.823    robot_design_i/RPWM/inst/clk
    SLICE_X78Y124        FDRE                                         r  robot_design_i/RPWM/inst/ccr_reg[6]/C

Slack:                    inf
  Source:                 Sensors[2]
                            (input port)
  Destination:            robot_design_i/RPWM/inst/ccr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_robot_design_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.386ns  (logic 0.312ns (22.486%)  route 1.075ns (77.514%))
  Logic Levels:           3  (IBUF=1 LUT4=2)
  Clock Path Skew:        -0.823ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J3                                                0.000     0.000 f  Sensors[2] (IN)
                         net (fo=0)                   0.000     0.000    Sensors[2]
    J3                   IBUF (Prop_ibuf_I_O)         0.222     0.222 f  Sensors_IBUF[2]_inst/O
                         net (fo=7, routed)           0.710     0.932    robot_design_i/robotControl_0/inst/sensors[2]
    SLICE_X82Y123        LUT4 (Prop_lut4_I0_O)        0.045     0.977 r  robot_design_i/robotControl_0/inst/dutyRight[5]_INST_0/O
                         net (fo=1, routed)           0.364     1.341    robot_design_i/RPWM/inst/duty[5]
    SLICE_X79Y124        LUT4 (Prop_lut4_I0_O)        0.045     1.386 r  robot_design_i/RPWM/inst/ccr[5]_i_1/O
                         net (fo=1, routed)           0.000     1.386    robot_design_i/RPWM/inst/p_1_in[5]
    SLICE_X79Y124        FDRE                                         r  robot_design_i/RPWM/inst/ccr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_robot_design_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    robot_design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  robot_design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    robot_design_i/clk_wiz/inst/clk_in1_robot_design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  robot_design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    robot_design_i/clk_wiz/inst/clk_out1_robot_design_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  robot_design_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=82, routed)          0.850    -0.823    robot_design_i/RPWM/inst/clk
    SLICE_X79Y124        FDRE                                         r  robot_design_i/RPWM/inst/ccr_reg[5]/C

Slack:                    inf
  Source:                 Sensors[1]
                            (input port)
  Destination:            robot_design_i/RPWM/inst/ccr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_robot_design_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.409ns  (logic 0.385ns (27.313%)  route 1.024ns (72.687%))
  Logic Levels:           3  (IBUF=1 LUT4=2)
  Clock Path Skew:        -0.822ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J4                                                0.000     0.000 r  Sensors[1] (IN)
                         net (fo=0)                   0.000     0.000    Sensors[1]
    J4                   IBUF (Prop_ibuf_I_O)         0.230     0.230 r  Sensors_IBUF[1]_inst/O
                         net (fo=8, routed)           0.589     0.819    robot_design_i/robotControl_0/inst/sensors[1]
    SLICE_X82Y123        LUT4 (Prop_lut4_I0_O)        0.048     0.867 r  robot_design_i/robotControl_0/inst/dutyRight[2]_INST_0/O
                         net (fo=2, routed)           0.435     1.302    robot_design_i/RPWM/inst/duty[7]
    SLICE_X79Y123        LUT4 (Prop_lut4_I0_O)        0.107     1.409 r  robot_design_i/RPWM/inst/ccr[7]_i_1/O
                         net (fo=1, routed)           0.000     1.409    robot_design_i/RPWM/inst/p_1_in[7]
    SLICE_X79Y123        FDRE                                         r  robot_design_i/RPWM/inst/ccr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_robot_design_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    robot_design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  robot_design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    robot_design_i/clk_wiz/inst/clk_in1_robot_design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  robot_design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    robot_design_i/clk_wiz/inst/clk_out1_robot_design_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  robot_design_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=82, routed)          0.850    -0.822    robot_design_i/RPWM/inst/clk
    SLICE_X79Y123        FDRE                                         r  robot_design_i/RPWM/inst/ccr_reg[7]/C

Slack:                    inf
  Source:                 Sensors[2]
                            (input port)
  Destination:            robot_design_i/RPWM/inst/ccr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_robot_design_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.447ns  (logic 0.312ns (21.540%)  route 1.136ns (78.460%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.820ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J3                                                0.000     0.000 f  Sensors[2] (IN)
                         net (fo=0)                   0.000     0.000    Sensors[2]
    J3                   IBUF (Prop_ibuf_I_O)         0.222     0.222 f  Sensors_IBUF[2]_inst/O
                         net (fo=7, routed)           0.758     0.980    robot_design_i/robotControl_0/inst/sensors[2]
    SLICE_X82Y123        LUT3 (Prop_lut3_I0_O)        0.045     1.025 r  robot_design_i/robotControl_0/inst/dutyRight[4]_INST_0/O
                         net (fo=2, routed)           0.377     1.402    robot_design_i/RPWM/inst/duty[4]
    SLICE_X81Y123        LUT4 (Prop_lut4_I0_O)        0.045     1.447 r  robot_design_i/RPWM/inst/ccr[4]_i_1/O
                         net (fo=1, routed)           0.000     1.447    robot_design_i/RPWM/inst/p_1_in[4]
    SLICE_X81Y123        FDRE                                         r  robot_design_i/RPWM/inst/ccr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_robot_design_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    robot_design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  robot_design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    robot_design_i/clk_wiz/inst/clk_in1_robot_design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  robot_design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    robot_design_i/clk_wiz/inst/clk_out1_robot_design_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  robot_design_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=82, routed)          0.852    -0.820    robot_design_i/RPWM/inst/clk
    SLICE_X81Y123        FDRE                                         r  robot_design_i/RPWM/inst/ccr_reg[4]/C





