// Verilog netlist produced by program LSE :  version Radiant Software (64-bit) 2024.2.0.3.0
// Netlist written on Sun Sep  7 23:21:05 2025
// Source file index table: 
// Object locations will have the form @<file_index>(<first_ line>[<left_column>],<last_line>[<right_column>])
// file 0 "c:/users/mkan/documents/github/e155-lab2/lab2/source/impl_1/counter.sv"
// file 1 "c:/users/mkan/documents/github/e155-lab2/lab2/source/impl_1/demux.sv"
// file 2 "c:/users/mkan/documents/github/e155-lab2/lab2/source/impl_1/lab2_mk_top.sv"
// file 3 "c:/users/mkan/documents/github/e155-lab2/lab2/source/impl_1/mux.sv"
// file 4 "c:/users/mkan/documents/github/e155-lab2/lab2/source/impl_1/seven_segment_display.sv"
// file 5 "c:/users/mkan/documents/github/e155-lab2/lab2/source/impl_1/seven_segment_display_testbench.sv"
// file 6 "c:/lscc/radiant/2024.2/ip/pmi/pmi_ice40up.v"
// file 7 "c:/lscc/radiant/2024.2/ip/pmi/pmi_ice40up.vhd"
// file 8 "c:/lscc/radiant/2024.2/cae_library/simulation/verilog/ice40up/ccu2_b.v"
// file 9 "c:/lscc/radiant/2024.2/cae_library/simulation/verilog/ice40up/fd1p3bz.v"
// file 10 "c:/lscc/radiant/2024.2/cae_library/simulation/verilog/ice40up/fd1p3dz.v"
// file 11 "c:/lscc/radiant/2024.2/cae_library/simulation/verilog/ice40up/fd1p3iz.v"
// file 12 "c:/lscc/radiant/2024.2/cae_library/simulation/verilog/ice40up/fd1p3jz.v"
// file 13 "c:/lscc/radiant/2024.2/cae_library/simulation/verilog/ice40up/hsosc.v"
// file 14 "c:/lscc/radiant/2024.2/cae_library/simulation/verilog/ice40up/hsosc1p8v.v"
// file 15 "c:/lscc/radiant/2024.2/cae_library/simulation/verilog/ice40up/ib.v"
// file 16 "c:/lscc/radiant/2024.2/cae_library/simulation/verilog/ice40up/ifd1p3az.v"
// file 17 "c:/lscc/radiant/2024.2/cae_library/simulation/verilog/ice40up/lsosc.v"
// file 18 "c:/lscc/radiant/2024.2/cae_library/simulation/verilog/ice40up/lsosc1p8v.v"
// file 19 "c:/lscc/radiant/2024.2/cae_library/simulation/verilog/ice40up/ob.v"
// file 20 "c:/lscc/radiant/2024.2/cae_library/simulation/verilog/ice40up/obz_b.v"
// file 21 "c:/lscc/radiant/2024.2/cae_library/simulation/verilog/ice40up/ofd1p3az.v"
// file 22 "c:/lscc/radiant/2024.2/cae_library/simulation/verilog/ice40up/pdp4k.v"
// file 23 "c:/lscc/radiant/2024.2/cae_library/simulation/verilog/ice40up/rgb.v"
// file 24 "c:/lscc/radiant/2024.2/cae_library/simulation/verilog/ice40up/rgb1p8v.v"
// file 25 "c:/lscc/radiant/2024.2/cae_library/simulation/verilog/ice40up/sp256k.v"
// file 26 "c:/lscc/radiant/2024.2/cae_library/simulation/verilog/ice40up/legacy.v"
// file 27 "c:/lscc/radiant/2024.2/ip/common/adder/rtl/lscc_adder.v"
// file 28 "c:/lscc/radiant/2024.2/ip/common/adder_subtractor/rtl/lscc_add_sub.v"
// file 29 "c:/lscc/radiant/2024.2/ip/common/complex_mult/rtl/lscc_complex_mult.v"
// file 30 "c:/lscc/radiant/2024.2/ip/common/counter/rtl/lscc_cntr.v"
// file 31 "c:/lscc/radiant/2024.2/ip/common/fifo/rtl/lscc_fifo.v"
// file 32 "c:/lscc/radiant/2024.2/ip/common/fifo_dc/rtl/lscc_fifo_dc.v"
// file 33 "c:/lscc/radiant/2024.2/ip/common/mult_accumulate/rtl/lscc_mult_accumulate.v"
// file 34 "c:/lscc/radiant/2024.2/ip/common/mult_add_sub/rtl/lscc_mult_add_sub.v"
// file 35 "c:/lscc/radiant/2024.2/ip/common/mult_add_sub_sum/rtl/lscc_mult_add_sub_sum.v"
// file 36 "c:/lscc/radiant/2024.2/ip/common/multiplier/rtl/lscc_multiplier.v"
// file 37 "c:/lscc/radiant/2024.2/ip/common/ram_dp/rtl/lscc_ram_dp.v"
// file 38 "c:/lscc/radiant/2024.2/ip/common/ram_dq/rtl/lscc_ram_dq.v"
// file 39 "c:/lscc/radiant/2024.2/ip/common/rom/rtl/lscc_rom.v"
// file 40 "c:/lscc/radiant/2024.2/ip/common/subtractor/rtl/lscc_subtractor.v"
// file 41 "c:/lscc/radiant/2024.2/ip/pmi/pmi_add.v"
// file 42 "c:/lscc/radiant/2024.2/ip/pmi/pmi_addsub.v"
// file 43 "c:/lscc/radiant/2024.2/ip/pmi/pmi_complex_mult.v"
// file 44 "c:/lscc/radiant/2024.2/ip/pmi/pmi_counter.v"
// file 45 "c:/lscc/radiant/2024.2/ip/pmi/pmi_dsp.v"
// file 46 "c:/lscc/radiant/2024.2/ip/pmi/pmi_fifo.v"
// file 47 "c:/lscc/radiant/2024.2/ip/pmi/pmi_fifo_dc.v"
// file 48 "c:/lscc/radiant/2024.2/ip/pmi/pmi_mac.v"
// file 49 "c:/lscc/radiant/2024.2/ip/pmi/pmi_mult.v"
// file 50 "c:/lscc/radiant/2024.2/ip/pmi/pmi_multaddsub.v"
// file 51 "c:/lscc/radiant/2024.2/ip/pmi/pmi_multaddsubsum.v"
// file 52 "c:/lscc/radiant/2024.2/ip/pmi/pmi_ram_dp.v"
// file 53 "c:/lscc/radiant/2024.2/ip/pmi/pmi_ram_dp_be.v"
// file 54 "c:/lscc/radiant/2024.2/ip/pmi/pmi_ram_dq.v"
// file 55 "c:/lscc/radiant/2024.2/ip/pmi/pmi_ram_dq_be.v"
// file 56 "c:/lscc/radiant/2024.2/ip/pmi/pmi_rom.v"
// file 57 "c:/lscc/radiant/2024.2/ip/pmi/pmi_sub.v"

//
// Verilog Description of module lab2_mk_top
//

module lab2_mk_top (input [3:0]s0, input [3:0]s1, output [4:0]led, output [6:0]seg0, 
            output [6:0]seg1, output anode0, output anode1);
    
    wire GND_net;
    wire VCC_net;
    wire s0_c_3;
    wire s0_c_2;
    wire s0_c_1;
    wire s0_c_0;
    wire s1_c_3;
    wire s1_c_2;
    wire s1_c_1;
    wire s1_c_0;
    wire led_c_4;
    wire led_c_3;
    wire led_c_2;
    wire led_c_1;
    wire led_c_0;
    wire seg0_c_6;
    wire seg0_c_3;
    wire seg0_c_2;
    wire seg0_c_1;
    wire seg1_c_6;
    wire seg1_c_3;
    wire seg1_c_2;
    wire seg1_c_1;
    wire anode1_c_N_9;
    wire anode1_c;
    (* is_clock=1, lineinfo="@2(26[50],26[53])" *) wire clk;
    
    wire led_c_3_N_4, led_c_2_N_6;
    
    VHI i2 (.Z(VCC_net));
    (* syn_instantiated=1 *) HSOSC hf_osc (.CLKHFPU(VCC_net), .CLKHFEN(VCC_net), 
            .CLKHF(clk));
    defparam hf_osc.CLKHF_DIV = "0b01";
    (* lut_function="(A (B+(C))+!A (B (C)))", lineinfo="@2(43[15],43[22])" *) LUT4 led_c_4_I_0_3_lut (.A(s0_c_3), 
            .B(s1_c_3), .C(led_c_3_N_4), .Z(led_c_4));
    defparam led_c_4_I_0_3_lut.INIT = "0xe8e8";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=6, LSE_RCOL=33, LSE_LLINE=36, LSE_RLINE=36, lineinfo="@2(36[6],36[33])" *) mux mux0 (s1_c_0, 
            anode1_c, seg1_c_1, seg1_c_6, seg1_c_3, seg1_c_2);
    (* lut_function="(A (B+(C))+!A (B (C)))", lineinfo="@2(43[15],43[22])" *) LUT4 i31_3_lut (.A(s0_c_2), 
            .B(s1_c_2), .C(led_c_2_N_6), .Z(led_c_3_N_4));
    defparam i31_3_lut.INIT = "0xe8e8";
    (* lineinfo="@2(17[24],17[26])" *) IB \s1_pad[0]  (.I(s1[0]), .O(s1_c_0));
    (* lineinfo="@2(17[24],17[26])" *) IB \s1_pad[1]  (.I(s1[1]), .O(s1_c_1));
    (* lineinfo="@2(17[24],17[26])" *) IB \s1_pad[2]  (.I(s1[2]), .O(s1_c_2));
    (* lineinfo="@2(17[24],17[26])" *) IB \s1_pad[3]  (.I(s1[3]), .O(s1_c_3));
    (* lineinfo="@2(17[20],17[22])" *) IB \s0_pad[0]  (.I(s0[0]), .O(s0_c_0));
    (* lineinfo="@2(17[20],17[22])" *) IB \s0_pad[1]  (.I(s0[1]), .O(s0_c_1));
    (* lineinfo="@2(17[20],17[22])" *) IB \s0_pad[2]  (.I(s0[2]), .O(s0_c_2));
    (* lineinfo="@2(17[20],17[22])" *) IB \s0_pad[3]  (.I(s0[3]), .O(s0_c_3));
    (* lineinfo="@2(20[23],20[29])" *) OB anode1_pad (.I(anode1_c), .O(anode1));
    (* lineinfo="@2(20[15],20[21])" *) OB anode0_pad (.I(anode1_c_N_9), .O(anode0));
    (* lineinfo="@2(19[27],19[31])" *) OB \seg1_pad[0]  (.I(VCC_net), .O(seg1[0]));
    (* lineinfo="@2(19[27],19[31])" *) OB \seg1_pad[1]  (.I(seg1_c_1), .O(seg1[1]));
    (* lineinfo="@2(19[27],19[31])" *) OB \seg1_pad[2]  (.I(seg1_c_2), .O(seg1[2]));
    (* lineinfo="@2(19[27],19[31])" *) OB \seg1_pad[3]  (.I(seg1_c_3), .O(seg1[3]));
    (* lineinfo="@2(19[27],19[31])" *) OB \seg1_pad[4]  (.I(GND_net), .O(seg1[4]));
    (* lineinfo="@2(19[27],19[31])" *) OB \seg1_pad[5]  (.I(GND_net), .O(seg1[5]));
    (* lineinfo="@2(19[27],19[31])" *) OB \seg1_pad[6]  (.I(seg1_c_6), .O(seg1[6]));
    (* lineinfo="@2(19[21],19[25])" *) OB \seg0_pad[0]  (.I(VCC_net), .O(seg0[0]));
    (* lineinfo="@2(19[21],19[25])" *) OB \seg0_pad[1]  (.I(seg0_c_1), .O(seg0[1]));
    (* lineinfo="@2(19[21],19[25])" *) OB \seg0_pad[2]  (.I(seg0_c_2), .O(seg0[2]));
    (* lineinfo="@2(19[21],19[25])" *) OB \seg0_pad[3]  (.I(seg0_c_3), .O(seg0[3]));
    (* lineinfo="@2(19[21],19[25])" *) OB \seg0_pad[4]  (.I(GND_net), .O(seg0[4]));
    (* lineinfo="@2(19[21],19[25])" *) OB \seg0_pad[5]  (.I(GND_net), .O(seg0[5]));
    (* lineinfo="@2(19[21],19[25])" *) OB \seg0_pad[6]  (.I(seg0_c_6), .O(seg0[6]));
    (* lineinfo="@2(18[21],18[24])" *) OB \led_pad[0]  (.I(led_c_0), .O(led[0]));
    (* lineinfo="@2(18[21],18[24])" *) OB \led_pad[1]  (.I(led_c_1), .O(led[1]));
    (* lineinfo="@2(18[21],18[24])" *) OB \led_pad[2]  (.I(led_c_2), .O(led[2]));
    (* lineinfo="@2(18[21],18[24])" *) OB \led_pad[3]  (.I(led_c_3), .O(led[3]));
    (* lineinfo="@2(18[21],18[24])" *) OB \led_pad[4]  (.I(led_c_4), .O(led[4]));
    (* lut_function="(A (B (C)+!B !(C))+!A !(B (C)+!B !(C)))", lineinfo="@2(43[15],43[22])" *) LUT4 i2_3_lut (.A(led_c_3_N_4), 
            .B(s1_c_3), .C(s0_c_3), .Z(led_c_3));
    defparam i2_3_lut.INIT = "0x9696";
    (* lut_function="(A (B (C)+!B !(C))+!A !(B (C)+!B !(C)))", lineinfo="@2(43[15],43[22])" *) LUT4 i2_3_lut_adj_1 (.A(led_c_2_N_6), 
            .B(s1_c_2), .C(s0_c_2), .Z(led_c_2));
    defparam i2_3_lut_adj_1.INIT = "0x9696";
    (* lut_function="(!(A (B)+!A !(B)))", lineinfo="@2(43[15],43[22])" *) LUT4 s0_c_0_I_0_2_2_lut (.A(s0_c_0), 
            .B(s1_c_0), .Z(led_c_0));
    defparam s0_c_0_I_0_2_2_lut.INIT = "0x6666";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=10, LSE_RCOL=29, LSE_LLINE=29, LSE_RLINE=29, lineinfo="@2(29[10],29[29])" *) counter count (clk, 
            anode1_c);
    (* lut_function="(A (B (C (D)+!C !(D))+!B !(C (D)+!C !(D)))+!A !(C (D)+!C !(D)))", lineinfo="@2(43[15],43[22])" *) LUT4 i2_3_lut_4_lut (.A(s0_c_0), 
            .B(s1_c_0), .C(s0_c_1), .D(s1_c_1), .Z(led_c_1));
    defparam i2_3_lut_4_lut.INIT = "0x8778";
    (* lut_function="(A (B (C+(D))+!B (C (D)))+!A (C (D)))", lineinfo="@2(43[15],43[22])" *) LUT4 i24_3_lut_4_lut (.A(s0_c_0), 
            .B(s1_c_0), .C(s1_c_1), .D(s0_c_1), .Z(led_c_2_N_6));
    defparam i24_3_lut_4_lut.INIT = "0xf880";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=8, LSE_RCOL=44, LSE_LLINE=40, LSE_RLINE=40, lineinfo="@2(40[8],40[44])" *) demux demux0 (s0_c_0, 
            seg0_c_1, anode1_c, seg0_c_2, seg0_c_3, seg0_c_6, anode1_c_N_9);
    VLO i1 (.Z(GND_net));
    
endmodule

//
// Verilog Description of module mux
//

module mux (input s1_c_0, input anode1_c, output seg1_c_1, output seg1_c_6, 
            output seg1_c_3, output seg1_c_2);
    
    
    (* lut_function="(A (B+(C))+!A !(B+!(C)))", lineinfo="@3(20[3],21[19])" *) LUT4 i115_3_lut_3_lut (.A(s1_c_0), 
            .B(anode1_c), .C(seg1_c_1), .Z(seg1_c_1));
    defparam i115_3_lut_3_lut.INIT = "0xb8b8";
    (* lut_function="(A (B+(C))+!A !(B+!(C)))", lineinfo="@3(20[3],21[19])" *) LUT4 i121_3_lut_3_lut (.A(s1_c_0), 
            .B(anode1_c), .C(seg1_c_6), .Z(seg1_c_6));
    defparam i121_3_lut_3_lut.INIT = "0xb8b8";
    (* lut_function="(A (B+(C))+!A !(B+!(C)))", lineinfo="@3(20[3],21[19])" *) LUT4 i119_3_lut_3_lut (.A(s1_c_0), 
            .B(anode1_c), .C(seg1_c_3), .Z(seg1_c_3));
    defparam i119_3_lut_3_lut.INIT = "0xb8b8";
    (* lut_function="(A (B+(C))+!A !(B+!(C)))", lineinfo="@3(20[3],21[19])" *) LUT4 i117_3_lut_3_lut (.A(s1_c_0), 
            .B(anode1_c), .C(seg1_c_2), .Z(seg1_c_2));
    defparam i117_3_lut_3_lut.INIT = "0xb8b8";
    
endmodule

//
// Verilog Description of module counter
//

module counter (input clk, output anode1_c);
    
    (* is_clock=1, lineinfo="@2(26[50],26[53])" *) wire clk;
    wire [23:0]anode1_c_N_10;
    
    wire n17, n15, n342, n907, GND_net, n11, n10, n344, n14, 
        n13, n12, n18, n24, n340, n904, n19, n20, n21, n22, 
        n23, n2, n338, n901, n336, n898, n16, n334, n895, 
        n352, n922, n332, n892, n350, n919, n3, n330, n889, 
        n348, n916, n5, n4, n886, VCC_net, n346, n913, n7, 
        n6, n8, n9, n910;
    
    (* syn_use_carry_chain=1, lineinfo="@0(17[14],17[29])" *) FD1P3XZ counter_9__i10 (.D(anode1_c_N_10[9]), 
            .SP(VCC_net), .CK(clk), .SR(GND_net), .Q(n15));
    defparam counter_9__i10.REGSET = "RESET";
    defparam counter_9__i10.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(17[14],17[29])" *) FD1P3XZ counter_9__i11 (.D(anode1_c_N_10[10]), 
            .SP(VCC_net), .CK(clk), .SR(GND_net), .Q(n14));
    defparam counter_9__i11.REGSET = "RESET";
    defparam counter_9__i11.SRMODE = "CE_OVER_LSR";
    (* lineinfo="@0(17[14],17[29])" *) FA2 counter_9_add_4_15 (.A0(GND_net), 
            .B0(GND_net), .C0(n11), .D0(n342), .CI0(n342), .A1(GND_net), 
            .B1(GND_net), .C1(n10), .D1(n907), .CI1(n907), .CO0(n907), 
            .CO1(n344), .S0(anode1_c_N_10[13]), .S1(anode1_c_N_10[14]));
    defparam counter_9_add_4_15.INIT0 = "0xc33c";
    defparam counter_9_add_4_15.INIT1 = "0xc33c";
    (* syn_use_carry_chain=1, lineinfo="@0(17[14],17[29])" *) FD1P3XZ counter_9__i12 (.D(anode1_c_N_10[11]), 
            .SP(VCC_net), .CK(clk), .SR(GND_net), .Q(n13));
    defparam counter_9__i12.REGSET = "RESET";
    defparam counter_9__i12.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(17[14],17[29])" *) FD1P3XZ counter_9__i13 (.D(anode1_c_N_10[12]), 
            .SP(VCC_net), .CK(clk), .SR(GND_net), .Q(n12));
    defparam counter_9__i13.REGSET = "RESET";
    defparam counter_9__i13.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(17[14],17[29])" *) FD1P3XZ counter_9__i14 (.D(anode1_c_N_10[13]), 
            .SP(VCC_net), .CK(clk), .SR(GND_net), .Q(n11));
    defparam counter_9__i14.REGSET = "RESET";
    defparam counter_9__i14.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(17[14],17[29])" *) FD1P3XZ counter_9__i7 (.D(anode1_c_N_10[6]), 
            .SP(VCC_net), .CK(clk), .SR(GND_net), .Q(n18));
    defparam counter_9__i7.REGSET = "RESET";
    defparam counter_9__i7.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(17[14],17[29])" *) FD1P3XZ counter_9__i1 (.D(anode1_c_N_10[0]), 
            .SP(VCC_net), .CK(clk), .SR(GND_net), .Q(n24));
    defparam counter_9__i1.REGSET = "RESET";
    defparam counter_9__i1.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(17[14],17[29])" *) FD1P3XZ counter_9__i6 (.D(anode1_c_N_10[5]), 
            .SP(VCC_net), .CK(clk), .SR(GND_net), .Q(n19));
    defparam counter_9__i6.REGSET = "RESET";
    defparam counter_9__i6.SRMODE = "CE_OVER_LSR";
    (* lineinfo="@0(17[14],17[29])" *) FA2 counter_9_add_4_13 (.A0(GND_net), 
            .B0(GND_net), .C0(n13), .D0(n340), .CI0(n340), .A1(GND_net), 
            .B1(GND_net), .C1(n12), .D1(n904), .CI1(n904), .CO0(n904), 
            .CO1(n342), .S0(anode1_c_N_10[11]), .S1(anode1_c_N_10[12]));
    defparam counter_9_add_4_13.INIT0 = "0xc33c";
    defparam counter_9_add_4_13.INIT1 = "0xc33c";
    (* syn_use_carry_chain=1, lineinfo="@0(17[14],17[29])" *) FD1P3XZ counter_9__i5 (.D(anode1_c_N_10[4]), 
            .SP(VCC_net), .CK(clk), .SR(GND_net), .Q(n20));
    defparam counter_9__i5.REGSET = "RESET";
    defparam counter_9__i5.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(17[14],17[29])" *) FD1P3XZ counter_9__i4 (.D(anode1_c_N_10[3]), 
            .SP(VCC_net), .CK(clk), .SR(GND_net), .Q(n21));
    defparam counter_9__i4.REGSET = "RESET";
    defparam counter_9__i4.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(17[14],17[29])" *) FD1P3XZ counter_9__i3 (.D(anode1_c_N_10[2]), 
            .SP(VCC_net), .CK(clk), .SR(GND_net), .Q(n22));
    defparam counter_9__i3.REGSET = "RESET";
    defparam counter_9__i3.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(17[14],17[29])" *) FD1P3XZ counter_9__i15 (.D(anode1_c_N_10[14]), 
            .SP(VCC_net), .CK(clk), .SR(GND_net), .Q(n10));
    defparam counter_9__i15.REGSET = "RESET";
    defparam counter_9__i15.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(17[14],17[29])" *) FD1P3XZ counter_9__i2 (.D(anode1_c_N_10[1]), 
            .SP(VCC_net), .CK(clk), .SR(GND_net), .Q(n23));
    defparam counter_9__i2.REGSET = "RESET";
    defparam counter_9__i2.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(17[14],17[29])" *) FD1P3XZ counter_9__i24 (.D(anode1_c_N_10[23]), 
            .SP(VCC_net), .CK(clk), .SR(GND_net), .Q(anode1_c));
    defparam counter_9__i24.REGSET = "RESET";
    defparam counter_9__i24.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(17[14],17[29])" *) FD1P3XZ counter_9__i23 (.D(anode1_c_N_10[22]), 
            .SP(VCC_net), .CK(clk), .SR(GND_net), .Q(n2));
    defparam counter_9__i23.REGSET = "RESET";
    defparam counter_9__i23.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(17[14],17[29])" *) FD1P3XZ counter_9__i22 (.D(anode1_c_N_10[21]), 
            .SP(VCC_net), .CK(clk), .SR(GND_net), .Q(n3));
    defparam counter_9__i22.REGSET = "RESET";
    defparam counter_9__i22.SRMODE = "CE_OVER_LSR";
    (* lineinfo="@0(17[14],17[29])" *) FA2 counter_9_add_4_11 (.A0(GND_net), 
            .B0(GND_net), .C0(n15), .D0(n338), .CI0(n338), .A1(GND_net), 
            .B1(GND_net), .C1(n14), .D1(n901), .CI1(n901), .CO0(n901), 
            .CO1(n340), .S0(anode1_c_N_10[9]), .S1(anode1_c_N_10[10]));
    defparam counter_9_add_4_11.INIT0 = "0xc33c";
    defparam counter_9_add_4_11.INIT1 = "0xc33c";
    (* lineinfo="@0(17[14],17[29])" *) FA2 counter_9_add_4_9 (.A0(GND_net), 
            .B0(GND_net), .C0(n17), .D0(n336), .CI0(n336), .A1(GND_net), 
            .B1(GND_net), .C1(n16), .D1(n898), .CI1(n898), .CO0(n898), 
            .CO1(n338), .S0(anode1_c_N_10[7]), .S1(anode1_c_N_10[8]));
    defparam counter_9_add_4_9.INIT0 = "0xc33c";
    defparam counter_9_add_4_9.INIT1 = "0xc33c";
    (* lineinfo="@0(17[14],17[29])" *) FA2 counter_9_add_4_7 (.A0(GND_net), 
            .B0(GND_net), .C0(n19), .D0(n334), .CI0(n334), .A1(GND_net), 
            .B1(GND_net), .C1(n18), .D1(n895), .CI1(n895), .CO0(n895), 
            .CO1(n336), .S0(anode1_c_N_10[5]), .S1(anode1_c_N_10[6]));
    defparam counter_9_add_4_7.INIT0 = "0xc33c";
    defparam counter_9_add_4_7.INIT1 = "0xc33c";
    (* lineinfo="@0(17[14],17[29])" *) FA2 counter_9_add_4_25 (.A0(GND_net), 
            .B0(GND_net), .C0(anode1_c), .D0(n352), .CI0(n352), .A1(GND_net), 
            .B1(GND_net), .C1(GND_net), .D1(n922), .CI1(n922), .CO0(n922), 
            .S0(anode1_c_N_10[23]));
    defparam counter_9_add_4_25.INIT0 = "0xc33c";
    defparam counter_9_add_4_25.INIT1 = "0xc33c";
    (* lineinfo="@0(17[14],17[29])" *) FA2 counter_9_add_4_5 (.A0(GND_net), 
            .B0(GND_net), .C0(n21), .D0(n332), .CI0(n332), .A1(GND_net), 
            .B1(GND_net), .C1(n20), .D1(n892), .CI1(n892), .CO0(n892), 
            .CO1(n334), .S0(anode1_c_N_10[3]), .S1(anode1_c_N_10[4]));
    defparam counter_9_add_4_5.INIT0 = "0xc33c";
    defparam counter_9_add_4_5.INIT1 = "0xc33c";
    (* lineinfo="@0(17[14],17[29])" *) FA2 counter_9_add_4_23 (.A0(GND_net), 
            .B0(GND_net), .C0(n3), .D0(n350), .CI0(n350), .A1(GND_net), 
            .B1(GND_net), .C1(n2), .D1(n919), .CI1(n919), .CO0(n919), 
            .CO1(n352), .S0(anode1_c_N_10[21]), .S1(anode1_c_N_10[22]));
    defparam counter_9_add_4_23.INIT0 = "0xc33c";
    defparam counter_9_add_4_23.INIT1 = "0xc33c";
    (* lineinfo="@0(17[14],17[29])" *) FA2 counter_9_add_4_3 (.A0(GND_net), 
            .B0(GND_net), .C0(n23), .D0(n330), .CI0(n330), .A1(GND_net), 
            .B1(GND_net), .C1(n22), .D1(n889), .CI1(n889), .CO0(n889), 
            .CO1(n332), .S0(anode1_c_N_10[1]), .S1(anode1_c_N_10[2]));
    defparam counter_9_add_4_3.INIT0 = "0xc33c";
    defparam counter_9_add_4_3.INIT1 = "0xc33c";
    (* lineinfo="@0(17[14],17[29])" *) FA2 counter_9_add_4_21 (.A0(GND_net), 
            .B0(GND_net), .C0(n5), .D0(n348), .CI0(n348), .A1(GND_net), 
            .B1(GND_net), .C1(n4), .D1(n916), .CI1(n916), .CO0(n916), 
            .CO1(n350), .S0(anode1_c_N_10[19]), .S1(anode1_c_N_10[20]));
    defparam counter_9_add_4_21.INIT0 = "0xc33c";
    defparam counter_9_add_4_21.INIT1 = "0xc33c";
    (* lineinfo="@0(17[14],17[29])" *) FA2 counter_9_add_4_1 (.A0(GND_net), 
            .B0(GND_net), .C0(GND_net), .A1(GND_net), .B1(VCC_net), 
            .C1(n24), .D1(n886), .CI1(n886), .CO0(n886), .CO1(n330), 
            .S1(anode1_c_N_10[0]));
    defparam counter_9_add_4_1.INIT0 = "0xc33c";
    defparam counter_9_add_4_1.INIT1 = "0xc33c";
    (* lineinfo="@0(17[14],17[29])" *) FA2 counter_9_add_4_19 (.A0(GND_net), 
            .B0(GND_net), .C0(n7), .D0(n346), .CI0(n346), .A1(GND_net), 
            .B1(GND_net), .C1(n6), .D1(n913), .CI1(n913), .CO0(n913), 
            .CO1(n348), .S0(anode1_c_N_10[17]), .S1(anode1_c_N_10[18]));
    defparam counter_9_add_4_19.INIT0 = "0xc33c";
    defparam counter_9_add_4_19.INIT1 = "0xc33c";
    (* syn_use_carry_chain=1, lineinfo="@0(17[14],17[29])" *) FD1P3XZ counter_9__i21 (.D(anode1_c_N_10[20]), 
            .SP(VCC_net), .CK(clk), .SR(GND_net), .Q(n4));
    defparam counter_9__i21.REGSET = "RESET";
    defparam counter_9__i21.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(17[14],17[29])" *) FD1P3XZ counter_9__i20 (.D(anode1_c_N_10[19]), 
            .SP(VCC_net), .CK(clk), .SR(GND_net), .Q(n5));
    defparam counter_9__i20.REGSET = "RESET";
    defparam counter_9__i20.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(17[14],17[29])" *) FD1P3XZ counter_9__i19 (.D(anode1_c_N_10[18]), 
            .SP(VCC_net), .CK(clk), .SR(GND_net), .Q(n6));
    defparam counter_9__i19.REGSET = "RESET";
    defparam counter_9__i19.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(17[14],17[29])" *) FD1P3XZ counter_9__i18 (.D(anode1_c_N_10[17]), 
            .SP(VCC_net), .CK(clk), .SR(GND_net), .Q(n7));
    defparam counter_9__i18.REGSET = "RESET";
    defparam counter_9__i18.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(17[14],17[29])" *) FD1P3XZ counter_9__i17 (.D(anode1_c_N_10[16]), 
            .SP(VCC_net), .CK(clk), .SR(GND_net), .Q(n8));
    defparam counter_9__i17.REGSET = "RESET";
    defparam counter_9__i17.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(17[14],17[29])" *) FD1P3XZ counter_9__i16 (.D(anode1_c_N_10[15]), 
            .SP(VCC_net), .CK(clk), .SR(GND_net), .Q(n9));
    defparam counter_9__i16.REGSET = "RESET";
    defparam counter_9__i16.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(17[14],17[29])" *) FD1P3XZ counter_9__i9 (.D(anode1_c_N_10[8]), 
            .SP(VCC_net), .CK(clk), .SR(GND_net), .Q(n16));
    defparam counter_9__i9.REGSET = "RESET";
    defparam counter_9__i9.SRMODE = "CE_OVER_LSR";
    (* lineinfo="@0(17[14],17[29])" *) FA2 counter_9_add_4_17 (.A0(GND_net), 
            .B0(GND_net), .C0(n9), .D0(n344), .CI0(n344), .A1(GND_net), 
            .B1(GND_net), .C1(n8), .D1(n910), .CI1(n910), .CO0(n910), 
            .CO1(n346), .S0(anode1_c_N_10[15]), .S1(anode1_c_N_10[16]));
    defparam counter_9_add_4_17.INIT0 = "0xc33c";
    defparam counter_9_add_4_17.INIT1 = "0xc33c";
    VLO i1 (.Z(GND_net));
    VHI i2 (.Z(VCC_net));
    (* syn_use_carry_chain=1, lineinfo="@0(17[14],17[29])" *) FD1P3XZ counter_9__i8 (.D(anode1_c_N_10[7]), 
            .SP(VCC_net), .CK(clk), .SR(GND_net), .Q(n17));
    defparam counter_9__i8.REGSET = "RESET";
    defparam counter_9__i8.SRMODE = "CE_OVER_LSR";
    
endmodule

//
// Verilog Description of module demux
//

module demux (input s0_c_0, output seg0_c_1, input anode1_c, output seg0_c_2, 
            output seg0_c_3, output seg0_c_6, output anode1_c_N_9);
    
    
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@1(18[2],21[5])" *) LUT4 i169_3_lut (.A(s0_c_0), 
            .B(seg0_c_1), .C(anode1_c), .Z(seg0_c_1));
    defparam i169_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@1(18[2],21[5])" *) LUT4 i168_3_lut (.A(s0_c_0), 
            .B(seg0_c_2), .C(anode1_c), .Z(seg0_c_2));
    defparam i168_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@1(18[2],21[5])" *) LUT4 i167_3_lut (.A(s0_c_0), 
            .B(seg0_c_3), .C(anode1_c), .Z(seg0_c_3));
    defparam i167_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@1(18[2],21[5])" *) LUT4 i166_3_lut (.A(s0_c_0), 
            .B(seg0_c_6), .C(anode1_c), .Z(seg0_c_6));
    defparam i166_3_lut.INIT = "0xcaca";
    (* lut_function="(!(A))", lineinfo="@2(32[18],32[26])" *) LUT4 anode1_c_I_0_1_lut (.A(anode1_c), 
            .Z(anode1_c_N_9));
    defparam anode1_c_I_0_1_lut.INIT = "0x5555";
    
endmodule
