module main;
reg A,B;
wire F;
uor ab(A,B,F);
initial begin
#10 A=0;B=0;
#10 A=0;B=1;
#10 A=1;B=0;
#10 A=1;B=1;
end
initial begin
$monitor("time=%d,A=%b,B=%b,F=%b\n",$time,A,B,F);
end
endmodule
