verilog work "BCD_sevensegment.v"
