/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire [3:0] _02_;
  reg [5:0] _03_;
  wire [29:0] _04_;
  reg [8:0] _05_;
  reg [23:0] _06_;
  wire [9:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [14:0] celloutsig_0_12z;
  wire [2:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_16z;
  wire celloutsig_0_1z;
  wire celloutsig_0_21z;
  wire [11:0] celloutsig_0_23z;
  wire [4:0] celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire [8:0] celloutsig_0_28z;
  wire [12:0] celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire [5:0] celloutsig_0_4z;
  wire [18:0] celloutsig_0_5z;
  wire [5:0] celloutsig_0_6z;
  wire [6:0] celloutsig_0_7z;
  wire [6:0] celloutsig_1_0z;
  wire [10:0] celloutsig_1_10z;
  wire [3:0] celloutsig_1_11z;
  wire [5:0] celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire [25:0] celloutsig_1_15z;
  wire [23:0] celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [11:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [2:0] celloutsig_1_6z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_19z = !(celloutsig_1_16z[12] ? celloutsig_1_9z : celloutsig_1_13z);
  assign celloutsig_0_11z = !(celloutsig_0_7z[6] ? celloutsig_0_1z : celloutsig_0_10z);
  assign celloutsig_0_16z = !(celloutsig_0_1z ? celloutsig_0_2z : celloutsig_0_11z);
  assign celloutsig_0_3z = celloutsig_0_2z | ~(celloutsig_0_0z[3]);
  assign celloutsig_1_5z = ~(celloutsig_1_0z[0] ^ in_data[119]);
  assign celloutsig_1_9z = ~(celloutsig_1_1z ^ _01_);
  reg [3:0] _13_;
  always_ff @(negedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _13_ <= 4'h0;
    else _13_ <= celloutsig_1_0z[6:3];
  assign { _01_, _02_[2:0] } = _13_;
  always_ff @(posedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _03_ <= 6'h00;
    else _03_ <= { in_data[149:145], celloutsig_1_1z };
  reg [29:0] _15_;
  always_ff @(posedge celloutsig_1_18z, negedge clkin_data[32])
    if (!clkin_data[32]) _15_ <= 30'h00000000;
    else _15_ <= { celloutsig_0_5z[13:0], celloutsig_0_6z, celloutsig_0_0z };
  assign { _04_[29:14], _00_, _04_[12:0] } = _15_;
  always_ff @(negedge celloutsig_1_18z, posedge clkin_data[32])
    if (clkin_data[32]) _05_ <= 9'h000;
    else _05_ <= { celloutsig_0_0z[7:0], celloutsig_0_16z };
  always_ff @(posedge celloutsig_1_18z, posedge clkin_data[32])
    if (clkin_data[32]) _06_ <= 24'h000000;
    else _06_ <= { celloutsig_0_7z[2], celloutsig_0_13z, celloutsig_0_5z, celloutsig_0_10z };
  assign celloutsig_1_3z = { in_data[158:152], _01_, _02_[2:0], celloutsig_1_1z } & { in_data[103:99], celloutsig_1_0z };
  assign celloutsig_1_12z = in_data[165:160] & { _03_[3:2], celloutsig_1_11z };
  assign celloutsig_0_5z = { in_data[33:21], celloutsig_0_4z } & in_data[38:20];
  assign celloutsig_0_6z = celloutsig_0_0z[9:4] & { celloutsig_0_4z[4:0], celloutsig_0_1z };
  assign celloutsig_1_0z = in_data[123:117] / { 1'h1, in_data[104:99] };
  assign celloutsig_1_16z = { celloutsig_1_3z[9:0], celloutsig_1_1z, celloutsig_1_10z, celloutsig_1_5z, celloutsig_1_13z } / { 1'h1, celloutsig_1_0z[5:0], celloutsig_1_10z, celloutsig_1_12z };
  assign celloutsig_1_1z = in_data[121:114] >= { in_data[140], celloutsig_1_0z };
  assign celloutsig_0_10z = { celloutsig_0_7z[6:5], celloutsig_0_2z } >= celloutsig_0_4z[5:3];
  assign celloutsig_0_14z = celloutsig_0_0z[8:4] >= { celloutsig_0_12z[7:4], celloutsig_0_10z };
  assign celloutsig_0_21z = { _05_[7:0], celloutsig_0_10z } >= { _04_[15:14], _00_, _04_[12:8], celloutsig_0_14z };
  assign celloutsig_1_13z = celloutsig_1_3z[9:3] <= { in_data[163], celloutsig_1_4z, celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_6z };
  assign celloutsig_1_14z = { celloutsig_1_3z[1], celloutsig_1_0z, celloutsig_1_13z, celloutsig_1_6z } <= { _03_, celloutsig_1_12z };
  assign celloutsig_0_1z = in_data[94:87] <= celloutsig_0_0z[7:0];
  assign celloutsig_0_26z = celloutsig_0_23z[11:9] <= { _04_[12], celloutsig_0_2z, celloutsig_0_16z };
  assign celloutsig_1_4z = ! { _01_, _02_[2:0], _01_, _02_[2:0] };
  assign celloutsig_0_2z = ! celloutsig_0_0z[7:2];
  assign celloutsig_0_0z = in_data[81:72] % { 1'h1, in_data[19:11] };
  assign celloutsig_0_4z = { in_data[14:10], celloutsig_0_3z } % { 1'h1, in_data[22:19], celloutsig_0_2z };
  assign celloutsig_0_7z = { celloutsig_0_0z[9:7], celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_1z } % { 1'h1, celloutsig_0_5z[10:9], celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_1z, in_data[0] };
  assign celloutsig_1_6z = ~ celloutsig_1_3z[5:3];
  assign celloutsig_1_11z = ~ in_data[149:146];
  assign celloutsig_0_23z = ~ celloutsig_0_5z[12:1];
  assign celloutsig_1_18z = | { celloutsig_1_15z[12:10], celloutsig_1_14z, celloutsig_1_9z };
  assign celloutsig_1_10z = { in_data[168], celloutsig_1_9z, _01_, _02_[2:0], celloutsig_1_9z, _01_, _02_[2:0] } >> celloutsig_1_3z[10:0];
  assign celloutsig_0_29z = { celloutsig_0_5z[17:6], celloutsig_0_11z } >> { celloutsig_0_23z[5:1], celloutsig_0_25z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_2z };
  assign celloutsig_1_15z = { in_data[181:170], _03_, celloutsig_1_9z, celloutsig_1_13z, _01_, _02_[2:0], celloutsig_1_14z, celloutsig_1_14z } ^ { in_data[161:157], celloutsig_1_13z, celloutsig_1_9z, celloutsig_1_3z, celloutsig_1_12z, celloutsig_1_9z };
  assign celloutsig_0_12z = celloutsig_0_5z[14:0] ^ { _04_[17:14], _00_, _04_[12:3] };
  assign celloutsig_0_13z = celloutsig_0_4z[5:3] ^ celloutsig_0_5z[16:14];
  assign celloutsig_0_25z = { celloutsig_0_0z[7:4], celloutsig_0_14z } ^ { _05_[5:2], celloutsig_0_21z };
  assign celloutsig_0_28z = { _06_[22:19], celloutsig_0_13z, celloutsig_0_11z, celloutsig_0_14z } ^ celloutsig_0_5z[9:1];
  assign { out_data[18:14], out_data[1], out_data[12:2], out_data[13] } = ~ { celloutsig_0_28z[6:2], celloutsig_0_26z, _05_, celloutsig_0_11z, celloutsig_0_2z, celloutsig_0_1z };
  assign _02_[3] = _01_;
  assign _04_[13] = _00_;
  assign { out_data[128], out_data[96], out_data[44:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_29z, out_data[13] };
endmodule
