

Implementation tool: Xilinx Vivado v.2018.3
Project:             FIR_AXI4_new
Solution:            Solution1
Device target:       xc7z010clg400-1
Report date:         Wed Nov 06 10:47:23 CET 2019

#=== Post-Synthesis Resource usage ===
SLICE:            0
LUT:            974
FF:            1200
DSP:             30
BRAM:             0
SRL:              0
#=== Final timing ===
CP required:    10.000
CP achieved post-synthesis:    7.667
Timing met
