<strong>verilog-indent-begin-after-if</strong> is a variable defined in `<code>verilog-mode.el</code>'.</br>
Its value is <pre>t</pre></br>
<ul><li>  This variable is safe as a file local variable if its value</br>
  satisfies the predicate `verilog-booleanp'.</li></ul></br>
<strong id="documentation">Documentation:</strong></br>
Non-nil means indent begin statements following if, else, while, etc.</br>
Otherwise, line them up.</br>
</br>
You can customize this variable.