INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/htqwj/APCU/work_1/project_1/project_1.sim/sim_1/synth/func/xsim/encoder_tb_func_synth.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity encoder
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/htqwj/APCU/work_1/project_1/project_1.srcs/sources_1/new/standard_encoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity standard_encoder
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/htqwj/APCU/work_1/project_1/project_1.srcs/sim_1/new/encoder_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity encoder_tb
