ARM GAS  /tmp/cc25vZK1.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"tim.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.MX_TIM1_Init,"ax",%progbits
  18              		.align	1
  19              		.global	MX_TIM1_Init
  20              		.arch armv7e-m
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  24              		.fpu fpv4-sp-d16
  26              	MX_TIM1_Init:
  27              	.LFB134:
  28              		.file 1 "Core/Src/tim.c"
   1:Core/Src/tim.c **** /* USER CODE BEGIN Header */
   2:Core/Src/tim.c **** /**
   3:Core/Src/tim.c ****   ******************************************************************************
   4:Core/Src/tim.c ****   * @file    tim.c
   5:Core/Src/tim.c ****   * @brief   This file provides code for the configuration
   6:Core/Src/tim.c ****   *          of the TIM instances.
   7:Core/Src/tim.c ****   ******************************************************************************
   8:Core/Src/tim.c ****   * @attention
   9:Core/Src/tim.c ****   *
  10:Core/Src/tim.c ****   * Copyright (c) 2024 STMicroelectronics.
  11:Core/Src/tim.c ****   * All rights reserved.
  12:Core/Src/tim.c ****   *
  13:Core/Src/tim.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/tim.c ****   * in the root directory of this software component.
  15:Core/Src/tim.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/tim.c ****   *
  17:Core/Src/tim.c ****   ******************************************************************************
  18:Core/Src/tim.c ****   */
  19:Core/Src/tim.c **** /* USER CODE END Header */
  20:Core/Src/tim.c **** /* Includes ------------------------------------------------------------------*/
  21:Core/Src/tim.c **** #include "tim.h"
  22:Core/Src/tim.c **** 
  23:Core/Src/tim.c **** /* USER CODE BEGIN 0 */
  24:Core/Src/tim.c **** 
  25:Core/Src/tim.c **** /* USER CODE END 0 */
  26:Core/Src/tim.c **** 
  27:Core/Src/tim.c **** TIM_HandleTypeDef htim1;
  28:Core/Src/tim.c **** TIM_HandleTypeDef htim2;
  29:Core/Src/tim.c **** TIM_HandleTypeDef htim4;
  30:Core/Src/tim.c **** TIM_HandleTypeDef htim9;
ARM GAS  /tmp/cc25vZK1.s 			page 2


  31:Core/Src/tim.c **** 
  32:Core/Src/tim.c **** /* TIM1 init function */
  33:Core/Src/tim.c **** void MX_TIM1_Init(void)
  34:Core/Src/tim.c **** {
  29              		.loc 1 34 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 48
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33 0000 00B5     		push	{lr}
  34              	.LCFI0:
  35              		.cfi_def_cfa_offset 4
  36              		.cfi_offset 14, -4
  37 0002 8DB0     		sub	sp, sp, #52
  38              	.LCFI1:
  39              		.cfi_def_cfa_offset 56
  35:Core/Src/tim.c **** 
  36:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_Init 0 */
  37:Core/Src/tim.c **** 
  38:Core/Src/tim.c ****   /* USER CODE END TIM1_Init 0 */
  39:Core/Src/tim.c **** 
  40:Core/Src/tim.c ****   TIM_Encoder_InitTypeDef sConfig = {0};
  40              		.loc 1 40 3 view .LVU1
  41              		.loc 1 40 27 is_stmt 0 view .LVU2
  42 0004 2422     		movs	r2, #36
  43 0006 0021     		movs	r1, #0
  44 0008 03A8     		add	r0, sp, #12
  45 000a FFF7FEFF 		bl	memset
  46              	.LVL0:
  41:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
  47              		.loc 1 41 3 is_stmt 1 view .LVU3
  48              		.loc 1 41 27 is_stmt 0 view .LVU4
  49 000e 0023     		movs	r3, #0
  50 0010 0193     		str	r3, [sp, #4]
  51 0012 0293     		str	r3, [sp, #8]
  42:Core/Src/tim.c **** 
  43:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_Init 1 */
  44:Core/Src/tim.c **** 
  45:Core/Src/tim.c ****   /* USER CODE END TIM1_Init 1 */
  46:Core/Src/tim.c ****   htim1.Instance = TIM1;
  52              		.loc 1 46 3 is_stmt 1 view .LVU5
  53              		.loc 1 46 18 is_stmt 0 view .LVU6
  54 0014 1248     		ldr	r0, .L7
  55 0016 134A     		ldr	r2, .L7+4
  56 0018 0260     		str	r2, [r0]
  47:Core/Src/tim.c ****   htim1.Init.Prescaler = 0;
  57              		.loc 1 47 3 is_stmt 1 view .LVU7
  58              		.loc 1 47 24 is_stmt 0 view .LVU8
  59 001a 4360     		str	r3, [r0, #4]
  48:Core/Src/tim.c ****   htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
  60              		.loc 1 48 3 is_stmt 1 view .LVU9
  61              		.loc 1 48 26 is_stmt 0 view .LVU10
  62 001c 8360     		str	r3, [r0, #8]
  49:Core/Src/tim.c ****   htim1.Init.Period = 65535;
  63              		.loc 1 49 3 is_stmt 1 view .LVU11
  64              		.loc 1 49 21 is_stmt 0 view .LVU12
  65 001e 4FF6FF72 		movw	r2, #65535
  66 0022 C260     		str	r2, [r0, #12]
ARM GAS  /tmp/cc25vZK1.s 			page 3


  50:Core/Src/tim.c ****   htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
  67              		.loc 1 50 3 is_stmt 1 view .LVU13
  68              		.loc 1 50 28 is_stmt 0 view .LVU14
  69 0024 0361     		str	r3, [r0, #16]
  51:Core/Src/tim.c ****   htim1.Init.RepetitionCounter = 0;
  70              		.loc 1 51 3 is_stmt 1 view .LVU15
  71              		.loc 1 51 32 is_stmt 0 view .LVU16
  72 0026 4361     		str	r3, [r0, #20]
  52:Core/Src/tim.c ****   htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
  73              		.loc 1 52 3 is_stmt 1 view .LVU17
  74              		.loc 1 52 32 is_stmt 0 view .LVU18
  75 0028 8361     		str	r3, [r0, #24]
  53:Core/Src/tim.c ****   sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
  76              		.loc 1 53 3 is_stmt 1 view .LVU19
  77              		.loc 1 53 23 is_stmt 0 view .LVU20
  78 002a 0323     		movs	r3, #3
  79 002c 0393     		str	r3, [sp, #12]
  54:Core/Src/tim.c ****   sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
  80              		.loc 1 54 3 is_stmt 1 view .LVU21
  55:Core/Src/tim.c ****   sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
  81              		.loc 1 55 3 view .LVU22
  82              		.loc 1 55 24 is_stmt 0 view .LVU23
  83 002e 0123     		movs	r3, #1
  84 0030 0593     		str	r3, [sp, #20]
  56:Core/Src/tim.c ****   sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
  85              		.loc 1 56 3 is_stmt 1 view .LVU24
  57:Core/Src/tim.c ****   sConfig.IC1Filter = 0;
  86              		.loc 1 57 3 view .LVU25
  58:Core/Src/tim.c ****   sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
  87              		.loc 1 58 3 view .LVU26
  59:Core/Src/tim.c ****   sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
  88              		.loc 1 59 3 view .LVU27
  89              		.loc 1 59 24 is_stmt 0 view .LVU28
  90 0032 0993     		str	r3, [sp, #36]
  60:Core/Src/tim.c ****   sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
  91              		.loc 1 60 3 is_stmt 1 view .LVU29
  61:Core/Src/tim.c ****   sConfig.IC2Filter = 0;
  92              		.loc 1 61 3 view .LVU30
  62:Core/Src/tim.c ****   if (HAL_TIM_Encoder_Init(&htim1, &sConfig) != HAL_OK)
  93              		.loc 1 62 3 view .LVU31
  94              		.loc 1 62 7 is_stmt 0 view .LVU32
  95 0034 03A9     		add	r1, sp, #12
  96 0036 FFF7FEFF 		bl	HAL_TIM_Encoder_Init
  97              	.LVL1:
  98              		.loc 1 62 6 view .LVU33
  99 003a 50B9     		cbnz	r0, .L5
 100              	.L2:
  63:Core/Src/tim.c ****   {
  64:Core/Src/tim.c ****     Error_Handler();
  65:Core/Src/tim.c ****   }
  66:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 101              		.loc 1 66 3 is_stmt 1 view .LVU34
 102              		.loc 1 66 37 is_stmt 0 view .LVU35
 103 003c 0023     		movs	r3, #0
 104 003e 0193     		str	r3, [sp, #4]
  67:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 105              		.loc 1 67 3 is_stmt 1 view .LVU36
ARM GAS  /tmp/cc25vZK1.s 			page 4


 106              		.loc 1 67 33 is_stmt 0 view .LVU37
 107 0040 0293     		str	r3, [sp, #8]
  68:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 108              		.loc 1 68 3 is_stmt 1 view .LVU38
 109              		.loc 1 68 7 is_stmt 0 view .LVU39
 110 0042 01A9     		add	r1, sp, #4
 111 0044 0648     		ldr	r0, .L7
 112 0046 FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 113              	.LVL2:
 114              		.loc 1 68 6 view .LVU40
 115 004a 28B9     		cbnz	r0, .L6
 116              	.L1:
  69:Core/Src/tim.c ****   {
  70:Core/Src/tim.c ****     Error_Handler();
  71:Core/Src/tim.c ****   }
  72:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_Init 2 */
  73:Core/Src/tim.c **** 
  74:Core/Src/tim.c ****   /* USER CODE END TIM1_Init 2 */
  75:Core/Src/tim.c **** 
  76:Core/Src/tim.c **** }
 117              		.loc 1 76 1 view .LVU41
 118 004c 0DB0     		add	sp, sp, #52
 119              	.LCFI2:
 120              		.cfi_remember_state
 121              		.cfi_def_cfa_offset 4
 122              		@ sp needed
 123 004e 5DF804FB 		ldr	pc, [sp], #4
 124              	.L5:
 125              	.LCFI3:
 126              		.cfi_restore_state
  64:Core/Src/tim.c ****   }
 127              		.loc 1 64 5 is_stmt 1 view .LVU42
 128 0052 FFF7FEFF 		bl	Error_Handler
 129              	.LVL3:
 130 0056 F1E7     		b	.L2
 131              	.L6:
  70:Core/Src/tim.c ****   }
 132              		.loc 1 70 5 view .LVU43
 133 0058 FFF7FEFF 		bl	Error_Handler
 134              	.LVL4:
 135              		.loc 1 76 1 is_stmt 0 view .LVU44
 136 005c F6E7     		b	.L1
 137              	.L8:
 138 005e 00BF     		.align	2
 139              	.L7:
 140 0060 00000000 		.word	.LANCHOR0
 141 0064 00000140 		.word	1073807360
 142              		.cfi_endproc
 143              	.LFE134:
 145              		.section	.text.MX_TIM4_Init,"ax",%progbits
 146              		.align	1
 147              		.global	MX_TIM4_Init
 148              		.syntax unified
 149              		.thumb
 150              		.thumb_func
 151              		.fpu fpv4-sp-d16
 153              	MX_TIM4_Init:
ARM GAS  /tmp/cc25vZK1.s 			page 5


 154              	.LFB136:
  77:Core/Src/tim.c **** /* TIM2 init function */
  78:Core/Src/tim.c **** void MX_TIM2_Init(void)
  79:Core/Src/tim.c **** {
  80:Core/Src/tim.c **** 
  81:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_Init 0 */
  82:Core/Src/tim.c **** 
  83:Core/Src/tim.c ****   /* USER CODE END TIM2_Init 0 */
  84:Core/Src/tim.c **** 
  85:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
  86:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
  87:Core/Src/tim.c **** 
  88:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_Init 1 */
  89:Core/Src/tim.c **** 
  90:Core/Src/tim.c ****   /* USER CODE END TIM2_Init 1 */
  91:Core/Src/tim.c ****   htim2.Instance = TIM2;
  92:Core/Src/tim.c ****   htim2.Init.Prescaler = 0;
  93:Core/Src/tim.c ****   htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
  94:Core/Src/tim.c ****   htim2.Init.Period = 65535;
  95:Core/Src/tim.c ****   htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
  96:Core/Src/tim.c ****   htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
  97:Core/Src/tim.c ****   if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
  98:Core/Src/tim.c ****   {
  99:Core/Src/tim.c ****     Error_Handler();
 100:Core/Src/tim.c ****   }
 101:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 102:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 103:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 104:Core/Src/tim.c ****   {
 105:Core/Src/tim.c ****     Error_Handler();
 106:Core/Src/tim.c ****   }
 107:Core/Src/tim.c ****   sConfigOC.OCMode = TIM_OCMODE_PWM1;
 108:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 109:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 110:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 111:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 112:Core/Src/tim.c ****   {
 113:Core/Src/tim.c ****     Error_Handler();
 114:Core/Src/tim.c ****   }
 115:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 116:Core/Src/tim.c ****   {
 117:Core/Src/tim.c ****     Error_Handler();
 118:Core/Src/tim.c ****   }
 119:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_Init 2 */
 120:Core/Src/tim.c **** 
 121:Core/Src/tim.c ****   /* USER CODE END TIM2_Init 2 */
 122:Core/Src/tim.c ****   HAL_TIM_MspPostInit(&htim2);
 123:Core/Src/tim.c **** 
 124:Core/Src/tim.c **** }
 125:Core/Src/tim.c **** /* TIM4 init function */
 126:Core/Src/tim.c **** void MX_TIM4_Init(void)
 127:Core/Src/tim.c **** {
 155              		.loc 1 127 1 is_stmt 1 view -0
 156              		.cfi_startproc
 157              		@ args = 0, pretend = 0, frame = 48
 158              		@ frame_needed = 0, uses_anonymous_args = 0
 159 0000 00B5     		push	{lr}
ARM GAS  /tmp/cc25vZK1.s 			page 6


 160              	.LCFI4:
 161              		.cfi_def_cfa_offset 4
 162              		.cfi_offset 14, -4
 163 0002 8DB0     		sub	sp, sp, #52
 164              	.LCFI5:
 165              		.cfi_def_cfa_offset 56
 128:Core/Src/tim.c **** 
 129:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_Init 0 */
 130:Core/Src/tim.c **** 
 131:Core/Src/tim.c ****   /* USER CODE END TIM4_Init 0 */
 132:Core/Src/tim.c **** 
 133:Core/Src/tim.c ****   TIM_Encoder_InitTypeDef sConfig = {0};
 166              		.loc 1 133 3 view .LVU46
 167              		.loc 1 133 27 is_stmt 0 view .LVU47
 168 0004 2422     		movs	r2, #36
 169 0006 0021     		movs	r1, #0
 170 0008 03A8     		add	r0, sp, #12
 171 000a FFF7FEFF 		bl	memset
 172              	.LVL5:
 134:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 173              		.loc 1 134 3 is_stmt 1 view .LVU48
 174              		.loc 1 134 27 is_stmt 0 view .LVU49
 175 000e 0023     		movs	r3, #0
 176 0010 0193     		str	r3, [sp, #4]
 177 0012 0293     		str	r3, [sp, #8]
 135:Core/Src/tim.c **** 
 136:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_Init 1 */
 137:Core/Src/tim.c **** 
 138:Core/Src/tim.c ****   /* USER CODE END TIM4_Init 1 */
 139:Core/Src/tim.c ****   htim4.Instance = TIM4;
 178              		.loc 1 139 3 is_stmt 1 view .LVU50
 179              		.loc 1 139 18 is_stmt 0 view .LVU51
 180 0014 1148     		ldr	r0, .L15
 181 0016 124A     		ldr	r2, .L15+4
 182 0018 0260     		str	r2, [r0]
 140:Core/Src/tim.c ****   htim4.Init.Prescaler = 0;
 183              		.loc 1 140 3 is_stmt 1 view .LVU52
 184              		.loc 1 140 24 is_stmt 0 view .LVU53
 185 001a 4360     		str	r3, [r0, #4]
 141:Core/Src/tim.c ****   htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 186              		.loc 1 141 3 is_stmt 1 view .LVU54
 187              		.loc 1 141 26 is_stmt 0 view .LVU55
 188 001c 8360     		str	r3, [r0, #8]
 142:Core/Src/tim.c ****   htim4.Init.Period = 65535;
 189              		.loc 1 142 3 is_stmt 1 view .LVU56
 190              		.loc 1 142 21 is_stmt 0 view .LVU57
 191 001e 4FF6FF72 		movw	r2, #65535
 192 0022 C260     		str	r2, [r0, #12]
 143:Core/Src/tim.c ****   htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 193              		.loc 1 143 3 is_stmt 1 view .LVU58
 194              		.loc 1 143 28 is_stmt 0 view .LVU59
 195 0024 0361     		str	r3, [r0, #16]
 144:Core/Src/tim.c ****   htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 196              		.loc 1 144 3 is_stmt 1 view .LVU60
 197              		.loc 1 144 32 is_stmt 0 view .LVU61
 198 0026 8361     		str	r3, [r0, #24]
 145:Core/Src/tim.c ****   sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
ARM GAS  /tmp/cc25vZK1.s 			page 7


 199              		.loc 1 145 3 is_stmt 1 view .LVU62
 200              		.loc 1 145 23 is_stmt 0 view .LVU63
 201 0028 0323     		movs	r3, #3
 202 002a 0393     		str	r3, [sp, #12]
 146:Core/Src/tim.c ****   sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 203              		.loc 1 146 3 is_stmt 1 view .LVU64
 147:Core/Src/tim.c ****   sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 204              		.loc 1 147 3 view .LVU65
 205              		.loc 1 147 24 is_stmt 0 view .LVU66
 206 002c 0123     		movs	r3, #1
 207 002e 0593     		str	r3, [sp, #20]
 148:Core/Src/tim.c ****   sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 208              		.loc 1 148 3 is_stmt 1 view .LVU67
 149:Core/Src/tim.c ****   sConfig.IC1Filter = 0;
 209              		.loc 1 149 3 view .LVU68
 150:Core/Src/tim.c ****   sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 210              		.loc 1 150 3 view .LVU69
 151:Core/Src/tim.c ****   sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 211              		.loc 1 151 3 view .LVU70
 212              		.loc 1 151 24 is_stmt 0 view .LVU71
 213 0030 0993     		str	r3, [sp, #36]
 152:Core/Src/tim.c ****   sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 214              		.loc 1 152 3 is_stmt 1 view .LVU72
 153:Core/Src/tim.c ****   sConfig.IC2Filter = 0;
 215              		.loc 1 153 3 view .LVU73
 154:Core/Src/tim.c ****   if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 216              		.loc 1 154 3 view .LVU74
 217              		.loc 1 154 7 is_stmt 0 view .LVU75
 218 0032 03A9     		add	r1, sp, #12
 219 0034 FFF7FEFF 		bl	HAL_TIM_Encoder_Init
 220              	.LVL6:
 221              		.loc 1 154 6 view .LVU76
 222 0038 50B9     		cbnz	r0, .L13
 223              	.L10:
 155:Core/Src/tim.c ****   {
 156:Core/Src/tim.c ****     Error_Handler();
 157:Core/Src/tim.c ****   }
 158:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 224              		.loc 1 158 3 is_stmt 1 view .LVU77
 225              		.loc 1 158 37 is_stmt 0 view .LVU78
 226 003a 0023     		movs	r3, #0
 227 003c 0193     		str	r3, [sp, #4]
 159:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 228              		.loc 1 159 3 is_stmt 1 view .LVU79
 229              		.loc 1 159 33 is_stmt 0 view .LVU80
 230 003e 0293     		str	r3, [sp, #8]
 160:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 231              		.loc 1 160 3 is_stmt 1 view .LVU81
 232              		.loc 1 160 7 is_stmt 0 view .LVU82
 233 0040 01A9     		add	r1, sp, #4
 234 0042 0648     		ldr	r0, .L15
 235 0044 FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 236              	.LVL7:
 237              		.loc 1 160 6 view .LVU83
 238 0048 28B9     		cbnz	r0, .L14
 239              	.L9:
 161:Core/Src/tim.c ****   {
ARM GAS  /tmp/cc25vZK1.s 			page 8


 162:Core/Src/tim.c ****     Error_Handler();
 163:Core/Src/tim.c ****   }
 164:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_Init 2 */
 165:Core/Src/tim.c **** 
 166:Core/Src/tim.c ****   /* USER CODE END TIM4_Init 2 */
 167:Core/Src/tim.c **** 
 168:Core/Src/tim.c **** }
 240              		.loc 1 168 1 view .LVU84
 241 004a 0DB0     		add	sp, sp, #52
 242              	.LCFI6:
 243              		.cfi_remember_state
 244              		.cfi_def_cfa_offset 4
 245              		@ sp needed
 246 004c 5DF804FB 		ldr	pc, [sp], #4
 247              	.L13:
 248              	.LCFI7:
 249              		.cfi_restore_state
 156:Core/Src/tim.c ****   }
 250              		.loc 1 156 5 is_stmt 1 view .LVU85
 251 0050 FFF7FEFF 		bl	Error_Handler
 252              	.LVL8:
 253 0054 F1E7     		b	.L10
 254              	.L14:
 162:Core/Src/tim.c ****   }
 255              		.loc 1 162 5 view .LVU86
 256 0056 FFF7FEFF 		bl	Error_Handler
 257              	.LVL9:
 258              		.loc 1 168 1 is_stmt 0 view .LVU87
 259 005a F6E7     		b	.L9
 260              	.L16:
 261              		.align	2
 262              	.L15:
 263 005c 00000000 		.word	.LANCHOR1
 264 0060 00080040 		.word	1073743872
 265              		.cfi_endproc
 266              	.LFE136:
 268              		.section	.text.HAL_TIM_Encoder_MspInit,"ax",%progbits
 269              		.align	1
 270              		.global	HAL_TIM_Encoder_MspInit
 271              		.syntax unified
 272              		.thumb
 273              		.thumb_func
 274              		.fpu fpv4-sp-d16
 276              	HAL_TIM_Encoder_MspInit:
 277              	.LVL10:
 278              	.LFB138:
 169:Core/Src/tim.c **** /* TIM9 init function */
 170:Core/Src/tim.c **** void MX_TIM9_Init(void)
 171:Core/Src/tim.c **** {
 172:Core/Src/tim.c **** 
 173:Core/Src/tim.c ****   /* USER CODE BEGIN TIM9_Init 0 */
 174:Core/Src/tim.c **** 
 175:Core/Src/tim.c ****   /* USER CODE END TIM9_Init 0 */
 176:Core/Src/tim.c **** 
 177:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 178:Core/Src/tim.c **** 
 179:Core/Src/tim.c ****   /* USER CODE BEGIN TIM9_Init 1 */
ARM GAS  /tmp/cc25vZK1.s 			page 9


 180:Core/Src/tim.c **** 
 181:Core/Src/tim.c ****   /* USER CODE END TIM9_Init 1 */
 182:Core/Src/tim.c ****   htim9.Instance = TIM9;
 183:Core/Src/tim.c ****   htim9.Init.Prescaler = 0;
 184:Core/Src/tim.c ****   htim9.Init.CounterMode = TIM_COUNTERMODE_UP;
 185:Core/Src/tim.c ****   htim9.Init.Period = 65535;
 186:Core/Src/tim.c ****   htim9.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 187:Core/Src/tim.c ****   htim9.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 188:Core/Src/tim.c ****   if (HAL_TIM_PWM_Init(&htim9) != HAL_OK)
 189:Core/Src/tim.c ****   {
 190:Core/Src/tim.c ****     Error_Handler();
 191:Core/Src/tim.c ****   }
 192:Core/Src/tim.c ****   sConfigOC.OCMode = TIM_OCMODE_PWM1;
 193:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 194:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 195:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 196:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim9, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 197:Core/Src/tim.c ****   {
 198:Core/Src/tim.c ****     Error_Handler();
 199:Core/Src/tim.c ****   }
 200:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim9, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 201:Core/Src/tim.c ****   {
 202:Core/Src/tim.c ****     Error_Handler();
 203:Core/Src/tim.c ****   }
 204:Core/Src/tim.c ****   /* USER CODE BEGIN TIM9_Init 2 */
 205:Core/Src/tim.c **** 
 206:Core/Src/tim.c ****   /* USER CODE END TIM9_Init 2 */
 207:Core/Src/tim.c ****   HAL_TIM_MspPostInit(&htim9);
 208:Core/Src/tim.c **** 
 209:Core/Src/tim.c **** }
 210:Core/Src/tim.c **** 
 211:Core/Src/tim.c **** void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* tim_encoderHandle)
 212:Core/Src/tim.c **** {
 279              		.loc 1 212 1 is_stmt 1 view -0
 280              		.cfi_startproc
 281              		@ args = 0, pretend = 0, frame = 40
 282              		@ frame_needed = 0, uses_anonymous_args = 0
 283              		.loc 1 212 1 is_stmt 0 view .LVU89
 284 0000 00B5     		push	{lr}
 285              	.LCFI8:
 286              		.cfi_def_cfa_offset 4
 287              		.cfi_offset 14, -4
 288 0002 8BB0     		sub	sp, sp, #44
 289              	.LCFI9:
 290              		.cfi_def_cfa_offset 48
 213:Core/Src/tim.c **** 
 214:Core/Src/tim.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 291              		.loc 1 214 3 is_stmt 1 view .LVU90
 292              		.loc 1 214 20 is_stmt 0 view .LVU91
 293 0004 0023     		movs	r3, #0
 294 0006 0593     		str	r3, [sp, #20]
 295 0008 0693     		str	r3, [sp, #24]
 296 000a 0793     		str	r3, [sp, #28]
 297 000c 0893     		str	r3, [sp, #32]
 298 000e 0993     		str	r3, [sp, #36]
 215:Core/Src/tim.c ****   if(tim_encoderHandle->Instance==TIM1)
 299              		.loc 1 215 3 is_stmt 1 view .LVU92
ARM GAS  /tmp/cc25vZK1.s 			page 10


 300              		.loc 1 215 23 is_stmt 0 view .LVU93
 301 0010 0368     		ldr	r3, [r0]
 302              		.loc 1 215 5 view .LVU94
 303 0012 254A     		ldr	r2, .L23
 304 0014 9342     		cmp	r3, r2
 305 0016 05D0     		beq	.L21
 216:Core/Src/tim.c ****   {
 217:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspInit 0 */
 218:Core/Src/tim.c **** 
 219:Core/Src/tim.c ****   /* USER CODE END TIM1_MspInit 0 */
 220:Core/Src/tim.c ****     /* TIM1 clock enable */
 221:Core/Src/tim.c ****     __HAL_RCC_TIM1_CLK_ENABLE();
 222:Core/Src/tim.c **** 
 223:Core/Src/tim.c ****     __HAL_RCC_GPIOE_CLK_ENABLE();
 224:Core/Src/tim.c ****     /**TIM1 GPIO Configuration
 225:Core/Src/tim.c ****     PE9     ------> TIM1_CH1
 226:Core/Src/tim.c ****     PE11     ------> TIM1_CH2
 227:Core/Src/tim.c ****     */
 228:Core/Src/tim.c ****     GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_11;
 229:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 230:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 231:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 232:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 233:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 234:Core/Src/tim.c **** 
 235:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 236:Core/Src/tim.c **** 
 237:Core/Src/tim.c ****   /* USER CODE END TIM1_MspInit 1 */
 238:Core/Src/tim.c ****   }
 239:Core/Src/tim.c ****   else if(tim_encoderHandle->Instance==TIM4)
 306              		.loc 1 239 8 is_stmt 1 view .LVU95
 307              		.loc 1 239 10 is_stmt 0 view .LVU96
 308 0018 244A     		ldr	r2, .L23+4
 309 001a 9342     		cmp	r3, r2
 310 001c 24D0     		beq	.L22
 311              	.LVL11:
 312              	.L17:
 240:Core/Src/tim.c ****   {
 241:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_MspInit 0 */
 242:Core/Src/tim.c **** 
 243:Core/Src/tim.c ****   /* USER CODE END TIM4_MspInit 0 */
 244:Core/Src/tim.c ****     /* TIM4 clock enable */
 245:Core/Src/tim.c ****     __HAL_RCC_TIM4_CLK_ENABLE();
 246:Core/Src/tim.c **** 
 247:Core/Src/tim.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 248:Core/Src/tim.c ****     /**TIM4 GPIO Configuration
 249:Core/Src/tim.c ****     PB6     ------> TIM4_CH1
 250:Core/Src/tim.c ****     PB7     ------> TIM4_CH2
 251:Core/Src/tim.c ****     */
 252:Core/Src/tim.c ****     GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 253:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 254:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 255:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 256:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 257:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 258:Core/Src/tim.c **** 
 259:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_MspInit 1 */
ARM GAS  /tmp/cc25vZK1.s 			page 11


 260:Core/Src/tim.c **** 
 261:Core/Src/tim.c ****   /* USER CODE END TIM4_MspInit 1 */
 262:Core/Src/tim.c ****   }
 263:Core/Src/tim.c **** }
 313              		.loc 1 263 1 view .LVU97
 314 001e 0BB0     		add	sp, sp, #44
 315              	.LCFI10:
 316              		.cfi_remember_state
 317              		.cfi_def_cfa_offset 4
 318              		@ sp needed
 319 0020 5DF804FB 		ldr	pc, [sp], #4
 320              	.LVL12:
 321              	.L21:
 322              	.LCFI11:
 323              		.cfi_restore_state
 221:Core/Src/tim.c **** 
 324              		.loc 1 221 5 is_stmt 1 view .LVU98
 325              	.LBB2:
 221:Core/Src/tim.c **** 
 326              		.loc 1 221 5 view .LVU99
 327 0024 0021     		movs	r1, #0
 328 0026 0191     		str	r1, [sp, #4]
 221:Core/Src/tim.c **** 
 329              		.loc 1 221 5 view .LVU100
 330 0028 214B     		ldr	r3, .L23+8
 331 002a 5A6C     		ldr	r2, [r3, #68]
 332 002c 42F00102 		orr	r2, r2, #1
 333 0030 5A64     		str	r2, [r3, #68]
 221:Core/Src/tim.c **** 
 334              		.loc 1 221 5 view .LVU101
 335 0032 5A6C     		ldr	r2, [r3, #68]
 336 0034 02F00102 		and	r2, r2, #1
 337 0038 0192     		str	r2, [sp, #4]
 221:Core/Src/tim.c **** 
 338              		.loc 1 221 5 view .LVU102
 339 003a 019A     		ldr	r2, [sp, #4]
 340              	.LBE2:
 221:Core/Src/tim.c **** 
 341              		.loc 1 221 5 view .LVU103
 223:Core/Src/tim.c ****     /**TIM1 GPIO Configuration
 342              		.loc 1 223 5 view .LVU104
 343              	.LBB3:
 223:Core/Src/tim.c ****     /**TIM1 GPIO Configuration
 344              		.loc 1 223 5 view .LVU105
 345 003c 0291     		str	r1, [sp, #8]
 223:Core/Src/tim.c ****     /**TIM1 GPIO Configuration
 346              		.loc 1 223 5 view .LVU106
 347 003e 1A6B     		ldr	r2, [r3, #48]
 348 0040 42F01002 		orr	r2, r2, #16
 349 0044 1A63     		str	r2, [r3, #48]
 223:Core/Src/tim.c ****     /**TIM1 GPIO Configuration
 350              		.loc 1 223 5 view .LVU107
 351 0046 1B6B     		ldr	r3, [r3, #48]
 352 0048 03F01003 		and	r3, r3, #16
 353 004c 0293     		str	r3, [sp, #8]
 223:Core/Src/tim.c ****     /**TIM1 GPIO Configuration
 354              		.loc 1 223 5 view .LVU108
ARM GAS  /tmp/cc25vZK1.s 			page 12


 355 004e 029B     		ldr	r3, [sp, #8]
 356              	.LBE3:
 223:Core/Src/tim.c ****     /**TIM1 GPIO Configuration
 357              		.loc 1 223 5 view .LVU109
 228:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 358              		.loc 1 228 5 view .LVU110
 228:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 359              		.loc 1 228 25 is_stmt 0 view .LVU111
 360 0050 4FF42063 		mov	r3, #2560
 361 0054 0593     		str	r3, [sp, #20]
 229:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 362              		.loc 1 229 5 is_stmt 1 view .LVU112
 229:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 363              		.loc 1 229 26 is_stmt 0 view .LVU113
 364 0056 0223     		movs	r3, #2
 365 0058 0693     		str	r3, [sp, #24]
 230:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 366              		.loc 1 230 5 is_stmt 1 view .LVU114
 231:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 367              		.loc 1 231 5 view .LVU115
 232:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 368              		.loc 1 232 5 view .LVU116
 232:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 369              		.loc 1 232 31 is_stmt 0 view .LVU117
 370 005a 0123     		movs	r3, #1
 371 005c 0993     		str	r3, [sp, #36]
 233:Core/Src/tim.c **** 
 372              		.loc 1 233 5 is_stmt 1 view .LVU118
 373 005e 05A9     		add	r1, sp, #20
 374 0060 1448     		ldr	r0, .L23+12
 375              	.LVL13:
 233:Core/Src/tim.c **** 
 376              		.loc 1 233 5 is_stmt 0 view .LVU119
 377 0062 FFF7FEFF 		bl	HAL_GPIO_Init
 378              	.LVL14:
 379 0066 DAE7     		b	.L17
 380              	.LVL15:
 381              	.L22:
 245:Core/Src/tim.c **** 
 382              		.loc 1 245 5 is_stmt 1 view .LVU120
 383              	.LBB4:
 245:Core/Src/tim.c **** 
 384              		.loc 1 245 5 view .LVU121
 385 0068 0021     		movs	r1, #0
 386 006a 0391     		str	r1, [sp, #12]
 245:Core/Src/tim.c **** 
 387              		.loc 1 245 5 view .LVU122
 388 006c 104B     		ldr	r3, .L23+8
 389 006e 1A6C     		ldr	r2, [r3, #64]
 390 0070 42F00402 		orr	r2, r2, #4
 391 0074 1A64     		str	r2, [r3, #64]
 245:Core/Src/tim.c **** 
 392              		.loc 1 245 5 view .LVU123
 393 0076 1A6C     		ldr	r2, [r3, #64]
 394 0078 02F00402 		and	r2, r2, #4
 395 007c 0392     		str	r2, [sp, #12]
 245:Core/Src/tim.c **** 
ARM GAS  /tmp/cc25vZK1.s 			page 13


 396              		.loc 1 245 5 view .LVU124
 397 007e 039A     		ldr	r2, [sp, #12]
 398              	.LBE4:
 245:Core/Src/tim.c **** 
 399              		.loc 1 245 5 view .LVU125
 247:Core/Src/tim.c ****     /**TIM4 GPIO Configuration
 400              		.loc 1 247 5 view .LVU126
 401              	.LBB5:
 247:Core/Src/tim.c ****     /**TIM4 GPIO Configuration
 402              		.loc 1 247 5 view .LVU127
 403 0080 0491     		str	r1, [sp, #16]
 247:Core/Src/tim.c ****     /**TIM4 GPIO Configuration
 404              		.loc 1 247 5 view .LVU128
 405 0082 1A6B     		ldr	r2, [r3, #48]
 406 0084 42F00202 		orr	r2, r2, #2
 407 0088 1A63     		str	r2, [r3, #48]
 247:Core/Src/tim.c ****     /**TIM4 GPIO Configuration
 408              		.loc 1 247 5 view .LVU129
 409 008a 1B6B     		ldr	r3, [r3, #48]
 410 008c 03F00203 		and	r3, r3, #2
 411 0090 0493     		str	r3, [sp, #16]
 247:Core/Src/tim.c ****     /**TIM4 GPIO Configuration
 412              		.loc 1 247 5 view .LVU130
 413 0092 049B     		ldr	r3, [sp, #16]
 414              	.LBE5:
 247:Core/Src/tim.c ****     /**TIM4 GPIO Configuration
 415              		.loc 1 247 5 view .LVU131
 252:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 416              		.loc 1 252 5 view .LVU132
 252:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 417              		.loc 1 252 25 is_stmt 0 view .LVU133
 418 0094 C023     		movs	r3, #192
 419 0096 0593     		str	r3, [sp, #20]
 253:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 420              		.loc 1 253 5 is_stmt 1 view .LVU134
 253:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 421              		.loc 1 253 26 is_stmt 0 view .LVU135
 422 0098 0223     		movs	r3, #2
 423 009a 0693     		str	r3, [sp, #24]
 254:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 424              		.loc 1 254 5 is_stmt 1 view .LVU136
 255:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 425              		.loc 1 255 5 view .LVU137
 256:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 426              		.loc 1 256 5 view .LVU138
 256:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 427              		.loc 1 256 31 is_stmt 0 view .LVU139
 428 009c 0993     		str	r3, [sp, #36]
 257:Core/Src/tim.c **** 
 429              		.loc 1 257 5 is_stmt 1 view .LVU140
 430 009e 05A9     		add	r1, sp, #20
 431 00a0 0548     		ldr	r0, .L23+16
 432              	.LVL16:
 257:Core/Src/tim.c **** 
 433              		.loc 1 257 5 is_stmt 0 view .LVU141
 434 00a2 FFF7FEFF 		bl	HAL_GPIO_Init
 435              	.LVL17:
ARM GAS  /tmp/cc25vZK1.s 			page 14


 436              		.loc 1 263 1 view .LVU142
 437 00a6 BAE7     		b	.L17
 438              	.L24:
 439              		.align	2
 440              	.L23:
 441 00a8 00000140 		.word	1073807360
 442 00ac 00080040 		.word	1073743872
 443 00b0 00380240 		.word	1073887232
 444 00b4 00100240 		.word	1073876992
 445 00b8 00040240 		.word	1073873920
 446              		.cfi_endproc
 447              	.LFE138:
 449              		.section	.text.HAL_TIM_PWM_MspInit,"ax",%progbits
 450              		.align	1
 451              		.global	HAL_TIM_PWM_MspInit
 452              		.syntax unified
 453              		.thumb
 454              		.thumb_func
 455              		.fpu fpv4-sp-d16
 457              	HAL_TIM_PWM_MspInit:
 458              	.LVL18:
 459              	.LFB139:
 264:Core/Src/tim.c **** 
 265:Core/Src/tim.c **** void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
 266:Core/Src/tim.c **** {
 460              		.loc 1 266 1 is_stmt 1 view -0
 461              		.cfi_startproc
 462              		@ args = 0, pretend = 0, frame = 8
 463              		@ frame_needed = 0, uses_anonymous_args = 0
 464              		@ link register save eliminated.
 465              		.loc 1 266 1 is_stmt 0 view .LVU144
 466 0000 82B0     		sub	sp, sp, #8
 467              	.LCFI12:
 468              		.cfi_def_cfa_offset 8
 267:Core/Src/tim.c **** 
 268:Core/Src/tim.c ****   if(tim_pwmHandle->Instance==TIM2)
 469              		.loc 1 268 3 is_stmt 1 view .LVU145
 470              		.loc 1 268 19 is_stmt 0 view .LVU146
 471 0002 0368     		ldr	r3, [r0]
 472              		.loc 1 268 5 view .LVU147
 473 0004 B3F1804F 		cmp	r3, #1073741824
 474 0008 04D0     		beq	.L29
 269:Core/Src/tim.c ****   {
 270:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspInit 0 */
 271:Core/Src/tim.c **** 
 272:Core/Src/tim.c ****   /* USER CODE END TIM2_MspInit 0 */
 273:Core/Src/tim.c ****     /* TIM2 clock enable */
 274:Core/Src/tim.c ****     __HAL_RCC_TIM2_CLK_ENABLE();
 275:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 276:Core/Src/tim.c **** 
 277:Core/Src/tim.c ****   /* USER CODE END TIM2_MspInit 1 */
 278:Core/Src/tim.c ****   }
 279:Core/Src/tim.c ****   else if(tim_pwmHandle->Instance==TIM9)
 475              		.loc 1 279 8 is_stmt 1 view .LVU148
 476              		.loc 1 279 10 is_stmt 0 view .LVU149
 477 000a 0F4A     		ldr	r2, .L31
 478 000c 9342     		cmp	r3, r2
ARM GAS  /tmp/cc25vZK1.s 			page 15


 479 000e 0ED0     		beq	.L30
 480              	.L25:
 280:Core/Src/tim.c ****   {
 281:Core/Src/tim.c ****   /* USER CODE BEGIN TIM9_MspInit 0 */
 282:Core/Src/tim.c **** 
 283:Core/Src/tim.c ****   /* USER CODE END TIM9_MspInit 0 */
 284:Core/Src/tim.c ****     /* TIM9 clock enable */
 285:Core/Src/tim.c ****     __HAL_RCC_TIM9_CLK_ENABLE();
 286:Core/Src/tim.c ****   /* USER CODE BEGIN TIM9_MspInit 1 */
 287:Core/Src/tim.c **** 
 288:Core/Src/tim.c ****   /* USER CODE END TIM9_MspInit 1 */
 289:Core/Src/tim.c ****   }
 290:Core/Src/tim.c **** }
 481              		.loc 1 290 1 view .LVU150
 482 0010 02B0     		add	sp, sp, #8
 483              	.LCFI13:
 484              		.cfi_remember_state
 485              		.cfi_def_cfa_offset 0
 486              		@ sp needed
 487 0012 7047     		bx	lr
 488              	.L29:
 489              	.LCFI14:
 490              		.cfi_restore_state
 274:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 491              		.loc 1 274 5 is_stmt 1 view .LVU151
 492              	.LBB6:
 274:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 493              		.loc 1 274 5 view .LVU152
 494 0014 0023     		movs	r3, #0
 495 0016 0093     		str	r3, [sp]
 274:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 496              		.loc 1 274 5 view .LVU153
 497 0018 0C4B     		ldr	r3, .L31+4
 498 001a 1A6C     		ldr	r2, [r3, #64]
 499 001c 42F00102 		orr	r2, r2, #1
 500 0020 1A64     		str	r2, [r3, #64]
 274:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 501              		.loc 1 274 5 view .LVU154
 502 0022 1B6C     		ldr	r3, [r3, #64]
 503 0024 03F00103 		and	r3, r3, #1
 504 0028 0093     		str	r3, [sp]
 274:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 505              		.loc 1 274 5 view .LVU155
 506 002a 009B     		ldr	r3, [sp]
 507              	.LBE6:
 274:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 508              		.loc 1 274 5 view .LVU156
 509 002c F0E7     		b	.L25
 510              	.L30:
 285:Core/Src/tim.c ****   /* USER CODE BEGIN TIM9_MspInit 1 */
 511              		.loc 1 285 5 view .LVU157
 512              	.LBB7:
 285:Core/Src/tim.c ****   /* USER CODE BEGIN TIM9_MspInit 1 */
 513              		.loc 1 285 5 view .LVU158
 514 002e 0023     		movs	r3, #0
 515 0030 0193     		str	r3, [sp, #4]
 285:Core/Src/tim.c ****   /* USER CODE BEGIN TIM9_MspInit 1 */
ARM GAS  /tmp/cc25vZK1.s 			page 16


 516              		.loc 1 285 5 view .LVU159
 517 0032 064B     		ldr	r3, .L31+4
 518 0034 5A6C     		ldr	r2, [r3, #68]
 519 0036 42F48032 		orr	r2, r2, #65536
 520 003a 5A64     		str	r2, [r3, #68]
 285:Core/Src/tim.c ****   /* USER CODE BEGIN TIM9_MspInit 1 */
 521              		.loc 1 285 5 view .LVU160
 522 003c 5B6C     		ldr	r3, [r3, #68]
 523 003e 03F48033 		and	r3, r3, #65536
 524 0042 0193     		str	r3, [sp, #4]
 285:Core/Src/tim.c ****   /* USER CODE BEGIN TIM9_MspInit 1 */
 525              		.loc 1 285 5 view .LVU161
 526 0044 019B     		ldr	r3, [sp, #4]
 527              	.LBE7:
 285:Core/Src/tim.c ****   /* USER CODE BEGIN TIM9_MspInit 1 */
 528              		.loc 1 285 5 view .LVU162
 529              		.loc 1 290 1 is_stmt 0 view .LVU163
 530 0046 E3E7     		b	.L25
 531              	.L32:
 532              		.align	2
 533              	.L31:
 534 0048 00400140 		.word	1073823744
 535 004c 00380240 		.word	1073887232
 536              		.cfi_endproc
 537              	.LFE139:
 539              		.section	.text.HAL_TIM_MspPostInit,"ax",%progbits
 540              		.align	1
 541              		.global	HAL_TIM_MspPostInit
 542              		.syntax unified
 543              		.thumb
 544              		.thumb_func
 545              		.fpu fpv4-sp-d16
 547              	HAL_TIM_MspPostInit:
 548              	.LVL19:
 549              	.LFB140:
 291:Core/Src/tim.c **** void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
 292:Core/Src/tim.c **** {
 550              		.loc 1 292 1 is_stmt 1 view -0
 551              		.cfi_startproc
 552              		@ args = 0, pretend = 0, frame = 32
 553              		@ frame_needed = 0, uses_anonymous_args = 0
 554              		.loc 1 292 1 is_stmt 0 view .LVU165
 555 0000 00B5     		push	{lr}
 556              	.LCFI15:
 557              		.cfi_def_cfa_offset 4
 558              		.cfi_offset 14, -4
 559 0002 89B0     		sub	sp, sp, #36
 560              	.LCFI16:
 561              		.cfi_def_cfa_offset 40
 293:Core/Src/tim.c **** 
 294:Core/Src/tim.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 562              		.loc 1 294 3 is_stmt 1 view .LVU166
 563              		.loc 1 294 20 is_stmt 0 view .LVU167
 564 0004 0023     		movs	r3, #0
 565 0006 0393     		str	r3, [sp, #12]
 566 0008 0493     		str	r3, [sp, #16]
 567 000a 0593     		str	r3, [sp, #20]
ARM GAS  /tmp/cc25vZK1.s 			page 17


 568 000c 0693     		str	r3, [sp, #24]
 569 000e 0793     		str	r3, [sp, #28]
 295:Core/Src/tim.c ****   if(timHandle->Instance==TIM2)
 570              		.loc 1 295 3 is_stmt 1 view .LVU168
 571              		.loc 1 295 15 is_stmt 0 view .LVU169
 572 0010 0368     		ldr	r3, [r0]
 573              		.loc 1 295 5 view .LVU170
 574 0012 B3F1804F 		cmp	r3, #1073741824
 575 0016 05D0     		beq	.L37
 296:Core/Src/tim.c ****   {
 297:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspPostInit 0 */
 298:Core/Src/tim.c **** 
 299:Core/Src/tim.c ****   /* USER CODE END TIM2_MspPostInit 0 */
 300:Core/Src/tim.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 301:Core/Src/tim.c ****     /**TIM2 GPIO Configuration
 302:Core/Src/tim.c ****     PA3     ------> TIM2_CH4
 303:Core/Src/tim.c ****     PA5     ------> TIM2_CH1
 304:Core/Src/tim.c ****     */
 305:Core/Src/tim.c ****     GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_5;
 306:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 307:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 308:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 309:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 310:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 311:Core/Src/tim.c **** 
 312:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspPostInit 1 */
 313:Core/Src/tim.c **** 
 314:Core/Src/tim.c ****   /* USER CODE END TIM2_MspPostInit 1 */
 315:Core/Src/tim.c ****   }
 316:Core/Src/tim.c ****   else if(timHandle->Instance==TIM9)
 576              		.loc 1 316 8 is_stmt 1 view .LVU171
 577              		.loc 1 316 10 is_stmt 0 view .LVU172
 578 0018 194A     		ldr	r2, .L39
 579 001a 9342     		cmp	r3, r2
 580 001c 19D0     		beq	.L38
 581              	.LVL20:
 582              	.L33:
 317:Core/Src/tim.c ****   {
 318:Core/Src/tim.c ****   /* USER CODE BEGIN TIM9_MspPostInit 0 */
 319:Core/Src/tim.c **** 
 320:Core/Src/tim.c ****   /* USER CODE END TIM9_MspPostInit 0 */
 321:Core/Src/tim.c **** 
 322:Core/Src/tim.c ****     __HAL_RCC_GPIOE_CLK_ENABLE();
 323:Core/Src/tim.c ****     /**TIM9 GPIO Configuration
 324:Core/Src/tim.c ****     PE5     ------> TIM9_CH1
 325:Core/Src/tim.c ****     PE6     ------> TIM9_CH2
 326:Core/Src/tim.c ****     */
 327:Core/Src/tim.c ****     GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 328:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 329:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 330:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 331:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF3_TIM9;
 332:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 333:Core/Src/tim.c **** 
 334:Core/Src/tim.c ****   /* USER CODE BEGIN TIM9_MspPostInit 1 */
 335:Core/Src/tim.c **** 
 336:Core/Src/tim.c ****   /* USER CODE END TIM9_MspPostInit 1 */
ARM GAS  /tmp/cc25vZK1.s 			page 18


 337:Core/Src/tim.c ****   }
 338:Core/Src/tim.c **** 
 339:Core/Src/tim.c **** }
 583              		.loc 1 339 1 view .LVU173
 584 001e 09B0     		add	sp, sp, #36
 585              	.LCFI17:
 586              		.cfi_remember_state
 587              		.cfi_def_cfa_offset 4
 588              		@ sp needed
 589 0020 5DF804FB 		ldr	pc, [sp], #4
 590              	.LVL21:
 591              	.L37:
 592              	.LCFI18:
 593              		.cfi_restore_state
 300:Core/Src/tim.c ****     /**TIM2 GPIO Configuration
 594              		.loc 1 300 5 is_stmt 1 view .LVU174
 595              	.LBB8:
 300:Core/Src/tim.c ****     /**TIM2 GPIO Configuration
 596              		.loc 1 300 5 view .LVU175
 597 0024 0023     		movs	r3, #0
 598 0026 0193     		str	r3, [sp, #4]
 300:Core/Src/tim.c ****     /**TIM2 GPIO Configuration
 599              		.loc 1 300 5 view .LVU176
 600 0028 164B     		ldr	r3, .L39+4
 601 002a 1A6B     		ldr	r2, [r3, #48]
 602 002c 42F00102 		orr	r2, r2, #1
 603 0030 1A63     		str	r2, [r3, #48]
 300:Core/Src/tim.c ****     /**TIM2 GPIO Configuration
 604              		.loc 1 300 5 view .LVU177
 605 0032 1B6B     		ldr	r3, [r3, #48]
 606 0034 03F00103 		and	r3, r3, #1
 607 0038 0193     		str	r3, [sp, #4]
 300:Core/Src/tim.c ****     /**TIM2 GPIO Configuration
 608              		.loc 1 300 5 view .LVU178
 609 003a 019B     		ldr	r3, [sp, #4]
 610              	.LBE8:
 300:Core/Src/tim.c ****     /**TIM2 GPIO Configuration
 611              		.loc 1 300 5 view .LVU179
 305:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 612              		.loc 1 305 5 view .LVU180
 305:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 613              		.loc 1 305 25 is_stmt 0 view .LVU181
 614 003c 2823     		movs	r3, #40
 615 003e 0393     		str	r3, [sp, #12]
 306:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 616              		.loc 1 306 5 is_stmt 1 view .LVU182
 306:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 617              		.loc 1 306 26 is_stmt 0 view .LVU183
 618 0040 0223     		movs	r3, #2
 619 0042 0493     		str	r3, [sp, #16]
 307:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 620              		.loc 1 307 5 is_stmt 1 view .LVU184
 308:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 621              		.loc 1 308 5 view .LVU185
 309:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 622              		.loc 1 309 5 view .LVU186
 309:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
ARM GAS  /tmp/cc25vZK1.s 			page 19


 623              		.loc 1 309 31 is_stmt 0 view .LVU187
 624 0044 0123     		movs	r3, #1
 625 0046 0793     		str	r3, [sp, #28]
 310:Core/Src/tim.c **** 
 626              		.loc 1 310 5 is_stmt 1 view .LVU188
 627 0048 03A9     		add	r1, sp, #12
 628 004a 0F48     		ldr	r0, .L39+8
 629              	.LVL22:
 310:Core/Src/tim.c **** 
 630              		.loc 1 310 5 is_stmt 0 view .LVU189
 631 004c FFF7FEFF 		bl	HAL_GPIO_Init
 632              	.LVL23:
 633 0050 E5E7     		b	.L33
 634              	.LVL24:
 635              	.L38:
 322:Core/Src/tim.c ****     /**TIM9 GPIO Configuration
 636              		.loc 1 322 5 is_stmt 1 view .LVU190
 637              	.LBB9:
 322:Core/Src/tim.c ****     /**TIM9 GPIO Configuration
 638              		.loc 1 322 5 view .LVU191
 639 0052 0023     		movs	r3, #0
 640 0054 0293     		str	r3, [sp, #8]
 322:Core/Src/tim.c ****     /**TIM9 GPIO Configuration
 641              		.loc 1 322 5 view .LVU192
 642 0056 0B4B     		ldr	r3, .L39+4
 643 0058 1A6B     		ldr	r2, [r3, #48]
 644 005a 42F01002 		orr	r2, r2, #16
 645 005e 1A63     		str	r2, [r3, #48]
 322:Core/Src/tim.c ****     /**TIM9 GPIO Configuration
 646              		.loc 1 322 5 view .LVU193
 647 0060 1B6B     		ldr	r3, [r3, #48]
 648 0062 03F01003 		and	r3, r3, #16
 649 0066 0293     		str	r3, [sp, #8]
 322:Core/Src/tim.c ****     /**TIM9 GPIO Configuration
 650              		.loc 1 322 5 view .LVU194
 651 0068 029B     		ldr	r3, [sp, #8]
 652              	.LBE9:
 322:Core/Src/tim.c ****     /**TIM9 GPIO Configuration
 653              		.loc 1 322 5 view .LVU195
 327:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 654              		.loc 1 327 5 view .LVU196
 327:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 655              		.loc 1 327 25 is_stmt 0 view .LVU197
 656 006a 6023     		movs	r3, #96
 657 006c 0393     		str	r3, [sp, #12]
 328:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 658              		.loc 1 328 5 is_stmt 1 view .LVU198
 328:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 659              		.loc 1 328 26 is_stmt 0 view .LVU199
 660 006e 0223     		movs	r3, #2
 661 0070 0493     		str	r3, [sp, #16]
 329:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 662              		.loc 1 329 5 is_stmt 1 view .LVU200
 330:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF3_TIM9;
 663              		.loc 1 330 5 view .LVU201
 331:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 664              		.loc 1 331 5 view .LVU202
ARM GAS  /tmp/cc25vZK1.s 			page 20


 331:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 665              		.loc 1 331 31 is_stmt 0 view .LVU203
 666 0072 0323     		movs	r3, #3
 667 0074 0793     		str	r3, [sp, #28]
 332:Core/Src/tim.c **** 
 668              		.loc 1 332 5 is_stmt 1 view .LVU204
 669 0076 03A9     		add	r1, sp, #12
 670 0078 0448     		ldr	r0, .L39+12
 671              	.LVL25:
 332:Core/Src/tim.c **** 
 672              		.loc 1 332 5 is_stmt 0 view .LVU205
 673 007a FFF7FEFF 		bl	HAL_GPIO_Init
 674              	.LVL26:
 675              		.loc 1 339 1 view .LVU206
 676 007e CEE7     		b	.L33
 677              	.L40:
 678              		.align	2
 679              	.L39:
 680 0080 00400140 		.word	1073823744
 681 0084 00380240 		.word	1073887232
 682 0088 00000240 		.word	1073872896
 683 008c 00100240 		.word	1073876992
 684              		.cfi_endproc
 685              	.LFE140:
 687              		.section	.text.MX_TIM2_Init,"ax",%progbits
 688              		.align	1
 689              		.global	MX_TIM2_Init
 690              		.syntax unified
 691              		.thumb
 692              		.thumb_func
 693              		.fpu fpv4-sp-d16
 695              	MX_TIM2_Init:
 696              	.LFB135:
  79:Core/Src/tim.c **** 
 697              		.loc 1 79 1 is_stmt 1 view -0
 698              		.cfi_startproc
 699              		@ args = 0, pretend = 0, frame = 40
 700              		@ frame_needed = 0, uses_anonymous_args = 0
 701 0000 00B5     		push	{lr}
 702              	.LCFI19:
 703              		.cfi_def_cfa_offset 4
 704              		.cfi_offset 14, -4
 705 0002 8BB0     		sub	sp, sp, #44
 706              	.LCFI20:
 707              		.cfi_def_cfa_offset 48
  85:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 708              		.loc 1 85 3 view .LVU208
  85:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 709              		.loc 1 85 27 is_stmt 0 view .LVU209
 710 0004 0023     		movs	r3, #0
 711 0006 0893     		str	r3, [sp, #32]
 712 0008 0993     		str	r3, [sp, #36]
  86:Core/Src/tim.c **** 
 713              		.loc 1 86 3 is_stmt 1 view .LVU210
  86:Core/Src/tim.c **** 
 714              		.loc 1 86 22 is_stmt 0 view .LVU211
 715 000a 0193     		str	r3, [sp, #4]
ARM GAS  /tmp/cc25vZK1.s 			page 21


 716 000c 0293     		str	r3, [sp, #8]
 717 000e 0393     		str	r3, [sp, #12]
 718 0010 0493     		str	r3, [sp, #16]
 719 0012 0593     		str	r3, [sp, #20]
 720 0014 0693     		str	r3, [sp, #24]
 721 0016 0793     		str	r3, [sp, #28]
  91:Core/Src/tim.c ****   htim2.Init.Prescaler = 0;
 722              		.loc 1 91 3 is_stmt 1 view .LVU212
  91:Core/Src/tim.c ****   htim2.Init.Prescaler = 0;
 723              		.loc 1 91 18 is_stmt 0 view .LVU213
 724 0018 1C48     		ldr	r0, .L51
 725 001a 4FF08042 		mov	r2, #1073741824
 726 001e 0260     		str	r2, [r0]
  92:Core/Src/tim.c ****   htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 727              		.loc 1 92 3 is_stmt 1 view .LVU214
  92:Core/Src/tim.c ****   htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 728              		.loc 1 92 24 is_stmt 0 view .LVU215
 729 0020 4360     		str	r3, [r0, #4]
  93:Core/Src/tim.c ****   htim2.Init.Period = 65535;
 730              		.loc 1 93 3 is_stmt 1 view .LVU216
  93:Core/Src/tim.c ****   htim2.Init.Period = 65535;
 731              		.loc 1 93 26 is_stmt 0 view .LVU217
 732 0022 8360     		str	r3, [r0, #8]
  94:Core/Src/tim.c ****   htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 733              		.loc 1 94 3 is_stmt 1 view .LVU218
  94:Core/Src/tim.c ****   htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 734              		.loc 1 94 21 is_stmt 0 view .LVU219
 735 0024 4FF6FF72 		movw	r2, #65535
 736 0028 C260     		str	r2, [r0, #12]
  95:Core/Src/tim.c ****   htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 737              		.loc 1 95 3 is_stmt 1 view .LVU220
  95:Core/Src/tim.c ****   htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 738              		.loc 1 95 28 is_stmt 0 view .LVU221
 739 002a 0361     		str	r3, [r0, #16]
  96:Core/Src/tim.c ****   if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 740              		.loc 1 96 3 is_stmt 1 view .LVU222
  96:Core/Src/tim.c ****   if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 741              		.loc 1 96 32 is_stmt 0 view .LVU223
 742 002c 8361     		str	r3, [r0, #24]
  97:Core/Src/tim.c ****   {
 743              		.loc 1 97 3 is_stmt 1 view .LVU224
  97:Core/Src/tim.c ****   {
 744              		.loc 1 97 7 is_stmt 0 view .LVU225
 745 002e FFF7FEFF 		bl	HAL_TIM_PWM_Init
 746              	.LVL27:
  97:Core/Src/tim.c ****   {
 747              		.loc 1 97 6 view .LVU226
 748 0032 F0B9     		cbnz	r0, .L47
 749              	.L42:
 101:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 750              		.loc 1 101 3 is_stmt 1 view .LVU227
 101:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 751              		.loc 1 101 37 is_stmt 0 view .LVU228
 752 0034 0023     		movs	r3, #0
 753 0036 0893     		str	r3, [sp, #32]
 102:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 754              		.loc 1 102 3 is_stmt 1 view .LVU229
ARM GAS  /tmp/cc25vZK1.s 			page 22


 102:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 755              		.loc 1 102 33 is_stmt 0 view .LVU230
 756 0038 0993     		str	r3, [sp, #36]
 103:Core/Src/tim.c ****   {
 757              		.loc 1 103 3 is_stmt 1 view .LVU231
 103:Core/Src/tim.c ****   {
 758              		.loc 1 103 7 is_stmt 0 view .LVU232
 759 003a 08A9     		add	r1, sp, #32
 760 003c 1348     		ldr	r0, .L51
 761 003e FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 762              	.LVL28:
 103:Core/Src/tim.c ****   {
 763              		.loc 1 103 6 view .LVU233
 764 0042 C8B9     		cbnz	r0, .L48
 765              	.L43:
 107:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 766              		.loc 1 107 3 is_stmt 1 view .LVU234
 107:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 767              		.loc 1 107 20 is_stmt 0 view .LVU235
 768 0044 6023     		movs	r3, #96
 769 0046 0193     		str	r3, [sp, #4]
 108:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 770              		.loc 1 108 3 is_stmt 1 view .LVU236
 108:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 771              		.loc 1 108 19 is_stmt 0 view .LVU237
 772 0048 0022     		movs	r2, #0
 773 004a 0292     		str	r2, [sp, #8]
 109:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 774              		.loc 1 109 3 is_stmt 1 view .LVU238
 109:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 775              		.loc 1 109 24 is_stmt 0 view .LVU239
 776 004c 0392     		str	r2, [sp, #12]
 110:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 777              		.loc 1 110 3 is_stmt 1 view .LVU240
 110:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 778              		.loc 1 110 24 is_stmt 0 view .LVU241
 779 004e 0592     		str	r2, [sp, #20]
 111:Core/Src/tim.c ****   {
 780              		.loc 1 111 3 is_stmt 1 view .LVU242
 111:Core/Src/tim.c ****   {
 781              		.loc 1 111 7 is_stmt 0 view .LVU243
 782 0050 01A9     		add	r1, sp, #4
 783 0052 0E48     		ldr	r0, .L51
 784 0054 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 785              	.LVL29:
 111:Core/Src/tim.c ****   {
 786              		.loc 1 111 6 view .LVU244
 787 0058 88B9     		cbnz	r0, .L49
 788              	.L44:
 115:Core/Src/tim.c ****   {
 789              		.loc 1 115 3 is_stmt 1 view .LVU245
 115:Core/Src/tim.c ****   {
 790              		.loc 1 115 7 is_stmt 0 view .LVU246
 791 005a 0C22     		movs	r2, #12
 792 005c 01A9     		add	r1, sp, #4
 793 005e 0B48     		ldr	r0, .L51
 794 0060 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
ARM GAS  /tmp/cc25vZK1.s 			page 23


 795              	.LVL30:
 115:Core/Src/tim.c ****   {
 796              		.loc 1 115 6 view .LVU247
 797 0064 70B9     		cbnz	r0, .L50
 798              	.L45:
 122:Core/Src/tim.c **** 
 799              		.loc 1 122 3 is_stmt 1 view .LVU248
 800 0066 0948     		ldr	r0, .L51
 801 0068 FFF7FEFF 		bl	HAL_TIM_MspPostInit
 802              	.LVL31:
 124:Core/Src/tim.c **** /* TIM4 init function */
 803              		.loc 1 124 1 is_stmt 0 view .LVU249
 804 006c 0BB0     		add	sp, sp, #44
 805              	.LCFI21:
 806              		.cfi_remember_state
 807              		.cfi_def_cfa_offset 4
 808              		@ sp needed
 809 006e 5DF804FB 		ldr	pc, [sp], #4
 810              	.L47:
 811              	.LCFI22:
 812              		.cfi_restore_state
  99:Core/Src/tim.c ****   }
 813              		.loc 1 99 5 is_stmt 1 view .LVU250
 814 0072 FFF7FEFF 		bl	Error_Handler
 815              	.LVL32:
 816 0076 DDE7     		b	.L42
 817              	.L48:
 105:Core/Src/tim.c ****   }
 818              		.loc 1 105 5 view .LVU251
 819 0078 FFF7FEFF 		bl	Error_Handler
 820              	.LVL33:
 821 007c E2E7     		b	.L43
 822              	.L49:
 113:Core/Src/tim.c ****   }
 823              		.loc 1 113 5 view .LVU252
 824 007e FFF7FEFF 		bl	Error_Handler
 825              	.LVL34:
 826 0082 EAE7     		b	.L44
 827              	.L50:
 117:Core/Src/tim.c ****   }
 828              		.loc 1 117 5 view .LVU253
 829 0084 FFF7FEFF 		bl	Error_Handler
 830              	.LVL35:
 831 0088 EDE7     		b	.L45
 832              	.L52:
 833 008a 00BF     		.align	2
 834              	.L51:
 835 008c 00000000 		.word	.LANCHOR2
 836              		.cfi_endproc
 837              	.LFE135:
 839              		.section	.text.MX_TIM9_Init,"ax",%progbits
 840              		.align	1
 841              		.global	MX_TIM9_Init
 842              		.syntax unified
 843              		.thumb
 844              		.thumb_func
 845              		.fpu fpv4-sp-d16
ARM GAS  /tmp/cc25vZK1.s 			page 24


 847              	MX_TIM9_Init:
 848              	.LFB137:
 171:Core/Src/tim.c **** 
 849              		.loc 1 171 1 view -0
 850              		.cfi_startproc
 851              		@ args = 0, pretend = 0, frame = 32
 852              		@ frame_needed = 0, uses_anonymous_args = 0
 853 0000 00B5     		push	{lr}
 854              	.LCFI23:
 855              		.cfi_def_cfa_offset 4
 856              		.cfi_offset 14, -4
 857 0002 89B0     		sub	sp, sp, #36
 858              	.LCFI24:
 859              		.cfi_def_cfa_offset 40
 177:Core/Src/tim.c **** 
 860              		.loc 1 177 3 view .LVU255
 177:Core/Src/tim.c **** 
 861              		.loc 1 177 22 is_stmt 0 view .LVU256
 862 0004 0023     		movs	r3, #0
 863 0006 0193     		str	r3, [sp, #4]
 864 0008 0293     		str	r3, [sp, #8]
 865 000a 0393     		str	r3, [sp, #12]
 866 000c 0493     		str	r3, [sp, #16]
 867 000e 0593     		str	r3, [sp, #20]
 868 0010 0693     		str	r3, [sp, #24]
 869 0012 0793     		str	r3, [sp, #28]
 182:Core/Src/tim.c ****   htim9.Init.Prescaler = 0;
 870              		.loc 1 182 3 is_stmt 1 view .LVU257
 182:Core/Src/tim.c ****   htim9.Init.Prescaler = 0;
 871              		.loc 1 182 18 is_stmt 0 view .LVU258
 872 0014 1648     		ldr	r0, .L61
 873 0016 174A     		ldr	r2, .L61+4
 874 0018 0260     		str	r2, [r0]
 183:Core/Src/tim.c ****   htim9.Init.CounterMode = TIM_COUNTERMODE_UP;
 875              		.loc 1 183 3 is_stmt 1 view .LVU259
 183:Core/Src/tim.c ****   htim9.Init.CounterMode = TIM_COUNTERMODE_UP;
 876              		.loc 1 183 24 is_stmt 0 view .LVU260
 877 001a 4360     		str	r3, [r0, #4]
 184:Core/Src/tim.c ****   htim9.Init.Period = 65535;
 878              		.loc 1 184 3 is_stmt 1 view .LVU261
 184:Core/Src/tim.c ****   htim9.Init.Period = 65535;
 879              		.loc 1 184 26 is_stmt 0 view .LVU262
 880 001c 8360     		str	r3, [r0, #8]
 185:Core/Src/tim.c ****   htim9.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 881              		.loc 1 185 3 is_stmt 1 view .LVU263
 185:Core/Src/tim.c ****   htim9.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 882              		.loc 1 185 21 is_stmt 0 view .LVU264
 883 001e 4FF6FF72 		movw	r2, #65535
 884 0022 C260     		str	r2, [r0, #12]
 186:Core/Src/tim.c ****   htim9.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 885              		.loc 1 186 3 is_stmt 1 view .LVU265
 186:Core/Src/tim.c ****   htim9.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 886              		.loc 1 186 28 is_stmt 0 view .LVU266
 887 0024 0361     		str	r3, [r0, #16]
 187:Core/Src/tim.c ****   if (HAL_TIM_PWM_Init(&htim9) != HAL_OK)
 888              		.loc 1 187 3 is_stmt 1 view .LVU267
 187:Core/Src/tim.c ****   if (HAL_TIM_PWM_Init(&htim9) != HAL_OK)
ARM GAS  /tmp/cc25vZK1.s 			page 25


 889              		.loc 1 187 32 is_stmt 0 view .LVU268
 890 0026 8361     		str	r3, [r0, #24]
 188:Core/Src/tim.c ****   {
 891              		.loc 1 188 3 is_stmt 1 view .LVU269
 188:Core/Src/tim.c ****   {
 892              		.loc 1 188 7 is_stmt 0 view .LVU270
 893 0028 FFF7FEFF 		bl	HAL_TIM_PWM_Init
 894              	.LVL36:
 188:Core/Src/tim.c ****   {
 895              		.loc 1 188 6 view .LVU271
 896 002c B8B9     		cbnz	r0, .L58
 897              	.L54:
 192:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 898              		.loc 1 192 3 is_stmt 1 view .LVU272
 192:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 899              		.loc 1 192 20 is_stmt 0 view .LVU273
 900 002e 6023     		movs	r3, #96
 901 0030 0193     		str	r3, [sp, #4]
 193:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 902              		.loc 1 193 3 is_stmt 1 view .LVU274
 193:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 903              		.loc 1 193 19 is_stmt 0 view .LVU275
 904 0032 0022     		movs	r2, #0
 905 0034 0292     		str	r2, [sp, #8]
 194:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 906              		.loc 1 194 3 is_stmt 1 view .LVU276
 194:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 907              		.loc 1 194 24 is_stmt 0 view .LVU277
 908 0036 0392     		str	r2, [sp, #12]
 195:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim9, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 909              		.loc 1 195 3 is_stmt 1 view .LVU278
 195:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim9, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 910              		.loc 1 195 24 is_stmt 0 view .LVU279
 911 0038 0592     		str	r2, [sp, #20]
 196:Core/Src/tim.c ****   {
 912              		.loc 1 196 3 is_stmt 1 view .LVU280
 196:Core/Src/tim.c ****   {
 913              		.loc 1 196 7 is_stmt 0 view .LVU281
 914 003a 01A9     		add	r1, sp, #4
 915 003c 0C48     		ldr	r0, .L61
 916 003e FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 917              	.LVL37:
 196:Core/Src/tim.c ****   {
 918              		.loc 1 196 6 view .LVU282
 919 0042 78B9     		cbnz	r0, .L59
 920              	.L55:
 200:Core/Src/tim.c ****   {
 921              		.loc 1 200 3 is_stmt 1 view .LVU283
 200:Core/Src/tim.c ****   {
 922              		.loc 1 200 7 is_stmt 0 view .LVU284
 923 0044 0422     		movs	r2, #4
 924 0046 0DEB0201 		add	r1, sp, r2
 925 004a 0948     		ldr	r0, .L61
 926 004c FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 927              	.LVL38:
 200:Core/Src/tim.c ****   {
 928              		.loc 1 200 6 view .LVU285
ARM GAS  /tmp/cc25vZK1.s 			page 26


 929 0050 58B9     		cbnz	r0, .L60
 930              	.L56:
 207:Core/Src/tim.c **** 
 931              		.loc 1 207 3 is_stmt 1 view .LVU286
 932 0052 0748     		ldr	r0, .L61
 933 0054 FFF7FEFF 		bl	HAL_TIM_MspPostInit
 934              	.LVL39:
 209:Core/Src/tim.c **** 
 935              		.loc 1 209 1 is_stmt 0 view .LVU287
 936 0058 09B0     		add	sp, sp, #36
 937              	.LCFI25:
 938              		.cfi_remember_state
 939              		.cfi_def_cfa_offset 4
 940              		@ sp needed
 941 005a 5DF804FB 		ldr	pc, [sp], #4
 942              	.L58:
 943              	.LCFI26:
 944              		.cfi_restore_state
 190:Core/Src/tim.c ****   }
 945              		.loc 1 190 5 is_stmt 1 view .LVU288
 946 005e FFF7FEFF 		bl	Error_Handler
 947              	.LVL40:
 948 0062 E4E7     		b	.L54
 949              	.L59:
 198:Core/Src/tim.c ****   }
 950              		.loc 1 198 5 view .LVU289
 951 0064 FFF7FEFF 		bl	Error_Handler
 952              	.LVL41:
 953 0068 ECE7     		b	.L55
 954              	.L60:
 202:Core/Src/tim.c ****   }
 955              		.loc 1 202 5 view .LVU290
 956 006a FFF7FEFF 		bl	Error_Handler
 957              	.LVL42:
 958 006e F0E7     		b	.L56
 959              	.L62:
 960              		.align	2
 961              	.L61:
 962 0070 00000000 		.word	.LANCHOR3
 963 0074 00400140 		.word	1073823744
 964              		.cfi_endproc
 965              	.LFE137:
 967              		.section	.text.HAL_TIM_Encoder_MspDeInit,"ax",%progbits
 968              		.align	1
 969              		.global	HAL_TIM_Encoder_MspDeInit
 970              		.syntax unified
 971              		.thumb
 972              		.thumb_func
 973              		.fpu fpv4-sp-d16
 975              	HAL_TIM_Encoder_MspDeInit:
 976              	.LVL43:
 977              	.LFB141:
 340:Core/Src/tim.c **** 
 341:Core/Src/tim.c **** void HAL_TIM_Encoder_MspDeInit(TIM_HandleTypeDef* tim_encoderHandle)
 342:Core/Src/tim.c **** {
 978              		.loc 1 342 1 view -0
 979              		.cfi_startproc
ARM GAS  /tmp/cc25vZK1.s 			page 27


 980              		@ args = 0, pretend = 0, frame = 0
 981              		@ frame_needed = 0, uses_anonymous_args = 0
 982              		.loc 1 342 1 is_stmt 0 view .LVU292
 983 0000 08B5     		push	{r3, lr}
 984              	.LCFI27:
 985              		.cfi_def_cfa_offset 8
 986              		.cfi_offset 3, -8
 987              		.cfi_offset 14, -4
 343:Core/Src/tim.c **** 
 344:Core/Src/tim.c ****   if(tim_encoderHandle->Instance==TIM1)
 988              		.loc 1 344 3 is_stmt 1 view .LVU293
 989              		.loc 1 344 23 is_stmt 0 view .LVU294
 990 0002 0368     		ldr	r3, [r0]
 991              		.loc 1 344 5 view .LVU295
 992 0004 0E4A     		ldr	r2, .L69
 993 0006 9342     		cmp	r3, r2
 994 0008 03D0     		beq	.L67
 345:Core/Src/tim.c ****   {
 346:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspDeInit 0 */
 347:Core/Src/tim.c **** 
 348:Core/Src/tim.c ****   /* USER CODE END TIM1_MspDeInit 0 */
 349:Core/Src/tim.c ****     /* Peripheral clock disable */
 350:Core/Src/tim.c ****     __HAL_RCC_TIM1_CLK_DISABLE();
 351:Core/Src/tim.c **** 
 352:Core/Src/tim.c ****     /**TIM1 GPIO Configuration
 353:Core/Src/tim.c ****     PE9     ------> TIM1_CH1
 354:Core/Src/tim.c ****     PE11     ------> TIM1_CH2
 355:Core/Src/tim.c ****     */
 356:Core/Src/tim.c ****     HAL_GPIO_DeInit(GPIOE, GPIO_PIN_9|GPIO_PIN_11);
 357:Core/Src/tim.c **** 
 358:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspDeInit 1 */
 359:Core/Src/tim.c **** 
 360:Core/Src/tim.c ****   /* USER CODE END TIM1_MspDeInit 1 */
 361:Core/Src/tim.c ****   }
 362:Core/Src/tim.c ****   else if(tim_encoderHandle->Instance==TIM4)
 995              		.loc 1 362 8 is_stmt 1 view .LVU296
 996              		.loc 1 362 10 is_stmt 0 view .LVU297
 997 000a 0E4A     		ldr	r2, .L69+4
 998 000c 9342     		cmp	r3, r2
 999 000e 0CD0     		beq	.L68
 1000              	.LVL44:
 1001              	.L63:
 363:Core/Src/tim.c ****   {
 364:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_MspDeInit 0 */
 365:Core/Src/tim.c **** 
 366:Core/Src/tim.c ****   /* USER CODE END TIM4_MspDeInit 0 */
 367:Core/Src/tim.c ****     /* Peripheral clock disable */
 368:Core/Src/tim.c ****     __HAL_RCC_TIM4_CLK_DISABLE();
 369:Core/Src/tim.c **** 
 370:Core/Src/tim.c ****     /**TIM4 GPIO Configuration
 371:Core/Src/tim.c ****     PB6     ------> TIM4_CH1
 372:Core/Src/tim.c ****     PB7     ------> TIM4_CH2
 373:Core/Src/tim.c ****     */
 374:Core/Src/tim.c ****     HAL_GPIO_DeInit(GPIOB, GPIO_PIN_6|GPIO_PIN_7);
 375:Core/Src/tim.c **** 
 376:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_MspDeInit 1 */
 377:Core/Src/tim.c **** 
ARM GAS  /tmp/cc25vZK1.s 			page 28


 378:Core/Src/tim.c ****   /* USER CODE END TIM4_MspDeInit 1 */
 379:Core/Src/tim.c ****   }
 380:Core/Src/tim.c **** }
 1002              		.loc 1 380 1 view .LVU298
 1003 0010 08BD     		pop	{r3, pc}
 1004              	.LVL45:
 1005              	.L67:
 350:Core/Src/tim.c **** 
 1006              		.loc 1 350 5 is_stmt 1 view .LVU299
 1007 0012 02F59C32 		add	r2, r2, #79872
 1008 0016 536C     		ldr	r3, [r2, #68]
 1009 0018 23F00103 		bic	r3, r3, #1
 1010 001c 5364     		str	r3, [r2, #68]
 356:Core/Src/tim.c **** 
 1011              		.loc 1 356 5 view .LVU300
 1012 001e 4FF42061 		mov	r1, #2560
 1013 0022 0948     		ldr	r0, .L69+8
 1014              	.LVL46:
 356:Core/Src/tim.c **** 
 1015              		.loc 1 356 5 is_stmt 0 view .LVU301
 1016 0024 FFF7FEFF 		bl	HAL_GPIO_DeInit
 1017              	.LVL47:
 1018 0028 F2E7     		b	.L63
 1019              	.LVL48:
 1020              	.L68:
 368:Core/Src/tim.c **** 
 1021              		.loc 1 368 5 is_stmt 1 view .LVU302
 1022 002a 02F50C32 		add	r2, r2, #143360
 1023 002e 136C     		ldr	r3, [r2, #64]
 1024 0030 23F00403 		bic	r3, r3, #4
 1025 0034 1364     		str	r3, [r2, #64]
 374:Core/Src/tim.c **** 
 1026              		.loc 1 374 5 view .LVU303
 1027 0036 C021     		movs	r1, #192
 1028 0038 0448     		ldr	r0, .L69+12
 1029              	.LVL49:
 374:Core/Src/tim.c **** 
 1030              		.loc 1 374 5 is_stmt 0 view .LVU304
 1031 003a FFF7FEFF 		bl	HAL_GPIO_DeInit
 1032              	.LVL50:
 1033              		.loc 1 380 1 view .LVU305
 1034 003e E7E7     		b	.L63
 1035              	.L70:
 1036              		.align	2
 1037              	.L69:
 1038 0040 00000140 		.word	1073807360
 1039 0044 00080040 		.word	1073743872
 1040 0048 00100240 		.word	1073876992
 1041 004c 00040240 		.word	1073873920
 1042              		.cfi_endproc
 1043              	.LFE141:
 1045              		.section	.text.HAL_TIM_PWM_MspDeInit,"ax",%progbits
 1046              		.align	1
 1047              		.global	HAL_TIM_PWM_MspDeInit
 1048              		.syntax unified
 1049              		.thumb
 1050              		.thumb_func
ARM GAS  /tmp/cc25vZK1.s 			page 29


 1051              		.fpu fpv4-sp-d16
 1053              	HAL_TIM_PWM_MspDeInit:
 1054              	.LVL51:
 1055              	.LFB142:
 381:Core/Src/tim.c **** 
 382:Core/Src/tim.c **** void HAL_TIM_PWM_MspDeInit(TIM_HandleTypeDef* tim_pwmHandle)
 383:Core/Src/tim.c **** {
 1056              		.loc 1 383 1 is_stmt 1 view -0
 1057              		.cfi_startproc
 1058              		@ args = 0, pretend = 0, frame = 0
 1059              		@ frame_needed = 0, uses_anonymous_args = 0
 1060              		@ link register save eliminated.
 384:Core/Src/tim.c **** 
 385:Core/Src/tim.c ****   if(tim_pwmHandle->Instance==TIM2)
 1061              		.loc 1 385 3 view .LVU307
 1062              		.loc 1 385 19 is_stmt 0 view .LVU308
 1063 0000 0368     		ldr	r3, [r0]
 1064              		.loc 1 385 5 view .LVU309
 1065 0002 B3F1804F 		cmp	r3, #1073741824
 1066 0006 03D0     		beq	.L74
 386:Core/Src/tim.c ****   {
 387:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspDeInit 0 */
 388:Core/Src/tim.c **** 
 389:Core/Src/tim.c ****   /* USER CODE END TIM2_MspDeInit 0 */
 390:Core/Src/tim.c ****     /* Peripheral clock disable */
 391:Core/Src/tim.c ****     __HAL_RCC_TIM2_CLK_DISABLE();
 392:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspDeInit 1 */
 393:Core/Src/tim.c **** 
 394:Core/Src/tim.c ****   /* USER CODE END TIM2_MspDeInit 1 */
 395:Core/Src/tim.c ****   }
 396:Core/Src/tim.c ****   else if(tim_pwmHandle->Instance==TIM9)
 1067              		.loc 1 396 8 is_stmt 1 view .LVU310
 1068              		.loc 1 396 10 is_stmt 0 view .LVU311
 1069 0008 084A     		ldr	r2, .L76
 1070 000a 9342     		cmp	r3, r2
 1071 000c 06D0     		beq	.L75
 1072              	.L71:
 397:Core/Src/tim.c ****   {
 398:Core/Src/tim.c ****   /* USER CODE BEGIN TIM9_MspDeInit 0 */
 399:Core/Src/tim.c **** 
 400:Core/Src/tim.c ****   /* USER CODE END TIM9_MspDeInit 0 */
 401:Core/Src/tim.c ****     /* Peripheral clock disable */
 402:Core/Src/tim.c ****     __HAL_RCC_TIM9_CLK_DISABLE();
 403:Core/Src/tim.c ****   /* USER CODE BEGIN TIM9_MspDeInit 1 */
 404:Core/Src/tim.c **** 
 405:Core/Src/tim.c ****   /* USER CODE END TIM9_MspDeInit 1 */
 406:Core/Src/tim.c ****   }
 407:Core/Src/tim.c **** }
 1073              		.loc 1 407 1 view .LVU312
 1074 000e 7047     		bx	lr
 1075              	.L74:
 391:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspDeInit 1 */
 1076              		.loc 1 391 5 is_stmt 1 view .LVU313
 1077 0010 074A     		ldr	r2, .L76+4
 1078 0012 136C     		ldr	r3, [r2, #64]
 1079 0014 23F00103 		bic	r3, r3, #1
 1080 0018 1364     		str	r3, [r2, #64]
ARM GAS  /tmp/cc25vZK1.s 			page 30


 1081 001a 7047     		bx	lr
 1082              	.L75:
 402:Core/Src/tim.c ****   /* USER CODE BEGIN TIM9_MspDeInit 1 */
 1083              		.loc 1 402 5 view .LVU314
 1084 001c 02F57842 		add	r2, r2, #63488
 1085 0020 536C     		ldr	r3, [r2, #68]
 1086 0022 23F48033 		bic	r3, r3, #65536
 1087 0026 5364     		str	r3, [r2, #68]
 1088              		.loc 1 407 1 is_stmt 0 view .LVU315
 1089 0028 F1E7     		b	.L71
 1090              	.L77:
 1091 002a 00BF     		.align	2
 1092              	.L76:
 1093 002c 00400140 		.word	1073823744
 1094 0030 00380240 		.word	1073887232
 1095              		.cfi_endproc
 1096              	.LFE142:
 1098              		.global	htim9
 1099              		.global	htim4
 1100              		.global	htim2
 1101              		.global	htim1
 1102              		.section	.bss.htim1,"aw",%nobits
 1103              		.align	2
 1104              		.set	.LANCHOR0,. + 0
 1107              	htim1:
 1108 0000 00000000 		.space	72
 1108      00000000 
 1108      00000000 
 1108      00000000 
 1108      00000000 
 1109              		.section	.bss.htim2,"aw",%nobits
 1110              		.align	2
 1111              		.set	.LANCHOR2,. + 0
 1114              	htim2:
 1115 0000 00000000 		.space	72
 1115      00000000 
 1115      00000000 
 1115      00000000 
 1115      00000000 
 1116              		.section	.bss.htim4,"aw",%nobits
 1117              		.align	2
 1118              		.set	.LANCHOR1,. + 0
 1121              	htim4:
 1122 0000 00000000 		.space	72
 1122      00000000 
 1122      00000000 
 1122      00000000 
 1122      00000000 
 1123              		.section	.bss.htim9,"aw",%nobits
 1124              		.align	2
 1125              		.set	.LANCHOR3,. + 0
 1128              	htim9:
 1129 0000 00000000 		.space	72
 1129      00000000 
 1129      00000000 
 1129      00000000 
 1129      00000000 
ARM GAS  /tmp/cc25vZK1.s 			page 31


 1130              		.text
 1131              	.Letext0:
 1132              		.file 2 "/usr/lib/gcc/arm-none-eabi/10.3.1/include/stdint.h"
 1133              		.file 3 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f407xx.h"
 1134              		.file 4 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
 1135              		.file 5 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio.h"
 1136              		.file 6 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma.h"
 1137              		.file 7 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_tim.h"
 1138              		.file 8 "Core/Inc/tim.h"
 1139              		.file 9 "Core/Inc/main.h"
 1140              		.file 10 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_tim_ex.h"
 1141              		.file 11 "<built-in>"
ARM GAS  /tmp/cc25vZK1.s 			page 32


DEFINED SYMBOLS
                            *ABS*:0000000000000000 tim.c
     /tmp/cc25vZK1.s:18     .text.MX_TIM1_Init:0000000000000000 $t
     /tmp/cc25vZK1.s:26     .text.MX_TIM1_Init:0000000000000000 MX_TIM1_Init
     /tmp/cc25vZK1.s:140    .text.MX_TIM1_Init:0000000000000060 $d
     /tmp/cc25vZK1.s:146    .text.MX_TIM4_Init:0000000000000000 $t
     /tmp/cc25vZK1.s:153    .text.MX_TIM4_Init:0000000000000000 MX_TIM4_Init
     /tmp/cc25vZK1.s:263    .text.MX_TIM4_Init:000000000000005c $d
     /tmp/cc25vZK1.s:269    .text.HAL_TIM_Encoder_MspInit:0000000000000000 $t
     /tmp/cc25vZK1.s:276    .text.HAL_TIM_Encoder_MspInit:0000000000000000 HAL_TIM_Encoder_MspInit
     /tmp/cc25vZK1.s:441    .text.HAL_TIM_Encoder_MspInit:00000000000000a8 $d
     /tmp/cc25vZK1.s:450    .text.HAL_TIM_PWM_MspInit:0000000000000000 $t
     /tmp/cc25vZK1.s:457    .text.HAL_TIM_PWM_MspInit:0000000000000000 HAL_TIM_PWM_MspInit
     /tmp/cc25vZK1.s:534    .text.HAL_TIM_PWM_MspInit:0000000000000048 $d
     /tmp/cc25vZK1.s:540    .text.HAL_TIM_MspPostInit:0000000000000000 $t
     /tmp/cc25vZK1.s:547    .text.HAL_TIM_MspPostInit:0000000000000000 HAL_TIM_MspPostInit
     /tmp/cc25vZK1.s:680    .text.HAL_TIM_MspPostInit:0000000000000080 $d
     /tmp/cc25vZK1.s:688    .text.MX_TIM2_Init:0000000000000000 $t
     /tmp/cc25vZK1.s:695    .text.MX_TIM2_Init:0000000000000000 MX_TIM2_Init
     /tmp/cc25vZK1.s:835    .text.MX_TIM2_Init:000000000000008c $d
     /tmp/cc25vZK1.s:840    .text.MX_TIM9_Init:0000000000000000 $t
     /tmp/cc25vZK1.s:847    .text.MX_TIM9_Init:0000000000000000 MX_TIM9_Init
     /tmp/cc25vZK1.s:962    .text.MX_TIM9_Init:0000000000000070 $d
     /tmp/cc25vZK1.s:968    .text.HAL_TIM_Encoder_MspDeInit:0000000000000000 $t
     /tmp/cc25vZK1.s:975    .text.HAL_TIM_Encoder_MspDeInit:0000000000000000 HAL_TIM_Encoder_MspDeInit
     /tmp/cc25vZK1.s:1038   .text.HAL_TIM_Encoder_MspDeInit:0000000000000040 $d
     /tmp/cc25vZK1.s:1046   .text.HAL_TIM_PWM_MspDeInit:0000000000000000 $t
     /tmp/cc25vZK1.s:1053   .text.HAL_TIM_PWM_MspDeInit:0000000000000000 HAL_TIM_PWM_MspDeInit
     /tmp/cc25vZK1.s:1093   .text.HAL_TIM_PWM_MspDeInit:000000000000002c $d
     /tmp/cc25vZK1.s:1128   .bss.htim9:0000000000000000 htim9
     /tmp/cc25vZK1.s:1121   .bss.htim4:0000000000000000 htim4
     /tmp/cc25vZK1.s:1114   .bss.htim2:0000000000000000 htim2
     /tmp/cc25vZK1.s:1107   .bss.htim1:0000000000000000 htim1
     /tmp/cc25vZK1.s:1103   .bss.htim1:0000000000000000 $d
     /tmp/cc25vZK1.s:1110   .bss.htim2:0000000000000000 $d
     /tmp/cc25vZK1.s:1117   .bss.htim4:0000000000000000 $d
     /tmp/cc25vZK1.s:1124   .bss.htim9:0000000000000000 $d

UNDEFINED SYMBOLS
memset
HAL_TIM_Encoder_Init
HAL_TIMEx_MasterConfigSynchronization
Error_Handler
HAL_GPIO_Init
HAL_TIM_PWM_Init
HAL_TIM_PWM_ConfigChannel
HAL_GPIO_DeInit
