digraph "CFG for 'safe_rshift_func_uint8_t_u_s' function" {
	label="CFG for 'safe_rshift_func_uint8_t_u_s' function";

	Node0xa670390 [shape=record,label="{entry:\l  %left.addr = alloca i8, align 1\l  %right.addr = alloca i32, align 4\l  store i8 %left, i8* %left.addr, align 1\l  store i32 %right, i32* %right.addr, align 4\l  %0 = load i32* %right.addr, align 4\l  %cmp = icmp slt i32 %0, 0\l  br i1 %cmp, label %cond.true, label %lor.lhs.false\l|{<s0>T|<s1>F}}"];
	Node0xa670390:s0 -> Node0xa6703f0;
	Node0xa670390:s1 -> Node0xa6703c0;
	Node0xa6703c0 [shape=record,label="{lor.lhs.false:                                    \l  %1 = load i32* %right.addr, align 4\l  %cmp1 = icmp sge i32 %1, 32\l  br i1 %cmp1, label %cond.true, label %cond.false\l|{<s0>T|<s1>F}}"];
	Node0xa6703c0:s0 -> Node0xa6703f0;
	Node0xa6703c0:s1 -> Node0xa670420;
	Node0xa6703f0 [shape=record,label="{cond.true:                                        \l  %2 = load i8* %left.addr, align 1\l  %conv = zext i8 %2 to i32\l  br label %cond.end\l}"];
	Node0xa6703f0 -> Node0xa670450;
	Node0xa670420 [shape=record,label="{cond.false:                                       \l  %3 = load i8* %left.addr, align 1\l  %conv2 = zext i8 %3 to i32\l  %4 = load i32* %right.addr, align 4\l  %shr = ashr i32 %conv2, %4\l  br label %cond.end\l}"];
	Node0xa670420 -> Node0xa670450;
	Node0xa670450 [shape=record,label="{cond.end:                                         \l  %cond = phi i32 [ %conv, %cond.true ], [ %shr, %cond.false ]\l  %conv3 = trunc i32 %cond to i8\l  ret i8 %conv3\l}"];
}
