#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Tue Nov  3 17:14:45 2020
# Process ID: 103856
# Current directory: /home/caohy/Downloads/kcu_10gbaser_tpu
# Command line: vivado
# Log file: /home/caohy/Downloads/kcu_10gbaser_tpu/vivado.log
# Journal file: /home/caohy/Downloads/kcu_10gbaser_tpu/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.xpr
CRITICAL WARNING: [Project 1-19] Could not find the file '/home/caohy/Downloads/kcu105_10gbaser_trd/hardware/sources/hdl/debouncer.v'.
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] IP Repository Path: Could not find the directory '/home/caohy/Downloads/kcu105_10gbaser_trd/hardware/sources/ip_packaged/gen_mon'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository '/home/caohy/Downloads/kcu105_10gbaser_trd/hardware/sources/ip_packaged/gen_mon'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:21 ; elapsed = 00:00:16 . Memory (MB): peak = 6869.391 ; gain = 332.125 ; free physical = 33701 ; free virtual = 59738
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 16
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/axis_fifo_t8/axis_fifo_t8.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/axis_fifo_t/axis_fifo_t.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/ddc_out_fifo/ddc_out_fifo.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/sub_ddc/sub_ddc.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/mult_ddc/mult_ddc.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/add_ddc/add_ddc.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/dds_rq/dds_rq.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/dds_ri/dds_ri.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/duc_out_fifo/duc_out_fifo.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/add_duc/add_duc.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/mult_duc/mult_duc.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/sub_duc/sub_duc.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/dds_125m_q/dds_125m_q.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/dds_125m_i/dds_125m_i.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/rs_decoder/rs_decoder.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/rs_encoder/rs_encoder.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.srcs/axis_data_fifo_0.xci' is already up-to-date
[Tue Nov  3 17:16:34 2020] Launched synth_1...
Run output will be captured here: /home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.runs/synth_1/runme.log
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 16
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/axis_fifo_t8/axis_fifo_t8.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/axis_fifo_t/axis_fifo_t.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/ddc_out_fifo/ddc_out_fifo.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/sub_ddc/sub_ddc.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/mult_ddc/mult_ddc.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/add_ddc/add_ddc.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/dds_rq/dds_rq.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/dds_ri/dds_ri.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/duc_out_fifo/duc_out_fifo.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/add_duc/add_duc.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/mult_duc/mult_duc.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/sub_duc/sub_duc.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/dds_125m_q/dds_125m_q.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/dds_125m_i/dds_125m_i.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/rs_decoder/rs_decoder.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/rs_encoder/rs_encoder.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.srcs/axis_data_fifo_0.xci' is already up-to-date
CRITICAL WARNING: [HDL 9-806] Syntax error near ",". [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/axi_stream_gen_mon_1.sv:40]
[Tue Nov  3 17:25:51 2020] Launched synth_1...
Run output will be captured here: /home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.runs/synth_1/runme.log
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 16
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/axis_fifo_t8/axis_fifo_t8.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/axis_fifo_t/axis_fifo_t.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/ddc_out_fifo/ddc_out_fifo.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/sub_ddc/sub_ddc.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/mult_ddc/mult_ddc.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/add_ddc/add_ddc.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/dds_rq/dds_rq.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/dds_ri/dds_ri.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/duc_out_fifo/duc_out_fifo.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/add_duc/add_duc.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/mult_duc/mult_duc.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/sub_duc/sub_duc.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/dds_125m_q/dds_125m_q.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/dds_125m_i/dds_125m_i.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/rs_decoder/rs_decoder.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/rs_encoder/rs_encoder.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.srcs/axis_data_fifo_0.xci' is already up-to-date
[Tue Nov  3 17:30:05 2020] Launched synth_1...
Run output will be captured here: /home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.runs/synth_1/runme.log
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/axi_stream_gen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_stream_gen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/axi_stream_gen_mon_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_stream_gen_mon_0
INFO: [VRFC 10-2458] undeclared symbol tx_axis_tready_g, assumed default net type wire [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/axi_stream_gen_mon_0.sv:222]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/axi_stream_gen_mon_1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_stream_gen_mon_1
INFO: [VRFC 10-2458] undeclared symbol tx_axis_tready_g, assumed default net type wire [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/axi_stream_gen_mon_1.sv:217]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/axi_stream_interface.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_stream_interface
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/crc_detector.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module crc_detector
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/crc_generator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module crc_generator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/data_transfer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_transfer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ddc.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/debounce_reset.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debouncer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/deintrlv.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module deintrlv
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/descrambler.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module descrambler
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/duc.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module duc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/eqam.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eqam
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/interleaver.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interleaver
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/kcu105_10gbaser.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kcu105_10gbaser
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/kcu10gbaser_tpu_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kcu10gbaser_tpu_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/layer1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module layer1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/layer1_receive.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module layer1_receive
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/layer1_transmit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module layer1_transmit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/mac_block.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_block
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/mac_deblock.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_deblock
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/qam.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module qam
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/radio.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module radio
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/radio_receive.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module radio_receive
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/radio_transmit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module radio_transmit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/scrambler.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scrambler
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/tpu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tpu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
xvhdl --incr --relax -prj tb_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.sim/sim_1/behav/xsim'
xelab -wto 57174fc282ef4b96bac6c4a167127b65 --incr --debug typical --relax --mt 8 -d SIMULATION=1 -d OOB_SIM=1 -L axis_infrastructure_v1_1_0 -L axis_data_fifo_v2_0_2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L c_reg_fd_v12_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_pipe_v3_0_6 -L xbip_dsp48_addsub_v3_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L axi_utils_v2_0_6 -L xbip_dsp48_multadd_v3_0_6 -L dds_compiler_v6_0_19 -L c_mux_bit_v12_0_6 -L c_mux_bus_v12_0_6 -L c_gate_bit_v12_0_6 -L c_compare_v12_0_6 -L xbip_counter_v3_0_6 -L c_counter_binary_v12_0_14 -L c_shift_ram_v12_0_14 -L rs_toolbox_v9_0_8 -L rs_decoder_v9_0_17 -L rs_encoder_v9_0_16 -L xlconstant_v1_1_6 -L ten_gig_eth_mac_v15_1_7 -L gtwizard_ultrascale_v1_7_7 -L ten_gig_eth_pcs_pma_v6_0_16 -L gigantic_mux -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto 57174fc282ef4b96bac6c4a167127b65 --incr --debug typical --relax --mt 8 -d SIMULATION=1 -d OOB_SIM=1 -L axis_infrastructure_v1_1_0 -L axis_data_fifo_v2_0_2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L c_reg_fd_v12_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_pipe_v3_0_6 -L xbip_dsp48_addsub_v3_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L axi_utils_v2_0_6 -L xbip_dsp48_multadd_v3_0_6 -L dds_compiler_v6_0_19 -L c_mux_bit_v12_0_6 -L c_mux_bus_v12_0_6 -L c_gate_bit_v12_0_6 -L c_compare_v12_0_6 -L xbip_counter_v3_0_6 -L c_counter_binary_v12_0_14 -L c_shift_ram_v12_0_14 -L rs_toolbox_v9_0_8 -L rs_decoder_v9_0_17 -L rs_encoder_v9_0_16 -L xlconstant_v1_1_6 -L ten_gig_eth_mac_v15_1_7 -L gtwizard_ultrascale_v1_7_7 -L ten_gig_eth_pcs_pma_v6_0_16 -L gigantic_mux -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-2991] 'sim_speedup_control_ch0' is not declared under prefix 'kcu105_10gbaser' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tb.sv:140]
ERROR: [VRFC 10-2991] 'sim_speedup_control_ch1' is not declared under prefix 'kcu105_10gbaser' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tb.sv:141]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 11 for port 'count_value' [/wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:472]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 10 for port 'count_value' [/wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:476]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 10 for port 'count_value' [/wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:479]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 11 for port 'count_value' [/wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:488]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 10 for port 'count_value' [/wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:492]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 10 for port 'addra' [/wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:593]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 10 for port 'addrb' [/wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:607]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 10 for port 'src_in_bin' [/wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:651]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 10 for port 'dest_out_bin' [/wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:653]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 10 for port 'reg_in' [/wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:657]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 11 for port 'src_in_bin' [/wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:666]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 11 for port 'dest_out_bin' [/wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:668]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 11 for port 'reg_in' [/wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:672]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 10 for port 'src_in_bin' [/wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:681]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 10 for port 'dest_out_bin' [/wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:683]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 10 for port 'reg_in' [/wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:687]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 11 for port 'src_in_bin' [/wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:696]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 11 for port 'dest_out_bin' [/wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:698]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 11 for port 'reg_in' [/wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:702]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 11 for port 'count_value' [/wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:483]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 11 for port 'count_value' [/wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:496]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 11 for port 'src_in_bin' [/wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:2626]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 11 for port 'dest_out_bin' [/wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:2628]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'enable_loopback' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/axi_stream_gen_mon_0.sv:257]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 16 for port 'Address_In_Erly' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.srcs/tgm_slave_attachment.v:318]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 6 for port 'Load_In' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.srcs/tgm_slave_attachment.v:583]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'enable_loopback' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/axi_stream_gen_mon_1.sv:252]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_CFGRESET' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1850]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_CLKRSVD0' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1851]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_CLKRSVD1' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1852]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_CPLLLOCKDETCLK' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1853]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_CPLLLOCKEN' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1854]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_CPLLPD' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1855]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'GTHE3_CHANNEL_CPLLREFCLKSEL' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1856]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_CPLLRESET' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1857]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_DMONFIFORESET' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1858]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_DMONITORCLK' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1859]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 9 for port 'GTHE3_CHANNEL_DRPADDR' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1860]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_DRPCLK' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1861]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 16 for port 'GTHE3_CHANNEL_DRPDI' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1862]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_DRPEN' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1863]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_DRPWE' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1864]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_EVODDPHICALDONE' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1865]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_EVODDPHICALSTART' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1866]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_EVODDPHIDRDEN' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1867]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_EVODDPHIDWREN' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1868]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_EVODDPHIXRDEN' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1869]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_EVODDPHIXWREN' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1870]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_EYESCANMODE' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1871]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_EYESCANRESET' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1872]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_EYESCANTRIGGER' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1873]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_GTGREFCLK' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1874]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_GTHRXN' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1875]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_GTHRXP' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1876]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_GTNORTHREFCLK0' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1877]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_GTNORTHREFCLK1' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1878]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_GTREFCLK0' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1879]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_GTREFCLK1' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1880]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_GTRESETSEL' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1881]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 16 for port 'GTHE3_CHANNEL_GTRSVD' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1882]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_GTRXRESET' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1883]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_GTSOUTHREFCLK0' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1884]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_GTSOUTHREFCLK1' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1885]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_GTTXRESET' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1886]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'GTHE3_CHANNEL_LOOPBACK' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1887]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_LPBKRXTXSEREN' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1888]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_LPBKTXRXSEREN' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1889]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_PCIEEQRXEQADAPTDONE' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1890]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_PCIERSTIDLE' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1891]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_PCIERSTTXSYNCSTART' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1892]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_PCIEUSERRATEDONE' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1893]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 16 for port 'GTHE3_CHANNEL_PCSRSVDIN' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1894]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 5 for port 'GTHE3_CHANNEL_PCSRSVDIN2' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1895]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 5 for port 'GTHE3_CHANNEL_PMARSVDIN' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1896]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_QPLL0CLK' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1897]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_QPLL0REFCLK' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1898]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_QPLL1CLK' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1899]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_QPLL1REFCLK' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1900]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RESETOVRD' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1901]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RSTCLKENTX' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1902]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RX8B10BEN' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1903]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXBUFRESET' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1904]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXCDRFREQRESET' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1905]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXCDRHOLD' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1906]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXCDROVRDEN' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1907]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXCDRRESET' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1908]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXCDRRESETRSV' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1909]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXCHBONDEN' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1910]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 5 for port 'GTHE3_CHANNEL_RXCHBONDI' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1911]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'GTHE3_CHANNEL_RXCHBONDLEVEL' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1912]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXCHBONDMASTER' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1913]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXCHBONDSLAVE' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1914]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXCOMMADETEN' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1915]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFEAGCHOLD' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1917]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFEAGCOVRDEN' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1918]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFELFHOLD' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1919]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFELFOVRDEN' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1920]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFELPMRESET' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1921]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFETAP10HOLD' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1922]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFETAP10OVRDEN' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1923]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFETAP11HOLD' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1924]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFETAP11OVRDEN' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1925]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFETAP12HOLD' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1926]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFETAP12OVRDEN' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1927]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFETAP13HOLD' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1928]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFETAP13OVRDEN' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1929]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFETAP14HOLD' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1930]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFETAP14OVRDEN' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1931]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFETAP15HOLD' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1932]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFETAP15OVRDEN' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1933]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFETAP2HOLD' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1934]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFETAP2OVRDEN' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1935]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFETAP3HOLD' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1936]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFETAP3OVRDEN' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1937]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFETAP4HOLD' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1938]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFETAP4OVRDEN' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1939]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFETAP5HOLD' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1940]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFETAP5OVRDEN' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1941]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFETAP6HOLD' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1942]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFETAP6OVRDEN' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1943]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFETAP7HOLD' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1944]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFETAP7OVRDEN' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1945]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFETAP8HOLD' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1946]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFETAP8OVRDEN' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1947]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFETAP9HOLD' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1948]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFETAP9OVRDEN' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1949]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFEUTHOLD' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1950]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFEUTOVRDEN' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1951]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFEVPHOLD' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1952]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFEVPOVRDEN' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1953]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFEVSEN' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1954]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFEXYDEN' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1955]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDLYBYPASS' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1956]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDLYEN' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1957]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDLYOVRDEN' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1958]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDLYSRESET' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1959]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXGEARBOXSLIP' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1961]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXLATCLK' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1962]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXLPMEN' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1963]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXLPMGCHOLD' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1964]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXLPMGCOVRDEN' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1965]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXLPMHFHOLD' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1966]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXLPMHFOVRDEN' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1967]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXLPMLFHOLD' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1968]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXLPMLFKLOVRDEN' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1969]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXLPMOSHOLD' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1970]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXLPMOSOVRDEN' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1971]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXMCOMMAALIGNEN' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1972]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXOOBRESET' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1974]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXOSCALRESET' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1975]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXOSHOLD' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1976]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 4 for port 'GTHE3_CHANNEL_RXOSINTCFG' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1977]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXOSINTEN' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1978]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXOSINTHOLD' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1979]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXOSINTOVRDEN' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1980]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXOSINTSTROBE' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1981]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXOSINTTESTOVRDEN' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1982]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXOSOVRDEN' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1983]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'GTHE3_CHANNEL_RXOUTCLKSEL' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1984]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXPCOMMAALIGNEN' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1985]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXPCSRESET' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1986]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXPHALIGN' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1988]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXPHALIGNEN' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1989]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXPHDLYPD' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1990]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXPHDLYRESET' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1991]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXPHOVRDEN' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1992]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXPMARESET' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1994]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXPOLARITY' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1995]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXPRBSCNTRESET' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1996]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 4 for port 'GTHE3_CHANNEL_RXPRBSSEL' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1997]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXPROGDIVRESET' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1998]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXQPIEN' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1999]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'GTHE3_CHANNEL_RXRATE' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2000]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXRATEMODE' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2001]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXSLIDE' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2002]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXSLIPOUTCLK' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2003]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXSLIPPMA' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2004]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXSYNCALLIN' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2005]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXSYNCIN' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2006]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXSYNCMODE' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2007]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXUSERRDY' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2009]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXUSRCLK' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2010]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXUSRCLK2' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2011]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_SIGVALIDCLK' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2012]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 20 for port 'GTHE3_CHANNEL_TSTIN' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2013]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'GTHE3_CHANNEL_TX8B10BBYPASS' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2014]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TX8B10BEN' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2015]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'GTHE3_CHANNEL_TXBUFDIFFCTRL' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2016]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXCOMINIT' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2017]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXCOMSAS' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2018]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXCOMWAKE' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2019]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 16 for port 'GTHE3_CHANNEL_TXCTRL0' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2020]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 16 for port 'GTHE3_CHANNEL_TXCTRL1' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2021]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'GTHE3_CHANNEL_TXCTRL2' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2022]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 128 for port 'GTHE3_CHANNEL_TXDATA' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2023]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'GTHE3_CHANNEL_TXDATAEXTENDRSVD' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2024]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXDEEMPH' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2025]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXDETECTRX' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2026]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 4 for port 'GTHE3_CHANNEL_TXDIFFCTRL' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2027]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXDIFFPD' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2028]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXDLYBYPASS' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2029]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXDLYEN' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2030]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXDLYHOLD' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2031]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXDLYOVRDEN' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2032]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXDLYSRESET' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2033]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXDLYUPDOWN' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2034]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXELECIDLE' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2035]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 6 for port 'GTHE3_CHANNEL_TXHEADER' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2036]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXINHIBIT' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2037]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXLATCLK' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2038]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 7 for port 'GTHE3_CHANNEL_TXMAINCURSOR' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2039]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'GTHE3_CHANNEL_TXMARGIN' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2040]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'GTHE3_CHANNEL_TXOUTCLKSEL' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2041]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXPCSRESET' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2042]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXPDELECIDLEMODE' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2044]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXPHALIGN' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2045]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXPHALIGNEN' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2046]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXPHDLYPD' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2047]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXPHDLYRESET' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2048]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXPHDLYTSTCLK' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2049]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXPHINIT' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2050]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXPHOVRDEN' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2051]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXPIPPMEN' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2052]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXPIPPMOVRDEN' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2053]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXPIPPMPD' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2054]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXPIPPMSEL' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2055]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 5 for port 'GTHE3_CHANNEL_TXPIPPMSTEPSIZE' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2056]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXPISOPD' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2057]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXPMARESET' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2059]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXPOLARITY' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2060]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 5 for port 'GTHE3_CHANNEL_TXPOSTCURSOR' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2061]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXPOSTCURSORINV' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2062]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXPRBSFORCEERR' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2063]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 4 for port 'GTHE3_CHANNEL_TXPRBSSEL' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2064]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 5 for port 'GTHE3_CHANNEL_TXPRECURSOR' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2065]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXPRECURSORINV' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2066]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXPROGDIVRESET' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2067]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXQPIBIASEN' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2068]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXQPISTRONGPDOWN' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2069]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXQPIWEAKPUP' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2070]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'GTHE3_CHANNEL_TXRATE' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2071]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXRATEMODE' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2072]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 7 for port 'GTHE3_CHANNEL_TXSEQUENCE' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2073]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXSWING' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2074]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXSYNCALLIN' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2075]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXSYNCIN' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2076]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXSYNCMODE' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2077]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXUSERRDY' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2079]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXUSRCLK' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2080]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXUSRCLK2' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2081]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'GTHE3_CHANNEL_BUFGTCE' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2082]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'GTHE3_CHANNEL_BUFGTCEMASK' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2083]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 9 for port 'GTHE3_CHANNEL_BUFGTDIV' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2084]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'GTHE3_CHANNEL_BUFGTRESET' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2085]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'GTHE3_CHANNEL_BUFGTRSTMASK' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2086]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_CPLLFBCLKLOST' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2087]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_CPLLLOCK' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2088]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_CPLLREFCLKLOST' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2089]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 17 for port 'GTHE3_CHANNEL_DMONITOROUT' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2090]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 16 for port 'GTHE3_CHANNEL_DRPDO' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2091]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_DRPRDY' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2092]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_EYESCANDATAERROR' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2093]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_GTHTXN' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2094]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_GTHTXP' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2095]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_GTPOWERGOOD' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2096]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_GTREFCLKMONITOR' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2097]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_PCIERATEGEN3' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2098]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_PCIERATEIDLE' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2099]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_PCIESYNCTXSYNCDONE' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2102]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_PCIEUSERGEN3RDY' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2103]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_PCIEUSERPHYSTATUSRST' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2104]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_PCIEUSERRATESTART' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2105]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 12 for port 'GTHE3_CHANNEL_PCSRSVDOUT' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2106]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_PHYSTATUS' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2107]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'GTHE3_CHANNEL_PINRSRVDAS' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2108]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RESETEXCEPTION' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2109]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'GTHE3_CHANNEL_RXBUFSTATUS' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2110]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXBYTEISALIGNED' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2111]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXBYTEREALIGN' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2112]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXCDRLOCK' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2113]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXCDRPHDONE' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2114]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXCHANBONDSEQ' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2115]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXCHANISALIGNED' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2116]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXCHANREALIGN' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2117]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 5 for port 'GTHE3_CHANNEL_RXCHBONDO' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2118]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXCOMINITDET' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2120]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXCOMMADET' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2121]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXCOMSASDET' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2122]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXCOMWAKEDET' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2123]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 16 for port 'GTHE3_CHANNEL_RXCTRL0' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2124]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 16 for port 'GTHE3_CHANNEL_RXCTRL1' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2125]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'GTHE3_CHANNEL_RXCTRL2' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2126]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'GTHE3_CHANNEL_RXCTRL3' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2127]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 128 for port 'GTHE3_CHANNEL_RXDATA' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2128]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'GTHE3_CHANNEL_RXDATAEXTENDRSVD' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2129]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDLYSRESETDONE' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2131]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXELECIDLE' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2132]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 6 for port 'GTHE3_CHANNEL_RXHEADER' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2133]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 7 for port 'GTHE3_CHANNEL_RXMONITOROUT' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2135]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXOSINTDONE' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2136]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXOSINTSTARTED' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2137]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXOSINTSTROBEDONE' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2138]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXOSINTSTROBESTARTED' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2139]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXOUTCLK' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2140]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXOUTCLKFABRIC' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2141]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXOUTCLKPCS' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2142]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXPHALIGNDONE' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2143]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXPHALIGNERR' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2144]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXPMARESETDONE' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2145]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXPRBSERR' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2146]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXPRBSLOCKED' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2147]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXPRGDIVRESETDONE' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2148]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXQPISENN' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2149]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXQPISENP' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2150]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXRATEDONE' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2151]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXRECCLKOUT' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2152]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXRESETDONE' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2153]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXSLIDERDY' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2154]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXSLIPDONE' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2155]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXSLIPOUTCLKRDY' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2156]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXSLIPPMARDY' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2157]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'GTHE3_CHANNEL_RXSTATUS' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2159]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXSYNCDONE' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2160]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXSYNCOUT' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2161]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXVALID' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2162]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXCOMFINISH' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2164]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXDLYSRESETDONE' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2165]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXOUTCLK' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2166]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXOUTCLKFABRIC' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2167]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXOUTCLKPCS' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2168]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXPHALIGNDONE' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2169]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXPHINITDONE' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2170]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXPMARESETDONE' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2171]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXPRGDIVRESETDONE' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2172]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXQPISENN' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2173]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXQPISENP' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2174]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXRATEDONE' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2175]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXRESETDONE' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2176]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXSYNCDONE' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2177]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXSYNCOUT' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2178]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_CFGRESET' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:1850]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_CLKRSVD0' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:1851]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_CLKRSVD1' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:1852]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_CPLLLOCKDETCLK' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:1853]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_CPLLLOCKEN' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:1854]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_CPLLPD' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:1855]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'GTHE3_CHANNEL_CPLLREFCLKSEL' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:1856]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_CPLLRESET' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:1857]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_DMONFIFORESET' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:1858]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_DMONITORCLK' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:1859]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 9 for port 'GTHE3_CHANNEL_DRPADDR' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:1860]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_DRPCLK' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:1861]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 16 for port 'GTHE3_CHANNEL_DRPDI' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:1862]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_DRPEN' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:1863]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_DRPWE' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:1864]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_EVODDPHICALDONE' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:1865]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_EVODDPHICALSTART' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:1866]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_EVODDPHIDRDEN' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:1867]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_EVODDPHIDWREN' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:1868]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_EVODDPHIXRDEN' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:1869]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_EVODDPHIXWREN' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:1870]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_EYESCANMODE' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:1871]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_EYESCANRESET' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:1872]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_EYESCANTRIGGER' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:1873]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_GTGREFCLK' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:1874]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_GTHRXN' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:1875]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_GTHRXP' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:1876]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_GTNORTHREFCLK0' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:1877]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_GTNORTHREFCLK1' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:1878]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_GTREFCLK0' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:1879]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_GTREFCLK1' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:1880]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_GTRESETSEL' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:1881]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 16 for port 'GTHE3_CHANNEL_GTRSVD' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:1882]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_GTRXRESET' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:1883]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_GTSOUTHREFCLK0' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:1884]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_GTSOUTHREFCLK1' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:1885]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_GTTXRESET' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:1886]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'GTHE3_CHANNEL_LOOPBACK' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:1887]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_LPBKRXTXSEREN' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:1888]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_LPBKTXRXSEREN' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:1889]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_PCIEEQRXEQADAPTDONE' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:1890]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_PCIERSTIDLE' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:1891]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_PCIERSTTXSYNCSTART' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:1892]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_PCIEUSERRATEDONE' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:1893]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 16 for port 'GTHE3_CHANNEL_PCSRSVDIN' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:1894]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 5 for port 'GTHE3_CHANNEL_PCSRSVDIN2' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:1895]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 5 for port 'GTHE3_CHANNEL_PMARSVDIN' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:1896]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_QPLL0CLK' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:1897]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_QPLL0REFCLK' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:1898]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_QPLL1CLK' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:1899]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_QPLL1REFCLK' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:1900]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RESETOVRD' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:1901]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RSTCLKENTX' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:1902]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RX8B10BEN' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:1903]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXBUFRESET' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:1904]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXCDRFREQRESET' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:1905]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXCDRHOLD' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:1906]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXCDROVRDEN' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:1907]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXCDRRESET' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:1908]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXCDRRESETRSV' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:1909]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXCHBONDEN' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:1910]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 5 for port 'GTHE3_CHANNEL_RXCHBONDI' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:1911]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'GTHE3_CHANNEL_RXCHBONDLEVEL' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:1912]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXCHBONDMASTER' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:1913]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXCHBONDSLAVE' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:1914]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXCOMMADETEN' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:1915]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFEAGCHOLD' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:1917]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFEAGCOVRDEN' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:1918]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFELFHOLD' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:1919]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFELFOVRDEN' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:1920]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFELPMRESET' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:1921]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFETAP10HOLD' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:1922]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFETAP10OVRDEN' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:1923]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFETAP11HOLD' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:1924]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFETAP11OVRDEN' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:1925]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFETAP12HOLD' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:1926]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFETAP12OVRDEN' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:1927]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFETAP13HOLD' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:1928]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFETAP13OVRDEN' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:1929]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFETAP14HOLD' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:1930]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFETAP14OVRDEN' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:1931]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFETAP15HOLD' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:1932]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFETAP15OVRDEN' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:1933]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFETAP2HOLD' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:1934]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFETAP2OVRDEN' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:1935]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFETAP3HOLD' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:1936]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFETAP3OVRDEN' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:1937]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFETAP4HOLD' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:1938]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFETAP4OVRDEN' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:1939]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFETAP5HOLD' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:1940]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFETAP5OVRDEN' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:1941]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFETAP6HOLD' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:1942]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFETAP6OVRDEN' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:1943]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFETAP7HOLD' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:1944]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFETAP7OVRDEN' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:1945]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFETAP8HOLD' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:1946]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFETAP8OVRDEN' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:1947]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFETAP9HOLD' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:1948]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFETAP9OVRDEN' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:1949]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFEUTHOLD' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:1950]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFEUTOVRDEN' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:1951]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFEVPHOLD' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:1952]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFEVPOVRDEN' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:1953]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFEVSEN' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:1954]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFEXYDEN' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:1955]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDLYBYPASS' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:1956]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDLYEN' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:1957]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDLYOVRDEN' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:1958]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDLYSRESET' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:1959]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXGEARBOXSLIP' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:1961]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXLATCLK' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:1962]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXLPMEN' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:1963]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXLPMGCHOLD' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:1964]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXLPMGCOVRDEN' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:1965]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXLPMHFHOLD' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:1966]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXLPMHFOVRDEN' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:1967]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXLPMLFHOLD' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:1968]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXLPMLFKLOVRDEN' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:1969]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXLPMOSHOLD' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:1970]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXLPMOSOVRDEN' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:1971]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXMCOMMAALIGNEN' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:1972]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXOOBRESET' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:1974]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXOSCALRESET' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:1975]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXOSHOLD' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:1976]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 4 for port 'GTHE3_CHANNEL_RXOSINTCFG' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:1977]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXOSINTEN' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:1978]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXOSINTHOLD' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:1979]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXOSINTOVRDEN' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:1980]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXOSINTSTROBE' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:1981]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXOSINTTESTOVRDEN' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:1982]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXOSOVRDEN' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:1983]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'GTHE3_CHANNEL_RXOUTCLKSEL' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:1984]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXPCOMMAALIGNEN' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:1985]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXPCSRESET' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:1986]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXPHALIGN' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:1988]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXPHALIGNEN' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:1989]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXPHDLYPD' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:1990]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXPHDLYRESET' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:1991]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXPHOVRDEN' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:1992]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXPMARESET' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:1994]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXPOLARITY' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:1995]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXPRBSCNTRESET' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:1996]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 4 for port 'GTHE3_CHANNEL_RXPRBSSEL' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:1997]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXPROGDIVRESET' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:1998]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXQPIEN' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:1999]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'GTHE3_CHANNEL_RXRATE' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:2000]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXRATEMODE' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:2001]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXSLIDE' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:2002]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXSLIPOUTCLK' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:2003]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXSLIPPMA' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:2004]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXSYNCALLIN' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:2005]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXSYNCIN' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:2006]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXSYNCMODE' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:2007]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXUSERRDY' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:2009]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXUSRCLK' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:2010]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXUSRCLK2' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:2011]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_SIGVALIDCLK' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:2012]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 20 for port 'GTHE3_CHANNEL_TSTIN' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:2013]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'GTHE3_CHANNEL_TX8B10BBYPASS' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:2014]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TX8B10BEN' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:2015]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'GTHE3_CHANNEL_TXBUFDIFFCTRL' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:2016]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXCOMINIT' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:2017]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXCOMSAS' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:2018]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXCOMWAKE' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:2019]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 16 for port 'GTHE3_CHANNEL_TXCTRL0' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:2020]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 16 for port 'GTHE3_CHANNEL_TXCTRL1' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:2021]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'GTHE3_CHANNEL_TXCTRL2' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:2022]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 128 for port 'GTHE3_CHANNEL_TXDATA' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:2023]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'GTHE3_CHANNEL_TXDATAEXTENDRSVD' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:2024]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXDEEMPH' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:2025]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXDETECTRX' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:2026]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 4 for port 'GTHE3_CHANNEL_TXDIFFCTRL' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:2027]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXDIFFPD' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:2028]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXDLYBYPASS' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:2029]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXDLYEN' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:2030]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXDLYHOLD' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:2031]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXDLYOVRDEN' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:2032]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXDLYSRESET' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:2033]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXDLYUPDOWN' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:2034]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXELECIDLE' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:2035]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 6 for port 'GTHE3_CHANNEL_TXHEADER' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:2036]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXINHIBIT' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:2037]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXLATCLK' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:2038]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 7 for port 'GTHE3_CHANNEL_TXMAINCURSOR' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:2039]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'GTHE3_CHANNEL_TXMARGIN' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:2040]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'GTHE3_CHANNEL_TXOUTCLKSEL' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:2041]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXPCSRESET' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:2042]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXPDELECIDLEMODE' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:2044]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXPHALIGN' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:2045]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXPHALIGNEN' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:2046]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXPHDLYPD' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:2047]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXPHDLYRESET' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:2048]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXPHDLYTSTCLK' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:2049]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXPHINIT' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:2050]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXPHOVRDEN' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:2051]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXPIPPMEN' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:2052]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXPIPPMOVRDEN' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:2053]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXPIPPMPD' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:2054]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXPIPPMSEL' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:2055]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 5 for port 'GTHE3_CHANNEL_TXPIPPMSTEPSIZE' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:2056]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXPISOPD' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:2057]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXPMARESET' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:2059]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXPOLARITY' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:2060]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 5 for port 'GTHE3_CHANNEL_TXPOSTCURSOR' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:2061]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXPOSTCURSORINV' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:2062]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXPRBSFORCEERR' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:2063]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 4 for port 'GTHE3_CHANNEL_TXPRBSSEL' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:2064]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 5 for port 'GTHE3_CHANNEL_TXPRECURSOR' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:2065]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXPRECURSORINV' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:2066]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXPROGDIVRESET' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:2067]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXQPIBIASEN' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:2068]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXQPISTRONGPDOWN' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:2069]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXQPIWEAKPUP' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:2070]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'GTHE3_CHANNEL_TXRATE' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:2071]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXRATEMODE' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:2072]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 7 for port 'GTHE3_CHANNEL_TXSEQUENCE' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:2073]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXSWING' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:2074]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXSYNCALLIN' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:2075]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXSYNCIN' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:2076]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXSYNCMODE' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:2077]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXUSERRDY' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:2079]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXUSRCLK' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:2080]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXUSRCLK2' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:2081]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'GTHE3_CHANNEL_BUFGTCE' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:2082]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'GTHE3_CHANNEL_BUFGTCEMASK' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:2083]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 9 for port 'GTHE3_CHANNEL_BUFGTDIV' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:2084]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'GTHE3_CHANNEL_BUFGTRESET' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:2085]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'GTHE3_CHANNEL_BUFGTRSTMASK' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:2086]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_CPLLFBCLKLOST' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:2087]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_CPLLLOCK' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:2088]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_CPLLREFCLKLOST' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:2089]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 17 for port 'GTHE3_CHANNEL_DMONITOROUT' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:2090]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 16 for port 'GTHE3_CHANNEL_DRPDO' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:2091]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_DRPRDY' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:2092]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_EYESCANDATAERROR' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:2093]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_GTHTXN' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:2094]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_GTHTXP' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:2095]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_GTPOWERGOOD' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:2096]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_GTREFCLKMONITOR' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:2097]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_PCIERATEGEN3' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:2098]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_PCIERATEIDLE' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:2099]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_PCIESYNCTXSYNCDONE' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:2102]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_PCIEUSERGEN3RDY' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:2103]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_PCIEUSERPHYSTATUSRST' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:2104]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_PCIEUSERRATESTART' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:2105]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 12 for port 'GTHE3_CHANNEL_PCSRSVDOUT' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:2106]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_PHYSTATUS' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:2107]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'GTHE3_CHANNEL_PINRSRVDAS' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:2108]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RESETEXCEPTION' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:2109]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'GTHE3_CHANNEL_RXBUFSTATUS' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:2110]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXBYTEISALIGNED' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:2111]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXBYTEREALIGN' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:2112]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXCDRLOCK' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:2113]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXCDRPHDONE' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:2114]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXCHANBONDSEQ' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:2115]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXCHANISALIGNED' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:2116]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXCHANREALIGN' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:2117]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 5 for port 'GTHE3_CHANNEL_RXCHBONDO' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:2118]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXCOMINITDET' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:2120]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXCOMMADET' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:2121]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXCOMSASDET' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:2122]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXCOMWAKEDET' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:2123]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 16 for port 'GTHE3_CHANNEL_RXCTRL0' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:2124]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 16 for port 'GTHE3_CHANNEL_RXCTRL1' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:2125]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'GTHE3_CHANNEL_RXCTRL2' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:2126]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'GTHE3_CHANNEL_RXCTRL3' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:2127]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 128 for port 'GTHE3_CHANNEL_RXDATA' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:2128]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'GTHE3_CHANNEL_RXDATAEXTENDRSVD' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:2129]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDLYSRESETDONE' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:2131]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXELECIDLE' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:2132]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 6 for port 'GTHE3_CHANNEL_RXHEADER' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:2133]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 7 for port 'GTHE3_CHANNEL_RXMONITOROUT' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:2135]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXOSINTDONE' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:2136]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXOSINTSTARTED' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:2137]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXOSINTSTROBEDONE' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:2138]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXOSINTSTROBESTARTED' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:2139]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXOUTCLK' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:2140]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXOUTCLKFABRIC' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:2141]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXOUTCLKPCS' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:2142]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXPHALIGNDONE' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:2143]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXPHALIGNERR' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:2144]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXPMARESETDONE' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:2145]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXPRBSERR' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:2146]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXPRBSLOCKED' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:2147]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXPRGDIVRESETDONE' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:2148]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXQPISENN' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:2149]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXQPISENP' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:2150]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXRATEDONE' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:2151]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXRECCLKOUT' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:2152]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXRESETDONE' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:2153]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXSLIDERDY' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:2154]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXSLIPDONE' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:2155]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXSLIPOUTCLKRDY' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:2156]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXSLIPPMARDY' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:2157]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'GTHE3_CHANNEL_RXSTATUS' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:2159]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXSYNCDONE' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:2160]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXSYNCOUT' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:2161]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXVALID' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:2162]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXCOMFINISH' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:2164]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXDLYSRESETDONE' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:2165]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXOUTCLK' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:2166]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXOUTCLKFABRIC' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:2167]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXOUTCLKPCS' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:2168]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXPHALIGNDONE' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:2169]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXPHINITDONE' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:2170]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXPMARESETDONE' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:2171]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXPRGDIVRESETDONE' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:2172]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXQPISENN' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:2173]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXQPISENP' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:2174]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXRATEDONE' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:2175]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXRESETDONE' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:2176]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXSYNCDONE' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:2177]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXSYNCOUT' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:2178]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_0_axi_awcache' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_system_ila_mac_phy1_0/bd_0/ip/ip_1/sim/bd_0423_g_inst_0.v:2266]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_0_axi_arcache' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_system_ila_mac_phy1_0/bd_0/ip/ip_1/sim/bd_0423_g_inst_0.v:2284]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'slot_0_axis_tid' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_system_ila_mac_phy1_0/bd_0/ip/ip_1/sim/bd_0423_g_inst_0.v:2301]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'slot_0_axis_tdest' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_system_ila_mac_phy1_0/bd_0/ip/ip_1/sim/bd_0423_g_inst_0.v:2302]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_1_axi_awcache' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_system_ila_mac_phy1_0/bd_0/ip/ip_1/sim/bd_0423_g_inst_0.v:2310]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_1_axi_arcache' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_system_ila_mac_phy1_0/bd_0/ip/ip_1/sim/bd_0423_g_inst_0.v:2328]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'slot_1_axis_tid' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_system_ila_mac_phy1_0/bd_0/ip/ip_1/sim/bd_0423_g_inst_0.v:2345]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'slot_1_axis_tdest' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_system_ila_mac_phy1_0/bd_0/ip/ip_1/sim/bd_0423_g_inst_0.v:2346]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_2_axi_awcache' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_system_ila_mac_phy1_0/bd_0/ip/ip_1/sim/bd_0423_g_inst_0.v:2354]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_2_axi_arcache' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_system_ila_mac_phy1_0/bd_0/ip/ip_1/sim/bd_0423_g_inst_0.v:2372]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'slot_2_axis_tid' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_system_ila_mac_phy1_0/bd_0/ip/ip_1/sim/bd_0423_g_inst_0.v:2389]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'slot_2_axis_tdest' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_system_ila_mac_phy1_0/bd_0/ip/ip_1/sim/bd_0423_g_inst_0.v:2390]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_3_axi_awcache' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_system_ila_mac_phy1_0/bd_0/ip/ip_1/sim/bd_0423_g_inst_0.v:2398]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_3_axi_arcache' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_system_ila_mac_phy1_0/bd_0/ip/ip_1/sim/bd_0423_g_inst_0.v:2416]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'slot_3_axis_tid' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_system_ila_mac_phy1_0/bd_0/ip/ip_1/sim/bd_0423_g_inst_0.v:2433]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'slot_3_axis_tdest' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_system_ila_mac_phy1_0/bd_0/ip/ip_1/sim/bd_0423_g_inst_0.v:2434]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_4_axi_awcache' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_system_ila_mac_phy1_0/bd_0/ip/ip_1/sim/bd_0423_g_inst_0.v:2442]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_4_axi_arcache' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_system_ila_mac_phy1_0/bd_0/ip/ip_1/sim/bd_0423_g_inst_0.v:2460]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_5_axi_awcache' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_system_ila_mac_phy1_0/bd_0/ip/ip_1/sim/bd_0423_g_inst_0.v:2486]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_5_axi_arcache' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_system_ila_mac_phy1_0/bd_0/ip/ip_1/sim/bd_0423_g_inst_0.v:2504]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_6_axi_awcache' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_system_ila_mac_phy1_0/bd_0/ip/ip_1/sim/bd_0423_g_inst_0.v:2530]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_6_axi_arcache' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_system_ila_mac_phy1_0/bd_0/ip/ip_1/sim/bd_0423_g_inst_0.v:2548]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_7_axi_awcache' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_system_ila_mac_phy1_0/bd_0/ip/ip_1/sim/bd_0423_g_inst_0.v:2574]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_7_axi_arcache' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_system_ila_mac_phy1_0/bd_0/ip/ip_1/sim/bd_0423_g_inst_0.v:2592]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_8_axi_awcache' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_system_ila_mac_phy1_0/bd_0/ip/ip_1/sim/bd_0423_g_inst_0.v:2618]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_8_axi_arcache' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_system_ila_mac_phy1_0/bd_0/ip/ip_1/sim/bd_0423_g_inst_0.v:2636]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_9_axi_awcache' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_system_ila_mac_phy1_0/bd_0/ip/ip_1/sim/bd_0423_g_inst_0.v:2662]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'slot_9_axi_wstrb' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_system_ila_mac_phy1_0/bd_0/ip/ip_1/sim/bd_0423_g_inst_0.v:2667]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_9_axi_arcache' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_system_ila_mac_phy1_0/bd_0/ip/ip_1/sim/bd_0423_g_inst_0.v:2680]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'slot_9_axis_tstrb' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_system_ila_mac_phy1_0/bd_0/ip/ip_1/sim/bd_0423_g_inst_0.v:2694]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'slot_9_axis_tkeep' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_system_ila_mac_phy1_0/bd_0/ip/ip_1/sim/bd_0423_g_inst_0.v:2695]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_10_axi_awcache' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_system_ila_mac_phy1_0/bd_0/ip/ip_1/sim/bd_0423_g_inst_0.v:2706]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_10_axi_arcache' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_system_ila_mac_phy1_0/bd_0/ip/ip_1/sim/bd_0423_g_inst_0.v:2724]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_11_axi_awcache' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_system_ila_mac_phy1_0/bd_0/ip/ip_1/sim/bd_0423_g_inst_0.v:2750]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_11_axi_arcache' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_system_ila_mac_phy1_0/bd_0/ip/ip_1/sim/bd_0423_g_inst_0.v:2768]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_12_axi_awcache' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_system_ila_mac_phy1_0/bd_0/ip/ip_1/sim/bd_0423_g_inst_0.v:2794]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_12_axi_arcache' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_system_ila_mac_phy1_0/bd_0/ip/ip_1/sim/bd_0423_g_inst_0.v:2812]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_13_axi_awcache' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_system_ila_mac_phy1_0/bd_0/ip/ip_1/sim/bd_0423_g_inst_0.v:2838]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_13_axi_arcache' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_system_ila_mac_phy1_0/bd_0/ip/ip_1/sim/bd_0423_g_inst_0.v:2856]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_14_axi_awcache' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_system_ila_mac_phy1_0/bd_0/ip/ip_1/sim/bd_0423_g_inst_0.v:2882]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_14_axi_arcache' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_system_ila_mac_phy1_0/bd_0/ip/ip_1/sim/bd_0423_g_inst_0.v:2900]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_15_axi_awcache' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_system_ila_mac_phy1_0/bd_0/ip/ip_1/sim/bd_0423_g_inst_0.v:2926]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_15_axi_arcache' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_system_ila_mac_phy1_0/bd_0/ip/ip_1/sim/bd_0423_g_inst_0.v:2944]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 4 for port 'sel' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_system_ila_mac_phy1_0/bd_0/ip/ip_1/sim/bd_0423_g_inst_0.v:3844]
WARNING: [VRFC 10-3283] element index -1 into 'gen_gtwizard_gthe3.cfgreset_int' is out of bounds [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1850]
WARNING: [VRFC 10-3283] element index -1 into 'gen_gtwizard_gthe3.clkrsvd0_int' is out of bounds [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1851]
WARNING: [VRFC 10-3283] element index -1 into 'gen_gtwizard_gthe3.clkrsvd1_int' is out of bounds [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1852]
WARNING: [VRFC 10-3283] element index -1 into 'gen_gtwizard_gthe3.cplllockdetclk_int' is out of bounds [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1853]
WARNING: [VRFC 10-3283] element index -1 into 'gen_gtwizard_gthe3.cplllocken_int' is out of bounds [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1854]
WARNING: [VRFC 10-3283] element index -1 into 'gen_gtwizard_gthe3.cpllpd_ch_int' is out of bounds [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1855]
ERROR: [VRFC 10-1219] part-select direction is opposite from prefix index direction [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1856]
WARNING: [VRFC 10-3283] element index -1 into 'gen_gtwizard_gthe3.cpllreset_ch_int' is out of bounds [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1857]
WARNING: [VRFC 10-3283] element index -1 into 'gen_gtwizard_gthe3.dmonfiforeset_int' is out of bounds [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1858]
WARNING: [VRFC 10-3283] element index -1 into 'gen_gtwizard_gthe3.dmonitorclk_int' is out of bounds [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1859]
ERROR: [VRFC 10-1219] part-select direction is opposite from prefix index direction [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1860]
WARNING: [VRFC 10-3283] element index -1 into 'gen_gtwizard_gthe3.drpclk_int' is out of bounds [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1861]
ERROR: [VRFC 10-1219] part-select direction is opposite from prefix index direction [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1862]
WARNING: [VRFC 10-3283] element index -1 into 'gen_gtwizard_gthe3.drpen_ch_int' is out of bounds [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1863]
WARNING: [VRFC 10-3283] element index -1 into 'gen_gtwizard_gthe3.drpwe_ch_int' is out of bounds [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1864]
WARNING: [VRFC 10-3283] element index -1 into 'gen_gtwizard_gthe3.evoddphicaldone_int' is out of bounds [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1865]
WARNING: [VRFC 10-3283] element index -1 into 'gen_gtwizard_gthe3.evoddphicalstart_int' is out of bounds [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1866]
WARNING: [VRFC 10-3283] element index -1 into 'gen_gtwizard_gthe3.evoddphidrden_int' is out of bounds [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1867]
WARNING: [VRFC 10-3283] element index -1 into 'gen_gtwizard_gthe3.evoddphidwren_int' is out of bounds [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1868]
WARNING: [VRFC 10-3283] element index -1 into 'gen_gtwizard_gthe3.evoddphixrden_int' is out of bounds [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1869]
WARNING: [VRFC 10-3283] element index -1 into 'gen_gtwizard_gthe3.evoddphixwren_int' is out of bounds [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1870]
WARNING: [VRFC 10-3283] element index -1 into 'gen_gtwizard_gthe3.eyescanmode_int' is out of bounds [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1871]
WARNING: [VRFC 10-3283] element index -1 into 'gen_gtwizard_gthe3.eyescanreset_int' is out of bounds [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1872]
WARNING: [VRFC 10-3283] element index -1 into 'gen_gtwizard_gthe3.eyescantrigger_int' is out of bounds [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1873]
WARNING: [VRFC 10-3283] element index -1 into 'gen_gtwizard_gthe3.gtgrefclk_int' is out of bounds [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1874]
WARNING: [VRFC 10-3283] element index -1 into 'gen_gtwizard_gthe3.gthrxn_int' is out of bounds [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1875]
WARNING: [VRFC 10-3283] element index -1 into 'gen_gtwizard_gthe3.gthrxp_int' is out of bounds [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1876]
WARNING: [VRFC 10-3283] element index -1 into 'gen_gtwizard_gthe3.gtnorthrefclk0_int' is out of bounds [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1877]
WARNING: [VRFC 10-3283] element index -1 into 'gen_gtwizard_gthe3.gtnorthrefclk1_int' is out of bounds [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1878]
WARNING: [VRFC 10-3283] element index -1 into 'gen_gtwizard_gthe3.gtrefclk0_int' is out of bounds [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1879]
WARNING: [VRFC 10-3283] element index -1 into 'gen_gtwizard_gthe3.gtrefclk1_int' is out of bounds [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1880]
WARNING: [VRFC 10-3283] element index -1 into 'gen_gtwizard_gthe3.gtresetsel_int' is out of bounds [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1881]
ERROR: [VRFC 10-1219] part-select direction is opposite from prefix index direction [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1882]
WARNING: [VRFC 10-3283] element index -1 into 'gen_gtwizard_gthe3.gtrxreset_int' is out of bounds [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1883]
WARNING: [VRFC 10-3283] element index -1 into 'gen_gtwizard_gthe3.gtsouthrefclk0_int' is out of bounds [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1884]
WARNING: [VRFC 10-3283] element index -1 into 'gen_gtwizard_gthe3.gtsouthrefclk1_int' is out of bounds [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1885]
WARNING: [VRFC 10-3283] element index -1 into 'gen_gtwizard_gthe3.gttxreset_int' is out of bounds [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1886]
ERROR: [VRFC 10-1219] part-select direction is opposite from prefix index direction [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1887]
WARNING: [VRFC 10-3283] element index -1 into 'gen_gtwizard_gthe3.lpbkrxtxseren_int' is out of bounds [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1888]
WARNING: [VRFC 10-3283] element index -1 into 'gen_gtwizard_gthe3.lpbktxrxseren_int' is out of bounds [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1889]
WARNING: [VRFC 10-3283] element index -1 into 'gen_gtwizard_gthe3.pcieeqrxeqadaptdone_int' is out of bounds [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1890]
WARNING: [VRFC 10-3283] element index -1 into 'gen_gtwizard_gthe3.pcierstidle_int' is out of bounds [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1891]
WARNING: [VRFC 10-3283] element index -1 into 'gen_gtwizard_gthe3.pciersttxsyncstart_int' is out of bounds [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1892]
WARNING: [VRFC 10-3283] element index -1 into 'gen_gtwizard_gthe3.pcieuserratedone_int' is out of bounds [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1893]
ERROR: [VRFC 10-1219] part-select direction is opposite from prefix index direction [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1894]
ERROR: [VRFC 10-1219] part-select direction is opposite from prefix index direction [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1895]
ERROR: [VRFC 10-1219] part-select direction is opposite from prefix index direction [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1896]
WARNING: [VRFC 10-3283] element index -1 into 'gen_gtwizard_gthe3.qpll0clk_int' is out of bounds [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1897]
WARNING: [VRFC 10-3283] element index -1 into 'gen_gtwizard_gthe3.qpll0refclk_int' is out of bounds [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1898]
WARNING: [VRFC 10-3283] element index -1 into 'gen_gtwizard_gthe3.qpll1clk_int' is out of bounds [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1899]
WARNING: [VRFC 10-3283] element index -1 into 'gen_gtwizard_gthe3.qpll1refclk_int' is out of bounds [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1900]
WARNING: [VRFC 10-3283] element index -1 into 'gen_gtwizard_gthe3.resetovrd_int' is out of bounds [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1901]
WARNING: [VRFC 10-3283] element index -1 into 'gen_gtwizard_gthe3.rstclkentx_int' is out of bounds [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1902]
WARNING: [VRFC 10-3283] element index -1 into 'gen_gtwizard_gthe3.rx8b10ben_int' is out of bounds [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1903]
WARNING: [VRFC 10-3283] element index -1 into 'gen_gtwizard_gthe3.rxbufreset_int' is out of bounds [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1904]
WARNING: [VRFC 10-3283] element index -1 into 'gen_gtwizard_gthe3.rxcdrfreqreset_int' is out of bounds [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1905]
WARNING: [VRFC 10-3283] element index -1 into 'gen_gtwizard_gthe3.rxcdrhold_int' is out of bounds [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1906]
WARNING: [VRFC 10-3283] element index -1 into 'gen_gtwizard_gthe3.rxcdrovrden_int' is out of bounds [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1907]
WARNING: [VRFC 10-3283] element index -1 into 'gen_gtwizard_gthe3.rxcdrreset_int' is out of bounds [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1908]
WARNING: [VRFC 10-3283] element index -1 into 'gen_gtwizard_gthe3.rxcdrresetrsv_int' is out of bounds [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1909]
WARNING: [VRFC 10-3283] element index -1 into 'gen_gtwizard_gthe3.rxchbonden_int' is out of bounds [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1910]
ERROR: [VRFC 10-1219] part-select direction is opposite from prefix index direction [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1911]
ERROR: [VRFC 10-1219] part-select direction is opposite from prefix index direction [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1912]
WARNING: [VRFC 10-3283] element index -1 into 'gen_gtwizard_gthe3.rxchbondmaster_int' is out of bounds [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1913]
WARNING: [VRFC 10-3283] element index -1 into 'gen_gtwizard_gthe3.rxchbondslave_int' is out of bounds [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1914]
WARNING: [VRFC 10-3283] element index -1 into 'gen_gtwizard_gthe3.rxcommadeten_int' is out of bounds [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1915]
ERROR: [VRFC 10-1219] part-select direction is opposite from prefix index direction [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1916]
WARNING: [VRFC 10-3283] element index -1 into 'gen_gtwizard_gthe3.rxdfeagchold_int' is out of bounds [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1917]
WARNING: [VRFC 10-3283] element index -1 into 'gen_gtwizard_gthe3.rxdfeagcovrden_int' is out of bounds [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1918]
WARNING: [VRFC 10-3283] element index -1 into 'gen_gtwizard_gthe3.rxdfelfhold_int' is out of bounds [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1919]
WARNING: [VRFC 10-3283] element index -1 into 'gen_gtwizard_gthe3.rxdfelfovrden_int' is out of bounds [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1920]
WARNING: [VRFC 10-3283] element index -1 into 'gen_gtwizard_gthe3.rxdfelpmreset_int' is out of bounds [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1921]
WARNING: [VRFC 10-3283] element index -1 into 'gen_gtwizard_gthe3.rxdfetap10hold_int' is out of bounds [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1922]
WARNING: [VRFC 10-3283] element index -1 into 'gen_gtwizard_gthe3.rxdfetap10ovrden_int' is out of bounds [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1923]
WARNING: [VRFC 10-3283] element index -1 into 'gen_gtwizard_gthe3.rxdfetap11hold_int' is out of bounds [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1924]
WARNING: [VRFC 10-3283] element index -1 into 'gen_gtwizard_gthe3.rxdfetap11ovrden_int' is out of bounds [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1925]
WARNING: [VRFC 10-3283] element index -1 into 'gen_gtwizard_gthe3.rxdfetap12hold_int' is out of bounds [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1926]
WARNING: [VRFC 10-3283] element index -1 into 'gen_gtwizard_gthe3.rxdfetap12ovrden_int' is out of bounds [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1927]
WARNING: [VRFC 10-3283] element index -1 into 'gen_gtwizard_gthe3.rxdfetap13hold_int' is out of bounds [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1928]
WARNING: [VRFC 10-3283] element index -1 into 'gen_gtwizard_gthe3.rxdfetap13ovrden_int' is out of bounds [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1929]
WARNING: [VRFC 10-3283] element index -1 into 'gen_gtwizard_gthe3.rxdfetap14hold_int' is out of bounds [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1930]
WARNING: [VRFC 10-3283] element index -1 into 'gen_gtwizard_gthe3.rxdfetap14ovrden_int' is out of bounds [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1931]
WARNING: [VRFC 10-3283] element index -1 into 'gen_gtwizard_gthe3.rxdfetap15hold_int' is out of bounds [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1932]
WARNING: [VRFC 10-3283] element index -1 into 'gen_gtwizard_gthe3.rxdfetap15ovrden_int' is out of bounds [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1933]
WARNING: [VRFC 10-3283] element index -1 into 'gen_gtwizard_gthe3.rxdfetap2hold_int' is out of bounds [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1934]
WARNING: [VRFC 10-3283] element index -1 into 'gen_gtwizard_gthe3.rxdfetap2ovrden_int' is out of bounds [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1935]
WARNING: [VRFC 10-3283] element index -1 into 'gen_gtwizard_gthe3.rxdfetap3hold_int' is out of bounds [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1936]
WARNING: [VRFC 10-3283] element index -1 into 'gen_gtwizard_gthe3.rxdfetap3ovrden_int' is out of bounds [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1937]
WARNING: [VRFC 10-3283] element index -1 into 'gen_gtwizard_gthe3.rxdfetap4hold_int' is out of bounds [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1938]
WARNING: [VRFC 10-3283] element index -1 into 'gen_gtwizard_gthe3.rxdfetap4ovrden_int' is out of bounds [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1939]
WARNING: [VRFC 10-3283] element index -1 into 'gen_gtwizard_gthe3.rxdfetap5hold_int' is out of bounds [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1940]
WARNING: [VRFC 10-3283] element index -1 into 'gen_gtwizard_gthe3.rxdfetap5ovrden_int' is out of bounds [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1941]
WARNING: [VRFC 10-3283] element index -1 into 'gen_gtwizard_gthe3.rxdfetap6hold_int' is out of bounds [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1942]
WARNING: [VRFC 10-3283] element index -1 into 'gen_gtwizard_gthe3.rxdfetap6ovrden_int' is out of bounds [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1943]
WARNING: [VRFC 10-3283] element index -1 into 'gen_gtwizard_gthe3.rxdfetap7hold_int' is out of bounds [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1944]
WARNING: [VRFC 10-3283] element index -1 into 'gen_gtwizard_gthe3.rxdfetap7ovrden_int' is out of bounds [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1945]
WARNING: [VRFC 10-3283] element index -1 into 'gen_gtwizard_gthe3.rxdfetap8hold_int' is out of bounds [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1946]
WARNING: [VRFC 10-3283] element index -1 into 'gen_gtwizard_gthe3.rxdfetap8ovrden_int' is out of bounds [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1947]
WARNING: [VRFC 10-3283] element index -1 into 'gen_gtwizard_gthe3.rxdfetap9hold_int' is out of bounds [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1948]
WARNING: [VRFC 10-3283] element index -1 into 'gen_gtwizard_gthe3.rxdfetap9ovrden_int' is out of bounds [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1949]
WARNING: [VRFC 10-3283] element index -1 into 'gen_gtwizard_gthe3.rxdfeuthold_int' is out of bounds [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1950]
WARNING: [VRFC 10-3283] element index -1 into 'gen_gtwizard_gthe3.rxdfeutovrden_int' is out of bounds [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1951]
WARNING: [VRFC 10-3283] element index -1 into 'gen_gtwizard_gthe3.rxdfevphold_int' is out of bounds [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1952]
WARNING: [VRFC 10-3283] element index -1 into 'gen_gtwizard_gthe3.rxdfevpovrden_int' is out of bounds [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1953]
WARNING: [VRFC 10-3283] element index -1 into 'gen_gtwizard_gthe3.rxdfevsen_int' is out of bounds [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1954]
WARNING: [VRFC 10-3283] element index -1 into 'gen_gtwizard_gthe3.rxdfexyden_int' is out of bounds [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1955]
WARNING: [VRFC 10-3283] element index -1 into 'gen_gtwizard_gthe3.rxdlybypass_int' is out of bounds [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1956]
WARNING: [VRFC 10-3283] element index -1 into 'gen_gtwizard_gthe3.rxdlyen_int' is out of bounds [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1957]
WARNING: [VRFC 10-3283] element index -1 into 'gen_gtwizard_gthe3.rxdlyovrden_int' is out of bounds [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1958]
WARNING: [VRFC 10-3283] element index -1 into 'gen_gtwizard_gthe3.rxdlysreset_int' is out of bounds [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1959]
ERROR: [VRFC 10-1219] part-select direction is opposite from prefix index direction [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1960]
WARNING: [VRFC 10-3283] element index -1 into 'gen_gtwizard_gthe3.rxgearboxslip_int' is out of bounds [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1961]
WARNING: [VRFC 10-3283] element index -1 into 'gen_gtwizard_gthe3.rxlatclk_int' is out of bounds [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1962]
WARNING: [VRFC 10-3283] element index -1 into 'gen_gtwizard_gthe3.rxlpmen_int' is out of bounds [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1963]
WARNING: [VRFC 10-3283] element index -1 into 'gen_gtwizard_gthe3.rxlpmgchold_int' is out of bounds [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1964]
WARNING: [VRFC 10-3283] element index -1 into 'gen_gtwizard_gthe3.rxlpmgcovrden_int' is out of bounds [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1965]
WARNING: [VRFC 10-3283] element index -1 into 'gen_gtwizard_gthe3.rxlpmhfhold_int' is out of bounds [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1966]
WARNING: [VRFC 10-3283] element index -1 into 'gen_gtwizard_gthe3.rxlpmhfovrden_int' is out of bounds [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1967]
WARNING: [VRFC 10-3283] element index -1 into 'gen_gtwizard_gthe3.rxlpmlfhold_int' is out of bounds [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1968]
WARNING: [VRFC 10-3283] element index -1 into 'gen_gtwizard_gthe3.rxlpmlfklovrden_int' is out of bounds [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1969]
WARNING: [VRFC 10-3283] element index -1 into 'gen_gtwizard_gthe3.rxlpmoshold_int' is out of bounds [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1970]
WARNING: [VRFC 10-3283] element index -1 into 'gen_gtwizard_gthe3.rxlpmosovrden_int' is out of bounds [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1971]
WARNING: [VRFC 10-3283] element index -1 into 'gen_gtwizard_gthe3.rxmcommaalignen_int' is out of bounds [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1972]
ERROR: [VRFC 10-1219] part-select direction is opposite from prefix index direction [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1973]
WARNING: [VRFC 10-3283] element index -1 into 'gen_gtwizard_gthe3.rxoobreset_int' is out of bounds [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1974]
WARNING: [VRFC 10-3283] element index -1 into 'gen_gtwizard_gthe3.rxoscalreset_int' is out of bounds [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1975]
WARNING: [VRFC 10-3283] element index -1 into 'gen_gtwizard_gthe3.rxoshold_int' is out of bounds [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1976]
ERROR: [VRFC 10-1219] part-select direction is opposite from prefix index direction [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1977]
WARNING: [VRFC 10-3283] element index -1 into 'gen_gtwizard_gthe3.rxosinten_int' is out of bounds [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1978]
WARNING: [VRFC 10-3283] element index -1 into 'gen_gtwizard_gthe3.rxosinthold_int' is out of bounds [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1979]
WARNING: [VRFC 10-3283] element index -1 into 'gen_gtwizard_gthe3.rxosintovrden_int' is out of bounds [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1980]
WARNING: [VRFC 10-3283] element index -1 into 'gen_gtwizard_gthe3.rxosintstrobe_int' is out of bounds [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1981]
WARNING: [VRFC 10-3283] element index -1 into 'gen_gtwizard_gthe3.rxosinttestovrden_int' is out of bounds [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1982]
WARNING: [VRFC 10-3283] element index -1 into 'gen_gtwizard_gthe3.rxosovrden_int' is out of bounds [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1983]
ERROR: [VRFC 10-1219] part-select direction is opposite from prefix index direction [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1984]
WARNING: [VRFC 10-3283] element index -1 into 'gen_gtwizard_gthe3.rxpcommaalignen_int' is out of bounds [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1985]
WARNING: [VRFC 10-3283] element index -1 into 'gen_gtwizard_gthe3.rxpcsreset_int' is out of bounds [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1986]
ERROR: [VRFC 10-1219] part-select direction is opposite from prefix index direction [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1987]
WARNING: [VRFC 10-3283] element index -1 into 'gen_gtwizard_gthe3.rxphalign_int' is out of bounds [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1988]
WARNING: [VRFC 10-3283] element index -1 into 'gen_gtwizard_gthe3.rxphalignen_int' is out of bounds [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1989]
WARNING: [VRFC 10-3283] element index -1 into 'gen_gtwizard_gthe3.rxphdlypd_int' is out of bounds [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1990]
WARNING: [VRFC 10-3283] element index -1 into 'gen_gtwizard_gthe3.rxphdlyreset_int' is out of bounds [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1991]
WARNING: [VRFC 10-3283] element index -1 into 'gen_gtwizard_gthe3.rxphovrden_int' is out of bounds [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1992]
ERROR: [VRFC 10-1219] part-select direction is opposite from prefix index direction [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1993]
WARNING: [VRFC 10-3283] element index -1 into 'gen_gtwizard_gthe3.rxpmareset_int' is out of bounds [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1994]
WARNING: [VRFC 10-3283] element index -1 into 'gen_gtwizard_gthe3.rxpolarity_int' is out of bounds [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1995]
WARNING: [VRFC 10-3283] element index -1 into 'gen_gtwizard_gthe3.rxprbscntreset_int' is out of bounds [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1996]
INFO: [#UNDEF] Sorry, too many errors..
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
run_program: Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 7663.949 ; gain = 0.000 ; free physical = 33740 ; free virtual = 59612
INFO: [USF-XSim-69] 'elaborate' step finished in '18' seconds
INFO: [USF-XSim-99] Step results log file:'/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:24 ; elapsed = 00:00:29 . Memory (MB): peak = 7663.949 ; gain = 0.000 ; free physical = 33739 ; free virtual = 59611
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/axi_stream_gen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_stream_gen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/axi_stream_gen_mon_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_stream_gen_mon_0
INFO: [VRFC 10-2458] undeclared symbol tx_axis_tready_g, assumed default net type wire [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/axi_stream_gen_mon_0.sv:222]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/axi_stream_gen_mon_1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_stream_gen_mon_1
INFO: [VRFC 10-2458] undeclared symbol tx_axis_tready_g, assumed default net type wire [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/axi_stream_gen_mon_1.sv:217]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/axi_stream_interface.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_stream_interface
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/crc_detector.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module crc_detector
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/crc_generator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module crc_generator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/data_transfer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_transfer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ddc.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/debounce_reset.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debouncer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/deintrlv.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module deintrlv
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/descrambler.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module descrambler
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/duc.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module duc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/eqam.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eqam
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/interleaver.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interleaver
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/kcu105_10gbaser.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kcu105_10gbaser
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/kcu10gbaser_tpu_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kcu10gbaser_tpu_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/layer1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module layer1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/layer1_receive.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module layer1_receive
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/layer1_transmit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module layer1_transmit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/mac_block.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_block
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/mac_deblock.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_deblock
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/qam.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module qam
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/radio.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module radio
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/radio_receive.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module radio_receive
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/radio_transmit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module radio_transmit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/scrambler.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scrambler
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/tpu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tpu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
xvhdl --incr --relax -prj tb_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.sim/sim_1/behav/xsim'
xelab -wto 57174fc282ef4b96bac6c4a167127b65 --incr --debug typical --relax --mt 8 -d SIMULATION=1 -d OOB_SIM=1 -L axis_infrastructure_v1_1_0 -L axis_data_fifo_v2_0_2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L c_reg_fd_v12_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_pipe_v3_0_6 -L xbip_dsp48_addsub_v3_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L axi_utils_v2_0_6 -L xbip_dsp48_multadd_v3_0_6 -L dds_compiler_v6_0_19 -L c_mux_bit_v12_0_6 -L c_mux_bus_v12_0_6 -L c_gate_bit_v12_0_6 -L c_compare_v12_0_6 -L xbip_counter_v3_0_6 -L c_counter_binary_v12_0_14 -L c_shift_ram_v12_0_14 -L rs_toolbox_v9_0_8 -L rs_decoder_v9_0_17 -L rs_encoder_v9_0_16 -L xlconstant_v1_1_6 -L ten_gig_eth_mac_v15_1_7 -L gtwizard_ultrascale_v1_7_7 -L ten_gig_eth_pcs_pma_v6_0_16 -L gigantic_mux -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto 57174fc282ef4b96bac6c4a167127b65 --incr --debug typical --relax --mt 8 -d SIMULATION=1 -d OOB_SIM=1 -L axis_infrastructure_v1_1_0 -L axis_data_fifo_v2_0_2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L c_reg_fd_v12_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_pipe_v3_0_6 -L xbip_dsp48_addsub_v3_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L axi_utils_v2_0_6 -L xbip_dsp48_multadd_v3_0_6 -L dds_compiler_v6_0_19 -L c_mux_bit_v12_0_6 -L c_mux_bus_v12_0_6 -L c_gate_bit_v12_0_6 -L c_compare_v12_0_6 -L xbip_counter_v3_0_6 -L c_counter_binary_v12_0_14 -L c_shift_ram_v12_0_14 -L rs_toolbox_v9_0_8 -L rs_decoder_v9_0_17 -L rs_encoder_v9_0_16 -L xlconstant_v1_1_6 -L ten_gig_eth_mac_v15_1_7 -L gtwizard_ultrascale_v1_7_7 -L ten_gig_eth_pcs_pma_v6_0_16 -L gigantic_mux -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'enable_loopback' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/axi_stream_gen_mon_0.sv:257]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'enable_loopback' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/axi_stream_gen_mon_1.sv:252]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_0_axi_awcache' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_system_ila_mac_phy1_0/bd_0/ip/ip_1/sim/bd_0423_g_inst_0.v:2266]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_0_axi_arcache' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_system_ila_mac_phy1_0/bd_0/ip/ip_1/sim/bd_0423_g_inst_0.v:2284]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'slot_0_axis_tid' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_system_ila_mac_phy1_0/bd_0/ip/ip_1/sim/bd_0423_g_inst_0.v:2301]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'slot_0_axis_tdest' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_system_ila_mac_phy1_0/bd_0/ip/ip_1/sim/bd_0423_g_inst_0.v:2302]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_1_axi_awcache' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_system_ila_mac_phy1_0/bd_0/ip/ip_1/sim/bd_0423_g_inst_0.v:2310]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_1_axi_arcache' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_system_ila_mac_phy1_0/bd_0/ip/ip_1/sim/bd_0423_g_inst_0.v:2328]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'slot_1_axis_tid' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_system_ila_mac_phy1_0/bd_0/ip/ip_1/sim/bd_0423_g_inst_0.v:2345]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'slot_1_axis_tdest' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_system_ila_mac_phy1_0/bd_0/ip/ip_1/sim/bd_0423_g_inst_0.v:2346]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_2_axi_awcache' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_system_ila_mac_phy1_0/bd_0/ip/ip_1/sim/bd_0423_g_inst_0.v:2354]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_2_axi_arcache' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_system_ila_mac_phy1_0/bd_0/ip/ip_1/sim/bd_0423_g_inst_0.v:2372]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'slot_2_axis_tid' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_system_ila_mac_phy1_0/bd_0/ip/ip_1/sim/bd_0423_g_inst_0.v:2389]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'slot_2_axis_tdest' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_system_ila_mac_phy1_0/bd_0/ip/ip_1/sim/bd_0423_g_inst_0.v:2390]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_3_axi_awcache' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_system_ila_mac_phy1_0/bd_0/ip/ip_1/sim/bd_0423_g_inst_0.v:2398]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_3_axi_arcache' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_system_ila_mac_phy1_0/bd_0/ip/ip_1/sim/bd_0423_g_inst_0.v:2416]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'slot_3_axis_tid' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_system_ila_mac_phy1_0/bd_0/ip/ip_1/sim/bd_0423_g_inst_0.v:2433]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'slot_3_axis_tdest' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_system_ila_mac_phy1_0/bd_0/ip/ip_1/sim/bd_0423_g_inst_0.v:2434]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_4_axi_awcache' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_system_ila_mac_phy1_0/bd_0/ip/ip_1/sim/bd_0423_g_inst_0.v:2442]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_4_axi_arcache' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_system_ila_mac_phy1_0/bd_0/ip/ip_1/sim/bd_0423_g_inst_0.v:2460]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_5_axi_awcache' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_system_ila_mac_phy1_0/bd_0/ip/ip_1/sim/bd_0423_g_inst_0.v:2486]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_5_axi_arcache' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_system_ila_mac_phy1_0/bd_0/ip/ip_1/sim/bd_0423_g_inst_0.v:2504]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_6_axi_awcache' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_system_ila_mac_phy1_0/bd_0/ip/ip_1/sim/bd_0423_g_inst_0.v:2530]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_6_axi_arcache' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_system_ila_mac_phy1_0/bd_0/ip/ip_1/sim/bd_0423_g_inst_0.v:2548]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_7_axi_awcache' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_system_ila_mac_phy1_0/bd_0/ip/ip_1/sim/bd_0423_g_inst_0.v:2574]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_7_axi_arcache' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_system_ila_mac_phy1_0/bd_0/ip/ip_1/sim/bd_0423_g_inst_0.v:2592]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_8_axi_awcache' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_system_ila_mac_phy1_0/bd_0/ip/ip_1/sim/bd_0423_g_inst_0.v:2618]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_8_axi_arcache' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_system_ila_mac_phy1_0/bd_0/ip/ip_1/sim/bd_0423_g_inst_0.v:2636]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_9_axi_awcache' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_system_ila_mac_phy1_0/bd_0/ip/ip_1/sim/bd_0423_g_inst_0.v:2662]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'slot_9_axi_wstrb' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_system_ila_mac_phy1_0/bd_0/ip/ip_1/sim/bd_0423_g_inst_0.v:2667]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_9_axi_arcache' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_system_ila_mac_phy1_0/bd_0/ip/ip_1/sim/bd_0423_g_inst_0.v:2680]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'slot_9_axis_tstrb' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_system_ila_mac_phy1_0/bd_0/ip/ip_1/sim/bd_0423_g_inst_0.v:2694]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'slot_9_axis_tkeep' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_system_ila_mac_phy1_0/bd_0/ip/ip_1/sim/bd_0423_g_inst_0.v:2695]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_10_axi_awcache' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_system_ila_mac_phy1_0/bd_0/ip/ip_1/sim/bd_0423_g_inst_0.v:2706]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_10_axi_arcache' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_system_ila_mac_phy1_0/bd_0/ip/ip_1/sim/bd_0423_g_inst_0.v:2724]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_11_axi_awcache' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_system_ila_mac_phy1_0/bd_0/ip/ip_1/sim/bd_0423_g_inst_0.v:2750]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_11_axi_arcache' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_system_ila_mac_phy1_0/bd_0/ip/ip_1/sim/bd_0423_g_inst_0.v:2768]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_12_axi_awcache' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_system_ila_mac_phy1_0/bd_0/ip/ip_1/sim/bd_0423_g_inst_0.v:2794]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_12_axi_arcache' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_system_ila_mac_phy1_0/bd_0/ip/ip_1/sim/bd_0423_g_inst_0.v:2812]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_13_axi_awcache' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_system_ila_mac_phy1_0/bd_0/ip/ip_1/sim/bd_0423_g_inst_0.v:2838]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_13_axi_arcache' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_system_ila_mac_phy1_0/bd_0/ip/ip_1/sim/bd_0423_g_inst_0.v:2856]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_14_axi_awcache' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_system_ila_mac_phy1_0/bd_0/ip/ip_1/sim/bd_0423_g_inst_0.v:2882]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_14_axi_arcache' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_system_ila_mac_phy1_0/bd_0/ip/ip_1/sim/bd_0423_g_inst_0.v:2900]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_15_axi_awcache' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_system_ila_mac_phy1_0/bd_0/ip/ip_1/sim/bd_0423_g_inst_0.v:2926]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_15_axi_arcache' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_system_ila_mac_phy1_0/bd_0/ip/ip_1/sim/bd_0423_g_inst_0.v:2944]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 4 for port 'sel' [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_system_ila_mac_phy1_0/bd_0/ip/ip_1/sim/bd_0423_g_inst_0.v:3844]
WARNING: [VRFC 10-5021] port 'event_s_input_tlast_missing' is not connected on this instance [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/layer1_transmit.sv:122]
WARNING: [VRFC 10-5021] port 'm_axis_stat_tdata' is not connected on this instance [/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/layer1_receive.sv:153]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp
Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg
Compiling package ieee.math_real
Compiling package axi_utils_v2_0_6.global_util_pkg
Compiling package axi_utils_v2_0_6.axi_utils_comps
Compiling package rs_encoder_v9_0_16.rs_encoder_v9_0_16_consts
Compiling package rs_encoder_v9_0_16.rs_encoder_v9_0_16_viv_comp
Compiling package rs_toolbox_v9_0_8.ul_utils
Compiling package rs_toolbox_v9_0_8.util_xcc
Compiling package rs_toolbox_v9_0_8.mem_init_file_pack
Compiling package rs_toolbox_v9_0_8.mem_utils
Compiling package rs_toolbox_v9_0_8.gf_pkg
Compiling package rs_encoder_v9_0_16.rs_encoder_pkg
Compiling package rs_toolbox_v9_0_8.toolbox_comps
Compiling package rs_toolbox_v9_0_8.rs_blocks_pkg
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_viv_comp
Compiling package xbip_addsub_v3_0_6.xbip_addsub_v3_0_6_viv_comp
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_pkg
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_pkg_legacy
Compiling package c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv_comp
Compiling package c_compare_v12_0_6.c_compare_v12_0_6_viv_comp
Compiling package c_compare_v12_0_6.pkg_compare_v12_0
Compiling package c_gate_bit_v12_0_6.c_gate_bit_v12_0_6_viv_comp
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package c_gate_bit_v12_0_6.pkg_gate_bit_v12_0
Compiling package rs_decoder_v9_0_17.rs_decoder_v9_0_17_consts
Compiling package rs_decoder_v9_0_17.rs_decoder_v9_0_17_viv_comp
Compiling package rs_decoder_v9_0_17.dec_pkg
Compiling package rs_decoder_v9_0_17.dec_comps_pkg
Compiling package ieee.std_logic_unsigned
Compiling package c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_viv_comp
Compiling package c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_pkg
Compiling package c_mux_bit_v12_0_6.c_mux_bit_v12_0_6_viv_comp
Compiling package c_counter_binary_v12_0_14.c_counter_binary_v12_0_14_viv_co...
Compiling package xbip_counter_v3_0_6.xbip_counter_v3_0_6_viv_comp
Compiling package xbip_counter_v3_0_6.xbip_counter_v3_0_6_pkg
Compiling package c_counter_binary_v12_0_14.c_counter_binary_v12_0_14_pkg
Compiling package xbip_utils_v3_0_10.xcc_utils_v3_0
Compiling package dds_compiler_v6_0_19.dds_compiler_v6_0_19_viv_comp
Compiling package dds_compiler_v6_0_19.pkg_dds_compiler_v6_0_19
Compiling package dds_compiler_v6_0_19.dds_compiler_v6_0_19_hdl_comps
Compiling package dds_compiler_v6_0_19.pkg_betas
Compiling package dds_compiler_v6_0_19.pkg_alphas
Compiling package mult_gen_v12_0_16.mult_gen_v12_0_16_viv_comp
Compiling package mult_gen_v12_0_16.mult_gen_v12_0_16_pkg
Compiling package xil_defaultlib.$unit_axi_stream_gen_sv
Compiling module unisims_ver.IBUFDS
Compiling module unisims_ver.MMCME3_ADV(CLKFBOUT_MULT_F=8.0,C...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.tpu_clock_mm_clk_wiz
Compiling module xil_defaultlib.tpu_clock_mm
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module xpm.xpm_cdc_sync_rst(DEST_SYNC_FF=3,...
Compiling module xpm.xpm_fifo_rst(COMMON_CLOCK=0,CDC_...
Compiling module xpm.xpm_fifo_reg_bit
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=1...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=1...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_cdc_gray(DEST_SYNC_FF=3,INIT...
Compiling module xpm.xpm_fifo_reg_vec(REG_WIDTH=10)
Compiling module xpm.xpm_cdc_gray(DEST_SYNC_FF=5,INIT...
Compiling module xpm.xpm_fifo_reg_vec(REG_WIDTH=11)
Compiling module xpm.xpm_cdc_gray(DEST_SYNC_FF=3,INIT...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=2...
Compiling module xpm.xpm_fifo_base(COMMON_CLOCK=0,FIF...
Compiling module xpm.xpm_fifo_axis(CLOCKING_MODE="ind...
Compiling module axis_data_fifo_v2_0_2.axis_data_fifo_v2_0_2_top(C_FAMI...
Compiling module xil_defaultlib.bb_data_loopback_fifo
Compiling module xil_defaultlib.debouncer(SHIFT_REG_LEN=4)
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=1...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_cdc_gray(DEST_SYNC_FF=5,INIT...
Compiling module xpm.xpm_fifo_reg_vec(REG_WIDTH=12)
Compiling module xpm.xpm_cdc_gray(DEST_SYNC_FF=3,INIT...
Compiling module xpm.xpm_fifo_base(COMMON_CLOCK=0,WRI...
Compiling module xpm.xpm_cdc_gray(DEST_SYNC_FF=3,INIT...
Compiling module xpm.xpm_cdc_single(DEST_SYNC_FF=3,IN...
Compiling module xpm.xpm_fifo_axis(CLOCKING_MODE="ind...
Compiling module axis_data_fifo_v2_0_2.axis_data_fifo_v2_0_2_top(C_FAMI...
Compiling module xil_defaultlib.bb_interface_fifo
Compiling module xil_defaultlib.axi_stream_interface_default
Compiling module xpm.xpm_cdc_sync_rst(INIT=0,INIT_SYN...
Compiling module xpm.xpm_fifo_rst(CDC_DEST_SYNC_FF=3)
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=9...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=8...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=2...
Compiling module xpm.xpm_fifo_axis(PACKET_FIFO="true"...
Compiling module axis_data_fifo_v2_0_2.axis_data_fifo_v2_0_2_top(C_FAMI...
Compiling module xil_defaultlib.axis_data_fifo_0
Compiling module xil_defaultlib.axi_stream_lb(AXIS_TKEEP_WIDTH=8...
Compiling module xil_defaultlib.axi_stream_gen(AXIS_TKEEP_WIDTH=...
Compiling module xil_defaultlib.eth_performance_monitor(AXIS_TKE...
Compiling module xil_defaultlib.tgm_address_decoder(C_NUM_ADDRES...
Compiling module xil_defaultlib.counter_f(C_NUM_BITS=6)
Compiling module xil_defaultlib.tgm_slave_attachment(C_NUM_ADDRE...
Compiling module xil_defaultlib.tgm_axi_lite_ipif(C_S_AXI_MIN_SI...
Compiling module xil_defaultlib.registers
Compiling module xil_defaultlib.user_registers_slave(C_S_AXI_MIN...
Compiling module xil_defaultlib.synchronizer_simple(DATA_WIDTH=3...
Compiling module xil_defaultlib.synchronizer_simple(DATA_WIDTH=8...
Compiling module xil_defaultlib.synchronizer_simple
Compiling module xil_defaultlib.synchronizer_simple(DATA_WIDTH=1...
Compiling module xil_defaultlib.sync_registers
Compiling module xil_defaultlib.axi_stream_gen_mon_0_default
Compiling module xil_defaultlib.axi_stream_gen_mon_1(XIL_MAC_ID_...
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_mac_ch0_0_bl...
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_mac_ch0_0
Compiling module unisims_ver.GTHE3_COMMON(QPLL0_CFG0=16'b0110...
Compiling module xil_defaultlib.gtwizard_ultrascale_v1_7_7_gthe3...
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_pcs_pma_ch0_...
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_pcs_pma_ch0_...
Compiling module unisims_ver.IBUFDS_GTE3_default
Compiling module unisims_ver.BUFG_GT
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_pcs_pma_ch0_...
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_pcs_pma_ch0_...
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_pcs_pma_ch0_...
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.latchsre_ldce
Compiling module unisims_ver.LDCE
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_pcs_pma_ch0_...
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_pcs_pma_ch0_...
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_pcs_pma_ch0_...
Compiling module unisims_ver.MUXCY
Compiling module unisims_ver.MUXCY_L
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_pcs_pma_ch0_...
Compiling module unisims_ver.GTHE3_CHANNEL(ALIGN_COMMA_ENABLE...
Compiling module xil_defaultlib.gtwizard_ultrascale_v1_7_7_gthe3...
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_pcs_pma_ch0_...
Compiling module gtwizard_ultrascale_v1_7_7.gtwizard_ultrascale_v1_7_7_bit_s...
Compiling module gtwizard_ultrascale_v1_7_7.gtwizard_ultrascale_v1_7_7_reset...
Compiling module gtwizard_ultrascale_v1_7_7.gtwizard_ultrascale_v1_7_7_reset...
Compiling module gtwizard_ultrascale_v1_7_7.gtwizard_ultrascale_v1_7_7_gtwiz...
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_pcs_pma_ch0_...
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_pcs_pma_ch0_...
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_pcs_pma_ch0_...
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_pcs_pma_ch0_...
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_pcs_pma_ch0_...
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_pcs_pma_ch0_...
Compiling module xil_defaultlib.mac_phy_ch0_imp_15CV18U
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_mac_ch1_0_bl...
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_mac_ch1_0
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_pcs_pma_ch1_...
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_pcs_pma_ch1_...
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_pcs_pma_ch1_...
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_pcs_pma_ch1_...
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_pcs_pma_ch1_...
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_pcs_pma_ch1_...
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_pcs_pma_ch1_...
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_pcs_pma_ch1_...
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_pcs_pma_ch1_...
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_pcs_pma_ch1_...
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_pcs_pma_ch1_...
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_pcs_pma_ch1_...
Compiling module xil_defaultlib.mac_phy_ch1_imp_OVJPU8
Compiling module xil_defaultlib.bd_0423_g_inst_0_gigantic_mux(C_...
Compiling module xil_defaultlib.bd_0423_g_inst_0
Compiling module xil_defaultlib.bd_0423_ila_lib_0
Compiling module xil_defaultlib.bd_0423
Compiling module xil_defaultlib.mac_phy_system_ila_mac_phy1_0
Compiling module xlconstant_v1_1_6.xlconstant_v1_1_6_xlconstant
Compiling module xil_defaultlib.mac_phy_xlconstant_1b0_0
Compiling module xil_defaultlib.mac_phy_xlconstant_1b1_0
Compiling module xlconstant_v1_1_6.xlconstant_v1_1_6_xlconstant(CON...
Compiling module xil_defaultlib.mac_phy_xlconstant_3b101_0
Compiling module xlconstant_v1_1_6.xlconstant_v1_1_6_xlconstant(CON...
Compiling module xil_defaultlib.mac_phy_xlconstant_8b0_0
Compiling module xil_defaultlib.mac_phy
Compiling module xil_defaultlib.mac_phy_wrapper
Compiling module xil_defaultlib.kcu105_10gbaser_default
Compiling module xil_defaultlib.data_transfer_default
Compiling module xil_defaultlib.mac_block
Compiling module xil_defaultlib.crc24_calc_1bit
Compiling module xil_defaultlib.crc24_insert_1bit
Compiling module xil_defaultlib.crc_generator
Compiling architecture xilinx of entity axi_utils_v2_0_6.glb_srl_fifo [\glb_srl_fifo(width=9,has_uvprot...]
Compiling architecture xilinx of entity axi_utils_v2_0_6.glb_ifx_master [\glb_ifx_master(width=9,afull_th...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=8,...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.rs_addsub [\rs_addsub(c_xdevicefamily="kint...]
Compiling architecture synth of entity c_gate_bit_v12_0_6.c_gate_bit_tile [\c_gate_bit_tile(c_width_in=2,ci...]
Compiling architecture synth of entity c_gate_bit_v12_0_6.c_gate_bit_tier [\c_gate_bit_tier(c_width_in=2,c_...]
Compiling architecture synth of entity c_gate_bit_v12_0_6.c_gate_bit_v12_0_6_viv [\c_gate_bit_v12_0_6_viv(c_sync_e...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_sync_pri...]
Compiling architecture struct of entity c_compare_v12_0_6.c_compare_eq_ne [\c_compare_eq_ne(c_family="kinte...]
Compiling architecture synth of entity c_compare_v12_0_6.c_compare_v12_0_6_viv [\c_compare_v12_0_6_viv(c_family=...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.rs_compare [\rs_compare(c_family="kintexu",i...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.comp_eq [\comp_eq(c_family="kintexu",widt...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_sync_pri...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.rs_reg [\rs_reg(c_width=1,c_has_ce=1,c_s...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.big_delay [\big_delay(c_family="kintexu",c_...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_sync_pri...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.rs_reg_bit [\rs_reg_bit(c_has_sclr=1,c_sync_...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.big_delay [\big_delay(c_family="kintexu",c_...]
Compiling architecture fdpe_v of entity unisim.FDPE [fdpe_default]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_sync_pri...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.rs_reg_bit [\rs_reg_bit(c_has_aset=1,c_sync_...]
Compiling architecture ram64x1s_v of entity unisim.RAM64X1S [\RAM64X1S(init="1000000000000000...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture fdce_v of entity unisim.FDCE [fdce_default]
Compiling architecture synth of entity c_gate_bit_v12_0_6.c_gate_bit_v12_0_6_viv [\c_gate_bit_v12_0_6_viv(c_has_o=...]
Compiling architecture struct of entity c_compare_v12_0_6.c_compare_eq_ne [\c_compare_eq_ne(c_family="kinte...]
Compiling architecture synth of entity c_compare_v12_0_6.c_compare_v12_0_6_viv [\c_compare_v12_0_6_viv(c_family=...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.rs_compare [\rs_compare(c_family="kintexu",i...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.comp_eq [\comp_eq(c_family="kintexu",widt...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_ainit_va...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.rs_reg_bit [\rs_reg_bit(c_ainit_val="1",c_ha...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_sync_pri...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.rs_reg_bit [\rs_reg_bit(c_sync_enable=0)(1,1...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=8,...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.rs_reg [\rs_reg(c_width=8,ainit_val=(oth...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.big_delay [\big_delay(c_family="kintexu",c_...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity rs_encoder_v9_0_16.rs_encoder_main [\rs_encoder_main(c_evaluation=1,...]
Compiling architecture synth of entity rs_encoder_v9_0_16.rs_encoder_axi_wrapper [\rs_encoder_axi_wrapper(c_has_ar...]
Compiling architecture synth of entity rs_encoder_v9_0_16.rs_encoder_v9_0_16_viv [\rs_encoder_v9_0_16_viv(c_has_ac...]
Compiling architecture xilinx of entity rs_encoder_v9_0_16.rs_encoder_v9_0_16 [\rs_encoder_v9_0_16(c_has_areset...]
Compiling architecture rs_encoder_arch of entity xil_defaultlib.rs_encoder [rs_encoder_default]
Compiling module xil_defaultlib.interleaver
Compiling module xil_defaultlib.scrambler
Compiling module xil_defaultlib.qam
Compiling module xil_defaultlib.layer1_transmit_default
Compiling module xil_defaultlib.ila_layer1_receive
Compiling module xil_defaultlib.eqam
Compiling module xil_defaultlib.descrambler
Compiling module xil_defaultlib.deintrlv
Compiling architecture xilinx of entity axi_utils_v2_0_6.glb_srl_fifo [\glb_srl_fifo(width=9,has_ifx=tr...]
Compiling architecture xilinx of entity rs_toolbox_v9_0_8.rs_ifx_slave [\rs_ifx_slave(width=9,has_ifx=tr...]
Compiling architecture xilinx of entity axi_utils_v2_0_6.glb_srl_fifo [\glb_srl_fifo(width=9,depth=4,ha...]
Compiling architecture xilinx of entity axi_utils_v2_0_6.glb_ifx_master [\glb_ifx_master(width=9,depth=4)...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.cntre_d [\cntre_d(width=8)\]
Compiling architecture synth of entity rs_decoder_v9_0_17.sampler [\sampler(c_evaluation=1,c_num_ch...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.gate_xor [\gate_xor(q_mode=0)\]
Compiling architecture synth of entity rs_toolbox_v9_0_8.gate_xor [\gate_xor(width=3,q_mode=0)\]
Compiling architecture synth of entity rs_toolbox_v9_0_8.gate_xor [\gate_xor(width=5,q_mode=0)\]
Compiling architecture synth of entity rs_toolbox_v9_0_8.gate_xor [\gate_xor(width=4,q_mode=0)\]
Compiling architecture synth of entity rs_toolbox_v9_0_8.gfcmul [\gfcmul(gfcx=(8,285,38,((2,(3,6,...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=8,...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.rs_reg [\rs_reg(c_width=8,c_has_ce=1,c_h...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.big_delay [\big_delay(c_family="kintexu",c_...]
Compiling architecture synth of entity rs_decoder_v9_0_17.scell [\scell(c_family="kintexu",c_xdev...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.gfcmul [\gfcmul(gfcx=(8,285,19,((3,(0,4,...]
Compiling architecture synth of entity rs_decoder_v9_0_17.scell [\scell(c_family="kintexu",c_xdev...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.gfcmul [\gfcmul(gfcx=(8,285,135,((3,(0,1...]
Compiling architecture synth of entity rs_decoder_v9_0_17.scell [\scell(c_family="kintexu",c_xdev...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.gfcmul [\gfcmul(gfcx=(8,285,205,((4,(0,1...]
Compiling architecture synth of entity rs_decoder_v9_0_17.scell [\scell(c_family="kintexu",c_xdev...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.gfcmul [\gfcmul(gfcx=(8,285,232,((4,(1,2...]
Compiling architecture synth of entity rs_decoder_v9_0_17.scell [\scell(c_family="kintexu",c_xdev...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.gfcmul [\gfcmul(gfcx=(8,285,116,((3,(2,3...]
Compiling architecture synth of entity rs_decoder_v9_0_17.scell [\scell(c_family="kintexu",c_xdev...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.gfcmul [\gfcmul(gfcx=(8,285,58,((3,(3,4,...]
Compiling architecture synth of entity rs_decoder_v9_0_17.scell [\scell(c_family="kintexu",c_xdev...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.gfcmul [\gfcmul(gfcx=(8,285,29,((4,(0,4,...]
Compiling architecture synth of entity rs_decoder_v9_0_17.scell [\scell(c_family="kintexu",c_xdev...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.gfcmul [\gfcmul(gfcx=(8,285,128,((4,(1,5...]
Compiling architecture synth of entity rs_decoder_v9_0_17.scell [\scell(c_family="kintexu",c_xdev...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.gfcmul [\gfcmul(gfcx=(8,285,64,((3,(2,6,...]
Compiling architecture synth of entity rs_decoder_v9_0_17.scell [\scell(c_family="kintexu",c_xdev...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.gate_xor [\gate_xor(width=1,q_mode=0)\]
Compiling architecture synth of entity rs_toolbox_v9_0_8.gfcmul [\gfcmul(gfcx=(8,285,32,((2,(3,7,...]
Compiling architecture synth of entity rs_decoder_v9_0_17.scell [\scell(c_family="kintexu",c_xdev...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.gfcmul [\gfcmul(gfcx=(8,285,16,((1,(4,-2...]
Compiling architecture synth of entity rs_decoder_v9_0_17.scell [\scell(c_family="kintexu",c_xdev...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.gfcmul [\gfcmul(gfcx=(8,285,8,((1,(5,-21...]
Compiling architecture synth of entity rs_decoder_v9_0_17.scell [\scell(c_family="kintexu",c_xdev...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.gfcmul [\gfcmul(gfcx=(8,285,4,((1,(6,-21...]
Compiling architecture synth of entity rs_decoder_v9_0_17.scell [\scell(c_family="kintexu",c_xdev...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.gfcmul [\gfcmul(gfcx=(8,285,2,((1,(7,-21...]
Compiling architecture synth of entity rs_decoder_v9_0_17.scell [\scell(c_family="kintexu",c_xdev...]
Compiling architecture struct of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_legacy [\c_shift_ram_v12_0_14_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_viv [\c_shift_ram_v12_0_14_viv(c_xdev...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.shift_ram_delay [\shift_ram_delay(c_xdevicefamily...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.lut_delay [\lut_delay(instance_name="sbd1",...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.big_delay [\big_delay(c_family="kintexu",c_...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.gfcmul [\gfcmul(gfcx=(8,285,1,((1,(0,-21...]
Compiling architecture synth of entity rs_decoder_v9_0_17.scell [\scell(c_family="kintexu",c_xdev...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.big_delay [\big_delay(c_family="kintexu",c_...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_sync_pri...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.rs_reg_bit [\rs_reg_bit(c_has_ce=0,c_has_scl...]
Compiling architecture synth of entity rs_decoder_v9_0_17.syndrome [\syndrome(c_family="kintexu",c_x...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.cntre_a [\cntre_a(width=5,use_count_to=tr...]
Compiling architecture struct of entity c_compare_v12_0_6.c_compare_eq_ne [\c_compare_eq_ne(c_family="kinte...]
Compiling architecture synth of entity c_compare_v12_0_6.c_compare_v12_0_6_viv [\c_compare_v12_0_6_viv(c_family=...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.rs_compare [\rs_compare(c_family="kintexu",i...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.comp_eq [\comp_eq(c_family="kintexu",widt...]
Compiling architecture synth of entity c_compare_v12_0_6.c_compare_v12_0_6_viv [\c_compare_v12_0_6_viv(c_family=...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.rs_compare [\rs_compare(c_family="kintexu",i...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.comp_eq [\comp_eq(c_family="kintexu",widt...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.cntre_a [\cntre_a(width=4,use_count_to=tr...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=8,...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.rs_reg [\rs_reg(c_width=8,c_has_ce=1,c_s...]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture synth of entity rs_decoder_v9_0_17.sr_length_unit_bit [\sr_length_unit_bit(c_has_co=tru...]
Compiling architecture synth of entity rs_decoder_v9_0_17.sr_length_unit_bit [\sr_length_unit_bit(c_has_co=fal...]
Compiling architecture synth of entity rs_decoder_v9_0_17.sr_length_unit [\sr_length_unit(w=5,c_has_ce=0,c...]
Compiling architecture struct of entity c_compare_v12_0_6.c_compare_eq_ne [\c_compare_eq_ne(c_family="kinte...]
Compiling architecture synth of entity c_compare_v12_0_6.c_compare_v12_0_6_viv [\c_compare_v12_0_6_viv(c_family=...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.rs_compare [\rs_compare(c_family="kintexu",i...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.comp_neq [\comp_neq(c_family="kintexu",wid...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.syncmem [\syncmem(width=8,reqd_depth=9,me...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.rs_distributed_mem [\rs_distributed_mem(c_elaboratio...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.syncmem [\syncmem(width=8,reqd_depth=9,me...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_sync_pri...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.rs_reg_bit [\rs_reg_bit(c_has_ce=0,c_sync_en...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.rs_distributed_mem [\rs_distributed_mem(c_elaboratio...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.dp_syncmem [\dp_syncmem(width=8,reqd_depth=9...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=4,...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.rs_reg [\rs_reg(c_width=4,c_has_ce=0,c_s...]
Compiling architecture struct of entity c_compare_v12_0_6.c_compare_lt_ge_gt_le [\c_compare_lt_ge_gt_le(c_data_ty...]
Compiling architecture struct of entity c_compare_v12_0_6.c_compare_carry_structure [\c_compare_carry_structure(c_dat...]
Compiling architecture synth of entity c_compare_v12_0_6.c_compare_v12_0_6_viv [\c_compare_v12_0_6_viv(c_family=...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.rs_compare [\rs_compare(c_family="kintexu",i...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.comp_lt [\comp_lt(c_family="kintexu",widt...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.rs_distributed_mem [\rs_distributed_mem(c_elaboratio...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.syncmem [\syncmem(width=8,reqd_depth=16,m...]
Compiling architecture struct of entity c_compare_v12_0_6.c_compare_eq_ne [\c_compare_eq_ne(c_family="kinte...]
Compiling architecture synth of entity c_compare_v12_0_6.c_compare_v12_0_6_viv [\c_compare_v12_0_6_viv(c_family=...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.rs_compare [\rs_compare(c_family="kintexu",i...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.comp_eq [\comp_eq(c_family="kintexu",widt...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=4,...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_counter_binary_v12_0_14.c_counter_binary_v12_0_14_legacy [\c_counter_binary_v12_0_14_legac...]
Compiling architecture synth of entity c_counter_binary_v12_0_14.c_counter_binary_v12_0_14_viv [\c_counter_binary_v12_0_14_viv(c...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.rs_counter [\rs_counter(c_xdevicefamily="kin...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.ud_cntre [\ud_cntre(c_xdevicefamily="kinte...]
Compiling architecture synth of entity c_compare_v12_0_6.c_compare_v12_0_6_viv [\c_compare_v12_0_6_viv(c_family=...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.rs_compare [\rs_compare(c_family="kintexu",i...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.comp_eq [\comp_eq(c_family="kintexu",widt...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=8,...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.rs_reg [\rs_reg(c_width=8,c_has_ce=0,c_s...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.big_delay [\big_delay(c_family="kintexu",c_...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.xsop4_stage [\xsop4_stage(q_mode=0)\]
Compiling architecture synth of entity rs_toolbox_v9_0_8.gate_xsop [\gate_xsop(q_mode=0,c_family="ki...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.xsop4_stage [\xsop4_stage(width=2,q_mode=0)\]
Compiling architecture synth of entity rs_toolbox_v9_0_8.gate_xsop [\gate_xsop(width=2,q_mode=0,c_fa...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.xsop4_stage [\xsop4_stage(width=3,q_mode=0)\]
Compiling architecture synth of entity rs_toolbox_v9_0_8.gate_xsop [\gate_xsop(width=3,q_mode=0,c_fa...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.xsop4_stage [\xsop4_stage(width=4,q_mode=0)\]
Compiling architecture synth of entity rs_toolbox_v9_0_8.gate_xsop [\gate_xsop(width=4,q_mode=0,c_fa...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.gate_xsop [\gate_xsop(width=5,q_mode=0,c_fa...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.gate_xsop [\gate_xsop(width=6,q_mode=0,c_fa...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.gate_xsop [\gate_xsop(width=7,q_mode=0,c_fa...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.gate_xsop [\gate_xsop(width=8,q_mode=0,c_fa...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.gate_xor [\gate_xor(width=6,q_mode=0)\]
Compiling architecture synth of entity rs_toolbox_v9_0_8.gate_xor [\gate_xor(width=7,q_mode=0)\]
Compiling architecture synth of entity rs_toolbox_v9_0_8.gate_xor [\gate_xor(width=9,q_mode=0)\]
Compiling architecture synth of entity rs_toolbox_v9_0_8.gfmul [\gfmul(c_family="kintexu",c_xdev...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.big_delay [\big_delay(c_family="kintexu",c_...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.gate_xor [\gate_xor(width=7,q_mode=2)\]
Compiling architecture synth of entity rs_toolbox_v9_0_8.gate_xor [\gate_xor(width=6,q_mode=2)\]
Compiling architecture synth of entity rs_toolbox_v9_0_8.gate_xor [\gate_xor(width=8,q_mode=2)\]
Compiling architecture synth of entity rs_toolbox_v9_0_8.gate_xor [\gate_xor(width=10,q_mode=2)\]
Compiling architecture synth of entity rs_toolbox_v9_0_8.gfmac_mul [\gfmac_mul(c_family="kintexu",c_...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=8,...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.rs_reg [\rs_reg(c_width=8,c_has_ce=1,c_h...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.big_delay [\big_delay(c_family="kintexu",c_...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.gfmac [\gfmac(c_family="kintexu",c_xdev...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=5,...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.rs_reg [\rs_reg(c_width=5,c_has_ce=1,c_s...]
Compiling architecture synth of entity rs_decoder_v9_0_17.bma [\bma(c_k=239,c_n=255,c_polynomia...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.gate_xor [\gate_xor(width=1,q_mode=1)\]
Compiling architecture synth of entity rs_toolbox_v9_0_8.gfcmul [\gfcmul(gfcx=(8,285,1,((1,(0,-21...]
Compiling architecture synth of entity rs_decoder_v9_0_17.csubcell [\csubcell(c_family="kintexu",c_x...]
Compiling architecture synth of entity rs_decoder_v9_0_17.ccell [\ccell(c_family="kintexu",c_xdev...]
Compiling architecture synth of entity rs_decoder_v9_0_17.csubcell [\csubcell(c_family="kintexu",c_x...]
Compiling architecture synth of entity rs_decoder_v9_0_17.ccell [\ccell(c_family="kintexu",c_xdev...]
Compiling architecture synth of entity rs_decoder_v9_0_17.csubcell [\csubcell(c_family="kintexu",c_x...]
Compiling architecture synth of entity rs_decoder_v9_0_17.ccell [\ccell(c_family="kintexu",c_xdev...]
Compiling architecture synth of entity rs_decoder_v9_0_17.csubcell [\csubcell(c_family="kintexu",c_x...]
Compiling architecture synth of entity rs_decoder_v9_0_17.ccell [\ccell(c_family="kintexu",c_xdev...]
Compiling architecture synth of entity rs_decoder_v9_0_17.csubcell [\csubcell(c_family="kintexu",c_x...]
Compiling architecture synth of entity rs_decoder_v9_0_17.ccell [\ccell(c_family="kintexu",c_xdev...]
Compiling architecture synth of entity rs_decoder_v9_0_17.csubcell [\csubcell(c_family="kintexu",c_x...]
Compiling architecture synth of entity rs_decoder_v9_0_17.ccell [\ccell(c_family="kintexu",c_xdev...]
Compiling architecture synth of entity rs_decoder_v9_0_17.csubcell [\csubcell(c_family="kintexu",c_x...]
Compiling architecture synth of entity rs_decoder_v9_0_17.ccell [\ccell(c_family="kintexu",c_xdev...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.gate_xor [\gate_xor(width=8,q_mode=1)\]
Compiling architecture synth of entity rs_toolbox_v9_0_8.gate_xor [\gate_xor(width=4,q_mode=2)\]
Compiling architecture synth of entity rs_toolbox_v9_0_8.gate_xor [\gate_xor(width=6,q_mode=1)\]
Compiling architecture synth of entity rs_toolbox_v9_0_8.cntre_a [\cntre_a(width=3,use_count_to=tr...]
Compiling architecture synth of entity rs_decoder_v9_0_17.csubcell [\csubcell(c_family="kintexu",c_x...]
Compiling architecture synth of entity rs_decoder_v9_0_17.ccell [\ccell(c_family="kintexu",c_xdev...]
Compiling architecture synth of entity rs_decoder_v9_0_17.csubcell [\csubcell(c_family="kintexu",c_x...]
Compiling architecture synth of entity rs_decoder_v9_0_17.ccell [\ccell(c_family="kintexu",c_xdev...]
Compiling architecture synth of entity c_gate_bit_v12_0_6.c_gate_bit_v12_0_6_viv [\c_gate_bit_v12_0_6_viv(c_has_o=...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_sync_pri...]
Compiling architecture struct of entity c_compare_v12_0_6.c_compare_eq_ne [\c_compare_eq_ne(c_family="kinte...]
Compiling architecture synth of entity c_compare_v12_0_6.c_compare_v12_0_6_viv [\c_compare_v12_0_6_viv(c_family=...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.rs_compare [\rs_compare(c_family="kintexu",i...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.comp_eq [\comp_eq(c_family="kintexu",widt...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_ainit_va...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.rs_reg_bit [\rs_reg_bit(c_has_ce=0,c_ainit_v...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_sync_pri...]
Compiling architecture struct of entity c_compare_v12_0_6.c_compare_eq_ne [\c_compare_eq_ne(c_family="kinte...]
Compiling architecture synth of entity c_compare_v12_0_6.c_compare_v12_0_6_viv [\c_compare_v12_0_6_viv(c_family=...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.rs_compare [\rs_compare(c_family="kintexu",i...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.comp_eq [\comp_eq(c_family="kintexu",widt...]
Compiling architecture synth of entity rs_decoder_v9_0_17.chien [\chien(c_polynomial=285,c_symbol...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=11...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_counter_binary_v12_0_14.c_counter_binary_v12_0_14_legacy [\c_counter_binary_v12_0_14_legac...]
Compiling architecture synth of entity c_counter_binary_v12_0_14.c_counter_binary_v12_0_14_viv [\c_counter_binary_v12_0_14_viv(c...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.rs_counter [\rs_counter(c_xdevicefamily="kin...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.rs_block_mem [\rs_block_mem(c_family="kintexu"...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.rs_sync_fifo [\rs_sync_fifo(c_family="kintexu"...]
Compiling architecture struct of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_legacy [\c_shift_ram_v12_0_14_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_viv [\c_shift_ram_v12_0_14_viv(c_xdev...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.shift_ram_delay [\shift_ram_delay(c_xdevicefamily...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.lut_delay [\lut_delay(c_xdevicefamily="kint...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.big_delay [\big_delay(c_family="kintexu",c_...]
Compiling architecture synth of entity c_compare_v12_0_6.c_compare_v12_0_6_viv [\c_compare_v12_0_6_viv(c_family=...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.rs_compare [\rs_compare(c_family="kintexu",i...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.comp_eq [\comp_eq(c_family="kintexu",widt...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=5,...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_counter_binary_v12_0_14.c_counter_binary_v12_0_14_legacy [\c_counter_binary_v12_0_14_legac...]
Compiling architecture synth of entity c_counter_binary_v12_0_14.c_counter_binary_v12_0_14_viv [\c_counter_binary_v12_0_14_viv(c...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.rs_counter [\rs_counter(c_xdevicefamily="kin...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.cntre_b [\cntre_b(c_xdevicefamily="kintex...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.big_delay [\big_delay(c_family="kintexu",c_...]
Compiling architecture struct of entity c_compare_v12_0_6.c_compare_eq_ne [\c_compare_eq_ne(c_family="kinte...]
Compiling architecture synth of entity c_compare_v12_0_6.c_compare_v12_0_6_viv [\c_compare_v12_0_6_viv(c_family=...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.rs_compare [\rs_compare(c_family="kintexu",i...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.comp_neq_var [\comp_neq_var(width=5,q_mode=0,c...]
Compiling architecture struct of entity c_compare_v12_0_6.c_compare_eq_ne [\c_compare_eq_ne(c_family="kinte...]
Compiling architecture synth of entity c_compare_v12_0_6.c_compare_v12_0_6_viv [\c_compare_v12_0_6_viv(c_family=...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.rs_compare [\rs_compare(c_family="kintexu",i...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.comp_neq [\comp_neq(c_family="kintexu",wid...]
Compiling architecture struct of entity c_compare_v12_0_6.c_compare_eq_ne [\c_compare_eq_ne(c_family="kinte...]
Compiling architecture synth of entity c_compare_v12_0_6.c_compare_v12_0_6_viv [\c_compare_v12_0_6_viv(c_family=...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.rs_compare [\rs_compare(c_family="kintexu",i...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.rs_block_mem [\rs_block_mem(c_family="kintexu"...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.rs_mem [\rs_mem(c_family="kintexu",c_xde...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.syncmem [\syncmem(width=8,reqd_depth=256,...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.gfinvrom [\gfinvrom(width=8,inverse_of=(0,...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.gfinv [\gfinv(symbol_width=8,polynomial...]
Compiling architecture synth of entity rs_decoder_v9_0_17.forney [\forney(c_num_channels=1,c_polyn...]
Compiling architecture synth of entity rs_decoder_v9_0_17.rs_decoder_main [\rs_decoder_main(c_has_aclken=0,...]
Compiling architecture synth of entity rs_decoder_v9_0_17.rs_decoder_axi_wrapper [\rs_decoder_axi_wrapper(c_has_ac...]
Compiling architecture synth of entity rs_decoder_v9_0_17.rs_decoder_v9_0_17_viv [\rs_decoder_v9_0_17_viv(c_has_ac...]
Compiling architecture xilinx of entity rs_decoder_v9_0_17.rs_decoder_v9_0_17 [\rs_decoder_v9_0_17(c_has_areset...]
Compiling architecture rs_decoder_arch of entity xil_defaultlib.rs_decoder [rs_decoder_default]
Compiling module xil_defaultlib.crc_detector
Compiling module xil_defaultlib.mac_deblock
Compiling module xil_defaultlib.layer1_receive_default
Compiling module xil_defaultlib.layer1
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=1...
Compiling module xpm.xpm_fifo_axis(FIFO_DEPTH=1024,TD...
Compiling module axis_data_fifo_v2_0_2.axis_data_fifo_v2_0_2_top(C_FAMI...
Compiling module xil_defaultlib.axis_fifo_t
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=1...
Compiling module xpm.xpm_fifo_axis(FIFO_DEPTH=1024,TD...
Compiling module axis_data_fifo_v2_0_2.axis_data_fifo_v2_0_2_top(C_FAMI...
Compiling module xil_defaultlib.axis_fifo_t8
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity dds_compiler_v6_0_19.dds_compiler_v6_0_19_rdy [\dds_compiler_v6_0_19_rdy(c_has_...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity dds_compiler_v6_0_19.pipe_add [\pipe_add(c_width=16,c_seg_width...]
Compiling architecture synth of entity dds_compiler_v6_0_19.accum [\accum(c_xdevicefamily="kintexu"...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture synth of entity dds_compiler_v6_0_19.sin_cos [\sin_cos(c_xdevicefamily="kintex...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture synth of entity dds_compiler_v6_0_19.dds_compiler_v6_0_19_core [\dds_compiler_v6_0_19_core(c_xde...]
Compiling architecture synth of entity dds_compiler_v6_0_19.dds_compiler_v6_0_19_viv [\dds_compiler_v6_0_19_viv(c_xdev...]
Compiling architecture xilinx of entity dds_compiler_v6_0_19.dds_compiler_v6_0_19 [\dds_compiler_v6_0_19(c_xdevicef...]
Compiling architecture dds_125m_i_arch of entity xil_defaultlib.dds_125m_i [dds_125m_i_default]
Compiling architecture synth of entity dds_compiler_v6_0_19.sin_cos [\sin_cos(c_xdevicefamily="kintex...]
Compiling architecture synth of entity dds_compiler_v6_0_19.dds_compiler_v6_0_19_core [\dds_compiler_v6_0_19_core(c_xde...]
Compiling architecture synth of entity dds_compiler_v6_0_19.dds_compiler_v6_0_19_viv [\dds_compiler_v6_0_19_viv(c_xdev...]
Compiling architecture xilinx of entity dds_compiler_v6_0_19.dds_compiler_v6_0_19 [\dds_compiler_v6_0_19(c_xdevicef...]
Compiling architecture dds_125m_q_arch of entity xil_defaultlib.dds_125m_q [dds_125m_q_default]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture mult_and_v of entity unisim.MULT_AND [mult_and_default]
Compiling architecture xilinx of entity mult_gen_v12_0_16.op_resize [\op_resize(ai_width=8,bi_width=8...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.luts [\luts(c_xdevicefamily="kintexu",...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16_viv [\mult_gen_v12_0_16_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16 [\mult_gen_v12_0_16(c_xdevicefami...]
Compiling architecture mult_duc_arch of entity xil_defaultlib.mult_duc [mult_duc_default]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=16...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture xilinx of entity c_addsub_v12_0_14.c_addsub_v12_0_14 [\c_addsub_v12_0_14(c_xdevicefami...]
Compiling architecture sub_duc_arch of entity xil_defaultlib.sub_duc [sub_duc_default]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture xilinx of entity c_addsub_v12_0_14.c_addsub_v12_0_14 [\c_addsub_v12_0_14(c_xdevicefami...]
Compiling architecture add_duc_arch of entity xil_defaultlib.add_duc [add_duc_default]
Compiling module xil_defaultlib.duc_out_fifo
Compiling module xil_defaultlib.duc
Compiling module xil_defaultlib.radio_transmit_default
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity dds_compiler_v6_0_19.dds_compiler_v6_0_19_rdy [\dds_compiler_v6_0_19_rdy(c_has_...]
Compiling architecture synth of entity dds_compiler_v6_0_19.accum [\accum(c_xdevicefamily="kintexu"...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity dds_compiler_v6_0_19.sin_cos [\sin_cos(c_xdevicefamily="kintex...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture synth of entity dds_compiler_v6_0_19.dds_compiler_v6_0_19_core [\dds_compiler_v6_0_19_core(c_xde...]
Compiling architecture synth of entity dds_compiler_v6_0_19.dds_compiler_v6_0_19_viv [\dds_compiler_v6_0_19_viv(c_xdev...]
Compiling architecture xilinx of entity dds_compiler_v6_0_19.dds_compiler_v6_0_19 [\dds_compiler_v6_0_19(c_xdevicef...]
Compiling architecture dds_ri_arch of entity xil_defaultlib.dds_ri [dds_ri_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity dds_compiler_v6_0_19.dds_compiler_v6_0_19_rdy [\dds_compiler_v6_0_19_rdy(c_has_...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity dds_compiler_v6_0_19.pipe_add [\pipe_add(c_width=16,c_num_segs=...]
Compiling architecture synth of entity dds_compiler_v6_0_19.accum [\accum(c_xdevicefamily="kintexu"...]
Compiling architecture synth of entity dds_compiler_v6_0_19.sin_cos [\sin_cos(c_xdevicefamily="kintex...]
Compiling architecture synth of entity dds_compiler_v6_0_19.dds_compiler_v6_0_19_core [\dds_compiler_v6_0_19_core(c_xde...]
Compiling architecture synth of entity dds_compiler_v6_0_19.dds_compiler_v6_0_19_viv [\dds_compiler_v6_0_19_viv(c_xdev...]
Compiling architecture xilinx of entity dds_compiler_v6_0_19.dds_compiler_v6_0_19 [\dds_compiler_v6_0_19(c_xdevicef...]
Compiling architecture dds_rq_arch of entity xil_defaultlib.dds_rq [dds_rq_default]
Compiling architecture xilinx of entity mult_gen_v12_0_16.op_resize [\op_resize(ao_width=19,bo_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.luts [\luts(c_xdevicefamily="kintexu",...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16_viv [\mult_gen_v12_0_16_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16 [\mult_gen_v12_0_16(c_xdevicefami...]
Compiling architecture mult_ddc_arch of entity xil_defaultlib.mult_ddc [mult_ddc_default]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=32...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture xilinx of entity c_addsub_v12_0_14.c_addsub_v12_0_14 [\c_addsub_v12_0_14(c_xdevicefami...]
Compiling architecture add_ddc_arch of entity xil_defaultlib.add_ddc [add_ddc_default]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture xilinx of entity c_addsub_v12_0_14.c_addsub_v12_0_14 [\c_addsub_v12_0_14(c_xdevicefami...]
Compiling architecture sub_ddc_arch of entity xil_defaultlib.sub_ddc [sub_ddc_default]
Compiling module xil_defaultlib.ddc_out_fifo
Compiling module xil_defaultlib.ddc
Compiling module xil_defaultlib.radio_receive_default
Compiling module xil_defaultlib.radio
Compiling module xil_defaultlib.tpu_default
Compiling module xil_defaultlib.kcu10gbaser_tpu_top_default
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav

****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source /home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.sim/sim_1/behav/xsim/xsim.dir/tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] '/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.sim/sim_1/behav/xsim/xsim.dir/tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Tue Nov  3 18:14:21 2020. For additional details about this file, please refer to the WebTalk help file at /tools/Xilinx/Vivado/2019.2/doc/webtalk_introduction.html.
webtalk_transmit: Time (s): cpu = 00:00:00.84 ; elapsed = 00:00:05 . Memory (MB): peak = 397.379 ; gain = 0.000 ; free physical = 31445 ; free virtual = 57317
INFO: [Common 17-206] Exiting Webtalk at Tue Nov  3 18:14:21 2020...
run_program: Time (s): cpu = 00:01:31 ; elapsed = 00:00:52 . Memory (MB): peak = 7700.969 ; gain = 0.000 ; free physical = 33747 ; free virtual = 59619
INFO: [USF-XSim-69] 'elaborate' step finished in '53' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -protoinst "protoinst_files/bd_0423.protoinst" -protoinst "protoinst_files/mac_phy.protoinst" -view {/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.sim/axi_stram_gen_mon0.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_0423.protoinst
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/mac_phy.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /tb/kcu10gbaser_tpu_top/kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i//mac_phy_ch0/m_axis_rx
INFO: [Wavedata 42-564]   Found protocol instance at /tb/kcu10gbaser_tpu_top/kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i//mac_phy_ch0/s_axis_pause
INFO: [Wavedata 42-564]   Found protocol instance at /tb/kcu10gbaser_tpu_top/kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i//mac_phy_ch0/s_axis_tx
INFO: [Wavedata 42-564]   Found protocol instance at /tb/kcu10gbaser_tpu_top/kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i//mac_phy_ch0/ten_gig_eth_mac_ch0/m_axis_rx
INFO: [Wavedata 42-564]   Found protocol instance at /tb/kcu10gbaser_tpu_top/kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i//mac_phy_ch0/ten_gig_eth_mac_ch0/s_axi
INFO: [Wavedata 42-564]   Found protocol instance at /tb/kcu10gbaser_tpu_top/kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i//mac_phy_ch0/ten_gig_eth_mac_ch0/s_axis_pause
INFO: [Wavedata 42-564]   Found protocol instance at /tb/kcu10gbaser_tpu_top/kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i//mac_phy_ch0/ten_gig_eth_mac_ch0/s_axis_tx
INFO: [Wavedata 42-564]   Found protocol instance at /tb/kcu10gbaser_tpu_top/kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i//mac_phy_ch1/m_axis_rx
INFO: [Wavedata 42-564]   Found protocol instance at /tb/kcu10gbaser_tpu_top/kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i//mac_phy_ch1/s_axis_pause
INFO: [Wavedata 42-564]   Found protocol instance at /tb/kcu10gbaser_tpu_top/kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i//mac_phy_ch1/s_axis_tx
INFO: [Wavedata 42-564]   Found protocol instance at /tb/kcu10gbaser_tpu_top/kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i//mac_phy_ch1/ten_gig_eth_mac_ch1/m_axis_rx
INFO: [Wavedata 42-564]   Found protocol instance at /tb/kcu10gbaser_tpu_top/kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i//mac_phy_ch1/ten_gig_eth_mac_ch1/s_axi
INFO: [Wavedata 42-564]   Found protocol instance at /tb/kcu10gbaser_tpu_top/kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i//mac_phy_ch1/ten_gig_eth_mac_ch1/s_axis_pause
INFO: [Wavedata 42-564]   Found protocol instance at /tb/kcu10gbaser_tpu_top/kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i//mac_phy_ch1/ten_gig_eth_mac_ch1/s_axis_tx
WARNING: [Wavedata 42-559] Protocol instance "/tb/kcu10gbaser_tpu_top/kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i//mac_phy_ch0/m_axis_rx" was created but is non-functional for the following reason(s):
Port "TUSER" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/tb/kcu10gbaser_tpu_top/kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i//mac_phy_ch0/ten_gig_eth_mac_ch0/m_axis_rx" was created but is non-functional for the following reason(s):
Port "TUSER" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/tb/kcu10gbaser_tpu_top/kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i//mac_phy_ch0/ten_gig_eth_mac_ch0/s_axis_tx" was created but is non-functional for the following reason(s):
Port "TUSER" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/tb/kcu10gbaser_tpu_top/kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i//mac_phy_ch1/m_axis_rx" was created but is non-functional for the following reason(s):
Port "TUSER" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/tb/kcu10gbaser_tpu_top/kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i//mac_phy_ch1/ten_gig_eth_mac_ch1/m_axis_rx" was created but is non-functional for the following reason(s):
Port "TUSER" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/tb/kcu10gbaser_tpu_top/kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i//mac_phy_ch1/ten_gig_eth_mac_ch1/s_axis_tx" was created but is non-functional for the following reason(s):
Port "TUSER" must be a logic vector

Time resolution is 1 ps
open_wave_config /home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.sim/axi_stram_gen_mon0.wcfg
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 300us
[                   0] : System Reset Asserted...
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.kcu105_10gbaser.bb_data_loopback_fifo.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/kcu105_10gbaser/bb_data_loopback_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_151  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.kcu105_10gbaser.axi_stream_gen_mon_0.axi_stream_interface.bb_interface_fifo_rx.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/kcu105_10gbaser/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_280  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.kcu105_10gbaser.axi_stream_gen_mon_0.axi_stream_interface.bb_interface_fifo_tx.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/kcu105_10gbaser/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_tx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_280  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.kcu105_10gbaser.axi_stream_gen_mon_0.axi_stream_lb_i.axis_data_fifo_0_inst.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/kcu105_10gbaser/axi_stream_gen_mon_0/axi_stream_lb_i/axis_data_fifo_0_inst/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_560  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.kcu105_10gbaser.axi_stream_gen_mon_1.axi_stream_interface.bb_interface_fifo_rx.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/kcu105_10gbaser/axi_stream_gen_mon_1/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_280  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.kcu105_10gbaser.axi_stream_gen_mon_1.axi_stream_interface.bb_interface_fifo_tx.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/kcu105_10gbaser/axi_stream_gen_mon_1/axi_stream_interface/bb_interface_fifo_tx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_280  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.kcu105_10gbaser.axi_stream_gen_mon_1.axi_stream_lb_i.axis_data_fifo_0_inst.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/kcu105_10gbaser/axi_stream_gen_mon_1/axi_stream_lb_i/axis_data_fifo_0_inst/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_560  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.tpu.buffer[0].axis_fifo_tI.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/tpu/buffer[0].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_29238  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.tpu.buffer[0].axis_fifo_tQ.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/tpu/buffer[0].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_29238  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.tpu.buffer[0].axis_fifo_t8I.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/tpu/buffer[0].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_29347  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.tpu.buffer[0].axis_fifo_t8Q.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/tpu/buffer[0].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_29347  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.tpu.buffer[1].axis_fifo_tI.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/tpu/buffer[1].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_29238  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.tpu.buffer[1].axis_fifo_tQ.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/tpu/buffer[1].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_29238  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.tpu.buffer[1].axis_fifo_t8I.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/tpu/buffer[1].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_29347  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.tpu.buffer[1].axis_fifo_t8Q.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/tpu/buffer[1].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_29347  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.tpu.buffer[2].axis_fifo_tI.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/tpu/buffer[2].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_29238  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.tpu.buffer[2].axis_fifo_tQ.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/tpu/buffer[2].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_29238  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.tpu.buffer[2].axis_fifo_t8I.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/tpu/buffer[2].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_29347  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.tpu.buffer[2].axis_fifo_t8Q.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/tpu/buffer[2].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_29347  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.tpu.buffer[3].axis_fifo_tI.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/tpu/buffer[3].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_29238  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.tpu.buffer[3].axis_fifo_tQ.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/tpu/buffer[3].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_29238  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.tpu.buffer[3].axis_fifo_t8I.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/tpu/buffer[3].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_29347  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.tpu.buffer[3].axis_fifo_t8Q.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/tpu/buffer[3].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_29347  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.tpu.buffer[4].axis_fifo_tI.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/tpu/buffer[4].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_29238  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.tpu.buffer[4].axis_fifo_tQ.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/tpu/buffer[4].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_29238  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.tpu.buffer[4].axis_fifo_t8I.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/tpu/buffer[4].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_29347  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.tpu.buffer[4].axis_fifo_t8Q.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/tpu/buffer[4].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_29347  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.tpu.buffer[5].axis_fifo_tI.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/tpu/buffer[5].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_29238  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.tpu.buffer[5].axis_fifo_tQ.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/tpu/buffer[5].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_29238  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.tpu.buffer[5].axis_fifo_t8I.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/tpu/buffer[5].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_29347  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.tpu.buffer[5].axis_fifo_t8Q.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/tpu/buffer[5].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_29347  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.tpu.buffer[6].axis_fifo_tI.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/tpu/buffer[6].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_29238  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.tpu.buffer[6].axis_fifo_tQ.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/tpu/buffer[6].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_29238  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.tpu.buffer[6].axis_fifo_t8I.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/tpu/buffer[6].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_29347  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.tpu.buffer[6].axis_fifo_t8Q.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/tpu/buffer[6].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_29347  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.tpu.buffer[7].axis_fifo_tI.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/tpu/buffer[7].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_29238  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.tpu.buffer[7].axis_fifo_tQ.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/tpu/buffer[7].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_29238  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.tpu.buffer[7].axis_fifo_t8I.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/tpu/buffer[7].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_29347  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.tpu.buffer[7].axis_fifo_t8Q.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/tpu/buffer[7].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_29347  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.tpu.radio.radio_transmit.radio_transmit[0].duc.duc_out_fifo_cos.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/tpu/radio/radio_transmit/radio_transmit[0].duc/duc_out_fifo_cos/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_29238  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.tpu.radio.radio_transmit.radio_transmit[0].duc.duc_out_fifo_sin.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/tpu/radio/radio_transmit/radio_transmit[0].duc/duc_out_fifo_sin/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_29238  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.tpu.radio.radio_transmit.radio_transmit[1].duc.duc_out_fifo_cos.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/tpu/radio/radio_transmit/radio_transmit[1].duc/duc_out_fifo_cos/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_29238  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.tpu.radio.radio_transmit.radio_transmit[1].duc.duc_out_fifo_sin.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/tpu/radio/radio_transmit/radio_transmit[1].duc/duc_out_fifo_sin/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_29238  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.tpu.radio.radio_receive.radio_receive[0].ddc.ddc_out_fifo_I.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/tpu/radio/radio_receive/radio_receive[0].ddc/ddc_out_fifo_I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_29347  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.tpu.radio.radio_receive.radio_receive[0].ddc.ddc_out_fifo_Q.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/tpu/radio/radio_receive/radio_receive[0].ddc/ddc_out_fifo_Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_29347  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.tpu.radio.radio_receive.radio_receive[1].ddc.ddc_out_fifo_I.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/tpu/radio/radio_receive/radio_receive[1].ddc/ddc_out_fifo_I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_29347  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.tpu.radio.radio_receive.radio_receive[1].ddc.ddc_out_fifo_Q.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/tpu/radio/radio_receive/radio_receive[1].ddc/ddc_out_fifo_Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_29347  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
[             3196800] : System Reset De-asserted...
[             3516800] : Speed Up Asserted...
run: Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 7700.969 ; gain = 0.000 ; free physical = 33536 ; free virtual = 59407
xsim: Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 7700.969 ; gain = 0.000 ; free physical = 33534 ; free virtual = 59405
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 300us
launch_simulation: Time (s): cpu = 00:01:48 ; elapsed = 00:01:17 . Memory (MB): peak = 7700.969 ; gain = 0.000 ; free physical = 33534 ; free virtual = 59405
current_wave_config {axi_stram_gen_mon0.wcfg}
axi_stram_gen_mon0.wcfg
add_wave {{/tb/kcu10gbaser_tpu_top/kcu105_10gbaser}} 
current_wave_config {axi_stram_gen_mon0.wcfg}
axi_stram_gen_mon0.wcfg
add_wave {{/tb/kcu10gbaser_tpu_top/kcu105_10gbaser/M03_AXI_0_araddr}} {{/tb/kcu10gbaser_tpu_top/kcu105_10gbaser/M03_AXI_0_arprot}} {{/tb/kcu10gbaser_tpu_top/kcu105_10gbaser/M03_AXI_0_arready}} {{/tb/kcu10gbaser_tpu_top/kcu105_10gbaser/M03_AXI_0_arvalid}} {{/tb/kcu10gbaser_tpu_top/kcu105_10gbaser/M03_AXI_0_awaddr}} {{/tb/kcu10gbaser_tpu_top/kcu105_10gbaser/M03_AXI_0_awprot}} {{/tb/kcu10gbaser_tpu_top/kcu105_10gbaser/M03_AXI_0_awready}} {{/tb/kcu10gbaser_tpu_top/kcu105_10gbaser/M03_AXI_0_awvalid}} {{/tb/kcu10gbaser_tpu_top/kcu105_10gbaser/M03_AXI_0_bready}} {{/tb/kcu10gbaser_tpu_top/kcu105_10gbaser/M03_AXI_0_bresp}} {{/tb/kcu10gbaser_tpu_top/kcu105_10gbaser/M03_AXI_0_bvalid}} {{/tb/kcu10gbaser_tpu_top/kcu105_10gbaser/M03_AXI_0_rdata}} {{/tb/kcu10gbaser_tpu_top/kcu105_10gbaser/M03_AXI_0_rready}} {{/tb/kcu10gbaser_tpu_top/kcu105_10gbaser/M03_AXI_0_rresp}} {{/tb/kcu10gbaser_tpu_top/kcu105_10gbaser/M03_AXI_0_rvalid}} {{/tb/kcu10gbaser_tpu_top/kcu105_10gbaser/M03_AXI_0_wdata}} {{/tb/kcu10gbaser_tpu_top/kcu105_10gbaser/M03_AXI_0_wready}} {{/tb/kcu10gbaser_tpu_top/kcu105_10gbaser/M03_AXI_0_wstrb}} {{/tb/kcu10gbaser_tpu_top/kcu105_10gbaser/M03_AXI_0_wvalid}} {{/tb/kcu10gbaser_tpu_top/kcu105_10gbaser/M05_AXI_0_araddr}} {{/tb/kcu10gbaser_tpu_top/kcu105_10gbaser/M05_AXI_0_arprot}} {{/tb/kcu10gbaser_tpu_top/kcu105_10gbaser/M05_AXI_0_arready}} {{/tb/kcu10gbaser_tpu_top/kcu105_10gbaser/M05_AXI_0_arvalid}} {{/tb/kcu10gbaser_tpu_top/kcu105_10gbaser/M05_AXI_0_awaddr}} {{/tb/kcu10gbaser_tpu_top/kcu105_10gbaser/M05_AXI_0_awprot}} {{/tb/kcu10gbaser_tpu_top/kcu105_10gbaser/M05_AXI_0_awready}} {{/tb/kcu10gbaser_tpu_top/kcu105_10gbaser/M05_AXI_0_awvalid}} {{/tb/kcu10gbaser_tpu_top/kcu105_10gbaser/M05_AXI_0_bready}} {{/tb/kcu10gbaser_tpu_top/kcu105_10gbaser/M05_AXI_0_bresp}} {{/tb/kcu10gbaser_tpu_top/kcu105_10gbaser/M05_AXI_0_bvalid}} {{/tb/kcu10gbaser_tpu_top/kcu105_10gbaser/M05_AXI_0_rdata}} {{/tb/kcu10gbaser_tpu_top/kcu105_10gbaser/M05_AXI_0_rready}} {{/tb/kcu10gbaser_tpu_top/kcu105_10gbaser/M05_AXI_0_rresp}} {{/tb/kcu10gbaser_tpu_top/kcu105_10gbaser/M05_AXI_0_rvalid}} {{/tb/kcu10gbaser_tpu_top/kcu105_10gbaser/M05_AXI_0_wdata}} {{/tb/kcu10gbaser_tpu_top/kcu105_10gbaser/M05_AXI_0_wready}} {{/tb/kcu10gbaser_tpu_top/kcu105_10gbaser/M05_AXI_0_wstrb}} {{/tb/kcu10gbaser_tpu_top/kcu105_10gbaser/M05_AXI_0_wvalid}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
[                   0] : System Reset Asserted...
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.kcu105_10gbaser.bb_data_loopback_fifo.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/kcu105_10gbaser/bb_data_loopback_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_151  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.kcu105_10gbaser.axi_stream_gen_mon_0.axi_stream_interface.bb_interface_fifo_rx.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/kcu105_10gbaser/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_280  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.kcu105_10gbaser.axi_stream_gen_mon_0.axi_stream_interface.bb_interface_fifo_tx.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/kcu105_10gbaser/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_tx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_280  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.kcu105_10gbaser.axi_stream_gen_mon_0.axi_stream_lb_i.axis_data_fifo_0_inst.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/kcu105_10gbaser/axi_stream_gen_mon_0/axi_stream_lb_i/axis_data_fifo_0_inst/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_560  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.kcu105_10gbaser.axi_stream_gen_mon_1.axi_stream_interface.bb_interface_fifo_rx.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/kcu105_10gbaser/axi_stream_gen_mon_1/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_280  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.kcu105_10gbaser.axi_stream_gen_mon_1.axi_stream_interface.bb_interface_fifo_tx.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/kcu105_10gbaser/axi_stream_gen_mon_1/axi_stream_interface/bb_interface_fifo_tx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_280  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.kcu105_10gbaser.axi_stream_gen_mon_1.axi_stream_lb_i.axis_data_fifo_0_inst.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/kcu105_10gbaser/axi_stream_gen_mon_1/axi_stream_lb_i/axis_data_fifo_0_inst/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_560  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.tpu.buffer[0].axis_fifo_tI.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/tpu/buffer[0].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_29238  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.tpu.buffer[0].axis_fifo_tQ.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/tpu/buffer[0].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_29238  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.tpu.buffer[0].axis_fifo_t8I.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/tpu/buffer[0].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_29347  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.tpu.buffer[0].axis_fifo_t8Q.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/tpu/buffer[0].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_29347  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.tpu.buffer[1].axis_fifo_tI.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/tpu/buffer[1].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_29238  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.tpu.buffer[1].axis_fifo_tQ.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/tpu/buffer[1].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_29238  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.tpu.buffer[1].axis_fifo_t8I.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/tpu/buffer[1].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_29347  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.tpu.buffer[1].axis_fifo_t8Q.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/tpu/buffer[1].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_29347  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.tpu.buffer[2].axis_fifo_tI.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/tpu/buffer[2].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_29238  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.tpu.buffer[2].axis_fifo_tQ.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/tpu/buffer[2].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_29238  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.tpu.buffer[2].axis_fifo_t8I.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/tpu/buffer[2].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_29347  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.tpu.buffer[2].axis_fifo_t8Q.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/tpu/buffer[2].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_29347  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.tpu.buffer[3].axis_fifo_tI.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/tpu/buffer[3].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_29238  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.tpu.buffer[3].axis_fifo_tQ.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/tpu/buffer[3].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_29238  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.tpu.buffer[3].axis_fifo_t8I.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/tpu/buffer[3].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_29347  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.tpu.buffer[3].axis_fifo_t8Q.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/tpu/buffer[3].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_29347  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.tpu.buffer[4].axis_fifo_tI.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/tpu/buffer[4].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_29238  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.tpu.buffer[4].axis_fifo_tQ.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/tpu/buffer[4].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_29238  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.tpu.buffer[4].axis_fifo_t8I.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/tpu/buffer[4].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_29347  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.tpu.buffer[4].axis_fifo_t8Q.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/tpu/buffer[4].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_29347  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.tpu.buffer[5].axis_fifo_tI.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/tpu/buffer[5].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_29238  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.tpu.buffer[5].axis_fifo_tQ.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/tpu/buffer[5].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_29238  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.tpu.buffer[5].axis_fifo_t8I.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/tpu/buffer[5].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_29347  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.tpu.buffer[5].axis_fifo_t8Q.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/tpu/buffer[5].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_29347  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.tpu.buffer[6].axis_fifo_tI.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/tpu/buffer[6].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_29238  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.tpu.buffer[6].axis_fifo_tQ.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/tpu/buffer[6].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_29238  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.tpu.buffer[6].axis_fifo_t8I.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/tpu/buffer[6].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_29347  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.tpu.buffer[6].axis_fifo_t8Q.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/tpu/buffer[6].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_29347  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.tpu.buffer[7].axis_fifo_tI.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/tpu/buffer[7].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_29238  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.tpu.buffer[7].axis_fifo_tQ.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/tpu/buffer[7].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_29238  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.tpu.buffer[7].axis_fifo_t8I.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/tpu/buffer[7].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_29347  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.tpu.buffer[7].axis_fifo_t8Q.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/tpu/buffer[7].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_29347  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.tpu.radio.radio_transmit.radio_transmit[0].duc.duc_out_fifo_cos.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/tpu/radio/radio_transmit/radio_transmit[0].duc/duc_out_fifo_cos/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_29238  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.tpu.radio.radio_transmit.radio_transmit[0].duc.duc_out_fifo_sin.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/tpu/radio/radio_transmit/radio_transmit[0].duc/duc_out_fifo_sin/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_29238  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.tpu.radio.radio_transmit.radio_transmit[1].duc.duc_out_fifo_cos.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/tpu/radio/radio_transmit/radio_transmit[1].duc/duc_out_fifo_cos/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_29238  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.tpu.radio.radio_transmit.radio_transmit[1].duc.duc_out_fifo_sin.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/tpu/radio/radio_transmit/radio_transmit[1].duc/duc_out_fifo_sin/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_29238  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.tpu.radio.radio_receive.radio_receive[0].ddc.ddc_out_fifo_I.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/tpu/radio/radio_receive/radio_receive[0].ddc/ddc_out_fifo_I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_29347  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.tpu.radio.radio_receive.radio_receive[0].ddc.ddc_out_fifo_Q.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/tpu/radio/radio_receive/radio_receive[0].ddc/ddc_out_fifo_Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_29347  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.tpu.radio.radio_receive.radio_receive[1].ddc.ddc_out_fifo_I.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/tpu/radio/radio_receive/radio_receive[1].ddc/ddc_out_fifo_I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_29347  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.kcu10gbaser_tpu_top.tpu.radio.radio_receive.radio_receive[1].ddc.ddc_out_fifo_Q.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/kcu10gbaser_tpu_top/tpu/radio/radio_receive/radio_receive[1].ddc/ddc_out_fifo_Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_29347  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
[             3196800] : System Reset De-asserted...
[             3516800] : Speed Up Asserted...
run: Time (s): cpu = 00:01:32 ; elapsed = 00:06:04 . Memory (MB): peak = 7700.969 ; gain = 0.000 ; free physical = 33402 ; free virtual = 59404
reset_run synth_1
launch_runs synth_1 -jobs 16
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/axis_fifo_t8/axis_fifo_t8.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/axis_fifo_t/axis_fifo_t.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/ddc_out_fifo/ddc_out_fifo.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/sub_ddc/sub_ddc.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/mult_ddc/mult_ddc.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/add_ddc/add_ddc.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/dds_rq/dds_rq.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/dds_ri/dds_ri.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/duc_out_fifo/duc_out_fifo.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/add_duc/add_duc.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/mult_duc/mult_duc.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/sub_duc/sub_duc.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/dds_125m_q/dds_125m_q.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/dds_125m_i/dds_125m_i.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/rs_decoder/rs_decoder.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/rs_encoder/rs_encoder.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.srcs/axis_data_fifo_0.xci' is already up-to-date
[Tue Nov  3 18:26:41 2020] Launched synth_1...
Run output will be captured here: /home/caohy/Downloads/kcu_10gbaser_tpu/10gbaser_trd.runs/synth_1/runme.log
