FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/* bench 19334.1.0 899dc2e1273b */
/* bench 19334.1.1 e5d540191dcf */
/* bench 19334.1.2 bdb7aa61161a */
/* bench 19334.1.3 0a5738255bf4 */
/* bench 19334.1.4 709e1c9aaa38 */
/* bench 19334.1.5 9ed09000dc8f */
/* bench 19334.1.6 54f36bf50997 */
/* bench 19334.1.7 8d4e079ea96a */
/* bench 19334.1.8 c086bcbe7be0 */
/* bench 19334.1.9 5f8cca669240 */
/* bench 19334.1.10 633bd9555338 */
/* bench 19334.1.11 0e12a43ac2e2 */
/* bench 19334.1.12 4be225ee5ffe */
/* bench 19334.1.13 5acb6b8ae125 */
/* SPDX-License-Identifier: GPL-2.0 WITH Linux-syscall-note */
#ifndef _ASM_POWERPC_TM_H
#define _ASM_POWERPC_TM_H

/* Reason codes describing kernel causes for transaction aborts.  By
 * convention, bit0 is copied to TEXASR[56] (IBM bit 7) which is set if
 * the failure is persistent.  PAPR saves 0xff-0xe0 for the hypervisor.
 */
#define TM_CAUSE_PERSISTENT	0x01
#define TM_CAUSE_KVM_RESCHED	0xe0  /* From PAPR */
#define TM_CAUSE_KVM_FAC_UNAV	0xe2  /* From PAPR */
#define TM_CAUSE_RESCHED	0xde
#define TM_CAUSE_TLBI		0xdc
#define TM_CAUSE_FAC_UNAV	0xda
#define TM_CAUSE_SYSCALL	0xd8
#define TM_CAUSE_MISC		0xd6  /* future use */
#define TM_CAUSE_SIGNAL		0xd4
#define TM_CAUSE_ALIGNMENT	0xd2
#define TM_CAUSE_EMULATE	0xd0

#endif
/* bench 15462.1.0 906b5876e1b4 */
/* bench 15462.1.1 db99faf740a1 */
/* bench 15462.1.2 4bd15db10271 */
/* bench 15462.1.3 90176731f637 */
/* bench 15462.1.4 86cac9da9223 */
/* bench 15462.1.5 1fc689834c4b */
/* bench 15462.1.6 cdb16fada834 */
/* bench 15462.1.7 0a72c4c72e2b */
/* bench 15462.1.8 71e0ed78755e */
/* bench 15462.1.9 21ad1b771eef */
