<!--
 ____________________________________________________________
|                                                            |
|    DESIGN + Pat Heard { http://fullahead.org }             |
|      DATE + 2006.09.12                                     |
| COPYRIGHT + Free use if this notice is kept in place.      |
|____________________________________________________________|

-->

<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Strict//EN"
    "http://www.w3.org/TR/xhtml1/DTD/xhtml1-strict.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" xml:lang="en" lang="en">
<head>
  <title>司徒的教學網站</title>
  <meta http-lowast="content-type" content="application/xhtml+xml; charset=UTF-8" />
  <meta name="author" content="fullahead.org" />
  <meta name="keywords" content="XHTML, CSS, template, FullAhead" />
  <meta name="description" content="A valid, XHTML 1.0 template" />
  <meta name="robots" content="index, follow, noarchive" />
  <meta name="googlebot" content="noarchive" />
  <meta name="viewport" content="width=device-width, initial-scale=1.0, user-scalable=yes, minimum-scale=0.1, maximum-scale=100.0"/>

  <link rel="shortcut icon" href="../../website.ico">
  <link rel="stylesheet" type="text/css" href="../../styles/shCore.css" />
  <link rel="stylesheet" type="text/css" href="../../styles/shThemeDefault.css" />
  <link rel="stylesheet" type="text/css" href="../../css/html.css" media="screen, projection, tv " />
  <link rel="stylesheet" type="text/css" href="../../css/layout.css" media="screen, projection, tv" />
  <link rel="stylesheet" type="text/css" href="../../css/print.css" media="print" />
  
  <script type="text/javascript" src="../../scripts/shCore.js"></script>
  <script type="text/javascript" src="../../scripts/shBrushCpp.js"></script>

  <!-- Conditional comment to apply opacity fix for IE #content background.
       Invalid CSS, but can be removed without harming design -->
  <!--[if gt IE 5]>
  <link rel="stylesheet" type="text/css" href="css/ie.css" media="screen, projection, tv " />
  <![endif]-->
</head>

<body>
<script type="text/javascript">SyntaxHighlighter.all();</script>
<div id="wrapper">
<div id="content">
<script type="text/javascript" src="../../header.js"></script>
<div id="page">
<h3>Nintendo Entertainment System &gt;&gt; 硬體資訊</h3>
<p><b>CPU</b></p>
<hr size="1">
<p>
參考資料：<br>
1. <a href="http://nesdev.com/6502.txt">6502.txt</a><br>
2. <a href="http://wiki.nesdev.com/w/index.php/Nesdev_Wiki">Nesdev_Wiki</a><br>
3. <a href="http://www.6502.org/tutorials/6502opcodes.html">6502opcodes.html</a><br>
4. <a href="https://www.masswerk.at/6502/6502_instruction_set.html">6502_instruction_set.html</a><br><br>

Register
</p>
<table>
<tr><th>8 Bits</th><th>8 Bits</th><th>Description</th></tr>
<tr><td></td><td>A</td><td>Accumulator</td></tr>
<tr><td></td><td>X</td><td>X Rrgister</td></tr>
<tr><td></td><td>Y</td><td>Y Register</td></tr>
<tr><td></td><td>SP</td><td>Stack Pointer</td></tr>
<tr><td></td><td>SR</td><td>Status Register</td></tr>
<tr><td colspan="2">PC</td><td>Program Counter</td></tr>
<tr><td></td><td>$2000</td><td>PPUCTRL</td></tr>
<tr><td></td><td>$2001</td><td>PPUMASK</td></tr>
<tr><td></td><td>$2002</td><td>PPUSTATUS</td></tr>
<tr><td></td><td>$2003</td><td>OAMADDR</td></tr>
<tr><td></td><td>$2004</td><td>OAMDATA</td></tr>
<tr><td></td><td>$2005</td><td>PPUSCROLL</td></tr>
<tr><td></td><td>$2006</td><td>PPUADDR</td></tr>
<tr><td></td><td>$2007</td><td>PPUDATA</td></tr>
<tr><td></td><td>$4000</td><td>SQ1_VOL, Duty and volume for square wave 1</td></tr>
<tr><td></td><td>$4001</td><td>SQ1_SWEEP, Sweep control register for square wave 1</td></tr>
<tr><td></td><td>$4002</td><td>SQ1_LO, Low byte of period for square wave 1</td></tr>
<tr><td></td><td>$4003</td><td>SQ1_HI, High byte of period and length counter value for square wave 1</td></tr>
<tr><td></td><td>$4004</td><td>SQ2_VOL, Duty and volume for square wave 2</td></tr>
<tr><td></td><td>$4005</td><td>SQ2_SWEEP, Sweep control register for square wave 2</td></tr>
<tr><td></td><td>$4006</td><td>SQ2_LO, Low byte of period for square wave 2</td></tr>
<tr><td></td><td>$4007</td><td>SQ2_HI, High byte of period and length counter value for square wave 2</td></tr>
<tr><td></td><td>$4008</td><td>TRI_LINEAR, Triangle wave linear counter</td></tr>
<tr><td></td><td>$4009</td><td>Unused, but is eventually accessed in memory-clearing loops</td></tr>
<tr><td></td><td>$400A</td><td>TRI_LO, Low byte of period for triangle wave</td></tr>
<tr><td></td><td>$400B</td><td>TRI_HI, High byte of period and length counter value for triangle wave</td></tr>
<tr><td></td><td>$400C</td><td>NOISE_VOL, Volume for noise generator</td></tr>
<tr><td></td><td>$400D</td><td>Unused, but is eventually accessed in memory-clearing loops</td></tr>
<tr><td></td><td>$400E</td><td>NOISE_LO, Period and waveform shape for noise generator</td></tr>
<tr><td></td><td>$400F</td><td>NOISE_HI, Length counter value for noise generator</td></tr>
<tr><td></td><td>$4010</td><td>DMC_FREQ, Play mode and frequency for DMC samples</td></tr>
<tr><td></td><td>$4011</td><td>DMC_RAW, 7-bit DAC</td></tr>
<tr><td></td><td>$4012</td><td>DMC_START, Start of DMC waveform is at address $C000 + $40*$xx</td></tr>
<tr><td></td><td>$4013</td><td>DMC_LEN, Length of DMC waveform is $10*$xx + 1 bytes (128*$xx + 8 samples)</td></tr>
<tr><td></td><td>$4014</td><td>OAMDMA, Writing $xx copies 256 bytes by reading from $xx00-$xxFF and writing to OAMDATA ($2004)</td></tr>
<tr><td></td><td>$4015</td><td>SND_CHN, Sound channels enable and status</td></tr>
<tr><td></td><td>$4016</td><td>JOY1, Joystick 1 data (R) and joystick strobe (W)</td></tr>
<tr><td></td><td>$4017</td><td>JOY2, Joystick 2 data (R) and frame counter control (W)</td></tr>
<tr><td></td><td>$4018-$401F</td><td>APU and I/O functionality that is normally disabled. See CPU Test Mode.</td></tr>
</table><br>

<p>
Status
</p>
<table>
<tr><th>Bit7</th><th>6</th><th>5</th><th>4</th><th>3</th><th>2</th><th>1</th><th>0</th></tr>
<tr>
<td>(S) Sign flag</td>
<td>(V) Overflow flag</td>
<td></td>
<td>(B) Software interrupt flag</td>
<td>(D) BCD</td><td>(I)Interrupt enable/disable flag</td>
<td>(Z) Zero flag</td>
<td>(C) Carry flag</td>
</tr>
</table><br>

<p>
Instruction Set
</p>
<table>
<tr><th>Instruction</th><th>Description</th></tr>
<tr><td>ADC</td><td>Add Memory to Accumulator with Carry</td></tr>
<tr><td>AND</td><td>"AND" Memory with Accumulator</td></tr>
<tr><td>ASL</td><td>Shift Left One Bit (Memory or Accumulator)</td></tr>
<tr><td>BCC</td><td>Branch on Carry Clear</td></tr>
<tr><td>BCS</td><td>Branch on Carry Set</td></tr>
<tr><td>BEQ</td><td>Branch on Result Zero</td></tr>
<tr><td>BIT</td><td>Test Bits in Memory with Accumulator</td></tr>
<tr><td>BMI</td><td>Branch on Result Minus</td></tr>
<tr><td>BNE</td><td>Branch on Result not Zero</td></tr>
<tr><td>BPL</td><td>Branch on Result Plus</td></tr>
<tr><td>BRK</td><td>Force Break</td></tr>
<tr><td>BVC</td><td>Branch on Overflow Clear</td></tr>
<tr><td>BVS</td><td>Branch on Overflow Set</td></tr>
<tr><td>CLC</td><td>Clear Carry Flag</td></tr>
<tr><td>CLD</td><td>Clear Decimal Mode</td></tr>
<tr><td>CLI</td><td>Clear interrupt Disable Bit</td></tr>
<tr><td>CLV</td><td>Clear Overflow Flag</td></tr>
<tr><td>CMP</td><td>Compare Memory and Accumulator</td></tr>
<tr><td>CPX</td><td>Compare Memory and Index X</td></tr>
<tr><td>CPY</td><td>Compare Memory and Index Y</td></tr>
<tr><td>DEC</td><td>Decrement Memory by One</td></tr>
<tr><td>DEX</td><td>Decrement Index X by One</td></tr>
<tr><td>DEY</td><td>Decrement Index Y by One</td></tr>
<tr><td>EOR</td><td>"Exclusive-Or" Memory with Accumulator</td></tr>
<tr><td>INC</td><td>Increment Memory by One</td></tr>
<tr><td>INX</td><td>Increment Index X by One</td></tr>
<tr><td>INY</td><td>Increment Index Y by One</td></tr>
<tr><td>JMP</td><td>Jump to New Location</td></tr>
<tr><td>JSR</td><td>Jump to New Location Saving Return Address</td></tr>
<tr><td>LDA</td><td>Load Accumulator with Memory</td></tr>
<tr><td>LDX</td><td>Load Index X with Memory</td></tr>
<tr><td>LDY</td><td>Load Index Y with Memory</td></tr>
<tr><td>LSR</td><td>Shift Right One Bit (Memory or Accumulator)</td></tr>
<tr><td>NOP</td><td>No Operation</td></tr>
<tr><td>ORA</td><td>"OR" Memory with Accumulator</td></tr>
<tr><td>PHA</td><td>Push Accumulator on Stack</td></tr>
<tr><td>PHP</td><td>Push Processor Status on Stack</td></tr>
<tr><td>PLA</td><td>Pull Accumulator from Stack</td></tr>
<tr><td>PLP</td><td>Pull Processor Status from Stack</td></tr>
<tr><td>ROL</td><td>Rotate One Bit Left (Memory or Accumulator)</td></tr>
<tr><td>ROR</td><td>Rotate One Bit Right (Memory or Accumulator)</td></tr>
<tr><td>RTI</td><td>Return from Interrupt</td></tr>
<tr><td>RTS</td><td>Return from Subroutine</td></tr>
<tr><td>SBC</td><td>Subtract Memory from Accumulator with Borrow</td></tr>
<tr><td>SEC</td><td>Set Carry Flag</td></tr>
<tr><td>SED</td><td>Set Decimal Mode</td></tr>
<tr><td>SEI</td><td>Set Interrupt Disable Status</td></tr>
<tr><td>STA</td><td>Store Accumulator in Memory</td></tr>
<tr><td>STX</td><td>Store Index X in Memory</td></tr>
<tr><td>STY</td><td>Store Index Y in Memory</td></tr>
<tr><td>TAX</td><td>Transfer Accumulator to Index X</td></tr>
<tr><td>TAY</td><td>Transfer Accumulator to Index Y</td></tr>
<tr><td>TSX</td><td>Transfer Stack Pointer to Index X</td></tr>
<tr><td>TXA</td><td>Transfer Index X to Accumulator</td></tr>
<tr><td>TXS</td><td>Transfer Index X to Stack Pointer</td></tr>
<tr><td>TYA</td><td>Transfer Index Y to Accumulator</td></tr>
</table><br>

<p>
Opcode
</p>

<table>
<tr>
  <td></td>
  <th>x0</th>
  <th>x1</th>
  <th>x2</th>
  <th>x3</th>
  <th>x4</th>
  <th>x5</th>
  <th>x6</th>
  <th>x7</th>
  <th>x8</th>
  <th>x9</th>
  <th>xA</th>
  <th>xB</th>
  <th>xC</th>
  <th>xD</th>
  <th>xE</th>
  <th>xF</th>
</tr>
<tr>
  <th>0x</th>
  <td>BRK</td>
  <td>ORA X, ind</td>
  <td></td>
  <td></td>
  <td></td>
  <td>ORA zero</td>
  <td>ASL zero</td>
  <td></td>
  <td>PHP</td>
  <td>ORA #</td>
  <td>ASL A</td>
  <td></td>
  <td></td>
  <td>ORA abs</td>
  <td>ASL abs</td>
  <td></td>
</tr>
<tr>
  <th>1x</th>
  <td>BPL rel</td>
  <td>ORA ind, Y</td>
  <td></td>
  <td></td>
  <td></td>
  <td>ORA zero, X</td>
  <td>ASL zero, X</td>
  <td></td>
  <td>CPC</td>
  <td>ORA abs, Y</td>
  <td></td>
  <td></td>
  <td></td>
  <td>ORA abs, X</td>
  <td>ASL abs, X</td>
  <td></td>
</tr>
<tr>
  <th>2x</th>
  <td>JSR abs</td>
  <td>AND X, ind</td>
  <td></td>
  <td></td>
  <td>BIT zero</td>
  <td>AND zero</td>
  <td>ROL zero</td>
  <td></td>
  <td>PLP</td>
  <td>AND #</td>
  <td>ROL A</td>
  <td></td>
  <td>BIT abs</td>
  <td>AND abs</td>
  <td>ROL abs</td>
  <td></td>
</tr>
<tr>
  <th>3x</th>
  <td>BMI rel</td>
  <td>AND ind, Y</td>
  <td></td>
  <td></td>
  <td></td>
  <td>AND zero, X</td>
  <td>ROL zero, X</td>
  <td></td>
  <td>SEC</td>
  <td>AND abs, Y</td>
  <td></td>
  <td></td>
  <td></td>
  <td>AND abs, X</td>
  <td>ROL abs, X</td>
  <td></td>
</tr>
<tr>
  <th>4x</th>
  <td>RTI</td>
  <td>EOR X, ind</td>
  <td></td>
  <td></td>
  <td></td>
  <td>EOR zero</td>
  <td>LSR zero</td>
  <td></td>
  <td>PHA</td>
  <td>EOR #</td>
  <td>LSR A</td>
  <td></td>
  <td>JMP abs</td>
  <td>EOR abs</td>
  <td>LSR abs</td>
  <td></td>
</tr>
<tr>
  <th>5x</th>
  <td>BVC rel</td>
  <td>EOR ind, Y</td>
  <td></td>
  <td></td>
  <td></td>
  <td>EOR zero, X</td>
  <td>LSR zero, X</td>
  <td></td>
  <td>CLI</td>
  <td>EOR abs, Y</td>
  <td></td>
  <td></td>
  <td></td>
  <td>EOR abs, X</td>
  <td>LSR abs, X</td>
  <td></td>
</tr>
<tr>
  <th>6x</th>
  <td>RTS</td>
  <td>ADC X, ind</td>
  <td></td>
  <td></td>
  <td></td>
  <td>ADC zero</td>
  <td>ROR zero</td>
  <td></td>
  <td>PLA</td>
  <td>ADC #</td>
  <td>ROR A</td>
  <td></td>
  <td>JMP ind</td>
  <td>ADC abs</td>
  <td>ROR abs</td>
  <td></td>
</tr>
<tr>
  <th>7x</th>
  <td>BVS rel</td>
  <td>ADC ind, Y</td>
  <td></td>
  <td></td>
  <td></td>
  <td>ADC zero, X</td>
  <td>ROR zero, X</td>
  <td></td>
  <td>SEI</td>
  <td>ADC abs, Y</td>
  <td></td>
  <td></td>
  <td></td>
  <td>ADC abs, X</td>
  <td>ROR abs, X</td>
  <td></td>
</tr>
<tr>
  <th>8x</th>
  <td></td>
  <td>STA X, ind</td>
  <td></td>
  <td></td>
  <td>STY zero</td>
  <td>STA zero</td>
  <td>STX zero</td>
  <td></td>
  <td>DEY</td>
  <td></td>
  <td>TXA</td>
  <td></td>
  <td>STY abs</td>
  <td>STA abs</td>
  <td>STX abs</td>
  <td></td>
</tr>
<tr>
  <th>9x</th>
  <td>BCC rel</td>
  <td>STA ind, Y</td>
  <td></td>
  <td></td>
  <td>STY zero, X</td>
  <td>STA zero, X</td>
  <td>STX zero, X</td>
  <td></td>
  <td>TYA</td>
  <td>STA abs, Y</td>
  <td>TXS</td>
  <td></td>
  <td></td>
  <td>STA abs, X</td>
  <td></td>
  <td></td>
</tr>
<tr>
  <th>Ax</th>
  <td>LDY #</td>
  <td>LDA X, ind</td>
  <td>LDX #</td>
  <td></td>
  <td>LDY zero</td>
  <td>LDA zero</td>
  <td>LDX zero</td>
  <td></td>
  <td>TAY</td>
  <td>LDA #</td>
  <td>TAX</td>
  <td></td>
  <td>LDY abs</td>
  <td>LDA abs</td>
  <td>LDX abs</td>
  <td></td>
</tr>
<tr>
  <th>Bx</th>
  <td>BCS rel</td>
  <td>LDA ind, Y</td>
  <td></td>
  <td></td>
  <td>LDY zero, X</td>
  <td>LDA zero, X</td>
  <td>LDX zero, Y</td>
  <td></td>
  <td>CLV</td>
  <td>LDA abs, Y</td>
  <td>TSX</td>
  <td></td>
  <td>LDY abs, X</td>
  <td>LDA abs, X</td>
  <td>LDX abs, Y</td>
  <td></td>
</tr>
<tr>
  <th>Cx</th>
  <td>CPY #</td>
  <td>CMP X, ind</td>
  <td></td>
  <td></td>
  <td>CPY zero</td>
  <td>CMP zero</td>
  <td>DEC zero</td>
  <td></td>
  <td>INY</td>
  <td>CMP #</td>
  <td>DEX</td>
  <td></td>
  <td>CPY abs</td>
  <td>CMP abs</td>
  <td>DEC abs</td>
  <td></td>
</tr>
<tr>
  <th>Dx</th>
  <td>BNE rel</td>
  <td>CMP ind, Y</td>
  <td></td>
  <td></td>
  <td></td>
  <td>CMP zero, X</td>
  <td>DEC zero, X</td>
  <td></td>
  <td>CLD</td>
  <td>CMP abs, Y</td>
  <td></td>
  <td></td>
  <td></td>
  <td>CMP abs, X</td>
  <td>DEC abs, X</td>
  <td></td>
</tr>
<tr>
  <th>Ex</th>
  <td>CPX #</td>
  <td>SBC X, ind</td>
  <td></td>
  <td></td>
  <td>CPX zero</td>
  <td>SBC zero</td>
  <td>INC zero</td>
  <td></td>
  <td>INX</td>
  <td>SBC #</td>
  <td>NOP</td>
  <td></td>
  <td>CPX abs</td>
  <td>SBC abs</td>
  <td>INC abs</td>
  <td></td>
</tr>
<tr>
  <th>Fx</th>
  <td>BEQ rel</td>
  <td>SBC ind, Y</td>
  <td></td>
  <td></td>
  <td></td>
  <td>SBC zero, X</td>
  <td>INC zero, X</td>
  <td></td>
  <td>SED</td>
  <td>SBC abs, Y</td>
  <td></td>
  <td></td>
  <td></td>
  <td>SBC abs, X</td>
  <td>INC abs, X</td>
  <td></td>
</tr>
</table></br>

<p>
Cycles
</p>
<table>
<tr><th>Assembly</th><th>Opode</th><th>Bytes</th><th>Cycles</th></tr>
<tr><td>ADC #Immediate</td><td>69</td><td>2</td><td>2</td></tr>
<tr><td>ADC ZeroPage</td><td>65</td><td>2</td><td>3</td></tr>
<tr><td>ADC ZeroPage,X</td><td>75</td><td>2</td><td>4</td></tr>
<tr><td>ADC Absolute</td><td>60</td><td>3</td><td>4</td></tr>
<tr><td>ADC Absolute,X</td><td>70</td><td>3</td><td>4*</td></tr>
<tr><td>ADC Absolute,Y</td><td>79</td><td>3</td><td>4*</td></tr>
<tr><td>ADC (Indirect,X)</td><td>61</td><td>2</td><td>6</td></tr>
<tr><td>ADC (Indirect),Y</td><td>71</td><td>2</td><td>5*</td></tr>
<tr><td>AND #Immediate</td><td>29</td><td>2</td><td>2</td></tr>
<tr><td>AND ZeroPage</td><td>25</td><td>2</td><td>3</td></tr>
<tr><td>AND ZeroPage,X</td><td>35</td><td>2</td><td>4</td></tr>
<tr><td>AND Absolute</td><td>2D</td><td>3</td><td>4</td></tr>
<tr><td>AND Absolute,X</td><td>3D</td><td>3</td><td>4*</td></tr>
<tr><td>AND Absolute,Y</td><td>39</td><td>3</td><td>4*</td></tr>
<tr><td>AND (Indirect,X)</td><td>21</td><td>2</td><td>6</td></tr>
<tr><td>AND (Indirect),Y</td><td>31</td><td>2</td><td>5</td></tr>
<tr><td>ASL A</td><td>0A</td><td>1</td><td>2</td></tr>
<tr><td>ASL ZeroPage</td><td>06</td><td>2</td><td>5</td></tr>
<tr><td>ASL ZeroPage,X</td><td>16</td><td>2</td><td>6</td></tr>
<tr><td>ASL Absolute</td><td>0E</td><td>3</td><td>6</td></tr>
<tr><td>ASL Absolute,X</td><td>1E</td><td>3</td><td>7</td></tr>
<tr><td>BCC Relative</td><td>90</td><td>2</td><td>2*</td></tr>
<tr><td>BCS Relative</td><td>B0</td><td>2</td><td>2*</td></tr>
<tr><td>BEQ Relative</td><td>F0</td><td>2</td><td>2*</td></tr>
<tr><td>BIT ZeroPage</td><td>24</td><td>2</td><td>3</td></tr>
<tr><td>BIT Absolute</td><td>2C</td><td>3</td><td>4</td></tr>
<tr><td>BMI Relative</td><td>30</td><td>2</td><td>2*</td></tr>
<tr><td>BNE Relative</td><td>D0</td><td>2</td><td>2*</td></tr>
<tr><td>BPL Relative</td><td>10</td><td>2</td><td>2*</td></tr>
<tr><td>BRK</td><td>00</td><td>1</td><td>7</td></tr>
<tr><td>BVC Relative</td><td>50</td><td>2</td><td>2*</td></tr>
<tr><td>BVS Relative</td><td>70</td><td>2</td><td>2*</td></tr>
<tr><td>CLC</td><td>18</td><td>1</td><td>2</td></tr>
<tr><td>CLD</td><td>D8</td><td>1</td><td>2</td></tr>
<tr><td>CLI</td><td>58</td><td>1</td><td>2</td></tr>
<tr><td>CLV</td><td>B8</td><td>1</td><td>2</td></tr>
<tr><td>CMP #Immediate</td><td>C9</td><td>2</td><td>2</td></tr>
<tr><td>CMP ZeroPage</td><td>C5</td><td>2</td><td>3</td></tr>
<tr><td>CMP ZeroPage,X</td><td>D5</td><td>2</td><td>4</td></tr>
<tr><td>CMP Absolute</td><td>CD</td><td>3</td><td>4</td></tr>
<tr><td>CMP Absolute,X</td><td>DD</td><td>3</td><td>4*</td></tr>
<tr><td>CMP Absolute,Y</td><td>D9</td><td>3</td><td>4*</td></tr>
<tr><td>CMP (Indirect,X)</td><td>C1</td><td>2</td><td>6</td></tr>
<tr><td>CMP (Indirect),Y</td><td>D1</td><td>2</td><td>5*</td></tr>
<tr><td>CPX #Immediate</td><td>E0</td><td>2</td><td>2</td></tr>
<tr><td>CPX ZeroPage</td><td>E4</td><td>2</td><td>3</td></tr>
<tr><td>CPX Absolute</td><td>EC</td><td>3</td><td>4</td></tr>
<tr><td>CPY #Immediate</td><td>C0</td><td>2</td><td>2</td></tr>
<tr><td>CPY ZeroPage</td><td>C4</td><td>2</td><td>3</td></tr>
<tr><td>CPY Absolute</td><td>CC</td><td>3</td><td>4</td></tr>
<tr><td>DEC ZeroPage</td><td>C6</td><td>2</td><td>5</td></tr>
<tr><td>DEC ZeroPage,X</td><td>D6</td><td>2</td><td>6</td></tr>
<tr><td>DEC Absolute</td><td>CE</td><td>3</td><td>6</td></tr>
<tr><td>DEC Absolute,X</td><td>DE</td><td>3</td><td>7</td></tr>
<tr><td>DEX</td><td>CA</td><td>1</td><td>2</td></tr>
<tr><td>DEY</td><td>88</td><td>1</td><td>2</td></tr>
<tr><td>EOR #Immediate</td><td>49</td><td>2</td><td>2</td></tr>
<tr><td>EOR ZeroPage</td><td>45</td><td>2</td><td>3</td></tr>
<tr><td>EOR ZeroPage,X</td><td>55</td><td>2</td><td>4</td></tr>
<tr><td>EOR Absolute</td><td>40</td><td>3</td><td>4</td></tr>
<tr><td>EOR Absolute,X</td><td>50</td><td>3</td><td>4*</td></tr>
<tr><td>EOR Absolute,Y</td><td>59</td><td>3</td><td>4*</td></tr>
<tr><td>EOR (Indirect,X)</td><td>41</td><td>2</td><td>6</td></tr>
<tr><td>EOR (Indirect),Y</td><td>51</td><td>2</td><td>5*</td></tr>
<tr><td>INC ZeroPage</td><td>E6</td><td>2</td><td>5</td></tr>
<tr><td>INC ZeroPage,X</td><td>F6</td><td>2</td><td>6</td></tr>
<tr><td>INC Absolute</td><td>EE</td><td>3</td><td>6</td></tr>
<tr><td>INC Absolute,X</td><td>FE</td><td>3</td><td>7</td></tr>
<tr><td>INX</td><td>E8</td><td>1</td><td>2</td></tr>
<tr><td>INY</td><td>C8</td><td>1</td><td>2</td></tr>
<tr><td>JMP Absolute</td><td>4C</td><td>3</td><td>3</td></tr>
<tr><td>JMP Indirect</td><td>6C</td><td>3</td><td>5</td></tr>
<tr><td>JSR Absolute</td><td>20</td><td>3</td><td>6</td></tr>
<tr><td>LDA #Immediate</td><td>A9</td><td>2</td><td>2</td></tr>
<tr><td>LDA ZeroPage</td><td>A5</td><td>2</td><td>3</td></tr>
<tr><td>LDA ZeroPage,X</td><td>B5</td><td>2</td><td>4</td></tr>
<tr><td>LDA Absolute</td><td>AD</td><td>3</td><td>4</td></tr>
<tr><td>LDA Absolute,X</td><td>BD</td><td>3</td><td>4*</td></tr>
<tr><td>LDA Absolute,Y</td><td>B9</td><td>3</td><td>4*</td></tr>
<tr><td>LDA (Indirect,X)</td><td>A1</td><td>2</td><td>6</td></tr>
<tr><td>LDA (Indirect),Y</td><td>B1</td><td>2</td><td>5*</td></tr>
<tr><td>LDA #Immediate</td><td>A2</td><td>2</td><td>2</td></tr>
<tr><td>LDA ZeroPage</td><td>A6</td><td>2</td><td>3</td></tr>
<tr><td>LDA ZeroPage,Y</td><td>B6</td><td>2</td><td>4</td></tr>
<tr><td>LDA Absolute</td><td>AE</td><td>3</td><td>4</td></tr>
<tr><td>LDA Absolute,Y</td><td>BE</td><td>3</td><td>4*</td></tr>
<tr><td>LDY #Immediate</td><td>A0</td><td>2</td><td>2</td></tr>
<tr><td>LDY ZeroPage</td><td>A4</td><td>2</td><td>3</td></tr>
<tr><td>LDY ZeroPage,X</td><td>B4</td><td>2</td><td>4</td></tr>
<tr><td>LDY Absolute</td><td>AC</td><td>3</td><td>4</td></tr>
<tr><td>LDY Absolute,X</td><td>BC</td><td>3</td><td>4*</td></tr>
<tr><td>LSR A</td><td>4A</td><td>1</td><td>2</td></tr>
<tr><td>LSR ZeroPage</td><td>46</td><td>2</td><td>5</td></tr>
<tr><td>LSR ZeroPage,X</td><td>56</td><td>2</td><td>6</td></tr>
<tr><td>LSR Absolute</td><td>4E</td><td>3</td><td>6</td></tr>
<tr><td>LSR Absolute,X</td><td>5E</td><td>3</td><td>7</td></tr>
<tr><td>NOP</td><td>EA</td><td>1</td><td>2</td></tr>
<tr><td>ORA #Immediate</td><td>09</td><td>2</td><td>2</td></tr>
<tr><td>ORA ZeroPage</td><td>05</td><td>2</td><td>3</td></tr>
<tr><td>ORA ZeroPage,X</td><td>15</td><td>2</td><td>4</td></tr>
<tr><td>ORA Absolute</td><td>0D</td><td>3</td><td>4</td></tr>
<tr><td>ORA Absolute,X</td><td>1D</td><td>3</td><td>4*</td></tr>
<tr><td>ORA Absolute,Y</td><td>19</td><td>3</td><td>4*</td></tr>
<tr><td>ORA (Indirect,X)</td><td>01</td><td>2</td><td>6</td></tr>
<tr><td>ORA (Indirect),Y</td><td>11</td><td>2</td><td>5</td></tr>
<tr><td>PHA</td><td>48</td><td>1</td><td>3</td></tr>
<tr><td>PHP</td><td>08</td><td>1</td><td>3</td></tr>
<tr><td>PLA</td><td>68</td><td>1</td><td>4</td></tr>
<tr><td>PLP</td><td>28</td><td>1</td><td>4</td></tr>
<tr><td>ROR A</td><td>2A</td><td>1</td><td>2</td></tr>
<tr><td>ROL ZeroPage</td><td>26</td><td>2</td><td>5</td></tr>
<tr><td>ROL ZeroPage,X</td><td>36</td><td>2</td><td>6</td></tr>
<tr><td>ROL Absolute</td><td>2E</td><td>3</td><td>6</td></tr>
<tr><td>ROL Absolute,X</td><td>3E</td><td>3</td><td>7</td></tr>
<tr><td>ROR A</td><td>6A</td><td>1</td><td>2</td></tr>
<tr><td>ROR ZeroPage</td><td>66</td><td>2</td><td>5</td></tr>
<tr><td>ROR ZeroPage,X</td><td>76</td><td>2</td><td>6</td></tr>
<tr><td>ROR Absolute</td><td>6E</td><td>3</td><td>6</td></tr>
<tr><td>ROR Absolute,X</td><td>7E</td><td>3</td><td>7</td></tr>
<tr><td>RTI</td><td>4D</td><td>1</td><td>6</td></tr>
<tr><td>RTS</td><td>60</td><td>1</td><td>6</td></tr>
<tr><td>SBC #Immediate</td><td>E9</td><td>2</td><td>2</td></tr>
<tr><td>SBC ZeroPage</td><td>E5</td><td>2</td><td>3</td></tr>
<tr><td>SBC ZeroPage,X</td><td>F5</td><td>2</td><td>4</td></tr>
<tr><td>SBC Absolute</td><td>ED</td><td>3</td><td>4</td></tr>
<tr><td>SBC Absolute,X</td><td>FD</td><td>3</td><td>4*</td></tr>
<tr><td>SBC Absolute,Y</td><td>F9</td><td>3</td><td>4*</td></tr>
<tr><td>SBC (Indirect,X)</td><td>E1</td><td>2</td><td>6</td></tr>
<tr><td>SBC (Indirect),Y</td><td>F1</td><td>2</td><td>5</td></tr>
<tr><td>SEC</td><td>38</td><td>1</td><td>2</td></tr>
<tr><td>SED</td><td>F8</td><td>1</td><td>2</td></tr>
<tr><td>SEI</td><td>78</td><td>1</td><td>2</td></tr>
<tr><td>STA ZeroPage</td><td>85</td><td>2</td><td>3</td></tr>
<tr><td>STA ZeroPage,X</td><td>95</td><td>2</td><td>4</td></tr>
<tr><td>STA Absolute</td><td>80</td><td>3</td><td>4</td></tr>
<tr><td>STA Absolute,X</td><td>90</td><td>3</td><td>5</td></tr>
<tr><td>STA Absolute,Y</td><td>99</td><td>3</td><td>5</td></tr>
<tr><td>STA (Indirect,X)</td><td>81</td><td>2</td><td>6</td></tr>
<tr><td>STA (Indirect),Y</td><td>91</td><td>2</td><td>6</td></tr>
<tr><td>STX ZeroPage</td><td>86</td><td>2</td><td>3</td></tr>
<tr><td>STX ZeroPage,Y</td><td>96</td><td>2</td><td>4</td></tr>
<tr><td>STX Absolute</td><td>8E</td><td>3</td><td>4</td></tr>
<tr><td>STY ZeroPage</td><td>84</td><td>2</td><td>3</td></tr>
<tr><td>STY ZeroPage,X</td><td>94</td><td>2</td><td>4</td></tr>
<tr><td>STY Absolute</td><td>8C</td><td>3</td><td>4</td></tr>
<tr><td>TAX</td><td>AA</td><td>1</td><td>2</td></tr>
<tr><td>TAY</td><td>A8</td><td>1</td><td>2</td></tr>
<tr><td>TSX</td><td>BA</td><td>1</td><td>2</td></tr>
<tr><td>TXA</td><td>8A</td><td>1</td><td>2</td></tr>
<tr><td>TXS</td><td>9A</td><td>1</td><td>2</td></tr>
<tr><td>TYA</td><td>98</td><td>1</td><td>2</td></tr>
</table><br>

<p>
Memory Map
</p>
<table>
<tr><th>Range</th><th>Size</th><th>Device</th></tr>
<tr><td>$0000-$07FF</td><td>$0800</td><td>2KB internal RAM(zero page is $0000-$00FF)</td></tr>
<tr><td>$0800-$0FFF</td><td>$0800</td><td>Mirrors of $0000-$07FF</td></tr>
<tr><td>$1000-$17FF</td><td>$0800</td><td>Mirrors of $0000-$07FF</td></tr>
<tr><td>$1800-$1FFF</td><td>$0800</td><td>Mirrors of $0000-$07FF</td></tr>
<tr><td>$2000-$2007</td><td>$0008</td><td>NES PPU registers</td></tr>
<tr><td>$2008-$3FFF</td><td>$1FF8</td><td>Mirrors of $2000-2007 (repeats every 8 bytes)</td></tr>
<tr><td>$4000-$4017</td><td>$0018</td><td>NES APU and I/O registers</td></tr>
<tr><td>$4018-$401F</td><td>$0008</td><td>APU and I/O functionality that is normally disabled</td></tr>
<tr><td>$4020-$FFFF</td><td>$BFE0</td><td>Cartridge space: PRG ROM, PRG RAM, and mapper registers</td></tr>
<tr><td>$6000-$7FFF</td><td>$1FFF</td><td>Battery Backed Save or Work RAM</td></tr>
<tr><td>$8000-$FFFF</td><td>$7FFF</td><td>Usual ROM, commonly with Mapper Registers</td></tr>
<tr><td>$FFFA-$FFFB</td><td>$0002</td><td>NMI vector</td></tr>
<tr><td>$FFFC-$FFFD</td><td>$0002</td><td>Reset vector</td></tr>
<tr><td>$FFFE-$FFFF</td><td>$0002</td><td>IRQ/BRK vector</td></tr>
</table>

<p>
<br><a href="../../mcu.htm">返回上一頁</a>
</p>

</div>
</div>
</div>
</body>
</html>
