
#####################################################
## Nitro Reference Flow : Place Stage              ##
## Version : 2019.1.R2                             ##
## Loads design from import stage, prepares for    ##
## and then runs run_place_timing                  ##
#####################################################

info UI33: performed source of flow_variables.tcl for 0 sec (CPU time: 0 sec; MEM: RSS - 325M, CVMEM - 1690M, PVMEM - 1992M)
info UI33: performed source of scr/kit_utils.tcl for 0 sec (CPU time: 0 sec; MEM: RSS - 325M, CVMEM - 1690M, PVMEM - 1992M)
Loading utility util::nrf_utils
Loading utility util::save_vars
Loading utility util::db_utils
NRF info: Checking flow variables for place
NRF warning: Variable 'MGC_customNdrFile' is no longer used. Please review/update to latest flow_variables.tcl
NRF info: Verifying user input for place
Storing TCL variables as db root property
info CHK10: Checking technology...
info CHK10: Checking libraries...
info CHK10: Checking design...
info CHK10: Checking partition...
info CHK10: Checking cells...
info CHK10: Checking nets...
info CHK10: Checking pins...
info CHK10: Checking placement...
info Found 8654 movable and 0 fixed cells in partition wallace_tree
info DP136: Found 0 moveable cells and 0 fixed cells to be illegal.
info CHK10: Checking floorplan...
------------------------------------------------------------------------------------------------------------------
|                                                   Net Errors                                                   |
|-----------------------------+-------+---------+----------------------------------------------------------------|
| Name                        | Count | Status  | Description                                                    | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| floating                    | 3322  | Warning | Net is not connected to a driver pin                           | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| floating_power              | 0     | Passed  | Power net is not connected to a driver pin                     | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| floating_ground             | 0     | Passed  | Ground net is not connected to a driver pin                    | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| multiple_drivers            | 0     | Passed  | Net has more than one driver                                   | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| multiple_drivers_inout      | 0     | Passed  | Net has multiple inout only drivers                            | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| many_multiple_drivers_inout | 0     | Passed  | Net has more than 128 inout drivers, which may cause excessive | 
|                             |       |         | run time. Please investigate and fix.                          | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| loop                        | 0     | Passed  | Net has a loop                                                 | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| flat_net_error              | 0     | Passed  | Flat net internal error                                        | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| no_supply_net               | 0     | Passed  | No supply net for logic pin                                    | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| bad_supply_net              | 0     | Passed  | Supply net is not power/ground or wrong polarity               | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| unnamed_nets                | 0     | Passed  | Unnamed nets count.                                            | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| no_type_nets                | 0     | Passed  | Net is not a power/ground or signal net.                       | 
------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------------------------------------
|                                       Pin Errors                                        |
|----------------------+-------+---------+------------------------------------------------|
| Name                 | Count | Status  | Description                                    | 
|----------------------+-------+---------+------------------------------------------------|
| not_connected        | 128   | Warning | Pin is not connected to any net                | 
|----------------------+-------+---------+------------------------------------------------|
| pg_not_connected     | 0     | Passed  | PG core pin is not connected to any supply net | 
|----------------------+-------+---------+------------------------------------------------|
| no_leaf_pin_geometry | 1     | Warning | Leaf pin doesn't have geometry or not placed.  | 
-------------------------------------------------------------------------------------------


-----------------------------------------------------------------------------------------------------------------
|                                               Floorplan Errors                                                |
|---------------------------+-------+---------+-----------------------------------------------------------------|
| Name                      | Count | Status  | Description                                                     | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| no_tracks                 | 0     | Passed  | No preferred direction routing tracks on the layer.             | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| track_step_too_small      | 0     | Passed  | Step of routing tracks is smaller then via-wire spacing.        | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| track_step_too_big        | 0     | Passed  | Step of routing tracks is bigger then via-wire spacing.         | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| diff_track_step           | 0     | Passed  | Different step of preferred direction routing tracks.           | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| tracks_not_cover_pin      | 0     | Passed  | Routing tracks do not cover pin.                                | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| tracks_not_masked         | 0     | Passed  | Routing tracks shall have mask on masked layer.                 | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| tracks_incorrectly_masked | 0     | Passed  | Routing tracks masks shall interlace.                           | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| no_macro_pin_access       | 0     | Passed  | Macro pin doesn't have routing access.                          | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| macro_pin_blocked         | 0     | Passed  | Macro pin may be blocked by nearby objects.                     | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| no_port_access            | 0     | Passed  | Partition port doesn't have routing access.                     | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| not_aligned_pin           | 0     | Passed  | Macro/top pin is not aligned to manufacturing grid.             | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| offgrid_core_access       | 0     | Passed  | Library core pin has only offgird routing access.               | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| no_core_access            | 0     | Passed  | Library core pin doesn't have routing access.                   | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| no_port_geometry          | 0     | Passed  | Port doesn't have geometry or not placed.                       | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| port_outside_partition    | 0     | Passed  | Port is placed outside partition.                               | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| port_min_area             | 0     | Passed  | Port has insufficient minimum area.                             | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| port_short                | 0     | Passed  | Port has intersection with other one.                           | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| port_spacing              | 0     | Passed  | Port has insufficient spacing with other one.                   | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| port_above_max_layer      | 0     | Passed  | Port is above of max layer.                                     | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| region_overlaps           | 0     | Passed  | Region overlaps other region.                                   | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| cell_outside_region       | 0     | Passed  | Cell outside of region with member_hard requirement. Will       | 
|                           |       |         | cause pin assignment to fail.                                   | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| cell_inside_region        | 0     | Passed  | Foreign cell is inside region with non_member_hard requirement. | 
|                           |       |         | Will cause pin assignment to fail                               | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| region_off_mfg_grid       | 0     | Passed  | Region is not on manufacturing grid                             | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| region_off_fp_grid        | 0     | Passed  | Region is not on floorplan grid.                                | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| excessive_region_blockage | 0     | Passed  | Placement blockages cover more than 70% of region. Run          | 
|                           |       |         | report_region_utilization to verify placeability.               | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| macro_off_mfg             | 0     | Passed  | Macro off manufacturing grid.                                   | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| missing_cell_rows         | 0     | Passed  | No cell rows are found in the design. Placer will fail          | 
|                           |       |         | without rows.                                                   | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| partition_overlap         | 0     | Passed  | Partition overlaps other partition.                             | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| partition_off_fp_grid     | 0     | Passed  | Partition is not on floorplan grid.                             | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| endcap_alignment          | 0     | Passed  | Cell is not aligned with the cell row.                          | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| row_without_endcaps       | 208   | Warning | Row has no endcap cells at ends.                                | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| no_pin_mask               | 0     | Passed  | Port shape does not have a mask on a masked layer.              | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| narrow_pin_misalignment   | 0     | Passed  | Narrow port shape mask, on masked layer, doesn't match          | 
|                           |       |         | track mask.                                                     | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| wide_pin_misalignment     | 0     | Passed  | Wide port shape mask, on masked layer, should be on alternate   | 
|                           |       |         | mask to reduce routing congestion.                              | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| short_placement_width     | 0     | Passed  | The width of the placement rectangle is short.                  | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| object_off_floorplan_grid | 0     | Passed  | Objects are off floorplan grid.                                 | 
-----------------------------------------------------------------------------------------------------------------


info UI33: performed design checks for 0 sec (CPU time: 0 sec; MEM: RSS - 325M, CVMEM - 1690M, PVMEM - 1992M)
Nitro-SoC> # config_shell -echo false
NRF info: Saving design MCMM scenarios
-------------------------------------------
| Mode     | Enable | System | Corners    | 
|----------+--------+--------+------------|
| default  | false  | true   | <all>      | 
|----------+--------+--------+------------|
| new_mode | true   | false  | corner_0_0 | 
-------------------------------------------


--------------------------------------------------------------------------------------------------------------------------------------------------------------
| Corner     | Enable | Setup | Hold  | CRPR       | SI   | Power   | EM   | Voltage Drop | DRC        | Process                    | RC Temp | Scale Factor | 
|------------+--------+-------+-------+------------+------+---------+------+--------------+------------+----------------------------+---------+--------------|
| slow       | false  | true  | false | setup_hold | none | leakage | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+------+---------+------+--------------+------------+----------------------------+---------+--------------|
| fast       | false  | false | true  | setup_hold | none | leakage | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+------+---------+------+--------------+------------+----------------------------+---------+--------------|
| corner_0_0 | true   | true  | true  | setup_hold | none | leakage | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
--------------------------------------------------------------------------------------------------------------------------------------------------------------


Nitro-SoC> # config_shell -echo false
NRF info: Configuring MCMM scenarios for place
NRF info: In place hold corners will be used in clock optimization. Disabling hold corner: corner_0_0
NRF info: Power effort is low. Enabling corner corner_0_0 for leakage and dynamic power.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Corner     | Enable | Setup | Hold  | CRPR       | SI   | Power            | EM   | Voltage Drop | DRC        | Process                    | RC Temp | Scale Factor | 
|------------+--------+-------+-------+------------+------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| slow       | false  | true  | false | setup_hold | none | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| fast       | false  | false | false | setup_hold | none | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| corner_0_0 | true   | true  | true  | setup_hold | none | leakage, dynamic | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------
| Mode     | Enable | System | Corners    | 
|----------+--------+--------+------------|
| default  | false  | true   | <all>      | 
|----------+--------+--------+------------|
| new_mode | true   | false  | corner_0_0 | 
-------------------------------------------


-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Corner     | Enable | Setup | Hold  | CRPR       | SI   | Power            | EM   | Voltage Drop | DRC        | Process                    | RC Temp | Scale Factor | 
|------------+--------+-------+-------+------------+------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| slow       | false  | true  | false | setup_hold | none | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| fast       | false  | false | false | setup_hold | none | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| corner_0_0 | true   | true  | true  | setup_hold | none | leakage, dynamic | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------


Nitro-SoC> # config_shell -echo false
Nitro-SoC> # config_shell -echo false
NRF info: Configuring target libraries for place
NRF info: There are no user defined dont_use cells
Nitro-SoC> # config_shell -echo false
NRF info: Configuring routing layers
info UI49: updated global design rule(s): max_layer
NRF info: Top and bottom CTS layers are not set. Selecting CTS layers based on RC
info Use corner 'corner_0_0'
---------------------------------------------------------------
|                        Layer ranges                         |
|---------+-----------+-----------+-------------+-------------|
|         | Bot metal | Top metal | Bot res     | Top res     | 
|---------+-----------+-----------+-------------+-------------|
| Range 1 | metal1    | metal3    | 5.42857e-07 | 3.57143e-07 | 
|---------+-----------+-----------+-------------+-------------|
| Range 2 | metal4    | metal6    | 1.5e-07     | 1.5e-07     | 
|---------+-----------+-----------+-------------+-------------|
| Range 3 | metal7    | metal8    | 1.875e-08   | 1.875e-08   | 
|---------+-----------+-----------+-------------+-------------|
| Range 4 | metal9    | metal10   | 3.75e-09    | 3.75e-09    | 
---------------------------------------------------------------


---------------------------------------
|            Clock layers             |
|--------+------------+-------+-------|
| Layer  | Direction  | Width | Pitch | 
|--------+------------+-------+-------|
| metal7 | horizontal | 4000  | 8000  | 
|--------+------------+-------+-------|
| metal8 | vertical   | 4000  | 8000  | 
---------------------------------------


Nitro-SoC> # set_crpr_spec -method margin_based
Nitro-SoC> # config_default_value -command compile_scan -argument cross_chain_optimization -value false
Nitro-SoC> # config_place_detail -name min_filler_space -value $MGC_min_filler_space
Nitro-SoC> # fk_msg -type info Reading OCV from scr/ocv.tcl
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
NRF info: Reading OCV from scr/ocv.tcl
Nitro-SoC> # config_shell -echo false
info UI33: performed source of scr/ocv.tcl for 0 sec (CPU time: 0 sec; MEM: RSS - 322M, CVMEM - 1690M, PVMEM - 1992M)
Nitro-SoC> # config_shell -table_lines vertical_lines
Nitro-SoC> # config_shell -echo false
-----------------------------------------------------------------------------------------
| Name                                                        | Value      | Default    | 
|-------------------------------------------------------------+------------+------------|
| cpus                                                        | 2          | 4          | 
| create_io_path_groups                                       | false      | false      | 
| create_clock_check_path_group                               | false      | false      | 
| derate_annotated_delays                                     | true       | true       | 
| disable_auto_clock_gating_checks                            | false      | false      | 
| disable_case_analysis                                       | false      | false      | 
| disable_clock_gating_checks                                 | false      | false      | 
| disable_recovery_removal_checks                             | false      | false      | 
| disable_seq_case_analysis                                   | true       | true       | 
| enable_clock_gating_propagate                               | true       | true       | 
| early_launch_at_borrowing_latches                           | true       | true       | 
| enable_default_for_cond_arcs                                | true       | true       | 
| enable_default_input_delays                                 | true       | true       | 
| enable_non_unate_clock_paths                                | true       | true       | 
| enable_path_segmentation                                    | true       | true       | 
| enable_port_clock_leaves                                    | false      | false      | 
| enable_preset_clear_arcs                                    | false      | false      | 
| enable_setup_independent_hold_checks                        | true       | true       | 
| estimated_delays                                            | false      | false      | 
| ignore_driving_cell_for_annotated_delays                    | true       | true       | 
| sdf_includes_si_delays                                      | false      | false      | 
| report_unconstrained_path                                   | false      | false      | 
| use_si_slew_for_max_transition                              | false      | false      | 
| zero_rc_delays                                              | false      | false      | 
| ignore_driving_cell_for_clock_ports                         | false      | false      | 
| use_annotated_cts_offsets                                   | false      | false      | 
| enable_skew_estimation                                      | false      | false      | 
| valid_skew_estimation                                       | false      | false      | 
| enable_ideal_clock_data_tags                                | true       | true       | 
| enable_clock_propagation_through_three_state_enable_pins    | false      | false      | 
| disable_sequential_generation_of_waveform_preserving_clocks | false      | false      | 
| capacitance_violation_threshold                             | -2         | -2         | 
| derate_output_delay                                         | false      | false      | 
| additive_regular_ocv_for_advanced_ocv                       | false      | false      | 
| clock_source_use_driver_arc                                 | true       | true       | 
| use_pin_specific_clock_latency_and_propagation              | true       | true       | 
| sdf_is_derated                                              | false      | false      | 
| use_worst_constraint_from_all_slew_permutations             | true       | true       | 
| use_worst_of_early_and_late_libs_constraint                 | true       | true       | 
| clock_enable_separate_rise_fall_pin_capacitance             | false      | false      | 
| data_enable_separate_rise_fall_pin_capacitance              | false      | false      | 
| timing_slew_propagation_mode                                | worst_slew | worst_slew | 
| gclock_source_network_num_master_registers                  | 1000000    | 1000000    | 
| alpine_timing_mode                                          | -1         | -1         | 
| parametric_ocv                                              | false      | false      | 
| parametric_ocv_corner_sigma                                 | 3          | 3          | 
| enforce_explicit_library_association_to_corners             | false      | false      | 
| enable_slew_variation                                       | true       | true       | 
| low_geometry                                                | false      | false      | 
| precise_waveform_analysis                                   | false      | false      | 
-----------------------------------------------------------------------------------------


Nitro-SoC> # config_shell -echo false
info TA_CMDS6300: Running Multi-Core Timing Analysis using 2 CPUs.
NRF info: Removing user path groups:
      I2R
      I2O
      R2O
info TA_CMDS6300: Running Multi-Core Timing Analysis using 2 CPUs.
info UI34: no objects were found for '*'
Nitro-SoC> # config_optimize -dont_create_assign
Nitro-SoC> # fk_msg -type info "Deriving Clock NDR from technology."
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
NRF info: Deriving Clock NDR from technology.
Nitro-SoC> # get_layers -type metal
Nitro-SoC> # fk_msg Setting up NDR: setup_clock_ndr_shield {-ndr_width_multiplier 1  -ndr_space_multiplier 2  -ndr_layers {metal7 metal8}  -top_route_layer metal8}
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
NRF info: Setting up NDR: setup_clock_ndr_shield {-ndr_width_multiplier 1  -ndr_space_multiplier 2  -ndr_layers {metal7 metal8}  -top_route_layer metal8}
Nitro-SoC> # setup_clock_ndr_shield -ndr_width_multiplier 1 -ndr_space_multiplier 2 -ndr_layers metal7 metal8 -top_route_layer metal8
Nitro-SoC> # get_config -name process -param node
Nitro-SoC> # config_shell -echo false
NRF info: Cts Top Layer Already Specified
------------------------
| Clock Routing Layers |
|--------+-------------|
| Bottom | Top         | 
|--------+-------------|
| metal7 | metal8      | 
------------------------


NRF info: Applying non-default rules on the clock routes
warning UI160: Clear all variables that may contain removed objects.
info UI40: removed 0 objects (out of 0 objects)
NRF info: Created non-default rule MGC_CLK_NDR_1.0w2.0s for the  trunk clock nets.
NRF info: Configured nondefault rule MGC_CLK_NDR_1.0w2.0s from height 2 up to height
-----------------------------------------------------------------------------------------------
|              trunk Clock Nets NDR MGC_CLK_NDR_1.0w2.0s  Configuration (micro)               |
|--------+--------+-----------+-----------+-------------+-------------------+-----------------|
| layer  | pitch  | min_width | ndr_width | min_spacing | requested_spacing | applied_spacing | 
|--------+--------+-----------+-----------+-------------+-------------------+-----------------|
| metal7 | 0.8000 | 0.4000    | 0.4000    | 0.4000      | 0.8000            | 1.2000          | 
|--------+--------+-----------+-----------+-------------+-------------------+-----------------|
| metal8 | 0.8000 | 0.4000    | 0.4000    | 0.4000      | 0.8000            | 1.2000          | 
-----------------------------------------------------------------------------------------------


info TA_CMDS6300: Running Multi-Core Timing Analysis using 2 CPUs.
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 346M, CVMEM - 1721M, PVMEM - 1992M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 346M, CVMEM - 1721M, PVMEM - 1992M)
NRF info: Assigned non-default rule MGC_CLK_NDR_1.0w2.0s on 0 clock nets.
-----------------------------------------------------------------------------------------------------------------
|                                      Ndr 'MGC_CLK_NDR_1.0w2.0s' lib vias                                      |
|----------------------+------+-----------------+------+-----------------+---------------+------+---------------|
|                      | via1 | via2            | via3 | via4            | via5          | via6 | via7          | 
|----------------------+------+-----------------+------+-----------------+---------------+------+---------------|
| Total NDR vias       | 0    | 0               | 0    | 0               | 0             | 0    | 0             | 
|----------------------+------+-----------------+------+-----------------+---------------+------+---------------|
| Illegal NDR vias     | 0    | 0               | 0    | 0               | 0             | 0    | 0             | 
|----------------------+------+-----------------+------+-----------------+---------------+------+---------------|
| New NDR vias         | -    | -               | -    | -               | -             | -    | -             | 
|----------------------+------+-----------------+------+-----------------+---------------+------+---------------|
| Routing vias         | 4    | 3               | 2    | 1               | 1             | 1    | 1             | 
|----------------------+------+-----------------+------+-----------------+---------------+------+---------------|
| Legal vias           | 4    | 3               | 2    | 1               | 1             | 1    | 1             | 
|----------------------+------+-----------------+------+-----------------+---------------+------+---------------|
| New NDR minarea vias | -    | north,south,ver | -    | north,south,ver | west,east,hor | -    | west,east,hor | 
|----------------------+------+-----------------+------+-----------------+---------------+------+---------------|
| Routing minarea vias | 0    | 0               | 0    | 0               | 0             | 0    | 0             | 
|----------------------+------+-----------------+------+-----------------+---------------+------+---------------|
| Legal minarea vias   | 0    | 0               | 0    | 0               | 0             | 0    | 0             | 
-----------------------------------------------------------------------------------------------------------------


Report 'MGC_CLK_NDR_1.0w2.0s': Nondefault rule: MGC_CLK_NDR_1.0w2.0s
Generated on Wed Jan 4 05:23:13 2023
  
---------------------------------------------------------------------------------------------------------------------------
|                                       Ndr layer properties: MGC_CLK_NDR_1.0w2.0s                                        |
|------------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
|                              | metal1 | metal2 | metal3 | metal4 | metal5 | metal6 | metal7 | metal8 | metal9 | metal10 | 
|------------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Width                        | 0.0700 | 0.0700 | 0.0700 | 0.1400 | 0.1400 | 0.1400 | 0.4000 | 0.4000 | 0.8000 | 0.8000  | 
|------------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Spacing (hard)               | 0.0650 | 0.0700 | 0.0700 | 0.1400 | 0.1400 | 0.1400 | 1.2000 | 1.2000 | 0.8000 | 0.8000  | 
|------------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Wire spacing to              | wire   | wire   | wire   | wire   | wire   | wire   | wire   | wire   | wire   | wire    | 
|------------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Via  spacing to              |        |        |        |        |        |        |        |        |        |         | 
|------------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Spacing threshold (angstrom) | 20000  | 20000  | 20000  | 20000  | 20000  | 20000  | 20000  | 20000  | 20000  | 20000   | 
|------------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Use layer                    | 0      | 0      | 0      | 0      | 0      | 0      | 1      | 1      | 0      | 0       | 
|------------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Single vias                  | 0      | 3      | 0      | 3      | 3      | 0      | 3      | 0      | 0      |         | 
|------------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Multi  vias                  | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      |         | 
---------------------------------------------------------------------------------------------------------------------------


Nitro-SoC> # set_rcd_models -stage pre_cts
Nitro-SoC> # config_shell -echo false
#################################################################################################################
INFO: Resetting the config_extraction to default.
#################################################################################################################
Setting the Parasitic and Delay models for a (Full GR) -OR- (DR+GR mix) Extraction & Timing...

Parasitic models:
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Predictive     | Predictive     | 
|--------------+----------------+----------------|
| Detail Route | Predictive     | Predictive     | 
--------------------------------------------------


Delay models:
------------------------------
| Name  | Model | Base Model | 
|-------+-------+------------|
| Data  | fast  | voltage    | 
|-------+-------+------------|
| Clock | fast  | voltage    | 
------------------------------


Nitro-SoC> # fk_msg -type info Reading configs from scr/config.tcl
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
NRF info: Reading configs from scr/config.tcl
Nitro-SoC> # config_shell -echo false
warning EXTR600: Extraction configuration 'search_distance_multiple' value is changed from '6' to '15'.
warning EXTR600: Extraction configuration 'use_thickness_variation_for_res' value is changed from 'false' to 'true'.
warning EXTR600: Extraction configuration 'coupling_abs_threshold' value is changed from '3' to '0.1'.
warning EXTR600: Extraction configuration 'coupling_rel_threshold' value is changed from '0.03' to '1'.
info UI33: performed source of scr/config.tcl for 0 sec (CPU time: 0 sec; MEM: RSS - 300M, CVMEM - 1721M, PVMEM - 1992M)
Nitro-SoC> # config_optimize -allow_reroute true -nondef_rule "" 
Nitro-SoC> # config_timing -disable_clock_gating_checks false
Nitro-SoC> # config_clockdata_optimize -name hold_corners -value corner_0_0
Nitro-SoC> # config_flows -preserve_rcd true
Nitro-SoC> # config_shell -echo false
Nitro-SoC> # set_max_length -length_threshold $MGC_maxLengthParam 
Nitro-SoC> # report_max_length
Nitro-SoC> # fk_msg "Max Length Set to [report_max_length]"
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
NRF info: Max Length Set to 10000000
Nitro-SoC> # config_shell -echo false
NRF info: Setting max transition constraint as 0.2 of clock period
info TA_CMDS6300: Running Multi-Core Timing Analysis using 2 CPUs.
info EXTR538: The corner corner_0_0 check passed!
info EXTR540: The extraction technology check passed!
info UI33: performed update timing for 1 sec (CPU time: 2 sec; MEM: RSS - 358M, CVMEM - 1721M, PVMEM - 1992M)
NRF info: Setting max tran in mode new_mode on clock vsysclk_new_mode (period - 6000 ps) data paths to 1200.0 ps.
Nitro-SoC> # fk_msg -type warning Please provide SAIF file when running low power flow. Power analysis will be inaccurate otherwise.
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
NRF warning: Please provide SAIF file when running low power flow. Power analysis will be inaccurate otherwise.
Nitro-SoC> # fk_msg -type warning MGC_cts_repeater_pruning_objective is not defined. Setting it to default value 'delay'. Please review/update flow_variables.tcl to latest version.
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
NRF warning: MGC_cts_repeater_pruning_objective is not defined. Setting it to default value 'delay'. Please review/update flow_variables.tcl to latest version.
Nitro-SoC> # config_cts -corner corner_0_0 -min_route_layer metal7 -max_route_layer metal8 -max_transition 0.25n -max_leaf_transition 0.25n -max_skew 0.2n -max_length 400u -enable_port_clock_leaves false
Nitro-SoC> # config_cts -use_inverters false -buffers CLKBUF_* -inverters 
Nitro-SoC> # config_shell -echo false
lib_cell              ideal_transition (n)   in corner corner_0_0
CLKBUF_X3             0.2310                
CLKBUF_X2             0.2460                
CLKBUF_X1             0.2480                
info UI33: performed Get informations about the repeaters used in CTS for 0 sec (CPU time: 0 sec; MEM: RSS - 358M, CVMEM - 1721M, PVMEM - 1992M)
info UI33: performed report_clock for 0 sec (CPU time: 0 sec; MEM: RSS - 358M, CVMEM - 1721M, PVMEM - 1992M)
NRF info: Collecting Ideal Clock Transition data...
NRF info: Analyzing Ideal Clock Transition data...
NRF info: 	"CTS Repeaters" mode: true
NRF info: 	Default ideal clock transition: 248.0p
NRF warning: No data for combination Clock:vsysclk_new_mode  Mode:new_mode  Corner:corner_0_0
NRF info: Setting 248.0p default ideal clock transition
Nitro-SoC> # fk_msg Delay, Timing, Parasitic, CRPR Configs Report
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
NRF info: Delay, Timing, Parasitic, CRPR Configs Report
Nitro-SoC> # config_timing -report
-----------------------------------------------------------------------------------------
| Name                                                        | Value      | Default    | 
|-------------------------------------------------------------+------------+------------|
| cpus                                                        | 2          | 4          | 
|-------------------------------------------------------------+------------+------------|
| create_io_path_groups                                       | true       | false      | 
|-------------------------------------------------------------+------------+------------|
| create_clock_check_path_group                               | false      | false      | 
|-------------------------------------------------------------+------------+------------|
| derate_annotated_delays                                     | true       | true       | 
|-------------------------------------------------------------+------------+------------|
| disable_auto_clock_gating_checks                            | false      | false      | 
|-------------------------------------------------------------+------------+------------|
| disable_case_analysis                                       | false      | false      | 
|-------------------------------------------------------------+------------+------------|
| disable_clock_gating_checks                                 | false      | false      | 
|-------------------------------------------------------------+------------+------------|
| disable_recovery_removal_checks                             | false      | false      | 
|-------------------------------------------------------------+------------+------------|
| disable_seq_case_analysis                                   | true       | true       | 
|-------------------------------------------------------------+------------+------------|
| enable_clock_gating_propagate                               | true       | true       | 
|-------------------------------------------------------------+------------+------------|
| early_launch_at_borrowing_latches                           | false      | true       | 
|-------------------------------------------------------------+------------+------------|
| enable_default_for_cond_arcs                                | true       | true       | 
|-------------------------------------------------------------+------------+------------|
| enable_default_input_delays                                 | false      | true       | 
|-------------------------------------------------------------+------------+------------|
| enable_non_unate_clock_paths                                | true       | true       | 
|-------------------------------------------------------------+------------+------------|
| enable_path_segmentation                                    | true       | true       | 
|-------------------------------------------------------------+------------+------------|
| enable_port_clock_leaves                                    | false      | false      | 
|-------------------------------------------------------------+------------+------------|
| enable_preset_clear_arcs                                    | false      | false      | 
|-------------------------------------------------------------+------------+------------|
| enable_setup_independent_hold_checks                        | true       | true       | 
|-------------------------------------------------------------+------------+------------|
| estimated_delays                                            | false      | false      | 
|-------------------------------------------------------------+------------+------------|
| ignore_driving_cell_for_annotated_delays                    | true       | true       | 
|-------------------------------------------------------------+------------+------------|
| sdf_includes_si_delays                                      | false      | false      | 
|-------------------------------------------------------------+------------+------------|
| report_unconstrained_path                                   | false      | false      | 
|-------------------------------------------------------------+------------+------------|
| use_si_slew_for_max_transition                              | false      | false      | 
|-------------------------------------------------------------+------------+------------|
| zero_rc_delays                                              | false      | false      | 
|-------------------------------------------------------------+------------+------------|
| ignore_driving_cell_for_clock_ports                         | false      | false      | 
|-------------------------------------------------------------+------------+------------|
| use_annotated_cts_offsets                                   | false      | false      | 
|-------------------------------------------------------------+------------+------------|
| enable_skew_estimation                                      | false      | false      | 
|-------------------------------------------------------------+------------+------------|
| valid_skew_estimation                                       | false      | false      | 
|-------------------------------------------------------------+------------+------------|
| enable_ideal_clock_data_tags                                | true       | true       | 
|-------------------------------------------------------------+------------+------------|
| enable_clock_propagation_through_three_state_enable_pins    | false      | false      | 
|-------------------------------------------------------------+------------+------------|
| disable_sequential_generation_of_waveform_preserving_clocks | false      | false      | 
|-------------------------------------------------------------+------------+------------|
| capacitance_violation_threshold                             | 0          | -2         | 
|-------------------------------------------------------------+------------+------------|
| derate_output_delay                                         | false      | false      | 
|-------------------------------------------------------------+------------+------------|
| additive_regular_ocv_for_advanced_ocv                       | false      | false      | 
|-------------------------------------------------------------+------------+------------|
| clock_source_use_driver_arc                                 | true       | true       | 
|-------------------------------------------------------------+------------+------------|
| use_pin_specific_clock_latency_and_propagation              | true       | true       | 
|-------------------------------------------------------------+------------+------------|
| sdf_is_derated                                              | false      | false      | 
|-------------------------------------------------------------+------------+------------|
| use_worst_constraint_from_all_slew_permutations             | true       | true       | 
|-------------------------------------------------------------+------------+------------|
| use_worst_of_early_and_late_libs_constraint                 | true       | true       | 
|-------------------------------------------------------------+------------+------------|
| clock_enable_separate_rise_fall_pin_capacitance             | false      | false      | 
|-------------------------------------------------------------+------------+------------|
| data_enable_separate_rise_fall_pin_capacitance              | false      | false      | 
|-------------------------------------------------------------+------------+------------|
| timing_slew_propagation_mode                                | worst_slew | worst_slew | 
|-------------------------------------------------------------+------------+------------|
| gclock_source_network_num_master_registers                  | 1000000    | 1000000    | 
|-------------------------------------------------------------+------------+------------|
| alpine_timing_mode                                          | -1         | -1         | 
|-------------------------------------------------------------+------------+------------|
| parametric_ocv                                              | false      | false      | 
|-------------------------------------------------------------+------------+------------|
| parametric_ocv_corner_sigma                                 | 3          | 3          | 
|-------------------------------------------------------------+------------+------------|
| enforce_explicit_library_association_to_corners             | false      | false      | 
|-------------------------------------------------------------+------------+------------|
| enable_slew_variation                                       | true       | true       | 
|-------------------------------------------------------------+------------+------------|
| low_geometry                                                | false      | false      | 
|-------------------------------------------------------------+------------+------------|
| precise_waveform_analysis                                   | false      | false      | 
-----------------------------------------------------------------------------------------


Nitro-SoC> # config_extraction -report
------------------------------------------------------------------------
| Name                                     | Value       | Default     | 
|------------------------------------------+-------------+-------------|
| max_segment_length                       | 1000000     | 1000000     | 
|------------------------------------------+-------------+-------------|
| virtual_max_segment_length               | 200000      | 200000      | 
|------------------------------------------+-------------+-------------|
| min_segment_resistance                   | 0           | 0           | 
|------------------------------------------+-------------+-------------|
| shrink_factor                            | 1           | 1           | 
|------------------------------------------+-------------+-------------|
| use_thickness_variation                  | false       | false       | 
|------------------------------------------+-------------+-------------|
| use_thickness_variation_for_res          | true        | false       | 
|------------------------------------------+-------------+-------------|
| use_thickness_variation_for_cap          | false       | false       | 
|------------------------------------------+-------------+-------------|
| coupling_abs_threshold                   | 0.1         | 3           | 
|------------------------------------------+-------------+-------------|
| coupling_rel_threshold                   | 1           | 0.03        | 
|------------------------------------------+-------------+-------------|
| coupling_avg_threshold                   | 3.40282e+38 | 3.40282e+38 | 
|------------------------------------------+-------------+-------------|
| persistent_internal_parasitic_extraction | true        | true        | 
|------------------------------------------+-------------+-------------|
| gr_use_coaxial_shielding_for_clks        | false       | false       | 
|------------------------------------------+-------------+-------------|
| color_awareness                          | no_coloring | no_coloring | 
|------------------------------------------+-------------+-------------|
| ideal_net_cap                            | 10          | 10          | 
|------------------------------------------+-------------+-------------|
| skip_tcs_for_resistance                  | false       | false       | 
|------------------------------------------+-------------+-------------|
| use_new_extractor                        | false       | false       | 
|------------------------------------------+-------------+-------------|
| break_shorts                             | false       | false       | 
------------------------------------------------------------------------


Nitro-SoC> # report_delay_model
------------------------------
| Name  | Model | Base Model | 
|-------+-------+------------|
| Data  | fast  | voltage    | 
|-------+-------+------------|
| Clock | fast  | voltage    | 
------------------------------


Nitro-SoC> # report_parasitic_model
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Predictive     | Predictive     | 
|--------------+----------------+----------------|
| Detail Route | Predictive     | Predictive     | 
--------------------------------------------------


Nitro-SoC> # set_crpr_spec -report
------------------------------------------------------------
| Name                   | Value          | Default        | 
|------------------------+----------------+----------------|
| transition             | any_transition | any_transition | 
|------------------------+----------------+----------------|
| xtalk_cycle            | zero_cycle     | zero_cycle     | 
|------------------------+----------------+----------------|
| setup_slack_cutoff     | 100            | 100            | 
|------------------------+----------------+----------------|
| hold_slack_cutoff      | 100            | 100            | 
|------------------------+----------------+----------------|
| stage_threshold        | 0              | 0              | 
|------------------------+----------------+----------------|
| method                 | margin_based   | margin_based   | 
|------------------------+----------------+----------------|
| trim_effort            | none           | none           | 
|------------------------+----------------+----------------|
| crpr_backward_grouping | false          | false          | 
|------------------------+----------------+----------------|
| crpr_min_threshold     | 20             | 20             | 
|------------------------+----------------+----------------|
| crpr_max_threshold     | 20             | 20             | 
------------------------------------------------------------


Nitro-SoC> # source nrf_customization.tcl
info UI33: performed source of nrf_customization.tcl for 0 sec (CPU time: 0 sec; MEM: RSS - 358M, CVMEM - 1721M, PVMEM - 1992M)
Nitro-SoC> # run_place_timing -effort $MGC_flow_effort  -skip_precondition $MGC_skip_precondition -messages verbose 
Nitro-SoC> # create_property -name rpt_flow_args -object_type root -storage sparse -data_type string -hidden true -persistent true -init false >> /dev/null
Nitro-SoC> # get_root
Nitro-SoC> # set_property -name rpt_flow_args -object root -value {2 effort medium} {6 messages verbose} {11 skip_preconditioning true}
Nitro-SoC> # config_flows -action is_user_defined -optimize_layers
Nitro-SoC> # config_shell -echo false
Nitro-SoC> # get_config -name process -param node
Nitro-SoC> # config_application -cpus 4


info RPT: Running run_place_timing with the following parameters
incremental        : false
flow               : ipo
effort             : medium
preconditioning    : skipped
reorder_scan       : true
iplace_max_util    : 70
area_opt           : false
tns_local_opt      : false
optimize_layers    : false
cpus               : 4
messages           : verbose
Nitro-SoC> # config_shell -echo_script false
info RPT: 4 threads will be used by run_place_timing
Nitro-SoC> # config_shell -echo_script false
Nitro-SoC> # get_top_partition
info RPT: design variable does not exist, using top_partition wallace_tree
Nitro-SoC> # config_shell -echo_script false
Nitro-SoC> # config_shell -echo_script false
info RPT: Init started Wed Jan 04 05:23:15 EET 2023

info RPT: Running init
Nitro-SoC> # config_place_timing -category user_defined
----------------------------------------------------------------------------------------------------------------------------------------------------------
|                                                   Current Parameter Values for 'config_place_timing'                                                   |
|------------------+-----------------------------------------------------------+---------+---------+----------+------------+-----------------------------|
| Name             | Description                                               | Value   | Default | Modified | Value_type | Enum                        | 
|------------------+-----------------------------------------------------------+---------+---------+----------+------------+-----------------------------|
| messages         | Verbosity of placer output: debug, normal, quiet, verbose | verbose | normal  | true     | N/A        | debug normal quiet verbose  | 
|------------------+-----------------------------------------------------------+---------+---------+----------+------------+-----------------------------|
| low_power_effort | Effort for power: high, low, medium, none                 | low     | none    | true     | N/A        | high low medium none        | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


Nitro-SoC> # config_place_detail -category user_defined
--------------------------------------------------------------------------------------------------------------------
|                             User-Defined Parameter Values for 'config_place_detail'                              |
|-------------------+-------------------------------------------------------------+-------+---------+--------------|
| Name              | Description                                                 | Value | Default | User Defined | 
|-------------------+-------------------------------------------------------------+-------+---------+--------------|
| min_filler_space* | If 2 adjacent cells are on the same row and do not abut,    | 1     | 1       | true         | 
|                   | the gap between them must be more than or equal this value. |       |         |              | 
|                   | The unit is site. The valid values are 1, 2, 3, or 4.       |       |         |              | 
--------------------------------------------------------------------------------------------------------------------


Nitro-SoC> # config_route_global -category user_defined

No User-Defined Parameters are Set for 'config_route_global'

Nitro-SoC> # config_place_timing -name low_power_effort
info RPT: Flow is adjusted for LOW-POWER
Nitro-SoC> # config_place_timing -name enable_remap_optimization
Nitro-SoC> # config_place_timing -name enable_remap_optimization
Nitro-SoC> # config_place_timing -name pass2_optimization_effort
Nitro-SoC> # config_place_timing -name turbo2
Nitro-SoC> # config_place_timing -name congestion_effort
info RPT: IPO: Congestion effort is set to low
Nitro-SoC> # config_cell_density_map_colors -ignore_bloats false
Nitro-SoC> # config_place_timing -name combined_multi_objective
Nitro-SoC> # config_place_timing -name combined_multi_objective
Nitro-SoC> # get_root
Nitro-SoC> # get_property -name mxdb.design_state.netlist -object root
Nitro-SoC> # config_prects_corners -mode set
Nitro-SoC> # config_shell -echo false
Nitro-SoC> # report_analysis_corner
--------------------------------------------------------------------------------------------------------------------------------------------------------------
| Corner     | Enable | Setup | Hold  | CRPR       | SI   | Power   | EM   | Voltage Drop | DRC        | Process                    | RC Temp | Scale Factor | 
|------------+--------+-------+-------+------------+------+---------+------+--------------+------------+----------------------------+---------+--------------|
| slow       | false  | true  | false | setup_hold | none | leakage | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+------+---------+------+--------------+------------+----------------------------+---------+--------------|
| fast       | false  | false | false | setup_hold | none | leakage | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+------+---------+------+--------------+------------+----------------------------+---------+--------------|
| corner_0_0 | true   | true  | false | setup_hold | none | none    | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
--------------------------------------------------------------------------------------------------------------------------------------------------------------


Nitro-SoC> # config_nitro_flow -name power_corner
Nitro-SoC> # get_config -name ref_flows/power_corner
Nitro-SoC> # fk_msg -set_prompt NRF
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name flow_msg_prompt -value NRF -descr Flow prefix - will appear in all messages printed by flow_msg -quiet
Nitro-SoC> # config_shell -echo false
Nitro-SoC> # config_shell -ignore_errors false
Nitro-SoC> # config_shell -max_output_line_len 2048
Nitro-SoC> # config_clock_timing -name dont_prune_corners -value corner_0_0
Nitro-SoC> # config_place_timing -name low_power_effort
Nitro-SoC> # fk_msg -type info Power effort is low. Enabling corner corner_0_0 for leakage and dynamic power.
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
NRF info: Power effort is low. Enabling corner corner_0_0 for leakage and dynamic power.
Nitro-SoC> # set_analysis_corner -corner corner_0_0 -enable true -setup true -power all
Nitro-SoC> # config_nitro_flow -name leakage_corner
Nitro-SoC> # get_config -name ref_flows/leakage_corner
Nitro-SoC> # fk_msg -set_prompt NRF
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name flow_msg_prompt -value NRF -descr Flow prefix - will appear in all messages printed by flow_msg -quiet
Nitro-SoC> # config_shell -echo false
Nitro-SoC> # config_shell -ignore_errors false
Nitro-SoC> # config_shell -max_output_line_len 2048
Nitro-SoC> # report_analysis_corner
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Corner     | Enable | Setup | Hold  | CRPR       | SI   | Power            | EM   | Voltage Drop | DRC        | Process                    | RC Temp | Scale Factor | 
|------------+--------+-------+-------+------------+------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| slow       | false  | true  | false | setup_hold | none | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| fast       | false  | false | false | setup_hold | none | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| corner_0_0 | true   | true  | false | setup_hold | none | leakage, dynamic | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------


Nitro-SoC> # config_timing -create_io_path_groups true
Nitro-SoC> # config_shell -echo false
info RPT: Saving properties of path groups
info TA_CMDS6300: Running Multi-Core Timing Analysis using 4 CPUs.
Nitro-SoC> # config_timing -estimated_delay false
info RPT: Preserving rcd models settings (set before invoking the flow using set_rcd_models)
Nitro-SoC> # config_shell -echo false
Nitro-SoC> # config_shell -echo false
Nitro-SoC> # config_place_detail -name follow_drc_for
Nitro-SoC> # check_floorplan -check row_orient_vs_pg_rails
info CHK10: Checking floorplan...
----------------------------------------------------------------------------------------------
|                                      Floorplan Errors                                      |
|------------------------+-------+--------+--------------------------------------------------|
| Name                   | Count | Status | Description                                      | 
|------------------------+-------+--------+--------------------------------------------------|
| row_orient_vs_pg_rails | 0     | Passed | The row orientation does not match the PG rails. | 
----------------------------------------------------------------------------------------------


info UI33: performed floorplan checks for 0 sec (CPU time: 0 sec; MEM: RSS - 458M, CVMEM - 1782M, PVMEM - 1992M)
Nitro-SoC> # get_objects -type error -filter @name==row_orient_vs_pg_rails
Nitro-SoC> # factorize_pin_offsets -monitor true
Monitoring of offsets is now enabled
info UI33: performed cts pin offset factorize for 0 sec (CPU time: 0 sec; MEM: RSS - 458M, CVMEM - 1782M, PVMEM - 1992M)
Nitro-SoC> # config_place_timing -name clock_tree_uncertainty_estimation
Nitro-SoC> # config_shell -echo_script false
Nitro-SoC> # config_shell -echo false
info RPT: init complete
Nitro-SoC> # config_shell -echo_script false
info RPT: Seed placement started Wed Jan 04 05:23:15 EET 2023

info RPT: Running seed
Nitro-SoC> # redirect -variable report_delay_model -commands report_delay_model
------------------------------
| Name  | Model | Base Model | 
|-------+-------+------------|
| Data  | fast  | voltage    | 
|-------+-------+------------|
| Clock | fast  | voltage    | 
------------------------------


info RPT: Setting input delay model base model for data to voltage
info RPT: Setting input delay model base model for clock to voltage
info RPT: Delay model base model already set to nldm
Nitro-SoC> # config_place_timing -name soft_max_timer_use_plx_for_const_net_wire_cap -value true
info RPT: Running preplace
Nitro-SoC> # config_scan_chains -enable false
Nitro-SoC> # get_objects scan_spec
Nitro-SoC> # config_scan_chains -enable true
warning RPT-SCAN_SPEC_CHECK: Scan spec was not found. Scan chains will be preserved

Nitro-SoC> # remove_routing -route_type detail_route -net_type clock signal
Nitro-SoC> # config_place_timing -name low_power_effort
Nitro-SoC> # ipo_vt_expert -create
info UI32: performing ipo vt expert  (started at Wed Jan 4 05:23:16 2023)
info IPO: Collecting all lib cells
info IPO: Selected 128 lib cells
info IPO: Using corner_0_0 for leakage power estimation
info IPO: Reference lib cell is XOR2_X2 with leakage power 7.25935e-05
info IPO: Using leakage times driver resistance product normalized by pin count for classification
info IPO: Total number of points is 125 with log-value ranging from -1.6367 to 0.48801
info IPO: Average density of points is 58.8316
info IPO: Number of unclassified lib cells is 3
info IPO: Unsupervised clustering: Agglomerative clustering by value and size
info IPO: Proximity clustering with contrast factor 2
info IPO: Difference in values of neighboring points is ranging from 5.45445e-05 to 0.15654
info IPO: Max contrast factor is 64.4536
info IPO: Using contrast factor 2. Value range for repeaters is 0.301161. Threshold difference is 0.00485744
info IPO: Target number of clusters is 1000
info IPO: Number of remaining clusters is 66
info IPO: Total 66 groups. The smallest has 1 members and the largest has 12
info IPO: Satisfy repeater inclusion requirement for bottom groups 
info IPO: Total 34 groups. The smallest has 1 members and the largest has 48
info IPO: Satisfy min separation constraint of 1
info IPO: Total 4 groups. The smallest has 1 members and the largest has 74
info IPO: Marge smallest clusters with contrast factor 2
info IPO: Number of remaining groups 4, Average group size is 31.25. Group size threshold is 15.625
info IPO: Number of remaining groups 3, Average group size is 41.6667. Group size threshold is 20.8333
info IPO: Number of remaining groups 2, Average group size is 62.5. Group size threshold is 31.25
info IPO: Total 2 groups. The smallest has 48 members and the largest has 77
info IPO: Created 2 leakage groups
info IPO: Cluster#0 (0, 47) has 48 elements.
info IPO: Cluster#1 (48, 124) has 77 elements.
info IPO: Leakage density threshold  0<->1 is 2.74523e-05
info IPO: Created VT class 0 with 48 elements
info IPO: Created VT class 1 with 77 elements
info UI33: performed ipo vt expert for 0 sec (CPU time: 0 sec; MEM: RSS - 457M, CVMEM - 1812M, PVMEM - 1992M)
Nitro-SoC> # config_nitro_flow -name enable_leakage_control -value true
Nitro-SoC> # set_config -name ref_flows/enable_leakage_control -value true
info RPT: Pre-conditioning mode is 'none' 
info RPT: No netlist pre-conditioning
info RPT: preplace complete
info RPT: Running seedplace
Nitro-SoC> # get_objects root
Nitro-SoC> # set_property -name auto_ideal_fanout_threshold -val 128 root
info if you would like to re-evaluate any 'auto_ideal' properties, use the 'update_property' command.
Nitro-SoC> # update_property -name is_auto_ideal -object_type net
Nitro-SoC> # config_shell -echo_script false
info RPT: LCP: Found no large cells in this design.
Nitro-SoC> # config_place_timing -name congestion_effort -reset
info RPT: Seed placement mode is 'ipo' 
Nitro-SoC> # unplace_objects -cell_types std_cells -skip_physical true
Unplaced 8654 cell(s) (out of 8654 cell(s)) in partition wallace_tree
info RPT: SeedPlaceIpo
Nitro-SoC> # get_objects root
Nitro-SoC> # get_property -name auto_ideal_fanout_threshold root
Nitro-SoC> # config_place_timing -name fanout_limit
Nitro-SoC> # get_objects root
Nitro-SoC> # set_property -name auto_ideal_fanout_threshold -value 1024 root
Nitro-SoC> # update_property -name is_auto_ideal -object_type net
Nitro-SoC> # config_shell -echo_script false
info running report region utilization in global placement context: 
    - utilization = (mobile_cell_area/(row_area - obstruction_area)).
    - obstruction area include hard and soft blockages, fixed std cells, fixed macros and pads.
    - by default, cell area include all bloats associated with the cells. 


info  report_region_utilization is restricted to regions with property member_hard set to TRUE. 
Report 'temp': Region Utilization Report
Generated on Wed Jan 4 05:23:16 2023
  
--------------------------------------------------------------------------------------------------------------------------------
|                                                  Report Region Utilization                                                   |
|---+------------------+----+-----+-----------+----------------+--------------+-----------------------+------------------------|
|   | Partition/Region | MH | NMH | Cell Area | Placeable Area | Useable Area | Placer Utilization(%) | Silicon Utilization(%) | 
|---+------------------+----+-----+-----------+----------------+--------------+-----------------------+------------------------|
| 0 | wallace_tree     | -  | -   | 10948.3   | 21246          | 10948.3      | 51.5312               | 49.8                   | 
--------------------------------------------------------------------------------------------------------------------------------


info UI33: performed report region utilization for 0 sec (CPU time: 0 sec; MEM: RSS - 458M, CVMEM - 1812M, PVMEM - 1992M)
Nitro-SoC> # config_place_timing -name max_utilization -value 55
Nitro-SoC> # place_timing -effort none
info place_timing meta-config "turbo_spread" automatically DISABLED for this run.
place_timing thread pool created with 4 cores.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|                                                                     Current Parameter Values for 'config_place_timing'                                                                      |
|-----------------------------------------------+-------------------------------------------------------------+-----------+-------------+----------+------------+-----------------------------|
| Name                                          | Description                                                 | Value     | Default     | Modified | Value_type | Enum                        | 
|-----------------------------------------------+-------------------------------------------------------------+-----------+-------------+----------+------------+-----------------------------|
| max_utilization                               | Max cell utilization for placement in percent               | 55.000000 | -100.000000 | true     | N/A        |                             | 
|-----------------------------------------------+-------------------------------------------------------------+-----------+-------------+----------+------------+-----------------------------|
| messages                                      | Verbosity of placer output: debug, normal, quiet, verbose   | verbose   | normal      | true     | N/A        | debug normal quiet verbose  | 
|-----------------------------------------------+-------------------------------------------------------------+-----------+-------------+----------+------------+-----------------------------|
| low_power_effort                              | Effort for power: high, low, medium, none                   | low       | none        | true     | N/A        | high low medium none        | 
|-----------------------------------------------+-------------------------------------------------------------+-----------+-------------+----------+------------+-----------------------------|
| do_large_cell_halo_policy                     | implement large cell halo                                   | false     | false       | true     | N/A        |                             | 
|-----------------------------------------------+-------------------------------------------------------------+-----------+-------------+----------+------------+-----------------------------|
| soft_max_timer_use_plx_for_const_net_wire_cap | Soft max timer will use plx version of wire cap, for const  | true      | false       | true     | N/A        |                             | 
|                                               | nets only, in order to avoid nondeterminism associated with |           |             |          |            |                             | 
|                                               | ta version of wire cap                                      |           |             |          |            |                             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------


PLX-INFO: Verbosity is verbose
PLX-INFO: Formulation is TURBO_WL_SPREAD (turbo)
PLX-INFO: Maximum utilization is 55%
info CHK10: Checking technology...
info CHK10: Checking placement...
info CHK10: Checking routing...
PLX-INFO: Found 0 cells with is_fixed_origin() true. 0 of these cells were not fixed. These have been made fixed for the duration of global placement.
PLX-INFO: Removing route channels
PLX-INFO: Cell bloat attributes have been reset
PLX-INFO: Evaluating region utilizations.
info  report_region_utilization is restricted to regions with property member_hard set to TRUE. 
info UI30: performing global placement on partition wallace_tree (started at Wed Jan 4 05:23:16 2023)
info PLC1: Partition rectangle for wallace_tree: 0 0 1.4801e+06 1.484e+06
Row and Site Statistics:
-----------------------------------------------------------------------------------------------------------
| Site                             | Row Count | Site Count | Placed Cells | Fixed Cells | Unplaced Cells | 
|----------------------------------+-----------+------------+--------------+-------------+----------------|
| FreePDK45_38x28_10R_NP_162NW_34O | 104       | 79872      | 0            | 0           | 8654           | 
-----------------------------------------------------------------------------------------------------------


info PLC:  This design has one basic site.
info PLC: Basic site: FreePDK45_38x28_10R_NP_162NW_34O, height (A) = 14000
info PLC4: Standard cell height: 14000
info PLC5: Placement Row box: 10000 10000 1.4692e+06 1.466e+06
info PLC5: Placement Row-cut box: 10000 10000 1.4692e+06 1.466e+06
info PLC6: Number of rows: 104
info info PLC: Filling plane with row info for site FreePDK45_38x28_10R_NP_162NW_34O, height = 14000

info Layer rule technology data:
----------------------------------------------------------
|  | Name    | Dir | Pitch | Width | Spacing | SchTracks | 
|--+---------+-----+-------+-------+---------+-----------|
|  | metal1  | H   | 1400  | 700   | 650     | 10        | 
|--+---------+-----+-------+-------+---------+-----------|
|  | metal2  | V   | 1900  | 700   | 700     | 7         | 
|--+---------+-----+-------+-------+---------+-----------|
|  | metal3  | H   | 1400  | 700   | 700     | 10        | 
|--+---------+-----+-------+-------+---------+-----------|
|  | metal4  | V   | 2800  | 1400  | 1400    | 5         | 
|--+---------+-----+-------+-------+---------+-----------|
|  | metal5  | H   | 2800  | 1400  | 1400    | 5         | 
|--+---------+-----+-------+-------+---------+-----------|
|  | metal6  | V   | 2800  | 1400  | 1400    | 5         | 
|--+---------+-----+-------+-------+---------+-----------|
|  | metal7  | H   | 8000  | 4000  | 4000    | 1         | 
|--+---------+-----+-------+-------+---------+-----------|
|  | metal8  | V   | 8000  | 4000  | 4000    | 1         | 
|--+---------+-----+-------+-------+---------+-----------|
|  | metal9  | H   | 16000 | 8000  | 8000    | 0         | 
|--+---------+-----+-------+-------+---------+-----------|
|  | metal10 | V   | 16000 | 8000  | 8000    | 0         | 
----------------------------------------------------------


info PLC23: Site FreePDK45_38x28_10R_NP_162NW_34O: rectangle 10000 10000 1.4692e+06 1.466e+06
info Number of regions: 1
info Region specification is acceptable
info Perimeter_Ratio_Time:  [ 0h:0m:0s ]
info Boundary-poly perimeter ratio to bbox perimeter: 
    0             PLC-REGION  :  1

info PLC: Creating region constraints ... 
PLC: Regionless design0
info PLC: Filling plane with row info for site FreePDK45_38x28_10R_NP_162NW_34O, height = 14000

INFO: computing region placeable area centroids.
info =================================================================================
info PLACING CELLS using 4 cores  for 8654 cells.
info PLX: 100%
info PLX: WMetric=145.820542 #=17 RunTime=0 
info PLX: WMetric=133.408270 #=30 RunTime=0 
info PLX: WMetric=121.564882 #=49 RunTime=0 
info PLX: WMetric=110.647868 #=74 RunTime=0 
info PLX: WMetric=106.146687 #=85 RunTime=0 
info PLX: WMetric=102.710544 #=97 RunTime=0 
info =================================================================================
info =================================================================================
info PLACING CELLS using 4 cores  for 1935 cells.
info PLX: FGS (   1.0,   1.0, 1.0) SMetric=0.793 WMetric=184.5 #=608 RunTime=0 Mem=[ 2G 131M]
info PLX: FGS (   2.0,   2.0, 1.0) SMetric=0.222 WMetric=244.1 #=961 RunTime=0 Mem=[ 2G 131M]
info PLX: FGS (   4.0,   4.0, 1.0) SMetric=0.169 WMetric=247.3 #=1195 RunTime=0 Mem=[ 2G 131M]
info PLX: FGS (   8.0,   8.0, 1.0) SMetric=0.229 WMetric=222.7 #=1312 RunTime=0 Mem=[ 2G 131M]
info PLX: FGS (  16.0,  16.0, 1.0) SMetric=0.487 WMetric=188.9 #=1494 RunTime=1 Mem=[ 2G 131M]
info PLX: FGS (  18.0,  32.0, 1.0) SMetric=0.482 WMetric=171.8 #=1675 RunTime=1 Mem=[ 2G 131M]
info PLX: FGS (  18.0,  32.0, 2.0) SMetric=0.463 WMetric=155.0 #=1884 RunTime=1 Mem=[ 2G 131M]
info PLX: FGS (  18.0,  32.0, 2.0) SMetric=0.456 WMetric=160.3 #=1912 RunTime=1 Mem=[ 2G 131M]
info PLX: FGS (  18.0,  32.0, 2.0) SMetric=0.343 WMetric=170.4 #=1937 RunTime=1 Mem=[ 2G 131M]
info PLX: FGS (  18.0,  32.0, 2.0) SMetric=0.372 WMetric=183.4 #=1951 RunTime=1 Mem=[ 2G 131M]
info PLX: FGS (  18.0,  32.0, 2.0) SMetric=0.416 WMetric=204.4 #=1985 RunTime=1 Mem=[ 2G 131M]
100%
info =================================================================================
info =================================================================================
info PLACING CELLS using 4 cores  for 1935 cells.
info PLX: 100%
info PLX: FGS (  15.0,  17.0, 2.0) SMetric=0.516 WMetric=198.6 #=34 RunTime=0 Mem=[ 2G 131M]
info PLX: FGS (   8.0,   8.0, 2.0) SMetric=0.642 WMetric=205.1 #=96 RunTime=0 Mem=[ 2G 131M]
info PLX: FGS (   4.0,   4.0, 2.0) SMetric=0.412 WMetric=220.1 #=154 RunTime=0 Mem=[ 2G 131M]
info PLX: FGS (   2.0,   2.0, 2.0) SMetric=0.355 WMetric=226.4 #=257 RunTime=0 Mem=[ 2G 131M]
info PLX: FGS (   2.0,   2.0, 1.0) SMetric=0.133 WMetric=236.6 #=373 RunTime=0 Mem=[ 2G 131M]
info UNBLOATED SPREAD RMS ON 2x2  = 1.513730e-01
info =================================================================================
info =================================================================================
info PLACING CELLS using 4 cores  for 3161 cells.
info PLX: 100%
info PLX: FGS (  16.0,  16.0, 2.0) SMetric=0.586 WMetric=232.1 #=36 RunTime=0 Mem=[ 2G 131M]
info PLX: FGS (   8.0,   8.0, 2.0) SMetric=0.552 WMetric=238.4 #=80 RunTime=0 Mem=[ 2G 131M]
info PLX: FGS (   4.0,   4.0, 2.0) SMetric=0.446 WMetric=251.8 #=116 RunTime=0 Mem=[ 2G 131M]
info PLX: FGS (   2.0,   2.0, 2.0) SMetric=0.411 WMetric=259.5 #=195 RunTime=0 Mem=[ 2G 131M]
info PLX: FGS (   1.0,   1.0, 2.0) SMetric=0.281 WMetric=273.2 #=289 RunTime=0 Mem=[ 2G 131M]
info PLX: FGS (   1.0,   1.0, 1.0) SMetric=0.122 WMetric=284.3 #=408 RunTime=0 Mem=[ 2G 131M]
info UNBLOATED SPREAD RMS ON 2x2  = 8.907774e-02
info =================================================================================
info =================================================================================
info PLACING CELLS using 4 cores  for 8654 cells.
info PLX: 100%
info PLX: FGS (  30.0,  32.0, 2.0) SMetric=0.139 WMetric=312.8 #=27 RunTime=0 Mem=[ 2G 131M]
info PLX: FGS (  16.0,  16.0, 2.0) SMetric=0.520 WMetric=293.8 #=45 RunTime=0 Mem=[ 2G 131M]
info PLX: FGS (   8.0,   8.0, 2.0) SMetric=0.444 WMetric=287.3 #=94 RunTime=0 Mem=[ 2G 131M]
info PLX: FGS (   4.0,   4.0, 2.0) SMetric=0.416 WMetric=290.0 #=133 RunTime=0 Mem=[ 2G 131M]
info PLX: FGS (   2.0,   2.0, 2.0) SMetric=0.408 WMetric=286.4 #=216 RunTime=0 Mem=[ 2G 131M]
info PLX: FGS (   1.0,   1.0, 2.0) SMetric=0.387 WMetric=294.8 #=294 RunTime=0 Mem=[ 2G 131M]
info PLX: FGS (   1.0,   1.0, 1.0) SMetric=0.139 WMetric=302.0 #=476 RunTime=1 Mem=[ 2G 131M]
info UNBLOATED SPREAD RMS ON 2x2  = 9.218129e-02
info =================================================================================
info PLX: Placer total heap increase: [0G:30M:536K]
PLX-INFO: Reset placed state of 0 cells with is_fixed_origin() true to its original value. 
Report 'placement': Placement Report
Generated on Wed Jan 4 05:23:21 2023
  
----------------------------------------------------------------------------
| Placement Bounding Box Statistics [wallace_tree] length units: angstrom  |
|-----------+--------------+----------------+----------------+-------------|
| Pin Count | Average      | Number Of Nets | Total Length   | Deviation   | 
|-----------+--------------+----------------+----------------+-------------|
| All       | 48479.0663   | 8720           | 422737458.0000 | 134876.3632 | 
|-----------+--------------+----------------+----------------+-------------|
| 2         | 25202.5948   | 3253           | 81984041.0000  | 36128.5002  | 
|-----------+--------------+----------------+----------------+-------------|
| 3         | 41773.8073   | 5325           | 222445524.0000 | 51394.3607  | 
|-----------+--------------+----------------+----------------+-------------|
| 4         | 188984.0667  | 30             | 5669522.0000   | 131948.5215 | 
|-----------+--------------+----------------+----------------+-------------|
| 5         | 207528.4000  | 10             | 2075284.0000   | 107928.8346 | 
|-----------+--------------+----------------+----------------+-------------|
| >=6       | 1083951.8333 | 102            | 110563087.0000 | 521648.0840 | 
----------------------------------------------------------------------------


  
Cell Density Map Utilization - 182 objects 
    --- get_objects cell_density_rect -of [get_objects cell_density_map] -fi --->
0   |============ 19
5   |= 3
10  |= 1
15  | 0
20  |= 3
25  |= 2
30  |== 4
35  |== 4
40  |=== 5
45  |== 4
50  |=========== 17
55  |======================================================================= 108
60  |======= 12
65  | 0
70  | 0
75  | 0
80  | 0
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%

info UI33: performed global placement for 5 sec (CPU time: 6 sec; MEM: RSS - 466M, CVMEM - 1812M, PVMEM - 2179M)
Nitro-SoC> # config_place_timing -name max_utilization -value -100.000000
Nitro-SoC> # config_place_timing -name congestion_effort -value low
info RPT: seedplace complete
info RPT: Restoring input delay model base model for data to voltage
Nitro-SoC> # set_delay_model -base_model voltage -data true -clock false
info RPT: Restoring input delay model base model for clock to voltage
Nitro-SoC> # set_delay_model -base_model voltage -data false -clock true
Nitro-SoC> # config_place_timing -name soft_max_timer_use_plx_for_const_net_wire_cap -reset
Nitro-SoC> # config_shell -echo_script false
Nitro-SoC> # config_shell -echo false
info RPT: seed complete
Nitro-SoC> # get_config -name config_auto_learning -param apply_place_locations
Nitro-SoC> # get_config -name config_auto_learning -param apply_setup_slack_margins
Nitro-SoC> # get_config -name config_auto_learning -param apply_density_screens
Nitro-SoC> # config_shell -echo_script false
info RPT: Global placement started Wed Jan 04 05:23:22 EET 2023

info RPT: Running gplace
Nitro-SoC> # redirect -variable report_delay_model -commands report_delay_model
------------------------------
| Name  | Model | Base Model | 
|-------+-------+------------|
| Data  | fast  | voltage    | 
|-------+-------+------------|
| Clock | fast  | voltage    | 
------------------------------


info RPT: Setting input delay model base model for data to voltage
info RPT: Setting input delay model base model for clock to voltage
info RPT: Delay model base model already set to nldm
Nitro-SoC> # config_place_timing -name soft_max_timer_use_plx_for_const_net_wire_cap -value true
Nitro-SoC> # config_place_timing -name congestion_effort -reset
info RPT: Global placement mode is 'ipo' 
info RPT: PlaceIpo
info RPT: IPO: In-place optimization
Nitro-SoC> # config_place_timing -name ipo_target_utilization
Nitro-SoC> # config_shell -echo_script false
info running report region utilization in global placement context: 
    - utilization = (mobile_cell_area/(row_area - obstruction_area)).
    - obstruction area include hard and soft blockages, fixed std cells, fixed macros and pads.
    - by default, cell area include all bloats associated with the cells. 


info  report_region_utilization is restricted to regions with property member_hard set to TRUE. 
Report 'temp': Region Utilization Report
Generated on Wed Jan 4 05:23:22 2023
  
--------------------------------------------------------------------------------------------------------------------------------
|                                                  Report Region Utilization                                                   |
|---+------------------+----+-----+-----------+----------------+--------------+-----------------------+------------------------|
|   | Partition/Region | MH | NMH | Cell Area | Placeable Area | Useable Area | Placer Utilization(%) | Silicon Utilization(%) | 
|---+------------------+----+-----+-----------+----------------+--------------+-----------------------+------------------------|
| 0 | wallace_tree     | -  | -   | 10948.3   | 21246          | 10948.3      | 51.5312               | 49.8                   | 
--------------------------------------------------------------------------------------------------------------------------------


info UI33: performed report region utilization for 0 sec (CPU time: 0 sec; MEM: RSS - 466M, CVMEM - 1812M, PVMEM - 2179M)
Nitro-SoC> # config_place_timing -name ipo_target_utilization
Nitro-SoC> # config_place_timing -name ipo_target_utilization -value 56.68432
info RPT: IPO: Target design utilization is 56.68432 %
Nitro-SoC> # config_place_timing -name ipo_drc_use_placement_regions -value true
info RPT: Running gdrc
Nitro-SoC> # ipo_sweep_drc -max_slew 5000 -max_radius 1000u -max_cap 500 -max_fanout 48
info UI32: performing ipo drc fixing  (started at Wed Jan 4 05:23:22 2023)
Small partition; changing hier depth to 1

info IPO: Procesing high fanout nets
info TA_CMDS6300: Running Multi-Core Timing Analysis using 4 CPUs.
		Added buffers 20
info IPO: Fixing drc
info TA_CMDS6300: Running Multi-Core Timing Analysis using 4 CPUs.
info TA_CMDS6300: Running Multi-Core Timing Analysis using 4 CPUs.
info IPO: Total [0h:0m:0s], cpu [0h:0m:0s], memory [1g:758m:312k] @ TA update
		Sized cells 86
		Moved cells 80
		Added buffers 1
info UI33: performed ipo drc fixing for 0 sec (CPU time: 0 sec; MEM: RSS - 483M, CVMEM - 1782M, PVMEM - 2179M)
info RPT: gdrc complete
Nitro-SoC> # config_place_timing -name ipo_drc_use_placement_regions -reset
Nitro-SoC> # ipo_sweep_boundary
info UI32: performing ipo conditioning of boundary nets  (started at Wed Jan 4 05:23:23 2023)
info TA_CMDS6300: Running Multi-Core Timing Analysis using 4 CPUs.
info UI33: performed ipo conditioning of boundary nets for 0 sec (CPU time: 0 sec; MEM: RSS - 483M, CVMEM - 1782M, PVMEM - 2179M)
Nitro-SoC> # ipo_vr_server -purge true
info UI32: performing setting vr server  (started at Wed Jan 4 05:23:23 2023)
info UI33: performed setting vr server for 0 sec (CPU time: 0 sec; MEM: RSS - 483M, CVMEM - 1782M, PVMEM - 2179M)
Nitro-SoC> # config_shell -echo_script false
info running report region utilization in global placement context: 
    - utilization = (mobile_cell_area/(row_area - obstruction_area)).
    - obstruction area include hard and soft blockages, fixed std cells, fixed macros and pads.
    - by default, cell area include all bloats associated with the cells. 


info  report_region_utilization is restricted to regions with property member_hard set to TRUE. 
Report 'temp': Region Utilization Report
Generated on Wed Jan 4 05:23:23 2023
  
--------------------------------------------------------------------------------------------------------------------------------
|                                                  Report Region Utilization                                                   |
|---+------------------+----+-----+-----------+----------------+--------------+-----------------------+------------------------|
|   | Partition/Region | MH | NMH | Cell Area | Placeable Area | Useable Area | Placer Utilization(%) | Silicon Utilization(%) | 
|---+------------------+----+-----+-----------+----------------+--------------+-----------------------+------------------------|
| 0 | wallace_tree     | -  | -   | 11005.2   | 21246          | 11005.2      | 51.7991               | 49.8                   | 
--------------------------------------------------------------------------------------------------------------------------------


info UI33: performed report region utilization for 0 sec (CPU time: 0 sec; MEM: RSS - 483M, CVMEM - 1782M, PVMEM - 2179M)
info RPT: IPO: Drc fixed. Design utilization is 51.7991 %
info RPT: Running gplace_size
Nitro-SoC> # ipo_sweep_size -target 0.01
info UI32: performing ipo global sizing  (started at Wed Jan 4 05:23:23 2023)
		Sized cells 82
		Moved cells 2
info UI33: performed ipo global sizing for 0 sec (CPU time: 0 sec; MEM: RSS - 483M, CVMEM - 1782M, PVMEM - 2179M)
info RPT: gplace_size complete
Nitro-SoC> # update_timing
info TA_CMDS6300: Running Multi-Core Timing Analysis using 4 CPUs.
info EXTR538: The corner corner_0_0 check passed!
info EXTR540: The extraction technology check passed!
info UI33: performed update timing for 1 sec (CPU time: 2 sec; MEM: RSS - 429M, CVMEM - 1782M, PVMEM - 2179M)
Nitro-SoC> # config_place_timing -name clock_tree_latency_estimation
info RPT: Clock Latency Estimation Enabled
info RPT: Path Group Report Before Latency Estimation
Nitro-SoC> # report_path_group -viol -sort wns
Report 'report_path_group': Path Group
Generated on Wed Jan 4 05:23:25 2023
  
--------------------------------------------------------------------------------------------------------------------------------------
|                                                     PATH GROUPS (SETUP) (nano)                                                     |
|------------------+-----+--------+--------+-----------+-----------+---------------------+-----------------------+---------+---------|
|                  | QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS     | TNS     | 
|------------------+-----+--------+--------+-----------+-----------+---------------------+-----------------------+---------+---------|
| **global**       |     | 1      |        | 0.6000    | 192       | 3                   | 1.6                   | -0.1800 | -0.3760 | 
|------------------+-----+--------+--------+-----------+-----------+---------------------+-----------------------+---------+---------|
| **qor**          |     | 1      |        | 0.6000    | 192       | 3                   | 1.6                   | -0.1800 | -0.3760 | 
|------------------+-----+--------+--------+-----------+-----------+---------------------+-----------------------+---------+---------|
| vsysclk_new_mode | *   | 1      |        | 0.6000    | 64        | 3                   | 4.7                   | -0.1800 | -0.3760 | 
--------------------------------------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 429M, CVMEM - 1812M, PVMEM - 2179M)
Nitro-SoC> # cg_annotate_clock_latencies add_latencies
Initializing Post-Place Latency Estimator for mode new_mode
-----------------------
CTS Offset Manager Info
-----------------------
Reference Corner corner_0_0 Step 34
Scaling Factors : corner_0_0:1 
-----------------------
NDR DEFAULT lcell INV_X32 cell/wire delays 21/13 distance 7518797 dist2delay ratio 4.522e-06
NDR MGC_CLK_NDR_1.0w2.0s lcell INV_X32 cell/wire delays 20/16 distance 10526316 dist2delay ratio 3.42e-06
info CTS643: No Virtual Clocks Constraining IO Ports Found
info UI33: performed CG Annotate Clock Latencies for 0 sec (CPU time: 0 sec; MEM: RSS - 430M, CVMEM - 1812M, PVMEM - 2179M)
info RPT: Path Group Report After Latency Estimation
Nitro-SoC> # report_path_group -viol -sort wns
Report 'report_path_group': Path Group
Generated on Wed Jan 4 05:23:26 2023
  
--------------------------------------------------------------------------------------------------------------------------------------
|                                                     PATH GROUPS (SETUP) (nano)                                                     |
|------------------+-----+--------+--------+-----------+-----------+---------------------+-----------------------+---------+---------|
|                  | QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS     | TNS     | 
|------------------+-----+--------+--------+-----------+-----------+---------------------+-----------------------+---------+---------|
| **global**       |     | 1      |        | 0.6000    | 192       | 3                   | 1.6                   | -0.1800 | -0.3760 | 
|------------------+-----+--------+--------+-----------+-----------+---------------------+-----------------------+---------+---------|
| **qor**          |     | 1      |        | 0.6000    | 192       | 3                   | 1.6                   | -0.1800 | -0.3760 | 
|------------------+-----+--------+--------+-----------+-----------+---------------------+-----------------------+---------+---------|
| vsysclk_new_mode | *   | 1      |        | 0.6000    | 64        | 3                   | 4.7                   | -0.1800 | -0.3760 | 
--------------------------------------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 431M, CVMEM - 1812M, PVMEM - 2179M)
Nitro-SoC> # config_place_timing -name clock_tree_uncertainty_estimation
info RPT: Running gplace_size_dt
Nitro-SoC> # ipo_size_timing -target 0.01
		Sized cells 462
info UI33: performed analytical sizing for 3 sec (CPU time: 5 sec; MEM: RSS - 440M, CVMEM - 1812M, PVMEM - 2179M)
info RPT: gplace_size_dt complete
Nitro-SoC> # ipo_vr_server -purge true
info UI32: performing setting vr server  (started at Wed Jan 4 05:23:30 2023)
info UI33: performed setting vr server for 0 sec (CPU time: 0 sec; MEM: RSS - 436M, CVMEM - 1812M, PVMEM - 2179M)
Nitro-SoC> # config_shell -echo_script false
info running report region utilization in global placement context: 
    - utilization = (mobile_cell_area/(row_area - obstruction_area)).
    - obstruction area include hard and soft blockages, fixed std cells, fixed macros and pads.
    - by default, cell area include all bloats associated with the cells. 


info  report_region_utilization is restricted to regions with property member_hard set to TRUE. 
Report 'temp': Region Utilization Report
Generated on Wed Jan 4 05:23:30 2023
  
--------------------------------------------------------------------------------------------------------------------------------
|                                                  Report Region Utilization                                                   |
|---+------------------+----+-----+-----------+----------------+--------------+-----------------------+------------------------|
|   | Partition/Region | MH | NMH | Cell Area | Placeable Area | Useable Area | Placer Utilization(%) | Silicon Utilization(%) | 
|---+------------------+----+-----+-----------+----------------+--------------+-----------------------+------------------------|
| 0 | wallace_tree     | -  | -   | 11227.1   | 21246          | 11227.1      | 52.8433               | 49.8                   | 
--------------------------------------------------------------------------------------------------------------------------------


info UI33: performed report region utilization for 0 sec (CPU time: 0 sec; MEM: RSS - 436M, CVMEM - 1812M, PVMEM - 2179M)
info RPT: IPO: Placement utilization at gplace is 52.8433 %
Nitro-SoC> # create_property -name rpt_gplace_plc_util -object_type partition -storage sparse -data_type double -hidden true -persistent true -init 0
Nitro-SoC> # get_top_partition
Nitro-SoC> # set_property -name rpt_gplace_plc_util -object wallace_tree -value 52.8433
Nitro-SoC> # config_place_timing -name max_utilization
Nitro-SoC> # get_top_partition
Nitro-SoC> # get_property -obj wallace_tree -name max_layer
Nitro-SoC> # get_objects tech
Nitro-SoC> # get_property -obj {} -name max_layer
Nitro-SoC> # get_layers -type metal
info RPT: IPO: Timing driven placement
Nitro-SoC> # config_place_timing -name from_state -value seed
Nitro-SoC> # config_place_timing -name use_high_spread_effort_for_response -value true
Nitro-SoC> # place_timing -turbo true
info place_timing meta-config "turbo_spread" automatically DISABLED for this run.
place_timing thread pool created with 4 cores.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|                                                                           Current Parameter Values for 'config_place_timing'                                                                           |
|-----------------------------------------------+-------------------------------------------------------------+-------------+-------------+----------+------------+--------------------------------------|
| Name                                          | Description                                                 | Value       | Default     | Modified | Value_type | Enum                                 | 
|-----------------------------------------------+-------------------------------------------------------------+-------------+-------------+----------+------------+--------------------------------------|
| max_utilization                               | Max cell utilization for placement in percent               | -100.000000 | -100.000000 | true     | N/A        |                                      | 
|-----------------------------------------------+-------------------------------------------------------------+-------------+-------------+----------+------------+--------------------------------------|
| messages                                      | Verbosity of placer output: debug, normal, quiet, verbose   | verbose     | normal      | true     | N/A        | debug normal quiet verbose           | 
|-----------------------------------------------+-------------------------------------------------------------+-------------+-------------+----------+------------+--------------------------------------|
| from_state                                    | Placement states: seed, response                            | seed        | initial     | true     | N/A        | cluster final initial response seed  | 
|-----------------------------------------------+-------------------------------------------------------------+-------------+-------------+----------+------------+--------------------------------------|
| low_power_effort                              | Effort for power: high, low, medium, none                   | low         | none        | true     | N/A        | high low medium none                 | 
|-----------------------------------------------+-------------------------------------------------------------+-------------+-------------+----------+------------+--------------------------------------|
| do_large_cell_halo_policy                     | implement large cell halo                                   | false       | false       | true     | N/A        |                                      | 
|-----------------------------------------------+-------------------------------------------------------------+-------------+-------------+----------+------------+--------------------------------------|
| ipo_target_utilization                        | Target utilization of rpt-flow                              | 56.684320   | -1.000000   | true     | N/A        |                                      | 
|-----------------------------------------------+-------------------------------------------------------------+-------------+-------------+----------+------------+--------------------------------------|
| soft_max_timer_use_plx_for_const_net_wire_cap | Soft max timer will use plx version of wire cap, for const  | true        | false       | true     | N/A        |                                      | 
|                                               | nets only, in order to avoid nondeterminism associated with |             |             |          |            |                                      | 
|                                               | ta version of wire cap                                      |             |             |          |            |                                      | 
|-----------------------------------------------+-------------------------------------------------------------+-------------+-------------+----------+------------+--------------------------------------|
| use_high_spread_effort_for_response           | High spread effort during response placement                | true        | false       | true     | N/A        |                                      | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------


PLX-INFO: Verbosity is verbose
PLX-INFO: Formulation is MIN_TNS2_WL_SPREAD_FAST (turbo)
PLX-INFO: Congestion response with 1 pass
info CHK10: Checking technology...
info CHK10: Checking placement...
info CHK10: Checking routing...
PLX-INFO: Found 0 cells with is_fixed_origin() true. 0 of these cells were not fixed. These have been made fixed for the duration of global placement.
PLX-INFO: Detect 0 soft placement blockages and fix 0 cells under
PLX-INFO: Evaluating region utilizations.
info  report_region_utilization is restricted to regions with property member_hard set to TRUE. 
info UI30: performing global placement on partition wallace_tree (started at Wed Jan 4 05:23:30 2023)
info PLC1: Partition rectangle for wallace_tree: 0 0 1.4801e+06 1.484e+06
Row and Site Statistics:
-----------------------------------------------------------------------------------------------------------
| Site                             | Row Count | Site Count | Placed Cells | Fixed Cells | Unplaced Cells | 
|----------------------------------+-----------+------------+--------------+-------------+----------------|
| FreePDK45_38x28_10R_NP_162NW_34O | 104       | 79872      | 8675         | 0           | 0              | 
-----------------------------------------------------------------------------------------------------------


info PLC:  This design has one basic site.
info PLC: Basic site: FreePDK45_38x28_10R_NP_162NW_34O, height (A) = 14000
info PLC4: Standard cell height: 14000
info PLC5: Placement Row box: 10000 10000 1.4692e+06 1.466e+06
info PLC5: Placement Row-cut box: 10000 10000 1.4692e+06 1.466e+06
info PLC6: Number of rows: 104
info info PLC: Filling plane with row info for site FreePDK45_38x28_10R_NP_162NW_34O, height = 14000

info Layer rule technology data:
----------------------------------------------------------
|  | Name    | Dir | Pitch | Width | Spacing | SchTracks | 
|--+---------+-----+-------+-------+---------+-----------|
|  | metal1  | H   | 1400  | 700   | 650     | 10        | 
|--+---------+-----+-------+-------+---------+-----------|
|  | metal2  | V   | 1900  | 700   | 700     | 7         | 
|--+---------+-----+-------+-------+---------+-----------|
|  | metal3  | H   | 1400  | 700   | 700     | 10        | 
|--+---------+-----+-------+-------+---------+-----------|
|  | metal4  | V   | 2800  | 1400  | 1400    | 5         | 
|--+---------+-----+-------+-------+---------+-----------|
|  | metal5  | H   | 2800  | 1400  | 1400    | 5         | 
|--+---------+-----+-------+-------+---------+-----------|
|  | metal6  | V   | 2800  | 1400  | 1400    | 5         | 
|--+---------+-----+-------+-------+---------+-----------|
|  | metal7  | H   | 8000  | 4000  | 4000    | 1         | 
|--+---------+-----+-------+-------+---------+-----------|
|  | metal8  | V   | 8000  | 4000  | 4000    | 1         | 
|--+---------+-----+-------+-------+---------+-----------|
|  | metal9  | H   | 16000 | 8000  | 8000    | 0         | 
|--+---------+-----+-------+-------+---------+-----------|
|  | metal10 | V   | 16000 | 8000  | 8000    | 0         | 
----------------------------------------------------------


info PLC23: Site FreePDK45_38x28_10R_NP_162NW_34O: rectangle 10000 10000 1.4692e+06 1.466e+06
info Number of regions: 1
info Region specification is acceptable
info Perimeter_Ratio_Time:  [ 0h:0m:0s ]
info Boundary-poly perimeter ratio to bbox perimeter: 
    0             PLC-REGION  :  1

info PLC: Creating region constraints ... 
PLC: Regionless design0
info PLC: Filling plane with row info for site FreePDK45_38x28_10R_NP_162NW_34O, height = 14000

info TA_CMDS6300: Running Multi-Core Timing Analysis using 4 CPUs.
info EXTR538: The corner corner_0_0 check passed!
info EXTR540: The extraction technology check passed!
info PLX: Single corner placement using corner: corner_0_0
info PLX: Init timing is done in 2 sec
info =================================================================================
info PLACING CELLS using 4 cores  for 1806 cells.
info PLX: FGS (   1.0,   1.0, 1.0) SMetric=0.099 WMetric=295.5 TMetric=4.688e+07 #=161 RunTime=0 Mem=[ 2G 466M]
info PLX: FGS (   2.0,   2.0, 1.0) SMetric=0.114 WMetric=263.6 TMetric=4.602e+07 #=285 RunTime=0 Mem=[ 2G 466M]
info PLX: FGS (   4.0,   4.0, 1.0) SMetric=0.180 WMetric=238.1 TMetric=4.460e+07 #=404 RunTime=0 Mem=[ 2G 466M]
info PLX: FGS (   8.0,   8.0, 1.0) SMetric=0.341 WMetric=218.8 TMetric=4.337e+07 #=543 RunTime=0 Mem=[ 2G 466M]
info PLX: FGS (  16.0,  16.0, 1.0) SMetric=0.617 WMetric=188.4 TMetric=4.253e+07 #=679 RunTime=1 Mem=[ 2G 466M]
info PLX: FGS (  18.0,  32.0, 1.0) SMetric=0.567 WMetric=180.6 TMetric=4.213e+07 #=798 RunTime=1 Mem=[ 2G 466M]
info PLX: FGS (  18.0,  32.0, 2.0) SMetric=0.703 WMetric=175.5 TMetric=4.297e+07 #=951 RunTime=1 Mem=[ 2G 466M]
info PLX: FGS (  18.0,  32.0, 2.0) SMetric=0.633 WMetric=182.5 TMetric=4.454e+07 #=1046 RunTime=1 Mem=[ 2G 466M]
info PLX: FGS (  18.0,  32.0, 2.0) SMetric=0.565 WMetric=194.1 TMetric=4.479e+07 #=1069 RunTime=1 Mem=[ 2G 466M]
info PLX: FGS (  18.0,  32.0, 2.0) SMetric=0.522 WMetric=206.6 TMetric=4.484e+07 #=1087 RunTime=1 Mem=[ 2G 466M]
info PLX: FGS (  18.0,  32.0, 2.0) SMetric=0.501 WMetric=222.8 TMetric=4.458e+07 #=1112 RunTime=1 Mem=[ 2G 466M]
100%
info =================================================================================
info =================================================================================
info PLACING CELLS using 4 cores  for 1806 cells.
info PLX: 100%
info PLX: FGS (  15.0,  17.0, 2.0) SMetric=2.482 WMetric=149.9 TMetric=4.215e+07 #=203 RunTime=0 Mem=[ 2G 497M]
info PLX: FGS (   8.0,   8.0, 2.0) SMetric=0.680 WMetric=252.6 TMetric=4.502e+07 #=411 RunTime=1 Mem=[ 2G 497M]
info PLX: FGS (   4.0,   4.0, 2.0) SMetric=0.458 WMetric=261.0 TMetric=4.552e+07 #=606 RunTime=2 Mem=[ 2G 497M]
info PLX: FGS (   2.0,   2.0, 2.0) SMetric=0.351 WMetric=266.7 TMetric=4.584e+07 #=789 RunTime=4 Mem=[ 2G 497M]
info PLX: FGS (   2.0,   2.0, 1.0) SMetric=0.111 WMetric=276.9 TMetric=4.488e+07 #=1001 RunTime=6 Mem=[ 2G 497M]
info UNBLOATED SPREAD RMS ON 2x2  = 1.056903e-01
info =================================================================================
info =================================================================================
info PLACING CELLS using 4 cores  for 3211 cells.
info PLX: 100%
info PLX: FGS (  16.0,  16.0, 2.0) SMetric=3.202 WMetric=130.2 TMetric=1.125e+07 #=263 RunTime=0 Mem=[ 2G 497M]
info PLX: FGS (   8.0,   8.0, 2.0) SMetric=0.426 WMetric=295.6 TMetric=1.216e+07 #=589 RunTime=6 Mem=[ 2G 497M]
info PLX: FGS (   4.0,   4.0, 2.0) SMetric=0.491 WMetric=289.3 TMetric=1.232e+07 #=803 RunTime=10 Mem=[ 2G 497M]
info PLX: FGS (   2.0,   2.0, 2.0) SMetric=0.475 WMetric=293.3 TMetric=1.249e+07 #=986 RunTime=12 Mem=[ 2G 497M]
info PLX: FGS (   1.0,   1.0, 2.0) SMetric=0.320 WMetric=306.0 TMetric=1.127e+07 #=1183 RunTime=13 Mem=[ 2G 497M]
info PLX: FGS (   1.0,   1.0, 1.0) SMetric=0.106 WMetric=317.4 TMetric=1.085e+07 #=1391 RunTime=15 Mem=[ 2G 497M]
info UNBLOATED SPREAD RMS ON 2x2  = 5.719948e-02
info =================================================================================
info =================================================================================
info PLACING CELLS using 4 cores  for 8675 cells.
info PLX: 100%
info PLX: FGS (  30.0,  32.0, 2.0) SMetric=0.925 WMetric=272.4 TMetric=8.226e+05 #=372 RunTime=0 Mem=[ 2G 497M]
info PLX: FGS (  16.0,  16.0, 2.0) SMetric=1.909 WMetric=196.3 TMetric=8.232e+05 #=702 RunTime=1 Mem=[ 2G 497M]
info PLX: FGS (   8.0,   8.0, 2.0) SMetric=0.392 WMetric=364.4 TMetric=8.995e+05 #=1122 RunTime=6 Mem=[ 2G 497M]
info PLX: FGS (   4.0,   4.0, 2.0) SMetric=0.411 WMetric=334.9 TMetric=9.465e+05 #=1469 RunTime=9 Mem=[ 2G 497M]
info PLX: FGS (   2.0,   2.0, 2.0) SMetric=0.447 WMetric=324.0 TMetric=9.847e+05 #=1727 RunTime=12 Mem=[ 2G 497M]
info PLX: FGS (   2.0,   2.0, 1.0) SMetric=0.189 WMetric=313.8 TMetric=6.018e+05 #=1987 RunTime=15 Mem=[ 2G 497M]
info UNBLOATED SPREAD RMS ON 2x2  = 1.314369e-01
info =================================================================================
Small partition; changing hier depth to 1


GRCB: Performing global routing and computing cell bloats

GRCB STEP 1: Length
GRCB: Run time 0  seconds

GRCB STEP 2: Congestion

GRCB: Total routable nets: 3714
GRCB: Run time 0  seconds

GRCB STEP 3: Cell Bloats
GRCB: Maximum utilization is 0.9
GRCB: GR Congestion 0 | 0
GRCB: e-Congestion 0 (0) @ 0.9
GRCB: n-Congestion 0 (0) @ 0.9
GRCB: Utilization 52%; Placeable area 21246; Cell area 11227; Area available for bloating 7894.3
GRCB: Congested area 0% 
GRCB: Total number of local terms 9648 (0, 0)
GRCB: No congestion found. No bloating will be done
GRCB: Run time 0  seconds

info PLC37: Congestion analysis took 0h:0m:0s.
info There are no cell bloat attributes. No cell bloating will be done
info PLX: Single corner placement using corner: corner_0_0
info PLX: Init timing is done in 1 sec
info =================================================================================
info PLACING CELLS using 4 cores  for 8675 cells.
info PLX: 100%
info PLX: FGS (   4.0,   4.0, 2.0) SMetric=0.417 WMetric=331.8 TMetric=9.447e+05 #=312 RunTime=3 Mem=[ 2G 497M]
info PLX: FGS (   2.0,   2.0, 2.0) SMetric=0.435 WMetric=323.5 TMetric=9.805e+05 #=559 RunTime=6 Mem=[ 2G 497M]
info PLX: FGS (   1.0,   1.0, 2.0) SMetric=0.494 WMetric=327.4 TMetric=5.959e+05 #=834 RunTime=9 Mem=[ 2G 497M]
info PLX: FGS (   1.0,   1.0, 1.0) SMetric=0.135 WMetric=334.7 TMetric=4.760e+05 #=1106 RunTime=11 Mem=[ 2G 497M]
info UNBLOATED SPREAD RMS ON 2x2  = 4.421631e-02
info =================================================================================
info PLX: Placer total heap increase: [0G:30M:536K]
PLX-INFO: Reset placed state of 0 cells with is_fixed_origin() true to its original value. 
Report 'placement': Placement Report
Generated on Wed Jan 4 05:24:27 2023
  
----------------------------------------------------------------------------
| Placement Bounding Box Statistics [wallace_tree] length units: angstrom  |
|-----------+--------------+----------------+----------------+-------------|
| Pin Count | Average      | Number Of Nets | Total Length   | Deviation   | 
|-----------+--------------+----------------+----------------+-------------|
| All       | 53612.3447   | 8741           | 468625505.0000 | 148981.9875 | 
|-----------+--------------+----------------+----------------+-------------|
| 2         | 28154.3694   | 3254           | 91614318.0000  | 43276.5965  | 
|-----------+--------------+----------------+----------------+-------------|
| 3         | 46764.9305   | 5335           | 249490904.0000 | 62456.0541  | 
|-----------+--------------+----------------+----------------+-------------|
| 4         | 133138.9000  | 30             | 3994167.0000   | 148776.9125 | 
|-----------+--------------+----------------+----------------+-------------|
| 5         | 99071.1000   | 10             | 990711.0000    | 64784.6895  | 
|-----------+--------------+----------------+----------------+-------------|
| >=6       | 1094066.1161 | 112            | 122535405.0000 | 619478.5628 | 
----------------------------------------------------------------------------


  
Cell Density Map Utilization - 182 objects 
    --- get_objects cell_density_rect -of [get_objects cell_density_map] -fi --->
0   |==== 9
5   |= 2
10  |= 1
15  | 0
20  | 0
25  |= 1
30  | 0
35  | 0
40  | 0
45  |=== 7
50  |======================================================================= 141
55  |========== 20
60  |= 1
65  | 0
70  | 0
75  | 0
80  | 0
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%

info UI33: performed global placement for 57 sec (CPU time: 2 min 10 sec; MEM: RSS - 456M, CVMEM - 1812M, PVMEM - 2636M)
Nitro-SoC> # config_place_timing -name use_high_spread_effort_for_response -reset
Nitro-SoC> # config_place_timing -name from_state -reset
Nitro-SoC> # config_place_timing -name congestion_effort -value low
Nitro-SoC> # config_place_timing -name do_large_cell_halo_policy
info RPT: Restoring input delay model base model for data to voltage
Nitro-SoC> # set_delay_model -base_model voltage -data true -clock false
info RPT: Restoring input delay model base model for clock to voltage
Nitro-SoC> # set_delay_model -base_model voltage -data false -clock true
Nitro-SoC> # config_place_timing -name soft_max_timer_use_plx_for_const_net_wire_cap -reset
Nitro-SoC> # config_shell -echo_script false
Nitro-SoC> # config_shell -echo false
info RPT: gplace complete
Nitro-SoC> # config_shell -echo_script false
info RPT: HFNS started Wed Jan 04 05:24:27 EET 2023

info RPT: Running hfns
info RPT: Hfns mode is 'ipo' 
info RPT: HfnsIpo
info RPT: Running hfns_delete
Nitro-SoC> # ipo_delete_repeaters
info UI32: performing ipo deleting repeaters  (started at Wed Jan 4 05:24:27 2023)
info TA_CMDS6300: Running Multi-Core Timing Analysis using 4 CPUs.
		Deleted buffers 21
info UI33: performed ipo deleting repeaters for 0 sec (CPU time: 0 sec; MEM: RSS - 454M, CVMEM - 1782M, PVMEM - 2636M)
info RPT: hfns_delete complete
info RPT: Running hdrc
Nitro-SoC> # ipo_sweep_drc -max_slew 5000 -max_radius 1000u -max_cap 500 -max_fanout 48
info UI32: performing ipo drc fixing  (started at Wed Jan 4 05:24:28 2023)
Small partition; changing hier depth to 1

info IPO: Procesing high fanout nets
info TA_CMDS6300: Running Multi-Core Timing Analysis using 4 CPUs.
		Added buffers 20
info IPO: Fixing drc
info TA_CMDS6300: Running Multi-Core Timing Analysis using 4 CPUs.
info TA_CMDS6300: Running Multi-Core Timing Analysis using 4 CPUs.
info IPO: Total [0h:0m:0s], cpu [0h:0m:0s], memory [1g:758m:312k] @ TA update
		Sized cells 6
		Added buffers 1
info UI33: performed ipo drc fixing for 0 sec (CPU time: 0 sec; MEM: RSS - 454M, CVMEM - 1782M, PVMEM - 2636M)
info RPT: hdrc complete
Nitro-SoC> # ipo_vr_server -purge true
info UI32: performing setting vr server  (started at Wed Jan 4 05:24:28 2023)
info UI33: performed setting vr server for 0 sec (CPU time: 0 sec; MEM: RSS - 454M, CVMEM - 1782M, PVMEM - 2636M)
Nitro-SoC> # config_shell -echo_script false
info running report region utilization in global placement context: 
    - utilization = (mobile_cell_area/(row_area - obstruction_area)).
    - obstruction area include hard and soft blockages, fixed std cells, fixed macros and pads.
    - by default, cell area include all bloats associated with the cells. 


info  report_region_utilization is restricted to regions with property member_hard set to TRUE. 
Report 'temp': Region Utilization Report
Generated on Wed Jan 4 05:24:28 2023
  
--------------------------------------------------------------------------------------------------------------------------------
|                                                  Report Region Utilization                                                   |
|---+------------------+----+-----+-----------+----------------+--------------+-----------------------+------------------------|
|   | Partition/Region | MH | NMH | Cell Area | Placeable Area | Useable Area | Placer Utilization(%) | Silicon Utilization(%) | 
|---+------------------+----+-----+-----------+----------------+--------------+-----------------------+------------------------|
| 0 | wallace_tree     | -  | -   | 11217     | 21246          | 11217        | 52.7957               | 49.8                   | 
--------------------------------------------------------------------------------------------------------------------------------


info UI33: performed report region utilization for 0 sec (CPU time: 0 sec; MEM: RSS - 454M, CVMEM - 1782M, PVMEM - 2636M)
info RPT: IPO: Drc fixed. Design utilization is 52.7957 %
Nitro-SoC> # config_place_timing -name ipo_target_utilization
info RPT: Running hfns_size
Nitro-SoC> # ipo_sweep_size -target 0.02888620000000003
info UI32: performing ipo global sizing  (started at Wed Jan 4 05:24:29 2023)
info TA_CMDS6300: Running Multi-Core Timing Analysis using 4 CPUs.
		Sized cells 474
		Moved cells 456
info UI33: performed ipo global sizing for 0 sec (CPU time: 0 sec; MEM: RSS - 454M, CVMEM - 1782M, PVMEM - 2636M)
info RPT: hfns_size complete
info RPT: IPO: Starting VR engine to activate VR-timer
Nitro-SoC> # ipo_vr_server -start true
info UI32: performing setting vr server  (started at Wed Jan 4 05:24:29 2023)
info UI33: performed setting vr server for 0 sec (CPU time: 0 sec; MEM: RSS - 454M, CVMEM - 1782M, PVMEM - 2636M)
Nitro-SoC> # update_timing
info TA_CMDS6300: Running Multi-Core Timing Analysis using 4 CPUs.
info EXTR538: The corner corner_0_0 check passed!
info EXTR540: The extraction technology check passed!
info UI33: performed update timing for 1 sec (CPU time: 2 sec; MEM: RSS - 506M, CVMEM - 1782M, PVMEM - 2636M)
Nitro-SoC> # config_place_timing -name clock_tree_latency_estimation
info RPT: Clock Latency Estimation Enabled
info RPT: Path Group Report Before Latency Estimation
Nitro-SoC> # report_path_group -viol -sort wns
Report 'report_path_group': Path Group
Generated on Wed Jan 4 05:24:31 2023
  
--------------------------------------------------------------------------------------------------------------------------------------
|                                                     PATH GROUPS (SETUP) (nano)                                                     |
|------------------+-----+--------+--------+-----------+-----------+---------------------+-----------------------+---------+---------|
|                  | QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS     | TNS     | 
|------------------+-----+--------+--------+-----------+-----------+---------------------+-----------------------+---------+---------|
| **global**       |     | 1      |        | 0.6000    | 192       | 2                   | 1                     | -0.0890 | -0.1390 | 
|------------------+-----+--------+--------+-----------+-----------+---------------------+-----------------------+---------+---------|
| **qor**          |     | 1      |        | 0.6000    | 192       | 2                   | 1                     | -0.0890 | -0.1390 | 
|------------------+-----+--------+--------+-----------+-----------+---------------------+-----------------------+---------+---------|
| vsysclk_new_mode | *   | 1      |        | 0.6000    | 64        | 2                   | 3.1                   | -0.0890 | -0.1390 | 
--------------------------------------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 506M, CVMEM - 1812M, PVMEM - 2636M)
Nitro-SoC> # cg_annotate_clock_latencies add_latencies
Initializing Post-Place Latency Estimator for mode new_mode
NDR DEFAULT lcell INV_X32 cell/wire delays 21/13 distance 7518797 dist2delay ratio 4.522e-06
NDR MGC_CLK_NDR_1.0w2.0s lcell INV_X32 cell/wire delays 20/16 distance 10526316 dist2delay ratio 3.42e-06
info CTS643: No Virtual Clocks Constraining IO Ports Found
info UI33: performed CG Annotate Clock Latencies for 0 sec (CPU time: 0 sec; MEM: RSS - 506M, CVMEM - 1812M, PVMEM - 2636M)
info RPT: Path Group Report After Latency Estimation
Nitro-SoC> # report_path_group -viol -sort wns
Report 'report_path_group': Path Group
Generated on Wed Jan 4 05:24:32 2023
  
--------------------------------------------------------------------------------------------------------------------------------------
|                                                     PATH GROUPS (SETUP) (nano)                                                     |
|------------------+-----+--------+--------+-----------+-----------+---------------------+-----------------------+---------+---------|
|                  | QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS     | TNS     | 
|------------------+-----+--------+--------+-----------+-----------+---------------------+-----------------------+---------+---------|
| **global**       |     | 1      |        | 0.6000    | 192       | 2                   | 1                     | -0.0890 | -0.1390 | 
|------------------+-----+--------+--------+-----------+-----------+---------------------+-----------------------+---------+---------|
| **qor**          |     | 1      |        | 0.6000    | 192       | 2                   | 1                     | -0.0890 | -0.1390 | 
|------------------+-----+--------+--------+-----------+-----------+---------------------+-----------------------+---------+---------|
| vsysclk_new_mode | *   | 1      |        | 0.6000    | 64        | 2                   | 3.1                   | -0.0890 | -0.1390 | 
--------------------------------------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 506M, CVMEM - 1812M, PVMEM - 2636M)
Nitro-SoC> # config_place_timing -name clock_tree_uncertainty_estimation
info RPT: Running hfns_size_dt
Nitro-SoC> # ipo_size_timing -target 0.01
		Sized cells 495
info UI33: performed analytical sizing for 3 sec (CPU time: 7 sec; MEM: RSS - 511M, CVMEM - 1812M, PVMEM - 2636M)
info RPT: hfns_size_dt complete
Nitro-SoC> # report_path_group -violators_only -sort wns
info TA_CMDS6300: Running Multi-Core Timing Analysis using 4 CPUs.
info EXTR538: The corner corner_0_0 check passed!
info EXTR540: The extraction technology check passed!
Report 'report_path_group': Path Group
Generated on Wed Jan 4 05:24:38 2023
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 1 sec (CPU time: 2 sec; MEM: RSS - 510M, CVMEM - 1812M, PVMEM - 2636M)
info RPT: Running hfns_pipelines
info RPT: Running Pipeline optimization
Nitro-SoC> # ipo_optimize -tns -convergent f -clock f -pipelines t -add f -move f -size f
info UI32: performing ipo tns pipeline optimization  (started at Wed Jan 4 05:24:38 2023)
info IPO: Running IPO optimization with 1 loop, 1 sweep, and 60000 max targets
info UI33: performed ipo tns pipeline optimization for 0 sec (CPU time: 0 sec; MEM: RSS - 510M, CVMEM - 1812M, PVMEM - 2636M)
info RPT: hfns_pipelines complete
Nitro-SoC> # ipo_sweep_size -critical
info UI32: performing ipo critical sizing  (started at Wed Jan 4 05:24:38 2023)
info UI33: performed ipo critical sizing for 0 sec (CPU time: 0 sec; MEM: RSS - 510M, CVMEM - 1812M, PVMEM - 2636M)
Nitro-SoC> # report_path_group -violators_only -sort wns
Report 'report_path_group': Path Group
Generated on Wed Jan 4 05:24:38 2023
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 510M, CVMEM - 1812M, PVMEM - 2636M)
Nitro-SoC> # config_shell -echo_script false
info running report region utilization in global placement context: 
    - utilization = (mobile_cell_area/(row_area - obstruction_area)).
    - obstruction area include hard and soft blockages, fixed std cells, fixed macros and pads.
    - by default, cell area include all bloats associated with the cells. 


info  report_region_utilization is restricted to regions with property member_hard set to TRUE. 
Report 'temp': Region Utilization Report
Generated on Wed Jan 4 05:24:38 2023
  
--------------------------------------------------------------------------------------------------------------------------------
|                                                  Report Region Utilization                                                   |
|---+------------------+----+-----+-----------+----------------+--------------+-----------------------+------------------------|
|   | Partition/Region | MH | NMH | Cell Area | Placeable Area | Useable Area | Placer Utilization(%) | Silicon Utilization(%) | 
|---+------------------+----+-----+-----------+----------------+--------------+-----------------------+------------------------|
| 0 | wallace_tree     | -  | -   | 11222.8   | 21246          | 11222.8      | 52.8233               | 49.8                   | 
--------------------------------------------------------------------------------------------------------------------------------


info UI33: performed report region utilization for 0 sec (CPU time: 0 sec; MEM: RSS - 510M, CVMEM - 1812M, PVMEM - 2636M)
info RPT: IPO: Design utilization at hfns stage is 52.8233 %
Nitro-SoC> # get_objects root
Nitro-SoC> # set_property -name auto_ideal_fanout_threshold -value 128 root
Nitro-SoC> # update_property -name is_auto_ideal -object_type net
Nitro-SoC> # get_nets -flat -filter @is_auto_ideal && !@is_clock && @is_signal && !@is_user_ideal && !@is_dont_modify
Nitro-SoC> # place_detail -follow_drc_for 
info CHK10: Checking placement...
info UI30: performing detailed placement on partition wallace_tree (started at Wed Jan 4 05:24:38 2023)

All Parameters are Set to Default Values for 'config_place_detail'

---------------------------------------------------------------------------------------------------------------------------
|                                     Non-default Parameter Values for 'place_detail'                                     |
|----------------+-----------------------------------------------------------------+-------+---------------+--------------|
| Name           | Description                                                     | Value | Default       | User Defined | 
|----------------+-----------------------------------------------------------------+-------+---------------+--------------|
| follow_drc_for | Indicates that DRC with the specified routes should be followed | { }   | { pre_route } | true         | 
|                | during detailed placement. legal values (zero or more):         |       |               |              | 
|                | {detail_route, pre_route} default value: { pre_route }          |       |               |              | 
---------------------------------------------------------------------------------------------------------------------------


follow_drc_for 
info Found 8675 movable and 0 fixed cells in partition wallace_tree
info DP107: Legalizer for site FreePDK45_38x28_10R_NP_162NW_34O, has 104 cut rows, with average utilization 52.8233%, utilization with cell bloats 52.8233%.
info DP116: Legalizer has initial 8599 illegal movable cells and 0 illegal fixed cells.
info DP128: Legalizer has 8599 illegal moveable cells after fix orientation only step.
info DP117: Iteration 1 (without drc) has 4 illegal movable cells.
info DP117: Iteration 2 (without drc) has 2 illegal movable cells.
info DP117: Iteration 3 (without drc) has 0 illegal movable cells.
info Optimize displacement: 4 (0.0%) cells are moved and 0 (0.0%) cells are flipped.
info DP113: Finished legalization after 3 iterations, all movable and fixed cells are legal.
info Number of moved cells: 8315. First few cells with largest displacements:
info DP110: 2.59 rows, from {432378 1447433, FS} to {464100 1452000, FS}, cell x_reg[28].
info DP110: 2.55 rows, from {667557 1404602, N} to {697800 1410000, N}, cell Out_reg[52].
info DP110: 2.52 rows, from {559029 16784, N} to {530600 10000, N}, cell Out_reg[15].
info DP110: 2.51 rows, from {697880 1344722, FS} to {667400 1340000, FS}, cell Out_reg[49].
info DP110: 2.33 rows, from {590417 17081, N} to {616100 24000, FS}, cell Out_reg[16].
info DP111: Legalization summary: total movable cells: 8675, cells moved: 8315, total movement: 4346.58, max movement: 2.59207, average movement: 0.522739.
------------------------------------------------------------------------------------------------
|                                     Legalization Summary                                     |
|---------------------+-------------+------------------------+--------------+------------------|
| Total Movable Cells | Cells Moved | Total Movement in Rows | Max Movement | Average Movement | 
|---------------------+-------------+------------------------+--------------+------------------|
| 8675                | 8315        | 4346.58                | 2.59207      | 0.522739         | 
------------------------------------------------------------------------------------------------


info UI33: performed detailed placement for 0 sec (CPU time: 0 sec; MEM: RSS - 509M, CVMEM - 1812M, PVMEM - 2636M)
Nitro-SoC> # ipo_vr_server -purge true
info UI32: performing setting vr server  (started at Wed Jan 4 05:24:39 2023)
IPO-INFO: VR-server is running. Stopping VR-server
info UI33: performed setting vr server for 0 sec (CPU time: 0 sec; MEM: RSS - 508M, CVMEM - 1812M, PVMEM - 2636M)
Nitro-SoC> # config_place_timing -name ipo_target_utilization -reset
info RPT: Running scan1
info RPT: Running groute1
Nitro-SoC> # ipo_flip_cell
info UI32: performing ipo flipping cells  (started at Wed Jan 4 05:24:39 2023)
info TA_CMDS6300: Running Multi-Core Timing Analysis using 4 CPUs.
info UI33: performed ipo flipping cells for 0 sec (CPU time: 0 sec; MEM: RSS - 506M, CVMEM - 1782M, PVMEM - 2636M)
Nitro-SoC> # route_global -flow turbo
info CHK10: Checking technology...
info CHK10: Checking libraries...
info CHK10: Checking routing...
info CHK10: Checking floorplan...
info UI30: performing global routing on partition wallace_tree (started at Wed Jan 4 05:24:39 2023)
--------------------------------
| Technology property | metal8 | 
|---------------------+--------|
| Partition property  | metal8 | 
|---------------------+--------|
| Actual max layer    | metal8 | 
--------------------------------



All Parameters are Set to Default Values for 'config_route_global'

Setting up data structures; grid size small
Small partition; changing hier depth to 1
Sdb track: Routing Layer  1 (Horizontal) = start  900, step 1400, number 1060
Sdb track: Routing Layer  2 (Vertical)   = start 1450, step 1900, number 779
Sdb track: Routing Layer  3 (Horizontal) = start  900, step 1400, number 1060
Sdb track: Routing Layer  4 (Vertical)   = start 2550, step 2800, number 528
Sdb track: Routing Layer  5 (Horizontal) = start 2300, step 2800, number 530
Sdb track: Routing Layer  6 (Vertical)   = start 2550, step 2800, number 528
Sdb track: Routing Layer  7 (Horizontal) = start 2700, step 8000, number 186
Sdb track: Routing Layer  8 (Vertical)   = start 2950, step 8000, number 185
Gathering obstacles for metal layers 1 through 8

Instantiated routing nodes at 7488 of 7488 (100 %) potential locations.
Completed initial data structure setup   (0 seconds elapsed)
 xOrig 0 xHi 1480104 xStep 57000 colHi 26
 yOrig 0 yHi 1484004 yStep 42000 rowHi 36

Congestion effort = medium
Timing effort     = medium

Start global routing with  4  CPUs 

Built 4446 nets   (1 seconds elapsed)

Initial Routing ...
At routing level  0, did    4446 of    4446 assigned nets;  100.0 percent of length   (0 seconds elapsed)
info TA_CMDS6300: Running Multi-Core Timing Analysis using 4 CPUs.
info EXTR538: The corner corner_0_0 check passed!
info EXTR540: The extraction technology check passed!

Layer assignment conditions are met for Metal-7 and above. 
With slack cutoff = 1000ps, found 0 possibly layer assigned nets. 

    Updated timing:   WNS =     0,  TNS =          0    (1 seconds elapsed)
    Edge Overflows = 0 (0.0000 %),  Macro Overflows = 0,  Node Overflows = 0 (0.0000 %) 

Report 'route_congestion': Route Congestion Report
Generated on Wed Jan 4 05:24:41 2023
  
------------------------------------------------------------------------
|                        Congestion Statistics                         |
|----------------+-------------+-------------+-----------+-------------|
|                | X           | Y           | Via       | Total       | 
|----------------+-------------+-------------+-----------+-------------|
| Edge Count     | 3600        | 3640        | 6552      | 13792       | 
|----------------+-------------+-------------+-----------+-------------|
| Overflow Edges | 0           | 0           | 0         | 0           | 
|----------------+-------------+-------------+-----------+-------------|
| Overflow as %  | 0           | 0           | 0         | 0           | 
|----------------+-------------+-------------+-----------+-------------|
| Worst          | 0.833333    | 0.8         | 0.271186  | 0.833333    | 
|----------------+-------------+-------------+-----------+-------------|
| Average        | 0.13731     | 0.262221    | 0.0548468 | 0.0881163   | 
|----------------+-------------+-------------+-----------+-------------|
| Overflow Nodes | 0           | 0           | -1        | 0           | 
|----------------+-------------+-------------+-----------+-------------|
| Wire Length    | 3.11442e+08 | 2.34136e+08 | 19514     | 5.45578e+08 | 
------------------------------------------------------------------------


Report 'routing': Global Routing Report
Generated on Wed Jan 4 05:24:42 2023
  
-------------------------------------------------------------------------------------------------------------------------------------
|                                                         Wires statistics                                                          |
|-------------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
|                               | TOTAL  | metal1 | metal2 | metal3 | metal4 | metal5 | metal6 | metal7 | metal8 | metal9 | metal10 | 
|-------------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Wire length (millimeter)      | 54.56  | 0.73   | 19.61  | 27.94  | 3.81   | 2.48   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00    | 
|-------------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Wire length (%)               | 100.00 | 1.34   | 35.94  | 51.20  | 6.98   | 4.54   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00    | 
|-------------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Non preferred wire length (%) | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00    | 
|-------------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Number of wires  (thousand)   | 8.24   | 0.12   | 3.68   | 3.52   | 0.80   | 0.13   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00    | 
-------------------------------------------------------------------------------------------------------------------------------------


  
--------------------------------------------------------------------------------------------------------------
|                                              Vias statistics                                               |
|----------------------------+--------+--------+--------+--------+--------+------+------+------+------+------|
|                            | TOTAL  | via1   | via2   | via3   | via4   | via5 | via6 | via7 | via8 | via9 | 
|----------------------------+--------+--------+--------+--------+--------+------+------+------+------+------|
| Number of vias  (thousand) | 19.51  | 11.19  | 6.90   | 1.18   | 0.25   | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 
|----------------------------+--------+--------+--------+--------+--------+------+------+------+------+------|
| Vias (%)                   | 100.00 | 57.32  | 35.35  | 6.04   | 1.29   | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 
|----------------------------+--------+--------+--------+--------+--------+------+------+------+------+------|
| Single vias (%)            | 100.00 | 100.00 | 100.00 | 100.00 | 100.00 | 0    | 0    | 0    | 0    | 0    | 
|----------------------------+--------+--------+--------+--------+--------+------+------+------+------+------|
| Double vias (%)            | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0    | 0    | 0    | 0    | 0    | 
|----------------------------+--------+--------+--------+--------+--------+------+------+------+------+------|
| Multi vias (%)             | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0    | 0    | 0    | 0    | 0    | 
--------------------------------------------------------------------------------------------------------------


info UI30: performing congestion analysis on partition wallace_tree (started at Wed Jan 4 05:24:42 2023)

Congestion ratio stats: min = 0.05, max = 0.45, mean = 0.28 
At threshold 1.17, found 0 hot spots, consisting of 0 grid-cells (0.00 pct of total)
At threshold 0.99, found 0 hot spots, consisting of 0 grid-cells (0.00 pct of total)
At threshold 0.87, found 0 hot spots, consisting of 0 grid-cells (0.00 pct of total)

-------------------------------------------------
| Grade = A; the partition should route easily. |
-------------------------------------------------

info UI33: performed global routing for 2 sec (CPU time: 2 sec; MEM: RSS - 511M, CVMEM - 1812M, PVMEM - 2636M)
info RPT: groute1 complete
Nitro-SoC> # report_path_group -violators_only -sort wns
Report 'report_path_group': Path Group
Generated on Wed Jan 4 05:24:42 2023
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 511M, CVMEM - 1812M, PVMEM - 2636M)
Nitro-SoC> # get_tdro_congestion_score
Nitro-SoC> # analyze_congestion
info UI30: performing congestion analysis on partition wallace_tree (started at Wed Jan 4 05:24:42 2023)

Congestion ratio stats: min = 0.05, max = 0.45, mean = 0.28 
At threshold 1.17, found 0 hot spots, consisting of 0 grid-cells (0.00 pct of total)
At threshold 0.99, found 0 hot spots, consisting of 0 grid-cells (0.00 pct of total)
At threshold 0.87, found 0 hot spots, consisting of 0 grid-cells (0.00 pct of total)

-------------------------------------------------
| Grade = A; the partition should route easily. |
-------------------------------------------------

info UI33: performed congestion analysis for 0 sec (CPU time: 0 sec; MEM: RSS - 511M, CVMEM - 1812M, PVMEM - 2636M)
Nitro-SoC> # config_place_timing -name high_congestion_threshold
info RPT: Congestion metric is 0.0
Nitro-SoC> # create_property -name rpt_hfns_grp4 -object_type partition -storage sparse -data_type double -hidden true -persistent true -init 0
Nitro-SoC> # get_top_partition
Nitro-SoC> # set_property -name rpt_hfns_grp4 -object wallace_tree -value 0.0
Nitro-SoC> # config_shell -echo_script false
Nitro-SoC> # config_shell -echo false
info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 511M, CVMEM - 1812M, PVMEM - 2636M)
info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 511M, CVMEM - 1812M, PVMEM - 2636M)
info UI30: performing congestion analysis on partition wallace_tree (started at Wed Jan 4 05:24:42 2023)

Congestion ratio stats: min = 0.05, max = 0.45, mean = 0.28 
At threshold 1.17, found 0 hot spots, consisting of 0 grid-cells (0.00 pct of total)
At threshold 0.99, found 0 hot spots, consisting of 0 grid-cells (0.00 pct of total)
At threshold 0.87, found 0 hot spots, consisting of 0 grid-cells (0.00 pct of total)

-------------------------------------------------
| Grade = A; the partition should route easily. |
-------------------------------------------------

info UI33: performed congestion analysis for 0 sec (CPU time: 0 sec; MEM: RSS - 511M, CVMEM - 1812M, PVMEM - 2636M)
info RPT: hfns complete
Nitro-SoC> # config_shell -echo_script false
info RPT: Optimization1 started Wed Jan 04 05:24:42 EET 2023

info RPT: Running pass1
info RPT: Pass1 optimization mode is 'ipo' 
info RPT: Pass1OptIpo
Nitro-SoC> # config_shell -echo false
Nitro-SoC> # get_top_partition
Nitro-SoC> # set_property -name optimize_max_util -value 100 -objects wallace_tree
Nitro-SoC> # update_cell_density_map -rect_size 16
Nitro-SoC> # config_place_timing -name enable_feedthrough_buffering_mode
info RPT: Running drc1
Nitro-SoC> # ipo_sweep_drc -max_slew 5000 -max_radius 1000u -max_cap 500 -max_fanout 48
info UI32: performing ipo drc fixing with timer  (started at Wed Jan 4 05:24:42 2023)
info IPO: Procesing high fanout nets
info IPO: Fixing drc
		Sized cells 1
info UI33: performed ipo drc fixing with timer for 0 sec (CPU time: 0 sec; MEM: RSS - 511M, CVMEM - 1812M, PVMEM - 2636M)
info RPT: drc1 complete
Nitro-SoC> # ipo_vr_server -purge true
info UI32: performing setting vr server  (started at Wed Jan 4 05:24:42 2023)
info UI33: performed setting vr server for 0 sec (CPU time: 0 sec; MEM: RSS - 511M, CVMEM - 1812M, PVMEM - 2636M)
info RPT: Running gtns1
Nitro-SoC> # config_nitro_flow -name enable_leakage_control
Nitro-SoC> # get_config -name ref_flows/enable_leakage_control
Nitro-SoC> # config_power_optimize -coarse_vt_control_modes  wns tns drc hold 
Nitro-SoC> # get_config -name config_optimize -param multi_process_count
Nitro-SoC> # get_config -name config_optimize -param enable_mx
Nitro-SoC> # optimize -mode global -objective wns tns drc
Nitro-SoC> # config_shell -echo false
info OPT260: Coarse-grain VT control is enabled in optimization for these objectives: WNS TNS DRC HOLD
info CHK10: Checking placement...
info UI32: performing optimize in global mode  (started at Wed Jan 4 05:24:42 2023)
Report 'wallace_tree': Design Report
Generated on Wed Jan 4 05:24:42 2023
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 4460  | 
| Constant Cells | 1     | 
| Spare Cells    | 0     | 
| Clock Cells    | 0     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 8675  | 
| Unplaced Cells | 0     | 
--------------------------


  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 21    | 0.24       | 
| Inverters      | 94    | 1.08       | 
| Registers      | 129   | 1.48       | 
| Latches        | 0     | 0          | 
| Complex Cells  | 42    | 0.48       | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 8675  | 100        | 
---------------------------------------


  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 11223.1                | 52.82           | 
| Buffers, Inverters | 138.054                | 0.64            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 21246                  | 100             | 
-----------------------------------------------------------------


  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 10503 | 100        | 
| Orphaned        | 1764  | 16.79      | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 3254  | 30.98      | 
| 2 Fanouts       | 5335  | 50.79      | 
| 3-30 Fanouts    | 72    | 0.68       | 
| 30-127 Fanouts  | 78    | 0.74       | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------


Report 'gr_config': GR Config Report
Generated on Wed Jan 4 05:24:42 2023
  
------------------------------------------------------------
|                     GR Configuration                     |
|--------------+----------+--------+-----------+-----------|
|              | Mode     | Tracks | Min Layer | Max Layer | 
|--------------+----------+--------+-----------+-----------|
| wallace_tree | unfolded | 30     | 1         | 8         | 
------------------------------------------------------------


info OPT221: The optimizer only reports negative slack path groups (SETUP)
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Predictive     | Predictive     | 
|--------------+----------------+----------------|
| Detail Route | Predictive     | Predictive     | 
--------------------------------------------------


Cell Density Map Utilization - 49 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  | 0
35  | 0
40  | 0
45  |===== 3
50  |======================================================================== 41
55  |======== 5
60  | 0
65  | 0
70  | 0
75  | 0
80  | 0
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%


info OPT1: Analyzing design wallace_tree.
info OPT24: optimize_max_util is set to 100% in partition wallace_tree (0 density boxes are currently over utilized: max=56.6211%).

WNS:0 TNS:0 SLEW:-51264 CAP:-6246.3 LEAKAGE:0.258617 DYNAMIC:2.668954 AREA:11223.1


info OPT18: Initial optimization with objectives: WNS TNS MAX_SLEW MAX_CAP
WNS:0 TNS:0 SLEW:-51264 CAP:-6246.3 LEAKAGE:0.258617 DYNAMIC:2.668954 AREA:11223.1
info OPT225: Completed optimization in global mode with combined WNS and TNS objective and Sweep I step in 0 sec (CPU time: 0 sec; MEM: RSS - 519M, CVMEM - 1812M, PVMEM - 2636M)
WNS:0 TNS:0 SLEW:-51264 CAP:-6246.3 LEAKAGE:0.258617 DYNAMIC:2.668954 AREA:11223.1
Targets evaluated: 0, optimized: 0
info OPT225: Completed optimization in global mode with combined WNS and TNS objective and Sweep II step in 0 sec (CPU time: 0 sec; MEM: RSS - 519M, CVMEM - 1812M, PVMEM - 2636M)
info OPT5: Optimizing objective MAX_SLEW.
WNS:0 TNS:0 SLEW:-51264 CAP:-6246.3 LEAKAGE:0.258617 DYNAMIC:2.668954 AREA:11223.1
info DDR: Performing initial density recovery
info DDR: Performed initial density recovery in 0 seconds (CPU: 0 seconds)
WNS:0 TNS:0 SLEW:-51264 CAP:-6246.3 LEAKAGE:0.258617 DYNAMIC:2.668954 AREA:11223.1
info OPT226: Running optimization with 4 processes.
info OPT2: Pass 1 optimization.
WNS:0 TNS:0 SLEW:-51264 CAP:-6246.3 LEAKAGE:0.258617 DYNAMIC:2.668954 AREA:11223.1
WNS:0 TNS:0 SLEW:-51264 CAP:-6246.3 LEAKAGE:0.258617 DYNAMIC:2.668954 AREA:11223.1

info OPT3: 65 nets evaluated, 0 optimized in this pass.
info OPT6: cpu [0h:0m:0s] memory [1g:758m:332k]
info OPT4: Total 65 nets evaluated, 0 optimized.
info OPT24: optimize_max_util is set to 100% in partition wallace_tree (0 density boxes are currently over utilized: max=56.6211%).

info OPT6: cpu [0h:0m:0s] memory [1g:758m:332k]
info OPT225: Completed optimization in global mode with MAX SLEW objective and MAX SLEW step in 0 sec (CPU time: 0 sec; MEM: RSS - 517M, CVMEM - 1821M, PVMEM - 2636M)
info OPT5: Optimizing objective MAX_CAP.
WNS:0 TNS:0 SLEW:-51264 CAP:-6246.3 LEAKAGE:0.258617 DYNAMIC:2.668954 AREA:11223.1
info OPT226: Running optimization with 4 processes.
info OPT4: Total 0 nets evaluated, 0 optimized.
info OPT24: optimize_max_util is set to 100% in partition wallace_tree (0 density boxes are currently over utilized: max=56.6211%).

info OPT6: cpu [0h:0m:0s] memory [1g:758m:312k]
info OPT225: Completed optimization in global mode with MAX CAP objective and MAX CAP step in 0 sec (CPU time: 0 sec; MEM: RSS - 517M, CVMEM - 1821M, PVMEM - 2636M)
WNS:0 TNS:0 SLEW:-51264 CAP:-6246.3 LEAKAGE:0.258617 DYNAMIC:2.668954 AREA:11223.1

info OPT24: optimize_max_util is set to 100% in partition wallace_tree (0 density boxes are currently over utilized: max=56.6211%).


Report 'wallace_tree': Design Report
Generated on Wed Jan 4 05:24:43 2023
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 4460  | 
| Constant Cells | 1     | 
| Spare Cells    | 0     | 
| Clock Cells    | 0     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 8675  | 
| Unplaced Cells | 0     | 
--------------------------


  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 21    | 0.24       | 
| Inverters      | 94    | 1.08       | 
| Registers      | 129   | 1.48       | 
| Latches        | 0     | 0          | 
| Complex Cells  | 42    | 0.48       | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 8675  | 100        | 
---------------------------------------


  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 11223.1                | 52.82           | 
| Buffers, Inverters | 138.054                | 0.64            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 21246                  | 100             | 
-----------------------------------------------------------------


  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 10503 | 100        | 
| Orphaned        | 1764  | 16.79      | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 3254  | 30.98      | 
| 2 Fanouts       | 5335  | 50.79      | 
| 3-30 Fanouts    | 72    | 0.68       | 
| 30-127 Fanouts  | 78    | 0.74       | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------


info OPT221: The optimizer only reports negative slack path groups (SETUP)
Cell Density Map Utilization - 49 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  | 0
35  | 0
40  | 0
45  |===== 3
50  |======================================================================== 41
55  |======== 5
60  | 0
65  | 0
70  | 0
75  | 0
80  | 0
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%

info UI33: performed optimize in global mode for 1 sec (CPU time: 1 sec; MEM: RSS - 509M, CVMEM - 1851M, PVMEM - 2636M)
Nitro-SoC> # config_nitro_flow -name enable_leakage_control
Nitro-SoC> # get_config -name ref_flows/enable_leakage_control
Nitro-SoC> # config_power_optimize -coarse_vt_control_modes 
Nitro-SoC> # config_optimize -enable_mx true -multi_process_count 4
info RPT: gtns1 complete
Nitro-SoC> # config_place_timing -name enable_feedthrough_buffering_mode
Nitro-SoC> # config_place_timing -name low_effort_io_optimization
info RPT: Adjusting slack margin for IO path groups to avoid more optimization
Nitro-SoC> # config_shell -echo false
info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 509M, CVMEM - 1851M, PVMEM - 2636M)
Report 'report_path_group': Path Group
Generated on Wed Jan 4 05:24:43 2023
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 509M, CVMEM - 1851M, PVMEM - 2636M)
Nitro-SoC> # debug_opt -enable_prects_usq_for_tns true
info RPT: Running ltns1
Nitro-SoC> # config_nitro_flow -name enable_leakage_control
Nitro-SoC> # get_config -name ref_flows/enable_leakage_control
Nitro-SoC> # get_config -name config_auto_learning -param enable_wns_local_optimize
Nitro-SoC> # get_config -name config_optimize -param multi_process_count
Nitro-SoC> # get_config -name config_optimize -param enable_mx
Nitro-SoC> # optimize -mode local -effort medium -objective wns tns drc
Nitro-SoC> # config_shell -echo false
info CHK10: Checking placement...
info UI32: performing optimize in local mode  (started at Wed Jan 4 05:24:43 2023)
Report 'wallace_tree': Design Report
Generated on Wed Jan 4 05:24:43 2023
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 4460  | 
| Constant Cells | 1     | 
| Spare Cells    | 0     | 
| Clock Cells    | 0     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 8675  | 
| Unplaced Cells | 0     | 
--------------------------


  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 21    | 0.24       | 
| Inverters      | 94    | 1.08       | 
| Registers      | 129   | 1.48       | 
| Latches        | 0     | 0          | 
| Complex Cells  | 42    | 0.48       | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 8675  | 100        | 
---------------------------------------


  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 11223.1                | 52.82           | 
| Buffers, Inverters | 138.054                | 0.64            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 21246                  | 100             | 
-----------------------------------------------------------------


  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 10503 | 100        | 
| Orphaned        | 1764  | 16.79      | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 3254  | 30.98      | 
| 2 Fanouts       | 5335  | 50.79      | 
| 3-30 Fanouts    | 72    | 0.68       | 
| 30-127 Fanouts  | 78    | 0.74       | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------


Report 'gr_config': GR Config Report
Generated on Wed Jan 4 05:24:44 2023
  
------------------------------------------------------------
|                     GR Configuration                     |
|--------------+----------+--------+-----------+-----------|
|              | Mode     | Tracks | Min Layer | Max Layer | 
|--------------+----------+--------+-----------+-----------|
| wallace_tree | unfolded | 30     | 1         | 8         | 
------------------------------------------------------------


info OPT221: The optimizer only reports negative slack path groups (SETUP)
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Predictive     | Predictive     | 
|--------------+----------------+----------------|
| Detail Route | Predictive     | Predictive     | 
--------------------------------------------------


Cell Density Map Utilization - 49 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  | 0
35  | 0
40  | 0
45  |===== 3
50  |======================================================================== 41
55  |======== 5
60  | 0
65  | 0
70  | 0
75  | 0
80  | 0
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%


info OPT1: Analyzing design wallace_tree.
info OPT24: optimize_max_util is set to 100% in partition wallace_tree (0 density boxes are currently over utilized: max=56.6211%).

WNS:0 TNS:0 SLEW:-51264 CAP:-6246.3 LEAKAGE:0.258617 DYNAMIC:2.668954 AREA:11223.1

INFO :: Running optimization in MEDIUM effort level

info OPT5: Optimizing objective MAX_SLEW.
WNS:0 TNS:0 SLEW:-51264 CAP:-6246.3 LEAKAGE:0.258617 DYNAMIC:2.668954 AREA:11223.1
info DDR: Performing initial density recovery
info DDR: Performed initial density recovery in 0 seconds (CPU: 0 seconds)
WNS:0 TNS:0 SLEW:-51264 CAP:-6246.3 LEAKAGE:0.258617 DYNAMIC:2.668954 AREA:11223.1
info OPT226: Running optimization with 4 processes.
info OPT2: Pass 1 optimization.
WNS:0 TNS:0 SLEW:-51264 CAP:-6246.3 LEAKAGE:0.258617 DYNAMIC:2.668954 AREA:11223.1

info OPT3: 65 nets evaluated, 0 optimized in this pass.
info OPT6: cpu [0h:0m:0s] memory [1g:759m:216k]
info OPT4: Total 65 nets evaluated, 0 optimized.
info OPT24: optimize_max_util is set to 100% in partition wallace_tree (0 density boxes are currently over utilized: max=56.6211%).

info OPT6: cpu [0h:0m:0s] memory [1g:759m:216k]
info OPT225: Completed optimization in local mode with MAX SLEW objective and MAX SLEW step in 0 sec (CPU time: 0 sec; MEM: RSS - 517M, CVMEM - 1821M, PVMEM - 2636M)
info OPT5: Optimizing objective MAX_CAP.
WNS:0 TNS:0 SLEW:-51264 CAP:-6246.3 LEAKAGE:0.258617 DYNAMIC:2.668954 AREA:11223.1
info OPT226: Running optimization with 4 processes.
info OPT4: Total 0 nets evaluated, 0 optimized.
info OPT24: optimize_max_util is set to 100% in partition wallace_tree (0 density boxes are currently over utilized: max=56.6211%).

info OPT6: cpu [0h:0m:0s] memory [1g:758m:312k]
info OPT225: Completed optimization in local mode with MAX CAP objective and MAX CAP step in 0 sec (CPU time: 0 sec; MEM: RSS - 517M, CVMEM - 1821M, PVMEM - 2636M)
WNS:0 TNS:0 SLEW:-51264 CAP:-6246.3 LEAKAGE:0.258617 DYNAMIC:2.668954 AREA:11223.1

info OPT24: optimize_max_util is set to 100% in partition wallace_tree (0 density boxes are currently over utilized: max=56.6211%).


Report 'wallace_tree': Design Report
Generated on Wed Jan 4 05:24:44 2023
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 4460  | 
| Constant Cells | 1     | 
| Spare Cells    | 0     | 
| Clock Cells    | 0     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 8675  | 
| Unplaced Cells | 0     | 
--------------------------


  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 21    | 0.24       | 
| Inverters      | 94    | 1.08       | 
| Registers      | 129   | 1.48       | 
| Latches        | 0     | 0          | 
| Complex Cells  | 42    | 0.48       | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 8675  | 100        | 
---------------------------------------


  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 11223.1                | 52.82           | 
| Buffers, Inverters | 138.054                | 0.64            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 21246                  | 100             | 
-----------------------------------------------------------------


  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 10503 | 100        | 
| Orphaned        | 1764  | 16.79      | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 3254  | 30.98      | 
| 2 Fanouts       | 5335  | 50.79      | 
| 3-30 Fanouts    | 72    | 0.68       | 
| 30-127 Fanouts  | 78    | 0.74       | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------


info OPT221: The optimizer only reports negative slack path groups (SETUP)
Cell Density Map Utilization - 49 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  | 0
35  | 0
40  | 0
45  |===== 3
50  |======================================================================== 41
55  |======== 5
60  | 0
65  | 0
70  | 0
75  | 0
80  | 0
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%

info UI33: performed optimize in local mode for 0 sec (CPU time: 0 sec; MEM: RSS - 509M, CVMEM - 1851M, PVMEM - 2636M)
Nitro-SoC> # config_nitro_flow -name enable_leakage_control
Nitro-SoC> # get_config -name ref_flows/enable_leakage_control
Nitro-SoC> # config_optimize -enable_mx true -multi_process_count 4
info RPT: ltns1 complete
info RPT: Effort for area reduction is set by PLX::_area_opt_effort_pass1_ variable (high)
Nitro-SoC> # config_place_timing -name low_power_effort
info RPT: Running area1
info RPT: Running power optimization power_opt1
Nitro-SoC> # config_place_timing -name low_power_effort
Nitro-SoC> # config_shell -echo false
corner_0_0
corner_0_0
info LP: The enabled corners for dynamic power are: corner_0_0
info LP: The enabled corners for leakage power are: corner_0_0
info LP: The total power for corner_0_0 corner: 2927571
info LP: The total power for corner_0_0 corner: 2927571
info LP: The detailed power report:
Report 'report_power_summary': Power
Generated on Wed Jan 4 05:24:44 2023
  
-------------------------------------------------------------------------------------------
|                                Power Summary (nanowatt)                                 |
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
| Component          | Internal | Switching |  | Dynamic | Leakage |  | Total   | Percent | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
| Entire design      |  1443303 |   1225651 |  | 2668954 |  258617 |  | 2927571 |  100.00 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|                    |          |           |  |         |         |  |         |         | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
| Power of all cells |  1443303 |    903981 |  | 2347284 |  258617 |  | 2605901 |   89.01 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|   Clock cells      |     3137 |       392 |  |    3529 |      58 |  |    3587 |    0.12 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|   Data cells       |  1440166 |    903589 |  | 2343755 |  258559 |  | 2602313 |   88.89 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|     Combinational  |  1165580 |    880664 |  | 2046245 |  248496 |  | 2294741 |   78.38 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|     Registers      |   274585 |     22925 |  |  297510 |   10063 |  |  307573 |   10.51 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|     Macros         |        0 |         0 |  |       0 |       0 |  |       0 |    0.00 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|     Physical       |        0 |         0 |  |       0 |       0 |  |       0 |    0.00 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|                    |          |           |  |         |         |  |         |         | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
| Power of all nets  |          |    321670 |  |  321670 |         |  |  321670 |   10.99 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|   Clock nets       |          |     18521 |  |   18521 |         |  |   18521 |    0.63 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|     Clock leaves   |          |     18521 |  |   18521 |         |  |   18521 |    0.63 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|   Data nets        |          |    303149 |  |  303149 |         |  |  303149 |   10.35 | 
-------------------------------------------------------------------------------------------


info LP: Low effort power optimization of all cells.
info LP: Start power optimization in mode postroute_normal.
info CHK10: Checking placement...
info UI32: performing optimize in post_route mode  (started at Wed Jan 4 05:24:44 2023)
Report 'wallace_tree': Design Report
Generated on Wed Jan 4 05:24:44 2023
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 4460  | 
| Constant Cells | 1     | 
| Spare Cells    | 0     | 
| Clock Cells    | 0     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 8675  | 
| Unplaced Cells | 0     | 
--------------------------


  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 21    | 0.24       | 
| Inverters      | 94    | 1.08       | 
| Registers      | 129   | 1.48       | 
| Latches        | 0     | 0          | 
| Complex Cells  | 42    | 0.48       | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 8675  | 100        | 
---------------------------------------


  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 11223.1                | 52.82           | 
| Buffers, Inverters | 138.054                | 0.64            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 21246                  | 100             | 
-----------------------------------------------------------------


  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 10503 | 100        | 
| Orphaned        | 1764  | 16.79      | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 3254  | 30.98      | 
| 2 Fanouts       | 5335  | 50.79      | 
| 3-30 Fanouts    | 72    | 0.68       | 
| 30-127 Fanouts  | 78    | 0.74       | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------


Report 'gr_config': GR Config Report
Generated on Wed Jan 4 05:24:45 2023
  
------------------------------------------------------------
|                     GR Configuration                     |
|--------------+----------+--------+-----------+-----------|
|              | Mode     | Tracks | Min Layer | Max Layer | 
|--------------+----------+--------+-----------+-----------|
| wallace_tree | unfolded | 30     | 1         | 8         | 
------------------------------------------------------------


info OPT221: The optimizer only reports negative slack path groups (SETUP)
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Predictive     | Predictive     | 
|--------------+----------------+----------------|
| Detail Route | Predictive     | Predictive     | 
--------------------------------------------------


Cell Density Map Utilization - 49 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  | 0
35  | 0
40  | 0
45  |===== 3
50  |======================================================================== 41
55  |======== 5
60  | 0
65  | 0
70  | 0
75  | 0
80  | 0
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%


info OPT1: Analyzing design wallace_tree.
info OPT24: optimize_max_util is set to 100% in partition wallace_tree (0 density boxes are currently over utilized: max=56.6211%).

WNS:0 TNS:0 SLEW:-51264 CAP:-6246.3 LEAKAGE:0.258617 DYNAMIC:2.668954 AREA:11223.1


info OPT7: Setting timing endpoints with negative slack (TPNS) to zero slack to allow optimization to use timing slack on sub-critical timing paths.
info OPT226: Running optimization with 4 processes.
info OPT5: Optimizing objective TOTAL_POWER.
SLEW:-51264 CAP:-6246.3 LEAKAGE:0.258617 DYNAMIC:2.668954 AREA:11223.1

info OPT10: optimized 155 targets
SLEW:-51264 CAP:-6246.3 LEAKAGE:0.253873 DYNAMIC:2.641063 AREA:11125.7

info OPT9: total 155 nets optimized
info OPT24: optimize_max_util is set to 100% in partition wallace_tree (0 density boxes are currently over utilized: max=55.3488%).

info OPT6: cpu [0h:0m:3s] memory [1g:758m:332k]
SLEW:-51264 CAP:-6246.3 LEAKAGE:0.253873 DYNAMIC:2.641063 AREA:11125.7

info OPT10: optimized 412 targets
SLEW:-51264 CAP:-6246.3 LEAKAGE:0.243385 DYNAMIC:2.588937 AREA:11012.9

info OPT9: total 412 nets optimized
info OPT24: optimize_max_util is set to 100% in partition wallace_tree (0 density boxes are currently over utilized: max=54.3415%).

info OPT6: cpu [0h:0m:2s] memory [1g:758m:332k]
info OPT225: Completed optimization in postroute mode with TOTAL POWER objective and TOTAL POWER step in 3 sec (CPU time: 7 sec; MEM: RSS - 524M, CVMEM - 1939M, PVMEM - 2636M)
info OPT8: Restoring correct timing at timing endpoints with negative slack (TPNS).
Recovering TNS
info OPT226: Running optimization with 4 processes.
info OPT5: Optimizing objective TNS.
info DDR: Performing initial density recovery
info DDR: Performed initial density recovery in 0 seconds (CPU: 0 seconds)
WNS:-156 TNS:-329 SLEW:-51264 CAP:-6246.3 LEAKAGE:0.243385 DYNAMIC:2.588937 AREA:11012.9
info OPT2: Pass 1 optimization.
WNS:-156 TNS:-329 SLEW:-51264 CAP:-6246.3 LEAKAGE:0.243385 DYNAMIC:2.588937 AREA:11012.9
WNS:-99 TNS:-156 SLEW:-50463 CAP:-6246.3 LEAKAGE:0.245547 DYNAMIC:2.595836 AREA:11039.3
WNS:0 TNS:0 SLEW:-50463 CAP:-6246.3 LEAKAGE:0.246276 DYNAMIC:2.601183 AREA:11049.4
WNS:0 TNS:0 SLEW:-50463 CAP:-6246.3 LEAKAGE:0.246276 DYNAMIC:2.601183 AREA:11049.4

info OPT3: 103 nets evaluated, 81 optimized in this pass.
info OPT6: cpu [0h:0m:5s] memory [1g:758m:596k]
info OPT4: Total 103 nets evaluated, 81 optimized.
info OPT24: optimize_max_util is set to 100% in partition wallace_tree (0 density boxes are currently over utilized: max=55.0781%).

info OPT6: cpu [0h:0m:5s] memory [1g:758m:596k]
info OPT225: Completed optimization in postroute mode with TOTAL POWER objective and TNS recovery step in 5 sec (CPU time: 5 sec; MEM: RSS - 523M, CVMEM - 1939M, PVMEM - 2636M)
WNS:0 TNS:0 SLEW:-50463 CAP:-6246.3 LEAKAGE:0.246276 DYNAMIC:2.601183 AREA:11049.4

info OPT24: optimize_max_util is set to 100% in partition wallace_tree (0 density boxes are currently over utilized: max=55.0781%).


info DUM207: optimize: re-initialized cell-density map for partition wallace_tree old bin-size 8x8 rows new bin-size 16x16 rows.
info DUM203: optimize: created cell-density map for partition wallace_tree with max-util 100 and bin-size 16x16 rows.
Report 'wallace_tree': Design Report
Generated on Wed Jan 4 05:24:53 2023
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 4460  | 
| Constant Cells | 1     | 
| Spare Cells    | 0     | 
| Clock Cells    | 0     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 8675  | 
| Unplaced Cells | 0     | 
--------------------------


  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 21    | 0.24       | 
| Inverters      | 94    | 1.08       | 
| Registers      | 129   | 1.48       | 
| Latches        | 0     | 0          | 
| Complex Cells  | 42    | 0.48       | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 8675  | 100        | 
---------------------------------------


  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 11049.4                | 52              | 
| Buffers, Inverters | 97.09                  | 0.45            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 21246                  | 100             | 
-----------------------------------------------------------------


  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 10503 | 100        | 
| Orphaned        | 1764  | 16.79      | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 3254  | 30.98      | 
| 2 Fanouts       | 5335  | 50.79      | 
| 3-30 Fanouts    | 72    | 0.68       | 
| 30-127 Fanouts  | 78    | 0.74       | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------


info OPT221: The optimizer only reports negative slack path groups (SETUP)
Cell Density Map Utilization - 49 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  | 0
35  | 0
40  | 0
45  |========== 6
50  |======================================================================== 42
55  |= 1
60  | 0
65  | 0
70  | 0
75  | 0
80  | 0
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%

warning UI160: Clear all variables that may contain removed objects.
info UI33: performed optimize in post_route mode for 8 sec (CPU time: 13 sec; MEM: RSS - 515M, CVMEM - 1970M, PVMEM - 2636M)
info LP: Power optimization done.
info LP: The detailed power report after power optimization.
Report 'report_power_summary': Power
Generated on Wed Jan 4 05:24:53 2023
  
-------------------------------------------------------------------------------------------
|                                Power Summary (nanowatt)                                 |
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
| Component          | Internal | Switching |  | Dynamic | Leakage |  | Total   | Percent | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
| Entire design      |  1408945 |   1192239 |  | 2601183 |  246276 |  | 2847459 |  100.00 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|                    |          |           |  |         |         |  |         |         | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
| Power of all cells |  1408945 |    870463 |  | 2279408 |  246276 |  | 2525683 |   88.70 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|   Clock cells      |     3145 |       392 |  |    3537 |      58 |  |    3596 |    0.13 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|   Data cells       |  1405799 |    870071 |  | 2275870 |  246218 |  | 2522088 |   88.57 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|     Combinational  |  1131360 |    847146 |  | 1978507 |  236155 |  | 2214661 |   77.78 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|     Registers      |   274441 |     22925 |  |  297366 |   10063 |  |  307428 |   10.80 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|     Macros         |        0 |         0 |  |       0 |       0 |  |       0 |    0.00 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|     Physical       |        0 |         0 |  |       0 |       0 |  |       0 |    0.00 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|                    |          |           |  |         |         |  |         |         | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
| Power of all nets  |          |    321776 |  |  321776 |         |  |  321776 |   11.30 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|   Clock nets       |          |     18521 |  |   18521 |         |  |   18521 |    0.65 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|     Clock leaves   |          |     18521 |  |   18521 |         |  |   18521 |    0.65 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|   Data nets        |          |    303255 |  |  303255 |         |  |  303255 |   10.65 | 
-------------------------------------------------------------------------------------------


info UI33: performed report_power_summary for 0 sec (CPU time: 0 sec; MEM: RSS - 515M, CVMEM - 1970M, PVMEM - 2636M)
Nitro-SoC> # config_place_timing -name apply_clock_offsets_for_power
info RPT: area1 complete
info RPT: Running lwns1
Nitro-SoC> # ipo_optimize -convergent false -clock_offsets true -congestion true -messages verbose
info UI32: performing ipo wns optimization  (started at Wed Jan 4 05:24:53 2023)
info IPO: Using GR-server mode
info IPO: Running IPO optimization with 2 loops, 10 sweeps, and 100000 max targets
info IPO: Timer is valid
info IPO: WNS = 0
info IPO: Using GR
info IPO: Feedthrough buffering is disabled
info IPO: Feedback from CDM to VR is enabled
info IPO: Minimum slack gain is set to 1.0 
info IPO: WNS optimization mode
info IPO: IpoDataTechniques technique with 
info IPO:      IpoSizeCellCriticalWithSideSlew->Pin
info IPO:      IpoMoveCell->Pin
info IPO:      IpoFitDriverTechnique
info IPO: IpoClockTechniques technique with 
info IPO:      IpoFixPipeline->Pin
info IPO:      IpoUsefulSkewTechnique
info IPO: IpoClockTechniquesUltra technique with 
info IPO:      IpoUsefulSkewPipelineTechnique
info IPO: ServerRepairMode is no-DP | GR-sever
info IPO: IpoStrategy Convergent mode is ON
info IPO: Relaxing convergence criteria
info IPO: IpoEngineSweepPinsCriticalClockDataUltraBwd Convergent mode is ON
info IPO: IpoEngineSweepPinsCriticalClockDataUltraBwd Added congestion objective
info IPO: IpoStrategy Prepare TA
info IPO: IpoStrategy TA is valid
info IPO: IpoStrategy TA is in incremental mode
info IPO: Selected default inverter INV_X8 
info IPO: Selected default buffer BUF_X8 
info IpoRouteTopology: Layers for routing optimization are not found
info IPO: Best repeater per layer
info IPO: Created IPO_NDR_metal4_
info IPO: Created IPO_NDR_metal5_
info IPO: Created IPO_NDR_metal6_
info IPO: delay         {L/D= 4.670 um/ps, C=  42.2 (  6.6) fF, T=  70.8 ps, E=  25.1 ps, L= 284 um @ metal2 A=3.46 um2, BUF_X8}
info IPO: delay         {L/D= 4.039 um/ps, C=  52.5 (  6.6) fF, T=  85.6 ps, E=  30.8 ps, L= 283 um @ metal3 A=3.46 um2, BUF_X8}
info IPO: delay         {L/D= 5.919 um/ps, C=  85.6 ( 12.4) fF, T=  88.0 ps, E=  33.2 ps, L= 421 um @ metal4 A=6.65 um2, BUF_X16}
info IPO: delay         {L/D= 6.156 um/ps, C=  82.6 ( 12.4) fF, T=  88.7 ps, E=  33.9 ps, L= 440 um @ metal5 A=6.65 um2, BUF_X16}
info IPO: delay         {L/D= 6.119 um/ps, C=  82.7 ( 12.4) fF, T=  89.7 ps, E=  34.4 ps, L= 440 um @ metal6 A=6.65 um2, BUF_X16}
info IPO: Corner corner_0_0 with RC constant: 0.000260272 @ metal4
info IPO: delay         {L/D= 5.919 um/ps, C=  85.6 ( 12.4) fF, T=  88.0 ps, E=  33.2 ps, L= 421 um @ metal4 A=6.65 um2, BUF_X16}
info IPO: length        {L/D= 4.962 um/ps, C= 183.5 ( 12.4) fF, T= 341.7 ps, E= 149.2 ps, L= 985 um @ metal4 A=6.65 um2, BUF_X16}
info IPO: Drc buffer:   {L/D= 4.962 um/ps, C= 183.5 ( 12.4) fF, T= 341.7 ps, E= 149.2 ps, L= 985 um @ metal4 A=6.65 um2, BUF_X16}
info IPO: delay         {L/D= 6.507 um/ps, C=  77.3 ( 25.2) fF, T=  75.3 ps, E=  25.4 ps, L= 299 um @ metal4 A=4.52 um2, INV_X16}
info IPO: DRC corner corner_0_0
info IPO: GR optimize
--------------------------------
| Technology property | metal8 | 
|---------------------+--------|
| Partition property  | metal8 | 
|---------------------+--------|
| Actual max layer    | metal8 | 
--------------------------------


Setting up data structures; grid size small
Instantiated routing nodes at 7488 of 7488 (100 %) potential locations.
Completed initial data structure setup   (0 seconds elapsed)
 xOrig 0 xHi 1480104 xStep 57000 colHi 26
 yOrig 0 yHi 1484004 yStep 42000 rowHi 36

Congestion effort = low
Timing effort     = low

Start refine global routing with  4  CPUs 

Built 4453 nets   (0 seconds elapsed)

Layer assignment conditions are met for Metal-7 and above. 
With slack cutoff = 1000ps, found 0 possibly layer assigned nets. 

    Updated timing:   WNS =     0,  TNS =          0    (0 seconds elapsed)
    Edge Overflows = 0 (0.0000 %),  Macro Overflows = 0,  Node Overflows = 0 (0.0000 %) 
info IPO: Total [0h:0m:0s], cpu [0h:0m:0s], memory [1g:789m:108k] @ GR optimize
info IPO: Total [0h:0m:0s], cpu [0h:0m:0s], memory [1g:789m:108k] @ Update timing
info IPO: SETUP WNS:0 TWNS:0
info IPO: Starting new GR-server

info IPO: IpoStrategy Run 1
info IPO: Run IpoEngineSweepPinsCriticalClockDataUltraBwd
info IPO: Sweep 1
info IPO: t:e:o 0:0:0
info IPO: SETUP WNS:0 TWNS:0
info IPO: Total [0h:0m:0s], cpu [0h:0m:0s], memory [1g:789m:108k] @ Update timing
info IPO: SETUP WNS:0 TWNS:0
info IPO: Optimization converged at [0, cg=0.00000]
info IPO: Total [0h:0m:0s], cpu [0h:0m:0s], memory [1g:789m:108k] @ Optimization
info IPO: Legalization 1
info IPO: Stopping GR-server

info IPO: GR optimize
--------------------------------
| Technology property | metal8 | 
|---------------------+--------|
| Partition property  | metal8 | 
|---------------------+--------|
| Actual max layer    | metal8 | 
--------------------------------


Setting up data structures; grid size small
Instantiated routing nodes at 7488 of 7488 (100 %) potential locations.
Completed initial data structure setup   (0 seconds elapsed)
 xOrig 0 xHi 1480104 xStep 57000 colHi 26
 yOrig 0 yHi 1484004 yStep 42000 rowHi 36

Congestion effort = low
Timing effort     = low

Start refine global routing with  4  CPUs 

Built 4453 nets   (0 seconds elapsed)

Layer assignment conditions are met for Metal-7 and above. 
With slack cutoff = 1000ps, found 0 possibly layer assigned nets. 

    Updated timing:   WNS =     0,  TNS =          0    (0 seconds elapsed)
    Edge Overflows = 0 (0.0000 %),  Macro Overflows = 0,  Node Overflows = 0 (0.0000 %) 
info IPO: Total [0h:0m:0s], cpu [0h:0m:0s], memory [1g:789m:108k] @ GR optimize
info IPO: Starting new GR-server

info IPO: Total [0h:0m:0s], cpu [0h:0m:0s], memory [1g:789m:108k] @ Update timing
info IPO: SETUP WNS:0 TWNS:0
info IPO: Total [0h:0m:0s], cpu [0h:0m:0s], memory [1g:789m:108k] @ Legalization
info IPO: IpoStrategy Optimization converged at [0, wns=0, twns=0, cg=0.00000] (started at [0, wns=0, twns=0, cg=0.00000])
info IPO: IpoStrategy Optimization target is met at [0, wns=0, twns=0, cg=0.00000]
info IPO: t:e:o 0:0:0
info IPO: SETUP WNS:0 TWNS:0
info IPO: Total [0h:0m:0s], cpu [0h:0m:0s], memory [1g:789m:108k] @ Update timing
info IPO: SETUP WNS:0 TWNS:0
info IPO: IpoDataTechniques t:e:o 0:0:0
info IPO: IpoSizeCellCriticalWithSideSlew->Pin t:e:o 0:0:0
info IPO: IpoMoveCell->Pin t:e:o 0:0:0
info IPO: IpoFitDriverTechnique t:e:o 0:0:0
info IPO: IpoClockTechniques t:e:o 0:0:0
info IPO: IpoFixPipeline->Pin t:e:o 0:0:0
info IPO: IpoUsefulSkewTechnique t:e:o 0:0:0
info IPO: IpoClockTechniquesUltra t:e:o 0:0:0
info IPO: IpoUsefulSkewPipelineTechnique t:e:o 0:0:0
info IPO: Stopping GR-server

info IPO: Total [0h:0m:1s], cpu [0h:0m:1s], memory [1g:789m:108k] @ IPO strategy
info UI33: performed ipo wns optimization for 0 sec (CPU time: 1 sec; MEM: RSS - 515M, CVMEM - 1970M, PVMEM - 2636M)
Nitro-SoC> # report_path_group -violators_only -sort wns
Report 'report_path_group': Path Group
Generated on Wed Jan 4 05:24:54 2023
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 515M, CVMEM - 1970M, PVMEM - 2636M)
info RPT: lwns1 complete
Nitro-SoC> # ipo_vr_server -purge true
info UI32: performing setting vr server  (started at Wed Jan 4 05:24:54 2023)
info UI33: performed setting vr server for 0 sec (CPU time: 0 sec; MEM: RSS - 515M, CVMEM - 1970M, PVMEM - 2636M)
Nitro-SoC> # config_shell -echo true
Nitro-SoC> # report_path_group -violators_only -sort wns
Report 'report_path_group': Path Group
Generated on Wed Jan 4 05:24:54 2023
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 515M, CVMEM - 1970M, PVMEM - 2636M)
Nitro-SoC> # config_shell -echo_script false
info UI78: report 'temp' was removed
Nitro-SoC> # config_shell -echo_script false
Nitro-SoC> # config_shell -echo false
info UI78: report 'tmp' was removed
info UI78: report 'temp' was removed
info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 515M, CVMEM - 1970M, PVMEM - 2636M)
info UI78: report 'tmp' was removed
info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 515M, CVMEM - 1970M, PVMEM - 2636M)
info UI78: report 'tmp' was removed
info UI78: report 'temp' was removed
info UI30: performing congestion analysis on partition wallace_tree (started at Wed Jan 4 05:24:55 2023)

Congestion ratio stats: min = 0.05, max = 0.45, mean = 0.28 
At threshold 1.17, found 0 hot spots, consisting of 0 grid-cells (0.00 pct of total)
At threshold 0.99, found 0 hot spots, consisting of 0 grid-cells (0.00 pct of total)
At threshold 0.87, found 0 hot spots, consisting of 0 grid-cells (0.00 pct of total)

-------------------------------------------------
| Grade = A; the partition should route easily. |
-------------------------------------------------

info UI33: performed congestion analysis for 0 sec (CPU time: 0 sec; MEM: RSS - 515M, CVMEM - 1970M, PVMEM - 2636M)
info RPT: pass1 complete
Nitro-SoC> # get_top_partition
Nitro-SoC> # get_property -name rpt_hfns_grp4 -object wallace_tree
info RPT: Congestion metric at hfns stage was 0.0. It will be used for convergence decision.
Nitro-SoC> # config_place_timing -name low_effort_io_optimization
Nitro-SoC> # config_shell -echo_script false
info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 515M, CVMEM - 1970M, PVMEM - 2636M)
info UI78: report 'tmp' was removed
info RPT: Target level for core timing (0p >= -50p) is satisfied.
Nitro-SoC> # config_place_timing -name high_congestion_threshold
info RPT: Target level for congestion ( NEGLIGIBLE ) is satisfied.
Nitro-SoC> # config_place_timing -name group_registers
Nitro-SoC> # config_shell -echo_script false
info RPT: Final started Wed Jan 04 05:24:55 EET 2023

info RPT: Running final
Nitro-SoC> # ipo_vr_server -advanced_cdm true
info UI32: performing setting vr server  (started at Wed Jan 4 05:24:55 2023)
info UI33: performed setting vr server for 0 sec (CPU time: 0 sec; MEM: RSS - 515M, CVMEM - 1970M, PVMEM - 2636M)
Nitro-SoC> # config_place_timing -name low_effort_io_optimization
Nitro-SoC> # config_shell -echo false
info RPT: Restoring properties of path groups
info RPT: Number of path groups 12
Report 'report_path_group': Path Group
Generated on Wed Jan 4 05:24:55 2023
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 515M, CVMEM - 1970M, PVMEM - 2636M)
info RPT: Running iowns
Nitro-SoC> # ipo_optimize -convergent false -clock_offsets false -congestion false -messages verbose
info UI32: performing ipo wns optimization  (started at Wed Jan 4 05:24:55 2023)
info IPO: Using GR-server mode
info IPO: Running IPO optimization with 1 loop, 20 sweeps, and 100000 max targets
info IPO: Timer is valid
info IPO: WNS = 0
info IPO: No timing violations
info UI33: performed ipo wns optimization for 0 sec (CPU time: 0 sec; MEM: RSS - 515M, CVMEM - 1970M, PVMEM - 2636M)
Nitro-SoC> # report_path_group -violators_only -sort wns
Report 'report_path_group': Path Group
Generated on Wed Jan 4 05:24:55 2023
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 515M, CVMEM - 1970M, PVMEM - 2636M)
info RPT: iowns complete
info RPT: Adjusting slack margin for IO path groups to avoid more optimization
Nitro-SoC> # config_shell -echo false
info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 515M, CVMEM - 1970M, PVMEM - 2636M)
info UI78: report 'tmp' was removed
Report 'report_path_group': Path Group
Generated on Wed Jan 4 05:24:55 2023
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 515M, CVMEM - 1970M, PVMEM - 2636M)
info RPT: Running copt
Nitro-SoC> # get_path_groups -filter @is_special==false && @is_active==true && @is_visible==true && @weight>0 && @is_qor==true
Nitro-SoC> # config_messages -message_id UI33 -max_message 0
Nitro-SoC> # config_shell -echo_script false
Nitro-SoC> # config_messages -message_id UI33 -max_message 0 -reset
Nitro-SoC> # ipo_optimize -convergent true -clock_offsets true -congestion false -messages verbose
info UI32: performing ipo convergent wns optimization  (started at Wed Jan 4 05:24:55 2023)
info IPO: Using GR-server mode
info IPO: Running IPO optimization with 4 loops, 5 sweeps, and 100000 max targets
info IPO: Timer is valid
info IPO: WNS = 0
info IPO: Using GR
info IPO: Feedthrough buffering is disabled
Info IPO-advanced CDM: Utilization is adjusted in 71 bins (with avg = 0.00982 and max = 0.01)
info IPO: Feedback from CDM to VR is enabled
info IPO: Minimum slack gain is set to 1.0 
info IPO: WNS optimization mode
info IPO: IpoDataTechniques technique with 
info IPO:      IpoSizeCellCriticalWithSideSlew->Pin
info IPO:      IpoMoveCell->Pin
info IPO:      IpoFitDriverTechnique
info IPO: IpoClockTechniques technique with 
info IPO:      IpoFixPipeline->Pin
info IPO:      IpoUsefulSkewTechnique
info IPO: IpoClockTechniquesUltra technique with 
info IPO:      IpoUsefulSkewPipelineTechnique
info IPO: ServerRepairMode is DP-server-preserved-wires | GR-sever-repair
info IPO: IpoStrategy Convergent mode is ON
info IPO: Changed maximum utilization to 95 %
info IPO: Relaxing convergence criteria
info IPO: IpoEngineSweepPinsCriticalClockDataUltraBwd Convergent mode is ON
info IPO: IpoEngineSweepPinsCriticalClockDataUltraBwd Added congestion objective
info IPO: IpoStrategy Prepare TA
info IPO: IpoStrategy TA is valid
info IPO: IpoStrategy TA is in incremental mode
info IPO: Selected default inverter INV_X8 
info IPO: Selected default buffer BUF_X8 
info IpoRouteTopology: Layers for routing optimization are not found
info IPO: Best repeater per layer
info IPO: delay         {L/D= 4.670 um/ps, C=  42.2 (  6.6) fF, T=  70.8 ps, E=  25.1 ps, L= 284 um @ metal2 A=3.46 um2, BUF_X8}
info IPO: delay         {L/D= 4.039 um/ps, C=  52.5 (  6.6) fF, T=  85.6 ps, E=  30.8 ps, L= 283 um @ metal3 A=3.46 um2, BUF_X8}
info IPO: delay         {L/D= 5.919 um/ps, C=  85.6 ( 12.4) fF, T=  88.0 ps, E=  33.2 ps, L= 421 um @ metal4 A=6.65 um2, BUF_X16}
info IPO: delay         {L/D= 6.156 um/ps, C=  82.6 ( 12.4) fF, T=  88.7 ps, E=  33.9 ps, L= 440 um @ metal5 A=6.65 um2, BUF_X16}
info IPO: delay         {L/D= 6.119 um/ps, C=  82.7 ( 12.4) fF, T=  89.7 ps, E=  34.4 ps, L= 440 um @ metal6 A=6.65 um2, BUF_X16}
info IPO: Corner corner_0_0 with RC constant: 0.000260272 @ metal4
info IPO: delay         {L/D= 5.919 um/ps, C=  85.6 ( 12.4) fF, T=  88.0 ps, E=  33.2 ps, L= 421 um @ metal4 A=6.65 um2, BUF_X16}
info IPO: length        {L/D= 4.962 um/ps, C= 183.5 ( 12.4) fF, T= 341.7 ps, E= 149.2 ps, L= 985 um @ metal4 A=6.65 um2, BUF_X16}
info IPO: Drc buffer:   {L/D= 4.962 um/ps, C= 183.5 ( 12.4) fF, T= 341.7 ps, E= 149.2 ps, L= 985 um @ metal4 A=6.65 um2, BUF_X16}
info IPO: delay         {L/D= 6.507 um/ps, C=  77.3 ( 25.2) fF, T=  75.3 ps, E=  25.4 ps, L= 299 um @ metal4 A=4.52 um2, INV_X16}
info IPO: DRC corner corner_0_0
info IPO: DP server is enabled
info IPO: Placement legalization
info IPO-CDM: Monitoring 1 CDMs
info Found 8675 movable and 0 fixed cells in partition wallace_tree
info DP107: Legalizer for site FreePDK45_38x28_10R_NP_162NW_34O, has 104 cut rows, with average utilization 52.007%, utilization with cell bloats 52.007%.
info DP116: Legalizer has initial 16 illegal movable cells and 0 illegal fixed cells.
info DP128: Legalizer has 16 illegal moveable cells after fix orientation only step.
info DP117: Iteration 1 (without drc) has 0 illegal movable cells.
info DP118: Finished placing cells without drc: total movable cells: 8675, cells moved: 13, total movement: 6.83571, max movement: 1, average movement: 0.525824.
info DP115: Iteration 2 (with drc) has 0 illegal movable cells.
info Optimize wire length: 0 (0.0%) cells are moved and 0 (0.0%) cells are flipped.
info Optimize wire length: 0 (0.0%) cells are moved and 8 (0.1%) cells are flipped.
info DP113: Finished legalization after 2 iterations, all movable and fixed cells are legal.
info DP111: Legalization summary: total movable cells: 8675, cells moved: 13, total movement: 6.83571, max movement: 1, average movement: 0.525824.
------------------------------------------------------------------------------------------------
|                                     Legalization Summary                                     |
|---------------------+-------------+------------------------+--------------+------------------|
| Total Movable Cells | Cells Moved | Total Movement in Rows | Max Movement | Average Movement | 
|---------------------+-------------+------------------------+--------------+------------------|
| 8675                | 13          | 6.83571                | 1            | 0.525824         | 
------------------------------------------------------------------------------------------------


info IPO-CDM: Utilization is adjusted in 7 bins (with avg = 0.0201 and max = 0.0444)
info IPO: Total [0h:0m:1s], cpu [0h:0m:0s], memory [1g:789m:108k] @ Legalize placement
info IPO: GR repair
--------------------------------
| Technology property | metal8 | 
|---------------------+--------|
| Partition property  | metal8 | 
|---------------------+--------|
| Actual max layer    | metal8 | 
--------------------------------


Setting up data structures; grid size small
Gathering obstacles for metal layers 1 through 8

Instantiated routing nodes at 7488 of 7488 (100 %) potential locations.
Completed initial data structure setup   (0 seconds elapsed)
 xOrig 0 xHi 1480104 xStep 57000 colHi 26
 yOrig 0 yHi 1484004 yStep 42000 rowHi 36

Congestion effort = low
Timing effort     = low

Start repair & refine global routing with  4  CPUs 

Removed stale global wiring from 5 nets.
Built 4456 nets   (0 seconds elapsed)

Will perform 'repair' routing on 83 nets: 
         64 without global routing
         18 with open pins  
          1 with antenna wires
          0 with blocked gcell edges 
          0 corrupted
.
Cleaned up Congestion Map loads   (0 seconds elapsed)

Layer assignment conditions are met for Metal-7 and above. 
With slack cutoff = 1000ps, found 0 possibly layer assigned nets. 

    Updated timing:   WNS =     0,  TNS =          0    (0 seconds elapsed)

Repair Routed 83 nets       (0 seconds elapsed)
    WNS =     0,  TNS =          0 
    Edge Overflows = 0 (0.0000 %),  Macro Overflows = 0,  Node Overflows = 0 (0.0000 %) 
info IPO: Total [0h:0m:1s], cpu [0h:0m:0s], memory [1g:789m:108k] @ GR repair
info IPO: Total [0h:0m:0s], cpu [0h:0m:0s], memory [1g:789m:108k] @ Update timing
info IPO: SETUP WNS:0 TWNS:0
info IPO: Starting new GR-server

info IPO: IpoStrategy Run 1
info IPO: Run IpoEngineSweepPinsCriticalClockDataUltraBwd
info IPO: Sweep 1
info IPO: t:e:o 0:0:0
info IPO: SETUP WNS:0 TWNS:0
info IPO: Total [0h:0m:0s], cpu [0h:0m:0s], memory [1g:789m:108k] @ Update timing
info IPO: SETUP WNS:0 TWNS:0
info IPO: Optimization converged at [0, cg=0.00000]
info IPO: Total [0h:0m:0s], cpu [0h:0m:0s], memory [1g:789m:108k] @ Optimization
info IPO: Legalization 1
info IPO: Placement legalization
info IPO-CDM: Monitoring 1 CDMs
info IPO: Total [0h:0m:0s], cpu [0h:0m:0s], memory [1g:789m:108k] @ Legalize placement
info IPO: Routing legalization
info IPO: ServerRepair: Using VR-Agent to get dirty nets
info IPO: ServerRepair: Received 0 nets
INFO: Removed stale global wiring from 0 nets 
INFO: Will repair route 0 nets: 
	0 without global wiring
	0 with open pins
	0 with superflous wiring
	0 with wiring crossing blocked gcell edges
INFO: GR Server found no nets needing repair
info IPO: Total [0h:0m:0s], cpu [0h:0m:0s], memory [1g:789m:108k] @ Legalize routing
info IPO: Total [0h:0m:0s], cpu [0h:0m:0s], memory [1g:789m:108k] @ Update timing
info IPO: SETUP WNS:0 TWNS:0
info IPO: Total [0h:0m:0s], cpu [0h:0m:0s], memory [1g:789m:108k] @ Legalization
info IPO: IpoStrategy Optimization converged at [0, wns=0, twns=0, cg=0.00000] (started at [0, wns=0, twns=0, cg=0.00000])
info IPO: IpoStrategy Optimization target is met at [0, wns=0, twns=0, cg=0.00000]
info IPO: t:e:o 0:0:0
info IPO: SETUP WNS:0 TWNS:0
info IPO: Total [0h:0m:0s], cpu [0h:0m:0s], memory [1g:789m:108k] @ Update timing
info IPO: SETUP WNS:0 TWNS:0
info IPO: IpoDataTechniques t:e:o 0:0:0
info IPO: IpoSizeCellCriticalWithSideSlew->Pin t:e:o 0:0:0
info IPO: IpoMoveCell->Pin t:e:o 0:0:0
info IPO: IpoFitDriverTechnique t:e:o 0:0:0
info IPO: IpoClockTechniques t:e:o 0:0:0
info IPO: IpoFixPipeline->Pin t:e:o 0:0:0
info IPO: IpoUsefulSkewTechnique t:e:o 0:0:0
info IPO: IpoClockTechniquesUltra t:e:o 0:0:0
info IPO: IpoUsefulSkewPipelineTechnique t:e:o 0:0:0
info IPO: Stopping GR-server

info IPO: Final legalization
info IPO: Total [0h:0m:0s], cpu [0h:0m:0s], memory [1g:789m:108k] @ Final legalization
info IPO: Congestion is 0.00000
info IPO: GR repair
--------------------------------
| Technology property | metal8 | 
|---------------------+--------|
| Partition property  | metal8 | 
|---------------------+--------|
| Actual max layer    | metal8 | 
--------------------------------


Setting up data structures; grid size small
Gathering obstacles for metal layers 1 through 8

Instantiated routing nodes at 7488 of 7488 (100 %) potential locations.
Completed initial data structure setup   (0 seconds elapsed)
 xOrig 0 xHi 1480104 xStep 57000 colHi 26
 yOrig 0 yHi 1484004 yStep 42000 rowHi 36

Congestion effort = medium
Timing effort     = medium

Start repair & refine global routing with  4  CPUs 

Built 4456 nets   (0 seconds elapsed)

Will perform 'repair' routing on 50 nets: 
         50 without global routing
          0 with open pins  
          0 with antenna wires
          0 with blocked gcell edges 
          0 corrupted
.
Cleaned up Congestion Map loads   (0 seconds elapsed)

Layer assignment conditions are met for Metal-7 and above. 
With slack cutoff = 1000ps, found 0 possibly layer assigned nets. 

    Updated timing:   WNS =     0,  TNS =          0    (0 seconds elapsed)

Repair Routed 50 nets       (0 seconds elapsed)
    WNS =     0,  TNS =          0 
    Edge Overflows = 0 (0.0000 %),  Macro Overflows = 0,  Node Overflows = 0 (0.0000 %) 
info IPO: Total [0h:0m:0s], cpu [0h:0m:0s], memory [1g:789m:108k] @ GR repair
info IPO: Total [0h:0m:0s], cpu [0h:0m:0s], memory [1g:789m:108k] @ Update timing
info IPO: SETUP WNS:0 TWNS:0
info IPO: Total [0h:0m:2s], cpu [0h:0m:3s], memory [1g:789m:108k] @ IPO strategy
info UI33: performed ipo convergent wns optimization for 2 sec (CPU time: 3 sec; MEM: RSS - 525M, CVMEM - 1970M, PVMEM - 2636M)
Nitro-SoC> # get_path_groups _self_loop_ -quiet
Nitro-SoC> # report_path_group -violators_only -sort wns
Report 'report_path_group': Path Group
Generated on Wed Jan 4 05:24:57 2023
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 525M, CVMEM - 1970M, PVMEM - 2636M)
info RPT: copt complete
Nitro-SoC> # ipo_vr_server -purge true
info UI32: performing setting vr server  (started at Wed Jan 4 05:24:57 2023)
info UI33: performed setting vr server for 0 sec (CPU time: 0 sec; MEM: RSS - 525M, CVMEM - 1970M, PVMEM - 2636M)
Nitro-SoC> # config_shell -echo false
info RPT: Restoring properties of path groups
info RPT: Number of path groups 12
Report 'report_path_group': Path Group
Generated on Wed Jan 4 05:24:57 2023
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 525M, CVMEM - 1970M, PVMEM - 2636M)
Nitro-SoC> # report_path_group -violators_only -sort wns
Report 'report_path_group': Path Group
Generated on Wed Jan 4 05:24:57 2023
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 525M, CVMEM - 1970M, PVMEM - 2636M)
Nitro-SoC> # config_shell -echo_script false
Nitro-SoC> # config_shell -echo false
info UI78: report 'tmp' was removed
info UI78: report 'temp' was removed
info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 525M, CVMEM - 1970M, PVMEM - 2636M)
info UI78: report 'tmp' was removed
info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 525M, CVMEM - 1970M, PVMEM - 2636M)
info UI78: report 'tmp' was removed
info UI78: report 'temp' was removed
info UI30: performing congestion analysis on partition wallace_tree (started at Wed Jan 4 05:24:58 2023)

Congestion ratio stats: min = 0.05, max = 0.45, mean = 0.28 
At threshold 1.17, found 0 hot spots, consisting of 0 grid-cells (0.00 pct of total)
At threshold 0.99, found 0 hot spots, consisting of 0 grid-cells (0.00 pct of total)
At threshold 0.87, found 0 hot spots, consisting of 0 grid-cells (0.00 pct of total)

-------------------------------------------------
| Grade = A; the partition should route easily. |
-------------------------------------------------

info UI33: performed congestion analysis for 0 sec (CPU time: 0 sec; MEM: RSS - 525M, CVMEM - 1970M, PVMEM - 2636M)
info RPT: final complete
info RPT: Stopping after final
Nitro-SoC> # get_config -name config_auto_learning -param apply_setup_slack_margins
Nitro-SoC> # get_root
Nitro-SoC> # get_property -name mxdb.design_state.netlist -object root
Nitro-SoC> # config_cell_density_map_colors -ignore_bloats true
Nitro-SoC> # factorize_pin_offsets -monitor false
Monitoring of offsets is now disabled
info UI33: performed cts pin offset factorize for 0 sec (CPU time: 0 sec; MEM: RSS - 525M, CVMEM - 1970M, PVMEM - 2636M)
Nitro-SoC> # config_shell -echo false
info RPT: Restoring properties of path groups
info RPT: Number of path groups 12
Report 'report_path_group': Path Group
Generated on Wed Jan 4 05:24:58 2023
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 525M, CVMEM - 1970M, PVMEM - 2636M)
info RPT: Restoring corners
Nitro-SoC> # config_prects_corners -mode reset
Nitro-SoC> # config_shell -echo false
Nitro-SoC> # report_analysis_corner
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Corner     | Enable | Setup | Hold  | CRPR       | SI   | Power            | EM   | Voltage Drop | DRC        | Process                    | RC Temp | Scale Factor | 
|------------+--------+-------+-------+------------+------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| slow       | false  | true  | false | setup_hold | none | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| fast       | false  | false | false | setup_hold | none | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| corner_0_0 | true   | true  | true  | setup_hold | none | leakage, dynamic | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------


Nitro-SoC> # report_path_group -violators_only -sort wns
info TA_CMDS6300: Running Multi-Core Timing Analysis using 4 CPUs.
info EXTR538: The corner corner_0_0 check passed!
info EXTR540: The extraction technology check passed!
Report 'report_path_group': Path Group
Generated on Wed Jan 4 05:25:00 2023
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 2 sec (CPU time: 2 sec; MEM: RSS - 525M, CVMEM - 1970M, PVMEM - 2636M)
Nitro-SoC> # config_shell -echo_script false
info UI78: report '_app_info_' was removed
Nitro-SoC> # config_shell -echo_script false
info RPT: SUMMARY
STAGE                          ELAPSED %  UTIL %     WNS|COREWNS ps  CORETNS ns GRWL       CONG      
------------------------------ ---------- ---------- --------------- ---------- ---------- ----------
Init                           0          51.5      
Seed placement                 6          51.5      
Global placement               65         52.8      
HFNS                           14         52.8             0|0       0          54.56      0.00000   
Optimization1                  12         52.0             0|0       0          54.56      0.00000   
Final                          3          52.0             0|0       0          54.65      NEGLIGIBLE
------------------------------ ---------- ---------- --------------- ---------- ---------- ----------
Total time                     0:1:42
Normalized cpu (3.0GHz)        0:2:42
warning    SCAN_SPEC_CHECK
Nitro-SoC> # config_shell -echo_script false
Nitro-SoC> # config_place_timing -name net_delay_model
Nitro-SoC> # config_shell -echo_script true
Nitro-SoC> # write_db -data design -file dbs/place.db
Nitro-SoC> # save_db -directory dbs/place.db -overwrite true -data design -cpus 4 -description 
info UI36: Writing folded database file '/home/vlsi/Desktop/Lab5_2022/work/dbs/place.db'.
info Writing design...
info Writing partitions...
info Writing timer configuration...
info Writing SI configuration...
info Writing Parasitic Models and Extractor configuration...
info Writing Scan data
info Writing Trailing data
info UI33: performed database save for 0 sec (CPU time: 0 sec; MEM: RSS - 525M, CVMEM - 1970M, PVMEM - 2636M)
Nitro-SoC> # config_shell -echo false
NRF info: Reports started Wed Jan 04 05:25:00 EET 2023
Report 'application': Application Report
Generated on Wed Jan 4 05:25:00 2023
  
-------------------------------------------------------------------------------------------
|                      Application CPU time and memory usage status                       |
|-----------------------------------------------------------------------------------------|
| Total memory (MBytes)    | 1970                                                         | 
| Heap memory (MBytes)     | 1306                                                         | 
| Resident memory (MBytes) | 525                                                          | 
| CPU time (minutes)       | 3.5                                                          | 
| Elapsed time (minutes)   | 2.83                                                         | 
| Load Averages            | 3.16 1.36 0.79                                               | 
| Build                    | 1.68700.2.290                                                | 
| Version                  | version 2019.1.R2 1.68700.2.290 Fri Nov 29 21:06:00 PST 2019 | 
| Calibre Version          | Calibre library v2019.2_14.13                                | 
| Computer Name            | localhost.localdomain                                        | 
| Cores                    | 4                                                            | 
| Frequency (GHz)          | 2.6                                                          | 
| Execution mode           | 64                                                           | 
| Process id               | 16363                                                        | 
| Interaction mode         | window                                                       | 
| Log file                 | LOGs/nitro.log                                               | 
| Journal file             | LOGs/nitro.jou                                               | 
| Working directory        | /home/vlsi/Desktop/Lab5_2022/work/.nitro_tmp_localhost.local | 
|                          domain_16363                                                 | 
-------------------------------------------------------------------------------------------


-----------------------------------------------------------------------------------------
| Name                                                        | Value      | Default    | 
|-------------------------------------------------------------+------------+------------|
| cpus                                                        | 4          | 4          | 
| create_io_path_groups                                       | true       | false      | 
| create_clock_check_path_group                               | false      | false      | 
| derate_annotated_delays                                     | true       | true       | 
| disable_auto_clock_gating_checks                            | false      | false      | 
| disable_case_analysis                                       | false      | false      | 
| disable_clock_gating_checks                                 | false      | false      | 
| disable_recovery_removal_checks                             | false      | false      | 
| disable_seq_case_analysis                                   | true       | true       | 
| enable_clock_gating_propagate                               | true       | true       | 
| early_launch_at_borrowing_latches                           | false      | true       | 
| enable_default_for_cond_arcs                                | true       | true       | 
| enable_default_input_delays                                 | false      | true       | 
| enable_non_unate_clock_paths                                | true       | true       | 
| enable_path_segmentation                                    | true       | true       | 
| enable_port_clock_leaves                                    | false      | false      | 
| enable_preset_clear_arcs                                    | false      | false      | 
| enable_setup_independent_hold_checks                        | true       | true       | 
| estimated_delays                                            | false      | false      | 
| ignore_driving_cell_for_annotated_delays                    | true       | true       | 
| sdf_includes_si_delays                                      | false      | false      | 
| report_unconstrained_path                                   | false      | false      | 
| use_si_slew_for_max_transition                              | false      | false      | 
| zero_rc_delays                                              | false      | false      | 
| ignore_driving_cell_for_clock_ports                         | false      | false      | 
| use_annotated_cts_offsets                                   | false      | false      | 
| enable_skew_estimation                                      | false      | false      | 
| valid_skew_estimation                                       | false      | false      | 
| enable_ideal_clock_data_tags                                | true       | true       | 
| enable_clock_propagation_through_three_state_enable_pins    | false      | false      | 
| disable_sequential_generation_of_waveform_preserving_clocks | false      | false      | 
| capacitance_violation_threshold                             | 0          | -2         | 
| derate_output_delay                                         | false      | false      | 
| additive_regular_ocv_for_advanced_ocv                       | false      | false      | 
| clock_source_use_driver_arc                                 | true       | true       | 
| use_pin_specific_clock_latency_and_propagation              | true       | true       | 
| sdf_is_derated                                              | false      | false      | 
| use_worst_constraint_from_all_slew_permutations             | true       | true       | 
| use_worst_of_early_and_late_libs_constraint                 | true       | true       | 
| clock_enable_separate_rise_fall_pin_capacitance             | false      | false      | 
| data_enable_separate_rise_fall_pin_capacitance              | false      | false      | 
| timing_slew_propagation_mode                                | worst_slew | worst_slew | 
| gclock_source_network_num_master_registers                  | 1000000    | 1000000    | 
| alpine_timing_mode                                          | -1         | -1         | 
| parametric_ocv                                              | false      | false      | 
| parametric_ocv_corner_sigma                                 | 3          | 3          | 
| enforce_explicit_library_association_to_corners             | false      | false      | 
| enable_slew_variation                                       | true       | true       | 
| low_geometry                                                | false      | false      | 
| precise_waveform_analysis                                   | false      | false      | 
-----------------------------------------------------------------------------------------


NRF info: Writing Timing Summary Reports Wed Jan 04 05:25:00 EET 2023
NRF info: Writing Detailed Setup Timing Path Reports Wed Jan 04 05:25:00 EET 2023
NRF info: Writing Detailed Hold Timing Path Reports Wed Jan 04 05:25:00 EET 2023
NRF info: Writing Timing Drc Reports Wed Jan 04 05:25:00 EET 2023
NRF info: Writing Physical Reports Wed Jan 04 05:25:00 EET 2023
NRF info: Writing Power Reports Wed Jan 04 05:25:02 EET 2023
NRF info: Reports completed Wed Jan 04 05:25:02 EET 2023
Nitro-SoC> # get_config -name config_auto_learning -param store_place_locations
Nitro-SoC> # get_config -name config_auto_learning -param store_setup_violations
info UI33: performed source of flow_scripts/1_place.tcl for 1 min 52 sec (CPU time: 3 min 17 sec; MEM: RSS - 530M, CVMEM - 1970M, PVMEM - 2636M)
