#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Fri Apr 12 16:39:50 2019
# Process ID: 10056
# Current directory: C:/Users/workspace/RISC_V_32I/RISC_V_32I
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent14072 C:\Users\workspace\RISC_V_32I\RISC_V_32I\RISC_V_32I.xpr
# Log file: C:/Users/workspace/RISC_V_32I/RISC_V_32I/vivado.log
# Journal file: C:/Users/workspace/RISC_V_32I/RISC_V_32I\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/workspace/RISC_V_32I/RISC_V_32I/RISC_V_32I.xpr
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
launch_simulation
source testBench.tcl
run 16430 us
restart
run 16430 us
run 10 us
restart
run 16430 us
restart
run 16430 us
restart
run 16430 ns
step
run 10 us
restart
run 16430 ns
run 10 us
current_wave_config {Untitled 1}
log_wave {/testBench/RV32Core1/Instr} 
current_wave_config {Untitled 1}
add_wave {{/testBench/RV32Core1/Instr}} 
relaunch_sim
run all
restart
run all
restart
current_wave_config {Untitled 1}
add_wave {{/testBench/RV32Core1/ControlUnit1/AluContrlD}} 
current_wave_config {Untitled 1}
add_wave {{/testBench/RV32Core1/ControlUnit1/SLLI}} 
current_wave_config {Untitled 1}
add_wave {{/testBench/RV32Core1/ControlUnit1/SRLI}} {{/testBench/RV32Core1/ControlUnit1/SRAI}} {{/testBench/RV32Core1/ControlUnit1/SLL}} {{/testBench/RV32Core1/ControlUnit1/SRL}} {{/testBench/RV32Core1/ControlUnit1/SRA}} {{/testBench/RV32Core1/ControlUnit1/ADD}} {{/testBench/RV32Core1/ControlUnit1/SUB}} {{/testBench/RV32Core1/ControlUnit1/ADDI}} 
current_wave_config {Untitled 1}
add_wave {{/testBench/RV32Core1/ControlUnit1/AUIPC}} {{/testBench/RV32Core1/ControlUnit1/JAL}} {{/testBench/RV32Core1/ControlUnit1/JALR}} {{/testBench/RV32Core1/ControlUnit1/BEQ}} {{/testBench/RV32Core1/ControlUnit1/BNE}} {{/testBench/RV32Core1/ControlUnit1/BLT}} {{/testBench/RV32Core1/ControlUnit1/BLTU}} {{/testBench/RV32Core1/ControlUnit1/BGE}} 
current_wave_config {Untitled 1}
add_wave {{/testBench/RV32Core1/ControlUnit1/BGE}} {{/testBench/RV32Core1/ControlUnit1/BGEU}} {{/testBench/RV32Core1/ControlUnit1/LBU}} {{/testBench/RV32Core1/ControlUnit1/LHU}} {{/testBench/RV32Core1/ControlUnit1/SB}} {{/testBench/RV32Core1/ControlUnit1/SH}} {{/testBench/RV32Core1/ControlUnit1/SW}} {{/testBench/RV32Core1/ControlUnit1/RegWD_NL}} 
run 16430 ns
run 10 ns
run 10 ns
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
restart
run 16430 ns
run 10 ns
run 10 ns
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
close_sim
launch_simulation
source testBench.tcl
restart
run 16430 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
current_wave_config {Untitled 2}
add_wave {{/testBench/RV32Core1/ControlUnit1/AluContrlD}} {{/testBench/RV32Core1/ControlUnit1/SLLI}} {{/testBench/RV32Core1/ControlUnit1/SRLI}} {{/testBench/RV32Core1/ControlUnit1/SRAI}} {{/testBench/RV32Core1/ControlUnit1/SLL}} {{/testBench/RV32Core1/ControlUnit1/SRL}} {{/testBench/RV32Core1/ControlUnit1/SRA}} {{/testBench/RV32Core1/ControlUnit1/ADD}} {{/testBench/RV32Core1/ControlUnit1/SUB}} {{/testBench/RV32Core1/ControlUnit1/ADDI}} {{/testBench/RV32Core1/ControlUnit1/SLT}} {{/testBench/RV32Core1/ControlUnit1/SLTU}} {{/testBench/RV32Core1/ControlUnit1/SLTI}} {{/testBench/RV32Core1/ControlUnit1/SLTIU}} {{/testBench/RV32Core1/ControlUnit1/XOR}} {{/testBench/RV32Core1/ControlUnit1/OR}} {{/testBench/RV32Core1/ControlUnit1/AND}} {{/testBench/RV32Core1/ControlUnit1/XORI}} {{/testBench/RV32Core1/ControlUnit1/ORI}} {{/testBench/RV32Core1/ControlUnit1/ANDI}} {{/testBench/RV32Core1/ControlUnit1/LUI}} {{/testBench/RV32Core1/ControlUnit1/AUIPC}} {{/testBench/RV32Core1/ControlUnit1/JAL}} {{/testBench/RV32Core1/ControlUnit1/JALR}} {{/testBench/RV32Core1/ControlUnit1/BEQ}} {{/testBench/RV32Core1/ControlUnit1/BNE}} {{/testBench/RV32Core1/ControlUnit1/BLT}} {{/testBench/RV32Core1/ControlUnit1/BLTU}} {{/testBench/RV32Core1/ControlUnit1/BGE}} {{/testBench/RV32Core1/ControlUnit1/BGEU}} {{/testBench/RV32Core1/ControlUnit1/LB}} {{/testBench/RV32Core1/ControlUnit1/LH}} {{/testBench/RV32Core1/ControlUnit1/LW}} {{/testBench/RV32Core1/ControlUnit1/LBU}} {{/testBench/RV32Core1/ControlUnit1/LHU}} {{/testBench/RV32Core1/ControlUnit1/SB}} {{/testBench/RV32Core1/ControlUnit1/SH}} {{/testBench/RV32Core1/ControlUnit1/SW}} {{/testBench/RV32Core1/ControlUnit1/RegWD_NL}} 
relaunch_sim
restart
run 16430 ns
run 10 ns
run 10 ns
current_wave_config {Untitled 2}
add_wave {{/testBench/RV32Core1/BranchE}} 
restart
run 16430 ns
run 10 ns
run 10 ns
run 10 ns
current_wave_config {Untitled 2}
add_wave {{/testBench/RV32Core1/BranchDecisionMaking1/BranchE}} 
restart
run 16430 ns
run 10 ns
run 10 ns
run 10 ns
current_wave_config {Untitled 2}
add_wave {{/testBench/RV32Core1/JalrE}} 
current_wave_config {Untitled 2}
add_wave {{/testBench/RV32Core1/JalD}} 
restart
run 16430 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
current_wave_config {Untitled 2}
add_wave {{/testBench/RV32Core1/Instr}} 
restart
run 16430 ns
run 10 ns
run 10 ns
run 10 ns
current_wave_config {Untitled 2}
add_wave {{/testBench/RV32Core1/Forward1E}} 
current_wave_config {Untitled 2}
add_wave {{/testBench/RV32Core1/Forward2E}} 
current_wave_config {Untitled 2}
add_wave {{/testBench/RV32Core1/Operand1}} 
current_wave_config {Untitled 2}
add_wave {{/testBench/RV32Core1/Operand2}} 
restart
run 16430 ns
run 10 ns
run 10 ns
restart
run 16430 ns
run 10 ns
run 10 ns
run all
current_wave_config {Untitled 2}
add_wave {{/testBench/RV32Core1/NPC_Generator1/PC_In}} 
current_wave_config {Untitled 2}
add_wave {{/testBench/RV32Core1/NPC_Generator1/BranchTarget}} 
current_wave_config {Untitled 2}
add_wave {{/testBench/RV32Core1/NPC_Generator1/JalrTarget}} 
current_wave_config {Untitled 2}
add_wave {{/testBench/RV32Core1/NPC_Generator1/PCF}} 
current_wave_config {Untitled 2}
add_wave {{/testBench/RV32Core1/NPC_Generator1/JalTarget}} 
restart
run 16430 ns
run 10 ns
run 10 ns
run 10 ns
restart
run 16430 ns
run 10 ns
run 10 ns
run 10 ns
current_wave_config {Untitled 2}
add_wave {{/testBench/RV32Core1/JalNPC}} 
current_wave_config {Untitled 2}
add_wave {{/testBench/RV32Core1/BrNPC}} 
current_wave_config {Untitled 2}
add_wave {{/testBench/RV32Core1/ImmD}} 
current_wave_config {Untitled 2}
add_wave {{/testBench/RV32Core1/ImmType}} 
restart
run 16430 ns
run 10 ns
run 10 ns
current_wave_config {Untitled 2}
add_wave {{/testBench/RV32Core1/PCD}} 
restart
run 16430 ns
run 10 ns
run 10 ns
restart
run 16430 ns
run all
restart
run 16430 ns
run 10 ns
run 10 ns
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
close_sim
launch_simulation
source testBench.tcl
restart
run 16430 ns
run 10 ns
current_wave_config {Untitled 3}
add_wave {{/testBench/RV32Core1/Instr}} 
relaunch_sim
restart
run 16430 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
current_wave_config {Untitled 3}
add_wave {{/testBench/RV32Core1/ControlUnit1/ADD}} {{/testBench/RV32Core1/ControlUnit1/ADDI}} {{/testBench/RV32Core1/ControlUnit1/LUI}} {{/testBench/RV32Core1/ControlUnit1/JAL}} {{/testBench/RV32Core1/ControlUnit1/JALR}} {{/testBench/RV32Core1/ControlUnit1/BEQ}} {{/testBench/RV32Core1/ControlUnit1/BNE}} {{/testBench/RV32Core1/ControlUnit1/BLT}} {{/testBench/RV32Core1/ControlUnit1/BLTU}} {{/testBench/RV32Core1/ControlUnit1/BGE}} {{/testBench/RV32Core1/ControlUnit1/BGEU}} 
restart
run 16430 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
current_wave_config {Untitled 3}
add_wave {{/testBench/RV32Core1/ImmD}} 
current_wave_config {Untitled 3}
add_wave {{/testBench/RV32Core1/JalrD}} 
current_wave_config {Untitled 3}
add_wave {{/testBench/RV32Core1/JalrE}} 
current_wave_config {Untitled 3}
add_wave {{/testBench/RV32Core1/BranchE}} 
restart
run 16590 ns
run 10 ns
run 10 ns
run 10 ns
current_wave_config {Untitled 3}
add_wave {{/testBench/RV32Core1/Operand1}} 
current_wave_config {Untitled 3}
add_wave {{/testBench/RV32Core1/Operand2}} 
restart
run 16590 ns
run 10 ns
run 10 ns
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
close_sim
launch_simulation
source testBench.tcl
current_wave_config {Untitled 4}
add_wave {{/testBench/RV32Core1/RegisterFile1/RegFile[3]}} 
run all
restart
run all
current_wave_config {Untitled 4}
add_wave {{/testBench/RV32Core1/ControlUnit1/ADD}} {{/testBench/RV32Core1/ControlUnit1/ADDI}} {{/testBench/RV32Core1/ControlUnit1/AUIPC}} {{/testBench/RV32Core1/ControlUnit1/BEQ}} {{/testBench/RV32Core1/ControlUnit1/JAL}} {{/testBench/RV32Core1/ControlUnit1/LUI}} {{/testBench/RV32Core1/ControlUnit1/SUB}} 
current_wave_config {Untitled 4}
add_wave {{/testBench/RV32Core1/Operand1}} {{/testBench/RV32Core1/Operand2}} 
restart
run 19470 ns
run 10 ns
run 10 ns
current_wave_config {Untitled 4}
add_wave {{/testBench/RV32Core1/Instr}} 
restart
run 19470 ns
run 10 ns
current_wave_config {Untitled 4}
add_wave {{/testBench/RV32Core1/PC_In}} 
restart
run 19470 ns
restart
run 19470 ns
current_wave_config {Untitled 4}
add_wave {{/testBench/RV32Core1/JalNPC}} 
current_wave_config {Untitled 4}
add_wave {{/testBench/RV32Core1/PCD}} 
current_wave_config {Untitled 4}
add_wave {{/testBench/RV32Core1/PCE}} 
restart
run 19470 ns
restart
run 19470 ns
current_wave_config {Untitled 4}
add_wave {{/testBench/RV32Core1/JalrE}} 
current_wave_config {Untitled 4}
add_wave {{/testBench/RV32Core1/JalrD}} 
current_wave_config {Untitled 4}
add_wave {{/testBench/RV32Core1/JalD}} 
restart
run 19470 ns
current_wave_config {Untitled 4}
add_wave {{/testBench/RV32Core1/LoadNpcD}} 
current_wave_config {Untitled 4}
add_wave {{/testBench/RV32Core1/LoadNpcE}} 
restart
run 19470 ns
current_wave_config {Untitled 4}
add_wave {{/testBench/RV32Core1/Instr}} 
current_wave_config {Untitled 4}
add_wave {{/testBench/RV32Core1/RegisterFile1/RegFile[11]}} 
current_wave_config {Untitled 4}
add_wave {{/testBench/RV32Core1/RegisterFile1/RegFile[26]}} 
current_wave_config {Untitled 4}
add_wave {{/testBench/RV32Core1/RegisterFile1/RegFile[25]}} 
current_wave_config {Untitled 4}
add_wave {{/testBench/RV32Core1/RegisterFile1/RegFile[10]}} 
current_wave_config {Untitled 4}
add_wave {{/testBench/RV32Core1/RegisterFile1/RegFile[9]}} 
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
close_sim
launch_simulation
source testBench.tcl
current_wave_config {Untitled 5}
add_wave {{/testBench/RV32Core1/Instr}} 
current_wave_config {Untitled 5}
add_wave {{/testBench/RV32Core1/ControlUnit1/ADDI}} 
current_wave_config {Untitled 5}
add_wave {{/testBench/RV32Core1/ControlUnit1/BNE}} 
current_wave_config {Untitled 5}
add_wave {{/testBench/RV32Core1/ControlUnit1/BEQ}} 
current_wave_config {Untitled 5}
add_wave {{/testBench/RV32Core1/ControlUnit1/BLTU}} 
current_wave_config {Untitled 5}
add_wave {{/testBench/RV32Core1/ControlUnit1/BLT}} 
current_wave_config {Untitled 5}
add_wave {{/testBench/RV32Core1/ControlUnit1/BGEU}} 
current_wave_config {Untitled 5}
add_wave {{/testBench/RV32Core1/ControlUnit1/BGE}} 
current_wave_config {Untitled 5}
add_wave {{/testBench/RV32Core1/Operand1}} 
current_wave_config {Untitled 5}
add_wave {{/testBench/RV32Core1/Operand2}} 
restart
run 19470 ns
run all
restart
run all
current_wave_config {Untitled 5}
add_wave {{/testBench/RV32Core1/RegisterFile1/RegFile[3]}} 
restart
run all
restart
run all
restart
run 20190 ns
run 10 ns
run 10 ns
run 10 ns
current_wave_config {Untitled 5}
add_wave {{/testBench/RV32Core1/ControlUnit1/JAL}} 
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
close_sim
launch_simulation
source testBench.tcl
close_sim
launch_simulation
source testBench.tcl
current_wave_config {Untitled 7}
add_wave {{/testBench/RV32Core1/RegisterFile1/RegFile[3]}} 
run all
restart
run all
current_wave_config {Untitled 7}
add_wave {{/testBench/RV32Core1/Instr}} 
current_wave_config {Untitled 7}
add_wave {{/testBench/RV32Core1/Operand1}} 
current_wave_config {Untitled 7}
add_wave {{/testBench/RV32Core1/Operand2}} 
current_wave_config {Untitled 7}
add_wave {{/testBench/RV32Core1/ControlUnit1/AUIPC}} 
current_wave_config {Untitled 7}
add_wave {{/testBench/RV32Core1/ControlUnit1/ADDI}} 
current_wave_config {Untitled 7}
add_wave {{/testBench/RV32Core1/ControlUnit1/SB}} 
current_wave_config {Untitled 7}
add_wave {{/testBench/RV32Core1/ControlUnit1/LB}} 
current_wave_config {Untitled 7}
add_wave {{/testBench/RV32Core1/ControlUnit1/BEQ}} 
current_wave_config {Untitled 7}
add_wave {{/testBench/RV32Core1/ControlUnit1/JalD}} 
current_wave_config {Untitled 7}
add_wave {{/testBench/RV32Core1/ControlUnit1/JalrD}} 
restart
run 20740 ns
run 10 ns
run 10 ns
current_wave_config {Untitled 7}
add_wave {{/testBench/RV32Core1/ControlUnit1/LUI}} 
restart
run 20740 ns
run 10 ns
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
close_sim
launch_simulation
source testBench.tcl
current_wave_config {Untitled 8}
add_wave {{/testBench/RV32Core1/Instr}} 
current_wave_config {Untitled 8}
add_wave {{/testBench/RV32Core1/Operand1}} 
current_wave_config {Untitled 8}
add_wave {{/testBench/RV32Core1/Operand2}} 
current_wave_config {Untitled 8}
add_wave {{/testBench/RV32Core1/ControlUnit1/ADDI}} 
current_wave_config {Untitled 8}
add_wave {{/testBench/RV32Core1/ControlUnit1/AUIPC}} 
current_wave_config {Untitled 8}
add_wave {{/testBench/RV32Core1/ControlUnit1/BEQ}} 
current_wave_config {Untitled 8}
add_wave {{/testBench/RV32Core1/ControlUnit1/JAL}} 
current_wave_config {Untitled 8}
add_wave {{/testBench/RV32Core1/ControlUnit1/JALR}} 
current_wave_config {Untitled 8}
add_wave {{/testBench/RV32Core1/ControlUnit1/LB}} 
current_wave_config {Untitled 8}
add_wave {{/testBench/RV32Core1/ControlUnit1/SB}} 
restart
run 20740 ns
run 10 ns
run 10 ns
run 10 ns
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
close_sim
launch_simulation
source testBench.tcl
close_sim
launch_simulation
source testBench.tcl
current_wave_config {Untitled 10}
add_wave {{/testBench/RV32Core1/RegisterFile1/RegFile[3]}} 
current_wave_config {Untitled 10}
add_wave {{/testBench/RV32Core1/Instr}} 
current_wave_config {Untitled 10}
add_wave {{/testBench/RV32Core1/Operand1}} 
current_wave_config {Untitled 10}
add_wave {{/testBench/RV32Core1/Operand2}} 
current_wave_config {Untitled 10}
add_wave {{/testBench/RV32Core1/ControlUnit1/ADDI}} 
current_wave_config {Untitled 10}
add_wave {{/testBench/RV32Core1/ControlUnit1/LUI}} 
current_wave_config {Untitled 10}
add_wave {{/testBench/RV32Core1/ControlUnit1/XORI}} 
current_wave_config {Untitled 10}
add_wave {{/testBench/RV32Core1/ControlUnit1/BNE}} 
restart
run all
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
close_sim
launch_simulation
source testBench.tcl
close_sim
launch_simulation
source testBench.tcl
current_wave_config {Untitled 12}
add_wave {{/testBench/RV32Core1/RegisterFile1/RegFile[3]}} 
restart
run all
restart
run all
close_sim
launch_simulation
source testBench.tcl
current_wave_config {Untitled 13}
add_wave {{/testBench/RV32Core1/RegisterFile1/RegFile[3]}} 
restart
run all
restart
run all
set_property -name {xsim.simulate.runtime} -value {30000ns} -objects [get_filesets sim_1]
close_sim
launch_simulation
source testBench.tcl
close_sim
