# HALF ADDER - Work Log
**Date:** July 9, 2025  
Started this part of the project...

# HALF ADDER â€“ Verilog Implementation Report

## ğŸ—“ï¸ Date Started: July 15, 2025

---

## âœ… Step-by-Step Progress

### 1. âœï¸ Wrote Verilog Code
- Module for half adder created using `assign` statements.
- Code saved as `half_adder.v`
- ![Verilog Code](images/code.png)

### 2. âš™ï¸ Compiled the Code
- Used `iverilog` in Ubuntu terminal
- Compilation successful âœ…
- ![Compilation Terminal](images/terminal.png)

### 3. ğŸ”¬ Simulated with GTKWave
- Dumped VCD file using testbench
- Opened waveform in GTKWave
- Signals displayed correctly
- ![GTKWave Output](images/wave.png)

---

## ğŸ› ï¸ Problems & Fixes

| Problem | Solution |
|--------|----------|
| Forgot to dump VCD file | Added `$dumpfile` and `$dumpvars` in testbench |
| GTKWave not launching | Installed GTKWave using `sudo apt install gtkwave` |
| Incorrect waveform | Fixed clock signal in testbench |

---

## ğŸ“Œ Summary
- Half Adder code works âœ…
- Simulation successful
- Learned to debug GTKWave and Verilog testbenches
