 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1000
Design : timerapb
Version: L-2016.03-SP1
Date   : Sat Dec 10 21:30:30 2022
****************************************

Operating Conditions: ss_1v62_125c   Library: ss_1v62_125c
Wire Load Model Mode: top

  Startpoint: paddr[31] (input port clocked by pclk)
  Endpoint: timer1count_reg_31_
            (rising edge-triggered flip-flop clocked by pclk)
  Path Group: pclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock pclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  paddr[31] (in)                           0.00       5.70 f
  U610/Y (INVX4M)                          0.05       5.75 r
  U608/Y (NAND2X4M)                        0.07       5.81 f
  C2034/Y (OR2X4M)                         0.17       5.98 f
  C2035/Y (OR2X4M)                         0.17       6.14 f
  C2036/Y (OR2X4M)                         0.17       6.31 f
  C2037/Y (OR2X4M)                         0.17       6.48 f
  C2038/Y (OR2X4M)                         0.17       6.64 f
  C2039/Y (OR2X4M)                         0.18       6.82 f
  C2040/Y (OR2X8M)                         0.18       6.99 f
  C2041/Y (OR2X12M)                        0.16       7.16 f
  C2042/Y (OR2X12M)                        0.16       7.32 f
  C2043/Y (OR2X12M)                        0.16       7.48 f
  C2044/Y (OR2X4M)                         0.16       7.64 f
  C2045/Y (OR2X4M)                         0.17       7.81 f
  U676/Y (OR3X4M)                          0.22       8.02 f
  U641/Y (NOR3X8M)                         0.14       8.16 r
  U607/Y (NAND2BX4M)                       0.09       8.25 f
  U605/Y (NOR2X4M)                         0.11       8.35 r
  U604/Y (NAND2X2M)                        0.07       8.42 f
  U640/Y (INVXLM)                          0.07       8.49 r
  U675/Y (AND2X1M)                         0.16       8.66 r
  U678/Y (AND2X1M)                         0.18       8.84 r
  U646/Y (NAND2BX2M)                       0.08       8.92 f
  U638/Y (CLKINVX2M)                       0.07       8.99 r
  U603/Y (NAND2X2M)                        0.09       9.08 f
  U602/Y (OR2X2M)                          0.21       9.29 f
  C2164/Y (OR2X2M)                         0.22       9.51 f
  U633/Y (NOR2X4M)                         0.13       9.64 r
  U629/Y (OR2X1M)                          0.16       9.80 r
  C2456/Y (AND2X2M)                        0.17       9.96 r
  C2477/Y (AND2X4M)                        0.18      10.15 r
  U618/Y (OR3X4M)                          0.33      10.48 r
  U662/Y (MX2XLM)                          0.18      10.66 r
  timer1count_reg_31_/D (DFFRQX1M)         0.00      10.66 r
  data arrival time                                  10.66

  clock pclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  timer1count_reg_31_/CK (DFFRQX1M)        0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                 -10.66
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: paddr[31] (input port clocked by pclk)
  Endpoint: timer1_value_reg_30_
            (rising edge-triggered flip-flop clocked by pclk)
  Path Group: pclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock pclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  paddr[31] (in)                           0.00       5.70 f
  U610/Y (INVX4M)                          0.05       5.75 r
  U608/Y (NAND2X4M)                        0.07       5.81 f
  C2034/Y (OR2X4M)                         0.17       5.98 f
  C2035/Y (OR2X4M)                         0.17       6.14 f
  C2036/Y (OR2X4M)                         0.17       6.31 f
  C2037/Y (OR2X4M)                         0.17       6.48 f
  C2038/Y (OR2X4M)                         0.17       6.64 f
  C2039/Y (OR2X4M)                         0.18       6.82 f
  C2040/Y (OR2X8M)                         0.18       6.99 f
  C2041/Y (OR2X12M)                        0.16       7.16 f
  C2042/Y (OR2X12M)                        0.16       7.32 f
  C2043/Y (OR2X12M)                        0.16       7.48 f
  C2044/Y (OR2X4M)                         0.16       7.64 f
  C2045/Y (OR2X4M)                         0.17       7.81 f
  U676/Y (OR3X4M)                          0.22       8.02 f
  U641/Y (NOR3X8M)                         0.14       8.16 r
  U607/Y (NAND2BX4M)                       0.09       8.25 f
  U605/Y (NOR2X4M)                         0.11       8.35 r
  U604/Y (NAND2X2M)                        0.07       8.42 f
  U640/Y (INVXLM)                          0.07       8.49 r
  U675/Y (AND2X1M)                         0.16       8.66 r
  U678/Y (AND2X1M)                         0.18       8.84 r
  U646/Y (NAND2BX2M)                       0.08       8.92 f
  U638/Y (CLKINVX2M)                       0.07       8.99 r
  U603/Y (NAND2X2M)                        0.09       9.08 f
  U602/Y (OR2X2M)                          0.21       9.29 f
  C2164/Y (OR2X2M)                         0.22       9.51 f
  U633/Y (NOR2X4M)                         0.13       9.64 r
  U631/Y (NOR2X2M)                         0.09       9.72 f
  U623/Y (AOI2BB1XLM)                      0.27      10.00 f
  U656/Y (AND2X6M)                         0.37      10.37 f
  U668/Y (MX2XLM)                          0.30      10.66 r
  timer1_value_reg_30_/D (DFFRQX1M)        0.00      10.66 r
  data arrival time                                  10.66

  clock pclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  timer1_value_reg_30_/CK (DFFRQX1M)       0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                 -10.66
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: paddr[31] (input port clocked by pclk)
  Endpoint: timer1_value_reg_15_
            (rising edge-triggered flip-flop clocked by pclk)
  Path Group: pclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock pclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  paddr[31] (in)                           0.00       5.70 f
  U610/Y (INVX4M)                          0.05       5.75 r
  U608/Y (NAND2X4M)                        0.07       5.81 f
  C2034/Y (OR2X4M)                         0.17       5.98 f
  C2035/Y (OR2X4M)                         0.17       6.14 f
  C2036/Y (OR2X4M)                         0.17       6.31 f
  C2037/Y (OR2X4M)                         0.17       6.48 f
  C2038/Y (OR2X4M)                         0.17       6.64 f
  C2039/Y (OR2X4M)                         0.18       6.82 f
  C2040/Y (OR2X8M)                         0.18       6.99 f
  C2041/Y (OR2X12M)                        0.16       7.16 f
  C2042/Y (OR2X12M)                        0.16       7.32 f
  C2043/Y (OR2X12M)                        0.16       7.48 f
  C2044/Y (OR2X4M)                         0.16       7.64 f
  C2045/Y (OR2X4M)                         0.17       7.81 f
  U676/Y (OR3X4M)                          0.22       8.02 f
  U641/Y (NOR3X8M)                         0.14       8.16 r
  U607/Y (NAND2BX4M)                       0.09       8.25 f
  U605/Y (NOR2X4M)                         0.11       8.35 r
  U604/Y (NAND2X2M)                        0.07       8.42 f
  U640/Y (INVXLM)                          0.07       8.49 r
  U675/Y (AND2X1M)                         0.16       8.66 r
  U678/Y (AND2X1M)                         0.18       8.84 r
  U646/Y (NAND2BX2M)                       0.08       8.92 f
  U638/Y (CLKINVX2M)                       0.07       8.99 r
  U603/Y (NAND2X2M)                        0.09       9.08 f
  U602/Y (OR2X2M)                          0.21       9.29 f
  C2164/Y (OR2X2M)                         0.22       9.51 f
  U633/Y (NOR2X4M)                         0.13       9.64 r
  U631/Y (NOR2X2M)                         0.09       9.72 f
  U623/Y (AOI2BB1XLM)                      0.27      10.00 f
  U656/Y (AND2X6M)                         0.37      10.37 f
  U667/Y (MX2XLM)                          0.30      10.66 r
  timer1_value_reg_15_/D (DFFRQX1M)        0.00      10.66 r
  data arrival time                                  10.66

  clock pclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  timer1_value_reg_15_/CK (DFFRQX1M)       0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                 -10.66
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: paddr[31] (input port clocked by pclk)
  Endpoint: timer1_value_reg_0_
            (rising edge-triggered flip-flop clocked by pclk)
  Path Group: pclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock pclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  paddr[31] (in)                           0.00       5.70 f
  U610/Y (INVX4M)                          0.05       5.75 r
  U608/Y (NAND2X4M)                        0.07       5.81 f
  C2034/Y (OR2X4M)                         0.17       5.98 f
  C2035/Y (OR2X4M)                         0.17       6.14 f
  C2036/Y (OR2X4M)                         0.17       6.31 f
  C2037/Y (OR2X4M)                         0.17       6.48 f
  C2038/Y (OR2X4M)                         0.17       6.64 f
  C2039/Y (OR2X4M)                         0.18       6.82 f
  C2040/Y (OR2X8M)                         0.18       6.99 f
  C2041/Y (OR2X12M)                        0.16       7.16 f
  C2042/Y (OR2X12M)                        0.16       7.32 f
  C2043/Y (OR2X12M)                        0.16       7.48 f
  C2044/Y (OR2X4M)                         0.16       7.64 f
  C2045/Y (OR2X4M)                         0.17       7.81 f
  U676/Y (OR3X4M)                          0.22       8.02 f
  U641/Y (NOR3X8M)                         0.14       8.16 r
  U607/Y (NAND2BX4M)                       0.09       8.25 f
  U605/Y (NOR2X4M)                         0.11       8.35 r
  U604/Y (NAND2X2M)                        0.07       8.42 f
  U640/Y (INVXLM)                          0.07       8.49 r
  U675/Y (AND2X1M)                         0.16       8.66 r
  U678/Y (AND2X1M)                         0.18       8.84 r
  U646/Y (NAND2BX2M)                       0.08       8.92 f
  U638/Y (CLKINVX2M)                       0.07       8.99 r
  U603/Y (NAND2X2M)                        0.09       9.08 f
  U602/Y (OR2X2M)                          0.21       9.29 f
  C2164/Y (OR2X2M)                         0.22       9.51 f
  U633/Y (NOR2X4M)                         0.13       9.64 r
  U631/Y (NOR2X2M)                         0.09       9.72 f
  U623/Y (AOI2BB1XLM)                      0.27      10.00 f
  U656/Y (AND2X6M)                         0.37      10.37 f
  U666/Y (MX2XLM)                          0.30      10.66 r
  timer1_value_reg_0_/D (DFFRQX1M)         0.00      10.66 r
  data arrival time                                  10.66

  clock pclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  timer1_value_reg_0_/CK (DFFRQX1M)        0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                 -10.66
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: paddr[31] (input port clocked by pclk)
  Endpoint: timer0count_reg_18_
            (rising edge-triggered flip-flop clocked by pclk)
  Path Group: pclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock pclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  paddr[31] (in)                           0.00       5.70 f
  U610/Y (INVX4M)                          0.05       5.75 r
  U608/Y (NAND2X4M)                        0.07       5.81 f
  C2034/Y (OR2X4M)                         0.17       5.98 f
  C2035/Y (OR2X4M)                         0.17       6.14 f
  C2036/Y (OR2X4M)                         0.17       6.31 f
  C2037/Y (OR2X4M)                         0.17       6.48 f
  C2038/Y (OR2X4M)                         0.17       6.64 f
  C2039/Y (OR2X4M)                         0.18       6.82 f
  C2040/Y (OR2X8M)                         0.18       6.99 f
  C2041/Y (OR2X12M)                        0.16       7.16 f
  C2042/Y (OR2X12M)                        0.16       7.32 f
  C2043/Y (OR2X12M)                        0.16       7.48 f
  C2044/Y (OR2X4M)                         0.16       7.64 f
  C2045/Y (OR2X4M)                         0.17       7.81 f
  U676/Y (OR3X4M)                          0.22       8.02 f
  U641/Y (NOR3X8M)                         0.14       8.16 r
  U607/Y (NAND2BX4M)                       0.09       8.25 f
  U605/Y (NOR2X4M)                         0.11       8.35 r
  U604/Y (NAND2X2M)                        0.07       8.42 f
  U640/Y (INVXLM)                          0.07       8.49 r
  U675/Y (AND2X1M)                         0.16       8.66 r
  U678/Y (AND2X1M)                         0.18       8.84 r
  U646/Y (NAND2BX2M)                       0.08       8.92 f
  U638/Y (CLKINVX2M)                       0.07       8.99 r
  U603/Y (NAND2X2M)                        0.09       9.08 f
  U637/Y (CLKINVX2M)                       0.07       9.14 r
  U636/Y (NAND2X2M)                        0.09       9.23 f
  C2062/Y (OR2X4M)                         0.19       9.42 f
  U601/Y (NOR2X2M)                         0.17       9.60 r
  U628/Y (NOR2X1M)                         0.11       9.71 f
  U626/Y (NOR2X2M)                         0.11       9.82 r
  U599/Y (CLKAND2X2M)                      0.28      10.10 r
  U657/Y (OR3X4M)                          0.38      10.48 r
  U670/Y (MX2XLM)                          0.19      10.66 r
  timer0count_reg_18_/D (DFFRQX1M)         0.00      10.66 r
  data arrival time                                  10.66

  clock pclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  timer0count_reg_18_/CK (DFFRQX1M)        0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                 -10.66
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: paddr[31] (input port clocked by pclk)
  Endpoint: timer1status_reg_30_
            (rising edge-triggered flip-flop clocked by pclk)
  Path Group: pclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock pclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  paddr[31] (in)                           0.00       5.70 f
  U610/Y (INVX4M)                          0.05       5.75 r
  U608/Y (NAND2X4M)                        0.07       5.81 f
  C2034/Y (OR2X4M)                         0.17       5.98 f
  C2035/Y (OR2X4M)                         0.17       6.14 f
  C2036/Y (OR2X4M)                         0.17       6.31 f
  C2037/Y (OR2X4M)                         0.17       6.48 f
  C2038/Y (OR2X4M)                         0.17       6.64 f
  C2039/Y (OR2X4M)                         0.18       6.82 f
  C2040/Y (OR2X8M)                         0.18       6.99 f
  C2041/Y (OR2X12M)                        0.16       7.16 f
  C2042/Y (OR2X12M)                        0.16       7.32 f
  C2043/Y (OR2X12M)                        0.16       7.48 f
  C2044/Y (OR2X4M)                         0.16       7.64 f
  C2045/Y (OR2X4M)                         0.17       7.81 f
  U676/Y (OR3X4M)                          0.22       8.02 f
  U641/Y (NOR3X8M)                         0.14       8.16 r
  U607/Y (NAND2BX4M)                       0.09       8.25 f
  U605/Y (NOR2X4M)                         0.11       8.35 r
  U604/Y (NAND2X2M)                        0.07       8.42 f
  U640/Y (INVXLM)                          0.07       8.49 r
  U675/Y (AND2X1M)                         0.16       8.66 r
  U678/Y (AND2X1M)                         0.18       8.84 r
  U646/Y (NAND2BX2M)                       0.08       8.92 f
  U638/Y (CLKINVX2M)                       0.07       8.99 r
  U603/Y (NAND2X2M)                        0.09       9.08 f
  U602/Y (OR2X2M)                          0.21       9.29 f
  C2164/Y (OR2X2M)                         0.22       9.51 f
  U633/Y (NOR2X4M)                         0.13       9.64 r
  U631/Y (NOR2X2M)                         0.09       9.72 f
  U627/Y (AOI2BB1X2M)                      0.26       9.98 f
  C2504/Y (AND2X6M)                        0.38      10.36 f
  U664/Y (MX2XLM)                          0.30      10.66 r
  timer1status_reg_30_/D (DFFRQX1M)        0.00      10.66 r
  data arrival time                                  10.66

  clock pclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  timer1status_reg_30_/CK (DFFRQX1M)       0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                 -10.66
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: paddr[31] (input port clocked by pclk)
  Endpoint: timer1status_reg_15_
            (rising edge-triggered flip-flop clocked by pclk)
  Path Group: pclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock pclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  paddr[31] (in)                           0.00       5.70 f
  U610/Y (INVX4M)                          0.05       5.75 r
  U608/Y (NAND2X4M)                        0.07       5.81 f
  C2034/Y (OR2X4M)                         0.17       5.98 f
  C2035/Y (OR2X4M)                         0.17       6.14 f
  C2036/Y (OR2X4M)                         0.17       6.31 f
  C2037/Y (OR2X4M)                         0.17       6.48 f
  C2038/Y (OR2X4M)                         0.17       6.64 f
  C2039/Y (OR2X4M)                         0.18       6.82 f
  C2040/Y (OR2X8M)                         0.18       6.99 f
  C2041/Y (OR2X12M)                        0.16       7.16 f
  C2042/Y (OR2X12M)                        0.16       7.32 f
  C2043/Y (OR2X12M)                        0.16       7.48 f
  C2044/Y (OR2X4M)                         0.16       7.64 f
  C2045/Y (OR2X4M)                         0.17       7.81 f
  U676/Y (OR3X4M)                          0.22       8.02 f
  U641/Y (NOR3X8M)                         0.14       8.16 r
  U607/Y (NAND2BX4M)                       0.09       8.25 f
  U605/Y (NOR2X4M)                         0.11       8.35 r
  U604/Y (NAND2X2M)                        0.07       8.42 f
  U640/Y (INVXLM)                          0.07       8.49 r
  U675/Y (AND2X1M)                         0.16       8.66 r
  U678/Y (AND2X1M)                         0.18       8.84 r
  U646/Y (NAND2BX2M)                       0.08       8.92 f
  U638/Y (CLKINVX2M)                       0.07       8.99 r
  U603/Y (NAND2X2M)                        0.09       9.08 f
  U602/Y (OR2X2M)                          0.21       9.29 f
  C2164/Y (OR2X2M)                         0.22       9.51 f
  U633/Y (NOR2X4M)                         0.13       9.64 r
  U631/Y (NOR2X2M)                         0.09       9.72 f
  U627/Y (AOI2BB1X2M)                      0.26       9.98 f
  C2504/Y (AND2X6M)                        0.38      10.36 f
  U663/Y (MX2XLM)                          0.30      10.66 r
  timer1status_reg_15_/D (DFFRQX1M)        0.00      10.66 r
  data arrival time                                  10.66

  clock pclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  timer1status_reg_15_/CK (DFFRQX1M)       0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                 -10.66
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: paddr[31] (input port clocked by pclk)
  Endpoint: timer1count_reg_19_
            (rising edge-triggered flip-flop clocked by pclk)
  Path Group: pclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock pclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  paddr[31] (in)                           0.00       5.70 f
  U610/Y (INVX4M)                          0.05       5.75 r
  U608/Y (NAND2X4M)                        0.07       5.81 f
  C2034/Y (OR2X4M)                         0.17       5.98 f
  C2035/Y (OR2X4M)                         0.17       6.14 f
  C2036/Y (OR2X4M)                         0.17       6.31 f
  C2037/Y (OR2X4M)                         0.17       6.48 f
  C2038/Y (OR2X4M)                         0.17       6.64 f
  C2039/Y (OR2X4M)                         0.18       6.82 f
  C2040/Y (OR2X8M)                         0.18       6.99 f
  C2041/Y (OR2X12M)                        0.16       7.16 f
  C2042/Y (OR2X12M)                        0.16       7.32 f
  C2043/Y (OR2X12M)                        0.16       7.48 f
  C2044/Y (OR2X4M)                         0.16       7.64 f
  C2045/Y (OR2X4M)                         0.17       7.81 f
  U676/Y (OR3X4M)                          0.22       8.02 f
  U641/Y (NOR3X8M)                         0.14       8.16 r
  U607/Y (NAND2BX4M)                       0.09       8.25 f
  U605/Y (NOR2X4M)                         0.11       8.35 r
  U604/Y (NAND2X2M)                        0.07       8.42 f
  U640/Y (INVXLM)                          0.07       8.49 r
  U675/Y (AND2X1M)                         0.16       8.66 r
  U678/Y (AND2X1M)                         0.18       8.84 r
  U646/Y (NAND2BX2M)                       0.08       8.92 f
  U638/Y (CLKINVX2M)                       0.07       8.99 r
  U603/Y (NAND2X2M)                        0.09       9.08 f
  U602/Y (OR2X2M)                          0.21       9.29 f
  C2164/Y (OR2X2M)                         0.22       9.51 f
  U633/Y (NOR2X4M)                         0.13       9.64 r
  U629/Y (OR2X1M)                          0.16       9.80 r
  C2456/Y (AND2X2M)                        0.17       9.96 r
  C2477/Y (AND2X4M)                        0.18      10.15 r
  U655/Y (OR3X4M)                          0.33      10.48 r
  U665/Y (MX2XLM)                          0.18      10.66 r
  timer1count_reg_19_/D (DFFRQX1M)         0.00      10.66 r
  data arrival time                                  10.66

  clock pclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  timer1count_reg_19_/CK (DFFRQX1M)        0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                 -10.66
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: paddr[31] (input port clocked by pclk)
  Endpoint: timer1count_reg_26_
            (rising edge-triggered flip-flop clocked by pclk)
  Path Group: pclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock pclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  paddr[31] (in)                           0.00       5.70 f
  U610/Y (INVX4M)                          0.05       5.75 r
  U608/Y (NAND2X4M)                        0.07       5.81 f
  C2034/Y (OR2X4M)                         0.17       5.98 f
  C2035/Y (OR2X4M)                         0.17       6.14 f
  C2036/Y (OR2X4M)                         0.17       6.31 f
  C2037/Y (OR2X4M)                         0.17       6.48 f
  C2038/Y (OR2X4M)                         0.17       6.64 f
  C2039/Y (OR2X4M)                         0.18       6.82 f
  C2040/Y (OR2X8M)                         0.18       6.99 f
  C2041/Y (OR2X12M)                        0.16       7.16 f
  C2042/Y (OR2X12M)                        0.16       7.32 f
  C2043/Y (OR2X12M)                        0.16       7.48 f
  C2044/Y (OR2X4M)                         0.16       7.64 f
  C2045/Y (OR2X4M)                         0.17       7.81 f
  U676/Y (OR3X4M)                          0.22       8.02 f
  U641/Y (NOR3X8M)                         0.14       8.16 r
  U607/Y (NAND2BX4M)                       0.09       8.25 f
  U605/Y (NOR2X4M)                         0.11       8.35 r
  U604/Y (NAND2X2M)                        0.07       8.42 f
  U640/Y (INVXLM)                          0.07       8.49 r
  U675/Y (AND2X1M)                         0.16       8.66 r
  U678/Y (AND2X1M)                         0.18       8.84 r
  U646/Y (NAND2BX2M)                       0.08       8.92 f
  U638/Y (CLKINVX2M)                       0.07       8.99 r
  U603/Y (NAND2X2M)                        0.09       9.08 f
  U602/Y (OR2X2M)                          0.21       9.29 f
  C2164/Y (OR2X2M)                         0.22       9.51 f
  U633/Y (NOR2X4M)                         0.13       9.64 r
  U629/Y (OR2X1M)                          0.16       9.80 r
  C2456/Y (AND2X2M)                        0.17       9.96 r
  C2477/Y (AND2X4M)                        0.18      10.15 r
  U655/Y (OR3X4M)                          0.33      10.48 r
  U661/Y (MX2XLM)                          0.18      10.66 r
  timer1count_reg_26_/D (DFFRQX1M)         0.00      10.66 r
  data arrival time                                  10.66

  clock pclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  timer1count_reg_26_/CK (DFFRQX1M)        0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                 -10.66
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: paddr[31] (input port clocked by pclk)
  Endpoint: timer1count_reg_27_
            (rising edge-triggered flip-flop clocked by pclk)
  Path Group: pclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock pclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  paddr[31] (in)                           0.00       5.70 f
  U610/Y (INVX4M)                          0.05       5.75 r
  U608/Y (NAND2X4M)                        0.07       5.81 f
  C2034/Y (OR2X4M)                         0.17       5.98 f
  C2035/Y (OR2X4M)                         0.17       6.14 f
  C2036/Y (OR2X4M)                         0.17       6.31 f
  C2037/Y (OR2X4M)                         0.17       6.48 f
  C2038/Y (OR2X4M)                         0.17       6.64 f
  C2039/Y (OR2X4M)                         0.18       6.82 f
  C2040/Y (OR2X8M)                         0.18       6.99 f
  C2041/Y (OR2X12M)                        0.16       7.16 f
  C2042/Y (OR2X12M)                        0.16       7.32 f
  C2043/Y (OR2X12M)                        0.16       7.48 f
  C2044/Y (OR2X4M)                         0.16       7.64 f
  C2045/Y (OR2X4M)                         0.17       7.81 f
  U676/Y (OR3X4M)                          0.22       8.02 f
  U641/Y (NOR3X8M)                         0.14       8.16 r
  U607/Y (NAND2BX4M)                       0.09       8.25 f
  U605/Y (NOR2X4M)                         0.11       8.35 r
  U604/Y (NAND2X2M)                        0.07       8.42 f
  U640/Y (INVXLM)                          0.07       8.49 r
  U675/Y (AND2X1M)                         0.16       8.66 r
  U678/Y (AND2X1M)                         0.18       8.84 r
  U646/Y (NAND2BX2M)                       0.08       8.92 f
  U638/Y (CLKINVX2M)                       0.07       8.99 r
  U603/Y (NAND2X2M)                        0.09       9.08 f
  U602/Y (OR2X2M)                          0.21       9.29 f
  C2164/Y (OR2X2M)                         0.22       9.51 f
  U633/Y (NOR2X4M)                         0.13       9.64 r
  U629/Y (OR2X1M)                          0.16       9.80 r
  C2456/Y (AND2X2M)                        0.17       9.96 r
  C2477/Y (AND2X4M)                        0.18      10.15 r
  U618/Y (OR3X4M)                          0.33      10.48 r
  U694/Y (MX2X1M)                          0.18      10.66 r
  timer1count_reg_27_/D (DFFRQX1M)         0.00      10.66 r
  data arrival time                                  10.66

  clock pclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  timer1count_reg_27_/CK (DFFRQX1M)        0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                 -10.66
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: paddr[31] (input port clocked by pclk)
  Endpoint: timer1count_reg_28_
            (rising edge-triggered flip-flop clocked by pclk)
  Path Group: pclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock pclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  paddr[31] (in)                           0.00       5.70 f
  U610/Y (INVX4M)                          0.05       5.75 r
  U608/Y (NAND2X4M)                        0.07       5.81 f
  C2034/Y (OR2X4M)                         0.17       5.98 f
  C2035/Y (OR2X4M)                         0.17       6.14 f
  C2036/Y (OR2X4M)                         0.17       6.31 f
  C2037/Y (OR2X4M)                         0.17       6.48 f
  C2038/Y (OR2X4M)                         0.17       6.64 f
  C2039/Y (OR2X4M)                         0.18       6.82 f
  C2040/Y (OR2X8M)                         0.18       6.99 f
  C2041/Y (OR2X12M)                        0.16       7.16 f
  C2042/Y (OR2X12M)                        0.16       7.32 f
  C2043/Y (OR2X12M)                        0.16       7.48 f
  C2044/Y (OR2X4M)                         0.16       7.64 f
  C2045/Y (OR2X4M)                         0.17       7.81 f
  U676/Y (OR3X4M)                          0.22       8.02 f
  U641/Y (NOR3X8M)                         0.14       8.16 r
  U607/Y (NAND2BX4M)                       0.09       8.25 f
  U605/Y (NOR2X4M)                         0.11       8.35 r
  U604/Y (NAND2X2M)                        0.07       8.42 f
  U640/Y (INVXLM)                          0.07       8.49 r
  U675/Y (AND2X1M)                         0.16       8.66 r
  U678/Y (AND2X1M)                         0.18       8.84 r
  U646/Y (NAND2BX2M)                       0.08       8.92 f
  U638/Y (CLKINVX2M)                       0.07       8.99 r
  U603/Y (NAND2X2M)                        0.09       9.08 f
  U602/Y (OR2X2M)                          0.21       9.29 f
  C2164/Y (OR2X2M)                         0.22       9.51 f
  U633/Y (NOR2X4M)                         0.13       9.64 r
  U629/Y (OR2X1M)                          0.16       9.80 r
  C2456/Y (AND2X2M)                        0.17       9.96 r
  C2477/Y (AND2X4M)                        0.18      10.15 r
  U618/Y (OR3X4M)                          0.33      10.48 r
  U695/Y (MX2X1M)                          0.18      10.66 r
  timer1count_reg_28_/D (DFFRQX1M)         0.00      10.66 r
  data arrival time                                  10.66

  clock pclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  timer1count_reg_28_/CK (DFFRQX1M)        0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                 -10.66
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: paddr[31] (input port clocked by pclk)
  Endpoint: timer1_value_reg_31_
            (rising edge-triggered flip-flop clocked by pclk)
  Path Group: pclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock pclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  paddr[31] (in)                           0.00       5.70 f
  U610/Y (INVX4M)                          0.05       5.75 r
  U608/Y (NAND2X4M)                        0.07       5.81 f
  C2034/Y (OR2X4M)                         0.17       5.98 f
  C2035/Y (OR2X4M)                         0.17       6.14 f
  C2036/Y (OR2X4M)                         0.17       6.31 f
  C2037/Y (OR2X4M)                         0.17       6.48 f
  C2038/Y (OR2X4M)                         0.17       6.64 f
  C2039/Y (OR2X4M)                         0.18       6.82 f
  C2040/Y (OR2X8M)                         0.18       6.99 f
  C2041/Y (OR2X12M)                        0.16       7.16 f
  C2042/Y (OR2X12M)                        0.16       7.32 f
  C2043/Y (OR2X12M)                        0.16       7.48 f
  C2044/Y (OR2X4M)                         0.16       7.64 f
  C2045/Y (OR2X4M)                         0.17       7.81 f
  U676/Y (OR3X4M)                          0.22       8.02 f
  U641/Y (NOR3X8M)                         0.14       8.16 r
  U607/Y (NAND2BX4M)                       0.09       8.25 f
  U605/Y (NOR2X4M)                         0.11       8.35 r
  U604/Y (NAND2X2M)                        0.07       8.42 f
  U640/Y (INVXLM)                          0.07       8.49 r
  U675/Y (AND2X1M)                         0.16       8.66 r
  U678/Y (AND2X1M)                         0.18       8.84 r
  U646/Y (NAND2BX2M)                       0.08       8.92 f
  U638/Y (CLKINVX2M)                       0.07       8.99 r
  U603/Y (NAND2X2M)                        0.09       9.08 f
  U602/Y (OR2X2M)                          0.21       9.29 f
  C2164/Y (OR2X2M)                         0.22       9.51 f
  U633/Y (NOR2X4M)                         0.13       9.64 r
  U631/Y (NOR2X2M)                         0.09       9.72 f
  U623/Y (AOI2BB1XLM)                      0.27      10.00 f
  U656/Y (AND2X6M)                         0.37      10.37 f
  U390/Y (MX2X1M)                          0.29      10.66 r
  timer1_value_reg_31_/D (DFFRQX1M)        0.00      10.66 r
  data arrival time                                  10.66

  clock pclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  timer1_value_reg_31_/CK (DFFRQX1M)       0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                 -10.66
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: paddr[31] (input port clocked by pclk)
  Endpoint: timer1_value_reg_29_
            (rising edge-triggered flip-flop clocked by pclk)
  Path Group: pclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock pclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  paddr[31] (in)                           0.00       5.70 f
  U610/Y (INVX4M)                          0.05       5.75 r
  U608/Y (NAND2X4M)                        0.07       5.81 f
  C2034/Y (OR2X4M)                         0.17       5.98 f
  C2035/Y (OR2X4M)                         0.17       6.14 f
  C2036/Y (OR2X4M)                         0.17       6.31 f
  C2037/Y (OR2X4M)                         0.17       6.48 f
  C2038/Y (OR2X4M)                         0.17       6.64 f
  C2039/Y (OR2X4M)                         0.18       6.82 f
  C2040/Y (OR2X8M)                         0.18       6.99 f
  C2041/Y (OR2X12M)                        0.16       7.16 f
  C2042/Y (OR2X12M)                        0.16       7.32 f
  C2043/Y (OR2X12M)                        0.16       7.48 f
  C2044/Y (OR2X4M)                         0.16       7.64 f
  C2045/Y (OR2X4M)                         0.17       7.81 f
  U676/Y (OR3X4M)                          0.22       8.02 f
  U641/Y (NOR3X8M)                         0.14       8.16 r
  U607/Y (NAND2BX4M)                       0.09       8.25 f
  U605/Y (NOR2X4M)                         0.11       8.35 r
  U604/Y (NAND2X2M)                        0.07       8.42 f
  U640/Y (INVXLM)                          0.07       8.49 r
  U675/Y (AND2X1M)                         0.16       8.66 r
  U678/Y (AND2X1M)                         0.18       8.84 r
  U646/Y (NAND2BX2M)                       0.08       8.92 f
  U638/Y (CLKINVX2M)                       0.07       8.99 r
  U603/Y (NAND2X2M)                        0.09       9.08 f
  U602/Y (OR2X2M)                          0.21       9.29 f
  C2164/Y (OR2X2M)                         0.22       9.51 f
  U633/Y (NOR2X4M)                         0.13       9.64 r
  U631/Y (NOR2X2M)                         0.09       9.72 f
  U623/Y (AOI2BB1XLM)                      0.27      10.00 f
  U656/Y (AND2X6M)                         0.37      10.37 f
  U392/Y (MX2X1M)                          0.29      10.66 r
  timer1_value_reg_29_/D (DFFRQX1M)        0.00      10.66 r
  data arrival time                                  10.66

  clock pclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  timer1_value_reg_29_/CK (DFFRQX1M)       0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                 -10.66
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: paddr[31] (input port clocked by pclk)
  Endpoint: timer1_value_reg_28_
            (rising edge-triggered flip-flop clocked by pclk)
  Path Group: pclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock pclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  paddr[31] (in)                           0.00       5.70 f
  U610/Y (INVX4M)                          0.05       5.75 r
  U608/Y (NAND2X4M)                        0.07       5.81 f
  C2034/Y (OR2X4M)                         0.17       5.98 f
  C2035/Y (OR2X4M)                         0.17       6.14 f
  C2036/Y (OR2X4M)                         0.17       6.31 f
  C2037/Y (OR2X4M)                         0.17       6.48 f
  C2038/Y (OR2X4M)                         0.17       6.64 f
  C2039/Y (OR2X4M)                         0.18       6.82 f
  C2040/Y (OR2X8M)                         0.18       6.99 f
  C2041/Y (OR2X12M)                        0.16       7.16 f
  C2042/Y (OR2X12M)                        0.16       7.32 f
  C2043/Y (OR2X12M)                        0.16       7.48 f
  C2044/Y (OR2X4M)                         0.16       7.64 f
  C2045/Y (OR2X4M)                         0.17       7.81 f
  U676/Y (OR3X4M)                          0.22       8.02 f
  U641/Y (NOR3X8M)                         0.14       8.16 r
  U607/Y (NAND2BX4M)                       0.09       8.25 f
  U605/Y (NOR2X4M)                         0.11       8.35 r
  U604/Y (NAND2X2M)                        0.07       8.42 f
  U640/Y (INVXLM)                          0.07       8.49 r
  U675/Y (AND2X1M)                         0.16       8.66 r
  U678/Y (AND2X1M)                         0.18       8.84 r
  U646/Y (NAND2BX2M)                       0.08       8.92 f
  U638/Y (CLKINVX2M)                       0.07       8.99 r
  U603/Y (NAND2X2M)                        0.09       9.08 f
  U602/Y (OR2X2M)                          0.21       9.29 f
  C2164/Y (OR2X2M)                         0.22       9.51 f
  U633/Y (NOR2X4M)                         0.13       9.64 r
  U631/Y (NOR2X2M)                         0.09       9.72 f
  U623/Y (AOI2BB1XLM)                      0.27      10.00 f
  U656/Y (AND2X6M)                         0.37      10.37 f
  U393/Y (MX2X1M)                          0.29      10.66 r
  timer1_value_reg_28_/D (DFFRQX1M)        0.00      10.66 r
  data arrival time                                  10.66

  clock pclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  timer1_value_reg_28_/CK (DFFRQX1M)       0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                 -10.66
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: paddr[31] (input port clocked by pclk)
  Endpoint: timer1_value_reg_27_
            (rising edge-triggered flip-flop clocked by pclk)
  Path Group: pclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock pclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  paddr[31] (in)                           0.00       5.70 f
  U610/Y (INVX4M)                          0.05       5.75 r
  U608/Y (NAND2X4M)                        0.07       5.81 f
  C2034/Y (OR2X4M)                         0.17       5.98 f
  C2035/Y (OR2X4M)                         0.17       6.14 f
  C2036/Y (OR2X4M)                         0.17       6.31 f
  C2037/Y (OR2X4M)                         0.17       6.48 f
  C2038/Y (OR2X4M)                         0.17       6.64 f
  C2039/Y (OR2X4M)                         0.18       6.82 f
  C2040/Y (OR2X8M)                         0.18       6.99 f
  C2041/Y (OR2X12M)                        0.16       7.16 f
  C2042/Y (OR2X12M)                        0.16       7.32 f
  C2043/Y (OR2X12M)                        0.16       7.48 f
  C2044/Y (OR2X4M)                         0.16       7.64 f
  C2045/Y (OR2X4M)                         0.17       7.81 f
  U676/Y (OR3X4M)                          0.22       8.02 f
  U641/Y (NOR3X8M)                         0.14       8.16 r
  U607/Y (NAND2BX4M)                       0.09       8.25 f
  U605/Y (NOR2X4M)                         0.11       8.35 r
  U604/Y (NAND2X2M)                        0.07       8.42 f
  U640/Y (INVXLM)                          0.07       8.49 r
  U675/Y (AND2X1M)                         0.16       8.66 r
  U678/Y (AND2X1M)                         0.18       8.84 r
  U646/Y (NAND2BX2M)                       0.08       8.92 f
  U638/Y (CLKINVX2M)                       0.07       8.99 r
  U603/Y (NAND2X2M)                        0.09       9.08 f
  U602/Y (OR2X2M)                          0.21       9.29 f
  C2164/Y (OR2X2M)                         0.22       9.51 f
  U633/Y (NOR2X4M)                         0.13       9.64 r
  U631/Y (NOR2X2M)                         0.09       9.72 f
  U623/Y (AOI2BB1XLM)                      0.27      10.00 f
  U656/Y (AND2X6M)                         0.37      10.37 f
  U394/Y (MX2X1M)                          0.29      10.66 r
  timer1_value_reg_27_/D (DFFRQX1M)        0.00      10.66 r
  data arrival time                                  10.66

  clock pclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  timer1_value_reg_27_/CK (DFFRQX1M)       0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                 -10.66
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: paddr[31] (input port clocked by pclk)
  Endpoint: timer1_value_reg_26_
            (rising edge-triggered flip-flop clocked by pclk)
  Path Group: pclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock pclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  paddr[31] (in)                           0.00       5.70 f
  U610/Y (INVX4M)                          0.05       5.75 r
  U608/Y (NAND2X4M)                        0.07       5.81 f
  C2034/Y (OR2X4M)                         0.17       5.98 f
  C2035/Y (OR2X4M)                         0.17       6.14 f
  C2036/Y (OR2X4M)                         0.17       6.31 f
  C2037/Y (OR2X4M)                         0.17       6.48 f
  C2038/Y (OR2X4M)                         0.17       6.64 f
  C2039/Y (OR2X4M)                         0.18       6.82 f
  C2040/Y (OR2X8M)                         0.18       6.99 f
  C2041/Y (OR2X12M)                        0.16       7.16 f
  C2042/Y (OR2X12M)                        0.16       7.32 f
  C2043/Y (OR2X12M)                        0.16       7.48 f
  C2044/Y (OR2X4M)                         0.16       7.64 f
  C2045/Y (OR2X4M)                         0.17       7.81 f
  U676/Y (OR3X4M)                          0.22       8.02 f
  U641/Y (NOR3X8M)                         0.14       8.16 r
  U607/Y (NAND2BX4M)                       0.09       8.25 f
  U605/Y (NOR2X4M)                         0.11       8.35 r
  U604/Y (NAND2X2M)                        0.07       8.42 f
  U640/Y (INVXLM)                          0.07       8.49 r
  U675/Y (AND2X1M)                         0.16       8.66 r
  U678/Y (AND2X1M)                         0.18       8.84 r
  U646/Y (NAND2BX2M)                       0.08       8.92 f
  U638/Y (CLKINVX2M)                       0.07       8.99 r
  U603/Y (NAND2X2M)                        0.09       9.08 f
  U602/Y (OR2X2M)                          0.21       9.29 f
  C2164/Y (OR2X2M)                         0.22       9.51 f
  U633/Y (NOR2X4M)                         0.13       9.64 r
  U631/Y (NOR2X2M)                         0.09       9.72 f
  U623/Y (AOI2BB1XLM)                      0.27      10.00 f
  U656/Y (AND2X6M)                         0.37      10.37 f
  U395/Y (MX2X1M)                          0.29      10.66 r
  timer1_value_reg_26_/D (DFFRQX1M)        0.00      10.66 r
  data arrival time                                  10.66

  clock pclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  timer1_value_reg_26_/CK (DFFRQX1M)       0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                 -10.66
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: paddr[31] (input port clocked by pclk)
  Endpoint: timer1_value_reg_25_
            (rising edge-triggered flip-flop clocked by pclk)
  Path Group: pclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock pclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  paddr[31] (in)                           0.00       5.70 f
  U610/Y (INVX4M)                          0.05       5.75 r
  U608/Y (NAND2X4M)                        0.07       5.81 f
  C2034/Y (OR2X4M)                         0.17       5.98 f
  C2035/Y (OR2X4M)                         0.17       6.14 f
  C2036/Y (OR2X4M)                         0.17       6.31 f
  C2037/Y (OR2X4M)                         0.17       6.48 f
  C2038/Y (OR2X4M)                         0.17       6.64 f
  C2039/Y (OR2X4M)                         0.18       6.82 f
  C2040/Y (OR2X8M)                         0.18       6.99 f
  C2041/Y (OR2X12M)                        0.16       7.16 f
  C2042/Y (OR2X12M)                        0.16       7.32 f
  C2043/Y (OR2X12M)                        0.16       7.48 f
  C2044/Y (OR2X4M)                         0.16       7.64 f
  C2045/Y (OR2X4M)                         0.17       7.81 f
  U676/Y (OR3X4M)                          0.22       8.02 f
  U641/Y (NOR3X8M)                         0.14       8.16 r
  U607/Y (NAND2BX4M)                       0.09       8.25 f
  U605/Y (NOR2X4M)                         0.11       8.35 r
  U604/Y (NAND2X2M)                        0.07       8.42 f
  U640/Y (INVXLM)                          0.07       8.49 r
  U675/Y (AND2X1M)                         0.16       8.66 r
  U678/Y (AND2X1M)                         0.18       8.84 r
  U646/Y (NAND2BX2M)                       0.08       8.92 f
  U638/Y (CLKINVX2M)                       0.07       8.99 r
  U603/Y (NAND2X2M)                        0.09       9.08 f
  U602/Y (OR2X2M)                          0.21       9.29 f
  C2164/Y (OR2X2M)                         0.22       9.51 f
  U633/Y (NOR2X4M)                         0.13       9.64 r
  U631/Y (NOR2X2M)                         0.09       9.72 f
  U623/Y (AOI2BB1XLM)                      0.27      10.00 f
  U656/Y (AND2X6M)                         0.37      10.37 f
  U396/Y (MX2X1M)                          0.29      10.66 r
  timer1_value_reg_25_/D (DFFRQX1M)        0.00      10.66 r
  data arrival time                                  10.66

  clock pclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  timer1_value_reg_25_/CK (DFFRQX1M)       0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                 -10.66
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: paddr[31] (input port clocked by pclk)
  Endpoint: timer1_value_reg_24_
            (rising edge-triggered flip-flop clocked by pclk)
  Path Group: pclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock pclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  paddr[31] (in)                           0.00       5.70 f
  U610/Y (INVX4M)                          0.05       5.75 r
  U608/Y (NAND2X4M)                        0.07       5.81 f
  C2034/Y (OR2X4M)                         0.17       5.98 f
  C2035/Y (OR2X4M)                         0.17       6.14 f
  C2036/Y (OR2X4M)                         0.17       6.31 f
  C2037/Y (OR2X4M)                         0.17       6.48 f
  C2038/Y (OR2X4M)                         0.17       6.64 f
  C2039/Y (OR2X4M)                         0.18       6.82 f
  C2040/Y (OR2X8M)                         0.18       6.99 f
  C2041/Y (OR2X12M)                        0.16       7.16 f
  C2042/Y (OR2X12M)                        0.16       7.32 f
  C2043/Y (OR2X12M)                        0.16       7.48 f
  C2044/Y (OR2X4M)                         0.16       7.64 f
  C2045/Y (OR2X4M)                         0.17       7.81 f
  U676/Y (OR3X4M)                          0.22       8.02 f
  U641/Y (NOR3X8M)                         0.14       8.16 r
  U607/Y (NAND2BX4M)                       0.09       8.25 f
  U605/Y (NOR2X4M)                         0.11       8.35 r
  U604/Y (NAND2X2M)                        0.07       8.42 f
  U640/Y (INVXLM)                          0.07       8.49 r
  U675/Y (AND2X1M)                         0.16       8.66 r
  U678/Y (AND2X1M)                         0.18       8.84 r
  U646/Y (NAND2BX2M)                       0.08       8.92 f
  U638/Y (CLKINVX2M)                       0.07       8.99 r
  U603/Y (NAND2X2M)                        0.09       9.08 f
  U602/Y (OR2X2M)                          0.21       9.29 f
  C2164/Y (OR2X2M)                         0.22       9.51 f
  U633/Y (NOR2X4M)                         0.13       9.64 r
  U631/Y (NOR2X2M)                         0.09       9.72 f
  U623/Y (AOI2BB1XLM)                      0.27      10.00 f
  U656/Y (AND2X6M)                         0.37      10.37 f
  U397/Y (MX2X1M)                          0.29      10.66 r
  timer1_value_reg_24_/D (DFFRQX1M)        0.00      10.66 r
  data arrival time                                  10.66

  clock pclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  timer1_value_reg_24_/CK (DFFRQX1M)       0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                 -10.66
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: paddr[31] (input port clocked by pclk)
  Endpoint: timer1_value_reg_23_
            (rising edge-triggered flip-flop clocked by pclk)
  Path Group: pclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock pclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  paddr[31] (in)                           0.00       5.70 f
  U610/Y (INVX4M)                          0.05       5.75 r
  U608/Y (NAND2X4M)                        0.07       5.81 f
  C2034/Y (OR2X4M)                         0.17       5.98 f
  C2035/Y (OR2X4M)                         0.17       6.14 f
  C2036/Y (OR2X4M)                         0.17       6.31 f
  C2037/Y (OR2X4M)                         0.17       6.48 f
  C2038/Y (OR2X4M)                         0.17       6.64 f
  C2039/Y (OR2X4M)                         0.18       6.82 f
  C2040/Y (OR2X8M)                         0.18       6.99 f
  C2041/Y (OR2X12M)                        0.16       7.16 f
  C2042/Y (OR2X12M)                        0.16       7.32 f
  C2043/Y (OR2X12M)                        0.16       7.48 f
  C2044/Y (OR2X4M)                         0.16       7.64 f
  C2045/Y (OR2X4M)                         0.17       7.81 f
  U676/Y (OR3X4M)                          0.22       8.02 f
  U641/Y (NOR3X8M)                         0.14       8.16 r
  U607/Y (NAND2BX4M)                       0.09       8.25 f
  U605/Y (NOR2X4M)                         0.11       8.35 r
  U604/Y (NAND2X2M)                        0.07       8.42 f
  U640/Y (INVXLM)                          0.07       8.49 r
  U675/Y (AND2X1M)                         0.16       8.66 r
  U678/Y (AND2X1M)                         0.18       8.84 r
  U646/Y (NAND2BX2M)                       0.08       8.92 f
  U638/Y (CLKINVX2M)                       0.07       8.99 r
  U603/Y (NAND2X2M)                        0.09       9.08 f
  U602/Y (OR2X2M)                          0.21       9.29 f
  C2164/Y (OR2X2M)                         0.22       9.51 f
  U633/Y (NOR2X4M)                         0.13       9.64 r
  U631/Y (NOR2X2M)                         0.09       9.72 f
  U623/Y (AOI2BB1XLM)                      0.27      10.00 f
  U656/Y (AND2X6M)                         0.37      10.37 f
  U398/Y (MX2X1M)                          0.29      10.66 r
  timer1_value_reg_23_/D (DFFRQX1M)        0.00      10.66 r
  data arrival time                                  10.66

  clock pclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  timer1_value_reg_23_/CK (DFFRQX1M)       0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                 -10.66
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: paddr[31] (input port clocked by pclk)
  Endpoint: timer1_value_reg_22_
            (rising edge-triggered flip-flop clocked by pclk)
  Path Group: pclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock pclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  paddr[31] (in)                           0.00       5.70 f
  U610/Y (INVX4M)                          0.05       5.75 r
  U608/Y (NAND2X4M)                        0.07       5.81 f
  C2034/Y (OR2X4M)                         0.17       5.98 f
  C2035/Y (OR2X4M)                         0.17       6.14 f
  C2036/Y (OR2X4M)                         0.17       6.31 f
  C2037/Y (OR2X4M)                         0.17       6.48 f
  C2038/Y (OR2X4M)                         0.17       6.64 f
  C2039/Y (OR2X4M)                         0.18       6.82 f
  C2040/Y (OR2X8M)                         0.18       6.99 f
  C2041/Y (OR2X12M)                        0.16       7.16 f
  C2042/Y (OR2X12M)                        0.16       7.32 f
  C2043/Y (OR2X12M)                        0.16       7.48 f
  C2044/Y (OR2X4M)                         0.16       7.64 f
  C2045/Y (OR2X4M)                         0.17       7.81 f
  U676/Y (OR3X4M)                          0.22       8.02 f
  U641/Y (NOR3X8M)                         0.14       8.16 r
  U607/Y (NAND2BX4M)                       0.09       8.25 f
  U605/Y (NOR2X4M)                         0.11       8.35 r
  U604/Y (NAND2X2M)                        0.07       8.42 f
  U640/Y (INVXLM)                          0.07       8.49 r
  U675/Y (AND2X1M)                         0.16       8.66 r
  U678/Y (AND2X1M)                         0.18       8.84 r
  U646/Y (NAND2BX2M)                       0.08       8.92 f
  U638/Y (CLKINVX2M)                       0.07       8.99 r
  U603/Y (NAND2X2M)                        0.09       9.08 f
  U602/Y (OR2X2M)                          0.21       9.29 f
  C2164/Y (OR2X2M)                         0.22       9.51 f
  U633/Y (NOR2X4M)                         0.13       9.64 r
  U631/Y (NOR2X2M)                         0.09       9.72 f
  U623/Y (AOI2BB1XLM)                      0.27      10.00 f
  U656/Y (AND2X6M)                         0.37      10.37 f
  U399/Y (MX2X1M)                          0.29      10.66 r
  timer1_value_reg_22_/D (DFFRQX1M)        0.00      10.66 r
  data arrival time                                  10.66

  clock pclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  timer1_value_reg_22_/CK (DFFRQX1M)       0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                 -10.66
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: paddr[31] (input port clocked by pclk)
  Endpoint: timer1_value_reg_21_
            (rising edge-triggered flip-flop clocked by pclk)
  Path Group: pclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock pclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  paddr[31] (in)                           0.00       5.70 f
  U610/Y (INVX4M)                          0.05       5.75 r
  U608/Y (NAND2X4M)                        0.07       5.81 f
  C2034/Y (OR2X4M)                         0.17       5.98 f
  C2035/Y (OR2X4M)                         0.17       6.14 f
  C2036/Y (OR2X4M)                         0.17       6.31 f
  C2037/Y (OR2X4M)                         0.17       6.48 f
  C2038/Y (OR2X4M)                         0.17       6.64 f
  C2039/Y (OR2X4M)                         0.18       6.82 f
  C2040/Y (OR2X8M)                         0.18       6.99 f
  C2041/Y (OR2X12M)                        0.16       7.16 f
  C2042/Y (OR2X12M)                        0.16       7.32 f
  C2043/Y (OR2X12M)                        0.16       7.48 f
  C2044/Y (OR2X4M)                         0.16       7.64 f
  C2045/Y (OR2X4M)                         0.17       7.81 f
  U676/Y (OR3X4M)                          0.22       8.02 f
  U641/Y (NOR3X8M)                         0.14       8.16 r
  U607/Y (NAND2BX4M)                       0.09       8.25 f
  U605/Y (NOR2X4M)                         0.11       8.35 r
  U604/Y (NAND2X2M)                        0.07       8.42 f
  U640/Y (INVXLM)                          0.07       8.49 r
  U675/Y (AND2X1M)                         0.16       8.66 r
  U678/Y (AND2X1M)                         0.18       8.84 r
  U646/Y (NAND2BX2M)                       0.08       8.92 f
  U638/Y (CLKINVX2M)                       0.07       8.99 r
  U603/Y (NAND2X2M)                        0.09       9.08 f
  U602/Y (OR2X2M)                          0.21       9.29 f
  C2164/Y (OR2X2M)                         0.22       9.51 f
  U633/Y (NOR2X4M)                         0.13       9.64 r
  U631/Y (NOR2X2M)                         0.09       9.72 f
  U623/Y (AOI2BB1XLM)                      0.27      10.00 f
  U656/Y (AND2X6M)                         0.37      10.37 f
  U400/Y (MX2X1M)                          0.29      10.66 r
  timer1_value_reg_21_/D (DFFRQX1M)        0.00      10.66 r
  data arrival time                                  10.66

  clock pclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  timer1_value_reg_21_/CK (DFFRQX1M)       0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                 -10.66
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: paddr[31] (input port clocked by pclk)
  Endpoint: timer1_value_reg_20_
            (rising edge-triggered flip-flop clocked by pclk)
  Path Group: pclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock pclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  paddr[31] (in)                           0.00       5.70 f
  U610/Y (INVX4M)                          0.05       5.75 r
  U608/Y (NAND2X4M)                        0.07       5.81 f
  C2034/Y (OR2X4M)                         0.17       5.98 f
  C2035/Y (OR2X4M)                         0.17       6.14 f
  C2036/Y (OR2X4M)                         0.17       6.31 f
  C2037/Y (OR2X4M)                         0.17       6.48 f
  C2038/Y (OR2X4M)                         0.17       6.64 f
  C2039/Y (OR2X4M)                         0.18       6.82 f
  C2040/Y (OR2X8M)                         0.18       6.99 f
  C2041/Y (OR2X12M)                        0.16       7.16 f
  C2042/Y (OR2X12M)                        0.16       7.32 f
  C2043/Y (OR2X12M)                        0.16       7.48 f
  C2044/Y (OR2X4M)                         0.16       7.64 f
  C2045/Y (OR2X4M)                         0.17       7.81 f
  U676/Y (OR3X4M)                          0.22       8.02 f
  U641/Y (NOR3X8M)                         0.14       8.16 r
  U607/Y (NAND2BX4M)                       0.09       8.25 f
  U605/Y (NOR2X4M)                         0.11       8.35 r
  U604/Y (NAND2X2M)                        0.07       8.42 f
  U640/Y (INVXLM)                          0.07       8.49 r
  U675/Y (AND2X1M)                         0.16       8.66 r
  U678/Y (AND2X1M)                         0.18       8.84 r
  U646/Y (NAND2BX2M)                       0.08       8.92 f
  U638/Y (CLKINVX2M)                       0.07       8.99 r
  U603/Y (NAND2X2M)                        0.09       9.08 f
  U602/Y (OR2X2M)                          0.21       9.29 f
  C2164/Y (OR2X2M)                         0.22       9.51 f
  U633/Y (NOR2X4M)                         0.13       9.64 r
  U631/Y (NOR2X2M)                         0.09       9.72 f
  U623/Y (AOI2BB1XLM)                      0.27      10.00 f
  U656/Y (AND2X6M)                         0.37      10.37 f
  U401/Y (MX2X1M)                          0.29      10.66 r
  timer1_value_reg_20_/D (DFFRQX1M)        0.00      10.66 r
  data arrival time                                  10.66

  clock pclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  timer1_value_reg_20_/CK (DFFRQX1M)       0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                 -10.66
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: paddr[31] (input port clocked by pclk)
  Endpoint: timer1_value_reg_19_
            (rising edge-triggered flip-flop clocked by pclk)
  Path Group: pclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock pclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  paddr[31] (in)                           0.00       5.70 f
  U610/Y (INVX4M)                          0.05       5.75 r
  U608/Y (NAND2X4M)                        0.07       5.81 f
  C2034/Y (OR2X4M)                         0.17       5.98 f
  C2035/Y (OR2X4M)                         0.17       6.14 f
  C2036/Y (OR2X4M)                         0.17       6.31 f
  C2037/Y (OR2X4M)                         0.17       6.48 f
  C2038/Y (OR2X4M)                         0.17       6.64 f
  C2039/Y (OR2X4M)                         0.18       6.82 f
  C2040/Y (OR2X8M)                         0.18       6.99 f
  C2041/Y (OR2X12M)                        0.16       7.16 f
  C2042/Y (OR2X12M)                        0.16       7.32 f
  C2043/Y (OR2X12M)                        0.16       7.48 f
  C2044/Y (OR2X4M)                         0.16       7.64 f
  C2045/Y (OR2X4M)                         0.17       7.81 f
  U676/Y (OR3X4M)                          0.22       8.02 f
  U641/Y (NOR3X8M)                         0.14       8.16 r
  U607/Y (NAND2BX4M)                       0.09       8.25 f
  U605/Y (NOR2X4M)                         0.11       8.35 r
  U604/Y (NAND2X2M)                        0.07       8.42 f
  U640/Y (INVXLM)                          0.07       8.49 r
  U675/Y (AND2X1M)                         0.16       8.66 r
  U678/Y (AND2X1M)                         0.18       8.84 r
  U646/Y (NAND2BX2M)                       0.08       8.92 f
  U638/Y (CLKINVX2M)                       0.07       8.99 r
  U603/Y (NAND2X2M)                        0.09       9.08 f
  U602/Y (OR2X2M)                          0.21       9.29 f
  C2164/Y (OR2X2M)                         0.22       9.51 f
  U633/Y (NOR2X4M)                         0.13       9.64 r
  U631/Y (NOR2X2M)                         0.09       9.72 f
  U623/Y (AOI2BB1XLM)                      0.27      10.00 f
  U656/Y (AND2X6M)                         0.37      10.37 f
  U402/Y (MX2X1M)                          0.29      10.66 r
  timer1_value_reg_19_/D (DFFRQX1M)        0.00      10.66 r
  data arrival time                                  10.66

  clock pclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  timer1_value_reg_19_/CK (DFFRQX1M)       0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                 -10.66
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: paddr[31] (input port clocked by pclk)
  Endpoint: timer1_value_reg_18_
            (rising edge-triggered flip-flop clocked by pclk)
  Path Group: pclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock pclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  paddr[31] (in)                           0.00       5.70 f
  U610/Y (INVX4M)                          0.05       5.75 r
  U608/Y (NAND2X4M)                        0.07       5.81 f
  C2034/Y (OR2X4M)                         0.17       5.98 f
  C2035/Y (OR2X4M)                         0.17       6.14 f
  C2036/Y (OR2X4M)                         0.17       6.31 f
  C2037/Y (OR2X4M)                         0.17       6.48 f
  C2038/Y (OR2X4M)                         0.17       6.64 f
  C2039/Y (OR2X4M)                         0.18       6.82 f
  C2040/Y (OR2X8M)                         0.18       6.99 f
  C2041/Y (OR2X12M)                        0.16       7.16 f
  C2042/Y (OR2X12M)                        0.16       7.32 f
  C2043/Y (OR2X12M)                        0.16       7.48 f
  C2044/Y (OR2X4M)                         0.16       7.64 f
  C2045/Y (OR2X4M)                         0.17       7.81 f
  U676/Y (OR3X4M)                          0.22       8.02 f
  U641/Y (NOR3X8M)                         0.14       8.16 r
  U607/Y (NAND2BX4M)                       0.09       8.25 f
  U605/Y (NOR2X4M)                         0.11       8.35 r
  U604/Y (NAND2X2M)                        0.07       8.42 f
  U640/Y (INVXLM)                          0.07       8.49 r
  U675/Y (AND2X1M)                         0.16       8.66 r
  U678/Y (AND2X1M)                         0.18       8.84 r
  U646/Y (NAND2BX2M)                       0.08       8.92 f
  U638/Y (CLKINVX2M)                       0.07       8.99 r
  U603/Y (NAND2X2M)                        0.09       9.08 f
  U602/Y (OR2X2M)                          0.21       9.29 f
  C2164/Y (OR2X2M)                         0.22       9.51 f
  U633/Y (NOR2X4M)                         0.13       9.64 r
  U631/Y (NOR2X2M)                         0.09       9.72 f
  U623/Y (AOI2BB1XLM)                      0.27      10.00 f
  U656/Y (AND2X6M)                         0.37      10.37 f
  U403/Y (MX2X1M)                          0.29      10.66 r
  timer1_value_reg_18_/D (DFFRQX1M)        0.00      10.66 r
  data arrival time                                  10.66

  clock pclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  timer1_value_reg_18_/CK (DFFRQX1M)       0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                 -10.66
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: paddr[31] (input port clocked by pclk)
  Endpoint: timer1_value_reg_17_
            (rising edge-triggered flip-flop clocked by pclk)
  Path Group: pclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock pclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  paddr[31] (in)                           0.00       5.70 f
  U610/Y (INVX4M)                          0.05       5.75 r
  U608/Y (NAND2X4M)                        0.07       5.81 f
  C2034/Y (OR2X4M)                         0.17       5.98 f
  C2035/Y (OR2X4M)                         0.17       6.14 f
  C2036/Y (OR2X4M)                         0.17       6.31 f
  C2037/Y (OR2X4M)                         0.17       6.48 f
  C2038/Y (OR2X4M)                         0.17       6.64 f
  C2039/Y (OR2X4M)                         0.18       6.82 f
  C2040/Y (OR2X8M)                         0.18       6.99 f
  C2041/Y (OR2X12M)                        0.16       7.16 f
  C2042/Y (OR2X12M)                        0.16       7.32 f
  C2043/Y (OR2X12M)                        0.16       7.48 f
  C2044/Y (OR2X4M)                         0.16       7.64 f
  C2045/Y (OR2X4M)                         0.17       7.81 f
  U676/Y (OR3X4M)                          0.22       8.02 f
  U641/Y (NOR3X8M)                         0.14       8.16 r
  U607/Y (NAND2BX4M)                       0.09       8.25 f
  U605/Y (NOR2X4M)                         0.11       8.35 r
  U604/Y (NAND2X2M)                        0.07       8.42 f
  U640/Y (INVXLM)                          0.07       8.49 r
  U675/Y (AND2X1M)                         0.16       8.66 r
  U678/Y (AND2X1M)                         0.18       8.84 r
  U646/Y (NAND2BX2M)                       0.08       8.92 f
  U638/Y (CLKINVX2M)                       0.07       8.99 r
  U603/Y (NAND2X2M)                        0.09       9.08 f
  U602/Y (OR2X2M)                          0.21       9.29 f
  C2164/Y (OR2X2M)                         0.22       9.51 f
  U633/Y (NOR2X4M)                         0.13       9.64 r
  U631/Y (NOR2X2M)                         0.09       9.72 f
  U623/Y (AOI2BB1XLM)                      0.27      10.00 f
  U656/Y (AND2X6M)                         0.37      10.37 f
  U404/Y (MX2X1M)                          0.29      10.66 r
  timer1_value_reg_17_/D (DFFRQX1M)        0.00      10.66 r
  data arrival time                                  10.66

  clock pclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  timer1_value_reg_17_/CK (DFFRQX1M)       0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                 -10.66
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: paddr[31] (input port clocked by pclk)
  Endpoint: timer1_value_reg_16_
            (rising edge-triggered flip-flop clocked by pclk)
  Path Group: pclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock pclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  paddr[31] (in)                           0.00       5.70 f
  U610/Y (INVX4M)                          0.05       5.75 r
  U608/Y (NAND2X4M)                        0.07       5.81 f
  C2034/Y (OR2X4M)                         0.17       5.98 f
  C2035/Y (OR2X4M)                         0.17       6.14 f
  C2036/Y (OR2X4M)                         0.17       6.31 f
  C2037/Y (OR2X4M)                         0.17       6.48 f
  C2038/Y (OR2X4M)                         0.17       6.64 f
  C2039/Y (OR2X4M)                         0.18       6.82 f
  C2040/Y (OR2X8M)                         0.18       6.99 f
  C2041/Y (OR2X12M)                        0.16       7.16 f
  C2042/Y (OR2X12M)                        0.16       7.32 f
  C2043/Y (OR2X12M)                        0.16       7.48 f
  C2044/Y (OR2X4M)                         0.16       7.64 f
  C2045/Y (OR2X4M)                         0.17       7.81 f
  U676/Y (OR3X4M)                          0.22       8.02 f
  U641/Y (NOR3X8M)                         0.14       8.16 r
  U607/Y (NAND2BX4M)                       0.09       8.25 f
  U605/Y (NOR2X4M)                         0.11       8.35 r
  U604/Y (NAND2X2M)                        0.07       8.42 f
  U640/Y (INVXLM)                          0.07       8.49 r
  U675/Y (AND2X1M)                         0.16       8.66 r
  U678/Y (AND2X1M)                         0.18       8.84 r
  U646/Y (NAND2BX2M)                       0.08       8.92 f
  U638/Y (CLKINVX2M)                       0.07       8.99 r
  U603/Y (NAND2X2M)                        0.09       9.08 f
  U602/Y (OR2X2M)                          0.21       9.29 f
  C2164/Y (OR2X2M)                         0.22       9.51 f
  U633/Y (NOR2X4M)                         0.13       9.64 r
  U631/Y (NOR2X2M)                         0.09       9.72 f
  U623/Y (AOI2BB1XLM)                      0.27      10.00 f
  U656/Y (AND2X6M)                         0.37      10.37 f
  U405/Y (MX2X1M)                          0.29      10.66 r
  timer1_value_reg_16_/D (DFFRQX1M)        0.00      10.66 r
  data arrival time                                  10.66

  clock pclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  timer1_value_reg_16_/CK (DFFRQX1M)       0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                 -10.66
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: paddr[31] (input port clocked by pclk)
  Endpoint: timer1_value_reg_14_
            (rising edge-triggered flip-flop clocked by pclk)
  Path Group: pclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock pclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  paddr[31] (in)                           0.00       5.70 f
  U610/Y (INVX4M)                          0.05       5.75 r
  U608/Y (NAND2X4M)                        0.07       5.81 f
  C2034/Y (OR2X4M)                         0.17       5.98 f
  C2035/Y (OR2X4M)                         0.17       6.14 f
  C2036/Y (OR2X4M)                         0.17       6.31 f
  C2037/Y (OR2X4M)                         0.17       6.48 f
  C2038/Y (OR2X4M)                         0.17       6.64 f
  C2039/Y (OR2X4M)                         0.18       6.82 f
  C2040/Y (OR2X8M)                         0.18       6.99 f
  C2041/Y (OR2X12M)                        0.16       7.16 f
  C2042/Y (OR2X12M)                        0.16       7.32 f
  C2043/Y (OR2X12M)                        0.16       7.48 f
  C2044/Y (OR2X4M)                         0.16       7.64 f
  C2045/Y (OR2X4M)                         0.17       7.81 f
  U676/Y (OR3X4M)                          0.22       8.02 f
  U641/Y (NOR3X8M)                         0.14       8.16 r
  U607/Y (NAND2BX4M)                       0.09       8.25 f
  U605/Y (NOR2X4M)                         0.11       8.35 r
  U604/Y (NAND2X2M)                        0.07       8.42 f
  U640/Y (INVXLM)                          0.07       8.49 r
  U675/Y (AND2X1M)                         0.16       8.66 r
  U678/Y (AND2X1M)                         0.18       8.84 r
  U646/Y (NAND2BX2M)                       0.08       8.92 f
  U638/Y (CLKINVX2M)                       0.07       8.99 r
  U603/Y (NAND2X2M)                        0.09       9.08 f
  U602/Y (OR2X2M)                          0.21       9.29 f
  C2164/Y (OR2X2M)                         0.22       9.51 f
  U633/Y (NOR2X4M)                         0.13       9.64 r
  U631/Y (NOR2X2M)                         0.09       9.72 f
  U623/Y (AOI2BB1XLM)                      0.27      10.00 f
  U656/Y (AND2X6M)                         0.37      10.37 f
  U407/Y (MX2X1M)                          0.29      10.66 r
  timer1_value_reg_14_/D (DFFRQX1M)        0.00      10.66 r
  data arrival time                                  10.66

  clock pclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  timer1_value_reg_14_/CK (DFFRQX1M)       0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                 -10.66
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: paddr[31] (input port clocked by pclk)
  Endpoint: timer1_value_reg_13_
            (rising edge-triggered flip-flop clocked by pclk)
  Path Group: pclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock pclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  paddr[31] (in)                           0.00       5.70 f
  U610/Y (INVX4M)                          0.05       5.75 r
  U608/Y (NAND2X4M)                        0.07       5.81 f
  C2034/Y (OR2X4M)                         0.17       5.98 f
  C2035/Y (OR2X4M)                         0.17       6.14 f
  C2036/Y (OR2X4M)                         0.17       6.31 f
  C2037/Y (OR2X4M)                         0.17       6.48 f
  C2038/Y (OR2X4M)                         0.17       6.64 f
  C2039/Y (OR2X4M)                         0.18       6.82 f
  C2040/Y (OR2X8M)                         0.18       6.99 f
  C2041/Y (OR2X12M)                        0.16       7.16 f
  C2042/Y (OR2X12M)                        0.16       7.32 f
  C2043/Y (OR2X12M)                        0.16       7.48 f
  C2044/Y (OR2X4M)                         0.16       7.64 f
  C2045/Y (OR2X4M)                         0.17       7.81 f
  U676/Y (OR3X4M)                          0.22       8.02 f
  U641/Y (NOR3X8M)                         0.14       8.16 r
  U607/Y (NAND2BX4M)                       0.09       8.25 f
  U605/Y (NOR2X4M)                         0.11       8.35 r
  U604/Y (NAND2X2M)                        0.07       8.42 f
  U640/Y (INVXLM)                          0.07       8.49 r
  U675/Y (AND2X1M)                         0.16       8.66 r
  U678/Y (AND2X1M)                         0.18       8.84 r
  U646/Y (NAND2BX2M)                       0.08       8.92 f
  U638/Y (CLKINVX2M)                       0.07       8.99 r
  U603/Y (NAND2X2M)                        0.09       9.08 f
  U602/Y (OR2X2M)                          0.21       9.29 f
  C2164/Y (OR2X2M)                         0.22       9.51 f
  U633/Y (NOR2X4M)                         0.13       9.64 r
  U631/Y (NOR2X2M)                         0.09       9.72 f
  U623/Y (AOI2BB1XLM)                      0.27      10.00 f
  U656/Y (AND2X6M)                         0.37      10.37 f
  U408/Y (MX2X1M)                          0.29      10.66 r
  timer1_value_reg_13_/D (DFFRQX1M)        0.00      10.66 r
  data arrival time                                  10.66

  clock pclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  timer1_value_reg_13_/CK (DFFRQX1M)       0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                 -10.66
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: paddr[31] (input port clocked by pclk)
  Endpoint: timer1_value_reg_12_
            (rising edge-triggered flip-flop clocked by pclk)
  Path Group: pclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock pclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  paddr[31] (in)                           0.00       5.70 f
  U610/Y (INVX4M)                          0.05       5.75 r
  U608/Y (NAND2X4M)                        0.07       5.81 f
  C2034/Y (OR2X4M)                         0.17       5.98 f
  C2035/Y (OR2X4M)                         0.17       6.14 f
  C2036/Y (OR2X4M)                         0.17       6.31 f
  C2037/Y (OR2X4M)                         0.17       6.48 f
  C2038/Y (OR2X4M)                         0.17       6.64 f
  C2039/Y (OR2X4M)                         0.18       6.82 f
  C2040/Y (OR2X8M)                         0.18       6.99 f
  C2041/Y (OR2X12M)                        0.16       7.16 f
  C2042/Y (OR2X12M)                        0.16       7.32 f
  C2043/Y (OR2X12M)                        0.16       7.48 f
  C2044/Y (OR2X4M)                         0.16       7.64 f
  C2045/Y (OR2X4M)                         0.17       7.81 f
  U676/Y (OR3X4M)                          0.22       8.02 f
  U641/Y (NOR3X8M)                         0.14       8.16 r
  U607/Y (NAND2BX4M)                       0.09       8.25 f
  U605/Y (NOR2X4M)                         0.11       8.35 r
  U604/Y (NAND2X2M)                        0.07       8.42 f
  U640/Y (INVXLM)                          0.07       8.49 r
  U675/Y (AND2X1M)                         0.16       8.66 r
  U678/Y (AND2X1M)                         0.18       8.84 r
  U646/Y (NAND2BX2M)                       0.08       8.92 f
  U638/Y (CLKINVX2M)                       0.07       8.99 r
  U603/Y (NAND2X2M)                        0.09       9.08 f
  U602/Y (OR2X2M)                          0.21       9.29 f
  C2164/Y (OR2X2M)                         0.22       9.51 f
  U633/Y (NOR2X4M)                         0.13       9.64 r
  U631/Y (NOR2X2M)                         0.09       9.72 f
  U623/Y (AOI2BB1XLM)                      0.27      10.00 f
  U656/Y (AND2X6M)                         0.37      10.37 f
  U409/Y (MX2X1M)                          0.29      10.66 r
  timer1_value_reg_12_/D (DFFRQX1M)        0.00      10.66 r
  data arrival time                                  10.66

  clock pclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  timer1_value_reg_12_/CK (DFFRQX1M)       0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                 -10.66
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: paddr[31] (input port clocked by pclk)
  Endpoint: timer1_value_reg_11_
            (rising edge-triggered flip-flop clocked by pclk)
  Path Group: pclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock pclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  paddr[31] (in)                           0.00       5.70 f
  U610/Y (INVX4M)                          0.05       5.75 r
  U608/Y (NAND2X4M)                        0.07       5.81 f
  C2034/Y (OR2X4M)                         0.17       5.98 f
  C2035/Y (OR2X4M)                         0.17       6.14 f
  C2036/Y (OR2X4M)                         0.17       6.31 f
  C2037/Y (OR2X4M)                         0.17       6.48 f
  C2038/Y (OR2X4M)                         0.17       6.64 f
  C2039/Y (OR2X4M)                         0.18       6.82 f
  C2040/Y (OR2X8M)                         0.18       6.99 f
  C2041/Y (OR2X12M)                        0.16       7.16 f
  C2042/Y (OR2X12M)                        0.16       7.32 f
  C2043/Y (OR2X12M)                        0.16       7.48 f
  C2044/Y (OR2X4M)                         0.16       7.64 f
  C2045/Y (OR2X4M)                         0.17       7.81 f
  U676/Y (OR3X4M)                          0.22       8.02 f
  U641/Y (NOR3X8M)                         0.14       8.16 r
  U607/Y (NAND2BX4M)                       0.09       8.25 f
  U605/Y (NOR2X4M)                         0.11       8.35 r
  U604/Y (NAND2X2M)                        0.07       8.42 f
  U640/Y (INVXLM)                          0.07       8.49 r
  U675/Y (AND2X1M)                         0.16       8.66 r
  U678/Y (AND2X1M)                         0.18       8.84 r
  U646/Y (NAND2BX2M)                       0.08       8.92 f
  U638/Y (CLKINVX2M)                       0.07       8.99 r
  U603/Y (NAND2X2M)                        0.09       9.08 f
  U602/Y (OR2X2M)                          0.21       9.29 f
  C2164/Y (OR2X2M)                         0.22       9.51 f
  U633/Y (NOR2X4M)                         0.13       9.64 r
  U631/Y (NOR2X2M)                         0.09       9.72 f
  U623/Y (AOI2BB1XLM)                      0.27      10.00 f
  U656/Y (AND2X6M)                         0.37      10.37 f
  U410/Y (MX2X1M)                          0.29      10.66 r
  timer1_value_reg_11_/D (DFFRQX1M)        0.00      10.66 r
  data arrival time                                  10.66

  clock pclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  timer1_value_reg_11_/CK (DFFRQX1M)       0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                 -10.66
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: paddr[31] (input port clocked by pclk)
  Endpoint: timer1_value_reg_10_
            (rising edge-triggered flip-flop clocked by pclk)
  Path Group: pclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock pclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  paddr[31] (in)                           0.00       5.70 f
  U610/Y (INVX4M)                          0.05       5.75 r
  U608/Y (NAND2X4M)                        0.07       5.81 f
  C2034/Y (OR2X4M)                         0.17       5.98 f
  C2035/Y (OR2X4M)                         0.17       6.14 f
  C2036/Y (OR2X4M)                         0.17       6.31 f
  C2037/Y (OR2X4M)                         0.17       6.48 f
  C2038/Y (OR2X4M)                         0.17       6.64 f
  C2039/Y (OR2X4M)                         0.18       6.82 f
  C2040/Y (OR2X8M)                         0.18       6.99 f
  C2041/Y (OR2X12M)                        0.16       7.16 f
  C2042/Y (OR2X12M)                        0.16       7.32 f
  C2043/Y (OR2X12M)                        0.16       7.48 f
  C2044/Y (OR2X4M)                         0.16       7.64 f
  C2045/Y (OR2X4M)                         0.17       7.81 f
  U676/Y (OR3X4M)                          0.22       8.02 f
  U641/Y (NOR3X8M)                         0.14       8.16 r
  U607/Y (NAND2BX4M)                       0.09       8.25 f
  U605/Y (NOR2X4M)                         0.11       8.35 r
  U604/Y (NAND2X2M)                        0.07       8.42 f
  U640/Y (INVXLM)                          0.07       8.49 r
  U675/Y (AND2X1M)                         0.16       8.66 r
  U678/Y (AND2X1M)                         0.18       8.84 r
  U646/Y (NAND2BX2M)                       0.08       8.92 f
  U638/Y (CLKINVX2M)                       0.07       8.99 r
  U603/Y (NAND2X2M)                        0.09       9.08 f
  U602/Y (OR2X2M)                          0.21       9.29 f
  C2164/Y (OR2X2M)                         0.22       9.51 f
  U633/Y (NOR2X4M)                         0.13       9.64 r
  U631/Y (NOR2X2M)                         0.09       9.72 f
  U623/Y (AOI2BB1XLM)                      0.27      10.00 f
  U656/Y (AND2X6M)                         0.37      10.37 f
  U411/Y (MX2X1M)                          0.29      10.66 r
  timer1_value_reg_10_/D (DFFRQX1M)        0.00      10.66 r
  data arrival time                                  10.66

  clock pclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  timer1_value_reg_10_/CK (DFFRQX1M)       0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                 -10.66
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: paddr[31] (input port clocked by pclk)
  Endpoint: timer1_value_reg_9_
            (rising edge-triggered flip-flop clocked by pclk)
  Path Group: pclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock pclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  paddr[31] (in)                           0.00       5.70 f
  U610/Y (INVX4M)                          0.05       5.75 r
  U608/Y (NAND2X4M)                        0.07       5.81 f
  C2034/Y (OR2X4M)                         0.17       5.98 f
  C2035/Y (OR2X4M)                         0.17       6.14 f
  C2036/Y (OR2X4M)                         0.17       6.31 f
  C2037/Y (OR2X4M)                         0.17       6.48 f
  C2038/Y (OR2X4M)                         0.17       6.64 f
  C2039/Y (OR2X4M)                         0.18       6.82 f
  C2040/Y (OR2X8M)                         0.18       6.99 f
  C2041/Y (OR2X12M)                        0.16       7.16 f
  C2042/Y (OR2X12M)                        0.16       7.32 f
  C2043/Y (OR2X12M)                        0.16       7.48 f
  C2044/Y (OR2X4M)                         0.16       7.64 f
  C2045/Y (OR2X4M)                         0.17       7.81 f
  U676/Y (OR3X4M)                          0.22       8.02 f
  U641/Y (NOR3X8M)                         0.14       8.16 r
  U607/Y (NAND2BX4M)                       0.09       8.25 f
  U605/Y (NOR2X4M)                         0.11       8.35 r
  U604/Y (NAND2X2M)                        0.07       8.42 f
  U640/Y (INVXLM)                          0.07       8.49 r
  U675/Y (AND2X1M)                         0.16       8.66 r
  U678/Y (AND2X1M)                         0.18       8.84 r
  U646/Y (NAND2BX2M)                       0.08       8.92 f
  U638/Y (CLKINVX2M)                       0.07       8.99 r
  U603/Y (NAND2X2M)                        0.09       9.08 f
  U602/Y (OR2X2M)                          0.21       9.29 f
  C2164/Y (OR2X2M)                         0.22       9.51 f
  U633/Y (NOR2X4M)                         0.13       9.64 r
  U631/Y (NOR2X2M)                         0.09       9.72 f
  U623/Y (AOI2BB1XLM)                      0.27      10.00 f
  U656/Y (AND2X6M)                         0.37      10.37 f
  U412/Y (MX2X1M)                          0.29      10.66 r
  timer1_value_reg_9_/D (DFFRQX1M)         0.00      10.66 r
  data arrival time                                  10.66

  clock pclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  timer1_value_reg_9_/CK (DFFRQX1M)        0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                 -10.66
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: paddr[31] (input port clocked by pclk)
  Endpoint: timer1_value_reg_8_
            (rising edge-triggered flip-flop clocked by pclk)
  Path Group: pclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock pclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  paddr[31] (in)                           0.00       5.70 f
  U610/Y (INVX4M)                          0.05       5.75 r
  U608/Y (NAND2X4M)                        0.07       5.81 f
  C2034/Y (OR2X4M)                         0.17       5.98 f
  C2035/Y (OR2X4M)                         0.17       6.14 f
  C2036/Y (OR2X4M)                         0.17       6.31 f
  C2037/Y (OR2X4M)                         0.17       6.48 f
  C2038/Y (OR2X4M)                         0.17       6.64 f
  C2039/Y (OR2X4M)                         0.18       6.82 f
  C2040/Y (OR2X8M)                         0.18       6.99 f
  C2041/Y (OR2X12M)                        0.16       7.16 f
  C2042/Y (OR2X12M)                        0.16       7.32 f
  C2043/Y (OR2X12M)                        0.16       7.48 f
  C2044/Y (OR2X4M)                         0.16       7.64 f
  C2045/Y (OR2X4M)                         0.17       7.81 f
  U676/Y (OR3X4M)                          0.22       8.02 f
  U641/Y (NOR3X8M)                         0.14       8.16 r
  U607/Y (NAND2BX4M)                       0.09       8.25 f
  U605/Y (NOR2X4M)                         0.11       8.35 r
  U604/Y (NAND2X2M)                        0.07       8.42 f
  U640/Y (INVXLM)                          0.07       8.49 r
  U675/Y (AND2X1M)                         0.16       8.66 r
  U678/Y (AND2X1M)                         0.18       8.84 r
  U646/Y (NAND2BX2M)                       0.08       8.92 f
  U638/Y (CLKINVX2M)                       0.07       8.99 r
  U603/Y (NAND2X2M)                        0.09       9.08 f
  U602/Y (OR2X2M)                          0.21       9.29 f
  C2164/Y (OR2X2M)                         0.22       9.51 f
  U633/Y (NOR2X4M)                         0.13       9.64 r
  U631/Y (NOR2X2M)                         0.09       9.72 f
  U623/Y (AOI2BB1XLM)                      0.27      10.00 f
  U656/Y (AND2X6M)                         0.37      10.37 f
  U413/Y (MX2X1M)                          0.29      10.66 r
  timer1_value_reg_8_/D (DFFRQX1M)         0.00      10.66 r
  data arrival time                                  10.66

  clock pclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  timer1_value_reg_8_/CK (DFFRQX1M)        0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                 -10.66
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: paddr[31] (input port clocked by pclk)
  Endpoint: timer1_value_reg_7_
            (rising edge-triggered flip-flop clocked by pclk)
  Path Group: pclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock pclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  paddr[31] (in)                           0.00       5.70 f
  U610/Y (INVX4M)                          0.05       5.75 r
  U608/Y (NAND2X4M)                        0.07       5.81 f
  C2034/Y (OR2X4M)                         0.17       5.98 f
  C2035/Y (OR2X4M)                         0.17       6.14 f
  C2036/Y (OR2X4M)                         0.17       6.31 f
  C2037/Y (OR2X4M)                         0.17       6.48 f
  C2038/Y (OR2X4M)                         0.17       6.64 f
  C2039/Y (OR2X4M)                         0.18       6.82 f
  C2040/Y (OR2X8M)                         0.18       6.99 f
  C2041/Y (OR2X12M)                        0.16       7.16 f
  C2042/Y (OR2X12M)                        0.16       7.32 f
  C2043/Y (OR2X12M)                        0.16       7.48 f
  C2044/Y (OR2X4M)                         0.16       7.64 f
  C2045/Y (OR2X4M)                         0.17       7.81 f
  U676/Y (OR3X4M)                          0.22       8.02 f
  U641/Y (NOR3X8M)                         0.14       8.16 r
  U607/Y (NAND2BX4M)                       0.09       8.25 f
  U605/Y (NOR2X4M)                         0.11       8.35 r
  U604/Y (NAND2X2M)                        0.07       8.42 f
  U640/Y (INVXLM)                          0.07       8.49 r
  U675/Y (AND2X1M)                         0.16       8.66 r
  U678/Y (AND2X1M)                         0.18       8.84 r
  U646/Y (NAND2BX2M)                       0.08       8.92 f
  U638/Y (CLKINVX2M)                       0.07       8.99 r
  U603/Y (NAND2X2M)                        0.09       9.08 f
  U602/Y (OR2X2M)                          0.21       9.29 f
  C2164/Y (OR2X2M)                         0.22       9.51 f
  U633/Y (NOR2X4M)                         0.13       9.64 r
  U631/Y (NOR2X2M)                         0.09       9.72 f
  U623/Y (AOI2BB1XLM)                      0.27      10.00 f
  U656/Y (AND2X6M)                         0.37      10.37 f
  U414/Y (MX2X1M)                          0.29      10.66 r
  timer1_value_reg_7_/D (DFFRQX1M)         0.00      10.66 r
  data arrival time                                  10.66

  clock pclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  timer1_value_reg_7_/CK (DFFRQX1M)        0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                 -10.66
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: paddr[31] (input port clocked by pclk)
  Endpoint: timer1_value_reg_6_
            (rising edge-triggered flip-flop clocked by pclk)
  Path Group: pclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock pclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  paddr[31] (in)                           0.00       5.70 f
  U610/Y (INVX4M)                          0.05       5.75 r
  U608/Y (NAND2X4M)                        0.07       5.81 f
  C2034/Y (OR2X4M)                         0.17       5.98 f
  C2035/Y (OR2X4M)                         0.17       6.14 f
  C2036/Y (OR2X4M)                         0.17       6.31 f
  C2037/Y (OR2X4M)                         0.17       6.48 f
  C2038/Y (OR2X4M)                         0.17       6.64 f
  C2039/Y (OR2X4M)                         0.18       6.82 f
  C2040/Y (OR2X8M)                         0.18       6.99 f
  C2041/Y (OR2X12M)                        0.16       7.16 f
  C2042/Y (OR2X12M)                        0.16       7.32 f
  C2043/Y (OR2X12M)                        0.16       7.48 f
  C2044/Y (OR2X4M)                         0.16       7.64 f
  C2045/Y (OR2X4M)                         0.17       7.81 f
  U676/Y (OR3X4M)                          0.22       8.02 f
  U641/Y (NOR3X8M)                         0.14       8.16 r
  U607/Y (NAND2BX4M)                       0.09       8.25 f
  U605/Y (NOR2X4M)                         0.11       8.35 r
  U604/Y (NAND2X2M)                        0.07       8.42 f
  U640/Y (INVXLM)                          0.07       8.49 r
  U675/Y (AND2X1M)                         0.16       8.66 r
  U678/Y (AND2X1M)                         0.18       8.84 r
  U646/Y (NAND2BX2M)                       0.08       8.92 f
  U638/Y (CLKINVX2M)                       0.07       8.99 r
  U603/Y (NAND2X2M)                        0.09       9.08 f
  U602/Y (OR2X2M)                          0.21       9.29 f
  C2164/Y (OR2X2M)                         0.22       9.51 f
  U633/Y (NOR2X4M)                         0.13       9.64 r
  U631/Y (NOR2X2M)                         0.09       9.72 f
  U623/Y (AOI2BB1XLM)                      0.27      10.00 f
  U656/Y (AND2X6M)                         0.37      10.37 f
  U415/Y (MX2X1M)                          0.29      10.66 r
  timer1_value_reg_6_/D (DFFRQX1M)         0.00      10.66 r
  data arrival time                                  10.66

  clock pclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  timer1_value_reg_6_/CK (DFFRQX1M)        0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                 -10.66
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: paddr[31] (input port clocked by pclk)
  Endpoint: timer1_value_reg_5_
            (rising edge-triggered flip-flop clocked by pclk)
  Path Group: pclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock pclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  paddr[31] (in)                           0.00       5.70 f
  U610/Y (INVX4M)                          0.05       5.75 r
  U608/Y (NAND2X4M)                        0.07       5.81 f
  C2034/Y (OR2X4M)                         0.17       5.98 f
  C2035/Y (OR2X4M)                         0.17       6.14 f
  C2036/Y (OR2X4M)                         0.17       6.31 f
  C2037/Y (OR2X4M)                         0.17       6.48 f
  C2038/Y (OR2X4M)                         0.17       6.64 f
  C2039/Y (OR2X4M)                         0.18       6.82 f
  C2040/Y (OR2X8M)                         0.18       6.99 f
  C2041/Y (OR2X12M)                        0.16       7.16 f
  C2042/Y (OR2X12M)                        0.16       7.32 f
  C2043/Y (OR2X12M)                        0.16       7.48 f
  C2044/Y (OR2X4M)                         0.16       7.64 f
  C2045/Y (OR2X4M)                         0.17       7.81 f
  U676/Y (OR3X4M)                          0.22       8.02 f
  U641/Y (NOR3X8M)                         0.14       8.16 r
  U607/Y (NAND2BX4M)                       0.09       8.25 f
  U605/Y (NOR2X4M)                         0.11       8.35 r
  U604/Y (NAND2X2M)                        0.07       8.42 f
  U640/Y (INVXLM)                          0.07       8.49 r
  U675/Y (AND2X1M)                         0.16       8.66 r
  U678/Y (AND2X1M)                         0.18       8.84 r
  U646/Y (NAND2BX2M)                       0.08       8.92 f
  U638/Y (CLKINVX2M)                       0.07       8.99 r
  U603/Y (NAND2X2M)                        0.09       9.08 f
  U602/Y (OR2X2M)                          0.21       9.29 f
  C2164/Y (OR2X2M)                         0.22       9.51 f
  U633/Y (NOR2X4M)                         0.13       9.64 r
  U631/Y (NOR2X2M)                         0.09       9.72 f
  U623/Y (AOI2BB1XLM)                      0.27      10.00 f
  U656/Y (AND2X6M)                         0.37      10.37 f
  U416/Y (MX2X1M)                          0.29      10.66 r
  timer1_value_reg_5_/D (DFFRQX1M)         0.00      10.66 r
  data arrival time                                  10.66

  clock pclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  timer1_value_reg_5_/CK (DFFRQX1M)        0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                 -10.66
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: paddr[31] (input port clocked by pclk)
  Endpoint: timer1_value_reg_4_
            (rising edge-triggered flip-flop clocked by pclk)
  Path Group: pclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock pclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  paddr[31] (in)                           0.00       5.70 f
  U610/Y (INVX4M)                          0.05       5.75 r
  U608/Y (NAND2X4M)                        0.07       5.81 f
  C2034/Y (OR2X4M)                         0.17       5.98 f
  C2035/Y (OR2X4M)                         0.17       6.14 f
  C2036/Y (OR2X4M)                         0.17       6.31 f
  C2037/Y (OR2X4M)                         0.17       6.48 f
  C2038/Y (OR2X4M)                         0.17       6.64 f
  C2039/Y (OR2X4M)                         0.18       6.82 f
  C2040/Y (OR2X8M)                         0.18       6.99 f
  C2041/Y (OR2X12M)                        0.16       7.16 f
  C2042/Y (OR2X12M)                        0.16       7.32 f
  C2043/Y (OR2X12M)                        0.16       7.48 f
  C2044/Y (OR2X4M)                         0.16       7.64 f
  C2045/Y (OR2X4M)                         0.17       7.81 f
  U676/Y (OR3X4M)                          0.22       8.02 f
  U641/Y (NOR3X8M)                         0.14       8.16 r
  U607/Y (NAND2BX4M)                       0.09       8.25 f
  U605/Y (NOR2X4M)                         0.11       8.35 r
  U604/Y (NAND2X2M)                        0.07       8.42 f
  U640/Y (INVXLM)                          0.07       8.49 r
  U675/Y (AND2X1M)                         0.16       8.66 r
  U678/Y (AND2X1M)                         0.18       8.84 r
  U646/Y (NAND2BX2M)                       0.08       8.92 f
  U638/Y (CLKINVX2M)                       0.07       8.99 r
  U603/Y (NAND2X2M)                        0.09       9.08 f
  U602/Y (OR2X2M)                          0.21       9.29 f
  C2164/Y (OR2X2M)                         0.22       9.51 f
  U633/Y (NOR2X4M)                         0.13       9.64 r
  U631/Y (NOR2X2M)                         0.09       9.72 f
  U623/Y (AOI2BB1XLM)                      0.27      10.00 f
  U656/Y (AND2X6M)                         0.37      10.37 f
  U417/Y (MX2X1M)                          0.29      10.66 r
  timer1_value_reg_4_/D (DFFRQX1M)         0.00      10.66 r
  data arrival time                                  10.66

  clock pclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  timer1_value_reg_4_/CK (DFFRQX1M)        0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                 -10.66
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: paddr[31] (input port clocked by pclk)
  Endpoint: timer1_value_reg_3_
            (rising edge-triggered flip-flop clocked by pclk)
  Path Group: pclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock pclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  paddr[31] (in)                           0.00       5.70 f
  U610/Y (INVX4M)                          0.05       5.75 r
  U608/Y (NAND2X4M)                        0.07       5.81 f
  C2034/Y (OR2X4M)                         0.17       5.98 f
  C2035/Y (OR2X4M)                         0.17       6.14 f
  C2036/Y (OR2X4M)                         0.17       6.31 f
  C2037/Y (OR2X4M)                         0.17       6.48 f
  C2038/Y (OR2X4M)                         0.17       6.64 f
  C2039/Y (OR2X4M)                         0.18       6.82 f
  C2040/Y (OR2X8M)                         0.18       6.99 f
  C2041/Y (OR2X12M)                        0.16       7.16 f
  C2042/Y (OR2X12M)                        0.16       7.32 f
  C2043/Y (OR2X12M)                        0.16       7.48 f
  C2044/Y (OR2X4M)                         0.16       7.64 f
  C2045/Y (OR2X4M)                         0.17       7.81 f
  U676/Y (OR3X4M)                          0.22       8.02 f
  U641/Y (NOR3X8M)                         0.14       8.16 r
  U607/Y (NAND2BX4M)                       0.09       8.25 f
  U605/Y (NOR2X4M)                         0.11       8.35 r
  U604/Y (NAND2X2M)                        0.07       8.42 f
  U640/Y (INVXLM)                          0.07       8.49 r
  U675/Y (AND2X1M)                         0.16       8.66 r
  U678/Y (AND2X1M)                         0.18       8.84 r
  U646/Y (NAND2BX2M)                       0.08       8.92 f
  U638/Y (CLKINVX2M)                       0.07       8.99 r
  U603/Y (NAND2X2M)                        0.09       9.08 f
  U602/Y (OR2X2M)                          0.21       9.29 f
  C2164/Y (OR2X2M)                         0.22       9.51 f
  U633/Y (NOR2X4M)                         0.13       9.64 r
  U631/Y (NOR2X2M)                         0.09       9.72 f
  U623/Y (AOI2BB1XLM)                      0.27      10.00 f
  U656/Y (AND2X6M)                         0.37      10.37 f
  U418/Y (MX2X1M)                          0.29      10.66 r
  timer1_value_reg_3_/D (DFFRQX1M)         0.00      10.66 r
  data arrival time                                  10.66

  clock pclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  timer1_value_reg_3_/CK (DFFRQX1M)        0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                 -10.66
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: paddr[31] (input port clocked by pclk)
  Endpoint: timer1_value_reg_2_
            (rising edge-triggered flip-flop clocked by pclk)
  Path Group: pclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock pclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  paddr[31] (in)                           0.00       5.70 f
  U610/Y (INVX4M)                          0.05       5.75 r
  U608/Y (NAND2X4M)                        0.07       5.81 f
  C2034/Y (OR2X4M)                         0.17       5.98 f
  C2035/Y (OR2X4M)                         0.17       6.14 f
  C2036/Y (OR2X4M)                         0.17       6.31 f
  C2037/Y (OR2X4M)                         0.17       6.48 f
  C2038/Y (OR2X4M)                         0.17       6.64 f
  C2039/Y (OR2X4M)                         0.18       6.82 f
  C2040/Y (OR2X8M)                         0.18       6.99 f
  C2041/Y (OR2X12M)                        0.16       7.16 f
  C2042/Y (OR2X12M)                        0.16       7.32 f
  C2043/Y (OR2X12M)                        0.16       7.48 f
  C2044/Y (OR2X4M)                         0.16       7.64 f
  C2045/Y (OR2X4M)                         0.17       7.81 f
  U676/Y (OR3X4M)                          0.22       8.02 f
  U641/Y (NOR3X8M)                         0.14       8.16 r
  U607/Y (NAND2BX4M)                       0.09       8.25 f
  U605/Y (NOR2X4M)                         0.11       8.35 r
  U604/Y (NAND2X2M)                        0.07       8.42 f
  U640/Y (INVXLM)                          0.07       8.49 r
  U675/Y (AND2X1M)                         0.16       8.66 r
  U678/Y (AND2X1M)                         0.18       8.84 r
  U646/Y (NAND2BX2M)                       0.08       8.92 f
  U638/Y (CLKINVX2M)                       0.07       8.99 r
  U603/Y (NAND2X2M)                        0.09       9.08 f
  U602/Y (OR2X2M)                          0.21       9.29 f
  C2164/Y (OR2X2M)                         0.22       9.51 f
  U633/Y (NOR2X4M)                         0.13       9.64 r
  U631/Y (NOR2X2M)                         0.09       9.72 f
  U623/Y (AOI2BB1XLM)                      0.27      10.00 f
  U656/Y (AND2X6M)                         0.37      10.37 f
  U419/Y (MX2X1M)                          0.29      10.66 r
  timer1_value_reg_2_/D (DFFRQX1M)         0.00      10.66 r
  data arrival time                                  10.66

  clock pclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  timer1_value_reg_2_/CK (DFFRQX1M)        0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                 -10.66
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: paddr[31] (input port clocked by pclk)
  Endpoint: timer1_value_reg_1_
            (rising edge-triggered flip-flop clocked by pclk)
  Path Group: pclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock pclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  paddr[31] (in)                           0.00       5.70 f
  U610/Y (INVX4M)                          0.05       5.75 r
  U608/Y (NAND2X4M)                        0.07       5.81 f
  C2034/Y (OR2X4M)                         0.17       5.98 f
  C2035/Y (OR2X4M)                         0.17       6.14 f
  C2036/Y (OR2X4M)                         0.17       6.31 f
  C2037/Y (OR2X4M)                         0.17       6.48 f
  C2038/Y (OR2X4M)                         0.17       6.64 f
  C2039/Y (OR2X4M)                         0.18       6.82 f
  C2040/Y (OR2X8M)                         0.18       6.99 f
  C2041/Y (OR2X12M)                        0.16       7.16 f
  C2042/Y (OR2X12M)                        0.16       7.32 f
  C2043/Y (OR2X12M)                        0.16       7.48 f
  C2044/Y (OR2X4M)                         0.16       7.64 f
  C2045/Y (OR2X4M)                         0.17       7.81 f
  U676/Y (OR3X4M)                          0.22       8.02 f
  U641/Y (NOR3X8M)                         0.14       8.16 r
  U607/Y (NAND2BX4M)                       0.09       8.25 f
  U605/Y (NOR2X4M)                         0.11       8.35 r
  U604/Y (NAND2X2M)                        0.07       8.42 f
  U640/Y (INVXLM)                          0.07       8.49 r
  U675/Y (AND2X1M)                         0.16       8.66 r
  U678/Y (AND2X1M)                         0.18       8.84 r
  U646/Y (NAND2BX2M)                       0.08       8.92 f
  U638/Y (CLKINVX2M)                       0.07       8.99 r
  U603/Y (NAND2X2M)                        0.09       9.08 f
  U602/Y (OR2X2M)                          0.21       9.29 f
  C2164/Y (OR2X2M)                         0.22       9.51 f
  U633/Y (NOR2X4M)                         0.13       9.64 r
  U631/Y (NOR2X2M)                         0.09       9.72 f
  U623/Y (AOI2BB1XLM)                      0.27      10.00 f
  U656/Y (AND2X6M)                         0.37      10.37 f
  U420/Y (MX2X1M)                          0.29      10.66 r
  timer1_value_reg_1_/D (DFFRQX1M)         0.00      10.66 r
  data arrival time                                  10.66

  clock pclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  timer1_value_reg_1_/CK (DFFRQX1M)        0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                 -10.66
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: paddr[31] (input port clocked by pclk)
  Endpoint: timer1status_reg_31_
            (rising edge-triggered flip-flop clocked by pclk)
  Path Group: pclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock pclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  paddr[31] (in)                           0.00       5.70 f
  U610/Y (INVX4M)                          0.05       5.75 r
  U608/Y (NAND2X4M)                        0.07       5.81 f
  C2034/Y (OR2X4M)                         0.17       5.98 f
  C2035/Y (OR2X4M)                         0.17       6.14 f
  C2036/Y (OR2X4M)                         0.17       6.31 f
  C2037/Y (OR2X4M)                         0.17       6.48 f
  C2038/Y (OR2X4M)                         0.17       6.64 f
  C2039/Y (OR2X4M)                         0.18       6.82 f
  C2040/Y (OR2X8M)                         0.18       6.99 f
  C2041/Y (OR2X12M)                        0.16       7.16 f
  C2042/Y (OR2X12M)                        0.16       7.32 f
  C2043/Y (OR2X12M)                        0.16       7.48 f
  C2044/Y (OR2X4M)                         0.16       7.64 f
  C2045/Y (OR2X4M)                         0.17       7.81 f
  U676/Y (OR3X4M)                          0.22       8.02 f
  U641/Y (NOR3X8M)                         0.14       8.16 r
  U607/Y (NAND2BX4M)                       0.09       8.25 f
  U605/Y (NOR2X4M)                         0.11       8.35 r
  U604/Y (NAND2X2M)                        0.07       8.42 f
  U640/Y (INVXLM)                          0.07       8.49 r
  U675/Y (AND2X1M)                         0.16       8.66 r
  U678/Y (AND2X1M)                         0.18       8.84 r
  U646/Y (NAND2BX2M)                       0.08       8.92 f
  U638/Y (CLKINVX2M)                       0.07       8.99 r
  U603/Y (NAND2X2M)                        0.09       9.08 f
  U602/Y (OR2X2M)                          0.21       9.29 f
  C2164/Y (OR2X2M)                         0.22       9.51 f
  U633/Y (NOR2X4M)                         0.13       9.64 r
  U631/Y (NOR2X2M)                         0.09       9.72 f
  U627/Y (AOI2BB1X2M)                      0.26       9.98 f
  C2504/Y (AND2X6M)                        0.38      10.36 f
  U328/Y (MX2X2M)                          0.30      10.66 r
  timer1status_reg_31_/D (DFFRQX1M)        0.00      10.66 r
  data arrival time                                  10.66

  clock pclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  timer1status_reg_31_/CK (DFFRQX1M)       0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                 -10.66
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: paddr[31] (input port clocked by pclk)
  Endpoint: timer1status_reg_29_
            (rising edge-triggered flip-flop clocked by pclk)
  Path Group: pclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock pclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  paddr[31] (in)                           0.00       5.70 f
  U610/Y (INVX4M)                          0.05       5.75 r
  U608/Y (NAND2X4M)                        0.07       5.81 f
  C2034/Y (OR2X4M)                         0.17       5.98 f
  C2035/Y (OR2X4M)                         0.17       6.14 f
  C2036/Y (OR2X4M)                         0.17       6.31 f
  C2037/Y (OR2X4M)                         0.17       6.48 f
  C2038/Y (OR2X4M)                         0.17       6.64 f
  C2039/Y (OR2X4M)                         0.18       6.82 f
  C2040/Y (OR2X8M)                         0.18       6.99 f
  C2041/Y (OR2X12M)                        0.16       7.16 f
  C2042/Y (OR2X12M)                        0.16       7.32 f
  C2043/Y (OR2X12M)                        0.16       7.48 f
  C2044/Y (OR2X4M)                         0.16       7.64 f
  C2045/Y (OR2X4M)                         0.17       7.81 f
  U676/Y (OR3X4M)                          0.22       8.02 f
  U641/Y (NOR3X8M)                         0.14       8.16 r
  U607/Y (NAND2BX4M)                       0.09       8.25 f
  U605/Y (NOR2X4M)                         0.11       8.35 r
  U604/Y (NAND2X2M)                        0.07       8.42 f
  U640/Y (INVXLM)                          0.07       8.49 r
  U675/Y (AND2X1M)                         0.16       8.66 r
  U678/Y (AND2X1M)                         0.18       8.84 r
  U646/Y (NAND2BX2M)                       0.08       8.92 f
  U638/Y (CLKINVX2M)                       0.07       8.99 r
  U603/Y (NAND2X2M)                        0.09       9.08 f
  U602/Y (OR2X2M)                          0.21       9.29 f
  C2164/Y (OR2X2M)                         0.22       9.51 f
  U633/Y (NOR2X4M)                         0.13       9.64 r
  U631/Y (NOR2X2M)                         0.09       9.72 f
  U627/Y (AOI2BB1X2M)                      0.26       9.98 f
  C2504/Y (AND2X6M)                        0.38      10.36 f
  U388/Y (MX2X2M)                          0.30      10.66 r
  timer1status_reg_29_/D (DFFRQX1M)        0.00      10.66 r
  data arrival time                                  10.66

  clock pclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  timer1status_reg_29_/CK (DFFRQX1M)       0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                 -10.66
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: paddr[31] (input port clocked by pclk)
  Endpoint: timer1status_reg_28_
            (rising edge-triggered flip-flop clocked by pclk)
  Path Group: pclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock pclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  paddr[31] (in)                           0.00       5.70 f
  U610/Y (INVX4M)                          0.05       5.75 r
  U608/Y (NAND2X4M)                        0.07       5.81 f
  C2034/Y (OR2X4M)                         0.17       5.98 f
  C2035/Y (OR2X4M)                         0.17       6.14 f
  C2036/Y (OR2X4M)                         0.17       6.31 f
  C2037/Y (OR2X4M)                         0.17       6.48 f
  C2038/Y (OR2X4M)                         0.17       6.64 f
  C2039/Y (OR2X4M)                         0.18       6.82 f
  C2040/Y (OR2X8M)                         0.18       6.99 f
  C2041/Y (OR2X12M)                        0.16       7.16 f
  C2042/Y (OR2X12M)                        0.16       7.32 f
  C2043/Y (OR2X12M)                        0.16       7.48 f
  C2044/Y (OR2X4M)                         0.16       7.64 f
  C2045/Y (OR2X4M)                         0.17       7.81 f
  U676/Y (OR3X4M)                          0.22       8.02 f
  U641/Y (NOR3X8M)                         0.14       8.16 r
  U607/Y (NAND2BX4M)                       0.09       8.25 f
  U605/Y (NOR2X4M)                         0.11       8.35 r
  U604/Y (NAND2X2M)                        0.07       8.42 f
  U640/Y (INVXLM)                          0.07       8.49 r
  U675/Y (AND2X1M)                         0.16       8.66 r
  U678/Y (AND2X1M)                         0.18       8.84 r
  U646/Y (NAND2BX2M)                       0.08       8.92 f
  U638/Y (CLKINVX2M)                       0.07       8.99 r
  U603/Y (NAND2X2M)                        0.09       9.08 f
  U602/Y (OR2X2M)                          0.21       9.29 f
  C2164/Y (OR2X2M)                         0.22       9.51 f
  U633/Y (NOR2X4M)                         0.13       9.64 r
  U631/Y (NOR2X2M)                         0.09       9.72 f
  U627/Y (AOI2BB1X2M)                      0.26       9.98 f
  C2504/Y (AND2X6M)                        0.38      10.36 f
  U387/Y (MX2X2M)                          0.30      10.66 r
  timer1status_reg_28_/D (DFFRQX1M)        0.00      10.66 r
  data arrival time                                  10.66

  clock pclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  timer1status_reg_28_/CK (DFFRQX1M)       0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                 -10.66
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: paddr[31] (input port clocked by pclk)
  Endpoint: timer1status_reg_27_
            (rising edge-triggered flip-flop clocked by pclk)
  Path Group: pclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock pclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  paddr[31] (in)                           0.00       5.70 f
  U610/Y (INVX4M)                          0.05       5.75 r
  U608/Y (NAND2X4M)                        0.07       5.81 f
  C2034/Y (OR2X4M)                         0.17       5.98 f
  C2035/Y (OR2X4M)                         0.17       6.14 f
  C2036/Y (OR2X4M)                         0.17       6.31 f
  C2037/Y (OR2X4M)                         0.17       6.48 f
  C2038/Y (OR2X4M)                         0.17       6.64 f
  C2039/Y (OR2X4M)                         0.18       6.82 f
  C2040/Y (OR2X8M)                         0.18       6.99 f
  C2041/Y (OR2X12M)                        0.16       7.16 f
  C2042/Y (OR2X12M)                        0.16       7.32 f
  C2043/Y (OR2X12M)                        0.16       7.48 f
  C2044/Y (OR2X4M)                         0.16       7.64 f
  C2045/Y (OR2X4M)                         0.17       7.81 f
  U676/Y (OR3X4M)                          0.22       8.02 f
  U641/Y (NOR3X8M)                         0.14       8.16 r
  U607/Y (NAND2BX4M)                       0.09       8.25 f
  U605/Y (NOR2X4M)                         0.11       8.35 r
  U604/Y (NAND2X2M)                        0.07       8.42 f
  U640/Y (INVXLM)                          0.07       8.49 r
  U675/Y (AND2X1M)                         0.16       8.66 r
  U678/Y (AND2X1M)                         0.18       8.84 r
  U646/Y (NAND2BX2M)                       0.08       8.92 f
  U638/Y (CLKINVX2M)                       0.07       8.99 r
  U603/Y (NAND2X2M)                        0.09       9.08 f
  U602/Y (OR2X2M)                          0.21       9.29 f
  C2164/Y (OR2X2M)                         0.22       9.51 f
  U633/Y (NOR2X4M)                         0.13       9.64 r
  U631/Y (NOR2X2M)                         0.09       9.72 f
  U627/Y (AOI2BB1X2M)                      0.26       9.98 f
  C2504/Y (AND2X6M)                        0.38      10.36 f
  U386/Y (MX2X2M)                          0.30      10.66 r
  timer1status_reg_27_/D (DFFRQX1M)        0.00      10.66 r
  data arrival time                                  10.66

  clock pclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  timer1status_reg_27_/CK (DFFRQX1M)       0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                 -10.66
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: paddr[31] (input port clocked by pclk)
  Endpoint: timer1status_reg_26_
            (rising edge-triggered flip-flop clocked by pclk)
  Path Group: pclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock pclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  paddr[31] (in)                           0.00       5.70 f
  U610/Y (INVX4M)                          0.05       5.75 r
  U608/Y (NAND2X4M)                        0.07       5.81 f
  C2034/Y (OR2X4M)                         0.17       5.98 f
  C2035/Y (OR2X4M)                         0.17       6.14 f
  C2036/Y (OR2X4M)                         0.17       6.31 f
  C2037/Y (OR2X4M)                         0.17       6.48 f
  C2038/Y (OR2X4M)                         0.17       6.64 f
  C2039/Y (OR2X4M)                         0.18       6.82 f
  C2040/Y (OR2X8M)                         0.18       6.99 f
  C2041/Y (OR2X12M)                        0.16       7.16 f
  C2042/Y (OR2X12M)                        0.16       7.32 f
  C2043/Y (OR2X12M)                        0.16       7.48 f
  C2044/Y (OR2X4M)                         0.16       7.64 f
  C2045/Y (OR2X4M)                         0.17       7.81 f
  U676/Y (OR3X4M)                          0.22       8.02 f
  U641/Y (NOR3X8M)                         0.14       8.16 r
  U607/Y (NAND2BX4M)                       0.09       8.25 f
  U605/Y (NOR2X4M)                         0.11       8.35 r
  U604/Y (NAND2X2M)                        0.07       8.42 f
  U640/Y (INVXLM)                          0.07       8.49 r
  U675/Y (AND2X1M)                         0.16       8.66 r
  U678/Y (AND2X1M)                         0.18       8.84 r
  U646/Y (NAND2BX2M)                       0.08       8.92 f
  U638/Y (CLKINVX2M)                       0.07       8.99 r
  U603/Y (NAND2X2M)                        0.09       9.08 f
  U602/Y (OR2X2M)                          0.21       9.29 f
  C2164/Y (OR2X2M)                         0.22       9.51 f
  U633/Y (NOR2X4M)                         0.13       9.64 r
  U631/Y (NOR2X2M)                         0.09       9.72 f
  U627/Y (AOI2BB1X2M)                      0.26       9.98 f
  C2504/Y (AND2X6M)                        0.38      10.36 f
  U385/Y (MX2X2M)                          0.30      10.66 r
  timer1status_reg_26_/D (DFFRQX1M)        0.00      10.66 r
  data arrival time                                  10.66

  clock pclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  timer1status_reg_26_/CK (DFFRQX1M)       0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                 -10.66
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: paddr[31] (input port clocked by pclk)
  Endpoint: timer1status_reg_25_
            (rising edge-triggered flip-flop clocked by pclk)
  Path Group: pclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock pclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  paddr[31] (in)                           0.00       5.70 f
  U610/Y (INVX4M)                          0.05       5.75 r
  U608/Y (NAND2X4M)                        0.07       5.81 f
  C2034/Y (OR2X4M)                         0.17       5.98 f
  C2035/Y (OR2X4M)                         0.17       6.14 f
  C2036/Y (OR2X4M)                         0.17       6.31 f
  C2037/Y (OR2X4M)                         0.17       6.48 f
  C2038/Y (OR2X4M)                         0.17       6.64 f
  C2039/Y (OR2X4M)                         0.18       6.82 f
  C2040/Y (OR2X8M)                         0.18       6.99 f
  C2041/Y (OR2X12M)                        0.16       7.16 f
  C2042/Y (OR2X12M)                        0.16       7.32 f
  C2043/Y (OR2X12M)                        0.16       7.48 f
  C2044/Y (OR2X4M)                         0.16       7.64 f
  C2045/Y (OR2X4M)                         0.17       7.81 f
  U676/Y (OR3X4M)                          0.22       8.02 f
  U641/Y (NOR3X8M)                         0.14       8.16 r
  U607/Y (NAND2BX4M)                       0.09       8.25 f
  U605/Y (NOR2X4M)                         0.11       8.35 r
  U604/Y (NAND2X2M)                        0.07       8.42 f
  U640/Y (INVXLM)                          0.07       8.49 r
  U675/Y (AND2X1M)                         0.16       8.66 r
  U678/Y (AND2X1M)                         0.18       8.84 r
  U646/Y (NAND2BX2M)                       0.08       8.92 f
  U638/Y (CLKINVX2M)                       0.07       8.99 r
  U603/Y (NAND2X2M)                        0.09       9.08 f
  U602/Y (OR2X2M)                          0.21       9.29 f
  C2164/Y (OR2X2M)                         0.22       9.51 f
  U633/Y (NOR2X4M)                         0.13       9.64 r
  U631/Y (NOR2X2M)                         0.09       9.72 f
  U627/Y (AOI2BB1X2M)                      0.26       9.98 f
  C2504/Y (AND2X6M)                        0.38      10.36 f
  U384/Y (MX2X2M)                          0.30      10.66 r
  timer1status_reg_25_/D (DFFRQX1M)        0.00      10.66 r
  data arrival time                                  10.66

  clock pclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  timer1status_reg_25_/CK (DFFRQX1M)       0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                 -10.66
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: paddr[31] (input port clocked by pclk)
  Endpoint: timer1status_reg_24_
            (rising edge-triggered flip-flop clocked by pclk)
  Path Group: pclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock pclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  paddr[31] (in)                           0.00       5.70 f
  U610/Y (INVX4M)                          0.05       5.75 r
  U608/Y (NAND2X4M)                        0.07       5.81 f
  C2034/Y (OR2X4M)                         0.17       5.98 f
  C2035/Y (OR2X4M)                         0.17       6.14 f
  C2036/Y (OR2X4M)                         0.17       6.31 f
  C2037/Y (OR2X4M)                         0.17       6.48 f
  C2038/Y (OR2X4M)                         0.17       6.64 f
  C2039/Y (OR2X4M)                         0.18       6.82 f
  C2040/Y (OR2X8M)                         0.18       6.99 f
  C2041/Y (OR2X12M)                        0.16       7.16 f
  C2042/Y (OR2X12M)                        0.16       7.32 f
  C2043/Y (OR2X12M)                        0.16       7.48 f
  C2044/Y (OR2X4M)                         0.16       7.64 f
  C2045/Y (OR2X4M)                         0.17       7.81 f
  U676/Y (OR3X4M)                          0.22       8.02 f
  U641/Y (NOR3X8M)                         0.14       8.16 r
  U607/Y (NAND2BX4M)                       0.09       8.25 f
  U605/Y (NOR2X4M)                         0.11       8.35 r
  U604/Y (NAND2X2M)                        0.07       8.42 f
  U640/Y (INVXLM)                          0.07       8.49 r
  U675/Y (AND2X1M)                         0.16       8.66 r
  U678/Y (AND2X1M)                         0.18       8.84 r
  U646/Y (NAND2BX2M)                       0.08       8.92 f
  U638/Y (CLKINVX2M)                       0.07       8.99 r
  U603/Y (NAND2X2M)                        0.09       9.08 f
  U602/Y (OR2X2M)                          0.21       9.29 f
  C2164/Y (OR2X2M)                         0.22       9.51 f
  U633/Y (NOR2X4M)                         0.13       9.64 r
  U631/Y (NOR2X2M)                         0.09       9.72 f
  U627/Y (AOI2BB1X2M)                      0.26       9.98 f
  C2504/Y (AND2X6M)                        0.38      10.36 f
  U383/Y (MX2X2M)                          0.30      10.66 r
  timer1status_reg_24_/D (DFFRQX1M)        0.00      10.66 r
  data arrival time                                  10.66

  clock pclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  timer1status_reg_24_/CK (DFFRQX1M)       0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                 -10.66
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: paddr[31] (input port clocked by pclk)
  Endpoint: timer1status_reg_23_
            (rising edge-triggered flip-flop clocked by pclk)
  Path Group: pclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock pclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  paddr[31] (in)                           0.00       5.70 f
  U610/Y (INVX4M)                          0.05       5.75 r
  U608/Y (NAND2X4M)                        0.07       5.81 f
  C2034/Y (OR2X4M)                         0.17       5.98 f
  C2035/Y (OR2X4M)                         0.17       6.14 f
  C2036/Y (OR2X4M)                         0.17       6.31 f
  C2037/Y (OR2X4M)                         0.17       6.48 f
  C2038/Y (OR2X4M)                         0.17       6.64 f
  C2039/Y (OR2X4M)                         0.18       6.82 f
  C2040/Y (OR2X8M)                         0.18       6.99 f
  C2041/Y (OR2X12M)                        0.16       7.16 f
  C2042/Y (OR2X12M)                        0.16       7.32 f
  C2043/Y (OR2X12M)                        0.16       7.48 f
  C2044/Y (OR2X4M)                         0.16       7.64 f
  C2045/Y (OR2X4M)                         0.17       7.81 f
  U676/Y (OR3X4M)                          0.22       8.02 f
  U641/Y (NOR3X8M)                         0.14       8.16 r
  U607/Y (NAND2BX4M)                       0.09       8.25 f
  U605/Y (NOR2X4M)                         0.11       8.35 r
  U604/Y (NAND2X2M)                        0.07       8.42 f
  U640/Y (INVXLM)                          0.07       8.49 r
  U675/Y (AND2X1M)                         0.16       8.66 r
  U678/Y (AND2X1M)                         0.18       8.84 r
  U646/Y (NAND2BX2M)                       0.08       8.92 f
  U638/Y (CLKINVX2M)                       0.07       8.99 r
  U603/Y (NAND2X2M)                        0.09       9.08 f
  U602/Y (OR2X2M)                          0.21       9.29 f
  C2164/Y (OR2X2M)                         0.22       9.51 f
  U633/Y (NOR2X4M)                         0.13       9.64 r
  U631/Y (NOR2X2M)                         0.09       9.72 f
  U627/Y (AOI2BB1X2M)                      0.26       9.98 f
  C2504/Y (AND2X6M)                        0.38      10.36 f
  U382/Y (MX2X2M)                          0.30      10.66 r
  timer1status_reg_23_/D (DFFRQX1M)        0.00      10.66 r
  data arrival time                                  10.66

  clock pclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  timer1status_reg_23_/CK (DFFRQX1M)       0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                 -10.66
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: paddr[31] (input port clocked by pclk)
  Endpoint: timer1status_reg_22_
            (rising edge-triggered flip-flop clocked by pclk)
  Path Group: pclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock pclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  paddr[31] (in)                           0.00       5.70 f
  U610/Y (INVX4M)                          0.05       5.75 r
  U608/Y (NAND2X4M)                        0.07       5.81 f
  C2034/Y (OR2X4M)                         0.17       5.98 f
  C2035/Y (OR2X4M)                         0.17       6.14 f
  C2036/Y (OR2X4M)                         0.17       6.31 f
  C2037/Y (OR2X4M)                         0.17       6.48 f
  C2038/Y (OR2X4M)                         0.17       6.64 f
  C2039/Y (OR2X4M)                         0.18       6.82 f
  C2040/Y (OR2X8M)                         0.18       6.99 f
  C2041/Y (OR2X12M)                        0.16       7.16 f
  C2042/Y (OR2X12M)                        0.16       7.32 f
  C2043/Y (OR2X12M)                        0.16       7.48 f
  C2044/Y (OR2X4M)                         0.16       7.64 f
  C2045/Y (OR2X4M)                         0.17       7.81 f
  U676/Y (OR3X4M)                          0.22       8.02 f
  U641/Y (NOR3X8M)                         0.14       8.16 r
  U607/Y (NAND2BX4M)                       0.09       8.25 f
  U605/Y (NOR2X4M)                         0.11       8.35 r
  U604/Y (NAND2X2M)                        0.07       8.42 f
  U640/Y (INVXLM)                          0.07       8.49 r
  U675/Y (AND2X1M)                         0.16       8.66 r
  U678/Y (AND2X1M)                         0.18       8.84 r
  U646/Y (NAND2BX2M)                       0.08       8.92 f
  U638/Y (CLKINVX2M)                       0.07       8.99 r
  U603/Y (NAND2X2M)                        0.09       9.08 f
  U602/Y (OR2X2M)                          0.21       9.29 f
  C2164/Y (OR2X2M)                         0.22       9.51 f
  U633/Y (NOR2X4M)                         0.13       9.64 r
  U631/Y (NOR2X2M)                         0.09       9.72 f
  U627/Y (AOI2BB1X2M)                      0.26       9.98 f
  C2504/Y (AND2X6M)                        0.38      10.36 f
  U381/Y (MX2X2M)                          0.30      10.66 r
  timer1status_reg_22_/D (DFFRQX1M)        0.00      10.66 r
  data arrival time                                  10.66

  clock pclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  timer1status_reg_22_/CK (DFFRQX1M)       0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                 -10.66
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: paddr[31] (input port clocked by pclk)
  Endpoint: timer1status_reg_21_
            (rising edge-triggered flip-flop clocked by pclk)
  Path Group: pclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock pclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  paddr[31] (in)                           0.00       5.70 f
  U610/Y (INVX4M)                          0.05       5.75 r
  U608/Y (NAND2X4M)                        0.07       5.81 f
  C2034/Y (OR2X4M)                         0.17       5.98 f
  C2035/Y (OR2X4M)                         0.17       6.14 f
  C2036/Y (OR2X4M)                         0.17       6.31 f
  C2037/Y (OR2X4M)                         0.17       6.48 f
  C2038/Y (OR2X4M)                         0.17       6.64 f
  C2039/Y (OR2X4M)                         0.18       6.82 f
  C2040/Y (OR2X8M)                         0.18       6.99 f
  C2041/Y (OR2X12M)                        0.16       7.16 f
  C2042/Y (OR2X12M)                        0.16       7.32 f
  C2043/Y (OR2X12M)                        0.16       7.48 f
  C2044/Y (OR2X4M)                         0.16       7.64 f
  C2045/Y (OR2X4M)                         0.17       7.81 f
  U676/Y (OR3X4M)                          0.22       8.02 f
  U641/Y (NOR3X8M)                         0.14       8.16 r
  U607/Y (NAND2BX4M)                       0.09       8.25 f
  U605/Y (NOR2X4M)                         0.11       8.35 r
  U604/Y (NAND2X2M)                        0.07       8.42 f
  U640/Y (INVXLM)                          0.07       8.49 r
  U675/Y (AND2X1M)                         0.16       8.66 r
  U678/Y (AND2X1M)                         0.18       8.84 r
  U646/Y (NAND2BX2M)                       0.08       8.92 f
  U638/Y (CLKINVX2M)                       0.07       8.99 r
  U603/Y (NAND2X2M)                        0.09       9.08 f
  U602/Y (OR2X2M)                          0.21       9.29 f
  C2164/Y (OR2X2M)                         0.22       9.51 f
  U633/Y (NOR2X4M)                         0.13       9.64 r
  U631/Y (NOR2X2M)                         0.09       9.72 f
  U627/Y (AOI2BB1X2M)                      0.26       9.98 f
  C2504/Y (AND2X6M)                        0.38      10.36 f
  U380/Y (MX2X2M)                          0.30      10.66 r
  timer1status_reg_21_/D (DFFRQX1M)        0.00      10.66 r
  data arrival time                                  10.66

  clock pclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  timer1status_reg_21_/CK (DFFRQX1M)       0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                 -10.66
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: paddr[31] (input port clocked by pclk)
  Endpoint: timer1status_reg_20_
            (rising edge-triggered flip-flop clocked by pclk)
  Path Group: pclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock pclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  paddr[31] (in)                           0.00       5.70 f
  U610/Y (INVX4M)                          0.05       5.75 r
  U608/Y (NAND2X4M)                        0.07       5.81 f
  C2034/Y (OR2X4M)                         0.17       5.98 f
  C2035/Y (OR2X4M)                         0.17       6.14 f
  C2036/Y (OR2X4M)                         0.17       6.31 f
  C2037/Y (OR2X4M)                         0.17       6.48 f
  C2038/Y (OR2X4M)                         0.17       6.64 f
  C2039/Y (OR2X4M)                         0.18       6.82 f
  C2040/Y (OR2X8M)                         0.18       6.99 f
  C2041/Y (OR2X12M)                        0.16       7.16 f
  C2042/Y (OR2X12M)                        0.16       7.32 f
  C2043/Y (OR2X12M)                        0.16       7.48 f
  C2044/Y (OR2X4M)                         0.16       7.64 f
  C2045/Y (OR2X4M)                         0.17       7.81 f
  U676/Y (OR3X4M)                          0.22       8.02 f
  U641/Y (NOR3X8M)                         0.14       8.16 r
  U607/Y (NAND2BX4M)                       0.09       8.25 f
  U605/Y (NOR2X4M)                         0.11       8.35 r
  U604/Y (NAND2X2M)                        0.07       8.42 f
  U640/Y (INVXLM)                          0.07       8.49 r
  U675/Y (AND2X1M)                         0.16       8.66 r
  U678/Y (AND2X1M)                         0.18       8.84 r
  U646/Y (NAND2BX2M)                       0.08       8.92 f
  U638/Y (CLKINVX2M)                       0.07       8.99 r
  U603/Y (NAND2X2M)                        0.09       9.08 f
  U602/Y (OR2X2M)                          0.21       9.29 f
  C2164/Y (OR2X2M)                         0.22       9.51 f
  U633/Y (NOR2X4M)                         0.13       9.64 r
  U631/Y (NOR2X2M)                         0.09       9.72 f
  U627/Y (AOI2BB1X2M)                      0.26       9.98 f
  C2504/Y (AND2X6M)                        0.38      10.36 f
  U379/Y (MX2X2M)                          0.30      10.66 r
  timer1status_reg_20_/D (DFFRQX1M)        0.00      10.66 r
  data arrival time                                  10.66

  clock pclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  timer1status_reg_20_/CK (DFFRQX1M)       0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                 -10.66
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: paddr[31] (input port clocked by pclk)
  Endpoint: timer1status_reg_19_
            (rising edge-triggered flip-flop clocked by pclk)
  Path Group: pclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock pclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  paddr[31] (in)                           0.00       5.70 f
  U610/Y (INVX4M)                          0.05       5.75 r
  U608/Y (NAND2X4M)                        0.07       5.81 f
  C2034/Y (OR2X4M)                         0.17       5.98 f
  C2035/Y (OR2X4M)                         0.17       6.14 f
  C2036/Y (OR2X4M)                         0.17       6.31 f
  C2037/Y (OR2X4M)                         0.17       6.48 f
  C2038/Y (OR2X4M)                         0.17       6.64 f
  C2039/Y (OR2X4M)                         0.18       6.82 f
  C2040/Y (OR2X8M)                         0.18       6.99 f
  C2041/Y (OR2X12M)                        0.16       7.16 f
  C2042/Y (OR2X12M)                        0.16       7.32 f
  C2043/Y (OR2X12M)                        0.16       7.48 f
  C2044/Y (OR2X4M)                         0.16       7.64 f
  C2045/Y (OR2X4M)                         0.17       7.81 f
  U676/Y (OR3X4M)                          0.22       8.02 f
  U641/Y (NOR3X8M)                         0.14       8.16 r
  U607/Y (NAND2BX4M)                       0.09       8.25 f
  U605/Y (NOR2X4M)                         0.11       8.35 r
  U604/Y (NAND2X2M)                        0.07       8.42 f
  U640/Y (INVXLM)                          0.07       8.49 r
  U675/Y (AND2X1M)                         0.16       8.66 r
  U678/Y (AND2X1M)                         0.18       8.84 r
  U646/Y (NAND2BX2M)                       0.08       8.92 f
  U638/Y (CLKINVX2M)                       0.07       8.99 r
  U603/Y (NAND2X2M)                        0.09       9.08 f
  U602/Y (OR2X2M)                          0.21       9.29 f
  C2164/Y (OR2X2M)                         0.22       9.51 f
  U633/Y (NOR2X4M)                         0.13       9.64 r
  U631/Y (NOR2X2M)                         0.09       9.72 f
  U627/Y (AOI2BB1X2M)                      0.26       9.98 f
  C2504/Y (AND2X6M)                        0.38      10.36 f
  U378/Y (MX2X2M)                          0.30      10.66 r
  timer1status_reg_19_/D (DFFRQX1M)        0.00      10.66 r
  data arrival time                                  10.66

  clock pclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  timer1status_reg_19_/CK (DFFRQX1M)       0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                 -10.66
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: paddr[31] (input port clocked by pclk)
  Endpoint: timer1status_reg_18_
            (rising edge-triggered flip-flop clocked by pclk)
  Path Group: pclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock pclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  paddr[31] (in)                           0.00       5.70 f
  U610/Y (INVX4M)                          0.05       5.75 r
  U608/Y (NAND2X4M)                        0.07       5.81 f
  C2034/Y (OR2X4M)                         0.17       5.98 f
  C2035/Y (OR2X4M)                         0.17       6.14 f
  C2036/Y (OR2X4M)                         0.17       6.31 f
  C2037/Y (OR2X4M)                         0.17       6.48 f
  C2038/Y (OR2X4M)                         0.17       6.64 f
  C2039/Y (OR2X4M)                         0.18       6.82 f
  C2040/Y (OR2X8M)                         0.18       6.99 f
  C2041/Y (OR2X12M)                        0.16       7.16 f
  C2042/Y (OR2X12M)                        0.16       7.32 f
  C2043/Y (OR2X12M)                        0.16       7.48 f
  C2044/Y (OR2X4M)                         0.16       7.64 f
  C2045/Y (OR2X4M)                         0.17       7.81 f
  U676/Y (OR3X4M)                          0.22       8.02 f
  U641/Y (NOR3X8M)                         0.14       8.16 r
  U607/Y (NAND2BX4M)                       0.09       8.25 f
  U605/Y (NOR2X4M)                         0.11       8.35 r
  U604/Y (NAND2X2M)                        0.07       8.42 f
  U640/Y (INVXLM)                          0.07       8.49 r
  U675/Y (AND2X1M)                         0.16       8.66 r
  U678/Y (AND2X1M)                         0.18       8.84 r
  U646/Y (NAND2BX2M)                       0.08       8.92 f
  U638/Y (CLKINVX2M)                       0.07       8.99 r
  U603/Y (NAND2X2M)                        0.09       9.08 f
  U602/Y (OR2X2M)                          0.21       9.29 f
  C2164/Y (OR2X2M)                         0.22       9.51 f
  U633/Y (NOR2X4M)                         0.13       9.64 r
  U631/Y (NOR2X2M)                         0.09       9.72 f
  U627/Y (AOI2BB1X2M)                      0.26       9.98 f
  C2504/Y (AND2X6M)                        0.38      10.36 f
  U377/Y (MX2X2M)                          0.30      10.66 r
  timer1status_reg_18_/D (DFFRQX1M)        0.00      10.66 r
  data arrival time                                  10.66

  clock pclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  timer1status_reg_18_/CK (DFFRQX1M)       0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                 -10.66
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: paddr[31] (input port clocked by pclk)
  Endpoint: timer1status_reg_17_
            (rising edge-triggered flip-flop clocked by pclk)
  Path Group: pclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock pclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  paddr[31] (in)                           0.00       5.70 f
  U610/Y (INVX4M)                          0.05       5.75 r
  U608/Y (NAND2X4M)                        0.07       5.81 f
  C2034/Y (OR2X4M)                         0.17       5.98 f
  C2035/Y (OR2X4M)                         0.17       6.14 f
  C2036/Y (OR2X4M)                         0.17       6.31 f
  C2037/Y (OR2X4M)                         0.17       6.48 f
  C2038/Y (OR2X4M)                         0.17       6.64 f
  C2039/Y (OR2X4M)                         0.18       6.82 f
  C2040/Y (OR2X8M)                         0.18       6.99 f
  C2041/Y (OR2X12M)                        0.16       7.16 f
  C2042/Y (OR2X12M)                        0.16       7.32 f
  C2043/Y (OR2X12M)                        0.16       7.48 f
  C2044/Y (OR2X4M)                         0.16       7.64 f
  C2045/Y (OR2X4M)                         0.17       7.81 f
  U676/Y (OR3X4M)                          0.22       8.02 f
  U641/Y (NOR3X8M)                         0.14       8.16 r
  U607/Y (NAND2BX4M)                       0.09       8.25 f
  U605/Y (NOR2X4M)                         0.11       8.35 r
  U604/Y (NAND2X2M)                        0.07       8.42 f
  U640/Y (INVXLM)                          0.07       8.49 r
  U675/Y (AND2X1M)                         0.16       8.66 r
  U678/Y (AND2X1M)                         0.18       8.84 r
  U646/Y (NAND2BX2M)                       0.08       8.92 f
  U638/Y (CLKINVX2M)                       0.07       8.99 r
  U603/Y (NAND2X2M)                        0.09       9.08 f
  U602/Y (OR2X2M)                          0.21       9.29 f
  C2164/Y (OR2X2M)                         0.22       9.51 f
  U633/Y (NOR2X4M)                         0.13       9.64 r
  U631/Y (NOR2X2M)                         0.09       9.72 f
  U627/Y (AOI2BB1X2M)                      0.26       9.98 f
  C2504/Y (AND2X6M)                        0.38      10.36 f
  U376/Y (MX2X2M)                          0.30      10.66 r
  timer1status_reg_17_/D (DFFRQX1M)        0.00      10.66 r
  data arrival time                                  10.66

  clock pclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  timer1status_reg_17_/CK (DFFRQX1M)       0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                 -10.66
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: paddr[31] (input port clocked by pclk)
  Endpoint: timer1status_reg_16_
            (rising edge-triggered flip-flop clocked by pclk)
  Path Group: pclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock pclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  paddr[31] (in)                           0.00       5.70 f
  U610/Y (INVX4M)                          0.05       5.75 r
  U608/Y (NAND2X4M)                        0.07       5.81 f
  C2034/Y (OR2X4M)                         0.17       5.98 f
  C2035/Y (OR2X4M)                         0.17       6.14 f
  C2036/Y (OR2X4M)                         0.17       6.31 f
  C2037/Y (OR2X4M)                         0.17       6.48 f
  C2038/Y (OR2X4M)                         0.17       6.64 f
  C2039/Y (OR2X4M)                         0.18       6.82 f
  C2040/Y (OR2X8M)                         0.18       6.99 f
  C2041/Y (OR2X12M)                        0.16       7.16 f
  C2042/Y (OR2X12M)                        0.16       7.32 f
  C2043/Y (OR2X12M)                        0.16       7.48 f
  C2044/Y (OR2X4M)                         0.16       7.64 f
  C2045/Y (OR2X4M)                         0.17       7.81 f
  U676/Y (OR3X4M)                          0.22       8.02 f
  U641/Y (NOR3X8M)                         0.14       8.16 r
  U607/Y (NAND2BX4M)                       0.09       8.25 f
  U605/Y (NOR2X4M)                         0.11       8.35 r
  U604/Y (NAND2X2M)                        0.07       8.42 f
  U640/Y (INVXLM)                          0.07       8.49 r
  U675/Y (AND2X1M)                         0.16       8.66 r
  U678/Y (AND2X1M)                         0.18       8.84 r
  U646/Y (NAND2BX2M)                       0.08       8.92 f
  U638/Y (CLKINVX2M)                       0.07       8.99 r
  U603/Y (NAND2X2M)                        0.09       9.08 f
  U602/Y (OR2X2M)                          0.21       9.29 f
  C2164/Y (OR2X2M)                         0.22       9.51 f
  U633/Y (NOR2X4M)                         0.13       9.64 r
  U631/Y (NOR2X2M)                         0.09       9.72 f
  U627/Y (AOI2BB1X2M)                      0.26       9.98 f
  C2504/Y (AND2X6M)                        0.38      10.36 f
  U375/Y (MX2X2M)                          0.30      10.66 r
  timer1status_reg_16_/D (DFFRQX1M)        0.00      10.66 r
  data arrival time                                  10.66

  clock pclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  timer1status_reg_16_/CK (DFFRQX1M)       0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                 -10.66
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: paddr[31] (input port clocked by pclk)
  Endpoint: timer1status_reg_14_
            (rising edge-triggered flip-flop clocked by pclk)
  Path Group: pclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock pclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  paddr[31] (in)                           0.00       5.70 f
  U610/Y (INVX4M)                          0.05       5.75 r
  U608/Y (NAND2X4M)                        0.07       5.81 f
  C2034/Y (OR2X4M)                         0.17       5.98 f
  C2035/Y (OR2X4M)                         0.17       6.14 f
  C2036/Y (OR2X4M)                         0.17       6.31 f
  C2037/Y (OR2X4M)                         0.17       6.48 f
  C2038/Y (OR2X4M)                         0.17       6.64 f
  C2039/Y (OR2X4M)                         0.18       6.82 f
  C2040/Y (OR2X8M)                         0.18       6.99 f
  C2041/Y (OR2X12M)                        0.16       7.16 f
  C2042/Y (OR2X12M)                        0.16       7.32 f
  C2043/Y (OR2X12M)                        0.16       7.48 f
  C2044/Y (OR2X4M)                         0.16       7.64 f
  C2045/Y (OR2X4M)                         0.17       7.81 f
  U676/Y (OR3X4M)                          0.22       8.02 f
  U641/Y (NOR3X8M)                         0.14       8.16 r
  U607/Y (NAND2BX4M)                       0.09       8.25 f
  U605/Y (NOR2X4M)                         0.11       8.35 r
  U604/Y (NAND2X2M)                        0.07       8.42 f
  U640/Y (INVXLM)                          0.07       8.49 r
  U675/Y (AND2X1M)                         0.16       8.66 r
  U678/Y (AND2X1M)                         0.18       8.84 r
  U646/Y (NAND2BX2M)                       0.08       8.92 f
  U638/Y (CLKINVX2M)                       0.07       8.99 r
  U603/Y (NAND2X2M)                        0.09       9.08 f
  U602/Y (OR2X2M)                          0.21       9.29 f
  C2164/Y (OR2X2M)                         0.22       9.51 f
  U633/Y (NOR2X4M)                         0.13       9.64 r
  U631/Y (NOR2X2M)                         0.09       9.72 f
  U627/Y (AOI2BB1X2M)                      0.26       9.98 f
  C2504/Y (AND2X6M)                        0.38      10.36 f
  U373/Y (MX2X2M)                          0.30      10.66 r
  timer1status_reg_14_/D (DFFRQX1M)        0.00      10.66 r
  data arrival time                                  10.66

  clock pclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  timer1status_reg_14_/CK (DFFRQX1M)       0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                 -10.66
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: paddr[31] (input port clocked by pclk)
  Endpoint: timer1status_reg_13_
            (rising edge-triggered flip-flop clocked by pclk)
  Path Group: pclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock pclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  paddr[31] (in)                           0.00       5.70 f
  U610/Y (INVX4M)                          0.05       5.75 r
  U608/Y (NAND2X4M)                        0.07       5.81 f
  C2034/Y (OR2X4M)                         0.17       5.98 f
  C2035/Y (OR2X4M)                         0.17       6.14 f
  C2036/Y (OR2X4M)                         0.17       6.31 f
  C2037/Y (OR2X4M)                         0.17       6.48 f
  C2038/Y (OR2X4M)                         0.17       6.64 f
  C2039/Y (OR2X4M)                         0.18       6.82 f
  C2040/Y (OR2X8M)                         0.18       6.99 f
  C2041/Y (OR2X12M)                        0.16       7.16 f
  C2042/Y (OR2X12M)                        0.16       7.32 f
  C2043/Y (OR2X12M)                        0.16       7.48 f
  C2044/Y (OR2X4M)                         0.16       7.64 f
  C2045/Y (OR2X4M)                         0.17       7.81 f
  U676/Y (OR3X4M)                          0.22       8.02 f
  U641/Y (NOR3X8M)                         0.14       8.16 r
  U607/Y (NAND2BX4M)                       0.09       8.25 f
  U605/Y (NOR2X4M)                         0.11       8.35 r
  U604/Y (NAND2X2M)                        0.07       8.42 f
  U640/Y (INVXLM)                          0.07       8.49 r
  U675/Y (AND2X1M)                         0.16       8.66 r
  U678/Y (AND2X1M)                         0.18       8.84 r
  U646/Y (NAND2BX2M)                       0.08       8.92 f
  U638/Y (CLKINVX2M)                       0.07       8.99 r
  U603/Y (NAND2X2M)                        0.09       9.08 f
  U602/Y (OR2X2M)                          0.21       9.29 f
  C2164/Y (OR2X2M)                         0.22       9.51 f
  U633/Y (NOR2X4M)                         0.13       9.64 r
  U631/Y (NOR2X2M)                         0.09       9.72 f
  U627/Y (AOI2BB1X2M)                      0.26       9.98 f
  C2504/Y (AND2X6M)                        0.38      10.36 f
  U372/Y (MX2X2M)                          0.30      10.66 r
  timer1status_reg_13_/D (DFFRQX1M)        0.00      10.66 r
  data arrival time                                  10.66

  clock pclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  timer1status_reg_13_/CK (DFFRQX1M)       0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                 -10.66
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: paddr[31] (input port clocked by pclk)
  Endpoint: timer1status_reg_12_
            (rising edge-triggered flip-flop clocked by pclk)
  Path Group: pclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock pclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  paddr[31] (in)                           0.00       5.70 f
  U610/Y (INVX4M)                          0.05       5.75 r
  U608/Y (NAND2X4M)                        0.07       5.81 f
  C2034/Y (OR2X4M)                         0.17       5.98 f
  C2035/Y (OR2X4M)                         0.17       6.14 f
  C2036/Y (OR2X4M)                         0.17       6.31 f
  C2037/Y (OR2X4M)                         0.17       6.48 f
  C2038/Y (OR2X4M)                         0.17       6.64 f
  C2039/Y (OR2X4M)                         0.18       6.82 f
  C2040/Y (OR2X8M)                         0.18       6.99 f
  C2041/Y (OR2X12M)                        0.16       7.16 f
  C2042/Y (OR2X12M)                        0.16       7.32 f
  C2043/Y (OR2X12M)                        0.16       7.48 f
  C2044/Y (OR2X4M)                         0.16       7.64 f
  C2045/Y (OR2X4M)                         0.17       7.81 f
  U676/Y (OR3X4M)                          0.22       8.02 f
  U641/Y (NOR3X8M)                         0.14       8.16 r
  U607/Y (NAND2BX4M)                       0.09       8.25 f
  U605/Y (NOR2X4M)                         0.11       8.35 r
  U604/Y (NAND2X2M)                        0.07       8.42 f
  U640/Y (INVXLM)                          0.07       8.49 r
  U675/Y (AND2X1M)                         0.16       8.66 r
  U678/Y (AND2X1M)                         0.18       8.84 r
  U646/Y (NAND2BX2M)                       0.08       8.92 f
  U638/Y (CLKINVX2M)                       0.07       8.99 r
  U603/Y (NAND2X2M)                        0.09       9.08 f
  U602/Y (OR2X2M)                          0.21       9.29 f
  C2164/Y (OR2X2M)                         0.22       9.51 f
  U633/Y (NOR2X4M)                         0.13       9.64 r
  U631/Y (NOR2X2M)                         0.09       9.72 f
  U627/Y (AOI2BB1X2M)                      0.26       9.98 f
  C2504/Y (AND2X6M)                        0.38      10.36 f
  U371/Y (MX2X2M)                          0.30      10.66 r
  timer1status_reg_12_/D (DFFRQX1M)        0.00      10.66 r
  data arrival time                                  10.66

  clock pclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  timer1status_reg_12_/CK (DFFRQX1M)       0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                 -10.66
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: paddr[31] (input port clocked by pclk)
  Endpoint: timer1status_reg_11_
            (rising edge-triggered flip-flop clocked by pclk)
  Path Group: pclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock pclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  paddr[31] (in)                           0.00       5.70 f
  U610/Y (INVX4M)                          0.05       5.75 r
  U608/Y (NAND2X4M)                        0.07       5.81 f
  C2034/Y (OR2X4M)                         0.17       5.98 f
  C2035/Y (OR2X4M)                         0.17       6.14 f
  C2036/Y (OR2X4M)                         0.17       6.31 f
  C2037/Y (OR2X4M)                         0.17       6.48 f
  C2038/Y (OR2X4M)                         0.17       6.64 f
  C2039/Y (OR2X4M)                         0.18       6.82 f
  C2040/Y (OR2X8M)                         0.18       6.99 f
  C2041/Y (OR2X12M)                        0.16       7.16 f
  C2042/Y (OR2X12M)                        0.16       7.32 f
  C2043/Y (OR2X12M)                        0.16       7.48 f
  C2044/Y (OR2X4M)                         0.16       7.64 f
  C2045/Y (OR2X4M)                         0.17       7.81 f
  U676/Y (OR3X4M)                          0.22       8.02 f
  U641/Y (NOR3X8M)                         0.14       8.16 r
  U607/Y (NAND2BX4M)                       0.09       8.25 f
  U605/Y (NOR2X4M)                         0.11       8.35 r
  U604/Y (NAND2X2M)                        0.07       8.42 f
  U640/Y (INVXLM)                          0.07       8.49 r
  U675/Y (AND2X1M)                         0.16       8.66 r
  U678/Y (AND2X1M)                         0.18       8.84 r
  U646/Y (NAND2BX2M)                       0.08       8.92 f
  U638/Y (CLKINVX2M)                       0.07       8.99 r
  U603/Y (NAND2X2M)                        0.09       9.08 f
  U602/Y (OR2X2M)                          0.21       9.29 f
  C2164/Y (OR2X2M)                         0.22       9.51 f
  U633/Y (NOR2X4M)                         0.13       9.64 r
  U631/Y (NOR2X2M)                         0.09       9.72 f
  U627/Y (AOI2BB1X2M)                      0.26       9.98 f
  C2504/Y (AND2X6M)                        0.38      10.36 f
  U370/Y (MX2X2M)                          0.30      10.66 r
  timer1status_reg_11_/D (DFFRQX1M)        0.00      10.66 r
  data arrival time                                  10.66

  clock pclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  timer1status_reg_11_/CK (DFFRQX1M)       0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                 -10.66
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: paddr[31] (input port clocked by pclk)
  Endpoint: timer1status_reg_10_
            (rising edge-triggered flip-flop clocked by pclk)
  Path Group: pclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock pclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  paddr[31] (in)                           0.00       5.70 f
  U610/Y (INVX4M)                          0.05       5.75 r
  U608/Y (NAND2X4M)                        0.07       5.81 f
  C2034/Y (OR2X4M)                         0.17       5.98 f
  C2035/Y (OR2X4M)                         0.17       6.14 f
  C2036/Y (OR2X4M)                         0.17       6.31 f
  C2037/Y (OR2X4M)                         0.17       6.48 f
  C2038/Y (OR2X4M)                         0.17       6.64 f
  C2039/Y (OR2X4M)                         0.18       6.82 f
  C2040/Y (OR2X8M)                         0.18       6.99 f
  C2041/Y (OR2X12M)                        0.16       7.16 f
  C2042/Y (OR2X12M)                        0.16       7.32 f
  C2043/Y (OR2X12M)                        0.16       7.48 f
  C2044/Y (OR2X4M)                         0.16       7.64 f
  C2045/Y (OR2X4M)                         0.17       7.81 f
  U676/Y (OR3X4M)                          0.22       8.02 f
  U641/Y (NOR3X8M)                         0.14       8.16 r
  U607/Y (NAND2BX4M)                       0.09       8.25 f
  U605/Y (NOR2X4M)                         0.11       8.35 r
  U604/Y (NAND2X2M)                        0.07       8.42 f
  U640/Y (INVXLM)                          0.07       8.49 r
  U675/Y (AND2X1M)                         0.16       8.66 r
  U678/Y (AND2X1M)                         0.18       8.84 r
  U646/Y (NAND2BX2M)                       0.08       8.92 f
  U638/Y (CLKINVX2M)                       0.07       8.99 r
  U603/Y (NAND2X2M)                        0.09       9.08 f
  U602/Y (OR2X2M)                          0.21       9.29 f
  C2164/Y (OR2X2M)                         0.22       9.51 f
  U633/Y (NOR2X4M)                         0.13       9.64 r
  U631/Y (NOR2X2M)                         0.09       9.72 f
  U627/Y (AOI2BB1X2M)                      0.26       9.98 f
  C2504/Y (AND2X6M)                        0.38      10.36 f
  U369/Y (MX2X2M)                          0.30      10.66 r
  timer1status_reg_10_/D (DFFRQX1M)        0.00      10.66 r
  data arrival time                                  10.66

  clock pclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  timer1status_reg_10_/CK (DFFRQX1M)       0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                 -10.66
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: paddr[31] (input port clocked by pclk)
  Endpoint: timer1status_reg_9_
            (rising edge-triggered flip-flop clocked by pclk)
  Path Group: pclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock pclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  paddr[31] (in)                           0.00       5.70 f
  U610/Y (INVX4M)                          0.05       5.75 r
  U608/Y (NAND2X4M)                        0.07       5.81 f
  C2034/Y (OR2X4M)                         0.17       5.98 f
  C2035/Y (OR2X4M)                         0.17       6.14 f
  C2036/Y (OR2X4M)                         0.17       6.31 f
  C2037/Y (OR2X4M)                         0.17       6.48 f
  C2038/Y (OR2X4M)                         0.17       6.64 f
  C2039/Y (OR2X4M)                         0.18       6.82 f
  C2040/Y (OR2X8M)                         0.18       6.99 f
  C2041/Y (OR2X12M)                        0.16       7.16 f
  C2042/Y (OR2X12M)                        0.16       7.32 f
  C2043/Y (OR2X12M)                        0.16       7.48 f
  C2044/Y (OR2X4M)                         0.16       7.64 f
  C2045/Y (OR2X4M)                         0.17       7.81 f
  U676/Y (OR3X4M)                          0.22       8.02 f
  U641/Y (NOR3X8M)                         0.14       8.16 r
  U607/Y (NAND2BX4M)                       0.09       8.25 f
  U605/Y (NOR2X4M)                         0.11       8.35 r
  U604/Y (NAND2X2M)                        0.07       8.42 f
  U640/Y (INVXLM)                          0.07       8.49 r
  U675/Y (AND2X1M)                         0.16       8.66 r
  U678/Y (AND2X1M)                         0.18       8.84 r
  U646/Y (NAND2BX2M)                       0.08       8.92 f
  U638/Y (CLKINVX2M)                       0.07       8.99 r
  U603/Y (NAND2X2M)                        0.09       9.08 f
  U602/Y (OR2X2M)                          0.21       9.29 f
  C2164/Y (OR2X2M)                         0.22       9.51 f
  U633/Y (NOR2X4M)                         0.13       9.64 r
  U631/Y (NOR2X2M)                         0.09       9.72 f
  U627/Y (AOI2BB1X2M)                      0.26       9.98 f
  C2504/Y (AND2X6M)                        0.38      10.36 f
  U368/Y (MX2X2M)                          0.30      10.66 r
  timer1status_reg_9_/D (DFFRQX1M)         0.00      10.66 r
  data arrival time                                  10.66

  clock pclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  timer1status_reg_9_/CK (DFFRQX1M)        0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                 -10.66
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: paddr[31] (input port clocked by pclk)
  Endpoint: timer1status_reg_8_
            (rising edge-triggered flip-flop clocked by pclk)
  Path Group: pclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock pclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  paddr[31] (in)                           0.00       5.70 f
  U610/Y (INVX4M)                          0.05       5.75 r
  U608/Y (NAND2X4M)                        0.07       5.81 f
  C2034/Y (OR2X4M)                         0.17       5.98 f
  C2035/Y (OR2X4M)                         0.17       6.14 f
  C2036/Y (OR2X4M)                         0.17       6.31 f
  C2037/Y (OR2X4M)                         0.17       6.48 f
  C2038/Y (OR2X4M)                         0.17       6.64 f
  C2039/Y (OR2X4M)                         0.18       6.82 f
  C2040/Y (OR2X8M)                         0.18       6.99 f
  C2041/Y (OR2X12M)                        0.16       7.16 f
  C2042/Y (OR2X12M)                        0.16       7.32 f
  C2043/Y (OR2X12M)                        0.16       7.48 f
  C2044/Y (OR2X4M)                         0.16       7.64 f
  C2045/Y (OR2X4M)                         0.17       7.81 f
  U676/Y (OR3X4M)                          0.22       8.02 f
  U641/Y (NOR3X8M)                         0.14       8.16 r
  U607/Y (NAND2BX4M)                       0.09       8.25 f
  U605/Y (NOR2X4M)                         0.11       8.35 r
  U604/Y (NAND2X2M)                        0.07       8.42 f
  U640/Y (INVXLM)                          0.07       8.49 r
  U675/Y (AND2X1M)                         0.16       8.66 r
  U678/Y (AND2X1M)                         0.18       8.84 r
  U646/Y (NAND2BX2M)                       0.08       8.92 f
  U638/Y (CLKINVX2M)                       0.07       8.99 r
  U603/Y (NAND2X2M)                        0.09       9.08 f
  U602/Y (OR2X2M)                          0.21       9.29 f
  C2164/Y (OR2X2M)                         0.22       9.51 f
  U633/Y (NOR2X4M)                         0.13       9.64 r
  U631/Y (NOR2X2M)                         0.09       9.72 f
  U627/Y (AOI2BB1X2M)                      0.26       9.98 f
  C2504/Y (AND2X6M)                        0.38      10.36 f
  U336/Y (MX2X1M)                          0.30      10.66 r
  timer1status_reg_8_/D (DFFRQX1M)         0.00      10.66 r
  data arrival time                                  10.66

  clock pclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  timer1status_reg_8_/CK (DFFRQX1M)        0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                 -10.66
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: paddr[31] (input port clocked by pclk)
  Endpoint: timer1status_reg_7_
            (rising edge-triggered flip-flop clocked by pclk)
  Path Group: pclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock pclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  paddr[31] (in)                           0.00       5.70 f
  U610/Y (INVX4M)                          0.05       5.75 r
  U608/Y (NAND2X4M)                        0.07       5.81 f
  C2034/Y (OR2X4M)                         0.17       5.98 f
  C2035/Y (OR2X4M)                         0.17       6.14 f
  C2036/Y (OR2X4M)                         0.17       6.31 f
  C2037/Y (OR2X4M)                         0.17       6.48 f
  C2038/Y (OR2X4M)                         0.17       6.64 f
  C2039/Y (OR2X4M)                         0.18       6.82 f
  C2040/Y (OR2X8M)                         0.18       6.99 f
  C2041/Y (OR2X12M)                        0.16       7.16 f
  C2042/Y (OR2X12M)                        0.16       7.32 f
  C2043/Y (OR2X12M)                        0.16       7.48 f
  C2044/Y (OR2X4M)                         0.16       7.64 f
  C2045/Y (OR2X4M)                         0.17       7.81 f
  U676/Y (OR3X4M)                          0.22       8.02 f
  U641/Y (NOR3X8M)                         0.14       8.16 r
  U607/Y (NAND2BX4M)                       0.09       8.25 f
  U605/Y (NOR2X4M)                         0.11       8.35 r
  U604/Y (NAND2X2M)                        0.07       8.42 f
  U640/Y (INVXLM)                          0.07       8.49 r
  U675/Y (AND2X1M)                         0.16       8.66 r
  U678/Y (AND2X1M)                         0.18       8.84 r
  U646/Y (NAND2BX2M)                       0.08       8.92 f
  U638/Y (CLKINVX2M)                       0.07       8.99 r
  U603/Y (NAND2X2M)                        0.09       9.08 f
  U602/Y (OR2X2M)                          0.21       9.29 f
  C2164/Y (OR2X2M)                         0.22       9.51 f
  U633/Y (NOR2X4M)                         0.13       9.64 r
  U631/Y (NOR2X2M)                         0.09       9.72 f
  U627/Y (AOI2BB1X2M)                      0.26       9.98 f
  C2504/Y (AND2X6M)                        0.38      10.36 f
  U335/Y (MX2X1M)                          0.30      10.66 r
  timer1status_reg_7_/D (DFFRQX1M)         0.00      10.66 r
  data arrival time                                  10.66

  clock pclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  timer1status_reg_7_/CK (DFFRQX1M)        0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                 -10.66
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: paddr[31] (input port clocked by pclk)
  Endpoint: timer1status_reg_6_
            (rising edge-triggered flip-flop clocked by pclk)
  Path Group: pclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock pclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  paddr[31] (in)                           0.00       5.70 f
  U610/Y (INVX4M)                          0.05       5.75 r
  U608/Y (NAND2X4M)                        0.07       5.81 f
  C2034/Y (OR2X4M)                         0.17       5.98 f
  C2035/Y (OR2X4M)                         0.17       6.14 f
  C2036/Y (OR2X4M)                         0.17       6.31 f
  C2037/Y (OR2X4M)                         0.17       6.48 f
  C2038/Y (OR2X4M)                         0.17       6.64 f
  C2039/Y (OR2X4M)                         0.18       6.82 f
  C2040/Y (OR2X8M)                         0.18       6.99 f
  C2041/Y (OR2X12M)                        0.16       7.16 f
  C2042/Y (OR2X12M)                        0.16       7.32 f
  C2043/Y (OR2X12M)                        0.16       7.48 f
  C2044/Y (OR2X4M)                         0.16       7.64 f
  C2045/Y (OR2X4M)                         0.17       7.81 f
  U676/Y (OR3X4M)                          0.22       8.02 f
  U641/Y (NOR3X8M)                         0.14       8.16 r
  U607/Y (NAND2BX4M)                       0.09       8.25 f
  U605/Y (NOR2X4M)                         0.11       8.35 r
  U604/Y (NAND2X2M)                        0.07       8.42 f
  U640/Y (INVXLM)                          0.07       8.49 r
  U675/Y (AND2X1M)                         0.16       8.66 r
  U678/Y (AND2X1M)                         0.18       8.84 r
  U646/Y (NAND2BX2M)                       0.08       8.92 f
  U638/Y (CLKINVX2M)                       0.07       8.99 r
  U603/Y (NAND2X2M)                        0.09       9.08 f
  U602/Y (OR2X2M)                          0.21       9.29 f
  C2164/Y (OR2X2M)                         0.22       9.51 f
  U633/Y (NOR2X4M)                         0.13       9.64 r
  U631/Y (NOR2X2M)                         0.09       9.72 f
  U627/Y (AOI2BB1X2M)                      0.26       9.98 f
  C2504/Y (AND2X6M)                        0.38      10.36 f
  U334/Y (MX2X1M)                          0.30      10.66 r
  timer1status_reg_6_/D (DFFRQX1M)         0.00      10.66 r
  data arrival time                                  10.66

  clock pclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  timer1status_reg_6_/CK (DFFRQX1M)        0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                 -10.66
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: paddr[31] (input port clocked by pclk)
  Endpoint: timer1status_reg_5_
            (rising edge-triggered flip-flop clocked by pclk)
  Path Group: pclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock pclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  paddr[31] (in)                           0.00       5.70 f
  U610/Y (INVX4M)                          0.05       5.75 r
  U608/Y (NAND2X4M)                        0.07       5.81 f
  C2034/Y (OR2X4M)                         0.17       5.98 f
  C2035/Y (OR2X4M)                         0.17       6.14 f
  C2036/Y (OR2X4M)                         0.17       6.31 f
  C2037/Y (OR2X4M)                         0.17       6.48 f
  C2038/Y (OR2X4M)                         0.17       6.64 f
  C2039/Y (OR2X4M)                         0.18       6.82 f
  C2040/Y (OR2X8M)                         0.18       6.99 f
  C2041/Y (OR2X12M)                        0.16       7.16 f
  C2042/Y (OR2X12M)                        0.16       7.32 f
  C2043/Y (OR2X12M)                        0.16       7.48 f
  C2044/Y (OR2X4M)                         0.16       7.64 f
  C2045/Y (OR2X4M)                         0.17       7.81 f
  U676/Y (OR3X4M)                          0.22       8.02 f
  U641/Y (NOR3X8M)                         0.14       8.16 r
  U607/Y (NAND2BX4M)                       0.09       8.25 f
  U605/Y (NOR2X4M)                         0.11       8.35 r
  U604/Y (NAND2X2M)                        0.07       8.42 f
  U640/Y (INVXLM)                          0.07       8.49 r
  U675/Y (AND2X1M)                         0.16       8.66 r
  U678/Y (AND2X1M)                         0.18       8.84 r
  U646/Y (NAND2BX2M)                       0.08       8.92 f
  U638/Y (CLKINVX2M)                       0.07       8.99 r
  U603/Y (NAND2X2M)                        0.09       9.08 f
  U602/Y (OR2X2M)                          0.21       9.29 f
  C2164/Y (OR2X2M)                         0.22       9.51 f
  U633/Y (NOR2X4M)                         0.13       9.64 r
  U631/Y (NOR2X2M)                         0.09       9.72 f
  U627/Y (AOI2BB1X2M)                      0.26       9.98 f
  C2504/Y (AND2X6M)                        0.38      10.36 f
  U333/Y (MX2X1M)                          0.30      10.66 r
  timer1status_reg_5_/D (DFFRQX1M)         0.00      10.66 r
  data arrival time                                  10.66

  clock pclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  timer1status_reg_5_/CK (DFFRQX1M)        0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                 -10.66
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: paddr[31] (input port clocked by pclk)
  Endpoint: timer1status_reg_4_
            (rising edge-triggered flip-flop clocked by pclk)
  Path Group: pclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock pclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  paddr[31] (in)                           0.00       5.70 f
  U610/Y (INVX4M)                          0.05       5.75 r
  U608/Y (NAND2X4M)                        0.07       5.81 f
  C2034/Y (OR2X4M)                         0.17       5.98 f
  C2035/Y (OR2X4M)                         0.17       6.14 f
  C2036/Y (OR2X4M)                         0.17       6.31 f
  C2037/Y (OR2X4M)                         0.17       6.48 f
  C2038/Y (OR2X4M)                         0.17       6.64 f
  C2039/Y (OR2X4M)                         0.18       6.82 f
  C2040/Y (OR2X8M)                         0.18       6.99 f
  C2041/Y (OR2X12M)                        0.16       7.16 f
  C2042/Y (OR2X12M)                        0.16       7.32 f
  C2043/Y (OR2X12M)                        0.16       7.48 f
  C2044/Y (OR2X4M)                         0.16       7.64 f
  C2045/Y (OR2X4M)                         0.17       7.81 f
  U676/Y (OR3X4M)                          0.22       8.02 f
  U641/Y (NOR3X8M)                         0.14       8.16 r
  U607/Y (NAND2BX4M)                       0.09       8.25 f
  U605/Y (NOR2X4M)                         0.11       8.35 r
  U604/Y (NAND2X2M)                        0.07       8.42 f
  U640/Y (INVXLM)                          0.07       8.49 r
  U675/Y (AND2X1M)                         0.16       8.66 r
  U678/Y (AND2X1M)                         0.18       8.84 r
  U646/Y (NAND2BX2M)                       0.08       8.92 f
  U638/Y (CLKINVX2M)                       0.07       8.99 r
  U603/Y (NAND2X2M)                        0.09       9.08 f
  U602/Y (OR2X2M)                          0.21       9.29 f
  C2164/Y (OR2X2M)                         0.22       9.51 f
  U633/Y (NOR2X4M)                         0.13       9.64 r
  U631/Y (NOR2X2M)                         0.09       9.72 f
  U627/Y (AOI2BB1X2M)                      0.26       9.98 f
  C2504/Y (AND2X6M)                        0.38      10.36 f
  U332/Y (MX2X1M)                          0.30      10.66 r
  timer1status_reg_4_/D (DFFRQX1M)         0.00      10.66 r
  data arrival time                                  10.66

  clock pclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  timer1status_reg_4_/CK (DFFRQX1M)        0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                 -10.66
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: paddr[31] (input port clocked by pclk)
  Endpoint: timer1status_reg_3_
            (rising edge-triggered flip-flop clocked by pclk)
  Path Group: pclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock pclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  paddr[31] (in)                           0.00       5.70 f
  U610/Y (INVX4M)                          0.05       5.75 r
  U608/Y (NAND2X4M)                        0.07       5.81 f
  C2034/Y (OR2X4M)                         0.17       5.98 f
  C2035/Y (OR2X4M)                         0.17       6.14 f
  C2036/Y (OR2X4M)                         0.17       6.31 f
  C2037/Y (OR2X4M)                         0.17       6.48 f
  C2038/Y (OR2X4M)                         0.17       6.64 f
  C2039/Y (OR2X4M)                         0.18       6.82 f
  C2040/Y (OR2X8M)                         0.18       6.99 f
  C2041/Y (OR2X12M)                        0.16       7.16 f
  C2042/Y (OR2X12M)                        0.16       7.32 f
  C2043/Y (OR2X12M)                        0.16       7.48 f
  C2044/Y (OR2X4M)                         0.16       7.64 f
  C2045/Y (OR2X4M)                         0.17       7.81 f
  U676/Y (OR3X4M)                          0.22       8.02 f
  U641/Y (NOR3X8M)                         0.14       8.16 r
  U607/Y (NAND2BX4M)                       0.09       8.25 f
  U605/Y (NOR2X4M)                         0.11       8.35 r
  U604/Y (NAND2X2M)                        0.07       8.42 f
  U640/Y (INVXLM)                          0.07       8.49 r
  U675/Y (AND2X1M)                         0.16       8.66 r
  U678/Y (AND2X1M)                         0.18       8.84 r
  U646/Y (NAND2BX2M)                       0.08       8.92 f
  U638/Y (CLKINVX2M)                       0.07       8.99 r
  U603/Y (NAND2X2M)                        0.09       9.08 f
  U602/Y (OR2X2M)                          0.21       9.29 f
  C2164/Y (OR2X2M)                         0.22       9.51 f
  U633/Y (NOR2X4M)                         0.13       9.64 r
  U631/Y (NOR2X2M)                         0.09       9.72 f
  U627/Y (AOI2BB1X2M)                      0.26       9.98 f
  C2504/Y (AND2X6M)                        0.38      10.36 f
  U331/Y (MX2X1M)                          0.30      10.66 r
  timer1status_reg_3_/D (DFFRQX1M)         0.00      10.66 r
  data arrival time                                  10.66

  clock pclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  timer1status_reg_3_/CK (DFFRQX1M)        0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                 -10.66
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: paddr[31] (input port clocked by pclk)
  Endpoint: timer1status_reg_2_
            (rising edge-triggered flip-flop clocked by pclk)
  Path Group: pclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock pclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  paddr[31] (in)                           0.00       5.70 f
  U610/Y (INVX4M)                          0.05       5.75 r
  U608/Y (NAND2X4M)                        0.07       5.81 f
  C2034/Y (OR2X4M)                         0.17       5.98 f
  C2035/Y (OR2X4M)                         0.17       6.14 f
  C2036/Y (OR2X4M)                         0.17       6.31 f
  C2037/Y (OR2X4M)                         0.17       6.48 f
  C2038/Y (OR2X4M)                         0.17       6.64 f
  C2039/Y (OR2X4M)                         0.18       6.82 f
  C2040/Y (OR2X8M)                         0.18       6.99 f
  C2041/Y (OR2X12M)                        0.16       7.16 f
  C2042/Y (OR2X12M)                        0.16       7.32 f
  C2043/Y (OR2X12M)                        0.16       7.48 f
  C2044/Y (OR2X4M)                         0.16       7.64 f
  C2045/Y (OR2X4M)                         0.17       7.81 f
  U676/Y (OR3X4M)                          0.22       8.02 f
  U641/Y (NOR3X8M)                         0.14       8.16 r
  U607/Y (NAND2BX4M)                       0.09       8.25 f
  U605/Y (NOR2X4M)                         0.11       8.35 r
  U604/Y (NAND2X2M)                        0.07       8.42 f
  U640/Y (INVXLM)                          0.07       8.49 r
  U675/Y (AND2X1M)                         0.16       8.66 r
  U678/Y (AND2X1M)                         0.18       8.84 r
  U646/Y (NAND2BX2M)                       0.08       8.92 f
  U638/Y (CLKINVX2M)                       0.07       8.99 r
  U603/Y (NAND2X2M)                        0.09       9.08 f
  U602/Y (OR2X2M)                          0.21       9.29 f
  C2164/Y (OR2X2M)                         0.22       9.51 f
  U633/Y (NOR2X4M)                         0.13       9.64 r
  U631/Y (NOR2X2M)                         0.09       9.72 f
  U627/Y (AOI2BB1X2M)                      0.26       9.98 f
  C2504/Y (AND2X6M)                        0.38      10.36 f
  U330/Y (MX2X1M)                          0.30      10.66 r
  timer1status_reg_2_/D (DFFRQX1M)         0.00      10.66 r
  data arrival time                                  10.66

  clock pclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  timer1status_reg_2_/CK (DFFRQX1M)        0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                 -10.66
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: paddr[31] (input port clocked by pclk)
  Endpoint: timer1status_reg_1_
            (rising edge-triggered flip-flop clocked by pclk)
  Path Group: pclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock pclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  paddr[31] (in)                           0.00       5.70 f
  U610/Y (INVX4M)                          0.05       5.75 r
  U608/Y (NAND2X4M)                        0.07       5.81 f
  C2034/Y (OR2X4M)                         0.17       5.98 f
  C2035/Y (OR2X4M)                         0.17       6.14 f
  C2036/Y (OR2X4M)                         0.17       6.31 f
  C2037/Y (OR2X4M)                         0.17       6.48 f
  C2038/Y (OR2X4M)                         0.17       6.64 f
  C2039/Y (OR2X4M)                         0.18       6.82 f
  C2040/Y (OR2X8M)                         0.18       6.99 f
  C2041/Y (OR2X12M)                        0.16       7.16 f
  C2042/Y (OR2X12M)                        0.16       7.32 f
  C2043/Y (OR2X12M)                        0.16       7.48 f
  C2044/Y (OR2X4M)                         0.16       7.64 f
  C2045/Y (OR2X4M)                         0.17       7.81 f
  U676/Y (OR3X4M)                          0.22       8.02 f
  U641/Y (NOR3X8M)                         0.14       8.16 r
  U607/Y (NAND2BX4M)                       0.09       8.25 f
  U605/Y (NOR2X4M)                         0.11       8.35 r
  U604/Y (NAND2X2M)                        0.07       8.42 f
  U640/Y (INVXLM)                          0.07       8.49 r
  U675/Y (AND2X1M)                         0.16       8.66 r
  U678/Y (AND2X1M)                         0.18       8.84 r
  U646/Y (NAND2BX2M)                       0.08       8.92 f
  U638/Y (CLKINVX2M)                       0.07       8.99 r
  U603/Y (NAND2X2M)                        0.09       9.08 f
  U602/Y (OR2X2M)                          0.21       9.29 f
  C2164/Y (OR2X2M)                         0.22       9.51 f
  U633/Y (NOR2X4M)                         0.13       9.64 r
  U631/Y (NOR2X2M)                         0.09       9.72 f
  U627/Y (AOI2BB1X2M)                      0.26       9.98 f
  C2504/Y (AND2X6M)                        0.38      10.36 f
  U329/Y (MX2X1M)                          0.30      10.66 r
  timer1status_reg_1_/D (DFFRQX1M)         0.00      10.66 r
  data arrival time                                  10.66

  clock pclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  timer1status_reg_1_/CK (DFFRQX1M)        0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                 -10.66
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: paddr[31] (input port clocked by pclk)
  Endpoint: timer0status_reg_12_
            (rising edge-triggered flip-flop clocked by pclk)
  Path Group: pclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock pclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  paddr[31] (in)                           0.00       5.70 f
  U610/Y (INVX4M)                          0.05       5.75 r
  U608/Y (NAND2X4M)                        0.07       5.81 f
  C2034/Y (OR2X4M)                         0.17       5.98 f
  C2035/Y (OR2X4M)                         0.17       6.14 f
  C2036/Y (OR2X4M)                         0.17       6.31 f
  C2037/Y (OR2X4M)                         0.17       6.48 f
  C2038/Y (OR2X4M)                         0.17       6.64 f
  C2039/Y (OR2X4M)                         0.18       6.82 f
  C2040/Y (OR2X8M)                         0.18       6.99 f
  C2041/Y (OR2X12M)                        0.16       7.16 f
  C2042/Y (OR2X12M)                        0.16       7.32 f
  C2043/Y (OR2X12M)                        0.16       7.48 f
  C2044/Y (OR2X4M)                         0.16       7.64 f
  C2045/Y (OR2X4M)                         0.17       7.81 f
  U676/Y (OR3X4M)                          0.22       8.02 f
  U641/Y (NOR3X8M)                         0.14       8.16 r
  U607/Y (NAND2BX4M)                       0.09       8.25 f
  U605/Y (NOR2X4M)                         0.11       8.35 r
  U604/Y (NAND2X2M)                        0.07       8.42 f
  U640/Y (INVXLM)                          0.07       8.49 r
  U675/Y (AND2X1M)                         0.16       8.66 r
  U678/Y (AND2X1M)                         0.18       8.84 r
  U646/Y (NAND2BX2M)                       0.08       8.92 f
  U638/Y (CLKINVX2M)                       0.07       8.99 r
  U603/Y (NAND2X2M)                        0.09       9.08 f
  U637/Y (CLKINVX2M)                       0.07       9.14 r
  U636/Y (NAND2X2M)                        0.09       9.23 f
  C2062/Y (OR2X4M)                         0.19       9.42 f
  U601/Y (NOR2X2M)                         0.17       9.60 r
  U624/Y (NOR2X1M)                         0.12       9.72 f
  U600/Y (AOI2BB1X2M)                      0.29      10.00 f
  U613/Y (CLKAND2X4M)                      0.35      10.36 f
  U669/Y (MX2XLM)                          0.30      10.66 r
  timer0status_reg_12_/D (DFFRQX1M)        0.00      10.66 r
  data arrival time                                  10.66

  clock pclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  timer0status_reg_12_/CK (DFFRQX1M)       0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                 -10.66
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: paddr[31] (input port clocked by pclk)
  Endpoint: timer1count_reg_25_
            (rising edge-triggered flip-flop clocked by pclk)
  Path Group: pclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock pclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  paddr[31] (in)                           0.00       5.70 f
  U610/Y (INVX4M)                          0.05       5.75 r
  U608/Y (NAND2X4M)                        0.07       5.81 f
  C2034/Y (OR2X4M)                         0.17       5.98 f
  C2035/Y (OR2X4M)                         0.17       6.14 f
  C2036/Y (OR2X4M)                         0.17       6.31 f
  C2037/Y (OR2X4M)                         0.17       6.48 f
  C2038/Y (OR2X4M)                         0.17       6.64 f
  C2039/Y (OR2X4M)                         0.18       6.82 f
  C2040/Y (OR2X8M)                         0.18       6.99 f
  C2041/Y (OR2X12M)                        0.16       7.16 f
  C2042/Y (OR2X12M)                        0.16       7.32 f
  C2043/Y (OR2X12M)                        0.16       7.48 f
  C2044/Y (OR2X4M)                         0.16       7.64 f
  C2045/Y (OR2X4M)                         0.17       7.81 f
  U676/Y (OR3X4M)                          0.22       8.02 f
  U641/Y (NOR3X8M)                         0.14       8.16 r
  U607/Y (NAND2BX4M)                       0.09       8.25 f
  U605/Y (NOR2X4M)                         0.11       8.35 r
  U604/Y (NAND2X2M)                        0.07       8.42 f
  U640/Y (INVXLM)                          0.07       8.49 r
  U675/Y (AND2X1M)                         0.16       8.66 r
  U678/Y (AND2X1M)                         0.18       8.84 r
  U646/Y (NAND2BX2M)                       0.08       8.92 f
  U638/Y (CLKINVX2M)                       0.07       8.99 r
  U603/Y (NAND2X2M)                        0.09       9.08 f
  U602/Y (OR2X2M)                          0.21       9.29 f
  C2164/Y (OR2X2M)                         0.22       9.51 f
  U633/Y (NOR2X4M)                         0.13       9.64 r
  U629/Y (OR2X1M)                          0.16       9.80 r
  C2456/Y (AND2X2M)                        0.17       9.96 r
  C2477/Y (AND2X4M)                        0.18      10.15 r
  U655/Y (OR3X4M)                          0.33      10.48 r
  U691/Y (MX2X1M)                          0.18      10.66 r
  timer1count_reg_25_/D (DFFRQX1M)         0.00      10.66 r
  data arrival time                                  10.66

  clock pclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  timer1count_reg_25_/CK (DFFRQX1M)        0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                 -10.66
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: paddr[31] (input port clocked by pclk)
  Endpoint: timer1count_reg_30_
            (rising edge-triggered flip-flop clocked by pclk)
  Path Group: pclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock pclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  paddr[31] (in)                           0.00       5.70 f
  U610/Y (INVX4M)                          0.05       5.75 r
  U608/Y (NAND2X4M)                        0.07       5.81 f
  C2034/Y (OR2X4M)                         0.17       5.98 f
  C2035/Y (OR2X4M)                         0.17       6.14 f
  C2036/Y (OR2X4M)                         0.17       6.31 f
  C2037/Y (OR2X4M)                         0.17       6.48 f
  C2038/Y (OR2X4M)                         0.17       6.64 f
  C2039/Y (OR2X4M)                         0.18       6.82 f
  C2040/Y (OR2X8M)                         0.18       6.99 f
  C2041/Y (OR2X12M)                        0.16       7.16 f
  C2042/Y (OR2X12M)                        0.16       7.32 f
  C2043/Y (OR2X12M)                        0.16       7.48 f
  C2044/Y (OR2X4M)                         0.16       7.64 f
  C2045/Y (OR2X4M)                         0.17       7.81 f
  U676/Y (OR3X4M)                          0.22       8.02 f
  U641/Y (NOR3X8M)                         0.14       8.16 r
  U607/Y (NAND2BX4M)                       0.09       8.25 f
  U605/Y (NOR2X4M)                         0.11       8.35 r
  U604/Y (NAND2X2M)                        0.07       8.42 f
  U640/Y (INVXLM)                          0.07       8.49 r
  U675/Y (AND2X1M)                         0.16       8.66 r
  U678/Y (AND2X1M)                         0.18       8.84 r
  U646/Y (NAND2BX2M)                       0.08       8.92 f
  U638/Y (CLKINVX2M)                       0.07       8.99 r
  U603/Y (NAND2X2M)                        0.09       9.08 f
  U602/Y (OR2X2M)                          0.21       9.29 f
  C2164/Y (OR2X2M)                         0.22       9.51 f
  U633/Y (NOR2X4M)                         0.13       9.64 r
  U629/Y (OR2X1M)                          0.16       9.80 r
  C2456/Y (AND2X2M)                        0.17       9.96 r
  C2477/Y (AND2X4M)                        0.18      10.15 r
  U655/Y (OR3X4M)                          0.33      10.48 r
  U698/Y (MX2X1M)                          0.18      10.66 r
  timer1count_reg_30_/D (DFFRQX1M)         0.00      10.66 r
  data arrival time                                  10.66

  clock pclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  timer1count_reg_30_/CK (DFFRQX1M)        0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                 -10.66
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: paddr[31] (input port clocked by pclk)
  Endpoint: timer1count_reg_23_
            (rising edge-triggered flip-flop clocked by pclk)
  Path Group: pclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock pclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  paddr[31] (in)                           0.00       5.70 f
  U610/Y (INVX4M)                          0.05       5.75 r
  U608/Y (NAND2X4M)                        0.07       5.81 f
  C2034/Y (OR2X4M)                         0.17       5.98 f
  C2035/Y (OR2X4M)                         0.17       6.14 f
  C2036/Y (OR2X4M)                         0.17       6.31 f
  C2037/Y (OR2X4M)                         0.17       6.48 f
  C2038/Y (OR2X4M)                         0.17       6.64 f
  C2039/Y (OR2X4M)                         0.18       6.82 f
  C2040/Y (OR2X8M)                         0.18       6.99 f
  C2041/Y (OR2X12M)                        0.16       7.16 f
  C2042/Y (OR2X12M)                        0.16       7.32 f
  C2043/Y (OR2X12M)                        0.16       7.48 f
  C2044/Y (OR2X4M)                         0.16       7.64 f
  C2045/Y (OR2X4M)                         0.17       7.81 f
  U676/Y (OR3X4M)                          0.22       8.02 f
  U641/Y (NOR3X8M)                         0.14       8.16 r
  U607/Y (NAND2BX4M)                       0.09       8.25 f
  U605/Y (NOR2X4M)                         0.11       8.35 r
  U604/Y (NAND2X2M)                        0.07       8.42 f
  U640/Y (INVXLM)                          0.07       8.49 r
  U675/Y (AND2X1M)                         0.16       8.66 r
  U678/Y (AND2X1M)                         0.18       8.84 r
  U646/Y (NAND2BX2M)                       0.08       8.92 f
  U638/Y (CLKINVX2M)                       0.07       8.99 r
  U603/Y (NAND2X2M)                        0.09       9.08 f
  U602/Y (OR2X2M)                          0.21       9.29 f
  C2164/Y (OR2X2M)                         0.22       9.51 f
  U633/Y (NOR2X4M)                         0.13       9.64 r
  U629/Y (OR2X1M)                          0.16       9.80 r
  C2456/Y (AND2X2M)                        0.17       9.96 r
  C2477/Y (AND2X4M)                        0.18      10.15 r
  U618/Y (OR3X4M)                          0.33      10.48 r
  U359/Y (MX2X2M)                          0.17      10.66 r
  timer1count_reg_23_/D (DFFRQX1M)         0.00      10.66 r
  data arrival time                                  10.66

  clock pclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  timer1count_reg_23_/CK (DFFRQX1M)        0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                 -10.66
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: paddr[31] (input port clocked by pclk)
  Endpoint: timer1count_reg_20_
            (rising edge-triggered flip-flop clocked by pclk)
  Path Group: pclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock pclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  paddr[31] (in)                           0.00       5.70 f
  U610/Y (INVX4M)                          0.05       5.75 r
  U608/Y (NAND2X4M)                        0.07       5.81 f
  C2034/Y (OR2X4M)                         0.17       5.98 f
  C2035/Y (OR2X4M)                         0.17       6.14 f
  C2036/Y (OR2X4M)                         0.17       6.31 f
  C2037/Y (OR2X4M)                         0.17       6.48 f
  C2038/Y (OR2X4M)                         0.17       6.64 f
  C2039/Y (OR2X4M)                         0.18       6.82 f
  C2040/Y (OR2X8M)                         0.18       6.99 f
  C2041/Y (OR2X12M)                        0.16       7.16 f
  C2042/Y (OR2X12M)                        0.16       7.32 f
  C2043/Y (OR2X12M)                        0.16       7.48 f
  C2044/Y (OR2X4M)                         0.16       7.64 f
  C2045/Y (OR2X4M)                         0.17       7.81 f
  U676/Y (OR3X4M)                          0.22       8.02 f
  U641/Y (NOR3X8M)                         0.14       8.16 r
  U607/Y (NAND2BX4M)                       0.09       8.25 f
  U605/Y (NOR2X4M)                         0.11       8.35 r
  U604/Y (NAND2X2M)                        0.07       8.42 f
  U640/Y (INVXLM)                          0.07       8.49 r
  U675/Y (AND2X1M)                         0.16       8.66 r
  U678/Y (AND2X1M)                         0.18       8.84 r
  U646/Y (NAND2BX2M)                       0.08       8.92 f
  U638/Y (CLKINVX2M)                       0.07       8.99 r
  U603/Y (NAND2X2M)                        0.09       9.08 f
  U602/Y (OR2X2M)                          0.21       9.29 f
  C2164/Y (OR2X2M)                         0.22       9.51 f
  U633/Y (NOR2X4M)                         0.13       9.64 r
  U629/Y (OR2X1M)                          0.16       9.80 r
  C2456/Y (AND2X2M)                        0.17       9.96 r
  C2477/Y (AND2X4M)                        0.18      10.15 r
  U618/Y (OR3X4M)                          0.33      10.48 r
  U356/Y (MX2X2M)                          0.17      10.66 r
  timer1count_reg_20_/D (DFFRQX1M)         0.00      10.66 r
  data arrival time                                  10.66

  clock pclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  timer1count_reg_20_/CK (DFFRQX1M)        0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                 -10.66
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: paddr[31] (input port clocked by pclk)
  Endpoint: timer1count_reg_17_
            (rising edge-triggered flip-flop clocked by pclk)
  Path Group: pclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock pclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  paddr[31] (in)                           0.00       5.70 f
  U610/Y (INVX4M)                          0.05       5.75 r
  U608/Y (NAND2X4M)                        0.07       5.81 f
  C2034/Y (OR2X4M)                         0.17       5.98 f
  C2035/Y (OR2X4M)                         0.17       6.14 f
  C2036/Y (OR2X4M)                         0.17       6.31 f
  C2037/Y (OR2X4M)                         0.17       6.48 f
  C2038/Y (OR2X4M)                         0.17       6.64 f
  C2039/Y (OR2X4M)                         0.18       6.82 f
  C2040/Y (OR2X8M)                         0.18       6.99 f
  C2041/Y (OR2X12M)                        0.16       7.16 f
  C2042/Y (OR2X12M)                        0.16       7.32 f
  C2043/Y (OR2X12M)                        0.16       7.48 f
  C2044/Y (OR2X4M)                         0.16       7.64 f
  C2045/Y (OR2X4M)                         0.17       7.81 f
  U676/Y (OR3X4M)                          0.22       8.02 f
  U641/Y (NOR3X8M)                         0.14       8.16 r
  U607/Y (NAND2BX4M)                       0.09       8.25 f
  U605/Y (NOR2X4M)                         0.11       8.35 r
  U604/Y (NAND2X2M)                        0.07       8.42 f
  U640/Y (INVXLM)                          0.07       8.49 r
  U675/Y (AND2X1M)                         0.16       8.66 r
  U678/Y (AND2X1M)                         0.18       8.84 r
  U646/Y (NAND2BX2M)                       0.08       8.92 f
  U638/Y (CLKINVX2M)                       0.07       8.99 r
  U603/Y (NAND2X2M)                        0.09       9.08 f
  U602/Y (OR2X2M)                          0.21       9.29 f
  C2164/Y (OR2X2M)                         0.22       9.51 f
  U633/Y (NOR2X4M)                         0.13       9.64 r
  U629/Y (OR2X1M)                          0.16       9.80 r
  C2456/Y (AND2X2M)                        0.17       9.96 r
  C2477/Y (AND2X4M)                        0.18      10.15 r
  U618/Y (OR3X4M)                          0.33      10.48 r
  U353/Y (MX2X2M)                          0.17      10.66 r
  timer1count_reg_17_/D (DFFRQX1M)         0.00      10.66 r
  data arrival time                                  10.66

  clock pclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  timer1count_reg_17_/CK (DFFRQX1M)        0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                 -10.66
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: paddr[31] (input port clocked by pclk)
  Endpoint: timer1count_reg_14_
            (rising edge-triggered flip-flop clocked by pclk)
  Path Group: pclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock pclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  paddr[31] (in)                           0.00       5.70 f
  U610/Y (INVX4M)                          0.05       5.75 r
  U608/Y (NAND2X4M)                        0.07       5.81 f
  C2034/Y (OR2X4M)                         0.17       5.98 f
  C2035/Y (OR2X4M)                         0.17       6.14 f
  C2036/Y (OR2X4M)                         0.17       6.31 f
  C2037/Y (OR2X4M)                         0.17       6.48 f
  C2038/Y (OR2X4M)                         0.17       6.64 f
  C2039/Y (OR2X4M)                         0.18       6.82 f
  C2040/Y (OR2X8M)                         0.18       6.99 f
  C2041/Y (OR2X12M)                        0.16       7.16 f
  C2042/Y (OR2X12M)                        0.16       7.32 f
  C2043/Y (OR2X12M)                        0.16       7.48 f
  C2044/Y (OR2X4M)                         0.16       7.64 f
  C2045/Y (OR2X4M)                         0.17       7.81 f
  U676/Y (OR3X4M)                          0.22       8.02 f
  U641/Y (NOR3X8M)                         0.14       8.16 r
  U607/Y (NAND2BX4M)                       0.09       8.25 f
  U605/Y (NOR2X4M)                         0.11       8.35 r
  U604/Y (NAND2X2M)                        0.07       8.42 f
  U640/Y (INVXLM)                          0.07       8.49 r
  U675/Y (AND2X1M)                         0.16       8.66 r
  U678/Y (AND2X1M)                         0.18       8.84 r
  U646/Y (NAND2BX2M)                       0.08       8.92 f
  U638/Y (CLKINVX2M)                       0.07       8.99 r
  U603/Y (NAND2X2M)                        0.09       9.08 f
  U602/Y (OR2X2M)                          0.21       9.29 f
  C2164/Y (OR2X2M)                         0.22       9.51 f
  U633/Y (NOR2X4M)                         0.13       9.64 r
  U629/Y (OR2X1M)                          0.16       9.80 r
  C2456/Y (AND2X2M)                        0.17       9.96 r
  C2477/Y (AND2X4M)                        0.18      10.15 r
  U618/Y (OR3X4M)                          0.33      10.48 r
  U350/Y (MX2X2M)                          0.17      10.66 r
  timer1count_reg_14_/D (DFFRQX1M)         0.00      10.66 r
  data arrival time                                  10.66

  clock pclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  timer1count_reg_14_/CK (DFFRQX1M)        0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                 -10.66
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: paddr[31] (input port clocked by pclk)
  Endpoint: timer1count_reg_11_
            (rising edge-triggered flip-flop clocked by pclk)
  Path Group: pclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock pclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  paddr[31] (in)                           0.00       5.70 f
  U610/Y (INVX4M)                          0.05       5.75 r
  U608/Y (NAND2X4M)                        0.07       5.81 f
  C2034/Y (OR2X4M)                         0.17       5.98 f
  C2035/Y (OR2X4M)                         0.17       6.14 f
  C2036/Y (OR2X4M)                         0.17       6.31 f
  C2037/Y (OR2X4M)                         0.17       6.48 f
  C2038/Y (OR2X4M)                         0.17       6.64 f
  C2039/Y (OR2X4M)                         0.18       6.82 f
  C2040/Y (OR2X8M)                         0.18       6.99 f
  C2041/Y (OR2X12M)                        0.16       7.16 f
  C2042/Y (OR2X12M)                        0.16       7.32 f
  C2043/Y (OR2X12M)                        0.16       7.48 f
  C2044/Y (OR2X4M)                         0.16       7.64 f
  C2045/Y (OR2X4M)                         0.17       7.81 f
  U676/Y (OR3X4M)                          0.22       8.02 f
  U641/Y (NOR3X8M)                         0.14       8.16 r
  U607/Y (NAND2BX4M)                       0.09       8.25 f
  U605/Y (NOR2X4M)                         0.11       8.35 r
  U604/Y (NAND2X2M)                        0.07       8.42 f
  U640/Y (INVXLM)                          0.07       8.49 r
  U675/Y (AND2X1M)                         0.16       8.66 r
  U678/Y (AND2X1M)                         0.18       8.84 r
  U646/Y (NAND2BX2M)                       0.08       8.92 f
  U638/Y (CLKINVX2M)                       0.07       8.99 r
  U603/Y (NAND2X2M)                        0.09       9.08 f
  U602/Y (OR2X2M)                          0.21       9.29 f
  C2164/Y (OR2X2M)                         0.22       9.51 f
  U633/Y (NOR2X4M)                         0.13       9.64 r
  U629/Y (OR2X1M)                          0.16       9.80 r
  C2456/Y (AND2X2M)                        0.17       9.96 r
  C2477/Y (AND2X4M)                        0.18      10.15 r
  U618/Y (OR3X4M)                          0.33      10.48 r
  U347/Y (MX2X2M)                          0.17      10.66 r
  timer1count_reg_11_/D (DFFRQX1M)         0.00      10.66 r
  data arrival time                                  10.66

  clock pclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  timer1count_reg_11_/CK (DFFRQX1M)        0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                 -10.66
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: paddr[31] (input port clocked by pclk)
  Endpoint: timer1count_reg_8_
            (rising edge-triggered flip-flop clocked by pclk)
  Path Group: pclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock pclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  paddr[31] (in)                           0.00       5.70 f
  U610/Y (INVX4M)                          0.05       5.75 r
  U608/Y (NAND2X4M)                        0.07       5.81 f
  C2034/Y (OR2X4M)                         0.17       5.98 f
  C2035/Y (OR2X4M)                         0.17       6.14 f
  C2036/Y (OR2X4M)                         0.17       6.31 f
  C2037/Y (OR2X4M)                         0.17       6.48 f
  C2038/Y (OR2X4M)                         0.17       6.64 f
  C2039/Y (OR2X4M)                         0.18       6.82 f
  C2040/Y (OR2X8M)                         0.18       6.99 f
  C2041/Y (OR2X12M)                        0.16       7.16 f
  C2042/Y (OR2X12M)                        0.16       7.32 f
  C2043/Y (OR2X12M)                        0.16       7.48 f
  C2044/Y (OR2X4M)                         0.16       7.64 f
  C2045/Y (OR2X4M)                         0.17       7.81 f
  U676/Y (OR3X4M)                          0.22       8.02 f
  U641/Y (NOR3X8M)                         0.14       8.16 r
  U607/Y (NAND2BX4M)                       0.09       8.25 f
  U605/Y (NOR2X4M)                         0.11       8.35 r
  U604/Y (NAND2X2M)                        0.07       8.42 f
  U640/Y (INVXLM)                          0.07       8.49 r
  U675/Y (AND2X1M)                         0.16       8.66 r
  U678/Y (AND2X1M)                         0.18       8.84 r
  U646/Y (NAND2BX2M)                       0.08       8.92 f
  U638/Y (CLKINVX2M)                       0.07       8.99 r
  U603/Y (NAND2X2M)                        0.09       9.08 f
  U602/Y (OR2X2M)                          0.21       9.29 f
  C2164/Y (OR2X2M)                         0.22       9.51 f
  U633/Y (NOR2X4M)                         0.13       9.64 r
  U629/Y (OR2X1M)                          0.16       9.80 r
  C2456/Y (AND2X2M)                        0.17       9.96 r
  C2477/Y (AND2X4M)                        0.18      10.15 r
  U618/Y (OR3X4M)                          0.33      10.48 r
  U344/Y (MX2X2M)                          0.17      10.66 r
  timer1count_reg_8_/D (DFFRQX1M)          0.00      10.66 r
  data arrival time                                  10.66

  clock pclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  timer1count_reg_8_/CK (DFFRQX1M)         0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                 -10.66
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: paddr[31] (input port clocked by pclk)
  Endpoint: timer1count_reg_5_
            (rising edge-triggered flip-flop clocked by pclk)
  Path Group: pclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock pclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  paddr[31] (in)                           0.00       5.70 f
  U610/Y (INVX4M)                          0.05       5.75 r
  U608/Y (NAND2X4M)                        0.07       5.81 f
  C2034/Y (OR2X4M)                         0.17       5.98 f
  C2035/Y (OR2X4M)                         0.17       6.14 f
  C2036/Y (OR2X4M)                         0.17       6.31 f
  C2037/Y (OR2X4M)                         0.17       6.48 f
  C2038/Y (OR2X4M)                         0.17       6.64 f
  C2039/Y (OR2X4M)                         0.18       6.82 f
  C2040/Y (OR2X8M)                         0.18       6.99 f
  C2041/Y (OR2X12M)                        0.16       7.16 f
  C2042/Y (OR2X12M)                        0.16       7.32 f
  C2043/Y (OR2X12M)                        0.16       7.48 f
  C2044/Y (OR2X4M)                         0.16       7.64 f
  C2045/Y (OR2X4M)                         0.17       7.81 f
  U676/Y (OR3X4M)                          0.22       8.02 f
  U641/Y (NOR3X8M)                         0.14       8.16 r
  U607/Y (NAND2BX4M)                       0.09       8.25 f
  U605/Y (NOR2X4M)                         0.11       8.35 r
  U604/Y (NAND2X2M)                        0.07       8.42 f
  U640/Y (INVXLM)                          0.07       8.49 r
  U675/Y (AND2X1M)                         0.16       8.66 r
  U678/Y (AND2X1M)                         0.18       8.84 r
  U646/Y (NAND2BX2M)                       0.08       8.92 f
  U638/Y (CLKINVX2M)                       0.07       8.99 r
  U603/Y (NAND2X2M)                        0.09       9.08 f
  U602/Y (OR2X2M)                          0.21       9.29 f
  C2164/Y (OR2X2M)                         0.22       9.51 f
  U633/Y (NOR2X4M)                         0.13       9.64 r
  U629/Y (OR2X1M)                          0.16       9.80 r
  C2456/Y (AND2X2M)                        0.17       9.96 r
  C2477/Y (AND2X4M)                        0.18      10.15 r
  U618/Y (OR3X4M)                          0.33      10.48 r
  U341/Y (MX2X2M)                          0.17      10.66 r
  timer1count_reg_5_/D (DFFRQX1M)          0.00      10.66 r
  data arrival time                                  10.66

  clock pclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  timer1count_reg_5_/CK (DFFRQX1M)         0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                 -10.66
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: paddr[31] (input port clocked by pclk)
  Endpoint: timer1count_reg_2_
            (rising edge-triggered flip-flop clocked by pclk)
  Path Group: pclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock pclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  paddr[31] (in)                           0.00       5.70 f
  U610/Y (INVX4M)                          0.05       5.75 r
  U608/Y (NAND2X4M)                        0.07       5.81 f
  C2034/Y (OR2X4M)                         0.17       5.98 f
  C2035/Y (OR2X4M)                         0.17       6.14 f
  C2036/Y (OR2X4M)                         0.17       6.31 f
  C2037/Y (OR2X4M)                         0.17       6.48 f
  C2038/Y (OR2X4M)                         0.17       6.64 f
  C2039/Y (OR2X4M)                         0.18       6.82 f
  C2040/Y (OR2X8M)                         0.18       6.99 f
  C2041/Y (OR2X12M)                        0.16       7.16 f
  C2042/Y (OR2X12M)                        0.16       7.32 f
  C2043/Y (OR2X12M)                        0.16       7.48 f
  C2044/Y (OR2X4M)                         0.16       7.64 f
  C2045/Y (OR2X4M)                         0.17       7.81 f
  U676/Y (OR3X4M)                          0.22       8.02 f
  U641/Y (NOR3X8M)                         0.14       8.16 r
  U607/Y (NAND2BX4M)                       0.09       8.25 f
  U605/Y (NOR2X4M)                         0.11       8.35 r
  U604/Y (NAND2X2M)                        0.07       8.42 f
  U640/Y (INVXLM)                          0.07       8.49 r
  U675/Y (AND2X1M)                         0.16       8.66 r
  U678/Y (AND2X1M)                         0.18       8.84 r
  U646/Y (NAND2BX2M)                       0.08       8.92 f
  U638/Y (CLKINVX2M)                       0.07       8.99 r
  U603/Y (NAND2X2M)                        0.09       9.08 f
  U602/Y (OR2X2M)                          0.21       9.29 f
  C2164/Y (OR2X2M)                         0.22       9.51 f
  U633/Y (NOR2X4M)                         0.13       9.64 r
  U629/Y (OR2X1M)                          0.16       9.80 r
  C2456/Y (AND2X2M)                        0.17       9.96 r
  C2477/Y (AND2X4M)                        0.18      10.15 r
  U618/Y (OR3X4M)                          0.33      10.48 r
  U338/Y (MX2X2M)                          0.17      10.66 r
  timer1count_reg_2_/D (DFFRQX1M)          0.00      10.66 r
  data arrival time                                  10.66

  clock pclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  timer1count_reg_2_/CK (DFFRQX1M)         0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                 -10.66
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: paddr[31] (input port clocked by pclk)
  Endpoint: timer0count_reg_27_
            (rising edge-triggered flip-flop clocked by pclk)
  Path Group: pclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock pclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  paddr[31] (in)                           0.00       5.70 f
  U610/Y (INVX4M)                          0.05       5.75 r
  U608/Y (NAND2X4M)                        0.07       5.81 f
  C2034/Y (OR2X4M)                         0.17       5.98 f
  C2035/Y (OR2X4M)                         0.17       6.14 f
  C2036/Y (OR2X4M)                         0.17       6.31 f
  C2037/Y (OR2X4M)                         0.17       6.48 f
  C2038/Y (OR2X4M)                         0.17       6.64 f
  C2039/Y (OR2X4M)                         0.18       6.82 f
  C2040/Y (OR2X8M)                         0.18       6.99 f
  C2041/Y (OR2X12M)                        0.16       7.16 f
  C2042/Y (OR2X12M)                        0.16       7.32 f
  C2043/Y (OR2X12M)                        0.16       7.48 f
  C2044/Y (OR2X4M)                         0.16       7.64 f
  C2045/Y (OR2X4M)                         0.17       7.81 f
  U676/Y (OR3X4M)                          0.22       8.02 f
  U641/Y (NOR3X8M)                         0.14       8.16 r
  U607/Y (NAND2BX4M)                       0.09       8.25 f
  U605/Y (NOR2X4M)                         0.11       8.35 r
  U604/Y (NAND2X2M)                        0.07       8.42 f
  U640/Y (INVXLM)                          0.07       8.49 r
  U675/Y (AND2X1M)                         0.16       8.66 r
  U678/Y (AND2X1M)                         0.18       8.84 r
  U646/Y (NAND2BX2M)                       0.08       8.92 f
  U638/Y (CLKINVX2M)                       0.07       8.99 r
  U603/Y (NAND2X2M)                        0.09       9.08 f
  U637/Y (CLKINVX2M)                       0.07       9.14 r
  U636/Y (NAND2X2M)                        0.09       9.23 f
  C2062/Y (OR2X4M)                         0.19       9.42 f
  U601/Y (NOR2X2M)                         0.17       9.60 r
  U628/Y (NOR2X1M)                         0.11       9.71 f
  U626/Y (NOR2X2M)                         0.11       9.82 r
  U599/Y (CLKAND2X2M)                      0.28      10.10 r
  U657/Y (OR3X4M)                          0.38      10.48 r
  U293/Y (MX2X2M)                          0.18      10.65 r
  timer0count_reg_27_/D (DFFRQX1M)         0.00      10.65 r
  data arrival time                                  10.65

  clock pclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  timer0count_reg_27_/CK (DFFRQX1M)        0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                 -10.65
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: paddr[31] (input port clocked by pclk)
  Endpoint: timer0count_reg_24_
            (rising edge-triggered flip-flop clocked by pclk)
  Path Group: pclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock pclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  paddr[31] (in)                           0.00       5.70 f
  U610/Y (INVX4M)                          0.05       5.75 r
  U608/Y (NAND2X4M)                        0.07       5.81 f
  C2034/Y (OR2X4M)                         0.17       5.98 f
  C2035/Y (OR2X4M)                         0.17       6.14 f
  C2036/Y (OR2X4M)                         0.17       6.31 f
  C2037/Y (OR2X4M)                         0.17       6.48 f
  C2038/Y (OR2X4M)                         0.17       6.64 f
  C2039/Y (OR2X4M)                         0.18       6.82 f
  C2040/Y (OR2X8M)                         0.18       6.99 f
  C2041/Y (OR2X12M)                        0.16       7.16 f
  C2042/Y (OR2X12M)                        0.16       7.32 f
  C2043/Y (OR2X12M)                        0.16       7.48 f
  C2044/Y (OR2X4M)                         0.16       7.64 f
  C2045/Y (OR2X4M)                         0.17       7.81 f
  U676/Y (OR3X4M)                          0.22       8.02 f
  U641/Y (NOR3X8M)                         0.14       8.16 r
  U607/Y (NAND2BX4M)                       0.09       8.25 f
  U605/Y (NOR2X4M)                         0.11       8.35 r
  U604/Y (NAND2X2M)                        0.07       8.42 f
  U640/Y (INVXLM)                          0.07       8.49 r
  U675/Y (AND2X1M)                         0.16       8.66 r
  U678/Y (AND2X1M)                         0.18       8.84 r
  U646/Y (NAND2BX2M)                       0.08       8.92 f
  U638/Y (CLKINVX2M)                       0.07       8.99 r
  U603/Y (NAND2X2M)                        0.09       9.08 f
  U637/Y (CLKINVX2M)                       0.07       9.14 r
  U636/Y (NAND2X2M)                        0.09       9.23 f
  C2062/Y (OR2X4M)                         0.19       9.42 f
  U601/Y (NOR2X2M)                         0.17       9.60 r
  U628/Y (NOR2X1M)                         0.11       9.71 f
  U626/Y (NOR2X2M)                         0.11       9.82 r
  U599/Y (CLKAND2X2M)                      0.28      10.10 r
  U657/Y (OR3X4M)                          0.38      10.48 r
  U290/Y (MX2X2M)                          0.18      10.65 r
  timer0count_reg_24_/D (DFFRQX1M)         0.00      10.65 r
  data arrival time                                  10.65

  clock pclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  timer0count_reg_24_/CK (DFFRQX1M)        0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                 -10.65
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: paddr[31] (input port clocked by pclk)
  Endpoint: timer0count_reg_21_
            (rising edge-triggered flip-flop clocked by pclk)
  Path Group: pclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock pclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  paddr[31] (in)                           0.00       5.70 f
  U610/Y (INVX4M)                          0.05       5.75 r
  U608/Y (NAND2X4M)                        0.07       5.81 f
  C2034/Y (OR2X4M)                         0.17       5.98 f
  C2035/Y (OR2X4M)                         0.17       6.14 f
  C2036/Y (OR2X4M)                         0.17       6.31 f
  C2037/Y (OR2X4M)                         0.17       6.48 f
  C2038/Y (OR2X4M)                         0.17       6.64 f
  C2039/Y (OR2X4M)                         0.18       6.82 f
  C2040/Y (OR2X8M)                         0.18       6.99 f
  C2041/Y (OR2X12M)                        0.16       7.16 f
  C2042/Y (OR2X12M)                        0.16       7.32 f
  C2043/Y (OR2X12M)                        0.16       7.48 f
  C2044/Y (OR2X4M)                         0.16       7.64 f
  C2045/Y (OR2X4M)                         0.17       7.81 f
  U676/Y (OR3X4M)                          0.22       8.02 f
  U641/Y (NOR3X8M)                         0.14       8.16 r
  U607/Y (NAND2BX4M)                       0.09       8.25 f
  U605/Y (NOR2X4M)                         0.11       8.35 r
  U604/Y (NAND2X2M)                        0.07       8.42 f
  U640/Y (INVXLM)                          0.07       8.49 r
  U675/Y (AND2X1M)                         0.16       8.66 r
  U678/Y (AND2X1M)                         0.18       8.84 r
  U646/Y (NAND2BX2M)                       0.08       8.92 f
  U638/Y (CLKINVX2M)                       0.07       8.99 r
  U603/Y (NAND2X2M)                        0.09       9.08 f
  U637/Y (CLKINVX2M)                       0.07       9.14 r
  U636/Y (NAND2X2M)                        0.09       9.23 f
  C2062/Y (OR2X4M)                         0.19       9.42 f
  U601/Y (NOR2X2M)                         0.17       9.60 r
  U628/Y (NOR2X1M)                         0.11       9.71 f
  U626/Y (NOR2X2M)                         0.11       9.82 r
  U599/Y (CLKAND2X2M)                      0.28      10.10 r
  U657/Y (OR3X4M)                          0.38      10.48 r
  U287/Y (MX2X2M)                          0.18      10.65 r
  timer0count_reg_21_/D (DFFRQX1M)         0.00      10.65 r
  data arrival time                                  10.65

  clock pclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  timer0count_reg_21_/CK (DFFRQX1M)        0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                 -10.65
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: paddr[31] (input port clocked by pclk)
  Endpoint: timer0count_reg_15_
            (rising edge-triggered flip-flop clocked by pclk)
  Path Group: pclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock pclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  paddr[31] (in)                           0.00       5.70 f
  U610/Y (INVX4M)                          0.05       5.75 r
  U608/Y (NAND2X4M)                        0.07       5.81 f
  C2034/Y (OR2X4M)                         0.17       5.98 f
  C2035/Y (OR2X4M)                         0.17       6.14 f
  C2036/Y (OR2X4M)                         0.17       6.31 f
  C2037/Y (OR2X4M)                         0.17       6.48 f
  C2038/Y (OR2X4M)                         0.17       6.64 f
  C2039/Y (OR2X4M)                         0.18       6.82 f
  C2040/Y (OR2X8M)                         0.18       6.99 f
  C2041/Y (OR2X12M)                        0.16       7.16 f
  C2042/Y (OR2X12M)                        0.16       7.32 f
  C2043/Y (OR2X12M)                        0.16       7.48 f
  C2044/Y (OR2X4M)                         0.16       7.64 f
  C2045/Y (OR2X4M)                         0.17       7.81 f
  U676/Y (OR3X4M)                          0.22       8.02 f
  U641/Y (NOR3X8M)                         0.14       8.16 r
  U607/Y (NAND2BX4M)                       0.09       8.25 f
  U605/Y (NOR2X4M)                         0.11       8.35 r
  U604/Y (NAND2X2M)                        0.07       8.42 f
  U640/Y (INVXLM)                          0.07       8.49 r
  U675/Y (AND2X1M)                         0.16       8.66 r
  U678/Y (AND2X1M)                         0.18       8.84 r
  U646/Y (NAND2BX2M)                       0.08       8.92 f
  U638/Y (CLKINVX2M)                       0.07       8.99 r
  U603/Y (NAND2X2M)                        0.09       9.08 f
  U637/Y (CLKINVX2M)                       0.07       9.14 r
  U636/Y (NAND2X2M)                        0.09       9.23 f
  C2062/Y (OR2X4M)                         0.19       9.42 f
  U601/Y (NOR2X2M)                         0.17       9.60 r
  U628/Y (NOR2X1M)                         0.11       9.71 f
  U626/Y (NOR2X2M)                         0.11       9.82 r
  U599/Y (CLKAND2X2M)                      0.28      10.10 r
  U657/Y (OR3X4M)                          0.38      10.48 r
  U281/Y (MX2X2M)                          0.18      10.65 r
  timer0count_reg_15_/D (DFFRQX1M)         0.00      10.65 r
  data arrival time                                  10.65

  clock pclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  timer0count_reg_15_/CK (DFFRQX1M)        0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                 -10.65
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: paddr[31] (input port clocked by pclk)
  Endpoint: timer0count_reg_12_
            (rising edge-triggered flip-flop clocked by pclk)
  Path Group: pclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock pclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  paddr[31] (in)                           0.00       5.70 f
  U610/Y (INVX4M)                          0.05       5.75 r
  U608/Y (NAND2X4M)                        0.07       5.81 f
  C2034/Y (OR2X4M)                         0.17       5.98 f
  C2035/Y (OR2X4M)                         0.17       6.14 f
  C2036/Y (OR2X4M)                         0.17       6.31 f
  C2037/Y (OR2X4M)                         0.17       6.48 f
  C2038/Y (OR2X4M)                         0.17       6.64 f
  C2039/Y (OR2X4M)                         0.18       6.82 f
  C2040/Y (OR2X8M)                         0.18       6.99 f
  C2041/Y (OR2X12M)                        0.16       7.16 f
  C2042/Y (OR2X12M)                        0.16       7.32 f
  C2043/Y (OR2X12M)                        0.16       7.48 f
  C2044/Y (OR2X4M)                         0.16       7.64 f
  C2045/Y (OR2X4M)                         0.17       7.81 f
  U676/Y (OR3X4M)                          0.22       8.02 f
  U641/Y (NOR3X8M)                         0.14       8.16 r
  U607/Y (NAND2BX4M)                       0.09       8.25 f
  U605/Y (NOR2X4M)                         0.11       8.35 r
  U604/Y (NAND2X2M)                        0.07       8.42 f
  U640/Y (INVXLM)                          0.07       8.49 r
  U675/Y (AND2X1M)                         0.16       8.66 r
  U678/Y (AND2X1M)                         0.18       8.84 r
  U646/Y (NAND2BX2M)                       0.08       8.92 f
  U638/Y (CLKINVX2M)                       0.07       8.99 r
  U603/Y (NAND2X2M)                        0.09       9.08 f
  U637/Y (CLKINVX2M)                       0.07       9.14 r
  U636/Y (NAND2X2M)                        0.09       9.23 f
  C2062/Y (OR2X4M)                         0.19       9.42 f
  U601/Y (NOR2X2M)                         0.17       9.60 r
  U628/Y (NOR2X1M)                         0.11       9.71 f
  U626/Y (NOR2X2M)                         0.11       9.82 r
  U599/Y (CLKAND2X2M)                      0.28      10.10 r
  U657/Y (OR3X4M)                          0.38      10.48 r
  U278/Y (MX2X2M)                          0.18      10.65 r
  timer0count_reg_12_/D (DFFRQX1M)         0.00      10.65 r
  data arrival time                                  10.65

  clock pclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  timer0count_reg_12_/CK (DFFRQX1M)        0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                 -10.65
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: paddr[31] (input port clocked by pclk)
  Endpoint: timer0count_reg_9_
            (rising edge-triggered flip-flop clocked by pclk)
  Path Group: pclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock pclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  paddr[31] (in)                           0.00       5.70 f
  U610/Y (INVX4M)                          0.05       5.75 r
  U608/Y (NAND2X4M)                        0.07       5.81 f
  C2034/Y (OR2X4M)                         0.17       5.98 f
  C2035/Y (OR2X4M)                         0.17       6.14 f
  C2036/Y (OR2X4M)                         0.17       6.31 f
  C2037/Y (OR2X4M)                         0.17       6.48 f
  C2038/Y (OR2X4M)                         0.17       6.64 f
  C2039/Y (OR2X4M)                         0.18       6.82 f
  C2040/Y (OR2X8M)                         0.18       6.99 f
  C2041/Y (OR2X12M)                        0.16       7.16 f
  C2042/Y (OR2X12M)                        0.16       7.32 f
  C2043/Y (OR2X12M)                        0.16       7.48 f
  C2044/Y (OR2X4M)                         0.16       7.64 f
  C2045/Y (OR2X4M)                         0.17       7.81 f
  U676/Y (OR3X4M)                          0.22       8.02 f
  U641/Y (NOR3X8M)                         0.14       8.16 r
  U607/Y (NAND2BX4M)                       0.09       8.25 f
  U605/Y (NOR2X4M)                         0.11       8.35 r
  U604/Y (NAND2X2M)                        0.07       8.42 f
  U640/Y (INVXLM)                          0.07       8.49 r
  U675/Y (AND2X1M)                         0.16       8.66 r
  U678/Y (AND2X1M)                         0.18       8.84 r
  U646/Y (NAND2BX2M)                       0.08       8.92 f
  U638/Y (CLKINVX2M)                       0.07       8.99 r
  U603/Y (NAND2X2M)                        0.09       9.08 f
  U637/Y (CLKINVX2M)                       0.07       9.14 r
  U636/Y (NAND2X2M)                        0.09       9.23 f
  C2062/Y (OR2X4M)                         0.19       9.42 f
  U601/Y (NOR2X2M)                         0.17       9.60 r
  U628/Y (NOR2X1M)                         0.11       9.71 f
  U626/Y (NOR2X2M)                         0.11       9.82 r
  U599/Y (CLKAND2X2M)                      0.28      10.10 r
  U657/Y (OR3X4M)                          0.38      10.48 r
  U275/Y (MX2X2M)                          0.18      10.65 r
  timer0count_reg_9_/D (DFFRQX1M)          0.00      10.65 r
  data arrival time                                  10.65

  clock pclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  timer0count_reg_9_/CK (DFFRQX1M)         0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                 -10.65
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: paddr[31] (input port clocked by pclk)
  Endpoint: timer0count_reg_6_
            (rising edge-triggered flip-flop clocked by pclk)
  Path Group: pclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock pclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  paddr[31] (in)                           0.00       5.70 f
  U610/Y (INVX4M)                          0.05       5.75 r
  U608/Y (NAND2X4M)                        0.07       5.81 f
  C2034/Y (OR2X4M)                         0.17       5.98 f
  C2035/Y (OR2X4M)                         0.17       6.14 f
  C2036/Y (OR2X4M)                         0.17       6.31 f
  C2037/Y (OR2X4M)                         0.17       6.48 f
  C2038/Y (OR2X4M)                         0.17       6.64 f
  C2039/Y (OR2X4M)                         0.18       6.82 f
  C2040/Y (OR2X8M)                         0.18       6.99 f
  C2041/Y (OR2X12M)                        0.16       7.16 f
  C2042/Y (OR2X12M)                        0.16       7.32 f
  C2043/Y (OR2X12M)                        0.16       7.48 f
  C2044/Y (OR2X4M)                         0.16       7.64 f
  C2045/Y (OR2X4M)                         0.17       7.81 f
  U676/Y (OR3X4M)                          0.22       8.02 f
  U641/Y (NOR3X8M)                         0.14       8.16 r
  U607/Y (NAND2BX4M)                       0.09       8.25 f
  U605/Y (NOR2X4M)                         0.11       8.35 r
  U604/Y (NAND2X2M)                        0.07       8.42 f
  U640/Y (INVXLM)                          0.07       8.49 r
  U675/Y (AND2X1M)                         0.16       8.66 r
  U678/Y (AND2X1M)                         0.18       8.84 r
  U646/Y (NAND2BX2M)                       0.08       8.92 f
  U638/Y (CLKINVX2M)                       0.07       8.99 r
  U603/Y (NAND2X2M)                        0.09       9.08 f
  U637/Y (CLKINVX2M)                       0.07       9.14 r
  U636/Y (NAND2X2M)                        0.09       9.23 f
  C2062/Y (OR2X4M)                         0.19       9.42 f
  U601/Y (NOR2X2M)                         0.17       9.60 r
  U628/Y (NOR2X1M)                         0.11       9.71 f
  U626/Y (NOR2X2M)                         0.11       9.82 r
  U599/Y (CLKAND2X2M)                      0.28      10.10 r
  U657/Y (OR3X4M)                          0.38      10.48 r
  U272/Y (MX2X2M)                          0.18      10.65 r
  timer0count_reg_6_/D (DFFRQX1M)          0.00      10.65 r
  data arrival time                                  10.65

  clock pclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  timer0count_reg_6_/CK (DFFRQX1M)         0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                 -10.65
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: paddr[31] (input port clocked by pclk)
  Endpoint: timer0count_reg_4_
            (rising edge-triggered flip-flop clocked by pclk)
  Path Group: pclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock pclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  paddr[31] (in)                           0.00       5.70 f
  U610/Y (INVX4M)                          0.05       5.75 r
  U608/Y (NAND2X4M)                        0.07       5.81 f
  C2034/Y (OR2X4M)                         0.17       5.98 f
  C2035/Y (OR2X4M)                         0.17       6.14 f
  C2036/Y (OR2X4M)                         0.17       6.31 f
  C2037/Y (OR2X4M)                         0.17       6.48 f
  C2038/Y (OR2X4M)                         0.17       6.64 f
  C2039/Y (OR2X4M)                         0.18       6.82 f
  C2040/Y (OR2X8M)                         0.18       6.99 f
  C2041/Y (OR2X12M)                        0.16       7.16 f
  C2042/Y (OR2X12M)                        0.16       7.32 f
  C2043/Y (OR2X12M)                        0.16       7.48 f
  C2044/Y (OR2X4M)                         0.16       7.64 f
  C2045/Y (OR2X4M)                         0.17       7.81 f
  U676/Y (OR3X4M)                          0.22       8.02 f
  U641/Y (NOR3X8M)                         0.14       8.16 r
  U607/Y (NAND2BX4M)                       0.09       8.25 f
  U605/Y (NOR2X4M)                         0.11       8.35 r
  U604/Y (NAND2X2M)                        0.07       8.42 f
  U640/Y (INVXLM)                          0.07       8.49 r
  U675/Y (AND2X1M)                         0.16       8.66 r
  U678/Y (AND2X1M)                         0.18       8.84 r
  U646/Y (NAND2BX2M)                       0.08       8.92 f
  U638/Y (CLKINVX2M)                       0.07       8.99 r
  U603/Y (NAND2X2M)                        0.09       9.08 f
  U637/Y (CLKINVX2M)                       0.07       9.14 r
  U636/Y (NAND2X2M)                        0.09       9.23 f
  C2062/Y (OR2X4M)                         0.19       9.42 f
  U601/Y (NOR2X2M)                         0.17       9.60 r
  U628/Y (NOR2X1M)                         0.11       9.71 f
  U626/Y (NOR2X2M)                         0.11       9.82 r
  U599/Y (CLKAND2X2M)                      0.28      10.10 r
  U657/Y (OR3X4M)                          0.38      10.48 r
  U270/Y (MX2X2M)                          0.18      10.65 r
  timer0count_reg_4_/D (DFFRQX1M)          0.00      10.65 r
  data arrival time                                  10.65

  clock pclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  timer0count_reg_4_/CK (DFFRQX1M)         0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                 -10.65
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: paddr[31] (input port clocked by pclk)
  Endpoint: timer0count_reg_2_
            (rising edge-triggered flip-flop clocked by pclk)
  Path Group: pclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock pclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  paddr[31] (in)                           0.00       5.70 f
  U610/Y (INVX4M)                          0.05       5.75 r
  U608/Y (NAND2X4M)                        0.07       5.81 f
  C2034/Y (OR2X4M)                         0.17       5.98 f
  C2035/Y (OR2X4M)                         0.17       6.14 f
  C2036/Y (OR2X4M)                         0.17       6.31 f
  C2037/Y (OR2X4M)                         0.17       6.48 f
  C2038/Y (OR2X4M)                         0.17       6.64 f
  C2039/Y (OR2X4M)                         0.18       6.82 f
  C2040/Y (OR2X8M)                         0.18       6.99 f
  C2041/Y (OR2X12M)                        0.16       7.16 f
  C2042/Y (OR2X12M)                        0.16       7.32 f
  C2043/Y (OR2X12M)                        0.16       7.48 f
  C2044/Y (OR2X4M)                         0.16       7.64 f
  C2045/Y (OR2X4M)                         0.17       7.81 f
  U676/Y (OR3X4M)                          0.22       8.02 f
  U641/Y (NOR3X8M)                         0.14       8.16 r
  U607/Y (NAND2BX4M)                       0.09       8.25 f
  U605/Y (NOR2X4M)                         0.11       8.35 r
  U604/Y (NAND2X2M)                        0.07       8.42 f
  U640/Y (INVXLM)                          0.07       8.49 r
  U675/Y (AND2X1M)                         0.16       8.66 r
  U678/Y (AND2X1M)                         0.18       8.84 r
  U646/Y (NAND2BX2M)                       0.08       8.92 f
  U638/Y (CLKINVX2M)                       0.07       8.99 r
  U603/Y (NAND2X2M)                        0.09       9.08 f
  U637/Y (CLKINVX2M)                       0.07       9.14 r
  U636/Y (NAND2X2M)                        0.09       9.23 f
  C2062/Y (OR2X4M)                         0.19       9.42 f
  U601/Y (NOR2X2M)                         0.17       9.60 r
  U628/Y (NOR2X1M)                         0.11       9.71 f
  U626/Y (NOR2X2M)                         0.11       9.82 r
  U599/Y (CLKAND2X2M)                      0.28      10.10 r
  U657/Y (OR3X4M)                          0.38      10.48 r
  U268/Y (MX2X2M)                          0.18      10.65 r
  timer0count_reg_2_/D (DFFRQX1M)          0.00      10.65 r
  data arrival time                                  10.65

  clock pclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  timer0count_reg_2_/CK (DFFRQX1M)         0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                 -10.65
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: paddr[31] (input port clocked by pclk)
  Endpoint: timer0count_reg_0_
            (rising edge-triggered flip-flop clocked by pclk)
  Path Group: pclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock pclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  paddr[31] (in)                           0.00       5.70 f
  U610/Y (INVX4M)                          0.05       5.75 r
  U608/Y (NAND2X4M)                        0.07       5.81 f
  C2034/Y (OR2X4M)                         0.17       5.98 f
  C2035/Y (OR2X4M)                         0.17       6.14 f
  C2036/Y (OR2X4M)                         0.17       6.31 f
  C2037/Y (OR2X4M)                         0.17       6.48 f
  C2038/Y (OR2X4M)                         0.17       6.64 f
  C2039/Y (OR2X4M)                         0.18       6.82 f
  C2040/Y (OR2X8M)                         0.18       6.99 f
  C2041/Y (OR2X12M)                        0.16       7.16 f
  C2042/Y (OR2X12M)                        0.16       7.32 f
  C2043/Y (OR2X12M)                        0.16       7.48 f
  C2044/Y (OR2X4M)                         0.16       7.64 f
  C2045/Y (OR2X4M)                         0.17       7.81 f
  U676/Y (OR3X4M)                          0.22       8.02 f
  U641/Y (NOR3X8M)                         0.14       8.16 r
  U607/Y (NAND2BX4M)                       0.09       8.25 f
  U605/Y (NOR2X4M)                         0.11       8.35 r
  U604/Y (NAND2X2M)                        0.07       8.42 f
  U640/Y (INVXLM)                          0.07       8.49 r
  U675/Y (AND2X1M)                         0.16       8.66 r
  U678/Y (AND2X1M)                         0.18       8.84 r
  U646/Y (NAND2BX2M)                       0.08       8.92 f
  U638/Y (CLKINVX2M)                       0.07       8.99 r
  U603/Y (NAND2X2M)                        0.09       9.08 f
  U637/Y (CLKINVX2M)                       0.07       9.14 r
  U636/Y (NAND2X2M)                        0.09       9.23 f
  C2062/Y (OR2X4M)                         0.19       9.42 f
  U601/Y (NOR2X2M)                         0.17       9.60 r
  U628/Y (NOR2X1M)                         0.11       9.71 f
  U626/Y (NOR2X2M)                         0.11       9.82 r
  U599/Y (CLKAND2X2M)                      0.28      10.10 r
  U657/Y (OR3X4M)                          0.38      10.48 r
  U267/Y (MX2X2M)                          0.18      10.65 r
  timer0count_reg_0_/D (DFFRQX1M)          0.00      10.65 r
  data arrival time                                  10.65

  clock pclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  timer0count_reg_0_/CK (DFFRQX1M)         0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                 -10.65
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: paddr[31] (input port clocked by pclk)
  Endpoint: timer0count_reg_30_
            (rising edge-triggered flip-flop clocked by pclk)
  Path Group: pclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock pclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  paddr[31] (in)                           0.00       5.70 f
  U610/Y (INVX4M)                          0.05       5.75 r
  U608/Y (NAND2X4M)                        0.07       5.81 f
  C2034/Y (OR2X4M)                         0.17       5.98 f
  C2035/Y (OR2X4M)                         0.17       6.14 f
  C2036/Y (OR2X4M)                         0.17       6.31 f
  C2037/Y (OR2X4M)                         0.17       6.48 f
  C2038/Y (OR2X4M)                         0.17       6.64 f
  C2039/Y (OR2X4M)                         0.18       6.82 f
  C2040/Y (OR2X8M)                         0.18       6.99 f
  C2041/Y (OR2X12M)                        0.16       7.16 f
  C2042/Y (OR2X12M)                        0.16       7.32 f
  C2043/Y (OR2X12M)                        0.16       7.48 f
  C2044/Y (OR2X4M)                         0.16       7.64 f
  C2045/Y (OR2X4M)                         0.17       7.81 f
  U676/Y (OR3X4M)                          0.22       8.02 f
  U641/Y (NOR3X8M)                         0.14       8.16 r
  U607/Y (NAND2BX4M)                       0.09       8.25 f
  U605/Y (NOR2X4M)                         0.11       8.35 r
  U604/Y (NAND2X2M)                        0.07       8.42 f
  U640/Y (INVXLM)                          0.07       8.49 r
  U675/Y (AND2X1M)                         0.16       8.66 r
  U678/Y (AND2X1M)                         0.18       8.84 r
  U646/Y (NAND2BX2M)                       0.08       8.92 f
  U638/Y (CLKINVX2M)                       0.07       8.99 r
  U603/Y (NAND2X2M)                        0.09       9.08 f
  U637/Y (CLKINVX2M)                       0.07       9.14 r
  U636/Y (NAND2X2M)                        0.09       9.23 f
  C2062/Y (OR2X4M)                         0.19       9.42 f
  U601/Y (NOR2X2M)                         0.17       9.60 r
  U628/Y (NOR2X1M)                         0.11       9.71 f
  U626/Y (NOR2X2M)                         0.11       9.82 r
  U599/Y (CLKAND2X2M)                      0.28      10.10 r
  U657/Y (OR3X4M)                          0.38      10.48 r
  U296/Y (MX2X2M)                          0.18      10.65 r
  timer0count_reg_30_/D (DFFRQX1M)         0.00      10.65 r
  data arrival time                                  10.65

  clock pclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  timer0count_reg_30_/CK (DFFRQX1M)        0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                 -10.65
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: paddr[31] (input port clocked by pclk)
  Endpoint: timer0status_reg_31_
            (rising edge-triggered flip-flop clocked by pclk)
  Path Group: pclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock pclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  paddr[31] (in)                           0.00       5.70 f
  U610/Y (INVX4M)                          0.05       5.75 r
  U608/Y (NAND2X4M)                        0.07       5.81 f
  C2034/Y (OR2X4M)                         0.17       5.98 f
  C2035/Y (OR2X4M)                         0.17       6.14 f
  C2036/Y (OR2X4M)                         0.17       6.31 f
  C2037/Y (OR2X4M)                         0.17       6.48 f
  C2038/Y (OR2X4M)                         0.17       6.64 f
  C2039/Y (OR2X4M)                         0.18       6.82 f
  C2040/Y (OR2X8M)                         0.18       6.99 f
  C2041/Y (OR2X12M)                        0.16       7.16 f
  C2042/Y (OR2X12M)                        0.16       7.32 f
  C2043/Y (OR2X12M)                        0.16       7.48 f
  C2044/Y (OR2X4M)                         0.16       7.64 f
  C2045/Y (OR2X4M)                         0.17       7.81 f
  U676/Y (OR3X4M)                          0.22       8.02 f
  U641/Y (NOR3X8M)                         0.14       8.16 r
  U607/Y (NAND2BX4M)                       0.09       8.25 f
  U605/Y (NOR2X4M)                         0.11       8.35 r
  U604/Y (NAND2X2M)                        0.07       8.42 f
  U640/Y (INVXLM)                          0.07       8.49 r
  U675/Y (AND2X1M)                         0.16       8.66 r
  U678/Y (AND2X1M)                         0.18       8.84 r
  U646/Y (NAND2BX2M)                       0.08       8.92 f
  U638/Y (CLKINVX2M)                       0.07       8.99 r
  U603/Y (NAND2X2M)                        0.09       9.08 f
  U637/Y (CLKINVX2M)                       0.07       9.14 r
  U636/Y (NAND2X2M)                        0.09       9.23 f
  C2062/Y (OR2X4M)                         0.19       9.42 f
  U601/Y (NOR2X2M)                         0.17       9.60 r
  U624/Y (NOR2X1M)                         0.12       9.72 f
  U600/Y (AOI2BB1X2M)                      0.29      10.00 f
  U613/Y (CLKAND2X4M)                      0.35      10.36 f
  U264/Y (MX2X2M)                          0.30      10.65 r
  timer0status_reg_31_/D (DFFRQX1M)        0.00      10.65 r
  data arrival time                                  10.65

  clock pclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  timer0status_reg_31_/CK (DFFRQX1M)       0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                 -10.65
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: paddr[31] (input port clocked by pclk)
  Endpoint: timer0status_reg_30_
            (rising edge-triggered flip-flop clocked by pclk)
  Path Group: pclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock pclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  paddr[31] (in)                           0.00       5.70 f
  U610/Y (INVX4M)                          0.05       5.75 r
  U608/Y (NAND2X4M)                        0.07       5.81 f
  C2034/Y (OR2X4M)                         0.17       5.98 f
  C2035/Y (OR2X4M)                         0.17       6.14 f
  C2036/Y (OR2X4M)                         0.17       6.31 f
  C2037/Y (OR2X4M)                         0.17       6.48 f
  C2038/Y (OR2X4M)                         0.17       6.64 f
  C2039/Y (OR2X4M)                         0.18       6.82 f
  C2040/Y (OR2X8M)                         0.18       6.99 f
  C2041/Y (OR2X12M)                        0.16       7.16 f
  C2042/Y (OR2X12M)                        0.16       7.32 f
  C2043/Y (OR2X12M)                        0.16       7.48 f
  C2044/Y (OR2X4M)                         0.16       7.64 f
  C2045/Y (OR2X4M)                         0.17       7.81 f
  U676/Y (OR3X4M)                          0.22       8.02 f
  U641/Y (NOR3X8M)                         0.14       8.16 r
  U607/Y (NAND2BX4M)                       0.09       8.25 f
  U605/Y (NOR2X4M)                         0.11       8.35 r
  U604/Y (NAND2X2M)                        0.07       8.42 f
  U640/Y (INVXLM)                          0.07       8.49 r
  U675/Y (AND2X1M)                         0.16       8.66 r
  U678/Y (AND2X1M)                         0.18       8.84 r
  U646/Y (NAND2BX2M)                       0.08       8.92 f
  U638/Y (CLKINVX2M)                       0.07       8.99 r
  U603/Y (NAND2X2M)                        0.09       9.08 f
  U637/Y (CLKINVX2M)                       0.07       9.14 r
  U636/Y (NAND2X2M)                        0.09       9.23 f
  C2062/Y (OR2X4M)                         0.19       9.42 f
  U601/Y (NOR2X2M)                         0.17       9.60 r
  U624/Y (NOR2X1M)                         0.12       9.72 f
  U600/Y (AOI2BB1X2M)                      0.29      10.00 f
  U613/Y (CLKAND2X4M)                      0.35      10.36 f
  U325/Y (MX2X2M)                          0.30      10.65 r
  timer0status_reg_30_/D (DFFRQX1M)        0.00      10.65 r
  data arrival time                                  10.65

  clock pclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  timer0status_reg_30_/CK (DFFRQX1M)       0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                 -10.65
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: paddr[31] (input port clocked by pclk)
  Endpoint: timer0status_reg_27_
            (rising edge-triggered flip-flop clocked by pclk)
  Path Group: pclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock pclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  paddr[31] (in)                           0.00       5.70 f
  U610/Y (INVX4M)                          0.05       5.75 r
  U608/Y (NAND2X4M)                        0.07       5.81 f
  C2034/Y (OR2X4M)                         0.17       5.98 f
  C2035/Y (OR2X4M)                         0.17       6.14 f
  C2036/Y (OR2X4M)                         0.17       6.31 f
  C2037/Y (OR2X4M)                         0.17       6.48 f
  C2038/Y (OR2X4M)                         0.17       6.64 f
  C2039/Y (OR2X4M)                         0.18       6.82 f
  C2040/Y (OR2X8M)                         0.18       6.99 f
  C2041/Y (OR2X12M)                        0.16       7.16 f
  C2042/Y (OR2X12M)                        0.16       7.32 f
  C2043/Y (OR2X12M)                        0.16       7.48 f
  C2044/Y (OR2X4M)                         0.16       7.64 f
  C2045/Y (OR2X4M)                         0.17       7.81 f
  U676/Y (OR3X4M)                          0.22       8.02 f
  U641/Y (NOR3X8M)                         0.14       8.16 r
  U607/Y (NAND2BX4M)                       0.09       8.25 f
  U605/Y (NOR2X4M)                         0.11       8.35 r
  U604/Y (NAND2X2M)                        0.07       8.42 f
  U640/Y (INVXLM)                          0.07       8.49 r
  U675/Y (AND2X1M)                         0.16       8.66 r
  U678/Y (AND2X1M)                         0.18       8.84 r
  U646/Y (NAND2BX2M)                       0.08       8.92 f
  U638/Y (CLKINVX2M)                       0.07       8.99 r
  U603/Y (NAND2X2M)                        0.09       9.08 f
  U637/Y (CLKINVX2M)                       0.07       9.14 r
  U636/Y (NAND2X2M)                        0.09       9.23 f
  C2062/Y (OR2X4M)                         0.19       9.42 f
  U601/Y (NOR2X2M)                         0.17       9.60 r
  U624/Y (NOR2X1M)                         0.12       9.72 f
  U600/Y (AOI2BB1X2M)                      0.29      10.00 f
  U613/Y (CLKAND2X4M)                      0.35      10.36 f
  U322/Y (MX2X2M)                          0.30      10.65 r
  timer0status_reg_27_/D (DFFRQX1M)        0.00      10.65 r
  data arrival time                                  10.65

  clock pclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  timer0status_reg_27_/CK (DFFRQX1M)       0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                 -10.65
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: paddr[31] (input port clocked by pclk)
  Endpoint: timer0status_reg_24_
            (rising edge-triggered flip-flop clocked by pclk)
  Path Group: pclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock pclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  paddr[31] (in)                           0.00       5.70 f
  U610/Y (INVX4M)                          0.05       5.75 r
  U608/Y (NAND2X4M)                        0.07       5.81 f
  C2034/Y (OR2X4M)                         0.17       5.98 f
  C2035/Y (OR2X4M)                         0.17       6.14 f
  C2036/Y (OR2X4M)                         0.17       6.31 f
  C2037/Y (OR2X4M)                         0.17       6.48 f
  C2038/Y (OR2X4M)                         0.17       6.64 f
  C2039/Y (OR2X4M)                         0.18       6.82 f
  C2040/Y (OR2X8M)                         0.18       6.99 f
  C2041/Y (OR2X12M)                        0.16       7.16 f
  C2042/Y (OR2X12M)                        0.16       7.32 f
  C2043/Y (OR2X12M)                        0.16       7.48 f
  C2044/Y (OR2X4M)                         0.16       7.64 f
  C2045/Y (OR2X4M)                         0.17       7.81 f
  U676/Y (OR3X4M)                          0.22       8.02 f
  U641/Y (NOR3X8M)                         0.14       8.16 r
  U607/Y (NAND2BX4M)                       0.09       8.25 f
  U605/Y (NOR2X4M)                         0.11       8.35 r
  U604/Y (NAND2X2M)                        0.07       8.42 f
  U640/Y (INVXLM)                          0.07       8.49 r
  U675/Y (AND2X1M)                         0.16       8.66 r
  U678/Y (AND2X1M)                         0.18       8.84 r
  U646/Y (NAND2BX2M)                       0.08       8.92 f
  U638/Y (CLKINVX2M)                       0.07       8.99 r
  U603/Y (NAND2X2M)                        0.09       9.08 f
  U637/Y (CLKINVX2M)                       0.07       9.14 r
  U636/Y (NAND2X2M)                        0.09       9.23 f
  C2062/Y (OR2X4M)                         0.19       9.42 f
  U601/Y (NOR2X2M)                         0.17       9.60 r
  U624/Y (NOR2X1M)                         0.12       9.72 f
  U600/Y (AOI2BB1X2M)                      0.29      10.00 f
  U613/Y (CLKAND2X4M)                      0.35      10.36 f
  U319/Y (MX2X2M)                          0.30      10.65 r
  timer0status_reg_24_/D (DFFRQX1M)        0.00      10.65 r
  data arrival time                                  10.65

  clock pclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  timer0status_reg_24_/CK (DFFRQX1M)       0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                 -10.65
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: paddr[31] (input port clocked by pclk)
  Endpoint: timer0status_reg_21_
            (rising edge-triggered flip-flop clocked by pclk)
  Path Group: pclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock pclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  paddr[31] (in)                           0.00       5.70 f
  U610/Y (INVX4M)                          0.05       5.75 r
  U608/Y (NAND2X4M)                        0.07       5.81 f
  C2034/Y (OR2X4M)                         0.17       5.98 f
  C2035/Y (OR2X4M)                         0.17       6.14 f
  C2036/Y (OR2X4M)                         0.17       6.31 f
  C2037/Y (OR2X4M)                         0.17       6.48 f
  C2038/Y (OR2X4M)                         0.17       6.64 f
  C2039/Y (OR2X4M)                         0.18       6.82 f
  C2040/Y (OR2X8M)                         0.18       6.99 f
  C2041/Y (OR2X12M)                        0.16       7.16 f
  C2042/Y (OR2X12M)                        0.16       7.32 f
  C2043/Y (OR2X12M)                        0.16       7.48 f
  C2044/Y (OR2X4M)                         0.16       7.64 f
  C2045/Y (OR2X4M)                         0.17       7.81 f
  U676/Y (OR3X4M)                          0.22       8.02 f
  U641/Y (NOR3X8M)                         0.14       8.16 r
  U607/Y (NAND2BX4M)                       0.09       8.25 f
  U605/Y (NOR2X4M)                         0.11       8.35 r
  U604/Y (NAND2X2M)                        0.07       8.42 f
  U640/Y (INVXLM)                          0.07       8.49 r
  U675/Y (AND2X1M)                         0.16       8.66 r
  U678/Y (AND2X1M)                         0.18       8.84 r
  U646/Y (NAND2BX2M)                       0.08       8.92 f
  U638/Y (CLKINVX2M)                       0.07       8.99 r
  U603/Y (NAND2X2M)                        0.09       9.08 f
  U637/Y (CLKINVX2M)                       0.07       9.14 r
  U636/Y (NAND2X2M)                        0.09       9.23 f
  C2062/Y (OR2X4M)                         0.19       9.42 f
  U601/Y (NOR2X2M)                         0.17       9.60 r
  U624/Y (NOR2X1M)                         0.12       9.72 f
  U600/Y (AOI2BB1X2M)                      0.29      10.00 f
  U613/Y (CLKAND2X4M)                      0.35      10.36 f
  U316/Y (MX2X2M)                          0.30      10.65 r
  timer0status_reg_21_/D (DFFRQX1M)        0.00      10.65 r
  data arrival time                                  10.65

  clock pclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  timer0status_reg_21_/CK (DFFRQX1M)       0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                 -10.65
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: paddr[31] (input port clocked by pclk)
  Endpoint: timer0status_reg_18_
            (rising edge-triggered flip-flop clocked by pclk)
  Path Group: pclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock pclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  paddr[31] (in)                           0.00       5.70 f
  U610/Y (INVX4M)                          0.05       5.75 r
  U608/Y (NAND2X4M)                        0.07       5.81 f
  C2034/Y (OR2X4M)                         0.17       5.98 f
  C2035/Y (OR2X4M)                         0.17       6.14 f
  C2036/Y (OR2X4M)                         0.17       6.31 f
  C2037/Y (OR2X4M)                         0.17       6.48 f
  C2038/Y (OR2X4M)                         0.17       6.64 f
  C2039/Y (OR2X4M)                         0.18       6.82 f
  C2040/Y (OR2X8M)                         0.18       6.99 f
  C2041/Y (OR2X12M)                        0.16       7.16 f
  C2042/Y (OR2X12M)                        0.16       7.32 f
  C2043/Y (OR2X12M)                        0.16       7.48 f
  C2044/Y (OR2X4M)                         0.16       7.64 f
  C2045/Y (OR2X4M)                         0.17       7.81 f
  U676/Y (OR3X4M)                          0.22       8.02 f
  U641/Y (NOR3X8M)                         0.14       8.16 r
  U607/Y (NAND2BX4M)                       0.09       8.25 f
  U605/Y (NOR2X4M)                         0.11       8.35 r
  U604/Y (NAND2X2M)                        0.07       8.42 f
  U640/Y (INVXLM)                          0.07       8.49 r
  U675/Y (AND2X1M)                         0.16       8.66 r
  U678/Y (AND2X1M)                         0.18       8.84 r
  U646/Y (NAND2BX2M)                       0.08       8.92 f
  U638/Y (CLKINVX2M)                       0.07       8.99 r
  U603/Y (NAND2X2M)                        0.09       9.08 f
  U637/Y (CLKINVX2M)                       0.07       9.14 r
  U636/Y (NAND2X2M)                        0.09       9.23 f
  C2062/Y (OR2X4M)                         0.19       9.42 f
  U601/Y (NOR2X2M)                         0.17       9.60 r
  U624/Y (NOR2X1M)                         0.12       9.72 f
  U600/Y (AOI2BB1X2M)                      0.29      10.00 f
  U613/Y (CLKAND2X4M)                      0.35      10.36 f
  U313/Y (MX2X2M)                          0.30      10.65 r
  timer0status_reg_18_/D (DFFRQX1M)        0.00      10.65 r
  data arrival time                                  10.65

  clock pclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  timer0status_reg_18_/CK (DFFRQX1M)       0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                 -10.65
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: paddr[31] (input port clocked by pclk)
  Endpoint: timer0status_reg_15_
            (rising edge-triggered flip-flop clocked by pclk)
  Path Group: pclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock pclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  paddr[31] (in)                           0.00       5.70 f
  U610/Y (INVX4M)                          0.05       5.75 r
  U608/Y (NAND2X4M)                        0.07       5.81 f
  C2034/Y (OR2X4M)                         0.17       5.98 f
  C2035/Y (OR2X4M)                         0.17       6.14 f
  C2036/Y (OR2X4M)                         0.17       6.31 f
  C2037/Y (OR2X4M)                         0.17       6.48 f
  C2038/Y (OR2X4M)                         0.17       6.64 f
  C2039/Y (OR2X4M)                         0.18       6.82 f
  C2040/Y (OR2X8M)                         0.18       6.99 f
  C2041/Y (OR2X12M)                        0.16       7.16 f
  C2042/Y (OR2X12M)                        0.16       7.32 f
  C2043/Y (OR2X12M)                        0.16       7.48 f
  C2044/Y (OR2X4M)                         0.16       7.64 f
  C2045/Y (OR2X4M)                         0.17       7.81 f
  U676/Y (OR3X4M)                          0.22       8.02 f
  U641/Y (NOR3X8M)                         0.14       8.16 r
  U607/Y (NAND2BX4M)                       0.09       8.25 f
  U605/Y (NOR2X4M)                         0.11       8.35 r
  U604/Y (NAND2X2M)                        0.07       8.42 f
  U640/Y (INVXLM)                          0.07       8.49 r
  U675/Y (AND2X1M)                         0.16       8.66 r
  U678/Y (AND2X1M)                         0.18       8.84 r
  U646/Y (NAND2BX2M)                       0.08       8.92 f
  U638/Y (CLKINVX2M)                       0.07       8.99 r
  U603/Y (NAND2X2M)                        0.09       9.08 f
  U637/Y (CLKINVX2M)                       0.07       9.14 r
  U636/Y (NAND2X2M)                        0.09       9.23 f
  C2062/Y (OR2X4M)                         0.19       9.42 f
  U601/Y (NOR2X2M)                         0.17       9.60 r
  U624/Y (NOR2X1M)                         0.12       9.72 f
  U600/Y (AOI2BB1X2M)                      0.29      10.00 f
  U613/Y (CLKAND2X4M)                      0.35      10.36 f
  U310/Y (MX2X2M)                          0.30      10.65 r
  timer0status_reg_15_/D (DFFRQX1M)        0.00      10.65 r
  data arrival time                                  10.65

  clock pclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  timer0status_reg_15_/CK (DFFRQX1M)       0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                 -10.65
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: paddr[31] (input port clocked by pclk)
  Endpoint: timer0status_reg_9_
            (rising edge-triggered flip-flop clocked by pclk)
  Path Group: pclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock pclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  paddr[31] (in)                           0.00       5.70 f
  U610/Y (INVX4M)                          0.05       5.75 r
  U608/Y (NAND2X4M)                        0.07       5.81 f
  C2034/Y (OR2X4M)                         0.17       5.98 f
  C2035/Y (OR2X4M)                         0.17       6.14 f
  C2036/Y (OR2X4M)                         0.17       6.31 f
  C2037/Y (OR2X4M)                         0.17       6.48 f
  C2038/Y (OR2X4M)                         0.17       6.64 f
  C2039/Y (OR2X4M)                         0.18       6.82 f
  C2040/Y (OR2X8M)                         0.18       6.99 f
  C2041/Y (OR2X12M)                        0.16       7.16 f
  C2042/Y (OR2X12M)                        0.16       7.32 f
  C2043/Y (OR2X12M)                        0.16       7.48 f
  C2044/Y (OR2X4M)                         0.16       7.64 f
  C2045/Y (OR2X4M)                         0.17       7.81 f
  U676/Y (OR3X4M)                          0.22       8.02 f
  U641/Y (NOR3X8M)                         0.14       8.16 r
  U607/Y (NAND2BX4M)                       0.09       8.25 f
  U605/Y (NOR2X4M)                         0.11       8.35 r
  U604/Y (NAND2X2M)                        0.07       8.42 f
  U640/Y (INVXLM)                          0.07       8.49 r
  U675/Y (AND2X1M)                         0.16       8.66 r
  U678/Y (AND2X1M)                         0.18       8.84 r
  U646/Y (NAND2BX2M)                       0.08       8.92 f
  U638/Y (CLKINVX2M)                       0.07       8.99 r
  U603/Y (NAND2X2M)                        0.09       9.08 f
  U637/Y (CLKINVX2M)                       0.07       9.14 r
  U636/Y (NAND2X2M)                        0.09       9.23 f
  C2062/Y (OR2X4M)                         0.19       9.42 f
  U601/Y (NOR2X2M)                         0.17       9.60 r
  U624/Y (NOR2X1M)                         0.12       9.72 f
  U600/Y (AOI2BB1X2M)                      0.29      10.00 f
  U613/Y (CLKAND2X4M)                      0.35      10.36 f
  U304/Y (MX2X2M)                          0.30      10.65 r
  timer0status_reg_9_/D (DFFRQX1M)         0.00      10.65 r
  data arrival time                                  10.65

  clock pclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  timer0status_reg_9_/CK (DFFRQX1M)        0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                 -10.65
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: paddr[31] (input port clocked by pclk)
  Endpoint: timer0status_reg_6_
            (rising edge-triggered flip-flop clocked by pclk)
  Path Group: pclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock pclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  paddr[31] (in)                           0.00       5.70 f
  U610/Y (INVX4M)                          0.05       5.75 r
  U608/Y (NAND2X4M)                        0.07       5.81 f
  C2034/Y (OR2X4M)                         0.17       5.98 f
  C2035/Y (OR2X4M)                         0.17       6.14 f
  C2036/Y (OR2X4M)                         0.17       6.31 f
  C2037/Y (OR2X4M)                         0.17       6.48 f
  C2038/Y (OR2X4M)                         0.17       6.64 f
  C2039/Y (OR2X4M)                         0.18       6.82 f
  C2040/Y (OR2X8M)                         0.18       6.99 f
  C2041/Y (OR2X12M)                        0.16       7.16 f
  C2042/Y (OR2X12M)                        0.16       7.32 f
  C2043/Y (OR2X12M)                        0.16       7.48 f
  C2044/Y (OR2X4M)                         0.16       7.64 f
  C2045/Y (OR2X4M)                         0.17       7.81 f
  U676/Y (OR3X4M)                          0.22       8.02 f
  U641/Y (NOR3X8M)                         0.14       8.16 r
  U607/Y (NAND2BX4M)                       0.09       8.25 f
  U605/Y (NOR2X4M)                         0.11       8.35 r
  U604/Y (NAND2X2M)                        0.07       8.42 f
  U640/Y (INVXLM)                          0.07       8.49 r
  U675/Y (AND2X1M)                         0.16       8.66 r
  U678/Y (AND2X1M)                         0.18       8.84 r
  U646/Y (NAND2BX2M)                       0.08       8.92 f
  U638/Y (CLKINVX2M)                       0.07       8.99 r
  U603/Y (NAND2X2M)                        0.09       9.08 f
  U637/Y (CLKINVX2M)                       0.07       9.14 r
  U636/Y (NAND2X2M)                        0.09       9.23 f
  C2062/Y (OR2X4M)                         0.19       9.42 f
  U601/Y (NOR2X2M)                         0.17       9.60 r
  U624/Y (NOR2X1M)                         0.12       9.72 f
  U600/Y (AOI2BB1X2M)                      0.29      10.00 f
  U613/Y (CLKAND2X4M)                      0.35      10.36 f
  U301/Y (MX2X2M)                          0.30      10.65 r
  timer0status_reg_6_/D (DFFRQX1M)         0.00      10.65 r
  data arrival time                                  10.65

  clock pclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  timer0status_reg_6_/CK (DFFRQX1M)        0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                 -10.65
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: paddr[31] (input port clocked by pclk)
  Endpoint: timer0status_reg_3_
            (rising edge-triggered flip-flop clocked by pclk)
  Path Group: pclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock pclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  paddr[31] (in)                           0.00       5.70 f
  U610/Y (INVX4M)                          0.05       5.75 r
  U608/Y (NAND2X4M)                        0.07       5.81 f
  C2034/Y (OR2X4M)                         0.17       5.98 f
  C2035/Y (OR2X4M)                         0.17       6.14 f
  C2036/Y (OR2X4M)                         0.17       6.31 f
  C2037/Y (OR2X4M)                         0.17       6.48 f
  C2038/Y (OR2X4M)                         0.17       6.64 f
  C2039/Y (OR2X4M)                         0.18       6.82 f
  C2040/Y (OR2X8M)                         0.18       6.99 f
  C2041/Y (OR2X12M)                        0.16       7.16 f
  C2042/Y (OR2X12M)                        0.16       7.32 f
  C2043/Y (OR2X12M)                        0.16       7.48 f
  C2044/Y (OR2X4M)                         0.16       7.64 f
  C2045/Y (OR2X4M)                         0.17       7.81 f
  U676/Y (OR3X4M)                          0.22       8.02 f
  U641/Y (NOR3X8M)                         0.14       8.16 r
  U607/Y (NAND2BX4M)                       0.09       8.25 f
  U605/Y (NOR2X4M)                         0.11       8.35 r
  U604/Y (NAND2X2M)                        0.07       8.42 f
  U640/Y (INVXLM)                          0.07       8.49 r
  U675/Y (AND2X1M)                         0.16       8.66 r
  U678/Y (AND2X1M)                         0.18       8.84 r
  U646/Y (NAND2BX2M)                       0.08       8.92 f
  U638/Y (CLKINVX2M)                       0.07       8.99 r
  U603/Y (NAND2X2M)                        0.09       9.08 f
  U637/Y (CLKINVX2M)                       0.07       9.14 r
  U636/Y (NAND2X2M)                        0.09       9.23 f
  C2062/Y (OR2X4M)                         0.19       9.42 f
  U601/Y (NOR2X2M)                         0.17       9.60 r
  U624/Y (NOR2X1M)                         0.12       9.72 f
  U600/Y (AOI2BB1X2M)                      0.29      10.00 f
  U613/Y (CLKAND2X4M)                      0.35      10.36 f
  U298/Y (MX2X2M)                          0.30      10.65 r
  timer0status_reg_3_/D (DFFRQX1M)         0.00      10.65 r
  data arrival time                                  10.65

  clock pclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  timer0status_reg_3_/CK (DFFRQX1M)        0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                 -10.65
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: paddr[31] (input port clocked by pclk)
  Endpoint: timer1count_reg_22_
            (rising edge-triggered flip-flop clocked by pclk)
  Path Group: pclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock pclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  paddr[31] (in)                           0.00       5.70 f
  U610/Y (INVX4M)                          0.05       5.75 r
  U608/Y (NAND2X4M)                        0.07       5.81 f
  C2034/Y (OR2X4M)                         0.17       5.98 f
  C2035/Y (OR2X4M)                         0.17       6.14 f
  C2036/Y (OR2X4M)                         0.17       6.31 f
  C2037/Y (OR2X4M)                         0.17       6.48 f
  C2038/Y (OR2X4M)                         0.17       6.64 f
  C2039/Y (OR2X4M)                         0.18       6.82 f
  C2040/Y (OR2X8M)                         0.18       6.99 f
  C2041/Y (OR2X12M)                        0.16       7.16 f
  C2042/Y (OR2X12M)                        0.16       7.32 f
  C2043/Y (OR2X12M)                        0.16       7.48 f
  C2044/Y (OR2X4M)                         0.16       7.64 f
  C2045/Y (OR2X4M)                         0.17       7.81 f
  U676/Y (OR3X4M)                          0.22       8.02 f
  U641/Y (NOR3X8M)                         0.14       8.16 r
  U607/Y (NAND2BX4M)                       0.09       8.25 f
  U605/Y (NOR2X4M)                         0.11       8.35 r
  U604/Y (NAND2X2M)                        0.07       8.42 f
  U640/Y (INVXLM)                          0.07       8.49 r
  U675/Y (AND2X1M)                         0.16       8.66 r
  U678/Y (AND2X1M)                         0.18       8.84 r
  U646/Y (NAND2BX2M)                       0.08       8.92 f
  U638/Y (CLKINVX2M)                       0.07       8.99 r
  U603/Y (NAND2X2M)                        0.09       9.08 f
  U602/Y (OR2X2M)                          0.21       9.29 f
  C2164/Y (OR2X2M)                         0.22       9.51 f
  U633/Y (NOR2X4M)                         0.13       9.64 r
  U629/Y (OR2X1M)                          0.16       9.80 r
  C2456/Y (AND2X2M)                        0.17       9.96 r
  C2477/Y (AND2X4M)                        0.18      10.15 r
  U655/Y (OR3X4M)                          0.33      10.48 r
  U358/Y (MX2X2M)                          0.17      10.65 r
  timer1count_reg_22_/D (DFFRQX1M)         0.00      10.65 r
  data arrival time                                  10.65

  clock pclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  timer1count_reg_22_/CK (DFFRQX1M)        0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                 -10.65
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: paddr[31] (input port clocked by pclk)
  Endpoint: timer1count_reg_16_
            (rising edge-triggered flip-flop clocked by pclk)
  Path Group: pclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock pclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  paddr[31] (in)                           0.00       5.70 f
  U610/Y (INVX4M)                          0.05       5.75 r
  U608/Y (NAND2X4M)                        0.07       5.81 f
  C2034/Y (OR2X4M)                         0.17       5.98 f
  C2035/Y (OR2X4M)                         0.17       6.14 f
  C2036/Y (OR2X4M)                         0.17       6.31 f
  C2037/Y (OR2X4M)                         0.17       6.48 f
  C2038/Y (OR2X4M)                         0.17       6.64 f
  C2039/Y (OR2X4M)                         0.18       6.82 f
  C2040/Y (OR2X8M)                         0.18       6.99 f
  C2041/Y (OR2X12M)                        0.16       7.16 f
  C2042/Y (OR2X12M)                        0.16       7.32 f
  C2043/Y (OR2X12M)                        0.16       7.48 f
  C2044/Y (OR2X4M)                         0.16       7.64 f
  C2045/Y (OR2X4M)                         0.17       7.81 f
  U676/Y (OR3X4M)                          0.22       8.02 f
  U641/Y (NOR3X8M)                         0.14       8.16 r
  U607/Y (NAND2BX4M)                       0.09       8.25 f
  U605/Y (NOR2X4M)                         0.11       8.35 r
  U604/Y (NAND2X2M)                        0.07       8.42 f
  U640/Y (INVXLM)                          0.07       8.49 r
  U675/Y (AND2X1M)                         0.16       8.66 r
  U678/Y (AND2X1M)                         0.18       8.84 r
  U646/Y (NAND2BX2M)                       0.08       8.92 f
  U638/Y (CLKINVX2M)                       0.07       8.99 r
  U603/Y (NAND2X2M)                        0.09       9.08 f
  U602/Y (OR2X2M)                          0.21       9.29 f
  C2164/Y (OR2X2M)                         0.22       9.51 f
  U633/Y (NOR2X4M)                         0.13       9.64 r
  U629/Y (OR2X1M)                          0.16       9.80 r
  C2456/Y (AND2X2M)                        0.17       9.96 r
  C2477/Y (AND2X4M)                        0.18      10.15 r
  U655/Y (OR3X4M)                          0.33      10.48 r
  U352/Y (MX2X2M)                          0.17      10.65 r
  timer1count_reg_16_/D (DFFRQX1M)         0.00      10.65 r
  data arrival time                                  10.65

  clock pclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  timer1count_reg_16_/CK (DFFRQX1M)        0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                 -10.65
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: paddr[31] (input port clocked by pclk)
  Endpoint: timer1count_reg_13_
            (rising edge-triggered flip-flop clocked by pclk)
  Path Group: pclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock pclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  paddr[31] (in)                           0.00       5.70 f
  U610/Y (INVX4M)                          0.05       5.75 r
  U608/Y (NAND2X4M)                        0.07       5.81 f
  C2034/Y (OR2X4M)                         0.17       5.98 f
  C2035/Y (OR2X4M)                         0.17       6.14 f
  C2036/Y (OR2X4M)                         0.17       6.31 f
  C2037/Y (OR2X4M)                         0.17       6.48 f
  C2038/Y (OR2X4M)                         0.17       6.64 f
  C2039/Y (OR2X4M)                         0.18       6.82 f
  C2040/Y (OR2X8M)                         0.18       6.99 f
  C2041/Y (OR2X12M)                        0.16       7.16 f
  C2042/Y (OR2X12M)                        0.16       7.32 f
  C2043/Y (OR2X12M)                        0.16       7.48 f
  C2044/Y (OR2X4M)                         0.16       7.64 f
  C2045/Y (OR2X4M)                         0.17       7.81 f
  U676/Y (OR3X4M)                          0.22       8.02 f
  U641/Y (NOR3X8M)                         0.14       8.16 r
  U607/Y (NAND2BX4M)                       0.09       8.25 f
  U605/Y (NOR2X4M)                         0.11       8.35 r
  U604/Y (NAND2X2M)                        0.07       8.42 f
  U640/Y (INVXLM)                          0.07       8.49 r
  U675/Y (AND2X1M)                         0.16       8.66 r
  U678/Y (AND2X1M)                         0.18       8.84 r
  U646/Y (NAND2BX2M)                       0.08       8.92 f
  U638/Y (CLKINVX2M)                       0.07       8.99 r
  U603/Y (NAND2X2M)                        0.09       9.08 f
  U602/Y (OR2X2M)                          0.21       9.29 f
  C2164/Y (OR2X2M)                         0.22       9.51 f
  U633/Y (NOR2X4M)                         0.13       9.64 r
  U629/Y (OR2X1M)                          0.16       9.80 r
  C2456/Y (AND2X2M)                        0.17       9.96 r
  C2477/Y (AND2X4M)                        0.18      10.15 r
  U655/Y (OR3X4M)                          0.33      10.48 r
  U349/Y (MX2X2M)                          0.17      10.65 r
  timer1count_reg_13_/D (DFFRQX1M)         0.00      10.65 r
  data arrival time                                  10.65

  clock pclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  timer1count_reg_13_/CK (DFFRQX1M)        0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                 -10.65
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: paddr[31] (input port clocked by pclk)
  Endpoint: timer1count_reg_10_
            (rising edge-triggered flip-flop clocked by pclk)
  Path Group: pclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock pclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  paddr[31] (in)                           0.00       5.70 f
  U610/Y (INVX4M)                          0.05       5.75 r
  U608/Y (NAND2X4M)                        0.07       5.81 f
  C2034/Y (OR2X4M)                         0.17       5.98 f
  C2035/Y (OR2X4M)                         0.17       6.14 f
  C2036/Y (OR2X4M)                         0.17       6.31 f
  C2037/Y (OR2X4M)                         0.17       6.48 f
  C2038/Y (OR2X4M)                         0.17       6.64 f
  C2039/Y (OR2X4M)                         0.18       6.82 f
  C2040/Y (OR2X8M)                         0.18       6.99 f
  C2041/Y (OR2X12M)                        0.16       7.16 f
  C2042/Y (OR2X12M)                        0.16       7.32 f
  C2043/Y (OR2X12M)                        0.16       7.48 f
  C2044/Y (OR2X4M)                         0.16       7.64 f
  C2045/Y (OR2X4M)                         0.17       7.81 f
  U676/Y (OR3X4M)                          0.22       8.02 f
  U641/Y (NOR3X8M)                         0.14       8.16 r
  U607/Y (NAND2BX4M)                       0.09       8.25 f
  U605/Y (NOR2X4M)                         0.11       8.35 r
  U604/Y (NAND2X2M)                        0.07       8.42 f
  U640/Y (INVXLM)                          0.07       8.49 r
  U675/Y (AND2X1M)                         0.16       8.66 r
  U678/Y (AND2X1M)                         0.18       8.84 r
  U646/Y (NAND2BX2M)                       0.08       8.92 f
  U638/Y (CLKINVX2M)                       0.07       8.99 r
  U603/Y (NAND2X2M)                        0.09       9.08 f
  U602/Y (OR2X2M)                          0.21       9.29 f
  C2164/Y (OR2X2M)                         0.22       9.51 f
  U633/Y (NOR2X4M)                         0.13       9.64 r
  U629/Y (OR2X1M)                          0.16       9.80 r
  C2456/Y (AND2X2M)                        0.17       9.96 r
  C2477/Y (AND2X4M)                        0.18      10.15 r
  U655/Y (OR3X4M)                          0.33      10.48 r
  U346/Y (MX2X2M)                          0.17      10.65 r
  timer1count_reg_10_/D (DFFRQX1M)         0.00      10.65 r
  data arrival time                                  10.65

  clock pclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  timer1count_reg_10_/CK (DFFRQX1M)        0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                 -10.65
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: paddr[31] (input port clocked by pclk)
  Endpoint: timer1count_reg_7_
            (rising edge-triggered flip-flop clocked by pclk)
  Path Group: pclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock pclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  paddr[31] (in)                           0.00       5.70 f
  U610/Y (INVX4M)                          0.05       5.75 r
  U608/Y (NAND2X4M)                        0.07       5.81 f
  C2034/Y (OR2X4M)                         0.17       5.98 f
  C2035/Y (OR2X4M)                         0.17       6.14 f
  C2036/Y (OR2X4M)                         0.17       6.31 f
  C2037/Y (OR2X4M)                         0.17       6.48 f
  C2038/Y (OR2X4M)                         0.17       6.64 f
  C2039/Y (OR2X4M)                         0.18       6.82 f
  C2040/Y (OR2X8M)                         0.18       6.99 f
  C2041/Y (OR2X12M)                        0.16       7.16 f
  C2042/Y (OR2X12M)                        0.16       7.32 f
  C2043/Y (OR2X12M)                        0.16       7.48 f
  C2044/Y (OR2X4M)                         0.16       7.64 f
  C2045/Y (OR2X4M)                         0.17       7.81 f
  U676/Y (OR3X4M)                          0.22       8.02 f
  U641/Y (NOR3X8M)                         0.14       8.16 r
  U607/Y (NAND2BX4M)                       0.09       8.25 f
  U605/Y (NOR2X4M)                         0.11       8.35 r
  U604/Y (NAND2X2M)                        0.07       8.42 f
  U640/Y (INVXLM)                          0.07       8.49 r
  U675/Y (AND2X1M)                         0.16       8.66 r
  U678/Y (AND2X1M)                         0.18       8.84 r
  U646/Y (NAND2BX2M)                       0.08       8.92 f
  U638/Y (CLKINVX2M)                       0.07       8.99 r
  U603/Y (NAND2X2M)                        0.09       9.08 f
  U602/Y (OR2X2M)                          0.21       9.29 f
  C2164/Y (OR2X2M)                         0.22       9.51 f
  U633/Y (NOR2X4M)                         0.13       9.64 r
  U629/Y (OR2X1M)                          0.16       9.80 r
  C2456/Y (AND2X2M)                        0.17       9.96 r
  C2477/Y (AND2X4M)                        0.18      10.15 r
  U655/Y (OR3X4M)                          0.33      10.48 r
  U343/Y (MX2X2M)                          0.17      10.65 r
  timer1count_reg_7_/D (DFFRQX1M)          0.00      10.65 r
  data arrival time                                  10.65

  clock pclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  timer1count_reg_7_/CK (DFFRQX1M)         0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                 -10.65
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: paddr[31] (input port clocked by pclk)
  Endpoint: timer1count_reg_4_
            (rising edge-triggered flip-flop clocked by pclk)
  Path Group: pclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock pclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  paddr[31] (in)                           0.00       5.70 f
  U610/Y (INVX4M)                          0.05       5.75 r
  U608/Y (NAND2X4M)                        0.07       5.81 f
  C2034/Y (OR2X4M)                         0.17       5.98 f
  C2035/Y (OR2X4M)                         0.17       6.14 f
  C2036/Y (OR2X4M)                         0.17       6.31 f
  C2037/Y (OR2X4M)                         0.17       6.48 f
  C2038/Y (OR2X4M)                         0.17       6.64 f
  C2039/Y (OR2X4M)                         0.18       6.82 f
  C2040/Y (OR2X8M)                         0.18       6.99 f
  C2041/Y (OR2X12M)                        0.16       7.16 f
  C2042/Y (OR2X12M)                        0.16       7.32 f
  C2043/Y (OR2X12M)                        0.16       7.48 f
  C2044/Y (OR2X4M)                         0.16       7.64 f
  C2045/Y (OR2X4M)                         0.17       7.81 f
  U676/Y (OR3X4M)                          0.22       8.02 f
  U641/Y (NOR3X8M)                         0.14       8.16 r
  U607/Y (NAND2BX4M)                       0.09       8.25 f
  U605/Y (NOR2X4M)                         0.11       8.35 r
  U604/Y (NAND2X2M)                        0.07       8.42 f
  U640/Y (INVXLM)                          0.07       8.49 r
  U675/Y (AND2X1M)                         0.16       8.66 r
  U678/Y (AND2X1M)                         0.18       8.84 r
  U646/Y (NAND2BX2M)                       0.08       8.92 f
  U638/Y (CLKINVX2M)                       0.07       8.99 r
  U603/Y (NAND2X2M)                        0.09       9.08 f
  U602/Y (OR2X2M)                          0.21       9.29 f
  C2164/Y (OR2X2M)                         0.22       9.51 f
  U633/Y (NOR2X4M)                         0.13       9.64 r
  U629/Y (OR2X1M)                          0.16       9.80 r
  C2456/Y (AND2X2M)                        0.17       9.96 r
  C2477/Y (AND2X4M)                        0.18      10.15 r
  U655/Y (OR3X4M)                          0.33      10.48 r
  U340/Y (MX2X2M)                          0.17      10.65 r
  timer1count_reg_4_/D (DFFRQX1M)          0.00      10.65 r
  data arrival time                                  10.65

  clock pclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  timer1count_reg_4_/CK (DFFRQX1M)         0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                 -10.65
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: paddr[31] (input port clocked by pclk)
  Endpoint: timer1count_reg_1_
            (rising edge-triggered flip-flop clocked by pclk)
  Path Group: pclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock pclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  paddr[31] (in)                           0.00       5.70 f
  U610/Y (INVX4M)                          0.05       5.75 r
  U608/Y (NAND2X4M)                        0.07       5.81 f
  C2034/Y (OR2X4M)                         0.17       5.98 f
  C2035/Y (OR2X4M)                         0.17       6.14 f
  C2036/Y (OR2X4M)                         0.17       6.31 f
  C2037/Y (OR2X4M)                         0.17       6.48 f
  C2038/Y (OR2X4M)                         0.17       6.64 f
  C2039/Y (OR2X4M)                         0.18       6.82 f
  C2040/Y (OR2X8M)                         0.18       6.99 f
  C2041/Y (OR2X12M)                        0.16       7.16 f
  C2042/Y (OR2X12M)                        0.16       7.32 f
  C2043/Y (OR2X12M)                        0.16       7.48 f
  C2044/Y (OR2X4M)                         0.16       7.64 f
  C2045/Y (OR2X4M)                         0.17       7.81 f
  U676/Y (OR3X4M)                          0.22       8.02 f
  U641/Y (NOR3X8M)                         0.14       8.16 r
  U607/Y (NAND2BX4M)                       0.09       8.25 f
  U605/Y (NOR2X4M)                         0.11       8.35 r
  U604/Y (NAND2X2M)                        0.07       8.42 f
  U640/Y (INVXLM)                          0.07       8.49 r
  U675/Y (AND2X1M)                         0.16       8.66 r
  U678/Y (AND2X1M)                         0.18       8.84 r
  U646/Y (NAND2BX2M)                       0.08       8.92 f
  U638/Y (CLKINVX2M)                       0.07       8.99 r
  U603/Y (NAND2X2M)                        0.09       9.08 f
  U602/Y (OR2X2M)                          0.21       9.29 f
  C2164/Y (OR2X2M)                         0.22       9.51 f
  U633/Y (NOR2X4M)                         0.13       9.64 r
  U629/Y (OR2X1M)                          0.16       9.80 r
  C2456/Y (AND2X2M)                        0.17       9.96 r
  C2477/Y (AND2X4M)                        0.18      10.15 r
  U655/Y (OR3X4M)                          0.33      10.48 r
  U327/Y (MX2X2M)                          0.17      10.65 r
  timer1count_reg_1_/D (DFFRQX1M)          0.00      10.65 r
  data arrival time                                  10.65

  clock pclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  timer1count_reg_1_/CK (DFFRQX1M)         0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                 -10.65
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: paddr[31] (input port clocked by pclk)
  Endpoint: timer1count_reg_29_
            (rising edge-triggered flip-flop clocked by pclk)
  Path Group: pclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock pclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  paddr[31] (in)                           0.00       5.70 f
  U610/Y (INVX4M)                          0.05       5.75 r
  U608/Y (NAND2X4M)                        0.07       5.81 f
  C2034/Y (OR2X4M)                         0.17       5.98 f
  C2035/Y (OR2X4M)                         0.17       6.14 f
  C2036/Y (OR2X4M)                         0.17       6.31 f
  C2037/Y (OR2X4M)                         0.17       6.48 f
  C2038/Y (OR2X4M)                         0.17       6.64 f
  C2039/Y (OR2X4M)                         0.18       6.82 f
  C2040/Y (OR2X8M)                         0.18       6.99 f
  C2041/Y (OR2X12M)                        0.16       7.16 f
  C2042/Y (OR2X12M)                        0.16       7.32 f
  C2043/Y (OR2X12M)                        0.16       7.48 f
  C2044/Y (OR2X4M)                         0.16       7.64 f
  C2045/Y (OR2X4M)                         0.17       7.81 f
  U676/Y (OR3X4M)                          0.22       8.02 f
  U641/Y (NOR3X8M)                         0.14       8.16 r
  U607/Y (NAND2BX4M)                       0.09       8.25 f
  U605/Y (NOR2X4M)                         0.11       8.35 r
  U604/Y (NAND2X2M)                        0.07       8.42 f
  U640/Y (INVXLM)                          0.07       8.49 r
  U675/Y (AND2X1M)                         0.16       8.66 r
  U678/Y (AND2X1M)                         0.18       8.84 r
  U646/Y (NAND2BX2M)                       0.08       8.92 f
  U638/Y (CLKINVX2M)                       0.07       8.99 r
  U603/Y (NAND2X2M)                        0.09       9.08 f
  U602/Y (OR2X2M)                          0.21       9.29 f
  C2164/Y (OR2X2M)                         0.22       9.51 f
  U633/Y (NOR2X4M)                         0.13       9.64 r
  U629/Y (OR2X1M)                          0.16       9.80 r
  C2456/Y (AND2X2M)                        0.17       9.96 r
  C2477/Y (AND2X4M)                        0.18      10.15 r
  U620/Y (OR3X4M)                          0.32      10.47 r
  U696/Y (MX2X1M)                          0.18      10.65 r
  timer1count_reg_29_/D (DFFRQX1M)         0.00      10.65 r
  data arrival time                                  10.65

  clock pclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  timer1count_reg_29_/CK (DFFRQX1M)        0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                 -10.65
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: paddr[31] (input port clocked by pclk)
  Endpoint: timer0status_reg_0_
            (rising edge-triggered flip-flop clocked by pclk)
  Path Group: pclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock pclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  paddr[31] (in)                           0.00       5.70 f
  U610/Y (INVX4M)                          0.05       5.75 r
  U608/Y (NAND2X4M)                        0.07       5.81 f
  C2034/Y (OR2X4M)                         0.17       5.98 f
  C2035/Y (OR2X4M)                         0.17       6.14 f
  C2036/Y (OR2X4M)                         0.17       6.31 f
  C2037/Y (OR2X4M)                         0.17       6.48 f
  C2038/Y (OR2X4M)                         0.17       6.64 f
  C2039/Y (OR2X4M)                         0.18       6.82 f
  C2040/Y (OR2X8M)                         0.18       6.99 f
  C2041/Y (OR2X12M)                        0.16       7.16 f
  C2042/Y (OR2X12M)                        0.16       7.32 f
  C2043/Y (OR2X12M)                        0.16       7.48 f
  C2044/Y (OR2X4M)                         0.16       7.64 f
  C2045/Y (OR2X4M)                         0.17       7.81 f
  U676/Y (OR3X4M)                          0.22       8.02 f
  U641/Y (NOR3X8M)                         0.14       8.16 r
  U607/Y (NAND2BX4M)                       0.09       8.25 f
  U605/Y (NOR2X4M)                         0.11       8.35 r
  U604/Y (NAND2X2M)                        0.07       8.42 f
  U640/Y (INVXLM)                          0.07       8.49 r
  U675/Y (AND2X1M)                         0.16       8.66 r
  U678/Y (AND2X1M)                         0.18       8.84 r
  U646/Y (NAND2BX2M)                       0.08       8.92 f
  U638/Y (CLKINVX2M)                       0.07       8.99 r
  U603/Y (NAND2X2M)                        0.09       9.08 f
  U637/Y (CLKINVX2M)                       0.07       9.14 r
  U636/Y (NAND2X2M)                        0.09       9.23 f
  C2062/Y (OR2X4M)                         0.19       9.42 f
  U601/Y (NOR2X2M)                         0.17       9.60 r
  U624/Y (NOR2X1M)                         0.12       9.72 f
  U600/Y (AOI2BB1X2M)                      0.29      10.00 f
  U679/Y (OA21XLM)                         0.39      10.40 f
  U697/Y (MX2X1M)                          0.25      10.65 r
  timer0status_reg_0_/D (DFFRQX1M)         0.00      10.65 r
  data arrival time                                  10.65

  clock pclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  timer0status_reg_0_/CK (DFFRQX1M)        0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                 -10.65
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: paddr[31] (input port clocked by pclk)
  Endpoint: timer0count_reg_7_
            (rising edge-triggered flip-flop clocked by pclk)
  Path Group: pclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock pclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  paddr[31] (in)                           0.00       5.70 f
  U610/Y (INVX4M)                          0.05       5.75 r
  U608/Y (NAND2X4M)                        0.07       5.81 f
  C2034/Y (OR2X4M)                         0.17       5.98 f
  C2035/Y (OR2X4M)                         0.17       6.14 f
  C2036/Y (OR2X4M)                         0.17       6.31 f
  C2037/Y (OR2X4M)                         0.17       6.48 f
  C2038/Y (OR2X4M)                         0.17       6.64 f
  C2039/Y (OR2X4M)                         0.18       6.82 f
  C2040/Y (OR2X8M)                         0.18       6.99 f
  C2041/Y (OR2X12M)                        0.16       7.16 f
  C2042/Y (OR2X12M)                        0.16       7.32 f
  C2043/Y (OR2X12M)                        0.16       7.48 f
  C2044/Y (OR2X4M)                         0.16       7.64 f
  C2045/Y (OR2X4M)                         0.17       7.81 f
  U676/Y (OR3X4M)                          0.22       8.02 f
  U641/Y (NOR3X8M)                         0.14       8.16 r
  U607/Y (NAND2BX4M)                       0.09       8.25 f
  U605/Y (NOR2X4M)                         0.11       8.35 r
  U604/Y (NAND2X2M)                        0.07       8.42 f
  U640/Y (INVXLM)                          0.07       8.49 r
  U675/Y (AND2X1M)                         0.16       8.66 r
  U678/Y (AND2X1M)                         0.18       8.84 r
  U646/Y (NAND2BX2M)                       0.08       8.92 f
  U638/Y (CLKINVX2M)                       0.07       8.99 r
  U603/Y (NAND2X2M)                        0.09       9.08 f
  U637/Y (CLKINVX2M)                       0.07       9.14 r
  U636/Y (NAND2X2M)                        0.09       9.23 f
  C2062/Y (OR2X4M)                         0.19       9.42 f
  U601/Y (NOR2X2M)                         0.17       9.60 r
  U628/Y (NOR2X1M)                         0.11       9.71 f
  U626/Y (NOR2X2M)                         0.11       9.82 r
  U599/Y (CLKAND2X2M)                      0.28      10.10 r
  U619/Y (OR3X4M)                          0.36      10.46 r
  U672/Y (MX2XLM)                          0.18      10.64 r
  timer0count_reg_7_/D (DFFRQX1M)          0.00      10.64 r
  data arrival time                                  10.64

  clock pclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  timer0count_reg_7_/CK (DFFRQX1M)         0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                 -10.64
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: paddr[31] (input port clocked by pclk)
  Endpoint: timer1count_reg_24_
            (rising edge-triggered flip-flop clocked by pclk)
  Path Group: pclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock pclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  paddr[31] (in)                           0.00       5.70 f
  U610/Y (INVX4M)                          0.05       5.75 r
  U608/Y (NAND2X4M)                        0.07       5.81 f
  C2034/Y (OR2X4M)                         0.17       5.98 f
  C2035/Y (OR2X4M)                         0.17       6.14 f
  C2036/Y (OR2X4M)                         0.17       6.31 f
  C2037/Y (OR2X4M)                         0.17       6.48 f
  C2038/Y (OR2X4M)                         0.17       6.64 f
  C2039/Y (OR2X4M)                         0.18       6.82 f
  C2040/Y (OR2X8M)                         0.18       6.99 f
  C2041/Y (OR2X12M)                        0.16       7.16 f
  C2042/Y (OR2X12M)                        0.16       7.32 f
  C2043/Y (OR2X12M)                        0.16       7.48 f
  C2044/Y (OR2X4M)                         0.16       7.64 f
  C2045/Y (OR2X4M)                         0.17       7.81 f
  U676/Y (OR3X4M)                          0.22       8.02 f
  U641/Y (NOR3X8M)                         0.14       8.16 r
  U607/Y (NAND2BX4M)                       0.09       8.25 f
  U605/Y (NOR2X4M)                         0.11       8.35 r
  U604/Y (NAND2X2M)                        0.07       8.42 f
  U640/Y (INVXLM)                          0.07       8.49 r
  U675/Y (AND2X1M)                         0.16       8.66 r
  U678/Y (AND2X1M)                         0.18       8.84 r
  U646/Y (NAND2BX2M)                       0.08       8.92 f
  U638/Y (CLKINVX2M)                       0.07       8.99 r
  U603/Y (NAND2X2M)                        0.09       9.08 f
  U602/Y (OR2X2M)                          0.21       9.29 f
  C2164/Y (OR2X2M)                         0.22       9.51 f
  U633/Y (NOR2X4M)                         0.13       9.64 r
  U629/Y (OR2X1M)                          0.16       9.80 r
  C2456/Y (AND2X2M)                        0.17       9.96 r
  C2477/Y (AND2X4M)                        0.18      10.15 r
  U620/Y (OR3X4M)                          0.32      10.47 r
  U360/Y (MX2X2M)                          0.17      10.64 r
  timer1count_reg_24_/D (DFFRQX1M)         0.00      10.64 r
  data arrival time                                  10.64

  clock pclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  timer1count_reg_24_/CK (DFFRQX1M)        0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                 -10.64
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: paddr[31] (input port clocked by pclk)
  Endpoint: timer1count_reg_21_
            (rising edge-triggered flip-flop clocked by pclk)
  Path Group: pclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock pclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  paddr[31] (in)                           0.00       5.70 f
  U610/Y (INVX4M)                          0.05       5.75 r
  U608/Y (NAND2X4M)                        0.07       5.81 f
  C2034/Y (OR2X4M)                         0.17       5.98 f
  C2035/Y (OR2X4M)                         0.17       6.14 f
  C2036/Y (OR2X4M)                         0.17       6.31 f
  C2037/Y (OR2X4M)                         0.17       6.48 f
  C2038/Y (OR2X4M)                         0.17       6.64 f
  C2039/Y (OR2X4M)                         0.18       6.82 f
  C2040/Y (OR2X8M)                         0.18       6.99 f
  C2041/Y (OR2X12M)                        0.16       7.16 f
  C2042/Y (OR2X12M)                        0.16       7.32 f
  C2043/Y (OR2X12M)                        0.16       7.48 f
  C2044/Y (OR2X4M)                         0.16       7.64 f
  C2045/Y (OR2X4M)                         0.17       7.81 f
  U676/Y (OR3X4M)                          0.22       8.02 f
  U641/Y (NOR3X8M)                         0.14       8.16 r
  U607/Y (NAND2BX4M)                       0.09       8.25 f
  U605/Y (NOR2X4M)                         0.11       8.35 r
  U604/Y (NAND2X2M)                        0.07       8.42 f
  U640/Y (INVXLM)                          0.07       8.49 r
  U675/Y (AND2X1M)                         0.16       8.66 r
  U678/Y (AND2X1M)                         0.18       8.84 r
  U646/Y (NAND2BX2M)                       0.08       8.92 f
  U638/Y (CLKINVX2M)                       0.07       8.99 r
  U603/Y (NAND2X2M)                        0.09       9.08 f
  U602/Y (OR2X2M)                          0.21       9.29 f
  C2164/Y (OR2X2M)                         0.22       9.51 f
  U633/Y (NOR2X4M)                         0.13       9.64 r
  U629/Y (OR2X1M)                          0.16       9.80 r
  C2456/Y (AND2X2M)                        0.17       9.96 r
  C2477/Y (AND2X4M)                        0.18      10.15 r
  U620/Y (OR3X4M)                          0.32      10.47 r
  U357/Y (MX2X2M)                          0.17      10.64 r
  timer1count_reg_21_/D (DFFRQX1M)         0.00      10.64 r
  data arrival time                                  10.64

  clock pclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  timer1count_reg_21_/CK (DFFRQX1M)        0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                 -10.64
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: paddr[31] (input port clocked by pclk)
  Endpoint: timer1count_reg_18_
            (rising edge-triggered flip-flop clocked by pclk)
  Path Group: pclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock pclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  paddr[31] (in)                           0.00       5.70 f
  U610/Y (INVX4M)                          0.05       5.75 r
  U608/Y (NAND2X4M)                        0.07       5.81 f
  C2034/Y (OR2X4M)                         0.17       5.98 f
  C2035/Y (OR2X4M)                         0.17       6.14 f
  C2036/Y (OR2X4M)                         0.17       6.31 f
  C2037/Y (OR2X4M)                         0.17       6.48 f
  C2038/Y (OR2X4M)                         0.17       6.64 f
  C2039/Y (OR2X4M)                         0.18       6.82 f
  C2040/Y (OR2X8M)                         0.18       6.99 f
  C2041/Y (OR2X12M)                        0.16       7.16 f
  C2042/Y (OR2X12M)                        0.16       7.32 f
  C2043/Y (OR2X12M)                        0.16       7.48 f
  C2044/Y (OR2X4M)                         0.16       7.64 f
  C2045/Y (OR2X4M)                         0.17       7.81 f
  U676/Y (OR3X4M)                          0.22       8.02 f
  U641/Y (NOR3X8M)                         0.14       8.16 r
  U607/Y (NAND2BX4M)                       0.09       8.25 f
  U605/Y (NOR2X4M)                         0.11       8.35 r
  U604/Y (NAND2X2M)                        0.07       8.42 f
  U640/Y (INVXLM)                          0.07       8.49 r
  U675/Y (AND2X1M)                         0.16       8.66 r
  U678/Y (AND2X1M)                         0.18       8.84 r
  U646/Y (NAND2BX2M)                       0.08       8.92 f
  U638/Y (CLKINVX2M)                       0.07       8.99 r
  U603/Y (NAND2X2M)                        0.09       9.08 f
  U602/Y (OR2X2M)                          0.21       9.29 f
  C2164/Y (OR2X2M)                         0.22       9.51 f
  U633/Y (NOR2X4M)                         0.13       9.64 r
  U629/Y (OR2X1M)                          0.16       9.80 r
  C2456/Y (AND2X2M)                        0.17       9.96 r
  C2477/Y (AND2X4M)                        0.18      10.15 r
  U620/Y (OR3X4M)                          0.32      10.47 r
  U354/Y (MX2X2M)                          0.17      10.64 r
  timer1count_reg_18_/D (DFFRQX1M)         0.00      10.64 r
  data arrival time                                  10.64

  clock pclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  timer1count_reg_18_/CK (DFFRQX1M)        0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                 -10.64
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: paddr[31] (input port clocked by pclk)
  Endpoint: timer1count_reg_15_
            (rising edge-triggered flip-flop clocked by pclk)
  Path Group: pclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock pclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  paddr[31] (in)                           0.00       5.70 f
  U610/Y (INVX4M)                          0.05       5.75 r
  U608/Y (NAND2X4M)                        0.07       5.81 f
  C2034/Y (OR2X4M)                         0.17       5.98 f
  C2035/Y (OR2X4M)                         0.17       6.14 f
  C2036/Y (OR2X4M)                         0.17       6.31 f
  C2037/Y (OR2X4M)                         0.17       6.48 f
  C2038/Y (OR2X4M)                         0.17       6.64 f
  C2039/Y (OR2X4M)                         0.18       6.82 f
  C2040/Y (OR2X8M)                         0.18       6.99 f
  C2041/Y (OR2X12M)                        0.16       7.16 f
  C2042/Y (OR2X12M)                        0.16       7.32 f
  C2043/Y (OR2X12M)                        0.16       7.48 f
  C2044/Y (OR2X4M)                         0.16       7.64 f
  C2045/Y (OR2X4M)                         0.17       7.81 f
  U676/Y (OR3X4M)                          0.22       8.02 f
  U641/Y (NOR3X8M)                         0.14       8.16 r
  U607/Y (NAND2BX4M)                       0.09       8.25 f
  U605/Y (NOR2X4M)                         0.11       8.35 r
  U604/Y (NAND2X2M)                        0.07       8.42 f
  U640/Y (INVXLM)                          0.07       8.49 r
  U675/Y (AND2X1M)                         0.16       8.66 r
  U678/Y (AND2X1M)                         0.18       8.84 r
  U646/Y (NAND2BX2M)                       0.08       8.92 f
  U638/Y (CLKINVX2M)                       0.07       8.99 r
  U603/Y (NAND2X2M)                        0.09       9.08 f
  U602/Y (OR2X2M)                          0.21       9.29 f
  C2164/Y (OR2X2M)                         0.22       9.51 f
  U633/Y (NOR2X4M)                         0.13       9.64 r
  U629/Y (OR2X1M)                          0.16       9.80 r
  C2456/Y (AND2X2M)                        0.17       9.96 r
  C2477/Y (AND2X4M)                        0.18      10.15 r
  U620/Y (OR3X4M)                          0.32      10.47 r
  U351/Y (MX2X2M)                          0.17      10.64 r
  timer1count_reg_15_/D (DFFRQX1M)         0.00      10.64 r
  data arrival time                                  10.64

  clock pclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  timer1count_reg_15_/CK (DFFRQX1M)        0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                 -10.64
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: paddr[31] (input port clocked by pclk)
  Endpoint: timer1count_reg_12_
            (rising edge-triggered flip-flop clocked by pclk)
  Path Group: pclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock pclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  paddr[31] (in)                           0.00       5.70 f
  U610/Y (INVX4M)                          0.05       5.75 r
  U608/Y (NAND2X4M)                        0.07       5.81 f
  C2034/Y (OR2X4M)                         0.17       5.98 f
  C2035/Y (OR2X4M)                         0.17       6.14 f
  C2036/Y (OR2X4M)                         0.17       6.31 f
  C2037/Y (OR2X4M)                         0.17       6.48 f
  C2038/Y (OR2X4M)                         0.17       6.64 f
  C2039/Y (OR2X4M)                         0.18       6.82 f
  C2040/Y (OR2X8M)                         0.18       6.99 f
  C2041/Y (OR2X12M)                        0.16       7.16 f
  C2042/Y (OR2X12M)                        0.16       7.32 f
  C2043/Y (OR2X12M)                        0.16       7.48 f
  C2044/Y (OR2X4M)                         0.16       7.64 f
  C2045/Y (OR2X4M)                         0.17       7.81 f
  U676/Y (OR3X4M)                          0.22       8.02 f
  U641/Y (NOR3X8M)                         0.14       8.16 r
  U607/Y (NAND2BX4M)                       0.09       8.25 f
  U605/Y (NOR2X4M)                         0.11       8.35 r
  U604/Y (NAND2X2M)                        0.07       8.42 f
  U640/Y (INVXLM)                          0.07       8.49 r
  U675/Y (AND2X1M)                         0.16       8.66 r
  U678/Y (AND2X1M)                         0.18       8.84 r
  U646/Y (NAND2BX2M)                       0.08       8.92 f
  U638/Y (CLKINVX2M)                       0.07       8.99 r
  U603/Y (NAND2X2M)                        0.09       9.08 f
  U602/Y (OR2X2M)                          0.21       9.29 f
  C2164/Y (OR2X2M)                         0.22       9.51 f
  U633/Y (NOR2X4M)                         0.13       9.64 r
  U629/Y (OR2X1M)                          0.16       9.80 r
  C2456/Y (AND2X2M)                        0.17       9.96 r
  C2477/Y (AND2X4M)                        0.18      10.15 r
  U620/Y (OR3X4M)                          0.32      10.47 r
  U348/Y (MX2X2M)                          0.17      10.64 r
  timer1count_reg_12_/D (DFFRQX1M)         0.00      10.64 r
  data arrival time                                  10.64

  clock pclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  timer1count_reg_12_/CK (DFFRQX1M)        0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                 -10.64
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: paddr[31] (input port clocked by pclk)
  Endpoint: timer1count_reg_9_
            (rising edge-triggered flip-flop clocked by pclk)
  Path Group: pclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock pclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  paddr[31] (in)                           0.00       5.70 f
  U610/Y (INVX4M)                          0.05       5.75 r
  U608/Y (NAND2X4M)                        0.07       5.81 f
  C2034/Y (OR2X4M)                         0.17       5.98 f
  C2035/Y (OR2X4M)                         0.17       6.14 f
  C2036/Y (OR2X4M)                         0.17       6.31 f
  C2037/Y (OR2X4M)                         0.17       6.48 f
  C2038/Y (OR2X4M)                         0.17       6.64 f
  C2039/Y (OR2X4M)                         0.18       6.82 f
  C2040/Y (OR2X8M)                         0.18       6.99 f
  C2041/Y (OR2X12M)                        0.16       7.16 f
  C2042/Y (OR2X12M)                        0.16       7.32 f
  C2043/Y (OR2X12M)                        0.16       7.48 f
  C2044/Y (OR2X4M)                         0.16       7.64 f
  C2045/Y (OR2X4M)                         0.17       7.81 f
  U676/Y (OR3X4M)                          0.22       8.02 f
  U641/Y (NOR3X8M)                         0.14       8.16 r
  U607/Y (NAND2BX4M)                       0.09       8.25 f
  U605/Y (NOR2X4M)                         0.11       8.35 r
  U604/Y (NAND2X2M)                        0.07       8.42 f
  U640/Y (INVXLM)                          0.07       8.49 r
  U675/Y (AND2X1M)                         0.16       8.66 r
  U678/Y (AND2X1M)                         0.18       8.84 r
  U646/Y (NAND2BX2M)                       0.08       8.92 f
  U638/Y (CLKINVX2M)                       0.07       8.99 r
  U603/Y (NAND2X2M)                        0.09       9.08 f
  U602/Y (OR2X2M)                          0.21       9.29 f
  C2164/Y (OR2X2M)                         0.22       9.51 f
  U633/Y (NOR2X4M)                         0.13       9.64 r
  U629/Y (OR2X1M)                          0.16       9.80 r
  C2456/Y (AND2X2M)                        0.17       9.96 r
  C2477/Y (AND2X4M)                        0.18      10.15 r
  U620/Y (OR3X4M)                          0.32      10.47 r
  U345/Y (MX2X2M)                          0.17      10.64 r
  timer1count_reg_9_/D (DFFRQX1M)          0.00      10.64 r
  data arrival time                                  10.64

  clock pclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  timer1count_reg_9_/CK (DFFRQX1M)         0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                 -10.64
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: paddr[31] (input port clocked by pclk)
  Endpoint: timer1count_reg_6_
            (rising edge-triggered flip-flop clocked by pclk)
  Path Group: pclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock pclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  paddr[31] (in)                           0.00       5.70 f
  U610/Y (INVX4M)                          0.05       5.75 r
  U608/Y (NAND2X4M)                        0.07       5.81 f
  C2034/Y (OR2X4M)                         0.17       5.98 f
  C2035/Y (OR2X4M)                         0.17       6.14 f
  C2036/Y (OR2X4M)                         0.17       6.31 f
  C2037/Y (OR2X4M)                         0.17       6.48 f
  C2038/Y (OR2X4M)                         0.17       6.64 f
  C2039/Y (OR2X4M)                         0.18       6.82 f
  C2040/Y (OR2X8M)                         0.18       6.99 f
  C2041/Y (OR2X12M)                        0.16       7.16 f
  C2042/Y (OR2X12M)                        0.16       7.32 f
  C2043/Y (OR2X12M)                        0.16       7.48 f
  C2044/Y (OR2X4M)                         0.16       7.64 f
  C2045/Y (OR2X4M)                         0.17       7.81 f
  U676/Y (OR3X4M)                          0.22       8.02 f
  U641/Y (NOR3X8M)                         0.14       8.16 r
  U607/Y (NAND2BX4M)                       0.09       8.25 f
  U605/Y (NOR2X4M)                         0.11       8.35 r
  U604/Y (NAND2X2M)                        0.07       8.42 f
  U640/Y (INVXLM)                          0.07       8.49 r
  U675/Y (AND2X1M)                         0.16       8.66 r
  U678/Y (AND2X1M)                         0.18       8.84 r
  U646/Y (NAND2BX2M)                       0.08       8.92 f
  U638/Y (CLKINVX2M)                       0.07       8.99 r
  U603/Y (NAND2X2M)                        0.09       9.08 f
  U602/Y (OR2X2M)                          0.21       9.29 f
  C2164/Y (OR2X2M)                         0.22       9.51 f
  U633/Y (NOR2X4M)                         0.13       9.64 r
  U629/Y (OR2X1M)                          0.16       9.80 r
  C2456/Y (AND2X2M)                        0.17       9.96 r
  C2477/Y (AND2X4M)                        0.18      10.15 r
  U620/Y (OR3X4M)                          0.32      10.47 r
  U342/Y (MX2X2M)                          0.17      10.64 r
  timer1count_reg_6_/D (DFFRQX1M)          0.00      10.64 r
  data arrival time                                  10.64

  clock pclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  timer1count_reg_6_/CK (DFFRQX1M)         0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                 -10.64
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: paddr[31] (input port clocked by pclk)
  Endpoint: timer1count_reg_3_
            (rising edge-triggered flip-flop clocked by pclk)
  Path Group: pclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock pclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  paddr[31] (in)                           0.00       5.70 f
  U610/Y (INVX4M)                          0.05       5.75 r
  U608/Y (NAND2X4M)                        0.07       5.81 f
  C2034/Y (OR2X4M)                         0.17       5.98 f
  C2035/Y (OR2X4M)                         0.17       6.14 f
  C2036/Y (OR2X4M)                         0.17       6.31 f
  C2037/Y (OR2X4M)                         0.17       6.48 f
  C2038/Y (OR2X4M)                         0.17       6.64 f
  C2039/Y (OR2X4M)                         0.18       6.82 f
  C2040/Y (OR2X8M)                         0.18       6.99 f
  C2041/Y (OR2X12M)                        0.16       7.16 f
  C2042/Y (OR2X12M)                        0.16       7.32 f
  C2043/Y (OR2X12M)                        0.16       7.48 f
  C2044/Y (OR2X4M)                         0.16       7.64 f
  C2045/Y (OR2X4M)                         0.17       7.81 f
  U676/Y (OR3X4M)                          0.22       8.02 f
  U641/Y (NOR3X8M)                         0.14       8.16 r
  U607/Y (NAND2BX4M)                       0.09       8.25 f
  U605/Y (NOR2X4M)                         0.11       8.35 r
  U604/Y (NAND2X2M)                        0.07       8.42 f
  U640/Y (INVXLM)                          0.07       8.49 r
  U675/Y (AND2X1M)                         0.16       8.66 r
  U678/Y (AND2X1M)                         0.18       8.84 r
  U646/Y (NAND2BX2M)                       0.08       8.92 f
  U638/Y (CLKINVX2M)                       0.07       8.99 r
  U603/Y (NAND2X2M)                        0.09       9.08 f
  U602/Y (OR2X2M)                          0.21       9.29 f
  C2164/Y (OR2X2M)                         0.22       9.51 f
  U633/Y (NOR2X4M)                         0.13       9.64 r
  U629/Y (OR2X1M)                          0.16       9.80 r
  C2456/Y (AND2X2M)                        0.17       9.96 r
  C2477/Y (AND2X4M)                        0.18      10.15 r
  U620/Y (OR3X4M)                          0.32      10.47 r
  U339/Y (MX2X2M)                          0.17      10.64 r
  timer1count_reg_3_/D (DFFRQX1M)          0.00      10.64 r
  data arrival time                                  10.64

  clock pclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  timer1count_reg_3_/CK (DFFRQX1M)         0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                 -10.64
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: paddr[31] (input port clocked by pclk)
  Endpoint: timer1count_reg_0_
            (rising edge-triggered flip-flop clocked by pclk)
  Path Group: pclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock pclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  paddr[31] (in)                           0.00       5.70 f
  U610/Y (INVX4M)                          0.05       5.75 r
  U608/Y (NAND2X4M)                        0.07       5.81 f
  C2034/Y (OR2X4M)                         0.17       5.98 f
  C2035/Y (OR2X4M)                         0.17       6.14 f
  C2036/Y (OR2X4M)                         0.17       6.31 f
  C2037/Y (OR2X4M)                         0.17       6.48 f
  C2038/Y (OR2X4M)                         0.17       6.64 f
  C2039/Y (OR2X4M)                         0.18       6.82 f
  C2040/Y (OR2X8M)                         0.18       6.99 f
  C2041/Y (OR2X12M)                        0.16       7.16 f
  C2042/Y (OR2X12M)                        0.16       7.32 f
  C2043/Y (OR2X12M)                        0.16       7.48 f
  C2044/Y (OR2X4M)                         0.16       7.64 f
  C2045/Y (OR2X4M)                         0.17       7.81 f
  U676/Y (OR3X4M)                          0.22       8.02 f
  U641/Y (NOR3X8M)                         0.14       8.16 r
  U607/Y (NAND2BX4M)                       0.09       8.25 f
  U605/Y (NOR2X4M)                         0.11       8.35 r
  U604/Y (NAND2X2M)                        0.07       8.42 f
  U640/Y (INVXLM)                          0.07       8.49 r
  U675/Y (AND2X1M)                         0.16       8.66 r
  U678/Y (AND2X1M)                         0.18       8.84 r
  U646/Y (NAND2BX2M)                       0.08       8.92 f
  U638/Y (CLKINVX2M)                       0.07       8.99 r
  U603/Y (NAND2X2M)                        0.09       9.08 f
  U602/Y (OR2X2M)                          0.21       9.29 f
  C2164/Y (OR2X2M)                         0.22       9.51 f
  U633/Y (NOR2X4M)                         0.13       9.64 r
  U629/Y (OR2X1M)                          0.16       9.80 r
  C2456/Y (AND2X2M)                        0.17       9.96 r
  C2477/Y (AND2X4M)                        0.18      10.15 r
  U620/Y (OR3X4M)                          0.32      10.47 r
  U337/Y (MX2X2M)                          0.17      10.64 r
  timer1count_reg_0_/D (DFFRQX1M)          0.00      10.64 r
  data arrival time                                  10.64

  clock pclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  timer1count_reg_0_/CK (DFFRQX1M)         0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                 -10.64
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: paddr[31] (input port clocked by pclk)
  Endpoint: timer0_value_reg_31_
            (rising edge-triggered flip-flop clocked by pclk)
  Path Group: pclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock pclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  paddr[31] (in)                           0.00       5.70 f
  U610/Y (INVX4M)                          0.05       5.75 r
  U608/Y (NAND2X4M)                        0.07       5.81 f
  C2034/Y (OR2X4M)                         0.17       5.98 f
  C2035/Y (OR2X4M)                         0.17       6.14 f
  C2036/Y (OR2X4M)                         0.17       6.31 f
  C2037/Y (OR2X4M)                         0.17       6.48 f
  C2038/Y (OR2X4M)                         0.17       6.64 f
  C2039/Y (OR2X4M)                         0.18       6.82 f
  C2040/Y (OR2X8M)                         0.18       6.99 f
  C2041/Y (OR2X12M)                        0.16       7.16 f
  C2042/Y (OR2X12M)                        0.16       7.32 f
  C2043/Y (OR2X12M)                        0.16       7.48 f
  C2044/Y (OR2X4M)                         0.16       7.64 f
  C2045/Y (OR2X4M)                         0.17       7.81 f
  U676/Y (OR3X4M)                          0.22       8.02 f
  U641/Y (NOR3X8M)                         0.14       8.16 r
  U607/Y (NAND2BX4M)                       0.09       8.25 f
  U605/Y (NOR2X4M)                         0.11       8.35 r
  U604/Y (NAND2X2M)                        0.07       8.42 f
  U640/Y (INVXLM)                          0.07       8.49 r
  U675/Y (AND2X1M)                         0.16       8.66 r
  U678/Y (AND2X1M)                         0.18       8.84 r
  U646/Y (NAND2BX2M)                       0.08       8.92 f
  U638/Y (CLKINVX2M)                       0.07       8.99 r
  U603/Y (NAND2X2M)                        0.09       9.08 f
  U637/Y (CLKINVX2M)                       0.07       9.14 r
  U636/Y (NAND2X2M)                        0.09       9.23 f
  C2062/Y (OR2X4M)                         0.19       9.42 f
  U601/Y (NOR2X2M)                         0.17       9.60 r
  U624/Y (NOR2X1M)                         0.12       9.72 f
  U621/Y (AOI2BB1X2M)                      0.28      10.00 f
  U614/Y (CLKAND2X4M)                      0.35      10.35 f
  U232/Y (MX2X2M)                          0.30      10.64 r
  timer0_value_reg_31_/D (DFFRQX1M)        0.00      10.64 r
  data arrival time                                  10.64

  clock pclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  timer0_value_reg_31_/CK (DFFRQX1M)       0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                 -10.64
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: paddr[31] (input port clocked by pclk)
  Endpoint: timer0_value_reg_28_
            (rising edge-triggered flip-flop clocked by pclk)
  Path Group: pclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock pclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  paddr[31] (in)                           0.00       5.70 f
  U610/Y (INVX4M)                          0.05       5.75 r
  U608/Y (NAND2X4M)                        0.07       5.81 f
  C2034/Y (OR2X4M)                         0.17       5.98 f
  C2035/Y (OR2X4M)                         0.17       6.14 f
  C2036/Y (OR2X4M)                         0.17       6.31 f
  C2037/Y (OR2X4M)                         0.17       6.48 f
  C2038/Y (OR2X4M)                         0.17       6.64 f
  C2039/Y (OR2X4M)                         0.18       6.82 f
  C2040/Y (OR2X8M)                         0.18       6.99 f
  C2041/Y (OR2X12M)                        0.16       7.16 f
  C2042/Y (OR2X12M)                        0.16       7.32 f
  C2043/Y (OR2X12M)                        0.16       7.48 f
  C2044/Y (OR2X4M)                         0.16       7.64 f
  C2045/Y (OR2X4M)                         0.17       7.81 f
  U676/Y (OR3X4M)                          0.22       8.02 f
  U641/Y (NOR3X8M)                         0.14       8.16 r
  U607/Y (NAND2BX4M)                       0.09       8.25 f
  U605/Y (NOR2X4M)                         0.11       8.35 r
  U604/Y (NAND2X2M)                        0.07       8.42 f
  U640/Y (INVXLM)                          0.07       8.49 r
  U675/Y (AND2X1M)                         0.16       8.66 r
  U678/Y (AND2X1M)                         0.18       8.84 r
  U646/Y (NAND2BX2M)                       0.08       8.92 f
  U638/Y (CLKINVX2M)                       0.07       8.99 r
  U603/Y (NAND2X2M)                        0.09       9.08 f
  U637/Y (CLKINVX2M)                       0.07       9.14 r
  U636/Y (NAND2X2M)                        0.09       9.23 f
  C2062/Y (OR2X4M)                         0.19       9.42 f
  U601/Y (NOR2X2M)                         0.17       9.60 r
  U624/Y (NOR2X1M)                         0.12       9.72 f
  U621/Y (AOI2BB1X2M)                      0.28      10.00 f
  U614/Y (CLKAND2X4M)                      0.35      10.35 f
  U235/Y (MX2X2M)                          0.30      10.64 r
  timer0_value_reg_28_/D (DFFRQX1M)        0.00      10.64 r
  data arrival time                                  10.64

  clock pclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  timer0_value_reg_28_/CK (DFFRQX1M)       0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                 -10.64
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: paddr[31] (input port clocked by pclk)
  Endpoint: timer0_value_reg_25_
            (rising edge-triggered flip-flop clocked by pclk)
  Path Group: pclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock pclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  paddr[31] (in)                           0.00       5.70 f
  U610/Y (INVX4M)                          0.05       5.75 r
  U608/Y (NAND2X4M)                        0.07       5.81 f
  C2034/Y (OR2X4M)                         0.17       5.98 f
  C2035/Y (OR2X4M)                         0.17       6.14 f
  C2036/Y (OR2X4M)                         0.17       6.31 f
  C2037/Y (OR2X4M)                         0.17       6.48 f
  C2038/Y (OR2X4M)                         0.17       6.64 f
  C2039/Y (OR2X4M)                         0.18       6.82 f
  C2040/Y (OR2X8M)                         0.18       6.99 f
  C2041/Y (OR2X12M)                        0.16       7.16 f
  C2042/Y (OR2X12M)                        0.16       7.32 f
  C2043/Y (OR2X12M)                        0.16       7.48 f
  C2044/Y (OR2X4M)                         0.16       7.64 f
  C2045/Y (OR2X4M)                         0.17       7.81 f
  U676/Y (OR3X4M)                          0.22       8.02 f
  U641/Y (NOR3X8M)                         0.14       8.16 r
  U607/Y (NAND2BX4M)                       0.09       8.25 f
  U605/Y (NOR2X4M)                         0.11       8.35 r
  U604/Y (NAND2X2M)                        0.07       8.42 f
  U640/Y (INVXLM)                          0.07       8.49 r
  U675/Y (AND2X1M)                         0.16       8.66 r
  U678/Y (AND2X1M)                         0.18       8.84 r
  U646/Y (NAND2BX2M)                       0.08       8.92 f
  U638/Y (CLKINVX2M)                       0.07       8.99 r
  U603/Y (NAND2X2M)                        0.09       9.08 f
  U637/Y (CLKINVX2M)                       0.07       9.14 r
  U636/Y (NAND2X2M)                        0.09       9.23 f
  C2062/Y (OR2X4M)                         0.19       9.42 f
  U601/Y (NOR2X2M)                         0.17       9.60 r
  U624/Y (NOR2X1M)                         0.12       9.72 f
  U621/Y (AOI2BB1X2M)                      0.28      10.00 f
  U614/Y (CLKAND2X4M)                      0.35      10.35 f
  U238/Y (MX2X2M)                          0.30      10.64 r
  timer0_value_reg_25_/D (DFFRQX1M)        0.00      10.64 r
  data arrival time                                  10.64

  clock pclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  timer0_value_reg_25_/CK (DFFRQX1M)       0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                 -10.64
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: paddr[31] (input port clocked by pclk)
  Endpoint: timer0_value_reg_22_
            (rising edge-triggered flip-flop clocked by pclk)
  Path Group: pclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock pclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  paddr[31] (in)                           0.00       5.70 f
  U610/Y (INVX4M)                          0.05       5.75 r
  U608/Y (NAND2X4M)                        0.07       5.81 f
  C2034/Y (OR2X4M)                         0.17       5.98 f
  C2035/Y (OR2X4M)                         0.17       6.14 f
  C2036/Y (OR2X4M)                         0.17       6.31 f
  C2037/Y (OR2X4M)                         0.17       6.48 f
  C2038/Y (OR2X4M)                         0.17       6.64 f
  C2039/Y (OR2X4M)                         0.18       6.82 f
  C2040/Y (OR2X8M)                         0.18       6.99 f
  C2041/Y (OR2X12M)                        0.16       7.16 f
  C2042/Y (OR2X12M)                        0.16       7.32 f
  C2043/Y (OR2X12M)                        0.16       7.48 f
  C2044/Y (OR2X4M)                         0.16       7.64 f
  C2045/Y (OR2X4M)                         0.17       7.81 f
  U676/Y (OR3X4M)                          0.22       8.02 f
  U641/Y (NOR3X8M)                         0.14       8.16 r
  U607/Y (NAND2BX4M)                       0.09       8.25 f
  U605/Y (NOR2X4M)                         0.11       8.35 r
  U604/Y (NAND2X2M)                        0.07       8.42 f
  U640/Y (INVXLM)                          0.07       8.49 r
  U675/Y (AND2X1M)                         0.16       8.66 r
  U678/Y (AND2X1M)                         0.18       8.84 r
  U646/Y (NAND2BX2M)                       0.08       8.92 f
  U638/Y (CLKINVX2M)                       0.07       8.99 r
  U603/Y (NAND2X2M)                        0.09       9.08 f
  U637/Y (CLKINVX2M)                       0.07       9.14 r
  U636/Y (NAND2X2M)                        0.09       9.23 f
  C2062/Y (OR2X4M)                         0.19       9.42 f
  U601/Y (NOR2X2M)                         0.17       9.60 r
  U624/Y (NOR2X1M)                         0.12       9.72 f
  U621/Y (AOI2BB1X2M)                      0.28      10.00 f
  U614/Y (CLKAND2X4M)                      0.35      10.35 f
  U241/Y (MX2X2M)                          0.30      10.64 r
  timer0_value_reg_22_/D (DFFRQX1M)        0.00      10.64 r
  data arrival time                                  10.64

  clock pclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  timer0_value_reg_22_/CK (DFFRQX1M)       0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                 -10.64
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: paddr[31] (input port clocked by pclk)
  Endpoint: timer0_value_reg_19_
            (rising edge-triggered flip-flop clocked by pclk)
  Path Group: pclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock pclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  paddr[31] (in)                           0.00       5.70 f
  U610/Y (INVX4M)                          0.05       5.75 r
  U608/Y (NAND2X4M)                        0.07       5.81 f
  C2034/Y (OR2X4M)                         0.17       5.98 f
  C2035/Y (OR2X4M)                         0.17       6.14 f
  C2036/Y (OR2X4M)                         0.17       6.31 f
  C2037/Y (OR2X4M)                         0.17       6.48 f
  C2038/Y (OR2X4M)                         0.17       6.64 f
  C2039/Y (OR2X4M)                         0.18       6.82 f
  C2040/Y (OR2X8M)                         0.18       6.99 f
  C2041/Y (OR2X12M)                        0.16       7.16 f
  C2042/Y (OR2X12M)                        0.16       7.32 f
  C2043/Y (OR2X12M)                        0.16       7.48 f
  C2044/Y (OR2X4M)                         0.16       7.64 f
  C2045/Y (OR2X4M)                         0.17       7.81 f
  U676/Y (OR3X4M)                          0.22       8.02 f
  U641/Y (NOR3X8M)                         0.14       8.16 r
  U607/Y (NAND2BX4M)                       0.09       8.25 f
  U605/Y (NOR2X4M)                         0.11       8.35 r
  U604/Y (NAND2X2M)                        0.07       8.42 f
  U640/Y (INVXLM)                          0.07       8.49 r
  U675/Y (AND2X1M)                         0.16       8.66 r
  U678/Y (AND2X1M)                         0.18       8.84 r
  U646/Y (NAND2BX2M)                       0.08       8.92 f
  U638/Y (CLKINVX2M)                       0.07       8.99 r
  U603/Y (NAND2X2M)                        0.09       9.08 f
  U637/Y (CLKINVX2M)                       0.07       9.14 r
  U636/Y (NAND2X2M)                        0.09       9.23 f
  C2062/Y (OR2X4M)                         0.19       9.42 f
  U601/Y (NOR2X2M)                         0.17       9.60 r
  U624/Y (NOR2X1M)                         0.12       9.72 f
  U621/Y (AOI2BB1X2M)                      0.28      10.00 f
  U614/Y (CLKAND2X4M)                      0.35      10.35 f
  U244/Y (MX2X2M)                          0.30      10.64 r
  timer0_value_reg_19_/D (DFFRQX1M)        0.00      10.64 r
  data arrival time                                  10.64

  clock pclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  timer0_value_reg_19_/CK (DFFRQX1M)       0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                 -10.64
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: paddr[31] (input port clocked by pclk)
  Endpoint: timer0_value_reg_16_
            (rising edge-triggered flip-flop clocked by pclk)
  Path Group: pclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock pclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  paddr[31] (in)                           0.00       5.70 f
  U610/Y (INVX4M)                          0.05       5.75 r
  U608/Y (NAND2X4M)                        0.07       5.81 f
  C2034/Y (OR2X4M)                         0.17       5.98 f
  C2035/Y (OR2X4M)                         0.17       6.14 f
  C2036/Y (OR2X4M)                         0.17       6.31 f
  C2037/Y (OR2X4M)                         0.17       6.48 f
  C2038/Y (OR2X4M)                         0.17       6.64 f
  C2039/Y (OR2X4M)                         0.18       6.82 f
  C2040/Y (OR2X8M)                         0.18       6.99 f
  C2041/Y (OR2X12M)                        0.16       7.16 f
  C2042/Y (OR2X12M)                        0.16       7.32 f
  C2043/Y (OR2X12M)                        0.16       7.48 f
  C2044/Y (OR2X4M)                         0.16       7.64 f
  C2045/Y (OR2X4M)                         0.17       7.81 f
  U676/Y (OR3X4M)                          0.22       8.02 f
  U641/Y (NOR3X8M)                         0.14       8.16 r
  U607/Y (NAND2BX4M)                       0.09       8.25 f
  U605/Y (NOR2X4M)                         0.11       8.35 r
  U604/Y (NAND2X2M)                        0.07       8.42 f
  U640/Y (INVXLM)                          0.07       8.49 r
  U675/Y (AND2X1M)                         0.16       8.66 r
  U678/Y (AND2X1M)                         0.18       8.84 r
  U646/Y (NAND2BX2M)                       0.08       8.92 f
  U638/Y (CLKINVX2M)                       0.07       8.99 r
  U603/Y (NAND2X2M)                        0.09       9.08 f
  U637/Y (CLKINVX2M)                       0.07       9.14 r
  U636/Y (NAND2X2M)                        0.09       9.23 f
  C2062/Y (OR2X4M)                         0.19       9.42 f
  U601/Y (NOR2X2M)                         0.17       9.60 r
  U624/Y (NOR2X1M)                         0.12       9.72 f
  U621/Y (AOI2BB1X2M)                      0.28      10.00 f
  U614/Y (CLKAND2X4M)                      0.35      10.35 f
  U247/Y (MX2X2M)                          0.30      10.64 r
  timer0_value_reg_16_/D (DFFRQX1M)        0.00      10.64 r
  data arrival time                                  10.64

  clock pclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  timer0_value_reg_16_/CK (DFFRQX1M)       0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                 -10.64
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: paddr[31] (input port clocked by pclk)
  Endpoint: timer0_value_reg_13_
            (rising edge-triggered flip-flop clocked by pclk)
  Path Group: pclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock pclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  paddr[31] (in)                           0.00       5.70 f
  U610/Y (INVX4M)                          0.05       5.75 r
  U608/Y (NAND2X4M)                        0.07       5.81 f
  C2034/Y (OR2X4M)                         0.17       5.98 f
  C2035/Y (OR2X4M)                         0.17       6.14 f
  C2036/Y (OR2X4M)                         0.17       6.31 f
  C2037/Y (OR2X4M)                         0.17       6.48 f
  C2038/Y (OR2X4M)                         0.17       6.64 f
  C2039/Y (OR2X4M)                         0.18       6.82 f
  C2040/Y (OR2X8M)                         0.18       6.99 f
  C2041/Y (OR2X12M)                        0.16       7.16 f
  C2042/Y (OR2X12M)                        0.16       7.32 f
  C2043/Y (OR2X12M)                        0.16       7.48 f
  C2044/Y (OR2X4M)                         0.16       7.64 f
  C2045/Y (OR2X4M)                         0.17       7.81 f
  U676/Y (OR3X4M)                          0.22       8.02 f
  U641/Y (NOR3X8M)                         0.14       8.16 r
  U607/Y (NAND2BX4M)                       0.09       8.25 f
  U605/Y (NOR2X4M)                         0.11       8.35 r
  U604/Y (NAND2X2M)                        0.07       8.42 f
  U640/Y (INVXLM)                          0.07       8.49 r
  U675/Y (AND2X1M)                         0.16       8.66 r
  U678/Y (AND2X1M)                         0.18       8.84 r
  U646/Y (NAND2BX2M)                       0.08       8.92 f
  U638/Y (CLKINVX2M)                       0.07       8.99 r
  U603/Y (NAND2X2M)                        0.09       9.08 f
  U637/Y (CLKINVX2M)                       0.07       9.14 r
  U636/Y (NAND2X2M)                        0.09       9.23 f
  C2062/Y (OR2X4M)                         0.19       9.42 f
  U601/Y (NOR2X2M)                         0.17       9.60 r
  U624/Y (NOR2X1M)                         0.12       9.72 f
  U621/Y (AOI2BB1X2M)                      0.28      10.00 f
  U614/Y (CLKAND2X4M)                      0.35      10.35 f
  U250/Y (MX2X2M)                          0.30      10.64 r
  timer0_value_reg_13_/D (DFFRQX1M)        0.00      10.64 r
  data arrival time                                  10.64

  clock pclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  timer0_value_reg_13_/CK (DFFRQX1M)       0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                 -10.64
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: paddr[31] (input port clocked by pclk)
  Endpoint: timer0_value_reg_10_
            (rising edge-triggered flip-flop clocked by pclk)
  Path Group: pclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock pclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  paddr[31] (in)                           0.00       5.70 f
  U610/Y (INVX4M)                          0.05       5.75 r
  U608/Y (NAND2X4M)                        0.07       5.81 f
  C2034/Y (OR2X4M)                         0.17       5.98 f
  C2035/Y (OR2X4M)                         0.17       6.14 f
  C2036/Y (OR2X4M)                         0.17       6.31 f
  C2037/Y (OR2X4M)                         0.17       6.48 f
  C2038/Y (OR2X4M)                         0.17       6.64 f
  C2039/Y (OR2X4M)                         0.18       6.82 f
  C2040/Y (OR2X8M)                         0.18       6.99 f
  C2041/Y (OR2X12M)                        0.16       7.16 f
  C2042/Y (OR2X12M)                        0.16       7.32 f
  C2043/Y (OR2X12M)                        0.16       7.48 f
  C2044/Y (OR2X4M)                         0.16       7.64 f
  C2045/Y (OR2X4M)                         0.17       7.81 f
  U676/Y (OR3X4M)                          0.22       8.02 f
  U641/Y (NOR3X8M)                         0.14       8.16 r
  U607/Y (NAND2BX4M)                       0.09       8.25 f
  U605/Y (NOR2X4M)                         0.11       8.35 r
  U604/Y (NAND2X2M)                        0.07       8.42 f
  U640/Y (INVXLM)                          0.07       8.49 r
  U675/Y (AND2X1M)                         0.16       8.66 r
  U678/Y (AND2X1M)                         0.18       8.84 r
  U646/Y (NAND2BX2M)                       0.08       8.92 f
  U638/Y (CLKINVX2M)                       0.07       8.99 r
  U603/Y (NAND2X2M)                        0.09       9.08 f
  U637/Y (CLKINVX2M)                       0.07       9.14 r
  U636/Y (NAND2X2M)                        0.09       9.23 f
  C2062/Y (OR2X4M)                         0.19       9.42 f
  U601/Y (NOR2X2M)                         0.17       9.60 r
  U624/Y (NOR2X1M)                         0.12       9.72 f
  U621/Y (AOI2BB1X2M)                      0.28      10.00 f
  U614/Y (CLKAND2X4M)                      0.35      10.35 f
  U253/Y (MX2X2M)                          0.30      10.64 r
  timer0_value_reg_10_/D (DFFRQX1M)        0.00      10.64 r
  data arrival time                                  10.64

  clock pclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  timer0_value_reg_10_/CK (DFFRQX1M)       0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                 -10.64
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: paddr[31] (input port clocked by pclk)
  Endpoint: timer0_value_reg_7_
            (rising edge-triggered flip-flop clocked by pclk)
  Path Group: pclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock pclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  paddr[31] (in)                           0.00       5.70 f
  U610/Y (INVX4M)                          0.05       5.75 r
  U608/Y (NAND2X4M)                        0.07       5.81 f
  C2034/Y (OR2X4M)                         0.17       5.98 f
  C2035/Y (OR2X4M)                         0.17       6.14 f
  C2036/Y (OR2X4M)                         0.17       6.31 f
  C2037/Y (OR2X4M)                         0.17       6.48 f
  C2038/Y (OR2X4M)                         0.17       6.64 f
  C2039/Y (OR2X4M)                         0.18       6.82 f
  C2040/Y (OR2X8M)                         0.18       6.99 f
  C2041/Y (OR2X12M)                        0.16       7.16 f
  C2042/Y (OR2X12M)                        0.16       7.32 f
  C2043/Y (OR2X12M)                        0.16       7.48 f
  C2044/Y (OR2X4M)                         0.16       7.64 f
  C2045/Y (OR2X4M)                         0.17       7.81 f
  U676/Y (OR3X4M)                          0.22       8.02 f
  U641/Y (NOR3X8M)                         0.14       8.16 r
  U607/Y (NAND2BX4M)                       0.09       8.25 f
  U605/Y (NOR2X4M)                         0.11       8.35 r
  U604/Y (NAND2X2M)                        0.07       8.42 f
  U640/Y (INVXLM)                          0.07       8.49 r
  U675/Y (AND2X1M)                         0.16       8.66 r
  U678/Y (AND2X1M)                         0.18       8.84 r
  U646/Y (NAND2BX2M)                       0.08       8.92 f
  U638/Y (CLKINVX2M)                       0.07       8.99 r
  U603/Y (NAND2X2M)                        0.09       9.08 f
  U637/Y (CLKINVX2M)                       0.07       9.14 r
  U636/Y (NAND2X2M)                        0.09       9.23 f
  C2062/Y (OR2X4M)                         0.19       9.42 f
  U601/Y (NOR2X2M)                         0.17       9.60 r
  U624/Y (NOR2X1M)                         0.12       9.72 f
  U621/Y (AOI2BB1X2M)                      0.28      10.00 f
  U614/Y (CLKAND2X4M)                      0.35      10.35 f
  U256/Y (MX2X2M)                          0.30      10.64 r
  timer0_value_reg_7_/D (DFFRQX1M)         0.00      10.64 r
  data arrival time                                  10.64

  clock pclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  timer0_value_reg_7_/CK (DFFRQX1M)        0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                 -10.64
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: paddr[31] (input port clocked by pclk)
  Endpoint: timer0_value_reg_4_
            (rising edge-triggered flip-flop clocked by pclk)
  Path Group: pclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock pclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  paddr[31] (in)                           0.00       5.70 f
  U610/Y (INVX4M)                          0.05       5.75 r
  U608/Y (NAND2X4M)                        0.07       5.81 f
  C2034/Y (OR2X4M)                         0.17       5.98 f
  C2035/Y (OR2X4M)                         0.17       6.14 f
  C2036/Y (OR2X4M)                         0.17       6.31 f
  C2037/Y (OR2X4M)                         0.17       6.48 f
  C2038/Y (OR2X4M)                         0.17       6.64 f
  C2039/Y (OR2X4M)                         0.18       6.82 f
  C2040/Y (OR2X8M)                         0.18       6.99 f
  C2041/Y (OR2X12M)                        0.16       7.16 f
  C2042/Y (OR2X12M)                        0.16       7.32 f
  C2043/Y (OR2X12M)                        0.16       7.48 f
  C2044/Y (OR2X4M)                         0.16       7.64 f
  C2045/Y (OR2X4M)                         0.17       7.81 f
  U676/Y (OR3X4M)                          0.22       8.02 f
  U641/Y (NOR3X8M)                         0.14       8.16 r
  U607/Y (NAND2BX4M)                       0.09       8.25 f
  U605/Y (NOR2X4M)                         0.11       8.35 r
  U604/Y (NAND2X2M)                        0.07       8.42 f
  U640/Y (INVXLM)                          0.07       8.49 r
  U675/Y (AND2X1M)                         0.16       8.66 r
  U678/Y (AND2X1M)                         0.18       8.84 r
  U646/Y (NAND2BX2M)                       0.08       8.92 f
  U638/Y (CLKINVX2M)                       0.07       8.99 r
  U603/Y (NAND2X2M)                        0.09       9.08 f
  U637/Y (CLKINVX2M)                       0.07       9.14 r
  U636/Y (NAND2X2M)                        0.09       9.23 f
  C2062/Y (OR2X4M)                         0.19       9.42 f
  U601/Y (NOR2X2M)                         0.17       9.60 r
  U624/Y (NOR2X1M)                         0.12       9.72 f
  U621/Y (AOI2BB1X2M)                      0.28      10.00 f
  U614/Y (CLKAND2X4M)                      0.35      10.35 f
  U259/Y (MX2X2M)                          0.30      10.64 r
  timer0_value_reg_4_/D (DFFRQX1M)         0.00      10.64 r
  data arrival time                                  10.64

  clock pclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  timer0_value_reg_4_/CK (DFFRQX1M)        0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                 -10.64
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: paddr[31] (input port clocked by pclk)
  Endpoint: timer0_value_reg_0_
            (rising edge-triggered flip-flop clocked by pclk)
  Path Group: pclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock pclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  paddr[31] (in)                           0.00       5.70 f
  U610/Y (INVX4M)                          0.05       5.75 r
  U608/Y (NAND2X4M)                        0.07       5.81 f
  C2034/Y (OR2X4M)                         0.17       5.98 f
  C2035/Y (OR2X4M)                         0.17       6.14 f
  C2036/Y (OR2X4M)                         0.17       6.31 f
  C2037/Y (OR2X4M)                         0.17       6.48 f
  C2038/Y (OR2X4M)                         0.17       6.64 f
  C2039/Y (OR2X4M)                         0.18       6.82 f
  C2040/Y (OR2X8M)                         0.18       6.99 f
  C2041/Y (OR2X12M)                        0.16       7.16 f
  C2042/Y (OR2X12M)                        0.16       7.32 f
  C2043/Y (OR2X12M)                        0.16       7.48 f
  C2044/Y (OR2X4M)                         0.16       7.64 f
  C2045/Y (OR2X4M)                         0.17       7.81 f
  U676/Y (OR3X4M)                          0.22       8.02 f
  U641/Y (NOR3X8M)                         0.14       8.16 r
  U607/Y (NAND2BX4M)                       0.09       8.25 f
  U605/Y (NOR2X4M)                         0.11       8.35 r
  U604/Y (NAND2X2M)                        0.07       8.42 f
  U640/Y (INVXLM)                          0.07       8.49 r
  U675/Y (AND2X1M)                         0.16       8.66 r
  U678/Y (AND2X1M)                         0.18       8.84 r
  U646/Y (NAND2BX2M)                       0.08       8.92 f
  U638/Y (CLKINVX2M)                       0.07       8.99 r
  U603/Y (NAND2X2M)                        0.09       9.08 f
  U637/Y (CLKINVX2M)                       0.07       9.14 r
  U636/Y (NAND2X2M)                        0.09       9.23 f
  C2062/Y (OR2X4M)                         0.19       9.42 f
  U601/Y (NOR2X2M)                         0.17       9.60 r
  U624/Y (NOR2X1M)                         0.12       9.72 f
  U621/Y (AOI2BB1X2M)                      0.28      10.00 f
  U614/Y (CLKAND2X4M)                      0.35      10.35 f
  U612/Y (MX2X1M)                          0.30      10.64 r
  timer0_value_reg_0_/D (DFFRQX1M)         0.00      10.64 r
  data arrival time                                  10.64

  clock pclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  timer0_value_reg_0_/CK (DFFRQX1M)        0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                 -10.64
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: paddr[31] (input port clocked by pclk)
  Endpoint: timer0count_reg_28_
            (rising edge-triggered flip-flop clocked by pclk)
  Path Group: pclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock pclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  paddr[31] (in)                           0.00       5.70 f
  U610/Y (INVX4M)                          0.05       5.75 r
  U608/Y (NAND2X4M)                        0.07       5.81 f
  C2034/Y (OR2X4M)                         0.17       5.98 f
  C2035/Y (OR2X4M)                         0.17       6.14 f
  C2036/Y (OR2X4M)                         0.17       6.31 f
  C2037/Y (OR2X4M)                         0.17       6.48 f
  C2038/Y (OR2X4M)                         0.17       6.64 f
  C2039/Y (OR2X4M)                         0.18       6.82 f
  C2040/Y (OR2X8M)                         0.18       6.99 f
  C2041/Y (OR2X12M)                        0.16       7.16 f
  C2042/Y (OR2X12M)                        0.16       7.32 f
  C2043/Y (OR2X12M)                        0.16       7.48 f
  C2044/Y (OR2X4M)                         0.16       7.64 f
  C2045/Y (OR2X4M)                         0.17       7.81 f
  U676/Y (OR3X4M)                          0.22       8.02 f
  U641/Y (NOR3X8M)                         0.14       8.16 r
  U607/Y (NAND2BX4M)                       0.09       8.25 f
  U605/Y (NOR2X4M)                         0.11       8.35 r
  U604/Y (NAND2X2M)                        0.07       8.42 f
  U640/Y (INVXLM)                          0.07       8.49 r
  U675/Y (AND2X1M)                         0.16       8.66 r
  U678/Y (AND2X1M)                         0.18       8.84 r
  U646/Y (NAND2BX2M)                       0.08       8.92 f
  U638/Y (CLKINVX2M)                       0.07       8.99 r
  U603/Y (NAND2X2M)                        0.09       9.08 f
  U637/Y (CLKINVX2M)                       0.07       9.14 r
  U636/Y (NAND2X2M)                        0.09       9.23 f
  C2062/Y (OR2X4M)                         0.19       9.42 f
  U601/Y (NOR2X2M)                         0.17       9.60 r
  U628/Y (NOR2X1M)                         0.11       9.71 f
  U626/Y (NOR2X2M)                         0.11       9.82 r
  U599/Y (CLKAND2X2M)                      0.28      10.10 r
  U619/Y (OR3X4M)                          0.36      10.46 r
  U294/Y (MX2X2M)                          0.18      10.63 r
  timer0count_reg_28_/D (DFFRQX1M)         0.00      10.63 r
  data arrival time                                  10.63

  clock pclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  timer0count_reg_28_/CK (DFFRQX1M)        0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                 -10.63
  -----------------------------------------------------------
  slack (MET)                                         0.04


  Startpoint: paddr[31] (input port clocked by pclk)
  Endpoint: timer0count_reg_25_
            (rising edge-triggered flip-flop clocked by pclk)
  Path Group: pclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock pclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  paddr[31] (in)                           0.00       5.70 f
  U610/Y (INVX4M)                          0.05       5.75 r
  U608/Y (NAND2X4M)                        0.07       5.81 f
  C2034/Y (OR2X4M)                         0.17       5.98 f
  C2035/Y (OR2X4M)                         0.17       6.14 f
  C2036/Y (OR2X4M)                         0.17       6.31 f
  C2037/Y (OR2X4M)                         0.17       6.48 f
  C2038/Y (OR2X4M)                         0.17       6.64 f
  C2039/Y (OR2X4M)                         0.18       6.82 f
  C2040/Y (OR2X8M)                         0.18       6.99 f
  C2041/Y (OR2X12M)                        0.16       7.16 f
  C2042/Y (OR2X12M)                        0.16       7.32 f
  C2043/Y (OR2X12M)                        0.16       7.48 f
  C2044/Y (OR2X4M)                         0.16       7.64 f
  C2045/Y (OR2X4M)                         0.17       7.81 f
  U676/Y (OR3X4M)                          0.22       8.02 f
  U641/Y (NOR3X8M)                         0.14       8.16 r
  U607/Y (NAND2BX4M)                       0.09       8.25 f
  U605/Y (NOR2X4M)                         0.11       8.35 r
  U604/Y (NAND2X2M)                        0.07       8.42 f
  U640/Y (INVXLM)                          0.07       8.49 r
  U675/Y (AND2X1M)                         0.16       8.66 r
  U678/Y (AND2X1M)                         0.18       8.84 r
  U646/Y (NAND2BX2M)                       0.08       8.92 f
  U638/Y (CLKINVX2M)                       0.07       8.99 r
  U603/Y (NAND2X2M)                        0.09       9.08 f
  U637/Y (CLKINVX2M)                       0.07       9.14 r
  U636/Y (NAND2X2M)                        0.09       9.23 f
  C2062/Y (OR2X4M)                         0.19       9.42 f
  U601/Y (NOR2X2M)                         0.17       9.60 r
  U628/Y (NOR2X1M)                         0.11       9.71 f
  U626/Y (NOR2X2M)                         0.11       9.82 r
  U599/Y (CLKAND2X2M)                      0.28      10.10 r
  U619/Y (OR3X4M)                          0.36      10.46 r
  U291/Y (MX2X2M)                          0.18      10.63 r
  timer0count_reg_25_/D (DFFRQX1M)         0.00      10.63 r
  data arrival time                                  10.63

  clock pclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  timer0count_reg_25_/CK (DFFRQX1M)        0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                 -10.63
  -----------------------------------------------------------
  slack (MET)                                         0.04


  Startpoint: paddr[31] (input port clocked by pclk)
  Endpoint: timer0count_reg_22_
            (rising edge-triggered flip-flop clocked by pclk)
  Path Group: pclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock pclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  paddr[31] (in)                           0.00       5.70 f
  U610/Y (INVX4M)                          0.05       5.75 r
  U608/Y (NAND2X4M)                        0.07       5.81 f
  C2034/Y (OR2X4M)                         0.17       5.98 f
  C2035/Y (OR2X4M)                         0.17       6.14 f
  C2036/Y (OR2X4M)                         0.17       6.31 f
  C2037/Y (OR2X4M)                         0.17       6.48 f
  C2038/Y (OR2X4M)                         0.17       6.64 f
  C2039/Y (OR2X4M)                         0.18       6.82 f
  C2040/Y (OR2X8M)                         0.18       6.99 f
  C2041/Y (OR2X12M)                        0.16       7.16 f
  C2042/Y (OR2X12M)                        0.16       7.32 f
  C2043/Y (OR2X12M)                        0.16       7.48 f
  C2044/Y (OR2X4M)                         0.16       7.64 f
  C2045/Y (OR2X4M)                         0.17       7.81 f
  U676/Y (OR3X4M)                          0.22       8.02 f
  U641/Y (NOR3X8M)                         0.14       8.16 r
  U607/Y (NAND2BX4M)                       0.09       8.25 f
  U605/Y (NOR2X4M)                         0.11       8.35 r
  U604/Y (NAND2X2M)                        0.07       8.42 f
  U640/Y (INVXLM)                          0.07       8.49 r
  U675/Y (AND2X1M)                         0.16       8.66 r
  U678/Y (AND2X1M)                         0.18       8.84 r
  U646/Y (NAND2BX2M)                       0.08       8.92 f
  U638/Y (CLKINVX2M)                       0.07       8.99 r
  U603/Y (NAND2X2M)                        0.09       9.08 f
  U637/Y (CLKINVX2M)                       0.07       9.14 r
  U636/Y (NAND2X2M)                        0.09       9.23 f
  C2062/Y (OR2X4M)                         0.19       9.42 f
  U601/Y (NOR2X2M)                         0.17       9.60 r
  U628/Y (NOR2X1M)                         0.11       9.71 f
  U626/Y (NOR2X2M)                         0.11       9.82 r
  U599/Y (CLKAND2X2M)                      0.28      10.10 r
  U619/Y (OR3X4M)                          0.36      10.46 r
  U288/Y (MX2X2M)                          0.18      10.63 r
  timer0count_reg_22_/D (DFFRQX1M)         0.00      10.63 r
  data arrival time                                  10.63

  clock pclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  timer0count_reg_22_/CK (DFFRQX1M)        0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                 -10.63
  -----------------------------------------------------------
  slack (MET)                                         0.04


  Startpoint: paddr[31] (input port clocked by pclk)
  Endpoint: timer0count_reg_19_
            (rising edge-triggered flip-flop clocked by pclk)
  Path Group: pclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock pclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  paddr[31] (in)                           0.00       5.70 f
  U610/Y (INVX4M)                          0.05       5.75 r
  U608/Y (NAND2X4M)                        0.07       5.81 f
  C2034/Y (OR2X4M)                         0.17       5.98 f
  C2035/Y (OR2X4M)                         0.17       6.14 f
  C2036/Y (OR2X4M)                         0.17       6.31 f
  C2037/Y (OR2X4M)                         0.17       6.48 f
  C2038/Y (OR2X4M)                         0.17       6.64 f
  C2039/Y (OR2X4M)                         0.18       6.82 f
  C2040/Y (OR2X8M)                         0.18       6.99 f
  C2041/Y (OR2X12M)                        0.16       7.16 f
  C2042/Y (OR2X12M)                        0.16       7.32 f
  C2043/Y (OR2X12M)                        0.16       7.48 f
  C2044/Y (OR2X4M)                         0.16       7.64 f
  C2045/Y (OR2X4M)                         0.17       7.81 f
  U676/Y (OR3X4M)                          0.22       8.02 f
  U641/Y (NOR3X8M)                         0.14       8.16 r
  U607/Y (NAND2BX4M)                       0.09       8.25 f
  U605/Y (NOR2X4M)                         0.11       8.35 r
  U604/Y (NAND2X2M)                        0.07       8.42 f
  U640/Y (INVXLM)                          0.07       8.49 r
  U675/Y (AND2X1M)                         0.16       8.66 r
  U678/Y (AND2X1M)                         0.18       8.84 r
  U646/Y (NAND2BX2M)                       0.08       8.92 f
  U638/Y (CLKINVX2M)                       0.07       8.99 r
  U603/Y (NAND2X2M)                        0.09       9.08 f
  U637/Y (CLKINVX2M)                       0.07       9.14 r
  U636/Y (NAND2X2M)                        0.09       9.23 f
  C2062/Y (OR2X4M)                         0.19       9.42 f
  U601/Y (NOR2X2M)                         0.17       9.60 r
  U628/Y (NOR2X1M)                         0.11       9.71 f
  U626/Y (NOR2X2M)                         0.11       9.82 r
  U599/Y (CLKAND2X2M)                      0.28      10.10 r
  U619/Y (OR3X4M)                          0.36      10.46 r
  U285/Y (MX2X2M)                          0.18      10.63 r
  timer0count_reg_19_/D (DFFRQX1M)         0.00      10.63 r
  data arrival time                                  10.63

  clock pclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  timer0count_reg_19_/CK (DFFRQX1M)        0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                 -10.63
  -----------------------------------------------------------
  slack (MET)                                         0.04


  Startpoint: paddr[31] (input port clocked by pclk)
  Endpoint: timer0count_reg_16_
            (rising edge-triggered flip-flop clocked by pclk)
  Path Group: pclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock pclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  paddr[31] (in)                           0.00       5.70 f
  U610/Y (INVX4M)                          0.05       5.75 r
  U608/Y (NAND2X4M)                        0.07       5.81 f
  C2034/Y (OR2X4M)                         0.17       5.98 f
  C2035/Y (OR2X4M)                         0.17       6.14 f
  C2036/Y (OR2X4M)                         0.17       6.31 f
  C2037/Y (OR2X4M)                         0.17       6.48 f
  C2038/Y (OR2X4M)                         0.17       6.64 f
  C2039/Y (OR2X4M)                         0.18       6.82 f
  C2040/Y (OR2X8M)                         0.18       6.99 f
  C2041/Y (OR2X12M)                        0.16       7.16 f
  C2042/Y (OR2X12M)                        0.16       7.32 f
  C2043/Y (OR2X12M)                        0.16       7.48 f
  C2044/Y (OR2X4M)                         0.16       7.64 f
  C2045/Y (OR2X4M)                         0.17       7.81 f
  U676/Y (OR3X4M)                          0.22       8.02 f
  U641/Y (NOR3X8M)                         0.14       8.16 r
  U607/Y (NAND2BX4M)                       0.09       8.25 f
  U605/Y (NOR2X4M)                         0.11       8.35 r
  U604/Y (NAND2X2M)                        0.07       8.42 f
  U640/Y (INVXLM)                          0.07       8.49 r
  U675/Y (AND2X1M)                         0.16       8.66 r
  U678/Y (AND2X1M)                         0.18       8.84 r
  U646/Y (NAND2BX2M)                       0.08       8.92 f
  U638/Y (CLKINVX2M)                       0.07       8.99 r
  U603/Y (NAND2X2M)                        0.09       9.08 f
  U637/Y (CLKINVX2M)                       0.07       9.14 r
  U636/Y (NAND2X2M)                        0.09       9.23 f
  C2062/Y (OR2X4M)                         0.19       9.42 f
  U601/Y (NOR2X2M)                         0.17       9.60 r
  U628/Y (NOR2X1M)                         0.11       9.71 f
  U626/Y (NOR2X2M)                         0.11       9.82 r
  U599/Y (CLKAND2X2M)                      0.28      10.10 r
  U619/Y (OR3X4M)                          0.36      10.46 r
  U282/Y (MX2X2M)                          0.18      10.63 r
  timer0count_reg_16_/D (DFFRQX1M)         0.00      10.63 r
  data arrival time                                  10.63

  clock pclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  timer0count_reg_16_/CK (DFFRQX1M)        0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                 -10.63
  -----------------------------------------------------------
  slack (MET)                                         0.04


  Startpoint: paddr[31] (input port clocked by pclk)
  Endpoint: timer0count_reg_13_
            (rising edge-triggered flip-flop clocked by pclk)
  Path Group: pclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock pclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  paddr[31] (in)                           0.00       5.70 f
  U610/Y (INVX4M)                          0.05       5.75 r
  U608/Y (NAND2X4M)                        0.07       5.81 f
  C2034/Y (OR2X4M)                         0.17       5.98 f
  C2035/Y (OR2X4M)                         0.17       6.14 f
  C2036/Y (OR2X4M)                         0.17       6.31 f
  C2037/Y (OR2X4M)                         0.17       6.48 f
  C2038/Y (OR2X4M)                         0.17       6.64 f
  C2039/Y (OR2X4M)                         0.18       6.82 f
  C2040/Y (OR2X8M)                         0.18       6.99 f
  C2041/Y (OR2X12M)                        0.16       7.16 f
  C2042/Y (OR2X12M)                        0.16       7.32 f
  C2043/Y (OR2X12M)                        0.16       7.48 f
  C2044/Y (OR2X4M)                         0.16       7.64 f
  C2045/Y (OR2X4M)                         0.17       7.81 f
  U676/Y (OR3X4M)                          0.22       8.02 f
  U641/Y (NOR3X8M)                         0.14       8.16 r
  U607/Y (NAND2BX4M)                       0.09       8.25 f
  U605/Y (NOR2X4M)                         0.11       8.35 r
  U604/Y (NAND2X2M)                        0.07       8.42 f
  U640/Y (INVXLM)                          0.07       8.49 r
  U675/Y (AND2X1M)                         0.16       8.66 r
  U678/Y (AND2X1M)                         0.18       8.84 r
  U646/Y (NAND2BX2M)                       0.08       8.92 f
  U638/Y (CLKINVX2M)                       0.07       8.99 r
  U603/Y (NAND2X2M)                        0.09       9.08 f
  U637/Y (CLKINVX2M)                       0.07       9.14 r
  U636/Y (NAND2X2M)                        0.09       9.23 f
  C2062/Y (OR2X4M)                         0.19       9.42 f
  U601/Y (NOR2X2M)                         0.17       9.60 r
  U628/Y (NOR2X1M)                         0.11       9.71 f
  U626/Y (NOR2X2M)                         0.11       9.82 r
  U599/Y (CLKAND2X2M)                      0.28      10.10 r
  U619/Y (OR3X4M)                          0.36      10.46 r
  U279/Y (MX2X2M)                          0.18      10.63 r
  timer0count_reg_13_/D (DFFRQX1M)         0.00      10.63 r
  data arrival time                                  10.63

  clock pclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  timer0count_reg_13_/CK (DFFRQX1M)        0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                 -10.63
  -----------------------------------------------------------
  slack (MET)                                         0.04


  Startpoint: paddr[31] (input port clocked by pclk)
  Endpoint: timer0count_reg_10_
            (rising edge-triggered flip-flop clocked by pclk)
  Path Group: pclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock pclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  paddr[31] (in)                           0.00       5.70 f
  U610/Y (INVX4M)                          0.05       5.75 r
  U608/Y (NAND2X4M)                        0.07       5.81 f
  C2034/Y (OR2X4M)                         0.17       5.98 f
  C2035/Y (OR2X4M)                         0.17       6.14 f
  C2036/Y (OR2X4M)                         0.17       6.31 f
  C2037/Y (OR2X4M)                         0.17       6.48 f
  C2038/Y (OR2X4M)                         0.17       6.64 f
  C2039/Y (OR2X4M)                         0.18       6.82 f
  C2040/Y (OR2X8M)                         0.18       6.99 f
  C2041/Y (OR2X12M)                        0.16       7.16 f
  C2042/Y (OR2X12M)                        0.16       7.32 f
  C2043/Y (OR2X12M)                        0.16       7.48 f
  C2044/Y (OR2X4M)                         0.16       7.64 f
  C2045/Y (OR2X4M)                         0.17       7.81 f
  U676/Y (OR3X4M)                          0.22       8.02 f
  U641/Y (NOR3X8M)                         0.14       8.16 r
  U607/Y (NAND2BX4M)                       0.09       8.25 f
  U605/Y (NOR2X4M)                         0.11       8.35 r
  U604/Y (NAND2X2M)                        0.07       8.42 f
  U640/Y (INVXLM)                          0.07       8.49 r
  U675/Y (AND2X1M)                         0.16       8.66 r
  U678/Y (AND2X1M)                         0.18       8.84 r
  U646/Y (NAND2BX2M)                       0.08       8.92 f
  U638/Y (CLKINVX2M)                       0.07       8.99 r
  U603/Y (NAND2X2M)                        0.09       9.08 f
  U637/Y (CLKINVX2M)                       0.07       9.14 r
  U636/Y (NAND2X2M)                        0.09       9.23 f
  C2062/Y (OR2X4M)                         0.19       9.42 f
  U601/Y (NOR2X2M)                         0.17       9.60 r
  U628/Y (NOR2X1M)                         0.11       9.71 f
  U626/Y (NOR2X2M)                         0.11       9.82 r
  U599/Y (CLKAND2X2M)                      0.28      10.10 r
  U619/Y (OR3X4M)                          0.36      10.46 r
  U276/Y (MX2X2M)                          0.18      10.63 r
  timer0count_reg_10_/D (DFFRQX1M)         0.00      10.63 r
  data arrival time                                  10.63

  clock pclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  timer0count_reg_10_/CK (DFFRQX1M)        0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                 -10.63
  -----------------------------------------------------------
  slack (MET)                                         0.04


  Startpoint: paddr[31] (input port clocked by pclk)
  Endpoint: timer0count_reg_5_
            (rising edge-triggered flip-flop clocked by pclk)
  Path Group: pclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock pclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  paddr[31] (in)                           0.00       5.70 f
  U610/Y (INVX4M)                          0.05       5.75 r
  U608/Y (NAND2X4M)                        0.07       5.81 f
  C2034/Y (OR2X4M)                         0.17       5.98 f
  C2035/Y (OR2X4M)                         0.17       6.14 f
  C2036/Y (OR2X4M)                         0.17       6.31 f
  C2037/Y (OR2X4M)                         0.17       6.48 f
  C2038/Y (OR2X4M)                         0.17       6.64 f
  C2039/Y (OR2X4M)                         0.18       6.82 f
  C2040/Y (OR2X8M)                         0.18       6.99 f
  C2041/Y (OR2X12M)                        0.16       7.16 f
  C2042/Y (OR2X12M)                        0.16       7.32 f
  C2043/Y (OR2X12M)                        0.16       7.48 f
  C2044/Y (OR2X4M)                         0.16       7.64 f
  C2045/Y (OR2X4M)                         0.17       7.81 f
  U676/Y (OR3X4M)                          0.22       8.02 f
  U641/Y (NOR3X8M)                         0.14       8.16 r
  U607/Y (NAND2BX4M)                       0.09       8.25 f
  U605/Y (NOR2X4M)                         0.11       8.35 r
  U604/Y (NAND2X2M)                        0.07       8.42 f
  U640/Y (INVXLM)                          0.07       8.49 r
  U675/Y (AND2X1M)                         0.16       8.66 r
  U678/Y (AND2X1M)                         0.18       8.84 r
  U646/Y (NAND2BX2M)                       0.08       8.92 f
  U638/Y (CLKINVX2M)                       0.07       8.99 r
  U603/Y (NAND2X2M)                        0.09       9.08 f
  U637/Y (CLKINVX2M)                       0.07       9.14 r
  U636/Y (NAND2X2M)                        0.09       9.23 f
  C2062/Y (OR2X4M)                         0.19       9.42 f
  U601/Y (NOR2X2M)                         0.17       9.60 r
  U628/Y (NOR2X1M)                         0.11       9.71 f
  U626/Y (NOR2X2M)                         0.11       9.82 r
  U599/Y (CLKAND2X2M)                      0.28      10.10 r
  U619/Y (OR3X4M)                          0.36      10.46 r
  U271/Y (MX2X2M)                          0.18      10.63 r
  timer0count_reg_5_/D (DFFRQX1M)          0.00      10.63 r
  data arrival time                                  10.63

  clock pclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  timer0count_reg_5_/CK (DFFRQX1M)         0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                 -10.63
  -----------------------------------------------------------
  slack (MET)                                         0.04


  Startpoint: paddr[31] (input port clocked by pclk)
  Endpoint: timer0count_reg_3_
            (rising edge-triggered flip-flop clocked by pclk)
  Path Group: pclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock pclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  paddr[31] (in)                           0.00       5.70 f
  U610/Y (INVX4M)                          0.05       5.75 r
  U608/Y (NAND2X4M)                        0.07       5.81 f
  C2034/Y (OR2X4M)                         0.17       5.98 f
  C2035/Y (OR2X4M)                         0.17       6.14 f
  C2036/Y (OR2X4M)                         0.17       6.31 f
  C2037/Y (OR2X4M)                         0.17       6.48 f
  C2038/Y (OR2X4M)                         0.17       6.64 f
  C2039/Y (OR2X4M)                         0.18       6.82 f
  C2040/Y (OR2X8M)                         0.18       6.99 f
  C2041/Y (OR2X12M)                        0.16       7.16 f
  C2042/Y (OR2X12M)                        0.16       7.32 f
  C2043/Y (OR2X12M)                        0.16       7.48 f
  C2044/Y (OR2X4M)                         0.16       7.64 f
  C2045/Y (OR2X4M)                         0.17       7.81 f
  U676/Y (OR3X4M)                          0.22       8.02 f
  U641/Y (NOR3X8M)                         0.14       8.16 r
  U607/Y (NAND2BX4M)                       0.09       8.25 f
  U605/Y (NOR2X4M)                         0.11       8.35 r
  U604/Y (NAND2X2M)                        0.07       8.42 f
  U640/Y (INVXLM)                          0.07       8.49 r
  U675/Y (AND2X1M)                         0.16       8.66 r
  U678/Y (AND2X1M)                         0.18       8.84 r
  U646/Y (NAND2BX2M)                       0.08       8.92 f
  U638/Y (CLKINVX2M)                       0.07       8.99 r
  U603/Y (NAND2X2M)                        0.09       9.08 f
  U637/Y (CLKINVX2M)                       0.07       9.14 r
  U636/Y (NAND2X2M)                        0.09       9.23 f
  C2062/Y (OR2X4M)                         0.19       9.42 f
  U601/Y (NOR2X2M)                         0.17       9.60 r
  U628/Y (NOR2X1M)                         0.11       9.71 f
  U626/Y (NOR2X2M)                         0.11       9.82 r
  U599/Y (CLKAND2X2M)                      0.28      10.10 r
  U619/Y (OR3X4M)                          0.36      10.46 r
  U269/Y (MX2X2M)                          0.18      10.63 r
  timer0count_reg_3_/D (DFFRQX1M)          0.00      10.63 r
  data arrival time                                  10.63

  clock pclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  timer0count_reg_3_/CK (DFFRQX1M)         0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                 -10.63
  -----------------------------------------------------------
  slack (MET)                                         0.04


  Startpoint: paddr[31] (input port clocked by pclk)
  Endpoint: timer0count_reg_1_
            (rising edge-triggered flip-flop clocked by pclk)
  Path Group: pclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock pclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  paddr[31] (in)                           0.00       5.70 f
  U610/Y (INVX4M)                          0.05       5.75 r
  U608/Y (NAND2X4M)                        0.07       5.81 f
  C2034/Y (OR2X4M)                         0.17       5.98 f
  C2035/Y (OR2X4M)                         0.17       6.14 f
  C2036/Y (OR2X4M)                         0.17       6.31 f
  C2037/Y (OR2X4M)                         0.17       6.48 f
  C2038/Y (OR2X4M)                         0.17       6.64 f
  C2039/Y (OR2X4M)                         0.18       6.82 f
  C2040/Y (OR2X8M)                         0.18       6.99 f
  C2041/Y (OR2X12M)                        0.16       7.16 f
  C2042/Y (OR2X12M)                        0.16       7.32 f
  C2043/Y (OR2X12M)                        0.16       7.48 f
  C2044/Y (OR2X4M)                         0.16       7.64 f
  C2045/Y (OR2X4M)                         0.17       7.81 f
  U676/Y (OR3X4M)                          0.22       8.02 f
  U641/Y (NOR3X8M)                         0.14       8.16 r
  U607/Y (NAND2BX4M)                       0.09       8.25 f
  U605/Y (NOR2X4M)                         0.11       8.35 r
  U604/Y (NAND2X2M)                        0.07       8.42 f
  U640/Y (INVXLM)                          0.07       8.49 r
  U675/Y (AND2X1M)                         0.16       8.66 r
  U678/Y (AND2X1M)                         0.18       8.84 r
  U646/Y (NAND2BX2M)                       0.08       8.92 f
  U638/Y (CLKINVX2M)                       0.07       8.99 r
  U603/Y (NAND2X2M)                        0.09       9.08 f
  U637/Y (CLKINVX2M)                       0.07       9.14 r
  U636/Y (NAND2X2M)                        0.09       9.23 f
  C2062/Y (OR2X4M)                         0.19       9.42 f
  U601/Y (NOR2X2M)                         0.17       9.60 r
  U628/Y (NOR2X1M)                         0.11       9.71 f
  U626/Y (NOR2X2M)                         0.11       9.82 r
  U599/Y (CLKAND2X2M)                      0.28      10.10 r
  U619/Y (OR3X4M)                          0.36      10.46 r
  U231/Y (MX2X2M)                          0.18      10.63 r
  timer0count_reg_1_/D (DFFRQX1M)          0.00      10.63 r
  data arrival time                                  10.63

  clock pclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  timer0count_reg_1_/CK (DFFRQX1M)         0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                 -10.63
  -----------------------------------------------------------
  slack (MET)                                         0.04


  Startpoint: paddr[31] (input port clocked by pclk)
  Endpoint: timer0status_reg_28_
            (rising edge-triggered flip-flop clocked by pclk)
  Path Group: pclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock pclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  paddr[31] (in)                           0.00       5.70 f
  U610/Y (INVX4M)                          0.05       5.75 r
  U608/Y (NAND2X4M)                        0.07       5.81 f
  C2034/Y (OR2X4M)                         0.17       5.98 f
  C2035/Y (OR2X4M)                         0.17       6.14 f
  C2036/Y (OR2X4M)                         0.17       6.31 f
  C2037/Y (OR2X4M)                         0.17       6.48 f
  C2038/Y (OR2X4M)                         0.17       6.64 f
  C2039/Y (OR2X4M)                         0.18       6.82 f
  C2040/Y (OR2X8M)                         0.18       6.99 f
  C2041/Y (OR2X12M)                        0.16       7.16 f
  C2042/Y (OR2X12M)                        0.16       7.32 f
  C2043/Y (OR2X12M)                        0.16       7.48 f
  C2044/Y (OR2X4M)                         0.16       7.64 f
  C2045/Y (OR2X4M)                         0.17       7.81 f
  U676/Y (OR3X4M)                          0.22       8.02 f
  U641/Y (NOR3X8M)                         0.14       8.16 r
  U607/Y (NAND2BX4M)                       0.09       8.25 f
  U605/Y (NOR2X4M)                         0.11       8.35 r
  U604/Y (NAND2X2M)                        0.07       8.42 f
  U640/Y (INVXLM)                          0.07       8.49 r
  U675/Y (AND2X1M)                         0.16       8.66 r
  U678/Y (AND2X1M)                         0.18       8.84 r
  U646/Y (NAND2BX2M)                       0.08       8.92 f
  U638/Y (CLKINVX2M)                       0.07       8.99 r
  U603/Y (NAND2X2M)                        0.09       9.08 f
  U637/Y (CLKINVX2M)                       0.07       9.14 r
  U636/Y (NAND2X2M)                        0.09       9.23 f
  C2062/Y (OR2X4M)                         0.19       9.42 f
  U601/Y (NOR2X2M)                         0.17       9.60 r
  U624/Y (NOR2X1M)                         0.12       9.72 f
  U600/Y (AOI2BB1X2M)                      0.29      10.00 f
  U616/Y (CLKAND2X4M)                      0.34      10.34 f
  U323/Y (MX2X2M)                          0.29      10.63 r
  timer0status_reg_28_/D (DFFRQX1M)        0.00      10.63 r
  data arrival time                                  10.63

  clock pclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  timer0status_reg_28_/CK (DFFRQX1M)       0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                 -10.63
  -----------------------------------------------------------
  slack (MET)                                         0.04


  Startpoint: paddr[31] (input port clocked by pclk)
  Endpoint: timer0status_reg_25_
            (rising edge-triggered flip-flop clocked by pclk)
  Path Group: pclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock pclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  paddr[31] (in)                           0.00       5.70 f
  U610/Y (INVX4M)                          0.05       5.75 r
  U608/Y (NAND2X4M)                        0.07       5.81 f
  C2034/Y (OR2X4M)                         0.17       5.98 f
  C2035/Y (OR2X4M)                         0.17       6.14 f
  C2036/Y (OR2X4M)                         0.17       6.31 f
  C2037/Y (OR2X4M)                         0.17       6.48 f
  C2038/Y (OR2X4M)                         0.17       6.64 f
  C2039/Y (OR2X4M)                         0.18       6.82 f
  C2040/Y (OR2X8M)                         0.18       6.99 f
  C2041/Y (OR2X12M)                        0.16       7.16 f
  C2042/Y (OR2X12M)                        0.16       7.32 f
  C2043/Y (OR2X12M)                        0.16       7.48 f
  C2044/Y (OR2X4M)                         0.16       7.64 f
  C2045/Y (OR2X4M)                         0.17       7.81 f
  U676/Y (OR3X4M)                          0.22       8.02 f
  U641/Y (NOR3X8M)                         0.14       8.16 r
  U607/Y (NAND2BX4M)                       0.09       8.25 f
  U605/Y (NOR2X4M)                         0.11       8.35 r
  U604/Y (NAND2X2M)                        0.07       8.42 f
  U640/Y (INVXLM)                          0.07       8.49 r
  U675/Y (AND2X1M)                         0.16       8.66 r
  U678/Y (AND2X1M)                         0.18       8.84 r
  U646/Y (NAND2BX2M)                       0.08       8.92 f
  U638/Y (CLKINVX2M)                       0.07       8.99 r
  U603/Y (NAND2X2M)                        0.09       9.08 f
  U637/Y (CLKINVX2M)                       0.07       9.14 r
  U636/Y (NAND2X2M)                        0.09       9.23 f
  C2062/Y (OR2X4M)                         0.19       9.42 f
  U601/Y (NOR2X2M)                         0.17       9.60 r
  U624/Y (NOR2X1M)                         0.12       9.72 f
  U600/Y (AOI2BB1X2M)                      0.29      10.00 f
  U616/Y (CLKAND2X4M)                      0.34      10.34 f
  U320/Y (MX2X2M)                          0.29      10.63 r
  timer0status_reg_25_/D (DFFRQX1M)        0.00      10.63 r
  data arrival time                                  10.63

  clock pclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  timer0status_reg_25_/CK (DFFRQX1M)       0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                 -10.63
  -----------------------------------------------------------
  slack (MET)                                         0.04


  Startpoint: paddr[31] (input port clocked by pclk)
  Endpoint: timer0status_reg_22_
            (rising edge-triggered flip-flop clocked by pclk)
  Path Group: pclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock pclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  paddr[31] (in)                           0.00       5.70 f
  U610/Y (INVX4M)                          0.05       5.75 r
  U608/Y (NAND2X4M)                        0.07       5.81 f
  C2034/Y (OR2X4M)                         0.17       5.98 f
  C2035/Y (OR2X4M)                         0.17       6.14 f
  C2036/Y (OR2X4M)                         0.17       6.31 f
  C2037/Y (OR2X4M)                         0.17       6.48 f
  C2038/Y (OR2X4M)                         0.17       6.64 f
  C2039/Y (OR2X4M)                         0.18       6.82 f
  C2040/Y (OR2X8M)                         0.18       6.99 f
  C2041/Y (OR2X12M)                        0.16       7.16 f
  C2042/Y (OR2X12M)                        0.16       7.32 f
  C2043/Y (OR2X12M)                        0.16       7.48 f
  C2044/Y (OR2X4M)                         0.16       7.64 f
  C2045/Y (OR2X4M)                         0.17       7.81 f
  U676/Y (OR3X4M)                          0.22       8.02 f
  U641/Y (NOR3X8M)                         0.14       8.16 r
  U607/Y (NAND2BX4M)                       0.09       8.25 f
  U605/Y (NOR2X4M)                         0.11       8.35 r
  U604/Y (NAND2X2M)                        0.07       8.42 f
  U640/Y (INVXLM)                          0.07       8.49 r
  U675/Y (AND2X1M)                         0.16       8.66 r
  U678/Y (AND2X1M)                         0.18       8.84 r
  U646/Y (NAND2BX2M)                       0.08       8.92 f
  U638/Y (CLKINVX2M)                       0.07       8.99 r
  U603/Y (NAND2X2M)                        0.09       9.08 f
  U637/Y (CLKINVX2M)                       0.07       9.14 r
  U636/Y (NAND2X2M)                        0.09       9.23 f
  C2062/Y (OR2X4M)                         0.19       9.42 f
  U601/Y (NOR2X2M)                         0.17       9.60 r
  U624/Y (NOR2X1M)                         0.12       9.72 f
  U600/Y (AOI2BB1X2M)                      0.29      10.00 f
  U616/Y (CLKAND2X4M)                      0.34      10.34 f
  U317/Y (MX2X2M)                          0.29      10.63 r
  timer0status_reg_22_/D (DFFRQX1M)        0.00      10.63 r
  data arrival time                                  10.63

  clock pclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  timer0status_reg_22_/CK (DFFRQX1M)       0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                 -10.63
  -----------------------------------------------------------
  slack (MET)                                         0.04


  Startpoint: paddr[31] (input port clocked by pclk)
  Endpoint: timer0status_reg_19_
            (rising edge-triggered flip-flop clocked by pclk)
  Path Group: pclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock pclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  paddr[31] (in)                           0.00       5.70 f
  U610/Y (INVX4M)                          0.05       5.75 r
  U608/Y (NAND2X4M)                        0.07       5.81 f
  C2034/Y (OR2X4M)                         0.17       5.98 f
  C2035/Y (OR2X4M)                         0.17       6.14 f
  C2036/Y (OR2X4M)                         0.17       6.31 f
  C2037/Y (OR2X4M)                         0.17       6.48 f
  C2038/Y (OR2X4M)                         0.17       6.64 f
  C2039/Y (OR2X4M)                         0.18       6.82 f
  C2040/Y (OR2X8M)                         0.18       6.99 f
  C2041/Y (OR2X12M)                        0.16       7.16 f
  C2042/Y (OR2X12M)                        0.16       7.32 f
  C2043/Y (OR2X12M)                        0.16       7.48 f
  C2044/Y (OR2X4M)                         0.16       7.64 f
  C2045/Y (OR2X4M)                         0.17       7.81 f
  U676/Y (OR3X4M)                          0.22       8.02 f
  U641/Y (NOR3X8M)                         0.14       8.16 r
  U607/Y (NAND2BX4M)                       0.09       8.25 f
  U605/Y (NOR2X4M)                         0.11       8.35 r
  U604/Y (NAND2X2M)                        0.07       8.42 f
  U640/Y (INVXLM)                          0.07       8.49 r
  U675/Y (AND2X1M)                         0.16       8.66 r
  U678/Y (AND2X1M)                         0.18       8.84 r
  U646/Y (NAND2BX2M)                       0.08       8.92 f
  U638/Y (CLKINVX2M)                       0.07       8.99 r
  U603/Y (NAND2X2M)                        0.09       9.08 f
  U637/Y (CLKINVX2M)                       0.07       9.14 r
  U636/Y (NAND2X2M)                        0.09       9.23 f
  C2062/Y (OR2X4M)                         0.19       9.42 f
  U601/Y (NOR2X2M)                         0.17       9.60 r
  U624/Y (NOR2X1M)                         0.12       9.72 f
  U600/Y (AOI2BB1X2M)                      0.29      10.00 f
  U616/Y (CLKAND2X4M)                      0.34      10.34 f
  U314/Y (MX2X2M)                          0.29      10.63 r
  timer0status_reg_19_/D (DFFRQX1M)        0.00      10.63 r
  data arrival time                                  10.63

  clock pclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  timer0status_reg_19_/CK (DFFRQX1M)       0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                 -10.63
  -----------------------------------------------------------
  slack (MET)                                         0.04


  Startpoint: paddr[31] (input port clocked by pclk)
  Endpoint: timer0status_reg_16_
            (rising edge-triggered flip-flop clocked by pclk)
  Path Group: pclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock pclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  paddr[31] (in)                           0.00       5.70 f
  U610/Y (INVX4M)                          0.05       5.75 r
  U608/Y (NAND2X4M)                        0.07       5.81 f
  C2034/Y (OR2X4M)                         0.17       5.98 f
  C2035/Y (OR2X4M)                         0.17       6.14 f
  C2036/Y (OR2X4M)                         0.17       6.31 f
  C2037/Y (OR2X4M)                         0.17       6.48 f
  C2038/Y (OR2X4M)                         0.17       6.64 f
  C2039/Y (OR2X4M)                         0.18       6.82 f
  C2040/Y (OR2X8M)                         0.18       6.99 f
  C2041/Y (OR2X12M)                        0.16       7.16 f
  C2042/Y (OR2X12M)                        0.16       7.32 f
  C2043/Y (OR2X12M)                        0.16       7.48 f
  C2044/Y (OR2X4M)                         0.16       7.64 f
  C2045/Y (OR2X4M)                         0.17       7.81 f
  U676/Y (OR3X4M)                          0.22       8.02 f
  U641/Y (NOR3X8M)                         0.14       8.16 r
  U607/Y (NAND2BX4M)                       0.09       8.25 f
  U605/Y (NOR2X4M)                         0.11       8.35 r
  U604/Y (NAND2X2M)                        0.07       8.42 f
  U640/Y (INVXLM)                          0.07       8.49 r
  U675/Y (AND2X1M)                         0.16       8.66 r
  U678/Y (AND2X1M)                         0.18       8.84 r
  U646/Y (NAND2BX2M)                       0.08       8.92 f
  U638/Y (CLKINVX2M)                       0.07       8.99 r
  U603/Y (NAND2X2M)                        0.09       9.08 f
  U637/Y (CLKINVX2M)                       0.07       9.14 r
  U636/Y (NAND2X2M)                        0.09       9.23 f
  C2062/Y (OR2X4M)                         0.19       9.42 f
  U601/Y (NOR2X2M)                         0.17       9.60 r
  U624/Y (NOR2X1M)                         0.12       9.72 f
  U600/Y (AOI2BB1X2M)                      0.29      10.00 f
  U616/Y (CLKAND2X4M)                      0.34      10.34 f
  U311/Y (MX2X2M)                          0.29      10.63 r
  timer0status_reg_16_/D (DFFRQX1M)        0.00      10.63 r
  data arrival time                                  10.63

  clock pclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  timer0status_reg_16_/CK (DFFRQX1M)       0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                 -10.63
  -----------------------------------------------------------
  slack (MET)                                         0.04


  Startpoint: paddr[31] (input port clocked by pclk)
  Endpoint: timer0status_reg_13_
            (rising edge-triggered flip-flop clocked by pclk)
  Path Group: pclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock pclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  paddr[31] (in)                           0.00       5.70 f
  U610/Y (INVX4M)                          0.05       5.75 r
  U608/Y (NAND2X4M)                        0.07       5.81 f
  C2034/Y (OR2X4M)                         0.17       5.98 f
  C2035/Y (OR2X4M)                         0.17       6.14 f
  C2036/Y (OR2X4M)                         0.17       6.31 f
  C2037/Y (OR2X4M)                         0.17       6.48 f
  C2038/Y (OR2X4M)                         0.17       6.64 f
  C2039/Y (OR2X4M)                         0.18       6.82 f
  C2040/Y (OR2X8M)                         0.18       6.99 f
  C2041/Y (OR2X12M)                        0.16       7.16 f
  C2042/Y (OR2X12M)                        0.16       7.32 f
  C2043/Y (OR2X12M)                        0.16       7.48 f
  C2044/Y (OR2X4M)                         0.16       7.64 f
  C2045/Y (OR2X4M)                         0.17       7.81 f
  U676/Y (OR3X4M)                          0.22       8.02 f
  U641/Y (NOR3X8M)                         0.14       8.16 r
  U607/Y (NAND2BX4M)                       0.09       8.25 f
  U605/Y (NOR2X4M)                         0.11       8.35 r
  U604/Y (NAND2X2M)                        0.07       8.42 f
  U640/Y (INVXLM)                          0.07       8.49 r
  U675/Y (AND2X1M)                         0.16       8.66 r
  U678/Y (AND2X1M)                         0.18       8.84 r
  U646/Y (NAND2BX2M)                       0.08       8.92 f
  U638/Y (CLKINVX2M)                       0.07       8.99 r
  U603/Y (NAND2X2M)                        0.09       9.08 f
  U637/Y (CLKINVX2M)                       0.07       9.14 r
  U636/Y (NAND2X2M)                        0.09       9.23 f
  C2062/Y (OR2X4M)                         0.19       9.42 f
  U601/Y (NOR2X2M)                         0.17       9.60 r
  U624/Y (NOR2X1M)                         0.12       9.72 f
  U600/Y (AOI2BB1X2M)                      0.29      10.00 f
  U616/Y (CLKAND2X4M)                      0.34      10.34 f
  U308/Y (MX2X2M)                          0.29      10.63 r
  timer0status_reg_13_/D (DFFRQX1M)        0.00      10.63 r
  data arrival time                                  10.63

  clock pclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  timer0status_reg_13_/CK (DFFRQX1M)       0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                 -10.63
  -----------------------------------------------------------
  slack (MET)                                         0.04


  Startpoint: paddr[31] (input port clocked by pclk)
  Endpoint: timer0status_reg_10_
            (rising edge-triggered flip-flop clocked by pclk)
  Path Group: pclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock pclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  paddr[31] (in)                           0.00       5.70 f
  U610/Y (INVX4M)                          0.05       5.75 r
  U608/Y (NAND2X4M)                        0.07       5.81 f
  C2034/Y (OR2X4M)                         0.17       5.98 f
  C2035/Y (OR2X4M)                         0.17       6.14 f
  C2036/Y (OR2X4M)                         0.17       6.31 f
  C2037/Y (OR2X4M)                         0.17       6.48 f
  C2038/Y (OR2X4M)                         0.17       6.64 f
  C2039/Y (OR2X4M)                         0.18       6.82 f
  C2040/Y (OR2X8M)                         0.18       6.99 f
  C2041/Y (OR2X12M)                        0.16       7.16 f
  C2042/Y (OR2X12M)                        0.16       7.32 f
  C2043/Y (OR2X12M)                        0.16       7.48 f
  C2044/Y (OR2X4M)                         0.16       7.64 f
  C2045/Y (OR2X4M)                         0.17       7.81 f
  U676/Y (OR3X4M)                          0.22       8.02 f
  U641/Y (NOR3X8M)                         0.14       8.16 r
  U607/Y (NAND2BX4M)                       0.09       8.25 f
  U605/Y (NOR2X4M)                         0.11       8.35 r
  U604/Y (NAND2X2M)                        0.07       8.42 f
  U640/Y (INVXLM)                          0.07       8.49 r
  U675/Y (AND2X1M)                         0.16       8.66 r
  U678/Y (AND2X1M)                         0.18       8.84 r
  U646/Y (NAND2BX2M)                       0.08       8.92 f
  U638/Y (CLKINVX2M)                       0.07       8.99 r
  U603/Y (NAND2X2M)                        0.09       9.08 f
  U637/Y (CLKINVX2M)                       0.07       9.14 r
  U636/Y (NAND2X2M)                        0.09       9.23 f
  C2062/Y (OR2X4M)                         0.19       9.42 f
  U601/Y (NOR2X2M)                         0.17       9.60 r
  U624/Y (NOR2X1M)                         0.12       9.72 f
  U600/Y (AOI2BB1X2M)                      0.29      10.00 f
  U616/Y (CLKAND2X4M)                      0.34      10.34 f
  U305/Y (MX2X2M)                          0.29      10.63 r
  timer0status_reg_10_/D (DFFRQX1M)        0.00      10.63 r
  data arrival time                                  10.63

  clock pclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  timer0status_reg_10_/CK (DFFRQX1M)       0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                 -10.63
  -----------------------------------------------------------
  slack (MET)                                         0.04


  Startpoint: paddr[31] (input port clocked by pclk)
  Endpoint: timer0status_reg_7_
            (rising edge-triggered flip-flop clocked by pclk)
  Path Group: pclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock pclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  paddr[31] (in)                           0.00       5.70 f
  U610/Y (INVX4M)                          0.05       5.75 r
  U608/Y (NAND2X4M)                        0.07       5.81 f
  C2034/Y (OR2X4M)                         0.17       5.98 f
  C2035/Y (OR2X4M)                         0.17       6.14 f
  C2036/Y (OR2X4M)                         0.17       6.31 f
  C2037/Y (OR2X4M)                         0.17       6.48 f
  C2038/Y (OR2X4M)                         0.17       6.64 f
  C2039/Y (OR2X4M)                         0.18       6.82 f
  C2040/Y (OR2X8M)                         0.18       6.99 f
  C2041/Y (OR2X12M)                        0.16       7.16 f
  C2042/Y (OR2X12M)                        0.16       7.32 f
  C2043/Y (OR2X12M)                        0.16       7.48 f
  C2044/Y (OR2X4M)                         0.16       7.64 f
  C2045/Y (OR2X4M)                         0.17       7.81 f
  U676/Y (OR3X4M)                          0.22       8.02 f
  U641/Y (NOR3X8M)                         0.14       8.16 r
  U607/Y (NAND2BX4M)                       0.09       8.25 f
  U605/Y (NOR2X4M)                         0.11       8.35 r
  U604/Y (NAND2X2M)                        0.07       8.42 f
  U640/Y (INVXLM)                          0.07       8.49 r
  U675/Y (AND2X1M)                         0.16       8.66 r
  U678/Y (AND2X1M)                         0.18       8.84 r
  U646/Y (NAND2BX2M)                       0.08       8.92 f
  U638/Y (CLKINVX2M)                       0.07       8.99 r
  U603/Y (NAND2X2M)                        0.09       9.08 f
  U637/Y (CLKINVX2M)                       0.07       9.14 r
  U636/Y (NAND2X2M)                        0.09       9.23 f
  C2062/Y (OR2X4M)                         0.19       9.42 f
  U601/Y (NOR2X2M)                         0.17       9.60 r
  U624/Y (NOR2X1M)                         0.12       9.72 f
  U600/Y (AOI2BB1X2M)                      0.29      10.00 f
  U616/Y (CLKAND2X4M)                      0.34      10.34 f
  U302/Y (MX2X2M)                          0.29      10.63 r
  timer0status_reg_7_/D (DFFRQX1M)         0.00      10.63 r
  data arrival time                                  10.63

  clock pclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  timer0status_reg_7_/CK (DFFRQX1M)        0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                 -10.63
  -----------------------------------------------------------
  slack (MET)                                         0.04


  Startpoint: paddr[31] (input port clocked by pclk)
  Endpoint: timer0status_reg_4_
            (rising edge-triggered flip-flop clocked by pclk)
  Path Group: pclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock pclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  paddr[31] (in)                           0.00       5.70 f
  U610/Y (INVX4M)                          0.05       5.75 r
  U608/Y (NAND2X4M)                        0.07       5.81 f
  C2034/Y (OR2X4M)                         0.17       5.98 f
  C2035/Y (OR2X4M)                         0.17       6.14 f
  C2036/Y (OR2X4M)                         0.17       6.31 f
  C2037/Y (OR2X4M)                         0.17       6.48 f
  C2038/Y (OR2X4M)                         0.17       6.64 f
  C2039/Y (OR2X4M)                         0.18       6.82 f
  C2040/Y (OR2X8M)                         0.18       6.99 f
  C2041/Y (OR2X12M)                        0.16       7.16 f
  C2042/Y (OR2X12M)                        0.16       7.32 f
  C2043/Y (OR2X12M)                        0.16       7.48 f
  C2044/Y (OR2X4M)                         0.16       7.64 f
  C2045/Y (OR2X4M)                         0.17       7.81 f
  U676/Y (OR3X4M)                          0.22       8.02 f
  U641/Y (NOR3X8M)                         0.14       8.16 r
  U607/Y (NAND2BX4M)                       0.09       8.25 f
  U605/Y (NOR2X4M)                         0.11       8.35 r
  U604/Y (NAND2X2M)                        0.07       8.42 f
  U640/Y (INVXLM)                          0.07       8.49 r
  U675/Y (AND2X1M)                         0.16       8.66 r
  U678/Y (AND2X1M)                         0.18       8.84 r
  U646/Y (NAND2BX2M)                       0.08       8.92 f
  U638/Y (CLKINVX2M)                       0.07       8.99 r
  U603/Y (NAND2X2M)                        0.09       9.08 f
  U637/Y (CLKINVX2M)                       0.07       9.14 r
  U636/Y (NAND2X2M)                        0.09       9.23 f
  C2062/Y (OR2X4M)                         0.19       9.42 f
  U601/Y (NOR2X2M)                         0.17       9.60 r
  U624/Y (NOR2X1M)                         0.12       9.72 f
  U600/Y (AOI2BB1X2M)                      0.29      10.00 f
  U616/Y (CLKAND2X4M)                      0.34      10.34 f
  U299/Y (MX2X2M)                          0.29      10.63 r
  timer0status_reg_4_/D (DFFRQX1M)         0.00      10.63 r
  data arrival time                                  10.63

  clock pclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  timer0status_reg_4_/CK (DFFRQX1M)        0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                 -10.63
  -----------------------------------------------------------
  slack (MET)                                         0.04


  Startpoint: paddr[31] (input port clocked by pclk)
  Endpoint: timer0status_reg_1_
            (rising edge-triggered flip-flop clocked by pclk)
  Path Group: pclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock pclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  paddr[31] (in)                           0.00       5.70 f
  U610/Y (INVX4M)                          0.05       5.75 r
  U608/Y (NAND2X4M)                        0.07       5.81 f
  C2034/Y (OR2X4M)                         0.17       5.98 f
  C2035/Y (OR2X4M)                         0.17       6.14 f
  C2036/Y (OR2X4M)                         0.17       6.31 f
  C2037/Y (OR2X4M)                         0.17       6.48 f
  C2038/Y (OR2X4M)                         0.17       6.64 f
  C2039/Y (OR2X4M)                         0.18       6.82 f
  C2040/Y (OR2X8M)                         0.18       6.99 f
  C2041/Y (OR2X12M)                        0.16       7.16 f
  C2042/Y (OR2X12M)                        0.16       7.32 f
  C2043/Y (OR2X12M)                        0.16       7.48 f
  C2044/Y (OR2X4M)                         0.16       7.64 f
  C2045/Y (OR2X4M)                         0.17       7.81 f
  U676/Y (OR3X4M)                          0.22       8.02 f
  U641/Y (NOR3X8M)                         0.14       8.16 r
  U607/Y (NAND2BX4M)                       0.09       8.25 f
  U605/Y (NOR2X4M)                         0.11       8.35 r
  U604/Y (NAND2X2M)                        0.07       8.42 f
  U640/Y (INVXLM)                          0.07       8.49 r
  U675/Y (AND2X1M)                         0.16       8.66 r
  U678/Y (AND2X1M)                         0.18       8.84 r
  U646/Y (NAND2BX2M)                       0.08       8.92 f
  U638/Y (CLKINVX2M)                       0.07       8.99 r
  U603/Y (NAND2X2M)                        0.09       9.08 f
  U637/Y (CLKINVX2M)                       0.07       9.14 r
  U636/Y (NAND2X2M)                        0.09       9.23 f
  C2062/Y (OR2X4M)                         0.19       9.42 f
  U601/Y (NOR2X2M)                         0.17       9.60 r
  U624/Y (NOR2X1M)                         0.12       9.72 f
  U600/Y (AOI2BB1X2M)                      0.29      10.00 f
  U616/Y (CLKAND2X4M)                      0.34      10.34 f
  U265/Y (MX2X2M)                          0.29      10.63 r
  timer0status_reg_1_/D (DFFRQX1M)         0.00      10.63 r
  data arrival time                                  10.63

  clock pclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  timer0status_reg_1_/CK (DFFRQX1M)        0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                 -10.63
  -----------------------------------------------------------
  slack (MET)                                         0.04


  Startpoint: paddr[31] (input port clocked by pclk)
  Endpoint: timer0status_reg_11_
            (rising edge-triggered flip-flop clocked by pclk)
  Path Group: pclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock pclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  paddr[31] (in)                           0.00       5.70 f
  U610/Y (INVX4M)                          0.05       5.75 r
  U608/Y (NAND2X4M)                        0.07       5.81 f
  C2034/Y (OR2X4M)                         0.17       5.98 f
  C2035/Y (OR2X4M)                         0.17       6.14 f
  C2036/Y (OR2X4M)                         0.17       6.31 f
  C2037/Y (OR2X4M)                         0.17       6.48 f
  C2038/Y (OR2X4M)                         0.17       6.64 f
  C2039/Y (OR2X4M)                         0.18       6.82 f
  C2040/Y (OR2X8M)                         0.18       6.99 f
  C2041/Y (OR2X12M)                        0.16       7.16 f
  C2042/Y (OR2X12M)                        0.16       7.32 f
  C2043/Y (OR2X12M)                        0.16       7.48 f
  C2044/Y (OR2X4M)                         0.16       7.64 f
  C2045/Y (OR2X4M)                         0.17       7.81 f
  U676/Y (OR3X4M)                          0.22       8.02 f
  U641/Y (NOR3X8M)                         0.14       8.16 r
  U607/Y (NAND2BX4M)                       0.09       8.25 f
  U605/Y (NOR2X4M)                         0.11       8.35 r
  U604/Y (NAND2X2M)                        0.07       8.42 f
  U640/Y (INVXLM)                          0.07       8.49 r
  U675/Y (AND2X1M)                         0.16       8.66 r
  U678/Y (AND2X1M)                         0.18       8.84 r
  U646/Y (NAND2BX2M)                       0.08       8.92 f
  U638/Y (CLKINVX2M)                       0.07       8.99 r
  U603/Y (NAND2X2M)                        0.09       9.08 f
  U637/Y (CLKINVX2M)                       0.07       9.14 r
  U636/Y (NAND2X2M)                        0.09       9.23 f
  C2062/Y (OR2X4M)                         0.19       9.42 f
  U601/Y (NOR2X2M)                         0.17       9.60 r
  U624/Y (NOR2X1M)                         0.12       9.72 f
  U600/Y (AOI2BB1X2M)                      0.29      10.00 f
  U615/Y (CLKAND2X4M)                      0.33      10.34 f
  U673/Y (MX2XLM)                          0.29      10.63 r
  timer0status_reg_11_/D (DFFRQX1M)        0.00      10.63 r
  data arrival time                                  10.63

  clock pclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  timer0status_reg_11_/CK (DFFRQX1M)       0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                 -10.63
  -----------------------------------------------------------
  slack (MET)                                         0.04


  Startpoint: paddr[31] (input port clocked by pclk)
  Endpoint: timer0status_reg_29_
            (rising edge-triggered flip-flop clocked by pclk)
  Path Group: pclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock pclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  paddr[31] (in)                           0.00       5.70 f
  U610/Y (INVX4M)                          0.05       5.75 r
  U608/Y (NAND2X4M)                        0.07       5.81 f
  C2034/Y (OR2X4M)                         0.17       5.98 f
  C2035/Y (OR2X4M)                         0.17       6.14 f
  C2036/Y (OR2X4M)                         0.17       6.31 f
  C2037/Y (OR2X4M)                         0.17       6.48 f
  C2038/Y (OR2X4M)                         0.17       6.64 f
  C2039/Y (OR2X4M)                         0.18       6.82 f
  C2040/Y (OR2X8M)                         0.18       6.99 f
  C2041/Y (OR2X12M)                        0.16       7.16 f
  C2042/Y (OR2X12M)                        0.16       7.32 f
  C2043/Y (OR2X12M)                        0.16       7.48 f
  C2044/Y (OR2X4M)                         0.16       7.64 f
  C2045/Y (OR2X4M)                         0.17       7.81 f
  U676/Y (OR3X4M)                          0.22       8.02 f
  U641/Y (NOR3X8M)                         0.14       8.16 r
  U607/Y (NAND2BX4M)                       0.09       8.25 f
  U605/Y (NOR2X4M)                         0.11       8.35 r
  U604/Y (NAND2X2M)                        0.07       8.42 f
  U640/Y (INVXLM)                          0.07       8.49 r
  U675/Y (AND2X1M)                         0.16       8.66 r
  U678/Y (AND2X1M)                         0.18       8.84 r
  U646/Y (NAND2BX2M)                       0.08       8.92 f
  U638/Y (CLKINVX2M)                       0.07       8.99 r
  U603/Y (NAND2X2M)                        0.09       9.08 f
  U637/Y (CLKINVX2M)                       0.07       9.14 r
  U636/Y (NAND2X2M)                        0.09       9.23 f
  C2062/Y (OR2X4M)                         0.19       9.42 f
  U601/Y (NOR2X2M)                         0.17       9.60 r
  U624/Y (NOR2X1M)                         0.12       9.72 f
  U600/Y (AOI2BB1X2M)                      0.29      10.00 f
  U615/Y (CLKAND2X4M)                      0.33      10.34 f
  U324/Y (MX2X2M)                          0.29      10.63 r
  timer0status_reg_29_/D (DFFRQX1M)        0.00      10.63 r
  data arrival time                                  10.63

  clock pclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  timer0status_reg_29_/CK (DFFRQX1M)       0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                 -10.63
  -----------------------------------------------------------
  slack (MET)                                         0.05


  Startpoint: paddr[31] (input port clocked by pclk)
  Endpoint: timer0status_reg_26_
            (rising edge-triggered flip-flop clocked by pclk)
  Path Group: pclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock pclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  paddr[31] (in)                           0.00       5.70 f
  U610/Y (INVX4M)                          0.05       5.75 r
  U608/Y (NAND2X4M)                        0.07       5.81 f
  C2034/Y (OR2X4M)                         0.17       5.98 f
  C2035/Y (OR2X4M)                         0.17       6.14 f
  C2036/Y (OR2X4M)                         0.17       6.31 f
  C2037/Y (OR2X4M)                         0.17       6.48 f
  C2038/Y (OR2X4M)                         0.17       6.64 f
  C2039/Y (OR2X4M)                         0.18       6.82 f
  C2040/Y (OR2X8M)                         0.18       6.99 f
  C2041/Y (OR2X12M)                        0.16       7.16 f
  C2042/Y (OR2X12M)                        0.16       7.32 f
  C2043/Y (OR2X12M)                        0.16       7.48 f
  C2044/Y (OR2X4M)                         0.16       7.64 f
  C2045/Y (OR2X4M)                         0.17       7.81 f
  U676/Y (OR3X4M)                          0.22       8.02 f
  U641/Y (NOR3X8M)                         0.14       8.16 r
  U607/Y (NAND2BX4M)                       0.09       8.25 f
  U605/Y (NOR2X4M)                         0.11       8.35 r
  U604/Y (NAND2X2M)                        0.07       8.42 f
  U640/Y (INVXLM)                          0.07       8.49 r
  U675/Y (AND2X1M)                         0.16       8.66 r
  U678/Y (AND2X1M)                         0.18       8.84 r
  U646/Y (NAND2BX2M)                       0.08       8.92 f
  U638/Y (CLKINVX2M)                       0.07       8.99 r
  U603/Y (NAND2X2M)                        0.09       9.08 f
  U637/Y (CLKINVX2M)                       0.07       9.14 r
  U636/Y (NAND2X2M)                        0.09       9.23 f
  C2062/Y (OR2X4M)                         0.19       9.42 f
  U601/Y (NOR2X2M)                         0.17       9.60 r
  U624/Y (NOR2X1M)                         0.12       9.72 f
  U600/Y (AOI2BB1X2M)                      0.29      10.00 f
  U615/Y (CLKAND2X4M)                      0.33      10.34 f
  U321/Y (MX2X2M)                          0.29      10.63 r
  timer0status_reg_26_/D (DFFRQX1M)        0.00      10.63 r
  data arrival time                                  10.63

  clock pclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  timer0status_reg_26_/CK (DFFRQX1M)       0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                 -10.63
  -----------------------------------------------------------
  slack (MET)                                         0.05


  Startpoint: paddr[31] (input port clocked by pclk)
  Endpoint: timer0status_reg_23_
            (rising edge-triggered flip-flop clocked by pclk)
  Path Group: pclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock pclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  paddr[31] (in)                           0.00       5.70 f
  U610/Y (INVX4M)                          0.05       5.75 r
  U608/Y (NAND2X4M)                        0.07       5.81 f
  C2034/Y (OR2X4M)                         0.17       5.98 f
  C2035/Y (OR2X4M)                         0.17       6.14 f
  C2036/Y (OR2X4M)                         0.17       6.31 f
  C2037/Y (OR2X4M)                         0.17       6.48 f
  C2038/Y (OR2X4M)                         0.17       6.64 f
  C2039/Y (OR2X4M)                         0.18       6.82 f
  C2040/Y (OR2X8M)                         0.18       6.99 f
  C2041/Y (OR2X12M)                        0.16       7.16 f
  C2042/Y (OR2X12M)                        0.16       7.32 f
  C2043/Y (OR2X12M)                        0.16       7.48 f
  C2044/Y (OR2X4M)                         0.16       7.64 f
  C2045/Y (OR2X4M)                         0.17       7.81 f
  U676/Y (OR3X4M)                          0.22       8.02 f
  U641/Y (NOR3X8M)                         0.14       8.16 r
  U607/Y (NAND2BX4M)                       0.09       8.25 f
  U605/Y (NOR2X4M)                         0.11       8.35 r
  U604/Y (NAND2X2M)                        0.07       8.42 f
  U640/Y (INVXLM)                          0.07       8.49 r
  U675/Y (AND2X1M)                         0.16       8.66 r
  U678/Y (AND2X1M)                         0.18       8.84 r
  U646/Y (NAND2BX2M)                       0.08       8.92 f
  U638/Y (CLKINVX2M)                       0.07       8.99 r
  U603/Y (NAND2X2M)                        0.09       9.08 f
  U637/Y (CLKINVX2M)                       0.07       9.14 r
  U636/Y (NAND2X2M)                        0.09       9.23 f
  C2062/Y (OR2X4M)                         0.19       9.42 f
  U601/Y (NOR2X2M)                         0.17       9.60 r
  U624/Y (NOR2X1M)                         0.12       9.72 f
  U600/Y (AOI2BB1X2M)                      0.29      10.00 f
  U615/Y (CLKAND2X4M)                      0.33      10.34 f
  U318/Y (MX2X2M)                          0.29      10.63 r
  timer0status_reg_23_/D (DFFRQX1M)        0.00      10.63 r
  data arrival time                                  10.63

  clock pclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  timer0status_reg_23_/CK (DFFRQX1M)       0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                 -10.63
  -----------------------------------------------------------
  slack (MET)                                         0.05


  Startpoint: paddr[31] (input port clocked by pclk)
  Endpoint: timer0status_reg_20_
            (rising edge-triggered flip-flop clocked by pclk)
  Path Group: pclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock pclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  paddr[31] (in)                           0.00       5.70 f
  U610/Y (INVX4M)                          0.05       5.75 r
  U608/Y (NAND2X4M)                        0.07       5.81 f
  C2034/Y (OR2X4M)                         0.17       5.98 f
  C2035/Y (OR2X4M)                         0.17       6.14 f
  C2036/Y (OR2X4M)                         0.17       6.31 f
  C2037/Y (OR2X4M)                         0.17       6.48 f
  C2038/Y (OR2X4M)                         0.17       6.64 f
  C2039/Y (OR2X4M)                         0.18       6.82 f
  C2040/Y (OR2X8M)                         0.18       6.99 f
  C2041/Y (OR2X12M)                        0.16       7.16 f
  C2042/Y (OR2X12M)                        0.16       7.32 f
  C2043/Y (OR2X12M)                        0.16       7.48 f
  C2044/Y (OR2X4M)                         0.16       7.64 f
  C2045/Y (OR2X4M)                         0.17       7.81 f
  U676/Y (OR3X4M)                          0.22       8.02 f
  U641/Y (NOR3X8M)                         0.14       8.16 r
  U607/Y (NAND2BX4M)                       0.09       8.25 f
  U605/Y (NOR2X4M)                         0.11       8.35 r
  U604/Y (NAND2X2M)                        0.07       8.42 f
  U640/Y (INVXLM)                          0.07       8.49 r
  U675/Y (AND2X1M)                         0.16       8.66 r
  U678/Y (AND2X1M)                         0.18       8.84 r
  U646/Y (NAND2BX2M)                       0.08       8.92 f
  U638/Y (CLKINVX2M)                       0.07       8.99 r
  U603/Y (NAND2X2M)                        0.09       9.08 f
  U637/Y (CLKINVX2M)                       0.07       9.14 r
  U636/Y (NAND2X2M)                        0.09       9.23 f
  C2062/Y (OR2X4M)                         0.19       9.42 f
  U601/Y (NOR2X2M)                         0.17       9.60 r
  U624/Y (NOR2X1M)                         0.12       9.72 f
  U600/Y (AOI2BB1X2M)                      0.29      10.00 f
  U615/Y (CLKAND2X4M)                      0.33      10.34 f
  U315/Y (MX2X2M)                          0.29      10.63 r
  timer0status_reg_20_/D (DFFRQX1M)        0.00      10.63 r
  data arrival time                                  10.63

  clock pclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  timer0status_reg_20_/CK (DFFRQX1M)       0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                 -10.63
  -----------------------------------------------------------
  slack (MET)                                         0.05


  Startpoint: paddr[31] (input port clocked by pclk)
  Endpoint: timer0status_reg_17_
            (rising edge-triggered flip-flop clocked by pclk)
  Path Group: pclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock pclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  paddr[31] (in)                           0.00       5.70 f
  U610/Y (INVX4M)                          0.05       5.75 r
  U608/Y (NAND2X4M)                        0.07       5.81 f
  C2034/Y (OR2X4M)                         0.17       5.98 f
  C2035/Y (OR2X4M)                         0.17       6.14 f
  C2036/Y (OR2X4M)                         0.17       6.31 f
  C2037/Y (OR2X4M)                         0.17       6.48 f
  C2038/Y (OR2X4M)                         0.17       6.64 f
  C2039/Y (OR2X4M)                         0.18       6.82 f
  C2040/Y (OR2X8M)                         0.18       6.99 f
  C2041/Y (OR2X12M)                        0.16       7.16 f
  C2042/Y (OR2X12M)                        0.16       7.32 f
  C2043/Y (OR2X12M)                        0.16       7.48 f
  C2044/Y (OR2X4M)                         0.16       7.64 f
  C2045/Y (OR2X4M)                         0.17       7.81 f
  U676/Y (OR3X4M)                          0.22       8.02 f
  U641/Y (NOR3X8M)                         0.14       8.16 r
  U607/Y (NAND2BX4M)                       0.09       8.25 f
  U605/Y (NOR2X4M)                         0.11       8.35 r
  U604/Y (NAND2X2M)                        0.07       8.42 f
  U640/Y (INVXLM)                          0.07       8.49 r
  U675/Y (AND2X1M)                         0.16       8.66 r
  U678/Y (AND2X1M)                         0.18       8.84 r
  U646/Y (NAND2BX2M)                       0.08       8.92 f
  U638/Y (CLKINVX2M)                       0.07       8.99 r
  U603/Y (NAND2X2M)                        0.09       9.08 f
  U637/Y (CLKINVX2M)                       0.07       9.14 r
  U636/Y (NAND2X2M)                        0.09       9.23 f
  C2062/Y (OR2X4M)                         0.19       9.42 f
  U601/Y (NOR2X2M)                         0.17       9.60 r
  U624/Y (NOR2X1M)                         0.12       9.72 f
  U600/Y (AOI2BB1X2M)                      0.29      10.00 f
  U615/Y (CLKAND2X4M)                      0.33      10.34 f
  U312/Y (MX2X2M)                          0.29      10.63 r
  timer0status_reg_17_/D (DFFRQX1M)        0.00      10.63 r
  data arrival time                                  10.63

  clock pclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  timer0status_reg_17_/CK (DFFRQX1M)       0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                 -10.63
  -----------------------------------------------------------
  slack (MET)                                         0.05


  Startpoint: paddr[31] (input port clocked by pclk)
  Endpoint: timer0status_reg_14_
            (rising edge-triggered flip-flop clocked by pclk)
  Path Group: pclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock pclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  paddr[31] (in)                           0.00       5.70 f
  U610/Y (INVX4M)                          0.05       5.75 r
  U608/Y (NAND2X4M)                        0.07       5.81 f
  C2034/Y (OR2X4M)                         0.17       5.98 f
  C2035/Y (OR2X4M)                         0.17       6.14 f
  C2036/Y (OR2X4M)                         0.17       6.31 f
  C2037/Y (OR2X4M)                         0.17       6.48 f
  C2038/Y (OR2X4M)                         0.17       6.64 f
  C2039/Y (OR2X4M)                         0.18       6.82 f
  C2040/Y (OR2X8M)                         0.18       6.99 f
  C2041/Y (OR2X12M)                        0.16       7.16 f
  C2042/Y (OR2X12M)                        0.16       7.32 f
  C2043/Y (OR2X12M)                        0.16       7.48 f
  C2044/Y (OR2X4M)                         0.16       7.64 f
  C2045/Y (OR2X4M)                         0.17       7.81 f
  U676/Y (OR3X4M)                          0.22       8.02 f
  U641/Y (NOR3X8M)                         0.14       8.16 r
  U607/Y (NAND2BX4M)                       0.09       8.25 f
  U605/Y (NOR2X4M)                         0.11       8.35 r
  U604/Y (NAND2X2M)                        0.07       8.42 f
  U640/Y (INVXLM)                          0.07       8.49 r
  U675/Y (AND2X1M)                         0.16       8.66 r
  U678/Y (AND2X1M)                         0.18       8.84 r
  U646/Y (NAND2BX2M)                       0.08       8.92 f
  U638/Y (CLKINVX2M)                       0.07       8.99 r
  U603/Y (NAND2X2M)                        0.09       9.08 f
  U637/Y (CLKINVX2M)                       0.07       9.14 r
  U636/Y (NAND2X2M)                        0.09       9.23 f
  C2062/Y (OR2X4M)                         0.19       9.42 f
  U601/Y (NOR2X2M)                         0.17       9.60 r
  U624/Y (NOR2X1M)                         0.12       9.72 f
  U600/Y (AOI2BB1X2M)                      0.29      10.00 f
  U615/Y (CLKAND2X4M)                      0.33      10.34 f
  U309/Y (MX2X2M)                          0.29      10.63 r
  timer0status_reg_14_/D (DFFRQX1M)        0.00      10.63 r
  data arrival time                                  10.63

  clock pclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  timer0status_reg_14_/CK (DFFRQX1M)       0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                 -10.63
  -----------------------------------------------------------
  slack (MET)                                         0.05


  Startpoint: paddr[31] (input port clocked by pclk)
  Endpoint: timer0status_reg_8_
            (rising edge-triggered flip-flop clocked by pclk)
  Path Group: pclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock pclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  paddr[31] (in)                           0.00       5.70 f
  U610/Y (INVX4M)                          0.05       5.75 r
  U608/Y (NAND2X4M)                        0.07       5.81 f
  C2034/Y (OR2X4M)                         0.17       5.98 f
  C2035/Y (OR2X4M)                         0.17       6.14 f
  C2036/Y (OR2X4M)                         0.17       6.31 f
  C2037/Y (OR2X4M)                         0.17       6.48 f
  C2038/Y (OR2X4M)                         0.17       6.64 f
  C2039/Y (OR2X4M)                         0.18       6.82 f
  C2040/Y (OR2X8M)                         0.18       6.99 f
  C2041/Y (OR2X12M)                        0.16       7.16 f
  C2042/Y (OR2X12M)                        0.16       7.32 f
  C2043/Y (OR2X12M)                        0.16       7.48 f
  C2044/Y (OR2X4M)                         0.16       7.64 f
  C2045/Y (OR2X4M)                         0.17       7.81 f
  U676/Y (OR3X4M)                          0.22       8.02 f
  U641/Y (NOR3X8M)                         0.14       8.16 r
  U607/Y (NAND2BX4M)                       0.09       8.25 f
  U605/Y (NOR2X4M)                         0.11       8.35 r
  U604/Y (NAND2X2M)                        0.07       8.42 f
  U640/Y (INVXLM)                          0.07       8.49 r
  U675/Y (AND2X1M)                         0.16       8.66 r
  U678/Y (AND2X1M)                         0.18       8.84 r
  U646/Y (NAND2BX2M)                       0.08       8.92 f
  U638/Y (CLKINVX2M)                       0.07       8.99 r
  U603/Y (NAND2X2M)                        0.09       9.08 f
  U637/Y (CLKINVX2M)                       0.07       9.14 r
  U636/Y (NAND2X2M)                        0.09       9.23 f
  C2062/Y (OR2X4M)                         0.19       9.42 f
  U601/Y (NOR2X2M)                         0.17       9.60 r
  U624/Y (NOR2X1M)                         0.12       9.72 f
  U600/Y (AOI2BB1X2M)                      0.29      10.00 f
  U615/Y (CLKAND2X4M)                      0.33      10.34 f
  U303/Y (MX2X2M)                          0.29      10.63 r
  timer0status_reg_8_/D (DFFRQX1M)         0.00      10.63 r
  data arrival time                                  10.63

  clock pclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  timer0status_reg_8_/CK (DFFRQX1M)        0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                 -10.63
  -----------------------------------------------------------
  slack (MET)                                         0.05


  Startpoint: paddr[31] (input port clocked by pclk)
  Endpoint: timer0status_reg_5_
            (rising edge-triggered flip-flop clocked by pclk)
  Path Group: pclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock pclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  paddr[31] (in)                           0.00       5.70 f
  U610/Y (INVX4M)                          0.05       5.75 r
  U608/Y (NAND2X4M)                        0.07       5.81 f
  C2034/Y (OR2X4M)                         0.17       5.98 f
  C2035/Y (OR2X4M)                         0.17       6.14 f
  C2036/Y (OR2X4M)                         0.17       6.31 f
  C2037/Y (OR2X4M)                         0.17       6.48 f
  C2038/Y (OR2X4M)                         0.17       6.64 f
  C2039/Y (OR2X4M)                         0.18       6.82 f
  C2040/Y (OR2X8M)                         0.18       6.99 f
  C2041/Y (OR2X12M)                        0.16       7.16 f
  C2042/Y (OR2X12M)                        0.16       7.32 f
  C2043/Y (OR2X12M)                        0.16       7.48 f
  C2044/Y (OR2X4M)                         0.16       7.64 f
  C2045/Y (OR2X4M)                         0.17       7.81 f
  U676/Y (OR3X4M)                          0.22       8.02 f
  U641/Y (NOR3X8M)                         0.14       8.16 r
  U607/Y (NAND2BX4M)                       0.09       8.25 f
  U605/Y (NOR2X4M)                         0.11       8.35 r
  U604/Y (NAND2X2M)                        0.07       8.42 f
  U640/Y (INVXLM)                          0.07       8.49 r
  U675/Y (AND2X1M)                         0.16       8.66 r
  U678/Y (AND2X1M)                         0.18       8.84 r
  U646/Y (NAND2BX2M)                       0.08       8.92 f
  U638/Y (CLKINVX2M)                       0.07       8.99 r
  U603/Y (NAND2X2M)                        0.09       9.08 f
  U637/Y (CLKINVX2M)                       0.07       9.14 r
  U636/Y (NAND2X2M)                        0.09       9.23 f
  C2062/Y (OR2X4M)                         0.19       9.42 f
  U601/Y (NOR2X2M)                         0.17       9.60 r
  U624/Y (NOR2X1M)                         0.12       9.72 f
  U600/Y (AOI2BB1X2M)                      0.29      10.00 f
  U615/Y (CLKAND2X4M)                      0.33      10.34 f
  U300/Y (MX2X2M)                          0.29      10.63 r
  timer0status_reg_5_/D (DFFRQX1M)         0.00      10.63 r
  data arrival time                                  10.63

  clock pclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  timer0status_reg_5_/CK (DFFRQX1M)        0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                 -10.63
  -----------------------------------------------------------
  slack (MET)                                         0.05


  Startpoint: paddr[31] (input port clocked by pclk)
  Endpoint: timer0status_reg_2_
            (rising edge-triggered flip-flop clocked by pclk)
  Path Group: pclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock pclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  paddr[31] (in)                           0.00       5.70 f
  U610/Y (INVX4M)                          0.05       5.75 r
  U608/Y (NAND2X4M)                        0.07       5.81 f
  C2034/Y (OR2X4M)                         0.17       5.98 f
  C2035/Y (OR2X4M)                         0.17       6.14 f
  C2036/Y (OR2X4M)                         0.17       6.31 f
  C2037/Y (OR2X4M)                         0.17       6.48 f
  C2038/Y (OR2X4M)                         0.17       6.64 f
  C2039/Y (OR2X4M)                         0.18       6.82 f
  C2040/Y (OR2X8M)                         0.18       6.99 f
  C2041/Y (OR2X12M)                        0.16       7.16 f
  C2042/Y (OR2X12M)                        0.16       7.32 f
  C2043/Y (OR2X12M)                        0.16       7.48 f
  C2044/Y (OR2X4M)                         0.16       7.64 f
  C2045/Y (OR2X4M)                         0.17       7.81 f
  U676/Y (OR3X4M)                          0.22       8.02 f
  U641/Y (NOR3X8M)                         0.14       8.16 r
  U607/Y (NAND2BX4M)                       0.09       8.25 f
  U605/Y (NOR2X4M)                         0.11       8.35 r
  U604/Y (NAND2X2M)                        0.07       8.42 f
  U640/Y (INVXLM)                          0.07       8.49 r
  U675/Y (AND2X1M)                         0.16       8.66 r
  U678/Y (AND2X1M)                         0.18       8.84 r
  U646/Y (NAND2BX2M)                       0.08       8.92 f
  U638/Y (CLKINVX2M)                       0.07       8.99 r
  U603/Y (NAND2X2M)                        0.09       9.08 f
  U637/Y (CLKINVX2M)                       0.07       9.14 r
  U636/Y (NAND2X2M)                        0.09       9.23 f
  C2062/Y (OR2X4M)                         0.19       9.42 f
  U601/Y (NOR2X2M)                         0.17       9.60 r
  U624/Y (NOR2X1M)                         0.12       9.72 f
  U600/Y (AOI2BB1X2M)                      0.29      10.00 f
  U615/Y (CLKAND2X4M)                      0.33      10.34 f
  U266/Y (MX2X2M)                          0.29      10.63 r
  timer0status_reg_2_/D (DFFRQX1M)         0.00      10.63 r
  data arrival time                                  10.63

  clock pclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  timer0status_reg_2_/CK (DFFRQX1M)        0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                 -10.63
  -----------------------------------------------------------
  slack (MET)                                         0.05


  Startpoint: paddr[31] (input port clocked by pclk)
  Endpoint: timer0_value_reg_3_
            (rising edge-triggered flip-flop clocked by pclk)
  Path Group: pclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock pclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  paddr[31] (in)                           0.00       5.70 f
  U610/Y (INVX4M)                          0.05       5.75 r
  U608/Y (NAND2X4M)                        0.07       5.81 f
  C2034/Y (OR2X4M)                         0.17       5.98 f
  C2035/Y (OR2X4M)                         0.17       6.14 f
  C2036/Y (OR2X4M)                         0.17       6.31 f
  C2037/Y (OR2X4M)                         0.17       6.48 f
  C2038/Y (OR2X4M)                         0.17       6.64 f
  C2039/Y (OR2X4M)                         0.18       6.82 f
  C2040/Y (OR2X8M)                         0.18       6.99 f
  C2041/Y (OR2X12M)                        0.16       7.16 f
  C2042/Y (OR2X12M)                        0.16       7.32 f
  C2043/Y (OR2X12M)                        0.16       7.48 f
  C2044/Y (OR2X4M)                         0.16       7.64 f
  C2045/Y (OR2X4M)                         0.17       7.81 f
  U676/Y (OR3X4M)                          0.22       8.02 f
  U641/Y (NOR3X8M)                         0.14       8.16 r
  U607/Y (NAND2BX4M)                       0.09       8.25 f
  U605/Y (NOR2X4M)                         0.11       8.35 r
  U604/Y (NAND2X2M)                        0.07       8.42 f
  U640/Y (INVXLM)                          0.07       8.49 r
  U675/Y (AND2X1M)                         0.16       8.66 r
  U678/Y (AND2X1M)                         0.18       8.84 r
  U646/Y (NAND2BX2M)                       0.08       8.92 f
  U638/Y (CLKINVX2M)                       0.07       8.99 r
  U603/Y (NAND2X2M)                        0.09       9.08 f
  U637/Y (CLKINVX2M)                       0.07       9.14 r
  U636/Y (NAND2X2M)                        0.09       9.23 f
  C2062/Y (OR2X4M)                         0.19       9.42 f
  U601/Y (NOR2X2M)                         0.17       9.60 r
  U624/Y (NOR2X1M)                         0.12       9.72 f
  U621/Y (AOI2BB1X2M)                      0.28      10.00 f
  U617/Y (CLKAND2X4M)                      0.33      10.33 f
  U671/Y (MX2XLM)                          0.29      10.62 r
  timer0_value_reg_3_/D (DFFRQX1M)         0.00      10.62 r
  data arrival time                                  10.62

  clock pclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  timer0_value_reg_3_/CK (DFFRQX1M)        0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                 -10.62
  -----------------------------------------------------------
  slack (MET)                                         0.05


  Startpoint: paddr[31] (input port clocked by pclk)
  Endpoint: timer0_value_reg_30_
            (rising edge-triggered flip-flop clocked by pclk)
  Path Group: pclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock pclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  paddr[31] (in)                           0.00       5.70 f
  U610/Y (INVX4M)                          0.05       5.75 r
  U608/Y (NAND2X4M)                        0.07       5.81 f
  C2034/Y (OR2X4M)                         0.17       5.98 f
  C2035/Y (OR2X4M)                         0.17       6.14 f
  C2036/Y (OR2X4M)                         0.17       6.31 f
  C2037/Y (OR2X4M)                         0.17       6.48 f
  C2038/Y (OR2X4M)                         0.17       6.64 f
  C2039/Y (OR2X4M)                         0.18       6.82 f
  C2040/Y (OR2X8M)                         0.18       6.99 f
  C2041/Y (OR2X12M)                        0.16       7.16 f
  C2042/Y (OR2X12M)                        0.16       7.32 f
  C2043/Y (OR2X12M)                        0.16       7.48 f
  C2044/Y (OR2X4M)                         0.16       7.64 f
  C2045/Y (OR2X4M)                         0.17       7.81 f
  U676/Y (OR3X4M)                          0.22       8.02 f
  U641/Y (NOR3X8M)                         0.14       8.16 r
  U607/Y (NAND2BX4M)                       0.09       8.25 f
  U605/Y (NOR2X4M)                         0.11       8.35 r
  U604/Y (NAND2X2M)                        0.07       8.42 f
  U640/Y (INVXLM)                          0.07       8.49 r
  U675/Y (AND2X1M)                         0.16       8.66 r
  U678/Y (AND2X1M)                         0.18       8.84 r
  U646/Y (NAND2BX2M)                       0.08       8.92 f
  U638/Y (CLKINVX2M)                       0.07       8.99 r
  U603/Y (NAND2X2M)                        0.09       9.08 f
  U637/Y (CLKINVX2M)                       0.07       9.14 r
  U636/Y (NAND2X2M)                        0.09       9.23 f
  C2062/Y (OR2X4M)                         0.19       9.42 f
  U601/Y (NOR2X2M)                         0.17       9.60 r
  U624/Y (NOR2X1M)                         0.12       9.72 f
  U621/Y (AOI2BB1X2M)                      0.28      10.00 f
  U617/Y (CLKAND2X4M)                      0.33      10.33 f
  U233/Y (MX2X2M)                          0.29      10.62 r
  timer0_value_reg_30_/D (DFFRQX1M)        0.00      10.62 r
  data arrival time                                  10.62

  clock pclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  timer0_value_reg_30_/CK (DFFRQX1M)       0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                 -10.62
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: paddr[31] (input port clocked by pclk)
  Endpoint: timer0_value_reg_27_
            (rising edge-triggered flip-flop clocked by pclk)
  Path Group: pclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock pclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  paddr[31] (in)                           0.00       5.70 f
  U610/Y (INVX4M)                          0.05       5.75 r
  U608/Y (NAND2X4M)                        0.07       5.81 f
  C2034/Y (OR2X4M)                         0.17       5.98 f
  C2035/Y (OR2X4M)                         0.17       6.14 f
  C2036/Y (OR2X4M)                         0.17       6.31 f
  C2037/Y (OR2X4M)                         0.17       6.48 f
  C2038/Y (OR2X4M)                         0.17       6.64 f
  C2039/Y (OR2X4M)                         0.18       6.82 f
  C2040/Y (OR2X8M)                         0.18       6.99 f
  C2041/Y (OR2X12M)                        0.16       7.16 f
  C2042/Y (OR2X12M)                        0.16       7.32 f
  C2043/Y (OR2X12M)                        0.16       7.48 f
  C2044/Y (OR2X4M)                         0.16       7.64 f
  C2045/Y (OR2X4M)                         0.17       7.81 f
  U676/Y (OR3X4M)                          0.22       8.02 f
  U641/Y (NOR3X8M)                         0.14       8.16 r
  U607/Y (NAND2BX4M)                       0.09       8.25 f
  U605/Y (NOR2X4M)                         0.11       8.35 r
  U604/Y (NAND2X2M)                        0.07       8.42 f
  U640/Y (INVXLM)                          0.07       8.49 r
  U675/Y (AND2X1M)                         0.16       8.66 r
  U678/Y (AND2X1M)                         0.18       8.84 r
  U646/Y (NAND2BX2M)                       0.08       8.92 f
  U638/Y (CLKINVX2M)                       0.07       8.99 r
  U603/Y (NAND2X2M)                        0.09       9.08 f
  U637/Y (CLKINVX2M)                       0.07       9.14 r
  U636/Y (NAND2X2M)                        0.09       9.23 f
  C2062/Y (OR2X4M)                         0.19       9.42 f
  U601/Y (NOR2X2M)                         0.17       9.60 r
  U624/Y (NOR2X1M)                         0.12       9.72 f
  U621/Y (AOI2BB1X2M)                      0.28      10.00 f
  U617/Y (CLKAND2X4M)                      0.33      10.33 f
  U236/Y (MX2X2M)                          0.29      10.62 r
  timer0_value_reg_27_/D (DFFRQX1M)        0.00      10.62 r
  data arrival time                                  10.62

  clock pclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  timer0_value_reg_27_/CK (DFFRQX1M)       0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                 -10.62
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: paddr[31] (input port clocked by pclk)
  Endpoint: timer0_value_reg_24_
            (rising edge-triggered flip-flop clocked by pclk)
  Path Group: pclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock pclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  paddr[31] (in)                           0.00       5.70 f
  U610/Y (INVX4M)                          0.05       5.75 r
  U608/Y (NAND2X4M)                        0.07       5.81 f
  C2034/Y (OR2X4M)                         0.17       5.98 f
  C2035/Y (OR2X4M)                         0.17       6.14 f
  C2036/Y (OR2X4M)                         0.17       6.31 f
  C2037/Y (OR2X4M)                         0.17       6.48 f
  C2038/Y (OR2X4M)                         0.17       6.64 f
  C2039/Y (OR2X4M)                         0.18       6.82 f
  C2040/Y (OR2X8M)                         0.18       6.99 f
  C2041/Y (OR2X12M)                        0.16       7.16 f
  C2042/Y (OR2X12M)                        0.16       7.32 f
  C2043/Y (OR2X12M)                        0.16       7.48 f
  C2044/Y (OR2X4M)                         0.16       7.64 f
  C2045/Y (OR2X4M)                         0.17       7.81 f
  U676/Y (OR3X4M)                          0.22       8.02 f
  U641/Y (NOR3X8M)                         0.14       8.16 r
  U607/Y (NAND2BX4M)                       0.09       8.25 f
  U605/Y (NOR2X4M)                         0.11       8.35 r
  U604/Y (NAND2X2M)                        0.07       8.42 f
  U640/Y (INVXLM)                          0.07       8.49 r
  U675/Y (AND2X1M)                         0.16       8.66 r
  U678/Y (AND2X1M)                         0.18       8.84 r
  U646/Y (NAND2BX2M)                       0.08       8.92 f
  U638/Y (CLKINVX2M)                       0.07       8.99 r
  U603/Y (NAND2X2M)                        0.09       9.08 f
  U637/Y (CLKINVX2M)                       0.07       9.14 r
  U636/Y (NAND2X2M)                        0.09       9.23 f
  C2062/Y (OR2X4M)                         0.19       9.42 f
  U601/Y (NOR2X2M)                         0.17       9.60 r
  U624/Y (NOR2X1M)                         0.12       9.72 f
  U621/Y (AOI2BB1X2M)                      0.28      10.00 f
  U617/Y (CLKAND2X4M)                      0.33      10.33 f
  U239/Y (MX2X2M)                          0.29      10.62 r
  timer0_value_reg_24_/D (DFFRQX1M)        0.00      10.62 r
  data arrival time                                  10.62

  clock pclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  timer0_value_reg_24_/CK (DFFRQX1M)       0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                 -10.62
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: paddr[31] (input port clocked by pclk)
  Endpoint: timer0_value_reg_21_
            (rising edge-triggered flip-flop clocked by pclk)
  Path Group: pclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock pclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  paddr[31] (in)                           0.00       5.70 f
  U610/Y (INVX4M)                          0.05       5.75 r
  U608/Y (NAND2X4M)                        0.07       5.81 f
  C2034/Y (OR2X4M)                         0.17       5.98 f
  C2035/Y (OR2X4M)                         0.17       6.14 f
  C2036/Y (OR2X4M)                         0.17       6.31 f
  C2037/Y (OR2X4M)                         0.17       6.48 f
  C2038/Y (OR2X4M)                         0.17       6.64 f
  C2039/Y (OR2X4M)                         0.18       6.82 f
  C2040/Y (OR2X8M)                         0.18       6.99 f
  C2041/Y (OR2X12M)                        0.16       7.16 f
  C2042/Y (OR2X12M)                        0.16       7.32 f
  C2043/Y (OR2X12M)                        0.16       7.48 f
  C2044/Y (OR2X4M)                         0.16       7.64 f
  C2045/Y (OR2X4M)                         0.17       7.81 f
  U676/Y (OR3X4M)                          0.22       8.02 f
  U641/Y (NOR3X8M)                         0.14       8.16 r
  U607/Y (NAND2BX4M)                       0.09       8.25 f
  U605/Y (NOR2X4M)                         0.11       8.35 r
  U604/Y (NAND2X2M)                        0.07       8.42 f
  U640/Y (INVXLM)                          0.07       8.49 r
  U675/Y (AND2X1M)                         0.16       8.66 r
  U678/Y (AND2X1M)                         0.18       8.84 r
  U646/Y (NAND2BX2M)                       0.08       8.92 f
  U638/Y (CLKINVX2M)                       0.07       8.99 r
  U603/Y (NAND2X2M)                        0.09       9.08 f
  U637/Y (CLKINVX2M)                       0.07       9.14 r
  U636/Y (NAND2X2M)                        0.09       9.23 f
  C2062/Y (OR2X4M)                         0.19       9.42 f
  U601/Y (NOR2X2M)                         0.17       9.60 r
  U624/Y (NOR2X1M)                         0.12       9.72 f
  U621/Y (AOI2BB1X2M)                      0.28      10.00 f
  U617/Y (CLKAND2X4M)                      0.33      10.33 f
  U242/Y (MX2X2M)                          0.29      10.62 r
  timer0_value_reg_21_/D (DFFRQX1M)        0.00      10.62 r
  data arrival time                                  10.62

  clock pclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  timer0_value_reg_21_/CK (DFFRQX1M)       0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                 -10.62
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: paddr[31] (input port clocked by pclk)
  Endpoint: timer0_value_reg_18_
            (rising edge-triggered flip-flop clocked by pclk)
  Path Group: pclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock pclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  paddr[31] (in)                           0.00       5.70 f
  U610/Y (INVX4M)                          0.05       5.75 r
  U608/Y (NAND2X4M)                        0.07       5.81 f
  C2034/Y (OR2X4M)                         0.17       5.98 f
  C2035/Y (OR2X4M)                         0.17       6.14 f
  C2036/Y (OR2X4M)                         0.17       6.31 f
  C2037/Y (OR2X4M)                         0.17       6.48 f
  C2038/Y (OR2X4M)                         0.17       6.64 f
  C2039/Y (OR2X4M)                         0.18       6.82 f
  C2040/Y (OR2X8M)                         0.18       6.99 f
  C2041/Y (OR2X12M)                        0.16       7.16 f
  C2042/Y (OR2X12M)                        0.16       7.32 f
  C2043/Y (OR2X12M)                        0.16       7.48 f
  C2044/Y (OR2X4M)                         0.16       7.64 f
  C2045/Y (OR2X4M)                         0.17       7.81 f
  U676/Y (OR3X4M)                          0.22       8.02 f
  U641/Y (NOR3X8M)                         0.14       8.16 r
  U607/Y (NAND2BX4M)                       0.09       8.25 f
  U605/Y (NOR2X4M)                         0.11       8.35 r
  U604/Y (NAND2X2M)                        0.07       8.42 f
  U640/Y (INVXLM)                          0.07       8.49 r
  U675/Y (AND2X1M)                         0.16       8.66 r
  U678/Y (AND2X1M)                         0.18       8.84 r
  U646/Y (NAND2BX2M)                       0.08       8.92 f
  U638/Y (CLKINVX2M)                       0.07       8.99 r
  U603/Y (NAND2X2M)                        0.09       9.08 f
  U637/Y (CLKINVX2M)                       0.07       9.14 r
  U636/Y (NAND2X2M)                        0.09       9.23 f
  C2062/Y (OR2X4M)                         0.19       9.42 f
  U601/Y (NOR2X2M)                         0.17       9.60 r
  U624/Y (NOR2X1M)                         0.12       9.72 f
  U621/Y (AOI2BB1X2M)                      0.28      10.00 f
  U617/Y (CLKAND2X4M)                      0.33      10.33 f
  U245/Y (MX2X2M)                          0.29      10.62 r
  timer0_value_reg_18_/D (DFFRQX1M)        0.00      10.62 r
  data arrival time                                  10.62

  clock pclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  timer0_value_reg_18_/CK (DFFRQX1M)       0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                 -10.62
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: paddr[31] (input port clocked by pclk)
  Endpoint: timer0_value_reg_15_
            (rising edge-triggered flip-flop clocked by pclk)
  Path Group: pclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock pclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  paddr[31] (in)                           0.00       5.70 f
  U610/Y (INVX4M)                          0.05       5.75 r
  U608/Y (NAND2X4M)                        0.07       5.81 f
  C2034/Y (OR2X4M)                         0.17       5.98 f
  C2035/Y (OR2X4M)                         0.17       6.14 f
  C2036/Y (OR2X4M)                         0.17       6.31 f
  C2037/Y (OR2X4M)                         0.17       6.48 f
  C2038/Y (OR2X4M)                         0.17       6.64 f
  C2039/Y (OR2X4M)                         0.18       6.82 f
  C2040/Y (OR2X8M)                         0.18       6.99 f
  C2041/Y (OR2X12M)                        0.16       7.16 f
  C2042/Y (OR2X12M)                        0.16       7.32 f
  C2043/Y (OR2X12M)                        0.16       7.48 f
  C2044/Y (OR2X4M)                         0.16       7.64 f
  C2045/Y (OR2X4M)                         0.17       7.81 f
  U676/Y (OR3X4M)                          0.22       8.02 f
  U641/Y (NOR3X8M)                         0.14       8.16 r
  U607/Y (NAND2BX4M)                       0.09       8.25 f
  U605/Y (NOR2X4M)                         0.11       8.35 r
  U604/Y (NAND2X2M)                        0.07       8.42 f
  U640/Y (INVXLM)                          0.07       8.49 r
  U675/Y (AND2X1M)                         0.16       8.66 r
  U678/Y (AND2X1M)                         0.18       8.84 r
  U646/Y (NAND2BX2M)                       0.08       8.92 f
  U638/Y (CLKINVX2M)                       0.07       8.99 r
  U603/Y (NAND2X2M)                        0.09       9.08 f
  U637/Y (CLKINVX2M)                       0.07       9.14 r
  U636/Y (NAND2X2M)                        0.09       9.23 f
  C2062/Y (OR2X4M)                         0.19       9.42 f
  U601/Y (NOR2X2M)                         0.17       9.60 r
  U624/Y (NOR2X1M)                         0.12       9.72 f
  U621/Y (AOI2BB1X2M)                      0.28      10.00 f
  U617/Y (CLKAND2X4M)                      0.33      10.33 f
  U248/Y (MX2X2M)                          0.29      10.62 r
  timer0_value_reg_15_/D (DFFRQX1M)        0.00      10.62 r
  data arrival time                                  10.62

  clock pclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  timer0_value_reg_15_/CK (DFFRQX1M)       0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                 -10.62
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: paddr[31] (input port clocked by pclk)
  Endpoint: timer0_value_reg_12_
            (rising edge-triggered flip-flop clocked by pclk)
  Path Group: pclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock pclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  paddr[31] (in)                           0.00       5.70 f
  U610/Y (INVX4M)                          0.05       5.75 r
  U608/Y (NAND2X4M)                        0.07       5.81 f
  C2034/Y (OR2X4M)                         0.17       5.98 f
  C2035/Y (OR2X4M)                         0.17       6.14 f
  C2036/Y (OR2X4M)                         0.17       6.31 f
  C2037/Y (OR2X4M)                         0.17       6.48 f
  C2038/Y (OR2X4M)                         0.17       6.64 f
  C2039/Y (OR2X4M)                         0.18       6.82 f
  C2040/Y (OR2X8M)                         0.18       6.99 f
  C2041/Y (OR2X12M)                        0.16       7.16 f
  C2042/Y (OR2X12M)                        0.16       7.32 f
  C2043/Y (OR2X12M)                        0.16       7.48 f
  C2044/Y (OR2X4M)                         0.16       7.64 f
  C2045/Y (OR2X4M)                         0.17       7.81 f
  U676/Y (OR3X4M)                          0.22       8.02 f
  U641/Y (NOR3X8M)                         0.14       8.16 r
  U607/Y (NAND2BX4M)                       0.09       8.25 f
  U605/Y (NOR2X4M)                         0.11       8.35 r
  U604/Y (NAND2X2M)                        0.07       8.42 f
  U640/Y (INVXLM)                          0.07       8.49 r
  U675/Y (AND2X1M)                         0.16       8.66 r
  U678/Y (AND2X1M)                         0.18       8.84 r
  U646/Y (NAND2BX2M)                       0.08       8.92 f
  U638/Y (CLKINVX2M)                       0.07       8.99 r
  U603/Y (NAND2X2M)                        0.09       9.08 f
  U637/Y (CLKINVX2M)                       0.07       9.14 r
  U636/Y (NAND2X2M)                        0.09       9.23 f
  C2062/Y (OR2X4M)                         0.19       9.42 f
  U601/Y (NOR2X2M)                         0.17       9.60 r
  U624/Y (NOR2X1M)                         0.12       9.72 f
  U621/Y (AOI2BB1X2M)                      0.28      10.00 f
  U617/Y (CLKAND2X4M)                      0.33      10.33 f
  U251/Y (MX2X2M)                          0.29      10.62 r
  timer0_value_reg_12_/D (DFFRQX1M)        0.00      10.62 r
  data arrival time                                  10.62

  clock pclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  timer0_value_reg_12_/CK (DFFRQX1M)       0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                 -10.62
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: paddr[31] (input port clocked by pclk)
  Endpoint: timer0_value_reg_9_
            (rising edge-triggered flip-flop clocked by pclk)
  Path Group: pclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock pclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  paddr[31] (in)                           0.00       5.70 f
  U610/Y (INVX4M)                          0.05       5.75 r
  U608/Y (NAND2X4M)                        0.07       5.81 f
  C2034/Y (OR2X4M)                         0.17       5.98 f
  C2035/Y (OR2X4M)                         0.17       6.14 f
  C2036/Y (OR2X4M)                         0.17       6.31 f
  C2037/Y (OR2X4M)                         0.17       6.48 f
  C2038/Y (OR2X4M)                         0.17       6.64 f
  C2039/Y (OR2X4M)                         0.18       6.82 f
  C2040/Y (OR2X8M)                         0.18       6.99 f
  C2041/Y (OR2X12M)                        0.16       7.16 f
  C2042/Y (OR2X12M)                        0.16       7.32 f
  C2043/Y (OR2X12M)                        0.16       7.48 f
  C2044/Y (OR2X4M)                         0.16       7.64 f
  C2045/Y (OR2X4M)                         0.17       7.81 f
  U676/Y (OR3X4M)                          0.22       8.02 f
  U641/Y (NOR3X8M)                         0.14       8.16 r
  U607/Y (NAND2BX4M)                       0.09       8.25 f
  U605/Y (NOR2X4M)                         0.11       8.35 r
  U604/Y (NAND2X2M)                        0.07       8.42 f
  U640/Y (INVXLM)                          0.07       8.49 r
  U675/Y (AND2X1M)                         0.16       8.66 r
  U678/Y (AND2X1M)                         0.18       8.84 r
  U646/Y (NAND2BX2M)                       0.08       8.92 f
  U638/Y (CLKINVX2M)                       0.07       8.99 r
  U603/Y (NAND2X2M)                        0.09       9.08 f
  U637/Y (CLKINVX2M)                       0.07       9.14 r
  U636/Y (NAND2X2M)                        0.09       9.23 f
  C2062/Y (OR2X4M)                         0.19       9.42 f
  U601/Y (NOR2X2M)                         0.17       9.60 r
  U624/Y (NOR2X1M)                         0.12       9.72 f
  U621/Y (AOI2BB1X2M)                      0.28      10.00 f
  U617/Y (CLKAND2X4M)                      0.33      10.33 f
  U254/Y (MX2X2M)                          0.29      10.62 r
  timer0_value_reg_9_/D (DFFRQX1M)         0.00      10.62 r
  data arrival time                                  10.62

  clock pclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  timer0_value_reg_9_/CK (DFFRQX1M)        0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                 -10.62
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: paddr[31] (input port clocked by pclk)
  Endpoint: timer0_value_reg_6_
            (rising edge-triggered flip-flop clocked by pclk)
  Path Group: pclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock pclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  paddr[31] (in)                           0.00       5.70 f
  U610/Y (INVX4M)                          0.05       5.75 r
  U608/Y (NAND2X4M)                        0.07       5.81 f
  C2034/Y (OR2X4M)                         0.17       5.98 f
  C2035/Y (OR2X4M)                         0.17       6.14 f
  C2036/Y (OR2X4M)                         0.17       6.31 f
  C2037/Y (OR2X4M)                         0.17       6.48 f
  C2038/Y (OR2X4M)                         0.17       6.64 f
  C2039/Y (OR2X4M)                         0.18       6.82 f
  C2040/Y (OR2X8M)                         0.18       6.99 f
  C2041/Y (OR2X12M)                        0.16       7.16 f
  C2042/Y (OR2X12M)                        0.16       7.32 f
  C2043/Y (OR2X12M)                        0.16       7.48 f
  C2044/Y (OR2X4M)                         0.16       7.64 f
  C2045/Y (OR2X4M)                         0.17       7.81 f
  U676/Y (OR3X4M)                          0.22       8.02 f
  U641/Y (NOR3X8M)                         0.14       8.16 r
  U607/Y (NAND2BX4M)                       0.09       8.25 f
  U605/Y (NOR2X4M)                         0.11       8.35 r
  U604/Y (NAND2X2M)                        0.07       8.42 f
  U640/Y (INVXLM)                          0.07       8.49 r
  U675/Y (AND2X1M)                         0.16       8.66 r
  U678/Y (AND2X1M)                         0.18       8.84 r
  U646/Y (NAND2BX2M)                       0.08       8.92 f
  U638/Y (CLKINVX2M)                       0.07       8.99 r
  U603/Y (NAND2X2M)                        0.09       9.08 f
  U637/Y (CLKINVX2M)                       0.07       9.14 r
  U636/Y (NAND2X2M)                        0.09       9.23 f
  C2062/Y (OR2X4M)                         0.19       9.42 f
  U601/Y (NOR2X2M)                         0.17       9.60 r
  U624/Y (NOR2X1M)                         0.12       9.72 f
  U621/Y (AOI2BB1X2M)                      0.28      10.00 f
  U617/Y (CLKAND2X4M)                      0.33      10.33 f
  U257/Y (MX2X2M)                          0.29      10.62 r
  timer0_value_reg_6_/D (DFFRQX1M)         0.00      10.62 r
  data arrival time                                  10.62

  clock pclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  timer0_value_reg_6_/CK (DFFRQX1M)        0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                 -10.62
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: paddr[31] (input port clocked by pclk)
  Endpoint: timer0count_reg_31_
            (rising edge-triggered flip-flop clocked by pclk)
  Path Group: pclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock pclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  paddr[31] (in)                           0.00       5.70 f
  U610/Y (INVX4M)                          0.05       5.75 r
  U608/Y (NAND2X4M)                        0.07       5.81 f
  C2034/Y (OR2X4M)                         0.17       5.98 f
  C2035/Y (OR2X4M)                         0.17       6.14 f
  C2036/Y (OR2X4M)                         0.17       6.31 f
  C2037/Y (OR2X4M)                         0.17       6.48 f
  C2038/Y (OR2X4M)                         0.17       6.64 f
  C2039/Y (OR2X4M)                         0.18       6.82 f
  C2040/Y (OR2X8M)                         0.18       6.99 f
  C2041/Y (OR2X12M)                        0.16       7.16 f
  C2042/Y (OR2X12M)                        0.16       7.32 f
  C2043/Y (OR2X12M)                        0.16       7.48 f
  C2044/Y (OR2X4M)                         0.16       7.64 f
  C2045/Y (OR2X4M)                         0.17       7.81 f
  U676/Y (OR3X4M)                          0.22       8.02 f
  U641/Y (NOR3X8M)                         0.14       8.16 r
  U607/Y (NAND2BX4M)                       0.09       8.25 f
  U605/Y (NOR2X4M)                         0.11       8.35 r
  U604/Y (NAND2X2M)                        0.07       8.42 f
  U640/Y (INVXLM)                          0.07       8.49 r
  U675/Y (AND2X1M)                         0.16       8.66 r
  U678/Y (AND2X1M)                         0.18       8.84 r
  U646/Y (NAND2BX2M)                       0.08       8.92 f
  U638/Y (CLKINVX2M)                       0.07       8.99 r
  U603/Y (NAND2X2M)                        0.09       9.08 f
  U637/Y (CLKINVX2M)                       0.07       9.14 r
  U636/Y (NAND2X2M)                        0.09       9.23 f
  C2062/Y (OR2X4M)                         0.19       9.42 f
  U601/Y (NOR2X2M)                         0.17       9.60 r
  U628/Y (NOR2X1M)                         0.11       9.71 f
  U626/Y (NOR2X2M)                         0.11       9.82 r
  U599/Y (CLKAND2X2M)                      0.28      10.10 r
  U660/Y (OR3X4M)                          0.32      10.42 r
  U713/Y (MX2XLM)                          0.18      10.60 r
  timer0count_reg_31_/D (DFFRQX1M)         0.00      10.60 r
  data arrival time                                  10.60

  clock pclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  timer0count_reg_31_/CK (DFFRQX1M)        0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                 -10.60
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: paddr[31] (input port clocked by pclk)
  Endpoint: timer0count_reg_11_
            (rising edge-triggered flip-flop clocked by pclk)
  Path Group: pclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock pclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  paddr[31] (in)                           0.00       5.70 f
  U610/Y (INVX4M)                          0.05       5.75 r
  U608/Y (NAND2X4M)                        0.07       5.81 f
  C2034/Y (OR2X4M)                         0.17       5.98 f
  C2035/Y (OR2X4M)                         0.17       6.14 f
  C2036/Y (OR2X4M)                         0.17       6.31 f
  C2037/Y (OR2X4M)                         0.17       6.48 f
  C2038/Y (OR2X4M)                         0.17       6.64 f
  C2039/Y (OR2X4M)                         0.18       6.82 f
  C2040/Y (OR2X8M)                         0.18       6.99 f
  C2041/Y (OR2X12M)                        0.16       7.16 f
  C2042/Y (OR2X12M)                        0.16       7.32 f
  C2043/Y (OR2X12M)                        0.16       7.48 f
  C2044/Y (OR2X4M)                         0.16       7.64 f
  C2045/Y (OR2X4M)                         0.17       7.81 f
  U676/Y (OR3X4M)                          0.22       8.02 f
  U641/Y (NOR3X8M)                         0.14       8.16 r
  U607/Y (NAND2BX4M)                       0.09       8.25 f
  U605/Y (NOR2X4M)                         0.11       8.35 r
  U604/Y (NAND2X2M)                        0.07       8.42 f
  U640/Y (INVXLM)                          0.07       8.49 r
  U675/Y (AND2X1M)                         0.16       8.66 r
  U678/Y (AND2X1M)                         0.18       8.84 r
  U646/Y (NAND2BX2M)                       0.08       8.92 f
  U638/Y (CLKINVX2M)                       0.07       8.99 r
  U603/Y (NAND2X2M)                        0.09       9.08 f
  U637/Y (CLKINVX2M)                       0.07       9.14 r
  U636/Y (NAND2X2M)                        0.09       9.23 f
  C2062/Y (OR2X4M)                         0.19       9.42 f
  U601/Y (NOR2X2M)                         0.17       9.60 r
  U628/Y (NOR2X1M)                         0.11       9.71 f
  U626/Y (NOR2X2M)                         0.11       9.82 r
  U599/Y (CLKAND2X2M)                      0.28      10.10 r
  U660/Y (OR3X4M)                          0.32      10.42 r
  U674/Y (MX2XLM)                          0.18      10.60 r
  timer0count_reg_11_/D (DFFRQX1M)         0.00      10.60 r
  data arrival time                                  10.60

  clock pclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  timer0count_reg_11_/CK (DFFRQX1M)        0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                 -10.60
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: paddr[31] (input port clocked by pclk)
  Endpoint: timer0count_reg_29_
            (rising edge-triggered flip-flop clocked by pclk)
  Path Group: pclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock pclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  paddr[31] (in)                           0.00       5.70 f
  U610/Y (INVX4M)                          0.05       5.75 r
  U608/Y (NAND2X4M)                        0.07       5.81 f
  C2034/Y (OR2X4M)                         0.17       5.98 f
  C2035/Y (OR2X4M)                         0.17       6.14 f
  C2036/Y (OR2X4M)                         0.17       6.31 f
  C2037/Y (OR2X4M)                         0.17       6.48 f
  C2038/Y (OR2X4M)                         0.17       6.64 f
  C2039/Y (OR2X4M)                         0.18       6.82 f
  C2040/Y (OR2X8M)                         0.18       6.99 f
  C2041/Y (OR2X12M)                        0.16       7.16 f
  C2042/Y (OR2X12M)                        0.16       7.32 f
  C2043/Y (OR2X12M)                        0.16       7.48 f
  C2044/Y (OR2X4M)                         0.16       7.64 f
  C2045/Y (OR2X4M)                         0.17       7.81 f
  U676/Y (OR3X4M)                          0.22       8.02 f
  U641/Y (NOR3X8M)                         0.14       8.16 r
  U607/Y (NAND2BX4M)                       0.09       8.25 f
  U605/Y (NOR2X4M)                         0.11       8.35 r
  U604/Y (NAND2X2M)                        0.07       8.42 f
  U640/Y (INVXLM)                          0.07       8.49 r
  U675/Y (AND2X1M)                         0.16       8.66 r
  U678/Y (AND2X1M)                         0.18       8.84 r
  U646/Y (NAND2BX2M)                       0.08       8.92 f
  U638/Y (CLKINVX2M)                       0.07       8.99 r
  U603/Y (NAND2X2M)                        0.09       9.08 f
  U637/Y (CLKINVX2M)                       0.07       9.14 r
  U636/Y (NAND2X2M)                        0.09       9.23 f
  C2062/Y (OR2X4M)                         0.19       9.42 f
  U601/Y (NOR2X2M)                         0.17       9.60 r
  U628/Y (NOR2X1M)                         0.11       9.71 f
  U626/Y (NOR2X2M)                         0.11       9.82 r
  U599/Y (CLKAND2X2M)                      0.28      10.10 r
  U660/Y (OR3X4M)                          0.32      10.42 r
  U295/Y (MX2X2M)                          0.17      10.59 r
  timer0count_reg_29_/D (DFFRQX1M)         0.00      10.59 r
  data arrival time                                  10.59

  clock pclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  timer0count_reg_29_/CK (DFFRQX1M)        0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                 -10.59
  -----------------------------------------------------------
  slack (MET)                                         0.08


  Startpoint: paddr[31] (input port clocked by pclk)
  Endpoint: timer0count_reg_26_
            (rising edge-triggered flip-flop clocked by pclk)
  Path Group: pclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock pclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  paddr[31] (in)                           0.00       5.70 f
  U610/Y (INVX4M)                          0.05       5.75 r
  U608/Y (NAND2X4M)                        0.07       5.81 f
  C2034/Y (OR2X4M)                         0.17       5.98 f
  C2035/Y (OR2X4M)                         0.17       6.14 f
  C2036/Y (OR2X4M)                         0.17       6.31 f
  C2037/Y (OR2X4M)                         0.17       6.48 f
  C2038/Y (OR2X4M)                         0.17       6.64 f
  C2039/Y (OR2X4M)                         0.18       6.82 f
  C2040/Y (OR2X8M)                         0.18       6.99 f
  C2041/Y (OR2X12M)                        0.16       7.16 f
  C2042/Y (OR2X12M)                        0.16       7.32 f
  C2043/Y (OR2X12M)                        0.16       7.48 f
  C2044/Y (OR2X4M)                         0.16       7.64 f
  C2045/Y (OR2X4M)                         0.17       7.81 f
  U676/Y (OR3X4M)                          0.22       8.02 f
  U641/Y (NOR3X8M)                         0.14       8.16 r
  U607/Y (NAND2BX4M)                       0.09       8.25 f
  U605/Y (NOR2X4M)                         0.11       8.35 r
  U604/Y (NAND2X2M)                        0.07       8.42 f
  U640/Y (INVXLM)                          0.07       8.49 r
  U675/Y (AND2X1M)                         0.16       8.66 r
  U678/Y (AND2X1M)                         0.18       8.84 r
  U646/Y (NAND2BX2M)                       0.08       8.92 f
  U638/Y (CLKINVX2M)                       0.07       8.99 r
  U603/Y (NAND2X2M)                        0.09       9.08 f
  U637/Y (CLKINVX2M)                       0.07       9.14 r
  U636/Y (NAND2X2M)                        0.09       9.23 f
  C2062/Y (OR2X4M)                         0.19       9.42 f
  U601/Y (NOR2X2M)                         0.17       9.60 r
  U628/Y (NOR2X1M)                         0.11       9.71 f
  U626/Y (NOR2X2M)                         0.11       9.82 r
  U599/Y (CLKAND2X2M)                      0.28      10.10 r
  U660/Y (OR3X4M)                          0.32      10.42 r
  U292/Y (MX2X2M)                          0.17      10.59 r
  timer0count_reg_26_/D (DFFRQX1M)         0.00      10.59 r
  data arrival time                                  10.59

  clock pclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  timer0count_reg_26_/CK (DFFRQX1M)        0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                 -10.59
  -----------------------------------------------------------
  slack (MET)                                         0.08


  Startpoint: paddr[31] (input port clocked by pclk)
  Endpoint: timer0count_reg_23_
            (rising edge-triggered flip-flop clocked by pclk)
  Path Group: pclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock pclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  paddr[31] (in)                           0.00       5.70 f
  U610/Y (INVX4M)                          0.05       5.75 r
  U608/Y (NAND2X4M)                        0.07       5.81 f
  C2034/Y (OR2X4M)                         0.17       5.98 f
  C2035/Y (OR2X4M)                         0.17       6.14 f
  C2036/Y (OR2X4M)                         0.17       6.31 f
  C2037/Y (OR2X4M)                         0.17       6.48 f
  C2038/Y (OR2X4M)                         0.17       6.64 f
  C2039/Y (OR2X4M)                         0.18       6.82 f
  C2040/Y (OR2X8M)                         0.18       6.99 f
  C2041/Y (OR2X12M)                        0.16       7.16 f
  C2042/Y (OR2X12M)                        0.16       7.32 f
  C2043/Y (OR2X12M)                        0.16       7.48 f
  C2044/Y (OR2X4M)                         0.16       7.64 f
  C2045/Y (OR2X4M)                         0.17       7.81 f
  U676/Y (OR3X4M)                          0.22       8.02 f
  U641/Y (NOR3X8M)                         0.14       8.16 r
  U607/Y (NAND2BX4M)                       0.09       8.25 f
  U605/Y (NOR2X4M)                         0.11       8.35 r
  U604/Y (NAND2X2M)                        0.07       8.42 f
  U640/Y (INVXLM)                          0.07       8.49 r
  U675/Y (AND2X1M)                         0.16       8.66 r
  U678/Y (AND2X1M)                         0.18       8.84 r
  U646/Y (NAND2BX2M)                       0.08       8.92 f
  U638/Y (CLKINVX2M)                       0.07       8.99 r
  U603/Y (NAND2X2M)                        0.09       9.08 f
  U637/Y (CLKINVX2M)                       0.07       9.14 r
  U636/Y (NAND2X2M)                        0.09       9.23 f
  C2062/Y (OR2X4M)                         0.19       9.42 f
  U601/Y (NOR2X2M)                         0.17       9.60 r
  U628/Y (NOR2X1M)                         0.11       9.71 f
  U626/Y (NOR2X2M)                         0.11       9.82 r
  U599/Y (CLKAND2X2M)                      0.28      10.10 r
  U660/Y (OR3X4M)                          0.32      10.42 r
  U289/Y (MX2X2M)                          0.17      10.59 r
  timer0count_reg_23_/D (DFFRQX1M)         0.00      10.59 r
  data arrival time                                  10.59

  clock pclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  timer0count_reg_23_/CK (DFFRQX1M)        0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                 -10.59
  -----------------------------------------------------------
  slack (MET)                                         0.08


  Startpoint: paddr[31] (input port clocked by pclk)
  Endpoint: timer0count_reg_20_
            (rising edge-triggered flip-flop clocked by pclk)
  Path Group: pclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock pclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  paddr[31] (in)                           0.00       5.70 f
  U610/Y (INVX4M)                          0.05       5.75 r
  U608/Y (NAND2X4M)                        0.07       5.81 f
  C2034/Y (OR2X4M)                         0.17       5.98 f
  C2035/Y (OR2X4M)                         0.17       6.14 f
  C2036/Y (OR2X4M)                         0.17       6.31 f
  C2037/Y (OR2X4M)                         0.17       6.48 f
  C2038/Y (OR2X4M)                         0.17       6.64 f
  C2039/Y (OR2X4M)                         0.18       6.82 f
  C2040/Y (OR2X8M)                         0.18       6.99 f
  C2041/Y (OR2X12M)                        0.16       7.16 f
  C2042/Y (OR2X12M)                        0.16       7.32 f
  C2043/Y (OR2X12M)                        0.16       7.48 f
  C2044/Y (OR2X4M)                         0.16       7.64 f
  C2045/Y (OR2X4M)                         0.17       7.81 f
  U676/Y (OR3X4M)                          0.22       8.02 f
  U641/Y (NOR3X8M)                         0.14       8.16 r
  U607/Y (NAND2BX4M)                       0.09       8.25 f
  U605/Y (NOR2X4M)                         0.11       8.35 r
  U604/Y (NAND2X2M)                        0.07       8.42 f
  U640/Y (INVXLM)                          0.07       8.49 r
  U675/Y (AND2X1M)                         0.16       8.66 r
  U678/Y (AND2X1M)                         0.18       8.84 r
  U646/Y (NAND2BX2M)                       0.08       8.92 f
  U638/Y (CLKINVX2M)                       0.07       8.99 r
  U603/Y (NAND2X2M)                        0.09       9.08 f
  U637/Y (CLKINVX2M)                       0.07       9.14 r
  U636/Y (NAND2X2M)                        0.09       9.23 f
  C2062/Y (OR2X4M)                         0.19       9.42 f
  U601/Y (NOR2X2M)                         0.17       9.60 r
  U628/Y (NOR2X1M)                         0.11       9.71 f
  U626/Y (NOR2X2M)                         0.11       9.82 r
  U599/Y (CLKAND2X2M)                      0.28      10.10 r
  U660/Y (OR3X4M)                          0.32      10.42 r
  U286/Y (MX2X2M)                          0.17      10.59 r
  timer0count_reg_20_/D (DFFRQX1M)         0.00      10.59 r
  data arrival time                                  10.59

  clock pclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  timer0count_reg_20_/CK (DFFRQX1M)        0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                 -10.59
  -----------------------------------------------------------
  slack (MET)                                         0.08


  Startpoint: paddr[31] (input port clocked by pclk)
  Endpoint: timer0count_reg_17_
            (rising edge-triggered flip-flop clocked by pclk)
  Path Group: pclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock pclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  paddr[31] (in)                           0.00       5.70 f
  U610/Y (INVX4M)                          0.05       5.75 r
  U608/Y (NAND2X4M)                        0.07       5.81 f
  C2034/Y (OR2X4M)                         0.17       5.98 f
  C2035/Y (OR2X4M)                         0.17       6.14 f
  C2036/Y (OR2X4M)                         0.17       6.31 f
  C2037/Y (OR2X4M)                         0.17       6.48 f
  C2038/Y (OR2X4M)                         0.17       6.64 f
  C2039/Y (OR2X4M)                         0.18       6.82 f
  C2040/Y (OR2X8M)                         0.18       6.99 f
  C2041/Y (OR2X12M)                        0.16       7.16 f
  C2042/Y (OR2X12M)                        0.16       7.32 f
  C2043/Y (OR2X12M)                        0.16       7.48 f
  C2044/Y (OR2X4M)                         0.16       7.64 f
  C2045/Y (OR2X4M)                         0.17       7.81 f
  U676/Y (OR3X4M)                          0.22       8.02 f
  U641/Y (NOR3X8M)                         0.14       8.16 r
  U607/Y (NAND2BX4M)                       0.09       8.25 f
  U605/Y (NOR2X4M)                         0.11       8.35 r
  U604/Y (NAND2X2M)                        0.07       8.42 f
  U640/Y (INVXLM)                          0.07       8.49 r
  U675/Y (AND2X1M)                         0.16       8.66 r
  U678/Y (AND2X1M)                         0.18       8.84 r
  U646/Y (NAND2BX2M)                       0.08       8.92 f
  U638/Y (CLKINVX2M)                       0.07       8.99 r
  U603/Y (NAND2X2M)                        0.09       9.08 f
  U637/Y (CLKINVX2M)                       0.07       9.14 r
  U636/Y (NAND2X2M)                        0.09       9.23 f
  C2062/Y (OR2X4M)                         0.19       9.42 f
  U601/Y (NOR2X2M)                         0.17       9.60 r
  U628/Y (NOR2X1M)                         0.11       9.71 f
  U626/Y (NOR2X2M)                         0.11       9.82 r
  U599/Y (CLKAND2X2M)                      0.28      10.10 r
  U660/Y (OR3X4M)                          0.32      10.42 r
  U283/Y (MX2X2M)                          0.17      10.59 r
  timer0count_reg_17_/D (DFFRQX1M)         0.00      10.59 r
  data arrival time                                  10.59

  clock pclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  timer0count_reg_17_/CK (DFFRQX1M)        0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                 -10.59
  -----------------------------------------------------------
  slack (MET)                                         0.08


  Startpoint: paddr[31] (input port clocked by pclk)
  Endpoint: timer0count_reg_14_
            (rising edge-triggered flip-flop clocked by pclk)
  Path Group: pclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock pclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  paddr[31] (in)                           0.00       5.70 f
  U610/Y (INVX4M)                          0.05       5.75 r
  U608/Y (NAND2X4M)                        0.07       5.81 f
  C2034/Y (OR2X4M)                         0.17       5.98 f
  C2035/Y (OR2X4M)                         0.17       6.14 f
  C2036/Y (OR2X4M)                         0.17       6.31 f
  C2037/Y (OR2X4M)                         0.17       6.48 f
  C2038/Y (OR2X4M)                         0.17       6.64 f
  C2039/Y (OR2X4M)                         0.18       6.82 f
  C2040/Y (OR2X8M)                         0.18       6.99 f
  C2041/Y (OR2X12M)                        0.16       7.16 f
  C2042/Y (OR2X12M)                        0.16       7.32 f
  C2043/Y (OR2X12M)                        0.16       7.48 f
  C2044/Y (OR2X4M)                         0.16       7.64 f
  C2045/Y (OR2X4M)                         0.17       7.81 f
  U676/Y (OR3X4M)                          0.22       8.02 f
  U641/Y (NOR3X8M)                         0.14       8.16 r
  U607/Y (NAND2BX4M)                       0.09       8.25 f
  U605/Y (NOR2X4M)                         0.11       8.35 r
  U604/Y (NAND2X2M)                        0.07       8.42 f
  U640/Y (INVXLM)                          0.07       8.49 r
  U675/Y (AND2X1M)                         0.16       8.66 r
  U678/Y (AND2X1M)                         0.18       8.84 r
  U646/Y (NAND2BX2M)                       0.08       8.92 f
  U638/Y (CLKINVX2M)                       0.07       8.99 r
  U603/Y (NAND2X2M)                        0.09       9.08 f
  U637/Y (CLKINVX2M)                       0.07       9.14 r
  U636/Y (NAND2X2M)                        0.09       9.23 f
  C2062/Y (OR2X4M)                         0.19       9.42 f
  U601/Y (NOR2X2M)                         0.17       9.60 r
  U628/Y (NOR2X1M)                         0.11       9.71 f
  U626/Y (NOR2X2M)                         0.11       9.82 r
  U599/Y (CLKAND2X2M)                      0.28      10.10 r
  U660/Y (OR3X4M)                          0.32      10.42 r
  U280/Y (MX2X2M)                          0.17      10.59 r
  timer0count_reg_14_/D (DFFRQX1M)         0.00      10.59 r
  data arrival time                                  10.59

  clock pclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  timer0count_reg_14_/CK (DFFRQX1M)        0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                 -10.59
  -----------------------------------------------------------
  slack (MET)                                         0.08


  Startpoint: paddr[31] (input port clocked by pclk)
  Endpoint: timer0count_reg_8_
            (rising edge-triggered flip-flop clocked by pclk)
  Path Group: pclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock pclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  paddr[31] (in)                           0.00       5.70 f
  U610/Y (INVX4M)                          0.05       5.75 r
  U608/Y (NAND2X4M)                        0.07       5.81 f
  C2034/Y (OR2X4M)                         0.17       5.98 f
  C2035/Y (OR2X4M)                         0.17       6.14 f
  C2036/Y (OR2X4M)                         0.17       6.31 f
  C2037/Y (OR2X4M)                         0.17       6.48 f
  C2038/Y (OR2X4M)                         0.17       6.64 f
  C2039/Y (OR2X4M)                         0.18       6.82 f
  C2040/Y (OR2X8M)                         0.18       6.99 f
  C2041/Y (OR2X12M)                        0.16       7.16 f
  C2042/Y (OR2X12M)                        0.16       7.32 f
  C2043/Y (OR2X12M)                        0.16       7.48 f
  C2044/Y (OR2X4M)                         0.16       7.64 f
  C2045/Y (OR2X4M)                         0.17       7.81 f
  U676/Y (OR3X4M)                          0.22       8.02 f
  U641/Y (NOR3X8M)                         0.14       8.16 r
  U607/Y (NAND2BX4M)                       0.09       8.25 f
  U605/Y (NOR2X4M)                         0.11       8.35 r
  U604/Y (NAND2X2M)                        0.07       8.42 f
  U640/Y (INVXLM)                          0.07       8.49 r
  U675/Y (AND2X1M)                         0.16       8.66 r
  U678/Y (AND2X1M)                         0.18       8.84 r
  U646/Y (NAND2BX2M)                       0.08       8.92 f
  U638/Y (CLKINVX2M)                       0.07       8.99 r
  U603/Y (NAND2X2M)                        0.09       9.08 f
  U637/Y (CLKINVX2M)                       0.07       9.14 r
  U636/Y (NAND2X2M)                        0.09       9.23 f
  C2062/Y (OR2X4M)                         0.19       9.42 f
  U601/Y (NOR2X2M)                         0.17       9.60 r
  U628/Y (NOR2X1M)                         0.11       9.71 f
  U626/Y (NOR2X2M)                         0.11       9.82 r
  U599/Y (CLKAND2X2M)                      0.28      10.10 r
  U660/Y (OR3X4M)                          0.32      10.42 r
  U274/Y (MX2X2M)                          0.17      10.59 r
  timer0count_reg_8_/D (DFFRQX1M)          0.00      10.59 r
  data arrival time                                  10.59

  clock pclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  timer0count_reg_8_/CK (DFFRQX1M)         0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                 -10.59
  -----------------------------------------------------------
  slack (MET)                                         0.08


  Startpoint: paddr[31] (input port clocked by pclk)
  Endpoint: timer1status_reg_0_
            (rising edge-triggered flip-flop clocked by pclk)
  Path Group: pclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock pclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  paddr[31] (in)                           0.00       5.70 f
  U610/Y (INVX4M)                          0.05       5.75 r
  U608/Y (NAND2X4M)                        0.07       5.81 f
  C2034/Y (OR2X4M)                         0.17       5.98 f
  C2035/Y (OR2X4M)                         0.17       6.14 f
  C2036/Y (OR2X4M)                         0.17       6.31 f
  C2037/Y (OR2X4M)                         0.17       6.48 f
  C2038/Y (OR2X4M)                         0.17       6.64 f
  C2039/Y (OR2X4M)                         0.18       6.82 f
  C2040/Y (OR2X8M)                         0.18       6.99 f
  C2041/Y (OR2X12M)                        0.16       7.16 f
  C2042/Y (OR2X12M)                        0.16       7.32 f
  C2043/Y (OR2X12M)                        0.16       7.48 f
  C2044/Y (OR2X4M)                         0.16       7.64 f
  C2045/Y (OR2X4M)                         0.17       7.81 f
  U676/Y (OR3X4M)                          0.22       8.02 f
  U641/Y (NOR3X8M)                         0.14       8.16 r
  U607/Y (NAND2BX4M)                       0.09       8.25 f
  U605/Y (NOR2X4M)                         0.11       8.35 r
  U604/Y (NAND2X2M)                        0.07       8.42 f
  U640/Y (INVXLM)                          0.07       8.49 r
  U675/Y (AND2X1M)                         0.16       8.66 r
  U678/Y (AND2X1M)                         0.18       8.84 r
  U646/Y (NAND2BX2M)                       0.08       8.92 f
  U638/Y (CLKINVX2M)                       0.07       8.99 r
  U603/Y (NAND2X2M)                        0.09       9.08 f
  U602/Y (OR2X2M)                          0.21       9.29 f
  C2164/Y (OR2X2M)                         0.22       9.51 f
  U633/Y (NOR2X4M)                         0.13       9.64 r
  U631/Y (NOR2X2M)                         0.09       9.72 f
  U627/Y (AOI2BB1X2M)                      0.26       9.98 f
  U625/Y (OR3X1M)                          0.35      10.33 f
  U622/Y (NAND2X2M)                        0.10      10.43 r
  U686/Y (NAND2X2M)                        0.08      10.51 f
  U611/Y (OAI2B1X1M)                       0.06      10.57 r
  timer1status_reg_0_/D (DFFRQX1M)         0.00      10.57 r
  data arrival time                                  10.57

  clock pclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  timer1status_reg_0_/CK (DFFRQX1M)        0.00      10.92 r
  library setup time                      -0.26      10.66
  data required time                                 10.66
  -----------------------------------------------------------
  data required time                                 10.66
  data arrival time                                 -10.57
  -----------------------------------------------------------
  slack (MET)                                         0.09


  Startpoint: paddr[31] (input port clocked by pclk)
  Endpoint: timer0_value_reg_2_
            (rising edge-triggered flip-flop clocked by pclk)
  Path Group: pclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock pclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  paddr[31] (in)                           0.00       5.70 f
  U610/Y (INVX4M)                          0.05       5.75 r
  U608/Y (NAND2X4M)                        0.07       5.81 f
  C2034/Y (OR2X4M)                         0.17       5.98 f
  C2035/Y (OR2X4M)                         0.17       6.14 f
  C2036/Y (OR2X4M)                         0.17       6.31 f
  C2037/Y (OR2X4M)                         0.17       6.48 f
  C2038/Y (OR2X4M)                         0.17       6.64 f
  C2039/Y (OR2X4M)                         0.18       6.82 f
  C2040/Y (OR2X8M)                         0.18       6.99 f
  C2041/Y (OR2X12M)                        0.16       7.16 f
  C2042/Y (OR2X12M)                        0.16       7.32 f
  C2043/Y (OR2X12M)                        0.16       7.48 f
  C2044/Y (OR2X4M)                         0.16       7.64 f
  C2045/Y (OR2X4M)                         0.17       7.81 f
  U676/Y (OR3X4M)                          0.22       8.02 f
  U641/Y (NOR3X8M)                         0.14       8.16 r
  U607/Y (NAND2BX4M)                       0.09       8.25 f
  U605/Y (NOR2X4M)                         0.11       8.35 r
  U604/Y (NAND2X2M)                        0.07       8.42 f
  U640/Y (INVXLM)                          0.07       8.49 r
  U675/Y (AND2X1M)                         0.16       8.66 r
  U678/Y (AND2X1M)                         0.18       8.84 r
  U646/Y (NAND2BX2M)                       0.08       8.92 f
  U638/Y (CLKINVX2M)                       0.07       8.99 r
  U603/Y (NAND2X2M)                        0.09       9.08 f
  U637/Y (CLKINVX2M)                       0.07       9.14 r
  U636/Y (NAND2X2M)                        0.09       9.23 f
  C2062/Y (OR2X4M)                         0.19       9.42 f
  U601/Y (NOR2X2M)                         0.17       9.60 r
  U624/Y (NOR2X1M)                         0.12       9.72 f
  U621/Y (AOI2BB1X2M)                      0.28      10.00 f
  U658/Y (AND2X4M)                         0.30      10.29 f
  U690/Y (MX2X1M)                          0.26      10.56 r
  timer0_value_reg_2_/D (DFFRQX1M)         0.00      10.56 r
  data arrival time                                  10.56

  clock pclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  timer0_value_reg_2_/CK (DFFRQX1M)        0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                 -10.56
  -----------------------------------------------------------
  slack (MET)                                         0.12


  Startpoint: paddr[31] (input port clocked by pclk)
  Endpoint: timer0_value_reg_1_
            (rising edge-triggered flip-flop clocked by pclk)
  Path Group: pclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock pclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  paddr[31] (in)                           0.00       5.70 f
  U610/Y (INVX4M)                          0.05       5.75 r
  U608/Y (NAND2X4M)                        0.07       5.81 f
  C2034/Y (OR2X4M)                         0.17       5.98 f
  C2035/Y (OR2X4M)                         0.17       6.14 f
  C2036/Y (OR2X4M)                         0.17       6.31 f
  C2037/Y (OR2X4M)                         0.17       6.48 f
  C2038/Y (OR2X4M)                         0.17       6.64 f
  C2039/Y (OR2X4M)                         0.18       6.82 f
  C2040/Y (OR2X8M)                         0.18       6.99 f
  C2041/Y (OR2X12M)                        0.16       7.16 f
  C2042/Y (OR2X12M)                        0.16       7.32 f
  C2043/Y (OR2X12M)                        0.16       7.48 f
  C2044/Y (OR2X4M)                         0.16       7.64 f
  C2045/Y (OR2X4M)                         0.17       7.81 f
  U676/Y (OR3X4M)                          0.22       8.02 f
  U641/Y (NOR3X8M)                         0.14       8.16 r
  U607/Y (NAND2BX4M)                       0.09       8.25 f
  U605/Y (NOR2X4M)                         0.11       8.35 r
  U604/Y (NAND2X2M)                        0.07       8.42 f
  U640/Y (INVXLM)                          0.07       8.49 r
  U675/Y (AND2X1M)                         0.16       8.66 r
  U678/Y (AND2X1M)                         0.18       8.84 r
  U646/Y (NAND2BX2M)                       0.08       8.92 f
  U638/Y (CLKINVX2M)                       0.07       8.99 r
  U603/Y (NAND2X2M)                        0.09       9.08 f
  U637/Y (CLKINVX2M)                       0.07       9.14 r
  U636/Y (NAND2X2M)                        0.09       9.23 f
  C2062/Y (OR2X4M)                         0.19       9.42 f
  U601/Y (NOR2X2M)                         0.17       9.60 r
  U624/Y (NOR2X1M)                         0.12       9.72 f
  U621/Y (AOI2BB1X2M)                      0.28      10.00 f
  U658/Y (AND2X4M)                         0.30      10.29 f
  U692/Y (MX2X1M)                          0.26      10.56 r
  timer0_value_reg_1_/D (DFFRQX1M)         0.00      10.56 r
  data arrival time                                  10.56

  clock pclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  timer0_value_reg_1_/CK (DFFRQX1M)        0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                 -10.56
  -----------------------------------------------------------
  slack (MET)                                         0.12


  Startpoint: paddr[31] (input port clocked by pclk)
  Endpoint: timer0_value_reg_29_
            (rising edge-triggered flip-flop clocked by pclk)
  Path Group: pclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock pclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  paddr[31] (in)                           0.00       5.70 f
  U610/Y (INVX4M)                          0.05       5.75 r
  U608/Y (NAND2X4M)                        0.07       5.81 f
  C2034/Y (OR2X4M)                         0.17       5.98 f
  C2035/Y (OR2X4M)                         0.17       6.14 f
  C2036/Y (OR2X4M)                         0.17       6.31 f
  C2037/Y (OR2X4M)                         0.17       6.48 f
  C2038/Y (OR2X4M)                         0.17       6.64 f
  C2039/Y (OR2X4M)                         0.18       6.82 f
  C2040/Y (OR2X8M)                         0.18       6.99 f
  C2041/Y (OR2X12M)                        0.16       7.16 f
  C2042/Y (OR2X12M)                        0.16       7.32 f
  C2043/Y (OR2X12M)                        0.16       7.48 f
  C2044/Y (OR2X4M)                         0.16       7.64 f
  C2045/Y (OR2X4M)                         0.17       7.81 f
  U676/Y (OR3X4M)                          0.22       8.02 f
  U641/Y (NOR3X8M)                         0.14       8.16 r
  U607/Y (NAND2BX4M)                       0.09       8.25 f
  U605/Y (NOR2X4M)                         0.11       8.35 r
  U604/Y (NAND2X2M)                        0.07       8.42 f
  U640/Y (INVXLM)                          0.07       8.49 r
  U675/Y (AND2X1M)                         0.16       8.66 r
  U678/Y (AND2X1M)                         0.18       8.84 r
  U646/Y (NAND2BX2M)                       0.08       8.92 f
  U638/Y (CLKINVX2M)                       0.07       8.99 r
  U603/Y (NAND2X2M)                        0.09       9.08 f
  U637/Y (CLKINVX2M)                       0.07       9.14 r
  U636/Y (NAND2X2M)                        0.09       9.23 f
  C2062/Y (OR2X4M)                         0.19       9.42 f
  U601/Y (NOR2X2M)                         0.17       9.60 r
  U624/Y (NOR2X1M)                         0.12       9.72 f
  U621/Y (AOI2BB1X2M)                      0.28      10.00 f
  U658/Y (AND2X4M)                         0.30      10.29 f
  U234/Y (MX2X2M)                          0.26      10.56 r
  timer0_value_reg_29_/D (DFFRQX1M)        0.00      10.56 r
  data arrival time                                  10.56

  clock pclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  timer0_value_reg_29_/CK (DFFRQX1M)       0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                 -10.56
  -----------------------------------------------------------
  slack (MET)                                         0.12


  Startpoint: paddr[31] (input port clocked by pclk)
  Endpoint: timer0_value_reg_26_
            (rising edge-triggered flip-flop clocked by pclk)
  Path Group: pclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock pclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  paddr[31] (in)                           0.00       5.70 f
  U610/Y (INVX4M)                          0.05       5.75 r
  U608/Y (NAND2X4M)                        0.07       5.81 f
  C2034/Y (OR2X4M)                         0.17       5.98 f
  C2035/Y (OR2X4M)                         0.17       6.14 f
  C2036/Y (OR2X4M)                         0.17       6.31 f
  C2037/Y (OR2X4M)                         0.17       6.48 f
  C2038/Y (OR2X4M)                         0.17       6.64 f
  C2039/Y (OR2X4M)                         0.18       6.82 f
  C2040/Y (OR2X8M)                         0.18       6.99 f
  C2041/Y (OR2X12M)                        0.16       7.16 f
  C2042/Y (OR2X12M)                        0.16       7.32 f
  C2043/Y (OR2X12M)                        0.16       7.48 f
  C2044/Y (OR2X4M)                         0.16       7.64 f
  C2045/Y (OR2X4M)                         0.17       7.81 f
  U676/Y (OR3X4M)                          0.22       8.02 f
  U641/Y (NOR3X8M)                         0.14       8.16 r
  U607/Y (NAND2BX4M)                       0.09       8.25 f
  U605/Y (NOR2X4M)                         0.11       8.35 r
  U604/Y (NAND2X2M)                        0.07       8.42 f
  U640/Y (INVXLM)                          0.07       8.49 r
  U675/Y (AND2X1M)                         0.16       8.66 r
  U678/Y (AND2X1M)                         0.18       8.84 r
  U646/Y (NAND2BX2M)                       0.08       8.92 f
  U638/Y (CLKINVX2M)                       0.07       8.99 r
  U603/Y (NAND2X2M)                        0.09       9.08 f
  U637/Y (CLKINVX2M)                       0.07       9.14 r
  U636/Y (NAND2X2M)                        0.09       9.23 f
  C2062/Y (OR2X4M)                         0.19       9.42 f
  U601/Y (NOR2X2M)                         0.17       9.60 r
  U624/Y (NOR2X1M)                         0.12       9.72 f
  U621/Y (AOI2BB1X2M)                      0.28      10.00 f
  U658/Y (AND2X4M)                         0.30      10.29 f
  U237/Y (MX2X2M)                          0.26      10.56 r
  timer0_value_reg_26_/D (DFFRQX1M)        0.00      10.56 r
  data arrival time                                  10.56

  clock pclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  timer0_value_reg_26_/CK (DFFRQX1M)       0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                 -10.56
  -----------------------------------------------------------
  slack (MET)                                         0.12


  Startpoint: paddr[31] (input port clocked by pclk)
  Endpoint: timer0_value_reg_23_
            (rising edge-triggered flip-flop clocked by pclk)
  Path Group: pclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock pclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  paddr[31] (in)                           0.00       5.70 f
  U610/Y (INVX4M)                          0.05       5.75 r
  U608/Y (NAND2X4M)                        0.07       5.81 f
  C2034/Y (OR2X4M)                         0.17       5.98 f
  C2035/Y (OR2X4M)                         0.17       6.14 f
  C2036/Y (OR2X4M)                         0.17       6.31 f
  C2037/Y (OR2X4M)                         0.17       6.48 f
  C2038/Y (OR2X4M)                         0.17       6.64 f
  C2039/Y (OR2X4M)                         0.18       6.82 f
  C2040/Y (OR2X8M)                         0.18       6.99 f
  C2041/Y (OR2X12M)                        0.16       7.16 f
  C2042/Y (OR2X12M)                        0.16       7.32 f
  C2043/Y (OR2X12M)                        0.16       7.48 f
  C2044/Y (OR2X4M)                         0.16       7.64 f
  C2045/Y (OR2X4M)                         0.17       7.81 f
  U676/Y (OR3X4M)                          0.22       8.02 f
  U641/Y (NOR3X8M)                         0.14       8.16 r
  U607/Y (NAND2BX4M)                       0.09       8.25 f
  U605/Y (NOR2X4M)                         0.11       8.35 r
  U604/Y (NAND2X2M)                        0.07       8.42 f
  U640/Y (INVXLM)                          0.07       8.49 r
  U675/Y (AND2X1M)                         0.16       8.66 r
  U678/Y (AND2X1M)                         0.18       8.84 r
  U646/Y (NAND2BX2M)                       0.08       8.92 f
  U638/Y (CLKINVX2M)                       0.07       8.99 r
  U603/Y (NAND2X2M)                        0.09       9.08 f
  U637/Y (CLKINVX2M)                       0.07       9.14 r
  U636/Y (NAND2X2M)                        0.09       9.23 f
  C2062/Y (OR2X4M)                         0.19       9.42 f
  U601/Y (NOR2X2M)                         0.17       9.60 r
  U624/Y (NOR2X1M)                         0.12       9.72 f
  U621/Y (AOI2BB1X2M)                      0.28      10.00 f
  U658/Y (AND2X4M)                         0.30      10.29 f
  U240/Y (MX2X2M)                          0.26      10.56 r
  timer0_value_reg_23_/D (DFFRQX1M)        0.00      10.56 r
  data arrival time                                  10.56

  clock pclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  timer0_value_reg_23_/CK (DFFRQX1M)       0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                 -10.56
  -----------------------------------------------------------
  slack (MET)                                         0.12


  Startpoint: paddr[31] (input port clocked by pclk)
  Endpoint: timer0_value_reg_20_
            (rising edge-triggered flip-flop clocked by pclk)
  Path Group: pclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock pclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  paddr[31] (in)                           0.00       5.70 f
  U610/Y (INVX4M)                          0.05       5.75 r
  U608/Y (NAND2X4M)                        0.07       5.81 f
  C2034/Y (OR2X4M)                         0.17       5.98 f
  C2035/Y (OR2X4M)                         0.17       6.14 f
  C2036/Y (OR2X4M)                         0.17       6.31 f
  C2037/Y (OR2X4M)                         0.17       6.48 f
  C2038/Y (OR2X4M)                         0.17       6.64 f
  C2039/Y (OR2X4M)                         0.18       6.82 f
  C2040/Y (OR2X8M)                         0.18       6.99 f
  C2041/Y (OR2X12M)                        0.16       7.16 f
  C2042/Y (OR2X12M)                        0.16       7.32 f
  C2043/Y (OR2X12M)                        0.16       7.48 f
  C2044/Y (OR2X4M)                         0.16       7.64 f
  C2045/Y (OR2X4M)                         0.17       7.81 f
  U676/Y (OR3X4M)                          0.22       8.02 f
  U641/Y (NOR3X8M)                         0.14       8.16 r
  U607/Y (NAND2BX4M)                       0.09       8.25 f
  U605/Y (NOR2X4M)                         0.11       8.35 r
  U604/Y (NAND2X2M)                        0.07       8.42 f
  U640/Y (INVXLM)                          0.07       8.49 r
  U675/Y (AND2X1M)                         0.16       8.66 r
  U678/Y (AND2X1M)                         0.18       8.84 r
  U646/Y (NAND2BX2M)                       0.08       8.92 f
  U638/Y (CLKINVX2M)                       0.07       8.99 r
  U603/Y (NAND2X2M)                        0.09       9.08 f
  U637/Y (CLKINVX2M)                       0.07       9.14 r
  U636/Y (NAND2X2M)                        0.09       9.23 f
  C2062/Y (OR2X4M)                         0.19       9.42 f
  U601/Y (NOR2X2M)                         0.17       9.60 r
  U624/Y (NOR2X1M)                         0.12       9.72 f
  U621/Y (AOI2BB1X2M)                      0.28      10.00 f
  U658/Y (AND2X4M)                         0.30      10.29 f
  U243/Y (MX2X2M)                          0.26      10.56 r
  timer0_value_reg_20_/D (DFFRQX1M)        0.00      10.56 r
  data arrival time                                  10.56

  clock pclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  timer0_value_reg_20_/CK (DFFRQX1M)       0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                 -10.56
  -----------------------------------------------------------
  slack (MET)                                         0.12


  Startpoint: paddr[31] (input port clocked by pclk)
  Endpoint: timer0_value_reg_17_
            (rising edge-triggered flip-flop clocked by pclk)
  Path Group: pclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock pclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  paddr[31] (in)                           0.00       5.70 f
  U610/Y (INVX4M)                          0.05       5.75 r
  U608/Y (NAND2X4M)                        0.07       5.81 f
  C2034/Y (OR2X4M)                         0.17       5.98 f
  C2035/Y (OR2X4M)                         0.17       6.14 f
  C2036/Y (OR2X4M)                         0.17       6.31 f
  C2037/Y (OR2X4M)                         0.17       6.48 f
  C2038/Y (OR2X4M)                         0.17       6.64 f
  C2039/Y (OR2X4M)                         0.18       6.82 f
  C2040/Y (OR2X8M)                         0.18       6.99 f
  C2041/Y (OR2X12M)                        0.16       7.16 f
  C2042/Y (OR2X12M)                        0.16       7.32 f
  C2043/Y (OR2X12M)                        0.16       7.48 f
  C2044/Y (OR2X4M)                         0.16       7.64 f
  C2045/Y (OR2X4M)                         0.17       7.81 f
  U676/Y (OR3X4M)                          0.22       8.02 f
  U641/Y (NOR3X8M)                         0.14       8.16 r
  U607/Y (NAND2BX4M)                       0.09       8.25 f
  U605/Y (NOR2X4M)                         0.11       8.35 r
  U604/Y (NAND2X2M)                        0.07       8.42 f
  U640/Y (INVXLM)                          0.07       8.49 r
  U675/Y (AND2X1M)                         0.16       8.66 r
  U678/Y (AND2X1M)                         0.18       8.84 r
  U646/Y (NAND2BX2M)                       0.08       8.92 f
  U638/Y (CLKINVX2M)                       0.07       8.99 r
  U603/Y (NAND2X2M)                        0.09       9.08 f
  U637/Y (CLKINVX2M)                       0.07       9.14 r
  U636/Y (NAND2X2M)                        0.09       9.23 f
  C2062/Y (OR2X4M)                         0.19       9.42 f
  U601/Y (NOR2X2M)                         0.17       9.60 r
  U624/Y (NOR2X1M)                         0.12       9.72 f
  U621/Y (AOI2BB1X2M)                      0.28      10.00 f
  U658/Y (AND2X4M)                         0.30      10.29 f
  U246/Y (MX2X2M)                          0.26      10.56 r
  timer0_value_reg_17_/D (DFFRQX1M)        0.00      10.56 r
  data arrival time                                  10.56

  clock pclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  timer0_value_reg_17_/CK (DFFRQX1M)       0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                 -10.56
  -----------------------------------------------------------
  slack (MET)                                         0.12


  Startpoint: paddr[31] (input port clocked by pclk)
  Endpoint: timer0_value_reg_14_
            (rising edge-triggered flip-flop clocked by pclk)
  Path Group: pclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock pclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  paddr[31] (in)                           0.00       5.70 f
  U610/Y (INVX4M)                          0.05       5.75 r
  U608/Y (NAND2X4M)                        0.07       5.81 f
  C2034/Y (OR2X4M)                         0.17       5.98 f
  C2035/Y (OR2X4M)                         0.17       6.14 f
  C2036/Y (OR2X4M)                         0.17       6.31 f
  C2037/Y (OR2X4M)                         0.17       6.48 f
  C2038/Y (OR2X4M)                         0.17       6.64 f
  C2039/Y (OR2X4M)                         0.18       6.82 f
  C2040/Y (OR2X8M)                         0.18       6.99 f
  C2041/Y (OR2X12M)                        0.16       7.16 f
  C2042/Y (OR2X12M)                        0.16       7.32 f
  C2043/Y (OR2X12M)                        0.16       7.48 f
  C2044/Y (OR2X4M)                         0.16       7.64 f
  C2045/Y (OR2X4M)                         0.17       7.81 f
  U676/Y (OR3X4M)                          0.22       8.02 f
  U641/Y (NOR3X8M)                         0.14       8.16 r
  U607/Y (NAND2BX4M)                       0.09       8.25 f
  U605/Y (NOR2X4M)                         0.11       8.35 r
  U604/Y (NAND2X2M)                        0.07       8.42 f
  U640/Y (INVXLM)                          0.07       8.49 r
  U675/Y (AND2X1M)                         0.16       8.66 r
  U678/Y (AND2X1M)                         0.18       8.84 r
  U646/Y (NAND2BX2M)                       0.08       8.92 f
  U638/Y (CLKINVX2M)                       0.07       8.99 r
  U603/Y (NAND2X2M)                        0.09       9.08 f
  U637/Y (CLKINVX2M)                       0.07       9.14 r
  U636/Y (NAND2X2M)                        0.09       9.23 f
  C2062/Y (OR2X4M)                         0.19       9.42 f
  U601/Y (NOR2X2M)                         0.17       9.60 r
  U624/Y (NOR2X1M)                         0.12       9.72 f
  U621/Y (AOI2BB1X2M)                      0.28      10.00 f
  U658/Y (AND2X4M)                         0.30      10.29 f
  U249/Y (MX2X2M)                          0.26      10.56 r
  timer0_value_reg_14_/D (DFFRQX1M)        0.00      10.56 r
  data arrival time                                  10.56

  clock pclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  timer0_value_reg_14_/CK (DFFRQX1M)       0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                 -10.56
  -----------------------------------------------------------
  slack (MET)                                         0.12


  Startpoint: paddr[31] (input port clocked by pclk)
  Endpoint: timer0_value_reg_11_
            (rising edge-triggered flip-flop clocked by pclk)
  Path Group: pclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock pclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  paddr[31] (in)                           0.00       5.70 f
  U610/Y (INVX4M)                          0.05       5.75 r
  U608/Y (NAND2X4M)                        0.07       5.81 f
  C2034/Y (OR2X4M)                         0.17       5.98 f
  C2035/Y (OR2X4M)                         0.17       6.14 f
  C2036/Y (OR2X4M)                         0.17       6.31 f
  C2037/Y (OR2X4M)                         0.17       6.48 f
  C2038/Y (OR2X4M)                         0.17       6.64 f
  C2039/Y (OR2X4M)                         0.18       6.82 f
  C2040/Y (OR2X8M)                         0.18       6.99 f
  C2041/Y (OR2X12M)                        0.16       7.16 f
  C2042/Y (OR2X12M)                        0.16       7.32 f
  C2043/Y (OR2X12M)                        0.16       7.48 f
  C2044/Y (OR2X4M)                         0.16       7.64 f
  C2045/Y (OR2X4M)                         0.17       7.81 f
  U676/Y (OR3X4M)                          0.22       8.02 f
  U641/Y (NOR3X8M)                         0.14       8.16 r
  U607/Y (NAND2BX4M)                       0.09       8.25 f
  U605/Y (NOR2X4M)                         0.11       8.35 r
  U604/Y (NAND2X2M)                        0.07       8.42 f
  U640/Y (INVXLM)                          0.07       8.49 r
  U675/Y (AND2X1M)                         0.16       8.66 r
  U678/Y (AND2X1M)                         0.18       8.84 r
  U646/Y (NAND2BX2M)                       0.08       8.92 f
  U638/Y (CLKINVX2M)                       0.07       8.99 r
  U603/Y (NAND2X2M)                        0.09       9.08 f
  U637/Y (CLKINVX2M)                       0.07       9.14 r
  U636/Y (NAND2X2M)                        0.09       9.23 f
  C2062/Y (OR2X4M)                         0.19       9.42 f
  U601/Y (NOR2X2M)                         0.17       9.60 r
  U624/Y (NOR2X1M)                         0.12       9.72 f
  U621/Y (AOI2BB1X2M)                      0.28      10.00 f
  U658/Y (AND2X4M)                         0.30      10.29 f
  U252/Y (MX2X2M)                          0.26      10.56 r
  timer0_value_reg_11_/D (DFFRQX1M)        0.00      10.56 r
  data arrival time                                  10.56

  clock pclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  timer0_value_reg_11_/CK (DFFRQX1M)       0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                 -10.56
  -----------------------------------------------------------
  slack (MET)                                         0.12


  Startpoint: paddr[31] (input port clocked by pclk)
  Endpoint: timer0_value_reg_8_
            (rising edge-triggered flip-flop clocked by pclk)
  Path Group: pclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock pclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  paddr[31] (in)                           0.00       5.70 f
  U610/Y (INVX4M)                          0.05       5.75 r
  U608/Y (NAND2X4M)                        0.07       5.81 f
  C2034/Y (OR2X4M)                         0.17       5.98 f
  C2035/Y (OR2X4M)                         0.17       6.14 f
  C2036/Y (OR2X4M)                         0.17       6.31 f
  C2037/Y (OR2X4M)                         0.17       6.48 f
  C2038/Y (OR2X4M)                         0.17       6.64 f
  C2039/Y (OR2X4M)                         0.18       6.82 f
  C2040/Y (OR2X8M)                         0.18       6.99 f
  C2041/Y (OR2X12M)                        0.16       7.16 f
  C2042/Y (OR2X12M)                        0.16       7.32 f
  C2043/Y (OR2X12M)                        0.16       7.48 f
  C2044/Y (OR2X4M)                         0.16       7.64 f
  C2045/Y (OR2X4M)                         0.17       7.81 f
  U676/Y (OR3X4M)                          0.22       8.02 f
  U641/Y (NOR3X8M)                         0.14       8.16 r
  U607/Y (NAND2BX4M)                       0.09       8.25 f
  U605/Y (NOR2X4M)                         0.11       8.35 r
  U604/Y (NAND2X2M)                        0.07       8.42 f
  U640/Y (INVXLM)                          0.07       8.49 r
  U675/Y (AND2X1M)                         0.16       8.66 r
  U678/Y (AND2X1M)                         0.18       8.84 r
  U646/Y (NAND2BX2M)                       0.08       8.92 f
  U638/Y (CLKINVX2M)                       0.07       8.99 r
  U603/Y (NAND2X2M)                        0.09       9.08 f
  U637/Y (CLKINVX2M)                       0.07       9.14 r
  U636/Y (NAND2X2M)                        0.09       9.23 f
  C2062/Y (OR2X4M)                         0.19       9.42 f
  U601/Y (NOR2X2M)                         0.17       9.60 r
  U624/Y (NOR2X1M)                         0.12       9.72 f
  U621/Y (AOI2BB1X2M)                      0.28      10.00 f
  U658/Y (AND2X4M)                         0.30      10.29 f
  U255/Y (MX2X2M)                          0.26      10.56 r
  timer0_value_reg_8_/D (DFFRQX1M)         0.00      10.56 r
  data arrival time                                  10.56

  clock pclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  timer0_value_reg_8_/CK (DFFRQX1M)        0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                 -10.56
  -----------------------------------------------------------
  slack (MET)                                         0.12


  Startpoint: paddr[31] (input port clocked by pclk)
  Endpoint: timer0_value_reg_5_
            (rising edge-triggered flip-flop clocked by pclk)
  Path Group: pclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock pclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  paddr[31] (in)                           0.00       5.70 f
  U610/Y (INVX4M)                          0.05       5.75 r
  U608/Y (NAND2X4M)                        0.07       5.81 f
  C2034/Y (OR2X4M)                         0.17       5.98 f
  C2035/Y (OR2X4M)                         0.17       6.14 f
  C2036/Y (OR2X4M)                         0.17       6.31 f
  C2037/Y (OR2X4M)                         0.17       6.48 f
  C2038/Y (OR2X4M)                         0.17       6.64 f
  C2039/Y (OR2X4M)                         0.18       6.82 f
  C2040/Y (OR2X8M)                         0.18       6.99 f
  C2041/Y (OR2X12M)                        0.16       7.16 f
  C2042/Y (OR2X12M)                        0.16       7.32 f
  C2043/Y (OR2X12M)                        0.16       7.48 f
  C2044/Y (OR2X4M)                         0.16       7.64 f
  C2045/Y (OR2X4M)                         0.17       7.81 f
  U676/Y (OR3X4M)                          0.22       8.02 f
  U641/Y (NOR3X8M)                         0.14       8.16 r
  U607/Y (NAND2BX4M)                       0.09       8.25 f
  U605/Y (NOR2X4M)                         0.11       8.35 r
  U604/Y (NAND2X2M)                        0.07       8.42 f
  U640/Y (INVXLM)                          0.07       8.49 r
  U675/Y (AND2X1M)                         0.16       8.66 r
  U678/Y (AND2X1M)                         0.18       8.84 r
  U646/Y (NAND2BX2M)                       0.08       8.92 f
  U638/Y (CLKINVX2M)                       0.07       8.99 r
  U603/Y (NAND2X2M)                        0.09       9.08 f
  U637/Y (CLKINVX2M)                       0.07       9.14 r
  U636/Y (NAND2X2M)                        0.09       9.23 f
  C2062/Y (OR2X4M)                         0.19       9.42 f
  U601/Y (NOR2X2M)                         0.17       9.60 r
  U624/Y (NOR2X1M)                         0.12       9.72 f
  U621/Y (AOI2BB1X2M)                      0.28      10.00 f
  U658/Y (AND2X4M)                         0.30      10.29 f
  U258/Y (MX2X2M)                          0.26      10.56 r
  timer0_value_reg_5_/D (DFFRQX1M)         0.00      10.56 r
  data arrival time                                  10.56

  clock pclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  timer0_value_reg_5_/CK (DFFRQX1M)        0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                 -10.56
  -----------------------------------------------------------
  slack (MET)                                         0.12


  Startpoint: paddr[8] (input port clocked by pclk)
  Endpoint: prdata_reg_31_
            (rising edge-triggered flip-flop clocked by pclk)
  Path Group: pclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock pclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  paddr[8] (in)                            0.00       5.70 f
  I_32/Y (INVXLM)                          0.05       5.75 r
  C52/Y (AND2X1M)                          0.17       5.93 r
  U647/Y (AND2X1M)                         0.17       6.10 r
  C64/Y (AND2X1M)                          0.17       6.27 r
  C66/Y (AND2X1M)                          0.16       6.43 r
  C67/Y (AND2X1M)                          0.18       6.61 r
  U137/Y (NAND2BX1M)                       0.25       6.86 f
  U653/Y (NOR2XLM)                         1.94       8.81 r
  U13/Y (AOI22XLM)                         0.23       9.04 f
  U11/Y (NAND3XLM)                         0.19       9.23 r
  prdata_reg_31_/D (DFFRQX1M)              0.00       9.23 r
  data arrival time                                   9.23

  clock pclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  prdata_reg_31_/CK (DFFRQX1M)             0.00      10.92 r
  library setup time                      -0.27      10.66
  data required time                                 10.66
  -----------------------------------------------------------
  data required time                                 10.66
  data arrival time                                  -9.23
  -----------------------------------------------------------
  slack (MET)                                         1.43


  Startpoint: paddr[8] (input port clocked by pclk)
  Endpoint: prdata_reg_30_
            (rising edge-triggered flip-flop clocked by pclk)
  Path Group: pclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock pclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  paddr[8] (in)                            0.00       5.70 f
  I_32/Y (INVXLM)                          0.05       5.75 r
  C52/Y (AND2X1M)                          0.17       5.93 r
  U647/Y (AND2X1M)                         0.17       6.10 r
  C64/Y (AND2X1M)                          0.17       6.27 r
  C66/Y (AND2X1M)                          0.16       6.43 r
  C67/Y (AND2X1M)                          0.18       6.61 r
  U137/Y (NAND2BX1M)                       0.25       6.86 f
  U653/Y (NOR2XLM)                         1.94       8.81 r
  U17/Y (AOI22XLM)                         0.23       9.04 f
  U15/Y (NAND3XLM)                         0.19       9.23 r
  prdata_reg_30_/D (DFFRQX1M)              0.00       9.23 r
  data arrival time                                   9.23

  clock pclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  prdata_reg_30_/CK (DFFRQX1M)             0.00      10.92 r
  library setup time                      -0.27      10.66
  data required time                                 10.66
  -----------------------------------------------------------
  data required time                                 10.66
  data arrival time                                  -9.23
  -----------------------------------------------------------
  slack (MET)                                         1.43


  Startpoint: paddr[8] (input port clocked by pclk)
  Endpoint: prdata_reg_29_
            (rising edge-triggered flip-flop clocked by pclk)
  Path Group: pclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock pclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  paddr[8] (in)                            0.00       5.70 f
  I_32/Y (INVXLM)                          0.05       5.75 r
  C52/Y (AND2X1M)                          0.17       5.93 r
  U647/Y (AND2X1M)                         0.17       6.10 r
  C64/Y (AND2X1M)                          0.17       6.27 r
  C66/Y (AND2X1M)                          0.16       6.43 r
  C67/Y (AND2X1M)                          0.18       6.61 r
  U137/Y (NAND2BX1M)                       0.25       6.86 f
  U653/Y (NOR2XLM)                         1.94       8.81 r
  U21/Y (AOI22XLM)                         0.23       9.04 f
  U19/Y (NAND3XLM)                         0.19       9.23 r
  prdata_reg_29_/D (DFFRQX1M)              0.00       9.23 r
  data arrival time                                   9.23

  clock pclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  prdata_reg_29_/CK (DFFRQX1M)             0.00      10.92 r
  library setup time                      -0.27      10.66
  data required time                                 10.66
  -----------------------------------------------------------
  data required time                                 10.66
  data arrival time                                  -9.23
  -----------------------------------------------------------
  slack (MET)                                         1.43


  Startpoint: paddr[8] (input port clocked by pclk)
  Endpoint: prdata_reg_28_
            (rising edge-triggered flip-flop clocked by pclk)
  Path Group: pclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock pclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  paddr[8] (in)                            0.00       5.70 f
  I_32/Y (INVXLM)                          0.05       5.75 r
  C52/Y (AND2X1M)                          0.17       5.93 r
  U647/Y (AND2X1M)                         0.17       6.10 r
  C64/Y (AND2X1M)                          0.17       6.27 r
  C66/Y (AND2X1M)                          0.16       6.43 r
  C67/Y (AND2X1M)                          0.18       6.61 r
  U137/Y (NAND2BX1M)                       0.25       6.86 f
  U653/Y (NOR2XLM)                         1.94       8.81 r
  U25/Y (AOI22XLM)                         0.23       9.04 f
  U23/Y (NAND3XLM)                         0.19       9.23 r
  prdata_reg_28_/D (DFFRQX1M)              0.00       9.23 r
  data arrival time                                   9.23

  clock pclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  prdata_reg_28_/CK (DFFRQX1M)             0.00      10.92 r
  library setup time                      -0.27      10.66
  data required time                                 10.66
  -----------------------------------------------------------
  data required time                                 10.66
  data arrival time                                  -9.23
  -----------------------------------------------------------
  slack (MET)                                         1.43


  Startpoint: paddr[8] (input port clocked by pclk)
  Endpoint: prdata_reg_27_
            (rising edge-triggered flip-flop clocked by pclk)
  Path Group: pclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock pclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  paddr[8] (in)                            0.00       5.70 f
  I_32/Y (INVXLM)                          0.05       5.75 r
  C52/Y (AND2X1M)                          0.17       5.93 r
  U647/Y (AND2X1M)                         0.17       6.10 r
  C64/Y (AND2X1M)                          0.17       6.27 r
  C66/Y (AND2X1M)                          0.16       6.43 r
  C67/Y (AND2X1M)                          0.18       6.61 r
  U137/Y (NAND2BX1M)                       0.25       6.86 f
  U653/Y (NOR2XLM)                         1.94       8.81 r
  U29/Y (AOI22XLM)                         0.23       9.04 f
  U27/Y (NAND3XLM)                         0.19       9.23 r
  prdata_reg_27_/D (DFFRQX1M)              0.00       9.23 r
  data arrival time                                   9.23

  clock pclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  prdata_reg_27_/CK (DFFRQX1M)             0.00      10.92 r
  library setup time                      -0.27      10.66
  data required time                                 10.66
  -----------------------------------------------------------
  data required time                                 10.66
  data arrival time                                  -9.23
  -----------------------------------------------------------
  slack (MET)                                         1.43


  Startpoint: paddr[8] (input port clocked by pclk)
  Endpoint: prdata_reg_26_
            (rising edge-triggered flip-flop clocked by pclk)
  Path Group: pclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock pclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  paddr[8] (in)                            0.00       5.70 f
  I_32/Y (INVXLM)                          0.05       5.75 r
  C52/Y (AND2X1M)                          0.17       5.93 r
  U647/Y (AND2X1M)                         0.17       6.10 r
  C64/Y (AND2X1M)                          0.17       6.27 r
  C66/Y (AND2X1M)                          0.16       6.43 r
  C67/Y (AND2X1M)                          0.18       6.61 r
  U137/Y (NAND2BX1M)                       0.25       6.86 f
  U653/Y (NOR2XLM)                         1.94       8.81 r
  U33/Y (AOI22XLM)                         0.23       9.04 f
  U31/Y (NAND3XLM)                         0.19       9.23 r
  prdata_reg_26_/D (DFFRQX1M)              0.00       9.23 r
  data arrival time                                   9.23

  clock pclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  prdata_reg_26_/CK (DFFRQX1M)             0.00      10.92 r
  library setup time                      -0.27      10.66
  data required time                                 10.66
  -----------------------------------------------------------
  data required time                                 10.66
  data arrival time                                  -9.23
  -----------------------------------------------------------
  slack (MET)                                         1.43


  Startpoint: paddr[8] (input port clocked by pclk)
  Endpoint: prdata_reg_25_
            (rising edge-triggered flip-flop clocked by pclk)
  Path Group: pclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock pclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  paddr[8] (in)                            0.00       5.70 f
  I_32/Y (INVXLM)                          0.05       5.75 r
  C52/Y (AND2X1M)                          0.17       5.93 r
  U647/Y (AND2X1M)                         0.17       6.10 r
  C64/Y (AND2X1M)                          0.17       6.27 r
  C66/Y (AND2X1M)                          0.16       6.43 r
  C67/Y (AND2X1M)                          0.18       6.61 r
  U137/Y (NAND2BX1M)                       0.25       6.86 f
  U653/Y (NOR2XLM)                         1.94       8.81 r
  U37/Y (AOI22XLM)                         0.23       9.04 f
  U35/Y (NAND3XLM)                         0.19       9.23 r
  prdata_reg_25_/D (DFFRQX1M)              0.00       9.23 r
  data arrival time                                   9.23

  clock pclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  prdata_reg_25_/CK (DFFRQX1M)             0.00      10.92 r
  library setup time                      -0.27      10.66
  data required time                                 10.66
  -----------------------------------------------------------
  data required time                                 10.66
  data arrival time                                  -9.23
  -----------------------------------------------------------
  slack (MET)                                         1.43


  Startpoint: paddr[8] (input port clocked by pclk)
  Endpoint: prdata_reg_24_
            (rising edge-triggered flip-flop clocked by pclk)
  Path Group: pclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock pclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  paddr[8] (in)                            0.00       5.70 f
  I_32/Y (INVXLM)                          0.05       5.75 r
  C52/Y (AND2X1M)                          0.17       5.93 r
  U647/Y (AND2X1M)                         0.17       6.10 r
  C64/Y (AND2X1M)                          0.17       6.27 r
  C66/Y (AND2X1M)                          0.16       6.43 r
  C67/Y (AND2X1M)                          0.18       6.61 r
  U137/Y (NAND2BX1M)                       0.25       6.86 f
  U653/Y (NOR2XLM)                         1.94       8.81 r
  U41/Y (AOI22XLM)                         0.23       9.04 f
  U39/Y (NAND3XLM)                         0.19       9.23 r
  prdata_reg_24_/D (DFFRQX1M)              0.00       9.23 r
  data arrival time                                   9.23

  clock pclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  prdata_reg_24_/CK (DFFRQX1M)             0.00      10.92 r
  library setup time                      -0.27      10.66
  data required time                                 10.66
  -----------------------------------------------------------
  data required time                                 10.66
  data arrival time                                  -9.23
  -----------------------------------------------------------
  slack (MET)                                         1.43


  Startpoint: paddr[8] (input port clocked by pclk)
  Endpoint: prdata_reg_23_
            (rising edge-triggered flip-flop clocked by pclk)
  Path Group: pclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock pclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  paddr[8] (in)                            0.00       5.70 f
  I_32/Y (INVXLM)                          0.05       5.75 r
  C52/Y (AND2X1M)                          0.17       5.93 r
  U647/Y (AND2X1M)                         0.17       6.10 r
  C64/Y (AND2X1M)                          0.17       6.27 r
  C66/Y (AND2X1M)                          0.16       6.43 r
  C67/Y (AND2X1M)                          0.18       6.61 r
  U137/Y (NAND2BX1M)                       0.25       6.86 f
  U653/Y (NOR2XLM)                         1.94       8.81 r
  U45/Y (AOI22XLM)                         0.23       9.04 f
  U43/Y (NAND3XLM)                         0.19       9.23 r
  prdata_reg_23_/D (DFFRQX1M)              0.00       9.23 r
  data arrival time                                   9.23

  clock pclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  prdata_reg_23_/CK (DFFRQX1M)             0.00      10.92 r
  library setup time                      -0.27      10.66
  data required time                                 10.66
  -----------------------------------------------------------
  data required time                                 10.66
  data arrival time                                  -9.23
  -----------------------------------------------------------
  slack (MET)                                         1.43


  Startpoint: paddr[8] (input port clocked by pclk)
  Endpoint: prdata_reg_22_
            (rising edge-triggered flip-flop clocked by pclk)
  Path Group: pclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock pclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  paddr[8] (in)                            0.00       5.70 f
  I_32/Y (INVXLM)                          0.05       5.75 r
  C52/Y (AND2X1M)                          0.17       5.93 r
  U647/Y (AND2X1M)                         0.17       6.10 r
  C64/Y (AND2X1M)                          0.17       6.27 r
  C66/Y (AND2X1M)                          0.16       6.43 r
  C67/Y (AND2X1M)                          0.18       6.61 r
  U137/Y (NAND2BX1M)                       0.25       6.86 f
  U653/Y (NOR2XLM)                         1.94       8.81 r
  U49/Y (AOI22XLM)                         0.23       9.04 f
  U47/Y (NAND3XLM)                         0.19       9.23 r
  prdata_reg_22_/D (DFFRQX1M)              0.00       9.23 r
  data arrival time                                   9.23

  clock pclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  prdata_reg_22_/CK (DFFRQX1M)             0.00      10.92 r
  library setup time                      -0.27      10.66
  data required time                                 10.66
  -----------------------------------------------------------
  data required time                                 10.66
  data arrival time                                  -9.23
  -----------------------------------------------------------
  slack (MET)                                         1.43


  Startpoint: paddr[8] (input port clocked by pclk)
  Endpoint: prdata_reg_21_
            (rising edge-triggered flip-flop clocked by pclk)
  Path Group: pclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock pclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  paddr[8] (in)                            0.00       5.70 f
  I_32/Y (INVXLM)                          0.05       5.75 r
  C52/Y (AND2X1M)                          0.17       5.93 r
  U647/Y (AND2X1M)                         0.17       6.10 r
  C64/Y (AND2X1M)                          0.17       6.27 r
  C66/Y (AND2X1M)                          0.16       6.43 r
  C67/Y (AND2X1M)                          0.18       6.61 r
  U137/Y (NAND2BX1M)                       0.25       6.86 f
  U653/Y (NOR2XLM)                         1.94       8.81 r
  U53/Y (AOI22XLM)                         0.23       9.04 f
  U51/Y (NAND3XLM)                         0.19       9.23 r
  prdata_reg_21_/D (DFFRQX1M)              0.00       9.23 r
  data arrival time                                   9.23

  clock pclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  prdata_reg_21_/CK (DFFRQX1M)             0.00      10.92 r
  library setup time                      -0.27      10.66
  data required time                                 10.66
  -----------------------------------------------------------
  data required time                                 10.66
  data arrival time                                  -9.23
  -----------------------------------------------------------
  slack (MET)                                         1.43


  Startpoint: paddr[8] (input port clocked by pclk)
  Endpoint: prdata_reg_20_
            (rising edge-triggered flip-flop clocked by pclk)
  Path Group: pclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock pclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  paddr[8] (in)                            0.00       5.70 f
  I_32/Y (INVXLM)                          0.05       5.75 r
  C52/Y (AND2X1M)                          0.17       5.93 r
  U647/Y (AND2X1M)                         0.17       6.10 r
  C64/Y (AND2X1M)                          0.17       6.27 r
  C66/Y (AND2X1M)                          0.16       6.43 r
  C67/Y (AND2X1M)                          0.18       6.61 r
  U137/Y (NAND2BX1M)                       0.25       6.86 f
  U653/Y (NOR2XLM)                         1.94       8.81 r
  U57/Y (AOI22XLM)                         0.23       9.04 f
  U55/Y (NAND3XLM)                         0.19       9.23 r
  prdata_reg_20_/D (DFFRQX1M)              0.00       9.23 r
  data arrival time                                   9.23

  clock pclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  prdata_reg_20_/CK (DFFRQX1M)             0.00      10.92 r
  library setup time                      -0.27      10.66
  data required time                                 10.66
  -----------------------------------------------------------
  data required time                                 10.66
  data arrival time                                  -9.23
  -----------------------------------------------------------
  slack (MET)                                         1.43


  Startpoint: paddr[8] (input port clocked by pclk)
  Endpoint: prdata_reg_19_
            (rising edge-triggered flip-flop clocked by pclk)
  Path Group: pclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock pclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  paddr[8] (in)                            0.00       5.70 f
  I_32/Y (INVXLM)                          0.05       5.75 r
  C52/Y (AND2X1M)                          0.17       5.93 r
  U647/Y (AND2X1M)                         0.17       6.10 r
  C64/Y (AND2X1M)                          0.17       6.27 r
  C66/Y (AND2X1M)                          0.16       6.43 r
  C67/Y (AND2X1M)                          0.18       6.61 r
  U137/Y (NAND2BX1M)                       0.25       6.86 f
  U653/Y (NOR2XLM)                         1.94       8.81 r
  U61/Y (AOI22XLM)                         0.23       9.04 f
  U59/Y (NAND3XLM)                         0.19       9.23 r
  prdata_reg_19_/D (DFFRQX1M)              0.00       9.23 r
  data arrival time                                   9.23

  clock pclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  prdata_reg_19_/CK (DFFRQX1M)             0.00      10.92 r
  library setup time                      -0.27      10.66
  data required time                                 10.66
  -----------------------------------------------------------
  data required time                                 10.66
  data arrival time                                  -9.23
  -----------------------------------------------------------
  slack (MET)                                         1.43


  Startpoint: paddr[8] (input port clocked by pclk)
  Endpoint: prdata_reg_18_
            (rising edge-triggered flip-flop clocked by pclk)
  Path Group: pclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock pclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  paddr[8] (in)                            0.00       5.70 f
  I_32/Y (INVXLM)                          0.05       5.75 r
  C52/Y (AND2X1M)                          0.17       5.93 r
  U647/Y (AND2X1M)                         0.17       6.10 r
  C64/Y (AND2X1M)                          0.17       6.27 r
  C66/Y (AND2X1M)                          0.16       6.43 r
  C67/Y (AND2X1M)                          0.18       6.61 r
  U137/Y (NAND2BX1M)                       0.25       6.86 f
  U653/Y (NOR2XLM)                         1.94       8.81 r
  U65/Y (AOI22XLM)                         0.23       9.04 f
  U63/Y (NAND3XLM)                         0.19       9.23 r
  prdata_reg_18_/D (DFFRQX1M)              0.00       9.23 r
  data arrival time                                   9.23

  clock pclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  prdata_reg_18_/CK (DFFRQX1M)             0.00      10.92 r
  library setup time                      -0.27      10.66
  data required time                                 10.66
  -----------------------------------------------------------
  data required time                                 10.66
  data arrival time                                  -9.23
  -----------------------------------------------------------
  slack (MET)                                         1.43


  Startpoint: paddr[8] (input port clocked by pclk)
  Endpoint: prdata_reg_17_
            (rising edge-triggered flip-flop clocked by pclk)
  Path Group: pclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock pclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  paddr[8] (in)                            0.00       5.70 f
  I_32/Y (INVXLM)                          0.05       5.75 r
  C52/Y (AND2X1M)                          0.17       5.93 r
  U647/Y (AND2X1M)                         0.17       6.10 r
  C64/Y (AND2X1M)                          0.17       6.27 r
  C66/Y (AND2X1M)                          0.16       6.43 r
  C67/Y (AND2X1M)                          0.18       6.61 r
  U137/Y (NAND2BX1M)                       0.25       6.86 f
  U653/Y (NOR2XLM)                         1.94       8.81 r
  U69/Y (AOI22XLM)                         0.23       9.04 f
  U67/Y (NAND3XLM)                         0.19       9.23 r
  prdata_reg_17_/D (DFFRQX1M)              0.00       9.23 r
  data arrival time                                   9.23

  clock pclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  prdata_reg_17_/CK (DFFRQX1M)             0.00      10.92 r
  library setup time                      -0.27      10.66
  data required time                                 10.66
  -----------------------------------------------------------
  data required time                                 10.66
  data arrival time                                  -9.23
  -----------------------------------------------------------
  slack (MET)                                         1.43


  Startpoint: paddr[8] (input port clocked by pclk)
  Endpoint: prdata_reg_16_
            (rising edge-triggered flip-flop clocked by pclk)
  Path Group: pclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock pclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  paddr[8] (in)                            0.00       5.70 f
  I_32/Y (INVXLM)                          0.05       5.75 r
  C52/Y (AND2X1M)                          0.17       5.93 r
  U647/Y (AND2X1M)                         0.17       6.10 r
  C64/Y (AND2X1M)                          0.17       6.27 r
  C66/Y (AND2X1M)                          0.16       6.43 r
  C67/Y (AND2X1M)                          0.18       6.61 r
  U137/Y (NAND2BX1M)                       0.25       6.86 f
  U653/Y (NOR2XLM)                         1.94       8.81 r
  U73/Y (AOI22XLM)                         0.23       9.04 f
  U71/Y (NAND3XLM)                         0.19       9.23 r
  prdata_reg_16_/D (DFFRQX1M)              0.00       9.23 r
  data arrival time                                   9.23

  clock pclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  prdata_reg_16_/CK (DFFRQX1M)             0.00      10.92 r
  library setup time                      -0.27      10.66
  data required time                                 10.66
  -----------------------------------------------------------
  data required time                                 10.66
  data arrival time                                  -9.23
  -----------------------------------------------------------
  slack (MET)                                         1.43


  Startpoint: paddr[8] (input port clocked by pclk)
  Endpoint: prdata_reg_15_
            (rising edge-triggered flip-flop clocked by pclk)
  Path Group: pclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock pclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  paddr[8] (in)                            0.00       5.70 f
  I_32/Y (INVXLM)                          0.05       5.75 r
  C52/Y (AND2X1M)                          0.17       5.93 r
  U647/Y (AND2X1M)                         0.17       6.10 r
  C64/Y (AND2X1M)                          0.17       6.27 r
  C66/Y (AND2X1M)                          0.16       6.43 r
  C67/Y (AND2X1M)                          0.18       6.61 r
  U137/Y (NAND2BX1M)                       0.25       6.86 f
  U653/Y (NOR2XLM)                         1.94       8.81 r
  U77/Y (AOI22XLM)                         0.23       9.04 f
  U75/Y (NAND3XLM)                         0.19       9.23 r
  prdata_reg_15_/D (DFFRQX1M)              0.00       9.23 r
  data arrival time                                   9.23

  clock pclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  prdata_reg_15_/CK (DFFRQX1M)             0.00      10.92 r
  library setup time                      -0.27      10.66
  data required time                                 10.66
  -----------------------------------------------------------
  data required time                                 10.66
  data arrival time                                  -9.23
  -----------------------------------------------------------
  slack (MET)                                         1.43


  Startpoint: paddr[8] (input port clocked by pclk)
  Endpoint: prdata_reg_14_
            (rising edge-triggered flip-flop clocked by pclk)
  Path Group: pclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock pclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  paddr[8] (in)                            0.00       5.70 f
  I_32/Y (INVXLM)                          0.05       5.75 r
  C52/Y (AND2X1M)                          0.17       5.93 r
  U647/Y (AND2X1M)                         0.17       6.10 r
  C64/Y (AND2X1M)                          0.17       6.27 r
  C66/Y (AND2X1M)                          0.16       6.43 r
  C67/Y (AND2X1M)                          0.18       6.61 r
  U137/Y (NAND2BX1M)                       0.25       6.86 f
  U653/Y (NOR2XLM)                         1.94       8.81 r
  U81/Y (AOI22XLM)                         0.23       9.04 f
  U79/Y (NAND3XLM)                         0.19       9.23 r
  prdata_reg_14_/D (DFFRQX1M)              0.00       9.23 r
  data arrival time                                   9.23

  clock pclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  prdata_reg_14_/CK (DFFRQX1M)             0.00      10.92 r
  library setup time                      -0.27      10.66
  data required time                                 10.66
  -----------------------------------------------------------
  data required time                                 10.66
  data arrival time                                  -9.23
  -----------------------------------------------------------
  slack (MET)                                         1.43


  Startpoint: paddr[8] (input port clocked by pclk)
  Endpoint: prdata_reg_13_
            (rising edge-triggered flip-flop clocked by pclk)
  Path Group: pclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock pclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  paddr[8] (in)                            0.00       5.70 f
  I_32/Y (INVXLM)                          0.05       5.75 r
  C52/Y (AND2X1M)                          0.17       5.93 r
  U647/Y (AND2X1M)                         0.17       6.10 r
  C64/Y (AND2X1M)                          0.17       6.27 r
  C66/Y (AND2X1M)                          0.16       6.43 r
  C67/Y (AND2X1M)                          0.18       6.61 r
  U137/Y (NAND2BX1M)                       0.25       6.86 f
  U653/Y (NOR2XLM)                         1.94       8.81 r
  U85/Y (AOI22XLM)                         0.23       9.04 f
  U83/Y (NAND3XLM)                         0.19       9.23 r
  prdata_reg_13_/D (DFFRQX1M)              0.00       9.23 r
  data arrival time                                   9.23

  clock pclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  prdata_reg_13_/CK (DFFRQX1M)             0.00      10.92 r
  library setup time                      -0.27      10.66
  data required time                                 10.66
  -----------------------------------------------------------
  data required time                                 10.66
  data arrival time                                  -9.23
  -----------------------------------------------------------
  slack (MET)                                         1.43


  Startpoint: paddr[8] (input port clocked by pclk)
  Endpoint: prdata_reg_12_
            (rising edge-triggered flip-flop clocked by pclk)
  Path Group: pclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock pclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  paddr[8] (in)                            0.00       5.70 f
  I_32/Y (INVXLM)                          0.05       5.75 r
  C52/Y (AND2X1M)                          0.17       5.93 r
  U647/Y (AND2X1M)                         0.17       6.10 r
  C64/Y (AND2X1M)                          0.17       6.27 r
  C66/Y (AND2X1M)                          0.16       6.43 r
  C67/Y (AND2X1M)                          0.18       6.61 r
  U137/Y (NAND2BX1M)                       0.25       6.86 f
  U653/Y (NOR2XLM)                         1.94       8.81 r
  U89/Y (AOI22XLM)                         0.23       9.04 f
  U87/Y (NAND3XLM)                         0.19       9.23 r
  prdata_reg_12_/D (DFFRQX1M)              0.00       9.23 r
  data arrival time                                   9.23

  clock pclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  prdata_reg_12_/CK (DFFRQX1M)             0.00      10.92 r
  library setup time                      -0.27      10.66
  data required time                                 10.66
  -----------------------------------------------------------
  data required time                                 10.66
  data arrival time                                  -9.23
  -----------------------------------------------------------
  slack (MET)                                         1.43


  Startpoint: paddr[8] (input port clocked by pclk)
  Endpoint: prdata_reg_11_
            (rising edge-triggered flip-flop clocked by pclk)
  Path Group: pclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock pclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  paddr[8] (in)                            0.00       5.70 f
  I_32/Y (INVXLM)                          0.05       5.75 r
  C52/Y (AND2X1M)                          0.17       5.93 r
  U647/Y (AND2X1M)                         0.17       6.10 r
  C64/Y (AND2X1M)                          0.17       6.27 r
  C66/Y (AND2X1M)                          0.16       6.43 r
  C67/Y (AND2X1M)                          0.18       6.61 r
  U137/Y (NAND2BX1M)                       0.25       6.86 f
  U653/Y (NOR2XLM)                         1.94       8.81 r
  U93/Y (AOI22XLM)                         0.23       9.04 f
  U91/Y (NAND3XLM)                         0.19       9.23 r
  prdata_reg_11_/D (DFFRQX1M)              0.00       9.23 r
  data arrival time                                   9.23

  clock pclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  prdata_reg_11_/CK (DFFRQX1M)             0.00      10.92 r
  library setup time                      -0.27      10.66
  data required time                                 10.66
  -----------------------------------------------------------
  data required time                                 10.66
  data arrival time                                  -9.23
  -----------------------------------------------------------
  slack (MET)                                         1.43


  Startpoint: paddr[8] (input port clocked by pclk)
  Endpoint: prdata_reg_10_
            (rising edge-triggered flip-flop clocked by pclk)
  Path Group: pclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock pclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  paddr[8] (in)                            0.00       5.70 f
  I_32/Y (INVXLM)                          0.05       5.75 r
  C52/Y (AND2X1M)                          0.17       5.93 r
  U647/Y (AND2X1M)                         0.17       6.10 r
  C64/Y (AND2X1M)                          0.17       6.27 r
  C66/Y (AND2X1M)                          0.16       6.43 r
  C67/Y (AND2X1M)                          0.18       6.61 r
  U137/Y (NAND2BX1M)                       0.25       6.86 f
  U653/Y (NOR2XLM)                         1.94       8.81 r
  U97/Y (AOI22XLM)                         0.23       9.04 f
  U95/Y (NAND3XLM)                         0.19       9.23 r
  prdata_reg_10_/D (DFFRQX1M)              0.00       9.23 r
  data arrival time                                   9.23

  clock pclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  prdata_reg_10_/CK (DFFRQX1M)             0.00      10.92 r
  library setup time                      -0.27      10.66
  data required time                                 10.66
  -----------------------------------------------------------
  data required time                                 10.66
  data arrival time                                  -9.23
  -----------------------------------------------------------
  slack (MET)                                         1.43


  Startpoint: paddr[8] (input port clocked by pclk)
  Endpoint: prdata_reg_9_
            (rising edge-triggered flip-flop clocked by pclk)
  Path Group: pclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock pclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  paddr[8] (in)                            0.00       5.70 f
  I_32/Y (INVXLM)                          0.05       5.75 r
  C52/Y (AND2X1M)                          0.17       5.93 r
  U647/Y (AND2X1M)                         0.17       6.10 r
  C64/Y (AND2X1M)                          0.17       6.27 r
  C66/Y (AND2X1M)                          0.16       6.43 r
  C67/Y (AND2X1M)                          0.18       6.61 r
  U137/Y (NAND2BX1M)                       0.25       6.86 f
  U653/Y (NOR2XLM)                         1.94       8.81 r
  U101/Y (AOI22XLM)                        0.23       9.04 f
  U99/Y (NAND3XLM)                         0.19       9.23 r
  prdata_reg_9_/D (DFFRQX1M)               0.00       9.23 r
  data arrival time                                   9.23

  clock pclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  prdata_reg_9_/CK (DFFRQX1M)              0.00      10.92 r
  library setup time                      -0.27      10.66
  data required time                                 10.66
  -----------------------------------------------------------
  data required time                                 10.66
  data arrival time                                  -9.23
  -----------------------------------------------------------
  slack (MET)                                         1.43


  Startpoint: paddr[8] (input port clocked by pclk)
  Endpoint: prdata_reg_8_
            (rising edge-triggered flip-flop clocked by pclk)
  Path Group: pclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock pclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  paddr[8] (in)                            0.00       5.70 f
  I_32/Y (INVXLM)                          0.05       5.75 r
  C52/Y (AND2X1M)                          0.17       5.93 r
  U647/Y (AND2X1M)                         0.17       6.10 r
  C64/Y (AND2X1M)                          0.17       6.27 r
  C66/Y (AND2X1M)                          0.16       6.43 r
  C67/Y (AND2X1M)                          0.18       6.61 r
  U137/Y (NAND2BX1M)                       0.25       6.86 f
  U653/Y (NOR2XLM)                         1.94       8.81 r
  U105/Y (AOI22XLM)                        0.23       9.04 f
  U103/Y (NAND3XLM)                        0.19       9.23 r
  prdata_reg_8_/D (DFFRQX1M)               0.00       9.23 r
  data arrival time                                   9.23

  clock pclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  prdata_reg_8_/CK (DFFRQX1M)              0.00      10.92 r
  library setup time                      -0.27      10.66
  data required time                                 10.66
  -----------------------------------------------------------
  data required time                                 10.66
  data arrival time                                  -9.23
  -----------------------------------------------------------
  slack (MET)                                         1.43


  Startpoint: paddr[8] (input port clocked by pclk)
  Endpoint: prdata_reg_7_
            (rising edge-triggered flip-flop clocked by pclk)
  Path Group: pclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock pclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  paddr[8] (in)                            0.00       5.70 f
  I_32/Y (INVXLM)                          0.05       5.75 r
  C52/Y (AND2X1M)                          0.17       5.93 r
  U647/Y (AND2X1M)                         0.17       6.10 r
  C64/Y (AND2X1M)                          0.17       6.27 r
  C66/Y (AND2X1M)                          0.16       6.43 r
  C67/Y (AND2X1M)                          0.18       6.61 r
  U137/Y (NAND2BX1M)                       0.25       6.86 f
  U653/Y (NOR2XLM)                         1.94       8.81 r
  U109/Y (AOI22XLM)                        0.23       9.04 f
  U107/Y (NAND3XLM)                        0.19       9.23 r
  prdata_reg_7_/D (DFFRQX1M)               0.00       9.23 r
  data arrival time                                   9.23

  clock pclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  prdata_reg_7_/CK (DFFRQX1M)              0.00      10.92 r
  library setup time                      -0.27      10.66
  data required time                                 10.66
  -----------------------------------------------------------
  data required time                                 10.66
  data arrival time                                  -9.23
  -----------------------------------------------------------
  slack (MET)                                         1.43


  Startpoint: paddr[8] (input port clocked by pclk)
  Endpoint: prdata_reg_6_
            (rising edge-triggered flip-flop clocked by pclk)
  Path Group: pclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock pclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  paddr[8] (in)                            0.00       5.70 f
  I_32/Y (INVXLM)                          0.05       5.75 r
  C52/Y (AND2X1M)                          0.17       5.93 r
  U647/Y (AND2X1M)                         0.17       6.10 r
  C64/Y (AND2X1M)                          0.17       6.27 r
  C66/Y (AND2X1M)                          0.16       6.43 r
  C67/Y (AND2X1M)                          0.18       6.61 r
  U137/Y (NAND2BX1M)                       0.25       6.86 f
  U653/Y (NOR2XLM)                         1.94       8.81 r
  U113/Y (AOI22XLM)                        0.23       9.04 f
  U111/Y (NAND3XLM)                        0.19       9.23 r
  prdata_reg_6_/D (DFFRQX1M)               0.00       9.23 r
  data arrival time                                   9.23

  clock pclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  prdata_reg_6_/CK (DFFRQX1M)              0.00      10.92 r
  library setup time                      -0.27      10.66
  data required time                                 10.66
  -----------------------------------------------------------
  data required time                                 10.66
  data arrival time                                  -9.23
  -----------------------------------------------------------
  slack (MET)                                         1.43


  Startpoint: paddr[8] (input port clocked by pclk)
  Endpoint: prdata_reg_5_
            (rising edge-triggered flip-flop clocked by pclk)
  Path Group: pclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock pclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  paddr[8] (in)                            0.00       5.70 f
  I_32/Y (INVXLM)                          0.05       5.75 r
  C52/Y (AND2X1M)                          0.17       5.93 r
  U647/Y (AND2X1M)                         0.17       6.10 r
  C64/Y (AND2X1M)                          0.17       6.27 r
  C66/Y (AND2X1M)                          0.16       6.43 r
  C67/Y (AND2X1M)                          0.18       6.61 r
  U137/Y (NAND2BX1M)                       0.25       6.86 f
  U653/Y (NOR2XLM)                         1.94       8.81 r
  U117/Y (AOI22XLM)                        0.23       9.04 f
  U115/Y (NAND3XLM)                        0.19       9.23 r
  prdata_reg_5_/D (DFFRQX1M)               0.00       9.23 r
  data arrival time                                   9.23

  clock pclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  prdata_reg_5_/CK (DFFRQX1M)              0.00      10.92 r
  library setup time                      -0.27      10.66
  data required time                                 10.66
  -----------------------------------------------------------
  data required time                                 10.66
  data arrival time                                  -9.23
  -----------------------------------------------------------
  slack (MET)                                         1.43


  Startpoint: paddr[8] (input port clocked by pclk)
  Endpoint: prdata_reg_4_
            (rising edge-triggered flip-flop clocked by pclk)
  Path Group: pclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock pclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  paddr[8] (in)                            0.00       5.70 f
  I_32/Y (INVXLM)                          0.05       5.75 r
  C52/Y (AND2X1M)                          0.17       5.93 r
  U647/Y (AND2X1M)                         0.17       6.10 r
  C64/Y (AND2X1M)                          0.17       6.27 r
  C66/Y (AND2X1M)                          0.16       6.43 r
  C67/Y (AND2X1M)                          0.18       6.61 r
  U137/Y (NAND2BX1M)                       0.25       6.86 f
  U653/Y (NOR2XLM)                         1.94       8.81 r
  U121/Y (AOI22XLM)                        0.23       9.04 f
  U119/Y (NAND3XLM)                        0.19       9.23 r
  prdata_reg_4_/D (DFFRQX1M)               0.00       9.23 r
  data arrival time                                   9.23

  clock pclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  prdata_reg_4_/CK (DFFRQX1M)              0.00      10.92 r
  library setup time                      -0.27      10.66
  data required time                                 10.66
  -----------------------------------------------------------
  data required time                                 10.66
  data arrival time                                  -9.23
  -----------------------------------------------------------
  slack (MET)                                         1.43


  Startpoint: paddr[8] (input port clocked by pclk)
  Endpoint: prdata_reg_3_
            (rising edge-triggered flip-flop clocked by pclk)
  Path Group: pclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock pclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  paddr[8] (in)                            0.00       5.70 f
  I_32/Y (INVXLM)                          0.05       5.75 r
  C52/Y (AND2X1M)                          0.17       5.93 r
  U647/Y (AND2X1M)                         0.17       6.10 r
  C64/Y (AND2X1M)                          0.17       6.27 r
  C66/Y (AND2X1M)                          0.16       6.43 r
  C67/Y (AND2X1M)                          0.18       6.61 r
  U137/Y (NAND2BX1M)                       0.25       6.86 f
  U653/Y (NOR2XLM)                         1.94       8.81 r
  U125/Y (AOI22XLM)                        0.23       9.04 f
  U123/Y (NAND3XLM)                        0.19       9.23 r
  prdata_reg_3_/D (DFFRQX1M)               0.00       9.23 r
  data arrival time                                   9.23

  clock pclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  prdata_reg_3_/CK (DFFRQX1M)              0.00      10.92 r
  library setup time                      -0.27      10.66
  data required time                                 10.66
  -----------------------------------------------------------
  data required time                                 10.66
  data arrival time                                  -9.23
  -----------------------------------------------------------
  slack (MET)                                         1.43


  Startpoint: paddr[8] (input port clocked by pclk)
  Endpoint: prdata_reg_2_
            (rising edge-triggered flip-flop clocked by pclk)
  Path Group: pclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock pclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  paddr[8] (in)                            0.00       5.70 f
  I_32/Y (INVXLM)                          0.05       5.75 r
  C52/Y (AND2X1M)                          0.17       5.93 r
  U647/Y (AND2X1M)                         0.17       6.10 r
  C64/Y (AND2X1M)                          0.17       6.27 r
  C66/Y (AND2X1M)                          0.16       6.43 r
  C67/Y (AND2X1M)                          0.18       6.61 r
  U137/Y (NAND2BX1M)                       0.25       6.86 f
  U653/Y (NOR2XLM)                         1.94       8.81 r
  U132/Y (AOI22XLM)                        0.23       9.04 f
  U127/Y (NAND3XLM)                        0.19       9.23 r
  prdata_reg_2_/D (DFFRQX1M)               0.00       9.23 r
  data arrival time                                   9.23

  clock pclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  prdata_reg_2_/CK (DFFRQX1M)              0.00      10.92 r
  library setup time                      -0.27      10.66
  data required time                                 10.66
  -----------------------------------------------------------
  data required time                                 10.66
  data arrival time                                  -9.23
  -----------------------------------------------------------
  slack (MET)                                         1.43


  Startpoint: paddr[8] (input port clocked by pclk)
  Endpoint: prdata_reg_1_
            (rising edge-triggered flip-flop clocked by pclk)
  Path Group: pclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock pclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  paddr[8] (in)                            0.00       5.70 f
  I_32/Y (INVXLM)                          0.05       5.75 r
  C52/Y (AND2X1M)                          0.17       5.93 r
  U647/Y (AND2X1M)                         0.17       6.10 r
  C64/Y (AND2X1M)                          0.17       6.27 r
  C66/Y (AND2X1M)                          0.16       6.43 r
  C67/Y (AND2X1M)                          0.18       6.61 r
  U137/Y (NAND2BX1M)                       0.25       6.86 f
  U653/Y (NOR2XLM)                         1.94       8.81 r
  U9/Y (AOI22XLM)                          0.23       9.04 f
  U7/Y (NAND3XLM)                          0.19       9.23 r
  prdata_reg_1_/D (DFFRQX1M)               0.00       9.23 r
  data arrival time                                   9.23

  clock pclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  prdata_reg_1_/CK (DFFRQX1M)              0.00      10.92 r
  library setup time                      -0.27      10.66
  data required time                                 10.66
  -----------------------------------------------------------
  data required time                                 10.66
  data arrival time                                  -9.23
  -----------------------------------------------------------
  slack (MET)                                         1.43


  Startpoint: paddr[8] (input port clocked by pclk)
  Endpoint: prdata_reg_0_
            (rising edge-triggered flip-flop clocked by pclk)
  Path Group: pclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock pclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  paddr[8] (in)                            0.00       5.70 f
  I_32/Y (INVXLM)                          0.05       5.75 r
  C52/Y (AND2X1M)                          0.17       5.93 r
  U647/Y (AND2X1M)                         0.17       6.10 r
  C64/Y (AND2X1M)                          0.17       6.27 r
  C66/Y (AND2X1M)                          0.16       6.43 r
  C67/Y (AND2X1M)                          0.18       6.61 r
  U137/Y (NAND2BX1M)                       0.25       6.86 f
  U653/Y (NOR2XLM)                         1.94       8.81 r
  U5/Y (AOI22XLM)                          0.23       9.04 f
  U3/Y (NAND3XLM)                          0.19       9.23 r
  prdata_reg_0_/D (DFFRQX1M)               0.00       9.23 r
  data arrival time                                   9.23

  clock pclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  prdata_reg_0_/CK (DFFRQX1M)              0.00      10.92 r
  library setup time                      -0.27      10.66
  data required time                                 10.66
  -----------------------------------------------------------
  data required time                                 10.66
  data arrival time                                  -9.23
  -----------------------------------------------------------
  slack (MET)                                         1.43


  Startpoint: timer0status_reg_1_
              (rising edge-triggered flip-flop clocked by pclk)
  Endpoint: timer_irq[0]
            (output port clocked by pclk)
  Path Group: pclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock pclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  timer0status_reg_1_/CK (DFFRQX1M)        0.00       1.90 r
  timer0status_reg_1_/Q (DFFRQX1M)         0.63       2.53 f
  I_51/Y (INVXLM)                          0.10       2.63 r
  C2396/Y (AND2X1M)                        0.18       2.80 r
  U651/Y (AOI22XLM)                        0.14       2.95 f
  U682/Y (AOI32XLM)                        0.29       3.24 r
  U680/Y (INVXLM)                          0.08       3.32 f
  U681/Y (CLKINVX1M)                       1.67       4.99 r
  timer_irq[0] (out)                       0.00       4.99 r
  data arrival time                                   4.99

  clock pclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  output external delay                   -3.80       7.12
  data required time                                  7.12
  -----------------------------------------------------------
  data required time                                  7.12
  data arrival time                                  -4.99
  -----------------------------------------------------------
  slack (MET)                                         2.13


  Startpoint: timer1status_reg_1_
              (rising edge-triggered flip-flop clocked by pclk)
  Endpoint: timer_irq[1]
            (output port clocked by pclk)
  Path Group: pclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock pclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  timer1status_reg_1_/CK (DFFRQX1M)        0.00       1.90 r
  timer1status_reg_1_/Q (DFFRQX1M)         0.63       2.53 f
  U703/Y (NOR2XLM)                         0.20       2.72 r
  U140/Y (AOI22X1M)                        0.21       2.93 f
  U685/Y (AOI32XLM)                        0.28       3.22 r
  U683/Y (INVXLM)                          0.08       3.30 f
  U684/Y (CLKINVX1M)                       1.67       4.97 r
  timer_irq[1] (out)                       0.00       4.97 r
  data arrival time                                   4.97

  clock pclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  output external delay                   -3.80       7.12
  data required time                                  7.12
  -----------------------------------------------------------
  data required time                                  7.12
  data arrival time                                  -4.97
  -----------------------------------------------------------
  slack (MET)                                         2.15


  Startpoint: prdata_reg_31_
              (rising edge-triggered flip-flop clocked by pclk)
  Endpoint: prdata[31] (output port clocked by pclk)
  Path Group: pclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock pclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  prdata_reg_31_/CK (DFFRQX1M)             0.00       1.90 r
  prdata_reg_31_/Q (DFFRQX1M)              1.75       3.65 r
  prdata[31] (out)                         0.00       3.65 r
  data arrival time                                   3.65

  clock pclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  output external delay                   -3.80       7.12
  data required time                                  7.12
  -----------------------------------------------------------
  data required time                                  7.12
  data arrival time                                  -3.65
  -----------------------------------------------------------
  slack (MET)                                         3.47


  Startpoint: prdata_reg_30_
              (rising edge-triggered flip-flop clocked by pclk)
  Endpoint: prdata[30] (output port clocked by pclk)
  Path Group: pclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock pclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  prdata_reg_30_/CK (DFFRQX1M)             0.00       1.90 r
  prdata_reg_30_/Q (DFFRQX1M)              1.75       3.65 r
  prdata[30] (out)                         0.00       3.65 r
  data arrival time                                   3.65

  clock pclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  output external delay                   -3.80       7.12
  data required time                                  7.12
  -----------------------------------------------------------
  data required time                                  7.12
  data arrival time                                  -3.65
  -----------------------------------------------------------
  slack (MET)                                         3.47


  Startpoint: prdata_reg_29_
              (rising edge-triggered flip-flop clocked by pclk)
  Endpoint: prdata[29] (output port clocked by pclk)
  Path Group: pclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock pclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  prdata_reg_29_/CK (DFFRQX1M)             0.00       1.90 r
  prdata_reg_29_/Q (DFFRQX1M)              1.75       3.65 r
  prdata[29] (out)                         0.00       3.65 r
  data arrival time                                   3.65

  clock pclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  output external delay                   -3.80       7.12
  data required time                                  7.12
  -----------------------------------------------------------
  data required time                                  7.12
  data arrival time                                  -3.65
  -----------------------------------------------------------
  slack (MET)                                         3.47


  Startpoint: prdata_reg_28_
              (rising edge-triggered flip-flop clocked by pclk)
  Endpoint: prdata[28] (output port clocked by pclk)
  Path Group: pclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock pclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  prdata_reg_28_/CK (DFFRQX1M)             0.00       1.90 r
  prdata_reg_28_/Q (DFFRQX1M)              1.75       3.65 r
  prdata[28] (out)                         0.00       3.65 r
  data arrival time                                   3.65

  clock pclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  output external delay                   -3.80       7.12
  data required time                                  7.12
  -----------------------------------------------------------
  data required time                                  7.12
  data arrival time                                  -3.65
  -----------------------------------------------------------
  slack (MET)                                         3.47


  Startpoint: prdata_reg_27_
              (rising edge-triggered flip-flop clocked by pclk)
  Endpoint: prdata[27] (output port clocked by pclk)
  Path Group: pclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock pclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  prdata_reg_27_/CK (DFFRQX1M)             0.00       1.90 r
  prdata_reg_27_/Q (DFFRQX1M)              1.75       3.65 r
  prdata[27] (out)                         0.00       3.65 r
  data arrival time                                   3.65

  clock pclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  output external delay                   -3.80       7.12
  data required time                                  7.12
  -----------------------------------------------------------
  data required time                                  7.12
  data arrival time                                  -3.65
  -----------------------------------------------------------
  slack (MET)                                         3.47


  Startpoint: prdata_reg_26_
              (rising edge-triggered flip-flop clocked by pclk)
  Endpoint: prdata[26] (output port clocked by pclk)
  Path Group: pclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock pclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  prdata_reg_26_/CK (DFFRQX1M)             0.00       1.90 r
  prdata_reg_26_/Q (DFFRQX1M)              1.75       3.65 r
  prdata[26] (out)                         0.00       3.65 r
  data arrival time                                   3.65

  clock pclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  output external delay                   -3.80       7.12
  data required time                                  7.12
  -----------------------------------------------------------
  data required time                                  7.12
  data arrival time                                  -3.65
  -----------------------------------------------------------
  slack (MET)                                         3.47


  Startpoint: prdata_reg_25_
              (rising edge-triggered flip-flop clocked by pclk)
  Endpoint: prdata[25] (output port clocked by pclk)
  Path Group: pclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock pclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  prdata_reg_25_/CK (DFFRQX1M)             0.00       1.90 r
  prdata_reg_25_/Q (DFFRQX1M)              1.75       3.65 r
  prdata[25] (out)                         0.00       3.65 r
  data arrival time                                   3.65

  clock pclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  output external delay                   -3.80       7.12
  data required time                                  7.12
  -----------------------------------------------------------
  data required time                                  7.12
  data arrival time                                  -3.65
  -----------------------------------------------------------
  slack (MET)                                         3.47


  Startpoint: prdata_reg_24_
              (rising edge-triggered flip-flop clocked by pclk)
  Endpoint: prdata[24] (output port clocked by pclk)
  Path Group: pclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock pclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  prdata_reg_24_/CK (DFFRQX1M)             0.00       1.90 r
  prdata_reg_24_/Q (DFFRQX1M)              1.75       3.65 r
  prdata[24] (out)                         0.00       3.65 r
  data arrival time                                   3.65

  clock pclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  output external delay                   -3.80       7.12
  data required time                                  7.12
  -----------------------------------------------------------
  data required time                                  7.12
  data arrival time                                  -3.65
  -----------------------------------------------------------
  slack (MET)                                         3.47


  Startpoint: prdata_reg_23_
              (rising edge-triggered flip-flop clocked by pclk)
  Endpoint: prdata[23] (output port clocked by pclk)
  Path Group: pclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock pclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  prdata_reg_23_/CK (DFFRQX1M)             0.00       1.90 r
  prdata_reg_23_/Q (DFFRQX1M)              1.75       3.65 r
  prdata[23] (out)                         0.00       3.65 r
  data arrival time                                   3.65

  clock pclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  output external delay                   -3.80       7.12
  data required time                                  7.12
  -----------------------------------------------------------
  data required time                                  7.12
  data arrival time                                  -3.65
  -----------------------------------------------------------
  slack (MET)                                         3.47


  Startpoint: prdata_reg_22_
              (rising edge-triggered flip-flop clocked by pclk)
  Endpoint: prdata[22] (output port clocked by pclk)
  Path Group: pclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock pclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  prdata_reg_22_/CK (DFFRQX1M)             0.00       1.90 r
  prdata_reg_22_/Q (DFFRQX1M)              1.75       3.65 r
  prdata[22] (out)                         0.00       3.65 r
  data arrival time                                   3.65

  clock pclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  output external delay                   -3.80       7.12
  data required time                                  7.12
  -----------------------------------------------------------
  data required time                                  7.12
  data arrival time                                  -3.65
  -----------------------------------------------------------
  slack (MET)                                         3.47


  Startpoint: prdata_reg_21_
              (rising edge-triggered flip-flop clocked by pclk)
  Endpoint: prdata[21] (output port clocked by pclk)
  Path Group: pclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock pclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  prdata_reg_21_/CK (DFFRQX1M)             0.00       1.90 r
  prdata_reg_21_/Q (DFFRQX1M)              1.75       3.65 r
  prdata[21] (out)                         0.00       3.65 r
  data arrival time                                   3.65

  clock pclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  output external delay                   -3.80       7.12
  data required time                                  7.12
  -----------------------------------------------------------
  data required time                                  7.12
  data arrival time                                  -3.65
  -----------------------------------------------------------
  slack (MET)                                         3.47


  Startpoint: prdata_reg_20_
              (rising edge-triggered flip-flop clocked by pclk)
  Endpoint: prdata[20] (output port clocked by pclk)
  Path Group: pclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock pclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  prdata_reg_20_/CK (DFFRQX1M)             0.00       1.90 r
  prdata_reg_20_/Q (DFFRQX1M)              1.75       3.65 r
  prdata[20] (out)                         0.00       3.65 r
  data arrival time                                   3.65

  clock pclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  output external delay                   -3.80       7.12
  data required time                                  7.12
  -----------------------------------------------------------
  data required time                                  7.12
  data arrival time                                  -3.65
  -----------------------------------------------------------
  slack (MET)                                         3.47


  Startpoint: prdata_reg_19_
              (rising edge-triggered flip-flop clocked by pclk)
  Endpoint: prdata[19] (output port clocked by pclk)
  Path Group: pclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock pclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  prdata_reg_19_/CK (DFFRQX1M)             0.00       1.90 r
  prdata_reg_19_/Q (DFFRQX1M)              1.75       3.65 r
  prdata[19] (out)                         0.00       3.65 r
  data arrival time                                   3.65

  clock pclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  output external delay                   -3.80       7.12
  data required time                                  7.12
  -----------------------------------------------------------
  data required time                                  7.12
  data arrival time                                  -3.65
  -----------------------------------------------------------
  slack (MET)                                         3.47


  Startpoint: prdata_reg_18_
              (rising edge-triggered flip-flop clocked by pclk)
  Endpoint: prdata[18] (output port clocked by pclk)
  Path Group: pclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock pclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  prdata_reg_18_/CK (DFFRQX1M)             0.00       1.90 r
  prdata_reg_18_/Q (DFFRQX1M)              1.75       3.65 r
  prdata[18] (out)                         0.00       3.65 r
  data arrival time                                   3.65

  clock pclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  output external delay                   -3.80       7.12
  data required time                                  7.12
  -----------------------------------------------------------
  data required time                                  7.12
  data arrival time                                  -3.65
  -----------------------------------------------------------
  slack (MET)                                         3.47


  Startpoint: prdata_reg_17_
              (rising edge-triggered flip-flop clocked by pclk)
  Endpoint: prdata[17] (output port clocked by pclk)
  Path Group: pclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock pclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  prdata_reg_17_/CK (DFFRQX1M)             0.00       1.90 r
  prdata_reg_17_/Q (DFFRQX1M)              1.75       3.65 r
  prdata[17] (out)                         0.00       3.65 r
  data arrival time                                   3.65

  clock pclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  output external delay                   -3.80       7.12
  data required time                                  7.12
  -----------------------------------------------------------
  data required time                                  7.12
  data arrival time                                  -3.65
  -----------------------------------------------------------
  slack (MET)                                         3.47


  Startpoint: prdata_reg_16_
              (rising edge-triggered flip-flop clocked by pclk)
  Endpoint: prdata[16] (output port clocked by pclk)
  Path Group: pclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock pclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  prdata_reg_16_/CK (DFFRQX1M)             0.00       1.90 r
  prdata_reg_16_/Q (DFFRQX1M)              1.75       3.65 r
  prdata[16] (out)                         0.00       3.65 r
  data arrival time                                   3.65

  clock pclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  output external delay                   -3.80       7.12
  data required time                                  7.12
  -----------------------------------------------------------
  data required time                                  7.12
  data arrival time                                  -3.65
  -----------------------------------------------------------
  slack (MET)                                         3.47


  Startpoint: prdata_reg_15_
              (rising edge-triggered flip-flop clocked by pclk)
  Endpoint: prdata[15] (output port clocked by pclk)
  Path Group: pclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock pclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  prdata_reg_15_/CK (DFFRQX1M)             0.00       1.90 r
  prdata_reg_15_/Q (DFFRQX1M)              1.75       3.65 r
  prdata[15] (out)                         0.00       3.65 r
  data arrival time                                   3.65

  clock pclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  output external delay                   -3.80       7.12
  data required time                                  7.12
  -----------------------------------------------------------
  data required time                                  7.12
  data arrival time                                  -3.65
  -----------------------------------------------------------
  slack (MET)                                         3.47


  Startpoint: prdata_reg_14_
              (rising edge-triggered flip-flop clocked by pclk)
  Endpoint: prdata[14] (output port clocked by pclk)
  Path Group: pclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock pclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  prdata_reg_14_/CK (DFFRQX1M)             0.00       1.90 r
  prdata_reg_14_/Q (DFFRQX1M)              1.75       3.65 r
  prdata[14] (out)                         0.00       3.65 r
  data arrival time                                   3.65

  clock pclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  output external delay                   -3.80       7.12
  data required time                                  7.12
  -----------------------------------------------------------
  data required time                                  7.12
  data arrival time                                  -3.65
  -----------------------------------------------------------
  slack (MET)                                         3.47


  Startpoint: prdata_reg_13_
              (rising edge-triggered flip-flop clocked by pclk)
  Endpoint: prdata[13] (output port clocked by pclk)
  Path Group: pclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock pclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  prdata_reg_13_/CK (DFFRQX1M)             0.00       1.90 r
  prdata_reg_13_/Q (DFFRQX1M)              1.75       3.65 r
  prdata[13] (out)                         0.00       3.65 r
  data arrival time                                   3.65

  clock pclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  output external delay                   -3.80       7.12
  data required time                                  7.12
  -----------------------------------------------------------
  data required time                                  7.12
  data arrival time                                  -3.65
  -----------------------------------------------------------
  slack (MET)                                         3.47


  Startpoint: prdata_reg_12_
              (rising edge-triggered flip-flop clocked by pclk)
  Endpoint: prdata[12] (output port clocked by pclk)
  Path Group: pclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock pclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  prdata_reg_12_/CK (DFFRQX1M)             0.00       1.90 r
  prdata_reg_12_/Q (DFFRQX1M)              1.75       3.65 r
  prdata[12] (out)                         0.00       3.65 r
  data arrival time                                   3.65

  clock pclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  output external delay                   -3.80       7.12
  data required time                                  7.12
  -----------------------------------------------------------
  data required time                                  7.12
  data arrival time                                  -3.65
  -----------------------------------------------------------
  slack (MET)                                         3.47


  Startpoint: prdata_reg_11_
              (rising edge-triggered flip-flop clocked by pclk)
  Endpoint: prdata[11] (output port clocked by pclk)
  Path Group: pclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock pclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  prdata_reg_11_/CK (DFFRQX1M)             0.00       1.90 r
  prdata_reg_11_/Q (DFFRQX1M)              1.75       3.65 r
  prdata[11] (out)                         0.00       3.65 r
  data arrival time                                   3.65

  clock pclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  output external delay                   -3.80       7.12
  data required time                                  7.12
  -----------------------------------------------------------
  data required time                                  7.12
  data arrival time                                  -3.65
  -----------------------------------------------------------
  slack (MET)                                         3.47


  Startpoint: prdata_reg_10_
              (rising edge-triggered flip-flop clocked by pclk)
  Endpoint: prdata[10] (output port clocked by pclk)
  Path Group: pclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock pclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  prdata_reg_10_/CK (DFFRQX1M)             0.00       1.90 r
  prdata_reg_10_/Q (DFFRQX1M)              1.75       3.65 r
  prdata[10] (out)                         0.00       3.65 r
  data arrival time                                   3.65

  clock pclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  output external delay                   -3.80       7.12
  data required time                                  7.12
  -----------------------------------------------------------
  data required time                                  7.12
  data arrival time                                  -3.65
  -----------------------------------------------------------
  slack (MET)                                         3.47


  Startpoint: prdata_reg_9_
              (rising edge-triggered flip-flop clocked by pclk)
  Endpoint: prdata[9] (output port clocked by pclk)
  Path Group: pclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock pclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  prdata_reg_9_/CK (DFFRQX1M)              0.00       1.90 r
  prdata_reg_9_/Q (DFFRQX1M)               1.75       3.65 r
  prdata[9] (out)                          0.00       3.65 r
  data arrival time                                   3.65

  clock pclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  output external delay                   -3.80       7.12
  data required time                                  7.12
  -----------------------------------------------------------
  data required time                                  7.12
  data arrival time                                  -3.65
  -----------------------------------------------------------
  slack (MET)                                         3.47


  Startpoint: prdata_reg_8_
              (rising edge-triggered flip-flop clocked by pclk)
  Endpoint: prdata[8] (output port clocked by pclk)
  Path Group: pclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock pclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  prdata_reg_8_/CK (DFFRQX1M)              0.00       1.90 r
  prdata_reg_8_/Q (DFFRQX1M)               1.75       3.65 r
  prdata[8] (out)                          0.00       3.65 r
  data arrival time                                   3.65

  clock pclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  output external delay                   -3.80       7.12
  data required time                                  7.12
  -----------------------------------------------------------
  data required time                                  7.12
  data arrival time                                  -3.65
  -----------------------------------------------------------
  slack (MET)                                         3.47


  Startpoint: prdata_reg_7_
              (rising edge-triggered flip-flop clocked by pclk)
  Endpoint: prdata[7] (output port clocked by pclk)
  Path Group: pclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock pclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  prdata_reg_7_/CK (DFFRQX1M)              0.00       1.90 r
  prdata_reg_7_/Q (DFFRQX1M)               1.75       3.65 r
  prdata[7] (out)                          0.00       3.65 r
  data arrival time                                   3.65

  clock pclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  output external delay                   -3.80       7.12
  data required time                                  7.12
  -----------------------------------------------------------
  data required time                                  7.12
  data arrival time                                  -3.65
  -----------------------------------------------------------
  slack (MET)                                         3.47


  Startpoint: prdata_reg_6_
              (rising edge-triggered flip-flop clocked by pclk)
  Endpoint: prdata[6] (output port clocked by pclk)
  Path Group: pclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock pclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  prdata_reg_6_/CK (DFFRQX1M)              0.00       1.90 r
  prdata_reg_6_/Q (DFFRQX1M)               1.75       3.65 r
  prdata[6] (out)                          0.00       3.65 r
  data arrival time                                   3.65

  clock pclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  output external delay                   -3.80       7.12
  data required time                                  7.12
  -----------------------------------------------------------
  data required time                                  7.12
  data arrival time                                  -3.65
  -----------------------------------------------------------
  slack (MET)                                         3.47


  Startpoint: prdata_reg_5_
              (rising edge-triggered flip-flop clocked by pclk)
  Endpoint: prdata[5] (output port clocked by pclk)
  Path Group: pclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock pclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  prdata_reg_5_/CK (DFFRQX1M)              0.00       1.90 r
  prdata_reg_5_/Q (DFFRQX1M)               1.75       3.65 r
  prdata[5] (out)                          0.00       3.65 r
  data arrival time                                   3.65

  clock pclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  output external delay                   -3.80       7.12
  data required time                                  7.12
  -----------------------------------------------------------
  data required time                                  7.12
  data arrival time                                  -3.65
  -----------------------------------------------------------
  slack (MET)                                         3.47


  Startpoint: prdata_reg_4_
              (rising edge-triggered flip-flop clocked by pclk)
  Endpoint: prdata[4] (output port clocked by pclk)
  Path Group: pclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock pclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  prdata_reg_4_/CK (DFFRQX1M)              0.00       1.90 r
  prdata_reg_4_/Q (DFFRQX1M)               1.75       3.65 r
  prdata[4] (out)                          0.00       3.65 r
  data arrival time                                   3.65

  clock pclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  output external delay                   -3.80       7.12
  data required time                                  7.12
  -----------------------------------------------------------
  data required time                                  7.12
  data arrival time                                  -3.65
  -----------------------------------------------------------
  slack (MET)                                         3.47


  Startpoint: prdata_reg_3_
              (rising edge-triggered flip-flop clocked by pclk)
  Endpoint: prdata[3] (output port clocked by pclk)
  Path Group: pclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock pclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  prdata_reg_3_/CK (DFFRQX1M)              0.00       1.90 r
  prdata_reg_3_/Q (DFFRQX1M)               1.75       3.65 r
  prdata[3] (out)                          0.00       3.65 r
  data arrival time                                   3.65

  clock pclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  output external delay                   -3.80       7.12
  data required time                                  7.12
  -----------------------------------------------------------
  data required time                                  7.12
  data arrival time                                  -3.65
  -----------------------------------------------------------
  slack (MET)                                         3.47


  Startpoint: prdata_reg_2_
              (rising edge-triggered flip-flop clocked by pclk)
  Endpoint: prdata[2] (output port clocked by pclk)
  Path Group: pclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock pclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  prdata_reg_2_/CK (DFFRQX1M)              0.00       1.90 r
  prdata_reg_2_/Q (DFFRQX1M)               1.75       3.65 r
  prdata[2] (out)                          0.00       3.65 r
  data arrival time                                   3.65

  clock pclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  output external delay                   -3.80       7.12
  data required time                                  7.12
  -----------------------------------------------------------
  data required time                                  7.12
  data arrival time                                  -3.65
  -----------------------------------------------------------
  slack (MET)                                         3.47


  Startpoint: prdata_reg_1_
              (rising edge-triggered flip-flop clocked by pclk)
  Endpoint: prdata[1] (output port clocked by pclk)
  Path Group: pclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock pclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  prdata_reg_1_/CK (DFFRQX1M)              0.00       1.90 r
  prdata_reg_1_/Q (DFFRQX1M)               1.75       3.65 r
  prdata[1] (out)                          0.00       3.65 r
  data arrival time                                   3.65

  clock pclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  output external delay                   -3.80       7.12
  data required time                                  7.12
  -----------------------------------------------------------
  data required time                                  7.12
  data arrival time                                  -3.65
  -----------------------------------------------------------
  slack (MET)                                         3.47


  Startpoint: prdata_reg_0_
              (rising edge-triggered flip-flop clocked by pclk)
  Endpoint: prdata[0] (output port clocked by pclk)
  Path Group: pclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock pclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  prdata_reg_0_/CK (DFFRQX1M)              0.00       1.90 r
  prdata_reg_0_/Q (DFFRQX1M)               1.75       3.65 r
  prdata[0] (out)                          0.00       3.65 r
  data arrival time                                   3.65

  clock pclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  output external delay                   -3.80       7.12
  data required time                                  7.12
  -----------------------------------------------------------
  data required time                                  7.12
  data arrival time                                  -3.65
  -----------------------------------------------------------
  slack (MET)                                         3.47


  Startpoint: penable (input port clocked by pclk)
  Endpoint: timer_irqr1_reg
            (rising edge-triggered flip-flop clocked by pclk)
  Path Group: pclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock pclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  penable (in)                             0.00       5.70 f
  U649/Y (AND2X1M)                         0.17       5.87 f
  C2423/Y (AND2X2M)                        0.22       6.09 f
  U708/Y (INVXLM)                          0.35       6.44 r
  C2494/Y (AND2X1M)                        0.24       6.68 r
  C2495/Y (AND2X1M)                        0.19       6.87 r
  U151/Y (OR2X1M)                          0.15       7.03 r
  timer_irqr1_reg/D (DFFRQX1M)             0.00       7.03 r
  data arrival time                                   7.03

  clock pclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  timer_irqr1_reg/CK (DFFRQX1M)            0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                  -7.03
  -----------------------------------------------------------
  slack (MET)                                         3.64


  Startpoint: penable (input port clocked by pclk)
  Endpoint: timer_irqr0_reg
            (rising edge-triggered flip-flop clocked by pclk)
  Path Group: pclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock pclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  penable (in)                             0.00       5.70 f
  U649/Y (AND2X1M)                         0.17       5.87 f
  C2423/Y (AND2X2M)                        0.22       6.09 f
  U708/Y (INVXLM)                          0.35       6.44 r
  C2441/Y (AND2X1M)                        0.24       6.68 r
  C2442/Y (AND2X1M)                        0.19       6.87 r
  U194/Y (OR2X1M)                          0.15       7.02 r
  timer_irqr0_reg/D (DFFRQX1M)             0.00       7.02 r
  data arrival time                                   7.02

  clock pclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  timer_irqr0_reg/CK (DFFRQX1M)            0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                  -7.02
  -----------------------------------------------------------
  slack (MET)                                         3.65


1
