# //  ModelSim SE 6.2g Feb 21 2007 Linux 3.10.0-957.5.1.el7.x86_64
# //
# //  Copyright 1991-2007 Mentor Graphics Corporation
# //              All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND 
# //  PROPRIETARY INFORMATION WHICH IS THE PROPERTY
# //  OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS
# //  AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading project tb_fir
# reading /software/mentor/modelsim_6.2g/linux/../modelsim.ini
# Loading project tb_fir
# Compile of filter.vhd was successful.
vsim -t ns work.tb_fir
# vsim -t ns work.tb_fir 
# Loading work.tb_fir(fast)
# Loading /software/mentor/modelsim_6.2g/linux/../std.standard
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_1164(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_arith(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_unsigned(body)
# Loading work.clk_gen(beh)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.numeric_std(body)
# Loading /software/mentor/modelsim_6.2g/linux/../std.textio(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_textio(body)
# Loading work.data_maker(beh)#1
# Loading work.filter(structural)#1
# Loading work.register_nbit(behavioural)#1
# ** Warning: (vsim-3473) Component instance "i_delay_vin : shift_reg_1bit" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /tb_fir/UUT  File: ../src/filter.vhd
# Loading work.register_nbit(behavioural)#2
# Loading work.multiplier_nbit(behavioural)#1
# Loading work.adder_nbit(behavioural)#1
# Loading work.data_sink(beh)
add wave sim:/tb_fir/UUT/rst_n
add wave sim:/tb_fir/UUT/clk
add wave sim:/tb_fir/UUT/b0
add wave sim:/tb_fir/UUT/b1
add wave sim:/tb_fir/UUT/b2
add wave sim:/tb_fir/UUT/b3
add wave sim:/tb_fir/UUT/b4
add wave sim:/tb_fir/UUT/b5
add wave sim:/tb_fir/UUT/b6
add wave sim:/tb_fir/UUT/b7
add wave sim:/tb_fir/UUT/b8
add wave sim:/tb_fir/UUT/b9
add wave sim:/tb_fir/UUT/b10
add wave sim:/tb_fir/UUT/vin
add wave sim:/tb_fir/UUT/din
add wave sim:/tb_fir/UUT/vout
add wave sim:/tb_fir/UUT/dout
add wave sim:/tb_fir/UUT/coefficients
add wave sim:/tb_fir/UUT/delayed_coefficients
add wave sim:/tb_fir/UUT/delay_myfir_data_in
add wave sim:/tb_fir/UUT/shifted_data_in
add wave sim:/tb_fir/UUT/delayed_myfir_vin
add wave sim:/tb_fir/UUT/final_delay_myfir_vin
add wave sim:/tb_fir/UUT/pipe_delay
add wave sim:/tb_fir/UUT/mult_output
add wave sim:/tb_fir/UUT/from_mult_to_adder
add wave sim:/tb_fir/UUT/adder_output
add wave sim:/tb_fir/UUT/final_result
add wave sim:/tb_fir/UUT/shifted_final_result
add wave sim:/tb_fir/UUT/final_vout
run 10 us
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_fir/UUT
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 2  Instance: /tb_fir/UUT
# Compile of ADDER_NBIT.vhd was successful.
# Compile of FF.vhd was successful.
# Compile of filter.vhd was successful.
# Compile of MULTIPLIER_NBIT.vhd was successful.
# Compile of REGISTER_NBIT.vhd was successful.
# Compile of SATURATION_UNIT.vhd was successful.
# Compile of SHIFT_REG_1bit.vhd was successful.
# Compile of clk_gen.vhd was successful.
# Compile of data_maker_new.vhd was successful.
# Compile of data_sink.vhd was successful.
# Compile of tb_fir.v was successful.
# 11 compiles, 0 failed with no errors. 
restart
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.tb_fir(fast)
# Loading /software/mentor/modelsim_6.2g/linux/../std.standard
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_1164(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_arith(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_unsigned(body)
# Loading work.clk_gen(beh)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.numeric_std(body)
# Loading /software/mentor/modelsim_6.2g/linux/../std.textio(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_textio(body)
# Loading work.data_maker(beh)#1
# Loading work.filter(structural)#1
# Loading work.register_nbit(behavioral)#1
# Loading work.ff(behavioral)
# Loading work.register_nbit(behavioral)#2
# Loading work.shift_reg_1bit(behavioural)#1
# Loading work.multiplier_nbit(behavioural)#1
# ** Fatal: (vsim-3348) Port size (9) does not match actual size (5) for port '/tb_fir/UUT/g_multipliers__0/i_mult/multiplier_in_a'.
#    Time: 0 ns  Iteration: 0  Instance: /tb_fir/UUT/g_multipliers__0/i_mult File: /home/isa03_2021_2022/Lab_ISA/Lab_1/Paolo/vhdl/src/ila/MULTIPLIER_NBIT.vhd Line: 14
# FATAL ERROR while loading design
quit -sim
# Compile of ADDER_NBIT.vhd was successful.
# Compile of FF.vhd was successful.
# Compile of filter.vhd was successful.
# Compile of MULTIPLIER_NBIT.vhd was successful.
# Compile of REGISTER_NBIT.vhd was successful.
# Compile of SATURATION_UNIT.vhd was successful.
# Compile of SHIFT_REG_1bit.vhd was successful.
# Compile of clk_gen.vhd was successful.
# Compile of data_maker_new.vhd was successful.
# Compile of data_sink.vhd was successful.
# Compile of tb_fir.v was successful.
# 11 compiles, 0 failed with no errors. 
vsim -t ns work.tb_fir
# vsim -t ns work.tb_fir 
# Loading work.tb_fir(fast)
# Loading /software/mentor/modelsim_6.2g/linux/../std.standard
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_1164(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_arith(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_unsigned(body)
# Loading work.clk_gen(beh)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.numeric_std(body)
# Loading /software/mentor/modelsim_6.2g/linux/../std.textio(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_textio(body)
# Loading work.data_maker(beh)#1
# Loading work.filter(structural)#1
# Loading work.register_nbit(behavioral)#1
# Loading work.ff(behavioral)
# Loading work.register_nbit(behavioral)#2
# Loading work.shift_reg_1bit(behavioural)#1
# Loading work.multiplier_nbit(behavioural)#1
# ** Fatal: (vsim-3348) Port size (9) does not match actual size (5) for port '/tb_fir/UUT/g_multipliers__0/i_mult/multiplier_in_a'.
#    Time: 0 ns  Iteration: 0  Instance: /tb_fir/UUT/g_multipliers__0/i_mult File: /home/isa03_2021_2022/Lab_ISA/Lab_1/Paolo/vhdl/src/ila/MULTIPLIER_NBIT.vhd Line: 14
# FATAL ERROR while loading design
# Error loading design
# Compile of MULTIPLIER_NBIT.vhd was successful.
# Compile of filter.vhd was successful.
vsim -t ns work.tb_fir
# vsim -t ns work.tb_fir 
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.tb_fir(fast)
# Loading /software/mentor/modelsim_6.2g/linux/../std.standard
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_1164(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_arith(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_unsigned(body)
# Loading work.clk_gen(beh)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.numeric_std(body)
# Loading /software/mentor/modelsim_6.2g/linux/../std.textio(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_textio(body)
# Loading work.data_maker(beh)#1
# Loading work.filter(structural)#1
# Loading work.register_nbit(behavioral)#1
# Loading work.ff(behavioral)
# Loading work.register_nbit(behavioral)#2
# Loading work.shift_reg_1bit(behavioural)#1
# Loading work.multiplier_nbit(behavioural)#1
# Loading work.adder_nbit(behavioral)#1
# Loading work.saturation_unit(behavioral)
# Loading work.data_sink(beh)
add wave sim:/tb_fir/UUT/rst_n
add wave sim:/tb_fir/UUT/clk
add wave sim:/tb_fir/UUT/b0
add wave sim:/tb_fir/UUT/b1
add wave sim:/tb_fir/UUT/b2
add wave sim:/tb_fir/UUT/b3
add wave sim:/tb_fir/UUT/b4
add wave sim:/tb_fir/UUT/b5
add wave sim:/tb_fir/UUT/b6
add wave sim:/tb_fir/UUT/b7
add wave sim:/tb_fir/UUT/b8
add wave sim:/tb_fir/UUT/b9
add wave sim:/tb_fir/UUT/b10
add wave sim:/tb_fir/UUT/vin
add wave sim:/tb_fir/UUT/din
add wave sim:/tb_fir/UUT/vout
add wave sim:/tb_fir/UUT/dout
add wave sim:/tb_fir/UUT/in_din_d
add wave sim:/tb_fir/UUT/evaluated_dout
add wave sim:/tb_fir/UUT/in_vin_d
add wave sim:/tb_fir/UUT/evaluated_vout
add wave sim:/tb_fir/UUT/vout_out
add wave sim:/tb_fir/UUT/b_coeff
add wave sim:/tb_fir/UUT/b_coeff_d
add wave sim:/tb_fir/UUT/delay_line
add wave sim:/tb_fir/UUT/product
add wave sim:/tb_fir/UUT/sum
add wave sim:/tb_fir/UUT/from_multiplier_to_adder
add wave sim:/tb_fir/UUT/in_su
run 10 us
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_fir/UUT/i_su
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_fir/UUT/i_su
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 1  Instance: /tb_fir/UUT/i_su
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 1  Instance: /tb_fir/UUT/i_su
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 3  Instance: /tb_fir/UUT/i_su
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 3  Instance: /tb_fir/UUT/i_su
restart
