{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Full Version " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 29 18:20:02 2010 " "Info: Processing started: Tue Jun 29 18:20:02 2010" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off traffic -c traffic --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off traffic -c traffic --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_USE_ENABLE_CLOCK_LATENCY_FOR_PLL" "" "Warning: Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" {  } {  } 0 0 "Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "2 " "Warning: Found 2 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "msclks\[14\] " "Info: Detected ripple clock \"msclks\[14\]\" as buffer" {  } { { "traffic.v" "" { Text "/data/homework/soph/dclab/exp1/traffic.v" 107 -1 0 } } { "/home/lucaspeng/altera9.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/lucaspeng/altera9.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "msclks\[14\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clkfast\[21\] " "Info: Detected ripple clock \"clkfast\[21\]\" as buffer" {  } { { "traffic.v" "" { Text "/data/homework/soph/dclab/exp1/traffic.v" 107 -1 0 } } { "/home/lucaspeng/altera9.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/lucaspeng/altera9.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "clkfast\[21\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITAN_SLACK_ANALYSIS" "" "Info: Found timing assignments -- calculating delays" {  } {  } 0 0 "Found timing assignments -- calculating delays" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "clksrc:clksrc1\|altpll:altpll_component\|_clk0 register mode\[1\] register mode\[3\] 20.979 ns " "Info: Slack time is 20.979 ns for clock \"clksrc:clksrc1\|altpll:altpll_component\|_clk0\" between source register \"mode\[1\]\" and destination register \"mode\[3\]\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "97.36 MHz 10.271 ns " "Info: Fmax is 97.36 MHz (period= 10.271 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "31.031 ns + Largest register register " "Info: + Largest register to register requirement is 31.031 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "31.250 ns + " "Info: + Setup relationship between source and destination is 31.250 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 28.892 ns " "Info: + Latch edge is 28.892 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination clksrc:clksrc1\|altpll:altpll_component\|_clk0 31.250 ns -2.358 ns  50 " "Info: Clock period of Destination clock \"clksrc:clksrc1\|altpll:altpll_component\|_clk0\" is 31.250 ns with  offset of -2.358 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch -2.358 ns " "Info: - Launch edge is -2.358 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source clksrc:clksrc1\|altpll:altpll_component\|_clk0 31.250 ns -2.358 ns  50 " "Info: Clock period of Source clock \"clksrc:clksrc1\|altpll:altpll_component\|_clk0\" is 31.250 ns with  offset of -2.358 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.005 ns + Largest " "Info: + Largest clock skew is -0.005 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clksrc:clksrc1\|altpll:altpll_component\|_clk0 destination 5.255 ns + Shortest register " "Info: + Shortest clock path from clock \"clksrc:clksrc1\|altpll:altpll_component\|_clk0\" to destination register is 5.255 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns clksrc:clksrc1\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'clksrc:clksrc1\|altpll:altpll_component\|_clk0'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { clksrc:clksrc1|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "/home/lucaspeng/altera9.0/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns clksrc:clksrc1\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 23 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 23; COMB Node = 'clksrc:clksrc1\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.091 ns" { clksrc:clksrc1|altpll:altpll_component|_clk0 clksrc:clksrc1|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "/home/lucaspeng/altera9.0/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.025 ns) + CELL(0.787 ns) 2.903 ns msclks\[14\] 3 REG LCFF_X33_Y2_N31 2 " "Info: 3: + IC(1.025 ns) + CELL(0.787 ns) = 2.903 ns; Loc. = LCFF_X33_Y2_N31; Fanout = 2; REG Node = 'msclks\[14\]'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.812 ns" { clksrc:clksrc1|altpll:altpll_component|_clk0~clkctrl msclks[14] } "NODE_NAME" } } { "traffic.v" "" { Text "/data/homework/soph/dclab/exp1/traffic.v" 107 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.797 ns) + CELL(0.000 ns) 3.700 ns msclks\[14\]~clkctrl 4 COMB CLKCTRL_G13 130 " "Info: 4: + IC(0.797 ns) + CELL(0.000 ns) = 3.700 ns; Loc. = CLKCTRL_G13; Fanout = 130; COMB Node = 'msclks\[14\]~clkctrl'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.797 ns" { msclks[14] msclks[14]~clkctrl } "NODE_NAME" } } { "traffic.v" "" { Text "/data/homework/soph/dclab/exp1/traffic.v" 107 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.018 ns) + CELL(0.537 ns) 5.255 ns mode\[3\] 5 REG LCFF_X58_Y12_N25 52 " "Info: 5: + IC(1.018 ns) + CELL(0.537 ns) = 5.255 ns; Loc. = LCFF_X58_Y12_N25; Fanout = 52; REG Node = 'mode\[3\]'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.555 ns" { msclks[14]~clkctrl mode[3] } "NODE_NAME" } } { "traffic.v" "" { Text "/data/homework/soph/dclab/exp1/traffic.v" 113 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.324 ns ( 25.20 % ) " "Info: Total cell delay = 1.324 ns ( 25.20 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.931 ns ( 74.80 % ) " "Info: Total interconnect delay = 3.931 ns ( 74.80 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "5.255 ns" { clksrc:clksrc1|altpll:altpll_component|_clk0 clksrc:clksrc1|altpll:altpll_component|_clk0~clkctrl msclks[14] msclks[14]~clkctrl mode[3] } "NODE_NAME" } } { "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "5.255 ns" { clksrc:clksrc1|altpll:altpll_component|_clk0 {} clksrc:clksrc1|altpll:altpll_component|_clk0~clkctrl {} msclks[14] {} msclks[14]~clkctrl {} mode[3] {} } { 0.000ns 1.091ns 1.025ns 0.797ns 1.018ns } { 0.000ns 0.000ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clksrc:clksrc1\|altpll:altpll_component\|_clk0 source 5.260 ns - Longest register " "Info: - Longest clock path from clock \"clksrc:clksrc1\|altpll:altpll_component\|_clk0\" to source register is 5.260 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns clksrc:clksrc1\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'clksrc:clksrc1\|altpll:altpll_component\|_clk0'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { clksrc:clksrc1|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "/home/lucaspeng/altera9.0/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns clksrc:clksrc1\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 23 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 23; COMB Node = 'clksrc:clksrc1\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.091 ns" { clksrc:clksrc1|altpll:altpll_component|_clk0 clksrc:clksrc1|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "/home/lucaspeng/altera9.0/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.025 ns) + CELL(0.787 ns) 2.903 ns msclks\[14\] 3 REG LCFF_X33_Y2_N31 2 " "Info: 3: + IC(1.025 ns) + CELL(0.787 ns) = 2.903 ns; Loc. = LCFF_X33_Y2_N31; Fanout = 2; REG Node = 'msclks\[14\]'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.812 ns" { clksrc:clksrc1|altpll:altpll_component|_clk0~clkctrl msclks[14] } "NODE_NAME" } } { "traffic.v" "" { Text "/data/homework/soph/dclab/exp1/traffic.v" 107 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.797 ns) + CELL(0.000 ns) 3.700 ns msclks\[14\]~clkctrl 4 COMB CLKCTRL_G13 130 " "Info: 4: + IC(0.797 ns) + CELL(0.000 ns) = 3.700 ns; Loc. = CLKCTRL_G13; Fanout = 130; COMB Node = 'msclks\[14\]~clkctrl'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.797 ns" { msclks[14] msclks[14]~clkctrl } "NODE_NAME" } } { "traffic.v" "" { Text "/data/homework/soph/dclab/exp1/traffic.v" 107 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.023 ns) + CELL(0.537 ns) 5.260 ns mode\[1\] 5 REG LCFF_X55_Y13_N9 49 " "Info: 5: + IC(1.023 ns) + CELL(0.537 ns) = 5.260 ns; Loc. = LCFF_X55_Y13_N9; Fanout = 49; REG Node = 'mode\[1\]'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.560 ns" { msclks[14]~clkctrl mode[1] } "NODE_NAME" } } { "traffic.v" "" { Text "/data/homework/soph/dclab/exp1/traffic.v" 113 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.324 ns ( 25.17 % ) " "Info: Total cell delay = 1.324 ns ( 25.17 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.936 ns ( 74.83 % ) " "Info: Total interconnect delay = 3.936 ns ( 74.83 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "5.260 ns" { clksrc:clksrc1|altpll:altpll_component|_clk0 clksrc:clksrc1|altpll:altpll_component|_clk0~clkctrl msclks[14] msclks[14]~clkctrl mode[1] } "NODE_NAME" } } { "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "5.260 ns" { clksrc:clksrc1|altpll:altpll_component|_clk0 {} clksrc:clksrc1|altpll:altpll_component|_clk0~clkctrl {} msclks[14] {} msclks[14]~clkctrl {} mode[1] {} } { 0.000ns 1.091ns 1.025ns 0.797ns 1.023ns } { 0.000ns 0.000ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "5.255 ns" { clksrc:clksrc1|altpll:altpll_component|_clk0 clksrc:clksrc1|altpll:altpll_component|_clk0~clkctrl msclks[14] msclks[14]~clkctrl mode[3] } "NODE_NAME" } } { "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "5.255 ns" { clksrc:clksrc1|altpll:altpll_component|_clk0 {} clksrc:clksrc1|altpll:altpll_component|_clk0~clkctrl {} msclks[14] {} msclks[14]~clkctrl {} mode[3] {} } { 0.000ns 1.091ns 1.025ns 0.797ns 1.018ns } { 0.000ns 0.000ns 0.787ns 0.000ns 0.537ns } "" } } { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "5.260 ns" { clksrc:clksrc1|altpll:altpll_component|_clk0 clksrc:clksrc1|altpll:altpll_component|_clk0~clkctrl msclks[14] msclks[14]~clkctrl mode[1] } "NODE_NAME" } } { "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "5.260 ns" { clksrc:clksrc1|altpll:altpll_component|_clk0 {} clksrc:clksrc1|altpll:altpll_component|_clk0~clkctrl {} msclks[14] {} msclks[14]~clkctrl {} mode[1] {} } { 0.000ns 1.091ns 1.025ns 0.797ns 1.023ns } { 0.000ns 0.000ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "traffic.v" "" { Text "/data/homework/soph/dclab/exp1/traffic.v" 113 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns - " "Info: - Micro setup delay of destination is -0.036 ns" {  } { { "traffic.v" "" { Text "/data/homework/soph/dclab/exp1/traffic.v" 113 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "5.255 ns" { clksrc:clksrc1|altpll:altpll_component|_clk0 clksrc:clksrc1|altpll:altpll_component|_clk0~clkctrl msclks[14] msclks[14]~clkctrl mode[3] } "NODE_NAME" } } { "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "5.255 ns" { clksrc:clksrc1|altpll:altpll_component|_clk0 {} clksrc:clksrc1|altpll:altpll_component|_clk0~clkctrl {} msclks[14] {} msclks[14]~clkctrl {} mode[3] {} } { 0.000ns 1.091ns 1.025ns 0.797ns 1.018ns } { 0.000ns 0.000ns 0.787ns 0.000ns 0.537ns } "" } } { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "5.260 ns" { clksrc:clksrc1|altpll:altpll_component|_clk0 clksrc:clksrc1|altpll:altpll_component|_clk0~clkctrl msclks[14] msclks[14]~clkctrl mode[1] } "NODE_NAME" } } { "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "5.260 ns" { clksrc:clksrc1|altpll:altpll_component|_clk0 {} clksrc:clksrc1|altpll:altpll_component|_clk0~clkctrl {} msclks[14] {} msclks[14]~clkctrl {} mode[1] {} } { 0.000ns 1.091ns 1.025ns 0.797ns 1.023ns } { 0.000ns 0.000ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.052 ns - Longest register register " "Info: - Longest register to register delay is 10.052 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns mode\[1\] 1 REG LCFF_X55_Y13_N9 49 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X55_Y13_N9; Fanout = 49; REG Node = 'mode\[1\]'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { mode[1] } "NODE_NAME" } } { "traffic.v" "" { Text "/data/homework/soph/dclab/exp1/traffic.v" 113 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.681 ns) + CELL(0.438 ns) 2.119 ns Mux27~9 2 COMB LCCOMB_X55_Y13_N10 1 " "Info: 2: + IC(1.681 ns) + CELL(0.438 ns) = 2.119 ns; Loc. = LCCOMB_X55_Y13_N10; Fanout = 1; COMB Node = 'Mux27~9'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "2.119 ns" { mode[1] Mux27~9 } "NODE_NAME" } } { "traffic.v" "" { Text "/data/homework/soph/dclab/exp1/traffic.v" 220 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.272 ns) + CELL(0.438 ns) 2.829 ns Mux27~10 3 COMB LCCOMB_X55_Y13_N30 1 " "Info: 3: + IC(0.272 ns) + CELL(0.438 ns) = 2.829 ns; Loc. = LCCOMB_X55_Y13_N30; Fanout = 1; COMB Node = 'Mux27~10'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.710 ns" { Mux27~9 Mux27~10 } "NODE_NAME" } } { "traffic.v" "" { Text "/data/homework/soph/dclab/exp1/traffic.v" 220 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.424 ns) + CELL(0.420 ns) 3.673 ns Mux27~11 4 COMB LCCOMB_X54_Y13_N16 1 " "Info: 4: + IC(0.424 ns) + CELL(0.420 ns) = 3.673 ns; Loc. = LCCOMB_X54_Y13_N16; Fanout = 1; COMB Node = 'Mux27~11'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.844 ns" { Mux27~10 Mux27~11 } "NODE_NAME" } } { "traffic.v" "" { Text "/data/homework/soph/dclab/exp1/traffic.v" 220 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.256 ns) + CELL(0.275 ns) 4.204 ns Mux27~12 5 COMB LCCOMB_X54_Y13_N26 41 " "Info: 5: + IC(0.256 ns) + CELL(0.275 ns) = 4.204 ns; Loc. = LCCOMB_X54_Y13_N26; Fanout = 41; COMB Node = 'Mux27~12'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.531 ns" { Mux27~11 Mux27~12 } "NODE_NAME" } } { "traffic.v" "" { Text "/data/homework/soph/dclab/exp1/traffic.v" 220 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.269 ns) + CELL(0.393 ns) 4.866 ns LessThan0~1 6 COMB LCCOMB_X54_Y13_N4 1 " "Info: 6: + IC(0.269 ns) + CELL(0.393 ns) = 4.866 ns; Loc. = LCCOMB_X54_Y13_N4; Fanout = 1; COMB Node = 'LessThan0~1'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.662 ns" { Mux27~12 LessThan0~1 } "NODE_NAME" } } { "traffic.v" "" { Text "/data/homework/soph/dclab/exp1/traffic.v" 114 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.937 ns LessThan0~3 7 COMB LCCOMB_X54_Y13_N6 1 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 4.937 ns; Loc. = LCCOMB_X54_Y13_N6; Fanout = 1; COMB Node = 'LessThan0~3'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.071 ns" { LessThan0~1 LessThan0~3 } "NODE_NAME" } } { "traffic.v" "" { Text "/data/homework/soph/dclab/exp1/traffic.v" 114 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.008 ns LessThan0~5 8 COMB LCCOMB_X54_Y13_N8 1 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 5.008 ns; Loc. = LCCOMB_X54_Y13_N8; Fanout = 1; COMB Node = 'LessThan0~5'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.071 ns" { LessThan0~3 LessThan0~5 } "NODE_NAME" } } { "traffic.v" "" { Text "/data/homework/soph/dclab/exp1/traffic.v" 114 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.079 ns LessThan0~7 9 COMB LCCOMB_X54_Y13_N10 1 " "Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 5.079 ns; Loc. = LCCOMB_X54_Y13_N10; Fanout = 1; COMB Node = 'LessThan0~7'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.071 ns" { LessThan0~5 LessThan0~7 } "NODE_NAME" } } { "traffic.v" "" { Text "/data/homework/soph/dclab/exp1/traffic.v" 114 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.150 ns LessThan0~9 10 COMB LCCOMB_X54_Y13_N12 1 " "Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 5.150 ns; Loc. = LCCOMB_X54_Y13_N12; Fanout = 1; COMB Node = 'LessThan0~9'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.071 ns" { LessThan0~7 LessThan0~9 } "NODE_NAME" } } { "traffic.v" "" { Text "/data/homework/soph/dclab/exp1/traffic.v" 114 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 5.560 ns LessThan0~10 11 COMB LCCOMB_X54_Y13_N14 7 " "Info: 11: + IC(0.000 ns) + CELL(0.410 ns) = 5.560 ns; Loc. = LCCOMB_X54_Y13_N14; Fanout = 7; COMB Node = 'LessThan0~10'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.410 ns" { LessThan0~9 LessThan0~10 } "NODE_NAME" } } { "traffic.v" "" { Text "/data/homework/soph/dclab/exp1/traffic.v" 114 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.705 ns) + CELL(0.438 ns) 6.703 ns counter~36 12 COMB LCCOMB_X54_Y13_N24 3 " "Info: 12: + IC(0.705 ns) + CELL(0.438 ns) = 6.703 ns; Loc. = LCCOMB_X54_Y13_N24; Fanout = 3; COMB Node = 'counter~36'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.143 ns" { LessThan0~10 counter~36 } "NODE_NAME" } } { "traffic.v" "" { Text "/data/homework/soph/dclab/exp1/traffic.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.277 ns) + CELL(0.398 ns) 7.378 ns counter\[2\]~50 13 COMB LCCOMB_X54_Y13_N2 1 " "Info: 13: + IC(0.277 ns) + CELL(0.398 ns) = 7.378 ns; Loc. = LCCOMB_X54_Y13_N2; Fanout = 1; COMB Node = 'counter\[2\]~50'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.675 ns" { counter~36 counter[2]~50 } "NODE_NAME" } } { "traffic.v" "" { Text "/data/homework/soph/dclab/exp1/traffic.v" 113 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.250 ns) + CELL(0.420 ns) 8.048 ns counter\[2\]~52 14 COMB LCCOMB_X54_Y13_N28 7 " "Info: 14: + IC(0.250 ns) + CELL(0.420 ns) = 8.048 ns; Loc. = LCCOMB_X54_Y13_N28; Fanout = 7; COMB Node = 'counter\[2\]~52'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.670 ns" { counter[2]~50 counter[2]~52 } "NODE_NAME" } } { "traffic.v" "" { Text "/data/homework/soph/dclab/exp1/traffic.v" 113 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.254 ns) + CELL(0.150 ns) 8.452 ns mode\[0\]~17 15 COMB LCCOMB_X54_Y13_N22 4 " "Info: 15: + IC(0.254 ns) + CELL(0.150 ns) = 8.452 ns; Loc. = LCCOMB_X54_Y13_N22; Fanout = 4; COMB Node = 'mode\[0\]~17'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.404 ns" { counter[2]~52 mode[0]~17 } "NODE_NAME" } } { "traffic.v" "" { Text "/data/homework/soph/dclab/exp1/traffic.v" 113 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.940 ns) + CELL(0.660 ns) 10.052 ns mode\[3\] 16 REG LCFF_X58_Y12_N25 52 " "Info: 16: + IC(0.940 ns) + CELL(0.660 ns) = 10.052 ns; Loc. = LCFF_X58_Y12_N25; Fanout = 52; REG Node = 'mode\[3\]'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.600 ns" { mode[0]~17 mode[3] } "NODE_NAME" } } { "traffic.v" "" { Text "/data/homework/soph/dclab/exp1/traffic.v" 113 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.724 ns ( 47.00 % ) " "Info: Total cell delay = 4.724 ns ( 47.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.328 ns ( 53.00 % ) " "Info: Total interconnect delay = 5.328 ns ( 53.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "10.052 ns" { mode[1] Mux27~9 Mux27~10 Mux27~11 Mux27~12 LessThan0~1 LessThan0~3 LessThan0~5 LessThan0~7 LessThan0~9 LessThan0~10 counter~36 counter[2]~50 counter[2]~52 mode[0]~17 mode[3] } "NODE_NAME" } } { "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "10.052 ns" { mode[1] {} Mux27~9 {} Mux27~10 {} Mux27~11 {} Mux27~12 {} LessThan0~1 {} LessThan0~3 {} LessThan0~5 {} LessThan0~7 {} LessThan0~9 {} LessThan0~10 {} counter~36 {} counter[2]~50 {} counter[2]~52 {} mode[0]~17 {} mode[3] {} } { 0.000ns 1.681ns 0.272ns 0.424ns 0.256ns 0.269ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.705ns 0.277ns 0.250ns 0.254ns 0.940ns } { 0.000ns 0.438ns 0.438ns 0.420ns 0.275ns 0.393ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.438ns 0.398ns 0.420ns 0.150ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "5.255 ns" { clksrc:clksrc1|altpll:altpll_component|_clk0 clksrc:clksrc1|altpll:altpll_component|_clk0~clkctrl msclks[14] msclks[14]~clkctrl mode[3] } "NODE_NAME" } } { "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "5.255 ns" { clksrc:clksrc1|altpll:altpll_component|_clk0 {} clksrc:clksrc1|altpll:altpll_component|_clk0~clkctrl {} msclks[14] {} msclks[14]~clkctrl {} mode[3] {} } { 0.000ns 1.091ns 1.025ns 0.797ns 1.018ns } { 0.000ns 0.000ns 0.787ns 0.000ns 0.537ns } "" } } { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "5.260 ns" { clksrc:clksrc1|altpll:altpll_component|_clk0 clksrc:clksrc1|altpll:altpll_component|_clk0~clkctrl msclks[14] msclks[14]~clkctrl mode[1] } "NODE_NAME" } } { "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "5.260 ns" { clksrc:clksrc1|altpll:altpll_component|_clk0 {} clksrc:clksrc1|altpll:altpll_component|_clk0~clkctrl {} msclks[14] {} msclks[14]~clkctrl {} mode[1] {} } { 0.000ns 1.091ns 1.025ns 0.797ns 1.023ns } { 0.000ns 0.000ns 0.787ns 0.000ns 0.537ns } "" } } { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "10.052 ns" { mode[1] Mux27~9 Mux27~10 Mux27~11 Mux27~12 LessThan0~1 LessThan0~3 LessThan0~5 LessThan0~7 LessThan0~9 LessThan0~10 counter~36 counter[2]~50 counter[2]~52 mode[0]~17 mode[3] } "NODE_NAME" } } { "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "10.052 ns" { mode[1] {} Mux27~9 {} Mux27~10 {} Mux27~11 {} Mux27~12 {} LessThan0~1 {} LessThan0~3 {} LessThan0~5 {} LessThan0~7 {} LessThan0~9 {} LessThan0~10 {} counter~36 {} counter[2]~50 {} counter[2]~52 {} mode[0]~17 {} mode[3] {} } { 0.000ns 1.681ns 0.272ns 0.424ns 0.256ns 0.269ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.705ns 0.277ns 0.250ns 0.254ns 0.940ns } { 0.000ns 0.438ns 0.438ns 0.420ns 0.275ns 0.393ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.438ns 0.398ns 0.420ns 0.150ns 0.660ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "clk " "Info: No valid register-to-register data paths exist for clock \"clk\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "clksrc:clksrc1\|altpll:altpll_component\|_clk0 register db\[3\]~reg0 register db\[3\]~reg0 391 ps " "Info: Minimum slack time is 391 ps for clock \"clksrc:clksrc1\|altpll:altpll_component\|_clk0\" between source register \"db\[3\]~reg0\" and destination register \"db\[3\]~reg0\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.407 ns + Shortest register register " "Info: + Shortest register to register delay is 0.407 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns db\[3\]~reg0 1 REG LCFF_X56_Y11_N7 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X56_Y11_N7; Fanout = 4; REG Node = 'db\[3\]~reg0'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { db[3]~reg0 } "NODE_NAME" } } { "traffic.v" "" { Text "/data/homework/soph/dclab/exp1/traffic.v" 145 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.323 ns) 0.323 ns db\[3\]~2 2 COMB LCCOMB_X56_Y11_N6 1 " "Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X56_Y11_N6; Fanout = 1; COMB Node = 'db\[3\]~2'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.323 ns" { db[3]~reg0 db[3]~2 } "NODE_NAME" } } { "traffic.v" "" { Text "/data/homework/soph/dclab/exp1/traffic.v" 145 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.407 ns db\[3\]~reg0 3 REG LCFF_X56_Y11_N7 4 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.407 ns; Loc. = LCFF_X56_Y11_N7; Fanout = 4; REG Node = 'db\[3\]~reg0'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.084 ns" { db[3]~2 db[3]~reg0 } "NODE_NAME" } } { "traffic.v" "" { Text "/data/homework/soph/dclab/exp1/traffic.v" 145 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.407 ns ( 100.00 % ) " "Info: Total cell delay = 0.407 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.407 ns" { db[3]~reg0 db[3]~2 db[3]~reg0 } "NODE_NAME" } } { "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "0.407 ns" { db[3]~reg0 {} db[3]~2 {} db[3]~reg0 {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.016 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.016 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch -2.358 ns " "Info: + Latch edge is -2.358 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination clksrc:clksrc1\|altpll:altpll_component\|_clk0 31.250 ns -2.358 ns  50 " "Info: Clock period of Destination clock \"clksrc:clksrc1\|altpll:altpll_component\|_clk0\" is 31.250 ns with  offset of -2.358 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch -2.358 ns " "Info: - Launch edge is -2.358 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source clksrc:clksrc1\|altpll:altpll_component\|_clk0 31.250 ns -2.358 ns  50 " "Info: Clock period of Source clock \"clksrc:clksrc1\|altpll:altpll_component\|_clk0\" is 31.250 ns with  offset of -2.358 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clksrc:clksrc1\|altpll:altpll_component\|_clk0 destination 5.196 ns + Longest register " "Info: + Longest clock path from clock \"clksrc:clksrc1\|altpll:altpll_component\|_clk0\" to destination register is 5.196 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns clksrc:clksrc1\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'clksrc:clksrc1\|altpll:altpll_component\|_clk0'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { clksrc:clksrc1|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "/home/lucaspeng/altera9.0/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns clksrc:clksrc1\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 23 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 23; COMB Node = 'clksrc:clksrc1\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.091 ns" { clksrc:clksrc1|altpll:altpll_component|_clk0 clksrc:clksrc1|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "/home/lucaspeng/altera9.0/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.027 ns) + CELL(0.787 ns) 2.905 ns clkfast\[21\] 3 REG LCFF_X34_Y1_N21 2 " "Info: 3: + IC(1.027 ns) + CELL(0.787 ns) = 2.905 ns; Loc. = LCFF_X34_Y1_N21; Fanout = 2; REG Node = 'clkfast\[21\]'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.814 ns" { clksrc:clksrc1|altpll:altpll_component|_clk0~clkctrl clkfast[21] } "NODE_NAME" } } { "traffic.v" "" { Text "/data/homework/soph/dclab/exp1/traffic.v" 107 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.744 ns) + CELL(0.000 ns) 3.649 ns clkfast\[21\]~clkctrl 4 COMB CLKCTRL_G12 10 " "Info: 4: + IC(0.744 ns) + CELL(0.000 ns) = 3.649 ns; Loc. = CLKCTRL_G12; Fanout = 10; COMB Node = 'clkfast\[21\]~clkctrl'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.744 ns" { clkfast[21] clkfast[21]~clkctrl } "NODE_NAME" } } { "traffic.v" "" { Text "/data/homework/soph/dclab/exp1/traffic.v" 107 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.010 ns) + CELL(0.537 ns) 5.196 ns db\[3\]~reg0 5 REG LCFF_X56_Y11_N7 4 " "Info: 5: + IC(1.010 ns) + CELL(0.537 ns) = 5.196 ns; Loc. = LCFF_X56_Y11_N7; Fanout = 4; REG Node = 'db\[3\]~reg0'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.547 ns" { clkfast[21]~clkctrl db[3]~reg0 } "NODE_NAME" } } { "traffic.v" "" { Text "/data/homework/soph/dclab/exp1/traffic.v" 145 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.324 ns ( 25.48 % ) " "Info: Total cell delay = 1.324 ns ( 25.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.872 ns ( 74.52 % ) " "Info: Total interconnect delay = 3.872 ns ( 74.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "5.196 ns" { clksrc:clksrc1|altpll:altpll_component|_clk0 clksrc:clksrc1|altpll:altpll_component|_clk0~clkctrl clkfast[21] clkfast[21]~clkctrl db[3]~reg0 } "NODE_NAME" } } { "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "5.196 ns" { clksrc:clksrc1|altpll:altpll_component|_clk0 {} clksrc:clksrc1|altpll:altpll_component|_clk0~clkctrl {} clkfast[21] {} clkfast[21]~clkctrl {} db[3]~reg0 {} } { 0.000ns 1.091ns 1.027ns 0.744ns 1.010ns } { 0.000ns 0.000ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clksrc:clksrc1\|altpll:altpll_component\|_clk0 source 5.196 ns - Shortest register " "Info: - Shortest clock path from clock \"clksrc:clksrc1\|altpll:altpll_component\|_clk0\" to source register is 5.196 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns clksrc:clksrc1\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'clksrc:clksrc1\|altpll:altpll_component\|_clk0'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { clksrc:clksrc1|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "/home/lucaspeng/altera9.0/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns clksrc:clksrc1\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 23 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 23; COMB Node = 'clksrc:clksrc1\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.091 ns" { clksrc:clksrc1|altpll:altpll_component|_clk0 clksrc:clksrc1|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "/home/lucaspeng/altera9.0/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.027 ns) + CELL(0.787 ns) 2.905 ns clkfast\[21\] 3 REG LCFF_X34_Y1_N21 2 " "Info: 3: + IC(1.027 ns) + CELL(0.787 ns) = 2.905 ns; Loc. = LCFF_X34_Y1_N21; Fanout = 2; REG Node = 'clkfast\[21\]'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.814 ns" { clksrc:clksrc1|altpll:altpll_component|_clk0~clkctrl clkfast[21] } "NODE_NAME" } } { "traffic.v" "" { Text "/data/homework/soph/dclab/exp1/traffic.v" 107 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.744 ns) + CELL(0.000 ns) 3.649 ns clkfast\[21\]~clkctrl 4 COMB CLKCTRL_G12 10 " "Info: 4: + IC(0.744 ns) + CELL(0.000 ns) = 3.649 ns; Loc. = CLKCTRL_G12; Fanout = 10; COMB Node = 'clkfast\[21\]~clkctrl'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.744 ns" { clkfast[21] clkfast[21]~clkctrl } "NODE_NAME" } } { "traffic.v" "" { Text "/data/homework/soph/dclab/exp1/traffic.v" 107 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.010 ns) + CELL(0.537 ns) 5.196 ns db\[3\]~reg0 5 REG LCFF_X56_Y11_N7 4 " "Info: 5: + IC(1.010 ns) + CELL(0.537 ns) = 5.196 ns; Loc. = LCFF_X56_Y11_N7; Fanout = 4; REG Node = 'db\[3\]~reg0'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.547 ns" { clkfast[21]~clkctrl db[3]~reg0 } "NODE_NAME" } } { "traffic.v" "" { Text "/data/homework/soph/dclab/exp1/traffic.v" 145 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.324 ns ( 25.48 % ) " "Info: Total cell delay = 1.324 ns ( 25.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.872 ns ( 74.52 % ) " "Info: Total interconnect delay = 3.872 ns ( 74.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "5.196 ns" { clksrc:clksrc1|altpll:altpll_component|_clk0 clksrc:clksrc1|altpll:altpll_component|_clk0~clkctrl clkfast[21] clkfast[21]~clkctrl db[3]~reg0 } "NODE_NAME" } } { "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "5.196 ns" { clksrc:clksrc1|altpll:altpll_component|_clk0 {} clksrc:clksrc1|altpll:altpll_component|_clk0~clkctrl {} clkfast[21] {} clkfast[21]~clkctrl {} db[3]~reg0 {} } { 0.000ns 1.091ns 1.027ns 0.744ns 1.010ns } { 0.000ns 0.000ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "5.196 ns" { clksrc:clksrc1|altpll:altpll_component|_clk0 clksrc:clksrc1|altpll:altpll_component|_clk0~clkctrl clkfast[21] clkfast[21]~clkctrl db[3]~reg0 } "NODE_NAME" } } { "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "5.196 ns" { clksrc:clksrc1|altpll:altpll_component|_clk0 {} clksrc:clksrc1|altpll:altpll_component|_clk0~clkctrl {} clkfast[21] {} clkfast[21]~clkctrl {} db[3]~reg0 {} } { 0.000ns 1.091ns 1.027ns 0.744ns 1.010ns } { 0.000ns 0.000ns 0.787ns 0.000ns 0.537ns } "" } } { "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "5.196 ns" { clksrc:clksrc1|altpll:altpll_component|_clk0 {} clksrc:clksrc1|altpll:altpll_component|_clk0~clkctrl {} clkfast[21] {} clkfast[21]~clkctrl {} db[3]~reg0 {} } { 0.000ns 1.091ns 1.027ns 0.744ns 1.010ns } { 0.000ns 0.000ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "traffic.v" "" { Text "/data/homework/soph/dclab/exp1/traffic.v" 145 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "traffic.v" "" { Text "/data/homework/soph/dclab/exp1/traffic.v" 145 0 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "5.196 ns" { clksrc:clksrc1|altpll:altpll_component|_clk0 clksrc:clksrc1|altpll:altpll_component|_clk0~clkctrl clkfast[21] clkfast[21]~clkctrl db[3]~reg0 } "NODE_NAME" } } { "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "5.196 ns" { clksrc:clksrc1|altpll:altpll_component|_clk0 {} clksrc:clksrc1|altpll:altpll_component|_clk0~clkctrl {} clkfast[21] {} clkfast[21]~clkctrl {} db[3]~reg0 {} } { 0.000ns 1.091ns 1.027ns 0.744ns 1.010ns } { 0.000ns 0.000ns 0.787ns 0.000ns 0.537ns } "" } } { "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "5.196 ns" { clksrc:clksrc1|altpll:altpll_component|_clk0 {} clksrc:clksrc1|altpll:altpll_component|_clk0~clkctrl {} clkfast[21] {} clkfast[21]~clkctrl {} db[3]~reg0 {} } { 0.000ns 1.091ns 1.027ns 0.744ns 1.010ns } { 0.000ns 0.000ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.407 ns" { db[3]~reg0 db[3]~2 db[3]~reg0 } "NODE_NAME" } } { "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "0.407 ns" { db[3]~reg0 {} db[3]~2 {} db[3]~reg0 {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } } { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "5.196 ns" { clksrc:clksrc1|altpll:altpll_component|_clk0 clksrc:clksrc1|altpll:altpll_component|_clk0~clkctrl clkfast[21] clkfast[21]~clkctrl db[3]~reg0 } "NODE_NAME" } } { "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "5.196 ns" { clksrc:clksrc1|altpll:altpll_component|_clk0 {} clksrc:clksrc1|altpll:altpll_component|_clk0~clkctrl {} clkfast[21] {} clkfast[21]~clkctrl {} db[3]~reg0 {} } { 0.000ns 1.091ns 1.027ns 0.744ns 1.010ns } { 0.000ns 0.000ns 0.787ns 0.000ns 0.537ns } "" } } { "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "5.196 ns" { clksrc:clksrc1|altpll:altpll_component|_clk0 {} clksrc:clksrc1|altpll:altpll_component|_clk0~clkctrl {} clkfast[21] {} clkfast[21]~clkctrl {} db[3]~reg0 {} } { 0.000ns 1.091ns 1.027ns 0.744ns 1.010ns } { 0.000ns 0.000ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "buttoncount\[8\] button clk 4.755 ns register " "Info: tsu for register \"buttoncount\[8\]\" (data pin = \"button\", clock pin = \"clk\") is 4.755 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.698 ns + Longest pin register " "Info: + Longest pin to register delay is 7.698 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns button 1 PIN PIN_G26 2 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 2; PIN Node = 'button'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { button } "NODE_NAME" } } { "traffic.v" "" { Text "/data/homework/soph/dclab/exp1/traffic.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.669 ns) + CELL(0.275 ns) 6.806 ns buttoncount\[2\]~32 2 COMB LCCOMB_X55_Y14_N26 10 " "Info: 2: + IC(5.669 ns) + CELL(0.275 ns) = 6.806 ns; Loc. = LCCOMB_X55_Y14_N26; Fanout = 10; COMB Node = 'buttoncount\[2\]~32'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "5.944 ns" { button buttoncount[2]~32 } "NODE_NAME" } } { "traffic.v" "" { Text "/data/homework/soph/dclab/exp1/traffic.v" 170 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.233 ns) + CELL(0.659 ns) 7.698 ns buttoncount\[8\] 3 REG LCFF_X55_Y14_N17 3 " "Info: 3: + IC(0.233 ns) + CELL(0.659 ns) = 7.698 ns; Loc. = LCFF_X55_Y14_N17; Fanout = 3; REG Node = 'buttoncount\[8\]'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.892 ns" { buttoncount[2]~32 buttoncount[8] } "NODE_NAME" } } { "traffic.v" "" { Text "/data/homework/soph/dclab/exp1/traffic.v" 170 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.796 ns ( 23.33 % ) " "Info: Total cell delay = 1.796 ns ( 23.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.902 ns ( 76.67 % ) " "Info: Total interconnect delay = 5.902 ns ( 76.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "7.698 ns" { button buttoncount[2]~32 buttoncount[8] } "NODE_NAME" } } { "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "7.698 ns" { button {} button~combout {} buttoncount[2]~32 {} buttoncount[8] {} } { 0.000ns 0.000ns 5.669ns 0.233ns } { 0.000ns 0.862ns 0.275ns 0.659ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "traffic.v" "" { Text "/data/homework/soph/dclab/exp1/traffic.v" 170 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_PLL_OFFSET" "clk clksrc:clksrc1\|altpll:altpll_component\|_clk0 -2.358 ns - " "Info: - Offset between input clock \"clk\" and output clock \"clksrc:clksrc1\|altpll:altpll_component\|_clk0\" is -2.358 ns" {  } { { "traffic.v" "" { Text "/data/homework/soph/dclab/exp1/traffic.v" 13 -1 0 } } { "altpll.tdf" "" { Text "/home/lucaspeng/altera9.0/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!c! Offset between input clock \"%1!s!\" and output clock \"%2!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clksrc:clksrc1\|altpll:altpll_component\|_clk0 destination 5.265 ns - Shortest register " "Info: - Shortest clock path from clock \"clksrc:clksrc1\|altpll:altpll_component\|_clk0\" to destination register is 5.265 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns clksrc:clksrc1\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'clksrc:clksrc1\|altpll:altpll_component\|_clk0'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { clksrc:clksrc1|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "/home/lucaspeng/altera9.0/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns clksrc:clksrc1\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 23 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 23; COMB Node = 'clksrc:clksrc1\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.091 ns" { clksrc:clksrc1|altpll:altpll_component|_clk0 clksrc:clksrc1|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "/home/lucaspeng/altera9.0/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.025 ns) + CELL(0.787 ns) 2.903 ns msclks\[14\] 3 REG LCFF_X33_Y2_N31 2 " "Info: 3: + IC(1.025 ns) + CELL(0.787 ns) = 2.903 ns; Loc. = LCFF_X33_Y2_N31; Fanout = 2; REG Node = 'msclks\[14\]'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.812 ns" { clksrc:clksrc1|altpll:altpll_component|_clk0~clkctrl msclks[14] } "NODE_NAME" } } { "traffic.v" "" { Text "/data/homework/soph/dclab/exp1/traffic.v" 107 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.797 ns) + CELL(0.000 ns) 3.700 ns msclks\[14\]~clkctrl 4 COMB CLKCTRL_G13 130 " "Info: 4: + IC(0.797 ns) + CELL(0.000 ns) = 3.700 ns; Loc. = CLKCTRL_G13; Fanout = 130; COMB Node = 'msclks\[14\]~clkctrl'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.797 ns" { msclks[14] msclks[14]~clkctrl } "NODE_NAME" } } { "traffic.v" "" { Text "/data/homework/soph/dclab/exp1/traffic.v" 107 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.028 ns) + CELL(0.537 ns) 5.265 ns buttoncount\[8\] 5 REG LCFF_X55_Y14_N17 3 " "Info: 5: + IC(1.028 ns) + CELL(0.537 ns) = 5.265 ns; Loc. = LCFF_X55_Y14_N17; Fanout = 3; REG Node = 'buttoncount\[8\]'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.565 ns" { msclks[14]~clkctrl buttoncount[8] } "NODE_NAME" } } { "traffic.v" "" { Text "/data/homework/soph/dclab/exp1/traffic.v" 170 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.324 ns ( 25.15 % ) " "Info: Total cell delay = 1.324 ns ( 25.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.941 ns ( 74.85 % ) " "Info: Total interconnect delay = 3.941 ns ( 74.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "5.265 ns" { clksrc:clksrc1|altpll:altpll_component|_clk0 clksrc:clksrc1|altpll:altpll_component|_clk0~clkctrl msclks[14] msclks[14]~clkctrl buttoncount[8] } "NODE_NAME" } } { "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "5.265 ns" { clksrc:clksrc1|altpll:altpll_component|_clk0 {} clksrc:clksrc1|altpll:altpll_component|_clk0~clkctrl {} msclks[14] {} msclks[14]~clkctrl {} buttoncount[8] {} } { 0.000ns 1.091ns 1.025ns 0.797ns 1.028ns } { 0.000ns 0.000ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "7.698 ns" { button buttoncount[2]~32 buttoncount[8] } "NODE_NAME" } } { "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "7.698 ns" { button {} button~combout {} buttoncount[2]~32 {} buttoncount[8] {} } { 0.000ns 0.000ns 5.669ns 0.233ns } { 0.000ns 0.862ns 0.275ns 0.659ns } "" } } { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "5.265 ns" { clksrc:clksrc1|altpll:altpll_component|_clk0 clksrc:clksrc1|altpll:altpll_component|_clk0~clkctrl msclks[14] msclks[14]~clkctrl buttoncount[8] } "NODE_NAME" } } { "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "5.265 ns" { clksrc:clksrc1|altpll:altpll_component|_clk0 {} clksrc:clksrc1|altpll:altpll_component|_clk0~clkctrl {} msclks[14] {} msclks[14]~clkctrl {} buttoncount[8] {} } { 0.000ns 1.091ns 1.025ns 0.797ns 1.028ns } { 0.000ns 0.000ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk seg2\[0\] mode\[1\] 23.720 ns register " "Info: tco from clock \"clk\" to destination pin \"seg2\[0\]\" through register \"mode\[1\]\" is 23.720 ns" { { "Info" "ITDB_FULL_PLL_OFFSET" "clk clksrc:clksrc1\|altpll:altpll_component\|_clk0 -2.358 ns + " "Info: + Offset between input clock \"clk\" and output clock \"clksrc:clksrc1\|altpll:altpll_component\|_clk0\" is -2.358 ns" {  } { { "traffic.v" "" { Text "/data/homework/soph/dclab/exp1/traffic.v" 13 -1 0 } } { "altpll.tdf" "" { Text "/home/lucaspeng/altera9.0/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!c! Offset between input clock \"%1!s!\" and output clock \"%2!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clksrc:clksrc1\|altpll:altpll_component\|_clk0 source 5.260 ns + Longest register " "Info: + Longest clock path from clock \"clksrc:clksrc1\|altpll:altpll_component\|_clk0\" to source register is 5.260 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns clksrc:clksrc1\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'clksrc:clksrc1\|altpll:altpll_component\|_clk0'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { clksrc:clksrc1|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "/home/lucaspeng/altera9.0/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns clksrc:clksrc1\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 23 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 23; COMB Node = 'clksrc:clksrc1\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.091 ns" { clksrc:clksrc1|altpll:altpll_component|_clk0 clksrc:clksrc1|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "/home/lucaspeng/altera9.0/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.025 ns) + CELL(0.787 ns) 2.903 ns msclks\[14\] 3 REG LCFF_X33_Y2_N31 2 " "Info: 3: + IC(1.025 ns) + CELL(0.787 ns) = 2.903 ns; Loc. = LCFF_X33_Y2_N31; Fanout = 2; REG Node = 'msclks\[14\]'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.812 ns" { clksrc:clksrc1|altpll:altpll_component|_clk0~clkctrl msclks[14] } "NODE_NAME" } } { "traffic.v" "" { Text "/data/homework/soph/dclab/exp1/traffic.v" 107 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.797 ns) + CELL(0.000 ns) 3.700 ns msclks\[14\]~clkctrl 4 COMB CLKCTRL_G13 130 " "Info: 4: + IC(0.797 ns) + CELL(0.000 ns) = 3.700 ns; Loc. = CLKCTRL_G13; Fanout = 130; COMB Node = 'msclks\[14\]~clkctrl'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.797 ns" { msclks[14] msclks[14]~clkctrl } "NODE_NAME" } } { "traffic.v" "" { Text "/data/homework/soph/dclab/exp1/traffic.v" 107 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.023 ns) + CELL(0.537 ns) 5.260 ns mode\[1\] 5 REG LCFF_X55_Y13_N9 49 " "Info: 5: + IC(1.023 ns) + CELL(0.537 ns) = 5.260 ns; Loc. = LCFF_X55_Y13_N9; Fanout = 49; REG Node = 'mode\[1\]'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.560 ns" { msclks[14]~clkctrl mode[1] } "NODE_NAME" } } { "traffic.v" "" { Text "/data/homework/soph/dclab/exp1/traffic.v" 113 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.324 ns ( 25.17 % ) " "Info: Total cell delay = 1.324 ns ( 25.17 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.936 ns ( 74.83 % ) " "Info: Total interconnect delay = 3.936 ns ( 74.83 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "5.260 ns" { clksrc:clksrc1|altpll:altpll_component|_clk0 clksrc:clksrc1|altpll:altpll_component|_clk0~clkctrl msclks[14] msclks[14]~clkctrl mode[1] } "NODE_NAME" } } { "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "5.260 ns" { clksrc:clksrc1|altpll:altpll_component|_clk0 {} clksrc:clksrc1|altpll:altpll_component|_clk0~clkctrl {} msclks[14] {} msclks[14]~clkctrl {} mode[1] {} } { 0.000ns 1.091ns 1.025ns 0.797ns 1.023ns } { 0.000ns 0.000ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "traffic.v" "" { Text "/data/homework/soph/dclab/exp1/traffic.v" 113 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "20.568 ns + Longest register pin " "Info: + Longest register to pin delay is 20.568 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns mode\[1\] 1 REG LCFF_X55_Y13_N9 49 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X55_Y13_N9; Fanout = 49; REG Node = 'mode\[1\]'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { mode[1] } "NODE_NAME" } } { "traffic.v" "" { Text "/data/homework/soph/dclab/exp1/traffic.v" 113 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.671 ns) + CELL(0.393 ns) 2.064 ns Mux22~6 2 COMB LCCOMB_X57_Y13_N8 1 " "Info: 2: + IC(1.671 ns) + CELL(0.393 ns) = 2.064 ns; Loc. = LCCOMB_X57_Y13_N8; Fanout = 1; COMB Node = 'Mux22~6'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "2.064 ns" { mode[1] Mux22~6 } "NODE_NAME" } } { "traffic.v" "" { Text "/data/homework/soph/dclab/exp1/traffic.v" 220 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.244 ns) + CELL(0.420 ns) 2.728 ns Mux22~7 3 COMB LCCOMB_X57_Y13_N2 1 " "Info: 3: + IC(0.244 ns) + CELL(0.420 ns) = 2.728 ns; Loc. = LCCOMB_X57_Y13_N2; Fanout = 1; COMB Node = 'Mux22~7'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.664 ns" { Mux22~6 Mux22~7 } "NODE_NAME" } } { "traffic.v" "" { Text "/data/homework/soph/dclab/exp1/traffic.v" 220 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.255 ns) + CELL(0.420 ns) 3.403 ns Mux22~10 4 COMB LCCOMB_X57_Y13_N26 3 " "Info: 4: + IC(0.255 ns) + CELL(0.420 ns) = 3.403 ns; Loc. = LCCOMB_X57_Y13_N26; Fanout = 3; COMB Node = 'Mux22~10'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.675 ns" { Mux22~7 Mux22~10 } "NODE_NAME" } } { "traffic.v" "" { Text "/data/homework/soph/dclab/exp1/traffic.v" 220 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.265 ns) + CELL(0.420 ns) 4.088 ns Mux22~12 5 COMB LCCOMB_X57_Y13_N0 16 " "Info: 5: + IC(0.265 ns) + CELL(0.420 ns) = 4.088 ns; Loc. = LCCOMB_X57_Y13_N0; Fanout = 16; COMB Node = 'Mux22~12'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.685 ns" { Mux22~10 Mux22~12 } "NODE_NAME" } } { "traffic.v" "" { Text "/data/homework/soph/dclab/exp1/traffic.v" 220 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.766 ns) + CELL(0.504 ns) 6.358 ns lpm_divide:Div1\|lpm_divide_vcm:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_kve:divider\|add_sub_3_result_int\[3\]~5 6 COMB LCCOMB_X57_Y11_N14 1 " "Info: 6: + IC(1.766 ns) + CELL(0.504 ns) = 6.358 ns; Loc. = LCCOMB_X57_Y11_N14; Fanout = 1; COMB Node = 'lpm_divide:Div1\|lpm_divide_vcm:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_kve:divider\|add_sub_3_result_int\[3\]~5'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "2.270 ns" { Mux22~12 lpm_divide:Div1|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|add_sub_3_result_int[3]~5 } "NODE_NAME" } } { "db/alt_u_div_kve.tdf" "" { Text "/data/homework/soph/dclab/exp1/db/alt_u_div_kve.tdf" 41 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 6.768 ns lpm_divide:Div1\|lpm_divide_vcm:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_kve:divider\|add_sub_3_result_int\[4\]~6 7 COMB LCCOMB_X57_Y11_N16 17 " "Info: 7: + IC(0.000 ns) + CELL(0.410 ns) = 6.768 ns; Loc. = LCCOMB_X57_Y11_N16; Fanout = 17; COMB Node = 'lpm_divide:Div1\|lpm_divide_vcm:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_kve:divider\|add_sub_3_result_int\[4\]~6'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.410 ns" { lpm_divide:Div1|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|add_sub_3_result_int[3]~5 lpm_divide:Div1|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|add_sub_3_result_int[4]~6 } "NODE_NAME" } } { "db/alt_u_div_kve.tdf" "" { Text "/data/homework/soph/dclab/exp1/db/alt_u_div_kve.tdf" 41 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.012 ns) + CELL(0.271 ns) 8.051 ns lpm_divide:Div1\|lpm_divide_vcm:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_kve:divider\|StageOut\[16\]~23 8 COMB LCCOMB_X58_Y12_N6 3 " "Info: 8: + IC(1.012 ns) + CELL(0.271 ns) = 8.051 ns; Loc. = LCCOMB_X58_Y12_N6; Fanout = 3; COMB Node = 'lpm_divide:Div1\|lpm_divide_vcm:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_kve:divider\|StageOut\[16\]~23'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.283 ns" { lpm_divide:Div1|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|add_sub_3_result_int[4]~6 lpm_divide:Div1|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|StageOut[16]~23 } "NODE_NAME" } } { "db/alt_u_div_kve.tdf" "" { Text "/data/homework/soph/dclab/exp1/db/alt_u_div_kve.tdf" 68 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.310 ns) + CELL(0.393 ns) 9.754 ns lpm_divide:Div1\|lpm_divide_vcm:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_kve:divider\|add_sub_4_result_int\[2\]~3 9 COMB LCCOMB_X56_Y11_N22 2 " "Info: 9: + IC(1.310 ns) + CELL(0.393 ns) = 9.754 ns; Loc. = LCCOMB_X56_Y11_N22; Fanout = 2; COMB Node = 'lpm_divide:Div1\|lpm_divide_vcm:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_kve:divider\|add_sub_4_result_int\[2\]~3'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.703 ns" { lpm_divide:Div1|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|StageOut[16]~23 lpm_divide:Div1|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|add_sub_4_result_int[2]~3 } "NODE_NAME" } } { "db/alt_u_div_kve.tdf" "" { Text "/data/homework/soph/dclab/exp1/db/alt_u_div_kve.tdf" 46 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 9.825 ns lpm_divide:Div1\|lpm_divide_vcm:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_kve:divider\|add_sub_4_result_int\[3\]~5 10 COMB LCCOMB_X56_Y11_N24 1 " "Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 9.825 ns; Loc. = LCCOMB_X56_Y11_N24; Fanout = 1; COMB Node = 'lpm_divide:Div1\|lpm_divide_vcm:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_kve:divider\|add_sub_4_result_int\[3\]~5'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Div1|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|add_sub_4_result_int[2]~3 lpm_divide:Div1|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|add_sub_4_result_int[3]~5 } "NODE_NAME" } } { "db/alt_u_div_kve.tdf" "" { Text "/data/homework/soph/dclab/exp1/db/alt_u_div_kve.tdf" 46 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 9.896 ns lpm_divide:Div1\|lpm_divide_vcm:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_kve:divider\|add_sub_4_result_int\[4\]~7 11 COMB LCCOMB_X56_Y11_N26 1 " "Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 9.896 ns; Loc. = LCCOMB_X56_Y11_N26; Fanout = 1; COMB Node = 'lpm_divide:Div1\|lpm_divide_vcm:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_kve:divider\|add_sub_4_result_int\[4\]~7'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Div1|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|add_sub_4_result_int[3]~5 lpm_divide:Div1|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|add_sub_4_result_int[4]~7 } "NODE_NAME" } } { "db/alt_u_div_kve.tdf" "" { Text "/data/homework/soph/dclab/exp1/db/alt_u_div_kve.tdf" 46 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 10.306 ns lpm_divide:Div1\|lpm_divide_vcm:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_kve:divider\|add_sub_4_result_int\[5\]~8 12 COMB LCCOMB_X56_Y11_N28 15 " "Info: 12: + IC(0.000 ns) + CELL(0.410 ns) = 10.306 ns; Loc. = LCCOMB_X56_Y11_N28; Fanout = 15; COMB Node = 'lpm_divide:Div1\|lpm_divide_vcm:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_kve:divider\|add_sub_4_result_int\[5\]~8'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.410 ns" { lpm_divide:Div1|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|add_sub_4_result_int[4]~7 lpm_divide:Div1|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|add_sub_4_result_int[5]~8 } "NODE_NAME" } } { "db/alt_u_div_kve.tdf" "" { Text "/data/homework/soph/dclab/exp1/db/alt_u_div_kve.tdf" 46 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.781 ns) + CELL(0.438 ns) 11.525 ns lpm_divide:Div1\|lpm_divide_vcm:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_kve:divider\|StageOut\[20\]~14 13 COMB LCCOMB_X57_Y14_N0 1 " "Info: 13: + IC(0.781 ns) + CELL(0.438 ns) = 11.525 ns; Loc. = LCCOMB_X57_Y14_N0; Fanout = 1; COMB Node = 'lpm_divide:Div1\|lpm_divide_vcm:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_kve:divider\|StageOut\[20\]~14'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.219 ns" { lpm_divide:Div1|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|add_sub_4_result_int[5]~8 lpm_divide:Div1|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|StageOut[20]~14 } "NODE_NAME" } } { "db/alt_u_div_kve.tdf" "" { Text "/data/homework/soph/dclab/exp1/db/alt_u_div_kve.tdf" 68 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.664 ns) + CELL(0.414 ns) 12.603 ns lpm_divide:Div1\|lpm_divide_vcm:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_kve:divider\|add_sub_5_result_int\[1\]~1 14 COMB LCCOMB_X56_Y15_N12 1 " "Info: 14: + IC(0.664 ns) + CELL(0.414 ns) = 12.603 ns; Loc. = LCCOMB_X56_Y15_N12; Fanout = 1; COMB Node = 'lpm_divide:Div1\|lpm_divide_vcm:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_kve:divider\|add_sub_5_result_int\[1\]~1'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.078 ns" { lpm_divide:Div1|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|StageOut[20]~14 lpm_divide:Div1|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|add_sub_5_result_int[1]~1 } "NODE_NAME" } } { "db/alt_u_div_kve.tdf" "" { Text "/data/homework/soph/dclab/exp1/db/alt_u_div_kve.tdf" 51 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 12.762 ns lpm_divide:Div1\|lpm_divide_vcm:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_kve:divider\|add_sub_5_result_int\[2\]~3 15 COMB LCCOMB_X56_Y15_N14 1 " "Info: 15: + IC(0.000 ns) + CELL(0.159 ns) = 12.762 ns; Loc. = LCCOMB_X56_Y15_N14; Fanout = 1; COMB Node = 'lpm_divide:Div1\|lpm_divide_vcm:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_kve:divider\|add_sub_5_result_int\[2\]~3'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.159 ns" { lpm_divide:Div1|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|add_sub_5_result_int[1]~1 lpm_divide:Div1|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|add_sub_5_result_int[2]~3 } "NODE_NAME" } } { "db/alt_u_div_kve.tdf" "" { Text "/data/homework/soph/dclab/exp1/db/alt_u_div_kve.tdf" 51 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 12.833 ns lpm_divide:Div1\|lpm_divide_vcm:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_kve:divider\|add_sub_5_result_int\[3\]~5 16 COMB LCCOMB_X56_Y15_N16 1 " "Info: 16: + IC(0.000 ns) + CELL(0.071 ns) = 12.833 ns; Loc. = LCCOMB_X56_Y15_N16; Fanout = 1; COMB Node = 'lpm_divide:Div1\|lpm_divide_vcm:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_kve:divider\|add_sub_5_result_int\[3\]~5'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Div1|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|add_sub_5_result_int[2]~3 lpm_divide:Div1|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|add_sub_5_result_int[3]~5 } "NODE_NAME" } } { "db/alt_u_div_kve.tdf" "" { Text "/data/homework/soph/dclab/exp1/db/alt_u_div_kve.tdf" 51 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 12.904 ns lpm_divide:Div1\|lpm_divide_vcm:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_kve:divider\|add_sub_5_result_int\[4\]~7 17 COMB LCCOMB_X56_Y15_N18 1 " "Info: 17: + IC(0.000 ns) + CELL(0.071 ns) = 12.904 ns; Loc. = LCCOMB_X56_Y15_N18; Fanout = 1; COMB Node = 'lpm_divide:Div1\|lpm_divide_vcm:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_kve:divider\|add_sub_5_result_int\[4\]~7'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Div1|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|add_sub_5_result_int[3]~5 lpm_divide:Div1|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|add_sub_5_result_int[4]~7 } "NODE_NAME" } } { "db/alt_u_div_kve.tdf" "" { Text "/data/homework/soph/dclab/exp1/db/alt_u_div_kve.tdf" 51 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 13.314 ns lpm_divide:Div1\|lpm_divide_vcm:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_kve:divider\|add_sub_5_result_int\[5\]~8 18 COMB LCCOMB_X56_Y15_N20 7 " "Info: 18: + IC(0.000 ns) + CELL(0.410 ns) = 13.314 ns; Loc. = LCCOMB_X56_Y15_N20; Fanout = 7; COMB Node = 'lpm_divide:Div1\|lpm_divide_vcm:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_kve:divider\|add_sub_5_result_int\[5\]~8'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.410 ns" { lpm_divide:Div1|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|add_sub_5_result_int[4]~7 lpm_divide:Div1|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|add_sub_5_result_int[5]~8 } "NODE_NAME" } } { "db/alt_u_div_kve.tdf" "" { Text "/data/homework/soph/dclab/exp1/db/alt_u_div_kve.tdf" 51 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.308 ns) + CELL(0.408 ns) 14.030 ns seg_decode:s2\|WideOr6~0 19 COMB LCCOMB_X56_Y15_N6 1 " "Info: 19: + IC(0.308 ns) + CELL(0.408 ns) = 14.030 ns; Loc. = LCCOMB_X56_Y15_N6; Fanout = 1; COMB Node = 'seg_decode:s2\|WideOr6~0'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.716 ns" { lpm_divide:Div1|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|add_sub_5_result_int[5]~8 seg_decode:s2|WideOr6~0 } "NODE_NAME" } } { "seg_decode.v" "" { Text "/data/homework/soph/dclab/exp1/seg_decode.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.896 ns) + CELL(2.642 ns) 20.568 ns seg2\[0\] 20 PIN PIN_T2 0 " "Info: 20: + IC(3.896 ns) + CELL(2.642 ns) = 20.568 ns; Loc. = PIN_T2; Fanout = 0; PIN Node = 'seg2\[0\]'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "6.538 ns" { seg_decode:s2|WideOr6~0 seg2[0] } "NODE_NAME" } } { "traffic.v" "" { Text "/data/homework/soph/dclab/exp1/traffic.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.396 ns ( 40.82 % ) " "Info: Total cell delay = 8.396 ns ( 40.82 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "12.172 ns ( 59.18 % ) " "Info: Total interconnect delay = 12.172 ns ( 59.18 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "20.568 ns" { mode[1] Mux22~6 Mux22~7 Mux22~10 Mux22~12 lpm_divide:Div1|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|add_sub_3_result_int[3]~5 lpm_divide:Div1|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|add_sub_3_result_int[4]~6 lpm_divide:Div1|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|StageOut[16]~23 lpm_divide:Div1|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|add_sub_4_result_int[2]~3 lpm_divide:Div1|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|add_sub_4_result_int[3]~5 lpm_divide:Div1|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|add_sub_4_result_int[4]~7 lpm_divide:Div1|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|add_sub_4_result_int[5]~8 lpm_divide:Div1|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|StageOut[20]~14 lpm_divide:Div1|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|add_sub_5_result_int[1]~1 lpm_divide:Div1|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|add_sub_5_result_int[2]~3 lpm_divide:Div1|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|add_sub_5_result_int[3]~5 lpm_divide:Div1|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|add_sub_5_result_int[4]~7 lpm_divide:Div1|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|add_sub_5_result_int[5]~8 seg_decode:s2|WideOr6~0 seg2[0] } "NODE_NAME" } } { "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "20.568 ns" { mode[1] {} Mux22~6 {} Mux22~7 {} Mux22~10 {} Mux22~12 {} lpm_divide:Div1|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|add_sub_3_result_int[3]~5 {} lpm_divide:Div1|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|add_sub_3_result_int[4]~6 {} lpm_divide:Div1|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|StageOut[16]~23 {} lpm_divide:Div1|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|add_sub_4_result_int[2]~3 {} lpm_divide:Div1|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|add_sub_4_result_int[3]~5 {} lpm_divide:Div1|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|add_sub_4_result_int[4]~7 {} lpm_divide:Div1|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|add_sub_4_result_int[5]~8 {} lpm_divide:Div1|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|StageOut[20]~14 {} lpm_divide:Div1|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|add_sub_5_result_int[1]~1 {} lpm_divide:Div1|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|add_sub_5_result_int[2]~3 {} lpm_divide:Div1|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|add_sub_5_result_int[3]~5 {} lpm_divide:Div1|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|add_sub_5_result_int[4]~7 {} lpm_divide:Div1|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|add_sub_5_result_int[5]~8 {} seg_decode:s2|WideOr6~0 {} seg2[0] {} } { 0.000ns 1.671ns 0.244ns 0.255ns 0.265ns 1.766ns 0.000ns 1.012ns 1.310ns 0.000ns 0.000ns 0.000ns 0.781ns 0.664ns 0.000ns 0.000ns 0.000ns 0.000ns 0.308ns 3.896ns } { 0.000ns 0.393ns 0.420ns 0.420ns 0.420ns 0.504ns 0.410ns 0.271ns 0.393ns 0.071ns 0.071ns 0.410ns 0.438ns 0.414ns 0.159ns 0.071ns 0.071ns 0.410ns 0.408ns 2.642ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "5.260 ns" { clksrc:clksrc1|altpll:altpll_component|_clk0 clksrc:clksrc1|altpll:altpll_component|_clk0~clkctrl msclks[14] msclks[14]~clkctrl mode[1] } "NODE_NAME" } } { "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "5.260 ns" { clksrc:clksrc1|altpll:altpll_component|_clk0 {} clksrc:clksrc1|altpll:altpll_component|_clk0~clkctrl {} msclks[14] {} msclks[14]~clkctrl {} mode[1] {} } { 0.000ns 1.091ns 1.025ns 0.797ns 1.023ns } { 0.000ns 0.000ns 0.787ns 0.000ns 0.537ns } "" } } { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "20.568 ns" { mode[1] Mux22~6 Mux22~7 Mux22~10 Mux22~12 lpm_divide:Div1|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|add_sub_3_result_int[3]~5 lpm_divide:Div1|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|add_sub_3_result_int[4]~6 lpm_divide:Div1|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|StageOut[16]~23 lpm_divide:Div1|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|add_sub_4_result_int[2]~3 lpm_divide:Div1|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|add_sub_4_result_int[3]~5 lpm_divide:Div1|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|add_sub_4_result_int[4]~7 lpm_divide:Div1|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|add_sub_4_result_int[5]~8 lpm_divide:Div1|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|StageOut[20]~14 lpm_divide:Div1|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|add_sub_5_result_int[1]~1 lpm_divide:Div1|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|add_sub_5_result_int[2]~3 lpm_divide:Div1|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|add_sub_5_result_int[3]~5 lpm_divide:Div1|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|add_sub_5_result_int[4]~7 lpm_divide:Div1|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|add_sub_5_result_int[5]~8 seg_decode:s2|WideOr6~0 seg2[0] } "NODE_NAME" } } { "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "20.568 ns" { mode[1] {} Mux22~6 {} Mux22~7 {} Mux22~10 {} Mux22~12 {} lpm_divide:Div1|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|add_sub_3_result_int[3]~5 {} lpm_divide:Div1|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|add_sub_3_result_int[4]~6 {} lpm_divide:Div1|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|StageOut[16]~23 {} lpm_divide:Div1|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|add_sub_4_result_int[2]~3 {} lpm_divide:Div1|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|add_sub_4_result_int[3]~5 {} lpm_divide:Div1|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|add_sub_4_result_int[4]~7 {} lpm_divide:Div1|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|add_sub_4_result_int[5]~8 {} lpm_divide:Div1|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|StageOut[20]~14 {} lpm_divide:Div1|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|add_sub_5_result_int[1]~1 {} lpm_divide:Div1|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|add_sub_5_result_int[2]~3 {} lpm_divide:Div1|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|add_sub_5_result_int[3]~5 {} lpm_divide:Div1|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|add_sub_5_result_int[4]~7 {} lpm_divide:Div1|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|add_sub_5_result_int[5]~8 {} seg_decode:s2|WideOr6~0 {} seg2[0] {} } { 0.000ns 1.671ns 0.244ns 0.255ns 0.265ns 1.766ns 0.000ns 1.012ns 1.310ns 0.000ns 0.000ns 0.000ns 0.781ns 0.664ns 0.000ns 0.000ns 0.000ns 0.000ns 0.308ns 3.896ns } { 0.000ns 0.393ns 0.420ns 0.420ns 0.420ns 0.504ns 0.410ns 0.271ns 0.393ns 0.071ns 0.071ns 0.410ns 0.438ns 0.414ns 0.159ns 0.071ns 0.071ns 0.410ns 0.408ns 2.642ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "plusminus_oneshot:plusminus_oneshot1\|b_minus.01 minus_button clk -2.943 ns register " "Info: th for register \"plusminus_oneshot:plusminus_oneshot1\|b_minus.01\" (data pin = \"minus_button\", clock pin = \"clk\") is -2.943 ns" { { "Info" "ITDB_FULL_PLL_OFFSET" "clk clksrc:clksrc1\|altpll:altpll_component\|_clk0 -2.358 ns + " "Info: + Offset between input clock \"clk\" and output clock \"clksrc:clksrc1\|altpll:altpll_component\|_clk0\" is -2.358 ns" {  } { { "traffic.v" "" { Text "/data/homework/soph/dclab/exp1/traffic.v" 13 -1 0 } } { "altpll.tdf" "" { Text "/home/lucaspeng/altera9.0/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!c! Offset between input clock \"%1!s!\" and output clock \"%2!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clksrc:clksrc1\|altpll:altpll_component\|_clk0 destination 5.257 ns + Longest register " "Info: + Longest clock path from clock \"clksrc:clksrc1\|altpll:altpll_component\|_clk0\" to destination register is 5.257 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns clksrc:clksrc1\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'clksrc:clksrc1\|altpll:altpll_component\|_clk0'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { clksrc:clksrc1|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "/home/lucaspeng/altera9.0/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns clksrc:clksrc1\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 23 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 23; COMB Node = 'clksrc:clksrc1\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.091 ns" { clksrc:clksrc1|altpll:altpll_component|_clk0 clksrc:clksrc1|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "/home/lucaspeng/altera9.0/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.025 ns) + CELL(0.787 ns) 2.903 ns msclks\[14\] 3 REG LCFF_X33_Y2_N31 2 " "Info: 3: + IC(1.025 ns) + CELL(0.787 ns) = 2.903 ns; Loc. = LCFF_X33_Y2_N31; Fanout = 2; REG Node = 'msclks\[14\]'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.812 ns" { clksrc:clksrc1|altpll:altpll_component|_clk0~clkctrl msclks[14] } "NODE_NAME" } } { "traffic.v" "" { Text "/data/homework/soph/dclab/exp1/traffic.v" 107 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.797 ns) + CELL(0.000 ns) 3.700 ns msclks\[14\]~clkctrl 4 COMB CLKCTRL_G13 130 " "Info: 4: + IC(0.797 ns) + CELL(0.000 ns) = 3.700 ns; Loc. = CLKCTRL_G13; Fanout = 130; COMB Node = 'msclks\[14\]~clkctrl'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.797 ns" { msclks[14] msclks[14]~clkctrl } "NODE_NAME" } } { "traffic.v" "" { Text "/data/homework/soph/dclab/exp1/traffic.v" 107 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.020 ns) + CELL(0.537 ns) 5.257 ns plusminus_oneshot:plusminus_oneshot1\|b_minus.01 5 REG LCFF_X61_Y12_N27 3 " "Info: 5: + IC(1.020 ns) + CELL(0.537 ns) = 5.257 ns; Loc. = LCFF_X61_Y12_N27; Fanout = 3; REG Node = 'plusminus_oneshot:plusminus_oneshot1\|b_minus.01'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.557 ns" { msclks[14]~clkctrl plusminus_oneshot:plusminus_oneshot1|b_minus.01 } "NODE_NAME" } } { "plusminus_oneshot.v" "" { Text "/data/homework/soph/dclab/exp1/plusminus_oneshot.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.324 ns ( 25.19 % ) " "Info: Total cell delay = 1.324 ns ( 25.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.933 ns ( 74.81 % ) " "Info: Total interconnect delay = 3.933 ns ( 74.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "5.257 ns" { clksrc:clksrc1|altpll:altpll_component|_clk0 clksrc:clksrc1|altpll:altpll_component|_clk0~clkctrl msclks[14] msclks[14]~clkctrl plusminus_oneshot:plusminus_oneshot1|b_minus.01 } "NODE_NAME" } } { "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "5.257 ns" { clksrc:clksrc1|altpll:altpll_component|_clk0 {} clksrc:clksrc1|altpll:altpll_component|_clk0~clkctrl {} msclks[14] {} msclks[14]~clkctrl {} plusminus_oneshot:plusminus_oneshot1|b_minus.01 {} } { 0.000ns 1.091ns 1.025ns 0.797ns 1.020ns } { 0.000ns 0.000ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "plusminus_oneshot.v" "" { Text "/data/homework/soph/dclab/exp1/plusminus_oneshot.v" 16 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.108 ns - Shortest pin register " "Info: - Shortest pin to register delay is 6.108 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns minus_button 1 PIN PIN_W26 4 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_W26; Fanout = 4; PIN Node = 'minus_button'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { minus_button } "NODE_NAME" } } { "traffic.v" "" { Text "/data/homework/soph/dclab/exp1/traffic.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.012 ns) + CELL(0.150 ns) 6.024 ns plusminus_oneshot:plusminus_oneshot1\|Selector5~0 2 COMB LCCOMB_X61_Y12_N26 1 " "Info: 2: + IC(5.012 ns) + CELL(0.150 ns) = 6.024 ns; Loc. = LCCOMB_X61_Y12_N26; Fanout = 1; COMB Node = 'plusminus_oneshot:plusminus_oneshot1\|Selector5~0'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "5.162 ns" { minus_button plusminus_oneshot:plusminus_oneshot1|Selector5~0 } "NODE_NAME" } } { "plusminus_oneshot.v" "" { Text "/data/homework/soph/dclab/exp1/plusminus_oneshot.v" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 6.108 ns plusminus_oneshot:plusminus_oneshot1\|b_minus.01 3 REG LCFF_X61_Y12_N27 3 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 6.108 ns; Loc. = LCFF_X61_Y12_N27; Fanout = 3; REG Node = 'plusminus_oneshot:plusminus_oneshot1\|b_minus.01'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.084 ns" { plusminus_oneshot:plusminus_oneshot1|Selector5~0 plusminus_oneshot:plusminus_oneshot1|b_minus.01 } "NODE_NAME" } } { "plusminus_oneshot.v" "" { Text "/data/homework/soph/dclab/exp1/plusminus_oneshot.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.096 ns ( 17.94 % ) " "Info: Total cell delay = 1.096 ns ( 17.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.012 ns ( 82.06 % ) " "Info: Total interconnect delay = 5.012 ns ( 82.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "6.108 ns" { minus_button plusminus_oneshot:plusminus_oneshot1|Selector5~0 plusminus_oneshot:plusminus_oneshot1|b_minus.01 } "NODE_NAME" } } { "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "6.108 ns" { minus_button {} minus_button~combout {} plusminus_oneshot:plusminus_oneshot1|Selector5~0 {} plusminus_oneshot:plusminus_oneshot1|b_minus.01 {} } { 0.000ns 0.000ns 5.012ns 0.000ns } { 0.000ns 0.862ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "5.257 ns" { clksrc:clksrc1|altpll:altpll_component|_clk0 clksrc:clksrc1|altpll:altpll_component|_clk0~clkctrl msclks[14] msclks[14]~clkctrl plusminus_oneshot:plusminus_oneshot1|b_minus.01 } "NODE_NAME" } } { "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "5.257 ns" { clksrc:clksrc1|altpll:altpll_component|_clk0 {} clksrc:clksrc1|altpll:altpll_component|_clk0~clkctrl {} msclks[14] {} msclks[14]~clkctrl {} plusminus_oneshot:plusminus_oneshot1|b_minus.01 {} } { 0.000ns 1.091ns 1.025ns 0.797ns 1.020ns } { 0.000ns 0.000ns 0.787ns 0.000ns 0.537ns } "" } } { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "6.108 ns" { minus_button plusminus_oneshot:plusminus_oneshot1|Selector5~0 plusminus_oneshot:plusminus_oneshot1|b_minus.01 } "NODE_NAME" } } { "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "6.108 ns" { minus_button {} minus_button~combout {} plusminus_oneshot:plusminus_oneshot1|Selector5~0 {} plusminus_oneshot:plusminus_oneshot1|b_minus.01 {} } { 0.000ns 0.000ns 5.012ns 0.000ns } { 0.000ns 0.862ns 0.150ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITAN_REQUIREMENTS_MET_SLOW" "" "Info: All timing requirements were met for slow timing model timing analysis. See Report window for more details." {  } {  } 0 0 "All timing requirements were met for slow timing model timing analysis. See Report window for more details." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "150 " "Info: Peak virtual memory: 150 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 29 18:20:03 2010 " "Info: Processing ended: Tue Jun 29 18:20:03 2010" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
