INFO: [VRFC 10-2263] Analyzing Verilog file "/home/uraniumnutt/Documents/VerilogProjects/Assignment1228/Part2/Assignment1Part2.srcs/sources_1/new/EightBitFullAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EightBitFullAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/uraniumnutt/Documents/VerilogProjects/Assignment1228/Part2/Assignment1Part2.srcs/sources_1/new/EightBitInverter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EightBitInverter
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/uraniumnutt/Documents/VerilogProjects/Assignment1228/Part2/Assignment1Part2.srcs/sources_1/new/Multiplexer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplexer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/uraniumnutt/Documents/VerilogProjects/Assignment1228/Part2/Assignment1Part2.srcs/sources_1/new/OneBitFullAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OneBitFullAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/uraniumnutt/Documents/VerilogProjects/Assignment1228/Part2/Assignment1Part2.srcs/sources_1/new/OneBitMultiplexer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OneBitMultiplexer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/uraniumnutt/Documents/VerilogProjects/Assignment1228/Part2/Assignment1Part2.srcs/sources_1/new/Structural.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Structural
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/uraniumnutt/Documents/VerilogProjects/Assignment1228/Part2/Assignment1Part2.srcs/sim_1/new/StructuralTest.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module StructuralTest
