The following files were generated for 'cmult18L' in directory
E:\work\semco\r6060\fpga\demod_repos\cma_fpga1\coregen\

Generate XCO file:
   CORE Generator input file containing the parameters used to generate a core.

   * cmult18L.xco

Generate Implementation Netlist:
   Binary Xilinx implementation netlist files containing the information
   required to implement the module in a Xilinx (R) FPGA.

   * cmult18L.ngc

Obfuscate Netlist Generator:
   Please see the core data sheet.

   * cmult18L.ngc

Generate Instantiation Templates:
   Template files containing code that can be used as a model for instantiating
   a CORE Generator module in an HDL design.

   * cmult18L.veo

RTL Simulation Model Generator:
   Please see the core data sheet.

   * cmult18L.v

All Documents Generator:
   Please see the core data sheet.

   * cmult18L/doc/cmpy_ds291.pdf
   * cmult18L/doc/cmpy_v3_1_vinfo.html

Generate XMDF file:
   ISE Project Navigator interface file. ISE uses this file to determine how the
   files output by CORE Generator for the core can be integrated into your ISE
   project.

   * cmult18L_xmdf.tcl

Generate ISE project file:
   ISE Project Navigator support files. These are generated files and should not
   be edited directly.

   * cmult18L.gise
   * cmult18L.xise

Deliver Readme:
   Readme file for the IP.

   * cmult18L_readme.txt

Generate FLIST file:
   Text file listing all of the output files produced when a customized core was
   generated in the CORE Generator.

   * cmult18L_flist.txt

Please see the Xilinx CORE Generator online help for further details on
generated files and how to use them.

