// Seed: 4014529496
module module_0 (
    input tri id_0,
    input wire id_1,
    output wire id_2,
    input tri0 id_3,
    input supply0 id_4,
    input wire id_5,
    output wor id_6,
    output wor id_7,
    input tri id_8
    , id_27,
    output tri0 id_9,
    output tri id_10,
    output wor id_11,
    input tri1 id_12,
    output tri0 id_13,
    output tri id_14,
    output wand id_15,
    input tri id_16,
    input tri0 id_17,
    output supply0 id_18,
    input supply0 id_19,
    input supply1 id_20,
    output supply1 id_21,
    inout wire id_22,
    input tri0 id_23,
    input tri0 id_24
    , id_28, id_29,
    input tri0 id_25
);
  assign id_29 = id_19 < id_20;
endmodule
module module_1 (
    input tri1 id_0,
    input wand id_1,
    input wire id_2,
    output supply0 id_3,
    output tri0 id_4,
    input supply1 id_5,
    input uwire id_6,
    input tri1 id_7,
    input uwire id_8,
    output wor id_9,
    output tri0 id_10,
    input tri1 id_11,
    input wand id_12,
    output tri0 id_13,
    input tri0 id_14
);
  tri0 id_16 = 1 / id_16 + id_7;
  module_0(
      id_6,
      id_5,
      id_10,
      id_5,
      id_1,
      id_1,
      id_10,
      id_4,
      id_14,
      id_16,
      id_3,
      id_3,
      id_6,
      id_10,
      id_9,
      id_9,
      id_0,
      id_6,
      id_13,
      id_7,
      id_8,
      id_13,
      id_16,
      id_7,
      id_7,
      id_5
  );
  always @(1'b0 - id_16 or posedge 1) begin
    deassign id_13;
    deassign id_9;
  end
  wor id_17 = id_8;
  assign id_16 = id_8;
endmodule
