#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Wed Jan 18 16:47:39 2023
# Process ID: 5176
# Current directory: C:/Users/Rafael/Desktop/SSC_trec/Inmultitor_somehow/Inmultitor_somehow.runs/synth_1
# Command line: vivado.exe -log FPU.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source FPU.tcl
# Log file: C:/Users/Rafael/Desktop/SSC_trec/Inmultitor_somehow/Inmultitor_somehow.runs/synth_1/FPU.vds
# Journal file: C:/Users/Rafael/Desktop/SSC_trec/Inmultitor_somehow/Inmultitor_somehow.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source FPU.tcl -notrace
Command: synth_design -top FPU -part xc7a35tcsg325-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 23612
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1036.543 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'FPU' [C:/Users/Rafael/Desktop/SSC_trec/Inmultitor_somehow/Inmultitor_somehow.srcs/sources_1/new/FPU.vhd:12]
INFO: [Synth 8-3491] module 'FPMultiplicator' declared at 'C:/Users/Rafael/Desktop/SSC_trec/Inmultitor_somehow/Inmultitor_somehow.srcs/sources_1/new/FPU_Multiplication.vhd:5' bound to instance 'fpu_multiplication' of component 'FPMultiplicator' [C:/Users/Rafael/Desktop/SSC_trec/Inmultitor_somehow/Inmultitor_somehow.srcs/sources_1/new/FPU.vhd:26]
INFO: [Synth 8-638] synthesizing module 'FPMultiplicator' [C:/Users/Rafael/Desktop/SSC_trec/Inmultitor_somehow/Inmultitor_somehow.srcs/sources_1/new/FPU_Multiplication.vhd:12]
INFO: [Synth 8-3491] module 'multiplierComponent' declared at 'C:/Users/Rafael/Desktop/SSC_trec/Inmultitor_somehow/Inmultitor_somehow.srcs/sources_1/new/multiplierComponent.vhd:6' bound to instance 'mul_component' of component 'multiplierComponent' [C:/Users/Rafael/Desktop/SSC_trec/Inmultitor_somehow/Inmultitor_somehow.srcs/sources_1/new/FPU_Multiplication.vhd:69]
INFO: [Synth 8-638] synthesizing module 'multiplierComponent' [C:/Users/Rafael/Desktop/SSC_trec/Inmultitor_somehow/Inmultitor_somehow.srcs/sources_1/new/multiplierComponent.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'multiplierComponent' (1#1) [C:/Users/Rafael/Desktop/SSC_trec/Inmultitor_somehow/Inmultitor_somehow.srcs/sources_1/new/multiplierComponent.vhd:12]
INFO: [Synth 8-3491] module 'adderComponent' declared at 'C:/Users/Rafael/Desktop/SSC_trec/Inmultitor_somehow/Inmultitor_somehow.srcs/sources_1/new/adderComponent.vhd:7' bound to instance 'reduce_bias1' of component 'adderComponent' [C:/Users/Rafael/Desktop/SSC_trec/Inmultitor_somehow/Inmultitor_somehow.srcs/sources_1/new/FPU_Multiplication.vhd:90]
INFO: [Synth 8-638] synthesizing module 'adderComponent' [C:/Users/Rafael/Desktop/SSC_trec/Inmultitor_somehow/Inmultitor_somehow.srcs/sources_1/new/adderComponent.vhd:14]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Rafael/Desktop/SSC_trec/Inmultitor_somehow/Inmultitor_somehow.srcs/sources_1/new/FullAdder.vhd:5' bound to instance 'adders8' of component 'FullAdder' [C:/Users/Rafael/Desktop/SSC_trec/Inmultitor_somehow/Inmultitor_somehow.srcs/sources_1/new/adderComponent.vhd:36]
INFO: [Synth 8-638] synthesizing module 'FullAdder' [C:/Users/Rafael/Desktop/SSC_trec/Inmultitor_somehow/Inmultitor_somehow.srcs/sources_1/new/FullAdder.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'FullAdder' (2#1) [C:/Users/Rafael/Desktop/SSC_trec/Inmultitor_somehow/Inmultitor_somehow.srcs/sources_1/new/FullAdder.vhd:15]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Rafael/Desktop/SSC_trec/Inmultitor_somehow/Inmultitor_somehow.srcs/sources_1/new/FullAdder.vhd:5' bound to instance 'adders8' of component 'FullAdder' [C:/Users/Rafael/Desktop/SSC_trec/Inmultitor_somehow/Inmultitor_somehow.srcs/sources_1/new/adderComponent.vhd:36]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Rafael/Desktop/SSC_trec/Inmultitor_somehow/Inmultitor_somehow.srcs/sources_1/new/FullAdder.vhd:5' bound to instance 'adders8' of component 'FullAdder' [C:/Users/Rafael/Desktop/SSC_trec/Inmultitor_somehow/Inmultitor_somehow.srcs/sources_1/new/adderComponent.vhd:36]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Rafael/Desktop/SSC_trec/Inmultitor_somehow/Inmultitor_somehow.srcs/sources_1/new/FullAdder.vhd:5' bound to instance 'adders8' of component 'FullAdder' [C:/Users/Rafael/Desktop/SSC_trec/Inmultitor_somehow/Inmultitor_somehow.srcs/sources_1/new/adderComponent.vhd:36]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Rafael/Desktop/SSC_trec/Inmultitor_somehow/Inmultitor_somehow.srcs/sources_1/new/FullAdder.vhd:5' bound to instance 'adders8' of component 'FullAdder' [C:/Users/Rafael/Desktop/SSC_trec/Inmultitor_somehow/Inmultitor_somehow.srcs/sources_1/new/adderComponent.vhd:36]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Rafael/Desktop/SSC_trec/Inmultitor_somehow/Inmultitor_somehow.srcs/sources_1/new/FullAdder.vhd:5' bound to instance 'adders8' of component 'FullAdder' [C:/Users/Rafael/Desktop/SSC_trec/Inmultitor_somehow/Inmultitor_somehow.srcs/sources_1/new/adderComponent.vhd:36]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Rafael/Desktop/SSC_trec/Inmultitor_somehow/Inmultitor_somehow.srcs/sources_1/new/FullAdder.vhd:5' bound to instance 'adders8' of component 'FullAdder' [C:/Users/Rafael/Desktop/SSC_trec/Inmultitor_somehow/Inmultitor_somehow.srcs/sources_1/new/adderComponent.vhd:36]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Rafael/Desktop/SSC_trec/Inmultitor_somehow/Inmultitor_somehow.srcs/sources_1/new/FullAdder.vhd:5' bound to instance 'adders8' of component 'FullAdder' [C:/Users/Rafael/Desktop/SSC_trec/Inmultitor_somehow/Inmultitor_somehow.srcs/sources_1/new/adderComponent.vhd:36]
INFO: [Synth 8-3491] module 'CarryGenerator' declared at 'C:/Users/Rafael/Desktop/SSC_trec/Inmultitor_somehow/Inmultitor_somehow.srcs/sources_1/new/CarryGenerator.vhd:5' bound to instance 'generate_propagate' of component 'CarryGenerator' [C:/Users/Rafael/Desktop/SSC_trec/Inmultitor_somehow/Inmultitor_somehow.srcs/sources_1/new/adderComponent.vhd:39]
INFO: [Synth 8-638] synthesizing module 'CarryGenerator' [C:/Users/Rafael/Desktop/SSC_trec/Inmultitor_somehow/Inmultitor_somehow.srcs/sources_1/new/CarryGenerator.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'CarryGenerator' (3#1) [C:/Users/Rafael/Desktop/SSC_trec/Inmultitor_somehow/Inmultitor_somehow.srcs/sources_1/new/CarryGenerator.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'adderComponent' (4#1) [C:/Users/Rafael/Desktop/SSC_trec/Inmultitor_somehow/Inmultitor_somehow.srcs/sources_1/new/adderComponent.vhd:14]
INFO: [Synth 8-3491] module 'adderComponent' declared at 'C:/Users/Rafael/Desktop/SSC_trec/Inmultitor_somehow/Inmultitor_somehow.srcs/sources_1/new/adderComponent.vhd:7' bound to instance 'reduce_bias2' of component 'adderComponent' [C:/Users/Rafael/Desktop/SSC_trec/Inmultitor_somehow/Inmultitor_somehow.srcs/sources_1/new/FPU_Multiplication.vhd:93]
INFO: [Synth 8-3491] module 'adderComponent' declared at 'C:/Users/Rafael/Desktop/SSC_trec/Inmultitor_somehow/Inmultitor_somehow.srcs/sources_1/new/adderComponent.vhd:7' bound to instance 'add_exp' of component 'adderComponent' [C:/Users/Rafael/Desktop/SSC_trec/Inmultitor_somehow/Inmultitor_somehow.srcs/sources_1/new/FPU_Multiplication.vhd:96]
INFO: [Synth 8-3491] module 'adderComponent' declared at 'C:/Users/Rafael/Desktop/SSC_trec/Inmultitor_somehow/Inmultitor_somehow.srcs/sources_1/new/adderComponent.vhd:7' bound to instance 'add_bias' of component 'adderComponent' [C:/Users/Rafael/Desktop/SSC_trec/Inmultitor_somehow/Inmultitor_somehow.srcs/sources_1/new/FPU_Multiplication.vhd:99]
INFO: [Synth 8-3491] module 'adderComponent' declared at 'C:/Users/Rafael/Desktop/SSC_trec/Inmultitor_somehow/Inmultitor_somehow.srcs/sources_1/new/adderComponent.vhd:7' bound to instance 'add_normalization' of component 'adderComponent' [C:/Users/Rafael/Desktop/SSC_trec/Inmultitor_somehow/Inmultitor_somehow.srcs/sources_1/new/FPU_Multiplication.vhd:103]
WARNING: [Synth 8-614] signal 'x' is read in the process but is not in the sensitivity list [C:/Users/Rafael/Desktop/SSC_trec/Inmultitor_somehow/Inmultitor_somehow.srcs/sources_1/new/FPU_Multiplication.vhd:112]
WARNING: [Synth 8-614] signal 'y' is read in the process but is not in the sensitivity list [C:/Users/Rafael/Desktop/SSC_trec/Inmultitor_somehow/Inmultitor_somehow.srcs/sources_1/new/FPU_Multiplication.vhd:112]
WARNING: [Synth 8-614] signal 'x' is read in the process but is not in the sensitivity list [C:/Users/Rafael/Desktop/SSC_trec/Inmultitor_somehow/Inmultitor_somehow.srcs/sources_1/new/FPU_Multiplication.vhd:157]
WARNING: [Synth 8-614] signal 'y' is read in the process but is not in the sensitivity list [C:/Users/Rafael/Desktop/SSC_trec/Inmultitor_somehow/Inmultitor_somehow.srcs/sources_1/new/FPU_Multiplication.vhd:157]
INFO: [Synth 8-256] done synthesizing module 'FPMultiplicator' (5#1) [C:/Users/Rafael/Desktop/SSC_trec/Inmultitor_somehow/Inmultitor_somehow.srcs/sources_1/new/FPU_Multiplication.vhd:12]
WARNING: [Synth 8-614] signal 'overflow' is read in the process but is not in the sensitivity list [C:/Users/Rafael/Desktop/SSC_trec/Inmultitor_somehow/Inmultitor_somehow.srcs/sources_1/new/FPU.vhd:35]
WARNING: [Synth 8-614] signal 'underflow' is read in the process but is not in the sensitivity list [C:/Users/Rafael/Desktop/SSC_trec/Inmultitor_somehow/Inmultitor_somehow.srcs/sources_1/new/FPU.vhd:35]
INFO: [Synth 8-256] done synthesizing module 'FPU' (6#1) [C:/Users/Rafael/Desktop/SSC_trec/Inmultitor_somehow/Inmultitor_somehow.srcs/sources_1/new/FPU.vhd:12]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1036.543 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1036.543 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcsg325-1
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcsg325-1
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1036.543 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1036.543 ; gain = 0.000
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   25 Bit       Adders := 25    
	   3 Input   25 Bit       Adders := 25    
+---XORs : 
	   2 Input      1 Bit         XORs := 81    
+---Muxes : 
	   3 Input   32 Bit        Muxes := 2     
	   2 Input   32 Bit        Muxes := 3     
	   3 Input   31 Bit        Muxes := 1     
	   2 Input   25 Bit        Muxes := 50    
	   2 Input   23 Bit        Muxes := 1     
	   3 Input    2 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:28 . Memory (MB): peak = 1036.543 ; gain = 0.000
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:28 . Memory (MB): peak = 1036.543 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:18 ; elapsed = 00:00:28 . Memory (MB): peak = 1036.543 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:24 ; elapsed = 00:00:34 . Memory (MB): peak = 1036.543 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:24 ; elapsed = 00:00:34 . Memory (MB): peak = 1036.543 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:24 ; elapsed = 00:00:34 . Memory (MB): peak = 1036.543 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:24 ; elapsed = 00:00:34 . Memory (MB): peak = 1036.543 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:24 ; elapsed = 00:00:34 . Memory (MB): peak = 1036.543 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:25 ; elapsed = 00:00:34 . Memory (MB): peak = 1036.543 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |   327|
|2     |LUT1   |    23|
|3     |LUT2   |    96|
|4     |LUT3   |    28|
|5     |LUT4   |  1053|
|6     |LUT5   |   573|
|7     |LUT6   |   554|
|8     |IBUF   |    64|
|9     |OBUF   |    34|
+------+-------+------+

Report Instance Areas: 
+------+---------------------+--------------------+------+
|      |Instance             |Module              |Cells |
+------+---------------------+--------------------+------+
|1     |top                  |                    |  2752|
|2     |  fpu_multiplication |FPMultiplicator     |  2541|
|3     |    mul_component    |multiplierComponent |  2541|
+------+---------------------+--------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:25 ; elapsed = 00:00:34 . Memory (MB): peak = 1036.543 ; gain = 0.000
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 6 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:25 ; elapsed = 00:00:35 . Memory (MB): peak = 1036.543 ; gain = 0.000
Synthesis Optimization Complete : Time (s): cpu = 00:00:25 ; elapsed = 00:00:35 . Memory (MB): peak = 1036.543 ; gain = 0.000
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.036 . Memory (MB): peak = 1036.543 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 327 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'FPU' is not ideal for floorplanning, since the cellview 'multiplierComponent' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1067.660 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
40 Infos, 7 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:42 . Memory (MB): peak = 1067.660 ; gain = 31.117
INFO: [Common 17-1381] The checkpoint 'C:/Users/Rafael/Desktop/SSC_trec/Inmultitor_somehow/Inmultitor_somehow.runs/synth_1/FPU.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file FPU_utilization_synth.rpt -pb FPU_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Jan 18 16:48:29 2023...
