{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1739502217869 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1739502217869 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 13 22:03:37 2025 " "Processing started: Thu Feb 13 22:03:37 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1739502217869 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739502217869 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off counter_with_features -c counter_with_features " "Command: quartus_map --read_settings_files=on --write_settings_files=off counter_with_features -c counter_with_features" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739502217869 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1739502218101 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1739502218101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter_with_features.v 2 2 " "Found 2 design units, including 2 entities, in source file counter_with_features.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter_with_features " "Found entity 1: counter_with_features" {  } { { "counter_with_features.v" "" { Text "C:/Users/Benjamin Betancourt/Desktop/Comp Eng Design Lab 2/Activity 4/counter_with_features.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739502221915 ""} { "Info" "ISGN_ENTITY_NAME" "2 counter_with_features_TB " "Found entity 2: counter_with_features_TB" {  } { { "counter_with_features.v" "" { Text "C:/Users/Benjamin Betancourt/Desktop/Comp Eng Design Lab 2/Activity 4/counter_with_features.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739502221915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739502221915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexsevensegmentdecoder.v 1 1 " "Found 1 design units, including 1 entities, in source file hexsevensegmentdecoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 hexSevenSegmentDecoder " "Found entity 1: hexSevenSegmentDecoder" {  } { { "hexSevenSegmentDecoder.v" "" { Text "C:/Users/Benjamin Betancourt/Desktop/Comp Eng Design Lab 2/Activity 4/hexSevenSegmentDecoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739502221916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739502221916 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "clockDiv.v(39) " "Verilog HDL syntax warning at clockDiv.v(39): extra block comment delimiter characters /* within block comment" {  } { { "output_files/clockDiv.v" "" { Text "C:/Users/Benjamin Betancourt/Desktop/Comp Eng Design Lab 2/Activity 4/output_files/clockDiv.v" 39 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Analysis & Synthesis" 0 -1 1739502221917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/clockdiv.v 1 1 " "Found 1 design units, including 1 entities, in source file output_files/clockdiv.v" { { "Info" "ISGN_ENTITY_NAME" "1 clockDiv " "Found entity 1: clockDiv" {  } { { "output_files/clockDiv.v" "" { Text "C:/Users/Benjamin Betancourt/Desktop/Comp Eng Design Lab 2/Activity 4/output_files/clockDiv.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739502221918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739502221918 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clkD counter_with_features.v(17) " "Verilog HDL Implicit Net warning at counter_with_features.v(17): created implicit net for \"clkD\"" {  } { { "counter_with_features.v" "" { Text "C:/Users/Benjamin Betancourt/Desktop/Comp Eng Design Lab 2/Activity 4/counter_with_features.v" 17 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739502221918 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "counter_with_features " "Elaborating entity \"counter_with_features\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1739502221933 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 counter_with_features.v(21) " "Verilog HDL assignment warning at counter_with_features.v(21): truncated value with size 32 to match size of target (4)" {  } { { "counter_with_features.v" "" { Text "C:/Users/Benjamin Betancourt/Desktop/Comp Eng Design Lab 2/Activity 4/counter_with_features.v" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1739502221934 "|counter_with_features"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 counter_with_features.v(23) " "Verilog HDL assignment warning at counter_with_features.v(23): truncated value with size 32 to match size of target (4)" {  } { { "counter_with_features.v" "" { Text "C:/Users/Benjamin Betancourt/Desktop/Comp Eng Design Lab 2/Activity 4/counter_with_features.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1739502221934 "|counter_with_features"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clockDiv clockDiv:divideC " "Elaborating entity \"clockDiv\" for hierarchy \"clockDiv:divideC\"" {  } { { "counter_with_features.v" "divideC" { Text "C:/Users/Benjamin Betancourt/Desktop/Comp Eng Design Lab 2/Activity 4/counter_with_features.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739502221937 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hexSevenSegmentDecoder hexSevenSegmentDecoder:display1 " "Elaborating entity \"hexSevenSegmentDecoder\" for hierarchy \"hexSevenSegmentDecoder:display1\"" {  } { { "counter_with_features.v" "display1" { Text "C:/Users/Benjamin Betancourt/Desktop/Comp Eng Design Lab 2/Activity 4/counter_with_features.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739502221938 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "toDisp1\[7\] VCC " "Pin \"toDisp1\[7\]\" is stuck at VCC" {  } { { "counter_with_features.v" "" { Text "C:/Users/Benjamin Betancourt/Desktop/Comp Eng Design Lab 2/Activity 4/counter_with_features.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1739502222094 "|counter_with_features|toDisp1[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1739502222094 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1739502222121 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1739502222297 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739502222297 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "counter_with_features.v" "" { Text "C:/Users/Benjamin Betancourt/Desktop/Comp Eng Design Lab 2/Activity 4/counter_with_features.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1739502222325 "|counter_with_features|clk"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1739502222325 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "44 " "Implemented 44 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1739502222325 ""} { "Info" "ICUT_CUT_TM_OPINS" "12 " "Implemented 12 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1739502222325 ""} { "Info" "ICUT_CUT_TM_LCELLS" "24 " "Implemented 24 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1739502222325 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1739502222325 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4785 " "Peak virtual memory: 4785 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1739502222331 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb 13 22:03:42 2025 " "Processing ended: Thu Feb 13 22:03:42 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1739502222331 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1739502222331 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1739502222331 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1739502222331 ""}
