\hypertarget{union__hw__i2c__flt}{}\section{\+\_\+hw\+\_\+i2c\+\_\+flt Union Reference}
\label{union__hw__i2c__flt}\index{\+\_\+hw\+\_\+i2c\+\_\+flt@{\+\_\+hw\+\_\+i2c\+\_\+flt}}


H\+W\+\_\+\+I2\+C\+\_\+\+F\+LT -\/ I2C Programmable Input Glitch Filter register (RW)  




{\ttfamily \#include $<$M\+K64\+F12\+\_\+i2c.\+h$>$}

\subsection*{Classes}
\begin{DoxyCompactItemize}
\item 
struct \hyperlink{struct__hw__i2c__flt_1_1__hw__i2c__flt__bitfields}{\+\_\+hw\+\_\+i2c\+\_\+flt\+\_\+bitfields}
\end{DoxyCompactItemize}
\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
uint8\+\_\+t {\bfseries U}\hypertarget{union__hw__i2c__flt_ab8b7e0b7a7cc5734403ade88e9467536}{}\label{union__hw__i2c__flt_ab8b7e0b7a7cc5734403ade88e9467536}

\item 
struct \hyperlink{struct__hw__i2c__flt_1_1__hw__i2c__flt__bitfields}{\+\_\+hw\+\_\+i2c\+\_\+flt\+::\+\_\+hw\+\_\+i2c\+\_\+flt\+\_\+bitfields} {\bfseries B}\hypertarget{union__hw__i2c__flt_aa8e3772a3f164956a8f56b483ea140bb}{}\label{union__hw__i2c__flt_aa8e3772a3f164956a8f56b483ea140bb}

\end{DoxyCompactItemize}


\subsection{Detailed Description}
H\+W\+\_\+\+I2\+C\+\_\+\+F\+LT -\/ I2C Programmable Input Glitch Filter register (RW) 

Reset value\+: 0x00U 

The documentation for this union was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/proj/piranha/code/piranha-\/ptc/src/receiver/mbed/\+T\+A\+R\+G\+E\+T\+\_\+\+K64\+F/\+T\+A\+R\+G\+E\+T\+\_\+\+Freescale/\+T\+A\+R\+G\+E\+T\+\_\+\+K\+P\+S\+D\+K\+\_\+\+M\+C\+U\+S/\+T\+A\+R\+G\+E\+T\+\_\+\+M\+C\+U\+\_\+\+K64\+F/device/device/\+M\+K64\+F12/M\+K64\+F12\+\_\+i2c.\+h\end{DoxyCompactItemize}
