/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  reg [3:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_14z = ~celloutsig_1_6z;
  assign celloutsig_0_2z = ~celloutsig_0_0z;
  assign celloutsig_0_14z = ~in_data[69];
  assign celloutsig_0_3z = ~in_data[14];
  assign celloutsig_1_7z = ~celloutsig_1_1z;
  assign celloutsig_0_0z = ~((in_data[56] | in_data[22]) & in_data[66]);
  assign celloutsig_0_18z = ~((celloutsig_0_9z | celloutsig_0_1z) & celloutsig_0_10z);
  assign celloutsig_1_4z = ~((in_data[178] | celloutsig_1_3z) & celloutsig_1_1z);
  assign celloutsig_1_6z = ~((in_data[139] | celloutsig_1_5z) & celloutsig_1_1z);
  assign celloutsig_1_11z = celloutsig_1_1z | ~(celloutsig_1_3z);
  assign celloutsig_0_5z = celloutsig_0_1z | ~(celloutsig_0_4z);
  assign celloutsig_1_19z = celloutsig_1_7z | ~(celloutsig_1_16z);
  assign celloutsig_0_7z = celloutsig_0_0z | ~(celloutsig_0_2z);
  assign celloutsig_0_16z = celloutsig_0_2z | ~(celloutsig_0_10z);
  assign celloutsig_1_1z = in_data[169] | ~(in_data[152]);
  assign celloutsig_1_2z = celloutsig_1_0z | ~(celloutsig_1_1z);
  assign celloutsig_1_18z = { celloutsig_1_8z, celloutsig_1_14z, celloutsig_1_2z, celloutsig_1_12z, celloutsig_1_11z } && { celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_16z, celloutsig_1_14z, celloutsig_1_9z };
  assign celloutsig_0_21z = { celloutsig_0_15z, celloutsig_0_19z, celloutsig_0_16z } && { celloutsig_0_14z, celloutsig_0_5z, celloutsig_0_9z };
  assign celloutsig_1_5z = { in_data[145:127], celloutsig_1_4z, celloutsig_1_4z } && { in_data[138:125], celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_1_8z = { in_data[115:114], celloutsig_1_7z, celloutsig_1_5z, celloutsig_1_1z } && { celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_5z, celloutsig_1_6z };
  assign celloutsig_0_4z = ! { in_data[72:64], celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_1z };
  assign celloutsig_1_12z = ! { celloutsig_1_9z, celloutsig_1_8z, celloutsig_1_3z };
  assign celloutsig_0_9z = ! { in_data[92:90], celloutsig_0_0z, celloutsig_0_3z };
  assign celloutsig_0_10z = ! { in_data[82:74], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_7z, celloutsig_0_0z };
  assign celloutsig_0_15z = ! { celloutsig_0_9z, celloutsig_0_9z, celloutsig_0_7z };
  assign celloutsig_0_1z = ! in_data[64:54];
  always_latch
    if (!celloutsig_1_19z) celloutsig_0_17z = 4'h0;
    else if (clkin_data[0]) celloutsig_0_17z = { celloutsig_0_5z, celloutsig_0_2z, celloutsig_0_14z, celloutsig_0_6z };
  assign celloutsig_1_13z = ~((celloutsig_1_4z & celloutsig_1_3z) | (celloutsig_1_6z & celloutsig_1_0z));
  assign celloutsig_1_16z = ~((celloutsig_1_13z & celloutsig_1_5z) | (celloutsig_1_4z & celloutsig_1_13z));
  assign celloutsig_0_6z = ~((celloutsig_0_1z & celloutsig_0_1z) | (celloutsig_0_3z & in_data[54]));
  assign celloutsig_0_19z = ~((celloutsig_0_18z & celloutsig_0_7z) | (celloutsig_0_5z & celloutsig_0_15z));
  assign celloutsig_0_20z = ~((in_data[55] & celloutsig_0_5z) | (celloutsig_0_17z[1] & celloutsig_0_1z));
  assign celloutsig_1_0z = ~((in_data[125] & in_data[150]) | (in_data[158] & in_data[181]));
  assign celloutsig_1_3z = ~((celloutsig_1_0z & celloutsig_1_0z) | (celloutsig_1_1z & celloutsig_1_0z));
  assign celloutsig_1_9z = ~((celloutsig_1_7z & celloutsig_1_8z) | (celloutsig_1_5z & celloutsig_1_6z));
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_20z, celloutsig_0_21z };
endmodule
