INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/256737/Documents/projekt/pwm/pwm.srcs/sim_1/new/tb_pwm.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_pwm'
