$date
	Thu Jul 26 22:41:53 2018
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module wait_test $end
$var reg 1 ! a $end
$var reg 1 " clk $end
$var reg 1 # test $end
$upscope $end
