TRACE::2022-08-29.16:33:22::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:33:22::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:33:22::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:33:25::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw
TRACE::2022-08-29.16:33:25::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:33:25::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-29.16:33:25::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-08-29.16:33:38::SCWPlatform::Opened new HwDB with name Accumulator_bd_wrapper_0
TRACE::2022-08-29.16:33:38::SCWWriter::formatted JSON is {
	"platformName":	"AXI_DMA_Accumulator_Platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"AXI_DMA_Accumulator_Platform",
	"platHandOff":	"/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/Accumulator_bd_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/Accumulator_bd_wrapper.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	""
}
TRACE::2022-08-29.16:33:38::SCWWriter::formatted JSON is {
	"platformName":	"AXI_DMA_Accumulator_Platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"AXI_DMA_Accumulator_Platform",
	"platHandOff":	"/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/Accumulator_bd_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/Accumulator_bd_wrapper.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"AXI_DMA_Accumulator_Platform",
	"systems":	[{
			"systemName":	"AXI_DMA_Accumulator_Platform",
			"systemDesc":	"AXI_DMA_Accumulator_Platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"AXI_DMA_Accumulator_Platform"
		}]
}
TRACE::2022-08-29.16:33:38::SCWPlatform::Boot application domains not present, creating them
TRACE::2022-08-29.16:33:38::SCWDomain::checking for install qemu data   : 
TRACE::2022-08-29.16:33:38::SCWDomain:: Using the QEMU Data from install at  : /home/yuhaoliu/Tools/Hardware/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/
TRACE::2022-08-29.16:33:38::SCWDomain:: Using the QEMU args  from install at  : /home/yuhaoliu/Tools/Hardware/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt
TRACE::2022-08-29.16:33:38::SCWDomain:: Using the PMUQEMU args from install at  : /home/yuhaoliu/Tools/Hardware/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/pmu_args.txt
TRACE::2022-08-29.16:33:38::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:33:38::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:33:38::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:33:38::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw
TRACE::2022-08-29.16:33:38::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:33:38::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-29.16:33:38::SCWPlatform::Trying to set the existing hwdb with name Accumulator_bd_wrapper_0
TRACE::2022-08-29.16:33:38::SCWPlatform::Opened existing hwdb Accumulator_bd_wrapper_0
TRACE::2022-08-29.16:33:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-29.16:33:38::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:33:38::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:33:38::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:33:38::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw
TRACE::2022-08-29.16:33:38::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:33:38::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-29.16:33:38::SCWPlatform::Trying to set the existing hwdb with name Accumulator_bd_wrapper_0
TRACE::2022-08-29.16:33:38::SCWPlatform::Opened existing hwdb Accumulator_bd_wrapper_0
TRACE::2022-08-29.16:33:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-29.16:33:38::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:33:38::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:33:38::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:33:38::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw
TRACE::2022-08-29.16:33:38::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:33:38::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-29.16:33:38::SCWPlatform::Trying to set the existing hwdb with name Accumulator_bd_wrapper_0
TRACE::2022-08-29.16:33:38::SCWPlatform::Opened existing hwdb Accumulator_bd_wrapper_0
TRACE::2022-08-29.16:33:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-29.16:33:38::SCWPlatform::Boot application domain added for zynqmp_fsbl
TRACE::2022-08-29.16:33:38::SCWPlatform::Generating the sources  .
TRACE::2022-08-29.16:33:38::SCWBDomain::Generating boot domain sources.
TRACE::2022-08-29.16:33:38::SCWBDomain:: Generating the zynqmp_fsbl Application.
TRACE::2022-08-29.16:33:38::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:33:38::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:33:38::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:33:38::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw
TRACE::2022-08-29.16:33:38::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:33:38::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-29.16:33:38::SCWPlatform::Trying to set the existing hwdb with name Accumulator_bd_wrapper_0
TRACE::2022-08-29.16:33:38::SCWPlatform::Opened existing hwdb Accumulator_bd_wrapper_0
TRACE::2022-08-29.16:33:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-29.16:33:38::SCWMssOS::Checking the sw design at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-29.16:33:38::SCWMssOS::DEBUG:  swdes dump  
TRACE::2022-08-29.16:33:38::SCWMssOS::No sw design opened at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-29.16:33:38::SCWMssOS::mss does not exists at /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-29.16:33:38::SCWMssOS::Creating sw design at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-29.16:33:38::SCWMssOS::Adding the swdes entry, created swdb /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss with des name /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-29.16:33:38::SCWMssOS::updating the scw layer changes to swdes at   /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-29.16:33:38::SCWMssOS::Writing mss at /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-29.16:33:38::SCWMssOS::Completed writing the mss file at /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp
TRACE::2022-08-29.16:33:38::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2022-08-29.16:33:38::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2022-08-29.16:33:38::SCWBDomain::Completed writing the mss file at /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp
TRACE::2022-08-29.16:33:44::SCWPlatform::Generating sources Done.
TRACE::2022-08-29.16:33:44::SCWDomain::checking for install qemu data   : 
TRACE::2022-08-29.16:33:44::SCWDomain:: Using the QEMU Data from install at  : /home/yuhaoliu/Tools/Hardware/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/
TRACE::2022-08-29.16:33:44::SCWDomain:: Using the QEMU args  from install at  : /home/yuhaoliu/Tools/Hardware/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt
TRACE::2022-08-29.16:33:44::SCWDomain:: Using the PMUQEMU args from install at  : /home/yuhaoliu/Tools/Hardware/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/pmu_args.txt
TRACE::2022-08-29.16:33:44::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:33:44::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:33:44::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:33:44::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw
TRACE::2022-08-29.16:33:44::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:33:44::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-29.16:33:44::SCWPlatform::Trying to set the existing hwdb with name Accumulator_bd_wrapper_0
TRACE::2022-08-29.16:33:44::SCWPlatform::Opened existing hwdb Accumulator_bd_wrapper_0
TRACE::2022-08-29.16:33:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-29.16:33:44::SCWPlatform::Boot application domain added for zynqmp_pmufw
TRACE::2022-08-29.16:33:44::SCWPlatform::Generating the sources  .
TRACE::2022-08-29.16:33:44::SCWBDomain::Generating boot domain sources.
TRACE::2022-08-29.16:33:44::SCWBDomain:: Generating the zynqmp_pmufw Application.
TRACE::2022-08-29.16:33:44::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:33:44::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:33:44::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:33:44::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw
TRACE::2022-08-29.16:33:44::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:33:44::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-29.16:33:44::SCWPlatform::Trying to set the existing hwdb with name Accumulator_bd_wrapper_0
TRACE::2022-08-29.16:33:44::SCWPlatform::Opened existing hwdb Accumulator_bd_wrapper_0
TRACE::2022-08-29.16:33:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-29.16:33:44::SCWMssOS::Checking the sw design at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-08-29.16:33:44::SCWMssOS::DEBUG:  swdes dump  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss||

TRACE::2022-08-29.16:33:44::SCWMssOS::No sw design opened at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-08-29.16:33:44::SCWMssOS::mss does not exists at /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-08-29.16:33:44::SCWMssOS::Creating sw design at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-08-29.16:33:44::SCWMssOS::Adding the swdes entry, created swdb /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss with des name /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-08-29.16:33:44::SCWMssOS::updating the scw layer changes to swdes at   /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-08-29.16:33:44::SCWMssOS::Writing mss at /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-08-29.16:33:44::SCWMssOS::Completed writing the mss file at /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp
TRACE::2022-08-29.16:33:44::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2022-08-29.16:33:44::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2022-08-29.16:33:44::SCWBDomain::Completed writing the mss file at /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp
TRACE::2022-08-29.16:33:48::SCWPlatform::Generating sources Done.
TRACE::2022-08-29.16:33:48::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:33:48::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:33:48::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:33:48::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw
TRACE::2022-08-29.16:33:48::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:33:48::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-29.16:33:48::SCWPlatform::Trying to set the existing hwdb with name Accumulator_bd_wrapper_0
TRACE::2022-08-29.16:33:48::SCWPlatform::Opened existing hwdb Accumulator_bd_wrapper_0
TRACE::2022-08-29.16:33:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-29.16:33:48::SCWMssOS::Checking the sw design at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-29.16:33:48::SCWMssOS::DEBUG:  swdes dump  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss||
/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss||

KEYINFO::2022-08-29.16:33:49::SCWMssOS::Could not open the swdb for /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
KEYINFO::2022-08-29.16:33:49::SCWMssOS::Could not open the sw design at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
ERROR: [Hsi 55-1558] Software Design /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss is not found

TRACE::2022-08-29.16:33:49::SCWMssOS::Cleared the swdb table entry
KEYINFO::2022-08-29.16:33:49::SCWMssOS::Could not open the swdb for /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
KEYINFO::2022-08-29.16:33:49::SCWMssOS::Could not open the sw design at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
ERROR: [Hsi 55-1558] Software Design /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss is not found

TRACE::2022-08-29.16:33:49::SCWMssOS::Cleared the swdb table entry
TRACE::2022-08-29.16:33:49::SCWMssOS::No sw design opened at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-29.16:33:49::SCWMssOS::mss exists loading the mss file  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-29.16:33:49::SCWMssOS::Opened the sw design from mss  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-29.16:33:49::SCWMssOS::Adding the swdes entry /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss with des name system
TRACE::2022-08-29.16:33:49::SCWMssOS::updating the scw layer about changes
TRACE::2022-08-29.16:33:49::SCWMssOS::Opened the sw design.  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-29.16:33:49::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:33:49::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:33:49::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:33:49::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw
TRACE::2022-08-29.16:33:50::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:33:50::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-29.16:33:50::SCWPlatform::Trying to set the existing hwdb with name Accumulator_bd_wrapper_0
TRACE::2022-08-29.16:33:50::SCWPlatform::Opened existing hwdb Accumulator_bd_wrapper_0
TRACE::2022-08-29.16:33:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-29.16:33:50::SCWMssOS::Checking the sw design at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-08-29.16:33:50::SCWMssOS::DEBUG:  swdes dump  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2022-08-29.16:33:50::SCWMssOS::No sw design opened at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-08-29.16:33:50::SCWMssOS::mss exists loading the mss file  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-08-29.16:33:50::SCWMssOS::Opened the sw design from mss  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-08-29.16:33:50::SCWMssOS::Adding the swdes entry /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss with des name system_0
TRACE::2022-08-29.16:33:50::SCWMssOS::updating the scw layer about changes
TRACE::2022-08-29.16:33:50::SCWMssOS::Opened the sw design.  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-08-29.16:33:50::SCWMssOS::Saving the mss changes /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-29.16:33:50::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-08-29.16:33:50::SCWMssOS::Completed writemss as part of save.
TRACE::2022-08-29.16:33:50::SCWMssOS::Commit changes completed.
TRACE::2022-08-29.16:33:50::SCWMssOS::Saving the mss changes /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-08-29.16:33:50::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-08-29.16:33:50::SCWMssOS::Completed writemss as part of save.
TRACE::2022-08-29.16:33:50::SCWMssOS::Commit changes completed.
TRACE::2022-08-29.16:33:50::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:33:50::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:33:50::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:33:50::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw
TRACE::2022-08-29.16:33:50::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:33:50::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-29.16:33:50::SCWPlatform::Trying to set the existing hwdb with name Accumulator_bd_wrapper_0
TRACE::2022-08-29.16:33:50::SCWPlatform::Opened existing hwdb Accumulator_bd_wrapper_0
TRACE::2022-08-29.16:33:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-29.16:33:50::SCWMssOS::Checking the sw design at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-29.16:33:50::SCWMssOS::DEBUG:  swdes dump  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2022-08-29.16:33:50::SCWMssOS::Sw design exists and opened at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-29.16:33:50::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:33:50::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:33:50::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:33:50::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw
TRACE::2022-08-29.16:33:50::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:33:50::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-29.16:33:50::SCWPlatform::Trying to set the existing hwdb with name Accumulator_bd_wrapper_0
TRACE::2022-08-29.16:33:50::SCWPlatform::Opened existing hwdb Accumulator_bd_wrapper_0
TRACE::2022-08-29.16:33:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-29.16:33:50::SCWMssOS::Checking the sw design at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-29.16:33:50::SCWMssOS::DEBUG:  swdes dump  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2022-08-29.16:33:50::SCWMssOS::Sw design exists and opened at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-29.16:33:50::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:33:50::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:33:50::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:33:50::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw
TRACE::2022-08-29.16:33:50::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:33:50::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-29.16:33:50::SCWPlatform::Trying to set the existing hwdb with name Accumulator_bd_wrapper_0
TRACE::2022-08-29.16:33:50::SCWPlatform::Opened existing hwdb Accumulator_bd_wrapper_0
TRACE::2022-08-29.16:33:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-29.16:33:50::SCWMssOS::Checking the sw design at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-29.16:33:50::SCWMssOS::DEBUG:  swdes dump  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2022-08-29.16:33:50::SCWMssOS::Sw design exists and opened at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-29.16:33:50::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:33:50::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:33:50::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:33:50::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw
TRACE::2022-08-29.16:33:50::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:33:50::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-29.16:33:50::SCWPlatform::Trying to set the existing hwdb with name Accumulator_bd_wrapper_0
TRACE::2022-08-29.16:33:50::SCWPlatform::Opened existing hwdb Accumulator_bd_wrapper_0
TRACE::2022-08-29.16:33:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-29.16:33:50::SCWMssOS::Checking the sw design at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-08-29.16:33:50::SCWMssOS::DEBUG:  swdes dump  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2022-08-29.16:33:50::SCWMssOS::Sw design exists and opened at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-08-29.16:33:50::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:33:50::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:33:50::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:33:50::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw
TRACE::2022-08-29.16:33:50::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:33:50::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-29.16:33:50::SCWPlatform::Trying to set the existing hwdb with name Accumulator_bd_wrapper_0
TRACE::2022-08-29.16:33:50::SCWPlatform::Opened existing hwdb Accumulator_bd_wrapper_0
TRACE::2022-08-29.16:33:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-29.16:33:50::SCWMssOS::Checking the sw design at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-08-29.16:33:50::SCWMssOS::DEBUG:  swdes dump  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2022-08-29.16:33:50::SCWMssOS::Sw design exists and opened at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-08-29.16:33:50::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:33:50::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:33:50::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:33:50::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw
TRACE::2022-08-29.16:33:50::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:33:50::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-29.16:33:50::SCWPlatform::Trying to set the existing hwdb with name Accumulator_bd_wrapper_0
TRACE::2022-08-29.16:33:50::SCWPlatform::Opened existing hwdb Accumulator_bd_wrapper_0
TRACE::2022-08-29.16:33:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-29.16:33:50::SCWMssOS::Checking the sw design at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-08-29.16:33:50::SCWMssOS::DEBUG:  swdes dump  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2022-08-29.16:33:50::SCWMssOS::Sw design exists and opened at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-08-29.16:33:50::SCWWriter::formatted JSON is {
	"platformName":	"AXI_DMA_Accumulator_Platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"AXI_DMA_Accumulator_Platform",
	"platHandOff":	"/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/Accumulator_bd_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/Accumulator_bd_wrapper.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"psu_cortexa53_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects  ",
	"pmufwExtraCompilerFlags":	"-MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects  ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"AXI_DMA_Accumulator_Platform",
	"systems":	[{
			"systemName":	"AXI_DMA_Accumulator_Platform",
			"systemDesc":	"AXI_DMA_Accumulator_Platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"AXI_DMA_Accumulator_Platform",
			"sysActiveDom":	"zynqmp_pmufw",
			"sysDefaultDom":	"",
			"domains":	[{
					"domainName":	"zynqmp_fsbl",
					"domainDispName":	"zynqmp_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"99edddb18a4e1920f95ed43224ef1984",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"bootDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4", "xilsecure:4.3", "xilpm:3.2"],
					"libOptions":	{
						"standalone":	{
							"zynqmp_fsbl_bsp":	"true",
							"libOptionNames":	["zynqmp_fsbl_bsp"]
						},
						"xilffs":	{
							"read_only":	"true",
							"use_mkfs":	"false",
							"libOptionNames":	["read_only", "use_mkfs"]
						},
						"libsContainingOptions":	["standalone", "xilffs"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynqmp_pmufw",
					"domainDispName":	"zynqmp_pmufw",
					"domainDesc":	"PMUFW Application BSP - Auto Generated.",
					"processors":	"psu_pmu_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"2350db48e401e7632f3aad060a0bb970",
					"compatibleApp":	"zynqmp_pmufw",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilfpga:5.3", "xilsecure:4.3", "xilskey:7.0"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2022-08-29.16:33:50::SCWDomain::checking for install qemu data   : 
TRACE::2022-08-29.16:33:50::SCWDomain:: Using the QEMU Data from install at  : /home/yuhaoliu/Tools/Hardware/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/
TRACE::2022-08-29.16:33:50::SCWDomain:: Using the QEMU args  from install at  : /home/yuhaoliu/Tools/Hardware/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt
TRACE::2022-08-29.16:33:50::SCWDomain:: Using the PMUQEMU args from install at  : /home/yuhaoliu/Tools/Hardware/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/pmu_args.txt
TRACE::2022-08-29.16:33:50::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:33:50::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:33:50::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:33:50::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw
TRACE::2022-08-29.16:33:50::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:33:50::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-29.16:33:50::SCWPlatform::Trying to set the existing hwdb with name Accumulator_bd_wrapper_0
TRACE::2022-08-29.16:33:50::SCWPlatform::Opened existing hwdb Accumulator_bd_wrapper_0
TRACE::2022-08-29.16:33:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-29.16:33:50::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:33:50::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:33:50::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:33:50::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw
TRACE::2022-08-29.16:33:50::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:33:50::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-29.16:33:50::SCWPlatform::Trying to set the existing hwdb with name Accumulator_bd_wrapper_0
TRACE::2022-08-29.16:33:50::SCWPlatform::Opened existing hwdb Accumulator_bd_wrapper_0
TRACE::2022-08-29.16:33:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-29.16:33:50::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:33:50::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:33:50::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:33:50::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw
TRACE::2022-08-29.16:33:50::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:33:50::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-29.16:33:50::SCWPlatform::Trying to set the existing hwdb with name Accumulator_bd_wrapper_0
TRACE::2022-08-29.16:33:50::SCWPlatform::Opened existing hwdb Accumulator_bd_wrapper_0
TRACE::2022-08-29.16:33:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-29.16:33:50::SCWMssOS::Checking the sw design at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-08-29.16:33:50::SCWMssOS::DEBUG:  swdes dump  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2022-08-29.16:33:50::SCWMssOS::No sw design opened at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-08-29.16:33:50::SCWMssOS::mss does not exists at /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-08-29.16:33:50::SCWMssOS::Creating sw design at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-08-29.16:33:51::SCWMssOS::Adding the swdes entry, created swdb /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss with des name /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-08-29.16:33:51::SCWMssOS::updating the scw layer changes to swdes at   /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-08-29.16:33:51::SCWMssOS::Writing mss at /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-08-29.16:33:51::SCWMssOS::Completed writing the mss file at /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/psu_cortexa53_0/standalone_domain/bsp
TRACE::2022-08-29.16:33:51::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2022-08-29.16:33:51::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2022-08-29.16:33:51::SCWMssOS::Completed writing the mss file at /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/psu_cortexa53_0/standalone_domain/bsp
TRACE::2022-08-29.16:33:51::SCWMssOS::Forcing BSP Sources regeneration.
TRACE::2022-08-29.16:33:56::SCWMssOS::Saving the mss changes /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-29.16:33:56::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-08-29.16:33:56::SCWMssOS::Completed writemss as part of save.
TRACE::2022-08-29.16:33:56::SCWMssOS::Commit changes completed.
TRACE::2022-08-29.16:33:56::SCWMssOS::Saving the mss changes /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-08-29.16:33:56::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-08-29.16:33:56::SCWMssOS::Completed writemss as part of save.
TRACE::2022-08-29.16:33:56::SCWMssOS::Commit changes completed.
TRACE::2022-08-29.16:33:56::SCWMssOS::Saving the mss changes /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-08-29.16:33:56::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-08-29.16:33:56::SCWMssOS::Running validate of swdbs.
KEYINFO::2022-08-29.16:33:56::SCWMssOS::Could not open the swdb for /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
KEYINFO::2022-08-29.16:33:56::SCWMssOS::Could not open the sw design at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
ERROR: [Hsi 55-1558] Software Design /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss is not found

TRACE::2022-08-29.16:33:56::SCWMssOS::Cleared the swdb table entry
TRACE::2022-08-29.16:33:56::SCWMssOS::Adding the swdes entry, mss present, able to open swdb /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss with des name system_1
TRACE::2022-08-29.16:33:56::SCWMssOS::Writing the mss file completed /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-08-29.16:33:56::SCWMssOS::Commit changes completed.
TRACE::2022-08-29.16:33:56::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:33:56::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:33:56::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:33:56::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw
TRACE::2022-08-29.16:33:56::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:33:56::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-29.16:33:56::SCWPlatform::Trying to set the existing hwdb with name Accumulator_bd_wrapper_0
TRACE::2022-08-29.16:33:56::SCWPlatform::Opened existing hwdb Accumulator_bd_wrapper_0
TRACE::2022-08-29.16:33:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-29.16:33:56::SCWMssOS::Checking the sw design at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-29.16:33:56::SCWMssOS::DEBUG:  swdes dump  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2022-08-29.16:33:56::SCWMssOS::Sw design exists and opened at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-29.16:33:56::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:33:56::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:33:56::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:33:56::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw
TRACE::2022-08-29.16:33:56::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:33:56::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-29.16:33:56::SCWPlatform::Trying to set the existing hwdb with name Accumulator_bd_wrapper_0
TRACE::2022-08-29.16:33:56::SCWPlatform::Opened existing hwdb Accumulator_bd_wrapper_0
TRACE::2022-08-29.16:33:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-29.16:33:56::SCWMssOS::Checking the sw design at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-29.16:33:56::SCWMssOS::DEBUG:  swdes dump  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2022-08-29.16:33:56::SCWMssOS::Sw design exists and opened at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-29.16:33:56::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:33:56::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:33:56::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:33:56::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw
TRACE::2022-08-29.16:33:56::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:33:56::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-29.16:33:56::SCWPlatform::Trying to set the existing hwdb with name Accumulator_bd_wrapper_0
TRACE::2022-08-29.16:33:56::SCWPlatform::Opened existing hwdb Accumulator_bd_wrapper_0
TRACE::2022-08-29.16:33:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-29.16:33:56::SCWMssOS::Checking the sw design at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-29.16:33:56::SCWMssOS::DEBUG:  swdes dump  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2022-08-29.16:33:56::SCWMssOS::Sw design exists and opened at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-29.16:33:56::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:33:56::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:33:56::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:33:56::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw
TRACE::2022-08-29.16:33:56::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:33:56::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-29.16:33:56::SCWPlatform::Trying to set the existing hwdb with name Accumulator_bd_wrapper_0
TRACE::2022-08-29.16:33:56::SCWPlatform::Opened existing hwdb Accumulator_bd_wrapper_0
TRACE::2022-08-29.16:33:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-29.16:33:56::SCWMssOS::Checking the sw design at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-08-29.16:33:56::SCWMssOS::DEBUG:  swdes dump  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2022-08-29.16:33:56::SCWMssOS::Sw design exists and opened at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-08-29.16:33:56::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:33:56::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:33:56::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:33:56::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw
TRACE::2022-08-29.16:33:56::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:33:56::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-29.16:33:56::SCWPlatform::Trying to set the existing hwdb with name Accumulator_bd_wrapper_0
TRACE::2022-08-29.16:33:56::SCWPlatform::Opened existing hwdb Accumulator_bd_wrapper_0
TRACE::2022-08-29.16:33:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-29.16:33:56::SCWMssOS::Checking the sw design at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-08-29.16:33:56::SCWMssOS::DEBUG:  swdes dump  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2022-08-29.16:33:56::SCWMssOS::Sw design exists and opened at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-08-29.16:33:56::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:33:56::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:33:56::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:33:56::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw
TRACE::2022-08-29.16:33:56::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:33:56::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-29.16:33:56::SCWPlatform::Trying to set the existing hwdb with name Accumulator_bd_wrapper_0
TRACE::2022-08-29.16:33:56::SCWPlatform::Opened existing hwdb Accumulator_bd_wrapper_0
TRACE::2022-08-29.16:33:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-29.16:33:56::SCWMssOS::Checking the sw design at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-08-29.16:33:56::SCWMssOS::DEBUG:  swdes dump  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2022-08-29.16:33:56::SCWMssOS::Sw design exists and opened at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-08-29.16:33:56::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:33:56::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:33:56::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:33:56::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw
TRACE::2022-08-29.16:33:56::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:33:56::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-29.16:33:56::SCWPlatform::Trying to set the existing hwdb with name Accumulator_bd_wrapper_0
TRACE::2022-08-29.16:33:56::SCWPlatform::Opened existing hwdb Accumulator_bd_wrapper_0
TRACE::2022-08-29.16:33:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-29.16:33:56::SCWMssOS::Checking the sw design at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-08-29.16:33:56::SCWMssOS::DEBUG:  swdes dump  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2022-08-29.16:33:56::SCWMssOS::Sw design exists and opened at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-08-29.16:33:56::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:33:56::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:33:56::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:33:56::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw
TRACE::2022-08-29.16:33:56::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:33:56::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-29.16:33:56::SCWPlatform::Trying to set the existing hwdb with name Accumulator_bd_wrapper_0
TRACE::2022-08-29.16:33:56::SCWPlatform::Opened existing hwdb Accumulator_bd_wrapper_0
TRACE::2022-08-29.16:33:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-29.16:33:56::SCWMssOS::Checking the sw design at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-08-29.16:33:56::SCWMssOS::DEBUG:  swdes dump  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2022-08-29.16:33:56::SCWMssOS::Sw design exists and opened at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-08-29.16:33:56::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:33:56::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:33:56::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:33:56::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw
TRACE::2022-08-29.16:33:56::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:33:56::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-29.16:33:56::SCWPlatform::Trying to set the existing hwdb with name Accumulator_bd_wrapper_0
TRACE::2022-08-29.16:33:56::SCWPlatform::Opened existing hwdb Accumulator_bd_wrapper_0
TRACE::2022-08-29.16:33:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-29.16:33:56::SCWMssOS::Checking the sw design at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-08-29.16:33:56::SCWMssOS::DEBUG:  swdes dump  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2022-08-29.16:33:56::SCWMssOS::Sw design exists and opened at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-08-29.16:33:56::SCWWriter::formatted JSON is {
	"platformName":	"AXI_DMA_Accumulator_Platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"AXI_DMA_Accumulator_Platform",
	"platHandOff":	"/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/Accumulator_bd_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/Accumulator_bd_wrapper.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"psu_cortexa53_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects  ",
	"pmufwExtraCompilerFlags":	"-MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects  ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"AXI_DMA_Accumulator_Platform",
	"systems":	[{
			"systemName":	"AXI_DMA_Accumulator_Platform",
			"systemDesc":	"AXI_DMA_Accumulator_Platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"AXI_DMA_Accumulator_Platform",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynqmp_fsbl",
					"domainDispName":	"zynqmp_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"99edddb18a4e1920f95ed43224ef1984",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"bootDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4", "xilsecure:4.3", "xilpm:3.2"],
					"libOptions":	{
						"standalone":	{
							"zynqmp_fsbl_bsp":	"true",
							"libOptionNames":	["zynqmp_fsbl_bsp"]
						},
						"xilffs":	{
							"read_only":	"true",
							"use_mkfs":	"false",
							"libOptionNames":	["read_only", "use_mkfs"]
						},
						"libsContainingOptions":	["standalone", "xilffs"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynqmp_pmufw",
					"domainDispName":	"zynqmp_pmufw",
					"domainDesc":	"PMUFW Application BSP - Auto Generated.",
					"processors":	"psu_pmu_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"2350db48e401e7632f3aad060a0bb970",
					"compatibleApp":	"zynqmp_pmufw",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilfpga:5.3", "xilsecure:4.3", "xilskey:7.0"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone_domain",
					"domainDesc":	"standalone_domain",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"/home/yuhaoliu/Tools/Hardware/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt",
					"qemuData":	"/home/yuhaoliu/Tools/Hardware/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/",
					"pmuQemuArgs":	"/home/yuhaoliu/Tools/Hardware/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/pmu_args.txt",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"5bec6c76a2fd7db1d037523341b967be",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2022-08-29.16:33:56::SCWPlatform::Started generating the artifacts platform AXI_DMA_Accumulator_Platform
TRACE::2022-08-29.16:33:56::SCWPlatform::Sanity checking of platform is completed
LOG::2022-08-29.16:33:56::SCWPlatform::Started generating the artifacts for system configuration AXI_DMA_Accumulator_Platform
LOG::2022-08-29.16:33:56::SCWSystem::Checking the domain zynqmp_fsbl
LOG::2022-08-29.16:33:56::SCWSystem::Doing application build for :  zynqmp_fsbl
TRACE::2022-08-29.16:33:56::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2022-08-29.16:33:56::SCWDomain::Skipping the build for domain :  zynqmp_fsbl
LOG::2022-08-29.16:33:56::SCWSystem::Checking the domain zynqmp_pmufw
LOG::2022-08-29.16:33:56::SCWSystem::Doing application build for :  zynqmp_pmufw
TRACE::2022-08-29.16:33:56::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2022-08-29.16:33:56::SCWDomain::Skipping the build for domain :  zynqmp_pmufw
LOG::2022-08-29.16:33:56::SCWSystem::Checking the domain standalone_domain
LOG::2022-08-29.16:33:56::SCWSystem::Not a boot domain 
LOG::2022-08-29.16:33:56::SCWSystem::Started Processing the domain standalone_domain
TRACE::2022-08-29.16:33:56::SCWDomain::Generating domain artifcats
TRACE::2022-08-29.16:33:56::SCWMssOS::Generating standalone artifcats
TRACE::2022-08-29.16:33:56::SCWMssOS::Copying the qemu file from  /home/yuhaoliu/Tools/Hardware/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt To /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/export/AXI_DMA_Accumulator_Platform/sw/AXI_DMA_Accumulator_Platform/qemu/
TRACE::2022-08-29.16:33:56::SCWMssOS::Copying the qemu file from  /home/yuhaoliu/Tools/Hardware/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt To /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/export/AXI_DMA_Accumulator_Platform/sw/AXI_DMA_Accumulator_Platform/qemu/
TRACE::2022-08-29.16:33:56::SCWMssOS::Copying the qemu file from  /home/yuhaoliu/Tools/Hardware/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt To /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/export/AXI_DMA_Accumulator_Platform/sw/AXI_DMA_Accumulator_Platform/standalone_domain/qemu/
TRACE::2022-08-29.16:33:56::SCWMssOS::Copying the qemu file from  /home/yuhaoliu/Tools/Hardware/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt To /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/export/AXI_DMA_Accumulator_Platform/sw/AXI_DMA_Accumulator_Platform/standalone_domain/qemu/
TRACE::2022-08-29.16:33:56::SCWMssOS:: Copying the user libraries. 
TRACE::2022-08-29.16:33:56::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:33:56::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:33:56::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:33:56::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw
TRACE::2022-08-29.16:33:56::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:33:56::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-29.16:33:56::SCWPlatform::Trying to set the existing hwdb with name Accumulator_bd_wrapper_0
TRACE::2022-08-29.16:33:56::SCWPlatform::Opened existing hwdb Accumulator_bd_wrapper_0
TRACE::2022-08-29.16:33:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-29.16:33:56::SCWMssOS::Checking the sw design at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-08-29.16:33:56::SCWMssOS::DEBUG:  swdes dump  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2022-08-29.16:33:56::SCWMssOS::Sw design exists and opened at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-08-29.16:33:56::SCWMssOS::Completed writing the mss file at /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/psu_cortexa53_0/standalone_domain/bsp
TRACE::2022-08-29.16:33:56::SCWMssOS::Mss edits present, copying mssfile into export location /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-08-29.16:33:56::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2022-08-29.16:33:56::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2022-08-29.16:33:56::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2022-08-29.16:33:56::SCWMssOS::skipping the bsp build ... 
TRACE::2022-08-29.16:33:56::SCWMssOS::Copying to export directory.
TRACE::2022-08-29.16:33:56::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2022-08-29.16:33:56::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
TRACE::2022-08-29.16:33:56::SCWMssOS:: Completed Standalone Artifacts creation 
LOG::2022-08-29.16:33:56::SCWSystem::Completed Processing the domain standalone_domain
LOG::2022-08-29.16:33:56::SCWSystem::Completed Processing the sysconfig AXI_DMA_Accumulator_Platform
LOG::2022-08-29.16:33:56::SCWPlatform::Completed generating the artifacts for system configuration AXI_DMA_Accumulator_Platform
TRACE::2022-08-29.16:33:56::SCWPlatform::Started preparing the platform 
TRACE::2022-08-29.16:33:56::SCWSystem::Writing the bif file for system config AXI_DMA_Accumulator_Platform
TRACE::2022-08-29.16:33:56::SCWSystem::dir created 
TRACE::2022-08-29.16:33:56::SCWSystem::Writing the bif 
TRACE::2022-08-29.16:33:56::SCWPlatform::Started writing the spfm file 
TRACE::2022-08-29.16:33:56::SCWPlatform::Started writing the xpfm file 
TRACE::2022-08-29.16:33:56::SCWPlatform::Completed generating the platform
TRACE::2022-08-29.16:33:56::SCWMssOS::Saving the mss changes /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-29.16:33:56::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-08-29.16:33:56::SCWMssOS::Completed writemss as part of save.
TRACE::2022-08-29.16:33:56::SCWMssOS::Commit changes completed.
TRACE::2022-08-29.16:33:56::SCWMssOS::Saving the mss changes /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-08-29.16:33:56::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-08-29.16:33:56::SCWMssOS::Completed writemss as part of save.
TRACE::2022-08-29.16:33:56::SCWMssOS::Commit changes completed.
TRACE::2022-08-29.16:33:56::SCWMssOS::Saving the mss changes /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-08-29.16:33:56::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-08-29.16:33:56::SCWMssOS::Completed writemss as part of save.
TRACE::2022-08-29.16:33:56::SCWMssOS::Commit changes completed.
TRACE::2022-08-29.16:33:56::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:33:56::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:33:56::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:33:56::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw
TRACE::2022-08-29.16:33:56::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:33:56::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-29.16:33:56::SCWPlatform::Trying to set the existing hwdb with name Accumulator_bd_wrapper_0
TRACE::2022-08-29.16:33:56::SCWPlatform::Opened existing hwdb Accumulator_bd_wrapper_0
TRACE::2022-08-29.16:33:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-29.16:33:56::SCWMssOS::Checking the sw design at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-29.16:33:56::SCWMssOS::DEBUG:  swdes dump  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2022-08-29.16:33:56::SCWMssOS::Sw design exists and opened at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-29.16:33:56::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:33:56::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:33:56::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:33:56::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw
TRACE::2022-08-29.16:33:56::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:33:56::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-29.16:33:56::SCWPlatform::Trying to set the existing hwdb with name Accumulator_bd_wrapper_0
TRACE::2022-08-29.16:33:56::SCWPlatform::Opened existing hwdb Accumulator_bd_wrapper_0
TRACE::2022-08-29.16:33:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-29.16:33:56::SCWMssOS::Checking the sw design at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-29.16:33:56::SCWMssOS::DEBUG:  swdes dump  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2022-08-29.16:33:56::SCWMssOS::Sw design exists and opened at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-29.16:33:56::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:33:56::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:33:56::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:33:56::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw
TRACE::2022-08-29.16:33:56::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:33:56::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-29.16:33:56::SCWPlatform::Trying to set the existing hwdb with name Accumulator_bd_wrapper_0
TRACE::2022-08-29.16:33:56::SCWPlatform::Opened existing hwdb Accumulator_bd_wrapper_0
TRACE::2022-08-29.16:33:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-29.16:33:56::SCWMssOS::Checking the sw design at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-29.16:33:56::SCWMssOS::DEBUG:  swdes dump  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2022-08-29.16:33:56::SCWMssOS::Sw design exists and opened at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-29.16:33:56::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:33:56::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:33:56::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:33:56::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw
TRACE::2022-08-29.16:33:56::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:33:56::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-29.16:33:56::SCWPlatform::Trying to set the existing hwdb with name Accumulator_bd_wrapper_0
TRACE::2022-08-29.16:33:56::SCWPlatform::Opened existing hwdb Accumulator_bd_wrapper_0
TRACE::2022-08-29.16:33:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-29.16:33:56::SCWMssOS::Checking the sw design at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-08-29.16:33:56::SCWMssOS::DEBUG:  swdes dump  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2022-08-29.16:33:56::SCWMssOS::Sw design exists and opened at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-08-29.16:33:56::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:33:56::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:33:56::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:33:56::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw
TRACE::2022-08-29.16:33:56::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:33:56::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-29.16:33:56::SCWPlatform::Trying to set the existing hwdb with name Accumulator_bd_wrapper_0
TRACE::2022-08-29.16:33:56::SCWPlatform::Opened existing hwdb Accumulator_bd_wrapper_0
TRACE::2022-08-29.16:33:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-29.16:33:56::SCWMssOS::Checking the sw design at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-08-29.16:33:56::SCWMssOS::DEBUG:  swdes dump  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2022-08-29.16:33:56::SCWMssOS::Sw design exists and opened at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-08-29.16:33:56::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:33:56::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:33:56::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:33:56::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw
TRACE::2022-08-29.16:33:56::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:33:56::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-29.16:33:56::SCWPlatform::Trying to set the existing hwdb with name Accumulator_bd_wrapper_0
TRACE::2022-08-29.16:33:56::SCWPlatform::Opened existing hwdb Accumulator_bd_wrapper_0
TRACE::2022-08-29.16:33:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-29.16:33:56::SCWMssOS::Checking the sw design at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-08-29.16:33:56::SCWMssOS::DEBUG:  swdes dump  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2022-08-29.16:33:56::SCWMssOS::Sw design exists and opened at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-08-29.16:33:56::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:33:56::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:33:56::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:33:56::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw
TRACE::2022-08-29.16:33:56::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:33:56::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-29.16:33:56::SCWPlatform::Trying to set the existing hwdb with name Accumulator_bd_wrapper_0
TRACE::2022-08-29.16:33:56::SCWPlatform::Opened existing hwdb Accumulator_bd_wrapper_0
TRACE::2022-08-29.16:33:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-29.16:33:56::SCWMssOS::Checking the sw design at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-08-29.16:33:56::SCWMssOS::DEBUG:  swdes dump  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2022-08-29.16:33:56::SCWMssOS::Sw design exists and opened at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-08-29.16:33:56::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:33:56::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:33:56::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:33:56::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw
TRACE::2022-08-29.16:33:56::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:33:56::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-29.16:33:56::SCWPlatform::Trying to set the existing hwdb with name Accumulator_bd_wrapper_0
TRACE::2022-08-29.16:33:56::SCWPlatform::Opened existing hwdb Accumulator_bd_wrapper_0
TRACE::2022-08-29.16:33:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-29.16:33:56::SCWMssOS::Checking the sw design at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-08-29.16:33:56::SCWMssOS::DEBUG:  swdes dump  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2022-08-29.16:33:56::SCWMssOS::Sw design exists and opened at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-08-29.16:33:56::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:33:56::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:33:56::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:33:56::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw
TRACE::2022-08-29.16:33:56::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:33:56::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-29.16:33:56::SCWPlatform::Trying to set the existing hwdb with name Accumulator_bd_wrapper_0
TRACE::2022-08-29.16:33:56::SCWPlatform::Opened existing hwdb Accumulator_bd_wrapper_0
TRACE::2022-08-29.16:33:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-29.16:33:56::SCWMssOS::Checking the sw design at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-08-29.16:33:56::SCWMssOS::DEBUG:  swdes dump  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2022-08-29.16:33:56::SCWMssOS::Sw design exists and opened at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-08-29.16:33:56::SCWWriter::formatted JSON is {
	"platformName":	"AXI_DMA_Accumulator_Platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"AXI_DMA_Accumulator_Platform",
	"platHandOff":	"/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/Accumulator_bd_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/Accumulator_bd_wrapper.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"psu_cortexa53_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects  ",
	"pmufwExtraCompilerFlags":	"-MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects  ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"AXI_DMA_Accumulator_Platform",
	"systems":	[{
			"systemName":	"AXI_DMA_Accumulator_Platform",
			"systemDesc":	"AXI_DMA_Accumulator_Platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"AXI_DMA_Accumulator_Platform",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynqmp_fsbl",
					"domainDispName":	"zynqmp_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"99edddb18a4e1920f95ed43224ef1984",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"bootDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4", "xilsecure:4.3", "xilpm:3.2"],
					"libOptions":	{
						"standalone":	{
							"zynqmp_fsbl_bsp":	"true",
							"libOptionNames":	["zynqmp_fsbl_bsp"]
						},
						"xilffs":	{
							"read_only":	"true",
							"use_mkfs":	"false",
							"libOptionNames":	["read_only", "use_mkfs"]
						},
						"libsContainingOptions":	["standalone", "xilffs"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynqmp_pmufw",
					"domainDispName":	"zynqmp_pmufw",
					"domainDesc":	"PMUFW Application BSP - Auto Generated.",
					"processors":	"psu_pmu_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"2350db48e401e7632f3aad060a0bb970",
					"compatibleApp":	"zynqmp_pmufw",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilfpga:5.3", "xilsecure:4.3", "xilskey:7.0"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone_domain",
					"domainDesc":	"standalone_domain",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"/home/yuhaoliu/Tools/Hardware/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt",
					"qemuData":	"/home/yuhaoliu/Tools/Hardware/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/",
					"pmuQemuArgs":	"/home/yuhaoliu/Tools/Hardware/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/pmu_args.txt",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"5bec6c76a2fd7db1d037523341b967be",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2022-08-29.16:33:56::SCWPlatform::updated the xpfm file.
TRACE::2022-08-29.16:33:57::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:33:57::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:33:57::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:33:57::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw
TRACE::2022-08-29.16:33:57::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:33:57::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-29.16:33:57::SCWPlatform::Trying to set the existing hwdb with name Accumulator_bd_wrapper_0
TRACE::2022-08-29.16:33:57::SCWPlatform::Opened existing hwdb Accumulator_bd_wrapper_0
TRACE::2022-08-29.16:33:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-29.16:33:57::SCWMssOS::Checking the sw design at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-08-29.16:33:57::SCWMssOS::DEBUG:  swdes dump  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2022-08-29.16:33:57::SCWMssOS::Sw design exists and opened at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-08-29.16:33:57::SCWMssOS::Saving the mss changes /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-29.16:33:57::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-08-29.16:33:57::SCWMssOS::Completed writemss as part of save.
TRACE::2022-08-29.16:33:57::SCWMssOS::Commit changes completed.
TRACE::2022-08-29.16:33:57::SCWMssOS::Saving the mss changes /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-08-29.16:33:57::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-08-29.16:33:57::SCWMssOS::Completed writemss as part of save.
TRACE::2022-08-29.16:33:57::SCWMssOS::Commit changes completed.
TRACE::2022-08-29.16:33:57::SCWMssOS::Saving the mss changes /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-08-29.16:33:57::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-08-29.16:33:57::SCWMssOS::Completed writemss as part of save.
TRACE::2022-08-29.16:33:57::SCWMssOS::Commit changes completed.
TRACE::2022-08-29.16:33:57::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:33:57::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:33:57::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:33:57::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw
TRACE::2022-08-29.16:33:57::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:33:57::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-29.16:33:57::SCWPlatform::Trying to set the existing hwdb with name Accumulator_bd_wrapper_0
TRACE::2022-08-29.16:33:57::SCWPlatform::Opened existing hwdb Accumulator_bd_wrapper_0
TRACE::2022-08-29.16:33:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-29.16:33:57::SCWMssOS::Checking the sw design at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-29.16:33:57::SCWMssOS::DEBUG:  swdes dump  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2022-08-29.16:33:57::SCWMssOS::Sw design exists and opened at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-29.16:33:57::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:33:57::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:33:57::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:33:57::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw
TRACE::2022-08-29.16:33:57::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:33:57::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-29.16:33:57::SCWPlatform::Trying to set the existing hwdb with name Accumulator_bd_wrapper_0
TRACE::2022-08-29.16:33:57::SCWPlatform::Opened existing hwdb Accumulator_bd_wrapper_0
TRACE::2022-08-29.16:33:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-29.16:33:57::SCWMssOS::Checking the sw design at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-29.16:33:57::SCWMssOS::DEBUG:  swdes dump  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2022-08-29.16:33:57::SCWMssOS::Sw design exists and opened at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-29.16:33:57::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:33:57::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:33:57::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:33:57::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw
TRACE::2022-08-29.16:33:57::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:33:57::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-29.16:33:57::SCWPlatform::Trying to set the existing hwdb with name Accumulator_bd_wrapper_0
TRACE::2022-08-29.16:33:57::SCWPlatform::Opened existing hwdb Accumulator_bd_wrapper_0
TRACE::2022-08-29.16:33:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-29.16:33:57::SCWMssOS::Checking the sw design at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-29.16:33:57::SCWMssOS::DEBUG:  swdes dump  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2022-08-29.16:33:57::SCWMssOS::Sw design exists and opened at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-29.16:33:57::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:33:57::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:33:57::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:33:57::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw
TRACE::2022-08-29.16:33:57::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:33:57::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-29.16:33:57::SCWPlatform::Trying to set the existing hwdb with name Accumulator_bd_wrapper_0
TRACE::2022-08-29.16:33:57::SCWPlatform::Opened existing hwdb Accumulator_bd_wrapper_0
TRACE::2022-08-29.16:33:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-29.16:33:57::SCWMssOS::Checking the sw design at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-08-29.16:33:57::SCWMssOS::DEBUG:  swdes dump  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2022-08-29.16:33:57::SCWMssOS::Sw design exists and opened at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-08-29.16:33:57::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:33:57::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:33:57::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:33:57::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw
TRACE::2022-08-29.16:33:57::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:33:57::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-29.16:33:57::SCWPlatform::Trying to set the existing hwdb with name Accumulator_bd_wrapper_0
TRACE::2022-08-29.16:33:57::SCWPlatform::Opened existing hwdb Accumulator_bd_wrapper_0
TRACE::2022-08-29.16:33:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-29.16:33:57::SCWMssOS::Checking the sw design at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-08-29.16:33:57::SCWMssOS::DEBUG:  swdes dump  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2022-08-29.16:33:57::SCWMssOS::Sw design exists and opened at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-08-29.16:33:57::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:33:57::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:33:57::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:33:57::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw
TRACE::2022-08-29.16:33:57::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:33:57::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-29.16:33:57::SCWPlatform::Trying to set the existing hwdb with name Accumulator_bd_wrapper_0
TRACE::2022-08-29.16:33:57::SCWPlatform::Opened existing hwdb Accumulator_bd_wrapper_0
TRACE::2022-08-29.16:33:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-29.16:33:57::SCWMssOS::Checking the sw design at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-08-29.16:33:57::SCWMssOS::DEBUG:  swdes dump  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2022-08-29.16:33:57::SCWMssOS::Sw design exists and opened at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-08-29.16:33:57::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:33:57::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:33:57::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:33:57::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw
TRACE::2022-08-29.16:33:57::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:33:57::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-29.16:33:57::SCWPlatform::Trying to set the existing hwdb with name Accumulator_bd_wrapper_0
TRACE::2022-08-29.16:33:57::SCWPlatform::Opened existing hwdb Accumulator_bd_wrapper_0
TRACE::2022-08-29.16:33:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-29.16:33:57::SCWMssOS::Checking the sw design at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-08-29.16:33:57::SCWMssOS::DEBUG:  swdes dump  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2022-08-29.16:33:57::SCWMssOS::Sw design exists and opened at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-08-29.16:33:57::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:33:57::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:33:57::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:33:57::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw
TRACE::2022-08-29.16:33:57::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:33:57::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-29.16:33:57::SCWPlatform::Trying to set the existing hwdb with name Accumulator_bd_wrapper_0
TRACE::2022-08-29.16:33:57::SCWPlatform::Opened existing hwdb Accumulator_bd_wrapper_0
TRACE::2022-08-29.16:33:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-29.16:33:57::SCWMssOS::Checking the sw design at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-08-29.16:33:57::SCWMssOS::DEBUG:  swdes dump  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2022-08-29.16:33:57::SCWMssOS::Sw design exists and opened at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-08-29.16:33:57::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:33:57::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:33:57::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:33:57::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw
TRACE::2022-08-29.16:33:57::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:33:57::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-29.16:33:57::SCWPlatform::Trying to set the existing hwdb with name Accumulator_bd_wrapper_0
TRACE::2022-08-29.16:33:57::SCWPlatform::Opened existing hwdb Accumulator_bd_wrapper_0
TRACE::2022-08-29.16:33:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-29.16:33:57::SCWMssOS::Checking the sw design at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-08-29.16:33:57::SCWMssOS::DEBUG:  swdes dump  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2022-08-29.16:33:57::SCWMssOS::Sw design exists and opened at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-08-29.16:33:57::SCWWriter::formatted JSON is {
	"platformName":	"AXI_DMA_Accumulator_Platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"AXI_DMA_Accumulator_Platform",
	"platHandOff":	"/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/Accumulator_bd_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/Accumulator_bd_wrapper.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"psu_cortexa53_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects  ",
	"pmufwExtraCompilerFlags":	"-MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects  ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"AXI_DMA_Accumulator_Platform",
	"systems":	[{
			"systemName":	"AXI_DMA_Accumulator_Platform",
			"systemDesc":	"AXI_DMA_Accumulator_Platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"AXI_DMA_Accumulator_Platform",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynqmp_fsbl",
					"domainDispName":	"zynqmp_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"99edddb18a4e1920f95ed43224ef1984",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"bootDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4", "xilsecure:4.3", "xilpm:3.2"],
					"libOptions":	{
						"standalone":	{
							"zynqmp_fsbl_bsp":	"true",
							"libOptionNames":	["zynqmp_fsbl_bsp"]
						},
						"xilffs":	{
							"read_only":	"true",
							"use_mkfs":	"false",
							"libOptionNames":	["read_only", "use_mkfs"]
						},
						"libsContainingOptions":	["standalone", "xilffs"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynqmp_pmufw",
					"domainDispName":	"zynqmp_pmufw",
					"domainDesc":	"PMUFW Application BSP - Auto Generated.",
					"processors":	"psu_pmu_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"2350db48e401e7632f3aad060a0bb970",
					"compatibleApp":	"zynqmp_pmufw",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilfpga:5.3", "xilsecure:4.3", "xilskey:7.0"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone_domain",
					"domainDesc":	"standalone_domain",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"/home/yuhaoliu/Tools/Hardware/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt",
					"qemuData":	"/home/yuhaoliu/Tools/Hardware/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/",
					"pmuQemuArgs":	"/home/yuhaoliu/Tools/Hardware/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/pmu_args.txt",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"5bec6c76a2fd7db1d037523341b967be",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2022-08-29.16:33:57::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:33:57::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:33:57::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:33:57::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw
TRACE::2022-08-29.16:33:57::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:33:57::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-29.16:33:57::SCWPlatform::Trying to set the existing hwdb with name Accumulator_bd_wrapper_0
TRACE::2022-08-29.16:33:57::SCWPlatform::Opened existing hwdb Accumulator_bd_wrapper_0
TRACE::2022-08-29.16:33:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-29.16:33:57::SCWMssOS::Checking the sw design at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-08-29.16:33:57::SCWMssOS::DEBUG:  swdes dump  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2022-08-29.16:33:57::SCWMssOS::Sw design exists and opened at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-08-29.16:33:57::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:33:57::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:33:57::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:33:57::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw
TRACE::2022-08-29.16:33:57::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:33:57::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-29.16:33:57::SCWPlatform::Trying to set the existing hwdb with name Accumulator_bd_wrapper_0
TRACE::2022-08-29.16:33:57::SCWPlatform::Opened existing hwdb Accumulator_bd_wrapper_0
TRACE::2022-08-29.16:33:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-29.16:33:57::SCWMssOS::Checking the sw design at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-08-29.16:33:57::SCWMssOS::DEBUG:  swdes dump  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2022-08-29.16:33:57::SCWMssOS::Sw design exists and opened at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-08-29.16:33:57::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:33:57::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:33:57::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:33:57::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw
TRACE::2022-08-29.16:33:57::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:33:57::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-29.16:33:57::SCWPlatform::Trying to set the existing hwdb with name Accumulator_bd_wrapper_0
TRACE::2022-08-29.16:33:57::SCWPlatform::Opened existing hwdb Accumulator_bd_wrapper_0
TRACE::2022-08-29.16:33:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-29.16:33:57::SCWMssOS::Checking the sw design at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-08-29.16:33:57::SCWMssOS::DEBUG:  swdes dump  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2022-08-29.16:33:57::SCWMssOS::Sw design exists and opened at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-08-29.16:33:57::SCWMssOS::Saving the mss changes /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-29.16:33:57::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-08-29.16:33:57::SCWMssOS::Completed writemss as part of save.
TRACE::2022-08-29.16:33:57::SCWMssOS::Commit changes completed.
TRACE::2022-08-29.16:33:57::SCWMssOS::Saving the mss changes /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-08-29.16:33:57::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-08-29.16:33:57::SCWMssOS::Completed writemss as part of save.
TRACE::2022-08-29.16:33:57::SCWMssOS::Commit changes completed.
TRACE::2022-08-29.16:33:57::SCWMssOS::Saving the mss changes /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-08-29.16:33:57::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-08-29.16:33:57::SCWMssOS::Completed writemss as part of save.
TRACE::2022-08-29.16:33:57::SCWMssOS::Commit changes completed.
TRACE::2022-08-29.16:33:57::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:33:57::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:33:57::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:33:57::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw
TRACE::2022-08-29.16:33:57::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:33:57::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-29.16:33:57::SCWPlatform::Trying to set the existing hwdb with name Accumulator_bd_wrapper_0
TRACE::2022-08-29.16:33:57::SCWPlatform::Opened existing hwdb Accumulator_bd_wrapper_0
TRACE::2022-08-29.16:33:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-29.16:33:57::SCWMssOS::Checking the sw design at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-29.16:33:57::SCWMssOS::DEBUG:  swdes dump  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2022-08-29.16:33:57::SCWMssOS::Sw design exists and opened at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-29.16:33:57::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:33:57::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:33:57::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:33:57::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw
TRACE::2022-08-29.16:33:57::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:33:57::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-29.16:33:57::SCWPlatform::Trying to set the existing hwdb with name Accumulator_bd_wrapper_0
TRACE::2022-08-29.16:33:57::SCWPlatform::Opened existing hwdb Accumulator_bd_wrapper_0
TRACE::2022-08-29.16:33:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-29.16:33:57::SCWMssOS::Checking the sw design at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-29.16:33:57::SCWMssOS::DEBUG:  swdes dump  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2022-08-29.16:33:57::SCWMssOS::Sw design exists and opened at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-29.16:33:57::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:33:57::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:33:57::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:33:57::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw
TRACE::2022-08-29.16:33:57::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:33:57::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-29.16:33:57::SCWPlatform::Trying to set the existing hwdb with name Accumulator_bd_wrapper_0
TRACE::2022-08-29.16:33:57::SCWPlatform::Opened existing hwdb Accumulator_bd_wrapper_0
TRACE::2022-08-29.16:33:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-29.16:33:57::SCWMssOS::Checking the sw design at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-29.16:33:57::SCWMssOS::DEBUG:  swdes dump  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2022-08-29.16:33:57::SCWMssOS::Sw design exists and opened at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-29.16:33:57::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:33:57::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:33:57::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:33:57::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw
TRACE::2022-08-29.16:33:57::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:33:57::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-29.16:33:57::SCWPlatform::Trying to set the existing hwdb with name Accumulator_bd_wrapper_0
TRACE::2022-08-29.16:33:57::SCWPlatform::Opened existing hwdb Accumulator_bd_wrapper_0
TRACE::2022-08-29.16:33:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-29.16:33:57::SCWMssOS::Checking the sw design at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-08-29.16:33:57::SCWMssOS::DEBUG:  swdes dump  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2022-08-29.16:33:57::SCWMssOS::Sw design exists and opened at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-08-29.16:33:57::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:33:57::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:33:57::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:33:57::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw
TRACE::2022-08-29.16:33:57::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:33:57::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-29.16:33:57::SCWPlatform::Trying to set the existing hwdb with name Accumulator_bd_wrapper_0
TRACE::2022-08-29.16:33:57::SCWPlatform::Opened existing hwdb Accumulator_bd_wrapper_0
TRACE::2022-08-29.16:33:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-29.16:33:57::SCWMssOS::Checking the sw design at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-08-29.16:33:57::SCWMssOS::DEBUG:  swdes dump  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2022-08-29.16:33:57::SCWMssOS::Sw design exists and opened at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-08-29.16:33:57::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:33:57::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:33:57::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:33:57::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw
TRACE::2022-08-29.16:33:57::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:33:57::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-29.16:33:57::SCWPlatform::Trying to set the existing hwdb with name Accumulator_bd_wrapper_0
TRACE::2022-08-29.16:33:57::SCWPlatform::Opened existing hwdb Accumulator_bd_wrapper_0
TRACE::2022-08-29.16:33:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-29.16:33:57::SCWMssOS::Checking the sw design at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-08-29.16:33:57::SCWMssOS::DEBUG:  swdes dump  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2022-08-29.16:33:57::SCWMssOS::Sw design exists and opened at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-08-29.16:33:57::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:33:57::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:33:57::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:33:57::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw
TRACE::2022-08-29.16:33:57::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:33:57::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-29.16:33:57::SCWPlatform::Trying to set the existing hwdb with name Accumulator_bd_wrapper_0
TRACE::2022-08-29.16:33:57::SCWPlatform::Opened existing hwdb Accumulator_bd_wrapper_0
TRACE::2022-08-29.16:33:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-29.16:33:57::SCWMssOS::Checking the sw design at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-08-29.16:33:57::SCWMssOS::DEBUG:  swdes dump  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2022-08-29.16:33:57::SCWMssOS::Sw design exists and opened at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-08-29.16:33:57::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:33:57::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:33:57::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:33:57::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw
TRACE::2022-08-29.16:33:57::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:33:57::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-29.16:33:57::SCWPlatform::Trying to set the existing hwdb with name Accumulator_bd_wrapper_0
TRACE::2022-08-29.16:33:57::SCWPlatform::Opened existing hwdb Accumulator_bd_wrapper_0
TRACE::2022-08-29.16:33:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-29.16:33:57::SCWMssOS::Checking the sw design at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-08-29.16:33:57::SCWMssOS::DEBUG:  swdes dump  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2022-08-29.16:33:57::SCWMssOS::Sw design exists and opened at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-08-29.16:33:57::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:33:57::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:33:57::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:33:57::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw
TRACE::2022-08-29.16:33:57::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:33:57::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-29.16:33:57::SCWPlatform::Trying to set the existing hwdb with name Accumulator_bd_wrapper_0
TRACE::2022-08-29.16:33:57::SCWPlatform::Opened existing hwdb Accumulator_bd_wrapper_0
TRACE::2022-08-29.16:33:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-29.16:33:57::SCWMssOS::Checking the sw design at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-08-29.16:33:57::SCWMssOS::DEBUG:  swdes dump  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2022-08-29.16:33:57::SCWMssOS::Sw design exists and opened at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-08-29.16:33:57::SCWWriter::formatted JSON is {
	"platformName":	"AXI_DMA_Accumulator_Platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"AXI_DMA_Accumulator_Platform",
	"platHandOff":	"/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/Accumulator_bd_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/Accumulator_bd_wrapper.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"psu_cortexa53_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects  ",
	"pmufwExtraCompilerFlags":	"-MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects  ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"AXI_DMA_Accumulator_Platform",
	"systems":	[{
			"systemName":	"AXI_DMA_Accumulator_Platform",
			"systemDesc":	"AXI_DMA_Accumulator_Platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"AXI_DMA_Accumulator_Platform",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynqmp_fsbl",
					"domainDispName":	"zynqmp_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"99edddb18a4e1920f95ed43224ef1984",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"bootDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4", "xilsecure:4.3", "xilpm:3.2"],
					"libOptions":	{
						"standalone":	{
							"zynqmp_fsbl_bsp":	"true",
							"libOptionNames":	["zynqmp_fsbl_bsp"]
						},
						"xilffs":	{
							"read_only":	"true",
							"use_mkfs":	"false",
							"libOptionNames":	["read_only", "use_mkfs"]
						},
						"libsContainingOptions":	["standalone", "xilffs"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynqmp_pmufw",
					"domainDispName":	"zynqmp_pmufw",
					"domainDesc":	"PMUFW Application BSP - Auto Generated.",
					"processors":	"psu_pmu_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"2350db48e401e7632f3aad060a0bb970",
					"compatibleApp":	"zynqmp_pmufw",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilfpga:5.3", "xilsecure:4.3", "xilskey:7.0"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on psu_cortexa53_0",
					"domainDesc":	"standalone_domain",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"/home/yuhaoliu/Tools/Hardware/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt",
					"qemuData":	"/home/yuhaoliu/Tools/Hardware/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/",
					"pmuQemuArgs":	"/home/yuhaoliu/Tools/Hardware/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/pmu_args.txt",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"5bec6c76a2fd7db1d037523341b967be",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2022-08-29.16:33:57::SCWMssOS::Saving the mss changes /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-29.16:33:57::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-08-29.16:33:57::SCWMssOS::Completed writemss as part of save.
TRACE::2022-08-29.16:33:57::SCWMssOS::Commit changes completed.
TRACE::2022-08-29.16:33:57::SCWMssOS::Saving the mss changes /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-08-29.16:33:57::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-08-29.16:33:57::SCWMssOS::Completed writemss as part of save.
TRACE::2022-08-29.16:33:57::SCWMssOS::Commit changes completed.
TRACE::2022-08-29.16:33:57::SCWMssOS::Saving the mss changes /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-08-29.16:33:57::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-08-29.16:33:57::SCWMssOS::Completed writemss as part of save.
TRACE::2022-08-29.16:33:57::SCWMssOS::Commit changes completed.
TRACE::2022-08-29.16:33:57::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:33:57::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:33:57::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:33:57::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw
TRACE::2022-08-29.16:33:57::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:33:57::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-29.16:33:57::SCWPlatform::Trying to set the existing hwdb with name Accumulator_bd_wrapper_0
TRACE::2022-08-29.16:33:57::SCWPlatform::Opened existing hwdb Accumulator_bd_wrapper_0
TRACE::2022-08-29.16:33:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-29.16:33:57::SCWMssOS::Checking the sw design at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-29.16:33:57::SCWMssOS::DEBUG:  swdes dump  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2022-08-29.16:33:57::SCWMssOS::Sw design exists and opened at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-29.16:33:57::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:33:57::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:33:57::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:33:57::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw
TRACE::2022-08-29.16:33:57::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:33:57::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-29.16:33:57::SCWPlatform::Trying to set the existing hwdb with name Accumulator_bd_wrapper_0
TRACE::2022-08-29.16:33:57::SCWPlatform::Opened existing hwdb Accumulator_bd_wrapper_0
TRACE::2022-08-29.16:33:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-29.16:33:57::SCWMssOS::Checking the sw design at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-29.16:33:57::SCWMssOS::DEBUG:  swdes dump  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2022-08-29.16:33:57::SCWMssOS::Sw design exists and opened at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-29.16:33:57::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:33:57::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:33:57::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:33:57::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw
TRACE::2022-08-29.16:33:57::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:33:57::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-29.16:33:57::SCWPlatform::Trying to set the existing hwdb with name Accumulator_bd_wrapper_0
TRACE::2022-08-29.16:33:57::SCWPlatform::Opened existing hwdb Accumulator_bd_wrapper_0
TRACE::2022-08-29.16:33:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-29.16:33:57::SCWMssOS::Checking the sw design at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-29.16:33:57::SCWMssOS::DEBUG:  swdes dump  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2022-08-29.16:33:57::SCWMssOS::Sw design exists and opened at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-29.16:33:57::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:33:57::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:33:57::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:33:57::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw
TRACE::2022-08-29.16:33:57::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:33:57::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-29.16:33:57::SCWPlatform::Trying to set the existing hwdb with name Accumulator_bd_wrapper_0
TRACE::2022-08-29.16:33:57::SCWPlatform::Opened existing hwdb Accumulator_bd_wrapper_0
TRACE::2022-08-29.16:33:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-29.16:33:57::SCWMssOS::Checking the sw design at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-08-29.16:33:57::SCWMssOS::DEBUG:  swdes dump  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2022-08-29.16:33:57::SCWMssOS::Sw design exists and opened at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-08-29.16:33:57::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:33:57::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:33:57::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:33:57::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw
TRACE::2022-08-29.16:33:57::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:33:57::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-29.16:33:57::SCWPlatform::Trying to set the existing hwdb with name Accumulator_bd_wrapper_0
TRACE::2022-08-29.16:33:57::SCWPlatform::Opened existing hwdb Accumulator_bd_wrapper_0
TRACE::2022-08-29.16:33:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-29.16:33:57::SCWMssOS::Checking the sw design at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-08-29.16:33:57::SCWMssOS::DEBUG:  swdes dump  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2022-08-29.16:33:57::SCWMssOS::Sw design exists and opened at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-08-29.16:33:57::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:33:57::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:33:57::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:33:57::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw
TRACE::2022-08-29.16:33:57::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:33:57::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-29.16:33:57::SCWPlatform::Trying to set the existing hwdb with name Accumulator_bd_wrapper_0
TRACE::2022-08-29.16:33:57::SCWPlatform::Opened existing hwdb Accumulator_bd_wrapper_0
TRACE::2022-08-29.16:33:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-29.16:33:57::SCWMssOS::Checking the sw design at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-08-29.16:33:57::SCWMssOS::DEBUG:  swdes dump  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2022-08-29.16:33:57::SCWMssOS::Sw design exists and opened at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-08-29.16:33:57::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:33:57::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:33:57::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:33:57::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw
TRACE::2022-08-29.16:33:57::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:33:57::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-29.16:33:57::SCWPlatform::Trying to set the existing hwdb with name Accumulator_bd_wrapper_0
TRACE::2022-08-29.16:33:57::SCWPlatform::Opened existing hwdb Accumulator_bd_wrapper_0
TRACE::2022-08-29.16:33:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-29.16:33:57::SCWMssOS::Checking the sw design at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-08-29.16:33:57::SCWMssOS::DEBUG:  swdes dump  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2022-08-29.16:33:57::SCWMssOS::Sw design exists and opened at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-08-29.16:33:57::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:33:57::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:33:57::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:33:57::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw
TRACE::2022-08-29.16:33:57::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:33:57::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-29.16:33:57::SCWPlatform::Trying to set the existing hwdb with name Accumulator_bd_wrapper_0
TRACE::2022-08-29.16:33:57::SCWPlatform::Opened existing hwdb Accumulator_bd_wrapper_0
TRACE::2022-08-29.16:33:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-29.16:33:57::SCWMssOS::Checking the sw design at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-08-29.16:33:57::SCWMssOS::DEBUG:  swdes dump  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2022-08-29.16:33:57::SCWMssOS::Sw design exists and opened at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-08-29.16:33:57::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:33:57::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:33:57::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:33:57::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw
TRACE::2022-08-29.16:33:57::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:33:57::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-29.16:33:57::SCWPlatform::Trying to set the existing hwdb with name Accumulator_bd_wrapper_0
TRACE::2022-08-29.16:33:57::SCWPlatform::Opened existing hwdb Accumulator_bd_wrapper_0
TRACE::2022-08-29.16:33:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-29.16:33:57::SCWMssOS::Checking the sw design at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-08-29.16:33:57::SCWMssOS::DEBUG:  swdes dump  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2022-08-29.16:33:57::SCWMssOS::Sw design exists and opened at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-08-29.16:33:57::SCWWriter::formatted JSON is {
	"platformName":	"AXI_DMA_Accumulator_Platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"AXI_DMA_Accumulator_Platform",
	"platHandOff":	"/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/Accumulator_bd_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/Accumulator_bd_wrapper.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"psu_cortexa53_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects  ",
	"pmufwExtraCompilerFlags":	"-MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects  ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"AXI_DMA_Accumulator_Platform",
	"systems":	[{
			"systemName":	"AXI_DMA_Accumulator_Platform",
			"systemDesc":	"AXI_DMA_Accumulator_Platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"AXI_DMA_Accumulator_Platform",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynqmp_fsbl",
					"domainDispName":	"zynqmp_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"99edddb18a4e1920f95ed43224ef1984",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"bootDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4", "xilsecure:4.3", "xilpm:3.2"],
					"libOptions":	{
						"standalone":	{
							"zynqmp_fsbl_bsp":	"true",
							"libOptionNames":	["zynqmp_fsbl_bsp"]
						},
						"xilffs":	{
							"read_only":	"true",
							"use_mkfs":	"false",
							"libOptionNames":	["read_only", "use_mkfs"]
						},
						"libsContainingOptions":	["standalone", "xilffs"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynqmp_pmufw",
					"domainDispName":	"zynqmp_pmufw",
					"domainDesc":	"PMUFW Application BSP - Auto Generated.",
					"processors":	"psu_pmu_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"2350db48e401e7632f3aad060a0bb970",
					"compatibleApp":	"zynqmp_pmufw",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilfpga:5.3", "xilsecure:4.3", "xilskey:7.0"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on psu_cortexa53_0",
					"domainDesc":	"standalone_domain",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"/home/yuhaoliu/Tools/Hardware/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt",
					"qemuData":	"/home/yuhaoliu/Tools/Hardware/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/",
					"pmuQemuArgs":	"/home/yuhaoliu/Tools/Hardware/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/pmu_args.txt",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"5bec6c76a2fd7db1d037523341b967be",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2022-08-29.16:33:57::SCWPlatform::Clearing the existing platform
TRACE::2022-08-29.16:33:57::SCWSystem::Clearing the existing sysconfig
TRACE::2022-08-29.16:33:57::SCWBDomain::clearing the fsbl build
TRACE::2022-08-29.16:33:57::SCWMssOS::Removing the swdes entry for  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-29.16:33:57::SCWBDomain::clearing the pmufw build
TRACE::2022-08-29.16:33:57::SCWMssOS::Removing the swdes entry for  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-08-29.16:33:57::SCWMssOS::Removing the swdes entry for  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-08-29.16:33:57::SCWSystem::Clearing the domains completed.
TRACE::2022-08-29.16:33:57::SCWPlatform::Clearing the opened hw db.
TRACE::2022-08-29.16:33:57::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:33:57::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:33:57::SCWPlatform:: Platform location is /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw
TRACE::2022-08-29.16:33:57::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:33:57::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-29.16:33:57::SCWPlatform::Removing the HwDB with name /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:33:58::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:33:58::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:33:58::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:33:58::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw
TRACE::2022-08-29.16:33:58::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:33:58::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-29.16:33:58::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-08-29.16:34:29::SCWPlatform::Opened new HwDB with name Accumulator_bd_wrapper_1
TRACE::2022-08-29.16:34:29::SCWReader::Active system found as  AXI_DMA_Accumulator_Platform
TRACE::2022-08-29.16:34:29::SCWReader::Handling sysconfig AXI_DMA_Accumulator_Platform
TRACE::2022-08-29.16:34:29::SCWDomain::checking for install qemu data   : 
TRACE::2022-08-29.16:34:29::SCWDomain:: Using the QEMU Data from install at  : /home/yuhaoliu/Tools/Hardware/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/
TRACE::2022-08-29.16:34:29::SCWDomain:: Using the QEMU args  from install at  : /home/yuhaoliu/Tools/Hardware/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt
TRACE::2022-08-29.16:34:29::SCWDomain:: Using the PMUQEMU args from install at  : /home/yuhaoliu/Tools/Hardware/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/pmu_args.txt
TRACE::2022-08-29.16:34:29::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:34:29::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:34:29::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:34:29::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw
TRACE::2022-08-29.16:34:29::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:34:29::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-29.16:34:29::SCWPlatform::Trying to set the existing hwdb with name Accumulator_bd_wrapper_1
TRACE::2022-08-29.16:34:29::SCWPlatform::Opened existing hwdb Accumulator_bd_wrapper_1
TRACE::2022-08-29.16:34:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-29.16:34:29::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:34:29::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:34:29::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:34:29::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw
TRACE::2022-08-29.16:34:29::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:34:29::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-29.16:34:29::SCWPlatform::Trying to set the existing hwdb with name Accumulator_bd_wrapper_1
TRACE::2022-08-29.16:34:29::SCWPlatform::Opened existing hwdb Accumulator_bd_wrapper_1
TRACE::2022-08-29.16:34:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-29.16:34:29::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:34:29::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:34:29::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:34:29::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw
TRACE::2022-08-29.16:34:29::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:34:29::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-29.16:34:29::SCWPlatform::Trying to set the existing hwdb with name Accumulator_bd_wrapper_1
TRACE::2022-08-29.16:34:29::SCWPlatform::Opened existing hwdb Accumulator_bd_wrapper_1
TRACE::2022-08-29.16:34:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-29.16:34:29::SCWReader::Boot application domain added for zynqmp_fsbl
TRACE::2022-08-29.16:34:29::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:34:29::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:34:29::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:34:29::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw
TRACE::2022-08-29.16:34:29::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:34:29::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-29.16:34:29::SCWPlatform::Trying to set the existing hwdb with name Accumulator_bd_wrapper_1
TRACE::2022-08-29.16:34:29::SCWPlatform::Opened existing hwdb Accumulator_bd_wrapper_1
TRACE::2022-08-29.16:34:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-29.16:34:29::SCWMssOS::Checking the sw design at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-29.16:34:29::SCWMssOS::DEBUG:  swdes dump  
TRACE::2022-08-29.16:34:29::SCWMssOS::No sw design opened at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-29.16:34:29::SCWMssOS::mss exists loading the mss file  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-29.16:34:29::SCWMssOS::Opened the sw design from mss  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-29.16:34:29::SCWMssOS::Adding the swdes entry /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss with des name system
TRACE::2022-08-29.16:34:29::SCWMssOS::updating the scw layer about changes
TRACE::2022-08-29.16:34:29::SCWMssOS::Opened the sw design.  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-29.16:34:29::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:34:29::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:34:29::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:34:29::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw
TRACE::2022-08-29.16:34:29::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:34:29::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-29.16:34:29::SCWPlatform::Trying to set the existing hwdb with name Accumulator_bd_wrapper_1
TRACE::2022-08-29.16:34:29::SCWPlatform::Opened existing hwdb Accumulator_bd_wrapper_1
TRACE::2022-08-29.16:34:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-29.16:34:29::SCWMssOS::Checking the sw design at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-29.16:34:29::SCWMssOS::DEBUG:  swdes dump  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2022-08-29.16:34:29::SCWMssOS::Sw design exists and opened at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-29.16:34:29::SCWMssOS:: library already available in sw design:  xilffs:4.4
TRACE::2022-08-29.16:34:29::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:34:29::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:34:29::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:34:29::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw
TRACE::2022-08-29.16:34:29::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:34:29::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-29.16:34:29::SCWPlatform::Trying to set the existing hwdb with name Accumulator_bd_wrapper_1
TRACE::2022-08-29.16:34:29::SCWPlatform::Opened existing hwdb Accumulator_bd_wrapper_1
TRACE::2022-08-29.16:34:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-29.16:34:29::SCWMssOS::Checking the sw design at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-29.16:34:29::SCWMssOS::DEBUG:  swdes dump  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2022-08-29.16:34:29::SCWMssOS::Sw design exists and opened at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-29.16:34:29::SCWMssOS:: library already available in sw design:  xilsecure:4.3
TRACE::2022-08-29.16:34:29::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:34:29::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:34:29::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:34:29::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw
TRACE::2022-08-29.16:34:29::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:34:29::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-29.16:34:29::SCWPlatform::Trying to set the existing hwdb with name Accumulator_bd_wrapper_1
TRACE::2022-08-29.16:34:29::SCWPlatform::Opened existing hwdb Accumulator_bd_wrapper_1
TRACE::2022-08-29.16:34:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-29.16:34:29::SCWMssOS::Checking the sw design at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-29.16:34:29::SCWMssOS::DEBUG:  swdes dump  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2022-08-29.16:34:29::SCWMssOS::Sw design exists and opened at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-29.16:34:29::SCWMssOS:: library already available in sw design:  xilpm:3.2
TRACE::2022-08-29.16:34:29::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:34:29::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:34:29::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:34:29::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw
TRACE::2022-08-29.16:34:29::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:34:29::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-29.16:34:29::SCWPlatform::Trying to set the existing hwdb with name Accumulator_bd_wrapper_1
TRACE::2022-08-29.16:34:29::SCWPlatform::Opened existing hwdb Accumulator_bd_wrapper_1
TRACE::2022-08-29.16:34:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-29.16:34:29::SCWMssOS::Checking the sw design at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-29.16:34:29::SCWMssOS::DEBUG:  swdes dump  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2022-08-29.16:34:29::SCWMssOS::Sw design exists and opened at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-29.16:34:29::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:34:29::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:34:29::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:34:29::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw
TRACE::2022-08-29.16:34:29::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:34:29::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-29.16:34:29::SCWPlatform::Trying to set the existing hwdb with name Accumulator_bd_wrapper_1
TRACE::2022-08-29.16:34:29::SCWPlatform::Opened existing hwdb Accumulator_bd_wrapper_1
TRACE::2022-08-29.16:34:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-29.16:34:29::SCWMssOS::Checking the sw design at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-29.16:34:29::SCWMssOS::DEBUG:  swdes dump  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2022-08-29.16:34:29::SCWMssOS::Sw design exists and opened at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-29.16:34:29::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:34:29::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:34:29::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:34:29::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw
TRACE::2022-08-29.16:34:29::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:34:29::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-29.16:34:29::SCWPlatform::Trying to set the existing hwdb with name Accumulator_bd_wrapper_1
TRACE::2022-08-29.16:34:29::SCWPlatform::Opened existing hwdb Accumulator_bd_wrapper_1
TRACE::2022-08-29.16:34:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-29.16:34:29::SCWMssOS::Checking the sw design at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-29.16:34:29::SCWMssOS::DEBUG:  swdes dump  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2022-08-29.16:34:29::SCWMssOS::Sw design exists and opened at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-29.16:34:29::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:34:29::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:34:29::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:34:29::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw
TRACE::2022-08-29.16:34:29::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:34:29::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-29.16:34:29::SCWPlatform::Trying to set the existing hwdb with name Accumulator_bd_wrapper_1
TRACE::2022-08-29.16:34:29::SCWPlatform::Opened existing hwdb Accumulator_bd_wrapper_1
TRACE::2022-08-29.16:34:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-29.16:34:29::SCWMssOS::Checking the sw design at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-29.16:34:29::SCWMssOS::DEBUG:  swdes dump  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2022-08-29.16:34:29::SCWMssOS::Sw design exists and opened at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-29.16:34:29::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:34:29::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:34:29::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:34:29::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw
TRACE::2022-08-29.16:34:29::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:34:29::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-29.16:34:29::SCWPlatform::Trying to set the existing hwdb with name Accumulator_bd_wrapper_1
TRACE::2022-08-29.16:34:29::SCWPlatform::Opened existing hwdb Accumulator_bd_wrapper_1
TRACE::2022-08-29.16:34:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-29.16:34:29::SCWMssOS::Checking the sw design at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-29.16:34:29::SCWMssOS::DEBUG:  swdes dump  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2022-08-29.16:34:29::SCWMssOS::Sw design exists and opened at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-29.16:34:29::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:34:29::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:34:29::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:34:29::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw
TRACE::2022-08-29.16:34:29::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:34:29::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-29.16:34:29::SCWPlatform::Trying to set the existing hwdb with name Accumulator_bd_wrapper_1
TRACE::2022-08-29.16:34:29::SCWPlatform::Opened existing hwdb Accumulator_bd_wrapper_1
TRACE::2022-08-29.16:34:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-29.16:34:29::SCWMssOS::Checking the sw design at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-29.16:34:29::SCWMssOS::DEBUG:  swdes dump  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2022-08-29.16:34:29::SCWMssOS::Sw design exists and opened at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-29.16:34:29::SCWMssOS::Saving the mss changes /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-29.16:34:29::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-08-29.16:34:29::SCWMssOS::Completed writemss as part of save.
TRACE::2022-08-29.16:34:29::SCWMssOS::Commit changes completed.
TRACE::2022-08-29.16:34:29::SCWReader::Adding prebuilt librarypaths as   
TRACE::2022-08-29.16:34:29::SCWReader::Adding prebuilt incpaths  as   
TRACE::2022-08-29.16:34:29::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:34:29::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:34:29::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:34:29::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw
TRACE::2022-08-29.16:34:29::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:34:29::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-29.16:34:29::SCWPlatform::Trying to set the existing hwdb with name Accumulator_bd_wrapper_1
TRACE::2022-08-29.16:34:29::SCWPlatform::Opened existing hwdb Accumulator_bd_wrapper_1
TRACE::2022-08-29.16:34:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-29.16:34:29::SCWMssOS::Checking the sw design at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-29.16:34:29::SCWMssOS::DEBUG:  swdes dump  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2022-08-29.16:34:29::SCWMssOS::Sw design exists and opened at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-29.16:34:29::SCWReader::No isolation master present  
TRACE::2022-08-29.16:34:29::SCWDomain::checking for install qemu data   : 
TRACE::2022-08-29.16:34:29::SCWDomain:: Using the QEMU Data from install at  : /home/yuhaoliu/Tools/Hardware/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/
TRACE::2022-08-29.16:34:29::SCWDomain:: Using the QEMU args  from install at  : /home/yuhaoliu/Tools/Hardware/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt
TRACE::2022-08-29.16:34:29::SCWDomain:: Using the PMUQEMU args from install at  : /home/yuhaoliu/Tools/Hardware/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/pmu_args.txt
TRACE::2022-08-29.16:34:29::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:34:29::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:34:29::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:34:29::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw
TRACE::2022-08-29.16:34:29::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:34:29::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-29.16:34:29::SCWPlatform::Trying to set the existing hwdb with name Accumulator_bd_wrapper_1
TRACE::2022-08-29.16:34:29::SCWPlatform::Opened existing hwdb Accumulator_bd_wrapper_1
TRACE::2022-08-29.16:34:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-29.16:34:29::SCWReader::Boot application domain added for zynqmp_pmufw
TRACE::2022-08-29.16:34:29::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:34:29::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:34:29::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:34:29::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw
TRACE::2022-08-29.16:34:29::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:34:29::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-29.16:34:29::SCWPlatform::Trying to set the existing hwdb with name Accumulator_bd_wrapper_1
TRACE::2022-08-29.16:34:29::SCWPlatform::Opened existing hwdb Accumulator_bd_wrapper_1
TRACE::2022-08-29.16:34:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-29.16:34:29::SCWMssOS::Checking the sw design at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-08-29.16:34:29::SCWMssOS::DEBUG:  swdes dump  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2022-08-29.16:34:29::SCWMssOS::No sw design opened at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-08-29.16:34:29::SCWMssOS::mss exists loading the mss file  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-08-29.16:34:29::SCWMssOS::Opened the sw design from mss  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-08-29.16:34:29::SCWMssOS::Adding the swdes entry /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss with des name system_0
TRACE::2022-08-29.16:34:29::SCWMssOS::updating the scw layer about changes
TRACE::2022-08-29.16:34:30::SCWMssOS::Opened the sw design.  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-08-29.16:34:30::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:34:30::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:34:30::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:34:30::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw
TRACE::2022-08-29.16:34:30::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:34:30::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-29.16:34:30::SCWPlatform::Trying to set the existing hwdb with name Accumulator_bd_wrapper_1
TRACE::2022-08-29.16:34:30::SCWPlatform::Opened existing hwdb Accumulator_bd_wrapper_1
TRACE::2022-08-29.16:34:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-29.16:34:30::SCWMssOS::Checking the sw design at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-08-29.16:34:30::SCWMssOS::DEBUG:  swdes dump  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2022-08-29.16:34:30::SCWMssOS::Sw design exists and opened at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-08-29.16:34:30::SCWMssOS:: library already available in sw design:  xilfpga:5.3
TRACE::2022-08-29.16:34:30::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:34:30::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:34:30::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:34:30::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw
TRACE::2022-08-29.16:34:30::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:34:30::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-29.16:34:30::SCWPlatform::Trying to set the existing hwdb with name Accumulator_bd_wrapper_1
TRACE::2022-08-29.16:34:30::SCWPlatform::Opened existing hwdb Accumulator_bd_wrapper_1
TRACE::2022-08-29.16:34:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-29.16:34:30::SCWMssOS::Checking the sw design at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-08-29.16:34:30::SCWMssOS::DEBUG:  swdes dump  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2022-08-29.16:34:30::SCWMssOS::Sw design exists and opened at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-08-29.16:34:30::SCWMssOS:: library already available in sw design:  xilsecure:4.3
TRACE::2022-08-29.16:34:30::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:34:30::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:34:30::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:34:30::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw
TRACE::2022-08-29.16:34:30::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:34:30::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-29.16:34:30::SCWPlatform::Trying to set the existing hwdb with name Accumulator_bd_wrapper_1
TRACE::2022-08-29.16:34:30::SCWPlatform::Opened existing hwdb Accumulator_bd_wrapper_1
TRACE::2022-08-29.16:34:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-29.16:34:30::SCWMssOS::Checking the sw design at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-08-29.16:34:30::SCWMssOS::DEBUG:  swdes dump  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2022-08-29.16:34:30::SCWMssOS::Sw design exists and opened at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-08-29.16:34:30::SCWMssOS:: library already available in sw design:  xilskey:7.0
TRACE::2022-08-29.16:34:30::SCWMssOS::Saving the mss changes /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-08-29.16:34:30::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-08-29.16:34:30::SCWMssOS::Completed writemss as part of save.
TRACE::2022-08-29.16:34:30::SCWMssOS::Commit changes completed.
TRACE::2022-08-29.16:34:30::SCWReader::Adding prebuilt librarypaths as   
TRACE::2022-08-29.16:34:30::SCWReader::Adding prebuilt incpaths  as   
TRACE::2022-08-29.16:34:30::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:34:30::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:34:30::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:34:30::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw
TRACE::2022-08-29.16:34:30::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:34:30::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-29.16:34:30::SCWPlatform::Trying to set the existing hwdb with name Accumulator_bd_wrapper_1
TRACE::2022-08-29.16:34:30::SCWPlatform::Opened existing hwdb Accumulator_bd_wrapper_1
TRACE::2022-08-29.16:34:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-29.16:34:30::SCWMssOS::Checking the sw design at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-08-29.16:34:30::SCWMssOS::DEBUG:  swdes dump  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2022-08-29.16:34:30::SCWMssOS::Sw design exists and opened at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-08-29.16:34:30::SCWReader::No isolation master present  
TRACE::2022-08-29.16:34:30::SCWDomain::checking for install qemu data   : 
TRACE::2022-08-29.16:34:30::SCWDomain:: Using the QEMU Data from install at  : /home/yuhaoliu/Tools/Hardware/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/
TRACE::2022-08-29.16:34:30::SCWDomain:: Using the QEMU args  from install at  : /home/yuhaoliu/Tools/Hardware/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt
TRACE::2022-08-29.16:34:30::SCWDomain:: Using the PMUQEMU args from install at  : /home/yuhaoliu/Tools/Hardware/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/pmu_args.txt
TRACE::2022-08-29.16:34:30::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:34:30::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:34:30::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:34:30::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw
TRACE::2022-08-29.16:34:30::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:34:30::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-29.16:34:30::SCWPlatform::Trying to set the existing hwdb with name Accumulator_bd_wrapper_1
TRACE::2022-08-29.16:34:30::SCWPlatform::Opened existing hwdb Accumulator_bd_wrapper_1
TRACE::2022-08-29.16:34:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-29.16:34:30::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:34:30::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:34:30::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:34:30::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw
TRACE::2022-08-29.16:34:30::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:34:30::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-29.16:34:30::SCWPlatform::Trying to set the existing hwdb with name Accumulator_bd_wrapper_1
TRACE::2022-08-29.16:34:30::SCWPlatform::Opened existing hwdb Accumulator_bd_wrapper_1
TRACE::2022-08-29.16:34:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-29.16:34:30::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:34:30::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:34:30::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:34:30::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw
TRACE::2022-08-29.16:34:30::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:34:30::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-29.16:34:30::SCWPlatform::Trying to set the existing hwdb with name Accumulator_bd_wrapper_1
TRACE::2022-08-29.16:34:30::SCWPlatform::Opened existing hwdb Accumulator_bd_wrapper_1
TRACE::2022-08-29.16:34:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-29.16:34:30::SCWMssOS::Checking the sw design at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-08-29.16:34:30::SCWMssOS::DEBUG:  swdes dump  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2022-08-29.16:34:30::SCWMssOS::No sw design opened at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-08-29.16:34:30::SCWMssOS::mss exists loading the mss file  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-08-29.16:34:30::SCWMssOS::Opened the sw design from mss  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-08-29.16:34:30::SCWMssOS::Adding the swdes entry /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss with des name system_1
TRACE::2022-08-29.16:34:30::SCWMssOS::updating the scw layer about changes
TRACE::2022-08-29.16:34:30::SCWMssOS::Opened the sw design.  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-08-29.16:34:30::SCWMssOS::Saving the mss changes /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-08-29.16:34:30::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-08-29.16:34:30::SCWMssOS::Completed writemss as part of save.
TRACE::2022-08-29.16:34:30::SCWMssOS::Commit changes completed.
TRACE::2022-08-29.16:34:30::SCWReader::Adding prebuilt librarypaths as   
TRACE::2022-08-29.16:34:30::SCWReader::Adding prebuilt incpaths  as   
TRACE::2022-08-29.16:34:30::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:34:30::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:34:30::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:34:30::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw
TRACE::2022-08-29.16:34:30::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:34:30::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-29.16:34:30::SCWPlatform::Trying to set the existing hwdb with name Accumulator_bd_wrapper_1
TRACE::2022-08-29.16:34:30::SCWPlatform::Opened existing hwdb Accumulator_bd_wrapper_1
TRACE::2022-08-29.16:34:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-29.16:34:30::SCWMssOS::Checking the sw design at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-08-29.16:34:30::SCWMssOS::DEBUG:  swdes dump  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2022-08-29.16:34:30::SCWMssOS::Sw design exists and opened at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-08-29.16:34:30::SCWReader::No isolation master present  
TRACE::2022-08-29.16:34:35::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:34:35::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:34:35::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:34:35::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw
TRACE::2022-08-29.16:34:35::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:34:35::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-29.16:34:35::SCWPlatform::Trying to set the existing hwdb with name Accumulator_bd_wrapper_1
TRACE::2022-08-29.16:34:35::SCWPlatform::Opened existing hwdb Accumulator_bd_wrapper_1
TRACE::2022-08-29.16:34:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-29.16:34:35::SCWMssOS::Checking the sw design at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-29.16:34:35::SCWMssOS::DEBUG:  swdes dump  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2022-08-29.16:34:35::SCWMssOS::Sw design exists and opened at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-29.16:34:36::SCWMssOS::In reload Mss file.
TRACE::2022-08-29.16:34:36::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:34:36::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:34:36::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:34:36::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw
TRACE::2022-08-29.16:34:36::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:34:36::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-29.16:34:36::SCWPlatform::Trying to set the existing hwdb with name Accumulator_bd_wrapper_1
TRACE::2022-08-29.16:34:36::SCWPlatform::Opened existing hwdb Accumulator_bd_wrapper_1
TRACE::2022-08-29.16:34:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-29.16:34:36::SCWMssOS::Checking the sw design at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-29.16:34:36::SCWMssOS::DEBUG:  swdes dump  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

KEYINFO::2022-08-29.16:34:36::SCWMssOS::Could not open the swdb for system
KEYINFO::2022-08-29.16:34:36::SCWMssOS::Could not open the sw design at  system
ERROR: [Hsi 55-1558] Software Design system is not found

TRACE::2022-08-29.16:34:36::SCWMssOS::Cleared the swdb table entry
TRACE::2022-08-29.16:34:36::SCWMssOS::No sw design opened at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-29.16:34:36::SCWMssOS::mss exists loading the mss file  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-29.16:34:36::SCWMssOS::Opened the sw design from mss  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-29.16:34:36::SCWMssOS::Adding the swdes entry /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss with des name system
TRACE::2022-08-29.16:34:36::SCWMssOS::updating the scw layer about changes
TRACE::2022-08-29.16:34:36::SCWMssOS::Opened the sw design.  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-29.16:34:36::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:34:36::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:34:36::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:34:36::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw
TRACE::2022-08-29.16:34:36::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:34:36::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-29.16:34:36::SCWPlatform::Trying to set the existing hwdb with name Accumulator_bd_wrapper_1
TRACE::2022-08-29.16:34:36::SCWPlatform::Opened existing hwdb Accumulator_bd_wrapper_1
TRACE::2022-08-29.16:34:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-29.16:34:36::SCWMssOS::Checking the sw design at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-29.16:34:36::SCWMssOS::DEBUG:  swdes dump  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2022-08-29.16:34:36::SCWMssOS::Sw design exists and opened at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-29.16:34:36::SCWMssOS:: library already available in sw design:  xilffs:4.4
TRACE::2022-08-29.16:34:36::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:34:36::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:34:36::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:34:36::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw
TRACE::2022-08-29.16:34:36::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:34:36::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-29.16:34:36::SCWPlatform::Trying to set the existing hwdb with name Accumulator_bd_wrapper_1
TRACE::2022-08-29.16:34:36::SCWPlatform::Opened existing hwdb Accumulator_bd_wrapper_1
TRACE::2022-08-29.16:34:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-29.16:34:36::SCWMssOS::Checking the sw design at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-29.16:34:36::SCWMssOS::DEBUG:  swdes dump  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2022-08-29.16:34:36::SCWMssOS::Sw design exists and opened at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-29.16:34:36::SCWMssOS:: library already available in sw design:  xilsecure:4.3
TRACE::2022-08-29.16:34:36::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:34:36::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:34:36::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:34:36::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw
TRACE::2022-08-29.16:34:36::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:34:36::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-29.16:34:36::SCWPlatform::Trying to set the existing hwdb with name Accumulator_bd_wrapper_1
TRACE::2022-08-29.16:34:36::SCWPlatform::Opened existing hwdb Accumulator_bd_wrapper_1
TRACE::2022-08-29.16:34:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-29.16:34:36::SCWMssOS::Checking the sw design at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-29.16:34:36::SCWMssOS::DEBUG:  swdes dump  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2022-08-29.16:34:36::SCWMssOS::Sw design exists and opened at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-29.16:34:36::SCWMssOS:: library already available in sw design:  xilpm:3.2
TRACE::2022-08-29.16:34:36::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:34:36::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:34:36::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:34:36::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw
TRACE::2022-08-29.16:34:36::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:34:36::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-29.16:34:36::SCWPlatform::Trying to set the existing hwdb with name Accumulator_bd_wrapper_1
TRACE::2022-08-29.16:34:36::SCWPlatform::Opened existing hwdb Accumulator_bd_wrapper_1
TRACE::2022-08-29.16:34:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-29.16:34:36::SCWMssOS::Checking the sw design at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-29.16:34:36::SCWMssOS::DEBUG:  swdes dump  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2022-08-29.16:34:36::SCWMssOS::Sw design exists and opened at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-29.16:34:36::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:34:36::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:34:36::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:34:36::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw
TRACE::2022-08-29.16:34:36::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:34:36::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-29.16:34:36::SCWPlatform::Trying to set the existing hwdb with name Accumulator_bd_wrapper_1
TRACE::2022-08-29.16:34:36::SCWPlatform::Opened existing hwdb Accumulator_bd_wrapper_1
TRACE::2022-08-29.16:34:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-29.16:34:36::SCWMssOS::Checking the sw design at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-29.16:34:36::SCWMssOS::DEBUG:  swdes dump  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2022-08-29.16:34:36::SCWMssOS::Sw design exists and opened at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-29.16:34:36::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:34:36::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:34:36::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:34:36::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw
TRACE::2022-08-29.16:34:36::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:34:36::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-29.16:34:36::SCWPlatform::Trying to set the existing hwdb with name Accumulator_bd_wrapper_1
TRACE::2022-08-29.16:34:36::SCWPlatform::Opened existing hwdb Accumulator_bd_wrapper_1
TRACE::2022-08-29.16:34:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-29.16:34:36::SCWMssOS::Checking the sw design at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-29.16:34:36::SCWMssOS::DEBUG:  swdes dump  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2022-08-29.16:34:36::SCWMssOS::Sw design exists and opened at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-29.16:34:36::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:34:36::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:34:36::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:34:36::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw
TRACE::2022-08-29.16:34:36::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:34:36::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-29.16:34:36::SCWPlatform::Trying to set the existing hwdb with name Accumulator_bd_wrapper_1
TRACE::2022-08-29.16:34:36::SCWPlatform::Opened existing hwdb Accumulator_bd_wrapper_1
TRACE::2022-08-29.16:34:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-29.16:34:36::SCWMssOS::Checking the sw design at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-29.16:34:36::SCWMssOS::DEBUG:  swdes dump  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2022-08-29.16:34:36::SCWMssOS::Sw design exists and opened at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-29.16:34:36::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:34:36::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:34:36::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:34:36::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw
TRACE::2022-08-29.16:34:36::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:34:36::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-29.16:34:36::SCWPlatform::Trying to set the existing hwdb with name Accumulator_bd_wrapper_1
TRACE::2022-08-29.16:34:36::SCWPlatform::Opened existing hwdb Accumulator_bd_wrapper_1
TRACE::2022-08-29.16:34:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-29.16:34:36::SCWMssOS::Checking the sw design at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-29.16:34:36::SCWMssOS::DEBUG:  swdes dump  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2022-08-29.16:34:36::SCWMssOS::Sw design exists and opened at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-29.16:34:36::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:34:36::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:34:36::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:34:36::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw
TRACE::2022-08-29.16:34:36::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:34:36::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-29.16:34:36::SCWPlatform::Trying to set the existing hwdb with name Accumulator_bd_wrapper_1
TRACE::2022-08-29.16:34:36::SCWPlatform::Opened existing hwdb Accumulator_bd_wrapper_1
TRACE::2022-08-29.16:34:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-29.16:34:36::SCWMssOS::Checking the sw design at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-29.16:34:36::SCWMssOS::DEBUG:  swdes dump  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2022-08-29.16:34:36::SCWMssOS::Sw design exists and opened at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-29.16:34:36::SCWMssOS::Saving the mss changes /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-29.16:34:36::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-08-29.16:34:36::SCWMssOS::Completed writemss as part of save.
TRACE::2022-08-29.16:34:36::SCWMssOS::Commit changes completed.
TRACE::2022-08-29.16:34:36::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:34:36::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:34:36::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:34:36::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw
TRACE::2022-08-29.16:34:36::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:34:36::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-29.16:34:36::SCWPlatform::Trying to set the existing hwdb with name Accumulator_bd_wrapper_1
TRACE::2022-08-29.16:34:36::SCWPlatform::Opened existing hwdb Accumulator_bd_wrapper_1
TRACE::2022-08-29.16:34:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-29.16:34:36::SCWMssOS::Checking the sw design at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-29.16:34:36::SCWMssOS::DEBUG:  swdes dump  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2022-08-29.16:34:36::SCWMssOS::Sw design exists and opened at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-29.16:34:36::SCWMssOS::Removing the swdes entry for  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-29.16:34:36::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:34:36::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:34:36::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:34:36::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw
TRACE::2022-08-29.16:34:36::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:34:36::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-29.16:34:36::SCWPlatform::Trying to set the existing hwdb with name Accumulator_bd_wrapper_1
TRACE::2022-08-29.16:34:36::SCWPlatform::Opened existing hwdb Accumulator_bd_wrapper_1
TRACE::2022-08-29.16:34:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-29.16:34:36::SCWMssOS::Checking the sw design at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-29.16:34:36::SCWMssOS::DEBUG:  swdes dump  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2022-08-29.16:34:36::SCWMssOS::No sw design opened at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-29.16:34:36::SCWMssOS::mss exists loading the mss file  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-29.16:34:36::SCWMssOS::Opened the sw design from mss  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-29.16:34:36::SCWMssOS::Adding the swdes entry /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss with des name system
TRACE::2022-08-29.16:34:36::SCWMssOS::updating the scw layer about changes
TRACE::2022-08-29.16:34:36::SCWMssOS::Opened the sw design.  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-29.16:34:47::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:34:47::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:34:47::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:34:47::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw
TRACE::2022-08-29.16:34:47::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:34:47::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-29.16:34:47::SCWPlatform::Trying to set the existing hwdb with name Accumulator_bd_wrapper_1
TRACE::2022-08-29.16:34:47::SCWPlatform::Opened existing hwdb Accumulator_bd_wrapper_1
TRACE::2022-08-29.16:34:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-29.16:34:47::SCWMssOS::Checking the sw design at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-29.16:34:47::SCWMssOS::DEBUG:  swdes dump  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2022-08-29.16:34:47::SCWMssOS::Sw design exists and opened at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-29.16:34:47::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:34:47::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:34:47::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:34:47::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw
TRACE::2022-08-29.16:34:47::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:34:47::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-29.16:34:47::SCWPlatform::Trying to set the existing hwdb with name Accumulator_bd_wrapper_1
TRACE::2022-08-29.16:34:47::SCWPlatform::Opened existing hwdb Accumulator_bd_wrapper_1
TRACE::2022-08-29.16:34:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-29.16:34:47::SCWMssOS::Checking the sw design at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-29.16:34:47::SCWMssOS::DEBUG:  swdes dump  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2022-08-29.16:34:47::SCWMssOS::Sw design exists and opened at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-29.16:34:47::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:34:47::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:34:47::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:34:47::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw
TRACE::2022-08-29.16:34:47::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:34:47::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-29.16:34:47::SCWPlatform::Trying to set the existing hwdb with name Accumulator_bd_wrapper_1
TRACE::2022-08-29.16:34:47::SCWPlatform::Opened existing hwdb Accumulator_bd_wrapper_1
TRACE::2022-08-29.16:34:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-29.16:34:47::SCWMssOS::Checking the sw design at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-29.16:34:47::SCWMssOS::DEBUG:  swdes dump  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2022-08-29.16:34:47::SCWMssOS::Sw design exists and opened at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-29.16:34:47::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:34:47::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:34:47::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:34:47::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw
TRACE::2022-08-29.16:34:47::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:34:47::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-29.16:34:47::SCWPlatform::Trying to set the existing hwdb with name Accumulator_bd_wrapper_1
TRACE::2022-08-29.16:34:47::SCWPlatform::Opened existing hwdb Accumulator_bd_wrapper_1
TRACE::2022-08-29.16:34:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-29.16:34:47::SCWMssOS::Checking the sw design at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-29.16:34:47::SCWMssOS::DEBUG:  swdes dump  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2022-08-29.16:34:47::SCWMssOS::Sw design exists and opened at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-29.16:34:47::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:34:47::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:34:47::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:34:47::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw
TRACE::2022-08-29.16:34:47::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:34:47::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-29.16:34:47::SCWPlatform::Trying to set the existing hwdb with name Accumulator_bd_wrapper_1
TRACE::2022-08-29.16:34:47::SCWPlatform::Opened existing hwdb Accumulator_bd_wrapper_1
TRACE::2022-08-29.16:34:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-29.16:34:47::SCWMssOS::Checking the sw design at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-29.16:34:47::SCWMssOS::DEBUG:  swdes dump  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2022-08-29.16:34:47::SCWMssOS::Sw design exists and opened at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-29.16:34:52::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:34:52::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:34:52::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:34:52::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw
TRACE::2022-08-29.16:34:52::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:34:52::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-29.16:34:52::SCWPlatform::Trying to set the existing hwdb with name Accumulator_bd_wrapper_1
TRACE::2022-08-29.16:34:52::SCWPlatform::Opened existing hwdb Accumulator_bd_wrapper_1
TRACE::2022-08-29.16:34:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-29.16:34:52::SCWMssOS::Checking the sw design at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-29.16:34:52::SCWMssOS::DEBUG:  swdes dump  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2022-08-29.16:34:52::SCWMssOS::Sw design exists and opened at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-29.16:34:52::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:34:52::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:34:52::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:34:52::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw
TRACE::2022-08-29.16:34:52::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:34:52::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-29.16:34:52::SCWPlatform::Trying to set the existing hwdb with name Accumulator_bd_wrapper_1
TRACE::2022-08-29.16:34:52::SCWPlatform::Opened existing hwdb Accumulator_bd_wrapper_1
TRACE::2022-08-29.16:34:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-29.16:34:52::SCWMssOS::Checking the sw design at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-29.16:34:52::SCWMssOS::DEBUG:  swdes dump  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2022-08-29.16:34:52::SCWMssOS::Sw design exists and opened at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-29.16:34:52::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:34:52::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:34:52::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:34:52::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw
TRACE::2022-08-29.16:34:52::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:34:52::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-29.16:34:52::SCWPlatform::Trying to set the existing hwdb with name Accumulator_bd_wrapper_1
TRACE::2022-08-29.16:34:52::SCWPlatform::Opened existing hwdb Accumulator_bd_wrapper_1
TRACE::2022-08-29.16:34:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-29.16:34:52::SCWMssOS::Checking the sw design at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-29.16:34:52::SCWMssOS::DEBUG:  swdes dump  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2022-08-29.16:34:52::SCWMssOS::Sw design exists and opened at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-29.16:34:52::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:34:52::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:34:52::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:34:52::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw
TRACE::2022-08-29.16:34:52::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:34:52::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-29.16:34:52::SCWPlatform::Trying to set the existing hwdb with name Accumulator_bd_wrapper_1
TRACE::2022-08-29.16:34:52::SCWPlatform::Opened existing hwdb Accumulator_bd_wrapper_1
TRACE::2022-08-29.16:34:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-29.16:34:52::SCWMssOS::Checking the sw design at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-29.16:34:52::SCWMssOS::DEBUG:  swdes dump  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2022-08-29.16:34:52::SCWMssOS::Sw design exists and opened at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-29.16:34:52::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:34:52::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:34:52::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:34:52::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw
TRACE::2022-08-29.16:34:52::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:34:52::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-29.16:34:52::SCWPlatform::Trying to set the existing hwdb with name Accumulator_bd_wrapper_1
TRACE::2022-08-29.16:34:52::SCWPlatform::Opened existing hwdb Accumulator_bd_wrapper_1
TRACE::2022-08-29.16:34:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-29.16:34:52::SCWMssOS::Checking the sw design at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-29.16:34:52::SCWMssOS::DEBUG:  swdes dump  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2022-08-29.16:34:52::SCWMssOS::Sw design exists and opened at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-29.16:34:53::SCWMssOS::Saving the mss changes /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-29.16:34:53::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-08-29.16:34:53::SCWMssOS::Completed writemss as part of save.
TRACE::2022-08-29.16:34:53::SCWMssOS::Commit changes completed.
TRACE::2022-08-29.16:34:53::SCWMssOS::Saving the mss changes /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-08-29.16:34:53::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-08-29.16:34:53::SCWMssOS::Completed writemss as part of save.
TRACE::2022-08-29.16:34:53::SCWMssOS::Commit changes completed.
TRACE::2022-08-29.16:34:53::SCWMssOS::Saving the mss changes /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-08-29.16:34:53::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-08-29.16:34:53::SCWMssOS::Completed writemss as part of save.
TRACE::2022-08-29.16:34:53::SCWMssOS::Commit changes completed.
TRACE::2022-08-29.16:34:53::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:34:53::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:34:53::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:34:53::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw
TRACE::2022-08-29.16:34:53::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:34:53::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-29.16:34:53::SCWPlatform::Trying to set the existing hwdb with name Accumulator_bd_wrapper_1
TRACE::2022-08-29.16:34:53::SCWPlatform::Opened existing hwdb Accumulator_bd_wrapper_1
TRACE::2022-08-29.16:34:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-29.16:34:53::SCWMssOS::Checking the sw design at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-29.16:34:53::SCWMssOS::DEBUG:  swdes dump  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2022-08-29.16:34:53::SCWMssOS::Sw design exists and opened at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-29.16:34:53::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:34:53::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:34:53::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:34:53::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw
TRACE::2022-08-29.16:34:53::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:34:53::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-29.16:34:53::SCWPlatform::Trying to set the existing hwdb with name Accumulator_bd_wrapper_1
TRACE::2022-08-29.16:34:53::SCWPlatform::Opened existing hwdb Accumulator_bd_wrapper_1
TRACE::2022-08-29.16:34:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-29.16:34:53::SCWMssOS::Checking the sw design at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-08-29.16:34:53::SCWMssOS::DEBUG:  swdes dump  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2022-08-29.16:34:53::SCWMssOS::Sw design exists and opened at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-08-29.16:34:53::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:34:53::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:34:53::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:34:53::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw
TRACE::2022-08-29.16:34:53::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:34:53::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-29.16:34:53::SCWPlatform::Trying to set the existing hwdb with name Accumulator_bd_wrapper_1
TRACE::2022-08-29.16:34:53::SCWPlatform::Opened existing hwdb Accumulator_bd_wrapper_1
TRACE::2022-08-29.16:34:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-29.16:34:53::SCWMssOS::Checking the sw design at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-08-29.16:34:53::SCWMssOS::DEBUG:  swdes dump  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2022-08-29.16:34:53::SCWMssOS::Sw design exists and opened at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-08-29.16:34:53::SCWWriter::formatted JSON is {
	"platformName":	"AXI_DMA_Accumulator_Platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"AXI_DMA_Accumulator_Platform",
	"platHandOff":	"/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/Accumulator_bd_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/Accumulator_bd_wrapper.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"psu_cortexa53_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects  ",
	"pmufwExtraCompilerFlags":	"-MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects  ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"AXI_DMA_Accumulator_Platform",
	"systems":	[{
			"systemName":	"AXI_DMA_Accumulator_Platform",
			"systemDesc":	"AXI_DMA_Accumulator_Platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"AXI_DMA_Accumulator_Platform",
			"sysActiveDom":	"zynqmp_fsbl",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynqmp_fsbl",
					"domainDispName":	"zynqmp_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"99edddb18a4e1920f95ed43224ef1984",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"bootDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4", "xilsecure:4.3", "xilpm:3.2"],
					"libOptions":	{
						"standalone":	{
							"stdin":	"psu_uart_1",
							"stdout":	"psu_uart_1",
							"zynqmp_fsbl_bsp":	"true",
							"libOptionNames":	["stdin", "stdout", "zynqmp_fsbl_bsp"]
						},
						"xilffs":	{
							"read_only":	"true",
							"use_mkfs":	"false",
							"libOptionNames":	["read_only", "use_mkfs"]
						},
						"libsContainingOptions":	["standalone", "xilffs"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynqmp_pmufw",
					"domainDispName":	"zynqmp_pmufw",
					"domainDesc":	"PMUFW Application BSP - Auto Generated.",
					"processors":	"psu_pmu_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"2350db48e401e7632f3aad060a0bb970",
					"compatibleApp":	"zynqmp_pmufw",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilfpga:5.3", "xilsecure:4.3", "xilskey:7.0"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on psu_cortexa53_0",
					"domainDesc":	"standalone_domain",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"/home/yuhaoliu/Tools/Hardware/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt",
					"qemuData":	"/home/yuhaoliu/Tools/Hardware/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/",
					"pmuQemuArgs":	"/home/yuhaoliu/Tools/Hardware/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/pmu_args.txt",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"5bec6c76a2fd7db1d037523341b967be",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2022-08-29.16:34:53::SCWMssOS::Saving the mss changes /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-29.16:34:53::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-08-29.16:34:53::SCWMssOS::Completed writemss as part of save.
TRACE::2022-08-29.16:34:53::SCWMssOS::Commit changes completed.
TRACE::2022-08-29.16:34:53::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:34:53::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:34:53::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:34:53::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw
TRACE::2022-08-29.16:34:53::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:34:53::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-29.16:34:53::SCWPlatform::Trying to set the existing hwdb with name Accumulator_bd_wrapper_1
TRACE::2022-08-29.16:34:53::SCWPlatform::Opened existing hwdb Accumulator_bd_wrapper_1
TRACE::2022-08-29.16:34:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-29.16:34:53::SCWMssOS::Checking the sw design at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-29.16:34:53::SCWMssOS::DEBUG:  swdes dump  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2022-08-29.16:34:53::SCWMssOS::Sw design exists and opened at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-29.16:34:53::SCWMssOS::Removing the swdes entry for  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-29.16:34:54::SCWMssOS::In reload Mss file.
TRACE::2022-08-29.16:34:54::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:34:54::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:34:54::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:34:54::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw
TRACE::2022-08-29.16:34:54::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:34:54::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-29.16:34:54::SCWPlatform::Trying to set the existing hwdb with name Accumulator_bd_wrapper_1
TRACE::2022-08-29.16:34:54::SCWPlatform::Opened existing hwdb Accumulator_bd_wrapper_1
TRACE::2022-08-29.16:34:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-29.16:34:54::SCWMssOS::Checking the sw design at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-29.16:34:54::SCWMssOS::DEBUG:  swdes dump  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2022-08-29.16:34:54::SCWMssOS::No sw design opened at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-29.16:34:54::SCWMssOS::mss exists loading the mss file  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-29.16:34:54::SCWMssOS::Opened the sw design from mss  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-29.16:34:54::SCWMssOS::Adding the swdes entry /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss with des name system
TRACE::2022-08-29.16:34:54::SCWMssOS::updating the scw layer about changes
TRACE::2022-08-29.16:34:54::SCWMssOS::Opened the sw design.  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-29.16:34:54::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:34:54::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:34:54::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:34:54::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw
TRACE::2022-08-29.16:34:54::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:34:54::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-29.16:34:54::SCWPlatform::Trying to set the existing hwdb with name Accumulator_bd_wrapper_1
TRACE::2022-08-29.16:34:54::SCWPlatform::Opened existing hwdb Accumulator_bd_wrapper_1
TRACE::2022-08-29.16:34:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-29.16:34:54::SCWMssOS::Checking the sw design at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-29.16:34:54::SCWMssOS::DEBUG:  swdes dump  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2022-08-29.16:34:54::SCWMssOS::Sw design exists and opened at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-29.16:34:54::SCWMssOS:: library already available in sw design:  xilffs:4.4
TRACE::2022-08-29.16:34:54::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:34:54::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:34:54::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:34:54::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw
TRACE::2022-08-29.16:34:54::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:34:54::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-29.16:34:54::SCWPlatform::Trying to set the existing hwdb with name Accumulator_bd_wrapper_1
TRACE::2022-08-29.16:34:54::SCWPlatform::Opened existing hwdb Accumulator_bd_wrapper_1
TRACE::2022-08-29.16:34:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-29.16:34:54::SCWMssOS::Checking the sw design at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-29.16:34:54::SCWMssOS::DEBUG:  swdes dump  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2022-08-29.16:34:54::SCWMssOS::Sw design exists and opened at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-29.16:34:54::SCWMssOS:: library already available in sw design:  xilsecure:4.3
TRACE::2022-08-29.16:34:54::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:34:54::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:34:54::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:34:54::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw
TRACE::2022-08-29.16:34:54::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:34:54::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-29.16:34:54::SCWPlatform::Trying to set the existing hwdb with name Accumulator_bd_wrapper_1
TRACE::2022-08-29.16:34:54::SCWPlatform::Opened existing hwdb Accumulator_bd_wrapper_1
TRACE::2022-08-29.16:34:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-29.16:34:54::SCWMssOS::Checking the sw design at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-29.16:34:54::SCWMssOS::DEBUG:  swdes dump  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2022-08-29.16:34:54::SCWMssOS::Sw design exists and opened at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-29.16:34:54::SCWMssOS:: library already available in sw design:  xilpm:3.2
TRACE::2022-08-29.16:34:54::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:34:54::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:34:54::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:34:54::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw
TRACE::2022-08-29.16:34:54::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:34:54::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-29.16:34:54::SCWPlatform::Trying to set the existing hwdb with name Accumulator_bd_wrapper_1
TRACE::2022-08-29.16:34:54::SCWPlatform::Opened existing hwdb Accumulator_bd_wrapper_1
TRACE::2022-08-29.16:34:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-29.16:34:54::SCWMssOS::Checking the sw design at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-29.16:34:54::SCWMssOS::DEBUG:  swdes dump  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2022-08-29.16:34:54::SCWMssOS::Sw design exists and opened at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-29.16:34:54::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:34:54::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:34:54::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:34:54::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw
TRACE::2022-08-29.16:34:54::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:34:54::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-29.16:34:54::SCWPlatform::Trying to set the existing hwdb with name Accumulator_bd_wrapper_1
TRACE::2022-08-29.16:34:54::SCWPlatform::Opened existing hwdb Accumulator_bd_wrapper_1
TRACE::2022-08-29.16:34:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-29.16:34:54::SCWMssOS::Checking the sw design at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-29.16:34:54::SCWMssOS::DEBUG:  swdes dump  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2022-08-29.16:34:54::SCWMssOS::Sw design exists and opened at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-29.16:34:54::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:34:54::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:34:54::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:34:54::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw
TRACE::2022-08-29.16:34:54::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:34:54::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-29.16:34:54::SCWPlatform::Trying to set the existing hwdb with name Accumulator_bd_wrapper_1
TRACE::2022-08-29.16:34:54::SCWPlatform::Opened existing hwdb Accumulator_bd_wrapper_1
TRACE::2022-08-29.16:34:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-29.16:34:54::SCWMssOS::Checking the sw design at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-29.16:34:54::SCWMssOS::DEBUG:  swdes dump  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2022-08-29.16:34:54::SCWMssOS::Sw design exists and opened at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-29.16:34:54::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:34:54::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:34:54::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:34:54::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw
TRACE::2022-08-29.16:34:54::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:34:54::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-29.16:34:54::SCWPlatform::Trying to set the existing hwdb with name Accumulator_bd_wrapper_1
TRACE::2022-08-29.16:34:54::SCWPlatform::Opened existing hwdb Accumulator_bd_wrapper_1
TRACE::2022-08-29.16:34:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-29.16:34:54::SCWMssOS::Checking the sw design at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-29.16:34:54::SCWMssOS::DEBUG:  swdes dump  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2022-08-29.16:34:54::SCWMssOS::Sw design exists and opened at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-29.16:34:54::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:34:54::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:34:54::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:34:54::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw
TRACE::2022-08-29.16:34:54::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:34:54::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-29.16:34:54::SCWPlatform::Trying to set the existing hwdb with name Accumulator_bd_wrapper_1
TRACE::2022-08-29.16:34:54::SCWPlatform::Opened existing hwdb Accumulator_bd_wrapper_1
TRACE::2022-08-29.16:34:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-29.16:34:54::SCWMssOS::Checking the sw design at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-29.16:34:54::SCWMssOS::DEBUG:  swdes dump  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2022-08-29.16:34:54::SCWMssOS::Sw design exists and opened at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-29.16:34:54::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:34:54::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:34:54::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:34:54::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw
TRACE::2022-08-29.16:34:54::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:34:54::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-29.16:34:54::SCWPlatform::Trying to set the existing hwdb with name Accumulator_bd_wrapper_1
TRACE::2022-08-29.16:34:54::SCWPlatform::Opened existing hwdb Accumulator_bd_wrapper_1
TRACE::2022-08-29.16:34:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-29.16:34:54::SCWMssOS::Checking the sw design at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-29.16:34:54::SCWMssOS::DEBUG:  swdes dump  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2022-08-29.16:34:54::SCWMssOS::Sw design exists and opened at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-29.16:34:54::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:34:54::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:34:54::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:34:54::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw
TRACE::2022-08-29.16:34:54::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:34:54::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-29.16:34:54::SCWPlatform::Trying to set the existing hwdb with name Accumulator_bd_wrapper_1
TRACE::2022-08-29.16:34:54::SCWPlatform::Opened existing hwdb Accumulator_bd_wrapper_1
TRACE::2022-08-29.16:34:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-29.16:34:54::SCWMssOS::Checking the sw design at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-29.16:34:54::SCWMssOS::DEBUG:  swdes dump  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2022-08-29.16:34:54::SCWMssOS::Sw design exists and opened at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-29.16:34:54::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:34:54::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:34:54::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:34:54::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw
TRACE::2022-08-29.16:34:54::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:34:54::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-29.16:34:54::SCWPlatform::Trying to set the existing hwdb with name Accumulator_bd_wrapper_1
TRACE::2022-08-29.16:34:54::SCWPlatform::Opened existing hwdb Accumulator_bd_wrapper_1
TRACE::2022-08-29.16:34:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-29.16:34:54::SCWMssOS::Checking the sw design at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-29.16:34:54::SCWMssOS::DEBUG:  swdes dump  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2022-08-29.16:34:54::SCWMssOS::Sw design exists and opened at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-29.16:34:54::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:34:54::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:34:54::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:34:54::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw
TRACE::2022-08-29.16:34:54::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:34:54::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-29.16:34:54::SCWPlatform::Trying to set the existing hwdb with name Accumulator_bd_wrapper_1
TRACE::2022-08-29.16:34:54::SCWPlatform::Opened existing hwdb Accumulator_bd_wrapper_1
TRACE::2022-08-29.16:34:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-29.16:34:54::SCWMssOS::Checking the sw design at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-29.16:34:54::SCWMssOS::DEBUG:  swdes dump  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2022-08-29.16:34:54::SCWMssOS::Sw design exists and opened at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-29.16:34:54::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:34:54::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:34:54::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:34:54::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw
TRACE::2022-08-29.16:34:54::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:34:54::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-29.16:34:54::SCWPlatform::Trying to set the existing hwdb with name Accumulator_bd_wrapper_1
TRACE::2022-08-29.16:34:54::SCWPlatform::Opened existing hwdb Accumulator_bd_wrapper_1
TRACE::2022-08-29.16:34:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-29.16:34:54::SCWMssOS::Checking the sw design at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-29.16:34:54::SCWMssOS::DEBUG:  swdes dump  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2022-08-29.16:34:54::SCWMssOS::Sw design exists and opened at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-29.16:34:54::SCWMssOS::Saving the mss changes /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-29.16:34:54::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-08-29.16:34:54::SCWMssOS::Completed writemss as part of save.
TRACE::2022-08-29.16:34:54::SCWMssOS::Commit changes completed.
TRACE::2022-08-29.16:34:54::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:34:54::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:34:54::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:34:54::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw
TRACE::2022-08-29.16:34:54::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:34:54::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-29.16:34:54::SCWPlatform::Trying to set the existing hwdb with name Accumulator_bd_wrapper_1
TRACE::2022-08-29.16:34:54::SCWPlatform::Opened existing hwdb Accumulator_bd_wrapper_1
TRACE::2022-08-29.16:34:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-29.16:34:54::SCWMssOS::Checking the sw design at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-29.16:34:54::SCWMssOS::DEBUG:  swdes dump  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2022-08-29.16:34:54::SCWMssOS::Sw design exists and opened at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-29.16:34:54::SCWMssOS::Removing the swdes entry for  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-29.16:34:54::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:34:54::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:34:54::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:34:54::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw
TRACE::2022-08-29.16:34:54::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:34:54::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-29.16:34:54::SCWPlatform::Trying to set the existing hwdb with name Accumulator_bd_wrapper_1
TRACE::2022-08-29.16:34:54::SCWPlatform::Opened existing hwdb Accumulator_bd_wrapper_1
TRACE::2022-08-29.16:34:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-29.16:34:54::SCWMssOS::Checking the sw design at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-29.16:34:54::SCWMssOS::DEBUG:  swdes dump  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2022-08-29.16:34:54::SCWMssOS::No sw design opened at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-29.16:34:54::SCWMssOS::mss exists loading the mss file  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-29.16:34:54::SCWMssOS::Opened the sw design from mss  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-29.16:34:54::SCWMssOS::Adding the swdes entry /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss with des name system
TRACE::2022-08-29.16:34:54::SCWMssOS::updating the scw layer about changes
TRACE::2022-08-29.16:34:54::SCWMssOS::Opened the sw design.  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-29.16:34:54::SCWBDomain::Completed writing the mss file at /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp
TRACE::2022-08-29.16:34:54::SCWBDomain::Forcing BSP Sources regeneration.
TRACE::2022-08-29.16:34:55::SCWBDomain::Updating the makefile used for building the Application zynqmp_fsbl
TRACE::2022-08-29.16:34:55::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:34:55::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:34:55::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:34:55::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw
TRACE::2022-08-29.16:34:55::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:34:55::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-29.16:34:55::SCWPlatform::Trying to set the existing hwdb with name Accumulator_bd_wrapper_1
TRACE::2022-08-29.16:34:55::SCWPlatform::Opened existing hwdb Accumulator_bd_wrapper_1
TRACE::2022-08-29.16:34:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-29.16:34:55::SCWMssOS::Checking the sw design at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-29.16:34:55::SCWMssOS::DEBUG:  swdes dump  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

KEYINFO::2022-08-29.16:34:55::SCWMssOS::Could not open the swdb for system
KEYINFO::2022-08-29.16:34:55::SCWMssOS::Could not open the sw design at  system
ERROR: [Hsi 55-1558] Software Design system is not found

TRACE::2022-08-29.16:34:55::SCWMssOS::Cleared the swdb table entry
TRACE::2022-08-29.16:34:55::SCWMssOS::No sw design opened at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-29.16:34:55::SCWMssOS::mss exists loading the mss file  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-29.16:34:55::SCWMssOS::Opened the sw design from mss  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-29.16:34:55::SCWMssOS::Adding the swdes entry /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss with des name system
TRACE::2022-08-29.16:34:55::SCWMssOS::updating the scw layer about changes
TRACE::2022-08-29.16:34:56::SCWMssOS::Opened the sw design.  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-29.16:34:58::SCWBDomain::removing the temporary location in _platform.
TRACE::2022-08-29.16:34:58::SCWBDomain::Makefile is Updated.
TRACE::2022-08-29.16:34:58::SCWBDomain::doing clean.
TRACE::2022-08-29.16:34:58::SCWBDomain::System Command Ran  cd  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl ; bash -c "make  clean" 
TRACE::2022-08-29.16:34:58::SCWBDomain::rm -rf  xfsbl_authentication.o  xfsbl_misc.o  xfsbl_sd.o  xfsbl_plpartition_valid.o  xfsbl_rsa_sha.o  xfsbl_bs.o  xfsbl_misc_dr
TRACE::2022-08-29.16:34:58::SCWBDomain::ivers.o  xfsbl_board.o  xfsbl_image_header.o  psu_init.o  xfsbl_handoff.o  xfsbl_initialization.o  xfsbl_partition_load.o  xfsb
TRACE::2022-08-29.16:34:58::SCWBDomain::l_dfu_util.o  xfsbl_main.o  xfsbl_hooks.o  xfsbl_usb.o  xfsbl_ddr_init.o  xfsbl_nand.o  xfsbl_csu_dma.o  xfsbl_qspi.o  xfsbl_ex
TRACE::2022-08-29.16:34:58::SCWBDomain::it.o  xfsbl_translation_table.o  zynqmp_fsbl_bsp/psu_cortexa53_0/lib/libxil.a fsbl_a53.elf *.o

TRACE::2022-08-29.16:36:17::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:36:17::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:36:17::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:36:17::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw
TRACE::2022-08-29.16:36:17::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:36:17::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-29.16:36:17::SCWPlatform::Trying to set the existing hwdb with name Accumulator_bd_wrapper_1
TRACE::2022-08-29.16:36:17::SCWPlatform::Opened existing hwdb Accumulator_bd_wrapper_1
TRACE::2022-08-29.16:36:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-29.16:36:17::SCWMssOS::Checking the sw design at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-29.16:36:17::SCWMssOS::DEBUG:  swdes dump  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

KEYINFO::2022-08-29.16:36:17::SCWMssOS::Could not open the swdb for system
KEYINFO::2022-08-29.16:36:17::SCWMssOS::Could not open the sw design at  system
ERROR: [Hsi 55-1558] Software Design system is not found

TRACE::2022-08-29.16:36:17::SCWMssOS::Cleared the swdb table entry
TRACE::2022-08-29.16:36:17::SCWMssOS::No sw design opened at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-29.16:36:17::SCWMssOS::mss exists loading the mss file  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-29.16:36:17::SCWMssOS::Opened the sw design from mss  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-29.16:36:17::SCWMssOS::Adding the swdes entry /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss with des name system
TRACE::2022-08-29.16:36:17::SCWMssOS::updating the scw layer about changes
TRACE::2022-08-29.16:36:17::SCWMssOS::Opened the sw design.  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-29.16:36:25::SCWMssOS::In reload Mss file.
TRACE::2022-08-29.16:36:25::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:36:25::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:36:25::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:36:25::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw
TRACE::2022-08-29.16:36:25::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:36:25::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-29.16:36:25::SCWPlatform::Trying to set the existing hwdb with name Accumulator_bd_wrapper_1
TRACE::2022-08-29.16:36:25::SCWPlatform::Opened existing hwdb Accumulator_bd_wrapper_1
TRACE::2022-08-29.16:36:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-29.16:36:25::SCWMssOS::Checking the sw design at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-29.16:36:25::SCWMssOS::DEBUG:  swdes dump  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

KEYINFO::2022-08-29.16:36:25::SCWMssOS::Could not open the swdb for system
KEYINFO::2022-08-29.16:36:25::SCWMssOS::Could not open the sw design at  system
ERROR: [Hsi 55-1558] Software Design system is not found

TRACE::2022-08-29.16:36:25::SCWMssOS::Cleared the swdb table entry
TRACE::2022-08-29.16:36:25::SCWMssOS::No sw design opened at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-29.16:36:25::SCWMssOS::mss exists loading the mss file  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-29.16:36:25::SCWMssOS::Opened the sw design from mss  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-29.16:36:25::SCWMssOS::Adding the swdes entry /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss with des name system
TRACE::2022-08-29.16:36:25::SCWMssOS::updating the scw layer about changes
TRACE::2022-08-29.16:36:26::SCWMssOS::Opened the sw design.  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-29.16:36:26::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:36:26::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:36:26::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:36:26::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw
TRACE::2022-08-29.16:36:26::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:36:26::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-29.16:36:26::SCWPlatform::Trying to set the existing hwdb with name Accumulator_bd_wrapper_1
TRACE::2022-08-29.16:36:26::SCWPlatform::Opened existing hwdb Accumulator_bd_wrapper_1
TRACE::2022-08-29.16:36:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-29.16:36:26::SCWMssOS::Checking the sw design at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-29.16:36:26::SCWMssOS::DEBUG:  swdes dump  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2022-08-29.16:36:26::SCWMssOS::Sw design exists and opened at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-29.16:36:26::SCWMssOS:: library already available in sw design:  xilffs:4.4
TRACE::2022-08-29.16:36:26::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:36:26::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:36:26::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:36:26::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw
TRACE::2022-08-29.16:36:26::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:36:26::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-29.16:36:26::SCWPlatform::Trying to set the existing hwdb with name Accumulator_bd_wrapper_1
TRACE::2022-08-29.16:36:26::SCWPlatform::Opened existing hwdb Accumulator_bd_wrapper_1
TRACE::2022-08-29.16:36:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-29.16:36:26::SCWMssOS::Checking the sw design at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-29.16:36:26::SCWMssOS::DEBUG:  swdes dump  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2022-08-29.16:36:26::SCWMssOS::Sw design exists and opened at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-29.16:36:26::SCWMssOS:: library already available in sw design:  xilsecure:4.3
TRACE::2022-08-29.16:36:26::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:36:26::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:36:26::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:36:26::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw
TRACE::2022-08-29.16:36:26::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:36:26::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-29.16:36:26::SCWPlatform::Trying to set the existing hwdb with name Accumulator_bd_wrapper_1
TRACE::2022-08-29.16:36:26::SCWPlatform::Opened existing hwdb Accumulator_bd_wrapper_1
TRACE::2022-08-29.16:36:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-29.16:36:26::SCWMssOS::Checking the sw design at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-29.16:36:26::SCWMssOS::DEBUG:  swdes dump  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2022-08-29.16:36:26::SCWMssOS::Sw design exists and opened at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-29.16:36:26::SCWMssOS:: library already available in sw design:  xilpm:3.2
TRACE::2022-08-29.16:36:26::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:36:26::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:36:26::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:36:26::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw
TRACE::2022-08-29.16:36:26::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:36:26::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-29.16:36:26::SCWPlatform::Trying to set the existing hwdb with name Accumulator_bd_wrapper_1
TRACE::2022-08-29.16:36:26::SCWPlatform::Opened existing hwdb Accumulator_bd_wrapper_1
TRACE::2022-08-29.16:36:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-29.16:36:26::SCWMssOS::Checking the sw design at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-29.16:36:26::SCWMssOS::DEBUG:  swdes dump  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2022-08-29.16:36:26::SCWMssOS::Sw design exists and opened at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-29.16:36:26::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:36:26::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:36:26::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:36:26::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw
TRACE::2022-08-29.16:36:26::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:36:26::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-29.16:36:26::SCWPlatform::Trying to set the existing hwdb with name Accumulator_bd_wrapper_1
TRACE::2022-08-29.16:36:26::SCWPlatform::Opened existing hwdb Accumulator_bd_wrapper_1
TRACE::2022-08-29.16:36:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-29.16:36:26::SCWMssOS::Checking the sw design at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-29.16:36:26::SCWMssOS::DEBUG:  swdes dump  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2022-08-29.16:36:26::SCWMssOS::Sw design exists and opened at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-29.16:36:26::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:36:26::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:36:26::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:36:26::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw
TRACE::2022-08-29.16:36:26::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:36:26::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-29.16:36:26::SCWPlatform::Trying to set the existing hwdb with name Accumulator_bd_wrapper_1
TRACE::2022-08-29.16:36:26::SCWPlatform::Opened existing hwdb Accumulator_bd_wrapper_1
TRACE::2022-08-29.16:36:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-29.16:36:26::SCWMssOS::Checking the sw design at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-29.16:36:26::SCWMssOS::DEBUG:  swdes dump  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2022-08-29.16:36:26::SCWMssOS::Sw design exists and opened at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-29.16:36:26::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:36:26::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:36:26::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:36:26::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw
TRACE::2022-08-29.16:36:26::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:36:26::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-29.16:36:26::SCWPlatform::Trying to set the existing hwdb with name Accumulator_bd_wrapper_1
TRACE::2022-08-29.16:36:26::SCWPlatform::Opened existing hwdb Accumulator_bd_wrapper_1
TRACE::2022-08-29.16:36:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-29.16:36:26::SCWMssOS::Checking the sw design at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-29.16:36:26::SCWMssOS::DEBUG:  swdes dump  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2022-08-29.16:36:26::SCWMssOS::Sw design exists and opened at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-29.16:36:26::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:36:26::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:36:26::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:36:26::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw
TRACE::2022-08-29.16:36:26::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:36:26::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-29.16:36:26::SCWPlatform::Trying to set the existing hwdb with name Accumulator_bd_wrapper_1
TRACE::2022-08-29.16:36:26::SCWPlatform::Opened existing hwdb Accumulator_bd_wrapper_1
TRACE::2022-08-29.16:36:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-29.16:36:26::SCWMssOS::Checking the sw design at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-29.16:36:26::SCWMssOS::DEBUG:  swdes dump  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2022-08-29.16:36:26::SCWMssOS::Sw design exists and opened at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-29.16:36:26::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:36:26::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:36:26::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:36:26::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw
TRACE::2022-08-29.16:36:26::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:36:26::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-29.16:36:26::SCWPlatform::Trying to set the existing hwdb with name Accumulator_bd_wrapper_1
TRACE::2022-08-29.16:36:26::SCWPlatform::Opened existing hwdb Accumulator_bd_wrapper_1
TRACE::2022-08-29.16:36:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-29.16:36:26::SCWMssOS::Checking the sw design at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-29.16:36:26::SCWMssOS::DEBUG:  swdes dump  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2022-08-29.16:36:26::SCWMssOS::Sw design exists and opened at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-29.16:36:26::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:36:26::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:36:26::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:36:26::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw
TRACE::2022-08-29.16:36:26::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:36:26::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-29.16:36:26::SCWPlatform::Trying to set the existing hwdb with name Accumulator_bd_wrapper_1
TRACE::2022-08-29.16:36:26::SCWPlatform::Opened existing hwdb Accumulator_bd_wrapper_1
TRACE::2022-08-29.16:36:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-29.16:36:26::SCWMssOS::Checking the sw design at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-29.16:36:26::SCWMssOS::DEBUG:  swdes dump  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2022-08-29.16:36:26::SCWMssOS::Sw design exists and opened at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-29.16:36:26::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:36:26::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:36:26::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:36:26::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw
TRACE::2022-08-29.16:36:26::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:36:26::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-29.16:36:26::SCWPlatform::Trying to set the existing hwdb with name Accumulator_bd_wrapper_1
TRACE::2022-08-29.16:36:26::SCWPlatform::Opened existing hwdb Accumulator_bd_wrapper_1
TRACE::2022-08-29.16:36:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-29.16:36:26::SCWMssOS::Checking the sw design at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-29.16:36:26::SCWMssOS::DEBUG:  swdes dump  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2022-08-29.16:36:26::SCWMssOS::Sw design exists and opened at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-29.16:36:26::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:36:26::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:36:26::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:36:26::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw
TRACE::2022-08-29.16:36:26::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:36:26::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-29.16:36:26::SCWPlatform::Trying to set the existing hwdb with name Accumulator_bd_wrapper_1
TRACE::2022-08-29.16:36:26::SCWPlatform::Opened existing hwdb Accumulator_bd_wrapper_1
TRACE::2022-08-29.16:36:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-29.16:36:26::SCWMssOS::Checking the sw design at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-29.16:36:26::SCWMssOS::DEBUG:  swdes dump  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2022-08-29.16:36:26::SCWMssOS::Sw design exists and opened at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-29.16:36:26::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:36:26::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:36:26::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:36:26::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw
TRACE::2022-08-29.16:36:26::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:36:26::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-29.16:36:26::SCWPlatform::Trying to set the existing hwdb with name Accumulator_bd_wrapper_1
TRACE::2022-08-29.16:36:26::SCWPlatform::Opened existing hwdb Accumulator_bd_wrapper_1
TRACE::2022-08-29.16:36:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-29.16:36:26::SCWMssOS::Checking the sw design at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-29.16:36:26::SCWMssOS::DEBUG:  swdes dump  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2022-08-29.16:36:26::SCWMssOS::Sw design exists and opened at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-29.16:36:26::SCWMssOS::Saving the mss changes /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-29.16:36:26::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-08-29.16:36:26::SCWMssOS::Completed writemss as part of save.
TRACE::2022-08-29.16:36:26::SCWMssOS::Commit changes completed.
TRACE::2022-08-29.16:36:26::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:36:26::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:36:26::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:36:26::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw
TRACE::2022-08-29.16:36:26::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:36:26::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-29.16:36:26::SCWPlatform::Trying to set the existing hwdb with name Accumulator_bd_wrapper_1
TRACE::2022-08-29.16:36:26::SCWPlatform::Opened existing hwdb Accumulator_bd_wrapper_1
TRACE::2022-08-29.16:36:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-29.16:36:26::SCWMssOS::Checking the sw design at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-29.16:36:26::SCWMssOS::DEBUG:  swdes dump  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2022-08-29.16:36:26::SCWMssOS::Sw design exists and opened at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-29.16:36:26::SCWMssOS::Removing the swdes entry for  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-29.16:36:27::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:36:27::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:36:27::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:36:27::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw
TRACE::2022-08-29.16:36:27::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:36:27::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-29.16:36:27::SCWPlatform::Trying to set the existing hwdb with name Accumulator_bd_wrapper_1
TRACE::2022-08-29.16:36:27::SCWPlatform::Opened existing hwdb Accumulator_bd_wrapper_1
TRACE::2022-08-29.16:36:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-29.16:36:27::SCWMssOS::Checking the sw design at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-08-29.16:36:27::SCWMssOS::DEBUG:  swdes dump  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2022-08-29.16:36:27::SCWMssOS::Sw design exists and opened at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-08-29.16:36:27::SCWMssOS::In reload Mss file.
TRACE::2022-08-29.16:36:27::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:36:27::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:36:27::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:36:27::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw
TRACE::2022-08-29.16:36:27::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:36:27::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-29.16:36:27::SCWPlatform::Trying to set the existing hwdb with name Accumulator_bd_wrapper_1
TRACE::2022-08-29.16:36:27::SCWPlatform::Opened existing hwdb Accumulator_bd_wrapper_1
TRACE::2022-08-29.16:36:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-29.16:36:27::SCWMssOS::Checking the sw design at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-08-29.16:36:27::SCWMssOS::DEBUG:  swdes dump  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

KEYINFO::2022-08-29.16:36:27::SCWMssOS::Could not open the swdb for system_1
KEYINFO::2022-08-29.16:36:27::SCWMssOS::Could not open the sw design at  system_1
ERROR: [Hsi 55-1558] Software Design system_1 is not found

TRACE::2022-08-29.16:36:27::SCWMssOS::Cleared the swdb table entry
TRACE::2022-08-29.16:36:27::SCWMssOS::No sw design opened at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-08-29.16:36:27::SCWMssOS::mss exists loading the mss file  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-08-29.16:36:27::SCWMssOS::Opened the sw design from mss  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-08-29.16:36:27::SCWMssOS::Adding the swdes entry /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss with des name system
TRACE::2022-08-29.16:36:27::SCWMssOS::updating the scw layer about changes
TRACE::2022-08-29.16:36:27::SCWMssOS::Opened the sw design.  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-08-29.16:36:27::SCWMssOS::Saving the mss changes /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-08-29.16:36:27::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-08-29.16:36:27::SCWMssOS::Completed writemss as part of save.
TRACE::2022-08-29.16:36:27::SCWMssOS::Commit changes completed.
TRACE::2022-08-29.16:36:27::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:36:27::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:36:27::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:36:27::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw
TRACE::2022-08-29.16:36:27::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:36:27::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-29.16:36:27::SCWPlatform::Trying to set the existing hwdb with name Accumulator_bd_wrapper_1
TRACE::2022-08-29.16:36:27::SCWPlatform::Opened existing hwdb Accumulator_bd_wrapper_1
TRACE::2022-08-29.16:36:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-29.16:36:27::SCWMssOS::Checking the sw design at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-08-29.16:36:27::SCWMssOS::DEBUG:  swdes dump  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system||
/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2022-08-29.16:36:27::SCWMssOS::Sw design exists and opened at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-08-29.16:36:27::SCWMssOS::Removing the swdes entry for  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-08-29.16:36:28::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:36:28::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:36:28::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:36:28::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw
TRACE::2022-08-29.16:36:28::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:36:28::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-29.16:36:28::SCWPlatform::Trying to set the existing hwdb with name Accumulator_bd_wrapper_1
TRACE::2022-08-29.16:36:28::SCWPlatform::Opened existing hwdb Accumulator_bd_wrapper_1
TRACE::2022-08-29.16:36:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-29.16:36:28::SCWMssOS::Checking the sw design at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-08-29.16:36:28::SCWMssOS::DEBUG:  swdes dump  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2022-08-29.16:36:28::SCWMssOS::No sw design opened at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-08-29.16:36:28::SCWMssOS::mss exists loading the mss file  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-08-29.16:36:28::SCWMssOS::Opened the sw design from mss  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-08-29.16:36:28::SCWMssOS::Adding the swdes entry /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss with des name system
TRACE::2022-08-29.16:36:28::SCWMssOS::updating the scw layer about changes
TRACE::2022-08-29.16:36:28::SCWMssOS::Opened the sw design.  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-08-29.16:36:34::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:36:34::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:36:34::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:36:34::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw
TRACE::2022-08-29.16:36:34::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:36:34::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-29.16:36:34::SCWPlatform::Trying to set the existing hwdb with name Accumulator_bd_wrapper_1
TRACE::2022-08-29.16:36:34::SCWPlatform::Opened existing hwdb Accumulator_bd_wrapper_1
TRACE::2022-08-29.16:36:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-29.16:36:34::SCWMssOS::Checking the sw design at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-08-29.16:36:34::SCWMssOS::DEBUG:  swdes dump  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system||
/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2022-08-29.16:36:34::SCWMssOS::Sw design exists and opened at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-08-29.16:36:34::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:36:34::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:36:34::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:36:34::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw
TRACE::2022-08-29.16:36:34::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:36:34::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-29.16:36:34::SCWPlatform::Trying to set the existing hwdb with name Accumulator_bd_wrapper_1
TRACE::2022-08-29.16:36:34::SCWPlatform::Opened existing hwdb Accumulator_bd_wrapper_1
TRACE::2022-08-29.16:36:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-29.16:36:34::SCWMssOS::Checking the sw design at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-08-29.16:36:34::SCWMssOS::DEBUG:  swdes dump  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system||
/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2022-08-29.16:36:34::SCWMssOS::Sw design exists and opened at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-08-29.16:36:34::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:36:34::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:36:34::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:36:34::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw
TRACE::2022-08-29.16:36:34::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:36:34::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-29.16:36:34::SCWPlatform::Trying to set the existing hwdb with name Accumulator_bd_wrapper_1
TRACE::2022-08-29.16:36:34::SCWPlatform::Opened existing hwdb Accumulator_bd_wrapper_1
TRACE::2022-08-29.16:36:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-29.16:36:34::SCWMssOS::Checking the sw design at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-08-29.16:36:34::SCWMssOS::DEBUG:  swdes dump  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system||
/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2022-08-29.16:36:34::SCWMssOS::Sw design exists and opened at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-08-29.16:36:34::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:36:34::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:36:34::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:36:34::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw
TRACE::2022-08-29.16:36:34::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:36:34::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-29.16:36:34::SCWPlatform::Trying to set the existing hwdb with name Accumulator_bd_wrapper_1
TRACE::2022-08-29.16:36:34::SCWPlatform::Opened existing hwdb Accumulator_bd_wrapper_1
TRACE::2022-08-29.16:36:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-29.16:36:34::SCWMssOS::Checking the sw design at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-08-29.16:36:34::SCWMssOS::DEBUG:  swdes dump  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system||
/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2022-08-29.16:36:34::SCWMssOS::Sw design exists and opened at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-08-29.16:36:34::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:36:34::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:36:34::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:36:34::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw
TRACE::2022-08-29.16:36:34::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:36:34::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-29.16:36:34::SCWPlatform::Trying to set the existing hwdb with name Accumulator_bd_wrapper_1
TRACE::2022-08-29.16:36:34::SCWPlatform::Opened existing hwdb Accumulator_bd_wrapper_1
TRACE::2022-08-29.16:36:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-29.16:36:34::SCWMssOS::Checking the sw design at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-08-29.16:36:34::SCWMssOS::DEBUG:  swdes dump  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system||
/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2022-08-29.16:36:34::SCWMssOS::Sw design exists and opened at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-08-29.16:36:36::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:36:36::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:36:36::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:36:36::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw
TRACE::2022-08-29.16:36:36::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:36:36::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-29.16:36:36::SCWPlatform::Trying to set the existing hwdb with name Accumulator_bd_wrapper_1
TRACE::2022-08-29.16:36:36::SCWPlatform::Opened existing hwdb Accumulator_bd_wrapper_1
TRACE::2022-08-29.16:36:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-29.16:36:36::SCWMssOS::Checking the sw design at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-08-29.16:36:36::SCWMssOS::DEBUG:  swdes dump  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system||
/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2022-08-29.16:36:36::SCWMssOS::Sw design exists and opened at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-08-29.16:36:36::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:36:36::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:36:36::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:36:36::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw
TRACE::2022-08-29.16:36:36::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:36:36::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-29.16:36:36::SCWPlatform::Trying to set the existing hwdb with name Accumulator_bd_wrapper_1
TRACE::2022-08-29.16:36:36::SCWPlatform::Opened existing hwdb Accumulator_bd_wrapper_1
TRACE::2022-08-29.16:36:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-29.16:36:36::SCWMssOS::Checking the sw design at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-08-29.16:36:36::SCWMssOS::DEBUG:  swdes dump  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system||
/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2022-08-29.16:36:36::SCWMssOS::Sw design exists and opened at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-08-29.16:36:36::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:36:36::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:36:36::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:36:36::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw
TRACE::2022-08-29.16:36:36::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:36:36::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-29.16:36:36::SCWPlatform::Trying to set the existing hwdb with name Accumulator_bd_wrapper_1
TRACE::2022-08-29.16:36:36::SCWPlatform::Opened existing hwdb Accumulator_bd_wrapper_1
TRACE::2022-08-29.16:36:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-29.16:36:36::SCWMssOS::Checking the sw design at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-08-29.16:36:36::SCWMssOS::DEBUG:  swdes dump  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system||
/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2022-08-29.16:36:36::SCWMssOS::Sw design exists and opened at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-08-29.16:36:36::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:36:36::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:36:36::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:36:36::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw
TRACE::2022-08-29.16:36:36::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:36:36::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-29.16:36:36::SCWPlatform::Trying to set the existing hwdb with name Accumulator_bd_wrapper_1
TRACE::2022-08-29.16:36:36::SCWPlatform::Opened existing hwdb Accumulator_bd_wrapper_1
TRACE::2022-08-29.16:36:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-29.16:36:36::SCWMssOS::Checking the sw design at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-08-29.16:36:36::SCWMssOS::DEBUG:  swdes dump  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system||
/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2022-08-29.16:36:36::SCWMssOS::Sw design exists and opened at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-08-29.16:36:36::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:36:36::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:36:36::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:36:36::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw
TRACE::2022-08-29.16:36:36::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:36:36::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-29.16:36:36::SCWPlatform::Trying to set the existing hwdb with name Accumulator_bd_wrapper_1
TRACE::2022-08-29.16:36:36::SCWPlatform::Opened existing hwdb Accumulator_bd_wrapper_1
TRACE::2022-08-29.16:36:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-29.16:36:36::SCWMssOS::Checking the sw design at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-08-29.16:36:36::SCWMssOS::DEBUG:  swdes dump  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system||
/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2022-08-29.16:36:36::SCWMssOS::Sw design exists and opened at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-08-29.16:36:37::SCWMssOS::Saving the mss changes /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-29.16:36:37::SCWMssOS::Adding the swdes entry, mss present, able to open swdb /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss with des name system_1
TRACE::2022-08-29.16:36:37::SCWMssOS::Writing the mss file completed /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-29.16:36:37::SCWMssOS::Commit changes completed.
TRACE::2022-08-29.16:36:37::SCWMssOS::Saving the mss changes /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-08-29.16:36:37::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-08-29.16:36:37::SCWMssOS::Completed writemss as part of save.
TRACE::2022-08-29.16:36:37::SCWMssOS::Commit changes completed.
TRACE::2022-08-29.16:36:37::SCWMssOS::Saving the mss changes /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-08-29.16:36:37::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-08-29.16:36:37::SCWMssOS::Completed writemss as part of save.
TRACE::2022-08-29.16:36:37::SCWMssOS::Commit changes completed.
TRACE::2022-08-29.16:36:37::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:36:37::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:36:37::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:36:37::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw
TRACE::2022-08-29.16:36:37::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:36:37::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-29.16:36:37::SCWPlatform::Trying to set the existing hwdb with name Accumulator_bd_wrapper_1
TRACE::2022-08-29.16:36:37::SCWPlatform::Opened existing hwdb Accumulator_bd_wrapper_1
TRACE::2022-08-29.16:36:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-29.16:36:37::SCWMssOS::Checking the sw design at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-29.16:36:37::SCWMssOS::DEBUG:  swdes dump  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system||
/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2022-08-29.16:36:37::SCWMssOS::Sw design exists and opened at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-29.16:36:37::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:36:37::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:36:37::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:36:37::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw
TRACE::2022-08-29.16:36:37::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:36:37::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-29.16:36:37::SCWPlatform::Trying to set the existing hwdb with name Accumulator_bd_wrapper_1
TRACE::2022-08-29.16:36:37::SCWPlatform::Opened existing hwdb Accumulator_bd_wrapper_1
TRACE::2022-08-29.16:36:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-29.16:36:37::SCWMssOS::Checking the sw design at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-08-29.16:36:37::SCWMssOS::DEBUG:  swdes dump  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system||
/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2022-08-29.16:36:37::SCWMssOS::Sw design exists and opened at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-08-29.16:36:37::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:36:37::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:36:37::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:36:37::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw
TRACE::2022-08-29.16:36:37::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:36:37::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-29.16:36:37::SCWPlatform::Trying to set the existing hwdb with name Accumulator_bd_wrapper_1
TRACE::2022-08-29.16:36:37::SCWPlatform::Opened existing hwdb Accumulator_bd_wrapper_1
TRACE::2022-08-29.16:36:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-29.16:36:37::SCWMssOS::Checking the sw design at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-08-29.16:36:37::SCWMssOS::DEBUG:  swdes dump  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system||
/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2022-08-29.16:36:37::SCWMssOS::Sw design exists and opened at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-08-29.16:36:37::SCWWriter::formatted JSON is {
	"platformName":	"AXI_DMA_Accumulator_Platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"AXI_DMA_Accumulator_Platform",
	"platHandOff":	"/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/Accumulator_bd_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/Accumulator_bd_wrapper.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"psu_cortexa53_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects  ",
	"pmufwExtraCompilerFlags":	"-MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects  ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"AXI_DMA_Accumulator_Platform",
	"systems":	[{
			"systemName":	"AXI_DMA_Accumulator_Platform",
			"systemDesc":	"AXI_DMA_Accumulator_Platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"AXI_DMA_Accumulator_Platform",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynqmp_fsbl",
					"domainDispName":	"zynqmp_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"4feb4ffbe9a2a7ecd494b32d3927254e",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"bootDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4", "xilsecure:4.3", "xilpm:3.2"],
					"libOptions":	{
						"standalone":	{
							"stdin":	"psu_uart_1",
							"stdout":	"psu_uart_1",
							"zynqmp_fsbl_bsp":	"true",
							"libOptionNames":	["stdin", "stdout", "zynqmp_fsbl_bsp"]
						},
						"xilffs":	{
							"read_only":	"true",
							"use_mkfs":	"false",
							"libOptionNames":	["read_only", "use_mkfs"]
						},
						"libsContainingOptions":	["standalone", "xilffs"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynqmp_pmufw",
					"domainDispName":	"zynqmp_pmufw",
					"domainDesc":	"PMUFW Application BSP - Auto Generated.",
					"processors":	"psu_pmu_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"2350db48e401e7632f3aad060a0bb970",
					"compatibleApp":	"zynqmp_pmufw",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilfpga:5.3", "xilsecure:4.3", "xilskey:7.0"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on psu_cortexa53_0",
					"domainDesc":	"standalone_domain",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"/home/yuhaoliu/Tools/Hardware/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt",
					"qemuData":	"/home/yuhaoliu/Tools/Hardware/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/",
					"pmuQemuArgs":	"/home/yuhaoliu/Tools/Hardware/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/pmu_args.txt",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"5bec6c76a2fd7db1d037523341b967be",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"standalone":	{
							"stdin":	"psu_uart_1",
							"stdout":	"psu_uart_1",
							"libOptionNames":	["stdin", "stdout"]
						},
						"libsContainingOptions":	["standalone"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2022-08-29.16:36:37::SCWMssOS::Saving the mss changes /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-08-29.16:36:37::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-08-29.16:36:37::SCWMssOS::Completed writemss as part of save.
TRACE::2022-08-29.16:36:37::SCWMssOS::Commit changes completed.
TRACE::2022-08-29.16:36:37::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:36:37::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:36:37::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:36:37::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw
TRACE::2022-08-29.16:36:37::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:36:37::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-29.16:36:37::SCWPlatform::Trying to set the existing hwdb with name Accumulator_bd_wrapper_1
TRACE::2022-08-29.16:36:37::SCWPlatform::Opened existing hwdb Accumulator_bd_wrapper_1
TRACE::2022-08-29.16:36:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-29.16:36:37::SCWMssOS::Checking the sw design at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-08-29.16:36:37::SCWMssOS::DEBUG:  swdes dump  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system||
/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2022-08-29.16:36:37::SCWMssOS::Sw design exists and opened at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-08-29.16:36:37::SCWMssOS::Removing the swdes entry for  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-08-29.16:36:38::SCWMssOS::In reload Mss file.
TRACE::2022-08-29.16:36:38::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:36:38::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:36:38::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:36:38::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw
TRACE::2022-08-29.16:36:38::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:36:38::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-29.16:36:38::SCWPlatform::Trying to set the existing hwdb with name Accumulator_bd_wrapper_1
TRACE::2022-08-29.16:36:38::SCWPlatform::Opened existing hwdb Accumulator_bd_wrapper_1
TRACE::2022-08-29.16:36:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-29.16:36:38::SCWMssOS::Checking the sw design at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-08-29.16:36:38::SCWMssOS::DEBUG:  swdes dump  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2022-08-29.16:36:38::SCWMssOS::No sw design opened at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-08-29.16:36:38::SCWMssOS::mss exists loading the mss file  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-08-29.16:36:38::SCWMssOS::Opened the sw design from mss  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-08-29.16:36:38::SCWMssOS::Adding the swdes entry /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss with des name system
TRACE::2022-08-29.16:36:38::SCWMssOS::updating the scw layer about changes
TRACE::2022-08-29.16:36:38::SCWMssOS::Opened the sw design.  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-08-29.16:36:38::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:36:38::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:36:38::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:36:38::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw
TRACE::2022-08-29.16:36:38::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:36:38::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-29.16:36:38::SCWPlatform::Trying to set the existing hwdb with name Accumulator_bd_wrapper_1
TRACE::2022-08-29.16:36:38::SCWPlatform::Opened existing hwdb Accumulator_bd_wrapper_1
TRACE::2022-08-29.16:36:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-29.16:36:38::SCWMssOS::Checking the sw design at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-08-29.16:36:38::SCWMssOS::DEBUG:  swdes dump  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system||
/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2022-08-29.16:36:38::SCWMssOS::Sw design exists and opened at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-08-29.16:36:38::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:36:38::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:36:38::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:36:38::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw
TRACE::2022-08-29.16:36:38::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:36:38::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-29.16:36:38::SCWPlatform::Trying to set the existing hwdb with name Accumulator_bd_wrapper_1
TRACE::2022-08-29.16:36:38::SCWPlatform::Opened existing hwdb Accumulator_bd_wrapper_1
TRACE::2022-08-29.16:36:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-29.16:36:38::SCWMssOS::Checking the sw design at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-08-29.16:36:38::SCWMssOS::DEBUG:  swdes dump  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system||
/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2022-08-29.16:36:38::SCWMssOS::Sw design exists and opened at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-08-29.16:36:38::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:36:38::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:36:38::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:36:38::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw
TRACE::2022-08-29.16:36:38::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:36:38::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-29.16:36:38::SCWPlatform::Trying to set the existing hwdb with name Accumulator_bd_wrapper_1
TRACE::2022-08-29.16:36:38::SCWPlatform::Opened existing hwdb Accumulator_bd_wrapper_1
TRACE::2022-08-29.16:36:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-29.16:36:38::SCWMssOS::Checking the sw design at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-08-29.16:36:38::SCWMssOS::DEBUG:  swdes dump  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system||
/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2022-08-29.16:36:38::SCWMssOS::Sw design exists and opened at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-08-29.16:36:38::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:36:38::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:36:38::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:36:38::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw
TRACE::2022-08-29.16:36:38::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:36:38::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-29.16:36:38::SCWPlatform::Trying to set the existing hwdb with name Accumulator_bd_wrapper_1
TRACE::2022-08-29.16:36:38::SCWPlatform::Opened existing hwdb Accumulator_bd_wrapper_1
TRACE::2022-08-29.16:36:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-29.16:36:38::SCWMssOS::Checking the sw design at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-08-29.16:36:38::SCWMssOS::DEBUG:  swdes dump  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system||
/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2022-08-29.16:36:38::SCWMssOS::Sw design exists and opened at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-08-29.16:36:38::SCWMssOS::Saving the mss changes /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-08-29.16:36:38::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-08-29.16:36:38::SCWMssOS::Completed writemss as part of save.
TRACE::2022-08-29.16:36:38::SCWMssOS::Commit changes completed.
TRACE::2022-08-29.16:36:38::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:36:38::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:36:38::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:36:38::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw
TRACE::2022-08-29.16:36:38::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:36:38::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-29.16:36:38::SCWPlatform::Trying to set the existing hwdb with name Accumulator_bd_wrapper_1
TRACE::2022-08-29.16:36:38::SCWPlatform::Opened existing hwdb Accumulator_bd_wrapper_1
TRACE::2022-08-29.16:36:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-29.16:36:38::SCWMssOS::Checking the sw design at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-08-29.16:36:38::SCWMssOS::DEBUG:  swdes dump  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system||
/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2022-08-29.16:36:38::SCWMssOS::Sw design exists and opened at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-08-29.16:36:38::SCWMssOS::Removing the swdes entry for  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-08-29.16:36:38::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:36:38::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:36:38::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:36:38::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw
TRACE::2022-08-29.16:36:38::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:36:38::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-29.16:36:38::SCWPlatform::Trying to set the existing hwdb with name Accumulator_bd_wrapper_1
TRACE::2022-08-29.16:36:38::SCWPlatform::Opened existing hwdb Accumulator_bd_wrapper_1
TRACE::2022-08-29.16:36:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-29.16:36:38::SCWMssOS::Checking the sw design at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-08-29.16:36:38::SCWMssOS::DEBUG:  swdes dump  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2022-08-29.16:36:38::SCWMssOS::No sw design opened at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-08-29.16:36:38::SCWMssOS::mss exists loading the mss file  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-08-29.16:36:38::SCWMssOS::Opened the sw design from mss  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-08-29.16:36:38::SCWMssOS::Adding the swdes entry /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss with des name system
TRACE::2022-08-29.16:36:38::SCWMssOS::updating the scw layer about changes
TRACE::2022-08-29.16:36:38::SCWMssOS::Opened the sw design.  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-08-29.16:36:38::SCWMssOS::Completed writing the mss file at /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/psu_cortexa53_0/standalone_domain/bsp
TRACE::2022-08-29.16:36:38::SCWMssOS::Forcing BSP Sources regeneration.
TRACE::2022-08-29.16:36:40::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:36:40::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:36:40::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:36:40::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw
TRACE::2022-08-29.16:36:40::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:36:40::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-29.16:36:40::SCWPlatform::Trying to set the existing hwdb with name Accumulator_bd_wrapper_1
TRACE::2022-08-29.16:36:40::SCWPlatform::Opened existing hwdb Accumulator_bd_wrapper_1
TRACE::2022-08-29.16:36:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-29.16:36:40::SCWMssOS::Checking the sw design at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-08-29.16:36:40::SCWMssOS::DEBUG:  swdes dump  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system||
/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2022-08-29.16:36:40::SCWMssOS::Sw design exists and opened at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-08-29.16:36:40::SCWMssOS::In reload Mss file.
TRACE::2022-08-29.16:36:40::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:36:40::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:36:40::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:36:40::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw
TRACE::2022-08-29.16:36:40::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:36:40::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-29.16:36:40::SCWPlatform::Trying to set the existing hwdb with name Accumulator_bd_wrapper_1
TRACE::2022-08-29.16:36:40::SCWPlatform::Opened existing hwdb Accumulator_bd_wrapper_1
TRACE::2022-08-29.16:36:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-29.16:36:40::SCWMssOS::Checking the sw design at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-08-29.16:36:40::SCWMssOS::DEBUG:  swdes dump  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system||
/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

KEYINFO::2022-08-29.16:36:40::SCWMssOS::Could not open the swdb for system
KEYINFO::2022-08-29.16:36:40::SCWMssOS::Could not open the sw design at  system
ERROR: [Hsi 55-1558] Software Design system is not found

TRACE::2022-08-29.16:36:40::SCWMssOS::Cleared the swdb table entry
KEYINFO::2022-08-29.16:36:40::SCWMssOS::Could not open the swdb for system_0
KEYINFO::2022-08-29.16:36:40::SCWMssOS::Could not open the sw design at  system_0
ERROR: [Hsi 55-1558] Software Design system_0 is not found

TRACE::2022-08-29.16:36:40::SCWMssOS::Cleared the swdb table entry
TRACE::2022-08-29.16:36:40::SCWMssOS::No sw design opened at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-08-29.16:36:40::SCWMssOS::mss exists loading the mss file  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-08-29.16:36:40::SCWMssOS::Opened the sw design from mss  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-08-29.16:36:40::SCWMssOS::Adding the swdes entry /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss with des name system
TRACE::2022-08-29.16:36:40::SCWMssOS::updating the scw layer about changes
TRACE::2022-08-29.16:36:40::SCWMssOS::Opened the sw design.  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-08-29.16:36:40::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:36:40::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:36:40::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:36:40::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw
TRACE::2022-08-29.16:36:40::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:36:40::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-29.16:36:40::SCWPlatform::Trying to set the existing hwdb with name Accumulator_bd_wrapper_1
TRACE::2022-08-29.16:36:40::SCWPlatform::Opened existing hwdb Accumulator_bd_wrapper_1
TRACE::2022-08-29.16:36:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-29.16:36:40::SCWMssOS::Checking the sw design at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-08-29.16:36:40::SCWMssOS::DEBUG:  swdes dump  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system||

TRACE::2022-08-29.16:36:40::SCWMssOS::Sw design exists and opened at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-08-29.16:36:40::SCWMssOS:: library already available in sw design:  xilfpga:5.3
TRACE::2022-08-29.16:36:40::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:36:40::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:36:40::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:36:40::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw
TRACE::2022-08-29.16:36:40::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:36:40::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-29.16:36:40::SCWPlatform::Trying to set the existing hwdb with name Accumulator_bd_wrapper_1
TRACE::2022-08-29.16:36:40::SCWPlatform::Opened existing hwdb Accumulator_bd_wrapper_1
TRACE::2022-08-29.16:36:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-29.16:36:40::SCWMssOS::Checking the sw design at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-08-29.16:36:40::SCWMssOS::DEBUG:  swdes dump  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system||

TRACE::2022-08-29.16:36:40::SCWMssOS::Sw design exists and opened at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-08-29.16:36:40::SCWMssOS:: library already available in sw design:  xilsecure:4.3
TRACE::2022-08-29.16:36:40::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:36:40::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:36:40::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:36:40::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw
TRACE::2022-08-29.16:36:40::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:36:40::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-29.16:36:40::SCWPlatform::Trying to set the existing hwdb with name Accumulator_bd_wrapper_1
TRACE::2022-08-29.16:36:40::SCWPlatform::Opened existing hwdb Accumulator_bd_wrapper_1
TRACE::2022-08-29.16:36:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-29.16:36:40::SCWMssOS::Checking the sw design at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-08-29.16:36:40::SCWMssOS::DEBUG:  swdes dump  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system||

TRACE::2022-08-29.16:36:40::SCWMssOS::Sw design exists and opened at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-08-29.16:36:40::SCWMssOS:: library already available in sw design:  xilskey:7.0
TRACE::2022-08-29.16:36:40::SCWMssOS::Saving the mss changes /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-08-29.16:36:40::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-08-29.16:36:40::SCWMssOS::Completed writemss as part of save.
TRACE::2022-08-29.16:36:40::SCWMssOS::Commit changes completed.
TRACE::2022-08-29.16:36:40::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:36:40::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:36:40::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:36:40::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw
TRACE::2022-08-29.16:36:40::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:36:40::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-29.16:36:40::SCWPlatform::Trying to set the existing hwdb with name Accumulator_bd_wrapper_1
TRACE::2022-08-29.16:36:40::SCWPlatform::Opened existing hwdb Accumulator_bd_wrapper_1
TRACE::2022-08-29.16:36:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-29.16:36:40::SCWMssOS::Checking the sw design at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-08-29.16:36:40::SCWMssOS::DEBUG:  swdes dump  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system||

TRACE::2022-08-29.16:36:40::SCWMssOS::Sw design exists and opened at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-08-29.16:36:40::SCWMssOS::Removing the swdes entry for  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-08-29.16:36:41::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:36:41::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:36:41::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:36:41::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw
TRACE::2022-08-29.16:36:41::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:36:41::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-29.16:36:41::SCWPlatform::Trying to set the existing hwdb with name Accumulator_bd_wrapper_1
TRACE::2022-08-29.16:36:41::SCWPlatform::Opened existing hwdb Accumulator_bd_wrapper_1
TRACE::2022-08-29.16:36:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-29.16:36:41::SCWMssOS::Checking the sw design at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-08-29.16:36:41::SCWMssOS::DEBUG:  swdes dump  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||

TRACE::2022-08-29.16:36:41::SCWMssOS::No sw design opened at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-08-29.16:36:41::SCWMssOS::mss exists loading the mss file  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-08-29.16:36:41::SCWMssOS::Opened the sw design from mss  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-08-29.16:36:41::SCWMssOS::Adding the swdes entry /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss with des name system
TRACE::2022-08-29.16:36:41::SCWMssOS::updating the scw layer about changes
TRACE::2022-08-29.16:36:41::SCWMssOS::Opened the sw design.  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-08-29.16:36:48::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:36:48::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:36:48::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:36:48::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw
TRACE::2022-08-29.16:36:48::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:36:48::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-29.16:36:48::SCWPlatform::Trying to set the existing hwdb with name Accumulator_bd_wrapper_1
TRACE::2022-08-29.16:36:48::SCWPlatform::Opened existing hwdb Accumulator_bd_wrapper_1
TRACE::2022-08-29.16:36:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-29.16:36:48::SCWMssOS::Checking the sw design at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-08-29.16:36:48::SCWMssOS::DEBUG:  swdes dump  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system||

TRACE::2022-08-29.16:36:48::SCWMssOS::Sw design exists and opened at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-08-29.16:36:48::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:36:48::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:36:48::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:36:48::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw
TRACE::2022-08-29.16:36:48::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:36:48::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-29.16:36:48::SCWPlatform::Trying to set the existing hwdb with name Accumulator_bd_wrapper_1
TRACE::2022-08-29.16:36:48::SCWPlatform::Opened existing hwdb Accumulator_bd_wrapper_1
TRACE::2022-08-29.16:36:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-29.16:36:48::SCWMssOS::Checking the sw design at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-08-29.16:36:48::SCWMssOS::DEBUG:  swdes dump  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system||

TRACE::2022-08-29.16:36:48::SCWMssOS::Sw design exists and opened at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-08-29.16:36:48::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:36:48::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:36:48::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:36:48::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw
TRACE::2022-08-29.16:36:48::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:36:48::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-29.16:36:48::SCWPlatform::Trying to set the existing hwdb with name Accumulator_bd_wrapper_1
TRACE::2022-08-29.16:36:48::SCWPlatform::Opened existing hwdb Accumulator_bd_wrapper_1
TRACE::2022-08-29.16:36:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-29.16:36:48::SCWMssOS::Checking the sw design at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-08-29.16:36:48::SCWMssOS::DEBUG:  swdes dump  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system||

TRACE::2022-08-29.16:36:48::SCWMssOS::Sw design exists and opened at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-08-29.16:36:48::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:36:48::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:36:48::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:36:48::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw
TRACE::2022-08-29.16:36:48::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:36:48::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-29.16:36:48::SCWPlatform::Trying to set the existing hwdb with name Accumulator_bd_wrapper_1
TRACE::2022-08-29.16:36:48::SCWPlatform::Opened existing hwdb Accumulator_bd_wrapper_1
TRACE::2022-08-29.16:36:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-29.16:36:48::SCWMssOS::Checking the sw design at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-08-29.16:36:48::SCWMssOS::DEBUG:  swdes dump  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system||

TRACE::2022-08-29.16:36:48::SCWMssOS::Sw design exists and opened at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-08-29.16:36:48::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:36:48::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:36:48::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:36:48::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw
TRACE::2022-08-29.16:36:48::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:36:48::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-29.16:36:48::SCWPlatform::Trying to set the existing hwdb with name Accumulator_bd_wrapper_1
TRACE::2022-08-29.16:36:48::SCWPlatform::Opened existing hwdb Accumulator_bd_wrapper_1
TRACE::2022-08-29.16:36:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-29.16:36:48::SCWMssOS::Checking the sw design at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-08-29.16:36:48::SCWMssOS::DEBUG:  swdes dump  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system||

TRACE::2022-08-29.16:36:48::SCWMssOS::Sw design exists and opened at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-08-29.16:36:49::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:36:49::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:36:49::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:36:49::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw
TRACE::2022-08-29.16:36:49::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:36:49::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-29.16:36:49::SCWPlatform::Trying to set the existing hwdb with name Accumulator_bd_wrapper_1
TRACE::2022-08-29.16:36:49::SCWPlatform::Opened existing hwdb Accumulator_bd_wrapper_1
TRACE::2022-08-29.16:36:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-29.16:36:49::SCWMssOS::Checking the sw design at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-08-29.16:36:49::SCWMssOS::DEBUG:  swdes dump  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system||

TRACE::2022-08-29.16:36:49::SCWMssOS::Sw design exists and opened at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-08-29.16:36:49::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:36:49::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:36:49::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:36:49::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw
TRACE::2022-08-29.16:36:49::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:36:49::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-29.16:36:49::SCWPlatform::Trying to set the existing hwdb with name Accumulator_bd_wrapper_1
TRACE::2022-08-29.16:36:49::SCWPlatform::Opened existing hwdb Accumulator_bd_wrapper_1
TRACE::2022-08-29.16:36:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-29.16:36:49::SCWMssOS::Checking the sw design at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-08-29.16:36:49::SCWMssOS::DEBUG:  swdes dump  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system||

TRACE::2022-08-29.16:36:49::SCWMssOS::Sw design exists and opened at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-08-29.16:36:49::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:36:49::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:36:49::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:36:49::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw
TRACE::2022-08-29.16:36:49::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:36:49::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-29.16:36:49::SCWPlatform::Trying to set the existing hwdb with name Accumulator_bd_wrapper_1
TRACE::2022-08-29.16:36:49::SCWPlatform::Opened existing hwdb Accumulator_bd_wrapper_1
TRACE::2022-08-29.16:36:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-29.16:36:49::SCWMssOS::Checking the sw design at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-08-29.16:36:49::SCWMssOS::DEBUG:  swdes dump  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system||

TRACE::2022-08-29.16:36:49::SCWMssOS::Sw design exists and opened at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-08-29.16:36:49::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:36:49::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:36:49::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:36:49::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw
TRACE::2022-08-29.16:36:49::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:36:49::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-29.16:36:49::SCWPlatform::Trying to set the existing hwdb with name Accumulator_bd_wrapper_1
TRACE::2022-08-29.16:36:49::SCWPlatform::Opened existing hwdb Accumulator_bd_wrapper_1
TRACE::2022-08-29.16:36:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-29.16:36:49::SCWMssOS::Checking the sw design at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-08-29.16:36:49::SCWMssOS::DEBUG:  swdes dump  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system||

TRACE::2022-08-29.16:36:49::SCWMssOS::Sw design exists and opened at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-08-29.16:36:49::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:36:49::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:36:49::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:36:49::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw
TRACE::2022-08-29.16:36:49::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:36:49::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-29.16:36:49::SCWPlatform::Trying to set the existing hwdb with name Accumulator_bd_wrapper_1
TRACE::2022-08-29.16:36:49::SCWPlatform::Opened existing hwdb Accumulator_bd_wrapper_1
TRACE::2022-08-29.16:36:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-29.16:36:49::SCWMssOS::Checking the sw design at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-08-29.16:36:49::SCWMssOS::DEBUG:  swdes dump  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system||

TRACE::2022-08-29.16:36:49::SCWMssOS::Sw design exists and opened at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-08-29.16:36:51::SCWMssOS::Saving the mss changes /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-29.16:36:51::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-08-29.16:36:51::SCWMssOS::Completed writemss as part of save.
TRACE::2022-08-29.16:36:51::SCWMssOS::Commit changes completed.
TRACE::2022-08-29.16:36:51::SCWMssOS::Saving the mss changes /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-08-29.16:36:51::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-08-29.16:36:51::SCWMssOS::Completed writemss as part of save.
TRACE::2022-08-29.16:36:51::SCWMssOS::Commit changes completed.
TRACE::2022-08-29.16:36:51::SCWMssOS::Saving the mss changes /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-08-29.16:36:51::SCWMssOS::Adding the swdes entry, mss present, able to open swdb /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2022-08-29.16:36:51::SCWMssOS::Writing the mss file completed /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-08-29.16:36:51::SCWMssOS::Commit changes completed.
TRACE::2022-08-29.16:36:51::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:36:51::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:36:51::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:36:51::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw
TRACE::2022-08-29.16:36:51::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:36:51::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-29.16:36:51::SCWPlatform::Trying to set the existing hwdb with name Accumulator_bd_wrapper_1
TRACE::2022-08-29.16:36:51::SCWPlatform::Opened existing hwdb Accumulator_bd_wrapper_1
TRACE::2022-08-29.16:36:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-29.16:36:51::SCWMssOS::Checking the sw design at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-29.16:36:51::SCWMssOS::DEBUG:  swdes dump  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_0||
/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system||

TRACE::2022-08-29.16:36:51::SCWMssOS::Sw design exists and opened at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-29.16:36:51::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:36:51::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:36:51::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:36:51::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw
TRACE::2022-08-29.16:36:51::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:36:51::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-29.16:36:51::SCWPlatform::Trying to set the existing hwdb with name Accumulator_bd_wrapper_1
TRACE::2022-08-29.16:36:51::SCWPlatform::Opened existing hwdb Accumulator_bd_wrapper_1
TRACE::2022-08-29.16:36:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-29.16:36:51::SCWMssOS::Checking the sw design at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-08-29.16:36:51::SCWMssOS::DEBUG:  swdes dump  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_0||
/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system||

TRACE::2022-08-29.16:36:51::SCWMssOS::Sw design exists and opened at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-08-29.16:36:51::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:36:51::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:36:51::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:36:51::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw
TRACE::2022-08-29.16:36:51::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:36:51::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-29.16:36:51::SCWPlatform::Trying to set the existing hwdb with name Accumulator_bd_wrapper_1
TRACE::2022-08-29.16:36:51::SCWPlatform::Opened existing hwdb Accumulator_bd_wrapper_1
TRACE::2022-08-29.16:36:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-29.16:36:51::SCWMssOS::Checking the sw design at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-08-29.16:36:51::SCWMssOS::DEBUG:  swdes dump  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_0||
/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system||

TRACE::2022-08-29.16:36:51::SCWMssOS::Sw design exists and opened at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-08-29.16:36:51::SCWWriter::formatted JSON is {
	"platformName":	"AXI_DMA_Accumulator_Platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"AXI_DMA_Accumulator_Platform",
	"platHandOff":	"/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/Accumulator_bd_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/Accumulator_bd_wrapper.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"psu_cortexa53_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects  ",
	"pmufwExtraCompilerFlags":	"-MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects  ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"AXI_DMA_Accumulator_Platform",
	"systems":	[{
			"systemName":	"AXI_DMA_Accumulator_Platform",
			"systemDesc":	"AXI_DMA_Accumulator_Platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"AXI_DMA_Accumulator_Platform",
			"sysActiveDom":	"zynqmp_pmufw",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynqmp_fsbl",
					"domainDispName":	"zynqmp_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"4feb4ffbe9a2a7ecd494b32d3927254e",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"bootDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4", "xilsecure:4.3", "xilpm:3.2"],
					"libOptions":	{
						"standalone":	{
							"stdin":	"psu_uart_1",
							"stdout":	"psu_uart_1",
							"zynqmp_fsbl_bsp":	"true",
							"libOptionNames":	["stdin", "stdout", "zynqmp_fsbl_bsp"]
						},
						"xilffs":	{
							"read_only":	"true",
							"use_mkfs":	"false",
							"libOptionNames":	["read_only", "use_mkfs"]
						},
						"libsContainingOptions":	["standalone", "xilffs"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynqmp_pmufw",
					"domainDispName":	"zynqmp_pmufw",
					"domainDesc":	"PMUFW Application BSP - Auto Generated.",
					"processors":	"psu_pmu_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"2350db48e401e7632f3aad060a0bb970",
					"compatibleApp":	"zynqmp_pmufw",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilfpga:5.3", "xilsecure:4.3", "xilskey:7.0"],
					"libOptions":	{
						"standalone":	{
							"stdin":	"psu_uart_1",
							"stdout":	"psu_uart_1",
							"libOptionNames":	["stdin", "stdout"]
						},
						"libsContainingOptions":	["standalone"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on psu_cortexa53_0",
					"domainDesc":	"standalone_domain",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"/home/yuhaoliu/Tools/Hardware/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt",
					"qemuData":	"/home/yuhaoliu/Tools/Hardware/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/",
					"pmuQemuArgs":	"/home/yuhaoliu/Tools/Hardware/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/pmu_args.txt",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"801dcf16e8435f68598663489118c482",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"standalone":	{
							"stdin":	"psu_uart_1",
							"stdout":	"psu_uart_1",
							"libOptionNames":	["stdin", "stdout"]
						},
						"libsContainingOptions":	["standalone"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2022-08-29.16:36:51::SCWMssOS::Saving the mss changes /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-08-29.16:36:51::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-08-29.16:36:51::SCWMssOS::Completed writemss as part of save.
TRACE::2022-08-29.16:36:51::SCWMssOS::Commit changes completed.
TRACE::2022-08-29.16:36:51::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:36:51::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:36:51::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:36:51::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw
TRACE::2022-08-29.16:36:51::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:36:51::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-29.16:36:51::SCWPlatform::Trying to set the existing hwdb with name Accumulator_bd_wrapper_1
TRACE::2022-08-29.16:36:51::SCWPlatform::Opened existing hwdb Accumulator_bd_wrapper_1
TRACE::2022-08-29.16:36:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-29.16:36:51::SCWMssOS::Checking the sw design at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-08-29.16:36:51::SCWMssOS::DEBUG:  swdes dump  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_0||
/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system||

TRACE::2022-08-29.16:36:51::SCWMssOS::Sw design exists and opened at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-08-29.16:36:51::SCWMssOS::Removing the swdes entry for  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-08-29.16:36:51::SCWMssOS::In reload Mss file.
TRACE::2022-08-29.16:36:51::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:36:51::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:36:51::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:36:51::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw
TRACE::2022-08-29.16:36:51::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:36:51::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-29.16:36:51::SCWPlatform::Trying to set the existing hwdb with name Accumulator_bd_wrapper_1
TRACE::2022-08-29.16:36:51::SCWPlatform::Opened existing hwdb Accumulator_bd_wrapper_1
TRACE::2022-08-29.16:36:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-29.16:36:51::SCWMssOS::Checking the sw design at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-08-29.16:36:51::SCWMssOS::DEBUG:  swdes dump  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_0||
/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||

TRACE::2022-08-29.16:36:51::SCWMssOS::No sw design opened at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-08-29.16:36:51::SCWMssOS::mss exists loading the mss file  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-08-29.16:36:51::SCWMssOS::Opened the sw design from mss  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-08-29.16:36:51::SCWMssOS::Adding the swdes entry /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss with des name system
TRACE::2022-08-29.16:36:51::SCWMssOS::updating the scw layer about changes
TRACE::2022-08-29.16:36:52::SCWMssOS::Opened the sw design.  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-08-29.16:36:52::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:36:52::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:36:52::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:36:52::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw
TRACE::2022-08-29.16:36:52::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:36:52::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-29.16:36:52::SCWPlatform::Trying to set the existing hwdb with name Accumulator_bd_wrapper_1
TRACE::2022-08-29.16:36:52::SCWPlatform::Opened existing hwdb Accumulator_bd_wrapper_1
TRACE::2022-08-29.16:36:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-29.16:36:52::SCWMssOS::Checking the sw design at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-08-29.16:36:52::SCWMssOS::DEBUG:  swdes dump  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_0||
/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system||

TRACE::2022-08-29.16:36:52::SCWMssOS::Sw design exists and opened at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-08-29.16:36:52::SCWMssOS:: library already available in sw design:  xilfpga:5.3
TRACE::2022-08-29.16:36:52::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:36:52::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:36:52::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:36:52::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw
TRACE::2022-08-29.16:36:52::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:36:52::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-29.16:36:52::SCWPlatform::Trying to set the existing hwdb with name Accumulator_bd_wrapper_1
TRACE::2022-08-29.16:36:52::SCWPlatform::Opened existing hwdb Accumulator_bd_wrapper_1
TRACE::2022-08-29.16:36:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-29.16:36:52::SCWMssOS::Checking the sw design at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-08-29.16:36:52::SCWMssOS::DEBUG:  swdes dump  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_0||
/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system||

TRACE::2022-08-29.16:36:52::SCWMssOS::Sw design exists and opened at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-08-29.16:36:52::SCWMssOS:: library already available in sw design:  xilsecure:4.3
TRACE::2022-08-29.16:36:52::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:36:52::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:36:52::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:36:52::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw
TRACE::2022-08-29.16:36:52::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:36:52::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-29.16:36:52::SCWPlatform::Trying to set the existing hwdb with name Accumulator_bd_wrapper_1
TRACE::2022-08-29.16:36:52::SCWPlatform::Opened existing hwdb Accumulator_bd_wrapper_1
TRACE::2022-08-29.16:36:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-29.16:36:52::SCWMssOS::Checking the sw design at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-08-29.16:36:52::SCWMssOS::DEBUG:  swdes dump  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_0||
/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system||

TRACE::2022-08-29.16:36:52::SCWMssOS::Sw design exists and opened at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-08-29.16:36:52::SCWMssOS:: library already available in sw design:  xilskey:7.0
TRACE::2022-08-29.16:36:52::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:36:52::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:36:52::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:36:52::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw
TRACE::2022-08-29.16:36:52::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:36:52::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-29.16:36:52::SCWPlatform::Trying to set the existing hwdb with name Accumulator_bd_wrapper_1
TRACE::2022-08-29.16:36:52::SCWPlatform::Opened existing hwdb Accumulator_bd_wrapper_1
TRACE::2022-08-29.16:36:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-29.16:36:52::SCWMssOS::Checking the sw design at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-08-29.16:36:52::SCWMssOS::DEBUG:  swdes dump  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_0||
/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system||

TRACE::2022-08-29.16:36:52::SCWMssOS::Sw design exists and opened at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-08-29.16:36:52::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:36:52::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:36:52::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:36:52::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw
TRACE::2022-08-29.16:36:52::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:36:52::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-29.16:36:52::SCWPlatform::Trying to set the existing hwdb with name Accumulator_bd_wrapper_1
TRACE::2022-08-29.16:36:52::SCWPlatform::Opened existing hwdb Accumulator_bd_wrapper_1
TRACE::2022-08-29.16:36:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-29.16:36:52::SCWMssOS::Checking the sw design at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-08-29.16:36:52::SCWMssOS::DEBUG:  swdes dump  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_0||
/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system||

TRACE::2022-08-29.16:36:52::SCWMssOS::Sw design exists and opened at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-08-29.16:36:52::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:36:52::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:36:52::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:36:52::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw
TRACE::2022-08-29.16:36:52::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:36:52::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-29.16:36:52::SCWPlatform::Trying to set the existing hwdb with name Accumulator_bd_wrapper_1
TRACE::2022-08-29.16:36:52::SCWPlatform::Opened existing hwdb Accumulator_bd_wrapper_1
TRACE::2022-08-29.16:36:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-29.16:36:52::SCWMssOS::Checking the sw design at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-08-29.16:36:52::SCWMssOS::DEBUG:  swdes dump  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_0||
/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system||

TRACE::2022-08-29.16:36:52::SCWMssOS::Sw design exists and opened at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-08-29.16:36:52::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:36:52::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:36:52::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:36:52::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw
TRACE::2022-08-29.16:36:52::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:36:52::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-29.16:36:52::SCWPlatform::Trying to set the existing hwdb with name Accumulator_bd_wrapper_1
TRACE::2022-08-29.16:36:52::SCWPlatform::Opened existing hwdb Accumulator_bd_wrapper_1
TRACE::2022-08-29.16:36:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-29.16:36:52::SCWMssOS::Checking the sw design at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-08-29.16:36:52::SCWMssOS::DEBUG:  swdes dump  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_0||
/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system||

TRACE::2022-08-29.16:36:52::SCWMssOS::Sw design exists and opened at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-08-29.16:36:52::SCWMssOS::Saving the mss changes /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-08-29.16:36:52::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-08-29.16:36:52::SCWMssOS::Completed writemss as part of save.
TRACE::2022-08-29.16:36:52::SCWMssOS::Commit changes completed.
TRACE::2022-08-29.16:36:52::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:36:52::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:36:52::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:36:52::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw
TRACE::2022-08-29.16:36:52::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:36:52::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-29.16:36:52::SCWPlatform::Trying to set the existing hwdb with name Accumulator_bd_wrapper_1
TRACE::2022-08-29.16:36:52::SCWPlatform::Opened existing hwdb Accumulator_bd_wrapper_1
TRACE::2022-08-29.16:36:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-29.16:36:52::SCWMssOS::Checking the sw design at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-08-29.16:36:52::SCWMssOS::DEBUG:  swdes dump  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_0||
/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system||

TRACE::2022-08-29.16:36:52::SCWMssOS::Sw design exists and opened at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-08-29.16:36:52::SCWMssOS::Removing the swdes entry for  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-08-29.16:36:52::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:36:52::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:36:52::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:36:52::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw
TRACE::2022-08-29.16:36:52::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:36:52::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-29.16:36:52::SCWPlatform::Trying to set the existing hwdb with name Accumulator_bd_wrapper_1
TRACE::2022-08-29.16:36:52::SCWPlatform::Opened existing hwdb Accumulator_bd_wrapper_1
TRACE::2022-08-29.16:36:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-29.16:36:52::SCWMssOS::Checking the sw design at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-08-29.16:36:52::SCWMssOS::DEBUG:  swdes dump  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_0||
/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||

TRACE::2022-08-29.16:36:52::SCWMssOS::No sw design opened at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-08-29.16:36:52::SCWMssOS::mss exists loading the mss file  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-08-29.16:36:52::SCWMssOS::Opened the sw design from mss  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-08-29.16:36:52::SCWMssOS::Adding the swdes entry /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss with des name system
TRACE::2022-08-29.16:36:52::SCWMssOS::updating the scw layer about changes
TRACE::2022-08-29.16:36:52::SCWMssOS::Opened the sw design.  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-08-29.16:36:52::SCWBDomain::Completed writing the mss file at /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp
TRACE::2022-08-29.16:36:52::SCWBDomain::Forcing BSP Sources regeneration.
TRACE::2022-08-29.16:36:53::SCWBDomain::Updating the makefile used for building the Application zynqmp_pmufw
TRACE::2022-08-29.16:36:53::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:36:53::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:36:53::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:36:53::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw
TRACE::2022-08-29.16:36:53::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:36:53::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-29.16:36:53::SCWPlatform::Trying to set the existing hwdb with name Accumulator_bd_wrapper_1
TRACE::2022-08-29.16:36:53::SCWPlatform::Opened existing hwdb Accumulator_bd_wrapper_1
TRACE::2022-08-29.16:36:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-29.16:36:53::SCWMssOS::Checking the sw design at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-08-29.16:36:53::SCWMssOS::DEBUG:  swdes dump  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_0||
/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system||

KEYINFO::2022-08-29.16:36:53::SCWMssOS::Could not open the swdb for system
KEYINFO::2022-08-29.16:36:53::SCWMssOS::Could not open the sw design at  system
ERROR: [Hsi 55-1558] Software Design system is not found

TRACE::2022-08-29.16:36:53::SCWMssOS::Cleared the swdb table entry
TRACE::2022-08-29.16:36:53::SCWMssOS::No sw design opened at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-08-29.16:36:53::SCWMssOS::mss exists loading the mss file  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-08-29.16:36:53::SCWMssOS::Opened the sw design from mss  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-08-29.16:36:53::SCWMssOS::Adding the swdes entry /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss with des name system
TRACE::2022-08-29.16:36:53::SCWMssOS::updating the scw layer about changes
TRACE::2022-08-29.16:36:53::SCWMssOS::Opened the sw design.  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-08-29.16:36:54::SCWBDomain::removing the temporary location in _platform.
TRACE::2022-08-29.16:36:54::SCWBDomain::Makefile is Updated.
TRACE::2022-08-29.16:36:54::SCWBDomain::doing clean.
TRACE::2022-08-29.16:36:54::SCWBDomain::System Command Ran  cd  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_pmufw ; bash -c "make  clean" 
TRACE::2022-08-29.16:36:54::SCWBDomain::rm -rf  xpfw_crc.o  pm_master.o  xpfw_mod_em.o  pm_hooks.o  xpfw_error_manager.o  xpfw_restart.o  pm_requirement.o  pm_node_res
TRACE::2022-08-29.16:36:54::SCWBDomain::et.o  pm_sram.o  pm_mmio_access.o  pm_core.o  pm_system.o  pm_config.o  xpfw_xpu.o  xpfw_scheduler.o  pm_gic_proxy.o  pm_qspi.o
TRACE::2022-08-29.16:36:54::SCWBDomain::  pm_notifier.o  xpfw_aib.o  xpfw_events.o  pm_binding.o  pm_slave.o  pm_pinctrl.o  xpfw_mod_pm.o  pm_ddr.o  xpfw_module.o  xpf
TRACE::2022-08-29.16:36:54::SCWBDomain::w_util.o  xpfw_mod_rtc.o  xpfw_user_startup.o  xpfw_rom_interface.o  pm_csudma.o  xpfw_mod_wdt.o  pm_proc.o  pm_reset.o  pm_cal
TRACE::2022-08-29.16:36:54::SCWBDomain::lbacks.o  xpfw_mod_stl.o  xpfw_ipi_manager.o  xpfw_interrupts.o  xpfw_mod_dap.o  xpfw_mod_ultra96.o  xpfw_platform.o  pm_extern
TRACE::2022-08-29.16:36:54::SCWBDomain::.o  pm_clock.o  xpfw_core.o  xpfw_resets.o  idle_hooks.o  pm_periph.o  xpfw_mod_common.o  pm_pll.o  pm_gpp.o  xpfw_mod_rpu.o  p
TRACE::2022-08-29.16:36:54::SCWBDomain::m_usb.o  pm_power.o  xpfw_main.o  xpfw_mod_sched.o  xpfw_mod_legacy.o  pm_node.o  xpfw_start.o  zynqmp_pmufw_bsp/psu_pmu_0/lib/
TRACE::2022-08-29.16:36:54::SCWBDomain::libxil.a pmufw.elf *.o

LOG::2022-08-29.16:37:31::SCWPlatform::Started generating the artifacts platform AXI_DMA_Accumulator_Platform
TRACE::2022-08-29.16:37:31::SCWPlatform::Sanity checking of platform is completed
LOG::2022-08-29.16:37:31::SCWPlatform::Started generating the artifacts for system configuration AXI_DMA_Accumulator_Platform
LOG::2022-08-29.16:37:31::SCWSystem::Checking the domain zynqmp_fsbl
LOG::2022-08-29.16:37:31::SCWSystem::Doing application build for :  zynqmp_fsbl
TRACE::2022-08-29.16:37:31::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2022-08-29.16:37:31::SCWDomain::Building the domain as part of full build :  zynqmp_fsbl
TRACE::2022-08-29.16:37:31::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:37:31::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:37:31::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:37:31::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw
TRACE::2022-08-29.16:37:31::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:37:31::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-29.16:37:31::SCWPlatform::Trying to set the existing hwdb with name Accumulator_bd_wrapper_1
TRACE::2022-08-29.16:37:31::SCWPlatform::Opened existing hwdb Accumulator_bd_wrapper_1
TRACE::2022-08-29.16:37:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-29.16:37:31::SCWMssOS::Checking the sw design at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-29.16:37:31::SCWMssOS::DEBUG:  swdes dump  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_0||
/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system||

TRACE::2022-08-29.16:37:31::SCWMssOS::Sw design exists and opened at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-29.16:37:31::SCWBDomain::Completed writing the mss file at /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp
TRACE::2022-08-29.16:37:31::SCWBDomain::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2022-08-29.16:37:31::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2022-08-29.16:37:31::SCWBDomain::System Command Ran  cd  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl ; bash -c " make -C zynqmp_fsbl_bsp ; make  " 
TRACE::2022-08-29.16:37:31::SCWBDomain::make: Entering directory '/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_f
TRACE::2022-08-29.16:37:31::SCWBDomain::sbl/zynqmp_fsbl_bsp'

TRACE::2022-08-29.16:37:31::SCWBDomain::make --no-print-directory seq_libs

TRACE::2022-08-29.16:37:31::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/gpiops_v3_8/src

TRACE::2022-08-29.16:37:31::SCWBDomain::make -C psu_cortexa53_0/libsrc/gpiops_v3_8/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2022-08-29.16:37:31::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto
TRACE::2022-08-29.16:37:31::SCWBDomain::-objects"

TRACE::2022-08-29.16:37:31::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/ddrcpsu_v1_3/src

TRACE::2022-08-29.16:37:31::SCWBDomain::make -C psu_cortexa53_0/libsrc/ddrcpsu_v1_3/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2022-08-29.16:37:31::SCWBDomain::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lt
TRACE::2022-08-29.16:37:31::SCWBDomain::o-objects"

TRACE::2022-08-29.16:37:31::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/xilffs_v4_4/src

TRACE::2022-08-29.16:37:31::SCWBDomain::make -C psu_cortexa53_0/libsrc/xilffs_v4_4/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2022-08-29.16:37:31::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto
TRACE::2022-08-29.16:37:31::SCWBDomain::-objects"

TRACE::2022-08-29.16:37:31::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/standalone_v7_3/src

TRACE::2022-08-29.16:37:31::SCWBDomain::make -C psu_cortexa53_0/libsrc/standalone_v7_3/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch
TRACE::2022-08-29.16:37:31::SCWBDomain::64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat
TRACE::2022-08-29.16:37:31::SCWBDomain::-lto-objects"

TRACE::2022-08-29.16:37:31::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/ttcps_v3_12/src

TRACE::2022-08-29.16:37:31::SCWBDomain::make -C psu_cortexa53_0/libsrc/ttcps_v3_12/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2022-08-29.16:37:31::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto
TRACE::2022-08-29.16:37:31::SCWBDomain::-objects"

TRACE::2022-08-29.16:37:31::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/sysmonpsu_v2_7/src

TRACE::2022-08-29.16:37:31::SCWBDomain::make -C psu_cortexa53_0/libsrc/sysmonpsu_v2_7/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch6
TRACE::2022-08-29.16:37:31::SCWBDomain::4-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-
TRACE::2022-08-29.16:37:31::SCWBDomain::lto-objects"

TRACE::2022-08-29.16:37:31::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/scugic_v4_3/src

TRACE::2022-08-29.16:37:31::SCWBDomain::make -C psu_cortexa53_0/libsrc/scugic_v4_3/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2022-08-29.16:37:31::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto
TRACE::2022-08-29.16:37:31::SCWBDomain::-objects"

TRACE::2022-08-29.16:37:31::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/axipmon_v6_9/src

TRACE::2022-08-29.16:37:31::SCWBDomain::make -C psu_cortexa53_0/libsrc/axipmon_v6_9/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2022-08-29.16:37:31::SCWBDomain::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lt
TRACE::2022-08-29.16:37:31::SCWBDomain::o-objects"

TRACE::2022-08-29.16:37:31::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/spips_v3_5/src

TRACE::2022-08-29.16:37:31::SCWBDomain::make -C psu_cortexa53_0/libsrc/spips_v3_5/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2022-08-29.16:37:31::SCWBDomain::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-
TRACE::2022-08-29.16:37:31::SCWBDomain::objects"

TRACE::2022-08-29.16:37:31::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/axidma_v9_12/src

TRACE::2022-08-29.16:37:31::SCWBDomain::make -C psu_cortexa53_0/libsrc/axidma_v9_12/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2022-08-29.16:37:31::SCWBDomain::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lt
TRACE::2022-08-29.16:37:31::SCWBDomain::o-objects"

TRACE::2022-08-29.16:37:31::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/resetps_v1_4/src

TRACE::2022-08-29.16:37:31::SCWBDomain::make -C psu_cortexa53_0/libsrc/resetps_v1_4/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2022-08-29.16:37:31::SCWBDomain::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lt
TRACE::2022-08-29.16:37:31::SCWBDomain::o-objects"

TRACE::2022-08-29.16:37:31::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/avbuf_v2_4/src

TRACE::2022-08-29.16:37:31::SCWBDomain::make -C psu_cortexa53_0/libsrc/avbuf_v2_4/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2022-08-29.16:37:31::SCWBDomain::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-
TRACE::2022-08-29.16:37:31::SCWBDomain::objects"

TRACE::2022-08-29.16:37:31::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/cpu_cortexa53_v1_8/src

TRACE::2022-08-29.16:37:31::SCWBDomain::make -C psu_cortexa53_0/libsrc/cpu_cortexa53_v1_8/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aa
TRACE::2022-08-29.16:37:31::SCWBDomain::rch64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -f
TRACE::2022-08-29.16:37:31::SCWBDomain::fat-lto-objects"

TRACE::2022-08-29.16:37:31::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/iicps_v3_12/src

TRACE::2022-08-29.16:37:31::SCWBDomain::make -C psu_cortexa53_0/libsrc/iicps_v3_12/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2022-08-29.16:37:31::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto
TRACE::2022-08-29.16:37:31::SCWBDomain::-objects"

TRACE::2022-08-29.16:37:31::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/rtcpsu_v1_10/src

TRACE::2022-08-29.16:37:31::SCWBDomain::make -C psu_cortexa53_0/libsrc/rtcpsu_v1_10/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2022-08-29.16:37:31::SCWBDomain::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lt
TRACE::2022-08-29.16:37:31::SCWBDomain::o-objects"

TRACE::2022-08-29.16:37:31::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/video_common_v4_10/src

TRACE::2022-08-29.16:37:31::SCWBDomain::make -C psu_cortexa53_0/libsrc/video_common_v4_10/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aa
TRACE::2022-08-29.16:37:31::SCWBDomain::rch64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -f
TRACE::2022-08-29.16:37:31::SCWBDomain::fat-lto-objects"

TRACE::2022-08-29.16:37:31::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/zdma_v1_10/src

TRACE::2022-08-29.16:37:31::SCWBDomain::make -C psu_cortexa53_0/libsrc/zdma_v1_10/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2022-08-29.16:37:31::SCWBDomain::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-
TRACE::2022-08-29.16:37:31::SCWBDomain::objects"

TRACE::2022-08-29.16:37:31::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/gpio_v4_7/src

TRACE::2022-08-29.16:37:31::SCWBDomain::make -C psu_cortexa53_0/libsrc/gpio_v4_7/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2022-08-29.16:37:31::SCWBDomain::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-o
TRACE::2022-08-29.16:37:31::SCWBDomain::bjects"

TRACE::2022-08-29.16:37:31::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/clockps_v1_3/src

TRACE::2022-08-29.16:37:31::SCWBDomain::make -C psu_cortexa53_0/libsrc/clockps_v1_3/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2022-08-29.16:37:31::SCWBDomain::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lt
TRACE::2022-08-29.16:37:31::SCWBDomain::o-objects"

TRACE::2022-08-29.16:37:31::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/wdtps_v3_4/src

TRACE::2022-08-29.16:37:31::SCWBDomain::make -C psu_cortexa53_0/libsrc/wdtps_v3_4/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2022-08-29.16:37:31::SCWBDomain::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-
TRACE::2022-08-29.16:37:31::SCWBDomain::objects"

TRACE::2022-08-29.16:37:31::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/xilsecure_v4_3/src

TRACE::2022-08-29.16:37:31::SCWBDomain::make -C psu_cortexa53_0/libsrc/xilsecure_v4_3/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch6
TRACE::2022-08-29.16:37:31::SCWBDomain::4-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-
TRACE::2022-08-29.16:37:31::SCWBDomain::lto-objects"

TRACE::2022-08-29.16:37:31::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/coresightps_dcc_v1_8/src

TRACE::2022-08-29.16:37:31::SCWBDomain::make -C psu_cortexa53_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=
TRACE::2022-08-29.16:37:31::SCWBDomain::aarch64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto 
TRACE::2022-08-29.16:37:31::SCWBDomain::-ffat-lto-objects"

TRACE::2022-08-29.16:37:31::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/sdps_v3_10/src

TRACE::2022-08-29.16:37:31::SCWBDomain::make -C psu_cortexa53_0/libsrc/sdps_v3_10/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2022-08-29.16:37:31::SCWBDomain::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-
TRACE::2022-08-29.16:37:31::SCWBDomain::objects"

TRACE::2022-08-29.16:37:31::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/usbpsu_v1_8/src

TRACE::2022-08-29.16:37:31::SCWBDomain::make -C psu_cortexa53_0/libsrc/usbpsu_v1_8/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2022-08-29.16:37:31::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto
TRACE::2022-08-29.16:37:31::SCWBDomain::-objects"

TRACE::2022-08-29.16:37:31::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/dpdma_v1_3/src

TRACE::2022-08-29.16:37:31::SCWBDomain::make -C psu_cortexa53_0/libsrc/dpdma_v1_3/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2022-08-29.16:37:31::SCWBDomain::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-
TRACE::2022-08-29.16:37:31::SCWBDomain::objects"

TRACE::2022-08-29.16:37:31::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/uartps_v3_10/src

TRACE::2022-08-29.16:37:31::SCWBDomain::make -C psu_cortexa53_0/libsrc/uartps_v3_10/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2022-08-29.16:37:31::SCWBDomain::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lt
TRACE::2022-08-29.16:37:31::SCWBDomain::o-objects"

TRACE::2022-08-29.16:37:31::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/dppsu_v1_3/src

TRACE::2022-08-29.16:37:31::SCWBDomain::make -C psu_cortexa53_0/libsrc/dppsu_v1_3/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2022-08-29.16:37:31::SCWBDomain::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-
TRACE::2022-08-29.16:37:31::SCWBDomain::objects"

TRACE::2022-08-29.16:37:31::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/xilpm_v3_2/src

TRACE::2022-08-29.16:37:31::SCWBDomain::make -C psu_cortexa53_0/libsrc/xilpm_v3_2/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2022-08-29.16:37:31::SCWBDomain::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-
TRACE::2022-08-29.16:37:31::SCWBDomain::objects"

TRACE::2022-08-29.16:37:31::SCWBDomain::Include files for this library have already been copied.

TRACE::2022-08-29.16:37:31::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/csudma_v1_7/src

TRACE::2022-08-29.16:37:31::SCWBDomain::make -C psu_cortexa53_0/libsrc/csudma_v1_7/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2022-08-29.16:37:31::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto
TRACE::2022-08-29.16:37:31::SCWBDomain::-objects"

TRACE::2022-08-29.16:37:31::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/ipipsu_v2_7/src

TRACE::2022-08-29.16:37:31::SCWBDomain::make -C psu_cortexa53_0/libsrc/ipipsu_v2_7/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2022-08-29.16:37:31::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto
TRACE::2022-08-29.16:37:31::SCWBDomain::-objects"

TRACE::2022-08-29.16:37:31::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/xilpm_v3_2/src

TRACE::2022-08-29.16:37:31::SCWBDomain::make -C psu_cortexa53_0/libsrc/xilpm_v3_2/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2022-08-29.16:37:31::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obj
TRACE::2022-08-29.16:37:31::SCWBDomain::ects"

TRACE::2022-08-29.16:37:31::SCWBDomain::Compiling xilpm library

TRACE::2022-08-29.16:37:32::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/dppsu_v1_3/src

TRACE::2022-08-29.16:37:32::SCWBDomain::make -C psu_cortexa53_0/libsrc/dppsu_v1_3/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2022-08-29.16:37:32::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obj
TRACE::2022-08-29.16:37:32::SCWBDomain::ects"

TRACE::2022-08-29.16:37:32::SCWBDomain::Compiling dppsu

TRACE::2022-08-29.16:37:34::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/dpdma_v1_3/src

TRACE::2022-08-29.16:37:34::SCWBDomain::make -C psu_cortexa53_0/libsrc/dpdma_v1_3/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2022-08-29.16:37:34::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obj
TRACE::2022-08-29.16:37:34::SCWBDomain::ects"

TRACE::2022-08-29.16:37:34::SCWBDomain::Compiling dpdma

TRACE::2022-08-29.16:37:34::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/avbuf_v2_4/src

TRACE::2022-08-29.16:37:34::SCWBDomain::make -C psu_cortexa53_0/libsrc/avbuf_v2_4/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2022-08-29.16:37:34::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obj
TRACE::2022-08-29.16:37:34::SCWBDomain::ects"

TRACE::2022-08-29.16:37:34::SCWBDomain::Compiling avbuf

TRACE::2022-08-29.16:37:35::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/xilsecure_v4_3/src

TRACE::2022-08-29.16:37:35::SCWBDomain::make -C psu_cortexa53_0/libsrc/xilsecure_v4_3/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2022-08-29.16:37:35::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto
TRACE::2022-08-29.16:37:35::SCWBDomain::-objects"

TRACE::2022-08-29.16:37:35::SCWBDomain::Compiling XilSecure Library

TRACE::2022-08-29.16:37:36::SCWBDomain::Finished building libraries sequentially.

TRACE::2022-08-29.16:37:36::SCWBDomain::make -j --no-print-directory par_libs

TRACE::2022-08-29.16:37:36::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/gpiops_v3_8/src

TRACE::2022-08-29.16:37:36::SCWBDomain::make -C psu_cortexa53_0/libsrc/gpiops_v3_8/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2022-08-29.16:37:36::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto
TRACE::2022-08-29.16:37:36::SCWBDomain::-objects"

TRACE::2022-08-29.16:37:36::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/ddrcpsu_v1_3/src

TRACE::2022-08-29.16:37:36::SCWBDomain::make -C psu_cortexa53_0/libsrc/ddrcpsu_v1_3/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2022-08-29.16:37:36::SCWBDomain::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lt
TRACE::2022-08-29.16:37:36::SCWBDomain::o-objects"

TRACE::2022-08-29.16:37:36::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/xilffs_v4_4/src

TRACE::2022-08-29.16:37:36::SCWBDomain::make -C psu_cortexa53_0/libsrc/xilffs_v4_4/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2022-08-29.16:37:36::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto
TRACE::2022-08-29.16:37:36::SCWBDomain::-objects"

TRACE::2022-08-29.16:37:36::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/standalone_v7_3/src

TRACE::2022-08-29.16:37:36::SCWBDomain::make -C psu_cortexa53_0/libsrc/standalone_v7_3/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch
TRACE::2022-08-29.16:37:36::SCWBDomain::64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat
TRACE::2022-08-29.16:37:36::SCWBDomain::-lto-objects"

TRACE::2022-08-29.16:37:36::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/ttcps_v3_12/src

TRACE::2022-08-29.16:37:36::SCWBDomain::make -C psu_cortexa53_0/libsrc/ttcps_v3_12/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2022-08-29.16:37:36::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto
TRACE::2022-08-29.16:37:36::SCWBDomain::-objects"

TRACE::2022-08-29.16:37:36::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/sysmonpsu_v2_7/src

TRACE::2022-08-29.16:37:36::SCWBDomain::make -C psu_cortexa53_0/libsrc/sysmonpsu_v2_7/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch6
TRACE::2022-08-29.16:37:36::SCWBDomain::4-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-
TRACE::2022-08-29.16:37:36::SCWBDomain::lto-objects"

TRACE::2022-08-29.16:37:36::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/scugic_v4_3/src

TRACE::2022-08-29.16:37:36::SCWBDomain::make -C psu_cortexa53_0/libsrc/scugic_v4_3/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2022-08-29.16:37:36::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto
TRACE::2022-08-29.16:37:36::SCWBDomain::-objects"

TRACE::2022-08-29.16:37:36::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/axipmon_v6_9/src

TRACE::2022-08-29.16:37:36::SCWBDomain::make -C psu_cortexa53_0/libsrc/axipmon_v6_9/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2022-08-29.16:37:36::SCWBDomain::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lt
TRACE::2022-08-29.16:37:36::SCWBDomain::o-objects"

TRACE::2022-08-29.16:37:36::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/spips_v3_5/src

TRACE::2022-08-29.16:37:36::SCWBDomain::make -C psu_cortexa53_0/libsrc/spips_v3_5/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2022-08-29.16:37:36::SCWBDomain::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-
TRACE::2022-08-29.16:37:36::SCWBDomain::objects"

TRACE::2022-08-29.16:37:36::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/axidma_v9_12/src

TRACE::2022-08-29.16:37:36::SCWBDomain::make -C psu_cortexa53_0/libsrc/axidma_v9_12/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2022-08-29.16:37:36::SCWBDomain::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lt
TRACE::2022-08-29.16:37:36::SCWBDomain::o-objects"

TRACE::2022-08-29.16:37:36::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/avbuf_v2_4/src

TRACE::2022-08-29.16:37:36::SCWBDomain::make -C psu_cortexa53_0/libsrc/avbuf_v2_4/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2022-08-29.16:37:36::SCWBDomain::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-
TRACE::2022-08-29.16:37:36::SCWBDomain::objects"

TRACE::2022-08-29.16:37:36::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/cpu_cortexa53_v1_8/src

TRACE::2022-08-29.16:37:36::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/iicps_v3_12/src

TRACE::2022-08-29.16:37:36::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/resetps_v1_4/src

TRACE::2022-08-29.16:37:36::SCWBDomain::make -C psu_cortexa53_0/libsrc/resetps_v1_4/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2022-08-29.16:37:36::SCWBDomain::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lt
TRACE::2022-08-29.16:37:36::SCWBDomain::o-objects"

TRACE::2022-08-29.16:37:36::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/rtcpsu_v1_10/src

TRACE::2022-08-29.16:37:36::SCWBDomain::make -C psu_cortexa53_0/libsrc/cpu_cortexa53_v1_8/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aa
TRACE::2022-08-29.16:37:36::SCWBDomain::rch64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -f
TRACE::2022-08-29.16:37:36::SCWBDomain::fat-lto-objects"

TRACE::2022-08-29.16:37:36::SCWBDomain::make -C psu_cortexa53_0/libsrc/iicps_v3_12/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2022-08-29.16:37:36::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto
TRACE::2022-08-29.16:37:36::SCWBDomain::-objects"

TRACE::2022-08-29.16:37:36::SCWBDomain::make -C psu_cortexa53_0/libsrc/rtcpsu_v1_10/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2022-08-29.16:37:36::SCWBDomain::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lt
TRACE::2022-08-29.16:37:36::SCWBDomain::o-objects"

TRACE::2022-08-29.16:37:36::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/video_common_v4_10/src

TRACE::2022-08-29.16:37:36::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/zdma_v1_10/src

TRACE::2022-08-29.16:37:36::SCWBDomain::make -C psu_cortexa53_0/libsrc/video_common_v4_10/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aa
TRACE::2022-08-29.16:37:36::SCWBDomain::rch64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -f
TRACE::2022-08-29.16:37:36::SCWBDomain::fat-lto-objects"

TRACE::2022-08-29.16:37:36::SCWBDomain::make -C psu_cortexa53_0/libsrc/zdma_v1_10/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2022-08-29.16:37:36::SCWBDomain::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-
TRACE::2022-08-29.16:37:36::SCWBDomain::objects"

TRACE::2022-08-29.16:37:36::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/gpio_v4_7/src

TRACE::2022-08-29.16:37:36::SCWBDomain::make -C psu_cortexa53_0/libsrc/gpio_v4_7/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2022-08-29.16:37:36::SCWBDomain::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-o
TRACE::2022-08-29.16:37:36::SCWBDomain::bjects"

TRACE::2022-08-29.16:37:36::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/clockps_v1_3/src

TRACE::2022-08-29.16:37:36::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/wdtps_v3_4/src

TRACE::2022-08-29.16:37:36::SCWBDomain::make -C psu_cortexa53_0/libsrc/clockps_v1_3/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2022-08-29.16:37:36::SCWBDomain::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lt
TRACE::2022-08-29.16:37:36::SCWBDomain::o-objects"

TRACE::2022-08-29.16:37:36::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/xilsecure_v4_3/src

TRACE::2022-08-29.16:37:36::SCWBDomain::make -C psu_cortexa53_0/libsrc/wdtps_v3_4/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2022-08-29.16:37:36::SCWBDomain::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-
TRACE::2022-08-29.16:37:36::SCWBDomain::objects"

TRACE::2022-08-29.16:37:36::SCWBDomain::make -C psu_cortexa53_0/libsrc/xilsecure_v4_3/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch6
TRACE::2022-08-29.16:37:36::SCWBDomain::4-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-
TRACE::2022-08-29.16:37:36::SCWBDomain::lto-objects"

TRACE::2022-08-29.16:37:36::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/coresightps_dcc_v1_8/src

TRACE::2022-08-29.16:37:36::SCWBDomain::make -C psu_cortexa53_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=
TRACE::2022-08-29.16:37:36::SCWBDomain::aarch64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto 
TRACE::2022-08-29.16:37:36::SCWBDomain::-ffat-lto-objects"

TRACE::2022-08-29.16:37:36::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/sdps_v3_10/src

TRACE::2022-08-29.16:37:36::SCWBDomain::make -C psu_cortexa53_0/libsrc/sdps_v3_10/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2022-08-29.16:37:36::SCWBDomain::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-
TRACE::2022-08-29.16:37:36::SCWBDomain::objects"

TRACE::2022-08-29.16:37:36::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/usbpsu_v1_8/src

TRACE::2022-08-29.16:37:36::SCWBDomain::make -C psu_cortexa53_0/libsrc/usbpsu_v1_8/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2022-08-29.16:37:36::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto
TRACE::2022-08-29.16:37:36::SCWBDomain::-objects"

TRACE::2022-08-29.16:37:36::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/dpdma_v1_3/src

TRACE::2022-08-29.16:37:36::SCWBDomain::make -C psu_cortexa53_0/libsrc/dpdma_v1_3/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2022-08-29.16:37:36::SCWBDomain::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-
TRACE::2022-08-29.16:37:36::SCWBDomain::objects"

TRACE::2022-08-29.16:37:36::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/uartps_v3_10/src

TRACE::2022-08-29.16:37:36::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/dppsu_v1_3/src

TRACE::2022-08-29.16:37:36::SCWBDomain::make -C psu_cortexa53_0/libsrc/uartps_v3_10/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2022-08-29.16:37:36::SCWBDomain::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lt
TRACE::2022-08-29.16:37:36::SCWBDomain::o-objects"

TRACE::2022-08-29.16:37:36::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/xilpm_v3_2/src

TRACE::2022-08-29.16:37:36::SCWBDomain::make -C psu_cortexa53_0/libsrc/dppsu_v1_3/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2022-08-29.16:37:36::SCWBDomain::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-
TRACE::2022-08-29.16:37:36::SCWBDomain::objects"

TRACE::2022-08-29.16:37:36::SCWBDomain::make -C psu_cortexa53_0/libsrc/xilpm_v3_2/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2022-08-29.16:37:36::SCWBDomain::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-
TRACE::2022-08-29.16:37:36::SCWBDomain::objects"

TRACE::2022-08-29.16:37:36::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/csudma_v1_7/src

TRACE::2022-08-29.16:37:36::SCWBDomain::make -C psu_cortexa53_0/libsrc/csudma_v1_7/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2022-08-29.16:37:36::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto
TRACE::2022-08-29.16:37:36::SCWBDomain::-objects"

TRACE::2022-08-29.16:37:36::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/ipipsu_v2_7/src

TRACE::2022-08-29.16:37:36::SCWBDomain::make -C psu_cortexa53_0/libsrc/ipipsu_v2_7/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2022-08-29.16:37:36::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto
TRACE::2022-08-29.16:37:36::SCWBDomain::-objects"

TRACE::2022-08-29.16:37:36::SCWBDomain::Include files for this library have already been copied.

TRACE::2022-08-29.16:37:36::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/gpiops_v3_8/src

TRACE::2022-08-29.16:37:36::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/ddrcpsu_v1_3/src

TRACE::2022-08-29.16:37:36::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/xilffs_v4_4/src

TRACE::2022-08-29.16:37:36::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/standalone_v7_3/src

TRACE::2022-08-29.16:37:36::SCWBDomain::make -C psu_cortexa53_0/libsrc/gpiops_v3_8/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2022-08-29.16:37:36::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-ob
TRACE::2022-08-29.16:37:36::SCWBDomain::jects"

TRACE::2022-08-29.16:37:36::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/ttcps_v3_12/src

TRACE::2022-08-29.16:37:36::SCWBDomain::make -C psu_cortexa53_0/libsrc/ddrcpsu_v1_3/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2022-08-29.16:37:36::SCWBDomain::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-o
TRACE::2022-08-29.16:37:36::SCWBDomain::bjects"

TRACE::2022-08-29.16:37:36::SCWBDomain::make -C psu_cortexa53_0/libsrc/xilffs_v4_4/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2022-08-29.16:37:36::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-ob
TRACE::2022-08-29.16:37:36::SCWBDomain::jects"

TRACE::2022-08-29.16:37:36::SCWBDomain::make -C psu_cortexa53_0/libsrc/standalone_v7_3/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2022-08-29.16:37:36::SCWBDomain::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lt
TRACE::2022-08-29.16:37:36::SCWBDomain::o-objects"

TRACE::2022-08-29.16:37:36::SCWBDomain::make -C psu_cortexa53_0/libsrc/ttcps_v3_12/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2022-08-29.16:37:36::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-ob
TRACE::2022-08-29.16:37:36::SCWBDomain::jects"

TRACE::2022-08-29.16:37:36::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/sysmonpsu_v2_7/src

TRACE::2022-08-29.16:37:36::SCWBDomain::make -C psu_cortexa53_0/libsrc/sysmonpsu_v2_7/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2022-08-29.16:37:36::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto
TRACE::2022-08-29.16:37:36::SCWBDomain::-objects"

TRACE::2022-08-29.16:37:36::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/scugic_v4_3/src

TRACE::2022-08-29.16:37:36::SCWBDomain::make -C psu_cortexa53_0/libsrc/scugic_v4_3/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2022-08-29.16:37:36::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-ob
TRACE::2022-08-29.16:37:36::SCWBDomain::jects"

TRACE::2022-08-29.16:37:36::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/axipmon_v6_9/src

TRACE::2022-08-29.16:37:36::SCWBDomain::make -C psu_cortexa53_0/libsrc/axipmon_v6_9/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2022-08-29.16:37:36::SCWBDomain::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-o
TRACE::2022-08-29.16:37:36::SCWBDomain::bjects"

TRACE::2022-08-29.16:37:36::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/spips_v3_5/src

TRACE::2022-08-29.16:37:36::SCWBDomain::make -C psu_cortexa53_0/libsrc/spips_v3_5/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2022-08-29.16:37:36::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obj
TRACE::2022-08-29.16:37:36::SCWBDomain::ects"

TRACE::2022-08-29.16:37:36::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/axidma_v9_12/src

TRACE::2022-08-29.16:37:36::SCWBDomain::make -C psu_cortexa53_0/libsrc/axidma_v9_12/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2022-08-29.16:37:36::SCWBDomain::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-o
TRACE::2022-08-29.16:37:36::SCWBDomain::bjects"

TRACE::2022-08-29.16:37:36::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/resetps_v1_4/src

TRACE::2022-08-29.16:37:36::SCWBDomain::make -C psu_cortexa53_0/libsrc/resetps_v1_4/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2022-08-29.16:37:36::SCWBDomain::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-o
TRACE::2022-08-29.16:37:36::SCWBDomain::bjects"

TRACE::2022-08-29.16:37:36::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/cpu_cortexa53_v1_8/src

TRACE::2022-08-29.16:37:36::SCWBDomain::make -C psu_cortexa53_0/libsrc/cpu_cortexa53_v1_8/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch
TRACE::2022-08-29.16:37:36::SCWBDomain::64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat
TRACE::2022-08-29.16:37:36::SCWBDomain::-lto-objects"

TRACE::2022-08-29.16:37:36::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/iicps_v3_12/src

TRACE::2022-08-29.16:37:36::SCWBDomain::make -C psu_cortexa53_0/libsrc/iicps_v3_12/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2022-08-29.16:37:36::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-ob
TRACE::2022-08-29.16:37:36::SCWBDomain::jects"

TRACE::2022-08-29.16:37:36::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/rtcpsu_v1_10/src

TRACE::2022-08-29.16:37:36::SCWBDomain::make -C psu_cortexa53_0/libsrc/rtcpsu_v1_10/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2022-08-29.16:37:36::SCWBDomain::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-o
TRACE::2022-08-29.16:37:36::SCWBDomain::bjects"

TRACE::2022-08-29.16:37:36::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/video_common_v4_10/src

TRACE::2022-08-29.16:37:36::SCWBDomain::make -C psu_cortexa53_0/libsrc/video_common_v4_10/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch
TRACE::2022-08-29.16:37:36::SCWBDomain::64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat
TRACE::2022-08-29.16:37:36::SCWBDomain::-lto-objects"

TRACE::2022-08-29.16:37:36::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/zdma_v1_10/src

TRACE::2022-08-29.16:37:36::SCWBDomain::make -C psu_cortexa53_0/libsrc/zdma_v1_10/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2022-08-29.16:37:36::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obj
TRACE::2022-08-29.16:37:36::SCWBDomain::ects"

TRACE::2022-08-29.16:37:36::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/gpio_v4_7/src

TRACE::2022-08-29.16:37:36::SCWBDomain::make -C psu_cortexa53_0/libsrc/gpio_v4_7/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2022-08-29.16:37:36::SCWBDomain::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obje
TRACE::2022-08-29.16:37:36::SCWBDomain::cts"

TRACE::2022-08-29.16:37:36::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/clockps_v1_3/src

TRACE::2022-08-29.16:37:36::SCWBDomain::make -C psu_cortexa53_0/libsrc/clockps_v1_3/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2022-08-29.16:37:36::SCWBDomain::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-o
TRACE::2022-08-29.16:37:36::SCWBDomain::bjects"

TRACE::2022-08-29.16:37:36::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/wdtps_v3_4/src

TRACE::2022-08-29.16:37:36::SCWBDomain::make -C psu_cortexa53_0/libsrc/wdtps_v3_4/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2022-08-29.16:37:36::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obj
TRACE::2022-08-29.16:37:36::SCWBDomain::ects"

TRACE::2022-08-29.16:37:36::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/coresightps_dcc_v1_8/src

TRACE::2022-08-29.16:37:37::SCWBDomain::make -C psu_cortexa53_0/libsrc/coresightps_dcc_v1_8/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aar
TRACE::2022-08-29.16:37:37::SCWBDomain::ch64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ff
TRACE::2022-08-29.16:37:37::SCWBDomain::at-lto-objects"

TRACE::2022-08-29.16:37:37::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/sdps_v3_10/src

TRACE::2022-08-29.16:37:37::SCWBDomain::make -C psu_cortexa53_0/libsrc/sdps_v3_10/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2022-08-29.16:37:37::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obj
TRACE::2022-08-29.16:37:37::SCWBDomain::ects"

TRACE::2022-08-29.16:37:37::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/usbpsu_v1_8/src

TRACE::2022-08-29.16:37:37::SCWBDomain::make -C psu_cortexa53_0/libsrc/usbpsu_v1_8/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2022-08-29.16:37:37::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-ob
TRACE::2022-08-29.16:37:37::SCWBDomain::jects"

TRACE::2022-08-29.16:37:37::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/uartps_v3_10/src

TRACE::2022-08-29.16:37:37::SCWBDomain::make -C psu_cortexa53_0/libsrc/uartps_v3_10/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2022-08-29.16:37:37::SCWBDomain::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-o
TRACE::2022-08-29.16:37:37::SCWBDomain::bjects"

TRACE::2022-08-29.16:37:37::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/csudma_v1_7/src

TRACE::2022-08-29.16:37:37::SCWBDomain::make -C psu_cortexa53_0/libsrc/csudma_v1_7/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2022-08-29.16:37:37::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-ob
TRACE::2022-08-29.16:37:37::SCWBDomain::jects"

TRACE::2022-08-29.16:37:37::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/ipipsu_v2_7/src

TRACE::2022-08-29.16:37:37::SCWBDomain::make -C psu_cortexa53_0/libsrc/ipipsu_v2_7/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2022-08-29.16:37:37::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-ob
TRACE::2022-08-29.16:37:37::SCWBDomain::jects"

TRACE::2022-08-29.16:37:42::SCWBDomain::Finished building libraries parallelly.

TRACE::2022-08-29.16:37:42::SCWBDomain::make --no-print-directory archive

TRACE::2022-08-29.16:37:42::SCWBDomain::aarch64-none-elf-ar -r  psu_cortexa53_0/lib/libxil.a psu_cortexa53_0/lib/xiicps.o psu_cortexa53_0/lib/xttcps.o psu_cortexa53_0/
TRACE::2022-08-29.16:37:42::SCWBDomain::lib/xcoresightpsdcc.o psu_cortexa53_0/lib/xusbpsu_sinit.o psu_cortexa53_0/lib/xipipsu_sinit.o psu_cortexa53_0/lib/xusbpsu_g.o p
TRACE::2022-08-29.16:37:42::SCWBDomain::su_cortexa53_0/lib/xaxidma_g.o psu_cortexa53_0/lib/getpid.o psu_cortexa53_0/lib/xipipsu_g.o psu_cortexa53_0/lib/xscugic_intr.o 
TRACE::2022-08-29.16:37:42::SCWBDomain::psu_cortexa53_0/lib/xusbpsu_ep0handler.o psu_cortexa53_0/lib/asm_vectors.o psu_cortexa53_0/lib/xiicps_hw.o psu_cortexa53_0/lib/
TRACE::2022-08-29.16:37:42::SCWBDomain::xresetps.o psu_cortexa53_0/lib/xspips.o psu_cortexa53_0/lib/xusbpsu.o psu_cortexa53_0/lib/xusbpsu_hibernation.o psu_cortexa53_0
TRACE::2022-08-29.16:37:42::SCWBDomain::/lib/lseek.o psu_cortexa53_0/lib/xuartps_selftest.o psu_cortexa53_0/lib/xcsudma_intr.o psu_cortexa53_0/lib/fcntl.o psu_cortexa5
TRACE::2022-08-29.16:37:42::SCWBDomain::3_0/lib/xusbpsu_device.o psu_cortexa53_0/lib/xsysmonpsu.o psu_cortexa53_0/lib/xuartps_sinit.o psu_cortexa53_0/lib/xuartps_g.o p
TRACE::2022-08-29.16:37:42::SCWBDomain::su_cortexa53_0/lib/xscugic.o psu_cortexa53_0/lib/xiicps_slave.o psu_cortexa53_0/lib/xzdma_g.o psu_cortexa53_0/lib/xgpio_selftes
TRACE::2022-08-29.16:37:42::SCWBDomain::t.o psu_cortexa53_0/lib/xclockps_fixedfactor.o psu_cortexa53_0/lib/xgpio_sinit.o psu_cortexa53_0/lib/xaxipmon_selftest.o psu_co
TRACE::2022-08-29.16:37:42::SCWBDomain::rtexa53_0/lib/xgpio_g.o psu_cortexa53_0/lib/xusbpsu_controltransfers.o psu_cortexa53_0/lib/xaxipmon_sinit.o psu_cortexa53_0/lib
TRACE::2022-08-29.16:37:42::SCWBDomain::/xgpiops_sinit.o psu_cortexa53_0/lib/xiicps_intr.o psu_cortexa53_0/lib/_exit.o psu_cortexa53_0/lib/xaxipmon_g.o psu_cortexa53_0
TRACE::2022-08-29.16:37:42::SCWBDomain::/lib/close.o psu_cortexa53_0/lib/xsdps.o psu_cortexa53_0/lib/xgpiops_g.o psu_cortexa53_0/lib/xttcps_selftest.o psu_cortexa53_0/
TRACE::2022-08-29.16:37:42::SCWBDomain::lib/xttcps_sinit.o psu_cortexa53_0/lib/xclockps_gate.o psu_cortexa53_0/lib/inbyte.o psu_cortexa53_0/lib/xclockps_mux.o psu_cort
TRACE::2022-08-29.16:37:42::SCWBDomain::exa53_0/lib/xsdps_options.o psu_cortexa53_0/lib/xsysmonpsu_selftest.o psu_cortexa53_0/lib/xvidc_timings_table.o psu_cortexa53_0
TRACE::2022-08-29.16:37:42::SCWBDomain::/lib/xzdma_selftest.o psu_cortexa53_0/lib/xil_sleeptimer.o psu_cortexa53_0/lib/xvidc.o psu_cortexa53_0/lib/xipipsu_buf.o psu_co
TRACE::2022-08-29.16:37:42::SCWBDomain::rtexa53_0/lib/open.o psu_cortexa53_0/lib/xspips_selftest.o psu_cortexa53_0/lib/sleep.o psu_cortexa53_0/lib/xil_testio.o psu_cor
TRACE::2022-08-29.16:37:42::SCWBDomain::texa53_0/lib/xspips_sinit.o psu_cortexa53_0/lib/xil_mmu.o psu_cortexa53_0/lib/xspips_g.o psu_cortexa53_0/lib/xrtcpsu_intr.o psu
TRACE::2022-08-29.16:37:42::SCWBDomain::_cortexa53_0/lib/xil_printf.o psu_cortexa53_0/lib/xil_testcache.o psu_cortexa53_0/lib/xaxidma_bdring.o psu_cortexa53_0/lib/xclo
TRACE::2022-08-29.16:37:42::SCWBDomain::ckps_pll.o psu_cortexa53_0/lib/xiicps_sinit.o psu_cortexa53_0/lib/isatty.o psu_cortexa53_0/lib/xgpio_extra.o psu_cortexa53_0/li
TRACE::2022-08-29.16:37:42::SCWBDomain::b/xwdtps.o psu_cortexa53_0/lib/xusbpsu_event.o psu_cortexa53_0/lib/xresetps_sinit.o psu_cortexa53_0/lib/xil_clocking.o psu_cort
TRACE::2022-08-29.16:37:42::SCWBDomain::exa53_0/lib/xresetps_g.o psu_cortexa53_0/lib/xgpiops_selftest.o psu_cortexa53_0/lib/xusbpsu_command.o psu_cortexa53_0/lib/xusbp
TRACE::2022-08-29.16:37:42::SCWBDomain::su_intr.o psu_cortexa53_0/lib/vectors.o psu_cortexa53_0/lib/xcsudma.o psu_cortexa53_0/lib/xuartps_options.o psu_cortexa53_0/lib
TRACE::2022-08-29.16:37:42::SCWBDomain::/xsysmonpsu_sinit.o psu_cortexa53_0/lib/errno.o psu_cortexa53_0/lib/fstat.o psu_cortexa53_0/lib/xgpiops_hw.o psu_cortexa53_0/li
TRACE::2022-08-29.16:37:42::SCWBDomain::b/xzdma_sinit.o psu_cortexa53_0/lib/xcsudma_sinit.o psu_cortexa53_0/lib/xil_smc.o psu_cortexa53_0/lib/xsdps_card.o psu_cortexa5
TRACE::2022-08-29.16:37:42::SCWBDomain::3_0/lib/xwdtps_selftest.o psu_cortexa53_0/lib/xuartps_intr.o psu_cortexa53_0/lib/xil_util.o psu_cortexa53_0/lib/xscugic_selftes
TRACE::2022-08-29.16:37:42::SCWBDomain::t.o psu_cortexa53_0/lib/xwdtps_sinit.o psu_cortexa53_0/lib/xzdma_intr.o psu_cortexa53_0/lib/xiicps_selftest.o psu_cortexa53_0/l
TRACE::2022-08-29.16:37:42::SCWBDomain::ib/xplatform_info.o psu_cortexa53_0/lib/xwdtps_g.o psu_cortexa53_0/lib/xclockps.o psu_cortexa53_0/lib/xttcps_options.o psu_cort
TRACE::2022-08-29.16:37:42::SCWBDomain::exa53_0/lib/xtime_l.o psu_cortexa53_0/lib/xiicps_g.o psu_cortexa53_0/lib/xspips_hw.o psu_cortexa53_0/lib/read.o psu_cortexa53_0
TRACE::2022-08-29.16:37:42::SCWBDomain::/lib/xgpio_intr.o psu_cortexa53_0/lib/putnum.o psu_cortexa53_0/lib/xscugic_sinit.o psu_cortexa53_0/lib/xgpiops_intr.o psu_corte
TRACE::2022-08-29.16:37:42::SCWBDomain::xa53_0/lib/xscugic_g.o psu_cortexa53_0/lib/xil_sleepcommon.o psu_cortexa53_0/lib/xspips_options.o psu_cortexa53_0/lib/xaxidma_b
TRACE::2022-08-29.16:37:42::SCWBDomain::d.o psu_cortexa53_0/lib/xcsudma_selftest.o psu_cortexa53_0/lib/boot.o psu_cortexa53_0/lib/write.o psu_cortexa53_0/lib/xaxidma.o
TRACE::2022-08-29.16:37:42::SCWBDomain:: psu_cortexa53_0/lib/xaxidma_selftest.o psu_cortexa53_0/lib/translation_table.o psu_cortexa53_0/lib/xcsudma_g.o psu_cortexa53_0
TRACE::2022-08-29.16:37:42::SCWBDomain::/lib/xusbpsu_ephandler.o psu_cortexa53_0/lib/xil_mem.o psu_cortexa53_0/lib/print.o psu_cortexa53_0/lib/xaxidma_sinit.o psu_cort
TRACE::2022-08-29.16:37:42::SCWBDomain::exa53_0/lib/xil_cache.o psu_cortexa53_0/lib/xusbpsu_endpoint.o psu_cortexa53_0/lib/xsysmonpsu_intr.o psu_cortexa53_0/lib/xipips
TRACE::2022-08-29.16:37:42::SCWBDomain::u.o psu_cortexa53_0/lib/initialise_monitor_handles.o psu_cortexa53_0/lib/xttcps_g.o psu_cortexa53_0/lib/xuartps_hw.o psu_cortex
TRACE::2022-08-29.16:37:42::SCWBDomain::a53_0/lib/xclockps_g.o psu_cortexa53_0/lib/outbyte.o psu_cortexa53_0/lib/xiicps_options.o psu_cortexa53_0/lib/kill.o psu_cortex
TRACE::2022-08-29.16:37:42::SCWBDomain::a53_0/lib/xclockps_sinit.o psu_cortexa53_0/lib/sbrk.o psu_cortexa53_0/lib/cpputest_time.o psu_cortexa53_0/lib/xil-crt0.o psu_co
TRACE::2022-08-29.16:37:42::SCWBDomain::rtexa53_0/lib/unlink.o psu_cortexa53_0/lib/xuartps.o psu_cortexa53_0/lib/xscugic_hw.o psu_cortexa53_0/lib/xiicps_xfer.o psu_cor
TRACE::2022-08-29.16:37:42::SCWBDomain::texa53_0/lib/xsdps_host.o psu_cortexa53_0/lib/xzdma.o psu_cortexa53_0/lib/xrtcpsu.o psu_cortexa53_0/lib/xrtcpsu_selftest.o psu_
TRACE::2022-08-29.16:37:42::SCWBDomain::cortexa53_0/lib/xil_assert.o psu_cortexa53_0/lib/xvidc_edid.o psu_cortexa53_0/lib/_open.o psu_cortexa53_0/lib/xsysmonpsu_g.o ps
TRACE::2022-08-29.16:37:42::SCWBDomain::u_cortexa53_0/lib/xrtcpsu_sinit.o psu_cortexa53_0/lib/xvidc_parse_edid.o psu_cortexa53_0/lib/xil_testmem.o psu_cortexa53_0/lib/
TRACE::2022-08-29.16:37:42::SCWBDomain::xgpio.o psu_cortexa53_0/lib/xil_exception.o psu_cortexa53_0/lib/xrtcpsu_g.o psu_cortexa53_0/lib/abort.o psu_cortexa53_0/lib/xsd
TRACE::2022-08-29.16:37:42::SCWBDomain::ps_sinit.o psu_cortexa53_0/lib/xvidc_edid_ext.o psu_cortexa53_0/lib/xclockps_divider.o psu_cortexa53_0/lib/xaxipmon.o psu_corte
TRACE::2022-08-29.16:37:42::SCWBDomain::xa53_0/lib/xgpiops.o psu_cortexa53_0/lib/xsdps_g.o psu_cortexa53_0/lib/xiicps_master.o psu_cortexa53_0/lib/_sbrk.o

TRACE::2022-08-29.16:37:42::SCWBDomain::Finished building libraries

TRACE::2022-08-29.16:37:42::SCWBDomain::make: Leaving directory '/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fs
TRACE::2022-08-29.16:37:42::SCWBDomain::bl/zynqmp_fsbl_bsp'

TRACE::2022-08-29.16:37:42::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_authenti
TRACE::2022-08-29.16:37:42::SCWBDomain::cation.c -o xfsbl_authentication.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2022-08-29.16:37:42::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_misc.c -
TRACE::2022-08-29.16:37:42::SCWBDomain::o xfsbl_misc.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2022-08-29.16:37:42::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_sd.c -o 
TRACE::2022-08-29.16:37:42::SCWBDomain::xfsbl_sd.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2022-08-29.16:37:42::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_plpartit
TRACE::2022-08-29.16:37:42::SCWBDomain::ion_valid.c -o xfsbl_plpartition_valid.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2022-08-29.16:37:42::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_rsa_sha.
TRACE::2022-08-29.16:37:42::SCWBDomain::c -o xfsbl_rsa_sha.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2022-08-29.16:37:42::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_bs.c -o 
TRACE::2022-08-29.16:37:42::SCWBDomain::xfsbl_bs.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2022-08-29.16:37:43::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_misc_dri
TRACE::2022-08-29.16:37:43::SCWBDomain::vers.c -o xfsbl_misc_drivers.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2022-08-29.16:37:43::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_board.c 
TRACE::2022-08-29.16:37:43::SCWBDomain::-o xfsbl_board.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2022-08-29.16:37:43::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_image_he
TRACE::2022-08-29.16:37:43::SCWBDomain::ader.c -o xfsbl_image_header.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2022-08-29.16:37:43::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c psu_init.c -o 
TRACE::2022-08-29.16:37:43::SCWBDomain::psu_init.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2022-08-29.16:37:44::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_handoff.
TRACE::2022-08-29.16:37:44::SCWBDomain::c -o xfsbl_handoff.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2022-08-29.16:37:44::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_initiali
TRACE::2022-08-29.16:37:44::SCWBDomain::zation.c -o xfsbl_initialization.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2022-08-29.16:37:44::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_partitio
TRACE::2022-08-29.16:37:44::SCWBDomain::n_load.c -o xfsbl_partition_load.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2022-08-29.16:37:44::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_dfu_util
TRACE::2022-08-29.16:37:44::SCWBDomain::.c -o xfsbl_dfu_util.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2022-08-29.16:37:44::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_main.c -
TRACE::2022-08-29.16:37:44::SCWBDomain::o xfsbl_main.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2022-08-29.16:37:44::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_hooks.c 
TRACE::2022-08-29.16:37:44::SCWBDomain::-o xfsbl_hooks.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2022-08-29.16:37:44::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_usb.c -o
TRACE::2022-08-29.16:37:44::SCWBDomain:: xfsbl_usb.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2022-08-29.16:37:45::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_ddr_init
TRACE::2022-08-29.16:37:45::SCWBDomain::.c -o xfsbl_ddr_init.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2022-08-29.16:37:45::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_nand.c -
TRACE::2022-08-29.16:37:45::SCWBDomain::o xfsbl_nand.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2022-08-29.16:37:45::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_csu_dma.
TRACE::2022-08-29.16:37:45::SCWBDomain::c -o xfsbl_csu_dma.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2022-08-29.16:37:45::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_qspi.c -
TRACE::2022-08-29.16:37:45::SCWBDomain::o xfsbl_qspi.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2022-08-29.16:37:45::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_exit.S -
TRACE::2022-08-29.16:37:45::SCWBDomain::o xfsbl_exit.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2022-08-29.16:37:45::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_translat
TRACE::2022-08-29.16:37:45::SCWBDomain::ion_table.S -o xfsbl_translation_table.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2022-08-29.16:37:45::SCWBDomain::aarch64-none-elf-gcc -o fsbl_a53.elf  xfsbl_authentication.o  xfsbl_misc.o  xfsbl_sd.o  xfsbl_plpartition_valid.o  xfsbl_rsa_sh
TRACE::2022-08-29.16:37:45::SCWBDomain::a.o  xfsbl_bs.o  xfsbl_misc_drivers.o  xfsbl_board.o  xfsbl_image_header.o  psu_init.o  xfsbl_handoff.o  xfsbl_initialization.o
TRACE::2022-08-29.16:37:45::SCWBDomain::  xfsbl_partition_load.o  xfsbl_dfu_util.o  xfsbl_main.o  xfsbl_hooks.o  xfsbl_usb.o  xfsbl_ddr_init.o  xfsbl_nand.o  xfsbl_csu
TRACE::2022-08-29.16:37:45::SCWBDomain::_dma.o  xfsbl_qspi.o  xfsbl_exit.o  xfsbl_translation_table.o  -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ff
TRACE::2022-08-29.16:37:45::SCWBDomain::at-lto-objects    -Wl,--start-group,-lxil,-lgcc,-lc,--end-group -Wl,--start-group,-lxilffs,-lxil,-lgcc,-lc,--end-group -Wl,--st
TRACE::2022-08-29.16:37:45::SCWBDomain::art-group,-lxilsecure,-lxil,-lgcc,-lc,--end-group -Wl,--start-group,-lxilpm,-lxil,-lgcc,-lc,--end-group                        
TRACE::2022-08-29.16:37:45::SCWBDomain::                                                                                      -n  -Wl,--gc-sections -Lzynqmp_fsbl_bsp/p
TRACE::2022-08-29.16:37:45::SCWBDomain::su_cortexa53_0/lib -Tlscript.ld

LOG::2022-08-29.16:37:48::SCWSystem::Checking the domain zynqmp_pmufw
LOG::2022-08-29.16:37:48::SCWSystem::Doing application build for :  zynqmp_pmufw
TRACE::2022-08-29.16:37:48::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2022-08-29.16:37:48::SCWDomain::Building the domain as part of full build :  zynqmp_pmufw
TRACE::2022-08-29.16:37:48::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:37:48::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:37:48::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:37:48::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw
TRACE::2022-08-29.16:37:48::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:37:48::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-29.16:37:48::SCWPlatform::Trying to set the existing hwdb with name Accumulator_bd_wrapper_1
TRACE::2022-08-29.16:37:48::SCWPlatform::Opened existing hwdb Accumulator_bd_wrapper_1
TRACE::2022-08-29.16:37:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-29.16:37:48::SCWMssOS::Checking the sw design at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-08-29.16:37:48::SCWMssOS::DEBUG:  swdes dump  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_0||
/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system||

KEYINFO::2022-08-29.16:37:48::SCWMssOS::Could not open the swdb for system
KEYINFO::2022-08-29.16:37:48::SCWMssOS::Could not open the sw design at  system
ERROR: [Hsi 55-1558] Software Design system is not found

TRACE::2022-08-29.16:37:48::SCWMssOS::Cleared the swdb table entry
TRACE::2022-08-29.16:37:48::SCWMssOS::No sw design opened at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-08-29.16:37:48::SCWMssOS::mss exists loading the mss file  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-08-29.16:37:48::SCWMssOS::Opened the sw design from mss  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-08-29.16:37:48::SCWMssOS::Adding the swdes entry /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss with des name system
TRACE::2022-08-29.16:37:48::SCWMssOS::updating the scw layer about changes
TRACE::2022-08-29.16:37:48::SCWMssOS::Opened the sw design.  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-08-29.16:37:48::SCWBDomain::Completed writing the mss file at /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp
TRACE::2022-08-29.16:37:48::SCWBDomain::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2022-08-29.16:37:48::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2022-08-29.16:37:48::SCWBDomain::System Command Ran  cd  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_pmufw ; bash -c " make -C zynqmp_pmufw_bsp ; make  " 
TRACE::2022-08-29.16:37:48::SCWBDomain::make: Entering directory '/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_p
TRACE::2022-08-29.16:37:48::SCWBDomain::mufw/zynqmp_pmufw_bsp'

TRACE::2022-08-29.16:37:48::SCWBDomain::make --no-print-directory seq_libs

TRACE::2022-08-29.16:37:48::SCWBDomain::Running Make include in psu_pmu_0/libsrc/gpiops_v3_8/src

TRACE::2022-08-29.16:37:48::SCWBDomain::make -C psu_pmu_0/libsrc/gpiops_v3_8/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2022-08-29.16:37:48::SCWBDomain::ILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -
TRACE::2022-08-29.16:37:48::SCWBDomain::ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2022-08-29.16:37:48::SCWBDomain::Running Make include in psu_pmu_0/libsrc/ddrcpsu_v1_3/src

TRACE::2022-08-29.16:37:48::SCWBDomain::make -C psu_pmu_0/libsrc/ddrcpsu_v1_3/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2022-08-29.16:37:48::SCWBDomain::PILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g 
TRACE::2022-08-29.16:37:48::SCWBDomain::-ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2022-08-29.16:37:48::SCWBDomain::Running Make include in psu_pmu_0/libsrc/standalone_v7_3/src

TRACE::2022-08-29.16:37:48::SCWBDomain::make -C psu_pmu_0/libsrc/standalone_v7_3/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "
TRACE::2022-08-29.16:37:48::SCWBDomain::COMPILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=
TRACE::2022-08-29.16:37:48::SCWBDomain::-g -ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2022-08-29.16:37:48::SCWBDomain::Running Make include in psu_pmu_0/libsrc/ttcps_v3_12/src

TRACE::2022-08-29.16:37:48::SCWBDomain::make -C psu_pmu_0/libsrc/ttcps_v3_12/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2022-08-29.16:37:48::SCWBDomain::ILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -
TRACE::2022-08-29.16:37:48::SCWBDomain::ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2022-08-29.16:37:48::SCWBDomain::Running Make include in psu_pmu_0/libsrc/sysmonpsu_v2_7/src

TRACE::2022-08-29.16:37:48::SCWBDomain::make -C psu_pmu_0/libsrc/sysmonpsu_v2_7/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2022-08-29.16:37:48::SCWBDomain::OMPILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-
TRACE::2022-08-29.16:37:48::SCWBDomain::g -ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2022-08-29.16:37:48::SCWBDomain::Running Make include in psu_pmu_0/libsrc/axipmon_v6_9/src

TRACE::2022-08-29.16:37:48::SCWBDomain::make -C psu_pmu_0/libsrc/axipmon_v6_9/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2022-08-29.16:37:48::SCWBDomain::PILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g 
TRACE::2022-08-29.16:37:48::SCWBDomain::-ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2022-08-29.16:37:48::SCWBDomain::Running Make include in psu_pmu_0/libsrc/spips_v3_5/src

TRACE::2022-08-29.16:37:48::SCWBDomain::make -C psu_pmu_0/libsrc/spips_v3_5/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2022-08-29.16:37:48::SCWBDomain::LER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -f
TRACE::2022-08-29.16:37:48::SCWBDomain::function-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2022-08-29.16:37:48::SCWBDomain::Running Make include in psu_pmu_0/libsrc/xilfpga_v5_3/src

TRACE::2022-08-29.16:37:48::SCWBDomain::make -C psu_pmu_0/libsrc/xilfpga_v5_3/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2022-08-29.16:37:48::SCWBDomain::PILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g 
TRACE::2022-08-29.16:37:48::SCWBDomain::-ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2022-08-29.16:37:48::SCWBDomain::Running Make include in psu_pmu_0/libsrc/axidma_v9_12/src

TRACE::2022-08-29.16:37:48::SCWBDomain::make -C psu_pmu_0/libsrc/axidma_v9_12/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2022-08-29.16:37:48::SCWBDomain::PILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g 
TRACE::2022-08-29.16:37:48::SCWBDomain::-ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2022-08-29.16:37:48::SCWBDomain::Running Make include in psu_pmu_0/libsrc/resetps_v1_4/src

TRACE::2022-08-29.16:37:48::SCWBDomain::make -C psu_pmu_0/libsrc/resetps_v1_4/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2022-08-29.16:37:48::SCWBDomain::PILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g 
TRACE::2022-08-29.16:37:48::SCWBDomain::-ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2022-08-29.16:37:48::SCWBDomain::Running Make include in psu_pmu_0/libsrc/avbuf_v2_4/src

TRACE::2022-08-29.16:37:48::SCWBDomain::make -C psu_pmu_0/libsrc/avbuf_v2_4/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2022-08-29.16:37:48::SCWBDomain::LER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -f
TRACE::2022-08-29.16:37:48::SCWBDomain::function-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2022-08-29.16:37:48::SCWBDomain::Running Make include in psu_pmu_0/libsrc/iicps_v3_12/src

TRACE::2022-08-29.16:37:48::SCWBDomain::make -C psu_pmu_0/libsrc/iicps_v3_12/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2022-08-29.16:37:48::SCWBDomain::ILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -
TRACE::2022-08-29.16:37:48::SCWBDomain::ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2022-08-29.16:37:48::SCWBDomain::Running Make include in psu_pmu_0/libsrc/rtcpsu_v1_10/src

TRACE::2022-08-29.16:37:48::SCWBDomain::make -C psu_pmu_0/libsrc/rtcpsu_v1_10/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2022-08-29.16:37:48::SCWBDomain::PILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g 
TRACE::2022-08-29.16:37:48::SCWBDomain::-ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2022-08-29.16:37:48::SCWBDomain::Running Make include in psu_pmu_0/libsrc/video_common_v4_10/src

TRACE::2022-08-29.16:37:48::SCWBDomain::make -C psu_pmu_0/libsrc/video_common_v4_10/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar
TRACE::2022-08-29.16:37:48::SCWBDomain::" "COMPILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLA
TRACE::2022-08-29.16:37:48::SCWBDomain::GS=-g -ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2022-08-29.16:37:48::SCWBDomain::Running Make include in psu_pmu_0/libsrc/zdma_v1_10/src

TRACE::2022-08-29.16:37:48::SCWBDomain::make -C psu_pmu_0/libsrc/zdma_v1_10/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2022-08-29.16:37:48::SCWBDomain::LER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -f
TRACE::2022-08-29.16:37:48::SCWBDomain::function-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2022-08-29.16:37:48::SCWBDomain::Running Make include in psu_pmu_0/libsrc/gpio_v4_7/src

TRACE::2022-08-29.16:37:48::SCWBDomain::make -C psu_pmu_0/libsrc/gpio_v4_7/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2022-08-29.16:37:48::SCWBDomain::ER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ff
TRACE::2022-08-29.16:37:48::SCWBDomain::unction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2022-08-29.16:37:48::SCWBDomain::Running Make include in psu_pmu_0/libsrc/clockps_v1_3/src

TRACE::2022-08-29.16:37:48::SCWBDomain::make -C psu_pmu_0/libsrc/clockps_v1_3/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2022-08-29.16:37:48::SCWBDomain::PILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g 
TRACE::2022-08-29.16:37:48::SCWBDomain::-ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2022-08-29.16:37:48::SCWBDomain::Running Make include in psu_pmu_0/libsrc/wdtps_v3_4/src

TRACE::2022-08-29.16:37:48::SCWBDomain::make -C psu_pmu_0/libsrc/wdtps_v3_4/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2022-08-29.16:37:48::SCWBDomain::LER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -f
TRACE::2022-08-29.16:37:48::SCWBDomain::function-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2022-08-29.16:37:48::SCWBDomain::Running Make include in psu_pmu_0/libsrc/cpu_v2_12/src

TRACE::2022-08-29.16:37:48::SCWBDomain::make -C psu_pmu_0/libsrc/cpu_v2_12/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2022-08-29.16:37:48::SCWBDomain::ER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ff
TRACE::2022-08-29.16:37:48::SCWBDomain::unction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2022-08-29.16:37:48::SCWBDomain::Running Make include in psu_pmu_0/libsrc/xilsecure_v4_3/src

TRACE::2022-08-29.16:37:48::SCWBDomain::make -C psu_pmu_0/libsrc/xilsecure_v4_3/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2022-08-29.16:37:48::SCWBDomain::OMPILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-
TRACE::2022-08-29.16:37:48::SCWBDomain::g -ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2022-08-29.16:37:48::SCWBDomain::Running Make include in psu_pmu_0/libsrc/sdps_v3_10/src

TRACE::2022-08-29.16:37:48::SCWBDomain::make -C psu_pmu_0/libsrc/sdps_v3_10/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2022-08-29.16:37:48::SCWBDomain::LER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -f
TRACE::2022-08-29.16:37:48::SCWBDomain::function-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2022-08-29.16:37:48::SCWBDomain::Running Make include in psu_pmu_0/libsrc/usbpsu_v1_8/src

TRACE::2022-08-29.16:37:48::SCWBDomain::make -C psu_pmu_0/libsrc/usbpsu_v1_8/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2022-08-29.16:37:48::SCWBDomain::ILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -
TRACE::2022-08-29.16:37:48::SCWBDomain::ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2022-08-29.16:37:48::SCWBDomain::Running Make include in psu_pmu_0/libsrc/dpdma_v1_3/src

TRACE::2022-08-29.16:37:48::SCWBDomain::make -C psu_pmu_0/libsrc/dpdma_v1_3/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2022-08-29.16:37:48::SCWBDomain::LER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -f
TRACE::2022-08-29.16:37:48::SCWBDomain::function-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2022-08-29.16:37:48::SCWBDomain::Running Make include in psu_pmu_0/libsrc/uartps_v3_10/src

TRACE::2022-08-29.16:37:48::SCWBDomain::make -C psu_pmu_0/libsrc/uartps_v3_10/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2022-08-29.16:37:48::SCWBDomain::PILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g 
TRACE::2022-08-29.16:37:48::SCWBDomain::-ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2022-08-29.16:37:48::SCWBDomain::Running Make include in psu_pmu_0/libsrc/xilskey_v7_0/src

TRACE::2022-08-29.16:37:48::SCWBDomain::make -C psu_pmu_0/libsrc/xilskey_v7_0/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2022-08-29.16:37:48::SCWBDomain::PILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g 
TRACE::2022-08-29.16:37:48::SCWBDomain::-ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2022-08-29.16:37:48::SCWBDomain::Running Make include in psu_pmu_0/libsrc/dppsu_v1_3/src

TRACE::2022-08-29.16:37:48::SCWBDomain::make -C psu_pmu_0/libsrc/dppsu_v1_3/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2022-08-29.16:37:48::SCWBDomain::LER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -f
TRACE::2022-08-29.16:37:48::SCWBDomain::function-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2022-08-29.16:37:48::SCWBDomain::Running Make include in psu_pmu_0/libsrc/csudma_v1_7/src

TRACE::2022-08-29.16:37:48::SCWBDomain::make -C psu_pmu_0/libsrc/csudma_v1_7/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2022-08-29.16:37:48::SCWBDomain::ILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -
TRACE::2022-08-29.16:37:48::SCWBDomain::ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2022-08-29.16:37:48::SCWBDomain::Running Make include in psu_pmu_0/libsrc/ipipsu_v2_7/src

TRACE::2022-08-29.16:37:48::SCWBDomain::make -C psu_pmu_0/libsrc/ipipsu_v2_7/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2022-08-29.16:37:48::SCWBDomain::ILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -
TRACE::2022-08-29.16:37:48::SCWBDomain::ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2022-08-29.16:37:48::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/dppsu_v1_3/src

TRACE::2022-08-29.16:37:48::SCWBDomain::make -C psu_pmu_0/libsrc/dppsu_v1_3/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2022-08-29.16:37:48::SCWBDomain::_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffun
TRACE::2022-08-29.16:37:48::SCWBDomain::ction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2022-08-29.16:37:48::SCWBDomain::Compiling dppsu

TRACE::2022-08-29.16:37:49::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/xilskey_v7_0/src

TRACE::2022-08-29.16:37:49::SCWBDomain::make -C psu_pmu_0/libsrc/xilskey_v7_0/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2022-08-29.16:37:49::SCWBDomain::ER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ff
TRACE::2022-08-29.16:37:49::SCWBDomain::unction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2022-08-29.16:37:49::SCWBDomain::Compiling Xilskey Library

TRACE::2022-08-29.16:37:50::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/dpdma_v1_3/src

TRACE::2022-08-29.16:37:50::SCWBDomain::make -C psu_pmu_0/libsrc/dpdma_v1_3/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2022-08-29.16:37:50::SCWBDomain::_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffun
TRACE::2022-08-29.16:37:50::SCWBDomain::ction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2022-08-29.16:37:50::SCWBDomain::Compiling dpdma

TRACE::2022-08-29.16:37:50::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/avbuf_v2_4/src

TRACE::2022-08-29.16:37:50::SCWBDomain::make -C psu_pmu_0/libsrc/avbuf_v2_4/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2022-08-29.16:37:50::SCWBDomain::_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffun
TRACE::2022-08-29.16:37:50::SCWBDomain::ction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2022-08-29.16:37:50::SCWBDomain::Compiling avbuf

TRACE::2022-08-29.16:37:51::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/xilsecure_v4_3/src

TRACE::2022-08-29.16:37:51::SCWBDomain::make -C psu_pmu_0/libsrc/xilsecure_v4_3/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2022-08-29.16:37:51::SCWBDomain::ILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -
TRACE::2022-08-29.16:37:51::SCWBDomain::ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2022-08-29.16:37:51::SCWBDomain::Compiling XilSecure Library

TRACE::2022-08-29.16:37:52::SCWBDomain::Finished building libraries sequentially.

TRACE::2022-08-29.16:37:52::SCWBDomain::make -j --no-print-directory par_libs

TRACE::2022-08-29.16:37:52::SCWBDomain::Running Make include in psu_pmu_0/libsrc/gpiops_v3_8/src

TRACE::2022-08-29.16:37:52::SCWBDomain::Running Make include in psu_pmu_0/libsrc/ddrcpsu_v1_3/src

TRACE::2022-08-29.16:37:52::SCWBDomain::Running Make include in psu_pmu_0/libsrc/standalone_v7_3/src

TRACE::2022-08-29.16:37:52::SCWBDomain::Running Make include in psu_pmu_0/libsrc/ttcps_v3_12/src

TRACE::2022-08-29.16:37:52::SCWBDomain::make -C psu_pmu_0/libsrc/gpiops_v3_8/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2022-08-29.16:37:52::SCWBDomain::ILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -
TRACE::2022-08-29.16:37:52::SCWBDomain::ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2022-08-29.16:37:52::SCWBDomain::make -C psu_pmu_0/libsrc/ddrcpsu_v1_3/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2022-08-29.16:37:52::SCWBDomain::PILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g 
TRACE::2022-08-29.16:37:52::SCWBDomain::-ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2022-08-29.16:37:52::SCWBDomain::make -C psu_pmu_0/libsrc/standalone_v7_3/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "
TRACE::2022-08-29.16:37:52::SCWBDomain::COMPILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=
TRACE::2022-08-29.16:37:52::SCWBDomain::-g -ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2022-08-29.16:37:52::SCWBDomain::make -C psu_pmu_0/libsrc/ttcps_v3_12/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2022-08-29.16:37:52::SCWBDomain::ILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -
TRACE::2022-08-29.16:37:52::SCWBDomain::ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2022-08-29.16:37:52::SCWBDomain::Running Make include in psu_pmu_0/libsrc/sysmonpsu_v2_7/src

TRACE::2022-08-29.16:37:52::SCWBDomain::make -C psu_pmu_0/libsrc/sysmonpsu_v2_7/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2022-08-29.16:37:52::SCWBDomain::OMPILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-
TRACE::2022-08-29.16:37:52::SCWBDomain::g -ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2022-08-29.16:37:52::SCWBDomain::Running Make include in psu_pmu_0/libsrc/axipmon_v6_9/src

TRACE::2022-08-29.16:37:52::SCWBDomain::make -C psu_pmu_0/libsrc/axipmon_v6_9/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2022-08-29.16:37:52::SCWBDomain::PILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g 
TRACE::2022-08-29.16:37:52::SCWBDomain::-ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2022-08-29.16:37:52::SCWBDomain::Running Make include in psu_pmu_0/libsrc/spips_v3_5/src

TRACE::2022-08-29.16:37:52::SCWBDomain::make -C psu_pmu_0/libsrc/spips_v3_5/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2022-08-29.16:37:52::SCWBDomain::LER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -f
TRACE::2022-08-29.16:37:52::SCWBDomain::function-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2022-08-29.16:37:52::SCWBDomain::Running Make include in psu_pmu_0/libsrc/xilfpga_v5_3/src

TRACE::2022-08-29.16:37:52::SCWBDomain::make -C psu_pmu_0/libsrc/xilfpga_v5_3/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2022-08-29.16:37:52::SCWBDomain::PILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g 
TRACE::2022-08-29.16:37:52::SCWBDomain::-ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2022-08-29.16:37:52::SCWBDomain::Running Make include in psu_pmu_0/libsrc/axidma_v9_12/src

TRACE::2022-08-29.16:37:52::SCWBDomain::make -C psu_pmu_0/libsrc/axidma_v9_12/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2022-08-29.16:37:52::SCWBDomain::PILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g 
TRACE::2022-08-29.16:37:52::SCWBDomain::-ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2022-08-29.16:37:52::SCWBDomain::Running Make include in psu_pmu_0/libsrc/resetps_v1_4/src

TRACE::2022-08-29.16:37:52::SCWBDomain::make -C psu_pmu_0/libsrc/resetps_v1_4/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2022-08-29.16:37:52::SCWBDomain::PILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g 
TRACE::2022-08-29.16:37:52::SCWBDomain::-ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2022-08-29.16:37:52::SCWBDomain::Running Make include in psu_pmu_0/libsrc/avbuf_v2_4/src

TRACE::2022-08-29.16:37:52::SCWBDomain::make -C psu_pmu_0/libsrc/avbuf_v2_4/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2022-08-29.16:37:52::SCWBDomain::LER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -f
TRACE::2022-08-29.16:37:52::SCWBDomain::function-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2022-08-29.16:37:52::SCWBDomain::Running Make include in psu_pmu_0/libsrc/iicps_v3_12/src

TRACE::2022-08-29.16:37:52::SCWBDomain::make -C psu_pmu_0/libsrc/iicps_v3_12/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2022-08-29.16:37:52::SCWBDomain::ILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -
TRACE::2022-08-29.16:37:52::SCWBDomain::ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2022-08-29.16:37:52::SCWBDomain::Running Make include in psu_pmu_0/libsrc/rtcpsu_v1_10/src

TRACE::2022-08-29.16:37:52::SCWBDomain::make -C psu_pmu_0/libsrc/rtcpsu_v1_10/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2022-08-29.16:37:52::SCWBDomain::PILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g 
TRACE::2022-08-29.16:37:52::SCWBDomain::-ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2022-08-29.16:37:52::SCWBDomain::Running Make include in psu_pmu_0/libsrc/video_common_v4_10/src

TRACE::2022-08-29.16:37:52::SCWBDomain::make -C psu_pmu_0/libsrc/video_common_v4_10/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar
TRACE::2022-08-29.16:37:52::SCWBDomain::" "COMPILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLA
TRACE::2022-08-29.16:37:52::SCWBDomain::GS=-g -ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2022-08-29.16:37:52::SCWBDomain::Running Make include in psu_pmu_0/libsrc/zdma_v1_10/src

TRACE::2022-08-29.16:37:52::SCWBDomain::make -C psu_pmu_0/libsrc/zdma_v1_10/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2022-08-29.16:37:52::SCWBDomain::LER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -f
TRACE::2022-08-29.16:37:52::SCWBDomain::function-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2022-08-29.16:37:52::SCWBDomain::Running Make include in psu_pmu_0/libsrc/gpio_v4_7/src

TRACE::2022-08-29.16:37:52::SCWBDomain::make -C psu_pmu_0/libsrc/gpio_v4_7/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2022-08-29.16:37:52::SCWBDomain::ER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ff
TRACE::2022-08-29.16:37:52::SCWBDomain::unction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2022-08-29.16:37:52::SCWBDomain::Running Make include in psu_pmu_0/libsrc/clockps_v1_3/src

TRACE::2022-08-29.16:37:52::SCWBDomain::make -C psu_pmu_0/libsrc/clockps_v1_3/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2022-08-29.16:37:52::SCWBDomain::PILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g 
TRACE::2022-08-29.16:37:52::SCWBDomain::-ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2022-08-29.16:37:52::SCWBDomain::Running Make include in psu_pmu_0/libsrc/wdtps_v3_4/src

TRACE::2022-08-29.16:37:52::SCWBDomain::make -C psu_pmu_0/libsrc/wdtps_v3_4/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2022-08-29.16:37:52::SCWBDomain::LER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -f
TRACE::2022-08-29.16:37:52::SCWBDomain::function-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2022-08-29.16:37:52::SCWBDomain::Running Make include in psu_pmu_0/libsrc/cpu_v2_12/src

TRACE::2022-08-29.16:37:52::SCWBDomain::make -C psu_pmu_0/libsrc/cpu_v2_12/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2022-08-29.16:37:52::SCWBDomain::ER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ff
TRACE::2022-08-29.16:37:52::SCWBDomain::unction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2022-08-29.16:37:52::SCWBDomain::Running Make include in psu_pmu_0/libsrc/xilsecure_v4_3/src

TRACE::2022-08-29.16:37:52::SCWBDomain::make -C psu_pmu_0/libsrc/xilsecure_v4_3/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2022-08-29.16:37:52::SCWBDomain::OMPILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-
TRACE::2022-08-29.16:37:52::SCWBDomain::g -ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2022-08-29.16:37:52::SCWBDomain::Running Make include in psu_pmu_0/libsrc/sdps_v3_10/src

TRACE::2022-08-29.16:37:52::SCWBDomain::Running Make include in psu_pmu_0/libsrc/usbpsu_v1_8/src

TRACE::2022-08-29.16:37:52::SCWBDomain::make -C psu_pmu_0/libsrc/sdps_v3_10/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2022-08-29.16:37:52::SCWBDomain::LER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -f
TRACE::2022-08-29.16:37:52::SCWBDomain::function-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2022-08-29.16:37:52::SCWBDomain::make -C psu_pmu_0/libsrc/usbpsu_v1_8/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2022-08-29.16:37:52::SCWBDomain::ILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -
TRACE::2022-08-29.16:37:52::SCWBDomain::ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2022-08-29.16:37:52::SCWBDomain::Running Make include in psu_pmu_0/libsrc/uartps_v3_10/src

TRACE::2022-08-29.16:37:52::SCWBDomain::Running Make include in psu_pmu_0/libsrc/dpdma_v1_3/src

TRACE::2022-08-29.16:37:52::SCWBDomain::make -C psu_pmu_0/libsrc/dpdma_v1_3/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2022-08-29.16:37:52::SCWBDomain::LER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -f
TRACE::2022-08-29.16:37:52::SCWBDomain::function-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2022-08-29.16:37:52::SCWBDomain::make -C psu_pmu_0/libsrc/uartps_v3_10/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2022-08-29.16:37:52::SCWBDomain::PILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g 
TRACE::2022-08-29.16:37:52::SCWBDomain::-ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2022-08-29.16:37:52::SCWBDomain::Running Make include in psu_pmu_0/libsrc/xilskey_v7_0/src

TRACE::2022-08-29.16:37:52::SCWBDomain::make -C psu_pmu_0/libsrc/xilskey_v7_0/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2022-08-29.16:37:52::SCWBDomain::PILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g 
TRACE::2022-08-29.16:37:52::SCWBDomain::-ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2022-08-29.16:37:52::SCWBDomain::Running Make include in psu_pmu_0/libsrc/dppsu_v1_3/src

TRACE::2022-08-29.16:37:52::SCWBDomain::make -C psu_pmu_0/libsrc/dppsu_v1_3/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2022-08-29.16:37:52::SCWBDomain::LER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -f
TRACE::2022-08-29.16:37:52::SCWBDomain::function-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2022-08-29.16:37:52::SCWBDomain::Running Make include in psu_pmu_0/libsrc/csudma_v1_7/src

TRACE::2022-08-29.16:37:52::SCWBDomain::make -C psu_pmu_0/libsrc/csudma_v1_7/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2022-08-29.16:37:52::SCWBDomain::ILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -
TRACE::2022-08-29.16:37:52::SCWBDomain::ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2022-08-29.16:37:52::SCWBDomain::Running Make include in psu_pmu_0/libsrc/ipipsu_v2_7/src

TRACE::2022-08-29.16:37:52::SCWBDomain::make -C psu_pmu_0/libsrc/ipipsu_v2_7/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2022-08-29.16:37:52::SCWBDomain::ILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -
TRACE::2022-08-29.16:37:52::SCWBDomain::ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2022-08-29.16:37:52::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/gpiops_v3_8/src

TRACE::2022-08-29.16:37:52::SCWBDomain::make -C psu_pmu_0/libsrc/gpiops_v3_8/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2022-08-29.16:37:52::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2022-08-29.16:37:52::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2022-08-29.16:37:52::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/ddrcpsu_v1_3/src

TRACE::2022-08-29.16:37:52::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/standalone_v7_3/src

TRACE::2022-08-29.16:37:52::SCWBDomain::make -C psu_pmu_0/libsrc/ddrcpsu_v1_3/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2022-08-29.16:37:52::SCWBDomain::ER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ff
TRACE::2022-08-29.16:37:52::SCWBDomain::unction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2022-08-29.16:37:52::SCWBDomain::make -C psu_pmu_0/libsrc/standalone_v7_3/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2022-08-29.16:37:52::SCWBDomain::PILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g 
TRACE::2022-08-29.16:37:52::SCWBDomain::-ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2022-08-29.16:37:52::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/ttcps_v3_12/src

TRACE::2022-08-29.16:37:52::SCWBDomain::make -C psu_pmu_0/libsrc/ttcps_v3_12/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2022-08-29.16:37:52::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2022-08-29.16:37:52::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2022-08-29.16:37:52::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/sysmonpsu_v2_7/src

TRACE::2022-08-29.16:37:52::SCWBDomain::make -C psu_pmu_0/libsrc/sysmonpsu_v2_7/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2022-08-29.16:37:52::SCWBDomain::ILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -
TRACE::2022-08-29.16:37:52::SCWBDomain::ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2022-08-29.16:37:52::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/axipmon_v6_9/src

TRACE::2022-08-29.16:37:52::SCWBDomain::make -C psu_pmu_0/libsrc/axipmon_v6_9/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2022-08-29.16:37:52::SCWBDomain::ER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ff
TRACE::2022-08-29.16:37:52::SCWBDomain::unction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2022-08-29.16:37:52::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/spips_v3_5/src

TRACE::2022-08-29.16:37:52::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/xilfpga_v5_3/src

TRACE::2022-08-29.16:37:52::SCWBDomain::make -C psu_pmu_0/libsrc/spips_v3_5/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2022-08-29.16:37:52::SCWBDomain::_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffun
TRACE::2022-08-29.16:37:52::SCWBDomain::ction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2022-08-29.16:37:52::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/axidma_v9_12/src

TRACE::2022-08-29.16:37:52::SCWBDomain::make -C psu_pmu_0/libsrc/xilfpga_v5_3/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2022-08-29.16:37:52::SCWBDomain::ER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ff
TRACE::2022-08-29.16:37:52::SCWBDomain::unction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2022-08-29.16:37:52::SCWBDomain::make -C psu_pmu_0/libsrc/axidma_v9_12/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2022-08-29.16:37:52::SCWBDomain::ER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ff
TRACE::2022-08-29.16:37:52::SCWBDomain::unction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2022-08-29.16:37:52::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/resetps_v1_4/src

TRACE::2022-08-29.16:37:52::SCWBDomain::make -C psu_pmu_0/libsrc/resetps_v1_4/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2022-08-29.16:37:52::SCWBDomain::ER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ff
TRACE::2022-08-29.16:37:52::SCWBDomain::unction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2022-08-29.16:37:52::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/iicps_v3_12/src

TRACE::2022-08-29.16:37:52::SCWBDomain::make -C psu_pmu_0/libsrc/iicps_v3_12/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2022-08-29.16:37:52::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2022-08-29.16:37:52::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2022-08-29.16:37:52::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/rtcpsu_v1_10/src

TRACE::2022-08-29.16:37:52::SCWBDomain::make -C psu_pmu_0/libsrc/rtcpsu_v1_10/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2022-08-29.16:37:52::SCWBDomain::ER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ff
TRACE::2022-08-29.16:37:52::SCWBDomain::unction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2022-08-29.16:37:52::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/video_common_v4_10/src

TRACE::2022-08-29.16:37:52::SCWBDomain::make -C psu_pmu_0/libsrc/video_common_v4_10/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "
TRACE::2022-08-29.16:37:52::SCWBDomain::COMPILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=
TRACE::2022-08-29.16:37:52::SCWBDomain::-g -ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2022-08-29.16:37:52::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/gpio_v4_7/src

TRACE::2022-08-29.16:37:52::SCWBDomain::make -C psu_pmu_0/libsrc/gpio_v4_7/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2022-08-29.16:37:52::SCWBDomain::FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunc
TRACE::2022-08-29.16:37:52::SCWBDomain::tion-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2022-08-29.16:37:52::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/clockps_v1_3/src

TRACE::2022-08-29.16:37:52::SCWBDomain::make -C psu_pmu_0/libsrc/clockps_v1_3/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2022-08-29.16:37:52::SCWBDomain::ER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ff
TRACE::2022-08-29.16:37:52::SCWBDomain::unction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2022-08-29.16:37:52::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/zdma_v1_10/src

TRACE::2022-08-29.16:37:52::SCWBDomain::make -C psu_pmu_0/libsrc/zdma_v1_10/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2022-08-29.16:37:52::SCWBDomain::_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffun
TRACE::2022-08-29.16:37:52::SCWBDomain::ction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2022-08-29.16:37:52::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/wdtps_v3_4/src

TRACE::2022-08-29.16:37:52::SCWBDomain::make -C psu_pmu_0/libsrc/wdtps_v3_4/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2022-08-29.16:37:52::SCWBDomain::_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffun
TRACE::2022-08-29.16:37:52::SCWBDomain::ction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2022-08-29.16:37:52::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/cpu_v2_12/src

TRACE::2022-08-29.16:37:52::SCWBDomain::make -C psu_pmu_0/libsrc/cpu_v2_12/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2022-08-29.16:37:52::SCWBDomain::FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunc
TRACE::2022-08-29.16:37:52::SCWBDomain::tion-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2022-08-29.16:37:52::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/sdps_v3_10/src

TRACE::2022-08-29.16:37:52::SCWBDomain::make -C psu_pmu_0/libsrc/sdps_v3_10/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2022-08-29.16:37:52::SCWBDomain::_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffun
TRACE::2022-08-29.16:37:52::SCWBDomain::ction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2022-08-29.16:37:53::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/usbpsu_v1_8/src

TRACE::2022-08-29.16:37:53::SCWBDomain::make -C psu_pmu_0/libsrc/usbpsu_v1_8/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2022-08-29.16:37:53::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2022-08-29.16:37:53::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2022-08-29.16:37:53::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/uartps_v3_10/src

TRACE::2022-08-29.16:37:53::SCWBDomain::make -C psu_pmu_0/libsrc/uartps_v3_10/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2022-08-29.16:37:53::SCWBDomain::ER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ff
TRACE::2022-08-29.16:37:53::SCWBDomain::unction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2022-08-29.16:37:53::SCWBDomain::DEBUG NON_LTO_OBJECTS is ../../../lib/microblaze_interrupt_handler.o

TRACE::2022-08-29.16:37:53::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/csudma_v1_7/src

TRACE::2022-08-29.16:37:53::SCWBDomain::make -C psu_pmu_0/libsrc/csudma_v1_7/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2022-08-29.16:37:53::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2022-08-29.16:37:53::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2022-08-29.16:37:53::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/ipipsu_v2_7/src

TRACE::2022-08-29.16:37:53::SCWBDomain::make -C psu_pmu_0/libsrc/ipipsu_v2_7/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2022-08-29.16:37:53::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2022-08-29.16:37:53::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2022-08-29.16:37:56::SCWBDomain::Finished building libraries parallelly.

TRACE::2022-08-29.16:37:56::SCWBDomain::make --no-print-directory archive

TRACE::2022-08-29.16:37:56::SCWBDomain::mb-ar -r  psu_pmu_0/lib/libxil.a psu_pmu_0/lib/microblaze_selftest.o psu_pmu_0/lib/xil_testcache.o psu_pmu_0/lib/xiicps_selftes
TRACE::2022-08-29.16:37:56::SCWBDomain::t.o psu_pmu_0/lib/microblaze_update_dcache.o psu_pmu_0/lib/xipipsu_g.o psu_pmu_0/lib/xusbpsu_ep0handler.o psu_pmu_0/lib/xiicps_
TRACE::2022-08-29.16:37:56::SCWBDomain::options.o psu_pmu_0/lib/xaxidma_sinit.o psu_pmu_0/lib/hw_exception_handler.o psu_pmu_0/lib/xiicps_hw.o psu_pmu_0/lib/microblaze
TRACE::2022-08-29.16:37:56::SCWBDomain::_sleep.o psu_pmu_0/lib/microblaze_invalidate_cache_ext.o psu_pmu_0/lib/xspips.o psu_pmu_0/lib/xusbpsu_g.o psu_pmu_0/lib/xusbpsu
TRACE::2022-08-29.16:37:56::SCWBDomain::_hibernation.o psu_pmu_0/lib/xuartps_selftest.o psu_pmu_0/lib/xcsudma_intr.o psu_pmu_0/lib/fcntl.o psu_pmu_0/lib/xusbpsu_device
TRACE::2022-08-29.16:37:56::SCWBDomain::.o psu_pmu_0/lib/xsysmonpsu.o psu_pmu_0/lib/xuartps_sinit.o psu_pmu_0/lib/xio.o psu_pmu_0/lib/microblaze_enable_interrupts.o ps
TRACE::2022-08-29.16:37:56::SCWBDomain::u_pmu_0/lib/xiicps_slave.o psu_pmu_0/lib/xzdma_g.o psu_pmu_0/lib/xgpio_selftest.o psu_pmu_0/lib/microblaze_flush_cache_ext_rang
TRACE::2022-08-29.16:37:56::SCWBDomain::e.o psu_pmu_0/lib/xclockps_fixedfactor.o psu_pmu_0/lib/xgpio_sinit.o psu_pmu_0/lib/xusbpsu_controltransfers.o psu_pmu_0/lib/xax
TRACE::2022-08-29.16:37:56::SCWBDomain::ipmon_selftest.o psu_pmu_0/lib/xgpio_g.o psu_pmu_0/lib/xgpiops_selftest.o psu_pmu_0/lib/xipipsu.o psu_pmu_0/lib/xsysmonpsu_g.o 
TRACE::2022-08-29.16:37:56::SCWBDomain::psu_pmu_0/lib/xrtcpsu_sinit.o psu_pmu_0/lib/xgpiops_sinit.o psu_pmu_0/lib/xiicps_intr.o psu_pmu_0/lib/_exit.o psu_pmu_0/lib/xax
TRACE::2022-08-29.16:37:56::SCWBDomain::ipmon_g.o psu_pmu_0/lib/pvr.o psu_pmu_0/lib/xsdps.o psu_pmu_0/lib/xgpiops_g.o psu_pmu_0/lib/xttcps_selftest.o psu_pmu_0/lib/xtt
TRACE::2022-08-29.16:37:56::SCWBDomain::cps_sinit.o psu_pmu_0/lib/inbyte.o psu_pmu_0/lib/xaxipmon_sinit.o psu_pmu_0/lib/xclockps_mux.o psu_pmu_0/lib/xil_misc_psreset_a
TRACE::2022-08-29.16:37:56::SCWBDomain::pi.o psu_pmu_0/lib/xsdps_options.o psu_pmu_0/lib/microblaze_flush_cache_ext.o psu_pmu_0/lib/xvidc_timings_table.o psu_pmu_0/lib
TRACE::2022-08-29.16:37:56::SCWBDomain::/xzdma_selftest.o psu_pmu_0/lib/xvidc.o psu_pmu_0/lib/microblaze_flush_dcache_range.o psu_pmu_0/lib/xspips_selftest.o psu_pmu_0
TRACE::2022-08-29.16:37:56::SCWBDomain::/lib/xil_testio.o psu_pmu_0/lib/xspips_sinit.o psu_pmu_0/lib/xil_mem.o psu_pmu_0/lib/microblaze_disable_exceptions.o psu_pmu_0/
TRACE::2022-08-29.16:37:56::SCWBDomain::lib/xspips_g.o psu_pmu_0/lib/xrtcpsu_intr.o psu_pmu_0/lib/xil_printf.o psu_pmu_0/lib/xsysmonpsu_selftest.o psu_pmu_0/lib/xaxidm
TRACE::2022-08-29.16:37:56::SCWBDomain::a_bdring.o psu_pmu_0/lib/xclockps_pll.o psu_pmu_0/lib/microblaze_enable_icache.o psu_pmu_0/lib/xgpio_extra.o psu_pmu_0/lib/xclo
TRACE::2022-08-29.16:37:56::SCWBDomain::ckps_gate.o psu_pmu_0/lib/microblaze_interrupt_handler.o psu_pmu_0/lib/xwdtps.o psu_pmu_0/lib/xusbpsu_event.o psu_pmu_0/lib/xre
TRACE::2022-08-29.16:37:56::SCWBDomain::setps_sinit.o psu_pmu_0/lib/xil_clocking.o psu_pmu_0/lib/microblaze_flush_dcache.o psu_pmu_0/lib/xresetps_g.o psu_pmu_0/lib/mic
TRACE::2022-08-29.16:37:56::SCWBDomain::roblaze_invalidate_dcache_range.o psu_pmu_0/lib/xusbpsu_command.o psu_pmu_0/lib/xusbpsu_intr.o psu_pmu_0/lib/xuartps_g.o psu_pm
TRACE::2022-08-29.16:37:56::SCWBDomain::u_0/lib/xcsudma.o psu_pmu_0/lib/xuartps_options.o psu_pmu_0/lib/xsysmonpsu_sinit.o psu_pmu_0/lib/errno.o psu_pmu_0/lib/microbla
TRACE::2022-08-29.16:37:56::SCWBDomain::ze_invalidate_icache.o psu_pmu_0/lib/microblaze_init_dcache_range.o psu_pmu_0/lib/xgpiops_hw.o psu_pmu_0/lib/xzdma_sinit.o psu_
TRACE::2022-08-29.16:37:56::SCWBDomain::pmu_0/lib/xcsudma_sinit.o psu_pmu_0/lib/xsdps_card.o psu_pmu_0/lib/xwdtps_selftest.o psu_pmu_0/lib/xuartps_intr.o psu_pmu_0/lib
TRACE::2022-08-29.16:37:56::SCWBDomain::/xil_util.o psu_pmu_0/lib/xwdtps_sinit.o psu_pmu_0/lib/xzdma_intr.o psu_pmu_0/lib/xttcps.o psu_pmu_0/lib/xplatform_info.o psu_p
TRACE::2022-08-29.16:37:56::SCWBDomain::mu_0/lib/xwdtps_g.o psu_pmu_0/lib/xclockps.o psu_pmu_0/lib/xttcps_options.o psu_pmu_0/lib/xiicps_g.o psu_pmu_0/lib/xspips_hw.o 
TRACE::2022-08-29.16:37:56::SCWBDomain::psu_pmu_0/lib/xgpio_intr.o psu_pmu_0/lib/xusbpsu.o psu_pmu_0/lib/outbyte.o psu_pmu_0/lib/xgpiops_intr.o psu_pmu_0/lib/xil_sleep
TRACE::2022-08-29.16:37:56::SCWBDomain::common.o psu_pmu_0/lib/xspips_options.o psu_pmu_0/lib/xaxidma_bd.o psu_pmu_0/lib/xcsudma_selftest.o psu_pmu_0/lib/xaxidma.o psu
TRACE::2022-08-29.16:37:56::SCWBDomain::_pmu_0/lib/xaxidma_selftest.o psu_pmu_0/lib/xcsudma_g.o psu_pmu_0/lib/microblaze_disable_icache.o psu_pmu_0/lib/xusbpsu_ephandl
TRACE::2022-08-29.16:37:56::SCWBDomain::er.o psu_pmu_0/lib/xaxidma_g.o psu_pmu_0/lib/microblaze_scrub.o psu_pmu_0/lib/print.o psu_pmu_0/lib/microblaze_exception_handle
TRACE::2022-08-29.16:37:56::SCWBDomain::r.o psu_pmu_0/lib/microblaze_invalidate_dcache.o psu_pmu_0/lib/microblaze_disable_dcache.o psu_pmu_0/lib/xil_cache.o psu_pmu_0/
TRACE::2022-08-29.16:37:56::SCWBDomain::lib/microblaze_enable_exceptions.o psu_pmu_0/lib/xusbpsu_endpoint.o psu_pmu_0/lib/xiicps_sinit.o psu_pmu_0/lib/xttcps_g.o psu_p
TRACE::2022-08-29.16:37:56::SCWBDomain::mu_0/lib/xuartps_hw.o psu_pmu_0/lib/xclockps_g.o psu_pmu_0/lib/xipipsu_buf.o psu_pmu_0/lib/xclockps_sinit.o psu_pmu_0/lib/micro
TRACE::2022-08-29.16:37:56::SCWBDomain::blaze_init_icache_range.o psu_pmu_0/lib/xsysmonpsu_intr.o psu_pmu_0/lib/xuartps.o psu_pmu_0/lib/xiicps_xfer.o psu_pmu_0/lib/mic
TRACE::2022-08-29.16:37:56::SCWBDomain::roblaze_enable_dcache.o psu_pmu_0/lib/xsdps_host.o psu_pmu_0/lib/xzdma.o psu_pmu_0/lib/xrtcpsu.o psu_pmu_0/lib/xrtcpsu_selftest
TRACE::2022-08-29.16:37:56::SCWBDomain::.o psu_pmu_0/lib/xil_assert.o psu_pmu_0/lib/xvidc_edid.o psu_pmu_0/lib/microblaze_update_icache.o psu_pmu_0/lib/xvidc_parse_edi
TRACE::2022-08-29.16:37:56::SCWBDomain::d.o psu_pmu_0/lib/xil_testmem.o psu_pmu_0/lib/xgpio.o psu_pmu_0/lib/xil_exception.o psu_pmu_0/lib/xrtcpsu_g.o psu_pmu_0/lib/mic
TRACE::2022-08-29.16:37:56::SCWBDomain::roblaze_invalidate_cache_ext_range.o psu_pmu_0/lib/xsdps_sinit.o psu_pmu_0/lib/xvidc_edid_ext.o psu_pmu_0/lib/xclockps_divider.
TRACE::2022-08-29.16:37:56::SCWBDomain::o psu_pmu_0/lib/xaxipmon.o psu_pmu_0/lib/xresetps.o psu_pmu_0/lib/xgpiops.o psu_pmu_0/lib/xsdps_g.o psu_pmu_0/lib/microblaze_in
TRACE::2022-08-29.16:37:56::SCWBDomain::validate_icache_range.o psu_pmu_0/lib/xiicps_master.o psu_pmu_0/lib/microblaze_disable_interrupts.o psu_pmu_0/lib/xiicps.o psu_
TRACE::2022-08-29.16:37:56::SCWBDomain::pmu_0/lib/xusbpsu_sinit.o psu_pmu_0/lib/xipipsu_sinit.o psu_pmu_0/lib/microblaze_interrupts_g.o

TRACE::2022-08-29.16:37:56::SCWBDomain::Finished building libraries

TRACE::2022-08-29.16:37:56::SCWBDomain::make: Leaving directory '/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_pm
TRACE::2022-08-29.16:37:56::SCWBDomain::ufw/zynqmp_pmufw_bsp'

TRACE::2022-08-29.16:37:56::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2022-08-29.16:37:56::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_crc.c -o xpfw_crc.o -Izynqmp_pmufw
TRACE::2022-08-29.16:37:56::SCWBDomain::_bsp/psu_pmu_0/include -I.

TRACE::2022-08-29.16:37:56::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2022-08-29.16:37:56::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_master.c -o pm_master.o -Izynqmp_pmu
TRACE::2022-08-29.16:37:56::SCWBDomain::fw_bsp/psu_pmu_0/include -I.

TRACE::2022-08-29.16:37:56::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2022-08-29.16:37:56::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_mod_em.c -o xpfw_mod_em.o -Izynqmp
TRACE::2022-08-29.16:37:56::SCWBDomain::_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2022-08-29.16:37:56::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2022-08-29.16:37:56::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_hooks.c -o pm_hooks.o -Izynqmp_pmufw
TRACE::2022-08-29.16:37:56::SCWBDomain::_bsp/psu_pmu_0/include -I.

TRACE::2022-08-29.16:37:56::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2022-08-29.16:37:56::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_error_manager.c -o xpfw_error_mana
TRACE::2022-08-29.16:37:56::SCWBDomain::ger.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2022-08-29.16:37:56::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2022-08-29.16:37:56::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_restart.c -o xpfw_restart.o -Izynq
TRACE::2022-08-29.16:37:56::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2022-08-29.16:37:57::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2022-08-29.16:37:57::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_requirement.c -o pm_requirement.o -I
TRACE::2022-08-29.16:37:57::SCWBDomain::zynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2022-08-29.16:37:57::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2022-08-29.16:37:57::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_node_reset.c -o pm_node_reset.o -Izy
TRACE::2022-08-29.16:37:57::SCWBDomain::nqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2022-08-29.16:37:57::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2022-08-29.16:37:57::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_sram.c -o pm_sram.o -Izynqmp_pmufw_b
TRACE::2022-08-29.16:37:57::SCWBDomain::sp/psu_pmu_0/include -I.

TRACE::2022-08-29.16:37:57::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2022-08-29.16:37:57::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_mmio_access.c -o pm_mmio_access.o -I
TRACE::2022-08-29.16:37:57::SCWBDomain::zynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2022-08-29.16:37:57::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2022-08-29.16:37:57::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_core.c -o pm_core.o -Izynqmp_pmufw_b
TRACE::2022-08-29.16:37:57::SCWBDomain::sp/psu_pmu_0/include -I.

TRACE::2022-08-29.16:37:57::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2022-08-29.16:37:57::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_system.c -o pm_system.o -Izynqmp_pmu
TRACE::2022-08-29.16:37:57::SCWBDomain::fw_bsp/psu_pmu_0/include -I.

TRACE::2022-08-29.16:37:57::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2022-08-29.16:37:57::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_config.c -o pm_config.o -Izynqmp_pmu
TRACE::2022-08-29.16:37:57::SCWBDomain::fw_bsp/psu_pmu_0/include -I.

TRACE::2022-08-29.16:37:57::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2022-08-29.16:37:57::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_xpu.c -o xpfw_xpu.o -Izynqmp_pmufw
TRACE::2022-08-29.16:37:57::SCWBDomain::_bsp/psu_pmu_0/include -I.

TRACE::2022-08-29.16:37:57::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2022-08-29.16:37:57::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_scheduler.c -o xpfw_scheduler.o -I
TRACE::2022-08-29.16:37:57::SCWBDomain::zynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2022-08-29.16:37:58::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2022-08-29.16:37:58::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_gic_proxy.c -o pm_gic_proxy.o -Izynq
TRACE::2022-08-29.16:37:58::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2022-08-29.16:37:58::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2022-08-29.16:37:58::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_qspi.c -o pm_qspi.o -Izynqmp_pmufw_b
TRACE::2022-08-29.16:37:58::SCWBDomain::sp/psu_pmu_0/include -I.

TRACE::2022-08-29.16:37:58::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2022-08-29.16:37:58::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_notifier.c -o pm_notifier.o -Izynqmp
TRACE::2022-08-29.16:37:58::SCWBDomain::_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2022-08-29.16:37:58::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2022-08-29.16:37:58::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_aib.c -o xpfw_aib.o -Izynqmp_pmufw
TRACE::2022-08-29.16:37:58::SCWBDomain::_bsp/psu_pmu_0/include -I.

TRACE::2022-08-29.16:37:58::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2022-08-29.16:37:58::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_events.c -o xpfw_events.o -Izynqmp
TRACE::2022-08-29.16:37:58::SCWBDomain::_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2022-08-29.16:37:58::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2022-08-29.16:37:58::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_binding.c -o pm_binding.o -Izynqmp_p
TRACE::2022-08-29.16:37:58::SCWBDomain::mufw_bsp/psu_pmu_0/include -I.

TRACE::2022-08-29.16:37:58::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2022-08-29.16:37:58::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_slave.c -o pm_slave.o -Izynqmp_pmufw
TRACE::2022-08-29.16:37:58::SCWBDomain::_bsp/psu_pmu_0/include -I.

TRACE::2022-08-29.16:37:58::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2022-08-29.16:37:58::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_pinctrl.c -o pm_pinctrl.o -Izynqmp_p
TRACE::2022-08-29.16:37:58::SCWBDomain::mufw_bsp/psu_pmu_0/include -I.

TRACE::2022-08-29.16:37:58::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2022-08-29.16:37:58::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_mod_pm.c -o xpfw_mod_pm.o -Izynqmp
TRACE::2022-08-29.16:37:58::SCWBDomain::_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2022-08-29.16:37:58::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2022-08-29.16:37:58::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_ddr.c -o pm_ddr.o -Izynqmp_pmufw_bsp
TRACE::2022-08-29.16:37:58::SCWBDomain::/psu_pmu_0/include -I.

TRACE::2022-08-29.16:37:59::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2022-08-29.16:37:59::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_module.c -o xpfw_module.o -Izynqmp
TRACE::2022-08-29.16:37:59::SCWBDomain::_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2022-08-29.16:37:59::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2022-08-29.16:37:59::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_util.c -o xpfw_util.o -Izynqmp_pmu
TRACE::2022-08-29.16:37:59::SCWBDomain::fw_bsp/psu_pmu_0/include -I.

TRACE::2022-08-29.16:37:59::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2022-08-29.16:37:59::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_mod_rtc.c -o xpfw_mod_rtc.o -Izynq
TRACE::2022-08-29.16:37:59::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2022-08-29.16:37:59::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2022-08-29.16:37:59::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_user_startup.c -o xpfw_user_startu
TRACE::2022-08-29.16:37:59::SCWBDomain::p.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2022-08-29.16:37:59::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2022-08-29.16:37:59::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_rom_interface.c -o xpfw_rom_interf
TRACE::2022-08-29.16:37:59::SCWBDomain::ace.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2022-08-29.16:37:59::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2022-08-29.16:37:59::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_csudma.c -o pm_csudma.o -Izynqmp_pmu
TRACE::2022-08-29.16:37:59::SCWBDomain::fw_bsp/psu_pmu_0/include -I.

TRACE::2022-08-29.16:37:59::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2022-08-29.16:37:59::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_mod_wdt.c -o xpfw_mod_wdt.o -Izynq
TRACE::2022-08-29.16:37:59::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2022-08-29.16:37:59::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2022-08-29.16:37:59::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_proc.c -o pm_proc.o -Izynqmp_pmufw_b
TRACE::2022-08-29.16:37:59::SCWBDomain::sp/psu_pmu_0/include -I.

TRACE::2022-08-29.16:37:59::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2022-08-29.16:37:59::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_reset.c -o pm_reset.o -Izynqmp_pmufw
TRACE::2022-08-29.16:37:59::SCWBDomain::_bsp/psu_pmu_0/include -I.

TRACE::2022-08-29.16:37:59::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2022-08-29.16:37:59::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_callbacks.c -o pm_callbacks.o -Izynq
TRACE::2022-08-29.16:37:59::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2022-08-29.16:38:00::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2022-08-29.16:38:00::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_mod_stl.c -o xpfw_mod_stl.o -Izynq
TRACE::2022-08-29.16:38:00::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2022-08-29.16:38:00::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2022-08-29.16:38:00::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_ipi_manager.c -o xpfw_ipi_manager.
TRACE::2022-08-29.16:38:00::SCWBDomain::o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2022-08-29.16:38:00::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2022-08-29.16:38:00::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_interrupts.c -o xpfw_interrupts.o 
TRACE::2022-08-29.16:38:00::SCWBDomain::-Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2022-08-29.16:38:00::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2022-08-29.16:38:00::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_mod_dap.c -o xpfw_mod_dap.o -Izynq
TRACE::2022-08-29.16:38:00::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2022-08-29.16:38:00::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2022-08-29.16:38:00::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_mod_ultra96.c -o xpfw_mod_ultra96.
TRACE::2022-08-29.16:38:00::SCWBDomain::o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2022-08-29.16:38:00::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2022-08-29.16:38:00::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_platform.c -o xpfw_platform.o -Izy
TRACE::2022-08-29.16:38:00::SCWBDomain::nqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2022-08-29.16:38:00::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2022-08-29.16:38:00::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_extern.c -o pm_extern.o -Izynqmp_pmu
TRACE::2022-08-29.16:38:00::SCWBDomain::fw_bsp/psu_pmu_0/include -I.

TRACE::2022-08-29.16:38:00::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2022-08-29.16:38:00::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_clock.c -o pm_clock.o -Izynqmp_pmufw
TRACE::2022-08-29.16:38:00::SCWBDomain::_bsp/psu_pmu_0/include -I.

TRACE::2022-08-29.16:38:00::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2022-08-29.16:38:00::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_core.c -o xpfw_core.o -Izynqmp_pmu
TRACE::2022-08-29.16:38:00::SCWBDomain::fw_bsp/psu_pmu_0/include -I.

TRACE::2022-08-29.16:38:00::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2022-08-29.16:38:00::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_resets.c -o xpfw_resets.o -Izynqmp
TRACE::2022-08-29.16:38:00::SCWBDomain::_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2022-08-29.16:38:00::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2022-08-29.16:38:00::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c idle_hooks.c -o idle_hooks.o -Izynqmp_p
TRACE::2022-08-29.16:38:00::SCWBDomain::mufw_bsp/psu_pmu_0/include -I.

TRACE::2022-08-29.16:38:00::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2022-08-29.16:38:00::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_periph.c -o pm_periph.o -Izynqmp_pmu
TRACE::2022-08-29.16:38:00::SCWBDomain::fw_bsp/psu_pmu_0/include -I.

TRACE::2022-08-29.16:38:01::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2022-08-29.16:38:01::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_mod_common.c -o xpfw_mod_common.o 
TRACE::2022-08-29.16:38:01::SCWBDomain::-Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2022-08-29.16:38:01::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2022-08-29.16:38:01::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_pll.c -o pm_pll.o -Izynqmp_pmufw_bsp
TRACE::2022-08-29.16:38:01::SCWBDomain::/psu_pmu_0/include -I.

TRACE::2022-08-29.16:38:01::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2022-08-29.16:38:01::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_gpp.c -o pm_gpp.o -Izynqmp_pmufw_bsp
TRACE::2022-08-29.16:38:01::SCWBDomain::/psu_pmu_0/include -I.

TRACE::2022-08-29.16:38:01::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2022-08-29.16:38:01::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_mod_rpu.c -o xpfw_mod_rpu.o -Izynq
TRACE::2022-08-29.16:38:01::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2022-08-29.16:38:01::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2022-08-29.16:38:01::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_usb.c -o pm_usb.o -Izynqmp_pmufw_bsp
TRACE::2022-08-29.16:38:01::SCWBDomain::/psu_pmu_0/include -I.

TRACE::2022-08-29.16:38:01::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2022-08-29.16:38:01::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_power.c -o pm_power.o -Izynqmp_pmufw
TRACE::2022-08-29.16:38:01::SCWBDomain::_bsp/psu_pmu_0/include -I.

TRACE::2022-08-29.16:38:01::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2022-08-29.16:38:01::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_main.c -o xpfw_main.o -Izynqmp_pmu
TRACE::2022-08-29.16:38:01::SCWBDomain::fw_bsp/psu_pmu_0/include -I.

TRACE::2022-08-29.16:38:01::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2022-08-29.16:38:01::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_mod_sched.c -o xpfw_mod_sched.o -I
TRACE::2022-08-29.16:38:01::SCWBDomain::zynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2022-08-29.16:38:01::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2022-08-29.16:38:01::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_mod_legacy.c -o xpfw_mod_legacy.o 
TRACE::2022-08-29.16:38:01::SCWBDomain::-Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2022-08-29.16:38:01::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2022-08-29.16:38:01::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_node.c -o pm_node.o -Izynqmp_pmufw_b
TRACE::2022-08-29.16:38:01::SCWBDomain::sp/psu_pmu_0/include -I.

TRACE::2022-08-29.16:38:02::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2022-08-29.16:38:02::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_start.S -o xpfw_start.o -Izynqmp_p
TRACE::2022-08-29.16:38:02::SCWBDomain::mufw_bsp/psu_pmu_0/include -I.

TRACE::2022-08-29.16:38:02::SCWBDomain::mb-gcc -o pmufw.elf  xpfw_crc.o  pm_master.o  xpfw_mod_em.o  pm_hooks.o  xpfw_error_manager.o  xpfw_restart.o  pm_requirement.o
TRACE::2022-08-29.16:38:02::SCWBDomain::  pm_node_reset.o  pm_sram.o  pm_mmio_access.o  pm_core.o  pm_system.o  pm_config.o  xpfw_xpu.o  xpfw_scheduler.o  pm_gic_proxy
TRACE::2022-08-29.16:38:02::SCWBDomain::.o  pm_qspi.o  pm_notifier.o  xpfw_aib.o  xpfw_events.o  pm_binding.o  pm_slave.o  pm_pinctrl.o  xpfw_mod_pm.o  pm_ddr.o  xpfw_
TRACE::2022-08-29.16:38:02::SCWBDomain::module.o  xpfw_util.o  xpfw_mod_rtc.o  xpfw_user_startup.o  xpfw_rom_interface.o  pm_csudma.o  xpfw_mod_wdt.o  pm_proc.o  pm_re
TRACE::2022-08-29.16:38:02::SCWBDomain::set.o  pm_callbacks.o  xpfw_mod_stl.o  xpfw_ipi_manager.o  xpfw_interrupts.o  xpfw_mod_dap.o  xpfw_mod_ultra96.o  xpfw_platform
TRACE::2022-08-29.16:38:02::SCWBDomain::.o  pm_extern.o  pm_clock.o  xpfw_core.o  xpfw_resets.o  idle_hooks.o  pm_periph.o  xpfw_mod_common.o  pm_pll.o  pm_gpp.o  xpfw
TRACE::2022-08-29.16:38:02::SCWBDomain::_mod_rpu.o  pm_usb.o  pm_power.o  xpfw_main.o  xpfw_mod_sched.o  xpfw_mod_legacy.o  pm_node.o  xpfw_start.o  -MMD -MP      -mli
TRACE::2022-08-29.16:38:02::SCWBDomain::ttle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects    -Wl,--start-group,-l
TRACE::2022-08-29.16:38:02::SCWBDomain::xil,-lgcc,-lc,--end-group -Wl,--start-group,-lxilfpga,-lxil,-lgcc,-lc,--end-group -Wl,--start-group,-lxilsecure,-lxil,-lgcc,-lc
TRACE::2022-08-29.16:38:02::SCWBDomain::,--end-group -Wl,--start-group,-lxilskey,-lxil,-lgcc,-lc,--end-group                                                           
TRACE::2022-08-29.16:38:02::SCWBDomain::                                                       -nostartfiles -Wl,--no-relax -Wl,--gc-sections -Lzynqmp_pmufw_bsp/psu_pm
TRACE::2022-08-29.16:38:02::SCWBDomain::u_0/lib -Tlscript.ld

LOG::2022-08-29.16:38:04::SCWSystem::Checking the domain standalone_domain
LOG::2022-08-29.16:38:04::SCWSystem::Not a boot domain 
LOG::2022-08-29.16:38:04::SCWSystem::Started Processing the domain standalone_domain
TRACE::2022-08-29.16:38:04::SCWDomain::Generating domain artifcats
TRACE::2022-08-29.16:38:04::SCWMssOS::Generating standalone artifcats
TRACE::2022-08-29.16:38:04::SCWMssOS::Copying the qemu file from  /home/yuhaoliu/Tools/Hardware/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt To /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/export/AXI_DMA_Accumulator_Platform/sw/AXI_DMA_Accumulator_Platform/qemu/
TRACE::2022-08-29.16:38:04::SCWMssOS::Copying the qemu file from  /home/yuhaoliu/Tools/Hardware/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt To /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/export/AXI_DMA_Accumulator_Platform/sw/AXI_DMA_Accumulator_Platform/qemu/
TRACE::2022-08-29.16:38:04::SCWMssOS::Copying the qemu file from  /home/yuhaoliu/Tools/Hardware/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt To /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/export/AXI_DMA_Accumulator_Platform/sw/AXI_DMA_Accumulator_Platform/standalone_domain/qemu/
TRACE::2022-08-29.16:38:04::SCWMssOS::Copying the qemu file from  /home/yuhaoliu/Tools/Hardware/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt To /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/export/AXI_DMA_Accumulator_Platform/sw/AXI_DMA_Accumulator_Platform/standalone_domain/qemu/
TRACE::2022-08-29.16:38:04::SCWMssOS:: Copying the user libraries. 
TRACE::2022-08-29.16:38:04::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:38:04::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:38:04::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:38:04::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw
TRACE::2022-08-29.16:38:04::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:38:04::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-29.16:38:04::SCWPlatform::Trying to set the existing hwdb with name Accumulator_bd_wrapper_1
TRACE::2022-08-29.16:38:04::SCWPlatform::Opened existing hwdb Accumulator_bd_wrapper_1
TRACE::2022-08-29.16:38:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-29.16:38:04::SCWMssOS::Checking the sw design at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-08-29.16:38:04::SCWMssOS::DEBUG:  swdes dump  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_0||
/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system||

TRACE::2022-08-29.16:38:04::SCWMssOS::Sw design exists and opened at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-08-29.16:38:04::SCWMssOS::Completed writing the mss file at /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/psu_cortexa53_0/standalone_domain/bsp
TRACE::2022-08-29.16:38:04::SCWMssOS::Mss edits present, copying mssfile into export location /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-08-29.16:38:04::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2022-08-29.16:38:04::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2022-08-29.16:38:04::SCWDomain::Building the domain as part of full build :  standalone_domain
TRACE::2022-08-29.16:38:04::SCWMssOS::doing bsp build ... 
TRACE::2022-08-29.16:38:04::SCWMssOS::System Command Ran  cd  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/psu_cortexa53_0/standalone_domain/bsp ; bash -c "make  " 
TRACE::2022-08-29.16:38:04::SCWMssOS::make --no-print-directory seq_libs

TRACE::2022-08-29.16:38:04::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/gpiops_v3_8/src

TRACE::2022-08-29.16:38:04::SCWMssOS::make -C psu_cortexa53_0/libsrc/gpiops_v3_8/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2022-08-29.16:38:04::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2022-08-29.16:38:04::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/ddrcpsu_v1_3/src

TRACE::2022-08-29.16:38:04::SCWMssOS::make -C psu_cortexa53_0/libsrc/ddrcpsu_v1_3/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2022-08-29.16:38:04::SCWMssOS::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2022-08-29.16:38:04::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/standalone_v7_3/src

TRACE::2022-08-29.16:38:04::SCWMssOS::make -C psu_cortexa53_0/libsrc/standalone_v7_3/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch
TRACE::2022-08-29.16:38:04::SCWMssOS::64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2022-08-29.16:38:04::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/ttcps_v3_12/src

TRACE::2022-08-29.16:38:04::SCWMssOS::make -C psu_cortexa53_0/libsrc/ttcps_v3_12/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2022-08-29.16:38:04::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2022-08-29.16:38:04::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/sysmonpsu_v2_7/src

TRACE::2022-08-29.16:38:04::SCWMssOS::make -C psu_cortexa53_0/libsrc/sysmonpsu_v2_7/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch6
TRACE::2022-08-29.16:38:04::SCWMssOS::4-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2022-08-29.16:38:04::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/scugic_v4_3/src

TRACE::2022-08-29.16:38:04::SCWMssOS::make -C psu_cortexa53_0/libsrc/scugic_v4_3/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2022-08-29.16:38:04::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2022-08-29.16:38:04::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/axipmon_v6_9/src

TRACE::2022-08-29.16:38:04::SCWMssOS::make -C psu_cortexa53_0/libsrc/axipmon_v6_9/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2022-08-29.16:38:04::SCWMssOS::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2022-08-29.16:38:04::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/spips_v3_5/src

TRACE::2022-08-29.16:38:04::SCWMssOS::make -C psu_cortexa53_0/libsrc/spips_v3_5/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2022-08-29.16:38:04::SCWMssOS::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2022-08-29.16:38:04::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/axidma_v9_12/src

TRACE::2022-08-29.16:38:04::SCWMssOS::make -C psu_cortexa53_0/libsrc/axidma_v9_12/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2022-08-29.16:38:04::SCWMssOS::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2022-08-29.16:38:04::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/resetps_v1_4/src

TRACE::2022-08-29.16:38:04::SCWMssOS::make -C psu_cortexa53_0/libsrc/resetps_v1_4/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2022-08-29.16:38:04::SCWMssOS::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2022-08-29.16:38:04::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/avbuf_v2_4/src

TRACE::2022-08-29.16:38:04::SCWMssOS::make -C psu_cortexa53_0/libsrc/avbuf_v2_4/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2022-08-29.16:38:04::SCWMssOS::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2022-08-29.16:38:04::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/cpu_cortexa53_v1_8/src

TRACE::2022-08-29.16:38:04::SCWMssOS::make -C psu_cortexa53_0/libsrc/cpu_cortexa53_v1_8/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aa
TRACE::2022-08-29.16:38:04::SCWMssOS::rch64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2022-08-29.16:38:04::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/iicps_v3_12/src

TRACE::2022-08-29.16:38:04::SCWMssOS::make -C psu_cortexa53_0/libsrc/iicps_v3_12/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2022-08-29.16:38:04::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2022-08-29.16:38:04::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/rtcpsu_v1_10/src

TRACE::2022-08-29.16:38:04::SCWMssOS::make -C psu_cortexa53_0/libsrc/rtcpsu_v1_10/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2022-08-29.16:38:04::SCWMssOS::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2022-08-29.16:38:04::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/video_common_v4_10/src

TRACE::2022-08-29.16:38:04::SCWMssOS::make -C psu_cortexa53_0/libsrc/video_common_v4_10/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aa
TRACE::2022-08-29.16:38:04::SCWMssOS::rch64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2022-08-29.16:38:04::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/zdma_v1_10/src

TRACE::2022-08-29.16:38:04::SCWMssOS::make -C psu_cortexa53_0/libsrc/zdma_v1_10/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2022-08-29.16:38:04::SCWMssOS::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2022-08-29.16:38:04::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/gpio_v4_7/src

TRACE::2022-08-29.16:38:04::SCWMssOS::make -C psu_cortexa53_0/libsrc/gpio_v4_7/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2022-08-29.16:38:04::SCWMssOS::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2022-08-29.16:38:04::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/clockps_v1_3/src

TRACE::2022-08-29.16:38:04::SCWMssOS::make -C psu_cortexa53_0/libsrc/clockps_v1_3/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2022-08-29.16:38:04::SCWMssOS::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2022-08-29.16:38:04::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/wdtps_v3_4/src

TRACE::2022-08-29.16:38:04::SCWMssOS::make -C psu_cortexa53_0/libsrc/wdtps_v3_4/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2022-08-29.16:38:04::SCWMssOS::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2022-08-29.16:38:04::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/coresightps_dcc_v1_8/src

TRACE::2022-08-29.16:38:04::SCWMssOS::make -C psu_cortexa53_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=
TRACE::2022-08-29.16:38:04::SCWMssOS::aarch64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2022-08-29.16:38:04::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/sdps_v3_10/src

TRACE::2022-08-29.16:38:04::SCWMssOS::make -C psu_cortexa53_0/libsrc/sdps_v3_10/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2022-08-29.16:38:04::SCWMssOS::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2022-08-29.16:38:04::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/usbpsu_v1_8/src

TRACE::2022-08-29.16:38:04::SCWMssOS::make -C psu_cortexa53_0/libsrc/usbpsu_v1_8/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2022-08-29.16:38:04::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2022-08-29.16:38:04::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/dpdma_v1_3/src

TRACE::2022-08-29.16:38:04::SCWMssOS::make -C psu_cortexa53_0/libsrc/dpdma_v1_3/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2022-08-29.16:38:04::SCWMssOS::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2022-08-29.16:38:04::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/uartps_v3_10/src

TRACE::2022-08-29.16:38:04::SCWMssOS::make -C psu_cortexa53_0/libsrc/uartps_v3_10/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2022-08-29.16:38:04::SCWMssOS::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2022-08-29.16:38:04::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/dppsu_v1_3/src

TRACE::2022-08-29.16:38:04::SCWMssOS::make -C psu_cortexa53_0/libsrc/dppsu_v1_3/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2022-08-29.16:38:04::SCWMssOS::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2022-08-29.16:38:04::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/csudma_v1_7/src

TRACE::2022-08-29.16:38:04::SCWMssOS::make -C psu_cortexa53_0/libsrc/csudma_v1_7/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2022-08-29.16:38:04::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2022-08-29.16:38:04::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/ipipsu_v2_7/src

TRACE::2022-08-29.16:38:04::SCWMssOS::make -C psu_cortexa53_0/libsrc/ipipsu_v2_7/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2022-08-29.16:38:04::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2022-08-29.16:38:04::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/dppsu_v1_3/src

TRACE::2022-08-29.16:38:04::SCWMssOS::make -C psu_cortexa53_0/libsrc/dppsu_v1_3/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2022-08-29.16:38:04::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2022-08-29.16:38:04::SCWMssOS::Compiling dppsu

TRACE::2022-08-29.16:38:05::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/dpdma_v1_3/src

TRACE::2022-08-29.16:38:05::SCWMssOS::make -C psu_cortexa53_0/libsrc/dpdma_v1_3/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2022-08-29.16:38:05::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2022-08-29.16:38:05::SCWMssOS::Compiling dpdma

TRACE::2022-08-29.16:38:05::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/avbuf_v2_4/src

TRACE::2022-08-29.16:38:05::SCWMssOS::make -C psu_cortexa53_0/libsrc/avbuf_v2_4/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2022-08-29.16:38:05::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2022-08-29.16:38:05::SCWMssOS::Compiling avbuf

TRACE::2022-08-29.16:38:06::SCWMssOS::Finished building libraries sequentially.

TRACE::2022-08-29.16:38:06::SCWMssOS::make -j --no-print-directory par_libs

TRACE::2022-08-29.16:38:06::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/gpiops_v3_8/src

TRACE::2022-08-29.16:38:06::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/ddrcpsu_v1_3/src

TRACE::2022-08-29.16:38:06::SCWMssOS::make -C psu_cortexa53_0/libsrc/gpiops_v3_8/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2022-08-29.16:38:06::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2022-08-29.16:38:06::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/standalone_v7_3/src

TRACE::2022-08-29.16:38:06::SCWMssOS::make -C psu_cortexa53_0/libsrc/ddrcpsu_v1_3/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2022-08-29.16:38:06::SCWMssOS::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2022-08-29.16:38:06::SCWMssOS::make -C psu_cortexa53_0/libsrc/standalone_v7_3/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch
TRACE::2022-08-29.16:38:06::SCWMssOS::64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2022-08-29.16:38:06::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/ttcps_v3_12/src

TRACE::2022-08-29.16:38:06::SCWMssOS::make -C psu_cortexa53_0/libsrc/ttcps_v3_12/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2022-08-29.16:38:06::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2022-08-29.16:38:06::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/sysmonpsu_v2_7/src

TRACE::2022-08-29.16:38:06::SCWMssOS::make -C psu_cortexa53_0/libsrc/sysmonpsu_v2_7/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch6
TRACE::2022-08-29.16:38:06::SCWMssOS::4-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2022-08-29.16:38:06::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/scugic_v4_3/src

TRACE::2022-08-29.16:38:06::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/axipmon_v6_9/src

TRACE::2022-08-29.16:38:06::SCWMssOS::make -C psu_cortexa53_0/libsrc/scugic_v4_3/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2022-08-29.16:38:06::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2022-08-29.16:38:06::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/spips_v3_5/src

TRACE::2022-08-29.16:38:06::SCWMssOS::make -C psu_cortexa53_0/libsrc/axipmon_v6_9/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2022-08-29.16:38:06::SCWMssOS::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2022-08-29.16:38:06::SCWMssOS::make -C psu_cortexa53_0/libsrc/spips_v3_5/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2022-08-29.16:38:06::SCWMssOS::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2022-08-29.16:38:06::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/axidma_v9_12/src

TRACE::2022-08-29.16:38:06::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/resetps_v1_4/src

TRACE::2022-08-29.16:38:06::SCWMssOS::make -C psu_cortexa53_0/libsrc/resetps_v1_4/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2022-08-29.16:38:06::SCWMssOS::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2022-08-29.16:38:06::SCWMssOS::make -C psu_cortexa53_0/libsrc/axidma_v9_12/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2022-08-29.16:38:06::SCWMssOS::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2022-08-29.16:38:06::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/iicps_v3_12/src

TRACE::2022-08-29.16:38:06::SCWMssOS::make -C psu_cortexa53_0/libsrc/iicps_v3_12/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2022-08-29.16:38:06::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2022-08-29.16:38:06::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/rtcpsu_v1_10/src

TRACE::2022-08-29.16:38:06::SCWMssOS::make -C psu_cortexa53_0/libsrc/rtcpsu_v1_10/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2022-08-29.16:38:06::SCWMssOS::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2022-08-29.16:38:06::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/avbuf_v2_4/src

TRACE::2022-08-29.16:38:06::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/video_common_v4_10/src

TRACE::2022-08-29.16:38:06::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/cpu_cortexa53_v1_8/src

TRACE::2022-08-29.16:38:06::SCWMssOS::make -C psu_cortexa53_0/libsrc/avbuf_v2_4/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2022-08-29.16:38:06::SCWMssOS::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2022-08-29.16:38:06::SCWMssOS::make -C psu_cortexa53_0/libsrc/cpu_cortexa53_v1_8/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aa
TRACE::2022-08-29.16:38:06::SCWMssOS::rch64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2022-08-29.16:38:06::SCWMssOS::make -C psu_cortexa53_0/libsrc/video_common_v4_10/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aa
TRACE::2022-08-29.16:38:06::SCWMssOS::rch64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2022-08-29.16:38:06::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/zdma_v1_10/src

TRACE::2022-08-29.16:38:06::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/gpio_v4_7/src

TRACE::2022-08-29.16:38:06::SCWMssOS::make -C psu_cortexa53_0/libsrc/zdma_v1_10/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2022-08-29.16:38:06::SCWMssOS::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2022-08-29.16:38:06::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/clockps_v1_3/src

TRACE::2022-08-29.16:38:06::SCWMssOS::make -C psu_cortexa53_0/libsrc/gpio_v4_7/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2022-08-29.16:38:06::SCWMssOS::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2022-08-29.16:38:06::SCWMssOS::make -C psu_cortexa53_0/libsrc/clockps_v1_3/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2022-08-29.16:38:06::SCWMssOS::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2022-08-29.16:38:06::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/wdtps_v3_4/src

TRACE::2022-08-29.16:38:06::SCWMssOS::make -C psu_cortexa53_0/libsrc/wdtps_v3_4/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2022-08-29.16:38:06::SCWMssOS::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2022-08-29.16:38:06::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/coresightps_dcc_v1_8/src

TRACE::2022-08-29.16:38:06::SCWMssOS::make -C psu_cortexa53_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=
TRACE::2022-08-29.16:38:06::SCWMssOS::aarch64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2022-08-29.16:38:06::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/sdps_v3_10/src

TRACE::2022-08-29.16:38:06::SCWMssOS::make -C psu_cortexa53_0/libsrc/sdps_v3_10/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2022-08-29.16:38:06::SCWMssOS::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2022-08-29.16:38:06::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/usbpsu_v1_8/src

TRACE::2022-08-29.16:38:06::SCWMssOS::make -C psu_cortexa53_0/libsrc/usbpsu_v1_8/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2022-08-29.16:38:06::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2022-08-29.16:38:06::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/dpdma_v1_3/src

TRACE::2022-08-29.16:38:06::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/uartps_v3_10/src

TRACE::2022-08-29.16:38:06::SCWMssOS::make -C psu_cortexa53_0/libsrc/dpdma_v1_3/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2022-08-29.16:38:06::SCWMssOS::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2022-08-29.16:38:06::SCWMssOS::make -C psu_cortexa53_0/libsrc/uartps_v3_10/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2022-08-29.16:38:06::SCWMssOS::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2022-08-29.16:38:06::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/dppsu_v1_3/src

TRACE::2022-08-29.16:38:06::SCWMssOS::make -C psu_cortexa53_0/libsrc/dppsu_v1_3/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2022-08-29.16:38:06::SCWMssOS::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2022-08-29.16:38:06::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/csudma_v1_7/src

TRACE::2022-08-29.16:38:06::SCWMssOS::make -C psu_cortexa53_0/libsrc/csudma_v1_7/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2022-08-29.16:38:06::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2022-08-29.16:38:06::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/ipipsu_v2_7/src

TRACE::2022-08-29.16:38:06::SCWMssOS::make -C psu_cortexa53_0/libsrc/ipipsu_v2_7/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2022-08-29.16:38:06::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2022-08-29.16:38:06::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/gpiops_v3_8/src

TRACE::2022-08-29.16:38:06::SCWMssOS::make -C psu_cortexa53_0/libsrc/gpiops_v3_8/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2022-08-29.16:38:06::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2022-08-29.16:38:06::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/ddrcpsu_v1_3/src

TRACE::2022-08-29.16:38:06::SCWMssOS::make -C psu_cortexa53_0/libsrc/ddrcpsu_v1_3/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2022-08-29.16:38:06::SCWMssOS::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2022-08-29.16:38:06::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/standalone_v7_3/src

TRACE::2022-08-29.16:38:06::SCWMssOS::make -C psu_cortexa53_0/libsrc/standalone_v7_3/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2022-08-29.16:38:06::SCWMssOS::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2022-08-29.16:38:06::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/ttcps_v3_12/src

TRACE::2022-08-29.16:38:06::SCWMssOS::make -C psu_cortexa53_0/libsrc/ttcps_v3_12/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2022-08-29.16:38:06::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2022-08-29.16:38:06::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/sysmonpsu_v2_7/src

TRACE::2022-08-29.16:38:06::SCWMssOS::make -C psu_cortexa53_0/libsrc/sysmonpsu_v2_7/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2022-08-29.16:38:06::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2022-08-29.16:38:06::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/axipmon_v6_9/src

TRACE::2022-08-29.16:38:06::SCWMssOS::make -C psu_cortexa53_0/libsrc/axipmon_v6_9/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2022-08-29.16:38:06::SCWMssOS::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2022-08-29.16:38:06::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/spips_v3_5/src

TRACE::2022-08-29.16:38:06::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/scugic_v4_3/src

TRACE::2022-08-29.16:38:06::SCWMssOS::make -C psu_cortexa53_0/libsrc/scugic_v4_3/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2022-08-29.16:38:06::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2022-08-29.16:38:06::SCWMssOS::make -C psu_cortexa53_0/libsrc/spips_v3_5/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2022-08-29.16:38:06::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2022-08-29.16:38:06::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/axidma_v9_12/src

TRACE::2022-08-29.16:38:06::SCWMssOS::make -C psu_cortexa53_0/libsrc/axidma_v9_12/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2022-08-29.16:38:06::SCWMssOS::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2022-08-29.16:38:06::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/resetps_v1_4/src

TRACE::2022-08-29.16:38:06::SCWMssOS::make -C psu_cortexa53_0/libsrc/resetps_v1_4/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2022-08-29.16:38:06::SCWMssOS::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2022-08-29.16:38:06::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/iicps_v3_12/src

TRACE::2022-08-29.16:38:06::SCWMssOS::make -C psu_cortexa53_0/libsrc/iicps_v3_12/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2022-08-29.16:38:06::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2022-08-29.16:38:06::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/rtcpsu_v1_10/src

TRACE::2022-08-29.16:38:06::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/cpu_cortexa53_v1_8/src

TRACE::2022-08-29.16:38:06::SCWMssOS::make -C psu_cortexa53_0/libsrc/rtcpsu_v1_10/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2022-08-29.16:38:06::SCWMssOS::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2022-08-29.16:38:06::SCWMssOS::make -C psu_cortexa53_0/libsrc/cpu_cortexa53_v1_8/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch
TRACE::2022-08-29.16:38:06::SCWMssOS::64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2022-08-29.16:38:06::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/video_common_v4_10/src

TRACE::2022-08-29.16:38:06::SCWMssOS::make -C psu_cortexa53_0/libsrc/video_common_v4_10/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch
TRACE::2022-08-29.16:38:06::SCWMssOS::64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2022-08-29.16:38:06::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/zdma_v1_10/src

TRACE::2022-08-29.16:38:06::SCWMssOS::make -C psu_cortexa53_0/libsrc/zdma_v1_10/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2022-08-29.16:38:06::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2022-08-29.16:38:06::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/gpio_v4_7/src

TRACE::2022-08-29.16:38:06::SCWMssOS::make -C psu_cortexa53_0/libsrc/gpio_v4_7/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2022-08-29.16:38:06::SCWMssOS::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2022-08-29.16:38:06::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/clockps_v1_3/src

TRACE::2022-08-29.16:38:06::SCWMssOS::make -C psu_cortexa53_0/libsrc/clockps_v1_3/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2022-08-29.16:38:06::SCWMssOS::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2022-08-29.16:38:06::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/wdtps_v3_4/src

TRACE::2022-08-29.16:38:06::SCWMssOS::make -C psu_cortexa53_0/libsrc/wdtps_v3_4/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2022-08-29.16:38:06::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2022-08-29.16:38:06::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/coresightps_dcc_v1_8/src

TRACE::2022-08-29.16:38:06::SCWMssOS::make -C psu_cortexa53_0/libsrc/coresightps_dcc_v1_8/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aar
TRACE::2022-08-29.16:38:06::SCWMssOS::ch64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2022-08-29.16:38:06::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/sdps_v3_10/src

TRACE::2022-08-29.16:38:06::SCWMssOS::make -C psu_cortexa53_0/libsrc/sdps_v3_10/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2022-08-29.16:38:06::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2022-08-29.16:38:06::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/usbpsu_v1_8/src

TRACE::2022-08-29.16:38:06::SCWMssOS::make -C psu_cortexa53_0/libsrc/usbpsu_v1_8/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2022-08-29.16:38:06::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2022-08-29.16:38:06::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/uartps_v3_10/src

TRACE::2022-08-29.16:38:06::SCWMssOS::make -C psu_cortexa53_0/libsrc/uartps_v3_10/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2022-08-29.16:38:06::SCWMssOS::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2022-08-29.16:38:06::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/csudma_v1_7/src

TRACE::2022-08-29.16:38:06::SCWMssOS::make -C psu_cortexa53_0/libsrc/csudma_v1_7/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2022-08-29.16:38:06::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2022-08-29.16:38:07::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/ipipsu_v2_7/src

TRACE::2022-08-29.16:38:07::SCWMssOS::make -C psu_cortexa53_0/libsrc/ipipsu_v2_7/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2022-08-29.16:38:07::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2022-08-29.16:38:10::SCWMssOS::Finished building libraries parallelly.

TRACE::2022-08-29.16:38:10::SCWMssOS::make --no-print-directory archive

TRACE::2022-08-29.16:38:10::SCWMssOS::aarch64-none-elf-ar -r  psu_cortexa53_0/lib/libxil.a psu_cortexa53_0/lib/xiicps.o psu_cortexa53_0/lib/xttcps.o psu_cortexa53_0/
TRACE::2022-08-29.16:38:10::SCWMssOS::lib/xcoresightpsdcc.o psu_cortexa53_0/lib/xusbpsu_sinit.o psu_cortexa53_0/lib/xipipsu_sinit.o psu_cortexa53_0/lib/xusbpsu_g.o p
TRACE::2022-08-29.16:38:10::SCWMssOS::su_cortexa53_0/lib/xaxidma_g.o psu_cortexa53_0/lib/getpid.o psu_cortexa53_0/lib/xipipsu_g.o psu_cortexa53_0/lib/xscugic_intr.o 
TRACE::2022-08-29.16:38:10::SCWMssOS::psu_cortexa53_0/lib/xusbpsu_ep0handler.o psu_cortexa53_0/lib/asm_vectors.o psu_cortexa53_0/lib/xiicps_hw.o psu_cortexa53_0/lib/
TRACE::2022-08-29.16:38:10::SCWMssOS::xresetps.o psu_cortexa53_0/lib/xspips.o psu_cortexa53_0/lib/xusbpsu.o psu_cortexa53_0/lib/xusbpsu_hibernation.o psu_cortexa53_0
TRACE::2022-08-29.16:38:10::SCWMssOS::/lib/lseek.o psu_cortexa53_0/lib/xuartps_selftest.o psu_cortexa53_0/lib/xcsudma_intr.o psu_cortexa53_0/lib/fcntl.o psu_cortexa5
TRACE::2022-08-29.16:38:10::SCWMssOS::3_0/lib/xusbpsu_device.o psu_cortexa53_0/lib/xsysmonpsu.o psu_cortexa53_0/lib/xuartps_sinit.o psu_cortexa53_0/lib/xuartps_g.o p
TRACE::2022-08-29.16:38:10::SCWMssOS::su_cortexa53_0/lib/xscugic.o psu_cortexa53_0/lib/xiicps_slave.o psu_cortexa53_0/lib/xzdma_g.o psu_cortexa53_0/lib/xgpio_selftes
TRACE::2022-08-29.16:38:10::SCWMssOS::t.o psu_cortexa53_0/lib/xclockps_fixedfactor.o psu_cortexa53_0/lib/xgpio_sinit.o psu_cortexa53_0/lib/xaxipmon_selftest.o psu_co
TRACE::2022-08-29.16:38:10::SCWMssOS::rtexa53_0/lib/xgpio_g.o psu_cortexa53_0/lib/xusbpsu_controltransfers.o psu_cortexa53_0/lib/xaxipmon_sinit.o psu_cortexa53_0/lib
TRACE::2022-08-29.16:38:10::SCWMssOS::/xgpiops_sinit.o psu_cortexa53_0/lib/xiicps_intr.o psu_cortexa53_0/lib/_exit.o psu_cortexa53_0/lib/xaxipmon_g.o psu_cortexa53_0
TRACE::2022-08-29.16:38:10::SCWMssOS::/lib/close.o psu_cortexa53_0/lib/xsdps.o psu_cortexa53_0/lib/xgpiops_g.o psu_cortexa53_0/lib/xttcps_selftest.o psu_cortexa53_0/
TRACE::2022-08-29.16:38:10::SCWMssOS::lib/xttcps_sinit.o psu_cortexa53_0/lib/xclockps_gate.o psu_cortexa53_0/lib/inbyte.o psu_cortexa53_0/lib/xclockps_mux.o psu_cort
TRACE::2022-08-29.16:38:10::SCWMssOS::exa53_0/lib/xsdps_options.o psu_cortexa53_0/lib/xsysmonpsu_selftest.o psu_cortexa53_0/lib/xvidc_timings_table.o psu_cortexa53_0
TRACE::2022-08-29.16:38:10::SCWMssOS::/lib/xzdma_selftest.o psu_cortexa53_0/lib/xil_sleeptimer.o psu_cortexa53_0/lib/xvidc.o psu_cortexa53_0/lib/xipipsu_buf.o psu_co
TRACE::2022-08-29.16:38:10::SCWMssOS::rtexa53_0/lib/open.o psu_cortexa53_0/lib/xspips_selftest.o psu_cortexa53_0/lib/sleep.o psu_cortexa53_0/lib/xil_testio.o psu_cor
TRACE::2022-08-29.16:38:10::SCWMssOS::texa53_0/lib/xspips_sinit.o psu_cortexa53_0/lib/xil_mmu.o psu_cortexa53_0/lib/xspips_g.o psu_cortexa53_0/lib/xrtcpsu_intr.o psu
TRACE::2022-08-29.16:38:10::SCWMssOS::_cortexa53_0/lib/xil_printf.o psu_cortexa53_0/lib/xil_testcache.o psu_cortexa53_0/lib/xaxidma_bdring.o psu_cortexa53_0/lib/xclo
TRACE::2022-08-29.16:38:10::SCWMssOS::ckps_pll.o psu_cortexa53_0/lib/isatty.o psu_cortexa53_0/lib/xgpio_extra.o psu_cortexa53_0/lib/xwdtps.o psu_cortexa53_0/lib/xusb
TRACE::2022-08-29.16:38:10::SCWMssOS::psu_event.o psu_cortexa53_0/lib/xresetps_sinit.o psu_cortexa53_0/lib/xil_clocking.o psu_cortexa53_0/lib/xresetps_g.o psu_cortex
TRACE::2022-08-29.16:38:10::SCWMssOS::a53_0/lib/xgpiops_selftest.o psu_cortexa53_0/lib/xusbpsu_command.o psu_cortexa53_0/lib/xusbpsu_intr.o psu_cortexa53_0/lib/vecto
TRACE::2022-08-29.16:38:10::SCWMssOS::rs.o psu_cortexa53_0/lib/xcsudma.o psu_cortexa53_0/lib/xuartps_options.o psu_cortexa53_0/lib/xsysmonpsu_sinit.o psu_cortexa53_0
TRACE::2022-08-29.16:38:10::SCWMssOS::/lib/errno.o psu_cortexa53_0/lib/fstat.o psu_cortexa53_0/lib/xgpiops_hw.o psu_cortexa53_0/lib/xzdma_sinit.o psu_cortexa53_0/lib
TRACE::2022-08-29.16:38:10::SCWMssOS::/xcsudma_sinit.o psu_cortexa53_0/lib/xil_smc.o psu_cortexa53_0/lib/xsdps_card.o psu_cortexa53_0/lib/xwdtps_selftest.o psu_corte
TRACE::2022-08-29.16:38:10::SCWMssOS::xa53_0/lib/xuartps_intr.o psu_cortexa53_0/lib/xil_util.o psu_cortexa53_0/lib/xscugic_selftest.o psu_cortexa53_0/lib/xwdtps_sini
TRACE::2022-08-29.16:38:10::SCWMssOS::t.o psu_cortexa53_0/lib/xzdma_intr.o psu_cortexa53_0/lib/xiicps_selftest.o psu_cortexa53_0/lib/xplatform_info.o psu_cortexa53_0
TRACE::2022-08-29.16:38:10::SCWMssOS::/lib/xwdtps_g.o psu_cortexa53_0/lib/xclockps.o psu_cortexa53_0/lib/xttcps_options.o psu_cortexa53_0/lib/xtime_l.o psu_cortexa53
TRACE::2022-08-29.16:38:10::SCWMssOS::_0/lib/xiicps_g.o psu_cortexa53_0/lib/xspips_hw.o psu_cortexa53_0/lib/read.o psu_cortexa53_0/lib/xgpio_intr.o psu_cortexa53_0/l
TRACE::2022-08-29.16:38:10::SCWMssOS::ib/putnum.o psu_cortexa53_0/lib/xscugic_sinit.o psu_cortexa53_0/lib/xgpiops_intr.o psu_cortexa53_0/lib/xscugic_g.o psu_cortexa5
TRACE::2022-08-29.16:38:10::SCWMssOS::3_0/lib/xil_sleepcommon.o psu_cortexa53_0/lib/xspips_options.o psu_cortexa53_0/lib/xaxidma_bd.o psu_cortexa53_0/lib/xcsudma_sel
TRACE::2022-08-29.16:38:10::SCWMssOS::ftest.o psu_cortexa53_0/lib/boot.o psu_cortexa53_0/lib/write.o psu_cortexa53_0/lib/xaxidma.o psu_cortexa53_0/lib/xaxidma_selfte
TRACE::2022-08-29.16:38:10::SCWMssOS::st.o psu_cortexa53_0/lib/translation_table.o psu_cortexa53_0/lib/xcsudma_g.o psu_cortexa53_0/lib/xusbpsu_ephandler.o psu_cortex
TRACE::2022-08-29.16:38:10::SCWMssOS::a53_0/lib/xil_mem.o psu_cortexa53_0/lib/print.o psu_cortexa53_0/lib/xaxidma_sinit.o psu_cortexa53_0/lib/xil_cache.o psu_cortexa
TRACE::2022-08-29.16:38:10::SCWMssOS::53_0/lib/xusbpsu_endpoint.o psu_cortexa53_0/lib/xsysmonpsu_intr.o psu_cortexa53_0/lib/xiicps_sinit.o psu_cortexa53_0/lib/xipips
TRACE::2022-08-29.16:38:10::SCWMssOS::u.o psu_cortexa53_0/lib/initialise_monitor_handles.o psu_cortexa53_0/lib/xttcps_g.o psu_cortexa53_0/lib/xuartps_hw.o psu_cortex
TRACE::2022-08-29.16:38:10::SCWMssOS::a53_0/lib/xclockps_g.o psu_cortexa53_0/lib/outbyte.o psu_cortexa53_0/lib/xiicps_options.o psu_cortexa53_0/lib/kill.o psu_cortex
TRACE::2022-08-29.16:38:10::SCWMssOS::a53_0/lib/xclockps_sinit.o psu_cortexa53_0/lib/sbrk.o psu_cortexa53_0/lib/cpputest_time.o psu_cortexa53_0/lib/xil-crt0.o psu_co
TRACE::2022-08-29.16:38:10::SCWMssOS::rtexa53_0/lib/unlink.o psu_cortexa53_0/lib/xuartps.o psu_cortexa53_0/lib/xscugic_hw.o psu_cortexa53_0/lib/xiicps_xfer.o psu_cor
TRACE::2022-08-29.16:38:10::SCWMssOS::texa53_0/lib/xsdps_host.o psu_cortexa53_0/lib/xzdma.o psu_cortexa53_0/lib/xrtcpsu.o psu_cortexa53_0/lib/xrtcpsu_selftest.o psu_
TRACE::2022-08-29.16:38:10::SCWMssOS::cortexa53_0/lib/xil_assert.o psu_cortexa53_0/lib/xvidc_edid.o psu_cortexa53_0/lib/_open.o psu_cortexa53_0/lib/xsysmonpsu_g.o ps
TRACE::2022-08-29.16:38:10::SCWMssOS::u_cortexa53_0/lib/xrtcpsu_sinit.o psu_cortexa53_0/lib/xvidc_parse_edid.o psu_cortexa53_0/lib/xil_testmem.o psu_cortexa53_0/lib/
TRACE::2022-08-29.16:38:10::SCWMssOS::xgpio.o psu_cortexa53_0/lib/xil_exception.o psu_cortexa53_0/lib/xrtcpsu_g.o psu_cortexa53_0/lib/abort.o psu_cortexa53_0/lib/xsd
TRACE::2022-08-29.16:38:10::SCWMssOS::ps_sinit.o psu_cortexa53_0/lib/xvidc_edid_ext.o psu_cortexa53_0/lib/xclockps_divider.o psu_cortexa53_0/lib/xaxipmon.o psu_corte
TRACE::2022-08-29.16:38:10::SCWMssOS::xa53_0/lib/xgpiops.o psu_cortexa53_0/lib/xsdps_g.o psu_cortexa53_0/lib/xiicps_master.o psu_cortexa53_0/lib/_sbrk.o

TRACE::2022-08-29.16:38:10::SCWMssOS::Finished building libraries

TRACE::2022-08-29.16:38:10::SCWMssOS::Copying to export directory.
TRACE::2022-08-29.16:38:10::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2022-08-29.16:38:10::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2022-08-29.16:38:10::SCWSystem::Completed Processing the domain standalone_domain
LOG::2022-08-29.16:38:10::SCWSystem::Completed Processing the sysconfig AXI_DMA_Accumulator_Platform
LOG::2022-08-29.16:38:10::SCWPlatform::Completed generating the artifacts for system configuration AXI_DMA_Accumulator_Platform
TRACE::2022-08-29.16:38:10::SCWPlatform::Started preparing the platform 
TRACE::2022-08-29.16:38:10::SCWSystem::Writing the bif file for system config AXI_DMA_Accumulator_Platform
TRACE::2022-08-29.16:38:10::SCWSystem::dir created 
TRACE::2022-08-29.16:38:10::SCWSystem::Writing the bif 
TRACE::2022-08-29.16:38:10::SCWPlatform::Started writing the spfm file 
TRACE::2022-08-29.16:38:10::SCWPlatform::Started writing the xpfm file 
TRACE::2022-08-29.16:38:10::SCWPlatform::Completed generating the platform
TRACE::2022-08-29.16:38:10::SCWMssOS::Saving the mss changes /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-29.16:38:10::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-08-29.16:38:10::SCWMssOS::Completed writemss as part of save.
TRACE::2022-08-29.16:38:10::SCWMssOS::Commit changes completed.
TRACE::2022-08-29.16:38:10::SCWMssOS::Saving the mss changes /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-08-29.16:38:10::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-08-29.16:38:10::SCWMssOS::Completed writemss as part of save.
TRACE::2022-08-29.16:38:10::SCWMssOS::Commit changes completed.
TRACE::2022-08-29.16:38:10::SCWMssOS::Saving the mss changes /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-08-29.16:38:10::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-08-29.16:38:10::SCWMssOS::Completed writemss as part of save.
TRACE::2022-08-29.16:38:10::SCWMssOS::Commit changes completed.
TRACE::2022-08-29.16:38:10::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:38:10::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:38:10::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:38:10::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw
TRACE::2022-08-29.16:38:10::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:38:10::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-29.16:38:10::SCWPlatform::Trying to set the existing hwdb with name Accumulator_bd_wrapper_1
TRACE::2022-08-29.16:38:10::SCWPlatform::Opened existing hwdb Accumulator_bd_wrapper_1
TRACE::2022-08-29.16:38:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-29.16:38:10::SCWMssOS::Checking the sw design at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-29.16:38:10::SCWMssOS::DEBUG:  swdes dump  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_0||
/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system||

TRACE::2022-08-29.16:38:10::SCWMssOS::Sw design exists and opened at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-08-29.16:38:10::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:38:10::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:38:10::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:38:10::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw
TRACE::2022-08-29.16:38:10::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:38:10::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-29.16:38:10::SCWPlatform::Trying to set the existing hwdb with name Accumulator_bd_wrapper_1
TRACE::2022-08-29.16:38:10::SCWPlatform::Opened existing hwdb Accumulator_bd_wrapper_1
TRACE::2022-08-29.16:38:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-29.16:38:10::SCWMssOS::Checking the sw design at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-08-29.16:38:10::SCWMssOS::DEBUG:  swdes dump  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_0||
/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system||

TRACE::2022-08-29.16:38:10::SCWMssOS::Sw design exists and opened at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-08-29.16:38:10::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:38:10::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:38:10::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:38:10::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw
TRACE::2022-08-29.16:38:10::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:38:10::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-29.16:38:10::SCWPlatform::Trying to set the existing hwdb with name Accumulator_bd_wrapper_1
TRACE::2022-08-29.16:38:10::SCWPlatform::Opened existing hwdb Accumulator_bd_wrapper_1
TRACE::2022-08-29.16:38:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-29.16:38:10::SCWMssOS::Checking the sw design at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-08-29.16:38:10::SCWMssOS::DEBUG:  swdes dump  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_0||
/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system||

TRACE::2022-08-29.16:38:10::SCWMssOS::Sw design exists and opened at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-08-29.16:38:10::SCWWriter::formatted JSON is {
	"platformName":	"AXI_DMA_Accumulator_Platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"AXI_DMA_Accumulator_Platform",
	"platHandOff":	"/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/Accumulator_bd_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/Accumulator_bd_wrapper.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"psu_cortexa53_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects  ",
	"pmufwExtraCompilerFlags":	"-MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects  ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"AXI_DMA_Accumulator_Platform",
	"systems":	[{
			"systemName":	"AXI_DMA_Accumulator_Platform",
			"systemDesc":	"AXI_DMA_Accumulator_Platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"AXI_DMA_Accumulator_Platform",
			"sysActiveDom":	"zynqmp_pmufw",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynqmp_fsbl",
					"domainDispName":	"zynqmp_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"4feb4ffbe9a2a7ecd494b32d3927254e",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"bootDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4", "xilsecure:4.3", "xilpm:3.2"],
					"libOptions":	{
						"standalone":	{
							"stdin":	"psu_uart_1",
							"stdout":	"psu_uart_1",
							"zynqmp_fsbl_bsp":	"true",
							"libOptionNames":	["stdin", "stdout", "zynqmp_fsbl_bsp"]
						},
						"xilffs":	{
							"read_only":	"true",
							"use_mkfs":	"false",
							"libOptionNames":	["read_only", "use_mkfs"]
						},
						"libsContainingOptions":	["standalone", "xilffs"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynqmp_pmufw",
					"domainDispName":	"zynqmp_pmufw",
					"domainDesc":	"PMUFW Application BSP - Auto Generated.",
					"processors":	"psu_pmu_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"87c86ad17e7f407887e9b7e322db5d73",
					"compatibleApp":	"zynqmp_pmufw",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilfpga:5.3", "xilsecure:4.3", "xilskey:7.0"],
					"libOptions":	{
						"standalone":	{
							"stdin":	"psu_uart_1",
							"stdout":	"psu_uart_1",
							"libOptionNames":	["stdin", "stdout"]
						},
						"libsContainingOptions":	["standalone"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on psu_cortexa53_0",
					"domainDesc":	"standalone_domain",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"/home/yuhaoliu/Tools/Hardware/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt",
					"qemuData":	"/home/yuhaoliu/Tools/Hardware/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/",
					"pmuQemuArgs":	"/home/yuhaoliu/Tools/Hardware/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/pmu_args.txt",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"801dcf16e8435f68598663489118c482",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"standalone":	{
							"stdin":	"psu_uart_1",
							"stdout":	"psu_uart_1",
							"libOptionNames":	["stdin", "stdout"]
						},
						"libsContainingOptions":	["standalone"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2022-08-29.16:38:10::SCWPlatform::updated the xpfm file.
TRACE::2022-08-29.16:38:10::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:38:10::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:38:10::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:38:10::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw
TRACE::2022-08-29.16:38:10::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:38:10::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-29.16:38:10::SCWPlatform::Trying to set the existing hwdb with name Accumulator_bd_wrapper_1
TRACE::2022-08-29.16:38:10::SCWPlatform::Opened existing hwdb Accumulator_bd_wrapper_1
TRACE::2022-08-29.16:38:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-29.16:38:10::SCWMssOS::Checking the sw design at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-08-29.16:38:10::SCWMssOS::DEBUG:  swdes dump  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_0||
/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system||

TRACE::2022-08-29.16:38:10::SCWMssOS::Sw design exists and opened at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-08-29.16:59:26::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:59:26::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:59:26::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:59:26::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw
TRACE::2022-08-29.16:59:26::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:59:26::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-29.16:59:26::SCWPlatform::Trying to set the existing hwdb with name Accumulator_bd_wrapper_1
TRACE::2022-08-29.16:59:26::SCWPlatform::Opened existing hwdb Accumulator_bd_wrapper_1
TRACE::2022-08-29.16:59:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-29.16:59:26::SCWMssOS::Checking the sw design at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-08-29.16:59:26::SCWMssOS::DEBUG:  swdes dump  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_0||
/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system||

TRACE::2022-08-29.16:59:26::SCWMssOS::Sw design exists and opened at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-08-29.16:59:35::SCWMssOS::In reload Mss file.
TRACE::2022-08-29.16:59:35::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:59:35::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:59:35::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:59:35::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw
TRACE::2022-08-29.16:59:35::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:59:35::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-29.16:59:35::SCWPlatform::Trying to set the existing hwdb with name Accumulator_bd_wrapper_1
TRACE::2022-08-29.16:59:35::SCWPlatform::Opened existing hwdb Accumulator_bd_wrapper_1
TRACE::2022-08-29.16:59:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-29.16:59:35::SCWMssOS::Checking the sw design at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-08-29.16:59:35::SCWMssOS::DEBUG:  swdes dump  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_0||
/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system||

KEYINFO::2022-08-29.16:59:35::SCWMssOS::Could not open the swdb for system
KEYINFO::2022-08-29.16:59:35::SCWMssOS::Could not open the sw design at  system
ERROR: [Hsi 55-1558] Software Design system is not found

TRACE::2022-08-29.16:59:35::SCWMssOS::Cleared the swdb table entry
TRACE::2022-08-29.16:59:35::SCWMssOS::No sw design opened at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-08-29.16:59:35::SCWMssOS::mss exists loading the mss file  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-08-29.16:59:35::SCWMssOS::Opened the sw design from mss  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-08-29.16:59:35::SCWMssOS::Adding the swdes entry /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss with des name system
TRACE::2022-08-29.16:59:35::SCWMssOS::updating the scw layer about changes
TRACE::2022-08-29.16:59:35::SCWMssOS::Opened the sw design.  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-08-29.16:59:35::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:59:35::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:59:35::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:59:35::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw
TRACE::2022-08-29.16:59:35::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:59:35::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-29.16:59:35::SCWPlatform::Trying to set the existing hwdb with name Accumulator_bd_wrapper_1
TRACE::2022-08-29.16:59:35::SCWPlatform::Opened existing hwdb Accumulator_bd_wrapper_1
TRACE::2022-08-29.16:59:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-29.16:59:35::SCWMssOS::Checking the sw design at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-08-29.16:59:35::SCWMssOS::DEBUG:  swdes dump  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_0||
/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system||

TRACE::2022-08-29.16:59:35::SCWMssOS::Sw design exists and opened at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-08-29.16:59:35::SCWMssOS:: library already available in sw design:  xilfpga:5.3
TRACE::2022-08-29.16:59:35::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:59:35::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:59:35::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:59:35::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw
TRACE::2022-08-29.16:59:35::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:59:35::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-29.16:59:35::SCWPlatform::Trying to set the existing hwdb with name Accumulator_bd_wrapper_1
TRACE::2022-08-29.16:59:35::SCWPlatform::Opened existing hwdb Accumulator_bd_wrapper_1
TRACE::2022-08-29.16:59:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-29.16:59:35::SCWMssOS::Checking the sw design at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-08-29.16:59:35::SCWMssOS::DEBUG:  swdes dump  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_0||
/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system||

TRACE::2022-08-29.16:59:35::SCWMssOS::Sw design exists and opened at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-08-29.16:59:35::SCWMssOS:: library already available in sw design:  xilsecure:4.3
TRACE::2022-08-29.16:59:35::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:59:35::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:59:35::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:59:35::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw
TRACE::2022-08-29.16:59:35::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:59:35::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-29.16:59:35::SCWPlatform::Trying to set the existing hwdb with name Accumulator_bd_wrapper_1
TRACE::2022-08-29.16:59:35::SCWPlatform::Opened existing hwdb Accumulator_bd_wrapper_1
TRACE::2022-08-29.16:59:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-29.16:59:35::SCWMssOS::Checking the sw design at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-08-29.16:59:35::SCWMssOS::DEBUG:  swdes dump  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_0||
/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system||

TRACE::2022-08-29.16:59:35::SCWMssOS::Sw design exists and opened at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-08-29.16:59:35::SCWMssOS:: library already available in sw design:  xilskey:7.0
TRACE::2022-08-29.16:59:35::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:59:35::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:59:35::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:59:35::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw
TRACE::2022-08-29.16:59:35::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:59:35::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-29.16:59:35::SCWPlatform::Trying to set the existing hwdb with name Accumulator_bd_wrapper_1
TRACE::2022-08-29.16:59:35::SCWPlatform::Opened existing hwdb Accumulator_bd_wrapper_1
TRACE::2022-08-29.16:59:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-29.16:59:35::SCWMssOS::Checking the sw design at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-08-29.16:59:35::SCWMssOS::DEBUG:  swdes dump  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_0||
/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system||

TRACE::2022-08-29.16:59:35::SCWMssOS::Sw design exists and opened at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-08-29.16:59:35::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:59:35::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:59:35::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:59:35::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw
TRACE::2022-08-29.16:59:35::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:59:35::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-29.16:59:35::SCWPlatform::Trying to set the existing hwdb with name Accumulator_bd_wrapper_1
TRACE::2022-08-29.16:59:35::SCWPlatform::Opened existing hwdb Accumulator_bd_wrapper_1
TRACE::2022-08-29.16:59:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-29.16:59:35::SCWMssOS::Checking the sw design at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-08-29.16:59:35::SCWMssOS::DEBUG:  swdes dump  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_0||
/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system||

TRACE::2022-08-29.16:59:35::SCWMssOS::Sw design exists and opened at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-08-29.16:59:35::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:59:35::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:59:35::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:59:35::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw
TRACE::2022-08-29.16:59:35::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:59:35::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-29.16:59:35::SCWPlatform::Trying to set the existing hwdb with name Accumulator_bd_wrapper_1
TRACE::2022-08-29.16:59:35::SCWPlatform::Opened existing hwdb Accumulator_bd_wrapper_1
TRACE::2022-08-29.16:59:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-29.16:59:35::SCWMssOS::Checking the sw design at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-08-29.16:59:35::SCWMssOS::DEBUG:  swdes dump  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_0||
/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system||

TRACE::2022-08-29.16:59:35::SCWMssOS::Sw design exists and opened at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-08-29.16:59:35::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:59:35::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:59:35::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:59:35::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw
TRACE::2022-08-29.16:59:35::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:59:35::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-29.16:59:35::SCWPlatform::Trying to set the existing hwdb with name Accumulator_bd_wrapper_1
TRACE::2022-08-29.16:59:35::SCWPlatform::Opened existing hwdb Accumulator_bd_wrapper_1
TRACE::2022-08-29.16:59:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-29.16:59:35::SCWMssOS::Checking the sw design at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-08-29.16:59:35::SCWMssOS::DEBUG:  swdes dump  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_0||
/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system||

TRACE::2022-08-29.16:59:35::SCWMssOS::Sw design exists and opened at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-08-29.16:59:35::SCWMssOS::Saving the mss changes /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-08-29.16:59:35::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-08-29.16:59:35::SCWMssOS::Completed writemss as part of save.
TRACE::2022-08-29.16:59:35::SCWMssOS::Commit changes completed.
TRACE::2022-08-29.16:59:35::SCWPlatform::Trying to open the hw design at /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:59:35::SCWPlatform::DSA given /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:59:35::SCWPlatform::DSA absoulate path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:59:35::SCWPlatform::DSA directory /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw
TRACE::2022-08-29.16:59:35::SCWPlatform:: Platform Path /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/hw/Accumulator_bd_wrapper.xsa
TRACE::2022-08-29.16:59:35::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2022-08-29.16:59:35::SCWPlatform::Trying to set the existing hwdb with name Accumulator_bd_wrapper_1
TRACE::2022-08-29.16:59:35::SCWPlatform::Opened existing hwdb Accumulator_bd_wrapper_1
TRACE::2022-08-29.16:59:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-29.16:59:35::SCWMssOS::Checking the sw design at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-08-29.16:59:35::SCWMssOS::DEBUG:  swdes dump  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_0||
/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system||

TRACE::2022-08-29.16:59:35::SCWMssOS::Sw design exists and opened at  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-08-29.16:59:35::SCWMssOS::Removing the swdes entry for  /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/app/AXI_DMA_Accumulator_Platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
