

================================================================
== Vitis HLS Report for 'convolution1_fix'
================================================================
* Date:           Tue Jul 26 16:54:21 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:33 MDT 2021)
* Project:        Testing
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.40 ns|  7.561 ns|     2.81 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     3097|     3097|  32.209 us|  32.209 us|  3097|  3097|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        +------------------------------------------------------+-------------------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |                                                      |                                           |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
        |                       Instance                       |                   Module                  |   min   |   max   |    min    |    max    |  min |  max |   Type  |
        +------------------------------------------------------+-------------------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |grp_convolution1_fix_Pipeline_VITIS_LOOP_17_1_fu_152  |convolution1_fix_Pipeline_VITIS_LOOP_17_1  |        9|        9|  93.600 ns|  93.600 ns|     9|     9|       no|
        |grp_convolution1_fix_Pipeline_Conv_loop_fu_180        |convolution1_fix_Pipeline_Conv_loop        |     3083|     3083|  32.063 us|  32.063 us|  3083|  3083|       no|
        +------------------------------------------------------+-------------------------------------------+---------+---------+-----------+-----------+------+------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       -|      -|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        0|   24|    5523|   4891|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     77|    -|
|Register         |        -|    -|      20|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|   24|    5543|   4968|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|   10|       5|      9|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------------------------+-------------------------------------------+---------+----+------+------+-----+
    |                       Instance                       |                   Module                  | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +------------------------------------------------------+-------------------------------------------+---------+----+------+------+-----+
    |grp_convolution1_fix_Pipeline_Conv_loop_fu_180        |convolution1_fix_Pipeline_Conv_loop        |        0|  24|  5226|  3671|    0|
    |grp_convolution1_fix_Pipeline_VITIS_LOOP_17_1_fu_152  |convolution1_fix_Pipeline_VITIS_LOOP_17_1  |        0|   0|   297|  1220|    0|
    +------------------------------------------------------+-------------------------------------------+---------+----+------+------+-----+
    |Total                                                 |                                           |        0|  24|  5523|  4891|    0|
    +------------------------------------------------------+-------------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +------------------+----+-----------+-----+-----------+
    |       Name       | LUT| Input Size| Bits| Total Bits|
    +------------------+----+-----------+-----+-----------+
    |ap_NS_fsm         |  37|          7|    1|          7|
    |input_r_address0  |  20|          4|    9|         36|
    |input_r_ce0       |  20|          4|    1|          4|
    +------------------+----+-----------+-----+-----------+
    |Total             |  77|         15|   11|         47|
    +------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------------------------+----+----+-----+-----------+
    |                                Name                               | FF | LUT| Bits| Const Bits|
    +-------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                          |   6|   0|    6|          0|
    |grp_convolution1_fix_Pipeline_Conv_loop_fu_180_ap_start_reg        |   1|   0|    1|          0|
    |grp_convolution1_fix_Pipeline_VITIS_LOOP_17_1_fu_152_ap_start_reg  |   1|   0|    1|          0|
    |tmp1_V_9_reg_466                                                   |  12|   0|   12|          0|
    +-------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                              |  20|   0|   20|          0|
    +-------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+------------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+------------------+-----+-----+------------+------------------+--------------+
|ap_clk            |   in|    1|  ap_ctrl_hs|  convolution1_fix|  return value|
|ap_rst            |   in|    1|  ap_ctrl_hs|  convolution1_fix|  return value|
|ap_start          |   in|    1|  ap_ctrl_hs|  convolution1_fix|  return value|
|ap_done           |  out|    1|  ap_ctrl_hs|  convolution1_fix|  return value|
|ap_idle           |  out|    1|  ap_ctrl_hs|  convolution1_fix|  return value|
|ap_ready          |  out|    1|  ap_ctrl_hs|  convolution1_fix|  return value|
|input_r_address0  |  out|    9|   ap_memory|           input_r|         array|
|input_r_ce0       |  out|    1|   ap_memory|           input_r|         array|
|input_r_q0        |   in|   16|   ap_memory|           input_r|         array|
|out_r_address0    |  out|   12|   ap_memory|             out_r|         array|
|out_r_ce0         |  out|    1|   ap_memory|             out_r|         array|
|out_r_we0         |  out|    1|   ap_memory|             out_r|         array|
|out_r_d0          |  out|   35|   ap_memory|             out_r|         array|
+------------------+-----+-----+------------+------------------+--------------+

