
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003369                       # Number of seconds simulated
sim_ticks                                  3369213216                       # Number of ticks simulated
final_tick                               574900250892                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  61513                       # Simulator instruction rate (inst/s)
host_op_rate                                    80804                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                  98493                       # Simulator tick rate (ticks/s)
host_mem_usage                               16890444                       # Number of bytes of host memory used
host_seconds                                 34207.68                       # Real time elapsed on the host
sim_insts                                  2104221103                       # Number of instructions simulated
sim_ops                                    2764123129                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         5632                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       256896                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         5504                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       162560                       # Number of bytes read from this memory
system.physmem.bytes_read::total               430592                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         5632                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         5504                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           11136                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       108416                       # Number of bytes written to this memory
system.physmem.bytes_written::total            108416                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           44                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         2007                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           43                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         1270                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  3364                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks             847                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                  847                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst      1671607                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     76248068                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst      1633616                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     48248653                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               127801944                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst      1671607                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst      1633616                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            3305223                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          32178432                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               32178432                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          32178432                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst      1671607                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     76248068                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst      1633616                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     48248653                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              159980377                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   8                       # Number of system calls
system.switch_cpus0.numCycles                 8079649                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         2854733                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2488102                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       189426                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1439167                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1385035                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          200602                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         5728                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3501968                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              15860574                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            2854733                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1585637                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3359199                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles         876711                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        356154                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.PendingTrapStallCycles            4                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1722266                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        91701                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      7903458                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.312657                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.289679                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4544259     57.50%     57.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          600414      7.60%     65.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          293817      3.72%     68.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          222967      2.82%     71.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          181952      2.30%     73.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          160505      2.03%     75.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6           54728      0.69%     76.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          196191      2.48%     79.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1648625     20.86%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      7903458                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.353324                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.963028                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3625549                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       332492                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3245997                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        16116                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        683303                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       313133                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         2842                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      17729760                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         4440                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        683303                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3777272                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         149876                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        40430                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3108996                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       143574                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      17170179                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           27                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents         70754                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        60255                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands     22735335                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     78183378                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     78183378                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     14903406                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps         7831893                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         2150                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1150                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           365007                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      2627822                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores       595559                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads         7375                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       198604                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          16145938                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         2156                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         13770623                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        18012                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      4662248                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     12673349                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          121                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      7903458                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.742354                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.856933                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      2838266     35.91%     35.91% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1680120     21.26%     57.17% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2       853612     10.80%     67.97% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       998524     12.63%     80.60% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       743267      9.40%     90.01% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       477380      6.04%     96.05% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       205026      2.59%     98.64% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        60521      0.77%     99.41% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        46742      0.59%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      7903458                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          58721     73.03%     73.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     73.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     73.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     73.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     73.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     73.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     73.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     73.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     73.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     73.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     73.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     73.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     73.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     73.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     73.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     73.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     73.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     73.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     73.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     73.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     73.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     73.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     73.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     73.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     73.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     73.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     73.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     73.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     73.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         12602     15.67%     88.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite         9089     11.30%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     10806471     78.47%     78.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       109448      0.79%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc          996      0.01%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      2360523     17.14%     96.42% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       493185      3.58%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      13770623                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.704359                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt              80412                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.005839                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     35543128                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     20810456                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     13286721                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      13851035                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        22342                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       739745                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           85                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          119                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       155803                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        683303                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles          85741                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles         7377                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     16148095                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        63562                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      2627822                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts       595559                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1141                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          3952                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents           42                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          119                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect        95732                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       111519                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       207251                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     13468165                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      2257809                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       302458                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2738036                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2017111                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            480227                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.666925                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              13312296                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             13286721                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          7996703                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         19705470                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.644468                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.405811                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000004                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     11370187                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      4778017                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         2035                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       187662                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7220155                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.574784                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.289132                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      3383763     46.87%     46.87% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      1532671     21.23%     68.09% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       838009     11.61%     79.70% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       305128      4.23%     83.93% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       262417      3.63%     87.56% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       116629      1.62%     89.18% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       280735      3.89%     93.06% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        77533      1.07%     94.14% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       423270      5.86%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7220155                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000004                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      11370187                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               2327830                       # Number of memory references committed
system.switch_cpus0.commit.loads              1888074                       # Number of loads committed
system.switch_cpus0.commit.membars               1012                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1779015                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts          9928960                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       154568                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       423270                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            22944985                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           32980600                       # The number of ROB writes
system.switch_cpus0.timesIdled                   3717                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 176191                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000004                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             11370187                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000004                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.807965                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.807965                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.237678                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.237678                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        62359725                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       17439554                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       18287191                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          2030                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                  13                       # Number of system calls
system.switch_cpus1.numCycles                 8079649                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         3028403                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2466727                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       201164                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1231498                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1173883                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          322201                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         8820                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      3112947                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              16529745                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            3028403                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1496084                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3461326                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        1082483                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        482330                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus1.fetch.PendingTrapStallCycles           43                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines          1527591                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        87007                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      7935108                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.580178                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.372682                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4473782     56.38%     56.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          241357      3.04%     59.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          250164      3.15%     62.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          399834      5.04%     67.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          185400      2.34%     69.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          265516      3.35%     73.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          178050      2.24%     75.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          132713      1.67%     77.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1808292     22.79%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      7935108                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.374819                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.045849                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3279265                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       439862                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3311053                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        27354                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        877570                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       513914                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          910                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      19740418                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         3537                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        877570                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3444949                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles          97075                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       130867                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3170749                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       213894                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      19024787                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           35                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        122679                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        63547                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands     26650796                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     88672358                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     88672358                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     16224990                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        10425779                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         3268                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         1672                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           566123                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1770876                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       912047                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads         9917                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       377519                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          17825141                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         3286                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         14140643                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        24560                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      6158491                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     19023892                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           31                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      7935108                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.782035                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.924710                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      2758700     34.77%     34.77% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1697400     21.39%     56.16% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1156719     14.58%     70.73% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       760624      9.59%     80.32% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       678987      8.56%     88.88% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       386227      4.87%     93.74% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       346967      4.37%     98.12% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        76824      0.97%     99.08% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        72660      0.92%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      7935108                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         106071     77.96%     77.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     77.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     77.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     77.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     77.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     77.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     77.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     77.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     77.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     77.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     77.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     77.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     77.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     77.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     77.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     77.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     77.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     77.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     77.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     77.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     77.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     77.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     77.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     77.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     77.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     77.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     77.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     77.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     77.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         15223     11.19%     89.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        14763     10.85%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     11808483     83.51%     83.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       188075      1.33%     84.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1595      0.01%     84.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1402841      9.92%     94.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       739649      5.23%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      14140643                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.750156                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             136057                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.009622                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     36377009                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     23987034                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     13737921                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      14276700                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        20439                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       709339                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           39                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          123                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       240215                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        877570                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          57855                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        12233                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     17828432                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        44049                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1770876                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       912047                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         1665                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         10175                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents           16                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          123                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       120617                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       113734                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       234351                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     13886590                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1308180                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       254051                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2024366                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         1974443                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            716186                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.718712                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              13748458                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             13737921                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          9015525                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         25630356                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.700312                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.351752                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts      9453997                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     11639309                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      6189146                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3255                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       203031                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      7057538                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.649202                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.170556                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      2713776     38.45%     38.45% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      1991723     28.22%     66.67% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       790176     11.20%     77.87% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       397428      5.63%     83.50% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       368434      5.22%     88.72% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       168654      2.39%     91.11% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       183770      2.60%     93.71% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        93292      1.32%     95.04% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       350285      4.96%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      7057538                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts      9453997                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      11639309                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1733365                       # Number of memory references committed
system.switch_cpus1.commit.loads              1061537                       # Number of loads committed
system.switch_cpus1.commit.membars               1621                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1680454                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         10485266                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       239859                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       350285                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            24535539                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           36535484                       # The number of ROB writes
system.switch_cpus1.timesIdled                   3593                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 144541                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts            9453997                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             11639309                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total      9453997                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.854628                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.854628                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.170100                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.170100                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        62340885                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       19062300                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       18172012                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3242                       # number of misc regfile writes
system.l2.replacements                           3361                       # number of replacements
system.l2.tagsinuse                       4093.950104                       # Cycle average of tags in use
system.l2.total_refs                           213820                       # Total number of references to valid blocks.
system.l2.sampled_refs                           7457                       # Sample count of references to valid blocks.
system.l2.avg_refs                          28.673729                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks            48.365705                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     32.564172                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data    971.005842                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     34.460826                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data    610.215743                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           1340.280429                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           1057.057387                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.011808                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.007950                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.237062                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.008413                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.148978                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.327217                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.258071                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999500                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.inst            4                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data         3395                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data         2921                       # number of ReadReq hits
system.l2.ReadReq_hits::total                    6322                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             1669                       # number of Writeback hits
system.l2.Writeback_hits::total                  1669                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus0.data           24                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data           52                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    76                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.inst            4                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data         3419                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         2973                       # number of demand (read+write) hits
system.l2.demand_hits::total                     6398                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst            4                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data         3419                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         2973                       # number of overall hits
system.l2.overall_hits::total                    6398                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           44                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         2007                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           43                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         1270                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  3364                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus0.inst           44                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         2007                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           43                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         1270                       # number of demand (read+write) misses
system.l2.demand_misses::total                   3364                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           44                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         2007                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           43                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         1270                       # number of overall misses
system.l2.overall_misses::total                  3364                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      2527966                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data    123227690                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      2360944                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data     81331815                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       209448415                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      2527966                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    123227690                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      2360944                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data     81331815                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        209448415                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      2527966                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    123227690                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      2360944                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data     81331815                       # number of overall miss cycles
system.l2.overall_miss_latency::total       209448415                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           48                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data         5402                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           45                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data         4191                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total                9686                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         1669                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              1669                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data           24                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data           52                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                76                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           48                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data         5426                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           45                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         4243                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 9762                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           48                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data         5426                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           45                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         4243                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                9762                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.916667                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.371529                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.955556                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.303030                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.347305                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.916667                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.369886                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.955556                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.299317                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.344602                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.916667                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.369886                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.955556                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.299317                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.344602                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 57453.772727                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 61398.948680                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 54905.674419                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 64040.799213                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 62261.716706                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 57453.772727                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 61398.948680                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 54905.674419                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 64040.799213                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 62261.716706                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 57453.772727                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 61398.948680                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 54905.674419                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 64040.799213                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 62261.716706                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                  847                       # number of writebacks
system.l2.writebacks::total                       847                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           44                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         2007                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           43                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         1270                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             3364                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           44                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         2007                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           43                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         1270                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              3364                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           44                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         2007                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           43                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         1270                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             3364                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      2275612                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data    111593980                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      2113397                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data     73991427                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    189974416                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      2275612                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data    111593980                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      2113397                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data     73991427                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    189974416                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      2275612                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data    111593980                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      2113397                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data     73991427                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    189974416                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.916667                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.371529                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.955556                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.303030                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.347305                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.916667                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.369886                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.955556                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.299317                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.344602                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.916667                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.369886                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.955556                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.299317                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.344602                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 51718.454545                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 55602.381664                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 49148.767442                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 58260.966142                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 56472.775268                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 51718.454545                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 55602.381664                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 49148.767442                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 58260.966142                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 56472.775268                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 51718.454545                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 55602.381664                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 49148.767442                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 58260.966142                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 56472.775268                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     5                       # number of replacements
system.cpu0.icache.tagsinuse               557.708991                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001754728                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   566                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1769884.678445                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    42.862547                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst   514.846444                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.068690                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.825074                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.893764                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1722207                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1722207                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1722207                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1722207                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1722207                       # number of overall hits
system.cpu0.icache.overall_hits::total        1722207                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           59                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           59                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           59                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            59                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           59                       # number of overall misses
system.cpu0.icache.overall_misses::total           59                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      3607561                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      3607561                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      3607561                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      3607561                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      3607561                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      3607561                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1722266                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1722266                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1722266                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1722266                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1722266                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1722266                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000034                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000034                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000034                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000034                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000034                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000034                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 61145.101695                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 61145.101695                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 61145.101695                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 61145.101695                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 61145.101695                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 61145.101695                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           11                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           11                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           11                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           48                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           48                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           48                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           48                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           48                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           48                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2949324                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2949324                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2949324                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2949324                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2949324                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2949324                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000028                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000028                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000028                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000028                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 61444.250000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 61444.250000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 61444.250000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 61444.250000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 61444.250000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 61444.250000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  5426                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               223250457                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                  5682                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              39290.823126                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   200.756251                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    55.243749                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.784204                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.215796                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      2056009                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        2056009                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       437584                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        437584                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1118                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1118                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1015                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1015                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      2493593                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         2493593                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      2493593                       # number of overall hits
system.cpu0.dcache.overall_hits::total        2493593                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        17736                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        17736                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           72                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           72                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        17808                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         17808                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        17808                       # number of overall misses
system.cpu0.dcache.overall_misses::total        17808                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data    864538303                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    864538303                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      2331645                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      2331645                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data    866869948                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    866869948                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data    866869948                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    866869948                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      2073745                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      2073745                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       437656                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       437656                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1118                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1118                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1015                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1015                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      2511401                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      2511401                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      2511401                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      2511401                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.008553                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.008553                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000165                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000165                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.007091                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.007091                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.007091                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.007091                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 48744.829894                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 48744.829894                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 32383.958333                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 32383.958333                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 48678.680818                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 48678.680818                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 48678.680818                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 48678.680818                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks          780                       # number of writebacks
system.cpu0.dcache.writebacks::total              780                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        12334                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        12334                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           48                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           48                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        12382                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        12382                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        12382                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        12382                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         5402                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         5402                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data           24                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total           24                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         5426                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         5426                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         5426                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         5426                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    153462330                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    153462330                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data       523639                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total       523639                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    153985969                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    153985969                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    153985969                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    153985969                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002605                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002605                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000055                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000055                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002161                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002161                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002161                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002161                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 28408.428360                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 28408.428360                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 21818.291667                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 21818.291667                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 28379.279211                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 28379.279211                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 28379.279211                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 28379.279211                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               503.647821                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1086303559                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   507                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2142610.570020                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    41.647821                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          462                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.066743                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.740385                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.807128                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1527533                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1527533                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1527533                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1527533                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1527533                       # number of overall hits
system.cpu1.icache.overall_hits::total        1527533                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           58                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           58                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           58                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            58                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           58                       # number of overall misses
system.cpu1.icache.overall_misses::total           58                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      3430291                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      3430291                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      3430291                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      3430291                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      3430291                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      3430291                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1527591                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1527591                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1527591                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1527591                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1527591                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1527591                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000038                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000038                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000038                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000038                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000038                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000038                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 59142.948276                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 59142.948276                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 59142.948276                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 59142.948276                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 59142.948276                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 59142.948276                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst           13                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst           13                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           13                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst           13                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           13                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           45                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           45                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           45                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           45                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           45                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           45                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2777634                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2777634                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2777634                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2777634                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2777634                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2777634                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000029                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000029                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000029                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000029                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 61725.200000                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 61725.200000                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 61725.200000                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 61725.200000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 61725.200000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 61725.200000                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  4243                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               166149827                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  4499                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              36930.390531                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   222.895293                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    33.104707                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.870685                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.129315                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      1023611                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1023611                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       668393                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        668393                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1624                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1624                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1621                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1621                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1692004                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1692004                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1692004                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1692004                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        10506                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        10506                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          165                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          165                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        10671                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         10671                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        10671                       # number of overall misses
system.cpu1.dcache.overall_misses::total        10671                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    438505720                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    438505720                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data      5280510                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      5280510                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    443786230                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    443786230                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    443786230                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    443786230                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      1034117                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1034117                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       668558                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       668558                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1624                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1624                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1621                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1621                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1702675                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1702675                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1702675                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1702675                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.010159                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.010159                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000247                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000247                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.006267                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.006267                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.006267                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.006267                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 41738.598896                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 41738.598896                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 32003.090909                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 32003.090909                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 41588.063912                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 41588.063912                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 41588.063912                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 41588.063912                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks          889                       # number of writebacks
system.cpu1.dcache.writebacks::total              889                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         6315                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         6315                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          113                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          113                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         6428                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         6428                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         6428                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         6428                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         4191                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         4191                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           52                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           52                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         4243                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         4243                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         4243                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         4243                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    108148975                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    108148975                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data      1131689                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      1131689                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    109280664                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    109280664                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    109280664                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    109280664                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.004053                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.004053                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000078                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000078                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002492                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002492                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002492                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002492                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 25805.052493                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 25805.052493                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 21763.250000                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 21763.250000                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 25755.518265                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 25755.518265                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 25755.518265                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 25755.518265                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
